
CANnon_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000de1c  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000490  0800ded8  0800ded8  0000eed8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e368  0800e368  00010178  2**0
                  CONTENTS
  4 .ARM          00000008  0800e368  0800e368  0000f368  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e370  0800e370  00010178  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e370  0800e370  0000f370  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e374  0800e374  0000f374  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000178  20000000  0800e378  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001fb8  20000178  0800e4f0  00010178  2**2
                  ALLOC
 10 ._user_heap_stack 00001400  20002130  0800e4f0  00011130  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00010178  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023699  00000000  00000000  000101a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004e76  00000000  00000000  00033839  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e90  00000000  00000000  000386b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000017c5  00000000  00000000  0003a540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022a1b  00000000  00000000  0003bd05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00027bed  00000000  00000000  0005e720  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cdffd  00000000  00000000  0008630d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015430a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007a1c  00000000  00000000  00154350  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  0015bd6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000178 	.word	0x20000178
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800dec0 	.word	0x0800dec0

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	2000017c 	.word	0x2000017c
 8000100:	0800dec0 	.word	0x0800dec0

08000104 <strcmp>:
 8000104:	7802      	ldrb	r2, [r0, #0]
 8000106:	780b      	ldrb	r3, [r1, #0]
 8000108:	2a00      	cmp	r2, #0
 800010a:	d003      	beq.n	8000114 <strcmp+0x10>
 800010c:	3001      	adds	r0, #1
 800010e:	3101      	adds	r1, #1
 8000110:	429a      	cmp	r2, r3
 8000112:	d0f7      	beq.n	8000104 <strcmp>
 8000114:	1ad0      	subs	r0, r2, r3
 8000116:	4770      	bx	lr

08000118 <strlen>:
 8000118:	2300      	movs	r3, #0
 800011a:	5cc2      	ldrb	r2, [r0, r3]
 800011c:	3301      	adds	r3, #1
 800011e:	2a00      	cmp	r2, #0
 8000120:	d1fb      	bne.n	800011a <strlen+0x2>
 8000122:	1e58      	subs	r0, r3, #1
 8000124:	4770      	bx	lr
	...

08000128 <__gnu_thumb1_case_shi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5e09      	ldrsh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	@ 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			@ (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	@ 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	@ 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			@ (mov r8, r8)

08000428 <__aeabi_uldivmod>:
 8000428:	2b00      	cmp	r3, #0
 800042a:	d111      	bne.n	8000450 <__aeabi_uldivmod+0x28>
 800042c:	2a00      	cmp	r2, #0
 800042e:	d10f      	bne.n	8000450 <__aeabi_uldivmod+0x28>
 8000430:	2900      	cmp	r1, #0
 8000432:	d100      	bne.n	8000436 <__aeabi_uldivmod+0xe>
 8000434:	2800      	cmp	r0, #0
 8000436:	d002      	beq.n	800043e <__aeabi_uldivmod+0x16>
 8000438:	2100      	movs	r1, #0
 800043a:	43c9      	mvns	r1, r1
 800043c:	0008      	movs	r0, r1
 800043e:	b407      	push	{r0, r1, r2}
 8000440:	4802      	ldr	r0, [pc, #8]	@ (800044c <__aeabi_uldivmod+0x24>)
 8000442:	a102      	add	r1, pc, #8	@ (adr r1, 800044c <__aeabi_uldivmod+0x24>)
 8000444:	1840      	adds	r0, r0, r1
 8000446:	9002      	str	r0, [sp, #8]
 8000448:	bd03      	pop	{r0, r1, pc}
 800044a:	46c0      	nop			@ (mov r8, r8)
 800044c:	ffffffd9 	.word	0xffffffd9
 8000450:	b403      	push	{r0, r1}
 8000452:	4668      	mov	r0, sp
 8000454:	b501      	push	{r0, lr}
 8000456:	9802      	ldr	r0, [sp, #8]
 8000458:	f000 f806 	bl	8000468 <__udivmoddi4>
 800045c:	9b01      	ldr	r3, [sp, #4]
 800045e:	469e      	mov	lr, r3
 8000460:	b002      	add	sp, #8
 8000462:	bc0c      	pop	{r2, r3}
 8000464:	4770      	bx	lr
 8000466:	46c0      	nop			@ (mov r8, r8)

08000468 <__udivmoddi4>:
 8000468:	b5f0      	push	{r4, r5, r6, r7, lr}
 800046a:	4657      	mov	r7, sl
 800046c:	464e      	mov	r6, r9
 800046e:	4645      	mov	r5, r8
 8000470:	46de      	mov	lr, fp
 8000472:	b5e0      	push	{r5, r6, r7, lr}
 8000474:	0004      	movs	r4, r0
 8000476:	000d      	movs	r5, r1
 8000478:	4692      	mov	sl, r2
 800047a:	4699      	mov	r9, r3
 800047c:	b083      	sub	sp, #12
 800047e:	428b      	cmp	r3, r1
 8000480:	d830      	bhi.n	80004e4 <__udivmoddi4+0x7c>
 8000482:	d02d      	beq.n	80004e0 <__udivmoddi4+0x78>
 8000484:	4649      	mov	r1, r9
 8000486:	4650      	mov	r0, sl
 8000488:	f000 f8ba 	bl	8000600 <__clzdi2>
 800048c:	0029      	movs	r1, r5
 800048e:	0006      	movs	r6, r0
 8000490:	0020      	movs	r0, r4
 8000492:	f000 f8b5 	bl	8000600 <__clzdi2>
 8000496:	1a33      	subs	r3, r6, r0
 8000498:	4698      	mov	r8, r3
 800049a:	3b20      	subs	r3, #32
 800049c:	d434      	bmi.n	8000508 <__udivmoddi4+0xa0>
 800049e:	469b      	mov	fp, r3
 80004a0:	4653      	mov	r3, sl
 80004a2:	465a      	mov	r2, fp
 80004a4:	4093      	lsls	r3, r2
 80004a6:	4642      	mov	r2, r8
 80004a8:	001f      	movs	r7, r3
 80004aa:	4653      	mov	r3, sl
 80004ac:	4093      	lsls	r3, r2
 80004ae:	001e      	movs	r6, r3
 80004b0:	42af      	cmp	r7, r5
 80004b2:	d83b      	bhi.n	800052c <__udivmoddi4+0xc4>
 80004b4:	42af      	cmp	r7, r5
 80004b6:	d100      	bne.n	80004ba <__udivmoddi4+0x52>
 80004b8:	e079      	b.n	80005ae <__udivmoddi4+0x146>
 80004ba:	465b      	mov	r3, fp
 80004bc:	1ba4      	subs	r4, r4, r6
 80004be:	41bd      	sbcs	r5, r7
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	da00      	bge.n	80004c6 <__udivmoddi4+0x5e>
 80004c4:	e076      	b.n	80005b4 <__udivmoddi4+0x14c>
 80004c6:	2200      	movs	r2, #0
 80004c8:	2300      	movs	r3, #0
 80004ca:	9200      	str	r2, [sp, #0]
 80004cc:	9301      	str	r3, [sp, #4]
 80004ce:	2301      	movs	r3, #1
 80004d0:	465a      	mov	r2, fp
 80004d2:	4093      	lsls	r3, r2
 80004d4:	9301      	str	r3, [sp, #4]
 80004d6:	2301      	movs	r3, #1
 80004d8:	4642      	mov	r2, r8
 80004da:	4093      	lsls	r3, r2
 80004dc:	9300      	str	r3, [sp, #0]
 80004de:	e029      	b.n	8000534 <__udivmoddi4+0xcc>
 80004e0:	4282      	cmp	r2, r0
 80004e2:	d9cf      	bls.n	8000484 <__udivmoddi4+0x1c>
 80004e4:	2200      	movs	r2, #0
 80004e6:	2300      	movs	r3, #0
 80004e8:	9200      	str	r2, [sp, #0]
 80004ea:	9301      	str	r3, [sp, #4]
 80004ec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d001      	beq.n	80004f6 <__udivmoddi4+0x8e>
 80004f2:	601c      	str	r4, [r3, #0]
 80004f4:	605d      	str	r5, [r3, #4]
 80004f6:	9800      	ldr	r0, [sp, #0]
 80004f8:	9901      	ldr	r1, [sp, #4]
 80004fa:	b003      	add	sp, #12
 80004fc:	bcf0      	pop	{r4, r5, r6, r7}
 80004fe:	46bb      	mov	fp, r7
 8000500:	46b2      	mov	sl, r6
 8000502:	46a9      	mov	r9, r5
 8000504:	46a0      	mov	r8, r4
 8000506:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000508:	4642      	mov	r2, r8
 800050a:	469b      	mov	fp, r3
 800050c:	2320      	movs	r3, #32
 800050e:	1a9b      	subs	r3, r3, r2
 8000510:	4652      	mov	r2, sl
 8000512:	40da      	lsrs	r2, r3
 8000514:	4641      	mov	r1, r8
 8000516:	0013      	movs	r3, r2
 8000518:	464a      	mov	r2, r9
 800051a:	408a      	lsls	r2, r1
 800051c:	0017      	movs	r7, r2
 800051e:	4642      	mov	r2, r8
 8000520:	431f      	orrs	r7, r3
 8000522:	4653      	mov	r3, sl
 8000524:	4093      	lsls	r3, r2
 8000526:	001e      	movs	r6, r3
 8000528:	42af      	cmp	r7, r5
 800052a:	d9c3      	bls.n	80004b4 <__udivmoddi4+0x4c>
 800052c:	2200      	movs	r2, #0
 800052e:	2300      	movs	r3, #0
 8000530:	9200      	str	r2, [sp, #0]
 8000532:	9301      	str	r3, [sp, #4]
 8000534:	4643      	mov	r3, r8
 8000536:	2b00      	cmp	r3, #0
 8000538:	d0d8      	beq.n	80004ec <__udivmoddi4+0x84>
 800053a:	07fb      	lsls	r3, r7, #31
 800053c:	0872      	lsrs	r2, r6, #1
 800053e:	431a      	orrs	r2, r3
 8000540:	4646      	mov	r6, r8
 8000542:	087b      	lsrs	r3, r7, #1
 8000544:	e00e      	b.n	8000564 <__udivmoddi4+0xfc>
 8000546:	42ab      	cmp	r3, r5
 8000548:	d101      	bne.n	800054e <__udivmoddi4+0xe6>
 800054a:	42a2      	cmp	r2, r4
 800054c:	d80c      	bhi.n	8000568 <__udivmoddi4+0x100>
 800054e:	1aa4      	subs	r4, r4, r2
 8000550:	419d      	sbcs	r5, r3
 8000552:	2001      	movs	r0, #1
 8000554:	1924      	adds	r4, r4, r4
 8000556:	416d      	adcs	r5, r5
 8000558:	2100      	movs	r1, #0
 800055a:	3e01      	subs	r6, #1
 800055c:	1824      	adds	r4, r4, r0
 800055e:	414d      	adcs	r5, r1
 8000560:	2e00      	cmp	r6, #0
 8000562:	d006      	beq.n	8000572 <__udivmoddi4+0x10a>
 8000564:	42ab      	cmp	r3, r5
 8000566:	d9ee      	bls.n	8000546 <__udivmoddi4+0xde>
 8000568:	3e01      	subs	r6, #1
 800056a:	1924      	adds	r4, r4, r4
 800056c:	416d      	adcs	r5, r5
 800056e:	2e00      	cmp	r6, #0
 8000570:	d1f8      	bne.n	8000564 <__udivmoddi4+0xfc>
 8000572:	9800      	ldr	r0, [sp, #0]
 8000574:	9901      	ldr	r1, [sp, #4]
 8000576:	465b      	mov	r3, fp
 8000578:	1900      	adds	r0, r0, r4
 800057a:	4169      	adcs	r1, r5
 800057c:	2b00      	cmp	r3, #0
 800057e:	db24      	blt.n	80005ca <__udivmoddi4+0x162>
 8000580:	002b      	movs	r3, r5
 8000582:	465a      	mov	r2, fp
 8000584:	4644      	mov	r4, r8
 8000586:	40d3      	lsrs	r3, r2
 8000588:	002a      	movs	r2, r5
 800058a:	40e2      	lsrs	r2, r4
 800058c:	001c      	movs	r4, r3
 800058e:	465b      	mov	r3, fp
 8000590:	0015      	movs	r5, r2
 8000592:	2b00      	cmp	r3, #0
 8000594:	db2a      	blt.n	80005ec <__udivmoddi4+0x184>
 8000596:	0026      	movs	r6, r4
 8000598:	409e      	lsls	r6, r3
 800059a:	0033      	movs	r3, r6
 800059c:	0026      	movs	r6, r4
 800059e:	4647      	mov	r7, r8
 80005a0:	40be      	lsls	r6, r7
 80005a2:	0032      	movs	r2, r6
 80005a4:	1a80      	subs	r0, r0, r2
 80005a6:	4199      	sbcs	r1, r3
 80005a8:	9000      	str	r0, [sp, #0]
 80005aa:	9101      	str	r1, [sp, #4]
 80005ac:	e79e      	b.n	80004ec <__udivmoddi4+0x84>
 80005ae:	42a3      	cmp	r3, r4
 80005b0:	d8bc      	bhi.n	800052c <__udivmoddi4+0xc4>
 80005b2:	e782      	b.n	80004ba <__udivmoddi4+0x52>
 80005b4:	4642      	mov	r2, r8
 80005b6:	2320      	movs	r3, #32
 80005b8:	2100      	movs	r1, #0
 80005ba:	1a9b      	subs	r3, r3, r2
 80005bc:	2200      	movs	r2, #0
 80005be:	9100      	str	r1, [sp, #0]
 80005c0:	9201      	str	r2, [sp, #4]
 80005c2:	2201      	movs	r2, #1
 80005c4:	40da      	lsrs	r2, r3
 80005c6:	9201      	str	r2, [sp, #4]
 80005c8:	e785      	b.n	80004d6 <__udivmoddi4+0x6e>
 80005ca:	4642      	mov	r2, r8
 80005cc:	2320      	movs	r3, #32
 80005ce:	1a9b      	subs	r3, r3, r2
 80005d0:	002a      	movs	r2, r5
 80005d2:	4646      	mov	r6, r8
 80005d4:	409a      	lsls	r2, r3
 80005d6:	0023      	movs	r3, r4
 80005d8:	40f3      	lsrs	r3, r6
 80005da:	4644      	mov	r4, r8
 80005dc:	4313      	orrs	r3, r2
 80005de:	002a      	movs	r2, r5
 80005e0:	40e2      	lsrs	r2, r4
 80005e2:	001c      	movs	r4, r3
 80005e4:	465b      	mov	r3, fp
 80005e6:	0015      	movs	r5, r2
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	dad4      	bge.n	8000596 <__udivmoddi4+0x12e>
 80005ec:	4642      	mov	r2, r8
 80005ee:	002f      	movs	r7, r5
 80005f0:	2320      	movs	r3, #32
 80005f2:	0026      	movs	r6, r4
 80005f4:	4097      	lsls	r7, r2
 80005f6:	1a9b      	subs	r3, r3, r2
 80005f8:	40de      	lsrs	r6, r3
 80005fa:	003b      	movs	r3, r7
 80005fc:	4333      	orrs	r3, r6
 80005fe:	e7cd      	b.n	800059c <__udivmoddi4+0x134>

08000600 <__clzdi2>:
 8000600:	b510      	push	{r4, lr}
 8000602:	2900      	cmp	r1, #0
 8000604:	d103      	bne.n	800060e <__clzdi2+0xe>
 8000606:	f000 f807 	bl	8000618 <__clzsi2>
 800060a:	3020      	adds	r0, #32
 800060c:	e002      	b.n	8000614 <__clzdi2+0x14>
 800060e:	0008      	movs	r0, r1
 8000610:	f000 f802 	bl	8000618 <__clzsi2>
 8000614:	bd10      	pop	{r4, pc}
 8000616:	46c0      	nop			@ (mov r8, r8)

08000618 <__clzsi2>:
 8000618:	211c      	movs	r1, #28
 800061a:	2301      	movs	r3, #1
 800061c:	041b      	lsls	r3, r3, #16
 800061e:	4298      	cmp	r0, r3
 8000620:	d301      	bcc.n	8000626 <__clzsi2+0xe>
 8000622:	0c00      	lsrs	r0, r0, #16
 8000624:	3910      	subs	r1, #16
 8000626:	0a1b      	lsrs	r3, r3, #8
 8000628:	4298      	cmp	r0, r3
 800062a:	d301      	bcc.n	8000630 <__clzsi2+0x18>
 800062c:	0a00      	lsrs	r0, r0, #8
 800062e:	3908      	subs	r1, #8
 8000630:	091b      	lsrs	r3, r3, #4
 8000632:	4298      	cmp	r0, r3
 8000634:	d301      	bcc.n	800063a <__clzsi2+0x22>
 8000636:	0900      	lsrs	r0, r0, #4
 8000638:	3904      	subs	r1, #4
 800063a:	a202      	add	r2, pc, #8	@ (adr r2, 8000644 <__clzsi2+0x2c>)
 800063c:	5c10      	ldrb	r0, [r2, r0]
 800063e:	1840      	adds	r0, r0, r1
 8000640:	4770      	bx	lr
 8000642:	46c0      	nop			@ (mov r8, r8)
 8000644:	02020304 	.word	0x02020304
 8000648:	01010101 	.word	0x01010101
	...

08000654 <cli_init>:

/*!
 * @brief This API initialises the command-line interface.
 */
cli_status_t cli_init(cli_t *cli)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b082      	sub	sp, #8
 8000658:	af00      	add	r7, sp, #0
 800065a:	6078      	str	r0, [r7, #4]
	/* Set buffer ptr to beginning of buf */
	buf_ptr = buf;
 800065c:	4b0b      	ldr	r3, [pc, #44]	@ (800068c <cli_init+0x38>)
 800065e:	4a0c      	ldr	r2, [pc, #48]	@ (8000690 <cli_init+0x3c>)
 8000660:	601a      	str	r2, [r3, #0]

	cmd_pending = 0;
 8000662:	4b0c      	ldr	r3, [pc, #48]	@ (8000694 <cli_init+0x40>)
 8000664:	2200      	movs	r2, #0
 8000666:	701a      	strb	r2, [r3, #0]

	/* Print the CLI prompt. */
	cli_print(cli, cli_init_message);
 8000668:	4a0b      	ldr	r2, [pc, #44]	@ (8000698 <cli_init+0x44>)
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	0011      	movs	r1, r2
 800066e:	0018      	movs	r0, r3
 8000670:	f000 f928 	bl	80008c4 <cli_print>
	cli_print(cli, cli_prompt);
 8000674:	4a09      	ldr	r2, [pc, #36]	@ (800069c <cli_init+0x48>)
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	0011      	movs	r1, r2
 800067a:	0018      	movs	r0, r3
 800067c:	f000 f922 	bl	80008c4 <cli_print>

	return CLI_OK;
 8000680:	2300      	movs	r3, #0
}
 8000682:	0018      	movs	r0, r3
 8000684:	46bd      	mov	sp, r7
 8000686:	b002      	add	sp, #8
 8000688:	bd80      	pop	{r7, pc}
 800068a:	46c0      	nop			@ (mov r8, r8)
 800068c:	20000214 	.word	0x20000214
 8000690:	20000194 	.word	0x20000194
 8000694:	20000298 	.word	0x20000298
 8000698:	0800e040 	.word	0x0800e040
 800069c:	0800e058 	.word	0x0800e058

080006a0 <cli_deinit>:

/*!
 * @brief This API deinitialises the command-line interface.
 */
cli_status_t cli_deinit(cli_t *cli)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b082      	sub	sp, #8
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
	return CLI_OK;
 80006a8:	2300      	movs	r3, #0
}
 80006aa:	0018      	movs	r0, r3
 80006ac:	46bd      	mov	sp, r7
 80006ae:	b002      	add	sp, #8
 80006b0:	bd80      	pop	{r7, pc}
	...

080006b4 <cli_process>:

/*! @brief This API must be periodically called by the user to process and
 * execute any commands received.
 */
cli_status_t cli_process(cli_t *cli)
{
 80006b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006b6:	b0a5      	sub	sp, #148	@ 0x94
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
	if (!cmd_pending)
 80006bc:	4b4d      	ldr	r3, [pc, #308]	@ (80007f4 <cli_process+0x140>)
 80006be:	781b      	ldrb	r3, [r3, #0]
 80006c0:	b2db      	uxtb	r3, r3
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d101      	bne.n	80006ca <cli_process+0x16>
		return CLI_IDLE;
 80006c6:	2306      	movs	r3, #6
 80006c8:	e08f      	b.n	80007ea <cli_process+0x136>

	uint8_t argc = 0;
 80006ca:	218f      	movs	r1, #143	@ 0x8f
 80006cc:	187b      	adds	r3, r7, r1
 80006ce:	2200      	movs	r2, #0
 80006d0:	701a      	strb	r2, [r3, #0]
	char *argv[30];

	/* Get the first token (cmd name) */
	argv[argc] = strtok(cmd_buf, " ");
 80006d2:	187b      	adds	r3, r7, r1
 80006d4:	781c      	ldrb	r4, [r3, #0]
 80006d6:	4a48      	ldr	r2, [pc, #288]	@ (80007f8 <cli_process+0x144>)
 80006d8:	4b48      	ldr	r3, [pc, #288]	@ (80007fc <cli_process+0x148>)
 80006da:	0011      	movs	r1, r2
 80006dc:	0018      	movs	r0, r3
 80006de:	f00c fc91 	bl	800d004 <strtok>
 80006e2:	0001      	movs	r1, r0
 80006e4:	230c      	movs	r3, #12
 80006e6:	18fb      	adds	r3, r7, r3
 80006e8:	00a2      	lsls	r2, r4, #2
 80006ea:	50d1      	str	r1, [r2, r3]

	/* Walk through the other tokens (parameters) */
	while ((argv[argc] != NULL) && (argc < 30))
 80006ec:	e011      	b.n	8000712 <cli_process+0x5e>
	{
		argv[++argc] = strtok(NULL, " ");
 80006ee:	218f      	movs	r1, #143	@ 0x8f
 80006f0:	187b      	adds	r3, r7, r1
 80006f2:	187a      	adds	r2, r7, r1
 80006f4:	7812      	ldrb	r2, [r2, #0]
 80006f6:	3201      	adds	r2, #1
 80006f8:	701a      	strb	r2, [r3, #0]
 80006fa:	187b      	adds	r3, r7, r1
 80006fc:	781c      	ldrb	r4, [r3, #0]
 80006fe:	4b3e      	ldr	r3, [pc, #248]	@ (80007f8 <cli_process+0x144>)
 8000700:	0019      	movs	r1, r3
 8000702:	2000      	movs	r0, #0
 8000704:	f00c fc7e 	bl	800d004 <strtok>
 8000708:	0001      	movs	r1, r0
 800070a:	230c      	movs	r3, #12
 800070c:	18fb      	adds	r3, r7, r3
 800070e:	00a2      	lsls	r2, r4, #2
 8000710:	50d1      	str	r1, [r2, r3]
	while ((argv[argc] != NULL) && (argc < 30))
 8000712:	218f      	movs	r1, #143	@ 0x8f
 8000714:	187b      	adds	r3, r7, r1
 8000716:	781a      	ldrb	r2, [r3, #0]
 8000718:	230c      	movs	r3, #12
 800071a:	18fb      	adds	r3, r7, r3
 800071c:	0092      	lsls	r2, r2, #2
 800071e:	58d3      	ldr	r3, [r2, r3]
 8000720:	2b00      	cmp	r3, #0
 8000722:	d003      	beq.n	800072c <cli_process+0x78>
 8000724:	187b      	adds	r3, r7, r1
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	2b1d      	cmp	r3, #29
 800072a:	d9e0      	bls.n	80006ee <cli_process+0x3a>
	}

	/* Search the command table for a matching command, using argv[0]
	 * which is the command name. */
	if (argv[0] == NULL)
 800072c:	230c      	movs	r3, #12
 800072e:	18fb      	adds	r3, r7, r3
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	2b00      	cmp	r3, #0
 8000734:	d10a      	bne.n	800074c <cli_process+0x98>
	{
		cli_print(cli, cli_prompt); /* Print the CLI prompt to the user. */
 8000736:	4a32      	ldr	r2, [pc, #200]	@ (8000800 <cli_process+0x14c>)
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	0011      	movs	r1, r2
 800073c:	0018      	movs	r0, r3
 800073e:	f000 f8c1 	bl	80008c4 <cli_print>
		cmd_pending = 0;
 8000742:	4b2c      	ldr	r3, [pc, #176]	@ (80007f4 <cli_process+0x140>)
 8000744:	2200      	movs	r2, #0
 8000746:	701a      	strb	r2, [r3, #0]
		return CLI_IDLE;
 8000748:	2306      	movs	r3, #6
 800074a:	e04e      	b.n	80007ea <cli_process+0x136>
	}
	else
	{
		for (size_t i = 0; i < cli->cmd_cnt; i++)
 800074c:	2300      	movs	r3, #0
 800074e:	2288      	movs	r2, #136	@ 0x88
 8000750:	18ba      	adds	r2, r7, r2
 8000752:	6013      	str	r3, [r2, #0]
 8000754:	e032      	b.n	80007bc <cli_process+0x108>
		{
			if (strcmp(argv[0], cli->cmd_tbl[i].cmd) == 0)
 8000756:	250c      	movs	r5, #12
 8000758:	197b      	adds	r3, r7, r5
 800075a:	6818      	ldr	r0, [r3, #0]
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	685a      	ldr	r2, [r3, #4]
 8000760:	2488      	movs	r4, #136	@ 0x88
 8000762:	193b      	adds	r3, r7, r4
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	00db      	lsls	r3, r3, #3
 8000768:	18d3      	adds	r3, r2, r3
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	0019      	movs	r1, r3
 800076e:	f7ff fcc9 	bl	8000104 <strcmp>
 8000772:	1e03      	subs	r3, r0, #0
 8000774:	d11c      	bne.n	80007b0 <cli_process+0xfc>
			{
				/* Found a match, execute the associated function. */
				cli_status_t return_value = cli->cmd_tbl[i].func(argc, argv);
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	685a      	ldr	r2, [r3, #4]
 800077a:	193b      	adds	r3, r7, r4
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	00db      	lsls	r3, r3, #3
 8000780:	18d3      	adds	r3, r2, r3
 8000782:	685b      	ldr	r3, [r3, #4]
 8000784:	228f      	movs	r2, #143	@ 0x8f
 8000786:	18ba      	adds	r2, r7, r2
 8000788:	7812      	ldrb	r2, [r2, #0]
 800078a:	2687      	movs	r6, #135	@ 0x87
 800078c:	19bc      	adds	r4, r7, r6
 800078e:	1979      	adds	r1, r7, r5
 8000790:	0010      	movs	r0, r2
 8000792:	4798      	blx	r3
 8000794:	0003      	movs	r3, r0
 8000796:	7023      	strb	r3, [r4, #0]
				cli_print(cli, cli_prompt); /* Print the CLI prompt to the user. */
 8000798:	4a19      	ldr	r2, [pc, #100]	@ (8000800 <cli_process+0x14c>)
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	0011      	movs	r1, r2
 800079e:	0018      	movs	r0, r3
 80007a0:	f000 f890 	bl	80008c4 <cli_print>
				cmd_pending = 0;
 80007a4:	4b13      	ldr	r3, [pc, #76]	@ (80007f4 <cli_process+0x140>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	701a      	strb	r2, [r3, #0]
				return return_value;
 80007aa:	19bb      	adds	r3, r7, r6
 80007ac:	781b      	ldrb	r3, [r3, #0]
 80007ae:	e01c      	b.n	80007ea <cli_process+0x136>
		for (size_t i = 0; i < cli->cmd_cnt; i++)
 80007b0:	2288      	movs	r2, #136	@ 0x88
 80007b2:	18bb      	adds	r3, r7, r2
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	3301      	adds	r3, #1
 80007b8:	18ba      	adds	r2, r7, r2
 80007ba:	6013      	str	r3, [r2, #0]
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	689b      	ldr	r3, [r3, #8]
 80007c0:	2288      	movs	r2, #136	@ 0x88
 80007c2:	18ba      	adds	r2, r7, r2
 80007c4:	6812      	ldr	r2, [r2, #0]
 80007c6:	429a      	cmp	r2, r3
 80007c8:	d3c5      	bcc.n	8000756 <cli_process+0xa2>
			}
		}
		/* Command not found */
		cli_print(cli, cli_unrecog);
 80007ca:	4a0e      	ldr	r2, [pc, #56]	@ (8000804 <cli_process+0x150>)
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	0011      	movs	r1, r2
 80007d0:	0018      	movs	r0, r3
 80007d2:	f000 f877 	bl	80008c4 <cli_print>
		cli_print(cli, cli_prompt); /* Print the CLI prompt to the user. */
 80007d6:	4a0a      	ldr	r2, [pc, #40]	@ (8000800 <cli_process+0x14c>)
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	0011      	movs	r1, r2
 80007dc:	0018      	movs	r0, r3
 80007de:	f000 f871 	bl	80008c4 <cli_print>
		cmd_pending = 0;
 80007e2:	4b04      	ldr	r3, [pc, #16]	@ (80007f4 <cli_process+0x140>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	701a      	strb	r2, [r3, #0]
		return CLI_E_CMD_NOT_FOUND;
 80007e8:	2303      	movs	r3, #3
	}

}
 80007ea:	0018      	movs	r0, r3
 80007ec:	46bd      	mov	sp, r7
 80007ee:	b025      	add	sp, #148	@ 0x94
 80007f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007f2:	46c0      	nop			@ (mov r8, r8)
 80007f4:	20000298 	.word	0x20000298
 80007f8:	0800ded8 	.word	0x0800ded8
 80007fc:	20000218 	.word	0x20000218
 8000800:	0800e058 	.word	0x0800e058
 8000804:	0800e06c 	.word	0x0800e06c

08000808 <cli_put>:
/*!
 * @brief This API should be called from the devices interrupt handler whenever
 * a character is received over the input stream.
 */
cli_status_t cli_put(cli_t *cli, char c)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b082      	sub	sp, #8
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
 8000810:	000a      	movs	r2, r1
 8000812:	1cfb      	adds	r3, r7, #3
 8000814:	701a      	strb	r2, [r3, #0]
	switch (c)
 8000816:	1cfb      	adds	r3, r7, #3
 8000818:	781b      	ldrb	r3, [r3, #0]
 800081a:	2b7f      	cmp	r3, #127	@ 0x7f
 800081c:	d01a      	beq.n	8000854 <cli_put+0x4c>
 800081e:	dc2f      	bgt.n	8000880 <cli_put+0x78>
 8000820:	2b08      	cmp	r3, #8
 8000822:	d022      	beq.n	800086a <cli_put+0x62>
 8000824:	2b0d      	cmp	r3, #13
 8000826:	d12b      	bne.n	8000880 <cli_put+0x78>
	{
	case CMD_TERMINATOR:

		if (!cmd_pending)
 8000828:	4b22      	ldr	r3, [pc, #136]	@ (80008b4 <cli_put+0xac>)
 800082a:	781b      	ldrb	r3, [r3, #0]
 800082c:	b2db      	uxtb	r3, r3
 800082e:	2b00      	cmp	r3, #0
 8000830:	d137      	bne.n	80008a2 <cli_put+0x9a>
		{
			*buf_ptr = '\0'; /* Terminate the msg and reset the msg ptr.      */
 8000832:	4b21      	ldr	r3, [pc, #132]	@ (80008b8 <cli_put+0xb0>)
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	2200      	movs	r2, #0
 8000838:	701a      	strb	r2, [r3, #0]
			strcpy(cmd_buf, buf); /* Copy string to command buffer for processing. */
 800083a:	4a20      	ldr	r2, [pc, #128]	@ (80008bc <cli_put+0xb4>)
 800083c:	4b20      	ldr	r3, [pc, #128]	@ (80008c0 <cli_put+0xb8>)
 800083e:	0011      	movs	r1, r2
 8000840:	0018      	movs	r0, r3
 8000842:	f00c fcba 	bl	800d1ba <strcpy>
			cmd_pending = 1;
 8000846:	4b1b      	ldr	r3, [pc, #108]	@ (80008b4 <cli_put+0xac>)
 8000848:	2201      	movs	r2, #1
 800084a:	701a      	strb	r2, [r3, #0]
			buf_ptr = buf; /* Reset buf_ptr to beginning.                   */
 800084c:	4b1a      	ldr	r3, [pc, #104]	@ (80008b8 <cli_put+0xb0>)
 800084e:	4a1b      	ldr	r2, [pc, #108]	@ (80008bc <cli_put+0xb4>)
 8000850:	601a      	str	r2, [r3, #0]
		}
		break;
 8000852:	e026      	b.n	80008a2 <cli_put+0x9a>

	case '\x7F':
		/* Backspace. Delete character. */
		if (buf_ptr > buf)
 8000854:	4b18      	ldr	r3, [pc, #96]	@ (80008b8 <cli_put+0xb0>)
 8000856:	681a      	ldr	r2, [r3, #0]
 8000858:	4b18      	ldr	r3, [pc, #96]	@ (80008bc <cli_put+0xb4>)
 800085a:	429a      	cmp	r2, r3
 800085c:	d923      	bls.n	80008a6 <cli_put+0x9e>
			buf_ptr--;
 800085e:	4b16      	ldr	r3, [pc, #88]	@ (80008b8 <cli_put+0xb0>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	1e5a      	subs	r2, r3, #1
 8000864:	4b14      	ldr	r3, [pc, #80]	@ (80008b8 <cli_put+0xb0>)
 8000866:	601a      	str	r2, [r3, #0]
		break;
 8000868:	e01d      	b.n	80008a6 <cli_put+0x9e>

	case '\b':
		/* Backspace. Delete character. */
		if (buf_ptr > buf)
 800086a:	4b13      	ldr	r3, [pc, #76]	@ (80008b8 <cli_put+0xb0>)
 800086c:	681a      	ldr	r2, [r3, #0]
 800086e:	4b13      	ldr	r3, [pc, #76]	@ (80008bc <cli_put+0xb4>)
 8000870:	429a      	cmp	r2, r3
 8000872:	d91a      	bls.n	80008aa <cli_put+0xa2>
			buf_ptr--;
 8000874:	4b10      	ldr	r3, [pc, #64]	@ (80008b8 <cli_put+0xb0>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	1e5a      	subs	r2, r3, #1
 800087a:	4b0f      	ldr	r3, [pc, #60]	@ (80008b8 <cli_put+0xb0>)
 800087c:	601a      	str	r2, [r3, #0]
		break;
 800087e:	e014      	b.n	80008aa <cli_put+0xa2>

	default:
		/* Normal character received, add to buffer. */
		if ((buf_ptr - buf) < MAX_BUF_SIZE)
 8000880:	4b0d      	ldr	r3, [pc, #52]	@ (80008b8 <cli_put+0xb0>)
 8000882:	681a      	ldr	r2, [r3, #0]
 8000884:	4b0d      	ldr	r3, [pc, #52]	@ (80008bc <cli_put+0xb4>)
 8000886:	1ad3      	subs	r3, r2, r3
 8000888:	2b7f      	cmp	r3, #127	@ 0x7f
 800088a:	dc08      	bgt.n	800089e <cli_put+0x96>
			*buf_ptr++ = c;
 800088c:	4b0a      	ldr	r3, [pc, #40]	@ (80008b8 <cli_put+0xb0>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	1c59      	adds	r1, r3, #1
 8000892:	4a09      	ldr	r2, [pc, #36]	@ (80008b8 <cli_put+0xb0>)
 8000894:	6011      	str	r1, [r2, #0]
 8000896:	1cfa      	adds	r2, r7, #3
 8000898:	7812      	ldrb	r2, [r2, #0]
 800089a:	701a      	strb	r2, [r3, #0]
		else
			return CLI_E_BUF_FULL;
		break;
 800089c:	e006      	b.n	80008ac <cli_put+0xa4>
			return CLI_E_BUF_FULL;
 800089e:	2305      	movs	r3, #5
 80008a0:	e004      	b.n	80008ac <cli_put+0xa4>
		break;
 80008a2:	46c0      	nop			@ (mov r8, r8)
 80008a4:	e002      	b.n	80008ac <cli_put+0xa4>
		break;
 80008a6:	46c0      	nop			@ (mov r8, r8)
 80008a8:	e000      	b.n	80008ac <cli_put+0xa4>
		break;
 80008aa:	46c0      	nop			@ (mov r8, r8)
	}
}
 80008ac:	0018      	movs	r0, r3
 80008ae:	46bd      	mov	sp, r7
 80008b0:	b002      	add	sp, #8
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	20000298 	.word	0x20000298
 80008b8:	20000214 	.word	0x20000214
 80008bc:	20000194 	.word	0x20000194
 80008c0:	20000218 	.word	0x20000218

080008c4 <cli_print>:

/*!
 * @brief Print a message on the command-line interface.
 */
static void cli_print(cli_t *cli, const char *msg)
{
 80008c4:	b590      	push	{r4, r7, lr}
 80008c6:	b091      	sub	sp, #68	@ 0x44
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
 80008cc:	6039      	str	r1, [r7, #0]
	/* Temp buffer to store text in ram first */
	char buf[50];
	strcpy(buf, msg);
 80008ce:	683a      	ldr	r2, [r7, #0]
 80008d0:	240c      	movs	r4, #12
 80008d2:	193b      	adds	r3, r7, r4
 80008d4:	0011      	movs	r1, r2
 80008d6:	0018      	movs	r0, r3
 80008d8:	f00c fc6f 	bl	800d1ba <strcpy>
    //strcat(buf, "\r\n");
	cli->println(buf);
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	193a      	adds	r2, r7, r4
 80008e2:	0010      	movs	r0, r2
 80008e4:	4798      	blx	r3
}
 80008e6:	46c0      	nop			@ (mov r8, r8)
 80008e8:	46bd      	mov	sp, r7
 80008ea:	b011      	add	sp, #68	@ 0x44
 80008ec:	bd90      	pop	{r4, r7, pc}
	...

080008f0 <help_func>:
		{ .cmd = "echo", .func = echo_func },
		{ .cmd = "CAN_power", .func = CAN_PWR_func }
};

cli_status_t help_func(int argc, char **argv)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b082      	sub	sp, #8
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
 80008f8:	6039      	str	r1, [r7, #0]
	cli.println("-- HAL CLI Commands -- \r\n");
 80008fa:	4b0c      	ldr	r3, [pc, #48]	@ (800092c <help_func+0x3c>)
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	4a0c      	ldr	r2, [pc, #48]	@ (8000930 <help_func+0x40>)
 8000900:	0010      	movs	r0, r2
 8000902:	4798      	blx	r3
	cli.println("help \r\n");
 8000904:	4b09      	ldr	r3, [pc, #36]	@ (800092c <help_func+0x3c>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	4a0a      	ldr	r2, [pc, #40]	@ (8000934 <help_func+0x44>)
 800090a:	0010      	movs	r0, r2
 800090c:	4798      	blx	r3
	cli.println("echo (1|0) \r\n");
 800090e:	4b07      	ldr	r3, [pc, #28]	@ (800092c <help_func+0x3c>)
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	4a09      	ldr	r2, [pc, #36]	@ (8000938 <help_func+0x48>)
 8000914:	0010      	movs	r0, r2
 8000916:	4798      	blx	r3
	cli.println("CAN_power (1|0) \r\n");
 8000918:	4b04      	ldr	r3, [pc, #16]	@ (800092c <help_func+0x3c>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	4a07      	ldr	r2, [pc, #28]	@ (800093c <help_func+0x4c>)
 800091e:	0010      	movs	r0, r2
 8000920:	4798      	blx	r3
	return CLI_OK;
 8000922:	2300      	movs	r3, #0
}
 8000924:	0018      	movs	r0, r3
 8000926:	46bd      	mov	sp, r7
 8000928:	b002      	add	sp, #8
 800092a:	bd80      	pop	{r7, pc}
 800092c:	200005ec 	.word	0x200005ec
 8000930:	0800def8 	.word	0x0800def8
 8000934:	0800df14 	.word	0x0800df14
 8000938:	0800df1c 	.word	0x0800df1c
 800093c:	0800df2c 	.word	0x0800df2c

08000940 <echo_func>:

cli_status_t echo_func(int argc, char **argv)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b082      	sub	sp, #8
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
 8000948:	6039      	str	r1, [r7, #0]
	if (argc > 0)
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	2b00      	cmp	r3, #0
 800094e:	dd11      	ble.n	8000974 <echo_func+0x34>
	{
		if (strcmp(argv[1], "-help") == 0)
 8000950:	683b      	ldr	r3, [r7, #0]
 8000952:	3304      	adds	r3, #4
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	4a0c      	ldr	r2, [pc, #48]	@ (8000988 <echo_func+0x48>)
 8000958:	0011      	movs	r1, r2
 800095a:	0018      	movs	r0, r3
 800095c:	f7ff fbd2 	bl	8000104 <strcmp>
 8000960:	1e03      	subs	r3, r0, #0
 8000962:	d105      	bne.n	8000970 <echo_func+0x30>
		{
			cli.println("ECHO help menu \r\n");
 8000964:	4b09      	ldr	r3, [pc, #36]	@ (800098c <echo_func+0x4c>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	4a09      	ldr	r2, [pc, #36]	@ (8000990 <echo_func+0x50>)
 800096a:	0010      	movs	r0, r2
 800096c:	4798      	blx	r3
 800096e:	e006      	b.n	800097e <echo_func+0x3e>
		}
		else
		{
			return CLI_E_INVALID_ARGS;
 8000970:	2304      	movs	r3, #4
 8000972:	e005      	b.n	8000980 <echo_func+0x40>
		}
	}
	else
	{
		cli.println("ECHO enabled");
 8000974:	4b05      	ldr	r3, [pc, #20]	@ (800098c <echo_func+0x4c>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	4a06      	ldr	r2, [pc, #24]	@ (8000994 <echo_func+0x54>)
 800097a:	0010      	movs	r0, r2
 800097c:	4798      	blx	r3
	}
	return CLI_OK;
 800097e:	2300      	movs	r3, #0
}
 8000980:	0018      	movs	r0, r3
 8000982:	46bd      	mov	sp, r7
 8000984:	b002      	add	sp, #8
 8000986:	bd80      	pop	{r7, pc}
 8000988:	0800df40 	.word	0x0800df40
 800098c:	200005ec 	.word	0x200005ec
 8000990:	0800df48 	.word	0x0800df48
 8000994:	0800df5c 	.word	0x0800df5c

08000998 <CAN_PWR_func>:

cli_status_t CAN_PWR_func(int argc, char **argv)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b082      	sub	sp, #8
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
 80009a0:	6039      	str	r1, [r7, #0]
	if (argc > 0)
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	dd26      	ble.n	80009f6 <CAN_PWR_func+0x5e>
	{
		if (strcmp(argv[1], "1") == 0)
 80009a8:	683b      	ldr	r3, [r7, #0]
 80009aa:	3304      	adds	r3, #4
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	4a14      	ldr	r2, [pc, #80]	@ (8000a00 <CAN_PWR_func+0x68>)
 80009b0:	0011      	movs	r1, r2
 80009b2:	0018      	movs	r0, r3
 80009b4:	f7ff fba6 	bl	8000104 <strcmp>
 80009b8:	1e03      	subs	r3, r0, #0
 80009ba:	d105      	bne.n	80009c8 <CAN_PWR_func+0x30>
		{
			cli.println("CAN powered on \r\n");
 80009bc:	4b11      	ldr	r3, [pc, #68]	@ (8000a04 <CAN_PWR_func+0x6c>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	4a11      	ldr	r2, [pc, #68]	@ (8000a08 <CAN_PWR_func+0x70>)
 80009c2:	0010      	movs	r0, r2
 80009c4:	4798      	blx	r3
 80009c6:	e016      	b.n	80009f6 <CAN_PWR_func+0x5e>
		}
		else if (strcmp(argv[1], "0") == 0)
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	3304      	adds	r3, #4
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	4a0f      	ldr	r2, [pc, #60]	@ (8000a0c <CAN_PWR_func+0x74>)
 80009d0:	0011      	movs	r1, r2
 80009d2:	0018      	movs	r0, r3
 80009d4:	f7ff fb96 	bl	8000104 <strcmp>
 80009d8:	1e03      	subs	r3, r0, #0
 80009da:	d105      	bne.n	80009e8 <CAN_PWR_func+0x50>
		{
			cli.println("CAN powered off \r\n");
 80009dc:	4b09      	ldr	r3, [pc, #36]	@ (8000a04 <CAN_PWR_func+0x6c>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	4a0b      	ldr	r2, [pc, #44]	@ (8000a10 <CAN_PWR_func+0x78>)
 80009e2:	0010      	movs	r0, r2
 80009e4:	4798      	blx	r3
 80009e6:	e006      	b.n	80009f6 <CAN_PWR_func+0x5e>
		}
		else
		{
			cli.println("CAN_power invalid argument \r\n");
 80009e8:	4b06      	ldr	r3, [pc, #24]	@ (8000a04 <CAN_PWR_func+0x6c>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	4a09      	ldr	r2, [pc, #36]	@ (8000a14 <CAN_PWR_func+0x7c>)
 80009ee:	0010      	movs	r0, r2
 80009f0:	4798      	blx	r3
			return CLI_E_INVALID_ARGS;
 80009f2:	2304      	movs	r3, #4
 80009f4:	e000      	b.n	80009f8 <CAN_PWR_func+0x60>
		}
	}

	return CLI_OK;
 80009f6:	2300      	movs	r3, #0
}
 80009f8:	0018      	movs	r0, r3
 80009fa:	46bd      	mov	sp, r7
 80009fc:	b002      	add	sp, #8
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	0800df6c 	.word	0x0800df6c
 8000a04:	200005ec 	.word	0x200005ec
 8000a08:	0800df70 	.word	0x0800df70
 8000a0c:	0800df84 	.word	0x0800df84
 8000a10:	0800df88 	.word	0x0800df88
 8000a14:	0800df9c 	.word	0x0800df9c

08000a18 <cli_println>:
void cli_println(char *string)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b082      	sub	sp, #8
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
	CDC_Transmit_FS((uint8_t*) string, strlen(string)); //transmit CLI messages on USB CDC interface
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	0018      	movs	r0, r3
 8000a24:	f7ff fb78 	bl	8000118 <strlen>
 8000a28:	0003      	movs	r3, r0
 8000a2a:	b29a      	uxth	r2, r3
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	0011      	movs	r1, r2
 8000a30:	0018      	movs	r0, r3
 8000a32:	f00b fc77 	bl	800c324 <CDC_Transmit_FS>
	HAL_Delay(1); //debug only, small delay to test sequential transmissions
 8000a36:	2001      	movs	r0, #1
 8000a38:	f001 f8a8 	bl	8001b8c <HAL_Delay>
}
 8000a3c:	46c0      	nop			@ (mov r8, r8)
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	b002      	add	sp, #8
 8000a42:	bd80      	pop	{r7, pc}

08000a44 <cli_rx>:

void cli_rx(char c)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b082      	sub	sp, #8
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	0002      	movs	r2, r0
 8000a4c:	1dfb      	adds	r3, r7, #7
 8000a4e:	701a      	strb	r2, [r3, #0]
	cli_put(&cli, c);
 8000a50:	1dfb      	adds	r3, r7, #7
 8000a52:	781a      	ldrb	r2, [r3, #0]
 8000a54:	4b04      	ldr	r3, [pc, #16]	@ (8000a68 <cli_rx+0x24>)
 8000a56:	0011      	movs	r1, r2
 8000a58:	0018      	movs	r0, r3
 8000a5a:	f7ff fed5 	bl	8000808 <cli_put>
}
 8000a5e:	46c0      	nop			@ (mov r8, r8)
 8000a60:	46bd      	mov	sp, r7
 8000a62:	b002      	add	sp, #8
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	46c0      	nop			@ (mov r8, r8)
 8000a68:	200005ec 	.word	0x200005ec

08000a6c <breathe_LED>:

void breathe_LED(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	af00      	add	r7, sp, #0
	if (LED_direction == 1) //counting up
 8000a70:	4b1b      	ldr	r3, [pc, #108]	@ (8000ae0 <breathe_LED+0x74>)
 8000a72:	781b      	ldrb	r3, [r3, #0]
 8000a74:	2b01      	cmp	r3, #1
 8000a76:	d106      	bne.n	8000a86 <breathe_LED+0x1a>
	{
		LED_duty++;
 8000a78:	4b1a      	ldr	r3, [pc, #104]	@ (8000ae4 <breathe_LED+0x78>)
 8000a7a:	881b      	ldrh	r3, [r3, #0]
 8000a7c:	3301      	adds	r3, #1
 8000a7e:	b29a      	uxth	r2, r3
 8000a80:	4b18      	ldr	r3, [pc, #96]	@ (8000ae4 <breathe_LED+0x78>)
 8000a82:	801a      	strh	r2, [r3, #0]
 8000a84:	e009      	b.n	8000a9a <breathe_LED+0x2e>
	}
	else if (LED_direction == 0) //counting down
 8000a86:	4b16      	ldr	r3, [pc, #88]	@ (8000ae0 <breathe_LED+0x74>)
 8000a88:	781b      	ldrb	r3, [r3, #0]
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d105      	bne.n	8000a9a <breathe_LED+0x2e>
	{
		LED_duty--;
 8000a8e:	4b15      	ldr	r3, [pc, #84]	@ (8000ae4 <breathe_LED+0x78>)
 8000a90:	881b      	ldrh	r3, [r3, #0]
 8000a92:	3b01      	subs	r3, #1
 8000a94:	b29a      	uxth	r2, r3
 8000a96:	4b13      	ldr	r3, [pc, #76]	@ (8000ae4 <breathe_LED+0x78>)
 8000a98:	801a      	strh	r2, [r3, #0]
	}

	if (LED_duty == 1000)	//
 8000a9a:	4b12      	ldr	r3, [pc, #72]	@ (8000ae4 <breathe_LED+0x78>)
 8000a9c:	881a      	ldrh	r2, [r3, #0]
 8000a9e:	23fa      	movs	r3, #250	@ 0xfa
 8000aa0:	009b      	lsls	r3, r3, #2
 8000aa2:	429a      	cmp	r2, r3
 8000aa4:	d103      	bne.n	8000aae <breathe_LED+0x42>
	{
		LED_direction = 0;
 8000aa6:	4b0e      	ldr	r3, [pc, #56]	@ (8000ae0 <breathe_LED+0x74>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	701a      	strb	r2, [r3, #0]
 8000aac:	e006      	b.n	8000abc <breathe_LED+0x50>
	}
	else if (LED_duty == 200)
 8000aae:	4b0d      	ldr	r3, [pc, #52]	@ (8000ae4 <breathe_LED+0x78>)
 8000ab0:	881b      	ldrh	r3, [r3, #0]
 8000ab2:	2bc8      	cmp	r3, #200	@ 0xc8
 8000ab4:	d102      	bne.n	8000abc <breathe_LED+0x50>
	{
		LED_direction = 1;
 8000ab6:	4b0a      	ldr	r3, [pc, #40]	@ (8000ae0 <breathe_LED+0x74>)
 8000ab8:	2201      	movs	r2, #1
 8000aba:	701a      	strb	r2, [r3, #0]
	}
	__HAL_TIM_SET_COMPARE(&htim4, GRN_LED, LED_duty);
 8000abc:	4b09      	ldr	r3, [pc, #36]	@ (8000ae4 <breathe_LED+0x78>)
 8000abe:	881a      	ldrh	r2, [r3, #0]
 8000ac0:	4b09      	ldr	r3, [pc, #36]	@ (8000ae8 <breathe_LED+0x7c>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim4, RED_LED, LED_duty);
 8000ac6:	4b07      	ldr	r3, [pc, #28]	@ (8000ae4 <breathe_LED+0x78>)
 8000ac8:	881a      	ldrh	r2, [r3, #0]
 8000aca:	4b07      	ldr	r3, [pc, #28]	@ (8000ae8 <breathe_LED+0x7c>)
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, BLU_LED, LED_duty);
 8000ad0:	4b04      	ldr	r3, [pc, #16]	@ (8000ae4 <breathe_LED+0x78>)
 8000ad2:	881a      	ldrh	r2, [r3, #0]
 8000ad4:	4b04      	ldr	r3, [pc, #16]	@ (8000ae8 <breathe_LED+0x7c>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8000ada:	46c0      	nop			@ (mov r8, r8)
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	20000002 	.word	0x20000002
 8000ae4:	20000000 	.word	0x20000000
 8000ae8:	20000414 	.word	0x20000414

08000aec <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000af0:	f000 ffc6 	bl	8001a80 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000af4:	f000 f86a 	bl	8000bcc <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000af8:	f000 fb50 	bl	800119c <MX_GPIO_Init>
	MX_DMA_Init();
 8000afc:	f000 fb30 	bl	8001160 <MX_DMA_Init>
	MX_FDCAN1_Init();
 8000b00:	f000 f8b4 	bl	8000c6c <MX_FDCAN1_Init>
	MX_I2C2_Init();
 8000b04:	f000 f8fa 	bl	8000cfc <MX_I2C2_Init>
	MX_USART2_UART_Init();
 8000b08:	f000 faa8 	bl	800105c <MX_USART2_UART_Init>
	MX_TIM2_Init();
 8000b0c:	f000 f994 	bl	8000e38 <MX_TIM2_Init>
	MX_SPI2_Init();
 8000b10:	f000 f954 	bl	8000dbc <MX_SPI2_Init>
	MX_TIM4_Init();
 8000b14:	f000 fa0e 	bl	8000f34 <MX_TIM4_Init>
	MX_USART4_UART_Init();
 8000b18:	f000 faee 	bl	80010f8 <MX_USART4_UART_Init>
	MX_IWDG_Init();
 8000b1c:	f000 f92e 	bl	8000d7c <MX_IWDG_Init>
	MX_USB_Device_Init();
 8000b20:	f00b fb38 	bl	800c194 <MX_USB_Device_Init>
	/* USER CODE BEGIN 2 */

	HAL_TIM_PWM_Start(&htim4, GRN_LED);	// Green LED
 8000b24:	4b22      	ldr	r3, [pc, #136]	@ (8000bb0 <main+0xc4>)
 8000b26:	2104      	movs	r1, #4
 8000b28:	0018      	movs	r0, r3
 8000b2a:	f004 ff65 	bl	80059f8 <HAL_TIM_PWM_Start>
	//HAL_TIM_PWM_Start(&htim4, BLU_LED);	// Blue LED

	cli.println = cli_println;	//define function used for cli.println
 8000b2e:	4b21      	ldr	r3, [pc, #132]	@ (8000bb4 <main+0xc8>)
 8000b30:	4a21      	ldr	r2, [pc, #132]	@ (8000bb8 <main+0xcc>)
 8000b32:	601a      	str	r2, [r3, #0]
	cli.cmd_tbl = cmd_tbl;				//define name of array used for cmd_tbl
 8000b34:	4b1f      	ldr	r3, [pc, #124]	@ (8000bb4 <main+0xc8>)
 8000b36:	4a21      	ldr	r2, [pc, #132]	@ (8000bbc <main+0xd0>)
 8000b38:	605a      	str	r2, [r3, #4]
	cli.cmd_cnt = sizeof(cmd_tbl) / sizeof(cmd_t);	//define number of commands
 8000b3a:	4b1e      	ldr	r3, [pc, #120]	@ (8000bb4 <main+0xc8>)
 8000b3c:	2203      	movs	r2, #3
 8000b3e:	609a      	str	r2, [r3, #8]
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	while (1)
	{
		HAL_IWDG_Refresh(&hiwdg);
 8000b40:	4b1f      	ldr	r3, [pc, #124]	@ (8000bc0 <main+0xd4>)
 8000b42:	0018      	movs	r0, r3
 8000b44:	f002 f8cc 	bl	8002ce0 <HAL_IWDG_Refresh>

		if (CDC_Connection_Open_Flag == 1)	//only init cli if USB CDC is open
 8000b48:	4b1e      	ldr	r3, [pc, #120]	@ (8000bc4 <main+0xd8>)
 8000b4a:	781b      	ldrb	r3, [r3, #0]
 8000b4c:	b2db      	uxtb	r3, r3
 8000b4e:	2b01      	cmp	r3, #1
 8000b50:	d119      	bne.n	8000b86 <main+0x9a>
		{
			if (!connection_message_sent)
 8000b52:	4b1d      	ldr	r3, [pc, #116]	@ (8000bc8 <main+0xdc>)
 8000b54:	781b      	ldrb	r3, [r3, #0]
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d110      	bne.n	8000b7c <main+0x90>
			{
				cli_init(&cli);	//initialize cli
 8000b5a:	4b16      	ldr	r3, [pc, #88]	@ (8000bb4 <main+0xc8>)
 8000b5c:	0018      	movs	r0, r3
 8000b5e:	f7ff fd79 	bl	8000654 <cli_init>
				connection_message_sent = 1; // Mark message as sent
 8000b62:	4b19      	ldr	r3, [pc, #100]	@ (8000bc8 <main+0xdc>)
 8000b64:	2201      	movs	r2, #1
 8000b66:	701a      	strb	r2, [r3, #0]
				HAL_TIM_PWM_Start(&htim4, RED_LED);	// Red LED
 8000b68:	4b11      	ldr	r3, [pc, #68]	@ (8000bb0 <main+0xc4>)
 8000b6a:	2108      	movs	r1, #8
 8000b6c:	0018      	movs	r0, r3
 8000b6e:	f004 ff43 	bl	80059f8 <HAL_TIM_PWM_Start>
				HAL_TIM_PWM_Stop(&htim4, GRN_LED);	// Red LED
 8000b72:	4b0f      	ldr	r3, [pc, #60]	@ (8000bb0 <main+0xc4>)
 8000b74:	2104      	movs	r1, #4
 8000b76:	0018      	movs	r0, r3
 8000b78:	f005 f82e 	bl	8005bd8 <HAL_TIM_PWM_Stop>
			}
			cli_process(&cli);//periodically call to process incoming characters
 8000b7c:	4b0d      	ldr	r3, [pc, #52]	@ (8000bb4 <main+0xc8>)
 8000b7e:	0018      	movs	r0, r3
 8000b80:	f7ff fd98 	bl	80006b4 <cli_process>
 8000b84:	e7dc      	b.n	8000b40 <main+0x54>
		}
		else if (CDC_Connection_Open_Flag == 0)
 8000b86:	4b0f      	ldr	r3, [pc, #60]	@ (8000bc4 <main+0xd8>)
 8000b88:	781b      	ldrb	r3, [r3, #0]
 8000b8a:	b2db      	uxtb	r3, r3
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d1d7      	bne.n	8000b40 <main+0x54>
		{
			cli_deinit(&cli);
 8000b90:	4b08      	ldr	r3, [pc, #32]	@ (8000bb4 <main+0xc8>)
 8000b92:	0018      	movs	r0, r3
 8000b94:	f7ff fd84 	bl	80006a0 <cli_deinit>
			HAL_TIM_PWM_Stop(&htim4, RED_LED);	// Red LED
 8000b98:	4b05      	ldr	r3, [pc, #20]	@ (8000bb0 <main+0xc4>)
 8000b9a:	2108      	movs	r1, #8
 8000b9c:	0018      	movs	r0, r3
 8000b9e:	f005 f81b 	bl	8005bd8 <HAL_TIM_PWM_Stop>
			HAL_TIM_PWM_Start(&htim4, GRN_LED);	// Red LED
 8000ba2:	4b03      	ldr	r3, [pc, #12]	@ (8000bb0 <main+0xc4>)
 8000ba4:	2104      	movs	r1, #4
 8000ba6:	0018      	movs	r0, r3
 8000ba8:	f004 ff26 	bl	80059f8 <HAL_TIM_PWM_Start>
		HAL_IWDG_Refresh(&hiwdg);
 8000bac:	e7c8      	b.n	8000b40 <main+0x54>
 8000bae:	46c0      	nop			@ (mov r8, r8)
 8000bb0:	20000414 	.word	0x20000414
 8000bb4:	200005ec 	.word	0x200005ec
 8000bb8:	08000a19 	.word	0x08000a19
 8000bbc:	20000004 	.word	0x20000004
 8000bc0:	20000354 	.word	0x20000354
 8000bc4:	200008e0 	.word	0x200008e0
 8000bc8:	200005e8 	.word	0x200005e8

08000bcc <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000bcc:	b590      	push	{r4, r7, lr}
 8000bce:	b095      	sub	sp, #84	@ 0x54
 8000bd0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 8000bd2:	2414      	movs	r4, #20
 8000bd4:	193b      	adds	r3, r7, r4
 8000bd6:	0018      	movs	r0, r3
 8000bd8:	233c      	movs	r3, #60	@ 0x3c
 8000bda:	001a      	movs	r2, r3
 8000bdc:	2100      	movs	r1, #0
 8000bde:	f00c fa09 	bl	800cff4 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8000be2:	1d3b      	adds	r3, r7, #4
 8000be4:	0018      	movs	r0, r3
 8000be6:	2310      	movs	r3, #16
 8000be8:	001a      	movs	r2, r3
 8000bea:	2100      	movs	r1, #0
 8000bec:	f00c fa02 	bl	800cff4 <memset>
	{ 0 };

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bf0:	2380      	movs	r3, #128	@ 0x80
 8000bf2:	009b      	lsls	r3, r3, #2
 8000bf4:	0018      	movs	r0, r3
 8000bf6:	f003 fdfd 	bl	80047f4 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI
 8000bfa:	193b      	adds	r3, r7, r4
 8000bfc:	222a      	movs	r2, #42	@ 0x2a
 8000bfe:	601a      	str	r2, [r3, #0]
			| RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_HSI48;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c00:	193b      	adds	r3, r7, r4
 8000c02:	2280      	movs	r2, #128	@ 0x80
 8000c04:	0052      	lsls	r2, r2, #1
 8000c06:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000c08:	193b      	adds	r3, r7, r4
 8000c0a:	2280      	movs	r2, #128	@ 0x80
 8000c0c:	03d2      	lsls	r2, r2, #15
 8000c0e:	61da      	str	r2, [r3, #28]
	RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000c10:	0021      	movs	r1, r4
 8000c12:	187b      	adds	r3, r7, r1
 8000c14:	2200      	movs	r2, #0
 8000c16:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c18:	187b      	adds	r3, r7, r1
 8000c1a:	2240      	movs	r2, #64	@ 0x40
 8000c1c:	615a      	str	r2, [r3, #20]
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000c1e:	187b      	adds	r3, r7, r1
 8000c20:	2201      	movs	r2, #1
 8000c22:	619a      	str	r2, [r3, #24]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000c24:	187b      	adds	r3, r7, r1
 8000c26:	2200      	movs	r2, #0
 8000c28:	621a      	str	r2, [r3, #32]
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c2a:	187b      	adds	r3, r7, r1
 8000c2c:	0018      	movs	r0, r3
 8000c2e:	f003 fe2d 	bl	800488c <HAL_RCC_OscConfig>
 8000c32:	1e03      	subs	r3, r0, #0
 8000c34:	d001      	beq.n	8000c3a <SystemClock_Config+0x6e>
	{
		Error_Handler();
 8000c36:	f000 fb25 	bl	8001284 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000c3a:	1d3b      	adds	r3, r7, #4
 8000c3c:	2207      	movs	r2, #7
 8000c3e:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000c40:	1d3b      	adds	r3, r7, #4
 8000c42:	2200      	movs	r2, #0
 8000c44:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c46:	1d3b      	adds	r3, r7, #4
 8000c48:	2200      	movs	r2, #0
 8000c4a:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c4c:	1d3b      	adds	r3, r7, #4
 8000c4e:	2200      	movs	r2, #0
 8000c50:	60da      	str	r2, [r3, #12]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c52:	1d3b      	adds	r3, r7, #4
 8000c54:	2100      	movs	r1, #0
 8000c56:	0018      	movs	r0, r3
 8000c58:	f004 f978 	bl	8004f4c <HAL_RCC_ClockConfig>
 8000c5c:	1e03      	subs	r3, r0, #0
 8000c5e:	d001      	beq.n	8000c64 <SystemClock_Config+0x98>
	{
		Error_Handler();
 8000c60:	f000 fb10 	bl	8001284 <Error_Handler>
	}
}
 8000c64:	46c0      	nop			@ (mov r8, r8)
 8000c66:	46bd      	mov	sp, r7
 8000c68:	b015      	add	sp, #84	@ 0x54
 8000c6a:	bd90      	pop	{r4, r7, pc}

08000c6c <MX_FDCAN1_Init>:
 * @brief FDCAN1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_FDCAN1_Init(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	af00      	add	r7, sp, #0
	/* USER CODE END FDCAN1_Init 0 */

	/* USER CODE BEGIN FDCAN1_Init 1 */

	/* USER CODE END FDCAN1_Init 1 */
	hfdcan1.Instance = FDCAN1;
 8000c70:	4b20      	ldr	r3, [pc, #128]	@ (8000cf4 <MX_FDCAN1_Init+0x88>)
 8000c72:	4a21      	ldr	r2, [pc, #132]	@ (8000cf8 <MX_FDCAN1_Init+0x8c>)
 8000c74:	601a      	str	r2, [r3, #0]
	hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000c76:	4b1f      	ldr	r3, [pc, #124]	@ (8000cf4 <MX_FDCAN1_Init+0x88>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	605a      	str	r2, [r3, #4]
	hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000c7c:	4b1d      	ldr	r3, [pc, #116]	@ (8000cf4 <MX_FDCAN1_Init+0x88>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	609a      	str	r2, [r3, #8]
	hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000c82:	4b1c      	ldr	r3, [pc, #112]	@ (8000cf4 <MX_FDCAN1_Init+0x88>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	60da      	str	r2, [r3, #12]
	hfdcan1.Init.AutoRetransmission = DISABLE;
 8000c88:	4b1a      	ldr	r3, [pc, #104]	@ (8000cf4 <MX_FDCAN1_Init+0x88>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	741a      	strb	r2, [r3, #16]
	hfdcan1.Init.TransmitPause = DISABLE;
 8000c8e:	4b19      	ldr	r3, [pc, #100]	@ (8000cf4 <MX_FDCAN1_Init+0x88>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	745a      	strb	r2, [r3, #17]
	hfdcan1.Init.ProtocolException = DISABLE;
 8000c94:	4b17      	ldr	r3, [pc, #92]	@ (8000cf4 <MX_FDCAN1_Init+0x88>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	749a      	strb	r2, [r3, #18]
	hfdcan1.Init.NominalPrescaler = 16;
 8000c9a:	4b16      	ldr	r3, [pc, #88]	@ (8000cf4 <MX_FDCAN1_Init+0x88>)
 8000c9c:	2210      	movs	r2, #16
 8000c9e:	615a      	str	r2, [r3, #20]
	hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000ca0:	4b14      	ldr	r3, [pc, #80]	@ (8000cf4 <MX_FDCAN1_Init+0x88>)
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	619a      	str	r2, [r3, #24]
	hfdcan1.Init.NominalTimeSeg1 = 2;
 8000ca6:	4b13      	ldr	r3, [pc, #76]	@ (8000cf4 <MX_FDCAN1_Init+0x88>)
 8000ca8:	2202      	movs	r2, #2
 8000caa:	61da      	str	r2, [r3, #28]
	hfdcan1.Init.NominalTimeSeg2 = 2;
 8000cac:	4b11      	ldr	r3, [pc, #68]	@ (8000cf4 <MX_FDCAN1_Init+0x88>)
 8000cae:	2202      	movs	r2, #2
 8000cb0:	621a      	str	r2, [r3, #32]
	hfdcan1.Init.DataPrescaler = 1;
 8000cb2:	4b10      	ldr	r3, [pc, #64]	@ (8000cf4 <MX_FDCAN1_Init+0x88>)
 8000cb4:	2201      	movs	r2, #1
 8000cb6:	625a      	str	r2, [r3, #36]	@ 0x24
	hfdcan1.Init.DataSyncJumpWidth = 1;
 8000cb8:	4b0e      	ldr	r3, [pc, #56]	@ (8000cf4 <MX_FDCAN1_Init+0x88>)
 8000cba:	2201      	movs	r2, #1
 8000cbc:	629a      	str	r2, [r3, #40]	@ 0x28
	hfdcan1.Init.DataTimeSeg1 = 1;
 8000cbe:	4b0d      	ldr	r3, [pc, #52]	@ (8000cf4 <MX_FDCAN1_Init+0x88>)
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	62da      	str	r2, [r3, #44]	@ 0x2c
	hfdcan1.Init.DataTimeSeg2 = 1;
 8000cc4:	4b0b      	ldr	r3, [pc, #44]	@ (8000cf4 <MX_FDCAN1_Init+0x88>)
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	631a      	str	r2, [r3, #48]	@ 0x30
	hfdcan1.Init.StdFiltersNbr = 0;
 8000cca:	4b0a      	ldr	r3, [pc, #40]	@ (8000cf4 <MX_FDCAN1_Init+0x88>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	635a      	str	r2, [r3, #52]	@ 0x34
	hfdcan1.Init.ExtFiltersNbr = 0;
 8000cd0:	4b08      	ldr	r3, [pc, #32]	@ (8000cf4 <MX_FDCAN1_Init+0x88>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	639a      	str	r2, [r3, #56]	@ 0x38
	hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000cd6:	4b07      	ldr	r3, [pc, #28]	@ (8000cf4 <MX_FDCAN1_Init+0x88>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	63da      	str	r2, [r3, #60]	@ 0x3c
	if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000cdc:	4b05      	ldr	r3, [pc, #20]	@ (8000cf4 <MX_FDCAN1_Init+0x88>)
 8000cde:	0018      	movs	r0, r3
 8000ce0:	f001 fb12 	bl	8002308 <HAL_FDCAN_Init>
 8000ce4:	1e03      	subs	r3, r0, #0
 8000ce6:	d001      	beq.n	8000cec <MX_FDCAN1_Init+0x80>
	{
		Error_Handler();
 8000ce8:	f000 facc 	bl	8001284 <Error_Handler>
	}
	/* USER CODE BEGIN FDCAN1_Init 2 */

	/* USER CODE END FDCAN1_Init 2 */

}
 8000cec:	46c0      	nop			@ (mov r8, r8)
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	46c0      	nop			@ (mov r8, r8)
 8000cf4:	2000029c 	.word	0x2000029c
 8000cf8:	40006400 	.word	0x40006400

08000cfc <MX_I2C2_Init>:
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
	/* USER CODE END I2C2_Init 0 */

	/* USER CODE BEGIN I2C2_Init 1 */

	/* USER CODE END I2C2_Init 1 */
	hi2c2.Instance = I2C2;
 8000d00:	4b1b      	ldr	r3, [pc, #108]	@ (8000d70 <MX_I2C2_Init+0x74>)
 8000d02:	4a1c      	ldr	r2, [pc, #112]	@ (8000d74 <MX_I2C2_Init+0x78>)
 8000d04:	601a      	str	r2, [r3, #0]
	hi2c2.Init.Timing = 0x00303D5B;
 8000d06:	4b1a      	ldr	r3, [pc, #104]	@ (8000d70 <MX_I2C2_Init+0x74>)
 8000d08:	4a1b      	ldr	r2, [pc, #108]	@ (8000d78 <MX_I2C2_Init+0x7c>)
 8000d0a:	605a      	str	r2, [r3, #4]
	hi2c2.Init.OwnAddress1 = 0;
 8000d0c:	4b18      	ldr	r3, [pc, #96]	@ (8000d70 <MX_I2C2_Init+0x74>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	609a      	str	r2, [r3, #8]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d12:	4b17      	ldr	r3, [pc, #92]	@ (8000d70 <MX_I2C2_Init+0x74>)
 8000d14:	2201      	movs	r2, #1
 8000d16:	60da      	str	r2, [r3, #12]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d18:	4b15      	ldr	r3, [pc, #84]	@ (8000d70 <MX_I2C2_Init+0x74>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	611a      	str	r2, [r3, #16]
	hi2c2.Init.OwnAddress2 = 0;
 8000d1e:	4b14      	ldr	r3, [pc, #80]	@ (8000d70 <MX_I2C2_Init+0x74>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	615a      	str	r2, [r3, #20]
	hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000d24:	4b12      	ldr	r3, [pc, #72]	@ (8000d70 <MX_I2C2_Init+0x74>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	619a      	str	r2, [r3, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d2a:	4b11      	ldr	r3, [pc, #68]	@ (8000d70 <MX_I2C2_Init+0x74>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	61da      	str	r2, [r3, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d30:	4b0f      	ldr	r3, [pc, #60]	@ (8000d70 <MX_I2C2_Init+0x74>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000d36:	4b0e      	ldr	r3, [pc, #56]	@ (8000d70 <MX_I2C2_Init+0x74>)
 8000d38:	0018      	movs	r0, r3
 8000d3a:	f001 fe41 	bl	80029c0 <HAL_I2C_Init>
 8000d3e:	1e03      	subs	r3, r0, #0
 8000d40:	d001      	beq.n	8000d46 <MX_I2C2_Init+0x4a>
	{
		Error_Handler();
 8000d42:	f000 fa9f 	bl	8001284 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000d46:	4b0a      	ldr	r3, [pc, #40]	@ (8000d70 <MX_I2C2_Init+0x74>)
 8000d48:	2100      	movs	r1, #0
 8000d4a:	0018      	movs	r0, r3
 8000d4c:	f001 fede 	bl	8002b0c <HAL_I2CEx_ConfigAnalogFilter>
 8000d50:	1e03      	subs	r3, r0, #0
 8000d52:	d001      	beq.n	8000d58 <MX_I2C2_Init+0x5c>
	{
		Error_Handler();
 8000d54:	f000 fa96 	bl	8001284 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000d58:	4b05      	ldr	r3, [pc, #20]	@ (8000d70 <MX_I2C2_Init+0x74>)
 8000d5a:	2100      	movs	r1, #0
 8000d5c:	0018      	movs	r0, r3
 8000d5e:	f001 ff21 	bl	8002ba4 <HAL_I2CEx_ConfigDigitalFilter>
 8000d62:	1e03      	subs	r3, r0, #0
 8000d64:	d001      	beq.n	8000d6a <MX_I2C2_Init+0x6e>
	{
		Error_Handler();
 8000d66:	f000 fa8d 	bl	8001284 <Error_Handler>
	}
	/* USER CODE BEGIN I2C2_Init 2 */

	/* USER CODE END I2C2_Init 2 */

}
 8000d6a:	46c0      	nop			@ (mov r8, r8)
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	20000300 	.word	0x20000300
 8000d74:	40005800 	.word	0x40005800
 8000d78:	00303d5b 	.word	0x00303d5b

08000d7c <MX_IWDG_Init>:
 * @brief IWDG Initialization Function
 * @param None
 * @retval None
 */
static void MX_IWDG_Init(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
	/* USER CODE END IWDG_Init 0 */

	/* USER CODE BEGIN IWDG_Init 1 */

	/* USER CODE END IWDG_Init 1 */
	hiwdg.Instance = IWDG;
 8000d80:	4b0b      	ldr	r3, [pc, #44]	@ (8000db0 <MX_IWDG_Init+0x34>)
 8000d82:	4a0c      	ldr	r2, [pc, #48]	@ (8000db4 <MX_IWDG_Init+0x38>)
 8000d84:	601a      	str	r2, [r3, #0]
	hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 8000d86:	4b0a      	ldr	r3, [pc, #40]	@ (8000db0 <MX_IWDG_Init+0x34>)
 8000d88:	2206      	movs	r2, #6
 8000d8a:	605a      	str	r2, [r3, #4]
	hiwdg.Init.Window = 4095;
 8000d8c:	4b08      	ldr	r3, [pc, #32]	@ (8000db0 <MX_IWDG_Init+0x34>)
 8000d8e:	4a0a      	ldr	r2, [pc, #40]	@ (8000db8 <MX_IWDG_Init+0x3c>)
 8000d90:	60da      	str	r2, [r3, #12]
	hiwdg.Init.Reload = 125;
 8000d92:	4b07      	ldr	r3, [pc, #28]	@ (8000db0 <MX_IWDG_Init+0x34>)
 8000d94:	227d      	movs	r2, #125	@ 0x7d
 8000d96:	609a      	str	r2, [r3, #8]
	if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8000d98:	4b05      	ldr	r3, [pc, #20]	@ (8000db0 <MX_IWDG_Init+0x34>)
 8000d9a:	0018      	movs	r0, r3
 8000d9c:	f001 ff4e 	bl	8002c3c <HAL_IWDG_Init>
 8000da0:	1e03      	subs	r3, r0, #0
 8000da2:	d001      	beq.n	8000da8 <MX_IWDG_Init+0x2c>
	{
		Error_Handler();
 8000da4:	f000 fa6e 	bl	8001284 <Error_Handler>
	}
	/* USER CODE BEGIN IWDG_Init 2 */

	/* USER CODE END IWDG_Init 2 */

}
 8000da8:	46c0      	nop			@ (mov r8, r8)
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}
 8000dae:	46c0      	nop			@ (mov r8, r8)
 8000db0:	20000354 	.word	0x20000354
 8000db4:	40003000 	.word	0x40003000
 8000db8:	00000fff 	.word	0x00000fff

08000dbc <MX_SPI2_Init>:
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8000dc0:	4b1b      	ldr	r3, [pc, #108]	@ (8000e30 <MX_SPI2_Init+0x74>)
 8000dc2:	4a1c      	ldr	r2, [pc, #112]	@ (8000e34 <MX_SPI2_Init+0x78>)
 8000dc4:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8000dc6:	4b1a      	ldr	r3, [pc, #104]	@ (8000e30 <MX_SPI2_Init+0x74>)
 8000dc8:	2282      	movs	r2, #130	@ 0x82
 8000dca:	0052      	lsls	r2, r2, #1
 8000dcc:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000dce:	4b18      	ldr	r3, [pc, #96]	@ (8000e30 <MX_SPI2_Init+0x74>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000dd4:	4b16      	ldr	r3, [pc, #88]	@ (8000e30 <MX_SPI2_Init+0x74>)
 8000dd6:	22e0      	movs	r2, #224	@ 0xe0
 8000dd8:	00d2      	lsls	r2, r2, #3
 8000dda:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ddc:	4b14      	ldr	r3, [pc, #80]	@ (8000e30 <MX_SPI2_Init+0x74>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000de2:	4b13      	ldr	r3, [pc, #76]	@ (8000e30 <MX_SPI2_Init+0x74>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000de8:	4b11      	ldr	r3, [pc, #68]	@ (8000e30 <MX_SPI2_Init+0x74>)
 8000dea:	2280      	movs	r2, #128	@ 0x80
 8000dec:	02d2      	lsls	r2, r2, #11
 8000dee:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000df0:	4b0f      	ldr	r3, [pc, #60]	@ (8000e30 <MX_SPI2_Init+0x74>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000df6:	4b0e      	ldr	r3, [pc, #56]	@ (8000e30 <MX_SPI2_Init+0x74>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000dfc:	4b0c      	ldr	r3, [pc, #48]	@ (8000e30 <MX_SPI2_Init+0x74>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e02:	4b0b      	ldr	r3, [pc, #44]	@ (8000e30 <MX_SPI2_Init+0x74>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi2.Init.CRCPolynomial = 7;
 8000e08:	4b09      	ldr	r3, [pc, #36]	@ (8000e30 <MX_SPI2_Init+0x74>)
 8000e0a:	2207      	movs	r2, #7
 8000e0c:	62da      	str	r2, [r3, #44]	@ 0x2c
	hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000e0e:	4b08      	ldr	r3, [pc, #32]	@ (8000e30 <MX_SPI2_Init+0x74>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	631a      	str	r2, [r3, #48]	@ 0x30
	hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000e14:	4b06      	ldr	r3, [pc, #24]	@ (8000e30 <MX_SPI2_Init+0x74>)
 8000e16:	2208      	movs	r2, #8
 8000e18:	635a      	str	r2, [r3, #52]	@ 0x34
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000e1a:	4b05      	ldr	r3, [pc, #20]	@ (8000e30 <MX_SPI2_Init+0x74>)
 8000e1c:	0018      	movs	r0, r3
 8000e1e:	f004 fc7b 	bl	8005718 <HAL_SPI_Init>
 8000e22:	1e03      	subs	r3, r0, #0
 8000e24:	d001      	beq.n	8000e2a <MX_SPI2_Init+0x6e>
	{
		Error_Handler();
 8000e26:	f000 fa2d 	bl	8001284 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 8000e2a:	46c0      	nop			@ (mov r8, r8)
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	20000364 	.word	0x20000364
 8000e34:	40003800 	.word	0x40003800

08000e38 <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b08e      	sub	sp, #56	@ 0x38
 8000e3c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig =
 8000e3e:	2328      	movs	r3, #40	@ 0x28
 8000e40:	18fb      	adds	r3, r7, r3
 8000e42:	0018      	movs	r0, r3
 8000e44:	2310      	movs	r3, #16
 8000e46:	001a      	movs	r2, r3
 8000e48:	2100      	movs	r1, #0
 8000e4a:	f00c f8d3 	bl	800cff4 <memset>
	{ 0 };
	TIM_MasterConfigTypeDef sMasterConfig =
 8000e4e:	231c      	movs	r3, #28
 8000e50:	18fb      	adds	r3, r7, r3
 8000e52:	0018      	movs	r0, r3
 8000e54:	230c      	movs	r3, #12
 8000e56:	001a      	movs	r2, r3
 8000e58:	2100      	movs	r1, #0
 8000e5a:	f00c f8cb 	bl	800cff4 <memset>
	{ 0 };
	TIM_OC_InitTypeDef sConfigOC =
 8000e5e:	003b      	movs	r3, r7
 8000e60:	0018      	movs	r0, r3
 8000e62:	231c      	movs	r3, #28
 8000e64:	001a      	movs	r2, r3
 8000e66:	2100      	movs	r1, #0
 8000e68:	f00c f8c4 	bl	800cff4 <memset>
	{ 0 };

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8000e6c:	4b30      	ldr	r3, [pc, #192]	@ (8000f30 <MX_TIM2_Init+0xf8>)
 8000e6e:	2280      	movs	r2, #128	@ 0x80
 8000e70:	05d2      	lsls	r2, r2, #23
 8000e72:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 3;
 8000e74:	4b2e      	ldr	r3, [pc, #184]	@ (8000f30 <MX_TIM2_Init+0xf8>)
 8000e76:	2203      	movs	r2, #3
 8000e78:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e7a:	4b2d      	ldr	r3, [pc, #180]	@ (8000f30 <MX_TIM2_Init+0xf8>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 9;
 8000e80:	4b2b      	ldr	r3, [pc, #172]	@ (8000f30 <MX_TIM2_Init+0xf8>)
 8000e82:	2209      	movs	r2, #9
 8000e84:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e86:	4b2a      	ldr	r3, [pc, #168]	@ (8000f30 <MX_TIM2_Init+0xf8>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e8c:	4b28      	ldr	r3, [pc, #160]	@ (8000f30 <MX_TIM2_Init+0xf8>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000e92:	4b27      	ldr	r3, [pc, #156]	@ (8000f30 <MX_TIM2_Init+0xf8>)
 8000e94:	0018      	movs	r0, r3
 8000e96:	f004 fcf7 	bl	8005888 <HAL_TIM_Base_Init>
 8000e9a:	1e03      	subs	r3, r0, #0
 8000e9c:	d001      	beq.n	8000ea2 <MX_TIM2_Init+0x6a>
	{
		Error_Handler();
 8000e9e:	f000 f9f1 	bl	8001284 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ea2:	2128      	movs	r1, #40	@ 0x28
 8000ea4:	187b      	adds	r3, r7, r1
 8000ea6:	2280      	movs	r2, #128	@ 0x80
 8000ea8:	0152      	lsls	r2, r2, #5
 8000eaa:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000eac:	187a      	adds	r2, r7, r1
 8000eae:	4b20      	ldr	r3, [pc, #128]	@ (8000f30 <MX_TIM2_Init+0xf8>)
 8000eb0:	0011      	movs	r1, r2
 8000eb2:	0018      	movs	r0, r3
 8000eb4:	f005 f81c 	bl	8005ef0 <HAL_TIM_ConfigClockSource>
 8000eb8:	1e03      	subs	r3, r0, #0
 8000eba:	d001      	beq.n	8000ec0 <MX_TIM2_Init+0x88>
	{
		Error_Handler();
 8000ebc:	f000 f9e2 	bl	8001284 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000ec0:	4b1b      	ldr	r3, [pc, #108]	@ (8000f30 <MX_TIM2_Init+0xf8>)
 8000ec2:	0018      	movs	r0, r3
 8000ec4:	f004 fd38 	bl	8005938 <HAL_TIM_PWM_Init>
 8000ec8:	1e03      	subs	r3, r0, #0
 8000eca:	d001      	beq.n	8000ed0 <MX_TIM2_Init+0x98>
	{
		Error_Handler();
 8000ecc:	f000 f9da 	bl	8001284 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ed0:	211c      	movs	r1, #28
 8000ed2:	187b      	adds	r3, r7, r1
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ed8:	187b      	adds	r3, r7, r1
 8000eda:	2200      	movs	r2, #0
 8000edc:	609a      	str	r2, [r3, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000ede:	187a      	adds	r2, r7, r1
 8000ee0:	4b13      	ldr	r3, [pc, #76]	@ (8000f30 <MX_TIM2_Init+0xf8>)
 8000ee2:	0011      	movs	r1, r2
 8000ee4:	0018      	movs	r0, r3
 8000ee6:	f005 fcf5 	bl	80068d4 <HAL_TIMEx_MasterConfigSynchronization>
 8000eea:	1e03      	subs	r3, r0, #0
 8000eec:	d001      	beq.n	8000ef2 <MX_TIM2_Init+0xba>
	{
		Error_Handler();
 8000eee:	f000 f9c9 	bl	8001284 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ef2:	003b      	movs	r3, r7
 8000ef4:	2260      	movs	r2, #96	@ 0x60
 8000ef6:	601a      	str	r2, [r3, #0]
	sConfigOC.Pulse = 5;
 8000ef8:	003b      	movs	r3, r7
 8000efa:	2205      	movs	r2, #5
 8000efc:	605a      	str	r2, [r3, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000efe:	003b      	movs	r3, r7
 8000f00:	2200      	movs	r2, #0
 8000f02:	609a      	str	r2, [r3, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f04:	003b      	movs	r3, r7
 8000f06:	2200      	movs	r2, #0
 8000f08:	611a      	str	r2, [r3, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000f0a:	0039      	movs	r1, r7
 8000f0c:	4b08      	ldr	r3, [pc, #32]	@ (8000f30 <MX_TIM2_Init+0xf8>)
 8000f0e:	2204      	movs	r2, #4
 8000f10:	0018      	movs	r0, r3
 8000f12:	f004 feed 	bl	8005cf0 <HAL_TIM_PWM_ConfigChannel>
 8000f16:	1e03      	subs	r3, r0, #0
 8000f18:	d001      	beq.n	8000f1e <MX_TIM2_Init+0xe6>
	{
		Error_Handler();
 8000f1a:	f000 f9b3 	bl	8001284 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 8000f1e:	4b04      	ldr	r3, [pc, #16]	@ (8000f30 <MX_TIM2_Init+0xf8>)
 8000f20:	0018      	movs	r0, r3
 8000f22:	f000 fb49 	bl	80015b8 <HAL_TIM_MspPostInit>

}
 8000f26:	46c0      	nop			@ (mov r8, r8)
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	b00e      	add	sp, #56	@ 0x38
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	46c0      	nop			@ (mov r8, r8)
 8000f30:	200003c8 	.word	0x200003c8

08000f34 <MX_TIM4_Init>:
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b08e      	sub	sp, #56	@ 0x38
 8000f38:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig =
 8000f3a:	2328      	movs	r3, #40	@ 0x28
 8000f3c:	18fb      	adds	r3, r7, r3
 8000f3e:	0018      	movs	r0, r3
 8000f40:	2310      	movs	r3, #16
 8000f42:	001a      	movs	r2, r3
 8000f44:	2100      	movs	r1, #0
 8000f46:	f00c f855 	bl	800cff4 <memset>
	{ 0 };
	TIM_MasterConfigTypeDef sMasterConfig =
 8000f4a:	231c      	movs	r3, #28
 8000f4c:	18fb      	adds	r3, r7, r3
 8000f4e:	0018      	movs	r0, r3
 8000f50:	230c      	movs	r3, #12
 8000f52:	001a      	movs	r2, r3
 8000f54:	2100      	movs	r1, #0
 8000f56:	f00c f84d 	bl	800cff4 <memset>
	{ 0 };
	TIM_OC_InitTypeDef sConfigOC =
 8000f5a:	003b      	movs	r3, r7
 8000f5c:	0018      	movs	r0, r3
 8000f5e:	231c      	movs	r3, #28
 8000f60:	001a      	movs	r2, r3
 8000f62:	2100      	movs	r1, #0
 8000f64:	f00c f846 	bl	800cff4 <memset>
	{ 0 };

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 8000f68:	4b39      	ldr	r3, [pc, #228]	@ (8001050 <MX_TIM4_Init+0x11c>)
 8000f6a:	4a3a      	ldr	r2, [pc, #232]	@ (8001054 <MX_TIM4_Init+0x120>)
 8000f6c:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 3;
 8000f6e:	4b38      	ldr	r3, [pc, #224]	@ (8001050 <MX_TIM4_Init+0x11c>)
 8000f70:	2203      	movs	r2, #3
 8000f72:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f74:	4b36      	ldr	r3, [pc, #216]	@ (8001050 <MX_TIM4_Init+0x11c>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 7999;
 8000f7a:	4b35      	ldr	r3, [pc, #212]	@ (8001050 <MX_TIM4_Init+0x11c>)
 8000f7c:	4a36      	ldr	r2, [pc, #216]	@ (8001058 <MX_TIM4_Init+0x124>)
 8000f7e:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f80:	4b33      	ldr	r3, [pc, #204]	@ (8001050 <MX_TIM4_Init+0x11c>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000f86:	4b32      	ldr	r3, [pc, #200]	@ (8001050 <MX_TIM4_Init+0x11c>)
 8000f88:	2280      	movs	r2, #128	@ 0x80
 8000f8a:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000f8c:	4b30      	ldr	r3, [pc, #192]	@ (8001050 <MX_TIM4_Init+0x11c>)
 8000f8e:	0018      	movs	r0, r3
 8000f90:	f004 fc7a 	bl	8005888 <HAL_TIM_Base_Init>
 8000f94:	1e03      	subs	r3, r0, #0
 8000f96:	d001      	beq.n	8000f9c <MX_TIM4_Init+0x68>
	{
		Error_Handler();
 8000f98:	f000 f974 	bl	8001284 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f9c:	2128      	movs	r1, #40	@ 0x28
 8000f9e:	187b      	adds	r3, r7, r1
 8000fa0:	2280      	movs	r2, #128	@ 0x80
 8000fa2:	0152      	lsls	r2, r2, #5
 8000fa4:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000fa6:	187a      	adds	r2, r7, r1
 8000fa8:	4b29      	ldr	r3, [pc, #164]	@ (8001050 <MX_TIM4_Init+0x11c>)
 8000faa:	0011      	movs	r1, r2
 8000fac:	0018      	movs	r0, r3
 8000fae:	f004 ff9f 	bl	8005ef0 <HAL_TIM_ConfigClockSource>
 8000fb2:	1e03      	subs	r3, r0, #0
 8000fb4:	d001      	beq.n	8000fba <MX_TIM4_Init+0x86>
	{
		Error_Handler();
 8000fb6:	f000 f965 	bl	8001284 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000fba:	4b25      	ldr	r3, [pc, #148]	@ (8001050 <MX_TIM4_Init+0x11c>)
 8000fbc:	0018      	movs	r0, r3
 8000fbe:	f004 fcbb 	bl	8005938 <HAL_TIM_PWM_Init>
 8000fc2:	1e03      	subs	r3, r0, #0
 8000fc4:	d001      	beq.n	8000fca <MX_TIM4_Init+0x96>
	{
		Error_Handler();
 8000fc6:	f000 f95d 	bl	8001284 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fca:	211c      	movs	r1, #28
 8000fcc:	187b      	adds	r3, r7, r1
 8000fce:	2200      	movs	r2, #0
 8000fd0:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fd2:	187b      	adds	r3, r7, r1
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	609a      	str	r2, [r3, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000fd8:	187a      	adds	r2, r7, r1
 8000fda:	4b1d      	ldr	r3, [pc, #116]	@ (8001050 <MX_TIM4_Init+0x11c>)
 8000fdc:	0011      	movs	r1, r2
 8000fde:	0018      	movs	r0, r3
 8000fe0:	f005 fc78 	bl	80068d4 <HAL_TIMEx_MasterConfigSynchronization>
 8000fe4:	1e03      	subs	r3, r0, #0
 8000fe6:	d001      	beq.n	8000fec <MX_TIM4_Init+0xb8>
	{
		Error_Handler();
 8000fe8:	f000 f94c 	bl	8001284 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000fec:	003b      	movs	r3, r7
 8000fee:	2260      	movs	r2, #96	@ 0x60
 8000ff0:	601a      	str	r2, [r3, #0]
	sConfigOC.Pulse = 1;
 8000ff2:	003b      	movs	r3, r7
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	605a      	str	r2, [r3, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000ff8:	003b      	movs	r3, r7
 8000ffa:	2202      	movs	r2, #2
 8000ffc:	609a      	str	r2, [r3, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ffe:	003b      	movs	r3, r7
 8001000:	2200      	movs	r2, #0
 8001002:	611a      	str	r2, [r3, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001004:	0039      	movs	r1, r7
 8001006:	4b12      	ldr	r3, [pc, #72]	@ (8001050 <MX_TIM4_Init+0x11c>)
 8001008:	2204      	movs	r2, #4
 800100a:	0018      	movs	r0, r3
 800100c:	f004 fe70 	bl	8005cf0 <HAL_TIM_PWM_ConfigChannel>
 8001010:	1e03      	subs	r3, r0, #0
 8001012:	d001      	beq.n	8001018 <MX_TIM4_Init+0xe4>
	{
		Error_Handler();
 8001014:	f000 f936 	bl	8001284 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001018:	0039      	movs	r1, r7
 800101a:	4b0d      	ldr	r3, [pc, #52]	@ (8001050 <MX_TIM4_Init+0x11c>)
 800101c:	2208      	movs	r2, #8
 800101e:	0018      	movs	r0, r3
 8001020:	f004 fe66 	bl	8005cf0 <HAL_TIM_PWM_ConfigChannel>
 8001024:	1e03      	subs	r3, r0, #0
 8001026:	d001      	beq.n	800102c <MX_TIM4_Init+0xf8>
	{
		Error_Handler();
 8001028:	f000 f92c 	bl	8001284 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800102c:	0039      	movs	r1, r7
 800102e:	4b08      	ldr	r3, [pc, #32]	@ (8001050 <MX_TIM4_Init+0x11c>)
 8001030:	220c      	movs	r2, #12
 8001032:	0018      	movs	r0, r3
 8001034:	f004 fe5c 	bl	8005cf0 <HAL_TIM_PWM_ConfigChannel>
 8001038:	1e03      	subs	r3, r0, #0
 800103a:	d001      	beq.n	8001040 <MX_TIM4_Init+0x10c>
	{
		Error_Handler();
 800103c:	f000 f922 	bl	8001284 <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */
	HAL_TIM_MspPostInit(&htim4);
 8001040:	4b03      	ldr	r3, [pc, #12]	@ (8001050 <MX_TIM4_Init+0x11c>)
 8001042:	0018      	movs	r0, r3
 8001044:	f000 fab8 	bl	80015b8 <HAL_TIM_MspPostInit>

}
 8001048:	46c0      	nop			@ (mov r8, r8)
 800104a:	46bd      	mov	sp, r7
 800104c:	b00e      	add	sp, #56	@ 0x38
 800104e:	bd80      	pop	{r7, pc}
 8001050:	20000414 	.word	0x20000414
 8001054:	40000800 	.word	0x40000800
 8001058:	00001f3f 	.word	0x00001f3f

0800105c <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8001060:	4b23      	ldr	r3, [pc, #140]	@ (80010f0 <MX_USART2_UART_Init+0x94>)
 8001062:	4a24      	ldr	r2, [pc, #144]	@ (80010f4 <MX_USART2_UART_Init+0x98>)
 8001064:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8001066:	4b22      	ldr	r3, [pc, #136]	@ (80010f0 <MX_USART2_UART_Init+0x94>)
 8001068:	22e1      	movs	r2, #225	@ 0xe1
 800106a:	0252      	lsls	r2, r2, #9
 800106c:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800106e:	4b20      	ldr	r3, [pc, #128]	@ (80010f0 <MX_USART2_UART_Init+0x94>)
 8001070:	2200      	movs	r2, #0
 8001072:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001074:	4b1e      	ldr	r3, [pc, #120]	@ (80010f0 <MX_USART2_UART_Init+0x94>)
 8001076:	2200      	movs	r2, #0
 8001078:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800107a:	4b1d      	ldr	r3, [pc, #116]	@ (80010f0 <MX_USART2_UART_Init+0x94>)
 800107c:	2200      	movs	r2, #0
 800107e:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001080:	4b1b      	ldr	r3, [pc, #108]	@ (80010f0 <MX_USART2_UART_Init+0x94>)
 8001082:	220c      	movs	r2, #12
 8001084:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001086:	4b1a      	ldr	r3, [pc, #104]	@ (80010f0 <MX_USART2_UART_Init+0x94>)
 8001088:	2200      	movs	r2, #0
 800108a:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800108c:	4b18      	ldr	r3, [pc, #96]	@ (80010f0 <MX_USART2_UART_Init+0x94>)
 800108e:	2200      	movs	r2, #0
 8001090:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001092:	4b17      	ldr	r3, [pc, #92]	@ (80010f0 <MX_USART2_UART_Init+0x94>)
 8001094:	2200      	movs	r2, #0
 8001096:	621a      	str	r2, [r3, #32]
	huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001098:	4b15      	ldr	r3, [pc, #84]	@ (80010f0 <MX_USART2_UART_Init+0x94>)
 800109a:	2200      	movs	r2, #0
 800109c:	625a      	str	r2, [r3, #36]	@ 0x24
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800109e:	4b14      	ldr	r3, [pc, #80]	@ (80010f0 <MX_USART2_UART_Init+0x94>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart2) != HAL_OK)
 80010a4:	4b12      	ldr	r3, [pc, #72]	@ (80010f0 <MX_USART2_UART_Init+0x94>)
 80010a6:	0018      	movs	r0, r3
 80010a8:	f005 fc8a 	bl	80069c0 <HAL_UART_Init>
 80010ac:	1e03      	subs	r3, r0, #0
 80010ae:	d001      	beq.n	80010b4 <MX_USART2_UART_Init+0x58>
	{
		Error_Handler();
 80010b0:	f000 f8e8 	bl	8001284 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8)
 80010b4:	4b0e      	ldr	r3, [pc, #56]	@ (80010f0 <MX_USART2_UART_Init+0x94>)
 80010b6:	2100      	movs	r1, #0
 80010b8:	0018      	movs	r0, r3
 80010ba:	f006 fe39 	bl	8007d30 <HAL_UARTEx_SetTxFifoThreshold>
 80010be:	1e03      	subs	r3, r0, #0
 80010c0:	d001      	beq.n	80010c6 <MX_USART2_UART_Init+0x6a>
			!= HAL_OK)
	{
		Error_Handler();
 80010c2:	f000 f8df 	bl	8001284 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8)
 80010c6:	4b0a      	ldr	r3, [pc, #40]	@ (80010f0 <MX_USART2_UART_Init+0x94>)
 80010c8:	2100      	movs	r1, #0
 80010ca:	0018      	movs	r0, r3
 80010cc:	f006 fe70 	bl	8007db0 <HAL_UARTEx_SetRxFifoThreshold>
 80010d0:	1e03      	subs	r3, r0, #0
 80010d2:	d001      	beq.n	80010d8 <MX_USART2_UART_Init+0x7c>
			!= HAL_OK)
	{
		Error_Handler();
 80010d4:	f000 f8d6 	bl	8001284 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80010d8:	4b05      	ldr	r3, [pc, #20]	@ (80010f0 <MX_USART2_UART_Init+0x94>)
 80010da:	0018      	movs	r0, r3
 80010dc:	f006 fdee 	bl	8007cbc <HAL_UARTEx_DisableFifoMode>
 80010e0:	1e03      	subs	r3, r0, #0
 80010e2:	d001      	beq.n	80010e8 <MX_USART2_UART_Init+0x8c>
	{
		Error_Handler();
 80010e4:	f000 f8ce 	bl	8001284 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80010e8:	46c0      	nop			@ (mov r8, r8)
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	46c0      	nop			@ (mov r8, r8)
 80010f0:	20000460 	.word	0x20000460
 80010f4:	40004400 	.word	0x40004400

080010f8 <MX_USART4_UART_Init>:
 * @brief USART4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART4_UART_Init(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
	/* USER CODE END USART4_Init 0 */

	/* USER CODE BEGIN USART4_Init 1 */

	/* USER CODE END USART4_Init 1 */
	huart4.Instance = USART4;
 80010fc:	4b16      	ldr	r3, [pc, #88]	@ (8001158 <MX_USART4_UART_Init+0x60>)
 80010fe:	4a17      	ldr	r2, [pc, #92]	@ (800115c <MX_USART4_UART_Init+0x64>)
 8001100:	601a      	str	r2, [r3, #0]
	huart4.Init.BaudRate = 115200;
 8001102:	4b15      	ldr	r3, [pc, #84]	@ (8001158 <MX_USART4_UART_Init+0x60>)
 8001104:	22e1      	movs	r2, #225	@ 0xe1
 8001106:	0252      	lsls	r2, r2, #9
 8001108:	605a      	str	r2, [r3, #4]
	huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800110a:	4b13      	ldr	r3, [pc, #76]	@ (8001158 <MX_USART4_UART_Init+0x60>)
 800110c:	2200      	movs	r2, #0
 800110e:	609a      	str	r2, [r3, #8]
	huart4.Init.StopBits = UART_STOPBITS_1;
 8001110:	4b11      	ldr	r3, [pc, #68]	@ (8001158 <MX_USART4_UART_Init+0x60>)
 8001112:	2200      	movs	r2, #0
 8001114:	60da      	str	r2, [r3, #12]
	huart4.Init.Parity = UART_PARITY_NONE;
 8001116:	4b10      	ldr	r3, [pc, #64]	@ (8001158 <MX_USART4_UART_Init+0x60>)
 8001118:	2200      	movs	r2, #0
 800111a:	611a      	str	r2, [r3, #16]
	huart4.Init.Mode = UART_MODE_TX_RX;
 800111c:	4b0e      	ldr	r3, [pc, #56]	@ (8001158 <MX_USART4_UART_Init+0x60>)
 800111e:	220c      	movs	r2, #12
 8001120:	615a      	str	r2, [r3, #20]
	huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001122:	4b0d      	ldr	r3, [pc, #52]	@ (8001158 <MX_USART4_UART_Init+0x60>)
 8001124:	2200      	movs	r2, #0
 8001126:	619a      	str	r2, [r3, #24]
	huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001128:	4b0b      	ldr	r3, [pc, #44]	@ (8001158 <MX_USART4_UART_Init+0x60>)
 800112a:	2200      	movs	r2, #0
 800112c:	61da      	str	r2, [r3, #28]
	huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800112e:	4b0a      	ldr	r3, [pc, #40]	@ (8001158 <MX_USART4_UART_Init+0x60>)
 8001130:	2200      	movs	r2, #0
 8001132:	621a      	str	r2, [r3, #32]
	huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001134:	4b08      	ldr	r3, [pc, #32]	@ (8001158 <MX_USART4_UART_Init+0x60>)
 8001136:	2200      	movs	r2, #0
 8001138:	625a      	str	r2, [r3, #36]	@ 0x24
	huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800113a:	4b07      	ldr	r3, [pc, #28]	@ (8001158 <MX_USART4_UART_Init+0x60>)
 800113c:	2200      	movs	r2, #0
 800113e:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart4) != HAL_OK)
 8001140:	4b05      	ldr	r3, [pc, #20]	@ (8001158 <MX_USART4_UART_Init+0x60>)
 8001142:	0018      	movs	r0, r3
 8001144:	f005 fc3c 	bl	80069c0 <HAL_UART_Init>
 8001148:	1e03      	subs	r3, r0, #0
 800114a:	d001      	beq.n	8001150 <MX_USART4_UART_Init+0x58>
	{
		Error_Handler();
 800114c:	f000 f89a 	bl	8001284 <Error_Handler>
	}
	/* USER CODE BEGIN USART4_Init 2 */

	/* USER CODE END USART4_Init 2 */

}
 8001150:	46c0      	nop			@ (mov r8, r8)
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	46c0      	nop			@ (mov r8, r8)
 8001158:	200004f4 	.word	0x200004f4
 800115c:	40004c00 	.word	0x40004c00

08001160 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001166:	4b0c      	ldr	r3, [pc, #48]	@ (8001198 <MX_DMA_Init+0x38>)
 8001168:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800116a:	4b0b      	ldr	r3, [pc, #44]	@ (8001198 <MX_DMA_Init+0x38>)
 800116c:	2101      	movs	r1, #1
 800116e:	430a      	orrs	r2, r1
 8001170:	639a      	str	r2, [r3, #56]	@ 0x38
 8001172:	4b09      	ldr	r3, [pc, #36]	@ (8001198 <MX_DMA_Init+0x38>)
 8001174:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001176:	2201      	movs	r2, #1
 8001178:	4013      	ands	r3, r2
 800117a:	607b      	str	r3, [r7, #4]
 800117c:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel2_3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 800117e:	2200      	movs	r2, #0
 8001180:	2100      	movs	r1, #0
 8001182:	200a      	movs	r0, #10
 8001184:	f000 fde8 	bl	8001d58 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8001188:	200a      	movs	r0, #10
 800118a:	f000 fdfa 	bl	8001d82 <HAL_NVIC_EnableIRQ>

}
 800118e:	46c0      	nop			@ (mov r8, r8)
 8001190:	46bd      	mov	sp, r7
 8001192:	b002      	add	sp, #8
 8001194:	bd80      	pop	{r7, pc}
 8001196:	46c0      	nop			@ (mov r8, r8)
 8001198:	40021000 	.word	0x40021000

0800119c <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 800119c:	b590      	push	{r4, r7, lr}
 800119e:	b089      	sub	sp, #36	@ 0x24
 80011a0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct =
 80011a2:	240c      	movs	r4, #12
 80011a4:	193b      	adds	r3, r7, r4
 80011a6:	0018      	movs	r0, r3
 80011a8:	2314      	movs	r3, #20
 80011aa:	001a      	movs	r2, r3
 80011ac:	2100      	movs	r1, #0
 80011ae:	f00b ff21 	bl	800cff4 <memset>
	{ 0 };
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80011b2:	4b32      	ldr	r3, [pc, #200]	@ (800127c <MX_GPIO_Init+0xe0>)
 80011b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80011b6:	4b31      	ldr	r3, [pc, #196]	@ (800127c <MX_GPIO_Init+0xe0>)
 80011b8:	2101      	movs	r1, #1
 80011ba:	430a      	orrs	r2, r1
 80011bc:	635a      	str	r2, [r3, #52]	@ 0x34
 80011be:	4b2f      	ldr	r3, [pc, #188]	@ (800127c <MX_GPIO_Init+0xe0>)
 80011c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011c2:	2201      	movs	r2, #1
 80011c4:	4013      	ands	r3, r2
 80011c6:	60bb      	str	r3, [r7, #8]
 80011c8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80011ca:	4b2c      	ldr	r3, [pc, #176]	@ (800127c <MX_GPIO_Init+0xe0>)
 80011cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80011ce:	4b2b      	ldr	r3, [pc, #172]	@ (800127c <MX_GPIO_Init+0xe0>)
 80011d0:	2102      	movs	r1, #2
 80011d2:	430a      	orrs	r2, r1
 80011d4:	635a      	str	r2, [r3, #52]	@ 0x34
 80011d6:	4b29      	ldr	r3, [pc, #164]	@ (800127c <MX_GPIO_Init+0xe0>)
 80011d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011da:	2202      	movs	r2, #2
 80011dc:	4013      	ands	r3, r2
 80011de:	607b      	str	r3, [r7, #4]
 80011e0:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80011e2:	4b26      	ldr	r3, [pc, #152]	@ (800127c <MX_GPIO_Init+0xe0>)
 80011e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80011e6:	4b25      	ldr	r3, [pc, #148]	@ (800127c <MX_GPIO_Init+0xe0>)
 80011e8:	2108      	movs	r1, #8
 80011ea:	430a      	orrs	r2, r1
 80011ec:	635a      	str	r2, [r3, #52]	@ 0x34
 80011ee:	4b23      	ldr	r3, [pc, #140]	@ (800127c <MX_GPIO_Init+0xe0>)
 80011f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011f2:	2208      	movs	r2, #8
 80011f4:	4013      	ands	r3, r2
 80011f6:	603b      	str	r3, [r7, #0]
 80011f8:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, BLE_RESET_Pin | CAN_PWR_EN_Pin, GPIO_PIN_RESET);
 80011fa:	4b21      	ldr	r3, [pc, #132]	@ (8001280 <MX_GPIO_Init+0xe4>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	2112      	movs	r1, #18
 8001200:	0018      	movs	r0, r3
 8001202:	f001 fbbf 	bl	8002984 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : BLE_RESET_Pin CAN_PWR_EN_Pin */
	GPIO_InitStruct.Pin = BLE_RESET_Pin | CAN_PWR_EN_Pin;
 8001206:	193b      	adds	r3, r7, r4
 8001208:	2212      	movs	r2, #18
 800120a:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800120c:	193b      	adds	r3, r7, r4
 800120e:	2201      	movs	r2, #1
 8001210:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001212:	193b      	adds	r3, r7, r4
 8001214:	2200      	movs	r2, #0
 8001216:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001218:	193b      	adds	r3, r7, r4
 800121a:	2200      	movs	r2, #0
 800121c:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800121e:	193b      	adds	r3, r7, r4
 8001220:	4a17      	ldr	r2, [pc, #92]	@ (8001280 <MX_GPIO_Init+0xe4>)
 8001222:	0019      	movs	r1, r3
 8001224:	0010      	movs	r0, r2
 8001226:	f001 fa41 	bl	80026ac <HAL_GPIO_Init>

	/*Configure GPIO pin : BLE_SPI_IRQ_Pin */
	GPIO_InitStruct.Pin = BLE_SPI_IRQ_Pin;
 800122a:	0021      	movs	r1, r4
 800122c:	187b      	adds	r3, r7, r1
 800122e:	2280      	movs	r2, #128	@ 0x80
 8001230:	0192      	lsls	r2, r2, #6
 8001232:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001234:	000c      	movs	r4, r1
 8001236:	193b      	adds	r3, r7, r4
 8001238:	2200      	movs	r2, #0
 800123a:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800123c:	193b      	adds	r3, r7, r4
 800123e:	2200      	movs	r2, #0
 8001240:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(BLE_SPI_IRQ_GPIO_Port, &GPIO_InitStruct);
 8001242:	193b      	adds	r3, r7, r4
 8001244:	4a0e      	ldr	r2, [pc, #56]	@ (8001280 <MX_GPIO_Init+0xe4>)
 8001246:	0019      	movs	r1, r3
 8001248:	0010      	movs	r0, r2
 800124a:	f001 fa2f 	bl	80026ac <HAL_GPIO_Init>

	/*Configure GPIO pin : USR_BTN_Pin */
	GPIO_InitStruct.Pin = USR_BTN_Pin;
 800124e:	0021      	movs	r1, r4
 8001250:	187b      	adds	r3, r7, r1
 8001252:	2280      	movs	r2, #128	@ 0x80
 8001254:	01d2      	lsls	r2, r2, #7
 8001256:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001258:	187b      	adds	r3, r7, r1
 800125a:	2288      	movs	r2, #136	@ 0x88
 800125c:	0352      	lsls	r2, r2, #13
 800125e:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001260:	187b      	adds	r3, r7, r1
 8001262:	2200      	movs	r2, #0
 8001264:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(USR_BTN_GPIO_Port, &GPIO_InitStruct);
 8001266:	187b      	adds	r3, r7, r1
 8001268:	4a05      	ldr	r2, [pc, #20]	@ (8001280 <MX_GPIO_Init+0xe4>)
 800126a:	0019      	movs	r1, r3
 800126c:	0010      	movs	r0, r2
 800126e:	f001 fa1d 	bl	80026ac <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8001272:	46c0      	nop			@ (mov r8, r8)
 8001274:	46bd      	mov	sp, r7
 8001276:	b009      	add	sp, #36	@ 0x24
 8001278:	bd90      	pop	{r4, r7, pc}
 800127a:	46c0      	nop			@ (mov r8, r8)
 800127c:	40021000 	.word	0x40021000
 8001280:	50000400 	.word	0x50000400

08001284 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001288:	b672      	cpsid	i
}
 800128a:	46c0      	nop			@ (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800128c:	46c0      	nop			@ (mov r8, r8)
 800128e:	e7fd      	b.n	800128c <Error_Handler+0x8>

08001290 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001296:	4b11      	ldr	r3, [pc, #68]	@ (80012dc <HAL_MspInit+0x4c>)
 8001298:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800129a:	4b10      	ldr	r3, [pc, #64]	@ (80012dc <HAL_MspInit+0x4c>)
 800129c:	2101      	movs	r1, #1
 800129e:	430a      	orrs	r2, r1
 80012a0:	641a      	str	r2, [r3, #64]	@ 0x40
 80012a2:	4b0e      	ldr	r3, [pc, #56]	@ (80012dc <HAL_MspInit+0x4c>)
 80012a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012a6:	2201      	movs	r2, #1
 80012a8:	4013      	ands	r3, r2
 80012aa:	607b      	str	r3, [r7, #4]
 80012ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012ae:	4b0b      	ldr	r3, [pc, #44]	@ (80012dc <HAL_MspInit+0x4c>)
 80012b0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80012b2:	4b0a      	ldr	r3, [pc, #40]	@ (80012dc <HAL_MspInit+0x4c>)
 80012b4:	2180      	movs	r1, #128	@ 0x80
 80012b6:	0549      	lsls	r1, r1, #21
 80012b8:	430a      	orrs	r2, r1
 80012ba:	63da      	str	r2, [r3, #60]	@ 0x3c
 80012bc:	4b07      	ldr	r3, [pc, #28]	@ (80012dc <HAL_MspInit+0x4c>)
 80012be:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80012c0:	2380      	movs	r3, #128	@ 0x80
 80012c2:	055b      	lsls	r3, r3, #21
 80012c4:	4013      	ands	r3, r2
 80012c6:	603b      	str	r3, [r7, #0]
 80012c8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80012ca:	23c0      	movs	r3, #192	@ 0xc0
 80012cc:	00db      	lsls	r3, r3, #3
 80012ce:	0018      	movs	r0, r3
 80012d0:	f000 fc80 	bl	8001bd4 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012d4:	46c0      	nop			@ (mov r8, r8)
 80012d6:	46bd      	mov	sp, r7
 80012d8:	b002      	add	sp, #8
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	40021000 	.word	0x40021000

080012e0 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80012e0:	b590      	push	{r4, r7, lr}
 80012e2:	b09d      	sub	sp, #116	@ 0x74
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012e8:	235c      	movs	r3, #92	@ 0x5c
 80012ea:	18fb      	adds	r3, r7, r3
 80012ec:	0018      	movs	r0, r3
 80012ee:	2314      	movs	r3, #20
 80012f0:	001a      	movs	r2, r3
 80012f2:	2100      	movs	r1, #0
 80012f4:	f00b fe7e 	bl	800cff4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012f8:	2410      	movs	r4, #16
 80012fa:	193b      	adds	r3, r7, r4
 80012fc:	0018      	movs	r0, r3
 80012fe:	234c      	movs	r3, #76	@ 0x4c
 8001300:	001a      	movs	r2, r3
 8001302:	2100      	movs	r1, #0
 8001304:	f00b fe76 	bl	800cff4 <memset>
  if(hfdcan->Instance==FDCAN1)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	4a22      	ldr	r2, [pc, #136]	@ (8001398 <HAL_FDCAN_MspInit+0xb8>)
 800130e:	4293      	cmp	r3, r2
 8001310:	d13e      	bne.n	8001390 <HAL_FDCAN_MspInit+0xb0>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001312:	193b      	adds	r3, r7, r4
 8001314:	2280      	movs	r2, #128	@ 0x80
 8001316:	0492      	lsls	r2, r2, #18
 8001318:	601a      	str	r2, [r3, #0]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 800131a:	193b      	adds	r3, r7, r4
 800131c:	2200      	movs	r2, #0
 800131e:	649a      	str	r2, [r3, #72]	@ 0x48

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001320:	193b      	adds	r3, r7, r4
 8001322:	0018      	movs	r0, r3
 8001324:	f003 ffbc 	bl	80052a0 <HAL_RCCEx_PeriphCLKConfig>
 8001328:	1e03      	subs	r3, r0, #0
 800132a:	d001      	beq.n	8001330 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 800132c:	f7ff ffaa 	bl	8001284 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001330:	4b1a      	ldr	r3, [pc, #104]	@ (800139c <HAL_FDCAN_MspInit+0xbc>)
 8001332:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001334:	4b19      	ldr	r3, [pc, #100]	@ (800139c <HAL_FDCAN_MspInit+0xbc>)
 8001336:	2180      	movs	r1, #128	@ 0x80
 8001338:	0149      	lsls	r1, r1, #5
 800133a:	430a      	orrs	r2, r1
 800133c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800133e:	4b17      	ldr	r3, [pc, #92]	@ (800139c <HAL_FDCAN_MspInit+0xbc>)
 8001340:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001342:	2380      	movs	r3, #128	@ 0x80
 8001344:	015b      	lsls	r3, r3, #5
 8001346:	4013      	ands	r3, r2
 8001348:	60fb      	str	r3, [r7, #12]
 800134a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800134c:	4b13      	ldr	r3, [pc, #76]	@ (800139c <HAL_FDCAN_MspInit+0xbc>)
 800134e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001350:	4b12      	ldr	r3, [pc, #72]	@ (800139c <HAL_FDCAN_MspInit+0xbc>)
 8001352:	2108      	movs	r1, #8
 8001354:	430a      	orrs	r2, r1
 8001356:	635a      	str	r2, [r3, #52]	@ 0x34
 8001358:	4b10      	ldr	r3, [pc, #64]	@ (800139c <HAL_FDCAN_MspInit+0xbc>)
 800135a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800135c:	2208      	movs	r2, #8
 800135e:	4013      	ands	r3, r2
 8001360:	60bb      	str	r3, [r7, #8]
 8001362:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001364:	215c      	movs	r1, #92	@ 0x5c
 8001366:	187b      	adds	r3, r7, r1
 8001368:	2203      	movs	r2, #3
 800136a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800136c:	187b      	adds	r3, r7, r1
 800136e:	2202      	movs	r2, #2
 8001370:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001372:	187b      	adds	r3, r7, r1
 8001374:	2200      	movs	r2, #0
 8001376:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001378:	187b      	adds	r3, r7, r1
 800137a:	2200      	movs	r2, #0
 800137c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_FDCAN1;
 800137e:	187b      	adds	r3, r7, r1
 8001380:	2203      	movs	r2, #3
 8001382:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001384:	187b      	adds	r3, r7, r1
 8001386:	4a06      	ldr	r2, [pc, #24]	@ (80013a0 <HAL_FDCAN_MspInit+0xc0>)
 8001388:	0019      	movs	r1, r3
 800138a:	0010      	movs	r0, r2
 800138c:	f001 f98e 	bl	80026ac <HAL_GPIO_Init>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }

}
 8001390:	46c0      	nop			@ (mov r8, r8)
 8001392:	46bd      	mov	sp, r7
 8001394:	b01d      	add	sp, #116	@ 0x74
 8001396:	bd90      	pop	{r4, r7, pc}
 8001398:	40006400 	.word	0x40006400
 800139c:	40021000 	.word	0x40021000
 80013a0:	50000c00 	.word	0x50000c00

080013a4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80013a4:	b590      	push	{r4, r7, lr}
 80013a6:	b09d      	sub	sp, #116	@ 0x74
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ac:	235c      	movs	r3, #92	@ 0x5c
 80013ae:	18fb      	adds	r3, r7, r3
 80013b0:	0018      	movs	r0, r3
 80013b2:	2314      	movs	r3, #20
 80013b4:	001a      	movs	r2, r3
 80013b6:	2100      	movs	r1, #0
 80013b8:	f00b fe1c 	bl	800cff4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013bc:	2410      	movs	r4, #16
 80013be:	193b      	adds	r3, r7, r4
 80013c0:	0018      	movs	r0, r3
 80013c2:	234c      	movs	r3, #76	@ 0x4c
 80013c4:	001a      	movs	r2, r3
 80013c6:	2100      	movs	r1, #0
 80013c8:	f00b fe14 	bl	800cff4 <memset>
  if(hi2c->Instance==I2C2)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4a22      	ldr	r2, [pc, #136]	@ (800145c <HAL_I2C_MspInit+0xb8>)
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d13e      	bne.n	8001454 <HAL_I2C_MspInit+0xb0>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80013d6:	193b      	adds	r3, r7, r4
 80013d8:	2240      	movs	r2, #64	@ 0x40
 80013da:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80013dc:	193b      	adds	r3, r7, r4
 80013de:	2200      	movs	r2, #0
 80013e0:	61da      	str	r2, [r3, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013e2:	193b      	adds	r3, r7, r4
 80013e4:	0018      	movs	r0, r3
 80013e6:	f003 ff5b 	bl	80052a0 <HAL_RCCEx_PeriphCLKConfig>
 80013ea:	1e03      	subs	r3, r0, #0
 80013ec:	d001      	beq.n	80013f2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80013ee:	f7ff ff49 	bl	8001284 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013f2:	4b1b      	ldr	r3, [pc, #108]	@ (8001460 <HAL_I2C_MspInit+0xbc>)
 80013f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80013f6:	4b1a      	ldr	r3, [pc, #104]	@ (8001460 <HAL_I2C_MspInit+0xbc>)
 80013f8:	2101      	movs	r1, #1
 80013fa:	430a      	orrs	r2, r1
 80013fc:	635a      	str	r2, [r3, #52]	@ 0x34
 80013fe:	4b18      	ldr	r3, [pc, #96]	@ (8001460 <HAL_I2C_MspInit+0xbc>)
 8001400:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001402:	2201      	movs	r2, #1
 8001404:	4013      	ands	r3, r2
 8001406:	60fb      	str	r3, [r7, #12]
 8001408:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PA6     ------> I2C2_SDA
    PA7     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800140a:	215c      	movs	r1, #92	@ 0x5c
 800140c:	187b      	adds	r3, r7, r1
 800140e:	22c0      	movs	r2, #192	@ 0xc0
 8001410:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001412:	187b      	adds	r3, r7, r1
 8001414:	2212      	movs	r2, #18
 8001416:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001418:	187b      	adds	r3, r7, r1
 800141a:	2200      	movs	r2, #0
 800141c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800141e:	187b      	adds	r3, r7, r1
 8001420:	2200      	movs	r2, #0
 8001422:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C2;
 8001424:	187b      	adds	r3, r7, r1
 8001426:	2208      	movs	r2, #8
 8001428:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800142a:	187a      	adds	r2, r7, r1
 800142c:	23a0      	movs	r3, #160	@ 0xa0
 800142e:	05db      	lsls	r3, r3, #23
 8001430:	0011      	movs	r1, r2
 8001432:	0018      	movs	r0, r3
 8001434:	f001 f93a 	bl	80026ac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001438:	4b09      	ldr	r3, [pc, #36]	@ (8001460 <HAL_I2C_MspInit+0xbc>)
 800143a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800143c:	4b08      	ldr	r3, [pc, #32]	@ (8001460 <HAL_I2C_MspInit+0xbc>)
 800143e:	2180      	movs	r1, #128	@ 0x80
 8001440:	03c9      	lsls	r1, r1, #15
 8001442:	430a      	orrs	r2, r1
 8001444:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001446:	4b06      	ldr	r3, [pc, #24]	@ (8001460 <HAL_I2C_MspInit+0xbc>)
 8001448:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800144a:	2380      	movs	r3, #128	@ 0x80
 800144c:	03db      	lsls	r3, r3, #15
 800144e:	4013      	ands	r3, r2
 8001450:	60bb      	str	r3, [r7, #8]
 8001452:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001454:	46c0      	nop			@ (mov r8, r8)
 8001456:	46bd      	mov	sp, r7
 8001458:	b01d      	add	sp, #116	@ 0x74
 800145a:	bd90      	pop	{r4, r7, pc}
 800145c:	40005800 	.word	0x40005800
 8001460:	40021000 	.word	0x40021000

08001464 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001464:	b590      	push	{r4, r7, lr}
 8001466:	b08b      	sub	sp, #44	@ 0x2c
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800146c:	2414      	movs	r4, #20
 800146e:	193b      	adds	r3, r7, r4
 8001470:	0018      	movs	r0, r3
 8001472:	2314      	movs	r3, #20
 8001474:	001a      	movs	r2, r3
 8001476:	2100      	movs	r1, #0
 8001478:	f00b fdbc 	bl	800cff4 <memset>
  if(hspi->Instance==SPI2)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a32      	ldr	r2, [pc, #200]	@ (800154c <HAL_SPI_MspInit+0xe8>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d15d      	bne.n	8001542 <HAL_SPI_MspInit+0xde>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001486:	4b32      	ldr	r3, [pc, #200]	@ (8001550 <HAL_SPI_MspInit+0xec>)
 8001488:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800148a:	4b31      	ldr	r3, [pc, #196]	@ (8001550 <HAL_SPI_MspInit+0xec>)
 800148c:	2180      	movs	r1, #128	@ 0x80
 800148e:	01c9      	lsls	r1, r1, #7
 8001490:	430a      	orrs	r2, r1
 8001492:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001494:	4b2e      	ldr	r3, [pc, #184]	@ (8001550 <HAL_SPI_MspInit+0xec>)
 8001496:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001498:	2380      	movs	r3, #128	@ 0x80
 800149a:	01db      	lsls	r3, r3, #7
 800149c:	4013      	ands	r3, r2
 800149e:	613b      	str	r3, [r7, #16]
 80014a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014a2:	4b2b      	ldr	r3, [pc, #172]	@ (8001550 <HAL_SPI_MspInit+0xec>)
 80014a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80014a6:	4b2a      	ldr	r3, [pc, #168]	@ (8001550 <HAL_SPI_MspInit+0xec>)
 80014a8:	2102      	movs	r1, #2
 80014aa:	430a      	orrs	r2, r1
 80014ac:	635a      	str	r2, [r3, #52]	@ 0x34
 80014ae:	4b28      	ldr	r3, [pc, #160]	@ (8001550 <HAL_SPI_MspInit+0xec>)
 80014b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014b2:	2202      	movs	r2, #2
 80014b4:	4013      	ands	r3, r2
 80014b6:	60fb      	str	r3, [r7, #12]
 80014b8:	68fb      	ldr	r3, [r7, #12]
    PB2     ------> SPI2_MISO
    PB10     ------> SPI2_SCK
    PB11     ------> SPI2_MOSI
    PB12     ------> SPI2_NSS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80014ba:	193b      	adds	r3, r7, r4
 80014bc:	2204      	movs	r2, #4
 80014be:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014c0:	193b      	adds	r3, r7, r4
 80014c2:	2202      	movs	r2, #2
 80014c4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c6:	193b      	adds	r3, r7, r4
 80014c8:	2200      	movs	r2, #0
 80014ca:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014cc:	193b      	adds	r3, r7, r4
 80014ce:	2200      	movs	r2, #0
 80014d0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 80014d2:	193b      	adds	r3, r7, r4
 80014d4:	2201      	movs	r2, #1
 80014d6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014d8:	193b      	adds	r3, r7, r4
 80014da:	4a1e      	ldr	r2, [pc, #120]	@ (8001554 <HAL_SPI_MspInit+0xf0>)
 80014dc:	0019      	movs	r1, r3
 80014de:	0010      	movs	r0, r2
 80014e0:	f001 f8e4 	bl	80026ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80014e4:	0021      	movs	r1, r4
 80014e6:	187b      	adds	r3, r7, r1
 80014e8:	2280      	movs	r2, #128	@ 0x80
 80014ea:	00d2      	lsls	r2, r2, #3
 80014ec:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ee:	000c      	movs	r4, r1
 80014f0:	193b      	adds	r3, r7, r4
 80014f2:	2202      	movs	r2, #2
 80014f4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f6:	193b      	adds	r3, r7, r4
 80014f8:	2200      	movs	r2, #0
 80014fa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014fc:	193b      	adds	r3, r7, r4
 80014fe:	2200      	movs	r2, #0
 8001500:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001502:	193b      	adds	r3, r7, r4
 8001504:	2205      	movs	r2, #5
 8001506:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001508:	193b      	adds	r3, r7, r4
 800150a:	4a12      	ldr	r2, [pc, #72]	@ (8001554 <HAL_SPI_MspInit+0xf0>)
 800150c:	0019      	movs	r1, r3
 800150e:	0010      	movs	r0, r2
 8001510:	f001 f8cc 	bl	80026ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001514:	0021      	movs	r1, r4
 8001516:	187b      	adds	r3, r7, r1
 8001518:	22c0      	movs	r2, #192	@ 0xc0
 800151a:	0152      	lsls	r2, r2, #5
 800151c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800151e:	187b      	adds	r3, r7, r1
 8001520:	2202      	movs	r2, #2
 8001522:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001524:	187b      	adds	r3, r7, r1
 8001526:	2200      	movs	r2, #0
 8001528:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800152a:	187b      	adds	r3, r7, r1
 800152c:	2200      	movs	r2, #0
 800152e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8001530:	187b      	adds	r3, r7, r1
 8001532:	2200      	movs	r2, #0
 8001534:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001536:	187b      	adds	r3, r7, r1
 8001538:	4a06      	ldr	r2, [pc, #24]	@ (8001554 <HAL_SPI_MspInit+0xf0>)
 800153a:	0019      	movs	r1, r3
 800153c:	0010      	movs	r0, r2
 800153e:	f001 f8b5 	bl	80026ac <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001542:	46c0      	nop			@ (mov r8, r8)
 8001544:	46bd      	mov	sp, r7
 8001546:	b00b      	add	sp, #44	@ 0x2c
 8001548:	bd90      	pop	{r4, r7, pc}
 800154a:	46c0      	nop			@ (mov r8, r8)
 800154c:	40003800 	.word	0x40003800
 8001550:	40021000 	.word	0x40021000
 8001554:	50000400 	.word	0x50000400

08001558 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b084      	sub	sp, #16
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681a      	ldr	r2, [r3, #0]
 8001564:	2380      	movs	r3, #128	@ 0x80
 8001566:	05db      	lsls	r3, r3, #23
 8001568:	429a      	cmp	r2, r3
 800156a:	d10c      	bne.n	8001586 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800156c:	4b10      	ldr	r3, [pc, #64]	@ (80015b0 <HAL_TIM_Base_MspInit+0x58>)
 800156e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001570:	4b0f      	ldr	r3, [pc, #60]	@ (80015b0 <HAL_TIM_Base_MspInit+0x58>)
 8001572:	2101      	movs	r1, #1
 8001574:	430a      	orrs	r2, r1
 8001576:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001578:	4b0d      	ldr	r3, [pc, #52]	@ (80015b0 <HAL_TIM_Base_MspInit+0x58>)
 800157a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800157c:	2201      	movs	r2, #1
 800157e:	4013      	ands	r3, r2
 8001580:	60fb      	str	r3, [r7, #12]
 8001582:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001584:	e010      	b.n	80015a8 <HAL_TIM_Base_MspInit+0x50>
  else if(htim_base->Instance==TIM4)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4a0a      	ldr	r2, [pc, #40]	@ (80015b4 <HAL_TIM_Base_MspInit+0x5c>)
 800158c:	4293      	cmp	r3, r2
 800158e:	d10b      	bne.n	80015a8 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001590:	4b07      	ldr	r3, [pc, #28]	@ (80015b0 <HAL_TIM_Base_MspInit+0x58>)
 8001592:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001594:	4b06      	ldr	r3, [pc, #24]	@ (80015b0 <HAL_TIM_Base_MspInit+0x58>)
 8001596:	2104      	movs	r1, #4
 8001598:	430a      	orrs	r2, r1
 800159a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800159c:	4b04      	ldr	r3, [pc, #16]	@ (80015b0 <HAL_TIM_Base_MspInit+0x58>)
 800159e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80015a0:	2204      	movs	r2, #4
 80015a2:	4013      	ands	r3, r2
 80015a4:	60bb      	str	r3, [r7, #8]
 80015a6:	68bb      	ldr	r3, [r7, #8]
}
 80015a8:	46c0      	nop			@ (mov r8, r8)
 80015aa:	46bd      	mov	sp, r7
 80015ac:	b004      	add	sp, #16
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	40021000 	.word	0x40021000
 80015b4:	40000800 	.word	0x40000800

080015b8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80015b8:	b590      	push	{r4, r7, lr}
 80015ba:	b08b      	sub	sp, #44	@ 0x2c
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c0:	2414      	movs	r4, #20
 80015c2:	193b      	adds	r3, r7, r4
 80015c4:	0018      	movs	r0, r3
 80015c6:	2314      	movs	r3, #20
 80015c8:	001a      	movs	r2, r3
 80015ca:	2100      	movs	r1, #0
 80015cc:	f00b fd12 	bl	800cff4 <memset>
  if(htim->Instance==TIM2)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681a      	ldr	r2, [r3, #0]
 80015d4:	2380      	movs	r3, #128	@ 0x80
 80015d6:	05db      	lsls	r3, r3, #23
 80015d8:	429a      	cmp	r2, r3
 80015da:	d122      	bne.n	8001622 <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015dc:	4b27      	ldr	r3, [pc, #156]	@ (800167c <HAL_TIM_MspPostInit+0xc4>)
 80015de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80015e0:	4b26      	ldr	r3, [pc, #152]	@ (800167c <HAL_TIM_MspPostInit+0xc4>)
 80015e2:	2102      	movs	r1, #2
 80015e4:	430a      	orrs	r2, r1
 80015e6:	635a      	str	r2, [r3, #52]	@ 0x34
 80015e8:	4b24      	ldr	r3, [pc, #144]	@ (800167c <HAL_TIM_MspPostInit+0xc4>)
 80015ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80015ec:	2202      	movs	r2, #2
 80015ee:	4013      	ands	r3, r2
 80015f0:	613b      	str	r3, [r7, #16]
 80015f2:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = CAN_PWR_CLK_Pin;
 80015f4:	0021      	movs	r1, r4
 80015f6:	187b      	adds	r3, r7, r1
 80015f8:	2208      	movs	r2, #8
 80015fa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015fc:	187b      	adds	r3, r7, r1
 80015fe:	2202      	movs	r2, #2
 8001600:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001602:	187b      	adds	r3, r7, r1
 8001604:	2200      	movs	r2, #0
 8001606:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001608:	187b      	adds	r3, r7, r1
 800160a:	2200      	movs	r2, #0
 800160c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 800160e:	187b      	adds	r3, r7, r1
 8001610:	2202      	movs	r2, #2
 8001612:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(CAN_PWR_CLK_GPIO_Port, &GPIO_InitStruct);
 8001614:	187b      	adds	r3, r7, r1
 8001616:	4a1a      	ldr	r2, [pc, #104]	@ (8001680 <HAL_TIM_MspPostInit+0xc8>)
 8001618:	0019      	movs	r1, r3
 800161a:	0010      	movs	r0, r2
 800161c:	f001 f846 	bl	80026ac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001620:	e027      	b.n	8001672 <HAL_TIM_MspPostInit+0xba>
  else if(htim->Instance==TIM4)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4a17      	ldr	r2, [pc, #92]	@ (8001684 <HAL_TIM_MspPostInit+0xcc>)
 8001628:	4293      	cmp	r3, r2
 800162a:	d122      	bne.n	8001672 <HAL_TIM_MspPostInit+0xba>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800162c:	4b13      	ldr	r3, [pc, #76]	@ (800167c <HAL_TIM_MspPostInit+0xc4>)
 800162e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001630:	4b12      	ldr	r3, [pc, #72]	@ (800167c <HAL_TIM_MspPostInit+0xc4>)
 8001632:	2102      	movs	r1, #2
 8001634:	430a      	orrs	r2, r1
 8001636:	635a      	str	r2, [r3, #52]	@ 0x34
 8001638:	4b10      	ldr	r3, [pc, #64]	@ (800167c <HAL_TIM_MspPostInit+0xc4>)
 800163a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800163c:	2202      	movs	r2, #2
 800163e:	4013      	ands	r3, r2
 8001640:	60fb      	str	r3, [r7, #12]
 8001642:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED3_Pin|LED2_Pin|LED1_Pin;
 8001644:	2114      	movs	r1, #20
 8001646:	187b      	adds	r3, r7, r1
 8001648:	22e0      	movs	r2, #224	@ 0xe0
 800164a:	0092      	lsls	r2, r2, #2
 800164c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800164e:	187b      	adds	r3, r7, r1
 8001650:	2202      	movs	r2, #2
 8001652:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001654:	187b      	adds	r3, r7, r1
 8001656:	2200      	movs	r2, #0
 8001658:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800165a:	187b      	adds	r3, r7, r1
 800165c:	2200      	movs	r2, #0
 800165e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM4;
 8001660:	187b      	adds	r3, r7, r1
 8001662:	2209      	movs	r2, #9
 8001664:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001666:	187b      	adds	r3, r7, r1
 8001668:	4a05      	ldr	r2, [pc, #20]	@ (8001680 <HAL_TIM_MspPostInit+0xc8>)
 800166a:	0019      	movs	r1, r3
 800166c:	0010      	movs	r0, r2
 800166e:	f001 f81d 	bl	80026ac <HAL_GPIO_Init>
}
 8001672:	46c0      	nop			@ (mov r8, r8)
 8001674:	46bd      	mov	sp, r7
 8001676:	b00b      	add	sp, #44	@ 0x2c
 8001678:	bd90      	pop	{r4, r7, pc}
 800167a:	46c0      	nop			@ (mov r8, r8)
 800167c:	40021000 	.word	0x40021000
 8001680:	50000400 	.word	0x50000400
 8001684:	40000800 	.word	0x40000800

08001688 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001688:	b590      	push	{r4, r7, lr}
 800168a:	b09f      	sub	sp, #124	@ 0x7c
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001690:	2364      	movs	r3, #100	@ 0x64
 8001692:	18fb      	adds	r3, r7, r3
 8001694:	0018      	movs	r0, r3
 8001696:	2314      	movs	r3, #20
 8001698:	001a      	movs	r2, r3
 800169a:	2100      	movs	r1, #0
 800169c:	f00b fcaa 	bl	800cff4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016a0:	2418      	movs	r4, #24
 80016a2:	193b      	adds	r3, r7, r4
 80016a4:	0018      	movs	r0, r3
 80016a6:	234c      	movs	r3, #76	@ 0x4c
 80016a8:	001a      	movs	r2, r3
 80016aa:	2100      	movs	r1, #0
 80016ac:	f00b fca2 	bl	800cff4 <memset>
  if(huart->Instance==USART2)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4a56      	ldr	r2, [pc, #344]	@ (8001810 <HAL_UART_MspInit+0x188>)
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d170      	bne.n	800179c <HAL_UART_MspInit+0x114>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80016ba:	193b      	adds	r3, r7, r4
 80016bc:	2202      	movs	r2, #2
 80016be:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80016c0:	193b      	adds	r3, r7, r4
 80016c2:	2200      	movs	r2, #0
 80016c4:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016c6:	193b      	adds	r3, r7, r4
 80016c8:	0018      	movs	r0, r3
 80016ca:	f003 fde9 	bl	80052a0 <HAL_RCCEx_PeriphCLKConfig>
 80016ce:	1e03      	subs	r3, r0, #0
 80016d0:	d001      	beq.n	80016d6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80016d2:	f7ff fdd7 	bl	8001284 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80016d6:	4b4f      	ldr	r3, [pc, #316]	@ (8001814 <HAL_UART_MspInit+0x18c>)
 80016d8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80016da:	4b4e      	ldr	r3, [pc, #312]	@ (8001814 <HAL_UART_MspInit+0x18c>)
 80016dc:	2180      	movs	r1, #128	@ 0x80
 80016de:	0289      	lsls	r1, r1, #10
 80016e0:	430a      	orrs	r2, r1
 80016e2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80016e4:	4b4b      	ldr	r3, [pc, #300]	@ (8001814 <HAL_UART_MspInit+0x18c>)
 80016e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80016e8:	2380      	movs	r3, #128	@ 0x80
 80016ea:	029b      	lsls	r3, r3, #10
 80016ec:	4013      	ands	r3, r2
 80016ee:	617b      	str	r3, [r7, #20]
 80016f0:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016f2:	4b48      	ldr	r3, [pc, #288]	@ (8001814 <HAL_UART_MspInit+0x18c>)
 80016f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80016f6:	4b47      	ldr	r3, [pc, #284]	@ (8001814 <HAL_UART_MspInit+0x18c>)
 80016f8:	2101      	movs	r1, #1
 80016fa:	430a      	orrs	r2, r1
 80016fc:	635a      	str	r2, [r3, #52]	@ 0x34
 80016fe:	4b45      	ldr	r3, [pc, #276]	@ (8001814 <HAL_UART_MspInit+0x18c>)
 8001700:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001702:	2201      	movs	r2, #1
 8001704:	4013      	ands	r3, r2
 8001706:	613b      	str	r3, [r7, #16]
 8001708:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800170a:	2164      	movs	r1, #100	@ 0x64
 800170c:	187b      	adds	r3, r7, r1
 800170e:	220c      	movs	r2, #12
 8001710:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001712:	187b      	adds	r3, r7, r1
 8001714:	2202      	movs	r2, #2
 8001716:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001718:	187b      	adds	r3, r7, r1
 800171a:	2200      	movs	r2, #0
 800171c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800171e:	187b      	adds	r3, r7, r1
 8001720:	2200      	movs	r2, #0
 8001722:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001724:	187b      	adds	r3, r7, r1
 8001726:	2201      	movs	r2, #1
 8001728:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800172a:	187a      	adds	r2, r7, r1
 800172c:	23a0      	movs	r3, #160	@ 0xa0
 800172e:	05db      	lsls	r3, r3, #23
 8001730:	0011      	movs	r1, r2
 8001732:	0018      	movs	r0, r3
 8001734:	f000 ffba 	bl	80026ac <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel3;
 8001738:	4b37      	ldr	r3, [pc, #220]	@ (8001818 <HAL_UART_MspInit+0x190>)
 800173a:	4a38      	ldr	r2, [pc, #224]	@ (800181c <HAL_UART_MspInit+0x194>)
 800173c:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 800173e:	4b36      	ldr	r3, [pc, #216]	@ (8001818 <HAL_UART_MspInit+0x190>)
 8001740:	2235      	movs	r2, #53	@ 0x35
 8001742:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001744:	4b34      	ldr	r3, [pc, #208]	@ (8001818 <HAL_UART_MspInit+0x190>)
 8001746:	2210      	movs	r2, #16
 8001748:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800174a:	4b33      	ldr	r3, [pc, #204]	@ (8001818 <HAL_UART_MspInit+0x190>)
 800174c:	2200      	movs	r2, #0
 800174e:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001750:	4b31      	ldr	r3, [pc, #196]	@ (8001818 <HAL_UART_MspInit+0x190>)
 8001752:	2280      	movs	r2, #128	@ 0x80
 8001754:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001756:	4b30      	ldr	r3, [pc, #192]	@ (8001818 <HAL_UART_MspInit+0x190>)
 8001758:	2200      	movs	r2, #0
 800175a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800175c:	4b2e      	ldr	r3, [pc, #184]	@ (8001818 <HAL_UART_MspInit+0x190>)
 800175e:	2200      	movs	r2, #0
 8001760:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001762:	4b2d      	ldr	r3, [pc, #180]	@ (8001818 <HAL_UART_MspInit+0x190>)
 8001764:	2200      	movs	r2, #0
 8001766:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001768:	4b2b      	ldr	r3, [pc, #172]	@ (8001818 <HAL_UART_MspInit+0x190>)
 800176a:	2200      	movs	r2, #0
 800176c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800176e:	4b2a      	ldr	r3, [pc, #168]	@ (8001818 <HAL_UART_MspInit+0x190>)
 8001770:	0018      	movs	r0, r3
 8001772:	f000 fb23 	bl	8001dbc <HAL_DMA_Init>
 8001776:	1e03      	subs	r3, r0, #0
 8001778:	d001      	beq.n	800177e <HAL_UART_MspInit+0xf6>
    {
      Error_Handler();
 800177a:	f7ff fd83 	bl	8001284 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	4a25      	ldr	r2, [pc, #148]	@ (8001818 <HAL_UART_MspInit+0x190>)
 8001782:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001784:	4b24      	ldr	r3, [pc, #144]	@ (8001818 <HAL_UART_MspInit+0x190>)
 8001786:	687a      	ldr	r2, [r7, #4]
 8001788:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_LPUART2_IRQn, 0, 0);
 800178a:	2200      	movs	r2, #0
 800178c:	2100      	movs	r1, #0
 800178e:	201c      	movs	r0, #28
 8001790:	f000 fae2 	bl	8001d58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_LPUART2_IRQn);
 8001794:	201c      	movs	r0, #28
 8001796:	f000 faf4 	bl	8001d82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART4_MspInit 1 */

  /* USER CODE END USART4_MspInit 1 */
  }

}
 800179a:	e035      	b.n	8001808 <HAL_UART_MspInit+0x180>
  else if(huart->Instance==USART4)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4a1f      	ldr	r2, [pc, #124]	@ (8001820 <HAL_UART_MspInit+0x198>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d130      	bne.n	8001808 <HAL_UART_MspInit+0x180>
    __HAL_RCC_USART4_CLK_ENABLE();
 80017a6:	4b1b      	ldr	r3, [pc, #108]	@ (8001814 <HAL_UART_MspInit+0x18c>)
 80017a8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80017aa:	4b1a      	ldr	r3, [pc, #104]	@ (8001814 <HAL_UART_MspInit+0x18c>)
 80017ac:	2180      	movs	r1, #128	@ 0x80
 80017ae:	0309      	lsls	r1, r1, #12
 80017b0:	430a      	orrs	r2, r1
 80017b2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80017b4:	4b17      	ldr	r3, [pc, #92]	@ (8001814 <HAL_UART_MspInit+0x18c>)
 80017b6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80017b8:	2380      	movs	r3, #128	@ 0x80
 80017ba:	031b      	lsls	r3, r3, #12
 80017bc:	4013      	ands	r3, r2
 80017be:	60fb      	str	r3, [r7, #12]
 80017c0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017c2:	4b14      	ldr	r3, [pc, #80]	@ (8001814 <HAL_UART_MspInit+0x18c>)
 80017c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80017c6:	4b13      	ldr	r3, [pc, #76]	@ (8001814 <HAL_UART_MspInit+0x18c>)
 80017c8:	2101      	movs	r1, #1
 80017ca:	430a      	orrs	r2, r1
 80017cc:	635a      	str	r2, [r3, #52]	@ 0x34
 80017ce:	4b11      	ldr	r3, [pc, #68]	@ (8001814 <HAL_UART_MspInit+0x18c>)
 80017d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80017d2:	2201      	movs	r2, #1
 80017d4:	4013      	ands	r3, r2
 80017d6:	60bb      	str	r3, [r7, #8]
 80017d8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80017da:	2164      	movs	r1, #100	@ 0x64
 80017dc:	187b      	adds	r3, r7, r1
 80017de:	2203      	movs	r2, #3
 80017e0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e2:	187b      	adds	r3, r7, r1
 80017e4:	2202      	movs	r2, #2
 80017e6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e8:	187b      	adds	r3, r7, r1
 80017ea:	2200      	movs	r2, #0
 80017ec:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ee:	187b      	adds	r3, r7, r1
 80017f0:	2200      	movs	r2, #0
 80017f2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART4;
 80017f4:	187b      	adds	r3, r7, r1
 80017f6:	2204      	movs	r2, #4
 80017f8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017fa:	187a      	adds	r2, r7, r1
 80017fc:	23a0      	movs	r3, #160	@ 0xa0
 80017fe:	05db      	lsls	r3, r3, #23
 8001800:	0011      	movs	r1, r2
 8001802:	0018      	movs	r0, r3
 8001804:	f000 ff52 	bl	80026ac <HAL_GPIO_Init>
}
 8001808:	46c0      	nop			@ (mov r8, r8)
 800180a:	46bd      	mov	sp, r7
 800180c:	b01f      	add	sp, #124	@ 0x7c
 800180e:	bd90      	pop	{r4, r7, pc}
 8001810:	40004400 	.word	0x40004400
 8001814:	40021000 	.word	0x40021000
 8001818:	20000588 	.word	0x20000588
 800181c:	40020030 	.word	0x40020030
 8001820:	40004c00 	.word	0x40004c00

08001824 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 8001828:	46c0      	nop			@ (mov r8, r8)
 800182a:	e7fd      	b.n	8001828 <NMI_Handler+0x4>

0800182c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001830:	46c0      	nop			@ (mov r8, r8)
 8001832:	e7fd      	b.n	8001830 <HardFault_Handler+0x4>

08001834 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001838:	46c0      	nop			@ (mov r8, r8)
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}

0800183e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800183e:	b580      	push	{r7, lr}
 8001840:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001842:	46c0      	nop			@ (mov r8, r8)
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}

08001848 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	breathe_LED();
 800184c:	f7ff f90e 	bl	8000a6c <breathe_LED>
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001850:	f000 f980 	bl	8001b54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001854:	46c0      	nop			@ (mov r8, r8)
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
	...

0800185c <USB_UCPD1_2_IRQHandler>:

/**
  * @brief This function handles USB, UCPD1 and UCPD2 global interrupts.
  */
void USB_UCPD1_2_IRQHandler(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_UCPD1_2_IRQn 0 */

  /* USER CODE END USB_UCPD1_2_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_DRD_FS);
 8001860:	4b03      	ldr	r3, [pc, #12]	@ (8001870 <USB_UCPD1_2_IRQHandler+0x14>)
 8001862:	0018      	movs	r0, r3
 8001864:	f001 fbd2 	bl	800300c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_UCPD1_2_IRQn 1 */

  /* USER CODE END USB_UCPD1_2_IRQn 1 */
}
 8001868:	46c0      	nop			@ (mov r8, r8)
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	46c0      	nop			@ (mov r8, r8)
 8001870:	20001ae4 	.word	0x20001ae4

08001874 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001878:	4b03      	ldr	r3, [pc, #12]	@ (8001888 <DMA1_Channel2_3_IRQHandler+0x14>)
 800187a:	0018      	movs	r0, r3
 800187c:	f000 fc12 	bl	80020a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8001880:	46c0      	nop			@ (mov r8, r8)
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	46c0      	nop			@ (mov r8, r8)
 8001888:	20000588 	.word	0x20000588

0800188c <USART2_LPUART2_IRQHandler>:

/**
  * @brief This function handles USART2 + LPUART2 Interrupt.
  */
void USART2_LPUART2_IRQHandler(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_LPUART2_IRQn 0 */

  /* USER CODE END USART2_LPUART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001890:	4b03      	ldr	r3, [pc, #12]	@ (80018a0 <USART2_LPUART2_IRQHandler+0x14>)
 8001892:	0018      	movs	r0, r3
 8001894:	f005 f8ea 	bl	8006a6c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_LPUART2_IRQn 1 */

  /* USER CODE END USART2_LPUART2_IRQn 1 */
}
 8001898:	46c0      	nop			@ (mov r8, r8)
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	46c0      	nop			@ (mov r8, r8)
 80018a0:	20000460 	.word	0x20000460

080018a4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
  return 1;
 80018a8:	2301      	movs	r3, #1
}
 80018aa:	0018      	movs	r0, r3
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}

080018b0 <_kill>:

int _kill(int pid, int sig)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b082      	sub	sp, #8
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
 80018b8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80018ba:	f00b fc51 	bl	800d160 <__errno>
 80018be:	0003      	movs	r3, r0
 80018c0:	2216      	movs	r2, #22
 80018c2:	601a      	str	r2, [r3, #0]
  return -1;
 80018c4:	2301      	movs	r3, #1
 80018c6:	425b      	negs	r3, r3
}
 80018c8:	0018      	movs	r0, r3
 80018ca:	46bd      	mov	sp, r7
 80018cc:	b002      	add	sp, #8
 80018ce:	bd80      	pop	{r7, pc}

080018d0 <_exit>:

void _exit (int status)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b082      	sub	sp, #8
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80018d8:	2301      	movs	r3, #1
 80018da:	425a      	negs	r2, r3
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	0011      	movs	r1, r2
 80018e0:	0018      	movs	r0, r3
 80018e2:	f7ff ffe5 	bl	80018b0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80018e6:	46c0      	nop			@ (mov r8, r8)
 80018e8:	e7fd      	b.n	80018e6 <_exit+0x16>

080018ea <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018ea:	b580      	push	{r7, lr}
 80018ec:	b086      	sub	sp, #24
 80018ee:	af00      	add	r7, sp, #0
 80018f0:	60f8      	str	r0, [r7, #12]
 80018f2:	60b9      	str	r1, [r7, #8]
 80018f4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018f6:	2300      	movs	r3, #0
 80018f8:	617b      	str	r3, [r7, #20]
 80018fa:	e00a      	b.n	8001912 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80018fc:	e000      	b.n	8001900 <_read+0x16>
 80018fe:	bf00      	nop
 8001900:	0001      	movs	r1, r0
 8001902:	68bb      	ldr	r3, [r7, #8]
 8001904:	1c5a      	adds	r2, r3, #1
 8001906:	60ba      	str	r2, [r7, #8]
 8001908:	b2ca      	uxtb	r2, r1
 800190a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	3301      	adds	r3, #1
 8001910:	617b      	str	r3, [r7, #20]
 8001912:	697a      	ldr	r2, [r7, #20]
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	429a      	cmp	r2, r3
 8001918:	dbf0      	blt.n	80018fc <_read+0x12>
  }

  return len;
 800191a:	687b      	ldr	r3, [r7, #4]
}
 800191c:	0018      	movs	r0, r3
 800191e:	46bd      	mov	sp, r7
 8001920:	b006      	add	sp, #24
 8001922:	bd80      	pop	{r7, pc}

08001924 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b086      	sub	sp, #24
 8001928:	af00      	add	r7, sp, #0
 800192a:	60f8      	str	r0, [r7, #12]
 800192c:	60b9      	str	r1, [r7, #8]
 800192e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001930:	2300      	movs	r3, #0
 8001932:	617b      	str	r3, [r7, #20]
 8001934:	e009      	b.n	800194a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001936:	68bb      	ldr	r3, [r7, #8]
 8001938:	1c5a      	adds	r2, r3, #1
 800193a:	60ba      	str	r2, [r7, #8]
 800193c:	781b      	ldrb	r3, [r3, #0]
 800193e:	0018      	movs	r0, r3
 8001940:	e000      	b.n	8001944 <_write+0x20>
 8001942:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	3301      	adds	r3, #1
 8001948:	617b      	str	r3, [r7, #20]
 800194a:	697a      	ldr	r2, [r7, #20]
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	429a      	cmp	r2, r3
 8001950:	dbf1      	blt.n	8001936 <_write+0x12>
  }
  return len;
 8001952:	687b      	ldr	r3, [r7, #4]
}
 8001954:	0018      	movs	r0, r3
 8001956:	46bd      	mov	sp, r7
 8001958:	b006      	add	sp, #24
 800195a:	bd80      	pop	{r7, pc}

0800195c <_close>:

int _close(int file)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b082      	sub	sp, #8
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001964:	2301      	movs	r3, #1
 8001966:	425b      	negs	r3, r3
}
 8001968:	0018      	movs	r0, r3
 800196a:	46bd      	mov	sp, r7
 800196c:	b002      	add	sp, #8
 800196e:	bd80      	pop	{r7, pc}

08001970 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
 8001978:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	2280      	movs	r2, #128	@ 0x80
 800197e:	0192      	lsls	r2, r2, #6
 8001980:	605a      	str	r2, [r3, #4]
  return 0;
 8001982:	2300      	movs	r3, #0
}
 8001984:	0018      	movs	r0, r3
 8001986:	46bd      	mov	sp, r7
 8001988:	b002      	add	sp, #8
 800198a:	bd80      	pop	{r7, pc}

0800198c <_isatty>:

int _isatty(int file)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001994:	2301      	movs	r3, #1
}
 8001996:	0018      	movs	r0, r3
 8001998:	46bd      	mov	sp, r7
 800199a:	b002      	add	sp, #8
 800199c:	bd80      	pop	{r7, pc}

0800199e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800199e:	b580      	push	{r7, lr}
 80019a0:	b084      	sub	sp, #16
 80019a2:	af00      	add	r7, sp, #0
 80019a4:	60f8      	str	r0, [r7, #12]
 80019a6:	60b9      	str	r1, [r7, #8]
 80019a8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80019aa:	2300      	movs	r3, #0
}
 80019ac:	0018      	movs	r0, r3
 80019ae:	46bd      	mov	sp, r7
 80019b0:	b004      	add	sp, #16
 80019b2:	bd80      	pop	{r7, pc}

080019b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b086      	sub	sp, #24
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019bc:	4a14      	ldr	r2, [pc, #80]	@ (8001a10 <_sbrk+0x5c>)
 80019be:	4b15      	ldr	r3, [pc, #84]	@ (8001a14 <_sbrk+0x60>)
 80019c0:	1ad3      	subs	r3, r2, r3
 80019c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019c8:	4b13      	ldr	r3, [pc, #76]	@ (8001a18 <_sbrk+0x64>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d102      	bne.n	80019d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019d0:	4b11      	ldr	r3, [pc, #68]	@ (8001a18 <_sbrk+0x64>)
 80019d2:	4a12      	ldr	r2, [pc, #72]	@ (8001a1c <_sbrk+0x68>)
 80019d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019d6:	4b10      	ldr	r3, [pc, #64]	@ (8001a18 <_sbrk+0x64>)
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	18d3      	adds	r3, r2, r3
 80019de:	693a      	ldr	r2, [r7, #16]
 80019e0:	429a      	cmp	r2, r3
 80019e2:	d207      	bcs.n	80019f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019e4:	f00b fbbc 	bl	800d160 <__errno>
 80019e8:	0003      	movs	r3, r0
 80019ea:	220c      	movs	r2, #12
 80019ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019ee:	2301      	movs	r3, #1
 80019f0:	425b      	negs	r3, r3
 80019f2:	e009      	b.n	8001a08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019f4:	4b08      	ldr	r3, [pc, #32]	@ (8001a18 <_sbrk+0x64>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019fa:	4b07      	ldr	r3, [pc, #28]	@ (8001a18 <_sbrk+0x64>)
 80019fc:	681a      	ldr	r2, [r3, #0]
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	18d2      	adds	r2, r2, r3
 8001a02:	4b05      	ldr	r3, [pc, #20]	@ (8001a18 <_sbrk+0x64>)
 8001a04:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001a06:	68fb      	ldr	r3, [r7, #12]
}
 8001a08:	0018      	movs	r0, r3
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	b006      	add	sp, #24
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	20024000 	.word	0x20024000
 8001a14:	00000400 	.word	0x00000400
 8001a18:	200005f8 	.word	0x200005f8
 8001a1c:	20002130 	.word	0x20002130

08001a20 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a24:	46c0      	nop			@ (mov r8, r8)
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
	...

08001a2c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001a2c:	480d      	ldr	r0, [pc, #52]	@ (8001a64 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001a2e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001a30:	f7ff fff6 	bl	8001a20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a34:	480c      	ldr	r0, [pc, #48]	@ (8001a68 <LoopForever+0x6>)
  ldr r1, =_edata
 8001a36:	490d      	ldr	r1, [pc, #52]	@ (8001a6c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a38:	4a0d      	ldr	r2, [pc, #52]	@ (8001a70 <LoopForever+0xe>)
  movs r3, #0
 8001a3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a3c:	e002      	b.n	8001a44 <LoopCopyDataInit>

08001a3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a42:	3304      	adds	r3, #4

08001a44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a48:	d3f9      	bcc.n	8001a3e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a4a:	4a0a      	ldr	r2, [pc, #40]	@ (8001a74 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a4c:	4c0a      	ldr	r4, [pc, #40]	@ (8001a78 <LoopForever+0x16>)
  movs r3, #0
 8001a4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a50:	e001      	b.n	8001a56 <LoopFillZerobss>

08001a52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a54:	3204      	adds	r2, #4

08001a56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a58:	d3fb      	bcc.n	8001a52 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001a5a:	f00b fb87 	bl	800d16c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001a5e:	f7ff f845 	bl	8000aec <main>

08001a62 <LoopForever>:

LoopForever:
  b LoopForever
 8001a62:	e7fe      	b.n	8001a62 <LoopForever>
  ldr   r0, =_estack
 8001a64:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8001a68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a6c:	20000178 	.word	0x20000178
  ldr r2, =_sidata
 8001a70:	0800e378 	.word	0x0800e378
  ldr r2, =_sbss
 8001a74:	20000178 	.word	0x20000178
  ldr r4, =_ebss
 8001a78:	20002130 	.word	0x20002130

08001a7c <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001a7c:	e7fe      	b.n	8001a7c <ADC1_COMP_IRQHandler>
	...

08001a80 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001a86:	1dfb      	adds	r3, r7, #7
 8001a88:	2200      	movs	r2, #0
 8001a8a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a8c:	4b0b      	ldr	r3, [pc, #44]	@ (8001abc <HAL_Init+0x3c>)
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	4b0a      	ldr	r3, [pc, #40]	@ (8001abc <HAL_Init+0x3c>)
 8001a92:	2180      	movs	r1, #128	@ 0x80
 8001a94:	0049      	lsls	r1, r1, #1
 8001a96:	430a      	orrs	r2, r1
 8001a98:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a9a:	2003      	movs	r0, #3
 8001a9c:	f000 f810 	bl	8001ac0 <HAL_InitTick>
 8001aa0:	1e03      	subs	r3, r0, #0
 8001aa2:	d003      	beq.n	8001aac <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001aa4:	1dfb      	adds	r3, r7, #7
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	701a      	strb	r2, [r3, #0]
 8001aaa:	e001      	b.n	8001ab0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001aac:	f7ff fbf0 	bl	8001290 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001ab0:	1dfb      	adds	r3, r7, #7
 8001ab2:	781b      	ldrb	r3, [r3, #0]
}
 8001ab4:	0018      	movs	r0, r3
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	b002      	add	sp, #8
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	40022000 	.word	0x40022000

08001ac0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ac0:	b590      	push	{r4, r7, lr}
 8001ac2:	b085      	sub	sp, #20
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001ac8:	230f      	movs	r3, #15
 8001aca:	18fb      	adds	r3, r7, r3
 8001acc:	2200      	movs	r2, #0
 8001ace:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001ad0:	4b1d      	ldr	r3, [pc, #116]	@ (8001b48 <HAL_InitTick+0x88>)
 8001ad2:	781b      	ldrb	r3, [r3, #0]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d02b      	beq.n	8001b30 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001ad8:	4b1c      	ldr	r3, [pc, #112]	@ (8001b4c <HAL_InitTick+0x8c>)
 8001ada:	681c      	ldr	r4, [r3, #0]
 8001adc:	4b1a      	ldr	r3, [pc, #104]	@ (8001b48 <HAL_InitTick+0x88>)
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	0019      	movs	r1, r3
 8001ae2:	23fa      	movs	r3, #250	@ 0xfa
 8001ae4:	0098      	lsls	r0, r3, #2
 8001ae6:	f7fe fb29 	bl	800013c <__udivsi3>
 8001aea:	0003      	movs	r3, r0
 8001aec:	0019      	movs	r1, r3
 8001aee:	0020      	movs	r0, r4
 8001af0:	f7fe fb24 	bl	800013c <__udivsi3>
 8001af4:	0003      	movs	r3, r0
 8001af6:	0018      	movs	r0, r3
 8001af8:	f000 f953 	bl	8001da2 <HAL_SYSTICK_Config>
 8001afc:	1e03      	subs	r3, r0, #0
 8001afe:	d112      	bne.n	8001b26 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2b03      	cmp	r3, #3
 8001b04:	d80a      	bhi.n	8001b1c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b06:	6879      	ldr	r1, [r7, #4]
 8001b08:	2301      	movs	r3, #1
 8001b0a:	425b      	negs	r3, r3
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	0018      	movs	r0, r3
 8001b10:	f000 f922 	bl	8001d58 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001b14:	4b0e      	ldr	r3, [pc, #56]	@ (8001b50 <HAL_InitTick+0x90>)
 8001b16:	687a      	ldr	r2, [r7, #4]
 8001b18:	601a      	str	r2, [r3, #0]
 8001b1a:	e00d      	b.n	8001b38 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001b1c:	230f      	movs	r3, #15
 8001b1e:	18fb      	adds	r3, r7, r3
 8001b20:	2201      	movs	r2, #1
 8001b22:	701a      	strb	r2, [r3, #0]
 8001b24:	e008      	b.n	8001b38 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001b26:	230f      	movs	r3, #15
 8001b28:	18fb      	adds	r3, r7, r3
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	701a      	strb	r2, [r3, #0]
 8001b2e:	e003      	b.n	8001b38 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001b30:	230f      	movs	r3, #15
 8001b32:	18fb      	adds	r3, r7, r3
 8001b34:	2201      	movs	r2, #1
 8001b36:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001b38:	230f      	movs	r3, #15
 8001b3a:	18fb      	adds	r3, r7, r3
 8001b3c:	781b      	ldrb	r3, [r3, #0]
}
 8001b3e:	0018      	movs	r0, r3
 8001b40:	46bd      	mov	sp, r7
 8001b42:	b005      	add	sp, #20
 8001b44:	bd90      	pop	{r4, r7, pc}
 8001b46:	46c0      	nop			@ (mov r8, r8)
 8001b48:	20000024 	.word	0x20000024
 8001b4c:	2000001c 	.word	0x2000001c
 8001b50:	20000020 	.word	0x20000020

08001b54 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001b58:	4b05      	ldr	r3, [pc, #20]	@ (8001b70 <HAL_IncTick+0x1c>)
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	001a      	movs	r2, r3
 8001b5e:	4b05      	ldr	r3, [pc, #20]	@ (8001b74 <HAL_IncTick+0x20>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	18d2      	adds	r2, r2, r3
 8001b64:	4b03      	ldr	r3, [pc, #12]	@ (8001b74 <HAL_IncTick+0x20>)
 8001b66:	601a      	str	r2, [r3, #0]
}
 8001b68:	46c0      	nop			@ (mov r8, r8)
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	46c0      	nop			@ (mov r8, r8)
 8001b70:	20000024 	.word	0x20000024
 8001b74:	200005fc 	.word	0x200005fc

08001b78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
  return uwTick;
 8001b7c:	4b02      	ldr	r3, [pc, #8]	@ (8001b88 <HAL_GetTick+0x10>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
}
 8001b80:	0018      	movs	r0, r3
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	46c0      	nop			@ (mov r8, r8)
 8001b88:	200005fc 	.word	0x200005fc

08001b8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b084      	sub	sp, #16
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b94:	f7ff fff0 	bl	8001b78 <HAL_GetTick>
 8001b98:	0003      	movs	r3, r0
 8001b9a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	3301      	adds	r3, #1
 8001ba4:	d005      	beq.n	8001bb2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ba6:	4b0a      	ldr	r3, [pc, #40]	@ (8001bd0 <HAL_Delay+0x44>)
 8001ba8:	781b      	ldrb	r3, [r3, #0]
 8001baa:	001a      	movs	r2, r3
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	189b      	adds	r3, r3, r2
 8001bb0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001bb2:	46c0      	nop			@ (mov r8, r8)
 8001bb4:	f7ff ffe0 	bl	8001b78 <HAL_GetTick>
 8001bb8:	0002      	movs	r2, r0
 8001bba:	68bb      	ldr	r3, [r7, #8]
 8001bbc:	1ad3      	subs	r3, r2, r3
 8001bbe:	68fa      	ldr	r2, [r7, #12]
 8001bc0:	429a      	cmp	r2, r3
 8001bc2:	d8f7      	bhi.n	8001bb4 <HAL_Delay+0x28>
  {
  }
}
 8001bc4:	46c0      	nop			@ (mov r8, r8)
 8001bc6:	46c0      	nop			@ (mov r8, r8)
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	b004      	add	sp, #16
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	46c0      	nop			@ (mov r8, r8)
 8001bd0:	20000024 	.word	0x20000024

08001bd4 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b082      	sub	sp, #8
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8001bdc:	4b06      	ldr	r3, [pc, #24]	@ (8001bf8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a06      	ldr	r2, [pc, #24]	@ (8001bfc <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8001be2:	4013      	ands	r3, r2
 8001be4:	0019      	movs	r1, r3
 8001be6:	4b04      	ldr	r3, [pc, #16]	@ (8001bf8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8001be8:	687a      	ldr	r2, [r7, #4]
 8001bea:	430a      	orrs	r2, r1
 8001bec:	601a      	str	r2, [r3, #0]
}
 8001bee:	46c0      	nop			@ (mov r8, r8)
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	b002      	add	sp, #8
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	46c0      	nop			@ (mov r8, r8)
 8001bf8:	40010000 	.word	0x40010000
 8001bfc:	fffff9ff 	.word	0xfffff9ff

08001c00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	0002      	movs	r2, r0
 8001c08:	1dfb      	adds	r3, r7, #7
 8001c0a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001c0c:	1dfb      	adds	r3, r7, #7
 8001c0e:	781b      	ldrb	r3, [r3, #0]
 8001c10:	2b7f      	cmp	r3, #127	@ 0x7f
 8001c12:	d809      	bhi.n	8001c28 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c14:	1dfb      	adds	r3, r7, #7
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	001a      	movs	r2, r3
 8001c1a:	231f      	movs	r3, #31
 8001c1c:	401a      	ands	r2, r3
 8001c1e:	4b04      	ldr	r3, [pc, #16]	@ (8001c30 <__NVIC_EnableIRQ+0x30>)
 8001c20:	2101      	movs	r1, #1
 8001c22:	4091      	lsls	r1, r2
 8001c24:	000a      	movs	r2, r1
 8001c26:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001c28:	46c0      	nop			@ (mov r8, r8)
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	b002      	add	sp, #8
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	e000e100 	.word	0xe000e100

08001c34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c34:	b590      	push	{r4, r7, lr}
 8001c36:	b083      	sub	sp, #12
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	0002      	movs	r2, r0
 8001c3c:	6039      	str	r1, [r7, #0]
 8001c3e:	1dfb      	adds	r3, r7, #7
 8001c40:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001c42:	1dfb      	adds	r3, r7, #7
 8001c44:	781b      	ldrb	r3, [r3, #0]
 8001c46:	2b7f      	cmp	r3, #127	@ 0x7f
 8001c48:	d828      	bhi.n	8001c9c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c4a:	4a2f      	ldr	r2, [pc, #188]	@ (8001d08 <__NVIC_SetPriority+0xd4>)
 8001c4c:	1dfb      	adds	r3, r7, #7
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	b25b      	sxtb	r3, r3
 8001c52:	089b      	lsrs	r3, r3, #2
 8001c54:	33c0      	adds	r3, #192	@ 0xc0
 8001c56:	009b      	lsls	r3, r3, #2
 8001c58:	589b      	ldr	r3, [r3, r2]
 8001c5a:	1dfa      	adds	r2, r7, #7
 8001c5c:	7812      	ldrb	r2, [r2, #0]
 8001c5e:	0011      	movs	r1, r2
 8001c60:	2203      	movs	r2, #3
 8001c62:	400a      	ands	r2, r1
 8001c64:	00d2      	lsls	r2, r2, #3
 8001c66:	21ff      	movs	r1, #255	@ 0xff
 8001c68:	4091      	lsls	r1, r2
 8001c6a:	000a      	movs	r2, r1
 8001c6c:	43d2      	mvns	r2, r2
 8001c6e:	401a      	ands	r2, r3
 8001c70:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	019b      	lsls	r3, r3, #6
 8001c76:	22ff      	movs	r2, #255	@ 0xff
 8001c78:	401a      	ands	r2, r3
 8001c7a:	1dfb      	adds	r3, r7, #7
 8001c7c:	781b      	ldrb	r3, [r3, #0]
 8001c7e:	0018      	movs	r0, r3
 8001c80:	2303      	movs	r3, #3
 8001c82:	4003      	ands	r3, r0
 8001c84:	00db      	lsls	r3, r3, #3
 8001c86:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c88:	481f      	ldr	r0, [pc, #124]	@ (8001d08 <__NVIC_SetPriority+0xd4>)
 8001c8a:	1dfb      	adds	r3, r7, #7
 8001c8c:	781b      	ldrb	r3, [r3, #0]
 8001c8e:	b25b      	sxtb	r3, r3
 8001c90:	089b      	lsrs	r3, r3, #2
 8001c92:	430a      	orrs	r2, r1
 8001c94:	33c0      	adds	r3, #192	@ 0xc0
 8001c96:	009b      	lsls	r3, r3, #2
 8001c98:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001c9a:	e031      	b.n	8001d00 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c9c:	4a1b      	ldr	r2, [pc, #108]	@ (8001d0c <__NVIC_SetPriority+0xd8>)
 8001c9e:	1dfb      	adds	r3, r7, #7
 8001ca0:	781b      	ldrb	r3, [r3, #0]
 8001ca2:	0019      	movs	r1, r3
 8001ca4:	230f      	movs	r3, #15
 8001ca6:	400b      	ands	r3, r1
 8001ca8:	3b08      	subs	r3, #8
 8001caa:	089b      	lsrs	r3, r3, #2
 8001cac:	3306      	adds	r3, #6
 8001cae:	009b      	lsls	r3, r3, #2
 8001cb0:	18d3      	adds	r3, r2, r3
 8001cb2:	3304      	adds	r3, #4
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	1dfa      	adds	r2, r7, #7
 8001cb8:	7812      	ldrb	r2, [r2, #0]
 8001cba:	0011      	movs	r1, r2
 8001cbc:	2203      	movs	r2, #3
 8001cbe:	400a      	ands	r2, r1
 8001cc0:	00d2      	lsls	r2, r2, #3
 8001cc2:	21ff      	movs	r1, #255	@ 0xff
 8001cc4:	4091      	lsls	r1, r2
 8001cc6:	000a      	movs	r2, r1
 8001cc8:	43d2      	mvns	r2, r2
 8001cca:	401a      	ands	r2, r3
 8001ccc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	019b      	lsls	r3, r3, #6
 8001cd2:	22ff      	movs	r2, #255	@ 0xff
 8001cd4:	401a      	ands	r2, r3
 8001cd6:	1dfb      	adds	r3, r7, #7
 8001cd8:	781b      	ldrb	r3, [r3, #0]
 8001cda:	0018      	movs	r0, r3
 8001cdc:	2303      	movs	r3, #3
 8001cde:	4003      	ands	r3, r0
 8001ce0:	00db      	lsls	r3, r3, #3
 8001ce2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ce4:	4809      	ldr	r0, [pc, #36]	@ (8001d0c <__NVIC_SetPriority+0xd8>)
 8001ce6:	1dfb      	adds	r3, r7, #7
 8001ce8:	781b      	ldrb	r3, [r3, #0]
 8001cea:	001c      	movs	r4, r3
 8001cec:	230f      	movs	r3, #15
 8001cee:	4023      	ands	r3, r4
 8001cf0:	3b08      	subs	r3, #8
 8001cf2:	089b      	lsrs	r3, r3, #2
 8001cf4:	430a      	orrs	r2, r1
 8001cf6:	3306      	adds	r3, #6
 8001cf8:	009b      	lsls	r3, r3, #2
 8001cfa:	18c3      	adds	r3, r0, r3
 8001cfc:	3304      	adds	r3, #4
 8001cfe:	601a      	str	r2, [r3, #0]
}
 8001d00:	46c0      	nop			@ (mov r8, r8)
 8001d02:	46bd      	mov	sp, r7
 8001d04:	b003      	add	sp, #12
 8001d06:	bd90      	pop	{r4, r7, pc}
 8001d08:	e000e100 	.word	0xe000e100
 8001d0c:	e000ed00 	.word	0xe000ed00

08001d10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b082      	sub	sp, #8
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	1e5a      	subs	r2, r3, #1
 8001d1c:	2380      	movs	r3, #128	@ 0x80
 8001d1e:	045b      	lsls	r3, r3, #17
 8001d20:	429a      	cmp	r2, r3
 8001d22:	d301      	bcc.n	8001d28 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d24:	2301      	movs	r3, #1
 8001d26:	e010      	b.n	8001d4a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d28:	4b0a      	ldr	r3, [pc, #40]	@ (8001d54 <SysTick_Config+0x44>)
 8001d2a:	687a      	ldr	r2, [r7, #4]
 8001d2c:	3a01      	subs	r2, #1
 8001d2e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d30:	2301      	movs	r3, #1
 8001d32:	425b      	negs	r3, r3
 8001d34:	2103      	movs	r1, #3
 8001d36:	0018      	movs	r0, r3
 8001d38:	f7ff ff7c 	bl	8001c34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d3c:	4b05      	ldr	r3, [pc, #20]	@ (8001d54 <SysTick_Config+0x44>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d42:	4b04      	ldr	r3, [pc, #16]	@ (8001d54 <SysTick_Config+0x44>)
 8001d44:	2207      	movs	r2, #7
 8001d46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d48:	2300      	movs	r3, #0
}
 8001d4a:	0018      	movs	r0, r3
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	b002      	add	sp, #8
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	46c0      	nop			@ (mov r8, r8)
 8001d54:	e000e010 	.word	0xe000e010

08001d58 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b084      	sub	sp, #16
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	60b9      	str	r1, [r7, #8]
 8001d60:	607a      	str	r2, [r7, #4]
 8001d62:	210f      	movs	r1, #15
 8001d64:	187b      	adds	r3, r7, r1
 8001d66:	1c02      	adds	r2, r0, #0
 8001d68:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001d6a:	68ba      	ldr	r2, [r7, #8]
 8001d6c:	187b      	adds	r3, r7, r1
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	b25b      	sxtb	r3, r3
 8001d72:	0011      	movs	r1, r2
 8001d74:	0018      	movs	r0, r3
 8001d76:	f7ff ff5d 	bl	8001c34 <__NVIC_SetPriority>
}
 8001d7a:	46c0      	nop			@ (mov r8, r8)
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	b004      	add	sp, #16
 8001d80:	bd80      	pop	{r7, pc}

08001d82 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d82:	b580      	push	{r7, lr}
 8001d84:	b082      	sub	sp, #8
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	0002      	movs	r2, r0
 8001d8a:	1dfb      	adds	r3, r7, #7
 8001d8c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d8e:	1dfb      	adds	r3, r7, #7
 8001d90:	781b      	ldrb	r3, [r3, #0]
 8001d92:	b25b      	sxtb	r3, r3
 8001d94:	0018      	movs	r0, r3
 8001d96:	f7ff ff33 	bl	8001c00 <__NVIC_EnableIRQ>
}
 8001d9a:	46c0      	nop			@ (mov r8, r8)
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	b002      	add	sp, #8
 8001da0:	bd80      	pop	{r7, pc}

08001da2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001da2:	b580      	push	{r7, lr}
 8001da4:	b082      	sub	sp, #8
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	0018      	movs	r0, r3
 8001dae:	f7ff ffaf 	bl	8001d10 <SysTick_Config>
 8001db2:	0003      	movs	r3, r0
}
 8001db4:	0018      	movs	r0, r3
 8001db6:	46bd      	mov	sp, r7
 8001db8:	b002      	add	sp, #8
 8001dba:	bd80      	pop	{r7, pc}

08001dbc <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b082      	sub	sp, #8
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d101      	bne.n	8001dce <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001dca:	2301      	movs	r3, #1
 8001dcc:	e091      	b.n	8001ef2 <HAL_DMA_Init+0x136>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
#if defined(DMA2)
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	001a      	movs	r2, r3
 8001dd4:	4b49      	ldr	r3, [pc, #292]	@ (8001efc <HAL_DMA_Init+0x140>)
 8001dd6:	429a      	cmp	r2, r3
 8001dd8:	d810      	bhi.n	8001dfc <HAL_DMA_Init+0x40>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4a48      	ldr	r2, [pc, #288]	@ (8001f00 <HAL_DMA_Init+0x144>)
 8001de0:	4694      	mov	ip, r2
 8001de2:	4463      	add	r3, ip
 8001de4:	2114      	movs	r1, #20
 8001de6:	0018      	movs	r0, r3
 8001de8:	f7fe f9a8 	bl	800013c <__udivsi3>
 8001dec:	0003      	movs	r3, r0
 8001dee:	009a      	lsls	r2, r3, #2
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	4a43      	ldr	r2, [pc, #268]	@ (8001f04 <HAL_DMA_Init+0x148>)
 8001df8:	641a      	str	r2, [r3, #64]	@ 0x40
 8001dfa:	e00f      	b.n	8001e1c <HAL_DMA_Init+0x60>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a41      	ldr	r2, [pc, #260]	@ (8001f08 <HAL_DMA_Init+0x14c>)
 8001e02:	4694      	mov	ip, r2
 8001e04:	4463      	add	r3, ip
 8001e06:	2114      	movs	r1, #20
 8001e08:	0018      	movs	r0, r3
 8001e0a:	f7fe f997 	bl	800013c <__udivsi3>
 8001e0e:	0003      	movs	r3, r0
 8001e10:	009a      	lsls	r2, r3, #2
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	4a3c      	ldr	r2, [pc, #240]	@ (8001f0c <HAL_DMA_Init+0x150>)
 8001e1a:	641a      	str	r2, [r3, #64]	@ 0x40
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2225      	movs	r2, #37	@ 0x25
 8001e20:	2102      	movs	r1, #2
 8001e22:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4938      	ldr	r1, [pc, #224]	@ (8001f10 <HAL_DMA_Init+0x154>)
 8001e30:	400a      	ands	r2, r1
 8001e32:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	6819      	ldr	r1, [r3, #0]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	689a      	ldr	r2, [r3, #8]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	68db      	ldr	r3, [r3, #12]
 8001e42:	431a      	orrs	r2, r3
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	691b      	ldr	r3, [r3, #16]
 8001e48:	431a      	orrs	r2, r3
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	695b      	ldr	r3, [r3, #20]
 8001e4e:	431a      	orrs	r2, r3
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	699b      	ldr	r3, [r3, #24]
 8001e54:	431a      	orrs	r2, r3
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	69db      	ldr	r3, [r3, #28]
 8001e5a:	431a      	orrs	r2, r3
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6a1b      	ldr	r3, [r3, #32]
 8001e60:	431a      	orrs	r2, r3
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	430a      	orrs	r2, r1
 8001e68:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	0018      	movs	r0, r3
 8001e6e:	f000 f9dd 	bl	800222c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	689a      	ldr	r2, [r3, #8]
 8001e76:	2380      	movs	r3, #128	@ 0x80
 8001e78:	01db      	lsls	r3, r3, #7
 8001e7a:	429a      	cmp	r2, r3
 8001e7c:	d102      	bne.n	8001e84 <HAL_DMA_Init+0xc8>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2200      	movs	r2, #0
 8001e82:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	685a      	ldr	r2, [r3, #4]
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e8c:	217f      	movs	r1, #127	@ 0x7f
 8001e8e:	400a      	ands	r2, r1
 8001e90:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e96:	687a      	ldr	r2, [r7, #4]
 8001e98:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001e9a:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d011      	beq.n	8001ec8 <HAL_DMA_Init+0x10c>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	2b04      	cmp	r3, #4
 8001eaa:	d80d      	bhi.n	8001ec8 <HAL_DMA_Init+0x10c>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	0018      	movs	r0, r3
 8001eb0:	f000 fa06 	bl	80022c0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001eb8:	2200      	movs	r2, #0
 8001eba:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ec0:	687a      	ldr	r2, [r7, #4]
 8001ec2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001ec4:	605a      	str	r2, [r3, #4]
 8001ec6:	e008      	b.n	8001eda <HAL_DMA_Init+0x11e>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2200      	movs	r2, #0
 8001ecc:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2200      	movs	r2, #0
 8001ede:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2225      	movs	r2, #37	@ 0x25
 8001ee4:	2101      	movs	r1, #1
 8001ee6:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2224      	movs	r2, #36	@ 0x24
 8001eec:	2100      	movs	r1, #0
 8001eee:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001ef0:	2300      	movs	r3, #0
}
 8001ef2:	0018      	movs	r0, r3
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	b002      	add	sp, #8
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	46c0      	nop			@ (mov r8, r8)
 8001efc:	40020407 	.word	0x40020407
 8001f00:	bffdfff8 	.word	0xbffdfff8
 8001f04:	40020000 	.word	0x40020000
 8001f08:	bffdfbf8 	.word	0xbffdfbf8
 8001f0c:	40020400 	.word	0x40020400
 8001f10:	ffff800f 	.word	0xffff800f

08001f14 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b082      	sub	sp, #8
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d101      	bne.n	8001f26 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8001f22:	2301      	movs	r3, #1
 8001f24:	e04f      	b.n	8001fc6 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2225      	movs	r2, #37	@ 0x25
 8001f2a:	5c9b      	ldrb	r3, [r3, r2]
 8001f2c:	b2db      	uxtb	r3, r3
 8001f2e:	2b02      	cmp	r3, #2
 8001f30:	d008      	beq.n	8001f44 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2204      	movs	r2, #4
 8001f36:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2224      	movs	r2, #36	@ 0x24
 8001f3c:	2100      	movs	r1, #0
 8001f3e:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001f40:	2301      	movs	r3, #1
 8001f42:	e040      	b.n	8001fc6 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	210e      	movs	r1, #14
 8001f50:	438a      	bics	r2, r1
 8001f52:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f58:	681a      	ldr	r2, [r3, #0]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f5e:	491c      	ldr	r1, [pc, #112]	@ (8001fd0 <HAL_DMA_Abort+0xbc>)
 8001f60:	400a      	ands	r2, r1
 8001f62:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	2101      	movs	r1, #1
 8001f70:	438a      	bics	r2, r1
 8001f72:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f78:	221c      	movs	r2, #28
 8001f7a:	401a      	ands	r2, r3
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f80:	2101      	movs	r1, #1
 8001f82:	4091      	lsls	r1, r2
 8001f84:	000a      	movs	r2, r1
 8001f86:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f8c:	687a      	ldr	r2, [r7, #4]
 8001f8e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001f90:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d00c      	beq.n	8001fb4 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fa4:	490a      	ldr	r1, [pc, #40]	@ (8001fd0 <HAL_DMA_Abort+0xbc>)
 8001fa6:	400a      	ands	r2, r1
 8001fa8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fae:	687a      	ldr	r2, [r7, #4]
 8001fb0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001fb2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2225      	movs	r2, #37	@ 0x25
 8001fb8:	2101      	movs	r1, #1
 8001fba:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2224      	movs	r2, #36	@ 0x24
 8001fc0:	2100      	movs	r1, #0
 8001fc2:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8001fc4:	2300      	movs	r3, #0
}
 8001fc6:	0018      	movs	r0, r3
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	b002      	add	sp, #8
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	46c0      	nop			@ (mov r8, r8)
 8001fd0:	fffffeff 	.word	0xfffffeff

08001fd4 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001fdc:	210f      	movs	r1, #15
 8001fde:	187b      	adds	r3, r7, r1
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2225      	movs	r2, #37	@ 0x25
 8001fe8:	5c9b      	ldrb	r3, [r3, r2]
 8001fea:	b2db      	uxtb	r3, r3
 8001fec:	2b02      	cmp	r3, #2
 8001fee:	d006      	beq.n	8001ffe <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2204      	movs	r2, #4
 8001ff4:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001ff6:	187b      	adds	r3, r7, r1
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	701a      	strb	r2, [r3, #0]
 8001ffc:	e048      	b.n	8002090 <HAL_DMA_Abort_IT+0xbc>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	210e      	movs	r1, #14
 800200a:	438a      	bics	r2, r1
 800200c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	2101      	movs	r1, #1
 800201a:	438a      	bics	r2, r1
 800201c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002022:	681a      	ldr	r2, [r3, #0]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002028:	491d      	ldr	r1, [pc, #116]	@ (80020a0 <HAL_DMA_Abort_IT+0xcc>)
 800202a:	400a      	ands	r2, r1
 800202c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002032:	221c      	movs	r2, #28
 8002034:	401a      	ands	r2, r3
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800203a:	2101      	movs	r1, #1
 800203c:	4091      	lsls	r1, r2
 800203e:	000a      	movs	r2, r1
 8002040:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002046:	687a      	ldr	r2, [r7, #4]
 8002048:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800204a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002050:	2b00      	cmp	r3, #0
 8002052:	d00c      	beq.n	800206e <HAL_DMA_Abort_IT+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800205e:	4910      	ldr	r1, [pc, #64]	@ (80020a0 <HAL_DMA_Abort_IT+0xcc>)
 8002060:	400a      	ands	r2, r1
 8002062:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002068:	687a      	ldr	r2, [r7, #4]
 800206a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800206c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2225      	movs	r2, #37	@ 0x25
 8002072:	2101      	movs	r1, #1
 8002074:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2224      	movs	r2, #36	@ 0x24
 800207a:	2100      	movs	r1, #0
 800207c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002082:	2b00      	cmp	r3, #0
 8002084:	d004      	beq.n	8002090 <HAL_DMA_Abort_IT+0xbc>
    {
      hdma->XferAbortCallback(hdma);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800208a:	687a      	ldr	r2, [r7, #4]
 800208c:	0010      	movs	r0, r2
 800208e:	4798      	blx	r3
    }
  }
  return status;
 8002090:	230f      	movs	r3, #15
 8002092:	18fb      	adds	r3, r7, r3
 8002094:	781b      	ldrb	r3, [r3, #0]
}
 8002096:	0018      	movs	r0, r3
 8002098:	46bd      	mov	sp, r7
 800209a:	b004      	add	sp, #16
 800209c:	bd80      	pop	{r7, pc}
 800209e:	46c0      	nop			@ (mov r8, r8)
 80020a0:	fffffeff 	.word	0xfffffeff

080020a4 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b084      	sub	sp, #16
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	60fb      	str	r3, [r7, #12]
#else
  uint32_t flag_it = DMA1->ISR;
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020c0:	221c      	movs	r2, #28
 80020c2:	4013      	ands	r3, r2
 80020c4:	2204      	movs	r2, #4
 80020c6:	409a      	lsls	r2, r3
 80020c8:	0013      	movs	r3, r2
 80020ca:	68fa      	ldr	r2, [r7, #12]
 80020cc:	4013      	ands	r3, r2
 80020ce:	d026      	beq.n	800211e <HAL_DMA_IRQHandler+0x7a>
 80020d0:	68bb      	ldr	r3, [r7, #8]
 80020d2:	2204      	movs	r2, #4
 80020d4:	4013      	ands	r3, r2
 80020d6:	d022      	beq.n	800211e <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	2220      	movs	r2, #32
 80020e0:	4013      	ands	r3, r2
 80020e2:	d107      	bne.n	80020f4 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	681a      	ldr	r2, [r3, #0]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	2104      	movs	r1, #4
 80020f0:	438a      	bics	r2, r1
 80020f2:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020f8:	221c      	movs	r2, #28
 80020fa:	401a      	ands	r2, r3
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002100:	2104      	movs	r1, #4
 8002102:	4091      	lsls	r1, r2
 8002104:	000a      	movs	r2, r1
 8002106:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800210c:	2b00      	cmp	r3, #0
 800210e:	d100      	bne.n	8002112 <HAL_DMA_IRQHandler+0x6e>
 8002110:	e080      	b.n	8002214 <HAL_DMA_IRQHandler+0x170>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002116:	687a      	ldr	r2, [r7, #4]
 8002118:	0010      	movs	r0, r2
 800211a:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 800211c:	e07a      	b.n	8002214 <HAL_DMA_IRQHandler+0x170>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002122:	221c      	movs	r2, #28
 8002124:	4013      	ands	r3, r2
 8002126:	2202      	movs	r2, #2
 8002128:	409a      	lsls	r2, r3
 800212a:	0013      	movs	r3, r2
 800212c:	68fa      	ldr	r2, [r7, #12]
 800212e:	4013      	ands	r3, r2
 8002130:	d03c      	beq.n	80021ac <HAL_DMA_IRQHandler+0x108>
 8002132:	68bb      	ldr	r3, [r7, #8]
 8002134:	2202      	movs	r2, #2
 8002136:	4013      	ands	r3, r2
 8002138:	d038      	beq.n	80021ac <HAL_DMA_IRQHandler+0x108>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	2220      	movs	r2, #32
 8002142:	4013      	ands	r3, r2
 8002144:	d10b      	bne.n	800215e <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	210a      	movs	r1, #10
 8002152:	438a      	bics	r2, r1
 8002154:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2225      	movs	r2, #37	@ 0x25
 800215a:	2101      	movs	r1, #1
 800215c:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	001a      	movs	r2, r3
 8002164:	4b2e      	ldr	r3, [pc, #184]	@ (8002220 <HAL_DMA_IRQHandler+0x17c>)
 8002166:	429a      	cmp	r2, r3
 8002168:	d909      	bls.n	800217e <HAL_DMA_IRQHandler+0xda>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800216e:	221c      	movs	r2, #28
 8002170:	401a      	ands	r2, r3
 8002172:	4b2c      	ldr	r3, [pc, #176]	@ (8002224 <HAL_DMA_IRQHandler+0x180>)
 8002174:	2102      	movs	r1, #2
 8002176:	4091      	lsls	r1, r2
 8002178:	000a      	movs	r2, r1
 800217a:	605a      	str	r2, [r3, #4]
 800217c:	e008      	b.n	8002190 <HAL_DMA_IRQHandler+0xec>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002182:	221c      	movs	r2, #28
 8002184:	401a      	ands	r2, r3
 8002186:	4b28      	ldr	r3, [pc, #160]	@ (8002228 <HAL_DMA_IRQHandler+0x184>)
 8002188:	2102      	movs	r1, #2
 800218a:	4091      	lsls	r1, r2
 800218c:	000a      	movs	r2, r1
 800218e:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2224      	movs	r2, #36	@ 0x24
 8002194:	2100      	movs	r1, #0
 8002196:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800219c:	2b00      	cmp	r3, #0
 800219e:	d039      	beq.n	8002214 <HAL_DMA_IRQHandler+0x170>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021a4:	687a      	ldr	r2, [r7, #4]
 80021a6:	0010      	movs	r0, r2
 80021a8:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 80021aa:	e033      	b.n	8002214 <HAL_DMA_IRQHandler+0x170>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021b0:	221c      	movs	r2, #28
 80021b2:	4013      	ands	r3, r2
 80021b4:	2208      	movs	r2, #8
 80021b6:	409a      	lsls	r2, r3
 80021b8:	0013      	movs	r3, r2
 80021ba:	68fa      	ldr	r2, [r7, #12]
 80021bc:	4013      	ands	r3, r2
 80021be:	d02a      	beq.n	8002216 <HAL_DMA_IRQHandler+0x172>
 80021c0:	68bb      	ldr	r3, [r7, #8]
 80021c2:	2208      	movs	r2, #8
 80021c4:	4013      	ands	r3, r2
 80021c6:	d026      	beq.n	8002216 <HAL_DMA_IRQHandler+0x172>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	681a      	ldr	r2, [r3, #0]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	210e      	movs	r1, #14
 80021d4:	438a      	bics	r2, r1
 80021d6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021dc:	221c      	movs	r2, #28
 80021de:	401a      	ands	r2, r3
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021e4:	2101      	movs	r1, #1
 80021e6:	4091      	lsls	r1, r2
 80021e8:	000a      	movs	r2, r1
 80021ea:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2201      	movs	r2, #1
 80021f0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2225      	movs	r2, #37	@ 0x25
 80021f6:	2101      	movs	r1, #1
 80021f8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2224      	movs	r2, #36	@ 0x24
 80021fe:	2100      	movs	r1, #0
 8002200:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002206:	2b00      	cmp	r3, #0
 8002208:	d005      	beq.n	8002216 <HAL_DMA_IRQHandler+0x172>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	0010      	movs	r0, r2
 8002212:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002214:	46c0      	nop			@ (mov r8, r8)
 8002216:	46c0      	nop			@ (mov r8, r8)
}
 8002218:	46bd      	mov	sp, r7
 800221a:	b004      	add	sp, #16
 800221c:	bd80      	pop	{r7, pc}
 800221e:	46c0      	nop			@ (mov r8, r8)
 8002220:	40020080 	.word	0x40020080
 8002224:	40020400 	.word	0x40020400
 8002228:	40020000 	.word	0x40020000

0800222c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b084      	sub	sp, #16
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

#if defined(DMA2)
  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	001a      	movs	r2, r3
 800223a:	4b1d      	ldr	r3, [pc, #116]	@ (80022b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 800223c:	429a      	cmp	r2, r3
 800223e:	d814      	bhi.n	800226a <DMA_CalcDMAMUXChannelBaseAndMask+0x3e>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002244:	089b      	lsrs	r3, r3, #2
 8002246:	009b      	lsls	r3, r3, #2
 8002248:	4a1a      	ldr	r2, [pc, #104]	@ (80022b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 800224a:	189a      	adds	r2, r3, r2
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	001a      	movs	r2, r3
 8002256:	23ff      	movs	r3, #255	@ 0xff
 8002258:	4013      	ands	r3, r2
 800225a:	3b08      	subs	r3, #8
 800225c:	2114      	movs	r1, #20
 800225e:	0018      	movs	r0, r3
 8002260:	f7fd ff6c 	bl	800013c <__udivsi3>
 8002264:	0003      	movs	r3, r0
 8002266:	60fb      	str	r3, [r7, #12]
 8002268:	e014      	b.n	8002294 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800226e:	089b      	lsrs	r3, r3, #2
 8002270:	009b      	lsls	r3, r3, #2
 8002272:	4a11      	ldr	r2, [pc, #68]	@ (80022b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8002274:	189a      	adds	r2, r3, r2
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	001a      	movs	r2, r3
 8002280:	23ff      	movs	r3, #255	@ 0xff
 8002282:	4013      	ands	r3, r2
 8002284:	3b08      	subs	r3, #8
 8002286:	2114      	movs	r1, #20
 8002288:	0018      	movs	r0, r3
 800228a:	f7fd ff57 	bl	800013c <__udivsi3>
 800228e:	0003      	movs	r3, r0
 8002290:	3307      	adds	r3, #7
 8002292:	60fb      	str	r3, [r7, #12]
  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	4a09      	ldr	r2, [pc, #36]	@ (80022bc <DMA_CalcDMAMUXChannelBaseAndMask+0x90>)
 8002298:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	221f      	movs	r2, #31
 800229e:	4013      	ands	r3, r2
 80022a0:	2201      	movs	r2, #1
 80022a2:	409a      	lsls	r2, r3
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80022a8:	46c0      	nop			@ (mov r8, r8)
 80022aa:	46bd      	mov	sp, r7
 80022ac:	b004      	add	sp, #16
 80022ae:	bd80      	pop	{r7, pc}
 80022b0:	40020407 	.word	0x40020407
 80022b4:	40020800 	.word	0x40020800
 80022b8:	4002081c 	.word	0x4002081c
 80022bc:	40020880 	.word	0x40020880

080022c0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b084      	sub	sp, #16
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	227f      	movs	r2, #127	@ 0x7f
 80022ce:	4013      	ands	r3, r2
 80022d0:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	4a0a      	ldr	r2, [pc, #40]	@ (8002300 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80022d6:	4694      	mov	ip, r2
 80022d8:	4463      	add	r3, ip
 80022da:	009b      	lsls	r3, r3, #2
 80022dc:	001a      	movs	r2, r3
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	4a07      	ldr	r2, [pc, #28]	@ (8002304 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80022e6:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	3b01      	subs	r3, #1
 80022ec:	2203      	movs	r2, #3
 80022ee:	4013      	ands	r3, r2
 80022f0:	2201      	movs	r2, #1
 80022f2:	409a      	lsls	r2, r3
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80022f8:	46c0      	nop			@ (mov r8, r8)
 80022fa:	46bd      	mov	sp, r7
 80022fc:	b004      	add	sp, #16
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	1000823f 	.word	0x1000823f
 8002304:	40020940 	.word	0x40020940

08002308 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b084      	sub	sp, #16
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d101      	bne.n	800231a <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	e14e      	b.n	80025b8 <HAL_FDCAN_Init+0x2b0>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	225c      	movs	r2, #92	@ 0x5c
 800231e:	5c9b      	ldrb	r3, [r3, r2]
 8002320:	b2db      	uxtb	r3, r3
 8002322:	2b00      	cmp	r3, #0
 8002324:	d107      	bne.n	8002336 <HAL_FDCAN_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	225d      	movs	r2, #93	@ 0x5d
 800232a:	2100      	movs	r1, #0
 800232c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	0018      	movs	r0, r3
 8002332:	f7fe ffd5 	bl	80012e0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	699a      	ldr	r2, [r3, #24]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	2110      	movs	r1, #16
 8002342:	438a      	bics	r2, r1
 8002344:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002346:	f7ff fc17 	bl	8001b78 <HAL_GetTick>
 800234a:	0003      	movs	r3, r0
 800234c:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800234e:	e012      	b.n	8002376 <HAL_FDCAN_Init+0x6e>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002350:	f7ff fc12 	bl	8001b78 <HAL_GetTick>
 8002354:	0002      	movs	r2, r0
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	1ad3      	subs	r3, r2, r3
 800235a:	2b0a      	cmp	r3, #10
 800235c:	d90b      	bls.n	8002376 <HAL_FDCAN_Init+0x6e>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002362:	2201      	movs	r2, #1
 8002364:	431a      	orrs	r2, r3
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	225c      	movs	r2, #92	@ 0x5c
 800236e:	2103      	movs	r1, #3
 8002370:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e120      	b.n	80025b8 <HAL_FDCAN_Init+0x2b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	699b      	ldr	r3, [r3, #24]
 800237c:	2208      	movs	r2, #8
 800237e:	4013      	ands	r3, r2
 8002380:	2b08      	cmp	r3, #8
 8002382:	d0e5      	beq.n	8002350 <HAL_FDCAN_Init+0x48>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	699a      	ldr	r2, [r3, #24]
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	2101      	movs	r1, #1
 8002390:	430a      	orrs	r2, r1
 8002392:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002394:	f7ff fbf0 	bl	8001b78 <HAL_GetTick>
 8002398:	0003      	movs	r3, r0
 800239a:	60fb      	str	r3, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800239c:	e012      	b.n	80023c4 <HAL_FDCAN_Init+0xbc>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800239e:	f7ff fbeb 	bl	8001b78 <HAL_GetTick>
 80023a2:	0002      	movs	r2, r0
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	1ad3      	subs	r3, r2, r3
 80023a8:	2b0a      	cmp	r3, #10
 80023aa:	d90b      	bls.n	80023c4 <HAL_FDCAN_Init+0xbc>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023b0:	2201      	movs	r2, #1
 80023b2:	431a      	orrs	r2, r3
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	225c      	movs	r2, #92	@ 0x5c
 80023bc:	2103      	movs	r1, #3
 80023be:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80023c0:	2301      	movs	r3, #1
 80023c2:	e0f9      	b.n	80025b8 <HAL_FDCAN_Init+0x2b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	699b      	ldr	r3, [r3, #24]
 80023ca:	2201      	movs	r2, #1
 80023cc:	4013      	ands	r3, r2
 80023ce:	d0e6      	beq.n	800239e <HAL_FDCAN_Init+0x96>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	699a      	ldr	r2, [r3, #24]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	2102      	movs	r1, #2
 80023dc:	430a      	orrs	r2, r1
 80023de:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a76      	ldr	r2, [pc, #472]	@ (80025c0 <HAL_FDCAN_Init+0x2b8>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d103      	bne.n	80023f2 <HAL_FDCAN_Init+0xea>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80023ea:	4a76      	ldr	r2, [pc, #472]	@ (80025c4 <HAL_FDCAN_Init+0x2bc>)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	7c1b      	ldrb	r3, [r3, #16]
 80023f6:	2b01      	cmp	r3, #1
 80023f8:	d108      	bne.n	800240c <HAL_FDCAN_Init+0x104>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	699a      	ldr	r2, [r3, #24]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	2140      	movs	r1, #64	@ 0x40
 8002406:	438a      	bics	r2, r1
 8002408:	619a      	str	r2, [r3, #24]
 800240a:	e007      	b.n	800241c <HAL_FDCAN_Init+0x114>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	699a      	ldr	r2, [r3, #24]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	2140      	movs	r1, #64	@ 0x40
 8002418:	430a      	orrs	r2, r1
 800241a:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	7c5b      	ldrb	r3, [r3, #17]
 8002420:	2b01      	cmp	r3, #1
 8002422:	d109      	bne.n	8002438 <HAL_FDCAN_Init+0x130>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	699a      	ldr	r2, [r3, #24]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	2180      	movs	r1, #128	@ 0x80
 8002430:	01c9      	lsls	r1, r1, #7
 8002432:	430a      	orrs	r2, r1
 8002434:	619a      	str	r2, [r3, #24]
 8002436:	e007      	b.n	8002448 <HAL_FDCAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	699a      	ldr	r2, [r3, #24]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4961      	ldr	r1, [pc, #388]	@ (80025c8 <HAL_FDCAN_Init+0x2c0>)
 8002444:	400a      	ands	r2, r1
 8002446:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	7c9b      	ldrb	r3, [r3, #18]
 800244c:	2b01      	cmp	r3, #1
 800244e:	d108      	bne.n	8002462 <HAL_FDCAN_Init+0x15a>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	699a      	ldr	r2, [r3, #24]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	495c      	ldr	r1, [pc, #368]	@ (80025cc <HAL_FDCAN_Init+0x2c4>)
 800245c:	400a      	ands	r2, r1
 800245e:	619a      	str	r2, [r3, #24]
 8002460:	e008      	b.n	8002474 <HAL_FDCAN_Init+0x16c>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	699a      	ldr	r2, [r3, #24]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	2180      	movs	r1, #128	@ 0x80
 800246e:	0149      	lsls	r1, r1, #5
 8002470:	430a      	orrs	r2, r1
 8002472:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	699b      	ldr	r3, [r3, #24]
 800247a:	4a55      	ldr	r2, [pc, #340]	@ (80025d0 <HAL_FDCAN_Init+0x2c8>)
 800247c:	4013      	ands	r3, r2
 800247e:	0019      	movs	r1, r3
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	689a      	ldr	r2, [r3, #8]
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	430a      	orrs	r2, r1
 800248a:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	699a      	ldr	r2, [r3, #24]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	21a4      	movs	r1, #164	@ 0xa4
 8002498:	438a      	bics	r2, r1
 800249a:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	691a      	ldr	r2, [r3, #16]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	2110      	movs	r1, #16
 80024a8:	438a      	bics	r2, r1
 80024aa:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	2b01      	cmp	r3, #1
 80024b2:	d108      	bne.n	80024c6 <HAL_FDCAN_Init+0x1be>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	699a      	ldr	r2, [r3, #24]
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	2104      	movs	r1, #4
 80024c0:	430a      	orrs	r2, r1
 80024c2:	619a      	str	r2, [r3, #24]
 80024c4:	e02c      	b.n	8002520 <HAL_FDCAN_Init+0x218>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	68db      	ldr	r3, [r3, #12]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d028      	beq.n	8002520 <HAL_FDCAN_Init+0x218>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	68db      	ldr	r3, [r3, #12]
 80024d2:	2b02      	cmp	r3, #2
 80024d4:	d01c      	beq.n	8002510 <HAL_FDCAN_Init+0x208>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	699a      	ldr	r2, [r3, #24]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	2180      	movs	r1, #128	@ 0x80
 80024e2:	430a      	orrs	r2, r1
 80024e4:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	691a      	ldr	r2, [r3, #16]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	2110      	movs	r1, #16
 80024f2:	430a      	orrs	r2, r1
 80024f4:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	68db      	ldr	r3, [r3, #12]
 80024fa:	2b03      	cmp	r3, #3
 80024fc:	d110      	bne.n	8002520 <HAL_FDCAN_Init+0x218>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	699a      	ldr	r2, [r3, #24]
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	2120      	movs	r1, #32
 800250a:	430a      	orrs	r2, r1
 800250c:	619a      	str	r2, [r3, #24]
 800250e:	e007      	b.n	8002520 <HAL_FDCAN_Init+0x218>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	699a      	ldr	r2, [r3, #24]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	2120      	movs	r1, #32
 800251c:	430a      	orrs	r2, r1
 800251e:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	699b      	ldr	r3, [r3, #24]
 8002524:	3b01      	subs	r3, #1
 8002526:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	69db      	ldr	r3, [r3, #28]
 800252c:	3b01      	subs	r3, #1
 800252e:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002530:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6a1b      	ldr	r3, [r3, #32]
 8002536:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002538:	431a      	orrs	r2, r3
 800253a:	0011      	movs	r1, r2
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	695b      	ldr	r3, [r3, #20]
 8002540:	3b01      	subs	r3, #1
 8002542:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002548:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800254a:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	689a      	ldr	r2, [r3, #8]
 8002550:	23c0      	movs	r3, #192	@ 0xc0
 8002552:	009b      	lsls	r3, r3, #2
 8002554:	429a      	cmp	r2, r3
 8002556:	d115      	bne.n	8002584 <HAL_FDCAN_Init+0x27c>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800255c:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002562:	3b01      	subs	r3, #1
 8002564:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002566:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800256c:	3b01      	subs	r3, #1
 800256e:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002570:	431a      	orrs	r2, r3
 8002572:	0011      	movs	r1, r2
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002578:	3b01      	subs	r3, #1
 800257a:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002580:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002582:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	22c0      	movs	r2, #192	@ 0xc0
 800258a:	5899      	ldr	r1, [r3, r2]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	430a      	orrs	r2, r1
 8002596:	21c0      	movs	r1, #192	@ 0xc0
 8002598:	505a      	str	r2, [r3, r1]

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	0018      	movs	r0, r3
 800259e:	f000 f819 	bl	80025d4 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2200      	movs	r2, #0
 80025a6:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2200      	movs	r2, #0
 80025ac:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	225c      	movs	r2, #92	@ 0x5c
 80025b2:	2101      	movs	r1, #1
 80025b4:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80025b6:	2300      	movs	r3, #0
}
 80025b8:	0018      	movs	r0, r3
 80025ba:	46bd      	mov	sp, r7
 80025bc:	b004      	add	sp, #16
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	40006400 	.word	0x40006400
 80025c4:	40006500 	.word	0x40006500
 80025c8:	ffffbfff 	.word	0xffffbfff
 80025cc:	ffffefff 	.word	0xffffefff
 80025d0:	fffffcff 	.word	0xfffffcff

080025d4 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b084      	sub	sp, #16
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80025dc:	4b2f      	ldr	r3, [pc, #188]	@ (800269c <FDCAN_CalcultateRamBlockAddresses+0xc8>)
 80025de:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a2e      	ldr	r2, [pc, #184]	@ (80026a0 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d105      	bne.n	80025f6 <FDCAN_CalcultateRamBlockAddresses+0x22>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	22d4      	movs	r2, #212	@ 0xd4
 80025ee:	0092      	lsls	r2, r2, #2
 80025f0:	4694      	mov	ip, r2
 80025f2:	4463      	add	r3, ip
 80025f4:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	68ba      	ldr	r2, [r7, #8]
 80025fa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	2280      	movs	r2, #128	@ 0x80
 8002602:	589b      	ldr	r3, [r3, r2]
 8002604:	4a27      	ldr	r2, [pc, #156]	@ (80026a4 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 8002606:	4013      	ands	r3, r2
 8002608:	0019      	movs	r1, r3
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800260e:	041a      	lsls	r2, r3, #16
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	430a      	orrs	r2, r1
 8002616:	2180      	movs	r1, #128	@ 0x80
 8002618:	505a      	str	r2, [r3, r1]

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800261a:	68bb      	ldr	r3, [r7, #8]
 800261c:	3370      	adds	r3, #112	@ 0x70
 800261e:	001a      	movs	r2, r3
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	2280      	movs	r2, #128	@ 0x80
 800262a:	589b      	ldr	r3, [r3, r2]
 800262c:	4a1e      	ldr	r2, [pc, #120]	@ (80026a8 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 800262e:	4013      	ands	r3, r2
 8002630:	0019      	movs	r1, r3
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002636:	061a      	lsls	r2, r3, #24
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	430a      	orrs	r2, r1
 800263e:	2180      	movs	r1, #128	@ 0x80
 8002640:	505a      	str	r2, [r3, r1]

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	33b0      	adds	r3, #176	@ 0xb0
 8002646:	001a      	movs	r2, r3
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	3389      	adds	r3, #137	@ 0x89
 8002650:	33ff      	adds	r3, #255	@ 0xff
 8002652:	001a      	movs	r2, r3
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	2298      	movs	r2, #152	@ 0x98
 800265c:	0092      	lsls	r2, r2, #2
 800265e:	189a      	adds	r2, r3, r2
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	229e      	movs	r2, #158	@ 0x9e
 8002668:	0092      	lsls	r2, r2, #2
 800266a:	189a      	adds	r2, r3, r2
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8002670:	68bb      	ldr	r3, [r7, #8]
 8002672:	60fb      	str	r3, [r7, #12]
 8002674:	e005      	b.n	8002682 <FDCAN_CalcultateRamBlockAddresses+0xae>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	2200      	movs	r2, #0
 800267a:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	3304      	adds	r3, #4
 8002680:	60fb      	str	r3, [r7, #12]
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	22d4      	movs	r2, #212	@ 0xd4
 8002686:	0092      	lsls	r2, r2, #2
 8002688:	4694      	mov	ip, r2
 800268a:	4463      	add	r3, ip
 800268c:	68fa      	ldr	r2, [r7, #12]
 800268e:	429a      	cmp	r2, r3
 8002690:	d3f1      	bcc.n	8002676 <FDCAN_CalcultateRamBlockAddresses+0xa2>
  }
}
 8002692:	46c0      	nop			@ (mov r8, r8)
 8002694:	46c0      	nop			@ (mov r8, r8)
 8002696:	46bd      	mov	sp, r7
 8002698:	b004      	add	sp, #16
 800269a:	bd80      	pop	{r7, pc}
 800269c:	4000b400 	.word	0x4000b400
 80026a0:	40006800 	.word	0x40006800
 80026a4:	ffe0ffff 	.word	0xffe0ffff
 80026a8:	f0ffffff 	.word	0xf0ffffff

080026ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b086      	sub	sp, #24
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
 80026b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80026b6:	2300      	movs	r3, #0
 80026b8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026ba:	e14d      	b.n	8002958 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	2101      	movs	r1, #1
 80026c2:	697a      	ldr	r2, [r7, #20]
 80026c4:	4091      	lsls	r1, r2
 80026c6:	000a      	movs	r2, r1
 80026c8:	4013      	ands	r3, r2
 80026ca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d100      	bne.n	80026d4 <HAL_GPIO_Init+0x28>
 80026d2:	e13e      	b.n	8002952 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	2203      	movs	r2, #3
 80026da:	4013      	ands	r3, r2
 80026dc:	2b01      	cmp	r3, #1
 80026de:	d005      	beq.n	80026ec <HAL_GPIO_Init+0x40>
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	2203      	movs	r2, #3
 80026e6:	4013      	ands	r3, r2
 80026e8:	2b02      	cmp	r3, #2
 80026ea:	d130      	bne.n	800274e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	689b      	ldr	r3, [r3, #8]
 80026f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	005b      	lsls	r3, r3, #1
 80026f6:	2203      	movs	r2, #3
 80026f8:	409a      	lsls	r2, r3
 80026fa:	0013      	movs	r3, r2
 80026fc:	43da      	mvns	r2, r3
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	4013      	ands	r3, r2
 8002702:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	68da      	ldr	r2, [r3, #12]
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	005b      	lsls	r3, r3, #1
 800270c:	409a      	lsls	r2, r3
 800270e:	0013      	movs	r3, r2
 8002710:	693a      	ldr	r2, [r7, #16]
 8002712:	4313      	orrs	r3, r2
 8002714:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	693a      	ldr	r2, [r7, #16]
 800271a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002722:	2201      	movs	r2, #1
 8002724:	697b      	ldr	r3, [r7, #20]
 8002726:	409a      	lsls	r2, r3
 8002728:	0013      	movs	r3, r2
 800272a:	43da      	mvns	r2, r3
 800272c:	693b      	ldr	r3, [r7, #16]
 800272e:	4013      	ands	r3, r2
 8002730:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	091b      	lsrs	r3, r3, #4
 8002738:	2201      	movs	r2, #1
 800273a:	401a      	ands	r2, r3
 800273c:	697b      	ldr	r3, [r7, #20]
 800273e:	409a      	lsls	r2, r3
 8002740:	0013      	movs	r3, r2
 8002742:	693a      	ldr	r2, [r7, #16]
 8002744:	4313      	orrs	r3, r2
 8002746:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	693a      	ldr	r2, [r7, #16]
 800274c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	2203      	movs	r2, #3
 8002754:	4013      	ands	r3, r2
 8002756:	2b03      	cmp	r3, #3
 8002758:	d017      	beq.n	800278a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	68db      	ldr	r3, [r3, #12]
 800275e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	005b      	lsls	r3, r3, #1
 8002764:	2203      	movs	r2, #3
 8002766:	409a      	lsls	r2, r3
 8002768:	0013      	movs	r3, r2
 800276a:	43da      	mvns	r2, r3
 800276c:	693b      	ldr	r3, [r7, #16]
 800276e:	4013      	ands	r3, r2
 8002770:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	689a      	ldr	r2, [r3, #8]
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	005b      	lsls	r3, r3, #1
 800277a:	409a      	lsls	r2, r3
 800277c:	0013      	movs	r3, r2
 800277e:	693a      	ldr	r2, [r7, #16]
 8002780:	4313      	orrs	r3, r2
 8002782:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	693a      	ldr	r2, [r7, #16]
 8002788:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	2203      	movs	r2, #3
 8002790:	4013      	ands	r3, r2
 8002792:	2b02      	cmp	r3, #2
 8002794:	d123      	bne.n	80027de <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	08da      	lsrs	r2, r3, #3
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	3208      	adds	r2, #8
 800279e:	0092      	lsls	r2, r2, #2
 80027a0:	58d3      	ldr	r3, [r2, r3]
 80027a2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	2207      	movs	r2, #7
 80027a8:	4013      	ands	r3, r2
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	220f      	movs	r2, #15
 80027ae:	409a      	lsls	r2, r3
 80027b0:	0013      	movs	r3, r2
 80027b2:	43da      	mvns	r2, r3
 80027b4:	693b      	ldr	r3, [r7, #16]
 80027b6:	4013      	ands	r3, r2
 80027b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	691a      	ldr	r2, [r3, #16]
 80027be:	697b      	ldr	r3, [r7, #20]
 80027c0:	2107      	movs	r1, #7
 80027c2:	400b      	ands	r3, r1
 80027c4:	009b      	lsls	r3, r3, #2
 80027c6:	409a      	lsls	r2, r3
 80027c8:	0013      	movs	r3, r2
 80027ca:	693a      	ldr	r2, [r7, #16]
 80027cc:	4313      	orrs	r3, r2
 80027ce:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	08da      	lsrs	r2, r3, #3
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	3208      	adds	r2, #8
 80027d8:	0092      	lsls	r2, r2, #2
 80027da:	6939      	ldr	r1, [r7, #16]
 80027dc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	005b      	lsls	r3, r3, #1
 80027e8:	2203      	movs	r2, #3
 80027ea:	409a      	lsls	r2, r3
 80027ec:	0013      	movs	r3, r2
 80027ee:	43da      	mvns	r2, r3
 80027f0:	693b      	ldr	r3, [r7, #16]
 80027f2:	4013      	ands	r3, r2
 80027f4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	2203      	movs	r2, #3
 80027fc:	401a      	ands	r2, r3
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	005b      	lsls	r3, r3, #1
 8002802:	409a      	lsls	r2, r3
 8002804:	0013      	movs	r3, r2
 8002806:	693a      	ldr	r2, [r7, #16]
 8002808:	4313      	orrs	r3, r2
 800280a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	693a      	ldr	r2, [r7, #16]
 8002810:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	685a      	ldr	r2, [r3, #4]
 8002816:	23c0      	movs	r3, #192	@ 0xc0
 8002818:	029b      	lsls	r3, r3, #10
 800281a:	4013      	ands	r3, r2
 800281c:	d100      	bne.n	8002820 <HAL_GPIO_Init+0x174>
 800281e:	e098      	b.n	8002952 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002820:	4a53      	ldr	r2, [pc, #332]	@ (8002970 <HAL_GPIO_Init+0x2c4>)
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	089b      	lsrs	r3, r3, #2
 8002826:	3318      	adds	r3, #24
 8002828:	009b      	lsls	r3, r3, #2
 800282a:	589b      	ldr	r3, [r3, r2]
 800282c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	2203      	movs	r2, #3
 8002832:	4013      	ands	r3, r2
 8002834:	00db      	lsls	r3, r3, #3
 8002836:	220f      	movs	r2, #15
 8002838:	409a      	lsls	r2, r3
 800283a:	0013      	movs	r3, r2
 800283c:	43da      	mvns	r2, r3
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	4013      	ands	r3, r2
 8002842:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002844:	687a      	ldr	r2, [r7, #4]
 8002846:	23a0      	movs	r3, #160	@ 0xa0
 8002848:	05db      	lsls	r3, r3, #23
 800284a:	429a      	cmp	r2, r3
 800284c:	d019      	beq.n	8002882 <HAL_GPIO_Init+0x1d6>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	4a48      	ldr	r2, [pc, #288]	@ (8002974 <HAL_GPIO_Init+0x2c8>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d013      	beq.n	800287e <HAL_GPIO_Init+0x1d2>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	4a47      	ldr	r2, [pc, #284]	@ (8002978 <HAL_GPIO_Init+0x2cc>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d00d      	beq.n	800287a <HAL_GPIO_Init+0x1ce>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	4a46      	ldr	r2, [pc, #280]	@ (800297c <HAL_GPIO_Init+0x2d0>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d007      	beq.n	8002876 <HAL_GPIO_Init+0x1ca>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	4a45      	ldr	r2, [pc, #276]	@ (8002980 <HAL_GPIO_Init+0x2d4>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d101      	bne.n	8002872 <HAL_GPIO_Init+0x1c6>
 800286e:	2304      	movs	r3, #4
 8002870:	e008      	b.n	8002884 <HAL_GPIO_Init+0x1d8>
 8002872:	2305      	movs	r3, #5
 8002874:	e006      	b.n	8002884 <HAL_GPIO_Init+0x1d8>
 8002876:	2303      	movs	r3, #3
 8002878:	e004      	b.n	8002884 <HAL_GPIO_Init+0x1d8>
 800287a:	2302      	movs	r3, #2
 800287c:	e002      	b.n	8002884 <HAL_GPIO_Init+0x1d8>
 800287e:	2301      	movs	r3, #1
 8002880:	e000      	b.n	8002884 <HAL_GPIO_Init+0x1d8>
 8002882:	2300      	movs	r3, #0
 8002884:	697a      	ldr	r2, [r7, #20]
 8002886:	2103      	movs	r1, #3
 8002888:	400a      	ands	r2, r1
 800288a:	00d2      	lsls	r2, r2, #3
 800288c:	4093      	lsls	r3, r2
 800288e:	693a      	ldr	r2, [r7, #16]
 8002890:	4313      	orrs	r3, r2
 8002892:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8002894:	4936      	ldr	r1, [pc, #216]	@ (8002970 <HAL_GPIO_Init+0x2c4>)
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	089b      	lsrs	r3, r3, #2
 800289a:	3318      	adds	r3, #24
 800289c:	009b      	lsls	r3, r3, #2
 800289e:	693a      	ldr	r2, [r7, #16]
 80028a0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80028a2:	4b33      	ldr	r3, [pc, #204]	@ (8002970 <HAL_GPIO_Init+0x2c4>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	43da      	mvns	r2, r3
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	4013      	ands	r3, r2
 80028b0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	685a      	ldr	r2, [r3, #4]
 80028b6:	2380      	movs	r3, #128	@ 0x80
 80028b8:	035b      	lsls	r3, r3, #13
 80028ba:	4013      	ands	r3, r2
 80028bc:	d003      	beq.n	80028c6 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 80028be:	693a      	ldr	r2, [r7, #16]
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	4313      	orrs	r3, r2
 80028c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80028c6:	4b2a      	ldr	r3, [pc, #168]	@ (8002970 <HAL_GPIO_Init+0x2c4>)
 80028c8:	693a      	ldr	r2, [r7, #16]
 80028ca:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80028cc:	4b28      	ldr	r3, [pc, #160]	@ (8002970 <HAL_GPIO_Init+0x2c4>)
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	43da      	mvns	r2, r3
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	4013      	ands	r3, r2
 80028da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	685a      	ldr	r2, [r3, #4]
 80028e0:	2380      	movs	r3, #128	@ 0x80
 80028e2:	039b      	lsls	r3, r3, #14
 80028e4:	4013      	ands	r3, r2
 80028e6:	d003      	beq.n	80028f0 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 80028e8:	693a      	ldr	r2, [r7, #16]
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	4313      	orrs	r3, r2
 80028ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80028f0:	4b1f      	ldr	r3, [pc, #124]	@ (8002970 <HAL_GPIO_Init+0x2c4>)
 80028f2:	693a      	ldr	r2, [r7, #16]
 80028f4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80028f6:	4a1e      	ldr	r2, [pc, #120]	@ (8002970 <HAL_GPIO_Init+0x2c4>)
 80028f8:	2384      	movs	r3, #132	@ 0x84
 80028fa:	58d3      	ldr	r3, [r2, r3]
 80028fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	43da      	mvns	r2, r3
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	4013      	ands	r3, r2
 8002906:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	685a      	ldr	r2, [r3, #4]
 800290c:	2380      	movs	r3, #128	@ 0x80
 800290e:	029b      	lsls	r3, r3, #10
 8002910:	4013      	ands	r3, r2
 8002912:	d003      	beq.n	800291c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002914:	693a      	ldr	r2, [r7, #16]
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	4313      	orrs	r3, r2
 800291a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800291c:	4914      	ldr	r1, [pc, #80]	@ (8002970 <HAL_GPIO_Init+0x2c4>)
 800291e:	2284      	movs	r2, #132	@ 0x84
 8002920:	693b      	ldr	r3, [r7, #16]
 8002922:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002924:	4a12      	ldr	r2, [pc, #72]	@ (8002970 <HAL_GPIO_Init+0x2c4>)
 8002926:	2380      	movs	r3, #128	@ 0x80
 8002928:	58d3      	ldr	r3, [r2, r3]
 800292a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	43da      	mvns	r2, r3
 8002930:	693b      	ldr	r3, [r7, #16]
 8002932:	4013      	ands	r3, r2
 8002934:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	685a      	ldr	r2, [r3, #4]
 800293a:	2380      	movs	r3, #128	@ 0x80
 800293c:	025b      	lsls	r3, r3, #9
 800293e:	4013      	ands	r3, r2
 8002940:	d003      	beq.n	800294a <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8002942:	693a      	ldr	r2, [r7, #16]
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	4313      	orrs	r3, r2
 8002948:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800294a:	4909      	ldr	r1, [pc, #36]	@ (8002970 <HAL_GPIO_Init+0x2c4>)
 800294c:	2280      	movs	r2, #128	@ 0x80
 800294e:	693b      	ldr	r3, [r7, #16]
 8002950:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8002952:	697b      	ldr	r3, [r7, #20]
 8002954:	3301      	adds	r3, #1
 8002956:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	40da      	lsrs	r2, r3
 8002960:	1e13      	subs	r3, r2, #0
 8002962:	d000      	beq.n	8002966 <HAL_GPIO_Init+0x2ba>
 8002964:	e6aa      	b.n	80026bc <HAL_GPIO_Init+0x10>
  }
}
 8002966:	46c0      	nop			@ (mov r8, r8)
 8002968:	46c0      	nop			@ (mov r8, r8)
 800296a:	46bd      	mov	sp, r7
 800296c:	b006      	add	sp, #24
 800296e:	bd80      	pop	{r7, pc}
 8002970:	40021800 	.word	0x40021800
 8002974:	50000400 	.word	0x50000400
 8002978:	50000800 	.word	0x50000800
 800297c:	50000c00 	.word	0x50000c00
 8002980:	50001000 	.word	0x50001000

08002984 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b082      	sub	sp, #8
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
 800298c:	0008      	movs	r0, r1
 800298e:	0011      	movs	r1, r2
 8002990:	1cbb      	adds	r3, r7, #2
 8002992:	1c02      	adds	r2, r0, #0
 8002994:	801a      	strh	r2, [r3, #0]
 8002996:	1c7b      	adds	r3, r7, #1
 8002998:	1c0a      	adds	r2, r1, #0
 800299a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800299c:	1c7b      	adds	r3, r7, #1
 800299e:	781b      	ldrb	r3, [r3, #0]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d004      	beq.n	80029ae <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80029a4:	1cbb      	adds	r3, r7, #2
 80029a6:	881a      	ldrh	r2, [r3, #0]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80029ac:	e003      	b.n	80029b6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80029ae:	1cbb      	adds	r3, r7, #2
 80029b0:	881a      	ldrh	r2, [r3, #0]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80029b6:	46c0      	nop			@ (mov r8, r8)
 80029b8:	46bd      	mov	sp, r7
 80029ba:	b002      	add	sp, #8
 80029bc:	bd80      	pop	{r7, pc}
	...

080029c0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b082      	sub	sp, #8
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d101      	bne.n	80029d2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80029ce:	2301      	movs	r3, #1
 80029d0:	e08f      	b.n	8002af2 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2241      	movs	r2, #65	@ 0x41
 80029d6:	5c9b      	ldrb	r3, [r3, r2]
 80029d8:	b2db      	uxtb	r3, r3
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d107      	bne.n	80029ee <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2240      	movs	r2, #64	@ 0x40
 80029e2:	2100      	movs	r1, #0
 80029e4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	0018      	movs	r0, r3
 80029ea:	f7fe fcdb 	bl	80013a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2241      	movs	r2, #65	@ 0x41
 80029f2:	2124      	movs	r1, #36	@ 0x24
 80029f4:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	2101      	movs	r1, #1
 8002a02:	438a      	bics	r2, r1
 8002a04:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	685a      	ldr	r2, [r3, #4]
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	493b      	ldr	r1, [pc, #236]	@ (8002afc <HAL_I2C_Init+0x13c>)
 8002a10:	400a      	ands	r2, r1
 8002a12:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	689a      	ldr	r2, [r3, #8]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4938      	ldr	r1, [pc, #224]	@ (8002b00 <HAL_I2C_Init+0x140>)
 8002a20:	400a      	ands	r2, r1
 8002a22:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	68db      	ldr	r3, [r3, #12]
 8002a28:	2b01      	cmp	r3, #1
 8002a2a:	d108      	bne.n	8002a3e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	689a      	ldr	r2, [r3, #8]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	2180      	movs	r1, #128	@ 0x80
 8002a36:	0209      	lsls	r1, r1, #8
 8002a38:	430a      	orrs	r2, r1
 8002a3a:	609a      	str	r2, [r3, #8]
 8002a3c:	e007      	b.n	8002a4e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	689a      	ldr	r2, [r3, #8]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	2184      	movs	r1, #132	@ 0x84
 8002a48:	0209      	lsls	r1, r1, #8
 8002a4a:	430a      	orrs	r2, r1
 8002a4c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	68db      	ldr	r3, [r3, #12]
 8002a52:	2b02      	cmp	r3, #2
 8002a54:	d109      	bne.n	8002a6a <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	685a      	ldr	r2, [r3, #4]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	2180      	movs	r1, #128	@ 0x80
 8002a62:	0109      	lsls	r1, r1, #4
 8002a64:	430a      	orrs	r2, r1
 8002a66:	605a      	str	r2, [r3, #4]
 8002a68:	e007      	b.n	8002a7a <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	685a      	ldr	r2, [r3, #4]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4923      	ldr	r1, [pc, #140]	@ (8002b04 <HAL_I2C_Init+0x144>)
 8002a76:	400a      	ands	r2, r1
 8002a78:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	685a      	ldr	r2, [r3, #4]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4920      	ldr	r1, [pc, #128]	@ (8002b08 <HAL_I2C_Init+0x148>)
 8002a86:	430a      	orrs	r2, r1
 8002a88:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	68da      	ldr	r2, [r3, #12]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	491a      	ldr	r1, [pc, #104]	@ (8002b00 <HAL_I2C_Init+0x140>)
 8002a96:	400a      	ands	r2, r1
 8002a98:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	691a      	ldr	r2, [r3, #16]
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	695b      	ldr	r3, [r3, #20]
 8002aa2:	431a      	orrs	r2, r3
 8002aa4:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	699b      	ldr	r3, [r3, #24]
 8002aaa:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	430a      	orrs	r2, r1
 8002ab2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	69d9      	ldr	r1, [r3, #28]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6a1a      	ldr	r2, [r3, #32]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	430a      	orrs	r2, r1
 8002ac2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	681a      	ldr	r2, [r3, #0]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	2101      	movs	r1, #1
 8002ad0:	430a      	orrs	r2, r1
 8002ad2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2241      	movs	r2, #65	@ 0x41
 8002ade:	2120      	movs	r1, #32
 8002ae0:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2242      	movs	r2, #66	@ 0x42
 8002aec:	2100      	movs	r1, #0
 8002aee:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002af0:	2300      	movs	r3, #0
}
 8002af2:	0018      	movs	r0, r3
 8002af4:	46bd      	mov	sp, r7
 8002af6:	b002      	add	sp, #8
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	46c0      	nop			@ (mov r8, r8)
 8002afc:	f0ffffff 	.word	0xf0ffffff
 8002b00:	ffff7fff 	.word	0xffff7fff
 8002b04:	fffff7ff 	.word	0xfffff7ff
 8002b08:	02008000 	.word	0x02008000

08002b0c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
 8002b14:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2241      	movs	r2, #65	@ 0x41
 8002b1a:	5c9b      	ldrb	r3, [r3, r2]
 8002b1c:	b2db      	uxtb	r3, r3
 8002b1e:	2b20      	cmp	r3, #32
 8002b20:	d138      	bne.n	8002b94 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2240      	movs	r2, #64	@ 0x40
 8002b26:	5c9b      	ldrb	r3, [r3, r2]
 8002b28:	2b01      	cmp	r3, #1
 8002b2a:	d101      	bne.n	8002b30 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002b2c:	2302      	movs	r3, #2
 8002b2e:	e032      	b.n	8002b96 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2240      	movs	r2, #64	@ 0x40
 8002b34:	2101      	movs	r1, #1
 8002b36:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2241      	movs	r2, #65	@ 0x41
 8002b3c:	2124      	movs	r1, #36	@ 0x24
 8002b3e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	2101      	movs	r1, #1
 8002b4c:	438a      	bics	r2, r1
 8002b4e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4911      	ldr	r1, [pc, #68]	@ (8002ba0 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002b5c:	400a      	ands	r2, r1
 8002b5e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	6819      	ldr	r1, [r3, #0]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	683a      	ldr	r2, [r7, #0]
 8002b6c:	430a      	orrs	r2, r1
 8002b6e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	2101      	movs	r1, #1
 8002b7c:	430a      	orrs	r2, r1
 8002b7e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2241      	movs	r2, #65	@ 0x41
 8002b84:	2120      	movs	r1, #32
 8002b86:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2240      	movs	r2, #64	@ 0x40
 8002b8c:	2100      	movs	r1, #0
 8002b8e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002b90:	2300      	movs	r3, #0
 8002b92:	e000      	b.n	8002b96 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002b94:	2302      	movs	r3, #2
  }
}
 8002b96:	0018      	movs	r0, r3
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	b002      	add	sp, #8
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	46c0      	nop			@ (mov r8, r8)
 8002ba0:	ffffefff 	.word	0xffffefff

08002ba4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b084      	sub	sp, #16
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
 8002bac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2241      	movs	r2, #65	@ 0x41
 8002bb2:	5c9b      	ldrb	r3, [r3, r2]
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	2b20      	cmp	r3, #32
 8002bb8:	d139      	bne.n	8002c2e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2240      	movs	r2, #64	@ 0x40
 8002bbe:	5c9b      	ldrb	r3, [r3, r2]
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	d101      	bne.n	8002bc8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002bc4:	2302      	movs	r3, #2
 8002bc6:	e033      	b.n	8002c30 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2240      	movs	r2, #64	@ 0x40
 8002bcc:	2101      	movs	r1, #1
 8002bce:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2241      	movs	r2, #65	@ 0x41
 8002bd4:	2124      	movs	r1, #36	@ 0x24
 8002bd6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	2101      	movs	r1, #1
 8002be4:	438a      	bics	r2, r1
 8002be6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	4a11      	ldr	r2, [pc, #68]	@ (8002c38 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	021b      	lsls	r3, r3, #8
 8002bfc:	68fa      	ldr	r2, [r7, #12]
 8002bfe:	4313      	orrs	r3, r2
 8002c00:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	68fa      	ldr	r2, [r7, #12]
 8002c08:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	681a      	ldr	r2, [r3, #0]
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	2101      	movs	r1, #1
 8002c16:	430a      	orrs	r2, r1
 8002c18:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2241      	movs	r2, #65	@ 0x41
 8002c1e:	2120      	movs	r1, #32
 8002c20:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2240      	movs	r2, #64	@ 0x40
 8002c26:	2100      	movs	r1, #0
 8002c28:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	e000      	b.n	8002c30 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002c2e:	2302      	movs	r3, #2
  }
}
 8002c30:	0018      	movs	r0, r3
 8002c32:	46bd      	mov	sp, r7
 8002c34:	b004      	add	sp, #16
 8002c36:	bd80      	pop	{r7, pc}
 8002c38:	fffff0ff 	.word	0xfffff0ff

08002c3c <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b084      	sub	sp, #16
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d101      	bne.n	8002c4e <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e03d      	b.n	8002cca <HAL_IWDG_Init+0x8e>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4a20      	ldr	r2, [pc, #128]	@ (8002cd4 <HAL_IWDG_Init+0x98>)
 8002c54:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a1f      	ldr	r2, [pc, #124]	@ (8002cd8 <HAL_IWDG_Init+0x9c>)
 8002c5c:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	687a      	ldr	r2, [r7, #4]
 8002c64:	6852      	ldr	r2, [r2, #4]
 8002c66:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	687a      	ldr	r2, [r7, #4]
 8002c6e:	6892      	ldr	r2, [r2, #8]
 8002c70:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8002c72:	f7fe ff81 	bl	8001b78 <HAL_GetTick>
 8002c76:	0003      	movs	r3, r0
 8002c78:	60fb      	str	r3, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002c7a:	e00e      	b.n	8002c9a <HAL_IWDG_Init+0x5e>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8002c7c:	f7fe ff7c 	bl	8001b78 <HAL_GetTick>
 8002c80:	0002      	movs	r2, r0
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	1ad3      	subs	r3, r2, r3
 8002c86:	2b31      	cmp	r3, #49	@ 0x31
 8002c88:	d907      	bls.n	8002c9a <HAL_IWDG_Init+0x5e>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	68db      	ldr	r3, [r3, #12]
 8002c90:	2207      	movs	r2, #7
 8002c92:	4013      	ands	r3, r2
 8002c94:	d001      	beq.n	8002c9a <HAL_IWDG_Init+0x5e>
      {
        return HAL_TIMEOUT;
 8002c96:	2303      	movs	r3, #3
 8002c98:	e017      	b.n	8002cca <HAL_IWDG_Init+0x8e>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	68db      	ldr	r3, [r3, #12]
 8002ca0:	2207      	movs	r2, #7
 8002ca2:	4013      	ands	r3, r2
 8002ca4:	d1ea      	bne.n	8002c7c <HAL_IWDG_Init+0x40>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	691a      	ldr	r2, [r3, #16]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	68db      	ldr	r3, [r3, #12]
 8002cb0:	429a      	cmp	r2, r3
 8002cb2:	d005      	beq.n	8002cc0 <HAL_IWDG_Init+0x84>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	687a      	ldr	r2, [r7, #4]
 8002cba:	68d2      	ldr	r2, [r2, #12]
 8002cbc:	611a      	str	r2, [r3, #16]
 8002cbe:	e003      	b.n	8002cc8 <HAL_IWDG_Init+0x8c>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a05      	ldr	r2, [pc, #20]	@ (8002cdc <HAL_IWDG_Init+0xa0>)
 8002cc6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002cc8:	2300      	movs	r3, #0
}
 8002cca:	0018      	movs	r0, r3
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	b004      	add	sp, #16
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	46c0      	nop			@ (mov r8, r8)
 8002cd4:	0000cccc 	.word	0x0000cccc
 8002cd8:	00005555 	.word	0x00005555
 8002cdc:	0000aaaa 	.word	0x0000aaaa

08002ce0 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b082      	sub	sp, #8
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a03      	ldr	r2, [pc, #12]	@ (8002cfc <HAL_IWDG_Refresh+0x1c>)
 8002cee:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002cf0:	2300      	movs	r3, #0
}
 8002cf2:	0018      	movs	r0, r3
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	b002      	add	sp, #8
 8002cf8:	bd80      	pop	{r7, pc}
 8002cfa:	46c0      	nop			@ (mov r8, r8)
 8002cfc:	0000aaaa 	.word	0x0000aaaa

08002d00 <PCD_GET_EP_RX_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_RX_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b084      	sub	sp, #16
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
 8002d08:	000a      	movs	r2, r1
 8002d0a:	1cbb      	adds	r3, r7, #2
 8002d0c:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 8002d0e:	230a      	movs	r3, #10
 8002d10:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 8002d12:	e002      	b.n	8002d1a <PCD_GET_EP_RX_CNT+0x1a>
  {
    count--;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	3b01      	subs	r3, #1
 8002d18:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d1f9      	bne.n	8002d14 <PCD_GET_EP_RX_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_RX_CNT((Instance), (bEpNum));
 8002d20:	1cbb      	adds	r3, r7, #2
 8002d22:	881b      	ldrh	r3, [r3, #0]
 8002d24:	00db      	lsls	r3, r3, #3
 8002d26:	4a06      	ldr	r2, [pc, #24]	@ (8002d40 <PCD_GET_EP_RX_CNT+0x40>)
 8002d28:	4694      	mov	ip, r2
 8002d2a:	4463      	add	r3, ip
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	0c1b      	lsrs	r3, r3, #16
 8002d30:	b29b      	uxth	r3, r3
 8002d32:	059b      	lsls	r3, r3, #22
 8002d34:	0d9b      	lsrs	r3, r3, #22
 8002d36:	b29b      	uxth	r3, r3
}
 8002d38:	0018      	movs	r0, r3
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	b004      	add	sp, #16
 8002d3e:	bd80      	pop	{r7, pc}
 8002d40:	40009800 	.word	0x40009800

08002d44 <PCD_GET_EP_DBUF0_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF0_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b084      	sub	sp, #16
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
 8002d4c:	000a      	movs	r2, r1
 8002d4e:	1cbb      	adds	r3, r7, #2
 8002d50:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 8002d52:	230a      	movs	r3, #10
 8002d54:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 8002d56:	e002      	b.n	8002d5e <PCD_GET_EP_DBUF0_CNT+0x1a>
  {
    count--;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	3b01      	subs	r3, #1
 8002d5c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d1f9      	bne.n	8002d58 <PCD_GET_EP_DBUF0_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF0_CNT((Instance), (bEpNum));
 8002d64:	1cbb      	adds	r3, r7, #2
 8002d66:	881b      	ldrh	r3, [r3, #0]
 8002d68:	00db      	lsls	r3, r3, #3
 8002d6a:	4a06      	ldr	r2, [pc, #24]	@ (8002d84 <PCD_GET_EP_DBUF0_CNT+0x40>)
 8002d6c:	4694      	mov	ip, r2
 8002d6e:	4463      	add	r3, ip
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	0c1b      	lsrs	r3, r3, #16
 8002d74:	b29b      	uxth	r3, r3
 8002d76:	059b      	lsls	r3, r3, #22
 8002d78:	0d9b      	lsrs	r3, r3, #22
 8002d7a:	b29b      	uxth	r3, r3
}
 8002d7c:	0018      	movs	r0, r3
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	b004      	add	sp, #16
 8002d82:	bd80      	pop	{r7, pc}
 8002d84:	40009800 	.word	0x40009800

08002d88 <PCD_GET_EP_DBUF1_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF1_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b084      	sub	sp, #16
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
 8002d90:	000a      	movs	r2, r1
 8002d92:	1cbb      	adds	r3, r7, #2
 8002d94:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 8002d96:	230a      	movs	r3, #10
 8002d98:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 8002d9a:	e002      	b.n	8002da2 <PCD_GET_EP_DBUF1_CNT+0x1a>
  {
    count--;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	3b01      	subs	r3, #1
 8002da0:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d1f9      	bne.n	8002d9c <PCD_GET_EP_DBUF1_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF1_CNT((Instance), (bEpNum));
 8002da8:	1cbb      	adds	r3, r7, #2
 8002daa:	881b      	ldrh	r3, [r3, #0]
 8002dac:	00db      	lsls	r3, r3, #3
 8002dae:	4a06      	ldr	r2, [pc, #24]	@ (8002dc8 <PCD_GET_EP_DBUF1_CNT+0x40>)
 8002db0:	4694      	mov	ip, r2
 8002db2:	4463      	add	r3, ip
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	0c1b      	lsrs	r3, r3, #16
 8002db8:	b29b      	uxth	r3, r3
 8002dba:	059b      	lsls	r3, r3, #22
 8002dbc:	0d9b      	lsrs	r3, r3, #22
 8002dbe:	b29b      	uxth	r3, r3
}
 8002dc0:	0018      	movs	r0, r3
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	b004      	add	sp, #16
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	40009800 	.word	0x40009800

08002dcc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002dcc:	b590      	push	{r4, r7, lr}
 8002dce:	b087      	sub	sp, #28
 8002dd0:	af02      	add	r7, sp, #8
 8002dd2:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d101      	bne.n	8002dde <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e0ea      	b.n	8002fb4 <HAL_PCD_Init+0x1e8>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	4a76      	ldr	r2, [pc, #472]	@ (8002fbc <HAL_PCD_Init+0x1f0>)
 8002de2:	5c9b      	ldrb	r3, [r3, r2]
 8002de4:	b2db      	uxtb	r3, r3
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d108      	bne.n	8002dfc <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002dea:	687a      	ldr	r2, [r7, #4]
 8002dec:	23a5      	movs	r3, #165	@ 0xa5
 8002dee:	009b      	lsls	r3, r3, #2
 8002df0:	2100      	movs	r1, #0
 8002df2:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	0018      	movs	r0, r3
 8002df8:	f009 fc04 	bl	800c604 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	4a6f      	ldr	r2, [pc, #444]	@ (8002fbc <HAL_PCD_Init+0x1f0>)
 8002e00:	2103      	movs	r1, #3
 8002e02:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	0018      	movs	r0, r3
 8002e0a:	f005 f885 	bl	8007f18 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e0e:	230f      	movs	r3, #15
 8002e10:	18fb      	adds	r3, r7, r3
 8002e12:	2200      	movs	r2, #0
 8002e14:	701a      	strb	r2, [r3, #0]
 8002e16:	e049      	b.n	8002eac <HAL_PCD_Init+0xe0>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002e18:	200f      	movs	r0, #15
 8002e1a:	183b      	adds	r3, r7, r0
 8002e1c:	781a      	ldrb	r2, [r3, #0]
 8002e1e:	6879      	ldr	r1, [r7, #4]
 8002e20:	0013      	movs	r3, r2
 8002e22:	009b      	lsls	r3, r3, #2
 8002e24:	189b      	adds	r3, r3, r2
 8002e26:	00db      	lsls	r3, r3, #3
 8002e28:	18cb      	adds	r3, r1, r3
 8002e2a:	3315      	adds	r3, #21
 8002e2c:	2201      	movs	r2, #1
 8002e2e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002e30:	183b      	adds	r3, r7, r0
 8002e32:	781a      	ldrb	r2, [r3, #0]
 8002e34:	6879      	ldr	r1, [r7, #4]
 8002e36:	0013      	movs	r3, r2
 8002e38:	009b      	lsls	r3, r3, #2
 8002e3a:	189b      	adds	r3, r3, r2
 8002e3c:	00db      	lsls	r3, r3, #3
 8002e3e:	18cb      	adds	r3, r1, r3
 8002e40:	3314      	adds	r3, #20
 8002e42:	183a      	adds	r2, r7, r0
 8002e44:	7812      	ldrb	r2, [r2, #0]
 8002e46:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002e48:	183b      	adds	r3, r7, r0
 8002e4a:	781a      	ldrb	r2, [r3, #0]
 8002e4c:	6879      	ldr	r1, [r7, #4]
 8002e4e:	0013      	movs	r3, r2
 8002e50:	009b      	lsls	r3, r3, #2
 8002e52:	189b      	adds	r3, r3, r2
 8002e54:	00db      	lsls	r3, r3, #3
 8002e56:	18cb      	adds	r3, r1, r3
 8002e58:	3317      	adds	r3, #23
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002e5e:	183b      	adds	r3, r7, r0
 8002e60:	781a      	ldrb	r2, [r3, #0]
 8002e62:	6879      	ldr	r1, [r7, #4]
 8002e64:	0013      	movs	r3, r2
 8002e66:	009b      	lsls	r3, r3, #2
 8002e68:	189b      	adds	r3, r3, r2
 8002e6a:	00db      	lsls	r3, r3, #3
 8002e6c:	18cb      	adds	r3, r1, r3
 8002e6e:	3324      	adds	r3, #36	@ 0x24
 8002e70:	2200      	movs	r2, #0
 8002e72:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002e74:	183b      	adds	r3, r7, r0
 8002e76:	781a      	ldrb	r2, [r3, #0]
 8002e78:	6879      	ldr	r1, [r7, #4]
 8002e7a:	0013      	movs	r3, r2
 8002e7c:	009b      	lsls	r3, r3, #2
 8002e7e:	189b      	adds	r3, r3, r2
 8002e80:	00db      	lsls	r3, r3, #3
 8002e82:	18cb      	adds	r3, r1, r3
 8002e84:	3328      	adds	r3, #40	@ 0x28
 8002e86:	2200      	movs	r2, #0
 8002e88:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002e8a:	183b      	adds	r3, r7, r0
 8002e8c:	781b      	ldrb	r3, [r3, #0]
 8002e8e:	6879      	ldr	r1, [r7, #4]
 8002e90:	1c5a      	adds	r2, r3, #1
 8002e92:	0013      	movs	r3, r2
 8002e94:	009b      	lsls	r3, r3, #2
 8002e96:	189b      	adds	r3, r3, r2
 8002e98:	00db      	lsls	r3, r3, #3
 8002e9a:	18cb      	adds	r3, r1, r3
 8002e9c:	3304      	adds	r3, #4
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ea2:	183b      	adds	r3, r7, r0
 8002ea4:	781a      	ldrb	r2, [r3, #0]
 8002ea6:	183b      	adds	r3, r7, r0
 8002ea8:	3201      	adds	r2, #1
 8002eaa:	701a      	strb	r2, [r3, #0]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	791b      	ldrb	r3, [r3, #4]
 8002eb0:	210f      	movs	r1, #15
 8002eb2:	187a      	adds	r2, r7, r1
 8002eb4:	7812      	ldrb	r2, [r2, #0]
 8002eb6:	429a      	cmp	r2, r3
 8002eb8:	d3ae      	bcc.n	8002e18 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002eba:	187b      	adds	r3, r7, r1
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	701a      	strb	r2, [r3, #0]
 8002ec0:	e056      	b.n	8002f70 <HAL_PCD_Init+0x1a4>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002ec2:	240f      	movs	r4, #15
 8002ec4:	193b      	adds	r3, r7, r4
 8002ec6:	781a      	ldrb	r2, [r3, #0]
 8002ec8:	6878      	ldr	r0, [r7, #4]
 8002eca:	2356      	movs	r3, #86	@ 0x56
 8002ecc:	33ff      	adds	r3, #255	@ 0xff
 8002ece:	0019      	movs	r1, r3
 8002ed0:	0013      	movs	r3, r2
 8002ed2:	009b      	lsls	r3, r3, #2
 8002ed4:	189b      	adds	r3, r3, r2
 8002ed6:	00db      	lsls	r3, r3, #3
 8002ed8:	18c3      	adds	r3, r0, r3
 8002eda:	185b      	adds	r3, r3, r1
 8002edc:	2200      	movs	r2, #0
 8002ede:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002ee0:	193b      	adds	r3, r7, r4
 8002ee2:	781a      	ldrb	r2, [r3, #0]
 8002ee4:	6878      	ldr	r0, [r7, #4]
 8002ee6:	23aa      	movs	r3, #170	@ 0xaa
 8002ee8:	0059      	lsls	r1, r3, #1
 8002eea:	0013      	movs	r3, r2
 8002eec:	009b      	lsls	r3, r3, #2
 8002eee:	189b      	adds	r3, r3, r2
 8002ef0:	00db      	lsls	r3, r3, #3
 8002ef2:	18c3      	adds	r3, r0, r3
 8002ef4:	185b      	adds	r3, r3, r1
 8002ef6:	193a      	adds	r2, r7, r4
 8002ef8:	7812      	ldrb	r2, [r2, #0]
 8002efa:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002efc:	193b      	adds	r3, r7, r4
 8002efe:	781a      	ldrb	r2, [r3, #0]
 8002f00:	6878      	ldr	r0, [r7, #4]
 8002f02:	2358      	movs	r3, #88	@ 0x58
 8002f04:	33ff      	adds	r3, #255	@ 0xff
 8002f06:	0019      	movs	r1, r3
 8002f08:	0013      	movs	r3, r2
 8002f0a:	009b      	lsls	r3, r3, #2
 8002f0c:	189b      	adds	r3, r3, r2
 8002f0e:	00db      	lsls	r3, r3, #3
 8002f10:	18c3      	adds	r3, r0, r3
 8002f12:	185b      	adds	r3, r3, r1
 8002f14:	2200      	movs	r2, #0
 8002f16:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002f18:	193b      	adds	r3, r7, r4
 8002f1a:	781a      	ldrb	r2, [r3, #0]
 8002f1c:	6878      	ldr	r0, [r7, #4]
 8002f1e:	23b2      	movs	r3, #178	@ 0xb2
 8002f20:	0059      	lsls	r1, r3, #1
 8002f22:	0013      	movs	r3, r2
 8002f24:	009b      	lsls	r3, r3, #2
 8002f26:	189b      	adds	r3, r3, r2
 8002f28:	00db      	lsls	r3, r3, #3
 8002f2a:	18c3      	adds	r3, r0, r3
 8002f2c:	185b      	adds	r3, r3, r1
 8002f2e:	2200      	movs	r2, #0
 8002f30:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002f32:	193b      	adds	r3, r7, r4
 8002f34:	781a      	ldrb	r2, [r3, #0]
 8002f36:	6878      	ldr	r0, [r7, #4]
 8002f38:	23b4      	movs	r3, #180	@ 0xb4
 8002f3a:	0059      	lsls	r1, r3, #1
 8002f3c:	0013      	movs	r3, r2
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	189b      	adds	r3, r3, r2
 8002f42:	00db      	lsls	r3, r3, #3
 8002f44:	18c3      	adds	r3, r0, r3
 8002f46:	185b      	adds	r3, r3, r1
 8002f48:	2200      	movs	r2, #0
 8002f4a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002f4c:	193b      	adds	r3, r7, r4
 8002f4e:	781a      	ldrb	r2, [r3, #0]
 8002f50:	6878      	ldr	r0, [r7, #4]
 8002f52:	23b6      	movs	r3, #182	@ 0xb6
 8002f54:	0059      	lsls	r1, r3, #1
 8002f56:	0013      	movs	r3, r2
 8002f58:	009b      	lsls	r3, r3, #2
 8002f5a:	189b      	adds	r3, r3, r2
 8002f5c:	00db      	lsls	r3, r3, #3
 8002f5e:	18c3      	adds	r3, r0, r3
 8002f60:	185b      	adds	r3, r3, r1
 8002f62:	2200      	movs	r2, #0
 8002f64:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f66:	193b      	adds	r3, r7, r4
 8002f68:	781a      	ldrb	r2, [r3, #0]
 8002f6a:	193b      	adds	r3, r7, r4
 8002f6c:	3201      	adds	r2, #1
 8002f6e:	701a      	strb	r2, [r3, #0]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	791b      	ldrb	r3, [r3, #4]
 8002f74:	220f      	movs	r2, #15
 8002f76:	18ba      	adds	r2, r7, r2
 8002f78:	7812      	ldrb	r2, [r2, #0]
 8002f7a:	429a      	cmp	r2, r3
 8002f7c:	d3a1      	bcc.n	8002ec2 <HAL_PCD_Init+0xf6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6818      	ldr	r0, [r3, #0]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	466a      	mov	r2, sp
 8002f86:	7c19      	ldrb	r1, [r3, #16]
 8002f88:	7011      	strb	r1, [r2, #0]
 8002f8a:	6859      	ldr	r1, [r3, #4]
 8002f8c:	689a      	ldr	r2, [r3, #8]
 8002f8e:	68db      	ldr	r3, [r3, #12]
 8002f90:	f004 fffb 	bl	8007f8a <USB_DevInit>

  hpcd->USB_Address = 0U;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2200      	movs	r2, #0
 8002f98:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	4a07      	ldr	r2, [pc, #28]	@ (8002fbc <HAL_PCD_Init+0x1f0>)
 8002f9e:	2101      	movs	r1, #1
 8002fa0:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	7b1b      	ldrb	r3, [r3, #12]
 8002fa6:	2b01      	cmp	r3, #1
 8002fa8:	d103      	bne.n	8002fb2 <HAL_PCD_Init+0x1e6>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	0018      	movs	r0, r3
 8002fae:	f001 fbf1 	bl	8004794 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8002fb2:	2300      	movs	r3, #0
}
 8002fb4:	0018      	movs	r0, r3
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	b005      	add	sp, #20
 8002fba:	bd90      	pop	{r4, r7, pc}
 8002fbc:	00000295 	.word	0x00000295

08002fc0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b082      	sub	sp, #8
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002fc8:	687a      	ldr	r2, [r7, #4]
 8002fca:	23a5      	movs	r3, #165	@ 0xa5
 8002fcc:	009b      	lsls	r3, r3, #2
 8002fce:	5cd3      	ldrb	r3, [r2, r3]
 8002fd0:	2b01      	cmp	r3, #1
 8002fd2:	d101      	bne.n	8002fd8 <HAL_PCD_Start+0x18>
 8002fd4:	2302      	movs	r3, #2
 8002fd6:	e014      	b.n	8003002 <HAL_PCD_Start+0x42>
 8002fd8:	687a      	ldr	r2, [r7, #4]
 8002fda:	23a5      	movs	r3, #165	@ 0xa5
 8002fdc:	009b      	lsls	r3, r3, #2
 8002fde:	2101      	movs	r1, #1
 8002fe0:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_ENABLE(hpcd);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	0018      	movs	r0, r3
 8002fe8:	f004 ff82 	bl	8007ef0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	0018      	movs	r0, r3
 8002ff2:	f006 fd8c 	bl	8009b0e <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002ff6:	687a      	ldr	r2, [r7, #4]
 8002ff8:	23a5      	movs	r3, #165	@ 0xa5
 8002ffa:	009b      	lsls	r3, r3, #2
 8002ffc:	2100      	movs	r1, #0
 8002ffe:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8003000:	2300      	movs	r3, #0
}
 8003002:	0018      	movs	r0, r3
 8003004:	46bd      	mov	sp, r7
 8003006:	b002      	add	sp, #8
 8003008:	bd80      	pop	{r7, pc}
	...

0800300c <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b084      	sub	sp, #16
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	0018      	movs	r0, r3
 800301a:	f006 fd88 	bl	8009b2e <USB_ReadInterrupts>
 800301e:	0003      	movs	r3, r0
 8003020:	60fb      	str	r3, [r7, #12]

  /* check if this is an USB pending IT */
  if ((SYSCFG->IT_LINE_SR[8] & (0x1U << 2)) == 0U)
 8003022:	4a7c      	ldr	r2, [pc, #496]	@ (8003214 <HAL_PCD_IRQHandler+0x208>)
 8003024:	23a0      	movs	r3, #160	@ 0xa0
 8003026:	58d3      	ldr	r3, [r2, r3]
 8003028:	2204      	movs	r2, #4
 800302a:	4013      	ands	r3, r2
 800302c:	d100      	bne.n	8003030 <HAL_PCD_IRQHandler+0x24>
 800302e:	e0ed      	b.n	800320c <HAL_PCD_IRQHandler+0x200>
  {
    return;
  }

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8003030:	68fa      	ldr	r2, [r7, #12]
 8003032:	2380      	movs	r3, #128	@ 0x80
 8003034:	021b      	lsls	r3, r3, #8
 8003036:	4013      	ands	r3, r2
 8003038:	d004      	beq.n	8003044 <HAL_PCD_IRQHandler+0x38>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	0018      	movs	r0, r3
 800303e:	f000 fb35 	bl	80036ac <PCD_EP_ISR_Handler>

    return;
 8003042:	e0e4      	b.n	800320e <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8003044:	68fa      	ldr	r2, [r7, #12]
 8003046:	2380      	movs	r3, #128	@ 0x80
 8003048:	00db      	lsls	r3, r3, #3
 800304a:	4013      	ands	r3, r2
 800304c:	d011      	beq.n	8003072 <HAL_PCD_IRQHandler+0x66>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	496f      	ldr	r1, [pc, #444]	@ (8003218 <HAL_PCD_IRQHandler+0x20c>)
 800305a:	400a      	ands	r2, r1
 800305c:	645a      	str	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	0018      	movs	r0, r3
 8003062:	f009 fb92 	bl	800c78a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2100      	movs	r1, #0
 800306a:	0018      	movs	r0, r3
 800306c:	f000 f8e4 	bl	8003238 <HAL_PCD_SetAddress>

    return;
 8003070:	e0cd      	b.n	800320e <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8003072:	68fa      	ldr	r2, [r7, #12]
 8003074:	2380      	movs	r3, #128	@ 0x80
 8003076:	01db      	lsls	r3, r3, #7
 8003078:	4013      	ands	r3, r2
 800307a:	d008      	beq.n	800308e <HAL_PCD_IRQHandler+0x82>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4965      	ldr	r1, [pc, #404]	@ (800321c <HAL_PCD_IRQHandler+0x210>)
 8003088:	400a      	ands	r2, r1
 800308a:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 800308c:	e0bf      	b.n	800320e <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800308e:	68fa      	ldr	r2, [r7, #12]
 8003090:	2380      	movs	r3, #128	@ 0x80
 8003092:	019b      	lsls	r3, r3, #6
 8003094:	4013      	ands	r3, r2
 8003096:	d008      	beq.n	80030aa <HAL_PCD_IRQHandler+0x9e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	495f      	ldr	r1, [pc, #380]	@ (8003220 <HAL_PCD_IRQHandler+0x214>)
 80030a4:	400a      	ands	r2, r1
 80030a6:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 80030a8:	e0b1      	b.n	800320e <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80030aa:	68fa      	ldr	r2, [r7, #12]
 80030ac:	2380      	movs	r3, #128	@ 0x80
 80030ae:	015b      	lsls	r3, r3, #5
 80030b0:	4013      	ands	r3, r2
 80030b2:	d02c      	beq.n	800310e <HAL_PCD_IRQHandler+0x102>
  {
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPRDY);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	2104      	movs	r1, #4
 80030c0:	438a      	bics	r2, r1
 80030c2:	641a      	str	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPEN);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	2108      	movs	r1, #8
 80030d0:	438a      	bics	r2, r1
 80030d2:	641a      	str	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 80030d4:	687a      	ldr	r2, [r7, #4]
 80030d6:	23b3      	movs	r3, #179	@ 0xb3
 80030d8:	009b      	lsls	r3, r3, #2
 80030da:	5cd3      	ldrb	r3, [r2, r3]
 80030dc:	2b01      	cmp	r3, #1
 80030de:	d109      	bne.n	80030f4 <HAL_PCD_IRQHandler+0xe8>
    {
      hpcd->LPM_State = LPM_L0;
 80030e0:	687a      	ldr	r2, [r7, #4]
 80030e2:	23b3      	movs	r3, #179	@ 0xb3
 80030e4:	009b      	lsls	r3, r3, #2
 80030e6:	2100      	movs	r1, #0
 80030e8:	54d1      	strb	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2100      	movs	r1, #0
 80030ee:	0018      	movs	r0, r3
 80030f0:	f009 fdca 	bl	800cc88 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	0018      	movs	r0, r3
 80030f8:	f009 fb88 	bl	800c80c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4947      	ldr	r1, [pc, #284]	@ (8003224 <HAL_PCD_IRQHandler+0x218>)
 8003108:	400a      	ands	r2, r1
 800310a:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 800310c:	e07f      	b.n	800320e <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800310e:	68fa      	ldr	r2, [r7, #12]
 8003110:	2380      	movs	r3, #128	@ 0x80
 8003112:	011b      	lsls	r3, r3, #4
 8003114:	4013      	ands	r3, r2
 8003116:	d01c      	beq.n	8003152 <HAL_PCD_IRQHandler+0x146>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	2108      	movs	r1, #8
 8003124:	430a      	orrs	r2, r1
 8003126:	641a      	str	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	493d      	ldr	r1, [pc, #244]	@ (8003228 <HAL_PCD_IRQHandler+0x21c>)
 8003134:	400a      	ands	r2, r1
 8003136:	645a      	str	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	2104      	movs	r1, #4
 8003144:	430a      	orrs	r2, r1
 8003146:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	0018      	movs	r0, r3
 800314c:	f009 fb42 	bl	800c7d4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003150:	e05d      	b.n	800320e <HAL_PCD_IRQHandler+0x202>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	2280      	movs	r2, #128	@ 0x80
 8003156:	4013      	ands	r3, r2
 8003158:	d038      	beq.n	80031cc <HAL_PCD_IRQHandler+0x1c0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4931      	ldr	r1, [pc, #196]	@ (800322c <HAL_PCD_IRQHandler+0x220>)
 8003166:	400a      	ands	r2, r1
 8003168:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 800316a:	687a      	ldr	r2, [r7, #4]
 800316c:	23b3      	movs	r3, #179	@ 0xb3
 800316e:	009b      	lsls	r3, r3, #2
 8003170:	5cd3      	ldrb	r3, [r2, r3]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d125      	bne.n	80031c2 <HAL_PCD_IRQHandler+0x1b6>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	2104      	movs	r1, #4
 8003182:	430a      	orrs	r2, r1
 8003184:	641a      	str	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	2108      	movs	r1, #8
 8003192:	430a      	orrs	r2, r1
 8003194:	641a      	str	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8003196:	687a      	ldr	r2, [r7, #4]
 8003198:	23b3      	movs	r3, #179	@ 0xb3
 800319a:	009b      	lsls	r3, r3, #2
 800319c:	2101      	movs	r1, #1
 800319e:	54d1      	strb	r1, [r2, r3]
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031a6:	089b      	lsrs	r3, r3, #2
 80031a8:	223c      	movs	r2, #60	@ 0x3c
 80031aa:	4013      	ands	r3, r2
 80031ac:	0019      	movs	r1, r3
 80031ae:	687a      	ldr	r2, [r7, #4]
 80031b0:	23b4      	movs	r3, #180	@ 0xb4
 80031b2:	009b      	lsls	r3, r3, #2
 80031b4:	50d1      	str	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2101      	movs	r1, #1
 80031ba:	0018      	movs	r0, r3
 80031bc:	f009 fd64 	bl	800cc88 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 80031c0:	e025      	b.n	800320e <HAL_PCD_IRQHandler+0x202>
      HAL_PCD_SuspendCallback(hpcd);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	0018      	movs	r0, r3
 80031c6:	f009 fb05 	bl	800c7d4 <HAL_PCD_SuspendCallback>
    return;
 80031ca:	e020      	b.n	800320e <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80031cc:	68fa      	ldr	r2, [r7, #12]
 80031ce:	2380      	movs	r3, #128	@ 0x80
 80031d0:	009b      	lsls	r3, r3, #2
 80031d2:	4013      	ands	r3, r2
 80031d4:	d00c      	beq.n	80031f0 <HAL_PCD_IRQHandler+0x1e4>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4913      	ldr	r1, [pc, #76]	@ (8003230 <HAL_PCD_IRQHandler+0x224>)
 80031e2:	400a      	ands	r2, r1
 80031e4:	645a      	str	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	0018      	movs	r0, r3
 80031ea:	f009 fabf 	bl	800c76c <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80031ee:	e00e      	b.n	800320e <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80031f0:	68fa      	ldr	r2, [r7, #12]
 80031f2:	2380      	movs	r3, #128	@ 0x80
 80031f4:	005b      	lsls	r3, r3, #1
 80031f6:	4013      	ands	r3, r2
 80031f8:	d009      	beq.n	800320e <HAL_PCD_IRQHandler+0x202>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	490b      	ldr	r1, [pc, #44]	@ (8003234 <HAL_PCD_IRQHandler+0x228>)
 8003206:	400a      	ands	r2, r1
 8003208:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 800320a:	e000      	b.n	800320e <HAL_PCD_IRQHandler+0x202>
    return;
 800320c:	46c0      	nop			@ (mov r8, r8)
  }
}
 800320e:	46bd      	mov	sp, r7
 8003210:	b004      	add	sp, #16
 8003212:	bd80      	pop	{r7, pc}
 8003214:	40010000 	.word	0x40010000
 8003218:	0000fbff 	.word	0x0000fbff
 800321c:	0000bfff 	.word	0x0000bfff
 8003220:	0000dfff 	.word	0x0000dfff
 8003224:	0000efff 	.word	0x0000efff
 8003228:	0000f7ff 	.word	0x0000f7ff
 800322c:	0000ff7f 	.word	0x0000ff7f
 8003230:	0000fdff 	.word	0x0000fdff
 8003234:	0000feff 	.word	0x0000feff

08003238 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b082      	sub	sp, #8
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
 8003240:	000a      	movs	r2, r1
 8003242:	1cfb      	adds	r3, r7, #3
 8003244:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 8003246:	687a      	ldr	r2, [r7, #4]
 8003248:	23a5      	movs	r3, #165	@ 0xa5
 800324a:	009b      	lsls	r3, r3, #2
 800324c:	5cd3      	ldrb	r3, [r2, r3]
 800324e:	2b01      	cmp	r3, #1
 8003250:	d101      	bne.n	8003256 <HAL_PCD_SetAddress+0x1e>
 8003252:	2302      	movs	r3, #2
 8003254:	e016      	b.n	8003284 <HAL_PCD_SetAddress+0x4c>
 8003256:	687a      	ldr	r2, [r7, #4]
 8003258:	23a5      	movs	r3, #165	@ 0xa5
 800325a:	009b      	lsls	r3, r3, #2
 800325c:	2101      	movs	r1, #1
 800325e:	54d1      	strb	r1, [r2, r3]
  hpcd->USB_Address = address;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	1cfa      	adds	r2, r7, #3
 8003264:	7812      	ldrb	r2, [r2, #0]
 8003266:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	1cfb      	adds	r3, r7, #3
 800326e:	781b      	ldrb	r3, [r3, #0]
 8003270:	0019      	movs	r1, r3
 8003272:	0010      	movs	r0, r2
 8003274:	f006 fc38 	bl	8009ae8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003278:	687a      	ldr	r2, [r7, #4]
 800327a:	23a5      	movs	r3, #165	@ 0xa5
 800327c:	009b      	lsls	r3, r3, #2
 800327e:	2100      	movs	r1, #0
 8003280:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8003282:	2300      	movs	r3, #0
}
 8003284:	0018      	movs	r0, r3
 8003286:	46bd      	mov	sp, r7
 8003288:	b002      	add	sp, #8
 800328a:	bd80      	pop	{r7, pc}

0800328c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800328c:	b590      	push	{r4, r7, lr}
 800328e:	b085      	sub	sp, #20
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
 8003294:	000c      	movs	r4, r1
 8003296:	0010      	movs	r0, r2
 8003298:	0019      	movs	r1, r3
 800329a:	1cfb      	adds	r3, r7, #3
 800329c:	1c22      	adds	r2, r4, #0
 800329e:	701a      	strb	r2, [r3, #0]
 80032a0:	003b      	movs	r3, r7
 80032a2:	1c02      	adds	r2, r0, #0
 80032a4:	801a      	strh	r2, [r3, #0]
 80032a6:	1cbb      	adds	r3, r7, #2
 80032a8:	1c0a      	adds	r2, r1, #0
 80032aa:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef  ret = HAL_OK;
 80032ac:	230b      	movs	r3, #11
 80032ae:	18fb      	adds	r3, r7, r3
 80032b0:	2200      	movs	r2, #0
 80032b2:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80032b4:	1cfb      	adds	r3, r7, #3
 80032b6:	781b      	ldrb	r3, [r3, #0]
 80032b8:	b25b      	sxtb	r3, r3
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	da10      	bge.n	80032e0 <HAL_PCD_EP_Open+0x54>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80032be:	1cfb      	adds	r3, r7, #3
 80032c0:	781b      	ldrb	r3, [r3, #0]
 80032c2:	2207      	movs	r2, #7
 80032c4:	401a      	ands	r2, r3
 80032c6:	0013      	movs	r3, r2
 80032c8:	009b      	lsls	r3, r3, #2
 80032ca:	189b      	adds	r3, r3, r2
 80032cc:	00db      	lsls	r3, r3, #3
 80032ce:	3310      	adds	r3, #16
 80032d0:	687a      	ldr	r2, [r7, #4]
 80032d2:	18d3      	adds	r3, r2, r3
 80032d4:	3304      	adds	r3, #4
 80032d6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2201      	movs	r2, #1
 80032dc:	705a      	strb	r2, [r3, #1]
 80032de:	e010      	b.n	8003302 <HAL_PCD_EP_Open+0x76>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80032e0:	1cfb      	adds	r3, r7, #3
 80032e2:	781b      	ldrb	r3, [r3, #0]
 80032e4:	2207      	movs	r2, #7
 80032e6:	401a      	ands	r2, r3
 80032e8:	0013      	movs	r3, r2
 80032ea:	009b      	lsls	r3, r3, #2
 80032ec:	189b      	adds	r3, r3, r2
 80032ee:	00db      	lsls	r3, r3, #3
 80032f0:	3351      	adds	r3, #81	@ 0x51
 80032f2:	33ff      	adds	r3, #255	@ 0xff
 80032f4:	687a      	ldr	r2, [r7, #4]
 80032f6:	18d3      	adds	r3, r2, r3
 80032f8:	3304      	adds	r3, #4
 80032fa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2200      	movs	r2, #0
 8003300:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003302:	1cfb      	adds	r3, r7, #3
 8003304:	781b      	ldrb	r3, [r3, #0]
 8003306:	2207      	movs	r2, #7
 8003308:	4013      	ands	r3, r2
 800330a:	b2da      	uxtb	r2, r3
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003310:	003b      	movs	r3, r7
 8003312:	881a      	ldrh	r2, [r3, #0]
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	1cba      	adds	r2, r7, #2
 800331c:	7812      	ldrb	r2, [r2, #0]
 800331e:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003320:	1cbb      	adds	r3, r7, #2
 8003322:	781b      	ldrb	r3, [r3, #0]
 8003324:	2b02      	cmp	r3, #2
 8003326:	d102      	bne.n	800332e <HAL_PCD_EP_Open+0xa2>
  {
    ep->data_pid_start = 0U;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2200      	movs	r2, #0
 800332c:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800332e:	687a      	ldr	r2, [r7, #4]
 8003330:	23a5      	movs	r3, #165	@ 0xa5
 8003332:	009b      	lsls	r3, r3, #2
 8003334:	5cd3      	ldrb	r3, [r2, r3]
 8003336:	2b01      	cmp	r3, #1
 8003338:	d101      	bne.n	800333e <HAL_PCD_EP_Open+0xb2>
 800333a:	2302      	movs	r3, #2
 800333c:	e013      	b.n	8003366 <HAL_PCD_EP_Open+0xda>
 800333e:	687a      	ldr	r2, [r7, #4]
 8003340:	23a5      	movs	r3, #165	@ 0xa5
 8003342:	009b      	lsls	r3, r3, #2
 8003344:	2101      	movs	r1, #1
 8003346:	54d1      	strb	r1, [r2, r3]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	68fa      	ldr	r2, [r7, #12]
 800334e:	0011      	movs	r1, r2
 8003350:	0018      	movs	r0, r3
 8003352:	f004 fe45 	bl	8007fe0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003356:	687a      	ldr	r2, [r7, #4]
 8003358:	23a5      	movs	r3, #165	@ 0xa5
 800335a:	009b      	lsls	r3, r3, #2
 800335c:	2100      	movs	r1, #0
 800335e:	54d1      	strb	r1, [r2, r3]

  return ret;
 8003360:	230b      	movs	r3, #11
 8003362:	18fb      	adds	r3, r7, r3
 8003364:	781b      	ldrb	r3, [r3, #0]
}
 8003366:	0018      	movs	r0, r3
 8003368:	46bd      	mov	sp, r7
 800336a:	b005      	add	sp, #20
 800336c:	bd90      	pop	{r4, r7, pc}

0800336e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800336e:	b580      	push	{r7, lr}
 8003370:	b084      	sub	sp, #16
 8003372:	af00      	add	r7, sp, #0
 8003374:	6078      	str	r0, [r7, #4]
 8003376:	000a      	movs	r2, r1
 8003378:	1cfb      	adds	r3, r7, #3
 800337a:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800337c:	1cfb      	adds	r3, r7, #3
 800337e:	781b      	ldrb	r3, [r3, #0]
 8003380:	b25b      	sxtb	r3, r3
 8003382:	2b00      	cmp	r3, #0
 8003384:	da10      	bge.n	80033a8 <HAL_PCD_EP_Close+0x3a>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003386:	1cfb      	adds	r3, r7, #3
 8003388:	781b      	ldrb	r3, [r3, #0]
 800338a:	2207      	movs	r2, #7
 800338c:	401a      	ands	r2, r3
 800338e:	0013      	movs	r3, r2
 8003390:	009b      	lsls	r3, r3, #2
 8003392:	189b      	adds	r3, r3, r2
 8003394:	00db      	lsls	r3, r3, #3
 8003396:	3310      	adds	r3, #16
 8003398:	687a      	ldr	r2, [r7, #4]
 800339a:	18d3      	adds	r3, r2, r3
 800339c:	3304      	adds	r3, #4
 800339e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	2201      	movs	r2, #1
 80033a4:	705a      	strb	r2, [r3, #1]
 80033a6:	e010      	b.n	80033ca <HAL_PCD_EP_Close+0x5c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80033a8:	1cfb      	adds	r3, r7, #3
 80033aa:	781b      	ldrb	r3, [r3, #0]
 80033ac:	2207      	movs	r2, #7
 80033ae:	401a      	ands	r2, r3
 80033b0:	0013      	movs	r3, r2
 80033b2:	009b      	lsls	r3, r3, #2
 80033b4:	189b      	adds	r3, r3, r2
 80033b6:	00db      	lsls	r3, r3, #3
 80033b8:	3351      	adds	r3, #81	@ 0x51
 80033ba:	33ff      	adds	r3, #255	@ 0xff
 80033bc:	687a      	ldr	r2, [r7, #4]
 80033be:	18d3      	adds	r3, r2, r3
 80033c0:	3304      	adds	r3, #4
 80033c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	2200      	movs	r2, #0
 80033c8:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80033ca:	1cfb      	adds	r3, r7, #3
 80033cc:	781b      	ldrb	r3, [r3, #0]
 80033ce:	2207      	movs	r2, #7
 80033d0:	4013      	ands	r3, r2
 80033d2:	b2da      	uxtb	r2, r3
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80033d8:	687a      	ldr	r2, [r7, #4]
 80033da:	23a5      	movs	r3, #165	@ 0xa5
 80033dc:	009b      	lsls	r3, r3, #2
 80033de:	5cd3      	ldrb	r3, [r2, r3]
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	d101      	bne.n	80033e8 <HAL_PCD_EP_Close+0x7a>
 80033e4:	2302      	movs	r3, #2
 80033e6:	e011      	b.n	800340c <HAL_PCD_EP_Close+0x9e>
 80033e8:	687a      	ldr	r2, [r7, #4]
 80033ea:	23a5      	movs	r3, #165	@ 0xa5
 80033ec:	009b      	lsls	r3, r3, #2
 80033ee:	2101      	movs	r1, #1
 80033f0:	54d1      	strb	r1, [r2, r3]
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	68fa      	ldr	r2, [r7, #12]
 80033f8:	0011      	movs	r1, r2
 80033fa:	0018      	movs	r0, r3
 80033fc:	f005 f924 	bl	8008648 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003400:	687a      	ldr	r2, [r7, #4]
 8003402:	23a5      	movs	r3, #165	@ 0xa5
 8003404:	009b      	lsls	r3, r3, #2
 8003406:	2100      	movs	r1, #0
 8003408:	54d1      	strb	r1, [r2, r3]
  return HAL_OK;
 800340a:	2300      	movs	r3, #0
}
 800340c:	0018      	movs	r0, r3
 800340e:	46bd      	mov	sp, r7
 8003410:	b004      	add	sp, #16
 8003412:	bd80      	pop	{r7, pc}

08003414 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b086      	sub	sp, #24
 8003418:	af00      	add	r7, sp, #0
 800341a:	60f8      	str	r0, [r7, #12]
 800341c:	607a      	str	r2, [r7, #4]
 800341e:	603b      	str	r3, [r7, #0]
 8003420:	200b      	movs	r0, #11
 8003422:	183b      	adds	r3, r7, r0
 8003424:	1c0a      	adds	r2, r1, #0
 8003426:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003428:	0001      	movs	r1, r0
 800342a:	187b      	adds	r3, r7, r1
 800342c:	781b      	ldrb	r3, [r3, #0]
 800342e:	2207      	movs	r2, #7
 8003430:	401a      	ands	r2, r3
 8003432:	0013      	movs	r3, r2
 8003434:	009b      	lsls	r3, r3, #2
 8003436:	189b      	adds	r3, r3, r2
 8003438:	00db      	lsls	r3, r3, #3
 800343a:	3351      	adds	r3, #81	@ 0x51
 800343c:	33ff      	adds	r3, #255	@ 0xff
 800343e:	68fa      	ldr	r2, [r7, #12]
 8003440:	18d3      	adds	r3, r2, r3
 8003442:	3304      	adds	r3, #4
 8003444:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003446:	697b      	ldr	r3, [r7, #20]
 8003448:	687a      	ldr	r2, [r7, #4]
 800344a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	683a      	ldr	r2, [r7, #0]
 8003450:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	2200      	movs	r2, #0
 8003456:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8003458:	697b      	ldr	r3, [r7, #20]
 800345a:	2200      	movs	r2, #0
 800345c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800345e:	187b      	adds	r3, r7, r1
 8003460:	781b      	ldrb	r3, [r3, #0]
 8003462:	2207      	movs	r2, #7
 8003464:	4013      	ands	r3, r2
 8003466:	b2da      	uxtb	r2, r3
 8003468:	697b      	ldr	r3, [r7, #20]
 800346a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	697a      	ldr	r2, [r7, #20]
 8003472:	0011      	movs	r1, r2
 8003474:	0018      	movs	r0, r3
 8003476:	f005 fa4d 	bl	8008914 <USB_EPStartXfer>

  return HAL_OK;
 800347a:	2300      	movs	r3, #0
}
 800347c:	0018      	movs	r0, r3
 800347e:	46bd      	mov	sp, r7
 8003480:	b006      	add	sp, #24
 8003482:	bd80      	pop	{r7, pc}

08003484 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b082      	sub	sp, #8
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
 800348c:	000a      	movs	r2, r1
 800348e:	1cfb      	adds	r3, r7, #3
 8003490:	701a      	strb	r2, [r3, #0]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003492:	1cfb      	adds	r3, r7, #3
 8003494:	781b      	ldrb	r3, [r3, #0]
 8003496:	2207      	movs	r2, #7
 8003498:	401a      	ands	r2, r3
 800349a:	6878      	ldr	r0, [r7, #4]
 800349c:	23b8      	movs	r3, #184	@ 0xb8
 800349e:	0059      	lsls	r1, r3, #1
 80034a0:	0013      	movs	r3, r2
 80034a2:	009b      	lsls	r3, r3, #2
 80034a4:	189b      	adds	r3, r3, r2
 80034a6:	00db      	lsls	r3, r3, #3
 80034a8:	18c3      	adds	r3, r0, r3
 80034aa:	185b      	adds	r3, r3, r1
 80034ac:	681b      	ldr	r3, [r3, #0]
}
 80034ae:	0018      	movs	r0, r3
 80034b0:	46bd      	mov	sp, r7
 80034b2:	b002      	add	sp, #8
 80034b4:	bd80      	pop	{r7, pc}

080034b6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80034b6:	b580      	push	{r7, lr}
 80034b8:	b086      	sub	sp, #24
 80034ba:	af00      	add	r7, sp, #0
 80034bc:	60f8      	str	r0, [r7, #12]
 80034be:	607a      	str	r2, [r7, #4]
 80034c0:	603b      	str	r3, [r7, #0]
 80034c2:	200b      	movs	r0, #11
 80034c4:	183b      	adds	r3, r7, r0
 80034c6:	1c0a      	adds	r2, r1, #0
 80034c8:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80034ca:	183b      	adds	r3, r7, r0
 80034cc:	781b      	ldrb	r3, [r3, #0]
 80034ce:	2207      	movs	r2, #7
 80034d0:	401a      	ands	r2, r3
 80034d2:	0013      	movs	r3, r2
 80034d4:	009b      	lsls	r3, r3, #2
 80034d6:	189b      	adds	r3, r3, r2
 80034d8:	00db      	lsls	r3, r3, #3
 80034da:	3310      	adds	r3, #16
 80034dc:	68fa      	ldr	r2, [r7, #12]
 80034de:	18d3      	adds	r3, r2, r3
 80034e0:	3304      	adds	r3, #4
 80034e2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	687a      	ldr	r2, [r7, #4]
 80034e8:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	683a      	ldr	r2, [r7, #0]
 80034ee:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	2224      	movs	r2, #36	@ 0x24
 80034f4:	2101      	movs	r1, #1
 80034f6:	5499      	strb	r1, [r3, r2]
  ep->xfer_len_db = len;
 80034f8:	697b      	ldr	r3, [r7, #20]
 80034fa:	683a      	ldr	r2, [r7, #0]
 80034fc:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	2200      	movs	r2, #0
 8003502:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	2201      	movs	r2, #1
 8003508:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800350a:	183b      	adds	r3, r7, r0
 800350c:	781b      	ldrb	r3, [r3, #0]
 800350e:	2207      	movs	r2, #7
 8003510:	4013      	ands	r3, r2
 8003512:	b2da      	uxtb	r2, r3
 8003514:	697b      	ldr	r3, [r7, #20]
 8003516:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	697a      	ldr	r2, [r7, #20]
 800351e:	0011      	movs	r1, r2
 8003520:	0018      	movs	r0, r3
 8003522:	f005 f9f7 	bl	8008914 <USB_EPStartXfer>

  return HAL_OK;
 8003526:	2300      	movs	r3, #0
}
 8003528:	0018      	movs	r0, r3
 800352a:	46bd      	mov	sp, r7
 800352c:	b006      	add	sp, #24
 800352e:	bd80      	pop	{r7, pc}

08003530 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b084      	sub	sp, #16
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
 8003538:	000a      	movs	r2, r1
 800353a:	1cfb      	adds	r3, r7, #3
 800353c:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800353e:	1cfb      	adds	r3, r7, #3
 8003540:	781b      	ldrb	r3, [r3, #0]
 8003542:	2207      	movs	r2, #7
 8003544:	4013      	ands	r3, r2
 8003546:	687a      	ldr	r2, [r7, #4]
 8003548:	7912      	ldrb	r2, [r2, #4]
 800354a:	4293      	cmp	r3, r2
 800354c:	d901      	bls.n	8003552 <HAL_PCD_EP_SetStall+0x22>
  {
    return HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	e048      	b.n	80035e4 <HAL_PCD_EP_SetStall+0xb4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003552:	1cfb      	adds	r3, r7, #3
 8003554:	781b      	ldrb	r3, [r3, #0]
 8003556:	b25b      	sxtb	r3, r3
 8003558:	2b00      	cmp	r3, #0
 800355a:	da10      	bge.n	800357e <HAL_PCD_EP_SetStall+0x4e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800355c:	1cfb      	adds	r3, r7, #3
 800355e:	781b      	ldrb	r3, [r3, #0]
 8003560:	2207      	movs	r2, #7
 8003562:	401a      	ands	r2, r3
 8003564:	0013      	movs	r3, r2
 8003566:	009b      	lsls	r3, r3, #2
 8003568:	189b      	adds	r3, r3, r2
 800356a:	00db      	lsls	r3, r3, #3
 800356c:	3310      	adds	r3, #16
 800356e:	687a      	ldr	r2, [r7, #4]
 8003570:	18d3      	adds	r3, r2, r3
 8003572:	3304      	adds	r3, #4
 8003574:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2201      	movs	r2, #1
 800357a:	705a      	strb	r2, [r3, #1]
 800357c:	e00e      	b.n	800359c <HAL_PCD_EP_SetStall+0x6c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800357e:	1cfb      	adds	r3, r7, #3
 8003580:	781a      	ldrb	r2, [r3, #0]
 8003582:	0013      	movs	r3, r2
 8003584:	009b      	lsls	r3, r3, #2
 8003586:	189b      	adds	r3, r3, r2
 8003588:	00db      	lsls	r3, r3, #3
 800358a:	3351      	adds	r3, #81	@ 0x51
 800358c:	33ff      	adds	r3, #255	@ 0xff
 800358e:	687a      	ldr	r2, [r7, #4]
 8003590:	18d3      	adds	r3, r2, r3
 8003592:	3304      	adds	r3, #4
 8003594:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	2200      	movs	r2, #0
 800359a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	2201      	movs	r2, #1
 80035a0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80035a2:	1cfb      	adds	r3, r7, #3
 80035a4:	781b      	ldrb	r3, [r3, #0]
 80035a6:	2207      	movs	r2, #7
 80035a8:	4013      	ands	r3, r2
 80035aa:	b2da      	uxtb	r2, r3
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80035b0:	687a      	ldr	r2, [r7, #4]
 80035b2:	23a5      	movs	r3, #165	@ 0xa5
 80035b4:	009b      	lsls	r3, r3, #2
 80035b6:	5cd3      	ldrb	r3, [r2, r3]
 80035b8:	2b01      	cmp	r3, #1
 80035ba:	d101      	bne.n	80035c0 <HAL_PCD_EP_SetStall+0x90>
 80035bc:	2302      	movs	r3, #2
 80035be:	e011      	b.n	80035e4 <HAL_PCD_EP_SetStall+0xb4>
 80035c0:	687a      	ldr	r2, [r7, #4]
 80035c2:	23a5      	movs	r3, #165	@ 0xa5
 80035c4:	009b      	lsls	r3, r3, #2
 80035c6:	2101      	movs	r1, #1
 80035c8:	54d1      	strb	r1, [r2, r3]

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	68fa      	ldr	r2, [r7, #12]
 80035d0:	0011      	movs	r1, r2
 80035d2:	0018      	movs	r0, r3
 80035d4:	f006 f9b4 	bl	8009940 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 80035d8:	687a      	ldr	r2, [r7, #4]
 80035da:	23a5      	movs	r3, #165	@ 0xa5
 80035dc:	009b      	lsls	r3, r3, #2
 80035de:	2100      	movs	r1, #0
 80035e0:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 80035e2:	2300      	movs	r3, #0
}
 80035e4:	0018      	movs	r0, r3
 80035e6:	46bd      	mov	sp, r7
 80035e8:	b004      	add	sp, #16
 80035ea:	bd80      	pop	{r7, pc}

080035ec <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b084      	sub	sp, #16
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
 80035f4:	000a      	movs	r2, r1
 80035f6:	1cfb      	adds	r3, r7, #3
 80035f8:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80035fa:	1cfb      	adds	r3, r7, #3
 80035fc:	781b      	ldrb	r3, [r3, #0]
 80035fe:	220f      	movs	r2, #15
 8003600:	4013      	ands	r3, r2
 8003602:	687a      	ldr	r2, [r7, #4]
 8003604:	7912      	ldrb	r2, [r2, #4]
 8003606:	4293      	cmp	r3, r2
 8003608:	d901      	bls.n	800360e <HAL_PCD_EP_ClrStall+0x22>
  {
    return HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	e04a      	b.n	80036a4 <HAL_PCD_EP_ClrStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800360e:	1cfb      	adds	r3, r7, #3
 8003610:	781b      	ldrb	r3, [r3, #0]
 8003612:	b25b      	sxtb	r3, r3
 8003614:	2b00      	cmp	r3, #0
 8003616:	da10      	bge.n	800363a <HAL_PCD_EP_ClrStall+0x4e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003618:	1cfb      	adds	r3, r7, #3
 800361a:	781b      	ldrb	r3, [r3, #0]
 800361c:	2207      	movs	r2, #7
 800361e:	401a      	ands	r2, r3
 8003620:	0013      	movs	r3, r2
 8003622:	009b      	lsls	r3, r3, #2
 8003624:	189b      	adds	r3, r3, r2
 8003626:	00db      	lsls	r3, r3, #3
 8003628:	3310      	adds	r3, #16
 800362a:	687a      	ldr	r2, [r7, #4]
 800362c:	18d3      	adds	r3, r2, r3
 800362e:	3304      	adds	r3, #4
 8003630:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	2201      	movs	r2, #1
 8003636:	705a      	strb	r2, [r3, #1]
 8003638:	e010      	b.n	800365c <HAL_PCD_EP_ClrStall+0x70>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800363a:	1cfb      	adds	r3, r7, #3
 800363c:	781b      	ldrb	r3, [r3, #0]
 800363e:	2207      	movs	r2, #7
 8003640:	401a      	ands	r2, r3
 8003642:	0013      	movs	r3, r2
 8003644:	009b      	lsls	r3, r3, #2
 8003646:	189b      	adds	r3, r3, r2
 8003648:	00db      	lsls	r3, r3, #3
 800364a:	3351      	adds	r3, #81	@ 0x51
 800364c:	33ff      	adds	r3, #255	@ 0xff
 800364e:	687a      	ldr	r2, [r7, #4]
 8003650:	18d3      	adds	r3, r2, r3
 8003652:	3304      	adds	r3, #4
 8003654:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	2200      	movs	r2, #0
 800365a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	2200      	movs	r2, #0
 8003660:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003662:	1cfb      	adds	r3, r7, #3
 8003664:	781b      	ldrb	r3, [r3, #0]
 8003666:	2207      	movs	r2, #7
 8003668:	4013      	ands	r3, r2
 800366a:	b2da      	uxtb	r2, r3
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003670:	687a      	ldr	r2, [r7, #4]
 8003672:	23a5      	movs	r3, #165	@ 0xa5
 8003674:	009b      	lsls	r3, r3, #2
 8003676:	5cd3      	ldrb	r3, [r2, r3]
 8003678:	2b01      	cmp	r3, #1
 800367a:	d101      	bne.n	8003680 <HAL_PCD_EP_ClrStall+0x94>
 800367c:	2302      	movs	r3, #2
 800367e:	e011      	b.n	80036a4 <HAL_PCD_EP_ClrStall+0xb8>
 8003680:	687a      	ldr	r2, [r7, #4]
 8003682:	23a5      	movs	r3, #165	@ 0xa5
 8003684:	009b      	lsls	r3, r3, #2
 8003686:	2101      	movs	r1, #1
 8003688:	54d1      	strb	r1, [r2, r3]
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	68fa      	ldr	r2, [r7, #12]
 8003690:	0011      	movs	r1, r2
 8003692:	0018      	movs	r0, r3
 8003694:	f006 f996 	bl	80099c4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003698:	687a      	ldr	r2, [r7, #4]
 800369a:	23a5      	movs	r3, #165	@ 0xa5
 800369c:	009b      	lsls	r3, r3, #2
 800369e:	2100      	movs	r1, #0
 80036a0:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 80036a2:	2300      	movs	r3, #0
}
 80036a4:	0018      	movs	r0, r3
 80036a6:	46bd      	mov	sp, r7
 80036a8:	b004      	add	sp, #16
 80036aa:	bd80      	pop	{r7, pc}

080036ac <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80036ac:	b5b0      	push	{r4, r5, r7, lr}
 80036ae:	b08e      	sub	sp, #56	@ 0x38
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80036b4:	e355      	b.n	8003d62 <PCD_EP_ISR_Handler+0x6b6>
  {
    wIstr = (uint16_t)hpcd->Instance->ISTR;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80036bc:	2022      	movs	r0, #34	@ 0x22
 80036be:	183b      	adds	r3, r7, r0
 80036c0:	801a      	strh	r2, [r3, #0]

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_IDN);
 80036c2:	183b      	adds	r3, r7, r0
 80036c4:	881b      	ldrh	r3, [r3, #0]
 80036c6:	b2da      	uxtb	r2, r3
 80036c8:	2421      	movs	r4, #33	@ 0x21
 80036ca:	193b      	adds	r3, r7, r4
 80036cc:	210f      	movs	r1, #15
 80036ce:	400a      	ands	r2, r1
 80036d0:	701a      	strb	r2, [r3, #0]

    if (epindex == 0U)
 80036d2:	193b      	adds	r3, r7, r4
 80036d4:	781b      	ldrb	r3, [r3, #0]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d000      	beq.n	80036dc <PCD_EP_ISR_Handler+0x30>
 80036da:	e12b      	b.n	8003934 <PCD_EP_ISR_Handler+0x288>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80036dc:	183b      	adds	r3, r7, r0
 80036de:	881b      	ldrh	r3, [r3, #0]
 80036e0:	2210      	movs	r2, #16
 80036e2:	4013      	ands	r3, r2
 80036e4:	d140      	bne.n	8003768 <PCD_EP_ISR_Handler+0xbc>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4ac5      	ldr	r2, [pc, #788]	@ (8003a04 <PCD_EP_ISR_Handler+0x358>)
 80036ee:	4013      	ands	r3, r2
 80036f0:	60bb      	str	r3, [r7, #8]
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	68ba      	ldr	r2, [r7, #8]
 80036f8:	2180      	movs	r1, #128	@ 0x80
 80036fa:	0209      	lsls	r1, r1, #8
 80036fc:	430a      	orrs	r2, r1
 80036fe:	601a      	str	r2, [r3, #0]
        ep = &hpcd->IN_ep[0];
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	3314      	adds	r3, #20
 8003704:	637b      	str	r3, [r7, #52]	@ 0x34

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003706:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003708:	781b      	ldrb	r3, [r3, #0]
 800370a:	00db      	lsls	r3, r3, #3
 800370c:	4abe      	ldr	r2, [pc, #760]	@ (8003a08 <PCD_EP_ISR_Handler+0x35c>)
 800370e:	4694      	mov	ip, r2
 8003710:	4463      	add	r3, ip
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	0c1b      	lsrs	r3, r3, #16
 8003716:	059b      	lsls	r3, r3, #22
 8003718:	0d9a      	lsrs	r2, r3, #22
 800371a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800371c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800371e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003720:	695a      	ldr	r2, [r3, #20]
 8003722:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003724:	69db      	ldr	r3, [r3, #28]
 8003726:	18d2      	adds	r2, r2, r3
 8003728:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800372a:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2100      	movs	r1, #0
 8003730:	0018      	movs	r0, r3
 8003732:	f008 fffd 	bl	800c730 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	7c5b      	ldrb	r3, [r3, #17]
 800373a:	b2db      	uxtb	r3, r3
 800373c:	2b00      	cmp	r3, #0
 800373e:	d100      	bne.n	8003742 <PCD_EP_ISR_Handler+0x96>
 8003740:	e30f      	b.n	8003d62 <PCD_EP_ISR_Handler+0x6b6>
 8003742:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003744:	699b      	ldr	r3, [r3, #24]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d000      	beq.n	800374c <PCD_EP_ISR_Handler+0xa0>
 800374a:	e30a      	b.n	8003d62 <PCD_EP_ISR_Handler+0x6b6>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	7c5b      	ldrb	r3, [r3, #17]
 8003750:	b2db      	uxtb	r3, r3
 8003752:	2280      	movs	r2, #128	@ 0x80
 8003754:	4252      	negs	r2, r2
 8003756:	4313      	orrs	r3, r2
 8003758:	b2da      	uxtb	r2, r3
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	64da      	str	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2200      	movs	r2, #0
 8003764:	745a      	strb	r2, [r3, #17]
 8003766:	e2fc      	b.n	8003d62 <PCD_EP_ISR_Handler+0x6b6>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	3355      	adds	r3, #85	@ 0x55
 800376c:	33ff      	adds	r3, #255	@ 0xff
 800376e:	637b      	str	r3, [r7, #52]	@ 0x34
        wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	681a      	ldr	r2, [r3, #0]
 8003776:	2132      	movs	r1, #50	@ 0x32
 8003778:	187b      	adds	r3, r7, r1
 800377a:	801a      	strh	r2, [r3, #0]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800377c:	187b      	adds	r3, r7, r1
 800377e:	881a      	ldrh	r2, [r3, #0]
 8003780:	2380      	movs	r3, #128	@ 0x80
 8003782:	011b      	lsls	r3, r3, #4
 8003784:	4013      	ands	r3, r2
 8003786:	d029      	beq.n	80037dc <PCD_EP_ISR_Handler+0x130>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800378e:	781b      	ldrb	r3, [r3, #0]
 8003790:	0019      	movs	r1, r3
 8003792:	0010      	movs	r0, r2
 8003794:	f7ff fab4 	bl	8002d00 <PCD_GET_EP_RX_CNT>
 8003798:	0003      	movs	r3, r0
 800379a:	001a      	movs	r2, r3
 800379c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800379e:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6818      	ldr	r0, [r3, #0]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	22a7      	movs	r2, #167	@ 0xa7
 80037a8:	0092      	lsls	r2, r2, #2
 80037aa:	1899      	adds	r1, r3, r2
 80037ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037ae:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80037b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037b2:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80037b4:	b29b      	uxth	r3, r3
 80037b6:	f006 fa3d 	bl	8009c34 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a92      	ldr	r2, [pc, #584]	@ (8003a0c <PCD_EP_ISR_Handler+0x360>)
 80037c2:	4013      	ands	r3, r2
 80037c4:	60fb      	str	r3, [r7, #12]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	68fa      	ldr	r2, [r7, #12]
 80037cc:	2180      	movs	r1, #128	@ 0x80
 80037ce:	430a      	orrs	r2, r1
 80037d0:	601a      	str	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	0018      	movs	r0, r3
 80037d6:	f008 ff75 	bl	800c6c4 <HAL_PCD_SetupStageCallback>
 80037da:	e2c2      	b.n	8003d62 <PCD_EP_ISR_Handler+0x6b6>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_VTRX) != 0U)
 80037dc:	2332      	movs	r3, #50	@ 0x32
 80037de:	18fb      	adds	r3, r7, r3
 80037e0:	2200      	movs	r2, #0
 80037e2:	5e9b      	ldrsh	r3, [r3, r2]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	db00      	blt.n	80037ea <PCD_EP_ISR_Handler+0x13e>
 80037e8:	e2bb      	b.n	8003d62 <PCD_EP_ISR_Handler+0x6b6>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a86      	ldr	r2, [pc, #536]	@ (8003a0c <PCD_EP_ISR_Handler+0x360>)
 80037f2:	4013      	ands	r3, r2
 80037f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80037fc:	2180      	movs	r1, #128	@ 0x80
 80037fe:	430a      	orrs	r2, r1
 8003800:	601a      	str	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003808:	781b      	ldrb	r3, [r3, #0]
 800380a:	0019      	movs	r1, r3
 800380c:	0010      	movs	r0, r2
 800380e:	f7ff fa77 	bl	8002d00 <PCD_GET_EP_RX_CNT>
 8003812:	0003      	movs	r3, r0
 8003814:	001a      	movs	r2, r3
 8003816:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003818:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800381a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800381c:	69db      	ldr	r3, [r3, #28]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d01a      	beq.n	8003858 <PCD_EP_ISR_Handler+0x1ac>
 8003822:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003824:	695b      	ldr	r3, [r3, #20]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d016      	beq.n	8003858 <PCD_EP_ISR_Handler+0x1ac>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6818      	ldr	r0, [r3, #0]
 800382e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003830:	6959      	ldr	r1, [r3, #20]
 8003832:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003834:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8003836:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003838:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800383a:	b29b      	uxth	r3, r3
 800383c:	f006 f9fa 	bl	8009c34 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8003840:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003842:	695a      	ldr	r2, [r3, #20]
 8003844:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003846:	69db      	ldr	r3, [r3, #28]
 8003848:	18d2      	adds	r2, r2, r3
 800384a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800384c:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2100      	movs	r1, #0
 8003852:	0018      	movs	r0, r3
 8003854:	f008 ff4b 	bl	800c6ee <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	2132      	movs	r1, #50	@ 0x32
 8003860:	187b      	adds	r3, r7, r1
 8003862:	801a      	strh	r2, [r3, #0]

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8003864:	187b      	adds	r3, r7, r1
 8003866:	881a      	ldrh	r2, [r3, #0]
 8003868:	2380      	movs	r3, #128	@ 0x80
 800386a:	011b      	lsls	r3, r3, #4
 800386c:	4013      	ands	r3, r2
 800386e:	d000      	beq.n	8003872 <PCD_EP_ISR_Handler+0x1c6>
 8003870:	e277      	b.n	8003d62 <PCD_EP_ISR_Handler+0x6b6>
 8003872:	187b      	adds	r3, r7, r1
 8003874:	881a      	ldrh	r2, [r3, #0]
 8003876:	23c0      	movs	r3, #192	@ 0xc0
 8003878:	019b      	lsls	r3, r3, #6
 800387a:	401a      	ands	r2, r3
 800387c:	23c0      	movs	r3, #192	@ 0xc0
 800387e:	019b      	lsls	r3, r3, #6
 8003880:	429a      	cmp	r2, r3
 8003882:	d100      	bne.n	8003886 <PCD_EP_ISR_Handler+0x1da>
 8003884:	e26d      	b.n	8003d62 <PCD_EP_ISR_Handler+0x6b6>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8003886:	4b60      	ldr	r3, [pc, #384]	@ (8003a08 <PCD_EP_ISR_Handler+0x35c>)
 8003888:	685a      	ldr	r2, [r3, #4]
 800388a:	4b5f      	ldr	r3, [pc, #380]	@ (8003a08 <PCD_EP_ISR_Handler+0x35c>)
 800388c:	0192      	lsls	r2, r2, #6
 800388e:	0992      	lsrs	r2, r2, #6
 8003890:	605a      	str	r2, [r3, #4]
 8003892:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003894:	691b      	ldr	r3, [r3, #16]
 8003896:	2b3e      	cmp	r3, #62	@ 0x3e
 8003898:	d916      	bls.n	80038c8 <PCD_EP_ISR_Handler+0x21c>
 800389a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800389c:	691b      	ldr	r3, [r3, #16]
 800389e:	095b      	lsrs	r3, r3, #5
 80038a0:	617b      	str	r3, [r7, #20]
 80038a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038a4:	691b      	ldr	r3, [r3, #16]
 80038a6:	221f      	movs	r2, #31
 80038a8:	4013      	ands	r3, r2
 80038aa:	d102      	bne.n	80038b2 <PCD_EP_ISR_Handler+0x206>
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	3b01      	subs	r3, #1
 80038b0:	617b      	str	r3, [r7, #20]
 80038b2:	4b55      	ldr	r3, [pc, #340]	@ (8003a08 <PCD_EP_ISR_Handler+0x35c>)
 80038b4:	685a      	ldr	r2, [r3, #4]
 80038b6:	697b      	ldr	r3, [r7, #20]
 80038b8:	069b      	lsls	r3, r3, #26
 80038ba:	431a      	orrs	r2, r3
 80038bc:	4b52      	ldr	r3, [pc, #328]	@ (8003a08 <PCD_EP_ISR_Handler+0x35c>)
 80038be:	2180      	movs	r1, #128	@ 0x80
 80038c0:	0609      	lsls	r1, r1, #24
 80038c2:	430a      	orrs	r2, r1
 80038c4:	605a      	str	r2, [r3, #4]
 80038c6:	e01e      	b.n	8003906 <PCD_EP_ISR_Handler+0x25a>
 80038c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038ca:	691b      	ldr	r3, [r3, #16]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d107      	bne.n	80038e0 <PCD_EP_ISR_Handler+0x234>
 80038d0:	4b4d      	ldr	r3, [pc, #308]	@ (8003a08 <PCD_EP_ISR_Handler+0x35c>)
 80038d2:	685a      	ldr	r2, [r3, #4]
 80038d4:	4b4c      	ldr	r3, [pc, #304]	@ (8003a08 <PCD_EP_ISR_Handler+0x35c>)
 80038d6:	2180      	movs	r1, #128	@ 0x80
 80038d8:	0609      	lsls	r1, r1, #24
 80038da:	430a      	orrs	r2, r1
 80038dc:	605a      	str	r2, [r3, #4]
 80038de:	e012      	b.n	8003906 <PCD_EP_ISR_Handler+0x25a>
 80038e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038e2:	691b      	ldr	r3, [r3, #16]
 80038e4:	085b      	lsrs	r3, r3, #1
 80038e6:	617b      	str	r3, [r7, #20]
 80038e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038ea:	691b      	ldr	r3, [r3, #16]
 80038ec:	2201      	movs	r2, #1
 80038ee:	4013      	ands	r3, r2
 80038f0:	d002      	beq.n	80038f8 <PCD_EP_ISR_Handler+0x24c>
 80038f2:	697b      	ldr	r3, [r7, #20]
 80038f4:	3301      	adds	r3, #1
 80038f6:	617b      	str	r3, [r7, #20]
 80038f8:	4b43      	ldr	r3, [pc, #268]	@ (8003a08 <PCD_EP_ISR_Handler+0x35c>)
 80038fa:	6859      	ldr	r1, [r3, #4]
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	069a      	lsls	r2, r3, #26
 8003900:	4b41      	ldr	r3, [pc, #260]	@ (8003a08 <PCD_EP_ISR_Handler+0x35c>)
 8003902:	430a      	orrs	r2, r1
 8003904:	605a      	str	r2, [r3, #4]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4a40      	ldr	r2, [pc, #256]	@ (8003a10 <PCD_EP_ISR_Handler+0x364>)
 800390e:	4013      	ands	r3, r2
 8003910:	613b      	str	r3, [r7, #16]
 8003912:	693b      	ldr	r3, [r7, #16]
 8003914:	2280      	movs	r2, #128	@ 0x80
 8003916:	0152      	lsls	r2, r2, #5
 8003918:	4053      	eors	r3, r2
 800391a:	613b      	str	r3, [r7, #16]
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	2280      	movs	r2, #128	@ 0x80
 8003920:	0192      	lsls	r2, r2, #6
 8003922:	4053      	eors	r3, r2
 8003924:	613b      	str	r3, [r7, #16]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	693a      	ldr	r2, [r7, #16]
 800392c:	4939      	ldr	r1, [pc, #228]	@ (8003a14 <PCD_EP_ISR_Handler+0x368>)
 800392e:	430a      	orrs	r2, r1
 8003930:	601a      	str	r2, [r3, #0]
 8003932:	e216      	b.n	8003d62 <PCD_EP_ISR_Handler+0x6b6>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	001a      	movs	r2, r3
 800393a:	2121      	movs	r1, #33	@ 0x21
 800393c:	187b      	adds	r3, r7, r1
 800393e:	781b      	ldrb	r3, [r3, #0]
 8003940:	009b      	lsls	r3, r3, #2
 8003942:	18d3      	adds	r3, r2, r3
 8003944:	681a      	ldr	r2, [r3, #0]
 8003946:	2032      	movs	r0, #50	@ 0x32
 8003948:	183b      	adds	r3, r7, r0
 800394a:	801a      	strh	r2, [r3, #0]

      if ((wEPVal & USB_EP_VTRX) != 0U)
 800394c:	183b      	adds	r3, r7, r0
 800394e:	2200      	movs	r2, #0
 8003950:	5e9b      	ldrsh	r3, [r3, r2]
 8003952:	2b00      	cmp	r3, #0
 8003954:	db00      	blt.n	8003958 <PCD_EP_ISR_Handler+0x2ac>
 8003956:	e0e0      	b.n	8003b1a <PCD_EP_ISR_Handler+0x46e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	001a      	movs	r2, r3
 800395e:	187b      	adds	r3, r7, r1
 8003960:	781b      	ldrb	r3, [r3, #0]
 8003962:	009b      	lsls	r3, r3, #2
 8003964:	18d3      	adds	r3, r2, r3
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a28      	ldr	r2, [pc, #160]	@ (8003a0c <PCD_EP_ISR_Handler+0x360>)
 800396a:	4013      	ands	r3, r2
 800396c:	61fb      	str	r3, [r7, #28]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	001a      	movs	r2, r3
 8003974:	0008      	movs	r0, r1
 8003976:	187b      	adds	r3, r7, r1
 8003978:	781b      	ldrb	r3, [r3, #0]
 800397a:	009b      	lsls	r3, r3, #2
 800397c:	18d3      	adds	r3, r2, r3
 800397e:	69fa      	ldr	r2, [r7, #28]
 8003980:	2180      	movs	r1, #128	@ 0x80
 8003982:	430a      	orrs	r2, r1
 8003984:	601a      	str	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8003986:	183b      	adds	r3, r7, r0
 8003988:	781a      	ldrb	r2, [r3, #0]
 800398a:	0013      	movs	r3, r2
 800398c:	009b      	lsls	r3, r3, #2
 800398e:	189b      	adds	r3, r3, r2
 8003990:	00db      	lsls	r3, r3, #3
 8003992:	3351      	adds	r3, #81	@ 0x51
 8003994:	33ff      	adds	r3, #255	@ 0xff
 8003996:	687a      	ldr	r2, [r7, #4]
 8003998:	18d3      	adds	r3, r2, r3
 800399a:	3304      	adds	r3, #4
 800399c:	637b      	str	r3, [r7, #52]	@ 0x34

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800399e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039a0:	7b1b      	ldrb	r3, [r3, #12]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d11c      	bne.n	80039e0 <PCD_EP_ISR_Handler+0x334>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681a      	ldr	r2, [r3, #0]
 80039aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039ac:	781b      	ldrb	r3, [r3, #0]
 80039ae:	2524      	movs	r5, #36	@ 0x24
 80039b0:	197c      	adds	r4, r7, r5
 80039b2:	0019      	movs	r1, r3
 80039b4:	0010      	movs	r0, r2
 80039b6:	f7ff f9a3 	bl	8002d00 <PCD_GET_EP_RX_CNT>
 80039ba:	0003      	movs	r3, r0
 80039bc:	8023      	strh	r3, [r4, #0]

          if (count != 0U)
 80039be:	002c      	movs	r4, r5
 80039c0:	193b      	adds	r3, r7, r4
 80039c2:	881b      	ldrh	r3, [r3, #0]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d100      	bne.n	80039ca <PCD_EP_ISR_Handler+0x31e>
 80039c8:	e07f      	b.n	8003aca <PCD_EP_ISR_Handler+0x41e>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6818      	ldr	r0, [r3, #0]
 80039ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039d0:	6959      	ldr	r1, [r3, #20]
 80039d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039d4:	88da      	ldrh	r2, [r3, #6]
 80039d6:	193b      	adds	r3, r7, r4
 80039d8:	881b      	ldrh	r3, [r3, #0]
 80039da:	f006 f92b 	bl	8009c34 <USB_ReadPMA>
 80039de:	e074      	b.n	8003aca <PCD_EP_ISR_Handler+0x41e>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80039e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039e2:	78db      	ldrb	r3, [r3, #3]
 80039e4:	2b02      	cmp	r3, #2
 80039e6:	d117      	bne.n	8003a18 <PCD_EP_ISR_Handler+0x36c>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80039e8:	2324      	movs	r3, #36	@ 0x24
 80039ea:	18fc      	adds	r4, r7, r3
 80039ec:	2332      	movs	r3, #50	@ 0x32
 80039ee:	18fb      	adds	r3, r7, r3
 80039f0:	881a      	ldrh	r2, [r3, #0]
 80039f2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	0018      	movs	r0, r3
 80039f8:	f000 f9c8 	bl	8003d8c <HAL_PCD_EP_DB_Receive>
 80039fc:	0003      	movs	r3, r0
 80039fe:	8023      	strh	r3, [r4, #0]
 8003a00:	e063      	b.n	8003aca <PCD_EP_ISR_Handler+0x41e>
 8003a02:	46c0      	nop			@ (mov r8, r8)
 8003a04:	07ff8f0f 	.word	0x07ff8f0f
 8003a08:	40009800 	.word	0x40009800
 8003a0c:	07ff0f8f 	.word	0x07ff0f8f
 8003a10:	07ffbf8f 	.word	0x07ffbf8f
 8003a14:	00008080 	.word	0x00008080
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	001a      	movs	r2, r3
 8003a1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a20:	781b      	ldrb	r3, [r3, #0]
 8003a22:	009b      	lsls	r3, r3, #2
 8003a24:	18d3      	adds	r3, r2, r3
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4ad4      	ldr	r2, [pc, #848]	@ (8003d7c <PCD_EP_ISR_Handler+0x6d0>)
 8003a2a:	4013      	ands	r3, r2
 8003a2c:	61bb      	str	r3, [r7, #24]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	001a      	movs	r2, r3
 8003a34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a36:	781b      	ldrb	r3, [r3, #0]
 8003a38:	009b      	lsls	r3, r3, #2
 8003a3a:	18d3      	adds	r3, r2, r3
 8003a3c:	69ba      	ldr	r2, [r7, #24]
 8003a3e:	49d0      	ldr	r1, [pc, #832]	@ (8003d80 <PCD_EP_ISR_Handler+0x6d4>)
 8003a40:	430a      	orrs	r2, r1
 8003a42:	601a      	str	r2, [r3, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	001a      	movs	r2, r3
 8003a4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a4c:	781b      	ldrb	r3, [r3, #0]
 8003a4e:	009b      	lsls	r3, r3, #2
 8003a50:	18d3      	adds	r3, r2, r3
 8003a52:	681a      	ldr	r2, [r3, #0]
 8003a54:	2380      	movs	r3, #128	@ 0x80
 8003a56:	01db      	lsls	r3, r3, #7
 8003a58:	4013      	ands	r3, r2
 8003a5a:	d01b      	beq.n	8003a94 <PCD_EP_ISR_Handler+0x3e8>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a62:	781b      	ldrb	r3, [r3, #0]
 8003a64:	2524      	movs	r5, #36	@ 0x24
 8003a66:	197c      	adds	r4, r7, r5
 8003a68:	0019      	movs	r1, r3
 8003a6a:	0010      	movs	r0, r2
 8003a6c:	f7ff f96a 	bl	8002d44 <PCD_GET_EP_DBUF0_CNT>
 8003a70:	0003      	movs	r3, r0
 8003a72:	8023      	strh	r3, [r4, #0]

              if (count != 0U)
 8003a74:	002c      	movs	r4, r5
 8003a76:	193b      	adds	r3, r7, r4
 8003a78:	881b      	ldrh	r3, [r3, #0]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d025      	beq.n	8003aca <PCD_EP_ISR_Handler+0x41e>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6818      	ldr	r0, [r3, #0]
 8003a82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a84:	6959      	ldr	r1, [r3, #20]
 8003a86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a88:	891a      	ldrh	r2, [r3, #8]
 8003a8a:	193b      	adds	r3, r7, r4
 8003a8c:	881b      	ldrh	r3, [r3, #0]
 8003a8e:	f006 f8d1 	bl	8009c34 <USB_ReadPMA>
 8003a92:	e01a      	b.n	8003aca <PCD_EP_ISR_Handler+0x41e>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681a      	ldr	r2, [r3, #0]
 8003a98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a9a:	781b      	ldrb	r3, [r3, #0]
 8003a9c:	2524      	movs	r5, #36	@ 0x24
 8003a9e:	197c      	adds	r4, r7, r5
 8003aa0:	0019      	movs	r1, r3
 8003aa2:	0010      	movs	r0, r2
 8003aa4:	f7ff f970 	bl	8002d88 <PCD_GET_EP_DBUF1_CNT>
 8003aa8:	0003      	movs	r3, r0
 8003aaa:	8023      	strh	r3, [r4, #0]

              if (count != 0U)
 8003aac:	002c      	movs	r4, r5
 8003aae:	193b      	adds	r3, r7, r4
 8003ab0:	881b      	ldrh	r3, [r3, #0]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d009      	beq.n	8003aca <PCD_EP_ISR_Handler+0x41e>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6818      	ldr	r0, [r3, #0]
 8003aba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003abc:	6959      	ldr	r1, [r3, #20]
 8003abe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ac0:	895a      	ldrh	r2, [r3, #10]
 8003ac2:	193b      	adds	r3, r7, r4
 8003ac4:	881b      	ldrh	r3, [r3, #0]
 8003ac6:	f006 f8b5 	bl	8009c34 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8003aca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003acc:	69da      	ldr	r2, [r3, #28]
 8003ace:	2124      	movs	r1, #36	@ 0x24
 8003ad0:	187b      	adds	r3, r7, r1
 8003ad2:	881b      	ldrh	r3, [r3, #0]
 8003ad4:	18d2      	adds	r2, r2, r3
 8003ad6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ad8:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8003ada:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003adc:	695a      	ldr	r2, [r3, #20]
 8003ade:	187b      	adds	r3, r7, r1
 8003ae0:	881b      	ldrh	r3, [r3, #0]
 8003ae2:	18d2      	adds	r2, r2, r3
 8003ae4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ae6:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8003ae8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003aea:	699b      	ldr	r3, [r3, #24]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d005      	beq.n	8003afc <PCD_EP_ISR_Handler+0x450>
 8003af0:	187b      	adds	r3, r7, r1
 8003af2:	881a      	ldrh	r2, [r3, #0]
 8003af4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003af6:	691b      	ldr	r3, [r3, #16]
 8003af8:	429a      	cmp	r2, r3
 8003afa:	d207      	bcs.n	8003b0c <PCD_EP_ISR_Handler+0x460>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8003afc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003afe:	781a      	ldrb	r2, [r3, #0]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	0011      	movs	r1, r2
 8003b04:	0018      	movs	r0, r3
 8003b06:	f008 fdf2 	bl	800c6ee <HAL_PCD_DataOutStageCallback>
 8003b0a:	e006      	b.n	8003b1a <PCD_EP_ISR_Handler+0x46e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003b12:	0011      	movs	r1, r2
 8003b14:	0018      	movs	r0, r3
 8003b16:	f004 fefd 	bl	8008914 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_VTTX) != 0U)
 8003b1a:	2032      	movs	r0, #50	@ 0x32
 8003b1c:	183b      	adds	r3, r7, r0
 8003b1e:	881b      	ldrh	r3, [r3, #0]
 8003b20:	2280      	movs	r2, #128	@ 0x80
 8003b22:	4013      	ands	r3, r2
 8003b24:	d100      	bne.n	8003b28 <PCD_EP_ISR_Handler+0x47c>
 8003b26:	e11c      	b.n	8003d62 <PCD_EP_ISR_Handler+0x6b6>
      {
        ep = &hpcd->IN_ep[epindex];
 8003b28:	2121      	movs	r1, #33	@ 0x21
 8003b2a:	187b      	adds	r3, r7, r1
 8003b2c:	781a      	ldrb	r2, [r3, #0]
 8003b2e:	0013      	movs	r3, r2
 8003b30:	009b      	lsls	r3, r3, #2
 8003b32:	189b      	adds	r3, r3, r2
 8003b34:	00db      	lsls	r3, r3, #3
 8003b36:	3310      	adds	r3, #16
 8003b38:	687a      	ldr	r2, [r7, #4]
 8003b3a:	18d3      	adds	r3, r2, r3
 8003b3c:	3304      	adds	r3, #4
 8003b3e:	637b      	str	r3, [r7, #52]	@ 0x34

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	001a      	movs	r2, r3
 8003b46:	187b      	adds	r3, r7, r1
 8003b48:	781b      	ldrb	r3, [r3, #0]
 8003b4a:	009b      	lsls	r3, r3, #2
 8003b4c:	18d3      	adds	r3, r2, r3
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a8c      	ldr	r2, [pc, #560]	@ (8003d84 <PCD_EP_ISR_Handler+0x6d8>)
 8003b52:	4013      	ands	r3, r2
 8003b54:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	001a      	movs	r2, r3
 8003b5c:	187b      	adds	r3, r7, r1
 8003b5e:	781b      	ldrb	r3, [r3, #0]
 8003b60:	009b      	lsls	r3, r3, #2
 8003b62:	18d3      	adds	r3, r2, r3
 8003b64:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003b66:	2180      	movs	r1, #128	@ 0x80
 8003b68:	0209      	lsls	r1, r1, #8
 8003b6a:	430a      	orrs	r2, r1
 8003b6c:	601a      	str	r2, [r3, #0]

        if (ep->type == EP_TYPE_ISOC)
 8003b6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b70:	78db      	ldrb	r3, [r3, #3]
 8003b72:	2b01      	cmp	r3, #1
 8003b74:	d000      	beq.n	8003b78 <PCD_EP_ISR_Handler+0x4cc>
 8003b76:	e0a3      	b.n	8003cc0 <PCD_EP_ISR_Handler+0x614>
        {
          ep->xfer_len = 0U;
 8003b78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8003b7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b80:	7b1b      	ldrb	r3, [r3, #12]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d100      	bne.n	8003b88 <PCD_EP_ISR_Handler+0x4dc>
 8003b86:	e093      	b.n	8003cb0 <PCD_EP_ISR_Handler+0x604>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003b88:	183b      	adds	r3, r7, r0
 8003b8a:	881b      	ldrh	r3, [r3, #0]
 8003b8c:	2240      	movs	r2, #64	@ 0x40
 8003b8e:	4013      	ands	r3, r2
 8003b90:	d047      	beq.n	8003c22 <PCD_EP_ISR_Handler+0x576>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003b92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b94:	785b      	ldrb	r3, [r3, #1]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d121      	bne.n	8003bde <PCD_EP_ISR_Handler+0x532>
 8003b9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b9c:	781b      	ldrb	r3, [r3, #0]
 8003b9e:	00db      	lsls	r3, r3, #3
 8003ba0:	4a79      	ldr	r2, [pc, #484]	@ (8003d88 <PCD_EP_ISR_Handler+0x6dc>)
 8003ba2:	4694      	mov	ip, r2
 8003ba4:	4463      	add	r3, ip
 8003ba6:	681a      	ldr	r2, [r3, #0]
 8003ba8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003baa:	781b      	ldrb	r3, [r3, #0]
 8003bac:	00db      	lsls	r3, r3, #3
 8003bae:	4976      	ldr	r1, [pc, #472]	@ (8003d88 <PCD_EP_ISR_Handler+0x6dc>)
 8003bb0:	468c      	mov	ip, r1
 8003bb2:	4463      	add	r3, ip
 8003bb4:	0192      	lsls	r2, r2, #6
 8003bb6:	0992      	lsrs	r2, r2, #6
 8003bb8:	601a      	str	r2, [r3, #0]
 8003bba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bbc:	781b      	ldrb	r3, [r3, #0]
 8003bbe:	00db      	lsls	r3, r3, #3
 8003bc0:	4a71      	ldr	r2, [pc, #452]	@ (8003d88 <PCD_EP_ISR_Handler+0x6dc>)
 8003bc2:	4694      	mov	ip, r2
 8003bc4:	4463      	add	r3, ip
 8003bc6:	681a      	ldr	r2, [r3, #0]
 8003bc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bca:	781b      	ldrb	r3, [r3, #0]
 8003bcc:	00db      	lsls	r3, r3, #3
 8003bce:	496e      	ldr	r1, [pc, #440]	@ (8003d88 <PCD_EP_ISR_Handler+0x6dc>)
 8003bd0:	468c      	mov	ip, r1
 8003bd2:	4463      	add	r3, ip
 8003bd4:	2180      	movs	r1, #128	@ 0x80
 8003bd6:	0609      	lsls	r1, r1, #24
 8003bd8:	430a      	orrs	r2, r1
 8003bda:	601a      	str	r2, [r3, #0]
 8003bdc:	e068      	b.n	8003cb0 <PCD_EP_ISR_Handler+0x604>
 8003bde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003be0:	785b      	ldrb	r3, [r3, #1]
 8003be2:	2b01      	cmp	r3, #1
 8003be4:	d164      	bne.n	8003cb0 <PCD_EP_ISR_Handler+0x604>
 8003be6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003be8:	781b      	ldrb	r3, [r3, #0]
 8003bea:	00db      	lsls	r3, r3, #3
 8003bec:	4a66      	ldr	r2, [pc, #408]	@ (8003d88 <PCD_EP_ISR_Handler+0x6dc>)
 8003bee:	4694      	mov	ip, r2
 8003bf0:	4463      	add	r3, ip
 8003bf2:	681a      	ldr	r2, [r3, #0]
 8003bf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bf6:	781b      	ldrb	r3, [r3, #0]
 8003bf8:	00db      	lsls	r3, r3, #3
 8003bfa:	4963      	ldr	r1, [pc, #396]	@ (8003d88 <PCD_EP_ISR_Handler+0x6dc>)
 8003bfc:	468c      	mov	ip, r1
 8003bfe:	4463      	add	r3, ip
 8003c00:	0412      	lsls	r2, r2, #16
 8003c02:	0c12      	lsrs	r2, r2, #16
 8003c04:	601a      	str	r2, [r3, #0]
 8003c06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c08:	781b      	ldrb	r3, [r3, #0]
 8003c0a:	00db      	lsls	r3, r3, #3
 8003c0c:	4a5e      	ldr	r2, [pc, #376]	@ (8003d88 <PCD_EP_ISR_Handler+0x6dc>)
 8003c0e:	189a      	adds	r2, r3, r2
 8003c10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c12:	781b      	ldrb	r3, [r3, #0]
 8003c14:	00db      	lsls	r3, r3, #3
 8003c16:	495c      	ldr	r1, [pc, #368]	@ (8003d88 <PCD_EP_ISR_Handler+0x6dc>)
 8003c18:	468c      	mov	ip, r1
 8003c1a:	4463      	add	r3, ip
 8003c1c:	6812      	ldr	r2, [r2, #0]
 8003c1e:	601a      	str	r2, [r3, #0]
 8003c20:	e046      	b.n	8003cb0 <PCD_EP_ISR_Handler+0x604>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003c22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c24:	785b      	ldrb	r3, [r3, #1]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d121      	bne.n	8003c6e <PCD_EP_ISR_Handler+0x5c2>
 8003c2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c2c:	781b      	ldrb	r3, [r3, #0]
 8003c2e:	00db      	lsls	r3, r3, #3
 8003c30:	4a55      	ldr	r2, [pc, #340]	@ (8003d88 <PCD_EP_ISR_Handler+0x6dc>)
 8003c32:	4694      	mov	ip, r2
 8003c34:	4463      	add	r3, ip
 8003c36:	685a      	ldr	r2, [r3, #4]
 8003c38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c3a:	781b      	ldrb	r3, [r3, #0]
 8003c3c:	00db      	lsls	r3, r3, #3
 8003c3e:	4952      	ldr	r1, [pc, #328]	@ (8003d88 <PCD_EP_ISR_Handler+0x6dc>)
 8003c40:	468c      	mov	ip, r1
 8003c42:	4463      	add	r3, ip
 8003c44:	0192      	lsls	r2, r2, #6
 8003c46:	0992      	lsrs	r2, r2, #6
 8003c48:	605a      	str	r2, [r3, #4]
 8003c4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c4c:	781b      	ldrb	r3, [r3, #0]
 8003c4e:	00db      	lsls	r3, r3, #3
 8003c50:	4a4d      	ldr	r2, [pc, #308]	@ (8003d88 <PCD_EP_ISR_Handler+0x6dc>)
 8003c52:	4694      	mov	ip, r2
 8003c54:	4463      	add	r3, ip
 8003c56:	685a      	ldr	r2, [r3, #4]
 8003c58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c5a:	781b      	ldrb	r3, [r3, #0]
 8003c5c:	00db      	lsls	r3, r3, #3
 8003c5e:	494a      	ldr	r1, [pc, #296]	@ (8003d88 <PCD_EP_ISR_Handler+0x6dc>)
 8003c60:	468c      	mov	ip, r1
 8003c62:	4463      	add	r3, ip
 8003c64:	2180      	movs	r1, #128	@ 0x80
 8003c66:	0609      	lsls	r1, r1, #24
 8003c68:	430a      	orrs	r2, r1
 8003c6a:	605a      	str	r2, [r3, #4]
 8003c6c:	e020      	b.n	8003cb0 <PCD_EP_ISR_Handler+0x604>
 8003c6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c70:	785b      	ldrb	r3, [r3, #1]
 8003c72:	2b01      	cmp	r3, #1
 8003c74:	d11c      	bne.n	8003cb0 <PCD_EP_ISR_Handler+0x604>
 8003c76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c78:	781b      	ldrb	r3, [r3, #0]
 8003c7a:	00db      	lsls	r3, r3, #3
 8003c7c:	4a42      	ldr	r2, [pc, #264]	@ (8003d88 <PCD_EP_ISR_Handler+0x6dc>)
 8003c7e:	4694      	mov	ip, r2
 8003c80:	4463      	add	r3, ip
 8003c82:	685a      	ldr	r2, [r3, #4]
 8003c84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c86:	781b      	ldrb	r3, [r3, #0]
 8003c88:	00db      	lsls	r3, r3, #3
 8003c8a:	493f      	ldr	r1, [pc, #252]	@ (8003d88 <PCD_EP_ISR_Handler+0x6dc>)
 8003c8c:	468c      	mov	ip, r1
 8003c8e:	4463      	add	r3, ip
 8003c90:	0412      	lsls	r2, r2, #16
 8003c92:	0c12      	lsrs	r2, r2, #16
 8003c94:	605a      	str	r2, [r3, #4]
 8003c96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c98:	781b      	ldrb	r3, [r3, #0]
 8003c9a:	00db      	lsls	r3, r3, #3
 8003c9c:	4a3a      	ldr	r2, [pc, #232]	@ (8003d88 <PCD_EP_ISR_Handler+0x6dc>)
 8003c9e:	189a      	adds	r2, r3, r2
 8003ca0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ca2:	781b      	ldrb	r3, [r3, #0]
 8003ca4:	00db      	lsls	r3, r3, #3
 8003ca6:	4938      	ldr	r1, [pc, #224]	@ (8003d88 <PCD_EP_ISR_Handler+0x6dc>)
 8003ca8:	468c      	mov	ip, r1
 8003caa:	4463      	add	r3, ip
 8003cac:	6852      	ldr	r2, [r2, #4]
 8003cae:	605a      	str	r2, [r3, #4]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003cb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cb2:	781a      	ldrb	r2, [r3, #0]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	0011      	movs	r1, r2
 8003cb8:	0018      	movs	r0, r3
 8003cba:	f008 fd39 	bl	800c730 <HAL_PCD_DataInStageCallback>
 8003cbe:	e050      	b.n	8003d62 <PCD_EP_ISR_Handler+0x6b6>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8003cc0:	2332      	movs	r3, #50	@ 0x32
 8003cc2:	18fb      	adds	r3, r7, r3
 8003cc4:	881a      	ldrh	r2, [r3, #0]
 8003cc6:	2380      	movs	r3, #128	@ 0x80
 8003cc8:	005b      	lsls	r3, r3, #1
 8003cca:	4013      	ands	r3, r2
 8003ccc:	d141      	bne.n	8003d52 <PCD_EP_ISR_Handler+0x6a6>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003cce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cd0:	781b      	ldrb	r3, [r3, #0]
 8003cd2:	00db      	lsls	r3, r3, #3
 8003cd4:	4a2c      	ldr	r2, [pc, #176]	@ (8003d88 <PCD_EP_ISR_Handler+0x6dc>)
 8003cd6:	4694      	mov	ip, r2
 8003cd8:	4463      	add	r3, ip
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	0c1b      	lsrs	r3, r3, #16
 8003cde:	b29a      	uxth	r2, r3
 8003ce0:	2126      	movs	r1, #38	@ 0x26
 8003ce2:	187b      	adds	r3, r7, r1
 8003ce4:	0592      	lsls	r2, r2, #22
 8003ce6:	0d92      	lsrs	r2, r2, #22
 8003ce8:	801a      	strh	r2, [r3, #0]

            if (ep->xfer_len > TxPctSize)
 8003cea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cec:	699a      	ldr	r2, [r3, #24]
 8003cee:	187b      	adds	r3, r7, r1
 8003cf0:	881b      	ldrh	r3, [r3, #0]
 8003cf2:	429a      	cmp	r2, r3
 8003cf4:	d907      	bls.n	8003d06 <PCD_EP_ISR_Handler+0x65a>
            {
              ep->xfer_len -= TxPctSize;
 8003cf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cf8:	699a      	ldr	r2, [r3, #24]
 8003cfa:	187b      	adds	r3, r7, r1
 8003cfc:	881b      	ldrh	r3, [r3, #0]
 8003cfe:	1ad2      	subs	r2, r2, r3
 8003d00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d02:	619a      	str	r2, [r3, #24]
 8003d04:	e002      	b.n	8003d0c <PCD_EP_ISR_Handler+0x660>
            }
            else
            {
              ep->xfer_len = 0U;
 8003d06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d08:	2200      	movs	r2, #0
 8003d0a:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8003d0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d0e:	699b      	ldr	r3, [r3, #24]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d107      	bne.n	8003d24 <PCD_EP_ISR_Handler+0x678>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003d14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d16:	781a      	ldrb	r2, [r3, #0]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	0011      	movs	r1, r2
 8003d1c:	0018      	movs	r0, r3
 8003d1e:	f008 fd07 	bl	800c730 <HAL_PCD_DataInStageCallback>
 8003d22:	e01e      	b.n	8003d62 <PCD_EP_ISR_Handler+0x6b6>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8003d24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d26:	695a      	ldr	r2, [r3, #20]
 8003d28:	2126      	movs	r1, #38	@ 0x26
 8003d2a:	187b      	adds	r3, r7, r1
 8003d2c:	881b      	ldrh	r3, [r3, #0]
 8003d2e:	18d2      	adds	r2, r2, r3
 8003d30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d32:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8003d34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d36:	69da      	ldr	r2, [r3, #28]
 8003d38:	187b      	adds	r3, r7, r1
 8003d3a:	881b      	ldrh	r3, [r3, #0]
 8003d3c:	18d2      	adds	r2, r2, r3
 8003d3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d40:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003d48:	0011      	movs	r1, r2
 8003d4a:	0018      	movs	r0, r3
 8003d4c:	f004 fde2 	bl	8008914 <USB_EPStartXfer>
 8003d50:	e007      	b.n	8003d62 <PCD_EP_ISR_Handler+0x6b6>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8003d52:	2332      	movs	r3, #50	@ 0x32
 8003d54:	18fb      	adds	r3, r7, r3
 8003d56:	881a      	ldrh	r2, [r3, #0]
 8003d58:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	0018      	movs	r0, r3
 8003d5e:	f000 f8ff 	bl	8003f60 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003d68:	2380      	movs	r3, #128	@ 0x80
 8003d6a:	021b      	lsls	r3, r3, #8
 8003d6c:	4013      	ands	r3, r2
 8003d6e:	d000      	beq.n	8003d72 <PCD_EP_ISR_Handler+0x6c6>
 8003d70:	e4a1      	b.n	80036b6 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8003d72:	2300      	movs	r3, #0
}
 8003d74:	0018      	movs	r0, r3
 8003d76:	46bd      	mov	sp, r7
 8003d78:	b00e      	add	sp, #56	@ 0x38
 8003d7a:	bdb0      	pop	{r4, r5, r7, pc}
 8003d7c:	07ff8f8f 	.word	0x07ff8f8f
 8003d80:	000080c0 	.word	0x000080c0
 8003d84:	07ff8f0f 	.word	0x07ff8f0f
 8003d88:	40009800 	.word	0x40009800

08003d8c <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003d8c:	b5b0      	push	{r4, r5, r7, lr}
 8003d8e:	b08a      	sub	sp, #40	@ 0x28
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	60f8      	str	r0, [r7, #12]
 8003d94:	60b9      	str	r1, [r7, #8]
 8003d96:	1dbb      	adds	r3, r7, #6
 8003d98:	801a      	strh	r2, [r3, #0]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003d9a:	1dbb      	adds	r3, r7, #6
 8003d9c:	881a      	ldrh	r2, [r3, #0]
 8003d9e:	2380      	movs	r3, #128	@ 0x80
 8003da0:	01db      	lsls	r3, r3, #7
 8003da2:	4013      	ands	r3, r2
 8003da4:	d067      	beq.n	8003e76 <HAL_PCD_EP_DB_Receive+0xea>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	781b      	ldrb	r3, [r3, #0]
 8003dae:	251e      	movs	r5, #30
 8003db0:	197c      	adds	r4, r7, r5
 8003db2:	0019      	movs	r1, r3
 8003db4:	0010      	movs	r0, r2
 8003db6:	f7fe ffc5 	bl	8002d44 <PCD_GET_EP_DBUF0_CNT>
 8003dba:	0003      	movs	r3, r0
 8003dbc:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= count)
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	699a      	ldr	r2, [r3, #24]
 8003dc2:	197b      	adds	r3, r7, r5
 8003dc4:	881b      	ldrh	r3, [r3, #0]
 8003dc6:	429a      	cmp	r2, r3
 8003dc8:	d307      	bcc.n	8003dda <HAL_PCD_EP_DB_Receive+0x4e>
    {
      ep->xfer_len -= count;
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	699a      	ldr	r2, [r3, #24]
 8003dce:	197b      	adds	r3, r7, r5
 8003dd0:	881b      	ldrh	r3, [r3, #0]
 8003dd2:	1ad2      	subs	r2, r2, r3
 8003dd4:	68bb      	ldr	r3, [r7, #8]
 8003dd6:	619a      	str	r2, [r3, #24]
 8003dd8:	e002      	b.n	8003de0 <HAL_PCD_EP_DB_Receive+0x54>
    }
    else
    {
      ep->xfer_len = 0U;
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	699b      	ldr	r3, [r3, #24]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d11a      	bne.n	8003e1e <HAL_PCD_EP_DB_Receive+0x92>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	001a      	movs	r2, r3
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	781b      	ldrb	r3, [r3, #0]
 8003df2:	009b      	lsls	r3, r3, #2
 8003df4:	18d3      	adds	r3, r2, r3
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a55      	ldr	r2, [pc, #340]	@ (8003f50 <HAL_PCD_EP_DB_Receive+0x1c4>)
 8003dfa:	4013      	ands	r3, r2
 8003dfc:	61bb      	str	r3, [r7, #24]
 8003dfe:	69bb      	ldr	r3, [r7, #24]
 8003e00:	2280      	movs	r2, #128	@ 0x80
 8003e02:	0192      	lsls	r2, r2, #6
 8003e04:	4053      	eors	r3, r2
 8003e06:	61bb      	str	r3, [r7, #24]
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	001a      	movs	r2, r3
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	781b      	ldrb	r3, [r3, #0]
 8003e12:	009b      	lsls	r3, r3, #2
 8003e14:	18d3      	adds	r3, r2, r3
 8003e16:	69ba      	ldr	r2, [r7, #24]
 8003e18:	494e      	ldr	r1, [pc, #312]	@ (8003f54 <HAL_PCD_EP_DB_Receive+0x1c8>)
 8003e1a:	430a      	orrs	r2, r1
 8003e1c:	601a      	str	r2, [r3, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003e1e:	1dbb      	adds	r3, r7, #6
 8003e20:	881b      	ldrh	r3, [r3, #0]
 8003e22:	2240      	movs	r2, #64	@ 0x40
 8003e24:	4013      	ands	r3, r2
 8003e26:	d015      	beq.n	8003e54 <HAL_PCD_EP_DB_Receive+0xc8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	001a      	movs	r2, r3
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	781b      	ldrb	r3, [r3, #0]
 8003e32:	009b      	lsls	r3, r3, #2
 8003e34:	18d3      	adds	r3, r2, r3
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a47      	ldr	r2, [pc, #284]	@ (8003f58 <HAL_PCD_EP_DB_Receive+0x1cc>)
 8003e3a:	4013      	ands	r3, r2
 8003e3c:	617b      	str	r3, [r7, #20]
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	001a      	movs	r2, r3
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	781b      	ldrb	r3, [r3, #0]
 8003e48:	009b      	lsls	r3, r3, #2
 8003e4a:	18d3      	adds	r3, r2, r3
 8003e4c:	697a      	ldr	r2, [r7, #20]
 8003e4e:	4943      	ldr	r1, [pc, #268]	@ (8003f5c <HAL_PCD_EP_DB_Receive+0x1d0>)
 8003e50:	430a      	orrs	r2, r1
 8003e52:	601a      	str	r2, [r3, #0]
    }

    if (count != 0U)
 8003e54:	241e      	movs	r4, #30
 8003e56:	193b      	adds	r3, r7, r4
 8003e58:	881b      	ldrh	r3, [r3, #0]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d100      	bne.n	8003e60 <HAL_PCD_EP_DB_Receive+0xd4>
 8003e5e:	e070      	b.n	8003f42 <HAL_PCD_EP_DB_Receive+0x1b6>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	6818      	ldr	r0, [r3, #0]
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	6959      	ldr	r1, [r3, #20]
 8003e68:	68bb      	ldr	r3, [r7, #8]
 8003e6a:	891a      	ldrh	r2, [r3, #8]
 8003e6c:	193b      	adds	r3, r7, r4
 8003e6e:	881b      	ldrh	r3, [r3, #0]
 8003e70:	f005 fee0 	bl	8009c34 <USB_ReadPMA>
 8003e74:	e065      	b.n	8003f42 <HAL_PCD_EP_DB_Receive+0x1b6>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	68bb      	ldr	r3, [r7, #8]
 8003e7c:	781b      	ldrb	r3, [r3, #0]
 8003e7e:	251e      	movs	r5, #30
 8003e80:	197c      	adds	r4, r7, r5
 8003e82:	0019      	movs	r1, r3
 8003e84:	0010      	movs	r0, r2
 8003e86:	f7fe ff7f 	bl	8002d88 <PCD_GET_EP_DBUF1_CNT>
 8003e8a:	0003      	movs	r3, r0
 8003e8c:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= count)
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	699a      	ldr	r2, [r3, #24]
 8003e92:	197b      	adds	r3, r7, r5
 8003e94:	881b      	ldrh	r3, [r3, #0]
 8003e96:	429a      	cmp	r2, r3
 8003e98:	d307      	bcc.n	8003eaa <HAL_PCD_EP_DB_Receive+0x11e>
    {
      ep->xfer_len -= count;
 8003e9a:	68bb      	ldr	r3, [r7, #8]
 8003e9c:	699a      	ldr	r2, [r3, #24]
 8003e9e:	197b      	adds	r3, r7, r5
 8003ea0:	881b      	ldrh	r3, [r3, #0]
 8003ea2:	1ad2      	subs	r2, r2, r3
 8003ea4:	68bb      	ldr	r3, [r7, #8]
 8003ea6:	619a      	str	r2, [r3, #24]
 8003ea8:	e002      	b.n	8003eb0 <HAL_PCD_EP_DB_Receive+0x124>
    }
    else
    {
      ep->xfer_len = 0U;
 8003eaa:	68bb      	ldr	r3, [r7, #8]
 8003eac:	2200      	movs	r2, #0
 8003eae:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003eb0:	68bb      	ldr	r3, [r7, #8]
 8003eb2:	699b      	ldr	r3, [r3, #24]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d11a      	bne.n	8003eee <HAL_PCD_EP_DB_Receive+0x162>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	001a      	movs	r2, r3
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	781b      	ldrb	r3, [r3, #0]
 8003ec2:	009b      	lsls	r3, r3, #2
 8003ec4:	18d3      	adds	r3, r2, r3
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a21      	ldr	r2, [pc, #132]	@ (8003f50 <HAL_PCD_EP_DB_Receive+0x1c4>)
 8003eca:	4013      	ands	r3, r2
 8003ecc:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ed0:	2280      	movs	r2, #128	@ 0x80
 8003ed2:	0192      	lsls	r2, r2, #6
 8003ed4:	4053      	eors	r3, r2
 8003ed6:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	001a      	movs	r2, r3
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	781b      	ldrb	r3, [r3, #0]
 8003ee2:	009b      	lsls	r3, r3, #2
 8003ee4:	18d3      	adds	r3, r2, r3
 8003ee6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ee8:	491a      	ldr	r1, [pc, #104]	@ (8003f54 <HAL_PCD_EP_DB_Receive+0x1c8>)
 8003eea:	430a      	orrs	r2, r1
 8003eec:	601a      	str	r2, [r3, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8003eee:	1dbb      	adds	r3, r7, #6
 8003ef0:	881b      	ldrh	r3, [r3, #0]
 8003ef2:	2240      	movs	r2, #64	@ 0x40
 8003ef4:	4013      	ands	r3, r2
 8003ef6:	d115      	bne.n	8003f24 <HAL_PCD_EP_DB_Receive+0x198>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	001a      	movs	r2, r3
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	781b      	ldrb	r3, [r3, #0]
 8003f02:	009b      	lsls	r3, r3, #2
 8003f04:	18d3      	adds	r3, r2, r3
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a13      	ldr	r2, [pc, #76]	@ (8003f58 <HAL_PCD_EP_DB_Receive+0x1cc>)
 8003f0a:	4013      	ands	r3, r2
 8003f0c:	623b      	str	r3, [r7, #32]
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	001a      	movs	r2, r3
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	781b      	ldrb	r3, [r3, #0]
 8003f18:	009b      	lsls	r3, r3, #2
 8003f1a:	18d3      	adds	r3, r2, r3
 8003f1c:	6a3a      	ldr	r2, [r7, #32]
 8003f1e:	490f      	ldr	r1, [pc, #60]	@ (8003f5c <HAL_PCD_EP_DB_Receive+0x1d0>)
 8003f20:	430a      	orrs	r2, r1
 8003f22:	601a      	str	r2, [r3, #0]
    }

    if (count != 0U)
 8003f24:	241e      	movs	r4, #30
 8003f26:	193b      	adds	r3, r7, r4
 8003f28:	881b      	ldrh	r3, [r3, #0]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d009      	beq.n	8003f42 <HAL_PCD_EP_DB_Receive+0x1b6>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	6818      	ldr	r0, [r3, #0]
 8003f32:	68bb      	ldr	r3, [r7, #8]
 8003f34:	6959      	ldr	r1, [r3, #20]
 8003f36:	68bb      	ldr	r3, [r7, #8]
 8003f38:	895a      	ldrh	r2, [r3, #10]
 8003f3a:	193b      	adds	r3, r7, r4
 8003f3c:	881b      	ldrh	r3, [r3, #0]
 8003f3e:	f005 fe79 	bl	8009c34 <USB_ReadPMA>
    }
  }

  return count;
 8003f42:	231e      	movs	r3, #30
 8003f44:	18fb      	adds	r3, r7, r3
 8003f46:	881b      	ldrh	r3, [r3, #0]
}
 8003f48:	0018      	movs	r0, r3
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	b00a      	add	sp, #40	@ 0x28
 8003f4e:	bdb0      	pop	{r4, r5, r7, pc}
 8003f50:	07ffbf8f 	.word	0x07ffbf8f
 8003f54:	00008080 	.word	0x00008080
 8003f58:	07ff8f8f 	.word	0x07ff8f8f
 8003f5c:	000080c0 	.word	0x000080c0

08003f60 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003f60:	b5b0      	push	{r4, r5, r7, lr}
 8003f62:	b08e      	sub	sp, #56	@ 0x38
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	60f8      	str	r0, [r7, #12]
 8003f68:	60b9      	str	r1, [r7, #8]
 8003f6a:	1dbb      	adds	r3, r7, #6
 8003f6c:	801a      	strh	r2, [r3, #0]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003f6e:	1dbb      	adds	r3, r7, #6
 8003f70:	881b      	ldrh	r3, [r3, #0]
 8003f72:	2240      	movs	r2, #64	@ 0x40
 8003f74:	4013      	ands	r3, r2
 8003f76:	d100      	bne.n	8003f7a <HAL_PCD_EP_DB_Transmit+0x1a>
 8003f78:	e1c3      	b.n	8004302 <HAL_PCD_EP_DB_Transmit+0x3a2>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681a      	ldr	r2, [r3, #0]
 8003f7e:	68bb      	ldr	r3, [r7, #8]
 8003f80:	781b      	ldrb	r3, [r3, #0]
 8003f82:	251e      	movs	r5, #30
 8003f84:	197c      	adds	r4, r7, r5
 8003f86:	0019      	movs	r1, r3
 8003f88:	0010      	movs	r0, r2
 8003f8a:	f7fe fedb 	bl	8002d44 <PCD_GET_EP_DBUF0_CNT>
 8003f8e:	0003      	movs	r3, r0
 8003f90:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len > TxPctSize)
 8003f92:	68bb      	ldr	r3, [r7, #8]
 8003f94:	699a      	ldr	r2, [r3, #24]
 8003f96:	197b      	adds	r3, r7, r5
 8003f98:	881b      	ldrh	r3, [r3, #0]
 8003f9a:	429a      	cmp	r2, r3
 8003f9c:	d907      	bls.n	8003fae <HAL_PCD_EP_DB_Transmit+0x4e>
    {
      ep->xfer_len -= TxPctSize;
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	699a      	ldr	r2, [r3, #24]
 8003fa2:	197b      	adds	r3, r7, r5
 8003fa4:	881b      	ldrh	r3, [r3, #0]
 8003fa6:	1ad2      	subs	r2, r2, r3
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	619a      	str	r2, [r3, #24]
 8003fac:	e002      	b.n	8003fb4 <HAL_PCD_EP_DB_Transmit+0x54>
    }
    else
    {
      ep->xfer_len = 0U;
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	699b      	ldr	r3, [r3, #24]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d000      	beq.n	8003fbe <HAL_PCD_EP_DB_Transmit+0x5e>
 8003fbc:	e0b2      	b.n	8004124 <HAL_PCD_EP_DB_Transmit+0x1c4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003fbe:	68bb      	ldr	r3, [r7, #8]
 8003fc0:	785b      	ldrb	r3, [r3, #1]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d121      	bne.n	800400a <HAL_PCD_EP_DB_Transmit+0xaa>
 8003fc6:	68bb      	ldr	r3, [r7, #8]
 8003fc8:	781b      	ldrb	r3, [r3, #0]
 8003fca:	00db      	lsls	r3, r3, #3
 8003fcc:	4ada      	ldr	r2, [pc, #872]	@ (8004338 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003fce:	4694      	mov	ip, r2
 8003fd0:	4463      	add	r3, ip
 8003fd2:	681a      	ldr	r2, [r3, #0]
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	781b      	ldrb	r3, [r3, #0]
 8003fd8:	00db      	lsls	r3, r3, #3
 8003fda:	49d7      	ldr	r1, [pc, #860]	@ (8004338 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003fdc:	468c      	mov	ip, r1
 8003fde:	4463      	add	r3, ip
 8003fe0:	0192      	lsls	r2, r2, #6
 8003fe2:	0992      	lsrs	r2, r2, #6
 8003fe4:	601a      	str	r2, [r3, #0]
 8003fe6:	68bb      	ldr	r3, [r7, #8]
 8003fe8:	781b      	ldrb	r3, [r3, #0]
 8003fea:	00db      	lsls	r3, r3, #3
 8003fec:	4ad2      	ldr	r2, [pc, #840]	@ (8004338 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003fee:	4694      	mov	ip, r2
 8003ff0:	4463      	add	r3, ip
 8003ff2:	681a      	ldr	r2, [r3, #0]
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	781b      	ldrb	r3, [r3, #0]
 8003ff8:	00db      	lsls	r3, r3, #3
 8003ffa:	49cf      	ldr	r1, [pc, #828]	@ (8004338 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003ffc:	468c      	mov	ip, r1
 8003ffe:	4463      	add	r3, ip
 8004000:	2180      	movs	r1, #128	@ 0x80
 8004002:	0609      	lsls	r1, r1, #24
 8004004:	430a      	orrs	r2, r1
 8004006:	601a      	str	r2, [r3, #0]
 8004008:	e020      	b.n	800404c <HAL_PCD_EP_DB_Transmit+0xec>
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	785b      	ldrb	r3, [r3, #1]
 800400e:	2b01      	cmp	r3, #1
 8004010:	d11c      	bne.n	800404c <HAL_PCD_EP_DB_Transmit+0xec>
 8004012:	68bb      	ldr	r3, [r7, #8]
 8004014:	781b      	ldrb	r3, [r3, #0]
 8004016:	00db      	lsls	r3, r3, #3
 8004018:	4ac7      	ldr	r2, [pc, #796]	@ (8004338 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800401a:	4694      	mov	ip, r2
 800401c:	4463      	add	r3, ip
 800401e:	681a      	ldr	r2, [r3, #0]
 8004020:	68bb      	ldr	r3, [r7, #8]
 8004022:	781b      	ldrb	r3, [r3, #0]
 8004024:	00db      	lsls	r3, r3, #3
 8004026:	49c4      	ldr	r1, [pc, #784]	@ (8004338 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8004028:	468c      	mov	ip, r1
 800402a:	4463      	add	r3, ip
 800402c:	0412      	lsls	r2, r2, #16
 800402e:	0c12      	lsrs	r2, r2, #16
 8004030:	601a      	str	r2, [r3, #0]
 8004032:	68bb      	ldr	r3, [r7, #8]
 8004034:	781b      	ldrb	r3, [r3, #0]
 8004036:	00db      	lsls	r3, r3, #3
 8004038:	4abf      	ldr	r2, [pc, #764]	@ (8004338 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800403a:	189a      	adds	r2, r3, r2
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	781b      	ldrb	r3, [r3, #0]
 8004040:	00db      	lsls	r3, r3, #3
 8004042:	49bd      	ldr	r1, [pc, #756]	@ (8004338 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8004044:	468c      	mov	ip, r1
 8004046:	4463      	add	r3, ip
 8004048:	6812      	ldr	r2, [r2, #0]
 800404a:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800404c:	68bb      	ldr	r3, [r7, #8]
 800404e:	785b      	ldrb	r3, [r3, #1]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d121      	bne.n	8004098 <HAL_PCD_EP_DB_Transmit+0x138>
 8004054:	68bb      	ldr	r3, [r7, #8]
 8004056:	781b      	ldrb	r3, [r3, #0]
 8004058:	00db      	lsls	r3, r3, #3
 800405a:	4ab7      	ldr	r2, [pc, #732]	@ (8004338 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800405c:	4694      	mov	ip, r2
 800405e:	4463      	add	r3, ip
 8004060:	685a      	ldr	r2, [r3, #4]
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	781b      	ldrb	r3, [r3, #0]
 8004066:	00db      	lsls	r3, r3, #3
 8004068:	49b3      	ldr	r1, [pc, #716]	@ (8004338 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800406a:	468c      	mov	ip, r1
 800406c:	4463      	add	r3, ip
 800406e:	0192      	lsls	r2, r2, #6
 8004070:	0992      	lsrs	r2, r2, #6
 8004072:	605a      	str	r2, [r3, #4]
 8004074:	68bb      	ldr	r3, [r7, #8]
 8004076:	781b      	ldrb	r3, [r3, #0]
 8004078:	00db      	lsls	r3, r3, #3
 800407a:	4aaf      	ldr	r2, [pc, #700]	@ (8004338 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800407c:	4694      	mov	ip, r2
 800407e:	4463      	add	r3, ip
 8004080:	685a      	ldr	r2, [r3, #4]
 8004082:	68bb      	ldr	r3, [r7, #8]
 8004084:	781b      	ldrb	r3, [r3, #0]
 8004086:	00db      	lsls	r3, r3, #3
 8004088:	49ab      	ldr	r1, [pc, #684]	@ (8004338 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800408a:	468c      	mov	ip, r1
 800408c:	4463      	add	r3, ip
 800408e:	2180      	movs	r1, #128	@ 0x80
 8004090:	0609      	lsls	r1, r1, #24
 8004092:	430a      	orrs	r2, r1
 8004094:	605a      	str	r2, [r3, #4]
 8004096:	e020      	b.n	80040da <HAL_PCD_EP_DB_Transmit+0x17a>
 8004098:	68bb      	ldr	r3, [r7, #8]
 800409a:	785b      	ldrb	r3, [r3, #1]
 800409c:	2b01      	cmp	r3, #1
 800409e:	d11c      	bne.n	80040da <HAL_PCD_EP_DB_Transmit+0x17a>
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	781b      	ldrb	r3, [r3, #0]
 80040a4:	00db      	lsls	r3, r3, #3
 80040a6:	4aa4      	ldr	r2, [pc, #656]	@ (8004338 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 80040a8:	4694      	mov	ip, r2
 80040aa:	4463      	add	r3, ip
 80040ac:	685a      	ldr	r2, [r3, #4]
 80040ae:	68bb      	ldr	r3, [r7, #8]
 80040b0:	781b      	ldrb	r3, [r3, #0]
 80040b2:	00db      	lsls	r3, r3, #3
 80040b4:	49a0      	ldr	r1, [pc, #640]	@ (8004338 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 80040b6:	468c      	mov	ip, r1
 80040b8:	4463      	add	r3, ip
 80040ba:	0412      	lsls	r2, r2, #16
 80040bc:	0c12      	lsrs	r2, r2, #16
 80040be:	605a      	str	r2, [r3, #4]
 80040c0:	68bb      	ldr	r3, [r7, #8]
 80040c2:	781b      	ldrb	r3, [r3, #0]
 80040c4:	00db      	lsls	r3, r3, #3
 80040c6:	4a9c      	ldr	r2, [pc, #624]	@ (8004338 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 80040c8:	189a      	adds	r2, r3, r2
 80040ca:	68bb      	ldr	r3, [r7, #8]
 80040cc:	781b      	ldrb	r3, [r3, #0]
 80040ce:	00db      	lsls	r3, r3, #3
 80040d0:	4999      	ldr	r1, [pc, #612]	@ (8004338 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 80040d2:	468c      	mov	ip, r1
 80040d4:	4463      	add	r3, ip
 80040d6:	6852      	ldr	r2, [r2, #4]
 80040d8:	605a      	str	r2, [r3, #4]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80040da:	68bb      	ldr	r3, [r7, #8]
 80040dc:	781a      	ldrb	r2, [r3, #0]
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	0011      	movs	r1, r2
 80040e2:	0018      	movs	r0, r3
 80040e4:	f008 fb24 	bl	800c730 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80040e8:	1dbb      	adds	r3, r7, #6
 80040ea:	881a      	ldrh	r2, [r3, #0]
 80040ec:	2380      	movs	r3, #128	@ 0x80
 80040ee:	01db      	lsls	r3, r3, #7
 80040f0:	4013      	ands	r3, r2
 80040f2:	d100      	bne.n	80040f6 <HAL_PCD_EP_DB_Transmit+0x196>
 80040f4:	e2d5      	b.n	80046a2 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	001a      	movs	r2, r3
 80040fc:	68bb      	ldr	r3, [r7, #8]
 80040fe:	781b      	ldrb	r3, [r3, #0]
 8004100:	009b      	lsls	r3, r3, #2
 8004102:	18d3      	adds	r3, r2, r3
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4a8d      	ldr	r2, [pc, #564]	@ (800433c <HAL_PCD_EP_DB_Transmit+0x3dc>)
 8004108:	4013      	ands	r3, r2
 800410a:	637b      	str	r3, [r7, #52]	@ 0x34
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	001a      	movs	r2, r3
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	781b      	ldrb	r3, [r3, #0]
 8004116:	009b      	lsls	r3, r3, #2
 8004118:	18d3      	adds	r3, r2, r3
 800411a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800411c:	4988      	ldr	r1, [pc, #544]	@ (8004340 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 800411e:	430a      	orrs	r2, r1
 8004120:	601a      	str	r2, [r3, #0]
 8004122:	e2be      	b.n	80046a2 <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004124:	1dbb      	adds	r3, r7, #6
 8004126:	881a      	ldrh	r2, [r3, #0]
 8004128:	2380      	movs	r3, #128	@ 0x80
 800412a:	01db      	lsls	r3, r3, #7
 800412c:	4013      	ands	r3, r2
 800412e:	d015      	beq.n	800415c <HAL_PCD_EP_DB_Transmit+0x1fc>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	001a      	movs	r2, r3
 8004136:	68bb      	ldr	r3, [r7, #8]
 8004138:	781b      	ldrb	r3, [r3, #0]
 800413a:	009b      	lsls	r3, r3, #2
 800413c:	18d3      	adds	r3, r2, r3
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a7e      	ldr	r2, [pc, #504]	@ (800433c <HAL_PCD_EP_DB_Transmit+0x3dc>)
 8004142:	4013      	ands	r3, r2
 8004144:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	001a      	movs	r2, r3
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	781b      	ldrb	r3, [r3, #0]
 8004150:	009b      	lsls	r3, r3, #2
 8004152:	18d3      	adds	r3, r2, r3
 8004154:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004156:	497a      	ldr	r1, [pc, #488]	@ (8004340 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8004158:	430a      	orrs	r2, r1
 800415a:	601a      	str	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	2224      	movs	r2, #36	@ 0x24
 8004160:	5c9b      	ldrb	r3, [r3, r2]
 8004162:	2b01      	cmp	r3, #1
 8004164:	d000      	beq.n	8004168 <HAL_PCD_EP_DB_Transmit+0x208>
 8004166:	e29c      	b.n	80046a2 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxPctSize;
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	695a      	ldr	r2, [r3, #20]
 800416c:	211e      	movs	r1, #30
 800416e:	187b      	adds	r3, r7, r1
 8004170:	881b      	ldrh	r3, [r3, #0]
 8004172:	18d2      	adds	r2, r2, r3
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	69da      	ldr	r2, [r3, #28]
 800417c:	187b      	adds	r3, r7, r1
 800417e:	881b      	ldrh	r3, [r3, #0]
 8004180:	18d2      	adds	r2, r2, r3
 8004182:	68bb      	ldr	r3, [r7, #8]
 8004184:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004186:	68bb      	ldr	r3, [r7, #8]
 8004188:	6a1a      	ldr	r2, [r3, #32]
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	691b      	ldr	r3, [r3, #16]
 800418e:	429a      	cmp	r2, r3
 8004190:	d309      	bcc.n	80041a6 <HAL_PCD_EP_DB_Transmit+0x246>
        {
          len = ep->maxpacket;
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	691b      	ldr	r3, [r3, #16]
 8004196:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db -= len;
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	6a1a      	ldr	r2, [r3, #32]
 800419c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800419e:	1ad2      	subs	r2, r2, r3
 80041a0:	68bb      	ldr	r3, [r7, #8]
 80041a2:	621a      	str	r2, [r3, #32]
 80041a4:	e016      	b.n	80041d4 <HAL_PCD_EP_DB_Transmit+0x274>
        }
        else if (ep->xfer_len_db == 0U)
 80041a6:	68bb      	ldr	r3, [r7, #8]
 80041a8:	6a1b      	ldr	r3, [r3, #32]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d108      	bne.n	80041c0 <HAL_PCD_EP_DB_Transmit+0x260>
        {
          len = TxPctSize;
 80041ae:	231e      	movs	r3, #30
 80041b0:	18fb      	adds	r3, r7, r3
 80041b2:	881b      	ldrh	r3, [r3, #0]
 80041b4:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_fill_db = 0U;
 80041b6:	68bb      	ldr	r3, [r7, #8]
 80041b8:	2224      	movs	r2, #36	@ 0x24
 80041ba:	2100      	movs	r1, #0
 80041bc:	5499      	strb	r1, [r3, r2]
 80041be:	e009      	b.n	80041d4 <HAL_PCD_EP_DB_Transmit+0x274>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80041c0:	68bb      	ldr	r3, [r7, #8]
 80041c2:	2224      	movs	r2, #36	@ 0x24
 80041c4:	2100      	movs	r1, #0
 80041c6:	5499      	strb	r1, [r3, r2]
          len = ep->xfer_len_db;
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	6a1b      	ldr	r3, [r3, #32]
 80041cc:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db = 0U;
 80041ce:	68bb      	ldr	r3, [r7, #8]
 80041d0:	2200      	movs	r2, #0
 80041d2:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	785b      	ldrb	r3, [r3, #1]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d162      	bne.n	80042a2 <HAL_PCD_EP_DB_Transmit+0x342>
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	781b      	ldrb	r3, [r3, #0]
 80041e0:	00db      	lsls	r3, r3, #3
 80041e2:	4a55      	ldr	r2, [pc, #340]	@ (8004338 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 80041e4:	4694      	mov	ip, r2
 80041e6:	4463      	add	r3, ip
 80041e8:	681a      	ldr	r2, [r3, #0]
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	781b      	ldrb	r3, [r3, #0]
 80041ee:	00db      	lsls	r3, r3, #3
 80041f0:	4951      	ldr	r1, [pc, #324]	@ (8004338 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 80041f2:	468c      	mov	ip, r1
 80041f4:	4463      	add	r3, ip
 80041f6:	0192      	lsls	r2, r2, #6
 80041f8:	0992      	lsrs	r2, r2, #6
 80041fa:	601a      	str	r2, [r3, #0]
 80041fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041fe:	2b3e      	cmp	r3, #62	@ 0x3e
 8004200:	d91e      	bls.n	8004240 <HAL_PCD_EP_DB_Transmit+0x2e0>
 8004202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004204:	095b      	lsrs	r3, r3, #5
 8004206:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800420a:	221f      	movs	r2, #31
 800420c:	4013      	ands	r3, r2
 800420e:	d102      	bne.n	8004216 <HAL_PCD_EP_DB_Transmit+0x2b6>
 8004210:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004212:	3b01      	subs	r3, #1
 8004214:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	781b      	ldrb	r3, [r3, #0]
 800421a:	00db      	lsls	r3, r3, #3
 800421c:	4a46      	ldr	r2, [pc, #280]	@ (8004338 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800421e:	4694      	mov	ip, r2
 8004220:	4463      	add	r3, ip
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004226:	069b      	lsls	r3, r3, #26
 8004228:	431a      	orrs	r2, r3
 800422a:	68bb      	ldr	r3, [r7, #8]
 800422c:	781b      	ldrb	r3, [r3, #0]
 800422e:	00db      	lsls	r3, r3, #3
 8004230:	4941      	ldr	r1, [pc, #260]	@ (8004338 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8004232:	468c      	mov	ip, r1
 8004234:	4463      	add	r3, ip
 8004236:	2180      	movs	r1, #128	@ 0x80
 8004238:	0609      	lsls	r1, r1, #24
 800423a:	430a      	orrs	r2, r1
 800423c:	601a      	str	r2, [r3, #0]
 800423e:	e055      	b.n	80042ec <HAL_PCD_EP_DB_Transmit+0x38c>
 8004240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004242:	2b00      	cmp	r3, #0
 8004244:	d111      	bne.n	800426a <HAL_PCD_EP_DB_Transmit+0x30a>
 8004246:	68bb      	ldr	r3, [r7, #8]
 8004248:	781b      	ldrb	r3, [r3, #0]
 800424a:	00db      	lsls	r3, r3, #3
 800424c:	4a3a      	ldr	r2, [pc, #232]	@ (8004338 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800424e:	4694      	mov	ip, r2
 8004250:	4463      	add	r3, ip
 8004252:	681a      	ldr	r2, [r3, #0]
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	781b      	ldrb	r3, [r3, #0]
 8004258:	00db      	lsls	r3, r3, #3
 800425a:	4937      	ldr	r1, [pc, #220]	@ (8004338 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800425c:	468c      	mov	ip, r1
 800425e:	4463      	add	r3, ip
 8004260:	2180      	movs	r1, #128	@ 0x80
 8004262:	0609      	lsls	r1, r1, #24
 8004264:	430a      	orrs	r2, r1
 8004266:	601a      	str	r2, [r3, #0]
 8004268:	e040      	b.n	80042ec <HAL_PCD_EP_DB_Transmit+0x38c>
 800426a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800426c:	085b      	lsrs	r3, r3, #1
 800426e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004272:	2201      	movs	r2, #1
 8004274:	4013      	ands	r3, r2
 8004276:	d002      	beq.n	800427e <HAL_PCD_EP_DB_Transmit+0x31e>
 8004278:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800427a:	3301      	adds	r3, #1
 800427c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	781b      	ldrb	r3, [r3, #0]
 8004282:	00db      	lsls	r3, r3, #3
 8004284:	4a2c      	ldr	r2, [pc, #176]	@ (8004338 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8004286:	4694      	mov	ip, r2
 8004288:	4463      	add	r3, ip
 800428a:	6819      	ldr	r1, [r3, #0]
 800428c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800428e:	069a      	lsls	r2, r3, #26
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	781b      	ldrb	r3, [r3, #0]
 8004294:	00db      	lsls	r3, r3, #3
 8004296:	4828      	ldr	r0, [pc, #160]	@ (8004338 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8004298:	4684      	mov	ip, r0
 800429a:	4463      	add	r3, ip
 800429c:	430a      	orrs	r2, r1
 800429e:	601a      	str	r2, [r3, #0]
 80042a0:	e024      	b.n	80042ec <HAL_PCD_EP_DB_Transmit+0x38c>
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	785b      	ldrb	r3, [r3, #1]
 80042a6:	2b01      	cmp	r3, #1
 80042a8:	d120      	bne.n	80042ec <HAL_PCD_EP_DB_Transmit+0x38c>
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	781b      	ldrb	r3, [r3, #0]
 80042ae:	00db      	lsls	r3, r3, #3
 80042b0:	4a21      	ldr	r2, [pc, #132]	@ (8004338 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 80042b2:	4694      	mov	ip, r2
 80042b4:	4463      	add	r3, ip
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	781b      	ldrb	r3, [r3, #0]
 80042bc:	00db      	lsls	r3, r3, #3
 80042be:	491e      	ldr	r1, [pc, #120]	@ (8004338 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 80042c0:	468c      	mov	ip, r1
 80042c2:	4463      	add	r3, ip
 80042c4:	0412      	lsls	r2, r2, #16
 80042c6:	0c12      	lsrs	r2, r2, #16
 80042c8:	601a      	str	r2, [r3, #0]
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	781b      	ldrb	r3, [r3, #0]
 80042ce:	00db      	lsls	r3, r3, #3
 80042d0:	4a19      	ldr	r2, [pc, #100]	@ (8004338 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 80042d2:	4694      	mov	ip, r2
 80042d4:	4463      	add	r3, ip
 80042d6:	6819      	ldr	r1, [r3, #0]
 80042d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042da:	041a      	lsls	r2, r3, #16
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	781b      	ldrb	r3, [r3, #0]
 80042e0:	00db      	lsls	r3, r3, #3
 80042e2:	4815      	ldr	r0, [pc, #84]	@ (8004338 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 80042e4:	4684      	mov	ip, r0
 80042e6:	4463      	add	r3, ip
 80042e8:	430a      	orrs	r2, r1
 80042ea:	601a      	str	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	6818      	ldr	r0, [r3, #0]
 80042f0:	68bb      	ldr	r3, [r7, #8]
 80042f2:	6959      	ldr	r1, [r3, #20]
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	891a      	ldrh	r2, [r3, #8]
 80042f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042fa:	b29b      	uxth	r3, r3
 80042fc:	f005 fc24 	bl	8009b48 <USB_WritePMA>
 8004300:	e1cf      	b.n	80046a2 <HAL_PCD_EP_DB_Transmit+0x742>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681a      	ldr	r2, [r3, #0]
 8004306:	68bb      	ldr	r3, [r7, #8]
 8004308:	781b      	ldrb	r3, [r3, #0]
 800430a:	251e      	movs	r5, #30
 800430c:	197c      	adds	r4, r7, r5
 800430e:	0019      	movs	r1, r3
 8004310:	0010      	movs	r0, r2
 8004312:	f7fe fd39 	bl	8002d88 <PCD_GET_EP_DBUF1_CNT>
 8004316:	0003      	movs	r3, r0
 8004318:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= TxPctSize)
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	699a      	ldr	r2, [r3, #24]
 800431e:	197b      	adds	r3, r7, r5
 8004320:	881b      	ldrh	r3, [r3, #0]
 8004322:	429a      	cmp	r2, r3
 8004324:	d30e      	bcc.n	8004344 <HAL_PCD_EP_DB_Transmit+0x3e4>
    {
      ep->xfer_len -= TxPctSize;
 8004326:	68bb      	ldr	r3, [r7, #8]
 8004328:	699a      	ldr	r2, [r3, #24]
 800432a:	197b      	adds	r3, r7, r5
 800432c:	881b      	ldrh	r3, [r3, #0]
 800432e:	1ad2      	subs	r2, r2, r3
 8004330:	68bb      	ldr	r3, [r7, #8]
 8004332:	619a      	str	r2, [r3, #24]
 8004334:	e009      	b.n	800434a <HAL_PCD_EP_DB_Transmit+0x3ea>
 8004336:	46c0      	nop			@ (mov r8, r8)
 8004338:	40009800 	.word	0x40009800
 800433c:	07ff8f8f 	.word	0x07ff8f8f
 8004340:	0000c080 	.word	0x0000c080
    }
    else
    {
      ep->xfer_len = 0U;
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	2200      	movs	r2, #0
 8004348:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	699b      	ldr	r3, [r3, #24]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d000      	beq.n	8004354 <HAL_PCD_EP_DB_Transmit+0x3f4>
 8004352:	e0b2      	b.n	80044ba <HAL_PCD_EP_DB_Transmit+0x55a>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	785b      	ldrb	r3, [r3, #1]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d121      	bne.n	80043a0 <HAL_PCD_EP_DB_Transmit+0x440>
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	781b      	ldrb	r3, [r3, #0]
 8004360:	00db      	lsls	r3, r3, #3
 8004362:	4ab5      	ldr	r2, [pc, #724]	@ (8004638 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8004364:	4694      	mov	ip, r2
 8004366:	4463      	add	r3, ip
 8004368:	681a      	ldr	r2, [r3, #0]
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	781b      	ldrb	r3, [r3, #0]
 800436e:	00db      	lsls	r3, r3, #3
 8004370:	49b1      	ldr	r1, [pc, #708]	@ (8004638 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8004372:	468c      	mov	ip, r1
 8004374:	4463      	add	r3, ip
 8004376:	0192      	lsls	r2, r2, #6
 8004378:	0992      	lsrs	r2, r2, #6
 800437a:	601a      	str	r2, [r3, #0]
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	781b      	ldrb	r3, [r3, #0]
 8004380:	00db      	lsls	r3, r3, #3
 8004382:	4aad      	ldr	r2, [pc, #692]	@ (8004638 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8004384:	4694      	mov	ip, r2
 8004386:	4463      	add	r3, ip
 8004388:	681a      	ldr	r2, [r3, #0]
 800438a:	68bb      	ldr	r3, [r7, #8]
 800438c:	781b      	ldrb	r3, [r3, #0]
 800438e:	00db      	lsls	r3, r3, #3
 8004390:	49a9      	ldr	r1, [pc, #676]	@ (8004638 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8004392:	468c      	mov	ip, r1
 8004394:	4463      	add	r3, ip
 8004396:	2180      	movs	r1, #128	@ 0x80
 8004398:	0609      	lsls	r1, r1, #24
 800439a:	430a      	orrs	r2, r1
 800439c:	601a      	str	r2, [r3, #0]
 800439e:	e020      	b.n	80043e2 <HAL_PCD_EP_DB_Transmit+0x482>
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	785b      	ldrb	r3, [r3, #1]
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	d11c      	bne.n	80043e2 <HAL_PCD_EP_DB_Transmit+0x482>
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	781b      	ldrb	r3, [r3, #0]
 80043ac:	00db      	lsls	r3, r3, #3
 80043ae:	4aa2      	ldr	r2, [pc, #648]	@ (8004638 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80043b0:	4694      	mov	ip, r2
 80043b2:	4463      	add	r3, ip
 80043b4:	681a      	ldr	r2, [r3, #0]
 80043b6:	68bb      	ldr	r3, [r7, #8]
 80043b8:	781b      	ldrb	r3, [r3, #0]
 80043ba:	00db      	lsls	r3, r3, #3
 80043bc:	499e      	ldr	r1, [pc, #632]	@ (8004638 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80043be:	468c      	mov	ip, r1
 80043c0:	4463      	add	r3, ip
 80043c2:	0412      	lsls	r2, r2, #16
 80043c4:	0c12      	lsrs	r2, r2, #16
 80043c6:	601a      	str	r2, [r3, #0]
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	781b      	ldrb	r3, [r3, #0]
 80043cc:	00db      	lsls	r3, r3, #3
 80043ce:	4a9a      	ldr	r2, [pc, #616]	@ (8004638 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80043d0:	189a      	adds	r2, r3, r2
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	781b      	ldrb	r3, [r3, #0]
 80043d6:	00db      	lsls	r3, r3, #3
 80043d8:	4997      	ldr	r1, [pc, #604]	@ (8004638 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80043da:	468c      	mov	ip, r1
 80043dc:	4463      	add	r3, ip
 80043de:	6812      	ldr	r2, [r2, #0]
 80043e0:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	785b      	ldrb	r3, [r3, #1]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d121      	bne.n	800442e <HAL_PCD_EP_DB_Transmit+0x4ce>
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	781b      	ldrb	r3, [r3, #0]
 80043ee:	00db      	lsls	r3, r3, #3
 80043f0:	4a91      	ldr	r2, [pc, #580]	@ (8004638 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80043f2:	4694      	mov	ip, r2
 80043f4:	4463      	add	r3, ip
 80043f6:	685a      	ldr	r2, [r3, #4]
 80043f8:	68bb      	ldr	r3, [r7, #8]
 80043fa:	781b      	ldrb	r3, [r3, #0]
 80043fc:	00db      	lsls	r3, r3, #3
 80043fe:	498e      	ldr	r1, [pc, #568]	@ (8004638 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8004400:	468c      	mov	ip, r1
 8004402:	4463      	add	r3, ip
 8004404:	0192      	lsls	r2, r2, #6
 8004406:	0992      	lsrs	r2, r2, #6
 8004408:	605a      	str	r2, [r3, #4]
 800440a:	68bb      	ldr	r3, [r7, #8]
 800440c:	781b      	ldrb	r3, [r3, #0]
 800440e:	00db      	lsls	r3, r3, #3
 8004410:	4a89      	ldr	r2, [pc, #548]	@ (8004638 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8004412:	4694      	mov	ip, r2
 8004414:	4463      	add	r3, ip
 8004416:	685a      	ldr	r2, [r3, #4]
 8004418:	68bb      	ldr	r3, [r7, #8]
 800441a:	781b      	ldrb	r3, [r3, #0]
 800441c:	00db      	lsls	r3, r3, #3
 800441e:	4986      	ldr	r1, [pc, #536]	@ (8004638 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8004420:	468c      	mov	ip, r1
 8004422:	4463      	add	r3, ip
 8004424:	2180      	movs	r1, #128	@ 0x80
 8004426:	0609      	lsls	r1, r1, #24
 8004428:	430a      	orrs	r2, r1
 800442a:	605a      	str	r2, [r3, #4]
 800442c:	e020      	b.n	8004470 <HAL_PCD_EP_DB_Transmit+0x510>
 800442e:	68bb      	ldr	r3, [r7, #8]
 8004430:	785b      	ldrb	r3, [r3, #1]
 8004432:	2b01      	cmp	r3, #1
 8004434:	d11c      	bne.n	8004470 <HAL_PCD_EP_DB_Transmit+0x510>
 8004436:	68bb      	ldr	r3, [r7, #8]
 8004438:	781b      	ldrb	r3, [r3, #0]
 800443a:	00db      	lsls	r3, r3, #3
 800443c:	4a7e      	ldr	r2, [pc, #504]	@ (8004638 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800443e:	4694      	mov	ip, r2
 8004440:	4463      	add	r3, ip
 8004442:	685a      	ldr	r2, [r3, #4]
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	781b      	ldrb	r3, [r3, #0]
 8004448:	00db      	lsls	r3, r3, #3
 800444a:	497b      	ldr	r1, [pc, #492]	@ (8004638 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800444c:	468c      	mov	ip, r1
 800444e:	4463      	add	r3, ip
 8004450:	0412      	lsls	r2, r2, #16
 8004452:	0c12      	lsrs	r2, r2, #16
 8004454:	605a      	str	r2, [r3, #4]
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	781b      	ldrb	r3, [r3, #0]
 800445a:	00db      	lsls	r3, r3, #3
 800445c:	4a76      	ldr	r2, [pc, #472]	@ (8004638 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800445e:	189a      	adds	r2, r3, r2
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	781b      	ldrb	r3, [r3, #0]
 8004464:	00db      	lsls	r3, r3, #3
 8004466:	4974      	ldr	r1, [pc, #464]	@ (8004638 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8004468:	468c      	mov	ip, r1
 800446a:	4463      	add	r3, ip
 800446c:	6852      	ldr	r2, [r2, #4]
 800446e:	605a      	str	r2, [r3, #4]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	781a      	ldrb	r2, [r3, #0]
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	0011      	movs	r1, r2
 8004478:	0018      	movs	r0, r3
 800447a:	f008 f959 	bl	800c730 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800447e:	1dbb      	adds	r3, r7, #6
 8004480:	881a      	ldrh	r2, [r3, #0]
 8004482:	2380      	movs	r3, #128	@ 0x80
 8004484:	01db      	lsls	r3, r3, #7
 8004486:	4013      	ands	r3, r2
 8004488:	d000      	beq.n	800448c <HAL_PCD_EP_DB_Transmit+0x52c>
 800448a:	e10a      	b.n	80046a2 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	001a      	movs	r2, r3
 8004492:	68bb      	ldr	r3, [r7, #8]
 8004494:	781b      	ldrb	r3, [r3, #0]
 8004496:	009b      	lsls	r3, r3, #2
 8004498:	18d3      	adds	r3, r2, r3
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4a67      	ldr	r2, [pc, #412]	@ (800463c <HAL_PCD_EP_DB_Transmit+0x6dc>)
 800449e:	4013      	ands	r3, r2
 80044a0:	623b      	str	r3, [r7, #32]
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	001a      	movs	r2, r3
 80044a8:	68bb      	ldr	r3, [r7, #8]
 80044aa:	781b      	ldrb	r3, [r3, #0]
 80044ac:	009b      	lsls	r3, r3, #2
 80044ae:	18d3      	adds	r3, r2, r3
 80044b0:	6a3a      	ldr	r2, [r7, #32]
 80044b2:	4963      	ldr	r1, [pc, #396]	@ (8004640 <HAL_PCD_EP_DB_Transmit+0x6e0>)
 80044b4:	430a      	orrs	r2, r1
 80044b6:	601a      	str	r2, [r3, #0]
 80044b8:	e0f3      	b.n	80046a2 <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80044ba:	1dbb      	adds	r3, r7, #6
 80044bc:	881a      	ldrh	r2, [r3, #0]
 80044be:	2380      	movs	r3, #128	@ 0x80
 80044c0:	01db      	lsls	r3, r3, #7
 80044c2:	4013      	ands	r3, r2
 80044c4:	d115      	bne.n	80044f2 <HAL_PCD_EP_DB_Transmit+0x592>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	001a      	movs	r2, r3
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	781b      	ldrb	r3, [r3, #0]
 80044d0:	009b      	lsls	r3, r3, #2
 80044d2:	18d3      	adds	r3, r2, r3
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	4a59      	ldr	r2, [pc, #356]	@ (800463c <HAL_PCD_EP_DB_Transmit+0x6dc>)
 80044d8:	4013      	ands	r3, r2
 80044da:	617b      	str	r3, [r7, #20]
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	001a      	movs	r2, r3
 80044e2:	68bb      	ldr	r3, [r7, #8]
 80044e4:	781b      	ldrb	r3, [r3, #0]
 80044e6:	009b      	lsls	r3, r3, #2
 80044e8:	18d3      	adds	r3, r2, r3
 80044ea:	697a      	ldr	r2, [r7, #20]
 80044ec:	4954      	ldr	r1, [pc, #336]	@ (8004640 <HAL_PCD_EP_DB_Transmit+0x6e0>)
 80044ee:	430a      	orrs	r2, r1
 80044f0:	601a      	str	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80044f2:	68bb      	ldr	r3, [r7, #8]
 80044f4:	2224      	movs	r2, #36	@ 0x24
 80044f6:	5c9b      	ldrb	r3, [r3, r2]
 80044f8:	2b01      	cmp	r3, #1
 80044fa:	d000      	beq.n	80044fe <HAL_PCD_EP_DB_Transmit+0x59e>
 80044fc:	e0d1      	b.n	80046a2 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxPctSize;
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	695a      	ldr	r2, [r3, #20]
 8004502:	211e      	movs	r1, #30
 8004504:	187b      	adds	r3, r7, r1
 8004506:	881b      	ldrh	r3, [r3, #0]
 8004508:	18d2      	adds	r2, r2, r3
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	69da      	ldr	r2, [r3, #28]
 8004512:	187b      	adds	r3, r7, r1
 8004514:	881b      	ldrh	r3, [r3, #0]
 8004516:	18d2      	adds	r2, r2, r3
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	6a1a      	ldr	r2, [r3, #32]
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	691b      	ldr	r3, [r3, #16]
 8004524:	429a      	cmp	r2, r3
 8004526:	d309      	bcc.n	800453c <HAL_PCD_EP_DB_Transmit+0x5dc>
        {
          len = ep->maxpacket;
 8004528:	68bb      	ldr	r3, [r7, #8]
 800452a:	691b      	ldr	r3, [r3, #16]
 800452c:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db -= len;
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	6a1a      	ldr	r2, [r3, #32]
 8004532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004534:	1ad2      	subs	r2, r2, r3
 8004536:	68bb      	ldr	r3, [r7, #8]
 8004538:	621a      	str	r2, [r3, #32]
 800453a:	e016      	b.n	800456a <HAL_PCD_EP_DB_Transmit+0x60a>
        }
        else if (ep->xfer_len_db == 0U)
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	6a1b      	ldr	r3, [r3, #32]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d108      	bne.n	8004556 <HAL_PCD_EP_DB_Transmit+0x5f6>
        {
          len = TxPctSize;
 8004544:	231e      	movs	r3, #30
 8004546:	18fb      	adds	r3, r7, r3
 8004548:	881b      	ldrh	r3, [r3, #0]
 800454a:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_fill_db = 0U;
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	2224      	movs	r2, #36	@ 0x24
 8004550:	2100      	movs	r1, #0
 8004552:	5499      	strb	r1, [r3, r2]
 8004554:	e009      	b.n	800456a <HAL_PCD_EP_DB_Transmit+0x60a>
        }
        else
        {
          len = ep->xfer_len_db;
 8004556:	68bb      	ldr	r3, [r7, #8]
 8004558:	6a1b      	ldr	r3, [r3, #32]
 800455a:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db = 0U;
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	2200      	movs	r2, #0
 8004560:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8004562:	68bb      	ldr	r3, [r7, #8]
 8004564:	2224      	movs	r2, #36	@ 0x24
 8004566:	2100      	movs	r1, #0
 8004568:	5499      	strb	r1, [r3, r2]
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800456a:	68bb      	ldr	r3, [r7, #8]
 800456c:	785b      	ldrb	r3, [r3, #1]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d168      	bne.n	8004644 <HAL_PCD_EP_DB_Transmit+0x6e4>
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	781b      	ldrb	r3, [r3, #0]
 8004576:	00db      	lsls	r3, r3, #3
 8004578:	4a2f      	ldr	r2, [pc, #188]	@ (8004638 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800457a:	4694      	mov	ip, r2
 800457c:	4463      	add	r3, ip
 800457e:	685a      	ldr	r2, [r3, #4]
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	781b      	ldrb	r3, [r3, #0]
 8004584:	00db      	lsls	r3, r3, #3
 8004586:	492c      	ldr	r1, [pc, #176]	@ (8004638 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8004588:	468c      	mov	ip, r1
 800458a:	4463      	add	r3, ip
 800458c:	0192      	lsls	r2, r2, #6
 800458e:	0992      	lsrs	r2, r2, #6
 8004590:	605a      	str	r2, [r3, #4]
 8004592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004594:	2b3e      	cmp	r3, #62	@ 0x3e
 8004596:	d91e      	bls.n	80045d6 <HAL_PCD_EP_DB_Transmit+0x676>
 8004598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800459a:	095b      	lsrs	r3, r3, #5
 800459c:	61bb      	str	r3, [r7, #24]
 800459e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045a0:	221f      	movs	r2, #31
 80045a2:	4013      	ands	r3, r2
 80045a4:	d102      	bne.n	80045ac <HAL_PCD_EP_DB_Transmit+0x64c>
 80045a6:	69bb      	ldr	r3, [r7, #24]
 80045a8:	3b01      	subs	r3, #1
 80045aa:	61bb      	str	r3, [r7, #24]
 80045ac:	68bb      	ldr	r3, [r7, #8]
 80045ae:	781b      	ldrb	r3, [r3, #0]
 80045b0:	00db      	lsls	r3, r3, #3
 80045b2:	4a21      	ldr	r2, [pc, #132]	@ (8004638 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80045b4:	4694      	mov	ip, r2
 80045b6:	4463      	add	r3, ip
 80045b8:	685a      	ldr	r2, [r3, #4]
 80045ba:	69bb      	ldr	r3, [r7, #24]
 80045bc:	069b      	lsls	r3, r3, #26
 80045be:	431a      	orrs	r2, r3
 80045c0:	68bb      	ldr	r3, [r7, #8]
 80045c2:	781b      	ldrb	r3, [r3, #0]
 80045c4:	00db      	lsls	r3, r3, #3
 80045c6:	491c      	ldr	r1, [pc, #112]	@ (8004638 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80045c8:	468c      	mov	ip, r1
 80045ca:	4463      	add	r3, ip
 80045cc:	2180      	movs	r1, #128	@ 0x80
 80045ce:	0609      	lsls	r1, r1, #24
 80045d0:	430a      	orrs	r2, r1
 80045d2:	605a      	str	r2, [r3, #4]
 80045d4:	e05b      	b.n	800468e <HAL_PCD_EP_DB_Transmit+0x72e>
 80045d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d111      	bne.n	8004600 <HAL_PCD_EP_DB_Transmit+0x6a0>
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	781b      	ldrb	r3, [r3, #0]
 80045e0:	00db      	lsls	r3, r3, #3
 80045e2:	4a15      	ldr	r2, [pc, #84]	@ (8004638 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80045e4:	4694      	mov	ip, r2
 80045e6:	4463      	add	r3, ip
 80045e8:	685a      	ldr	r2, [r3, #4]
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	781b      	ldrb	r3, [r3, #0]
 80045ee:	00db      	lsls	r3, r3, #3
 80045f0:	4911      	ldr	r1, [pc, #68]	@ (8004638 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80045f2:	468c      	mov	ip, r1
 80045f4:	4463      	add	r3, ip
 80045f6:	2180      	movs	r1, #128	@ 0x80
 80045f8:	0609      	lsls	r1, r1, #24
 80045fa:	430a      	orrs	r2, r1
 80045fc:	605a      	str	r2, [r3, #4]
 80045fe:	e046      	b.n	800468e <HAL_PCD_EP_DB_Transmit+0x72e>
 8004600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004602:	085b      	lsrs	r3, r3, #1
 8004604:	61bb      	str	r3, [r7, #24]
 8004606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004608:	2201      	movs	r2, #1
 800460a:	4013      	ands	r3, r2
 800460c:	d002      	beq.n	8004614 <HAL_PCD_EP_DB_Transmit+0x6b4>
 800460e:	69bb      	ldr	r3, [r7, #24]
 8004610:	3301      	adds	r3, #1
 8004612:	61bb      	str	r3, [r7, #24]
 8004614:	68bb      	ldr	r3, [r7, #8]
 8004616:	781b      	ldrb	r3, [r3, #0]
 8004618:	00db      	lsls	r3, r3, #3
 800461a:	4a07      	ldr	r2, [pc, #28]	@ (8004638 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800461c:	4694      	mov	ip, r2
 800461e:	4463      	add	r3, ip
 8004620:	6859      	ldr	r1, [r3, #4]
 8004622:	69bb      	ldr	r3, [r7, #24]
 8004624:	069a      	lsls	r2, r3, #26
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	781b      	ldrb	r3, [r3, #0]
 800462a:	00db      	lsls	r3, r3, #3
 800462c:	4802      	ldr	r0, [pc, #8]	@ (8004638 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800462e:	4684      	mov	ip, r0
 8004630:	4463      	add	r3, ip
 8004632:	430a      	orrs	r2, r1
 8004634:	605a      	str	r2, [r3, #4]
 8004636:	e02a      	b.n	800468e <HAL_PCD_EP_DB_Transmit+0x72e>
 8004638:	40009800 	.word	0x40009800
 800463c:	07ff8f8f 	.word	0x07ff8f8f
 8004640:	0000c080 	.word	0x0000c080
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	785b      	ldrb	r3, [r3, #1]
 8004648:	2b01      	cmp	r3, #1
 800464a:	d120      	bne.n	800468e <HAL_PCD_EP_DB_Transmit+0x72e>
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	781b      	ldrb	r3, [r3, #0]
 8004650:	00db      	lsls	r3, r3, #3
 8004652:	4a25      	ldr	r2, [pc, #148]	@ (80046e8 <HAL_PCD_EP_DB_Transmit+0x788>)
 8004654:	4694      	mov	ip, r2
 8004656:	4463      	add	r3, ip
 8004658:	685a      	ldr	r2, [r3, #4]
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	781b      	ldrb	r3, [r3, #0]
 800465e:	00db      	lsls	r3, r3, #3
 8004660:	4921      	ldr	r1, [pc, #132]	@ (80046e8 <HAL_PCD_EP_DB_Transmit+0x788>)
 8004662:	468c      	mov	ip, r1
 8004664:	4463      	add	r3, ip
 8004666:	0412      	lsls	r2, r2, #16
 8004668:	0c12      	lsrs	r2, r2, #16
 800466a:	605a      	str	r2, [r3, #4]
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	781b      	ldrb	r3, [r3, #0]
 8004670:	00db      	lsls	r3, r3, #3
 8004672:	4a1d      	ldr	r2, [pc, #116]	@ (80046e8 <HAL_PCD_EP_DB_Transmit+0x788>)
 8004674:	4694      	mov	ip, r2
 8004676:	4463      	add	r3, ip
 8004678:	6859      	ldr	r1, [r3, #4]
 800467a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800467c:	041a      	lsls	r2, r3, #16
 800467e:	68bb      	ldr	r3, [r7, #8]
 8004680:	781b      	ldrb	r3, [r3, #0]
 8004682:	00db      	lsls	r3, r3, #3
 8004684:	4818      	ldr	r0, [pc, #96]	@ (80046e8 <HAL_PCD_EP_DB_Transmit+0x788>)
 8004686:	4684      	mov	ip, r0
 8004688:	4463      	add	r3, ip
 800468a:	430a      	orrs	r2, r1
 800468c:	605a      	str	r2, [r3, #4]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	6818      	ldr	r0, [r3, #0]
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	6959      	ldr	r1, [r3, #20]
 8004696:	68bb      	ldr	r3, [r7, #8]
 8004698:	895a      	ldrh	r2, [r3, #10]
 800469a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800469c:	b29b      	uxth	r3, r3
 800469e:	f005 fa53 	bl	8009b48 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	001a      	movs	r2, r3
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	781b      	ldrb	r3, [r3, #0]
 80046ac:	009b      	lsls	r3, r3, #2
 80046ae:	18d3      	adds	r3, r2, r3
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4a0e      	ldr	r2, [pc, #56]	@ (80046ec <HAL_PCD_EP_DB_Transmit+0x78c>)
 80046b4:	4013      	ands	r3, r2
 80046b6:	633b      	str	r3, [r7, #48]	@ 0x30
 80046b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046ba:	2210      	movs	r2, #16
 80046bc:	4053      	eors	r3, r2
 80046be:	633b      	str	r3, [r7, #48]	@ 0x30
 80046c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046c2:	2220      	movs	r2, #32
 80046c4:	4053      	eors	r3, r2
 80046c6:	633b      	str	r3, [r7, #48]	@ 0x30
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	001a      	movs	r2, r3
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	781b      	ldrb	r3, [r3, #0]
 80046d2:	009b      	lsls	r3, r3, #2
 80046d4:	18d3      	adds	r3, r2, r3
 80046d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80046d8:	4905      	ldr	r1, [pc, #20]	@ (80046f0 <HAL_PCD_EP_DB_Transmit+0x790>)
 80046da:	430a      	orrs	r2, r1
 80046dc:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80046de:	2300      	movs	r3, #0
}
 80046e0:	0018      	movs	r0, r3
 80046e2:	46bd      	mov	sp, r7
 80046e4:	b00e      	add	sp, #56	@ 0x38
 80046e6:	bdb0      	pop	{r4, r5, r7, pc}
 80046e8:	40009800 	.word	0x40009800
 80046ec:	07ff8fbf 	.word	0x07ff8fbf
 80046f0:	00008080 	.word	0x00008080

080046f4 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80046f4:	b590      	push	{r4, r7, lr}
 80046f6:	b087      	sub	sp, #28
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	60f8      	str	r0, [r7, #12]
 80046fc:	0008      	movs	r0, r1
 80046fe:	0011      	movs	r1, r2
 8004700:	607b      	str	r3, [r7, #4]
 8004702:	240a      	movs	r4, #10
 8004704:	193b      	adds	r3, r7, r4
 8004706:	1c02      	adds	r2, r0, #0
 8004708:	801a      	strh	r2, [r3, #0]
 800470a:	2308      	movs	r3, #8
 800470c:	18fb      	adds	r3, r7, r3
 800470e:	1c0a      	adds	r2, r1, #0
 8004710:	801a      	strh	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8004712:	0021      	movs	r1, r4
 8004714:	187b      	adds	r3, r7, r1
 8004716:	881b      	ldrh	r3, [r3, #0]
 8004718:	2280      	movs	r2, #128	@ 0x80
 800471a:	4013      	ands	r3, r2
 800471c:	b29b      	uxth	r3, r3
 800471e:	2b00      	cmp	r3, #0
 8004720:	d00d      	beq.n	800473e <HAL_PCDEx_PMAConfig+0x4a>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004722:	187b      	adds	r3, r7, r1
 8004724:	881b      	ldrh	r3, [r3, #0]
 8004726:	2207      	movs	r2, #7
 8004728:	401a      	ands	r2, r3
 800472a:	0013      	movs	r3, r2
 800472c:	009b      	lsls	r3, r3, #2
 800472e:	189b      	adds	r3, r3, r2
 8004730:	00db      	lsls	r3, r3, #3
 8004732:	3310      	adds	r3, #16
 8004734:	68fa      	ldr	r2, [r7, #12]
 8004736:	18d3      	adds	r3, r2, r3
 8004738:	3304      	adds	r3, #4
 800473a:	617b      	str	r3, [r7, #20]
 800473c:	e00c      	b.n	8004758 <HAL_PCDEx_PMAConfig+0x64>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800473e:	230a      	movs	r3, #10
 8004740:	18fb      	adds	r3, r7, r3
 8004742:	881a      	ldrh	r2, [r3, #0]
 8004744:	0013      	movs	r3, r2
 8004746:	009b      	lsls	r3, r3, #2
 8004748:	189b      	adds	r3, r3, r2
 800474a:	00db      	lsls	r3, r3, #3
 800474c:	3351      	adds	r3, #81	@ 0x51
 800474e:	33ff      	adds	r3, #255	@ 0xff
 8004750:	68fa      	ldr	r2, [r7, #12]
 8004752:	18d3      	adds	r3, r2, r3
 8004754:	3304      	adds	r3, #4
 8004756:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004758:	2308      	movs	r3, #8
 800475a:	18fb      	adds	r3, r7, r3
 800475c:	881b      	ldrh	r3, [r3, #0]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d107      	bne.n	8004772 <HAL_PCDEx_PMAConfig+0x7e>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8004762:	697b      	ldr	r3, [r7, #20]
 8004764:	2200      	movs	r2, #0
 8004766:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	b29a      	uxth	r2, r3
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	80da      	strh	r2, [r3, #6]
 8004770:	e00b      	b.n	800478a <HAL_PCDEx_PMAConfig+0x96>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8004772:	697b      	ldr	r3, [r7, #20]
 8004774:	2201      	movs	r2, #1
 8004776:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	b29a      	uxth	r2, r3
 800477c:	697b      	ldr	r3, [r7, #20]
 800477e:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	0c1b      	lsrs	r3, r3, #16
 8004784:	b29a      	uxth	r2, r3
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800478a:	2300      	movs	r3, #0
}
 800478c:	0018      	movs	r0, r3
 800478e:	46bd      	mov	sp, r7
 8004790:	b007      	add	sp, #28
 8004792:	bd90      	pop	{r4, r7, pc}

08004794 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b084      	sub	sp, #16
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]

  USB_DRD_TypeDef *USBx = hpcd->Instance;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80047a2:	687a      	ldr	r2, [r7, #4]
 80047a4:	23b5      	movs	r3, #181	@ 0xb5
 80047a6:	009b      	lsls	r3, r3, #2
 80047a8:	2101      	movs	r1, #1
 80047aa:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 80047ac:	687a      	ldr	r2, [r7, #4]
 80047ae:	23b3      	movs	r3, #179	@ 0xb3
 80047b0:	009b      	lsls	r3, r3, #2
 80047b2:	2100      	movs	r1, #0
 80047b4:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047ba:	2201      	movs	r2, #1
 80047bc:	431a      	orrs	r2, r3
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	655a      	str	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047c6:	2202      	movs	r2, #2
 80047c8:	431a      	orrs	r2, r3
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	655a      	str	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80047ce:	2300      	movs	r3, #0
}
 80047d0:	0018      	movs	r0, r3
 80047d2:	46bd      	mov	sp, r7
 80047d4:	b004      	add	sp, #16
 80047d6:	bd80      	pop	{r7, pc}

080047d8 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80047dc:	4b04      	ldr	r3, [pc, #16]	@ (80047f0 <HAL_PWREx_EnableVddUSB+0x18>)
 80047de:	685a      	ldr	r2, [r3, #4]
 80047e0:	4b03      	ldr	r3, [pc, #12]	@ (80047f0 <HAL_PWREx_EnableVddUSB+0x18>)
 80047e2:	2180      	movs	r1, #128	@ 0x80
 80047e4:	00c9      	lsls	r1, r1, #3
 80047e6:	430a      	orrs	r2, r1
 80047e8:	605a      	str	r2, [r3, #4]
}
 80047ea:	46c0      	nop			@ (mov r8, r8)
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}
 80047f0:	40007000 	.word	0x40007000

080047f4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b084      	sub	sp, #16
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80047fc:	4b19      	ldr	r3, [pc, #100]	@ (8004864 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a19      	ldr	r2, [pc, #100]	@ (8004868 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8004802:	4013      	ands	r3, r2
 8004804:	0019      	movs	r1, r3
 8004806:	4b17      	ldr	r3, [pc, #92]	@ (8004864 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004808:	687a      	ldr	r2, [r7, #4]
 800480a:	430a      	orrs	r2, r1
 800480c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800480e:	687a      	ldr	r2, [r7, #4]
 8004810:	2380      	movs	r3, #128	@ 0x80
 8004812:	009b      	lsls	r3, r3, #2
 8004814:	429a      	cmp	r2, r3
 8004816:	d11f      	bne.n	8004858 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8004818:	4b14      	ldr	r3, [pc, #80]	@ (800486c <HAL_PWREx_ControlVoltageScaling+0x78>)
 800481a:	681a      	ldr	r2, [r3, #0]
 800481c:	0013      	movs	r3, r2
 800481e:	005b      	lsls	r3, r3, #1
 8004820:	189b      	adds	r3, r3, r2
 8004822:	005b      	lsls	r3, r3, #1
 8004824:	4912      	ldr	r1, [pc, #72]	@ (8004870 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8004826:	0018      	movs	r0, r3
 8004828:	f7fb fc88 	bl	800013c <__udivsi3>
 800482c:	0003      	movs	r3, r0
 800482e:	3301      	adds	r3, #1
 8004830:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004832:	e008      	b.n	8004846 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d003      	beq.n	8004842 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	3b01      	subs	r3, #1
 800483e:	60fb      	str	r3, [r7, #12]
 8004840:	e001      	b.n	8004846 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8004842:	2303      	movs	r3, #3
 8004844:	e009      	b.n	800485a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004846:	4b07      	ldr	r3, [pc, #28]	@ (8004864 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004848:	695a      	ldr	r2, [r3, #20]
 800484a:	2380      	movs	r3, #128	@ 0x80
 800484c:	00db      	lsls	r3, r3, #3
 800484e:	401a      	ands	r2, r3
 8004850:	2380      	movs	r3, #128	@ 0x80
 8004852:	00db      	lsls	r3, r3, #3
 8004854:	429a      	cmp	r2, r3
 8004856:	d0ed      	beq.n	8004834 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8004858:	2300      	movs	r3, #0
}
 800485a:	0018      	movs	r0, r3
 800485c:	46bd      	mov	sp, r7
 800485e:	b004      	add	sp, #16
 8004860:	bd80      	pop	{r7, pc}
 8004862:	46c0      	nop			@ (mov r8, r8)
 8004864:	40007000 	.word	0x40007000
 8004868:	fffff9ff 	.word	0xfffff9ff
 800486c:	2000001c 	.word	0x2000001c
 8004870:	000f4240 	.word	0x000f4240

08004874 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8004878:	4b03      	ldr	r3, [pc, #12]	@ (8004888 <LL_RCC_GetAPB1Prescaler+0x14>)
 800487a:	689a      	ldr	r2, [r3, #8]
 800487c:	23e0      	movs	r3, #224	@ 0xe0
 800487e:	01db      	lsls	r3, r3, #7
 8004880:	4013      	ands	r3, r2
}
 8004882:	0018      	movs	r0, r3
 8004884:	46bd      	mov	sp, r7
 8004886:	bd80      	pop	{r7, pc}
 8004888:	40021000 	.word	0x40021000

0800488c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b088      	sub	sp, #32
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d102      	bne.n	80048a0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	f000 fb50 	bl	8004f40 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	2201      	movs	r2, #1
 80048a6:	4013      	ands	r3, r2
 80048a8:	d100      	bne.n	80048ac <HAL_RCC_OscConfig+0x20>
 80048aa:	e07c      	b.n	80049a6 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80048ac:	4bc3      	ldr	r3, [pc, #780]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 80048ae:	689b      	ldr	r3, [r3, #8]
 80048b0:	2238      	movs	r2, #56	@ 0x38
 80048b2:	4013      	ands	r3, r2
 80048b4:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80048b6:	4bc1      	ldr	r3, [pc, #772]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 80048b8:	68db      	ldr	r3, [r3, #12]
 80048ba:	2203      	movs	r2, #3
 80048bc:	4013      	ands	r3, r2
 80048be:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80048c0:	69bb      	ldr	r3, [r7, #24]
 80048c2:	2b10      	cmp	r3, #16
 80048c4:	d102      	bne.n	80048cc <HAL_RCC_OscConfig+0x40>
 80048c6:	697b      	ldr	r3, [r7, #20]
 80048c8:	2b03      	cmp	r3, #3
 80048ca:	d002      	beq.n	80048d2 <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80048cc:	69bb      	ldr	r3, [r7, #24]
 80048ce:	2b08      	cmp	r3, #8
 80048d0:	d10b      	bne.n	80048ea <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048d2:	4bba      	ldr	r3, [pc, #744]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 80048d4:	681a      	ldr	r2, [r3, #0]
 80048d6:	2380      	movs	r3, #128	@ 0x80
 80048d8:	029b      	lsls	r3, r3, #10
 80048da:	4013      	ands	r3, r2
 80048dc:	d062      	beq.n	80049a4 <HAL_RCC_OscConfig+0x118>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d15e      	bne.n	80049a4 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 80048e6:	2301      	movs	r3, #1
 80048e8:	e32a      	b.n	8004f40 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	685a      	ldr	r2, [r3, #4]
 80048ee:	2380      	movs	r3, #128	@ 0x80
 80048f0:	025b      	lsls	r3, r3, #9
 80048f2:	429a      	cmp	r2, r3
 80048f4:	d107      	bne.n	8004906 <HAL_RCC_OscConfig+0x7a>
 80048f6:	4bb1      	ldr	r3, [pc, #708]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 80048f8:	681a      	ldr	r2, [r3, #0]
 80048fa:	4bb0      	ldr	r3, [pc, #704]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 80048fc:	2180      	movs	r1, #128	@ 0x80
 80048fe:	0249      	lsls	r1, r1, #9
 8004900:	430a      	orrs	r2, r1
 8004902:	601a      	str	r2, [r3, #0]
 8004904:	e020      	b.n	8004948 <HAL_RCC_OscConfig+0xbc>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	685a      	ldr	r2, [r3, #4]
 800490a:	23a0      	movs	r3, #160	@ 0xa0
 800490c:	02db      	lsls	r3, r3, #11
 800490e:	429a      	cmp	r2, r3
 8004910:	d10e      	bne.n	8004930 <HAL_RCC_OscConfig+0xa4>
 8004912:	4baa      	ldr	r3, [pc, #680]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	4ba9      	ldr	r3, [pc, #676]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 8004918:	2180      	movs	r1, #128	@ 0x80
 800491a:	02c9      	lsls	r1, r1, #11
 800491c:	430a      	orrs	r2, r1
 800491e:	601a      	str	r2, [r3, #0]
 8004920:	4ba6      	ldr	r3, [pc, #664]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 8004922:	681a      	ldr	r2, [r3, #0]
 8004924:	4ba5      	ldr	r3, [pc, #660]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 8004926:	2180      	movs	r1, #128	@ 0x80
 8004928:	0249      	lsls	r1, r1, #9
 800492a:	430a      	orrs	r2, r1
 800492c:	601a      	str	r2, [r3, #0]
 800492e:	e00b      	b.n	8004948 <HAL_RCC_OscConfig+0xbc>
 8004930:	4ba2      	ldr	r3, [pc, #648]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 8004932:	681a      	ldr	r2, [r3, #0]
 8004934:	4ba1      	ldr	r3, [pc, #644]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 8004936:	49a2      	ldr	r1, [pc, #648]	@ (8004bc0 <HAL_RCC_OscConfig+0x334>)
 8004938:	400a      	ands	r2, r1
 800493a:	601a      	str	r2, [r3, #0]
 800493c:	4b9f      	ldr	r3, [pc, #636]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 800493e:	681a      	ldr	r2, [r3, #0]
 8004940:	4b9e      	ldr	r3, [pc, #632]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 8004942:	49a0      	ldr	r1, [pc, #640]	@ (8004bc4 <HAL_RCC_OscConfig+0x338>)
 8004944:	400a      	ands	r2, r1
 8004946:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d014      	beq.n	800497a <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004950:	f7fd f912 	bl	8001b78 <HAL_GetTick>
 8004954:	0003      	movs	r3, r0
 8004956:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004958:	e008      	b.n	800496c <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800495a:	f7fd f90d 	bl	8001b78 <HAL_GetTick>
 800495e:	0002      	movs	r2, r0
 8004960:	693b      	ldr	r3, [r7, #16]
 8004962:	1ad3      	subs	r3, r2, r3
 8004964:	2b64      	cmp	r3, #100	@ 0x64
 8004966:	d901      	bls.n	800496c <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8004968:	2303      	movs	r3, #3
 800496a:	e2e9      	b.n	8004f40 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800496c:	4b93      	ldr	r3, [pc, #588]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 800496e:	681a      	ldr	r2, [r3, #0]
 8004970:	2380      	movs	r3, #128	@ 0x80
 8004972:	029b      	lsls	r3, r3, #10
 8004974:	4013      	ands	r3, r2
 8004976:	d0f0      	beq.n	800495a <HAL_RCC_OscConfig+0xce>
 8004978:	e015      	b.n	80049a6 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800497a:	f7fd f8fd 	bl	8001b78 <HAL_GetTick>
 800497e:	0003      	movs	r3, r0
 8004980:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004982:	e008      	b.n	8004996 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004984:	f7fd f8f8 	bl	8001b78 <HAL_GetTick>
 8004988:	0002      	movs	r2, r0
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	1ad3      	subs	r3, r2, r3
 800498e:	2b64      	cmp	r3, #100	@ 0x64
 8004990:	d901      	bls.n	8004996 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8004992:	2303      	movs	r3, #3
 8004994:	e2d4      	b.n	8004f40 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004996:	4b89      	ldr	r3, [pc, #548]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 8004998:	681a      	ldr	r2, [r3, #0]
 800499a:	2380      	movs	r3, #128	@ 0x80
 800499c:	029b      	lsls	r3, r3, #10
 800499e:	4013      	ands	r3, r2
 80049a0:	d1f0      	bne.n	8004984 <HAL_RCC_OscConfig+0xf8>
 80049a2:	e000      	b.n	80049a6 <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049a4:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	2202      	movs	r2, #2
 80049ac:	4013      	ands	r3, r2
 80049ae:	d100      	bne.n	80049b2 <HAL_RCC_OscConfig+0x126>
 80049b0:	e099      	b.n	8004ae6 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80049b2:	4b82      	ldr	r3, [pc, #520]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 80049b4:	689b      	ldr	r3, [r3, #8]
 80049b6:	2238      	movs	r2, #56	@ 0x38
 80049b8:	4013      	ands	r3, r2
 80049ba:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80049bc:	4b7f      	ldr	r3, [pc, #508]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 80049be:	68db      	ldr	r3, [r3, #12]
 80049c0:	2203      	movs	r2, #3
 80049c2:	4013      	ands	r3, r2
 80049c4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80049c6:	69bb      	ldr	r3, [r7, #24]
 80049c8:	2b10      	cmp	r3, #16
 80049ca:	d102      	bne.n	80049d2 <HAL_RCC_OscConfig+0x146>
 80049cc:	697b      	ldr	r3, [r7, #20]
 80049ce:	2b02      	cmp	r3, #2
 80049d0:	d002      	beq.n	80049d8 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80049d2:	69bb      	ldr	r3, [r7, #24]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d135      	bne.n	8004a44 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80049d8:	4b78      	ldr	r3, [pc, #480]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 80049da:	681a      	ldr	r2, [r3, #0]
 80049dc:	2380      	movs	r3, #128	@ 0x80
 80049de:	00db      	lsls	r3, r3, #3
 80049e0:	4013      	ands	r3, r2
 80049e2:	d005      	beq.n	80049f0 <HAL_RCC_OscConfig+0x164>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	68db      	ldr	r3, [r3, #12]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d101      	bne.n	80049f0 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 80049ec:	2301      	movs	r3, #1
 80049ee:	e2a7      	b.n	8004f40 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049f0:	4b72      	ldr	r3, [pc, #456]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	4a74      	ldr	r2, [pc, #464]	@ (8004bc8 <HAL_RCC_OscConfig+0x33c>)
 80049f6:	4013      	ands	r3, r2
 80049f8:	0019      	movs	r1, r3
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	695b      	ldr	r3, [r3, #20]
 80049fe:	021a      	lsls	r2, r3, #8
 8004a00:	4b6e      	ldr	r3, [pc, #440]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 8004a02:	430a      	orrs	r2, r1
 8004a04:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004a06:	69bb      	ldr	r3, [r7, #24]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d112      	bne.n	8004a32 <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004a0c:	4b6b      	ldr	r3, [pc, #428]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	4a6e      	ldr	r2, [pc, #440]	@ (8004bcc <HAL_RCC_OscConfig+0x340>)
 8004a12:	4013      	ands	r3, r2
 8004a14:	0019      	movs	r1, r3
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	691a      	ldr	r2, [r3, #16]
 8004a1a:	4b68      	ldr	r3, [pc, #416]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 8004a1c:	430a      	orrs	r2, r1
 8004a1e:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8004a20:	4b66      	ldr	r3, [pc, #408]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	0adb      	lsrs	r3, r3, #11
 8004a26:	2207      	movs	r2, #7
 8004a28:	4013      	ands	r3, r2
 8004a2a:	4a69      	ldr	r2, [pc, #420]	@ (8004bd0 <HAL_RCC_OscConfig+0x344>)
 8004a2c:	40da      	lsrs	r2, r3
 8004a2e:	4b69      	ldr	r3, [pc, #420]	@ (8004bd4 <HAL_RCC_OscConfig+0x348>)
 8004a30:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004a32:	4b69      	ldr	r3, [pc, #420]	@ (8004bd8 <HAL_RCC_OscConfig+0x34c>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	0018      	movs	r0, r3
 8004a38:	f7fd f842 	bl	8001ac0 <HAL_InitTick>
 8004a3c:	1e03      	subs	r3, r0, #0
 8004a3e:	d051      	beq.n	8004ae4 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8004a40:	2301      	movs	r3, #1
 8004a42:	e27d      	b.n	8004f40 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	68db      	ldr	r3, [r3, #12]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d030      	beq.n	8004aae <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004a4c:	4b5b      	ldr	r3, [pc, #364]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a5e      	ldr	r2, [pc, #376]	@ (8004bcc <HAL_RCC_OscConfig+0x340>)
 8004a52:	4013      	ands	r3, r2
 8004a54:	0019      	movs	r1, r3
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	691a      	ldr	r2, [r3, #16]
 8004a5a:	4b58      	ldr	r3, [pc, #352]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 8004a5c:	430a      	orrs	r2, r1
 8004a5e:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8004a60:	4b56      	ldr	r3, [pc, #344]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 8004a62:	681a      	ldr	r2, [r3, #0]
 8004a64:	4b55      	ldr	r3, [pc, #340]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 8004a66:	2180      	movs	r1, #128	@ 0x80
 8004a68:	0049      	lsls	r1, r1, #1
 8004a6a:	430a      	orrs	r2, r1
 8004a6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a6e:	f7fd f883 	bl	8001b78 <HAL_GetTick>
 8004a72:	0003      	movs	r3, r0
 8004a74:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a76:	e008      	b.n	8004a8a <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a78:	f7fd f87e 	bl	8001b78 <HAL_GetTick>
 8004a7c:	0002      	movs	r2, r0
 8004a7e:	693b      	ldr	r3, [r7, #16]
 8004a80:	1ad3      	subs	r3, r2, r3
 8004a82:	2b02      	cmp	r3, #2
 8004a84:	d901      	bls.n	8004a8a <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8004a86:	2303      	movs	r3, #3
 8004a88:	e25a      	b.n	8004f40 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a8a:	4b4c      	ldr	r3, [pc, #304]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 8004a8c:	681a      	ldr	r2, [r3, #0]
 8004a8e:	2380      	movs	r3, #128	@ 0x80
 8004a90:	00db      	lsls	r3, r3, #3
 8004a92:	4013      	ands	r3, r2
 8004a94:	d0f0      	beq.n	8004a78 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a96:	4b49      	ldr	r3, [pc, #292]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	4a4b      	ldr	r2, [pc, #300]	@ (8004bc8 <HAL_RCC_OscConfig+0x33c>)
 8004a9c:	4013      	ands	r3, r2
 8004a9e:	0019      	movs	r1, r3
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	695b      	ldr	r3, [r3, #20]
 8004aa4:	021a      	lsls	r2, r3, #8
 8004aa6:	4b45      	ldr	r3, [pc, #276]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 8004aa8:	430a      	orrs	r2, r1
 8004aaa:	605a      	str	r2, [r3, #4]
 8004aac:	e01b      	b.n	8004ae6 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8004aae:	4b43      	ldr	r3, [pc, #268]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 8004ab0:	681a      	ldr	r2, [r3, #0]
 8004ab2:	4b42      	ldr	r3, [pc, #264]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 8004ab4:	4949      	ldr	r1, [pc, #292]	@ (8004bdc <HAL_RCC_OscConfig+0x350>)
 8004ab6:	400a      	ands	r2, r1
 8004ab8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004aba:	f7fd f85d 	bl	8001b78 <HAL_GetTick>
 8004abe:	0003      	movs	r3, r0
 8004ac0:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004ac2:	e008      	b.n	8004ad6 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ac4:	f7fd f858 	bl	8001b78 <HAL_GetTick>
 8004ac8:	0002      	movs	r2, r0
 8004aca:	693b      	ldr	r3, [r7, #16]
 8004acc:	1ad3      	subs	r3, r2, r3
 8004ace:	2b02      	cmp	r3, #2
 8004ad0:	d901      	bls.n	8004ad6 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8004ad2:	2303      	movs	r3, #3
 8004ad4:	e234      	b.n	8004f40 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004ad6:	4b39      	ldr	r3, [pc, #228]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 8004ad8:	681a      	ldr	r2, [r3, #0]
 8004ada:	2380      	movs	r3, #128	@ 0x80
 8004adc:	00db      	lsls	r3, r3, #3
 8004ade:	4013      	ands	r3, r2
 8004ae0:	d1f0      	bne.n	8004ac4 <HAL_RCC_OscConfig+0x238>
 8004ae2:	e000      	b.n	8004ae6 <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ae4:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	2208      	movs	r2, #8
 8004aec:	4013      	ands	r3, r2
 8004aee:	d047      	beq.n	8004b80 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004af0:	4b32      	ldr	r3, [pc, #200]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 8004af2:	689b      	ldr	r3, [r3, #8]
 8004af4:	2238      	movs	r2, #56	@ 0x38
 8004af6:	4013      	ands	r3, r2
 8004af8:	2b18      	cmp	r3, #24
 8004afa:	d10a      	bne.n	8004b12 <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8004afc:	4b2f      	ldr	r3, [pc, #188]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 8004afe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b00:	2202      	movs	r2, #2
 8004b02:	4013      	ands	r3, r2
 8004b04:	d03c      	beq.n	8004b80 <HAL_RCC_OscConfig+0x2f4>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	699b      	ldr	r3, [r3, #24]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d138      	bne.n	8004b80 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8004b0e:	2301      	movs	r3, #1
 8004b10:	e216      	b.n	8004f40 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	699b      	ldr	r3, [r3, #24]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d019      	beq.n	8004b4e <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8004b1a:	4b28      	ldr	r3, [pc, #160]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 8004b1c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004b1e:	4b27      	ldr	r3, [pc, #156]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 8004b20:	2101      	movs	r1, #1
 8004b22:	430a      	orrs	r2, r1
 8004b24:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b26:	f7fd f827 	bl	8001b78 <HAL_GetTick>
 8004b2a:	0003      	movs	r3, r0
 8004b2c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004b2e:	e008      	b.n	8004b42 <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b30:	f7fd f822 	bl	8001b78 <HAL_GetTick>
 8004b34:	0002      	movs	r2, r0
 8004b36:	693b      	ldr	r3, [r7, #16]
 8004b38:	1ad3      	subs	r3, r2, r3
 8004b3a:	2b02      	cmp	r3, #2
 8004b3c:	d901      	bls.n	8004b42 <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8004b3e:	2303      	movs	r3, #3
 8004b40:	e1fe      	b.n	8004f40 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004b42:	4b1e      	ldr	r3, [pc, #120]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 8004b44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b46:	2202      	movs	r2, #2
 8004b48:	4013      	ands	r3, r2
 8004b4a:	d0f1      	beq.n	8004b30 <HAL_RCC_OscConfig+0x2a4>
 8004b4c:	e018      	b.n	8004b80 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8004b4e:	4b1b      	ldr	r3, [pc, #108]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 8004b50:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004b52:	4b1a      	ldr	r3, [pc, #104]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 8004b54:	2101      	movs	r1, #1
 8004b56:	438a      	bics	r2, r1
 8004b58:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b5a:	f7fd f80d 	bl	8001b78 <HAL_GetTick>
 8004b5e:	0003      	movs	r3, r0
 8004b60:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004b62:	e008      	b.n	8004b76 <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b64:	f7fd f808 	bl	8001b78 <HAL_GetTick>
 8004b68:	0002      	movs	r2, r0
 8004b6a:	693b      	ldr	r3, [r7, #16]
 8004b6c:	1ad3      	subs	r3, r2, r3
 8004b6e:	2b02      	cmp	r3, #2
 8004b70:	d901      	bls.n	8004b76 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8004b72:	2303      	movs	r3, #3
 8004b74:	e1e4      	b.n	8004f40 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004b76:	4b11      	ldr	r3, [pc, #68]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 8004b78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b7a:	2202      	movs	r2, #2
 8004b7c:	4013      	ands	r3, r2
 8004b7e:	d1f1      	bne.n	8004b64 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	2204      	movs	r2, #4
 8004b86:	4013      	ands	r3, r2
 8004b88:	d100      	bne.n	8004b8c <HAL_RCC_OscConfig+0x300>
 8004b8a:	e0c7      	b.n	8004d1c <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b8c:	231f      	movs	r3, #31
 8004b8e:	18fb      	adds	r3, r7, r3
 8004b90:	2200      	movs	r2, #0
 8004b92:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004b94:	4b09      	ldr	r3, [pc, #36]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 8004b96:	689b      	ldr	r3, [r3, #8]
 8004b98:	2238      	movs	r2, #56	@ 0x38
 8004b9a:	4013      	ands	r3, r2
 8004b9c:	2b20      	cmp	r3, #32
 8004b9e:	d11f      	bne.n	8004be0 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8004ba0:	4b06      	ldr	r3, [pc, #24]	@ (8004bbc <HAL_RCC_OscConfig+0x330>)
 8004ba2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ba4:	2202      	movs	r2, #2
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	d100      	bne.n	8004bac <HAL_RCC_OscConfig+0x320>
 8004baa:	e0b7      	b.n	8004d1c <HAL_RCC_OscConfig+0x490>
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	689b      	ldr	r3, [r3, #8]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d000      	beq.n	8004bb6 <HAL_RCC_OscConfig+0x32a>
 8004bb4:	e0b2      	b.n	8004d1c <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	e1c2      	b.n	8004f40 <HAL_RCC_OscConfig+0x6b4>
 8004bba:	46c0      	nop			@ (mov r8, r8)
 8004bbc:	40021000 	.word	0x40021000
 8004bc0:	fffeffff 	.word	0xfffeffff
 8004bc4:	fffbffff 	.word	0xfffbffff
 8004bc8:	ffff80ff 	.word	0xffff80ff
 8004bcc:	ffffc7ff 	.word	0xffffc7ff
 8004bd0:	00f42400 	.word	0x00f42400
 8004bd4:	2000001c 	.word	0x2000001c
 8004bd8:	20000020 	.word	0x20000020
 8004bdc:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004be0:	4bb5      	ldr	r3, [pc, #724]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004be2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004be4:	2380      	movs	r3, #128	@ 0x80
 8004be6:	055b      	lsls	r3, r3, #21
 8004be8:	4013      	ands	r3, r2
 8004bea:	d101      	bne.n	8004bf0 <HAL_RCC_OscConfig+0x364>
 8004bec:	2301      	movs	r3, #1
 8004bee:	e000      	b.n	8004bf2 <HAL_RCC_OscConfig+0x366>
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d011      	beq.n	8004c1a <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004bf6:	4bb0      	ldr	r3, [pc, #704]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004bf8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004bfa:	4baf      	ldr	r3, [pc, #700]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004bfc:	2180      	movs	r1, #128	@ 0x80
 8004bfe:	0549      	lsls	r1, r1, #21
 8004c00:	430a      	orrs	r2, r1
 8004c02:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004c04:	4bac      	ldr	r3, [pc, #688]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004c06:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004c08:	2380      	movs	r3, #128	@ 0x80
 8004c0a:	055b      	lsls	r3, r3, #21
 8004c0c:	4013      	ands	r3, r2
 8004c0e:	60fb      	str	r3, [r7, #12]
 8004c10:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8004c12:	231f      	movs	r3, #31
 8004c14:	18fb      	adds	r3, r7, r3
 8004c16:	2201      	movs	r2, #1
 8004c18:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c1a:	4ba8      	ldr	r3, [pc, #672]	@ (8004ebc <HAL_RCC_OscConfig+0x630>)
 8004c1c:	681a      	ldr	r2, [r3, #0]
 8004c1e:	2380      	movs	r3, #128	@ 0x80
 8004c20:	005b      	lsls	r3, r3, #1
 8004c22:	4013      	ands	r3, r2
 8004c24:	d11a      	bne.n	8004c5c <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c26:	4ba5      	ldr	r3, [pc, #660]	@ (8004ebc <HAL_RCC_OscConfig+0x630>)
 8004c28:	681a      	ldr	r2, [r3, #0]
 8004c2a:	4ba4      	ldr	r3, [pc, #656]	@ (8004ebc <HAL_RCC_OscConfig+0x630>)
 8004c2c:	2180      	movs	r1, #128	@ 0x80
 8004c2e:	0049      	lsls	r1, r1, #1
 8004c30:	430a      	orrs	r2, r1
 8004c32:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8004c34:	f7fc ffa0 	bl	8001b78 <HAL_GetTick>
 8004c38:	0003      	movs	r3, r0
 8004c3a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c3c:	e008      	b.n	8004c50 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c3e:	f7fc ff9b 	bl	8001b78 <HAL_GetTick>
 8004c42:	0002      	movs	r2, r0
 8004c44:	693b      	ldr	r3, [r7, #16]
 8004c46:	1ad3      	subs	r3, r2, r3
 8004c48:	2b02      	cmp	r3, #2
 8004c4a:	d901      	bls.n	8004c50 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8004c4c:	2303      	movs	r3, #3
 8004c4e:	e177      	b.n	8004f40 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c50:	4b9a      	ldr	r3, [pc, #616]	@ (8004ebc <HAL_RCC_OscConfig+0x630>)
 8004c52:	681a      	ldr	r2, [r3, #0]
 8004c54:	2380      	movs	r3, #128	@ 0x80
 8004c56:	005b      	lsls	r3, r3, #1
 8004c58:	4013      	ands	r3, r2
 8004c5a:	d0f0      	beq.n	8004c3e <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	689b      	ldr	r3, [r3, #8]
 8004c60:	2b01      	cmp	r3, #1
 8004c62:	d106      	bne.n	8004c72 <HAL_RCC_OscConfig+0x3e6>
 8004c64:	4b94      	ldr	r3, [pc, #592]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004c66:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004c68:	4b93      	ldr	r3, [pc, #588]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004c6a:	2101      	movs	r1, #1
 8004c6c:	430a      	orrs	r2, r1
 8004c6e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004c70:	e01c      	b.n	8004cac <HAL_RCC_OscConfig+0x420>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	689b      	ldr	r3, [r3, #8]
 8004c76:	2b05      	cmp	r3, #5
 8004c78:	d10c      	bne.n	8004c94 <HAL_RCC_OscConfig+0x408>
 8004c7a:	4b8f      	ldr	r3, [pc, #572]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004c7c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004c7e:	4b8e      	ldr	r3, [pc, #568]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004c80:	2104      	movs	r1, #4
 8004c82:	430a      	orrs	r2, r1
 8004c84:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004c86:	4b8c      	ldr	r3, [pc, #560]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004c88:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004c8a:	4b8b      	ldr	r3, [pc, #556]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004c8c:	2101      	movs	r1, #1
 8004c8e:	430a      	orrs	r2, r1
 8004c90:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004c92:	e00b      	b.n	8004cac <HAL_RCC_OscConfig+0x420>
 8004c94:	4b88      	ldr	r3, [pc, #544]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004c96:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004c98:	4b87      	ldr	r3, [pc, #540]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004c9a:	2101      	movs	r1, #1
 8004c9c:	438a      	bics	r2, r1
 8004c9e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004ca0:	4b85      	ldr	r3, [pc, #532]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004ca2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004ca4:	4b84      	ldr	r3, [pc, #528]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004ca6:	2104      	movs	r1, #4
 8004ca8:	438a      	bics	r2, r1
 8004caa:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	689b      	ldr	r3, [r3, #8]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d014      	beq.n	8004cde <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cb4:	f7fc ff60 	bl	8001b78 <HAL_GetTick>
 8004cb8:	0003      	movs	r3, r0
 8004cba:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004cbc:	e009      	b.n	8004cd2 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cbe:	f7fc ff5b 	bl	8001b78 <HAL_GetTick>
 8004cc2:	0002      	movs	r2, r0
 8004cc4:	693b      	ldr	r3, [r7, #16]
 8004cc6:	1ad3      	subs	r3, r2, r3
 8004cc8:	4a7d      	ldr	r2, [pc, #500]	@ (8004ec0 <HAL_RCC_OscConfig+0x634>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d901      	bls.n	8004cd2 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8004cce:	2303      	movs	r3, #3
 8004cd0:	e136      	b.n	8004f40 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004cd2:	4b79      	ldr	r3, [pc, #484]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004cd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cd6:	2202      	movs	r2, #2
 8004cd8:	4013      	ands	r3, r2
 8004cda:	d0f0      	beq.n	8004cbe <HAL_RCC_OscConfig+0x432>
 8004cdc:	e013      	b.n	8004d06 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cde:	f7fc ff4b 	bl	8001b78 <HAL_GetTick>
 8004ce2:	0003      	movs	r3, r0
 8004ce4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004ce6:	e009      	b.n	8004cfc <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ce8:	f7fc ff46 	bl	8001b78 <HAL_GetTick>
 8004cec:	0002      	movs	r2, r0
 8004cee:	693b      	ldr	r3, [r7, #16]
 8004cf0:	1ad3      	subs	r3, r2, r3
 8004cf2:	4a73      	ldr	r2, [pc, #460]	@ (8004ec0 <HAL_RCC_OscConfig+0x634>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d901      	bls.n	8004cfc <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8004cf8:	2303      	movs	r3, #3
 8004cfa:	e121      	b.n	8004f40 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004cfc:	4b6e      	ldr	r3, [pc, #440]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004cfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d00:	2202      	movs	r2, #2
 8004d02:	4013      	ands	r3, r2
 8004d04:	d1f0      	bne.n	8004ce8 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004d06:	231f      	movs	r3, #31
 8004d08:	18fb      	adds	r3, r7, r3
 8004d0a:	781b      	ldrb	r3, [r3, #0]
 8004d0c:	2b01      	cmp	r3, #1
 8004d0e:	d105      	bne.n	8004d1c <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8004d10:	4b69      	ldr	r3, [pc, #420]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004d12:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004d14:	4b68      	ldr	r3, [pc, #416]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004d16:	496b      	ldr	r1, [pc, #428]	@ (8004ec4 <HAL_RCC_OscConfig+0x638>)
 8004d18:	400a      	ands	r2, r1
 8004d1a:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	2220      	movs	r2, #32
 8004d22:	4013      	ands	r3, r2
 8004d24:	d039      	beq.n	8004d9a <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	69db      	ldr	r3, [r3, #28]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d01b      	beq.n	8004d66 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004d2e:	4b62      	ldr	r3, [pc, #392]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004d30:	681a      	ldr	r2, [r3, #0]
 8004d32:	4b61      	ldr	r3, [pc, #388]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004d34:	2180      	movs	r1, #128	@ 0x80
 8004d36:	03c9      	lsls	r1, r1, #15
 8004d38:	430a      	orrs	r2, r1
 8004d3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d3c:	f7fc ff1c 	bl	8001b78 <HAL_GetTick>
 8004d40:	0003      	movs	r3, r0
 8004d42:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004d44:	e008      	b.n	8004d58 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004d46:	f7fc ff17 	bl	8001b78 <HAL_GetTick>
 8004d4a:	0002      	movs	r2, r0
 8004d4c:	693b      	ldr	r3, [r7, #16]
 8004d4e:	1ad3      	subs	r3, r2, r3
 8004d50:	2b02      	cmp	r3, #2
 8004d52:	d901      	bls.n	8004d58 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8004d54:	2303      	movs	r3, #3
 8004d56:	e0f3      	b.n	8004f40 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004d58:	4b57      	ldr	r3, [pc, #348]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004d5a:	681a      	ldr	r2, [r3, #0]
 8004d5c:	2380      	movs	r3, #128	@ 0x80
 8004d5e:	041b      	lsls	r3, r3, #16
 8004d60:	4013      	ands	r3, r2
 8004d62:	d0f0      	beq.n	8004d46 <HAL_RCC_OscConfig+0x4ba>
 8004d64:	e019      	b.n	8004d9a <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004d66:	4b54      	ldr	r3, [pc, #336]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004d68:	681a      	ldr	r2, [r3, #0]
 8004d6a:	4b53      	ldr	r3, [pc, #332]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004d6c:	4956      	ldr	r1, [pc, #344]	@ (8004ec8 <HAL_RCC_OscConfig+0x63c>)
 8004d6e:	400a      	ands	r2, r1
 8004d70:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d72:	f7fc ff01 	bl	8001b78 <HAL_GetTick>
 8004d76:	0003      	movs	r3, r0
 8004d78:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004d7a:	e008      	b.n	8004d8e <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004d7c:	f7fc fefc 	bl	8001b78 <HAL_GetTick>
 8004d80:	0002      	movs	r2, r0
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	1ad3      	subs	r3, r2, r3
 8004d86:	2b02      	cmp	r3, #2
 8004d88:	d901      	bls.n	8004d8e <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8004d8a:	2303      	movs	r3, #3
 8004d8c:	e0d8      	b.n	8004f40 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004d8e:	4b4a      	ldr	r3, [pc, #296]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004d90:	681a      	ldr	r2, [r3, #0]
 8004d92:	2380      	movs	r3, #128	@ 0x80
 8004d94:	041b      	lsls	r3, r3, #16
 8004d96:	4013      	ands	r3, r2
 8004d98:	d1f0      	bne.n	8004d7c <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6a1b      	ldr	r3, [r3, #32]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d100      	bne.n	8004da4 <HAL_RCC_OscConfig+0x518>
 8004da2:	e0cc      	b.n	8004f3e <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004da4:	4b44      	ldr	r3, [pc, #272]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004da6:	689b      	ldr	r3, [r3, #8]
 8004da8:	2238      	movs	r2, #56	@ 0x38
 8004daa:	4013      	ands	r3, r2
 8004dac:	2b10      	cmp	r3, #16
 8004dae:	d100      	bne.n	8004db2 <HAL_RCC_OscConfig+0x526>
 8004db0:	e07b      	b.n	8004eaa <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6a1b      	ldr	r3, [r3, #32]
 8004db6:	2b02      	cmp	r3, #2
 8004db8:	d156      	bne.n	8004e68 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004dba:	4b3f      	ldr	r3, [pc, #252]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004dbc:	681a      	ldr	r2, [r3, #0]
 8004dbe:	4b3e      	ldr	r3, [pc, #248]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004dc0:	4942      	ldr	r1, [pc, #264]	@ (8004ecc <HAL_RCC_OscConfig+0x640>)
 8004dc2:	400a      	ands	r2, r1
 8004dc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dc6:	f7fc fed7 	bl	8001b78 <HAL_GetTick>
 8004dca:	0003      	movs	r3, r0
 8004dcc:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004dce:	e008      	b.n	8004de2 <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dd0:	f7fc fed2 	bl	8001b78 <HAL_GetTick>
 8004dd4:	0002      	movs	r2, r0
 8004dd6:	693b      	ldr	r3, [r7, #16]
 8004dd8:	1ad3      	subs	r3, r2, r3
 8004dda:	2b02      	cmp	r3, #2
 8004ddc:	d901      	bls.n	8004de2 <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8004dde:	2303      	movs	r3, #3
 8004de0:	e0ae      	b.n	8004f40 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004de2:	4b35      	ldr	r3, [pc, #212]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004de4:	681a      	ldr	r2, [r3, #0]
 8004de6:	2380      	movs	r3, #128	@ 0x80
 8004de8:	049b      	lsls	r3, r3, #18
 8004dea:	4013      	ands	r3, r2
 8004dec:	d1f0      	bne.n	8004dd0 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004dee:	4b32      	ldr	r3, [pc, #200]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004df0:	68db      	ldr	r3, [r3, #12]
 8004df2:	4a37      	ldr	r2, [pc, #220]	@ (8004ed0 <HAL_RCC_OscConfig+0x644>)
 8004df4:	4013      	ands	r3, r2
 8004df6:	0019      	movs	r1, r3
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e00:	431a      	orrs	r2, r3
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e06:	021b      	lsls	r3, r3, #8
 8004e08:	431a      	orrs	r2, r3
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e0e:	431a      	orrs	r2, r3
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e14:	431a      	orrs	r2, r3
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e1a:	431a      	orrs	r2, r3
 8004e1c:	4b26      	ldr	r3, [pc, #152]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004e1e:	430a      	orrs	r2, r1
 8004e20:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e22:	4b25      	ldr	r3, [pc, #148]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004e24:	681a      	ldr	r2, [r3, #0]
 8004e26:	4b24      	ldr	r3, [pc, #144]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004e28:	2180      	movs	r1, #128	@ 0x80
 8004e2a:	0449      	lsls	r1, r1, #17
 8004e2c:	430a      	orrs	r2, r1
 8004e2e:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8004e30:	4b21      	ldr	r3, [pc, #132]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004e32:	68da      	ldr	r2, [r3, #12]
 8004e34:	4b20      	ldr	r3, [pc, #128]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004e36:	2180      	movs	r1, #128	@ 0x80
 8004e38:	0549      	lsls	r1, r1, #21
 8004e3a:	430a      	orrs	r2, r1
 8004e3c:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e3e:	f7fc fe9b 	bl	8001b78 <HAL_GetTick>
 8004e42:	0003      	movs	r3, r0
 8004e44:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e46:	e008      	b.n	8004e5a <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e48:	f7fc fe96 	bl	8001b78 <HAL_GetTick>
 8004e4c:	0002      	movs	r2, r0
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	1ad3      	subs	r3, r2, r3
 8004e52:	2b02      	cmp	r3, #2
 8004e54:	d901      	bls.n	8004e5a <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8004e56:	2303      	movs	r3, #3
 8004e58:	e072      	b.n	8004f40 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e5a:	4b17      	ldr	r3, [pc, #92]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004e5c:	681a      	ldr	r2, [r3, #0]
 8004e5e:	2380      	movs	r3, #128	@ 0x80
 8004e60:	049b      	lsls	r3, r3, #18
 8004e62:	4013      	ands	r3, r2
 8004e64:	d0f0      	beq.n	8004e48 <HAL_RCC_OscConfig+0x5bc>
 8004e66:	e06a      	b.n	8004f3e <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e68:	4b13      	ldr	r3, [pc, #76]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004e6a:	681a      	ldr	r2, [r3, #0]
 8004e6c:	4b12      	ldr	r3, [pc, #72]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004e6e:	4917      	ldr	r1, [pc, #92]	@ (8004ecc <HAL_RCC_OscConfig+0x640>)
 8004e70:	400a      	ands	r2, r1
 8004e72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e74:	f7fc fe80 	bl	8001b78 <HAL_GetTick>
 8004e78:	0003      	movs	r3, r0
 8004e7a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e7c:	e008      	b.n	8004e90 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e7e:	f7fc fe7b 	bl	8001b78 <HAL_GetTick>
 8004e82:	0002      	movs	r2, r0
 8004e84:	693b      	ldr	r3, [r7, #16]
 8004e86:	1ad3      	subs	r3, r2, r3
 8004e88:	2b02      	cmp	r3, #2
 8004e8a:	d901      	bls.n	8004e90 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8004e8c:	2303      	movs	r3, #3
 8004e8e:	e057      	b.n	8004f40 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e90:	4b09      	ldr	r3, [pc, #36]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004e92:	681a      	ldr	r2, [r3, #0]
 8004e94:	2380      	movs	r3, #128	@ 0x80
 8004e96:	049b      	lsls	r3, r3, #18
 8004e98:	4013      	ands	r3, r2
 8004e9a:	d1f0      	bne.n	8004e7e <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8004e9c:	4b06      	ldr	r3, [pc, #24]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004e9e:	68da      	ldr	r2, [r3, #12]
 8004ea0:	4b05      	ldr	r3, [pc, #20]	@ (8004eb8 <HAL_RCC_OscConfig+0x62c>)
 8004ea2:	490c      	ldr	r1, [pc, #48]	@ (8004ed4 <HAL_RCC_OscConfig+0x648>)
 8004ea4:	400a      	ands	r2, r1
 8004ea6:	60da      	str	r2, [r3, #12]
 8004ea8:	e049      	b.n	8004f3e <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6a1b      	ldr	r3, [r3, #32]
 8004eae:	2b01      	cmp	r3, #1
 8004eb0:	d112      	bne.n	8004ed8 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	e044      	b.n	8004f40 <HAL_RCC_OscConfig+0x6b4>
 8004eb6:	46c0      	nop			@ (mov r8, r8)
 8004eb8:	40021000 	.word	0x40021000
 8004ebc:	40007000 	.word	0x40007000
 8004ec0:	00001388 	.word	0x00001388
 8004ec4:	efffffff 	.word	0xefffffff
 8004ec8:	ffbfffff 	.word	0xffbfffff
 8004ecc:	feffffff 	.word	0xfeffffff
 8004ed0:	11c1808c 	.word	0x11c1808c
 8004ed4:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8004ed8:	4b1b      	ldr	r3, [pc, #108]	@ (8004f48 <HAL_RCC_OscConfig+0x6bc>)
 8004eda:	68db      	ldr	r3, [r3, #12]
 8004edc:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	2203      	movs	r2, #3
 8004ee2:	401a      	ands	r2, r3
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ee8:	429a      	cmp	r2, r3
 8004eea:	d126      	bne.n	8004f3a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	2270      	movs	r2, #112	@ 0x70
 8004ef0:	401a      	ands	r2, r3
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ef6:	429a      	cmp	r2, r3
 8004ef8:	d11f      	bne.n	8004f3a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004efa:	697a      	ldr	r2, [r7, #20]
 8004efc:	23fe      	movs	r3, #254	@ 0xfe
 8004efe:	01db      	lsls	r3, r3, #7
 8004f00:	401a      	ands	r2, r3
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f06:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004f08:	429a      	cmp	r2, r3
 8004f0a:	d116      	bne.n	8004f3a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004f0c:	697a      	ldr	r2, [r7, #20]
 8004f0e:	23f8      	movs	r3, #248	@ 0xf8
 8004f10:	039b      	lsls	r3, r3, #14
 8004f12:	401a      	ands	r2, r3
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004f18:	429a      	cmp	r2, r3
 8004f1a:	d10e      	bne.n	8004f3a <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004f1c:	697a      	ldr	r2, [r7, #20]
 8004f1e:	23e0      	movs	r3, #224	@ 0xe0
 8004f20:	051b      	lsls	r3, r3, #20
 8004f22:	401a      	ands	r2, r3
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004f28:	429a      	cmp	r2, r3
 8004f2a:	d106      	bne.n	8004f3a <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8004f2c:	697b      	ldr	r3, [r7, #20]
 8004f2e:	0f5b      	lsrs	r3, r3, #29
 8004f30:	075a      	lsls	r2, r3, #29
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004f36:	429a      	cmp	r2, r3
 8004f38:	d001      	beq.n	8004f3e <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	e000      	b.n	8004f40 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 8004f3e:	2300      	movs	r3, #0
}
 8004f40:	0018      	movs	r0, r3
 8004f42:	46bd      	mov	sp, r7
 8004f44:	b008      	add	sp, #32
 8004f46:	bd80      	pop	{r7, pc}
 8004f48:	40021000 	.word	0x40021000

08004f4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b084      	sub	sp, #16
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
 8004f54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d101      	bne.n	8004f60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	e0e9      	b.n	8005134 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004f60:	4b76      	ldr	r3, [pc, #472]	@ (800513c <HAL_RCC_ClockConfig+0x1f0>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	2207      	movs	r2, #7
 8004f66:	4013      	ands	r3, r2
 8004f68:	683a      	ldr	r2, [r7, #0]
 8004f6a:	429a      	cmp	r2, r3
 8004f6c:	d91e      	bls.n	8004fac <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f6e:	4b73      	ldr	r3, [pc, #460]	@ (800513c <HAL_RCC_ClockConfig+0x1f0>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	2207      	movs	r2, #7
 8004f74:	4393      	bics	r3, r2
 8004f76:	0019      	movs	r1, r3
 8004f78:	4b70      	ldr	r3, [pc, #448]	@ (800513c <HAL_RCC_ClockConfig+0x1f0>)
 8004f7a:	683a      	ldr	r2, [r7, #0]
 8004f7c:	430a      	orrs	r2, r1
 8004f7e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004f80:	f7fc fdfa 	bl	8001b78 <HAL_GetTick>
 8004f84:	0003      	movs	r3, r0
 8004f86:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004f88:	e009      	b.n	8004f9e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f8a:	f7fc fdf5 	bl	8001b78 <HAL_GetTick>
 8004f8e:	0002      	movs	r2, r0
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	1ad3      	subs	r3, r2, r3
 8004f94:	4a6a      	ldr	r2, [pc, #424]	@ (8005140 <HAL_RCC_ClockConfig+0x1f4>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d901      	bls.n	8004f9e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004f9a:	2303      	movs	r3, #3
 8004f9c:	e0ca      	b.n	8005134 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004f9e:	4b67      	ldr	r3, [pc, #412]	@ (800513c <HAL_RCC_ClockConfig+0x1f0>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	2207      	movs	r2, #7
 8004fa4:	4013      	ands	r3, r2
 8004fa6:	683a      	ldr	r2, [r7, #0]
 8004fa8:	429a      	cmp	r2, r3
 8004faa:	d1ee      	bne.n	8004f8a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	2202      	movs	r2, #2
 8004fb2:	4013      	ands	r3, r2
 8004fb4:	d015      	beq.n	8004fe2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	2204      	movs	r2, #4
 8004fbc:	4013      	ands	r3, r2
 8004fbe:	d006      	beq.n	8004fce <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004fc0:	4b60      	ldr	r3, [pc, #384]	@ (8005144 <HAL_RCC_ClockConfig+0x1f8>)
 8004fc2:	689a      	ldr	r2, [r3, #8]
 8004fc4:	4b5f      	ldr	r3, [pc, #380]	@ (8005144 <HAL_RCC_ClockConfig+0x1f8>)
 8004fc6:	21e0      	movs	r1, #224	@ 0xe0
 8004fc8:	01c9      	lsls	r1, r1, #7
 8004fca:	430a      	orrs	r2, r1
 8004fcc:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004fce:	4b5d      	ldr	r3, [pc, #372]	@ (8005144 <HAL_RCC_ClockConfig+0x1f8>)
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	4a5d      	ldr	r2, [pc, #372]	@ (8005148 <HAL_RCC_ClockConfig+0x1fc>)
 8004fd4:	4013      	ands	r3, r2
 8004fd6:	0019      	movs	r1, r3
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	689a      	ldr	r2, [r3, #8]
 8004fdc:	4b59      	ldr	r3, [pc, #356]	@ (8005144 <HAL_RCC_ClockConfig+0x1f8>)
 8004fde:	430a      	orrs	r2, r1
 8004fe0:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	4013      	ands	r3, r2
 8004fea:	d057      	beq.n	800509c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	2b01      	cmp	r3, #1
 8004ff2:	d107      	bne.n	8005004 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004ff4:	4b53      	ldr	r3, [pc, #332]	@ (8005144 <HAL_RCC_ClockConfig+0x1f8>)
 8004ff6:	681a      	ldr	r2, [r3, #0]
 8004ff8:	2380      	movs	r3, #128	@ 0x80
 8004ffa:	029b      	lsls	r3, r3, #10
 8004ffc:	4013      	ands	r3, r2
 8004ffe:	d12b      	bne.n	8005058 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005000:	2301      	movs	r3, #1
 8005002:	e097      	b.n	8005134 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	2b02      	cmp	r3, #2
 800500a:	d107      	bne.n	800501c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800500c:	4b4d      	ldr	r3, [pc, #308]	@ (8005144 <HAL_RCC_ClockConfig+0x1f8>)
 800500e:	681a      	ldr	r2, [r3, #0]
 8005010:	2380      	movs	r3, #128	@ 0x80
 8005012:	049b      	lsls	r3, r3, #18
 8005014:	4013      	ands	r3, r2
 8005016:	d11f      	bne.n	8005058 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005018:	2301      	movs	r3, #1
 800501a:	e08b      	b.n	8005134 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d107      	bne.n	8005034 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005024:	4b47      	ldr	r3, [pc, #284]	@ (8005144 <HAL_RCC_ClockConfig+0x1f8>)
 8005026:	681a      	ldr	r2, [r3, #0]
 8005028:	2380      	movs	r3, #128	@ 0x80
 800502a:	00db      	lsls	r3, r3, #3
 800502c:	4013      	ands	r3, r2
 800502e:	d113      	bne.n	8005058 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005030:	2301      	movs	r3, #1
 8005032:	e07f      	b.n	8005134 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	685b      	ldr	r3, [r3, #4]
 8005038:	2b03      	cmp	r3, #3
 800503a:	d106      	bne.n	800504a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800503c:	4b41      	ldr	r3, [pc, #260]	@ (8005144 <HAL_RCC_ClockConfig+0x1f8>)
 800503e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005040:	2202      	movs	r2, #2
 8005042:	4013      	ands	r3, r2
 8005044:	d108      	bne.n	8005058 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005046:	2301      	movs	r3, #1
 8005048:	e074      	b.n	8005134 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800504a:	4b3e      	ldr	r3, [pc, #248]	@ (8005144 <HAL_RCC_ClockConfig+0x1f8>)
 800504c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800504e:	2202      	movs	r2, #2
 8005050:	4013      	ands	r3, r2
 8005052:	d101      	bne.n	8005058 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005054:	2301      	movs	r3, #1
 8005056:	e06d      	b.n	8005134 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005058:	4b3a      	ldr	r3, [pc, #232]	@ (8005144 <HAL_RCC_ClockConfig+0x1f8>)
 800505a:	689b      	ldr	r3, [r3, #8]
 800505c:	2207      	movs	r2, #7
 800505e:	4393      	bics	r3, r2
 8005060:	0019      	movs	r1, r3
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	685a      	ldr	r2, [r3, #4]
 8005066:	4b37      	ldr	r3, [pc, #220]	@ (8005144 <HAL_RCC_ClockConfig+0x1f8>)
 8005068:	430a      	orrs	r2, r1
 800506a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800506c:	f7fc fd84 	bl	8001b78 <HAL_GetTick>
 8005070:	0003      	movs	r3, r0
 8005072:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005074:	e009      	b.n	800508a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005076:	f7fc fd7f 	bl	8001b78 <HAL_GetTick>
 800507a:	0002      	movs	r2, r0
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	1ad3      	subs	r3, r2, r3
 8005080:	4a2f      	ldr	r2, [pc, #188]	@ (8005140 <HAL_RCC_ClockConfig+0x1f4>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d901      	bls.n	800508a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8005086:	2303      	movs	r3, #3
 8005088:	e054      	b.n	8005134 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800508a:	4b2e      	ldr	r3, [pc, #184]	@ (8005144 <HAL_RCC_ClockConfig+0x1f8>)
 800508c:	689b      	ldr	r3, [r3, #8]
 800508e:	2238      	movs	r2, #56	@ 0x38
 8005090:	401a      	ands	r2, r3
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	685b      	ldr	r3, [r3, #4]
 8005096:	00db      	lsls	r3, r3, #3
 8005098:	429a      	cmp	r2, r3
 800509a:	d1ec      	bne.n	8005076 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800509c:	4b27      	ldr	r3, [pc, #156]	@ (800513c <HAL_RCC_ClockConfig+0x1f0>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	2207      	movs	r2, #7
 80050a2:	4013      	ands	r3, r2
 80050a4:	683a      	ldr	r2, [r7, #0]
 80050a6:	429a      	cmp	r2, r3
 80050a8:	d21e      	bcs.n	80050e8 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050aa:	4b24      	ldr	r3, [pc, #144]	@ (800513c <HAL_RCC_ClockConfig+0x1f0>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	2207      	movs	r2, #7
 80050b0:	4393      	bics	r3, r2
 80050b2:	0019      	movs	r1, r3
 80050b4:	4b21      	ldr	r3, [pc, #132]	@ (800513c <HAL_RCC_ClockConfig+0x1f0>)
 80050b6:	683a      	ldr	r2, [r7, #0]
 80050b8:	430a      	orrs	r2, r1
 80050ba:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80050bc:	f7fc fd5c 	bl	8001b78 <HAL_GetTick>
 80050c0:	0003      	movs	r3, r0
 80050c2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80050c4:	e009      	b.n	80050da <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050c6:	f7fc fd57 	bl	8001b78 <HAL_GetTick>
 80050ca:	0002      	movs	r2, r0
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	1ad3      	subs	r3, r2, r3
 80050d0:	4a1b      	ldr	r2, [pc, #108]	@ (8005140 <HAL_RCC_ClockConfig+0x1f4>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d901      	bls.n	80050da <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80050d6:	2303      	movs	r3, #3
 80050d8:	e02c      	b.n	8005134 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80050da:	4b18      	ldr	r3, [pc, #96]	@ (800513c <HAL_RCC_ClockConfig+0x1f0>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	2207      	movs	r2, #7
 80050e0:	4013      	ands	r3, r2
 80050e2:	683a      	ldr	r2, [r7, #0]
 80050e4:	429a      	cmp	r2, r3
 80050e6:	d1ee      	bne.n	80050c6 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	2204      	movs	r2, #4
 80050ee:	4013      	ands	r3, r2
 80050f0:	d009      	beq.n	8005106 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80050f2:	4b14      	ldr	r3, [pc, #80]	@ (8005144 <HAL_RCC_ClockConfig+0x1f8>)
 80050f4:	689b      	ldr	r3, [r3, #8]
 80050f6:	4a15      	ldr	r2, [pc, #84]	@ (800514c <HAL_RCC_ClockConfig+0x200>)
 80050f8:	4013      	ands	r3, r2
 80050fa:	0019      	movs	r1, r3
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	68da      	ldr	r2, [r3, #12]
 8005100:	4b10      	ldr	r3, [pc, #64]	@ (8005144 <HAL_RCC_ClockConfig+0x1f8>)
 8005102:	430a      	orrs	r2, r1
 8005104:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8005106:	f000 f829 	bl	800515c <HAL_RCC_GetSysClockFreq>
 800510a:	0001      	movs	r1, r0
 800510c:	4b0d      	ldr	r3, [pc, #52]	@ (8005144 <HAL_RCC_ClockConfig+0x1f8>)
 800510e:	689b      	ldr	r3, [r3, #8]
 8005110:	0a1b      	lsrs	r3, r3, #8
 8005112:	220f      	movs	r2, #15
 8005114:	401a      	ands	r2, r3
 8005116:	4b0e      	ldr	r3, [pc, #56]	@ (8005150 <HAL_RCC_ClockConfig+0x204>)
 8005118:	0092      	lsls	r2, r2, #2
 800511a:	58d3      	ldr	r3, [r2, r3]
 800511c:	221f      	movs	r2, #31
 800511e:	4013      	ands	r3, r2
 8005120:	000a      	movs	r2, r1
 8005122:	40da      	lsrs	r2, r3
 8005124:	4b0b      	ldr	r3, [pc, #44]	@ (8005154 <HAL_RCC_ClockConfig+0x208>)
 8005126:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005128:	4b0b      	ldr	r3, [pc, #44]	@ (8005158 <HAL_RCC_ClockConfig+0x20c>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	0018      	movs	r0, r3
 800512e:	f7fc fcc7 	bl	8001ac0 <HAL_InitTick>
 8005132:	0003      	movs	r3, r0
}
 8005134:	0018      	movs	r0, r3
 8005136:	46bd      	mov	sp, r7
 8005138:	b004      	add	sp, #16
 800513a:	bd80      	pop	{r7, pc}
 800513c:	40022000 	.word	0x40022000
 8005140:	00001388 	.word	0x00001388
 8005144:	40021000 	.word	0x40021000
 8005148:	fffff0ff 	.word	0xfffff0ff
 800514c:	ffff8fff 	.word	0xffff8fff
 8005150:	0800e09c 	.word	0x0800e09c
 8005154:	2000001c 	.word	0x2000001c
 8005158:	20000020 	.word	0x20000020

0800515c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b086      	sub	sp, #24
 8005160:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005162:	4b3c      	ldr	r3, [pc, #240]	@ (8005254 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005164:	689b      	ldr	r3, [r3, #8]
 8005166:	2238      	movs	r2, #56	@ 0x38
 8005168:	4013      	ands	r3, r2
 800516a:	d10f      	bne.n	800518c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800516c:	4b39      	ldr	r3, [pc, #228]	@ (8005254 <HAL_RCC_GetSysClockFreq+0xf8>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	0adb      	lsrs	r3, r3, #11
 8005172:	2207      	movs	r2, #7
 8005174:	4013      	ands	r3, r2
 8005176:	2201      	movs	r2, #1
 8005178:	409a      	lsls	r2, r3
 800517a:	0013      	movs	r3, r2
 800517c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800517e:	6839      	ldr	r1, [r7, #0]
 8005180:	4835      	ldr	r0, [pc, #212]	@ (8005258 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005182:	f7fa ffdb 	bl	800013c <__udivsi3>
 8005186:	0003      	movs	r3, r0
 8005188:	613b      	str	r3, [r7, #16]
 800518a:	e05d      	b.n	8005248 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800518c:	4b31      	ldr	r3, [pc, #196]	@ (8005254 <HAL_RCC_GetSysClockFreq+0xf8>)
 800518e:	689b      	ldr	r3, [r3, #8]
 8005190:	2238      	movs	r2, #56	@ 0x38
 8005192:	4013      	ands	r3, r2
 8005194:	2b08      	cmp	r3, #8
 8005196:	d102      	bne.n	800519e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005198:	4b30      	ldr	r3, [pc, #192]	@ (800525c <HAL_RCC_GetSysClockFreq+0x100>)
 800519a:	613b      	str	r3, [r7, #16]
 800519c:	e054      	b.n	8005248 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800519e:	4b2d      	ldr	r3, [pc, #180]	@ (8005254 <HAL_RCC_GetSysClockFreq+0xf8>)
 80051a0:	689b      	ldr	r3, [r3, #8]
 80051a2:	2238      	movs	r2, #56	@ 0x38
 80051a4:	4013      	ands	r3, r2
 80051a6:	2b10      	cmp	r3, #16
 80051a8:	d138      	bne.n	800521c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80051aa:	4b2a      	ldr	r3, [pc, #168]	@ (8005254 <HAL_RCC_GetSysClockFreq+0xf8>)
 80051ac:	68db      	ldr	r3, [r3, #12]
 80051ae:	2203      	movs	r2, #3
 80051b0:	4013      	ands	r3, r2
 80051b2:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80051b4:	4b27      	ldr	r3, [pc, #156]	@ (8005254 <HAL_RCC_GetSysClockFreq+0xf8>)
 80051b6:	68db      	ldr	r3, [r3, #12]
 80051b8:	091b      	lsrs	r3, r3, #4
 80051ba:	2207      	movs	r2, #7
 80051bc:	4013      	ands	r3, r2
 80051be:	3301      	adds	r3, #1
 80051c0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	2b03      	cmp	r3, #3
 80051c6:	d10d      	bne.n	80051e4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80051c8:	68b9      	ldr	r1, [r7, #8]
 80051ca:	4824      	ldr	r0, [pc, #144]	@ (800525c <HAL_RCC_GetSysClockFreq+0x100>)
 80051cc:	f7fa ffb6 	bl	800013c <__udivsi3>
 80051d0:	0003      	movs	r3, r0
 80051d2:	0019      	movs	r1, r3
 80051d4:	4b1f      	ldr	r3, [pc, #124]	@ (8005254 <HAL_RCC_GetSysClockFreq+0xf8>)
 80051d6:	68db      	ldr	r3, [r3, #12]
 80051d8:	0a1b      	lsrs	r3, r3, #8
 80051da:	227f      	movs	r2, #127	@ 0x7f
 80051dc:	4013      	ands	r3, r2
 80051de:	434b      	muls	r3, r1
 80051e0:	617b      	str	r3, [r7, #20]
        break;
 80051e2:	e00d      	b.n	8005200 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80051e4:	68b9      	ldr	r1, [r7, #8]
 80051e6:	481c      	ldr	r0, [pc, #112]	@ (8005258 <HAL_RCC_GetSysClockFreq+0xfc>)
 80051e8:	f7fa ffa8 	bl	800013c <__udivsi3>
 80051ec:	0003      	movs	r3, r0
 80051ee:	0019      	movs	r1, r3
 80051f0:	4b18      	ldr	r3, [pc, #96]	@ (8005254 <HAL_RCC_GetSysClockFreq+0xf8>)
 80051f2:	68db      	ldr	r3, [r3, #12]
 80051f4:	0a1b      	lsrs	r3, r3, #8
 80051f6:	227f      	movs	r2, #127	@ 0x7f
 80051f8:	4013      	ands	r3, r2
 80051fa:	434b      	muls	r3, r1
 80051fc:	617b      	str	r3, [r7, #20]
        break;
 80051fe:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8005200:	4b14      	ldr	r3, [pc, #80]	@ (8005254 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005202:	68db      	ldr	r3, [r3, #12]
 8005204:	0f5b      	lsrs	r3, r3, #29
 8005206:	2207      	movs	r2, #7
 8005208:	4013      	ands	r3, r2
 800520a:	3301      	adds	r3, #1
 800520c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800520e:	6879      	ldr	r1, [r7, #4]
 8005210:	6978      	ldr	r0, [r7, #20]
 8005212:	f7fa ff93 	bl	800013c <__udivsi3>
 8005216:	0003      	movs	r3, r0
 8005218:	613b      	str	r3, [r7, #16]
 800521a:	e015      	b.n	8005248 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800521c:	4b0d      	ldr	r3, [pc, #52]	@ (8005254 <HAL_RCC_GetSysClockFreq+0xf8>)
 800521e:	689b      	ldr	r3, [r3, #8]
 8005220:	2238      	movs	r2, #56	@ 0x38
 8005222:	4013      	ands	r3, r2
 8005224:	2b20      	cmp	r3, #32
 8005226:	d103      	bne.n	8005230 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8005228:	2380      	movs	r3, #128	@ 0x80
 800522a:	021b      	lsls	r3, r3, #8
 800522c:	613b      	str	r3, [r7, #16]
 800522e:	e00b      	b.n	8005248 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005230:	4b08      	ldr	r3, [pc, #32]	@ (8005254 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005232:	689b      	ldr	r3, [r3, #8]
 8005234:	2238      	movs	r2, #56	@ 0x38
 8005236:	4013      	ands	r3, r2
 8005238:	2b18      	cmp	r3, #24
 800523a:	d103      	bne.n	8005244 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800523c:	23fa      	movs	r3, #250	@ 0xfa
 800523e:	01db      	lsls	r3, r3, #7
 8005240:	613b      	str	r3, [r7, #16]
 8005242:	e001      	b.n	8005248 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8005244:	2300      	movs	r3, #0
 8005246:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005248:	693b      	ldr	r3, [r7, #16]
}
 800524a:	0018      	movs	r0, r3
 800524c:	46bd      	mov	sp, r7
 800524e:	b006      	add	sp, #24
 8005250:	bd80      	pop	{r7, pc}
 8005252:	46c0      	nop			@ (mov r8, r8)
 8005254:	40021000 	.word	0x40021000
 8005258:	00f42400 	.word	0x00f42400
 800525c:	007a1200 	.word	0x007a1200

08005260 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005264:	4b02      	ldr	r3, [pc, #8]	@ (8005270 <HAL_RCC_GetHCLKFreq+0x10>)
 8005266:	681b      	ldr	r3, [r3, #0]
}
 8005268:	0018      	movs	r0, r3
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}
 800526e:	46c0      	nop			@ (mov r8, r8)
 8005270:	2000001c 	.word	0x2000001c

08005274 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005274:	b5b0      	push	{r4, r5, r7, lr}
 8005276:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8005278:	f7ff fff2 	bl	8005260 <HAL_RCC_GetHCLKFreq>
 800527c:	0004      	movs	r4, r0
 800527e:	f7ff faf9 	bl	8004874 <LL_RCC_GetAPB1Prescaler>
 8005282:	0003      	movs	r3, r0
 8005284:	0b1a      	lsrs	r2, r3, #12
 8005286:	4b05      	ldr	r3, [pc, #20]	@ (800529c <HAL_RCC_GetPCLK1Freq+0x28>)
 8005288:	0092      	lsls	r2, r2, #2
 800528a:	58d3      	ldr	r3, [r2, r3]
 800528c:	221f      	movs	r2, #31
 800528e:	4013      	ands	r3, r2
 8005290:	40dc      	lsrs	r4, r3
 8005292:	0023      	movs	r3, r4
}
 8005294:	0018      	movs	r0, r3
 8005296:	46bd      	mov	sp, r7
 8005298:	bdb0      	pop	{r4, r5, r7, pc}
 800529a:	46c0      	nop			@ (mov r8, r8)
 800529c:	0800e0dc 	.word	0x0800e0dc

080052a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b086      	sub	sp, #24
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80052a8:	2313      	movs	r3, #19
 80052aa:	18fb      	adds	r3, r7, r3
 80052ac:	2200      	movs	r2, #0
 80052ae:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80052b0:	2312      	movs	r3, #18
 80052b2:	18fb      	adds	r3, r7, r3
 80052b4:	2200      	movs	r2, #0
 80052b6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	2380      	movs	r3, #128	@ 0x80
 80052be:	029b      	lsls	r3, r3, #10
 80052c0:	4013      	ands	r3, r2
 80052c2:	d100      	bne.n	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x26>
 80052c4:	e0ad      	b.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 80052c6:	2011      	movs	r0, #17
 80052c8:	183b      	adds	r3, r7, r0
 80052ca:	2200      	movs	r2, #0
 80052cc:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80052ce:	4b47      	ldr	r3, [pc, #284]	@ (80053ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80052d0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80052d2:	2380      	movs	r3, #128	@ 0x80
 80052d4:	055b      	lsls	r3, r3, #21
 80052d6:	4013      	ands	r3, r2
 80052d8:	d110      	bne.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052da:	4b44      	ldr	r3, [pc, #272]	@ (80053ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80052dc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80052de:	4b43      	ldr	r3, [pc, #268]	@ (80053ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80052e0:	2180      	movs	r1, #128	@ 0x80
 80052e2:	0549      	lsls	r1, r1, #21
 80052e4:	430a      	orrs	r2, r1
 80052e6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80052e8:	4b40      	ldr	r3, [pc, #256]	@ (80053ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80052ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80052ec:	2380      	movs	r3, #128	@ 0x80
 80052ee:	055b      	lsls	r3, r3, #21
 80052f0:	4013      	ands	r3, r2
 80052f2:	60bb      	str	r3, [r7, #8]
 80052f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80052f6:	183b      	adds	r3, r7, r0
 80052f8:	2201      	movs	r2, #1
 80052fa:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80052fc:	4b3c      	ldr	r3, [pc, #240]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80052fe:	681a      	ldr	r2, [r3, #0]
 8005300:	4b3b      	ldr	r3, [pc, #236]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8005302:	2180      	movs	r1, #128	@ 0x80
 8005304:	0049      	lsls	r1, r1, #1
 8005306:	430a      	orrs	r2, r1
 8005308:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800530a:	f7fc fc35 	bl	8001b78 <HAL_GetTick>
 800530e:	0003      	movs	r3, r0
 8005310:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005312:	e00b      	b.n	800532c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005314:	f7fc fc30 	bl	8001b78 <HAL_GetTick>
 8005318:	0002      	movs	r2, r0
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	1ad3      	subs	r3, r2, r3
 800531e:	2b02      	cmp	r3, #2
 8005320:	d904      	bls.n	800532c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8005322:	2313      	movs	r3, #19
 8005324:	18fb      	adds	r3, r7, r3
 8005326:	2203      	movs	r2, #3
 8005328:	701a      	strb	r2, [r3, #0]
        break;
 800532a:	e005      	b.n	8005338 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800532c:	4b30      	ldr	r3, [pc, #192]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800532e:	681a      	ldr	r2, [r3, #0]
 8005330:	2380      	movs	r3, #128	@ 0x80
 8005332:	005b      	lsls	r3, r3, #1
 8005334:	4013      	ands	r3, r2
 8005336:	d0ed      	beq.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8005338:	2313      	movs	r3, #19
 800533a:	18fb      	adds	r3, r7, r3
 800533c:	781b      	ldrb	r3, [r3, #0]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d15e      	bne.n	8005400 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005342:	4b2a      	ldr	r3, [pc, #168]	@ (80053ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005344:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005346:	23c0      	movs	r3, #192	@ 0xc0
 8005348:	009b      	lsls	r3, r3, #2
 800534a:	4013      	ands	r3, r2
 800534c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800534e:	697b      	ldr	r3, [r7, #20]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d019      	beq.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005358:	697a      	ldr	r2, [r7, #20]
 800535a:	429a      	cmp	r2, r3
 800535c:	d014      	beq.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800535e:	4b23      	ldr	r3, [pc, #140]	@ (80053ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005360:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005362:	4a24      	ldr	r2, [pc, #144]	@ (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8005364:	4013      	ands	r3, r2
 8005366:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005368:	4b20      	ldr	r3, [pc, #128]	@ (80053ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800536a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800536c:	4b1f      	ldr	r3, [pc, #124]	@ (80053ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800536e:	2180      	movs	r1, #128	@ 0x80
 8005370:	0249      	lsls	r1, r1, #9
 8005372:	430a      	orrs	r2, r1
 8005374:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005376:	4b1d      	ldr	r3, [pc, #116]	@ (80053ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005378:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800537a:	4b1c      	ldr	r3, [pc, #112]	@ (80053ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800537c:	491e      	ldr	r1, [pc, #120]	@ (80053f8 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 800537e:	400a      	ands	r2, r1
 8005380:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005382:	4b1a      	ldr	r3, [pc, #104]	@ (80053ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005384:	697a      	ldr	r2, [r7, #20]
 8005386:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	2201      	movs	r2, #1
 800538c:	4013      	ands	r3, r2
 800538e:	d016      	beq.n	80053be <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005390:	f7fc fbf2 	bl	8001b78 <HAL_GetTick>
 8005394:	0003      	movs	r3, r0
 8005396:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005398:	e00c      	b.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800539a:	f7fc fbed 	bl	8001b78 <HAL_GetTick>
 800539e:	0002      	movs	r2, r0
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	1ad3      	subs	r3, r2, r3
 80053a4:	4a15      	ldr	r2, [pc, #84]	@ (80053fc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d904      	bls.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80053aa:	2313      	movs	r3, #19
 80053ac:	18fb      	adds	r3, r7, r3
 80053ae:	2203      	movs	r2, #3
 80053b0:	701a      	strb	r2, [r3, #0]
            break;
 80053b2:	e004      	b.n	80053be <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80053b4:	4b0d      	ldr	r3, [pc, #52]	@ (80053ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80053b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053b8:	2202      	movs	r2, #2
 80053ba:	4013      	ands	r3, r2
 80053bc:	d0ed      	beq.n	800539a <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80053be:	2313      	movs	r3, #19
 80053c0:	18fb      	adds	r3, r7, r3
 80053c2:	781b      	ldrb	r3, [r3, #0]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d10a      	bne.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80053c8:	4b08      	ldr	r3, [pc, #32]	@ (80053ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80053ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053cc:	4a09      	ldr	r2, [pc, #36]	@ (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80053ce:	4013      	ands	r3, r2
 80053d0:	0019      	movs	r1, r3
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80053d6:	4b05      	ldr	r3, [pc, #20]	@ (80053ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80053d8:	430a      	orrs	r2, r1
 80053da:	65da      	str	r2, [r3, #92]	@ 0x5c
 80053dc:	e016      	b.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80053de:	2312      	movs	r3, #18
 80053e0:	18fb      	adds	r3, r7, r3
 80053e2:	2213      	movs	r2, #19
 80053e4:	18ba      	adds	r2, r7, r2
 80053e6:	7812      	ldrb	r2, [r2, #0]
 80053e8:	701a      	strb	r2, [r3, #0]
 80053ea:	e00f      	b.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80053ec:	40021000 	.word	0x40021000
 80053f0:	40007000 	.word	0x40007000
 80053f4:	fffffcff 	.word	0xfffffcff
 80053f8:	fffeffff 	.word	0xfffeffff
 80053fc:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005400:	2312      	movs	r3, #18
 8005402:	18fb      	adds	r3, r7, r3
 8005404:	2213      	movs	r2, #19
 8005406:	18ba      	adds	r2, r7, r2
 8005408:	7812      	ldrb	r2, [r2, #0]
 800540a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800540c:	2311      	movs	r3, #17
 800540e:	18fb      	adds	r3, r7, r3
 8005410:	781b      	ldrb	r3, [r3, #0]
 8005412:	2b01      	cmp	r3, #1
 8005414:	d105      	bne.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005416:	4bb6      	ldr	r3, [pc, #728]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005418:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800541a:	4bb5      	ldr	r3, [pc, #724]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800541c:	49b5      	ldr	r1, [pc, #724]	@ (80056f4 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 800541e:	400a      	ands	r2, r1
 8005420:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	2201      	movs	r2, #1
 8005428:	4013      	ands	r3, r2
 800542a:	d009      	beq.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800542c:	4bb0      	ldr	r3, [pc, #704]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800542e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005430:	2203      	movs	r2, #3
 8005432:	4393      	bics	r3, r2
 8005434:	0019      	movs	r1, r3
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	685a      	ldr	r2, [r3, #4]
 800543a:	4bad      	ldr	r3, [pc, #692]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800543c:	430a      	orrs	r2, r1
 800543e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	2202      	movs	r2, #2
 8005446:	4013      	ands	r3, r2
 8005448:	d009      	beq.n	800545e <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800544a:	4ba9      	ldr	r3, [pc, #676]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800544c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800544e:	220c      	movs	r2, #12
 8005450:	4393      	bics	r3, r2
 8005452:	0019      	movs	r1, r3
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	689a      	ldr	r2, [r3, #8]
 8005458:	4ba5      	ldr	r3, [pc, #660]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800545a:	430a      	orrs	r2, r1
 800545c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	2204      	movs	r2, #4
 8005464:	4013      	ands	r3, r2
 8005466:	d009      	beq.n	800547c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005468:	4ba1      	ldr	r3, [pc, #644]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800546a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800546c:	2230      	movs	r2, #48	@ 0x30
 800546e:	4393      	bics	r3, r2
 8005470:	0019      	movs	r1, r3
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	68da      	ldr	r2, [r3, #12]
 8005476:	4b9e      	ldr	r3, [pc, #632]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005478:	430a      	orrs	r2, r1
 800547a:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	2210      	movs	r2, #16
 8005482:	4013      	ands	r3, r2
 8005484:	d009      	beq.n	800549a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005486:	4b9a      	ldr	r3, [pc, #616]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005488:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800548a:	4a9b      	ldr	r2, [pc, #620]	@ (80056f8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800548c:	4013      	ands	r3, r2
 800548e:	0019      	movs	r1, r3
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	691a      	ldr	r2, [r3, #16]
 8005494:	4b96      	ldr	r3, [pc, #600]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005496:	430a      	orrs	r2, r1
 8005498:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681a      	ldr	r2, [r3, #0]
 800549e:	2380      	movs	r3, #128	@ 0x80
 80054a0:	015b      	lsls	r3, r3, #5
 80054a2:	4013      	ands	r3, r2
 80054a4:	d009      	beq.n	80054ba <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 80054a6:	4b92      	ldr	r3, [pc, #584]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054aa:	4a94      	ldr	r2, [pc, #592]	@ (80056fc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80054ac:	4013      	ands	r3, r2
 80054ae:	0019      	movs	r1, r3
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	695a      	ldr	r2, [r3, #20]
 80054b4:	4b8e      	ldr	r3, [pc, #568]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054b6:	430a      	orrs	r2, r1
 80054b8:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681a      	ldr	r2, [r3, #0]
 80054be:	2380      	movs	r3, #128	@ 0x80
 80054c0:	009b      	lsls	r3, r3, #2
 80054c2:	4013      	ands	r3, r2
 80054c4:	d009      	beq.n	80054da <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80054c6:	4b8a      	ldr	r3, [pc, #552]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054ca:	4a8d      	ldr	r2, [pc, #564]	@ (8005700 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 80054cc:	4013      	ands	r3, r2
 80054ce:	0019      	movs	r1, r3
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80054d4:	4b86      	ldr	r3, [pc, #536]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054d6:	430a      	orrs	r2, r1
 80054d8:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681a      	ldr	r2, [r3, #0]
 80054de:	2380      	movs	r3, #128	@ 0x80
 80054e0:	00db      	lsls	r3, r3, #3
 80054e2:	4013      	ands	r3, r2
 80054e4:	d009      	beq.n	80054fa <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80054e6:	4b82      	ldr	r3, [pc, #520]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054ea:	4a86      	ldr	r2, [pc, #536]	@ (8005704 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 80054ec:	4013      	ands	r3, r2
 80054ee:	0019      	movs	r1, r3
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054f4:	4b7e      	ldr	r3, [pc, #504]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054f6:	430a      	orrs	r2, r1
 80054f8:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	2220      	movs	r2, #32
 8005500:	4013      	ands	r3, r2
 8005502:	d009      	beq.n	8005518 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005504:	4b7a      	ldr	r3, [pc, #488]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005506:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005508:	4a7f      	ldr	r2, [pc, #508]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800550a:	4013      	ands	r3, r2
 800550c:	0019      	movs	r1, r3
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	699a      	ldr	r2, [r3, #24]
 8005512:	4b77      	ldr	r3, [pc, #476]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005514:	430a      	orrs	r2, r1
 8005516:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	2240      	movs	r2, #64	@ 0x40
 800551e:	4013      	ands	r3, r2
 8005520:	d009      	beq.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005522:	4b73      	ldr	r3, [pc, #460]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005524:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005526:	4a79      	ldr	r2, [pc, #484]	@ (800570c <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8005528:	4013      	ands	r3, r2
 800552a:	0019      	movs	r1, r3
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	69da      	ldr	r2, [r3, #28]
 8005530:	4b6f      	ldr	r3, [pc, #444]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005532:	430a      	orrs	r2, r1
 8005534:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681a      	ldr	r2, [r3, #0]
 800553a:	2380      	movs	r3, #128	@ 0x80
 800553c:	01db      	lsls	r3, r3, #7
 800553e:	4013      	ands	r3, r2
 8005540:	d015      	beq.n	800556e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005542:	4b6b      	ldr	r3, [pc, #428]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005544:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005546:	009b      	lsls	r3, r3, #2
 8005548:	0899      	lsrs	r1, r3, #2
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800554e:	4b68      	ldr	r3, [pc, #416]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005550:	430a      	orrs	r2, r1
 8005552:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005558:	2380      	movs	r3, #128	@ 0x80
 800555a:	05db      	lsls	r3, r3, #23
 800555c:	429a      	cmp	r2, r3
 800555e:	d106      	bne.n	800556e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005560:	4b63      	ldr	r3, [pc, #396]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005562:	68da      	ldr	r2, [r3, #12]
 8005564:	4b62      	ldr	r3, [pc, #392]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005566:	2180      	movs	r1, #128	@ 0x80
 8005568:	0249      	lsls	r1, r1, #9
 800556a:	430a      	orrs	r2, r1
 800556c:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681a      	ldr	r2, [r3, #0]
 8005572:	2380      	movs	r3, #128	@ 0x80
 8005574:	031b      	lsls	r3, r3, #12
 8005576:	4013      	ands	r3, r2
 8005578:	d009      	beq.n	800558e <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800557a:	4b5d      	ldr	r3, [pc, #372]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800557c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800557e:	2240      	movs	r2, #64	@ 0x40
 8005580:	4393      	bics	r3, r2
 8005582:	0019      	movs	r1, r3
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005588:	4b59      	ldr	r3, [pc, #356]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800558a:	430a      	orrs	r2, r1
 800558c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681a      	ldr	r2, [r3, #0]
 8005592:	2380      	movs	r3, #128	@ 0x80
 8005594:	039b      	lsls	r3, r3, #14
 8005596:	4013      	ands	r3, r2
 8005598:	d016      	beq.n	80055c8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800559a:	4b55      	ldr	r3, [pc, #340]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800559c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800559e:	4a5c      	ldr	r2, [pc, #368]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80055a0:	4013      	ands	r3, r2
 80055a2:	0019      	movs	r1, r3
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80055a8:	4b51      	ldr	r3, [pc, #324]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80055aa:	430a      	orrs	r2, r1
 80055ac:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80055b2:	2380      	movs	r3, #128	@ 0x80
 80055b4:	03db      	lsls	r3, r3, #15
 80055b6:	429a      	cmp	r2, r3
 80055b8:	d106      	bne.n	80055c8 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80055ba:	4b4d      	ldr	r3, [pc, #308]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80055bc:	68da      	ldr	r2, [r3, #12]
 80055be:	4b4c      	ldr	r3, [pc, #304]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80055c0:	2180      	movs	r1, #128	@ 0x80
 80055c2:	0449      	lsls	r1, r1, #17
 80055c4:	430a      	orrs	r2, r1
 80055c6:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681a      	ldr	r2, [r3, #0]
 80055cc:	2380      	movs	r3, #128	@ 0x80
 80055ce:	03db      	lsls	r3, r3, #15
 80055d0:	4013      	ands	r3, r2
 80055d2:	d016      	beq.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80055d4:	4b46      	ldr	r3, [pc, #280]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80055d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055d8:	4a4e      	ldr	r2, [pc, #312]	@ (8005714 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80055da:	4013      	ands	r3, r2
 80055dc:	0019      	movs	r1, r3
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80055e2:	4b43      	ldr	r3, [pc, #268]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80055e4:	430a      	orrs	r2, r1
 80055e6:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80055ec:	2380      	movs	r3, #128	@ 0x80
 80055ee:	045b      	lsls	r3, r3, #17
 80055f0:	429a      	cmp	r2, r3
 80055f2:	d106      	bne.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80055f4:	4b3e      	ldr	r3, [pc, #248]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80055f6:	68da      	ldr	r2, [r3, #12]
 80055f8:	4b3d      	ldr	r3, [pc, #244]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80055fa:	2180      	movs	r1, #128	@ 0x80
 80055fc:	0449      	lsls	r1, r1, #17
 80055fe:	430a      	orrs	r2, r1
 8005600:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681a      	ldr	r2, [r3, #0]
 8005606:	2380      	movs	r3, #128	@ 0x80
 8005608:	011b      	lsls	r3, r3, #4
 800560a:	4013      	ands	r3, r2
 800560c:	d014      	beq.n	8005638 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800560e:	4b38      	ldr	r3, [pc, #224]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005610:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005612:	2203      	movs	r2, #3
 8005614:	4393      	bics	r3, r2
 8005616:	0019      	movs	r1, r3
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6a1a      	ldr	r2, [r3, #32]
 800561c:	4b34      	ldr	r3, [pc, #208]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800561e:	430a      	orrs	r2, r1
 8005620:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6a1b      	ldr	r3, [r3, #32]
 8005626:	2b01      	cmp	r3, #1
 8005628:	d106      	bne.n	8005638 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800562a:	4b31      	ldr	r3, [pc, #196]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800562c:	68da      	ldr	r2, [r3, #12]
 800562e:	4b30      	ldr	r3, [pc, #192]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005630:	2180      	movs	r1, #128	@ 0x80
 8005632:	0249      	lsls	r1, r1, #9
 8005634:	430a      	orrs	r2, r1
 8005636:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681a      	ldr	r2, [r3, #0]
 800563c:	2380      	movs	r3, #128	@ 0x80
 800563e:	019b      	lsls	r3, r3, #6
 8005640:	4013      	ands	r3, r2
 8005642:	d014      	beq.n	800566e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8005644:	4b2a      	ldr	r3, [pc, #168]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005646:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005648:	220c      	movs	r2, #12
 800564a:	4393      	bics	r3, r2
 800564c:	0019      	movs	r1, r3
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005652:	4b27      	ldr	r3, [pc, #156]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005654:	430a      	orrs	r2, r1
 8005656:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800565c:	2b04      	cmp	r3, #4
 800565e:	d106      	bne.n	800566e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005660:	4b23      	ldr	r3, [pc, #140]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005662:	68da      	ldr	r2, [r3, #12]
 8005664:	4b22      	ldr	r3, [pc, #136]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005666:	2180      	movs	r1, #128	@ 0x80
 8005668:	0249      	lsls	r1, r1, #9
 800566a:	430a      	orrs	r2, r1
 800566c:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681a      	ldr	r2, [r3, #0]
 8005672:	2380      	movs	r3, #128	@ 0x80
 8005674:	045b      	lsls	r3, r3, #17
 8005676:	4013      	ands	r3, r2
 8005678:	d016      	beq.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800567a:	4b1d      	ldr	r3, [pc, #116]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800567c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800567e:	4a22      	ldr	r2, [pc, #136]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005680:	4013      	ands	r3, r2
 8005682:	0019      	movs	r1, r3
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005688:	4b19      	ldr	r3, [pc, #100]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800568a:	430a      	orrs	r2, r1
 800568c:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005692:	2380      	movs	r3, #128	@ 0x80
 8005694:	019b      	lsls	r3, r3, #6
 8005696:	429a      	cmp	r2, r3
 8005698:	d106      	bne.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800569a:	4b15      	ldr	r3, [pc, #84]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800569c:	68da      	ldr	r2, [r3, #12]
 800569e:	4b14      	ldr	r3, [pc, #80]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80056a0:	2180      	movs	r1, #128	@ 0x80
 80056a2:	0449      	lsls	r1, r1, #17
 80056a4:	430a      	orrs	r2, r1
 80056a6:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681a      	ldr	r2, [r3, #0]
 80056ac:	2380      	movs	r3, #128	@ 0x80
 80056ae:	049b      	lsls	r3, r3, #18
 80056b0:	4013      	ands	r3, r2
 80056b2:	d016      	beq.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80056b4:	4b0e      	ldr	r3, [pc, #56]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80056b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056b8:	4a10      	ldr	r2, [pc, #64]	@ (80056fc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80056ba:	4013      	ands	r3, r2
 80056bc:	0019      	movs	r1, r3
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80056c2:	4b0b      	ldr	r3, [pc, #44]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80056c4:	430a      	orrs	r2, r1
 80056c6:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80056cc:	2380      	movs	r3, #128	@ 0x80
 80056ce:	005b      	lsls	r3, r3, #1
 80056d0:	429a      	cmp	r2, r3
 80056d2:	d106      	bne.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80056d4:	4b06      	ldr	r3, [pc, #24]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80056d6:	68da      	ldr	r2, [r3, #12]
 80056d8:	4b05      	ldr	r3, [pc, #20]	@ (80056f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80056da:	2180      	movs	r1, #128	@ 0x80
 80056dc:	0449      	lsls	r1, r1, #17
 80056de:	430a      	orrs	r2, r1
 80056e0:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80056e2:	2312      	movs	r3, #18
 80056e4:	18fb      	adds	r3, r7, r3
 80056e6:	781b      	ldrb	r3, [r3, #0]
}
 80056e8:	0018      	movs	r0, r3
 80056ea:	46bd      	mov	sp, r7
 80056ec:	b006      	add	sp, #24
 80056ee:	bd80      	pop	{r7, pc}
 80056f0:	40021000 	.word	0x40021000
 80056f4:	efffffff 	.word	0xefffffff
 80056f8:	fffff3ff 	.word	0xfffff3ff
 80056fc:	fffffcff 	.word	0xfffffcff
 8005700:	fff3ffff 	.word	0xfff3ffff
 8005704:	ffcfffff 	.word	0xffcfffff
 8005708:	ffffcfff 	.word	0xffffcfff
 800570c:	ffff3fff 	.word	0xffff3fff
 8005710:	ffbfffff 	.word	0xffbfffff
 8005714:	feffffff 	.word	0xfeffffff

08005718 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b084      	sub	sp, #16
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d101      	bne.n	800572a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	e0a8      	b.n	800587c <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800572e:	2b00      	cmp	r3, #0
 8005730:	d109      	bne.n	8005746 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	685a      	ldr	r2, [r3, #4]
 8005736:	2382      	movs	r3, #130	@ 0x82
 8005738:	005b      	lsls	r3, r3, #1
 800573a:	429a      	cmp	r2, r3
 800573c:	d009      	beq.n	8005752 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2200      	movs	r2, #0
 8005742:	61da      	str	r2, [r3, #28]
 8005744:	e005      	b.n	8005752 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2200      	movs	r2, #0
 800574a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2200      	movs	r2, #0
 8005750:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2200      	movs	r2, #0
 8005756:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	225d      	movs	r2, #93	@ 0x5d
 800575c:	5c9b      	ldrb	r3, [r3, r2]
 800575e:	b2db      	uxtb	r3, r3
 8005760:	2b00      	cmp	r3, #0
 8005762:	d107      	bne.n	8005774 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	225c      	movs	r2, #92	@ 0x5c
 8005768:	2100      	movs	r1, #0
 800576a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	0018      	movs	r0, r3
 8005770:	f7fb fe78 	bl	8001464 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	225d      	movs	r2, #93	@ 0x5d
 8005778:	2102      	movs	r1, #2
 800577a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	681a      	ldr	r2, [r3, #0]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	2140      	movs	r1, #64	@ 0x40
 8005788:	438a      	bics	r2, r1
 800578a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	68da      	ldr	r2, [r3, #12]
 8005790:	23e0      	movs	r3, #224	@ 0xe0
 8005792:	00db      	lsls	r3, r3, #3
 8005794:	429a      	cmp	r2, r3
 8005796:	d902      	bls.n	800579e <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005798:	2300      	movs	r3, #0
 800579a:	60fb      	str	r3, [r7, #12]
 800579c:	e002      	b.n	80057a4 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800579e:	2380      	movs	r3, #128	@ 0x80
 80057a0:	015b      	lsls	r3, r3, #5
 80057a2:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	68da      	ldr	r2, [r3, #12]
 80057a8:	23f0      	movs	r3, #240	@ 0xf0
 80057aa:	011b      	lsls	r3, r3, #4
 80057ac:	429a      	cmp	r2, r3
 80057ae:	d008      	beq.n	80057c2 <HAL_SPI_Init+0xaa>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	68da      	ldr	r2, [r3, #12]
 80057b4:	23e0      	movs	r3, #224	@ 0xe0
 80057b6:	00db      	lsls	r3, r3, #3
 80057b8:	429a      	cmp	r2, r3
 80057ba:	d002      	beq.n	80057c2 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2200      	movs	r2, #0
 80057c0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	685a      	ldr	r2, [r3, #4]
 80057c6:	2382      	movs	r3, #130	@ 0x82
 80057c8:	005b      	lsls	r3, r3, #1
 80057ca:	401a      	ands	r2, r3
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6899      	ldr	r1, [r3, #8]
 80057d0:	2384      	movs	r3, #132	@ 0x84
 80057d2:	021b      	lsls	r3, r3, #8
 80057d4:	400b      	ands	r3, r1
 80057d6:	431a      	orrs	r2, r3
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	691b      	ldr	r3, [r3, #16]
 80057dc:	2102      	movs	r1, #2
 80057de:	400b      	ands	r3, r1
 80057e0:	431a      	orrs	r2, r3
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	695b      	ldr	r3, [r3, #20]
 80057e6:	2101      	movs	r1, #1
 80057e8:	400b      	ands	r3, r1
 80057ea:	431a      	orrs	r2, r3
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6999      	ldr	r1, [r3, #24]
 80057f0:	2380      	movs	r3, #128	@ 0x80
 80057f2:	009b      	lsls	r3, r3, #2
 80057f4:	400b      	ands	r3, r1
 80057f6:	431a      	orrs	r2, r3
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	69db      	ldr	r3, [r3, #28]
 80057fc:	2138      	movs	r1, #56	@ 0x38
 80057fe:	400b      	ands	r3, r1
 8005800:	431a      	orrs	r2, r3
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6a1b      	ldr	r3, [r3, #32]
 8005806:	2180      	movs	r1, #128	@ 0x80
 8005808:	400b      	ands	r3, r1
 800580a:	431a      	orrs	r2, r3
 800580c:	0011      	movs	r1, r2
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005812:	2380      	movs	r3, #128	@ 0x80
 8005814:	019b      	lsls	r3, r3, #6
 8005816:	401a      	ands	r2, r3
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	430a      	orrs	r2, r1
 800581e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	699b      	ldr	r3, [r3, #24]
 8005824:	0c1b      	lsrs	r3, r3, #16
 8005826:	2204      	movs	r2, #4
 8005828:	401a      	ands	r2, r3
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800582e:	2110      	movs	r1, #16
 8005830:	400b      	ands	r3, r1
 8005832:	431a      	orrs	r2, r3
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005838:	2108      	movs	r1, #8
 800583a:	400b      	ands	r3, r1
 800583c:	431a      	orrs	r2, r3
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	68d9      	ldr	r1, [r3, #12]
 8005842:	23f0      	movs	r3, #240	@ 0xf0
 8005844:	011b      	lsls	r3, r3, #4
 8005846:	400b      	ands	r3, r1
 8005848:	431a      	orrs	r2, r3
 800584a:	0011      	movs	r1, r2
 800584c:	68fa      	ldr	r2, [r7, #12]
 800584e:	2380      	movs	r3, #128	@ 0x80
 8005850:	015b      	lsls	r3, r3, #5
 8005852:	401a      	ands	r2, r3
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	430a      	orrs	r2, r1
 800585a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	69da      	ldr	r2, [r3, #28]
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	4907      	ldr	r1, [pc, #28]	@ (8005884 <HAL_SPI_Init+0x16c>)
 8005868:	400a      	ands	r2, r1
 800586a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2200      	movs	r2, #0
 8005870:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	225d      	movs	r2, #93	@ 0x5d
 8005876:	2101      	movs	r1, #1
 8005878:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800587a:	2300      	movs	r3, #0
}
 800587c:	0018      	movs	r0, r3
 800587e:	46bd      	mov	sp, r7
 8005880:	b004      	add	sp, #16
 8005882:	bd80      	pop	{r7, pc}
 8005884:	fffff7ff 	.word	0xfffff7ff

08005888 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b082      	sub	sp, #8
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d101      	bne.n	800589a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005896:	2301      	movs	r3, #1
 8005898:	e04a      	b.n	8005930 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	223d      	movs	r2, #61	@ 0x3d
 800589e:	5c9b      	ldrb	r3, [r3, r2]
 80058a0:	b2db      	uxtb	r3, r3
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d107      	bne.n	80058b6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	223c      	movs	r2, #60	@ 0x3c
 80058aa:	2100      	movs	r1, #0
 80058ac:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	0018      	movs	r0, r3
 80058b2:	f7fb fe51 	bl	8001558 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	223d      	movs	r2, #61	@ 0x3d
 80058ba:	2102      	movs	r1, #2
 80058bc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681a      	ldr	r2, [r3, #0]
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	3304      	adds	r3, #4
 80058c6:	0019      	movs	r1, r3
 80058c8:	0010      	movs	r0, r2
 80058ca:	f000 fbe7 	bl	800609c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2248      	movs	r2, #72	@ 0x48
 80058d2:	2101      	movs	r1, #1
 80058d4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	223e      	movs	r2, #62	@ 0x3e
 80058da:	2101      	movs	r1, #1
 80058dc:	5499      	strb	r1, [r3, r2]
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	223f      	movs	r2, #63	@ 0x3f
 80058e2:	2101      	movs	r1, #1
 80058e4:	5499      	strb	r1, [r3, r2]
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2240      	movs	r2, #64	@ 0x40
 80058ea:	2101      	movs	r1, #1
 80058ec:	5499      	strb	r1, [r3, r2]
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2241      	movs	r2, #65	@ 0x41
 80058f2:	2101      	movs	r1, #1
 80058f4:	5499      	strb	r1, [r3, r2]
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	2242      	movs	r2, #66	@ 0x42
 80058fa:	2101      	movs	r1, #1
 80058fc:	5499      	strb	r1, [r3, r2]
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2243      	movs	r2, #67	@ 0x43
 8005902:	2101      	movs	r1, #1
 8005904:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2244      	movs	r2, #68	@ 0x44
 800590a:	2101      	movs	r1, #1
 800590c:	5499      	strb	r1, [r3, r2]
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2245      	movs	r2, #69	@ 0x45
 8005912:	2101      	movs	r1, #1
 8005914:	5499      	strb	r1, [r3, r2]
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2246      	movs	r2, #70	@ 0x46
 800591a:	2101      	movs	r1, #1
 800591c:	5499      	strb	r1, [r3, r2]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2247      	movs	r2, #71	@ 0x47
 8005922:	2101      	movs	r1, #1
 8005924:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	223d      	movs	r2, #61	@ 0x3d
 800592a:	2101      	movs	r1, #1
 800592c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800592e:	2300      	movs	r3, #0
}
 8005930:	0018      	movs	r0, r3
 8005932:	46bd      	mov	sp, r7
 8005934:	b002      	add	sp, #8
 8005936:	bd80      	pop	{r7, pc}

08005938 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b082      	sub	sp, #8
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d101      	bne.n	800594a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005946:	2301      	movs	r3, #1
 8005948:	e04a      	b.n	80059e0 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	223d      	movs	r2, #61	@ 0x3d
 800594e:	5c9b      	ldrb	r3, [r3, r2]
 8005950:	b2db      	uxtb	r3, r3
 8005952:	2b00      	cmp	r3, #0
 8005954:	d107      	bne.n	8005966 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	223c      	movs	r2, #60	@ 0x3c
 800595a:	2100      	movs	r1, #0
 800595c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	0018      	movs	r0, r3
 8005962:	f000 f841 	bl	80059e8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	223d      	movs	r2, #61	@ 0x3d
 800596a:	2102      	movs	r1, #2
 800596c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681a      	ldr	r2, [r3, #0]
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	3304      	adds	r3, #4
 8005976:	0019      	movs	r1, r3
 8005978:	0010      	movs	r0, r2
 800597a:	f000 fb8f 	bl	800609c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2248      	movs	r2, #72	@ 0x48
 8005982:	2101      	movs	r1, #1
 8005984:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	223e      	movs	r2, #62	@ 0x3e
 800598a:	2101      	movs	r1, #1
 800598c:	5499      	strb	r1, [r3, r2]
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	223f      	movs	r2, #63	@ 0x3f
 8005992:	2101      	movs	r1, #1
 8005994:	5499      	strb	r1, [r3, r2]
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2240      	movs	r2, #64	@ 0x40
 800599a:	2101      	movs	r1, #1
 800599c:	5499      	strb	r1, [r3, r2]
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2241      	movs	r2, #65	@ 0x41
 80059a2:	2101      	movs	r1, #1
 80059a4:	5499      	strb	r1, [r3, r2]
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	2242      	movs	r2, #66	@ 0x42
 80059aa:	2101      	movs	r1, #1
 80059ac:	5499      	strb	r1, [r3, r2]
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2243      	movs	r2, #67	@ 0x43
 80059b2:	2101      	movs	r1, #1
 80059b4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2244      	movs	r2, #68	@ 0x44
 80059ba:	2101      	movs	r1, #1
 80059bc:	5499      	strb	r1, [r3, r2]
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2245      	movs	r2, #69	@ 0x45
 80059c2:	2101      	movs	r1, #1
 80059c4:	5499      	strb	r1, [r3, r2]
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2246      	movs	r2, #70	@ 0x46
 80059ca:	2101      	movs	r1, #1
 80059cc:	5499      	strb	r1, [r3, r2]
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2247      	movs	r2, #71	@ 0x47
 80059d2:	2101      	movs	r1, #1
 80059d4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	223d      	movs	r2, #61	@ 0x3d
 80059da:	2101      	movs	r1, #1
 80059dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80059de:	2300      	movs	r3, #0
}
 80059e0:	0018      	movs	r0, r3
 80059e2:	46bd      	mov	sp, r7
 80059e4:	b002      	add	sp, #8
 80059e6:	bd80      	pop	{r7, pc}

080059e8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80059e8:	b580      	push	{r7, lr}
 80059ea:	b082      	sub	sp, #8
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80059f0:	46c0      	nop			@ (mov r8, r8)
 80059f2:	46bd      	mov	sp, r7
 80059f4:	b002      	add	sp, #8
 80059f6:	bd80      	pop	{r7, pc}

080059f8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b084      	sub	sp, #16
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
 8005a00:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d108      	bne.n	8005a1a <HAL_TIM_PWM_Start+0x22>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	223e      	movs	r2, #62	@ 0x3e
 8005a0c:	5c9b      	ldrb	r3, [r3, r2]
 8005a0e:	b2db      	uxtb	r3, r3
 8005a10:	3b01      	subs	r3, #1
 8005a12:	1e5a      	subs	r2, r3, #1
 8005a14:	4193      	sbcs	r3, r2
 8005a16:	b2db      	uxtb	r3, r3
 8005a18:	e037      	b.n	8005a8a <HAL_TIM_PWM_Start+0x92>
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	2b04      	cmp	r3, #4
 8005a1e:	d108      	bne.n	8005a32 <HAL_TIM_PWM_Start+0x3a>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	223f      	movs	r2, #63	@ 0x3f
 8005a24:	5c9b      	ldrb	r3, [r3, r2]
 8005a26:	b2db      	uxtb	r3, r3
 8005a28:	3b01      	subs	r3, #1
 8005a2a:	1e5a      	subs	r2, r3, #1
 8005a2c:	4193      	sbcs	r3, r2
 8005a2e:	b2db      	uxtb	r3, r3
 8005a30:	e02b      	b.n	8005a8a <HAL_TIM_PWM_Start+0x92>
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	2b08      	cmp	r3, #8
 8005a36:	d108      	bne.n	8005a4a <HAL_TIM_PWM_Start+0x52>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2240      	movs	r2, #64	@ 0x40
 8005a3c:	5c9b      	ldrb	r3, [r3, r2]
 8005a3e:	b2db      	uxtb	r3, r3
 8005a40:	3b01      	subs	r3, #1
 8005a42:	1e5a      	subs	r2, r3, #1
 8005a44:	4193      	sbcs	r3, r2
 8005a46:	b2db      	uxtb	r3, r3
 8005a48:	e01f      	b.n	8005a8a <HAL_TIM_PWM_Start+0x92>
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	2b0c      	cmp	r3, #12
 8005a4e:	d108      	bne.n	8005a62 <HAL_TIM_PWM_Start+0x6a>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2241      	movs	r2, #65	@ 0x41
 8005a54:	5c9b      	ldrb	r3, [r3, r2]
 8005a56:	b2db      	uxtb	r3, r3
 8005a58:	3b01      	subs	r3, #1
 8005a5a:	1e5a      	subs	r2, r3, #1
 8005a5c:	4193      	sbcs	r3, r2
 8005a5e:	b2db      	uxtb	r3, r3
 8005a60:	e013      	b.n	8005a8a <HAL_TIM_PWM_Start+0x92>
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	2b10      	cmp	r3, #16
 8005a66:	d108      	bne.n	8005a7a <HAL_TIM_PWM_Start+0x82>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2242      	movs	r2, #66	@ 0x42
 8005a6c:	5c9b      	ldrb	r3, [r3, r2]
 8005a6e:	b2db      	uxtb	r3, r3
 8005a70:	3b01      	subs	r3, #1
 8005a72:	1e5a      	subs	r2, r3, #1
 8005a74:	4193      	sbcs	r3, r2
 8005a76:	b2db      	uxtb	r3, r3
 8005a78:	e007      	b.n	8005a8a <HAL_TIM_PWM_Start+0x92>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2243      	movs	r2, #67	@ 0x43
 8005a7e:	5c9b      	ldrb	r3, [r3, r2]
 8005a80:	b2db      	uxtb	r3, r3
 8005a82:	3b01      	subs	r3, #1
 8005a84:	1e5a      	subs	r2, r3, #1
 8005a86:	4193      	sbcs	r3, r2
 8005a88:	b2db      	uxtb	r3, r3
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d001      	beq.n	8005a92 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8005a8e:	2301      	movs	r3, #1
 8005a90:	e090      	b.n	8005bb4 <HAL_TIM_PWM_Start+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d104      	bne.n	8005aa2 <HAL_TIM_PWM_Start+0xaa>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	223e      	movs	r2, #62	@ 0x3e
 8005a9c:	2102      	movs	r1, #2
 8005a9e:	5499      	strb	r1, [r3, r2]
 8005aa0:	e023      	b.n	8005aea <HAL_TIM_PWM_Start+0xf2>
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	2b04      	cmp	r3, #4
 8005aa6:	d104      	bne.n	8005ab2 <HAL_TIM_PWM_Start+0xba>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	223f      	movs	r2, #63	@ 0x3f
 8005aac:	2102      	movs	r1, #2
 8005aae:	5499      	strb	r1, [r3, r2]
 8005ab0:	e01b      	b.n	8005aea <HAL_TIM_PWM_Start+0xf2>
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	2b08      	cmp	r3, #8
 8005ab6:	d104      	bne.n	8005ac2 <HAL_TIM_PWM_Start+0xca>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2240      	movs	r2, #64	@ 0x40
 8005abc:	2102      	movs	r1, #2
 8005abe:	5499      	strb	r1, [r3, r2]
 8005ac0:	e013      	b.n	8005aea <HAL_TIM_PWM_Start+0xf2>
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	2b0c      	cmp	r3, #12
 8005ac6:	d104      	bne.n	8005ad2 <HAL_TIM_PWM_Start+0xda>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2241      	movs	r2, #65	@ 0x41
 8005acc:	2102      	movs	r1, #2
 8005ace:	5499      	strb	r1, [r3, r2]
 8005ad0:	e00b      	b.n	8005aea <HAL_TIM_PWM_Start+0xf2>
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	2b10      	cmp	r3, #16
 8005ad6:	d104      	bne.n	8005ae2 <HAL_TIM_PWM_Start+0xea>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2242      	movs	r2, #66	@ 0x42
 8005adc:	2102      	movs	r1, #2
 8005ade:	5499      	strb	r1, [r3, r2]
 8005ae0:	e003      	b.n	8005aea <HAL_TIM_PWM_Start+0xf2>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2243      	movs	r2, #67	@ 0x43
 8005ae6:	2102      	movs	r1, #2
 8005ae8:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	6839      	ldr	r1, [r7, #0]
 8005af0:	2201      	movs	r2, #1
 8005af2:	0018      	movs	r0, r3
 8005af4:	f000 feca 	bl	800688c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	4a2f      	ldr	r2, [pc, #188]	@ (8005bbc <HAL_TIM_PWM_Start+0x1c4>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d00e      	beq.n	8005b20 <HAL_TIM_PWM_Start+0x128>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	4a2e      	ldr	r2, [pc, #184]	@ (8005bc0 <HAL_TIM_PWM_Start+0x1c8>)
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d009      	beq.n	8005b20 <HAL_TIM_PWM_Start+0x128>
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	4a2c      	ldr	r2, [pc, #176]	@ (8005bc4 <HAL_TIM_PWM_Start+0x1cc>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d004      	beq.n	8005b20 <HAL_TIM_PWM_Start+0x128>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4a2b      	ldr	r2, [pc, #172]	@ (8005bc8 <HAL_TIM_PWM_Start+0x1d0>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d101      	bne.n	8005b24 <HAL_TIM_PWM_Start+0x12c>
 8005b20:	2301      	movs	r3, #1
 8005b22:	e000      	b.n	8005b26 <HAL_TIM_PWM_Start+0x12e>
 8005b24:	2300      	movs	r3, #0
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d008      	beq.n	8005b3c <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	2180      	movs	r1, #128	@ 0x80
 8005b36:	0209      	lsls	r1, r1, #8
 8005b38:	430a      	orrs	r2, r1
 8005b3a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	4a1e      	ldr	r2, [pc, #120]	@ (8005bbc <HAL_TIM_PWM_Start+0x1c4>)
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d014      	beq.n	8005b70 <HAL_TIM_PWM_Start+0x178>
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681a      	ldr	r2, [r3, #0]
 8005b4a:	2380      	movs	r3, #128	@ 0x80
 8005b4c:	05db      	lsls	r3, r3, #23
 8005b4e:	429a      	cmp	r2, r3
 8005b50:	d00e      	beq.n	8005b70 <HAL_TIM_PWM_Start+0x178>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4a1d      	ldr	r2, [pc, #116]	@ (8005bcc <HAL_TIM_PWM_Start+0x1d4>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d009      	beq.n	8005b70 <HAL_TIM_PWM_Start+0x178>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a1b      	ldr	r2, [pc, #108]	@ (8005bd0 <HAL_TIM_PWM_Start+0x1d8>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d004      	beq.n	8005b70 <HAL_TIM_PWM_Start+0x178>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4a15      	ldr	r2, [pc, #84]	@ (8005bc0 <HAL_TIM_PWM_Start+0x1c8>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d116      	bne.n	8005b9e <HAL_TIM_PWM_Start+0x1a6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	689b      	ldr	r3, [r3, #8]
 8005b76:	4a17      	ldr	r2, [pc, #92]	@ (8005bd4 <HAL_TIM_PWM_Start+0x1dc>)
 8005b78:	4013      	ands	r3, r2
 8005b7a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	2b06      	cmp	r3, #6
 8005b80:	d016      	beq.n	8005bb0 <HAL_TIM_PWM_Start+0x1b8>
 8005b82:	68fa      	ldr	r2, [r7, #12]
 8005b84:	2380      	movs	r3, #128	@ 0x80
 8005b86:	025b      	lsls	r3, r3, #9
 8005b88:	429a      	cmp	r2, r3
 8005b8a:	d011      	beq.n	8005bb0 <HAL_TIM_PWM_Start+0x1b8>
    {
      __HAL_TIM_ENABLE(htim);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	681a      	ldr	r2, [r3, #0]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	2101      	movs	r1, #1
 8005b98:	430a      	orrs	r2, r1
 8005b9a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b9c:	e008      	b.n	8005bb0 <HAL_TIM_PWM_Start+0x1b8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	681a      	ldr	r2, [r3, #0]
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	2101      	movs	r1, #1
 8005baa:	430a      	orrs	r2, r1
 8005bac:	601a      	str	r2, [r3, #0]
 8005bae:	e000      	b.n	8005bb2 <HAL_TIM_PWM_Start+0x1ba>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005bb0:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8005bb2:	2300      	movs	r3, #0
}
 8005bb4:	0018      	movs	r0, r3
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	b004      	add	sp, #16
 8005bba:	bd80      	pop	{r7, pc}
 8005bbc:	40012c00 	.word	0x40012c00
 8005bc0:	40014000 	.word	0x40014000
 8005bc4:	40014400 	.word	0x40014400
 8005bc8:	40014800 	.word	0x40014800
 8005bcc:	40000400 	.word	0x40000400
 8005bd0:	40000800 	.word	0x40000800
 8005bd4:	00010007 	.word	0x00010007

08005bd8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b082      	sub	sp, #8
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
 8005be0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	6839      	ldr	r1, [r7, #0]
 8005be8:	2200      	movs	r2, #0
 8005bea:	0018      	movs	r0, r3
 8005bec:	f000 fe4e 	bl	800688c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4a37      	ldr	r2, [pc, #220]	@ (8005cd4 <HAL_TIM_PWM_Stop+0xfc>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d00e      	beq.n	8005c18 <HAL_TIM_PWM_Stop+0x40>
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	4a36      	ldr	r2, [pc, #216]	@ (8005cd8 <HAL_TIM_PWM_Stop+0x100>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d009      	beq.n	8005c18 <HAL_TIM_PWM_Stop+0x40>
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	4a34      	ldr	r2, [pc, #208]	@ (8005cdc <HAL_TIM_PWM_Stop+0x104>)
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d004      	beq.n	8005c18 <HAL_TIM_PWM_Stop+0x40>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	4a33      	ldr	r2, [pc, #204]	@ (8005ce0 <HAL_TIM_PWM_Stop+0x108>)
 8005c14:	4293      	cmp	r3, r2
 8005c16:	d101      	bne.n	8005c1c <HAL_TIM_PWM_Stop+0x44>
 8005c18:	2301      	movs	r3, #1
 8005c1a:	e000      	b.n	8005c1e <HAL_TIM_PWM_Stop+0x46>
 8005c1c:	2300      	movs	r3, #0
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d013      	beq.n	8005c4a <HAL_TIM_PWM_Stop+0x72>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	6a1b      	ldr	r3, [r3, #32]
 8005c28:	4a2e      	ldr	r2, [pc, #184]	@ (8005ce4 <HAL_TIM_PWM_Stop+0x10c>)
 8005c2a:	4013      	ands	r3, r2
 8005c2c:	d10d      	bne.n	8005c4a <HAL_TIM_PWM_Stop+0x72>
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	6a1b      	ldr	r3, [r3, #32]
 8005c34:	4a2c      	ldr	r2, [pc, #176]	@ (8005ce8 <HAL_TIM_PWM_Stop+0x110>)
 8005c36:	4013      	ands	r3, r2
 8005c38:	d107      	bne.n	8005c4a <HAL_TIM_PWM_Stop+0x72>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	4929      	ldr	r1, [pc, #164]	@ (8005cec <HAL_TIM_PWM_Stop+0x114>)
 8005c46:	400a      	ands	r2, r1
 8005c48:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	6a1b      	ldr	r3, [r3, #32]
 8005c50:	4a24      	ldr	r2, [pc, #144]	@ (8005ce4 <HAL_TIM_PWM_Stop+0x10c>)
 8005c52:	4013      	ands	r3, r2
 8005c54:	d10d      	bne.n	8005c72 <HAL_TIM_PWM_Stop+0x9a>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	6a1b      	ldr	r3, [r3, #32]
 8005c5c:	4a22      	ldr	r2, [pc, #136]	@ (8005ce8 <HAL_TIM_PWM_Stop+0x110>)
 8005c5e:	4013      	ands	r3, r2
 8005c60:	d107      	bne.n	8005c72 <HAL_TIM_PWM_Stop+0x9a>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	681a      	ldr	r2, [r3, #0]
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	2101      	movs	r1, #1
 8005c6e:	438a      	bics	r2, r1
 8005c70:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d104      	bne.n	8005c82 <HAL_TIM_PWM_Stop+0xaa>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	223e      	movs	r2, #62	@ 0x3e
 8005c7c:	2101      	movs	r1, #1
 8005c7e:	5499      	strb	r1, [r3, r2]
 8005c80:	e023      	b.n	8005cca <HAL_TIM_PWM_Stop+0xf2>
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	2b04      	cmp	r3, #4
 8005c86:	d104      	bne.n	8005c92 <HAL_TIM_PWM_Stop+0xba>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	223f      	movs	r2, #63	@ 0x3f
 8005c8c:	2101      	movs	r1, #1
 8005c8e:	5499      	strb	r1, [r3, r2]
 8005c90:	e01b      	b.n	8005cca <HAL_TIM_PWM_Stop+0xf2>
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	2b08      	cmp	r3, #8
 8005c96:	d104      	bne.n	8005ca2 <HAL_TIM_PWM_Stop+0xca>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2240      	movs	r2, #64	@ 0x40
 8005c9c:	2101      	movs	r1, #1
 8005c9e:	5499      	strb	r1, [r3, r2]
 8005ca0:	e013      	b.n	8005cca <HAL_TIM_PWM_Stop+0xf2>
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	2b0c      	cmp	r3, #12
 8005ca6:	d104      	bne.n	8005cb2 <HAL_TIM_PWM_Stop+0xda>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2241      	movs	r2, #65	@ 0x41
 8005cac:	2101      	movs	r1, #1
 8005cae:	5499      	strb	r1, [r3, r2]
 8005cb0:	e00b      	b.n	8005cca <HAL_TIM_PWM_Stop+0xf2>
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	2b10      	cmp	r3, #16
 8005cb6:	d104      	bne.n	8005cc2 <HAL_TIM_PWM_Stop+0xea>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2242      	movs	r2, #66	@ 0x42
 8005cbc:	2101      	movs	r1, #1
 8005cbe:	5499      	strb	r1, [r3, r2]
 8005cc0:	e003      	b.n	8005cca <HAL_TIM_PWM_Stop+0xf2>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2243      	movs	r2, #67	@ 0x43
 8005cc6:	2101      	movs	r1, #1
 8005cc8:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8005cca:	2300      	movs	r3, #0
}
 8005ccc:	0018      	movs	r0, r3
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	b002      	add	sp, #8
 8005cd2:	bd80      	pop	{r7, pc}
 8005cd4:	40012c00 	.word	0x40012c00
 8005cd8:	40014000 	.word	0x40014000
 8005cdc:	40014400 	.word	0x40014400
 8005ce0:	40014800 	.word	0x40014800
 8005ce4:	00001111 	.word	0x00001111
 8005ce8:	00000444 	.word	0x00000444
 8005cec:	ffff7fff 	.word	0xffff7fff

08005cf0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b086      	sub	sp, #24
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	60f8      	str	r0, [r7, #12]
 8005cf8:	60b9      	str	r1, [r7, #8]
 8005cfa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005cfc:	2317      	movs	r3, #23
 8005cfe:	18fb      	adds	r3, r7, r3
 8005d00:	2200      	movs	r2, #0
 8005d02:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	223c      	movs	r2, #60	@ 0x3c
 8005d08:	5c9b      	ldrb	r3, [r3, r2]
 8005d0a:	2b01      	cmp	r3, #1
 8005d0c:	d101      	bne.n	8005d12 <HAL_TIM_PWM_ConfigChannel+0x22>
 8005d0e:	2302      	movs	r3, #2
 8005d10:	e0e5      	b.n	8005ede <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	223c      	movs	r2, #60	@ 0x3c
 8005d16:	2101      	movs	r1, #1
 8005d18:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2b14      	cmp	r3, #20
 8005d1e:	d900      	bls.n	8005d22 <HAL_TIM_PWM_ConfigChannel+0x32>
 8005d20:	e0d1      	b.n	8005ec6 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	009a      	lsls	r2, r3, #2
 8005d26:	4b70      	ldr	r3, [pc, #448]	@ (8005ee8 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8005d28:	18d3      	adds	r3, r2, r3
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	68ba      	ldr	r2, [r7, #8]
 8005d34:	0011      	movs	r1, r2
 8005d36:	0018      	movs	r0, r3
 8005d38:	f000 fa48 	bl	80061cc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	699a      	ldr	r2, [r3, #24]
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	2108      	movs	r1, #8
 8005d48:	430a      	orrs	r2, r1
 8005d4a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	699a      	ldr	r2, [r3, #24]
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	2104      	movs	r1, #4
 8005d58:	438a      	bics	r2, r1
 8005d5a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	6999      	ldr	r1, [r3, #24]
 8005d62:	68bb      	ldr	r3, [r7, #8]
 8005d64:	691a      	ldr	r2, [r3, #16]
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	430a      	orrs	r2, r1
 8005d6c:	619a      	str	r2, [r3, #24]
      break;
 8005d6e:	e0af      	b.n	8005ed0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	68ba      	ldr	r2, [r7, #8]
 8005d76:	0011      	movs	r1, r2
 8005d78:	0018      	movs	r0, r3
 8005d7a:	f000 fab1 	bl	80062e0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	699a      	ldr	r2, [r3, #24]
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	2180      	movs	r1, #128	@ 0x80
 8005d8a:	0109      	lsls	r1, r1, #4
 8005d8c:	430a      	orrs	r2, r1
 8005d8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	699a      	ldr	r2, [r3, #24]
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	4954      	ldr	r1, [pc, #336]	@ (8005eec <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005d9c:	400a      	ands	r2, r1
 8005d9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	6999      	ldr	r1, [r3, #24]
 8005da6:	68bb      	ldr	r3, [r7, #8]
 8005da8:	691b      	ldr	r3, [r3, #16]
 8005daa:	021a      	lsls	r2, r3, #8
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	430a      	orrs	r2, r1
 8005db2:	619a      	str	r2, [r3, #24]
      break;
 8005db4:	e08c      	b.n	8005ed0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	68ba      	ldr	r2, [r7, #8]
 8005dbc:	0011      	movs	r1, r2
 8005dbe:	0018      	movs	r0, r3
 8005dc0:	f000 fb12 	bl	80063e8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	69da      	ldr	r2, [r3, #28]
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	2108      	movs	r1, #8
 8005dd0:	430a      	orrs	r2, r1
 8005dd2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	69da      	ldr	r2, [r3, #28]
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	2104      	movs	r1, #4
 8005de0:	438a      	bics	r2, r1
 8005de2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	69d9      	ldr	r1, [r3, #28]
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	691a      	ldr	r2, [r3, #16]
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	430a      	orrs	r2, r1
 8005df4:	61da      	str	r2, [r3, #28]
      break;
 8005df6:	e06b      	b.n	8005ed0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	68ba      	ldr	r2, [r7, #8]
 8005dfe:	0011      	movs	r1, r2
 8005e00:	0018      	movs	r0, r3
 8005e02:	f000 fb79 	bl	80064f8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	69da      	ldr	r2, [r3, #28]
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	2180      	movs	r1, #128	@ 0x80
 8005e12:	0109      	lsls	r1, r1, #4
 8005e14:	430a      	orrs	r2, r1
 8005e16:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	69da      	ldr	r2, [r3, #28]
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	4932      	ldr	r1, [pc, #200]	@ (8005eec <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005e24:	400a      	ands	r2, r1
 8005e26:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	69d9      	ldr	r1, [r3, #28]
 8005e2e:	68bb      	ldr	r3, [r7, #8]
 8005e30:	691b      	ldr	r3, [r3, #16]
 8005e32:	021a      	lsls	r2, r3, #8
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	430a      	orrs	r2, r1
 8005e3a:	61da      	str	r2, [r3, #28]
      break;
 8005e3c:	e048      	b.n	8005ed0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	68ba      	ldr	r2, [r7, #8]
 8005e44:	0011      	movs	r1, r2
 8005e46:	0018      	movs	r0, r3
 8005e48:	f000 fbc0 	bl	80065cc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	2108      	movs	r1, #8
 8005e58:	430a      	orrs	r2, r1
 8005e5a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	2104      	movs	r1, #4
 8005e68:	438a      	bics	r2, r1
 8005e6a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	691a      	ldr	r2, [r3, #16]
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	430a      	orrs	r2, r1
 8005e7c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005e7e:	e027      	b.n	8005ed0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	68ba      	ldr	r2, [r7, #8]
 8005e86:	0011      	movs	r1, r2
 8005e88:	0018      	movs	r0, r3
 8005e8a:	f000 fbff 	bl	800668c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	2180      	movs	r1, #128	@ 0x80
 8005e9a:	0109      	lsls	r1, r1, #4
 8005e9c:	430a      	orrs	r2, r1
 8005e9e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4910      	ldr	r1, [pc, #64]	@ (8005eec <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005eac:	400a      	ands	r2, r1
 8005eae:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005eb6:	68bb      	ldr	r3, [r7, #8]
 8005eb8:	691b      	ldr	r3, [r3, #16]
 8005eba:	021a      	lsls	r2, r3, #8
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	430a      	orrs	r2, r1
 8005ec2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005ec4:	e004      	b.n	8005ed0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8005ec6:	2317      	movs	r3, #23
 8005ec8:	18fb      	adds	r3, r7, r3
 8005eca:	2201      	movs	r2, #1
 8005ecc:	701a      	strb	r2, [r3, #0]
      break;
 8005ece:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	223c      	movs	r2, #60	@ 0x3c
 8005ed4:	2100      	movs	r1, #0
 8005ed6:	5499      	strb	r1, [r3, r2]

  return status;
 8005ed8:	2317      	movs	r3, #23
 8005eda:	18fb      	adds	r3, r7, r3
 8005edc:	781b      	ldrb	r3, [r3, #0]
}
 8005ede:	0018      	movs	r0, r3
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	b006      	add	sp, #24
 8005ee4:	bd80      	pop	{r7, pc}
 8005ee6:	46c0      	nop			@ (mov r8, r8)
 8005ee8:	0800e0fc 	.word	0x0800e0fc
 8005eec:	fffffbff 	.word	0xfffffbff

08005ef0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b084      	sub	sp, #16
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
 8005ef8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005efa:	230f      	movs	r3, #15
 8005efc:	18fb      	adds	r3, r7, r3
 8005efe:	2200      	movs	r2, #0
 8005f00:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	223c      	movs	r2, #60	@ 0x3c
 8005f06:	5c9b      	ldrb	r3, [r3, r2]
 8005f08:	2b01      	cmp	r3, #1
 8005f0a:	d101      	bne.n	8005f10 <HAL_TIM_ConfigClockSource+0x20>
 8005f0c:	2302      	movs	r3, #2
 8005f0e:	e0bc      	b.n	800608a <HAL_TIM_ConfigClockSource+0x19a>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	223c      	movs	r2, #60	@ 0x3c
 8005f14:	2101      	movs	r1, #1
 8005f16:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	223d      	movs	r2, #61	@ 0x3d
 8005f1c:	2102      	movs	r1, #2
 8005f1e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	689b      	ldr	r3, [r3, #8]
 8005f26:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005f28:	68bb      	ldr	r3, [r7, #8]
 8005f2a:	4a5a      	ldr	r2, [pc, #360]	@ (8006094 <HAL_TIM_ConfigClockSource+0x1a4>)
 8005f2c:	4013      	ands	r3, r2
 8005f2e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f30:	68bb      	ldr	r3, [r7, #8]
 8005f32:	4a59      	ldr	r2, [pc, #356]	@ (8006098 <HAL_TIM_ConfigClockSource+0x1a8>)
 8005f34:	4013      	ands	r3, r2
 8005f36:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	68ba      	ldr	r2, [r7, #8]
 8005f3e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	2280      	movs	r2, #128	@ 0x80
 8005f46:	0192      	lsls	r2, r2, #6
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d040      	beq.n	8005fce <HAL_TIM_ConfigClockSource+0xde>
 8005f4c:	2280      	movs	r2, #128	@ 0x80
 8005f4e:	0192      	lsls	r2, r2, #6
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d900      	bls.n	8005f56 <HAL_TIM_ConfigClockSource+0x66>
 8005f54:	e088      	b.n	8006068 <HAL_TIM_ConfigClockSource+0x178>
 8005f56:	2280      	movs	r2, #128	@ 0x80
 8005f58:	0152      	lsls	r2, r2, #5
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	d100      	bne.n	8005f60 <HAL_TIM_ConfigClockSource+0x70>
 8005f5e:	e088      	b.n	8006072 <HAL_TIM_ConfigClockSource+0x182>
 8005f60:	2280      	movs	r2, #128	@ 0x80
 8005f62:	0152      	lsls	r2, r2, #5
 8005f64:	4293      	cmp	r3, r2
 8005f66:	d900      	bls.n	8005f6a <HAL_TIM_ConfigClockSource+0x7a>
 8005f68:	e07e      	b.n	8006068 <HAL_TIM_ConfigClockSource+0x178>
 8005f6a:	2b70      	cmp	r3, #112	@ 0x70
 8005f6c:	d018      	beq.n	8005fa0 <HAL_TIM_ConfigClockSource+0xb0>
 8005f6e:	d900      	bls.n	8005f72 <HAL_TIM_ConfigClockSource+0x82>
 8005f70:	e07a      	b.n	8006068 <HAL_TIM_ConfigClockSource+0x178>
 8005f72:	2b60      	cmp	r3, #96	@ 0x60
 8005f74:	d04f      	beq.n	8006016 <HAL_TIM_ConfigClockSource+0x126>
 8005f76:	d900      	bls.n	8005f7a <HAL_TIM_ConfigClockSource+0x8a>
 8005f78:	e076      	b.n	8006068 <HAL_TIM_ConfigClockSource+0x178>
 8005f7a:	2b50      	cmp	r3, #80	@ 0x50
 8005f7c:	d03b      	beq.n	8005ff6 <HAL_TIM_ConfigClockSource+0x106>
 8005f7e:	d900      	bls.n	8005f82 <HAL_TIM_ConfigClockSource+0x92>
 8005f80:	e072      	b.n	8006068 <HAL_TIM_ConfigClockSource+0x178>
 8005f82:	2b40      	cmp	r3, #64	@ 0x40
 8005f84:	d057      	beq.n	8006036 <HAL_TIM_ConfigClockSource+0x146>
 8005f86:	d900      	bls.n	8005f8a <HAL_TIM_ConfigClockSource+0x9a>
 8005f88:	e06e      	b.n	8006068 <HAL_TIM_ConfigClockSource+0x178>
 8005f8a:	2b30      	cmp	r3, #48	@ 0x30
 8005f8c:	d063      	beq.n	8006056 <HAL_TIM_ConfigClockSource+0x166>
 8005f8e:	d86b      	bhi.n	8006068 <HAL_TIM_ConfigClockSource+0x178>
 8005f90:	2b20      	cmp	r3, #32
 8005f92:	d060      	beq.n	8006056 <HAL_TIM_ConfigClockSource+0x166>
 8005f94:	d868      	bhi.n	8006068 <HAL_TIM_ConfigClockSource+0x178>
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d05d      	beq.n	8006056 <HAL_TIM_ConfigClockSource+0x166>
 8005f9a:	2b10      	cmp	r3, #16
 8005f9c:	d05b      	beq.n	8006056 <HAL_TIM_ConfigClockSource+0x166>
 8005f9e:	e063      	b.n	8006068 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005fb0:	f000 fc4c 	bl	800684c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	689b      	ldr	r3, [r3, #8]
 8005fba:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	2277      	movs	r2, #119	@ 0x77
 8005fc0:	4313      	orrs	r3, r2
 8005fc2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	68ba      	ldr	r2, [r7, #8]
 8005fca:	609a      	str	r2, [r3, #8]
      break;
 8005fcc:	e052      	b.n	8006074 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005fde:	f000 fc35 	bl	800684c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	689a      	ldr	r2, [r3, #8]
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	2180      	movs	r1, #128	@ 0x80
 8005fee:	01c9      	lsls	r1, r1, #7
 8005ff0:	430a      	orrs	r2, r1
 8005ff2:	609a      	str	r2, [r3, #8]
      break;
 8005ff4:	e03e      	b.n	8006074 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005ffe:	683b      	ldr	r3, [r7, #0]
 8006000:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006002:	001a      	movs	r2, r3
 8006004:	f000 fba6 	bl	8006754 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	2150      	movs	r1, #80	@ 0x50
 800600e:	0018      	movs	r0, r3
 8006010:	f000 fc00 	bl	8006814 <TIM_ITRx_SetConfig>
      break;
 8006014:	e02e      	b.n	8006074 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800601a:	683b      	ldr	r3, [r7, #0]
 800601c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800601e:	683b      	ldr	r3, [r7, #0]
 8006020:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006022:	001a      	movs	r2, r3
 8006024:	f000 fbc4 	bl	80067b0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	2160      	movs	r1, #96	@ 0x60
 800602e:	0018      	movs	r0, r3
 8006030:	f000 fbf0 	bl	8006814 <TIM_ITRx_SetConfig>
      break;
 8006034:	e01e      	b.n	8006074 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800603a:	683b      	ldr	r3, [r7, #0]
 800603c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006042:	001a      	movs	r2, r3
 8006044:	f000 fb86 	bl	8006754 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	2140      	movs	r1, #64	@ 0x40
 800604e:	0018      	movs	r0, r3
 8006050:	f000 fbe0 	bl	8006814 <TIM_ITRx_SetConfig>
      break;
 8006054:	e00e      	b.n	8006074 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681a      	ldr	r2, [r3, #0]
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	0019      	movs	r1, r3
 8006060:	0010      	movs	r0, r2
 8006062:	f000 fbd7 	bl	8006814 <TIM_ITRx_SetConfig>
      break;
 8006066:	e005      	b.n	8006074 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8006068:	230f      	movs	r3, #15
 800606a:	18fb      	adds	r3, r7, r3
 800606c:	2201      	movs	r2, #1
 800606e:	701a      	strb	r2, [r3, #0]
      break;
 8006070:	e000      	b.n	8006074 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8006072:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	223d      	movs	r2, #61	@ 0x3d
 8006078:	2101      	movs	r1, #1
 800607a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	223c      	movs	r2, #60	@ 0x3c
 8006080:	2100      	movs	r1, #0
 8006082:	5499      	strb	r1, [r3, r2]

  return status;
 8006084:	230f      	movs	r3, #15
 8006086:	18fb      	adds	r3, r7, r3
 8006088:	781b      	ldrb	r3, [r3, #0]
}
 800608a:	0018      	movs	r0, r3
 800608c:	46bd      	mov	sp, r7
 800608e:	b004      	add	sp, #16
 8006090:	bd80      	pop	{r7, pc}
 8006092:	46c0      	nop			@ (mov r8, r8)
 8006094:	ffceff88 	.word	0xffceff88
 8006098:	ffff00ff 	.word	0xffff00ff

0800609c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800609c:	b580      	push	{r7, lr}
 800609e:	b084      	sub	sp, #16
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
 80060a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	4a3f      	ldr	r2, [pc, #252]	@ (80061ac <TIM_Base_SetConfig+0x110>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d00c      	beq.n	80060ce <TIM_Base_SetConfig+0x32>
 80060b4:	687a      	ldr	r2, [r7, #4]
 80060b6:	2380      	movs	r3, #128	@ 0x80
 80060b8:	05db      	lsls	r3, r3, #23
 80060ba:	429a      	cmp	r2, r3
 80060bc:	d007      	beq.n	80060ce <TIM_Base_SetConfig+0x32>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	4a3b      	ldr	r2, [pc, #236]	@ (80061b0 <TIM_Base_SetConfig+0x114>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d003      	beq.n	80060ce <TIM_Base_SetConfig+0x32>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	4a3a      	ldr	r2, [pc, #232]	@ (80061b4 <TIM_Base_SetConfig+0x118>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d108      	bne.n	80060e0 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	2270      	movs	r2, #112	@ 0x70
 80060d2:	4393      	bics	r3, r2
 80060d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	685b      	ldr	r3, [r3, #4]
 80060da:	68fa      	ldr	r2, [r7, #12]
 80060dc:	4313      	orrs	r3, r2
 80060de:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	4a32      	ldr	r2, [pc, #200]	@ (80061ac <TIM_Base_SetConfig+0x110>)
 80060e4:	4293      	cmp	r3, r2
 80060e6:	d01c      	beq.n	8006122 <TIM_Base_SetConfig+0x86>
 80060e8:	687a      	ldr	r2, [r7, #4]
 80060ea:	2380      	movs	r3, #128	@ 0x80
 80060ec:	05db      	lsls	r3, r3, #23
 80060ee:	429a      	cmp	r2, r3
 80060f0:	d017      	beq.n	8006122 <TIM_Base_SetConfig+0x86>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	4a2e      	ldr	r2, [pc, #184]	@ (80061b0 <TIM_Base_SetConfig+0x114>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d013      	beq.n	8006122 <TIM_Base_SetConfig+0x86>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	4a2d      	ldr	r2, [pc, #180]	@ (80061b4 <TIM_Base_SetConfig+0x118>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d00f      	beq.n	8006122 <TIM_Base_SetConfig+0x86>
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	4a2c      	ldr	r2, [pc, #176]	@ (80061b8 <TIM_Base_SetConfig+0x11c>)
 8006106:	4293      	cmp	r3, r2
 8006108:	d00b      	beq.n	8006122 <TIM_Base_SetConfig+0x86>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	4a2b      	ldr	r2, [pc, #172]	@ (80061bc <TIM_Base_SetConfig+0x120>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d007      	beq.n	8006122 <TIM_Base_SetConfig+0x86>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	4a2a      	ldr	r2, [pc, #168]	@ (80061c0 <TIM_Base_SetConfig+0x124>)
 8006116:	4293      	cmp	r3, r2
 8006118:	d003      	beq.n	8006122 <TIM_Base_SetConfig+0x86>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	4a29      	ldr	r2, [pc, #164]	@ (80061c4 <TIM_Base_SetConfig+0x128>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d108      	bne.n	8006134 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	4a28      	ldr	r2, [pc, #160]	@ (80061c8 <TIM_Base_SetConfig+0x12c>)
 8006126:	4013      	ands	r3, r2
 8006128:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	68db      	ldr	r3, [r3, #12]
 800612e:	68fa      	ldr	r2, [r7, #12]
 8006130:	4313      	orrs	r3, r2
 8006132:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	2280      	movs	r2, #128	@ 0x80
 8006138:	4393      	bics	r3, r2
 800613a:	001a      	movs	r2, r3
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	695b      	ldr	r3, [r3, #20]
 8006140:	4313      	orrs	r3, r2
 8006142:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	68fa      	ldr	r2, [r7, #12]
 8006148:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	689a      	ldr	r2, [r3, #8]
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	681a      	ldr	r2, [r3, #0]
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	4a13      	ldr	r2, [pc, #76]	@ (80061ac <TIM_Base_SetConfig+0x110>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d00b      	beq.n	800617a <TIM_Base_SetConfig+0xde>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	4a15      	ldr	r2, [pc, #84]	@ (80061bc <TIM_Base_SetConfig+0x120>)
 8006166:	4293      	cmp	r3, r2
 8006168:	d007      	beq.n	800617a <TIM_Base_SetConfig+0xde>
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	4a14      	ldr	r2, [pc, #80]	@ (80061c0 <TIM_Base_SetConfig+0x124>)
 800616e:	4293      	cmp	r3, r2
 8006170:	d003      	beq.n	800617a <TIM_Base_SetConfig+0xde>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	4a13      	ldr	r2, [pc, #76]	@ (80061c4 <TIM_Base_SetConfig+0x128>)
 8006176:	4293      	cmp	r3, r2
 8006178:	d103      	bne.n	8006182 <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	691a      	ldr	r2, [r3, #16]
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2201      	movs	r2, #1
 8006186:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	691b      	ldr	r3, [r3, #16]
 800618c:	2201      	movs	r2, #1
 800618e:	4013      	ands	r3, r2
 8006190:	2b01      	cmp	r3, #1
 8006192:	d106      	bne.n	80061a2 <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	691b      	ldr	r3, [r3, #16]
 8006198:	2201      	movs	r2, #1
 800619a:	4393      	bics	r3, r2
 800619c:	001a      	movs	r2, r3
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	611a      	str	r2, [r3, #16]
  }
}
 80061a2:	46c0      	nop			@ (mov r8, r8)
 80061a4:	46bd      	mov	sp, r7
 80061a6:	b004      	add	sp, #16
 80061a8:	bd80      	pop	{r7, pc}
 80061aa:	46c0      	nop			@ (mov r8, r8)
 80061ac:	40012c00 	.word	0x40012c00
 80061b0:	40000400 	.word	0x40000400
 80061b4:	40000800 	.word	0x40000800
 80061b8:	40002000 	.word	0x40002000
 80061bc:	40014000 	.word	0x40014000
 80061c0:	40014400 	.word	0x40014400
 80061c4:	40014800 	.word	0x40014800
 80061c8:	fffffcff 	.word	0xfffffcff

080061cc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80061cc:	b580      	push	{r7, lr}
 80061ce:	b086      	sub	sp, #24
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	6078      	str	r0, [r7, #4]
 80061d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6a1b      	ldr	r3, [r3, #32]
 80061da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6a1b      	ldr	r3, [r3, #32]
 80061e0:	2201      	movs	r2, #1
 80061e2:	4393      	bics	r3, r2
 80061e4:	001a      	movs	r2, r3
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	685b      	ldr	r3, [r3, #4]
 80061ee:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	699b      	ldr	r3, [r3, #24]
 80061f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	4a32      	ldr	r2, [pc, #200]	@ (80062c4 <TIM_OC1_SetConfig+0xf8>)
 80061fa:	4013      	ands	r3, r2
 80061fc:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	2203      	movs	r2, #3
 8006202:	4393      	bics	r3, r2
 8006204:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	68fa      	ldr	r2, [r7, #12]
 800620c:	4313      	orrs	r3, r2
 800620e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006210:	697b      	ldr	r3, [r7, #20]
 8006212:	2202      	movs	r2, #2
 8006214:	4393      	bics	r3, r2
 8006216:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	689b      	ldr	r3, [r3, #8]
 800621c:	697a      	ldr	r2, [r7, #20]
 800621e:	4313      	orrs	r3, r2
 8006220:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	4a28      	ldr	r2, [pc, #160]	@ (80062c8 <TIM_OC1_SetConfig+0xfc>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d00b      	beq.n	8006242 <TIM_OC1_SetConfig+0x76>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	4a27      	ldr	r2, [pc, #156]	@ (80062cc <TIM_OC1_SetConfig+0x100>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d007      	beq.n	8006242 <TIM_OC1_SetConfig+0x76>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	4a26      	ldr	r2, [pc, #152]	@ (80062d0 <TIM_OC1_SetConfig+0x104>)
 8006236:	4293      	cmp	r3, r2
 8006238:	d003      	beq.n	8006242 <TIM_OC1_SetConfig+0x76>
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	4a25      	ldr	r2, [pc, #148]	@ (80062d4 <TIM_OC1_SetConfig+0x108>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d10c      	bne.n	800625c <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006242:	697b      	ldr	r3, [r7, #20]
 8006244:	2208      	movs	r2, #8
 8006246:	4393      	bics	r3, r2
 8006248:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	68db      	ldr	r3, [r3, #12]
 800624e:	697a      	ldr	r2, [r7, #20]
 8006250:	4313      	orrs	r3, r2
 8006252:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006254:	697b      	ldr	r3, [r7, #20]
 8006256:	2204      	movs	r2, #4
 8006258:	4393      	bics	r3, r2
 800625a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	4a1a      	ldr	r2, [pc, #104]	@ (80062c8 <TIM_OC1_SetConfig+0xfc>)
 8006260:	4293      	cmp	r3, r2
 8006262:	d00b      	beq.n	800627c <TIM_OC1_SetConfig+0xb0>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	4a19      	ldr	r2, [pc, #100]	@ (80062cc <TIM_OC1_SetConfig+0x100>)
 8006268:	4293      	cmp	r3, r2
 800626a:	d007      	beq.n	800627c <TIM_OC1_SetConfig+0xb0>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	4a18      	ldr	r2, [pc, #96]	@ (80062d0 <TIM_OC1_SetConfig+0x104>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d003      	beq.n	800627c <TIM_OC1_SetConfig+0xb0>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	4a17      	ldr	r2, [pc, #92]	@ (80062d4 <TIM_OC1_SetConfig+0x108>)
 8006278:	4293      	cmp	r3, r2
 800627a:	d111      	bne.n	80062a0 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800627c:	693b      	ldr	r3, [r7, #16]
 800627e:	4a16      	ldr	r2, [pc, #88]	@ (80062d8 <TIM_OC1_SetConfig+0x10c>)
 8006280:	4013      	ands	r3, r2
 8006282:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006284:	693b      	ldr	r3, [r7, #16]
 8006286:	4a15      	ldr	r2, [pc, #84]	@ (80062dc <TIM_OC1_SetConfig+0x110>)
 8006288:	4013      	ands	r3, r2
 800628a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	695b      	ldr	r3, [r3, #20]
 8006290:	693a      	ldr	r2, [r7, #16]
 8006292:	4313      	orrs	r3, r2
 8006294:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006296:	683b      	ldr	r3, [r7, #0]
 8006298:	699b      	ldr	r3, [r3, #24]
 800629a:	693a      	ldr	r2, [r7, #16]
 800629c:	4313      	orrs	r3, r2
 800629e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	693a      	ldr	r2, [r7, #16]
 80062a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	68fa      	ldr	r2, [r7, #12]
 80062aa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	685a      	ldr	r2, [r3, #4]
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	697a      	ldr	r2, [r7, #20]
 80062b8:	621a      	str	r2, [r3, #32]
}
 80062ba:	46c0      	nop			@ (mov r8, r8)
 80062bc:	46bd      	mov	sp, r7
 80062be:	b006      	add	sp, #24
 80062c0:	bd80      	pop	{r7, pc}
 80062c2:	46c0      	nop			@ (mov r8, r8)
 80062c4:	fffeff8f 	.word	0xfffeff8f
 80062c8:	40012c00 	.word	0x40012c00
 80062cc:	40014000 	.word	0x40014000
 80062d0:	40014400 	.word	0x40014400
 80062d4:	40014800 	.word	0x40014800
 80062d8:	fffffeff 	.word	0xfffffeff
 80062dc:	fffffdff 	.word	0xfffffdff

080062e0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b086      	sub	sp, #24
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
 80062e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	6a1b      	ldr	r3, [r3, #32]
 80062ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	6a1b      	ldr	r3, [r3, #32]
 80062f4:	2210      	movs	r2, #16
 80062f6:	4393      	bics	r3, r2
 80062f8:	001a      	movs	r2, r3
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	685b      	ldr	r3, [r3, #4]
 8006302:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	699b      	ldr	r3, [r3, #24]
 8006308:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	4a2e      	ldr	r2, [pc, #184]	@ (80063c8 <TIM_OC2_SetConfig+0xe8>)
 800630e:	4013      	ands	r3, r2
 8006310:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	4a2d      	ldr	r2, [pc, #180]	@ (80063cc <TIM_OC2_SetConfig+0xec>)
 8006316:	4013      	ands	r3, r2
 8006318:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	021b      	lsls	r3, r3, #8
 8006320:	68fa      	ldr	r2, [r7, #12]
 8006322:	4313      	orrs	r3, r2
 8006324:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006326:	697b      	ldr	r3, [r7, #20]
 8006328:	2220      	movs	r2, #32
 800632a:	4393      	bics	r3, r2
 800632c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	689b      	ldr	r3, [r3, #8]
 8006332:	011b      	lsls	r3, r3, #4
 8006334:	697a      	ldr	r2, [r7, #20]
 8006336:	4313      	orrs	r3, r2
 8006338:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	4a24      	ldr	r2, [pc, #144]	@ (80063d0 <TIM_OC2_SetConfig+0xf0>)
 800633e:	4293      	cmp	r3, r2
 8006340:	d10d      	bne.n	800635e <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006342:	697b      	ldr	r3, [r7, #20]
 8006344:	2280      	movs	r2, #128	@ 0x80
 8006346:	4393      	bics	r3, r2
 8006348:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	68db      	ldr	r3, [r3, #12]
 800634e:	011b      	lsls	r3, r3, #4
 8006350:	697a      	ldr	r2, [r7, #20]
 8006352:	4313      	orrs	r3, r2
 8006354:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006356:	697b      	ldr	r3, [r7, #20]
 8006358:	2240      	movs	r2, #64	@ 0x40
 800635a:	4393      	bics	r3, r2
 800635c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	4a1b      	ldr	r2, [pc, #108]	@ (80063d0 <TIM_OC2_SetConfig+0xf0>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d00b      	beq.n	800637e <TIM_OC2_SetConfig+0x9e>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	4a1a      	ldr	r2, [pc, #104]	@ (80063d4 <TIM_OC2_SetConfig+0xf4>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d007      	beq.n	800637e <TIM_OC2_SetConfig+0x9e>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	4a19      	ldr	r2, [pc, #100]	@ (80063d8 <TIM_OC2_SetConfig+0xf8>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d003      	beq.n	800637e <TIM_OC2_SetConfig+0x9e>
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	4a18      	ldr	r2, [pc, #96]	@ (80063dc <TIM_OC2_SetConfig+0xfc>)
 800637a:	4293      	cmp	r3, r2
 800637c:	d113      	bne.n	80063a6 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800637e:	693b      	ldr	r3, [r7, #16]
 8006380:	4a17      	ldr	r2, [pc, #92]	@ (80063e0 <TIM_OC2_SetConfig+0x100>)
 8006382:	4013      	ands	r3, r2
 8006384:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	4a16      	ldr	r2, [pc, #88]	@ (80063e4 <TIM_OC2_SetConfig+0x104>)
 800638a:	4013      	ands	r3, r2
 800638c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	695b      	ldr	r3, [r3, #20]
 8006392:	009b      	lsls	r3, r3, #2
 8006394:	693a      	ldr	r2, [r7, #16]
 8006396:	4313      	orrs	r3, r2
 8006398:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	699b      	ldr	r3, [r3, #24]
 800639e:	009b      	lsls	r3, r3, #2
 80063a0:	693a      	ldr	r2, [r7, #16]
 80063a2:	4313      	orrs	r3, r2
 80063a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	693a      	ldr	r2, [r7, #16]
 80063aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	68fa      	ldr	r2, [r7, #12]
 80063b0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	685a      	ldr	r2, [r3, #4]
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	697a      	ldr	r2, [r7, #20]
 80063be:	621a      	str	r2, [r3, #32]
}
 80063c0:	46c0      	nop			@ (mov r8, r8)
 80063c2:	46bd      	mov	sp, r7
 80063c4:	b006      	add	sp, #24
 80063c6:	bd80      	pop	{r7, pc}
 80063c8:	feff8fff 	.word	0xfeff8fff
 80063cc:	fffffcff 	.word	0xfffffcff
 80063d0:	40012c00 	.word	0x40012c00
 80063d4:	40014000 	.word	0x40014000
 80063d8:	40014400 	.word	0x40014400
 80063dc:	40014800 	.word	0x40014800
 80063e0:	fffffbff 	.word	0xfffffbff
 80063e4:	fffff7ff 	.word	0xfffff7ff

080063e8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b086      	sub	sp, #24
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
 80063f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6a1b      	ldr	r3, [r3, #32]
 80063f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6a1b      	ldr	r3, [r3, #32]
 80063fc:	4a33      	ldr	r2, [pc, #204]	@ (80064cc <TIM_OC3_SetConfig+0xe4>)
 80063fe:	401a      	ands	r2, r3
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	685b      	ldr	r3, [r3, #4]
 8006408:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	69db      	ldr	r3, [r3, #28]
 800640e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	4a2f      	ldr	r2, [pc, #188]	@ (80064d0 <TIM_OC3_SetConfig+0xe8>)
 8006414:	4013      	ands	r3, r2
 8006416:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	2203      	movs	r2, #3
 800641c:	4393      	bics	r3, r2
 800641e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	68fa      	ldr	r2, [r7, #12]
 8006426:	4313      	orrs	r3, r2
 8006428:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800642a:	697b      	ldr	r3, [r7, #20]
 800642c:	4a29      	ldr	r2, [pc, #164]	@ (80064d4 <TIM_OC3_SetConfig+0xec>)
 800642e:	4013      	ands	r3, r2
 8006430:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	689b      	ldr	r3, [r3, #8]
 8006436:	021b      	lsls	r3, r3, #8
 8006438:	697a      	ldr	r2, [r7, #20]
 800643a:	4313      	orrs	r3, r2
 800643c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	4a25      	ldr	r2, [pc, #148]	@ (80064d8 <TIM_OC3_SetConfig+0xf0>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d10d      	bne.n	8006462 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006446:	697b      	ldr	r3, [r7, #20]
 8006448:	4a24      	ldr	r2, [pc, #144]	@ (80064dc <TIM_OC3_SetConfig+0xf4>)
 800644a:	4013      	ands	r3, r2
 800644c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	68db      	ldr	r3, [r3, #12]
 8006452:	021b      	lsls	r3, r3, #8
 8006454:	697a      	ldr	r2, [r7, #20]
 8006456:	4313      	orrs	r3, r2
 8006458:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800645a:	697b      	ldr	r3, [r7, #20]
 800645c:	4a20      	ldr	r2, [pc, #128]	@ (80064e0 <TIM_OC3_SetConfig+0xf8>)
 800645e:	4013      	ands	r3, r2
 8006460:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	4a1c      	ldr	r2, [pc, #112]	@ (80064d8 <TIM_OC3_SetConfig+0xf0>)
 8006466:	4293      	cmp	r3, r2
 8006468:	d00b      	beq.n	8006482 <TIM_OC3_SetConfig+0x9a>
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	4a1d      	ldr	r2, [pc, #116]	@ (80064e4 <TIM_OC3_SetConfig+0xfc>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d007      	beq.n	8006482 <TIM_OC3_SetConfig+0x9a>
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	4a1c      	ldr	r2, [pc, #112]	@ (80064e8 <TIM_OC3_SetConfig+0x100>)
 8006476:	4293      	cmp	r3, r2
 8006478:	d003      	beq.n	8006482 <TIM_OC3_SetConfig+0x9a>
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	4a1b      	ldr	r2, [pc, #108]	@ (80064ec <TIM_OC3_SetConfig+0x104>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d113      	bne.n	80064aa <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006482:	693b      	ldr	r3, [r7, #16]
 8006484:	4a1a      	ldr	r2, [pc, #104]	@ (80064f0 <TIM_OC3_SetConfig+0x108>)
 8006486:	4013      	ands	r3, r2
 8006488:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800648a:	693b      	ldr	r3, [r7, #16]
 800648c:	4a19      	ldr	r2, [pc, #100]	@ (80064f4 <TIM_OC3_SetConfig+0x10c>)
 800648e:	4013      	ands	r3, r2
 8006490:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	695b      	ldr	r3, [r3, #20]
 8006496:	011b      	lsls	r3, r3, #4
 8006498:	693a      	ldr	r2, [r7, #16]
 800649a:	4313      	orrs	r3, r2
 800649c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	699b      	ldr	r3, [r3, #24]
 80064a2:	011b      	lsls	r3, r3, #4
 80064a4:	693a      	ldr	r2, [r7, #16]
 80064a6:	4313      	orrs	r3, r2
 80064a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	693a      	ldr	r2, [r7, #16]
 80064ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	68fa      	ldr	r2, [r7, #12]
 80064b4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	685a      	ldr	r2, [r3, #4]
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	697a      	ldr	r2, [r7, #20]
 80064c2:	621a      	str	r2, [r3, #32]
}
 80064c4:	46c0      	nop			@ (mov r8, r8)
 80064c6:	46bd      	mov	sp, r7
 80064c8:	b006      	add	sp, #24
 80064ca:	bd80      	pop	{r7, pc}
 80064cc:	fffffeff 	.word	0xfffffeff
 80064d0:	fffeff8f 	.word	0xfffeff8f
 80064d4:	fffffdff 	.word	0xfffffdff
 80064d8:	40012c00 	.word	0x40012c00
 80064dc:	fffff7ff 	.word	0xfffff7ff
 80064e0:	fffffbff 	.word	0xfffffbff
 80064e4:	40014000 	.word	0x40014000
 80064e8:	40014400 	.word	0x40014400
 80064ec:	40014800 	.word	0x40014800
 80064f0:	ffffefff 	.word	0xffffefff
 80064f4:	ffffdfff 	.word	0xffffdfff

080064f8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b086      	sub	sp, #24
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
 8006500:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6a1b      	ldr	r3, [r3, #32]
 8006506:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6a1b      	ldr	r3, [r3, #32]
 800650c:	4a26      	ldr	r2, [pc, #152]	@ (80065a8 <TIM_OC4_SetConfig+0xb0>)
 800650e:	401a      	ands	r2, r3
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	685b      	ldr	r3, [r3, #4]
 8006518:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	69db      	ldr	r3, [r3, #28]
 800651e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	4a22      	ldr	r2, [pc, #136]	@ (80065ac <TIM_OC4_SetConfig+0xb4>)
 8006524:	4013      	ands	r3, r2
 8006526:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	4a21      	ldr	r2, [pc, #132]	@ (80065b0 <TIM_OC4_SetConfig+0xb8>)
 800652c:	4013      	ands	r3, r2
 800652e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	021b      	lsls	r3, r3, #8
 8006536:	68fa      	ldr	r2, [r7, #12]
 8006538:	4313      	orrs	r3, r2
 800653a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800653c:	693b      	ldr	r3, [r7, #16]
 800653e:	4a1d      	ldr	r2, [pc, #116]	@ (80065b4 <TIM_OC4_SetConfig+0xbc>)
 8006540:	4013      	ands	r3, r2
 8006542:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	689b      	ldr	r3, [r3, #8]
 8006548:	031b      	lsls	r3, r3, #12
 800654a:	693a      	ldr	r2, [r7, #16]
 800654c:	4313      	orrs	r3, r2
 800654e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	4a19      	ldr	r2, [pc, #100]	@ (80065b8 <TIM_OC4_SetConfig+0xc0>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d00b      	beq.n	8006570 <TIM_OC4_SetConfig+0x78>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	4a18      	ldr	r2, [pc, #96]	@ (80065bc <TIM_OC4_SetConfig+0xc4>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d007      	beq.n	8006570 <TIM_OC4_SetConfig+0x78>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	4a17      	ldr	r2, [pc, #92]	@ (80065c0 <TIM_OC4_SetConfig+0xc8>)
 8006564:	4293      	cmp	r3, r2
 8006566:	d003      	beq.n	8006570 <TIM_OC4_SetConfig+0x78>
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	4a16      	ldr	r2, [pc, #88]	@ (80065c4 <TIM_OC4_SetConfig+0xcc>)
 800656c:	4293      	cmp	r3, r2
 800656e:	d109      	bne.n	8006584 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006570:	697b      	ldr	r3, [r7, #20]
 8006572:	4a15      	ldr	r2, [pc, #84]	@ (80065c8 <TIM_OC4_SetConfig+0xd0>)
 8006574:	4013      	ands	r3, r2
 8006576:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	695b      	ldr	r3, [r3, #20]
 800657c:	019b      	lsls	r3, r3, #6
 800657e:	697a      	ldr	r2, [r7, #20]
 8006580:	4313      	orrs	r3, r2
 8006582:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	697a      	ldr	r2, [r7, #20]
 8006588:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	68fa      	ldr	r2, [r7, #12]
 800658e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	685a      	ldr	r2, [r3, #4]
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	693a      	ldr	r2, [r7, #16]
 800659c:	621a      	str	r2, [r3, #32]
}
 800659e:	46c0      	nop			@ (mov r8, r8)
 80065a0:	46bd      	mov	sp, r7
 80065a2:	b006      	add	sp, #24
 80065a4:	bd80      	pop	{r7, pc}
 80065a6:	46c0      	nop			@ (mov r8, r8)
 80065a8:	ffffefff 	.word	0xffffefff
 80065ac:	feff8fff 	.word	0xfeff8fff
 80065b0:	fffffcff 	.word	0xfffffcff
 80065b4:	ffffdfff 	.word	0xffffdfff
 80065b8:	40012c00 	.word	0x40012c00
 80065bc:	40014000 	.word	0x40014000
 80065c0:	40014400 	.word	0x40014400
 80065c4:	40014800 	.word	0x40014800
 80065c8:	ffffbfff 	.word	0xffffbfff

080065cc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b086      	sub	sp, #24
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
 80065d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6a1b      	ldr	r3, [r3, #32]
 80065da:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6a1b      	ldr	r3, [r3, #32]
 80065e0:	4a23      	ldr	r2, [pc, #140]	@ (8006670 <TIM_OC5_SetConfig+0xa4>)
 80065e2:	401a      	ands	r2, r3
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	685b      	ldr	r3, [r3, #4]
 80065ec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	4a1f      	ldr	r2, [pc, #124]	@ (8006674 <TIM_OC5_SetConfig+0xa8>)
 80065f8:	4013      	ands	r3, r2
 80065fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	68fa      	ldr	r2, [r7, #12]
 8006602:	4313      	orrs	r3, r2
 8006604:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006606:	693b      	ldr	r3, [r7, #16]
 8006608:	4a1b      	ldr	r2, [pc, #108]	@ (8006678 <TIM_OC5_SetConfig+0xac>)
 800660a:	4013      	ands	r3, r2
 800660c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	689b      	ldr	r3, [r3, #8]
 8006612:	041b      	lsls	r3, r3, #16
 8006614:	693a      	ldr	r2, [r7, #16]
 8006616:	4313      	orrs	r3, r2
 8006618:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	4a17      	ldr	r2, [pc, #92]	@ (800667c <TIM_OC5_SetConfig+0xb0>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d00b      	beq.n	800663a <TIM_OC5_SetConfig+0x6e>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	4a16      	ldr	r2, [pc, #88]	@ (8006680 <TIM_OC5_SetConfig+0xb4>)
 8006626:	4293      	cmp	r3, r2
 8006628:	d007      	beq.n	800663a <TIM_OC5_SetConfig+0x6e>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	4a15      	ldr	r2, [pc, #84]	@ (8006684 <TIM_OC5_SetConfig+0xb8>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d003      	beq.n	800663a <TIM_OC5_SetConfig+0x6e>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	4a14      	ldr	r2, [pc, #80]	@ (8006688 <TIM_OC5_SetConfig+0xbc>)
 8006636:	4293      	cmp	r3, r2
 8006638:	d109      	bne.n	800664e <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800663a:	697b      	ldr	r3, [r7, #20]
 800663c:	4a0c      	ldr	r2, [pc, #48]	@ (8006670 <TIM_OC5_SetConfig+0xa4>)
 800663e:	4013      	ands	r3, r2
 8006640:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	695b      	ldr	r3, [r3, #20]
 8006646:	021b      	lsls	r3, r3, #8
 8006648:	697a      	ldr	r2, [r7, #20]
 800664a:	4313      	orrs	r3, r2
 800664c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	697a      	ldr	r2, [r7, #20]
 8006652:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	68fa      	ldr	r2, [r7, #12]
 8006658:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	685a      	ldr	r2, [r3, #4]
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	693a      	ldr	r2, [r7, #16]
 8006666:	621a      	str	r2, [r3, #32]
}
 8006668:	46c0      	nop			@ (mov r8, r8)
 800666a:	46bd      	mov	sp, r7
 800666c:	b006      	add	sp, #24
 800666e:	bd80      	pop	{r7, pc}
 8006670:	fffeffff 	.word	0xfffeffff
 8006674:	fffeff8f 	.word	0xfffeff8f
 8006678:	fffdffff 	.word	0xfffdffff
 800667c:	40012c00 	.word	0x40012c00
 8006680:	40014000 	.word	0x40014000
 8006684:	40014400 	.word	0x40014400
 8006688:	40014800 	.word	0x40014800

0800668c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b086      	sub	sp, #24
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
 8006694:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6a1b      	ldr	r3, [r3, #32]
 800669a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6a1b      	ldr	r3, [r3, #32]
 80066a0:	4a24      	ldr	r2, [pc, #144]	@ (8006734 <TIM_OC6_SetConfig+0xa8>)
 80066a2:	401a      	ands	r2, r3
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	685b      	ldr	r3, [r3, #4]
 80066ac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	4a20      	ldr	r2, [pc, #128]	@ (8006738 <TIM_OC6_SetConfig+0xac>)
 80066b8:	4013      	ands	r3, r2
 80066ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	021b      	lsls	r3, r3, #8
 80066c2:	68fa      	ldr	r2, [r7, #12]
 80066c4:	4313      	orrs	r3, r2
 80066c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80066c8:	693b      	ldr	r3, [r7, #16]
 80066ca:	4a1c      	ldr	r2, [pc, #112]	@ (800673c <TIM_OC6_SetConfig+0xb0>)
 80066cc:	4013      	ands	r3, r2
 80066ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80066d0:	683b      	ldr	r3, [r7, #0]
 80066d2:	689b      	ldr	r3, [r3, #8]
 80066d4:	051b      	lsls	r3, r3, #20
 80066d6:	693a      	ldr	r2, [r7, #16]
 80066d8:	4313      	orrs	r3, r2
 80066da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	4a18      	ldr	r2, [pc, #96]	@ (8006740 <TIM_OC6_SetConfig+0xb4>)
 80066e0:	4293      	cmp	r3, r2
 80066e2:	d00b      	beq.n	80066fc <TIM_OC6_SetConfig+0x70>
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	4a17      	ldr	r2, [pc, #92]	@ (8006744 <TIM_OC6_SetConfig+0xb8>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d007      	beq.n	80066fc <TIM_OC6_SetConfig+0x70>
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	4a16      	ldr	r2, [pc, #88]	@ (8006748 <TIM_OC6_SetConfig+0xbc>)
 80066f0:	4293      	cmp	r3, r2
 80066f2:	d003      	beq.n	80066fc <TIM_OC6_SetConfig+0x70>
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	4a15      	ldr	r2, [pc, #84]	@ (800674c <TIM_OC6_SetConfig+0xc0>)
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d109      	bne.n	8006710 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80066fc:	697b      	ldr	r3, [r7, #20]
 80066fe:	4a14      	ldr	r2, [pc, #80]	@ (8006750 <TIM_OC6_SetConfig+0xc4>)
 8006700:	4013      	ands	r3, r2
 8006702:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	695b      	ldr	r3, [r3, #20]
 8006708:	029b      	lsls	r3, r3, #10
 800670a:	697a      	ldr	r2, [r7, #20]
 800670c:	4313      	orrs	r3, r2
 800670e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	697a      	ldr	r2, [r7, #20]
 8006714:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	68fa      	ldr	r2, [r7, #12]
 800671a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	685a      	ldr	r2, [r3, #4]
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	693a      	ldr	r2, [r7, #16]
 8006728:	621a      	str	r2, [r3, #32]
}
 800672a:	46c0      	nop			@ (mov r8, r8)
 800672c:	46bd      	mov	sp, r7
 800672e:	b006      	add	sp, #24
 8006730:	bd80      	pop	{r7, pc}
 8006732:	46c0      	nop			@ (mov r8, r8)
 8006734:	ffefffff 	.word	0xffefffff
 8006738:	feff8fff 	.word	0xfeff8fff
 800673c:	ffdfffff 	.word	0xffdfffff
 8006740:	40012c00 	.word	0x40012c00
 8006744:	40014000 	.word	0x40014000
 8006748:	40014400 	.word	0x40014400
 800674c:	40014800 	.word	0x40014800
 8006750:	fffbffff 	.word	0xfffbffff

08006754 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006754:	b580      	push	{r7, lr}
 8006756:	b086      	sub	sp, #24
 8006758:	af00      	add	r7, sp, #0
 800675a:	60f8      	str	r0, [r7, #12]
 800675c:	60b9      	str	r1, [r7, #8]
 800675e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	6a1b      	ldr	r3, [r3, #32]
 8006764:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	6a1b      	ldr	r3, [r3, #32]
 800676a:	2201      	movs	r2, #1
 800676c:	4393      	bics	r3, r2
 800676e:	001a      	movs	r2, r3
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	699b      	ldr	r3, [r3, #24]
 8006778:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800677a:	693b      	ldr	r3, [r7, #16]
 800677c:	22f0      	movs	r2, #240	@ 0xf0
 800677e:	4393      	bics	r3, r2
 8006780:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	011b      	lsls	r3, r3, #4
 8006786:	693a      	ldr	r2, [r7, #16]
 8006788:	4313      	orrs	r3, r2
 800678a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800678c:	697b      	ldr	r3, [r7, #20]
 800678e:	220a      	movs	r2, #10
 8006790:	4393      	bics	r3, r2
 8006792:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006794:	697a      	ldr	r2, [r7, #20]
 8006796:	68bb      	ldr	r3, [r7, #8]
 8006798:	4313      	orrs	r3, r2
 800679a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	693a      	ldr	r2, [r7, #16]
 80067a0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	697a      	ldr	r2, [r7, #20]
 80067a6:	621a      	str	r2, [r3, #32]
}
 80067a8:	46c0      	nop			@ (mov r8, r8)
 80067aa:	46bd      	mov	sp, r7
 80067ac:	b006      	add	sp, #24
 80067ae:	bd80      	pop	{r7, pc}

080067b0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b086      	sub	sp, #24
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	60f8      	str	r0, [r7, #12]
 80067b8:	60b9      	str	r1, [r7, #8]
 80067ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	6a1b      	ldr	r3, [r3, #32]
 80067c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	6a1b      	ldr	r3, [r3, #32]
 80067c6:	2210      	movs	r2, #16
 80067c8:	4393      	bics	r3, r2
 80067ca:	001a      	movs	r2, r3
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	699b      	ldr	r3, [r3, #24]
 80067d4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80067d6:	693b      	ldr	r3, [r7, #16]
 80067d8:	4a0d      	ldr	r2, [pc, #52]	@ (8006810 <TIM_TI2_ConfigInputStage+0x60>)
 80067da:	4013      	ands	r3, r2
 80067dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	031b      	lsls	r3, r3, #12
 80067e2:	693a      	ldr	r2, [r7, #16]
 80067e4:	4313      	orrs	r3, r2
 80067e6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80067e8:	697b      	ldr	r3, [r7, #20]
 80067ea:	22a0      	movs	r2, #160	@ 0xa0
 80067ec:	4393      	bics	r3, r2
 80067ee:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	011b      	lsls	r3, r3, #4
 80067f4:	697a      	ldr	r2, [r7, #20]
 80067f6:	4313      	orrs	r3, r2
 80067f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	693a      	ldr	r2, [r7, #16]
 80067fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	697a      	ldr	r2, [r7, #20]
 8006804:	621a      	str	r2, [r3, #32]
}
 8006806:	46c0      	nop			@ (mov r8, r8)
 8006808:	46bd      	mov	sp, r7
 800680a:	b006      	add	sp, #24
 800680c:	bd80      	pop	{r7, pc}
 800680e:	46c0      	nop			@ (mov r8, r8)
 8006810:	ffff0fff 	.word	0xffff0fff

08006814 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006814:	b580      	push	{r7, lr}
 8006816:	b084      	sub	sp, #16
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
 800681c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	689b      	ldr	r3, [r3, #8]
 8006822:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	4a08      	ldr	r2, [pc, #32]	@ (8006848 <TIM_ITRx_SetConfig+0x34>)
 8006828:	4013      	ands	r3, r2
 800682a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800682c:	683a      	ldr	r2, [r7, #0]
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	4313      	orrs	r3, r2
 8006832:	2207      	movs	r2, #7
 8006834:	4313      	orrs	r3, r2
 8006836:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	68fa      	ldr	r2, [r7, #12]
 800683c:	609a      	str	r2, [r3, #8]
}
 800683e:	46c0      	nop			@ (mov r8, r8)
 8006840:	46bd      	mov	sp, r7
 8006842:	b004      	add	sp, #16
 8006844:	bd80      	pop	{r7, pc}
 8006846:	46c0      	nop			@ (mov r8, r8)
 8006848:	ffcfff8f 	.word	0xffcfff8f

0800684c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b086      	sub	sp, #24
 8006850:	af00      	add	r7, sp, #0
 8006852:	60f8      	str	r0, [r7, #12]
 8006854:	60b9      	str	r1, [r7, #8]
 8006856:	607a      	str	r2, [r7, #4]
 8006858:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	689b      	ldr	r3, [r3, #8]
 800685e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006860:	697b      	ldr	r3, [r7, #20]
 8006862:	4a09      	ldr	r2, [pc, #36]	@ (8006888 <TIM_ETR_SetConfig+0x3c>)
 8006864:	4013      	ands	r3, r2
 8006866:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	021a      	lsls	r2, r3, #8
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	431a      	orrs	r2, r3
 8006870:	68bb      	ldr	r3, [r7, #8]
 8006872:	4313      	orrs	r3, r2
 8006874:	697a      	ldr	r2, [r7, #20]
 8006876:	4313      	orrs	r3, r2
 8006878:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	697a      	ldr	r2, [r7, #20]
 800687e:	609a      	str	r2, [r3, #8]
}
 8006880:	46c0      	nop			@ (mov r8, r8)
 8006882:	46bd      	mov	sp, r7
 8006884:	b006      	add	sp, #24
 8006886:	bd80      	pop	{r7, pc}
 8006888:	ffff00ff 	.word	0xffff00ff

0800688c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800688c:	b580      	push	{r7, lr}
 800688e:	b086      	sub	sp, #24
 8006890:	af00      	add	r7, sp, #0
 8006892:	60f8      	str	r0, [r7, #12]
 8006894:	60b9      	str	r1, [r7, #8]
 8006896:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006898:	68bb      	ldr	r3, [r7, #8]
 800689a:	221f      	movs	r2, #31
 800689c:	4013      	ands	r3, r2
 800689e:	2201      	movs	r2, #1
 80068a0:	409a      	lsls	r2, r3
 80068a2:	0013      	movs	r3, r2
 80068a4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	6a1b      	ldr	r3, [r3, #32]
 80068aa:	697a      	ldr	r2, [r7, #20]
 80068ac:	43d2      	mvns	r2, r2
 80068ae:	401a      	ands	r2, r3
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	6a1a      	ldr	r2, [r3, #32]
 80068b8:	68bb      	ldr	r3, [r7, #8]
 80068ba:	211f      	movs	r1, #31
 80068bc:	400b      	ands	r3, r1
 80068be:	6879      	ldr	r1, [r7, #4]
 80068c0:	4099      	lsls	r1, r3
 80068c2:	000b      	movs	r3, r1
 80068c4:	431a      	orrs	r2, r3
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	621a      	str	r2, [r3, #32]
}
 80068ca:	46c0      	nop			@ (mov r8, r8)
 80068cc:	46bd      	mov	sp, r7
 80068ce:	b006      	add	sp, #24
 80068d0:	bd80      	pop	{r7, pc}
	...

080068d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b084      	sub	sp, #16
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
 80068dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	223c      	movs	r2, #60	@ 0x3c
 80068e2:	5c9b      	ldrb	r3, [r3, r2]
 80068e4:	2b01      	cmp	r3, #1
 80068e6:	d101      	bne.n	80068ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80068e8:	2302      	movs	r3, #2
 80068ea:	e05a      	b.n	80069a2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	223c      	movs	r2, #60	@ 0x3c
 80068f0:	2101      	movs	r1, #1
 80068f2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	223d      	movs	r2, #61	@ 0x3d
 80068f8:	2102      	movs	r1, #2
 80068fa:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	685b      	ldr	r3, [r3, #4]
 8006902:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	689b      	ldr	r3, [r3, #8]
 800690a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	4a26      	ldr	r2, [pc, #152]	@ (80069ac <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d108      	bne.n	8006928 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	4a25      	ldr	r2, [pc, #148]	@ (80069b0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800691a:	4013      	ands	r3, r2
 800691c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	685b      	ldr	r3, [r3, #4]
 8006922:	68fa      	ldr	r2, [r7, #12]
 8006924:	4313      	orrs	r3, r2
 8006926:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	2270      	movs	r2, #112	@ 0x70
 800692c:	4393      	bics	r3, r2
 800692e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	68fa      	ldr	r2, [r7, #12]
 8006936:	4313      	orrs	r3, r2
 8006938:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	68fa      	ldr	r2, [r7, #12]
 8006940:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	4a19      	ldr	r2, [pc, #100]	@ (80069ac <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006948:	4293      	cmp	r3, r2
 800694a:	d014      	beq.n	8006976 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681a      	ldr	r2, [r3, #0]
 8006950:	2380      	movs	r3, #128	@ 0x80
 8006952:	05db      	lsls	r3, r3, #23
 8006954:	429a      	cmp	r2, r3
 8006956:	d00e      	beq.n	8006976 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	4a15      	ldr	r2, [pc, #84]	@ (80069b4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d009      	beq.n	8006976 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	4a14      	ldr	r2, [pc, #80]	@ (80069b8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006968:	4293      	cmp	r3, r2
 800696a:	d004      	beq.n	8006976 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	4a12      	ldr	r2, [pc, #72]	@ (80069bc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006972:	4293      	cmp	r3, r2
 8006974:	d10c      	bne.n	8006990 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006976:	68bb      	ldr	r3, [r7, #8]
 8006978:	2280      	movs	r2, #128	@ 0x80
 800697a:	4393      	bics	r3, r2
 800697c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	689b      	ldr	r3, [r3, #8]
 8006982:	68ba      	ldr	r2, [r7, #8]
 8006984:	4313      	orrs	r3, r2
 8006986:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	68ba      	ldr	r2, [r7, #8]
 800698e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	223d      	movs	r2, #61	@ 0x3d
 8006994:	2101      	movs	r1, #1
 8006996:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	223c      	movs	r2, #60	@ 0x3c
 800699c:	2100      	movs	r1, #0
 800699e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80069a0:	2300      	movs	r3, #0
}
 80069a2:	0018      	movs	r0, r3
 80069a4:	46bd      	mov	sp, r7
 80069a6:	b004      	add	sp, #16
 80069a8:	bd80      	pop	{r7, pc}
 80069aa:	46c0      	nop			@ (mov r8, r8)
 80069ac:	40012c00 	.word	0x40012c00
 80069b0:	ff0fffff 	.word	0xff0fffff
 80069b4:	40000400 	.word	0x40000400
 80069b8:	40000800 	.word	0x40000800
 80069bc:	40014000 	.word	0x40014000

080069c0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b082      	sub	sp, #8
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d101      	bne.n	80069d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80069ce:	2301      	movs	r3, #1
 80069d0:	e046      	b.n	8006a60 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	2288      	movs	r2, #136	@ 0x88
 80069d6:	589b      	ldr	r3, [r3, r2]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d107      	bne.n	80069ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2284      	movs	r2, #132	@ 0x84
 80069e0:	2100      	movs	r1, #0
 80069e2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	0018      	movs	r0, r3
 80069e8:	f7fa fe4e 	bl	8001688 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2288      	movs	r2, #136	@ 0x88
 80069f0:	2124      	movs	r1, #36	@ 0x24
 80069f2:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	681a      	ldr	r2, [r3, #0]
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	2101      	movs	r1, #1
 8006a00:	438a      	bics	r2, r1
 8006a02:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d003      	beq.n	8006a14 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	0018      	movs	r0, r3
 8006a10:	f000 fec4 	bl	800779c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	0018      	movs	r0, r3
 8006a18:	f000 fb6a 	bl	80070f0 <UART_SetConfig>
 8006a1c:	0003      	movs	r3, r0
 8006a1e:	2b01      	cmp	r3, #1
 8006a20:	d101      	bne.n	8006a26 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8006a22:	2301      	movs	r3, #1
 8006a24:	e01c      	b.n	8006a60 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	685a      	ldr	r2, [r3, #4]
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	490d      	ldr	r1, [pc, #52]	@ (8006a68 <HAL_UART_Init+0xa8>)
 8006a32:	400a      	ands	r2, r1
 8006a34:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	689a      	ldr	r2, [r3, #8]
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	212a      	movs	r1, #42	@ 0x2a
 8006a42:	438a      	bics	r2, r1
 8006a44:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	681a      	ldr	r2, [r3, #0]
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	2101      	movs	r1, #1
 8006a52:	430a      	orrs	r2, r1
 8006a54:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	0018      	movs	r0, r3
 8006a5a:	f000 ff53 	bl	8007904 <UART_CheckIdleState>
 8006a5e:	0003      	movs	r3, r0
}
 8006a60:	0018      	movs	r0, r3
 8006a62:	46bd      	mov	sp, r7
 8006a64:	b002      	add	sp, #8
 8006a66:	bd80      	pop	{r7, pc}
 8006a68:	ffffb7ff 	.word	0xffffb7ff

08006a6c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006a6c:	b5b0      	push	{r4, r5, r7, lr}
 8006a6e:	b0aa      	sub	sp, #168	@ 0xa8
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	69db      	ldr	r3, [r3, #28]
 8006a7a:	22a4      	movs	r2, #164	@ 0xa4
 8006a7c:	18b9      	adds	r1, r7, r2
 8006a7e:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	20a0      	movs	r0, #160	@ 0xa0
 8006a88:	1839      	adds	r1, r7, r0
 8006a8a:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	689b      	ldr	r3, [r3, #8]
 8006a92:	249c      	movs	r4, #156	@ 0x9c
 8006a94:	1939      	adds	r1, r7, r4
 8006a96:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006a98:	0011      	movs	r1, r2
 8006a9a:	18bb      	adds	r3, r7, r2
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	4aa2      	ldr	r2, [pc, #648]	@ (8006d28 <HAL_UART_IRQHandler+0x2bc>)
 8006aa0:	4013      	ands	r3, r2
 8006aa2:	2298      	movs	r2, #152	@ 0x98
 8006aa4:	18bd      	adds	r5, r7, r2
 8006aa6:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 8006aa8:	18bb      	adds	r3, r7, r2
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d11a      	bne.n	8006ae6 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006ab0:	187b      	adds	r3, r7, r1
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	2220      	movs	r2, #32
 8006ab6:	4013      	ands	r3, r2
 8006ab8:	d015      	beq.n	8006ae6 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006aba:	183b      	adds	r3, r7, r0
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	2220      	movs	r2, #32
 8006ac0:	4013      	ands	r3, r2
 8006ac2:	d105      	bne.n	8006ad0 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006ac4:	193b      	adds	r3, r7, r4
 8006ac6:	681a      	ldr	r2, [r3, #0]
 8006ac8:	2380      	movs	r3, #128	@ 0x80
 8006aca:	055b      	lsls	r3, r3, #21
 8006acc:	4013      	ands	r3, r2
 8006ace:	d00a      	beq.n	8006ae6 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d100      	bne.n	8006ada <HAL_UART_IRQHandler+0x6e>
 8006ad8:	e2dc      	b.n	8007094 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ade:	687a      	ldr	r2, [r7, #4]
 8006ae0:	0010      	movs	r0, r2
 8006ae2:	4798      	blx	r3
      }
      return;
 8006ae4:	e2d6      	b.n	8007094 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006ae6:	2398      	movs	r3, #152	@ 0x98
 8006ae8:	18fb      	adds	r3, r7, r3
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d100      	bne.n	8006af2 <HAL_UART_IRQHandler+0x86>
 8006af0:	e122      	b.n	8006d38 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006af2:	239c      	movs	r3, #156	@ 0x9c
 8006af4:	18fb      	adds	r3, r7, r3
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	4a8c      	ldr	r2, [pc, #560]	@ (8006d2c <HAL_UART_IRQHandler+0x2c0>)
 8006afa:	4013      	ands	r3, r2
 8006afc:	d106      	bne.n	8006b0c <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006afe:	23a0      	movs	r3, #160	@ 0xa0
 8006b00:	18fb      	adds	r3, r7, r3
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	4a8a      	ldr	r2, [pc, #552]	@ (8006d30 <HAL_UART_IRQHandler+0x2c4>)
 8006b06:	4013      	ands	r3, r2
 8006b08:	d100      	bne.n	8006b0c <HAL_UART_IRQHandler+0xa0>
 8006b0a:	e115      	b.n	8006d38 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006b0c:	23a4      	movs	r3, #164	@ 0xa4
 8006b0e:	18fb      	adds	r3, r7, r3
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	2201      	movs	r2, #1
 8006b14:	4013      	ands	r3, r2
 8006b16:	d012      	beq.n	8006b3e <HAL_UART_IRQHandler+0xd2>
 8006b18:	23a0      	movs	r3, #160	@ 0xa0
 8006b1a:	18fb      	adds	r3, r7, r3
 8006b1c:	681a      	ldr	r2, [r3, #0]
 8006b1e:	2380      	movs	r3, #128	@ 0x80
 8006b20:	005b      	lsls	r3, r3, #1
 8006b22:	4013      	ands	r3, r2
 8006b24:	d00b      	beq.n	8006b3e <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	2201      	movs	r2, #1
 8006b2c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2290      	movs	r2, #144	@ 0x90
 8006b32:	589b      	ldr	r3, [r3, r2]
 8006b34:	2201      	movs	r2, #1
 8006b36:	431a      	orrs	r2, r3
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2190      	movs	r1, #144	@ 0x90
 8006b3c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006b3e:	23a4      	movs	r3, #164	@ 0xa4
 8006b40:	18fb      	adds	r3, r7, r3
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	2202      	movs	r2, #2
 8006b46:	4013      	ands	r3, r2
 8006b48:	d011      	beq.n	8006b6e <HAL_UART_IRQHandler+0x102>
 8006b4a:	239c      	movs	r3, #156	@ 0x9c
 8006b4c:	18fb      	adds	r3, r7, r3
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	2201      	movs	r2, #1
 8006b52:	4013      	ands	r3, r2
 8006b54:	d00b      	beq.n	8006b6e <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	2202      	movs	r2, #2
 8006b5c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2290      	movs	r2, #144	@ 0x90
 8006b62:	589b      	ldr	r3, [r3, r2]
 8006b64:	2204      	movs	r2, #4
 8006b66:	431a      	orrs	r2, r3
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2190      	movs	r1, #144	@ 0x90
 8006b6c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006b6e:	23a4      	movs	r3, #164	@ 0xa4
 8006b70:	18fb      	adds	r3, r7, r3
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	2204      	movs	r2, #4
 8006b76:	4013      	ands	r3, r2
 8006b78:	d011      	beq.n	8006b9e <HAL_UART_IRQHandler+0x132>
 8006b7a:	239c      	movs	r3, #156	@ 0x9c
 8006b7c:	18fb      	adds	r3, r7, r3
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	2201      	movs	r2, #1
 8006b82:	4013      	ands	r3, r2
 8006b84:	d00b      	beq.n	8006b9e <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	2204      	movs	r2, #4
 8006b8c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	2290      	movs	r2, #144	@ 0x90
 8006b92:	589b      	ldr	r3, [r3, r2]
 8006b94:	2202      	movs	r2, #2
 8006b96:	431a      	orrs	r2, r3
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2190      	movs	r1, #144	@ 0x90
 8006b9c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006b9e:	23a4      	movs	r3, #164	@ 0xa4
 8006ba0:	18fb      	adds	r3, r7, r3
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	2208      	movs	r2, #8
 8006ba6:	4013      	ands	r3, r2
 8006ba8:	d017      	beq.n	8006bda <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006baa:	23a0      	movs	r3, #160	@ 0xa0
 8006bac:	18fb      	adds	r3, r7, r3
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	2220      	movs	r2, #32
 8006bb2:	4013      	ands	r3, r2
 8006bb4:	d105      	bne.n	8006bc2 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006bb6:	239c      	movs	r3, #156	@ 0x9c
 8006bb8:	18fb      	adds	r3, r7, r3
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	4a5b      	ldr	r2, [pc, #364]	@ (8006d2c <HAL_UART_IRQHandler+0x2c0>)
 8006bbe:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006bc0:	d00b      	beq.n	8006bda <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	2208      	movs	r2, #8
 8006bc8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	2290      	movs	r2, #144	@ 0x90
 8006bce:	589b      	ldr	r3, [r3, r2]
 8006bd0:	2208      	movs	r2, #8
 8006bd2:	431a      	orrs	r2, r3
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2190      	movs	r1, #144	@ 0x90
 8006bd8:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006bda:	23a4      	movs	r3, #164	@ 0xa4
 8006bdc:	18fb      	adds	r3, r7, r3
 8006bde:	681a      	ldr	r2, [r3, #0]
 8006be0:	2380      	movs	r3, #128	@ 0x80
 8006be2:	011b      	lsls	r3, r3, #4
 8006be4:	4013      	ands	r3, r2
 8006be6:	d013      	beq.n	8006c10 <HAL_UART_IRQHandler+0x1a4>
 8006be8:	23a0      	movs	r3, #160	@ 0xa0
 8006bea:	18fb      	adds	r3, r7, r3
 8006bec:	681a      	ldr	r2, [r3, #0]
 8006bee:	2380      	movs	r3, #128	@ 0x80
 8006bf0:	04db      	lsls	r3, r3, #19
 8006bf2:	4013      	ands	r3, r2
 8006bf4:	d00c      	beq.n	8006c10 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	2280      	movs	r2, #128	@ 0x80
 8006bfc:	0112      	lsls	r2, r2, #4
 8006bfe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2290      	movs	r2, #144	@ 0x90
 8006c04:	589b      	ldr	r3, [r3, r2]
 8006c06:	2220      	movs	r2, #32
 8006c08:	431a      	orrs	r2, r3
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	2190      	movs	r1, #144	@ 0x90
 8006c0e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2290      	movs	r2, #144	@ 0x90
 8006c14:	589b      	ldr	r3, [r3, r2]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d100      	bne.n	8006c1c <HAL_UART_IRQHandler+0x1b0>
 8006c1a:	e23d      	b.n	8007098 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006c1c:	23a4      	movs	r3, #164	@ 0xa4
 8006c1e:	18fb      	adds	r3, r7, r3
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	2220      	movs	r2, #32
 8006c24:	4013      	ands	r3, r2
 8006c26:	d015      	beq.n	8006c54 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006c28:	23a0      	movs	r3, #160	@ 0xa0
 8006c2a:	18fb      	adds	r3, r7, r3
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	2220      	movs	r2, #32
 8006c30:	4013      	ands	r3, r2
 8006c32:	d106      	bne.n	8006c42 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006c34:	239c      	movs	r3, #156	@ 0x9c
 8006c36:	18fb      	adds	r3, r7, r3
 8006c38:	681a      	ldr	r2, [r3, #0]
 8006c3a:	2380      	movs	r3, #128	@ 0x80
 8006c3c:	055b      	lsls	r3, r3, #21
 8006c3e:	4013      	ands	r3, r2
 8006c40:	d008      	beq.n	8006c54 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d004      	beq.n	8006c54 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c4e:	687a      	ldr	r2, [r7, #4]
 8006c50:	0010      	movs	r0, r2
 8006c52:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2290      	movs	r2, #144	@ 0x90
 8006c58:	589b      	ldr	r3, [r3, r2]
 8006c5a:	2194      	movs	r1, #148	@ 0x94
 8006c5c:	187a      	adds	r2, r7, r1
 8006c5e:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	689b      	ldr	r3, [r3, #8]
 8006c66:	2240      	movs	r2, #64	@ 0x40
 8006c68:	4013      	ands	r3, r2
 8006c6a:	2b40      	cmp	r3, #64	@ 0x40
 8006c6c:	d004      	beq.n	8006c78 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006c6e:	187b      	adds	r3, r7, r1
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	2228      	movs	r2, #40	@ 0x28
 8006c74:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006c76:	d04c      	beq.n	8006d12 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	0018      	movs	r0, r3
 8006c7c:	f000 ff5c 	bl	8007b38 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	689b      	ldr	r3, [r3, #8]
 8006c86:	2240      	movs	r2, #64	@ 0x40
 8006c88:	4013      	ands	r3, r2
 8006c8a:	2b40      	cmp	r3, #64	@ 0x40
 8006c8c:	d13c      	bne.n	8006d08 <HAL_UART_IRQHandler+0x29c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006c8e:	f3ef 8310 	mrs	r3, PRIMASK
 8006c92:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8006c94:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c96:	2090      	movs	r0, #144	@ 0x90
 8006c98:	183a      	adds	r2, r7, r0
 8006c9a:	6013      	str	r3, [r2, #0]
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ca0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006ca2:	f383 8810 	msr	PRIMASK, r3
}
 8006ca6:	46c0      	nop			@ (mov r8, r8)
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	689a      	ldr	r2, [r3, #8]
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	2140      	movs	r1, #64	@ 0x40
 8006cb4:	438a      	bics	r2, r1
 8006cb6:	609a      	str	r2, [r3, #8]
 8006cb8:	183b      	adds	r3, r7, r0
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006cbe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006cc0:	f383 8810 	msr	PRIMASK, r3
}
 8006cc4:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	2280      	movs	r2, #128	@ 0x80
 8006cca:	589b      	ldr	r3, [r3, r2]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d016      	beq.n	8006cfe <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2280      	movs	r2, #128	@ 0x80
 8006cd4:	589b      	ldr	r3, [r3, r2]
 8006cd6:	4a17      	ldr	r2, [pc, #92]	@ (8006d34 <HAL_UART_IRQHandler+0x2c8>)
 8006cd8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	2280      	movs	r2, #128	@ 0x80
 8006cde:	589b      	ldr	r3, [r3, r2]
 8006ce0:	0018      	movs	r0, r3
 8006ce2:	f7fb f977 	bl	8001fd4 <HAL_DMA_Abort_IT>
 8006ce6:	1e03      	subs	r3, r0, #0
 8006ce8:	d01c      	beq.n	8006d24 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	2280      	movs	r2, #128	@ 0x80
 8006cee:	589b      	ldr	r3, [r3, r2]
 8006cf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cf2:	687a      	ldr	r2, [r7, #4]
 8006cf4:	2180      	movs	r1, #128	@ 0x80
 8006cf6:	5852      	ldr	r2, [r2, r1]
 8006cf8:	0010      	movs	r0, r2
 8006cfa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006cfc:	e012      	b.n	8006d24 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	0018      	movs	r0, r3
 8006d02:	f000 f9e1 	bl	80070c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d06:	e00d      	b.n	8006d24 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	0018      	movs	r0, r3
 8006d0c:	f000 f9dc 	bl	80070c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d10:	e008      	b.n	8006d24 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	0018      	movs	r0, r3
 8006d16:	f000 f9d7 	bl	80070c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2290      	movs	r2, #144	@ 0x90
 8006d1e:	2100      	movs	r1, #0
 8006d20:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8006d22:	e1b9      	b.n	8007098 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d24:	46c0      	nop			@ (mov r8, r8)
    return;
 8006d26:	e1b7      	b.n	8007098 <HAL_UART_IRQHandler+0x62c>
 8006d28:	0000080f 	.word	0x0000080f
 8006d2c:	10000001 	.word	0x10000001
 8006d30:	04000120 	.word	0x04000120
 8006d34:	08007c05 	.word	0x08007c05

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d3c:	2b01      	cmp	r3, #1
 8006d3e:	d000      	beq.n	8006d42 <HAL_UART_IRQHandler+0x2d6>
 8006d40:	e13e      	b.n	8006fc0 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006d42:	23a4      	movs	r3, #164	@ 0xa4
 8006d44:	18fb      	adds	r3, r7, r3
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	2210      	movs	r2, #16
 8006d4a:	4013      	ands	r3, r2
 8006d4c:	d100      	bne.n	8006d50 <HAL_UART_IRQHandler+0x2e4>
 8006d4e:	e137      	b.n	8006fc0 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006d50:	23a0      	movs	r3, #160	@ 0xa0
 8006d52:	18fb      	adds	r3, r7, r3
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	2210      	movs	r2, #16
 8006d58:	4013      	ands	r3, r2
 8006d5a:	d100      	bne.n	8006d5e <HAL_UART_IRQHandler+0x2f2>
 8006d5c:	e130      	b.n	8006fc0 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	2210      	movs	r2, #16
 8006d64:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	689b      	ldr	r3, [r3, #8]
 8006d6c:	2240      	movs	r2, #64	@ 0x40
 8006d6e:	4013      	ands	r3, r2
 8006d70:	2b40      	cmp	r3, #64	@ 0x40
 8006d72:	d000      	beq.n	8006d76 <HAL_UART_IRQHandler+0x30a>
 8006d74:	e0a4      	b.n	8006ec0 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	2280      	movs	r2, #128	@ 0x80
 8006d7a:	589b      	ldr	r3, [r3, r2]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	685a      	ldr	r2, [r3, #4]
 8006d80:	217e      	movs	r1, #126	@ 0x7e
 8006d82:	187b      	adds	r3, r7, r1
 8006d84:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8006d86:	187b      	adds	r3, r7, r1
 8006d88:	881b      	ldrh	r3, [r3, #0]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d100      	bne.n	8006d90 <HAL_UART_IRQHandler+0x324>
 8006d8e:	e185      	b.n	800709c <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	225c      	movs	r2, #92	@ 0x5c
 8006d94:	5a9b      	ldrh	r3, [r3, r2]
 8006d96:	187a      	adds	r2, r7, r1
 8006d98:	8812      	ldrh	r2, [r2, #0]
 8006d9a:	429a      	cmp	r2, r3
 8006d9c:	d300      	bcc.n	8006da0 <HAL_UART_IRQHandler+0x334>
 8006d9e:	e17d      	b.n	800709c <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	187a      	adds	r2, r7, r1
 8006da4:	215e      	movs	r1, #94	@ 0x5e
 8006da6:	8812      	ldrh	r2, [r2, #0]
 8006da8:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2280      	movs	r2, #128	@ 0x80
 8006dae:	589b      	ldr	r3, [r3, r2]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	2220      	movs	r2, #32
 8006db6:	4013      	ands	r3, r2
 8006db8:	d170      	bne.n	8006e9c <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006dba:	f3ef 8310 	mrs	r3, PRIMASK
 8006dbe:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8006dc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006dc2:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006dc4:	2301      	movs	r3, #1
 8006dc6:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006dc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006dca:	f383 8810 	msr	PRIMASK, r3
}
 8006dce:	46c0      	nop			@ (mov r8, r8)
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	681a      	ldr	r2, [r3, #0]
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	49b4      	ldr	r1, [pc, #720]	@ (80070ac <HAL_UART_IRQHandler+0x640>)
 8006ddc:	400a      	ands	r2, r1
 8006dde:	601a      	str	r2, [r3, #0]
 8006de0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006de2:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006de4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006de6:	f383 8810 	msr	PRIMASK, r3
}
 8006dea:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006dec:	f3ef 8310 	mrs	r3, PRIMASK
 8006df0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8006df2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006df4:	677b      	str	r3, [r7, #116]	@ 0x74
 8006df6:	2301      	movs	r3, #1
 8006df8:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006dfa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006dfc:	f383 8810 	msr	PRIMASK, r3
}
 8006e00:	46c0      	nop			@ (mov r8, r8)
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	689a      	ldr	r2, [r3, #8]
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	2101      	movs	r1, #1
 8006e0e:	438a      	bics	r2, r1
 8006e10:	609a      	str	r2, [r3, #8]
 8006e12:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006e14:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e18:	f383 8810 	msr	PRIMASK, r3
}
 8006e1c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006e1e:	f3ef 8310 	mrs	r3, PRIMASK
 8006e22:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8006e24:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e26:	673b      	str	r3, [r7, #112]	@ 0x70
 8006e28:	2301      	movs	r3, #1
 8006e2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e2e:	f383 8810 	msr	PRIMASK, r3
}
 8006e32:	46c0      	nop			@ (mov r8, r8)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	689a      	ldr	r2, [r3, #8]
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	2140      	movs	r1, #64	@ 0x40
 8006e40:	438a      	bics	r2, r1
 8006e42:	609a      	str	r2, [r3, #8]
 8006e44:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006e46:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006e4a:	f383 8810 	msr	PRIMASK, r3
}
 8006e4e:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	228c      	movs	r2, #140	@ 0x8c
 8006e54:	2120      	movs	r1, #32
 8006e56:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006e5e:	f3ef 8310 	mrs	r3, PRIMASK
 8006e62:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8006e64:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e66:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006e68:	2301      	movs	r3, #1
 8006e6a:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e6c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006e6e:	f383 8810 	msr	PRIMASK, r3
}
 8006e72:	46c0      	nop			@ (mov r8, r8)
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	681a      	ldr	r2, [r3, #0]
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	2110      	movs	r1, #16
 8006e80:	438a      	bics	r2, r1
 8006e82:	601a      	str	r2, [r3, #0]
 8006e84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e86:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e88:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006e8a:	f383 8810 	msr	PRIMASK, r3
}
 8006e8e:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2280      	movs	r2, #128	@ 0x80
 8006e94:	589b      	ldr	r3, [r3, r2]
 8006e96:	0018      	movs	r0, r3
 8006e98:	f7fb f83c 	bl	8001f14 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2202      	movs	r2, #2
 8006ea0:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	225c      	movs	r2, #92	@ 0x5c
 8006ea6:	5a9a      	ldrh	r2, [r3, r2]
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	215e      	movs	r1, #94	@ 0x5e
 8006eac:	5a5b      	ldrh	r3, [r3, r1]
 8006eae:	b29b      	uxth	r3, r3
 8006eb0:	1ad3      	subs	r3, r2, r3
 8006eb2:	b29a      	uxth	r2, r3
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	0011      	movs	r1, r2
 8006eb8:	0018      	movs	r0, r3
 8006eba:	f000 f90d 	bl	80070d8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006ebe:	e0ed      	b.n	800709c <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	225c      	movs	r2, #92	@ 0x5c
 8006ec4:	5a99      	ldrh	r1, [r3, r2]
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	225e      	movs	r2, #94	@ 0x5e
 8006eca:	5a9b      	ldrh	r3, [r3, r2]
 8006ecc:	b29a      	uxth	r2, r3
 8006ece:	208e      	movs	r0, #142	@ 0x8e
 8006ed0:	183b      	adds	r3, r7, r0
 8006ed2:	1a8a      	subs	r2, r1, r2
 8006ed4:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	225e      	movs	r2, #94	@ 0x5e
 8006eda:	5a9b      	ldrh	r3, [r3, r2]
 8006edc:	b29b      	uxth	r3, r3
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d100      	bne.n	8006ee4 <HAL_UART_IRQHandler+0x478>
 8006ee2:	e0dd      	b.n	80070a0 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8006ee4:	183b      	adds	r3, r7, r0
 8006ee6:	881b      	ldrh	r3, [r3, #0]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d100      	bne.n	8006eee <HAL_UART_IRQHandler+0x482>
 8006eec:	e0d8      	b.n	80070a0 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006eee:	f3ef 8310 	mrs	r3, PRIMASK
 8006ef2:	60fb      	str	r3, [r7, #12]
  return(result);
 8006ef4:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006ef6:	2488      	movs	r4, #136	@ 0x88
 8006ef8:	193a      	adds	r2, r7, r4
 8006efa:	6013      	str	r3, [r2, #0]
 8006efc:	2301      	movs	r3, #1
 8006efe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f00:	693b      	ldr	r3, [r7, #16]
 8006f02:	f383 8810 	msr	PRIMASK, r3
}
 8006f06:	46c0      	nop			@ (mov r8, r8)
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	681a      	ldr	r2, [r3, #0]
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4967      	ldr	r1, [pc, #412]	@ (80070b0 <HAL_UART_IRQHandler+0x644>)
 8006f14:	400a      	ands	r2, r1
 8006f16:	601a      	str	r2, [r3, #0]
 8006f18:	193b      	adds	r3, r7, r4
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f1e:	697b      	ldr	r3, [r7, #20]
 8006f20:	f383 8810 	msr	PRIMASK, r3
}
 8006f24:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f26:	f3ef 8310 	mrs	r3, PRIMASK
 8006f2a:	61bb      	str	r3, [r7, #24]
  return(result);
 8006f2c:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006f2e:	2484      	movs	r4, #132	@ 0x84
 8006f30:	193a      	adds	r2, r7, r4
 8006f32:	6013      	str	r3, [r2, #0]
 8006f34:	2301      	movs	r3, #1
 8006f36:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f38:	69fb      	ldr	r3, [r7, #28]
 8006f3a:	f383 8810 	msr	PRIMASK, r3
}
 8006f3e:	46c0      	nop			@ (mov r8, r8)
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	689a      	ldr	r2, [r3, #8]
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	495a      	ldr	r1, [pc, #360]	@ (80070b4 <HAL_UART_IRQHandler+0x648>)
 8006f4c:	400a      	ands	r2, r1
 8006f4e:	609a      	str	r2, [r3, #8]
 8006f50:	193b      	adds	r3, r7, r4
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f56:	6a3b      	ldr	r3, [r7, #32]
 8006f58:	f383 8810 	msr	PRIMASK, r3
}
 8006f5c:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	228c      	movs	r2, #140	@ 0x8c
 8006f62:	2120      	movs	r1, #32
 8006f64:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	2200      	movs	r2, #0
 8006f6a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2200      	movs	r2, #0
 8006f70:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f72:	f3ef 8310 	mrs	r3, PRIMASK
 8006f76:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8006f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f7a:	2480      	movs	r4, #128	@ 0x80
 8006f7c:	193a      	adds	r2, r7, r4
 8006f7e:	6013      	str	r3, [r2, #0]
 8006f80:	2301      	movs	r3, #1
 8006f82:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f86:	f383 8810 	msr	PRIMASK, r3
}
 8006f8a:	46c0      	nop			@ (mov r8, r8)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	681a      	ldr	r2, [r3, #0]
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	2110      	movs	r1, #16
 8006f98:	438a      	bics	r2, r1
 8006f9a:	601a      	str	r2, [r3, #0]
 8006f9c:	193b      	adds	r3, r7, r4
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fa4:	f383 8810 	msr	PRIMASK, r3
}
 8006fa8:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	2202      	movs	r2, #2
 8006fae:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006fb0:	183b      	adds	r3, r7, r0
 8006fb2:	881a      	ldrh	r2, [r3, #0]
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	0011      	movs	r1, r2
 8006fb8:	0018      	movs	r0, r3
 8006fba:	f000 f88d 	bl	80070d8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006fbe:	e06f      	b.n	80070a0 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006fc0:	23a4      	movs	r3, #164	@ 0xa4
 8006fc2:	18fb      	adds	r3, r7, r3
 8006fc4:	681a      	ldr	r2, [r3, #0]
 8006fc6:	2380      	movs	r3, #128	@ 0x80
 8006fc8:	035b      	lsls	r3, r3, #13
 8006fca:	4013      	ands	r3, r2
 8006fcc:	d010      	beq.n	8006ff0 <HAL_UART_IRQHandler+0x584>
 8006fce:	239c      	movs	r3, #156	@ 0x9c
 8006fd0:	18fb      	adds	r3, r7, r3
 8006fd2:	681a      	ldr	r2, [r3, #0]
 8006fd4:	2380      	movs	r3, #128	@ 0x80
 8006fd6:	03db      	lsls	r3, r3, #15
 8006fd8:	4013      	ands	r3, r2
 8006fda:	d009      	beq.n	8006ff0 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	2280      	movs	r2, #128	@ 0x80
 8006fe2:	0352      	lsls	r2, r2, #13
 8006fe4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	0018      	movs	r0, r3
 8006fea:	f000 fe4e 	bl	8007c8a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006fee:	e05a      	b.n	80070a6 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006ff0:	23a4      	movs	r3, #164	@ 0xa4
 8006ff2:	18fb      	adds	r3, r7, r3
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	2280      	movs	r2, #128	@ 0x80
 8006ff8:	4013      	ands	r3, r2
 8006ffa:	d016      	beq.n	800702a <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006ffc:	23a0      	movs	r3, #160	@ 0xa0
 8006ffe:	18fb      	adds	r3, r7, r3
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	2280      	movs	r2, #128	@ 0x80
 8007004:	4013      	ands	r3, r2
 8007006:	d106      	bne.n	8007016 <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007008:	239c      	movs	r3, #156	@ 0x9c
 800700a:	18fb      	adds	r3, r7, r3
 800700c:	681a      	ldr	r2, [r3, #0]
 800700e:	2380      	movs	r3, #128	@ 0x80
 8007010:	041b      	lsls	r3, r3, #16
 8007012:	4013      	ands	r3, r2
 8007014:	d009      	beq.n	800702a <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800701a:	2b00      	cmp	r3, #0
 800701c:	d042      	beq.n	80070a4 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007022:	687a      	ldr	r2, [r7, #4]
 8007024:	0010      	movs	r0, r2
 8007026:	4798      	blx	r3
    }
    return;
 8007028:	e03c      	b.n	80070a4 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800702a:	23a4      	movs	r3, #164	@ 0xa4
 800702c:	18fb      	adds	r3, r7, r3
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	2240      	movs	r2, #64	@ 0x40
 8007032:	4013      	ands	r3, r2
 8007034:	d00a      	beq.n	800704c <HAL_UART_IRQHandler+0x5e0>
 8007036:	23a0      	movs	r3, #160	@ 0xa0
 8007038:	18fb      	adds	r3, r7, r3
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	2240      	movs	r2, #64	@ 0x40
 800703e:	4013      	ands	r3, r2
 8007040:	d004      	beq.n	800704c <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	0018      	movs	r0, r3
 8007046:	f000 fdf4 	bl	8007c32 <UART_EndTransmit_IT>
    return;
 800704a:	e02c      	b.n	80070a6 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800704c:	23a4      	movs	r3, #164	@ 0xa4
 800704e:	18fb      	adds	r3, r7, r3
 8007050:	681a      	ldr	r2, [r3, #0]
 8007052:	2380      	movs	r3, #128	@ 0x80
 8007054:	041b      	lsls	r3, r3, #16
 8007056:	4013      	ands	r3, r2
 8007058:	d00b      	beq.n	8007072 <HAL_UART_IRQHandler+0x606>
 800705a:	23a0      	movs	r3, #160	@ 0xa0
 800705c:	18fb      	adds	r3, r7, r3
 800705e:	681a      	ldr	r2, [r3, #0]
 8007060:	2380      	movs	r3, #128	@ 0x80
 8007062:	05db      	lsls	r3, r3, #23
 8007064:	4013      	ands	r3, r2
 8007066:	d004      	beq.n	8007072 <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	0018      	movs	r0, r3
 800706c:	f000 fe1d 	bl	8007caa <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007070:	e019      	b.n	80070a6 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007072:	23a4      	movs	r3, #164	@ 0xa4
 8007074:	18fb      	adds	r3, r7, r3
 8007076:	681a      	ldr	r2, [r3, #0]
 8007078:	2380      	movs	r3, #128	@ 0x80
 800707a:	045b      	lsls	r3, r3, #17
 800707c:	4013      	ands	r3, r2
 800707e:	d012      	beq.n	80070a6 <HAL_UART_IRQHandler+0x63a>
 8007080:	23a0      	movs	r3, #160	@ 0xa0
 8007082:	18fb      	adds	r3, r7, r3
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	2b00      	cmp	r3, #0
 8007088:	da0d      	bge.n	80070a6 <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	0018      	movs	r0, r3
 800708e:	f000 fe04 	bl	8007c9a <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007092:	e008      	b.n	80070a6 <HAL_UART_IRQHandler+0x63a>
      return;
 8007094:	46c0      	nop			@ (mov r8, r8)
 8007096:	e006      	b.n	80070a6 <HAL_UART_IRQHandler+0x63a>
    return;
 8007098:	46c0      	nop			@ (mov r8, r8)
 800709a:	e004      	b.n	80070a6 <HAL_UART_IRQHandler+0x63a>
      return;
 800709c:	46c0      	nop			@ (mov r8, r8)
 800709e:	e002      	b.n	80070a6 <HAL_UART_IRQHandler+0x63a>
      return;
 80070a0:	46c0      	nop			@ (mov r8, r8)
 80070a2:	e000      	b.n	80070a6 <HAL_UART_IRQHandler+0x63a>
    return;
 80070a4:	46c0      	nop			@ (mov r8, r8)
  }
}
 80070a6:	46bd      	mov	sp, r7
 80070a8:	b02a      	add	sp, #168	@ 0xa8
 80070aa:	bdb0      	pop	{r4, r5, r7, pc}
 80070ac:	fffffeff 	.word	0xfffffeff
 80070b0:	fffffedf 	.word	0xfffffedf
 80070b4:	effffffe 	.word	0xeffffffe

080070b8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	b082      	sub	sp, #8
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80070c0:	46c0      	nop			@ (mov r8, r8)
 80070c2:	46bd      	mov	sp, r7
 80070c4:	b002      	add	sp, #8
 80070c6:	bd80      	pop	{r7, pc}

080070c8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80070c8:	b580      	push	{r7, lr}
 80070ca:	b082      	sub	sp, #8
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80070d0:	46c0      	nop			@ (mov r8, r8)
 80070d2:	46bd      	mov	sp, r7
 80070d4:	b002      	add	sp, #8
 80070d6:	bd80      	pop	{r7, pc}

080070d8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80070d8:	b580      	push	{r7, lr}
 80070da:	b082      	sub	sp, #8
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
 80070e0:	000a      	movs	r2, r1
 80070e2:	1cbb      	adds	r3, r7, #2
 80070e4:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80070e6:	46c0      	nop			@ (mov r8, r8)
 80070e8:	46bd      	mov	sp, r7
 80070ea:	b002      	add	sp, #8
 80070ec:	bd80      	pop	{r7, pc}
	...

080070f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80070f0:	b5b0      	push	{r4, r5, r7, lr}
 80070f2:	b090      	sub	sp, #64	@ 0x40
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80070f8:	231a      	movs	r3, #26
 80070fa:	2220      	movs	r2, #32
 80070fc:	189b      	adds	r3, r3, r2
 80070fe:	19db      	adds	r3, r3, r7
 8007100:	2200      	movs	r2, #0
 8007102:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007106:	689a      	ldr	r2, [r3, #8]
 8007108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800710a:	691b      	ldr	r3, [r3, #16]
 800710c:	431a      	orrs	r2, r3
 800710e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007110:	695b      	ldr	r3, [r3, #20]
 8007112:	431a      	orrs	r2, r3
 8007114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007116:	69db      	ldr	r3, [r3, #28]
 8007118:	4313      	orrs	r3, r2
 800711a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800711c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	4ac1      	ldr	r2, [pc, #772]	@ (8007428 <UART_SetConfig+0x338>)
 8007124:	4013      	ands	r3, r2
 8007126:	0019      	movs	r1, r3
 8007128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800712a:	681a      	ldr	r2, [r3, #0]
 800712c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800712e:	430b      	orrs	r3, r1
 8007130:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	685b      	ldr	r3, [r3, #4]
 8007138:	4abc      	ldr	r2, [pc, #752]	@ (800742c <UART_SetConfig+0x33c>)
 800713a:	4013      	ands	r3, r2
 800713c:	0018      	movs	r0, r3
 800713e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007140:	68d9      	ldr	r1, [r3, #12]
 8007142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007144:	681a      	ldr	r2, [r3, #0]
 8007146:	0003      	movs	r3, r0
 8007148:	430b      	orrs	r3, r1
 800714a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800714c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800714e:	699b      	ldr	r3, [r3, #24]
 8007150:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	4ab6      	ldr	r2, [pc, #728]	@ (8007430 <UART_SetConfig+0x340>)
 8007158:	4293      	cmp	r3, r2
 800715a:	d009      	beq.n	8007170 <UART_SetConfig+0x80>
 800715c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	4ab4      	ldr	r2, [pc, #720]	@ (8007434 <UART_SetConfig+0x344>)
 8007162:	4293      	cmp	r3, r2
 8007164:	d004      	beq.n	8007170 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007168:	6a1b      	ldr	r3, [r3, #32]
 800716a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800716c:	4313      	orrs	r3, r2
 800716e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	689b      	ldr	r3, [r3, #8]
 8007176:	4ab0      	ldr	r2, [pc, #704]	@ (8007438 <UART_SetConfig+0x348>)
 8007178:	4013      	ands	r3, r2
 800717a:	0019      	movs	r1, r3
 800717c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800717e:	681a      	ldr	r2, [r3, #0]
 8007180:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007182:	430b      	orrs	r3, r1
 8007184:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800718c:	220f      	movs	r2, #15
 800718e:	4393      	bics	r3, r2
 8007190:	0018      	movs	r0, r3
 8007192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007194:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8007196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007198:	681a      	ldr	r2, [r3, #0]
 800719a:	0003      	movs	r3, r0
 800719c:	430b      	orrs	r3, r1
 800719e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80071a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	4aa5      	ldr	r2, [pc, #660]	@ (800743c <UART_SetConfig+0x34c>)
 80071a6:	4293      	cmp	r3, r2
 80071a8:	d131      	bne.n	800720e <UART_SetConfig+0x11e>
 80071aa:	4ba5      	ldr	r3, [pc, #660]	@ (8007440 <UART_SetConfig+0x350>)
 80071ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071ae:	2203      	movs	r2, #3
 80071b0:	4013      	ands	r3, r2
 80071b2:	2b03      	cmp	r3, #3
 80071b4:	d01d      	beq.n	80071f2 <UART_SetConfig+0x102>
 80071b6:	d823      	bhi.n	8007200 <UART_SetConfig+0x110>
 80071b8:	2b02      	cmp	r3, #2
 80071ba:	d00c      	beq.n	80071d6 <UART_SetConfig+0xe6>
 80071bc:	d820      	bhi.n	8007200 <UART_SetConfig+0x110>
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d002      	beq.n	80071c8 <UART_SetConfig+0xd8>
 80071c2:	2b01      	cmp	r3, #1
 80071c4:	d00e      	beq.n	80071e4 <UART_SetConfig+0xf4>
 80071c6:	e01b      	b.n	8007200 <UART_SetConfig+0x110>
 80071c8:	231b      	movs	r3, #27
 80071ca:	2220      	movs	r2, #32
 80071cc:	189b      	adds	r3, r3, r2
 80071ce:	19db      	adds	r3, r3, r7
 80071d0:	2200      	movs	r2, #0
 80071d2:	701a      	strb	r2, [r3, #0]
 80071d4:	e154      	b.n	8007480 <UART_SetConfig+0x390>
 80071d6:	231b      	movs	r3, #27
 80071d8:	2220      	movs	r2, #32
 80071da:	189b      	adds	r3, r3, r2
 80071dc:	19db      	adds	r3, r3, r7
 80071de:	2202      	movs	r2, #2
 80071e0:	701a      	strb	r2, [r3, #0]
 80071e2:	e14d      	b.n	8007480 <UART_SetConfig+0x390>
 80071e4:	231b      	movs	r3, #27
 80071e6:	2220      	movs	r2, #32
 80071e8:	189b      	adds	r3, r3, r2
 80071ea:	19db      	adds	r3, r3, r7
 80071ec:	2204      	movs	r2, #4
 80071ee:	701a      	strb	r2, [r3, #0]
 80071f0:	e146      	b.n	8007480 <UART_SetConfig+0x390>
 80071f2:	231b      	movs	r3, #27
 80071f4:	2220      	movs	r2, #32
 80071f6:	189b      	adds	r3, r3, r2
 80071f8:	19db      	adds	r3, r3, r7
 80071fa:	2208      	movs	r2, #8
 80071fc:	701a      	strb	r2, [r3, #0]
 80071fe:	e13f      	b.n	8007480 <UART_SetConfig+0x390>
 8007200:	231b      	movs	r3, #27
 8007202:	2220      	movs	r2, #32
 8007204:	189b      	adds	r3, r3, r2
 8007206:	19db      	adds	r3, r3, r7
 8007208:	2210      	movs	r2, #16
 800720a:	701a      	strb	r2, [r3, #0]
 800720c:	e138      	b.n	8007480 <UART_SetConfig+0x390>
 800720e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	4a8c      	ldr	r2, [pc, #560]	@ (8007444 <UART_SetConfig+0x354>)
 8007214:	4293      	cmp	r3, r2
 8007216:	d131      	bne.n	800727c <UART_SetConfig+0x18c>
 8007218:	4b89      	ldr	r3, [pc, #548]	@ (8007440 <UART_SetConfig+0x350>)
 800721a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800721c:	220c      	movs	r2, #12
 800721e:	4013      	ands	r3, r2
 8007220:	2b0c      	cmp	r3, #12
 8007222:	d01d      	beq.n	8007260 <UART_SetConfig+0x170>
 8007224:	d823      	bhi.n	800726e <UART_SetConfig+0x17e>
 8007226:	2b08      	cmp	r3, #8
 8007228:	d00c      	beq.n	8007244 <UART_SetConfig+0x154>
 800722a:	d820      	bhi.n	800726e <UART_SetConfig+0x17e>
 800722c:	2b00      	cmp	r3, #0
 800722e:	d002      	beq.n	8007236 <UART_SetConfig+0x146>
 8007230:	2b04      	cmp	r3, #4
 8007232:	d00e      	beq.n	8007252 <UART_SetConfig+0x162>
 8007234:	e01b      	b.n	800726e <UART_SetConfig+0x17e>
 8007236:	231b      	movs	r3, #27
 8007238:	2220      	movs	r2, #32
 800723a:	189b      	adds	r3, r3, r2
 800723c:	19db      	adds	r3, r3, r7
 800723e:	2200      	movs	r2, #0
 8007240:	701a      	strb	r2, [r3, #0]
 8007242:	e11d      	b.n	8007480 <UART_SetConfig+0x390>
 8007244:	231b      	movs	r3, #27
 8007246:	2220      	movs	r2, #32
 8007248:	189b      	adds	r3, r3, r2
 800724a:	19db      	adds	r3, r3, r7
 800724c:	2202      	movs	r2, #2
 800724e:	701a      	strb	r2, [r3, #0]
 8007250:	e116      	b.n	8007480 <UART_SetConfig+0x390>
 8007252:	231b      	movs	r3, #27
 8007254:	2220      	movs	r2, #32
 8007256:	189b      	adds	r3, r3, r2
 8007258:	19db      	adds	r3, r3, r7
 800725a:	2204      	movs	r2, #4
 800725c:	701a      	strb	r2, [r3, #0]
 800725e:	e10f      	b.n	8007480 <UART_SetConfig+0x390>
 8007260:	231b      	movs	r3, #27
 8007262:	2220      	movs	r2, #32
 8007264:	189b      	adds	r3, r3, r2
 8007266:	19db      	adds	r3, r3, r7
 8007268:	2208      	movs	r2, #8
 800726a:	701a      	strb	r2, [r3, #0]
 800726c:	e108      	b.n	8007480 <UART_SetConfig+0x390>
 800726e:	231b      	movs	r3, #27
 8007270:	2220      	movs	r2, #32
 8007272:	189b      	adds	r3, r3, r2
 8007274:	19db      	adds	r3, r3, r7
 8007276:	2210      	movs	r2, #16
 8007278:	701a      	strb	r2, [r3, #0]
 800727a:	e101      	b.n	8007480 <UART_SetConfig+0x390>
 800727c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4a71      	ldr	r2, [pc, #452]	@ (8007448 <UART_SetConfig+0x358>)
 8007282:	4293      	cmp	r3, r2
 8007284:	d131      	bne.n	80072ea <UART_SetConfig+0x1fa>
 8007286:	4b6e      	ldr	r3, [pc, #440]	@ (8007440 <UART_SetConfig+0x350>)
 8007288:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800728a:	2230      	movs	r2, #48	@ 0x30
 800728c:	4013      	ands	r3, r2
 800728e:	2b30      	cmp	r3, #48	@ 0x30
 8007290:	d01d      	beq.n	80072ce <UART_SetConfig+0x1de>
 8007292:	d823      	bhi.n	80072dc <UART_SetConfig+0x1ec>
 8007294:	2b20      	cmp	r3, #32
 8007296:	d00c      	beq.n	80072b2 <UART_SetConfig+0x1c2>
 8007298:	d820      	bhi.n	80072dc <UART_SetConfig+0x1ec>
 800729a:	2b00      	cmp	r3, #0
 800729c:	d002      	beq.n	80072a4 <UART_SetConfig+0x1b4>
 800729e:	2b10      	cmp	r3, #16
 80072a0:	d00e      	beq.n	80072c0 <UART_SetConfig+0x1d0>
 80072a2:	e01b      	b.n	80072dc <UART_SetConfig+0x1ec>
 80072a4:	231b      	movs	r3, #27
 80072a6:	2220      	movs	r2, #32
 80072a8:	189b      	adds	r3, r3, r2
 80072aa:	19db      	adds	r3, r3, r7
 80072ac:	2200      	movs	r2, #0
 80072ae:	701a      	strb	r2, [r3, #0]
 80072b0:	e0e6      	b.n	8007480 <UART_SetConfig+0x390>
 80072b2:	231b      	movs	r3, #27
 80072b4:	2220      	movs	r2, #32
 80072b6:	189b      	adds	r3, r3, r2
 80072b8:	19db      	adds	r3, r3, r7
 80072ba:	2202      	movs	r2, #2
 80072bc:	701a      	strb	r2, [r3, #0]
 80072be:	e0df      	b.n	8007480 <UART_SetConfig+0x390>
 80072c0:	231b      	movs	r3, #27
 80072c2:	2220      	movs	r2, #32
 80072c4:	189b      	adds	r3, r3, r2
 80072c6:	19db      	adds	r3, r3, r7
 80072c8:	2204      	movs	r2, #4
 80072ca:	701a      	strb	r2, [r3, #0]
 80072cc:	e0d8      	b.n	8007480 <UART_SetConfig+0x390>
 80072ce:	231b      	movs	r3, #27
 80072d0:	2220      	movs	r2, #32
 80072d2:	189b      	adds	r3, r3, r2
 80072d4:	19db      	adds	r3, r3, r7
 80072d6:	2208      	movs	r2, #8
 80072d8:	701a      	strb	r2, [r3, #0]
 80072da:	e0d1      	b.n	8007480 <UART_SetConfig+0x390>
 80072dc:	231b      	movs	r3, #27
 80072de:	2220      	movs	r2, #32
 80072e0:	189b      	adds	r3, r3, r2
 80072e2:	19db      	adds	r3, r3, r7
 80072e4:	2210      	movs	r2, #16
 80072e6:	701a      	strb	r2, [r3, #0]
 80072e8:	e0ca      	b.n	8007480 <UART_SetConfig+0x390>
 80072ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	4a57      	ldr	r2, [pc, #348]	@ (800744c <UART_SetConfig+0x35c>)
 80072f0:	4293      	cmp	r3, r2
 80072f2:	d106      	bne.n	8007302 <UART_SetConfig+0x212>
 80072f4:	231b      	movs	r3, #27
 80072f6:	2220      	movs	r2, #32
 80072f8:	189b      	adds	r3, r3, r2
 80072fa:	19db      	adds	r3, r3, r7
 80072fc:	2200      	movs	r2, #0
 80072fe:	701a      	strb	r2, [r3, #0]
 8007300:	e0be      	b.n	8007480 <UART_SetConfig+0x390>
 8007302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	4a52      	ldr	r2, [pc, #328]	@ (8007450 <UART_SetConfig+0x360>)
 8007308:	4293      	cmp	r3, r2
 800730a:	d106      	bne.n	800731a <UART_SetConfig+0x22a>
 800730c:	231b      	movs	r3, #27
 800730e:	2220      	movs	r2, #32
 8007310:	189b      	adds	r3, r3, r2
 8007312:	19db      	adds	r3, r3, r7
 8007314:	2200      	movs	r2, #0
 8007316:	701a      	strb	r2, [r3, #0]
 8007318:	e0b2      	b.n	8007480 <UART_SetConfig+0x390>
 800731a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	4a4d      	ldr	r2, [pc, #308]	@ (8007454 <UART_SetConfig+0x364>)
 8007320:	4293      	cmp	r3, r2
 8007322:	d106      	bne.n	8007332 <UART_SetConfig+0x242>
 8007324:	231b      	movs	r3, #27
 8007326:	2220      	movs	r2, #32
 8007328:	189b      	adds	r3, r3, r2
 800732a:	19db      	adds	r3, r3, r7
 800732c:	2200      	movs	r2, #0
 800732e:	701a      	strb	r2, [r3, #0]
 8007330:	e0a6      	b.n	8007480 <UART_SetConfig+0x390>
 8007332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	4a3e      	ldr	r2, [pc, #248]	@ (8007430 <UART_SetConfig+0x340>)
 8007338:	4293      	cmp	r3, r2
 800733a:	d13e      	bne.n	80073ba <UART_SetConfig+0x2ca>
 800733c:	4b40      	ldr	r3, [pc, #256]	@ (8007440 <UART_SetConfig+0x350>)
 800733e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007340:	23c0      	movs	r3, #192	@ 0xc0
 8007342:	011b      	lsls	r3, r3, #4
 8007344:	4013      	ands	r3, r2
 8007346:	22c0      	movs	r2, #192	@ 0xc0
 8007348:	0112      	lsls	r2, r2, #4
 800734a:	4293      	cmp	r3, r2
 800734c:	d027      	beq.n	800739e <UART_SetConfig+0x2ae>
 800734e:	22c0      	movs	r2, #192	@ 0xc0
 8007350:	0112      	lsls	r2, r2, #4
 8007352:	4293      	cmp	r3, r2
 8007354:	d82a      	bhi.n	80073ac <UART_SetConfig+0x2bc>
 8007356:	2280      	movs	r2, #128	@ 0x80
 8007358:	0112      	lsls	r2, r2, #4
 800735a:	4293      	cmp	r3, r2
 800735c:	d011      	beq.n	8007382 <UART_SetConfig+0x292>
 800735e:	2280      	movs	r2, #128	@ 0x80
 8007360:	0112      	lsls	r2, r2, #4
 8007362:	4293      	cmp	r3, r2
 8007364:	d822      	bhi.n	80073ac <UART_SetConfig+0x2bc>
 8007366:	2b00      	cmp	r3, #0
 8007368:	d004      	beq.n	8007374 <UART_SetConfig+0x284>
 800736a:	2280      	movs	r2, #128	@ 0x80
 800736c:	00d2      	lsls	r2, r2, #3
 800736e:	4293      	cmp	r3, r2
 8007370:	d00e      	beq.n	8007390 <UART_SetConfig+0x2a0>
 8007372:	e01b      	b.n	80073ac <UART_SetConfig+0x2bc>
 8007374:	231b      	movs	r3, #27
 8007376:	2220      	movs	r2, #32
 8007378:	189b      	adds	r3, r3, r2
 800737a:	19db      	adds	r3, r3, r7
 800737c:	2200      	movs	r2, #0
 800737e:	701a      	strb	r2, [r3, #0]
 8007380:	e07e      	b.n	8007480 <UART_SetConfig+0x390>
 8007382:	231b      	movs	r3, #27
 8007384:	2220      	movs	r2, #32
 8007386:	189b      	adds	r3, r3, r2
 8007388:	19db      	adds	r3, r3, r7
 800738a:	2202      	movs	r2, #2
 800738c:	701a      	strb	r2, [r3, #0]
 800738e:	e077      	b.n	8007480 <UART_SetConfig+0x390>
 8007390:	231b      	movs	r3, #27
 8007392:	2220      	movs	r2, #32
 8007394:	189b      	adds	r3, r3, r2
 8007396:	19db      	adds	r3, r3, r7
 8007398:	2204      	movs	r2, #4
 800739a:	701a      	strb	r2, [r3, #0]
 800739c:	e070      	b.n	8007480 <UART_SetConfig+0x390>
 800739e:	231b      	movs	r3, #27
 80073a0:	2220      	movs	r2, #32
 80073a2:	189b      	adds	r3, r3, r2
 80073a4:	19db      	adds	r3, r3, r7
 80073a6:	2208      	movs	r2, #8
 80073a8:	701a      	strb	r2, [r3, #0]
 80073aa:	e069      	b.n	8007480 <UART_SetConfig+0x390>
 80073ac:	231b      	movs	r3, #27
 80073ae:	2220      	movs	r2, #32
 80073b0:	189b      	adds	r3, r3, r2
 80073b2:	19db      	adds	r3, r3, r7
 80073b4:	2210      	movs	r2, #16
 80073b6:	701a      	strb	r2, [r3, #0]
 80073b8:	e062      	b.n	8007480 <UART_SetConfig+0x390>
 80073ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	4a1d      	ldr	r2, [pc, #116]	@ (8007434 <UART_SetConfig+0x344>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d157      	bne.n	8007474 <UART_SetConfig+0x384>
 80073c4:	4b1e      	ldr	r3, [pc, #120]	@ (8007440 <UART_SetConfig+0x350>)
 80073c6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80073c8:	23c0      	movs	r3, #192	@ 0xc0
 80073ca:	009b      	lsls	r3, r3, #2
 80073cc:	4013      	ands	r3, r2
 80073ce:	22c0      	movs	r2, #192	@ 0xc0
 80073d0:	0092      	lsls	r2, r2, #2
 80073d2:	4293      	cmp	r3, r2
 80073d4:	d040      	beq.n	8007458 <UART_SetConfig+0x368>
 80073d6:	22c0      	movs	r2, #192	@ 0xc0
 80073d8:	0092      	lsls	r2, r2, #2
 80073da:	4293      	cmp	r3, r2
 80073dc:	d843      	bhi.n	8007466 <UART_SetConfig+0x376>
 80073de:	2280      	movs	r2, #128	@ 0x80
 80073e0:	0092      	lsls	r2, r2, #2
 80073e2:	4293      	cmp	r3, r2
 80073e4:	d011      	beq.n	800740a <UART_SetConfig+0x31a>
 80073e6:	2280      	movs	r2, #128	@ 0x80
 80073e8:	0092      	lsls	r2, r2, #2
 80073ea:	4293      	cmp	r3, r2
 80073ec:	d83b      	bhi.n	8007466 <UART_SetConfig+0x376>
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d004      	beq.n	80073fc <UART_SetConfig+0x30c>
 80073f2:	2280      	movs	r2, #128	@ 0x80
 80073f4:	0052      	lsls	r2, r2, #1
 80073f6:	4293      	cmp	r3, r2
 80073f8:	d00e      	beq.n	8007418 <UART_SetConfig+0x328>
 80073fa:	e034      	b.n	8007466 <UART_SetConfig+0x376>
 80073fc:	231b      	movs	r3, #27
 80073fe:	2220      	movs	r2, #32
 8007400:	189b      	adds	r3, r3, r2
 8007402:	19db      	adds	r3, r3, r7
 8007404:	2200      	movs	r2, #0
 8007406:	701a      	strb	r2, [r3, #0]
 8007408:	e03a      	b.n	8007480 <UART_SetConfig+0x390>
 800740a:	231b      	movs	r3, #27
 800740c:	2220      	movs	r2, #32
 800740e:	189b      	adds	r3, r3, r2
 8007410:	19db      	adds	r3, r3, r7
 8007412:	2202      	movs	r2, #2
 8007414:	701a      	strb	r2, [r3, #0]
 8007416:	e033      	b.n	8007480 <UART_SetConfig+0x390>
 8007418:	231b      	movs	r3, #27
 800741a:	2220      	movs	r2, #32
 800741c:	189b      	adds	r3, r3, r2
 800741e:	19db      	adds	r3, r3, r7
 8007420:	2204      	movs	r2, #4
 8007422:	701a      	strb	r2, [r3, #0]
 8007424:	e02c      	b.n	8007480 <UART_SetConfig+0x390>
 8007426:	46c0      	nop			@ (mov r8, r8)
 8007428:	cfff69f3 	.word	0xcfff69f3
 800742c:	ffffcfff 	.word	0xffffcfff
 8007430:	40008000 	.word	0x40008000
 8007434:	40008400 	.word	0x40008400
 8007438:	11fff4ff 	.word	0x11fff4ff
 800743c:	40013800 	.word	0x40013800
 8007440:	40021000 	.word	0x40021000
 8007444:	40004400 	.word	0x40004400
 8007448:	40004800 	.word	0x40004800
 800744c:	40004c00 	.word	0x40004c00
 8007450:	40005000 	.word	0x40005000
 8007454:	40013c00 	.word	0x40013c00
 8007458:	231b      	movs	r3, #27
 800745a:	2220      	movs	r2, #32
 800745c:	189b      	adds	r3, r3, r2
 800745e:	19db      	adds	r3, r3, r7
 8007460:	2208      	movs	r2, #8
 8007462:	701a      	strb	r2, [r3, #0]
 8007464:	e00c      	b.n	8007480 <UART_SetConfig+0x390>
 8007466:	231b      	movs	r3, #27
 8007468:	2220      	movs	r2, #32
 800746a:	189b      	adds	r3, r3, r2
 800746c:	19db      	adds	r3, r3, r7
 800746e:	2210      	movs	r2, #16
 8007470:	701a      	strb	r2, [r3, #0]
 8007472:	e005      	b.n	8007480 <UART_SetConfig+0x390>
 8007474:	231b      	movs	r3, #27
 8007476:	2220      	movs	r2, #32
 8007478:	189b      	adds	r3, r3, r2
 800747a:	19db      	adds	r3, r3, r7
 800747c:	2210      	movs	r2, #16
 800747e:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	4ac1      	ldr	r2, [pc, #772]	@ (800778c <UART_SetConfig+0x69c>)
 8007486:	4293      	cmp	r3, r2
 8007488:	d005      	beq.n	8007496 <UART_SetConfig+0x3a6>
 800748a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	4ac0      	ldr	r2, [pc, #768]	@ (8007790 <UART_SetConfig+0x6a0>)
 8007490:	4293      	cmp	r3, r2
 8007492:	d000      	beq.n	8007496 <UART_SetConfig+0x3a6>
 8007494:	e093      	b.n	80075be <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007496:	231b      	movs	r3, #27
 8007498:	2220      	movs	r2, #32
 800749a:	189b      	adds	r3, r3, r2
 800749c:	19db      	adds	r3, r3, r7
 800749e:	781b      	ldrb	r3, [r3, #0]
 80074a0:	2b08      	cmp	r3, #8
 80074a2:	d015      	beq.n	80074d0 <UART_SetConfig+0x3e0>
 80074a4:	dc18      	bgt.n	80074d8 <UART_SetConfig+0x3e8>
 80074a6:	2b04      	cmp	r3, #4
 80074a8:	d00d      	beq.n	80074c6 <UART_SetConfig+0x3d6>
 80074aa:	dc15      	bgt.n	80074d8 <UART_SetConfig+0x3e8>
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d002      	beq.n	80074b6 <UART_SetConfig+0x3c6>
 80074b0:	2b02      	cmp	r3, #2
 80074b2:	d005      	beq.n	80074c0 <UART_SetConfig+0x3d0>
 80074b4:	e010      	b.n	80074d8 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80074b6:	f7fd fedd 	bl	8005274 <HAL_RCC_GetPCLK1Freq>
 80074ba:	0003      	movs	r3, r0
 80074bc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80074be:	e014      	b.n	80074ea <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80074c0:	4bb4      	ldr	r3, [pc, #720]	@ (8007794 <UART_SetConfig+0x6a4>)
 80074c2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80074c4:	e011      	b.n	80074ea <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80074c6:	f7fd fe49 	bl	800515c <HAL_RCC_GetSysClockFreq>
 80074ca:	0003      	movs	r3, r0
 80074cc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80074ce:	e00c      	b.n	80074ea <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80074d0:	2380      	movs	r3, #128	@ 0x80
 80074d2:	021b      	lsls	r3, r3, #8
 80074d4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80074d6:	e008      	b.n	80074ea <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 80074d8:	2300      	movs	r3, #0
 80074da:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 80074dc:	231a      	movs	r3, #26
 80074de:	2220      	movs	r2, #32
 80074e0:	189b      	adds	r3, r3, r2
 80074e2:	19db      	adds	r3, r3, r7
 80074e4:	2201      	movs	r2, #1
 80074e6:	701a      	strb	r2, [r3, #0]
        break;
 80074e8:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80074ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d100      	bne.n	80074f2 <UART_SetConfig+0x402>
 80074f0:	e135      	b.n	800775e <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80074f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074f4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80074f6:	4ba8      	ldr	r3, [pc, #672]	@ (8007798 <UART_SetConfig+0x6a8>)
 80074f8:	0052      	lsls	r2, r2, #1
 80074fa:	5ad3      	ldrh	r3, [r2, r3]
 80074fc:	0019      	movs	r1, r3
 80074fe:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8007500:	f7f8 fe1c 	bl	800013c <__udivsi3>
 8007504:	0003      	movs	r3, r0
 8007506:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800750a:	685a      	ldr	r2, [r3, #4]
 800750c:	0013      	movs	r3, r2
 800750e:	005b      	lsls	r3, r3, #1
 8007510:	189b      	adds	r3, r3, r2
 8007512:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007514:	429a      	cmp	r2, r3
 8007516:	d305      	bcc.n	8007524 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800751a:	685b      	ldr	r3, [r3, #4]
 800751c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800751e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007520:	429a      	cmp	r2, r3
 8007522:	d906      	bls.n	8007532 <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 8007524:	231a      	movs	r3, #26
 8007526:	2220      	movs	r2, #32
 8007528:	189b      	adds	r3, r3, r2
 800752a:	19db      	adds	r3, r3, r7
 800752c:	2201      	movs	r2, #1
 800752e:	701a      	strb	r2, [r3, #0]
 8007530:	e044      	b.n	80075bc <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007532:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007534:	61bb      	str	r3, [r7, #24]
 8007536:	2300      	movs	r3, #0
 8007538:	61fb      	str	r3, [r7, #28]
 800753a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800753c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800753e:	4b96      	ldr	r3, [pc, #600]	@ (8007798 <UART_SetConfig+0x6a8>)
 8007540:	0052      	lsls	r2, r2, #1
 8007542:	5ad3      	ldrh	r3, [r2, r3]
 8007544:	613b      	str	r3, [r7, #16]
 8007546:	2300      	movs	r3, #0
 8007548:	617b      	str	r3, [r7, #20]
 800754a:	693a      	ldr	r2, [r7, #16]
 800754c:	697b      	ldr	r3, [r7, #20]
 800754e:	69b8      	ldr	r0, [r7, #24]
 8007550:	69f9      	ldr	r1, [r7, #28]
 8007552:	f7f8 ff69 	bl	8000428 <__aeabi_uldivmod>
 8007556:	0002      	movs	r2, r0
 8007558:	000b      	movs	r3, r1
 800755a:	0e11      	lsrs	r1, r2, #24
 800755c:	021d      	lsls	r5, r3, #8
 800755e:	430d      	orrs	r5, r1
 8007560:	0214      	lsls	r4, r2, #8
 8007562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007564:	685b      	ldr	r3, [r3, #4]
 8007566:	085b      	lsrs	r3, r3, #1
 8007568:	60bb      	str	r3, [r7, #8]
 800756a:	2300      	movs	r3, #0
 800756c:	60fb      	str	r3, [r7, #12]
 800756e:	68b8      	ldr	r0, [r7, #8]
 8007570:	68f9      	ldr	r1, [r7, #12]
 8007572:	1900      	adds	r0, r0, r4
 8007574:	4169      	adcs	r1, r5
 8007576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007578:	685b      	ldr	r3, [r3, #4]
 800757a:	603b      	str	r3, [r7, #0]
 800757c:	2300      	movs	r3, #0
 800757e:	607b      	str	r3, [r7, #4]
 8007580:	683a      	ldr	r2, [r7, #0]
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	f7f8 ff50 	bl	8000428 <__aeabi_uldivmod>
 8007588:	0002      	movs	r2, r0
 800758a:	000b      	movs	r3, r1
 800758c:	0013      	movs	r3, r2
 800758e:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007590:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007592:	23c0      	movs	r3, #192	@ 0xc0
 8007594:	009b      	lsls	r3, r3, #2
 8007596:	429a      	cmp	r2, r3
 8007598:	d309      	bcc.n	80075ae <UART_SetConfig+0x4be>
 800759a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800759c:	2380      	movs	r3, #128	@ 0x80
 800759e:	035b      	lsls	r3, r3, #13
 80075a0:	429a      	cmp	r2, r3
 80075a2:	d204      	bcs.n	80075ae <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 80075a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80075aa:	60da      	str	r2, [r3, #12]
 80075ac:	e006      	b.n	80075bc <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 80075ae:	231a      	movs	r3, #26
 80075b0:	2220      	movs	r2, #32
 80075b2:	189b      	adds	r3, r3, r2
 80075b4:	19db      	adds	r3, r3, r7
 80075b6:	2201      	movs	r2, #1
 80075b8:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 80075ba:	e0d0      	b.n	800775e <UART_SetConfig+0x66e>
 80075bc:	e0cf      	b.n	800775e <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80075be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075c0:	69da      	ldr	r2, [r3, #28]
 80075c2:	2380      	movs	r3, #128	@ 0x80
 80075c4:	021b      	lsls	r3, r3, #8
 80075c6:	429a      	cmp	r2, r3
 80075c8:	d000      	beq.n	80075cc <UART_SetConfig+0x4dc>
 80075ca:	e070      	b.n	80076ae <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 80075cc:	231b      	movs	r3, #27
 80075ce:	2220      	movs	r2, #32
 80075d0:	189b      	adds	r3, r3, r2
 80075d2:	19db      	adds	r3, r3, r7
 80075d4:	781b      	ldrb	r3, [r3, #0]
 80075d6:	2b08      	cmp	r3, #8
 80075d8:	d015      	beq.n	8007606 <UART_SetConfig+0x516>
 80075da:	dc18      	bgt.n	800760e <UART_SetConfig+0x51e>
 80075dc:	2b04      	cmp	r3, #4
 80075de:	d00d      	beq.n	80075fc <UART_SetConfig+0x50c>
 80075e0:	dc15      	bgt.n	800760e <UART_SetConfig+0x51e>
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d002      	beq.n	80075ec <UART_SetConfig+0x4fc>
 80075e6:	2b02      	cmp	r3, #2
 80075e8:	d005      	beq.n	80075f6 <UART_SetConfig+0x506>
 80075ea:	e010      	b.n	800760e <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80075ec:	f7fd fe42 	bl	8005274 <HAL_RCC_GetPCLK1Freq>
 80075f0:	0003      	movs	r3, r0
 80075f2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80075f4:	e014      	b.n	8007620 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80075f6:	4b67      	ldr	r3, [pc, #412]	@ (8007794 <UART_SetConfig+0x6a4>)
 80075f8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80075fa:	e011      	b.n	8007620 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80075fc:	f7fd fdae 	bl	800515c <HAL_RCC_GetSysClockFreq>
 8007600:	0003      	movs	r3, r0
 8007602:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007604:	e00c      	b.n	8007620 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007606:	2380      	movs	r3, #128	@ 0x80
 8007608:	021b      	lsls	r3, r3, #8
 800760a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800760c:	e008      	b.n	8007620 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 800760e:	2300      	movs	r3, #0
 8007610:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8007612:	231a      	movs	r3, #26
 8007614:	2220      	movs	r2, #32
 8007616:	189b      	adds	r3, r3, r2
 8007618:	19db      	adds	r3, r3, r7
 800761a:	2201      	movs	r2, #1
 800761c:	701a      	strb	r2, [r3, #0]
        break;
 800761e:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007620:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007622:	2b00      	cmp	r3, #0
 8007624:	d100      	bne.n	8007628 <UART_SetConfig+0x538>
 8007626:	e09a      	b.n	800775e <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800762a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800762c:	4b5a      	ldr	r3, [pc, #360]	@ (8007798 <UART_SetConfig+0x6a8>)
 800762e:	0052      	lsls	r2, r2, #1
 8007630:	5ad3      	ldrh	r3, [r2, r3]
 8007632:	0019      	movs	r1, r3
 8007634:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8007636:	f7f8 fd81 	bl	800013c <__udivsi3>
 800763a:	0003      	movs	r3, r0
 800763c:	005a      	lsls	r2, r3, #1
 800763e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007640:	685b      	ldr	r3, [r3, #4]
 8007642:	085b      	lsrs	r3, r3, #1
 8007644:	18d2      	adds	r2, r2, r3
 8007646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007648:	685b      	ldr	r3, [r3, #4]
 800764a:	0019      	movs	r1, r3
 800764c:	0010      	movs	r0, r2
 800764e:	f7f8 fd75 	bl	800013c <__udivsi3>
 8007652:	0003      	movs	r3, r0
 8007654:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007658:	2b0f      	cmp	r3, #15
 800765a:	d921      	bls.n	80076a0 <UART_SetConfig+0x5b0>
 800765c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800765e:	2380      	movs	r3, #128	@ 0x80
 8007660:	025b      	lsls	r3, r3, #9
 8007662:	429a      	cmp	r2, r3
 8007664:	d21c      	bcs.n	80076a0 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007668:	b29a      	uxth	r2, r3
 800766a:	200e      	movs	r0, #14
 800766c:	2420      	movs	r4, #32
 800766e:	1903      	adds	r3, r0, r4
 8007670:	19db      	adds	r3, r3, r7
 8007672:	210f      	movs	r1, #15
 8007674:	438a      	bics	r2, r1
 8007676:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800767a:	085b      	lsrs	r3, r3, #1
 800767c:	b29b      	uxth	r3, r3
 800767e:	2207      	movs	r2, #7
 8007680:	4013      	ands	r3, r2
 8007682:	b299      	uxth	r1, r3
 8007684:	1903      	adds	r3, r0, r4
 8007686:	19db      	adds	r3, r3, r7
 8007688:	1902      	adds	r2, r0, r4
 800768a:	19d2      	adds	r2, r2, r7
 800768c:	8812      	ldrh	r2, [r2, #0]
 800768e:	430a      	orrs	r2, r1
 8007690:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8007692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	1902      	adds	r2, r0, r4
 8007698:	19d2      	adds	r2, r2, r7
 800769a:	8812      	ldrh	r2, [r2, #0]
 800769c:	60da      	str	r2, [r3, #12]
 800769e:	e05e      	b.n	800775e <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 80076a0:	231a      	movs	r3, #26
 80076a2:	2220      	movs	r2, #32
 80076a4:	189b      	adds	r3, r3, r2
 80076a6:	19db      	adds	r3, r3, r7
 80076a8:	2201      	movs	r2, #1
 80076aa:	701a      	strb	r2, [r3, #0]
 80076ac:	e057      	b.n	800775e <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 80076ae:	231b      	movs	r3, #27
 80076b0:	2220      	movs	r2, #32
 80076b2:	189b      	adds	r3, r3, r2
 80076b4:	19db      	adds	r3, r3, r7
 80076b6:	781b      	ldrb	r3, [r3, #0]
 80076b8:	2b08      	cmp	r3, #8
 80076ba:	d015      	beq.n	80076e8 <UART_SetConfig+0x5f8>
 80076bc:	dc18      	bgt.n	80076f0 <UART_SetConfig+0x600>
 80076be:	2b04      	cmp	r3, #4
 80076c0:	d00d      	beq.n	80076de <UART_SetConfig+0x5ee>
 80076c2:	dc15      	bgt.n	80076f0 <UART_SetConfig+0x600>
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d002      	beq.n	80076ce <UART_SetConfig+0x5de>
 80076c8:	2b02      	cmp	r3, #2
 80076ca:	d005      	beq.n	80076d8 <UART_SetConfig+0x5e8>
 80076cc:	e010      	b.n	80076f0 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80076ce:	f7fd fdd1 	bl	8005274 <HAL_RCC_GetPCLK1Freq>
 80076d2:	0003      	movs	r3, r0
 80076d4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80076d6:	e014      	b.n	8007702 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80076d8:	4b2e      	ldr	r3, [pc, #184]	@ (8007794 <UART_SetConfig+0x6a4>)
 80076da:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80076dc:	e011      	b.n	8007702 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80076de:	f7fd fd3d 	bl	800515c <HAL_RCC_GetSysClockFreq>
 80076e2:	0003      	movs	r3, r0
 80076e4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80076e6:	e00c      	b.n	8007702 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80076e8:	2380      	movs	r3, #128	@ 0x80
 80076ea:	021b      	lsls	r3, r3, #8
 80076ec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80076ee:	e008      	b.n	8007702 <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 80076f0:	2300      	movs	r3, #0
 80076f2:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 80076f4:	231a      	movs	r3, #26
 80076f6:	2220      	movs	r2, #32
 80076f8:	189b      	adds	r3, r3, r2
 80076fa:	19db      	adds	r3, r3, r7
 80076fc:	2201      	movs	r2, #1
 80076fe:	701a      	strb	r2, [r3, #0]
        break;
 8007700:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8007702:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007704:	2b00      	cmp	r3, #0
 8007706:	d02a      	beq.n	800775e <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800770a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800770c:	4b22      	ldr	r3, [pc, #136]	@ (8007798 <UART_SetConfig+0x6a8>)
 800770e:	0052      	lsls	r2, r2, #1
 8007710:	5ad3      	ldrh	r3, [r2, r3]
 8007712:	0019      	movs	r1, r3
 8007714:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8007716:	f7f8 fd11 	bl	800013c <__udivsi3>
 800771a:	0003      	movs	r3, r0
 800771c:	001a      	movs	r2, r3
 800771e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007720:	685b      	ldr	r3, [r3, #4]
 8007722:	085b      	lsrs	r3, r3, #1
 8007724:	18d2      	adds	r2, r2, r3
 8007726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007728:	685b      	ldr	r3, [r3, #4]
 800772a:	0019      	movs	r1, r3
 800772c:	0010      	movs	r0, r2
 800772e:	f7f8 fd05 	bl	800013c <__udivsi3>
 8007732:	0003      	movs	r3, r0
 8007734:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007738:	2b0f      	cmp	r3, #15
 800773a:	d90a      	bls.n	8007752 <UART_SetConfig+0x662>
 800773c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800773e:	2380      	movs	r3, #128	@ 0x80
 8007740:	025b      	lsls	r3, r3, #9
 8007742:	429a      	cmp	r2, r3
 8007744:	d205      	bcs.n	8007752 <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007748:	b29a      	uxth	r2, r3
 800774a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	60da      	str	r2, [r3, #12]
 8007750:	e005      	b.n	800775e <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8007752:	231a      	movs	r3, #26
 8007754:	2220      	movs	r2, #32
 8007756:	189b      	adds	r3, r3, r2
 8007758:	19db      	adds	r3, r3, r7
 800775a:	2201      	movs	r2, #1
 800775c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800775e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007760:	226a      	movs	r2, #106	@ 0x6a
 8007762:	2101      	movs	r1, #1
 8007764:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8007766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007768:	2268      	movs	r2, #104	@ 0x68
 800776a:	2101      	movs	r1, #1
 800776c:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800776e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007770:	2200      	movs	r2, #0
 8007772:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007776:	2200      	movs	r2, #0
 8007778:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800777a:	231a      	movs	r3, #26
 800777c:	2220      	movs	r2, #32
 800777e:	189b      	adds	r3, r3, r2
 8007780:	19db      	adds	r3, r3, r7
 8007782:	781b      	ldrb	r3, [r3, #0]
}
 8007784:	0018      	movs	r0, r3
 8007786:	46bd      	mov	sp, r7
 8007788:	b010      	add	sp, #64	@ 0x40
 800778a:	bdb0      	pop	{r4, r5, r7, pc}
 800778c:	40008000 	.word	0x40008000
 8007790:	40008400 	.word	0x40008400
 8007794:	00f42400 	.word	0x00f42400
 8007798:	0800e150 	.word	0x0800e150

0800779c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800779c:	b580      	push	{r7, lr}
 800779e:	b082      	sub	sp, #8
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077a8:	2208      	movs	r2, #8
 80077aa:	4013      	ands	r3, r2
 80077ac:	d00b      	beq.n	80077c6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	685b      	ldr	r3, [r3, #4]
 80077b4:	4a4a      	ldr	r2, [pc, #296]	@ (80078e0 <UART_AdvFeatureConfig+0x144>)
 80077b6:	4013      	ands	r3, r2
 80077b8:	0019      	movs	r1, r3
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	430a      	orrs	r2, r1
 80077c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077ca:	2201      	movs	r2, #1
 80077cc:	4013      	ands	r3, r2
 80077ce:	d00b      	beq.n	80077e8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	685b      	ldr	r3, [r3, #4]
 80077d6:	4a43      	ldr	r2, [pc, #268]	@ (80078e4 <UART_AdvFeatureConfig+0x148>)
 80077d8:	4013      	ands	r3, r2
 80077da:	0019      	movs	r1, r3
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	430a      	orrs	r2, r1
 80077e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077ec:	2202      	movs	r2, #2
 80077ee:	4013      	ands	r3, r2
 80077f0:	d00b      	beq.n	800780a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	685b      	ldr	r3, [r3, #4]
 80077f8:	4a3b      	ldr	r2, [pc, #236]	@ (80078e8 <UART_AdvFeatureConfig+0x14c>)
 80077fa:	4013      	ands	r3, r2
 80077fc:	0019      	movs	r1, r3
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	430a      	orrs	r2, r1
 8007808:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800780e:	2204      	movs	r2, #4
 8007810:	4013      	ands	r3, r2
 8007812:	d00b      	beq.n	800782c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	685b      	ldr	r3, [r3, #4]
 800781a:	4a34      	ldr	r2, [pc, #208]	@ (80078ec <UART_AdvFeatureConfig+0x150>)
 800781c:	4013      	ands	r3, r2
 800781e:	0019      	movs	r1, r3
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	430a      	orrs	r2, r1
 800782a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007830:	2210      	movs	r2, #16
 8007832:	4013      	ands	r3, r2
 8007834:	d00b      	beq.n	800784e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	689b      	ldr	r3, [r3, #8]
 800783c:	4a2c      	ldr	r2, [pc, #176]	@ (80078f0 <UART_AdvFeatureConfig+0x154>)
 800783e:	4013      	ands	r3, r2
 8007840:	0019      	movs	r1, r3
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	430a      	orrs	r2, r1
 800784c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007852:	2220      	movs	r2, #32
 8007854:	4013      	ands	r3, r2
 8007856:	d00b      	beq.n	8007870 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	689b      	ldr	r3, [r3, #8]
 800785e:	4a25      	ldr	r2, [pc, #148]	@ (80078f4 <UART_AdvFeatureConfig+0x158>)
 8007860:	4013      	ands	r3, r2
 8007862:	0019      	movs	r1, r3
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	430a      	orrs	r2, r1
 800786e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007874:	2240      	movs	r2, #64	@ 0x40
 8007876:	4013      	ands	r3, r2
 8007878:	d01d      	beq.n	80078b6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	685b      	ldr	r3, [r3, #4]
 8007880:	4a1d      	ldr	r2, [pc, #116]	@ (80078f8 <UART_AdvFeatureConfig+0x15c>)
 8007882:	4013      	ands	r3, r2
 8007884:	0019      	movs	r1, r3
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	430a      	orrs	r2, r1
 8007890:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007896:	2380      	movs	r3, #128	@ 0x80
 8007898:	035b      	lsls	r3, r3, #13
 800789a:	429a      	cmp	r2, r3
 800789c:	d10b      	bne.n	80078b6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	685b      	ldr	r3, [r3, #4]
 80078a4:	4a15      	ldr	r2, [pc, #84]	@ (80078fc <UART_AdvFeatureConfig+0x160>)
 80078a6:	4013      	ands	r3, r2
 80078a8:	0019      	movs	r1, r3
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	430a      	orrs	r2, r1
 80078b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078ba:	2280      	movs	r2, #128	@ 0x80
 80078bc:	4013      	ands	r3, r2
 80078be:	d00b      	beq.n	80078d8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	685b      	ldr	r3, [r3, #4]
 80078c6:	4a0e      	ldr	r2, [pc, #56]	@ (8007900 <UART_AdvFeatureConfig+0x164>)
 80078c8:	4013      	ands	r3, r2
 80078ca:	0019      	movs	r1, r3
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	430a      	orrs	r2, r1
 80078d6:	605a      	str	r2, [r3, #4]
  }
}
 80078d8:	46c0      	nop			@ (mov r8, r8)
 80078da:	46bd      	mov	sp, r7
 80078dc:	b002      	add	sp, #8
 80078de:	bd80      	pop	{r7, pc}
 80078e0:	ffff7fff 	.word	0xffff7fff
 80078e4:	fffdffff 	.word	0xfffdffff
 80078e8:	fffeffff 	.word	0xfffeffff
 80078ec:	fffbffff 	.word	0xfffbffff
 80078f0:	ffffefff 	.word	0xffffefff
 80078f4:	ffffdfff 	.word	0xffffdfff
 80078f8:	ffefffff 	.word	0xffefffff
 80078fc:	ff9fffff 	.word	0xff9fffff
 8007900:	fff7ffff 	.word	0xfff7ffff

08007904 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007904:	b580      	push	{r7, lr}
 8007906:	b092      	sub	sp, #72	@ 0x48
 8007908:	af02      	add	r7, sp, #8
 800790a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2290      	movs	r2, #144	@ 0x90
 8007910:	2100      	movs	r1, #0
 8007912:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007914:	f7fa f930 	bl	8001b78 <HAL_GetTick>
 8007918:	0003      	movs	r3, r0
 800791a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	2208      	movs	r2, #8
 8007924:	4013      	ands	r3, r2
 8007926:	2b08      	cmp	r3, #8
 8007928:	d12d      	bne.n	8007986 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800792a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800792c:	2280      	movs	r2, #128	@ 0x80
 800792e:	0391      	lsls	r1, r2, #14
 8007930:	6878      	ldr	r0, [r7, #4]
 8007932:	4a47      	ldr	r2, [pc, #284]	@ (8007a50 <UART_CheckIdleState+0x14c>)
 8007934:	9200      	str	r2, [sp, #0]
 8007936:	2200      	movs	r2, #0
 8007938:	f000 f88e 	bl	8007a58 <UART_WaitOnFlagUntilTimeout>
 800793c:	1e03      	subs	r3, r0, #0
 800793e:	d022      	beq.n	8007986 <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007940:	f3ef 8310 	mrs	r3, PRIMASK
 8007944:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8007946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007948:	63bb      	str	r3, [r7, #56]	@ 0x38
 800794a:	2301      	movs	r3, #1
 800794c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800794e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007950:	f383 8810 	msr	PRIMASK, r3
}
 8007954:	46c0      	nop			@ (mov r8, r8)
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	681a      	ldr	r2, [r3, #0]
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	2180      	movs	r1, #128	@ 0x80
 8007962:	438a      	bics	r2, r1
 8007964:	601a      	str	r2, [r3, #0]
 8007966:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007968:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800796a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800796c:	f383 8810 	msr	PRIMASK, r3
}
 8007970:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2288      	movs	r2, #136	@ 0x88
 8007976:	2120      	movs	r1, #32
 8007978:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2284      	movs	r2, #132	@ 0x84
 800797e:	2100      	movs	r1, #0
 8007980:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007982:	2303      	movs	r3, #3
 8007984:	e060      	b.n	8007a48 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	2204      	movs	r2, #4
 800798e:	4013      	ands	r3, r2
 8007990:	2b04      	cmp	r3, #4
 8007992:	d146      	bne.n	8007a22 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007994:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007996:	2280      	movs	r2, #128	@ 0x80
 8007998:	03d1      	lsls	r1, r2, #15
 800799a:	6878      	ldr	r0, [r7, #4]
 800799c:	4a2c      	ldr	r2, [pc, #176]	@ (8007a50 <UART_CheckIdleState+0x14c>)
 800799e:	9200      	str	r2, [sp, #0]
 80079a0:	2200      	movs	r2, #0
 80079a2:	f000 f859 	bl	8007a58 <UART_WaitOnFlagUntilTimeout>
 80079a6:	1e03      	subs	r3, r0, #0
 80079a8:	d03b      	beq.n	8007a22 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80079aa:	f3ef 8310 	mrs	r3, PRIMASK
 80079ae:	60fb      	str	r3, [r7, #12]
  return(result);
 80079b0:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80079b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80079b4:	2301      	movs	r3, #1
 80079b6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079b8:	693b      	ldr	r3, [r7, #16]
 80079ba:	f383 8810 	msr	PRIMASK, r3
}
 80079be:	46c0      	nop			@ (mov r8, r8)
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	681a      	ldr	r2, [r3, #0]
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	4922      	ldr	r1, [pc, #136]	@ (8007a54 <UART_CheckIdleState+0x150>)
 80079cc:	400a      	ands	r2, r1
 80079ce:	601a      	str	r2, [r3, #0]
 80079d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079d2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079d4:	697b      	ldr	r3, [r7, #20]
 80079d6:	f383 8810 	msr	PRIMASK, r3
}
 80079da:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80079dc:	f3ef 8310 	mrs	r3, PRIMASK
 80079e0:	61bb      	str	r3, [r7, #24]
  return(result);
 80079e2:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80079e6:	2301      	movs	r3, #1
 80079e8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079ea:	69fb      	ldr	r3, [r7, #28]
 80079ec:	f383 8810 	msr	PRIMASK, r3
}
 80079f0:	46c0      	nop			@ (mov r8, r8)
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	689a      	ldr	r2, [r3, #8]
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	2101      	movs	r1, #1
 80079fe:	438a      	bics	r2, r1
 8007a00:	609a      	str	r2, [r3, #8]
 8007a02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a04:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a06:	6a3b      	ldr	r3, [r7, #32]
 8007a08:	f383 8810 	msr	PRIMASK, r3
}
 8007a0c:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	228c      	movs	r2, #140	@ 0x8c
 8007a12:	2120      	movs	r1, #32
 8007a14:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	2284      	movs	r2, #132	@ 0x84
 8007a1a:	2100      	movs	r1, #0
 8007a1c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a1e:	2303      	movs	r3, #3
 8007a20:	e012      	b.n	8007a48 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2288      	movs	r2, #136	@ 0x88
 8007a26:	2120      	movs	r1, #32
 8007a28:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	228c      	movs	r2, #140	@ 0x8c
 8007a2e:	2120      	movs	r1, #32
 8007a30:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	2200      	movs	r2, #0
 8007a36:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	2284      	movs	r2, #132	@ 0x84
 8007a42:	2100      	movs	r1, #0
 8007a44:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007a46:	2300      	movs	r3, #0
}
 8007a48:	0018      	movs	r0, r3
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	b010      	add	sp, #64	@ 0x40
 8007a4e:	bd80      	pop	{r7, pc}
 8007a50:	01ffffff 	.word	0x01ffffff
 8007a54:	fffffedf 	.word	0xfffffedf

08007a58 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	b084      	sub	sp, #16
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	60f8      	str	r0, [r7, #12]
 8007a60:	60b9      	str	r1, [r7, #8]
 8007a62:	603b      	str	r3, [r7, #0]
 8007a64:	1dfb      	adds	r3, r7, #7
 8007a66:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a68:	e051      	b.n	8007b0e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a6a:	69bb      	ldr	r3, [r7, #24]
 8007a6c:	3301      	adds	r3, #1
 8007a6e:	d04e      	beq.n	8007b0e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a70:	f7fa f882 	bl	8001b78 <HAL_GetTick>
 8007a74:	0002      	movs	r2, r0
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	1ad3      	subs	r3, r2, r3
 8007a7a:	69ba      	ldr	r2, [r7, #24]
 8007a7c:	429a      	cmp	r2, r3
 8007a7e:	d302      	bcc.n	8007a86 <UART_WaitOnFlagUntilTimeout+0x2e>
 8007a80:	69bb      	ldr	r3, [r7, #24]
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d101      	bne.n	8007a8a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8007a86:	2303      	movs	r3, #3
 8007a88:	e051      	b.n	8007b2e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	2204      	movs	r2, #4
 8007a92:	4013      	ands	r3, r2
 8007a94:	d03b      	beq.n	8007b0e <UART_WaitOnFlagUntilTimeout+0xb6>
 8007a96:	68bb      	ldr	r3, [r7, #8]
 8007a98:	2b80      	cmp	r3, #128	@ 0x80
 8007a9a:	d038      	beq.n	8007b0e <UART_WaitOnFlagUntilTimeout+0xb6>
 8007a9c:	68bb      	ldr	r3, [r7, #8]
 8007a9e:	2b40      	cmp	r3, #64	@ 0x40
 8007aa0:	d035      	beq.n	8007b0e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	69db      	ldr	r3, [r3, #28]
 8007aa8:	2208      	movs	r2, #8
 8007aaa:	4013      	ands	r3, r2
 8007aac:	2b08      	cmp	r3, #8
 8007aae:	d111      	bne.n	8007ad4 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	2208      	movs	r2, #8
 8007ab6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	0018      	movs	r0, r3
 8007abc:	f000 f83c 	bl	8007b38 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	2290      	movs	r2, #144	@ 0x90
 8007ac4:	2108      	movs	r1, #8
 8007ac6:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	2284      	movs	r2, #132	@ 0x84
 8007acc:	2100      	movs	r1, #0
 8007ace:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8007ad0:	2301      	movs	r3, #1
 8007ad2:	e02c      	b.n	8007b2e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	69da      	ldr	r2, [r3, #28]
 8007ada:	2380      	movs	r3, #128	@ 0x80
 8007adc:	011b      	lsls	r3, r3, #4
 8007ade:	401a      	ands	r2, r3
 8007ae0:	2380      	movs	r3, #128	@ 0x80
 8007ae2:	011b      	lsls	r3, r3, #4
 8007ae4:	429a      	cmp	r2, r3
 8007ae6:	d112      	bne.n	8007b0e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	2280      	movs	r2, #128	@ 0x80
 8007aee:	0112      	lsls	r2, r2, #4
 8007af0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	0018      	movs	r0, r3
 8007af6:	f000 f81f 	bl	8007b38 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	2290      	movs	r2, #144	@ 0x90
 8007afe:	2120      	movs	r1, #32
 8007b00:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	2284      	movs	r2, #132	@ 0x84
 8007b06:	2100      	movs	r1, #0
 8007b08:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8007b0a:	2303      	movs	r3, #3
 8007b0c:	e00f      	b.n	8007b2e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	69db      	ldr	r3, [r3, #28]
 8007b14:	68ba      	ldr	r2, [r7, #8]
 8007b16:	4013      	ands	r3, r2
 8007b18:	68ba      	ldr	r2, [r7, #8]
 8007b1a:	1ad3      	subs	r3, r2, r3
 8007b1c:	425a      	negs	r2, r3
 8007b1e:	4153      	adcs	r3, r2
 8007b20:	b2db      	uxtb	r3, r3
 8007b22:	001a      	movs	r2, r3
 8007b24:	1dfb      	adds	r3, r7, #7
 8007b26:	781b      	ldrb	r3, [r3, #0]
 8007b28:	429a      	cmp	r2, r3
 8007b2a:	d09e      	beq.n	8007a6a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007b2c:	2300      	movs	r3, #0
}
 8007b2e:	0018      	movs	r0, r3
 8007b30:	46bd      	mov	sp, r7
 8007b32:	b004      	add	sp, #16
 8007b34:	bd80      	pop	{r7, pc}
	...

08007b38 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	b08e      	sub	sp, #56	@ 0x38
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b40:	f3ef 8310 	mrs	r3, PRIMASK
 8007b44:	617b      	str	r3, [r7, #20]
  return(result);
 8007b46:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007b48:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b4a:	2301      	movs	r3, #1
 8007b4c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b4e:	69bb      	ldr	r3, [r7, #24]
 8007b50:	f383 8810 	msr	PRIMASK, r3
}
 8007b54:	46c0      	nop			@ (mov r8, r8)
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	681a      	ldr	r2, [r3, #0]
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	4926      	ldr	r1, [pc, #152]	@ (8007bfc <UART_EndRxTransfer+0xc4>)
 8007b62:	400a      	ands	r2, r1
 8007b64:	601a      	str	r2, [r3, #0]
 8007b66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b68:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b6a:	69fb      	ldr	r3, [r7, #28]
 8007b6c:	f383 8810 	msr	PRIMASK, r3
}
 8007b70:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b72:	f3ef 8310 	mrs	r3, PRIMASK
 8007b76:	623b      	str	r3, [r7, #32]
  return(result);
 8007b78:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007b7a:	633b      	str	r3, [r7, #48]	@ 0x30
 8007b7c:	2301      	movs	r3, #1
 8007b7e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b82:	f383 8810 	msr	PRIMASK, r3
}
 8007b86:	46c0      	nop			@ (mov r8, r8)
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	689a      	ldr	r2, [r3, #8]
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	491b      	ldr	r1, [pc, #108]	@ (8007c00 <UART_EndRxTransfer+0xc8>)
 8007b94:	400a      	ands	r2, r1
 8007b96:	609a      	str	r2, [r3, #8]
 8007b98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b9e:	f383 8810 	msr	PRIMASK, r3
}
 8007ba2:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ba8:	2b01      	cmp	r3, #1
 8007baa:	d118      	bne.n	8007bde <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007bac:	f3ef 8310 	mrs	r3, PRIMASK
 8007bb0:	60bb      	str	r3, [r7, #8]
  return(result);
 8007bb2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007bb6:	2301      	movs	r3, #1
 8007bb8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	f383 8810 	msr	PRIMASK, r3
}
 8007bc0:	46c0      	nop			@ (mov r8, r8)
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	681a      	ldr	r2, [r3, #0]
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	2110      	movs	r1, #16
 8007bce:	438a      	bics	r2, r1
 8007bd0:	601a      	str	r2, [r3, #0]
 8007bd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bd4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007bd6:	693b      	ldr	r3, [r7, #16]
 8007bd8:	f383 8810 	msr	PRIMASK, r3
}
 8007bdc:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	228c      	movs	r2, #140	@ 0x8c
 8007be2:	2120      	movs	r1, #32
 8007be4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	2200      	movs	r2, #0
 8007bea:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2200      	movs	r2, #0
 8007bf0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007bf2:	46c0      	nop			@ (mov r8, r8)
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	b00e      	add	sp, #56	@ 0x38
 8007bf8:	bd80      	pop	{r7, pc}
 8007bfa:	46c0      	nop			@ (mov r8, r8)
 8007bfc:	fffffedf 	.word	0xfffffedf
 8007c00:	effffffe 	.word	0xeffffffe

08007c04 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007c04:	b580      	push	{r7, lr}
 8007c06:	b084      	sub	sp, #16
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c10:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	225e      	movs	r2, #94	@ 0x5e
 8007c16:	2100      	movs	r1, #0
 8007c18:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	2256      	movs	r2, #86	@ 0x56
 8007c1e:	2100      	movs	r1, #0
 8007c20:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	0018      	movs	r0, r3
 8007c26:	f7ff fa4f 	bl	80070c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007c2a:	46c0      	nop			@ (mov r8, r8)
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	b004      	add	sp, #16
 8007c30:	bd80      	pop	{r7, pc}

08007c32 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007c32:	b580      	push	{r7, lr}
 8007c34:	b086      	sub	sp, #24
 8007c36:	af00      	add	r7, sp, #0
 8007c38:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007c3a:	f3ef 8310 	mrs	r3, PRIMASK
 8007c3e:	60bb      	str	r3, [r7, #8]
  return(result);
 8007c40:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007c42:	617b      	str	r3, [r7, #20]
 8007c44:	2301      	movs	r3, #1
 8007c46:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	f383 8810 	msr	PRIMASK, r3
}
 8007c4e:	46c0      	nop			@ (mov r8, r8)
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	681a      	ldr	r2, [r3, #0]
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	2140      	movs	r1, #64	@ 0x40
 8007c5c:	438a      	bics	r2, r1
 8007c5e:	601a      	str	r2, [r3, #0]
 8007c60:	697b      	ldr	r3, [r7, #20]
 8007c62:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c64:	693b      	ldr	r3, [r7, #16]
 8007c66:	f383 8810 	msr	PRIMASK, r3
}
 8007c6a:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2288      	movs	r2, #136	@ 0x88
 8007c70:	2120      	movs	r1, #32
 8007c72:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2200      	movs	r2, #0
 8007c78:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	0018      	movs	r0, r3
 8007c7e:	f7ff fa1b 	bl	80070b8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007c82:	46c0      	nop			@ (mov r8, r8)
 8007c84:	46bd      	mov	sp, r7
 8007c86:	b006      	add	sp, #24
 8007c88:	bd80      	pop	{r7, pc}

08007c8a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007c8a:	b580      	push	{r7, lr}
 8007c8c:	b082      	sub	sp, #8
 8007c8e:	af00      	add	r7, sp, #0
 8007c90:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007c92:	46c0      	nop			@ (mov r8, r8)
 8007c94:	46bd      	mov	sp, r7
 8007c96:	b002      	add	sp, #8
 8007c98:	bd80      	pop	{r7, pc}

08007c9a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007c9a:	b580      	push	{r7, lr}
 8007c9c:	b082      	sub	sp, #8
 8007c9e:	af00      	add	r7, sp, #0
 8007ca0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007ca2:	46c0      	nop			@ (mov r8, r8)
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	b002      	add	sp, #8
 8007ca8:	bd80      	pop	{r7, pc}

08007caa <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007caa:	b580      	push	{r7, lr}
 8007cac:	b082      	sub	sp, #8
 8007cae:	af00      	add	r7, sp, #0
 8007cb0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007cb2:	46c0      	nop			@ (mov r8, r8)
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	b002      	add	sp, #8
 8007cb8:	bd80      	pop	{r7, pc}
	...

08007cbc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	b084      	sub	sp, #16
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2284      	movs	r2, #132	@ 0x84
 8007cc8:	5c9b      	ldrb	r3, [r3, r2]
 8007cca:	2b01      	cmp	r3, #1
 8007ccc:	d101      	bne.n	8007cd2 <HAL_UARTEx_DisableFifoMode+0x16>
 8007cce:	2302      	movs	r3, #2
 8007cd0:	e027      	b.n	8007d22 <HAL_UARTEx_DisableFifoMode+0x66>
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	2284      	movs	r2, #132	@ 0x84
 8007cd6:	2101      	movs	r1, #1
 8007cd8:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	2288      	movs	r2, #136	@ 0x88
 8007cde:	2124      	movs	r1, #36	@ 0x24
 8007ce0:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	681a      	ldr	r2, [r3, #0]
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	2101      	movs	r1, #1
 8007cf6:	438a      	bics	r2, r1
 8007cf8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	4a0b      	ldr	r2, [pc, #44]	@ (8007d2c <HAL_UARTEx_DisableFifoMode+0x70>)
 8007cfe:	4013      	ands	r3, r2
 8007d00:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	2200      	movs	r2, #0
 8007d06:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	68fa      	ldr	r2, [r7, #12]
 8007d0e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2288      	movs	r2, #136	@ 0x88
 8007d14:	2120      	movs	r1, #32
 8007d16:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2284      	movs	r2, #132	@ 0x84
 8007d1c:	2100      	movs	r1, #0
 8007d1e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007d20:	2300      	movs	r3, #0
}
 8007d22:	0018      	movs	r0, r3
 8007d24:	46bd      	mov	sp, r7
 8007d26:	b004      	add	sp, #16
 8007d28:	bd80      	pop	{r7, pc}
 8007d2a:	46c0      	nop			@ (mov r8, r8)
 8007d2c:	dfffffff 	.word	0xdfffffff

08007d30 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007d30:	b580      	push	{r7, lr}
 8007d32:	b084      	sub	sp, #16
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	6078      	str	r0, [r7, #4]
 8007d38:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2284      	movs	r2, #132	@ 0x84
 8007d3e:	5c9b      	ldrb	r3, [r3, r2]
 8007d40:	2b01      	cmp	r3, #1
 8007d42:	d101      	bne.n	8007d48 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007d44:	2302      	movs	r3, #2
 8007d46:	e02e      	b.n	8007da6 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2284      	movs	r2, #132	@ 0x84
 8007d4c:	2101      	movs	r1, #1
 8007d4e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2288      	movs	r2, #136	@ 0x88
 8007d54:	2124      	movs	r1, #36	@ 0x24
 8007d56:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	681a      	ldr	r2, [r3, #0]
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	2101      	movs	r1, #1
 8007d6c:	438a      	bics	r2, r1
 8007d6e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	689b      	ldr	r3, [r3, #8]
 8007d76:	00db      	lsls	r3, r3, #3
 8007d78:	08d9      	lsrs	r1, r3, #3
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	683a      	ldr	r2, [r7, #0]
 8007d80:	430a      	orrs	r2, r1
 8007d82:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	0018      	movs	r0, r3
 8007d88:	f000 f854 	bl	8007e34 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	68fa      	ldr	r2, [r7, #12]
 8007d92:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	2288      	movs	r2, #136	@ 0x88
 8007d98:	2120      	movs	r1, #32
 8007d9a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2284      	movs	r2, #132	@ 0x84
 8007da0:	2100      	movs	r1, #0
 8007da2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007da4:	2300      	movs	r3, #0
}
 8007da6:	0018      	movs	r0, r3
 8007da8:	46bd      	mov	sp, r7
 8007daa:	b004      	add	sp, #16
 8007dac:	bd80      	pop	{r7, pc}
	...

08007db0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b084      	sub	sp, #16
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	6078      	str	r0, [r7, #4]
 8007db8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	2284      	movs	r2, #132	@ 0x84
 8007dbe:	5c9b      	ldrb	r3, [r3, r2]
 8007dc0:	2b01      	cmp	r3, #1
 8007dc2:	d101      	bne.n	8007dc8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007dc4:	2302      	movs	r3, #2
 8007dc6:	e02f      	b.n	8007e28 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2284      	movs	r2, #132	@ 0x84
 8007dcc:	2101      	movs	r1, #1
 8007dce:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2288      	movs	r2, #136	@ 0x88
 8007dd4:	2124      	movs	r1, #36	@ 0x24
 8007dd6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	681a      	ldr	r2, [r3, #0]
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	2101      	movs	r1, #1
 8007dec:	438a      	bics	r2, r1
 8007dee:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	689b      	ldr	r3, [r3, #8]
 8007df6:	4a0e      	ldr	r2, [pc, #56]	@ (8007e30 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8007df8:	4013      	ands	r3, r2
 8007dfa:	0019      	movs	r1, r3
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	683a      	ldr	r2, [r7, #0]
 8007e02:	430a      	orrs	r2, r1
 8007e04:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	0018      	movs	r0, r3
 8007e0a:	f000 f813 	bl	8007e34 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	68fa      	ldr	r2, [r7, #12]
 8007e14:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	2288      	movs	r2, #136	@ 0x88
 8007e1a:	2120      	movs	r1, #32
 8007e1c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	2284      	movs	r2, #132	@ 0x84
 8007e22:	2100      	movs	r1, #0
 8007e24:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007e26:	2300      	movs	r3, #0
}
 8007e28:	0018      	movs	r0, r3
 8007e2a:	46bd      	mov	sp, r7
 8007e2c:	b004      	add	sp, #16
 8007e2e:	bd80      	pop	{r7, pc}
 8007e30:	f1ffffff 	.word	0xf1ffffff

08007e34 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007e34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007e36:	b085      	sub	sp, #20
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d108      	bne.n	8007e56 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	226a      	movs	r2, #106	@ 0x6a
 8007e48:	2101      	movs	r1, #1
 8007e4a:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2268      	movs	r2, #104	@ 0x68
 8007e50:	2101      	movs	r1, #1
 8007e52:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007e54:	e043      	b.n	8007ede <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007e56:	260f      	movs	r6, #15
 8007e58:	19bb      	adds	r3, r7, r6
 8007e5a:	2208      	movs	r2, #8
 8007e5c:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007e5e:	200e      	movs	r0, #14
 8007e60:	183b      	adds	r3, r7, r0
 8007e62:	2208      	movs	r2, #8
 8007e64:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	689b      	ldr	r3, [r3, #8]
 8007e6c:	0e5b      	lsrs	r3, r3, #25
 8007e6e:	b2da      	uxtb	r2, r3
 8007e70:	240d      	movs	r4, #13
 8007e72:	193b      	adds	r3, r7, r4
 8007e74:	2107      	movs	r1, #7
 8007e76:	400a      	ands	r2, r1
 8007e78:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	689b      	ldr	r3, [r3, #8]
 8007e80:	0f5b      	lsrs	r3, r3, #29
 8007e82:	b2da      	uxtb	r2, r3
 8007e84:	250c      	movs	r5, #12
 8007e86:	197b      	adds	r3, r7, r5
 8007e88:	2107      	movs	r1, #7
 8007e8a:	400a      	ands	r2, r1
 8007e8c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007e8e:	183b      	adds	r3, r7, r0
 8007e90:	781b      	ldrb	r3, [r3, #0]
 8007e92:	197a      	adds	r2, r7, r5
 8007e94:	7812      	ldrb	r2, [r2, #0]
 8007e96:	4914      	ldr	r1, [pc, #80]	@ (8007ee8 <UARTEx_SetNbDataToProcess+0xb4>)
 8007e98:	5c8a      	ldrb	r2, [r1, r2]
 8007e9a:	435a      	muls	r2, r3
 8007e9c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8007e9e:	197b      	adds	r3, r7, r5
 8007ea0:	781b      	ldrb	r3, [r3, #0]
 8007ea2:	4a12      	ldr	r2, [pc, #72]	@ (8007eec <UARTEx_SetNbDataToProcess+0xb8>)
 8007ea4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007ea6:	0019      	movs	r1, r3
 8007ea8:	f7f8 f9d2 	bl	8000250 <__divsi3>
 8007eac:	0003      	movs	r3, r0
 8007eae:	b299      	uxth	r1, r3
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	226a      	movs	r2, #106	@ 0x6a
 8007eb4:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007eb6:	19bb      	adds	r3, r7, r6
 8007eb8:	781b      	ldrb	r3, [r3, #0]
 8007eba:	193a      	adds	r2, r7, r4
 8007ebc:	7812      	ldrb	r2, [r2, #0]
 8007ebe:	490a      	ldr	r1, [pc, #40]	@ (8007ee8 <UARTEx_SetNbDataToProcess+0xb4>)
 8007ec0:	5c8a      	ldrb	r2, [r1, r2]
 8007ec2:	435a      	muls	r2, r3
 8007ec4:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8007ec6:	193b      	adds	r3, r7, r4
 8007ec8:	781b      	ldrb	r3, [r3, #0]
 8007eca:	4a08      	ldr	r2, [pc, #32]	@ (8007eec <UARTEx_SetNbDataToProcess+0xb8>)
 8007ecc:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007ece:	0019      	movs	r1, r3
 8007ed0:	f7f8 f9be 	bl	8000250 <__divsi3>
 8007ed4:	0003      	movs	r3, r0
 8007ed6:	b299      	uxth	r1, r3
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2268      	movs	r2, #104	@ 0x68
 8007edc:	5299      	strh	r1, [r3, r2]
}
 8007ede:	46c0      	nop			@ (mov r8, r8)
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	b005      	add	sp, #20
 8007ee4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ee6:	46c0      	nop			@ (mov r8, r8)
 8007ee8:	0800e168 	.word	0x0800e168
 8007eec:	0800e170 	.word	0x0800e170

08007ef0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_DRD_TypeDef *USBx)
{
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	b084      	sub	sp, #16
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2200      	movs	r2, #0
 8007efc:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007efe:	4b05      	ldr	r3, [pc, #20]	@ (8007f14 <USB_EnableGlobalInt+0x24>)
 8007f00:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = winterruptmask;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	68fa      	ldr	r2, [r7, #12]
 8007f06:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007f08:	2300      	movs	r3, #0
}
 8007f0a:	0018      	movs	r0, r3
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	b004      	add	sp, #16
 8007f10:	bd80      	pop	{r7, pc}
 8007f12:	46c0      	nop			@ (mov r8, r8)
 8007f14:	0000bf80 	.word	0x0000bf80

08007f18 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_DRD_TypeDef *USBx)
{
 8007f18:	b580      	push	{r7, lr}
 8007f1a:	b084      	sub	sp, #16
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007f20:	4b06      	ldr	r3, [pc, #24]	@ (8007f3c <USB_DisableGlobalInt+0x24>)
 8007f22:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f28:	68fa      	ldr	r2, [r7, #12]
 8007f2a:	43d2      	mvns	r2, r2
 8007f2c:	401a      	ands	r2, r3
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007f32:	2300      	movs	r3, #0
}
 8007f34:	0018      	movs	r0, r3
 8007f36:	46bd      	mov	sp, r7
 8007f38:	b004      	add	sp, #16
 8007f3a:	bd80      	pop	{r7, pc}
 8007f3c:	0000bf80 	.word	0x0000bf80

08007f40 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_DRD_TypeDef *USBx, USB_DRD_ModeTypeDef mode)
{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	b082      	sub	sp, #8
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	6078      	str	r0, [r7, #4]
 8007f48:	000a      	movs	r2, r1
 8007f4a:	1cfb      	adds	r3, r7, #3
 8007f4c:	701a      	strb	r2, [r3, #0]
  if (mode == USB_DEVICE_MODE)
 8007f4e:	1cfb      	adds	r3, r7, #3
 8007f50:	781b      	ldrb	r3, [r3, #0]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d106      	bne.n	8007f64 <USB_SetCurrentMode+0x24>
  {
    USBx->CNTR &= ~USB_CNTR_HOST;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f5a:	005b      	lsls	r3, r3, #1
 8007f5c:	085a      	lsrs	r2, r3, #1
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	641a      	str	r2, [r3, #64]	@ 0x40
 8007f62:	e00d      	b.n	8007f80 <USB_SetCurrentMode+0x40>
  }
  else if (mode == USB_HOST_MODE)
 8007f64:	1cfb      	adds	r3, r7, #3
 8007f66:	781b      	ldrb	r3, [r3, #0]
 8007f68:	2b01      	cmp	r3, #1
 8007f6a:	d107      	bne.n	8007f7c <USB_SetCurrentMode+0x3c>
  {
    USBx->CNTR |= USB_CNTR_HOST;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f70:	2280      	movs	r2, #128	@ 0x80
 8007f72:	0612      	lsls	r2, r2, #24
 8007f74:	431a      	orrs	r2, r3
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	641a      	str	r2, [r3, #64]	@ 0x40
 8007f7a:	e001      	b.n	8007f80 <USB_SetCurrentMode+0x40>
  }
  else
  {
    return HAL_ERROR;
 8007f7c:	2301      	movs	r3, #1
 8007f7e:	e000      	b.n	8007f82 <USB_SetCurrentMode+0x42>
  }

  return HAL_OK;
 8007f80:	2300      	movs	r3, #0
}
 8007f82:	0018      	movs	r0, r3
 8007f84:	46bd      	mov	sp, r7
 8007f86:	b002      	add	sp, #8
 8007f88:	bd80      	pop	{r7, pc}

08007f8a <USB_DevInit>:
  * @param  cfg  pointer to a USB_DRD_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg)
{
 8007f8a:	b084      	sub	sp, #16
 8007f8c:	b5b0      	push	{r4, r5, r7, lr}
 8007f8e:	b084      	sub	sp, #16
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	6078      	str	r0, [r7, #4]
 8007f94:	2004      	movs	r0, #4
 8007f96:	2420      	movs	r4, #32
 8007f98:	1900      	adds	r0, r0, r4
 8007f9a:	19c0      	adds	r0, r0, r7
 8007f9c:	6001      	str	r1, [r0, #0]
 8007f9e:	6042      	str	r2, [r0, #4]
 8007fa0:	6083      	str	r3, [r0, #8]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Force Reset */
  USBx->CNTR = USB_CNTR_USBRST;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2201      	movs	r2, #1
 8007fa6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Release Reset */
  USBx->CNTR &= ~USB_CNTR_USBRST;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fac:	2201      	movs	r2, #1
 8007fae:	4393      	bics	r3, r2
 8007fb0:	001a      	movs	r2, r3
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the Device Mode */
  ret = USB_SetCurrentMode(USBx, USB_DEVICE_MODE);
 8007fb6:	250f      	movs	r5, #15
 8007fb8:	197c      	adds	r4, r7, r5
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	2100      	movs	r1, #0
 8007fbe:	0018      	movs	r0, r3
 8007fc0:	f7ff ffbe 	bl	8007f40 <USB_SetCurrentMode>
 8007fc4:	0003      	movs	r3, r0
 8007fc6:	7023      	strb	r3, [r4, #0]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	2200      	movs	r2, #0
 8007fcc:	645a      	str	r2, [r3, #68]	@ 0x44

  return ret;
 8007fce:	197b      	adds	r3, r7, r5
 8007fd0:	781b      	ldrb	r3, [r3, #0]
}
 8007fd2:	0018      	movs	r0, r3
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	b004      	add	sp, #16
 8007fd8:	bcb0      	pop	{r4, r5, r7}
 8007fda:	bc08      	pop	{r3}
 8007fdc:	b004      	add	sp, #16
 8007fde:	4718      	bx	r3

08007fe0 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b09e      	sub	sp, #120	@ 0x78
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
 8007fe8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8007fea:	2377      	movs	r3, #119	@ 0x77
 8007fec:	18fb      	adds	r3, r7, r3
 8007fee:	2200      	movs	r2, #0
 8007ff0:	701a      	strb	r2, [r3, #0]
  uint32_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8007ff2:	687a      	ldr	r2, [r7, #4]
 8007ff4:	683b      	ldr	r3, [r7, #0]
 8007ff6:	781b      	ldrb	r3, [r3, #0]
 8007ff8:	009b      	lsls	r3, r3, #2
 8007ffa:	18d3      	adds	r3, r2, r3
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	4adc      	ldr	r2, [pc, #880]	@ (8008370 <USB_ActivateEndpoint+0x390>)
 8008000:	4013      	ands	r3, r2
 8008002:	673b      	str	r3, [r7, #112]	@ 0x70

  /* initialize Endpoint */
  switch (ep->type)
 8008004:	683b      	ldr	r3, [r7, #0]
 8008006:	78db      	ldrb	r3, [r3, #3]
 8008008:	2b03      	cmp	r3, #3
 800800a:	d00e      	beq.n	800802a <USB_ActivateEndpoint+0x4a>
 800800c:	dc19      	bgt.n	8008042 <USB_ActivateEndpoint+0x62>
 800800e:	2b02      	cmp	r3, #2
 8008010:	d01c      	beq.n	800804c <USB_ActivateEndpoint+0x6c>
 8008012:	dc16      	bgt.n	8008042 <USB_ActivateEndpoint+0x62>
 8008014:	2b00      	cmp	r3, #0
 8008016:	d002      	beq.n	800801e <USB_ActivateEndpoint+0x3e>
 8008018:	2b01      	cmp	r3, #1
 800801a:	d00c      	beq.n	8008036 <USB_ActivateEndpoint+0x56>
 800801c:	e011      	b.n	8008042 <USB_ActivateEndpoint+0x62>
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800801e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008020:	2280      	movs	r2, #128	@ 0x80
 8008022:	0092      	lsls	r2, r2, #2
 8008024:	4313      	orrs	r3, r2
 8008026:	673b      	str	r3, [r7, #112]	@ 0x70
      break;
 8008028:	e011      	b.n	800804e <USB_ActivateEndpoint+0x6e>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800802a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800802c:	22c0      	movs	r2, #192	@ 0xc0
 800802e:	00d2      	lsls	r2, r2, #3
 8008030:	4313      	orrs	r3, r2
 8008032:	673b      	str	r3, [r7, #112]	@ 0x70
      break;
 8008034:	e00b      	b.n	800804e <USB_ActivateEndpoint+0x6e>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8008036:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008038:	2280      	movs	r2, #128	@ 0x80
 800803a:	00d2      	lsls	r2, r2, #3
 800803c:	4313      	orrs	r3, r2
 800803e:	673b      	str	r3, [r7, #112]	@ 0x70
      break;
 8008040:	e005      	b.n	800804e <USB_ActivateEndpoint+0x6e>

    default:
      ret = HAL_ERROR;
 8008042:	2377      	movs	r3, #119	@ 0x77
 8008044:	18fb      	adds	r3, r7, r3
 8008046:	2201      	movs	r2, #1
 8008048:	701a      	strb	r2, [r3, #0]
      break;
 800804a:	e000      	b.n	800804e <USB_ActivateEndpoint+0x6e>
      break;
 800804c:	46c0      	nop			@ (mov r8, r8)
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_VTRX | USB_EP_VTTX));
 800804e:	687a      	ldr	r2, [r7, #4]
 8008050:	683b      	ldr	r3, [r7, #0]
 8008052:	781b      	ldrb	r3, [r3, #0]
 8008054:	009b      	lsls	r3, r3, #2
 8008056:	18d3      	adds	r3, r2, r3
 8008058:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800805a:	49c6      	ldr	r1, [pc, #792]	@ (8008374 <USB_ActivateEndpoint+0x394>)
 800805c:	430a      	orrs	r2, r1
 800805e:	601a      	str	r2, [r3, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8008060:	687a      	ldr	r2, [r7, #4]
 8008062:	683b      	ldr	r3, [r7, #0]
 8008064:	781b      	ldrb	r3, [r3, #0]
 8008066:	009b      	lsls	r3, r3, #2
 8008068:	18d3      	adds	r3, r2, r3
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	4ac2      	ldr	r2, [pc, #776]	@ (8008378 <USB_ActivateEndpoint+0x398>)
 800806e:	4013      	ands	r3, r2
 8008070:	683a      	ldr	r2, [r7, #0]
 8008072:	7812      	ldrb	r2, [r2, #0]
 8008074:	4313      	orrs	r3, r2
 8008076:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008078:	687a      	ldr	r2, [r7, #4]
 800807a:	683b      	ldr	r3, [r7, #0]
 800807c:	781b      	ldrb	r3, [r3, #0]
 800807e:	009b      	lsls	r3, r3, #2
 8008080:	18d3      	adds	r3, r2, r3
 8008082:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8008084:	49bb      	ldr	r1, [pc, #748]	@ (8008374 <USB_ActivateEndpoint+0x394>)
 8008086:	430a      	orrs	r2, r1
 8008088:	601a      	str	r2, [r3, #0]

  if (ep->doublebuffer == 0U)
 800808a:	683b      	ldr	r3, [r7, #0]
 800808c:	7b1b      	ldrb	r3, [r3, #12]
 800808e:	2b00      	cmp	r3, #0
 8008090:	d000      	beq.n	8008094 <USB_ActivateEndpoint+0xb4>
 8008092:	e155      	b.n	8008340 <USB_ActivateEndpoint+0x360>
  {
    if (ep->is_in != 0U)
 8008094:	683b      	ldr	r3, [r7, #0]
 8008096:	785b      	ldrb	r3, [r3, #1]
 8008098:	2b00      	cmp	r3, #0
 800809a:	d06e      	beq.n	800817a <USB_ActivateEndpoint+0x19a>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800809c:	683b      	ldr	r3, [r7, #0]
 800809e:	781b      	ldrb	r3, [r3, #0]
 80080a0:	00db      	lsls	r3, r3, #3
 80080a2:	4ab6      	ldr	r2, [pc, #728]	@ (800837c <USB_ActivateEndpoint+0x39c>)
 80080a4:	4694      	mov	ip, r2
 80080a6:	4463      	add	r3, ip
 80080a8:	681a      	ldr	r2, [r3, #0]
 80080aa:	683b      	ldr	r3, [r7, #0]
 80080ac:	781b      	ldrb	r3, [r3, #0]
 80080ae:	00db      	lsls	r3, r3, #3
 80080b0:	49b2      	ldr	r1, [pc, #712]	@ (800837c <USB_ActivateEndpoint+0x39c>)
 80080b2:	468c      	mov	ip, r1
 80080b4:	4463      	add	r3, ip
 80080b6:	0c12      	lsrs	r2, r2, #16
 80080b8:	0412      	lsls	r2, r2, #16
 80080ba:	601a      	str	r2, [r3, #0]
 80080bc:	683b      	ldr	r3, [r7, #0]
 80080be:	781b      	ldrb	r3, [r3, #0]
 80080c0:	00db      	lsls	r3, r3, #3
 80080c2:	4aae      	ldr	r2, [pc, #696]	@ (800837c <USB_ActivateEndpoint+0x39c>)
 80080c4:	4694      	mov	ip, r2
 80080c6:	4463      	add	r3, ip
 80080c8:	6819      	ldr	r1, [r3, #0]
 80080ca:	683b      	ldr	r3, [r7, #0]
 80080cc:	88db      	ldrh	r3, [r3, #6]
 80080ce:	089b      	lsrs	r3, r3, #2
 80080d0:	b29b      	uxth	r3, r3
 80080d2:	009a      	lsls	r2, r3, #2
 80080d4:	683b      	ldr	r3, [r7, #0]
 80080d6:	781b      	ldrb	r3, [r3, #0]
 80080d8:	00db      	lsls	r3, r3, #3
 80080da:	48a8      	ldr	r0, [pc, #672]	@ (800837c <USB_ActivateEndpoint+0x39c>)
 80080dc:	4684      	mov	ip, r0
 80080de:	4463      	add	r3, ip
 80080e0:	430a      	orrs	r2, r1
 80080e2:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80080e4:	687a      	ldr	r2, [r7, #4]
 80080e6:	683b      	ldr	r3, [r7, #0]
 80080e8:	781b      	ldrb	r3, [r3, #0]
 80080ea:	009b      	lsls	r3, r3, #2
 80080ec:	18d3      	adds	r3, r2, r3
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	61bb      	str	r3, [r7, #24]
 80080f2:	69bb      	ldr	r3, [r7, #24]
 80080f4:	2240      	movs	r2, #64	@ 0x40
 80080f6:	4013      	ands	r3, r2
 80080f8:	d011      	beq.n	800811e <USB_ActivateEndpoint+0x13e>
 80080fa:	687a      	ldr	r2, [r7, #4]
 80080fc:	683b      	ldr	r3, [r7, #0]
 80080fe:	781b      	ldrb	r3, [r3, #0]
 8008100:	009b      	lsls	r3, r3, #2
 8008102:	18d3      	adds	r3, r2, r3
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	4a9c      	ldr	r2, [pc, #624]	@ (8008378 <USB_ActivateEndpoint+0x398>)
 8008108:	4013      	ands	r3, r2
 800810a:	617b      	str	r3, [r7, #20]
 800810c:	687a      	ldr	r2, [r7, #4]
 800810e:	683b      	ldr	r3, [r7, #0]
 8008110:	781b      	ldrb	r3, [r3, #0]
 8008112:	009b      	lsls	r3, r3, #2
 8008114:	18d3      	adds	r3, r2, r3
 8008116:	697a      	ldr	r2, [r7, #20]
 8008118:	4999      	ldr	r1, [pc, #612]	@ (8008380 <USB_ActivateEndpoint+0x3a0>)
 800811a:	430a      	orrs	r2, r1
 800811c:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 800811e:	683b      	ldr	r3, [r7, #0]
 8008120:	78db      	ldrb	r3, [r3, #3]
 8008122:	2b01      	cmp	r3, #1
 8008124:	d016      	beq.n	8008154 <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008126:	687a      	ldr	r2, [r7, #4]
 8008128:	683b      	ldr	r3, [r7, #0]
 800812a:	781b      	ldrb	r3, [r3, #0]
 800812c:	009b      	lsls	r3, r3, #2
 800812e:	18d3      	adds	r3, r2, r3
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	4a94      	ldr	r2, [pc, #592]	@ (8008384 <USB_ActivateEndpoint+0x3a4>)
 8008134:	4013      	ands	r3, r2
 8008136:	60fb      	str	r3, [r7, #12]
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	2220      	movs	r2, #32
 800813c:	4053      	eors	r3, r2
 800813e:	60fb      	str	r3, [r7, #12]
 8008140:	687a      	ldr	r2, [r7, #4]
 8008142:	683b      	ldr	r3, [r7, #0]
 8008144:	781b      	ldrb	r3, [r3, #0]
 8008146:	009b      	lsls	r3, r3, #2
 8008148:	18d3      	adds	r3, r2, r3
 800814a:	68fa      	ldr	r2, [r7, #12]
 800814c:	4989      	ldr	r1, [pc, #548]	@ (8008374 <USB_ActivateEndpoint+0x394>)
 800814e:	430a      	orrs	r2, r1
 8008150:	601a      	str	r2, [r3, #0]
 8008152:	e261      	b.n	8008618 <USB_ActivateEndpoint+0x638>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008154:	687a      	ldr	r2, [r7, #4]
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	781b      	ldrb	r3, [r3, #0]
 800815a:	009b      	lsls	r3, r3, #2
 800815c:	18d3      	adds	r3, r2, r3
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	4a88      	ldr	r2, [pc, #544]	@ (8008384 <USB_ActivateEndpoint+0x3a4>)
 8008162:	4013      	ands	r3, r2
 8008164:	613b      	str	r3, [r7, #16]
 8008166:	687a      	ldr	r2, [r7, #4]
 8008168:	683b      	ldr	r3, [r7, #0]
 800816a:	781b      	ldrb	r3, [r3, #0]
 800816c:	009b      	lsls	r3, r3, #2
 800816e:	18d3      	adds	r3, r2, r3
 8008170:	693a      	ldr	r2, [r7, #16]
 8008172:	4980      	ldr	r1, [pc, #512]	@ (8008374 <USB_ActivateEndpoint+0x394>)
 8008174:	430a      	orrs	r2, r1
 8008176:	601a      	str	r2, [r3, #0]
 8008178:	e24e      	b.n	8008618 <USB_ActivateEndpoint+0x638>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800817a:	683b      	ldr	r3, [r7, #0]
 800817c:	781b      	ldrb	r3, [r3, #0]
 800817e:	00db      	lsls	r3, r3, #3
 8008180:	4a7e      	ldr	r2, [pc, #504]	@ (800837c <USB_ActivateEndpoint+0x39c>)
 8008182:	4694      	mov	ip, r2
 8008184:	4463      	add	r3, ip
 8008186:	685a      	ldr	r2, [r3, #4]
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	781b      	ldrb	r3, [r3, #0]
 800818c:	00db      	lsls	r3, r3, #3
 800818e:	497b      	ldr	r1, [pc, #492]	@ (800837c <USB_ActivateEndpoint+0x39c>)
 8008190:	468c      	mov	ip, r1
 8008192:	4463      	add	r3, ip
 8008194:	0c12      	lsrs	r2, r2, #16
 8008196:	0412      	lsls	r2, r2, #16
 8008198:	605a      	str	r2, [r3, #4]
 800819a:	683b      	ldr	r3, [r7, #0]
 800819c:	781b      	ldrb	r3, [r3, #0]
 800819e:	00db      	lsls	r3, r3, #3
 80081a0:	4a76      	ldr	r2, [pc, #472]	@ (800837c <USB_ActivateEndpoint+0x39c>)
 80081a2:	4694      	mov	ip, r2
 80081a4:	4463      	add	r3, ip
 80081a6:	6859      	ldr	r1, [r3, #4]
 80081a8:	683b      	ldr	r3, [r7, #0]
 80081aa:	88db      	ldrh	r3, [r3, #6]
 80081ac:	089b      	lsrs	r3, r3, #2
 80081ae:	b29b      	uxth	r3, r3
 80081b0:	009a      	lsls	r2, r3, #2
 80081b2:	683b      	ldr	r3, [r7, #0]
 80081b4:	781b      	ldrb	r3, [r3, #0]
 80081b6:	00db      	lsls	r3, r3, #3
 80081b8:	4870      	ldr	r0, [pc, #448]	@ (800837c <USB_ActivateEndpoint+0x39c>)
 80081ba:	4684      	mov	ip, r0
 80081bc:	4463      	add	r3, ip
 80081be:	430a      	orrs	r2, r1
 80081c0:	605a      	str	r2, [r3, #4]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80081c2:	683b      	ldr	r3, [r7, #0]
 80081c4:	781b      	ldrb	r3, [r3, #0]
 80081c6:	00db      	lsls	r3, r3, #3
 80081c8:	4a6c      	ldr	r2, [pc, #432]	@ (800837c <USB_ActivateEndpoint+0x39c>)
 80081ca:	4694      	mov	ip, r2
 80081cc:	4463      	add	r3, ip
 80081ce:	685a      	ldr	r2, [r3, #4]
 80081d0:	683b      	ldr	r3, [r7, #0]
 80081d2:	781b      	ldrb	r3, [r3, #0]
 80081d4:	00db      	lsls	r3, r3, #3
 80081d6:	4969      	ldr	r1, [pc, #420]	@ (800837c <USB_ActivateEndpoint+0x39c>)
 80081d8:	468c      	mov	ip, r1
 80081da:	4463      	add	r3, ip
 80081dc:	0192      	lsls	r2, r2, #6
 80081de:	0992      	lsrs	r2, r2, #6
 80081e0:	605a      	str	r2, [r3, #4]
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	691b      	ldr	r3, [r3, #16]
 80081e6:	2b3e      	cmp	r3, #62	@ 0x3e
 80081e8:	d920      	bls.n	800822c <USB_ActivateEndpoint+0x24c>
 80081ea:	683b      	ldr	r3, [r7, #0]
 80081ec:	691b      	ldr	r3, [r3, #16]
 80081ee:	095b      	lsrs	r3, r3, #5
 80081f0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80081f2:	683b      	ldr	r3, [r7, #0]
 80081f4:	691b      	ldr	r3, [r3, #16]
 80081f6:	221f      	movs	r2, #31
 80081f8:	4013      	ands	r3, r2
 80081fa:	d102      	bne.n	8008202 <USB_ActivateEndpoint+0x222>
 80081fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80081fe:	3b01      	subs	r3, #1
 8008200:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008202:	683b      	ldr	r3, [r7, #0]
 8008204:	781b      	ldrb	r3, [r3, #0]
 8008206:	00db      	lsls	r3, r3, #3
 8008208:	4a5c      	ldr	r2, [pc, #368]	@ (800837c <USB_ActivateEndpoint+0x39c>)
 800820a:	4694      	mov	ip, r2
 800820c:	4463      	add	r3, ip
 800820e:	685a      	ldr	r2, [r3, #4]
 8008210:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008212:	069b      	lsls	r3, r3, #26
 8008214:	431a      	orrs	r2, r3
 8008216:	683b      	ldr	r3, [r7, #0]
 8008218:	781b      	ldrb	r3, [r3, #0]
 800821a:	00db      	lsls	r3, r3, #3
 800821c:	4957      	ldr	r1, [pc, #348]	@ (800837c <USB_ActivateEndpoint+0x39c>)
 800821e:	468c      	mov	ip, r1
 8008220:	4463      	add	r3, ip
 8008222:	2180      	movs	r1, #128	@ 0x80
 8008224:	0609      	lsls	r1, r1, #24
 8008226:	430a      	orrs	r2, r1
 8008228:	605a      	str	r2, [r3, #4]
 800822a:	e032      	b.n	8008292 <USB_ActivateEndpoint+0x2b2>
 800822c:	683b      	ldr	r3, [r7, #0]
 800822e:	691b      	ldr	r3, [r3, #16]
 8008230:	2b00      	cmp	r3, #0
 8008232:	d111      	bne.n	8008258 <USB_ActivateEndpoint+0x278>
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	781b      	ldrb	r3, [r3, #0]
 8008238:	00db      	lsls	r3, r3, #3
 800823a:	4a50      	ldr	r2, [pc, #320]	@ (800837c <USB_ActivateEndpoint+0x39c>)
 800823c:	4694      	mov	ip, r2
 800823e:	4463      	add	r3, ip
 8008240:	685a      	ldr	r2, [r3, #4]
 8008242:	683b      	ldr	r3, [r7, #0]
 8008244:	781b      	ldrb	r3, [r3, #0]
 8008246:	00db      	lsls	r3, r3, #3
 8008248:	494c      	ldr	r1, [pc, #304]	@ (800837c <USB_ActivateEndpoint+0x39c>)
 800824a:	468c      	mov	ip, r1
 800824c:	4463      	add	r3, ip
 800824e:	2180      	movs	r1, #128	@ 0x80
 8008250:	0609      	lsls	r1, r1, #24
 8008252:	430a      	orrs	r2, r1
 8008254:	605a      	str	r2, [r3, #4]
 8008256:	e01c      	b.n	8008292 <USB_ActivateEndpoint+0x2b2>
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	691b      	ldr	r3, [r3, #16]
 800825c:	085b      	lsrs	r3, r3, #1
 800825e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008260:	683b      	ldr	r3, [r7, #0]
 8008262:	691b      	ldr	r3, [r3, #16]
 8008264:	2201      	movs	r2, #1
 8008266:	4013      	ands	r3, r2
 8008268:	d002      	beq.n	8008270 <USB_ActivateEndpoint+0x290>
 800826a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800826c:	3301      	adds	r3, #1
 800826e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008270:	683b      	ldr	r3, [r7, #0]
 8008272:	781b      	ldrb	r3, [r3, #0]
 8008274:	00db      	lsls	r3, r3, #3
 8008276:	4a41      	ldr	r2, [pc, #260]	@ (800837c <USB_ActivateEndpoint+0x39c>)
 8008278:	4694      	mov	ip, r2
 800827a:	4463      	add	r3, ip
 800827c:	6859      	ldr	r1, [r3, #4]
 800827e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008280:	069a      	lsls	r2, r3, #26
 8008282:	683b      	ldr	r3, [r7, #0]
 8008284:	781b      	ldrb	r3, [r3, #0]
 8008286:	00db      	lsls	r3, r3, #3
 8008288:	483c      	ldr	r0, [pc, #240]	@ (800837c <USB_ActivateEndpoint+0x39c>)
 800828a:	4684      	mov	ip, r0
 800828c:	4463      	add	r3, ip
 800828e:	430a      	orrs	r2, r1
 8008290:	605a      	str	r2, [r3, #4]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008292:	687a      	ldr	r2, [r7, #4]
 8008294:	683b      	ldr	r3, [r7, #0]
 8008296:	781b      	ldrb	r3, [r3, #0]
 8008298:	009b      	lsls	r3, r3, #2
 800829a:	18d3      	adds	r3, r2, r3
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	62bb      	str	r3, [r7, #40]	@ 0x28
 80082a0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80082a2:	2380      	movs	r3, #128	@ 0x80
 80082a4:	01db      	lsls	r3, r3, #7
 80082a6:	4013      	ands	r3, r2
 80082a8:	d011      	beq.n	80082ce <USB_ActivateEndpoint+0x2ee>
 80082aa:	687a      	ldr	r2, [r7, #4]
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	781b      	ldrb	r3, [r3, #0]
 80082b0:	009b      	lsls	r3, r3, #2
 80082b2:	18d3      	adds	r3, r2, r3
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	4a30      	ldr	r2, [pc, #192]	@ (8008378 <USB_ActivateEndpoint+0x398>)
 80082b8:	4013      	ands	r3, r2
 80082ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80082bc:	687a      	ldr	r2, [r7, #4]
 80082be:	683b      	ldr	r3, [r7, #0]
 80082c0:	781b      	ldrb	r3, [r3, #0]
 80082c2:	009b      	lsls	r3, r3, #2
 80082c4:	18d3      	adds	r3, r2, r3
 80082c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082c8:	492f      	ldr	r1, [pc, #188]	@ (8008388 <USB_ActivateEndpoint+0x3a8>)
 80082ca:	430a      	orrs	r2, r1
 80082cc:	601a      	str	r2, [r3, #0]

      if (ep->num == 0U)
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	781b      	ldrb	r3, [r3, #0]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d11c      	bne.n	8008310 <USB_ActivateEndpoint+0x330>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80082d6:	687a      	ldr	r2, [r7, #4]
 80082d8:	683b      	ldr	r3, [r7, #0]
 80082da:	781b      	ldrb	r3, [r3, #0]
 80082dc:	009b      	lsls	r3, r3, #2
 80082de:	18d3      	adds	r3, r2, r3
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	4a2a      	ldr	r2, [pc, #168]	@ (800838c <USB_ActivateEndpoint+0x3ac>)
 80082e4:	4013      	ands	r3, r2
 80082e6:	61fb      	str	r3, [r7, #28]
 80082e8:	69fb      	ldr	r3, [r7, #28]
 80082ea:	2280      	movs	r2, #128	@ 0x80
 80082ec:	0152      	lsls	r2, r2, #5
 80082ee:	4053      	eors	r3, r2
 80082f0:	61fb      	str	r3, [r7, #28]
 80082f2:	69fb      	ldr	r3, [r7, #28]
 80082f4:	2280      	movs	r2, #128	@ 0x80
 80082f6:	0192      	lsls	r2, r2, #6
 80082f8:	4053      	eors	r3, r2
 80082fa:	61fb      	str	r3, [r7, #28]
 80082fc:	687a      	ldr	r2, [r7, #4]
 80082fe:	683b      	ldr	r3, [r7, #0]
 8008300:	781b      	ldrb	r3, [r3, #0]
 8008302:	009b      	lsls	r3, r3, #2
 8008304:	18d3      	adds	r3, r2, r3
 8008306:	69fa      	ldr	r2, [r7, #28]
 8008308:	491a      	ldr	r1, [pc, #104]	@ (8008374 <USB_ActivateEndpoint+0x394>)
 800830a:	430a      	orrs	r2, r1
 800830c:	601a      	str	r2, [r3, #0]
 800830e:	e183      	b.n	8008618 <USB_ActivateEndpoint+0x638>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8008310:	687a      	ldr	r2, [r7, #4]
 8008312:	683b      	ldr	r3, [r7, #0]
 8008314:	781b      	ldrb	r3, [r3, #0]
 8008316:	009b      	lsls	r3, r3, #2
 8008318:	18d3      	adds	r3, r2, r3
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	4a1b      	ldr	r2, [pc, #108]	@ (800838c <USB_ActivateEndpoint+0x3ac>)
 800831e:	4013      	ands	r3, r2
 8008320:	623b      	str	r3, [r7, #32]
 8008322:	6a3b      	ldr	r3, [r7, #32]
 8008324:	2280      	movs	r2, #128	@ 0x80
 8008326:	0192      	lsls	r2, r2, #6
 8008328:	4053      	eors	r3, r2
 800832a:	623b      	str	r3, [r7, #32]
 800832c:	687a      	ldr	r2, [r7, #4]
 800832e:	683b      	ldr	r3, [r7, #0]
 8008330:	781b      	ldrb	r3, [r3, #0]
 8008332:	009b      	lsls	r3, r3, #2
 8008334:	18d3      	adds	r3, r2, r3
 8008336:	6a3a      	ldr	r2, [r7, #32]
 8008338:	490e      	ldr	r1, [pc, #56]	@ (8008374 <USB_ActivateEndpoint+0x394>)
 800833a:	430a      	orrs	r2, r1
 800833c:	601a      	str	r2, [r3, #0]
 800833e:	e16b      	b.n	8008618 <USB_ActivateEndpoint+0x638>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8008340:	683b      	ldr	r3, [r7, #0]
 8008342:	78db      	ldrb	r3, [r3, #3]
 8008344:	2b02      	cmp	r3, #2
 8008346:	d125      	bne.n	8008394 <USB_ActivateEndpoint+0x3b4>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8008348:	687a      	ldr	r2, [r7, #4]
 800834a:	683b      	ldr	r3, [r7, #0]
 800834c:	781b      	ldrb	r3, [r3, #0]
 800834e:	009b      	lsls	r3, r3, #2
 8008350:	18d3      	adds	r3, r2, r3
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	4a08      	ldr	r2, [pc, #32]	@ (8008378 <USB_ActivateEndpoint+0x398>)
 8008356:	4013      	ands	r3, r2
 8008358:	663b      	str	r3, [r7, #96]	@ 0x60
 800835a:	687a      	ldr	r2, [r7, #4]
 800835c:	683b      	ldr	r3, [r7, #0]
 800835e:	781b      	ldrb	r3, [r3, #0]
 8008360:	009b      	lsls	r3, r3, #2
 8008362:	18d3      	adds	r3, r2, r3
 8008364:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008366:	490a      	ldr	r1, [pc, #40]	@ (8008390 <USB_ActivateEndpoint+0x3b0>)
 8008368:	430a      	orrs	r2, r1
 800836a:	601a      	str	r2, [r3, #0]
 800836c:	e024      	b.n	80083b8 <USB_ActivateEndpoint+0x3d8>
 800836e:	46c0      	nop			@ (mov r8, r8)
 8008370:	07ff898f 	.word	0x07ff898f
 8008374:	00008080 	.word	0x00008080
 8008378:	07ff8f8f 	.word	0x07ff8f8f
 800837c:	40009800 	.word	0x40009800
 8008380:	000080c0 	.word	0x000080c0
 8008384:	07ff8fbf 	.word	0x07ff8fbf
 8008388:	0000c080 	.word	0x0000c080
 800838c:	07ffbf8f 	.word	0x07ffbf8f
 8008390:	00008180 	.word	0x00008180
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8008394:	687a      	ldr	r2, [r7, #4]
 8008396:	683b      	ldr	r3, [r7, #0]
 8008398:	781b      	ldrb	r3, [r3, #0]
 800839a:	009b      	lsls	r3, r3, #2
 800839c:	18d3      	adds	r3, r2, r3
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	4aa1      	ldr	r2, [pc, #644]	@ (8008628 <USB_ActivateEndpoint+0x648>)
 80083a2:	4013      	ands	r3, r2
 80083a4:	667b      	str	r3, [r7, #100]	@ 0x64
 80083a6:	687a      	ldr	r2, [r7, #4]
 80083a8:	683b      	ldr	r3, [r7, #0]
 80083aa:	781b      	ldrb	r3, [r3, #0]
 80083ac:	009b      	lsls	r3, r3, #2
 80083ae:	18d3      	adds	r3, r2, r3
 80083b0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80083b2:	499e      	ldr	r1, [pc, #632]	@ (800862c <USB_ActivateEndpoint+0x64c>)
 80083b4:	430a      	orrs	r2, r1
 80083b6:	601a      	str	r2, [r3, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80083b8:	683b      	ldr	r3, [r7, #0]
 80083ba:	781b      	ldrb	r3, [r3, #0]
 80083bc:	00db      	lsls	r3, r3, #3
 80083be:	4a9c      	ldr	r2, [pc, #624]	@ (8008630 <USB_ActivateEndpoint+0x650>)
 80083c0:	4694      	mov	ip, r2
 80083c2:	4463      	add	r3, ip
 80083c4:	681a      	ldr	r2, [r3, #0]
 80083c6:	683b      	ldr	r3, [r7, #0]
 80083c8:	781b      	ldrb	r3, [r3, #0]
 80083ca:	00db      	lsls	r3, r3, #3
 80083cc:	4998      	ldr	r1, [pc, #608]	@ (8008630 <USB_ActivateEndpoint+0x650>)
 80083ce:	468c      	mov	ip, r1
 80083d0:	4463      	add	r3, ip
 80083d2:	0c12      	lsrs	r2, r2, #16
 80083d4:	0412      	lsls	r2, r2, #16
 80083d6:	601a      	str	r2, [r3, #0]
 80083d8:	683b      	ldr	r3, [r7, #0]
 80083da:	781b      	ldrb	r3, [r3, #0]
 80083dc:	00db      	lsls	r3, r3, #3
 80083de:	4a94      	ldr	r2, [pc, #592]	@ (8008630 <USB_ActivateEndpoint+0x650>)
 80083e0:	4694      	mov	ip, r2
 80083e2:	4463      	add	r3, ip
 80083e4:	6819      	ldr	r1, [r3, #0]
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	891b      	ldrh	r3, [r3, #8]
 80083ea:	089b      	lsrs	r3, r3, #2
 80083ec:	b29b      	uxth	r3, r3
 80083ee:	009a      	lsls	r2, r3, #2
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	781b      	ldrb	r3, [r3, #0]
 80083f4:	00db      	lsls	r3, r3, #3
 80083f6:	488e      	ldr	r0, [pc, #568]	@ (8008630 <USB_ActivateEndpoint+0x650>)
 80083f8:	4684      	mov	ip, r0
 80083fa:	4463      	add	r3, ip
 80083fc:	430a      	orrs	r2, r1
 80083fe:	601a      	str	r2, [r3, #0]
 8008400:	683b      	ldr	r3, [r7, #0]
 8008402:	781b      	ldrb	r3, [r3, #0]
 8008404:	00db      	lsls	r3, r3, #3
 8008406:	4a8a      	ldr	r2, [pc, #552]	@ (8008630 <USB_ActivateEndpoint+0x650>)
 8008408:	4694      	mov	ip, r2
 800840a:	4463      	add	r3, ip
 800840c:	685a      	ldr	r2, [r3, #4]
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	781b      	ldrb	r3, [r3, #0]
 8008412:	00db      	lsls	r3, r3, #3
 8008414:	4986      	ldr	r1, [pc, #536]	@ (8008630 <USB_ActivateEndpoint+0x650>)
 8008416:	468c      	mov	ip, r1
 8008418:	4463      	add	r3, ip
 800841a:	0c12      	lsrs	r2, r2, #16
 800841c:	0412      	lsls	r2, r2, #16
 800841e:	605a      	str	r2, [r3, #4]
 8008420:	683b      	ldr	r3, [r7, #0]
 8008422:	781b      	ldrb	r3, [r3, #0]
 8008424:	00db      	lsls	r3, r3, #3
 8008426:	4a82      	ldr	r2, [pc, #520]	@ (8008630 <USB_ActivateEndpoint+0x650>)
 8008428:	4694      	mov	ip, r2
 800842a:	4463      	add	r3, ip
 800842c:	6859      	ldr	r1, [r3, #4]
 800842e:	683b      	ldr	r3, [r7, #0]
 8008430:	895b      	ldrh	r3, [r3, #10]
 8008432:	089b      	lsrs	r3, r3, #2
 8008434:	b29b      	uxth	r3, r3
 8008436:	009a      	lsls	r2, r3, #2
 8008438:	683b      	ldr	r3, [r7, #0]
 800843a:	781b      	ldrb	r3, [r3, #0]
 800843c:	00db      	lsls	r3, r3, #3
 800843e:	487c      	ldr	r0, [pc, #496]	@ (8008630 <USB_ActivateEndpoint+0x650>)
 8008440:	4684      	mov	ip, r0
 8008442:	4463      	add	r3, ip
 8008444:	430a      	orrs	r2, r1
 8008446:	605a      	str	r2, [r3, #4]

    if (ep->is_in == 0U)
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	785b      	ldrb	r3, [r3, #1]
 800844c:	2b00      	cmp	r3, #0
 800844e:	d169      	bne.n	8008524 <USB_ActivateEndpoint+0x544>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008450:	687a      	ldr	r2, [r7, #4]
 8008452:	683b      	ldr	r3, [r7, #0]
 8008454:	781b      	ldrb	r3, [r3, #0]
 8008456:	009b      	lsls	r3, r3, #2
 8008458:	18d3      	adds	r3, r2, r3
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	643b      	str	r3, [r7, #64]	@ 0x40
 800845e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008460:	2380      	movs	r3, #128	@ 0x80
 8008462:	01db      	lsls	r3, r3, #7
 8008464:	4013      	ands	r3, r2
 8008466:	d011      	beq.n	800848c <USB_ActivateEndpoint+0x4ac>
 8008468:	687a      	ldr	r2, [r7, #4]
 800846a:	683b      	ldr	r3, [r7, #0]
 800846c:	781b      	ldrb	r3, [r3, #0]
 800846e:	009b      	lsls	r3, r3, #2
 8008470:	18d3      	adds	r3, r2, r3
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	4a6f      	ldr	r2, [pc, #444]	@ (8008634 <USB_ActivateEndpoint+0x654>)
 8008476:	4013      	ands	r3, r2
 8008478:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800847a:	687a      	ldr	r2, [r7, #4]
 800847c:	683b      	ldr	r3, [r7, #0]
 800847e:	781b      	ldrb	r3, [r3, #0]
 8008480:	009b      	lsls	r3, r3, #2
 8008482:	18d3      	adds	r3, r2, r3
 8008484:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008486:	496c      	ldr	r1, [pc, #432]	@ (8008638 <USB_ActivateEndpoint+0x658>)
 8008488:	430a      	orrs	r2, r1
 800848a:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800848c:	687a      	ldr	r2, [r7, #4]
 800848e:	683b      	ldr	r3, [r7, #0]
 8008490:	781b      	ldrb	r3, [r3, #0]
 8008492:	009b      	lsls	r3, r3, #2
 8008494:	18d3      	adds	r3, r2, r3
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	63bb      	str	r3, [r7, #56]	@ 0x38
 800849a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800849c:	2240      	movs	r2, #64	@ 0x40
 800849e:	4013      	ands	r3, r2
 80084a0:	d011      	beq.n	80084c6 <USB_ActivateEndpoint+0x4e6>
 80084a2:	687a      	ldr	r2, [r7, #4]
 80084a4:	683b      	ldr	r3, [r7, #0]
 80084a6:	781b      	ldrb	r3, [r3, #0]
 80084a8:	009b      	lsls	r3, r3, #2
 80084aa:	18d3      	adds	r3, r2, r3
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	4a61      	ldr	r2, [pc, #388]	@ (8008634 <USB_ActivateEndpoint+0x654>)
 80084b0:	4013      	ands	r3, r2
 80084b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80084b4:	687a      	ldr	r2, [r7, #4]
 80084b6:	683b      	ldr	r3, [r7, #0]
 80084b8:	781b      	ldrb	r3, [r3, #0]
 80084ba:	009b      	lsls	r3, r3, #2
 80084bc:	18d3      	adds	r3, r2, r3
 80084be:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80084c0:	495e      	ldr	r1, [pc, #376]	@ (800863c <USB_ActivateEndpoint+0x65c>)
 80084c2:	430a      	orrs	r2, r1
 80084c4:	601a      	str	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80084c6:	687a      	ldr	r2, [r7, #4]
 80084c8:	683b      	ldr	r3, [r7, #0]
 80084ca:	781b      	ldrb	r3, [r3, #0]
 80084cc:	009b      	lsls	r3, r3, #2
 80084ce:	18d3      	adds	r3, r2, r3
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	4a5b      	ldr	r2, [pc, #364]	@ (8008640 <USB_ActivateEndpoint+0x660>)
 80084d4:	4013      	ands	r3, r2
 80084d6:	633b      	str	r3, [r7, #48]	@ 0x30
 80084d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084da:	2280      	movs	r2, #128	@ 0x80
 80084dc:	0152      	lsls	r2, r2, #5
 80084de:	4053      	eors	r3, r2
 80084e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80084e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084e4:	2280      	movs	r2, #128	@ 0x80
 80084e6:	0192      	lsls	r2, r2, #6
 80084e8:	4053      	eors	r3, r2
 80084ea:	633b      	str	r3, [r7, #48]	@ 0x30
 80084ec:	687a      	ldr	r2, [r7, #4]
 80084ee:	683b      	ldr	r3, [r7, #0]
 80084f0:	781b      	ldrb	r3, [r3, #0]
 80084f2:	009b      	lsls	r3, r3, #2
 80084f4:	18d3      	adds	r3, r2, r3
 80084f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80084f8:	494c      	ldr	r1, [pc, #304]	@ (800862c <USB_ActivateEndpoint+0x64c>)
 80084fa:	430a      	orrs	r2, r1
 80084fc:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80084fe:	687a      	ldr	r2, [r7, #4]
 8008500:	683b      	ldr	r3, [r7, #0]
 8008502:	781b      	ldrb	r3, [r3, #0]
 8008504:	009b      	lsls	r3, r3, #2
 8008506:	18d3      	adds	r3, r2, r3
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	4a4e      	ldr	r2, [pc, #312]	@ (8008644 <USB_ActivateEndpoint+0x664>)
 800850c:	4013      	ands	r3, r2
 800850e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008510:	687a      	ldr	r2, [r7, #4]
 8008512:	683b      	ldr	r3, [r7, #0]
 8008514:	781b      	ldrb	r3, [r3, #0]
 8008516:	009b      	lsls	r3, r3, #2
 8008518:	18d3      	adds	r3, r2, r3
 800851a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800851c:	4943      	ldr	r1, [pc, #268]	@ (800862c <USB_ActivateEndpoint+0x64c>)
 800851e:	430a      	orrs	r2, r1
 8008520:	601a      	str	r2, [r3, #0]
 8008522:	e079      	b.n	8008618 <USB_ActivateEndpoint+0x638>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008524:	687a      	ldr	r2, [r7, #4]
 8008526:	683b      	ldr	r3, [r7, #0]
 8008528:	781b      	ldrb	r3, [r3, #0]
 800852a:	009b      	lsls	r3, r3, #2
 800852c:	18d3      	adds	r3, r2, r3
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008532:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008534:	2380      	movs	r3, #128	@ 0x80
 8008536:	01db      	lsls	r3, r3, #7
 8008538:	4013      	ands	r3, r2
 800853a:	d011      	beq.n	8008560 <USB_ActivateEndpoint+0x580>
 800853c:	687a      	ldr	r2, [r7, #4]
 800853e:	683b      	ldr	r3, [r7, #0]
 8008540:	781b      	ldrb	r3, [r3, #0]
 8008542:	009b      	lsls	r3, r3, #2
 8008544:	18d3      	adds	r3, r2, r3
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	4a3a      	ldr	r2, [pc, #232]	@ (8008634 <USB_ActivateEndpoint+0x654>)
 800854a:	4013      	ands	r3, r2
 800854c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800854e:	687a      	ldr	r2, [r7, #4]
 8008550:	683b      	ldr	r3, [r7, #0]
 8008552:	781b      	ldrb	r3, [r3, #0]
 8008554:	009b      	lsls	r3, r3, #2
 8008556:	18d3      	adds	r3, r2, r3
 8008558:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800855a:	4937      	ldr	r1, [pc, #220]	@ (8008638 <USB_ActivateEndpoint+0x658>)
 800855c:	430a      	orrs	r2, r1
 800855e:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008560:	687a      	ldr	r2, [r7, #4]
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	781b      	ldrb	r3, [r3, #0]
 8008566:	009b      	lsls	r3, r3, #2
 8008568:	18d3      	adds	r3, r2, r3
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	657b      	str	r3, [r7, #84]	@ 0x54
 800856e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008570:	2240      	movs	r2, #64	@ 0x40
 8008572:	4013      	ands	r3, r2
 8008574:	d011      	beq.n	800859a <USB_ActivateEndpoint+0x5ba>
 8008576:	687a      	ldr	r2, [r7, #4]
 8008578:	683b      	ldr	r3, [r7, #0]
 800857a:	781b      	ldrb	r3, [r3, #0]
 800857c:	009b      	lsls	r3, r3, #2
 800857e:	18d3      	adds	r3, r2, r3
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	4a2c      	ldr	r2, [pc, #176]	@ (8008634 <USB_ActivateEndpoint+0x654>)
 8008584:	4013      	ands	r3, r2
 8008586:	653b      	str	r3, [r7, #80]	@ 0x50
 8008588:	687a      	ldr	r2, [r7, #4]
 800858a:	683b      	ldr	r3, [r7, #0]
 800858c:	781b      	ldrb	r3, [r3, #0]
 800858e:	009b      	lsls	r3, r3, #2
 8008590:	18d3      	adds	r3, r2, r3
 8008592:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008594:	4929      	ldr	r1, [pc, #164]	@ (800863c <USB_ActivateEndpoint+0x65c>)
 8008596:	430a      	orrs	r2, r1
 8008598:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 800859a:	683b      	ldr	r3, [r7, #0]
 800859c:	78db      	ldrb	r3, [r3, #3]
 800859e:	2b01      	cmp	r3, #1
 80085a0:	d016      	beq.n	80085d0 <USB_ActivateEndpoint+0x5f0>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80085a2:	687a      	ldr	r2, [r7, #4]
 80085a4:	683b      	ldr	r3, [r7, #0]
 80085a6:	781b      	ldrb	r3, [r3, #0]
 80085a8:	009b      	lsls	r3, r3, #2
 80085aa:	18d3      	adds	r3, r2, r3
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	4a25      	ldr	r2, [pc, #148]	@ (8008644 <USB_ActivateEndpoint+0x664>)
 80085b0:	4013      	ands	r3, r2
 80085b2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80085b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80085b6:	2220      	movs	r2, #32
 80085b8:	4053      	eors	r3, r2
 80085ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 80085bc:	687a      	ldr	r2, [r7, #4]
 80085be:	683b      	ldr	r3, [r7, #0]
 80085c0:	781b      	ldrb	r3, [r3, #0]
 80085c2:	009b      	lsls	r3, r3, #2
 80085c4:	18d3      	adds	r3, r2, r3
 80085c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80085c8:	4918      	ldr	r1, [pc, #96]	@ (800862c <USB_ActivateEndpoint+0x64c>)
 80085ca:	430a      	orrs	r2, r1
 80085cc:	601a      	str	r2, [r3, #0]
 80085ce:	e011      	b.n	80085f4 <USB_ActivateEndpoint+0x614>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80085d0:	687a      	ldr	r2, [r7, #4]
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	781b      	ldrb	r3, [r3, #0]
 80085d6:	009b      	lsls	r3, r3, #2
 80085d8:	18d3      	adds	r3, r2, r3
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	4a19      	ldr	r2, [pc, #100]	@ (8008644 <USB_ActivateEndpoint+0x664>)
 80085de:	4013      	ands	r3, r2
 80085e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80085e2:	687a      	ldr	r2, [r7, #4]
 80085e4:	683b      	ldr	r3, [r7, #0]
 80085e6:	781b      	ldrb	r3, [r3, #0]
 80085e8:	009b      	lsls	r3, r3, #2
 80085ea:	18d3      	adds	r3, r2, r3
 80085ec:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80085ee:	490f      	ldr	r1, [pc, #60]	@ (800862c <USB_ActivateEndpoint+0x64c>)
 80085f0:	430a      	orrs	r2, r1
 80085f2:	601a      	str	r2, [r3, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80085f4:	687a      	ldr	r2, [r7, #4]
 80085f6:	683b      	ldr	r3, [r7, #0]
 80085f8:	781b      	ldrb	r3, [r3, #0]
 80085fa:	009b      	lsls	r3, r3, #2
 80085fc:	18d3      	adds	r3, r2, r3
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	4a0f      	ldr	r2, [pc, #60]	@ (8008640 <USB_ActivateEndpoint+0x660>)
 8008602:	4013      	ands	r3, r2
 8008604:	647b      	str	r3, [r7, #68]	@ 0x44
 8008606:	687a      	ldr	r2, [r7, #4]
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	781b      	ldrb	r3, [r3, #0]
 800860c:	009b      	lsls	r3, r3, #2
 800860e:	18d3      	adds	r3, r2, r3
 8008610:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008612:	4906      	ldr	r1, [pc, #24]	@ (800862c <USB_ActivateEndpoint+0x64c>)
 8008614:	430a      	orrs	r2, r1
 8008616:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8008618:	2377      	movs	r3, #119	@ 0x77
 800861a:	18fb      	adds	r3, r7, r3
 800861c:	781b      	ldrb	r3, [r3, #0]
}
 800861e:	0018      	movs	r0, r3
 8008620:	46bd      	mov	sp, r7
 8008622:	b01e      	add	sp, #120	@ 0x78
 8008624:	bd80      	pop	{r7, pc}
 8008626:	46c0      	nop			@ (mov r8, r8)
 8008628:	07ff8e8f 	.word	0x07ff8e8f
 800862c:	00008080 	.word	0x00008080
 8008630:	40009800 	.word	0x40009800
 8008634:	07ff8f8f 	.word	0x07ff8f8f
 8008638:	0000c080 	.word	0x0000c080
 800863c:	000080c0 	.word	0x000080c0
 8008640:	07ffbf8f 	.word	0x07ffbf8f
 8008644:	07ff8fbf 	.word	0x07ff8fbf

08008648 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8008648:	b580      	push	{r7, lr}
 800864a:	b096      	sub	sp, #88	@ 0x58
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
 8008650:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8008652:	683b      	ldr	r3, [r7, #0]
 8008654:	7b1b      	ldrb	r3, [r3, #12]
 8008656:	2b00      	cmp	r3, #0
 8008658:	d164      	bne.n	8008724 <USB_DeactivateEndpoint+0xdc>
  {
    if (ep->is_in != 0U)
 800865a:	683b      	ldr	r3, [r7, #0]
 800865c:	785b      	ldrb	r3, [r3, #1]
 800865e:	2b00      	cmp	r3, #0
 8008660:	d02f      	beq.n	80086c2 <USB_DeactivateEndpoint+0x7a>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008662:	687a      	ldr	r2, [r7, #4]
 8008664:	683b      	ldr	r3, [r7, #0]
 8008666:	781b      	ldrb	r3, [r3, #0]
 8008668:	009b      	lsls	r3, r3, #2
 800866a:	18d3      	adds	r3, r2, r3
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	613b      	str	r3, [r7, #16]
 8008670:	693b      	ldr	r3, [r7, #16]
 8008672:	2240      	movs	r2, #64	@ 0x40
 8008674:	4013      	ands	r3, r2
 8008676:	d011      	beq.n	800869c <USB_DeactivateEndpoint+0x54>
 8008678:	687a      	ldr	r2, [r7, #4]
 800867a:	683b      	ldr	r3, [r7, #0]
 800867c:	781b      	ldrb	r3, [r3, #0]
 800867e:	009b      	lsls	r3, r3, #2
 8008680:	18d3      	adds	r3, r2, r3
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	4a9d      	ldr	r2, [pc, #628]	@ (80088fc <USB_DeactivateEndpoint+0x2b4>)
 8008686:	4013      	ands	r3, r2
 8008688:	60fb      	str	r3, [r7, #12]
 800868a:	687a      	ldr	r2, [r7, #4]
 800868c:	683b      	ldr	r3, [r7, #0]
 800868e:	781b      	ldrb	r3, [r3, #0]
 8008690:	009b      	lsls	r3, r3, #2
 8008692:	18d3      	adds	r3, r2, r3
 8008694:	68fa      	ldr	r2, [r7, #12]
 8008696:	499a      	ldr	r1, [pc, #616]	@ (8008900 <USB_DeactivateEndpoint+0x2b8>)
 8008698:	430a      	orrs	r2, r1
 800869a:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800869c:	687a      	ldr	r2, [r7, #4]
 800869e:	683b      	ldr	r3, [r7, #0]
 80086a0:	781b      	ldrb	r3, [r3, #0]
 80086a2:	009b      	lsls	r3, r3, #2
 80086a4:	18d3      	adds	r3, r2, r3
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	4a96      	ldr	r2, [pc, #600]	@ (8008904 <USB_DeactivateEndpoint+0x2bc>)
 80086aa:	4013      	ands	r3, r2
 80086ac:	60bb      	str	r3, [r7, #8]
 80086ae:	687a      	ldr	r2, [r7, #4]
 80086b0:	683b      	ldr	r3, [r7, #0]
 80086b2:	781b      	ldrb	r3, [r3, #0]
 80086b4:	009b      	lsls	r3, r3, #2
 80086b6:	18d3      	adds	r3, r2, r3
 80086b8:	68ba      	ldr	r2, [r7, #8]
 80086ba:	4993      	ldr	r1, [pc, #588]	@ (8008908 <USB_DeactivateEndpoint+0x2c0>)
 80086bc:	430a      	orrs	r2, r1
 80086be:	601a      	str	r2, [r3, #0]
 80086c0:	e117      	b.n	80088f2 <USB_DeactivateEndpoint+0x2aa>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80086c2:	687a      	ldr	r2, [r7, #4]
 80086c4:	683b      	ldr	r3, [r7, #0]
 80086c6:	781b      	ldrb	r3, [r3, #0]
 80086c8:	009b      	lsls	r3, r3, #2
 80086ca:	18d3      	adds	r3, r2, r3
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	61fb      	str	r3, [r7, #28]
 80086d0:	69fa      	ldr	r2, [r7, #28]
 80086d2:	2380      	movs	r3, #128	@ 0x80
 80086d4:	01db      	lsls	r3, r3, #7
 80086d6:	4013      	ands	r3, r2
 80086d8:	d011      	beq.n	80086fe <USB_DeactivateEndpoint+0xb6>
 80086da:	687a      	ldr	r2, [r7, #4]
 80086dc:	683b      	ldr	r3, [r7, #0]
 80086de:	781b      	ldrb	r3, [r3, #0]
 80086e0:	009b      	lsls	r3, r3, #2
 80086e2:	18d3      	adds	r3, r2, r3
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	4a85      	ldr	r2, [pc, #532]	@ (80088fc <USB_DeactivateEndpoint+0x2b4>)
 80086e8:	4013      	ands	r3, r2
 80086ea:	61bb      	str	r3, [r7, #24]
 80086ec:	687a      	ldr	r2, [r7, #4]
 80086ee:	683b      	ldr	r3, [r7, #0]
 80086f0:	781b      	ldrb	r3, [r3, #0]
 80086f2:	009b      	lsls	r3, r3, #2
 80086f4:	18d3      	adds	r3, r2, r3
 80086f6:	69ba      	ldr	r2, [r7, #24]
 80086f8:	4984      	ldr	r1, [pc, #528]	@ (800890c <USB_DeactivateEndpoint+0x2c4>)
 80086fa:	430a      	orrs	r2, r1
 80086fc:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80086fe:	687a      	ldr	r2, [r7, #4]
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	781b      	ldrb	r3, [r3, #0]
 8008704:	009b      	lsls	r3, r3, #2
 8008706:	18d3      	adds	r3, r2, r3
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	4a81      	ldr	r2, [pc, #516]	@ (8008910 <USB_DeactivateEndpoint+0x2c8>)
 800870c:	4013      	ands	r3, r2
 800870e:	617b      	str	r3, [r7, #20]
 8008710:	687a      	ldr	r2, [r7, #4]
 8008712:	683b      	ldr	r3, [r7, #0]
 8008714:	781b      	ldrb	r3, [r3, #0]
 8008716:	009b      	lsls	r3, r3, #2
 8008718:	18d3      	adds	r3, r2, r3
 800871a:	697a      	ldr	r2, [r7, #20]
 800871c:	497a      	ldr	r1, [pc, #488]	@ (8008908 <USB_DeactivateEndpoint+0x2c0>)
 800871e:	430a      	orrs	r2, r1
 8008720:	601a      	str	r2, [r3, #0]
 8008722:	e0e6      	b.n	80088f2 <USB_DeactivateEndpoint+0x2aa>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8008724:	683b      	ldr	r3, [r7, #0]
 8008726:	785b      	ldrb	r3, [r3, #1]
 8008728:	2b00      	cmp	r3, #0
 800872a:	d171      	bne.n	8008810 <USB_DeactivateEndpoint+0x1c8>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800872c:	687a      	ldr	r2, [r7, #4]
 800872e:	683b      	ldr	r3, [r7, #0]
 8008730:	781b      	ldrb	r3, [r3, #0]
 8008732:	009b      	lsls	r3, r3, #2
 8008734:	18d3      	adds	r3, r2, r3
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	63bb      	str	r3, [r7, #56]	@ 0x38
 800873a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800873c:	2380      	movs	r3, #128	@ 0x80
 800873e:	01db      	lsls	r3, r3, #7
 8008740:	4013      	ands	r3, r2
 8008742:	d011      	beq.n	8008768 <USB_DeactivateEndpoint+0x120>
 8008744:	687a      	ldr	r2, [r7, #4]
 8008746:	683b      	ldr	r3, [r7, #0]
 8008748:	781b      	ldrb	r3, [r3, #0]
 800874a:	009b      	lsls	r3, r3, #2
 800874c:	18d3      	adds	r3, r2, r3
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	4a6a      	ldr	r2, [pc, #424]	@ (80088fc <USB_DeactivateEndpoint+0x2b4>)
 8008752:	4013      	ands	r3, r2
 8008754:	637b      	str	r3, [r7, #52]	@ 0x34
 8008756:	687a      	ldr	r2, [r7, #4]
 8008758:	683b      	ldr	r3, [r7, #0]
 800875a:	781b      	ldrb	r3, [r3, #0]
 800875c:	009b      	lsls	r3, r3, #2
 800875e:	18d3      	adds	r3, r2, r3
 8008760:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008762:	496a      	ldr	r1, [pc, #424]	@ (800890c <USB_DeactivateEndpoint+0x2c4>)
 8008764:	430a      	orrs	r2, r1
 8008766:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008768:	687a      	ldr	r2, [r7, #4]
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	781b      	ldrb	r3, [r3, #0]
 800876e:	009b      	lsls	r3, r3, #2
 8008770:	18d3      	adds	r3, r2, r3
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	633b      	str	r3, [r7, #48]	@ 0x30
 8008776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008778:	2240      	movs	r2, #64	@ 0x40
 800877a:	4013      	ands	r3, r2
 800877c:	d011      	beq.n	80087a2 <USB_DeactivateEndpoint+0x15a>
 800877e:	687a      	ldr	r2, [r7, #4]
 8008780:	683b      	ldr	r3, [r7, #0]
 8008782:	781b      	ldrb	r3, [r3, #0]
 8008784:	009b      	lsls	r3, r3, #2
 8008786:	18d3      	adds	r3, r2, r3
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	4a5c      	ldr	r2, [pc, #368]	@ (80088fc <USB_DeactivateEndpoint+0x2b4>)
 800878c:	4013      	ands	r3, r2
 800878e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008790:	687a      	ldr	r2, [r7, #4]
 8008792:	683b      	ldr	r3, [r7, #0]
 8008794:	781b      	ldrb	r3, [r3, #0]
 8008796:	009b      	lsls	r3, r3, #2
 8008798:	18d3      	adds	r3, r2, r3
 800879a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800879c:	4958      	ldr	r1, [pc, #352]	@ (8008900 <USB_DeactivateEndpoint+0x2b8>)
 800879e:	430a      	orrs	r2, r1
 80087a0:	601a      	str	r2, [r3, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80087a2:	687a      	ldr	r2, [r7, #4]
 80087a4:	683b      	ldr	r3, [r7, #0]
 80087a6:	781b      	ldrb	r3, [r3, #0]
 80087a8:	009b      	lsls	r3, r3, #2
 80087aa:	18d3      	adds	r3, r2, r3
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	4a53      	ldr	r2, [pc, #332]	@ (80088fc <USB_DeactivateEndpoint+0x2b4>)
 80087b0:	4013      	ands	r3, r2
 80087b2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80087b4:	687a      	ldr	r2, [r7, #4]
 80087b6:	683b      	ldr	r3, [r7, #0]
 80087b8:	781b      	ldrb	r3, [r3, #0]
 80087ba:	009b      	lsls	r3, r3, #2
 80087bc:	18d3      	adds	r3, r2, r3
 80087be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80087c0:	494f      	ldr	r1, [pc, #316]	@ (8008900 <USB_DeactivateEndpoint+0x2b8>)
 80087c2:	430a      	orrs	r2, r1
 80087c4:	601a      	str	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80087c6:	687a      	ldr	r2, [r7, #4]
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	781b      	ldrb	r3, [r3, #0]
 80087cc:	009b      	lsls	r3, r3, #2
 80087ce:	18d3      	adds	r3, r2, r3
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	4a4f      	ldr	r2, [pc, #316]	@ (8008910 <USB_DeactivateEndpoint+0x2c8>)
 80087d4:	4013      	ands	r3, r2
 80087d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80087d8:	687a      	ldr	r2, [r7, #4]
 80087da:	683b      	ldr	r3, [r7, #0]
 80087dc:	781b      	ldrb	r3, [r3, #0]
 80087de:	009b      	lsls	r3, r3, #2
 80087e0:	18d3      	adds	r3, r2, r3
 80087e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80087e4:	4948      	ldr	r1, [pc, #288]	@ (8008908 <USB_DeactivateEndpoint+0x2c0>)
 80087e6:	430a      	orrs	r2, r1
 80087e8:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80087ea:	687a      	ldr	r2, [r7, #4]
 80087ec:	683b      	ldr	r3, [r7, #0]
 80087ee:	781b      	ldrb	r3, [r3, #0]
 80087f0:	009b      	lsls	r3, r3, #2
 80087f2:	18d3      	adds	r3, r2, r3
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	4a43      	ldr	r2, [pc, #268]	@ (8008904 <USB_DeactivateEndpoint+0x2bc>)
 80087f8:	4013      	ands	r3, r2
 80087fa:	623b      	str	r3, [r7, #32]
 80087fc:	687a      	ldr	r2, [r7, #4]
 80087fe:	683b      	ldr	r3, [r7, #0]
 8008800:	781b      	ldrb	r3, [r3, #0]
 8008802:	009b      	lsls	r3, r3, #2
 8008804:	18d3      	adds	r3, r2, r3
 8008806:	6a3a      	ldr	r2, [r7, #32]
 8008808:	493f      	ldr	r1, [pc, #252]	@ (8008908 <USB_DeactivateEndpoint+0x2c0>)
 800880a:	430a      	orrs	r2, r1
 800880c:	601a      	str	r2, [r3, #0]
 800880e:	e070      	b.n	80088f2 <USB_DeactivateEndpoint+0x2aa>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008810:	687a      	ldr	r2, [r7, #4]
 8008812:	683b      	ldr	r3, [r7, #0]
 8008814:	781b      	ldrb	r3, [r3, #0]
 8008816:	009b      	lsls	r3, r3, #2
 8008818:	18d3      	adds	r3, r2, r3
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	657b      	str	r3, [r7, #84]	@ 0x54
 800881e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008820:	2380      	movs	r3, #128	@ 0x80
 8008822:	01db      	lsls	r3, r3, #7
 8008824:	4013      	ands	r3, r2
 8008826:	d011      	beq.n	800884c <USB_DeactivateEndpoint+0x204>
 8008828:	687a      	ldr	r2, [r7, #4]
 800882a:	683b      	ldr	r3, [r7, #0]
 800882c:	781b      	ldrb	r3, [r3, #0]
 800882e:	009b      	lsls	r3, r3, #2
 8008830:	18d3      	adds	r3, r2, r3
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	4a31      	ldr	r2, [pc, #196]	@ (80088fc <USB_DeactivateEndpoint+0x2b4>)
 8008836:	4013      	ands	r3, r2
 8008838:	653b      	str	r3, [r7, #80]	@ 0x50
 800883a:	687a      	ldr	r2, [r7, #4]
 800883c:	683b      	ldr	r3, [r7, #0]
 800883e:	781b      	ldrb	r3, [r3, #0]
 8008840:	009b      	lsls	r3, r3, #2
 8008842:	18d3      	adds	r3, r2, r3
 8008844:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008846:	4931      	ldr	r1, [pc, #196]	@ (800890c <USB_DeactivateEndpoint+0x2c4>)
 8008848:	430a      	orrs	r2, r1
 800884a:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800884c:	687a      	ldr	r2, [r7, #4]
 800884e:	683b      	ldr	r3, [r7, #0]
 8008850:	781b      	ldrb	r3, [r3, #0]
 8008852:	009b      	lsls	r3, r3, #2
 8008854:	18d3      	adds	r3, r2, r3
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800885a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800885c:	2240      	movs	r2, #64	@ 0x40
 800885e:	4013      	ands	r3, r2
 8008860:	d011      	beq.n	8008886 <USB_DeactivateEndpoint+0x23e>
 8008862:	687a      	ldr	r2, [r7, #4]
 8008864:	683b      	ldr	r3, [r7, #0]
 8008866:	781b      	ldrb	r3, [r3, #0]
 8008868:	009b      	lsls	r3, r3, #2
 800886a:	18d3      	adds	r3, r2, r3
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	4a23      	ldr	r2, [pc, #140]	@ (80088fc <USB_DeactivateEndpoint+0x2b4>)
 8008870:	4013      	ands	r3, r2
 8008872:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008874:	687a      	ldr	r2, [r7, #4]
 8008876:	683b      	ldr	r3, [r7, #0]
 8008878:	781b      	ldrb	r3, [r3, #0]
 800887a:	009b      	lsls	r3, r3, #2
 800887c:	18d3      	adds	r3, r2, r3
 800887e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008880:	491f      	ldr	r1, [pc, #124]	@ (8008900 <USB_DeactivateEndpoint+0x2b8>)
 8008882:	430a      	orrs	r2, r1
 8008884:	601a      	str	r2, [r3, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8008886:	687a      	ldr	r2, [r7, #4]
 8008888:	683b      	ldr	r3, [r7, #0]
 800888a:	781b      	ldrb	r3, [r3, #0]
 800888c:	009b      	lsls	r3, r3, #2
 800888e:	18d3      	adds	r3, r2, r3
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	4a1a      	ldr	r2, [pc, #104]	@ (80088fc <USB_DeactivateEndpoint+0x2b4>)
 8008894:	4013      	ands	r3, r2
 8008896:	647b      	str	r3, [r7, #68]	@ 0x44
 8008898:	687a      	ldr	r2, [r7, #4]
 800889a:	683b      	ldr	r3, [r7, #0]
 800889c:	781b      	ldrb	r3, [r3, #0]
 800889e:	009b      	lsls	r3, r3, #2
 80088a0:	18d3      	adds	r3, r2, r3
 80088a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80088a4:	4919      	ldr	r1, [pc, #100]	@ (800890c <USB_DeactivateEndpoint+0x2c4>)
 80088a6:	430a      	orrs	r2, r1
 80088a8:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80088aa:	687a      	ldr	r2, [r7, #4]
 80088ac:	683b      	ldr	r3, [r7, #0]
 80088ae:	781b      	ldrb	r3, [r3, #0]
 80088b0:	009b      	lsls	r3, r3, #2
 80088b2:	18d3      	adds	r3, r2, r3
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	4a13      	ldr	r2, [pc, #76]	@ (8008904 <USB_DeactivateEndpoint+0x2bc>)
 80088b8:	4013      	ands	r3, r2
 80088ba:	643b      	str	r3, [r7, #64]	@ 0x40
 80088bc:	687a      	ldr	r2, [r7, #4]
 80088be:	683b      	ldr	r3, [r7, #0]
 80088c0:	781b      	ldrb	r3, [r3, #0]
 80088c2:	009b      	lsls	r3, r3, #2
 80088c4:	18d3      	adds	r3, r2, r3
 80088c6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80088c8:	490f      	ldr	r1, [pc, #60]	@ (8008908 <USB_DeactivateEndpoint+0x2c0>)
 80088ca:	430a      	orrs	r2, r1
 80088cc:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80088ce:	687a      	ldr	r2, [r7, #4]
 80088d0:	683b      	ldr	r3, [r7, #0]
 80088d2:	781b      	ldrb	r3, [r3, #0]
 80088d4:	009b      	lsls	r3, r3, #2
 80088d6:	18d3      	adds	r3, r2, r3
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	4a0d      	ldr	r2, [pc, #52]	@ (8008910 <USB_DeactivateEndpoint+0x2c8>)
 80088dc:	4013      	ands	r3, r2
 80088de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80088e0:	687a      	ldr	r2, [r7, #4]
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	781b      	ldrb	r3, [r3, #0]
 80088e6:	009b      	lsls	r3, r3, #2
 80088e8:	18d3      	adds	r3, r2, r3
 80088ea:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80088ec:	4906      	ldr	r1, [pc, #24]	@ (8008908 <USB_DeactivateEndpoint+0x2c0>)
 80088ee:	430a      	orrs	r2, r1
 80088f0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80088f2:	2300      	movs	r3, #0
}
 80088f4:	0018      	movs	r0, r3
 80088f6:	46bd      	mov	sp, r7
 80088f8:	b016      	add	sp, #88	@ 0x58
 80088fa:	bd80      	pop	{r7, pc}
 80088fc:	07ff8f8f 	.word	0x07ff8f8f
 8008900:	000080c0 	.word	0x000080c0
 8008904:	07ff8fbf 	.word	0x07ff8fbf
 8008908:	00008080 	.word	0x00008080
 800890c:	0000c080 	.word	0x0000c080
 8008910:	07ffbf8f 	.word	0x07ffbf8f

08008914 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8008914:	b590      	push	{r4, r7, lr}
 8008916:	b097      	sub	sp, #92	@ 0x5c
 8008918:	af00      	add	r7, sp, #0
 800891a:	6078      	str	r0, [r7, #4]
 800891c:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800891e:	683b      	ldr	r3, [r7, #0]
 8008920:	785b      	ldrb	r3, [r3, #1]
 8008922:	2b01      	cmp	r3, #1
 8008924:	d001      	beq.n	800892a <USB_EPStartXfer+0x16>
 8008926:	f000 fcbf 	bl	80092a8 <USB_EPStartXfer+0x994>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800892a:	683b      	ldr	r3, [r7, #0]
 800892c:	699a      	ldr	r2, [r3, #24]
 800892e:	683b      	ldr	r3, [r7, #0]
 8008930:	691b      	ldr	r3, [r3, #16]
 8008932:	429a      	cmp	r2, r3
 8008934:	d903      	bls.n	800893e <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 8008936:	683b      	ldr	r3, [r7, #0]
 8008938:	691b      	ldr	r3, [r3, #16]
 800893a:	657b      	str	r3, [r7, #84]	@ 0x54
 800893c:	e002      	b.n	8008944 <USB_EPStartXfer+0x30>
    }
    else
    {
      len = ep->xfer_len;
 800893e:	683b      	ldr	r3, [r7, #0]
 8008940:	699b      	ldr	r3, [r3, #24]
 8008942:	657b      	str	r3, [r7, #84]	@ 0x54
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8008944:	683b      	ldr	r3, [r7, #0]
 8008946:	7b1b      	ldrb	r3, [r3, #12]
 8008948:	2b00      	cmp	r3, #0
 800894a:	d12b      	bne.n	80089a4 <USB_EPStartXfer+0x90>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800894c:	683b      	ldr	r3, [r7, #0]
 800894e:	6959      	ldr	r1, [r3, #20]
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	88da      	ldrh	r2, [r3, #6]
 8008954:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008956:	b29b      	uxth	r3, r3
 8008958:	6878      	ldr	r0, [r7, #4]
 800895a:	f001 f8f5 	bl	8009b48 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800895e:	683b      	ldr	r3, [r7, #0]
 8008960:	781b      	ldrb	r3, [r3, #0]
 8008962:	00db      	lsls	r3, r3, #3
 8008964:	4ace      	ldr	r2, [pc, #824]	@ (8008ca0 <USB_EPStartXfer+0x38c>)
 8008966:	4694      	mov	ip, r2
 8008968:	4463      	add	r3, ip
 800896a:	681a      	ldr	r2, [r3, #0]
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	781b      	ldrb	r3, [r3, #0]
 8008970:	00db      	lsls	r3, r3, #3
 8008972:	49cb      	ldr	r1, [pc, #812]	@ (8008ca0 <USB_EPStartXfer+0x38c>)
 8008974:	468c      	mov	ip, r1
 8008976:	4463      	add	r3, ip
 8008978:	0412      	lsls	r2, r2, #16
 800897a:	0c12      	lsrs	r2, r2, #16
 800897c:	601a      	str	r2, [r3, #0]
 800897e:	683b      	ldr	r3, [r7, #0]
 8008980:	781b      	ldrb	r3, [r3, #0]
 8008982:	00db      	lsls	r3, r3, #3
 8008984:	4ac6      	ldr	r2, [pc, #792]	@ (8008ca0 <USB_EPStartXfer+0x38c>)
 8008986:	4694      	mov	ip, r2
 8008988:	4463      	add	r3, ip
 800898a:	6819      	ldr	r1, [r3, #0]
 800898c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800898e:	041a      	lsls	r2, r3, #16
 8008990:	683b      	ldr	r3, [r7, #0]
 8008992:	781b      	ldrb	r3, [r3, #0]
 8008994:	00db      	lsls	r3, r3, #3
 8008996:	48c2      	ldr	r0, [pc, #776]	@ (8008ca0 <USB_EPStartXfer+0x38c>)
 8008998:	4684      	mov	ip, r0
 800899a:	4463      	add	r3, ip
 800899c:	430a      	orrs	r2, r1
 800899e:	601a      	str	r2, [r3, #0]
 80089a0:	f000 fc67 	bl	8009272 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80089a4:	683b      	ldr	r3, [r7, #0]
 80089a6:	78db      	ldrb	r3, [r3, #3]
 80089a8:	2b02      	cmp	r3, #2
 80089aa:	d000      	beq.n	80089ae <USB_EPStartXfer+0x9a>
 80089ac:	e31a      	b.n	8008fe4 <USB_EPStartXfer+0x6d0>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80089ae:	683b      	ldr	r3, [r7, #0]
 80089b0:	6a1a      	ldr	r2, [r3, #32]
 80089b2:	683b      	ldr	r3, [r7, #0]
 80089b4:	691b      	ldr	r3, [r3, #16]
 80089b6:	429a      	cmp	r2, r3
 80089b8:	d800      	bhi.n	80089bc <USB_EPStartXfer+0xa8>
 80089ba:	e2c7      	b.n	8008f4c <USB_EPStartXfer+0x638>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80089bc:	687a      	ldr	r2, [r7, #4]
 80089be:	683b      	ldr	r3, [r7, #0]
 80089c0:	781b      	ldrb	r3, [r3, #0]
 80089c2:	009b      	lsls	r3, r3, #2
 80089c4:	18d3      	adds	r3, r2, r3
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	4ab6      	ldr	r2, [pc, #728]	@ (8008ca4 <USB_EPStartXfer+0x390>)
 80089ca:	4013      	ands	r3, r2
 80089cc:	613b      	str	r3, [r7, #16]
 80089ce:	687a      	ldr	r2, [r7, #4]
 80089d0:	683b      	ldr	r3, [r7, #0]
 80089d2:	781b      	ldrb	r3, [r3, #0]
 80089d4:	009b      	lsls	r3, r3, #2
 80089d6:	18d3      	adds	r3, r2, r3
 80089d8:	693a      	ldr	r2, [r7, #16]
 80089da:	49b3      	ldr	r1, [pc, #716]	@ (8008ca8 <USB_EPStartXfer+0x394>)
 80089dc:	430a      	orrs	r2, r1
 80089de:	601a      	str	r2, [r3, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80089e0:	683b      	ldr	r3, [r7, #0]
 80089e2:	6a1a      	ldr	r2, [r3, #32]
 80089e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80089e6:	1ad2      	subs	r2, r2, r3
 80089e8:	683b      	ldr	r3, [r7, #0]
 80089ea:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80089ec:	687a      	ldr	r2, [r7, #4]
 80089ee:	683b      	ldr	r3, [r7, #0]
 80089f0:	781b      	ldrb	r3, [r3, #0]
 80089f2:	009b      	lsls	r3, r3, #2
 80089f4:	18d3      	adds	r3, r2, r3
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	2240      	movs	r2, #64	@ 0x40
 80089fa:	4013      	ands	r3, r2
 80089fc:	d100      	bne.n	8008a00 <USB_EPStartXfer+0xec>
 80089fe:	e155      	b.n	8008cac <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008a00:	683b      	ldr	r3, [r7, #0]
 8008a02:	785b      	ldrb	r3, [r3, #1]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d162      	bne.n	8008ace <USB_EPStartXfer+0x1ba>
 8008a08:	683b      	ldr	r3, [r7, #0]
 8008a0a:	781b      	ldrb	r3, [r3, #0]
 8008a0c:	00db      	lsls	r3, r3, #3
 8008a0e:	4aa4      	ldr	r2, [pc, #656]	@ (8008ca0 <USB_EPStartXfer+0x38c>)
 8008a10:	4694      	mov	ip, r2
 8008a12:	4463      	add	r3, ip
 8008a14:	685a      	ldr	r2, [r3, #4]
 8008a16:	683b      	ldr	r3, [r7, #0]
 8008a18:	781b      	ldrb	r3, [r3, #0]
 8008a1a:	00db      	lsls	r3, r3, #3
 8008a1c:	49a0      	ldr	r1, [pc, #640]	@ (8008ca0 <USB_EPStartXfer+0x38c>)
 8008a1e:	468c      	mov	ip, r1
 8008a20:	4463      	add	r3, ip
 8008a22:	0192      	lsls	r2, r2, #6
 8008a24:	0992      	lsrs	r2, r2, #6
 8008a26:	605a      	str	r2, [r3, #4]
 8008a28:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a2a:	2b3e      	cmp	r3, #62	@ 0x3e
 8008a2c:	d91e      	bls.n	8008a6c <USB_EPStartXfer+0x158>
 8008a2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a30:	095b      	lsrs	r3, r3, #5
 8008a32:	653b      	str	r3, [r7, #80]	@ 0x50
 8008a34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a36:	221f      	movs	r2, #31
 8008a38:	4013      	ands	r3, r2
 8008a3a:	d102      	bne.n	8008a42 <USB_EPStartXfer+0x12e>
 8008a3c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008a3e:	3b01      	subs	r3, #1
 8008a40:	653b      	str	r3, [r7, #80]	@ 0x50
 8008a42:	683b      	ldr	r3, [r7, #0]
 8008a44:	781b      	ldrb	r3, [r3, #0]
 8008a46:	00db      	lsls	r3, r3, #3
 8008a48:	4a95      	ldr	r2, [pc, #596]	@ (8008ca0 <USB_EPStartXfer+0x38c>)
 8008a4a:	4694      	mov	ip, r2
 8008a4c:	4463      	add	r3, ip
 8008a4e:	685a      	ldr	r2, [r3, #4]
 8008a50:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008a52:	069b      	lsls	r3, r3, #26
 8008a54:	431a      	orrs	r2, r3
 8008a56:	683b      	ldr	r3, [r7, #0]
 8008a58:	781b      	ldrb	r3, [r3, #0]
 8008a5a:	00db      	lsls	r3, r3, #3
 8008a5c:	4990      	ldr	r1, [pc, #576]	@ (8008ca0 <USB_EPStartXfer+0x38c>)
 8008a5e:	468c      	mov	ip, r1
 8008a60:	4463      	add	r3, ip
 8008a62:	2180      	movs	r1, #128	@ 0x80
 8008a64:	0609      	lsls	r1, r1, #24
 8008a66:	430a      	orrs	r2, r1
 8008a68:	605a      	str	r2, [r3, #4]
 8008a6a:	e055      	b.n	8008b18 <USB_EPStartXfer+0x204>
 8008a6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d111      	bne.n	8008a96 <USB_EPStartXfer+0x182>
 8008a72:	683b      	ldr	r3, [r7, #0]
 8008a74:	781b      	ldrb	r3, [r3, #0]
 8008a76:	00db      	lsls	r3, r3, #3
 8008a78:	4a89      	ldr	r2, [pc, #548]	@ (8008ca0 <USB_EPStartXfer+0x38c>)
 8008a7a:	4694      	mov	ip, r2
 8008a7c:	4463      	add	r3, ip
 8008a7e:	685a      	ldr	r2, [r3, #4]
 8008a80:	683b      	ldr	r3, [r7, #0]
 8008a82:	781b      	ldrb	r3, [r3, #0]
 8008a84:	00db      	lsls	r3, r3, #3
 8008a86:	4986      	ldr	r1, [pc, #536]	@ (8008ca0 <USB_EPStartXfer+0x38c>)
 8008a88:	468c      	mov	ip, r1
 8008a8a:	4463      	add	r3, ip
 8008a8c:	2180      	movs	r1, #128	@ 0x80
 8008a8e:	0609      	lsls	r1, r1, #24
 8008a90:	430a      	orrs	r2, r1
 8008a92:	605a      	str	r2, [r3, #4]
 8008a94:	e040      	b.n	8008b18 <USB_EPStartXfer+0x204>
 8008a96:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a98:	085b      	lsrs	r3, r3, #1
 8008a9a:	653b      	str	r3, [r7, #80]	@ 0x50
 8008a9c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a9e:	2201      	movs	r2, #1
 8008aa0:	4013      	ands	r3, r2
 8008aa2:	d002      	beq.n	8008aaa <USB_EPStartXfer+0x196>
 8008aa4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008aa6:	3301      	adds	r3, #1
 8008aa8:	653b      	str	r3, [r7, #80]	@ 0x50
 8008aaa:	683b      	ldr	r3, [r7, #0]
 8008aac:	781b      	ldrb	r3, [r3, #0]
 8008aae:	00db      	lsls	r3, r3, #3
 8008ab0:	4a7b      	ldr	r2, [pc, #492]	@ (8008ca0 <USB_EPStartXfer+0x38c>)
 8008ab2:	4694      	mov	ip, r2
 8008ab4:	4463      	add	r3, ip
 8008ab6:	6859      	ldr	r1, [r3, #4]
 8008ab8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008aba:	069a      	lsls	r2, r3, #26
 8008abc:	683b      	ldr	r3, [r7, #0]
 8008abe:	781b      	ldrb	r3, [r3, #0]
 8008ac0:	00db      	lsls	r3, r3, #3
 8008ac2:	4877      	ldr	r0, [pc, #476]	@ (8008ca0 <USB_EPStartXfer+0x38c>)
 8008ac4:	4684      	mov	ip, r0
 8008ac6:	4463      	add	r3, ip
 8008ac8:	430a      	orrs	r2, r1
 8008aca:	605a      	str	r2, [r3, #4]
 8008acc:	e024      	b.n	8008b18 <USB_EPStartXfer+0x204>
 8008ace:	683b      	ldr	r3, [r7, #0]
 8008ad0:	785b      	ldrb	r3, [r3, #1]
 8008ad2:	2b01      	cmp	r3, #1
 8008ad4:	d120      	bne.n	8008b18 <USB_EPStartXfer+0x204>
 8008ad6:	683b      	ldr	r3, [r7, #0]
 8008ad8:	781b      	ldrb	r3, [r3, #0]
 8008ada:	00db      	lsls	r3, r3, #3
 8008adc:	4a70      	ldr	r2, [pc, #448]	@ (8008ca0 <USB_EPStartXfer+0x38c>)
 8008ade:	4694      	mov	ip, r2
 8008ae0:	4463      	add	r3, ip
 8008ae2:	685a      	ldr	r2, [r3, #4]
 8008ae4:	683b      	ldr	r3, [r7, #0]
 8008ae6:	781b      	ldrb	r3, [r3, #0]
 8008ae8:	00db      	lsls	r3, r3, #3
 8008aea:	496d      	ldr	r1, [pc, #436]	@ (8008ca0 <USB_EPStartXfer+0x38c>)
 8008aec:	468c      	mov	ip, r1
 8008aee:	4463      	add	r3, ip
 8008af0:	0412      	lsls	r2, r2, #16
 8008af2:	0c12      	lsrs	r2, r2, #16
 8008af4:	605a      	str	r2, [r3, #4]
 8008af6:	683b      	ldr	r3, [r7, #0]
 8008af8:	781b      	ldrb	r3, [r3, #0]
 8008afa:	00db      	lsls	r3, r3, #3
 8008afc:	4a68      	ldr	r2, [pc, #416]	@ (8008ca0 <USB_EPStartXfer+0x38c>)
 8008afe:	4694      	mov	ip, r2
 8008b00:	4463      	add	r3, ip
 8008b02:	6859      	ldr	r1, [r3, #4]
 8008b04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008b06:	041a      	lsls	r2, r3, #16
 8008b08:	683b      	ldr	r3, [r7, #0]
 8008b0a:	781b      	ldrb	r3, [r3, #0]
 8008b0c:	00db      	lsls	r3, r3, #3
 8008b0e:	4864      	ldr	r0, [pc, #400]	@ (8008ca0 <USB_EPStartXfer+0x38c>)
 8008b10:	4684      	mov	ip, r0
 8008b12:	4463      	add	r3, ip
 8008b14:	430a      	orrs	r2, r1
 8008b16:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 8008b18:	201a      	movs	r0, #26
 8008b1a:	183b      	adds	r3, r7, r0
 8008b1c:	683a      	ldr	r2, [r7, #0]
 8008b1e:	8952      	ldrh	r2, [r2, #10]
 8008b20:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008b22:	683b      	ldr	r3, [r7, #0]
 8008b24:	6959      	ldr	r1, [r3, #20]
 8008b26:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008b28:	b29c      	uxth	r4, r3
 8008b2a:	183b      	adds	r3, r7, r0
 8008b2c:	881a      	ldrh	r2, [r3, #0]
 8008b2e:	6878      	ldr	r0, [r7, #4]
 8008b30:	0023      	movs	r3, r4
 8008b32:	f001 f809 	bl	8009b48 <USB_WritePMA>
            ep->xfer_buff += len;
 8008b36:	683b      	ldr	r3, [r7, #0]
 8008b38:	695a      	ldr	r2, [r3, #20]
 8008b3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008b3c:	18d2      	adds	r2, r2, r3
 8008b3e:	683b      	ldr	r3, [r7, #0]
 8008b40:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008b42:	683b      	ldr	r3, [r7, #0]
 8008b44:	6a1a      	ldr	r2, [r3, #32]
 8008b46:	683b      	ldr	r3, [r7, #0]
 8008b48:	691b      	ldr	r3, [r3, #16]
 8008b4a:	429a      	cmp	r2, r3
 8008b4c:	d906      	bls.n	8008b5c <USB_EPStartXfer+0x248>
            {
              ep->xfer_len_db -= len;
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	6a1a      	ldr	r2, [r3, #32]
 8008b52:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008b54:	1ad2      	subs	r2, r2, r3
 8008b56:	683b      	ldr	r3, [r7, #0]
 8008b58:	621a      	str	r2, [r3, #32]
 8008b5a:	e005      	b.n	8008b68 <USB_EPStartXfer+0x254>
            }
            else
            {
              len = ep->xfer_len_db;
 8008b5c:	683b      	ldr	r3, [r7, #0]
 8008b5e:	6a1b      	ldr	r3, [r3, #32]
 8008b60:	657b      	str	r3, [r7, #84]	@ 0x54
              ep->xfer_len_db = 0U;
 8008b62:	683b      	ldr	r3, [r7, #0]
 8008b64:	2200      	movs	r2, #0
 8008b66:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008b68:	683b      	ldr	r3, [r7, #0]
 8008b6a:	785b      	ldrb	r3, [r3, #1]
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d162      	bne.n	8008c36 <USB_EPStartXfer+0x322>
 8008b70:	683b      	ldr	r3, [r7, #0]
 8008b72:	781b      	ldrb	r3, [r3, #0]
 8008b74:	00db      	lsls	r3, r3, #3
 8008b76:	4a4a      	ldr	r2, [pc, #296]	@ (8008ca0 <USB_EPStartXfer+0x38c>)
 8008b78:	4694      	mov	ip, r2
 8008b7a:	4463      	add	r3, ip
 8008b7c:	681a      	ldr	r2, [r3, #0]
 8008b7e:	683b      	ldr	r3, [r7, #0]
 8008b80:	781b      	ldrb	r3, [r3, #0]
 8008b82:	00db      	lsls	r3, r3, #3
 8008b84:	4946      	ldr	r1, [pc, #280]	@ (8008ca0 <USB_EPStartXfer+0x38c>)
 8008b86:	468c      	mov	ip, r1
 8008b88:	4463      	add	r3, ip
 8008b8a:	0192      	lsls	r2, r2, #6
 8008b8c:	0992      	lsrs	r2, r2, #6
 8008b8e:	601a      	str	r2, [r3, #0]
 8008b90:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008b92:	2b3e      	cmp	r3, #62	@ 0x3e
 8008b94:	d91e      	bls.n	8008bd4 <USB_EPStartXfer+0x2c0>
 8008b96:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008b98:	095b      	lsrs	r3, r3, #5
 8008b9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008b9c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008b9e:	221f      	movs	r2, #31
 8008ba0:	4013      	ands	r3, r2
 8008ba2:	d102      	bne.n	8008baa <USB_EPStartXfer+0x296>
 8008ba4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ba6:	3b01      	subs	r3, #1
 8008ba8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008baa:	683b      	ldr	r3, [r7, #0]
 8008bac:	781b      	ldrb	r3, [r3, #0]
 8008bae:	00db      	lsls	r3, r3, #3
 8008bb0:	4a3b      	ldr	r2, [pc, #236]	@ (8008ca0 <USB_EPStartXfer+0x38c>)
 8008bb2:	4694      	mov	ip, r2
 8008bb4:	4463      	add	r3, ip
 8008bb6:	681a      	ldr	r2, [r3, #0]
 8008bb8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008bba:	069b      	lsls	r3, r3, #26
 8008bbc:	431a      	orrs	r2, r3
 8008bbe:	683b      	ldr	r3, [r7, #0]
 8008bc0:	781b      	ldrb	r3, [r3, #0]
 8008bc2:	00db      	lsls	r3, r3, #3
 8008bc4:	4936      	ldr	r1, [pc, #216]	@ (8008ca0 <USB_EPStartXfer+0x38c>)
 8008bc6:	468c      	mov	ip, r1
 8008bc8:	4463      	add	r3, ip
 8008bca:	2180      	movs	r1, #128	@ 0x80
 8008bcc:	0609      	lsls	r1, r1, #24
 8008bce:	430a      	orrs	r2, r1
 8008bd0:	601a      	str	r2, [r3, #0]
 8008bd2:	e055      	b.n	8008c80 <USB_EPStartXfer+0x36c>
 8008bd4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d111      	bne.n	8008bfe <USB_EPStartXfer+0x2ea>
 8008bda:	683b      	ldr	r3, [r7, #0]
 8008bdc:	781b      	ldrb	r3, [r3, #0]
 8008bde:	00db      	lsls	r3, r3, #3
 8008be0:	4a2f      	ldr	r2, [pc, #188]	@ (8008ca0 <USB_EPStartXfer+0x38c>)
 8008be2:	4694      	mov	ip, r2
 8008be4:	4463      	add	r3, ip
 8008be6:	681a      	ldr	r2, [r3, #0]
 8008be8:	683b      	ldr	r3, [r7, #0]
 8008bea:	781b      	ldrb	r3, [r3, #0]
 8008bec:	00db      	lsls	r3, r3, #3
 8008bee:	492c      	ldr	r1, [pc, #176]	@ (8008ca0 <USB_EPStartXfer+0x38c>)
 8008bf0:	468c      	mov	ip, r1
 8008bf2:	4463      	add	r3, ip
 8008bf4:	2180      	movs	r1, #128	@ 0x80
 8008bf6:	0609      	lsls	r1, r1, #24
 8008bf8:	430a      	orrs	r2, r1
 8008bfa:	601a      	str	r2, [r3, #0]
 8008bfc:	e040      	b.n	8008c80 <USB_EPStartXfer+0x36c>
 8008bfe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c00:	085b      	lsrs	r3, r3, #1
 8008c02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008c04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c06:	2201      	movs	r2, #1
 8008c08:	4013      	ands	r3, r2
 8008c0a:	d002      	beq.n	8008c12 <USB_EPStartXfer+0x2fe>
 8008c0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c0e:	3301      	adds	r3, #1
 8008c10:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008c12:	683b      	ldr	r3, [r7, #0]
 8008c14:	781b      	ldrb	r3, [r3, #0]
 8008c16:	00db      	lsls	r3, r3, #3
 8008c18:	4a21      	ldr	r2, [pc, #132]	@ (8008ca0 <USB_EPStartXfer+0x38c>)
 8008c1a:	4694      	mov	ip, r2
 8008c1c:	4463      	add	r3, ip
 8008c1e:	6819      	ldr	r1, [r3, #0]
 8008c20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c22:	069a      	lsls	r2, r3, #26
 8008c24:	683b      	ldr	r3, [r7, #0]
 8008c26:	781b      	ldrb	r3, [r3, #0]
 8008c28:	00db      	lsls	r3, r3, #3
 8008c2a:	481d      	ldr	r0, [pc, #116]	@ (8008ca0 <USB_EPStartXfer+0x38c>)
 8008c2c:	4684      	mov	ip, r0
 8008c2e:	4463      	add	r3, ip
 8008c30:	430a      	orrs	r2, r1
 8008c32:	601a      	str	r2, [r3, #0]
 8008c34:	e024      	b.n	8008c80 <USB_EPStartXfer+0x36c>
 8008c36:	683b      	ldr	r3, [r7, #0]
 8008c38:	785b      	ldrb	r3, [r3, #1]
 8008c3a:	2b01      	cmp	r3, #1
 8008c3c:	d120      	bne.n	8008c80 <USB_EPStartXfer+0x36c>
 8008c3e:	683b      	ldr	r3, [r7, #0]
 8008c40:	781b      	ldrb	r3, [r3, #0]
 8008c42:	00db      	lsls	r3, r3, #3
 8008c44:	4a16      	ldr	r2, [pc, #88]	@ (8008ca0 <USB_EPStartXfer+0x38c>)
 8008c46:	4694      	mov	ip, r2
 8008c48:	4463      	add	r3, ip
 8008c4a:	681a      	ldr	r2, [r3, #0]
 8008c4c:	683b      	ldr	r3, [r7, #0]
 8008c4e:	781b      	ldrb	r3, [r3, #0]
 8008c50:	00db      	lsls	r3, r3, #3
 8008c52:	4913      	ldr	r1, [pc, #76]	@ (8008ca0 <USB_EPStartXfer+0x38c>)
 8008c54:	468c      	mov	ip, r1
 8008c56:	4463      	add	r3, ip
 8008c58:	0412      	lsls	r2, r2, #16
 8008c5a:	0c12      	lsrs	r2, r2, #16
 8008c5c:	601a      	str	r2, [r3, #0]
 8008c5e:	683b      	ldr	r3, [r7, #0]
 8008c60:	781b      	ldrb	r3, [r3, #0]
 8008c62:	00db      	lsls	r3, r3, #3
 8008c64:	4a0e      	ldr	r2, [pc, #56]	@ (8008ca0 <USB_EPStartXfer+0x38c>)
 8008c66:	4694      	mov	ip, r2
 8008c68:	4463      	add	r3, ip
 8008c6a:	6819      	ldr	r1, [r3, #0]
 8008c6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c6e:	041a      	lsls	r2, r3, #16
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	781b      	ldrb	r3, [r3, #0]
 8008c74:	00db      	lsls	r3, r3, #3
 8008c76:	480a      	ldr	r0, [pc, #40]	@ (8008ca0 <USB_EPStartXfer+0x38c>)
 8008c78:	4684      	mov	ip, r0
 8008c7a:	4463      	add	r3, ip
 8008c7c:	430a      	orrs	r2, r1
 8008c7e:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008c80:	201a      	movs	r0, #26
 8008c82:	183b      	adds	r3, r7, r0
 8008c84:	683a      	ldr	r2, [r7, #0]
 8008c86:	8912      	ldrh	r2, [r2, #8]
 8008c88:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008c8a:	683b      	ldr	r3, [r7, #0]
 8008c8c:	6959      	ldr	r1, [r3, #20]
 8008c8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c90:	b29c      	uxth	r4, r3
 8008c92:	183b      	adds	r3, r7, r0
 8008c94:	881a      	ldrh	r2, [r3, #0]
 8008c96:	6878      	ldr	r0, [r7, #4]
 8008c98:	0023      	movs	r3, r4
 8008c9a:	f000 ff55 	bl	8009b48 <USB_WritePMA>
 8008c9e:	e2e8      	b.n	8009272 <USB_EPStartXfer+0x95e>
 8008ca0:	40009800 	.word	0x40009800
 8008ca4:	07ff8f8f 	.word	0x07ff8f8f
 8008ca8:	00008180 	.word	0x00008180
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008cac:	683b      	ldr	r3, [r7, #0]
 8008cae:	785b      	ldrb	r3, [r3, #1]
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d162      	bne.n	8008d7a <USB_EPStartXfer+0x466>
 8008cb4:	683b      	ldr	r3, [r7, #0]
 8008cb6:	781b      	ldrb	r3, [r3, #0]
 8008cb8:	00db      	lsls	r3, r3, #3
 8008cba:	4ac7      	ldr	r2, [pc, #796]	@ (8008fd8 <USB_EPStartXfer+0x6c4>)
 8008cbc:	4694      	mov	ip, r2
 8008cbe:	4463      	add	r3, ip
 8008cc0:	681a      	ldr	r2, [r3, #0]
 8008cc2:	683b      	ldr	r3, [r7, #0]
 8008cc4:	781b      	ldrb	r3, [r3, #0]
 8008cc6:	00db      	lsls	r3, r3, #3
 8008cc8:	49c3      	ldr	r1, [pc, #780]	@ (8008fd8 <USB_EPStartXfer+0x6c4>)
 8008cca:	468c      	mov	ip, r1
 8008ccc:	4463      	add	r3, ip
 8008cce:	0192      	lsls	r2, r2, #6
 8008cd0:	0992      	lsrs	r2, r2, #6
 8008cd2:	601a      	str	r2, [r3, #0]
 8008cd4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008cd6:	2b3e      	cmp	r3, #62	@ 0x3e
 8008cd8:	d91e      	bls.n	8008d18 <USB_EPStartXfer+0x404>
 8008cda:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008cdc:	095b      	lsrs	r3, r3, #5
 8008cde:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008ce0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008ce2:	221f      	movs	r2, #31
 8008ce4:	4013      	ands	r3, r2
 8008ce6:	d102      	bne.n	8008cee <USB_EPStartXfer+0x3da>
 8008ce8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008cea:	3b01      	subs	r3, #1
 8008cec:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008cee:	683b      	ldr	r3, [r7, #0]
 8008cf0:	781b      	ldrb	r3, [r3, #0]
 8008cf2:	00db      	lsls	r3, r3, #3
 8008cf4:	4ab8      	ldr	r2, [pc, #736]	@ (8008fd8 <USB_EPStartXfer+0x6c4>)
 8008cf6:	4694      	mov	ip, r2
 8008cf8:	4463      	add	r3, ip
 8008cfa:	681a      	ldr	r2, [r3, #0]
 8008cfc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008cfe:	069b      	lsls	r3, r3, #26
 8008d00:	431a      	orrs	r2, r3
 8008d02:	683b      	ldr	r3, [r7, #0]
 8008d04:	781b      	ldrb	r3, [r3, #0]
 8008d06:	00db      	lsls	r3, r3, #3
 8008d08:	49b3      	ldr	r1, [pc, #716]	@ (8008fd8 <USB_EPStartXfer+0x6c4>)
 8008d0a:	468c      	mov	ip, r1
 8008d0c:	4463      	add	r3, ip
 8008d0e:	2180      	movs	r1, #128	@ 0x80
 8008d10:	0609      	lsls	r1, r1, #24
 8008d12:	430a      	orrs	r2, r1
 8008d14:	601a      	str	r2, [r3, #0]
 8008d16:	e055      	b.n	8008dc4 <USB_EPStartXfer+0x4b0>
 8008d18:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d111      	bne.n	8008d42 <USB_EPStartXfer+0x42e>
 8008d1e:	683b      	ldr	r3, [r7, #0]
 8008d20:	781b      	ldrb	r3, [r3, #0]
 8008d22:	00db      	lsls	r3, r3, #3
 8008d24:	4aac      	ldr	r2, [pc, #688]	@ (8008fd8 <USB_EPStartXfer+0x6c4>)
 8008d26:	4694      	mov	ip, r2
 8008d28:	4463      	add	r3, ip
 8008d2a:	681a      	ldr	r2, [r3, #0]
 8008d2c:	683b      	ldr	r3, [r7, #0]
 8008d2e:	781b      	ldrb	r3, [r3, #0]
 8008d30:	00db      	lsls	r3, r3, #3
 8008d32:	49a9      	ldr	r1, [pc, #676]	@ (8008fd8 <USB_EPStartXfer+0x6c4>)
 8008d34:	468c      	mov	ip, r1
 8008d36:	4463      	add	r3, ip
 8008d38:	2180      	movs	r1, #128	@ 0x80
 8008d3a:	0609      	lsls	r1, r1, #24
 8008d3c:	430a      	orrs	r2, r1
 8008d3e:	601a      	str	r2, [r3, #0]
 8008d40:	e040      	b.n	8008dc4 <USB_EPStartXfer+0x4b0>
 8008d42:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d44:	085b      	lsrs	r3, r3, #1
 8008d46:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008d48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d4a:	2201      	movs	r2, #1
 8008d4c:	4013      	ands	r3, r2
 8008d4e:	d002      	beq.n	8008d56 <USB_EPStartXfer+0x442>
 8008d50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d52:	3301      	adds	r3, #1
 8008d54:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008d56:	683b      	ldr	r3, [r7, #0]
 8008d58:	781b      	ldrb	r3, [r3, #0]
 8008d5a:	00db      	lsls	r3, r3, #3
 8008d5c:	4a9e      	ldr	r2, [pc, #632]	@ (8008fd8 <USB_EPStartXfer+0x6c4>)
 8008d5e:	4694      	mov	ip, r2
 8008d60:	4463      	add	r3, ip
 8008d62:	6819      	ldr	r1, [r3, #0]
 8008d64:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d66:	069a      	lsls	r2, r3, #26
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	781b      	ldrb	r3, [r3, #0]
 8008d6c:	00db      	lsls	r3, r3, #3
 8008d6e:	489a      	ldr	r0, [pc, #616]	@ (8008fd8 <USB_EPStartXfer+0x6c4>)
 8008d70:	4684      	mov	ip, r0
 8008d72:	4463      	add	r3, ip
 8008d74:	430a      	orrs	r2, r1
 8008d76:	601a      	str	r2, [r3, #0]
 8008d78:	e024      	b.n	8008dc4 <USB_EPStartXfer+0x4b0>
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	785b      	ldrb	r3, [r3, #1]
 8008d7e:	2b01      	cmp	r3, #1
 8008d80:	d120      	bne.n	8008dc4 <USB_EPStartXfer+0x4b0>
 8008d82:	683b      	ldr	r3, [r7, #0]
 8008d84:	781b      	ldrb	r3, [r3, #0]
 8008d86:	00db      	lsls	r3, r3, #3
 8008d88:	4a93      	ldr	r2, [pc, #588]	@ (8008fd8 <USB_EPStartXfer+0x6c4>)
 8008d8a:	4694      	mov	ip, r2
 8008d8c:	4463      	add	r3, ip
 8008d8e:	681a      	ldr	r2, [r3, #0]
 8008d90:	683b      	ldr	r3, [r7, #0]
 8008d92:	781b      	ldrb	r3, [r3, #0]
 8008d94:	00db      	lsls	r3, r3, #3
 8008d96:	4990      	ldr	r1, [pc, #576]	@ (8008fd8 <USB_EPStartXfer+0x6c4>)
 8008d98:	468c      	mov	ip, r1
 8008d9a:	4463      	add	r3, ip
 8008d9c:	0412      	lsls	r2, r2, #16
 8008d9e:	0c12      	lsrs	r2, r2, #16
 8008da0:	601a      	str	r2, [r3, #0]
 8008da2:	683b      	ldr	r3, [r7, #0]
 8008da4:	781b      	ldrb	r3, [r3, #0]
 8008da6:	00db      	lsls	r3, r3, #3
 8008da8:	4a8b      	ldr	r2, [pc, #556]	@ (8008fd8 <USB_EPStartXfer+0x6c4>)
 8008daa:	4694      	mov	ip, r2
 8008dac:	4463      	add	r3, ip
 8008dae:	6819      	ldr	r1, [r3, #0]
 8008db0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008db2:	041a      	lsls	r2, r3, #16
 8008db4:	683b      	ldr	r3, [r7, #0]
 8008db6:	781b      	ldrb	r3, [r3, #0]
 8008db8:	00db      	lsls	r3, r3, #3
 8008dba:	4887      	ldr	r0, [pc, #540]	@ (8008fd8 <USB_EPStartXfer+0x6c4>)
 8008dbc:	4684      	mov	ip, r0
 8008dbe:	4463      	add	r3, ip
 8008dc0:	430a      	orrs	r2, r1
 8008dc2:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008dc4:	201a      	movs	r0, #26
 8008dc6:	183b      	adds	r3, r7, r0
 8008dc8:	683a      	ldr	r2, [r7, #0]
 8008dca:	8912      	ldrh	r2, [r2, #8]
 8008dcc:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008dce:	683b      	ldr	r3, [r7, #0]
 8008dd0:	6959      	ldr	r1, [r3, #20]
 8008dd2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008dd4:	b29c      	uxth	r4, r3
 8008dd6:	183b      	adds	r3, r7, r0
 8008dd8:	881a      	ldrh	r2, [r3, #0]
 8008dda:	6878      	ldr	r0, [r7, #4]
 8008ddc:	0023      	movs	r3, r4
 8008dde:	f000 feb3 	bl	8009b48 <USB_WritePMA>
            ep->xfer_buff += len;
 8008de2:	683b      	ldr	r3, [r7, #0]
 8008de4:	695a      	ldr	r2, [r3, #20]
 8008de6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008de8:	18d2      	adds	r2, r2, r3
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008dee:	683b      	ldr	r3, [r7, #0]
 8008df0:	6a1a      	ldr	r2, [r3, #32]
 8008df2:	683b      	ldr	r3, [r7, #0]
 8008df4:	691b      	ldr	r3, [r3, #16]
 8008df6:	429a      	cmp	r2, r3
 8008df8:	d906      	bls.n	8008e08 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 8008dfa:	683b      	ldr	r3, [r7, #0]
 8008dfc:	6a1a      	ldr	r2, [r3, #32]
 8008dfe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008e00:	1ad2      	subs	r2, r2, r3
 8008e02:	683b      	ldr	r3, [r7, #0]
 8008e04:	621a      	str	r2, [r3, #32]
 8008e06:	e005      	b.n	8008e14 <USB_EPStartXfer+0x500>
            }
            else
            {
              len = ep->xfer_len_db;
 8008e08:	683b      	ldr	r3, [r7, #0]
 8008e0a:	6a1b      	ldr	r3, [r3, #32]
 8008e0c:	657b      	str	r3, [r7, #84]	@ 0x54
              ep->xfer_len_db = 0U;
 8008e0e:	683b      	ldr	r3, [r7, #0]
 8008e10:	2200      	movs	r2, #0
 8008e12:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008e14:	683b      	ldr	r3, [r7, #0]
 8008e16:	785b      	ldrb	r3, [r3, #1]
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d162      	bne.n	8008ee2 <USB_EPStartXfer+0x5ce>
 8008e1c:	683b      	ldr	r3, [r7, #0]
 8008e1e:	781b      	ldrb	r3, [r3, #0]
 8008e20:	00db      	lsls	r3, r3, #3
 8008e22:	4a6d      	ldr	r2, [pc, #436]	@ (8008fd8 <USB_EPStartXfer+0x6c4>)
 8008e24:	4694      	mov	ip, r2
 8008e26:	4463      	add	r3, ip
 8008e28:	685a      	ldr	r2, [r3, #4]
 8008e2a:	683b      	ldr	r3, [r7, #0]
 8008e2c:	781b      	ldrb	r3, [r3, #0]
 8008e2e:	00db      	lsls	r3, r3, #3
 8008e30:	4969      	ldr	r1, [pc, #420]	@ (8008fd8 <USB_EPStartXfer+0x6c4>)
 8008e32:	468c      	mov	ip, r1
 8008e34:	4463      	add	r3, ip
 8008e36:	0192      	lsls	r2, r2, #6
 8008e38:	0992      	lsrs	r2, r2, #6
 8008e3a:	605a      	str	r2, [r3, #4]
 8008e3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008e3e:	2b3e      	cmp	r3, #62	@ 0x3e
 8008e40:	d91e      	bls.n	8008e80 <USB_EPStartXfer+0x56c>
 8008e42:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008e44:	095b      	lsrs	r3, r3, #5
 8008e46:	647b      	str	r3, [r7, #68]	@ 0x44
 8008e48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008e4a:	221f      	movs	r2, #31
 8008e4c:	4013      	ands	r3, r2
 8008e4e:	d102      	bne.n	8008e56 <USB_EPStartXfer+0x542>
 8008e50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008e52:	3b01      	subs	r3, #1
 8008e54:	647b      	str	r3, [r7, #68]	@ 0x44
 8008e56:	683b      	ldr	r3, [r7, #0]
 8008e58:	781b      	ldrb	r3, [r3, #0]
 8008e5a:	00db      	lsls	r3, r3, #3
 8008e5c:	4a5e      	ldr	r2, [pc, #376]	@ (8008fd8 <USB_EPStartXfer+0x6c4>)
 8008e5e:	4694      	mov	ip, r2
 8008e60:	4463      	add	r3, ip
 8008e62:	685a      	ldr	r2, [r3, #4]
 8008e64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008e66:	069b      	lsls	r3, r3, #26
 8008e68:	431a      	orrs	r2, r3
 8008e6a:	683b      	ldr	r3, [r7, #0]
 8008e6c:	781b      	ldrb	r3, [r3, #0]
 8008e6e:	00db      	lsls	r3, r3, #3
 8008e70:	4959      	ldr	r1, [pc, #356]	@ (8008fd8 <USB_EPStartXfer+0x6c4>)
 8008e72:	468c      	mov	ip, r1
 8008e74:	4463      	add	r3, ip
 8008e76:	2180      	movs	r1, #128	@ 0x80
 8008e78:	0609      	lsls	r1, r1, #24
 8008e7a:	430a      	orrs	r2, r1
 8008e7c:	605a      	str	r2, [r3, #4]
 8008e7e:	e055      	b.n	8008f2c <USB_EPStartXfer+0x618>
 8008e80:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d111      	bne.n	8008eaa <USB_EPStartXfer+0x596>
 8008e86:	683b      	ldr	r3, [r7, #0]
 8008e88:	781b      	ldrb	r3, [r3, #0]
 8008e8a:	00db      	lsls	r3, r3, #3
 8008e8c:	4a52      	ldr	r2, [pc, #328]	@ (8008fd8 <USB_EPStartXfer+0x6c4>)
 8008e8e:	4694      	mov	ip, r2
 8008e90:	4463      	add	r3, ip
 8008e92:	685a      	ldr	r2, [r3, #4]
 8008e94:	683b      	ldr	r3, [r7, #0]
 8008e96:	781b      	ldrb	r3, [r3, #0]
 8008e98:	00db      	lsls	r3, r3, #3
 8008e9a:	494f      	ldr	r1, [pc, #316]	@ (8008fd8 <USB_EPStartXfer+0x6c4>)
 8008e9c:	468c      	mov	ip, r1
 8008e9e:	4463      	add	r3, ip
 8008ea0:	2180      	movs	r1, #128	@ 0x80
 8008ea2:	0609      	lsls	r1, r1, #24
 8008ea4:	430a      	orrs	r2, r1
 8008ea6:	605a      	str	r2, [r3, #4]
 8008ea8:	e040      	b.n	8008f2c <USB_EPStartXfer+0x618>
 8008eaa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008eac:	085b      	lsrs	r3, r3, #1
 8008eae:	647b      	str	r3, [r7, #68]	@ 0x44
 8008eb0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008eb2:	2201      	movs	r2, #1
 8008eb4:	4013      	ands	r3, r2
 8008eb6:	d002      	beq.n	8008ebe <USB_EPStartXfer+0x5aa>
 8008eb8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008eba:	3301      	adds	r3, #1
 8008ebc:	647b      	str	r3, [r7, #68]	@ 0x44
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	781b      	ldrb	r3, [r3, #0]
 8008ec2:	00db      	lsls	r3, r3, #3
 8008ec4:	4a44      	ldr	r2, [pc, #272]	@ (8008fd8 <USB_EPStartXfer+0x6c4>)
 8008ec6:	4694      	mov	ip, r2
 8008ec8:	4463      	add	r3, ip
 8008eca:	6859      	ldr	r1, [r3, #4]
 8008ecc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008ece:	069a      	lsls	r2, r3, #26
 8008ed0:	683b      	ldr	r3, [r7, #0]
 8008ed2:	781b      	ldrb	r3, [r3, #0]
 8008ed4:	00db      	lsls	r3, r3, #3
 8008ed6:	4840      	ldr	r0, [pc, #256]	@ (8008fd8 <USB_EPStartXfer+0x6c4>)
 8008ed8:	4684      	mov	ip, r0
 8008eda:	4463      	add	r3, ip
 8008edc:	430a      	orrs	r2, r1
 8008ede:	605a      	str	r2, [r3, #4]
 8008ee0:	e024      	b.n	8008f2c <USB_EPStartXfer+0x618>
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	785b      	ldrb	r3, [r3, #1]
 8008ee6:	2b01      	cmp	r3, #1
 8008ee8:	d120      	bne.n	8008f2c <USB_EPStartXfer+0x618>
 8008eea:	683b      	ldr	r3, [r7, #0]
 8008eec:	781b      	ldrb	r3, [r3, #0]
 8008eee:	00db      	lsls	r3, r3, #3
 8008ef0:	4a39      	ldr	r2, [pc, #228]	@ (8008fd8 <USB_EPStartXfer+0x6c4>)
 8008ef2:	4694      	mov	ip, r2
 8008ef4:	4463      	add	r3, ip
 8008ef6:	685a      	ldr	r2, [r3, #4]
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	781b      	ldrb	r3, [r3, #0]
 8008efc:	00db      	lsls	r3, r3, #3
 8008efe:	4936      	ldr	r1, [pc, #216]	@ (8008fd8 <USB_EPStartXfer+0x6c4>)
 8008f00:	468c      	mov	ip, r1
 8008f02:	4463      	add	r3, ip
 8008f04:	0412      	lsls	r2, r2, #16
 8008f06:	0c12      	lsrs	r2, r2, #16
 8008f08:	605a      	str	r2, [r3, #4]
 8008f0a:	683b      	ldr	r3, [r7, #0]
 8008f0c:	781b      	ldrb	r3, [r3, #0]
 8008f0e:	00db      	lsls	r3, r3, #3
 8008f10:	4a31      	ldr	r2, [pc, #196]	@ (8008fd8 <USB_EPStartXfer+0x6c4>)
 8008f12:	4694      	mov	ip, r2
 8008f14:	4463      	add	r3, ip
 8008f16:	6859      	ldr	r1, [r3, #4]
 8008f18:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008f1a:	041a      	lsls	r2, r3, #16
 8008f1c:	683b      	ldr	r3, [r7, #0]
 8008f1e:	781b      	ldrb	r3, [r3, #0]
 8008f20:	00db      	lsls	r3, r3, #3
 8008f22:	482d      	ldr	r0, [pc, #180]	@ (8008fd8 <USB_EPStartXfer+0x6c4>)
 8008f24:	4684      	mov	ip, r0
 8008f26:	4463      	add	r3, ip
 8008f28:	430a      	orrs	r2, r1
 8008f2a:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 8008f2c:	201a      	movs	r0, #26
 8008f2e:	183b      	adds	r3, r7, r0
 8008f30:	683a      	ldr	r2, [r7, #0]
 8008f32:	8952      	ldrh	r2, [r2, #10]
 8008f34:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008f36:	683b      	ldr	r3, [r7, #0]
 8008f38:	6959      	ldr	r1, [r3, #20]
 8008f3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008f3c:	b29c      	uxth	r4, r3
 8008f3e:	183b      	adds	r3, r7, r0
 8008f40:	881a      	ldrh	r2, [r3, #0]
 8008f42:	6878      	ldr	r0, [r7, #4]
 8008f44:	0023      	movs	r3, r4
 8008f46:	f000 fdff 	bl	8009b48 <USB_WritePMA>
 8008f4a:	e192      	b.n	8009272 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8008f4c:	683b      	ldr	r3, [r7, #0]
 8008f4e:	6a1b      	ldr	r3, [r3, #32]
 8008f50:	657b      	str	r3, [r7, #84]	@ 0x54

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8008f52:	687a      	ldr	r2, [r7, #4]
 8008f54:	683b      	ldr	r3, [r7, #0]
 8008f56:	781b      	ldrb	r3, [r3, #0]
 8008f58:	009b      	lsls	r3, r3, #2
 8008f5a:	18d3      	adds	r3, r2, r3
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	4a1f      	ldr	r2, [pc, #124]	@ (8008fdc <USB_EPStartXfer+0x6c8>)
 8008f60:	4013      	ands	r3, r2
 8008f62:	617b      	str	r3, [r7, #20]
 8008f64:	687a      	ldr	r2, [r7, #4]
 8008f66:	683b      	ldr	r3, [r7, #0]
 8008f68:	781b      	ldrb	r3, [r3, #0]
 8008f6a:	009b      	lsls	r3, r3, #2
 8008f6c:	18d3      	adds	r3, r2, r3
 8008f6e:	697a      	ldr	r2, [r7, #20]
 8008f70:	491b      	ldr	r1, [pc, #108]	@ (8008fe0 <USB_EPStartXfer+0x6cc>)
 8008f72:	430a      	orrs	r2, r1
 8008f74:	601a      	str	r2, [r3, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008f76:	683b      	ldr	r3, [r7, #0]
 8008f78:	781b      	ldrb	r3, [r3, #0]
 8008f7a:	00db      	lsls	r3, r3, #3
 8008f7c:	4a16      	ldr	r2, [pc, #88]	@ (8008fd8 <USB_EPStartXfer+0x6c4>)
 8008f7e:	4694      	mov	ip, r2
 8008f80:	4463      	add	r3, ip
 8008f82:	681a      	ldr	r2, [r3, #0]
 8008f84:	683b      	ldr	r3, [r7, #0]
 8008f86:	781b      	ldrb	r3, [r3, #0]
 8008f88:	00db      	lsls	r3, r3, #3
 8008f8a:	4913      	ldr	r1, [pc, #76]	@ (8008fd8 <USB_EPStartXfer+0x6c4>)
 8008f8c:	468c      	mov	ip, r1
 8008f8e:	4463      	add	r3, ip
 8008f90:	0412      	lsls	r2, r2, #16
 8008f92:	0c12      	lsrs	r2, r2, #16
 8008f94:	601a      	str	r2, [r3, #0]
 8008f96:	683b      	ldr	r3, [r7, #0]
 8008f98:	781b      	ldrb	r3, [r3, #0]
 8008f9a:	00db      	lsls	r3, r3, #3
 8008f9c:	4a0e      	ldr	r2, [pc, #56]	@ (8008fd8 <USB_EPStartXfer+0x6c4>)
 8008f9e:	4694      	mov	ip, r2
 8008fa0:	4463      	add	r3, ip
 8008fa2:	6819      	ldr	r1, [r3, #0]
 8008fa4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008fa6:	041a      	lsls	r2, r3, #16
 8008fa8:	683b      	ldr	r3, [r7, #0]
 8008faa:	781b      	ldrb	r3, [r3, #0]
 8008fac:	00db      	lsls	r3, r3, #3
 8008fae:	480a      	ldr	r0, [pc, #40]	@ (8008fd8 <USB_EPStartXfer+0x6c4>)
 8008fb0:	4684      	mov	ip, r0
 8008fb2:	4463      	add	r3, ip
 8008fb4:	430a      	orrs	r2, r1
 8008fb6:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008fb8:	201a      	movs	r0, #26
 8008fba:	183b      	adds	r3, r7, r0
 8008fbc:	683a      	ldr	r2, [r7, #0]
 8008fbe:	8912      	ldrh	r2, [r2, #8]
 8008fc0:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008fc2:	683b      	ldr	r3, [r7, #0]
 8008fc4:	6959      	ldr	r1, [r3, #20]
 8008fc6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008fc8:	b29c      	uxth	r4, r3
 8008fca:	183b      	adds	r3, r7, r0
 8008fcc:	881a      	ldrh	r2, [r3, #0]
 8008fce:	6878      	ldr	r0, [r7, #4]
 8008fd0:	0023      	movs	r3, r4
 8008fd2:	f000 fdb9 	bl	8009b48 <USB_WritePMA>
 8008fd6:	e14c      	b.n	8009272 <USB_EPStartXfer+0x95e>
 8008fd8:	40009800 	.word	0x40009800
 8008fdc:	07ff8e8f 	.word	0x07ff8e8f
 8008fe0:	00008080 	.word	0x00008080
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8008fe4:	683b      	ldr	r3, [r7, #0]
 8008fe6:	6a1a      	ldr	r2, [r3, #32]
 8008fe8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008fea:	1ad2      	subs	r2, r2, r3
 8008fec:	683b      	ldr	r3, [r7, #0]
 8008fee:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008ff0:	687a      	ldr	r2, [r7, #4]
 8008ff2:	683b      	ldr	r3, [r7, #0]
 8008ff4:	781b      	ldrb	r3, [r3, #0]
 8008ff6:	009b      	lsls	r3, r3, #2
 8008ff8:	18d3      	adds	r3, r2, r3
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	2240      	movs	r2, #64	@ 0x40
 8008ffe:	4013      	ands	r3, r2
 8009000:	d100      	bne.n	8009004 <USB_EPStartXfer+0x6f0>
 8009002:	e09b      	b.n	800913c <USB_EPStartXfer+0x828>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009004:	683b      	ldr	r3, [r7, #0]
 8009006:	785b      	ldrb	r3, [r3, #1]
 8009008:	2b00      	cmp	r3, #0
 800900a:	d162      	bne.n	80090d2 <USB_EPStartXfer+0x7be>
 800900c:	683b      	ldr	r3, [r7, #0]
 800900e:	781b      	ldrb	r3, [r3, #0]
 8009010:	00db      	lsls	r3, r3, #3
 8009012:	4ad6      	ldr	r2, [pc, #856]	@ (800936c <USB_EPStartXfer+0xa58>)
 8009014:	4694      	mov	ip, r2
 8009016:	4463      	add	r3, ip
 8009018:	685a      	ldr	r2, [r3, #4]
 800901a:	683b      	ldr	r3, [r7, #0]
 800901c:	781b      	ldrb	r3, [r3, #0]
 800901e:	00db      	lsls	r3, r3, #3
 8009020:	49d2      	ldr	r1, [pc, #840]	@ (800936c <USB_EPStartXfer+0xa58>)
 8009022:	468c      	mov	ip, r1
 8009024:	4463      	add	r3, ip
 8009026:	0192      	lsls	r2, r2, #6
 8009028:	0992      	lsrs	r2, r2, #6
 800902a:	605a      	str	r2, [r3, #4]
 800902c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800902e:	2b3e      	cmp	r3, #62	@ 0x3e
 8009030:	d91e      	bls.n	8009070 <USB_EPStartXfer+0x75c>
 8009032:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009034:	095b      	lsrs	r3, r3, #5
 8009036:	643b      	str	r3, [r7, #64]	@ 0x40
 8009038:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800903a:	221f      	movs	r2, #31
 800903c:	4013      	ands	r3, r2
 800903e:	d102      	bne.n	8009046 <USB_EPStartXfer+0x732>
 8009040:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009042:	3b01      	subs	r3, #1
 8009044:	643b      	str	r3, [r7, #64]	@ 0x40
 8009046:	683b      	ldr	r3, [r7, #0]
 8009048:	781b      	ldrb	r3, [r3, #0]
 800904a:	00db      	lsls	r3, r3, #3
 800904c:	4ac7      	ldr	r2, [pc, #796]	@ (800936c <USB_EPStartXfer+0xa58>)
 800904e:	4694      	mov	ip, r2
 8009050:	4463      	add	r3, ip
 8009052:	685a      	ldr	r2, [r3, #4]
 8009054:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009056:	069b      	lsls	r3, r3, #26
 8009058:	431a      	orrs	r2, r3
 800905a:	683b      	ldr	r3, [r7, #0]
 800905c:	781b      	ldrb	r3, [r3, #0]
 800905e:	00db      	lsls	r3, r3, #3
 8009060:	49c2      	ldr	r1, [pc, #776]	@ (800936c <USB_EPStartXfer+0xa58>)
 8009062:	468c      	mov	ip, r1
 8009064:	4463      	add	r3, ip
 8009066:	2180      	movs	r1, #128	@ 0x80
 8009068:	0609      	lsls	r1, r1, #24
 800906a:	430a      	orrs	r2, r1
 800906c:	605a      	str	r2, [r3, #4]
 800906e:	e055      	b.n	800911c <USB_EPStartXfer+0x808>
 8009070:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009072:	2b00      	cmp	r3, #0
 8009074:	d111      	bne.n	800909a <USB_EPStartXfer+0x786>
 8009076:	683b      	ldr	r3, [r7, #0]
 8009078:	781b      	ldrb	r3, [r3, #0]
 800907a:	00db      	lsls	r3, r3, #3
 800907c:	4abb      	ldr	r2, [pc, #748]	@ (800936c <USB_EPStartXfer+0xa58>)
 800907e:	4694      	mov	ip, r2
 8009080:	4463      	add	r3, ip
 8009082:	685a      	ldr	r2, [r3, #4]
 8009084:	683b      	ldr	r3, [r7, #0]
 8009086:	781b      	ldrb	r3, [r3, #0]
 8009088:	00db      	lsls	r3, r3, #3
 800908a:	49b8      	ldr	r1, [pc, #736]	@ (800936c <USB_EPStartXfer+0xa58>)
 800908c:	468c      	mov	ip, r1
 800908e:	4463      	add	r3, ip
 8009090:	2180      	movs	r1, #128	@ 0x80
 8009092:	0609      	lsls	r1, r1, #24
 8009094:	430a      	orrs	r2, r1
 8009096:	605a      	str	r2, [r3, #4]
 8009098:	e040      	b.n	800911c <USB_EPStartXfer+0x808>
 800909a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800909c:	085b      	lsrs	r3, r3, #1
 800909e:	643b      	str	r3, [r7, #64]	@ 0x40
 80090a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80090a2:	2201      	movs	r2, #1
 80090a4:	4013      	ands	r3, r2
 80090a6:	d002      	beq.n	80090ae <USB_EPStartXfer+0x79a>
 80090a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80090aa:	3301      	adds	r3, #1
 80090ac:	643b      	str	r3, [r7, #64]	@ 0x40
 80090ae:	683b      	ldr	r3, [r7, #0]
 80090b0:	781b      	ldrb	r3, [r3, #0]
 80090b2:	00db      	lsls	r3, r3, #3
 80090b4:	4aad      	ldr	r2, [pc, #692]	@ (800936c <USB_EPStartXfer+0xa58>)
 80090b6:	4694      	mov	ip, r2
 80090b8:	4463      	add	r3, ip
 80090ba:	6859      	ldr	r1, [r3, #4]
 80090bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80090be:	069a      	lsls	r2, r3, #26
 80090c0:	683b      	ldr	r3, [r7, #0]
 80090c2:	781b      	ldrb	r3, [r3, #0]
 80090c4:	00db      	lsls	r3, r3, #3
 80090c6:	48a9      	ldr	r0, [pc, #676]	@ (800936c <USB_EPStartXfer+0xa58>)
 80090c8:	4684      	mov	ip, r0
 80090ca:	4463      	add	r3, ip
 80090cc:	430a      	orrs	r2, r1
 80090ce:	605a      	str	r2, [r3, #4]
 80090d0:	e024      	b.n	800911c <USB_EPStartXfer+0x808>
 80090d2:	683b      	ldr	r3, [r7, #0]
 80090d4:	785b      	ldrb	r3, [r3, #1]
 80090d6:	2b01      	cmp	r3, #1
 80090d8:	d120      	bne.n	800911c <USB_EPStartXfer+0x808>
 80090da:	683b      	ldr	r3, [r7, #0]
 80090dc:	781b      	ldrb	r3, [r3, #0]
 80090de:	00db      	lsls	r3, r3, #3
 80090e0:	4aa2      	ldr	r2, [pc, #648]	@ (800936c <USB_EPStartXfer+0xa58>)
 80090e2:	4694      	mov	ip, r2
 80090e4:	4463      	add	r3, ip
 80090e6:	685a      	ldr	r2, [r3, #4]
 80090e8:	683b      	ldr	r3, [r7, #0]
 80090ea:	781b      	ldrb	r3, [r3, #0]
 80090ec:	00db      	lsls	r3, r3, #3
 80090ee:	499f      	ldr	r1, [pc, #636]	@ (800936c <USB_EPStartXfer+0xa58>)
 80090f0:	468c      	mov	ip, r1
 80090f2:	4463      	add	r3, ip
 80090f4:	0412      	lsls	r2, r2, #16
 80090f6:	0c12      	lsrs	r2, r2, #16
 80090f8:	605a      	str	r2, [r3, #4]
 80090fa:	683b      	ldr	r3, [r7, #0]
 80090fc:	781b      	ldrb	r3, [r3, #0]
 80090fe:	00db      	lsls	r3, r3, #3
 8009100:	4a9a      	ldr	r2, [pc, #616]	@ (800936c <USB_EPStartXfer+0xa58>)
 8009102:	4694      	mov	ip, r2
 8009104:	4463      	add	r3, ip
 8009106:	6859      	ldr	r1, [r3, #4]
 8009108:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800910a:	041a      	lsls	r2, r3, #16
 800910c:	683b      	ldr	r3, [r7, #0]
 800910e:	781b      	ldrb	r3, [r3, #0]
 8009110:	00db      	lsls	r3, r3, #3
 8009112:	4896      	ldr	r0, [pc, #600]	@ (800936c <USB_EPStartXfer+0xa58>)
 8009114:	4684      	mov	ip, r0
 8009116:	4463      	add	r3, ip
 8009118:	430a      	orrs	r2, r1
 800911a:	605a      	str	r2, [r3, #4]
          pmabuffer = ep->pmaaddr1;
 800911c:	201a      	movs	r0, #26
 800911e:	183b      	adds	r3, r7, r0
 8009120:	683a      	ldr	r2, [r7, #0]
 8009122:	8952      	ldrh	r2, [r2, #10]
 8009124:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009126:	683b      	ldr	r3, [r7, #0]
 8009128:	6959      	ldr	r1, [r3, #20]
 800912a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800912c:	b29c      	uxth	r4, r3
 800912e:	183b      	adds	r3, r7, r0
 8009130:	881a      	ldrh	r2, [r3, #0]
 8009132:	6878      	ldr	r0, [r7, #4]
 8009134:	0023      	movs	r3, r4
 8009136:	f000 fd07 	bl	8009b48 <USB_WritePMA>
 800913a:	e09a      	b.n	8009272 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800913c:	683b      	ldr	r3, [r7, #0]
 800913e:	785b      	ldrb	r3, [r3, #1]
 8009140:	2b00      	cmp	r3, #0
 8009142:	d162      	bne.n	800920a <USB_EPStartXfer+0x8f6>
 8009144:	683b      	ldr	r3, [r7, #0]
 8009146:	781b      	ldrb	r3, [r3, #0]
 8009148:	00db      	lsls	r3, r3, #3
 800914a:	4a88      	ldr	r2, [pc, #544]	@ (800936c <USB_EPStartXfer+0xa58>)
 800914c:	4694      	mov	ip, r2
 800914e:	4463      	add	r3, ip
 8009150:	681a      	ldr	r2, [r3, #0]
 8009152:	683b      	ldr	r3, [r7, #0]
 8009154:	781b      	ldrb	r3, [r3, #0]
 8009156:	00db      	lsls	r3, r3, #3
 8009158:	4984      	ldr	r1, [pc, #528]	@ (800936c <USB_EPStartXfer+0xa58>)
 800915a:	468c      	mov	ip, r1
 800915c:	4463      	add	r3, ip
 800915e:	0192      	lsls	r2, r2, #6
 8009160:	0992      	lsrs	r2, r2, #6
 8009162:	601a      	str	r2, [r3, #0]
 8009164:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009166:	2b3e      	cmp	r3, #62	@ 0x3e
 8009168:	d91e      	bls.n	80091a8 <USB_EPStartXfer+0x894>
 800916a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800916c:	095b      	lsrs	r3, r3, #5
 800916e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009170:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009172:	221f      	movs	r2, #31
 8009174:	4013      	ands	r3, r2
 8009176:	d102      	bne.n	800917e <USB_EPStartXfer+0x86a>
 8009178:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800917a:	3b01      	subs	r3, #1
 800917c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800917e:	683b      	ldr	r3, [r7, #0]
 8009180:	781b      	ldrb	r3, [r3, #0]
 8009182:	00db      	lsls	r3, r3, #3
 8009184:	4a79      	ldr	r2, [pc, #484]	@ (800936c <USB_EPStartXfer+0xa58>)
 8009186:	4694      	mov	ip, r2
 8009188:	4463      	add	r3, ip
 800918a:	681a      	ldr	r2, [r3, #0]
 800918c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800918e:	069b      	lsls	r3, r3, #26
 8009190:	431a      	orrs	r2, r3
 8009192:	683b      	ldr	r3, [r7, #0]
 8009194:	781b      	ldrb	r3, [r3, #0]
 8009196:	00db      	lsls	r3, r3, #3
 8009198:	4974      	ldr	r1, [pc, #464]	@ (800936c <USB_EPStartXfer+0xa58>)
 800919a:	468c      	mov	ip, r1
 800919c:	4463      	add	r3, ip
 800919e:	2180      	movs	r1, #128	@ 0x80
 80091a0:	0609      	lsls	r1, r1, #24
 80091a2:	430a      	orrs	r2, r1
 80091a4:	601a      	str	r2, [r3, #0]
 80091a6:	e055      	b.n	8009254 <USB_EPStartXfer+0x940>
 80091a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d111      	bne.n	80091d2 <USB_EPStartXfer+0x8be>
 80091ae:	683b      	ldr	r3, [r7, #0]
 80091b0:	781b      	ldrb	r3, [r3, #0]
 80091b2:	00db      	lsls	r3, r3, #3
 80091b4:	4a6d      	ldr	r2, [pc, #436]	@ (800936c <USB_EPStartXfer+0xa58>)
 80091b6:	4694      	mov	ip, r2
 80091b8:	4463      	add	r3, ip
 80091ba:	681a      	ldr	r2, [r3, #0]
 80091bc:	683b      	ldr	r3, [r7, #0]
 80091be:	781b      	ldrb	r3, [r3, #0]
 80091c0:	00db      	lsls	r3, r3, #3
 80091c2:	496a      	ldr	r1, [pc, #424]	@ (800936c <USB_EPStartXfer+0xa58>)
 80091c4:	468c      	mov	ip, r1
 80091c6:	4463      	add	r3, ip
 80091c8:	2180      	movs	r1, #128	@ 0x80
 80091ca:	0609      	lsls	r1, r1, #24
 80091cc:	430a      	orrs	r2, r1
 80091ce:	601a      	str	r2, [r3, #0]
 80091d0:	e040      	b.n	8009254 <USB_EPStartXfer+0x940>
 80091d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80091d4:	085b      	lsrs	r3, r3, #1
 80091d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80091d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80091da:	2201      	movs	r2, #1
 80091dc:	4013      	ands	r3, r2
 80091de:	d002      	beq.n	80091e6 <USB_EPStartXfer+0x8d2>
 80091e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80091e2:	3301      	adds	r3, #1
 80091e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80091e6:	683b      	ldr	r3, [r7, #0]
 80091e8:	781b      	ldrb	r3, [r3, #0]
 80091ea:	00db      	lsls	r3, r3, #3
 80091ec:	4a5f      	ldr	r2, [pc, #380]	@ (800936c <USB_EPStartXfer+0xa58>)
 80091ee:	4694      	mov	ip, r2
 80091f0:	4463      	add	r3, ip
 80091f2:	6819      	ldr	r1, [r3, #0]
 80091f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80091f6:	069a      	lsls	r2, r3, #26
 80091f8:	683b      	ldr	r3, [r7, #0]
 80091fa:	781b      	ldrb	r3, [r3, #0]
 80091fc:	00db      	lsls	r3, r3, #3
 80091fe:	485b      	ldr	r0, [pc, #364]	@ (800936c <USB_EPStartXfer+0xa58>)
 8009200:	4684      	mov	ip, r0
 8009202:	4463      	add	r3, ip
 8009204:	430a      	orrs	r2, r1
 8009206:	601a      	str	r2, [r3, #0]
 8009208:	e024      	b.n	8009254 <USB_EPStartXfer+0x940>
 800920a:	683b      	ldr	r3, [r7, #0]
 800920c:	785b      	ldrb	r3, [r3, #1]
 800920e:	2b01      	cmp	r3, #1
 8009210:	d120      	bne.n	8009254 <USB_EPStartXfer+0x940>
 8009212:	683b      	ldr	r3, [r7, #0]
 8009214:	781b      	ldrb	r3, [r3, #0]
 8009216:	00db      	lsls	r3, r3, #3
 8009218:	4a54      	ldr	r2, [pc, #336]	@ (800936c <USB_EPStartXfer+0xa58>)
 800921a:	4694      	mov	ip, r2
 800921c:	4463      	add	r3, ip
 800921e:	681a      	ldr	r2, [r3, #0]
 8009220:	683b      	ldr	r3, [r7, #0]
 8009222:	781b      	ldrb	r3, [r3, #0]
 8009224:	00db      	lsls	r3, r3, #3
 8009226:	4951      	ldr	r1, [pc, #324]	@ (800936c <USB_EPStartXfer+0xa58>)
 8009228:	468c      	mov	ip, r1
 800922a:	4463      	add	r3, ip
 800922c:	0412      	lsls	r2, r2, #16
 800922e:	0c12      	lsrs	r2, r2, #16
 8009230:	601a      	str	r2, [r3, #0]
 8009232:	683b      	ldr	r3, [r7, #0]
 8009234:	781b      	ldrb	r3, [r3, #0]
 8009236:	00db      	lsls	r3, r3, #3
 8009238:	4a4c      	ldr	r2, [pc, #304]	@ (800936c <USB_EPStartXfer+0xa58>)
 800923a:	4694      	mov	ip, r2
 800923c:	4463      	add	r3, ip
 800923e:	6819      	ldr	r1, [r3, #0]
 8009240:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009242:	041a      	lsls	r2, r3, #16
 8009244:	683b      	ldr	r3, [r7, #0]
 8009246:	781b      	ldrb	r3, [r3, #0]
 8009248:	00db      	lsls	r3, r3, #3
 800924a:	4848      	ldr	r0, [pc, #288]	@ (800936c <USB_EPStartXfer+0xa58>)
 800924c:	4684      	mov	ip, r0
 800924e:	4463      	add	r3, ip
 8009250:	430a      	orrs	r2, r1
 8009252:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8009254:	201a      	movs	r0, #26
 8009256:	183b      	adds	r3, r7, r0
 8009258:	683a      	ldr	r2, [r7, #0]
 800925a:	8912      	ldrh	r2, [r2, #8]
 800925c:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800925e:	683b      	ldr	r3, [r7, #0]
 8009260:	6959      	ldr	r1, [r3, #20]
 8009262:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009264:	b29c      	uxth	r4, r3
 8009266:	183b      	adds	r3, r7, r0
 8009268:	881a      	ldrh	r2, [r3, #0]
 800926a:	6878      	ldr	r0, [r7, #4]
 800926c:	0023      	movs	r3, r4
 800926e:	f000 fc6b 	bl	8009b48 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8009272:	687a      	ldr	r2, [r7, #4]
 8009274:	683b      	ldr	r3, [r7, #0]
 8009276:	781b      	ldrb	r3, [r3, #0]
 8009278:	009b      	lsls	r3, r3, #2
 800927a:	18d3      	adds	r3, r2, r3
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	4a3c      	ldr	r2, [pc, #240]	@ (8009370 <USB_EPStartXfer+0xa5c>)
 8009280:	4013      	ands	r3, r2
 8009282:	60fb      	str	r3, [r7, #12]
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	2210      	movs	r2, #16
 8009288:	4053      	eors	r3, r2
 800928a:	60fb      	str	r3, [r7, #12]
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	2220      	movs	r2, #32
 8009290:	4053      	eors	r3, r2
 8009292:	60fb      	str	r3, [r7, #12]
 8009294:	687a      	ldr	r2, [r7, #4]
 8009296:	683b      	ldr	r3, [r7, #0]
 8009298:	781b      	ldrb	r3, [r3, #0]
 800929a:	009b      	lsls	r3, r3, #2
 800929c:	18d3      	adds	r3, r2, r3
 800929e:	68fa      	ldr	r2, [r7, #12]
 80092a0:	4934      	ldr	r1, [pc, #208]	@ (8009374 <USB_EPStartXfer+0xa60>)
 80092a2:	430a      	orrs	r2, r1
 80092a4:	601a      	str	r2, [r3, #0]
 80092a6:	e340      	b.n	800992a <USB_EPStartXfer+0x1016>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80092a8:	683b      	ldr	r3, [r7, #0]
 80092aa:	7b1b      	ldrb	r3, [r3, #12]
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d000      	beq.n	80092b2 <USB_EPStartXfer+0x99e>
 80092b0:	e07e      	b.n	80093b0 <USB_EPStartXfer+0xa9c>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 80092b2:	683b      	ldr	r3, [r7, #0]
 80092b4:	699a      	ldr	r2, [r3, #24]
 80092b6:	683b      	ldr	r3, [r7, #0]
 80092b8:	691b      	ldr	r3, [r3, #16]
 80092ba:	429a      	cmp	r2, r3
 80092bc:	d909      	bls.n	80092d2 <USB_EPStartXfer+0x9be>
      {
        len = ep->maxpacket;
 80092be:	683b      	ldr	r3, [r7, #0]
 80092c0:	691b      	ldr	r3, [r3, #16]
 80092c2:	657b      	str	r3, [r7, #84]	@ 0x54
        ep->xfer_len -= len;
 80092c4:	683b      	ldr	r3, [r7, #0]
 80092c6:	699a      	ldr	r2, [r3, #24]
 80092c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80092ca:	1ad2      	subs	r2, r2, r3
 80092cc:	683b      	ldr	r3, [r7, #0]
 80092ce:	619a      	str	r2, [r3, #24]
 80092d0:	e005      	b.n	80092de <USB_EPStartXfer+0x9ca>
      }
      else
      {
        len = ep->xfer_len;
 80092d2:	683b      	ldr	r3, [r7, #0]
 80092d4:	699b      	ldr	r3, [r3, #24]
 80092d6:	657b      	str	r3, [r7, #84]	@ 0x54
        ep->xfer_len = 0U;
 80092d8:	683b      	ldr	r3, [r7, #0]
 80092da:	2200      	movs	r2, #0
 80092dc:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 80092de:	683b      	ldr	r3, [r7, #0]
 80092e0:	781b      	ldrb	r3, [r3, #0]
 80092e2:	00db      	lsls	r3, r3, #3
 80092e4:	4a21      	ldr	r2, [pc, #132]	@ (800936c <USB_EPStartXfer+0xa58>)
 80092e6:	4694      	mov	ip, r2
 80092e8:	4463      	add	r3, ip
 80092ea:	685a      	ldr	r2, [r3, #4]
 80092ec:	683b      	ldr	r3, [r7, #0]
 80092ee:	781b      	ldrb	r3, [r3, #0]
 80092f0:	00db      	lsls	r3, r3, #3
 80092f2:	491e      	ldr	r1, [pc, #120]	@ (800936c <USB_EPStartXfer+0xa58>)
 80092f4:	468c      	mov	ip, r1
 80092f6:	4463      	add	r3, ip
 80092f8:	0192      	lsls	r2, r2, #6
 80092fa:	0992      	lsrs	r2, r2, #6
 80092fc:	605a      	str	r2, [r3, #4]
 80092fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009300:	2b3e      	cmp	r3, #62	@ 0x3e
 8009302:	d91e      	bls.n	8009342 <USB_EPStartXfer+0xa2e>
 8009304:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009306:	095b      	lsrs	r3, r3, #5
 8009308:	63bb      	str	r3, [r7, #56]	@ 0x38
 800930a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800930c:	221f      	movs	r2, #31
 800930e:	4013      	ands	r3, r2
 8009310:	d102      	bne.n	8009318 <USB_EPStartXfer+0xa04>
 8009312:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009314:	3b01      	subs	r3, #1
 8009316:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009318:	683b      	ldr	r3, [r7, #0]
 800931a:	781b      	ldrb	r3, [r3, #0]
 800931c:	00db      	lsls	r3, r3, #3
 800931e:	4a13      	ldr	r2, [pc, #76]	@ (800936c <USB_EPStartXfer+0xa58>)
 8009320:	4694      	mov	ip, r2
 8009322:	4463      	add	r3, ip
 8009324:	685a      	ldr	r2, [r3, #4]
 8009326:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009328:	069b      	lsls	r3, r3, #26
 800932a:	431a      	orrs	r2, r3
 800932c:	683b      	ldr	r3, [r7, #0]
 800932e:	781b      	ldrb	r3, [r3, #0]
 8009330:	00db      	lsls	r3, r3, #3
 8009332:	490e      	ldr	r1, [pc, #56]	@ (800936c <USB_EPStartXfer+0xa58>)
 8009334:	468c      	mov	ip, r1
 8009336:	4463      	add	r3, ip
 8009338:	2180      	movs	r1, #128	@ 0x80
 800933a:	0609      	lsls	r1, r1, #24
 800933c:	430a      	orrs	r2, r1
 800933e:	605a      	str	r2, [r3, #4]
 8009340:	e2d7      	b.n	80098f2 <USB_EPStartXfer+0xfde>
 8009342:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009344:	2b00      	cmp	r3, #0
 8009346:	d117      	bne.n	8009378 <USB_EPStartXfer+0xa64>
 8009348:	683b      	ldr	r3, [r7, #0]
 800934a:	781b      	ldrb	r3, [r3, #0]
 800934c:	00db      	lsls	r3, r3, #3
 800934e:	4a07      	ldr	r2, [pc, #28]	@ (800936c <USB_EPStartXfer+0xa58>)
 8009350:	4694      	mov	ip, r2
 8009352:	4463      	add	r3, ip
 8009354:	685a      	ldr	r2, [r3, #4]
 8009356:	683b      	ldr	r3, [r7, #0]
 8009358:	781b      	ldrb	r3, [r3, #0]
 800935a:	00db      	lsls	r3, r3, #3
 800935c:	4903      	ldr	r1, [pc, #12]	@ (800936c <USB_EPStartXfer+0xa58>)
 800935e:	468c      	mov	ip, r1
 8009360:	4463      	add	r3, ip
 8009362:	2180      	movs	r1, #128	@ 0x80
 8009364:	0609      	lsls	r1, r1, #24
 8009366:	430a      	orrs	r2, r1
 8009368:	605a      	str	r2, [r3, #4]
 800936a:	e2c2      	b.n	80098f2 <USB_EPStartXfer+0xfde>
 800936c:	40009800 	.word	0x40009800
 8009370:	07ff8fbf 	.word	0x07ff8fbf
 8009374:	00008080 	.word	0x00008080
 8009378:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800937a:	085b      	lsrs	r3, r3, #1
 800937c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800937e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009380:	2201      	movs	r2, #1
 8009382:	4013      	ands	r3, r2
 8009384:	d002      	beq.n	800938c <USB_EPStartXfer+0xa78>
 8009386:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009388:	3301      	adds	r3, #1
 800938a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800938c:	683b      	ldr	r3, [r7, #0]
 800938e:	781b      	ldrb	r3, [r3, #0]
 8009390:	00db      	lsls	r3, r3, #3
 8009392:	4ac4      	ldr	r2, [pc, #784]	@ (80096a4 <USB_EPStartXfer+0xd90>)
 8009394:	4694      	mov	ip, r2
 8009396:	4463      	add	r3, ip
 8009398:	6859      	ldr	r1, [r3, #4]
 800939a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800939c:	069a      	lsls	r2, r3, #26
 800939e:	683b      	ldr	r3, [r7, #0]
 80093a0:	781b      	ldrb	r3, [r3, #0]
 80093a2:	00db      	lsls	r3, r3, #3
 80093a4:	48bf      	ldr	r0, [pc, #764]	@ (80096a4 <USB_EPStartXfer+0xd90>)
 80093a6:	4684      	mov	ip, r0
 80093a8:	4463      	add	r3, ip
 80093aa:	430a      	orrs	r2, r1
 80093ac:	605a      	str	r2, [r3, #4]
 80093ae:	e2a0      	b.n	80098f2 <USB_EPStartXfer+0xfde>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 80093b0:	683b      	ldr	r3, [r7, #0]
 80093b2:	78db      	ldrb	r3, [r3, #3]
 80093b4:	2b02      	cmp	r3, #2
 80093b6:	d000      	beq.n	80093ba <USB_EPStartXfer+0xaa6>
 80093b8:	e15f      	b.n	800967a <USB_EPStartXfer+0xd66>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80093ba:	683b      	ldr	r3, [r7, #0]
 80093bc:	785b      	ldrb	r3, [r3, #1]
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d168      	bne.n	8009494 <USB_EPStartXfer+0xb80>
 80093c2:	683b      	ldr	r3, [r7, #0]
 80093c4:	781b      	ldrb	r3, [r3, #0]
 80093c6:	00db      	lsls	r3, r3, #3
 80093c8:	4ab6      	ldr	r2, [pc, #728]	@ (80096a4 <USB_EPStartXfer+0xd90>)
 80093ca:	4694      	mov	ip, r2
 80093cc:	4463      	add	r3, ip
 80093ce:	681a      	ldr	r2, [r3, #0]
 80093d0:	683b      	ldr	r3, [r7, #0]
 80093d2:	781b      	ldrb	r3, [r3, #0]
 80093d4:	00db      	lsls	r3, r3, #3
 80093d6:	49b3      	ldr	r1, [pc, #716]	@ (80096a4 <USB_EPStartXfer+0xd90>)
 80093d8:	468c      	mov	ip, r1
 80093da:	4463      	add	r3, ip
 80093dc:	0192      	lsls	r2, r2, #6
 80093de:	0992      	lsrs	r2, r2, #6
 80093e0:	601a      	str	r2, [r3, #0]
 80093e2:	683b      	ldr	r3, [r7, #0]
 80093e4:	691b      	ldr	r3, [r3, #16]
 80093e6:	2b3e      	cmp	r3, #62	@ 0x3e
 80093e8:	d920      	bls.n	800942c <USB_EPStartXfer+0xb18>
 80093ea:	683b      	ldr	r3, [r7, #0]
 80093ec:	691b      	ldr	r3, [r3, #16]
 80093ee:	095b      	lsrs	r3, r3, #5
 80093f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80093f2:	683b      	ldr	r3, [r7, #0]
 80093f4:	691b      	ldr	r3, [r3, #16]
 80093f6:	221f      	movs	r2, #31
 80093f8:	4013      	ands	r3, r2
 80093fa:	d102      	bne.n	8009402 <USB_EPStartXfer+0xaee>
 80093fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093fe:	3b01      	subs	r3, #1
 8009400:	637b      	str	r3, [r7, #52]	@ 0x34
 8009402:	683b      	ldr	r3, [r7, #0]
 8009404:	781b      	ldrb	r3, [r3, #0]
 8009406:	00db      	lsls	r3, r3, #3
 8009408:	4aa6      	ldr	r2, [pc, #664]	@ (80096a4 <USB_EPStartXfer+0xd90>)
 800940a:	4694      	mov	ip, r2
 800940c:	4463      	add	r3, ip
 800940e:	681a      	ldr	r2, [r3, #0]
 8009410:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009412:	069b      	lsls	r3, r3, #26
 8009414:	431a      	orrs	r2, r3
 8009416:	683b      	ldr	r3, [r7, #0]
 8009418:	781b      	ldrb	r3, [r3, #0]
 800941a:	00db      	lsls	r3, r3, #3
 800941c:	49a1      	ldr	r1, [pc, #644]	@ (80096a4 <USB_EPStartXfer+0xd90>)
 800941e:	468c      	mov	ip, r1
 8009420:	4463      	add	r3, ip
 8009422:	2180      	movs	r1, #128	@ 0x80
 8009424:	0609      	lsls	r1, r1, #24
 8009426:	430a      	orrs	r2, r1
 8009428:	601a      	str	r2, [r3, #0]
 800942a:	e059      	b.n	80094e0 <USB_EPStartXfer+0xbcc>
 800942c:	683b      	ldr	r3, [r7, #0]
 800942e:	691b      	ldr	r3, [r3, #16]
 8009430:	2b00      	cmp	r3, #0
 8009432:	d111      	bne.n	8009458 <USB_EPStartXfer+0xb44>
 8009434:	683b      	ldr	r3, [r7, #0]
 8009436:	781b      	ldrb	r3, [r3, #0]
 8009438:	00db      	lsls	r3, r3, #3
 800943a:	4a9a      	ldr	r2, [pc, #616]	@ (80096a4 <USB_EPStartXfer+0xd90>)
 800943c:	4694      	mov	ip, r2
 800943e:	4463      	add	r3, ip
 8009440:	681a      	ldr	r2, [r3, #0]
 8009442:	683b      	ldr	r3, [r7, #0]
 8009444:	781b      	ldrb	r3, [r3, #0]
 8009446:	00db      	lsls	r3, r3, #3
 8009448:	4996      	ldr	r1, [pc, #600]	@ (80096a4 <USB_EPStartXfer+0xd90>)
 800944a:	468c      	mov	ip, r1
 800944c:	4463      	add	r3, ip
 800944e:	2180      	movs	r1, #128	@ 0x80
 8009450:	0609      	lsls	r1, r1, #24
 8009452:	430a      	orrs	r2, r1
 8009454:	601a      	str	r2, [r3, #0]
 8009456:	e043      	b.n	80094e0 <USB_EPStartXfer+0xbcc>
 8009458:	683b      	ldr	r3, [r7, #0]
 800945a:	691b      	ldr	r3, [r3, #16]
 800945c:	085b      	lsrs	r3, r3, #1
 800945e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009460:	683b      	ldr	r3, [r7, #0]
 8009462:	691b      	ldr	r3, [r3, #16]
 8009464:	2201      	movs	r2, #1
 8009466:	4013      	ands	r3, r2
 8009468:	d002      	beq.n	8009470 <USB_EPStartXfer+0xb5c>
 800946a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800946c:	3301      	adds	r3, #1
 800946e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009470:	683b      	ldr	r3, [r7, #0]
 8009472:	781b      	ldrb	r3, [r3, #0]
 8009474:	00db      	lsls	r3, r3, #3
 8009476:	4a8b      	ldr	r2, [pc, #556]	@ (80096a4 <USB_EPStartXfer+0xd90>)
 8009478:	4694      	mov	ip, r2
 800947a:	4463      	add	r3, ip
 800947c:	6819      	ldr	r1, [r3, #0]
 800947e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009480:	069a      	lsls	r2, r3, #26
 8009482:	683b      	ldr	r3, [r7, #0]
 8009484:	781b      	ldrb	r3, [r3, #0]
 8009486:	00db      	lsls	r3, r3, #3
 8009488:	4886      	ldr	r0, [pc, #536]	@ (80096a4 <USB_EPStartXfer+0xd90>)
 800948a:	4684      	mov	ip, r0
 800948c:	4463      	add	r3, ip
 800948e:	430a      	orrs	r2, r1
 8009490:	601a      	str	r2, [r3, #0]
 8009492:	e025      	b.n	80094e0 <USB_EPStartXfer+0xbcc>
 8009494:	683b      	ldr	r3, [r7, #0]
 8009496:	785b      	ldrb	r3, [r3, #1]
 8009498:	2b01      	cmp	r3, #1
 800949a:	d121      	bne.n	80094e0 <USB_EPStartXfer+0xbcc>
 800949c:	683b      	ldr	r3, [r7, #0]
 800949e:	781b      	ldrb	r3, [r3, #0]
 80094a0:	00db      	lsls	r3, r3, #3
 80094a2:	4a80      	ldr	r2, [pc, #512]	@ (80096a4 <USB_EPStartXfer+0xd90>)
 80094a4:	4694      	mov	ip, r2
 80094a6:	4463      	add	r3, ip
 80094a8:	681a      	ldr	r2, [r3, #0]
 80094aa:	683b      	ldr	r3, [r7, #0]
 80094ac:	781b      	ldrb	r3, [r3, #0]
 80094ae:	00db      	lsls	r3, r3, #3
 80094b0:	497c      	ldr	r1, [pc, #496]	@ (80096a4 <USB_EPStartXfer+0xd90>)
 80094b2:	468c      	mov	ip, r1
 80094b4:	4463      	add	r3, ip
 80094b6:	0412      	lsls	r2, r2, #16
 80094b8:	0c12      	lsrs	r2, r2, #16
 80094ba:	601a      	str	r2, [r3, #0]
 80094bc:	683b      	ldr	r3, [r7, #0]
 80094be:	781b      	ldrb	r3, [r3, #0]
 80094c0:	00db      	lsls	r3, r3, #3
 80094c2:	4a78      	ldr	r2, [pc, #480]	@ (80096a4 <USB_EPStartXfer+0xd90>)
 80094c4:	4694      	mov	ip, r2
 80094c6:	4463      	add	r3, ip
 80094c8:	6819      	ldr	r1, [r3, #0]
 80094ca:	683b      	ldr	r3, [r7, #0]
 80094cc:	691b      	ldr	r3, [r3, #16]
 80094ce:	041a      	lsls	r2, r3, #16
 80094d0:	683b      	ldr	r3, [r7, #0]
 80094d2:	781b      	ldrb	r3, [r3, #0]
 80094d4:	00db      	lsls	r3, r3, #3
 80094d6:	4873      	ldr	r0, [pc, #460]	@ (80096a4 <USB_EPStartXfer+0xd90>)
 80094d8:	4684      	mov	ip, r0
 80094da:	4463      	add	r3, ip
 80094dc:	430a      	orrs	r2, r1
 80094de:	601a      	str	r2, [r3, #0]
 80094e0:	683b      	ldr	r3, [r7, #0]
 80094e2:	785b      	ldrb	r3, [r3, #1]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d168      	bne.n	80095ba <USB_EPStartXfer+0xca6>
 80094e8:	683b      	ldr	r3, [r7, #0]
 80094ea:	781b      	ldrb	r3, [r3, #0]
 80094ec:	00db      	lsls	r3, r3, #3
 80094ee:	4a6d      	ldr	r2, [pc, #436]	@ (80096a4 <USB_EPStartXfer+0xd90>)
 80094f0:	4694      	mov	ip, r2
 80094f2:	4463      	add	r3, ip
 80094f4:	685a      	ldr	r2, [r3, #4]
 80094f6:	683b      	ldr	r3, [r7, #0]
 80094f8:	781b      	ldrb	r3, [r3, #0]
 80094fa:	00db      	lsls	r3, r3, #3
 80094fc:	4969      	ldr	r1, [pc, #420]	@ (80096a4 <USB_EPStartXfer+0xd90>)
 80094fe:	468c      	mov	ip, r1
 8009500:	4463      	add	r3, ip
 8009502:	0192      	lsls	r2, r2, #6
 8009504:	0992      	lsrs	r2, r2, #6
 8009506:	605a      	str	r2, [r3, #4]
 8009508:	683b      	ldr	r3, [r7, #0]
 800950a:	691b      	ldr	r3, [r3, #16]
 800950c:	2b3e      	cmp	r3, #62	@ 0x3e
 800950e:	d920      	bls.n	8009552 <USB_EPStartXfer+0xc3e>
 8009510:	683b      	ldr	r3, [r7, #0]
 8009512:	691b      	ldr	r3, [r3, #16]
 8009514:	095b      	lsrs	r3, r3, #5
 8009516:	633b      	str	r3, [r7, #48]	@ 0x30
 8009518:	683b      	ldr	r3, [r7, #0]
 800951a:	691b      	ldr	r3, [r3, #16]
 800951c:	221f      	movs	r2, #31
 800951e:	4013      	ands	r3, r2
 8009520:	d102      	bne.n	8009528 <USB_EPStartXfer+0xc14>
 8009522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009524:	3b01      	subs	r3, #1
 8009526:	633b      	str	r3, [r7, #48]	@ 0x30
 8009528:	683b      	ldr	r3, [r7, #0]
 800952a:	781b      	ldrb	r3, [r3, #0]
 800952c:	00db      	lsls	r3, r3, #3
 800952e:	4a5d      	ldr	r2, [pc, #372]	@ (80096a4 <USB_EPStartXfer+0xd90>)
 8009530:	4694      	mov	ip, r2
 8009532:	4463      	add	r3, ip
 8009534:	685a      	ldr	r2, [r3, #4]
 8009536:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009538:	069b      	lsls	r3, r3, #26
 800953a:	431a      	orrs	r2, r3
 800953c:	683b      	ldr	r3, [r7, #0]
 800953e:	781b      	ldrb	r3, [r3, #0]
 8009540:	00db      	lsls	r3, r3, #3
 8009542:	4958      	ldr	r1, [pc, #352]	@ (80096a4 <USB_EPStartXfer+0xd90>)
 8009544:	468c      	mov	ip, r1
 8009546:	4463      	add	r3, ip
 8009548:	2180      	movs	r1, #128	@ 0x80
 800954a:	0609      	lsls	r1, r1, #24
 800954c:	430a      	orrs	r2, r1
 800954e:	605a      	str	r2, [r3, #4]
 8009550:	e059      	b.n	8009606 <USB_EPStartXfer+0xcf2>
 8009552:	683b      	ldr	r3, [r7, #0]
 8009554:	691b      	ldr	r3, [r3, #16]
 8009556:	2b00      	cmp	r3, #0
 8009558:	d111      	bne.n	800957e <USB_EPStartXfer+0xc6a>
 800955a:	683b      	ldr	r3, [r7, #0]
 800955c:	781b      	ldrb	r3, [r3, #0]
 800955e:	00db      	lsls	r3, r3, #3
 8009560:	4a50      	ldr	r2, [pc, #320]	@ (80096a4 <USB_EPStartXfer+0xd90>)
 8009562:	4694      	mov	ip, r2
 8009564:	4463      	add	r3, ip
 8009566:	685a      	ldr	r2, [r3, #4]
 8009568:	683b      	ldr	r3, [r7, #0]
 800956a:	781b      	ldrb	r3, [r3, #0]
 800956c:	00db      	lsls	r3, r3, #3
 800956e:	494d      	ldr	r1, [pc, #308]	@ (80096a4 <USB_EPStartXfer+0xd90>)
 8009570:	468c      	mov	ip, r1
 8009572:	4463      	add	r3, ip
 8009574:	2180      	movs	r1, #128	@ 0x80
 8009576:	0609      	lsls	r1, r1, #24
 8009578:	430a      	orrs	r2, r1
 800957a:	605a      	str	r2, [r3, #4]
 800957c:	e043      	b.n	8009606 <USB_EPStartXfer+0xcf2>
 800957e:	683b      	ldr	r3, [r7, #0]
 8009580:	691b      	ldr	r3, [r3, #16]
 8009582:	085b      	lsrs	r3, r3, #1
 8009584:	633b      	str	r3, [r7, #48]	@ 0x30
 8009586:	683b      	ldr	r3, [r7, #0]
 8009588:	691b      	ldr	r3, [r3, #16]
 800958a:	2201      	movs	r2, #1
 800958c:	4013      	ands	r3, r2
 800958e:	d002      	beq.n	8009596 <USB_EPStartXfer+0xc82>
 8009590:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009592:	3301      	adds	r3, #1
 8009594:	633b      	str	r3, [r7, #48]	@ 0x30
 8009596:	683b      	ldr	r3, [r7, #0]
 8009598:	781b      	ldrb	r3, [r3, #0]
 800959a:	00db      	lsls	r3, r3, #3
 800959c:	4a41      	ldr	r2, [pc, #260]	@ (80096a4 <USB_EPStartXfer+0xd90>)
 800959e:	4694      	mov	ip, r2
 80095a0:	4463      	add	r3, ip
 80095a2:	6859      	ldr	r1, [r3, #4]
 80095a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095a6:	069a      	lsls	r2, r3, #26
 80095a8:	683b      	ldr	r3, [r7, #0]
 80095aa:	781b      	ldrb	r3, [r3, #0]
 80095ac:	00db      	lsls	r3, r3, #3
 80095ae:	483d      	ldr	r0, [pc, #244]	@ (80096a4 <USB_EPStartXfer+0xd90>)
 80095b0:	4684      	mov	ip, r0
 80095b2:	4463      	add	r3, ip
 80095b4:	430a      	orrs	r2, r1
 80095b6:	605a      	str	r2, [r3, #4]
 80095b8:	e025      	b.n	8009606 <USB_EPStartXfer+0xcf2>
 80095ba:	683b      	ldr	r3, [r7, #0]
 80095bc:	785b      	ldrb	r3, [r3, #1]
 80095be:	2b01      	cmp	r3, #1
 80095c0:	d121      	bne.n	8009606 <USB_EPStartXfer+0xcf2>
 80095c2:	683b      	ldr	r3, [r7, #0]
 80095c4:	781b      	ldrb	r3, [r3, #0]
 80095c6:	00db      	lsls	r3, r3, #3
 80095c8:	4a36      	ldr	r2, [pc, #216]	@ (80096a4 <USB_EPStartXfer+0xd90>)
 80095ca:	4694      	mov	ip, r2
 80095cc:	4463      	add	r3, ip
 80095ce:	685a      	ldr	r2, [r3, #4]
 80095d0:	683b      	ldr	r3, [r7, #0]
 80095d2:	781b      	ldrb	r3, [r3, #0]
 80095d4:	00db      	lsls	r3, r3, #3
 80095d6:	4933      	ldr	r1, [pc, #204]	@ (80096a4 <USB_EPStartXfer+0xd90>)
 80095d8:	468c      	mov	ip, r1
 80095da:	4463      	add	r3, ip
 80095dc:	0412      	lsls	r2, r2, #16
 80095de:	0c12      	lsrs	r2, r2, #16
 80095e0:	605a      	str	r2, [r3, #4]
 80095e2:	683b      	ldr	r3, [r7, #0]
 80095e4:	781b      	ldrb	r3, [r3, #0]
 80095e6:	00db      	lsls	r3, r3, #3
 80095e8:	4a2e      	ldr	r2, [pc, #184]	@ (80096a4 <USB_EPStartXfer+0xd90>)
 80095ea:	4694      	mov	ip, r2
 80095ec:	4463      	add	r3, ip
 80095ee:	6859      	ldr	r1, [r3, #4]
 80095f0:	683b      	ldr	r3, [r7, #0]
 80095f2:	691b      	ldr	r3, [r3, #16]
 80095f4:	041a      	lsls	r2, r3, #16
 80095f6:	683b      	ldr	r3, [r7, #0]
 80095f8:	781b      	ldrb	r3, [r3, #0]
 80095fa:	00db      	lsls	r3, r3, #3
 80095fc:	4829      	ldr	r0, [pc, #164]	@ (80096a4 <USB_EPStartXfer+0xd90>)
 80095fe:	4684      	mov	ip, r0
 8009600:	4463      	add	r3, ip
 8009602:	430a      	orrs	r2, r1
 8009604:	605a      	str	r2, [r3, #4]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8009606:	683b      	ldr	r3, [r7, #0]
 8009608:	69db      	ldr	r3, [r3, #28]
 800960a:	2b00      	cmp	r3, #0
 800960c:	d100      	bne.n	8009610 <USB_EPStartXfer+0xcfc>
 800960e:	e170      	b.n	80098f2 <USB_EPStartXfer+0xfde>
        {
          /* update last value to check if there is blocking state */
          wEPVal = (uint16_t)PCD_GET_ENDPOINT(USBx, ep->num);
 8009610:	687a      	ldr	r2, [r7, #4]
 8009612:	683b      	ldr	r3, [r7, #0]
 8009614:	781b      	ldrb	r3, [r3, #0]
 8009616:	009b      	lsls	r3, r3, #2
 8009618:	18d3      	adds	r3, r2, r3
 800961a:	681a      	ldr	r2, [r3, #0]
 800961c:	2126      	movs	r1, #38	@ 0x26
 800961e:	187b      	adds	r3, r7, r1
 8009620:	801a      	strh	r2, [r3, #0]

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8009622:	187b      	adds	r3, r7, r1
 8009624:	881a      	ldrh	r2, [r3, #0]
 8009626:	2380      	movs	r3, #128	@ 0x80
 8009628:	01db      	lsls	r3, r3, #7
 800962a:	4013      	ands	r3, r2
 800962c:	d004      	beq.n	8009638 <USB_EPStartXfer+0xd24>
 800962e:	187b      	adds	r3, r7, r1
 8009630:	881b      	ldrh	r3, [r3, #0]
 8009632:	2240      	movs	r2, #64	@ 0x40
 8009634:	4013      	ands	r3, r2
 8009636:	d10d      	bne.n	8009654 <USB_EPStartXfer+0xd40>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8009638:	2126      	movs	r1, #38	@ 0x26
 800963a:	187b      	adds	r3, r7, r1
 800963c:	881a      	ldrh	r2, [r3, #0]
 800963e:	2380      	movs	r3, #128	@ 0x80
 8009640:	01db      	lsls	r3, r3, #7
 8009642:	4013      	ands	r3, r2
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8009644:	d000      	beq.n	8009648 <USB_EPStartXfer+0xd34>
 8009646:	e154      	b.n	80098f2 <USB_EPStartXfer+0xfde>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8009648:	187b      	adds	r3, r7, r1
 800964a:	881b      	ldrh	r3, [r3, #0]
 800964c:	2240      	movs	r2, #64	@ 0x40
 800964e:	4013      	ands	r3, r2
 8009650:	d000      	beq.n	8009654 <USB_EPStartXfer+0xd40>
 8009652:	e14e      	b.n	80098f2 <USB_EPStartXfer+0xfde>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8009654:	687a      	ldr	r2, [r7, #4]
 8009656:	683b      	ldr	r3, [r7, #0]
 8009658:	781b      	ldrb	r3, [r3, #0]
 800965a:	009b      	lsls	r3, r3, #2
 800965c:	18d3      	adds	r3, r2, r3
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	4a11      	ldr	r2, [pc, #68]	@ (80096a8 <USB_EPStartXfer+0xd94>)
 8009662:	4013      	ands	r3, r2
 8009664:	623b      	str	r3, [r7, #32]
 8009666:	687a      	ldr	r2, [r7, #4]
 8009668:	683b      	ldr	r3, [r7, #0]
 800966a:	781b      	ldrb	r3, [r3, #0]
 800966c:	009b      	lsls	r3, r3, #2
 800966e:	18d3      	adds	r3, r2, r3
 8009670:	6a3a      	ldr	r2, [r7, #32]
 8009672:	490e      	ldr	r1, [pc, #56]	@ (80096ac <USB_EPStartXfer+0xd98>)
 8009674:	430a      	orrs	r2, r1
 8009676:	601a      	str	r2, [r3, #0]
 8009678:	e13b      	b.n	80098f2 <USB_EPStartXfer+0xfde>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800967a:	683b      	ldr	r3, [r7, #0]
 800967c:	78db      	ldrb	r3, [r3, #3]
 800967e:	2b01      	cmp	r3, #1
 8009680:	d000      	beq.n	8009684 <USB_EPStartXfer+0xd70>
 8009682:	e134      	b.n	80098ee <USB_EPStartXfer+0xfda>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8009684:	683b      	ldr	r3, [r7, #0]
 8009686:	699a      	ldr	r2, [r3, #24]
 8009688:	683b      	ldr	r3, [r7, #0]
 800968a:	691b      	ldr	r3, [r3, #16]
 800968c:	429a      	cmp	r2, r3
 800968e:	d90f      	bls.n	80096b0 <USB_EPStartXfer+0xd9c>
        {
          len = ep->maxpacket;
 8009690:	683b      	ldr	r3, [r7, #0]
 8009692:	691b      	ldr	r3, [r3, #16]
 8009694:	657b      	str	r3, [r7, #84]	@ 0x54
          ep->xfer_len -= len;
 8009696:	683b      	ldr	r3, [r7, #0]
 8009698:	699a      	ldr	r2, [r3, #24]
 800969a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800969c:	1ad2      	subs	r2, r2, r3
 800969e:	683b      	ldr	r3, [r7, #0]
 80096a0:	619a      	str	r2, [r3, #24]
 80096a2:	e00b      	b.n	80096bc <USB_EPStartXfer+0xda8>
 80096a4:	40009800 	.word	0x40009800
 80096a8:	07ff8f8f 	.word	0x07ff8f8f
 80096ac:	000080c0 	.word	0x000080c0
        }
        else
        {
          len = ep->xfer_len;
 80096b0:	683b      	ldr	r3, [r7, #0]
 80096b2:	699b      	ldr	r3, [r3, #24]
 80096b4:	657b      	str	r3, [r7, #84]	@ 0x54
          ep->xfer_len = 0U;
 80096b6:	683b      	ldr	r3, [r7, #0]
 80096b8:	2200      	movs	r2, #0
 80096ba:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80096bc:	683b      	ldr	r3, [r7, #0]
 80096be:	785b      	ldrb	r3, [r3, #1]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d162      	bne.n	800978a <USB_EPStartXfer+0xe76>
 80096c4:	683b      	ldr	r3, [r7, #0]
 80096c6:	781b      	ldrb	r3, [r3, #0]
 80096c8:	00db      	lsls	r3, r3, #3
 80096ca:	4a9a      	ldr	r2, [pc, #616]	@ (8009934 <USB_EPStartXfer+0x1020>)
 80096cc:	4694      	mov	ip, r2
 80096ce:	4463      	add	r3, ip
 80096d0:	681a      	ldr	r2, [r3, #0]
 80096d2:	683b      	ldr	r3, [r7, #0]
 80096d4:	781b      	ldrb	r3, [r3, #0]
 80096d6:	00db      	lsls	r3, r3, #3
 80096d8:	4996      	ldr	r1, [pc, #600]	@ (8009934 <USB_EPStartXfer+0x1020>)
 80096da:	468c      	mov	ip, r1
 80096dc:	4463      	add	r3, ip
 80096de:	0192      	lsls	r2, r2, #6
 80096e0:	0992      	lsrs	r2, r2, #6
 80096e2:	601a      	str	r2, [r3, #0]
 80096e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80096e6:	2b3e      	cmp	r3, #62	@ 0x3e
 80096e8:	d91e      	bls.n	8009728 <USB_EPStartXfer+0xe14>
 80096ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80096ec:	095b      	lsrs	r3, r3, #5
 80096ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80096f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80096f2:	221f      	movs	r2, #31
 80096f4:	4013      	ands	r3, r2
 80096f6:	d102      	bne.n	80096fe <USB_EPStartXfer+0xdea>
 80096f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096fa:	3b01      	subs	r3, #1
 80096fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80096fe:	683b      	ldr	r3, [r7, #0]
 8009700:	781b      	ldrb	r3, [r3, #0]
 8009702:	00db      	lsls	r3, r3, #3
 8009704:	4a8b      	ldr	r2, [pc, #556]	@ (8009934 <USB_EPStartXfer+0x1020>)
 8009706:	4694      	mov	ip, r2
 8009708:	4463      	add	r3, ip
 800970a:	681a      	ldr	r2, [r3, #0]
 800970c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800970e:	069b      	lsls	r3, r3, #26
 8009710:	431a      	orrs	r2, r3
 8009712:	683b      	ldr	r3, [r7, #0]
 8009714:	781b      	ldrb	r3, [r3, #0]
 8009716:	00db      	lsls	r3, r3, #3
 8009718:	4986      	ldr	r1, [pc, #536]	@ (8009934 <USB_EPStartXfer+0x1020>)
 800971a:	468c      	mov	ip, r1
 800971c:	4463      	add	r3, ip
 800971e:	2180      	movs	r1, #128	@ 0x80
 8009720:	0609      	lsls	r1, r1, #24
 8009722:	430a      	orrs	r2, r1
 8009724:	601a      	str	r2, [r3, #0]
 8009726:	e055      	b.n	80097d4 <USB_EPStartXfer+0xec0>
 8009728:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800972a:	2b00      	cmp	r3, #0
 800972c:	d111      	bne.n	8009752 <USB_EPStartXfer+0xe3e>
 800972e:	683b      	ldr	r3, [r7, #0]
 8009730:	781b      	ldrb	r3, [r3, #0]
 8009732:	00db      	lsls	r3, r3, #3
 8009734:	4a7f      	ldr	r2, [pc, #508]	@ (8009934 <USB_EPStartXfer+0x1020>)
 8009736:	4694      	mov	ip, r2
 8009738:	4463      	add	r3, ip
 800973a:	681a      	ldr	r2, [r3, #0]
 800973c:	683b      	ldr	r3, [r7, #0]
 800973e:	781b      	ldrb	r3, [r3, #0]
 8009740:	00db      	lsls	r3, r3, #3
 8009742:	497c      	ldr	r1, [pc, #496]	@ (8009934 <USB_EPStartXfer+0x1020>)
 8009744:	468c      	mov	ip, r1
 8009746:	4463      	add	r3, ip
 8009748:	2180      	movs	r1, #128	@ 0x80
 800974a:	0609      	lsls	r1, r1, #24
 800974c:	430a      	orrs	r2, r1
 800974e:	601a      	str	r2, [r3, #0]
 8009750:	e040      	b.n	80097d4 <USB_EPStartXfer+0xec0>
 8009752:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009754:	085b      	lsrs	r3, r3, #1
 8009756:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009758:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800975a:	2201      	movs	r2, #1
 800975c:	4013      	ands	r3, r2
 800975e:	d002      	beq.n	8009766 <USB_EPStartXfer+0xe52>
 8009760:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009762:	3301      	adds	r3, #1
 8009764:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009766:	683b      	ldr	r3, [r7, #0]
 8009768:	781b      	ldrb	r3, [r3, #0]
 800976a:	00db      	lsls	r3, r3, #3
 800976c:	4a71      	ldr	r2, [pc, #452]	@ (8009934 <USB_EPStartXfer+0x1020>)
 800976e:	4694      	mov	ip, r2
 8009770:	4463      	add	r3, ip
 8009772:	6819      	ldr	r1, [r3, #0]
 8009774:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009776:	069a      	lsls	r2, r3, #26
 8009778:	683b      	ldr	r3, [r7, #0]
 800977a:	781b      	ldrb	r3, [r3, #0]
 800977c:	00db      	lsls	r3, r3, #3
 800977e:	486d      	ldr	r0, [pc, #436]	@ (8009934 <USB_EPStartXfer+0x1020>)
 8009780:	4684      	mov	ip, r0
 8009782:	4463      	add	r3, ip
 8009784:	430a      	orrs	r2, r1
 8009786:	601a      	str	r2, [r3, #0]
 8009788:	e024      	b.n	80097d4 <USB_EPStartXfer+0xec0>
 800978a:	683b      	ldr	r3, [r7, #0]
 800978c:	785b      	ldrb	r3, [r3, #1]
 800978e:	2b01      	cmp	r3, #1
 8009790:	d120      	bne.n	80097d4 <USB_EPStartXfer+0xec0>
 8009792:	683b      	ldr	r3, [r7, #0]
 8009794:	781b      	ldrb	r3, [r3, #0]
 8009796:	00db      	lsls	r3, r3, #3
 8009798:	4a66      	ldr	r2, [pc, #408]	@ (8009934 <USB_EPStartXfer+0x1020>)
 800979a:	4694      	mov	ip, r2
 800979c:	4463      	add	r3, ip
 800979e:	681a      	ldr	r2, [r3, #0]
 80097a0:	683b      	ldr	r3, [r7, #0]
 80097a2:	781b      	ldrb	r3, [r3, #0]
 80097a4:	00db      	lsls	r3, r3, #3
 80097a6:	4963      	ldr	r1, [pc, #396]	@ (8009934 <USB_EPStartXfer+0x1020>)
 80097a8:	468c      	mov	ip, r1
 80097aa:	4463      	add	r3, ip
 80097ac:	0412      	lsls	r2, r2, #16
 80097ae:	0c12      	lsrs	r2, r2, #16
 80097b0:	601a      	str	r2, [r3, #0]
 80097b2:	683b      	ldr	r3, [r7, #0]
 80097b4:	781b      	ldrb	r3, [r3, #0]
 80097b6:	00db      	lsls	r3, r3, #3
 80097b8:	4a5e      	ldr	r2, [pc, #376]	@ (8009934 <USB_EPStartXfer+0x1020>)
 80097ba:	4694      	mov	ip, r2
 80097bc:	4463      	add	r3, ip
 80097be:	6819      	ldr	r1, [r3, #0]
 80097c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80097c2:	041a      	lsls	r2, r3, #16
 80097c4:	683b      	ldr	r3, [r7, #0]
 80097c6:	781b      	ldrb	r3, [r3, #0]
 80097c8:	00db      	lsls	r3, r3, #3
 80097ca:	485a      	ldr	r0, [pc, #360]	@ (8009934 <USB_EPStartXfer+0x1020>)
 80097cc:	4684      	mov	ip, r0
 80097ce:	4463      	add	r3, ip
 80097d0:	430a      	orrs	r2, r1
 80097d2:	601a      	str	r2, [r3, #0]
 80097d4:	683b      	ldr	r3, [r7, #0]
 80097d6:	785b      	ldrb	r3, [r3, #1]
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d162      	bne.n	80098a2 <USB_EPStartXfer+0xf8e>
 80097dc:	683b      	ldr	r3, [r7, #0]
 80097de:	781b      	ldrb	r3, [r3, #0]
 80097e0:	00db      	lsls	r3, r3, #3
 80097e2:	4a54      	ldr	r2, [pc, #336]	@ (8009934 <USB_EPStartXfer+0x1020>)
 80097e4:	4694      	mov	ip, r2
 80097e6:	4463      	add	r3, ip
 80097e8:	685a      	ldr	r2, [r3, #4]
 80097ea:	683b      	ldr	r3, [r7, #0]
 80097ec:	781b      	ldrb	r3, [r3, #0]
 80097ee:	00db      	lsls	r3, r3, #3
 80097f0:	4950      	ldr	r1, [pc, #320]	@ (8009934 <USB_EPStartXfer+0x1020>)
 80097f2:	468c      	mov	ip, r1
 80097f4:	4463      	add	r3, ip
 80097f6:	0192      	lsls	r2, r2, #6
 80097f8:	0992      	lsrs	r2, r2, #6
 80097fa:	605a      	str	r2, [r3, #4]
 80097fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80097fe:	2b3e      	cmp	r3, #62	@ 0x3e
 8009800:	d91e      	bls.n	8009840 <USB_EPStartXfer+0xf2c>
 8009802:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009804:	095b      	lsrs	r3, r3, #5
 8009806:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009808:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800980a:	221f      	movs	r2, #31
 800980c:	4013      	ands	r3, r2
 800980e:	d102      	bne.n	8009816 <USB_EPStartXfer+0xf02>
 8009810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009812:	3b01      	subs	r3, #1
 8009814:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009816:	683b      	ldr	r3, [r7, #0]
 8009818:	781b      	ldrb	r3, [r3, #0]
 800981a:	00db      	lsls	r3, r3, #3
 800981c:	4a45      	ldr	r2, [pc, #276]	@ (8009934 <USB_EPStartXfer+0x1020>)
 800981e:	4694      	mov	ip, r2
 8009820:	4463      	add	r3, ip
 8009822:	685a      	ldr	r2, [r3, #4]
 8009824:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009826:	069b      	lsls	r3, r3, #26
 8009828:	431a      	orrs	r2, r3
 800982a:	683b      	ldr	r3, [r7, #0]
 800982c:	781b      	ldrb	r3, [r3, #0]
 800982e:	00db      	lsls	r3, r3, #3
 8009830:	4940      	ldr	r1, [pc, #256]	@ (8009934 <USB_EPStartXfer+0x1020>)
 8009832:	468c      	mov	ip, r1
 8009834:	4463      	add	r3, ip
 8009836:	2180      	movs	r1, #128	@ 0x80
 8009838:	0609      	lsls	r1, r1, #24
 800983a:	430a      	orrs	r2, r1
 800983c:	605a      	str	r2, [r3, #4]
 800983e:	e058      	b.n	80098f2 <USB_EPStartXfer+0xfde>
 8009840:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009842:	2b00      	cmp	r3, #0
 8009844:	d111      	bne.n	800986a <USB_EPStartXfer+0xf56>
 8009846:	683b      	ldr	r3, [r7, #0]
 8009848:	781b      	ldrb	r3, [r3, #0]
 800984a:	00db      	lsls	r3, r3, #3
 800984c:	4a39      	ldr	r2, [pc, #228]	@ (8009934 <USB_EPStartXfer+0x1020>)
 800984e:	4694      	mov	ip, r2
 8009850:	4463      	add	r3, ip
 8009852:	685a      	ldr	r2, [r3, #4]
 8009854:	683b      	ldr	r3, [r7, #0]
 8009856:	781b      	ldrb	r3, [r3, #0]
 8009858:	00db      	lsls	r3, r3, #3
 800985a:	4936      	ldr	r1, [pc, #216]	@ (8009934 <USB_EPStartXfer+0x1020>)
 800985c:	468c      	mov	ip, r1
 800985e:	4463      	add	r3, ip
 8009860:	2180      	movs	r1, #128	@ 0x80
 8009862:	0609      	lsls	r1, r1, #24
 8009864:	430a      	orrs	r2, r1
 8009866:	605a      	str	r2, [r3, #4]
 8009868:	e043      	b.n	80098f2 <USB_EPStartXfer+0xfde>
 800986a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800986c:	085b      	lsrs	r3, r3, #1
 800986e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009870:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009872:	2201      	movs	r2, #1
 8009874:	4013      	ands	r3, r2
 8009876:	d002      	beq.n	800987e <USB_EPStartXfer+0xf6a>
 8009878:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800987a:	3301      	adds	r3, #1
 800987c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800987e:	683b      	ldr	r3, [r7, #0]
 8009880:	781b      	ldrb	r3, [r3, #0]
 8009882:	00db      	lsls	r3, r3, #3
 8009884:	4a2b      	ldr	r2, [pc, #172]	@ (8009934 <USB_EPStartXfer+0x1020>)
 8009886:	4694      	mov	ip, r2
 8009888:	4463      	add	r3, ip
 800988a:	6859      	ldr	r1, [r3, #4]
 800988c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800988e:	069a      	lsls	r2, r3, #26
 8009890:	683b      	ldr	r3, [r7, #0]
 8009892:	781b      	ldrb	r3, [r3, #0]
 8009894:	00db      	lsls	r3, r3, #3
 8009896:	4827      	ldr	r0, [pc, #156]	@ (8009934 <USB_EPStartXfer+0x1020>)
 8009898:	4684      	mov	ip, r0
 800989a:	4463      	add	r3, ip
 800989c:	430a      	orrs	r2, r1
 800989e:	605a      	str	r2, [r3, #4]
 80098a0:	e027      	b.n	80098f2 <USB_EPStartXfer+0xfde>
 80098a2:	683b      	ldr	r3, [r7, #0]
 80098a4:	785b      	ldrb	r3, [r3, #1]
 80098a6:	2b01      	cmp	r3, #1
 80098a8:	d123      	bne.n	80098f2 <USB_EPStartXfer+0xfde>
 80098aa:	683b      	ldr	r3, [r7, #0]
 80098ac:	781b      	ldrb	r3, [r3, #0]
 80098ae:	00db      	lsls	r3, r3, #3
 80098b0:	4a20      	ldr	r2, [pc, #128]	@ (8009934 <USB_EPStartXfer+0x1020>)
 80098b2:	4694      	mov	ip, r2
 80098b4:	4463      	add	r3, ip
 80098b6:	685a      	ldr	r2, [r3, #4]
 80098b8:	683b      	ldr	r3, [r7, #0]
 80098ba:	781b      	ldrb	r3, [r3, #0]
 80098bc:	00db      	lsls	r3, r3, #3
 80098be:	491d      	ldr	r1, [pc, #116]	@ (8009934 <USB_EPStartXfer+0x1020>)
 80098c0:	468c      	mov	ip, r1
 80098c2:	4463      	add	r3, ip
 80098c4:	0412      	lsls	r2, r2, #16
 80098c6:	0c12      	lsrs	r2, r2, #16
 80098c8:	605a      	str	r2, [r3, #4]
 80098ca:	683b      	ldr	r3, [r7, #0]
 80098cc:	781b      	ldrb	r3, [r3, #0]
 80098ce:	00db      	lsls	r3, r3, #3
 80098d0:	4a18      	ldr	r2, [pc, #96]	@ (8009934 <USB_EPStartXfer+0x1020>)
 80098d2:	4694      	mov	ip, r2
 80098d4:	4463      	add	r3, ip
 80098d6:	6859      	ldr	r1, [r3, #4]
 80098d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80098da:	041a      	lsls	r2, r3, #16
 80098dc:	683b      	ldr	r3, [r7, #0]
 80098de:	781b      	ldrb	r3, [r3, #0]
 80098e0:	00db      	lsls	r3, r3, #3
 80098e2:	4814      	ldr	r0, [pc, #80]	@ (8009934 <USB_EPStartXfer+0x1020>)
 80098e4:	4684      	mov	ip, r0
 80098e6:	4463      	add	r3, ip
 80098e8:	430a      	orrs	r2, r1
 80098ea:	605a      	str	r2, [r3, #4]
 80098ec:	e001      	b.n	80098f2 <USB_EPStartXfer+0xfde>
      }
      else
      {
        return HAL_ERROR;
 80098ee:	2301      	movs	r3, #1
 80098f0:	e01c      	b.n	800992c <USB_EPStartXfer+0x1018>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80098f2:	687a      	ldr	r2, [r7, #4]
 80098f4:	683b      	ldr	r3, [r7, #0]
 80098f6:	781b      	ldrb	r3, [r3, #0]
 80098f8:	009b      	lsls	r3, r3, #2
 80098fa:	18d3      	adds	r3, r2, r3
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	4a0e      	ldr	r2, [pc, #56]	@ (8009938 <USB_EPStartXfer+0x1024>)
 8009900:	4013      	ands	r3, r2
 8009902:	61fb      	str	r3, [r7, #28]
 8009904:	69fb      	ldr	r3, [r7, #28]
 8009906:	2280      	movs	r2, #128	@ 0x80
 8009908:	0152      	lsls	r2, r2, #5
 800990a:	4053      	eors	r3, r2
 800990c:	61fb      	str	r3, [r7, #28]
 800990e:	69fb      	ldr	r3, [r7, #28]
 8009910:	2280      	movs	r2, #128	@ 0x80
 8009912:	0192      	lsls	r2, r2, #6
 8009914:	4053      	eors	r3, r2
 8009916:	61fb      	str	r3, [r7, #28]
 8009918:	687a      	ldr	r2, [r7, #4]
 800991a:	683b      	ldr	r3, [r7, #0]
 800991c:	781b      	ldrb	r3, [r3, #0]
 800991e:	009b      	lsls	r3, r3, #2
 8009920:	18d3      	adds	r3, r2, r3
 8009922:	69fa      	ldr	r2, [r7, #28]
 8009924:	4905      	ldr	r1, [pc, #20]	@ (800993c <USB_EPStartXfer+0x1028>)
 8009926:	430a      	orrs	r2, r1
 8009928:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800992a:	2300      	movs	r3, #0
}
 800992c:	0018      	movs	r0, r3
 800992e:	46bd      	mov	sp, r7
 8009930:	b017      	add	sp, #92	@ 0x5c
 8009932:	bd90      	pop	{r4, r7, pc}
 8009934:	40009800 	.word	0x40009800
 8009938:	07ffbf8f 	.word	0x07ffbf8f
 800993c:	00008080 	.word	0x00008080

08009940 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8009940:	b580      	push	{r7, lr}
 8009942:	b084      	sub	sp, #16
 8009944:	af00      	add	r7, sp, #0
 8009946:	6078      	str	r0, [r7, #4]
 8009948:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800994a:	683b      	ldr	r3, [r7, #0]
 800994c:	785b      	ldrb	r3, [r3, #1]
 800994e:	2b00      	cmp	r3, #0
 8009950:	d016      	beq.n	8009980 <USB_EPSetStall+0x40>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8009952:	687a      	ldr	r2, [r7, #4]
 8009954:	683b      	ldr	r3, [r7, #0]
 8009956:	781b      	ldrb	r3, [r3, #0]
 8009958:	009b      	lsls	r3, r3, #2
 800995a:	18d3      	adds	r3, r2, r3
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	4a16      	ldr	r2, [pc, #88]	@ (80099b8 <USB_EPSetStall+0x78>)
 8009960:	4013      	ands	r3, r2
 8009962:	60bb      	str	r3, [r7, #8]
 8009964:	68bb      	ldr	r3, [r7, #8]
 8009966:	2210      	movs	r2, #16
 8009968:	4053      	eors	r3, r2
 800996a:	60bb      	str	r3, [r7, #8]
 800996c:	687a      	ldr	r2, [r7, #4]
 800996e:	683b      	ldr	r3, [r7, #0]
 8009970:	781b      	ldrb	r3, [r3, #0]
 8009972:	009b      	lsls	r3, r3, #2
 8009974:	18d3      	adds	r3, r2, r3
 8009976:	68ba      	ldr	r2, [r7, #8]
 8009978:	4910      	ldr	r1, [pc, #64]	@ (80099bc <USB_EPSetStall+0x7c>)
 800997a:	430a      	orrs	r2, r1
 800997c:	601a      	str	r2, [r3, #0]
 800997e:	e016      	b.n	80099ae <USB_EPSetStall+0x6e>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8009980:	687a      	ldr	r2, [r7, #4]
 8009982:	683b      	ldr	r3, [r7, #0]
 8009984:	781b      	ldrb	r3, [r3, #0]
 8009986:	009b      	lsls	r3, r3, #2
 8009988:	18d3      	adds	r3, r2, r3
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	4a0c      	ldr	r2, [pc, #48]	@ (80099c0 <USB_EPSetStall+0x80>)
 800998e:	4013      	ands	r3, r2
 8009990:	60fb      	str	r3, [r7, #12]
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	2280      	movs	r2, #128	@ 0x80
 8009996:	0152      	lsls	r2, r2, #5
 8009998:	4053      	eors	r3, r2
 800999a:	60fb      	str	r3, [r7, #12]
 800999c:	687a      	ldr	r2, [r7, #4]
 800999e:	683b      	ldr	r3, [r7, #0]
 80099a0:	781b      	ldrb	r3, [r3, #0]
 80099a2:	009b      	lsls	r3, r3, #2
 80099a4:	18d3      	adds	r3, r2, r3
 80099a6:	68fa      	ldr	r2, [r7, #12]
 80099a8:	4904      	ldr	r1, [pc, #16]	@ (80099bc <USB_EPSetStall+0x7c>)
 80099aa:	430a      	orrs	r2, r1
 80099ac:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80099ae:	2300      	movs	r3, #0
}
 80099b0:	0018      	movs	r0, r3
 80099b2:	46bd      	mov	sp, r7
 80099b4:	b004      	add	sp, #16
 80099b6:	bd80      	pop	{r7, pc}
 80099b8:	07ff8fbf 	.word	0x07ff8fbf
 80099bc:	00008080 	.word	0x00008080
 80099c0:	07ffbf8f 	.word	0x07ffbf8f

080099c4 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 80099c4:	b580      	push	{r7, lr}
 80099c6:	b088      	sub	sp, #32
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	6078      	str	r0, [r7, #4]
 80099cc:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80099ce:	683b      	ldr	r3, [r7, #0]
 80099d0:	7b1b      	ldrb	r3, [r3, #12]
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d000      	beq.n	80099d8 <USB_EPClearStall+0x14>
 80099d6:	e075      	b.n	8009ac4 <USB_EPClearStall+0x100>
  {
    if (ep->is_in != 0U)
 80099d8:	683b      	ldr	r3, [r7, #0]
 80099da:	785b      	ldrb	r3, [r3, #1]
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d037      	beq.n	8009a50 <USB_EPClearStall+0x8c>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80099e0:	687a      	ldr	r2, [r7, #4]
 80099e2:	683b      	ldr	r3, [r7, #0]
 80099e4:	781b      	ldrb	r3, [r3, #0]
 80099e6:	009b      	lsls	r3, r3, #2
 80099e8:	18d3      	adds	r3, r2, r3
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	613b      	str	r3, [r7, #16]
 80099ee:	693b      	ldr	r3, [r7, #16]
 80099f0:	2240      	movs	r2, #64	@ 0x40
 80099f2:	4013      	ands	r3, r2
 80099f4:	d011      	beq.n	8009a1a <USB_EPClearStall+0x56>
 80099f6:	687a      	ldr	r2, [r7, #4]
 80099f8:	683b      	ldr	r3, [r7, #0]
 80099fa:	781b      	ldrb	r3, [r3, #0]
 80099fc:	009b      	lsls	r3, r3, #2
 80099fe:	18d3      	adds	r3, r2, r3
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	4a33      	ldr	r2, [pc, #204]	@ (8009ad0 <USB_EPClearStall+0x10c>)
 8009a04:	4013      	ands	r3, r2
 8009a06:	60fb      	str	r3, [r7, #12]
 8009a08:	687a      	ldr	r2, [r7, #4]
 8009a0a:	683b      	ldr	r3, [r7, #0]
 8009a0c:	781b      	ldrb	r3, [r3, #0]
 8009a0e:	009b      	lsls	r3, r3, #2
 8009a10:	18d3      	adds	r3, r2, r3
 8009a12:	68fa      	ldr	r2, [r7, #12]
 8009a14:	492f      	ldr	r1, [pc, #188]	@ (8009ad4 <USB_EPClearStall+0x110>)
 8009a16:	430a      	orrs	r2, r1
 8009a18:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009a1a:	683b      	ldr	r3, [r7, #0]
 8009a1c:	78db      	ldrb	r3, [r3, #3]
 8009a1e:	2b01      	cmp	r3, #1
 8009a20:	d050      	beq.n	8009ac4 <USB_EPClearStall+0x100>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009a22:	687a      	ldr	r2, [r7, #4]
 8009a24:	683b      	ldr	r3, [r7, #0]
 8009a26:	781b      	ldrb	r3, [r3, #0]
 8009a28:	009b      	lsls	r3, r3, #2
 8009a2a:	18d3      	adds	r3, r2, r3
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	4a2a      	ldr	r2, [pc, #168]	@ (8009ad8 <USB_EPClearStall+0x114>)
 8009a30:	4013      	ands	r3, r2
 8009a32:	60bb      	str	r3, [r7, #8]
 8009a34:	68bb      	ldr	r3, [r7, #8]
 8009a36:	2220      	movs	r2, #32
 8009a38:	4053      	eors	r3, r2
 8009a3a:	60bb      	str	r3, [r7, #8]
 8009a3c:	687a      	ldr	r2, [r7, #4]
 8009a3e:	683b      	ldr	r3, [r7, #0]
 8009a40:	781b      	ldrb	r3, [r3, #0]
 8009a42:	009b      	lsls	r3, r3, #2
 8009a44:	18d3      	adds	r3, r2, r3
 8009a46:	68ba      	ldr	r2, [r7, #8]
 8009a48:	4924      	ldr	r1, [pc, #144]	@ (8009adc <USB_EPClearStall+0x118>)
 8009a4a:	430a      	orrs	r2, r1
 8009a4c:	601a      	str	r2, [r3, #0]
 8009a4e:	e039      	b.n	8009ac4 <USB_EPClearStall+0x100>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009a50:	687a      	ldr	r2, [r7, #4]
 8009a52:	683b      	ldr	r3, [r7, #0]
 8009a54:	781b      	ldrb	r3, [r3, #0]
 8009a56:	009b      	lsls	r3, r3, #2
 8009a58:	18d3      	adds	r3, r2, r3
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	61fb      	str	r3, [r7, #28]
 8009a5e:	69fa      	ldr	r2, [r7, #28]
 8009a60:	2380      	movs	r3, #128	@ 0x80
 8009a62:	01db      	lsls	r3, r3, #7
 8009a64:	4013      	ands	r3, r2
 8009a66:	d011      	beq.n	8009a8c <USB_EPClearStall+0xc8>
 8009a68:	687a      	ldr	r2, [r7, #4]
 8009a6a:	683b      	ldr	r3, [r7, #0]
 8009a6c:	781b      	ldrb	r3, [r3, #0]
 8009a6e:	009b      	lsls	r3, r3, #2
 8009a70:	18d3      	adds	r3, r2, r3
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	4a16      	ldr	r2, [pc, #88]	@ (8009ad0 <USB_EPClearStall+0x10c>)
 8009a76:	4013      	ands	r3, r2
 8009a78:	61bb      	str	r3, [r7, #24]
 8009a7a:	687a      	ldr	r2, [r7, #4]
 8009a7c:	683b      	ldr	r3, [r7, #0]
 8009a7e:	781b      	ldrb	r3, [r3, #0]
 8009a80:	009b      	lsls	r3, r3, #2
 8009a82:	18d3      	adds	r3, r2, r3
 8009a84:	69ba      	ldr	r2, [r7, #24]
 8009a86:	4916      	ldr	r1, [pc, #88]	@ (8009ae0 <USB_EPClearStall+0x11c>)
 8009a88:	430a      	orrs	r2, r1
 8009a8a:	601a      	str	r2, [r3, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009a8c:	687a      	ldr	r2, [r7, #4]
 8009a8e:	683b      	ldr	r3, [r7, #0]
 8009a90:	781b      	ldrb	r3, [r3, #0]
 8009a92:	009b      	lsls	r3, r3, #2
 8009a94:	18d3      	adds	r3, r2, r3
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	4a12      	ldr	r2, [pc, #72]	@ (8009ae4 <USB_EPClearStall+0x120>)
 8009a9a:	4013      	ands	r3, r2
 8009a9c:	617b      	str	r3, [r7, #20]
 8009a9e:	697b      	ldr	r3, [r7, #20]
 8009aa0:	2280      	movs	r2, #128	@ 0x80
 8009aa2:	0152      	lsls	r2, r2, #5
 8009aa4:	4053      	eors	r3, r2
 8009aa6:	617b      	str	r3, [r7, #20]
 8009aa8:	697b      	ldr	r3, [r7, #20]
 8009aaa:	2280      	movs	r2, #128	@ 0x80
 8009aac:	0192      	lsls	r2, r2, #6
 8009aae:	4053      	eors	r3, r2
 8009ab0:	617b      	str	r3, [r7, #20]
 8009ab2:	687a      	ldr	r2, [r7, #4]
 8009ab4:	683b      	ldr	r3, [r7, #0]
 8009ab6:	781b      	ldrb	r3, [r3, #0]
 8009ab8:	009b      	lsls	r3, r3, #2
 8009aba:	18d3      	adds	r3, r2, r3
 8009abc:	697a      	ldr	r2, [r7, #20]
 8009abe:	4907      	ldr	r1, [pc, #28]	@ (8009adc <USB_EPClearStall+0x118>)
 8009ac0:	430a      	orrs	r2, r1
 8009ac2:	601a      	str	r2, [r3, #0]
    }
  }

  return HAL_OK;
 8009ac4:	2300      	movs	r3, #0
}
 8009ac6:	0018      	movs	r0, r3
 8009ac8:	46bd      	mov	sp, r7
 8009aca:	b008      	add	sp, #32
 8009acc:	bd80      	pop	{r7, pc}
 8009ace:	46c0      	nop			@ (mov r8, r8)
 8009ad0:	07ff8f8f 	.word	0x07ff8f8f
 8009ad4:	000080c0 	.word	0x000080c0
 8009ad8:	07ff8fbf 	.word	0x07ff8fbf
 8009adc:	00008080 	.word	0x00008080
 8009ae0:	0000c080 	.word	0x0000c080
 8009ae4:	07ffbf8f 	.word	0x07ffbf8f

08009ae8 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_DRD_TypeDef *USBx, uint8_t address)
{
 8009ae8:	b580      	push	{r7, lr}
 8009aea:	b082      	sub	sp, #8
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	6078      	str	r0, [r7, #4]
 8009af0:	000a      	movs	r2, r1
 8009af2:	1cfb      	adds	r3, r7, #3
 8009af4:	701a      	strb	r2, [r3, #0]
  if (address == 0U)
 8009af6:	1cfb      	adds	r3, r7, #3
 8009af8:	781b      	ldrb	r3, [r3, #0]
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d102      	bne.n	8009b04 <USB_SetDevAddress+0x1c>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	2280      	movs	r2, #128	@ 0x80
 8009b02:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8009b04:	2300      	movs	r3, #0
}
 8009b06:	0018      	movs	r0, r3
 8009b08:	46bd      	mov	sp, r7
 8009b0a:	b002      	add	sp, #8
 8009b0c:	bd80      	pop	{r7, pc}

08009b0e <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_DRD_TypeDef *USBx)
{
 8009b0e:	b580      	push	{r7, lr}
 8009b10:	b082      	sub	sp, #8
 8009b12:	af00      	add	r7, sp, #0
 8009b14:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= USB_BCDR_DPPU;
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b1a:	2280      	movs	r2, #128	@ 0x80
 8009b1c:	0212      	lsls	r2, r2, #8
 8009b1e:	431a      	orrs	r2, r3
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	659a      	str	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8009b24:	2300      	movs	r3, #0
}
 8009b26:	0018      	movs	r0, r3
 8009b28:	46bd      	mov	sp, r7
 8009b2a:	b002      	add	sp, #8
 8009b2c:	bd80      	pop	{r7, pc}

08009b2e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_DRD_TypeDef const *USBx)
{
 8009b2e:	b580      	push	{r7, lr}
 8009b30:	b084      	sub	sp, #16
 8009b32:	af00      	add	r7, sp, #0
 8009b34:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b3a:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8009b3c:	68fb      	ldr	r3, [r7, #12]
}
 8009b3e:	0018      	movs	r0, r3
 8009b40:	46bd      	mov	sp, r7
 8009b42:	b004      	add	sp, #16
 8009b44:	bd80      	pop	{r7, pc}
	...

08009b48 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009b48:	b580      	push	{r7, lr}
 8009b4a:	b08a      	sub	sp, #40	@ 0x28
 8009b4c:	af00      	add	r7, sp, #0
 8009b4e:	60f8      	str	r0, [r7, #12]
 8009b50:	60b9      	str	r1, [r7, #8]
 8009b52:	0019      	movs	r1, r3
 8009b54:	1dbb      	adds	r3, r7, #6
 8009b56:	801a      	strh	r2, [r3, #0]
 8009b58:	1d3b      	adds	r3, r7, #4
 8009b5a:	1c0a      	adds	r2, r1, #0
 8009b5c:	801a      	strh	r2, [r3, #0]
  UNUSED(USBx);
  uint32_t WrVal;
  uint32_t count;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 8009b5e:	1d3b      	adds	r3, r7, #4
 8009b60:	881b      	ldrh	r3, [r3, #0]
 8009b62:	3303      	adds	r3, #3
 8009b64:	089b      	lsrs	r3, r3, #2
 8009b66:	61bb      	str	r3, [r7, #24]
  /* Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 8009b68:	2016      	movs	r0, #22
 8009b6a:	183b      	adds	r3, r7, r0
 8009b6c:	1d3a      	adds	r2, r7, #4
 8009b6e:	8812      	ldrh	r2, [r2, #0]
 8009b70:	2103      	movs	r1, #3
 8009b72:	400a      	ands	r2, r1
 8009b74:	801a      	strh	r2, [r3, #0]
  uint8_t *pBuf = pbUsrBuf;
 8009b76:	68bb      	ldr	r3, [r7, #8]
 8009b78:	613b      	str	r3, [r7, #16]

  /* Check if there is a remaining byte */
  if (remaining_bytes != 0U)
 8009b7a:	183b      	adds	r3, r7, r0
 8009b7c:	881b      	ldrh	r3, [r3, #0]
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d002      	beq.n	8009b88 <USB_WritePMA+0x40>
  {
    NbWords--;
 8009b82:	69bb      	ldr	r3, [r7, #24]
 8009b84:	3b01      	subs	r3, #1
 8009b86:	61bb      	str	r3, [r7, #24]
  }

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 8009b88:	1dbb      	adds	r3, r7, #6
 8009b8a:	881b      	ldrh	r3, [r3, #0]
 8009b8c:	4a28      	ldr	r2, [pc, #160]	@ (8009c30 <USB_WritePMA+0xe8>)
 8009b8e:	4694      	mov	ip, r2
 8009b90:	4463      	add	r3, ip
 8009b92:	61fb      	str	r3, [r7, #28]

  /* Write the Calculated Word into the PMA related Buffer */
  for (count = NbWords; count != 0U; count--)
 8009b94:	69bb      	ldr	r3, [r7, #24]
 8009b96:	623b      	str	r3, [r7, #32]
 8009b98:	e01f      	b.n	8009bda <USB_WritePMA+0x92>
  {
    *pdwVal = __UNALIGNED_UINT32_READ(pBuf);
 8009b9a:	693b      	ldr	r3, [r7, #16]
 8009b9c:	781a      	ldrb	r2, [r3, #0]
 8009b9e:	7859      	ldrb	r1, [r3, #1]
 8009ba0:	0209      	lsls	r1, r1, #8
 8009ba2:	430a      	orrs	r2, r1
 8009ba4:	7899      	ldrb	r1, [r3, #2]
 8009ba6:	0409      	lsls	r1, r1, #16
 8009ba8:	430a      	orrs	r2, r1
 8009baa:	78db      	ldrb	r3, [r3, #3]
 8009bac:	061b      	lsls	r3, r3, #24
 8009bae:	4313      	orrs	r3, r2
 8009bb0:	001a      	movs	r2, r3
 8009bb2:	69fb      	ldr	r3, [r7, #28]
 8009bb4:	601a      	str	r2, [r3, #0]
    pdwVal++;
 8009bb6:	69fb      	ldr	r3, [r7, #28]
 8009bb8:	3304      	adds	r3, #4
 8009bba:	61fb      	str	r3, [r7, #28]
    /* Increment pBuf 4 Time as Word Increment */
    pBuf++;
 8009bbc:	693b      	ldr	r3, [r7, #16]
 8009bbe:	3301      	adds	r3, #1
 8009bc0:	613b      	str	r3, [r7, #16]
    pBuf++;
 8009bc2:	693b      	ldr	r3, [r7, #16]
 8009bc4:	3301      	adds	r3, #1
 8009bc6:	613b      	str	r3, [r7, #16]
    pBuf++;
 8009bc8:	693b      	ldr	r3, [r7, #16]
 8009bca:	3301      	adds	r3, #1
 8009bcc:	613b      	str	r3, [r7, #16]
    pBuf++;
 8009bce:	693b      	ldr	r3, [r7, #16]
 8009bd0:	3301      	adds	r3, #1
 8009bd2:	613b      	str	r3, [r7, #16]
  for (count = NbWords; count != 0U; count--)
 8009bd4:	6a3b      	ldr	r3, [r7, #32]
 8009bd6:	3b01      	subs	r3, #1
 8009bd8:	623b      	str	r3, [r7, #32]
 8009bda:	6a3b      	ldr	r3, [r7, #32]
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d1dc      	bne.n	8009b9a <USB_WritePMA+0x52>
  }

  /* When Number of data is not word aligned, write the remaining Byte */
  if (remaining_bytes != 0U)
 8009be0:	2316      	movs	r3, #22
 8009be2:	18fb      	adds	r3, r7, r3
 8009be4:	881b      	ldrh	r3, [r3, #0]
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d01e      	beq.n	8009c28 <USB_WritePMA+0xe0>
  {
    WrVal = 0U;
 8009bea:	2300      	movs	r3, #0
 8009bec:	627b      	str	r3, [r7, #36]	@ 0x24

    do
    {
      WrVal |= (uint32_t)(*(uint8_t *)pBuf) << (8U * count);
 8009bee:	693b      	ldr	r3, [r7, #16]
 8009bf0:	781b      	ldrb	r3, [r3, #0]
 8009bf2:	001a      	movs	r2, r3
 8009bf4:	6a3b      	ldr	r3, [r7, #32]
 8009bf6:	00db      	lsls	r3, r3, #3
 8009bf8:	409a      	lsls	r2, r3
 8009bfa:	0013      	movs	r3, r2
 8009bfc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009bfe:	4313      	orrs	r3, r2
 8009c00:	627b      	str	r3, [r7, #36]	@ 0x24
      count++;
 8009c02:	6a3b      	ldr	r3, [r7, #32]
 8009c04:	3301      	adds	r3, #1
 8009c06:	623b      	str	r3, [r7, #32]
      pBuf++;
 8009c08:	693b      	ldr	r3, [r7, #16]
 8009c0a:	3301      	adds	r3, #1
 8009c0c:	613b      	str	r3, [r7, #16]
      remaining_bytes--;
 8009c0e:	2116      	movs	r1, #22
 8009c10:	187b      	adds	r3, r7, r1
 8009c12:	881a      	ldrh	r2, [r3, #0]
 8009c14:	187b      	adds	r3, r7, r1
 8009c16:	3a01      	subs	r2, #1
 8009c18:	801a      	strh	r2, [r3, #0]
    } while (remaining_bytes != 0U);
 8009c1a:	187b      	adds	r3, r7, r1
 8009c1c:	881b      	ldrh	r3, [r3, #0]
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d1e5      	bne.n	8009bee <USB_WritePMA+0xa6>

    *pdwVal = WrVal;
 8009c22:	69fb      	ldr	r3, [r7, #28]
 8009c24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009c26:	601a      	str	r2, [r3, #0]
  }
}
 8009c28:	46c0      	nop			@ (mov r8, r8)
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	b00a      	add	sp, #40	@ 0x28
 8009c2e:	bd80      	pop	{r7, pc}
 8009c30:	40009800 	.word	0x40009800

08009c34 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009c34:	b590      	push	{r4, r7, lr}
 8009c36:	b08b      	sub	sp, #44	@ 0x2c
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	60f8      	str	r0, [r7, #12]
 8009c3c:	60b9      	str	r1, [r7, #8]
 8009c3e:	0019      	movs	r1, r3
 8009c40:	1dbb      	adds	r3, r7, #6
 8009c42:	801a      	strh	r2, [r3, #0]
 8009c44:	1d3b      	adds	r3, r7, #4
 8009c46:	1c0a      	adds	r2, r1, #0
 8009c48:	801a      	strh	r2, [r3, #0]
  UNUSED(USBx);
  uint32_t count;
  uint32_t RdVal;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 8009c4a:	1d3b      	adds	r3, r7, #4
 8009c4c:	881b      	ldrh	r3, [r3, #0]
 8009c4e:	3303      	adds	r3, #3
 8009c50:	089b      	lsrs	r3, r3, #2
 8009c52:	61fb      	str	r3, [r7, #28]
  /*Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 8009c54:	201a      	movs	r0, #26
 8009c56:	183b      	adds	r3, r7, r0
 8009c58:	1d3a      	adds	r2, r7, #4
 8009c5a:	8812      	ldrh	r2, [r2, #0]
 8009c5c:	2103      	movs	r1, #3
 8009c5e:	400a      	ands	r2, r1
 8009c60:	801a      	strh	r2, [r3, #0]
  uint8_t *pBuf = pbUsrBuf;
 8009c62:	68bb      	ldr	r3, [r7, #8]
 8009c64:	617b      	str	r3, [r7, #20]

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 8009c66:	1dbb      	adds	r3, r7, #6
 8009c68:	881b      	ldrh	r3, [r3, #0]
 8009c6a:	4a39      	ldr	r2, [pc, #228]	@ (8009d50 <USB_ReadPMA+0x11c>)
 8009c6c:	4694      	mov	ip, r2
 8009c6e:	4463      	add	r3, ip
 8009c70:	623b      	str	r3, [r7, #32]

  /* if nbre of byte is not word aligned decrement the nbre of word*/
  if (remaining_bytes != 0U)
 8009c72:	183b      	adds	r3, r7, r0
 8009c74:	881b      	ldrh	r3, [r3, #0]
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d002      	beq.n	8009c80 <USB_ReadPMA+0x4c>
  {
    NbWords--;
 8009c7a:	69fb      	ldr	r3, [r7, #28]
 8009c7c:	3b01      	subs	r3, #1
 8009c7e:	61fb      	str	r3, [r7, #28]
  }

  /*Read the Calculated Word From the PMA related Buffer*/
  for (count = NbWords; count != 0U; count--)
 8009c80:	69fb      	ldr	r3, [r7, #28]
 8009c82:	627b      	str	r3, [r7, #36]	@ 0x24
 8009c84:	e03c      	b.n	8009d00 <USB_ReadPMA+0xcc>
  {
    __UNALIGNED_UINT32_WRITE(pBuf, *pdwVal);
 8009c86:	6a3b      	ldr	r3, [r7, #32]
 8009c88:	681a      	ldr	r2, [r3, #0]
 8009c8a:	697b      	ldr	r3, [r7, #20]
 8009c8c:	21ff      	movs	r1, #255	@ 0xff
 8009c8e:	4011      	ands	r1, r2
 8009c90:	000c      	movs	r4, r1
 8009c92:	7819      	ldrb	r1, [r3, #0]
 8009c94:	2000      	movs	r0, #0
 8009c96:	4001      	ands	r1, r0
 8009c98:	1c08      	adds	r0, r1, #0
 8009c9a:	1c21      	adds	r1, r4, #0
 8009c9c:	4301      	orrs	r1, r0
 8009c9e:	7019      	strb	r1, [r3, #0]
 8009ca0:	0a11      	lsrs	r1, r2, #8
 8009ca2:	20ff      	movs	r0, #255	@ 0xff
 8009ca4:	4001      	ands	r1, r0
 8009ca6:	000c      	movs	r4, r1
 8009ca8:	7859      	ldrb	r1, [r3, #1]
 8009caa:	2000      	movs	r0, #0
 8009cac:	4001      	ands	r1, r0
 8009cae:	1c08      	adds	r0, r1, #0
 8009cb0:	1c21      	adds	r1, r4, #0
 8009cb2:	4301      	orrs	r1, r0
 8009cb4:	7059      	strb	r1, [r3, #1]
 8009cb6:	0c11      	lsrs	r1, r2, #16
 8009cb8:	20ff      	movs	r0, #255	@ 0xff
 8009cba:	4001      	ands	r1, r0
 8009cbc:	000c      	movs	r4, r1
 8009cbe:	7899      	ldrb	r1, [r3, #2]
 8009cc0:	2000      	movs	r0, #0
 8009cc2:	4001      	ands	r1, r0
 8009cc4:	1c08      	adds	r0, r1, #0
 8009cc6:	1c21      	adds	r1, r4, #0
 8009cc8:	4301      	orrs	r1, r0
 8009cca:	7099      	strb	r1, [r3, #2]
 8009ccc:	0e10      	lsrs	r0, r2, #24
 8009cce:	78da      	ldrb	r2, [r3, #3]
 8009cd0:	2100      	movs	r1, #0
 8009cd2:	400a      	ands	r2, r1
 8009cd4:	1c11      	adds	r1, r2, #0
 8009cd6:	1c02      	adds	r2, r0, #0
 8009cd8:	430a      	orrs	r2, r1
 8009cda:	70da      	strb	r2, [r3, #3]

    pdwVal++;
 8009cdc:	6a3b      	ldr	r3, [r7, #32]
 8009cde:	3304      	adds	r3, #4
 8009ce0:	623b      	str	r3, [r7, #32]
    pBuf++;
 8009ce2:	697b      	ldr	r3, [r7, #20]
 8009ce4:	3301      	adds	r3, #1
 8009ce6:	617b      	str	r3, [r7, #20]
    pBuf++;
 8009ce8:	697b      	ldr	r3, [r7, #20]
 8009cea:	3301      	adds	r3, #1
 8009cec:	617b      	str	r3, [r7, #20]
    pBuf++;
 8009cee:	697b      	ldr	r3, [r7, #20]
 8009cf0:	3301      	adds	r3, #1
 8009cf2:	617b      	str	r3, [r7, #20]
    pBuf++;
 8009cf4:	697b      	ldr	r3, [r7, #20]
 8009cf6:	3301      	adds	r3, #1
 8009cf8:	617b      	str	r3, [r7, #20]
  for (count = NbWords; count != 0U; count--)
 8009cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cfc:	3b01      	subs	r3, #1
 8009cfe:	627b      	str	r3, [r7, #36]	@ 0x24
 8009d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d1bf      	bne.n	8009c86 <USB_ReadPMA+0x52>
  }

  /*When Number of data is not word aligned, read the remaining byte*/
  if (remaining_bytes != 0U)
 8009d06:	231a      	movs	r3, #26
 8009d08:	18fb      	adds	r3, r7, r3
 8009d0a:	881b      	ldrh	r3, [r3, #0]
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d01b      	beq.n	8009d48 <USB_ReadPMA+0x114>
  {
    RdVal = *(__IO uint32_t *)pdwVal;
 8009d10:	6a3b      	ldr	r3, [r7, #32]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	613b      	str	r3, [r7, #16]

    do
    {
      *(uint8_t *)pBuf = (uint8_t)(RdVal >> (8U * (uint8_t)(count)));
 8009d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d18:	b2db      	uxtb	r3, r3
 8009d1a:	00db      	lsls	r3, r3, #3
 8009d1c:	693a      	ldr	r2, [r7, #16]
 8009d1e:	40da      	lsrs	r2, r3
 8009d20:	0013      	movs	r3, r2
 8009d22:	b2da      	uxtb	r2, r3
 8009d24:	697b      	ldr	r3, [r7, #20]
 8009d26:	701a      	strb	r2, [r3, #0]
      count++;
 8009d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d2a:	3301      	adds	r3, #1
 8009d2c:	627b      	str	r3, [r7, #36]	@ 0x24
      pBuf++;
 8009d2e:	697b      	ldr	r3, [r7, #20]
 8009d30:	3301      	adds	r3, #1
 8009d32:	617b      	str	r3, [r7, #20]
      remaining_bytes--;
 8009d34:	211a      	movs	r1, #26
 8009d36:	187b      	adds	r3, r7, r1
 8009d38:	881a      	ldrh	r2, [r3, #0]
 8009d3a:	187b      	adds	r3, r7, r1
 8009d3c:	3a01      	subs	r2, #1
 8009d3e:	801a      	strh	r2, [r3, #0]
    } while (remaining_bytes != 0U);
 8009d40:	187b      	adds	r3, r7, r1
 8009d42:	881b      	ldrh	r3, [r3, #0]
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d1e6      	bne.n	8009d16 <USB_ReadPMA+0xe2>
  }
}
 8009d48:	46c0      	nop			@ (mov r8, r8)
 8009d4a:	46bd      	mov	sp, r7
 8009d4c:	b00b      	add	sp, #44	@ 0x2c
 8009d4e:	bd90      	pop	{r4, r7, pc}
 8009d50:	40009800 	.word	0x40009800

08009d54 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009d54:	b580      	push	{r7, lr}
 8009d56:	b084      	sub	sp, #16
 8009d58:	af00      	add	r7, sp, #0
 8009d5a:	6078      	str	r0, [r7, #4]
 8009d5c:	000a      	movs	r2, r1
 8009d5e:	1cfb      	adds	r3, r7, #3
 8009d60:	701a      	strb	r2, [r3, #0]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009d62:	2387      	movs	r3, #135	@ 0x87
 8009d64:	009b      	lsls	r3, r3, #2
 8009d66:	0018      	movs	r0, r3
 8009d68:	f002 ffc8 	bl	800ccfc <USBD_static_malloc>
 8009d6c:	0003      	movs	r3, r0
 8009d6e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d10a      	bne.n	8009d8c <USBD_CDC_Init+0x38>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009d76:	687a      	ldr	r2, [r7, #4]
 8009d78:	23b5      	movs	r3, #181	@ 0xb5
 8009d7a:	009b      	lsls	r3, r3, #2
 8009d7c:	58d2      	ldr	r2, [r2, r3]
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	32b0      	adds	r2, #176	@ 0xb0
 8009d82:	0092      	lsls	r2, r2, #2
 8009d84:	2100      	movs	r1, #0
 8009d86:	50d1      	str	r1, [r2, r3]
    return (uint8_t)USBD_EMEM;
 8009d88:	2302      	movs	r3, #2
 8009d8a:	e0e9      	b.n	8009f60 <USBD_CDC_Init+0x20c>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8009d8c:	2387      	movs	r3, #135	@ 0x87
 8009d8e:	009a      	lsls	r2, r3, #2
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	2100      	movs	r1, #0
 8009d94:	0018      	movs	r0, r3
 8009d96:	f003 f92d 	bl	800cff4 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8009d9a:	687a      	ldr	r2, [r7, #4]
 8009d9c:	23b5      	movs	r3, #181	@ 0xb5
 8009d9e:	009b      	lsls	r3, r3, #2
 8009da0:	58d2      	ldr	r2, [r2, r3]
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	32b0      	adds	r2, #176	@ 0xb0
 8009da6:	0092      	lsls	r2, r2, #2
 8009da8:	68f9      	ldr	r1, [r7, #12]
 8009daa:	50d1      	str	r1, [r2, r3]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8009dac:	687a      	ldr	r2, [r7, #4]
 8009dae:	23b5      	movs	r3, #181	@ 0xb5
 8009db0:	009b      	lsls	r3, r3, #2
 8009db2:	58d2      	ldr	r2, [r2, r3]
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	32b0      	adds	r2, #176	@ 0xb0
 8009db8:	0092      	lsls	r2, r2, #2
 8009dba:	58d1      	ldr	r1, [r2, r3]
 8009dbc:	687a      	ldr	r2, [r7, #4]
 8009dbe:	23af      	movs	r3, #175	@ 0xaf
 8009dc0:	009b      	lsls	r3, r3, #2
 8009dc2:	50d1      	str	r1, [r2, r3]
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	7c1b      	ldrb	r3, [r3, #16]
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d13c      	bne.n	8009e46 <USBD_CDC_Init+0xf2>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009dcc:	4b66      	ldr	r3, [pc, #408]	@ (8009f68 <USBD_CDC_Init+0x214>)
 8009dce:	7819      	ldrb	r1, [r3, #0]
 8009dd0:	2380      	movs	r3, #128	@ 0x80
 8009dd2:	009b      	lsls	r3, r3, #2
 8009dd4:	6878      	ldr	r0, [r7, #4]
 8009dd6:	2202      	movs	r2, #2
 8009dd8:	f002 fdcd 	bl	800c976 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009ddc:	4b62      	ldr	r3, [pc, #392]	@ (8009f68 <USBD_CDC_Init+0x214>)
 8009dde:	781b      	ldrb	r3, [r3, #0]
 8009de0:	001a      	movs	r2, r3
 8009de2:	230f      	movs	r3, #15
 8009de4:	401a      	ands	r2, r3
 8009de6:	6879      	ldr	r1, [r7, #4]
 8009de8:	0013      	movs	r3, r2
 8009dea:	009b      	lsls	r3, r3, #2
 8009dec:	189b      	adds	r3, r3, r2
 8009dee:	009b      	lsls	r3, r3, #2
 8009df0:	18cb      	adds	r3, r1, r3
 8009df2:	3324      	adds	r3, #36	@ 0x24
 8009df4:	2201      	movs	r2, #1
 8009df6:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8009df8:	4b5c      	ldr	r3, [pc, #368]	@ (8009f6c <USBD_CDC_Init+0x218>)
 8009dfa:	7819      	ldrb	r1, [r3, #0]
 8009dfc:	2380      	movs	r3, #128	@ 0x80
 8009dfe:	009b      	lsls	r3, r3, #2
 8009e00:	6878      	ldr	r0, [r7, #4]
 8009e02:	2202      	movs	r2, #2
 8009e04:	f002 fdb7 	bl	800c976 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8009e08:	4b58      	ldr	r3, [pc, #352]	@ (8009f6c <USBD_CDC_Init+0x218>)
 8009e0a:	781b      	ldrb	r3, [r3, #0]
 8009e0c:	001a      	movs	r2, r3
 8009e0e:	230f      	movs	r3, #15
 8009e10:	401a      	ands	r2, r3
 8009e12:	6878      	ldr	r0, [r7, #4]
 8009e14:	23b2      	movs	r3, #178	@ 0xb2
 8009e16:	0059      	lsls	r1, r3, #1
 8009e18:	0013      	movs	r3, r2
 8009e1a:	009b      	lsls	r3, r3, #2
 8009e1c:	189b      	adds	r3, r3, r2
 8009e1e:	009b      	lsls	r3, r3, #2
 8009e20:	18c3      	adds	r3, r0, r3
 8009e22:	185b      	adds	r3, r3, r1
 8009e24:	2201      	movs	r2, #1
 8009e26:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8009e28:	4b51      	ldr	r3, [pc, #324]	@ (8009f70 <USBD_CDC_Init+0x21c>)
 8009e2a:	781b      	ldrb	r3, [r3, #0]
 8009e2c:	001a      	movs	r2, r3
 8009e2e:	230f      	movs	r3, #15
 8009e30:	401a      	ands	r2, r3
 8009e32:	6879      	ldr	r1, [r7, #4]
 8009e34:	0013      	movs	r3, r2
 8009e36:	009b      	lsls	r3, r3, #2
 8009e38:	189b      	adds	r3, r3, r2
 8009e3a:	009b      	lsls	r3, r3, #2
 8009e3c:	18cb      	adds	r3, r1, r3
 8009e3e:	3326      	adds	r3, #38	@ 0x26
 8009e40:	2210      	movs	r2, #16
 8009e42:	801a      	strh	r2, [r3, #0]
 8009e44:	e039      	b.n	8009eba <USBD_CDC_Init+0x166>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009e46:	4b48      	ldr	r3, [pc, #288]	@ (8009f68 <USBD_CDC_Init+0x214>)
 8009e48:	7819      	ldrb	r1, [r3, #0]
 8009e4a:	6878      	ldr	r0, [r7, #4]
 8009e4c:	2340      	movs	r3, #64	@ 0x40
 8009e4e:	2202      	movs	r2, #2
 8009e50:	f002 fd91 	bl	800c976 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009e54:	4b44      	ldr	r3, [pc, #272]	@ (8009f68 <USBD_CDC_Init+0x214>)
 8009e56:	781b      	ldrb	r3, [r3, #0]
 8009e58:	001a      	movs	r2, r3
 8009e5a:	230f      	movs	r3, #15
 8009e5c:	401a      	ands	r2, r3
 8009e5e:	6879      	ldr	r1, [r7, #4]
 8009e60:	0013      	movs	r3, r2
 8009e62:	009b      	lsls	r3, r3, #2
 8009e64:	189b      	adds	r3, r3, r2
 8009e66:	009b      	lsls	r3, r3, #2
 8009e68:	18cb      	adds	r3, r1, r3
 8009e6a:	3324      	adds	r3, #36	@ 0x24
 8009e6c:	2201      	movs	r2, #1
 8009e6e:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8009e70:	4b3e      	ldr	r3, [pc, #248]	@ (8009f6c <USBD_CDC_Init+0x218>)
 8009e72:	7819      	ldrb	r1, [r3, #0]
 8009e74:	6878      	ldr	r0, [r7, #4]
 8009e76:	2340      	movs	r3, #64	@ 0x40
 8009e78:	2202      	movs	r2, #2
 8009e7a:	f002 fd7c 	bl	800c976 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8009e7e:	4b3b      	ldr	r3, [pc, #236]	@ (8009f6c <USBD_CDC_Init+0x218>)
 8009e80:	781b      	ldrb	r3, [r3, #0]
 8009e82:	001a      	movs	r2, r3
 8009e84:	230f      	movs	r3, #15
 8009e86:	401a      	ands	r2, r3
 8009e88:	6878      	ldr	r0, [r7, #4]
 8009e8a:	23b2      	movs	r3, #178	@ 0xb2
 8009e8c:	0059      	lsls	r1, r3, #1
 8009e8e:	0013      	movs	r3, r2
 8009e90:	009b      	lsls	r3, r3, #2
 8009e92:	189b      	adds	r3, r3, r2
 8009e94:	009b      	lsls	r3, r3, #2
 8009e96:	18c3      	adds	r3, r0, r3
 8009e98:	185b      	adds	r3, r3, r1
 8009e9a:	2201      	movs	r2, #1
 8009e9c:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8009e9e:	4b34      	ldr	r3, [pc, #208]	@ (8009f70 <USBD_CDC_Init+0x21c>)
 8009ea0:	781b      	ldrb	r3, [r3, #0]
 8009ea2:	001a      	movs	r2, r3
 8009ea4:	230f      	movs	r3, #15
 8009ea6:	401a      	ands	r2, r3
 8009ea8:	6879      	ldr	r1, [r7, #4]
 8009eaa:	0013      	movs	r3, r2
 8009eac:	009b      	lsls	r3, r3, #2
 8009eae:	189b      	adds	r3, r3, r2
 8009eb0:	009b      	lsls	r3, r3, #2
 8009eb2:	18cb      	adds	r3, r1, r3
 8009eb4:	3326      	adds	r3, #38	@ 0x26
 8009eb6:	2210      	movs	r2, #16
 8009eb8:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009eba:	4b2d      	ldr	r3, [pc, #180]	@ (8009f70 <USBD_CDC_Init+0x21c>)
 8009ebc:	7819      	ldrb	r1, [r3, #0]
 8009ebe:	6878      	ldr	r0, [r7, #4]
 8009ec0:	2308      	movs	r3, #8
 8009ec2:	2203      	movs	r2, #3
 8009ec4:	f002 fd57 	bl	800c976 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8009ec8:	4b29      	ldr	r3, [pc, #164]	@ (8009f70 <USBD_CDC_Init+0x21c>)
 8009eca:	781b      	ldrb	r3, [r3, #0]
 8009ecc:	001a      	movs	r2, r3
 8009ece:	230f      	movs	r3, #15
 8009ed0:	401a      	ands	r2, r3
 8009ed2:	6879      	ldr	r1, [r7, #4]
 8009ed4:	0013      	movs	r3, r2
 8009ed6:	009b      	lsls	r3, r3, #2
 8009ed8:	189b      	adds	r3, r3, r2
 8009eda:	009b      	lsls	r3, r3, #2
 8009edc:	18cb      	adds	r3, r1, r3
 8009ede:	3324      	adds	r3, #36	@ 0x24
 8009ee0:	2201      	movs	r2, #1
 8009ee2:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8009ee4:	68fa      	ldr	r2, [r7, #12]
 8009ee6:	2381      	movs	r3, #129	@ 0x81
 8009ee8:	009b      	lsls	r3, r3, #2
 8009eea:	2100      	movs	r1, #0
 8009eec:	50d1      	str	r1, [r2, r3]

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8009eee:	687a      	ldr	r2, [r7, #4]
 8009ef0:	23b5      	movs	r3, #181	@ 0xb5
 8009ef2:	009b      	lsls	r3, r3, #2
 8009ef4:	58d3      	ldr	r3, [r2, r3]
 8009ef6:	687a      	ldr	r2, [r7, #4]
 8009ef8:	33b0      	adds	r3, #176	@ 0xb0
 8009efa:	009b      	lsls	r3, r3, #2
 8009efc:	18d3      	adds	r3, r2, r3
 8009efe:	3304      	adds	r3, #4
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8009f06:	68fa      	ldr	r2, [r7, #12]
 8009f08:	2385      	movs	r3, #133	@ 0x85
 8009f0a:	009b      	lsls	r3, r3, #2
 8009f0c:	2100      	movs	r1, #0
 8009f0e:	50d1      	str	r1, [r2, r3]
  hcdc->RxState = 0U;
 8009f10:	68fa      	ldr	r2, [r7, #12]
 8009f12:	2386      	movs	r3, #134	@ 0x86
 8009f14:	009b      	lsls	r3, r3, #2
 8009f16:	2100      	movs	r1, #0
 8009f18:	50d1      	str	r1, [r2, r3]

  if (hcdc->RxBuffer == NULL)
 8009f1a:	68fa      	ldr	r2, [r7, #12]
 8009f1c:	2381      	movs	r3, #129	@ 0x81
 8009f1e:	009b      	lsls	r3, r3, #2
 8009f20:	58d3      	ldr	r3, [r2, r3]
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d101      	bne.n	8009f2a <USBD_CDC_Init+0x1d6>
  {
    return (uint8_t)USBD_EMEM;
 8009f26:	2302      	movs	r3, #2
 8009f28:	e01a      	b.n	8009f60 <USBD_CDC_Init+0x20c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	7c1b      	ldrb	r3, [r3, #16]
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d10b      	bne.n	8009f4a <USBD_CDC_Init+0x1f6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009f32:	4b0e      	ldr	r3, [pc, #56]	@ (8009f6c <USBD_CDC_Init+0x218>)
 8009f34:	7819      	ldrb	r1, [r3, #0]
 8009f36:	68fa      	ldr	r2, [r7, #12]
 8009f38:	2381      	movs	r3, #129	@ 0x81
 8009f3a:	009b      	lsls	r3, r3, #2
 8009f3c:	58d2      	ldr	r2, [r2, r3]
 8009f3e:	2380      	movs	r3, #128	@ 0x80
 8009f40:	009b      	lsls	r3, r3, #2
 8009f42:	6878      	ldr	r0, [r7, #4]
 8009f44:	f002 fe5a 	bl	800cbfc <USBD_LL_PrepareReceive>
 8009f48:	e009      	b.n	8009f5e <USBD_CDC_Init+0x20a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009f4a:	4b08      	ldr	r3, [pc, #32]	@ (8009f6c <USBD_CDC_Init+0x218>)
 8009f4c:	7819      	ldrb	r1, [r3, #0]
 8009f4e:	68fa      	ldr	r2, [r7, #12]
 8009f50:	2381      	movs	r3, #129	@ 0x81
 8009f52:	009b      	lsls	r3, r3, #2
 8009f54:	58d2      	ldr	r2, [r2, r3]
 8009f56:	6878      	ldr	r0, [r7, #4]
 8009f58:	2340      	movs	r3, #64	@ 0x40
 8009f5a:	f002 fe4f 	bl	800cbfc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009f5e:	2300      	movs	r3, #0
}
 8009f60:	0018      	movs	r0, r3
 8009f62:	46bd      	mov	sp, r7
 8009f64:	b004      	add	sp, #16
 8009f66:	bd80      	pop	{r7, pc}
 8009f68:	200000af 	.word	0x200000af
 8009f6c:	200000b0 	.word	0x200000b0
 8009f70:	200000b1 	.word	0x200000b1

08009f74 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009f74:	b580      	push	{r7, lr}
 8009f76:	b082      	sub	sp, #8
 8009f78:	af00      	add	r7, sp, #0
 8009f7a:	6078      	str	r0, [r7, #4]
 8009f7c:	000a      	movs	r2, r1
 8009f7e:	1cfb      	adds	r3, r7, #3
 8009f80:	701a      	strb	r2, [r3, #0]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8009f82:	4b41      	ldr	r3, [pc, #260]	@ (800a088 <USBD_CDC_DeInit+0x114>)
 8009f84:	781a      	ldrb	r2, [r3, #0]
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	0011      	movs	r1, r2
 8009f8a:	0018      	movs	r0, r3
 8009f8c:	f002 fd2a 	bl	800c9e4 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8009f90:	4b3d      	ldr	r3, [pc, #244]	@ (800a088 <USBD_CDC_DeInit+0x114>)
 8009f92:	781b      	ldrb	r3, [r3, #0]
 8009f94:	001a      	movs	r2, r3
 8009f96:	230f      	movs	r3, #15
 8009f98:	401a      	ands	r2, r3
 8009f9a:	6879      	ldr	r1, [r7, #4]
 8009f9c:	0013      	movs	r3, r2
 8009f9e:	009b      	lsls	r3, r3, #2
 8009fa0:	189b      	adds	r3, r3, r2
 8009fa2:	009b      	lsls	r3, r3, #2
 8009fa4:	18cb      	adds	r3, r1, r3
 8009fa6:	3324      	adds	r3, #36	@ 0x24
 8009fa8:	2200      	movs	r2, #0
 8009faa:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8009fac:	4b37      	ldr	r3, [pc, #220]	@ (800a08c <USBD_CDC_DeInit+0x118>)
 8009fae:	781a      	ldrb	r2, [r3, #0]
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	0011      	movs	r1, r2
 8009fb4:	0018      	movs	r0, r3
 8009fb6:	f002 fd15 	bl	800c9e4 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8009fba:	4b34      	ldr	r3, [pc, #208]	@ (800a08c <USBD_CDC_DeInit+0x118>)
 8009fbc:	781b      	ldrb	r3, [r3, #0]
 8009fbe:	001a      	movs	r2, r3
 8009fc0:	230f      	movs	r3, #15
 8009fc2:	401a      	ands	r2, r3
 8009fc4:	6878      	ldr	r0, [r7, #4]
 8009fc6:	23b2      	movs	r3, #178	@ 0xb2
 8009fc8:	0059      	lsls	r1, r3, #1
 8009fca:	0013      	movs	r3, r2
 8009fcc:	009b      	lsls	r3, r3, #2
 8009fce:	189b      	adds	r3, r3, r2
 8009fd0:	009b      	lsls	r3, r3, #2
 8009fd2:	18c3      	adds	r3, r0, r3
 8009fd4:	185b      	adds	r3, r3, r1
 8009fd6:	2200      	movs	r2, #0
 8009fd8:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8009fda:	4b2d      	ldr	r3, [pc, #180]	@ (800a090 <USBD_CDC_DeInit+0x11c>)
 8009fdc:	781a      	ldrb	r2, [r3, #0]
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	0011      	movs	r1, r2
 8009fe2:	0018      	movs	r0, r3
 8009fe4:	f002 fcfe 	bl	800c9e4 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8009fe8:	4b29      	ldr	r3, [pc, #164]	@ (800a090 <USBD_CDC_DeInit+0x11c>)
 8009fea:	781b      	ldrb	r3, [r3, #0]
 8009fec:	001a      	movs	r2, r3
 8009fee:	230f      	movs	r3, #15
 8009ff0:	401a      	ands	r2, r3
 8009ff2:	6879      	ldr	r1, [r7, #4]
 8009ff4:	0013      	movs	r3, r2
 8009ff6:	009b      	lsls	r3, r3, #2
 8009ff8:	189b      	adds	r3, r3, r2
 8009ffa:	009b      	lsls	r3, r3, #2
 8009ffc:	18cb      	adds	r3, r1, r3
 8009ffe:	3324      	adds	r3, #36	@ 0x24
 800a000:	2200      	movs	r2, #0
 800a002:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800a004:	4b22      	ldr	r3, [pc, #136]	@ (800a090 <USBD_CDC_DeInit+0x11c>)
 800a006:	781b      	ldrb	r3, [r3, #0]
 800a008:	001a      	movs	r2, r3
 800a00a:	230f      	movs	r3, #15
 800a00c:	401a      	ands	r2, r3
 800a00e:	6879      	ldr	r1, [r7, #4]
 800a010:	0013      	movs	r3, r2
 800a012:	009b      	lsls	r3, r3, #2
 800a014:	189b      	adds	r3, r3, r2
 800a016:	009b      	lsls	r3, r3, #2
 800a018:	18cb      	adds	r3, r1, r3
 800a01a:	3326      	adds	r3, #38	@ 0x26
 800a01c:	2200      	movs	r2, #0
 800a01e:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800a020:	687a      	ldr	r2, [r7, #4]
 800a022:	23b5      	movs	r3, #181	@ 0xb5
 800a024:	009b      	lsls	r3, r3, #2
 800a026:	58d2      	ldr	r2, [r2, r3]
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	32b0      	adds	r2, #176	@ 0xb0
 800a02c:	0092      	lsls	r2, r2, #2
 800a02e:	58d3      	ldr	r3, [r2, r3]
 800a030:	2b00      	cmp	r3, #0
 800a032:	d024      	beq.n	800a07e <USBD_CDC_DeInit+0x10a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800a034:	687a      	ldr	r2, [r7, #4]
 800a036:	23b5      	movs	r3, #181	@ 0xb5
 800a038:	009b      	lsls	r3, r3, #2
 800a03a:	58d3      	ldr	r3, [r2, r3]
 800a03c:	687a      	ldr	r2, [r7, #4]
 800a03e:	33b0      	adds	r3, #176	@ 0xb0
 800a040:	009b      	lsls	r3, r3, #2
 800a042:	18d3      	adds	r3, r2, r3
 800a044:	3304      	adds	r3, #4
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	685b      	ldr	r3, [r3, #4]
 800a04a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800a04c:	687a      	ldr	r2, [r7, #4]
 800a04e:	23b5      	movs	r3, #181	@ 0xb5
 800a050:	009b      	lsls	r3, r3, #2
 800a052:	58d2      	ldr	r2, [r2, r3]
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	32b0      	adds	r2, #176	@ 0xb0
 800a058:	0092      	lsls	r2, r2, #2
 800a05a:	58d3      	ldr	r3, [r2, r3]
 800a05c:	0018      	movs	r0, r3
 800a05e:	f002 fe59 	bl	800cd14 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a062:	687a      	ldr	r2, [r7, #4]
 800a064:	23b5      	movs	r3, #181	@ 0xb5
 800a066:	009b      	lsls	r3, r3, #2
 800a068:	58d2      	ldr	r2, [r2, r3]
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	32b0      	adds	r2, #176	@ 0xb0
 800a06e:	0092      	lsls	r2, r2, #2
 800a070:	2100      	movs	r1, #0
 800a072:	50d1      	str	r1, [r2, r3]
    pdev->pClassData = NULL;
 800a074:	687a      	ldr	r2, [r7, #4]
 800a076:	23af      	movs	r3, #175	@ 0xaf
 800a078:	009b      	lsls	r3, r3, #2
 800a07a:	2100      	movs	r1, #0
 800a07c:	50d1      	str	r1, [r2, r3]
  }

  return (uint8_t)USBD_OK;
 800a07e:	2300      	movs	r3, #0
}
 800a080:	0018      	movs	r0, r3
 800a082:	46bd      	mov	sp, r7
 800a084:	b002      	add	sp, #8
 800a086:	bd80      	pop	{r7, pc}
 800a088:	200000af 	.word	0x200000af
 800a08c:	200000b0 	.word	0x200000b0
 800a090:	200000b1 	.word	0x200000b1

0800a094 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800a094:	b580      	push	{r7, lr}
 800a096:	b086      	sub	sp, #24
 800a098:	af00      	add	r7, sp, #0
 800a09a:	6078      	str	r0, [r7, #4]
 800a09c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a09e:	687a      	ldr	r2, [r7, #4]
 800a0a0:	23b5      	movs	r3, #181	@ 0xb5
 800a0a2:	009b      	lsls	r3, r3, #2
 800a0a4:	58d2      	ldr	r2, [r2, r3]
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	32b0      	adds	r2, #176	@ 0xb0
 800a0aa:	0092      	lsls	r2, r2, #2
 800a0ac:	58d3      	ldr	r3, [r2, r3]
 800a0ae:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800a0b0:	230d      	movs	r3, #13
 800a0b2:	18fb      	adds	r3, r7, r3
 800a0b4:	2200      	movs	r2, #0
 800a0b6:	701a      	strb	r2, [r3, #0]
  uint16_t status_info = 0U;
 800a0b8:	230a      	movs	r3, #10
 800a0ba:	18fb      	adds	r3, r7, r3
 800a0bc:	2200      	movs	r2, #0
 800a0be:	801a      	strh	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a0c0:	2317      	movs	r3, #23
 800a0c2:	18fb      	adds	r3, r7, r3
 800a0c4:	2200      	movs	r2, #0
 800a0c6:	701a      	strb	r2, [r3, #0]

  if (hcdc == NULL)
 800a0c8:	693b      	ldr	r3, [r7, #16]
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d101      	bne.n	800a0d2 <USBD_CDC_Setup+0x3e>
  {
    return (uint8_t)USBD_FAIL;
 800a0ce:	2303      	movs	r3, #3
 800a0d0:	e0d1      	b.n	800a276 <USBD_CDC_Setup+0x1e2>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a0d2:	683b      	ldr	r3, [r7, #0]
 800a0d4:	781b      	ldrb	r3, [r3, #0]
 800a0d6:	001a      	movs	r2, r3
 800a0d8:	2360      	movs	r3, #96	@ 0x60
 800a0da:	4013      	ands	r3, r2
 800a0dc:	d05b      	beq.n	800a196 <USBD_CDC_Setup+0x102>
 800a0de:	2b20      	cmp	r3, #32
 800a0e0:	d000      	beq.n	800a0e4 <USBD_CDC_Setup+0x50>
 800a0e2:	e0ba      	b.n	800a25a <USBD_CDC_Setup+0x1c6>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800a0e4:	683b      	ldr	r3, [r7, #0]
 800a0e6:	88db      	ldrh	r3, [r3, #6]
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d043      	beq.n	800a174 <USBD_CDC_Setup+0xe0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800a0ec:	683b      	ldr	r3, [r7, #0]
 800a0ee:	781b      	ldrb	r3, [r3, #0]
 800a0f0:	b25b      	sxtb	r3, r3
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	da22      	bge.n	800a13c <USBD_CDC_Setup+0xa8>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a0f6:	687a      	ldr	r2, [r7, #4]
 800a0f8:	23b5      	movs	r3, #181	@ 0xb5
 800a0fa:	009b      	lsls	r3, r3, #2
 800a0fc:	58d3      	ldr	r3, [r2, r3]
 800a0fe:	687a      	ldr	r2, [r7, #4]
 800a100:	33b0      	adds	r3, #176	@ 0xb0
 800a102:	009b      	lsls	r3, r3, #2
 800a104:	18d3      	adds	r3, r2, r3
 800a106:	3304      	adds	r3, #4
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	689b      	ldr	r3, [r3, #8]
 800a10c:	683a      	ldr	r2, [r7, #0]
 800a10e:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800a110:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a112:	683a      	ldr	r2, [r7, #0]
 800a114:	88d2      	ldrh	r2, [r2, #6]
 800a116:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800a118:	683b      	ldr	r3, [r7, #0]
 800a11a:	88db      	ldrh	r3, [r3, #6]
 800a11c:	220e      	movs	r2, #14
 800a11e:	18ba      	adds	r2, r7, r2
 800a120:	b299      	uxth	r1, r3
 800a122:	2907      	cmp	r1, #7
 800a124:	d900      	bls.n	800a128 <USBD_CDC_Setup+0x94>
 800a126:	2307      	movs	r3, #7
 800a128:	8013      	strh	r3, [r2, #0]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800a12a:	6939      	ldr	r1, [r7, #16]
 800a12c:	230e      	movs	r3, #14
 800a12e:	18fb      	adds	r3, r7, r3
 800a130:	881a      	ldrh	r2, [r3, #0]
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	0018      	movs	r0, r3
 800a136:	f001 ffa7 	bl	800c088 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800a13a:	e099      	b.n	800a270 <USBD_CDC_Setup+0x1dc>
          hcdc->CmdOpCode = req->bRequest;
 800a13c:	683b      	ldr	r3, [r7, #0]
 800a13e:	7859      	ldrb	r1, [r3, #1]
 800a140:	693a      	ldr	r2, [r7, #16]
 800a142:	2380      	movs	r3, #128	@ 0x80
 800a144:	009b      	lsls	r3, r3, #2
 800a146:	54d1      	strb	r1, [r2, r3]
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800a148:	683b      	ldr	r3, [r7, #0]
 800a14a:	88db      	ldrh	r3, [r3, #6]
 800a14c:	2b3f      	cmp	r3, #63	@ 0x3f
 800a14e:	d803      	bhi.n	800a158 <USBD_CDC_Setup+0xc4>
 800a150:	683b      	ldr	r3, [r7, #0]
 800a152:	88db      	ldrh	r3, [r3, #6]
 800a154:	b2da      	uxtb	r2, r3
 800a156:	e000      	b.n	800a15a <USBD_CDC_Setup+0xc6>
 800a158:	2240      	movs	r2, #64	@ 0x40
 800a15a:	693b      	ldr	r3, [r7, #16]
 800a15c:	4948      	ldr	r1, [pc, #288]	@ (800a280 <USBD_CDC_Setup+0x1ec>)
 800a15e:	545a      	strb	r2, [r3, r1]
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800a160:	6939      	ldr	r1, [r7, #16]
 800a162:	693b      	ldr	r3, [r7, #16]
 800a164:	4a46      	ldr	r2, [pc, #280]	@ (800a280 <USBD_CDC_Setup+0x1ec>)
 800a166:	5c9b      	ldrb	r3, [r3, r2]
 800a168:	001a      	movs	r2, r3
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	0018      	movs	r0, r3
 800a16e:	f001 ffb8 	bl	800c0e2 <USBD_CtlPrepareRx>
      break;
 800a172:	e07d      	b.n	800a270 <USBD_CDC_Setup+0x1dc>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a174:	687a      	ldr	r2, [r7, #4]
 800a176:	23b5      	movs	r3, #181	@ 0xb5
 800a178:	009b      	lsls	r3, r3, #2
 800a17a:	58d3      	ldr	r3, [r2, r3]
 800a17c:	687a      	ldr	r2, [r7, #4]
 800a17e:	33b0      	adds	r3, #176	@ 0xb0
 800a180:	009b      	lsls	r3, r3, #2
 800a182:	18d3      	adds	r3, r2, r3
 800a184:	3304      	adds	r3, #4
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	689b      	ldr	r3, [r3, #8]
 800a18a:	683a      	ldr	r2, [r7, #0]
 800a18c:	7850      	ldrb	r0, [r2, #1]
 800a18e:	6839      	ldr	r1, [r7, #0]
 800a190:	2200      	movs	r2, #0
 800a192:	4798      	blx	r3
      break;
 800a194:	e06c      	b.n	800a270 <USBD_CDC_Setup+0x1dc>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a196:	683b      	ldr	r3, [r7, #0]
 800a198:	785b      	ldrb	r3, [r3, #1]
 800a19a:	2b0b      	cmp	r3, #11
 800a19c:	d03c      	beq.n	800a218 <USBD_CDC_Setup+0x184>
 800a19e:	dc4d      	bgt.n	800a23c <USBD_CDC_Setup+0x1a8>
 800a1a0:	2b0a      	cmp	r3, #10
 800a1a2:	d01f      	beq.n	800a1e4 <USBD_CDC_Setup+0x150>
 800a1a4:	dc4a      	bgt.n	800a23c <USBD_CDC_Setup+0x1a8>
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d002      	beq.n	800a1b0 <USBD_CDC_Setup+0x11c>
 800a1aa:	2b01      	cmp	r3, #1
 800a1ac:	d051      	beq.n	800a252 <USBD_CDC_Setup+0x1be>
 800a1ae:	e045      	b.n	800a23c <USBD_CDC_Setup+0x1a8>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a1b0:	687a      	ldr	r2, [r7, #4]
 800a1b2:	23a7      	movs	r3, #167	@ 0xa7
 800a1b4:	009b      	lsls	r3, r3, #2
 800a1b6:	5cd3      	ldrb	r3, [r2, r3]
 800a1b8:	b2db      	uxtb	r3, r3
 800a1ba:	2b03      	cmp	r3, #3
 800a1bc:	d107      	bne.n	800a1ce <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a1be:	230a      	movs	r3, #10
 800a1c0:	18f9      	adds	r1, r7, r3
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	2202      	movs	r2, #2
 800a1c6:	0018      	movs	r0, r3
 800a1c8:	f001 ff5e 	bl	800c088 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a1cc:	e044      	b.n	800a258 <USBD_CDC_Setup+0x1c4>
            USBD_CtlError(pdev, req);
 800a1ce:	683a      	ldr	r2, [r7, #0]
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	0011      	movs	r1, r2
 800a1d4:	0018      	movs	r0, r3
 800a1d6:	f001 fecf 	bl	800bf78 <USBD_CtlError>
            ret = USBD_FAIL;
 800a1da:	2317      	movs	r3, #23
 800a1dc:	18fb      	adds	r3, r7, r3
 800a1de:	2203      	movs	r2, #3
 800a1e0:	701a      	strb	r2, [r3, #0]
          break;
 800a1e2:	e039      	b.n	800a258 <USBD_CDC_Setup+0x1c4>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a1e4:	687a      	ldr	r2, [r7, #4]
 800a1e6:	23a7      	movs	r3, #167	@ 0xa7
 800a1e8:	009b      	lsls	r3, r3, #2
 800a1ea:	5cd3      	ldrb	r3, [r2, r3]
 800a1ec:	b2db      	uxtb	r3, r3
 800a1ee:	2b03      	cmp	r3, #3
 800a1f0:	d107      	bne.n	800a202 <USBD_CDC_Setup+0x16e>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800a1f2:	230d      	movs	r3, #13
 800a1f4:	18f9      	adds	r1, r7, r3
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	2201      	movs	r2, #1
 800a1fa:	0018      	movs	r0, r3
 800a1fc:	f001 ff44 	bl	800c088 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a200:	e02a      	b.n	800a258 <USBD_CDC_Setup+0x1c4>
            USBD_CtlError(pdev, req);
 800a202:	683a      	ldr	r2, [r7, #0]
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	0011      	movs	r1, r2
 800a208:	0018      	movs	r0, r3
 800a20a:	f001 feb5 	bl	800bf78 <USBD_CtlError>
            ret = USBD_FAIL;
 800a20e:	2317      	movs	r3, #23
 800a210:	18fb      	adds	r3, r7, r3
 800a212:	2203      	movs	r2, #3
 800a214:	701a      	strb	r2, [r3, #0]
          break;
 800a216:	e01f      	b.n	800a258 <USBD_CDC_Setup+0x1c4>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a218:	687a      	ldr	r2, [r7, #4]
 800a21a:	23a7      	movs	r3, #167	@ 0xa7
 800a21c:	009b      	lsls	r3, r3, #2
 800a21e:	5cd3      	ldrb	r3, [r2, r3]
 800a220:	b2db      	uxtb	r3, r3
 800a222:	2b03      	cmp	r3, #3
 800a224:	d017      	beq.n	800a256 <USBD_CDC_Setup+0x1c2>
          {
            USBD_CtlError(pdev, req);
 800a226:	683a      	ldr	r2, [r7, #0]
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	0011      	movs	r1, r2
 800a22c:	0018      	movs	r0, r3
 800a22e:	f001 fea3 	bl	800bf78 <USBD_CtlError>
            ret = USBD_FAIL;
 800a232:	2317      	movs	r3, #23
 800a234:	18fb      	adds	r3, r7, r3
 800a236:	2203      	movs	r2, #3
 800a238:	701a      	strb	r2, [r3, #0]
          }
          break;
 800a23a:	e00c      	b.n	800a256 <USBD_CDC_Setup+0x1c2>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800a23c:	683a      	ldr	r2, [r7, #0]
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	0011      	movs	r1, r2
 800a242:	0018      	movs	r0, r3
 800a244:	f001 fe98 	bl	800bf78 <USBD_CtlError>
          ret = USBD_FAIL;
 800a248:	2317      	movs	r3, #23
 800a24a:	18fb      	adds	r3, r7, r3
 800a24c:	2203      	movs	r2, #3
 800a24e:	701a      	strb	r2, [r3, #0]
          break;
 800a250:	e002      	b.n	800a258 <USBD_CDC_Setup+0x1c4>
          break;
 800a252:	46c0      	nop			@ (mov r8, r8)
 800a254:	e00c      	b.n	800a270 <USBD_CDC_Setup+0x1dc>
          break;
 800a256:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800a258:	e00a      	b.n	800a270 <USBD_CDC_Setup+0x1dc>

    default:
      USBD_CtlError(pdev, req);
 800a25a:	683a      	ldr	r2, [r7, #0]
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	0011      	movs	r1, r2
 800a260:	0018      	movs	r0, r3
 800a262:	f001 fe89 	bl	800bf78 <USBD_CtlError>
      ret = USBD_FAIL;
 800a266:	2317      	movs	r3, #23
 800a268:	18fb      	adds	r3, r7, r3
 800a26a:	2203      	movs	r2, #3
 800a26c:	701a      	strb	r2, [r3, #0]
      break;
 800a26e:	46c0      	nop			@ (mov r8, r8)
  }

  return (uint8_t)ret;
 800a270:	2317      	movs	r3, #23
 800a272:	18fb      	adds	r3, r7, r3
 800a274:	781b      	ldrb	r3, [r3, #0]
}
 800a276:	0018      	movs	r0, r3
 800a278:	46bd      	mov	sp, r7
 800a27a:	b006      	add	sp, #24
 800a27c:	bd80      	pop	{r7, pc}
 800a27e:	46c0      	nop			@ (mov r8, r8)
 800a280:	00000201 	.word	0x00000201

0800a284 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a284:	b590      	push	{r4, r7, lr}
 800a286:	b085      	sub	sp, #20
 800a288:	af00      	add	r7, sp, #0
 800a28a:	6078      	str	r0, [r7, #4]
 800a28c:	000a      	movs	r2, r1
 800a28e:	1cfb      	adds	r3, r7, #3
 800a290:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800a292:	687a      	ldr	r2, [r7, #4]
 800a294:	23b2      	movs	r3, #178	@ 0xb2
 800a296:	009b      	lsls	r3, r3, #2
 800a298:	58d3      	ldr	r3, [r2, r3]
 800a29a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a29c:	687a      	ldr	r2, [r7, #4]
 800a29e:	23b5      	movs	r3, #181	@ 0xb5
 800a2a0:	009b      	lsls	r3, r3, #2
 800a2a2:	58d2      	ldr	r2, [r2, r3]
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	32b0      	adds	r2, #176	@ 0xb0
 800a2a8:	0092      	lsls	r2, r2, #2
 800a2aa:	58d3      	ldr	r3, [r2, r3]
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d101      	bne.n	800a2b4 <USBD_CDC_DataIn+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800a2b0:	2303      	movs	r3, #3
 800a2b2:	e072      	b.n	800a39a <USBD_CDC_DataIn+0x116>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a2b4:	687a      	ldr	r2, [r7, #4]
 800a2b6:	23b5      	movs	r3, #181	@ 0xb5
 800a2b8:	009b      	lsls	r3, r3, #2
 800a2ba:	58d2      	ldr	r2, [r2, r3]
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	32b0      	adds	r2, #176	@ 0xb0
 800a2c0:	0092      	lsls	r2, r2, #2
 800a2c2:	58d3      	ldr	r3, [r2, r3]
 800a2c4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a2c6:	1cfb      	adds	r3, r7, #3
 800a2c8:	781b      	ldrb	r3, [r3, #0]
 800a2ca:	220f      	movs	r2, #15
 800a2cc:	401a      	ands	r2, r3
 800a2ce:	6879      	ldr	r1, [r7, #4]
 800a2d0:	0013      	movs	r3, r2
 800a2d2:	009b      	lsls	r3, r3, #2
 800a2d4:	189b      	adds	r3, r3, r2
 800a2d6:	009b      	lsls	r3, r3, #2
 800a2d8:	18cb      	adds	r3, r1, r3
 800a2da:	3318      	adds	r3, #24
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d031      	beq.n	800a346 <USBD_CDC_DataIn+0xc2>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800a2e2:	1cfb      	adds	r3, r7, #3
 800a2e4:	781b      	ldrb	r3, [r3, #0]
 800a2e6:	220f      	movs	r2, #15
 800a2e8:	401a      	ands	r2, r3
 800a2ea:	6879      	ldr	r1, [r7, #4]
 800a2ec:	0013      	movs	r3, r2
 800a2ee:	009b      	lsls	r3, r3, #2
 800a2f0:	189b      	adds	r3, r3, r2
 800a2f2:	009b      	lsls	r3, r3, #2
 800a2f4:	18cb      	adds	r3, r1, r3
 800a2f6:	3318      	adds	r3, #24
 800a2f8:	6818      	ldr	r0, [r3, #0]
 800a2fa:	1cfb      	adds	r3, r7, #3
 800a2fc:	781b      	ldrb	r3, [r3, #0]
 800a2fe:	220f      	movs	r2, #15
 800a300:	401a      	ands	r2, r3
 800a302:	68f9      	ldr	r1, [r7, #12]
 800a304:	0013      	movs	r3, r2
 800a306:	009b      	lsls	r3, r3, #2
 800a308:	189b      	adds	r3, r3, r2
 800a30a:	00db      	lsls	r3, r3, #3
 800a30c:	18cb      	adds	r3, r1, r3
 800a30e:	3324      	adds	r3, #36	@ 0x24
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	0019      	movs	r1, r3
 800a314:	f7f5 ff98 	bl	8000248 <__aeabi_uidivmod>
 800a318:	1e0b      	subs	r3, r1, #0
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a31a:	d114      	bne.n	800a346 <USBD_CDC_DataIn+0xc2>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800a31c:	1cfb      	adds	r3, r7, #3
 800a31e:	781b      	ldrb	r3, [r3, #0]
 800a320:	220f      	movs	r2, #15
 800a322:	401a      	ands	r2, r3
 800a324:	6879      	ldr	r1, [r7, #4]
 800a326:	0013      	movs	r3, r2
 800a328:	009b      	lsls	r3, r3, #2
 800a32a:	189b      	adds	r3, r3, r2
 800a32c:	009b      	lsls	r3, r3, #2
 800a32e:	18cb      	adds	r3, r1, r3
 800a330:	3318      	adds	r3, #24
 800a332:	2200      	movs	r2, #0
 800a334:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a336:	1cfb      	adds	r3, r7, #3
 800a338:	7819      	ldrb	r1, [r3, #0]
 800a33a:	6878      	ldr	r0, [r7, #4]
 800a33c:	2300      	movs	r3, #0
 800a33e:	2200      	movs	r2, #0
 800a340:	f002 fc2c 	bl	800cb9c <USBD_LL_Transmit>
 800a344:	e028      	b.n	800a398 <USBD_CDC_DataIn+0x114>
  }
  else
  {
    hcdc->TxState = 0U;
 800a346:	68ba      	ldr	r2, [r7, #8]
 800a348:	2385      	movs	r3, #133	@ 0x85
 800a34a:	009b      	lsls	r3, r3, #2
 800a34c:	2100      	movs	r1, #0
 800a34e:	50d1      	str	r1, [r2, r3]

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800a350:	687a      	ldr	r2, [r7, #4]
 800a352:	23b5      	movs	r3, #181	@ 0xb5
 800a354:	009b      	lsls	r3, r3, #2
 800a356:	58d3      	ldr	r3, [r2, r3]
 800a358:	687a      	ldr	r2, [r7, #4]
 800a35a:	33b0      	adds	r3, #176	@ 0xb0
 800a35c:	009b      	lsls	r3, r3, #2
 800a35e:	18d3      	adds	r3, r2, r3
 800a360:	3304      	adds	r3, #4
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	691b      	ldr	r3, [r3, #16]
 800a366:	2b00      	cmp	r3, #0
 800a368:	d016      	beq.n	800a398 <USBD_CDC_DataIn+0x114>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800a36a:	687a      	ldr	r2, [r7, #4]
 800a36c:	23b5      	movs	r3, #181	@ 0xb5
 800a36e:	009b      	lsls	r3, r3, #2
 800a370:	58d3      	ldr	r3, [r2, r3]
 800a372:	687a      	ldr	r2, [r7, #4]
 800a374:	33b0      	adds	r3, #176	@ 0xb0
 800a376:	009b      	lsls	r3, r3, #2
 800a378:	18d3      	adds	r3, r2, r3
 800a37a:	3304      	adds	r3, #4
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	691c      	ldr	r4, [r3, #16]
 800a380:	68ba      	ldr	r2, [r7, #8]
 800a382:	2382      	movs	r3, #130	@ 0x82
 800a384:	009b      	lsls	r3, r3, #2
 800a386:	58d0      	ldr	r0, [r2, r3]
 800a388:	68bb      	ldr	r3, [r7, #8]
 800a38a:	2284      	movs	r2, #132	@ 0x84
 800a38c:	0092      	lsls	r2, r2, #2
 800a38e:	1899      	adds	r1, r3, r2
 800a390:	1cfb      	adds	r3, r7, #3
 800a392:	781b      	ldrb	r3, [r3, #0]
 800a394:	001a      	movs	r2, r3
 800a396:	47a0      	blx	r4
    }
  }

  return (uint8_t)USBD_OK;
 800a398:	2300      	movs	r3, #0
}
 800a39a:	0018      	movs	r0, r3
 800a39c:	46bd      	mov	sp, r7
 800a39e:	b005      	add	sp, #20
 800a3a0:	bd90      	pop	{r4, r7, pc}

0800a3a2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a3a2:	b580      	push	{r7, lr}
 800a3a4:	b084      	sub	sp, #16
 800a3a6:	af00      	add	r7, sp, #0
 800a3a8:	6078      	str	r0, [r7, #4]
 800a3aa:	000a      	movs	r2, r1
 800a3ac:	1cfb      	adds	r3, r7, #3
 800a3ae:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a3b0:	687a      	ldr	r2, [r7, #4]
 800a3b2:	23b5      	movs	r3, #181	@ 0xb5
 800a3b4:	009b      	lsls	r3, r3, #2
 800a3b6:	58d2      	ldr	r2, [r2, r3]
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	32b0      	adds	r2, #176	@ 0xb0
 800a3bc:	0092      	lsls	r2, r2, #2
 800a3be:	58d3      	ldr	r3, [r2, r3]
 800a3c0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a3c2:	687a      	ldr	r2, [r7, #4]
 800a3c4:	23b5      	movs	r3, #181	@ 0xb5
 800a3c6:	009b      	lsls	r3, r3, #2
 800a3c8:	58d2      	ldr	r2, [r2, r3]
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	32b0      	adds	r2, #176	@ 0xb0
 800a3ce:	0092      	lsls	r2, r2, #2
 800a3d0:	58d3      	ldr	r3, [r2, r3]
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d101      	bne.n	800a3da <USBD_CDC_DataOut+0x38>
  {
    return (uint8_t)USBD_FAIL;
 800a3d6:	2303      	movs	r3, #3
 800a3d8:	e022      	b.n	800a420 <USBD_CDC_DataOut+0x7e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a3da:	1cfb      	adds	r3, r7, #3
 800a3dc:	781a      	ldrb	r2, [r3, #0]
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	0011      	movs	r1, r2
 800a3e2:	0018      	movs	r0, r3
 800a3e4:	f002 fc3a 	bl	800cc5c <USBD_LL_GetRxDataSize>
 800a3e8:	0001      	movs	r1, r0
 800a3ea:	68fa      	ldr	r2, [r7, #12]
 800a3ec:	2383      	movs	r3, #131	@ 0x83
 800a3ee:	009b      	lsls	r3, r3, #2
 800a3f0:	50d1      	str	r1, [r2, r3]

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a3f2:	687a      	ldr	r2, [r7, #4]
 800a3f4:	23b5      	movs	r3, #181	@ 0xb5
 800a3f6:	009b      	lsls	r3, r3, #2
 800a3f8:	58d3      	ldr	r3, [r2, r3]
 800a3fa:	687a      	ldr	r2, [r7, #4]
 800a3fc:	33b0      	adds	r3, #176	@ 0xb0
 800a3fe:	009b      	lsls	r3, r3, #2
 800a400:	18d3      	adds	r3, r2, r3
 800a402:	3304      	adds	r3, #4
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	68da      	ldr	r2, [r3, #12]
 800a408:	68f9      	ldr	r1, [r7, #12]
 800a40a:	2381      	movs	r3, #129	@ 0x81
 800a40c:	009b      	lsls	r3, r3, #2
 800a40e:	58c8      	ldr	r0, [r1, r3]
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	2183      	movs	r1, #131	@ 0x83
 800a414:	0089      	lsls	r1, r1, #2
 800a416:	468c      	mov	ip, r1
 800a418:	4463      	add	r3, ip
 800a41a:	0019      	movs	r1, r3
 800a41c:	4790      	blx	r2

  return (uint8_t)USBD_OK;
 800a41e:	2300      	movs	r3, #0
}
 800a420:	0018      	movs	r0, r3
 800a422:	46bd      	mov	sp, r7
 800a424:	b004      	add	sp, #16
 800a426:	bd80      	pop	{r7, pc}

0800a428 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a428:	b590      	push	{r4, r7, lr}
 800a42a:	b085      	sub	sp, #20
 800a42c:	af00      	add	r7, sp, #0
 800a42e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a430:	687a      	ldr	r2, [r7, #4]
 800a432:	23b5      	movs	r3, #181	@ 0xb5
 800a434:	009b      	lsls	r3, r3, #2
 800a436:	58d2      	ldr	r2, [r2, r3]
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	32b0      	adds	r2, #176	@ 0xb0
 800a43c:	0092      	lsls	r2, r2, #2
 800a43e:	58d3      	ldr	r3, [r2, r3]
 800a440:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	2b00      	cmp	r3, #0
 800a446:	d101      	bne.n	800a44c <USBD_CDC_EP0_RxReady+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800a448:	2303      	movs	r3, #3
 800a44a:	e02b      	b.n	800a4a4 <USBD_CDC_EP0_RxReady+0x7c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a44c:	687a      	ldr	r2, [r7, #4]
 800a44e:	23b5      	movs	r3, #181	@ 0xb5
 800a450:	009b      	lsls	r3, r3, #2
 800a452:	58d3      	ldr	r3, [r2, r3]
 800a454:	687a      	ldr	r2, [r7, #4]
 800a456:	33b0      	adds	r3, #176	@ 0xb0
 800a458:	009b      	lsls	r3, r3, #2
 800a45a:	18d3      	adds	r3, r2, r3
 800a45c:	3304      	adds	r3, #4
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	2b00      	cmp	r3, #0
 800a462:	d01e      	beq.n	800a4a2 <USBD_CDC_EP0_RxReady+0x7a>
 800a464:	68fa      	ldr	r2, [r7, #12]
 800a466:	2380      	movs	r3, #128	@ 0x80
 800a468:	009b      	lsls	r3, r3, #2
 800a46a:	5cd3      	ldrb	r3, [r2, r3]
 800a46c:	2bff      	cmp	r3, #255	@ 0xff
 800a46e:	d018      	beq.n	800a4a2 <USBD_CDC_EP0_RxReady+0x7a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a470:	687a      	ldr	r2, [r7, #4]
 800a472:	23b5      	movs	r3, #181	@ 0xb5
 800a474:	009b      	lsls	r3, r3, #2
 800a476:	58d3      	ldr	r3, [r2, r3]
 800a478:	687a      	ldr	r2, [r7, #4]
 800a47a:	33b0      	adds	r3, #176	@ 0xb0
 800a47c:	009b      	lsls	r3, r3, #2
 800a47e:	18d3      	adds	r3, r2, r3
 800a480:	3304      	adds	r3, #4
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	689b      	ldr	r3, [r3, #8]
 800a486:	68f9      	ldr	r1, [r7, #12]
 800a488:	2280      	movs	r2, #128	@ 0x80
 800a48a:	0092      	lsls	r2, r2, #2
 800a48c:	5c88      	ldrb	r0, [r1, r2]
                                                                     (uint8_t *)hcdc->data,
 800a48e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800a490:	68fa      	ldr	r2, [r7, #12]
 800a492:	4c06      	ldr	r4, [pc, #24]	@ (800a4ac <USBD_CDC_EP0_RxReady+0x84>)
 800a494:	5d12      	ldrb	r2, [r2, r4]
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a496:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a498:	68fa      	ldr	r2, [r7, #12]
 800a49a:	2380      	movs	r3, #128	@ 0x80
 800a49c:	009b      	lsls	r3, r3, #2
 800a49e:	21ff      	movs	r1, #255	@ 0xff
 800a4a0:	54d1      	strb	r1, [r2, r3]
  }

  return (uint8_t)USBD_OK;
 800a4a2:	2300      	movs	r3, #0
}
 800a4a4:	0018      	movs	r0, r3
 800a4a6:	46bd      	mov	sp, r7
 800a4a8:	b005      	add	sp, #20
 800a4aa:	bd90      	pop	{r4, r7, pc}
 800a4ac:	00000201 	.word	0x00000201

0800a4b0 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a4b0:	b580      	push	{r7, lr}
 800a4b2:	b086      	sub	sp, #24
 800a4b4:	af00      	add	r7, sp, #0
 800a4b6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a4b8:	4b20      	ldr	r3, [pc, #128]	@ (800a53c <USBD_CDC_GetFSCfgDesc+0x8c>)
 800a4ba:	2182      	movs	r1, #130	@ 0x82
 800a4bc:	0018      	movs	r0, r3
 800a4be:	f000 fdbc 	bl	800b03a <USBD_GetEpDesc>
 800a4c2:	0003      	movs	r3, r0
 800a4c4:	617b      	str	r3, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a4c6:	4b1d      	ldr	r3, [pc, #116]	@ (800a53c <USBD_CDC_GetFSCfgDesc+0x8c>)
 800a4c8:	2101      	movs	r1, #1
 800a4ca:	0018      	movs	r0, r3
 800a4cc:	f000 fdb5 	bl	800b03a <USBD_GetEpDesc>
 800a4d0:	0003      	movs	r3, r0
 800a4d2:	613b      	str	r3, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a4d4:	4b19      	ldr	r3, [pc, #100]	@ (800a53c <USBD_CDC_GetFSCfgDesc+0x8c>)
 800a4d6:	2181      	movs	r1, #129	@ 0x81
 800a4d8:	0018      	movs	r0, r3
 800a4da:	f000 fdae 	bl	800b03a <USBD_GetEpDesc>
 800a4de:	0003      	movs	r3, r0
 800a4e0:	60fb      	str	r3, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a4e2:	697b      	ldr	r3, [r7, #20]
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d002      	beq.n	800a4ee <USBD_CDC_GetFSCfgDesc+0x3e>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a4e8:	697b      	ldr	r3, [r7, #20]
 800a4ea:	2210      	movs	r2, #16
 800a4ec:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a4ee:	693b      	ldr	r3, [r7, #16]
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d00b      	beq.n	800a50c <USBD_CDC_GetFSCfgDesc+0x5c>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a4f4:	693b      	ldr	r3, [r7, #16]
 800a4f6:	791a      	ldrb	r2, [r3, #4]
 800a4f8:	2100      	movs	r1, #0
 800a4fa:	400a      	ands	r2, r1
 800a4fc:	1c11      	adds	r1, r2, #0
 800a4fe:	2240      	movs	r2, #64	@ 0x40
 800a500:	430a      	orrs	r2, r1
 800a502:	711a      	strb	r2, [r3, #4]
 800a504:	795a      	ldrb	r2, [r3, #5]
 800a506:	2100      	movs	r1, #0
 800a508:	400a      	ands	r2, r1
 800a50a:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d00b      	beq.n	800a52a <USBD_CDC_GetFSCfgDesc+0x7a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	791a      	ldrb	r2, [r3, #4]
 800a516:	2100      	movs	r1, #0
 800a518:	400a      	ands	r2, r1
 800a51a:	1c11      	adds	r1, r2, #0
 800a51c:	2240      	movs	r2, #64	@ 0x40
 800a51e:	430a      	orrs	r2, r1
 800a520:	711a      	strb	r2, [r3, #4]
 800a522:	795a      	ldrb	r2, [r3, #5]
 800a524:	2100      	movs	r1, #0
 800a526:	400a      	ands	r2, r1
 800a528:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	2243      	movs	r2, #67	@ 0x43
 800a52e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a530:	4b02      	ldr	r3, [pc, #8]	@ (800a53c <USBD_CDC_GetFSCfgDesc+0x8c>)
}
 800a532:	0018      	movs	r0, r3
 800a534:	46bd      	mov	sp, r7
 800a536:	b006      	add	sp, #24
 800a538:	bd80      	pop	{r7, pc}
 800a53a:	46c0      	nop			@ (mov r8, r8)
 800a53c:	2000006c 	.word	0x2000006c

0800a540 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a540:	b580      	push	{r7, lr}
 800a542:	b086      	sub	sp, #24
 800a544:	af00      	add	r7, sp, #0
 800a546:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a548:	4b20      	ldr	r3, [pc, #128]	@ (800a5cc <USBD_CDC_GetHSCfgDesc+0x8c>)
 800a54a:	2182      	movs	r1, #130	@ 0x82
 800a54c:	0018      	movs	r0, r3
 800a54e:	f000 fd74 	bl	800b03a <USBD_GetEpDesc>
 800a552:	0003      	movs	r3, r0
 800a554:	617b      	str	r3, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a556:	4b1d      	ldr	r3, [pc, #116]	@ (800a5cc <USBD_CDC_GetHSCfgDesc+0x8c>)
 800a558:	2101      	movs	r1, #1
 800a55a:	0018      	movs	r0, r3
 800a55c:	f000 fd6d 	bl	800b03a <USBD_GetEpDesc>
 800a560:	0003      	movs	r3, r0
 800a562:	613b      	str	r3, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a564:	4b19      	ldr	r3, [pc, #100]	@ (800a5cc <USBD_CDC_GetHSCfgDesc+0x8c>)
 800a566:	2181      	movs	r1, #129	@ 0x81
 800a568:	0018      	movs	r0, r3
 800a56a:	f000 fd66 	bl	800b03a <USBD_GetEpDesc>
 800a56e:	0003      	movs	r3, r0
 800a570:	60fb      	str	r3, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a572:	697b      	ldr	r3, [r7, #20]
 800a574:	2b00      	cmp	r3, #0
 800a576:	d002      	beq.n	800a57e <USBD_CDC_GetHSCfgDesc+0x3e>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800a578:	697b      	ldr	r3, [r7, #20]
 800a57a:	2210      	movs	r2, #16
 800a57c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a57e:	693b      	ldr	r3, [r7, #16]
 800a580:	2b00      	cmp	r3, #0
 800a582:	d00b      	beq.n	800a59c <USBD_CDC_GetHSCfgDesc+0x5c>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a584:	693b      	ldr	r3, [r7, #16]
 800a586:	791a      	ldrb	r2, [r3, #4]
 800a588:	2100      	movs	r1, #0
 800a58a:	400a      	ands	r2, r1
 800a58c:	711a      	strb	r2, [r3, #4]
 800a58e:	795a      	ldrb	r2, [r3, #5]
 800a590:	2100      	movs	r1, #0
 800a592:	400a      	ands	r2, r1
 800a594:	1c11      	adds	r1, r2, #0
 800a596:	2202      	movs	r2, #2
 800a598:	430a      	orrs	r2, r1
 800a59a:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d00b      	beq.n	800a5ba <USBD_CDC_GetHSCfgDesc+0x7a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	791a      	ldrb	r2, [r3, #4]
 800a5a6:	2100      	movs	r1, #0
 800a5a8:	400a      	ands	r2, r1
 800a5aa:	711a      	strb	r2, [r3, #4]
 800a5ac:	795a      	ldrb	r2, [r3, #5]
 800a5ae:	2100      	movs	r1, #0
 800a5b0:	400a      	ands	r2, r1
 800a5b2:	1c11      	adds	r1, r2, #0
 800a5b4:	2202      	movs	r2, #2
 800a5b6:	430a      	orrs	r2, r1
 800a5b8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	2243      	movs	r2, #67	@ 0x43
 800a5be:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a5c0:	4b02      	ldr	r3, [pc, #8]	@ (800a5cc <USBD_CDC_GetHSCfgDesc+0x8c>)
}
 800a5c2:	0018      	movs	r0, r3
 800a5c4:	46bd      	mov	sp, r7
 800a5c6:	b006      	add	sp, #24
 800a5c8:	bd80      	pop	{r7, pc}
 800a5ca:	46c0      	nop			@ (mov r8, r8)
 800a5cc:	2000006c 	.word	0x2000006c

0800a5d0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a5d0:	b580      	push	{r7, lr}
 800a5d2:	b086      	sub	sp, #24
 800a5d4:	af00      	add	r7, sp, #0
 800a5d6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a5d8:	4b20      	ldr	r3, [pc, #128]	@ (800a65c <USBD_CDC_GetOtherSpeedCfgDesc+0x8c>)
 800a5da:	2182      	movs	r1, #130	@ 0x82
 800a5dc:	0018      	movs	r0, r3
 800a5de:	f000 fd2c 	bl	800b03a <USBD_GetEpDesc>
 800a5e2:	0003      	movs	r3, r0
 800a5e4:	617b      	str	r3, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a5e6:	4b1d      	ldr	r3, [pc, #116]	@ (800a65c <USBD_CDC_GetOtherSpeedCfgDesc+0x8c>)
 800a5e8:	2101      	movs	r1, #1
 800a5ea:	0018      	movs	r0, r3
 800a5ec:	f000 fd25 	bl	800b03a <USBD_GetEpDesc>
 800a5f0:	0003      	movs	r3, r0
 800a5f2:	613b      	str	r3, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a5f4:	4b19      	ldr	r3, [pc, #100]	@ (800a65c <USBD_CDC_GetOtherSpeedCfgDesc+0x8c>)
 800a5f6:	2181      	movs	r1, #129	@ 0x81
 800a5f8:	0018      	movs	r0, r3
 800a5fa:	f000 fd1e 	bl	800b03a <USBD_GetEpDesc>
 800a5fe:	0003      	movs	r3, r0
 800a600:	60fb      	str	r3, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a602:	697b      	ldr	r3, [r7, #20]
 800a604:	2b00      	cmp	r3, #0
 800a606:	d002      	beq.n	800a60e <USBD_CDC_GetOtherSpeedCfgDesc+0x3e>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a608:	697b      	ldr	r3, [r7, #20]
 800a60a:	2210      	movs	r2, #16
 800a60c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a60e:	693b      	ldr	r3, [r7, #16]
 800a610:	2b00      	cmp	r3, #0
 800a612:	d00b      	beq.n	800a62c <USBD_CDC_GetOtherSpeedCfgDesc+0x5c>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a614:	693b      	ldr	r3, [r7, #16]
 800a616:	791a      	ldrb	r2, [r3, #4]
 800a618:	2100      	movs	r1, #0
 800a61a:	400a      	ands	r2, r1
 800a61c:	1c11      	adds	r1, r2, #0
 800a61e:	2240      	movs	r2, #64	@ 0x40
 800a620:	430a      	orrs	r2, r1
 800a622:	711a      	strb	r2, [r3, #4]
 800a624:	795a      	ldrb	r2, [r3, #5]
 800a626:	2100      	movs	r1, #0
 800a628:	400a      	ands	r2, r1
 800a62a:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d00b      	beq.n	800a64a <USBD_CDC_GetOtherSpeedCfgDesc+0x7a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	791a      	ldrb	r2, [r3, #4]
 800a636:	2100      	movs	r1, #0
 800a638:	400a      	ands	r2, r1
 800a63a:	1c11      	adds	r1, r2, #0
 800a63c:	2240      	movs	r2, #64	@ 0x40
 800a63e:	430a      	orrs	r2, r1
 800a640:	711a      	strb	r2, [r3, #4]
 800a642:	795a      	ldrb	r2, [r3, #5]
 800a644:	2100      	movs	r1, #0
 800a646:	400a      	ands	r2, r1
 800a648:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	2243      	movs	r2, #67	@ 0x43
 800a64e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a650:	4b02      	ldr	r3, [pc, #8]	@ (800a65c <USBD_CDC_GetOtherSpeedCfgDesc+0x8c>)
}
 800a652:	0018      	movs	r0, r3
 800a654:	46bd      	mov	sp, r7
 800a656:	b006      	add	sp, #24
 800a658:	bd80      	pop	{r7, pc}
 800a65a:	46c0      	nop			@ (mov r8, r8)
 800a65c:	2000006c 	.word	0x2000006c

0800a660 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a660:	b580      	push	{r7, lr}
 800a662:	b082      	sub	sp, #8
 800a664:	af00      	add	r7, sp, #0
 800a666:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	220a      	movs	r2, #10
 800a66c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800a66e:	4b02      	ldr	r3, [pc, #8]	@ (800a678 <USBD_CDC_GetDeviceQualifierDescriptor+0x18>)
}
 800a670:	0018      	movs	r0, r3
 800a672:	46bd      	mov	sp, r7
 800a674:	b002      	add	sp, #8
 800a676:	bd80      	pop	{r7, pc}
 800a678:	20000028 	.word	0x20000028

0800a67c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800a67c:	b580      	push	{r7, lr}
 800a67e:	b082      	sub	sp, #8
 800a680:	af00      	add	r7, sp, #0
 800a682:	6078      	str	r0, [r7, #4]
 800a684:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800a686:	683b      	ldr	r3, [r7, #0]
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d101      	bne.n	800a690 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800a68c:	2303      	movs	r3, #3
 800a68e:	e00b      	b.n	800a6a8 <USBD_CDC_RegisterInterface+0x2c>
  }

  pdev->pUserData[pdev->classId] = fops;
 800a690:	687a      	ldr	r2, [r7, #4]
 800a692:	23b5      	movs	r3, #181	@ 0xb5
 800a694:	009b      	lsls	r3, r3, #2
 800a696:	58d3      	ldr	r3, [r2, r3]
 800a698:	687a      	ldr	r2, [r7, #4]
 800a69a:	33b0      	adds	r3, #176	@ 0xb0
 800a69c:	009b      	lsls	r3, r3, #2
 800a69e:	18d3      	adds	r3, r2, r3
 800a6a0:	3304      	adds	r3, #4
 800a6a2:	683a      	ldr	r2, [r7, #0]
 800a6a4:	601a      	str	r2, [r3, #0]

  return (uint8_t)USBD_OK;
 800a6a6:	2300      	movs	r3, #0
}
 800a6a8:	0018      	movs	r0, r3
 800a6aa:	46bd      	mov	sp, r7
 800a6ac:	b002      	add	sp, #8
 800a6ae:	bd80      	pop	{r7, pc}

0800a6b0 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800a6b0:	b580      	push	{r7, lr}
 800a6b2:	b086      	sub	sp, #24
 800a6b4:	af00      	add	r7, sp, #0
 800a6b6:	60f8      	str	r0, [r7, #12]
 800a6b8:	60b9      	str	r1, [r7, #8]
 800a6ba:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a6bc:	68fa      	ldr	r2, [r7, #12]
 800a6be:	23b5      	movs	r3, #181	@ 0xb5
 800a6c0:	009b      	lsls	r3, r3, #2
 800a6c2:	58d2      	ldr	r2, [r2, r3]
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	32b0      	adds	r2, #176	@ 0xb0
 800a6c8:	0092      	lsls	r2, r2, #2
 800a6ca:	58d3      	ldr	r3, [r2, r3]
 800a6cc:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800a6ce:	697b      	ldr	r3, [r7, #20]
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d101      	bne.n	800a6d8 <USBD_CDC_SetTxBuffer+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800a6d4:	2303      	movs	r3, #3
 800a6d6:	e00a      	b.n	800a6ee <USBD_CDC_SetTxBuffer+0x3e>
  }

  hcdc->TxBuffer = pbuff;
 800a6d8:	697a      	ldr	r2, [r7, #20]
 800a6da:	2382      	movs	r3, #130	@ 0x82
 800a6dc:	009b      	lsls	r3, r3, #2
 800a6de:	68b9      	ldr	r1, [r7, #8]
 800a6e0:	50d1      	str	r1, [r2, r3]
  hcdc->TxLength = length;
 800a6e2:	697a      	ldr	r2, [r7, #20]
 800a6e4:	2384      	movs	r3, #132	@ 0x84
 800a6e6:	009b      	lsls	r3, r3, #2
 800a6e8:	6879      	ldr	r1, [r7, #4]
 800a6ea:	50d1      	str	r1, [r2, r3]

  return (uint8_t)USBD_OK;
 800a6ec:	2300      	movs	r3, #0
}
 800a6ee:	0018      	movs	r0, r3
 800a6f0:	46bd      	mov	sp, r7
 800a6f2:	b006      	add	sp, #24
 800a6f4:	bd80      	pop	{r7, pc}

0800a6f6 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800a6f6:	b580      	push	{r7, lr}
 800a6f8:	b084      	sub	sp, #16
 800a6fa:	af00      	add	r7, sp, #0
 800a6fc:	6078      	str	r0, [r7, #4]
 800a6fe:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a700:	687a      	ldr	r2, [r7, #4]
 800a702:	23b5      	movs	r3, #181	@ 0xb5
 800a704:	009b      	lsls	r3, r3, #2
 800a706:	58d2      	ldr	r2, [r2, r3]
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	32b0      	adds	r2, #176	@ 0xb0
 800a70c:	0092      	lsls	r2, r2, #2
 800a70e:	58d3      	ldr	r3, [r2, r3]
 800a710:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	2b00      	cmp	r3, #0
 800a716:	d101      	bne.n	800a71c <USBD_CDC_SetRxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800a718:	2303      	movs	r3, #3
 800a71a:	e005      	b.n	800a728 <USBD_CDC_SetRxBuffer+0x32>
  }

  hcdc->RxBuffer = pbuff;
 800a71c:	68fa      	ldr	r2, [r7, #12]
 800a71e:	2381      	movs	r3, #129	@ 0x81
 800a720:	009b      	lsls	r3, r3, #2
 800a722:	6839      	ldr	r1, [r7, #0]
 800a724:	50d1      	str	r1, [r2, r3]

  return (uint8_t)USBD_OK;
 800a726:	2300      	movs	r3, #0
}
 800a728:	0018      	movs	r0, r3
 800a72a:	46bd      	mov	sp, r7
 800a72c:	b004      	add	sp, #16
 800a72e:	bd80      	pop	{r7, pc}

0800a730 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800a730:	b590      	push	{r4, r7, lr}
 800a732:	b085      	sub	sp, #20
 800a734:	af00      	add	r7, sp, #0
 800a736:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a738:	687a      	ldr	r2, [r7, #4]
 800a73a:	23b5      	movs	r3, #181	@ 0xb5
 800a73c:	009b      	lsls	r3, r3, #2
 800a73e:	58d2      	ldr	r2, [r2, r3]
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	32b0      	adds	r2, #176	@ 0xb0
 800a744:	0092      	lsls	r2, r2, #2
 800a746:	58d3      	ldr	r3, [r2, r3]
 800a748:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800a74a:	230f      	movs	r3, #15
 800a74c:	18fb      	adds	r3, r7, r3
 800a74e:	2201      	movs	r2, #1
 800a750:	701a      	strb	r2, [r3, #0]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800a752:	68bb      	ldr	r3, [r7, #8]
 800a754:	2b00      	cmp	r3, #0
 800a756:	d101      	bne.n	800a75c <USBD_CDC_TransmitPacket+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 800a758:	2303      	movs	r3, #3
 800a75a:	e030      	b.n	800a7be <USBD_CDC_TransmitPacket+0x8e>
  }

  if (hcdc->TxState == 0U)
 800a75c:	68ba      	ldr	r2, [r7, #8]
 800a75e:	2385      	movs	r3, #133	@ 0x85
 800a760:	009b      	lsls	r3, r3, #2
 800a762:	58d3      	ldr	r3, [r2, r3]
 800a764:	2b00      	cmp	r3, #0
 800a766:	d127      	bne.n	800a7b8 <USBD_CDC_TransmitPacket+0x88>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800a768:	68ba      	ldr	r2, [r7, #8]
 800a76a:	2385      	movs	r3, #133	@ 0x85
 800a76c:	009b      	lsls	r3, r3, #2
 800a76e:	2101      	movs	r1, #1
 800a770:	50d1      	str	r1, [r2, r3]

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800a772:	4b15      	ldr	r3, [pc, #84]	@ (800a7c8 <USBD_CDC_TransmitPacket+0x98>)
 800a774:	781b      	ldrb	r3, [r3, #0]
 800a776:	001a      	movs	r2, r3
 800a778:	230f      	movs	r3, #15
 800a77a:	401a      	ands	r2, r3
 800a77c:	68b9      	ldr	r1, [r7, #8]
 800a77e:	2384      	movs	r3, #132	@ 0x84
 800a780:	009b      	lsls	r3, r3, #2
 800a782:	58c9      	ldr	r1, [r1, r3]
 800a784:	6878      	ldr	r0, [r7, #4]
 800a786:	0013      	movs	r3, r2
 800a788:	009b      	lsls	r3, r3, #2
 800a78a:	189b      	adds	r3, r3, r2
 800a78c:	009b      	lsls	r3, r3, #2
 800a78e:	18c3      	adds	r3, r0, r3
 800a790:	3318      	adds	r3, #24
 800a792:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800a794:	4b0c      	ldr	r3, [pc, #48]	@ (800a7c8 <USBD_CDC_TransmitPacket+0x98>)
 800a796:	7819      	ldrb	r1, [r3, #0]
 800a798:	68ba      	ldr	r2, [r7, #8]
 800a79a:	2382      	movs	r3, #130	@ 0x82
 800a79c:	009b      	lsls	r3, r3, #2
 800a79e:	58d4      	ldr	r4, [r2, r3]
 800a7a0:	68ba      	ldr	r2, [r7, #8]
 800a7a2:	2384      	movs	r3, #132	@ 0x84
 800a7a4:	009b      	lsls	r3, r3, #2
 800a7a6:	58d3      	ldr	r3, [r2, r3]
 800a7a8:	6878      	ldr	r0, [r7, #4]
 800a7aa:	0022      	movs	r2, r4
 800a7ac:	f002 f9f6 	bl	800cb9c <USBD_LL_Transmit>

    ret = USBD_OK;
 800a7b0:	230f      	movs	r3, #15
 800a7b2:	18fb      	adds	r3, r7, r3
 800a7b4:	2200      	movs	r2, #0
 800a7b6:	701a      	strb	r2, [r3, #0]
  }

  return (uint8_t)ret;
 800a7b8:	230f      	movs	r3, #15
 800a7ba:	18fb      	adds	r3, r7, r3
 800a7bc:	781b      	ldrb	r3, [r3, #0]
}
 800a7be:	0018      	movs	r0, r3
 800a7c0:	46bd      	mov	sp, r7
 800a7c2:	b005      	add	sp, #20
 800a7c4:	bd90      	pop	{r4, r7, pc}
 800a7c6:	46c0      	nop			@ (mov r8, r8)
 800a7c8:	200000af 	.word	0x200000af

0800a7cc <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a7cc:	b580      	push	{r7, lr}
 800a7ce:	b084      	sub	sp, #16
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a7d4:	687a      	ldr	r2, [r7, #4]
 800a7d6:	23b5      	movs	r3, #181	@ 0xb5
 800a7d8:	009b      	lsls	r3, r3, #2
 800a7da:	58d2      	ldr	r2, [r2, r3]
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	32b0      	adds	r2, #176	@ 0xb0
 800a7e0:	0092      	lsls	r2, r2, #2
 800a7e2:	58d3      	ldr	r3, [r2, r3]
 800a7e4:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a7e6:	687a      	ldr	r2, [r7, #4]
 800a7e8:	23b5      	movs	r3, #181	@ 0xb5
 800a7ea:	009b      	lsls	r3, r3, #2
 800a7ec:	58d2      	ldr	r2, [r2, r3]
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	32b0      	adds	r2, #176	@ 0xb0
 800a7f2:	0092      	lsls	r2, r2, #2
 800a7f4:	58d3      	ldr	r3, [r2, r3]
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d101      	bne.n	800a7fe <USBD_CDC_ReceivePacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800a7fa:	2303      	movs	r3, #3
 800a7fc:	e01a      	b.n	800a834 <USBD_CDC_ReceivePacket+0x68>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	7c1b      	ldrb	r3, [r3, #16]
 800a802:	2b00      	cmp	r3, #0
 800a804:	d10b      	bne.n	800a81e <USBD_CDC_ReceivePacket+0x52>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a806:	4b0d      	ldr	r3, [pc, #52]	@ (800a83c <USBD_CDC_ReceivePacket+0x70>)
 800a808:	7819      	ldrb	r1, [r3, #0]
 800a80a:	68fa      	ldr	r2, [r7, #12]
 800a80c:	2381      	movs	r3, #129	@ 0x81
 800a80e:	009b      	lsls	r3, r3, #2
 800a810:	58d2      	ldr	r2, [r2, r3]
 800a812:	2380      	movs	r3, #128	@ 0x80
 800a814:	009b      	lsls	r3, r3, #2
 800a816:	6878      	ldr	r0, [r7, #4]
 800a818:	f002 f9f0 	bl	800cbfc <USBD_LL_PrepareReceive>
 800a81c:	e009      	b.n	800a832 <USBD_CDC_ReceivePacket+0x66>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a81e:	4b07      	ldr	r3, [pc, #28]	@ (800a83c <USBD_CDC_ReceivePacket+0x70>)
 800a820:	7819      	ldrb	r1, [r3, #0]
 800a822:	68fa      	ldr	r2, [r7, #12]
 800a824:	2381      	movs	r3, #129	@ 0x81
 800a826:	009b      	lsls	r3, r3, #2
 800a828:	58d2      	ldr	r2, [r2, r3]
 800a82a:	6878      	ldr	r0, [r7, #4]
 800a82c:	2340      	movs	r3, #64	@ 0x40
 800a82e:	f002 f9e5 	bl	800cbfc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a832:	2300      	movs	r3, #0
}
 800a834:	0018      	movs	r0, r3
 800a836:	46bd      	mov	sp, r7
 800a838:	b004      	add	sp, #16
 800a83a:	bd80      	pop	{r7, pc}
 800a83c:	200000b0 	.word	0x200000b0

0800a840 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a840:	b5b0      	push	{r4, r5, r7, lr}
 800a842:	b086      	sub	sp, #24
 800a844:	af00      	add	r7, sp, #0
 800a846:	60f8      	str	r0, [r7, #12]
 800a848:	60b9      	str	r1, [r7, #8]
 800a84a:	1dfb      	adds	r3, r7, #7
 800a84c:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	2b00      	cmp	r3, #0
 800a852:	d10c      	bne.n	800a86e <USBD_Init+0x2e>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
 800a854:	4b1d      	ldr	r3, [pc, #116]	@ (800a8cc <USBD_Init+0x8c>)
 800a856:	0018      	movs	r0, r3
 800a858:	f002 fb66 	bl	800cf28 <iprintf>
 800a85c:	4b1c      	ldr	r3, [pc, #112]	@ (800a8d0 <USBD_Init+0x90>)
 800a85e:	0018      	movs	r0, r3
 800a860:	f002 fb62 	bl	800cf28 <iprintf>
 800a864:	200a      	movs	r0, #10
 800a866:	f002 fb6f 	bl	800cf48 <putchar>
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a86a:	2303      	movs	r3, #3
 800a86c:	e029      	b.n	800a8c2 <USBD_Init+0x82>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800a86e:	68fa      	ldr	r2, [r7, #12]
 800a870:	23ae      	movs	r3, #174	@ 0xae
 800a872:	009b      	lsls	r3, r3, #2
 800a874:	2100      	movs	r1, #0
 800a876:	50d1      	str	r1, [r2, r3]
  pdev->pUserData[0] = NULL;
 800a878:	68fa      	ldr	r2, [r7, #12]
 800a87a:	23b1      	movs	r3, #177	@ 0xb1
 800a87c:	009b      	lsls	r3, r3, #2
 800a87e:	2100      	movs	r1, #0
 800a880:	50d1      	str	r1, [r2, r3]
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800a882:	68fa      	ldr	r2, [r7, #12]
 800a884:	23b4      	movs	r3, #180	@ 0xb4
 800a886:	009b      	lsls	r3, r3, #2
 800a888:	2100      	movs	r1, #0
 800a88a:	50d1      	str	r1, [r2, r3]

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a88c:	68bb      	ldr	r3, [r7, #8]
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d004      	beq.n	800a89c <USBD_Init+0x5c>
  {
    pdev->pDesc = pdesc;
 800a892:	68fa      	ldr	r2, [r7, #12]
 800a894:	23ad      	movs	r3, #173	@ 0xad
 800a896:	009b      	lsls	r3, r3, #2
 800a898:	68b9      	ldr	r1, [r7, #8]
 800a89a:	50d1      	str	r1, [r2, r3]
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a89c:	68fa      	ldr	r2, [r7, #12]
 800a89e:	23a7      	movs	r3, #167	@ 0xa7
 800a8a0:	009b      	lsls	r3, r3, #2
 800a8a2:	2101      	movs	r1, #1
 800a8a4:	54d1      	strb	r1, [r2, r3]
  pdev->id = id;
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	1dfa      	adds	r2, r7, #7
 800a8aa:	7812      	ldrb	r2, [r2, #0]
 800a8ac:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a8ae:	2517      	movs	r5, #23
 800a8b0:	197c      	adds	r4, r7, r5
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	0018      	movs	r0, r3
 800a8b6:	f001 ffc7 	bl	800c848 <USBD_LL_Init>
 800a8ba:	0003      	movs	r3, r0
 800a8bc:	7023      	strb	r3, [r4, #0]

  return ret;
 800a8be:	197b      	adds	r3, r7, r5
 800a8c0:	781b      	ldrb	r3, [r3, #0]
}
 800a8c2:	0018      	movs	r0, r3
 800a8c4:	46bd      	mov	sp, r7
 800a8c6:	b006      	add	sp, #24
 800a8c8:	bdb0      	pop	{r4, r5, r7, pc}
 800a8ca:	46c0      	nop			@ (mov r8, r8)
 800a8cc:	0800dfbc 	.word	0x0800dfbc
 800a8d0:	0800dfc4 	.word	0x0800dfc4

0800a8d4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a8d4:	b580      	push	{r7, lr}
 800a8d6:	b084      	sub	sp, #16
 800a8d8:	af00      	add	r7, sp, #0
 800a8da:	6078      	str	r0, [r7, #4]
 800a8dc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a8de:	230e      	movs	r3, #14
 800a8e0:	18fb      	adds	r3, r7, r3
 800a8e2:	2200      	movs	r2, #0
 800a8e4:	801a      	strh	r2, [r3, #0]

  if (pclass == NULL)
 800a8e6:	683b      	ldr	r3, [r7, #0]
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d10c      	bne.n	800a906 <USBD_RegisterClass+0x32>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
 800a8ec:	4b1e      	ldr	r3, [pc, #120]	@ (800a968 <USBD_RegisterClass+0x94>)
 800a8ee:	0018      	movs	r0, r3
 800a8f0:	f002 fb1a 	bl	800cf28 <iprintf>
 800a8f4:	4b1d      	ldr	r3, [pc, #116]	@ (800a96c <USBD_RegisterClass+0x98>)
 800a8f6:	0018      	movs	r0, r3
 800a8f8:	f002 fb16 	bl	800cf28 <iprintf>
 800a8fc:	200a      	movs	r0, #10
 800a8fe:	f002 fb23 	bl	800cf48 <putchar>
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a902:	2303      	movs	r3, #3
 800a904:	e02b      	b.n	800a95e <USBD_RegisterClass+0x8a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800a906:	687a      	ldr	r2, [r7, #4]
 800a908:	23ae      	movs	r3, #174	@ 0xae
 800a90a:	009b      	lsls	r3, r3, #2
 800a90c:	6839      	ldr	r1, [r7, #0]
 800a90e:	50d1      	str	r1, [r2, r3]
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800a910:	687a      	ldr	r2, [r7, #4]
 800a912:	23b5      	movs	r3, #181	@ 0xb5
 800a914:	009b      	lsls	r3, r3, #2
 800a916:	58d2      	ldr	r2, [r2, r3]
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	32ae      	adds	r2, #174	@ 0xae
 800a91c:	0092      	lsls	r2, r2, #2
 800a91e:	58d3      	ldr	r3, [r2, r3]
 800a920:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a922:	2b00      	cmp	r3, #0
 800a924:	d011      	beq.n	800a94a <USBD_RegisterClass+0x76>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800a926:	687a      	ldr	r2, [r7, #4]
 800a928:	23b5      	movs	r3, #181	@ 0xb5
 800a92a:	009b      	lsls	r3, r3, #2
 800a92c:	58d2      	ldr	r2, [r2, r3]
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	32ae      	adds	r2, #174	@ 0xae
 800a932:	0092      	lsls	r2, r2, #2
 800a934:	58d3      	ldr	r3, [r2, r3]
 800a936:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a938:	220e      	movs	r2, #14
 800a93a:	18ba      	adds	r2, r7, r2
 800a93c:	0010      	movs	r0, r2
 800a93e:	4798      	blx	r3
 800a940:	0001      	movs	r1, r0
 800a942:	687a      	ldr	r2, [r7, #4]
 800a944:	23b4      	movs	r3, #180	@ 0xb4
 800a946:	009b      	lsls	r3, r3, #2
 800a948:	50d1      	str	r1, [r2, r3]
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800a94a:	687a      	ldr	r2, [r7, #4]
 800a94c:	23b6      	movs	r3, #182	@ 0xb6
 800a94e:	009b      	lsls	r3, r3, #2
 800a950:	58d3      	ldr	r3, [r2, r3]
 800a952:	1c59      	adds	r1, r3, #1
 800a954:	687a      	ldr	r2, [r7, #4]
 800a956:	23b6      	movs	r3, #182	@ 0xb6
 800a958:	009b      	lsls	r3, r3, #2
 800a95a:	50d1      	str	r1, [r2, r3]

  return USBD_OK;
 800a95c:	2300      	movs	r3, #0
}
 800a95e:	0018      	movs	r0, r3
 800a960:	46bd      	mov	sp, r7
 800a962:	b004      	add	sp, #16
 800a964:	bd80      	pop	{r7, pc}
 800a966:	46c0      	nop			@ (mov r8, r8)
 800a968:	0800dfbc 	.word	0x0800dfbc
 800a96c:	0800dfdc 	.word	0x0800dfdc

0800a970 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a970:	b580      	push	{r7, lr}
 800a972:	b082      	sub	sp, #8
 800a974:	af00      	add	r7, sp, #0
 800a976:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	0018      	movs	r0, r3
 800a97c:	f001 ffd6 	bl	800c92c <USBD_LL_Start>
 800a980:	0003      	movs	r3, r0
}
 800a982:	0018      	movs	r0, r3
 800a984:	46bd      	mov	sp, r7
 800a986:	b002      	add	sp, #8
 800a988:	bd80      	pop	{r7, pc}

0800a98a <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800a98a:	b580      	push	{r7, lr}
 800a98c:	b082      	sub	sp, #8
 800a98e:	af00      	add	r7, sp, #0
 800a990:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a992:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800a994:	0018      	movs	r0, r3
 800a996:	46bd      	mov	sp, r7
 800a998:	b002      	add	sp, #8
 800a99a:	bd80      	pop	{r7, pc}

0800a99c <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a99c:	b590      	push	{r4, r7, lr}
 800a99e:	b085      	sub	sp, #20
 800a9a0:	af00      	add	r7, sp, #0
 800a9a2:	6078      	str	r0, [r7, #4]
 800a9a4:	000a      	movs	r2, r1
 800a9a6:	1cfb      	adds	r3, r7, #3
 800a9a8:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a9aa:	210f      	movs	r1, #15
 800a9ac:	187b      	adds	r3, r7, r1
 800a9ae:	2200      	movs	r2, #0
 800a9b0:	701a      	strb	r2, [r3, #0]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a9b2:	687a      	ldr	r2, [r7, #4]
 800a9b4:	23ae      	movs	r3, #174	@ 0xae
 800a9b6:	009b      	lsls	r3, r3, #2
 800a9b8:	58d3      	ldr	r3, [r2, r3]
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d00c      	beq.n	800a9d8 <USBD_SetClassConfig+0x3c>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800a9be:	687a      	ldr	r2, [r7, #4]
 800a9c0:	23ae      	movs	r3, #174	@ 0xae
 800a9c2:	009b      	lsls	r3, r3, #2
 800a9c4:	58d3      	ldr	r3, [r2, r3]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	187c      	adds	r4, r7, r1
 800a9ca:	1cfa      	adds	r2, r7, #3
 800a9cc:	7811      	ldrb	r1, [r2, #0]
 800a9ce:	687a      	ldr	r2, [r7, #4]
 800a9d0:	0010      	movs	r0, r2
 800a9d2:	4798      	blx	r3
 800a9d4:	0003      	movs	r3, r0
 800a9d6:	7023      	strb	r3, [r4, #0]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a9d8:	230f      	movs	r3, #15
 800a9da:	18fb      	adds	r3, r7, r3
 800a9dc:	781b      	ldrb	r3, [r3, #0]
}
 800a9de:	0018      	movs	r0, r3
 800a9e0:	46bd      	mov	sp, r7
 800a9e2:	b005      	add	sp, #20
 800a9e4:	bd90      	pop	{r4, r7, pc}

0800a9e6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a9e6:	b590      	push	{r4, r7, lr}
 800a9e8:	b085      	sub	sp, #20
 800a9ea:	af00      	add	r7, sp, #0
 800a9ec:	6078      	str	r0, [r7, #4]
 800a9ee:	000a      	movs	r2, r1
 800a9f0:	1cfb      	adds	r3, r7, #3
 800a9f2:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a9f4:	240f      	movs	r4, #15
 800a9f6:	193b      	adds	r3, r7, r4
 800a9f8:	2200      	movs	r2, #0
 800a9fa:	701a      	strb	r2, [r3, #0]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800a9fc:	687a      	ldr	r2, [r7, #4]
 800a9fe:	23ae      	movs	r3, #174	@ 0xae
 800aa00:	009b      	lsls	r3, r3, #2
 800aa02:	58d3      	ldr	r3, [r2, r3]
 800aa04:	685b      	ldr	r3, [r3, #4]
 800aa06:	1cfa      	adds	r2, r7, #3
 800aa08:	7811      	ldrb	r1, [r2, #0]
 800aa0a:	687a      	ldr	r2, [r7, #4]
 800aa0c:	0010      	movs	r0, r2
 800aa0e:	4798      	blx	r3
 800aa10:	1e03      	subs	r3, r0, #0
 800aa12:	d002      	beq.n	800aa1a <USBD_ClrClassConfig+0x34>
  {
    ret = USBD_FAIL;
 800aa14:	193b      	adds	r3, r7, r4
 800aa16:	2203      	movs	r2, #3
 800aa18:	701a      	strb	r2, [r3, #0]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800aa1a:	230f      	movs	r3, #15
 800aa1c:	18fb      	adds	r3, r7, r3
 800aa1e:	781b      	ldrb	r3, [r3, #0]
}
 800aa20:	0018      	movs	r0, r3
 800aa22:	46bd      	mov	sp, r7
 800aa24:	b005      	add	sp, #20
 800aa26:	bd90      	pop	{r4, r7, pc}

0800aa28 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800aa28:	b590      	push	{r4, r7, lr}
 800aa2a:	b085      	sub	sp, #20
 800aa2c:	af00      	add	r7, sp, #0
 800aa2e:	6078      	str	r0, [r7, #4]
 800aa30:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	4a30      	ldr	r2, [pc, #192]	@ (800aaf8 <USBD_LL_SetupStage+0xd0>)
 800aa36:	4694      	mov	ip, r2
 800aa38:	4463      	add	r3, ip
 800aa3a:	683a      	ldr	r2, [r7, #0]
 800aa3c:	0011      	movs	r1, r2
 800aa3e:	0018      	movs	r0, r3
 800aa40:	f001 fa5d 	bl	800befe <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800aa44:	687a      	ldr	r2, [r7, #4]
 800aa46:	23a5      	movs	r3, #165	@ 0xa5
 800aa48:	009b      	lsls	r3, r3, #2
 800aa4a:	2101      	movs	r1, #1
 800aa4c:	50d1      	str	r1, [r2, r3]

  pdev->ep0_data_len = pdev->request.wLength;
 800aa4e:	687a      	ldr	r2, [r7, #4]
 800aa50:	23ac      	movs	r3, #172	@ 0xac
 800aa52:	009b      	lsls	r3, r3, #2
 800aa54:	5ad3      	ldrh	r3, [r2, r3]
 800aa56:	0019      	movs	r1, r3
 800aa58:	687a      	ldr	r2, [r7, #4]
 800aa5a:	23a6      	movs	r3, #166	@ 0xa6
 800aa5c:	009b      	lsls	r3, r3, #2
 800aa5e:	50d1      	str	r1, [r2, r3]

  switch (pdev->request.bmRequest & 0x1FU)
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	4a25      	ldr	r2, [pc, #148]	@ (800aaf8 <USBD_LL_SetupStage+0xd0>)
 800aa64:	5c9b      	ldrb	r3, [r3, r2]
 800aa66:	001a      	movs	r2, r3
 800aa68:	231f      	movs	r3, #31
 800aa6a:	4013      	ands	r3, r2
 800aa6c:	2b02      	cmp	r3, #2
 800aa6e:	d01f      	beq.n	800aab0 <USBD_LL_SetupStage+0x88>
 800aa70:	d82b      	bhi.n	800aaca <USBD_LL_SetupStage+0xa2>
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d002      	beq.n	800aa7c <USBD_LL_SetupStage+0x54>
 800aa76:	2b01      	cmp	r3, #1
 800aa78:	d00d      	beq.n	800aa96 <USBD_LL_SetupStage+0x6e>
 800aa7a:	e026      	b.n	800aaca <USBD_LL_SetupStage+0xa2>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	4a1e      	ldr	r2, [pc, #120]	@ (800aaf8 <USBD_LL_SetupStage+0xd0>)
 800aa80:	189a      	adds	r2, r3, r2
 800aa82:	230f      	movs	r3, #15
 800aa84:	18fc      	adds	r4, r7, r3
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	0011      	movs	r1, r2
 800aa8a:	0018      	movs	r0, r3
 800aa8c:	f000 fb5c 	bl	800b148 <USBD_StdDevReq>
 800aa90:	0003      	movs	r3, r0
 800aa92:	7023      	strb	r3, [r4, #0]
      break;
 800aa94:	e029      	b.n	800aaea <USBD_LL_SetupStage+0xc2>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	4a17      	ldr	r2, [pc, #92]	@ (800aaf8 <USBD_LL_SetupStage+0xd0>)
 800aa9a:	189a      	adds	r2, r3, r2
 800aa9c:	230f      	movs	r3, #15
 800aa9e:	18fc      	adds	r4, r7, r3
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	0011      	movs	r1, r2
 800aaa4:	0018      	movs	r0, r3
 800aaa6:	f000 fbcd 	bl	800b244 <USBD_StdItfReq>
 800aaaa:	0003      	movs	r3, r0
 800aaac:	7023      	strb	r3, [r4, #0]
      break;
 800aaae:	e01c      	b.n	800aaea <USBD_LL_SetupStage+0xc2>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	4a11      	ldr	r2, [pc, #68]	@ (800aaf8 <USBD_LL_SetupStage+0xd0>)
 800aab4:	189a      	adds	r2, r3, r2
 800aab6:	230f      	movs	r3, #15
 800aab8:	18fc      	adds	r4, r7, r3
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	0011      	movs	r1, r2
 800aabe:	0018      	movs	r0, r3
 800aac0:	f000 fc4d 	bl	800b35e <USBD_StdEPReq>
 800aac4:	0003      	movs	r3, r0
 800aac6:	7023      	strb	r3, [r4, #0]
      break;
 800aac8:	e00f      	b.n	800aaea <USBD_LL_SetupStage+0xc2>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	4a0a      	ldr	r2, [pc, #40]	@ (800aaf8 <USBD_LL_SetupStage+0xd0>)
 800aace:	5c9b      	ldrb	r3, [r3, r2]
 800aad0:	227f      	movs	r2, #127	@ 0x7f
 800aad2:	4393      	bics	r3, r2
 800aad4:	b2da      	uxtb	r2, r3
 800aad6:	230f      	movs	r3, #15
 800aad8:	18fc      	adds	r4, r7, r3
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	0011      	movs	r1, r2
 800aade:	0018      	movs	r0, r3
 800aae0:	f001 ffab 	bl	800ca3a <USBD_LL_StallEP>
 800aae4:	0003      	movs	r3, r0
 800aae6:	7023      	strb	r3, [r4, #0]
      break;
 800aae8:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800aaea:	230f      	movs	r3, #15
 800aaec:	18fb      	adds	r3, r7, r3
 800aaee:	781b      	ldrb	r3, [r3, #0]
}
 800aaf0:	0018      	movs	r0, r3
 800aaf2:	46bd      	mov	sp, r7
 800aaf4:	b005      	add	sp, #20
 800aaf6:	bd90      	pop	{r4, r7, pc}
 800aaf8:	000002aa 	.word	0x000002aa

0800aafc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800aafc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aafe:	b087      	sub	sp, #28
 800ab00:	af00      	add	r7, sp, #0
 800ab02:	60f8      	str	r0, [r7, #12]
 800ab04:	607a      	str	r2, [r7, #4]
 800ab06:	200b      	movs	r0, #11
 800ab08:	183b      	adds	r3, r7, r0
 800ab0a:	1c0a      	adds	r2, r1, #0
 800ab0c:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800ab0e:	2317      	movs	r3, #23
 800ab10:	18fb      	adds	r3, r7, r3
 800ab12:	2200      	movs	r2, #0
 800ab14:	701a      	strb	r2, [r3, #0]
  uint8_t idx;

  if (epnum == 0U)
 800ab16:	183b      	adds	r3, r7, r0
 800ab18:	781b      	ldrb	r3, [r3, #0]
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d000      	beq.n	800ab20 <USBD_LL_DataOutStage+0x24>
 800ab1e:	e084      	b.n	800ac2a <USBD_LL_DataOutStage+0x12e>
  {
    pep = &pdev->ep_out[0];
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	3355      	adds	r3, #85	@ 0x55
 800ab24:	33ff      	adds	r3, #255	@ 0xff
 800ab26:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ab28:	68fa      	ldr	r2, [r7, #12]
 800ab2a:	23a5      	movs	r3, #165	@ 0xa5
 800ab2c:	009b      	lsls	r3, r3, #2
 800ab2e:	58d3      	ldr	r3, [r2, r3]
 800ab30:	2b03      	cmp	r3, #3
 800ab32:	d000      	beq.n	800ab36 <USBD_LL_DataOutStage+0x3a>
 800ab34:	e0c0      	b.n	800acb8 <USBD_LL_DataOutStage+0x1bc>
    {
      if (pep->rem_length > pep->maxpacket)
 800ab36:	693b      	ldr	r3, [r7, #16]
 800ab38:	689a      	ldr	r2, [r3, #8]
 800ab3a:	693b      	ldr	r3, [r7, #16]
 800ab3c:	68db      	ldr	r3, [r3, #12]
 800ab3e:	429a      	cmp	r2, r3
 800ab40:	d914      	bls.n	800ab6c <USBD_LL_DataOutStage+0x70>
      {
        pep->rem_length -= pep->maxpacket;
 800ab42:	693b      	ldr	r3, [r7, #16]
 800ab44:	689a      	ldr	r2, [r3, #8]
 800ab46:	693b      	ldr	r3, [r7, #16]
 800ab48:	68db      	ldr	r3, [r3, #12]
 800ab4a:	1ad2      	subs	r2, r2, r3
 800ab4c:	693b      	ldr	r3, [r7, #16]
 800ab4e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800ab50:	693b      	ldr	r3, [r7, #16]
 800ab52:	68d9      	ldr	r1, [r3, #12]
 800ab54:	693b      	ldr	r3, [r7, #16]
 800ab56:	689a      	ldr	r2, [r3, #8]
 800ab58:	000b      	movs	r3, r1
 800ab5a:	4293      	cmp	r3, r2
 800ab5c:	d900      	bls.n	800ab60 <USBD_LL_DataOutStage+0x64>
 800ab5e:	0013      	movs	r3, r2
 800ab60:	6879      	ldr	r1, [r7, #4]
 800ab62:	68f8      	ldr	r0, [r7, #12]
 800ab64:	001a      	movs	r2, r3
 800ab66:	f001 fadc 	bl	800c122 <USBD_CtlContinueRx>
 800ab6a:	e0a5      	b.n	800acb8 <USBD_LL_DataOutStage+0x1bc>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	4a55      	ldr	r2, [pc, #340]	@ (800acc4 <USBD_LL_DataOutStage+0x1c8>)
 800ab70:	5c9b      	ldrb	r3, [r3, r2]
 800ab72:	001a      	movs	r2, r3
 800ab74:	231f      	movs	r3, #31
 800ab76:	4013      	ands	r3, r2
 800ab78:	2b02      	cmp	r3, #2
 800ab7a:	d018      	beq.n	800abae <USBD_LL_DataOutStage+0xb2>
 800ab7c:	d825      	bhi.n	800abca <USBD_LL_DataOutStage+0xce>
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d002      	beq.n	800ab88 <USBD_LL_DataOutStage+0x8c>
 800ab82:	2b01      	cmp	r3, #1
 800ab84:	d005      	beq.n	800ab92 <USBD_LL_DataOutStage+0x96>
 800ab86:	e020      	b.n	800abca <USBD_LL_DataOutStage+0xce>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800ab88:	2316      	movs	r3, #22
 800ab8a:	18fb      	adds	r3, r7, r3
 800ab8c:	2200      	movs	r2, #0
 800ab8e:	701a      	strb	r2, [r3, #0]
            break;
 800ab90:	e020      	b.n	800abd4 <USBD_LL_DataOutStage+0xd8>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	4a4c      	ldr	r2, [pc, #304]	@ (800acc8 <USBD_LL_DataOutStage+0x1cc>)
 800ab96:	5a9b      	ldrh	r3, [r3, r2]
 800ab98:	b2da      	uxtb	r2, r3
 800ab9a:	2316      	movs	r3, #22
 800ab9c:	18fc      	adds	r4, r7, r3
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	0011      	movs	r1, r2
 800aba2:	0018      	movs	r0, r3
 800aba4:	f000 fa31 	bl	800b00a <USBD_CoreFindIF>
 800aba8:	0003      	movs	r3, r0
 800abaa:	7023      	strb	r3, [r4, #0]
            break;
 800abac:	e012      	b.n	800abd4 <USBD_LL_DataOutStage+0xd8>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	4a45      	ldr	r2, [pc, #276]	@ (800acc8 <USBD_LL_DataOutStage+0x1cc>)
 800abb2:	5a9b      	ldrh	r3, [r3, r2]
 800abb4:	b2da      	uxtb	r2, r3
 800abb6:	2316      	movs	r3, #22
 800abb8:	18fc      	adds	r4, r7, r3
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	0011      	movs	r1, r2
 800abbe:	0018      	movs	r0, r3
 800abc0:	f000 fa2f 	bl	800b022 <USBD_CoreFindEP>
 800abc4:	0003      	movs	r3, r0
 800abc6:	7023      	strb	r3, [r4, #0]
            break;
 800abc8:	e004      	b.n	800abd4 <USBD_LL_DataOutStage+0xd8>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800abca:	2316      	movs	r3, #22
 800abcc:	18fb      	adds	r3, r7, r3
 800abce:	2200      	movs	r2, #0
 800abd0:	701a      	strb	r2, [r3, #0]
            break;
 800abd2:	46c0      	nop			@ (mov r8, r8)
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800abd4:	2116      	movs	r1, #22
 800abd6:	187b      	adds	r3, r7, r1
 800abd8:	781b      	ldrb	r3, [r3, #0]
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d120      	bne.n	800ac20 <USBD_LL_DataOutStage+0x124>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800abde:	68fa      	ldr	r2, [r7, #12]
 800abe0:	23a7      	movs	r3, #167	@ 0xa7
 800abe2:	009b      	lsls	r3, r3, #2
 800abe4:	5cd3      	ldrb	r3, [r2, r3]
 800abe6:	b2db      	uxtb	r3, r3
 800abe8:	2b03      	cmp	r3, #3
 800abea:	d119      	bne.n	800ac20 <USBD_LL_DataOutStage+0x124>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800abec:	187b      	adds	r3, r7, r1
 800abee:	781a      	ldrb	r2, [r3, #0]
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	32ae      	adds	r2, #174	@ 0xae
 800abf4:	0092      	lsls	r2, r2, #2
 800abf6:	58d3      	ldr	r3, [r2, r3]
 800abf8:	691b      	ldr	r3, [r3, #16]
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d010      	beq.n	800ac20 <USBD_LL_DataOutStage+0x124>
            {
              pdev->classId = idx;
 800abfe:	0008      	movs	r0, r1
 800ac00:	187b      	adds	r3, r7, r1
 800ac02:	7819      	ldrb	r1, [r3, #0]
 800ac04:	68fa      	ldr	r2, [r7, #12]
 800ac06:	23b5      	movs	r3, #181	@ 0xb5
 800ac08:	009b      	lsls	r3, r3, #2
 800ac0a:	50d1      	str	r1, [r2, r3]
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800ac0c:	183b      	adds	r3, r7, r0
 800ac0e:	781a      	ldrb	r2, [r3, #0]
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	32ae      	adds	r2, #174	@ 0xae
 800ac14:	0092      	lsls	r2, r2, #2
 800ac16:	58d3      	ldr	r3, [r2, r3]
 800ac18:	691b      	ldr	r3, [r3, #16]
 800ac1a:	68fa      	ldr	r2, [r7, #12]
 800ac1c:	0010      	movs	r0, r2
 800ac1e:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	0018      	movs	r0, r3
 800ac24:	f001 fa8e 	bl	800c144 <USBD_CtlSendStatus>
 800ac28:	e046      	b.n	800acb8 <USBD_LL_DataOutStage+0x1bc>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800ac2a:	260b      	movs	r6, #11
 800ac2c:	19bb      	adds	r3, r7, r6
 800ac2e:	781b      	ldrb	r3, [r3, #0]
 800ac30:	227f      	movs	r2, #127	@ 0x7f
 800ac32:	4013      	ands	r3, r2
 800ac34:	b2da      	uxtb	r2, r3
 800ac36:	2516      	movs	r5, #22
 800ac38:	197c      	adds	r4, r7, r5
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	0011      	movs	r1, r2
 800ac3e:	0018      	movs	r0, r3
 800ac40:	f000 f9ef 	bl	800b022 <USBD_CoreFindEP>
 800ac44:	0003      	movs	r3, r0
 800ac46:	7023      	strb	r3, [r4, #0]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ac48:	0029      	movs	r1, r5
 800ac4a:	187b      	adds	r3, r7, r1
 800ac4c:	781b      	ldrb	r3, [r3, #0]
 800ac4e:	2bff      	cmp	r3, #255	@ 0xff
 800ac50:	d032      	beq.n	800acb8 <USBD_LL_DataOutStage+0x1bc>
 800ac52:	187b      	adds	r3, r7, r1
 800ac54:	781b      	ldrb	r3, [r3, #0]
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d12e      	bne.n	800acb8 <USBD_LL_DataOutStage+0x1bc>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ac5a:	68fa      	ldr	r2, [r7, #12]
 800ac5c:	23a7      	movs	r3, #167	@ 0xa7
 800ac5e:	009b      	lsls	r3, r3, #2
 800ac60:	5cd3      	ldrb	r3, [r2, r3]
 800ac62:	b2db      	uxtb	r3, r3
 800ac64:	2b03      	cmp	r3, #3
 800ac66:	d11f      	bne.n	800aca8 <USBD_LL_DataOutStage+0x1ac>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800ac68:	187b      	adds	r3, r7, r1
 800ac6a:	781a      	ldrb	r2, [r3, #0]
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	32ae      	adds	r2, #174	@ 0xae
 800ac70:	0092      	lsls	r2, r2, #2
 800ac72:	58d3      	ldr	r3, [r2, r3]
 800ac74:	699b      	ldr	r3, [r3, #24]
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d016      	beq.n	800aca8 <USBD_LL_DataOutStage+0x1ac>
        {
          pdev->classId = idx;
 800ac7a:	0008      	movs	r0, r1
 800ac7c:	187b      	adds	r3, r7, r1
 800ac7e:	7819      	ldrb	r1, [r3, #0]
 800ac80:	68fa      	ldr	r2, [r7, #12]
 800ac82:	23b5      	movs	r3, #181	@ 0xb5
 800ac84:	009b      	lsls	r3, r3, #2
 800ac86:	50d1      	str	r1, [r2, r3]
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800ac88:	183b      	adds	r3, r7, r0
 800ac8a:	781a      	ldrb	r2, [r3, #0]
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	32ae      	adds	r2, #174	@ 0xae
 800ac90:	0092      	lsls	r2, r2, #2
 800ac92:	58d3      	ldr	r3, [r2, r3]
 800ac94:	699b      	ldr	r3, [r3, #24]
 800ac96:	2217      	movs	r2, #23
 800ac98:	18bc      	adds	r4, r7, r2
 800ac9a:	19ba      	adds	r2, r7, r6
 800ac9c:	7811      	ldrb	r1, [r2, #0]
 800ac9e:	68fa      	ldr	r2, [r7, #12]
 800aca0:	0010      	movs	r0, r2
 800aca2:	4798      	blx	r3
 800aca4:	0003      	movs	r3, r0
 800aca6:	7023      	strb	r3, [r4, #0]
        }
      }
      if (ret != USBD_OK)
 800aca8:	2217      	movs	r2, #23
 800acaa:	18bb      	adds	r3, r7, r2
 800acac:	781b      	ldrb	r3, [r3, #0]
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d002      	beq.n	800acb8 <USBD_LL_DataOutStage+0x1bc>
      {
        return ret;
 800acb2:	18bb      	adds	r3, r7, r2
 800acb4:	781b      	ldrb	r3, [r3, #0]
 800acb6:	e000      	b.n	800acba <USBD_LL_DataOutStage+0x1be>
      }
    }
  }

  return USBD_OK;
 800acb8:	2300      	movs	r3, #0
}
 800acba:	0018      	movs	r0, r3
 800acbc:	46bd      	mov	sp, r7
 800acbe:	b007      	add	sp, #28
 800acc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800acc2:	46c0      	nop			@ (mov r8, r8)
 800acc4:	000002aa 	.word	0x000002aa
 800acc8:	000002ae 	.word	0x000002ae

0800accc <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800accc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800acce:	b087      	sub	sp, #28
 800acd0:	af00      	add	r7, sp, #0
 800acd2:	60f8      	str	r0, [r7, #12]
 800acd4:	607a      	str	r2, [r7, #4]
 800acd6:	200b      	movs	r0, #11
 800acd8:	183b      	adds	r3, r7, r0
 800acda:	1c0a      	adds	r2, r1, #0
 800acdc:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800acde:	183b      	adds	r3, r7, r0
 800ace0:	781b      	ldrb	r3, [r3, #0]
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d000      	beq.n	800ace8 <USBD_LL_DataInStage+0x1c>
 800ace6:	e07d      	b.n	800ade4 <USBD_LL_DataInStage+0x118>
  {
    pep = &pdev->ep_in[0];
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	3314      	adds	r3, #20
 800acec:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800acee:	68fa      	ldr	r2, [r7, #12]
 800acf0:	23a5      	movs	r3, #165	@ 0xa5
 800acf2:	009b      	lsls	r3, r3, #2
 800acf4:	58d3      	ldr	r3, [r2, r3]
 800acf6:	2b02      	cmp	r3, #2
 800acf8:	d164      	bne.n	800adc4 <USBD_LL_DataInStage+0xf8>
    {
      if (pep->rem_length > pep->maxpacket)
 800acfa:	693b      	ldr	r3, [r7, #16]
 800acfc:	689a      	ldr	r2, [r3, #8]
 800acfe:	693b      	ldr	r3, [r7, #16]
 800ad00:	68db      	ldr	r3, [r3, #12]
 800ad02:	429a      	cmp	r2, r3
 800ad04:	d914      	bls.n	800ad30 <USBD_LL_DataInStage+0x64>
      {
        pep->rem_length -= pep->maxpacket;
 800ad06:	693b      	ldr	r3, [r7, #16]
 800ad08:	689a      	ldr	r2, [r3, #8]
 800ad0a:	693b      	ldr	r3, [r7, #16]
 800ad0c:	68db      	ldr	r3, [r3, #12]
 800ad0e:	1ad2      	subs	r2, r2, r3
 800ad10:	693b      	ldr	r3, [r7, #16]
 800ad12:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800ad14:	693b      	ldr	r3, [r7, #16]
 800ad16:	689a      	ldr	r2, [r3, #8]
 800ad18:	6879      	ldr	r1, [r7, #4]
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	0018      	movs	r0, r3
 800ad1e:	f001 f9cf 	bl	800c0c0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ad22:	68f8      	ldr	r0, [r7, #12]
 800ad24:	2300      	movs	r3, #0
 800ad26:	2200      	movs	r2, #0
 800ad28:	2100      	movs	r1, #0
 800ad2a:	f001 ff67 	bl	800cbfc <USBD_LL_PrepareReceive>
 800ad2e:	e049      	b.n	800adc4 <USBD_LL_DataInStage+0xf8>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800ad30:	693b      	ldr	r3, [r7, #16]
 800ad32:	68da      	ldr	r2, [r3, #12]
 800ad34:	693b      	ldr	r3, [r7, #16]
 800ad36:	689b      	ldr	r3, [r3, #8]
 800ad38:	429a      	cmp	r2, r3
 800ad3a:	d11f      	bne.n	800ad7c <USBD_LL_DataInStage+0xb0>
            (pep->total_length >= pep->maxpacket) &&
 800ad3c:	693b      	ldr	r3, [r7, #16]
 800ad3e:	685a      	ldr	r2, [r3, #4]
 800ad40:	693b      	ldr	r3, [r7, #16]
 800ad42:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800ad44:	429a      	cmp	r2, r3
 800ad46:	d319      	bcc.n	800ad7c <USBD_LL_DataInStage+0xb0>
            (pep->total_length < pdev->ep0_data_len))
 800ad48:	693b      	ldr	r3, [r7, #16]
 800ad4a:	685a      	ldr	r2, [r3, #4]
 800ad4c:	68f9      	ldr	r1, [r7, #12]
 800ad4e:	23a6      	movs	r3, #166	@ 0xa6
 800ad50:	009b      	lsls	r3, r3, #2
 800ad52:	58cb      	ldr	r3, [r1, r3]
            (pep->total_length >= pep->maxpacket) &&
 800ad54:	429a      	cmp	r2, r3
 800ad56:	d211      	bcs.n	800ad7c <USBD_LL_DataInStage+0xb0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	2200      	movs	r2, #0
 800ad5c:	2100      	movs	r1, #0
 800ad5e:	0018      	movs	r0, r3
 800ad60:	f001 f9ae 	bl	800c0c0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ad64:	68fa      	ldr	r2, [r7, #12]
 800ad66:	23a6      	movs	r3, #166	@ 0xa6
 800ad68:	009b      	lsls	r3, r3, #2
 800ad6a:	2100      	movs	r1, #0
 800ad6c:	50d1      	str	r1, [r2, r3]

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ad6e:	68f8      	ldr	r0, [r7, #12]
 800ad70:	2300      	movs	r3, #0
 800ad72:	2200      	movs	r2, #0
 800ad74:	2100      	movs	r1, #0
 800ad76:	f001 ff41 	bl	800cbfc <USBD_LL_PrepareReceive>
 800ad7a:	e023      	b.n	800adc4 <USBD_LL_DataInStage+0xf8>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad7c:	68fa      	ldr	r2, [r7, #12]
 800ad7e:	23a7      	movs	r3, #167	@ 0xa7
 800ad80:	009b      	lsls	r3, r3, #2
 800ad82:	5cd3      	ldrb	r3, [r2, r3]
 800ad84:	b2db      	uxtb	r3, r3
 800ad86:	2b03      	cmp	r3, #3
 800ad88:	d113      	bne.n	800adb2 <USBD_LL_DataInStage+0xe6>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800ad8a:	68fa      	ldr	r2, [r7, #12]
 800ad8c:	23ae      	movs	r3, #174	@ 0xae
 800ad8e:	009b      	lsls	r3, r3, #2
 800ad90:	58d3      	ldr	r3, [r2, r3]
 800ad92:	68db      	ldr	r3, [r3, #12]
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d00c      	beq.n	800adb2 <USBD_LL_DataInStage+0xe6>
            {
              pdev->classId = 0U;
 800ad98:	68fa      	ldr	r2, [r7, #12]
 800ad9a:	23b5      	movs	r3, #181	@ 0xb5
 800ad9c:	009b      	lsls	r3, r3, #2
 800ad9e:	2100      	movs	r1, #0
 800ada0:	50d1      	str	r1, [r2, r3]
              pdev->pClass[0]->EP0_TxSent(pdev);
 800ada2:	68fa      	ldr	r2, [r7, #12]
 800ada4:	23ae      	movs	r3, #174	@ 0xae
 800ada6:	009b      	lsls	r3, r3, #2
 800ada8:	58d3      	ldr	r3, [r2, r3]
 800adaa:	68db      	ldr	r3, [r3, #12]
 800adac:	68fa      	ldr	r2, [r7, #12]
 800adae:	0010      	movs	r0, r2
 800adb0:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	2180      	movs	r1, #128	@ 0x80
 800adb6:	0018      	movs	r0, r3
 800adb8:	f001 fe3f 	bl	800ca3a <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	0018      	movs	r0, r3
 800adc0:	f001 f9d4 	bl	800c16c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800adc4:	68fa      	ldr	r2, [r7, #12]
 800adc6:	23a8      	movs	r3, #168	@ 0xa8
 800adc8:	009b      	lsls	r3, r3, #2
 800adca:	5cd3      	ldrb	r3, [r2, r3]
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d050      	beq.n	800ae72 <USBD_LL_DataInStage+0x1a6>
    {
      (void)USBD_RunTestMode(pdev);
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	0018      	movs	r0, r3
 800add4:	f7ff fdd9 	bl	800a98a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800add8:	68fa      	ldr	r2, [r7, #12]
 800adda:	23a8      	movs	r3, #168	@ 0xa8
 800addc:	009b      	lsls	r3, r3, #2
 800adde:	2100      	movs	r1, #0
 800ade0:	54d1      	strb	r1, [r2, r3]
 800ade2:	e046      	b.n	800ae72 <USBD_LL_DataInStage+0x1a6>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800ade4:	260b      	movs	r6, #11
 800ade6:	19bb      	adds	r3, r7, r6
 800ade8:	781b      	ldrb	r3, [r3, #0]
 800adea:	2280      	movs	r2, #128	@ 0x80
 800adec:	4252      	negs	r2, r2
 800adee:	4313      	orrs	r3, r2
 800adf0:	b2da      	uxtb	r2, r3
 800adf2:	2517      	movs	r5, #23
 800adf4:	197c      	adds	r4, r7, r5
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	0011      	movs	r1, r2
 800adfa:	0018      	movs	r0, r3
 800adfc:	f000 f911 	bl	800b022 <USBD_CoreFindEP>
 800ae00:	0003      	movs	r3, r0
 800ae02:	7023      	strb	r3, [r4, #0]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ae04:	0029      	movs	r1, r5
 800ae06:	187b      	adds	r3, r7, r1
 800ae08:	781b      	ldrb	r3, [r3, #0]
 800ae0a:	2bff      	cmp	r3, #255	@ 0xff
 800ae0c:	d031      	beq.n	800ae72 <USBD_LL_DataInStage+0x1a6>
 800ae0e:	187b      	adds	r3, r7, r1
 800ae10:	781b      	ldrb	r3, [r3, #0]
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d12d      	bne.n	800ae72 <USBD_LL_DataInStage+0x1a6>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ae16:	68fa      	ldr	r2, [r7, #12]
 800ae18:	23a7      	movs	r3, #167	@ 0xa7
 800ae1a:	009b      	lsls	r3, r3, #2
 800ae1c:	5cd3      	ldrb	r3, [r2, r3]
 800ae1e:	b2db      	uxtb	r3, r3
 800ae20:	2b03      	cmp	r3, #3
 800ae22:	d126      	bne.n	800ae72 <USBD_LL_DataInStage+0x1a6>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800ae24:	187b      	adds	r3, r7, r1
 800ae26:	781a      	ldrb	r2, [r3, #0]
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	32ae      	adds	r2, #174	@ 0xae
 800ae2c:	0092      	lsls	r2, r2, #2
 800ae2e:	58d3      	ldr	r3, [r2, r3]
 800ae30:	695b      	ldr	r3, [r3, #20]
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d01d      	beq.n	800ae72 <USBD_LL_DataInStage+0x1a6>
        {
          pdev->classId = idx;
 800ae36:	0008      	movs	r0, r1
 800ae38:	187b      	adds	r3, r7, r1
 800ae3a:	7819      	ldrb	r1, [r3, #0]
 800ae3c:	68fa      	ldr	r2, [r7, #12]
 800ae3e:	23b5      	movs	r3, #181	@ 0xb5
 800ae40:	009b      	lsls	r3, r3, #2
 800ae42:	50d1      	str	r1, [r2, r3]
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800ae44:	183b      	adds	r3, r7, r0
 800ae46:	781a      	ldrb	r2, [r3, #0]
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	32ae      	adds	r2, #174	@ 0xae
 800ae4c:	0092      	lsls	r2, r2, #2
 800ae4e:	58d3      	ldr	r3, [r2, r3]
 800ae50:	695b      	ldr	r3, [r3, #20]
 800ae52:	2516      	movs	r5, #22
 800ae54:	197c      	adds	r4, r7, r5
 800ae56:	19ba      	adds	r2, r7, r6
 800ae58:	7811      	ldrb	r1, [r2, #0]
 800ae5a:	68fa      	ldr	r2, [r7, #12]
 800ae5c:	0010      	movs	r0, r2
 800ae5e:	4798      	blx	r3
 800ae60:	0003      	movs	r3, r0
 800ae62:	7023      	strb	r3, [r4, #0]

          if (ret != USBD_OK)
 800ae64:	197b      	adds	r3, r7, r5
 800ae66:	781b      	ldrb	r3, [r3, #0]
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d002      	beq.n	800ae72 <USBD_LL_DataInStage+0x1a6>
          {
            return ret;
 800ae6c:	197b      	adds	r3, r7, r5
 800ae6e:	781b      	ldrb	r3, [r3, #0]
 800ae70:	e000      	b.n	800ae74 <USBD_LL_DataInStage+0x1a8>
        }
      }
    }
  }

  return USBD_OK;
 800ae72:	2300      	movs	r3, #0
}
 800ae74:	0018      	movs	r0, r3
 800ae76:	46bd      	mov	sp, r7
 800ae78:	b007      	add	sp, #28
 800ae7a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ae7c <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800ae7c:	b590      	push	{r4, r7, lr}
 800ae7e:	b085      	sub	sp, #20
 800ae80:	af00      	add	r7, sp, #0
 800ae82:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800ae84:	240f      	movs	r4, #15
 800ae86:	193b      	adds	r3, r7, r4
 800ae88:	2200      	movs	r2, #0
 800ae8a:	701a      	strb	r2, [r3, #0]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ae8c:	687a      	ldr	r2, [r7, #4]
 800ae8e:	23a7      	movs	r3, #167	@ 0xa7
 800ae90:	009b      	lsls	r3, r3, #2
 800ae92:	2101      	movs	r1, #1
 800ae94:	54d1      	strb	r1, [r2, r3]
  pdev->ep0_state = USBD_EP0_IDLE;
 800ae96:	687a      	ldr	r2, [r7, #4]
 800ae98:	23a5      	movs	r3, #165	@ 0xa5
 800ae9a:	009b      	lsls	r3, r3, #2
 800ae9c:	2100      	movs	r1, #0
 800ae9e:	50d1      	str	r1, [r2, r3]
  pdev->dev_config = 0U;
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	2200      	movs	r2, #0
 800aea4:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800aea6:	687a      	ldr	r2, [r7, #4]
 800aea8:	23a9      	movs	r3, #169	@ 0xa9
 800aeaa:	009b      	lsls	r3, r3, #2
 800aeac:	2100      	movs	r1, #0
 800aeae:	50d1      	str	r1, [r2, r3]
  pdev->dev_test_mode = 0U;
 800aeb0:	687a      	ldr	r2, [r7, #4]
 800aeb2:	23a8      	movs	r3, #168	@ 0xa8
 800aeb4:	009b      	lsls	r3, r3, #2
 800aeb6:	2100      	movs	r1, #0
 800aeb8:	54d1      	strb	r1, [r2, r3]
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800aeba:	687a      	ldr	r2, [r7, #4]
 800aebc:	23ae      	movs	r3, #174	@ 0xae
 800aebe:	009b      	lsls	r3, r3, #2
 800aec0:	58d3      	ldr	r3, [r2, r3]
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d016      	beq.n	800aef4 <USBD_LL_Reset+0x78>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800aec6:	687a      	ldr	r2, [r7, #4]
 800aec8:	23ae      	movs	r3, #174	@ 0xae
 800aeca:	009b      	lsls	r3, r3, #2
 800aecc:	58d3      	ldr	r3, [r2, r3]
 800aece:	685b      	ldr	r3, [r3, #4]
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d00f      	beq.n	800aef4 <USBD_LL_Reset+0x78>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800aed4:	687a      	ldr	r2, [r7, #4]
 800aed6:	23ae      	movs	r3, #174	@ 0xae
 800aed8:	009b      	lsls	r3, r3, #2
 800aeda:	58d3      	ldr	r3, [r2, r3]
 800aedc:	685a      	ldr	r2, [r3, #4]
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	685b      	ldr	r3, [r3, #4]
 800aee2:	b2d9      	uxtb	r1, r3
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	0018      	movs	r0, r3
 800aee8:	4790      	blx	r2
 800aeea:	1e03      	subs	r3, r0, #0
 800aeec:	d002      	beq.n	800aef4 <USBD_LL_Reset+0x78>
      {
        ret = USBD_FAIL;
 800aeee:	193b      	adds	r3, r7, r4
 800aef0:	2203      	movs	r2, #3
 800aef2:	701a      	strb	r2, [r3, #0]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800aef4:	6878      	ldr	r0, [r7, #4]
 800aef6:	2340      	movs	r3, #64	@ 0x40
 800aef8:	2200      	movs	r2, #0
 800aefa:	2100      	movs	r1, #0
 800aefc:	f001 fd3b 	bl	800c976 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800af00:	687a      	ldr	r2, [r7, #4]
 800af02:	23b2      	movs	r3, #178	@ 0xb2
 800af04:	005b      	lsls	r3, r3, #1
 800af06:	2101      	movs	r1, #1
 800af08:	52d1      	strh	r1, [r2, r3]

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800af0a:	687a      	ldr	r2, [r7, #4]
 800af0c:	23b0      	movs	r3, #176	@ 0xb0
 800af0e:	005b      	lsls	r3, r3, #1
 800af10:	2140      	movs	r1, #64	@ 0x40
 800af12:	50d1      	str	r1, [r2, r3]

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800af14:	6878      	ldr	r0, [r7, #4]
 800af16:	2340      	movs	r3, #64	@ 0x40
 800af18:	2200      	movs	r2, #0
 800af1a:	2180      	movs	r1, #128	@ 0x80
 800af1c:	f001 fd2b 	bl	800c976 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	2201      	movs	r2, #1
 800af24:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	2240      	movs	r2, #64	@ 0x40
 800af2a:	621a      	str	r2, [r3, #32]

  return ret;
 800af2c:	230f      	movs	r3, #15
 800af2e:	18fb      	adds	r3, r7, r3
 800af30:	781b      	ldrb	r3, [r3, #0]
}
 800af32:	0018      	movs	r0, r3
 800af34:	46bd      	mov	sp, r7
 800af36:	b005      	add	sp, #20
 800af38:	bd90      	pop	{r4, r7, pc}

0800af3a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800af3a:	b580      	push	{r7, lr}
 800af3c:	b082      	sub	sp, #8
 800af3e:	af00      	add	r7, sp, #0
 800af40:	6078      	str	r0, [r7, #4]
 800af42:	000a      	movs	r2, r1
 800af44:	1cfb      	adds	r3, r7, #3
 800af46:	701a      	strb	r2, [r3, #0]
  pdev->dev_speed = speed;
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	1cfa      	adds	r2, r7, #3
 800af4c:	7812      	ldrb	r2, [r2, #0]
 800af4e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800af50:	2300      	movs	r3, #0
}
 800af52:	0018      	movs	r0, r3
 800af54:	46bd      	mov	sp, r7
 800af56:	b002      	add	sp, #8
 800af58:	bd80      	pop	{r7, pc}
	...

0800af5c <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800af5c:	b580      	push	{r7, lr}
 800af5e:	b082      	sub	sp, #8
 800af60:	af00      	add	r7, sp, #0
 800af62:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800af64:	687a      	ldr	r2, [r7, #4]
 800af66:	23a7      	movs	r3, #167	@ 0xa7
 800af68:	009b      	lsls	r3, r3, #2
 800af6a:	5cd3      	ldrb	r3, [r2, r3]
 800af6c:	b2d9      	uxtb	r1, r3
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	4a05      	ldr	r2, [pc, #20]	@ (800af88 <USBD_LL_Suspend+0x2c>)
 800af72:	5499      	strb	r1, [r3, r2]
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800af74:	687a      	ldr	r2, [r7, #4]
 800af76:	23a7      	movs	r3, #167	@ 0xa7
 800af78:	009b      	lsls	r3, r3, #2
 800af7a:	2104      	movs	r1, #4
 800af7c:	54d1      	strb	r1, [r2, r3]

  return USBD_OK;
 800af7e:	2300      	movs	r3, #0
}
 800af80:	0018      	movs	r0, r3
 800af82:	46bd      	mov	sp, r7
 800af84:	b002      	add	sp, #8
 800af86:	bd80      	pop	{r7, pc}
 800af88:	0000029d 	.word	0x0000029d

0800af8c <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800af8c:	b580      	push	{r7, lr}
 800af8e:	b082      	sub	sp, #8
 800af90:	af00      	add	r7, sp, #0
 800af92:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800af94:	687a      	ldr	r2, [r7, #4]
 800af96:	23a7      	movs	r3, #167	@ 0xa7
 800af98:	009b      	lsls	r3, r3, #2
 800af9a:	5cd3      	ldrb	r3, [r2, r3]
 800af9c:	b2db      	uxtb	r3, r3
 800af9e:	2b04      	cmp	r3, #4
 800afa0:	d107      	bne.n	800afb2 <USBD_LL_Resume+0x26>
  {
    pdev->dev_state = pdev->dev_old_state;
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	4a05      	ldr	r2, [pc, #20]	@ (800afbc <USBD_LL_Resume+0x30>)
 800afa6:	5c9b      	ldrb	r3, [r3, r2]
 800afa8:	b2d9      	uxtb	r1, r3
 800afaa:	687a      	ldr	r2, [r7, #4]
 800afac:	23a7      	movs	r3, #167	@ 0xa7
 800afae:	009b      	lsls	r3, r3, #2
 800afb0:	54d1      	strb	r1, [r2, r3]
  }

  return USBD_OK;
 800afb2:	2300      	movs	r3, #0
}
 800afb4:	0018      	movs	r0, r3
 800afb6:	46bd      	mov	sp, r7
 800afb8:	b002      	add	sp, #8
 800afba:	bd80      	pop	{r7, pc}
 800afbc:	0000029d 	.word	0x0000029d

0800afc0 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800afc0:	b580      	push	{r7, lr}
 800afc2:	b082      	sub	sp, #8
 800afc4:	af00      	add	r7, sp, #0
 800afc6:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800afc8:	687a      	ldr	r2, [r7, #4]
 800afca:	23a7      	movs	r3, #167	@ 0xa7
 800afcc:	009b      	lsls	r3, r3, #2
 800afce:	5cd3      	ldrb	r3, [r2, r3]
 800afd0:	b2db      	uxtb	r3, r3
 800afd2:	2b03      	cmp	r3, #3
 800afd4:	d114      	bne.n	800b000 <USBD_LL_SOF+0x40>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800afd6:	687a      	ldr	r2, [r7, #4]
 800afd8:	23ae      	movs	r3, #174	@ 0xae
 800afda:	009b      	lsls	r3, r3, #2
 800afdc:	58d3      	ldr	r3, [r2, r3]
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d00e      	beq.n	800b000 <USBD_LL_SOF+0x40>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800afe2:	687a      	ldr	r2, [r7, #4]
 800afe4:	23ae      	movs	r3, #174	@ 0xae
 800afe6:	009b      	lsls	r3, r3, #2
 800afe8:	58d3      	ldr	r3, [r2, r3]
 800afea:	69db      	ldr	r3, [r3, #28]
 800afec:	2b00      	cmp	r3, #0
 800afee:	d007      	beq.n	800b000 <USBD_LL_SOF+0x40>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800aff0:	687a      	ldr	r2, [r7, #4]
 800aff2:	23ae      	movs	r3, #174	@ 0xae
 800aff4:	009b      	lsls	r3, r3, #2
 800aff6:	58d3      	ldr	r3, [r2, r3]
 800aff8:	69db      	ldr	r3, [r3, #28]
 800affa:	687a      	ldr	r2, [r7, #4]
 800affc:	0010      	movs	r0, r2
 800affe:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800b000:	2300      	movs	r3, #0
}
 800b002:	0018      	movs	r0, r3
 800b004:	46bd      	mov	sp, r7
 800b006:	b002      	add	sp, #8
 800b008:	bd80      	pop	{r7, pc}

0800b00a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b00a:	b580      	push	{r7, lr}
 800b00c:	b082      	sub	sp, #8
 800b00e:	af00      	add	r7, sp, #0
 800b010:	6078      	str	r0, [r7, #4]
 800b012:	000a      	movs	r2, r1
 800b014:	1cfb      	adds	r3, r7, #3
 800b016:	701a      	strb	r2, [r3, #0]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b018:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b01a:	0018      	movs	r0, r3
 800b01c:	46bd      	mov	sp, r7
 800b01e:	b002      	add	sp, #8
 800b020:	bd80      	pop	{r7, pc}

0800b022 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b022:	b580      	push	{r7, lr}
 800b024:	b082      	sub	sp, #8
 800b026:	af00      	add	r7, sp, #0
 800b028:	6078      	str	r0, [r7, #4]
 800b02a:	000a      	movs	r2, r1
 800b02c:	1cfb      	adds	r3, r7, #3
 800b02e:	701a      	strb	r2, [r3, #0]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b030:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b032:	0018      	movs	r0, r3
 800b034:	46bd      	mov	sp, r7
 800b036:	b002      	add	sp, #8
 800b038:	bd80      	pop	{r7, pc}

0800b03a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800b03a:	b580      	push	{r7, lr}
 800b03c:	b086      	sub	sp, #24
 800b03e:	af00      	add	r7, sp, #0
 800b040:	6078      	str	r0, [r7, #4]
 800b042:	000a      	movs	r2, r1
 800b044:	1cfb      	adds	r3, r7, #3
 800b046:	701a      	strb	r2, [r3, #0]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800b050:	2300      	movs	r3, #0
 800b052:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800b054:	68fb      	ldr	r3, [r7, #12]
 800b056:	789a      	ldrb	r2, [r3, #2]
 800b058:	78db      	ldrb	r3, [r3, #3]
 800b05a:	021b      	lsls	r3, r3, #8
 800b05c:	4313      	orrs	r3, r2
 800b05e:	b29b      	uxth	r3, r3
 800b060:	68fa      	ldr	r2, [r7, #12]
 800b062:	7812      	ldrb	r2, [r2, #0]
 800b064:	4293      	cmp	r3, r2
 800b066:	d92a      	bls.n	800b0be <USBD_GetEpDesc+0x84>
  {
    ptr = desc->bLength;
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	781b      	ldrb	r3, [r3, #0]
 800b06c:	001a      	movs	r2, r3
 800b06e:	230a      	movs	r3, #10
 800b070:	18fb      	adds	r3, r7, r3
 800b072:	801a      	strh	r2, [r3, #0]

    while (ptr < desc->wTotalLength)
 800b074:	e016      	b.n	800b0a4 <USBD_GetEpDesc+0x6a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800b076:	230a      	movs	r3, #10
 800b078:	18fa      	adds	r2, r7, r3
 800b07a:	697b      	ldr	r3, [r7, #20]
 800b07c:	0011      	movs	r1, r2
 800b07e:	0018      	movs	r0, r3
 800b080:	f000 f822 	bl	800b0c8 <USBD_GetNextDesc>
 800b084:	0003      	movs	r3, r0
 800b086:	617b      	str	r3, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800b088:	697b      	ldr	r3, [r7, #20]
 800b08a:	785b      	ldrb	r3, [r3, #1]
 800b08c:	2b05      	cmp	r3, #5
 800b08e:	d109      	bne.n	800b0a4 <USBD_GetEpDesc+0x6a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800b090:	697b      	ldr	r3, [r7, #20]
 800b092:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800b094:	693b      	ldr	r3, [r7, #16]
 800b096:	789b      	ldrb	r3, [r3, #2]
 800b098:	1cfa      	adds	r2, r7, #3
 800b09a:	7812      	ldrb	r2, [r2, #0]
 800b09c:	429a      	cmp	r2, r3
 800b09e:	d00d      	beq.n	800b0bc <USBD_GetEpDesc+0x82>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800b0a0:	2300      	movs	r3, #0
 800b0a2:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	789a      	ldrb	r2, [r3, #2]
 800b0a8:	78db      	ldrb	r3, [r3, #3]
 800b0aa:	021b      	lsls	r3, r3, #8
 800b0ac:	4313      	orrs	r3, r2
 800b0ae:	b29a      	uxth	r2, r3
 800b0b0:	230a      	movs	r3, #10
 800b0b2:	18fb      	adds	r3, r7, r3
 800b0b4:	881b      	ldrh	r3, [r3, #0]
 800b0b6:	429a      	cmp	r2, r3
 800b0b8:	d8dd      	bhi.n	800b076 <USBD_GetEpDesc+0x3c>
 800b0ba:	e000      	b.n	800b0be <USBD_GetEpDesc+0x84>
          break;
 800b0bc:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }

  return (void *)pEpDesc;
 800b0be:	693b      	ldr	r3, [r7, #16]
}
 800b0c0:	0018      	movs	r0, r3
 800b0c2:	46bd      	mov	sp, r7
 800b0c4:	b006      	add	sp, #24
 800b0c6:	bd80      	pop	{r7, pc}

0800b0c8 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800b0c8:	b580      	push	{r7, lr}
 800b0ca:	b084      	sub	sp, #16
 800b0cc:	af00      	add	r7, sp, #0
 800b0ce:	6078      	str	r0, [r7, #4]
 800b0d0:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800b0d6:	683b      	ldr	r3, [r7, #0]
 800b0d8:	881b      	ldrh	r3, [r3, #0]
 800b0da:	68fa      	ldr	r2, [r7, #12]
 800b0dc:	7812      	ldrb	r2, [r2, #0]
 800b0de:	189b      	adds	r3, r3, r2
 800b0e0:	b29a      	uxth	r2, r3
 800b0e2:	683b      	ldr	r3, [r7, #0]
 800b0e4:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	781b      	ldrb	r3, [r3, #0]
 800b0ea:	001a      	movs	r2, r3
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	189b      	adds	r3, r3, r2
 800b0f0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800b0f2:	68fb      	ldr	r3, [r7, #12]
}
 800b0f4:	0018      	movs	r0, r3
 800b0f6:	46bd      	mov	sp, r7
 800b0f8:	b004      	add	sp, #16
 800b0fa:	bd80      	pop	{r7, pc}

0800b0fc <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800b0fc:	b580      	push	{r7, lr}
 800b0fe:	b086      	sub	sp, #24
 800b100:	af00      	add	r7, sp, #0
 800b102:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800b108:	697b      	ldr	r3, [r7, #20]
 800b10a:	781a      	ldrb	r2, [r3, #0]
 800b10c:	2112      	movs	r1, #18
 800b10e:	187b      	adds	r3, r7, r1
 800b110:	801a      	strh	r2, [r3, #0]
  _pbuff++;
 800b112:	697b      	ldr	r3, [r7, #20]
 800b114:	3301      	adds	r3, #1
 800b116:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800b118:	697b      	ldr	r3, [r7, #20]
 800b11a:	781a      	ldrb	r2, [r3, #0]
 800b11c:	2010      	movs	r0, #16
 800b11e:	183b      	adds	r3, r7, r0
 800b120:	801a      	strh	r2, [r3, #0]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800b122:	183b      	adds	r3, r7, r0
 800b124:	881b      	ldrh	r3, [r3, #0]
 800b126:	021b      	lsls	r3, r3, #8
 800b128:	b21a      	sxth	r2, r3
 800b12a:	187b      	adds	r3, r7, r1
 800b12c:	2100      	movs	r1, #0
 800b12e:	5e5b      	ldrsh	r3, [r3, r1]
 800b130:	4313      	orrs	r3, r2
 800b132:	b21a      	sxth	r2, r3
 800b134:	210e      	movs	r1, #14
 800b136:	187b      	adds	r3, r7, r1
 800b138:	801a      	strh	r2, [r3, #0]

  return _SwapVal;
 800b13a:	187b      	adds	r3, r7, r1
 800b13c:	881b      	ldrh	r3, [r3, #0]
}
 800b13e:	0018      	movs	r0, r3
 800b140:	46bd      	mov	sp, r7
 800b142:	b006      	add	sp, #24
 800b144:	bd80      	pop	{r7, pc}
	...

0800b148 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b148:	b590      	push	{r4, r7, lr}
 800b14a:	b085      	sub	sp, #20
 800b14c:	af00      	add	r7, sp, #0
 800b14e:	6078      	str	r0, [r7, #4]
 800b150:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b152:	230f      	movs	r3, #15
 800b154:	18fb      	adds	r3, r7, r3
 800b156:	2200      	movs	r2, #0
 800b158:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b15a:	683b      	ldr	r3, [r7, #0]
 800b15c:	781b      	ldrb	r3, [r3, #0]
 800b15e:	001a      	movs	r2, r3
 800b160:	2360      	movs	r3, #96	@ 0x60
 800b162:	4013      	ands	r3, r2
 800b164:	2b40      	cmp	r3, #64	@ 0x40
 800b166:	d004      	beq.n	800b172 <USBD_StdDevReq+0x2a>
 800b168:	d85b      	bhi.n	800b222 <USBD_StdDevReq+0xda>
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d013      	beq.n	800b196 <USBD_StdDevReq+0x4e>
 800b16e:	2b20      	cmp	r3, #32
 800b170:	d157      	bne.n	800b222 <USBD_StdDevReq+0xda>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800b172:	687a      	ldr	r2, [r7, #4]
 800b174:	23b5      	movs	r3, #181	@ 0xb5
 800b176:	009b      	lsls	r3, r3, #2
 800b178:	58d2      	ldr	r2, [r2, r3]
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	32ae      	adds	r2, #174	@ 0xae
 800b17e:	0092      	lsls	r2, r2, #2
 800b180:	58d3      	ldr	r3, [r2, r3]
 800b182:	689b      	ldr	r3, [r3, #8]
 800b184:	220f      	movs	r2, #15
 800b186:	18bc      	adds	r4, r7, r2
 800b188:	6839      	ldr	r1, [r7, #0]
 800b18a:	687a      	ldr	r2, [r7, #4]
 800b18c:	0010      	movs	r0, r2
 800b18e:	4798      	blx	r3
 800b190:	0003      	movs	r3, r0
 800b192:	7023      	strb	r3, [r4, #0]
      break;
 800b194:	e04c      	b.n	800b230 <USBD_StdDevReq+0xe8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b196:	683b      	ldr	r3, [r7, #0]
 800b198:	785b      	ldrb	r3, [r3, #1]
 800b19a:	2b09      	cmp	r3, #9
 800b19c:	d839      	bhi.n	800b212 <USBD_StdDevReq+0xca>
 800b19e:	009a      	lsls	r2, r3, #2
 800b1a0:	4b27      	ldr	r3, [pc, #156]	@ (800b240 <USBD_StdDevReq+0xf8>)
 800b1a2:	18d3      	adds	r3, r2, r3
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	469f      	mov	pc, r3
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b1a8:	683a      	ldr	r2, [r7, #0]
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	0011      	movs	r1, r2
 800b1ae:	0018      	movs	r0, r3
 800b1b0:	f000 fada 	bl	800b768 <USBD_GetDescriptor>
          break;
 800b1b4:	e034      	b.n	800b220 <USBD_StdDevReq+0xd8>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b1b6:	683a      	ldr	r2, [r7, #0]
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	0011      	movs	r1, r2
 800b1bc:	0018      	movs	r0, r3
 800b1be:	f000 fcad 	bl	800bb1c <USBD_SetAddress>
          break;
 800b1c2:	e02d      	b.n	800b220 <USBD_StdDevReq+0xd8>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800b1c4:	230f      	movs	r3, #15
 800b1c6:	18fc      	adds	r4, r7, r3
 800b1c8:	683a      	ldr	r2, [r7, #0]
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	0011      	movs	r1, r2
 800b1ce:	0018      	movs	r0, r3
 800b1d0:	f000 fcfa 	bl	800bbc8 <USBD_SetConfig>
 800b1d4:	0003      	movs	r3, r0
 800b1d6:	7023      	strb	r3, [r4, #0]
          break;
 800b1d8:	e022      	b.n	800b220 <USBD_StdDevReq+0xd8>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b1da:	683a      	ldr	r2, [r7, #0]
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	0011      	movs	r1, r2
 800b1e0:	0018      	movs	r0, r3
 800b1e2:	f000 fdbf 	bl	800bd64 <USBD_GetConfig>
          break;
 800b1e6:	e01b      	b.n	800b220 <USBD_StdDevReq+0xd8>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b1e8:	683a      	ldr	r2, [r7, #0]
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	0011      	movs	r1, r2
 800b1ee:	0018      	movs	r0, r3
 800b1f0:	f000 fdf4 	bl	800bddc <USBD_GetStatus>
          break;
 800b1f4:	e014      	b.n	800b220 <USBD_StdDevReq+0xd8>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b1f6:	683a      	ldr	r2, [r7, #0]
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	0011      	movs	r1, r2
 800b1fc:	0018      	movs	r0, r3
 800b1fe:	f000 fe28 	bl	800be52 <USBD_SetFeature>
          break;
 800b202:	e00d      	b.n	800b220 <USBD_StdDevReq+0xd8>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b204:	683a      	ldr	r2, [r7, #0]
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	0011      	movs	r1, r2
 800b20a:	0018      	movs	r0, r3
 800b20c:	f000 fe50 	bl	800beb0 <USBD_ClrFeature>
          break;
 800b210:	e006      	b.n	800b220 <USBD_StdDevReq+0xd8>

        default:
          USBD_CtlError(pdev, req);
 800b212:	683a      	ldr	r2, [r7, #0]
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	0011      	movs	r1, r2
 800b218:	0018      	movs	r0, r3
 800b21a:	f000 fead 	bl	800bf78 <USBD_CtlError>
          break;
 800b21e:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800b220:	e006      	b.n	800b230 <USBD_StdDevReq+0xe8>

    default:
      USBD_CtlError(pdev, req);
 800b222:	683a      	ldr	r2, [r7, #0]
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	0011      	movs	r1, r2
 800b228:	0018      	movs	r0, r3
 800b22a:	f000 fea5 	bl	800bf78 <USBD_CtlError>
      break;
 800b22e:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800b230:	230f      	movs	r3, #15
 800b232:	18fb      	adds	r3, r7, r3
 800b234:	781b      	ldrb	r3, [r3, #0]
}
 800b236:	0018      	movs	r0, r3
 800b238:	46bd      	mov	sp, r7
 800b23a:	b005      	add	sp, #20
 800b23c:	bd90      	pop	{r4, r7, pc}
 800b23e:	46c0      	nop			@ (mov r8, r8)
 800b240:	0800e178 	.word	0x0800e178

0800b244 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b244:	b5b0      	push	{r4, r5, r7, lr}
 800b246:	b084      	sub	sp, #16
 800b248:	af00      	add	r7, sp, #0
 800b24a:	6078      	str	r0, [r7, #4]
 800b24c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b24e:	230f      	movs	r3, #15
 800b250:	18fb      	adds	r3, r7, r3
 800b252:	2200      	movs	r2, #0
 800b254:	701a      	strb	r2, [r3, #0]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b256:	683b      	ldr	r3, [r7, #0]
 800b258:	781b      	ldrb	r3, [r3, #0]
 800b25a:	001a      	movs	r2, r3
 800b25c:	2360      	movs	r3, #96	@ 0x60
 800b25e:	4013      	ands	r3, r2
 800b260:	2b40      	cmp	r3, #64	@ 0x40
 800b262:	d005      	beq.n	800b270 <USBD_StdItfReq+0x2c>
 800b264:	d900      	bls.n	800b268 <USBD_StdItfReq+0x24>
 800b266:	e06c      	b.n	800b342 <USBD_StdItfReq+0xfe>
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d001      	beq.n	800b270 <USBD_StdItfReq+0x2c>
 800b26c:	2b20      	cmp	r3, #32
 800b26e:	d168      	bne.n	800b342 <USBD_StdItfReq+0xfe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800b270:	687a      	ldr	r2, [r7, #4]
 800b272:	23a7      	movs	r3, #167	@ 0xa7
 800b274:	009b      	lsls	r3, r3, #2
 800b276:	5cd3      	ldrb	r3, [r2, r3]
 800b278:	b2db      	uxtb	r3, r3
 800b27a:	3b01      	subs	r3, #1
 800b27c:	2b02      	cmp	r3, #2
 800b27e:	d857      	bhi.n	800b330 <USBD_StdItfReq+0xec>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b280:	683b      	ldr	r3, [r7, #0]
 800b282:	889b      	ldrh	r3, [r3, #4]
 800b284:	b2db      	uxtb	r3, r3
 800b286:	2b01      	cmp	r3, #1
 800b288:	d84b      	bhi.n	800b322 <USBD_StdItfReq+0xde>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800b28a:	683b      	ldr	r3, [r7, #0]
 800b28c:	889b      	ldrh	r3, [r3, #4]
 800b28e:	b2da      	uxtb	r2, r3
 800b290:	250e      	movs	r5, #14
 800b292:	197c      	adds	r4, r7, r5
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	0011      	movs	r1, r2
 800b298:	0018      	movs	r0, r3
 800b29a:	f7ff feb6 	bl	800b00a <USBD_CoreFindIF>
 800b29e:	0003      	movs	r3, r0
 800b2a0:	7023      	strb	r3, [r4, #0]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b2a2:	0029      	movs	r1, r5
 800b2a4:	187b      	adds	r3, r7, r1
 800b2a6:	781b      	ldrb	r3, [r3, #0]
 800b2a8:	2bff      	cmp	r3, #255	@ 0xff
 800b2aa:	d028      	beq.n	800b2fe <USBD_StdItfReq+0xba>
 800b2ac:	187b      	adds	r3, r7, r1
 800b2ae:	781b      	ldrb	r3, [r3, #0]
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d124      	bne.n	800b2fe <USBD_StdItfReq+0xba>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800b2b4:	187b      	adds	r3, r7, r1
 800b2b6:	781a      	ldrb	r2, [r3, #0]
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	32ae      	adds	r2, #174	@ 0xae
 800b2bc:	0092      	lsls	r2, r2, #2
 800b2be:	58d3      	ldr	r3, [r2, r3]
 800b2c0:	689b      	ldr	r3, [r3, #8]
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d016      	beq.n	800b2f4 <USBD_StdItfReq+0xb0>
              {
                pdev->classId = idx;
 800b2c6:	0008      	movs	r0, r1
 800b2c8:	187b      	adds	r3, r7, r1
 800b2ca:	7819      	ldrb	r1, [r3, #0]
 800b2cc:	687a      	ldr	r2, [r7, #4]
 800b2ce:	23b5      	movs	r3, #181	@ 0xb5
 800b2d0:	009b      	lsls	r3, r3, #2
 800b2d2:	50d1      	str	r1, [r2, r3]
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b2d4:	183b      	adds	r3, r7, r0
 800b2d6:	781a      	ldrb	r2, [r3, #0]
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	32ae      	adds	r2, #174	@ 0xae
 800b2dc:	0092      	lsls	r2, r2, #2
 800b2de:	58d3      	ldr	r3, [r2, r3]
 800b2e0:	689b      	ldr	r3, [r3, #8]
 800b2e2:	220f      	movs	r2, #15
 800b2e4:	18bc      	adds	r4, r7, r2
 800b2e6:	6839      	ldr	r1, [r7, #0]
 800b2e8:	687a      	ldr	r2, [r7, #4]
 800b2ea:	0010      	movs	r0, r2
 800b2ec:	4798      	blx	r3
 800b2ee:	0003      	movs	r3, r0
 800b2f0:	7023      	strb	r3, [r4, #0]
              if (pdev->pClass[idx]->Setup != NULL)
 800b2f2:	e008      	b.n	800b306 <USBD_StdItfReq+0xc2>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800b2f4:	230f      	movs	r3, #15
 800b2f6:	18fb      	adds	r3, r7, r3
 800b2f8:	2203      	movs	r2, #3
 800b2fa:	701a      	strb	r2, [r3, #0]
              if (pdev->pClass[idx]->Setup != NULL)
 800b2fc:	e003      	b.n	800b306 <USBD_StdItfReq+0xc2>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800b2fe:	230f      	movs	r3, #15
 800b300:	18fb      	adds	r3, r7, r3
 800b302:	2203      	movs	r2, #3
 800b304:	701a      	strb	r2, [r3, #0]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b306:	683b      	ldr	r3, [r7, #0]
 800b308:	88db      	ldrh	r3, [r3, #6]
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d117      	bne.n	800b33e <USBD_StdItfReq+0xfa>
 800b30e:	230f      	movs	r3, #15
 800b310:	18fb      	adds	r3, r7, r3
 800b312:	781b      	ldrb	r3, [r3, #0]
 800b314:	2b00      	cmp	r3, #0
 800b316:	d112      	bne.n	800b33e <USBD_StdItfReq+0xfa>
            {
              (void)USBD_CtlSendStatus(pdev);
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	0018      	movs	r0, r3
 800b31c:	f000 ff12 	bl	800c144 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800b320:	e00d      	b.n	800b33e <USBD_StdItfReq+0xfa>
            USBD_CtlError(pdev, req);
 800b322:	683a      	ldr	r2, [r7, #0]
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	0011      	movs	r1, r2
 800b328:	0018      	movs	r0, r3
 800b32a:	f000 fe25 	bl	800bf78 <USBD_CtlError>
          break;
 800b32e:	e006      	b.n	800b33e <USBD_StdItfReq+0xfa>

        default:
          USBD_CtlError(pdev, req);
 800b330:	683a      	ldr	r2, [r7, #0]
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	0011      	movs	r1, r2
 800b336:	0018      	movs	r0, r3
 800b338:	f000 fe1e 	bl	800bf78 <USBD_CtlError>
          break;
 800b33c:	e000      	b.n	800b340 <USBD_StdItfReq+0xfc>
          break;
 800b33e:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800b340:	e006      	b.n	800b350 <USBD_StdItfReq+0x10c>

    default:
      USBD_CtlError(pdev, req);
 800b342:	683a      	ldr	r2, [r7, #0]
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	0011      	movs	r1, r2
 800b348:	0018      	movs	r0, r3
 800b34a:	f000 fe15 	bl	800bf78 <USBD_CtlError>
      break;
 800b34e:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800b350:	230f      	movs	r3, #15
 800b352:	18fb      	adds	r3, r7, r3
 800b354:	781b      	ldrb	r3, [r3, #0]
}
 800b356:	0018      	movs	r0, r3
 800b358:	46bd      	mov	sp, r7
 800b35a:	b004      	add	sp, #16
 800b35c:	bdb0      	pop	{r4, r5, r7, pc}

0800b35e <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b35e:	b5b0      	push	{r4, r5, r7, lr}
 800b360:	b084      	sub	sp, #16
 800b362:	af00      	add	r7, sp, #0
 800b364:	6078      	str	r0, [r7, #4]
 800b366:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800b368:	230f      	movs	r3, #15
 800b36a:	18fb      	adds	r3, r7, r3
 800b36c:	2200      	movs	r2, #0
 800b36e:	701a      	strb	r2, [r3, #0]

  ep_addr = LOBYTE(req->wIndex);
 800b370:	683b      	ldr	r3, [r7, #0]
 800b372:	889a      	ldrh	r2, [r3, #4]
 800b374:	230e      	movs	r3, #14
 800b376:	18fb      	adds	r3, r7, r3
 800b378:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b37a:	683b      	ldr	r3, [r7, #0]
 800b37c:	781b      	ldrb	r3, [r3, #0]
 800b37e:	001a      	movs	r2, r3
 800b380:	2360      	movs	r3, #96	@ 0x60
 800b382:	4013      	ands	r3, r2
 800b384:	2b40      	cmp	r3, #64	@ 0x40
 800b386:	d006      	beq.n	800b396 <USBD_StdEPReq+0x38>
 800b388:	d900      	bls.n	800b38c <USBD_StdEPReq+0x2e>
 800b38a:	e1de      	b.n	800b74a <USBD_StdEPReq+0x3ec>
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d039      	beq.n	800b404 <USBD_StdEPReq+0xa6>
 800b390:	2b20      	cmp	r3, #32
 800b392:	d000      	beq.n	800b396 <USBD_StdEPReq+0x38>
 800b394:	e1d9      	b.n	800b74a <USBD_StdEPReq+0x3ec>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800b396:	250d      	movs	r5, #13
 800b398:	197c      	adds	r4, r7, r5
 800b39a:	230e      	movs	r3, #14
 800b39c:	18fb      	adds	r3, r7, r3
 800b39e:	781a      	ldrb	r2, [r3, #0]
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	0011      	movs	r1, r2
 800b3a4:	0018      	movs	r0, r3
 800b3a6:	f7ff fe3c 	bl	800b022 <USBD_CoreFindEP>
 800b3aa:	0003      	movs	r3, r0
 800b3ac:	7023      	strb	r3, [r4, #0]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b3ae:	197b      	adds	r3, r7, r5
 800b3b0:	781b      	ldrb	r3, [r3, #0]
 800b3b2:	2bff      	cmp	r3, #255	@ 0xff
 800b3b4:	d100      	bne.n	800b3b8 <USBD_StdEPReq+0x5a>
 800b3b6:	e1cf      	b.n	800b758 <USBD_StdEPReq+0x3fa>
 800b3b8:	197b      	adds	r3, r7, r5
 800b3ba:	781b      	ldrb	r3, [r3, #0]
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d000      	beq.n	800b3c2 <USBD_StdEPReq+0x64>
 800b3c0:	e1ca      	b.n	800b758 <USBD_StdEPReq+0x3fa>
      {
        pdev->classId = idx;
 800b3c2:	197b      	adds	r3, r7, r5
 800b3c4:	7819      	ldrb	r1, [r3, #0]
 800b3c6:	687a      	ldr	r2, [r7, #4]
 800b3c8:	23b5      	movs	r3, #181	@ 0xb5
 800b3ca:	009b      	lsls	r3, r3, #2
 800b3cc:	50d1      	str	r1, [r2, r3]
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800b3ce:	0029      	movs	r1, r5
 800b3d0:	187b      	adds	r3, r7, r1
 800b3d2:	781a      	ldrb	r2, [r3, #0]
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	32ae      	adds	r2, #174	@ 0xae
 800b3d8:	0092      	lsls	r2, r2, #2
 800b3da:	58d3      	ldr	r3, [r2, r3]
 800b3dc:	689b      	ldr	r3, [r3, #8]
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d100      	bne.n	800b3e4 <USBD_StdEPReq+0x86>
 800b3e2:	e1b9      	b.n	800b758 <USBD_StdEPReq+0x3fa>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800b3e4:	187b      	adds	r3, r7, r1
 800b3e6:	781a      	ldrb	r2, [r3, #0]
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	32ae      	adds	r2, #174	@ 0xae
 800b3ec:	0092      	lsls	r2, r2, #2
 800b3ee:	58d3      	ldr	r3, [r2, r3]
 800b3f0:	689b      	ldr	r3, [r3, #8]
 800b3f2:	220f      	movs	r2, #15
 800b3f4:	18bc      	adds	r4, r7, r2
 800b3f6:	6839      	ldr	r1, [r7, #0]
 800b3f8:	687a      	ldr	r2, [r7, #4]
 800b3fa:	0010      	movs	r0, r2
 800b3fc:	4798      	blx	r3
 800b3fe:	0003      	movs	r3, r0
 800b400:	7023      	strb	r3, [r4, #0]
        }
      }
      break;
 800b402:	e1a9      	b.n	800b758 <USBD_StdEPReq+0x3fa>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b404:	683b      	ldr	r3, [r7, #0]
 800b406:	785b      	ldrb	r3, [r3, #1]
 800b408:	2b03      	cmp	r3, #3
 800b40a:	d007      	beq.n	800b41c <USBD_StdEPReq+0xbe>
 800b40c:	dd00      	ble.n	800b410 <USBD_StdEPReq+0xb2>
 800b40e:	e194      	b.n	800b73a <USBD_StdEPReq+0x3dc>
 800b410:	2b00      	cmp	r3, #0
 800b412:	d100      	bne.n	800b416 <USBD_StdEPReq+0xb8>
 800b414:	e0c9      	b.n	800b5aa <USBD_StdEPReq+0x24c>
 800b416:	2b01      	cmp	r3, #1
 800b418:	d04d      	beq.n	800b4b6 <USBD_StdEPReq+0x158>
 800b41a:	e18e      	b.n	800b73a <USBD_StdEPReq+0x3dc>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b41c:	687a      	ldr	r2, [r7, #4]
 800b41e:	23a7      	movs	r3, #167	@ 0xa7
 800b420:	009b      	lsls	r3, r3, #2
 800b422:	5cd3      	ldrb	r3, [r2, r3]
 800b424:	b2db      	uxtb	r3, r3
 800b426:	2b02      	cmp	r3, #2
 800b428:	d002      	beq.n	800b430 <USBD_StdEPReq+0xd2>
 800b42a:	2b03      	cmp	r3, #3
 800b42c:	d01e      	beq.n	800b46c <USBD_StdEPReq+0x10e>
 800b42e:	e03a      	b.n	800b4a6 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b430:	220e      	movs	r2, #14
 800b432:	18bb      	adds	r3, r7, r2
 800b434:	781b      	ldrb	r3, [r3, #0]
 800b436:	2b00      	cmp	r3, #0
 800b438:	d011      	beq.n	800b45e <USBD_StdEPReq+0x100>
 800b43a:	18bb      	adds	r3, r7, r2
 800b43c:	781b      	ldrb	r3, [r3, #0]
 800b43e:	2b80      	cmp	r3, #128	@ 0x80
 800b440:	d00d      	beq.n	800b45e <USBD_StdEPReq+0x100>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b442:	18bb      	adds	r3, r7, r2
 800b444:	781a      	ldrb	r2, [r3, #0]
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	0011      	movs	r1, r2
 800b44a:	0018      	movs	r0, r3
 800b44c:	f001 faf5 	bl	800ca3a <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	2180      	movs	r1, #128	@ 0x80
 800b454:	0018      	movs	r0, r3
 800b456:	f001 faf0 	bl	800ca3a <USBD_LL_StallEP>
 800b45a:	46c0      	nop			@ (mov r8, r8)
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b45c:	e02a      	b.n	800b4b4 <USBD_StdEPReq+0x156>
                USBD_CtlError(pdev, req);
 800b45e:	683a      	ldr	r2, [r7, #0]
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	0011      	movs	r1, r2
 800b464:	0018      	movs	r0, r3
 800b466:	f000 fd87 	bl	800bf78 <USBD_CtlError>
              break;
 800b46a:	e023      	b.n	800b4b4 <USBD_StdEPReq+0x156>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b46c:	683b      	ldr	r3, [r7, #0]
 800b46e:	885b      	ldrh	r3, [r3, #2]
 800b470:	2b00      	cmp	r3, #0
 800b472:	d113      	bne.n	800b49c <USBD_StdEPReq+0x13e>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b474:	220e      	movs	r2, #14
 800b476:	18bb      	adds	r3, r7, r2
 800b478:	781b      	ldrb	r3, [r3, #0]
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d00e      	beq.n	800b49c <USBD_StdEPReq+0x13e>
 800b47e:	18bb      	adds	r3, r7, r2
 800b480:	781b      	ldrb	r3, [r3, #0]
 800b482:	2b80      	cmp	r3, #128	@ 0x80
 800b484:	d00a      	beq.n	800b49c <USBD_StdEPReq+0x13e>
 800b486:	683b      	ldr	r3, [r7, #0]
 800b488:	88db      	ldrh	r3, [r3, #6]
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d106      	bne.n	800b49c <USBD_StdEPReq+0x13e>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800b48e:	18bb      	adds	r3, r7, r2
 800b490:	781a      	ldrb	r2, [r3, #0]
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	0011      	movs	r1, r2
 800b496:	0018      	movs	r0, r3
 800b498:	f001 facf 	bl	800ca3a <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	0018      	movs	r0, r3
 800b4a0:	f000 fe50 	bl	800c144 <USBD_CtlSendStatus>

              break;
 800b4a4:	e006      	b.n	800b4b4 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800b4a6:	683a      	ldr	r2, [r7, #0]
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	0011      	movs	r1, r2
 800b4ac:	0018      	movs	r0, r3
 800b4ae:	f000 fd63 	bl	800bf78 <USBD_CtlError>
              break;
 800b4b2:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 800b4b4:	e148      	b.n	800b748 <USBD_StdEPReq+0x3ea>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b4b6:	687a      	ldr	r2, [r7, #4]
 800b4b8:	23a7      	movs	r3, #167	@ 0xa7
 800b4ba:	009b      	lsls	r3, r3, #2
 800b4bc:	5cd3      	ldrb	r3, [r2, r3]
 800b4be:	b2db      	uxtb	r3, r3
 800b4c0:	2b02      	cmp	r3, #2
 800b4c2:	d002      	beq.n	800b4ca <USBD_StdEPReq+0x16c>
 800b4c4:	2b03      	cmp	r3, #3
 800b4c6:	d01e      	beq.n	800b506 <USBD_StdEPReq+0x1a8>
 800b4c8:	e066      	b.n	800b598 <USBD_StdEPReq+0x23a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b4ca:	220e      	movs	r2, #14
 800b4cc:	18bb      	adds	r3, r7, r2
 800b4ce:	781b      	ldrb	r3, [r3, #0]
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d011      	beq.n	800b4f8 <USBD_StdEPReq+0x19a>
 800b4d4:	18bb      	adds	r3, r7, r2
 800b4d6:	781b      	ldrb	r3, [r3, #0]
 800b4d8:	2b80      	cmp	r3, #128	@ 0x80
 800b4da:	d00d      	beq.n	800b4f8 <USBD_StdEPReq+0x19a>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b4dc:	18bb      	adds	r3, r7, r2
 800b4de:	781a      	ldrb	r2, [r3, #0]
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	0011      	movs	r1, r2
 800b4e4:	0018      	movs	r0, r3
 800b4e6:	f001 faa8 	bl	800ca3a <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	2180      	movs	r1, #128	@ 0x80
 800b4ee:	0018      	movs	r0, r3
 800b4f0:	f001 faa3 	bl	800ca3a <USBD_LL_StallEP>
 800b4f4:	46c0      	nop			@ (mov r8, r8)
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b4f6:	e057      	b.n	800b5a8 <USBD_StdEPReq+0x24a>
                USBD_CtlError(pdev, req);
 800b4f8:	683a      	ldr	r2, [r7, #0]
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	0011      	movs	r1, r2
 800b4fe:	0018      	movs	r0, r3
 800b500:	f000 fd3a 	bl	800bf78 <USBD_CtlError>
              break;
 800b504:	e050      	b.n	800b5a8 <USBD_StdEPReq+0x24a>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b506:	683b      	ldr	r3, [r7, #0]
 800b508:	885b      	ldrh	r3, [r3, #2]
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d14b      	bne.n	800b5a6 <USBD_StdEPReq+0x248>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b50e:	210e      	movs	r1, #14
 800b510:	187b      	adds	r3, r7, r1
 800b512:	781b      	ldrb	r3, [r3, #0]
 800b514:	227f      	movs	r2, #127	@ 0x7f
 800b516:	4013      	ands	r3, r2
 800b518:	d006      	beq.n	800b528 <USBD_StdEPReq+0x1ca>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b51a:	187b      	adds	r3, r7, r1
 800b51c:	781a      	ldrb	r2, [r3, #0]
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	0011      	movs	r1, r2
 800b522:	0018      	movs	r0, r3
 800b524:	f001 fab4 	bl	800ca90 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	0018      	movs	r0, r3
 800b52c:	f000 fe0a 	bl	800c144 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800b530:	250d      	movs	r5, #13
 800b532:	197c      	adds	r4, r7, r5
 800b534:	230e      	movs	r3, #14
 800b536:	18fb      	adds	r3, r7, r3
 800b538:	781a      	ldrb	r2, [r3, #0]
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	0011      	movs	r1, r2
 800b53e:	0018      	movs	r0, r3
 800b540:	f7ff fd6f 	bl	800b022 <USBD_CoreFindEP>
 800b544:	0003      	movs	r3, r0
 800b546:	7023      	strb	r3, [r4, #0]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b548:	197b      	adds	r3, r7, r5
 800b54a:	781b      	ldrb	r3, [r3, #0]
 800b54c:	2bff      	cmp	r3, #255	@ 0xff
 800b54e:	d02a      	beq.n	800b5a6 <USBD_StdEPReq+0x248>
 800b550:	197b      	adds	r3, r7, r5
 800b552:	781b      	ldrb	r3, [r3, #0]
 800b554:	2b00      	cmp	r3, #0
 800b556:	d126      	bne.n	800b5a6 <USBD_StdEPReq+0x248>
                {
                  pdev->classId = idx;
 800b558:	197b      	adds	r3, r7, r5
 800b55a:	7819      	ldrb	r1, [r3, #0]
 800b55c:	687a      	ldr	r2, [r7, #4]
 800b55e:	23b5      	movs	r3, #181	@ 0xb5
 800b560:	009b      	lsls	r3, r3, #2
 800b562:	50d1      	str	r1, [r2, r3]
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800b564:	0029      	movs	r1, r5
 800b566:	187b      	adds	r3, r7, r1
 800b568:	781a      	ldrb	r2, [r3, #0]
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	32ae      	adds	r2, #174	@ 0xae
 800b56e:	0092      	lsls	r2, r2, #2
 800b570:	58d3      	ldr	r3, [r2, r3]
 800b572:	689b      	ldr	r3, [r3, #8]
 800b574:	2b00      	cmp	r3, #0
 800b576:	d016      	beq.n	800b5a6 <USBD_StdEPReq+0x248>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b578:	187b      	adds	r3, r7, r1
 800b57a:	781a      	ldrb	r2, [r3, #0]
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	32ae      	adds	r2, #174	@ 0xae
 800b580:	0092      	lsls	r2, r2, #2
 800b582:	58d3      	ldr	r3, [r2, r3]
 800b584:	689b      	ldr	r3, [r3, #8]
 800b586:	220f      	movs	r2, #15
 800b588:	18bc      	adds	r4, r7, r2
 800b58a:	6839      	ldr	r1, [r7, #0]
 800b58c:	687a      	ldr	r2, [r7, #4]
 800b58e:	0010      	movs	r0, r2
 800b590:	4798      	blx	r3
 800b592:	0003      	movs	r3, r0
 800b594:	7023      	strb	r3, [r4, #0]
                  }
                }
              }
              break;
 800b596:	e006      	b.n	800b5a6 <USBD_StdEPReq+0x248>

            default:
              USBD_CtlError(pdev, req);
 800b598:	683a      	ldr	r2, [r7, #0]
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	0011      	movs	r1, r2
 800b59e:	0018      	movs	r0, r3
 800b5a0:	f000 fcea 	bl	800bf78 <USBD_CtlError>
              break;
 800b5a4:	e000      	b.n	800b5a8 <USBD_StdEPReq+0x24a>
              break;
 800b5a6:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 800b5a8:	e0ce      	b.n	800b748 <USBD_StdEPReq+0x3ea>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b5aa:	687a      	ldr	r2, [r7, #4]
 800b5ac:	23a7      	movs	r3, #167	@ 0xa7
 800b5ae:	009b      	lsls	r3, r3, #2
 800b5b0:	5cd3      	ldrb	r3, [r2, r3]
 800b5b2:	b2db      	uxtb	r3, r3
 800b5b4:	2b02      	cmp	r3, #2
 800b5b6:	d002      	beq.n	800b5be <USBD_StdEPReq+0x260>
 800b5b8:	2b03      	cmp	r3, #3
 800b5ba:	d03c      	beq.n	800b636 <USBD_StdEPReq+0x2d8>
 800b5bc:	e0b5      	b.n	800b72a <USBD_StdEPReq+0x3cc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b5be:	220e      	movs	r2, #14
 800b5c0:	18bb      	adds	r3, r7, r2
 800b5c2:	781b      	ldrb	r3, [r3, #0]
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d00a      	beq.n	800b5de <USBD_StdEPReq+0x280>
 800b5c8:	18bb      	adds	r3, r7, r2
 800b5ca:	781b      	ldrb	r3, [r3, #0]
 800b5cc:	2b80      	cmp	r3, #128	@ 0x80
 800b5ce:	d006      	beq.n	800b5de <USBD_StdEPReq+0x280>
              {
                USBD_CtlError(pdev, req);
 800b5d0:	683a      	ldr	r2, [r7, #0]
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	0011      	movs	r1, r2
 800b5d6:	0018      	movs	r0, r3
 800b5d8:	f000 fcce 	bl	800bf78 <USBD_CtlError>
                break;
 800b5dc:	e0ac      	b.n	800b738 <USBD_StdEPReq+0x3da>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b5de:	220e      	movs	r2, #14
 800b5e0:	18bb      	adds	r3, r7, r2
 800b5e2:	781b      	ldrb	r3, [r3, #0]
 800b5e4:	b25b      	sxtb	r3, r3
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	da0c      	bge.n	800b604 <USBD_StdEPReq+0x2a6>
 800b5ea:	18bb      	adds	r3, r7, r2
 800b5ec:	781b      	ldrb	r3, [r3, #0]
 800b5ee:	227f      	movs	r2, #127	@ 0x7f
 800b5f0:	401a      	ands	r2, r3
 800b5f2:	0013      	movs	r3, r2
 800b5f4:	009b      	lsls	r3, r3, #2
 800b5f6:	189b      	adds	r3, r3, r2
 800b5f8:	009b      	lsls	r3, r3, #2
 800b5fa:	3310      	adds	r3, #16
 800b5fc:	687a      	ldr	r2, [r7, #4]
 800b5fe:	18d3      	adds	r3, r2, r3
 800b600:	3304      	adds	r3, #4
 800b602:	e00d      	b.n	800b620 <USBD_StdEPReq+0x2c2>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b604:	230e      	movs	r3, #14
 800b606:	18fb      	adds	r3, r7, r3
 800b608:	781b      	ldrb	r3, [r3, #0]
 800b60a:	227f      	movs	r2, #127	@ 0x7f
 800b60c:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b60e:	0013      	movs	r3, r2
 800b610:	009b      	lsls	r3, r3, #2
 800b612:	189b      	adds	r3, r3, r2
 800b614:	009b      	lsls	r3, r3, #2
 800b616:	3351      	adds	r3, #81	@ 0x51
 800b618:	33ff      	adds	r3, #255	@ 0xff
 800b61a:	687a      	ldr	r2, [r7, #4]
 800b61c:	18d3      	adds	r3, r2, r3
 800b61e:	3304      	adds	r3, #4
 800b620:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b622:	68bb      	ldr	r3, [r7, #8]
 800b624:	2200      	movs	r2, #0
 800b626:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b628:	68b9      	ldr	r1, [r7, #8]
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	2202      	movs	r2, #2
 800b62e:	0018      	movs	r0, r3
 800b630:	f000 fd2a 	bl	800c088 <USBD_CtlSendData>
              break;
 800b634:	e080      	b.n	800b738 <USBD_StdEPReq+0x3da>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b636:	220e      	movs	r2, #14
 800b638:	18bb      	adds	r3, r7, r2
 800b63a:	781b      	ldrb	r3, [r3, #0]
 800b63c:	b25b      	sxtb	r3, r3
 800b63e:	2b00      	cmp	r3, #0
 800b640:	da14      	bge.n	800b66c <USBD_StdEPReq+0x30e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b642:	18bb      	adds	r3, r7, r2
 800b644:	781b      	ldrb	r3, [r3, #0]
 800b646:	220f      	movs	r2, #15
 800b648:	401a      	ands	r2, r3
 800b64a:	6879      	ldr	r1, [r7, #4]
 800b64c:	0013      	movs	r3, r2
 800b64e:	009b      	lsls	r3, r3, #2
 800b650:	189b      	adds	r3, r3, r2
 800b652:	009b      	lsls	r3, r3, #2
 800b654:	18cb      	adds	r3, r1, r3
 800b656:	3324      	adds	r3, #36	@ 0x24
 800b658:	881b      	ldrh	r3, [r3, #0]
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d11e      	bne.n	800b69c <USBD_StdEPReq+0x33e>
                {
                  USBD_CtlError(pdev, req);
 800b65e:	683a      	ldr	r2, [r7, #0]
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	0011      	movs	r1, r2
 800b664:	0018      	movs	r0, r3
 800b666:	f000 fc87 	bl	800bf78 <USBD_CtlError>
                  break;
 800b66a:	e065      	b.n	800b738 <USBD_StdEPReq+0x3da>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b66c:	230e      	movs	r3, #14
 800b66e:	18fb      	adds	r3, r7, r3
 800b670:	781b      	ldrb	r3, [r3, #0]
 800b672:	220f      	movs	r2, #15
 800b674:	401a      	ands	r2, r3
 800b676:	6878      	ldr	r0, [r7, #4]
 800b678:	23b2      	movs	r3, #178	@ 0xb2
 800b67a:	0059      	lsls	r1, r3, #1
 800b67c:	0013      	movs	r3, r2
 800b67e:	009b      	lsls	r3, r3, #2
 800b680:	189b      	adds	r3, r3, r2
 800b682:	009b      	lsls	r3, r3, #2
 800b684:	18c3      	adds	r3, r0, r3
 800b686:	185b      	adds	r3, r3, r1
 800b688:	881b      	ldrh	r3, [r3, #0]
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d106      	bne.n	800b69c <USBD_StdEPReq+0x33e>
                {
                  USBD_CtlError(pdev, req);
 800b68e:	683a      	ldr	r2, [r7, #0]
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	0011      	movs	r1, r2
 800b694:	0018      	movs	r0, r3
 800b696:	f000 fc6f 	bl	800bf78 <USBD_CtlError>
                  break;
 800b69a:	e04d      	b.n	800b738 <USBD_StdEPReq+0x3da>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b69c:	220e      	movs	r2, #14
 800b69e:	18bb      	adds	r3, r7, r2
 800b6a0:	781b      	ldrb	r3, [r3, #0]
 800b6a2:	b25b      	sxtb	r3, r3
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	da0c      	bge.n	800b6c2 <USBD_StdEPReq+0x364>
 800b6a8:	18bb      	adds	r3, r7, r2
 800b6aa:	781b      	ldrb	r3, [r3, #0]
 800b6ac:	227f      	movs	r2, #127	@ 0x7f
 800b6ae:	401a      	ands	r2, r3
 800b6b0:	0013      	movs	r3, r2
 800b6b2:	009b      	lsls	r3, r3, #2
 800b6b4:	189b      	adds	r3, r3, r2
 800b6b6:	009b      	lsls	r3, r3, #2
 800b6b8:	3310      	adds	r3, #16
 800b6ba:	687a      	ldr	r2, [r7, #4]
 800b6bc:	18d3      	adds	r3, r2, r3
 800b6be:	3304      	adds	r3, #4
 800b6c0:	e00d      	b.n	800b6de <USBD_StdEPReq+0x380>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b6c2:	230e      	movs	r3, #14
 800b6c4:	18fb      	adds	r3, r7, r3
 800b6c6:	781b      	ldrb	r3, [r3, #0]
 800b6c8:	227f      	movs	r2, #127	@ 0x7f
 800b6ca:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b6cc:	0013      	movs	r3, r2
 800b6ce:	009b      	lsls	r3, r3, #2
 800b6d0:	189b      	adds	r3, r3, r2
 800b6d2:	009b      	lsls	r3, r3, #2
 800b6d4:	3351      	adds	r3, #81	@ 0x51
 800b6d6:	33ff      	adds	r3, #255	@ 0xff
 800b6d8:	687a      	ldr	r2, [r7, #4]
 800b6da:	18d3      	adds	r3, r2, r3
 800b6dc:	3304      	adds	r3, #4
 800b6de:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b6e0:	220e      	movs	r2, #14
 800b6e2:	18bb      	adds	r3, r7, r2
 800b6e4:	781b      	ldrb	r3, [r3, #0]
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d003      	beq.n	800b6f2 <USBD_StdEPReq+0x394>
 800b6ea:	18bb      	adds	r3, r7, r2
 800b6ec:	781b      	ldrb	r3, [r3, #0]
 800b6ee:	2b80      	cmp	r3, #128	@ 0x80
 800b6f0:	d103      	bne.n	800b6fa <USBD_StdEPReq+0x39c>
              {
                pep->status = 0x0000U;
 800b6f2:	68bb      	ldr	r3, [r7, #8]
 800b6f4:	2200      	movs	r2, #0
 800b6f6:	601a      	str	r2, [r3, #0]
 800b6f8:	e010      	b.n	800b71c <USBD_StdEPReq+0x3be>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b6fa:	230e      	movs	r3, #14
 800b6fc:	18fb      	adds	r3, r7, r3
 800b6fe:	781a      	ldrb	r2, [r3, #0]
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	0011      	movs	r1, r2
 800b704:	0018      	movs	r0, r3
 800b706:	f001 f9ee 	bl	800cae6 <USBD_LL_IsStallEP>
 800b70a:	1e03      	subs	r3, r0, #0
 800b70c:	d003      	beq.n	800b716 <USBD_StdEPReq+0x3b8>
              {
                pep->status = 0x0001U;
 800b70e:	68bb      	ldr	r3, [r7, #8]
 800b710:	2201      	movs	r2, #1
 800b712:	601a      	str	r2, [r3, #0]
 800b714:	e002      	b.n	800b71c <USBD_StdEPReq+0x3be>
              }
              else
              {
                pep->status = 0x0000U;
 800b716:	68bb      	ldr	r3, [r7, #8]
 800b718:	2200      	movs	r2, #0
 800b71a:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b71c:	68b9      	ldr	r1, [r7, #8]
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	2202      	movs	r2, #2
 800b722:	0018      	movs	r0, r3
 800b724:	f000 fcb0 	bl	800c088 <USBD_CtlSendData>
              break;
 800b728:	e006      	b.n	800b738 <USBD_StdEPReq+0x3da>

            default:
              USBD_CtlError(pdev, req);
 800b72a:	683a      	ldr	r2, [r7, #0]
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	0011      	movs	r1, r2
 800b730:	0018      	movs	r0, r3
 800b732:	f000 fc21 	bl	800bf78 <USBD_CtlError>
              break;
 800b736:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 800b738:	e006      	b.n	800b748 <USBD_StdEPReq+0x3ea>

        default:
          USBD_CtlError(pdev, req);
 800b73a:	683a      	ldr	r2, [r7, #0]
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	0011      	movs	r1, r2
 800b740:	0018      	movs	r0, r3
 800b742:	f000 fc19 	bl	800bf78 <USBD_CtlError>
          break;
 800b746:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800b748:	e007      	b.n	800b75a <USBD_StdEPReq+0x3fc>

    default:
      USBD_CtlError(pdev, req);
 800b74a:	683a      	ldr	r2, [r7, #0]
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	0011      	movs	r1, r2
 800b750:	0018      	movs	r0, r3
 800b752:	f000 fc11 	bl	800bf78 <USBD_CtlError>
      break;
 800b756:	e000      	b.n	800b75a <USBD_StdEPReq+0x3fc>
      break;
 800b758:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800b75a:	230f      	movs	r3, #15
 800b75c:	18fb      	adds	r3, r7, r3
 800b75e:	781b      	ldrb	r3, [r3, #0]
}
 800b760:	0018      	movs	r0, r3
 800b762:	46bd      	mov	sp, r7
 800b764:	b004      	add	sp, #16
 800b766:	bdb0      	pop	{r4, r5, r7, pc}

0800b768 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b768:	b580      	push	{r7, lr}
 800b76a:	b084      	sub	sp, #16
 800b76c:	af00      	add	r7, sp, #0
 800b76e:	6078      	str	r0, [r7, #4]
 800b770:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b772:	2308      	movs	r3, #8
 800b774:	18fb      	adds	r3, r7, r3
 800b776:	2200      	movs	r2, #0
 800b778:	801a      	strh	r2, [r3, #0]
  uint8_t *pbuf = NULL;
 800b77a:	2300      	movs	r3, #0
 800b77c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b77e:	230b      	movs	r3, #11
 800b780:	18fb      	adds	r3, r7, r3
 800b782:	2200      	movs	r2, #0
 800b784:	701a      	strb	r2, [r3, #0]

  switch (req->wValue >> 8)
 800b786:	683b      	ldr	r3, [r7, #0]
 800b788:	885b      	ldrh	r3, [r3, #2]
 800b78a:	0a1b      	lsrs	r3, r3, #8
 800b78c:	b29b      	uxth	r3, r3
 800b78e:	2b0f      	cmp	r3, #15
 800b790:	d900      	bls.n	800b794 <USBD_GetDescriptor+0x2c>
 800b792:	e17b      	b.n	800ba8c <USBD_GetDescriptor+0x324>
 800b794:	009a      	lsls	r2, r3, #2
 800b796:	4bdd      	ldr	r3, [pc, #884]	@ (800bb0c <USBD_GetDescriptor+0x3a4>)
 800b798:	18d3      	adds	r3, r2, r3
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	469f      	mov	pc, r3
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800b79e:	687a      	ldr	r2, [r7, #4]
 800b7a0:	23ad      	movs	r3, #173	@ 0xad
 800b7a2:	009b      	lsls	r3, r3, #2
 800b7a4:	58d3      	ldr	r3, [r2, r3]
 800b7a6:	69db      	ldr	r3, [r3, #28]
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d00d      	beq.n	800b7c8 <USBD_GetDescriptor+0x60>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800b7ac:	687a      	ldr	r2, [r7, #4]
 800b7ae:	23ad      	movs	r3, #173	@ 0xad
 800b7b0:	009b      	lsls	r3, r3, #2
 800b7b2:	58d3      	ldr	r3, [r2, r3]
 800b7b4:	69db      	ldr	r3, [r3, #28]
 800b7b6:	687a      	ldr	r2, [r7, #4]
 800b7b8:	7c12      	ldrb	r2, [r2, #16]
 800b7ba:	2108      	movs	r1, #8
 800b7bc:	1879      	adds	r1, r7, r1
 800b7be:	0010      	movs	r0, r2
 800b7c0:	4798      	blx	r3
 800b7c2:	0003      	movs	r3, r0
 800b7c4:	60fb      	str	r3, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b7c6:	e16e      	b.n	800baa6 <USBD_GetDescriptor+0x33e>
        USBD_CtlError(pdev, req);
 800b7c8:	683a      	ldr	r2, [r7, #0]
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	0011      	movs	r1, r2
 800b7ce:	0018      	movs	r0, r3
 800b7d0:	f000 fbd2 	bl	800bf78 <USBD_CtlError>
        err++;
 800b7d4:	210b      	movs	r1, #11
 800b7d6:	187b      	adds	r3, r7, r1
 800b7d8:	781a      	ldrb	r2, [r3, #0]
 800b7da:	187b      	adds	r3, r7, r1
 800b7dc:	3201      	adds	r2, #1
 800b7de:	701a      	strb	r2, [r3, #0]
      break;
 800b7e0:	e161      	b.n	800baa6 <USBD_GetDescriptor+0x33e>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b7e2:	687a      	ldr	r2, [r7, #4]
 800b7e4:	23ad      	movs	r3, #173	@ 0xad
 800b7e6:	009b      	lsls	r3, r3, #2
 800b7e8:	58d3      	ldr	r3, [r2, r3]
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	687a      	ldr	r2, [r7, #4]
 800b7ee:	7c12      	ldrb	r2, [r2, #16]
 800b7f0:	2108      	movs	r1, #8
 800b7f2:	1879      	adds	r1, r7, r1
 800b7f4:	0010      	movs	r0, r2
 800b7f6:	4798      	blx	r3
 800b7f8:	0003      	movs	r3, r0
 800b7fa:	60fb      	str	r3, [r7, #12]
      break;
 800b7fc:	e153      	b.n	800baa6 <USBD_GetDescriptor+0x33e>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	7c1b      	ldrb	r3, [r3, #16]
 800b802:	2b00      	cmp	r3, #0
 800b804:	d10f      	bne.n	800b826 <USBD_GetDescriptor+0xbe>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800b806:	687a      	ldr	r2, [r7, #4]
 800b808:	23ae      	movs	r3, #174	@ 0xae
 800b80a:	009b      	lsls	r3, r3, #2
 800b80c:	58d3      	ldr	r3, [r2, r3]
 800b80e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b810:	2208      	movs	r2, #8
 800b812:	18ba      	adds	r2, r7, r2
 800b814:	0010      	movs	r0, r2
 800b816:	4798      	blx	r3
 800b818:	0003      	movs	r3, r0
 800b81a:	60fb      	str	r3, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	3301      	adds	r3, #1
 800b820:	2202      	movs	r2, #2
 800b822:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b824:	e13f      	b.n	800baa6 <USBD_GetDescriptor+0x33e>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800b826:	687a      	ldr	r2, [r7, #4]
 800b828:	23ae      	movs	r3, #174	@ 0xae
 800b82a:	009b      	lsls	r3, r3, #2
 800b82c:	58d3      	ldr	r3, [r2, r3]
 800b82e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b830:	2208      	movs	r2, #8
 800b832:	18ba      	adds	r2, r7, r2
 800b834:	0010      	movs	r0, r2
 800b836:	4798      	blx	r3
 800b838:	0003      	movs	r3, r0
 800b83a:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b83c:	68fb      	ldr	r3, [r7, #12]
 800b83e:	3301      	adds	r3, #1
 800b840:	2202      	movs	r2, #2
 800b842:	701a      	strb	r2, [r3, #0]
      break;
 800b844:	e12f      	b.n	800baa6 <USBD_GetDescriptor+0x33e>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b846:	683b      	ldr	r3, [r7, #0]
 800b848:	885b      	ldrh	r3, [r3, #2]
 800b84a:	b2db      	uxtb	r3, r3
 800b84c:	2b05      	cmp	r3, #5
 800b84e:	d900      	bls.n	800b852 <USBD_GetDescriptor+0xea>
 800b850:	e0d0      	b.n	800b9f4 <USBD_GetDescriptor+0x28c>
 800b852:	009a      	lsls	r2, r3, #2
 800b854:	4bae      	ldr	r3, [pc, #696]	@ (800bb10 <USBD_GetDescriptor+0x3a8>)
 800b856:	18d3      	adds	r3, r2, r3
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	469f      	mov	pc, r3
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b85c:	687a      	ldr	r2, [r7, #4]
 800b85e:	23ad      	movs	r3, #173	@ 0xad
 800b860:	009b      	lsls	r3, r3, #2
 800b862:	58d3      	ldr	r3, [r2, r3]
 800b864:	685b      	ldr	r3, [r3, #4]
 800b866:	2b00      	cmp	r3, #0
 800b868:	d00d      	beq.n	800b886 <USBD_GetDescriptor+0x11e>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b86a:	687a      	ldr	r2, [r7, #4]
 800b86c:	23ad      	movs	r3, #173	@ 0xad
 800b86e:	009b      	lsls	r3, r3, #2
 800b870:	58d3      	ldr	r3, [r2, r3]
 800b872:	685b      	ldr	r3, [r3, #4]
 800b874:	687a      	ldr	r2, [r7, #4]
 800b876:	7c12      	ldrb	r2, [r2, #16]
 800b878:	2108      	movs	r1, #8
 800b87a:	1879      	adds	r1, r7, r1
 800b87c:	0010      	movs	r0, r2
 800b87e:	4798      	blx	r3
 800b880:	0003      	movs	r3, r0
 800b882:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b884:	e0c3      	b.n	800ba0e <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 800b886:	683a      	ldr	r2, [r7, #0]
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	0011      	movs	r1, r2
 800b88c:	0018      	movs	r0, r3
 800b88e:	f000 fb73 	bl	800bf78 <USBD_CtlError>
            err++;
 800b892:	210b      	movs	r1, #11
 800b894:	187b      	adds	r3, r7, r1
 800b896:	781a      	ldrb	r2, [r3, #0]
 800b898:	187b      	adds	r3, r7, r1
 800b89a:	3201      	adds	r2, #1
 800b89c:	701a      	strb	r2, [r3, #0]
          break;
 800b89e:	e0b6      	b.n	800ba0e <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b8a0:	687a      	ldr	r2, [r7, #4]
 800b8a2:	23ad      	movs	r3, #173	@ 0xad
 800b8a4:	009b      	lsls	r3, r3, #2
 800b8a6:	58d3      	ldr	r3, [r2, r3]
 800b8a8:	689b      	ldr	r3, [r3, #8]
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d00d      	beq.n	800b8ca <USBD_GetDescriptor+0x162>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b8ae:	687a      	ldr	r2, [r7, #4]
 800b8b0:	23ad      	movs	r3, #173	@ 0xad
 800b8b2:	009b      	lsls	r3, r3, #2
 800b8b4:	58d3      	ldr	r3, [r2, r3]
 800b8b6:	689b      	ldr	r3, [r3, #8]
 800b8b8:	687a      	ldr	r2, [r7, #4]
 800b8ba:	7c12      	ldrb	r2, [r2, #16]
 800b8bc:	2108      	movs	r1, #8
 800b8be:	1879      	adds	r1, r7, r1
 800b8c0:	0010      	movs	r0, r2
 800b8c2:	4798      	blx	r3
 800b8c4:	0003      	movs	r3, r0
 800b8c6:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b8c8:	e0a1      	b.n	800ba0e <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 800b8ca:	683a      	ldr	r2, [r7, #0]
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	0011      	movs	r1, r2
 800b8d0:	0018      	movs	r0, r3
 800b8d2:	f000 fb51 	bl	800bf78 <USBD_CtlError>
            err++;
 800b8d6:	210b      	movs	r1, #11
 800b8d8:	187b      	adds	r3, r7, r1
 800b8da:	781a      	ldrb	r2, [r3, #0]
 800b8dc:	187b      	adds	r3, r7, r1
 800b8de:	3201      	adds	r2, #1
 800b8e0:	701a      	strb	r2, [r3, #0]
          break;
 800b8e2:	e094      	b.n	800ba0e <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b8e4:	687a      	ldr	r2, [r7, #4]
 800b8e6:	23ad      	movs	r3, #173	@ 0xad
 800b8e8:	009b      	lsls	r3, r3, #2
 800b8ea:	58d3      	ldr	r3, [r2, r3]
 800b8ec:	68db      	ldr	r3, [r3, #12]
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d00d      	beq.n	800b90e <USBD_GetDescriptor+0x1a6>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b8f2:	687a      	ldr	r2, [r7, #4]
 800b8f4:	23ad      	movs	r3, #173	@ 0xad
 800b8f6:	009b      	lsls	r3, r3, #2
 800b8f8:	58d3      	ldr	r3, [r2, r3]
 800b8fa:	68db      	ldr	r3, [r3, #12]
 800b8fc:	687a      	ldr	r2, [r7, #4]
 800b8fe:	7c12      	ldrb	r2, [r2, #16]
 800b900:	2108      	movs	r1, #8
 800b902:	1879      	adds	r1, r7, r1
 800b904:	0010      	movs	r0, r2
 800b906:	4798      	blx	r3
 800b908:	0003      	movs	r3, r0
 800b90a:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b90c:	e07f      	b.n	800ba0e <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 800b90e:	683a      	ldr	r2, [r7, #0]
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	0011      	movs	r1, r2
 800b914:	0018      	movs	r0, r3
 800b916:	f000 fb2f 	bl	800bf78 <USBD_CtlError>
            err++;
 800b91a:	210b      	movs	r1, #11
 800b91c:	187b      	adds	r3, r7, r1
 800b91e:	781a      	ldrb	r2, [r3, #0]
 800b920:	187b      	adds	r3, r7, r1
 800b922:	3201      	adds	r2, #1
 800b924:	701a      	strb	r2, [r3, #0]
          break;
 800b926:	e072      	b.n	800ba0e <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b928:	687a      	ldr	r2, [r7, #4]
 800b92a:	23ad      	movs	r3, #173	@ 0xad
 800b92c:	009b      	lsls	r3, r3, #2
 800b92e:	58d3      	ldr	r3, [r2, r3]
 800b930:	691b      	ldr	r3, [r3, #16]
 800b932:	2b00      	cmp	r3, #0
 800b934:	d00d      	beq.n	800b952 <USBD_GetDescriptor+0x1ea>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b936:	687a      	ldr	r2, [r7, #4]
 800b938:	23ad      	movs	r3, #173	@ 0xad
 800b93a:	009b      	lsls	r3, r3, #2
 800b93c:	58d3      	ldr	r3, [r2, r3]
 800b93e:	691b      	ldr	r3, [r3, #16]
 800b940:	687a      	ldr	r2, [r7, #4]
 800b942:	7c12      	ldrb	r2, [r2, #16]
 800b944:	2108      	movs	r1, #8
 800b946:	1879      	adds	r1, r7, r1
 800b948:	0010      	movs	r0, r2
 800b94a:	4798      	blx	r3
 800b94c:	0003      	movs	r3, r0
 800b94e:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b950:	e05d      	b.n	800ba0e <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 800b952:	683a      	ldr	r2, [r7, #0]
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	0011      	movs	r1, r2
 800b958:	0018      	movs	r0, r3
 800b95a:	f000 fb0d 	bl	800bf78 <USBD_CtlError>
            err++;
 800b95e:	210b      	movs	r1, #11
 800b960:	187b      	adds	r3, r7, r1
 800b962:	781a      	ldrb	r2, [r3, #0]
 800b964:	187b      	adds	r3, r7, r1
 800b966:	3201      	adds	r2, #1
 800b968:	701a      	strb	r2, [r3, #0]
          break;
 800b96a:	e050      	b.n	800ba0e <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b96c:	687a      	ldr	r2, [r7, #4]
 800b96e:	23ad      	movs	r3, #173	@ 0xad
 800b970:	009b      	lsls	r3, r3, #2
 800b972:	58d3      	ldr	r3, [r2, r3]
 800b974:	695b      	ldr	r3, [r3, #20]
 800b976:	2b00      	cmp	r3, #0
 800b978:	d00d      	beq.n	800b996 <USBD_GetDescriptor+0x22e>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b97a:	687a      	ldr	r2, [r7, #4]
 800b97c:	23ad      	movs	r3, #173	@ 0xad
 800b97e:	009b      	lsls	r3, r3, #2
 800b980:	58d3      	ldr	r3, [r2, r3]
 800b982:	695b      	ldr	r3, [r3, #20]
 800b984:	687a      	ldr	r2, [r7, #4]
 800b986:	7c12      	ldrb	r2, [r2, #16]
 800b988:	2108      	movs	r1, #8
 800b98a:	1879      	adds	r1, r7, r1
 800b98c:	0010      	movs	r0, r2
 800b98e:	4798      	blx	r3
 800b990:	0003      	movs	r3, r0
 800b992:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b994:	e03b      	b.n	800ba0e <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 800b996:	683a      	ldr	r2, [r7, #0]
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	0011      	movs	r1, r2
 800b99c:	0018      	movs	r0, r3
 800b99e:	f000 faeb 	bl	800bf78 <USBD_CtlError>
            err++;
 800b9a2:	210b      	movs	r1, #11
 800b9a4:	187b      	adds	r3, r7, r1
 800b9a6:	781a      	ldrb	r2, [r3, #0]
 800b9a8:	187b      	adds	r3, r7, r1
 800b9aa:	3201      	adds	r2, #1
 800b9ac:	701a      	strb	r2, [r3, #0]
          break;
 800b9ae:	e02e      	b.n	800ba0e <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b9b0:	687a      	ldr	r2, [r7, #4]
 800b9b2:	23ad      	movs	r3, #173	@ 0xad
 800b9b4:	009b      	lsls	r3, r3, #2
 800b9b6:	58d3      	ldr	r3, [r2, r3]
 800b9b8:	699b      	ldr	r3, [r3, #24]
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d00d      	beq.n	800b9da <USBD_GetDescriptor+0x272>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b9be:	687a      	ldr	r2, [r7, #4]
 800b9c0:	23ad      	movs	r3, #173	@ 0xad
 800b9c2:	009b      	lsls	r3, r3, #2
 800b9c4:	58d3      	ldr	r3, [r2, r3]
 800b9c6:	699b      	ldr	r3, [r3, #24]
 800b9c8:	687a      	ldr	r2, [r7, #4]
 800b9ca:	7c12      	ldrb	r2, [r2, #16]
 800b9cc:	2108      	movs	r1, #8
 800b9ce:	1879      	adds	r1, r7, r1
 800b9d0:	0010      	movs	r0, r2
 800b9d2:	4798      	blx	r3
 800b9d4:	0003      	movs	r3, r0
 800b9d6:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b9d8:	e019      	b.n	800ba0e <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 800b9da:	683a      	ldr	r2, [r7, #0]
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	0011      	movs	r1, r2
 800b9e0:	0018      	movs	r0, r3
 800b9e2:	f000 fac9 	bl	800bf78 <USBD_CtlError>
            err++;
 800b9e6:	210b      	movs	r1, #11
 800b9e8:	187b      	adds	r3, r7, r1
 800b9ea:	781a      	ldrb	r2, [r3, #0]
 800b9ec:	187b      	adds	r3, r7, r1
 800b9ee:	3201      	adds	r2, #1
 800b9f0:	701a      	strb	r2, [r3, #0]
          break;
 800b9f2:	e00c      	b.n	800ba0e <USBD_GetDescriptor+0x2a6>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800b9f4:	683a      	ldr	r2, [r7, #0]
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	0011      	movs	r1, r2
 800b9fa:	0018      	movs	r0, r3
 800b9fc:	f000 fabc 	bl	800bf78 <USBD_CtlError>
          err++;
 800ba00:	210b      	movs	r1, #11
 800ba02:	187b      	adds	r3, r7, r1
 800ba04:	781a      	ldrb	r2, [r3, #0]
 800ba06:	187b      	adds	r3, r7, r1
 800ba08:	3201      	adds	r2, #1
 800ba0a:	701a      	strb	r2, [r3, #0]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800ba0c:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800ba0e:	e04a      	b.n	800baa6 <USBD_GetDescriptor+0x33e>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	7c1b      	ldrb	r3, [r3, #16]
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d10b      	bne.n	800ba30 <USBD_GetDescriptor+0x2c8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800ba18:	687a      	ldr	r2, [r7, #4]
 800ba1a:	23ae      	movs	r3, #174	@ 0xae
 800ba1c:	009b      	lsls	r3, r3, #2
 800ba1e:	58d3      	ldr	r3, [r2, r3]
 800ba20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ba22:	2208      	movs	r2, #8
 800ba24:	18ba      	adds	r2, r7, r2
 800ba26:	0010      	movs	r0, r2
 800ba28:	4798      	blx	r3
 800ba2a:	0003      	movs	r3, r0
 800ba2c:	60fb      	str	r3, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ba2e:	e03a      	b.n	800baa6 <USBD_GetDescriptor+0x33e>
        USBD_CtlError(pdev, req);
 800ba30:	683a      	ldr	r2, [r7, #0]
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	0011      	movs	r1, r2
 800ba36:	0018      	movs	r0, r3
 800ba38:	f000 fa9e 	bl	800bf78 <USBD_CtlError>
        err++;
 800ba3c:	210b      	movs	r1, #11
 800ba3e:	187b      	adds	r3, r7, r1
 800ba40:	781a      	ldrb	r2, [r3, #0]
 800ba42:	187b      	adds	r3, r7, r1
 800ba44:	3201      	adds	r2, #1
 800ba46:	701a      	strb	r2, [r3, #0]
      break;
 800ba48:	e02d      	b.n	800baa6 <USBD_GetDescriptor+0x33e>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	7c1b      	ldrb	r3, [r3, #16]
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d10f      	bne.n	800ba72 <USBD_GetDescriptor+0x30a>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800ba52:	687a      	ldr	r2, [r7, #4]
 800ba54:	23ae      	movs	r3, #174	@ 0xae
 800ba56:	009b      	lsls	r3, r3, #2
 800ba58:	58d3      	ldr	r3, [r2, r3]
 800ba5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba5c:	2208      	movs	r2, #8
 800ba5e:	18ba      	adds	r2, r7, r2
 800ba60:	0010      	movs	r0, r2
 800ba62:	4798      	blx	r3
 800ba64:	0003      	movs	r3, r0
 800ba66:	60fb      	str	r3, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800ba68:	68fb      	ldr	r3, [r7, #12]
 800ba6a:	3301      	adds	r3, #1
 800ba6c:	2207      	movs	r2, #7
 800ba6e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ba70:	e019      	b.n	800baa6 <USBD_GetDescriptor+0x33e>
        USBD_CtlError(pdev, req);
 800ba72:	683a      	ldr	r2, [r7, #0]
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	0011      	movs	r1, r2
 800ba78:	0018      	movs	r0, r3
 800ba7a:	f000 fa7d 	bl	800bf78 <USBD_CtlError>
        err++;
 800ba7e:	210b      	movs	r1, #11
 800ba80:	187b      	adds	r3, r7, r1
 800ba82:	781a      	ldrb	r2, [r3, #0]
 800ba84:	187b      	adds	r3, r7, r1
 800ba86:	3201      	adds	r2, #1
 800ba88:	701a      	strb	r2, [r3, #0]
      break;
 800ba8a:	e00c      	b.n	800baa6 <USBD_GetDescriptor+0x33e>

    default:
      USBD_CtlError(pdev, req);
 800ba8c:	683a      	ldr	r2, [r7, #0]
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	0011      	movs	r1, r2
 800ba92:	0018      	movs	r0, r3
 800ba94:	f000 fa70 	bl	800bf78 <USBD_CtlError>
      err++;
 800ba98:	210b      	movs	r1, #11
 800ba9a:	187b      	adds	r3, r7, r1
 800ba9c:	781a      	ldrb	r2, [r3, #0]
 800ba9e:	187b      	adds	r3, r7, r1
 800baa0:	3201      	adds	r2, #1
 800baa2:	701a      	strb	r2, [r3, #0]
      break;
 800baa4:	46c0      	nop			@ (mov r8, r8)
  }

  if (err != 0U)
 800baa6:	230b      	movs	r3, #11
 800baa8:	18fb      	adds	r3, r7, r3
 800baaa:	781b      	ldrb	r3, [r3, #0]
 800baac:	2b00      	cmp	r3, #0
 800baae:	d131      	bne.n	800bb14 <USBD_GetDescriptor+0x3ac>
  {
    return;
  }

  if (req->wLength != 0U)
 800bab0:	683b      	ldr	r3, [r7, #0]
 800bab2:	88db      	ldrh	r3, [r3, #6]
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d023      	beq.n	800bb00 <USBD_GetDescriptor+0x398>
  {
    if (len != 0U)
 800bab8:	2108      	movs	r1, #8
 800baba:	187b      	adds	r3, r7, r1
 800babc:	881b      	ldrh	r3, [r3, #0]
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d017      	beq.n	800baf2 <USBD_GetDescriptor+0x38a>
    {
      len = MIN(len, req->wLength);
 800bac2:	683b      	ldr	r3, [r7, #0]
 800bac4:	88da      	ldrh	r2, [r3, #6]
 800bac6:	187b      	adds	r3, r7, r1
 800bac8:	881b      	ldrh	r3, [r3, #0]
 800baca:	1c18      	adds	r0, r3, #0
 800bacc:	1c11      	adds	r1, r2, #0
 800bace:	b28a      	uxth	r2, r1
 800bad0:	b283      	uxth	r3, r0
 800bad2:	429a      	cmp	r2, r3
 800bad4:	d900      	bls.n	800bad8 <USBD_GetDescriptor+0x370>
 800bad6:	1c01      	adds	r1, r0, #0
 800bad8:	b28a      	uxth	r2, r1
 800bada:	2108      	movs	r1, #8
 800badc:	187b      	adds	r3, r7, r1
 800bade:	801a      	strh	r2, [r3, #0]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800bae0:	187b      	adds	r3, r7, r1
 800bae2:	881b      	ldrh	r3, [r3, #0]
 800bae4:	001a      	movs	r2, r3
 800bae6:	68f9      	ldr	r1, [r7, #12]
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	0018      	movs	r0, r3
 800baec:	f000 facc 	bl	800c088 <USBD_CtlSendData>
 800baf0:	e011      	b.n	800bb16 <USBD_GetDescriptor+0x3ae>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800baf2:	683a      	ldr	r2, [r7, #0]
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	0011      	movs	r1, r2
 800baf8:	0018      	movs	r0, r3
 800bafa:	f000 fa3d 	bl	800bf78 <USBD_CtlError>
 800bafe:	e00a      	b.n	800bb16 <USBD_GetDescriptor+0x3ae>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	0018      	movs	r0, r3
 800bb04:	f000 fb1e 	bl	800c144 <USBD_CtlSendStatus>
 800bb08:	e005      	b.n	800bb16 <USBD_GetDescriptor+0x3ae>
 800bb0a:	46c0      	nop			@ (mov r8, r8)
 800bb0c:	0800e1a0 	.word	0x0800e1a0
 800bb10:	0800e1e0 	.word	0x0800e1e0
    return;
 800bb14:	46c0      	nop			@ (mov r8, r8)
  }
}
 800bb16:	46bd      	mov	sp, r7
 800bb18:	b004      	add	sp, #16
 800bb1a:	bd80      	pop	{r7, pc}

0800bb1c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bb1c:	b590      	push	{r4, r7, lr}
 800bb1e:	b085      	sub	sp, #20
 800bb20:	af00      	add	r7, sp, #0
 800bb22:	6078      	str	r0, [r7, #4]
 800bb24:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800bb26:	683b      	ldr	r3, [r7, #0]
 800bb28:	889b      	ldrh	r3, [r3, #4]
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d13e      	bne.n	800bbac <USBD_SetAddress+0x90>
 800bb2e:	683b      	ldr	r3, [r7, #0]
 800bb30:	88db      	ldrh	r3, [r3, #6]
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	d13a      	bne.n	800bbac <USBD_SetAddress+0x90>
 800bb36:	683b      	ldr	r3, [r7, #0]
 800bb38:	885b      	ldrh	r3, [r3, #2]
 800bb3a:	2b7f      	cmp	r3, #127	@ 0x7f
 800bb3c:	d836      	bhi.n	800bbac <USBD_SetAddress+0x90>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800bb3e:	683b      	ldr	r3, [r7, #0]
 800bb40:	885b      	ldrh	r3, [r3, #2]
 800bb42:	b2da      	uxtb	r2, r3
 800bb44:	230f      	movs	r3, #15
 800bb46:	18fb      	adds	r3, r7, r3
 800bb48:	217f      	movs	r1, #127	@ 0x7f
 800bb4a:	400a      	ands	r2, r1
 800bb4c:	701a      	strb	r2, [r3, #0]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bb4e:	687a      	ldr	r2, [r7, #4]
 800bb50:	23a7      	movs	r3, #167	@ 0xa7
 800bb52:	009b      	lsls	r3, r3, #2
 800bb54:	5cd3      	ldrb	r3, [r2, r3]
 800bb56:	b2db      	uxtb	r3, r3
 800bb58:	2b03      	cmp	r3, #3
 800bb5a:	d106      	bne.n	800bb6a <USBD_SetAddress+0x4e>
    {
      USBD_CtlError(pdev, req);
 800bb5c:	683a      	ldr	r2, [r7, #0]
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	0011      	movs	r1, r2
 800bb62:	0018      	movs	r0, r3
 800bb64:	f000 fa08 	bl	800bf78 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bb68:	e027      	b.n	800bbba <USBD_SetAddress+0x9e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	240f      	movs	r4, #15
 800bb6e:	193a      	adds	r2, r7, r4
 800bb70:	4914      	ldr	r1, [pc, #80]	@ (800bbc4 <USBD_SetAddress+0xa8>)
 800bb72:	7812      	ldrb	r2, [r2, #0]
 800bb74:	545a      	strb	r2, [r3, r1]
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800bb76:	193b      	adds	r3, r7, r4
 800bb78:	781a      	ldrb	r2, [r3, #0]
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	0011      	movs	r1, r2
 800bb7e:	0018      	movs	r0, r3
 800bb80:	f000 ffe1 	bl	800cb46 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	0018      	movs	r0, r3
 800bb88:	f000 fadc 	bl	800c144 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800bb8c:	193b      	adds	r3, r7, r4
 800bb8e:	781b      	ldrb	r3, [r3, #0]
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d005      	beq.n	800bba0 <USBD_SetAddress+0x84>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bb94:	687a      	ldr	r2, [r7, #4]
 800bb96:	23a7      	movs	r3, #167	@ 0xa7
 800bb98:	009b      	lsls	r3, r3, #2
 800bb9a:	2102      	movs	r1, #2
 800bb9c:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bb9e:	e00c      	b.n	800bbba <USBD_SetAddress+0x9e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800bba0:	687a      	ldr	r2, [r7, #4]
 800bba2:	23a7      	movs	r3, #167	@ 0xa7
 800bba4:	009b      	lsls	r3, r3, #2
 800bba6:	2101      	movs	r1, #1
 800bba8:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bbaa:	e006      	b.n	800bbba <USBD_SetAddress+0x9e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800bbac:	683a      	ldr	r2, [r7, #0]
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	0011      	movs	r1, r2
 800bbb2:	0018      	movs	r0, r3
 800bbb4:	f000 f9e0 	bl	800bf78 <USBD_CtlError>
  }
}
 800bbb8:	46c0      	nop			@ (mov r8, r8)
 800bbba:	46c0      	nop			@ (mov r8, r8)
 800bbbc:	46bd      	mov	sp, r7
 800bbbe:	b005      	add	sp, #20
 800bbc0:	bd90      	pop	{r4, r7, pc}
 800bbc2:	46c0      	nop			@ (mov r8, r8)
 800bbc4:	0000029e 	.word	0x0000029e

0800bbc8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bbc8:	b5b0      	push	{r4, r5, r7, lr}
 800bbca:	b084      	sub	sp, #16
 800bbcc:	af00      	add	r7, sp, #0
 800bbce:	6078      	str	r0, [r7, #4]
 800bbd0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bbd2:	230f      	movs	r3, #15
 800bbd4:	18fb      	adds	r3, r7, r3
 800bbd6:	2200      	movs	r2, #0
 800bbd8:	701a      	strb	r2, [r3, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800bbda:	683b      	ldr	r3, [r7, #0]
 800bbdc:	885b      	ldrh	r3, [r3, #2]
 800bbde:	b2da      	uxtb	r2, r3
 800bbe0:	4b5f      	ldr	r3, [pc, #380]	@ (800bd60 <USBD_SetConfig+0x198>)
 800bbe2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800bbe4:	4b5e      	ldr	r3, [pc, #376]	@ (800bd60 <USBD_SetConfig+0x198>)
 800bbe6:	781b      	ldrb	r3, [r3, #0]
 800bbe8:	2b01      	cmp	r3, #1
 800bbea:	d907      	bls.n	800bbfc <USBD_SetConfig+0x34>
  {
    USBD_CtlError(pdev, req);
 800bbec:	683a      	ldr	r2, [r7, #0]
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	0011      	movs	r1, r2
 800bbf2:	0018      	movs	r0, r3
 800bbf4:	f000 f9c0 	bl	800bf78 <USBD_CtlError>
    return USBD_FAIL;
 800bbf8:	2303      	movs	r3, #3
 800bbfa:	e0ac      	b.n	800bd56 <USBD_SetConfig+0x18e>
  }

  switch (pdev->dev_state)
 800bbfc:	687a      	ldr	r2, [r7, #4]
 800bbfe:	23a7      	movs	r3, #167	@ 0xa7
 800bc00:	009b      	lsls	r3, r3, #2
 800bc02:	5cd3      	ldrb	r3, [r2, r3]
 800bc04:	b2db      	uxtb	r3, r3
 800bc06:	2b02      	cmp	r3, #2
 800bc08:	d002      	beq.n	800bc10 <USBD_SetConfig+0x48>
 800bc0a:	2b03      	cmp	r3, #3
 800bc0c:	d033      	beq.n	800bc76 <USBD_SetConfig+0xae>
 800bc0e:	e08d      	b.n	800bd2c <USBD_SetConfig+0x164>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800bc10:	4b53      	ldr	r3, [pc, #332]	@ (800bd60 <USBD_SetConfig+0x198>)
 800bc12:	781b      	ldrb	r3, [r3, #0]
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d029      	beq.n	800bc6c <USBD_SetConfig+0xa4>
      {
        pdev->dev_config = cfgidx;
 800bc18:	4b51      	ldr	r3, [pc, #324]	@ (800bd60 <USBD_SetConfig+0x198>)
 800bc1a:	781b      	ldrb	r3, [r3, #0]
 800bc1c:	001a      	movs	r2, r3
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bc22:	4b4f      	ldr	r3, [pc, #316]	@ (800bd60 <USBD_SetConfig+0x198>)
 800bc24:	781a      	ldrb	r2, [r3, #0]
 800bc26:	250f      	movs	r5, #15
 800bc28:	197c      	adds	r4, r7, r5
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	0011      	movs	r1, r2
 800bc2e:	0018      	movs	r0, r3
 800bc30:	f7fe feb4 	bl	800a99c <USBD_SetClassConfig>
 800bc34:	0003      	movs	r3, r0
 800bc36:	7023      	strb	r3, [r4, #0]

        if (ret != USBD_OK)
 800bc38:	197b      	adds	r3, r7, r5
 800bc3a:	781b      	ldrb	r3, [r3, #0]
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d00b      	beq.n	800bc58 <USBD_SetConfig+0x90>
        {
          USBD_CtlError(pdev, req);
 800bc40:	683a      	ldr	r2, [r7, #0]
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	0011      	movs	r1, r2
 800bc46:	0018      	movs	r0, r3
 800bc48:	f000 f996 	bl	800bf78 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bc4c:	687a      	ldr	r2, [r7, #4]
 800bc4e:	23a7      	movs	r3, #167	@ 0xa7
 800bc50:	009b      	lsls	r3, r3, #2
 800bc52:	2102      	movs	r1, #2
 800bc54:	54d1      	strb	r1, [r2, r3]
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800bc56:	e07b      	b.n	800bd50 <USBD_SetConfig+0x188>
          (void)USBD_CtlSendStatus(pdev);
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	0018      	movs	r0, r3
 800bc5c:	f000 fa72 	bl	800c144 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800bc60:	687a      	ldr	r2, [r7, #4]
 800bc62:	23a7      	movs	r3, #167	@ 0xa7
 800bc64:	009b      	lsls	r3, r3, #2
 800bc66:	2103      	movs	r1, #3
 800bc68:	54d1      	strb	r1, [r2, r3]
      break;
 800bc6a:	e071      	b.n	800bd50 <USBD_SetConfig+0x188>
        (void)USBD_CtlSendStatus(pdev);
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	0018      	movs	r0, r3
 800bc70:	f000 fa68 	bl	800c144 <USBD_CtlSendStatus>
      break;
 800bc74:	e06c      	b.n	800bd50 <USBD_SetConfig+0x188>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800bc76:	4b3a      	ldr	r3, [pc, #232]	@ (800bd60 <USBD_SetConfig+0x198>)
 800bc78:	781b      	ldrb	r3, [r3, #0]
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d115      	bne.n	800bcaa <USBD_SetConfig+0xe2>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bc7e:	687a      	ldr	r2, [r7, #4]
 800bc80:	23a7      	movs	r3, #167	@ 0xa7
 800bc82:	009b      	lsls	r3, r3, #2
 800bc84:	2102      	movs	r1, #2
 800bc86:	54d1      	strb	r1, [r2, r3]
        pdev->dev_config = cfgidx;
 800bc88:	4b35      	ldr	r3, [pc, #212]	@ (800bd60 <USBD_SetConfig+0x198>)
 800bc8a:	781b      	ldrb	r3, [r3, #0]
 800bc8c:	001a      	movs	r2, r3
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bc92:	4b33      	ldr	r3, [pc, #204]	@ (800bd60 <USBD_SetConfig+0x198>)
 800bc94:	781a      	ldrb	r2, [r3, #0]
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	0011      	movs	r1, r2
 800bc9a:	0018      	movs	r0, r3
 800bc9c:	f7fe fea3 	bl	800a9e6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	0018      	movs	r0, r3
 800bca4:	f000 fa4e 	bl	800c144 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800bca8:	e052      	b.n	800bd50 <USBD_SetConfig+0x188>
      else if (cfgidx != pdev->dev_config)
 800bcaa:	4b2d      	ldr	r3, [pc, #180]	@ (800bd60 <USBD_SetConfig+0x198>)
 800bcac:	781b      	ldrb	r3, [r3, #0]
 800bcae:	001a      	movs	r2, r3
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	685b      	ldr	r3, [r3, #4]
 800bcb4:	429a      	cmp	r2, r3
 800bcb6:	d034      	beq.n	800bd22 <USBD_SetConfig+0x15a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	685b      	ldr	r3, [r3, #4]
 800bcbc:	b2da      	uxtb	r2, r3
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	0011      	movs	r1, r2
 800bcc2:	0018      	movs	r0, r3
 800bcc4:	f7fe fe8f 	bl	800a9e6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800bcc8:	4b25      	ldr	r3, [pc, #148]	@ (800bd60 <USBD_SetConfig+0x198>)
 800bcca:	781b      	ldrb	r3, [r3, #0]
 800bccc:	001a      	movs	r2, r3
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bcd2:	4b23      	ldr	r3, [pc, #140]	@ (800bd60 <USBD_SetConfig+0x198>)
 800bcd4:	781a      	ldrb	r2, [r3, #0]
 800bcd6:	250f      	movs	r5, #15
 800bcd8:	197c      	adds	r4, r7, r5
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	0011      	movs	r1, r2
 800bcde:	0018      	movs	r0, r3
 800bce0:	f7fe fe5c 	bl	800a99c <USBD_SetClassConfig>
 800bce4:	0003      	movs	r3, r0
 800bce6:	7023      	strb	r3, [r4, #0]
        if (ret != USBD_OK)
 800bce8:	197b      	adds	r3, r7, r5
 800bcea:	781b      	ldrb	r3, [r3, #0]
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	d013      	beq.n	800bd18 <USBD_SetConfig+0x150>
          USBD_CtlError(pdev, req);
 800bcf0:	683a      	ldr	r2, [r7, #0]
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	0011      	movs	r1, r2
 800bcf6:	0018      	movs	r0, r3
 800bcf8:	f000 f93e 	bl	800bf78 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	685b      	ldr	r3, [r3, #4]
 800bd00:	b2da      	uxtb	r2, r3
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	0011      	movs	r1, r2
 800bd06:	0018      	movs	r0, r3
 800bd08:	f7fe fe6d 	bl	800a9e6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bd0c:	687a      	ldr	r2, [r7, #4]
 800bd0e:	23a7      	movs	r3, #167	@ 0xa7
 800bd10:	009b      	lsls	r3, r3, #2
 800bd12:	2102      	movs	r1, #2
 800bd14:	54d1      	strb	r1, [r2, r3]
      break;
 800bd16:	e01b      	b.n	800bd50 <USBD_SetConfig+0x188>
          (void)USBD_CtlSendStatus(pdev);
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	0018      	movs	r0, r3
 800bd1c:	f000 fa12 	bl	800c144 <USBD_CtlSendStatus>
      break;
 800bd20:	e016      	b.n	800bd50 <USBD_SetConfig+0x188>
        (void)USBD_CtlSendStatus(pdev);
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	0018      	movs	r0, r3
 800bd26:	f000 fa0d 	bl	800c144 <USBD_CtlSendStatus>
      break;
 800bd2a:	e011      	b.n	800bd50 <USBD_SetConfig+0x188>

    default:
      USBD_CtlError(pdev, req);
 800bd2c:	683a      	ldr	r2, [r7, #0]
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	0011      	movs	r1, r2
 800bd32:	0018      	movs	r0, r3
 800bd34:	f000 f920 	bl	800bf78 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bd38:	4b09      	ldr	r3, [pc, #36]	@ (800bd60 <USBD_SetConfig+0x198>)
 800bd3a:	781a      	ldrb	r2, [r3, #0]
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	0011      	movs	r1, r2
 800bd40:	0018      	movs	r0, r3
 800bd42:	f7fe fe50 	bl	800a9e6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800bd46:	230f      	movs	r3, #15
 800bd48:	18fb      	adds	r3, r7, r3
 800bd4a:	2203      	movs	r2, #3
 800bd4c:	701a      	strb	r2, [r3, #0]
      break;
 800bd4e:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800bd50:	230f      	movs	r3, #15
 800bd52:	18fb      	adds	r3, r7, r3
 800bd54:	781b      	ldrb	r3, [r3, #0]
}
 800bd56:	0018      	movs	r0, r3
 800bd58:	46bd      	mov	sp, r7
 800bd5a:	b004      	add	sp, #16
 800bd5c:	bdb0      	pop	{r4, r5, r7, pc}
 800bd5e:	46c0      	nop			@ (mov r8, r8)
 800bd60:	20000600 	.word	0x20000600

0800bd64 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bd64:	b580      	push	{r7, lr}
 800bd66:	b082      	sub	sp, #8
 800bd68:	af00      	add	r7, sp, #0
 800bd6a:	6078      	str	r0, [r7, #4]
 800bd6c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800bd6e:	683b      	ldr	r3, [r7, #0]
 800bd70:	88db      	ldrh	r3, [r3, #6]
 800bd72:	2b01      	cmp	r3, #1
 800bd74:	d006      	beq.n	800bd84 <USBD_GetConfig+0x20>
  {
    USBD_CtlError(pdev, req);
 800bd76:	683a      	ldr	r2, [r7, #0]
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	0011      	movs	r1, r2
 800bd7c:	0018      	movs	r0, r3
 800bd7e:	f000 f8fb 	bl	800bf78 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800bd82:	e027      	b.n	800bdd4 <USBD_GetConfig+0x70>
    switch (pdev->dev_state)
 800bd84:	687a      	ldr	r2, [r7, #4]
 800bd86:	23a7      	movs	r3, #167	@ 0xa7
 800bd88:	009b      	lsls	r3, r3, #2
 800bd8a:	5cd3      	ldrb	r3, [r2, r3]
 800bd8c:	b2db      	uxtb	r3, r3
 800bd8e:	2b02      	cmp	r3, #2
 800bd90:	dc02      	bgt.n	800bd98 <USBD_GetConfig+0x34>
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	dc03      	bgt.n	800bd9e <USBD_GetConfig+0x3a>
 800bd96:	e016      	b.n	800bdc6 <USBD_GetConfig+0x62>
 800bd98:	2b03      	cmp	r3, #3
 800bd9a:	d00c      	beq.n	800bdb6 <USBD_GetConfig+0x52>
 800bd9c:	e013      	b.n	800bdc6 <USBD_GetConfig+0x62>
        pdev->dev_default_config = 0U;
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	2200      	movs	r2, #0
 800bda2:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	3308      	adds	r3, #8
 800bda8:	0019      	movs	r1, r3
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	2201      	movs	r2, #1
 800bdae:	0018      	movs	r0, r3
 800bdb0:	f000 f96a 	bl	800c088 <USBD_CtlSendData>
        break;
 800bdb4:	e00e      	b.n	800bdd4 <USBD_GetConfig+0x70>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	1d19      	adds	r1, r3, #4
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	2201      	movs	r2, #1
 800bdbe:	0018      	movs	r0, r3
 800bdc0:	f000 f962 	bl	800c088 <USBD_CtlSendData>
        break;
 800bdc4:	e006      	b.n	800bdd4 <USBD_GetConfig+0x70>
        USBD_CtlError(pdev, req);
 800bdc6:	683a      	ldr	r2, [r7, #0]
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	0011      	movs	r1, r2
 800bdcc:	0018      	movs	r0, r3
 800bdce:	f000 f8d3 	bl	800bf78 <USBD_CtlError>
        break;
 800bdd2:	46c0      	nop			@ (mov r8, r8)
}
 800bdd4:	46c0      	nop			@ (mov r8, r8)
 800bdd6:	46bd      	mov	sp, r7
 800bdd8:	b002      	add	sp, #8
 800bdda:	bd80      	pop	{r7, pc}

0800bddc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bddc:	b580      	push	{r7, lr}
 800bdde:	b082      	sub	sp, #8
 800bde0:	af00      	add	r7, sp, #0
 800bde2:	6078      	str	r0, [r7, #4]
 800bde4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bde6:	687a      	ldr	r2, [r7, #4]
 800bde8:	23a7      	movs	r3, #167	@ 0xa7
 800bdea:	009b      	lsls	r3, r3, #2
 800bdec:	5cd3      	ldrb	r3, [r2, r3]
 800bdee:	b2db      	uxtb	r3, r3
 800bdf0:	3b01      	subs	r3, #1
 800bdf2:	2b02      	cmp	r3, #2
 800bdf4:	d822      	bhi.n	800be3c <USBD_GetStatus+0x60>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800bdf6:	683b      	ldr	r3, [r7, #0]
 800bdf8:	88db      	ldrh	r3, [r3, #6]
 800bdfa:	2b02      	cmp	r3, #2
 800bdfc:	d006      	beq.n	800be0c <USBD_GetStatus+0x30>
      {
        USBD_CtlError(pdev, req);
 800bdfe:	683a      	ldr	r2, [r7, #0]
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	0011      	movs	r1, r2
 800be04:	0018      	movs	r0, r3
 800be06:	f000 f8b7 	bl	800bf78 <USBD_CtlError>
        break;
 800be0a:	e01e      	b.n	800be4a <USBD_GetStatus+0x6e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	2201      	movs	r2, #1
 800be10:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800be12:	687a      	ldr	r2, [r7, #4]
 800be14:	23a9      	movs	r3, #169	@ 0xa9
 800be16:	009b      	lsls	r3, r3, #2
 800be18:	58d3      	ldr	r3, [r2, r3]
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	d005      	beq.n	800be2a <USBD_GetStatus+0x4e>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	68db      	ldr	r3, [r3, #12]
 800be22:	2202      	movs	r2, #2
 800be24:	431a      	orrs	r2, r3
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	330c      	adds	r3, #12
 800be2e:	0019      	movs	r1, r3
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	2202      	movs	r2, #2
 800be34:	0018      	movs	r0, r3
 800be36:	f000 f927 	bl	800c088 <USBD_CtlSendData>
      break;
 800be3a:	e006      	b.n	800be4a <USBD_GetStatus+0x6e>

    default:
      USBD_CtlError(pdev, req);
 800be3c:	683a      	ldr	r2, [r7, #0]
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	0011      	movs	r1, r2
 800be42:	0018      	movs	r0, r3
 800be44:	f000 f898 	bl	800bf78 <USBD_CtlError>
      break;
 800be48:	46c0      	nop			@ (mov r8, r8)
  }
}
 800be4a:	46c0      	nop			@ (mov r8, r8)
 800be4c:	46bd      	mov	sp, r7
 800be4e:	b002      	add	sp, #8
 800be50:	bd80      	pop	{r7, pc}

0800be52 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800be52:	b580      	push	{r7, lr}
 800be54:	b082      	sub	sp, #8
 800be56:	af00      	add	r7, sp, #0
 800be58:	6078      	str	r0, [r7, #4]
 800be5a:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800be5c:	683b      	ldr	r3, [r7, #0]
 800be5e:	885b      	ldrh	r3, [r3, #2]
 800be60:	2b01      	cmp	r3, #1
 800be62:	d109      	bne.n	800be78 <USBD_SetFeature+0x26>
  {
    pdev->dev_remote_wakeup = 1U;
 800be64:	687a      	ldr	r2, [r7, #4]
 800be66:	23a9      	movs	r3, #169	@ 0xa9
 800be68:	009b      	lsls	r3, r3, #2
 800be6a:	2101      	movs	r1, #1
 800be6c:	50d1      	str	r1, [r2, r3]
    (void)USBD_CtlSendStatus(pdev);
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	0018      	movs	r0, r3
 800be72:	f000 f967 	bl	800c144 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800be76:	e017      	b.n	800bea8 <USBD_SetFeature+0x56>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800be78:	683b      	ldr	r3, [r7, #0]
 800be7a:	885b      	ldrh	r3, [r3, #2]
 800be7c:	2b02      	cmp	r3, #2
 800be7e:	d10d      	bne.n	800be9c <USBD_SetFeature+0x4a>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800be80:	683b      	ldr	r3, [r7, #0]
 800be82:	889b      	ldrh	r3, [r3, #4]
 800be84:	0a1b      	lsrs	r3, r3, #8
 800be86:	b29b      	uxth	r3, r3
 800be88:	b2d9      	uxtb	r1, r3
 800be8a:	687a      	ldr	r2, [r7, #4]
 800be8c:	23a8      	movs	r3, #168	@ 0xa8
 800be8e:	009b      	lsls	r3, r3, #2
 800be90:	54d1      	strb	r1, [r2, r3]
    (void)USBD_CtlSendStatus(pdev);
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	0018      	movs	r0, r3
 800be96:	f000 f955 	bl	800c144 <USBD_CtlSendStatus>
}
 800be9a:	e005      	b.n	800bea8 <USBD_SetFeature+0x56>
    USBD_CtlError(pdev, req);
 800be9c:	683a      	ldr	r2, [r7, #0]
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	0011      	movs	r1, r2
 800bea2:	0018      	movs	r0, r3
 800bea4:	f000 f868 	bl	800bf78 <USBD_CtlError>
}
 800bea8:	46c0      	nop			@ (mov r8, r8)
 800beaa:	46bd      	mov	sp, r7
 800beac:	b002      	add	sp, #8
 800beae:	bd80      	pop	{r7, pc}

0800beb0 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800beb0:	b580      	push	{r7, lr}
 800beb2:	b082      	sub	sp, #8
 800beb4:	af00      	add	r7, sp, #0
 800beb6:	6078      	str	r0, [r7, #4]
 800beb8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800beba:	687a      	ldr	r2, [r7, #4]
 800bebc:	23a7      	movs	r3, #167	@ 0xa7
 800bebe:	009b      	lsls	r3, r3, #2
 800bec0:	5cd3      	ldrb	r3, [r2, r3]
 800bec2:	b2db      	uxtb	r3, r3
 800bec4:	3b01      	subs	r3, #1
 800bec6:	2b02      	cmp	r3, #2
 800bec8:	d80d      	bhi.n	800bee6 <USBD_ClrFeature+0x36>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800beca:	683b      	ldr	r3, [r7, #0]
 800becc:	885b      	ldrh	r3, [r3, #2]
 800bece:	2b01      	cmp	r3, #1
 800bed0:	d110      	bne.n	800bef4 <USBD_ClrFeature+0x44>
      {
        pdev->dev_remote_wakeup = 0U;
 800bed2:	687a      	ldr	r2, [r7, #4]
 800bed4:	23a9      	movs	r3, #169	@ 0xa9
 800bed6:	009b      	lsls	r3, r3, #2
 800bed8:	2100      	movs	r1, #0
 800beda:	50d1      	str	r1, [r2, r3]
        (void)USBD_CtlSendStatus(pdev);
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	0018      	movs	r0, r3
 800bee0:	f000 f930 	bl	800c144 <USBD_CtlSendStatus>
      }
      break;
 800bee4:	e006      	b.n	800bef4 <USBD_ClrFeature+0x44>

    default:
      USBD_CtlError(pdev, req);
 800bee6:	683a      	ldr	r2, [r7, #0]
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	0011      	movs	r1, r2
 800beec:	0018      	movs	r0, r3
 800beee:	f000 f843 	bl	800bf78 <USBD_CtlError>
      break;
 800bef2:	e000      	b.n	800bef6 <USBD_ClrFeature+0x46>
      break;
 800bef4:	46c0      	nop			@ (mov r8, r8)
  }
}
 800bef6:	46c0      	nop			@ (mov r8, r8)
 800bef8:	46bd      	mov	sp, r7
 800befa:	b002      	add	sp, #8
 800befc:	bd80      	pop	{r7, pc}

0800befe <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800befe:	b580      	push	{r7, lr}
 800bf00:	b084      	sub	sp, #16
 800bf02:	af00      	add	r7, sp, #0
 800bf04:	6078      	str	r0, [r7, #4]
 800bf06:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800bf08:	683b      	ldr	r3, [r7, #0]
 800bf0a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	781a      	ldrb	r2, [r3, #0]
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	3301      	adds	r3, #1
 800bf18:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800bf1a:	68fb      	ldr	r3, [r7, #12]
 800bf1c:	781a      	ldrb	r2, [r3, #0]
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	3301      	adds	r3, #1
 800bf26:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	0018      	movs	r0, r3
 800bf2c:	f7ff f8e6 	bl	800b0fc <SWAPBYTE>
 800bf30:	0003      	movs	r3, r0
 800bf32:	001a      	movs	r2, r3
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800bf38:	68fb      	ldr	r3, [r7, #12]
 800bf3a:	3301      	adds	r3, #1
 800bf3c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	3301      	adds	r3, #1
 800bf42:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	0018      	movs	r0, r3
 800bf48:	f7ff f8d8 	bl	800b0fc <SWAPBYTE>
 800bf4c:	0003      	movs	r3, r0
 800bf4e:	001a      	movs	r2, r3
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	3301      	adds	r3, #1
 800bf58:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800bf5a:	68fb      	ldr	r3, [r7, #12]
 800bf5c:	3301      	adds	r3, #1
 800bf5e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	0018      	movs	r0, r3
 800bf64:	f7ff f8ca 	bl	800b0fc <SWAPBYTE>
 800bf68:	0003      	movs	r3, r0
 800bf6a:	001a      	movs	r2, r3
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	80da      	strh	r2, [r3, #6]
}
 800bf70:	46c0      	nop			@ (mov r8, r8)
 800bf72:	46bd      	mov	sp, r7
 800bf74:	b004      	add	sp, #16
 800bf76:	bd80      	pop	{r7, pc}

0800bf78 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bf78:	b580      	push	{r7, lr}
 800bf7a:	b082      	sub	sp, #8
 800bf7c:	af00      	add	r7, sp, #0
 800bf7e:	6078      	str	r0, [r7, #4]
 800bf80:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	2180      	movs	r1, #128	@ 0x80
 800bf86:	0018      	movs	r0, r3
 800bf88:	f000 fd57 	bl	800ca3a <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	2100      	movs	r1, #0
 800bf90:	0018      	movs	r0, r3
 800bf92:	f000 fd52 	bl	800ca3a <USBD_LL_StallEP>
}
 800bf96:	46c0      	nop			@ (mov r8, r8)
 800bf98:	46bd      	mov	sp, r7
 800bf9a:	b002      	add	sp, #8
 800bf9c:	bd80      	pop	{r7, pc}

0800bf9e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800bf9e:	b590      	push	{r4, r7, lr}
 800bfa0:	b087      	sub	sp, #28
 800bfa2:	af00      	add	r7, sp, #0
 800bfa4:	60f8      	str	r0, [r7, #12]
 800bfa6:	60b9      	str	r1, [r7, #8]
 800bfa8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800bfaa:	2417      	movs	r4, #23
 800bfac:	193b      	adds	r3, r7, r4
 800bfae:	2200      	movs	r2, #0
 800bfb0:	701a      	strb	r2, [r3, #0]
  uint8_t *pdesc;

  if (desc == NULL)
 800bfb2:	68fb      	ldr	r3, [r7, #12]
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d044      	beq.n	800c042 <USBD_GetString+0xa4>
  {
    return;
  }

  pdesc = desc;
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800bfbc:	693b      	ldr	r3, [r7, #16]
 800bfbe:	0018      	movs	r0, r3
 800bfc0:	f000 f843 	bl	800c04a <USBD_GetLen>
 800bfc4:	0003      	movs	r3, r0
 800bfc6:	3301      	adds	r3, #1
 800bfc8:	b29b      	uxth	r3, r3
 800bfca:	18db      	adds	r3, r3, r3
 800bfcc:	b29a      	uxth	r2, r3
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800bfd2:	193b      	adds	r3, r7, r4
 800bfd4:	781b      	ldrb	r3, [r3, #0]
 800bfd6:	68ba      	ldr	r2, [r7, #8]
 800bfd8:	18d3      	adds	r3, r2, r3
 800bfda:	687a      	ldr	r2, [r7, #4]
 800bfdc:	7812      	ldrb	r2, [r2, #0]
 800bfde:	701a      	strb	r2, [r3, #0]
  idx++;
 800bfe0:	193b      	adds	r3, r7, r4
 800bfe2:	781a      	ldrb	r2, [r3, #0]
 800bfe4:	193b      	adds	r3, r7, r4
 800bfe6:	3201      	adds	r2, #1
 800bfe8:	701a      	strb	r2, [r3, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800bfea:	193b      	adds	r3, r7, r4
 800bfec:	781b      	ldrb	r3, [r3, #0]
 800bfee:	68ba      	ldr	r2, [r7, #8]
 800bff0:	18d3      	adds	r3, r2, r3
 800bff2:	2203      	movs	r2, #3
 800bff4:	701a      	strb	r2, [r3, #0]
  idx++;
 800bff6:	193b      	adds	r3, r7, r4
 800bff8:	781a      	ldrb	r2, [r3, #0]
 800bffa:	193b      	adds	r3, r7, r4
 800bffc:	3201      	adds	r2, #1
 800bffe:	701a      	strb	r2, [r3, #0]

  while (*pdesc != (uint8_t)'\0')
 800c000:	e01a      	b.n	800c038 <USBD_GetString+0x9a>
  {
    unicode[idx] = *pdesc;
 800c002:	2117      	movs	r1, #23
 800c004:	187b      	adds	r3, r7, r1
 800c006:	781b      	ldrb	r3, [r3, #0]
 800c008:	68ba      	ldr	r2, [r7, #8]
 800c00a:	18d3      	adds	r3, r2, r3
 800c00c:	693a      	ldr	r2, [r7, #16]
 800c00e:	7812      	ldrb	r2, [r2, #0]
 800c010:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800c012:	693b      	ldr	r3, [r7, #16]
 800c014:	3301      	adds	r3, #1
 800c016:	613b      	str	r3, [r7, #16]
    idx++;
 800c018:	187b      	adds	r3, r7, r1
 800c01a:	781a      	ldrb	r2, [r3, #0]
 800c01c:	187b      	adds	r3, r7, r1
 800c01e:	3201      	adds	r2, #1
 800c020:	701a      	strb	r2, [r3, #0]

    unicode[idx] = 0U;
 800c022:	187b      	adds	r3, r7, r1
 800c024:	781b      	ldrb	r3, [r3, #0]
 800c026:	68ba      	ldr	r2, [r7, #8]
 800c028:	18d3      	adds	r3, r2, r3
 800c02a:	2200      	movs	r2, #0
 800c02c:	701a      	strb	r2, [r3, #0]
    idx++;
 800c02e:	187b      	adds	r3, r7, r1
 800c030:	781a      	ldrb	r2, [r3, #0]
 800c032:	187b      	adds	r3, r7, r1
 800c034:	3201      	adds	r2, #1
 800c036:	701a      	strb	r2, [r3, #0]
  while (*pdesc != (uint8_t)'\0')
 800c038:	693b      	ldr	r3, [r7, #16]
 800c03a:	781b      	ldrb	r3, [r3, #0]
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d1e0      	bne.n	800c002 <USBD_GetString+0x64>
 800c040:	e000      	b.n	800c044 <USBD_GetString+0xa6>
    return;
 800c042:	46c0      	nop			@ (mov r8, r8)
  }
}
 800c044:	46bd      	mov	sp, r7
 800c046:	b007      	add	sp, #28
 800c048:	bd90      	pop	{r4, r7, pc}

0800c04a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c04a:	b580      	push	{r7, lr}
 800c04c:	b084      	sub	sp, #16
 800c04e:	af00      	add	r7, sp, #0
 800c050:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c052:	230f      	movs	r3, #15
 800c054:	18fb      	adds	r3, r7, r3
 800c056:	2200      	movs	r2, #0
 800c058:	701a      	strb	r2, [r3, #0]
  uint8_t *pbuff = buf;
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800c05e:	e008      	b.n	800c072 <USBD_GetLen+0x28>
  {
    len++;
 800c060:	210f      	movs	r1, #15
 800c062:	187b      	adds	r3, r7, r1
 800c064:	781a      	ldrb	r2, [r3, #0]
 800c066:	187b      	adds	r3, r7, r1
 800c068:	3201      	adds	r2, #1
 800c06a:	701a      	strb	r2, [r3, #0]
    pbuff++;
 800c06c:	68bb      	ldr	r3, [r7, #8]
 800c06e:	3301      	adds	r3, #1
 800c070:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800c072:	68bb      	ldr	r3, [r7, #8]
 800c074:	781b      	ldrb	r3, [r3, #0]
 800c076:	2b00      	cmp	r3, #0
 800c078:	d1f2      	bne.n	800c060 <USBD_GetLen+0x16>
  }

  return len;
 800c07a:	230f      	movs	r3, #15
 800c07c:	18fb      	adds	r3, r7, r3
 800c07e:	781b      	ldrb	r3, [r3, #0]
}
 800c080:	0018      	movs	r0, r3
 800c082:	46bd      	mov	sp, r7
 800c084:	b004      	add	sp, #16
 800c086:	bd80      	pop	{r7, pc}

0800c088 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800c088:	b580      	push	{r7, lr}
 800c08a:	b084      	sub	sp, #16
 800c08c:	af00      	add	r7, sp, #0
 800c08e:	60f8      	str	r0, [r7, #12]
 800c090:	60b9      	str	r1, [r7, #8]
 800c092:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c094:	68fa      	ldr	r2, [r7, #12]
 800c096:	23a5      	movs	r3, #165	@ 0xa5
 800c098:	009b      	lsls	r3, r3, #2
 800c09a:	2102      	movs	r1, #2
 800c09c:	50d1      	str	r1, [r2, r3]
  pdev->ep_in[0].total_length = len;
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	687a      	ldr	r2, [r7, #4]
 800c0a2:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	687a      	ldr	r2, [r7, #4]
 800c0a8:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	68ba      	ldr	r2, [r7, #8]
 800c0ae:	68f8      	ldr	r0, [r7, #12]
 800c0b0:	2100      	movs	r1, #0
 800c0b2:	f000 fd73 	bl	800cb9c <USBD_LL_Transmit>

  return USBD_OK;
 800c0b6:	2300      	movs	r3, #0
}
 800c0b8:	0018      	movs	r0, r3
 800c0ba:	46bd      	mov	sp, r7
 800c0bc:	b004      	add	sp, #16
 800c0be:	bd80      	pop	{r7, pc}

0800c0c0 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800c0c0:	b580      	push	{r7, lr}
 800c0c2:	b084      	sub	sp, #16
 800c0c4:	af00      	add	r7, sp, #0
 800c0c6:	60f8      	str	r0, [r7, #12]
 800c0c8:	60b9      	str	r1, [r7, #8]
 800c0ca:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	68ba      	ldr	r2, [r7, #8]
 800c0d0:	68f8      	ldr	r0, [r7, #12]
 800c0d2:	2100      	movs	r1, #0
 800c0d4:	f000 fd62 	bl	800cb9c <USBD_LL_Transmit>

  return USBD_OK;
 800c0d8:	2300      	movs	r3, #0
}
 800c0da:	0018      	movs	r0, r3
 800c0dc:	46bd      	mov	sp, r7
 800c0de:	b004      	add	sp, #16
 800c0e0:	bd80      	pop	{r7, pc}

0800c0e2 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800c0e2:	b580      	push	{r7, lr}
 800c0e4:	b084      	sub	sp, #16
 800c0e6:	af00      	add	r7, sp, #0
 800c0e8:	60f8      	str	r0, [r7, #12]
 800c0ea:	60b9      	str	r1, [r7, #8]
 800c0ec:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c0ee:	68fa      	ldr	r2, [r7, #12]
 800c0f0:	23a5      	movs	r3, #165	@ 0xa5
 800c0f2:	009b      	lsls	r3, r3, #2
 800c0f4:	2103      	movs	r1, #3
 800c0f6:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].total_length = len;
 800c0f8:	68fa      	ldr	r2, [r7, #12]
 800c0fa:	23ac      	movs	r3, #172	@ 0xac
 800c0fc:	005b      	lsls	r3, r3, #1
 800c0fe:	6879      	ldr	r1, [r7, #4]
 800c100:	50d1      	str	r1, [r2, r3]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800c102:	68fa      	ldr	r2, [r7, #12]
 800c104:	23ae      	movs	r3, #174	@ 0xae
 800c106:	005b      	lsls	r3, r3, #1
 800c108:	6879      	ldr	r1, [r7, #4]
 800c10a:	50d1      	str	r1, [r2, r3]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	68ba      	ldr	r2, [r7, #8]
 800c110:	68f8      	ldr	r0, [r7, #12]
 800c112:	2100      	movs	r1, #0
 800c114:	f000 fd72 	bl	800cbfc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c118:	2300      	movs	r3, #0
}
 800c11a:	0018      	movs	r0, r3
 800c11c:	46bd      	mov	sp, r7
 800c11e:	b004      	add	sp, #16
 800c120:	bd80      	pop	{r7, pc}

0800c122 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800c122:	b580      	push	{r7, lr}
 800c124:	b084      	sub	sp, #16
 800c126:	af00      	add	r7, sp, #0
 800c128:	60f8      	str	r0, [r7, #12]
 800c12a:	60b9      	str	r1, [r7, #8]
 800c12c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	68ba      	ldr	r2, [r7, #8]
 800c132:	68f8      	ldr	r0, [r7, #12]
 800c134:	2100      	movs	r1, #0
 800c136:	f000 fd61 	bl	800cbfc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c13a:	2300      	movs	r3, #0
}
 800c13c:	0018      	movs	r0, r3
 800c13e:	46bd      	mov	sp, r7
 800c140:	b004      	add	sp, #16
 800c142:	bd80      	pop	{r7, pc}

0800c144 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c144:	b580      	push	{r7, lr}
 800c146:	b082      	sub	sp, #8
 800c148:	af00      	add	r7, sp, #0
 800c14a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c14c:	687a      	ldr	r2, [r7, #4]
 800c14e:	23a5      	movs	r3, #165	@ 0xa5
 800c150:	009b      	lsls	r3, r3, #2
 800c152:	2104      	movs	r1, #4
 800c154:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c156:	6878      	ldr	r0, [r7, #4]
 800c158:	2300      	movs	r3, #0
 800c15a:	2200      	movs	r2, #0
 800c15c:	2100      	movs	r1, #0
 800c15e:	f000 fd1d 	bl	800cb9c <USBD_LL_Transmit>

  return USBD_OK;
 800c162:	2300      	movs	r3, #0
}
 800c164:	0018      	movs	r0, r3
 800c166:	46bd      	mov	sp, r7
 800c168:	b002      	add	sp, #8
 800c16a:	bd80      	pop	{r7, pc}

0800c16c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c16c:	b580      	push	{r7, lr}
 800c16e:	b082      	sub	sp, #8
 800c170:	af00      	add	r7, sp, #0
 800c172:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c174:	687a      	ldr	r2, [r7, #4]
 800c176:	23a5      	movs	r3, #165	@ 0xa5
 800c178:	009b      	lsls	r3, r3, #2
 800c17a:	2105      	movs	r1, #5
 800c17c:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c17e:	6878      	ldr	r0, [r7, #4]
 800c180:	2300      	movs	r3, #0
 800c182:	2200      	movs	r2, #0
 800c184:	2100      	movs	r1, #0
 800c186:	f000 fd39 	bl	800cbfc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c18a:	2300      	movs	r3, #0
}
 800c18c:	0018      	movs	r0, r3
 800c18e:	46bd      	mov	sp, r7
 800c190:	b002      	add	sp, #8
 800c192:	bd80      	pop	{r7, pc}

0800c194 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800c194:	b580      	push	{r7, lr}
 800c196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800c198:	4914      	ldr	r1, [pc, #80]	@ (800c1ec <MX_USB_Device_Init+0x58>)
 800c19a:	4b15      	ldr	r3, [pc, #84]	@ (800c1f0 <MX_USB_Device_Init+0x5c>)
 800c19c:	2200      	movs	r2, #0
 800c19e:	0018      	movs	r0, r3
 800c1a0:	f7fe fb4e 	bl	800a840 <USBD_Init>
 800c1a4:	1e03      	subs	r3, r0, #0
 800c1a6:	d001      	beq.n	800c1ac <MX_USB_Device_Init+0x18>
    Error_Handler();
 800c1a8:	f7f5 f86c 	bl	8001284 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800c1ac:	4a11      	ldr	r2, [pc, #68]	@ (800c1f4 <MX_USB_Device_Init+0x60>)
 800c1ae:	4b10      	ldr	r3, [pc, #64]	@ (800c1f0 <MX_USB_Device_Init+0x5c>)
 800c1b0:	0011      	movs	r1, r2
 800c1b2:	0018      	movs	r0, r3
 800c1b4:	f7fe fb8e 	bl	800a8d4 <USBD_RegisterClass>
 800c1b8:	1e03      	subs	r3, r0, #0
 800c1ba:	d001      	beq.n	800c1c0 <MX_USB_Device_Init+0x2c>
    Error_Handler();
 800c1bc:	f7f5 f862 	bl	8001284 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800c1c0:	4a0d      	ldr	r2, [pc, #52]	@ (800c1f8 <MX_USB_Device_Init+0x64>)
 800c1c2:	4b0b      	ldr	r3, [pc, #44]	@ (800c1f0 <MX_USB_Device_Init+0x5c>)
 800c1c4:	0011      	movs	r1, r2
 800c1c6:	0018      	movs	r0, r3
 800c1c8:	f7fe fa58 	bl	800a67c <USBD_CDC_RegisterInterface>
 800c1cc:	1e03      	subs	r3, r0, #0
 800c1ce:	d001      	beq.n	800c1d4 <MX_USB_Device_Init+0x40>
    Error_Handler();
 800c1d0:	f7f5 f858 	bl	8001284 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800c1d4:	4b06      	ldr	r3, [pc, #24]	@ (800c1f0 <MX_USB_Device_Init+0x5c>)
 800c1d6:	0018      	movs	r0, r3
 800c1d8:	f7fe fbca 	bl	800a970 <USBD_Start>
 800c1dc:	1e03      	subs	r3, r0, #0
 800c1de:	d001      	beq.n	800c1e4 <MX_USB_Device_Init+0x50>
    Error_Handler();
 800c1e0:	f7f5 f850 	bl	8001284 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800c1e4:	46c0      	nop			@ (mov r8, r8)
 800c1e6:	46bd      	mov	sp, r7
 800c1e8:	bd80      	pop	{r7, pc}
 800c1ea:	46c0      	nop			@ (mov r8, r8)
 800c1ec:	200000c8 	.word	0x200000c8
 800c1f0:	20000604 	.word	0x20000604
 800c1f4:	20000034 	.word	0x20000034
 800c1f8:	200000b4 	.word	0x200000b4

0800c1fc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800c1fc:	b580      	push	{r7, lr}
 800c1fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
	/* Set Application Buffers */
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800c200:	4907      	ldr	r1, [pc, #28]	@ (800c220 <CDC_Init_FS+0x24>)
 800c202:	4b08      	ldr	r3, [pc, #32]	@ (800c224 <CDC_Init_FS+0x28>)
 800c204:	2200      	movs	r2, #0
 800c206:	0018      	movs	r0, r3
 800c208:	f7fe fa52 	bl	800a6b0 <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800c20c:	4a06      	ldr	r2, [pc, #24]	@ (800c228 <CDC_Init_FS+0x2c>)
 800c20e:	4b05      	ldr	r3, [pc, #20]	@ (800c224 <CDC_Init_FS+0x28>)
 800c210:	0011      	movs	r1, r2
 800c212:	0018      	movs	r0, r3
 800c214:	f7fe fa6f 	bl	800a6f6 <USBD_CDC_SetRxBuffer>
	return (USBD_OK);
 800c218:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800c21a:	0018      	movs	r0, r3
 800c21c:	46bd      	mov	sp, r7
 800c21e:	bd80      	pop	{r7, pc}
 800c220:	200010e4 	.word	0x200010e4
 800c224:	20000604 	.word	0x20000604
 800c228:	200008e4 	.word	0x200008e4

0800c22c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800c22c:	b580      	push	{r7, lr}
 800c22e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
	return (USBD_OK);
 800c230:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800c232:	0018      	movs	r0, r3
 800c234:	46bd      	mov	sp, r7
 800c236:	bd80      	pop	{r7, pc}

0800c238 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800c238:	b580      	push	{r7, lr}
 800c23a:	b084      	sub	sp, #16
 800c23c:	af00      	add	r7, sp, #0
 800c23e:	6039      	str	r1, [r7, #0]
 800c240:	0011      	movs	r1, r2
 800c242:	1dfb      	adds	r3, r7, #7
 800c244:	1c02      	adds	r2, r0, #0
 800c246:	701a      	strb	r2, [r3, #0]
 800c248:	1d3b      	adds	r3, r7, #4
 800c24a:	1c0a      	adds	r2, r1, #0
 800c24c:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN 5 */
	switch (cmd)
 800c24e:	1dfb      	adds	r3, r7, #7
 800c250:	781b      	ldrb	r3, [r3, #0]
 800c252:	2b23      	cmp	r3, #35	@ 0x23
 800c254:	d814      	bhi.n	800c280 <CDC_Control_FS+0x48>
 800c256:	009a      	lsls	r2, r3, #2
 800c258:	4b0c      	ldr	r3, [pc, #48]	@ (800c28c <CDC_Control_FS+0x54>)
 800c25a:	18d3      	adds	r3, r2, r3
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	469f      	mov	pc, r3

		break;

	case CDC_SET_CONTROL_LINE_STATE:

		USBD_SetupReqTypedef *req = (USBD_SetupReqTypedef*) pbuf;
 800c260:	683b      	ldr	r3, [r7, #0]
 800c262:	60fb      	str	r3, [r7, #12]

		if (req->wValue & 0x0001) // Check DTR bit (Bit 0 of wValue)
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	885b      	ldrh	r3, [r3, #2]
 800c268:	001a      	movs	r2, r3
 800c26a:	2301      	movs	r3, #1
 800c26c:	4013      	ands	r3, r2
 800c26e:	d003      	beq.n	800c278 <CDC_Control_FS+0x40>
		{
			CDC_Connection_Open_Flag = 1; // DTR is asserted, connection opened
 800c270:	4b07      	ldr	r3, [pc, #28]	@ (800c290 <CDC_Control_FS+0x58>)
 800c272:	2201      	movs	r2, #1
 800c274:	701a      	strb	r2, [r3, #0]
		else
		{
			CDC_Connection_Open_Flag = 0; // DTR is de-asserted, connection closed
		}

		break;
 800c276:	e004      	b.n	800c282 <CDC_Control_FS+0x4a>
			CDC_Connection_Open_Flag = 0; // DTR is de-asserted, connection closed
 800c278:	4b05      	ldr	r3, [pc, #20]	@ (800c290 <CDC_Control_FS+0x58>)
 800c27a:	2200      	movs	r2, #0
 800c27c:	701a      	strb	r2, [r3, #0]
		break;
 800c27e:	e000      	b.n	800c282 <CDC_Control_FS+0x4a>
	case CDC_SEND_BREAK:

		break;

	default:
		break;
 800c280:	46c0      	nop			@ (mov r8, r8)
	}

	return (USBD_OK);
 800c282:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800c284:	0018      	movs	r0, r3
 800c286:	46bd      	mov	sp, r7
 800c288:	b004      	add	sp, #16
 800c28a:	bd80      	pop	{r7, pc}
 800c28c:	0800e1f8 	.word	0x0800e1f8
 800c290:	200008e0 	.word	0x200008e0

0800c294 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800c294:	b580      	push	{r7, lr}
 800c296:	b084      	sub	sp, #16
 800c298:	af00      	add	r7, sp, #0
 800c29a:	6078      	str	r0, [r7, #4]
 800c29c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	for (uint32_t i = 0; i < *Len; i++)
 800c29e:	2300      	movs	r3, #0
 800c2a0:	60fb      	str	r3, [r7, #12]
 800c2a2:	e01c      	b.n	800c2de <CDC_Receive_FS+0x4a>
	{
		// If a Carriage Return (CR) is received, send both CR and LF
		if (Buf[i] == '\r')
 800c2a4:	687a      	ldr	r2, [r7, #4]
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	18d3      	adds	r3, r2, r3
 800c2aa:	781b      	ldrb	r3, [r3, #0]
 800c2ac:	2b0d      	cmp	r3, #13
 800c2ae:	d10c      	bne.n	800c2ca <CDC_Receive_FS+0x36>
		{
			uint8_t crlf[] = "\r\n"; // Or {0x0D, 0x0A}
 800c2b0:	2008      	movs	r0, #8
 800c2b2:	183b      	adds	r3, r7, r0
 800c2b4:	4a19      	ldr	r2, [pc, #100]	@ (800c31c <CDC_Receive_FS+0x88>)
 800c2b6:	8811      	ldrh	r1, [r2, #0]
 800c2b8:	8019      	strh	r1, [r3, #0]
 800c2ba:	7892      	ldrb	r2, [r2, #2]
 800c2bc:	709a      	strb	r2, [r3, #2]
			CDC_Transmit_FS(crlf, sizeof(crlf) - 1); // Transmit CR LF
 800c2be:	183b      	adds	r3, r7, r0
 800c2c0:	2102      	movs	r1, #2
 800c2c2:	0018      	movs	r0, r3
 800c2c4:	f000 f82e 	bl	800c324 <CDC_Transmit_FS>
 800c2c8:	e006      	b.n	800c2d8 <CDC_Receive_FS+0x44>
		}
		else
		{
			CDC_Transmit_FS(&Buf[i], 1); // Echo the character back
 800c2ca:	687a      	ldr	r2, [r7, #4]
 800c2cc:	68fb      	ldr	r3, [r7, #12]
 800c2ce:	18d3      	adds	r3, r2, r3
 800c2d0:	2101      	movs	r1, #1
 800c2d2:	0018      	movs	r0, r3
 800c2d4:	f000 f826 	bl	800c324 <CDC_Transmit_FS>
	for (uint32_t i = 0; i < *Len; i++)
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	3301      	adds	r3, #1
 800c2dc:	60fb      	str	r3, [r7, #12]
 800c2de:	683b      	ldr	r3, [r7, #0]
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	68fa      	ldr	r2, [r7, #12]
 800c2e4:	429a      	cmp	r2, r3
 800c2e6:	d3dd      	bcc.n	800c2a4 <CDC_Receive_FS+0x10>
		}
	}
	volatile char c = Buf[0];
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	781a      	ldrb	r2, [r3, #0]
 800c2ec:	210b      	movs	r1, #11
 800c2ee:	187b      	adds	r3, r7, r1
 800c2f0:	701a      	strb	r2, [r3, #0]
	cli_rx(c);
 800c2f2:	187b      	adds	r3, r7, r1
 800c2f4:	781b      	ldrb	r3, [r3, #0]
 800c2f6:	b2db      	uxtb	r3, r3
 800c2f8:	0018      	movs	r0, r3
 800c2fa:	f7f4 fba3 	bl	8000a44 <cli_rx>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c2fe:	687a      	ldr	r2, [r7, #4]
 800c300:	4b07      	ldr	r3, [pc, #28]	@ (800c320 <CDC_Receive_FS+0x8c>)
 800c302:	0011      	movs	r1, r2
 800c304:	0018      	movs	r0, r3
 800c306:	f7fe f9f6 	bl	800a6f6 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800c30a:	4b05      	ldr	r3, [pc, #20]	@ (800c320 <CDC_Receive_FS+0x8c>)
 800c30c:	0018      	movs	r0, r3
 800c30e:	f7fe fa5d 	bl	800a7cc <USBD_CDC_ReceivePacket>

	return (USBD_OK);
 800c312:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800c314:	0018      	movs	r0, r3
 800c316:	46bd      	mov	sp, r7
 800c318:	b004      	add	sp, #16
 800c31a:	bd80      	pop	{r7, pc}
 800c31c:	0800dff4 	.word	0x0800dff4
 800c320:	20000604 	.word	0x20000604

0800c324 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800c324:	b5b0      	push	{r4, r5, r7, lr}
 800c326:	b084      	sub	sp, #16
 800c328:	af00      	add	r7, sp, #0
 800c32a:	6078      	str	r0, [r7, #4]
 800c32c:	000a      	movs	r2, r1
 800c32e:	1cbb      	adds	r3, r7, #2
 800c330:	801a      	strh	r2, [r3, #0]
  uint8_t result = USBD_OK;
 800c332:	230f      	movs	r3, #15
 800c334:	18fb      	adds	r3, r7, r3
 800c336:	2200      	movs	r2, #0
 800c338:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN 7 */
	USBD_CDC_HandleTypeDef *hcdc =
 800c33a:	4a11      	ldr	r2, [pc, #68]	@ (800c380 <CDC_Transmit_FS+0x5c>)
 800c33c:	23af      	movs	r3, #175	@ 0xaf
 800c33e:	009b      	lsls	r3, r3, #2
 800c340:	58d3      	ldr	r3, [r2, r3]
 800c342:	60bb      	str	r3, [r7, #8]
			(USBD_CDC_HandleTypeDef*) hUsbDeviceFS.pClassData;
	if (hcdc->TxState != 0)
 800c344:	68ba      	ldr	r2, [r7, #8]
 800c346:	2385      	movs	r3, #133	@ 0x85
 800c348:	009b      	lsls	r3, r3, #2
 800c34a:	58d3      	ldr	r3, [r2, r3]
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d001      	beq.n	800c354 <CDC_Transmit_FS+0x30>
	{
		return USBD_BUSY;
 800c350:	2301      	movs	r3, #1
 800c352:	e010      	b.n	800c376 <CDC_Transmit_FS+0x52>
	}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800c354:	1cbb      	adds	r3, r7, #2
 800c356:	881a      	ldrh	r2, [r3, #0]
 800c358:	6879      	ldr	r1, [r7, #4]
 800c35a:	4b09      	ldr	r3, [pc, #36]	@ (800c380 <CDC_Transmit_FS+0x5c>)
 800c35c:	0018      	movs	r0, r3
 800c35e:	f7fe f9a7 	bl	800a6b0 <USBD_CDC_SetTxBuffer>
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800c362:	250f      	movs	r5, #15
 800c364:	197c      	adds	r4, r7, r5
 800c366:	4b06      	ldr	r3, [pc, #24]	@ (800c380 <CDC_Transmit_FS+0x5c>)
 800c368:	0018      	movs	r0, r3
 800c36a:	f7fe f9e1 	bl	800a730 <USBD_CDC_TransmitPacket>
 800c36e:	0003      	movs	r3, r0
 800c370:	7023      	strb	r3, [r4, #0]
  /* USER CODE END 7 */
  return result;
 800c372:	197b      	adds	r3, r7, r5
 800c374:	781b      	ldrb	r3, [r3, #0]
}
 800c376:	0018      	movs	r0, r3
 800c378:	46bd      	mov	sp, r7
 800c37a:	b004      	add	sp, #16
 800c37c:	bdb0      	pop	{r4, r5, r7, pc}
 800c37e:	46c0      	nop			@ (mov r8, r8)
 800c380:	20000604 	.word	0x20000604

0800c384 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800c384:	b580      	push	{r7, lr}
 800c386:	b086      	sub	sp, #24
 800c388:	af00      	add	r7, sp, #0
 800c38a:	60f8      	str	r0, [r7, #12]
 800c38c:	60b9      	str	r1, [r7, #8]
 800c38e:	1dfb      	adds	r3, r7, #7
 800c390:	701a      	strb	r2, [r3, #0]
  uint8_t result = USBD_OK;
 800c392:	2117      	movs	r1, #23
 800c394:	187b      	adds	r3, r7, r1
 800c396:	2200      	movs	r2, #0
 800c398:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN 13 */
	UNUSED(Buf);
	UNUSED(Len);
	UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800c39a:	187b      	adds	r3, r7, r1
 800c39c:	781b      	ldrb	r3, [r3, #0]
 800c39e:	b25b      	sxtb	r3, r3
}
 800c3a0:	0018      	movs	r0, r3
 800c3a2:	46bd      	mov	sp, r7
 800c3a4:	b006      	add	sp, #24
 800c3a6:	bd80      	pop	{r7, pc}

0800c3a8 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c3a8:	b580      	push	{r7, lr}
 800c3aa:	b082      	sub	sp, #8
 800c3ac:	af00      	add	r7, sp, #0
 800c3ae:	0002      	movs	r2, r0
 800c3b0:	6039      	str	r1, [r7, #0]
 800c3b2:	1dfb      	adds	r3, r7, #7
 800c3b4:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800c3b6:	683b      	ldr	r3, [r7, #0]
 800c3b8:	2212      	movs	r2, #18
 800c3ba:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800c3bc:	4b02      	ldr	r3, [pc, #8]	@ (800c3c8 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800c3be:	0018      	movs	r0, r3
 800c3c0:	46bd      	mov	sp, r7
 800c3c2:	b002      	add	sp, #8
 800c3c4:	bd80      	pop	{r7, pc}
 800c3c6:	46c0      	nop			@ (mov r8, r8)
 800c3c8:	200000e8 	.word	0x200000e8

0800c3cc <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c3cc:	b580      	push	{r7, lr}
 800c3ce:	b082      	sub	sp, #8
 800c3d0:	af00      	add	r7, sp, #0
 800c3d2:	0002      	movs	r2, r0
 800c3d4:	6039      	str	r1, [r7, #0]
 800c3d6:	1dfb      	adds	r3, r7, #7
 800c3d8:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c3da:	683b      	ldr	r3, [r7, #0]
 800c3dc:	2204      	movs	r2, #4
 800c3de:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800c3e0:	4b02      	ldr	r3, [pc, #8]	@ (800c3ec <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800c3e2:	0018      	movs	r0, r3
 800c3e4:	46bd      	mov	sp, r7
 800c3e6:	b002      	add	sp, #8
 800c3e8:	bd80      	pop	{r7, pc}
 800c3ea:	46c0      	nop			@ (mov r8, r8)
 800c3ec:	200000fc 	.word	0x200000fc

0800c3f0 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c3f0:	b580      	push	{r7, lr}
 800c3f2:	b082      	sub	sp, #8
 800c3f4:	af00      	add	r7, sp, #0
 800c3f6:	0002      	movs	r2, r0
 800c3f8:	6039      	str	r1, [r7, #0]
 800c3fa:	1dfb      	adds	r3, r7, #7
 800c3fc:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 800c3fe:	1dfb      	adds	r3, r7, #7
 800c400:	781b      	ldrb	r3, [r3, #0]
 800c402:	2b00      	cmp	r3, #0
 800c404:	d106      	bne.n	800c414 <USBD_CDC_ProductStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800c406:	683a      	ldr	r2, [r7, #0]
 800c408:	4908      	ldr	r1, [pc, #32]	@ (800c42c <USBD_CDC_ProductStrDescriptor+0x3c>)
 800c40a:	4b09      	ldr	r3, [pc, #36]	@ (800c430 <USBD_CDC_ProductStrDescriptor+0x40>)
 800c40c:	0018      	movs	r0, r3
 800c40e:	f7ff fdc6 	bl	800bf9e <USBD_GetString>
 800c412:	e005      	b.n	800c420 <USBD_CDC_ProductStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800c414:	683a      	ldr	r2, [r7, #0]
 800c416:	4905      	ldr	r1, [pc, #20]	@ (800c42c <USBD_CDC_ProductStrDescriptor+0x3c>)
 800c418:	4b05      	ldr	r3, [pc, #20]	@ (800c430 <USBD_CDC_ProductStrDescriptor+0x40>)
 800c41a:	0018      	movs	r0, r3
 800c41c:	f7ff fdbf 	bl	800bf9e <USBD_GetString>
  }
  return USBD_StrDesc;
 800c420:	4b02      	ldr	r3, [pc, #8]	@ (800c42c <USBD_CDC_ProductStrDescriptor+0x3c>)
}
 800c422:	0018      	movs	r0, r3
 800c424:	46bd      	mov	sp, r7
 800c426:	b002      	add	sp, #8
 800c428:	bd80      	pop	{r7, pc}
 800c42a:	46c0      	nop			@ (mov r8, r8)
 800c42c:	200018e4 	.word	0x200018e4
 800c430:	0800dff8 	.word	0x0800dff8

0800c434 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c434:	b580      	push	{r7, lr}
 800c436:	b082      	sub	sp, #8
 800c438:	af00      	add	r7, sp, #0
 800c43a:	0002      	movs	r2, r0
 800c43c:	6039      	str	r1, [r7, #0]
 800c43e:	1dfb      	adds	r3, r7, #7
 800c440:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c442:	683a      	ldr	r2, [r7, #0]
 800c444:	4904      	ldr	r1, [pc, #16]	@ (800c458 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800c446:	4b05      	ldr	r3, [pc, #20]	@ (800c45c <USBD_CDC_ManufacturerStrDescriptor+0x28>)
 800c448:	0018      	movs	r0, r3
 800c44a:	f7ff fda8 	bl	800bf9e <USBD_GetString>
  return USBD_StrDesc;
 800c44e:	4b02      	ldr	r3, [pc, #8]	@ (800c458 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
}
 800c450:	0018      	movs	r0, r3
 800c452:	46bd      	mov	sp, r7
 800c454:	b002      	add	sp, #8
 800c456:	bd80      	pop	{r7, pc}
 800c458:	200018e4 	.word	0x200018e4
 800c45c:	0800e010 	.word	0x0800e010

0800c460 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c460:	b580      	push	{r7, lr}
 800c462:	b082      	sub	sp, #8
 800c464:	af00      	add	r7, sp, #0
 800c466:	0002      	movs	r2, r0
 800c468:	6039      	str	r1, [r7, #0]
 800c46a:	1dfb      	adds	r3, r7, #7
 800c46c:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800c46e:	683b      	ldr	r3, [r7, #0]
 800c470:	221a      	movs	r2, #26
 800c472:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800c474:	f000 f84c 	bl	800c510 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800c478:	4b02      	ldr	r3, [pc, #8]	@ (800c484 <USBD_CDC_SerialStrDescriptor+0x24>)
}
 800c47a:	0018      	movs	r0, r3
 800c47c:	46bd      	mov	sp, r7
 800c47e:	b002      	add	sp, #8
 800c480:	bd80      	pop	{r7, pc}
 800c482:	46c0      	nop			@ (mov r8, r8)
 800c484:	20000100 	.word	0x20000100

0800c488 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c488:	b580      	push	{r7, lr}
 800c48a:	b082      	sub	sp, #8
 800c48c:	af00      	add	r7, sp, #0
 800c48e:	0002      	movs	r2, r0
 800c490:	6039      	str	r1, [r7, #0]
 800c492:	1dfb      	adds	r3, r7, #7
 800c494:	701a      	strb	r2, [r3, #0]
  if(speed == USBD_SPEED_HIGH)
 800c496:	1dfb      	adds	r3, r7, #7
 800c498:	781b      	ldrb	r3, [r3, #0]
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	d106      	bne.n	800c4ac <USBD_CDC_ConfigStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800c49e:	683a      	ldr	r2, [r7, #0]
 800c4a0:	4908      	ldr	r1, [pc, #32]	@ (800c4c4 <USBD_CDC_ConfigStrDescriptor+0x3c>)
 800c4a2:	4b09      	ldr	r3, [pc, #36]	@ (800c4c8 <USBD_CDC_ConfigStrDescriptor+0x40>)
 800c4a4:	0018      	movs	r0, r3
 800c4a6:	f7ff fd7a 	bl	800bf9e <USBD_GetString>
 800c4aa:	e005      	b.n	800c4b8 <USBD_CDC_ConfigStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800c4ac:	683a      	ldr	r2, [r7, #0]
 800c4ae:	4905      	ldr	r1, [pc, #20]	@ (800c4c4 <USBD_CDC_ConfigStrDescriptor+0x3c>)
 800c4b0:	4b05      	ldr	r3, [pc, #20]	@ (800c4c8 <USBD_CDC_ConfigStrDescriptor+0x40>)
 800c4b2:	0018      	movs	r0, r3
 800c4b4:	f7ff fd73 	bl	800bf9e <USBD_GetString>
  }
  return USBD_StrDesc;
 800c4b8:	4b02      	ldr	r3, [pc, #8]	@ (800c4c4 <USBD_CDC_ConfigStrDescriptor+0x3c>)
}
 800c4ba:	0018      	movs	r0, r3
 800c4bc:	46bd      	mov	sp, r7
 800c4be:	b002      	add	sp, #8
 800c4c0:	bd80      	pop	{r7, pc}
 800c4c2:	46c0      	nop			@ (mov r8, r8)
 800c4c4:	200018e4 	.word	0x200018e4
 800c4c8:	0800e024 	.word	0x0800e024

0800c4cc <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c4cc:	b580      	push	{r7, lr}
 800c4ce:	b082      	sub	sp, #8
 800c4d0:	af00      	add	r7, sp, #0
 800c4d2:	0002      	movs	r2, r0
 800c4d4:	6039      	str	r1, [r7, #0]
 800c4d6:	1dfb      	adds	r3, r7, #7
 800c4d8:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 800c4da:	1dfb      	adds	r3, r7, #7
 800c4dc:	781b      	ldrb	r3, [r3, #0]
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	d106      	bne.n	800c4f0 <USBD_CDC_InterfaceStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800c4e2:	683a      	ldr	r2, [r7, #0]
 800c4e4:	4908      	ldr	r1, [pc, #32]	@ (800c508 <USBD_CDC_InterfaceStrDescriptor+0x3c>)
 800c4e6:	4b09      	ldr	r3, [pc, #36]	@ (800c50c <USBD_CDC_InterfaceStrDescriptor+0x40>)
 800c4e8:	0018      	movs	r0, r3
 800c4ea:	f7ff fd58 	bl	800bf9e <USBD_GetString>
 800c4ee:	e005      	b.n	800c4fc <USBD_CDC_InterfaceStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800c4f0:	683a      	ldr	r2, [r7, #0]
 800c4f2:	4905      	ldr	r1, [pc, #20]	@ (800c508 <USBD_CDC_InterfaceStrDescriptor+0x3c>)
 800c4f4:	4b05      	ldr	r3, [pc, #20]	@ (800c50c <USBD_CDC_InterfaceStrDescriptor+0x40>)
 800c4f6:	0018      	movs	r0, r3
 800c4f8:	f7ff fd51 	bl	800bf9e <USBD_GetString>
  }
  return USBD_StrDesc;
 800c4fc:	4b02      	ldr	r3, [pc, #8]	@ (800c508 <USBD_CDC_InterfaceStrDescriptor+0x3c>)
}
 800c4fe:	0018      	movs	r0, r3
 800c500:	46bd      	mov	sp, r7
 800c502:	b002      	add	sp, #8
 800c504:	bd80      	pop	{r7, pc}
 800c506:	46c0      	nop			@ (mov r8, r8)
 800c508:	200018e4 	.word	0x200018e4
 800c50c:	0800e030 	.word	0x0800e030

0800c510 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800c510:	b580      	push	{r7, lr}
 800c512:	b084      	sub	sp, #16
 800c514:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c516:	4b10      	ldr	r3, [pc, #64]	@ (800c558 <Get_SerialNum+0x48>)
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c51c:	4b0f      	ldr	r3, [pc, #60]	@ (800c55c <Get_SerialNum+0x4c>)
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c522:	4b0f      	ldr	r3, [pc, #60]	@ (800c560 <Get_SerialNum+0x50>)
 800c524:	681b      	ldr	r3, [r3, #0]
 800c526:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800c528:	68fa      	ldr	r2, [r7, #12]
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	18d3      	adds	r3, r2, r3
 800c52e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	2b00      	cmp	r3, #0
 800c534:	d00b      	beq.n	800c54e <Get_SerialNum+0x3e>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c536:	490b      	ldr	r1, [pc, #44]	@ (800c564 <Get_SerialNum+0x54>)
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	2208      	movs	r2, #8
 800c53c:	0018      	movs	r0, r3
 800c53e:	f000 f815 	bl	800c56c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c542:	4909      	ldr	r1, [pc, #36]	@ (800c568 <Get_SerialNum+0x58>)
 800c544:	68bb      	ldr	r3, [r7, #8]
 800c546:	2204      	movs	r2, #4
 800c548:	0018      	movs	r0, r3
 800c54a:	f000 f80f 	bl	800c56c <IntToUnicode>
  }
}
 800c54e:	46c0      	nop			@ (mov r8, r8)
 800c550:	46bd      	mov	sp, r7
 800c552:	b004      	add	sp, #16
 800c554:	bd80      	pop	{r7, pc}
 800c556:	46c0      	nop			@ (mov r8, r8)
 800c558:	1fff7590 	.word	0x1fff7590
 800c55c:	1fff7594 	.word	0x1fff7594
 800c560:	1fff7598 	.word	0x1fff7598
 800c564:	20000102 	.word	0x20000102
 800c568:	20000112 	.word	0x20000112

0800c56c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800c56c:	b580      	push	{r7, lr}
 800c56e:	b086      	sub	sp, #24
 800c570:	af00      	add	r7, sp, #0
 800c572:	60f8      	str	r0, [r7, #12]
 800c574:	60b9      	str	r1, [r7, #8]
 800c576:	1dfb      	adds	r3, r7, #7
 800c578:	701a      	strb	r2, [r3, #0]
  uint8_t idx = 0;
 800c57a:	2117      	movs	r1, #23
 800c57c:	187b      	adds	r3, r7, r1
 800c57e:	2200      	movs	r2, #0
 800c580:	701a      	strb	r2, [r3, #0]

  for (idx = 0; idx < len; idx++)
 800c582:	187b      	adds	r3, r7, r1
 800c584:	2200      	movs	r2, #0
 800c586:	701a      	strb	r2, [r3, #0]
 800c588:	e02f      	b.n	800c5ea <IntToUnicode+0x7e>
  {
    if (((value >> 28)) < 0xA)
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	0f1b      	lsrs	r3, r3, #28
 800c58e:	2b09      	cmp	r3, #9
 800c590:	d80d      	bhi.n	800c5ae <IntToUnicode+0x42>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800c592:	68fb      	ldr	r3, [r7, #12]
 800c594:	0f1b      	lsrs	r3, r3, #28
 800c596:	b2da      	uxtb	r2, r3
 800c598:	2317      	movs	r3, #23
 800c59a:	18fb      	adds	r3, r7, r3
 800c59c:	781b      	ldrb	r3, [r3, #0]
 800c59e:	005b      	lsls	r3, r3, #1
 800c5a0:	0019      	movs	r1, r3
 800c5a2:	68bb      	ldr	r3, [r7, #8]
 800c5a4:	185b      	adds	r3, r3, r1
 800c5a6:	3230      	adds	r2, #48	@ 0x30
 800c5a8:	b2d2      	uxtb	r2, r2
 800c5aa:	701a      	strb	r2, [r3, #0]
 800c5ac:	e00c      	b.n	800c5c8 <IntToUnicode+0x5c>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c5ae:	68fb      	ldr	r3, [r7, #12]
 800c5b0:	0f1b      	lsrs	r3, r3, #28
 800c5b2:	b2da      	uxtb	r2, r3
 800c5b4:	2317      	movs	r3, #23
 800c5b6:	18fb      	adds	r3, r7, r3
 800c5b8:	781b      	ldrb	r3, [r3, #0]
 800c5ba:	005b      	lsls	r3, r3, #1
 800c5bc:	0019      	movs	r1, r3
 800c5be:	68bb      	ldr	r3, [r7, #8]
 800c5c0:	185b      	adds	r3, r3, r1
 800c5c2:	3237      	adds	r2, #55	@ 0x37
 800c5c4:	b2d2      	uxtb	r2, r2
 800c5c6:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800c5c8:	68fb      	ldr	r3, [r7, #12]
 800c5ca:	011b      	lsls	r3, r3, #4
 800c5cc:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800c5ce:	2117      	movs	r1, #23
 800c5d0:	187b      	adds	r3, r7, r1
 800c5d2:	781b      	ldrb	r3, [r3, #0]
 800c5d4:	005b      	lsls	r3, r3, #1
 800c5d6:	3301      	adds	r3, #1
 800c5d8:	68ba      	ldr	r2, [r7, #8]
 800c5da:	18d3      	adds	r3, r2, r3
 800c5dc:	2200      	movs	r2, #0
 800c5de:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800c5e0:	187b      	adds	r3, r7, r1
 800c5e2:	781a      	ldrb	r2, [r3, #0]
 800c5e4:	187b      	adds	r3, r7, r1
 800c5e6:	3201      	adds	r2, #1
 800c5e8:	701a      	strb	r2, [r3, #0]
 800c5ea:	2317      	movs	r3, #23
 800c5ec:	18fa      	adds	r2, r7, r3
 800c5ee:	1dfb      	adds	r3, r7, #7
 800c5f0:	7812      	ldrb	r2, [r2, #0]
 800c5f2:	781b      	ldrb	r3, [r3, #0]
 800c5f4:	429a      	cmp	r2, r3
 800c5f6:	d3c8      	bcc.n	800c58a <IntToUnicode+0x1e>
  }
}
 800c5f8:	46c0      	nop			@ (mov r8, r8)
 800c5fa:	46c0      	nop			@ (mov r8, r8)
 800c5fc:	46bd      	mov	sp, r7
 800c5fe:	b006      	add	sp, #24
 800c600:	bd80      	pop	{r7, pc}
	...

0800c604 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c604:	b590      	push	{r4, r7, lr}
 800c606:	b099      	sub	sp, #100	@ 0x64
 800c608:	af00      	add	r7, sp, #0
 800c60a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800c60c:	2414      	movs	r4, #20
 800c60e:	193b      	adds	r3, r7, r4
 800c610:	0018      	movs	r0, r3
 800c612:	234c      	movs	r3, #76	@ 0x4c
 800c614:	001a      	movs	r2, r3
 800c616:	2100      	movs	r1, #0
 800c618:	f000 fcec 	bl	800cff4 <memset>
  if(pcdHandle->Instance==USB_DRD_FS)
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	4a25      	ldr	r2, [pc, #148]	@ (800c6b8 <HAL_PCD_MspInit+0xb4>)
 800c622:	4293      	cmp	r3, r2
 800c624:	d143      	bne.n	800c6ae <HAL_PCD_MspInit+0xaa>

  /* USER CODE END USB_DRD_FS_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800c626:	193b      	adds	r3, r7, r4
 800c628:	2280      	movs	r2, #128	@ 0x80
 800c62a:	0452      	lsls	r2, r2, #17
 800c62c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800c62e:	193b      	adds	r3, r7, r4
 800c630:	2200      	movs	r2, #0
 800c632:	645a      	str	r2, [r3, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800c634:	193b      	adds	r3, r7, r4
 800c636:	0018      	movs	r0, r3
 800c638:	f7f8 fe32 	bl	80052a0 <HAL_RCCEx_PeriphCLKConfig>
 800c63c:	1e03      	subs	r3, r0, #0
 800c63e:	d001      	beq.n	800c644 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 800c640:	f7f4 fe20 	bl	8001284 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800c644:	4b1d      	ldr	r3, [pc, #116]	@ (800c6bc <HAL_PCD_MspInit+0xb8>)
 800c646:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c648:	4b1c      	ldr	r3, [pc, #112]	@ (800c6bc <HAL_PCD_MspInit+0xb8>)
 800c64a:	2180      	movs	r1, #128	@ 0x80
 800c64c:	0189      	lsls	r1, r1, #6
 800c64e:	430a      	orrs	r2, r1
 800c650:	63da      	str	r2, [r3, #60]	@ 0x3c
 800c652:	4b1a      	ldr	r3, [pc, #104]	@ (800c6bc <HAL_PCD_MspInit+0xb8>)
 800c654:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c656:	2380      	movs	r3, #128	@ 0x80
 800c658:	019b      	lsls	r3, r3, #6
 800c65a:	4013      	ands	r3, r2
 800c65c:	613b      	str	r3, [r7, #16]
 800c65e:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800c660:	4b16      	ldr	r3, [pc, #88]	@ (800c6bc <HAL_PCD_MspInit+0xb8>)
 800c662:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c664:	2380      	movs	r3, #128	@ 0x80
 800c666:	055b      	lsls	r3, r3, #21
 800c668:	4013      	ands	r3, r2
 800c66a:	d116      	bne.n	800c69a <HAL_PCD_MspInit+0x96>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c66c:	4b13      	ldr	r3, [pc, #76]	@ (800c6bc <HAL_PCD_MspInit+0xb8>)
 800c66e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c670:	4b12      	ldr	r3, [pc, #72]	@ (800c6bc <HAL_PCD_MspInit+0xb8>)
 800c672:	2180      	movs	r1, #128	@ 0x80
 800c674:	0549      	lsls	r1, r1, #21
 800c676:	430a      	orrs	r2, r1
 800c678:	63da      	str	r2, [r3, #60]	@ 0x3c
 800c67a:	4b10      	ldr	r3, [pc, #64]	@ (800c6bc <HAL_PCD_MspInit+0xb8>)
 800c67c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c67e:	2380      	movs	r3, #128	@ 0x80
 800c680:	055b      	lsls	r3, r3, #21
 800c682:	4013      	ands	r3, r2
 800c684:	60fb      	str	r3, [r7, #12]
 800c686:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 800c688:	f7f8 f8a6 	bl	80047d8 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800c68c:	4b0b      	ldr	r3, [pc, #44]	@ (800c6bc <HAL_PCD_MspInit+0xb8>)
 800c68e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c690:	4b0a      	ldr	r3, [pc, #40]	@ (800c6bc <HAL_PCD_MspInit+0xb8>)
 800c692:	490b      	ldr	r1, [pc, #44]	@ (800c6c0 <HAL_PCD_MspInit+0xbc>)
 800c694:	400a      	ands	r2, r1
 800c696:	63da      	str	r2, [r3, #60]	@ 0x3c
 800c698:	e001      	b.n	800c69e <HAL_PCD_MspInit+0x9a>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800c69a:	f7f8 f89d 	bl	80047d8 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_UCPD1_2_IRQn, 0, 0);
 800c69e:	2200      	movs	r2, #0
 800c6a0:	2100      	movs	r1, #0
 800c6a2:	2008      	movs	r0, #8
 800c6a4:	f7f5 fb58 	bl	8001d58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_UCPD1_2_IRQn);
 800c6a8:	2008      	movs	r0, #8
 800c6aa:	f7f5 fb6a 	bl	8001d82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_DRD_FS_MspInit 1 */

  /* USER CODE END USB_DRD_FS_MspInit 1 */
  }
}
 800c6ae:	46c0      	nop			@ (mov r8, r8)
 800c6b0:	46bd      	mov	sp, r7
 800c6b2:	b019      	add	sp, #100	@ 0x64
 800c6b4:	bd90      	pop	{r4, r7, pc}
 800c6b6:	46c0      	nop			@ (mov r8, r8)
 800c6b8:	40005c00 	.word	0x40005c00
 800c6bc:	40021000 	.word	0x40021000
 800c6c0:	efffffff 	.word	0xefffffff

0800c6c4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c6c4:	b580      	push	{r7, lr}
 800c6c6:	b082      	sub	sp, #8
 800c6c8:	af00      	add	r7, sp, #0
 800c6ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c6cc:	687a      	ldr	r2, [r7, #4]
 800c6ce:	23b7      	movs	r3, #183	@ 0xb7
 800c6d0:	009b      	lsls	r3, r3, #2
 800c6d2:	58d2      	ldr	r2, [r2, r3]
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	21a7      	movs	r1, #167	@ 0xa7
 800c6d8:	0089      	lsls	r1, r1, #2
 800c6da:	468c      	mov	ip, r1
 800c6dc:	4463      	add	r3, ip
 800c6de:	0019      	movs	r1, r3
 800c6e0:	0010      	movs	r0, r2
 800c6e2:	f7fe f9a1 	bl	800aa28 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800c6e6:	46c0      	nop			@ (mov r8, r8)
 800c6e8:	46bd      	mov	sp, r7
 800c6ea:	b002      	add	sp, #8
 800c6ec:	bd80      	pop	{r7, pc}

0800c6ee <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c6ee:	b590      	push	{r4, r7, lr}
 800c6f0:	b083      	sub	sp, #12
 800c6f2:	af00      	add	r7, sp, #0
 800c6f4:	6078      	str	r0, [r7, #4]
 800c6f6:	000a      	movs	r2, r1
 800c6f8:	1cfb      	adds	r3, r7, #3
 800c6fa:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c6fc:	687a      	ldr	r2, [r7, #4]
 800c6fe:	23b7      	movs	r3, #183	@ 0xb7
 800c700:	009b      	lsls	r3, r3, #2
 800c702:	58d4      	ldr	r4, [r2, r3]
 800c704:	1cfb      	adds	r3, r7, #3
 800c706:	781a      	ldrb	r2, [r3, #0]
 800c708:	6878      	ldr	r0, [r7, #4]
 800c70a:	23b4      	movs	r3, #180	@ 0xb4
 800c70c:	0059      	lsls	r1, r3, #1
 800c70e:	0013      	movs	r3, r2
 800c710:	009b      	lsls	r3, r3, #2
 800c712:	189b      	adds	r3, r3, r2
 800c714:	00db      	lsls	r3, r3, #3
 800c716:	18c3      	adds	r3, r0, r3
 800c718:	185b      	adds	r3, r3, r1
 800c71a:	681a      	ldr	r2, [r3, #0]
 800c71c:	1cfb      	adds	r3, r7, #3
 800c71e:	781b      	ldrb	r3, [r3, #0]
 800c720:	0019      	movs	r1, r3
 800c722:	0020      	movs	r0, r4
 800c724:	f7fe f9ea 	bl	800aafc <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800c728:	46c0      	nop			@ (mov r8, r8)
 800c72a:	46bd      	mov	sp, r7
 800c72c:	b003      	add	sp, #12
 800c72e:	bd90      	pop	{r4, r7, pc}

0800c730 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c730:	b580      	push	{r7, lr}
 800c732:	b082      	sub	sp, #8
 800c734:	af00      	add	r7, sp, #0
 800c736:	6078      	str	r0, [r7, #4]
 800c738:	000a      	movs	r2, r1
 800c73a:	1cfb      	adds	r3, r7, #3
 800c73c:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c73e:	687a      	ldr	r2, [r7, #4]
 800c740:	23b7      	movs	r3, #183	@ 0xb7
 800c742:	009b      	lsls	r3, r3, #2
 800c744:	58d0      	ldr	r0, [r2, r3]
 800c746:	1cfb      	adds	r3, r7, #3
 800c748:	781a      	ldrb	r2, [r3, #0]
 800c74a:	6879      	ldr	r1, [r7, #4]
 800c74c:	0013      	movs	r3, r2
 800c74e:	009b      	lsls	r3, r3, #2
 800c750:	189b      	adds	r3, r3, r2
 800c752:	00db      	lsls	r3, r3, #3
 800c754:	18cb      	adds	r3, r1, r3
 800c756:	3328      	adds	r3, #40	@ 0x28
 800c758:	681a      	ldr	r2, [r3, #0]
 800c75a:	1cfb      	adds	r3, r7, #3
 800c75c:	781b      	ldrb	r3, [r3, #0]
 800c75e:	0019      	movs	r1, r3
 800c760:	f7fe fab4 	bl	800accc <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800c764:	46c0      	nop			@ (mov r8, r8)
 800c766:	46bd      	mov	sp, r7
 800c768:	b002      	add	sp, #8
 800c76a:	bd80      	pop	{r7, pc}

0800c76c <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c76c:	b580      	push	{r7, lr}
 800c76e:	b082      	sub	sp, #8
 800c770:	af00      	add	r7, sp, #0
 800c772:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c774:	687a      	ldr	r2, [r7, #4]
 800c776:	23b7      	movs	r3, #183	@ 0xb7
 800c778:	009b      	lsls	r3, r3, #2
 800c77a:	58d3      	ldr	r3, [r2, r3]
 800c77c:	0018      	movs	r0, r3
 800c77e:	f7fe fc1f 	bl	800afc0 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800c782:	46c0      	nop			@ (mov r8, r8)
 800c784:	46bd      	mov	sp, r7
 800c786:	b002      	add	sp, #8
 800c788:	bd80      	pop	{r7, pc}

0800c78a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c78a:	b580      	push	{r7, lr}
 800c78c:	b084      	sub	sp, #16
 800c78e:	af00      	add	r7, sp, #0
 800c790:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c792:	230f      	movs	r3, #15
 800c794:	18fb      	adds	r3, r7, r3
 800c796:	2201      	movs	r2, #1
 800c798:	701a      	strb	r2, [r3, #0]
  if (hpcd->Init.speed != USBD_FS_SPEED)
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	79db      	ldrb	r3, [r3, #7]
 800c79e:	2b02      	cmp	r3, #2
 800c7a0:	d001      	beq.n	800c7a6 <HAL_PCD_ResetCallback+0x1c>
  {
    Error_Handler();
 800c7a2:	f7f4 fd6f 	bl	8001284 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c7a6:	687a      	ldr	r2, [r7, #4]
 800c7a8:	23b7      	movs	r3, #183	@ 0xb7
 800c7aa:	009b      	lsls	r3, r3, #2
 800c7ac:	58d2      	ldr	r2, [r2, r3]
 800c7ae:	230f      	movs	r3, #15
 800c7b0:	18fb      	adds	r3, r7, r3
 800c7b2:	781b      	ldrb	r3, [r3, #0]
 800c7b4:	0019      	movs	r1, r3
 800c7b6:	0010      	movs	r0, r2
 800c7b8:	f7fe fbbf 	bl	800af3a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c7bc:	687a      	ldr	r2, [r7, #4]
 800c7be:	23b7      	movs	r3, #183	@ 0xb7
 800c7c0:	009b      	lsls	r3, r3, #2
 800c7c2:	58d3      	ldr	r3, [r2, r3]
 800c7c4:	0018      	movs	r0, r3
 800c7c6:	f7fe fb59 	bl	800ae7c <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800c7ca:	46c0      	nop			@ (mov r8, r8)
 800c7cc:	46bd      	mov	sp, r7
 800c7ce:	b004      	add	sp, #16
 800c7d0:	bd80      	pop	{r7, pc}
	...

0800c7d4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c7d4:	b580      	push	{r7, lr}
 800c7d6:	b082      	sub	sp, #8
 800c7d8:	af00      	add	r7, sp, #0
 800c7da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
 /* __HAL_PCD_GATE_PHYCLOCK(hpcd);*/
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c7dc:	687a      	ldr	r2, [r7, #4]
 800c7de:	23b7      	movs	r3, #183	@ 0xb7
 800c7e0:	009b      	lsls	r3, r3, #2
 800c7e2:	58d3      	ldr	r3, [r2, r3]
 800c7e4:	0018      	movs	r0, r3
 800c7e6:	f7fe fbb9 	bl	800af5c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	7adb      	ldrb	r3, [r3, #11]
 800c7ee:	2b00      	cmp	r3, #0
 800c7f0:	d005      	beq.n	800c7fe <HAL_PCD_SuspendCallback+0x2a>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c7f2:	4b05      	ldr	r3, [pc, #20]	@ (800c808 <HAL_PCD_SuspendCallback+0x34>)
 800c7f4:	691a      	ldr	r2, [r3, #16]
 800c7f6:	4b04      	ldr	r3, [pc, #16]	@ (800c808 <HAL_PCD_SuspendCallback+0x34>)
 800c7f8:	2106      	movs	r1, #6
 800c7fa:	430a      	orrs	r2, r1
 800c7fc:	611a      	str	r2, [r3, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800c7fe:	46c0      	nop			@ (mov r8, r8)
 800c800:	46bd      	mov	sp, r7
 800c802:	b002      	add	sp, #8
 800c804:	bd80      	pop	{r7, pc}
 800c806:	46c0      	nop			@ (mov r8, r8)
 800c808:	e000ed00 	.word	0xe000ed00

0800c80c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c80c:	b580      	push	{r7, lr}
 800c80e:	b082      	sub	sp, #8
 800c810:	af00      	add	r7, sp, #0
 800c812:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */
 /* __HAL_PCD_UNGATE_PHYCLOCK(hpcd);*/

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	7adb      	ldrb	r3, [r3, #11]
 800c818:	2b00      	cmp	r3, #0
 800c81a:	d007      	beq.n	800c82c <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c81c:	4b09      	ldr	r3, [pc, #36]	@ (800c844 <HAL_PCD_ResumeCallback+0x38>)
 800c81e:	691a      	ldr	r2, [r3, #16]
 800c820:	4b08      	ldr	r3, [pc, #32]	@ (800c844 <HAL_PCD_ResumeCallback+0x38>)
 800c822:	2106      	movs	r1, #6
 800c824:	438a      	bics	r2, r1
 800c826:	611a      	str	r2, [r3, #16]
    SystemClockConfig_Resume();
 800c828:	f000 fa7c 	bl	800cd24 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c82c:	687a      	ldr	r2, [r7, #4]
 800c82e:	23b7      	movs	r3, #183	@ 0xb7
 800c830:	009b      	lsls	r3, r3, #2
 800c832:	58d3      	ldr	r3, [r2, r3]
 800c834:	0018      	movs	r0, r3
 800c836:	f7fe fba9 	bl	800af8c <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800c83a:	46c0      	nop			@ (mov r8, r8)
 800c83c:	46bd      	mov	sp, r7
 800c83e:	b002      	add	sp, #8
 800c840:	bd80      	pop	{r7, pc}
 800c842:	46c0      	nop			@ (mov r8, r8)
 800c844:	e000ed00 	.word	0xe000ed00

0800c848 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c848:	b580      	push	{r7, lr}
 800c84a:	b082      	sub	sp, #8
 800c84c:	af00      	add	r7, sp, #0
 800c84e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_DRD_FS.pData = pdev;
 800c850:	4a34      	ldr	r2, [pc, #208]	@ (800c924 <USBD_LL_Init+0xdc>)
 800c852:	23b7      	movs	r3, #183	@ 0xb7
 800c854:	009b      	lsls	r3, r3, #2
 800c856:	6879      	ldr	r1, [r7, #4]
 800c858:	50d1      	str	r1, [r2, r3]
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_DRD_FS;
 800c85a:	687a      	ldr	r2, [r7, #4]
 800c85c:	23b2      	movs	r3, #178	@ 0xb2
 800c85e:	009b      	lsls	r3, r3, #2
 800c860:	4930      	ldr	r1, [pc, #192]	@ (800c924 <USBD_LL_Init+0xdc>)
 800c862:	50d1      	str	r1, [r2, r3]

  hpcd_USB_DRD_FS.Instance = USB_DRD_FS;
 800c864:	4b2f      	ldr	r3, [pc, #188]	@ (800c924 <USBD_LL_Init+0xdc>)
 800c866:	4a30      	ldr	r2, [pc, #192]	@ (800c928 <USBD_LL_Init+0xe0>)
 800c868:	601a      	str	r2, [r3, #0]
  hpcd_USB_DRD_FS.Init.dev_endpoints = 8;
 800c86a:	4b2e      	ldr	r3, [pc, #184]	@ (800c924 <USBD_LL_Init+0xdc>)
 800c86c:	2208      	movs	r2, #8
 800c86e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_DRD_FS.Init.Host_channels = 8;
 800c870:	4b2c      	ldr	r3, [pc, #176]	@ (800c924 <USBD_LL_Init+0xdc>)
 800c872:	2208      	movs	r2, #8
 800c874:	715a      	strb	r2, [r3, #5]
  hpcd_USB_DRD_FS.Init.speed = PCD_SPEED_FULL;
 800c876:	4b2b      	ldr	r3, [pc, #172]	@ (800c924 <USBD_LL_Init+0xdc>)
 800c878:	2202      	movs	r2, #2
 800c87a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_DRD_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c87c:	4b29      	ldr	r3, [pc, #164]	@ (800c924 <USBD_LL_Init+0xdc>)
 800c87e:	2202      	movs	r2, #2
 800c880:	725a      	strb	r2, [r3, #9]
  hpcd_USB_DRD_FS.Init.Sof_enable = DISABLE;
 800c882:	4b28      	ldr	r3, [pc, #160]	@ (800c924 <USBD_LL_Init+0xdc>)
 800c884:	2200      	movs	r2, #0
 800c886:	729a      	strb	r2, [r3, #10]
  hpcd_USB_DRD_FS.Init.low_power_enable = DISABLE;
 800c888:	4b26      	ldr	r3, [pc, #152]	@ (800c924 <USBD_LL_Init+0xdc>)
 800c88a:	2200      	movs	r2, #0
 800c88c:	72da      	strb	r2, [r3, #11]
  hpcd_USB_DRD_FS.Init.lpm_enable = DISABLE;
 800c88e:	4b25      	ldr	r3, [pc, #148]	@ (800c924 <USBD_LL_Init+0xdc>)
 800c890:	2200      	movs	r2, #0
 800c892:	731a      	strb	r2, [r3, #12]
  hpcd_USB_DRD_FS.Init.battery_charging_enable = DISABLE;
 800c894:	4b23      	ldr	r3, [pc, #140]	@ (800c924 <USBD_LL_Init+0xdc>)
 800c896:	2200      	movs	r2, #0
 800c898:	735a      	strb	r2, [r3, #13]
  hpcd_USB_DRD_FS.Init.vbus_sensing_enable = DISABLE;
 800c89a:	4b22      	ldr	r3, [pc, #136]	@ (800c924 <USBD_LL_Init+0xdc>)
 800c89c:	2200      	movs	r2, #0
 800c89e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_DRD_FS.Init.bulk_doublebuffer_enable = DISABLE;
 800c8a0:	4b20      	ldr	r3, [pc, #128]	@ (800c924 <USBD_LL_Init+0xdc>)
 800c8a2:	2200      	movs	r2, #0
 800c8a4:	73da      	strb	r2, [r3, #15]
  hpcd_USB_DRD_FS.Init.iso_singlebuffer_enable = DISABLE;
 800c8a6:	4b1f      	ldr	r3, [pc, #124]	@ (800c924 <USBD_LL_Init+0xdc>)
 800c8a8:	2200      	movs	r2, #0
 800c8aa:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_DRD_FS) != HAL_OK)
 800c8ac:	4b1d      	ldr	r3, [pc, #116]	@ (800c924 <USBD_LL_Init+0xdc>)
 800c8ae:	0018      	movs	r0, r3
 800c8b0:	f7f6 fa8c 	bl	8002dcc <HAL_PCD_Init>
 800c8b4:	1e03      	subs	r3, r0, #0
 800c8b6:	d001      	beq.n	800c8bc <USBD_LL_Init+0x74>
  {
    Error_Handler( );
 800c8b8:	f7f4 fce4 	bl	8001284 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800c8bc:	687a      	ldr	r2, [r7, #4]
 800c8be:	23b2      	movs	r3, #178	@ 0xb2
 800c8c0:	009b      	lsls	r3, r3, #2
 800c8c2:	58d0      	ldr	r0, [r2, r3]
 800c8c4:	2318      	movs	r3, #24
 800c8c6:	2200      	movs	r2, #0
 800c8c8:	2100      	movs	r1, #0
 800c8ca:	f7f7 ff13 	bl	80046f4 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800c8ce:	687a      	ldr	r2, [r7, #4]
 800c8d0:	23b2      	movs	r3, #178	@ 0xb2
 800c8d2:	009b      	lsls	r3, r3, #2
 800c8d4:	58d0      	ldr	r0, [r2, r3]
 800c8d6:	2358      	movs	r3, #88	@ 0x58
 800c8d8:	2200      	movs	r2, #0
 800c8da:	2180      	movs	r1, #128	@ 0x80
 800c8dc:	f7f7 ff0a 	bl	80046f4 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800c8e0:	687a      	ldr	r2, [r7, #4]
 800c8e2:	23b2      	movs	r3, #178	@ 0xb2
 800c8e4:	009b      	lsls	r3, r3, #2
 800c8e6:	58d0      	ldr	r0, [r2, r3]
 800c8e8:	23c0      	movs	r3, #192	@ 0xc0
 800c8ea:	2200      	movs	r2, #0
 800c8ec:	2181      	movs	r1, #129	@ 0x81
 800c8ee:	f7f7 ff01 	bl	80046f4 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800c8f2:	687a      	ldr	r2, [r7, #4]
 800c8f4:	23b2      	movs	r3, #178	@ 0xb2
 800c8f6:	009b      	lsls	r3, r3, #2
 800c8f8:	58d0      	ldr	r0, [r2, r3]
 800c8fa:	2388      	movs	r3, #136	@ 0x88
 800c8fc:	005b      	lsls	r3, r3, #1
 800c8fe:	2200      	movs	r2, #0
 800c900:	2101      	movs	r1, #1
 800c902:	f7f7 fef7 	bl	80046f4 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800c906:	687a      	ldr	r2, [r7, #4]
 800c908:	23b2      	movs	r3, #178	@ 0xb2
 800c90a:	009b      	lsls	r3, r3, #2
 800c90c:	58d0      	ldr	r0, [r2, r3]
 800c90e:	2380      	movs	r3, #128	@ 0x80
 800c910:	005b      	lsls	r3, r3, #1
 800c912:	2200      	movs	r2, #0
 800c914:	2182      	movs	r1, #130	@ 0x82
 800c916:	f7f7 feed 	bl	80046f4 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */

  return USBD_OK;
 800c91a:	2300      	movs	r3, #0
}
 800c91c:	0018      	movs	r0, r3
 800c91e:	46bd      	mov	sp, r7
 800c920:	b002      	add	sp, #8
 800c922:	bd80      	pop	{r7, pc}
 800c924:	20001ae4 	.word	0x20001ae4
 800c928:	40005c00 	.word	0x40005c00

0800c92c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800c92c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c92e:	b085      	sub	sp, #20
 800c930:	af00      	add	r7, sp, #0
 800c932:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c934:	210f      	movs	r1, #15
 800c936:	187b      	adds	r3, r7, r1
 800c938:	2200      	movs	r2, #0
 800c93a:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c93c:	260e      	movs	r6, #14
 800c93e:	19bb      	adds	r3, r7, r6
 800c940:	2200      	movs	r2, #0
 800c942:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_Start(pdev->pData);
 800c944:	687a      	ldr	r2, [r7, #4]
 800c946:	23b2      	movs	r3, #178	@ 0xb2
 800c948:	009b      	lsls	r3, r3, #2
 800c94a:	58d3      	ldr	r3, [r2, r3]
 800c94c:	000d      	movs	r5, r1
 800c94e:	187c      	adds	r4, r7, r1
 800c950:	0018      	movs	r0, r3
 800c952:	f7f6 fb35 	bl	8002fc0 <HAL_PCD_Start>
 800c956:	0003      	movs	r3, r0
 800c958:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c95a:	19bc      	adds	r4, r7, r6
 800c95c:	197b      	adds	r3, r7, r5
 800c95e:	781b      	ldrb	r3, [r3, #0]
 800c960:	0018      	movs	r0, r3
 800c962:	f000 f9e6 	bl	800cd32 <USBD_Get_USB_Status>
 800c966:	0003      	movs	r3, r0
 800c968:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c96a:	19bb      	adds	r3, r7, r6
 800c96c:	781b      	ldrb	r3, [r3, #0]
}
 800c96e:	0018      	movs	r0, r3
 800c970:	46bd      	mov	sp, r7
 800c972:	b005      	add	sp, #20
 800c974:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c976 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800c976:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c978:	b085      	sub	sp, #20
 800c97a:	af00      	add	r7, sp, #0
 800c97c:	6078      	str	r0, [r7, #4]
 800c97e:	000c      	movs	r4, r1
 800c980:	0010      	movs	r0, r2
 800c982:	0019      	movs	r1, r3
 800c984:	1cfb      	adds	r3, r7, #3
 800c986:	1c22      	adds	r2, r4, #0
 800c988:	701a      	strb	r2, [r3, #0]
 800c98a:	1cbb      	adds	r3, r7, #2
 800c98c:	1c02      	adds	r2, r0, #0
 800c98e:	701a      	strb	r2, [r3, #0]
 800c990:	003b      	movs	r3, r7
 800c992:	1c0a      	adds	r2, r1, #0
 800c994:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c996:	260f      	movs	r6, #15
 800c998:	19bb      	adds	r3, r7, r6
 800c99a:	2200      	movs	r2, #0
 800c99c:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c99e:	250e      	movs	r5, #14
 800c9a0:	197b      	adds	r3, r7, r5
 800c9a2:	2200      	movs	r2, #0
 800c9a4:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c9a6:	687a      	ldr	r2, [r7, #4]
 800c9a8:	23b2      	movs	r3, #178	@ 0xb2
 800c9aa:	009b      	lsls	r3, r3, #2
 800c9ac:	58d0      	ldr	r0, [r2, r3]
 800c9ae:	19bc      	adds	r4, r7, r6
 800c9b0:	1cbb      	adds	r3, r7, #2
 800c9b2:	781d      	ldrb	r5, [r3, #0]
 800c9b4:	003b      	movs	r3, r7
 800c9b6:	881a      	ldrh	r2, [r3, #0]
 800c9b8:	1cfb      	adds	r3, r7, #3
 800c9ba:	7819      	ldrb	r1, [r3, #0]
 800c9bc:	002b      	movs	r3, r5
 800c9be:	f7f6 fc65 	bl	800328c <HAL_PCD_EP_Open>
 800c9c2:	0003      	movs	r3, r0
 800c9c4:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c9c6:	250e      	movs	r5, #14
 800c9c8:	197c      	adds	r4, r7, r5
 800c9ca:	19bb      	adds	r3, r7, r6
 800c9cc:	781b      	ldrb	r3, [r3, #0]
 800c9ce:	0018      	movs	r0, r3
 800c9d0:	f000 f9af 	bl	800cd32 <USBD_Get_USB_Status>
 800c9d4:	0003      	movs	r3, r0
 800c9d6:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c9d8:	197b      	adds	r3, r7, r5
 800c9da:	781b      	ldrb	r3, [r3, #0]
}
 800c9dc:	0018      	movs	r0, r3
 800c9de:	46bd      	mov	sp, r7
 800c9e0:	b005      	add	sp, #20
 800c9e2:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c9e4 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c9e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c9e6:	b085      	sub	sp, #20
 800c9e8:	af00      	add	r7, sp, #0
 800c9ea:	6078      	str	r0, [r7, #4]
 800c9ec:	000a      	movs	r2, r1
 800c9ee:	1cfb      	adds	r3, r7, #3
 800c9f0:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c9f2:	210f      	movs	r1, #15
 800c9f4:	187b      	adds	r3, r7, r1
 800c9f6:	2200      	movs	r2, #0
 800c9f8:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c9fa:	260e      	movs	r6, #14
 800c9fc:	19bb      	adds	r3, r7, r6
 800c9fe:	2200      	movs	r2, #0
 800ca00:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ca02:	687a      	ldr	r2, [r7, #4]
 800ca04:	23b2      	movs	r3, #178	@ 0xb2
 800ca06:	009b      	lsls	r3, r3, #2
 800ca08:	58d2      	ldr	r2, [r2, r3]
 800ca0a:	000d      	movs	r5, r1
 800ca0c:	187c      	adds	r4, r7, r1
 800ca0e:	1cfb      	adds	r3, r7, #3
 800ca10:	781b      	ldrb	r3, [r3, #0]
 800ca12:	0019      	movs	r1, r3
 800ca14:	0010      	movs	r0, r2
 800ca16:	f7f6 fcaa 	bl	800336e <HAL_PCD_EP_Close>
 800ca1a:	0003      	movs	r3, r0
 800ca1c:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ca1e:	19bc      	adds	r4, r7, r6
 800ca20:	197b      	adds	r3, r7, r5
 800ca22:	781b      	ldrb	r3, [r3, #0]
 800ca24:	0018      	movs	r0, r3
 800ca26:	f000 f984 	bl	800cd32 <USBD_Get_USB_Status>
 800ca2a:	0003      	movs	r3, r0
 800ca2c:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800ca2e:	19bb      	adds	r3, r7, r6
 800ca30:	781b      	ldrb	r3, [r3, #0]
}
 800ca32:	0018      	movs	r0, r3
 800ca34:	46bd      	mov	sp, r7
 800ca36:	b005      	add	sp, #20
 800ca38:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ca3a <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ca3a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ca3c:	b085      	sub	sp, #20
 800ca3e:	af00      	add	r7, sp, #0
 800ca40:	6078      	str	r0, [r7, #4]
 800ca42:	000a      	movs	r2, r1
 800ca44:	1cfb      	adds	r3, r7, #3
 800ca46:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ca48:	210f      	movs	r1, #15
 800ca4a:	187b      	adds	r3, r7, r1
 800ca4c:	2200      	movs	r2, #0
 800ca4e:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ca50:	260e      	movs	r6, #14
 800ca52:	19bb      	adds	r3, r7, r6
 800ca54:	2200      	movs	r2, #0
 800ca56:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ca58:	687a      	ldr	r2, [r7, #4]
 800ca5a:	23b2      	movs	r3, #178	@ 0xb2
 800ca5c:	009b      	lsls	r3, r3, #2
 800ca5e:	58d2      	ldr	r2, [r2, r3]
 800ca60:	000d      	movs	r5, r1
 800ca62:	187c      	adds	r4, r7, r1
 800ca64:	1cfb      	adds	r3, r7, #3
 800ca66:	781b      	ldrb	r3, [r3, #0]
 800ca68:	0019      	movs	r1, r3
 800ca6a:	0010      	movs	r0, r2
 800ca6c:	f7f6 fd60 	bl	8003530 <HAL_PCD_EP_SetStall>
 800ca70:	0003      	movs	r3, r0
 800ca72:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ca74:	19bc      	adds	r4, r7, r6
 800ca76:	197b      	adds	r3, r7, r5
 800ca78:	781b      	ldrb	r3, [r3, #0]
 800ca7a:	0018      	movs	r0, r3
 800ca7c:	f000 f959 	bl	800cd32 <USBD_Get_USB_Status>
 800ca80:	0003      	movs	r3, r0
 800ca82:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800ca84:	19bb      	adds	r3, r7, r6
 800ca86:	781b      	ldrb	r3, [r3, #0]
}
 800ca88:	0018      	movs	r0, r3
 800ca8a:	46bd      	mov	sp, r7
 800ca8c:	b005      	add	sp, #20
 800ca8e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ca90 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ca90:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ca92:	b085      	sub	sp, #20
 800ca94:	af00      	add	r7, sp, #0
 800ca96:	6078      	str	r0, [r7, #4]
 800ca98:	000a      	movs	r2, r1
 800ca9a:	1cfb      	adds	r3, r7, #3
 800ca9c:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ca9e:	210f      	movs	r1, #15
 800caa0:	187b      	adds	r3, r7, r1
 800caa2:	2200      	movs	r2, #0
 800caa4:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800caa6:	260e      	movs	r6, #14
 800caa8:	19bb      	adds	r3, r7, r6
 800caaa:	2200      	movs	r2, #0
 800caac:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800caae:	687a      	ldr	r2, [r7, #4]
 800cab0:	23b2      	movs	r3, #178	@ 0xb2
 800cab2:	009b      	lsls	r3, r3, #2
 800cab4:	58d2      	ldr	r2, [r2, r3]
 800cab6:	000d      	movs	r5, r1
 800cab8:	187c      	adds	r4, r7, r1
 800caba:	1cfb      	adds	r3, r7, #3
 800cabc:	781b      	ldrb	r3, [r3, #0]
 800cabe:	0019      	movs	r1, r3
 800cac0:	0010      	movs	r0, r2
 800cac2:	f7f6 fd93 	bl	80035ec <HAL_PCD_EP_ClrStall>
 800cac6:	0003      	movs	r3, r0
 800cac8:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800caca:	19bc      	adds	r4, r7, r6
 800cacc:	197b      	adds	r3, r7, r5
 800cace:	781b      	ldrb	r3, [r3, #0]
 800cad0:	0018      	movs	r0, r3
 800cad2:	f000 f92e 	bl	800cd32 <USBD_Get_USB_Status>
 800cad6:	0003      	movs	r3, r0
 800cad8:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800cada:	19bb      	adds	r3, r7, r6
 800cadc:	781b      	ldrb	r3, [r3, #0]
}
 800cade:	0018      	movs	r0, r3
 800cae0:	46bd      	mov	sp, r7
 800cae2:	b005      	add	sp, #20
 800cae4:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800cae6 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cae6:	b580      	push	{r7, lr}
 800cae8:	b084      	sub	sp, #16
 800caea:	af00      	add	r7, sp, #0
 800caec:	6078      	str	r0, [r7, #4]
 800caee:	000a      	movs	r2, r1
 800caf0:	1cfb      	adds	r3, r7, #3
 800caf2:	701a      	strb	r2, [r3, #0]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800caf4:	687a      	ldr	r2, [r7, #4]
 800caf6:	23b2      	movs	r3, #178	@ 0xb2
 800caf8:	009b      	lsls	r3, r3, #2
 800cafa:	58d3      	ldr	r3, [r2, r3]
 800cafc:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800cafe:	1cfb      	adds	r3, r7, #3
 800cb00:	781b      	ldrb	r3, [r3, #0]
 800cb02:	b25b      	sxtb	r3, r3
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	da0c      	bge.n	800cb22 <USBD_LL_IsStallEP+0x3c>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800cb08:	1cfb      	adds	r3, r7, #3
 800cb0a:	781b      	ldrb	r3, [r3, #0]
 800cb0c:	227f      	movs	r2, #127	@ 0x7f
 800cb0e:	401a      	ands	r2, r3
 800cb10:	68f9      	ldr	r1, [r7, #12]
 800cb12:	0013      	movs	r3, r2
 800cb14:	009b      	lsls	r3, r3, #2
 800cb16:	189b      	adds	r3, r3, r2
 800cb18:	00db      	lsls	r3, r3, #3
 800cb1a:	18cb      	adds	r3, r1, r3
 800cb1c:	3316      	adds	r3, #22
 800cb1e:	781b      	ldrb	r3, [r3, #0]
 800cb20:	e00d      	b.n	800cb3e <USBD_LL_IsStallEP+0x58>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800cb22:	1cfb      	adds	r3, r7, #3
 800cb24:	781b      	ldrb	r3, [r3, #0]
 800cb26:	227f      	movs	r2, #127	@ 0x7f
 800cb28:	401a      	ands	r2, r3
 800cb2a:	68f8      	ldr	r0, [r7, #12]
 800cb2c:	23ab      	movs	r3, #171	@ 0xab
 800cb2e:	0059      	lsls	r1, r3, #1
 800cb30:	0013      	movs	r3, r2
 800cb32:	009b      	lsls	r3, r3, #2
 800cb34:	189b      	adds	r3, r3, r2
 800cb36:	00db      	lsls	r3, r3, #3
 800cb38:	18c3      	adds	r3, r0, r3
 800cb3a:	185b      	adds	r3, r3, r1
 800cb3c:	781b      	ldrb	r3, [r3, #0]
  }
}
 800cb3e:	0018      	movs	r0, r3
 800cb40:	46bd      	mov	sp, r7
 800cb42:	b004      	add	sp, #16
 800cb44:	bd80      	pop	{r7, pc}

0800cb46 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800cb46:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cb48:	b085      	sub	sp, #20
 800cb4a:	af00      	add	r7, sp, #0
 800cb4c:	6078      	str	r0, [r7, #4]
 800cb4e:	000a      	movs	r2, r1
 800cb50:	1cfb      	adds	r3, r7, #3
 800cb52:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cb54:	210f      	movs	r1, #15
 800cb56:	187b      	adds	r3, r7, r1
 800cb58:	2200      	movs	r2, #0
 800cb5a:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cb5c:	260e      	movs	r6, #14
 800cb5e:	19bb      	adds	r3, r7, r6
 800cb60:	2200      	movs	r2, #0
 800cb62:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800cb64:	687a      	ldr	r2, [r7, #4]
 800cb66:	23b2      	movs	r3, #178	@ 0xb2
 800cb68:	009b      	lsls	r3, r3, #2
 800cb6a:	58d2      	ldr	r2, [r2, r3]
 800cb6c:	000d      	movs	r5, r1
 800cb6e:	187c      	adds	r4, r7, r1
 800cb70:	1cfb      	adds	r3, r7, #3
 800cb72:	781b      	ldrb	r3, [r3, #0]
 800cb74:	0019      	movs	r1, r3
 800cb76:	0010      	movs	r0, r2
 800cb78:	f7f6 fb5e 	bl	8003238 <HAL_PCD_SetAddress>
 800cb7c:	0003      	movs	r3, r0
 800cb7e:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cb80:	19bc      	adds	r4, r7, r6
 800cb82:	197b      	adds	r3, r7, r5
 800cb84:	781b      	ldrb	r3, [r3, #0]
 800cb86:	0018      	movs	r0, r3
 800cb88:	f000 f8d3 	bl	800cd32 <USBD_Get_USB_Status>
 800cb8c:	0003      	movs	r3, r0
 800cb8e:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800cb90:	19bb      	adds	r3, r7, r6
 800cb92:	781b      	ldrb	r3, [r3, #0]
}
 800cb94:	0018      	movs	r0, r3
 800cb96:	46bd      	mov	sp, r7
 800cb98:	b005      	add	sp, #20
 800cb9a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800cb9c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800cb9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cb9e:	b087      	sub	sp, #28
 800cba0:	af00      	add	r7, sp, #0
 800cba2:	60f8      	str	r0, [r7, #12]
 800cba4:	607a      	str	r2, [r7, #4]
 800cba6:	603b      	str	r3, [r7, #0]
 800cba8:	230b      	movs	r3, #11
 800cbaa:	18fb      	adds	r3, r7, r3
 800cbac:	1c0a      	adds	r2, r1, #0
 800cbae:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cbb0:	2617      	movs	r6, #23
 800cbb2:	19bb      	adds	r3, r7, r6
 800cbb4:	2200      	movs	r2, #0
 800cbb6:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cbb8:	2516      	movs	r5, #22
 800cbba:	197b      	adds	r3, r7, r5
 800cbbc:	2200      	movs	r2, #0
 800cbbe:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800cbc0:	68fa      	ldr	r2, [r7, #12]
 800cbc2:	23b2      	movs	r3, #178	@ 0xb2
 800cbc4:	009b      	lsls	r3, r3, #2
 800cbc6:	58d0      	ldr	r0, [r2, r3]
 800cbc8:	19bc      	adds	r4, r7, r6
 800cbca:	683d      	ldr	r5, [r7, #0]
 800cbcc:	687a      	ldr	r2, [r7, #4]
 800cbce:	230b      	movs	r3, #11
 800cbd0:	18fb      	adds	r3, r7, r3
 800cbd2:	7819      	ldrb	r1, [r3, #0]
 800cbd4:	002b      	movs	r3, r5
 800cbd6:	f7f6 fc6e 	bl	80034b6 <HAL_PCD_EP_Transmit>
 800cbda:	0003      	movs	r3, r0
 800cbdc:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cbde:	2516      	movs	r5, #22
 800cbe0:	197c      	adds	r4, r7, r5
 800cbe2:	19bb      	adds	r3, r7, r6
 800cbe4:	781b      	ldrb	r3, [r3, #0]
 800cbe6:	0018      	movs	r0, r3
 800cbe8:	f000 f8a3 	bl	800cd32 <USBD_Get_USB_Status>
 800cbec:	0003      	movs	r3, r0
 800cbee:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800cbf0:	197b      	adds	r3, r7, r5
 800cbf2:	781b      	ldrb	r3, [r3, #0]
}
 800cbf4:	0018      	movs	r0, r3
 800cbf6:	46bd      	mov	sp, r7
 800cbf8:	b007      	add	sp, #28
 800cbfa:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800cbfc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800cbfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cbfe:	b087      	sub	sp, #28
 800cc00:	af00      	add	r7, sp, #0
 800cc02:	60f8      	str	r0, [r7, #12]
 800cc04:	607a      	str	r2, [r7, #4]
 800cc06:	603b      	str	r3, [r7, #0]
 800cc08:	230b      	movs	r3, #11
 800cc0a:	18fb      	adds	r3, r7, r3
 800cc0c:	1c0a      	adds	r2, r1, #0
 800cc0e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cc10:	2617      	movs	r6, #23
 800cc12:	19bb      	adds	r3, r7, r6
 800cc14:	2200      	movs	r2, #0
 800cc16:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cc18:	2516      	movs	r5, #22
 800cc1a:	197b      	adds	r3, r7, r5
 800cc1c:	2200      	movs	r2, #0
 800cc1e:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800cc20:	68fa      	ldr	r2, [r7, #12]
 800cc22:	23b2      	movs	r3, #178	@ 0xb2
 800cc24:	009b      	lsls	r3, r3, #2
 800cc26:	58d0      	ldr	r0, [r2, r3]
 800cc28:	19bc      	adds	r4, r7, r6
 800cc2a:	683d      	ldr	r5, [r7, #0]
 800cc2c:	687a      	ldr	r2, [r7, #4]
 800cc2e:	230b      	movs	r3, #11
 800cc30:	18fb      	adds	r3, r7, r3
 800cc32:	7819      	ldrb	r1, [r3, #0]
 800cc34:	002b      	movs	r3, r5
 800cc36:	f7f6 fbed 	bl	8003414 <HAL_PCD_EP_Receive>
 800cc3a:	0003      	movs	r3, r0
 800cc3c:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cc3e:	2516      	movs	r5, #22
 800cc40:	197c      	adds	r4, r7, r5
 800cc42:	19bb      	adds	r3, r7, r6
 800cc44:	781b      	ldrb	r3, [r3, #0]
 800cc46:	0018      	movs	r0, r3
 800cc48:	f000 f873 	bl	800cd32 <USBD_Get_USB_Status>
 800cc4c:	0003      	movs	r3, r0
 800cc4e:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800cc50:	197b      	adds	r3, r7, r5
 800cc52:	781b      	ldrb	r3, [r3, #0]
}
 800cc54:	0018      	movs	r0, r3
 800cc56:	46bd      	mov	sp, r7
 800cc58:	b007      	add	sp, #28
 800cc5a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800cc5c <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cc5c:	b580      	push	{r7, lr}
 800cc5e:	b082      	sub	sp, #8
 800cc60:	af00      	add	r7, sp, #0
 800cc62:	6078      	str	r0, [r7, #4]
 800cc64:	000a      	movs	r2, r1
 800cc66:	1cfb      	adds	r3, r7, #3
 800cc68:	701a      	strb	r2, [r3, #0]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800cc6a:	687a      	ldr	r2, [r7, #4]
 800cc6c:	23b2      	movs	r3, #178	@ 0xb2
 800cc6e:	009b      	lsls	r3, r3, #2
 800cc70:	58d2      	ldr	r2, [r2, r3]
 800cc72:	1cfb      	adds	r3, r7, #3
 800cc74:	781b      	ldrb	r3, [r3, #0]
 800cc76:	0019      	movs	r1, r3
 800cc78:	0010      	movs	r0, r2
 800cc7a:	f7f6 fc03 	bl	8003484 <HAL_PCD_EP_GetRxCount>
 800cc7e:	0003      	movs	r3, r0
}
 800cc80:	0018      	movs	r0, r3
 800cc82:	46bd      	mov	sp, r7
 800cc84:	b002      	add	sp, #8
 800cc86:	bd80      	pop	{r7, pc}

0800cc88 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cc88:	b580      	push	{r7, lr}
 800cc8a:	b082      	sub	sp, #8
 800cc8c:	af00      	add	r7, sp, #0
 800cc8e:	6078      	str	r0, [r7, #4]
 800cc90:	000a      	movs	r2, r1
 800cc92:	1cfb      	adds	r3, r7, #3
 800cc94:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800cc96:	1cfb      	adds	r3, r7, #3
 800cc98:	781b      	ldrb	r3, [r3, #0]
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	d002      	beq.n	800cca4 <HAL_PCDEx_LPM_Callback+0x1c>
 800cc9e:	2b01      	cmp	r3, #1
 800cca0:	d014      	beq.n	800cccc <HAL_PCDEx_LPM_Callback+0x44>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800cca2:	e025      	b.n	800ccf0 <HAL_PCDEx_LPM_Callback+0x68>
    if (hpcd->Init.low_power_enable)
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	7adb      	ldrb	r3, [r3, #11]
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	d007      	beq.n	800ccbc <HAL_PCDEx_LPM_Callback+0x34>
      SystemClockConfig_Resume();
 800ccac:	f000 f83a 	bl	800cd24 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ccb0:	4b11      	ldr	r3, [pc, #68]	@ (800ccf8 <HAL_PCDEx_LPM_Callback+0x70>)
 800ccb2:	691a      	ldr	r2, [r3, #16]
 800ccb4:	4b10      	ldr	r3, [pc, #64]	@ (800ccf8 <HAL_PCDEx_LPM_Callback+0x70>)
 800ccb6:	2106      	movs	r1, #6
 800ccb8:	438a      	bics	r2, r1
 800ccba:	611a      	str	r2, [r3, #16]
    USBD_LL_Resume(hpcd->pData);
 800ccbc:	687a      	ldr	r2, [r7, #4]
 800ccbe:	23b7      	movs	r3, #183	@ 0xb7
 800ccc0:	009b      	lsls	r3, r3, #2
 800ccc2:	58d3      	ldr	r3, [r2, r3]
 800ccc4:	0018      	movs	r0, r3
 800ccc6:	f7fe f961 	bl	800af8c <USBD_LL_Resume>
    break;
 800ccca:	e011      	b.n	800ccf0 <HAL_PCDEx_LPM_Callback+0x68>
    USBD_LL_Suspend(hpcd->pData);
 800cccc:	687a      	ldr	r2, [r7, #4]
 800ccce:	23b7      	movs	r3, #183	@ 0xb7
 800ccd0:	009b      	lsls	r3, r3, #2
 800ccd2:	58d3      	ldr	r3, [r2, r3]
 800ccd4:	0018      	movs	r0, r3
 800ccd6:	f7fe f941 	bl	800af5c <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	7adb      	ldrb	r3, [r3, #11]
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	d005      	beq.n	800ccee <HAL_PCDEx_LPM_Callback+0x66>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800cce2:	4b05      	ldr	r3, [pc, #20]	@ (800ccf8 <HAL_PCDEx_LPM_Callback+0x70>)
 800cce4:	691a      	ldr	r2, [r3, #16]
 800cce6:	4b04      	ldr	r3, [pc, #16]	@ (800ccf8 <HAL_PCDEx_LPM_Callback+0x70>)
 800cce8:	2106      	movs	r1, #6
 800ccea:	430a      	orrs	r2, r1
 800ccec:	611a      	str	r2, [r3, #16]
    break;
 800ccee:	46c0      	nop			@ (mov r8, r8)
}
 800ccf0:	46c0      	nop			@ (mov r8, r8)
 800ccf2:	46bd      	mov	sp, r7
 800ccf4:	b002      	add	sp, #8
 800ccf6:	bd80      	pop	{r7, pc}
 800ccf8:	e000ed00 	.word	0xe000ed00

0800ccfc <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800ccfc:	b580      	push	{r7, lr}
 800ccfe:	b082      	sub	sp, #8
 800cd00:	af00      	add	r7, sp, #0
 800cd02:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800cd04:	4b02      	ldr	r3, [pc, #8]	@ (800cd10 <USBD_static_malloc+0x14>)
}
 800cd06:	0018      	movs	r0, r3
 800cd08:	46bd      	mov	sp, r7
 800cd0a:	b002      	add	sp, #8
 800cd0c:	bd80      	pop	{r7, pc}
 800cd0e:	46c0      	nop			@ (mov r8, r8)
 800cd10:	20001dc4 	.word	0x20001dc4

0800cd14 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800cd14:	b580      	push	{r7, lr}
 800cd16:	b082      	sub	sp, #8
 800cd18:	af00      	add	r7, sp, #0
 800cd1a:	6078      	str	r0, [r7, #4]

}
 800cd1c:	46c0      	nop			@ (mov r8, r8)
 800cd1e:	46bd      	mov	sp, r7
 800cd20:	b002      	add	sp, #8
 800cd22:	bd80      	pop	{r7, pc}

0800cd24 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800cd24:	b580      	push	{r7, lr}
 800cd26:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800cd28:	f7f3 ff50 	bl	8000bcc <SystemClock_Config>
}
 800cd2c:	46c0      	nop			@ (mov r8, r8)
 800cd2e:	46bd      	mov	sp, r7
 800cd30:	bd80      	pop	{r7, pc}

0800cd32 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800cd32:	b580      	push	{r7, lr}
 800cd34:	b084      	sub	sp, #16
 800cd36:	af00      	add	r7, sp, #0
 800cd38:	0002      	movs	r2, r0
 800cd3a:	1dfb      	adds	r3, r7, #7
 800cd3c:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cd3e:	230f      	movs	r3, #15
 800cd40:	18fb      	adds	r3, r7, r3
 800cd42:	2200      	movs	r2, #0
 800cd44:	701a      	strb	r2, [r3, #0]

  switch (hal_status)
 800cd46:	1dfb      	adds	r3, r7, #7
 800cd48:	781b      	ldrb	r3, [r3, #0]
 800cd4a:	2b03      	cmp	r3, #3
 800cd4c:	d017      	beq.n	800cd7e <USBD_Get_USB_Status+0x4c>
 800cd4e:	dc1b      	bgt.n	800cd88 <USBD_Get_USB_Status+0x56>
 800cd50:	2b02      	cmp	r3, #2
 800cd52:	d00f      	beq.n	800cd74 <USBD_Get_USB_Status+0x42>
 800cd54:	dc18      	bgt.n	800cd88 <USBD_Get_USB_Status+0x56>
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	d002      	beq.n	800cd60 <USBD_Get_USB_Status+0x2e>
 800cd5a:	2b01      	cmp	r3, #1
 800cd5c:	d005      	beq.n	800cd6a <USBD_Get_USB_Status+0x38>
 800cd5e:	e013      	b.n	800cd88 <USBD_Get_USB_Status+0x56>
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800cd60:	230f      	movs	r3, #15
 800cd62:	18fb      	adds	r3, r7, r3
 800cd64:	2200      	movs	r2, #0
 800cd66:	701a      	strb	r2, [r3, #0]
    break;
 800cd68:	e013      	b.n	800cd92 <USBD_Get_USB_Status+0x60>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800cd6a:	230f      	movs	r3, #15
 800cd6c:	18fb      	adds	r3, r7, r3
 800cd6e:	2203      	movs	r2, #3
 800cd70:	701a      	strb	r2, [r3, #0]
    break;
 800cd72:	e00e      	b.n	800cd92 <USBD_Get_USB_Status+0x60>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800cd74:	230f      	movs	r3, #15
 800cd76:	18fb      	adds	r3, r7, r3
 800cd78:	2201      	movs	r2, #1
 800cd7a:	701a      	strb	r2, [r3, #0]
    break;
 800cd7c:	e009      	b.n	800cd92 <USBD_Get_USB_Status+0x60>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800cd7e:	230f      	movs	r3, #15
 800cd80:	18fb      	adds	r3, r7, r3
 800cd82:	2203      	movs	r2, #3
 800cd84:	701a      	strb	r2, [r3, #0]
    break;
 800cd86:	e004      	b.n	800cd92 <USBD_Get_USB_Status+0x60>
    default :
      usb_status = USBD_FAIL;
 800cd88:	230f      	movs	r3, #15
 800cd8a:	18fb      	adds	r3, r7, r3
 800cd8c:	2203      	movs	r2, #3
 800cd8e:	701a      	strb	r2, [r3, #0]
    break;
 800cd90:	46c0      	nop			@ (mov r8, r8)
  }
  return usb_status;
 800cd92:	230f      	movs	r3, #15
 800cd94:	18fb      	adds	r3, r7, r3
 800cd96:	781b      	ldrb	r3, [r3, #0]
}
 800cd98:	0018      	movs	r0, r3
 800cd9a:	46bd      	mov	sp, r7
 800cd9c:	b004      	add	sp, #16
 800cd9e:	bd80      	pop	{r7, pc}

0800cda0 <std>:
 800cda0:	2300      	movs	r3, #0
 800cda2:	b510      	push	{r4, lr}
 800cda4:	0004      	movs	r4, r0
 800cda6:	6003      	str	r3, [r0, #0]
 800cda8:	6043      	str	r3, [r0, #4]
 800cdaa:	6083      	str	r3, [r0, #8]
 800cdac:	8181      	strh	r1, [r0, #12]
 800cdae:	6643      	str	r3, [r0, #100]	@ 0x64
 800cdb0:	81c2      	strh	r2, [r0, #14]
 800cdb2:	6103      	str	r3, [r0, #16]
 800cdb4:	6143      	str	r3, [r0, #20]
 800cdb6:	6183      	str	r3, [r0, #24]
 800cdb8:	0019      	movs	r1, r3
 800cdba:	2208      	movs	r2, #8
 800cdbc:	305c      	adds	r0, #92	@ 0x5c
 800cdbe:	f000 f919 	bl	800cff4 <memset>
 800cdc2:	4b0b      	ldr	r3, [pc, #44]	@ (800cdf0 <std+0x50>)
 800cdc4:	6224      	str	r4, [r4, #32]
 800cdc6:	6263      	str	r3, [r4, #36]	@ 0x24
 800cdc8:	4b0a      	ldr	r3, [pc, #40]	@ (800cdf4 <std+0x54>)
 800cdca:	62a3      	str	r3, [r4, #40]	@ 0x28
 800cdcc:	4b0a      	ldr	r3, [pc, #40]	@ (800cdf8 <std+0x58>)
 800cdce:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800cdd0:	4b0a      	ldr	r3, [pc, #40]	@ (800cdfc <std+0x5c>)
 800cdd2:	6323      	str	r3, [r4, #48]	@ 0x30
 800cdd4:	4b0a      	ldr	r3, [pc, #40]	@ (800ce00 <std+0x60>)
 800cdd6:	429c      	cmp	r4, r3
 800cdd8:	d005      	beq.n	800cde6 <std+0x46>
 800cdda:	4b0a      	ldr	r3, [pc, #40]	@ (800ce04 <std+0x64>)
 800cddc:	429c      	cmp	r4, r3
 800cdde:	d002      	beq.n	800cde6 <std+0x46>
 800cde0:	4b09      	ldr	r3, [pc, #36]	@ (800ce08 <std+0x68>)
 800cde2:	429c      	cmp	r4, r3
 800cde4:	d103      	bne.n	800cdee <std+0x4e>
 800cde6:	0020      	movs	r0, r4
 800cde8:	3058      	adds	r0, #88	@ 0x58
 800cdea:	f000 f9e3 	bl	800d1b4 <__retarget_lock_init_recursive>
 800cdee:	bd10      	pop	{r4, pc}
 800cdf0:	0800cf5d 	.word	0x0800cf5d
 800cdf4:	0800cf85 	.word	0x0800cf85
 800cdf8:	0800cfbd 	.word	0x0800cfbd
 800cdfc:	0800cfe9 	.word	0x0800cfe9
 800ce00:	20001fe4 	.word	0x20001fe4
 800ce04:	2000204c 	.word	0x2000204c
 800ce08:	200020b4 	.word	0x200020b4

0800ce0c <stdio_exit_handler>:
 800ce0c:	b510      	push	{r4, lr}
 800ce0e:	4a03      	ldr	r2, [pc, #12]	@ (800ce1c <stdio_exit_handler+0x10>)
 800ce10:	4903      	ldr	r1, [pc, #12]	@ (800ce20 <stdio_exit_handler+0x14>)
 800ce12:	4804      	ldr	r0, [pc, #16]	@ (800ce24 <stdio_exit_handler+0x18>)
 800ce14:	f000 f86c 	bl	800cef0 <_fwalk_sglue>
 800ce18:	bd10      	pop	{r4, pc}
 800ce1a:	46c0      	nop			@ (mov r8, r8)
 800ce1c:	2000011c 	.word	0x2000011c
 800ce20:	0800daa5 	.word	0x0800daa5
 800ce24:	2000012c 	.word	0x2000012c

0800ce28 <cleanup_stdio>:
 800ce28:	6841      	ldr	r1, [r0, #4]
 800ce2a:	4b0b      	ldr	r3, [pc, #44]	@ (800ce58 <cleanup_stdio+0x30>)
 800ce2c:	b510      	push	{r4, lr}
 800ce2e:	0004      	movs	r4, r0
 800ce30:	4299      	cmp	r1, r3
 800ce32:	d001      	beq.n	800ce38 <cleanup_stdio+0x10>
 800ce34:	f000 fe36 	bl	800daa4 <_fflush_r>
 800ce38:	68a1      	ldr	r1, [r4, #8]
 800ce3a:	4b08      	ldr	r3, [pc, #32]	@ (800ce5c <cleanup_stdio+0x34>)
 800ce3c:	4299      	cmp	r1, r3
 800ce3e:	d002      	beq.n	800ce46 <cleanup_stdio+0x1e>
 800ce40:	0020      	movs	r0, r4
 800ce42:	f000 fe2f 	bl	800daa4 <_fflush_r>
 800ce46:	68e1      	ldr	r1, [r4, #12]
 800ce48:	4b05      	ldr	r3, [pc, #20]	@ (800ce60 <cleanup_stdio+0x38>)
 800ce4a:	4299      	cmp	r1, r3
 800ce4c:	d002      	beq.n	800ce54 <cleanup_stdio+0x2c>
 800ce4e:	0020      	movs	r0, r4
 800ce50:	f000 fe28 	bl	800daa4 <_fflush_r>
 800ce54:	bd10      	pop	{r4, pc}
 800ce56:	46c0      	nop			@ (mov r8, r8)
 800ce58:	20001fe4 	.word	0x20001fe4
 800ce5c:	2000204c 	.word	0x2000204c
 800ce60:	200020b4 	.word	0x200020b4

0800ce64 <global_stdio_init.part.0>:
 800ce64:	b510      	push	{r4, lr}
 800ce66:	4b09      	ldr	r3, [pc, #36]	@ (800ce8c <global_stdio_init.part.0+0x28>)
 800ce68:	4a09      	ldr	r2, [pc, #36]	@ (800ce90 <global_stdio_init.part.0+0x2c>)
 800ce6a:	2104      	movs	r1, #4
 800ce6c:	601a      	str	r2, [r3, #0]
 800ce6e:	4809      	ldr	r0, [pc, #36]	@ (800ce94 <global_stdio_init.part.0+0x30>)
 800ce70:	2200      	movs	r2, #0
 800ce72:	f7ff ff95 	bl	800cda0 <std>
 800ce76:	2201      	movs	r2, #1
 800ce78:	2109      	movs	r1, #9
 800ce7a:	4807      	ldr	r0, [pc, #28]	@ (800ce98 <global_stdio_init.part.0+0x34>)
 800ce7c:	f7ff ff90 	bl	800cda0 <std>
 800ce80:	2202      	movs	r2, #2
 800ce82:	2112      	movs	r1, #18
 800ce84:	4805      	ldr	r0, [pc, #20]	@ (800ce9c <global_stdio_init.part.0+0x38>)
 800ce86:	f7ff ff8b 	bl	800cda0 <std>
 800ce8a:	bd10      	pop	{r4, pc}
 800ce8c:	2000211c 	.word	0x2000211c
 800ce90:	0800ce0d 	.word	0x0800ce0d
 800ce94:	20001fe4 	.word	0x20001fe4
 800ce98:	2000204c 	.word	0x2000204c
 800ce9c:	200020b4 	.word	0x200020b4

0800cea0 <__sfp_lock_acquire>:
 800cea0:	b510      	push	{r4, lr}
 800cea2:	4802      	ldr	r0, [pc, #8]	@ (800ceac <__sfp_lock_acquire+0xc>)
 800cea4:	f000 f987 	bl	800d1b6 <__retarget_lock_acquire_recursive>
 800cea8:	bd10      	pop	{r4, pc}
 800ceaa:	46c0      	nop			@ (mov r8, r8)
 800ceac:	20002125 	.word	0x20002125

0800ceb0 <__sfp_lock_release>:
 800ceb0:	b510      	push	{r4, lr}
 800ceb2:	4802      	ldr	r0, [pc, #8]	@ (800cebc <__sfp_lock_release+0xc>)
 800ceb4:	f000 f980 	bl	800d1b8 <__retarget_lock_release_recursive>
 800ceb8:	bd10      	pop	{r4, pc}
 800ceba:	46c0      	nop			@ (mov r8, r8)
 800cebc:	20002125 	.word	0x20002125

0800cec0 <__sinit>:
 800cec0:	b510      	push	{r4, lr}
 800cec2:	0004      	movs	r4, r0
 800cec4:	f7ff ffec 	bl	800cea0 <__sfp_lock_acquire>
 800cec8:	6a23      	ldr	r3, [r4, #32]
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	d002      	beq.n	800ced4 <__sinit+0x14>
 800cece:	f7ff ffef 	bl	800ceb0 <__sfp_lock_release>
 800ced2:	bd10      	pop	{r4, pc}
 800ced4:	4b04      	ldr	r3, [pc, #16]	@ (800cee8 <__sinit+0x28>)
 800ced6:	6223      	str	r3, [r4, #32]
 800ced8:	4b04      	ldr	r3, [pc, #16]	@ (800ceec <__sinit+0x2c>)
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d1f6      	bne.n	800cece <__sinit+0xe>
 800cee0:	f7ff ffc0 	bl	800ce64 <global_stdio_init.part.0>
 800cee4:	e7f3      	b.n	800cece <__sinit+0xe>
 800cee6:	46c0      	nop			@ (mov r8, r8)
 800cee8:	0800ce29 	.word	0x0800ce29
 800ceec:	2000211c 	.word	0x2000211c

0800cef0 <_fwalk_sglue>:
 800cef0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cef2:	0014      	movs	r4, r2
 800cef4:	2600      	movs	r6, #0
 800cef6:	9000      	str	r0, [sp, #0]
 800cef8:	9101      	str	r1, [sp, #4]
 800cefa:	68a5      	ldr	r5, [r4, #8]
 800cefc:	6867      	ldr	r7, [r4, #4]
 800cefe:	3f01      	subs	r7, #1
 800cf00:	d504      	bpl.n	800cf0c <_fwalk_sglue+0x1c>
 800cf02:	6824      	ldr	r4, [r4, #0]
 800cf04:	2c00      	cmp	r4, #0
 800cf06:	d1f8      	bne.n	800cefa <_fwalk_sglue+0xa>
 800cf08:	0030      	movs	r0, r6
 800cf0a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cf0c:	89ab      	ldrh	r3, [r5, #12]
 800cf0e:	2b01      	cmp	r3, #1
 800cf10:	d908      	bls.n	800cf24 <_fwalk_sglue+0x34>
 800cf12:	220e      	movs	r2, #14
 800cf14:	5eab      	ldrsh	r3, [r5, r2]
 800cf16:	3301      	adds	r3, #1
 800cf18:	d004      	beq.n	800cf24 <_fwalk_sglue+0x34>
 800cf1a:	0029      	movs	r1, r5
 800cf1c:	9800      	ldr	r0, [sp, #0]
 800cf1e:	9b01      	ldr	r3, [sp, #4]
 800cf20:	4798      	blx	r3
 800cf22:	4306      	orrs	r6, r0
 800cf24:	3568      	adds	r5, #104	@ 0x68
 800cf26:	e7ea      	b.n	800cefe <_fwalk_sglue+0xe>

0800cf28 <iprintf>:
 800cf28:	b40f      	push	{r0, r1, r2, r3}
 800cf2a:	b507      	push	{r0, r1, r2, lr}
 800cf2c:	4905      	ldr	r1, [pc, #20]	@ (800cf44 <iprintf+0x1c>)
 800cf2e:	ab04      	add	r3, sp, #16
 800cf30:	6808      	ldr	r0, [r1, #0]
 800cf32:	cb04      	ldmia	r3!, {r2}
 800cf34:	6881      	ldr	r1, [r0, #8]
 800cf36:	9301      	str	r3, [sp, #4]
 800cf38:	f000 fa94 	bl	800d464 <_vfiprintf_r>
 800cf3c:	b003      	add	sp, #12
 800cf3e:	bc08      	pop	{r3}
 800cf40:	b004      	add	sp, #16
 800cf42:	4718      	bx	r3
 800cf44:	20000128 	.word	0x20000128

0800cf48 <putchar>:
 800cf48:	b510      	push	{r4, lr}
 800cf4a:	4b03      	ldr	r3, [pc, #12]	@ (800cf58 <putchar+0x10>)
 800cf4c:	0001      	movs	r1, r0
 800cf4e:	6818      	ldr	r0, [r3, #0]
 800cf50:	6882      	ldr	r2, [r0, #8]
 800cf52:	f000 fde3 	bl	800db1c <_putc_r>
 800cf56:	bd10      	pop	{r4, pc}
 800cf58:	20000128 	.word	0x20000128

0800cf5c <__sread>:
 800cf5c:	b570      	push	{r4, r5, r6, lr}
 800cf5e:	000c      	movs	r4, r1
 800cf60:	250e      	movs	r5, #14
 800cf62:	5f49      	ldrsh	r1, [r1, r5]
 800cf64:	f000 f8d4 	bl	800d110 <_read_r>
 800cf68:	2800      	cmp	r0, #0
 800cf6a:	db03      	blt.n	800cf74 <__sread+0x18>
 800cf6c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800cf6e:	181b      	adds	r3, r3, r0
 800cf70:	6563      	str	r3, [r4, #84]	@ 0x54
 800cf72:	bd70      	pop	{r4, r5, r6, pc}
 800cf74:	89a3      	ldrh	r3, [r4, #12]
 800cf76:	4a02      	ldr	r2, [pc, #8]	@ (800cf80 <__sread+0x24>)
 800cf78:	4013      	ands	r3, r2
 800cf7a:	81a3      	strh	r3, [r4, #12]
 800cf7c:	e7f9      	b.n	800cf72 <__sread+0x16>
 800cf7e:	46c0      	nop			@ (mov r8, r8)
 800cf80:	ffffefff 	.word	0xffffefff

0800cf84 <__swrite>:
 800cf84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf86:	001f      	movs	r7, r3
 800cf88:	898b      	ldrh	r3, [r1, #12]
 800cf8a:	0005      	movs	r5, r0
 800cf8c:	000c      	movs	r4, r1
 800cf8e:	0016      	movs	r6, r2
 800cf90:	05db      	lsls	r3, r3, #23
 800cf92:	d505      	bpl.n	800cfa0 <__swrite+0x1c>
 800cf94:	230e      	movs	r3, #14
 800cf96:	5ec9      	ldrsh	r1, [r1, r3]
 800cf98:	2200      	movs	r2, #0
 800cf9a:	2302      	movs	r3, #2
 800cf9c:	f000 f8a4 	bl	800d0e8 <_lseek_r>
 800cfa0:	89a3      	ldrh	r3, [r4, #12]
 800cfa2:	4a05      	ldr	r2, [pc, #20]	@ (800cfb8 <__swrite+0x34>)
 800cfa4:	0028      	movs	r0, r5
 800cfa6:	4013      	ands	r3, r2
 800cfa8:	81a3      	strh	r3, [r4, #12]
 800cfaa:	0032      	movs	r2, r6
 800cfac:	230e      	movs	r3, #14
 800cfae:	5ee1      	ldrsh	r1, [r4, r3]
 800cfb0:	003b      	movs	r3, r7
 800cfb2:	f000 f8c1 	bl	800d138 <_write_r>
 800cfb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cfb8:	ffffefff 	.word	0xffffefff

0800cfbc <__sseek>:
 800cfbc:	b570      	push	{r4, r5, r6, lr}
 800cfbe:	000c      	movs	r4, r1
 800cfc0:	250e      	movs	r5, #14
 800cfc2:	5f49      	ldrsh	r1, [r1, r5]
 800cfc4:	f000 f890 	bl	800d0e8 <_lseek_r>
 800cfc8:	89a3      	ldrh	r3, [r4, #12]
 800cfca:	1c42      	adds	r2, r0, #1
 800cfcc:	d103      	bne.n	800cfd6 <__sseek+0x1a>
 800cfce:	4a05      	ldr	r2, [pc, #20]	@ (800cfe4 <__sseek+0x28>)
 800cfd0:	4013      	ands	r3, r2
 800cfd2:	81a3      	strh	r3, [r4, #12]
 800cfd4:	bd70      	pop	{r4, r5, r6, pc}
 800cfd6:	2280      	movs	r2, #128	@ 0x80
 800cfd8:	0152      	lsls	r2, r2, #5
 800cfda:	4313      	orrs	r3, r2
 800cfdc:	81a3      	strh	r3, [r4, #12]
 800cfde:	6560      	str	r0, [r4, #84]	@ 0x54
 800cfe0:	e7f8      	b.n	800cfd4 <__sseek+0x18>
 800cfe2:	46c0      	nop			@ (mov r8, r8)
 800cfe4:	ffffefff 	.word	0xffffefff

0800cfe8 <__sclose>:
 800cfe8:	b510      	push	{r4, lr}
 800cfea:	230e      	movs	r3, #14
 800cfec:	5ec9      	ldrsh	r1, [r1, r3]
 800cfee:	f000 f869 	bl	800d0c4 <_close_r>
 800cff2:	bd10      	pop	{r4, pc}

0800cff4 <memset>:
 800cff4:	0003      	movs	r3, r0
 800cff6:	1882      	adds	r2, r0, r2
 800cff8:	4293      	cmp	r3, r2
 800cffa:	d100      	bne.n	800cffe <memset+0xa>
 800cffc:	4770      	bx	lr
 800cffe:	7019      	strb	r1, [r3, #0]
 800d000:	3301      	adds	r3, #1
 800d002:	e7f9      	b.n	800cff8 <memset+0x4>

0800d004 <strtok>:
 800d004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d006:	4b16      	ldr	r3, [pc, #88]	@ (800d060 <strtok+0x5c>)
 800d008:	0005      	movs	r5, r0
 800d00a:	681f      	ldr	r7, [r3, #0]
 800d00c:	000e      	movs	r6, r1
 800d00e:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800d010:	2c00      	cmp	r4, #0
 800d012:	d11d      	bne.n	800d050 <strtok+0x4c>
 800d014:	2050      	movs	r0, #80	@ 0x50
 800d016:	f000 f941 	bl	800d29c <malloc>
 800d01a:	1e02      	subs	r2, r0, #0
 800d01c:	6478      	str	r0, [r7, #68]	@ 0x44
 800d01e:	d104      	bne.n	800d02a <strtok+0x26>
 800d020:	215b      	movs	r1, #91	@ 0x5b
 800d022:	4b10      	ldr	r3, [pc, #64]	@ (800d064 <strtok+0x60>)
 800d024:	4810      	ldr	r0, [pc, #64]	@ (800d068 <strtok+0x64>)
 800d026:	f000 f8d1 	bl	800d1cc <__assert_func>
 800d02a:	6004      	str	r4, [r0, #0]
 800d02c:	6044      	str	r4, [r0, #4]
 800d02e:	6084      	str	r4, [r0, #8]
 800d030:	60c4      	str	r4, [r0, #12]
 800d032:	6104      	str	r4, [r0, #16]
 800d034:	6144      	str	r4, [r0, #20]
 800d036:	6184      	str	r4, [r0, #24]
 800d038:	6284      	str	r4, [r0, #40]	@ 0x28
 800d03a:	62c4      	str	r4, [r0, #44]	@ 0x2c
 800d03c:	6304      	str	r4, [r0, #48]	@ 0x30
 800d03e:	6344      	str	r4, [r0, #52]	@ 0x34
 800d040:	6384      	str	r4, [r0, #56]	@ 0x38
 800d042:	63c4      	str	r4, [r0, #60]	@ 0x3c
 800d044:	6404      	str	r4, [r0, #64]	@ 0x40
 800d046:	6444      	str	r4, [r0, #68]	@ 0x44
 800d048:	6484      	str	r4, [r0, #72]	@ 0x48
 800d04a:	64c4      	str	r4, [r0, #76]	@ 0x4c
 800d04c:	7704      	strb	r4, [r0, #28]
 800d04e:	6244      	str	r4, [r0, #36]	@ 0x24
 800d050:	0031      	movs	r1, r6
 800d052:	0028      	movs	r0, r5
 800d054:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d056:	2301      	movs	r3, #1
 800d058:	f000 f808 	bl	800d06c <__strtok_r>
 800d05c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d05e:	46c0      	nop			@ (mov r8, r8)
 800d060:	20000128 	.word	0x20000128
 800d064:	0800e288 	.word	0x0800e288
 800d068:	0800e29f 	.word	0x0800e29f

0800d06c <__strtok_r>:
 800d06c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d06e:	1e04      	subs	r4, r0, #0
 800d070:	d102      	bne.n	800d078 <__strtok_r+0xc>
 800d072:	6814      	ldr	r4, [r2, #0]
 800d074:	2c00      	cmp	r4, #0
 800d076:	d009      	beq.n	800d08c <__strtok_r+0x20>
 800d078:	0020      	movs	r0, r4
 800d07a:	000e      	movs	r6, r1
 800d07c:	7805      	ldrb	r5, [r0, #0]
 800d07e:	3401      	adds	r4, #1
 800d080:	7837      	ldrb	r7, [r6, #0]
 800d082:	2f00      	cmp	r7, #0
 800d084:	d104      	bne.n	800d090 <__strtok_r+0x24>
 800d086:	2d00      	cmp	r5, #0
 800d088:	d10d      	bne.n	800d0a6 <__strtok_r+0x3a>
 800d08a:	6015      	str	r5, [r2, #0]
 800d08c:	2000      	movs	r0, #0
 800d08e:	e006      	b.n	800d09e <__strtok_r+0x32>
 800d090:	3601      	adds	r6, #1
 800d092:	42bd      	cmp	r5, r7
 800d094:	d1f4      	bne.n	800d080 <__strtok_r+0x14>
 800d096:	2b00      	cmp	r3, #0
 800d098:	d1ee      	bne.n	800d078 <__strtok_r+0xc>
 800d09a:	6014      	str	r4, [r2, #0]
 800d09c:	7003      	strb	r3, [r0, #0]
 800d09e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d0a0:	3301      	adds	r3, #1
 800d0a2:	2d00      	cmp	r5, #0
 800d0a4:	d102      	bne.n	800d0ac <__strtok_r+0x40>
 800d0a6:	000b      	movs	r3, r1
 800d0a8:	7826      	ldrb	r6, [r4, #0]
 800d0aa:	3401      	adds	r4, #1
 800d0ac:	781d      	ldrb	r5, [r3, #0]
 800d0ae:	42ae      	cmp	r6, r5
 800d0b0:	d1f6      	bne.n	800d0a0 <__strtok_r+0x34>
 800d0b2:	2300      	movs	r3, #0
 800d0b4:	001d      	movs	r5, r3
 800d0b6:	429e      	cmp	r6, r3
 800d0b8:	d002      	beq.n	800d0c0 <__strtok_r+0x54>
 800d0ba:	0023      	movs	r3, r4
 800d0bc:	1e61      	subs	r1, r4, #1
 800d0be:	700d      	strb	r5, [r1, #0]
 800d0c0:	6013      	str	r3, [r2, #0]
 800d0c2:	e7ec      	b.n	800d09e <__strtok_r+0x32>

0800d0c4 <_close_r>:
 800d0c4:	2300      	movs	r3, #0
 800d0c6:	b570      	push	{r4, r5, r6, lr}
 800d0c8:	4d06      	ldr	r5, [pc, #24]	@ (800d0e4 <_close_r+0x20>)
 800d0ca:	0004      	movs	r4, r0
 800d0cc:	0008      	movs	r0, r1
 800d0ce:	602b      	str	r3, [r5, #0]
 800d0d0:	f7f4 fc44 	bl	800195c <_close>
 800d0d4:	1c43      	adds	r3, r0, #1
 800d0d6:	d103      	bne.n	800d0e0 <_close_r+0x1c>
 800d0d8:	682b      	ldr	r3, [r5, #0]
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	d000      	beq.n	800d0e0 <_close_r+0x1c>
 800d0de:	6023      	str	r3, [r4, #0]
 800d0e0:	bd70      	pop	{r4, r5, r6, pc}
 800d0e2:	46c0      	nop			@ (mov r8, r8)
 800d0e4:	20002120 	.word	0x20002120

0800d0e8 <_lseek_r>:
 800d0e8:	b570      	push	{r4, r5, r6, lr}
 800d0ea:	0004      	movs	r4, r0
 800d0ec:	0008      	movs	r0, r1
 800d0ee:	0011      	movs	r1, r2
 800d0f0:	001a      	movs	r2, r3
 800d0f2:	2300      	movs	r3, #0
 800d0f4:	4d05      	ldr	r5, [pc, #20]	@ (800d10c <_lseek_r+0x24>)
 800d0f6:	602b      	str	r3, [r5, #0]
 800d0f8:	f7f4 fc51 	bl	800199e <_lseek>
 800d0fc:	1c43      	adds	r3, r0, #1
 800d0fe:	d103      	bne.n	800d108 <_lseek_r+0x20>
 800d100:	682b      	ldr	r3, [r5, #0]
 800d102:	2b00      	cmp	r3, #0
 800d104:	d000      	beq.n	800d108 <_lseek_r+0x20>
 800d106:	6023      	str	r3, [r4, #0]
 800d108:	bd70      	pop	{r4, r5, r6, pc}
 800d10a:	46c0      	nop			@ (mov r8, r8)
 800d10c:	20002120 	.word	0x20002120

0800d110 <_read_r>:
 800d110:	b570      	push	{r4, r5, r6, lr}
 800d112:	0004      	movs	r4, r0
 800d114:	0008      	movs	r0, r1
 800d116:	0011      	movs	r1, r2
 800d118:	001a      	movs	r2, r3
 800d11a:	2300      	movs	r3, #0
 800d11c:	4d05      	ldr	r5, [pc, #20]	@ (800d134 <_read_r+0x24>)
 800d11e:	602b      	str	r3, [r5, #0]
 800d120:	f7f4 fbe3 	bl	80018ea <_read>
 800d124:	1c43      	adds	r3, r0, #1
 800d126:	d103      	bne.n	800d130 <_read_r+0x20>
 800d128:	682b      	ldr	r3, [r5, #0]
 800d12a:	2b00      	cmp	r3, #0
 800d12c:	d000      	beq.n	800d130 <_read_r+0x20>
 800d12e:	6023      	str	r3, [r4, #0]
 800d130:	bd70      	pop	{r4, r5, r6, pc}
 800d132:	46c0      	nop			@ (mov r8, r8)
 800d134:	20002120 	.word	0x20002120

0800d138 <_write_r>:
 800d138:	b570      	push	{r4, r5, r6, lr}
 800d13a:	0004      	movs	r4, r0
 800d13c:	0008      	movs	r0, r1
 800d13e:	0011      	movs	r1, r2
 800d140:	001a      	movs	r2, r3
 800d142:	2300      	movs	r3, #0
 800d144:	4d05      	ldr	r5, [pc, #20]	@ (800d15c <_write_r+0x24>)
 800d146:	602b      	str	r3, [r5, #0]
 800d148:	f7f4 fbec 	bl	8001924 <_write>
 800d14c:	1c43      	adds	r3, r0, #1
 800d14e:	d103      	bne.n	800d158 <_write_r+0x20>
 800d150:	682b      	ldr	r3, [r5, #0]
 800d152:	2b00      	cmp	r3, #0
 800d154:	d000      	beq.n	800d158 <_write_r+0x20>
 800d156:	6023      	str	r3, [r4, #0]
 800d158:	bd70      	pop	{r4, r5, r6, pc}
 800d15a:	46c0      	nop			@ (mov r8, r8)
 800d15c:	20002120 	.word	0x20002120

0800d160 <__errno>:
 800d160:	4b01      	ldr	r3, [pc, #4]	@ (800d168 <__errno+0x8>)
 800d162:	6818      	ldr	r0, [r3, #0]
 800d164:	4770      	bx	lr
 800d166:	46c0      	nop			@ (mov r8, r8)
 800d168:	20000128 	.word	0x20000128

0800d16c <__libc_init_array>:
 800d16c:	b570      	push	{r4, r5, r6, lr}
 800d16e:	2600      	movs	r6, #0
 800d170:	4c0c      	ldr	r4, [pc, #48]	@ (800d1a4 <__libc_init_array+0x38>)
 800d172:	4d0d      	ldr	r5, [pc, #52]	@ (800d1a8 <__libc_init_array+0x3c>)
 800d174:	1b64      	subs	r4, r4, r5
 800d176:	10a4      	asrs	r4, r4, #2
 800d178:	42a6      	cmp	r6, r4
 800d17a:	d109      	bne.n	800d190 <__libc_init_array+0x24>
 800d17c:	2600      	movs	r6, #0
 800d17e:	f000 fe9f 	bl	800dec0 <_init>
 800d182:	4c0a      	ldr	r4, [pc, #40]	@ (800d1ac <__libc_init_array+0x40>)
 800d184:	4d0a      	ldr	r5, [pc, #40]	@ (800d1b0 <__libc_init_array+0x44>)
 800d186:	1b64      	subs	r4, r4, r5
 800d188:	10a4      	asrs	r4, r4, #2
 800d18a:	42a6      	cmp	r6, r4
 800d18c:	d105      	bne.n	800d19a <__libc_init_array+0x2e>
 800d18e:	bd70      	pop	{r4, r5, r6, pc}
 800d190:	00b3      	lsls	r3, r6, #2
 800d192:	58eb      	ldr	r3, [r5, r3]
 800d194:	4798      	blx	r3
 800d196:	3601      	adds	r6, #1
 800d198:	e7ee      	b.n	800d178 <__libc_init_array+0xc>
 800d19a:	00b3      	lsls	r3, r6, #2
 800d19c:	58eb      	ldr	r3, [r5, r3]
 800d19e:	4798      	blx	r3
 800d1a0:	3601      	adds	r6, #1
 800d1a2:	e7f2      	b.n	800d18a <__libc_init_array+0x1e>
 800d1a4:	0800e370 	.word	0x0800e370
 800d1a8:	0800e370 	.word	0x0800e370
 800d1ac:	0800e374 	.word	0x0800e374
 800d1b0:	0800e370 	.word	0x0800e370

0800d1b4 <__retarget_lock_init_recursive>:
 800d1b4:	4770      	bx	lr

0800d1b6 <__retarget_lock_acquire_recursive>:
 800d1b6:	4770      	bx	lr

0800d1b8 <__retarget_lock_release_recursive>:
 800d1b8:	4770      	bx	lr

0800d1ba <strcpy>:
 800d1ba:	0003      	movs	r3, r0
 800d1bc:	780a      	ldrb	r2, [r1, #0]
 800d1be:	3101      	adds	r1, #1
 800d1c0:	701a      	strb	r2, [r3, #0]
 800d1c2:	3301      	adds	r3, #1
 800d1c4:	2a00      	cmp	r2, #0
 800d1c6:	d1f9      	bne.n	800d1bc <strcpy+0x2>
 800d1c8:	4770      	bx	lr
	...

0800d1cc <__assert_func>:
 800d1cc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800d1ce:	0014      	movs	r4, r2
 800d1d0:	001a      	movs	r2, r3
 800d1d2:	4b09      	ldr	r3, [pc, #36]	@ (800d1f8 <__assert_func+0x2c>)
 800d1d4:	0005      	movs	r5, r0
 800d1d6:	681b      	ldr	r3, [r3, #0]
 800d1d8:	000e      	movs	r6, r1
 800d1da:	68d8      	ldr	r0, [r3, #12]
 800d1dc:	4b07      	ldr	r3, [pc, #28]	@ (800d1fc <__assert_func+0x30>)
 800d1de:	2c00      	cmp	r4, #0
 800d1e0:	d101      	bne.n	800d1e6 <__assert_func+0x1a>
 800d1e2:	4b07      	ldr	r3, [pc, #28]	@ (800d200 <__assert_func+0x34>)
 800d1e4:	001c      	movs	r4, r3
 800d1e6:	4907      	ldr	r1, [pc, #28]	@ (800d204 <__assert_func+0x38>)
 800d1e8:	9301      	str	r3, [sp, #4]
 800d1ea:	9402      	str	r4, [sp, #8]
 800d1ec:	002b      	movs	r3, r5
 800d1ee:	9600      	str	r6, [sp, #0]
 800d1f0:	f000 fc84 	bl	800dafc <fiprintf>
 800d1f4:	f000 fd85 	bl	800dd02 <abort>
 800d1f8:	20000128 	.word	0x20000128
 800d1fc:	0800e2f9 	.word	0x0800e2f9
 800d200:	0800e334 	.word	0x0800e334
 800d204:	0800e306 	.word	0x0800e306

0800d208 <_free_r>:
 800d208:	b570      	push	{r4, r5, r6, lr}
 800d20a:	0005      	movs	r5, r0
 800d20c:	1e0c      	subs	r4, r1, #0
 800d20e:	d010      	beq.n	800d232 <_free_r+0x2a>
 800d210:	3c04      	subs	r4, #4
 800d212:	6823      	ldr	r3, [r4, #0]
 800d214:	2b00      	cmp	r3, #0
 800d216:	da00      	bge.n	800d21a <_free_r+0x12>
 800d218:	18e4      	adds	r4, r4, r3
 800d21a:	0028      	movs	r0, r5
 800d21c:	f000 f8ea 	bl	800d3f4 <__malloc_lock>
 800d220:	4a1d      	ldr	r2, [pc, #116]	@ (800d298 <_free_r+0x90>)
 800d222:	6813      	ldr	r3, [r2, #0]
 800d224:	2b00      	cmp	r3, #0
 800d226:	d105      	bne.n	800d234 <_free_r+0x2c>
 800d228:	6063      	str	r3, [r4, #4]
 800d22a:	6014      	str	r4, [r2, #0]
 800d22c:	0028      	movs	r0, r5
 800d22e:	f000 f8e9 	bl	800d404 <__malloc_unlock>
 800d232:	bd70      	pop	{r4, r5, r6, pc}
 800d234:	42a3      	cmp	r3, r4
 800d236:	d908      	bls.n	800d24a <_free_r+0x42>
 800d238:	6820      	ldr	r0, [r4, #0]
 800d23a:	1821      	adds	r1, r4, r0
 800d23c:	428b      	cmp	r3, r1
 800d23e:	d1f3      	bne.n	800d228 <_free_r+0x20>
 800d240:	6819      	ldr	r1, [r3, #0]
 800d242:	685b      	ldr	r3, [r3, #4]
 800d244:	1809      	adds	r1, r1, r0
 800d246:	6021      	str	r1, [r4, #0]
 800d248:	e7ee      	b.n	800d228 <_free_r+0x20>
 800d24a:	001a      	movs	r2, r3
 800d24c:	685b      	ldr	r3, [r3, #4]
 800d24e:	2b00      	cmp	r3, #0
 800d250:	d001      	beq.n	800d256 <_free_r+0x4e>
 800d252:	42a3      	cmp	r3, r4
 800d254:	d9f9      	bls.n	800d24a <_free_r+0x42>
 800d256:	6811      	ldr	r1, [r2, #0]
 800d258:	1850      	adds	r0, r2, r1
 800d25a:	42a0      	cmp	r0, r4
 800d25c:	d10b      	bne.n	800d276 <_free_r+0x6e>
 800d25e:	6820      	ldr	r0, [r4, #0]
 800d260:	1809      	adds	r1, r1, r0
 800d262:	1850      	adds	r0, r2, r1
 800d264:	6011      	str	r1, [r2, #0]
 800d266:	4283      	cmp	r3, r0
 800d268:	d1e0      	bne.n	800d22c <_free_r+0x24>
 800d26a:	6818      	ldr	r0, [r3, #0]
 800d26c:	685b      	ldr	r3, [r3, #4]
 800d26e:	1841      	adds	r1, r0, r1
 800d270:	6011      	str	r1, [r2, #0]
 800d272:	6053      	str	r3, [r2, #4]
 800d274:	e7da      	b.n	800d22c <_free_r+0x24>
 800d276:	42a0      	cmp	r0, r4
 800d278:	d902      	bls.n	800d280 <_free_r+0x78>
 800d27a:	230c      	movs	r3, #12
 800d27c:	602b      	str	r3, [r5, #0]
 800d27e:	e7d5      	b.n	800d22c <_free_r+0x24>
 800d280:	6820      	ldr	r0, [r4, #0]
 800d282:	1821      	adds	r1, r4, r0
 800d284:	428b      	cmp	r3, r1
 800d286:	d103      	bne.n	800d290 <_free_r+0x88>
 800d288:	6819      	ldr	r1, [r3, #0]
 800d28a:	685b      	ldr	r3, [r3, #4]
 800d28c:	1809      	adds	r1, r1, r0
 800d28e:	6021      	str	r1, [r4, #0]
 800d290:	6063      	str	r3, [r4, #4]
 800d292:	6054      	str	r4, [r2, #4]
 800d294:	e7ca      	b.n	800d22c <_free_r+0x24>
 800d296:	46c0      	nop			@ (mov r8, r8)
 800d298:	2000212c 	.word	0x2000212c

0800d29c <malloc>:
 800d29c:	b510      	push	{r4, lr}
 800d29e:	4b03      	ldr	r3, [pc, #12]	@ (800d2ac <malloc+0x10>)
 800d2a0:	0001      	movs	r1, r0
 800d2a2:	6818      	ldr	r0, [r3, #0]
 800d2a4:	f000 f826 	bl	800d2f4 <_malloc_r>
 800d2a8:	bd10      	pop	{r4, pc}
 800d2aa:	46c0      	nop			@ (mov r8, r8)
 800d2ac:	20000128 	.word	0x20000128

0800d2b0 <sbrk_aligned>:
 800d2b0:	b570      	push	{r4, r5, r6, lr}
 800d2b2:	4e0f      	ldr	r6, [pc, #60]	@ (800d2f0 <sbrk_aligned+0x40>)
 800d2b4:	000d      	movs	r5, r1
 800d2b6:	6831      	ldr	r1, [r6, #0]
 800d2b8:	0004      	movs	r4, r0
 800d2ba:	2900      	cmp	r1, #0
 800d2bc:	d102      	bne.n	800d2c4 <sbrk_aligned+0x14>
 800d2be:	f000 fd03 	bl	800dcc8 <_sbrk_r>
 800d2c2:	6030      	str	r0, [r6, #0]
 800d2c4:	0029      	movs	r1, r5
 800d2c6:	0020      	movs	r0, r4
 800d2c8:	f000 fcfe 	bl	800dcc8 <_sbrk_r>
 800d2cc:	1c43      	adds	r3, r0, #1
 800d2ce:	d103      	bne.n	800d2d8 <sbrk_aligned+0x28>
 800d2d0:	2501      	movs	r5, #1
 800d2d2:	426d      	negs	r5, r5
 800d2d4:	0028      	movs	r0, r5
 800d2d6:	bd70      	pop	{r4, r5, r6, pc}
 800d2d8:	2303      	movs	r3, #3
 800d2da:	1cc5      	adds	r5, r0, #3
 800d2dc:	439d      	bics	r5, r3
 800d2de:	42a8      	cmp	r0, r5
 800d2e0:	d0f8      	beq.n	800d2d4 <sbrk_aligned+0x24>
 800d2e2:	1a29      	subs	r1, r5, r0
 800d2e4:	0020      	movs	r0, r4
 800d2e6:	f000 fcef 	bl	800dcc8 <_sbrk_r>
 800d2ea:	3001      	adds	r0, #1
 800d2ec:	d1f2      	bne.n	800d2d4 <sbrk_aligned+0x24>
 800d2ee:	e7ef      	b.n	800d2d0 <sbrk_aligned+0x20>
 800d2f0:	20002128 	.word	0x20002128

0800d2f4 <_malloc_r>:
 800d2f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d2f6:	2203      	movs	r2, #3
 800d2f8:	1ccb      	adds	r3, r1, #3
 800d2fa:	4393      	bics	r3, r2
 800d2fc:	3308      	adds	r3, #8
 800d2fe:	0005      	movs	r5, r0
 800d300:	001f      	movs	r7, r3
 800d302:	2b0c      	cmp	r3, #12
 800d304:	d234      	bcs.n	800d370 <_malloc_r+0x7c>
 800d306:	270c      	movs	r7, #12
 800d308:	42b9      	cmp	r1, r7
 800d30a:	d833      	bhi.n	800d374 <_malloc_r+0x80>
 800d30c:	0028      	movs	r0, r5
 800d30e:	f000 f871 	bl	800d3f4 <__malloc_lock>
 800d312:	4e37      	ldr	r6, [pc, #220]	@ (800d3f0 <_malloc_r+0xfc>)
 800d314:	6833      	ldr	r3, [r6, #0]
 800d316:	001c      	movs	r4, r3
 800d318:	2c00      	cmp	r4, #0
 800d31a:	d12f      	bne.n	800d37c <_malloc_r+0x88>
 800d31c:	0039      	movs	r1, r7
 800d31e:	0028      	movs	r0, r5
 800d320:	f7ff ffc6 	bl	800d2b0 <sbrk_aligned>
 800d324:	0004      	movs	r4, r0
 800d326:	1c43      	adds	r3, r0, #1
 800d328:	d15f      	bne.n	800d3ea <_malloc_r+0xf6>
 800d32a:	6834      	ldr	r4, [r6, #0]
 800d32c:	9400      	str	r4, [sp, #0]
 800d32e:	9b00      	ldr	r3, [sp, #0]
 800d330:	2b00      	cmp	r3, #0
 800d332:	d14a      	bne.n	800d3ca <_malloc_r+0xd6>
 800d334:	2c00      	cmp	r4, #0
 800d336:	d052      	beq.n	800d3de <_malloc_r+0xea>
 800d338:	6823      	ldr	r3, [r4, #0]
 800d33a:	0028      	movs	r0, r5
 800d33c:	18e3      	adds	r3, r4, r3
 800d33e:	9900      	ldr	r1, [sp, #0]
 800d340:	9301      	str	r3, [sp, #4]
 800d342:	f000 fcc1 	bl	800dcc8 <_sbrk_r>
 800d346:	9b01      	ldr	r3, [sp, #4]
 800d348:	4283      	cmp	r3, r0
 800d34a:	d148      	bne.n	800d3de <_malloc_r+0xea>
 800d34c:	6823      	ldr	r3, [r4, #0]
 800d34e:	0028      	movs	r0, r5
 800d350:	1aff      	subs	r7, r7, r3
 800d352:	0039      	movs	r1, r7
 800d354:	f7ff ffac 	bl	800d2b0 <sbrk_aligned>
 800d358:	3001      	adds	r0, #1
 800d35a:	d040      	beq.n	800d3de <_malloc_r+0xea>
 800d35c:	6823      	ldr	r3, [r4, #0]
 800d35e:	19db      	adds	r3, r3, r7
 800d360:	6023      	str	r3, [r4, #0]
 800d362:	6833      	ldr	r3, [r6, #0]
 800d364:	685a      	ldr	r2, [r3, #4]
 800d366:	2a00      	cmp	r2, #0
 800d368:	d133      	bne.n	800d3d2 <_malloc_r+0xde>
 800d36a:	9b00      	ldr	r3, [sp, #0]
 800d36c:	6033      	str	r3, [r6, #0]
 800d36e:	e019      	b.n	800d3a4 <_malloc_r+0xb0>
 800d370:	2b00      	cmp	r3, #0
 800d372:	dac9      	bge.n	800d308 <_malloc_r+0x14>
 800d374:	230c      	movs	r3, #12
 800d376:	602b      	str	r3, [r5, #0]
 800d378:	2000      	movs	r0, #0
 800d37a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d37c:	6821      	ldr	r1, [r4, #0]
 800d37e:	1bc9      	subs	r1, r1, r7
 800d380:	d420      	bmi.n	800d3c4 <_malloc_r+0xd0>
 800d382:	290b      	cmp	r1, #11
 800d384:	d90a      	bls.n	800d39c <_malloc_r+0xa8>
 800d386:	19e2      	adds	r2, r4, r7
 800d388:	6027      	str	r7, [r4, #0]
 800d38a:	42a3      	cmp	r3, r4
 800d38c:	d104      	bne.n	800d398 <_malloc_r+0xa4>
 800d38e:	6032      	str	r2, [r6, #0]
 800d390:	6863      	ldr	r3, [r4, #4]
 800d392:	6011      	str	r1, [r2, #0]
 800d394:	6053      	str	r3, [r2, #4]
 800d396:	e005      	b.n	800d3a4 <_malloc_r+0xb0>
 800d398:	605a      	str	r2, [r3, #4]
 800d39a:	e7f9      	b.n	800d390 <_malloc_r+0x9c>
 800d39c:	6862      	ldr	r2, [r4, #4]
 800d39e:	42a3      	cmp	r3, r4
 800d3a0:	d10e      	bne.n	800d3c0 <_malloc_r+0xcc>
 800d3a2:	6032      	str	r2, [r6, #0]
 800d3a4:	0028      	movs	r0, r5
 800d3a6:	f000 f82d 	bl	800d404 <__malloc_unlock>
 800d3aa:	0020      	movs	r0, r4
 800d3ac:	2207      	movs	r2, #7
 800d3ae:	300b      	adds	r0, #11
 800d3b0:	1d23      	adds	r3, r4, #4
 800d3b2:	4390      	bics	r0, r2
 800d3b4:	1ac2      	subs	r2, r0, r3
 800d3b6:	4298      	cmp	r0, r3
 800d3b8:	d0df      	beq.n	800d37a <_malloc_r+0x86>
 800d3ba:	1a1b      	subs	r3, r3, r0
 800d3bc:	50a3      	str	r3, [r4, r2]
 800d3be:	e7dc      	b.n	800d37a <_malloc_r+0x86>
 800d3c0:	605a      	str	r2, [r3, #4]
 800d3c2:	e7ef      	b.n	800d3a4 <_malloc_r+0xb0>
 800d3c4:	0023      	movs	r3, r4
 800d3c6:	6864      	ldr	r4, [r4, #4]
 800d3c8:	e7a6      	b.n	800d318 <_malloc_r+0x24>
 800d3ca:	9c00      	ldr	r4, [sp, #0]
 800d3cc:	6863      	ldr	r3, [r4, #4]
 800d3ce:	9300      	str	r3, [sp, #0]
 800d3d0:	e7ad      	b.n	800d32e <_malloc_r+0x3a>
 800d3d2:	001a      	movs	r2, r3
 800d3d4:	685b      	ldr	r3, [r3, #4]
 800d3d6:	42a3      	cmp	r3, r4
 800d3d8:	d1fb      	bne.n	800d3d2 <_malloc_r+0xde>
 800d3da:	2300      	movs	r3, #0
 800d3dc:	e7da      	b.n	800d394 <_malloc_r+0xa0>
 800d3de:	230c      	movs	r3, #12
 800d3e0:	0028      	movs	r0, r5
 800d3e2:	602b      	str	r3, [r5, #0]
 800d3e4:	f000 f80e 	bl	800d404 <__malloc_unlock>
 800d3e8:	e7c6      	b.n	800d378 <_malloc_r+0x84>
 800d3ea:	6007      	str	r7, [r0, #0]
 800d3ec:	e7da      	b.n	800d3a4 <_malloc_r+0xb0>
 800d3ee:	46c0      	nop			@ (mov r8, r8)
 800d3f0:	2000212c 	.word	0x2000212c

0800d3f4 <__malloc_lock>:
 800d3f4:	b510      	push	{r4, lr}
 800d3f6:	4802      	ldr	r0, [pc, #8]	@ (800d400 <__malloc_lock+0xc>)
 800d3f8:	f7ff fedd 	bl	800d1b6 <__retarget_lock_acquire_recursive>
 800d3fc:	bd10      	pop	{r4, pc}
 800d3fe:	46c0      	nop			@ (mov r8, r8)
 800d400:	20002124 	.word	0x20002124

0800d404 <__malloc_unlock>:
 800d404:	b510      	push	{r4, lr}
 800d406:	4802      	ldr	r0, [pc, #8]	@ (800d410 <__malloc_unlock+0xc>)
 800d408:	f7ff fed6 	bl	800d1b8 <__retarget_lock_release_recursive>
 800d40c:	bd10      	pop	{r4, pc}
 800d40e:	46c0      	nop			@ (mov r8, r8)
 800d410:	20002124 	.word	0x20002124

0800d414 <__sfputc_r>:
 800d414:	6893      	ldr	r3, [r2, #8]
 800d416:	b510      	push	{r4, lr}
 800d418:	3b01      	subs	r3, #1
 800d41a:	6093      	str	r3, [r2, #8]
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	da04      	bge.n	800d42a <__sfputc_r+0x16>
 800d420:	6994      	ldr	r4, [r2, #24]
 800d422:	42a3      	cmp	r3, r4
 800d424:	db07      	blt.n	800d436 <__sfputc_r+0x22>
 800d426:	290a      	cmp	r1, #10
 800d428:	d005      	beq.n	800d436 <__sfputc_r+0x22>
 800d42a:	6813      	ldr	r3, [r2, #0]
 800d42c:	1c58      	adds	r0, r3, #1
 800d42e:	6010      	str	r0, [r2, #0]
 800d430:	7019      	strb	r1, [r3, #0]
 800d432:	0008      	movs	r0, r1
 800d434:	bd10      	pop	{r4, pc}
 800d436:	f000 fba7 	bl	800db88 <__swbuf_r>
 800d43a:	0001      	movs	r1, r0
 800d43c:	e7f9      	b.n	800d432 <__sfputc_r+0x1e>

0800d43e <__sfputs_r>:
 800d43e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d440:	0006      	movs	r6, r0
 800d442:	000f      	movs	r7, r1
 800d444:	0014      	movs	r4, r2
 800d446:	18d5      	adds	r5, r2, r3
 800d448:	42ac      	cmp	r4, r5
 800d44a:	d101      	bne.n	800d450 <__sfputs_r+0x12>
 800d44c:	2000      	movs	r0, #0
 800d44e:	e007      	b.n	800d460 <__sfputs_r+0x22>
 800d450:	7821      	ldrb	r1, [r4, #0]
 800d452:	003a      	movs	r2, r7
 800d454:	0030      	movs	r0, r6
 800d456:	f7ff ffdd 	bl	800d414 <__sfputc_r>
 800d45a:	3401      	adds	r4, #1
 800d45c:	1c43      	adds	r3, r0, #1
 800d45e:	d1f3      	bne.n	800d448 <__sfputs_r+0xa>
 800d460:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d464 <_vfiprintf_r>:
 800d464:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d466:	b0a1      	sub	sp, #132	@ 0x84
 800d468:	000f      	movs	r7, r1
 800d46a:	0015      	movs	r5, r2
 800d46c:	001e      	movs	r6, r3
 800d46e:	9003      	str	r0, [sp, #12]
 800d470:	2800      	cmp	r0, #0
 800d472:	d004      	beq.n	800d47e <_vfiprintf_r+0x1a>
 800d474:	6a03      	ldr	r3, [r0, #32]
 800d476:	2b00      	cmp	r3, #0
 800d478:	d101      	bne.n	800d47e <_vfiprintf_r+0x1a>
 800d47a:	f7ff fd21 	bl	800cec0 <__sinit>
 800d47e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d480:	07db      	lsls	r3, r3, #31
 800d482:	d405      	bmi.n	800d490 <_vfiprintf_r+0x2c>
 800d484:	89bb      	ldrh	r3, [r7, #12]
 800d486:	059b      	lsls	r3, r3, #22
 800d488:	d402      	bmi.n	800d490 <_vfiprintf_r+0x2c>
 800d48a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d48c:	f7ff fe93 	bl	800d1b6 <__retarget_lock_acquire_recursive>
 800d490:	89bb      	ldrh	r3, [r7, #12]
 800d492:	071b      	lsls	r3, r3, #28
 800d494:	d502      	bpl.n	800d49c <_vfiprintf_r+0x38>
 800d496:	693b      	ldr	r3, [r7, #16]
 800d498:	2b00      	cmp	r3, #0
 800d49a:	d113      	bne.n	800d4c4 <_vfiprintf_r+0x60>
 800d49c:	0039      	movs	r1, r7
 800d49e:	9803      	ldr	r0, [sp, #12]
 800d4a0:	f000 fbb4 	bl	800dc0c <__swsetup_r>
 800d4a4:	2800      	cmp	r0, #0
 800d4a6:	d00d      	beq.n	800d4c4 <_vfiprintf_r+0x60>
 800d4a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d4aa:	07db      	lsls	r3, r3, #31
 800d4ac:	d503      	bpl.n	800d4b6 <_vfiprintf_r+0x52>
 800d4ae:	2001      	movs	r0, #1
 800d4b0:	4240      	negs	r0, r0
 800d4b2:	b021      	add	sp, #132	@ 0x84
 800d4b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d4b6:	89bb      	ldrh	r3, [r7, #12]
 800d4b8:	059b      	lsls	r3, r3, #22
 800d4ba:	d4f8      	bmi.n	800d4ae <_vfiprintf_r+0x4a>
 800d4bc:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d4be:	f7ff fe7b 	bl	800d1b8 <__retarget_lock_release_recursive>
 800d4c2:	e7f4      	b.n	800d4ae <_vfiprintf_r+0x4a>
 800d4c4:	2300      	movs	r3, #0
 800d4c6:	ac08      	add	r4, sp, #32
 800d4c8:	6163      	str	r3, [r4, #20]
 800d4ca:	3320      	adds	r3, #32
 800d4cc:	7663      	strb	r3, [r4, #25]
 800d4ce:	3310      	adds	r3, #16
 800d4d0:	76a3      	strb	r3, [r4, #26]
 800d4d2:	9607      	str	r6, [sp, #28]
 800d4d4:	002e      	movs	r6, r5
 800d4d6:	7833      	ldrb	r3, [r6, #0]
 800d4d8:	2b00      	cmp	r3, #0
 800d4da:	d001      	beq.n	800d4e0 <_vfiprintf_r+0x7c>
 800d4dc:	2b25      	cmp	r3, #37	@ 0x25
 800d4de:	d148      	bne.n	800d572 <_vfiprintf_r+0x10e>
 800d4e0:	1b73      	subs	r3, r6, r5
 800d4e2:	9305      	str	r3, [sp, #20]
 800d4e4:	42ae      	cmp	r6, r5
 800d4e6:	d00b      	beq.n	800d500 <_vfiprintf_r+0x9c>
 800d4e8:	002a      	movs	r2, r5
 800d4ea:	0039      	movs	r1, r7
 800d4ec:	9803      	ldr	r0, [sp, #12]
 800d4ee:	f7ff ffa6 	bl	800d43e <__sfputs_r>
 800d4f2:	3001      	adds	r0, #1
 800d4f4:	d100      	bne.n	800d4f8 <_vfiprintf_r+0x94>
 800d4f6:	e0ae      	b.n	800d656 <_vfiprintf_r+0x1f2>
 800d4f8:	6963      	ldr	r3, [r4, #20]
 800d4fa:	9a05      	ldr	r2, [sp, #20]
 800d4fc:	189b      	adds	r3, r3, r2
 800d4fe:	6163      	str	r3, [r4, #20]
 800d500:	7833      	ldrb	r3, [r6, #0]
 800d502:	2b00      	cmp	r3, #0
 800d504:	d100      	bne.n	800d508 <_vfiprintf_r+0xa4>
 800d506:	e0a6      	b.n	800d656 <_vfiprintf_r+0x1f2>
 800d508:	2201      	movs	r2, #1
 800d50a:	2300      	movs	r3, #0
 800d50c:	4252      	negs	r2, r2
 800d50e:	6062      	str	r2, [r4, #4]
 800d510:	a904      	add	r1, sp, #16
 800d512:	3254      	adds	r2, #84	@ 0x54
 800d514:	1852      	adds	r2, r2, r1
 800d516:	1c75      	adds	r5, r6, #1
 800d518:	6023      	str	r3, [r4, #0]
 800d51a:	60e3      	str	r3, [r4, #12]
 800d51c:	60a3      	str	r3, [r4, #8]
 800d51e:	7013      	strb	r3, [r2, #0]
 800d520:	65a3      	str	r3, [r4, #88]	@ 0x58
 800d522:	4b59      	ldr	r3, [pc, #356]	@ (800d688 <_vfiprintf_r+0x224>)
 800d524:	2205      	movs	r2, #5
 800d526:	0018      	movs	r0, r3
 800d528:	7829      	ldrb	r1, [r5, #0]
 800d52a:	9305      	str	r3, [sp, #20]
 800d52c:	f000 fbde 	bl	800dcec <memchr>
 800d530:	1c6e      	adds	r6, r5, #1
 800d532:	2800      	cmp	r0, #0
 800d534:	d11f      	bne.n	800d576 <_vfiprintf_r+0x112>
 800d536:	6822      	ldr	r2, [r4, #0]
 800d538:	06d3      	lsls	r3, r2, #27
 800d53a:	d504      	bpl.n	800d546 <_vfiprintf_r+0xe2>
 800d53c:	2353      	movs	r3, #83	@ 0x53
 800d53e:	a904      	add	r1, sp, #16
 800d540:	185b      	adds	r3, r3, r1
 800d542:	2120      	movs	r1, #32
 800d544:	7019      	strb	r1, [r3, #0]
 800d546:	0713      	lsls	r3, r2, #28
 800d548:	d504      	bpl.n	800d554 <_vfiprintf_r+0xf0>
 800d54a:	2353      	movs	r3, #83	@ 0x53
 800d54c:	a904      	add	r1, sp, #16
 800d54e:	185b      	adds	r3, r3, r1
 800d550:	212b      	movs	r1, #43	@ 0x2b
 800d552:	7019      	strb	r1, [r3, #0]
 800d554:	782b      	ldrb	r3, [r5, #0]
 800d556:	2b2a      	cmp	r3, #42	@ 0x2a
 800d558:	d016      	beq.n	800d588 <_vfiprintf_r+0x124>
 800d55a:	002e      	movs	r6, r5
 800d55c:	2100      	movs	r1, #0
 800d55e:	200a      	movs	r0, #10
 800d560:	68e3      	ldr	r3, [r4, #12]
 800d562:	7832      	ldrb	r2, [r6, #0]
 800d564:	1c75      	adds	r5, r6, #1
 800d566:	3a30      	subs	r2, #48	@ 0x30
 800d568:	2a09      	cmp	r2, #9
 800d56a:	d950      	bls.n	800d60e <_vfiprintf_r+0x1aa>
 800d56c:	2900      	cmp	r1, #0
 800d56e:	d111      	bne.n	800d594 <_vfiprintf_r+0x130>
 800d570:	e017      	b.n	800d5a2 <_vfiprintf_r+0x13e>
 800d572:	3601      	adds	r6, #1
 800d574:	e7af      	b.n	800d4d6 <_vfiprintf_r+0x72>
 800d576:	9b05      	ldr	r3, [sp, #20]
 800d578:	6822      	ldr	r2, [r4, #0]
 800d57a:	1ac0      	subs	r0, r0, r3
 800d57c:	2301      	movs	r3, #1
 800d57e:	4083      	lsls	r3, r0
 800d580:	4313      	orrs	r3, r2
 800d582:	0035      	movs	r5, r6
 800d584:	6023      	str	r3, [r4, #0]
 800d586:	e7cc      	b.n	800d522 <_vfiprintf_r+0xbe>
 800d588:	9b07      	ldr	r3, [sp, #28]
 800d58a:	1d19      	adds	r1, r3, #4
 800d58c:	681b      	ldr	r3, [r3, #0]
 800d58e:	9107      	str	r1, [sp, #28]
 800d590:	2b00      	cmp	r3, #0
 800d592:	db01      	blt.n	800d598 <_vfiprintf_r+0x134>
 800d594:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d596:	e004      	b.n	800d5a2 <_vfiprintf_r+0x13e>
 800d598:	425b      	negs	r3, r3
 800d59a:	60e3      	str	r3, [r4, #12]
 800d59c:	2302      	movs	r3, #2
 800d59e:	4313      	orrs	r3, r2
 800d5a0:	6023      	str	r3, [r4, #0]
 800d5a2:	7833      	ldrb	r3, [r6, #0]
 800d5a4:	2b2e      	cmp	r3, #46	@ 0x2e
 800d5a6:	d10c      	bne.n	800d5c2 <_vfiprintf_r+0x15e>
 800d5a8:	7873      	ldrb	r3, [r6, #1]
 800d5aa:	2b2a      	cmp	r3, #42	@ 0x2a
 800d5ac:	d134      	bne.n	800d618 <_vfiprintf_r+0x1b4>
 800d5ae:	9b07      	ldr	r3, [sp, #28]
 800d5b0:	3602      	adds	r6, #2
 800d5b2:	1d1a      	adds	r2, r3, #4
 800d5b4:	681b      	ldr	r3, [r3, #0]
 800d5b6:	9207      	str	r2, [sp, #28]
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	da01      	bge.n	800d5c0 <_vfiprintf_r+0x15c>
 800d5bc:	2301      	movs	r3, #1
 800d5be:	425b      	negs	r3, r3
 800d5c0:	9309      	str	r3, [sp, #36]	@ 0x24
 800d5c2:	4d32      	ldr	r5, [pc, #200]	@ (800d68c <_vfiprintf_r+0x228>)
 800d5c4:	2203      	movs	r2, #3
 800d5c6:	0028      	movs	r0, r5
 800d5c8:	7831      	ldrb	r1, [r6, #0]
 800d5ca:	f000 fb8f 	bl	800dcec <memchr>
 800d5ce:	2800      	cmp	r0, #0
 800d5d0:	d006      	beq.n	800d5e0 <_vfiprintf_r+0x17c>
 800d5d2:	2340      	movs	r3, #64	@ 0x40
 800d5d4:	1b40      	subs	r0, r0, r5
 800d5d6:	4083      	lsls	r3, r0
 800d5d8:	6822      	ldr	r2, [r4, #0]
 800d5da:	3601      	adds	r6, #1
 800d5dc:	4313      	orrs	r3, r2
 800d5de:	6023      	str	r3, [r4, #0]
 800d5e0:	7831      	ldrb	r1, [r6, #0]
 800d5e2:	2206      	movs	r2, #6
 800d5e4:	482a      	ldr	r0, [pc, #168]	@ (800d690 <_vfiprintf_r+0x22c>)
 800d5e6:	1c75      	adds	r5, r6, #1
 800d5e8:	7621      	strb	r1, [r4, #24]
 800d5ea:	f000 fb7f 	bl	800dcec <memchr>
 800d5ee:	2800      	cmp	r0, #0
 800d5f0:	d040      	beq.n	800d674 <_vfiprintf_r+0x210>
 800d5f2:	4b28      	ldr	r3, [pc, #160]	@ (800d694 <_vfiprintf_r+0x230>)
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	d122      	bne.n	800d63e <_vfiprintf_r+0x1da>
 800d5f8:	2207      	movs	r2, #7
 800d5fa:	9b07      	ldr	r3, [sp, #28]
 800d5fc:	3307      	adds	r3, #7
 800d5fe:	4393      	bics	r3, r2
 800d600:	3308      	adds	r3, #8
 800d602:	9307      	str	r3, [sp, #28]
 800d604:	6963      	ldr	r3, [r4, #20]
 800d606:	9a04      	ldr	r2, [sp, #16]
 800d608:	189b      	adds	r3, r3, r2
 800d60a:	6163      	str	r3, [r4, #20]
 800d60c:	e762      	b.n	800d4d4 <_vfiprintf_r+0x70>
 800d60e:	4343      	muls	r3, r0
 800d610:	002e      	movs	r6, r5
 800d612:	2101      	movs	r1, #1
 800d614:	189b      	adds	r3, r3, r2
 800d616:	e7a4      	b.n	800d562 <_vfiprintf_r+0xfe>
 800d618:	2300      	movs	r3, #0
 800d61a:	200a      	movs	r0, #10
 800d61c:	0019      	movs	r1, r3
 800d61e:	3601      	adds	r6, #1
 800d620:	6063      	str	r3, [r4, #4]
 800d622:	7832      	ldrb	r2, [r6, #0]
 800d624:	1c75      	adds	r5, r6, #1
 800d626:	3a30      	subs	r2, #48	@ 0x30
 800d628:	2a09      	cmp	r2, #9
 800d62a:	d903      	bls.n	800d634 <_vfiprintf_r+0x1d0>
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	d0c8      	beq.n	800d5c2 <_vfiprintf_r+0x15e>
 800d630:	9109      	str	r1, [sp, #36]	@ 0x24
 800d632:	e7c6      	b.n	800d5c2 <_vfiprintf_r+0x15e>
 800d634:	4341      	muls	r1, r0
 800d636:	002e      	movs	r6, r5
 800d638:	2301      	movs	r3, #1
 800d63a:	1889      	adds	r1, r1, r2
 800d63c:	e7f1      	b.n	800d622 <_vfiprintf_r+0x1be>
 800d63e:	aa07      	add	r2, sp, #28
 800d640:	9200      	str	r2, [sp, #0]
 800d642:	0021      	movs	r1, r4
 800d644:	003a      	movs	r2, r7
 800d646:	4b14      	ldr	r3, [pc, #80]	@ (800d698 <_vfiprintf_r+0x234>)
 800d648:	9803      	ldr	r0, [sp, #12]
 800d64a:	e000      	b.n	800d64e <_vfiprintf_r+0x1ea>
 800d64c:	bf00      	nop
 800d64e:	9004      	str	r0, [sp, #16]
 800d650:	9b04      	ldr	r3, [sp, #16]
 800d652:	3301      	adds	r3, #1
 800d654:	d1d6      	bne.n	800d604 <_vfiprintf_r+0x1a0>
 800d656:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d658:	07db      	lsls	r3, r3, #31
 800d65a:	d405      	bmi.n	800d668 <_vfiprintf_r+0x204>
 800d65c:	89bb      	ldrh	r3, [r7, #12]
 800d65e:	059b      	lsls	r3, r3, #22
 800d660:	d402      	bmi.n	800d668 <_vfiprintf_r+0x204>
 800d662:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d664:	f7ff fda8 	bl	800d1b8 <__retarget_lock_release_recursive>
 800d668:	89bb      	ldrh	r3, [r7, #12]
 800d66a:	065b      	lsls	r3, r3, #25
 800d66c:	d500      	bpl.n	800d670 <_vfiprintf_r+0x20c>
 800d66e:	e71e      	b.n	800d4ae <_vfiprintf_r+0x4a>
 800d670:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800d672:	e71e      	b.n	800d4b2 <_vfiprintf_r+0x4e>
 800d674:	aa07      	add	r2, sp, #28
 800d676:	9200      	str	r2, [sp, #0]
 800d678:	0021      	movs	r1, r4
 800d67a:	003a      	movs	r2, r7
 800d67c:	4b06      	ldr	r3, [pc, #24]	@ (800d698 <_vfiprintf_r+0x234>)
 800d67e:	9803      	ldr	r0, [sp, #12]
 800d680:	f000 f87c 	bl	800d77c <_printf_i>
 800d684:	e7e3      	b.n	800d64e <_vfiprintf_r+0x1ea>
 800d686:	46c0      	nop			@ (mov r8, r8)
 800d688:	0800e335 	.word	0x0800e335
 800d68c:	0800e33b 	.word	0x0800e33b
 800d690:	0800e33f 	.word	0x0800e33f
 800d694:	00000000 	.word	0x00000000
 800d698:	0800d43f 	.word	0x0800d43f

0800d69c <_printf_common>:
 800d69c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d69e:	0016      	movs	r6, r2
 800d6a0:	9301      	str	r3, [sp, #4]
 800d6a2:	688a      	ldr	r2, [r1, #8]
 800d6a4:	690b      	ldr	r3, [r1, #16]
 800d6a6:	000c      	movs	r4, r1
 800d6a8:	9000      	str	r0, [sp, #0]
 800d6aa:	4293      	cmp	r3, r2
 800d6ac:	da00      	bge.n	800d6b0 <_printf_common+0x14>
 800d6ae:	0013      	movs	r3, r2
 800d6b0:	0022      	movs	r2, r4
 800d6b2:	6033      	str	r3, [r6, #0]
 800d6b4:	3243      	adds	r2, #67	@ 0x43
 800d6b6:	7812      	ldrb	r2, [r2, #0]
 800d6b8:	2a00      	cmp	r2, #0
 800d6ba:	d001      	beq.n	800d6c0 <_printf_common+0x24>
 800d6bc:	3301      	adds	r3, #1
 800d6be:	6033      	str	r3, [r6, #0]
 800d6c0:	6823      	ldr	r3, [r4, #0]
 800d6c2:	069b      	lsls	r3, r3, #26
 800d6c4:	d502      	bpl.n	800d6cc <_printf_common+0x30>
 800d6c6:	6833      	ldr	r3, [r6, #0]
 800d6c8:	3302      	adds	r3, #2
 800d6ca:	6033      	str	r3, [r6, #0]
 800d6cc:	6822      	ldr	r2, [r4, #0]
 800d6ce:	2306      	movs	r3, #6
 800d6d0:	0015      	movs	r5, r2
 800d6d2:	401d      	ands	r5, r3
 800d6d4:	421a      	tst	r2, r3
 800d6d6:	d027      	beq.n	800d728 <_printf_common+0x8c>
 800d6d8:	0023      	movs	r3, r4
 800d6da:	3343      	adds	r3, #67	@ 0x43
 800d6dc:	781b      	ldrb	r3, [r3, #0]
 800d6de:	1e5a      	subs	r2, r3, #1
 800d6e0:	4193      	sbcs	r3, r2
 800d6e2:	6822      	ldr	r2, [r4, #0]
 800d6e4:	0692      	lsls	r2, r2, #26
 800d6e6:	d430      	bmi.n	800d74a <_printf_common+0xae>
 800d6e8:	0022      	movs	r2, r4
 800d6ea:	9901      	ldr	r1, [sp, #4]
 800d6ec:	9800      	ldr	r0, [sp, #0]
 800d6ee:	9d08      	ldr	r5, [sp, #32]
 800d6f0:	3243      	adds	r2, #67	@ 0x43
 800d6f2:	47a8      	blx	r5
 800d6f4:	3001      	adds	r0, #1
 800d6f6:	d025      	beq.n	800d744 <_printf_common+0xa8>
 800d6f8:	2206      	movs	r2, #6
 800d6fa:	6823      	ldr	r3, [r4, #0]
 800d6fc:	2500      	movs	r5, #0
 800d6fe:	4013      	ands	r3, r2
 800d700:	2b04      	cmp	r3, #4
 800d702:	d105      	bne.n	800d710 <_printf_common+0x74>
 800d704:	6833      	ldr	r3, [r6, #0]
 800d706:	68e5      	ldr	r5, [r4, #12]
 800d708:	1aed      	subs	r5, r5, r3
 800d70a:	43eb      	mvns	r3, r5
 800d70c:	17db      	asrs	r3, r3, #31
 800d70e:	401d      	ands	r5, r3
 800d710:	68a3      	ldr	r3, [r4, #8]
 800d712:	6922      	ldr	r2, [r4, #16]
 800d714:	4293      	cmp	r3, r2
 800d716:	dd01      	ble.n	800d71c <_printf_common+0x80>
 800d718:	1a9b      	subs	r3, r3, r2
 800d71a:	18ed      	adds	r5, r5, r3
 800d71c:	2600      	movs	r6, #0
 800d71e:	42b5      	cmp	r5, r6
 800d720:	d120      	bne.n	800d764 <_printf_common+0xc8>
 800d722:	2000      	movs	r0, #0
 800d724:	e010      	b.n	800d748 <_printf_common+0xac>
 800d726:	3501      	adds	r5, #1
 800d728:	68e3      	ldr	r3, [r4, #12]
 800d72a:	6832      	ldr	r2, [r6, #0]
 800d72c:	1a9b      	subs	r3, r3, r2
 800d72e:	42ab      	cmp	r3, r5
 800d730:	ddd2      	ble.n	800d6d8 <_printf_common+0x3c>
 800d732:	0022      	movs	r2, r4
 800d734:	2301      	movs	r3, #1
 800d736:	9901      	ldr	r1, [sp, #4]
 800d738:	9800      	ldr	r0, [sp, #0]
 800d73a:	9f08      	ldr	r7, [sp, #32]
 800d73c:	3219      	adds	r2, #25
 800d73e:	47b8      	blx	r7
 800d740:	3001      	adds	r0, #1
 800d742:	d1f0      	bne.n	800d726 <_printf_common+0x8a>
 800d744:	2001      	movs	r0, #1
 800d746:	4240      	negs	r0, r0
 800d748:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d74a:	2030      	movs	r0, #48	@ 0x30
 800d74c:	18e1      	adds	r1, r4, r3
 800d74e:	3143      	adds	r1, #67	@ 0x43
 800d750:	7008      	strb	r0, [r1, #0]
 800d752:	0021      	movs	r1, r4
 800d754:	1c5a      	adds	r2, r3, #1
 800d756:	3145      	adds	r1, #69	@ 0x45
 800d758:	7809      	ldrb	r1, [r1, #0]
 800d75a:	18a2      	adds	r2, r4, r2
 800d75c:	3243      	adds	r2, #67	@ 0x43
 800d75e:	3302      	adds	r3, #2
 800d760:	7011      	strb	r1, [r2, #0]
 800d762:	e7c1      	b.n	800d6e8 <_printf_common+0x4c>
 800d764:	0022      	movs	r2, r4
 800d766:	2301      	movs	r3, #1
 800d768:	9901      	ldr	r1, [sp, #4]
 800d76a:	9800      	ldr	r0, [sp, #0]
 800d76c:	9f08      	ldr	r7, [sp, #32]
 800d76e:	321a      	adds	r2, #26
 800d770:	47b8      	blx	r7
 800d772:	3001      	adds	r0, #1
 800d774:	d0e6      	beq.n	800d744 <_printf_common+0xa8>
 800d776:	3601      	adds	r6, #1
 800d778:	e7d1      	b.n	800d71e <_printf_common+0x82>
	...

0800d77c <_printf_i>:
 800d77c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d77e:	b08b      	sub	sp, #44	@ 0x2c
 800d780:	9206      	str	r2, [sp, #24]
 800d782:	000a      	movs	r2, r1
 800d784:	3243      	adds	r2, #67	@ 0x43
 800d786:	9307      	str	r3, [sp, #28]
 800d788:	9005      	str	r0, [sp, #20]
 800d78a:	9203      	str	r2, [sp, #12]
 800d78c:	7e0a      	ldrb	r2, [r1, #24]
 800d78e:	000c      	movs	r4, r1
 800d790:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d792:	2a78      	cmp	r2, #120	@ 0x78
 800d794:	d809      	bhi.n	800d7aa <_printf_i+0x2e>
 800d796:	2a62      	cmp	r2, #98	@ 0x62
 800d798:	d80b      	bhi.n	800d7b2 <_printf_i+0x36>
 800d79a:	2a00      	cmp	r2, #0
 800d79c:	d100      	bne.n	800d7a0 <_printf_i+0x24>
 800d79e:	e0bc      	b.n	800d91a <_printf_i+0x19e>
 800d7a0:	497b      	ldr	r1, [pc, #492]	@ (800d990 <_printf_i+0x214>)
 800d7a2:	9104      	str	r1, [sp, #16]
 800d7a4:	2a58      	cmp	r2, #88	@ 0x58
 800d7a6:	d100      	bne.n	800d7aa <_printf_i+0x2e>
 800d7a8:	e090      	b.n	800d8cc <_printf_i+0x150>
 800d7aa:	0025      	movs	r5, r4
 800d7ac:	3542      	adds	r5, #66	@ 0x42
 800d7ae:	702a      	strb	r2, [r5, #0]
 800d7b0:	e022      	b.n	800d7f8 <_printf_i+0x7c>
 800d7b2:	0010      	movs	r0, r2
 800d7b4:	3863      	subs	r0, #99	@ 0x63
 800d7b6:	2815      	cmp	r0, #21
 800d7b8:	d8f7      	bhi.n	800d7aa <_printf_i+0x2e>
 800d7ba:	f7f2 fcb5 	bl	8000128 <__gnu_thumb1_case_shi>
 800d7be:	0016      	.short	0x0016
 800d7c0:	fff6001f 	.word	0xfff6001f
 800d7c4:	fff6fff6 	.word	0xfff6fff6
 800d7c8:	001ffff6 	.word	0x001ffff6
 800d7cc:	fff6fff6 	.word	0xfff6fff6
 800d7d0:	fff6fff6 	.word	0xfff6fff6
 800d7d4:	003600a1 	.word	0x003600a1
 800d7d8:	fff60080 	.word	0xfff60080
 800d7dc:	00b2fff6 	.word	0x00b2fff6
 800d7e0:	0036fff6 	.word	0x0036fff6
 800d7e4:	fff6fff6 	.word	0xfff6fff6
 800d7e8:	0084      	.short	0x0084
 800d7ea:	0025      	movs	r5, r4
 800d7ec:	681a      	ldr	r2, [r3, #0]
 800d7ee:	3542      	adds	r5, #66	@ 0x42
 800d7f0:	1d11      	adds	r1, r2, #4
 800d7f2:	6019      	str	r1, [r3, #0]
 800d7f4:	6813      	ldr	r3, [r2, #0]
 800d7f6:	702b      	strb	r3, [r5, #0]
 800d7f8:	2301      	movs	r3, #1
 800d7fa:	e0a0      	b.n	800d93e <_printf_i+0x1c2>
 800d7fc:	6818      	ldr	r0, [r3, #0]
 800d7fe:	6809      	ldr	r1, [r1, #0]
 800d800:	1d02      	adds	r2, r0, #4
 800d802:	060d      	lsls	r5, r1, #24
 800d804:	d50b      	bpl.n	800d81e <_printf_i+0xa2>
 800d806:	6806      	ldr	r6, [r0, #0]
 800d808:	601a      	str	r2, [r3, #0]
 800d80a:	2e00      	cmp	r6, #0
 800d80c:	da03      	bge.n	800d816 <_printf_i+0x9a>
 800d80e:	232d      	movs	r3, #45	@ 0x2d
 800d810:	9a03      	ldr	r2, [sp, #12]
 800d812:	4276      	negs	r6, r6
 800d814:	7013      	strb	r3, [r2, #0]
 800d816:	4b5e      	ldr	r3, [pc, #376]	@ (800d990 <_printf_i+0x214>)
 800d818:	270a      	movs	r7, #10
 800d81a:	9304      	str	r3, [sp, #16]
 800d81c:	e018      	b.n	800d850 <_printf_i+0xd4>
 800d81e:	6806      	ldr	r6, [r0, #0]
 800d820:	601a      	str	r2, [r3, #0]
 800d822:	0649      	lsls	r1, r1, #25
 800d824:	d5f1      	bpl.n	800d80a <_printf_i+0x8e>
 800d826:	b236      	sxth	r6, r6
 800d828:	e7ef      	b.n	800d80a <_printf_i+0x8e>
 800d82a:	6808      	ldr	r0, [r1, #0]
 800d82c:	6819      	ldr	r1, [r3, #0]
 800d82e:	c940      	ldmia	r1!, {r6}
 800d830:	0605      	lsls	r5, r0, #24
 800d832:	d402      	bmi.n	800d83a <_printf_i+0xbe>
 800d834:	0640      	lsls	r0, r0, #25
 800d836:	d500      	bpl.n	800d83a <_printf_i+0xbe>
 800d838:	b2b6      	uxth	r6, r6
 800d83a:	6019      	str	r1, [r3, #0]
 800d83c:	4b54      	ldr	r3, [pc, #336]	@ (800d990 <_printf_i+0x214>)
 800d83e:	270a      	movs	r7, #10
 800d840:	9304      	str	r3, [sp, #16]
 800d842:	2a6f      	cmp	r2, #111	@ 0x6f
 800d844:	d100      	bne.n	800d848 <_printf_i+0xcc>
 800d846:	3f02      	subs	r7, #2
 800d848:	0023      	movs	r3, r4
 800d84a:	2200      	movs	r2, #0
 800d84c:	3343      	adds	r3, #67	@ 0x43
 800d84e:	701a      	strb	r2, [r3, #0]
 800d850:	6863      	ldr	r3, [r4, #4]
 800d852:	60a3      	str	r3, [r4, #8]
 800d854:	2b00      	cmp	r3, #0
 800d856:	db03      	blt.n	800d860 <_printf_i+0xe4>
 800d858:	2104      	movs	r1, #4
 800d85a:	6822      	ldr	r2, [r4, #0]
 800d85c:	438a      	bics	r2, r1
 800d85e:	6022      	str	r2, [r4, #0]
 800d860:	2e00      	cmp	r6, #0
 800d862:	d102      	bne.n	800d86a <_printf_i+0xee>
 800d864:	9d03      	ldr	r5, [sp, #12]
 800d866:	2b00      	cmp	r3, #0
 800d868:	d00c      	beq.n	800d884 <_printf_i+0x108>
 800d86a:	9d03      	ldr	r5, [sp, #12]
 800d86c:	0030      	movs	r0, r6
 800d86e:	0039      	movs	r1, r7
 800d870:	f7f2 fcea 	bl	8000248 <__aeabi_uidivmod>
 800d874:	9b04      	ldr	r3, [sp, #16]
 800d876:	3d01      	subs	r5, #1
 800d878:	5c5b      	ldrb	r3, [r3, r1]
 800d87a:	702b      	strb	r3, [r5, #0]
 800d87c:	0033      	movs	r3, r6
 800d87e:	0006      	movs	r6, r0
 800d880:	429f      	cmp	r7, r3
 800d882:	d9f3      	bls.n	800d86c <_printf_i+0xf0>
 800d884:	2f08      	cmp	r7, #8
 800d886:	d109      	bne.n	800d89c <_printf_i+0x120>
 800d888:	6823      	ldr	r3, [r4, #0]
 800d88a:	07db      	lsls	r3, r3, #31
 800d88c:	d506      	bpl.n	800d89c <_printf_i+0x120>
 800d88e:	6862      	ldr	r2, [r4, #4]
 800d890:	6923      	ldr	r3, [r4, #16]
 800d892:	429a      	cmp	r2, r3
 800d894:	dc02      	bgt.n	800d89c <_printf_i+0x120>
 800d896:	2330      	movs	r3, #48	@ 0x30
 800d898:	3d01      	subs	r5, #1
 800d89a:	702b      	strb	r3, [r5, #0]
 800d89c:	9b03      	ldr	r3, [sp, #12]
 800d89e:	1b5b      	subs	r3, r3, r5
 800d8a0:	6123      	str	r3, [r4, #16]
 800d8a2:	9b07      	ldr	r3, [sp, #28]
 800d8a4:	0021      	movs	r1, r4
 800d8a6:	9300      	str	r3, [sp, #0]
 800d8a8:	9805      	ldr	r0, [sp, #20]
 800d8aa:	9b06      	ldr	r3, [sp, #24]
 800d8ac:	aa09      	add	r2, sp, #36	@ 0x24
 800d8ae:	f7ff fef5 	bl	800d69c <_printf_common>
 800d8b2:	3001      	adds	r0, #1
 800d8b4:	d148      	bne.n	800d948 <_printf_i+0x1cc>
 800d8b6:	2001      	movs	r0, #1
 800d8b8:	4240      	negs	r0, r0
 800d8ba:	b00b      	add	sp, #44	@ 0x2c
 800d8bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d8be:	2220      	movs	r2, #32
 800d8c0:	6809      	ldr	r1, [r1, #0]
 800d8c2:	430a      	orrs	r2, r1
 800d8c4:	6022      	str	r2, [r4, #0]
 800d8c6:	2278      	movs	r2, #120	@ 0x78
 800d8c8:	4932      	ldr	r1, [pc, #200]	@ (800d994 <_printf_i+0x218>)
 800d8ca:	9104      	str	r1, [sp, #16]
 800d8cc:	0021      	movs	r1, r4
 800d8ce:	3145      	adds	r1, #69	@ 0x45
 800d8d0:	700a      	strb	r2, [r1, #0]
 800d8d2:	6819      	ldr	r1, [r3, #0]
 800d8d4:	6822      	ldr	r2, [r4, #0]
 800d8d6:	c940      	ldmia	r1!, {r6}
 800d8d8:	0610      	lsls	r0, r2, #24
 800d8da:	d402      	bmi.n	800d8e2 <_printf_i+0x166>
 800d8dc:	0650      	lsls	r0, r2, #25
 800d8de:	d500      	bpl.n	800d8e2 <_printf_i+0x166>
 800d8e0:	b2b6      	uxth	r6, r6
 800d8e2:	6019      	str	r1, [r3, #0]
 800d8e4:	07d3      	lsls	r3, r2, #31
 800d8e6:	d502      	bpl.n	800d8ee <_printf_i+0x172>
 800d8e8:	2320      	movs	r3, #32
 800d8ea:	4313      	orrs	r3, r2
 800d8ec:	6023      	str	r3, [r4, #0]
 800d8ee:	2e00      	cmp	r6, #0
 800d8f0:	d001      	beq.n	800d8f6 <_printf_i+0x17a>
 800d8f2:	2710      	movs	r7, #16
 800d8f4:	e7a8      	b.n	800d848 <_printf_i+0xcc>
 800d8f6:	2220      	movs	r2, #32
 800d8f8:	6823      	ldr	r3, [r4, #0]
 800d8fa:	4393      	bics	r3, r2
 800d8fc:	6023      	str	r3, [r4, #0]
 800d8fe:	e7f8      	b.n	800d8f2 <_printf_i+0x176>
 800d900:	681a      	ldr	r2, [r3, #0]
 800d902:	680d      	ldr	r5, [r1, #0]
 800d904:	1d10      	adds	r0, r2, #4
 800d906:	6949      	ldr	r1, [r1, #20]
 800d908:	6018      	str	r0, [r3, #0]
 800d90a:	6813      	ldr	r3, [r2, #0]
 800d90c:	062e      	lsls	r6, r5, #24
 800d90e:	d501      	bpl.n	800d914 <_printf_i+0x198>
 800d910:	6019      	str	r1, [r3, #0]
 800d912:	e002      	b.n	800d91a <_printf_i+0x19e>
 800d914:	066d      	lsls	r5, r5, #25
 800d916:	d5fb      	bpl.n	800d910 <_printf_i+0x194>
 800d918:	8019      	strh	r1, [r3, #0]
 800d91a:	2300      	movs	r3, #0
 800d91c:	9d03      	ldr	r5, [sp, #12]
 800d91e:	6123      	str	r3, [r4, #16]
 800d920:	e7bf      	b.n	800d8a2 <_printf_i+0x126>
 800d922:	681a      	ldr	r2, [r3, #0]
 800d924:	1d11      	adds	r1, r2, #4
 800d926:	6019      	str	r1, [r3, #0]
 800d928:	6815      	ldr	r5, [r2, #0]
 800d92a:	2100      	movs	r1, #0
 800d92c:	0028      	movs	r0, r5
 800d92e:	6862      	ldr	r2, [r4, #4]
 800d930:	f000 f9dc 	bl	800dcec <memchr>
 800d934:	2800      	cmp	r0, #0
 800d936:	d001      	beq.n	800d93c <_printf_i+0x1c0>
 800d938:	1b40      	subs	r0, r0, r5
 800d93a:	6060      	str	r0, [r4, #4]
 800d93c:	6863      	ldr	r3, [r4, #4]
 800d93e:	6123      	str	r3, [r4, #16]
 800d940:	2300      	movs	r3, #0
 800d942:	9a03      	ldr	r2, [sp, #12]
 800d944:	7013      	strb	r3, [r2, #0]
 800d946:	e7ac      	b.n	800d8a2 <_printf_i+0x126>
 800d948:	002a      	movs	r2, r5
 800d94a:	6923      	ldr	r3, [r4, #16]
 800d94c:	9906      	ldr	r1, [sp, #24]
 800d94e:	9805      	ldr	r0, [sp, #20]
 800d950:	9d07      	ldr	r5, [sp, #28]
 800d952:	47a8      	blx	r5
 800d954:	3001      	adds	r0, #1
 800d956:	d0ae      	beq.n	800d8b6 <_printf_i+0x13a>
 800d958:	6823      	ldr	r3, [r4, #0]
 800d95a:	079b      	lsls	r3, r3, #30
 800d95c:	d415      	bmi.n	800d98a <_printf_i+0x20e>
 800d95e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d960:	68e0      	ldr	r0, [r4, #12]
 800d962:	4298      	cmp	r0, r3
 800d964:	daa9      	bge.n	800d8ba <_printf_i+0x13e>
 800d966:	0018      	movs	r0, r3
 800d968:	e7a7      	b.n	800d8ba <_printf_i+0x13e>
 800d96a:	0022      	movs	r2, r4
 800d96c:	2301      	movs	r3, #1
 800d96e:	9906      	ldr	r1, [sp, #24]
 800d970:	9805      	ldr	r0, [sp, #20]
 800d972:	9e07      	ldr	r6, [sp, #28]
 800d974:	3219      	adds	r2, #25
 800d976:	47b0      	blx	r6
 800d978:	3001      	adds	r0, #1
 800d97a:	d09c      	beq.n	800d8b6 <_printf_i+0x13a>
 800d97c:	3501      	adds	r5, #1
 800d97e:	68e3      	ldr	r3, [r4, #12]
 800d980:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d982:	1a9b      	subs	r3, r3, r2
 800d984:	42ab      	cmp	r3, r5
 800d986:	dcf0      	bgt.n	800d96a <_printf_i+0x1ee>
 800d988:	e7e9      	b.n	800d95e <_printf_i+0x1e2>
 800d98a:	2500      	movs	r5, #0
 800d98c:	e7f7      	b.n	800d97e <_printf_i+0x202>
 800d98e:	46c0      	nop			@ (mov r8, r8)
 800d990:	0800e346 	.word	0x0800e346
 800d994:	0800e357 	.word	0x0800e357

0800d998 <__sflush_r>:
 800d998:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d99a:	220c      	movs	r2, #12
 800d99c:	5e8b      	ldrsh	r3, [r1, r2]
 800d99e:	0005      	movs	r5, r0
 800d9a0:	000c      	movs	r4, r1
 800d9a2:	071a      	lsls	r2, r3, #28
 800d9a4:	d456      	bmi.n	800da54 <__sflush_r+0xbc>
 800d9a6:	684a      	ldr	r2, [r1, #4]
 800d9a8:	2a00      	cmp	r2, #0
 800d9aa:	dc02      	bgt.n	800d9b2 <__sflush_r+0x1a>
 800d9ac:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800d9ae:	2a00      	cmp	r2, #0
 800d9b0:	dd4e      	ble.n	800da50 <__sflush_r+0xb8>
 800d9b2:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800d9b4:	2f00      	cmp	r7, #0
 800d9b6:	d04b      	beq.n	800da50 <__sflush_r+0xb8>
 800d9b8:	2200      	movs	r2, #0
 800d9ba:	2080      	movs	r0, #128	@ 0x80
 800d9bc:	682e      	ldr	r6, [r5, #0]
 800d9be:	602a      	str	r2, [r5, #0]
 800d9c0:	001a      	movs	r2, r3
 800d9c2:	0140      	lsls	r0, r0, #5
 800d9c4:	6a21      	ldr	r1, [r4, #32]
 800d9c6:	4002      	ands	r2, r0
 800d9c8:	4203      	tst	r3, r0
 800d9ca:	d033      	beq.n	800da34 <__sflush_r+0x9c>
 800d9cc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d9ce:	89a3      	ldrh	r3, [r4, #12]
 800d9d0:	075b      	lsls	r3, r3, #29
 800d9d2:	d506      	bpl.n	800d9e2 <__sflush_r+0x4a>
 800d9d4:	6863      	ldr	r3, [r4, #4]
 800d9d6:	1ad2      	subs	r2, r2, r3
 800d9d8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d9da:	2b00      	cmp	r3, #0
 800d9dc:	d001      	beq.n	800d9e2 <__sflush_r+0x4a>
 800d9de:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d9e0:	1ad2      	subs	r2, r2, r3
 800d9e2:	2300      	movs	r3, #0
 800d9e4:	0028      	movs	r0, r5
 800d9e6:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800d9e8:	6a21      	ldr	r1, [r4, #32]
 800d9ea:	47b8      	blx	r7
 800d9ec:	89a2      	ldrh	r2, [r4, #12]
 800d9ee:	1c43      	adds	r3, r0, #1
 800d9f0:	d106      	bne.n	800da00 <__sflush_r+0x68>
 800d9f2:	6829      	ldr	r1, [r5, #0]
 800d9f4:	291d      	cmp	r1, #29
 800d9f6:	d846      	bhi.n	800da86 <__sflush_r+0xee>
 800d9f8:	4b29      	ldr	r3, [pc, #164]	@ (800daa0 <__sflush_r+0x108>)
 800d9fa:	410b      	asrs	r3, r1
 800d9fc:	07db      	lsls	r3, r3, #31
 800d9fe:	d442      	bmi.n	800da86 <__sflush_r+0xee>
 800da00:	2300      	movs	r3, #0
 800da02:	6063      	str	r3, [r4, #4]
 800da04:	6923      	ldr	r3, [r4, #16]
 800da06:	6023      	str	r3, [r4, #0]
 800da08:	04d2      	lsls	r2, r2, #19
 800da0a:	d505      	bpl.n	800da18 <__sflush_r+0x80>
 800da0c:	1c43      	adds	r3, r0, #1
 800da0e:	d102      	bne.n	800da16 <__sflush_r+0x7e>
 800da10:	682b      	ldr	r3, [r5, #0]
 800da12:	2b00      	cmp	r3, #0
 800da14:	d100      	bne.n	800da18 <__sflush_r+0x80>
 800da16:	6560      	str	r0, [r4, #84]	@ 0x54
 800da18:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800da1a:	602e      	str	r6, [r5, #0]
 800da1c:	2900      	cmp	r1, #0
 800da1e:	d017      	beq.n	800da50 <__sflush_r+0xb8>
 800da20:	0023      	movs	r3, r4
 800da22:	3344      	adds	r3, #68	@ 0x44
 800da24:	4299      	cmp	r1, r3
 800da26:	d002      	beq.n	800da2e <__sflush_r+0x96>
 800da28:	0028      	movs	r0, r5
 800da2a:	f7ff fbed 	bl	800d208 <_free_r>
 800da2e:	2300      	movs	r3, #0
 800da30:	6363      	str	r3, [r4, #52]	@ 0x34
 800da32:	e00d      	b.n	800da50 <__sflush_r+0xb8>
 800da34:	2301      	movs	r3, #1
 800da36:	0028      	movs	r0, r5
 800da38:	47b8      	blx	r7
 800da3a:	0002      	movs	r2, r0
 800da3c:	1c43      	adds	r3, r0, #1
 800da3e:	d1c6      	bne.n	800d9ce <__sflush_r+0x36>
 800da40:	682b      	ldr	r3, [r5, #0]
 800da42:	2b00      	cmp	r3, #0
 800da44:	d0c3      	beq.n	800d9ce <__sflush_r+0x36>
 800da46:	2b1d      	cmp	r3, #29
 800da48:	d001      	beq.n	800da4e <__sflush_r+0xb6>
 800da4a:	2b16      	cmp	r3, #22
 800da4c:	d11a      	bne.n	800da84 <__sflush_r+0xec>
 800da4e:	602e      	str	r6, [r5, #0]
 800da50:	2000      	movs	r0, #0
 800da52:	e01e      	b.n	800da92 <__sflush_r+0xfa>
 800da54:	690e      	ldr	r6, [r1, #16]
 800da56:	2e00      	cmp	r6, #0
 800da58:	d0fa      	beq.n	800da50 <__sflush_r+0xb8>
 800da5a:	680f      	ldr	r7, [r1, #0]
 800da5c:	600e      	str	r6, [r1, #0]
 800da5e:	1bba      	subs	r2, r7, r6
 800da60:	9201      	str	r2, [sp, #4]
 800da62:	2200      	movs	r2, #0
 800da64:	079b      	lsls	r3, r3, #30
 800da66:	d100      	bne.n	800da6a <__sflush_r+0xd2>
 800da68:	694a      	ldr	r2, [r1, #20]
 800da6a:	60a2      	str	r2, [r4, #8]
 800da6c:	9b01      	ldr	r3, [sp, #4]
 800da6e:	2b00      	cmp	r3, #0
 800da70:	ddee      	ble.n	800da50 <__sflush_r+0xb8>
 800da72:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800da74:	0032      	movs	r2, r6
 800da76:	001f      	movs	r7, r3
 800da78:	0028      	movs	r0, r5
 800da7a:	9b01      	ldr	r3, [sp, #4]
 800da7c:	6a21      	ldr	r1, [r4, #32]
 800da7e:	47b8      	blx	r7
 800da80:	2800      	cmp	r0, #0
 800da82:	dc07      	bgt.n	800da94 <__sflush_r+0xfc>
 800da84:	89a2      	ldrh	r2, [r4, #12]
 800da86:	2340      	movs	r3, #64	@ 0x40
 800da88:	2001      	movs	r0, #1
 800da8a:	4313      	orrs	r3, r2
 800da8c:	b21b      	sxth	r3, r3
 800da8e:	81a3      	strh	r3, [r4, #12]
 800da90:	4240      	negs	r0, r0
 800da92:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800da94:	9b01      	ldr	r3, [sp, #4]
 800da96:	1836      	adds	r6, r6, r0
 800da98:	1a1b      	subs	r3, r3, r0
 800da9a:	9301      	str	r3, [sp, #4]
 800da9c:	e7e6      	b.n	800da6c <__sflush_r+0xd4>
 800da9e:	46c0      	nop			@ (mov r8, r8)
 800daa0:	dfbffffe 	.word	0xdfbffffe

0800daa4 <_fflush_r>:
 800daa4:	690b      	ldr	r3, [r1, #16]
 800daa6:	b570      	push	{r4, r5, r6, lr}
 800daa8:	0005      	movs	r5, r0
 800daaa:	000c      	movs	r4, r1
 800daac:	2b00      	cmp	r3, #0
 800daae:	d102      	bne.n	800dab6 <_fflush_r+0x12>
 800dab0:	2500      	movs	r5, #0
 800dab2:	0028      	movs	r0, r5
 800dab4:	bd70      	pop	{r4, r5, r6, pc}
 800dab6:	2800      	cmp	r0, #0
 800dab8:	d004      	beq.n	800dac4 <_fflush_r+0x20>
 800daba:	6a03      	ldr	r3, [r0, #32]
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	d101      	bne.n	800dac4 <_fflush_r+0x20>
 800dac0:	f7ff f9fe 	bl	800cec0 <__sinit>
 800dac4:	220c      	movs	r2, #12
 800dac6:	5ea3      	ldrsh	r3, [r4, r2]
 800dac8:	2b00      	cmp	r3, #0
 800daca:	d0f1      	beq.n	800dab0 <_fflush_r+0xc>
 800dacc:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800dace:	07d2      	lsls	r2, r2, #31
 800dad0:	d404      	bmi.n	800dadc <_fflush_r+0x38>
 800dad2:	059b      	lsls	r3, r3, #22
 800dad4:	d402      	bmi.n	800dadc <_fflush_r+0x38>
 800dad6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dad8:	f7ff fb6d 	bl	800d1b6 <__retarget_lock_acquire_recursive>
 800dadc:	0028      	movs	r0, r5
 800dade:	0021      	movs	r1, r4
 800dae0:	f7ff ff5a 	bl	800d998 <__sflush_r>
 800dae4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800dae6:	0005      	movs	r5, r0
 800dae8:	07db      	lsls	r3, r3, #31
 800daea:	d4e2      	bmi.n	800dab2 <_fflush_r+0xe>
 800daec:	89a3      	ldrh	r3, [r4, #12]
 800daee:	059b      	lsls	r3, r3, #22
 800daf0:	d4df      	bmi.n	800dab2 <_fflush_r+0xe>
 800daf2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800daf4:	f7ff fb60 	bl	800d1b8 <__retarget_lock_release_recursive>
 800daf8:	e7db      	b.n	800dab2 <_fflush_r+0xe>
	...

0800dafc <fiprintf>:
 800dafc:	b40e      	push	{r1, r2, r3}
 800dafe:	b517      	push	{r0, r1, r2, r4, lr}
 800db00:	4c05      	ldr	r4, [pc, #20]	@ (800db18 <fiprintf+0x1c>)
 800db02:	ab05      	add	r3, sp, #20
 800db04:	cb04      	ldmia	r3!, {r2}
 800db06:	0001      	movs	r1, r0
 800db08:	6820      	ldr	r0, [r4, #0]
 800db0a:	9301      	str	r3, [sp, #4]
 800db0c:	f7ff fcaa 	bl	800d464 <_vfiprintf_r>
 800db10:	bc1e      	pop	{r1, r2, r3, r4}
 800db12:	bc08      	pop	{r3}
 800db14:	b003      	add	sp, #12
 800db16:	4718      	bx	r3
 800db18:	20000128 	.word	0x20000128

0800db1c <_putc_r>:
 800db1c:	b570      	push	{r4, r5, r6, lr}
 800db1e:	0006      	movs	r6, r0
 800db20:	000d      	movs	r5, r1
 800db22:	0014      	movs	r4, r2
 800db24:	2800      	cmp	r0, #0
 800db26:	d004      	beq.n	800db32 <_putc_r+0x16>
 800db28:	6a03      	ldr	r3, [r0, #32]
 800db2a:	2b00      	cmp	r3, #0
 800db2c:	d101      	bne.n	800db32 <_putc_r+0x16>
 800db2e:	f7ff f9c7 	bl	800cec0 <__sinit>
 800db32:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800db34:	07db      	lsls	r3, r3, #31
 800db36:	d405      	bmi.n	800db44 <_putc_r+0x28>
 800db38:	89a3      	ldrh	r3, [r4, #12]
 800db3a:	059b      	lsls	r3, r3, #22
 800db3c:	d402      	bmi.n	800db44 <_putc_r+0x28>
 800db3e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800db40:	f7ff fb39 	bl	800d1b6 <__retarget_lock_acquire_recursive>
 800db44:	68a3      	ldr	r3, [r4, #8]
 800db46:	3b01      	subs	r3, #1
 800db48:	60a3      	str	r3, [r4, #8]
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	da05      	bge.n	800db5a <_putc_r+0x3e>
 800db4e:	69a2      	ldr	r2, [r4, #24]
 800db50:	4293      	cmp	r3, r2
 800db52:	db12      	blt.n	800db7a <_putc_r+0x5e>
 800db54:	b2eb      	uxtb	r3, r5
 800db56:	2b0a      	cmp	r3, #10
 800db58:	d00f      	beq.n	800db7a <_putc_r+0x5e>
 800db5a:	6823      	ldr	r3, [r4, #0]
 800db5c:	1c5a      	adds	r2, r3, #1
 800db5e:	6022      	str	r2, [r4, #0]
 800db60:	701d      	strb	r5, [r3, #0]
 800db62:	b2ed      	uxtb	r5, r5
 800db64:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800db66:	07db      	lsls	r3, r3, #31
 800db68:	d405      	bmi.n	800db76 <_putc_r+0x5a>
 800db6a:	89a3      	ldrh	r3, [r4, #12]
 800db6c:	059b      	lsls	r3, r3, #22
 800db6e:	d402      	bmi.n	800db76 <_putc_r+0x5a>
 800db70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800db72:	f7ff fb21 	bl	800d1b8 <__retarget_lock_release_recursive>
 800db76:	0028      	movs	r0, r5
 800db78:	bd70      	pop	{r4, r5, r6, pc}
 800db7a:	0029      	movs	r1, r5
 800db7c:	0022      	movs	r2, r4
 800db7e:	0030      	movs	r0, r6
 800db80:	f000 f802 	bl	800db88 <__swbuf_r>
 800db84:	0005      	movs	r5, r0
 800db86:	e7ed      	b.n	800db64 <_putc_r+0x48>

0800db88 <__swbuf_r>:
 800db88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db8a:	0006      	movs	r6, r0
 800db8c:	000d      	movs	r5, r1
 800db8e:	0014      	movs	r4, r2
 800db90:	2800      	cmp	r0, #0
 800db92:	d004      	beq.n	800db9e <__swbuf_r+0x16>
 800db94:	6a03      	ldr	r3, [r0, #32]
 800db96:	2b00      	cmp	r3, #0
 800db98:	d101      	bne.n	800db9e <__swbuf_r+0x16>
 800db9a:	f7ff f991 	bl	800cec0 <__sinit>
 800db9e:	69a3      	ldr	r3, [r4, #24]
 800dba0:	60a3      	str	r3, [r4, #8]
 800dba2:	89a3      	ldrh	r3, [r4, #12]
 800dba4:	071b      	lsls	r3, r3, #28
 800dba6:	d502      	bpl.n	800dbae <__swbuf_r+0x26>
 800dba8:	6923      	ldr	r3, [r4, #16]
 800dbaa:	2b00      	cmp	r3, #0
 800dbac:	d109      	bne.n	800dbc2 <__swbuf_r+0x3a>
 800dbae:	0021      	movs	r1, r4
 800dbb0:	0030      	movs	r0, r6
 800dbb2:	f000 f82b 	bl	800dc0c <__swsetup_r>
 800dbb6:	2800      	cmp	r0, #0
 800dbb8:	d003      	beq.n	800dbc2 <__swbuf_r+0x3a>
 800dbba:	2501      	movs	r5, #1
 800dbbc:	426d      	negs	r5, r5
 800dbbe:	0028      	movs	r0, r5
 800dbc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dbc2:	6923      	ldr	r3, [r4, #16]
 800dbc4:	6820      	ldr	r0, [r4, #0]
 800dbc6:	b2ef      	uxtb	r7, r5
 800dbc8:	1ac0      	subs	r0, r0, r3
 800dbca:	6963      	ldr	r3, [r4, #20]
 800dbcc:	b2ed      	uxtb	r5, r5
 800dbce:	4283      	cmp	r3, r0
 800dbd0:	dc05      	bgt.n	800dbde <__swbuf_r+0x56>
 800dbd2:	0021      	movs	r1, r4
 800dbd4:	0030      	movs	r0, r6
 800dbd6:	f7ff ff65 	bl	800daa4 <_fflush_r>
 800dbda:	2800      	cmp	r0, #0
 800dbdc:	d1ed      	bne.n	800dbba <__swbuf_r+0x32>
 800dbde:	68a3      	ldr	r3, [r4, #8]
 800dbe0:	3001      	adds	r0, #1
 800dbe2:	3b01      	subs	r3, #1
 800dbe4:	60a3      	str	r3, [r4, #8]
 800dbe6:	6823      	ldr	r3, [r4, #0]
 800dbe8:	1c5a      	adds	r2, r3, #1
 800dbea:	6022      	str	r2, [r4, #0]
 800dbec:	701f      	strb	r7, [r3, #0]
 800dbee:	6963      	ldr	r3, [r4, #20]
 800dbf0:	4283      	cmp	r3, r0
 800dbf2:	d004      	beq.n	800dbfe <__swbuf_r+0x76>
 800dbf4:	89a3      	ldrh	r3, [r4, #12]
 800dbf6:	07db      	lsls	r3, r3, #31
 800dbf8:	d5e1      	bpl.n	800dbbe <__swbuf_r+0x36>
 800dbfa:	2d0a      	cmp	r5, #10
 800dbfc:	d1df      	bne.n	800dbbe <__swbuf_r+0x36>
 800dbfe:	0021      	movs	r1, r4
 800dc00:	0030      	movs	r0, r6
 800dc02:	f7ff ff4f 	bl	800daa4 <_fflush_r>
 800dc06:	2800      	cmp	r0, #0
 800dc08:	d0d9      	beq.n	800dbbe <__swbuf_r+0x36>
 800dc0a:	e7d6      	b.n	800dbba <__swbuf_r+0x32>

0800dc0c <__swsetup_r>:
 800dc0c:	4b2d      	ldr	r3, [pc, #180]	@ (800dcc4 <__swsetup_r+0xb8>)
 800dc0e:	b570      	push	{r4, r5, r6, lr}
 800dc10:	0005      	movs	r5, r0
 800dc12:	6818      	ldr	r0, [r3, #0]
 800dc14:	000c      	movs	r4, r1
 800dc16:	2800      	cmp	r0, #0
 800dc18:	d004      	beq.n	800dc24 <__swsetup_r+0x18>
 800dc1a:	6a03      	ldr	r3, [r0, #32]
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	d101      	bne.n	800dc24 <__swsetup_r+0x18>
 800dc20:	f7ff f94e 	bl	800cec0 <__sinit>
 800dc24:	230c      	movs	r3, #12
 800dc26:	5ee2      	ldrsh	r2, [r4, r3]
 800dc28:	0713      	lsls	r3, r2, #28
 800dc2a:	d423      	bmi.n	800dc74 <__swsetup_r+0x68>
 800dc2c:	06d3      	lsls	r3, r2, #27
 800dc2e:	d407      	bmi.n	800dc40 <__swsetup_r+0x34>
 800dc30:	2309      	movs	r3, #9
 800dc32:	602b      	str	r3, [r5, #0]
 800dc34:	2340      	movs	r3, #64	@ 0x40
 800dc36:	2001      	movs	r0, #1
 800dc38:	4313      	orrs	r3, r2
 800dc3a:	81a3      	strh	r3, [r4, #12]
 800dc3c:	4240      	negs	r0, r0
 800dc3e:	e03a      	b.n	800dcb6 <__swsetup_r+0xaa>
 800dc40:	0752      	lsls	r2, r2, #29
 800dc42:	d513      	bpl.n	800dc6c <__swsetup_r+0x60>
 800dc44:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dc46:	2900      	cmp	r1, #0
 800dc48:	d008      	beq.n	800dc5c <__swsetup_r+0x50>
 800dc4a:	0023      	movs	r3, r4
 800dc4c:	3344      	adds	r3, #68	@ 0x44
 800dc4e:	4299      	cmp	r1, r3
 800dc50:	d002      	beq.n	800dc58 <__swsetup_r+0x4c>
 800dc52:	0028      	movs	r0, r5
 800dc54:	f7ff fad8 	bl	800d208 <_free_r>
 800dc58:	2300      	movs	r3, #0
 800dc5a:	6363      	str	r3, [r4, #52]	@ 0x34
 800dc5c:	2224      	movs	r2, #36	@ 0x24
 800dc5e:	89a3      	ldrh	r3, [r4, #12]
 800dc60:	4393      	bics	r3, r2
 800dc62:	81a3      	strh	r3, [r4, #12]
 800dc64:	2300      	movs	r3, #0
 800dc66:	6063      	str	r3, [r4, #4]
 800dc68:	6923      	ldr	r3, [r4, #16]
 800dc6a:	6023      	str	r3, [r4, #0]
 800dc6c:	2308      	movs	r3, #8
 800dc6e:	89a2      	ldrh	r2, [r4, #12]
 800dc70:	4313      	orrs	r3, r2
 800dc72:	81a3      	strh	r3, [r4, #12]
 800dc74:	6923      	ldr	r3, [r4, #16]
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	d10b      	bne.n	800dc92 <__swsetup_r+0x86>
 800dc7a:	21a0      	movs	r1, #160	@ 0xa0
 800dc7c:	2280      	movs	r2, #128	@ 0x80
 800dc7e:	89a3      	ldrh	r3, [r4, #12]
 800dc80:	0089      	lsls	r1, r1, #2
 800dc82:	0092      	lsls	r2, r2, #2
 800dc84:	400b      	ands	r3, r1
 800dc86:	4293      	cmp	r3, r2
 800dc88:	d003      	beq.n	800dc92 <__swsetup_r+0x86>
 800dc8a:	0021      	movs	r1, r4
 800dc8c:	0028      	movs	r0, r5
 800dc8e:	f000 f869 	bl	800dd64 <__smakebuf_r>
 800dc92:	230c      	movs	r3, #12
 800dc94:	5ee2      	ldrsh	r2, [r4, r3]
 800dc96:	2101      	movs	r1, #1
 800dc98:	0013      	movs	r3, r2
 800dc9a:	400b      	ands	r3, r1
 800dc9c:	420a      	tst	r2, r1
 800dc9e:	d00b      	beq.n	800dcb8 <__swsetup_r+0xac>
 800dca0:	2300      	movs	r3, #0
 800dca2:	60a3      	str	r3, [r4, #8]
 800dca4:	6963      	ldr	r3, [r4, #20]
 800dca6:	425b      	negs	r3, r3
 800dca8:	61a3      	str	r3, [r4, #24]
 800dcaa:	2000      	movs	r0, #0
 800dcac:	6923      	ldr	r3, [r4, #16]
 800dcae:	4283      	cmp	r3, r0
 800dcb0:	d101      	bne.n	800dcb6 <__swsetup_r+0xaa>
 800dcb2:	0613      	lsls	r3, r2, #24
 800dcb4:	d4be      	bmi.n	800dc34 <__swsetup_r+0x28>
 800dcb6:	bd70      	pop	{r4, r5, r6, pc}
 800dcb8:	0791      	lsls	r1, r2, #30
 800dcba:	d400      	bmi.n	800dcbe <__swsetup_r+0xb2>
 800dcbc:	6963      	ldr	r3, [r4, #20]
 800dcbe:	60a3      	str	r3, [r4, #8]
 800dcc0:	e7f3      	b.n	800dcaa <__swsetup_r+0x9e>
 800dcc2:	46c0      	nop			@ (mov r8, r8)
 800dcc4:	20000128 	.word	0x20000128

0800dcc8 <_sbrk_r>:
 800dcc8:	2300      	movs	r3, #0
 800dcca:	b570      	push	{r4, r5, r6, lr}
 800dccc:	4d06      	ldr	r5, [pc, #24]	@ (800dce8 <_sbrk_r+0x20>)
 800dcce:	0004      	movs	r4, r0
 800dcd0:	0008      	movs	r0, r1
 800dcd2:	602b      	str	r3, [r5, #0]
 800dcd4:	f7f3 fe6e 	bl	80019b4 <_sbrk>
 800dcd8:	1c43      	adds	r3, r0, #1
 800dcda:	d103      	bne.n	800dce4 <_sbrk_r+0x1c>
 800dcdc:	682b      	ldr	r3, [r5, #0]
 800dcde:	2b00      	cmp	r3, #0
 800dce0:	d000      	beq.n	800dce4 <_sbrk_r+0x1c>
 800dce2:	6023      	str	r3, [r4, #0]
 800dce4:	bd70      	pop	{r4, r5, r6, pc}
 800dce6:	46c0      	nop			@ (mov r8, r8)
 800dce8:	20002120 	.word	0x20002120

0800dcec <memchr>:
 800dcec:	b2c9      	uxtb	r1, r1
 800dcee:	1882      	adds	r2, r0, r2
 800dcf0:	4290      	cmp	r0, r2
 800dcf2:	d101      	bne.n	800dcf8 <memchr+0xc>
 800dcf4:	2000      	movs	r0, #0
 800dcf6:	4770      	bx	lr
 800dcf8:	7803      	ldrb	r3, [r0, #0]
 800dcfa:	428b      	cmp	r3, r1
 800dcfc:	d0fb      	beq.n	800dcf6 <memchr+0xa>
 800dcfe:	3001      	adds	r0, #1
 800dd00:	e7f6      	b.n	800dcf0 <memchr+0x4>

0800dd02 <abort>:
 800dd02:	2006      	movs	r0, #6
 800dd04:	b510      	push	{r4, lr}
 800dd06:	f000 f897 	bl	800de38 <raise>
 800dd0a:	2001      	movs	r0, #1
 800dd0c:	f7f3 fde0 	bl	80018d0 <_exit>

0800dd10 <__swhatbuf_r>:
 800dd10:	b570      	push	{r4, r5, r6, lr}
 800dd12:	000e      	movs	r6, r1
 800dd14:	001d      	movs	r5, r3
 800dd16:	230e      	movs	r3, #14
 800dd18:	5ec9      	ldrsh	r1, [r1, r3]
 800dd1a:	0014      	movs	r4, r2
 800dd1c:	b096      	sub	sp, #88	@ 0x58
 800dd1e:	2900      	cmp	r1, #0
 800dd20:	da0c      	bge.n	800dd3c <__swhatbuf_r+0x2c>
 800dd22:	89b2      	ldrh	r2, [r6, #12]
 800dd24:	2380      	movs	r3, #128	@ 0x80
 800dd26:	0011      	movs	r1, r2
 800dd28:	4019      	ands	r1, r3
 800dd2a:	421a      	tst	r2, r3
 800dd2c:	d114      	bne.n	800dd58 <__swhatbuf_r+0x48>
 800dd2e:	2380      	movs	r3, #128	@ 0x80
 800dd30:	00db      	lsls	r3, r3, #3
 800dd32:	2000      	movs	r0, #0
 800dd34:	6029      	str	r1, [r5, #0]
 800dd36:	6023      	str	r3, [r4, #0]
 800dd38:	b016      	add	sp, #88	@ 0x58
 800dd3a:	bd70      	pop	{r4, r5, r6, pc}
 800dd3c:	466a      	mov	r2, sp
 800dd3e:	f000 f885 	bl	800de4c <_fstat_r>
 800dd42:	2800      	cmp	r0, #0
 800dd44:	dbed      	blt.n	800dd22 <__swhatbuf_r+0x12>
 800dd46:	23f0      	movs	r3, #240	@ 0xf0
 800dd48:	9901      	ldr	r1, [sp, #4]
 800dd4a:	021b      	lsls	r3, r3, #8
 800dd4c:	4019      	ands	r1, r3
 800dd4e:	4b04      	ldr	r3, [pc, #16]	@ (800dd60 <__swhatbuf_r+0x50>)
 800dd50:	18c9      	adds	r1, r1, r3
 800dd52:	424b      	negs	r3, r1
 800dd54:	4159      	adcs	r1, r3
 800dd56:	e7ea      	b.n	800dd2e <__swhatbuf_r+0x1e>
 800dd58:	2100      	movs	r1, #0
 800dd5a:	2340      	movs	r3, #64	@ 0x40
 800dd5c:	e7e9      	b.n	800dd32 <__swhatbuf_r+0x22>
 800dd5e:	46c0      	nop			@ (mov r8, r8)
 800dd60:	ffffe000 	.word	0xffffe000

0800dd64 <__smakebuf_r>:
 800dd64:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dd66:	2602      	movs	r6, #2
 800dd68:	898b      	ldrh	r3, [r1, #12]
 800dd6a:	0005      	movs	r5, r0
 800dd6c:	000c      	movs	r4, r1
 800dd6e:	b085      	sub	sp, #20
 800dd70:	4233      	tst	r3, r6
 800dd72:	d007      	beq.n	800dd84 <__smakebuf_r+0x20>
 800dd74:	0023      	movs	r3, r4
 800dd76:	3347      	adds	r3, #71	@ 0x47
 800dd78:	6023      	str	r3, [r4, #0]
 800dd7a:	6123      	str	r3, [r4, #16]
 800dd7c:	2301      	movs	r3, #1
 800dd7e:	6163      	str	r3, [r4, #20]
 800dd80:	b005      	add	sp, #20
 800dd82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dd84:	ab03      	add	r3, sp, #12
 800dd86:	aa02      	add	r2, sp, #8
 800dd88:	f7ff ffc2 	bl	800dd10 <__swhatbuf_r>
 800dd8c:	9f02      	ldr	r7, [sp, #8]
 800dd8e:	9001      	str	r0, [sp, #4]
 800dd90:	0039      	movs	r1, r7
 800dd92:	0028      	movs	r0, r5
 800dd94:	f7ff faae 	bl	800d2f4 <_malloc_r>
 800dd98:	2800      	cmp	r0, #0
 800dd9a:	d108      	bne.n	800ddae <__smakebuf_r+0x4a>
 800dd9c:	220c      	movs	r2, #12
 800dd9e:	5ea3      	ldrsh	r3, [r4, r2]
 800dda0:	059a      	lsls	r2, r3, #22
 800dda2:	d4ed      	bmi.n	800dd80 <__smakebuf_r+0x1c>
 800dda4:	2203      	movs	r2, #3
 800dda6:	4393      	bics	r3, r2
 800dda8:	431e      	orrs	r6, r3
 800ddaa:	81a6      	strh	r6, [r4, #12]
 800ddac:	e7e2      	b.n	800dd74 <__smakebuf_r+0x10>
 800ddae:	2380      	movs	r3, #128	@ 0x80
 800ddb0:	89a2      	ldrh	r2, [r4, #12]
 800ddb2:	6020      	str	r0, [r4, #0]
 800ddb4:	4313      	orrs	r3, r2
 800ddb6:	81a3      	strh	r3, [r4, #12]
 800ddb8:	9b03      	ldr	r3, [sp, #12]
 800ddba:	6120      	str	r0, [r4, #16]
 800ddbc:	6167      	str	r7, [r4, #20]
 800ddbe:	2b00      	cmp	r3, #0
 800ddc0:	d00c      	beq.n	800dddc <__smakebuf_r+0x78>
 800ddc2:	0028      	movs	r0, r5
 800ddc4:	230e      	movs	r3, #14
 800ddc6:	5ee1      	ldrsh	r1, [r4, r3]
 800ddc8:	f000 f852 	bl	800de70 <_isatty_r>
 800ddcc:	2800      	cmp	r0, #0
 800ddce:	d005      	beq.n	800dddc <__smakebuf_r+0x78>
 800ddd0:	2303      	movs	r3, #3
 800ddd2:	89a2      	ldrh	r2, [r4, #12]
 800ddd4:	439a      	bics	r2, r3
 800ddd6:	3b02      	subs	r3, #2
 800ddd8:	4313      	orrs	r3, r2
 800ddda:	81a3      	strh	r3, [r4, #12]
 800dddc:	89a3      	ldrh	r3, [r4, #12]
 800ddde:	9a01      	ldr	r2, [sp, #4]
 800dde0:	4313      	orrs	r3, r2
 800dde2:	81a3      	strh	r3, [r4, #12]
 800dde4:	e7cc      	b.n	800dd80 <__smakebuf_r+0x1c>

0800dde6 <_raise_r>:
 800dde6:	b570      	push	{r4, r5, r6, lr}
 800dde8:	0004      	movs	r4, r0
 800ddea:	000d      	movs	r5, r1
 800ddec:	291f      	cmp	r1, #31
 800ddee:	d904      	bls.n	800ddfa <_raise_r+0x14>
 800ddf0:	2316      	movs	r3, #22
 800ddf2:	6003      	str	r3, [r0, #0]
 800ddf4:	2001      	movs	r0, #1
 800ddf6:	4240      	negs	r0, r0
 800ddf8:	bd70      	pop	{r4, r5, r6, pc}
 800ddfa:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	d004      	beq.n	800de0a <_raise_r+0x24>
 800de00:	008a      	lsls	r2, r1, #2
 800de02:	189b      	adds	r3, r3, r2
 800de04:	681a      	ldr	r2, [r3, #0]
 800de06:	2a00      	cmp	r2, #0
 800de08:	d108      	bne.n	800de1c <_raise_r+0x36>
 800de0a:	0020      	movs	r0, r4
 800de0c:	f000 f854 	bl	800deb8 <_getpid_r>
 800de10:	002a      	movs	r2, r5
 800de12:	0001      	movs	r1, r0
 800de14:	0020      	movs	r0, r4
 800de16:	f000 f83d 	bl	800de94 <_kill_r>
 800de1a:	e7ed      	b.n	800ddf8 <_raise_r+0x12>
 800de1c:	2a01      	cmp	r2, #1
 800de1e:	d009      	beq.n	800de34 <_raise_r+0x4e>
 800de20:	1c51      	adds	r1, r2, #1
 800de22:	d103      	bne.n	800de2c <_raise_r+0x46>
 800de24:	2316      	movs	r3, #22
 800de26:	6003      	str	r3, [r0, #0]
 800de28:	2001      	movs	r0, #1
 800de2a:	e7e5      	b.n	800ddf8 <_raise_r+0x12>
 800de2c:	2100      	movs	r1, #0
 800de2e:	0028      	movs	r0, r5
 800de30:	6019      	str	r1, [r3, #0]
 800de32:	4790      	blx	r2
 800de34:	2000      	movs	r0, #0
 800de36:	e7df      	b.n	800ddf8 <_raise_r+0x12>

0800de38 <raise>:
 800de38:	b510      	push	{r4, lr}
 800de3a:	4b03      	ldr	r3, [pc, #12]	@ (800de48 <raise+0x10>)
 800de3c:	0001      	movs	r1, r0
 800de3e:	6818      	ldr	r0, [r3, #0]
 800de40:	f7ff ffd1 	bl	800dde6 <_raise_r>
 800de44:	bd10      	pop	{r4, pc}
 800de46:	46c0      	nop			@ (mov r8, r8)
 800de48:	20000128 	.word	0x20000128

0800de4c <_fstat_r>:
 800de4c:	2300      	movs	r3, #0
 800de4e:	b570      	push	{r4, r5, r6, lr}
 800de50:	4d06      	ldr	r5, [pc, #24]	@ (800de6c <_fstat_r+0x20>)
 800de52:	0004      	movs	r4, r0
 800de54:	0008      	movs	r0, r1
 800de56:	0011      	movs	r1, r2
 800de58:	602b      	str	r3, [r5, #0]
 800de5a:	f7f3 fd89 	bl	8001970 <_fstat>
 800de5e:	1c43      	adds	r3, r0, #1
 800de60:	d103      	bne.n	800de6a <_fstat_r+0x1e>
 800de62:	682b      	ldr	r3, [r5, #0]
 800de64:	2b00      	cmp	r3, #0
 800de66:	d000      	beq.n	800de6a <_fstat_r+0x1e>
 800de68:	6023      	str	r3, [r4, #0]
 800de6a:	bd70      	pop	{r4, r5, r6, pc}
 800de6c:	20002120 	.word	0x20002120

0800de70 <_isatty_r>:
 800de70:	2300      	movs	r3, #0
 800de72:	b570      	push	{r4, r5, r6, lr}
 800de74:	4d06      	ldr	r5, [pc, #24]	@ (800de90 <_isatty_r+0x20>)
 800de76:	0004      	movs	r4, r0
 800de78:	0008      	movs	r0, r1
 800de7a:	602b      	str	r3, [r5, #0]
 800de7c:	f7f3 fd86 	bl	800198c <_isatty>
 800de80:	1c43      	adds	r3, r0, #1
 800de82:	d103      	bne.n	800de8c <_isatty_r+0x1c>
 800de84:	682b      	ldr	r3, [r5, #0]
 800de86:	2b00      	cmp	r3, #0
 800de88:	d000      	beq.n	800de8c <_isatty_r+0x1c>
 800de8a:	6023      	str	r3, [r4, #0]
 800de8c:	bd70      	pop	{r4, r5, r6, pc}
 800de8e:	46c0      	nop			@ (mov r8, r8)
 800de90:	20002120 	.word	0x20002120

0800de94 <_kill_r>:
 800de94:	2300      	movs	r3, #0
 800de96:	b570      	push	{r4, r5, r6, lr}
 800de98:	4d06      	ldr	r5, [pc, #24]	@ (800deb4 <_kill_r+0x20>)
 800de9a:	0004      	movs	r4, r0
 800de9c:	0008      	movs	r0, r1
 800de9e:	0011      	movs	r1, r2
 800dea0:	602b      	str	r3, [r5, #0]
 800dea2:	f7f3 fd05 	bl	80018b0 <_kill>
 800dea6:	1c43      	adds	r3, r0, #1
 800dea8:	d103      	bne.n	800deb2 <_kill_r+0x1e>
 800deaa:	682b      	ldr	r3, [r5, #0]
 800deac:	2b00      	cmp	r3, #0
 800deae:	d000      	beq.n	800deb2 <_kill_r+0x1e>
 800deb0:	6023      	str	r3, [r4, #0]
 800deb2:	bd70      	pop	{r4, r5, r6, pc}
 800deb4:	20002120 	.word	0x20002120

0800deb8 <_getpid_r>:
 800deb8:	b510      	push	{r4, lr}
 800deba:	f7f3 fcf3 	bl	80018a4 <_getpid>
 800debe:	bd10      	pop	{r4, pc}

0800dec0 <_init>:
 800dec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dec2:	46c0      	nop			@ (mov r8, r8)
 800dec4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dec6:	bc08      	pop	{r3}
 800dec8:	469e      	mov	lr, r3
 800deca:	4770      	bx	lr

0800decc <_fini>:
 800decc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dece:	46c0      	nop			@ (mov r8, r8)
 800ded0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ded2:	bc08      	pop	{r3}
 800ded4:	469e      	mov	lr, r3
 800ded6:	4770      	bx	lr
