`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Nov 17 2020 14:06:14 EST (Nov 17 2020 19:06:14 UTC)

module dut_OrReduction_1U_6_1(in1, out1);
  input [5:0] in1;
  output out1;
  wire [5:0] in1;
  wire out1;
  wire n_0, n_1, n_2;
  NAND3X2 g20(.A (n_0), .B (n_1), .C (n_2), .Y (out1));
  NOR2X2 g21(.A (in1[3]), .B (in1[2]), .Y (n_2));
  NOR2X4 g23(.A (in1[5]), .B (in1[4]), .Y (n_1));
  NOR2X6 g22(.A (in1[1]), .B (in1[0]), .Y (n_0));
endmodule


