{
  "design": {
    "design_info": {
      "boundary_crc": "0x5C4B0C2C814591D3",
      "device": "xc7s15ftgb196-1",
      "name": "DDSS",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "mult_gen_0": "",
      "dds_compiler_0": "",
      "dds_compiler_1": ""
    },
    "ports": {
      "aclk": {
        "direction": "I"
      },
      "P": {
        "type": "data",
        "direction": "O",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 16}",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "mult_gen_0": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "DDSS_mult_gen_0_0",
        "parameters": {
          "PortAWidth": {
            "value": "8"
          },
          "PortBWidth": {
            "value": "8"
          }
        }
      },
      "dds_compiler_0": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "xci_name": "DDSS_dds_compiler_0_0",
        "parameters": {
          "Output_Frequency1": {
            "value": "10"
          },
          "Output_Selection": {
            "value": "Sine"
          },
          "PINC1": {
            "value": "1100110011001100110011001"
          }
        }
      },
      "dds_compiler_1": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "xci_name": "DDSS_dds_compiler_1_0",
        "parameters": {
          "Output_Frequency1": {
            "value": "5"
          },
          "Output_Selection": {
            "value": "Sine"
          },
          "PINC1": {
            "value": "110011001100110011001100"
          }
        }
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "aclk",
          "dds_compiler_0/aclk",
          "dds_compiler_1/aclk",
          "mult_gen_0/CLK"
        ]
      },
      "dds_compiler_0_m_axis_data_tdata": {
        "ports": [
          "dds_compiler_0/m_axis_data_tdata",
          "mult_gen_0/A"
        ]
      },
      "dds_compiler_1_m_axis_data_tdata": {
        "ports": [
          "dds_compiler_1/m_axis_data_tdata",
          "mult_gen_0/B"
        ]
      },
      "mult_gen_0_P": {
        "ports": [
          "mult_gen_0/P",
          "P"
        ]
      }
    }
  }
}