# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd" \
"../../../../Lab 9.srcs/sources_1/new/Reg.vhd" \
"../../../../Lab 9.srcs/sources_1/new/RegisterBank.vhd" \

# Do not sort compile order
nosort
