Release 11.5 - xst L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
--> 
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.4/EDK/virtex5/data/virtex5.acd> with local file </opt/Xilinx/11.4/ISE/virtex5/data/virtex5.acd>

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "ddr2_sdram_wrapper_xst.prj"
Verilog Include Directory          : {"/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/pcores/" "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc5vfx70tff1136-1
Output File Name                   : "../implementation/ddr2_sdram_wrapper.ngc"

---- Source Options
Top Module Name                    : ddr2_sdram_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/ddr2_sdram_wrapper}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/clk_reset.v" in library ppc440mc_ddr2_v3_00_a
Compiling verilog file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/ctrl.v" in library ppc440mc_ddr2_v3_00_a
Module <clk_reset> compiled
Compiling verilog file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/ddr2_top.v" in library ppc440mc_ddr2_v3_00_a
Module <u_ctrl> compiled
Compiling verilog file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/idelay_ctrl.v" in library ppc440mc_ddr2_v3_00_a
Module <ddr2_top> compiled
Compiling verilog file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/mem_if_top.v" in library ppc440mc_ddr2_v3_00_a
Module <idelay_ctrl> compiled
Compiling verilog file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_calib.v" in library ppc440mc_ddr2_v3_00_a
Module <mem_if_top> compiled
Compiling verilog file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_ctl_io.v" in library ppc440mc_ddr2_v3_00_a
Module <phy_calib> compiled
Compiling verilog file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_dm_iob.v" in library ppc440mc_ddr2_v3_00_a
Module <phy_ctl_io> compiled
Compiling verilog file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_dq_iob.v" in library ppc440mc_ddr2_v3_00_a
Module <phy_dm_iob> compiled
Compiling verilog file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_dqs_iob.v" in library ppc440mc_ddr2_v3_00_a
Module <phy_dq_iob> compiled
Compiling verilog file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_init.v" in library ppc440mc_ddr2_v3_00_a
Module <phy_dqs_iob> compiled
Compiling verilog file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_io.v" in library ppc440mc_ddr2_v3_00_a
Module <phy_init> compiled
Compiling verilog file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_top.v" in library ppc440mc_ddr2_v3_00_a
Module <phy_io> compiled
Compiling verilog file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_write.v" in library ppc440mc_ddr2_v3_00_a
Module <phy_top> compiled
Compiling verilog file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/usr_ram_d.v" in library ppc440mc_ddr2_v3_00_a
Module <phy_write> compiled
Compiling verilog file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/usr_rd.v" in library ppc440mc_ddr2_v3_00_a
Module <usr_ram_d> compiled
Compiling verilog file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/usr_wr.v" in library ppc440mc_ddr2_v3_00_a
Module <usr_rd> compiled
Compiling verilog file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/usr_top.v" in library ppc440mc_ddr2_v3_00_a
Module <usr_wr> compiled
Compiling verilog file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/usr_wr_fifo.v" in library ppc440mc_ddr2_v3_00_a
Module <usr_top> compiled
Compiling verilog file "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/ppc440mc_ddr2.v" in library ppc440mc_ddr2_v3_00_a
Module <usr_wr_fifo> compiled
Module <ppc440mc_ddr2> compiled
Compiling verilog file "../hdl/ddr2_sdram_wrapper.v" in library work
Module <ddr2_sdram_wrapper> compiled
No errors in compilation
Analysis of file <"ddr2_sdram_wrapper_xst.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <ddr2_sdram_wrapper> in library <work>.

Analyzing hierarchy for module <ppc440mc_ddr2> in library <ppc440mc_ddr2_v3_00_a> with parameters.
	C_CS_BITS = 0
	C_DDR2_ADDT_LAT = 0
	C_DDR2_ODT_SETTING = 1
	C_DDR2_ODT_WIDTH = 2
	C_DDR_BAWIDTH = 2
	C_DDR_BURST_LENGTH = 4
	C_DDR_CAS_LAT = 4
	C_DDR_CAWIDTH = 10
	C_DDR_DM_WIDTH = 8
	C_DDR_DQS_WIDTH = 8
	C_DDR_DWIDTH = 64
	C_DDR_RAWIDTH = 13
	C_DDR_TRAS = 40000
	C_DDR_TRCD = 15000
	C_DDR_TREFI = 3900
	C_DDR_TRFC = 75000
	C_DDR_TRP = 15000
	C_DDR_TRTP = 7500
	C_DDR_TWR = 15000
	C_DDR_TWTR = 7500
	C_DQS_BITS = 3
	C_DQ_BITS = 6
	C_FPGA_SPEED_GRADE = "00000000000000000000000000000001"
	C_IDEL_HIGH_PERF = "TRUE"
	C_INCLUDE_ECC_SUPPORT = 0
	C_IODELAY_GRP = "DDR2_SDRAM"
	C_MC_MIBCLK_PERIOD_PS = 5000
	C_MEM_BASEADDR = 0
	C_MEM_HIGHADDR = 268435455
	C_MIB_MC_CLOCK_RATIO = 1
	C_NUM_CLK_PAIRS = 2
	C_NUM_IDELAYCTRL = 3
	C_NUM_RANKS_MEM = 1
	C_READ_DATA_PIPELINE = 0
	C_REDUCE_DRV = "00000000000000000000000000000000"
	C_REG_DIMM = 0
	C_SIM_ONLY = 0
	DATA_WIDTH = "00000000000000000000000010000000"
	DQ_PER_DQS = "00000000000000000000000000001000"
	EN_WIDTH = "00000000000000000000000000010000"

Analyzing hierarchy for module <ddr2_top> in library <ppc440mc_ddr2_v3_00_a> with parameters.
	ADDITIVE_LAT = 0
	APPDATA_WIDTH = 128
	BANK_WIDTH = 2
	BASE_ADDR = 0
	BURST_LEN = 4
	BURST_TYPE = 0
	CAS_LAT = 4
	CKE_WIDTH = 1
	CLK_PERIOD = 5000
	CLK_WIDTH = 2
	COL_WIDTH = 10
	CS_BITS = 0
	CS_WIDTH = 1
	DM_WIDTH = 8
	DQS_BITS = 3
	DQS_WIDTH = 8
	DQ_BITS = 6
	DQ_PER_DQS = 8
	DQ_WIDTH = 64
	ECC_ENABLE = 0
	EN_WIDTH = 16
	FPGA_SPEED_GRADE = "00000000000000000000000000000001"
	HIGH_ADDR = 268435455
	IDEL_HIGH_PERF = "TRUE"
	IODELAY_GRP = "DDR2_SDRAM"
	MIB_CLK_RATIO = 1
	NUM_IDELAYCTRL = 3
	ODT_TYPE = 1
	ODT_WIDTH = 2
	READ_DATA_PIPELINE = 0
	REDUCE_DRV = "00000000000000000000000000000000"
	REG_ENABLE = 0
	ROW_WIDTH = 13
	SIM_ONLY = 0
	TCQ = 100
	TRAS = 40000
	TRCD = 15000
	TREFI_NS = 3900
	TRFC = 75000
	TRP = 15000
	TRTP = 7500
	TWR = 15000
	TWTR = 7500

Analyzing hierarchy for module <idelay_ctrl> in library <ppc440mc_ddr2_v3_00_a> with parameters.
	IODELAY_GRP = "DDR2_SDRAM"
	NUM_IDELAYCTRL = "00000000000000000000000000000011"

Analyzing hierarchy for module <clk_reset> in library <ppc440mc_ddr2_v3_00_a> with parameters.
	RST_SYNC_NUM = "00000000000000000000000000000011"
	TCQ = 100

Analyzing hierarchy for module <mem_if_top> in library <ppc440mc_ddr2_v3_00_a> with parameters.
	ADDITIVE_LAT = 0
	APPDATA_WIDTH = 128
	BANK_WIDTH = 2
	BASE_ADDR = 0
	BURST_LEN = 4
	BURST_TYPE = 0
	CAS_LAT = 4
	CKE_WIDTH = 1
	CLK_PERIOD = 5000
	CLK_WIDTH = 2
	COL_WIDTH = 10
	CS_BITS = 0
	CS_WIDTH = 1
	DDR2_ENABLE = 1
	DM_WIDTH = 8
	DQS_BITS = 3
	DQS_WIDTH = 8
	DQ_BITS = 6
	DQ_PER_DQS = 8
	DQ_WIDTH = 64
	ECC_ENABLE = 0
	EN_WIDTH = 16
	FPGA_SPEED_GRADE = "00000000000000000000000000000001"
	HIGH_ADDR = 268435455
	IDEL_HIGH_PERF = "TRUE"
	IODELAY_GRP = "DDR2_SDRAM"
	MIB_CLK_RATIO = 1
	ODT_TYPE = 1
	ODT_WIDTH = 2
	READ_DATA_PIPELINE = 0
	REDUCE_DRV = "00000000000000000000000000000000"
	REG_ENABLE = 0
	ROW_WIDTH = 13
	SIM_ONLY = 0
	TCQ = 100
	TRAS = 40000
	TRCD = 15000
	TREFI_NS = 3900
	TRFC = 75000
	TRP = 15000
	TRTP = 7500
	TWR = 15000
	TWTR = 7500

Analyzing hierarchy for module <phy_top> in library <ppc440mc_ddr2_v3_00_a> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	BANK_WIDTH = "00000000000000000000000000000010"
	BURST_LEN = "00000000000000000000000000000100"
	BURST_TYPE = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000100"
	CKE_WIDTH = "00000000000000000000000000000001"
	CLK_PERIOD = "00000000000000000001001110001000"
	CLK_WIDTH = "00000000000000000000000000000010"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_NUM = "00000000000000000000000000000001"
	CS_WIDTH = "00000000000000000000000000000001"
	DDR_TYPE = "00000000000000000000000000000001"
	DEBUG_EN = "00000000000000000000000000000000"
	DM_WIDTH = "00000000000000000000000000001000"
	DQS_BITS = "00000000000000000000000000000011"
	DQS_WIDTH = "00000000000000000000000000001000"
	DQ_BITS = "00000000000000000000000000000110"
	DQ_PER_DQS = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000001000000"
	ECC_ENABLE = "00000000000000000000000000000000"
	FPGA_SPEED_GRADE = "00000000000000000000000000000001"
	IDEL_HIGH_PERF = "TRUE"
	IODELAY_GRP = "DDR2_SDRAM"
	ODT_TYPE = "00000000000000000000000000000001"
	ODT_WIDTH = "00000000000000000000000000000010"
	REDUCE_DRV = "00000000000000000000000000000000"
	REG_ENABLE = "00000000000000000000000000000000"
	ROW_WIDTH = "00000000000000000000000000001101"
	SIM_ONLY = "00000000000000000000000000000000"
	TCQ = "00000000000000000000000001100100"
	TREFI_NS = "00000000000000000000111100111100"
	TWO_T_TIME_EN = "00000000000000000000000000000000"
	USE_DM_PORT = "00000000000000000000000000000001"

Analyzing hierarchy for module <usr_top> in library <ppc440mc_ddr2_v3_00_a> with parameters.
	APPDATA_WIDTH = 128
	BANK_WIDTH = 2
	COL_WIDTH = 10
	CS_BITS = 0
	DQS_WIDTH = 8
	DQ_PER_DQS = 8
	DQ_WIDTH = 64
	ECC_ENABLE = 0
	EN_WIDTH = 16
	READ_DATA_PIPELINE = 0
	ROW_WIDTH = 13
	SIM_ONLY = 0
	TCQ = 100

Analyzing hierarchy for module <u_ctrl> in library <ppc440mc_ddr2_v3_00_a> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	ADDR_OFFSET = "00000000000000000000000000000011"
	BANK_RANGE_END = "00000000000000000000000000011011"
	BANK_RANGE_START = "00000000000000000000000000011010"
	BANK_WIDTH = "00000000000000000000000000000010"
	BURST_LEN = "00000000000000000000000000000100"
	BURST_LEN_DIV2 = "00000000000000000000000000000010"
	CAS_LAT = "00000000000000000000000000000100"
	CAS_LAT_RD = 4
	CLK_PERIOD = "00000000000000000001001110001000"
	CMP_BANK_RANGE_END = "00000000000000000000000000001110"
	CMP_BANK_RANGE_START = "00000000000000000000000000001101"
	CMP_CS_RANGE_END = "00000000000000000000000000001110"
	CMP_CS_RANGE_START = "00000000000000000000000000001111"
	CMP_ROW_RANGE_END = "00000000000000000000000000001100"
	CMP_ROW_RANGE_START = "00000000000000000000000000000000"
	CMP_WIDTH = "00000000000000000000000000001111"
	COL_RANGE_END = "00000000000000000000000000001100"
	COL_RANGE_START = "00000000000000000000000000000011"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000000"
	CS_NUM = "1"
	CS_RANGE_END = "00000000000000000000000000011011"
	CS_RANGE_START = "00000000000000000000000000011100"
	CTRL_ACTIVE = "00000"
	CTRL_ACTIVE_WAIT = "01001"
	CTRL_AUTO_REFRESH = "00010"
	CTRL_AUTO_REFRESH_WAIT = "01000"
	CTRL_BURST_READ = "00011"
	CTRL_BURST_WRITE = "00100"
	CTRL_COMMAND_WAIT = "01100"
	CTRL_IDLE = "00101"
	CTRL_PRECHARGE = "00001"
	CTRL_PRECHARGE_WAIT = "00110"
	CTRL_PRECHARGE_WAIT1 = "00111"
	CTRL_READ_BANK_CONF = "01110"
	CTRL_READ_WAIT = "01010"
	CTRL_WRITE_BANK_CONF = "01101"
	CTRL_WRITE_WAIT = "01011"
	DQS_BITS = "00000000000000000000000000000011"
	DQ_WIDTH = "00000000000000000000000000010000"
	ECC_ENABLE = "00000000000000000000000000000000"
	MIB_CLK_RATIO = "00000000000000000000000000000001"
	OPEN_BANK_NUM = "00000000000000000000000000000100"
	RMW_IDLE = "001"
	RMW_READ = "011"
	RMW_READ_WAIT = "100"
	RMW_WRITE = "101"
	RMW_WRITE_WAIT = "010"
	ROW_RANGE_END = "00000000000000000000000000011001"
	ROW_RANGE_START = "00000000000000000000000000001101"
	ROW_WIDTH = "00000000000000000000000000001101"
	TCQ = "00000000000000000000000001100100"
	TRAS = "00000000000000001001110001000000"
	TRAS_COUNT = "00000000000000000000000000001000"
	TRAS_CYC = 8
	TRCD = "00000000000000000011101010011000"
	TRCD_CK = 3
	TRCD_COUNT = "00000000000000000000000000000011"
	TRCD_CYC = 3
	TREFI_COUNT = "00000000000000000000001100001011"
	TREFI_NS = "00000000000000000000111100111100"
	TRFC = "00000000000000010010010011111000"
	TRFC_COUNT = "00000000000000000000000000001111"
	TRFC_CYC = 15
	TRP = "00000000000000000011101010011000"
	TRP_COUNT = "00000000000000000000000000000100"
	TRP_CYC = 4
	TRTP = "00000000000000000001110101001100"
	TRTP_COUNT = "00000000000000000000000000000010"
	TRTP_CYC = 2
	TRTP_TMP_MIN = 2
	TRTW_COUNT = "00000000000000000000000000000101"
	TRTW_CYC = 5
	TWR = "00000000000000000011101010011000"
	TWR_CK = 3
	TWR_COUNT = "00000000000000000000000000001000"
	TWR_CYC = 8
	TWTR = "00000000000000000001110101001100"
	TWTR_COUNT = "00000000000000000000000000000111"
	TWTR_CYC = 7
	TWTR_TMP_MIN = 2
	WR_LAT = 3

Analyzing hierarchy for module <phy_write> in library <ppc440mc_ddr2_v3_00_a> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000100"
	CS_NUM = "00000000000000000000000000000001"
	DDR1 = "00000000000000000000000000000000"
	DDR2 = "00000000000000000000000000000001"
	DDR3 = "00000000000000000000000000000010"
	DDR_TYPE = "00000000000000000000000000000001"
	DQ_WIDTH = "00000000000000000000000001000000"
	ECC_ENABLE = "00000000000000000000000000000000"
	MASK_WIDTH = "00000000000000000000000000001000"
	ODT_TYPE = "00000000000000000000000000000001"
	ODT_WR_LATENCY = "00000000000000000000000000000011"
	REG_ENABLE = "00000000000000000000000000000000"
	TCQ = "00000000000000000000000001100100"
	WR_LATENCY = "00000000000000000000000000000011"

Analyzing hierarchy for module <phy_io> in library <ppc440mc_ddr2_v3_00_a> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000100"
	CLK_PERIOD = "00000000000000000001001110001000"
	CLK_WIDTH = "00000000000000000000000000000010"
	DDR_TYPE = "00000000000000000000000000000001"
	DEBUG_EN = "00000000000000000000000000000000"
	DM_TO_BYTE_RATIO = "00000000000000000000000000000001"
	DM_WIDTH = "00000000000000000000000000001000"
	DQS_BITS = "00000000000000000000000000000011"
	DQS_WIDTH = "00000000000000000000000000001000"
	DQ_BITS = "00000000000000000000000000000110"
	DQ_PER_DQS = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000001000000"
	FPGA_SPEED_GRADE = "00000000000000000000000000000001"
	IDEL_HIGH_PERF = "TRUE"
	IODELAY_GRP = "DDR2_SDRAM"
	ODT_WIDTH = "00000000000000000000000000000010"
	REG_ENABLE = "00000000000000000000000000000000"
	SIM_ONLY = "00000000000000000000000000000000"
	TCQ = "00000000000000000000000001100100"
	USE_DM_PORT = "00000000000000000000000000000001"

Analyzing hierarchy for module <phy_ctl_io> in library <ppc440mc_ddr2_v3_00_a> with parameters.
	BANK_WIDTH = "00000000000000000000000000000010"
	CKE_WIDTH = "00000000000000000000000000000001"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_NUM = "00000000000000000000000000000001"
	CS_WIDTH = "00000000000000000000000000000001"
	DDR_TYPE = "00000000000000000000000000000001"
	ODT_WIDTH = "00000000000000000000000000000010"
	ROW_WIDTH = "00000000000000000000000000001101"
	TCQ = "00000000000000000000000001100100"
	TWO_T_TIME_EN = "00000000000000000000000000000000"

Analyzing hierarchy for module <phy_init> in library <ppc440mc_ddr2_v3_00_a> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	BANK_WIDTH = "00000000000000000000000000000010"
	BURST_LEN = "00000000000000000000000000000100"
	BURST_TYPE = "00000000000000000000000000000000"
	CAS_LAT = "00000000000000000000000000000100"
	CKE_WIDTH = "00000000000000000000000000000001"
	CLK_PERIOD = "00000000000000000000101110111000"
	CNTNEXT_CMD = "1111111"
	CNTNEXT_RD = "1111"
	COL_WIDTH = "00000000000000000000000000001010"
	CS_BITS = "00000000000000000000000000000000"
	CS_BITS_FIX = "00000000000000000000000000000001"
	CS_NUM = "00000000000000000000000000000001"
	DDR1 = "00000000000000000000000000000000"
	DDR2 = "00000000000000000000000000000001"
	DDR3 = "00000000000000000000000000000010"
	DDR_TYPE = "00000000000000000000000000000001"
	DQ_WIDTH = "00000000000000000000000001000000"
	INIT_AUTO_REFRESH = "01010"
	INIT_AUTO_REFRESH_WAIT = "10000"
	INIT_CAL1_READ = "00000"
	INIT_CAL1_READ_WAIT = "10100"
	INIT_CAL1_WRITE = "00100"
	INIT_CAL1_WRITE_READ = "10011"
	INIT_CAL2_READ = "00001"
	INIT_CAL2_READ_WAIT = "10110"
	INIT_CAL2_WRITE = "00101"
	INIT_CAL2_WRITE_READ = "10101"
	INIT_CAL3_READ = "00010"
	INIT_CAL3_READ_WAIT = "11000"
	INIT_CAL3_WRITE = "00110"
	INIT_CAL3_WRITE_READ = "10111"
	INIT_CAL4_READ = "00011"
	INIT_CAL4_READ_WAIT = "11001"
	INIT_CAL4_WRITE = "11101"
	INIT_CAL4_WRITE_READ = "11110"
	INIT_CALIB_REF = "11010"
	INIT_CNTR_AR_1 = "1000"
	INIT_CNTR_AR_2 = "1001"
	INIT_CNTR_CNT_200_WAIT = "0110"
	INIT_CNTR_DEEP_MEM = "1101"
	INIT_CNTR_DONE = "1110"
	INIT_CNTR_EMR2_INIT = "0010"
	INIT_CNTR_EMR3_INIT = "0011"
	INIT_CNTR_EMR_DEF_OCD = "1011"
	INIT_CNTR_EMR_EN_DLL = "0100"
	INIT_CNTR_EMR_EXIT_OCD = "1100"
	INIT_CNTR_INIT = "0000"
	INIT_CNTR_MR_ACT_DLL = "1010"
	INIT_CNTR_MR_RST_DLL = "0101"
	INIT_CNTR_PRECH_1 = "0001"
	INIT_CNTR_PRECH_2 = "0111"
	INIT_CNT_200 = "01100"
	INIT_CNT_200_WAIT = "01101"
	INIT_DEEP_MEMORY_ST = "10001"
	INIT_DUMMY_ACTIVE = "10010"
	INIT_DUMMY_ACTIVE_WAIT = "00111"
	INIT_IDLE = "01011"
	INIT_LOAD_MODE = "01001"
	INIT_MODE_REGISTER_WAIT = "01111"
	INIT_PRECHARGE = "01000"
	INIT_PRECHARGE_WAIT = "01110"
	INIT_WAIT_DLLK_ZQINIT = "11100"
	INIT_ZQCL = "11011"
	ODT_TYPE = "00000000000000000000000000000001"
	ODT_WIDTH = "00000000000000000000000000000010"
	REDUCE_DRV = "00000000000000000000000000000000"
	REG_ENABLE = "00000000000000000000000000000000"
	ROW_WIDTH = "00000000000000000000000000001101"
	SIM_ONLY = "00000000000000000000000000000000"
	TCQ = "00000000000000000000000001100100"
	TREFI_NS = "00000000000000000000111100111100"
	TWO_T_TIME_EN = "00000000000000000000000000000000"
	TWR = "00000000000000000011101010011000"
	WR_RECOVERY = 5

Analyzing hierarchy for module <usr_rd> in library <ppc440mc_ddr2_v3_00_a> with parameters.
	APPDATA_WIDTH = 128
	DQS_WIDTH = 8
	DQ_PER_DQS = 8
	ECC_ENABLE = 0
	RDF_FIFO_NUM = "00000000000000000000000000000001"
	READ_DATA_PIPELINE = 0
	TCQ = 100

Analyzing hierarchy for module <usr_wr> in library <ppc440mc_ddr2_v3_00_a> with parameters.
	APPDATA_WIDTH = 128
	DQ_WIDTH = 64
	ECC_ENABLE = 0
	MASK_WIDTH = "00000000000000000000000000001000"
	MASK_WIDTH2 = "00000000000000000000000000010000"
	SIM_ONLY = 0
	TCQ = 100
	WDF_FIFO_NUM = "00000000000000000000000000000010"

Analyzing hierarchy for module <phy_calib> in library <ppc440mc_ddr2_v3_00_a> with parameters.
	ADDITIVE_LAT = "00000000000000000000000000000000"
	BIT_TIME_TAPS = 33
	CAL1_CALC_IDEL = "1000"
	CAL1_DEC_IDEL = "1001"
	CAL1_DONE = "1010"
	CAL1_FIND_FIRST_EDGE = "0011"
	CAL1_FIND_SECOND_EDGE = "0110"
	CAL1_FIRST_EDGE_IDEL_WAIT = "0100"
	CAL1_FOUND_FIRST_EDGE_WAIT = "0101"
	CAL1_IDLE = "0000"
	CAL1_INC_IDEL = "0010"
	CAL1_INIT = "0001"
	CAL1_SECOND_EDGE_IDEL_WAIT = "0111"
	CAL2_DEC_IDEL = "0111"
	CAL2_DONE = "1000"
	CAL2_FIND_EDGE_IDEL_WAIT_NEG = "0110"
	CAL2_FIND_EDGE_IDEL_WAIT_POS = "0100"
	CAL2_FIND_EDGE_NEG = "0101"
	CAL2_FIND_EDGE_POS = "0011"
	CAL2_IDLE = "0000"
	CAL2_INIT = "0001"
	CAL2_INIT_IDEL_WAIT = "0010"
	CAL3_DETECT = "010"
	CAL3_DONE = "100"
	CAL3_IDLE = "000"
	CAL3_INIT = "001"
	CAL3_RDEN_PIPE_CLR_WAIT = "011"
	CAL3_RDEN_SRL_DLY_DELTA = "00000000000000000000000000000110"
	CAL4_ADJ_IDEL = "110"
	CAL4_DONE = "111"
	CAL4_FIND_EDGE = "011"
	CAL4_FIND_WINDOW = "010"
	CAL4_IDEL_BIT_VAL = "00000000000000000000000000100000"
	CAL4_IDEL_WAIT = "100"
	CAL4_IDLE = "000"
	CAL4_INIT = "001"
	CAL4_RDEN_PIPE_CLR_WAIT = "101"
	CALIB_RDEN_PIPE_LEN = "00000000000000000000000000011111"
	CAS_LAT = "00000000000000000000000000000100"
	CAS_LAT_RDEN = "00000000000000000000000000000100"
	CLK_PERIOD = "00000000000000000001001110001000"
	DEBUG_EN = "00000000000000000000000000000000"
	DQS_BITS = "00000000000000000000000000000011"
	DQS_BITS_FIX = "00000000000000000000000000000011"
	DQS_WIDTH = "00000000000000000000000000001000"
	DQ_BITS = "00000000000000000000000000000110"
	DQ_IDEL_INIT = "000000"
	DQ_PER_DQS = "00000000000000000000000000001000"
	DQ_WIDTH = "00000000000000000000000001000000"
	GATE_BASE_DELAY = "00000000000000000000000000000001"
	GATE_BASE_INIT = "00000000000000000000000000000000"
	IDEL_SET_VAL = "111"
	MIN_WIN_SIZE = "00000000000000000000000000000101"
	RDEN_BASE_DELAY = "00000000000000000000000000000100"
	REG_ENABLE = "00000000000000000000000000000000"
	SIM_ONLY = "00000000000000000000000000000000"
	TCQ = "00000000000000000000000001100100"

Analyzing hierarchy for module <phy_dm_iob> in library <ppc440mc_ddr2_v3_00_a>.

Analyzing hierarchy for module <phy_dqs_iob> in library <ppc440mc_ddr2_v3_00_a> with parameters.
	DDR_TYPE = "00000000000000000000000000000001"
	DQS_NET_DELAY = 0.800000
	IDEL_HIGH_PERF = "TRUE"
	IODELAY_GRP = "DDR2_SDRAM"
	TCQ = "00000000000000000000000001100100"

Analyzing hierarchy for module <phy_dq_iob> in library <ppc440mc_ddr2_v3_00_a> with parameters.
	FPGA_SPEED_GRADE = "00000000000000000000000000000001"
	IDEL_HIGH_PERF = "TRUE"
	IODELAY_GRP = "DDR2_SDRAM"

Analyzing hierarchy for module <usr_wr_fifo> in library <ppc440mc_ddr2_v3_00_a> with parameters.
	ECC_ENABLE = 0
	SIM_ONLY = 1


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <ddr2_sdram_wrapper>.
Module <ddr2_sdram_wrapper> is correct for synthesis.
 
Analyzing module <ppc440mc_ddr2> in library <ppc440mc_ddr2_v3_00_a>.
	C_CS_BITS = 0
	C_DDR2_ADDT_LAT = 0
	C_DDR2_ODT_SETTING = 1
	C_DDR2_ODT_WIDTH = 2
	C_DDR_BAWIDTH = 2
	C_DDR_BURST_LENGTH = 4
	C_DDR_CAS_LAT = 4
	C_DDR_CAWIDTH = 10
	C_DDR_DM_WIDTH = 8
	C_DDR_DQS_WIDTH = 8
	C_DDR_DWIDTH = 64
	C_DDR_RAWIDTH = 13
	C_DDR_TRAS = 40000
	C_DDR_TRCD = 15000
	C_DDR_TREFI = 3900
	C_DDR_TRFC = 75000
	C_DDR_TRP = 15000
	C_DDR_TRTP = 7500
	C_DDR_TWR = 15000
	C_DDR_TWTR = 7500
	C_DQS_BITS = 3
	C_DQ_BITS = 6
	C_FPGA_SPEED_GRADE = 32'sb00000000000000000000000000000001
	C_IDEL_HIGH_PERF = "TRUE"
	C_INCLUDE_ECC_SUPPORT = 0
	C_IODELAY_GRP = "DDR2_SDRAM"
	C_MC_MIBCLK_PERIOD_PS = 5000
	C_MEM_BASEADDR = 0
	C_MEM_HIGHADDR = 268435455
	C_MIB_MC_CLOCK_RATIO = 1
	C_NUM_CLK_PAIRS = 2
	C_NUM_IDELAYCTRL = 3
	C_NUM_RANKS_MEM = 1
	C_READ_DATA_PIPELINE = 0
	C_REDUCE_DRV = 32'sb00000000000000000000000000000000
	C_REG_DIMM = 0
	C_SIM_ONLY = 0
	DATA_WIDTH = 32'sb00000000000000000000000010000000
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	EN_WIDTH = 32'sb00000000000000000000000000010000
Module <ppc440mc_ddr2> is correct for synthesis.
 
Analyzing module <ddr2_top> in library <ppc440mc_ddr2_v3_00_a>.
	ADDITIVE_LAT = 0
	APPDATA_WIDTH = 128
	BANK_WIDTH = 2
	BASE_ADDR = 0
	BURST_LEN = 4
	BURST_TYPE = 0
	CAS_LAT = 4
	CKE_WIDTH = 1
	CLK_PERIOD = 5000
	CLK_WIDTH = 2
	COL_WIDTH = 10
	CS_BITS = 0
	CS_WIDTH = 1
	DM_WIDTH = 8
	DQS_BITS = 3
	DQS_WIDTH = 8
	DQ_BITS = 6
	DQ_PER_DQS = 8
	DQ_WIDTH = 64
	ECC_ENABLE = 0
	EN_WIDTH = 16
	FPGA_SPEED_GRADE = 32'sb00000000000000000000000000000001
	HIGH_ADDR = 268435455
	IDEL_HIGH_PERF = "TRUE"
	IODELAY_GRP = "DDR2_SDRAM"
	MIB_CLK_RATIO = 1
	NUM_IDELAYCTRL = 3
	ODT_TYPE = 1
	ODT_WIDTH = 2
	READ_DATA_PIPELINE = 0
	REDUCE_DRV = 32'sb00000000000000000000000000000000
	REG_ENABLE = 0
	ROW_WIDTH = 13
	SIM_ONLY = 0
	TCQ = 100
	TRAS = 40000
	TRCD = 15000
	TREFI_NS = 3900
	TRFC = 75000
	TRP = 15000
	TRTP = 7500
	TWR = 15000
	TWTR = 7500
Module <ddr2_top> is correct for synthesis.
 
Analyzing module <idelay_ctrl> in library <ppc440mc_ddr2_v3_00_a>.
	IODELAY_GRP = "DDR2_SDRAM"
	NUM_IDELAYCTRL = 32'sb00000000000000000000000000000011
Module <idelay_ctrl> is correct for synthesis.
 
    Set user-defined property "IODELAY_GROUP =  DDR2_SDRAM" for instance <gen_idelayctrls.gen_idelayctrl[0].u_idelayctrl> in unit <idelay_ctrl>.
    Set user-defined property "IODELAY_GROUP =  DDR2_SDRAM" for instance <gen_idelayctrls.gen_idelayctrl[1].u_idelayctrl> in unit <idelay_ctrl>.
    Set user-defined property "IODELAY_GROUP =  DDR2_SDRAM" for instance <gen_idelayctrls.gen_idelayctrl[2].u_idelayctrl> in unit <idelay_ctrl>.
Analyzing module <clk_reset> in library <ppc440mc_ddr2_v3_00_a>.
	RST_SYNC_NUM = 32'sb00000000000000000000000000000011
	TCQ = 100
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/clk_reset.v" line 124: Delay is ignored for synthesis.
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/clk_reset.v" line 127: Delay is ignored for synthesis.
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/clk_reset.v" line 132: Delay is ignored for synthesis.
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/clk_reset.v" line 134: Delay is ignored for synthesis.
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/clk_reset.v" line 140: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <clk_reset> is correct for synthesis.
 
    Set property "max_fanout = 10" for signal <rstdiv0_sync_r>.
    Set property "max_fanout = 10" for signal <rst200_sync_r>.
    Set property "max_fanout = 10" for signal <rst0_sync_r>.
    Set property "max_fanout = 10" for signal <rst90_sync_r>.
Analyzing module <mem_if_top> in library <ppc440mc_ddr2_v3_00_a>.
	ADDITIVE_LAT = 0
	APPDATA_WIDTH = 128
	BANK_WIDTH = 2
	BASE_ADDR = 0
	BURST_LEN = 4
	BURST_TYPE = 0
	CAS_LAT = 4
	CKE_WIDTH = 1
	CLK_PERIOD = 5000
	CLK_WIDTH = 2
	COL_WIDTH = 10
	CS_BITS = 0
	CS_WIDTH = 1
	DDR2_ENABLE = 1
	DM_WIDTH = 8
	DQS_BITS = 3
	DQS_WIDTH = 8
	DQ_BITS = 6
	DQ_PER_DQS = 8
	DQ_WIDTH = 64
	ECC_ENABLE = 0
	EN_WIDTH = 16
	FPGA_SPEED_GRADE = 32'sb00000000000000000000000000000001
	HIGH_ADDR = 268435455
	IDEL_HIGH_PERF = "TRUE"
	IODELAY_GRP = "DDR2_SDRAM"
	MIB_CLK_RATIO = 1
	ODT_TYPE = 1
	ODT_WIDTH = 2
	READ_DATA_PIPELINE = 0
	REDUCE_DRV = 32'sb00000000000000000000000000000000
	REG_ENABLE = 0
	ROW_WIDTH = 13
	SIM_ONLY = 0
	TCQ = 100
	TRAS = 40000
	TRCD = 15000
	TREFI_NS = 3900
	TRFC = 75000
	TRP = 15000
	TRTP = 7500
	TWR = 15000
	TWTR = 7500
Module <mem_if_top> is correct for synthesis.
 
Analyzing module <phy_top> in library <ppc440mc_ddr2_v3_00_a>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	BURST_LEN = 32'sb00000000000000000000000000000100
	BURST_TYPE = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000100
	CKE_WIDTH = 32'sb00000000000000000000000000000001
	CLK_PERIOD = 32'sb00000000000000000001001110001000
	CLK_WIDTH = 32'sb00000000000000000000000000000010
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_NUM = 32'sb00000000000000000000000000000001
	CS_WIDTH = 32'sb00000000000000000000000000000001
	DDR_TYPE = 32'sb00000000000000000000000000000001
	DEBUG_EN = 32'sb00000000000000000000000000000000
	DM_WIDTH = 32'sb00000000000000000000000000001000
	DQS_BITS = 32'sb00000000000000000000000000000011
	DQS_WIDTH = 32'sb00000000000000000000000000001000
	DQ_BITS = 32'sb00000000000000000000000000000110
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	FPGA_SPEED_GRADE = 32'sb00000000000000000000000000000001
	IDEL_HIGH_PERF = "TRUE"
	IODELAY_GRP = "DDR2_SDRAM"
	ODT_TYPE = 32'sb00000000000000000000000000000001
	ODT_WIDTH = 32'sb00000000000000000000000000000010
	REDUCE_DRV = 32'sb00000000000000000000000000000000
	REG_ENABLE = 32'sb00000000000000000000000000000000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	SIM_ONLY = 32'sb00000000000000000000000000000000
	TCQ = 32'sb00000000000000000000000001100100
	TREFI_NS = 32'sb00000000000000000000111100111100
	TWO_T_TIME_EN = 32'sb00000000000000000000000000000000
	USE_DM_PORT = 32'sb00000000000000000000000000000001
Module <phy_top> is correct for synthesis.
 
Analyzing module <phy_write> in library <ppc440mc_ddr2_v3_00_a>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000100
	CS_NUM = 32'sb00000000000000000000000000000001
	DDR1 = 32'sb00000000000000000000000000000000
	DDR2 = 32'sb00000000000000000000000000000001
	DDR3 = 32'sb00000000000000000000000000000010
	DDR_TYPE = 32'sb00000000000000000000000000000001
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	MASK_WIDTH = 32'sb00000000000000000000000000001000
	ODT_TYPE = 32'sb00000000000000000000000000000001
	ODT_WR_LATENCY = 32'sb00000000000000000000000000000011
	REG_ENABLE = 32'sb00000000000000000000000000000000
	TCQ = 32'sb00000000000000000000000001100100
	WR_LATENCY = 32'sb00000000000000000000000000000011
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_write.v" line 197: Delay is ignored for synthesis.
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_write.v" line 200: Delay is ignored for synthesis.
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_write.v" line 201: Delay is ignored for synthesis.
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_write.v" line 205: Delay is ignored for synthesis.
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_write.v" line 278: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <phy_write> is correct for synthesis.
 
    Set property "syn_maxfan = 10" for signal <rst90_r>.
Analyzing module <phy_io> in library <ppc440mc_ddr2_v3_00_a>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000100
	CLK_PERIOD = 32'sb00000000000000000001001110001000
	CLK_WIDTH = 32'sb00000000000000000000000000000010
	DDR_TYPE = 32'sb00000000000000000000000000000001
	DEBUG_EN = 32'sb00000000000000000000000000000000
	DM_TO_BYTE_RATIO = 32'sb00000000000000000000000000000001
	DM_WIDTH = 32'sb00000000000000000000000000001000
	DQS_BITS = 32'sb00000000000000000000000000000011
	DQS_WIDTH = 32'sb00000000000000000000000000001000
	DQ_BITS = 32'sb00000000000000000000000000000110
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	FPGA_SPEED_GRADE = 32'sb00000000000000000000000000000001
	IDEL_HIGH_PERF = "TRUE"
	IODELAY_GRP = "DDR2_SDRAM"
	ODT_WIDTH = 32'sb00000000000000000000000000000010
	REG_ENABLE = 32'sb00000000000000000000000000000000
	SIM_ONLY = 32'sb00000000000000000000000000000000
	TCQ = 32'sb00000000000000000000000001100100
	USE_DM_PORT = 32'sb00000000000000000000000000000001
Module <phy_io> is correct for synthesis.
 
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_ck[0].u_oddr_ck_i> in unit <phy_io>.
    Set user-defined property "INIT =  0" for instance <gen_ck[0].u_oddr_ck_i> in unit <phy_io>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_ck[0].u_oddr_ck_i> in unit <phy_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_ck[0].u_obuf_ck_i> in unit <phy_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_ck[0].u_obuf_ck_i> in unit <phy_io>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_ck[1].u_oddr_ck_i> in unit <phy_io>.
    Set user-defined property "INIT =  0" for instance <gen_ck[1].u_oddr_ck_i> in unit <phy_io>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_ck[1].u_oddr_ck_i> in unit <phy_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_ck[1].u_obuf_ck_i> in unit <phy_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_ck[1].u_obuf_ck_i> in unit <phy_io>.
    Set user-defined property "KEEP =  TRUE" for signal <en_dqs>.
    Set property "syn_keep = 1" for signal <en_dqs>.
Analyzing module <phy_calib> in library <ppc440mc_ddr2_v3_00_a>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	BIT_TIME_TAPS = 33
	CAL1_CALC_IDEL = 4'b1000
	CAL1_DEC_IDEL = 4'b1001
	CAL1_DONE = 4'b1010
	CAL1_FIND_FIRST_EDGE = 4'b0011
	CAL1_FIND_SECOND_EDGE = 4'b0110
	CAL1_FIRST_EDGE_IDEL_WAIT = 4'b0100
	CAL1_FOUND_FIRST_EDGE_WAIT = 4'b0101
	CAL1_IDLE = 4'b0000
	CAL1_INC_IDEL = 4'b0010
	CAL1_INIT = 4'b0001
	CAL1_SECOND_EDGE_IDEL_WAIT = 4'b0111
	CAL2_DEC_IDEL = 4'b0111
	CAL2_DONE = 4'b1000
	CAL2_FIND_EDGE_IDEL_WAIT_NEG = 4'b0110
	CAL2_FIND_EDGE_IDEL_WAIT_POS = 4'b0100
	CAL2_FIND_EDGE_NEG = 4'b0101
	CAL2_FIND_EDGE_POS = 4'b0011
	CAL2_IDLE = 4'b0000
	CAL2_INIT = 4'b0001
	CAL2_INIT_IDEL_WAIT = 4'b0010
	CAL3_DETECT = 3'b010
	CAL3_DONE = 3'b100
	CAL3_IDLE = 3'b000
	CAL3_INIT = 3'b001
	CAL3_RDEN_PIPE_CLR_WAIT = 3'b011
	CAL3_RDEN_SRL_DLY_DELTA = 32'sb00000000000000000000000000000110
	CAL4_ADJ_IDEL = 3'b110
	CAL4_DONE = 3'b111
	CAL4_FIND_EDGE = 3'b011
	CAL4_FIND_WINDOW = 3'b010
	CAL4_IDEL_BIT_VAL = 32'b00000000000000000000000000100000
	CAL4_IDEL_WAIT = 3'b100
	CAL4_IDLE = 3'b000
	CAL4_INIT = 3'b001
	CAL4_RDEN_PIPE_CLR_WAIT = 3'b101
	CALIB_RDEN_PIPE_LEN = 32'sb00000000000000000000000000011111
	CAS_LAT = 32'sb00000000000000000000000000000100
	CAS_LAT_RDEN = 32'sb00000000000000000000000000000100
	CLK_PERIOD = 32'sb00000000000000000001001110001000
	DEBUG_EN = 32'sb00000000000000000000000000000000
	DQS_BITS = 32'sb00000000000000000000000000000011
	DQS_BITS_FIX = 32'sb00000000000000000000000000000011
	DQS_WIDTH = 32'sb00000000000000000000000000001000
	DQ_BITS = 32'sb00000000000000000000000000000110
	DQ_IDEL_INIT = 6'b000000
	DQ_PER_DQS = 32'sb00000000000000000000000000001000
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	GATE_BASE_DELAY = 32'sb00000000000000000000000000000001
	GATE_BASE_INIT = 32'sb00000000000000000000000000000000
	IDEL_SET_VAL = 3'b111
	MIN_WIN_SIZE = 32'sb00000000000000000000000000000101
	RDEN_BASE_DELAY = 32'sb00000000000000000000000000000100
	REG_ENABLE = 32'sb00000000000000000000000000000000
	SIM_ONLY = 32'sb00000000000000000000000000000000
	TCQ = 32'sb00000000000000000000000001100100
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_calib.v" line 518: Delay is ignored for synthesis.
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_calib.v" line 519: Delay is ignored for synthesis.
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_calib.v" line 591: Delay is ignored for synthesis.
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_calib.v" line 592: Delay is ignored for synthesis.
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_calib.v" line 593: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
"/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_calib.v" line 590: Found FullParallel Case directive in module <phy_calib>.
INFO:Xst:1433 - Contents of array <calib_rden_dly> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <calib_rden_dly> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <calib_rden_dly> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <calib_rden_dly> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <phy_calib> is correct for synthesis.
 
    Set user-defined property "INIT =  00000000" for instance <u_calib_rden_srl> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <u_calib_rden_srl_out_r> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <u_calib_rden_srl_out_r> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[0].u_ff_rd_data_sel> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rd_data_sel[0].u_ff_rd_data_sel> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[1].u_ff_rd_data_sel> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rd_data_sel[1].u_ff_rd_data_sel> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[2].u_ff_rd_data_sel> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rd_data_sel[2].u_ff_rd_data_sel> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[3].u_ff_rd_data_sel> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rd_data_sel[3].u_ff_rd_data_sel> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[4].u_ff_rd_data_sel> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rd_data_sel[4].u_ff_rd_data_sel> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[5].u_ff_rd_data_sel> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rd_data_sel[5].u_ff_rd_data_sel> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[6].u_ff_rd_data_sel> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rd_data_sel[6].u_ff_rd_data_sel> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[7].u_ff_rd_data_sel> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rd_data_sel[7].u_ff_rd_data_sel> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[0].u_ff_cal_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_cal_rden_dly[0].u_ff_cal_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[1].u_ff_cal_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_cal_rden_dly[1].u_ff_cal_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[2].u_ff_cal_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_cal_rden_dly[2].u_ff_cal_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[3].u_ff_cal_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_cal_rden_dly[3].u_ff_cal_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[4].u_ff_cal_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_cal_rden_dly[4].u_ff_cal_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[0].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[0].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[1].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[1].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[2].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[2].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[3].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[3].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[4].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[4].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[5].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[5].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[6].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[6].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[7].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[7].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[8].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[8].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[9].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[9].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[10].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[10].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[11].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[11].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[12].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[12].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[13].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[13].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[14].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[14].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[15].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[15].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[16].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[16].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[17].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[17].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[18].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[18].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[19].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[19].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[20].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[20].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[21].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[21].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[22].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[22].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[23].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[23].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[24].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[24].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[25].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[25].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[26].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[26].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[27].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[27].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[28].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[28].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[29].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[29].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[30].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[30].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[31].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[31].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[32].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[32].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[33].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[33].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[34].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[34].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[35].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[35].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[36].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[36].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[37].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[37].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[38].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[38].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[39].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_dly[39].u_ff_rden_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[0].u_rden_srl> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[0].u_calib_rden_r> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden[0].u_calib_rden_r> in unit <phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[1].u_rden_srl> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[1].u_calib_rden_r> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden[1].u_calib_rden_r> in unit <phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[2].u_rden_srl> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[2].u_calib_rden_r> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden[2].u_calib_rden_r> in unit <phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[3].u_rden_srl> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[3].u_calib_rden_r> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden[3].u_calib_rden_r> in unit <phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[4].u_rden_srl> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[4].u_calib_rden_r> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden[4].u_calib_rden_r> in unit <phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[5].u_rden_srl> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[5].u_calib_rden_r> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden[5].u_calib_rden_r> in unit <phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[6].u_rden_srl> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[6].u_calib_rden_r> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden[6].u_calib_rden_r> in unit <phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[7].u_rden_srl> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_rden[7].u_calib_rden_r> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden[7].u_calib_rden_r> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[0].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[0].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[1].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[1].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[2].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[2].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[3].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[3].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[4].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[4].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[5].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[5].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[6].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[6].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[7].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[7].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[8].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[8].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[9].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[9].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[10].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[10].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[11].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[11].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[12].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[12].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[13].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[13].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[14].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[14].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[15].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[15].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[16].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[16].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[17].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[17].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[18].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[18].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[19].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[19].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[20].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[20].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[21].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[21].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[22].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[22].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[23].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[23].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[24].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[24].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[25].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[25].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[26].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[26].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[27].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[27].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[28].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[28].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[29].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[29].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[30].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[30].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[31].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[31].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[32].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[32].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[33].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[33].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[34].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[34].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[35].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[35].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[36].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[36].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[37].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[37].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[38].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[38].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[39].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate_dly[39].u_ff_gate_dly> in unit <phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[0].u_gate_srl> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[0].u_en_dqs_ff> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[0].u_en_dqs_ff> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[1].u_gate_srl> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[1].u_en_dqs_ff> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[1].u_en_dqs_ff> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[2].u_gate_srl> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[2].u_en_dqs_ff> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[2].u_en_dqs_ff> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[3].u_gate_srl> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[3].u_en_dqs_ff> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[3].u_en_dqs_ff> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[4].u_gate_srl> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[4].u_en_dqs_ff> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[4].u_en_dqs_ff> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[5].u_gate_srl> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[5].u_en_dqs_ff> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[5].u_en_dqs_ff> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[6].u_gate_srl> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[6].u_en_dqs_ff> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[6].u_en_dqs_ff> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <phy_calib>.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[7].u_gate_srl> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[7].u_en_dqs_ff> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[7].u_en_dqs_ff> in unit <phy_calib>.
    Set user-defined property "INIT =  0" for instance <gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <phy_calib>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff> in unit <phy_calib>.
    Set user-defined property "XIL_PAR_NO_REG_ORDER =  TRUE" for signal <en_dqs> in unit <phy_calib>.
    Set user-defined property "XIL_PAR_PATH =  Q->u_iodelay_dq_ce.DATAIN" for signal <en_dqs> in unit <phy_calib>.
    Set property "syn_keep = 1" for signal <en_dqs> in unit <phy_calib>.
    Set user-defined property "KEEP =  TRUE" for signal <en_dqs> in unit <phy_calib> (previous value was "KEEP soft").
Analyzing module <phy_dm_iob> in library <ppc440mc_ddr2_v3_00_a>.
Module <phy_dm_iob> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <u_dm_ce> in unit <phy_dm_iob>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <u_dm_ce> in unit <phy_dm_iob>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <u_oddr_dm> in unit <phy_dm_iob>.
    Set user-defined property "INIT =  0" for instance <u_oddr_dm> in unit <phy_dm_iob>.
    Set user-defined property "SRTYPE =  SYNC" for instance <u_oddr_dm> in unit <phy_dm_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <u_obuf_dm> in unit <phy_dm_iob>.
    Set user-defined property "DRIVE =  12" for instance <u_obuf_dm> in unit <phy_dm_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <u_obuf_dm> in unit <phy_dm_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <u_obuf_dm> in unit <phy_dm_iob>.
Analyzing module <phy_dqs_iob> in library <ppc440mc_ddr2_v3_00_a>.
	DDR_TYPE = 32'sb00000000000000000000000000000001
	DQS_NET_DELAY = 0.800000
	IDEL_HIGH_PERF = "TRUE"
	IODELAY_GRP = "DDR2_SDRAM"
	TCQ = 32'sb00000000000000000000000001100100
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_dqs_iob.v" line 214: Delay is ignored for synthesis.
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_dqs_iob.v" line 156: Delay is ignored for synthesis.
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_dqs_iob.v" line 157: Delay is ignored for synthesis.
Module <phy_dqs_iob> is correct for synthesis.
 
    Set user-defined property "DELAY_SRC =  I" for instance <u_idelay_dqs> in unit <phy_dqs_iob>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <u_idelay_dqs> in unit <phy_dqs_iob>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <u_idelay_dqs> in unit <phy_dqs_iob>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <u_idelay_dqs> in unit <phy_dqs_iob>.
    Set user-defined property "IODELAY_GROUP =  DDR2_SDRAM" for instance <u_idelay_dqs> in unit <phy_dqs_iob>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <u_idelay_dqs> in unit <phy_dqs_iob>.
    Set user-defined property "REFCLK_FREQUENCY =  200.000000" for instance <u_idelay_dqs> in unit <phy_dqs_iob>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <u_idelay_dqs> in unit <phy_dqs_iob>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <u_iodelay_dq_ce> in unit <phy_dqs_iob>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <u_iodelay_dq_ce> in unit <phy_dqs_iob>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <u_iodelay_dq_ce> in unit <phy_dqs_iob>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <u_iodelay_dq_ce> in unit <phy_dqs_iob>.
    Set user-defined property "IODELAY_GROUP =  DDR2_SDRAM" for instance <u_iodelay_dq_ce> in unit <phy_dqs_iob>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <u_iodelay_dq_ce> in unit <phy_dqs_iob>.
    Set user-defined property "REFCLK_FREQUENCY =  200.000000" for instance <u_iodelay_dq_ce> in unit <phy_dqs_iob>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <u_iodelay_dq_ce> in unit <phy_dqs_iob>.
    Set user-defined property "INIT =  0" for instance <u_iddr_dq_ce> in unit <phy_dqs_iob>.
    Set user-defined property "IOB =  FORCE" for instance <u_iddr_dq_ce> in unit <phy_dqs_iob>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <u_iddr_dq_ce> in unit <phy_dqs_iob>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <u_oddr_dqs> in unit <phy_dqs_iob>.
    Set user-defined property "INIT =  0" for instance <u_oddr_dqs> in unit <phy_dqs_iob>.
    Set user-defined property "SRTYPE =  SYNC" for instance <u_oddr_dqs> in unit <phy_dqs_iob>.
    Set user-defined property "INIT =  1" for instance <u_tri_state_dqs> in unit <phy_dqs_iob>.
    Set user-defined property "IOB =  FORCE" for instance <u_tri_state_dqs> in unit <phy_dqs_iob>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <u_tri_state_dqs> in unit <phy_dqs_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_dqs_iob_ddr2.u_iobuf_dqs> in unit <phy_dqs_iob>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <gen_dqs_iob_ddr2.u_iobuf_dqs> in unit <phy_dqs_iob>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_dqs_iob_ddr2.u_iobuf_dqs> in unit <phy_dqs_iob>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_dqs_iob_ddr2.u_iobuf_dqs> in unit <phy_dqs_iob>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_dqs_iob_ddr2.u_iobuf_dqs> in unit <phy_dqs_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_dqs_iob_ddr2.u_iobuf_dqs> in unit <phy_dqs_iob>.
    Set property "syn_keep = 1" for signal <en_dqs_sync>.
    Set property "syn_preserve = 1" for signal <dqs_rst_n_r>.
    Set user-defined property "KEEP =  true" for signal <dqs_rst_n_r>.
Analyzing module <phy_dq_iob> in library <ppc440mc_ddr2_v3_00_a>.
	FPGA_SPEED_GRADE = 32'sb00000000000000000000000000000001
	IDEL_HIGH_PERF = "TRUE"
	IODELAY_GRP = "DDR2_SDRAM"
Module <phy_dq_iob> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <u_iobuf_dq> in unit <phy_dq_iob>.
    Set user-defined property "DRIVE =  12" for instance <u_iobuf_dq> in unit <phy_dq_iob>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <u_iobuf_dq> in unit <phy_dq_iob>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <u_iobuf_dq> in unit <phy_dq_iob>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <u_iobuf_dq> in unit <phy_dq_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <u_iobuf_dq> in unit <phy_dq_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <u_iobuf_dq> in unit <phy_dq_iob>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <u_oddr_dq> in unit <phy_dq_iob>.
    Set user-defined property "INIT =  0" for instance <u_oddr_dq> in unit <phy_dq_iob>.
    Set user-defined property "SRTYPE =  SYNC" for instance <u_oddr_dq> in unit <phy_dq_iob>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <u_tri_state_dq> in unit <phy_dq_iob>.
    Set user-defined property "INIT =  0" for instance <u_tri_state_dq> in unit <phy_dq_iob>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <u_tri_state_dq> in unit <phy_dq_iob>.
    Set user-defined property "DELAY_SRC =  I" for instance <u_idelay_dq> in unit <phy_dq_iob>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <u_idelay_dq> in unit <phy_dq_iob>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <u_idelay_dq> in unit <phy_dq_iob>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <u_idelay_dq> in unit <phy_dq_iob>.
    Set user-defined property "IODELAY_GROUP =  DDR2_SDRAM" for instance <u_idelay_dq> in unit <phy_dq_iob>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <u_idelay_dq> in unit <phy_dq_iob>.
    Set user-defined property "REFCLK_FREQUENCY =  200.000000" for instance <u_idelay_dq> in unit <phy_dq_iob>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <u_idelay_dq> in unit <phy_dq_iob>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <gen_stg2_sg1.u_iddr_dq> in unit <phy_dq_iob>.
    Set user-defined property "INIT_Q1 =  0" for instance <gen_stg2_sg1.u_iddr_dq> in unit <phy_dq_iob>.
    Set user-defined property "INIT_Q2 =  0" for instance <gen_stg2_sg1.u_iddr_dq> in unit <phy_dq_iob>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_stg2_sg1.u_iddr_dq> in unit <phy_dq_iob>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_sg1.u_ff_stg2a_fall> in unit <phy_dq_iob>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_stg2_sg1.u_ff_stg2a_fall> in unit <phy_dq_iob>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_sg1.u_ff_stg2a_rise> in unit <phy_dq_iob>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_stg2_sg1.u_ff_stg2a_rise> in unit <phy_dq_iob>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_sg1.u_ff_stg3b_fall> in unit <phy_dq_iob>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_stg2_sg1.u_ff_stg3b_fall> in unit <phy_dq_iob>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_sg1.u_ff_stg3b_rise> in unit <phy_dq_iob>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_stg2_sg1.u_ff_stg3b_rise> in unit <phy_dq_iob>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_sg1.u_ff_stg2b_fall> in unit <phy_dq_iob>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_stg2_sg1.u_ff_stg2b_fall> in unit <phy_dq_iob>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_sg1.u_ff_stg2b_rise> in unit <phy_dq_iob>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_stg2_sg1.u_ff_stg2b_rise> in unit <phy_dq_iob>.
    Set user-defined property "XIL_PAR_DELAY =  0 ps" for signal <stg2b_out_rise>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg2b_out_rise>.
    Set property "syn_keep = 1" for signal <stg2b_out_rise>.
    Set user-defined property "KEEP =  TRUE" for signal <stg2b_out_rise> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  0 ps" for signal <stg2b_out_fall>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg2b_out_fall>.
    Set property "syn_keep = 1" for signal <stg2b_out_fall>.
    Set user-defined property "KEEP =  TRUE" for signal <stg2b_out_fall> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  650 ps" for signal <stg1_out_rise_sg1>.
    Set user-defined property "XIL_PAR_SKEW =  70 ps" for signal <stg1_out_rise_sg1>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg1_out_rise_sg1>.
    Set property "syn_keep = 1" for signal <stg1_out_rise_sg1>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_sg1> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  575 ps" for signal <stg1_out_rise_sg2>.
    Set user-defined property "XIL_PAR_SKEW =  65 ps" for signal <stg1_out_rise_sg2>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg1_out_rise_sg2>.
    Set property "syn_keep = 1" for signal <stg1_out_rise_sg2>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_sg2> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  515 ps" for signal <stg1_out_rise_sg3>.
    Set user-defined property "XIL_PAR_SKEW =  55 ps" for signal <stg1_out_rise_sg3>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg1_out_rise_sg3>.
    Set property "syn_keep = 1" for signal <stg1_out_rise_sg3>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_sg3> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  650 ps" for signal <stg1_out_fall_sg1>.
    Set user-defined property "XIL_PAR_SKEW =  70 ps" for signal <stg1_out_fall_sg1>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg1_out_fall_sg1>.
    Set property "syn_keep = 1" for signal <stg1_out_fall_sg1>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_sg1> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  575 ps" for signal <stg1_out_fall_sg2>.
    Set user-defined property "XIL_PAR_SKEW =  65 ps" for signal <stg1_out_fall_sg2>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg1_out_fall_sg2>.
    Set property "syn_keep = 1" for signal <stg1_out_fall_sg2>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_sg2> (previous value was "KEEP soft").
    Set user-defined property "XIL_PAR_DELAY =  515 ps" for signal <stg1_out_fall_sg3>.
    Set user-defined property "XIL_PAR_SKEW =  55 ps" for signal <stg1_out_fall_sg3>.
    Set user-defined property "XIL_PAR_IP_NAME =  MIG" for signal <stg1_out_fall_sg3>.
    Set property "syn_keep = 1" for signal <stg1_out_fall_sg3>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_sg3> (previous value was "KEEP soft").
Analyzing module <phy_ctl_io> in library <ppc440mc_ddr2_v3_00_a>.
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	CKE_WIDTH = 32'sb00000000000000000000000000000001
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_NUM = 32'sb00000000000000000000000000000001
	CS_WIDTH = 32'sb00000000000000000000000000000001
	DDR_TYPE = 32'sb00000000000000000000000000000001
	ODT_WIDTH = 32'sb00000000000000000000000000000010
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	TCQ = 32'sb00000000000000000000000001100100
	TWO_T_TIME_EN = 32'sb00000000000000000000000000000000
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_ctl_io.v" line 168: Delay is ignored for synthesis.
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_ctl_io.v" line 169: Delay is ignored for synthesis.
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_ctl_io.v" line 170: Delay is ignored for synthesis.
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_ctl_io.v" line 171: Delay is ignored for synthesis.
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_ctl_io.v" line 172: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <phy_ctl_io> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <u_ff_ras_n> in unit <phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <u_ff_ras_n> in unit <phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <u_ff_ras_n> in unit <phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <u_ff_cas_n> in unit <phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <u_ff_cas_n> in unit <phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <u_ff_cas_n> in unit <phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <u_ff_we_n> in unit <phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <u_ff_we_n> in unit <phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <u_ff_we_n> in unit <phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_odt_ddr2.gen_odt[0].u_ff_odt> in unit <phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_odt_ddr2.gen_odt[0].u_ff_odt> in unit <phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_odt_ddr2.gen_odt[0].u_ff_odt> in unit <phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_odt_ddr2.gen_odt[1].u_ff_odt> in unit <phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_odt_ddr2.gen_odt[1].u_ff_odt> in unit <phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_odt_ddr2.gen_odt[1].u_ff_odt> in unit <phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_cke[0].u_ff_cke> in unit <phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_cke[0].u_ff_cke> in unit <phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_cke[0].u_ff_cke> in unit <phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_cs_n[0]..u_ff_cs_n> in unit <phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_cs_n[0]..u_ff_cs_n> in unit <phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_cs_n[0]..u_ff_cs_n> in unit <phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[0].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[0].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[0].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[1].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[1].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[1].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[2].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[2].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[2].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[3].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[3].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[3].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[4].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[4].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[4].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[5].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[5].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[5].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[6].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[6].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[6].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[7].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[7].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[7].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[8].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[8].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[8].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[9].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[9].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[9].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[10].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[10].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[10].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[11].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[11].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[11].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_addr[12].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[12].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[12].u_ff_addr> in unit <phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_ba[0].u_ff_ba> in unit <phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_ba[0].u_ff_ba> in unit <phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_ba[0].u_ff_ba> in unit <phy_ctl_io>.
    Set user-defined property "INIT =  0" for instance <gen_ba[1].u_ff_ba> in unit <phy_ctl_io>.
    Set user-defined property "IOB =  FORCE" for instance <gen_ba[1].u_ff_ba> in unit <phy_ctl_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_ba[1].u_ff_ba> in unit <phy_ctl_io>.
Analyzing module <phy_init> in library <ppc440mc_ddr2_v3_00_a>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	BURST_LEN = 32'sb00000000000000000000000000000100
	BURST_TYPE = 32'sb00000000000000000000000000000000
	CAS_LAT = 32'sb00000000000000000000000000000100
	CKE_WIDTH = 32'sb00000000000000000000000000000001
	CLK_PERIOD = 32'sb00000000000000000000101110111000
	CNTNEXT_CMD = 7'b1111111
	CNTNEXT_RD = 4'b1111
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000000
	CS_BITS_FIX = 32'sb00000000000000000000000000000001
	CS_NUM = 32'sb00000000000000000000000000000001
	DDR1 = 32'sb00000000000000000000000000000000
	DDR2 = 32'sb00000000000000000000000000000001
	DDR3 = 32'sb00000000000000000000000000000010
	DDR_TYPE = 32'sb00000000000000000000000000000001
	DQ_WIDTH = 32'sb00000000000000000000000001000000
	INIT_AUTO_REFRESH = 5'b01010
	INIT_AUTO_REFRESH_WAIT = 5'b10000
	INIT_CAL1_READ = 5'b00000
	INIT_CAL1_READ_WAIT = 5'b10100
	INIT_CAL1_WRITE = 5'b00100
	INIT_CAL1_WRITE_READ = 5'b10011
	INIT_CAL2_READ = 5'b00001
	INIT_CAL2_READ_WAIT = 5'b10110
	INIT_CAL2_WRITE = 5'b00101
	INIT_CAL2_WRITE_READ = 5'b10101
	INIT_CAL3_READ = 5'b00010
	INIT_CAL3_READ_WAIT = 5'b11000
	INIT_CAL3_WRITE = 5'b00110
	INIT_CAL3_WRITE_READ = 5'b10111
	INIT_CAL4_READ = 5'b00011
	INIT_CAL4_READ_WAIT = 5'b11001
	INIT_CAL4_WRITE = 5'b11101
	INIT_CAL4_WRITE_READ = 5'b11110
	INIT_CALIB_REF = 5'b11010
	INIT_CNTR_AR_1 = 4'b1000
	INIT_CNTR_AR_2 = 4'b1001
	INIT_CNTR_CNT_200_WAIT = 4'b0110
	INIT_CNTR_DEEP_MEM = 4'b1101
	INIT_CNTR_DONE = 4'b1110
	INIT_CNTR_EMR2_INIT = 4'b0010
	INIT_CNTR_EMR3_INIT = 4'b0011
	INIT_CNTR_EMR_DEF_OCD = 4'b1011
	INIT_CNTR_EMR_EN_DLL = 4'b0100
	INIT_CNTR_EMR_EXIT_OCD = 4'b1100
	INIT_CNTR_INIT = 4'b0000
	INIT_CNTR_MR_ACT_DLL = 4'b1010
	INIT_CNTR_MR_RST_DLL = 4'b0101
	INIT_CNTR_PRECH_1 = 4'b0001
	INIT_CNTR_PRECH_2 = 4'b0111
	INIT_CNT_200 = 5'b01100
	INIT_CNT_200_WAIT = 5'b01101
	INIT_DEEP_MEMORY_ST = 5'b10001
	INIT_DUMMY_ACTIVE = 5'b10010
	INIT_DUMMY_ACTIVE_WAIT = 5'b00111
	INIT_IDLE = 5'b01011
	INIT_LOAD_MODE = 5'b01001
	INIT_MODE_REGISTER_WAIT = 5'b01111
	INIT_PRECHARGE = 5'b01000
	INIT_PRECHARGE_WAIT = 5'b01110
	INIT_WAIT_DLLK_ZQINIT = 5'b11100
	INIT_ZQCL = 5'b11011
	ODT_TYPE = 32'sb00000000000000000000000000000001
	ODT_WIDTH = 32'sb00000000000000000000000000000010
	REDUCE_DRV = 32'sb00000000000000000000000000000000
	REG_ENABLE = 32'sb00000000000000000000000000000000
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	SIM_ONLY = 32'sb00000000000000000000000000000000
	TCQ = 32'sb00000000000000000000000001100100
	TREFI_NS = 32'sb00000000000000000000111100111100
	TWO_T_TIME_EN = 32'sb00000000000000000000000000000000
	TWR = 32'sb00000000000000000011101010011000
	WR_RECOVERY = 5
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_init.v" line 487: Delay is ignored for synthesis.
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_init.v" line 488: Delay is ignored for synthesis.
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_init.v" line 489: Delay is ignored for synthesis.
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_init.v" line 491: Delay is ignored for synthesis.
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_init.v" line 492: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
"/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_init.v" line 861: Found Parallel Case directive in module <phy_init>.
"/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_init.v" line 858: Found FullParallel Case directive in module <phy_init>.
Module <phy_init> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <u_ff_phy_init_data_sel> in unit <phy_init>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <u_ff_phy_init_data_sel> in unit <phy_init>.
Analyzing module <usr_top> in library <ppc440mc_ddr2_v3_00_a>.
	APPDATA_WIDTH = 128
	BANK_WIDTH = 2
	COL_WIDTH = 10
	CS_BITS = 0
	DQS_WIDTH = 8
	DQ_PER_DQS = 8
	DQ_WIDTH = 64
	ECC_ENABLE = 0
	EN_WIDTH = 16
	READ_DATA_PIPELINE = 0
	ROW_WIDTH = 13
	SIM_ONLY = 0
	TCQ = 100
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/usr_top.v" line 189: Delay is ignored for synthesis.
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/usr_top.v" line 193: Delay is ignored for synthesis.
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/usr_top.v" line 197: Delay is ignored for synthesis.
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/usr_top.v" line 198: Delay is ignored for synthesis.
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/usr_top.v" line 202: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <usr_top> is correct for synthesis.
 
Analyzing module <usr_rd> in library <ppc440mc_ddr2_v3_00_a>.
	APPDATA_WIDTH = 128
	DQS_WIDTH = 8
	DQ_PER_DQS = 8
	ECC_ENABLE = 0
	RDF_FIFO_NUM = 32'sb00000000000000000000000000000001
	READ_DATA_PIPELINE = 0
	TCQ = 100
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/usr_rd.v" line 141: Delay is ignored for synthesis.
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/usr_rd.v" line 142: Delay is ignored for synthesis.
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/usr_rd.v" line 143: Delay is ignored for synthesis.
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/usr_rd.v" line 144: Delay is ignored for synthesis.
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/usr_rd.v" line 145: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <usr_rd> is correct for synthesis.
 
    Set user-defined property "DOA_REG =  1" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "DOB_REG =  1" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INITP_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INITP_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INITP_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INITP_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INITP_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INITP_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INITP_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INITP_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_40 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_41 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_42 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_43 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_44 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_45 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_46 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_47 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_48 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_49 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_4A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_4B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_4C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_4D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_4E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_4F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_50 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_51 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_52 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_53 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_54 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_55 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_56 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_57 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_58 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_59 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_5A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_5B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_5C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_5D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_5E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_5F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_60 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_61 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_62 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_63 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_64 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_65 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_66 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_67 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_68 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_69 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_6A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_6B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_6C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_6D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_6E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_6F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_70 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_71 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_72 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_73 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_74 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_75 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_76 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_77 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_78 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_79 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_7A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_7B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_7C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_7D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_7E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_7F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_A =  000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_B =  000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "INIT_FILE =  NONE" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "RAM_EXTENSION_A =  NONE" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "RAM_EXTENSION_B =  NONE" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "READ_WIDTH_A =  36" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "READ_WIDTH_B =  36" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "SRVAL_A =  000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "SRVAL_B =  000000000" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "WRITE_WIDTH_A =  36" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "WRITE_WIDTH_B =  36" for instance <.gen_rdf[0].u_rdf> in unit <usr_rd>.
    Set user-defined property "DOA_REG =  1" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "DOB_REG =  1" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INITP_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INITP_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INITP_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INITP_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INITP_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INITP_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INITP_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INITP_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_40 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_41 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_42 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_43 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_44 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_45 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_46 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_47 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_48 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_49 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_4A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_4B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_4C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_4D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_4E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_4F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_50 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_51 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_52 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_53 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_54 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_55 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_56 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_57 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_58 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_59 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_5A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_5B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_5C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_5D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_5E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_5F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_60 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_61 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_62 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_63 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_64 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_65 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_66 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_67 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_68 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_69 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_6A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_6B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_6C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_6D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_6E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_6F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_70 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_71 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_72 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_73 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_74 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_75 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_76 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_77 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_78 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_79 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_7A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_7B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_7C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_7D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_7E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_7F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_A =  000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_B =  000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT_FILE =  NONE" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "RAM_EXTENSION_A =  NONE" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "RAM_EXTENSION_B =  NONE" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "READ_WIDTH_A =  36" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "READ_WIDTH_B =  36" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "SRVAL_A =  000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "SRVAL_B =  000000000" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "WRITE_WIDTH_A =  36" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "WRITE_WIDTH_B =  36" for instance <.gen_rdf[0].u_rdf1> in unit <usr_rd>.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[0].u_ff_rden_sel_mux> in unit <usr_rd>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_sel_mux[0].u_ff_rden_sel_mux> in unit <usr_rd>.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[1].u_ff_rden_sel_mux> in unit <usr_rd>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_sel_mux[1].u_ff_rden_sel_mux> in unit <usr_rd>.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[2].u_ff_rden_sel_mux> in unit <usr_rd>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_sel_mux[2].u_ff_rden_sel_mux> in unit <usr_rd>.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[3].u_ff_rden_sel_mux> in unit <usr_rd>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_sel_mux[3].u_ff_rden_sel_mux> in unit <usr_rd>.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[4].u_ff_rden_sel_mux> in unit <usr_rd>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_sel_mux[4].u_ff_rden_sel_mux> in unit <usr_rd>.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[5].u_ff_rden_sel_mux> in unit <usr_rd>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_sel_mux[5].u_ff_rden_sel_mux> in unit <usr_rd>.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[6].u_ff_rden_sel_mux> in unit <usr_rd>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_sel_mux[6].u_ff_rden_sel_mux> in unit <usr_rd>.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[7].u_ff_rden_sel_mux> in unit <usr_rd>.
    Set user-defined property "SYN_PRESERVE =  1" for instance <gen_rden_sel_mux[7].u_ff_rden_sel_mux> in unit <usr_rd>.
Analyzing module <usr_wr> in library <ppc440mc_ddr2_v3_00_a>.
	APPDATA_WIDTH = 128
	DQ_WIDTH = 64
	ECC_ENABLE = 0
	MASK_WIDTH = 32'sb00000000000000000000000000001000
	MASK_WIDTH2 = 32'sb00000000000000000000000000010000
	SIM_ONLY = 0
	TCQ = 100
	WDF_FIFO_NUM = 32'sb00000000000000000000000000000010
Module <usr_wr> is correct for synthesis.
 
Analyzing module <usr_wr_fifo> in library <ppc440mc_ddr2_v3_00_a>.
	ECC_ENABLE = 0
	SIM_ONLY = 1
Module <usr_wr_fifo> is correct for synthesis.
 
    Set user-defined property "ALMOST_EMPTY_OFFSET =  007" for instance <.u_wdf> in unit <usr_wr_fifo>.
    Set user-defined property "ALMOST_FULL_OFFSET =  00F" for instance <.u_wdf> in unit <usr_wr_fifo>.
    Set user-defined property "DO_REG =  1" for instance <.u_wdf> in unit <usr_wr_fifo>.
    Set user-defined property "EN_ECC_READ =  FALSE" for instance <.u_wdf> in unit <usr_wr_fifo>.
    Set user-defined property "EN_ECC_WRITE =  FALSE" for instance <.u_wdf> in unit <usr_wr_fifo>.
    Set user-defined property "EN_SYN =  FALSE" for instance <.u_wdf> in unit <usr_wr_fifo>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  TRUE" for instance <.u_wdf> in unit <usr_wr_fifo>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <.u_wdf> in unit <usr_wr_fifo>.
Analyzing module <u_ctrl> in library <ppc440mc_ddr2_v3_00_a>.
	ADDITIVE_LAT = 32'sb00000000000000000000000000000000
	ADDR_OFFSET = 32'sb00000000000000000000000000000011
	BANK_RANGE_END = 32'sb00000000000000000000000000011011
	BANK_RANGE_START = 32'sb00000000000000000000000000011010
	BANK_WIDTH = 32'sb00000000000000000000000000000010
	BURST_LEN = 32'sb00000000000000000000000000000100
	BURST_LEN_DIV2 = 32'sb00000000000000000000000000000010
	CAS_LAT = 32'sb00000000000000000000000000000100
	CAS_LAT_RD = 4
	CLK_PERIOD = 32'sb00000000000000000001001110001000
	CMP_BANK_RANGE_END = 32'sb00000000000000000000000000001110
	CMP_BANK_RANGE_START = 32'sb00000000000000000000000000001101
	CMP_CS_RANGE_END = 32'sb00000000000000000000000000001110
	CMP_CS_RANGE_START = 32'sb00000000000000000000000000001111
	CMP_ROW_RANGE_END = 32'sb00000000000000000000000000001100
	CMP_ROW_RANGE_START = 32'sb00000000000000000000000000000000
	CMP_WIDTH = 32'sb00000000000000000000000000001111
	COL_RANGE_END = 32'sb00000000000000000000000000001100
	COL_RANGE_START = 32'sb00000000000000000000000000000011
	COL_WIDTH = 32'sb00000000000000000000000000001010
	CS_BITS = 32'sb00000000000000000000000000000000
	CS_NUM = 1'b1
	CS_RANGE_END = 32'sb00000000000000000000000000011011
	CS_RANGE_START = 32'sb00000000000000000000000000011100
	CTRL_ACTIVE = 5'b00000
	CTRL_ACTIVE_WAIT = 5'b01001
	CTRL_AUTO_REFRESH = 5'b00010
	CTRL_AUTO_REFRESH_WAIT = 5'b01000
	CTRL_BURST_READ = 5'b00011
	CTRL_BURST_WRITE = 5'b00100
	CTRL_COMMAND_WAIT = 5'b01100
	CTRL_IDLE = 5'b00101
	CTRL_PRECHARGE = 5'b00001
	CTRL_PRECHARGE_WAIT = 5'b00110
	CTRL_PRECHARGE_WAIT1 = 5'b00111
	CTRL_READ_BANK_CONF = 5'b01110
	CTRL_READ_WAIT = 5'b01010
	CTRL_WRITE_BANK_CONF = 5'b01101
	CTRL_WRITE_WAIT = 5'b01011
	DQS_BITS = 32'sb00000000000000000000000000000011
	DQ_WIDTH = 32'sb00000000000000000000000000010000
	ECC_ENABLE = 32'sb00000000000000000000000000000000
	MIB_CLK_RATIO = 32'sb00000000000000000000000000000001
	OPEN_BANK_NUM = 32'sb00000000000000000000000000000100
	RMW_IDLE = 3'b001
	RMW_READ = 3'b011
	RMW_READ_WAIT = 3'b100
	RMW_WRITE = 3'b101
	RMW_WRITE_WAIT = 3'b010
	ROW_RANGE_END = 32'sb00000000000000000000000000011001
	ROW_RANGE_START = 32'sb00000000000000000000000000001101
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	TCQ = 32'sb00000000000000000000000001100100
	TRAS = 32'sb00000000000000001001110001000000
	TRAS_COUNT = 32'sb00000000000000000000000000001000
	TRAS_CYC = 8
	TRCD = 32'sb00000000000000000011101010011000
	TRCD_CK = 3
	TRCD_COUNT = 32'sb00000000000000000000000000000011
	TRCD_CYC = 3
	TREFI_COUNT = 32'sb00000000000000000000001100001011
	TREFI_NS = 32'sb00000000000000000000111100111100
	TRFC = 32'sb00000000000000010010010011111000
	TRFC_COUNT = 32'sb00000000000000000000000000001111
	TRFC_CYC = 15
	TRP = 32'sb00000000000000000011101010011000
	TRP_COUNT = 32'sb00000000000000000000000000000100
	TRP_CYC = 4
	TRTP = 32'sb00000000000000000001110101001100
	TRTP_COUNT = 32'sb00000000000000000000000000000010
	TRTP_CYC = 2
	TRTP_TMP_MIN = 2
	TRTW_COUNT = 32'sb00000000000000000000000000000101
	TRTW_CYC = 5
	TWR = 32'sb00000000000000000011101010011000
	TWR_CK = 3
	TWR_COUNT = 32'sb00000000000000000000000000001000
	TWR_CYC = 8
	TWTR = 32'sb00000000000000000001110101001100
	TWTR_COUNT = 32'sb00000000000000000000000000000111
	TWTR_CYC = 7
	TWTR_TMP_MIN = 2
	WR_LAT = 3
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/ctrl.v" line 379: Delay is ignored for synthesis.
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/ctrl.v" line 383: Delay is ignored for synthesis.
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/ctrl.v" line 392: Delay is ignored for synthesis.
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/ctrl.v" line 393: Delay is ignored for synthesis.
WARNING:Xst:916 - "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/ctrl.v" line 394: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <u_ctrl> is correct for synthesis.
 
    Set user-defined property "INIT =  00000000" for instance <rmw_done_srl> in unit <u_ctrl>.
    Set property "syn_maxfan = 1" for signal <bank_cmp_addr_r>.
    Set property "syn_maxfan = 1" for signal <wr_flag_r>.
    Set property "syn_maxfan = 1" for signal <rd_flag_r>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <phy_calib> has a constant value of 1000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <calib_err<0>> in unit <phy_calib> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <calib_err<1>> in unit <phy_calib> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mi_mc_wr_r> in unit <u_ctrl> has a constant value of X during circuit operation. The register is replaced by logic.

Synthesizing Unit <clk_reset>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/clk_reset.v".
    Found 3-bit register for signal <rst0_sync_r>.
    Found 3-bit register for signal <rst200_sync_r>.
    Found 3-bit register for signal <rst90_sync_r>.
    Found 1-bit register for signal <rstdiv0_sync_r<0>>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <clk_reset> synthesized.


Synthesizing Unit <phy_write>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_write.v".
WARNING:Xst:647 - Input <rmw_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <wr_stages<10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wdf_mask_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_mod_wr_270r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ctrl_wren_r> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ctrl_rmw_data_sel_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <dqs_oe_n>.
    Found 2-bit register for signal <dq_oe_n>.
    Found 1-bit register for signal <dm_ce>.
    Found 1-bit register for signal <dqs_rst_n>.
    Found 1-bit register for signal <calib_rden_90_r>.
    Found 1-bit register for signal <dm_ce_r>.
    Found 2-bit register for signal <dq_oe_270>.
    Found 2-bit register for signal <dq_oe_n_90_r1>.
    Found 1-bit register for signal <dqs_oe_270>.
    Found 1-bit register for signal <dqs_oe_n_180_r1>.
    Found 1-bit register for signal <dqs_rst_270>.
    Found 1-bit register for signal <dqs_rst_n_180_r1>.
    Found 64-bit register for signal <init_data_f>.
    Found 64-bit register for signal <init_data_r>.
    Found 4-bit up counter for signal <init_wdf_cnt_r>.
    Found 1-bit register for signal <rst90_r>.
    Found 128-bit register for signal <wdf_data_r>.
    Found 16-bit register for signal <wdf_mask_r>.
    Found 1-bit register for signal <wdf_rden_270>.
    Found 1-bit register for signal <wdf_rden_90_r>.
    Found 1-bit register for signal <wdf_rden_90_r1>.
    Found 3-bit register for signal <wr_stages<3:1>>.
    Summary:
	inferred   1 Counter(s).
	inferred 294 D-type flip-flop(s).
Unit <phy_write> synthesized.


Synthesizing Unit <idelay_ctrl>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/idelay_ctrl.v".
Unit <idelay_ctrl> synthesized.


Synthesizing Unit <u_ctrl>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/ctrl.v".
WARNING:Xst:1305 - Output <ctrl_rmw_disable> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <mi_mc_add<35:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <wrdata_val_r3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_flag_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_flag> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wdf_rden_r> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rmw_wr_flag_w> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rmw_wr_flag_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rmw_disable_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rmw_disable_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rmw_disable> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_flag_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_flag> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mi_mc_wr_rd_c_r> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mi_mc_wr_r2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mi_mc_wr_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mi_mc_wr_r> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mi_mc_wr_c_r3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mi_mc_wr_c_r2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mi_mc_wr_c_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mi_mc_rd_r2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mi_mc_rd_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mi_mc_rd_c_r3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mi_mc_rd_c_r2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mi_mc_rd_c_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mi_mc_conf_r3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mi_mc_conf_r2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mi_mc_add_val_r2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mi_mc_add_val_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mi_mc_add_c_r2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mi_mc_add_c_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mc_mi_addr_rdy_accpt_r2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mc_mi_addr_rdy_accpt_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ctrl_wren_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conflict_detect> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_rd_r2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_rd_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_rd_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <af_addr_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <af_addr_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <rmw_state_r>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst_r                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <state_r>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state_r> of Case statement line 1097 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state_r> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <state_r1>.
    Found 1-bit register for signal <ctrl_rden>.
    Found 1-bit register for signal <ctrl_rmw_data_sel>.
    Found 1-bit register for signal <rmw_state_flag>.
    Found 1-bit register for signal <rmw_state2_flag>.
    Found 3-bit up counter for signal <auto_cnt_r>.
    Found 1-bit register for signal <auto_ref_r>.
    Found 1-bit register for signal <auto_ref_r1>.
    Found 1-bit register for signal <auto_ref_r2>.
    Found 1-bit register for signal <auto_ref_r3>.
    Found 1-bit register for signal <auto_ref_r4>.
    Found 1-bit register for signal <auto_ref_r5>.
    Found 60-bit register for signal <bank_cmp_addr_r>.
    Found 1-bit register for signal <bank_conf_r>.
    Found 1-bit register for signal <bank_hit_any_r>.
    Found 4-bit register for signal <bank_hit_r>.
    Found 2-bit comparator equal for signal <bank_hit_r_0$cmp_eq0000> created at line 498.
    Found 2-bit comparator equal for signal <bank_hit_r_1$cmp_eq0000> created at line 498.
    Found 2-bit comparator equal for signal <bank_hit_r_2$cmp_eq0000> created at line 498.
    Found 2-bit comparator equal for signal <bank_hit_r_3$cmp_eq0000> created at line 498.
    Found 4-bit register for signal <bank_valid_r>.
    Found 1-bit register for signal <change_direction_r>.
    Found 5-bit comparator greater for signal <change_direction_r$cmp_gt0000> created at line 613.
    Found 4-bit comparator greater for signal <change_direction_r$cmp_gt0001> created at line 613.
    Found 1-bit register for signal <conflict_detect_r>.
    Found 1-bit register for signal <ctrl_wren_r>.
    Found 13-bit register for signal <ddr_addr_r>.
    Found 2-bit register for signal <ddr_ba_r>.
    Found 1-bit register for signal <ddr_cas_n_r>.
    Found 1-bit register for signal <ddr_cs_n_r<0>>.
    Found 1-bit register for signal <ddr_ras_n_r>.
    Found 1-bit register for signal <ddr_we_n_r>.
    Found 1-bit register for signal <delay_cmd_r>.
    Found 1-bit register for signal <delay_write>.
    Found 8-bit register for signal <mc_mi_addr_rdy_accpt_count_r>.
    Found 3-bit adder carry out for signal <mc_mi_addr_rdy_accpt_count_r$addsub0000> created at line 646.
    Found 8-bit comparator greater for signal <mc_mi_addr_rdy_accpt_count_r$cmp_gt0000> created at line 652.
    Found 8-bit addsub for signal <mc_mi_addr_rdy_accpt_count_r$share0000>.
    Found 1-bit register for signal <mc_mi_addr_rdy_accpt_r>.
    Found 8-bit comparator greater for signal <mc_mi_addr_rdy_accpt_r$cmp_gt0000> created at line 663.
    Found 36-bit register for signal <mi_mc_add_c_r>.
    Found 32-bit register for signal <mi_mc_add_r>.
    Found 1-bit register for signal <mi_mc_add_val_r>.
    Found 1-bit register for signal <mi_mc_bank_conf_c_r>.
    Found 1-bit register for signal <mi_mc_bank_conf_r>.
    Found 1-bit register for signal <mi_mc_conflict_r>.
    Found 1-bit register for signal <mi_mc_rd_c_r>.
    Found 1-bit register for signal <mi_mc_rd_r>.
    Found 1-bit register for signal <mi_mc_row_conf_c_r>.
    Found 1-bit register for signal <mi_mc_row_conf_r>.
    Found 1-bit register for signal <mi_mc_wr_c_r>.
    Found 3-bit comparator lessequal for signal <next_state$cmp_le0000> created at line 1194.
    Found 3-bit comparator lessequal for signal <next_state$cmp_le0001> created at line 1212.
    Found 1-bit register for signal <no_precharge_wait_r>.
    Found 1-bit register for signal <phy_init_done_r>.
    Found 4-bit down counter for signal <ras_cnt_r>.
    Found 1-bit register for signal <ras_ok_r>.
    Found 4-bit comparator lessequal for signal <ras_ok_r$cmp_le0000> created at line 805.
    Found 1-bit register for signal <rcd_cnt_ok_r>.
    Found 3-bit comparator lessequal for signal <rcd_cnt_ok_r$cmp_le0000> created at line 787.
    Found 3-bit down counter for signal <rcd_cnt_r>.
    Found 1-bit register for signal <rd_cmd_r>.
    Found 1-bit register for signal <rd_mod_wr_r>.
    Found 1-bit register for signal <rd_mod_wr_r1>.
    Found 4-bit down counter for signal <rd_to_wr_cnt_r>.
    Found 1-bit register for signal <rd_to_wr_ok_r>.
    Found 4-bit comparator lessequal for signal <rd_to_wr_ok_r$cmp_le0000> created at line 881.
    Found 3-bit down counter for signal <rdburst_cnt_r>.
    Found 1-bit register for signal <rdburst_ok_r>.
    Found 3-bit comparator lessequal for signal <rdburst_ok_r$cmp_le0000> created at line 733.
    Found 1-bit register for signal <ref_flag_r>.
    Found 12-bit up counter for signal <refi_cnt_r>.
    Found 8-bit down counter for signal <rfc_cnt_r>.
    Found 1-bit register for signal <rfc_ok_r>.
    Found 8-bit comparator lessequal for signal <rfc_ok_r$cmp_le0000> created at line 771.
    Found 1-bit register for signal <rmw_done_180r>.
    Found 1-bit register for signal <rmw_done_r>.
    Found 1-bit register for signal <rmw_flag_r>.
    Found 4-bit register for signal <row_miss_r>.
    Found 13-bit comparator not equal for signal <row_miss_r_0$cmp_ne0000> created at line 504.
    Found 13-bit comparator not equal for signal <row_miss_r_1$cmp_ne0000> created at line 504.
    Found 13-bit comparator not equal for signal <row_miss_r_2$cmp_ne0000> created at line 504.
    Found 13-bit comparator not equal for signal <row_miss_r_3$cmp_ne0000> created at line 504.
    Found 1-bit register for signal <rp_cnt_ok_r>.
    Found 3-bit comparator lessequal for signal <rp_cnt_ok_r$cmp_le0000> created at line 755.
    Found 3-bit down counter for signal <rp_cnt_r>.
    Found 1-bit register for signal <rst_180r>.
    Found 1-bit register for signal <rst_r>.
    Found 5-bit down counter for signal <rtp_cnt_r>.
    Found 1-bit register for signal <rtp_ok_r>.
    Found 5-bit comparator lessequal for signal <rtp_ok_r$cmp_le0000> created at line 823.
    Found 15-bit register for signal <state_r>.
    Found 15-bit register for signal <state_r1>.
    Found 1-bit register for signal <wdf_rden_out_r>.
    Found 5-bit down counter for signal <wr_to_rd_cnt_r>.
    Found 1-bit register for signal <wr_to_rd_ok_r>.
    Found 5-bit comparator lessequal for signal <wr_to_rd_ok_r$cmp_le0000> created at line 861.
    Found 3-bit down counter for signal <wrburst_cnt_r>.
    Found 1-bit register for signal <wrburst_ok_r>.
    Found 3-bit comparator lessequal for signal <wrburst_ok_r$cmp_le0000> created at line 709.
    Found 1-bit register for signal <wrdata_val_r>.
    Found 1-bit register for signal <wrdata_val_r1>.
    Found 5-bit down counter for signal <wtp_cnt_r>.
    Found 1-bit register for signal <wtp_ok_r>.
    Found 5-bit comparator lessequal for signal <wtp_ok_r$cmp_le0000> created at line 841.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  12 Counter(s).
	inferred 248 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  24 Comparator(s).
Unit <u_ctrl> synthesized.


Synthesizing Unit <phy_ctl_io>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_ctl_io.v".
WARNING:Xst:647 - Input <clk90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 13-bit register for signal <addr_mux>.
    Found 2-bit register for signal <ba_mux>.
    Found 1-bit register for signal <cas_n_mux>.
    Found 1-bit register for signal <cs_n_mux<0>>.
    Found 1-bit register for signal <ras_n_mux>.
    Found 1-bit register for signal <we_n_mux>.
    Summary:
	inferred  19 D-type flip-flop(s).
Unit <phy_ctl_io> synthesized.


Synthesizing Unit <phy_init>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_init.v".
WARNING:Xst:1780 - Signal <load_mode_reg3<15:13>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <load_mode_reg3<12:0>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000.
WARNING:Xst:1780 - Signal <load_mode_reg2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <load_mode_reg1<15:13>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <load_mode_reg1<12:0>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000.
WARNING:Xst:1780 - Signal <load_mode_reg0<15:13>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <load_mode_reg0<12:0>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000.
WARNING:Xst:646 - Signal <load_mode_reg<15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <init_state_r1_2t> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ext_mode_reg<15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_we_n_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_ras_n_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_cas_n_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_ba_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_addr_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <ddr_addr_r<12>> equivalent to <ddr_addr_r<0>> has been removed
    Register <ddr_addr_r<3>> equivalent to <ddr_addr_r<0>> has been removed
    Register <ddr_addr_r<4>> equivalent to <ddr_addr_r<0>> has been removed
    Register <ddr_addr_r<5>> equivalent to <ddr_addr_r<0>> has been removed
    Register <ddr_addr_r<6>> equivalent to <ddr_addr_r<11>> has been removed
    Register <ddr_addr_r<9>> equivalent to <ddr_addr_r<7>> has been removed
INFO:Xst:1799 - State 11100 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 11011 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 10001 is never reached in FSM <init_state_r>.
    Found finite state machine <FSM_1> for signal <init_state_r>.
    -----------------------------------------------------------------------
    | States             | 28                                             |
    | Transitions        | 86                                             |
    | Inputs             | 31                                             |
    | Outputs            | 32                                             |
    | Clock              | clkdiv0                   (rising_edge)        |
    | Reset              | rstdiv0                   (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 01011                                          |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <init_state_r1>.
    Using one-hot encoding for signal <init_state_r2>.
    Found 4-bit register for signal <calib_start>.
    Found 1-bit register for signal <phy_init_rden>.
    Found 1-bit register for signal <phy_init_wren>.
    Found 1-bit register for signal <calib_ref_done>.
    Found 1-bit register for signal <phy_init_done>.
    Found 2-bit up counter for signal <auto_cnt_r>.
    Found 2-bit comparator greatequal for signal <auto_cnt_r$cmp_ge0000> created at line 667.
    Found 2-bit up accumulator for signal <burst_addr_r>.
    Found 2-bit down counter for signal <burst_cnt_r>.
    Found 1-bit register for signal <cal1_started_r>.
    Found 1-bit register for signal <cal2_started_r>.
    Found 1-bit register for signal <cal4_started_r>.
    Found 4-bit register for signal <calib_done_r>.
    Found 1-bit register for signal <calib_ref_req_posedge>.
    Found 1-bit register for signal <calib_ref_req_r>.
    Found 16-bit register for signal <calib_start_shift0_r>.
    Found 16-bit register for signal <calib_start_shift1_r>.
    Found 16-bit register for signal <calib_start_shift2_r>.
    Found 16-bit register for signal <calib_start_shift3_r>.
    Found 2-bit register for signal <chip_cnt_r>.
    Found 2-bit adder for signal <chip_cnt_r$addsub0000> created at line 649.
    Found 1-bit register for signal <cke_200us_cnt_en_r>.
    Found 6-bit down counter for signal <cke_200us_cnt_r>.
    Found 1-bit register for signal <cnt_200_cycle_done_r>.
    Found 8-bit down counter for signal <cnt_200_cycle_r>.
    Found 1-bit register for signal <cnt_cmd_ok_r>.
    Found 7-bit up counter for signal <cnt_cmd_r>.
    Found 1-bit register for signal <cnt_rd_ok_r>.
    Found 4-bit up counter for signal <cnt_rd_r>.
    Found 1-bit register for signal <ctrl_ref_flag_r>.
    Found 2-bit register for signal <ddr_addr_r<11:10>>.
    Found 2-bit register for signal <ddr_addr_r<8:7>>.
    Found 3-bit register for signal <ddr_addr_r<2:0>>.
    Found 2-bit register for signal <ddr_ba_r>.
    Found 1-bit register for signal <ddr_cas_n_r>.
    Found 1-bit register for signal <ddr_cke_r<0>>.
    Found 1-bit register for signal <ddr_cs_disable_r<0>>.
    Found 1-bit register for signal <ddr_cs_n_r<0>>.
    Found 1-bit register for signal <ddr_cs_n_r1<0>>.
    Found 1-bit register for signal <ddr_ras_n_r>.
    Found 1-bit register for signal <ddr_we_n_r>.
    Found 1-bit register for signal <done_200us_r>.
    Found 4-bit up counter for signal <init_cnt_r>.
    Found 1-bit register for signal <init_done_r>.
    Found 4-bit comparator greatequal for signal <init_done_r$cmp_ge0000> created at line 835.
    Found 2-bit comparator less for signal <init_state_r$cmp_lt0000> created at line 940.
    Found 31-bit register for signal <init_state_r1>.
    Found 31-bit register for signal <init_state_r2>.
    Found 1-bit register for signal <phy_init_done_r>.
    Found 1-bit register for signal <phy_init_done_r1>.
    Found 1-bit register for signal <phy_init_done_r2>.
    Found 1-bit register for signal <phy_init_done_r3>.
    Found 1-bit register for signal <refresh_req>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   7 Counter(s).
	inferred   1 Accumulator(s).
	inferred 173 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <phy_init> synthesized.


Synthesizing Unit <phy_calib>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_calib.v".
WARNING:Xst:647 - Input <dbg_idel_down_dq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_all> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_idel_gate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_gate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_gate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_idel_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_gate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_dq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_idel_dq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_all> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_dq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1872 - Variable <x> is used but never assigned.
WARNING:Xst:1872 - Variable <j> is used but never assigned.
WARNING:Xst:1780 - Signal <calib_done_tmp<2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <calib_done_r<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <calib_done_r<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <ctrl_rden_r> equivalent to <calib_ctrl_rden_r> has been removed
    Register <dlyrst_dqs> equivalent to <dlyrst_dq> has been removed
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <cal4_state> of Case statement line 2223 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <cal4_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_2> for signal <cal1_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 27                                             |
    | Inputs             | 12                                             |
    | Outputs            | 15                                             |
    | Clock              | clkdiv                    (rising_edge)        |
    | Reset              | rstdiv                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <cal2_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 20                                             |
    | Inputs             | 7                                              |
    | Outputs            | 9                                              |
    | Clock              | clkdiv                    (rising_edge)        |
    | Reset              | rstdiv                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <cal3_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | clkdiv                    (rising_edge)        |
    | Reset              | rstdiv                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <cal4_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 28                                             |
    | Inputs             | 16                                             |
    | Outputs            | 12                                             |
    | Clock              | clkdiv                    (rising_edge)        |
    | Reset              | rstdiv                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <calib_rden_sel>.
    Found 8-bit register for signal <dlyinc_dqs>.
    Found 8-bit register for signal <dlyce_dqs>.
    Found 8-bit register for signal <dlyinc_gate>.
    Found 1-bit register for signal <dlyrst_dq>.
    Found 8-bit register for signal <dlyce_gate>.
    Found 64-bit register for signal <dlyinc_dq>.
    Found 8-bit register for signal <dlyrst_gate>.
    Found 4-bit register for signal <calib_done>.
    Found 1-bit register for signal <calib_ref_req>.
    Found 64-bit register for signal <dlyce_dq>.
    Found 6-bit register for signal <cal1_bit_time_tap_cnt>.
    Found 6-bit adder for signal <cal1_bit_time_tap_cnt$add0000> created at line 1145.
    Found 6-bit subtractor for signal <cal1_bit_time_tap_cnt$addsub0000> created at line 1145.
    Found 2-bit register for signal <cal1_data_chk_last>.
    Found 1-bit register for signal <cal1_data_chk_last_valid>.
    Found 2-bit register for signal <cal1_data_chk_r>.
    Found 1-bit 64-to-1 multiplexer for signal <cal1_data_chk_r$varindex0000> created at line 884.
    Found 1-bit 64-to-1 multiplexer for signal <cal1_data_chk_r$varindex0001> created at line 884.
    Found 2-bit comparator equal for signal <cal1_detect_edge$cmp_eq0000> created at line 910.
    Found 1-bit register for signal <cal1_dlyce_dq>.
    Found 1-bit register for signal <cal1_dlyinc_dq>.
    Found 1-bit register for signal <cal1_dqs_dq_init_phase>.
    Found 1-bit register for signal <cal1_first_edge_done>.
    Found 6-bit register for signal <cal1_first_edge_tap_cnt>.
    Found 1-bit register for signal <cal1_found_rising>.
    Found 1-bit register for signal <cal1_found_second_edge>.
    Found 1-bit register for signal <cal1_found_window>.
    Found 7-bit register for signal <cal1_idel_dec_cnt>.
    Found 7-bit addsub for signal <cal1_idel_dec_cnt$share0000> created at line 1063.
    Found 6-bit register for signal <cal1_idel_inc_cnt>.
    Found 6-bit adder for signal <cal1_idel_inc_cnt$addsub0000> created at line 1090.
    Found 6-bit register for signal <cal1_idel_max_tap>.
    Found 1-bit register for signal <cal1_idel_max_tap_we>.
    Found 6-bit comparator less for signal <cal1_idel_max_tap_we$cmp_lt0000> created at line 1029.
    Found 6-bit updown counter for signal <cal1_idel_tap_cnt>.
    Found 1-bit register for signal <cal1_idel_tap_limit_hit>.
    Found 7-bit register for signal <cal1_low_freq_idel_dec>.
    Found 7-bit adder for signal <cal1_low_freq_idel_dec$add0000> created at line 1013.
    Found 7-bit adder for signal <cal1_low_freq_idel_dec$addsub0000> created at line 1013.
    Found 1-bit register for signal <cal1_ref_req>.
    Found 4-bit up counter for signal <cal1_window_cnt>.
    Found 1-bit register for signal <cal2_curr_sel>.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0000> created at line 1313.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0001> created at line 1313.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0002> created at line 1313.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0003> created at line 1313.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0004> created at line 1313.
    Found 1-bit register for signal <cal2_dlyce_dqs>.
    Found 1-bit register for signal <cal2_dlyinc_dqs>.
    Found 6-bit register for signal <cal2_idel_dec_cnt>.
    Found 6-bit subtractor for signal <cal2_idel_dec_cnt$addsub0000> created at line 1478.
    Found 6-bit up counter for signal <cal2_idel_tap_cnt>.
    Found 6-bit register for signal <cal2_idel_tap_limit>.
    Found 6-bit adder for signal <cal2_idel_tap_limit$sub0000> created at line 1302.
    Found 1-bit register for signal <cal2_idel_tap_limit_hit>.
    Found 8-bit comparator equal for signal <cal2_idel_tap_limit_hit$cmp_eq0000> created at line 1335.
    Found 8-bit subtractor for signal <cal2_idel_tap_limit_hit$sub0000> created at line 1335.
    Found 1-bit register for signal <cal2_rd_data_fall_last_neg>.
    Found 1-bit register for signal <cal2_rd_data_fall_last_pos>.
    Found 1-bit register for signal <cal2_rd_data_last_valid_neg>.
    Found 1-bit register for signal <cal2_rd_data_last_valid_pos>.
    Found 1-bit register for signal <cal2_rd_data_rise_last_neg>.
    Found 1-bit register for signal <cal2_rd_data_rise_last_pos>.
    Found 8-bit register for signal <cal2_rd_data_sel>.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0000> created at line 775.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0001> created at line 775.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0002> created at line 775.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0003> created at line 775.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0004> created at line 775.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0005> created at line 775.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0006> created at line 775.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0007> created at line 775.
    Found 8-bit register for signal <cal2_rd_data_sel_r>.
    Found 1-bit register for signal <cal2_ref_req>.
    Found 1-bit register for signal <cal3_data_match>.
    Found 1-bit register for signal <cal3_data_match_stgd>.
    Found 5-bit subtractor for signal <cal3_rden_dly>.
    Found 5-bit register for signal <cal3_rden_srl_a>.
    Found 5-bit adder for signal <cal3_rden_srl_a$addsub0000> created at line 1799.
    Found 1-bit register for signal <cal4_data_match>.
    Found 1-bit register for signal <cal4_data_match_stgd>.
    Found 1-bit register for signal <cal4_dlyce_gate>.
    Found 1-bit register for signal <cal4_dlyinc_gate>.
    Found 1-bit register for signal <cal4_dlyrst_gate>.
    Found 5-bit register for signal <cal4_gate_srl_a>.
    Found 5-bit adder for signal <cal4_gate_srl_a$addsub0000> created at line 2323.
    Found 6-bit register for signal <cal4_idel_adj_cnt>.
    Found 6-bit subtractor for signal <cal4_idel_adj_cnt$addsub0000> created at line 2404.
    Found 1-bit register for signal <cal4_idel_adj_inc>.
    Found 1-bit register for signal <cal4_idel_bit_tap>.
    Found 1-bit register for signal <cal4_idel_max_tap>.
    Found 6-bit updown counter for signal <cal4_idel_tap_cnt>.
    Found 5-bit register for signal <cal4_rden_srl_a>.
    Found 1-bit 40-to-1 multiplexer for signal <cal4_rden_srl_a$varindex0000> created at line 2238.
    Found 1-bit 40-to-1 multiplexer for signal <cal4_rden_srl_a$varindex0001> created at line 2238.
    Found 1-bit 40-to-1 multiplexer for signal <cal4_rden_srl_a$varindex0002> created at line 2238.
    Found 1-bit 40-to-1 multiplexer for signal <cal4_rden_srl_a$varindex0003> created at line 2238.
    Found 1-bit 40-to-1 multiplexer for signal <cal4_rden_srl_a$varindex0004> created at line 2238.
    Found 1-bit register for signal <cal4_ref_req>.
    Found 1-bit register for signal <cal4_seek_left>.
    Found 1-bit register for signal <cal4_stable_window>.
    Found 4-bit up counter for signal <cal4_window_cnt>.
    Found 1-bit register for signal <calib_ctrl_gate_pulse_r>.
    Found 1-bit register for signal <calib_ctrl_rden_negedge_r>.
    Found 1-bit register for signal <calib_ctrl_rden_r>.
    Found 4-bit register for signal <calib_done_r>.
    Found 1-bit register for signal <calib_done_tmp<3>>.
    Found 2-bit register for signal <calib_done_tmp<1:0>>.
    Found 2-bit register for signal <calib_err<3:2>>.
    Found 2-bit register for signal <calib_err_2>.
    Found 1-bit register for signal <calib_init_gate_pulse_r>.
    Found 1-bit register for signal <calib_init_gate_pulse_r1>.
    Found 1-bit register for signal <calib_init_rden_r>.
    Found 40-bit register for signal <calib_rden_dly>.
    Found 1-bit register for signal <calib_rden_edge_r>.
    Found 5-bit down counter for signal <calib_rden_pipe_cnt>.
    Found 5-bit register for signal <calib_rden_srl_a>.
    Found 1-bit register for signal <calib_rden_srl_out_r1>.
    Found 1-bit register for signal <calib_rden_valid>.
    Found 1-bit register for signal <calib_rden_valid_stgd>.
    Found 6-bit adder carry out for signal <COND_31$addsub0000>.
    Found 6-bit adder carry out for signal <COND_32$addsub0000>.
    Found 6-bit adder carry out for signal <COND_33$addsub0000>.
    Found 6-bit adder carry out for signal <COND_34$addsub0000>.
    Found 6-bit register for signal <count_dq>.
    Found 3-bit register for signal <count_dqs>.
    Found 3-bit register for signal <count_gate>.
    Found 3-bit register for signal <count_rden>.
    Found 3-bit adder for signal <count_rden$addsub0000> created at line 1815.
    Found 6-bit updown counter for signal <dbg_dq_tap_cnt>.
    Found 6-bit updown counter for signal <dbg_dqs_tap_cnt>.
    Found 6-bit updown counter for signal <dbg_gate_tap_cnt>.
    Found 40-bit register for signal <gate_dly>.
    Found 3-bit up counter for signal <idel_set_cnt>.
    Found 6-bit register for signal <next_count_dq>.
    Found 6-bit adder for signal <next_count_dq$addsub0000> created at line 1204.
    Found 3-bit register for signal <next_count_dqs>.
    Found 3-bit adder for signal <next_count_dqs$share0000> created at line 1361.
    Found 3-bit register for signal <next_count_gate>.
    Found 3-bit adder for signal <next_count_gate$addsub0000> created at line 2402.
    Found 1-bit register for signal <phy_init_rden_r>.
    Found 1-bit register for signal <phy_init_rden_r1>.
    Found 8-bit register for signal <rd_data_fall_1x_bit1_r1>.
    Found 64-bit register for signal <rd_data_fall_1x_r>.
    Found 8-bit register for signal <rd_data_fall_1x_r1>.
    Found 8-bit register for signal <rd_data_fall_2x_bit1_r>.
    Found 8-bit register for signal <rd_data_fall_2x_r>.
    Found 8-bit register for signal <rd_data_rise_1x_bit1_r1>.
    Found 64-bit register for signal <rd_data_rise_1x_r>.
    Found 8-bit register for signal <rd_data_rise_1x_r1>.
    Found 8-bit register for signal <rd_data_rise_2x_bit1_r>.
    Found 8-bit register for signal <rd_data_rise_2x_r>.
    Found 1-bit register for signal <rdd_fall_q1>.
    Found 1-bit register for signal <rdd_fall_q1_bit1>.
    Found 1-bit register for signal <rdd_fall_q1_bit1_r>.
    Found 1-bit register for signal <rdd_fall_q1_bit1_r1>.
    Found 1-bit register for signal <rdd_fall_q1_r>.
    Found 1-bit register for signal <rdd_fall_q1_r1>.
    Found 1-bit register for signal <rdd_fall_q2>.
    Found 1-bit register for signal <rdd_fall_q2_bit1>.
    Found 1-bit register for signal <rdd_fall_q2_bit1_r>.
    Found 1-bit register for signal <rdd_fall_q2_r>.
    Found 3-bit register for signal <rdd_mux_sel>.
    Found 1-bit register for signal <rdd_rise_q1>.
    Found 1-bit register for signal <rdd_rise_q1_bit1>.
    Found 1-bit register for signal <rdd_rise_q1_bit1_r>.
    Found 1-bit register for signal <rdd_rise_q1_bit1_r1>.
    Found 1-bit register for signal <rdd_rise_q1_r>.
    Found 1-bit register for signal <rdd_rise_q1_r1>.
    Found 1-bit register for signal <rdd_rise_q2>.
    Found 1-bit register for signal <rdd_rise_q2_bit1>.
    Found 1-bit register for signal <rdd_rise_q2_bit1_r>.
    Found 1-bit register for signal <rdd_rise_q2_r>.
    Found 1-bit register for signal <rden_dec>.
    Found 5-bit comparator greatequal for signal <rden_dec$cmp_ge0000> created at line 1882.
    Found 40-bit register for signal <rden_dly>.
    Found 5-bit register for signal <rden_dly_0>.
    Found 1-bit register for signal <rden_inc>.
    Found 5-bit comparator lessequal for signal <rden_inc$cmp_le0000> created at line 1880.
    Found 8-bit register for signal <rden_mux>.
    Found 5-bit comparator equal for signal <rden_mux_7$cmp_eq0000> created at line 1876.
    Summary:
	inferred   4 Finite State Machine(s).
	inferred  87 Counter(s).
	inferred 713 D-type flip-flop(s).
	inferred  21 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred   6 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <phy_calib> synthesized.


Synthesizing Unit <phy_dm_iob>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_dm_iob.v".
Unit <phy_dm_iob> synthesized.


Synthesizing Unit <phy_dqs_iob>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_dqs_iob.v".
    Found 1-bit register for signal <dqs_rst_n_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <phy_dqs_iob> synthesized.


Synthesizing Unit <phy_dq_iob>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_dq_iob.v".
WARNING:Xst:1780 - Signal <stg1_out_rise_sg3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_rise_sg2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_sg3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_sg2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <phy_dq_iob> synthesized.


Synthesizing Unit <usr_rd>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/usr_rd.v".
WARNING:Xst:1305 - Output <rmw_wr_data_rdy> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <wdf_rmw_rise_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ctrl_rmw_data_sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <rmw_rden> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <rd_ecc_error> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <wdf_rmw_fall_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_mod_wr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wdf_rmw_fall_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <rmw_data_out_rise> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <rmw_data_out_fall> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <wdf_rmw_rise_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wdf_rden_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <tmp_wdf_rmw_rise_mask> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tmp_wdf_rmw_rise_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tmp_wdf_rmw_fall_mask> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tmp_wdf_rmw_fall_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tmp_rmw_rise_in_r2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tmp_rmw_rise_in_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tmp_rmw_rise_in_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tmp_rmw_rise_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tmp_rmw_rise_ecc_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tmp_rmw_rise_data_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tmp_rmw_fall_in_r2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tmp_rmw_fall_in_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tmp_rmw_fall_in_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tmp_rmw_fall_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tmp_rmw_fall_ecc_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tmp_rmw_fall_data_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sb_ecc_error> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rmw_wren> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rmw_rise_ecc_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rmw_rise_data_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rmw_rise_data_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rmw_rden_r5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rmw_rden_r4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rmw_rden_r3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rmw_rden_r2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rmw_rden_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rmw_rden_r0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rmw_fall_ecc_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rmw_fall_data_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rmw_fall_data_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rden_skew_r> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rden_sel_r<7:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fifo_rden_r5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ecc_inject_rise_err_90> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ecc_inject_rise_err_270> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ecc_inject_rise_err> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ecc_inject_fall_err_90> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ecc_inject_fall_err_270> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ecc_inject_fall_err> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <db_ecc_error> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_valid_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ctrl_rden_r<7:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <ctrl_rden_r>.
    Found 1-bit register for signal <fifo_rden_r0>.
    Found 1-bit register for signal <fifo_rden_r1>.
    Found 64-bit register for signal <rd_data_in_fall_r>.
    Found 64-bit register for signal <rd_data_in_rise_r>.
    Found 8-bit register for signal <rden_sel_r>.
    Summary:
	inferred 146 D-type flip-flop(s).
Unit <usr_rd> synthesized.


Synthesizing Unit <usr_wr_fifo>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/usr_wr_fifo.v".
WARNING:Xst:1780 - Signal <wdf_parity_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tmp_parity_out_ecc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tmp_data_out_ecc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tmp_data_in_ecc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <usr_wr_fifo> synthesized.


Synthesizing Unit <phy_io>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_io.v".
Unit <phy_io> synthesized.


Synthesizing Unit <usr_wr>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/usr_wr.v".
WARNING:Xst:1305 - Output <wdf_rmw_rise_data> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <ctrl_rmw_data_sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wdf_mask_rden> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <wdf_rmw_fall_mask> is never assigned. Tied to value 00000000.
WARNING:Xst:1305 - Output <wdf_rmw_fall_data> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <wdf_rmw_rise_mask> is never assigned. Tied to value 00000000.
WARNING:Xst:1780 - Signal <wr_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wdf_wren_90> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wdf_wren> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wdf_parity_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wdf_mask_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rmw_data_sel_90> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rmw_data_sel_270> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mask_ecc_in_90> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mask_ecc_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mask_data_in_ecc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <i_wdf_mask_data_out_ecc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <i_wdf_data_out_ecc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <usr_wr> synthesized.


Synthesizing Unit <phy_top>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/phy_top.v".
Unit <phy_top> synthesized.


Synthesizing Unit <usr_top>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/usr_top.v".
WARNING:Xst:647 - Input <rmw_flag_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ctrl_rmw_disable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rmw_wr_flag> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <rmw_state_flag90> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rmw_state2_flag90> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rmw_rden> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rmw_flag90_r5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rmw_flag90_r4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rmw_flag90_r3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rmw_flag90_r2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rmw_flag90_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rmw_flag270_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rmw_disable90_r2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rmw_disable90_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rmw_disable270_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <rst0_r>.
    Found 1-bit register for signal <rst90_r>.
    Found 1-bit register for signal <wdf_rden_r>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <usr_top> synthesized.


Synthesizing Unit <mem_if_top>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/mem_if_top.v".
WARNING:Xst:1780 - Signal <wr_dataval_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_dataval_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <rmw_flag_reg> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <rmw_flag_r> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <rd_ecc_err> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <phy_init_wdf_wren> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <phy_init_wdf_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <dbg_sel_idel_gate> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <dbg_sel_idel_dqs> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <dbg_sel_idel_dq> is used but never assigned. This sourceless signal will be automatically connected to value 000000.
WARNING:Xst:653 - Signal <dbg_sel_all_idel_gate> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <dbg_sel_all_idel_dqs> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <dbg_sel_all_idel_dq> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <dbg_idel_up_gate> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <dbg_idel_up_dqs> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <dbg_idel_up_dq> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <dbg_idel_up_all> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <dbg_idel_down_gate> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <dbg_idel_down_dqs> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <dbg_idel_down_dq> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <dbg_idel_down_all> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <dbg_calib_rden_dly> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_rd_data_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_gate_tap_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_gate_dly> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_err> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_dqs_tap_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_dq_tap_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ctrl_rmw_done_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ctrl_rmw_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <byteenable_inv> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <af_empty> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <af_conflict> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <af_cmd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <af_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <mem_if_top> synthesized.


Synthesizing Unit <ddr2_top>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/ddr2_top.v".
WARNING:Xst:646 - Signal <clk200> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ddr2_top> synthesized.


Synthesizing Unit <ppc440mc_ddr2>.
    Related source file is "/opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/hdl/verilog/ppc440mc_ddr2.v".
Unit <ppc440mc_ddr2> synthesized.


Synthesizing Unit <ddr2_sdram_wrapper>.
    Related source file is "../hdl/ddr2_sdram_wrapper.v".
Unit <ddr2_sdram_wrapper> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 3x3-bit multiplier                                    : 2
# Adders/Subtractors                                   : 24
 2-bit adder                                           : 1
 3-bit adder                                           : 3
 3-bit adder carry out                                 : 1
 5-bit adder                                           : 2
 5-bit subtractor                                      : 1
 6-bit adder                                           : 4
 6-bit adder carry out                                 : 4
 6-bit subtractor                                      : 3
 7-bit adder                                           : 2
 7-bit addsub                                          : 1
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 1
# Counters                                             : 106
 12-bit up counter                                     : 1
 2-bit down counter                                    : 1
 2-bit up counter                                      : 1
 3-bit down counter                                    : 4
 3-bit up counter                                      : 1
 4-bit down counter                                    : 2
 4-bit up counter                                      : 5
 5-bit down counter                                    : 4
 6-bit down counter                                    : 1
 6-bit up counter                                      : 1
 6-bit updown counter                                  : 82
 7-bit up counter                                      : 1
 8-bit down counter                                    : 2
# Accumulators                                         : 1
 2-bit up accumulator                                  : 1
# Registers                                            : 720
 1-bit register                                        : 660
 128-bit register                                      : 1
 13-bit register                                       : 1
 15-bit register                                       : 2
 16-bit register                                       : 5
 2-bit register                                        : 9
 3-bit register                                        : 9
 31-bit register                                       : 2
 32-bit register                                       : 1
 36-bit register                                       : 1
 4-bit register                                        : 2
 5-bit register                                        : 5
 6-bit register                                        : 9
 64-bit register                                       : 6
 7-bit register                                        : 2
 8-bit register                                        : 5
# Comparators                                          : 33
 13-bit comparator not equal                           : 4
 2-bit comparator equal                                : 5
 2-bit comparator greatequal                           : 1
 2-bit comparator less                                 : 1
 3-bit comparator lessequal                            : 6
 4-bit comparator greatequal                           : 1
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 2
 5-bit comparator equal                                : 1
 5-bit comparator greatequal                           : 1
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 4
 6-bit comparator less                                 : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 2
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 15
 1-bit 40-to-1 multiplexer                             : 5
 1-bit 64-to-1 multiplexer                             : 2
 1-bit 8-to-1 multiplexer                              : 8
# Xors                                                 : 13
 1-bit xor2                                            : 13

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state/FSM> on signal <cal4_state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00010000
 011   | 00001000
 100   | 01000000
 101   | 00000100
 110   | 00100000
 111   | 10000000
-------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_state/FSM> on signal <cal3_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 100
 011   | 010
 100   | 011
-------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state/FSM> on signal <cal2_state[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0001  | 000000010
 0010  | 000000100
 0011  | 000001000
 0100  | 000100000
 0101  | 001000000
 0110  | 100000000
 0111  | 010000000
 1000  | 000010000
--------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_state/FSM> on signal <cal1_state[1:11]> with one-hot encoding.
----------------------
 State | Encoding
----------------------
 0000  | 00000000001
 0001  | 00000000010
 0010  | 00000000100
 0011  | 00000001000
 0100  | 00000100000
 0101  | 00000010000
 0110  | 00001000000
 0111  | 00100000000
 1000  | 00010000000
 1001  | 01000000000
 1010  | 10000000000
----------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_init/init_state_r/FSM> on signal <init_state_r[1:28]> with one-hot encoding.
---------------------------------------
 State | Encoding
---------------------------------------
 00000 | 0000000000000000100000000000
 00001 | 0000000000000010000000000000
 00010 | 0001000000000000000000000000
 00011 | 0000000000010000000000000000
 00100 | 0000000000000001000000000000
 00101 | 0000000000000100000000000000
 00110 | 0000000000001000000000000000
 00111 | 0000000000000000010000000000
 01000 | 0000000000000000000000000100
 01001 | 0000000000000000000000001000
 01010 | 0000000000000000000000010000
 01011 | 0000000000000000000000000001
 01100 | 0000000000000000000000000010
 01101 | 0000000000000000000001000000
 01110 | 0000000000000000000010000000
 01111 | 0000000000000000000100000000
 10000 | 0000000000000000001000000000
 10001 | unreached
 10010 | 0000000000000000000000100000
 10011 | 0000000001000000000000000000
 10100 | 0000000010000000000000000000
 10101 | 0000001000000000000000000000
 10110 | 0000010000000000000000000000
 10111 | 0000100000000000000000000000
 11000 | 0010000000000000000000000000
 11001 | 1000000000000000000000000000
 11010 | 0000000100000000000000000000
 11011 | unreached
 11100 | unreached
 11101 | 0000000000100000000000000000
 11110 | 0100000000000000000000000000
---------------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/rmw_state_r/FSM> on signal <rmw_state_r[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 001   | 000
 010   | 100
 011   | 001
 100   | 010
 101   | 011
-------------------

Synthesizing (advanced) Unit <phy_calib>.
	Found pipelined multiplier on signal <_COND_26>:
		- 1 pipeline level(s) found in a register on signal <count_rden>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <_COND_35>:
		- 1 pipeline level(s) found in a register on signal <count_gate>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__COND_26 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__COND_35 by adding 1 register level(s).
Unit <phy_calib> synthesized (advanced).
WARNING:Xst:2677 - Node <mi_mc_add_r_0> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <mi_mc_add_r_1> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <mi_mc_add_r_2> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <mi_mc_add_r_28> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <mi_mc_add_r_29> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <mi_mc_add_r_30> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <mi_mc_add_r_31> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <mi_mc_add_c_r_0> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <mi_mc_add_c_r_1> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <mi_mc_add_c_r_2> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <mi_mc_add_c_r_28> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <mi_mc_add_c_r_29> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <mi_mc_add_c_r_30> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <mi_mc_add_c_r_31> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <mi_mc_add_c_r_32> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <mi_mc_add_c_r_33> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <mi_mc_add_c_r_34> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <mi_mc_add_c_r_35> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_1> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_3> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_4> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_5> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_6> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_7> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_8> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_9> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_10> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_11> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_12> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_13> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <state_r1_14> of sequential type is unconnected in block <u_ctrl>.
WARNING:Xst:2677 - Node <init_state_r1_4> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_5> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_6> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_7> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_9> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_12> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_13> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_14> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_15> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_16> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_17> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_18> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_19> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_20> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_21> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_22> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_24> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_25> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_27> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_28> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_29> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r1_30> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_2> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_4> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_5> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_6> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_7> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_8> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_9> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_10> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_11> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_12> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_13> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_14> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_15> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_16> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_17> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_18> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_19> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_20> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_21> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_22> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_24> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_25> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_26> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_27> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_28> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_29> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <init_state_r2_30> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <calib_done_r_0> of sequential type is unconnected in block <phy_calib>.
WARNING:Xst:2677 - Node <calib_done_r_1> of sequential type is unconnected in block <phy_calib>.
WARNING:Xst:2677 - Node <calib_done_r_3> of sequential type is unconnected in block <phy_calib>.
WARNING:Xst:2677 - Node <rden_sel_r_1> of sequential type is unconnected in block <usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_2> of sequential type is unconnected in block <usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_3> of sequential type is unconnected in block <usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_4> of sequential type is unconnected in block <usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_5> of sequential type is unconnected in block <usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_6> of sequential type is unconnected in block <usr_rd>.
WARNING:Xst:2677 - Node <rden_sel_r_7> of sequential type is unconnected in block <usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_1> of sequential type is unconnected in block <usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_2> of sequential type is unconnected in block <usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_3> of sequential type is unconnected in block <usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_4> of sequential type is unconnected in block <usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_5> of sequential type is unconnected in block <usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_6> of sequential type is unconnected in block <usr_rd>.
WARNING:Xst:2677 - Node <ctrl_rden_r_7> of sequential type is unconnected in block <usr_rd>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 6
# Multipliers                                          : 2
 3x3-bit registered multiplier                         : 2
# Adders/Subtractors                                   : 23
 3-bit adder                                           : 3
 3-bit adder carry out                                 : 1
 5-bit adder                                           : 2
 5-bit subtractor                                      : 1
 6-bit adder                                           : 4
 6-bit adder carry out                                 : 4
 6-bit subtractor                                      : 3
 7-bit adder                                           : 2
 7-bit addsub                                          : 1
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 1
# Counters                                             : 106
 12-bit up counter                                     : 1
 2-bit down counter                                    : 1
 2-bit up counter                                      : 1
 3-bit down counter                                    : 4
 3-bit up counter                                      : 1
 4-bit down counter                                    : 2
 4-bit up counter                                      : 5
 5-bit down counter                                    : 4
 6-bit down counter                                    : 1
 6-bit up counter                                      : 1
 6-bit updown counter                                  : 82
 7-bit up counter                                      : 1
 8-bit down counter                                    : 2
# Accumulators                                         : 1
 2-bit up accumulator                                  : 1
# Registers                                            : 2069
 Flip-Flops                                            : 2069
# Comparators                                          : 33
 13-bit comparator not equal                           : 4
 2-bit comparator equal                                : 5
 2-bit comparator greatequal                           : 1
 2-bit comparator less                                 : 1
 3-bit comparator lessequal                            : 6
 4-bit comparator greatequal                           : 1
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 2
 5-bit comparator equal                                : 1
 5-bit comparator greatequal                           : 1
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 4
 6-bit comparator less                                 : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 2
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 15
 1-bit 40-to-1 multiplexer                             : 5
 1-bit 64-to-1 multiplexer                             : 2
 1-bit 8-to-1 multiplexer                              : 8
# Xors                                                 : 13
 1-bit xor2                                            : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <rd_mod_wr_r> (without init value) has a constant value of 0 in block <u_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ctrl_rmw_data_sel> (without init value) has a constant value of 0 in block <u_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_mod_wr_r1> (without init value) has a constant value of 0 in block <u_ctrl>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <dqs_oe_270> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dq_oe_270_1> 
WARNING:Xst:1710 - FF/Latch <burst_addr_r_0> (without init value) has a constant value of 0 in block <phy_init>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance gen_stg2_sg1.u_iddr_dq in unit phy_dq_iob of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance .gen_rdf[0].u_rdf in unit usr_rd of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance .gen_rdf[0].u_rdf1 in unit usr_rd of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/u_wr_fifos/.gen_wdf[0].u_usr_wr_fifo/.u_wdf in unit ddr2_sdram_wrapper of type FIFO36_72 has been replaced by FIFO36_72_EXP
INFO:Xst:1901 - Instance DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/u_wr_fifos/.gen_wdf[1].u_usr_wr_fifo/.u_wdf in unit ddr2_sdram_wrapper of type FIFO36_72 has been replaced by FIFO36_72_EXP
WARNING:Xst:1710 - FF/Latch <ddr_addr_r_0> (without init value) has a constant value of 0 in block <phy_init>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <init_data_r_1> in Unit <phy_write> is equivalent to the following 47 FFs/Latches, which will be removed : <init_data_r_2> <init_data_r_3> <init_data_r_5> <init_data_r_6> <init_data_r_7> <init_data_r_9> <init_data_r_10> <init_data_r_11> <init_data_r_13> <init_data_r_14> <init_data_r_15> <init_data_r_17> <init_data_r_18> <init_data_r_19> <init_data_r_21> <init_data_r_22> <init_data_r_23> <init_data_r_25> <init_data_r_26> <init_data_r_27> <init_data_r_29> <init_data_r_30> <init_data_r_31> <init_data_r_33> <init_data_r_34> <init_data_r_35> <init_data_r_37> <init_data_r_38> <init_data_r_39> <init_data_r_41> <init_data_r_42> <init_data_r_43> <init_data_r_45> <init_data_r_46> <init_data_r_47> <init_data_r_49> <init_data_r_50> <init_data_r_51> <init_data_r_53> <init_data_r_54> <init_data_r_55> <init_data_r_57> <init_data_r_58> <init_data_r_59> <init_data_r_61> <init_data_r_62> <init_data_r_63> 
INFO:Xst:2261 - The FF/Latch <init_data_f_0> in Unit <phy_write> is equivalent to the following 15 FFs/Latches, which will be removed : <init_data_f_4> <init_data_f_8> <init_data_f_12> <init_data_f_16> <init_data_f_20> <init_data_f_24> <init_data_f_28> <init_data_f_32> <init_data_f_36> <init_data_f_40> <init_data_f_44> <init_data_f_48> <init_data_f_52> <init_data_f_56> <init_data_f_60> 
INFO:Xst:2261 - The FF/Latch <init_data_f_1> in Unit <phy_write> is equivalent to the following 47 FFs/Latches, which will be removed : <init_data_f_2> <init_data_f_3> <init_data_f_5> <init_data_f_6> <init_data_f_7> <init_data_f_9> <init_data_f_10> <init_data_f_11> <init_data_f_13> <init_data_f_14> <init_data_f_15> <init_data_f_17> <init_data_f_18> <init_data_f_19> <init_data_f_21> <init_data_f_22> <init_data_f_23> <init_data_f_25> <init_data_f_26> <init_data_f_27> <init_data_f_29> <init_data_f_30> <init_data_f_31> <init_data_f_33> <init_data_f_34> <init_data_f_35> <init_data_f_37> <init_data_f_38> <init_data_f_39> <init_data_f_41> <init_data_f_42> <init_data_f_43> <init_data_f_45> <init_data_f_46> <init_data_f_47> <init_data_f_49> <init_data_f_50> <init_data_f_51> <init_data_f_53> <init_data_f_54> <init_data_f_55> <init_data_f_57> <init_data_f_58> <init_data_f_59> <init_data_f_61> <init_data_f_62> <init_data_f_63> 
INFO:Xst:2261 - The FF/Latch <init_data_r_0> in Unit <phy_write> is equivalent to the following 15 FFs/Latches, which will be removed : <init_data_r_4> <init_data_r_8> <init_data_r_12> <init_data_r_16> <init_data_r_20> <init_data_r_24> <init_data_r_28> <init_data_r_32> <init_data_r_36> <init_data_r_40> <init_data_r_44> <init_data_r_48> <init_data_r_52> <init_data_r_56> <init_data_r_60> 
INFO:Xst:2261 - The FF/Latch <ddr_addr_r_11> in Unit <phy_init> is equivalent to the following FF/Latch, which will be removed : <ddr_addr_r_1> 
INFO:Xst:2261 - The FF/Latch <count_gate_0> in Unit <phy_calib> is equivalent to the following FF/Latch, which will be removed : <Mmult__COND_35_2> 
INFO:Xst:2261 - The FF/Latch <count_gate_1> in Unit <phy_calib> is equivalent to the following FF/Latch, which will be removed : <Mmult__COND_35_1> 
INFO:Xst:2261 - The FF/Latch <count_gate_2> in Unit <phy_calib> is equivalent to the following FF/Latch, which will be removed : <Mmult__COND_35_0> 
INFO:Xst:2261 - The FF/Latch <count_rden_0> in Unit <phy_calib> is equivalent to the following FF/Latch, which will be removed : <Mmult__COND_26_2> 
INFO:Xst:2261 - The FF/Latch <count_rden_1> in Unit <phy_calib> is equivalent to the following FF/Latch, which will be removed : <Mmult__COND_26_1> 
INFO:Xst:2261 - The FF/Latch <count_rden_2> in Unit <phy_calib> is equivalent to the following FF/Latch, which will be removed : <Mmult__COND_26_0> 

Optimizing unit <ddr2_sdram_wrapper> ...

Optimizing unit <clk_reset> ...

Optimizing unit <phy_write> ...

Optimizing unit <u_ctrl> ...

Optimizing unit <phy_ctl_io> ...

Optimizing unit <phy_init> ...

Optimizing unit <phy_calib> ...

Optimizing unit <phy_dqs_iob> ...

Optimizing unit <phy_dq_iob> ...

Optimizing unit <usr_rd> ...

Optimizing unit <phy_io> ...
WARNING:Xst:1710 - FF/Latch <cal2_idel_dec_cnt_5> (without init value) has a constant value of 0 in block <phy_calib>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cal2_idel_dec_cnt_5> (without init value) has a constant value of 0 in block <phy_calib>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1303 - From in and out of unit u_phy_calib, both signals en_dqs<7> and en_dqs<7> have a KEEP attribute, signal en_dqs<7> will be lost.
WARNING:Xst:1303 - From in and out of unit u_phy_calib, both signals en_dqs<6> and en_dqs<6> have a KEEP attribute, signal en_dqs<6> will be lost.
WARNING:Xst:1303 - From in and out of unit u_phy_calib, both signals en_dqs<5> and en_dqs<5> have a KEEP attribute, signal en_dqs<5> will be lost.
WARNING:Xst:1303 - From in and out of unit u_phy_calib, both signals en_dqs<4> and en_dqs<4> have a KEEP attribute, signal en_dqs<4> will be lost.
WARNING:Xst:1303 - From in and out of unit u_phy_calib, both signals en_dqs<3> and en_dqs<3> have a KEEP attribute, signal en_dqs<3> will be lost.
WARNING:Xst:1303 - From in and out of unit u_phy_calib, both signals en_dqs<2> and en_dqs<2> have a KEEP attribute, signal en_dqs<2> will be lost.
WARNING:Xst:1303 - From in and out of unit u_phy_calib, both signals en_dqs<1> and en_dqs<1> have a KEEP attribute, signal en_dqs<1> will be lost.
WARNING:Xst:1303 - From in and out of unit u_phy_calib, both signals en_dqs<0> and en_dqs<0> have a KEEP attribute, signal en_dqs<0> will be lost.
WARNING:Xst:1710 - FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/rmw_state_r_FSM_FFd1> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/rmw_state_r_FSM_FFd3> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/rmw_state_flag> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/rmw_done_r> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/rmw_done_180r> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/wdf_rden_out_r> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/rmw_state2_flag> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/rst_180r> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_err_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_err_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_err_2_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dec> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_err_2_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_0_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_0_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_0_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_0_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_0_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_0_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_3_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_3_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_3_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_3_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_3_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_3_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_1_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_1_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_1_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_1_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_1_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_1_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_2_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_2_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_2_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_2_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_2_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_2_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_4_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_4_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_4_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_4_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_4_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_4_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_5_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_5_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_5_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_5_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_5_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_5_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_7_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_7_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_7_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_7_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_7_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_7_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_6_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_6_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_6_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_6_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_6_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_6_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_8_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_8_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_8_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_8_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_8_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_8_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_9_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_9_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_9_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_9_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_9_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_9_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_12_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_12_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_12_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_12_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_12_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_12_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_10_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_10_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_10_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_10_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_10_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_10_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_11_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_11_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_11_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_11_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_11_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_11_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_13_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_13_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_13_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_13_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_13_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_13_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_14_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_14_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_14_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_14_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_14_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_14_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_17_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_17_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_17_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_17_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_17_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_17_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_15_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_15_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_15_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_15_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_15_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_15_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_16_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_16_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_16_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_16_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_16_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_16_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_18_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_18_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_18_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_18_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_18_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_18_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_19_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_19_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_19_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_19_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_19_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_19_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_22_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_22_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_22_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_22_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_22_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_22_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_21_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_21_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_21_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_21_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_21_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_21_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_20_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_20_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_20_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_20_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_20_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_20_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_23_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_23_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_23_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_23_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_23_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_23_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_24_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_24_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_24_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_24_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_24_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_24_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_25_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_25_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_25_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_25_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_25_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_25_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_26_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_26_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_26_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_26_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_26_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_26_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_27_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_27_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_27_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_27_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_27_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_27_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_28_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_28_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_28_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_28_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_28_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_28_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_31_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_31_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_31_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_31_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_31_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_31_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_29_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_29_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_29_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_29_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_29_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_29_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_30_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_30_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_30_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_30_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_30_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_30_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_32_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_32_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_32_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_32_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_32_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_32_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_33_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_33_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_33_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_33_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_33_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_33_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_36_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_36_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_36_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_36_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_36_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_36_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_34_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_34_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_34_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_34_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_34_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_34_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_35_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_35_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_35_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_35_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_35_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_35_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_37_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_37_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_37_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_37_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_37_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_37_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_38_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_38_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_38_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_38_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_38_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_38_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_41_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_41_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_41_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_41_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_41_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_41_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_39_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_39_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_39_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_39_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_39_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_39_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_40_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_40_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_40_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_40_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_40_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_40_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_42_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_42_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_42_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_42_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_42_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_42_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_43_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_43_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_43_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_43_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_43_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_43_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_45_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_45_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_45_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_45_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_45_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_45_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_44_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_44_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_44_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_44_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_44_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_44_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_46_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_46_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_46_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_46_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_46_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_46_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_47_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_47_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_47_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_47_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_47_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_47_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_50_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_50_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_50_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_50_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_50_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_50_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_48_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_48_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_48_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_48_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_48_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_48_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_49_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_49_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_49_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_49_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_49_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_49_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_51_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_51_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_51_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_51_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_51_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_51_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_52_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_52_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_52_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_52_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_52_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_52_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_55_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_55_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_55_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_55_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_55_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_55_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_53_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_53_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_53_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_53_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_53_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_53_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_54_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_54_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_54_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_54_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_54_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_54_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_56_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_56_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_56_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_56_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_56_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_56_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_57_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_57_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_57_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_57_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_57_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_57_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_60_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_60_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_60_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_60_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_60_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_60_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_58_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_58_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_58_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_58_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_58_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_58_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_59_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_59_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_59_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_59_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_59_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_59_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_61_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_61_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_61_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_61_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_61_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_61_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_62_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_62_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_62_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_62_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_62_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_62_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_63_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_63_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_63_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_63_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_63_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dq_tap_cnt_63_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_0_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_0_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_0_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_0_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_0_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_0_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_1_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_1_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_1_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_1_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_1_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_1_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_2_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_2_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_2_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_2_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_2_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_2_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_3_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_3_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_3_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_3_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_3_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_3_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_5_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_5_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_5_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_5_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_5_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_5_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_4_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_4_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_4_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_4_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_4_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_4_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_6_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_6_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_6_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_6_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_6_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_6_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_7_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_7_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_7_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_7_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_7_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_dqs_tap_cnt_7_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_2_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_2_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_2_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_2_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_2_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_2_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_0_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_0_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_0_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_0_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_0_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_0_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_1_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_1_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_1_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_1_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_1_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_1_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_3_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_3_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_3_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_3_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_3_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_3_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_4_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_4_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_4_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_4_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_4_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_4_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_7_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_7_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_7_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_7_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_7_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_7_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_5_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_5_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_5_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_5_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_5_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_5_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_6_0> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_6_1> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_6_2> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_6_3> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_6_4> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:2677 - Node <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dbg_gate_tap_cnt_6_5> of sequential type is unconnected in block <ddr2_sdram_wrapper>.
WARNING:Xst:1710 - FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/rmw_state_r_FSM_FFd2> (without init value) has a constant value of 0 in block <ddr2_sdram_wrapper>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/rd_data_in_rise_r_16> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_2> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/rd_data_in_rise_r_17> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_2> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/rd_data_in_rise_r_24> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_3> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/rd_data_in_rise_r_25> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_3> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/rd_data_in_rise_r_32> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_4> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/rd_data_in_rise_r_33> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_4> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/rd_data_in_rise_r_40> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_5> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/rd_data_in_rise_r_41> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_5> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/rd_data_in_rise_r_48> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_6> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/rd_data_in_rise_r_49> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_6> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/rd_data_in_fall_r_16> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_2> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/rd_data_in_rise_r_56> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_7> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/rd_data_in_fall_r_17> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_2> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/rd_data_in_rise_r_57> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_7> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/rd_data_in_fall_r_24> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_3> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/rd_data_in_fall_r_25> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_3> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/rd_data_in_fall_r_32> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_4> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/rd_data_in_fall_r_33> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_4> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/rd_data_in_fall_r_40> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_5> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/rd_data_in_fall_r_41> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_5> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/rd_data_in_fall_r_48> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_6> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/rd_data_in_fall_r_49> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_6> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/rd_data_in_fall_r_56> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_7> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/rd_data_in_fall_r_57> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_7> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/rst0_r> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/rst_r> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/rd_data_in_rise_r_0> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_0> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/rd_data_in_rise_r_1> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_0> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/rd_data_in_fall_r_0> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_0> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/rd_data_in_fall_r_1> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_0> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/rd_data_in_rise_r_8> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_r_1> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/rd_data_in_rise_r_9> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_2x_bit1_r_1> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/rd_data_in_fall_r_8> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/rd_data_in_fall_r_9> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_1> 
INFO:Xst:2261 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/rst90_r> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch, which will be removed : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_write/rst90_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux> in Unit <ddr2_sdram_wrapper> is equivalent to the following FF/Latch : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/rden_sel_r_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce> in Unit <ddr2_sdram_wrapper> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce> <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce> 
FlipFlop DDR2_SDRAM/u_ddr2_top/clk_reset/rst0_sync_r_2 has been replicated 1 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/clk_reset/rst90_sync_r_2 has been replicated 6 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0 has been replicated 40 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_0 has been replicated 1 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_1 has been replicated 1 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_10 has been replicated 1 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_11 has been replicated 1 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_12 has been replicated 1 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_13 has been replicated 1 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_14 has been replicated 1 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_15 has been replicated 2 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_16 has been replicated 2 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_17 has been replicated 2 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_18 has been replicated 2 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_19 has been replicated 2 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_2 has been replicated 1 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_20 has been replicated 2 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_21 has been replicated 2 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_22 has been replicated 2 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_23 has been replicated 2 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_24 has been replicated 2 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_25 has been replicated 2 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_26 has been replicated 2 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_27 has been replicated 2 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_28 has been replicated 2 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_29 has been replicated 2 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_3 has been replicated 1 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_30 has been replicated 2 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_31 has been replicated 2 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_32 has been replicated 2 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_33 has been replicated 2 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_34 has been replicated 2 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_35 has been replicated 2 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_36 has been replicated 2 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_37 has been replicated 2 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_38 has been replicated 2 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_39 has been replicated 2 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_4 has been replicated 1 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_40 has been replicated 2 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_41 has been replicated 2 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_42 has been replicated 2 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_43 has been replicated 2 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_44 has been replicated 2 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_5 has been replicated 1 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_58 has been replicated 1 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_59 has been replicated 1 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_6 has been replicated 1 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_7 has been replicated 1 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_8 has been replicated 1 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_cmp_addr_r_9 has been replicated 1 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_hit_r_1 has been replicated 1 time(s)
FlipFlop DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_hit_r_2 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <ddr2_sdram_wrapper> :
	Found 3-bit shift register for signal <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done>.
	Found 16-bit shift register for signal <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_init/calib_start_2>.
	Found 15-bit shift register for signal <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_init/calib_start_shift3_r_15>.
	Found 15-bit shift register for signal <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_init/calib_start_shift1_r_15>.
	Found 15-bit shift register for signal <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_init/calib_start_shift0_r_15>.
	Found 2-bit shift register for signal <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_bit1_r>.
INFO:Xst:741 - HDL ADVISOR - A 5-bit shift register was found for signal <DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/auto_ref_r5> and currently occupies 5 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <ddr2_sdram_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2139
 Flip-Flops                                            : 2139
# Shift Registers                                      : 6
 15-bit shift register                                 : 3
 16-bit shift register                                 : 1
 2-bit shift register                                  : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/ddr2_sdram_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 437

Cell Usage :
# BELS                             : 1871
#      GND                         : 1
#      INV                         : 89
#      LUT1                        : 12
#      LUT2                        : 236
#      LUT3                        : 303
#      LUT4                        : 116
#      LUT5                        : 474
#      LUT6                        : 511
#      MUXCY                       : 56
#      MUXF7                       : 31
#      VCC                         : 1
#      XORCY                       : 41
# FlipFlops/Latches                : 2355
#      FD                          : 508
#      FD_1                        : 4
#      FDCPE                       : 22
#      FDCPE_1                     : 8
#      FDE                         : 85
#      FDP                         : 65
#      FDR                         : 363
#      FDR_1                       : 3
#      FDRE                        : 295
#      FDRS                        : 94
#      FDRSE                       : 388
#      FDRSE_1                     : 136
#      FDS                         : 156
#      FDS_1                       : 3
#      FDSE                        : 15
#      IDDR_2CLK                   : 64
#      ODDR                        : 146
# RAMS                             : 2
#      RAMB36_EXP                  : 2
# Shift Registers                  : 24
#      SRLC16E                     : 6
#      SRLC32E                     : 18
# IO Buffers                       : 82
#      IOBUF                       : 64
#      IOBUFDS                     : 8
#      OBUF                        : 8
#      OBUFDS                      : 2
# Others                           : 93
#      BUFIO                       : 8
#      FIFO36_72_EXP               : 2
#      IDELAYCTRL                  : 3
#      IODELAY                     : 80
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vfx70tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:            2355  out of  44800     5%  
 Number of Slice LUTs:                 1765  out of  44800     3%  
    Number used as Logic:              1741  out of  44800     3%  
    Number used as Memory:               24  out of  13120     0%  
       Number used as SRL:               24

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2973
   Number with an unused Flip Flop:     618  out of   2973    20%  
   Number with an unused LUT:          1208  out of   2973    40%  
   Number of fully used LUT-FF pairs:  1147  out of   2973    38%  
   Number of unique control sets:       281

IO Utilization: 
 Number of IOs:                         437
 Number of bonded IOBs:                  92  out of    640    14%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of    148     1%  
    Number using Block RAM only:          2

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                  | Clock buffer(FF name)                                                                                    | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------+
mc_mibclk                                                                                                                                                                                     | NONE(DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/rst0_r)                                                | 1002  |
mi_mcclk90                                                                                                                                                                                    | NONE(DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/rst90_r)                                               | 322   |
mi_mcclkdiv2                                                                                                                                                                                  | NONE(DDR2_SDRAM/u_ddr2_top/clk_reset/rstdiv0_sync_r_0)                                                   | 986   |
mi_mcclk_200                                                                                                                                                                                  | NONE(DDR2_SDRAM/u_ddr2_top/clk_reset/rst200_sync_r_2)                                                    | 3     |
DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce)| 1     |
DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)| IODELAY+BUFIO(*)(DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce)| 1     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                            | Buffer(FF name)                                                                                 | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------+
DDR2_SDRAM/u_ddr2_top/clk_reset/rst_tmp(DDR2_SDRAM/u_ddr2_top/clk_reset/rst_tmp1:O)                                                                                                       | NONE(DDR2_SDRAM/u_ddr2_top/clk_reset/rst0_sync_r_0)                                             | 54    |
mc_mireaddataerr(XST_GND:G)                                                                                                                                                               | NONE(DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[0].u_ff_addr)           | 53    |
DDR2_SDRAM/u_ddr2_top/clk_reset/rst0_sync_r_2_1(DDR2_SDRAM/u_ddr2_top/clk_reset/rst0_sync_r_2_1:Q)                                                                                        | NONE(DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs)| 8     |
N1(XST_VCC:P)                                                                                                                                                                             | NONE(DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/u_wr_fifos/.gen_wdf[0].u_usr_wr_fifo/.u_wdf)  | 8     |
DDR2_SDRAM/u_ddr2_top/clk_reset/rst0_sync_r_2(DDR2_SDRAM/u_ddr2_top/clk_reset/rst0_sync_r_2:Q)                                                                                            | NONE(DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cke[0].u_ff_cke)             | 7     |
mi_mcreset                                                                                                                                                                                | NONE                                                                                            | 3     |
DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)   | 1     |
DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)   | 1     |
DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)   | 1     |
DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)   | 1     |
DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce)   | 1     |
DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce)   | 1     |
DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce)   | 1     |
DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)| NONE(DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce)   | 1     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.758ns (Maximum Frequency: 266.099MHz)
   Minimum input arrival time before clock: 0.468ns
   Maximum output required time after clock: 3.395ns
   Maximum combinational path delay: 0.818ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mc_mibclk'
  Clock period: 3.758ns (frequency: 266.099MHz)
  Total number of paths / destination ports: 4164 / 1318
-------------------------------------------------------------------------
Delay:               3.758ns (Levels of Logic = 4)
  Source:            DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/row_miss_r_0 (FF)
  Destination:       DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/mc_mi_addr_rdy_accpt_r (FF)
  Source Clock:      mc_mibclk rising
  Destination Clock: mc_mibclk rising

  Data Path: DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/row_miss_r_0 to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/mc_mi_addr_rdy_accpt_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.471   1.069  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/row_miss_r_0 (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/row_miss_r_0)
     LUT6:I0->O            1   0.094   0.480  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_conf_SW3 (N295)
     LUT6:I5->O           13   0.094   0.546  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_conf (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/bank_conf)
     LUT4:I3->O            1   0.094   0.336  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/next_state<12>140 (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/next_state<12>140)
     FDRS:S                    0.573          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/state_r_12
    ----------------------------------------
    Total                      3.757ns (1.326ns logic, 2.431ns route)
                                       (35.3% logic, 64.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mi_mcclk90'
  Clock period: 2.762ns (frequency: 362.056MHz)
  Total number of paths / destination ports: 536 / 518
-------------------------------------------------------------------------
Delay:               1.381ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270 (FF)
  Destination:       DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1 (FF)
  Source Clock:      mi_mcclk90 falling
  Destination Clock: mi_mcclk90 rising

  Data Path: DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270 to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS_1:C->Q            2   0.467   0.341  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270 (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270)
     FDR:R                     0.573          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1
    ----------------------------------------
    Total                      1.381ns (1.040ns logic, 0.341ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mi_mcclk_200'
  Clock period: 0.807ns (frequency: 1239.157MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               0.807ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/u_ddr2_top/clk_reset/rst200_sync_r_1 (FF)
  Destination:       DDR2_SDRAM/u_ddr2_top/clk_reset/rst200_sync_r_2 (FF)
  Source Clock:      mi_mcclk_200 rising
  Destination Clock: mi_mcclk_200 rising

  Data Path: DDR2_SDRAM/u_ddr2_top/clk_reset/rst200_sync_r_1 to DDR2_SDRAM/u_ddr2_top/clk_reset/rst200_sync_r_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.471   0.336  DDR2_SDRAM/u_ddr2_top/clk_reset/rst200_sync_r_1 (DDR2_SDRAM/u_ddr2_top/clk_reset/rst200_sync_r_1)
     FDP:D                    -0.018          DDR2_SDRAM/u_ddr2_top/clk_reset/rst200_sync_r_2
    ----------------------------------------
    Total                      0.807ns (0.471ns logic, 0.336ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mi_mcclkdiv2'
  Clock period: 3.708ns (frequency: 269.687MHz)
  Total number of paths / destination ports: 11033 / 1629
-------------------------------------------------------------------------
Delay:               3.708ns (Levels of Logic = 4)
  Source:            DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_r_2 (FF)
  Destination:       DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_window_cnt_2 (FF)
  Source Clock:      mi_mcclkdiv2 rising
  Destination Clock: mi_mcclkdiv2 rising

  Data Path: DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_r_2 to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_window_cnt_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.471   1.069  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_r_2 (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_r_2)
     LUT6:I0->O            3   0.094   0.800  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_or190_SW0 (N286)
     LUT6:I2->O            6   0.094   0.507  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_or190 (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_or)
     LUT6:I5->O            2   0.094   0.485  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_window_cnt_or00001 (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_window_cnt_or0000)
     LUT5:I4->O            1   0.094   0.000  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_window_cnt_2_rstpot (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_window_cnt_2_rstpot)
     FD:D                     -0.018          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_window_cnt_2
    ----------------------------------------
    Total                      3.708ns (0.847ns logic, 2.861ns route)
                                       (22.8% logic, 77.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mc_mibclk'
  Total number of paths / destination ports: 437 / 435
-------------------------------------------------------------------------
Offset:              0.468ns (Levels of Logic = 1)
  Source:            mi_mcaddressvalid (PAD)
  Destination:       DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/mi_mc_conflict_r (FF)
  Destination Clock: mc_mibclk rising

  Data Path: mi_mcaddressvalid to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/mi_mc_conflict_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O            1   0.094   0.000  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/mi_mc_conflict_r_and00001 (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/mi_mc_conflict_r_and0000)
     FDR:D                    -0.018          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_u_ctrl/mi_mc_conflict_r
    ----------------------------------------
    Total                      0.468ns (0.468ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mc_mibclk'
  Total number of paths / destination ports: 212 / 188
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 1)
  Source:            DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_oddr_dqs (FF)
  Destination:       DDR2_DQS<7> (PAD)
  Source Clock:      mc_mibclk falling

  Data Path: DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_oddr_dqs to DDR2_DQS<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_oddr_dqs (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_out)
     IOBUFDS:I->IOB        0   2.452   0.000  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs (DDR2_DQS_N<7>)
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mi_mcclk90'
  Total number of paths / destination ports: 136 / 72
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 1)
  Source:            DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/u_oddr_dq (FF)
  Destination:       DDR2_DQ<63> (PAD)
  Source Clock:      mi_mcclk90 rising

  Data Path: DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/u_oddr_dq to DDR2_DQ<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/u_oddr_dq (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/dq_out)
     IOBUF:I->IO               2.452          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/u_iobuf_dq (DDR2_DQ<63>)
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mi_mcclkdiv2'
  Total number of paths / destination ports: 240 / 240
-------------------------------------------------------------------------
Offset:              0.942ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyrst_dq (FF)
  Destination:       DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/u_idelay_dq:RST (PAD)
  Source Clock:      mi_mcclkdiv2 rising

  Data Path: DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyrst_dq to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/u_idelay_dq:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             72   0.471   0.471  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyrst_dq (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyrst_dq)
    IODELAY:RST                0.000          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_idelay_dqs
    ----------------------------------------
    Total                      0.942ns (0.471ns logic, 0.471ns route)
                                       (50.0% logic, 50.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 345 / 345
-------------------------------------------------------------------------
Delay:               0.818ns (Levels of Logic = 1)
  Source:            DDR2_DQ<0> (PAD)
  Destination:       DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/u_idelay_dq:IDATAIN (PAD)

  Data Path: DDR2_DQ<0> to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/u_idelay_dq:IDATAIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           0   0.818   0.000  DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/u_iobuf_dq (DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/dq_in)
    IODELAY:IDATAIN            0.000          DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/u_idelay_dq
    ----------------------------------------
    Total                      0.818ns (0.818ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_ba[1].u_ff_ba.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_ba[0].u_ff_ba.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[12].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[11].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[10].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[9].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[8].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[7].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[6].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[5].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[4].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[3].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[2].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[1].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[0].u_ff_addr.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cke[0].u_ff_cke.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[1].u_ff_odt.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_we_n.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_cas_n.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_ras_n.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/gen_rden_sel_mux[5].u_ff_rden_sel_mux.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_usr_top/usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_fall.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_ff_stg2b_rise.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_tri_state_dqs.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[3].u_ff_rd_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[5].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[6].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[7].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[8].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[9].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[10].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[11].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[12].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[13].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[14].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[15].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[16].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[17].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[18].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[19].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[20].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[21].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[22].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[23].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[24].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[25].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[26].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[27].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[28].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[29].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[30].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[31].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[32].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[33].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[34].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[35].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[36].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[37].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[38].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[39].u_ff_rden_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[1].u_calib_rden_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[2].u_calib_rden_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[3].u_calib_rden_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[4].u_calib_rden_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[5].u_calib_rden_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[6].u_calib_rden_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[7].u_calib_rden_r.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[0].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[1].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[2].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[4].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[5].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[6].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[7].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[10].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[11].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[12].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[15].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[16].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[17].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[18].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[20].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[21].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[22].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[24].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[25].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[26].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[27].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[28].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[29].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[30].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[31].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[32].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[34].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[35].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[36].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[37].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[38].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[39].u_ff_gate_dly.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce.
WARNING:Xst:616 - Invalid property "SYN_PRESERVE 1": Did not attach to DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce.


Total REAL time to Xst completion: 64.00 secs
Total CPU time to Xst completion: 63.11 secs
 
--> 


Total memory usage is 585776 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1431 (   0 filtered)
Number of infos    :   71 (   0 filtered)

