# VerilogDelayProject
Verilog project for class to calculate various delays over 20 set and 5000 randomized patterns for 32-bit adder/subtractor
Used python to aggregate data from iverilog simulator
