[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of ACU3EG production of ALINX from the text:ZYNQ  UltraScale+  FPGA  \nCore  Board\nACU3EG\nUserManual\nZYNQUltrascale+FPGABoardAXU3EGUserManual\n2/29 www.alinx.comVersionRecord\nVersion Date ReleaseBy Description\nRev1.0 2021-03-27 RachelZhou FirstRelease\nZYNQUltrascale+FPGABoardAXU3EGUserManual\n3/29 www.alinx.comTableofContents\nVersionRecord.......................................................................................................2\nPart1:ACU3EGcoreboard................................................................................4\nPart1.1:ACU3EGcoreboardIntroduction..............................................4\nPart1.2:ZYNQChip.....................................................................................5\nPart1.3:DDR4DRAM..................................................................................7\nPart1.4:QSPIFlash...................................................................................14\nPart1.5:eMMCFlash.................................................................................15\nPart1.6:Clockconfiguration.....................................................................17\nPart1.7:LED................................................................................................19\nPart1.8:PowerSupply...............................................................................20\nPart1.9:ACU3EGCoreBoardSizeDimension....................................21\nPart1.10:BoardtoBoardConnectorspinassignment........................21\nZYNQUltrascale+FPGABoardAXU3EGUserManual\n4/29 www.alinx.comPart1:ACU3EGcoreboard\nPart1.1:ACU3EGcoreboardIntroduction\nACU3EG(coreboardmodel,thesamebelow)FPGAcoreboard,ZYNQ\nchipisbasedonXCZU3EG-1SFVC784IofXILINXcompanyZynqUltraScale+\nMPSoCsEGseries.\nThiscoreboarduses5MicronDDR4chipsMT40A512M16GE,ofwhich4\nDDR4chipsaremountedonthePSsidetoforma64-bitdatabusbandwidth\nand4GBcapacity.OneDDR4chipismountedonthePLend,whichisa16-bit\ndatabuswidthandacapacityof1GB.ThehighestoperatingspeedofDDR4\nSDRAMonthePSsidecanreach1200MHz(datarate2400Mbps),andthe\nhighestoperatingspeedofDDR4SDRAMonthePLsidecanreach1066MHz\n(datarate2132Mbps).Inaddition,a256MBitQSPIFLASHandan8GBeMMC\nFLASHchiparealsointegratedonthecoreboardtostartstorageconfiguration\nandsystemfiles.\nInordertoconnectwiththecarrierboard,thefourboard-to-board\nconnectorsofthiscoreboardexpandthePSsideUSB2.0interface,Gigabit\nEthernetinterface,SDcardinterfaceandotherremainingMIOports;also\nexpand4pairsofPSMGThigh-speedtransceiverinterface;andalmostallIO\nportsonthePLside(HPI/O:96,HDI/O:84).ThewiringbetweentheCZU3EG\nchipandtheinterfacehasbeenprocessedwithequallengthanddifferential,\nandthecoreboardsizeisonly3.15*2.36(inch),whichisverysuitablefor\nsecondarydevelopment.\nZYNQUltrascale+FPGABoardAXU3EGUserManual\n5/29 www.alinx.com\nFigure2-1-1:ACU3EGCoreBoard(FrontView)\nPart1.2:ZYNQChip\nTheFPGAcoreboardACU3EgusesXilinx'sZynqUltraScale+MPSoCs\nEGserieschip,moduleXCZU3EG-1SFVC784I.ThePSsystemoftheZU3EG\nchipintegrates4ARMCortex™-A53processorswithaspeedofupto1.2Ghz\nandsupportsLevel2Cache;italsocontains2Cortex-R5processorswitha\nspeedofupto500Mhz\nTheZU3EGchipsupports32-bitor64-bitDDR4,LPDDR4,DDR3,DDR3L,\nLPDDR3memorychips,withrichhigh-speedinterfacesonthePSsidesuchas\nPCIEGen2,USB3.0,SATA3.1,DisplayPort;italsosupportsUSB2.0,Gigabit\nEthernet,SD/SDIO,I2C,CAN,UART,GPIOandotherinterfaces.ThePLend\ncontainsawealthofprogrammablelogicunits,DSPandinternalRAM..\nFigure2-2-1detailedtheOverallBlockDiagramoftheZU3EGChip.\nZYNQUltrascale+FPGABoardAXU3EGUserManual\n6/29 www.alinx.com\nFigure2-2-1:OverallBlockDiagramoftheZYNQZU3EGChip\nThemainparametersofthePSsystempartareasfollows:\n\uf0d8ARMquad-coreCortex™-A53processor,speedupto1.2GHz,each\nCPU32KBlevel1instructionanddatacache,1MBlevel2cache,\nsharedby2CPUs\n\uf0d8ARMdual-coreCortex-R5processor,speedupto500MHz,eachCPU\n32KBlevel1instructionanddatacache,and128Ktightlycoupled\nmemory.\n\uf0d8Externalstorageinterface,support32/64bitDDR4/3/3L,LPDDR4/3\ninterface\nZYNQUltrascale+FPGABoardAXU3EGUserManual\n7/29 www.alinx.com\uf0d8Staticstorageinterface,supportNAND,2xQuad-SPIFLASH.\n\uf0d8High-speedconnectioninterface,supportPCIeGen2x4,2xUSB3.0,\nSata3.1,DisplayPort,4xTri-modeGigabitEthernet\n\uf0d8Commonconnectioninterfaces:2xUSB2.0,2xSD/SDIO,2xUART,\n2xCAN2.0B,2xI2C,2xSPI,4x32bGPIO\n\uf0d8Powermanagement:Supportsthedivisionoffourpartsofpower\nsupplyFull/Low/PL/Battery.\n\uf0d8Encryptionalgorithm:supportRSA,AESandSHA.\n\uf0d8Systemmonitoring:10-bit1MbpsADsamplingfortemperatureand\nvoltagedetection.\nThemainparametersofthePLlogicpartareasfollows:\n\uf0d8LogicCells:154K\n\uf0d8Flip-flops:141K\n\uf0d8Look-up-tables(LUTs):71K\n\uf0d8BlockRAM:240KB\n\uf0d8ClockManagementUnits(CMTs):3\n\uf0d818x25MACCs:360\nXCZU3EG-1SFVC784Ichipspeedgradeis-1,industrialgrade,package\nisSFVC784\nPart1.3:DDR4DRAM\nTheACU3EGcoreboardisequippedwith5Micron(Micron)1GBDDR4\nchips,modelMT40A512M16LY-062E,ofwhich4DDR4chipsaremountedon\nthePSsidetoforma64-bitdatabusbandwidthand4GBcapacity.OneDDR4\nchipismountedonthePLend,whichisa16-bitdatabuswidthandacapacity\nof1GB.ThemaximumoperatingspeedoftheDDR4SDRAMonthePSside\nZYNQUltrascale+FPGABoardAXU3EGUserManual\n8/29 www.alinx.comcanreach1200MHz(datarate2400Mbps),andthe4DDR4storagesystems\naredirectlyconnectedtothememoryinterfaceofthePSBANK504.The\nhighestoperatingspeedoftheDDR4SDRAMonthePLsidecanreach\n1066MHz(datarate2133Mbps),andapieceofDDR4isconnectedtothe\nBANK64interfaceoftheFPGA.ThespecificconfigurationofDDR4SDRAMis\nshowninTable2-3-1below:\nBitNumber ChipModel Capacity Factory\nU12,U14,U15,U16 MT40A512M16LY-062E 512Mx16bit Micron\nTable2-3-1:DDR4SDRAMConfiguration\nThehardwaredesignofDDR4requiresstrictconsiderationofsignal\nintegrity.Wehavefullyconsideredthematchingresistor/terminalresistance,\ntraceimpedancecontrol,andtracelengthcontrolincircuitdesignandPCB\ndesigntoensurehigh-speedandstableoperationofDDR4.\nThehardwareconnectionofDDR4SDRAMonthePSSideisshownin\nFigure2-3-1:\nFigure2-3-1:DDR3DRAMschematicdiagram\nZYNQUltrascale+FPGABoardAXU3EGUserManual\n9/29 www.alinx.comThehardwareconnectionofDDR4SDRAMonthePlSideisshownin\nFigure2-3-2:\nFigure2-3-2:DDR3DRAMschematicdiagram\nPSSideDDR4DRAMpinassignment:\nSignalName PinName PinNumber\nPS_DDR4_DQS0_P PS_DDR_DQS_P0_504 AF21\nPS_DDR4_DQS0_N PS_DDR_DQS_N0_504 AG21\nPS_DDR4_DQS1_P PS_DDR_DQS_P1_504 AF23\nPS_DDR4_DQS1_N PS_DDR_DQS_N1_504 AG23\nPS_DDR4_DQS2_P PS_DDR_DQS_P2_504 AF25\nPS_DDR4_DQS2_N PS_DDR_DQS_N2_504 AF26\nPS_DDR4_DQS3_P PS_DDR_DQS_P3_504 AE27\nPS_DDR4_DQS3_N PS_DDR_DQS_N3_504 AF27\nPS_DDR4_DQS4_P PS_DDR_DQS_P4_504 N23\nPS_DDR4_DQS4_N PS_DDR_DQS_N4_504 M23\nPS_DDR4_DQS5_P PS_DDR_DQS_P5_504 L23\nPS_DDR4_DQS5_N PS_DDR_DQS_N5_504 K23\nPS_DDR4_DQS6_P PS_DDR_DQS_P6_504 N26\nZYNQUltrascale+FPGABoardAXU3EGUserManual\n10/29 www.alinx.comPS_DDR4_DQS6_N PS_DDR_DQS_N6_504 N27\nPS_DDR4_DQS7_P PS_DDR_DQS_P7_504 J26\nPS_DDR4_DQS7_N PS_DDR_DQS_N7_504 J27\nPS_DDR4_DQ0 PS_DDR_DQ0_504 AD21\nPS_DDR4_DQ1 PS_DDR_DQ1_504 AE20\nPS_DDR4_DQ2 PS_DDR_DQ2_504 AD20\nPS_DDR4_DQ3 PS_DDR_DQ3_504 AF20\nPS_DDR4_DQ4 PS_DDR_DQ4_504 AH21\nPS_DDR4_DQ5 PS_DDR_DQ5_504 AH20\nPS_DDR4_DQ6 PS_DDR_DQ6_504 AH19\nPS_DDR4_DQ7 PS_DDR_DQ7_504 AG19\nPS_DDR4_DQ8 PS_DDR_DQ8_504 AF22\nPS_DDR4_DQ9 PS_DDR_DQ9_504 AH22\nPS_DDR4_DQ10 PS_DDR_DQ10_504 AE22\nPS_DDR4_DQ11 PS_DDR_DQ11_504 AD22\nPS_DDR4_DQ12 PS_DDR_DQ12_504 AH23\nPS_DDR4_DQ13 PS_DDR_DQ13_504 AH24\nPS_DDR4_DQ14 PS_DDR_DQ14_504 AE24\nPS_DDR4_DQ15 PS_DDR_DQ15_504 AG24\nPS_DDR4_DQ16 PS_DDR_DQ16_504 AC26\nPS_DDR4_DQ17 PS_DDR_DQ17_504 AD26\nPS_DDR4_DQ18 PS_DDR_DQ18_504 AD25\nPS_DDR4_DQ19 PS_DDR_DQ19_504 AD24\nPS_DDR4_DQ20 PS_DDR_DQ20_504 AG26\nPS_DDR4_DQ21 PS_DDR_DQ21_504 AH25\nPS_DDR4_DQ22 PS_DDR_DQ22_504 AH26\nPS_DDR4_DQ23 PS_DDR_DQ23_504 AG25\nPS_DDR4_DQ24 PS_DDR_DQ24_504 AH27\nPS_DDR4_DQ25 PS_DDR_DQ25_504 AH28\nPS_DDR4_DQ26 PS_DDR_DQ26_504 AF28\nPS_DDR4_DQ27 PS_DDR_DQ27_504 AG28\nPS_DDR4_DQ28 PS_DDR_DQ28_504 AC27\nPS_DDR4_DQ29 PS_DDR_DQ29_504 AD27\nPS_DDR4_DQ30 PS_DDR_DQ30_504 AD28\nPS_DDR4_DQ31 PS_DDR_DQ31_504 AC28\nPS_DDR4_DQ32 PS_DDR_DQ32_504 T22\nZYNQUltrascale+FPGABoardAXU3EGUserManual\n11/29 www.alinx.comPS_DDR4_DQ33 PS_DDR_DQ33_504 R22\nPS_DDR4_DQ34 PS_DDR_DQ34_504 P22\nPS_DDR4_DQ35 PS_DDR_DQ35_504 N22\nPS_DDR4_DQ36 PS_DDR_DQ36_504 T23\nPS_DDR4_DQ37 PS_DDR_DQ37_504 P24\nPS_DDR4_DQ38 PS_DDR_DQ38_504 R24\nPS_DDR4_DQ39 PS_DDR_DQ39_504 N24\nPS_DDR4_DQ40 PS_DDR_DQ40_504 H24\nPS_DDR4_DQ41 PS_DDR_DQ41_504 J24\nPS_DDR4_DQ42 PS_DDR_DQ42_504 M24\nPS_DDR4_DQ43 PS_DDR_DQ43_504 K24\nPS_DDR4_DQ44 PS_DDR_DQ44_504 J22\nPS_DDR4_DQ45 PS_DDR_DQ45_504 H22\nPS_DDR4_DQ46 PS_DDR_DQ46_504 K22\nPS_DDR4_DQ47 PS_DDR_DQ47_504 L22\nPS_DDR4_DQ48 PS_DDR_DQ48_504 M25\nPS_DDR4_DQ49 PS_DDR_DQ49_504 M26\nPS_DDR4_DQ50 PS_DDR_DQ50_504 L25\nPS_DDR4_DQ51 PS_DDR_DQ51_504 L26\nPS_DDR4_DQ52 PS_DDR_DQ52_504 K28\nPS_DDR4_DQ53 PS_DDR_DQ53_504 L28\nPS_DDR4_DQ54 PS_DDR_DQ54_504 M28\nPS_DDR4_DQ55 PS_DDR_DQ55_504 N28\nPS_DDR4_DQ56 PS_DDR_DQ56_504 J28\nPS_DDR4_DQ57 PS_DDR_DQ57_504 K27\nPS_DDR4_DQ58 PS_DDR_DQ58_504 H28\nPS_DDR4_DQ59 PS_DDR_DQ59_504 H27\nPS_DDR4_DQ60 PS_DDR_DQ60_504 G26\nPS_DDR4_DQ61 PS_DDR_DQ61_504 G25\nPS_DDR4_DQ62 PS_DDR_DQ62_504 K25\nPS_DDR4_DQ63 PS_DDR_DQ63_504 J25\nPS_DDR4_DM0 PS_DDR_DM0_504 AG20\nPS_DDR4_DM1 PS_DDR_DM1_504 AE23\nPS_DDR4_DM2 PS_DDR_DM2_504 AE25\nPS_DDR4_DM3 PS_DDR_DM3_504 AE28\nPS_DDR4_DM4 PS_DDR_DM4_504 R23\nZYNQUltrascale+FPGABoardAXU3EGUserManual\n12/29 www.alinx.comPS_DDR4_DM5 PS_DDR_DM5_504 H23\nPS_DDR4_DM6 PS_DDR_DM6_504 L27\nPS_DDR4_DM7 PS_DDR_DM7_504 H26\nPS_DDR4_A0 PS_DDR_A0_504 W28\nPS_DDR4_A1 PS_DDR_A1_504 Y28\nPS_DDR4_A2 PS_DDR_A2_504 AB28\nPS_DDR4_A3 PS_DDR_A3_504 AA28\nPS_DDR4_A4 PS_DDR_A4_504 Y27\nPS_DDR4_A5 PS_DDR_A5_504 AA27\nPS_DDR4_A6 PS_DDR_A6_504 Y22\nPS_DDR4_A7 PS_DDR_A7_504 AA23\nPS_DDR4_A8 PS_DDR_A8_504 AA22\nPS_DDR4_A9 PS_DDR_A9_504 AB23\nPS_DDR4_A10 PS_DDR_A10_504 AA25\nPS_DDR4_A11 PS_DDR_A11_504 AA26\nPS_DDR4_A12 PS_DDR_A12_504 AB25\nPS_DDR4_A13 PS_DDR_A13_504 AB26\nPS_DDR4_WE_B PS_DDR_A14_504 AB24\nPS_DDR4_CAS_B PS_DDR_A15_504 AC24\nPS_DDR4_RAS_B PS_DDR_A16_504 AC23\nPS_DDR4_ACT_B PS_DDR_ACT_N_504 Y23\nPS_DDR4_ALERT_B PS_DDR_ALERT_N_504 U25\nPS_DDR4_BA0 PS_DDR_BA0_504 V23\nPS_DDR4_BA1 PS_DDR_BA1_504 W22\nPS_DDR4_BG0 PS_DDR_BG0_504 W24\nPS_DDR4_CS0_B PS_DDR_CS_N0_504 W27\nPS_DDR4_ODT0 PS_DDR_ODT0_504 U28\nPS_DDR4_PARITY PS_DDR_PARITY_504 V24\nPS_DDR4_RESET_B PS_DDR_RST_N_504 U23\nPS_DDR4_CLK0_P PS_DDR_CK0_P_504 W25\nPS_DDR4_CLK0_N PS_DDR_CK0_N_504 W26\nPS_DDR4_CKE0 PS_DDR_CKE0_504 V28\nPLSideDDR4DRAMpinassignment:\nSignalName PinName PinNumber\nZYNQUltrascale+FPGABoardAXU3EGUserManual\n13/29 www.alinx.comPL_DDR4_DQS0_P IO_L22P_T3U_N6_DBC_AD0P_64 AE2\nPL_DDR4_DQS0_N IO_L22N_T3U_N7_DBC_AD0N_64 AF2\nPL_DDR4_DQS1_P IO_L16P_T2U_N6_QBC_AD3P_64 AD2\nPL_DDR4_DQS1_N IO_L16N_T2U_N7_QBC_AD3N_64 AD1\nPL_DDR4_DQ0 IO_L24N_T3U_N11_64 AG1\nPL_DDR4_DQ1 IO_L24P_T3U_N10_64 AF1\nPL_DDR4_DQ2 IO_L23N_T3U_N9_64 AH1\nPL_DDR4_DQ3 IO_L23P_T3U_N8_64 AH2\nPL_DDR4_DQ4 IO_L21N_T3L_N5_AD8N_64 AF3\nPL_DDR4_DQ5 IO_L21P_T3L_N4_AD8P_64 AE3\nPL_DDR4_DQ6 IO_L20N_T3L_N3_AD1N_64 AH3\nPL_DDR4_DQ7 IO_L20P_T3L_N2_AD1P_64 AG3\nPL_DDR4_DQ8 IO_L18N_T2U_N11_AD2N_64 AC1\nPL_DDR4_DQ9 IO_L18P_T2U_N10_AD2P_64 AB1\nPL_DDR4_DQ10 IO_L17N_T2U_N9_AD10N_64 AC2\nPL_DDR4_DQ11 IO_L17P_T2U_N8_AD10P_64 AB2\nPL_DDR4_DQ12 IO_L15N_T2L_N5_AD11N_64 AB3\nPL_DDR4_DQ13 IO_L15P_T2L_N4_AD11P_64 AB4\nPL_DDR4_DQ14 IO_L14N_T2L_N3_GC_64 AC3\nPL_DDR4_DQ15 IO_L14P_T2L_N2_GC_64 AC4\nPL_DDR4_DM0 IO_L19P_T3L_N0_DBC_AD9P_64 AG4\nPL_DDR4_DM1 IO_L13P_T2L_N0_GC_QBC_64 AD5\nPL_DDR4_A0 IO_L8N_T1L_N3_AD5N_64 AG8\nPL_DDR4_A1 IO_L3P_T0L_N4_AD15P_64 AB8\nPL_DDR4_A2 IO_L8P_T1L_N2_AD5P_64 AF8\nPL_DDR4_A3 IO_L3N_T0L_N5_AD15N_64 AC8\nPL_DDR4_A4 IO_L11P_T1U_N8_GC_64 AF7\nPL_DDR4_A5 IO_L4P_T0U_N6_DBC_AD7P_64 AD7\nPL_DDR4_A6 IO_L9N_T1L_N5_AD12N_64 AH7\nPL_DDR4_A7 IO_L2P_T0L_N2_64 AE9\nPL_DDR4_A8 IO_L9P_T1L_N4_AD12P_64 AH8\nPL_DDR4_A9 IO_L1P_T0L_N0_DBC_64 AC9\nPL_DDR4_A10 IO_L4N_T0U_N7_DBC_AD7N_64 AE7\nPL_DDR4_A11 IO_L7N_T1L_N1_QBC_AD13N_64 AH9\nPL_DDR4_A12 IO_L6N_T0U_N11_AD6N_64 AC6\nPL_DDR4_A13 IO_L1N_T0L_N1_DBC_64 AD9\nZYNQUltrascale+FPGABoardAXU3EGUserManual\n14/29 www.alinx.comPL_DDR4_BA0 IO_T1U_N12_64 AH6\nPL_DDR4_BA1 IO_L5N_T0U_N9_AD14N_64 AC7\nPL_DDR4_RAS_B IO_T2U_N12_64 AB5\nPL_DDR4_CAS_B IO_L5P_T0U_N8_AD14P_64 AB7\nPL_DDR4_WE_B IO_L11N_T1U_N9_GC_64 AF6\nPL_DDR4_ACT_B IO_L13N_T2L_N1_GC_QBC_64 AD4\nPL_DDR4_CS_B IO_L6P_T0U_N10_AD6P_64 AB6\nPL_DDR4_BG0 IO_L2N_T0L_N3_64 AE8\nPL_DDR4_RST IO_L7P_T1L_N0_QBC_AD13P_64 AG9\nPL_DDR4_CLK_N IO_L10N_T1U_N7_QBC_AD4N_64 AG5\nPL_DDR4_CLK_P IO_L10P_T1U_N6_QBC_AD4P_64 AG6\nPL_DDR4_CKE IO_T3U_N12_64 AE4\nPL_DDR4_OTD IO_L19N_T3L_N1_DBC_AD9N_64 AH4\nPart1.4:QSPIFlash\nTheFPGAcoreboardACU3EGisequippedwithone256MBitQuad-SPI\nFLASHchiptoforman8-bitbandwidthdatabus,theflashmodelis\nMT25QU256ABA1EW9,whichusesthe1.8VCMOSvoltagestandard.Dueto\nthenon-volatilenatureofQSPIFLASH,itcanbeusedasabootdeviceforthe\nsystemtostorethebootimageofthesystem.Theseimagesmainlyinclude\nFPGAbitfiles,ARMapplicationcode,andotheruserdatafiles.Thespecific\nmodelsandrelatedparametersofQSPIFLASHareshowninTable2-4-1.\nPosition Model Capacity Factory\nU5 MT25QU256ABA1EW9 256Mbit Winbond\nTable2-4-1:QSPIFLASHSpecification\nQSPIFLASHisconnectedtotheGPIOportoftheBANK500inthePS\nsectionoftheZYNQchip.Inthesystemdesign,theGPIOportfunctionsof\nthesePSportsneedtobeconfiguredastheQSPIFLASHinterface.Figure\n2-4-1showstheQSPIFlashintheschematic.\nZYNQUltrascale+FPGABoardAXU3EGUserManual\n15/29 www.alinx.com\nFigure2-4-1:QSPIFlashintheschematic\nConfigurechippinassignments:\nSignalName PinName PinNumber\nMIO0_QSPI0_SCLK PS_MIO0_500 AG15\nMIO1_QSPI0_IO1 PS_MIO1_500 AG16\nMIO2_QSPI0_IO2 PS_MIO2_500 AF15\nMIO3_QSPI0_IO3 PS_MIO3_500 AH15\nMIO4_QSPI0_IO0 PS_MIO4_500 AH16\nMIO5_QSPI0_SS_B PS_MIO5_500 AD16\nPart1.5:eMMCFlash\nTheACU3EGcoreboardisequippedwithalarge-capacity8GBeMMC\nFLASHchip,themodelisMTFC8GAKAJCN-4M,itsupportstheHS-MMC\ninterfaceoftheJEDECe-MMCV5.0standard,andthelevelsupports1.8Vor\n3.3V.ThedatawidthofeMMCFLASHandZYNQconnectionis8bit.Duetothe\nlarge-capacityandnon-volatilecharacteristicsofeMMCFLASH,itcanbeused\nasalarge-capacitystoragedeviceintheZYNQsystem,suchasstoringARM\napplications,systemfilesandotheruserdatafilesThespecificmodelsand\nrelatedparametersofeMMCFLASHareshowninTable2-5-1.\nPosition Model Capacity Factory\nU19 MTFC8GAKAJCN-4M 8GByte Micron\nTable2-5-1:eMMCFLASHSpecification\nZYNQUltrascale+FPGABoardAXU3EGUserManual\n16/29 www.alinx.comTheeMMCFLASHisconnectedtotheGPIOportoftheBANK500ofthe\nPSpartoftheZYNQUltraScale+.Inthesystemdesign,itisnecessaryto\nconfiguretheGPIOportfunctionofthePSsideasanEMMCinterface.Figure\n2-5-1showsthepartofeMMCFlashintheschematicdiagram.\nFigure2-5-1:QSPIFlashintheschematic\nConfigurationChippinassignment:\nSignalName PinName PinNumber\nMMC_DAT0 PS_MIO13_500 AH18\nMMC_DAT1 PS_MIO14_500 AG18\nMMC_DAT2 PS_MIO15_500 AE18\nMMC_DAT3 PS_MIO16_500 AF18\nMMC_DAT4 PS_MIO17_500 AC18\nMMC_DAT5 PS_MIO18_500 AC19\nMMC_DAT6 PS_MIO19_500 AE19\nMMC_DAT7 PS_MIO20_500 AD19\nMMC_CMD PS_MIO21_500 AC21\nMMC_CCLK PS_MIO22_500 AB20\nMMC_RSTN PS_MIO23_500 AB18\nZYNQUltrascale+FPGABoardAXU3EGUserManual\n17/29 www.alinx.comPart1.6:Clockconfiguration\nThecoreboardprovidesreferenceclockandRTCreal-timeclockforPS\nsystemandPLlogicrespectively,sothatPSsystemandPLlogiccanwork\nindependently.Theschematicdiagramoftheclockcircuitdesignisshownin\nFigure2-6-1:\nFigure2-6-1:CoreBoardClockSource\nPSSystemRTCRealTimeClock\nThepassivecrystalY2onthecoreboardprovidesa32.768KHzreal-time\nclocksourceforthePSsystem.ThecrystalisconnectedtothePS_PADI_503\nandPS_PADO_503pinsofBANK503oftheZYNQchip.Theschematic\ndiagramisshowninFigure2-6-2:\nFigure2-6-2:PassiveCrystalOscillatorforRTC\nZYNQUltrascale+FPGABoardAXU3EGUserManual\n18/29 www.alinx.comClockpinassignment:\nSignalName Pin\nPS_PADI_503 N17\nPS_PADO_503 N18\nPSSystemClockSource\nTheX1crystalonthecoreboardprovidesa33.333MHzclockinputforthe\nPSpart.TheclockinputisconnectedtothePS_REF_CLK_503pinof\nBANK503oftheZYNQchip.TheschematicdiagramisshowninFigure2-6-3:\nFigure2-6-3:ActiveCrystalinPSpart\nClockpinassignment:\nSignalName Pin\nPS_CLK R16\nPLSystemClockSource\nThecoreboardprovidesadifferential200MHzPLsystemclocksourcefor\nthereferenceclockoftheDDR4controller.Thecrystaloscillatoroutputis\nconnectedtotheglobalclock(MRCC)ofPLBANK64.Thisglobalclockcanbe\nZYNQUltrascale+FPGABoardAXU3EGUserManual\n19/29 www.alinx.comusedtodrivetheDDR4controlleranduserlogiccircuitsintheFPGA.The\nschematicdiagramofthisclocksourceisshowninFigure2-6-4\nFigure2-6-4:PLsystemclocksource\nClockpinassignment:\nSignalName Pin\nPL_CLK0_P AE5\nPL_CLK0_N AF5\nPart1.7:LED\nThereisaredpowerindicator(PWR)andaconfigurationLED(DONE)on\ntheACU3EGcoreboard.Whenthecoreboardispoweredon,thepower\nindicatorwilllightup;aftertheFPGAconfigurationprogram,theconfiguration\nLEDlightwilllightup.TheLEDSchematicintheCoreBoardisshowninFigure\n2-7-1:\nFigure2-7-1:LEDSchematicintheCoreBoard\nZYNQUltrascale+FPGABoardAXU3EGUserManual\n20/29 www.alinx.comPart1.8:PowerSupply\nThepowersupplyvoltageoftheACU3EGcoreboardisDC12V,whichis\nsuppliedbyconnectingthecarrierboard.ThecoreboardusesaPMICchip\nTPS6508641togenerateallthepowerrequiredbytheXCZU3EGchip.Forthe\nTPS6508641powersupplydesign,pleaserefertothepowersupplychip\nmanual.Thedesignblockdiagramisasfollows:\n\nZYNQUltrascale+FPGABoardAXU3EGUserManual\n21/29 www.alinx.comInaddition,theVCCIOpowersupplyofBANK65andBANK66of\nXCZU3EGchipisprovidedbythecarrierboard,whichisconvenientforusers\ntomodify,butthemaximumpowersupplycannotexceed1.8V.\nPart1.9:ACU3EGCoreBoardSizeDimension\nFigure2-9-1:ACU3EGCoreBoardSizeDimension\nPart1.10:BoardtoBoardConnectorspinassignment\nThecoreboardhasatotaloffourhigh-speedexpansionports.Itusesfour\n120-pininter-boardconnectors(J29/J30/J31/J32)toconnecttothecarrier\nboard.\nTheconnectorsusedisPanasonicAXK5A2137YG,andthecorresponding\nconnectormodelinthecarrierboardisPanasonicAXK6A2337YG.Among\nZYNQUltrascale+FPGABoardAXU3EGUserManual\n22/29 www.alinx.comthem,J29isconnectedtotheIOofBANK65andBANK66,J30isconnecttedto\ntheIOofBANK25,BANK26,BANK66andthetransceiversignalofBANK505\nMGT,J31isconnectedtotheIOofBANK24andBANK44,J32isconnectedto\ntheMIO,VCCO_65,VCCO_66and+12VpowersupplyofPS.\nAmongthem,theIOlevelstandardofBANK43~46is3.3V,andthe\nlevelstandardofBANK65andBANK66isdeterminedbytheVCCO_65\nandVCCO_66powersupplyofthecarrierboard,butcannotexceed+1.8V;\nthelevelstandardofMIOisalso1.8V.\nPinassignmentofboardtoboardconnectorJ29\nJ29Pin SignalNamePin\nNumberJ29Pin SignalName PinNumber\n1 B65_L2_N V9 2 B65_L22_P K8\n3 B65_L2_P U9 4 B65_L22_N K7\n5 GND - 6 GND -\n7 B65_L4_N T8 8 B65_L20_P J6\n9 B65_L4_P R8 10 B65_L20_N H6\n11 GND - 12 GND -\n13 B65_L1_N Y8 14 B65_L6_N T6\n15 B65_L1_P W8 16 B65_L6_P R6\n17 GND - 18 GND -\n19 B65_L7_P L1 20 B65_L17_P N9\n21 B65_L7_N K1 22 B65_L17_N N8\n23 GND - 24 GND -\n25 B65_L15_P N7 26 B65_L9_P K2\n27 B65_L15_N N6 28 B65_L9_N J2\n29 GND - 30 GND -\n31 B65_L16_P P7 32 B65_L3_N V8\n33 B65_L16_N P6 34 B65_L3_P U8\n35 GND - 36 GND -\n37 B65_L14_P M6 38 B65_L19_P J5\n39 B65_L14_N L5 40 B65_L19_N J4\n41 GND - 42 GND -\nZYNQUltrascale+FPGABoardAXU3EGUserManual\n23/29 www.alinx.com43 B65_L5_N T7 44 B65_L18_P M8\n45 B65_L5_P R7 46 B65_L18_N L8\n47 GND - 48 GND -\n49 B65_L11_N K3 50 B65_L8_P J1\n51 B65_L11_P K4 52 B65_L8_N H1\n53 GND - 54 GND -\n55 B65_L10_N H3 56 B65_L24_N H8\n57 B65_L10_P H4 58 B65_L24_P H9\n59 GND - 60 GND -\n61 B66_L3_P F2 62 B65_L12_P L3\n63 B66_L3_N E2 64 B65_L12_N L2\n65 GND - 66 GND -\n67 B66_L1_P G1 68 B65_L13_N L6\n69 B66_L1_N F1 70 B65_L13_P L7\n71 GND - 72 GND -\n73 B66_L6_P G5 74 B65_L21_P J7\n75 B66_L6_N F5 76 B65_L21_N H7\n77 GND - 78 GND -\n79 B66_L16_P G8 80 B65_L23_P K9\n81 B66_L16_N F7 82 B65_L23_N J9\n83 GND - 84 GND -\n85 B66_L15_P G6 86 B66_L5_N E3\n87 B66_L15_N F6 88 B66_L5_P E4\n89 GND - 90 GND -\n91 B66_L4_P G3 92 B66_L2_P E1\n93 B66_L4_N F3 94 B66_L2_N D1\n95 GND - 96 GND -\n97 B66_L11_P D4 98 B66_L20_P C6\n99 B66_L11_N C4 100 B66_L20_N B6\n101 GND - 102 GND -\n103 B66_L12_P C3 104 B66_L7_P C1\n105 B66_L12_N C2 106 B66_L7_N B1\n107 GND - 108 GND -\n109 B66_L13_N D6 110 B66_L10_P B4\n111 B66_L13_P D7 112 B66_L10_N A4\n113 GND - 114 GND -\nZYNQUltrascale+FPGABoardAXU3EGUserManual\n24/29 www.alinx.com115 B66_L8_N A1 116 B66_L9_P B3\n117 B66_L8_P A2 118 B66_L9_N A3\n119 GND - 120 GND -\nPinassignmentofboardtoboardconnectorJ30\nJ30PinSignalName Pin\nNumberJ30Pin SignalName Pin\nNumber\n1 B66_L14_P E5 2 FPGA_TDI R18\n3 B66_L14_N D5 4 FPGA_TCK R19\n5 GND - 6 GND -\n7 B66_L22_P C8 8 FPGA_TDO T21\n9 B66_L22_N B8 10 FPGA_TMS N21\n11 GND - 12 GND -\n13 B66_L19_N A5 14 B66_L21_N A6\n15 B66_L19_P B5 16 B66_L21_P A7\n17 GND - 18 GND -\n19 B66_L24_P C9 20 B66_L17_P F8\n21 B66_L24_N B9 22 B66_L17_N E8\n23 GND - 24 GND -\n25 B66_L23_N A8 26 B25_L9_P C11\n27 B66_L23_P A9 28 B25_L9_N B10\n29 GND - 30 GND -\n31 B25_L5_N F10 32 B25_L10_P B11\n33 B25_L5_P G11 34 B25_L10_N A10\n35 GND - 36 GND -\n37 B66_L18_N D9 38 B25_L12_P D12\n39 B66_L18_P E9 40 B25_L12_N C12\n41 GND - 42 GND -\n43 B25_L4_N H12 44 B25_L11_P A12\n45 B25_L4_P J12 46 B25_L11_N A11\n47 GND - 48 GND -\n49 B26_L11_P K14 50 B25_L6_N F11\n51 B26_L11_N J14 52 B25_L6_P F12\n53 GND - 54 GND -\n55 B26_L10_N H13 56 B26_L6_N E13\nZYNQUltrascale+FPGABoardAXU3EGUserManual\n25/29 www.alinx.com57 B26_L10_P H14 58 B26_L6_P E14\n59 GND - 60 GND -\n61 B26_L7_N F13 62 B26_L3_N A13\n63 B26_L7_P G13 64 B26_L3_P B13\n65 GND - 66 GND -\n67 B26_L9_N G14 68 B26_L2_N A14\n69 B26_L9_P G15 70 B26_L2_P B14\n71 GND - 72 GND -\n73 B26_L5_N D14 74 B26_L4_N C13\n79 B26_L5_P D15 76 B26_L4_P C14\n77 GND - 78 GND -\n79 B26_L1_P B15 80 B26_L12_P L14\n81 B26_L1_N A15 82 B26_L12_N L13\n83 GND - 84 GND -\n85 505_CLK2_P C21 86 505_CLK1_P E21\n87 505_CLK2_P C22 88 505_CLK1_P E22\n89 GND - 90 GND -\n91 505_CLK0_P F23 92 505_CLK3_P A21\n93 505_CLK0_N F24 94 505_CLK3_N A22\n95 GND - 96 GND -\n97 505_TX3_P B23 98 505_TX1_P D23\n99 505_TX3_N B24 100 505_TX1_N D24\n101 GND - 102 GND -\n103 505_RX3_P A25 104 505_TX0_P E25\n105 505_RX3_N A26 106 505_TX0_N E26\n107 GND - 108 GND -\n109 505_TX2_P C25 110 505_RX1_P D27\n111 505_TX2_N C26 112 505_RX1_N D28\n113 GND - 114 GND -\n115 505_RX2_P B27 116 505_RX0_P F27\n117 505_RX2_N B28 118 505_RX0_N F28\n119 GND - 120 GND -\nZYNQUltrascale+FPGABoardAXU3EGUserManual\n26/29 www.alinx.comPinassignmentofboardtoboardconnectorJ31\nJ31Pin SignalName Pin\nNumberJ31Pin SignalName PinNumber\n1 B24_L10_P Y14 2 B24_L7_P AA13\n3 B24_L10_N Y13 4 B24_L7_N AB13\n5 GND - 6 GND -\n7 B24_L6_P AC14 8 B44_L6_P AC12\n9 B24_L6_N AC13 10 B44_L6_N AD12\n11 GND - 12 GND -\n13 B24_L5_P AD15 14 B44_L7_P AD11\n15 B24_L5_N AD14 16 B44_L7_N AD10\n17 GND - 18 GND -\n19 B24_L1_P AE15 20 B44_L8_N AC11\n21 B24_L1_N AE14 22 B44_L8_P AB11\n23 GND - 24 GND -\n25 B24_L12_P Y12 26 B24_L2_P AG14\n27 B24_L12_N AA12 28 B24_L2_N AH14\n29 GND - 30 GND -\n31 B24_L3_P AG13 32 - -\n33 B24_L3_N AH13 34 - -\n35 GND - 36 GND -\n37 B44_L12_N AB9 38 B44_L9_P AA11\n39 B44_L12_P AB10 40 B44_L9_N AA10\n41 GND - 42 GND -\n43 B44_L10_N Y10 44 B44_L3_P AH12\n45 B44_L10_P W10 46 B44_L3_N AH11\n47 GND - 48 GND -\n49 B24_L11_N W11 50 B44_L1_N AH10\n51 B24_L11_P W12 52 B44_L1_P AG10\n53 GND - 54 GND -\n55 B24_L9_N W13 56 B24_L4_P AE13\n57 B24_L9_P W14 58 B24_L4_N AF13\n59 GND - 60 GND -\n61 B24_L8_P AB15 62 B44_L5_P AE12\n63 B24_L8_N AB14 64 B44_L5_N AF12\n65 GND - 66 GND -\nZYNQUltrascale+FPGABoardAXU3EGUserManual\n27/29 www.alinx.com67 B44_L2_N AG11 68 B44_L4_N AF10\n69 B44_L2_P AF11 70 B44_L4_P AE10\n71 GND - 72 GND -\n73 VBAT_IN Y18 74 B44_L11_P Y9\n75 MR - 76 B44_L11_N AA8\n77 GND - 78 GND -\n79 - - 80 PS_POR_B P16\n81 - - 82 - -\n83 GND - 84 GND -\n86 - - 86 - -\n87 - - 88 - -\n89 GND - 90 GND -\n91 224_CLK0_P Y6 92 224_CLK1_P V6\n93 224_CLK0_N Y5 94 224_CLK1_N V5\n95 GND - 96 GND -\n97 224_RX3_P P2 98 224_TX3_P N4\n99 224_RX3_N P1 100 224_TX3_N N3\n101 GND - 102 GND -\n103 224_RX2_P T2 104 224_TX2_P R4\n105 224_RX2_N T1 106 224_TX2_N R3\n107 GND - 108 GND -\n109 224_RX1_P V2 110 224_TX1_P U4\n111 224_RX1_N V1 112 224_TX1_N U3\n113 GND - 114 GND -\n115 224_RX0_P Y2 116 224_TX0_P W4\n117 224_RX0_N Y1 118 224_TX0_N W3\n119 GND - 120 GND -\nPinassignmentofboardtoboardconnectorJ32\nJ32Pin SignalName PinNumberJ32Pin SignalName PinNumber\n1 PS_MIO35 H17 2 PS_MIO30 F16\n3 PS_MIO29 G16 4 PS_MIO31 H16\n5 GND - - GND -\n7 - - 8 PS_MIO58 F18\n9 - - 10 PS_MIO53 D16\nZYNQUltrascale+FPGABoardAXU3EGUserManual\n28/29 www.alinx.com11 GND - 12 GND -\n13 PS_MODE0 P19 14 PS_MIO52 G18\n15 PS_MODE1 P20 16 PS_MIO55 B16\n17 GND - 18 GND -\n19 PS_MODE2 R20 20 PS_MIO56 C16\n21 PS_MODE3 T20 22 PS_MIO57 A16\n23 GND - 24 GND -\n25 PS_MIO36 K17 26 PS_MIO54 F17\n27 PS_MIO37 J17 28 PS_MIO27 J15\n29 GND - 30 GND -\n31 - - 32 PS_MIO28 K15\n33 PS_MIO77 F20 34 PS_MIO59 E17\n35 GND - 36 GND -\n37 PS_MIO76 B20 38 PS_MIO60 C17\n39 - - 40 PS_MIO61 D17\n41 GND - 42 GND -\n43 PS_MIO39 H19 44 PS_MIO62 A17\n45 PS_MIO38 H18 46 PS_MIO63 E18\n47 GND - 48 GND -\n49 - - 50 PS_MIO65 A18\n51 PS_MIO40 K18 52 PS_MIO66 G19\n53 GND - 54 GND -\n55 PS_MIO44 J20 56 PS_MIO67 B18\n57 PS_MIO45 K20 58 PS_MIO68 C18\n59 GND - 60 GND -\n61 PS_MIO47 H21 62 PS_MIO64 E19\n63 PS_MIO48 J21 64 PS_MIO69 D19\n65 GND - 66 GND -\n67 PS_MIO41 J19 68 PS_MIO74 D20\n69 PS_MIO32 J16 70 PS_MIO73 G21\n71 GND - 72 GND -\n73 PS_MIO46 L20 74 PS_MIO72 G20\n75 PS_MIO50 M19 76 PS_MIO71 B19\n77 GND - 78 GND -\n79 PS_MIO49 M18 80 PS_MIO75 A19\n81 PS_MIO34 L17 82 PS_MIO70 C19\nZYNQUltrascale+FPGABoardAXU3EGUserManual\n29/29 www.alinx.com83 GND - 84 GND -\n85 PS_MIO26 L15 86 PS_MIO43 K19\n87 PS_MIO24 AB19 88 PS_MIO51 L21\n89 GND - 90 GND -\n91 PS_MIO25 AB21 92 PS_MIO42 L18\n93 - - 94 PS_MIO33 L16\n95 GND - 96 GND -\n97 - - 98 - -\n99 VCCO_65 - 100 VCCO_66 -\n101 VCCO_65 - 102 VCCO_66 -\n103 VCCO_65 - 104 VCCO_66 -\n105 GND - 106 GND -\n107 +12V - 108 +12V -\n109 +12V - 110 +12V -\n111 +12V - 112 +12V -\n113 +12V - 114 +12V -\n115 +12V - 116 +12V -\n117 +12V - 118 +12V -\n119 +12V - 120 +12V -\n"}]
!==============================================================================!
### Component Summary: ACU3EG Core Board

**Product Code:** ACU3EG  
**Manufacturer:** ALINX  
**Type:** FPGA Core Board  
**Core Chip:** Xilinx Zynq UltraScale+ MPSoC (Model: XCZU3EG-1SFVC784I)

#### Key Specifications:
- **Voltage Ratings:** 
  - Power Supply: DC 12V
  - VCCIO for BANK65 and BANK66: Max 1.8V
- **Current Ratings:** Not explicitly stated in the provided text.
- **Power Consumption:** Not explicitly stated; however, the board utilizes a PMIC (TPS6508641) for power management.
- **Operating Temperature Range:** Not specified in the provided text.
- **Package Type:** SFVC784 (for the Zynq chip)
- **Special Features:**
  - Integrated ARM Cortex-A53 and Cortex-R5 processors.
  - Supports various memory types including DDR4, LPDDR4, and QSPI Flash.
  - Multiple high-speed interfaces (PCIe, USB, Ethernet).
  - Power management features including support for multiple power supply divisions.
  - System monitoring capabilities for temperature and voltage.
- **Moisture Sensitive Level (MSL):** Not specified in the provided text.

#### Description:
The ACU3EG is a core board designed around the Xilinx Zynq UltraScale+ XCZU3EG-1SFVC784I chip, which integrates both programmable logic (FPGA) and processing system (ARM Cortex processors). This board is intended for high-performance applications requiring both hardware programmability and software processing capabilities.

#### Typical Applications:
- **Embedded Systems:** Ideal for applications that require a combination of hardware and software processing, such as robotics, automation, and control systems.
- **Signal Processing:** Suitable for applications in telecommunications and audio/video processing where real-time data handling is crucial.
- **Data Acquisition:** Can be used in systems that require high-speed data collection and processing, such as industrial monitoring and medical devices.
- **Prototyping and Development:** The compact size and extensive I/O capabilities make it suitable for rapid prototyping of custom hardware solutions.

This summary encapsulates the essential characteristics and applications of the ACU3EG core board, providing a clear understanding of its capabilities and intended use cases.