/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [3:0] celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [15:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  reg [4:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire [16:0] celloutsig_0_36z;
  wire [7:0] celloutsig_0_37z;
  wire [36:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [7:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = celloutsig_1_2z ? celloutsig_1_0z : in_data[131];
  assign celloutsig_1_7z = in_data[184] ? celloutsig_1_6z : celloutsig_1_4z;
  assign celloutsig_1_8z = celloutsig_1_2z ? celloutsig_1_4z : celloutsig_1_7z;
  assign celloutsig_0_12z = celloutsig_0_5z ? celloutsig_0_9z : celloutsig_0_3z;
  assign celloutsig_0_13z = celloutsig_0_4z ? celloutsig_0_2z : celloutsig_0_11z[7];
  assign celloutsig_0_17z = celloutsig_0_0z ? celloutsig_0_14z : celloutsig_0_4z;
  assign celloutsig_1_0z = !(in_data[141] ? in_data[185] : in_data[98]);
  assign celloutsig_1_19z = !(celloutsig_1_12z ? celloutsig_1_12z : celloutsig_1_0z);
  assign celloutsig_0_22z = !(celloutsig_0_20z[5] ? celloutsig_0_19z[12] : in_data[20]);
  assign celloutsig_0_24z = ~((celloutsig_0_2z | celloutsig_0_13z) & (celloutsig_0_17z | celloutsig_0_10z[3]));
  assign celloutsig_1_2z = in_data[136] ^ in_data[180];
  assign celloutsig_1_4z = celloutsig_1_0z ^ celloutsig_1_2z;
  assign celloutsig_0_1z = ~(in_data[3] ^ in_data[32]);
  assign celloutsig_0_21z = { celloutsig_0_10z[1], celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_7z } / { 1'h1, celloutsig_0_19z[9:6], celloutsig_0_14z };
  assign celloutsig_0_4z = in_data[58:43] == { in_data[80:69], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_1z = { in_data[170:143], celloutsig_1_0z, celloutsig_1_0z } == in_data[138:109];
  assign celloutsig_1_6z = { in_data[149:141], celloutsig_1_1z } == { in_data[173:170], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_7z = { 1'h1, celloutsig_0_1z, 1'h1, celloutsig_0_6z[1], celloutsig_0_6z[1] } <= { in_data[9:7], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_15z = { celloutsig_0_11z[4:1], 1'h1, celloutsig_0_6z[1], celloutsig_0_6z[1] } <= { in_data[44:40], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_9z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_3z } && { in_data[121:119], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_18z = celloutsig_1_17z[5:3] && { celloutsig_1_10z[5:4], celloutsig_1_9z };
  assign celloutsig_0_18z = { celloutsig_0_11z[1:0], celloutsig_0_10z } && 1'h1;
  assign celloutsig_0_2z = in_data[7:3] || in_data[31:27];
  assign celloutsig_0_35z = celloutsig_0_21z[3] & ~(celloutsig_0_15z);
  assign celloutsig_0_5z = celloutsig_0_0z & ~(in_data[48]);
  assign celloutsig_1_12z = celloutsig_1_8z & ~(celloutsig_1_2z);
  assign celloutsig_0_9z = celloutsig_0_3z & ~(celloutsig_0_6z[1]);
  assign celloutsig_0_14z = in_data[27] & ~(celloutsig_0_7z);
  assign celloutsig_1_17z = celloutsig_1_10z[7:0] % { 1'h1, celloutsig_1_10z[6:1], in_data[96] };
  assign celloutsig_0_19z = { in_data[85:74], celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_4z } % { 1'h1, celloutsig_0_6z[1], celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_12z, 1'h1, celloutsig_0_6z[1], celloutsig_0_6z[1], celloutsig_0_10z };
  assign celloutsig_0_0z = in_data[57:38] != in_data[81:62];
  assign celloutsig_0_36z = - { celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_14z, celloutsig_0_25z, celloutsig_0_30z, celloutsig_0_15z, celloutsig_0_5z };
  assign celloutsig_0_38z = - { celloutsig_0_36z, celloutsig_0_36z, celloutsig_0_14z, celloutsig_0_31z, celloutsig_0_9z };
  assign celloutsig_0_37z = { celloutsig_0_10z[2:1], celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_35z, celloutsig_0_4z } | celloutsig_0_20z[9:2];
  assign celloutsig_0_25z = celloutsig_0_20z[7:1] | { in_data[28:25], celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_13z };
  assign celloutsig_0_28z = & { celloutsig_0_15z, celloutsig_0_3z, in_data[8:5] };
  assign celloutsig_0_31z = celloutsig_0_13z & celloutsig_0_25z[5];
  assign celloutsig_0_16z = celloutsig_0_9z & celloutsig_0_14z;
  assign celloutsig_0_3z = ^ in_data[67:60];
  assign celloutsig_0_30z = ^ { in_data[36:35], celloutsig_0_28z };
  assign celloutsig_1_10z = { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_9z } ~^ { in_data[133:127], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_0_20z = { in_data[42:40], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_9z } ~^ { celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_14z };
  always_latch
    if (clkin_data[0]) celloutsig_0_10z = 4'h0;
    else if (!celloutsig_1_18z) celloutsig_0_10z = { celloutsig_0_6z[1], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z };
  always_latch
    if (clkin_data[0]) celloutsig_0_23z = 5'h00;
    else if (!celloutsig_1_18z) celloutsig_0_23z = { celloutsig_0_11z[8], celloutsig_0_15z, 1'h1, celloutsig_0_6z[1], celloutsig_0_6z[1] };
  assign celloutsig_0_6z[1] = celloutsig_0_5z ~^ celloutsig_0_2z;
  assign { celloutsig_0_11z[3:0], celloutsig_0_11z[4], celloutsig_0_11z[5], celloutsig_0_11z[9], celloutsig_0_11z[7], celloutsig_0_11z[8] } = { celloutsig_0_10z, celloutsig_0_6z[1], celloutsig_0_6z[1], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z } | { celloutsig_0_10z[2:0], celloutsig_0_9z, celloutsig_0_10z[3], celloutsig_0_7z, in_data[88], in_data[86], in_data[87] };
  assign celloutsig_0_11z[6] = 1'h1;
  assign { celloutsig_0_6z[2], celloutsig_0_6z[0] } = { 1'h1, celloutsig_0_6z[1] };
  assign { out_data[128], out_data[96], out_data[39:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z[35:4] };
endmodule
