Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Oct  2 17:30:45 2018
| Host         : ubuntu running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file matrixmul_timing_summary_routed.rpt -pb matrixmul_timing_summary_routed.pb -rpx matrixmul_timing_summary_routed.rpx -warn_on_violation
| Design       : matrixmul
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.248        0.000                      0                   42        0.175        0.000                      0                   42        3.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.248        0.000                      0                   42        0.175        0.000                      0                   42        3.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.248ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 j_reg_89_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.321ns  (logic 0.642ns (27.665%)  route 1.679ns (72.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.973     0.973    ap_clk
    SLICE_X8Y48          FDRE                                         r  j_reg_89_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.518     1.491 f  j_reg_89_reg[1]/Q
                         net (fo=14, routed)          1.097     2.588    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/j_reg_89_reg[1]
    SLICE_X9Y46          LUT4 (Prop_lut4_I2_O)        0.124     2.712 r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p_i_2/O
                         net (fo=1, routed)           0.582     3.294    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p_i_2_n_2
    DSP48_X0Y18          DSP48E1                                      r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.924     8.924    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CLK
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_RSTP)
                                                     -0.347     8.542    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p
  -------------------------------------------------------------------
                         required time                          8.542    
                         arrival time                          -3.294    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 j_reg_89_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CEP
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.642ns (32.700%)  route 1.321ns (67.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.973     0.973    ap_clk
    SLICE_X8Y48          FDRE                                         r  j_reg_89_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.518     1.491 f  j_reg_89_reg[0]/Q
                         net (fo=16, routed)          0.895     2.386    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/j_reg_89_reg[0]
    SLICE_X9Y47          LUT4 (Prop_lut4_I1_O)        0.124     2.510 r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p_i_1/O
                         net (fo=1, routed)           0.426     2.936    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p_i_1_n_2
    DSP48_X0Y18          DSP48E1                                      r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CEP
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.924     8.924    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CLK
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.524     8.365    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p
  -------------------------------------------------------------------
                         required time                          8.365    
                         arrival time                          -2.936    
  -------------------------------------------------------------------
                         slack                                  5.429    

Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 k_reg_113_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            j_reg_89_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.766ns (30.044%)  route 1.784ns (69.956%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.973     0.973    ap_clk
    SLICE_X8Y47          FDRE                                         r  k_reg_113_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  k_reg_113_reg[0]/Q
                         net (fo=14, routed)          0.962     2.453    tmp_10_fu_210_p3[2]
    SLICE_X8Y47          LUT3 (Prop_lut3_I0_O)        0.124     2.577 r  j_reg_89[1]_i_2/O
                         net (fo=2, routed)           0.822     3.399    ap_NS_fsm1
    SLICE_X8Y48          LUT6 (Prop_lut6_I2_O)        0.124     3.523 r  j_reg_89[0]_i_1/O
                         net (fo=1, routed)           0.000     3.523    j_reg_89[0]_i_1_n_2
    SLICE_X8Y48          FDRE                                         r  j_reg_89_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.924     8.924    ap_clk
    SLICE_X8Y48          FDRE                                         r  j_reg_89_reg[0]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X8Y48          FDRE (Setup_fdre_C_D)        0.079     8.968    j_reg_89_reg[0]
  -------------------------------------------------------------------
                         required time                          8.968    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                  5.445    

Slack (MET) :             5.512ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_reg_78_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 0.766ns (30.847%)  route 1.717ns (69.153%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.973     0.973    ap_clk
    SLICE_X8Y49          FDRE                                         r  ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  ap_CS_fsm_reg[2]/Q
                         net (fo=10, routed)          0.895     2.386    ap_CS_fsm_state3
    SLICE_X8Y49          LUT3 (Prop_lut3_I2_O)        0.124     2.510 r  i_reg_78[1]_i_2/O
                         net (fo=2, routed)           0.822     3.332    ap_NS_fsm10_out
    SLICE_X8Y50          LUT5 (Prop_lut5_I2_O)        0.124     3.456 r  i_reg_78[0]_i_1/O
                         net (fo=1, routed)           0.000     3.456    i_reg_78[0]_i_1_n_2
    SLICE_X8Y50          FDRE                                         r  i_reg_78_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.924     8.924    ap_clk
    SLICE_X8Y50          FDRE                                         r  i_reg_78_reg[0]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X8Y50          FDRE (Setup_fdre_C_D)        0.079     8.968    i_reg_78_reg[0]
  -------------------------------------------------------------------
                         required time                          8.968    
                         arrival time                          -3.456    
  -------------------------------------------------------------------
                         slack                                  5.512    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 i_reg_78_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmp_s_reg_260_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.642ns (31.274%)  route 1.411ns (68.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.973     0.973    ap_clk
    SLICE_X8Y50          FDRE                                         r  i_reg_78_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.518     1.491 f  i_reg_78_reg[1]/Q
                         net (fo=11, routed)          1.032     2.523    tmp_9_fu_140_p3[3]
    SLICE_X9Y49          LUT3 (Prop_lut3_I2_O)        0.124     2.647 r  tmp_s_reg_260[3]_i_1/O
                         net (fo=4, routed)           0.379     3.026    j_reg_890
    SLICE_X9Y49          FDRE                                         r  tmp_s_reg_260_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.924     8.924    ap_clk
    SLICE_X9Y49          FDRE                                         r  tmp_s_reg_260_reg[0]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X9Y49          FDRE (Setup_fdre_C_CE)      -0.205     8.684    tmp_s_reg_260_reg[0]
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -3.026    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 i_reg_78_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmp_s_reg_260_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.642ns (31.274%)  route 1.411ns (68.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.973     0.973    ap_clk
    SLICE_X8Y50          FDRE                                         r  i_reg_78_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.518     1.491 f  i_reg_78_reg[1]/Q
                         net (fo=11, routed)          1.032     2.523    tmp_9_fu_140_p3[3]
    SLICE_X9Y49          LUT3 (Prop_lut3_I2_O)        0.124     2.647 r  tmp_s_reg_260[3]_i_1/O
                         net (fo=4, routed)           0.379     3.026    j_reg_890
    SLICE_X9Y49          FDRE                                         r  tmp_s_reg_260_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.924     8.924    ap_clk
    SLICE_X9Y49          FDRE                                         r  tmp_s_reg_260_reg[1]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X9Y49          FDRE (Setup_fdre_C_CE)      -0.205     8.684    tmp_s_reg_260_reg[1]
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -3.026    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 i_reg_78_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmp_s_reg_260_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.642ns (31.274%)  route 1.411ns (68.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.973     0.973    ap_clk
    SLICE_X8Y50          FDRE                                         r  i_reg_78_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.518     1.491 f  i_reg_78_reg[1]/Q
                         net (fo=11, routed)          1.032     2.523    tmp_9_fu_140_p3[3]
    SLICE_X9Y49          LUT3 (Prop_lut3_I2_O)        0.124     2.647 r  tmp_s_reg_260[3]_i_1/O
                         net (fo=4, routed)           0.379     3.026    j_reg_890
    SLICE_X9Y49          FDRE                                         r  tmp_s_reg_260_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.924     8.924    ap_clk
    SLICE_X9Y49          FDRE                                         r  tmp_s_reg_260_reg[2]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X9Y49          FDRE (Setup_fdre_C_CE)      -0.205     8.684    tmp_s_reg_260_reg[2]
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -3.026    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 i_reg_78_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmp_s_reg_260_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.642ns (31.274%)  route 1.411ns (68.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.973     0.973    ap_clk
    SLICE_X8Y50          FDRE                                         r  i_reg_78_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.518     1.491 f  i_reg_78_reg[1]/Q
                         net (fo=11, routed)          1.032     2.523    tmp_9_fu_140_p3[3]
    SLICE_X9Y49          LUT3 (Prop_lut3_I2_O)        0.124     2.647 r  tmp_s_reg_260[3]_i_1/O
                         net (fo=4, routed)           0.379     3.026    j_reg_890
    SLICE_X9Y49          FDRE                                         r  tmp_s_reg_260_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.924     8.924    ap_clk
    SLICE_X9Y49          FDRE                                         r  tmp_s_reg_260_reg[3]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X9Y49          FDRE (Setup_fdre_C_CE)      -0.205     8.684    tmp_s_reg_260_reg[3]
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -3.026    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.671ns (34.438%)  route 1.277ns (65.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.973     0.973    ap_clk
    SLICE_X8Y49          FDRE                                         r  ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  ap_CS_fsm_reg[2]/Q
                         net (fo=10, routed)          0.895     2.386    ap_CS_fsm_state3
    SLICE_X8Y49          LUT5 (Prop_lut5_I4_O)        0.153     2.539 r  ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.382     2.921    ap_NS_fsm[1]
    SLICE_X8Y49          FDRE                                         r  ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.924     8.924    ap_clk
    SLICE_X8Y49          FDRE                                         r  ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X8Y49          FDRE (Setup_fdre_C_D)       -0.223     8.666    ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -2.921    
  -------------------------------------------------------------------
                         slack                                  5.745    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 k_reg_113_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            j_reg_89_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.766ns (35.371%)  route 1.400ns (64.629%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.973     0.973    ap_clk
    SLICE_X8Y47          FDRE                                         r  k_reg_113_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  k_reg_113_reg[0]/Q
                         net (fo=14, routed)          0.962     2.453    tmp_10_fu_210_p3[2]
    SLICE_X8Y47          LUT3 (Prop_lut3_I0_O)        0.124     2.577 r  j_reg_89[1]_i_2/O
                         net (fo=2, routed)           0.438     3.015    ap_NS_fsm1
    SLICE_X8Y48          LUT6 (Prop_lut6_I2_O)        0.124     3.139 r  j_reg_89[1]_i_1/O
                         net (fo=1, routed)           0.000     3.139    j_reg_89[1]_i_1_n_2
    SLICE_X8Y48          FDRE                                         r  j_reg_89_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.924     8.924    ap_clk
    SLICE_X8Y48          FDRE                                         r  j_reg_89_reg[1]/C
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
    SLICE_X8Y48          FDRE (Setup_fdre_C_D)        0.081     8.970    j_reg_89_reg[1]
  -------------------------------------------------------------------
                         required time                          8.970    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  5.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 j_1_reg_269_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            j_reg_89_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.410     0.410    ap_clk
    SLICE_X8Y48          FDRE                                         r  j_1_reg_269_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.148     0.558 r  j_1_reg_269_reg[1]/Q
                         net (fo=2, routed)           0.071     0.629    j_1_reg_269[1]
    SLICE_X8Y48          LUT6 (Prop_lut6_I1_O)        0.098     0.727 r  j_reg_89[1]_i_1/O
                         net (fo=1, routed)           0.000     0.727    j_reg_89[1]_i_1_n_2
    SLICE_X8Y48          FDRE                                         r  j_reg_89_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.432     0.432    ap_clk
    SLICE_X8Y48          FDRE                                         r  j_reg_89_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X8Y48          FDRE (Hold_fdre_C_D)         0.121     0.553    j_reg_89_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.727    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ap_CS_fsm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.246ns (70.204%)  route 0.104ns (29.796%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.410     0.410    ap_clk
    SLICE_X8Y46          FDRE                                         r  ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.148     0.558 r  ap_CS_fsm_reg[5]/Q
                         net (fo=5, routed)           0.104     0.663    ap_CS_fsm_state6
    SLICE_X8Y46          LUT4 (Prop_lut4_I3_O)        0.098     0.761 r  ap_CS_fsm[3]_i_1/O
                         net (fo=1, routed)           0.000     0.761    ap_NS_fsm[3]
    SLICE_X8Y46          FDRE                                         r  ap_CS_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.432     0.432    ap_clk
    SLICE_X8Y46          FDRE                                         r  ap_CS_fsm_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X8Y46          FDRE (Hold_fdre_C_D)         0.120     0.552    ap_CS_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 j_reg_89_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            res_addr_reg_279_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.209ns (63.407%)  route 0.121ns (36.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.410     0.410    ap_clk
    SLICE_X8Y48          FDRE                                         r  j_reg_89_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.164     0.574 r  j_reg_89_reg[0]/Q
                         net (fo=16, routed)          0.121     0.695    j_reg_89_reg_n_2_[0]
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.045     0.740 r  res_addr_reg_279[0]_i_1/O
                         net (fo=1, routed)           0.000     0.740    tmp_2_fu_174_p2[0]
    SLICE_X9Y48          FDRE                                         r  res_addr_reg_279_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.432     0.432    ap_clk
    SLICE_X9Y48          FDRE                                         r  res_addr_reg_279_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X9Y48          FDRE (Hold_fdre_C_D)         0.091     0.523    res_addr_reg_279_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 k_1_reg_287_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            k_reg_113_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.532%)  route 0.154ns (42.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.410     0.410    ap_clk
    SLICE_X8Y47          FDRE                                         r  k_1_reg_287_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.164     0.574 r  k_1_reg_287_reg[0]/Q
                         net (fo=2, routed)           0.154     0.728    k_1_reg_287[0]
    SLICE_X8Y47          LUT6 (Prop_lut6_I1_O)        0.045     0.773 r  k_reg_113[0]_i_1/O
                         net (fo=1, routed)           0.000     0.773    k_reg_113[0]_i_1_n_2
    SLICE_X8Y47          FDRE                                         r  k_reg_113_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.432     0.432    ap_clk
    SLICE_X8Y47          FDRE                                         r  k_reg_113_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X8Y47          FDRE (Hold_fdre_C_D)         0.121     0.553    k_reg_113_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 k_1_reg_287_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            k_1_reg_287_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.410     0.410    ap_clk
    SLICE_X8Y47          FDRE                                         r  k_1_reg_287_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.164     0.574 r  k_1_reg_287_reg[1]/Q
                         net (fo=2, routed)           0.175     0.749    k_1_reg_287[1]
    SLICE_X8Y47          LUT4 (Prop_lut4_I3_O)        0.043     0.792 r  k_1_reg_287[1]_i_1/O
                         net (fo=1, routed)           0.000     0.792    k_1_reg_287[1]_i_1_n_2
    SLICE_X8Y47          FDRE                                         r  k_1_reg_287_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.432     0.432    ap_clk
    SLICE_X8Y47          FDRE                                         r  k_1_reg_287_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X8Y47          FDRE (Hold_fdre_C_D)         0.133     0.565    k_1_reg_287_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.565    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 tmp_s_reg_260_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            res_addr_reg_279_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.227ns (66.023%)  route 0.117ns (33.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.410     0.410    ap_clk
    SLICE_X9Y49          FDRE                                         r  tmp_s_reg_260_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.128     0.538 r  tmp_s_reg_260_reg[3]/Q
                         net (fo=2, routed)           0.117     0.655    tmp_s_reg_260[3]
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.099     0.754 r  res_addr_reg_279[3]_i_2/O
                         net (fo=1, routed)           0.000     0.754    tmp_2_fu_174_p2[3]
    SLICE_X9Y48          FDRE                                         r  res_addr_reg_279_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.432     0.432    ap_clk
    SLICE_X9Y48          FDRE                                         r  res_addr_reg_279_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X9Y48          FDRE (Hold_fdre_C_D)         0.092     0.524    res_addr_reg_279_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            k_reg_113_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.040%)  route 0.164ns (43.960%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.410     0.410    ap_clk
    SLICE_X8Y49          FDRE                                         r  ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     0.574 f  ap_CS_fsm_reg[2]/Q
                         net (fo=10, routed)          0.164     0.738    ap_CS_fsm_state3
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.045     0.783 r  k_reg_113[1]_i_1/O
                         net (fo=1, routed)           0.000     0.783    k_reg_113[1]_i_1_n_2
    SLICE_X8Y47          FDRE                                         r  k_reg_113_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.432     0.432    ap_clk
    SLICE_X8Y47          FDRE                                         r  k_reg_113_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X8Y47          FDRE (Hold_fdre_C_D)         0.121     0.553    k_reg_113_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.246ns (65.206%)  route 0.131ns (34.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.410     0.410    ap_clk
    SLICE_X8Y49          FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.148     0.558 r  ap_CS_fsm_reg[1]/Q
                         net (fo=8, routed)           0.131     0.689    ap_CS_fsm_state2
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.098     0.787 r  ap_CS_fsm[2]_i_1/O
                         net (fo=1, routed)           0.000     0.787    ap_NS_fsm[2]
    SLICE_X8Y49          FDRE                                         r  ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.432     0.432    ap_clk
    SLICE_X8Y49          FDRE                                         r  ap_CS_fsm_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.121     0.553    ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CEB2
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.759%)  route 0.115ns (41.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.410     0.410    ap_clk
    SLICE_X8Y46          FDRE                                         r  ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164     0.574 r  ap_CS_fsm_reg[4]/Q
                         net (fo=3, routed)           0.115     0.689    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/Q[1]
    DSP48_X0Y18          DSP48E1                                      r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CEB2
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.432     0.432    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CLK
                         clock pessimism              0.000     0.432    
    DSP48_X0Y18          DSP48E1 (Hold_dsp48e1_CLK_CEB2)
                                                      0.022     0.454    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.246ns (64.862%)  route 0.133ns (35.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.410     0.410    ap_clk
    SLICE_X8Y49          FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.148     0.558 r  ap_CS_fsm_reg[1]/Q
                         net (fo=8, routed)           0.133     0.691    ap_CS_fsm_state2
    SLICE_X8Y49          LUT5 (Prop_lut5_I4_O)        0.098     0.789 r  ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000     0.789    ap_NS_fsm[0]
    SLICE_X8Y49          FDSE                                         r  ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.432     0.432    ap_clk
    SLICE_X8Y49          FDSE                                         r  ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X8Y49          FDSE (Hold_fdse_C_D)         0.120     0.552    ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y18  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CLK
Min Period        n/a     FDSE/C       n/a            1.000         8.000       7.000      SLICE_X8Y49  ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X8Y49  ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X8Y49  ap_CS_fsm_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X8Y46  ap_CS_fsm_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X8Y46  ap_CS_fsm_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X8Y46  ap_CS_fsm_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X9Y48  res_addr_reg_279_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X9Y47  res_addr_reg_279_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X9Y47  res_addr_reg_279_reg[2]/C
Low Pulse Width   Fast    FDSE/C       n/a            0.500         4.000       3.500      SLICE_X8Y49  ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X8Y49  ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X8Y49  ap_CS_fsm_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X8Y46  ap_CS_fsm_reg[3]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X8Y46  ap_CS_fsm_reg[4]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X8Y46  ap_CS_fsm_reg[5]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y48  res_addr_reg_279_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y47  res_addr_reg_279_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y47  res_addr_reg_279_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y48  res_addr_reg_279_reg[3]/C
High Pulse Width  Slow    FDSE/C       n/a            0.500         4.000       3.500      SLICE_X8Y49  ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C       n/a            0.500         4.000       3.500      SLICE_X8Y49  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X8Y49  ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X8Y49  ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X8Y49  ap_CS_fsm_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X8Y49  ap_CS_fsm_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X8Y46  ap_CS_fsm_reg[3]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X8Y46  ap_CS_fsm_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X8Y46  ap_CS_fsm_reg[4]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X8Y46  ap_CS_fsm_reg[4]/C



