<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="exercise0.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="RPNSystem.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="RPNSystem.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="RPNSystem.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="RPNSystem.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="RPNSystem.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="RPNSystem.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="RPNSystem.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="RPNSystem.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="RPNSystem.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="RPNSystem.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="RPNSystem.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="RPNSystem.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="RPNSystem.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RPNSystem.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="RPNSystem.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="RPNSystem.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="RPNSystem.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="RPNSystem.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="RPNSystem.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="RPNSystem.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="RPNSystem.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="RPNSystem.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="RPNSystem.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RPNSystem_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="RPNSystem_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="RPNSystem_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="RPNSystem_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="RPNSystem_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="RPNSystem_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RPNSystem_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RPNSystem_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="RPNSystem_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="RPNSystem_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RPNSystem_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RPNSystem_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="RPNSystem_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="RPNSystem_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RPNSystem_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="control_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_COREGEN_PROJECT" xil_pn:name="ipcore_dir/coregen.cgp"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="stack_machine_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="stack_machine_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="stack_machine_tb_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="stack_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1410851429" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1410851429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410851706" xil_pn:in_ck="1534307656646358511" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1410851706">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="InstructionBuffer.vhd"/>
      <outfile xil_pn:name="RPNSystem.vhd"/>
      <outfile xil_pn:name="baudGen.vhd"/>
      <outfile xil_pn:name="control.vhd"/>
      <outfile xil_pn:name="control_tb.vhd"/>
      <outfile xil_pn:name="defs.vhd"/>
      <outfile xil_pn:name="rpnsystem_tb.vhd"/>
      <outfile xil_pn:name="stack.vhd"/>
      <outfile xil_pn:name="stack_machine.vhd"/>
      <outfile xil_pn:name="stack_machine_tb.vhd"/>
      <outfile xil_pn:name="stack_tb.vhd"/>
      <outfile xil_pn:name="testutil.vhd"/>
      <outfile xil_pn:name="uart2BusTop.vhd"/>
      <outfile xil_pn:name="uart2BusTop_pkg.vhd"/>
      <outfile xil_pn:name="uartParser.vhd"/>
      <outfile xil_pn:name="uartRx.vhd"/>
      <outfile xil_pn:name="uartTop.vhd"/>
      <outfile xil_pn:name="uartTx.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1410859727" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3418728696834407159" xil_pn:start_ts="1410859727">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410859727" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3134149266535751029" xil_pn:start_ts="1410859727">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410859727" xil_pn:in_ck="7140094933984184720" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8089943781534696014" xil_pn:start_ts="1410859727">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name="ipcore_dir/RPNDataMem.ngc"/>
      <outfile xil_pn:name="ipcore_dir/RPNDataMem.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1410859547" xil_pn:in_ck="4662628075545958551" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1410859547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="InstructionBuffer.vhd"/>
      <outfile xil_pn:name="RPNSystem.vhd"/>
      <outfile xil_pn:name="baudGen.vhd"/>
      <outfile xil_pn:name="control.vhd"/>
      <outfile xil_pn:name="control_tb.vhd"/>
      <outfile xil_pn:name="defs.vhd"/>
      <outfile xil_pn:name="ipcore_dir/RPNDataMem.vhd"/>
      <outfile xil_pn:name="rpnsystem_tb.vhd"/>
      <outfile xil_pn:name="stack.vhd"/>
      <outfile xil_pn:name="stack_machine.vhd"/>
      <outfile xil_pn:name="stack_machine_tb.vhd"/>
      <outfile xil_pn:name="stack_tb.vhd"/>
      <outfile xil_pn:name="testutil.vhd"/>
      <outfile xil_pn:name="uart2BusTop.vhd"/>
      <outfile xil_pn:name="uart2BusTop_pkg.vhd"/>
      <outfile xil_pn:name="uartParser.vhd"/>
      <outfile xil_pn:name="uartRx.vhd"/>
      <outfile xil_pn:name="uartTop.vhd"/>
      <outfile xil_pn:name="uartTx.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1410859729" xil_pn:in_ck="4662628075545958551" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7032645912287406636" xil_pn:start_ts="1410859727">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="stack_machine_tb_beh.prj"/>
      <outfile xil_pn:name="stack_machine_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1410859729" xil_pn:in_ck="1160383161380790541" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3843870033537496327" xil_pn:start_ts="1410859729">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="stack_machine_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1410851974" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1410851974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410859860" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1296809819318503178" xil_pn:start_ts="1410859860">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410859860" xil_pn:in_ck="7140094933984184720" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6778166555152907940" xil_pn:start_ts="1410859860">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/RPNDataMem.ngc"/>
      <outfile xil_pn:name="ipcore_dir/RPNDataMem.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1410859860" xil_pn:in_ck="-4184540136746068481" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1410859860">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410859860" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2956259529044207288" xil_pn:start_ts="1410859860">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410859860" xil_pn:in_ck="-4184540136746068481" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1410859860">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410859860" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7980840202149923218" xil_pn:start_ts="1410859860">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410860048" xil_pn:in_ck="-2811672641124226035" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="4973649906021911101" xil_pn:start_ts="1410859860">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RPNSystem.lso"/>
      <outfile xil_pn:name="RPNSystem.ngc"/>
      <outfile xil_pn:name="RPNSystem.ngr"/>
      <outfile xil_pn:name="RPNSystem.prj"/>
      <outfile xil_pn:name="RPNSystem.stx"/>
      <outfile xil_pn:name="RPNSystem.syr"/>
      <outfile xil_pn:name="RPNSystem.xst"/>
      <outfile xil_pn:name="RPNSystem_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1410852310" xil_pn:in_ck="-6640153297919753759" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6560596758353037331" xil_pn:start_ts="1410852310">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
  </transforms>

</generated_project>
