set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {Register_Sharing.vo Register_Sharing_v.sdo}}
	{{"Fast Model"} {Register_Sharing_fast.vo Register_Sharing_v_fast.sdo}}
}
