"use strict";(self.webpackChunk=self.webpackChunk||[]).push([[57],{3905:(e,t,n)=>{n.d(t,{Zo:()=>d,kt:()=>f});var a=n(67294);function r(e,t,n){return t in e?Object.defineProperty(e,t,{value:n,enumerable:!0,configurable:!0,writable:!0}):e[t]=n,e}function s(e,t){var n=Object.keys(e);if(Object.getOwnPropertySymbols){var a=Object.getOwnPropertySymbols(e);t&&(a=a.filter((function(t){return Object.getOwnPropertyDescriptor(e,t).enumerable}))),n.push.apply(n,a)}return n}function o(e){for(var t=1;t<arguments.length;t++){var n=null!=arguments[t]?arguments[t]:{};t%2?s(Object(n),!0).forEach((function(t){r(e,t,n[t])})):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(n)):s(Object(n)).forEach((function(t){Object.defineProperty(e,t,Object.getOwnPropertyDescriptor(n,t))}))}return e}function i(e,t){if(null==e)return{};var n,a,r=function(e,t){if(null==e)return{};var n,a,r={},s=Object.keys(e);for(a=0;a<s.length;a++)n=s[a],t.indexOf(n)>=0||(r[n]=e[n]);return r}(e,t);if(Object.getOwnPropertySymbols){var s=Object.getOwnPropertySymbols(e);for(a=0;a<s.length;a++)n=s[a],t.indexOf(n)>=0||Object.prototype.propertyIsEnumerable.call(e,n)&&(r[n]=e[n])}return r}var l=a.createContext({}),c=function(e){var t=a.useContext(l),n=t;return e&&(n="function"==typeof e?e(t):o(o({},t),e)),n},d=function(e){var t=c(e.components);return a.createElement(l.Provider,{value:t},e.children)},m="mdxType",p={inlineCode:"code",wrapper:function(e){var t=e.children;return a.createElement(a.Fragment,{},t)}},u=a.forwardRef((function(e,t){var n=e.components,r=e.mdxType,s=e.originalType,l=e.parentName,d=i(e,["components","mdxType","originalType","parentName"]),m=c(n),u=r,f=m["".concat(l,".").concat(u)]||m[u]||p[u]||s;return n?a.createElement(f,o(o({ref:t},d),{},{components:n})):a.createElement(f,o({ref:t},d))}));function f(e,t){var n=arguments,r=t&&t.mdxType;if("string"==typeof e||r){var s=n.length,o=new Array(s);o[0]=u;var i={};for(var l in t)hasOwnProperty.call(t,l)&&(i[l]=t[l]);i.originalType=e,i[m]="string"==typeof e?e:r,o[1]=i;for(var c=2;c<s;c++)o[c]=n[c];return a.createElement.apply(null,o)}return a.createElement.apply(null,n)}u.displayName="MDXCreateElement"},87055:(e,t,n)=>{n.r(t),n.d(t,{assets:()=>l,contentTitle:()=>o,default:()=>p,frontMatter:()=>s,metadata:()=>i,toc:()=>c});var a=n(87462),r=(n(67294),n(3905));const s={},o=void 0,i={unversionedId:"core/iface/StandardMem/class",id:"core/iface/StandardMem/class",title:"class",description:"e--",source:"@site/../docs/core/iface/StandardMem/class.md",sourceDirName:"core/iface/StandardMem",slug:"/core/iface/StandardMem/class",permalink:"/sst-docs/docs/core/iface/StandardMem/class",draft:!1,editUrl:"https://github.com/sstsimulator/sst-docs/edit/master/docs/../docs/core/iface/StandardMem/class.md",tags:[],version:"current",lastUpdatedBy:"grvosku",lastUpdatedAt:1684768849,formattedLastUpdatedAt:"May 22, 2023",frontMatter:{},sidebar:"core",previous:{title:"Request",permalink:"/sst-docs/docs/core/iface/SimpleNetwork/Request"},next:{title:"constructor",permalink:"/sst-docs/docs/core/iface/StandardMem/constructor"}},l={},c=[{value:"title: SST::Interfaces::StandardMem",id:"title-sstinterfacesstandardmem",level:2},{value:"Types",id:"types",level:2},{value:"Implementing a StandardMem interface",id:"implementing-a-standardmem-interface",level:2},{value:"Interfacing with a StandardMem interface",id:"interfacing-with-a-standardmem-interface",level:2},{value:"What the interface does not do",id:"what-the-interface-does-not-do",level:2}],d={toc:c},m="wrapper";function p(e){let{components:t,...s}=e;return(0,r.kt)(m,(0,a.Z)({},d,s,{components:t,mdxType:"MDXLayout"}),(0,r.kt)("p",null,"e--"),(0,r.kt)("h2",{id:"title-sstinterfacesstandardmem"},"title: SST::Interfaces::StandardMem"),(0,r.kt)("p",null,'The StandardMem interface defines an interface between a core or other compute unit (i.e., "endpoint") and a memory system. A memory system library should define a SubComponent that implements the StandardMem interface. Components  can then load that StandardMem SubComponent to interface with the memory system library. As an example, in the picture below, a CPU endpoint Component loads a StandardMemInterface SubComponent. The interface has an SST::Link into the rest of the memory system.'),(0,r.kt)("p",null,(0,r.kt)("img",{alt:"StdMem implementation example",src:n(79453).Z,width:"2378",height:"1705"})),(0,r.kt)("p",null,"To send requests into the memory system, the CPU uses the interface's ",(0,r.kt)("a",{parentName:"p",href:"send"},(0,r.kt)("inlineCode",{parentName:"a"},"send"))," function and passes a request as one of the ",(0,r.kt)("a",{parentName:"p",href:"req/class"},"StandardMem::Request")," types. The interface converts incoming requests into an implementation-specific SST::Event type using converters which in turn belong to a derived instance of the ",(0,r.kt)("a",{parentName:"p",href:"reqconverter"},"StandardMem::RequestConverter")," class. These events can then be sent among the memory (or any other compatible) components as shown in the cloud below. As the StandardMem interface is part of the memory system component space, it should have knowledge of these library-internal event types. Finally, when the interface needs to pass an event to the CPU, it passes the event as a StandardMem::Request using a ",(0,r.kt)("a",{parentName:"p",href:"handler"},"callback function")," (",(0,r.kt)("inlineCode",{parentName:"p"},"StdMemCallbackHandler"),"). Finally, the CPU implements a class based on the StandardMem::RequestHandler class (",(0,r.kt)("inlineCode",{parentName:"p"},"derivedRequestHandlerClassInstance"),") that provides visitor functions for various StandardMem::Request types. In hte callback function, the CPU invokes this visitor class to allow requests to be handled according to type."),(0,r.kt)("p",null,"The image describes a concerete implementation of the interface and its use in a system. It is also valid for the StandardMem interface to interact with a memory system via SubComponents rather than Links, or for the endpoint to be a SubComponent rather than a Component. Likewise, the CPU in the example could be replaced by any ohter entity that needs to interact with a memory system. "),(0,r.kt)("h2",{id:"types"},"Types"),(0,r.kt)("p",null,"StandardMem defines several types. "),(0,r.kt)("ul",null,(0,r.kt)("li",{parentName:"ul"},(0,r.kt)("strong",{parentName:"li"},"Addr")," (uint64_t) Represents a memory address."),(0,r.kt)("li",{parentName:"ul"},(0,r.kt)("a",{parentName:"li",href:"req/class"},(0,r.kt)("strong",{parentName:"a"},"Request"))," A class representing a memory system request or response, for example a Read, Write, or Acknowledgement. The Request class is a base class for a number of included request and response types."),(0,r.kt)("li",{parentName:"ul"},(0,r.kt)("a",{parentName:"li",href:"reqconverter"},(0,r.kt)("strong",{parentName:"a"},"RequestConverter"))," A class to convert a Request to an SST::Event* derived type"),(0,r.kt)("li",{parentName:"ul"},(0,r.kt)("a",{parentName:"li",href:"reqhandler"},(0,r.kt)("strong",{parentName:"a"},"RequestHandler"))," A class to handle a Request according to type"),(0,r.kt)("li",{parentName:"ul"},(0,r.kt)("a",{parentName:"li",href:"handler"},(0,r.kt)("strong",{parentName:"a"},"Handler"))," A function to notify the endpoint when the StandardMem interface receives a response")),(0,r.kt)("h2",{id:"implementing-a-standardmem-interface"},"Implementing a StandardMem interface"),(0,r.kt)("p",null,"In addition to implementing the functions described in this memory interface documentation, StandardMem interfaces must also perform the following tasks. "),(0,r.kt)("ul",null,(0,r.kt)("li",{parentName:"ul"},(0,r.kt)("p",{parentName:"li"},(0,r.kt)("strong",{parentName:"p"},"Respond to every Request that requires a Response")),(0,r.kt)("p",{parentName:"li"},"  Each Request has a function, ",(0,r.kt)("a",{parentName:"p",href:"??"},(0,r.kt)("inlineCode",{parentName:"a"},"needsResponse"))," that returns whether a Response is required. StandardMem interfaces must eventually respond to all requests that require a Response."))),(0,r.kt)("p",null,"Additionally, the StandardMem interface supports some features that are not required to be supported but may be useful."),(0,r.kt)("ul",null,(0,r.kt)("li",{parentName:"ul"},(0,r.kt)("strong",{parentName:"li"},"Trace memory requests"))),(0,r.kt)("p",null,"StandardMem::Request events can be tagged as traceable. Interfaces, and memory component libraries, can use these fields to generate trace information about tagged Requests."),(0,r.kt)("h2",{id:"interfacing-with-a-standardmem-interface"},"Interfacing with a StandardMem interface"),(0,r.kt)("p",null,"Components that load a StandardMem SubComponent, called an ",(0,r.kt)("em",{parentName:"p"},"endpoint")," in the rest of this documentaiton, must support the following actions."),(0,r.kt)("ul",null,(0,r.kt)("li",{parentName:"ul"},(0,r.kt)("strong",{parentName:"li"},"Facilitate SST lifecycle for the SubComponent"))),(0,r.kt)("p",null,"This means that the endpoint must call ",(0,r.kt)("inlineCode",{parentName:"p"},"init()"),", ",(0,r.kt)("inlineCode",{parentName:"p"},"setup()"),", ",(0,r.kt)("inlineCode",{parentName:"p"},"complete()"),", and ",(0,r.kt)("inlineCode",{parentName:"p"},"finish()")," on the interface during its own respective functions. "),(0,r.kt)("h2",{id:"what-the-interface-does-not-do"},"What the interface does not do"),(0,r.kt)("ul",null,(0,r.kt)("li",{parentName:"ul"},(0,r.kt)("strong",{parentName:"li"},"Make any ordering guarantee"))),(0,r.kt)("p",null,"It is up to particular memory system implementations to define the ordering semantics they support with respect to the order in which requests are accepted and responses are returned. StandardMem itself does not impose any ordering."),(0,r.kt)("ul",null,(0,r.kt)("li",{parentName:"ul"},(0,r.kt)("strong",{parentName:"li"},"Impose addressing or alignment restrictions"))),(0,r.kt)("p",null,"While the interface provides functions such as ",(0,r.kt)("inlineCode",{parentName:"p"},"getLineSize")," for convenience, the API itself does not impose any rules around access alignment, access sizes, etc. Particular implementations of the interface may have their own implementation-specific restrictions (e.g., that a cache access cannot span multiple cache lines) and should have some mechanism for notifying users of the restrictions (documentation, error-checking, etc.)."))}p.isMDXComponent=!0},79453:(e,t,n)=>{n.d(t,{Z:()=>a});const a=n.p+"assets/images/docs_stdmem_implementation_example-c73cf14c2aff50c94e6542c86ce54071.png"}}]);