ARM GAS  /tmp/ccsvAP57.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f0xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB37:
  26              		.file 1 "Src/stm32f0xx_hal_msp.c"
   1:Src/stm32f0xx_hal_msp.c **** /**
   2:Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   3:Src/stm32f0xx_hal_msp.c ****   * File Name          : stm32f0xx_hal_msp.c
   4:Src/stm32f0xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization
   5:Src/stm32f0xx_hal_msp.c ****   *                      and de-Initialization codes.
   6:Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   7:Src/stm32f0xx_hal_msp.c ****   * This notice applies to any and all portions of this file
   8:Src/stm32f0xx_hal_msp.c ****   * that are not between comment pairs USER CODE BEGIN and
   9:Src/stm32f0xx_hal_msp.c ****   * USER CODE END. Other portions of this file, whether
  10:Src/stm32f0xx_hal_msp.c ****   * inserted by the user or by software development tools
  11:Src/stm32f0xx_hal_msp.c ****   * are owned by their respective copyright owners.
  12:Src/stm32f0xx_hal_msp.c ****   *
  13:Src/stm32f0xx_hal_msp.c ****   * Copyright (c) 2018 STMicroelectronics International N.V.
  14:Src/stm32f0xx_hal_msp.c ****   * All rights reserved.
  15:Src/stm32f0xx_hal_msp.c ****   *
  16:Src/stm32f0xx_hal_msp.c ****   * Redistribution and use in source and binary forms, with or without
  17:Src/stm32f0xx_hal_msp.c ****   * modification, are permitted, provided that the following conditions are met:
  18:Src/stm32f0xx_hal_msp.c ****   *
  19:Src/stm32f0xx_hal_msp.c ****   * 1. Redistribution of source code must retain the above copyright notice,
  20:Src/stm32f0xx_hal_msp.c ****   *    this list of conditions and the following disclaimer.
  21:Src/stm32f0xx_hal_msp.c ****   * 2. Redistributions in binary form must reproduce the above copyright notice,
  22:Src/stm32f0xx_hal_msp.c ****   *    this list of conditions and the following disclaimer in the documentation
  23:Src/stm32f0xx_hal_msp.c ****   *    and/or other materials provided with the distribution.
  24:Src/stm32f0xx_hal_msp.c ****   * 3. Neither the name of STMicroelectronics nor the names of other
  25:Src/stm32f0xx_hal_msp.c ****   *    contributors to this software may be used to endorse or promote products
  26:Src/stm32f0xx_hal_msp.c ****   *    derived from this software without specific written permission.
  27:Src/stm32f0xx_hal_msp.c ****   * 4. This software, including modifications and/or derivative works of this
  28:Src/stm32f0xx_hal_msp.c ****   *    software, must execute solely and exclusively on microcontroller or
  29:Src/stm32f0xx_hal_msp.c ****   *    microprocessor devices manufactured by or for STMicroelectronics.
  30:Src/stm32f0xx_hal_msp.c ****   * 5. Redistribution and use of this software other than as permitted under
  31:Src/stm32f0xx_hal_msp.c ****   *    this license is void and will automatically terminate your rights under
  32:Src/stm32f0xx_hal_msp.c ****   *    this license.
ARM GAS  /tmp/ccsvAP57.s 			page 2


  33:Src/stm32f0xx_hal_msp.c ****   *
  34:Src/stm32f0xx_hal_msp.c ****   * THIS SOFTWARE IS PROVIDED BY STMICROELECTRONICS AND CONTRIBUTORS "AS IS"
  35:Src/stm32f0xx_hal_msp.c ****   * AND ANY EXPRESS, IMPLIED OR STATUTORY WARRANTIES, INCLUDING, BUT NOT
  36:Src/stm32f0xx_hal_msp.c ****   * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
  37:Src/stm32f0xx_hal_msp.c ****   * PARTICULAR PURPOSE AND NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY
  38:Src/stm32f0xx_hal_msp.c ****   * RIGHTS ARE DISCLAIMED TO THE FULLEST EXTENT PERMITTED BY LAW. IN NO EVENT
  39:Src/stm32f0xx_hal_msp.c ****   * SHALL STMICROELECTRONICS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
  40:Src/stm32f0xx_hal_msp.c ****   * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  41:Src/stm32f0xx_hal_msp.c ****   * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
  42:Src/stm32f0xx_hal_msp.c ****   * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
  43:Src/stm32f0xx_hal_msp.c ****   * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
  44:Src/stm32f0xx_hal_msp.c ****   * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
  45:Src/stm32f0xx_hal_msp.c ****   * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  46:Src/stm32f0xx_hal_msp.c ****   *
  47:Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
  48:Src/stm32f0xx_hal_msp.c ****   */
  49:Src/stm32f0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  50:Src/stm32f0xx_hal_msp.c **** #include "stm32f0xx_hal.h"
  51:Src/stm32f0xx_hal_msp.c **** 
  52:Src/stm32f0xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart1_rx;
  53:Src/stm32f0xx_hal_msp.c **** 
  54:Src/stm32f0xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart2_rx;
  55:Src/stm32f0xx_hal_msp.c **** 
  56:Src/stm32f0xx_hal_msp.c **** extern void _Error_Handler(char *, int);
  57:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Src/stm32f0xx_hal_msp.c **** 
  59:Src/stm32f0xx_hal_msp.c **** /* USER CODE END 0 */
  60:Src/stm32f0xx_hal_msp.c **** /**
  61:Src/stm32f0xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Src/stm32f0xx_hal_msp.c ****   */
  63:Src/stm32f0xx_hal_msp.c **** void HAL_MspInit(void)
  64:Src/stm32f0xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 16
  65:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Src/stm32f0xx_hal_msp.c **** 
  67:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Src/stm32f0xx_hal_msp.c **** 
  69:Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  38              		.loc 1 69 3 view .LVU1
  39              	.LBB2:
  40              		.loc 1 69 3 view .LVU2
  41              		.loc 1 69 3 view .LVU3
  42 0004 124B     		ldr	r3, .L2
  43 0006 9969     		ldr	r1, [r3, #24]
  44 0008 0122     		movs	r2, #1
  45 000a 1143     		orrs	r1, r2
  46 000c 9961     		str	r1, [r3, #24]
ARM GAS  /tmp/ccsvAP57.s 			page 3


  47              		.loc 1 69 3 view .LVU4
  48 000e 9969     		ldr	r1, [r3, #24]
  49 0010 0A40     		ands	r2, r1
  50 0012 0092     		str	r2, [sp]
  51              		.loc 1 69 3 view .LVU5
  52 0014 009A     		ldr	r2, [sp]
  53              	.LBE2:
  70:Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  54              		.loc 1 70 3 view .LVU6
  55              	.LBB3:
  56              		.loc 1 70 3 view .LVU7
  57              		.loc 1 70 3 view .LVU8
  58 0016 DA69     		ldr	r2, [r3, #28]
  59 0018 8021     		movs	r1, #128
  60 001a 4905     		lsls	r1, r1, #21
  61 001c 0A43     		orrs	r2, r1
  62 001e DA61     		str	r2, [r3, #28]
  63              		.loc 1 70 3 view .LVU9
  64 0020 DB69     		ldr	r3, [r3, #28]
  65 0022 0B40     		ands	r3, r1
  66 0024 0193     		str	r3, [sp, #4]
  67              		.loc 1 70 3 view .LVU10
  68 0026 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  71:Src/stm32f0xx_hal_msp.c **** 
  72:Src/stm32f0xx_hal_msp.c ****   /* System interrupt init*/
  73:Src/stm32f0xx_hal_msp.c ****   /* SVC_IRQn interrupt configuration */
  74:Src/stm32f0xx_hal_msp.c ****   HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
  70              		.loc 1 74 3 view .LVU11
  71 0028 0520     		movs	r0, #5
  72 002a 0022     		movs	r2, #0
  73 002c 0021     		movs	r1, #0
  74 002e 4042     		rsbs	r0, r0, #0
  75 0030 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  76              	.LVL0:
  75:Src/stm32f0xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  76:Src/stm32f0xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
  77              		.loc 1 76 3 view .LVU12
  78 0034 0220     		movs	r0, #2
  79 0036 0022     		movs	r2, #0
  80 0038 0021     		movs	r1, #0
  81 003a 4042     		rsbs	r0, r0, #0
  82 003c FFF7FEFF 		bl	HAL_NVIC_SetPriority
  83              	.LVL1:
  77:Src/stm32f0xx_hal_msp.c ****   /* SysTick_IRQn interrupt configuration */
  78:Src/stm32f0xx_hal_msp.c ****   HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
  84              		.loc 1 78 3 view .LVU13
  85 0040 0120     		movs	r0, #1
  86 0042 0022     		movs	r2, #0
  87 0044 0021     		movs	r1, #0
  88 0046 4042     		rsbs	r0, r0, #0
  89 0048 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  90              	.LVL2:
  79:Src/stm32f0xx_hal_msp.c **** 
  80:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  81:Src/stm32f0xx_hal_msp.c **** 
  82:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
ARM GAS  /tmp/ccsvAP57.s 			page 4


  83:Src/stm32f0xx_hal_msp.c **** }
  91              		.loc 1 83 1 is_stmt 0 view .LVU14
  92 004c 03B0     		add	sp, sp, #12
  93              		@ sp needed
  94 004e 00BD     		pop	{pc}
  95              	.L3:
  96              		.align	2
  97              	.L2:
  98 0050 00100240 		.word	1073876992
  99              		.cfi_endproc
 100              	.LFE37:
 102              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 103              		.align	1
 104              		.global	HAL_TIM_Base_MspInit
 105              		.syntax unified
 106              		.code	16
 107              		.thumb_func
 108              		.fpu softvfp
 110              	HAL_TIM_Base_MspInit:
 111              	.LVL3:
 112              	.LFB38:
  84:Src/stm32f0xx_hal_msp.c **** 
  85:Src/stm32f0xx_hal_msp.c **** 
  86:Src/stm32f0xx_hal_msp.c **** 
  87:Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  88:Src/stm32f0xx_hal_msp.c **** {
 113              		.loc 1 88 1 is_stmt 1 view -0
 114              		.cfi_startproc
 115              		@ args = 0, pretend = 0, frame = 16
 116              		@ frame_needed = 0, uses_anonymous_args = 0
 117              		.loc 1 88 1 is_stmt 0 view .LVU16
 118 0000 10B5     		push	{r4, lr}
 119              	.LCFI2:
 120              		.cfi_def_cfa_offset 8
 121              		.cfi_offset 4, -8
 122              		.cfi_offset 14, -4
 123 0002 84B0     		sub	sp, sp, #16
 124              	.LCFI3:
 125              		.cfi_def_cfa_offset 24
 126 0004 0400     		movs	r4, r0
  89:Src/stm32f0xx_hal_msp.c **** 
  90:Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM17)
 127              		.loc 1 90 3 is_stmt 1 view .LVU17
 128              		.loc 1 90 5 is_stmt 0 view .LVU18
 129 0006 2B4B     		ldr	r3, .L13
 130 0008 0268     		ldr	r2, [r0]
 131 000a 9A42     		cmp	r2, r3
 132 000c 0ED0     		beq	.L9
 133              	.LVL4:
 134              	.L5:
  91:Src/stm32f0xx_hal_msp.c ****   {
  92:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 0 */
  93:Src/stm32f0xx_hal_msp.c **** 
  94:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 0 */
  95:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
  96:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM17_CLK_ENABLE();
  97:Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
ARM GAS  /tmp/ccsvAP57.s 			page 5


  98:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM17_IRQn, 2, 0);
  99:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM17_IRQn);
 100:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 101:Src/stm32f0xx_hal_msp.c **** 
 102:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 1 */
 103:Src/stm32f0xx_hal_msp.c ****   }
 104:Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM14)
 135              		.loc 1 104 3 is_stmt 1 view .LVU19
 136              		.loc 1 104 5 is_stmt 0 view .LVU20
 137 000e 2A4B     		ldr	r3, .L13+4
 138 0010 2268     		ldr	r2, [r4]
 139 0012 9A42     		cmp	r2, r3
 140 0014 1DD0     		beq	.L10
 141              	.L6:
 105:Src/stm32f0xx_hal_msp.c ****   {
 106:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 0 */
 107:Src/stm32f0xx_hal_msp.c **** 
 108:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 0 */
 109:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 110:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM14_CLK_ENABLE();
 111:Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 112:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM14_IRQn, 2, 0);
 113:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM14_IRQn);
 114:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 115:Src/stm32f0xx_hal_msp.c **** 
 116:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 1 */
 117:Src/stm32f0xx_hal_msp.c ****   }
 118:Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM15)
 142              		.loc 1 118 3 is_stmt 1 view .LVU21
 143              		.loc 1 118 5 is_stmt 0 view .LVU22
 144 0016 294B     		ldr	r3, .L13+8
 145 0018 2268     		ldr	r2, [r4]
 146 001a 9A42     		cmp	r2, r3
 147 001c 2CD0     		beq	.L11
 148              	.L7:
 119:Src/stm32f0xx_hal_msp.c ****   {
 120:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 0 */
 121:Src/stm32f0xx_hal_msp.c **** 
 122:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 0 */
 123:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 124:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM15_CLK_ENABLE();
 125:Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 126:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM15_IRQn, 2, 0);
 127:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM15_IRQn);
 128:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 129:Src/stm32f0xx_hal_msp.c **** 
 130:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 1 */
 131:Src/stm32f0xx_hal_msp.c ****   }
 132:Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 149              		.loc 1 132 3 is_stmt 1 view .LVU23
 150              		.loc 1 132 15 is_stmt 0 view .LVU24
 151 001e 2268     		ldr	r2, [r4]
 152              		.loc 1 132 5 view .LVU25
 153 0020 8023     		movs	r3, #128
 154 0022 DB05     		lsls	r3, r3, #23
 155 0024 9A42     		cmp	r2, r3
 156 0026 3AD0     		beq	.L12
ARM GAS  /tmp/ccsvAP57.s 			page 6


 157              	.L4:
 133:Src/stm32f0xx_hal_msp.c ****   {
 134:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 135:Src/stm32f0xx_hal_msp.c **** 
 136:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 0 */
 137:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 138:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 139:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 140:Src/stm32f0xx_hal_msp.c **** 
 141:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 1 */
 142:Src/stm32f0xx_hal_msp.c ****   }
 143:Src/stm32f0xx_hal_msp.c **** 
 144:Src/stm32f0xx_hal_msp.c **** }
 158              		.loc 1 144 1 view .LVU26
 159 0028 04B0     		add	sp, sp, #16
 160              		@ sp needed
 161              	.LVL5:
 162              		.loc 1 144 1 view .LVU27
 163 002a 10BD     		pop	{r4, pc}
 164              	.LVL6:
 165              	.L9:
  96:Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 166              		.loc 1 96 5 is_stmt 1 view .LVU28
 167              	.LBB4:
  96:Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 168              		.loc 1 96 5 view .LVU29
  96:Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 169              		.loc 1 96 5 view .LVU30
 170 002c 244A     		ldr	r2, .L13+12
 171 002e 9169     		ldr	r1, [r2, #24]
 172 0030 8020     		movs	r0, #128
 173              	.LVL7:
  96:Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 174              		.loc 1 96 5 is_stmt 0 view .LVU31
 175 0032 C002     		lsls	r0, r0, #11
 176 0034 0143     		orrs	r1, r0
 177 0036 9161     		str	r1, [r2, #24]
  96:Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 178              		.loc 1 96 5 is_stmt 1 view .LVU32
 179 0038 9369     		ldr	r3, [r2, #24]
 180 003a 0340     		ands	r3, r0
 181 003c 0093     		str	r3, [sp]
  96:Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 182              		.loc 1 96 5 view .LVU33
 183 003e 009B     		ldr	r3, [sp]
 184              	.LBE4:
  98:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM17_IRQn);
 185              		.loc 1 98 5 view .LVU34
 186 0040 0022     		movs	r2, #0
 187 0042 0221     		movs	r1, #2
 188 0044 1620     		movs	r0, #22
 189 0046 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 190              	.LVL8:
  99:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 191              		.loc 1 99 5 view .LVU35
 192 004a 1620     		movs	r0, #22
 193 004c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
ARM GAS  /tmp/ccsvAP57.s 			page 7


 194              	.LVL9:
 195 0050 DDE7     		b	.L5
 196              	.L10:
 110:Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 197              		.loc 1 110 5 view .LVU36
 198              	.LBB5:
 110:Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 199              		.loc 1 110 5 view .LVU37
 110:Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 200              		.loc 1 110 5 view .LVU38
 201 0052 1B4A     		ldr	r2, .L13+12
 202 0054 D169     		ldr	r1, [r2, #28]
 203 0056 8020     		movs	r0, #128
 204 0058 4000     		lsls	r0, r0, #1
 205 005a 0143     		orrs	r1, r0
 206 005c D161     		str	r1, [r2, #28]
 110:Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 207              		.loc 1 110 5 view .LVU39
 208 005e D369     		ldr	r3, [r2, #28]
 209 0060 0340     		ands	r3, r0
 210 0062 0193     		str	r3, [sp, #4]
 110:Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 211              		.loc 1 110 5 view .LVU40
 212 0064 019B     		ldr	r3, [sp, #4]
 213              	.LBE5:
 112:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM14_IRQn);
 214              		.loc 1 112 5 view .LVU41
 215 0066 0022     		movs	r2, #0
 216 0068 0221     		movs	r1, #2
 217 006a ED38     		subs	r0, r0, #237
 218 006c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 219              	.LVL10:
 113:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 220              		.loc 1 113 5 view .LVU42
 221 0070 1320     		movs	r0, #19
 222 0072 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 223              	.LVL11:
 224 0076 CEE7     		b	.L6
 225              	.L11:
 124:Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 226              		.loc 1 124 5 view .LVU43
 227              	.LBB6:
 124:Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 228              		.loc 1 124 5 view .LVU44
 124:Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 229              		.loc 1 124 5 view .LVU45
 230 0078 114A     		ldr	r2, .L13+12
 231 007a 9169     		ldr	r1, [r2, #24]
 232 007c 8020     		movs	r0, #128
 233 007e 4002     		lsls	r0, r0, #9
 234 0080 0143     		orrs	r1, r0
 235 0082 9161     		str	r1, [r2, #24]
 124:Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 236              		.loc 1 124 5 view .LVU46
 237 0084 9369     		ldr	r3, [r2, #24]
 238 0086 0340     		ands	r3, r0
 239 0088 0293     		str	r3, [sp, #8]
ARM GAS  /tmp/ccsvAP57.s 			page 8


 124:Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 240              		.loc 1 124 5 view .LVU47
 241 008a 029B     		ldr	r3, [sp, #8]
 242              	.LBE6:
 126:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM15_IRQn);
 243              		.loc 1 126 5 view .LVU48
 244 008c 0022     		movs	r2, #0
 245 008e 0221     		movs	r1, #2
 246 0090 1420     		movs	r0, #20
 247 0092 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 248              	.LVL12:
 127:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 249              		.loc 1 127 5 view .LVU49
 250 0096 1420     		movs	r0, #20
 251 0098 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 252              	.LVL13:
 253 009c BFE7     		b	.L7
 254              	.L12:
 138:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 255              		.loc 1 138 5 view .LVU50
 256              	.LBB7:
 138:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 257              		.loc 1 138 5 view .LVU51
 138:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 258              		.loc 1 138 5 view .LVU52
 259 009e 084A     		ldr	r2, .L13+12
 260 00a0 D169     		ldr	r1, [r2, #28]
 261 00a2 0123     		movs	r3, #1
 262 00a4 1943     		orrs	r1, r3
 263 00a6 D161     		str	r1, [r2, #28]
 138:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 264              		.loc 1 138 5 view .LVU53
 265 00a8 D269     		ldr	r2, [r2, #28]
 266 00aa 1340     		ands	r3, r2
 267 00ac 0393     		str	r3, [sp, #12]
 138:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 268              		.loc 1 138 5 view .LVU54
 269 00ae 039B     		ldr	r3, [sp, #12]
 270              	.LBE7:
 271              		.loc 1 144 1 is_stmt 0 view .LVU55
 272 00b0 BAE7     		b	.L4
 273              	.L14:
 274 00b2 C046     		.align	2
 275              	.L13:
 276 00b4 00480140 		.word	1073825792
 277 00b8 00200040 		.word	1073750016
 278 00bc 00400140 		.word	1073823744
 279 00c0 00100240 		.word	1073876992
 280              		.cfi_endproc
 281              	.LFE38:
 283              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 284              		.align	1
 285              		.global	HAL_TIM_Base_MspDeInit
 286              		.syntax unified
 287              		.code	16
 288              		.thumb_func
 289              		.fpu softvfp
ARM GAS  /tmp/ccsvAP57.s 			page 9


 291              	HAL_TIM_Base_MspDeInit:
 292              	.LVL14:
 293              	.LFB39:
 145:Src/stm32f0xx_hal_msp.c **** 
 146:Src/stm32f0xx_hal_msp.c **** 
 147:Src/stm32f0xx_hal_msp.c **** 
 148:Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 149:Src/stm32f0xx_hal_msp.c **** {
 294              		.loc 1 149 1 is_stmt 1 view -0
 295              		.cfi_startproc
 296              		@ args = 0, pretend = 0, frame = 0
 297              		@ frame_needed = 0, uses_anonymous_args = 0
 298              		.loc 1 149 1 is_stmt 0 view .LVU57
 299 0000 10B5     		push	{r4, lr}
 300              	.LCFI4:
 301              		.cfi_def_cfa_offset 8
 302              		.cfi_offset 4, -8
 303              		.cfi_offset 14, -4
 150:Src/stm32f0xx_hal_msp.c **** 
 151:Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM17)
 304              		.loc 1 151 3 is_stmt 1 view .LVU58
 305              		.loc 1 151 15 is_stmt 0 view .LVU59
 306 0002 0268     		ldr	r2, [r0]
 307              		.loc 1 151 5 view .LVU60
 308 0004 064B     		ldr	r3, .L18
 309 0006 9A42     		cmp	r2, r3
 310 0008 00D0     		beq	.L17
 311              	.LVL15:
 312              	.L15:
 152:Src/stm32f0xx_hal_msp.c ****   {
 153:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 0 */
 154:Src/stm32f0xx_hal_msp.c **** 
 155:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM17_MspDeInit 0 */
 156:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 157:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM17_CLK_DISABLE();
 158:Src/stm32f0xx_hal_msp.c **** 
 159:Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt DeInit */
 160:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM17_IRQn);
 161:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 162:Src/stm32f0xx_hal_msp.c **** 
 163:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM17_MspDeInit 1 */
 164:Src/stm32f0xx_hal_msp.c ****   }
 165:Src/stm32f0xx_hal_msp.c **** 
 166:Src/stm32f0xx_hal_msp.c **** }
 313              		.loc 1 166 1 view .LVU61
 314              		@ sp needed
 315 000a 10BD     		pop	{r4, pc}
 316              	.LVL16:
 317              	.L17:
 157:Src/stm32f0xx_hal_msp.c **** 
 318              		.loc 1 157 5 is_stmt 1 view .LVU62
 319 000c 054A     		ldr	r2, .L18+4
 320 000e 9369     		ldr	r3, [r2, #24]
 321 0010 0549     		ldr	r1, .L18+8
 322 0012 0B40     		ands	r3, r1
 323 0014 9361     		str	r3, [r2, #24]
 160:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
ARM GAS  /tmp/ccsvAP57.s 			page 10


 324              		.loc 1 160 5 view .LVU63
 325 0016 1620     		movs	r0, #22
 326              	.LVL17:
 160:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 327              		.loc 1 160 5 is_stmt 0 view .LVU64
 328 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 329              	.LVL18:
 330              		.loc 1 166 1 view .LVU65
 331 001c F5E7     		b	.L15
 332              	.L19:
 333 001e C046     		.align	2
 334              	.L18:
 335 0020 00480140 		.word	1073825792
 336 0024 00100240 		.word	1073876992
 337 0028 FFFFFBFF 		.word	-262145
 338              		.cfi_endproc
 339              	.LFE39:
 341              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 342              		.align	1
 343              		.global	HAL_TIM_MspPostInit
 344              		.syntax unified
 345              		.code	16
 346              		.thumb_func
 347              		.fpu softvfp
 349              	HAL_TIM_MspPostInit:
 350              	.LVL19:
 351              	.LFB40:
 167:Src/stm32f0xx_hal_msp.c **** 
 168:Src/stm32f0xx_hal_msp.c **** 
 169:Src/stm32f0xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 170:Src/stm32f0xx_hal_msp.c **** {
 352              		.loc 1 170 1 is_stmt 1 view -0
 353              		.cfi_startproc
 354              		@ args = 0, pretend = 0, frame = 24
 355              		@ frame_needed = 0, uses_anonymous_args = 0
 356              		.loc 1 170 1 is_stmt 0 view .LVU67
 357 0000 00B5     		push	{lr}
 358              	.LCFI5:
 359              		.cfi_def_cfa_offset 4
 360              		.cfi_offset 14, -4
 361 0002 87B0     		sub	sp, sp, #28
 362              	.LCFI6:
 363              		.cfi_def_cfa_offset 32
 171:Src/stm32f0xx_hal_msp.c **** 
 172:Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 364              		.loc 1 172 3 is_stmt 1 view .LVU68
 173:Src/stm32f0xx_hal_msp.c ****   if(htim->Instance==TIM2)
 365              		.loc 1 173 3 view .LVU69
 366              		.loc 1 173 10 is_stmt 0 view .LVU70
 367 0004 0268     		ldr	r2, [r0]
 368              		.loc 1 173 5 view .LVU71
 369 0006 8023     		movs	r3, #128
 370 0008 DB05     		lsls	r3, r3, #23
 371 000a 9A42     		cmp	r2, r3
 372 000c 01D0     		beq	.L22
 373              	.LVL20:
 374              	.L20:
ARM GAS  /tmp/ccsvAP57.s 			page 11


 174:Src/stm32f0xx_hal_msp.c ****   {
 175:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspPostInit 0 */
 176:Src/stm32f0xx_hal_msp.c **** 
 177:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM4_MspPostInit 0 */
 178:Src/stm32f0xx_hal_msp.c **** 
 179:Src/stm32f0xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 180:Src/stm32f0xx_hal_msp.c ****     PB6     ------> TIM4_CH1
 181:Src/stm32f0xx_hal_msp.c ****     */
 182:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 183:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 184:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 185:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 186:Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 187:Src/stm32f0xx_hal_msp.c **** 
 188:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 189:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 190:Src/stm32f0xx_hal_msp.c **** 
 191:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspPostInit 1 */
 192:Src/stm32f0xx_hal_msp.c **** 
 193:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM4_MspPostInit 1 */
 194:Src/stm32f0xx_hal_msp.c ****   }
 195:Src/stm32f0xx_hal_msp.c **** 
 196:Src/stm32f0xx_hal_msp.c **** }
 375              		.loc 1 196 1 view .LVU72
 376 000e 07B0     		add	sp, sp, #28
 377              		@ sp needed
 378 0010 00BD     		pop	{pc}
 379              	.LVL21:
 380              	.L22:
 182:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 381              		.loc 1 182 5 is_stmt 1 view .LVU73
 182:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 382              		.loc 1 182 25 is_stmt 0 view .LVU74
 383 0012 0823     		movs	r3, #8
 384 0014 0193     		str	r3, [sp, #4]
 183:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 385              		.loc 1 183 5 is_stmt 1 view .LVU75
 183:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 386              		.loc 1 183 26 is_stmt 0 view .LVU76
 387 0016 063B     		subs	r3, r3, #6
 388 0018 0293     		str	r3, [sp, #8]
 184:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 389              		.loc 1 184 5 is_stmt 1 view .LVU77
 184:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 390              		.loc 1 184 27 is_stmt 0 view .LVU78
 391 001a 0322     		movs	r2, #3
 392 001c 0492     		str	r2, [sp, #16]
 185:Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 393              		.loc 1 185 5 is_stmt 1 view .LVU79
 185:Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 394              		.loc 1 185 31 is_stmt 0 view .LVU80
 395 001e 0593     		str	r3, [sp, #20]
 186:Src/stm32f0xx_hal_msp.c **** 
 396              		.loc 1 186 5 is_stmt 1 view .LVU81
 397 0020 01A9     		add	r1, sp, #4
 398 0022 0648     		ldr	r0, .L23
 399              	.LVL22:
ARM GAS  /tmp/ccsvAP57.s 			page 12


 186:Src/stm32f0xx_hal_msp.c **** 
 400              		.loc 1 186 5 is_stmt 0 view .LVU82
 401 0024 FFF7FEFF 		bl	HAL_GPIO_Init
 402              	.LVL23:
 188:Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 403              		.loc 1 188 5 is_stmt 1 view .LVU83
 404 0028 0022     		movs	r2, #0
 405 002a 0221     		movs	r1, #2
 406 002c 0F20     		movs	r0, #15
 407 002e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 408              	.LVL24:
 189:Src/stm32f0xx_hal_msp.c **** 
 409              		.loc 1 189 5 view .LVU84
 410 0032 0F20     		movs	r0, #15
 411 0034 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 412              	.LVL25:
 413              		.loc 1 196 1 is_stmt 0 view .LVU85
 414 0038 E9E7     		b	.L20
 415              	.L24:
 416 003a C046     		.align	2
 417              	.L23:
 418 003c 00040048 		.word	1207960576
 419              		.cfi_endproc
 420              	.LFE40:
 422              		.text
 423              	.Letext0:
 424              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 425              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 426              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h"
 427              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f072xb.h"
 428              		.file 6 "/usr/arm-none-eabi/include/sys/lock.h"
 429              		.file 7 "/usr/arm-none-eabi/include/sys/_types.h"
 430              		.file 8 "/usr/lib/gcc/arm-none-eabi/8.3.0/include/stddef.h"
 431              		.file 9 "/usr/arm-none-eabi/include/sys/reent.h"
 432              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 433              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 434              		.file 12 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 435              		.file 13 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 436              		.file 14 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_cortex.h"
ARM GAS  /tmp/ccsvAP57.s 			page 13


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f0xx_hal_msp.c
     /tmp/ccsvAP57.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccsvAP57.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccsvAP57.s:98     .text.HAL_MspInit:0000000000000050 $d
     /tmp/ccsvAP57.s:103    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccsvAP57.s:110    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccsvAP57.s:276    .text.HAL_TIM_Base_MspInit:00000000000000b4 $d
     /tmp/ccsvAP57.s:284    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccsvAP57.s:291    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccsvAP57.s:335    .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d
     /tmp/ccsvAP57.s:342    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/ccsvAP57.s:349    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/ccsvAP57.s:418    .text.HAL_TIM_MspPostInit:000000000000003c $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
HAL_GPIO_Init
