Source Block: hdl/library/jesd204/jesd204_tx/jesd204_tx.v@368:469@HdlStmIf
end

generate
genvar i;

if (LINK_MODE[0] == 1) begin : mode_8b10b

reg [DATA_PATH_WIDTH-1:0] tx_eof_fm_d3;
reg [DATA_PATH_WIDTH-1:0] tx_eomf_fm_d3;
wire [NUM_LANES-1:0] lane_cgs_enable;
wire [DW-1:0] ilas_data;
wire [DATA_PATH_WIDTH*NUM_LANES-1:0] ilas_charisk;

wire cfg_generate_eomf = 1'b1;

always @(posedge clk) begin
  tx_eof_fm_d3 <= tx_eof_fm_d2;
  tx_eomf_fm_d3 <= tx_eomf_fm_d2;
end

jesd204_tx_ctrl #(
  .NUM_LANES(NUM_LANES),
  .NUM_LINKS(NUM_LINKS),
  .DATA_PATH_WIDTH(DATA_PATH_WIDTH)
) i_tx_ctrl (
  .clk(clk),
  .reset(reset),

  .sync(sync),
  .lmfc_edge(link_lmfc_edge),
  .somf(tx_somf_fm_d2),
  .somf_early2(tx_somf_fm),
  .eomf(tx_eomf_fm_d2),

  .lane_cgs_enable(lane_cgs_enable),
  .eof_reset(eof_gen_reset),

  .tx_ready(link_tx_ready),
  .tx_ready_nx(tx_ready_nx),
  .tx_next_mf_ready(tx_next_mf_ready),

  .ilas_data(ilas_data),
  .ilas_charisk(ilas_charisk),

  .ilas_config_addr(ilas_config_addr),
  .ilas_config_rd(ilas_config_rd),
  .ilas_config_data(ilas_config_data),

  .cfg_lanes_disable(cfg_lanes_disable),
  .cfg_links_disable(cfg_links_disable),
  .cfg_continuous_cgs(cfg_continuous_cgs),
  .cfg_continuous_ilas(cfg_continuous_ilas),
  .cfg_skip_ilas(cfg_skip_ilas),
  .cfg_mframes_per_ilas(cfg_mframes_per_ilas),
  .cfg_octets_per_multiframe(cfg_octets_per_multiframe),
  .ctrl_manual_sync_request(ctrl_manual_sync_request),

  .status_sync(status_sync),
  .status_state(status_state)
);

for (i = 0; i < NUM_LANES; i = i + 1) begin: gen_lane

  localparam D_START = i * DATA_PATH_WIDTH*8;
  localparam D_STOP = D_START + DATA_PATH_WIDTH*8-1;
  localparam C_START = i * DATA_PATH_WIDTH;
  localparam C_STOP = C_START + DATA_PATH_WIDTH-1;

  jesd204_tx_lane #(
    .DATA_PATH_WIDTH(DATA_PATH_WIDTH),
    .ENABLE_CHAR_REPLACE(ENABLE_CHAR_REPLACE)
  ) i_lane (
    .clk(clk),

    .eof(tx_eof_fm_d3),
    .eomf(tx_eomf_fm_d3),

    .cgs_enable(lane_cgs_enable[i]),

    .ilas_data(ilas_data[D_STOP:D_START]),
    .ilas_charisk(ilas_charisk[C_STOP:C_START]),

    .tx_data(gearbox_data[D_STOP:D_START]),
    .tx_ready(link_tx_ready),

    .phy_data(phy_data_r[D_STOP:D_START]),
    .phy_charisk(phy_charisk_r[C_STOP:C_START]),

    .cfg_octets_per_frame(cfg_octets_per_frame),
    .cfg_disable_char_replacement(cfg_disable_char_replacement),
    .cfg_disable_scrambler(cfg_disable_scrambler)
  );
end

assign phy_header_r = 'h0;

end

if (LINK_MODE[1] == 1) begin : mode_64b66b

  for (i = 0; i < NUM_LANES; i = i + 1) begin: gen_lane
    localparam D_START = i * DATA_PATH_WIDTH*8;

Diff Content:
- 373 if (LINK_MODE[0] == 1) begin : mode_8b10b
- 375 reg [DATA_PATH_WIDTH-1:0] tx_eof_fm_d3;
- 376 reg [DATA_PATH_WIDTH-1:0] tx_eomf_fm_d3;
- 377 wire [NUM_LANES-1:0] lane_cgs_enable;
- 378 wire [DW-1:0] ilas_data;
- 379 wire [DATA_PATH_WIDTH*NUM_LANES-1:0] ilas_charisk;
- 381 wire cfg_generate_eomf = 1'b1;
- 383 always @(posedge clk) begin
- 384   tx_eof_fm_d3 <= tx_eof_fm_d2;
- 385   tx_eomf_fm_d3 <= tx_eomf_fm_d2;
- 386 end
- 388 jesd204_tx_ctrl #(
- 389   .NUM_LANES(NUM_LANES),
- 390   .NUM_LINKS(NUM_LINKS),
- 391   .DATA_PATH_WIDTH(DATA_PATH_WIDTH)
- 392 ) i_tx_ctrl (
- 393   .clk(clk),
- 394   .reset(reset),
- 396   .sync(sync),
- 397   .lmfc_edge(link_lmfc_edge),
- 398   .somf(tx_somf_fm_d2),
- 399   .somf_early2(tx_somf_fm),
- 400   .eomf(tx_eomf_fm_d2),
- 402   .lane_cgs_enable(lane_cgs_enable),
- 403   .eof_reset(eof_gen_reset),
- 405   .tx_ready(link_tx_ready),
- 406   .tx_ready_nx(tx_ready_nx),
- 407   .tx_next_mf_ready(tx_next_mf_ready),
- 409   .ilas_data(ilas_data),
- 410   .ilas_charisk(ilas_charisk),
- 412   .ilas_config_addr(ilas_config_addr),
- 413   .ilas_config_rd(ilas_config_rd),
- 414   .ilas_config_data(ilas_config_data),
- 416   .cfg_lanes_disable(cfg_lanes_disable),
- 417   .cfg_links_disable(cfg_links_disable),
- 418   .cfg_continuous_cgs(cfg_continuous_cgs),
- 419   .cfg_continuous_ilas(cfg_continuous_ilas),
- 420   .cfg_skip_ilas(cfg_skip_ilas),
- 421   .cfg_mframes_per_ilas(cfg_mframes_per_ilas),
- 422   .cfg_octets_per_multiframe(cfg_octets_per_multiframe),
- 423   .ctrl_manual_sync_request(ctrl_manual_sync_request),
- 425   .status_sync(status_sync),
- 426   .status_state(status_state)
- 427 );
- 429 for (i = 0; i < NUM_LANES; i = i + 1) begin: gen_lane
- 431   localparam D_START = i * DATA_PATH_WIDTH*8;
- 432   localparam D_STOP = D_START + DATA_PATH_WIDTH*8-1;
- 433   localparam C_START = i * DATA_PATH_WIDTH;
- 434   localparam C_STOP = C_START + DATA_PATH_WIDTH-1;
- 436   jesd204_tx_lane #(
- 437     .DATA_PATH_WIDTH(DATA_PATH_WIDTH),
- 438     .ENABLE_CHAR_REPLACE(ENABLE_CHAR_REPLACE)
- 439   ) i_lane (
- 440     .clk(clk),
- 442     .eof(tx_eof_fm_d3),
- 443     .eomf(tx_eomf_fm_d3),
- 445     .cgs_enable(lane_cgs_enable[i]),
- 447     .ilas_data(ilas_data[D_STOP:D_START]),
- 448     .ilas_charisk(ilas_charisk[C_STOP:C_START]),
- 450     .tx_data(gearbox_data[D_STOP:D_START]),
- 451     .tx_ready(link_tx_ready),
- 453     .phy_data(phy_data_r[D_STOP:D_START]),
- 454     .phy_charisk(phy_charisk_r[C_STOP:C_START]),
- 456     .cfg_octets_per_frame(cfg_octets_per_frame),
- 457     .cfg_disable_char_replacement(cfg_disable_char_replacement),
- 458     .cfg_disable_scrambler(cfg_disable_scrambler)
- 459   );
- 460 end
- 462 assign phy_header_r = 'h0;
- 464 end
+ 427   assign frame_mark_reset = (LINK_MODE == 1) ? eof_gen_reset : ~tx_ready_64b_next;
+ 429   jesd204_frame_mark #(
+ 429     .DATA_PATH_WIDTH            (DATA_PATH_WIDTH)
+ 429   ) i_frame_mark (
+ 429     .clk                        (clk),
+ 429     .reset                      (frame_mark_reset),
+ 429     .cfg_octets_per_multiframe  (cfg_octets_per_multiframe),
+ 429     .cfg_beats_per_multiframe   (cfg_beats_per_multiframe),
+ 429     .cfg_octets_per_frame       (cfg_octets_per_frame),
+ 429     .sof                        (tx_sof_fm),
+ 429     .eof                        (tx_eof_fm),
+ 429     .somf                       (tx_somf_fm),
+ 429     .eomf                       (tx_eomf_fm));
+ 434   always @(posedge clk) begin
+ 434     tx_sof_fm_d1  <= tx_sof_fm;
+ 434     tx_eof_fm_d1  <= tx_eof_fm;
+ 434     tx_somf_fm_d1 <= tx_somf_fm;
+ 434     tx_eomf_fm_d1 <= tx_eomf_fm;
+ 434     tx_sof_fm_d2  <= tx_sof_fm_d1;
+ 434     tx_eof_fm_d2  <= tx_eof_fm_d1;
+ 434     tx_somf_fm_d2 <= tx_somf_fm_d1;
+ 434     tx_eomf_fm_d2 <= tx_eomf_fm_d1;
+ 434   end
+ 440   generate
+ 440   genvar i;
+ 443   if (LINK_MODE[0] == 1) begin : mode_8b10b
+ 445   reg [DATA_PATH_WIDTH-1:0] tx_eof_fm_d3;
+ 445   reg [DATA_PATH_WIDTH-1:0] tx_eomf_fm_d3;
+ 445   wire [NUM_LANES-1:0] lane_cgs_enable;
+ 445   wire [DW-1:0] ilas_data;
+ 445   wire [DATA_PATH_WIDTH*NUM_LANES-1:0] ilas_charisk;
+ 448   wire cfg_generate_eomf = 1'b1;
+ 451   always @(posedge clk) begin
+ 451     tx_eof_fm_d3 <= tx_eof_fm_d2;
+ 451     tx_eomf_fm_d3 <= tx_eomf_fm_d2;
+ 451   end
+ 454   jesd204_tx_ctrl #(
+ 454     .NUM_LANES(NUM_LANES),
+ 454     .NUM_LINKS(NUM_LINKS),
+ 454     .DATA_PATH_WIDTH(DATA_PATH_WIDTH)
+ 454   ) i_tx_ctrl (
+ 454     .clk(clk),
+ 454     .reset(reset),
+ 460     .sync(sync),
+ 460     .lmfc_edge(link_lmfc_edge),
+ 460     .somf(tx_somf_fm_d2),
+ 460     .somf_early2(tx_somf_fm),
+ 460     .eomf(tx_eomf_fm_d2),
+ 462     .lane_cgs_enable(lane_cgs_enable),
+ 462     .eof_reset(eof_gen_reset),
+ 464     .tx_ready(link_tx_ready),
+ 464     .tx_ready_nx(tx_ready_nx),
+ 464     .tx_next_mf_ready(tx_next_mf_ready),
+ 464     .ilas_data(ilas_data),
+ 464     .ilas_charisk(ilas_charisk),
+ 464     .ilas_config_addr(ilas_config_addr),
+ 464     .ilas_config_rd(ilas_config_rd),
+ 464     .ilas_config_data(ilas_config_data),
+ 464     .cfg_lanes_disable(cfg_lanes_disable),
+ 464     .cfg_links_disable(cfg_links_disable),
+ 464     .cfg_continuous_cgs(cfg_continuous_cgs),
+ 464     .cfg_continuous_ilas(cfg_continuous_ilas),
+ 464     .cfg_skip_ilas(cfg_skip_ilas),
+ 464     .cfg_mframes_per_ilas(cfg_mframes_per_ilas),
+ 464     .cfg_octets_per_multiframe(cfg_octets_per_multiframe),
+ 464     .ctrl_manual_sync_request(ctrl_manual_sync_request),

Clone Blocks:
