Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Mar  5 10:22:15 2021
| Host         : QuitStealingMyPaper running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab2_timing_summary_routed.rpt -pb lab2_timing_summary_routed.pb -rpx lab2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab2
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 230 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 661 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.183        0.000                      0                  392        0.151        0.000                      0                  392        3.000        0.000                       0                   232  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                          ------------         ----------      --------------
datapath/audio_codec/audiocodec_master_clock/inst/clk_in1      {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1                                           {0.000 40.687}       81.375          12.289          
  clk_out2_clk_wiz_1                                           {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_1                                           {0.000 5.000}        10.000          100.000         
datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                           {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0                                           {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0                                           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
datapath/audio_codec/audiocodec_master_clock/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                                                                                                                                                                                            79.220        0.000                       0                     2  
  clk_out2_clk_wiz_1                                                14.482        0.000                      0                  211        0.151        0.000                      0                  211        9.500        0.000                       0                   117  
  clkfbout_clk_wiz_1                                                                                                                                                                                             7.845        0.000                       0                     3  
datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                29.967        0.000                      0                  112        0.165        0.000                      0                  112       19.500        0.000                       0                    59  
  clk_out2_clk_wiz_0                                                 3.183        0.000                      0                   63        0.188        0.000                      0                   63        3.500        0.000                       0                    46  
  clkfbout_clk_wiz_0                                                                                                                                                                                             7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        4.287        0.000                      0                   30        0.166        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
  To Clock:  datapath/audio_codec/audiocodec_master_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/audio_codec/audiocodec_master_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       79.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 40.688 }
Period(ns):         81.375
Sources:            { datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         81.375      79.220     BUFGCTRL_X0Y1    datapath/audio_codec/audiocodec_master_clock/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.375      80.126     MMCME2_ADV_X0Y2  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.375      131.985    MMCME2_ADV_X0Y2  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       14.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.482ns  (required time - arrival time)
  Source:                 datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 1.471ns (28.270%)  route 3.732ns (71.730%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 21.701 - 20.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.761     1.761    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.821     1.821    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y118       FDSE                                         r  datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDSE (Prop_fdse_C_Q)         0.478     2.299 f  datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[4]/Q
                         net (fo=3, routed)           0.992     3.292    datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[4]
    SLICE_X162Y118       LUT6 (Prop_lut6_I0_O)        0.301     3.593 r  datapath/audio_codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.403     3.996    datapath/audio_codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X163Y118       LUT2 (Prop_lut2_I0_O)        0.118     4.114 r  datapath/audio_codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=9, routed)           1.202     5.316    datapath/audio_codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X160Y120       LUT6 (Prop_lut6_I5_O)        0.326     5.642 r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_8/O
                         net (fo=1, routed)           0.280     5.921    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_8_n_0
    SLICE_X160Y120       LUT6 (Prop_lut6_I1_O)        0.124     6.045 r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5/O
                         net (fo=1, routed)           0.504     6.549    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5_n_0
    SLICE_X162Y120       LUT6 (Prop_lut6_I5_O)        0.124     6.673 r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.352     7.025    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X160Y121       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.643    21.643    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.701    21.701    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X160Y121       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/C
                         clock pessimism              0.094    21.795    
                         clock uncertainty           -0.084    21.712    
    SLICE_X160Y121       FDRE (Setup_fdre_C_CE)      -0.205    21.507    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                         21.507    
                         arrival time                          -7.025    
  -------------------------------------------------------------------
                         slack                                 14.482    

Slack (MET) :             14.482ns  (required time - arrival time)
  Source:                 datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 1.471ns (28.270%)  route 3.732ns (71.730%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 21.701 - 20.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.761     1.761    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.821     1.821    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y118       FDSE                                         r  datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDSE (Prop_fdse_C_Q)         0.478     2.299 f  datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[4]/Q
                         net (fo=3, routed)           0.992     3.292    datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[4]
    SLICE_X162Y118       LUT6 (Prop_lut6_I0_O)        0.301     3.593 r  datapath/audio_codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.403     3.996    datapath/audio_codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X163Y118       LUT2 (Prop_lut2_I0_O)        0.118     4.114 r  datapath/audio_codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=9, routed)           1.202     5.316    datapath/audio_codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X160Y120       LUT6 (Prop_lut6_I5_O)        0.326     5.642 r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_8/O
                         net (fo=1, routed)           0.280     5.921    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_8_n_0
    SLICE_X160Y120       LUT6 (Prop_lut6_I1_O)        0.124     6.045 r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5/O
                         net (fo=1, routed)           0.504     6.549    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5_n_0
    SLICE_X162Y120       LUT6 (Prop_lut6_I5_O)        0.124     6.673 r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.352     7.025    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X160Y121       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.643    21.643    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.701    21.701    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X160Y121       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/C
                         clock pessimism              0.094    21.795    
                         clock uncertainty           -0.084    21.712    
    SLICE_X160Y121       FDRE (Setup_fdre_C_CE)      -0.205    21.507    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                         21.507    
                         arrival time                          -7.025    
  -------------------------------------------------------------------
                         slack                                 14.482    

Slack (MET) :             14.482ns  (required time - arrival time)
  Source:                 datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 1.471ns (28.270%)  route 3.732ns (71.730%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 21.701 - 20.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.761     1.761    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.821     1.821    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y118       FDSE                                         r  datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDSE (Prop_fdse_C_Q)         0.478     2.299 f  datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[4]/Q
                         net (fo=3, routed)           0.992     3.292    datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[4]
    SLICE_X162Y118       LUT6 (Prop_lut6_I0_O)        0.301     3.593 r  datapath/audio_codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.403     3.996    datapath/audio_codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X163Y118       LUT2 (Prop_lut2_I0_O)        0.118     4.114 r  datapath/audio_codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=9, routed)           1.202     5.316    datapath/audio_codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X160Y120       LUT6 (Prop_lut6_I5_O)        0.326     5.642 r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_8/O
                         net (fo=1, routed)           0.280     5.921    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_8_n_0
    SLICE_X160Y120       LUT6 (Prop_lut6_I1_O)        0.124     6.045 r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5/O
                         net (fo=1, routed)           0.504     6.549    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5_n_0
    SLICE_X162Y120       LUT6 (Prop_lut6_I5_O)        0.124     6.673 r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.352     7.025    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X160Y121       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.643    21.643    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.701    21.701    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X160Y121       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/C
                         clock pessimism              0.094    21.795    
                         clock uncertainty           -0.084    21.712    
    SLICE_X160Y121       FDRE (Setup_fdre_C_CE)      -0.205    21.507    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                         21.507    
                         arrival time                          -7.025    
  -------------------------------------------------------------------
                         slack                                 14.482    

Slack (MET) :             14.527ns  (required time - arrival time)
  Source:                 datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.194ns  (logic 1.471ns (28.320%)  route 3.723ns (71.680%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 21.701 - 20.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.761     1.761    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.821     1.821    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y118       FDSE                                         r  datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDSE (Prop_fdse_C_Q)         0.478     2.299 f  datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[4]/Q
                         net (fo=3, routed)           0.992     3.292    datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[4]
    SLICE_X162Y118       LUT6 (Prop_lut6_I0_O)        0.301     3.593 r  datapath/audio_codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.403     3.996    datapath/audio_codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X163Y118       LUT2 (Prop_lut2_I0_O)        0.118     4.114 r  datapath/audio_codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=9, routed)           1.202     5.316    datapath/audio_codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X160Y120       LUT6 (Prop_lut6_I5_O)        0.326     5.642 r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_8/O
                         net (fo=1, routed)           0.280     5.921    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_8_n_0
    SLICE_X160Y120       LUT6 (Prop_lut6_I1_O)        0.124     6.045 r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5/O
                         net (fo=1, routed)           0.504     6.549    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5_n_0
    SLICE_X162Y120       LUT6 (Prop_lut6_I5_O)        0.124     6.673 r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.343     7.016    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X162Y121       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.643    21.643    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.701    21.701    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y121       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/C
                         clock pessimism              0.094    21.795    
                         clock uncertainty           -0.084    21.712    
    SLICE_X162Y121       FDRE (Setup_fdre_C_CE)      -0.169    21.543    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]
  -------------------------------------------------------------------
                         required time                         21.543    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                 14.527    

Slack (MET) :             14.675ns  (required time - arrival time)
  Source:                 datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/twi_controller/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 1.471ns (29.164%)  route 3.573ns (70.836%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 21.699 - 20.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.761     1.761    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.821     1.821    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y118       FDSE                                         r  datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDSE (Prop_fdse_C_Q)         0.478     2.299 f  datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[4]/Q
                         net (fo=3, routed)           0.992     3.292    datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[4]
    SLICE_X162Y118       LUT6 (Prop_lut6_I0_O)        0.301     3.593 r  datapath/audio_codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.403     3.996    datapath/audio_codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X163Y118       LUT2 (Prop_lut2_I0_O)        0.118     4.114 r  datapath/audio_codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=9, routed)           0.606     4.720    datapath/audio_codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X161Y120       LUT3 (Prop_lut3_I0_O)        0.326     5.046 r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3/O
                         net (fo=3, routed)           0.619     5.665    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3_n_0
    SLICE_X162Y120       LUT6 (Prop_lut6_I5_O)        0.124     5.789 r  datapath/audio_codec/initialize_audio/twi_controller/dataByte[7]_i_4/O
                         net (fo=4, routed)           0.313     6.102    datapath/audio_codec/initialize_audio/twi_controller/dataByte0
    SLICE_X162Y121       LUT2 (Prop_lut2_I1_O)        0.124     6.226 r  datapath/audio_codec/initialize_audio/twi_controller/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.639     6.865    datapath/audio_codec/initialize_audio/twi_controller/dataByte[7]_i_1_n_0
    SLICE_X162Y122       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.643    21.643    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.699    21.699    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y122       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/dataByte_reg[3]/C
                         clock pessimism              0.094    21.793    
                         clock uncertainty           -0.084    21.710    
    SLICE_X162Y122       FDRE (Setup_fdre_C_CE)      -0.169    21.541    datapath/audio_codec/initialize_audio/twi_controller/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                         21.541    
                         arrival time                          -6.865    
  -------------------------------------------------------------------
                         slack                                 14.675    

Slack (MET) :             14.675ns  (required time - arrival time)
  Source:                 datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/twi_controller/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 1.471ns (29.164%)  route 3.573ns (70.836%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 21.699 - 20.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.761     1.761    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.821     1.821    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y118       FDSE                                         r  datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDSE (Prop_fdse_C_Q)         0.478     2.299 f  datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[4]/Q
                         net (fo=3, routed)           0.992     3.292    datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[4]
    SLICE_X162Y118       LUT6 (Prop_lut6_I0_O)        0.301     3.593 r  datapath/audio_codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.403     3.996    datapath/audio_codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X163Y118       LUT2 (Prop_lut2_I0_O)        0.118     4.114 r  datapath/audio_codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=9, routed)           0.606     4.720    datapath/audio_codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X161Y120       LUT3 (Prop_lut3_I0_O)        0.326     5.046 r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3/O
                         net (fo=3, routed)           0.619     5.665    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3_n_0
    SLICE_X162Y120       LUT6 (Prop_lut6_I5_O)        0.124     5.789 r  datapath/audio_codec/initialize_audio/twi_controller/dataByte[7]_i_4/O
                         net (fo=4, routed)           0.313     6.102    datapath/audio_codec/initialize_audio/twi_controller/dataByte0
    SLICE_X162Y121       LUT2 (Prop_lut2_I1_O)        0.124     6.226 r  datapath/audio_codec/initialize_audio/twi_controller/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.639     6.865    datapath/audio_codec/initialize_audio/twi_controller/dataByte[7]_i_1_n_0
    SLICE_X162Y122       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.643    21.643    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.699    21.699    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y122       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/dataByte_reg[4]/C
                         clock pessimism              0.094    21.793    
                         clock uncertainty           -0.084    21.710    
    SLICE_X162Y122       FDRE (Setup_fdre_C_CE)      -0.169    21.541    datapath/audio_codec/initialize_audio/twi_controller/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                         21.541    
                         arrival time                          -6.865    
  -------------------------------------------------------------------
                         slack                                 14.675    

Slack (MET) :             14.675ns  (required time - arrival time)
  Source:                 datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/twi_controller/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 1.471ns (29.164%)  route 3.573ns (70.836%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 21.699 - 20.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.761     1.761    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.821     1.821    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y118       FDSE                                         r  datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDSE (Prop_fdse_C_Q)         0.478     2.299 f  datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[4]/Q
                         net (fo=3, routed)           0.992     3.292    datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[4]
    SLICE_X162Y118       LUT6 (Prop_lut6_I0_O)        0.301     3.593 r  datapath/audio_codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.403     3.996    datapath/audio_codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X163Y118       LUT2 (Prop_lut2_I0_O)        0.118     4.114 r  datapath/audio_codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=9, routed)           0.606     4.720    datapath/audio_codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X161Y120       LUT3 (Prop_lut3_I0_O)        0.326     5.046 r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3/O
                         net (fo=3, routed)           0.619     5.665    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3_n_0
    SLICE_X162Y120       LUT6 (Prop_lut6_I5_O)        0.124     5.789 r  datapath/audio_codec/initialize_audio/twi_controller/dataByte[7]_i_4/O
                         net (fo=4, routed)           0.313     6.102    datapath/audio_codec/initialize_audio/twi_controller/dataByte0
    SLICE_X162Y121       LUT2 (Prop_lut2_I1_O)        0.124     6.226 r  datapath/audio_codec/initialize_audio/twi_controller/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.639     6.865    datapath/audio_codec/initialize_audio/twi_controller/dataByte[7]_i_1_n_0
    SLICE_X162Y122       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.643    21.643    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.699    21.699    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y122       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/dataByte_reg[5]/C
                         clock pessimism              0.094    21.793    
                         clock uncertainty           -0.084    21.710    
    SLICE_X162Y122       FDRE (Setup_fdre_C_CE)      -0.169    21.541    datapath/audio_codec/initialize_audio/twi_controller/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                         21.541    
                         arrival time                          -6.865    
  -------------------------------------------------------------------
                         slack                                 14.675    

Slack (MET) :             14.675ns  (required time - arrival time)
  Source:                 datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/twi_controller/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 1.471ns (29.164%)  route 3.573ns (70.836%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 21.699 - 20.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.761     1.761    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.821     1.821    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y118       FDSE                                         r  datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDSE (Prop_fdse_C_Q)         0.478     2.299 f  datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[4]/Q
                         net (fo=3, routed)           0.992     3.292    datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[4]
    SLICE_X162Y118       LUT6 (Prop_lut6_I0_O)        0.301     3.593 r  datapath/audio_codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.403     3.996    datapath/audio_codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X163Y118       LUT2 (Prop_lut2_I0_O)        0.118     4.114 r  datapath/audio_codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=9, routed)           0.606     4.720    datapath/audio_codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X161Y120       LUT3 (Prop_lut3_I0_O)        0.326     5.046 r  datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3/O
                         net (fo=3, routed)           0.619     5.665    datapath/audio_codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3_n_0
    SLICE_X162Y120       LUT6 (Prop_lut6_I5_O)        0.124     5.789 r  datapath/audio_codec/initialize_audio/twi_controller/dataByte[7]_i_4/O
                         net (fo=4, routed)           0.313     6.102    datapath/audio_codec/initialize_audio/twi_controller/dataByte0
    SLICE_X162Y121       LUT2 (Prop_lut2_I1_O)        0.124     6.226 r  datapath/audio_codec/initialize_audio/twi_controller/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.639     6.865    datapath/audio_codec/initialize_audio/twi_controller/dataByte[7]_i_1_n_0
    SLICE_X162Y122       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.643    21.643    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.699    21.699    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y122       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/dataByte_reg[6]/C
                         clock pessimism              0.094    21.793    
                         clock uncertainty           -0.084    21.710    
    SLICE_X162Y122       FDRE (Setup_fdre_C_CE)      -0.169    21.541    datapath/audio_codec/initialize_audio/twi_controller/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                         21.541    
                         arrival time                          -6.865    
  -------------------------------------------------------------------
                         slack                                 14.675    

Slack (MET) :             14.702ns  (required time - arrival time)
  Source:                 datapath/audio_codec/initialize_audio/delaycnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/initA_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.076ns (21.432%)  route 3.944ns (78.568%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 21.694 - 20.000 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.761     1.761    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.813     1.813    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X156Y122       FDRE                                         r  datapath/audio_codec/initialize_audio/delaycnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y122       FDRE (Prop_fdre_C_Q)         0.456     2.269 f  datapath/audio_codec/initialize_audio/delaycnt_reg[22]/Q
                         net (fo=3, routed)           0.965     3.235    datapath/audio_codec/initialize_audio/delaycnt[22]
    SLICE_X157Y119       LUT4 (Prop_lut4_I2_O)        0.124     3.359 f  datapath/audio_codec/initialize_audio/state[3]_i_11/O
                         net (fo=1, routed)           0.712     4.071    datapath/audio_codec/initialize_audio/state[3]_i_11_n_0
    SLICE_X157Y121       LUT5 (Prop_lut5_I4_O)        0.124     4.195 f  datapath/audio_codec/initialize_audio/state[3]_i_6/O
                         net (fo=1, routed)           0.574     4.769    datapath/audio_codec/initialize_audio/state[3]_i_6_n_0
    SLICE_X157Y120       LUT4 (Prop_lut4_I1_O)        0.124     4.893 f  datapath/audio_codec/initialize_audio/state[3]_i_3/O
                         net (fo=3, routed)           0.327     5.220    datapath/audio_codec/initialize_audio/state[3]_i_3_n_0
    SLICE_X158Y120       LUT2 (Prop_lut2_I1_O)        0.124     5.344 r  datapath/audio_codec/initialize_audio/initA[6]_i_3/O
                         net (fo=2, routed)           0.681     6.025    datapath/audio_codec/initialize_audio/twi_controller/initA_reg[6]
    SLICE_X158Y120       LUT6 (Prop_lut6_I1_O)        0.124     6.149 r  datapath/audio_codec/initialize_audio/twi_controller/initA[6]_i_1/O
                         net (fo=7, routed)           0.685     6.834    datapath/audio_codec/initialize_audio/twi_controller_n_7
    SLICE_X158Y124       FDRE                                         r  datapath/audio_codec/initialize_audio/initA_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.643    21.643    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.694    21.694    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X158Y124       FDRE                                         r  datapath/audio_codec/initialize_audio/initA_reg[2]/C
                         clock pessimism              0.094    21.788    
                         clock uncertainty           -0.084    21.705    
    SLICE_X158Y124       FDRE (Setup_fdre_C_CE)      -0.169    21.536    datapath/audio_codec/initialize_audio/initA_reg[2]
  -------------------------------------------------------------------
                         required time                         21.536    
                         arrival time                          -6.834    
  -------------------------------------------------------------------
                         slack                                 14.702    

Slack (MET) :             14.702ns  (required time - arrival time)
  Source:                 datapath/audio_codec/initialize_audio/delaycnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/initA_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.076ns (21.432%)  route 3.944ns (78.568%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 21.694 - 20.000 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.761     1.761    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.813     1.813    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X156Y122       FDRE                                         r  datapath/audio_codec/initialize_audio/delaycnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y122       FDRE (Prop_fdre_C_Q)         0.456     2.269 f  datapath/audio_codec/initialize_audio/delaycnt_reg[22]/Q
                         net (fo=3, routed)           0.965     3.235    datapath/audio_codec/initialize_audio/delaycnt[22]
    SLICE_X157Y119       LUT4 (Prop_lut4_I2_O)        0.124     3.359 f  datapath/audio_codec/initialize_audio/state[3]_i_11/O
                         net (fo=1, routed)           0.712     4.071    datapath/audio_codec/initialize_audio/state[3]_i_11_n_0
    SLICE_X157Y121       LUT5 (Prop_lut5_I4_O)        0.124     4.195 f  datapath/audio_codec/initialize_audio/state[3]_i_6/O
                         net (fo=1, routed)           0.574     4.769    datapath/audio_codec/initialize_audio/state[3]_i_6_n_0
    SLICE_X157Y120       LUT4 (Prop_lut4_I1_O)        0.124     4.893 f  datapath/audio_codec/initialize_audio/state[3]_i_3/O
                         net (fo=3, routed)           0.327     5.220    datapath/audio_codec/initialize_audio/state[3]_i_3_n_0
    SLICE_X158Y120       LUT2 (Prop_lut2_I1_O)        0.124     5.344 r  datapath/audio_codec/initialize_audio/initA[6]_i_3/O
                         net (fo=2, routed)           0.681     6.025    datapath/audio_codec/initialize_audio/twi_controller/initA_reg[6]
    SLICE_X158Y120       LUT6 (Prop_lut6_I1_O)        0.124     6.149 r  datapath/audio_codec/initialize_audio/twi_controller/initA[6]_i_1/O
                         net (fo=7, routed)           0.685     6.834    datapath/audio_codec/initialize_audio/twi_controller_n_7
    SLICE_X158Y124       FDRE                                         r  datapath/audio_codec/initialize_audio/initA_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.643    21.643    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.694    21.694    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X158Y124       FDRE                                         r  datapath/audio_codec/initialize_audio/initA_reg[3]/C
                         clock pessimism              0.094    21.788    
                         clock uncertainty           -0.084    21.705    
    SLICE_X158Y124       FDRE (Setup_fdre_C_CE)      -0.169    21.536    datapath/audio_codec/initialize_audio/initA_reg[3]
  -------------------------------------------------------------------
                         required time                         21.536    
                         arrival time                          -6.834    
  -------------------------------------------------------------------
                         slack                                 14.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.610     0.610    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.641     0.641    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X163Y118       FDSE                                         r  datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y118       FDSE (Prop_fdse_C_Q)         0.141     0.782 r  datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.099     0.880    datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[0]
    SLICE_X162Y118       LUT6 (Prop_lut6_I4_O)        0.045     0.925 r  datapath/audio_codec/initialize_audio/twi_controller/sclCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.925    datapath/audio_codec/initialize_audio/twi_controller/sclCnt0[5]
    SLICE_X162Y118       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.879     0.879    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.912     0.912    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y118       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[5]/C
                         clock pessimism             -0.258     0.654    
    SLICE_X162Y118       FDRE (Hold_fdre_C_D)         0.121     0.775    datapath/audio_codec/initialize_audio/twi_controller/sclCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 datapath/audio_codec/initialize_audio/data_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/twi_controller/dataByte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.640%)  route 0.102ns (35.360%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.610     0.610    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.638     0.638    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X160Y122       FDRE                                         r  datapath/audio_codec/initialize_audio/data_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y122       FDRE (Prop_fdre_C_Q)         0.141     0.779 r  datapath/audio_codec/initialize_audio/data_i_reg[6]/Q
                         net (fo=1, routed)           0.102     0.880    datapath/audio_codec/initialize_audio/twi_controller/data_i[6]
    SLICE_X162Y122       LUT4 (Prop_lut4_I2_O)        0.045     0.925 r  datapath/audio_codec/initialize_audio/twi_controller/dataByte[6]_i_1/O
                         net (fo=1, routed)           0.000     0.925    datapath/audio_codec/initialize_audio/twi_controller/p_1_in[6]
    SLICE_X162Y122       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/dataByte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.879     0.879    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.908     0.908    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y122       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/dataByte_reg[6]/C
                         clock pessimism             -0.257     0.651    
    SLICE_X162Y122       FDRE (Hold_fdre_C_D)         0.121     0.772    datapath/audio_codec/initialize_audio/twi_controller/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 datapath/audio_codec/initialize_audio/initWord_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/data_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.339%)  route 0.061ns (22.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.610     0.610    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.637     0.637    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X158Y122       FDRE                                         r  datapath/audio_codec/initialize_audio/initWord_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y122       FDRE (Prop_fdre_C_Q)         0.164     0.801 r  datapath/audio_codec/initialize_audio/initWord_reg[16]/Q
                         net (fo=2, routed)           0.061     0.862    datapath/audio_codec/initialize_audio/data1[0]
    SLICE_X159Y122       LUT6 (Prop_lut6_I1_O)        0.045     0.907 r  datapath/audio_codec/initialize_audio/data_i[0]_i_1/O
                         net (fo=1, routed)           0.000     0.907    datapath/audio_codec/initialize_audio/data_i[0]_i_1_n_0
    SLICE_X159Y122       FDRE                                         r  datapath/audio_codec/initialize_audio/data_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.879     0.879    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.907     0.907    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X159Y122       FDRE                                         r  datapath/audio_codec/initialize_audio/data_i_reg[0]/C
                         clock pessimism             -0.257     0.650    
    SLICE_X159Y122       FDRE (Hold_fdre_C_D)         0.092     0.742    datapath/audio_codec/initialize_audio/data_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 datapath/audio_codec/initialize_audio/initWord_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/data_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.209ns (76.771%)  route 0.063ns (23.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.610     0.610    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.637     0.637    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X158Y122       FDRE                                         r  datapath/audio_codec/initialize_audio/initWord_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y122       FDRE (Prop_fdre_C_Q)         0.164     0.801 r  datapath/audio_codec/initialize_audio/initWord_reg[18]/Q
                         net (fo=2, routed)           0.063     0.864    datapath/audio_codec/initialize_audio/data1[2]
    SLICE_X159Y122       LUT6 (Prop_lut6_I1_O)        0.045     0.909 r  datapath/audio_codec/initialize_audio/data_i[2]_i_1/O
                         net (fo=1, routed)           0.000     0.909    datapath/audio_codec/initialize_audio/data_i[2]_i_1_n_0
    SLICE_X159Y122       FDRE                                         r  datapath/audio_codec/initialize_audio/data_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.879     0.879    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.907     0.907    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X159Y122       FDRE                                         r  datapath/audio_codec/initialize_audio/data_i_reg[2]/C
                         clock pessimism             -0.257     0.650    
    SLICE_X159Y122       FDRE (Hold_fdre_C_D)         0.091     0.741    datapath/audio_codec/initialize_audio/data_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 datapath/audio_codec/initialize_audio/twi_controller/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/twi_controller/bitCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.303%)  route 0.124ns (39.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.610     0.610    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.639     0.639    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X163Y120       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y120       FDRE (Prop_fdre_C_Q)         0.141     0.780 r  datapath/audio_codec/initialize_audio/twi_controller/bitCount_reg[0]/Q
                         net (fo=6, routed)           0.124     0.904    datapath/audio_codec/initialize_audio/twi_controller/bitCount[0]
    SLICE_X162Y120       LUT5 (Prop_lut5_I3_O)        0.048     0.952 r  datapath/audio_codec/initialize_audio/twi_controller/bitCount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.952    datapath/audio_codec/initialize_audio/twi_controller/bitCount[2]_i_1_n_0
    SLICE_X162Y120       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/bitCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.879     0.879    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.910     0.910    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y120       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/bitCount_reg[2]/C
                         clock pessimism             -0.258     0.652    
    SLICE_X162Y120       FDRE (Hold_fdre_C_D)         0.131     0.783    datapath/audio_codec/initialize_audio/twi_controller/bitCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 datapath/audio_codec/initialize_audio/twi_controller/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/twi_controller/bitCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.610     0.610    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.639     0.639    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X163Y120       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y120       FDRE (Prop_fdre_C_Q)         0.141     0.780 r  datapath/audio_codec/initialize_audio/twi_controller/bitCount_reg[0]/Q
                         net (fo=6, routed)           0.124     0.904    datapath/audio_codec/initialize_audio/twi_controller/bitCount[0]
    SLICE_X162Y120       LUT4 (Prop_lut4_I2_O)        0.045     0.949 r  datapath/audio_codec/initialize_audio/twi_controller/bitCount[1]_i_1/O
                         net (fo=1, routed)           0.000     0.949    datapath/audio_codec/initialize_audio/twi_controller/bitCount[1]_i_1_n_0
    SLICE_X162Y120       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/bitCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.879     0.879    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.910     0.910    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y120       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/bitCount_reg[1]/C
                         clock pessimism             -0.258     0.652    
    SLICE_X162Y120       FDRE (Hold_fdre_C_D)         0.121     0.773    datapath/audio_codec/initialize_audio/twi_controller/bitCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 datapath/audio_codec/initialize_audio/twi_controller/rSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/twi_controller/ERR_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.610     0.610    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.640     0.640    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X163Y119       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/rSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y119       FDRE (Prop_fdre_C_Q)         0.141     0.781 r  datapath/audio_codec/initialize_audio/twi_controller/rSda_reg/Q
                         net (fo=5, routed)           0.133     0.913    datapath/audio_codec/initialize_audio/twi_controller/rSda_reg_0
    SLICE_X162Y119       LUT6 (Prop_lut6_I2_O)        0.045     0.958 r  datapath/audio_codec/initialize_audio/twi_controller/ERR_O_i_1/O
                         net (fo=1, routed)           0.000     0.958    datapath/audio_codec/initialize_audio/twi_controller/ERR_O_i_1_n_0
    SLICE_X162Y119       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/ERR_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.879     0.879    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.911     0.911    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X162Y119       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/ERR_O_reg/C
                         clock pessimism             -0.258     0.653    
    SLICE_X162Y119       FDRE (Hold_fdre_C_D)         0.120     0.773    datapath/audio_codec/initialize_audio/twi_controller/ERR_O_reg
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 datapath/audio_codec/initialize_audio/initWord_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/data_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.221%)  route 0.107ns (33.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.610     0.610    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.635     0.635    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X158Y123       FDRE                                         r  datapath/audio_codec/initialize_audio/initWord_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y123       FDRE (Prop_fdre_C_Q)         0.164     0.799 r  datapath/audio_codec/initialize_audio/initWord_reg[20]/Q
                         net (fo=2, routed)           0.107     0.905    datapath/audio_codec/initialize_audio/data1[4]
    SLICE_X157Y122       LUT6 (Prop_lut6_I5_O)        0.045     0.950 r  datapath/audio_codec/initialize_audio/data_i[4]_i_1/O
                         net (fo=1, routed)           0.000     0.950    datapath/audio_codec/initialize_audio/data_i[4]_i_1_n_0
    SLICE_X157Y122       FDRE                                         r  datapath/audio_codec/initialize_audio/data_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.879     0.879    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.907     0.907    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X157Y122       FDRE                                         r  datapath/audio_codec/initialize_audio/data_i_reg[4]/C
                         clock pessimism             -0.257     0.650    
    SLICE_X157Y122       FDRE (Hold_fdre_C_D)         0.091     0.741    datapath/audio_codec/initialize_audio/data_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 datapath/audio_codec/initialize_audio/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/data_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.034%)  route 0.165ns (46.966%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.610     0.610    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.637     0.637    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X157Y121       FDRE                                         r  datapath/audio_codec/initialize_audio/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y121       FDRE (Prop_fdre_C_Q)         0.141     0.778 r  datapath/audio_codec/initialize_audio/state_reg[0]/Q
                         net (fo=20, routed)          0.165     0.942    datapath/audio_codec/initialize_audio/state_reg_n_0_[0]
    SLICE_X158Y121       LUT6 (Prop_lut6_I3_O)        0.045     0.987 r  datapath/audio_codec/initialize_audio/data_i[5]_i_2/O
                         net (fo=1, routed)           0.000     0.987    datapath/audio_codec/initialize_audio/data_i[5]_i_2_n_0
    SLICE_X158Y121       FDRE                                         r  datapath/audio_codec/initialize_audio/data_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.879     0.879    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.908     0.908    datapath/audio_codec/initialize_audio/clk_out2
    SLICE_X158Y121       FDRE                                         r  datapath/audio_codec/initialize_audio/data_i_reg[5]/C
                         clock pessimism             -0.257     0.651    
    SLICE_X158Y121       FDRE (Hold_fdre_C_D)         0.120     0.771    datapath/audio_codec/initialize_audio/data_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 datapath/audio_codec/initialize_audio/twi_controller/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/audio_codec/initialize_audio/twi_controller/busState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.610     0.610    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.640     0.640    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X161Y119       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y119       FDRE (Prop_fdre_C_Q)         0.128     0.768 r  datapath/audio_codec/initialize_audio/twi_controller/ddSda_reg/Q
                         net (fo=3, routed)           0.082     0.850    datapath/audio_codec/initialize_audio/twi_controller/ddSda
    SLICE_X161Y119       LUT6 (Prop_lut6_I2_O)        0.099     0.949 r  datapath/audio_codec/initialize_audio/twi_controller/busState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.949    datapath/audio_codec/initialize_audio/twi_controller/busState[1]_i_1_n_0
    SLICE_X161Y119       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/busState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.879     0.879    datapath/audio_codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/audio_codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.911     0.911    datapath/audio_codec/initialize_audio/twi_controller/clk_out2
    SLICE_X161Y119       FDRE                                         r  datapath/audio_codec/initialize_audio/twi_controller/busState_reg[1]/C
                         clock pessimism             -0.271     0.640    
    SLICE_X161Y119       FDRE (Hold_fdre_C_D)         0.092     0.732    datapath/audio_codec/initialize_audio/twi_controller/busState_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    datapath/audio_codec/audiocodec_master_clock/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X159Y122   datapath/audio_codec/initialize_audio/data_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X161Y123   datapath/audio_codec/initialize_audio/data_i_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X159Y122   datapath/audio_codec/initialize_audio/data_i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X157Y119   datapath/audio_codec/initialize_audio/delaycnt_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X156Y119   datapath/audio_codec/initialize_audio/delaycnt_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X156Y119   datapath/audio_codec/initialize_audio/delaycnt_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X156Y119   datapath/audio_codec/initialize_audio/delaycnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X156Y120   datapath/audio_codec/initialize_audio/delaycnt_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y2  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X159Y122   datapath/audio_codec/initialize_audio/data_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X159Y122   datapath/audio_codec/initialize_audio/data_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X161Y123   datapath/audio_codec/initialize_audio/data_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X161Y123   datapath/audio_codec/initialize_audio/data_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X159Y122   datapath/audio_codec/initialize_audio/data_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X159Y122   datapath/audio_codec/initialize_audio/data_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X157Y119   datapath/audio_codec/initialize_audio/delaycnt_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X156Y119   datapath/audio_codec/initialize_audio/delaycnt_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X156Y119   datapath/audio_codec/initialize_audio/delaycnt_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X156Y119   datapath/audio_codec/initialize_audio/delaycnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X159Y122   datapath/audio_codec/initialize_audio/data_i_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X161Y123   datapath/audio_codec/initialize_audio/data_i_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X159Y122   datapath/audio_codec/initialize_audio/data_i_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X157Y119   datapath/audio_codec/initialize_audio/delaycnt_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X156Y119   datapath/audio_codec/initialize_audio/delaycnt_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X156Y119   datapath/audio_codec/initialize_audio/delaycnt_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X156Y119   datapath/audio_codec/initialize_audio/delaycnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X156Y120   datapath/audio_codec/initialize_audio/delaycnt_reg[13]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X156Y120   datapath/audio_codec/initialize_audio/delaycnt_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X156Y120   datapath/audio_codec/initialize_audio/delaycnt_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    datapath/audio_codec/audiocodec_master_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  datapath/audio_codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  To Clock:  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       29.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.967ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.640ns  (logic 1.794ns (18.611%)  route 7.846ns (81.389%))
  Logic Levels:           8  (CARRY4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 41.708 - 40.000 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.813     1.813    datapath/video_inst/Inst_vga/Column_Counter/CLK
    SLICE_X158Y127       FDRE                                         r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y127       FDRE (Prop_fdre_C_Q)         0.518     2.331 r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[6]/Q
                         net (fo=40, routed)          2.198     4.529    datapath/video_inst/Inst_vga/Column_Counter/Q[6]
    SLICE_X155Y126       LUT6 (Prop_lut6_I2_O)        0.124     4.653 f  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_6/O
                         net (fo=2, routed)           0.434     5.087    datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_6_n_0
    SLICE_X154Y125       LUT6 (Prop_lut6_I5_O)        0.124     5.211 r  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_2/O
                         net (fo=1, routed)           0.000     5.211    datapath/video_inst/Inst_vga/scope/dc_bias[3]_i_48[2]
    SLICE_X154Y125       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.591 f  datapath/video_inst/Inst_vga/scope/white11_carry/CO[3]
                         net (fo=1, routed)           1.301     6.892    datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_20[0]
    SLICE_X155Y126       LUT6 (Prop_lut6_I0_O)        0.124     7.016 r  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_48/O
                         net (fo=1, routed)           0.969     7.985    datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_4__0_0
    SLICE_X158Y129       LUT5 (Prop_lut5_I3_O)        0.124     8.109 f  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_20/O
                         net (fo=2, routed)           0.647     8.756    datapath/video_inst/Inst_vga/Row_Counter/processQ_reg[1]_1
    SLICE_X159Y129       LUT6 (Prop_lut6_I5_O)        0.124     8.880 f  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_9__0/O
                         net (fo=1, routed)           0.661     9.541    datapath/video_inst/Inst_vga/Column_Counter/encoded_reg[9]_1
    SLICE_X162Y129       LUT6 (Prop_lut6_I3_O)        0.124     9.665 f  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_4/O
                         net (fo=14, routed)          1.162    10.827    datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[9]_0
    SLICE_X161Y133       LUT5 (Prop_lut5_I4_O)        0.152    10.979 r  datapath/video_inst/Inst_vga/Column_Counter/encoded[8]_i_2/O
                         net (fo=1, routed)           0.473    11.453    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]_0
    SLICE_X161Y135       FDSE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.708    41.708    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y135       FDSE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
                         clock pessimism              0.075    41.783    
                         clock uncertainty           -0.095    41.689    
    SLICE_X161Y135       FDSE (Setup_fdse_C_D)       -0.269    41.420    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]
  -------------------------------------------------------------------
                         required time                         41.420    
                         arrival time                         -11.453    
  -------------------------------------------------------------------
                         slack                                 29.967    

Slack (MET) :             29.980ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.467ns  (logic 1.766ns (18.655%)  route 7.701ns (81.345%))
  Logic Levels:           8  (CARRY4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 41.708 - 40.000 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.813     1.813    datapath/video_inst/Inst_vga/Column_Counter/CLK
    SLICE_X158Y127       FDRE                                         r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y127       FDRE (Prop_fdre_C_Q)         0.518     2.331 r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[6]/Q
                         net (fo=40, routed)          2.198     4.529    datapath/video_inst/Inst_vga/Column_Counter/Q[6]
    SLICE_X155Y126       LUT6 (Prop_lut6_I2_O)        0.124     4.653 f  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_6/O
                         net (fo=2, routed)           0.434     5.087    datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_6_n_0
    SLICE_X154Y125       LUT6 (Prop_lut6_I5_O)        0.124     5.211 r  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_2/O
                         net (fo=1, routed)           0.000     5.211    datapath/video_inst/Inst_vga/scope/dc_bias[3]_i_48[2]
    SLICE_X154Y125       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.591 f  datapath/video_inst/Inst_vga/scope/white11_carry/CO[3]
                         net (fo=1, routed)           1.301     6.892    datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_20[0]
    SLICE_X155Y126       LUT6 (Prop_lut6_I0_O)        0.124     7.016 r  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_48/O
                         net (fo=1, routed)           0.969     7.985    datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_4__0_0
    SLICE_X158Y129       LUT5 (Prop_lut5_I3_O)        0.124     8.109 f  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_20/O
                         net (fo=2, routed)           0.647     8.756    datapath/video_inst/Inst_vga/Row_Counter/processQ_reg[1]_1
    SLICE_X159Y129       LUT6 (Prop_lut6_I5_O)        0.124     8.880 f  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_9__0/O
                         net (fo=1, routed)           0.661     9.541    datapath/video_inst/Inst_vga/Column_Counter/encoded_reg[9]_1
    SLICE_X162Y129       LUT6 (Prop_lut6_I3_O)        0.124     9.665 f  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_4/O
                         net (fo=14, routed)          0.953    10.618    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]_1
    SLICE_X162Y134       LUT6 (Prop_lut6_I0_O)        0.124    10.742 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1__1/O
                         net (fo=1, routed)           0.538    11.280    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1__1_n_0
    SLICE_X161Y135       FDSE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.708    41.708    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y135       FDSE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
                         clock pessimism              0.075    41.783    
                         clock uncertainty           -0.095    41.689    
    SLICE_X161Y135       FDSE (Setup_fdse_C_S)       -0.429    41.260    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]
  -------------------------------------------------------------------
                         required time                         41.260    
                         arrival time                         -11.280    
  -------------------------------------------------------------------
                         slack                                 29.980    

Slack (MET) :             30.171ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.176ns  (logic 1.766ns (19.246%)  route 7.410ns (80.754%))
  Logic Levels:           8  (CARRY4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 41.703 - 40.000 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.813     1.813    datapath/video_inst/Inst_vga/Column_Counter/CLK
    SLICE_X158Y127       FDRE                                         r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y127       FDRE (Prop_fdre_C_Q)         0.518     2.331 r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[6]/Q
                         net (fo=40, routed)          2.198     4.529    datapath/video_inst/Inst_vga/Column_Counter/Q[6]
    SLICE_X155Y126       LUT6 (Prop_lut6_I2_O)        0.124     4.653 f  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_6/O
                         net (fo=2, routed)           0.434     5.087    datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_6_n_0
    SLICE_X154Y125       LUT6 (Prop_lut6_I5_O)        0.124     5.211 r  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_2/O
                         net (fo=1, routed)           0.000     5.211    datapath/video_inst/Inst_vga/scope/dc_bias[3]_i_48[2]
    SLICE_X154Y125       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.591 f  datapath/video_inst/Inst_vga/scope/white11_carry/CO[3]
                         net (fo=1, routed)           1.301     6.892    datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_20[0]
    SLICE_X155Y126       LUT6 (Prop_lut6_I0_O)        0.124     7.016 r  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_48/O
                         net (fo=1, routed)           0.969     7.985    datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_4__0_0
    SLICE_X158Y129       LUT5 (Prop_lut5_I3_O)        0.124     8.109 f  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_20/O
                         net (fo=2, routed)           0.647     8.756    datapath/video_inst/Inst_vga/Row_Counter/processQ_reg[1]_1
    SLICE_X159Y129       LUT6 (Prop_lut6_I5_O)        0.124     8.880 f  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_9__0/O
                         net (fo=1, routed)           0.661     9.541    datapath/video_inst/Inst_vga/Column_Counter/encoded_reg[9]_1
    SLICE_X162Y129       LUT6 (Prop_lut6_I3_O)        0.124     9.665 f  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_4/O
                         net (fo=14, routed)          0.623    10.289    datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[9]_0
    SLICE_X162Y131       LUT5 (Prop_lut5_I2_O)        0.124    10.413 r  datapath/video_inst/Inst_vga/Column_Counter/encoded[8]_i_1__0/O
                         net (fo=1, routed)           0.576    10.989    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]_0
    SLICE_X162Y131       FDSE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.703    41.703    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X162Y131       FDSE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
                         clock pessimism              0.075    41.778    
                         clock uncertainty           -0.095    41.684    
    SLICE_X162Y131       FDSE (Setup_fdse_C_S)       -0.524    41.160    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]
  -------------------------------------------------------------------
                         required time                         41.160    
                         arrival time                         -10.989    
  -------------------------------------------------------------------
                         slack                                 30.171    

Slack (MET) :             30.350ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.999ns  (logic 1.766ns (19.624%)  route 7.233ns (80.376%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 41.706 - 40.000 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.813     1.813    datapath/video_inst/Inst_vga/Column_Counter/CLK
    SLICE_X158Y127       FDRE                                         r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y127       FDRE (Prop_fdre_C_Q)         0.518     2.331 r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[6]/Q
                         net (fo=40, routed)          2.198     4.529    datapath/video_inst/Inst_vga/Column_Counter/Q[6]
    SLICE_X155Y126       LUT6 (Prop_lut6_I2_O)        0.124     4.653 f  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_6/O
                         net (fo=2, routed)           0.434     5.087    datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_6_n_0
    SLICE_X154Y125       LUT6 (Prop_lut6_I5_O)        0.124     5.211 r  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_2/O
                         net (fo=1, routed)           0.000     5.211    datapath/video_inst/Inst_vga/scope/dc_bias[3]_i_48[2]
    SLICE_X154Y125       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.591 f  datapath/video_inst/Inst_vga/scope/white11_carry/CO[3]
                         net (fo=1, routed)           1.301     6.892    datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_20[0]
    SLICE_X155Y126       LUT6 (Prop_lut6_I0_O)        0.124     7.016 r  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_48/O
                         net (fo=1, routed)           0.969     7.985    datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_4__0_0
    SLICE_X158Y129       LUT5 (Prop_lut5_I3_O)        0.124     8.109 f  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_20/O
                         net (fo=2, routed)           0.647     8.756    datapath/video_inst/Inst_vga/Row_Counter/processQ_reg[1]_1
    SLICE_X159Y129       LUT6 (Prop_lut6_I5_O)        0.124     8.880 f  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_9__0/O
                         net (fo=1, routed)           0.661     9.541    datapath/video_inst/Inst_vga/Column_Counter/encoded_reg[9]_1
    SLICE_X162Y129       LUT6 (Prop_lut6_I3_O)        0.124     9.665 f  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_4/O
                         net (fo=14, routed)          0.495    10.160    datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[9]_0
    SLICE_X162Y132       LUT4 (Prop_lut4_I3_O)        0.124    10.284 r  datapath/video_inst/Inst_vga/Column_Counter/encoded[8]_i_1/O
                         net (fo=1, routed)           0.528    10.812    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded0_in[0]
    SLICE_X162Y133       FDSE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.706    41.706    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X162Y133       FDSE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
                         clock pessimism              0.075    41.781    
                         clock uncertainty           -0.095    41.687    
    SLICE_X162Y133       FDSE (Setup_fdse_C_S)       -0.524    41.163    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]
  -------------------------------------------------------------------
                         required time                         41.163    
                         arrival time                         -10.812    
  -------------------------------------------------------------------
                         slack                                 30.350    

Slack (MET) :             30.755ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.147ns  (logic 1.766ns (19.306%)  route 7.381ns (80.694%))
  Logic Levels:           8  (CARRY4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 41.706 - 40.000 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.813     1.813    datapath/video_inst/Inst_vga/Column_Counter/CLK
    SLICE_X158Y127       FDRE                                         r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y127       FDRE (Prop_fdre_C_Q)         0.518     2.331 r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[6]/Q
                         net (fo=40, routed)          2.198     4.529    datapath/video_inst/Inst_vga/Column_Counter/Q[6]
    SLICE_X155Y126       LUT6 (Prop_lut6_I2_O)        0.124     4.653 f  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_6/O
                         net (fo=2, routed)           0.434     5.087    datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_6_n_0
    SLICE_X154Y125       LUT6 (Prop_lut6_I5_O)        0.124     5.211 r  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_2/O
                         net (fo=1, routed)           0.000     5.211    datapath/video_inst/Inst_vga/scope/dc_bias[3]_i_48[2]
    SLICE_X154Y125       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.591 r  datapath/video_inst/Inst_vga/scope/white11_carry/CO[3]
                         net (fo=1, routed)           1.301     6.892    datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_20[0]
    SLICE_X155Y126       LUT6 (Prop_lut6_I0_O)        0.124     7.016 f  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_48/O
                         net (fo=1, routed)           0.969     7.985    datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_4__0_0
    SLICE_X158Y129       LUT5 (Prop_lut5_I3_O)        0.124     8.109 r  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_20/O
                         net (fo=2, routed)           0.647     8.756    datapath/video_inst/Inst_vga/Row_Counter/processQ_reg[1]_1
    SLICE_X159Y129       LUT6 (Prop_lut6_I5_O)        0.124     8.880 r  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_9__0/O
                         net (fo=1, routed)           0.661     9.541    datapath/video_inst/Inst_vga/Column_Counter/encoded_reg[9]_1
    SLICE_X162Y129       LUT6 (Prop_lut6_I3_O)        0.124     9.665 r  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_4/O
                         net (fo=14, routed)          1.171    10.837    datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[9]_0
    SLICE_X160Y133       LUT6 (Prop_lut6_I5_O)        0.124    10.961 r  datapath/video_inst/Inst_vga/Column_Counter/TDMS_encoder_blue/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    10.961    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]_0
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.706    41.706    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
                         clock pessimism              0.075    41.781    
                         clock uncertainty           -0.095    41.687    
    SLICE_X160Y133       FDRE (Setup_fdre_C_D)        0.029    41.716    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         41.716    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                 30.755    

Slack (MET) :             30.780ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.168ns  (logic 1.794ns (19.568%)  route 7.374ns (80.432%))
  Logic Levels:           8  (CARRY4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 41.706 - 40.000 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.813     1.813    datapath/video_inst/Inst_vga/Column_Counter/CLK
    SLICE_X158Y127       FDRE                                         r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y127       FDRE (Prop_fdre_C_Q)         0.518     2.331 r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[6]/Q
                         net (fo=40, routed)          2.198     4.529    datapath/video_inst/Inst_vga/Column_Counter/Q[6]
    SLICE_X155Y126       LUT6 (Prop_lut6_I2_O)        0.124     4.653 f  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_6/O
                         net (fo=2, routed)           0.434     5.087    datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_6_n_0
    SLICE_X154Y125       LUT6 (Prop_lut6_I5_O)        0.124     5.211 r  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_2/O
                         net (fo=1, routed)           0.000     5.211    datapath/video_inst/Inst_vga/scope/dc_bias[3]_i_48[2]
    SLICE_X154Y125       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.591 r  datapath/video_inst/Inst_vga/scope/white11_carry/CO[3]
                         net (fo=1, routed)           1.301     6.892    datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_20[0]
    SLICE_X155Y126       LUT6 (Prop_lut6_I0_O)        0.124     7.016 f  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_48/O
                         net (fo=1, routed)           0.969     7.985    datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_4__0_0
    SLICE_X158Y129       LUT5 (Prop_lut5_I3_O)        0.124     8.109 r  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_20/O
                         net (fo=2, routed)           0.647     8.756    datapath/video_inst/Inst_vga/Row_Counter/processQ_reg[1]_1
    SLICE_X159Y129       LUT6 (Prop_lut6_I5_O)        0.124     8.880 r  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_9__0/O
                         net (fo=1, routed)           0.661     9.541    datapath/video_inst/Inst_vga/Column_Counter/encoded_reg[9]_1
    SLICE_X162Y129       LUT6 (Prop_lut6_I3_O)        0.124     9.665 r  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_4/O
                         net (fo=14, routed)          1.164    10.829    datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[9]_0
    SLICE_X161Y133       LUT5 (Prop_lut5_I0_O)        0.152    10.981 r  datapath/video_inst/Inst_vga/Column_Counter/TDMS_encoder_red/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    10.981    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X161Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.706    41.706    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/C
                         clock pessimism              0.075    41.781    
                         clock uncertainty           -0.095    41.687    
    SLICE_X161Y133       FDRE (Setup_fdre_C_D)        0.075    41.762    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         41.762    
                         arrival time                         -10.981    
  -------------------------------------------------------------------
                         slack                                 30.780    

Slack (MET) :             30.819ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.132ns  (logic 1.766ns (19.339%)  route 7.366ns (80.661%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 41.707 - 40.000 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.813     1.813    datapath/video_inst/Inst_vga/Column_Counter/CLK
    SLICE_X158Y127       FDRE                                         r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y127       FDRE (Prop_fdre_C_Q)         0.518     2.331 r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[6]/Q
                         net (fo=40, routed)          2.198     4.529    datapath/video_inst/Inst_vga/Column_Counter/Q[6]
    SLICE_X155Y126       LUT6 (Prop_lut6_I2_O)        0.124     4.653 f  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_6/O
                         net (fo=2, routed)           0.434     5.087    datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_6_n_0
    SLICE_X154Y125       LUT6 (Prop_lut6_I5_O)        0.124     5.211 r  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_2/O
                         net (fo=1, routed)           0.000     5.211    datapath/video_inst/Inst_vga/scope/dc_bias[3]_i_48[2]
    SLICE_X154Y125       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.591 r  datapath/video_inst/Inst_vga/scope/white11_carry/CO[3]
                         net (fo=1, routed)           1.301     6.892    datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_20[0]
    SLICE_X155Y126       LUT6 (Prop_lut6_I0_O)        0.124     7.016 f  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_48/O
                         net (fo=1, routed)           0.969     7.985    datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_4__0_0
    SLICE_X158Y129       LUT5 (Prop_lut5_I3_O)        0.124     8.109 r  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_20/O
                         net (fo=2, routed)           0.647     8.756    datapath/video_inst/Inst_vga/Row_Counter/processQ_reg[1]_1
    SLICE_X159Y129       LUT6 (Prop_lut6_I5_O)        0.124     8.880 r  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_9__0/O
                         net (fo=1, routed)           0.661     9.541    datapath/video_inst/Inst_vga/Column_Counter/encoded_reg[9]_1
    SLICE_X162Y129       LUT6 (Prop_lut6_I3_O)        0.124     9.665 r  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_4/O
                         net (fo=14, routed)          1.156    10.821    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]_1
    SLICE_X162Y134       LUT4 (Prop_lut4_I2_O)        0.124    10.945 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1/O
                         net (fo=1, routed)           0.000    10.945    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1_n_0
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.707    41.707    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C
                         clock pessimism              0.075    41.782    
                         clock uncertainty           -0.095    41.688    
    SLICE_X162Y134       FDRE (Setup_fdre_C_D)        0.077    41.765    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         41.765    
                         arrival time                         -10.945    
  -------------------------------------------------------------------
                         slack                                 30.819    

Slack (MET) :             30.831ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.124ns  (logic 1.766ns (19.356%)  route 7.358ns (80.644%))
  Logic Levels:           8  (CARRY4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 41.707 - 40.000 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.813     1.813    datapath/video_inst/Inst_vga/Column_Counter/CLK
    SLICE_X158Y127       FDRE                                         r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y127       FDRE (Prop_fdre_C_Q)         0.518     2.331 r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[6]/Q
                         net (fo=40, routed)          2.198     4.529    datapath/video_inst/Inst_vga/Column_Counter/Q[6]
    SLICE_X155Y126       LUT6 (Prop_lut6_I2_O)        0.124     4.653 f  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_6/O
                         net (fo=2, routed)           0.434     5.087    datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_6_n_0
    SLICE_X154Y125       LUT6 (Prop_lut6_I5_O)        0.124     5.211 r  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_2/O
                         net (fo=1, routed)           0.000     5.211    datapath/video_inst/Inst_vga/scope/dc_bias[3]_i_48[2]
    SLICE_X154Y125       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.591 r  datapath/video_inst/Inst_vga/scope/white11_carry/CO[3]
                         net (fo=1, routed)           1.301     6.892    datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_20[0]
    SLICE_X155Y126       LUT6 (Prop_lut6_I0_O)        0.124     7.016 f  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_48/O
                         net (fo=1, routed)           0.969     7.985    datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_4__0_0
    SLICE_X158Y129       LUT5 (Prop_lut5_I3_O)        0.124     8.109 r  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_20/O
                         net (fo=2, routed)           0.647     8.756    datapath/video_inst/Inst_vga/Row_Counter/processQ_reg[1]_1
    SLICE_X159Y129       LUT6 (Prop_lut6_I5_O)        0.124     8.880 r  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_9__0/O
                         net (fo=1, routed)           0.661     9.541    datapath/video_inst/Inst_vga/Column_Counter/encoded_reg[9]_1
    SLICE_X162Y129       LUT6 (Prop_lut6_I3_O)        0.124     9.665 r  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_4/O
                         net (fo=14, routed)          1.148    10.813    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]_1
    SLICE_X162Y134       LUT5 (Prop_lut5_I1_O)        0.124    10.937 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000    10.937    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1_n_0
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.707    41.707    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C
                         clock pessimism              0.075    41.782    
                         clock uncertainty           -0.095    41.688    
    SLICE_X162Y134       FDRE (Setup_fdre_C_D)        0.081    41.769    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         41.769    
                         arrival time                         -10.937    
  -------------------------------------------------------------------
                         slack                                 30.831    

Slack (MET) :             30.840ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.152ns  (logic 1.794ns (19.602%)  route 7.358ns (80.398%))
  Logic Levels:           8  (CARRY4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 41.707 - 40.000 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.813     1.813    datapath/video_inst/Inst_vga/Column_Counter/CLK
    SLICE_X158Y127       FDRE                                         r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y127       FDRE (Prop_fdre_C_Q)         0.518     2.331 r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[6]/Q
                         net (fo=40, routed)          2.198     4.529    datapath/video_inst/Inst_vga/Column_Counter/Q[6]
    SLICE_X155Y126       LUT6 (Prop_lut6_I2_O)        0.124     4.653 f  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_6/O
                         net (fo=2, routed)           0.434     5.087    datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_6_n_0
    SLICE_X154Y125       LUT6 (Prop_lut6_I5_O)        0.124     5.211 r  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_2/O
                         net (fo=1, routed)           0.000     5.211    datapath/video_inst/Inst_vga/scope/dc_bias[3]_i_48[2]
    SLICE_X154Y125       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.591 r  datapath/video_inst/Inst_vga/scope/white11_carry/CO[3]
                         net (fo=1, routed)           1.301     6.892    datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_20[0]
    SLICE_X155Y126       LUT6 (Prop_lut6_I0_O)        0.124     7.016 f  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_48/O
                         net (fo=1, routed)           0.969     7.985    datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_4__0_0
    SLICE_X158Y129       LUT5 (Prop_lut5_I3_O)        0.124     8.109 r  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_20/O
                         net (fo=2, routed)           0.647     8.756    datapath/video_inst/Inst_vga/Row_Counter/processQ_reg[1]_1
    SLICE_X159Y129       LUT6 (Prop_lut6_I5_O)        0.124     8.880 r  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_9__0/O
                         net (fo=1, routed)           0.661     9.541    datapath/video_inst/Inst_vga/Column_Counter/encoded_reg[9]_1
    SLICE_X162Y129       LUT6 (Prop_lut6_I3_O)        0.124     9.665 r  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_4/O
                         net (fo=14, routed)          1.148    10.813    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]_1
    SLICE_X162Y134       LUT5 (Prop_lut5_I1_O)        0.152    10.965 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000    10.965    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1_n_0
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.707    41.707    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                         clock pessimism              0.075    41.782    
                         clock uncertainty           -0.095    41.688    
    SLICE_X162Y134       FDRE (Setup_fdre_C_D)        0.118    41.806    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         41.806    
                         arrival time                         -10.965    
  -------------------------------------------------------------------
                         slack                                 30.840    

Slack (MET) :             31.174ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.730ns  (logic 1.766ns (20.230%)  route 6.964ns (79.770%))
  Logic Levels:           8  (CARRY4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns = ( 41.705 - 40.000 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.813     1.813    datapath/video_inst/Inst_vga/Column_Counter/CLK
    SLICE_X158Y127       FDRE                                         r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y127       FDRE (Prop_fdre_C_Q)         0.518     2.331 r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[6]/Q
                         net (fo=40, routed)          2.198     4.529    datapath/video_inst/Inst_vga/Column_Counter/Q[6]
    SLICE_X155Y126       LUT6 (Prop_lut6_I2_O)        0.124     4.653 f  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_6/O
                         net (fo=2, routed)           0.434     5.087    datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_6_n_0
    SLICE_X154Y125       LUT6 (Prop_lut6_I5_O)        0.124     5.211 r  datapath/video_inst/Inst_vga/Column_Counter/white11_carry_i_2/O
                         net (fo=1, routed)           0.000     5.211    datapath/video_inst/Inst_vga/scope/dc_bias[3]_i_48[2]
    SLICE_X154Y125       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.591 r  datapath/video_inst/Inst_vga/scope/white11_carry/CO[3]
                         net (fo=1, routed)           1.301     6.892    datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_20[0]
    SLICE_X155Y126       LUT6 (Prop_lut6_I0_O)        0.124     7.016 f  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_48/O
                         net (fo=1, routed)           0.969     7.985    datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_4__0_0
    SLICE_X158Y129       LUT5 (Prop_lut5_I3_O)        0.124     8.109 r  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_20/O
                         net (fo=2, routed)           0.647     8.756    datapath/video_inst/Inst_vga/Row_Counter/processQ_reg[1]_1
    SLICE_X159Y129       LUT6 (Prop_lut6_I5_O)        0.124     8.880 r  datapath/video_inst/Inst_vga/Row_Counter/dc_bias[3]_i_9__0/O
                         net (fo=1, routed)           0.661     9.541    datapath/video_inst/Inst_vga/Column_Counter/encoded_reg[9]_1
    SLICE_X162Y129       LUT6 (Prop_lut6_I3_O)        0.124     9.665 r  datapath/video_inst/Inst_vga/Column_Counter/dc_bias[3]_i_4/O
                         net (fo=14, routed)          0.754    10.419    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]_1
    SLICE_X163Y132       LUT6 (Prop_lut6_I2_O)        0.124    10.543 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_2__0/O
                         net (fo=1, routed)           0.000    10.543    datapath/video_inst/inst_dvid/TDMS_encoder_red/p_0_in[3]
    SLICE_X163Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.705    41.705    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X163Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
                         clock pessimism              0.075    41.780    
                         clock uncertainty           -0.095    41.686    
    SLICE_X163Y132       FDRE (Setup_fdre_C_D)        0.031    41.717    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         41.717    
                         arrival time                         -10.543    
  -------------------------------------------------------------------
                         slack                                 31.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.266%)  route 0.113ns (37.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.642     0.642    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X163Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y132       FDRE (Prop_fdre_C_Q)         0.141     0.783 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/Q
                         net (fo=9, routed)           0.113     0.895    datapath/video_inst/inst_dvid/TDMS_encoder_red/Q[0]
    SLICE_X162Y132       LUT2 (Prop_lut2_I0_O)        0.045     0.940 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[0]_i_1/O
                         net (fo=1, routed)           0.000     0.940    datapath/video_inst/inst_dvid/TDMS_encoder_red/p_0_in[0]
    SLICE_X162Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.913     0.913    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X162Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[0]/C
                         clock pessimism             -0.258     0.655    
    SLICE_X162Y132       FDRE (Hold_fdre_C_D)         0.121     0.776    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.643     0.643    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/Q
                         net (fo=1, routed)           0.122     0.906    datapath/video_inst/inst_dvid/TDMS_encoder_red_n_3
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.914     0.914    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                         clock pessimism             -0.258     0.656    
    SLICE_X160Y133       FDRE (Hold_fdre_C_D)         0.075     0.731    datapath/video_inst/inst_dvid/latched_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 datapath/video_inst/Inst_vga/Row_Counter/processQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/Inst_vga/Row_Counter/processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.922%)  route 0.110ns (37.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.641     0.641    datapath/video_inst/Inst_vga/Row_Counter/CLK
    SLICE_X160Y131       FDRE                                         r  datapath/video_inst/Inst_vga/Row_Counter/processQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y131       FDRE (Prop_fdre_C_Q)         0.141     0.782 r  datapath/video_inst/Inst_vga/Row_Counter/processQ_reg[4]/Q
                         net (fo=44, routed)          0.110     0.891    datapath/video_inst/Inst_vga/Row_Counter/processQ_reg[9]_1[4]
    SLICE_X161Y131       LUT6 (Prop_lut6_I1_O)        0.045     0.936 r  datapath/video_inst/Inst_vga/Row_Counter/processQ[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.936    datapath/video_inst/Inst_vga/Row_Counter/plusOp__0[5]
    SLICE_X161Y131       FDRE                                         r  datapath/video_inst/Inst_vga/Row_Counter/processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.912     0.912    datapath/video_inst/Inst_vga/Row_Counter/CLK
    SLICE_X161Y131       FDRE                                         r  datapath/video_inst/Inst_vga/Row_Counter/processQ_reg[5]/C
                         clock pessimism             -0.258     0.654    
    SLICE_X161Y131       FDRE (Hold_fdre_C_D)         0.092     0.746    datapath/video_inst/Inst_vga/Row_Counter/processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.641     0.641    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X162Y131       FDSE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDSE (Prop_fdse_C_Q)         0.164     0.805 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/Q
                         net (fo=1, routed)           0.116     0.921    datapath/video_inst/inst_dvid/TDMS_encoder_green_n_1
    SLICE_X163Y131       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.912     0.912    datapath/video_inst/inst_dvid/CLK
    SLICE_X163Y131       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[8]/C
                         clock pessimism             -0.258     0.654    
    SLICE_X163Y131       FDRE (Hold_fdre_C_D)         0.075     0.729    datapath/video_inst/inst_dvid/latched_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.837%)  route 0.095ns (31.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.642     0.642    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X162Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y132       FDRE (Prop_fdre_C_Q)         0.164     0.806 f  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[0]/Q
                         net (fo=6, routed)           0.095     0.900    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg_n_0_[0]
    SLICE_X163Y132       LUT6 (Prop_lut6_I4_O)        0.045     0.945 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_2__0/O
                         net (fo=1, routed)           0.000     0.945    datapath/video_inst/inst_dvid/TDMS_encoder_red/p_0_in[3]
    SLICE_X163Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.913     0.913    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X163Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
                         clock pessimism             -0.258     0.655    
    SLICE_X163Y132       FDRE (Hold_fdre_C_D)         0.092     0.747    datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.953%)  route 0.130ns (41.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.634     0.634    datapath/video_inst/Inst_vga/Column_Counter/CLK
    SLICE_X159Y125       FDRE                                         r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y125       FDRE (Prop_fdre_C_Q)         0.141     0.775 r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[9]/Q
                         net (fo=33, routed)          0.130     0.904    datapath/video_inst/Inst_vga/Column_Counter/Q[9]
    SLICE_X159Y125       LUT6 (Prop_lut6_I0_O)        0.045     0.949 r  datapath/video_inst/Inst_vga/Column_Counter/processQ[9]_i_3/O
                         net (fo=1, routed)           0.000     0.949    datapath/video_inst/Inst_vga/Column_Counter/plusOp[9]
    SLICE_X159Y125       FDRE                                         r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.904     0.904    datapath/video_inst/Inst_vga/Column_Counter/CLK
    SLICE_X159Y125       FDRE                                         r  datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[9]/C
                         clock pessimism             -0.270     0.634    
    SLICE_X159Y125       FDRE (Hold_fdre_C_D)         0.091     0.725    datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.486%)  route 0.162ns (46.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.642     0.642    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X163Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y132       FDRE (Prop_fdre_C_Q)         0.141     0.783 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/Q
                         net (fo=9, routed)           0.162     0.944    datapath/video_inst/inst_dvid/TDMS_encoder_red/Q[0]
    SLICE_X163Y131       LUT2 (Prop_lut2_I0_O)        0.045     0.989 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.989    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded[2]_i_1__1_n_0
    SLICE_X163Y131       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.912     0.912    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X163Y131       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[2]/C
                         clock pessimism             -0.257     0.655    
    SLICE_X163Y131       FDRE (Hold_fdre_C_D)         0.092     0.747    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.641     0.641    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X163Y131       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDRE (Prop_fdre_C_Q)         0.141     0.782 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[2]/Q
                         net (fo=1, routed)           0.176     0.958    datapath/video_inst/inst_dvid/TDMS_encoder_red_n_2
    SLICE_X163Y131       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.912     0.912    datapath/video_inst/inst_dvid/CLK
    SLICE_X163Y131       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[2]/C
                         clock pessimism             -0.271     0.641    
    SLICE_X163Y131       FDRE (Hold_fdre_C_D)         0.070     0.711    datapath/video_inst/inst_dvid/latched_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.644     0.644    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.164     0.808 f  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/Q
                         net (fo=5, routed)           0.175     0.983    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg_n_0_[1]
    SLICE_X162Y134       LUT5 (Prop_lut5_I3_O)        0.043     1.026 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000     1.026    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1_n_0
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.915     0.915    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X162Y134       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                         clock pessimism             -0.271     0.644    
    SLICE_X162Y134       FDRE (Hold_fdre_C_D)         0.131     0.775    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.640     0.640    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X162Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y130       FDRE (Prop_fdre_C_Q)         0.164     0.804 f  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/Q
                         net (fo=4, routed)           0.175     0.979    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg_n_0_[2]
    SLICE_X162Y130       LUT5 (Prop_lut5_I2_O)        0.043     1.022 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.022    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0_n_0
    SLICE_X162Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.911     0.911    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X162Y130       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C
                         clock pessimism             -0.271     0.640    
    SLICE_X162Y130       FDRE (Hold_fdre_C_D)         0.131     0.771    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X158Y125   datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X159Y125   datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y125   datapath/video_inst/Inst_vga/Column_Counter/rollCombo_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X162Y137   datapath/video_inst/inst_dvid/latched_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X162Y137   datapath/video_inst/inst_dvid/latched_blue_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y138   datapath/video_inst/inst_dvid/latched_blue_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X162Y137   datapath/video_inst/inst_dvid/latched_green_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X162Y137   datapath/video_inst/inst_dvid/latched_green_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y138   datapath/video_inst/inst_dvid/latched_blue_reg[9]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X161Y135   datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y135   datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y135   datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y125   datapath/video_inst/Inst_vga/Column_Counter/rollCombo_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y137   datapath/video_inst/inst_dvid/latched_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y137   datapath/video_inst/inst_dvid/latched_blue_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y137   datapath/video_inst/inst_dvid/latched_green_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y137   datapath/video_inst/inst_dvid/latched_green_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y130   datapath/video_inst/Inst_vga/Row_Counter/processQ_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y125   datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X159Y125   datapath/video_inst/Inst_vga/Column_Counter/processQ_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y125   datapath/video_inst/Inst_vga/Column_Counter/rollCombo_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y137   datapath/video_inst/inst_dvid/latched_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y137   datapath/video_inst/inst_dvid/latched_blue_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y138   datapath/video_inst/inst_dvid/latched_blue_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y137   datapath/video_inst/inst_dvid/latched_green_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y137   datapath/video_inst/inst_dvid/latched_green_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y131   datapath/video_inst/inst_dvid/latched_green_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y131   datapath/video_inst/inst_dvid/latched_green_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.963ns (23.010%)  route 3.222ns (76.990%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.419     2.252 f  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.828     3.080    datapath/video_inst/inst_dvid/shift_clock__0[9]
    SLICE_X163Y148       LUT6 (Prop_lut6_I1_O)        0.296     3.376 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.802    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124     3.926 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.875     4.801    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y137       LUT2 (Prop_lut2_I1_O)        0.124     4.925 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.094     6.019    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.089     9.797    
                         clock uncertainty           -0.072     9.725    
    SLICE_X162Y136       FDSE (Setup_fdse_C_S)       -0.524     9.201    datapath/video_inst/inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          9.201    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.963ns (23.010%)  route 3.222ns (76.990%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.419     2.252 f  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.828     3.080    datapath/video_inst/inst_dvid/shift_clock__0[9]
    SLICE_X163Y148       LUT6 (Prop_lut6_I1_O)        0.296     3.376 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.802    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124     3.926 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.875     4.801    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y137       LUT2 (Prop_lut2_I1_O)        0.124     4.925 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.094     6.019    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.089     9.797    
                         clock uncertainty           -0.072     9.725    
    SLICE_X162Y136       FDSE (Setup_fdse_C_S)       -0.524     9.201    datapath/video_inst/inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          9.201    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.963ns (23.010%)  route 3.222ns (76.990%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.419     2.252 f  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.828     3.080    datapath/video_inst/inst_dvid/shift_clock__0[9]
    SLICE_X163Y148       LUT6 (Prop_lut6_I1_O)        0.296     3.376 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.802    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124     3.926 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.875     4.801    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y137       LUT2 (Prop_lut2_I1_O)        0.124     4.925 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.094     6.019    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[3]/C
                         clock pessimism              0.089     9.797    
                         clock uncertainty           -0.072     9.725    
    SLICE_X162Y136       FDSE (Setup_fdse_C_S)       -0.524     9.201    datapath/video_inst/inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          9.201    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.963ns (23.010%)  route 3.222ns (76.990%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.419     2.252 f  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.828     3.080    datapath/video_inst/inst_dvid/shift_clock__0[9]
    SLICE_X163Y148       LUT6 (Prop_lut6_I1_O)        0.296     3.376 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.802    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124     3.926 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.875     4.801    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y137       LUT2 (Prop_lut2_I1_O)        0.124     4.925 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.094     6.019    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.089     9.797    
                         clock uncertainty           -0.072     9.725    
    SLICE_X162Y136       FDSE (Setup_fdse_C_S)       -0.524     9.201    datapath/video_inst/inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          9.201    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.963ns (23.010%)  route 3.222ns (76.990%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.419     2.252 f  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.828     3.080    datapath/video_inst/inst_dvid/shift_clock__0[9]
    SLICE_X163Y148       LUT6 (Prop_lut6_I1_O)        0.296     3.376 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.802    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124     3.926 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.875     4.801    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y137       LUT2 (Prop_lut2_I1_O)        0.124     4.925 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.094     6.019    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[7]/C
                         clock pessimism              0.089     9.797    
                         clock uncertainty           -0.072     9.725    
    SLICE_X162Y136       FDSE (Setup_fdse_C_S)       -0.524     9.201    datapath/video_inst/inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          9.201    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.260ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 0.963ns (22.920%)  route 3.239ns (77.080%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.419     2.252 f  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.828     3.080    datapath/video_inst/inst_dvid/shift_clock__0[9]
    SLICE_X163Y148       LUT6 (Prop_lut6_I1_O)        0.296     3.376 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.802    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124     3.926 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.897     4.822    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y133       LUT2 (Prop_lut2_I1_O)        0.124     4.946 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.089     6.035    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y133       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.089     9.795    
                         clock uncertainty           -0.072     9.723    
    SLICE_X163Y133       FDSE (Setup_fdse_C_S)       -0.429     9.294    datapath/video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -6.035    
  -------------------------------------------------------------------
                         slack                                  3.260    

Slack (MET) :             3.260ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 0.963ns (22.920%)  route 3.239ns (77.080%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.419     2.252 f  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.828     3.080    datapath/video_inst/inst_dvid/shift_clock__0[9]
    SLICE_X163Y148       LUT6 (Prop_lut6_I1_O)        0.296     3.376 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.802    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124     3.926 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.897     4.822    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y133       LUT2 (Prop_lut2_I1_O)        0.124     4.946 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.089     6.035    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y133       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.089     9.795    
                         clock uncertainty           -0.072     9.723    
    SLICE_X163Y133       FDSE (Setup_fdse_C_S)       -0.429     9.294    datapath/video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -6.035    
  -------------------------------------------------------------------
                         slack                                  3.260    

Slack (MET) :             3.260ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 0.963ns (22.920%)  route 3.239ns (77.080%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.419     2.252 f  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.828     3.080    datapath/video_inst/inst_dvid/shift_clock__0[9]
    SLICE_X163Y148       LUT6 (Prop_lut6_I1_O)        0.296     3.376 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.802    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124     3.926 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.897     4.822    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y133       LUT2 (Prop_lut2_I1_O)        0.124     4.946 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.089     6.035    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y133       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.089     9.795    
                         clock uncertainty           -0.072     9.723    
    SLICE_X163Y133       FDSE (Setup_fdse_C_S)       -0.429     9.294    datapath/video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -6.035    
  -------------------------------------------------------------------
                         slack                                  3.260    

Slack (MET) :             3.260ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 0.963ns (22.920%)  route 3.239ns (77.080%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.419     2.252 f  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.828     3.080    datapath/video_inst/inst_dvid/shift_clock__0[9]
    SLICE_X163Y148       LUT6 (Prop_lut6_I1_O)        0.296     3.376 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.802    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124     3.926 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.897     4.822    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y133       LUT2 (Prop_lut2_I1_O)        0.124     4.946 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.089     6.035    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y133       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.089     9.795    
                         clock uncertainty           -0.072     9.723    
    SLICE_X163Y133       FDSE (Setup_fdse_C_S)       -0.429     9.294    datapath/video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -6.035    
  -------------------------------------------------------------------
                         slack                                  3.260    

Slack (MET) :             3.260ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 0.963ns (22.920%)  route 3.239ns (77.080%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.419     2.252 f  datapath/video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.828     3.080    datapath/video_inst/inst_dvid/shift_clock__0[9]
    SLICE_X163Y148       LUT6 (Prop_lut6_I1_O)        0.296     3.376 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.802    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124     3.926 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.897     4.822    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y133       LUT2 (Prop_lut2_I1_O)        0.124     4.946 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.089     6.035    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y133       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.089     9.795    
                         clock uncertainty           -0.072     9.723    
    SLICE_X163Y133       FDSE (Setup_fdse_C_S)       -0.429     9.294    datapath/video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -6.035    
  -------------------------------------------------------------------
                         slack                                  3.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644     0.644    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDRE (Prop_fdre_C_Q)         0.128     0.772 r  datapath/video_inst/inst_dvid/shift_red_reg[6]/Q
                         net (fo=1, routed)           0.053     0.825    datapath/video_inst/inst_dvid/data1[4]
    SLICE_X163Y134       LUT3 (Prop_lut3_I0_O)        0.099     0.924 r  datapath/video_inst/inst_dvid/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     0.924    datapath/video_inst/inst_dvid/shift_red[4]
    SLICE_X163Y134       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915     0.915    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[4]/C
                         clock pessimism             -0.271     0.644    
    SLICE_X163Y134       FDRE (Hold_fdre_C_D)         0.092     0.736    datapath/video_inst/inst_dvid/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.763%)  route 0.154ns (52.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.141     0.790 r  datapath/video_inst/inst_dvid/shift_clock_reg[4]/Q
                         net (fo=2, routed)           0.154     0.944    datapath/video_inst/inst_dvid/shift_clock__0[4]
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[2]/C
                         clock pessimism             -0.260     0.662    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.063     0.725    datapath/video_inst/inst_dvid/shift_clock_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164     0.813 r  datapath/video_inst/inst_dvid/shift_clock_reg[2]/Q
                         net (fo=2, routed)           0.128     0.940    datapath/video_inst/inst_dvid/shift_clock__0[2]
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
                         clock pessimism             -0.273     0.649    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.059     0.708    datapath/video_inst/inst_dvid/shift_clock_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.112%)  route 0.185ns (49.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.646     0.646    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y138       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141     0.787 r  datapath/video_inst/inst_dvid/shift_blue_reg[8]/Q
                         net (fo=1, routed)           0.185     0.972    datapath/video_inst/inst_dvid/shift_blue_reg_n_0_[8]
    SLICE_X162Y138       LUT3 (Prop_lut3_I0_O)        0.045     1.017 r  datapath/video_inst/inst_dvid/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.017    datapath/video_inst/inst_dvid/shift_blue[6]
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919     0.919    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[6]/C
                         clock pessimism             -0.257     0.662    
    SLICE_X162Y138       FDRE (Hold_fdre_C_D)         0.121     0.783    datapath/video_inst/inst_dvid/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164     0.813 r  datapath/video_inst/inst_dvid/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.128     0.940    datapath/video_inst/inst_dvid/shift_clock__0[3]
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[1]/C
                         clock pessimism             -0.273     0.649    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.052     0.701    datapath/video_inst/inst_dvid/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.246ns (62.497%)  route 0.148ns (37.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.646     0.646    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDRE (Prop_fdre_C_Q)         0.148     0.794 r  datapath/video_inst/inst_dvid/shift_blue_reg[4]/Q
                         net (fo=1, routed)           0.148     0.941    datapath/video_inst/inst_dvid/shift_blue_reg_n_0_[4]
    SLICE_X162Y138       LUT3 (Prop_lut3_I0_O)        0.098     1.039 r  datapath/video_inst/inst_dvid/shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.039    datapath/video_inst/inst_dvid/shift_blue[2]
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919     0.919    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
                         clock pessimism             -0.273     0.646    
    SLICE_X162Y138       FDRE (Hold_fdre_C_D)         0.120     0.766    datapath/video_inst/inst_dvid/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.657%)  route 0.240ns (56.343%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.646     0.646    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y138       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141     0.787 r  datapath/video_inst/inst_dvid/shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.240     1.027    datapath/video_inst/inst_dvid/shift_blue_reg_n_0_[9]
    SLICE_X162Y139       LUT2 (Prop_lut2_I1_O)        0.045     1.072 r  datapath/video_inst/inst_dvid/shift_blue[7]_i_2/O
                         net (fo=1, routed)           0.000     1.072    datapath/video_inst/inst_dvid/shift_blue[7]_i_2_n_0
    SLICE_X162Y139       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919     0.919    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y139       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[7]/C
                         clock pessimism             -0.257     0.662    
    SLICE_X162Y139       FDSE (Hold_fdse_C_D)         0.121     0.783    datapath/video_inst/inst_dvid/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.209ns (48.812%)  route 0.219ns (51.188%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.646     0.646    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDRE (Prop_fdre_C_Q)         0.164     0.810 r  datapath/video_inst/inst_dvid/shift_blue_reg[2]/Q
                         net (fo=1, routed)           0.219     1.029    datapath/video_inst/inst_dvid/shift_blue_reg_n_0_[2]
    SLICE_X162Y139       LUT2 (Prop_lut2_I1_O)        0.045     1.074 r  datapath/video_inst/inst_dvid/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.074    datapath/video_inst/inst_dvid/shift_blue[0]_i_1_n_0
    SLICE_X162Y139       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919     0.919    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y139       FDSE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
                         clock pessimism             -0.257     0.662    
    SLICE_X162Y139       FDSE (Hold_fdse_C_D)         0.120     0.782    datapath/video_inst/inst_dvid/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_red_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.184ns (45.728%)  route 0.218ns (54.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.643     0.643    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDSE (Prop_fdse_C_Q)         0.141     0.784 r  datapath/video_inst/inst_dvid/shift_red_reg[7]/Q
                         net (fo=1, routed)           0.218     1.002    datapath/video_inst/inst_dvid/data1[5]
    SLICE_X163Y133       LUT2 (Prop_lut2_I1_O)        0.043     1.045 r  datapath/video_inst/inst_dvid/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.045    datapath/video_inst/inst_dvid/shift_red[5]_i_1_n_0
    SLICE_X163Y133       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914     0.914    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism             -0.271     0.643    
    SLICE_X163Y133       FDSE (Hold_fdse_C_D)         0.107     0.750    datapath/video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_red_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.185ns (45.780%)  route 0.219ns (54.220%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.643     0.643    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDSE (Prop_fdse_C_Q)         0.141     0.784 r  datapath/video_inst/inst_dvid/shift_red_reg[3]/Q
                         net (fo=1, routed)           0.219     1.003    datapath/video_inst/inst_dvid/data1[1]
    SLICE_X163Y133       LUT2 (Prop_lut2_I1_O)        0.044     1.047 r  datapath/video_inst/inst_dvid/shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.047    datapath/video_inst/inst_dvid/shift_red[1]_i_1_n_0
    SLICE_X163Y133       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914     0.914    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism             -0.271     0.643    
    SLICE_X163Y133       FDSE (Hold_fdse_C_D)         0.107     0.750    datapath/video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.297    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y140    datapath/video_inst/inst_dvid/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y148    datapath/video_inst/inst_dvid/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y136    datapath/video_inst/inst_dvid/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y134    datapath/video_inst/inst_dvid/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X162Y139   datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X162Y139   datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y138   datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X162Y139   datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y138   datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y138   datapath/video_inst/inst_dvid/shift_blue_reg[4]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   datapath/video_inst/inst_dvid/shift_blue_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y138   datapath/video_inst/inst_dvid/shift_blue_reg[6]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   datapath/video_inst/inst_dvid/shift_blue_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y138   datapath/video_inst/inst_dvid/shift_blue_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y138   datapath/video_inst/inst_dvid/shift_blue_reg[9]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y138   datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y138   datapath/video_inst/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   datapath/video_inst/inst_dvid/shift_blue_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y138   datapath/video_inst/inst_dvid/shift_blue_reg[6]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   datapath/video_inst/inst_dvid/shift_blue_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y138   datapath/video_inst/inst_dvid/shift_blue_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y138   datapath/video_inst/inst_dvid/shift_blue_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.287ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.642ns (23.550%)  route 2.084ns (76.450%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.828     1.828    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y137       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.518     2.346 r  datapath/video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.990     3.337    datapath/video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y137       LUT2 (Prop_lut2_I0_O)        0.124     3.461 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.094     4.555    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[0]/C
                         clock pessimism             -0.128     9.580    
                         clock uncertainty           -0.215     9.366    
    SLICE_X162Y136       FDSE (Setup_fdse_C_S)       -0.524     8.842    datapath/video_inst/inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                  4.287    

Slack (MET) :             4.287ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.642ns (23.550%)  route 2.084ns (76.450%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.828     1.828    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y137       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.518     2.346 r  datapath/video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.990     3.337    datapath/video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y137       LUT2 (Prop_lut2_I0_O)        0.124     3.461 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.094     4.555    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[1]/C
                         clock pessimism             -0.128     9.580    
                         clock uncertainty           -0.215     9.366    
    SLICE_X162Y136       FDSE (Setup_fdse_C_S)       -0.524     8.842    datapath/video_inst/inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                  4.287    

Slack (MET) :             4.287ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.642ns (23.550%)  route 2.084ns (76.450%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.828     1.828    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y137       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.518     2.346 r  datapath/video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.990     3.337    datapath/video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y137       LUT2 (Prop_lut2_I0_O)        0.124     3.461 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.094     4.555    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[3]/C
                         clock pessimism             -0.128     9.580    
                         clock uncertainty           -0.215     9.366    
    SLICE_X162Y136       FDSE (Setup_fdse_C_S)       -0.524     8.842    datapath/video_inst/inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                  4.287    

Slack (MET) :             4.287ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.642ns (23.550%)  route 2.084ns (76.450%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.828     1.828    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y137       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.518     2.346 r  datapath/video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.990     3.337    datapath/video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y137       LUT2 (Prop_lut2_I0_O)        0.124     3.461 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.094     4.555    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[5]/C
                         clock pessimism             -0.128     9.580    
                         clock uncertainty           -0.215     9.366    
    SLICE_X162Y136       FDSE (Setup_fdse_C_S)       -0.524     8.842    datapath/video_inst/inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                  4.287    

Slack (MET) :             4.287ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.642ns (23.550%)  route 2.084ns (76.450%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.828     1.828    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y137       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.518     2.346 r  datapath/video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.990     3.337    datapath/video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y137       LUT2 (Prop_lut2_I0_O)        0.124     3.461 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           1.094     4.555    datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDSE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[7]/C
                         clock pessimism             -0.128     9.580    
                         clock uncertainty           -0.215     9.366    
    SLICE_X162Y136       FDSE (Setup_fdse_C_S)       -0.524     8.842    datapath/video_inst/inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                  4.287    

Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 0.718ns (28.624%)  route 1.790ns (71.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.824     1.824    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDRE (Prop_fdre_C_Q)         0.419     2.243 r  datapath/video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.702     2.945    datapath/video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y133       LUT2 (Prop_lut2_I0_O)        0.299     3.244 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.089     4.333    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y133       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism             -0.128     9.578    
                         clock uncertainty           -0.215     9.364    
    SLICE_X163Y133       FDSE (Setup_fdse_C_S)       -0.429     8.935    datapath/video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          8.935    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                  4.602    

Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 0.718ns (28.624%)  route 1.790ns (71.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.824     1.824    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDRE (Prop_fdre_C_Q)         0.419     2.243 r  datapath/video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.702     2.945    datapath/video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y133       LUT2 (Prop_lut2_I0_O)        0.299     3.244 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.089     4.333    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y133       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism             -0.128     9.578    
                         clock uncertainty           -0.215     9.364    
    SLICE_X163Y133       FDSE (Setup_fdse_C_S)       -0.429     8.935    datapath/video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          8.935    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                  4.602    

Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 0.718ns (28.624%)  route 1.790ns (71.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.824     1.824    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDRE (Prop_fdre_C_Q)         0.419     2.243 r  datapath/video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.702     2.945    datapath/video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y133       LUT2 (Prop_lut2_I0_O)        0.299     3.244 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.089     4.333    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y133       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism             -0.128     9.578    
                         clock uncertainty           -0.215     9.364    
    SLICE_X163Y133       FDSE (Setup_fdse_C_S)       -0.429     8.935    datapath/video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          8.935    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                  4.602    

Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 0.718ns (28.624%)  route 1.790ns (71.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.824     1.824    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDRE (Prop_fdre_C_Q)         0.419     2.243 r  datapath/video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.702     2.945    datapath/video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y133       LUT2 (Prop_lut2_I0_O)        0.299     3.244 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.089     4.333    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y133       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism             -0.128     9.578    
                         clock uncertainty           -0.215     9.364    
    SLICE_X163Y133       FDSE (Setup_fdse_C_S)       -0.429     8.935    datapath/video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          8.935    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                  4.602    

Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 0.718ns (28.624%)  route 1.790ns (71.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          1.824     1.824    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDRE (Prop_fdre_C_Q)         0.419     2.243 r  datapath/video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.702     2.945    datapath/video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y133       LUT2 (Prop_lut2_I0_O)        0.299     3.244 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           1.089     4.333    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y133       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y133       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism             -0.128     9.578    
                         clock uncertainty           -0.215     9.364    
    SLICE_X163Y133       FDSE (Setup_fdse_C_S)       -0.429     8.935    datapath/video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          8.935    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                  4.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.128ns (17.087%)  route 0.621ns (82.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.641     0.641    datapath/video_inst/inst_dvid/CLK
    SLICE_X163Y131       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDRE (Prop_fdre_C_Q)         0.128     0.769 r  datapath/video_inst/inst_dvid/latched_green_reg[8]/Q
                         net (fo=1, routed)           0.621     1.390    datapath/video_inst/inst_dvid/latched_green[8]
    SLICE_X161Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.913     0.913    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[8]/C
                         clock pessimism              0.080     0.993    
                         clock uncertainty            0.215     1.207    
    SLICE_X161Y132       FDRE (Hold_fdre_C_D)         0.016     1.223    datapath/video_inst/inst_dvid/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.207ns (23.494%)  route 0.674ns (76.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.645     0.645    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y137       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.164     0.809 r  datapath/video_inst/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           0.674     1.483    datapath/video_inst/inst_dvid/latched_green[2]
    SLICE_X162Y138       LUT3 (Prop_lut3_I2_O)        0.043     1.526 r  datapath/video_inst/inst_dvid/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.526    datapath/video_inst/inst_dvid/shift_green[4]
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919     0.919    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[4]/C
                         clock pessimism              0.080     0.999    
                         clock uncertainty            0.215     1.213    
    SLICE_X162Y138       FDRE (Hold_fdre_C_D)         0.131     1.344    datapath/video_inst/inst_dvid/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.141ns (17.164%)  route 0.680ns (82.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.646     0.646    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y138       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y138       FDRE (Prop_fdre_C_Q)         0.141     0.787 r  datapath/video_inst/inst_dvid/latched_blue_reg[9]/Q
                         net (fo=1, routed)           0.680     1.467    datapath/video_inst/inst_dvid/latched_blue[9]
    SLICE_X161Y138       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919     0.919    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y138       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[9]/C
                         clock pessimism              0.080     0.999    
                         clock uncertainty            0.215     1.213    
    SLICE_X161Y138       FDRE (Hold_fdre_C_D)         0.066     1.279    datapath/video_inst/inst_dvid/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.209ns (23.668%)  route 0.674ns (76.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.645     0.645    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y137       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.164     0.809 r  datapath/video_inst/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           0.674     1.483    datapath/video_inst/inst_dvid/latched_green[2]
    SLICE_X162Y138       LUT3 (Prop_lut3_I2_O)        0.045     1.528 r  datapath/video_inst/inst_dvid/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.528    datapath/video_inst/inst_dvid/shift_green[2]
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919     0.919    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[2]/C
                         clock pessimism              0.080     0.999    
                         clock uncertainty            0.215     1.213    
    SLICE_X162Y138       FDRE (Hold_fdre_C_D)         0.121     1.334    datapath/video_inst/inst_dvid/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.128ns (15.515%)  route 0.697ns (84.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.641     0.641    datapath/video_inst/inst_dvid/CLK
    SLICE_X163Y131       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDRE (Prop_fdre_C_Q)         0.128     0.769 r  datapath/video_inst/inst_dvid/latched_green_reg[9]/Q
                         net (fo=1, routed)           0.697     1.466    datapath/video_inst/inst_dvid/latched_green[9]
    SLICE_X161Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.913     0.913    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[9]/C
                         clock pessimism              0.080     0.993    
                         clock uncertainty            0.215     1.207    
    SLICE_X161Y132       FDRE (Hold_fdre_C_D)         0.013     1.220    datapath/video_inst/inst_dvid/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.209ns (21.828%)  route 0.749ns (78.172%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.645     0.645    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y137       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.164     0.809 r  datapath/video_inst/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           0.749     1.557    datapath/video_inst/inst_dvid/latched_green[2]
    SLICE_X162Y138       LUT3 (Prop_lut3_I2_O)        0.045     1.602 r  datapath/video_inst/inst_dvid/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     1.602    datapath/video_inst/inst_dvid/shift_green[6]
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919     0.919    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[6]/C
                         clock pessimism              0.080     0.999    
                         clock uncertainty            0.215     1.213    
    SLICE_X162Y138       FDRE (Hold_fdre_C_D)         0.131     1.344    datapath/video_inst/inst_dvid/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.185ns (19.630%)  route 0.757ns (80.370%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.641     0.641    datapath/video_inst/inst_dvid/CLK
    SLICE_X163Y131       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDRE (Prop_fdre_C_Q)         0.141     0.782 r  datapath/video_inst/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           0.757     1.539    datapath/video_inst/inst_dvid/latched_red[2]
    SLICE_X163Y134       LUT3 (Prop_lut3_I2_O)        0.044     1.583 r  datapath/video_inst/inst_dvid/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.583    datapath/video_inst/inst_dvid/shift_red[6]
    SLICE_X163Y134       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915     0.915    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[6]/C
                         clock pessimism              0.080     0.995    
                         clock uncertainty            0.215     1.209    
    SLICE_X163Y134       FDRE (Hold_fdre_C_D)         0.107     1.316    datapath/video_inst/inst_dvid/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.186ns (19.715%)  route 0.757ns (80.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.641     0.641    datapath/video_inst/inst_dvid/CLK
    SLICE_X163Y131       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDRE (Prop_fdre_C_Q)         0.141     0.782 r  datapath/video_inst/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           0.757     1.539    datapath/video_inst/inst_dvid/latched_red[2]
    SLICE_X163Y134       LUT3 (Prop_lut3_I2_O)        0.045     1.584 r  datapath/video_inst/inst_dvid/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.584    datapath/video_inst/inst_dvid/shift_red[2]
    SLICE_X163Y134       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915     0.915    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[2]/C
                         clock pessimism              0.080     0.995    
                         clock uncertainty            0.215     1.209    
    SLICE_X163Y134       FDRE (Hold_fdre_C_D)         0.091     1.300    datapath/video_inst/inst_dvid/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.186ns (19.449%)  route 0.770ns (80.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.641     0.641    datapath/video_inst/inst_dvid/CLK
    SLICE_X163Y131       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDRE (Prop_fdre_C_Q)         0.141     0.782 r  datapath/video_inst/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           0.770     1.552    datapath/video_inst/inst_dvid/latched_red[2]
    SLICE_X163Y134       LUT3 (Prop_lut3_I2_O)        0.045     1.597 r  datapath/video_inst/inst_dvid/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.597    datapath/video_inst/inst_dvid/shift_red[4]
    SLICE_X163Y134       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915     0.915    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y134       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[4]/C
                         clock pessimism              0.080     0.995    
                         clock uncertainty            0.215     1.209    
    SLICE_X163Y134       FDRE (Hold_fdre_C_D)         0.092     1.301    datapath/video_inst/inst_dvid/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.141ns (15.106%)  route 0.792ns (84.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=57, routed)          0.643     0.643    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  datapath/video_inst/inst_dvid/latched_red_reg[8]/Q
                         net (fo=1, routed)           0.792     1.576    datapath/video_inst/inst_dvid/latched_red[8]
    SLICE_X161Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.913     0.913    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y132       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[8]/C
                         clock pessimism              0.080     0.993    
                         clock uncertainty            0.215     1.207    
    SLICE_X161Y132       FDRE (Hold_fdre_C_D)         0.070     1.277    datapath/video_inst/inst_dvid/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.299    





