
*** Running vivado
    with args -log adv_math_unit.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source adv_math_unit.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source adv_math_unit.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2860.281 ; gain = 10.926 ; free physical = 2159 ; free virtual = 358708
Command: synth_design -top adv_math_unit -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5448
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2889.242 ; gain = 0.004 ; free physical = 1942 ; free virtual = 358930
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'adv_math_unit' [/home/users/ayyaz.ahmed/Downloads/gup/project_1/project_1.srcs/sources_1/imports/gator_uprocessor/adv_math_unit.vhd:41]
INFO: [Synth 8-3491] module 'mul' declared at '/home/users/ayyaz.ahmed/Downloads/gup/project_1/project_1.srcs/sources_1/imports/gator_uprocessor/mul.vhd:14' bound to instance 'mul_block' of component 'mul' [/home/users/ayyaz.ahmed/Downloads/gup/project_1/project_1.srcs/sources_1/imports/gator_uprocessor/adv_math_unit.vhd:156]
INFO: [Synth 8-638] synthesizing module 'mul' [/home/users/ayyaz.ahmed/Downloads/gup/project_1/project_1.srcs/sources_1/imports/gator_uprocessor/mul.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'mul' (1#1) [/home/users/ayyaz.ahmed/Downloads/gup/project_1/project_1.srcs/sources_1/imports/gator_uprocessor/mul.vhd:43]
INFO: [Synth 8-3491] module 'div' declared at '/home/users/ayyaz.ahmed/Downloads/gup/project_1/project_1.srcs/sources_1/imports/gator_uprocessor/div.vhd:14' bound to instance 'div_block' of component 'div' [/home/users/ayyaz.ahmed/Downloads/gup/project_1/project_1.srcs/sources_1/imports/gator_uprocessor/adv_math_unit.vhd:173]
INFO: [Synth 8-638] synthesizing module 'div' [/home/users/ayyaz.ahmed/Downloads/gup/project_1/project_1.srcs/sources_1/imports/gator_uprocessor/div.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'div' (2#1) [/home/users/ayyaz.ahmed/Downloads/gup/project_1/project_1.srcs/sources_1/imports/gator_uprocessor/div.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'adv_math_unit' (3#1) [/home/users/ayyaz.ahmed/Downloads/gup/project_1/project_1.srcs/sources_1/imports/gator_uprocessor/adv_math_unit.vhd:41]
WARNING: [Synth 8-7129] Port ccr_data[7] in module adv_math_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ccr_data[6] in module adv_math_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ccr_data[5] in module adv_math_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ccr_data[4] in module adv_math_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ccr_data[0] in module adv_math_unit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2889.246 ; gain = 0.008 ; free physical = 1500 ; free virtual = 358604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2889.246 ; gain = 0.008 ; free physical = 1445 ; free virtual = 358600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2897.246 ; gain = 8.008 ; free physical = 1441 ; free virtual = 358599
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'div_state_reg_reg' in module 'div'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            div_cycle_00 |                              000 |                              000
            div_cycle_01 |                              001 |                              001
            div_cycle_02 |                              010 |                              010
            div_cycle_03 |                              011 |                              011
            div_cycle_04 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'div_state_reg_reg' using encoding 'sequential' in module 'div'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 1394 ; free virtual = 358575
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   17 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   17 Bit        Muxes := 5     
	   2 Input   16 Bit        Muxes := 6     
	   5 Input   16 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ccr_data[7] in module adv_math_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ccr_data[6] in module adv_math_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ccr_data[5] in module adv_math_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ccr_data[4] in module adv_math_unit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 2036 ; free virtual = 358817
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 2035 ; free virtual = 358816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 2028 ; free virtual = 358809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 1919 ; free virtual = 358706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 1921 ; free virtual = 358708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 1920 ; free virtual = 358707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 1920 ; free virtual = 358707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 1920 ; free virtual = 358707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 1920 ; free virtual = 358707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    36|
|3     |LUT1   |    11|
|4     |LUT2   |    24|
|5     |LUT3   |    67|
|6     |LUT4   |    56|
|7     |LUT5   |    40|
|8     |LUT6   |    65|
|9     |FDRE   |    53|
|10    |IBUF   |    40|
|11    |OBUF   |    37|
+------+-------+------+

Report Instance Areas: 
+------+------------+-------+------+
|      |Instance    |Module |Cells |
+------+------------+-------+------+
|1     |top         |       |   430|
|2     |  div_block |div    |   230|
|3     |  mul_block |mul    |   118|
+------+------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 1919 ; free virtual = 358706
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 1916 ; free virtual = 358704
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 1916 ; free virtual = 358703
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2897.258 ; gain = 0.000 ; free physical = 1958 ; free virtual = 358746
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2953.273 ; gain = 0.000 ; free physical = 1539 ; free virtual = 358380
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 3a635e2b
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 2953.273 ; gain = 92.992 ; free physical = 1724 ; free virtual = 358578
INFO: [Common 17-1381] The checkpoint '/home/users/ayyaz.ahmed/Downloads/gup/project_1/project_1.runs/synth_1/adv_math_unit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file adv_math_unit_utilization_synth.rpt -pb adv_math_unit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar  9 14:24:36 2022...
