vcs -sverilog -timescale=1ns/10ps -full64 -f cpu_tb_script
echo  
# echo "Simulation starts."
# ./simv