
AT32.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004260  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000310  00800060  00004260  000042f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000002e  00800370  00800370  00004604  2**0
                  ALLOC
  3 .stab         00005b80  00000000  00000000  00004604  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000458d  00000000  00000000  0000a184  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  0000e711  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f6  00000000  00000000  0000e8b1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002393  00000000  00000000  0000eaa7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001374  00000000  00000000  00010e3a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001238  00000000  00000000  000121ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  000133e8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002ff  00000000  00000000  000135a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000009de  00000000  00000000  000138a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00014285  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 76 0f 	jmp	0x1eec	; 0x1eec <__vector_1>
       8:	0c 94 a9 0f 	jmp	0x1f52	; 0x1f52 <__vector_2>
       c:	0c 94 dc 0f 	jmp	0x1fb8	; 0x1fb8 <__vector_3>
      10:	0c 94 03 0a 	jmp	0x1406	; 0x1406 <__vector_4>
      14:	0c 94 30 0a 	jmp	0x1460	; 0x1460 <__vector_5>
      18:	0c 94 4b 0b 	jmp	0x1696	; 0x1696 <__vector_6>
      1c:	0c 94 7d 0b 	jmp	0x16fa	; 0x16fa <__vector_7>
      20:	0c 94 aa 0b 	jmp	0x1754	; 0x1754 <__vector_8>
      24:	0c 94 d7 0b 	jmp	0x17ae	; 0x17ae <__vector_9>
      28:	0c 94 c9 0c 	jmp	0x1992	; 0x1992 <__vector_10>
      2c:	0c 94 f6 0c 	jmp	0x19ec	; 0x19ec <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 7c 14 	jmp	0x28f8	; 0x28f8 <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	13 e0       	ldi	r17, 0x03	; 3
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e0 e6       	ldi	r30, 0x60	; 96
      68:	f2 e4       	ldi	r31, 0x42	; 66
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a0 37       	cpi	r26, 0x70	; 112
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	13 e0       	ldi	r17, 0x03	; 3
      78:	a0 e7       	ldi	r26, 0x70	; 112
      7a:	b3 e0       	ldi	r27, 0x03	; 3
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ae 39       	cpi	r26, 0x9E	; 158
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 9b 1c 	call	0x3936	; 0x3936 <main>
      8a:	0c 94 2e 21 	jmp	0x425c	; 0x425c <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 83 04 	call	0x906	; 0x906 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 83 04 	call	0x906	; 0x906 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 2f 1d 	jmp	0x3a5e	; 0x3a5e <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a7 e9       	ldi	r26, 0x97	; 151
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 4b 1d 	jmp	0x3a96	; 0x3a96 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 3b 1d 	jmp	0x3a76	; 0x3a76 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 9f 05 	call	0xb3e	; 0xb3e <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 57 1d 	jmp	0x3aae	; 0x3aae <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 3b 1d 	jmp	0x3a76	; 0x3a76 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 9f 05 	call	0xb3e	; 0xb3e <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 57 1d 	jmp	0x3aae	; 0x3aae <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 2f 1d 	jmp	0x3a5e	; 0x3a5e <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	87 e9       	ldi	r24, 0x97	; 151
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 9f 05 	call	0xb3e	; 0xb3e <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 4b 1d 	jmp	0x3a96	; 0x3a96 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 37 1d 	jmp	0x3a6e	; 0x3a6e <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	67 e9       	ldi	r22, 0x97	; 151
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 9f 05 	call	0xb3e	; 0xb3e <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 53 1d 	jmp	0x3aa6	; 0x3aa6 <__epilogue_restores__+0x10>

0000078a <__gesf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 3b 1d 	jmp	0x3a76	; 0x3a76 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gesf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gesf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 ec 06 	call	0xdd8	; 0xdd8 <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gesf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 57 1d 	jmp	0x3aae	; 0x3aae <__epilogue_restores__+0x18>

000007ea <__ltsf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 3b 1d 	jmp	0x3a76	; 0x3a76 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__ltsf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__ltsf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 ec 06 	call	0xdd8	; 0xdd8 <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__ltsf2+0x58>
     840:	81 e0       	ldi	r24, 0x01	; 1
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 57 1d 	jmp	0x3aae	; 0x3aae <__epilogue_restores__+0x18>

0000084a <__floatsisf>:
     84a:	a8 e0       	ldi	r26, 0x08	; 8
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 38 1d 	jmp	0x3a70	; 0x3a70 <__prologue_saves__+0x12>
     856:	9b 01       	movw	r18, r22
     858:	ac 01       	movw	r20, r24
     85a:	83 e0       	ldi	r24, 0x03	; 3
     85c:	89 83       	std	Y+1, r24	; 0x01
     85e:	da 01       	movw	r26, r20
     860:	c9 01       	movw	r24, r18
     862:	88 27       	eor	r24, r24
     864:	b7 fd       	sbrc	r27, 7
     866:	83 95       	inc	r24
     868:	99 27       	eor	r25, r25
     86a:	aa 27       	eor	r26, r26
     86c:	bb 27       	eor	r27, r27
     86e:	b8 2e       	mov	r11, r24
     870:	21 15       	cp	r18, r1
     872:	31 05       	cpc	r19, r1
     874:	41 05       	cpc	r20, r1
     876:	51 05       	cpc	r21, r1
     878:	19 f4       	brne	.+6      	; 0x880 <__stack+0x21>
     87a:	82 e0       	ldi	r24, 0x02	; 2
     87c:	89 83       	std	Y+1, r24	; 0x01
     87e:	3a c0       	rjmp	.+116    	; 0x8f4 <__stack+0x95>
     880:	88 23       	and	r24, r24
     882:	a9 f0       	breq	.+42     	; 0x8ae <__stack+0x4f>
     884:	20 30       	cpi	r18, 0x00	; 0
     886:	80 e0       	ldi	r24, 0x00	; 0
     888:	38 07       	cpc	r19, r24
     88a:	80 e0       	ldi	r24, 0x00	; 0
     88c:	48 07       	cpc	r20, r24
     88e:	80 e8       	ldi	r24, 0x80	; 128
     890:	58 07       	cpc	r21, r24
     892:	29 f4       	brne	.+10     	; 0x89e <__stack+0x3f>
     894:	60 e0       	ldi	r22, 0x00	; 0
     896:	70 e0       	ldi	r23, 0x00	; 0
     898:	80 e0       	ldi	r24, 0x00	; 0
     89a:	9f ec       	ldi	r25, 0xCF	; 207
     89c:	30 c0       	rjmp	.+96     	; 0x8fe <__stack+0x9f>
     89e:	ee 24       	eor	r14, r14
     8a0:	ff 24       	eor	r15, r15
     8a2:	87 01       	movw	r16, r14
     8a4:	e2 1a       	sub	r14, r18
     8a6:	f3 0a       	sbc	r15, r19
     8a8:	04 0b       	sbc	r16, r20
     8aa:	15 0b       	sbc	r17, r21
     8ac:	02 c0       	rjmp	.+4      	; 0x8b2 <__stack+0x53>
     8ae:	79 01       	movw	r14, r18
     8b0:	8a 01       	movw	r16, r20
     8b2:	8e e1       	ldi	r24, 0x1E	; 30
     8b4:	c8 2e       	mov	r12, r24
     8b6:	d1 2c       	mov	r13, r1
     8b8:	dc 82       	std	Y+4, r13	; 0x04
     8ba:	cb 82       	std	Y+3, r12	; 0x03
     8bc:	ed 82       	std	Y+5, r14	; 0x05
     8be:	fe 82       	std	Y+6, r15	; 0x06
     8c0:	0f 83       	std	Y+7, r16	; 0x07
     8c2:	18 87       	std	Y+8, r17	; 0x08
     8c4:	c8 01       	movw	r24, r16
     8c6:	b7 01       	movw	r22, r14
     8c8:	0e 94 50 05 	call	0xaa0	; 0xaa0 <__clzsi2>
     8cc:	01 97       	sbiw	r24, 0x01	; 1
     8ce:	18 16       	cp	r1, r24
     8d0:	19 06       	cpc	r1, r25
     8d2:	84 f4       	brge	.+32     	; 0x8f4 <__stack+0x95>
     8d4:	08 2e       	mov	r0, r24
     8d6:	04 c0       	rjmp	.+8      	; 0x8e0 <__stack+0x81>
     8d8:	ee 0c       	add	r14, r14
     8da:	ff 1c       	adc	r15, r15
     8dc:	00 1f       	adc	r16, r16
     8de:	11 1f       	adc	r17, r17
     8e0:	0a 94       	dec	r0
     8e2:	d2 f7       	brpl	.-12     	; 0x8d8 <__stack+0x79>
     8e4:	ed 82       	std	Y+5, r14	; 0x05
     8e6:	fe 82       	std	Y+6, r15	; 0x06
     8e8:	0f 83       	std	Y+7, r16	; 0x07
     8ea:	18 87       	std	Y+8, r17	; 0x08
     8ec:	c8 1a       	sub	r12, r24
     8ee:	d9 0a       	sbc	r13, r25
     8f0:	dc 82       	std	Y+4, r13	; 0x04
     8f2:	cb 82       	std	Y+3, r12	; 0x03
     8f4:	ba 82       	std	Y+2, r11	; 0x02
     8f6:	ce 01       	movw	r24, r28
     8f8:	01 96       	adiw	r24, 0x01	; 1
     8fa:	0e 94 9f 05 	call	0xb3e	; 0xb3e <__pack_f>
     8fe:	28 96       	adiw	r28, 0x08	; 8
     900:	e9 e0       	ldi	r30, 0x09	; 9
     902:	0c 94 54 1d 	jmp	0x3aa8	; 0x3aa8 <__epilogue_restores__+0x12>

00000906 <__fixsfsi>:
     906:	ac e0       	ldi	r26, 0x0C	; 12
     908:	b0 e0       	ldi	r27, 0x00	; 0
     90a:	e9 e8       	ldi	r30, 0x89	; 137
     90c:	f4 e0       	ldi	r31, 0x04	; 4
     90e:	0c 94 3f 1d 	jmp	0x3a7e	; 0x3a7e <__prologue_saves__+0x20>
     912:	69 83       	std	Y+1, r22	; 0x01
     914:	7a 83       	std	Y+2, r23	; 0x02
     916:	8b 83       	std	Y+3, r24	; 0x03
     918:	9c 83       	std	Y+4, r25	; 0x04
     91a:	ce 01       	movw	r24, r28
     91c:	01 96       	adiw	r24, 0x01	; 1
     91e:	be 01       	movw	r22, r28
     920:	6b 5f       	subi	r22, 0xFB	; 251
     922:	7f 4f       	sbci	r23, 0xFF	; 255
     924:	0e 94 74 06 	call	0xce8	; 0xce8 <__unpack_f>
     928:	8d 81       	ldd	r24, Y+5	; 0x05
     92a:	82 30       	cpi	r24, 0x02	; 2
     92c:	61 f1       	breq	.+88     	; 0x986 <__fixsfsi+0x80>
     92e:	82 30       	cpi	r24, 0x02	; 2
     930:	50 f1       	brcs	.+84     	; 0x986 <__fixsfsi+0x80>
     932:	84 30       	cpi	r24, 0x04	; 4
     934:	21 f4       	brne	.+8      	; 0x93e <__fixsfsi+0x38>
     936:	8e 81       	ldd	r24, Y+6	; 0x06
     938:	88 23       	and	r24, r24
     93a:	51 f1       	breq	.+84     	; 0x990 <__fixsfsi+0x8a>
     93c:	2e c0       	rjmp	.+92     	; 0x99a <__fixsfsi+0x94>
     93e:	2f 81       	ldd	r18, Y+7	; 0x07
     940:	38 85       	ldd	r19, Y+8	; 0x08
     942:	37 fd       	sbrc	r19, 7
     944:	20 c0       	rjmp	.+64     	; 0x986 <__fixsfsi+0x80>
     946:	6e 81       	ldd	r22, Y+6	; 0x06
     948:	2f 31       	cpi	r18, 0x1F	; 31
     94a:	31 05       	cpc	r19, r1
     94c:	1c f0       	brlt	.+6      	; 0x954 <__fixsfsi+0x4e>
     94e:	66 23       	and	r22, r22
     950:	f9 f0       	breq	.+62     	; 0x990 <__fixsfsi+0x8a>
     952:	23 c0       	rjmp	.+70     	; 0x99a <__fixsfsi+0x94>
     954:	8e e1       	ldi	r24, 0x1E	; 30
     956:	90 e0       	ldi	r25, 0x00	; 0
     958:	82 1b       	sub	r24, r18
     95a:	93 0b       	sbc	r25, r19
     95c:	29 85       	ldd	r18, Y+9	; 0x09
     95e:	3a 85       	ldd	r19, Y+10	; 0x0a
     960:	4b 85       	ldd	r20, Y+11	; 0x0b
     962:	5c 85       	ldd	r21, Y+12	; 0x0c
     964:	04 c0       	rjmp	.+8      	; 0x96e <__fixsfsi+0x68>
     966:	56 95       	lsr	r21
     968:	47 95       	ror	r20
     96a:	37 95       	ror	r19
     96c:	27 95       	ror	r18
     96e:	8a 95       	dec	r24
     970:	d2 f7       	brpl	.-12     	; 0x966 <__fixsfsi+0x60>
     972:	66 23       	and	r22, r22
     974:	b1 f0       	breq	.+44     	; 0x9a2 <__fixsfsi+0x9c>
     976:	50 95       	com	r21
     978:	40 95       	com	r20
     97a:	30 95       	com	r19
     97c:	21 95       	neg	r18
     97e:	3f 4f       	sbci	r19, 0xFF	; 255
     980:	4f 4f       	sbci	r20, 0xFF	; 255
     982:	5f 4f       	sbci	r21, 0xFF	; 255
     984:	0e c0       	rjmp	.+28     	; 0x9a2 <__fixsfsi+0x9c>
     986:	20 e0       	ldi	r18, 0x00	; 0
     988:	30 e0       	ldi	r19, 0x00	; 0
     98a:	40 e0       	ldi	r20, 0x00	; 0
     98c:	50 e0       	ldi	r21, 0x00	; 0
     98e:	09 c0       	rjmp	.+18     	; 0x9a2 <__fixsfsi+0x9c>
     990:	2f ef       	ldi	r18, 0xFF	; 255
     992:	3f ef       	ldi	r19, 0xFF	; 255
     994:	4f ef       	ldi	r20, 0xFF	; 255
     996:	5f e7       	ldi	r21, 0x7F	; 127
     998:	04 c0       	rjmp	.+8      	; 0x9a2 <__fixsfsi+0x9c>
     99a:	20 e0       	ldi	r18, 0x00	; 0
     99c:	30 e0       	ldi	r19, 0x00	; 0
     99e:	40 e0       	ldi	r20, 0x00	; 0
     9a0:	50 e8       	ldi	r21, 0x80	; 128
     9a2:	b9 01       	movw	r22, r18
     9a4:	ca 01       	movw	r24, r20
     9a6:	2c 96       	adiw	r28, 0x0c	; 12
     9a8:	e2 e0       	ldi	r30, 0x02	; 2
     9aa:	0c 94 5b 1d 	jmp	0x3ab6	; 0x3ab6 <__epilogue_restores__+0x20>

000009ae <__floatunsisf>:
     9ae:	a8 e0       	ldi	r26, 0x08	; 8
     9b0:	b0 e0       	ldi	r27, 0x00	; 0
     9b2:	ed ed       	ldi	r30, 0xDD	; 221
     9b4:	f4 e0       	ldi	r31, 0x04	; 4
     9b6:	0c 94 37 1d 	jmp	0x3a6e	; 0x3a6e <__prologue_saves__+0x10>
     9ba:	7b 01       	movw	r14, r22
     9bc:	8c 01       	movw	r16, r24
     9be:	61 15       	cp	r22, r1
     9c0:	71 05       	cpc	r23, r1
     9c2:	81 05       	cpc	r24, r1
     9c4:	91 05       	cpc	r25, r1
     9c6:	19 f4       	brne	.+6      	; 0x9ce <__floatunsisf+0x20>
     9c8:	82 e0       	ldi	r24, 0x02	; 2
     9ca:	89 83       	std	Y+1, r24	; 0x01
     9cc:	60 c0       	rjmp	.+192    	; 0xa8e <__floatunsisf+0xe0>
     9ce:	83 e0       	ldi	r24, 0x03	; 3
     9d0:	89 83       	std	Y+1, r24	; 0x01
     9d2:	8e e1       	ldi	r24, 0x1E	; 30
     9d4:	c8 2e       	mov	r12, r24
     9d6:	d1 2c       	mov	r13, r1
     9d8:	dc 82       	std	Y+4, r13	; 0x04
     9da:	cb 82       	std	Y+3, r12	; 0x03
     9dc:	ed 82       	std	Y+5, r14	; 0x05
     9de:	fe 82       	std	Y+6, r15	; 0x06
     9e0:	0f 83       	std	Y+7, r16	; 0x07
     9e2:	18 87       	std	Y+8, r17	; 0x08
     9e4:	c8 01       	movw	r24, r16
     9e6:	b7 01       	movw	r22, r14
     9e8:	0e 94 50 05 	call	0xaa0	; 0xaa0 <__clzsi2>
     9ec:	fc 01       	movw	r30, r24
     9ee:	31 97       	sbiw	r30, 0x01	; 1
     9f0:	f7 ff       	sbrs	r31, 7
     9f2:	3b c0       	rjmp	.+118    	; 0xa6a <__floatunsisf+0xbc>
     9f4:	22 27       	eor	r18, r18
     9f6:	33 27       	eor	r19, r19
     9f8:	2e 1b       	sub	r18, r30
     9fa:	3f 0b       	sbc	r19, r31
     9fc:	57 01       	movw	r10, r14
     9fe:	68 01       	movw	r12, r16
     a00:	02 2e       	mov	r0, r18
     a02:	04 c0       	rjmp	.+8      	; 0xa0c <__floatunsisf+0x5e>
     a04:	d6 94       	lsr	r13
     a06:	c7 94       	ror	r12
     a08:	b7 94       	ror	r11
     a0a:	a7 94       	ror	r10
     a0c:	0a 94       	dec	r0
     a0e:	d2 f7       	brpl	.-12     	; 0xa04 <__floatunsisf+0x56>
     a10:	40 e0       	ldi	r20, 0x00	; 0
     a12:	50 e0       	ldi	r21, 0x00	; 0
     a14:	60 e0       	ldi	r22, 0x00	; 0
     a16:	70 e0       	ldi	r23, 0x00	; 0
     a18:	81 e0       	ldi	r24, 0x01	; 1
     a1a:	90 e0       	ldi	r25, 0x00	; 0
     a1c:	a0 e0       	ldi	r26, 0x00	; 0
     a1e:	b0 e0       	ldi	r27, 0x00	; 0
     a20:	04 c0       	rjmp	.+8      	; 0xa2a <__floatunsisf+0x7c>
     a22:	88 0f       	add	r24, r24
     a24:	99 1f       	adc	r25, r25
     a26:	aa 1f       	adc	r26, r26
     a28:	bb 1f       	adc	r27, r27
     a2a:	2a 95       	dec	r18
     a2c:	d2 f7       	brpl	.-12     	; 0xa22 <__floatunsisf+0x74>
     a2e:	01 97       	sbiw	r24, 0x01	; 1
     a30:	a1 09       	sbc	r26, r1
     a32:	b1 09       	sbc	r27, r1
     a34:	8e 21       	and	r24, r14
     a36:	9f 21       	and	r25, r15
     a38:	a0 23       	and	r26, r16
     a3a:	b1 23       	and	r27, r17
     a3c:	00 97       	sbiw	r24, 0x00	; 0
     a3e:	a1 05       	cpc	r26, r1
     a40:	b1 05       	cpc	r27, r1
     a42:	21 f0       	breq	.+8      	; 0xa4c <__floatunsisf+0x9e>
     a44:	41 e0       	ldi	r20, 0x01	; 1
     a46:	50 e0       	ldi	r21, 0x00	; 0
     a48:	60 e0       	ldi	r22, 0x00	; 0
     a4a:	70 e0       	ldi	r23, 0x00	; 0
     a4c:	4a 29       	or	r20, r10
     a4e:	5b 29       	or	r21, r11
     a50:	6c 29       	or	r22, r12
     a52:	7d 29       	or	r23, r13
     a54:	4d 83       	std	Y+5, r20	; 0x05
     a56:	5e 83       	std	Y+6, r21	; 0x06
     a58:	6f 83       	std	Y+7, r22	; 0x07
     a5a:	78 87       	std	Y+8, r23	; 0x08
     a5c:	8e e1       	ldi	r24, 0x1E	; 30
     a5e:	90 e0       	ldi	r25, 0x00	; 0
     a60:	8e 1b       	sub	r24, r30
     a62:	9f 0b       	sbc	r25, r31
     a64:	9c 83       	std	Y+4, r25	; 0x04
     a66:	8b 83       	std	Y+3, r24	; 0x03
     a68:	12 c0       	rjmp	.+36     	; 0xa8e <__floatunsisf+0xe0>
     a6a:	30 97       	sbiw	r30, 0x00	; 0
     a6c:	81 f0       	breq	.+32     	; 0xa8e <__floatunsisf+0xe0>
     a6e:	0e 2e       	mov	r0, r30
     a70:	04 c0       	rjmp	.+8      	; 0xa7a <__floatunsisf+0xcc>
     a72:	ee 0c       	add	r14, r14
     a74:	ff 1c       	adc	r15, r15
     a76:	00 1f       	adc	r16, r16
     a78:	11 1f       	adc	r17, r17
     a7a:	0a 94       	dec	r0
     a7c:	d2 f7       	brpl	.-12     	; 0xa72 <__floatunsisf+0xc4>
     a7e:	ed 82       	std	Y+5, r14	; 0x05
     a80:	fe 82       	std	Y+6, r15	; 0x06
     a82:	0f 83       	std	Y+7, r16	; 0x07
     a84:	18 87       	std	Y+8, r17	; 0x08
     a86:	ce 1a       	sub	r12, r30
     a88:	df 0a       	sbc	r13, r31
     a8a:	dc 82       	std	Y+4, r13	; 0x04
     a8c:	cb 82       	std	Y+3, r12	; 0x03
     a8e:	1a 82       	std	Y+2, r1	; 0x02
     a90:	ce 01       	movw	r24, r28
     a92:	01 96       	adiw	r24, 0x01	; 1
     a94:	0e 94 9f 05 	call	0xb3e	; 0xb3e <__pack_f>
     a98:	28 96       	adiw	r28, 0x08	; 8
     a9a:	ea e0       	ldi	r30, 0x0A	; 10
     a9c:	0c 94 53 1d 	jmp	0x3aa6	; 0x3aa6 <__epilogue_restores__+0x10>

00000aa0 <__clzsi2>:
     aa0:	ef 92       	push	r14
     aa2:	ff 92       	push	r15
     aa4:	0f 93       	push	r16
     aa6:	1f 93       	push	r17
     aa8:	7b 01       	movw	r14, r22
     aaa:	8c 01       	movw	r16, r24
     aac:	80 e0       	ldi	r24, 0x00	; 0
     aae:	e8 16       	cp	r14, r24
     ab0:	80 e0       	ldi	r24, 0x00	; 0
     ab2:	f8 06       	cpc	r15, r24
     ab4:	81 e0       	ldi	r24, 0x01	; 1
     ab6:	08 07       	cpc	r16, r24
     ab8:	80 e0       	ldi	r24, 0x00	; 0
     aba:	18 07       	cpc	r17, r24
     abc:	88 f4       	brcc	.+34     	; 0xae0 <__clzsi2+0x40>
     abe:	8f ef       	ldi	r24, 0xFF	; 255
     ac0:	e8 16       	cp	r14, r24
     ac2:	f1 04       	cpc	r15, r1
     ac4:	01 05       	cpc	r16, r1
     ac6:	11 05       	cpc	r17, r1
     ac8:	31 f0       	breq	.+12     	; 0xad6 <__clzsi2+0x36>
     aca:	28 f0       	brcs	.+10     	; 0xad6 <__clzsi2+0x36>
     acc:	88 e0       	ldi	r24, 0x08	; 8
     ace:	90 e0       	ldi	r25, 0x00	; 0
     ad0:	a0 e0       	ldi	r26, 0x00	; 0
     ad2:	b0 e0       	ldi	r27, 0x00	; 0
     ad4:	17 c0       	rjmp	.+46     	; 0xb04 <__clzsi2+0x64>
     ad6:	80 e0       	ldi	r24, 0x00	; 0
     ad8:	90 e0       	ldi	r25, 0x00	; 0
     ada:	a0 e0       	ldi	r26, 0x00	; 0
     adc:	b0 e0       	ldi	r27, 0x00	; 0
     ade:	12 c0       	rjmp	.+36     	; 0xb04 <__clzsi2+0x64>
     ae0:	80 e0       	ldi	r24, 0x00	; 0
     ae2:	e8 16       	cp	r14, r24
     ae4:	80 e0       	ldi	r24, 0x00	; 0
     ae6:	f8 06       	cpc	r15, r24
     ae8:	80 e0       	ldi	r24, 0x00	; 0
     aea:	08 07       	cpc	r16, r24
     aec:	81 e0       	ldi	r24, 0x01	; 1
     aee:	18 07       	cpc	r17, r24
     af0:	28 f0       	brcs	.+10     	; 0xafc <__clzsi2+0x5c>
     af2:	88 e1       	ldi	r24, 0x18	; 24
     af4:	90 e0       	ldi	r25, 0x00	; 0
     af6:	a0 e0       	ldi	r26, 0x00	; 0
     af8:	b0 e0       	ldi	r27, 0x00	; 0
     afa:	04 c0       	rjmp	.+8      	; 0xb04 <__clzsi2+0x64>
     afc:	80 e1       	ldi	r24, 0x10	; 16
     afe:	90 e0       	ldi	r25, 0x00	; 0
     b00:	a0 e0       	ldi	r26, 0x00	; 0
     b02:	b0 e0       	ldi	r27, 0x00	; 0
     b04:	20 e2       	ldi	r18, 0x20	; 32
     b06:	30 e0       	ldi	r19, 0x00	; 0
     b08:	40 e0       	ldi	r20, 0x00	; 0
     b0a:	50 e0       	ldi	r21, 0x00	; 0
     b0c:	28 1b       	sub	r18, r24
     b0e:	39 0b       	sbc	r19, r25
     b10:	4a 0b       	sbc	r20, r26
     b12:	5b 0b       	sbc	r21, r27
     b14:	04 c0       	rjmp	.+8      	; 0xb1e <__clzsi2+0x7e>
     b16:	16 95       	lsr	r17
     b18:	07 95       	ror	r16
     b1a:	f7 94       	ror	r15
     b1c:	e7 94       	ror	r14
     b1e:	8a 95       	dec	r24
     b20:	d2 f7       	brpl	.-12     	; 0xb16 <__clzsi2+0x76>
     b22:	f7 01       	movw	r30, r14
     b24:	e1 56       	subi	r30, 0x61	; 97
     b26:	ff 4f       	sbci	r31, 0xFF	; 255
     b28:	80 81       	ld	r24, Z
     b2a:	28 1b       	sub	r18, r24
     b2c:	31 09       	sbc	r19, r1
     b2e:	41 09       	sbc	r20, r1
     b30:	51 09       	sbc	r21, r1
     b32:	c9 01       	movw	r24, r18
     b34:	1f 91       	pop	r17
     b36:	0f 91       	pop	r16
     b38:	ff 90       	pop	r15
     b3a:	ef 90       	pop	r14
     b3c:	08 95       	ret

00000b3e <__pack_f>:
     b3e:	df 92       	push	r13
     b40:	ef 92       	push	r14
     b42:	ff 92       	push	r15
     b44:	0f 93       	push	r16
     b46:	1f 93       	push	r17
     b48:	fc 01       	movw	r30, r24
     b4a:	e4 80       	ldd	r14, Z+4	; 0x04
     b4c:	f5 80       	ldd	r15, Z+5	; 0x05
     b4e:	06 81       	ldd	r16, Z+6	; 0x06
     b50:	17 81       	ldd	r17, Z+7	; 0x07
     b52:	d1 80       	ldd	r13, Z+1	; 0x01
     b54:	80 81       	ld	r24, Z
     b56:	82 30       	cpi	r24, 0x02	; 2
     b58:	48 f4       	brcc	.+18     	; 0xb6c <__pack_f+0x2e>
     b5a:	80 e0       	ldi	r24, 0x00	; 0
     b5c:	90 e0       	ldi	r25, 0x00	; 0
     b5e:	a0 e1       	ldi	r26, 0x10	; 16
     b60:	b0 e0       	ldi	r27, 0x00	; 0
     b62:	e8 2a       	or	r14, r24
     b64:	f9 2a       	or	r15, r25
     b66:	0a 2b       	or	r16, r26
     b68:	1b 2b       	or	r17, r27
     b6a:	a5 c0       	rjmp	.+330    	; 0xcb6 <__pack_f+0x178>
     b6c:	84 30       	cpi	r24, 0x04	; 4
     b6e:	09 f4       	brne	.+2      	; 0xb72 <__pack_f+0x34>
     b70:	9f c0       	rjmp	.+318    	; 0xcb0 <__pack_f+0x172>
     b72:	82 30       	cpi	r24, 0x02	; 2
     b74:	21 f4       	brne	.+8      	; 0xb7e <__pack_f+0x40>
     b76:	ee 24       	eor	r14, r14
     b78:	ff 24       	eor	r15, r15
     b7a:	87 01       	movw	r16, r14
     b7c:	05 c0       	rjmp	.+10     	; 0xb88 <__pack_f+0x4a>
     b7e:	e1 14       	cp	r14, r1
     b80:	f1 04       	cpc	r15, r1
     b82:	01 05       	cpc	r16, r1
     b84:	11 05       	cpc	r17, r1
     b86:	19 f4       	brne	.+6      	; 0xb8e <__pack_f+0x50>
     b88:	e0 e0       	ldi	r30, 0x00	; 0
     b8a:	f0 e0       	ldi	r31, 0x00	; 0
     b8c:	96 c0       	rjmp	.+300    	; 0xcba <__pack_f+0x17c>
     b8e:	62 81       	ldd	r22, Z+2	; 0x02
     b90:	73 81       	ldd	r23, Z+3	; 0x03
     b92:	9f ef       	ldi	r25, 0xFF	; 255
     b94:	62 38       	cpi	r22, 0x82	; 130
     b96:	79 07       	cpc	r23, r25
     b98:	0c f0       	brlt	.+2      	; 0xb9c <__pack_f+0x5e>
     b9a:	5b c0       	rjmp	.+182    	; 0xc52 <__pack_f+0x114>
     b9c:	22 e8       	ldi	r18, 0x82	; 130
     b9e:	3f ef       	ldi	r19, 0xFF	; 255
     ba0:	26 1b       	sub	r18, r22
     ba2:	37 0b       	sbc	r19, r23
     ba4:	2a 31       	cpi	r18, 0x1A	; 26
     ba6:	31 05       	cpc	r19, r1
     ba8:	2c f0       	brlt	.+10     	; 0xbb4 <__pack_f+0x76>
     baa:	20 e0       	ldi	r18, 0x00	; 0
     bac:	30 e0       	ldi	r19, 0x00	; 0
     bae:	40 e0       	ldi	r20, 0x00	; 0
     bb0:	50 e0       	ldi	r21, 0x00	; 0
     bb2:	2a c0       	rjmp	.+84     	; 0xc08 <__pack_f+0xca>
     bb4:	b8 01       	movw	r22, r16
     bb6:	a7 01       	movw	r20, r14
     bb8:	02 2e       	mov	r0, r18
     bba:	04 c0       	rjmp	.+8      	; 0xbc4 <__pack_f+0x86>
     bbc:	76 95       	lsr	r23
     bbe:	67 95       	ror	r22
     bc0:	57 95       	ror	r21
     bc2:	47 95       	ror	r20
     bc4:	0a 94       	dec	r0
     bc6:	d2 f7       	brpl	.-12     	; 0xbbc <__pack_f+0x7e>
     bc8:	81 e0       	ldi	r24, 0x01	; 1
     bca:	90 e0       	ldi	r25, 0x00	; 0
     bcc:	a0 e0       	ldi	r26, 0x00	; 0
     bce:	b0 e0       	ldi	r27, 0x00	; 0
     bd0:	04 c0       	rjmp	.+8      	; 0xbda <__pack_f+0x9c>
     bd2:	88 0f       	add	r24, r24
     bd4:	99 1f       	adc	r25, r25
     bd6:	aa 1f       	adc	r26, r26
     bd8:	bb 1f       	adc	r27, r27
     bda:	2a 95       	dec	r18
     bdc:	d2 f7       	brpl	.-12     	; 0xbd2 <__pack_f+0x94>
     bde:	01 97       	sbiw	r24, 0x01	; 1
     be0:	a1 09       	sbc	r26, r1
     be2:	b1 09       	sbc	r27, r1
     be4:	8e 21       	and	r24, r14
     be6:	9f 21       	and	r25, r15
     be8:	a0 23       	and	r26, r16
     bea:	b1 23       	and	r27, r17
     bec:	00 97       	sbiw	r24, 0x00	; 0
     bee:	a1 05       	cpc	r26, r1
     bf0:	b1 05       	cpc	r27, r1
     bf2:	21 f0       	breq	.+8      	; 0xbfc <__pack_f+0xbe>
     bf4:	81 e0       	ldi	r24, 0x01	; 1
     bf6:	90 e0       	ldi	r25, 0x00	; 0
     bf8:	a0 e0       	ldi	r26, 0x00	; 0
     bfa:	b0 e0       	ldi	r27, 0x00	; 0
     bfc:	9a 01       	movw	r18, r20
     bfe:	ab 01       	movw	r20, r22
     c00:	28 2b       	or	r18, r24
     c02:	39 2b       	or	r19, r25
     c04:	4a 2b       	or	r20, r26
     c06:	5b 2b       	or	r21, r27
     c08:	da 01       	movw	r26, r20
     c0a:	c9 01       	movw	r24, r18
     c0c:	8f 77       	andi	r24, 0x7F	; 127
     c0e:	90 70       	andi	r25, 0x00	; 0
     c10:	a0 70       	andi	r26, 0x00	; 0
     c12:	b0 70       	andi	r27, 0x00	; 0
     c14:	80 34       	cpi	r24, 0x40	; 64
     c16:	91 05       	cpc	r25, r1
     c18:	a1 05       	cpc	r26, r1
     c1a:	b1 05       	cpc	r27, r1
     c1c:	39 f4       	brne	.+14     	; 0xc2c <__pack_f+0xee>
     c1e:	27 ff       	sbrs	r18, 7
     c20:	09 c0       	rjmp	.+18     	; 0xc34 <__pack_f+0xf6>
     c22:	20 5c       	subi	r18, 0xC0	; 192
     c24:	3f 4f       	sbci	r19, 0xFF	; 255
     c26:	4f 4f       	sbci	r20, 0xFF	; 255
     c28:	5f 4f       	sbci	r21, 0xFF	; 255
     c2a:	04 c0       	rjmp	.+8      	; 0xc34 <__pack_f+0xf6>
     c2c:	21 5c       	subi	r18, 0xC1	; 193
     c2e:	3f 4f       	sbci	r19, 0xFF	; 255
     c30:	4f 4f       	sbci	r20, 0xFF	; 255
     c32:	5f 4f       	sbci	r21, 0xFF	; 255
     c34:	e0 e0       	ldi	r30, 0x00	; 0
     c36:	f0 e0       	ldi	r31, 0x00	; 0
     c38:	20 30       	cpi	r18, 0x00	; 0
     c3a:	a0 e0       	ldi	r26, 0x00	; 0
     c3c:	3a 07       	cpc	r19, r26
     c3e:	a0 e0       	ldi	r26, 0x00	; 0
     c40:	4a 07       	cpc	r20, r26
     c42:	a0 e4       	ldi	r26, 0x40	; 64
     c44:	5a 07       	cpc	r21, r26
     c46:	10 f0       	brcs	.+4      	; 0xc4c <__pack_f+0x10e>
     c48:	e1 e0       	ldi	r30, 0x01	; 1
     c4a:	f0 e0       	ldi	r31, 0x00	; 0
     c4c:	79 01       	movw	r14, r18
     c4e:	8a 01       	movw	r16, r20
     c50:	27 c0       	rjmp	.+78     	; 0xca0 <__pack_f+0x162>
     c52:	60 38       	cpi	r22, 0x80	; 128
     c54:	71 05       	cpc	r23, r1
     c56:	64 f5       	brge	.+88     	; 0xcb0 <__pack_f+0x172>
     c58:	fb 01       	movw	r30, r22
     c5a:	e1 58       	subi	r30, 0x81	; 129
     c5c:	ff 4f       	sbci	r31, 0xFF	; 255
     c5e:	d8 01       	movw	r26, r16
     c60:	c7 01       	movw	r24, r14
     c62:	8f 77       	andi	r24, 0x7F	; 127
     c64:	90 70       	andi	r25, 0x00	; 0
     c66:	a0 70       	andi	r26, 0x00	; 0
     c68:	b0 70       	andi	r27, 0x00	; 0
     c6a:	80 34       	cpi	r24, 0x40	; 64
     c6c:	91 05       	cpc	r25, r1
     c6e:	a1 05       	cpc	r26, r1
     c70:	b1 05       	cpc	r27, r1
     c72:	39 f4       	brne	.+14     	; 0xc82 <__pack_f+0x144>
     c74:	e7 fe       	sbrs	r14, 7
     c76:	0d c0       	rjmp	.+26     	; 0xc92 <__pack_f+0x154>
     c78:	80 e4       	ldi	r24, 0x40	; 64
     c7a:	90 e0       	ldi	r25, 0x00	; 0
     c7c:	a0 e0       	ldi	r26, 0x00	; 0
     c7e:	b0 e0       	ldi	r27, 0x00	; 0
     c80:	04 c0       	rjmp	.+8      	; 0xc8a <__pack_f+0x14c>
     c82:	8f e3       	ldi	r24, 0x3F	; 63
     c84:	90 e0       	ldi	r25, 0x00	; 0
     c86:	a0 e0       	ldi	r26, 0x00	; 0
     c88:	b0 e0       	ldi	r27, 0x00	; 0
     c8a:	e8 0e       	add	r14, r24
     c8c:	f9 1e       	adc	r15, r25
     c8e:	0a 1f       	adc	r16, r26
     c90:	1b 1f       	adc	r17, r27
     c92:	17 ff       	sbrs	r17, 7
     c94:	05 c0       	rjmp	.+10     	; 0xca0 <__pack_f+0x162>
     c96:	16 95       	lsr	r17
     c98:	07 95       	ror	r16
     c9a:	f7 94       	ror	r15
     c9c:	e7 94       	ror	r14
     c9e:	31 96       	adiw	r30, 0x01	; 1
     ca0:	87 e0       	ldi	r24, 0x07	; 7
     ca2:	16 95       	lsr	r17
     ca4:	07 95       	ror	r16
     ca6:	f7 94       	ror	r15
     ca8:	e7 94       	ror	r14
     caa:	8a 95       	dec	r24
     cac:	d1 f7       	brne	.-12     	; 0xca2 <__pack_f+0x164>
     cae:	05 c0       	rjmp	.+10     	; 0xcba <__pack_f+0x17c>
     cb0:	ee 24       	eor	r14, r14
     cb2:	ff 24       	eor	r15, r15
     cb4:	87 01       	movw	r16, r14
     cb6:	ef ef       	ldi	r30, 0xFF	; 255
     cb8:	f0 e0       	ldi	r31, 0x00	; 0
     cba:	6e 2f       	mov	r22, r30
     cbc:	67 95       	ror	r22
     cbe:	66 27       	eor	r22, r22
     cc0:	67 95       	ror	r22
     cc2:	90 2f       	mov	r25, r16
     cc4:	9f 77       	andi	r25, 0x7F	; 127
     cc6:	d7 94       	ror	r13
     cc8:	dd 24       	eor	r13, r13
     cca:	d7 94       	ror	r13
     ccc:	8e 2f       	mov	r24, r30
     cce:	86 95       	lsr	r24
     cd0:	49 2f       	mov	r20, r25
     cd2:	46 2b       	or	r20, r22
     cd4:	58 2f       	mov	r21, r24
     cd6:	5d 29       	or	r21, r13
     cd8:	b7 01       	movw	r22, r14
     cda:	ca 01       	movw	r24, r20
     cdc:	1f 91       	pop	r17
     cde:	0f 91       	pop	r16
     ce0:	ff 90       	pop	r15
     ce2:	ef 90       	pop	r14
     ce4:	df 90       	pop	r13
     ce6:	08 95       	ret

00000ce8 <__unpack_f>:
     ce8:	fc 01       	movw	r30, r24
     cea:	db 01       	movw	r26, r22
     cec:	40 81       	ld	r20, Z
     cee:	51 81       	ldd	r21, Z+1	; 0x01
     cf0:	22 81       	ldd	r18, Z+2	; 0x02
     cf2:	62 2f       	mov	r22, r18
     cf4:	6f 77       	andi	r22, 0x7F	; 127
     cf6:	70 e0       	ldi	r23, 0x00	; 0
     cf8:	22 1f       	adc	r18, r18
     cfa:	22 27       	eor	r18, r18
     cfc:	22 1f       	adc	r18, r18
     cfe:	93 81       	ldd	r25, Z+3	; 0x03
     d00:	89 2f       	mov	r24, r25
     d02:	88 0f       	add	r24, r24
     d04:	82 2b       	or	r24, r18
     d06:	28 2f       	mov	r18, r24
     d08:	30 e0       	ldi	r19, 0x00	; 0
     d0a:	99 1f       	adc	r25, r25
     d0c:	99 27       	eor	r25, r25
     d0e:	99 1f       	adc	r25, r25
     d10:	11 96       	adiw	r26, 0x01	; 1
     d12:	9c 93       	st	X, r25
     d14:	11 97       	sbiw	r26, 0x01	; 1
     d16:	21 15       	cp	r18, r1
     d18:	31 05       	cpc	r19, r1
     d1a:	a9 f5       	brne	.+106    	; 0xd86 <__unpack_f+0x9e>
     d1c:	41 15       	cp	r20, r1
     d1e:	51 05       	cpc	r21, r1
     d20:	61 05       	cpc	r22, r1
     d22:	71 05       	cpc	r23, r1
     d24:	11 f4       	brne	.+4      	; 0xd2a <__unpack_f+0x42>
     d26:	82 e0       	ldi	r24, 0x02	; 2
     d28:	37 c0       	rjmp	.+110    	; 0xd98 <__unpack_f+0xb0>
     d2a:	82 e8       	ldi	r24, 0x82	; 130
     d2c:	9f ef       	ldi	r25, 0xFF	; 255
     d2e:	13 96       	adiw	r26, 0x03	; 3
     d30:	9c 93       	st	X, r25
     d32:	8e 93       	st	-X, r24
     d34:	12 97       	sbiw	r26, 0x02	; 2
     d36:	9a 01       	movw	r18, r20
     d38:	ab 01       	movw	r20, r22
     d3a:	67 e0       	ldi	r22, 0x07	; 7
     d3c:	22 0f       	add	r18, r18
     d3e:	33 1f       	adc	r19, r19
     d40:	44 1f       	adc	r20, r20
     d42:	55 1f       	adc	r21, r21
     d44:	6a 95       	dec	r22
     d46:	d1 f7       	brne	.-12     	; 0xd3c <__unpack_f+0x54>
     d48:	83 e0       	ldi	r24, 0x03	; 3
     d4a:	8c 93       	st	X, r24
     d4c:	0d c0       	rjmp	.+26     	; 0xd68 <__unpack_f+0x80>
     d4e:	22 0f       	add	r18, r18
     d50:	33 1f       	adc	r19, r19
     d52:	44 1f       	adc	r20, r20
     d54:	55 1f       	adc	r21, r21
     d56:	12 96       	adiw	r26, 0x02	; 2
     d58:	8d 91       	ld	r24, X+
     d5a:	9c 91       	ld	r25, X
     d5c:	13 97       	sbiw	r26, 0x03	; 3
     d5e:	01 97       	sbiw	r24, 0x01	; 1
     d60:	13 96       	adiw	r26, 0x03	; 3
     d62:	9c 93       	st	X, r25
     d64:	8e 93       	st	-X, r24
     d66:	12 97       	sbiw	r26, 0x02	; 2
     d68:	20 30       	cpi	r18, 0x00	; 0
     d6a:	80 e0       	ldi	r24, 0x00	; 0
     d6c:	38 07       	cpc	r19, r24
     d6e:	80 e0       	ldi	r24, 0x00	; 0
     d70:	48 07       	cpc	r20, r24
     d72:	80 e4       	ldi	r24, 0x40	; 64
     d74:	58 07       	cpc	r21, r24
     d76:	58 f3       	brcs	.-42     	; 0xd4e <__unpack_f+0x66>
     d78:	14 96       	adiw	r26, 0x04	; 4
     d7a:	2d 93       	st	X+, r18
     d7c:	3d 93       	st	X+, r19
     d7e:	4d 93       	st	X+, r20
     d80:	5c 93       	st	X, r21
     d82:	17 97       	sbiw	r26, 0x07	; 7
     d84:	08 95       	ret
     d86:	2f 3f       	cpi	r18, 0xFF	; 255
     d88:	31 05       	cpc	r19, r1
     d8a:	79 f4       	brne	.+30     	; 0xdaa <__unpack_f+0xc2>
     d8c:	41 15       	cp	r20, r1
     d8e:	51 05       	cpc	r21, r1
     d90:	61 05       	cpc	r22, r1
     d92:	71 05       	cpc	r23, r1
     d94:	19 f4       	brne	.+6      	; 0xd9c <__unpack_f+0xb4>
     d96:	84 e0       	ldi	r24, 0x04	; 4
     d98:	8c 93       	st	X, r24
     d9a:	08 95       	ret
     d9c:	64 ff       	sbrs	r22, 4
     d9e:	03 c0       	rjmp	.+6      	; 0xda6 <__unpack_f+0xbe>
     da0:	81 e0       	ldi	r24, 0x01	; 1
     da2:	8c 93       	st	X, r24
     da4:	12 c0       	rjmp	.+36     	; 0xdca <__unpack_f+0xe2>
     da6:	1c 92       	st	X, r1
     da8:	10 c0       	rjmp	.+32     	; 0xdca <__unpack_f+0xe2>
     daa:	2f 57       	subi	r18, 0x7F	; 127
     dac:	30 40       	sbci	r19, 0x00	; 0
     dae:	13 96       	adiw	r26, 0x03	; 3
     db0:	3c 93       	st	X, r19
     db2:	2e 93       	st	-X, r18
     db4:	12 97       	sbiw	r26, 0x02	; 2
     db6:	83 e0       	ldi	r24, 0x03	; 3
     db8:	8c 93       	st	X, r24
     dba:	87 e0       	ldi	r24, 0x07	; 7
     dbc:	44 0f       	add	r20, r20
     dbe:	55 1f       	adc	r21, r21
     dc0:	66 1f       	adc	r22, r22
     dc2:	77 1f       	adc	r23, r23
     dc4:	8a 95       	dec	r24
     dc6:	d1 f7       	brne	.-12     	; 0xdbc <__unpack_f+0xd4>
     dc8:	70 64       	ori	r23, 0x40	; 64
     dca:	14 96       	adiw	r26, 0x04	; 4
     dcc:	4d 93       	st	X+, r20
     dce:	5d 93       	st	X+, r21
     dd0:	6d 93       	st	X+, r22
     dd2:	7c 93       	st	X, r23
     dd4:	17 97       	sbiw	r26, 0x07	; 7
     dd6:	08 95       	ret

00000dd8 <__fpcmp_parts_f>:
     dd8:	1f 93       	push	r17
     dda:	dc 01       	movw	r26, r24
     ddc:	fb 01       	movw	r30, r22
     dde:	9c 91       	ld	r25, X
     de0:	92 30       	cpi	r25, 0x02	; 2
     de2:	08 f4       	brcc	.+2      	; 0xde6 <__fpcmp_parts_f+0xe>
     de4:	47 c0       	rjmp	.+142    	; 0xe74 <__fpcmp_parts_f+0x9c>
     de6:	80 81       	ld	r24, Z
     de8:	82 30       	cpi	r24, 0x02	; 2
     dea:	08 f4       	brcc	.+2      	; 0xdee <__fpcmp_parts_f+0x16>
     dec:	43 c0       	rjmp	.+134    	; 0xe74 <__fpcmp_parts_f+0x9c>
     dee:	94 30       	cpi	r25, 0x04	; 4
     df0:	51 f4       	brne	.+20     	; 0xe06 <__fpcmp_parts_f+0x2e>
     df2:	11 96       	adiw	r26, 0x01	; 1
     df4:	1c 91       	ld	r17, X
     df6:	84 30       	cpi	r24, 0x04	; 4
     df8:	99 f5       	brne	.+102    	; 0xe60 <__fpcmp_parts_f+0x88>
     dfa:	81 81       	ldd	r24, Z+1	; 0x01
     dfc:	68 2f       	mov	r22, r24
     dfe:	70 e0       	ldi	r23, 0x00	; 0
     e00:	61 1b       	sub	r22, r17
     e02:	71 09       	sbc	r23, r1
     e04:	3f c0       	rjmp	.+126    	; 0xe84 <__fpcmp_parts_f+0xac>
     e06:	84 30       	cpi	r24, 0x04	; 4
     e08:	21 f0       	breq	.+8      	; 0xe12 <__fpcmp_parts_f+0x3a>
     e0a:	92 30       	cpi	r25, 0x02	; 2
     e0c:	31 f4       	brne	.+12     	; 0xe1a <__fpcmp_parts_f+0x42>
     e0e:	82 30       	cpi	r24, 0x02	; 2
     e10:	b9 f1       	breq	.+110    	; 0xe80 <__fpcmp_parts_f+0xa8>
     e12:	81 81       	ldd	r24, Z+1	; 0x01
     e14:	88 23       	and	r24, r24
     e16:	89 f1       	breq	.+98     	; 0xe7a <__fpcmp_parts_f+0xa2>
     e18:	2d c0       	rjmp	.+90     	; 0xe74 <__fpcmp_parts_f+0x9c>
     e1a:	11 96       	adiw	r26, 0x01	; 1
     e1c:	1c 91       	ld	r17, X
     e1e:	11 97       	sbiw	r26, 0x01	; 1
     e20:	82 30       	cpi	r24, 0x02	; 2
     e22:	f1 f0       	breq	.+60     	; 0xe60 <__fpcmp_parts_f+0x88>
     e24:	81 81       	ldd	r24, Z+1	; 0x01
     e26:	18 17       	cp	r17, r24
     e28:	d9 f4       	brne	.+54     	; 0xe60 <__fpcmp_parts_f+0x88>
     e2a:	12 96       	adiw	r26, 0x02	; 2
     e2c:	2d 91       	ld	r18, X+
     e2e:	3c 91       	ld	r19, X
     e30:	13 97       	sbiw	r26, 0x03	; 3
     e32:	82 81       	ldd	r24, Z+2	; 0x02
     e34:	93 81       	ldd	r25, Z+3	; 0x03
     e36:	82 17       	cp	r24, r18
     e38:	93 07       	cpc	r25, r19
     e3a:	94 f0       	brlt	.+36     	; 0xe60 <__fpcmp_parts_f+0x88>
     e3c:	28 17       	cp	r18, r24
     e3e:	39 07       	cpc	r19, r25
     e40:	bc f0       	brlt	.+46     	; 0xe70 <__fpcmp_parts_f+0x98>
     e42:	14 96       	adiw	r26, 0x04	; 4
     e44:	8d 91       	ld	r24, X+
     e46:	9d 91       	ld	r25, X+
     e48:	0d 90       	ld	r0, X+
     e4a:	bc 91       	ld	r27, X
     e4c:	a0 2d       	mov	r26, r0
     e4e:	24 81       	ldd	r18, Z+4	; 0x04
     e50:	35 81       	ldd	r19, Z+5	; 0x05
     e52:	46 81       	ldd	r20, Z+6	; 0x06
     e54:	57 81       	ldd	r21, Z+7	; 0x07
     e56:	28 17       	cp	r18, r24
     e58:	39 07       	cpc	r19, r25
     e5a:	4a 07       	cpc	r20, r26
     e5c:	5b 07       	cpc	r21, r27
     e5e:	18 f4       	brcc	.+6      	; 0xe66 <__fpcmp_parts_f+0x8e>
     e60:	11 23       	and	r17, r17
     e62:	41 f0       	breq	.+16     	; 0xe74 <__fpcmp_parts_f+0x9c>
     e64:	0a c0       	rjmp	.+20     	; 0xe7a <__fpcmp_parts_f+0xa2>
     e66:	82 17       	cp	r24, r18
     e68:	93 07       	cpc	r25, r19
     e6a:	a4 07       	cpc	r26, r20
     e6c:	b5 07       	cpc	r27, r21
     e6e:	40 f4       	brcc	.+16     	; 0xe80 <__fpcmp_parts_f+0xa8>
     e70:	11 23       	and	r17, r17
     e72:	19 f0       	breq	.+6      	; 0xe7a <__fpcmp_parts_f+0xa2>
     e74:	61 e0       	ldi	r22, 0x01	; 1
     e76:	70 e0       	ldi	r23, 0x00	; 0
     e78:	05 c0       	rjmp	.+10     	; 0xe84 <__fpcmp_parts_f+0xac>
     e7a:	6f ef       	ldi	r22, 0xFF	; 255
     e7c:	7f ef       	ldi	r23, 0xFF	; 255
     e7e:	02 c0       	rjmp	.+4      	; 0xe84 <__fpcmp_parts_f+0xac>
     e80:	60 e0       	ldi	r22, 0x00	; 0
     e82:	70 e0       	ldi	r23, 0x00	; 0
     e84:	cb 01       	movw	r24, r22
     e86:	1f 91       	pop	r17
     e88:	08 95       	ret

00000e8a <Stack_Full>:
#include "stdio.h"
#include "../../BSW/LIB/STD_TYPES.h"
#include "Stack.h"

uint8 static Stack_Full(Stack* My_Stack)
{
     e8a:	df 93       	push	r29
     e8c:	cf 93       	push	r28
     e8e:	00 d0       	rcall	.+0      	; 0xe90 <Stack_Full+0x6>
     e90:	cd b7       	in	r28, 0x3d	; 61
     e92:	de b7       	in	r29, 0x3e	; 62
     e94:	9a 83       	std	Y+2, r25	; 0x02
     e96:	89 83       	std	Y+1, r24	; 0x01
    return 0;
     e98:	80 e0       	ldi	r24, 0x00	; 0
}
     e9a:	0f 90       	pop	r0
     e9c:	0f 90       	pop	r0
     e9e:	cf 91       	pop	r28
     ea0:	df 91       	pop	r29
     ea2:	08 95       	ret

00000ea4 <Stack_Empty>:
uint8 static Stack_Empty(Stack* My_Stack)
{
     ea4:	df 93       	push	r29
     ea6:	cf 93       	push	r28
     ea8:	00 d0       	rcall	.+0      	; 0xeaa <Stack_Empty+0x6>
     eaa:	0f 92       	push	r0
     eac:	cd b7       	in	r28, 0x3d	; 61
     eae:	de b7       	in	r29, 0x3e	; 62
     eb0:	9a 83       	std	Y+2, r25	; 0x02
     eb2:	89 83       	std	Y+1, r24	; 0x01
    return (My_Stack->top==NULL);
     eb4:	e9 81       	ldd	r30, Y+1	; 0x01
     eb6:	fa 81       	ldd	r31, Y+2	; 0x02
     eb8:	80 81       	ld	r24, Z
     eba:	91 81       	ldd	r25, Z+1	; 0x01
     ebc:	1b 82       	std	Y+3, r1	; 0x03
     ebe:	00 97       	sbiw	r24, 0x00	; 0
     ec0:	11 f4       	brne	.+4      	; 0xec6 <Stack_Empty+0x22>
     ec2:	81 e0       	ldi	r24, 0x01	; 1
     ec4:	8b 83       	std	Y+3, r24	; 0x03
     ec6:	8b 81       	ldd	r24, Y+3	; 0x03
}
     ec8:	0f 90       	pop	r0
     eca:	0f 90       	pop	r0
     ecc:	0f 90       	pop	r0
     ece:	cf 91       	pop	r28
     ed0:	df 91       	pop	r29
     ed2:	08 95       	ret

00000ed4 <Stack_Creation>:

Status Stack_Creation(Stack* My_Stack)
{
     ed4:	df 93       	push	r29
     ed6:	cf 93       	push	r28
     ed8:	00 d0       	rcall	.+0      	; 0xeda <Stack_Creation+0x6>
     eda:	0f 92       	push	r0
     edc:	cd b7       	in	r28, 0x3d	; 61
     ede:	de b7       	in	r29, 0x3e	; 62
     ee0:	9b 83       	std	Y+3, r25	; 0x03
     ee2:	8a 83       	std	Y+2, r24	; 0x02
    Status Local=E_NOT_OK;
     ee4:	19 82       	std	Y+1, r1	; 0x01

    if(NULL==My_Stack)
     ee6:	8a 81       	ldd	r24, Y+2	; 0x02
     ee8:	9b 81       	ldd	r25, Y+3	; 0x03
     eea:	00 97       	sbiw	r24, 0x00	; 0
     eec:	61 f0       	breq	.+24     	; 0xf06 <Stack_Creation+0x32>
    {
        //do nothing
    }
    else
    {
        My_Stack->Size=0;
     eee:	ea 81       	ldd	r30, Y+2	; 0x02
     ef0:	fb 81       	ldd	r31, Y+3	; 0x03
     ef2:	12 82       	std	Z+2, r1	; 0x02
     ef4:	13 82       	std	Z+3, r1	; 0x03
     ef6:	14 82       	std	Z+4, r1	; 0x04
     ef8:	15 82       	std	Z+5, r1	; 0x05
        My_Stack->top=NULL;
     efa:	ea 81       	ldd	r30, Y+2	; 0x02
     efc:	fb 81       	ldd	r31, Y+3	; 0x03
     efe:	11 82       	std	Z+1, r1	; 0x01
     f00:	10 82       	st	Z, r1
         Local=E_OK;
     f02:	81 e0       	ldi	r24, 0x01	; 1
     f04:	89 83       	std	Y+1, r24	; 0x01

    }
return Local;
     f06:	89 81       	ldd	r24, Y+1	; 0x01
}
     f08:	0f 90       	pop	r0
     f0a:	0f 90       	pop	r0
     f0c:	0f 90       	pop	r0
     f0e:	cf 91       	pop	r28
     f10:	df 91       	pop	r29
     f12:	08 95       	ret

00000f14 <Stack_Push>:
Status Stack_Push(Stack* My_Stack,StackEntry Variable)
{
     f14:	df 93       	push	r29
     f16:	cf 93       	push	r28
     f18:	cd b7       	in	r28, 0x3d	; 61
     f1a:	de b7       	in	r29, 0x3e	; 62
     f1c:	27 97       	sbiw	r28, 0x07	; 7
     f1e:	0f b6       	in	r0, 0x3f	; 63
     f20:	f8 94       	cli
     f22:	de bf       	out	0x3e, r29	; 62
     f24:	0f be       	out	0x3f, r0	; 63
     f26:	cd bf       	out	0x3d, r28	; 61
     f28:	9d 83       	std	Y+5, r25	; 0x05
     f2a:	8c 83       	std	Y+4, r24	; 0x04
     f2c:	7f 83       	std	Y+7, r23	; 0x07
     f2e:	6e 83       	std	Y+6, r22	; 0x06
    Status Local=E_NOT_OK;
     f30:	1b 82       	std	Y+3, r1	; 0x03
    StackNode * Local_Pointer=(StackNode*)malloc(sizeof(StackNode));
     f32:	84 e0       	ldi	r24, 0x04	; 4
     f34:	90 e0       	ldi	r25, 0x00	; 0
     f36:	0e 94 66 1d 	call	0x3acc	; 0x3acc <malloc>
     f3a:	9a 83       	std	Y+2, r25	; 0x02
     f3c:	89 83       	std	Y+1, r24	; 0x01

    if(NULL==My_Stack|| Stack_Full(My_Stack))
     f3e:	8c 81       	ldd	r24, Y+4	; 0x04
     f40:	9d 81       	ldd	r25, Y+5	; 0x05
     f42:	00 97       	sbiw	r24, 0x00	; 0
     f44:	59 f1       	breq	.+86     	; 0xf9c <Stack_Push+0x88>
     f46:	8c 81       	ldd	r24, Y+4	; 0x04
     f48:	9d 81       	ldd	r25, Y+5	; 0x05
     f4a:	0e 94 45 07 	call	0xe8a	; 0xe8a <Stack_Full>
     f4e:	88 23       	and	r24, r24
     f50:	29 f5       	brne	.+74     	; 0xf9c <Stack_Push+0x88>
        //do nothing
    }
    else
    {

        Local_Pointer->entry=Variable;
     f52:	e9 81       	ldd	r30, Y+1	; 0x01
     f54:	fa 81       	ldd	r31, Y+2	; 0x02
     f56:	8e 81       	ldd	r24, Y+6	; 0x06
     f58:	9f 81       	ldd	r25, Y+7	; 0x07
     f5a:	93 83       	std	Z+3, r25	; 0x03
     f5c:	82 83       	std	Z+2, r24	; 0x02
        Local_Pointer->Next=My_Stack->top;
     f5e:	ec 81       	ldd	r30, Y+4	; 0x04
     f60:	fd 81       	ldd	r31, Y+5	; 0x05
     f62:	80 81       	ld	r24, Z
     f64:	91 81       	ldd	r25, Z+1	; 0x01
     f66:	e9 81       	ldd	r30, Y+1	; 0x01
     f68:	fa 81       	ldd	r31, Y+2	; 0x02
     f6a:	91 83       	std	Z+1, r25	; 0x01
     f6c:	80 83       	st	Z, r24
        My_Stack->top=Local_Pointer;
     f6e:	ec 81       	ldd	r30, Y+4	; 0x04
     f70:	fd 81       	ldd	r31, Y+5	; 0x05
     f72:	89 81       	ldd	r24, Y+1	; 0x01
     f74:	9a 81       	ldd	r25, Y+2	; 0x02
     f76:	91 83       	std	Z+1, r25	; 0x01
     f78:	80 83       	st	Z, r24
        My_Stack->Size++;
     f7a:	ec 81       	ldd	r30, Y+4	; 0x04
     f7c:	fd 81       	ldd	r31, Y+5	; 0x05
     f7e:	82 81       	ldd	r24, Z+2	; 0x02
     f80:	93 81       	ldd	r25, Z+3	; 0x03
     f82:	a4 81       	ldd	r26, Z+4	; 0x04
     f84:	b5 81       	ldd	r27, Z+5	; 0x05
     f86:	01 96       	adiw	r24, 0x01	; 1
     f88:	a1 1d       	adc	r26, r1
     f8a:	b1 1d       	adc	r27, r1
     f8c:	ec 81       	ldd	r30, Y+4	; 0x04
     f8e:	fd 81       	ldd	r31, Y+5	; 0x05
     f90:	82 83       	std	Z+2, r24	; 0x02
     f92:	93 83       	std	Z+3, r25	; 0x03
     f94:	a4 83       	std	Z+4, r26	; 0x04
     f96:	b5 83       	std	Z+5, r27	; 0x05
        Local=E_OK;
     f98:	81 e0       	ldi	r24, 0x01	; 1
     f9a:	8b 83       	std	Y+3, r24	; 0x03
    }
return Local;
     f9c:	8b 81       	ldd	r24, Y+3	; 0x03

}
     f9e:	27 96       	adiw	r28, 0x07	; 7
     fa0:	0f b6       	in	r0, 0x3f	; 63
     fa2:	f8 94       	cli
     fa4:	de bf       	out	0x3e, r29	; 62
     fa6:	0f be       	out	0x3f, r0	; 63
     fa8:	cd bf       	out	0x3d, r28	; 61
     faa:	cf 91       	pop	r28
     fac:	df 91       	pop	r29
     fae:	08 95       	ret

00000fb0 <Stack_Pop>:
Status Stack_Pop(Stack* My_Stack,StackEntry* Variable)
{
     fb0:	df 93       	push	r29
     fb2:	cf 93       	push	r28
     fb4:	cd b7       	in	r28, 0x3d	; 61
     fb6:	de b7       	in	r29, 0x3e	; 62
     fb8:	27 97       	sbiw	r28, 0x07	; 7
     fba:	0f b6       	in	r0, 0x3f	; 63
     fbc:	f8 94       	cli
     fbe:	de bf       	out	0x3e, r29	; 62
     fc0:	0f be       	out	0x3f, r0	; 63
     fc2:	cd bf       	out	0x3d, r28	; 61
     fc4:	9d 83       	std	Y+5, r25	; 0x05
     fc6:	8c 83       	std	Y+4, r24	; 0x04
     fc8:	7f 83       	std	Y+7, r23	; 0x07
     fca:	6e 83       	std	Y+6, r22	; 0x06
    StackNode* Local_Pointer= NULL;
     fcc:	1b 82       	std	Y+3, r1	; 0x03
     fce:	1a 82       	std	Y+2, r1	; 0x02
    Status Local=E_NOT_OK;
     fd0:	19 82       	std	Y+1, r1	; 0x01

    if(NULL==My_Stack || NULL == Variable|| Stack_Empty(My_Stack))
     fd2:	8c 81       	ldd	r24, Y+4	; 0x04
     fd4:	9d 81       	ldd	r25, Y+5	; 0x05
     fd6:	00 97       	sbiw	r24, 0x00	; 0
     fd8:	d9 f1       	breq	.+118    	; 0x1050 <Stack_Pop+0xa0>
     fda:	8e 81       	ldd	r24, Y+6	; 0x06
     fdc:	9f 81       	ldd	r25, Y+7	; 0x07
     fde:	00 97       	sbiw	r24, 0x00	; 0
     fe0:	b9 f1       	breq	.+110    	; 0x1050 <Stack_Pop+0xa0>
     fe2:	8c 81       	ldd	r24, Y+4	; 0x04
     fe4:	9d 81       	ldd	r25, Y+5	; 0x05
     fe6:	0e 94 52 07 	call	0xea4	; 0xea4 <Stack_Empty>
     fea:	88 23       	and	r24, r24
     fec:	89 f5       	brne	.+98     	; 0x1050 <Stack_Pop+0xa0>
        //do nothing
    }
    else
    {

        *Variable=My_Stack->top->entry;
     fee:	ec 81       	ldd	r30, Y+4	; 0x04
     ff0:	fd 81       	ldd	r31, Y+5	; 0x05
     ff2:	01 90       	ld	r0, Z+
     ff4:	f0 81       	ld	r31, Z
     ff6:	e0 2d       	mov	r30, r0
     ff8:	82 81       	ldd	r24, Z+2	; 0x02
     ffa:	93 81       	ldd	r25, Z+3	; 0x03
     ffc:	ee 81       	ldd	r30, Y+6	; 0x06
     ffe:	ff 81       	ldd	r31, Y+7	; 0x07
    1000:	91 83       	std	Z+1, r25	; 0x01
    1002:	80 83       	st	Z, r24
        Local_Pointer= My_Stack->top;
    1004:	ec 81       	ldd	r30, Y+4	; 0x04
    1006:	fd 81       	ldd	r31, Y+5	; 0x05
    1008:	80 81       	ld	r24, Z
    100a:	91 81       	ldd	r25, Z+1	; 0x01
    100c:	9b 83       	std	Y+3, r25	; 0x03
    100e:	8a 83       	std	Y+2, r24	; 0x02
        My_Stack->top=My_Stack->top->Next;
    1010:	ec 81       	ldd	r30, Y+4	; 0x04
    1012:	fd 81       	ldd	r31, Y+5	; 0x05
    1014:	01 90       	ld	r0, Z+
    1016:	f0 81       	ld	r31, Z
    1018:	e0 2d       	mov	r30, r0
    101a:	80 81       	ld	r24, Z
    101c:	91 81       	ldd	r25, Z+1	; 0x01
    101e:	ec 81       	ldd	r30, Y+4	; 0x04
    1020:	fd 81       	ldd	r31, Y+5	; 0x05
    1022:	91 83       	std	Z+1, r25	; 0x01
    1024:	80 83       	st	Z, r24
        free(Local_Pointer);
    1026:	8a 81       	ldd	r24, Y+2	; 0x02
    1028:	9b 81       	ldd	r25, Y+3	; 0x03
    102a:	0e 94 13 1e 	call	0x3c26	; 0x3c26 <free>
        My_Stack->Size--;
    102e:	ec 81       	ldd	r30, Y+4	; 0x04
    1030:	fd 81       	ldd	r31, Y+5	; 0x05
    1032:	82 81       	ldd	r24, Z+2	; 0x02
    1034:	93 81       	ldd	r25, Z+3	; 0x03
    1036:	a4 81       	ldd	r26, Z+4	; 0x04
    1038:	b5 81       	ldd	r27, Z+5	; 0x05
    103a:	01 97       	sbiw	r24, 0x01	; 1
    103c:	a1 09       	sbc	r26, r1
    103e:	b1 09       	sbc	r27, r1
    1040:	ec 81       	ldd	r30, Y+4	; 0x04
    1042:	fd 81       	ldd	r31, Y+5	; 0x05
    1044:	82 83       	std	Z+2, r24	; 0x02
    1046:	93 83       	std	Z+3, r25	; 0x03
    1048:	a4 83       	std	Z+4, r26	; 0x04
    104a:	b5 83       	std	Z+5, r27	; 0x05
        Local=E_OK;
    104c:	81 e0       	ldi	r24, 0x01	; 1
    104e:	89 83       	std	Y+1, r24	; 0x01
    }
return Local;
    1050:	89 81       	ldd	r24, Y+1	; 0x01
}
    1052:	27 96       	adiw	r28, 0x07	; 7
    1054:	0f b6       	in	r0, 0x3f	; 63
    1056:	f8 94       	cli
    1058:	de bf       	out	0x3e, r29	; 62
    105a:	0f be       	out	0x3f, r0	; 63
    105c:	cd bf       	out	0x3d, r28	; 61
    105e:	cf 91       	pop	r28
    1060:	df 91       	pop	r29
    1062:	08 95       	ret

00001064 <Stack_Display>:

Status Stack_Display(Stack* My_Stack) {
    1064:	df 93       	push	r29
    1066:	cf 93       	push	r28
    1068:	00 d0       	rcall	.+0      	; 0x106a <Stack_Display+0x6>
    106a:	00 d0       	rcall	.+0      	; 0x106c <Stack_Display+0x8>
    106c:	0f 92       	push	r0
    106e:	cd b7       	in	r28, 0x3d	; 61
    1070:	de b7       	in	r29, 0x3e	; 62
    1072:	9d 83       	std	Y+5, r25	; 0x05
    1074:	8c 83       	std	Y+4, r24	; 0x04
    Status Local = E_NOT_OK;
    1076:	1b 82       	std	Y+3, r1	; 0x03
    StackNode* temp = NULL;
    1078:	1a 82       	std	Y+2, r1	; 0x02
    107a:	19 82       	std	Y+1, r1	; 0x01
    if (NULL == My_Stack) {
    107c:	8c 81       	ldd	r24, Y+4	; 0x04
    107e:	9d 81       	ldd	r25, Y+5	; 0x05
    1080:	00 97       	sbiw	r24, 0x00	; 0
    1082:	99 f1       	breq	.+102    	; 0x10ea <Stack_Display+0x86>
        // Do nothing
    } else {
        temp = My_Stack->top;
    1084:	ec 81       	ldd	r30, Y+4	; 0x04
    1086:	fd 81       	ldd	r31, Y+5	; 0x05
    1088:	80 81       	ld	r24, Z
    108a:	91 81       	ldd	r25, Z+1	; 0x01
    108c:	9a 83       	std	Y+2, r25	; 0x02
    108e:	89 83       	std	Y+1, r24	; 0x01
    1090:	26 c0       	rjmp	.+76     	; 0x10de <Stack_Display+0x7a>
        while (temp != NULL) {
            printf("Element address: %p, value: %d\n", (void*)temp->Next, temp->entry);
    1092:	e9 81       	ldd	r30, Y+1	; 0x01
    1094:	fa 81       	ldd	r31, Y+2	; 0x02
    1096:	40 81       	ld	r20, Z
    1098:	51 81       	ldd	r21, Z+1	; 0x01
    109a:	e9 81       	ldd	r30, Y+1	; 0x01
    109c:	fa 81       	ldd	r31, Y+2	; 0x02
    109e:	22 81       	ldd	r18, Z+2	; 0x02
    10a0:	33 81       	ldd	r19, Z+3	; 0x03
    10a2:	00 d0       	rcall	.+0      	; 0x10a4 <Stack_Display+0x40>
    10a4:	00 d0       	rcall	.+0      	; 0x10a6 <Stack_Display+0x42>
    10a6:	00 d0       	rcall	.+0      	; 0x10a8 <Stack_Display+0x44>
    10a8:	ed b7       	in	r30, 0x3d	; 61
    10aa:	fe b7       	in	r31, 0x3e	; 62
    10ac:	31 96       	adiw	r30, 0x01	; 1
    10ae:	80 e6       	ldi	r24, 0x60	; 96
    10b0:	90 e0       	ldi	r25, 0x00	; 0
    10b2:	91 83       	std	Z+1, r25	; 0x01
    10b4:	80 83       	st	Z, r24
    10b6:	53 83       	std	Z+3, r21	; 0x03
    10b8:	42 83       	std	Z+2, r20	; 0x02
    10ba:	35 83       	std	Z+5, r19	; 0x05
    10bc:	24 83       	std	Z+4, r18	; 0x04
    10be:	0e 94 6b 1e 	call	0x3cd6	; 0x3cd6 <printf>
    10c2:	8d b7       	in	r24, 0x3d	; 61
    10c4:	9e b7       	in	r25, 0x3e	; 62
    10c6:	06 96       	adiw	r24, 0x06	; 6
    10c8:	0f b6       	in	r0, 0x3f	; 63
    10ca:	f8 94       	cli
    10cc:	9e bf       	out	0x3e, r25	; 62
    10ce:	0f be       	out	0x3f, r0	; 63
    10d0:	8d bf       	out	0x3d, r24	; 61
            temp = temp->Next;
    10d2:	e9 81       	ldd	r30, Y+1	; 0x01
    10d4:	fa 81       	ldd	r31, Y+2	; 0x02
    10d6:	80 81       	ld	r24, Z
    10d8:	91 81       	ldd	r25, Z+1	; 0x01
    10da:	9a 83       	std	Y+2, r25	; 0x02
    10dc:	89 83       	std	Y+1, r24	; 0x01
    StackNode* temp = NULL;
    if (NULL == My_Stack) {
        // Do nothing
    } else {
        temp = My_Stack->top;
        while (temp != NULL) {
    10de:	89 81       	ldd	r24, Y+1	; 0x01
    10e0:	9a 81       	ldd	r25, Y+2	; 0x02
    10e2:	00 97       	sbiw	r24, 0x00	; 0
    10e4:	b1 f6       	brne	.-84     	; 0x1092 <Stack_Display+0x2e>
            printf("Element address: %p, value: %d\n", (void*)temp->Next, temp->entry);
            temp = temp->Next;
        }
        Local = E_OK;
    10e6:	81 e0       	ldi	r24, 0x01	; 1
    10e8:	8b 83       	std	Y+3, r24	; 0x03
    }
    return Local;
    10ea:	8b 81       	ldd	r24, Y+3	; 0x03
}
    10ec:	0f 90       	pop	r0
    10ee:	0f 90       	pop	r0
    10f0:	0f 90       	pop	r0
    10f2:	0f 90       	pop	r0
    10f4:	0f 90       	pop	r0
    10f6:	cf 91       	pop	r28
    10f8:	df 91       	pop	r29
    10fa:	08 95       	ret

000010fc <Clear_Stack>:
Status Clear_Stack(Stack* My_Stack)
{
    10fc:	df 93       	push	r29
    10fe:	cf 93       	push	r28
    1100:	00 d0       	rcall	.+0      	; 0x1102 <Clear_Stack+0x6>
    1102:	00 d0       	rcall	.+0      	; 0x1104 <Clear_Stack+0x8>
    1104:	0f 92       	push	r0
    1106:	cd b7       	in	r28, 0x3d	; 61
    1108:	de b7       	in	r29, 0x3e	; 62
    110a:	9d 83       	std	Y+5, r25	; 0x05
    110c:	8c 83       	std	Y+4, r24	; 0x04
    Status Local = E_NOT_OK;
    110e:	1b 82       	std	Y+3, r1	; 0x03
    StackNode* Local_pointer = NULL;
    1110:	1a 82       	std	Y+2, r1	; 0x02
    1112:	19 82       	std	Y+1, r1	; 0x01

   Local_pointer=My_Stack->top;
    1114:	ec 81       	ldd	r30, Y+4	; 0x04
    1116:	fd 81       	ldd	r31, Y+5	; 0x05
    1118:	80 81       	ld	r24, Z
    111a:	91 81       	ldd	r25, Z+1	; 0x01
    111c:	9a 83       	std	Y+2, r25	; 0x02
    111e:	89 83       	std	Y+1, r24	; 0x01
    if (NULL == My_Stack)
    1120:	8c 81       	ldd	r24, Y+4	; 0x04
    1122:	9d 81       	ldd	r25, Y+5	; 0x05
    1124:	00 97       	sbiw	r24, 0x00	; 0
    1126:	f9 f0       	breq	.+62     	; 0x1166 <Clear_Stack+0x6a>
    1128:	12 c0       	rjmp	.+36     	; 0x114e <Clear_Stack+0x52>
    }
    else
    {
        while(Local_pointer)
        {
           Local_pointer= Local_pointer->Next;
    112a:	e9 81       	ldd	r30, Y+1	; 0x01
    112c:	fa 81       	ldd	r31, Y+2	; 0x02
    112e:	80 81       	ld	r24, Z
    1130:	91 81       	ldd	r25, Z+1	; 0x01
    1132:	9a 83       	std	Y+2, r25	; 0x02
    1134:	89 83       	std	Y+1, r24	; 0x01
            free(My_Stack->top);
    1136:	ec 81       	ldd	r30, Y+4	; 0x04
    1138:	fd 81       	ldd	r31, Y+5	; 0x05
    113a:	80 81       	ld	r24, Z
    113c:	91 81       	ldd	r25, Z+1	; 0x01
    113e:	0e 94 13 1e 	call	0x3c26	; 0x3c26 <free>
            My_Stack->top=Local_pointer;
    1142:	ec 81       	ldd	r30, Y+4	; 0x04
    1144:	fd 81       	ldd	r31, Y+5	; 0x05
    1146:	89 81       	ldd	r24, Y+1	; 0x01
    1148:	9a 81       	ldd	r25, Y+2	; 0x02
    114a:	91 83       	std	Z+1, r25	; 0x01
    114c:	80 83       	st	Z, r24
    {
        // Do nothing
    }
    else
    {
        while(Local_pointer)
    114e:	89 81       	ldd	r24, Y+1	; 0x01
    1150:	9a 81       	ldd	r25, Y+2	; 0x02
    1152:	00 97       	sbiw	r24, 0x00	; 0
    1154:	51 f7       	brne	.-44     	; 0x112a <Clear_Stack+0x2e>
        {
           Local_pointer= Local_pointer->Next;
            free(My_Stack->top);
            My_Stack->top=Local_pointer;
        }
        My_Stack->Size=0;
    1156:	ec 81       	ldd	r30, Y+4	; 0x04
    1158:	fd 81       	ldd	r31, Y+5	; 0x05
    115a:	12 82       	std	Z+2, r1	; 0x02
    115c:	13 82       	std	Z+3, r1	; 0x03
    115e:	14 82       	std	Z+4, r1	; 0x04
    1160:	15 82       	std	Z+5, r1	; 0x05
        Local = E_OK;
    1162:	81 e0       	ldi	r24, 0x01	; 1
    1164:	8b 83       	std	Y+3, r24	; 0x03
    }
    return Local;
    1166:	8b 81       	ldd	r24, Y+3	; 0x03
}
    1168:	0f 90       	pop	r0
    116a:	0f 90       	pop	r0
    116c:	0f 90       	pop	r0
    116e:	0f 90       	pop	r0
    1170:	0f 90       	pop	r0
    1172:	cf 91       	pop	r28
    1174:	df 91       	pop	r29
    1176:	08 95       	ret

00001178 <Stack_Size>:
Status Stack_Size(Stack* My_Stack,StackEntry* Variable)
{
    1178:	df 93       	push	r29
    117a:	cf 93       	push	r28
    117c:	00 d0       	rcall	.+0      	; 0x117e <Stack_Size+0x6>
    117e:	00 d0       	rcall	.+0      	; 0x1180 <Stack_Size+0x8>
    1180:	0f 92       	push	r0
    1182:	cd b7       	in	r28, 0x3d	; 61
    1184:	de b7       	in	r29, 0x3e	; 62
    1186:	9b 83       	std	Y+3, r25	; 0x03
    1188:	8a 83       	std	Y+2, r24	; 0x02
    118a:	7d 83       	std	Y+5, r23	; 0x05
    118c:	6c 83       	std	Y+4, r22	; 0x04
     Status Local = E_NOT_OK;
    118e:	19 82       	std	Y+1, r1	; 0x01

    if (NULL == My_Stack)
    1190:	8a 81       	ldd	r24, Y+2	; 0x02
    1192:	9b 81       	ldd	r25, Y+3	; 0x03
    1194:	00 97       	sbiw	r24, 0x00	; 0
    1196:	61 f0       	breq	.+24     	; 0x11b0 <Stack_Size+0x38>
    {
        // Do nothing
    }
    else
    {
        *Variable  =My_Stack->Size;
    1198:	ea 81       	ldd	r30, Y+2	; 0x02
    119a:	fb 81       	ldd	r31, Y+3	; 0x03
    119c:	82 81       	ldd	r24, Z+2	; 0x02
    119e:	93 81       	ldd	r25, Z+3	; 0x03
    11a0:	a4 81       	ldd	r26, Z+4	; 0x04
    11a2:	b5 81       	ldd	r27, Z+5	; 0x05
    11a4:	ec 81       	ldd	r30, Y+4	; 0x04
    11a6:	fd 81       	ldd	r31, Y+5	; 0x05
    11a8:	91 83       	std	Z+1, r25	; 0x01
    11aa:	80 83       	st	Z, r24
         Local = E_OK;
    11ac:	81 e0       	ldi	r24, 0x01	; 1
    11ae:	89 83       	std	Y+1, r24	; 0x01
    }
    return Local;
    11b0:	89 81       	ldd	r24, Y+1	; 0x01
}
    11b2:	0f 90       	pop	r0
    11b4:	0f 90       	pop	r0
    11b6:	0f 90       	pop	r0
    11b8:	0f 90       	pop	r0
    11ba:	0f 90       	pop	r0
    11bc:	cf 91       	pop	r28
    11be:	df 91       	pop	r29
    11c0:	08 95       	ret

000011c2 <TWI_voidMasterInit>:
#include "../inc/TWI_interface.h"
void TWI_voidMasterInit(void)
{
    11c2:	df 93       	push	r29
    11c4:	cf 93       	push	r28
    11c6:	cd b7       	in	r28, 0x3d	; 61
    11c8:	de b7       	in	r29, 0x3e	; 62
/*SCL CLOCK*/
TWBR_Reg =255;
    11ca:	e0 e2       	ldi	r30, 0x20	; 32
    11cc:	f0 e0       	ldi	r31, 0x00	; 0
    11ce:	8f ef       	ldi	r24, 0xFF	; 255
    11d0:	80 83       	st	Z, r24
TWSR_Reg->TWPSX=PRESCALER_BY_1;
    11d2:	e1 e2       	ldi	r30, 0x21	; 33
    11d4:	f0 e0       	ldi	r31, 0x00	; 0
    11d6:	80 81       	ld	r24, Z
    11d8:	8c 7f       	andi	r24, 0xFC	; 252
    11da:	80 83       	st	Z, r24
/*ENABLE*/
TWCR_Reg->TWEN=1;
    11dc:	e6 e5       	ldi	r30, 0x56	; 86
    11de:	f0 e0       	ldi	r31, 0x00	; 0
    11e0:	80 81       	ld	r24, Z
    11e2:	84 60       	ori	r24, 0x04	; 4
    11e4:	80 83       	st	Z, r24
}
    11e6:	cf 91       	pop	r28
    11e8:	df 91       	pop	r29
    11ea:	08 95       	ret

000011ec <TWI_voidStartCondition>:

void TWI_voidStartCondition(void)
{
    11ec:	df 93       	push	r29
    11ee:	cf 93       	push	r28
    11f0:	cd b7       	in	r28, 0x3d	; 61
    11f2:	de b7       	in	r29, 0x3e	; 62
	/*TWCR=(1<<TWSTA)|(1<<TWEN)|(1<<TWINT)*/
    TWCR_Reg->TWCR_8bit_Reg  = 164;
    11f4:	e6 e5       	ldi	r30, 0x56	; 86
    11f6:	f0 e0       	ldi	r31, 0x00	; 0
    11f8:	84 ea       	ldi	r24, 0xA4	; 164
    11fa:	80 83       	st	Z, r24
    // Wait for TWINT to be set (operation complete)
    while (TWCR_Reg->TWINT == 0);
    11fc:	e6 e5       	ldi	r30, 0x56	; 86
    11fe:	f0 e0       	ldi	r31, 0x00	; 0
    1200:	80 81       	ld	r24, Z
    1202:	80 78       	andi	r24, 0x80	; 128
    1204:	88 23       	and	r24, r24
    1206:	d1 f3       	breq	.-12     	; 0x11fc <TWI_voidStartCondition+0x10>
}
    1208:	cf 91       	pop	r28
    120a:	df 91       	pop	r29
    120c:	08 95       	ret

0000120e <TWI_voidStopCondition>:


void TWI_voidStopCondition(void)
{
    120e:	df 93       	push	r29
    1210:	cf 93       	push	r28
    1212:	cd b7       	in	r28, 0x3d	; 61
    1214:	de b7       	in	r29, 0x3e	; 62
	/*TWCR=(1<<TWSTO)|(1<<TWEN)|(1<<TWINT)*/
	TWCR_Reg->TWCR_8bit_Reg=148;
    1216:	e6 e5       	ldi	r30, 0x56	; 86
    1218:	f0 e0       	ldi	r31, 0x00	; 0
    121a:	84 e9       	ldi	r24, 0x94	; 148
    121c:	80 83       	st	Z, r24
}
    121e:	cf 91       	pop	r28
    1220:	df 91       	pop	r29
    1222:	08 95       	ret

00001224 <TWI_voidSendData>:
void TWI_voidSendData(uint8 Copy_u8Data)
{
    1224:	df 93       	push	r29
    1226:	cf 93       	push	r28
    1228:	0f 92       	push	r0
    122a:	cd b7       	in	r28, 0x3d	; 61
    122c:	de b7       	in	r29, 0x3e	; 62
    122e:	89 83       	std	Y+1, r24	; 0x01
	TWDR_Reg=Copy_u8Data;
    1230:	e3 e2       	ldi	r30, 0x23	; 35
    1232:	f0 e0       	ldi	r31, 0x00	; 0
    1234:	89 81       	ldd	r24, Y+1	; 0x01
    1236:	80 83       	st	Z, r24
	/*TWCR=(1<<TWEN)|(1<<TWINT)*/
    TWCR_Reg->TWCR_8bit_Reg  = 132;
    1238:	e6 e5       	ldi	r30, 0x56	; 86
    123a:	f0 e0       	ldi	r31, 0x00	; 0
    123c:	84 e8       	ldi	r24, 0x84	; 132
    123e:	80 83       	st	Z, r24

while(TWCR_Reg->TWINT==0);
    1240:	e6 e5       	ldi	r30, 0x56	; 86
    1242:	f0 e0       	ldi	r31, 0x00	; 0
    1244:	80 81       	ld	r24, Z
    1246:	80 78       	andi	r24, 0x80	; 128
    1248:	88 23       	and	r24, r24
    124a:	d1 f3       	breq	.-12     	; 0x1240 <TWI_voidSendData+0x1c>
}
    124c:	0f 90       	pop	r0
    124e:	cf 91       	pop	r28
    1250:	df 91       	pop	r29
    1252:	08 95       	ret

00001254 <TWI_u8ReceiveData>:
uint8 TWI_u8ReceiveData(void)
{
    1254:	df 93       	push	r29
    1256:	cf 93       	push	r28
    1258:	cd b7       	in	r28, 0x3d	; 61
    125a:	de b7       	in	r29, 0x3e	; 62
	/*TWCR=(1<<TWEN)|(1<<TWINT)*/
	TWCR_Reg->TWCR_8bit_Reg  = 132;
    125c:	e6 e5       	ldi	r30, 0x56	; 86
    125e:	f0 e0       	ldi	r31, 0x00	; 0
    1260:	84 e8       	ldi	r24, 0x84	; 132
    1262:	80 83       	st	Z, r24
	while(TWCR_Reg->TWINT==0);
    1264:	e6 e5       	ldi	r30, 0x56	; 86
    1266:	f0 e0       	ldi	r31, 0x00	; 0
    1268:	80 81       	ld	r24, Z
    126a:	80 78       	andi	r24, 0x80	; 128
    126c:	88 23       	and	r24, r24
    126e:	d1 f3       	breq	.-12     	; 0x1264 <TWI_u8ReceiveData+0x10>
return TWDR_Reg;
    1270:	e3 e2       	ldi	r30, 0x23	; 35
    1272:	f0 e0       	ldi	r31, 0x00	; 0
    1274:	80 81       	ld	r24, Z
}
    1276:	cf 91       	pop	r28
    1278:	df 91       	pop	r29
    127a:	08 95       	ret

0000127c <TIMER2_DutyCycle>:
#include "../inc/TIMER2_interface.h"
#include "../inc/TIMER2_private.h"
#include "../inc/TIMER2_register.h"

void TIMER2_DutyCycle(uint8 Copy_uint8Duty)
{
    127c:	df 93       	push	r29
    127e:	cf 93       	push	r28
    1280:	00 d0       	rcall	.+0      	; 0x1282 <TIMER2_DutyCycle+0x6>
    1282:	0f 92       	push	r0
    1284:	cd b7       	in	r28, 0x3d	; 61
    1286:	de b7       	in	r29, 0x3e	; 62
    1288:	8b 83       	std	Y+3, r24	; 0x03
	uint16 Local_VCalue=0;
    128a:	1a 82       	std	Y+2, r1	; 0x02
    128c:	19 82       	std	Y+1, r1	; 0x01
	Local_VCalue=Copy_uint8Duty*256;
    128e:	8b 81       	ldd	r24, Y+3	; 0x03
    1290:	88 2f       	mov	r24, r24
    1292:	90 e0       	ldi	r25, 0x00	; 0
    1294:	98 2f       	mov	r25, r24
    1296:	88 27       	eor	r24, r24
    1298:	9a 83       	std	Y+2, r25	; 0x02
    129a:	89 83       	std	Y+1, r24	; 0x01
	Local_VCalue/=100;
    129c:	89 81       	ldd	r24, Y+1	; 0x01
    129e:	9a 81       	ldd	r25, Y+2	; 0x02
    12a0:	24 e6       	ldi	r18, 0x64	; 100
    12a2:	30 e0       	ldi	r19, 0x00	; 0
    12a4:	b9 01       	movw	r22, r18
    12a6:	0e 94 de 1c 	call	0x39bc	; 0x39bc <__udivmodhi4>
    12aa:	cb 01       	movw	r24, r22
    12ac:	9a 83       	std	Y+2, r25	; 0x02
    12ae:	89 83       	std	Y+1, r24	; 0x01
	OCR2_Reg=Local_VCalue;
    12b0:	e3 e4       	ldi	r30, 0x43	; 67
    12b2:	f0 e0       	ldi	r31, 0x00	; 0
    12b4:	89 81       	ldd	r24, Y+1	; 0x01
    12b6:	80 83       	st	Z, r24
}
    12b8:	0f 90       	pop	r0
    12ba:	0f 90       	pop	r0
    12bc:	0f 90       	pop	r0
    12be:	cf 91       	pop	r28
    12c0:	df 91       	pop	r29
    12c2:	08 95       	ret

000012c4 <TIMER2_Delay>:


void TIMER2_Delay(uint16 Copy_uint16Delay)
{
    12c4:	df 93       	push	r29
    12c6:	cf 93       	push	r28
    12c8:	00 d0       	rcall	.+0      	; 0x12ca <TIMER2_Delay+0x6>
    12ca:	00 d0       	rcall	.+0      	; 0x12cc <TIMER2_Delay+0x8>
    12cc:	cd b7       	in	r28, 0x3d	; 61
    12ce:	de b7       	in	r29, 0x3e	; 62
    12d0:	9c 83       	std	Y+4, r25	; 0x04
    12d2:	8b 83       	std	Y+3, r24	; 0x03
	uint16 Counter=0;
    12d4:	1a 82       	std	Y+2, r1	; 0x02
    12d6:	19 82       	std	Y+1, r1	; 0x01
    12d8:	10 c0       	rjmp	.+32     	; 0x12fa <TIMER2_Delay+0x36>


	while(Counter<Copy_uint16Delay)
	{
	while(TIFR_Reg->OCF2 == 0);
    12da:	e8 e5       	ldi	r30, 0x58	; 88
    12dc:	f0 e0       	ldi	r31, 0x00	; 0
    12de:	80 81       	ld	r24, Z
    12e0:	80 78       	andi	r24, 0x80	; 128
    12e2:	88 23       	and	r24, r24
    12e4:	d1 f3       	breq	.-12     	; 0x12da <TIMER2_Delay+0x16>
	TIFR_Reg->OCF2 =1;
    12e6:	e8 e5       	ldi	r30, 0x58	; 88
    12e8:	f0 e0       	ldi	r31, 0x00	; 0
    12ea:	80 81       	ld	r24, Z
    12ec:	80 68       	ori	r24, 0x80	; 128
    12ee:	80 83       	st	Z, r24
	Counter++;
    12f0:	89 81       	ldd	r24, Y+1	; 0x01
    12f2:	9a 81       	ldd	r25, Y+2	; 0x02
    12f4:	01 96       	adiw	r24, 0x01	; 1
    12f6:	9a 83       	std	Y+2, r25	; 0x02
    12f8:	89 83       	std	Y+1, r24	; 0x01
void TIMER2_Delay(uint16 Copy_uint16Delay)
{
	uint16 Counter=0;


	while(Counter<Copy_uint16Delay)
    12fa:	29 81       	ldd	r18, Y+1	; 0x01
    12fc:	3a 81       	ldd	r19, Y+2	; 0x02
    12fe:	8b 81       	ldd	r24, Y+3	; 0x03
    1300:	9c 81       	ldd	r25, Y+4	; 0x04
    1302:	28 17       	cp	r18, r24
    1304:	39 07       	cpc	r19, r25
    1306:	48 f3       	brcs	.-46     	; 0x12da <TIMER2_Delay+0x16>
	Counter++;


	}

}
    1308:	0f 90       	pop	r0
    130a:	0f 90       	pop	r0
    130c:	0f 90       	pop	r0
    130e:	0f 90       	pop	r0
    1310:	cf 91       	pop	r28
    1312:	df 91       	pop	r29
    1314:	08 95       	ret

00001316 <TIMER2_voidInit>:
void TIMER2_voidInit(void)
{
    1316:	df 93       	push	r29
    1318:	cf 93       	push	r28
    131a:	cd b7       	in	r28, 0x3d	; 61
    131c:	de b7       	in	r29, 0x3e	; 62
	TCCR2_Reg->CS2x= CLCK_SELECTION;
    131e:	e5 e4       	ldi	r30, 0x45	; 69
    1320:	f0 e0       	ldi	r31, 0x00	; 0
    1322:	80 81       	ld	r24, Z
    1324:	88 7f       	andi	r24, 0xF8	; 248
    1326:	84 60       	ori	r24, 0x04	; 4
    1328:	80 83       	st	Z, r24
TCCR2_Reg->WGM21=DISABLE;
TCCR2_Reg->COM2x=CORRECT_PWM_OUTPUT_MODE;


#elif TIMER_MODE==CTC_MODE
TCCR2_Reg->WGM20=DISABLE;
    132a:	e5 e4       	ldi	r30, 0x45	; 69
    132c:	f0 e0       	ldi	r31, 0x00	; 0
    132e:	80 81       	ld	r24, Z
    1330:	8f 7b       	andi	r24, 0xBF	; 191
    1332:	80 83       	st	Z, r24
TCCR2_Reg->WGM21=ENABLE;
    1334:	e5 e4       	ldi	r30, 0x45	; 69
    1336:	f0 e0       	ldi	r31, 0x00	; 0
    1338:	80 81       	ld	r24, Z
    133a:	88 60       	ori	r24, 0x08	; 8
    133c:	80 83       	st	Z, r24
TCCR2_Reg->COM2x=CTC_OUTPUT_MODE;
    133e:	e5 e4       	ldi	r30, 0x45	; 69
    1340:	f0 e0       	ldi	r31, 0x00	; 0
    1342:	80 81       	ld	r24, Z
    1344:	8f 7c       	andi	r24, 0xCF	; 207
    1346:	80 61       	ori	r24, 0x10	; 16
    1348:	80 83       	st	Z, r24
#ifdef OVERFLOW_ISR_ENABLE
TIMSK_Reg->TOIE2=ENABLE;
#endif

#ifdef COMPARE_MATCH_ISR_ENABLE
TIMSK_Reg->OCIE2=ENABLE;
    134a:	e9 e5       	ldi	r30, 0x59	; 89
    134c:	f0 e0       	ldi	r31, 0x00	; 0
    134e:	80 81       	ld	r24, Z
    1350:	80 68       	ori	r24, 0x80	; 128
    1352:	80 83       	st	Z, r24
#endif


}
    1354:	cf 91       	pop	r28
    1356:	df 91       	pop	r29
    1358:	08 95       	ret

0000135a <TIMER2_voiSetPreLoadValue>:


void TIMER2_voiSetPreLoadValue(uint8 Copy_uint8Value)
{
    135a:	df 93       	push	r29
    135c:	cf 93       	push	r28
    135e:	0f 92       	push	r0
    1360:	cd b7       	in	r28, 0x3d	; 61
    1362:	de b7       	in	r29, 0x3e	; 62
    1364:	89 83       	std	Y+1, r24	; 0x01
	TCNT2_Reg=Copy_uint8Value;
    1366:	e4 e4       	ldi	r30, 0x44	; 68
    1368:	f0 e0       	ldi	r31, 0x00	; 0
    136a:	89 81       	ldd	r24, Y+1	; 0x01
    136c:	80 83       	st	Z, r24
}
    136e:	0f 90       	pop	r0
    1370:	cf 91       	pop	r28
    1372:	df 91       	pop	r29
    1374:	08 95       	ret

00001376 <TIMER2_voiSetCompareMatchValue>:


void TIMER2_voiSetCompareMatchValue(uint8 Copy_uint8Value)
{
    1376:	df 93       	push	r29
    1378:	cf 93       	push	r28
    137a:	0f 92       	push	r0
    137c:	cd b7       	in	r28, 0x3d	; 61
    137e:	de b7       	in	r29, 0x3e	; 62
    1380:	89 83       	std	Y+1, r24	; 0x01
	OCR2_Reg=Copy_uint8Value;
    1382:	e3 e4       	ldi	r30, 0x43	; 67
    1384:	f0 e0       	ldi	r31, 0x00	; 0
    1386:	89 81       	ldd	r24, Y+1	; 0x01
    1388:	80 83       	st	Z, r24
}
    138a:	0f 90       	pop	r0
    138c:	cf 91       	pop	r28
    138e:	df 91       	pop	r29
    1390:	08 95       	ret

00001392 <Timer2_Timer2OVFCallBackFunc>:

Status_t Timer2_Timer2OVFCallBackFunc(void (*Copy_pvFunc)(void))
{
    1392:	df 93       	push	r29
    1394:	cf 93       	push	r28
    1396:	00 d0       	rcall	.+0      	; 0x1398 <Timer2_Timer2OVFCallBackFunc+0x6>
    1398:	0f 92       	push	r0
    139a:	cd b7       	in	r28, 0x3d	; 61
    139c:	de b7       	in	r29, 0x3e	; 62
    139e:	9b 83       	std	Y+3, r25	; 0x03
    13a0:	8a 83       	std	Y+2, r24	; 0x02
	Status_t Local_ErrorState= TIMER2_OK;
    13a2:	19 82       	std	Y+1, r1	; 0x01
	if(NULL == Copy_pvFunc )
    13a4:	8a 81       	ldd	r24, Y+2	; 0x02
    13a6:	9b 81       	ldd	r25, Y+3	; 0x03
    13a8:	00 97       	sbiw	r24, 0x00	; 0
    13aa:	19 f4       	brne	.+6      	; 0x13b2 <Timer2_Timer2OVFCallBackFunc+0x20>
	{
		Local_ErrorState =TIMER2_POINTER_Err;
    13ac:	81 e0       	ldi	r24, 0x01	; 1
    13ae:	89 83       	std	Y+1, r24	; 0x01
    13b0:	06 c0       	rjmp	.+12     	; 0x13be <Timer2_Timer2OVFCallBackFunc+0x2c>
	}
	else
	{
		Global_PvOverFlow = Copy_pvFunc;
    13b2:	8a 81       	ldd	r24, Y+2	; 0x02
    13b4:	9b 81       	ldd	r25, Y+3	; 0x03
    13b6:	90 93 73 03 	sts	0x0373, r25
    13ba:	80 93 72 03 	sts	0x0372, r24
	}

	return Local_ErrorState;
    13be:	89 81       	ldd	r24, Y+1	; 0x01
}
    13c0:	0f 90       	pop	r0
    13c2:	0f 90       	pop	r0
    13c4:	0f 90       	pop	r0
    13c6:	cf 91       	pop	r28
    13c8:	df 91       	pop	r29
    13ca:	08 95       	ret

000013cc <Timer2_Timer2CTCCallBackFunc>:

Status_t Timer2_Timer2CTCCallBackFunc(void (*Copy_pvFunc)(void))
{
    13cc:	df 93       	push	r29
    13ce:	cf 93       	push	r28
    13d0:	00 d0       	rcall	.+0      	; 0x13d2 <Timer2_Timer2CTCCallBackFunc+0x6>
    13d2:	0f 92       	push	r0
    13d4:	cd b7       	in	r28, 0x3d	; 61
    13d6:	de b7       	in	r29, 0x3e	; 62
    13d8:	9b 83       	std	Y+3, r25	; 0x03
    13da:	8a 83       	std	Y+2, r24	; 0x02
	Status_t Local_ErrorState= TIMER2_OK;
    13dc:	19 82       	std	Y+1, r1	; 0x01
	if(NULL == Copy_pvFunc )
    13de:	8a 81       	ldd	r24, Y+2	; 0x02
    13e0:	9b 81       	ldd	r25, Y+3	; 0x03
    13e2:	00 97       	sbiw	r24, 0x00	; 0
    13e4:	19 f4       	brne	.+6      	; 0x13ec <Timer2_Timer2CTCCallBackFunc+0x20>
		{
			Local_ErrorState =TIMER2_POINTER_Err;
    13e6:	81 e0       	ldi	r24, 0x01	; 1
    13e8:	89 83       	std	Y+1, r24	; 0x01
    13ea:	06 c0       	rjmp	.+12     	; 0x13f8 <Timer2_Timer2CTCCallBackFunc+0x2c>
		}
		else
		{
			Global_PvCompareMatch=Copy_pvFunc;
    13ec:	8a 81       	ldd	r24, Y+2	; 0x02
    13ee:	9b 81       	ldd	r25, Y+3	; 0x03
    13f0:	90 93 71 03 	sts	0x0371, r25
    13f4:	80 93 70 03 	sts	0x0370, r24
		}

	return Local_ErrorState;
    13f8:	89 81       	ldd	r24, Y+1	; 0x01
}
    13fa:	0f 90       	pop	r0
    13fc:	0f 90       	pop	r0
    13fe:	0f 90       	pop	r0
    1400:	cf 91       	pop	r28
    1402:	df 91       	pop	r29
    1404:	08 95       	ret

00001406 <__vector_4>:




/*TIMER0 COMPARE MATCH*/
void __vector_4(void){
    1406:	1f 92       	push	r1
    1408:	0f 92       	push	r0
    140a:	0f b6       	in	r0, 0x3f	; 63
    140c:	0f 92       	push	r0
    140e:	11 24       	eor	r1, r1
    1410:	2f 93       	push	r18
    1412:	3f 93       	push	r19
    1414:	4f 93       	push	r20
    1416:	5f 93       	push	r21
    1418:	6f 93       	push	r22
    141a:	7f 93       	push	r23
    141c:	8f 93       	push	r24
    141e:	9f 93       	push	r25
    1420:	af 93       	push	r26
    1422:	bf 93       	push	r27
    1424:	ef 93       	push	r30
    1426:	ff 93       	push	r31
    1428:	df 93       	push	r29
    142a:	cf 93       	push	r28
    142c:	cd b7       	in	r28, 0x3d	; 61
    142e:	de b7       	in	r29, 0x3e	; 62

	Global_PvCompareMatch();
    1430:	e0 91 70 03 	lds	r30, 0x0370
    1434:	f0 91 71 03 	lds	r31, 0x0371
    1438:	09 95       	icall
}
    143a:	cf 91       	pop	r28
    143c:	df 91       	pop	r29
    143e:	ff 91       	pop	r31
    1440:	ef 91       	pop	r30
    1442:	bf 91       	pop	r27
    1444:	af 91       	pop	r26
    1446:	9f 91       	pop	r25
    1448:	8f 91       	pop	r24
    144a:	7f 91       	pop	r23
    144c:	6f 91       	pop	r22
    144e:	5f 91       	pop	r21
    1450:	4f 91       	pop	r20
    1452:	3f 91       	pop	r19
    1454:	2f 91       	pop	r18
    1456:	0f 90       	pop	r0
    1458:	0f be       	out	0x3f, r0	; 63
    145a:	0f 90       	pop	r0
    145c:	1f 90       	pop	r1
    145e:	18 95       	reti

00001460 <__vector_5>:

/*TIMER0 OVERFLOW*/
void __vector_5(void){
    1460:	1f 92       	push	r1
    1462:	0f 92       	push	r0
    1464:	0f b6       	in	r0, 0x3f	; 63
    1466:	0f 92       	push	r0
    1468:	11 24       	eor	r1, r1
    146a:	2f 93       	push	r18
    146c:	3f 93       	push	r19
    146e:	4f 93       	push	r20
    1470:	5f 93       	push	r21
    1472:	6f 93       	push	r22
    1474:	7f 93       	push	r23
    1476:	8f 93       	push	r24
    1478:	9f 93       	push	r25
    147a:	af 93       	push	r26
    147c:	bf 93       	push	r27
    147e:	ef 93       	push	r30
    1480:	ff 93       	push	r31
    1482:	df 93       	push	r29
    1484:	cf 93       	push	r28
    1486:	cd b7       	in	r28, 0x3d	; 61
    1488:	de b7       	in	r29, 0x3e	; 62

	Global_PvOverFlow();
    148a:	e0 91 72 03 	lds	r30, 0x0372
    148e:	f0 91 73 03 	lds	r31, 0x0373
    1492:	09 95       	icall
}
    1494:	cf 91       	pop	r28
    1496:	df 91       	pop	r29
    1498:	ff 91       	pop	r31
    149a:	ef 91       	pop	r30
    149c:	bf 91       	pop	r27
    149e:	af 91       	pop	r26
    14a0:	9f 91       	pop	r25
    14a2:	8f 91       	pop	r24
    14a4:	7f 91       	pop	r23
    14a6:	6f 91       	pop	r22
    14a8:	5f 91       	pop	r21
    14aa:	4f 91       	pop	r20
    14ac:	3f 91       	pop	r19
    14ae:	2f 91       	pop	r18
    14b0:	0f 90       	pop	r0
    14b2:	0f be       	out	0x3f, r0	; 63
    14b4:	0f 90       	pop	r0
    14b6:	1f 90       	pop	r1
    14b8:	18 95       	reti

000014ba <TIMER1_voidInit>:
#include "../inc/TIMER1_register.h"
#include "../inc/TIMER1_config.h"


void TIMER1_voidInit(void)
{
    14ba:	df 93       	push	r29
    14bc:	cf 93       	push	r28
    14be:	cd b7       	in	r28, 0x3d	; 61
    14c0:	de b7       	in	r29, 0x3e	; 62
	/*Clock selection*/
TCCR1B_Reg->CS1X= CLCK_SELECT;
    14c2:	ee e4       	ldi	r30, 0x4E	; 78
    14c4:	f0 e0       	ldi	r31, 0x00	; 0
    14c6:	80 81       	ld	r24, Z
    14c8:	88 7f       	andi	r24, 0xF8	; 248
    14ca:	84 60       	ori	r24, 0x04	; 4
    14cc:	80 83       	st	Z, r24

/*Waveform generation mode*/
TCCR1A_Reg->WGM1X=WAVE_GEN & 0b0011;
    14ce:	ef e4       	ldi	r30, 0x4F	; 79
    14d0:	f0 e0       	ldi	r31, 0x00	; 0
    14d2:	80 81       	ld	r24, Z
    14d4:	8c 7f       	andi	r24, 0xFC	; 252
    14d6:	80 83       	st	Z, r24
TCCR1B_Reg->WGM1XX=(WAVE_GEN>>2) & 0b0011;
    14d8:	ee e4       	ldi	r30, 0x4E	; 78
    14da:	f0 e0       	ldi	r31, 0x00	; 0
    14dc:	80 81       	ld	r24, Z
    14de:	87 7e       	andi	r24, 0xE7	; 231
    14e0:	88 60       	ori	r24, 0x08	; 8
    14e2:	80 83       	st	Z, r24

#ifdef CHANNEL_A

#if TIMER1A_MODE == TIMER1_NON_PWM

TCCR1A_Reg->COM1AX=TIMER1A_OUT_MODE;
    14e4:	ef e4       	ldi	r30, 0x4F	; 79
    14e6:	f0 e0       	ldi	r31, 0x00	; 0
    14e8:	80 81       	ld	r24, Z
    14ea:	8f 73       	andi	r24, 0x3F	; 63
    14ec:	80 83       	st	Z, r24

#ifdef CHANNEL_B

#if TIMER1B_MODE == TIMER1_NON_PWM

		TCCR1A_Reg->COM1BX=TIMER1B_OUT_MODE;
    14ee:	ef e4       	ldi	r30, 0x4F	; 79
    14f0:	f0 e0       	ldi	r31, 0x00	; 0
    14f2:	80 81       	ld	r24, Z
    14f4:	8f 7c       	andi	r24, 0xCF	; 207
    14f6:	80 83       	st	Z, r24
#endif

/*INTERRUPT ENABLE*/
#ifdef TIMER1_COMPARE_MATCH_A_ISR_ENABLE

		TIMSK_Reg->OCIE1A=Enable;
    14f8:	e9 e5       	ldi	r30, 0x59	; 89
    14fa:	f0 e0       	ldi	r31, 0x00	; 0
    14fc:	80 81       	ld	r24, Z
    14fe:	80 61       	ori	r24, 0x10	; 16
    1500:	80 83       	st	Z, r24
#ifdef TIMER1_INPUT_CAPTURE_INTERRUPT
		TIMSK_Reg->TICIE1=Enable;
#endif


}
    1502:	cf 91       	pop	r28
    1504:	df 91       	pop	r29
    1506:	08 95       	ret

00001508 <TIMER1_voidSetChannelACompMatch>:


void TIMER1_voidSetChannelACompMatch(uint16 Copy_uint16Data)
{
    1508:	df 93       	push	r29
    150a:	cf 93       	push	r28
    150c:	00 d0       	rcall	.+0      	; 0x150e <TIMER1_voidSetChannelACompMatch+0x6>
    150e:	cd b7       	in	r28, 0x3d	; 61
    1510:	de b7       	in	r29, 0x3e	; 62
    1512:	9a 83       	std	Y+2, r25	; 0x02
    1514:	89 83       	std	Y+1, r24	; 0x01
	OCR1A_Reg=Copy_uint16Data;
    1516:	ea e4       	ldi	r30, 0x4A	; 74
    1518:	f0 e0       	ldi	r31, 0x00	; 0
    151a:	89 81       	ldd	r24, Y+1	; 0x01
    151c:	9a 81       	ldd	r25, Y+2	; 0x02
    151e:	91 83       	std	Z+1, r25	; 0x01
    1520:	80 83       	st	Z, r24
}
    1522:	0f 90       	pop	r0
    1524:	0f 90       	pop	r0
    1526:	cf 91       	pop	r28
    1528:	df 91       	pop	r29
    152a:	08 95       	ret

0000152c <TIMER1_voidSetChannelBCompMatch>:
void TIMER1_voidSetChannelBCompMatch(uint16 Copy_uint16Data)
{
    152c:	df 93       	push	r29
    152e:	cf 93       	push	r28
    1530:	00 d0       	rcall	.+0      	; 0x1532 <TIMER1_voidSetChannelBCompMatch+0x6>
    1532:	cd b7       	in	r28, 0x3d	; 61
    1534:	de b7       	in	r29, 0x3e	; 62
    1536:	9a 83       	std	Y+2, r25	; 0x02
    1538:	89 83       	std	Y+1, r24	; 0x01
	OCR1B_Reg=Copy_uint16Data;
    153a:	e8 e4       	ldi	r30, 0x48	; 72
    153c:	f0 e0       	ldi	r31, 0x00	; 0
    153e:	89 81       	ldd	r24, Y+1	; 0x01
    1540:	9a 81       	ldd	r25, Y+2	; 0x02
    1542:	91 83       	std	Z+1, r25	; 0x01
    1544:	80 83       	st	Z, r24
}
    1546:	0f 90       	pop	r0
    1548:	0f 90       	pop	r0
    154a:	cf 91       	pop	r28
    154c:	df 91       	pop	r29
    154e:	08 95       	ret

00001550 <TIMER1_voidSetICR>:
void TIMER1_voidSetICR(uint16 Copy_uint16ICR)
{
    1550:	df 93       	push	r29
    1552:	cf 93       	push	r28
    1554:	00 d0       	rcall	.+0      	; 0x1556 <TIMER1_voidSetICR+0x6>
    1556:	cd b7       	in	r28, 0x3d	; 61
    1558:	de b7       	in	r29, 0x3e	; 62
    155a:	9a 83       	std	Y+2, r25	; 0x02
    155c:	89 83       	std	Y+1, r24	; 0x01
	ICR1_Reg=Copy_uint16ICR;
    155e:	e6 e4       	ldi	r30, 0x46	; 70
    1560:	f0 e0       	ldi	r31, 0x00	; 0
    1562:	89 81       	ldd	r24, Y+1	; 0x01
    1564:	9a 81       	ldd	r25, Y+2	; 0x02
    1566:	91 83       	std	Z+1, r25	; 0x01
    1568:	80 83       	st	Z, r24
}
    156a:	0f 90       	pop	r0
    156c:	0f 90       	pop	r0
    156e:	cf 91       	pop	r28
    1570:	df 91       	pop	r29
    1572:	08 95       	ret

00001574 <TIMER1_voidSetTimerValue>:
void TIMER1_voidSetTimerValue(uint16 Copy_uint16Value)
{
    1574:	df 93       	push	r29
    1576:	cf 93       	push	r28
    1578:	00 d0       	rcall	.+0      	; 0x157a <TIMER1_voidSetTimerValue+0x6>
    157a:	cd b7       	in	r28, 0x3d	; 61
    157c:	de b7       	in	r29, 0x3e	; 62
    157e:	9a 83       	std	Y+2, r25	; 0x02
    1580:	89 83       	std	Y+1, r24	; 0x01
	TCNT1_Reg=	Copy_uint16Value;
    1582:	ec e4       	ldi	r30, 0x4C	; 76
    1584:	f0 e0       	ldi	r31, 0x00	; 0
    1586:	89 81       	ldd	r24, Y+1	; 0x01
    1588:	9a 81       	ldd	r25, Y+2	; 0x02
    158a:	91 83       	std	Z+1, r25	; 0x01
    158c:	80 83       	st	Z, r24
}
    158e:	0f 90       	pop	r0
    1590:	0f 90       	pop	r0
    1592:	cf 91       	pop	r28
    1594:	df 91       	pop	r29
    1596:	08 95       	ret

00001598 <TIMER1_uint16GetTimerValue>:
uint16 TIMER1_uint16GetTimerValue(void)
{
    1598:	df 93       	push	r29
    159a:	cf 93       	push	r28
    159c:	cd b7       	in	r28, 0x3d	; 61
    159e:	de b7       	in	r29, 0x3e	; 62
return TCNT1_Reg;
    15a0:	ec e4       	ldi	r30, 0x4C	; 76
    15a2:	f0 e0       	ldi	r31, 0x00	; 0
    15a4:	80 81       	ld	r24, Z
    15a6:	91 81       	ldd	r25, Z+1	; 0x01
}
    15a8:	cf 91       	pop	r28
    15aa:	df 91       	pop	r29
    15ac:	08 95       	ret

000015ae <TIMER1_CTCASetCallBck>:


Timer1_status TIMER1_CTCASetCallBck(void(*Copy_pvCallBackFunc)(void))
{
    15ae:	df 93       	push	r29
    15b0:	cf 93       	push	r28
    15b2:	00 d0       	rcall	.+0      	; 0x15b4 <TIMER1_CTCASetCallBck+0x6>
    15b4:	0f 92       	push	r0
    15b6:	cd b7       	in	r28, 0x3d	; 61
    15b8:	de b7       	in	r29, 0x3e	; 62
    15ba:	9b 83       	std	Y+3, r25	; 0x03
    15bc:	8a 83       	std	Y+2, r24	; 0x02
	Timer1_status Local_ErrorState=TIMER1_OK;
    15be:	19 82       	std	Y+1, r1	; 0x01

	if(NULL == Copy_pvCallBackFunc)
    15c0:	8a 81       	ldd	r24, Y+2	; 0x02
    15c2:	9b 81       	ldd	r25, Y+3	; 0x03
    15c4:	00 97       	sbiw	r24, 0x00	; 0
    15c6:	19 f4       	brne	.+6      	; 0x15ce <TIMER1_CTCASetCallBck+0x20>
	{
		Local_ErrorState=TIMER1_PONTER_ERR;
    15c8:	81 e0       	ldi	r24, 0x01	; 1
    15ca:	89 83       	std	Y+1, r24	; 0x01
    15cc:	06 c0       	rjmp	.+12     	; 0x15da <TIMER1_CTCASetCallBck+0x2c>
	}
	else
	{
		TIMER1_pvCallBackFunc_CTC_A=Copy_pvCallBackFunc;
    15ce:	8a 81       	ldd	r24, Y+2	; 0x02
    15d0:	9b 81       	ldd	r25, Y+3	; 0x03
    15d2:	90 93 75 03 	sts	0x0375, r25
    15d6:	80 93 74 03 	sts	0x0374, r24
	}
return Local_ErrorState;
    15da:	89 81       	ldd	r24, Y+1	; 0x01
}
    15dc:	0f 90       	pop	r0
    15de:	0f 90       	pop	r0
    15e0:	0f 90       	pop	r0
    15e2:	cf 91       	pop	r28
    15e4:	df 91       	pop	r29
    15e6:	08 95       	ret

000015e8 <TIMER1_CTCBSetCallBck>:
Timer1_status TIMER1_CTCBSetCallBck(void(*Copy_pvCallBackFunc)(void))
{
    15e8:	df 93       	push	r29
    15ea:	cf 93       	push	r28
    15ec:	00 d0       	rcall	.+0      	; 0x15ee <TIMER1_CTCBSetCallBck+0x6>
    15ee:	0f 92       	push	r0
    15f0:	cd b7       	in	r28, 0x3d	; 61
    15f2:	de b7       	in	r29, 0x3e	; 62
    15f4:	9b 83       	std	Y+3, r25	; 0x03
    15f6:	8a 83       	std	Y+2, r24	; 0x02

	Timer1_status Local_ErrorState=TIMER1_OK;
    15f8:	19 82       	std	Y+1, r1	; 0x01

		if(NULL == Copy_pvCallBackFunc)
    15fa:	8a 81       	ldd	r24, Y+2	; 0x02
    15fc:	9b 81       	ldd	r25, Y+3	; 0x03
    15fe:	00 97       	sbiw	r24, 0x00	; 0
    1600:	19 f4       	brne	.+6      	; 0x1608 <TIMER1_CTCBSetCallBck+0x20>
		{
			Local_ErrorState=TIMER1_PONTER_ERR;
    1602:	81 e0       	ldi	r24, 0x01	; 1
    1604:	89 83       	std	Y+1, r24	; 0x01
    1606:	06 c0       	rjmp	.+12     	; 0x1614 <TIMER1_CTCBSetCallBck+0x2c>
		}
		else
		{
			TIMER1_pvCallBackFunc_CTC_B=Copy_pvCallBackFunc;
    1608:	8a 81       	ldd	r24, Y+2	; 0x02
    160a:	9b 81       	ldd	r25, Y+3	; 0x03
    160c:	90 93 77 03 	sts	0x0377, r25
    1610:	80 93 76 03 	sts	0x0376, r24
		}
	return Local_ErrorState;
    1614:	89 81       	ldd	r24, Y+1	; 0x01
}
    1616:	0f 90       	pop	r0
    1618:	0f 90       	pop	r0
    161a:	0f 90       	pop	r0
    161c:	cf 91       	pop	r28
    161e:	df 91       	pop	r29
    1620:	08 95       	ret

00001622 <TIMER1_OVSetCallBck>:


Timer1_status TIMER1_OVSetCallBck(void(*Copy_pvCallBackFunc)(void))
{
    1622:	df 93       	push	r29
    1624:	cf 93       	push	r28
    1626:	00 d0       	rcall	.+0      	; 0x1628 <TIMER1_OVSetCallBck+0x6>
    1628:	0f 92       	push	r0
    162a:	cd b7       	in	r28, 0x3d	; 61
    162c:	de b7       	in	r29, 0x3e	; 62
    162e:	9b 83       	std	Y+3, r25	; 0x03
    1630:	8a 83       	std	Y+2, r24	; 0x02
	Timer1_status Local_ErrorState=TIMER1_OK;
    1632:	19 82       	std	Y+1, r1	; 0x01

		if(NULL == Copy_pvCallBackFunc)
    1634:	8a 81       	ldd	r24, Y+2	; 0x02
    1636:	9b 81       	ldd	r25, Y+3	; 0x03
    1638:	00 97       	sbiw	r24, 0x00	; 0
    163a:	19 f4       	brne	.+6      	; 0x1642 <TIMER1_OVSetCallBck+0x20>
		{
			Local_ErrorState=TIMER1_PONTER_ERR;
    163c:	81 e0       	ldi	r24, 0x01	; 1
    163e:	89 83       	std	Y+1, r24	; 0x01
    1640:	06 c0       	rjmp	.+12     	; 0x164e <TIMER1_OVSetCallBck+0x2c>
		}
		else
		{
			TIMER1_pvCallBackFunc_OV=Copy_pvCallBackFunc;
    1642:	8a 81       	ldd	r24, Y+2	; 0x02
    1644:	9b 81       	ldd	r25, Y+3	; 0x03
    1646:	90 93 79 03 	sts	0x0379, r25
    164a:	80 93 78 03 	sts	0x0378, r24
		}
	return Local_ErrorState;
    164e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1650:	0f 90       	pop	r0
    1652:	0f 90       	pop	r0
    1654:	0f 90       	pop	r0
    1656:	cf 91       	pop	r28
    1658:	df 91       	pop	r29
    165a:	08 95       	ret

0000165c <TIMER1_CAPTURESetCallBck>:


Timer1_status TIMER1_CAPTURESetCallBck(void(*Copy_pvCallBackFunc)(void))
{
    165c:	df 93       	push	r29
    165e:	cf 93       	push	r28
    1660:	00 d0       	rcall	.+0      	; 0x1662 <TIMER1_CAPTURESetCallBck+0x6>
    1662:	0f 92       	push	r0
    1664:	cd b7       	in	r28, 0x3d	; 61
    1666:	de b7       	in	r29, 0x3e	; 62
    1668:	9b 83       	std	Y+3, r25	; 0x03
    166a:	8a 83       	std	Y+2, r24	; 0x02
	Timer1_status Local_ErrorState=TIMER1_OK;
    166c:	19 82       	std	Y+1, r1	; 0x01

		if(NULL == Copy_pvCallBackFunc)
    166e:	8a 81       	ldd	r24, Y+2	; 0x02
    1670:	9b 81       	ldd	r25, Y+3	; 0x03
    1672:	00 97       	sbiw	r24, 0x00	; 0
    1674:	19 f4       	brne	.+6      	; 0x167c <TIMER1_CAPTURESetCallBck+0x20>
		{
			Local_ErrorState=TIMER1_PONTER_ERR;
    1676:	81 e0       	ldi	r24, 0x01	; 1
    1678:	89 83       	std	Y+1, r24	; 0x01
    167a:	06 c0       	rjmp	.+12     	; 0x1688 <TIMER1_CAPTURESetCallBck+0x2c>
		}
		else
		{
			TIMER1_pvCallBackFunc_CaptEvnt=Copy_pvCallBackFunc;
    167c:	8a 81       	ldd	r24, Y+2	; 0x02
    167e:	9b 81       	ldd	r25, Y+3	; 0x03
    1680:	90 93 7b 03 	sts	0x037B, r25
    1684:	80 93 7a 03 	sts	0x037A, r24
		}
	return Local_ErrorState;
    1688:	89 81       	ldd	r24, Y+1	; 0x01
}
    168a:	0f 90       	pop	r0
    168c:	0f 90       	pop	r0
    168e:	0f 90       	pop	r0
    1690:	cf 91       	pop	r28
    1692:	df 91       	pop	r29
    1694:	08 95       	ret

00001696 <__vector_6>:



void __vector_6 (void)
{
    1696:	1f 92       	push	r1
    1698:	0f 92       	push	r0
    169a:	0f b6       	in	r0, 0x3f	; 63
    169c:	0f 92       	push	r0
    169e:	11 24       	eor	r1, r1
    16a0:	2f 93       	push	r18
    16a2:	3f 93       	push	r19
    16a4:	4f 93       	push	r20
    16a6:	5f 93       	push	r21
    16a8:	6f 93       	push	r22
    16aa:	7f 93       	push	r23
    16ac:	8f 93       	push	r24
    16ae:	9f 93       	push	r25
    16b0:	af 93       	push	r26
    16b2:	bf 93       	push	r27
    16b4:	ef 93       	push	r30
    16b6:	ff 93       	push	r31
    16b8:	df 93       	push	r29
    16ba:	cf 93       	push	r28
    16bc:	cd b7       	in	r28, 0x3d	; 61
    16be:	de b7       	in	r29, 0x3e	; 62

	TIMER1_pvCallBackFunc_CaptEvnt();
    16c0:	e0 91 7a 03 	lds	r30, 0x037A
    16c4:	f0 91 7b 03 	lds	r31, 0x037B
    16c8:	09 95       	icall
	TIFR_Reg->ICF1=Enable;
    16ca:	e8 e5       	ldi	r30, 0x58	; 88
    16cc:	f0 e0       	ldi	r31, 0x00	; 0
    16ce:	80 81       	ld	r24, Z
    16d0:	80 62       	ori	r24, 0x20	; 32
    16d2:	80 83       	st	Z, r24
}
    16d4:	cf 91       	pop	r28
    16d6:	df 91       	pop	r29
    16d8:	ff 91       	pop	r31
    16da:	ef 91       	pop	r30
    16dc:	bf 91       	pop	r27
    16de:	af 91       	pop	r26
    16e0:	9f 91       	pop	r25
    16e2:	8f 91       	pop	r24
    16e4:	7f 91       	pop	r23
    16e6:	6f 91       	pop	r22
    16e8:	5f 91       	pop	r21
    16ea:	4f 91       	pop	r20
    16ec:	3f 91       	pop	r19
    16ee:	2f 91       	pop	r18
    16f0:	0f 90       	pop	r0
    16f2:	0f be       	out	0x3f, r0	; 63
    16f4:	0f 90       	pop	r0
    16f6:	1f 90       	pop	r1
    16f8:	18 95       	reti

000016fa <__vector_7>:

void __vector_7 (void)
{
    16fa:	1f 92       	push	r1
    16fc:	0f 92       	push	r0
    16fe:	0f b6       	in	r0, 0x3f	; 63
    1700:	0f 92       	push	r0
    1702:	11 24       	eor	r1, r1
    1704:	2f 93       	push	r18
    1706:	3f 93       	push	r19
    1708:	4f 93       	push	r20
    170a:	5f 93       	push	r21
    170c:	6f 93       	push	r22
    170e:	7f 93       	push	r23
    1710:	8f 93       	push	r24
    1712:	9f 93       	push	r25
    1714:	af 93       	push	r26
    1716:	bf 93       	push	r27
    1718:	ef 93       	push	r30
    171a:	ff 93       	push	r31
    171c:	df 93       	push	r29
    171e:	cf 93       	push	r28
    1720:	cd b7       	in	r28, 0x3d	; 61
    1722:	de b7       	in	r29, 0x3e	; 62
	TIMER1_pvCallBackFunc_CTC_A();
    1724:	e0 91 74 03 	lds	r30, 0x0374
    1728:	f0 91 75 03 	lds	r31, 0x0375
    172c:	09 95       	icall
}
    172e:	cf 91       	pop	r28
    1730:	df 91       	pop	r29
    1732:	ff 91       	pop	r31
    1734:	ef 91       	pop	r30
    1736:	bf 91       	pop	r27
    1738:	af 91       	pop	r26
    173a:	9f 91       	pop	r25
    173c:	8f 91       	pop	r24
    173e:	7f 91       	pop	r23
    1740:	6f 91       	pop	r22
    1742:	5f 91       	pop	r21
    1744:	4f 91       	pop	r20
    1746:	3f 91       	pop	r19
    1748:	2f 91       	pop	r18
    174a:	0f 90       	pop	r0
    174c:	0f be       	out	0x3f, r0	; 63
    174e:	0f 90       	pop	r0
    1750:	1f 90       	pop	r1
    1752:	18 95       	reti

00001754 <__vector_8>:

void __vector_8 (void)
{
    1754:	1f 92       	push	r1
    1756:	0f 92       	push	r0
    1758:	0f b6       	in	r0, 0x3f	; 63
    175a:	0f 92       	push	r0
    175c:	11 24       	eor	r1, r1
    175e:	2f 93       	push	r18
    1760:	3f 93       	push	r19
    1762:	4f 93       	push	r20
    1764:	5f 93       	push	r21
    1766:	6f 93       	push	r22
    1768:	7f 93       	push	r23
    176a:	8f 93       	push	r24
    176c:	9f 93       	push	r25
    176e:	af 93       	push	r26
    1770:	bf 93       	push	r27
    1772:	ef 93       	push	r30
    1774:	ff 93       	push	r31
    1776:	df 93       	push	r29
    1778:	cf 93       	push	r28
    177a:	cd b7       	in	r28, 0x3d	; 61
    177c:	de b7       	in	r29, 0x3e	; 62
	TIMER1_pvCallBackFunc_CTC_B();
    177e:	e0 91 76 03 	lds	r30, 0x0376
    1782:	f0 91 77 03 	lds	r31, 0x0377
    1786:	09 95       	icall
}
    1788:	cf 91       	pop	r28
    178a:	df 91       	pop	r29
    178c:	ff 91       	pop	r31
    178e:	ef 91       	pop	r30
    1790:	bf 91       	pop	r27
    1792:	af 91       	pop	r26
    1794:	9f 91       	pop	r25
    1796:	8f 91       	pop	r24
    1798:	7f 91       	pop	r23
    179a:	6f 91       	pop	r22
    179c:	5f 91       	pop	r21
    179e:	4f 91       	pop	r20
    17a0:	3f 91       	pop	r19
    17a2:	2f 91       	pop	r18
    17a4:	0f 90       	pop	r0
    17a6:	0f be       	out	0x3f, r0	; 63
    17a8:	0f 90       	pop	r0
    17aa:	1f 90       	pop	r1
    17ac:	18 95       	reti

000017ae <__vector_9>:


void __vector_9 (void)
{
    17ae:	1f 92       	push	r1
    17b0:	0f 92       	push	r0
    17b2:	0f b6       	in	r0, 0x3f	; 63
    17b4:	0f 92       	push	r0
    17b6:	11 24       	eor	r1, r1
    17b8:	2f 93       	push	r18
    17ba:	3f 93       	push	r19
    17bc:	4f 93       	push	r20
    17be:	5f 93       	push	r21
    17c0:	6f 93       	push	r22
    17c2:	7f 93       	push	r23
    17c4:	8f 93       	push	r24
    17c6:	9f 93       	push	r25
    17c8:	af 93       	push	r26
    17ca:	bf 93       	push	r27
    17cc:	ef 93       	push	r30
    17ce:	ff 93       	push	r31
    17d0:	df 93       	push	r29
    17d2:	cf 93       	push	r28
    17d4:	cd b7       	in	r28, 0x3d	; 61
    17d6:	de b7       	in	r29, 0x3e	; 62
	TIMER1_pvCallBackFunc_OV();
    17d8:	e0 91 78 03 	lds	r30, 0x0378
    17dc:	f0 91 79 03 	lds	r31, 0x0379
    17e0:	09 95       	icall
}
    17e2:	cf 91       	pop	r28
    17e4:	df 91       	pop	r29
    17e6:	ff 91       	pop	r31
    17e8:	ef 91       	pop	r30
    17ea:	bf 91       	pop	r27
    17ec:	af 91       	pop	r26
    17ee:	9f 91       	pop	r25
    17f0:	8f 91       	pop	r24
    17f2:	7f 91       	pop	r23
    17f4:	6f 91       	pop	r22
    17f6:	5f 91       	pop	r21
    17f8:	4f 91       	pop	r20
    17fa:	3f 91       	pop	r19
    17fc:	2f 91       	pop	r18
    17fe:	0f 90       	pop	r0
    1800:	0f be       	out	0x3f, r0	; 63
    1802:	0f 90       	pop	r0
    1804:	1f 90       	pop	r1
    1806:	18 95       	reti

00001808 <TIMER0_DutyCycle>:
#include "../inc/TIMER0_private.h"
#include "../inc/TIMER0_register.h"
#include "../inc/TIMER0_config.h"

void TIMER0_DutyCycle(uint8 Copy_uint8Duty)
{
    1808:	df 93       	push	r29
    180a:	cf 93       	push	r28
    180c:	00 d0       	rcall	.+0      	; 0x180e <TIMER0_DutyCycle+0x6>
    180e:	0f 92       	push	r0
    1810:	cd b7       	in	r28, 0x3d	; 61
    1812:	de b7       	in	r29, 0x3e	; 62
    1814:	8b 83       	std	Y+3, r24	; 0x03
	uint16 Local_VCalue=0;
    1816:	1a 82       	std	Y+2, r1	; 0x02
    1818:	19 82       	std	Y+1, r1	; 0x01
	Local_VCalue=Copy_uint8Duty*256;
    181a:	8b 81       	ldd	r24, Y+3	; 0x03
    181c:	88 2f       	mov	r24, r24
    181e:	90 e0       	ldi	r25, 0x00	; 0
    1820:	98 2f       	mov	r25, r24
    1822:	88 27       	eor	r24, r24
    1824:	9a 83       	std	Y+2, r25	; 0x02
    1826:	89 83       	std	Y+1, r24	; 0x01
	Local_VCalue/=100;
    1828:	89 81       	ldd	r24, Y+1	; 0x01
    182a:	9a 81       	ldd	r25, Y+2	; 0x02
    182c:	24 e6       	ldi	r18, 0x64	; 100
    182e:	30 e0       	ldi	r19, 0x00	; 0
    1830:	b9 01       	movw	r22, r18
    1832:	0e 94 de 1c 	call	0x39bc	; 0x39bc <__udivmodhi4>
    1836:	cb 01       	movw	r24, r22
    1838:	9a 83       	std	Y+2, r25	; 0x02
    183a:	89 83       	std	Y+1, r24	; 0x01
	TIMER0_OCR0_Reg=Local_VCalue;
    183c:	ec e5       	ldi	r30, 0x5C	; 92
    183e:	f0 e0       	ldi	r31, 0x00	; 0
    1840:	89 81       	ldd	r24, Y+1	; 0x01
    1842:	80 83       	st	Z, r24
}
    1844:	0f 90       	pop	r0
    1846:	0f 90       	pop	r0
    1848:	0f 90       	pop	r0
    184a:	cf 91       	pop	r28
    184c:	df 91       	pop	r29
    184e:	08 95       	ret

00001850 <TIMER0_Delay>:


void TIMER0_Delay(uint16 Copy_uint16Delay)
{
    1850:	df 93       	push	r29
    1852:	cf 93       	push	r28
    1854:	00 d0       	rcall	.+0      	; 0x1856 <TIMER0_Delay+0x6>
    1856:	00 d0       	rcall	.+0      	; 0x1858 <TIMER0_Delay+0x8>
    1858:	cd b7       	in	r28, 0x3d	; 61
    185a:	de b7       	in	r29, 0x3e	; 62
    185c:	9c 83       	std	Y+4, r25	; 0x04
    185e:	8b 83       	std	Y+3, r24	; 0x03
	uint16 Counter=0;
    1860:	1a 82       	std	Y+2, r1	; 0x02
    1862:	19 82       	std	Y+1, r1	; 0x01
    1864:	10 c0       	rjmp	.+32     	; 0x1886 <TIMER0_Delay+0x36>


	while(Counter<Copy_uint16Delay)
	{
	while(TIMER0_TIFR_Reg->OCF0 == 0);
    1866:	e8 e5       	ldi	r30, 0x58	; 88
    1868:	f0 e0       	ldi	r31, 0x00	; 0
    186a:	80 81       	ld	r24, Z
    186c:	82 70       	andi	r24, 0x02	; 2
    186e:	88 23       	and	r24, r24
    1870:	d1 f3       	breq	.-12     	; 0x1866 <TIMER0_Delay+0x16>
	TIMER0_TIFR_Reg->OCF0 =1;
    1872:	e8 e5       	ldi	r30, 0x58	; 88
    1874:	f0 e0       	ldi	r31, 0x00	; 0
    1876:	80 81       	ld	r24, Z
    1878:	82 60       	ori	r24, 0x02	; 2
    187a:	80 83       	st	Z, r24
	Counter++;
    187c:	89 81       	ldd	r24, Y+1	; 0x01
    187e:	9a 81       	ldd	r25, Y+2	; 0x02
    1880:	01 96       	adiw	r24, 0x01	; 1
    1882:	9a 83       	std	Y+2, r25	; 0x02
    1884:	89 83       	std	Y+1, r24	; 0x01
void TIMER0_Delay(uint16 Copy_uint16Delay)
{
	uint16 Counter=0;


	while(Counter<Copy_uint16Delay)
    1886:	29 81       	ldd	r18, Y+1	; 0x01
    1888:	3a 81       	ldd	r19, Y+2	; 0x02
    188a:	8b 81       	ldd	r24, Y+3	; 0x03
    188c:	9c 81       	ldd	r25, Y+4	; 0x04
    188e:	28 17       	cp	r18, r24
    1890:	39 07       	cpc	r19, r25
    1892:	48 f3       	brcs	.-46     	; 0x1866 <TIMER0_Delay+0x16>
	while(TIMER0_TIFR_Reg->OCF0 == 0);
	TIMER0_TIFR_Reg->OCF0 =1;
	Counter++;
	}

}
    1894:	0f 90       	pop	r0
    1896:	0f 90       	pop	r0
    1898:	0f 90       	pop	r0
    189a:	0f 90       	pop	r0
    189c:	cf 91       	pop	r28
    189e:	df 91       	pop	r29
    18a0:	08 95       	ret

000018a2 <TIMER0_voidInit>:
void TIMER0_voidInit(void)
{
    18a2:	df 93       	push	r29
    18a4:	cf 93       	push	r28
    18a6:	cd b7       	in	r28, 0x3d	; 61
    18a8:	de b7       	in	r29, 0x3e	; 62
	/*clock selection*/
	TIMER0_TCCR0_Reg->CS0x= CLCK_SELECTION;
    18aa:	e3 e5       	ldi	r30, 0x53	; 83
    18ac:	f0 e0       	ldi	r31, 0x00	; 0
    18ae:	80 81       	ld	r24, Z
    18b0:	88 7f       	andi	r24, 0xF8	; 248
    18b2:	83 60       	ori	r24, 0x03	; 3
    18b4:	80 83       	st	Z, r24
	TIMER0_TCCR0_Reg->WGM01=DISABLE;
	TIMER0_TCCR0_Reg->COM0=CORRECT_PWM_OUTPUT_MODE;


#elif TIMER_MODE==CTC_MODE
	TIMER0_TCCR0_Reg->WGM00=DISABLE;
    18b6:	e3 e5       	ldi	r30, 0x53	; 83
    18b8:	f0 e0       	ldi	r31, 0x00	; 0
    18ba:	80 81       	ld	r24, Z
    18bc:	8f 7b       	andi	r24, 0xBF	; 191
    18be:	80 83       	st	Z, r24
	TIMER0_TCCR0_Reg->WGM01=1;
    18c0:	e3 e5       	ldi	r30, 0x53	; 83
    18c2:	f0 e0       	ldi	r31, 0x00	; 0
    18c4:	80 81       	ld	r24, Z
    18c6:	88 60       	ori	r24, 0x08	; 8
    18c8:	80 83       	st	Z, r24
	TIMER0_TCCR0_Reg->COM0=CTC_OUTPUT_MODE;
    18ca:	e3 e5       	ldi	r30, 0x53	; 83
    18cc:	f0 e0       	ldi	r31, 0x00	; 0
    18ce:	80 81       	ld	r24, Z
    18d0:	8f 7c       	andi	r24, 0xCF	; 207
    18d2:	80 61       	ori	r24, 0x10	; 16
    18d4:	80 83       	st	Z, r24
#ifdef OVERFLOW_ISR_ENABLE
	TIMER0_TIMSK_Reg->TOIE0=ENABLE;
#endif

#ifdef COMPARE_MATCH_ISR_ENABLE
	TIMER0_TIMSK_Reg->OCIE0=1;
    18d6:	e9 e5       	ldi	r30, 0x59	; 89
    18d8:	f0 e0       	ldi	r31, 0x00	; 0
    18da:	80 81       	ld	r24, Z
    18dc:	82 60       	ori	r24, 0x02	; 2
    18de:	80 83       	st	Z, r24
#endif


}
    18e0:	cf 91       	pop	r28
    18e2:	df 91       	pop	r29
    18e4:	08 95       	ret

000018e6 <TIMER0_voiSetPreLoadValue>:


void TIMER0_voiSetPreLoadValue(uint8 Copy_uint8Value)
{
    18e6:	df 93       	push	r29
    18e8:	cf 93       	push	r28
    18ea:	0f 92       	push	r0
    18ec:	cd b7       	in	r28, 0x3d	; 61
    18ee:	de b7       	in	r29, 0x3e	; 62
    18f0:	89 83       	std	Y+1, r24	; 0x01
	TIMER0_TCNT0_Reg=Copy_uint8Value;
    18f2:	e2 e5       	ldi	r30, 0x52	; 82
    18f4:	f0 e0       	ldi	r31, 0x00	; 0
    18f6:	89 81       	ldd	r24, Y+1	; 0x01
    18f8:	80 83       	st	Z, r24
}
    18fa:	0f 90       	pop	r0
    18fc:	cf 91       	pop	r28
    18fe:	df 91       	pop	r29
    1900:	08 95       	ret

00001902 <TIMER0_voiSetCompareMatchValue>:


void TIMER0_voiSetCompareMatchValue(uint8 Copy_uint8Value)
{
    1902:	df 93       	push	r29
    1904:	cf 93       	push	r28
    1906:	0f 92       	push	r0
    1908:	cd b7       	in	r28, 0x3d	; 61
    190a:	de b7       	in	r29, 0x3e	; 62
    190c:	89 83       	std	Y+1, r24	; 0x01
	TIMER0_OCR0_Reg=Copy_uint8Value;
    190e:	ec e5       	ldi	r30, 0x5C	; 92
    1910:	f0 e0       	ldi	r31, 0x00	; 0
    1912:	89 81       	ldd	r24, Y+1	; 0x01
    1914:	80 83       	st	Z, r24
}
    1916:	0f 90       	pop	r0
    1918:	cf 91       	pop	r28
    191a:	df 91       	pop	r29
    191c:	08 95       	ret

0000191e <Timer0_Timer0OVFCallBackFunc>:

Status_t Timer0_Timer0OVFCallBackFunc(void (*Copy_pvFunc)(void))
{
    191e:	df 93       	push	r29
    1920:	cf 93       	push	r28
    1922:	00 d0       	rcall	.+0      	; 0x1924 <Timer0_Timer0OVFCallBackFunc+0x6>
    1924:	0f 92       	push	r0
    1926:	cd b7       	in	r28, 0x3d	; 61
    1928:	de b7       	in	r29, 0x3e	; 62
    192a:	9b 83       	std	Y+3, r25	; 0x03
    192c:	8a 83       	std	Y+2, r24	; 0x02
	Status_t Local_ErrorState= TIMER_OK;
    192e:	19 82       	std	Y+1, r1	; 0x01
	if(NULL == Copy_pvFunc )
    1930:	8a 81       	ldd	r24, Y+2	; 0x02
    1932:	9b 81       	ldd	r25, Y+3	; 0x03
    1934:	00 97       	sbiw	r24, 0x00	; 0
    1936:	19 f4       	brne	.+6      	; 0x193e <Timer0_Timer0OVFCallBackFunc+0x20>
	{
		Local_ErrorState =TIMER_POINTER_Err;
    1938:	81 e0       	ldi	r24, 0x01	; 1
    193a:	89 83       	std	Y+1, r24	; 0x01
    193c:	06 c0       	rjmp	.+12     	; 0x194a <Timer0_Timer0OVFCallBackFunc+0x2c>
	}
	else
	{
		Global_PvOverFlow = Copy_pvFunc;
    193e:	8a 81       	ldd	r24, Y+2	; 0x02
    1940:	9b 81       	ldd	r25, Y+3	; 0x03
    1942:	90 93 7f 03 	sts	0x037F, r25
    1946:	80 93 7e 03 	sts	0x037E, r24
	}

	return Local_ErrorState;
    194a:	89 81       	ldd	r24, Y+1	; 0x01
}
    194c:	0f 90       	pop	r0
    194e:	0f 90       	pop	r0
    1950:	0f 90       	pop	r0
    1952:	cf 91       	pop	r28
    1954:	df 91       	pop	r29
    1956:	08 95       	ret

00001958 <Timer0_Timer0CTCCallBackFunc>:

Status_t Timer0_Timer0CTCCallBackFunc(void (*Copy_pvFunc)(void))
{
    1958:	df 93       	push	r29
    195a:	cf 93       	push	r28
    195c:	00 d0       	rcall	.+0      	; 0x195e <Timer0_Timer0CTCCallBackFunc+0x6>
    195e:	0f 92       	push	r0
    1960:	cd b7       	in	r28, 0x3d	; 61
    1962:	de b7       	in	r29, 0x3e	; 62
    1964:	9b 83       	std	Y+3, r25	; 0x03
    1966:	8a 83       	std	Y+2, r24	; 0x02
	Status_t Local_ErrorState= TIMER_OK;
    1968:	19 82       	std	Y+1, r1	; 0x01
	if(NULL == Copy_pvFunc )
    196a:	8a 81       	ldd	r24, Y+2	; 0x02
    196c:	9b 81       	ldd	r25, Y+3	; 0x03
    196e:	00 97       	sbiw	r24, 0x00	; 0
    1970:	19 f4       	brne	.+6      	; 0x1978 <Timer0_Timer0CTCCallBackFunc+0x20>
		{
			Local_ErrorState =TIMER_POINTER_Err;
    1972:	81 e0       	ldi	r24, 0x01	; 1
    1974:	89 83       	std	Y+1, r24	; 0x01
    1976:	06 c0       	rjmp	.+12     	; 0x1984 <Timer0_Timer0CTCCallBackFunc+0x2c>
		}
		else
		{
			Global_PvCompareMatch=Copy_pvFunc;
    1978:	8a 81       	ldd	r24, Y+2	; 0x02
    197a:	9b 81       	ldd	r25, Y+3	; 0x03
    197c:	90 93 7d 03 	sts	0x037D, r25
    1980:	80 93 7c 03 	sts	0x037C, r24
		}

	return Local_ErrorState;
    1984:	89 81       	ldd	r24, Y+1	; 0x01
}
    1986:	0f 90       	pop	r0
    1988:	0f 90       	pop	r0
    198a:	0f 90       	pop	r0
    198c:	cf 91       	pop	r28
    198e:	df 91       	pop	r29
    1990:	08 95       	ret

00001992 <__vector_10>:




/*TIMER0 COMPARE MATCH*/
void __vector_10(void){
    1992:	1f 92       	push	r1
    1994:	0f 92       	push	r0
    1996:	0f b6       	in	r0, 0x3f	; 63
    1998:	0f 92       	push	r0
    199a:	11 24       	eor	r1, r1
    199c:	2f 93       	push	r18
    199e:	3f 93       	push	r19
    19a0:	4f 93       	push	r20
    19a2:	5f 93       	push	r21
    19a4:	6f 93       	push	r22
    19a6:	7f 93       	push	r23
    19a8:	8f 93       	push	r24
    19aa:	9f 93       	push	r25
    19ac:	af 93       	push	r26
    19ae:	bf 93       	push	r27
    19b0:	ef 93       	push	r30
    19b2:	ff 93       	push	r31
    19b4:	df 93       	push	r29
    19b6:	cf 93       	push	r28
    19b8:	cd b7       	in	r28, 0x3d	; 61
    19ba:	de b7       	in	r29, 0x3e	; 62

	Global_PvCompareMatch();
    19bc:	e0 91 7c 03 	lds	r30, 0x037C
    19c0:	f0 91 7d 03 	lds	r31, 0x037D
    19c4:	09 95       	icall
}
    19c6:	cf 91       	pop	r28
    19c8:	df 91       	pop	r29
    19ca:	ff 91       	pop	r31
    19cc:	ef 91       	pop	r30
    19ce:	bf 91       	pop	r27
    19d0:	af 91       	pop	r26
    19d2:	9f 91       	pop	r25
    19d4:	8f 91       	pop	r24
    19d6:	7f 91       	pop	r23
    19d8:	6f 91       	pop	r22
    19da:	5f 91       	pop	r21
    19dc:	4f 91       	pop	r20
    19de:	3f 91       	pop	r19
    19e0:	2f 91       	pop	r18
    19e2:	0f 90       	pop	r0
    19e4:	0f be       	out	0x3f, r0	; 63
    19e6:	0f 90       	pop	r0
    19e8:	1f 90       	pop	r1
    19ea:	18 95       	reti

000019ec <__vector_11>:

/*TIMER0 OVERFLOW*/
void __vector_11(void){
    19ec:	1f 92       	push	r1
    19ee:	0f 92       	push	r0
    19f0:	0f b6       	in	r0, 0x3f	; 63
    19f2:	0f 92       	push	r0
    19f4:	11 24       	eor	r1, r1
    19f6:	2f 93       	push	r18
    19f8:	3f 93       	push	r19
    19fa:	4f 93       	push	r20
    19fc:	5f 93       	push	r21
    19fe:	6f 93       	push	r22
    1a00:	7f 93       	push	r23
    1a02:	8f 93       	push	r24
    1a04:	9f 93       	push	r25
    1a06:	af 93       	push	r26
    1a08:	bf 93       	push	r27
    1a0a:	ef 93       	push	r30
    1a0c:	ff 93       	push	r31
    1a0e:	df 93       	push	r29
    1a10:	cf 93       	push	r28
    1a12:	cd b7       	in	r28, 0x3d	; 61
    1a14:	de b7       	in	r29, 0x3e	; 62

	Global_PvOverFlow();
    1a16:	e0 91 7e 03 	lds	r30, 0x037E
    1a1a:	f0 91 7f 03 	lds	r31, 0x037F
    1a1e:	09 95       	icall
}
    1a20:	cf 91       	pop	r28
    1a22:	df 91       	pop	r29
    1a24:	ff 91       	pop	r31
    1a26:	ef 91       	pop	r30
    1a28:	bf 91       	pop	r27
    1a2a:	af 91       	pop	r26
    1a2c:	9f 91       	pop	r25
    1a2e:	8f 91       	pop	r24
    1a30:	7f 91       	pop	r23
    1a32:	6f 91       	pop	r22
    1a34:	5f 91       	pop	r21
    1a36:	4f 91       	pop	r20
    1a38:	3f 91       	pop	r19
    1a3a:	2f 91       	pop	r18
    1a3c:	0f 90       	pop	r0
    1a3e:	0f be       	out	0x3f, r0	; 63
    1a40:	0f 90       	pop	r0
    1a42:	1f 90       	pop	r1
    1a44:	18 95       	reti

00001a46 <PORT_voidInit>:
#include"../inc/PORT_config.h"



void PORT_voidInit(void)
{
    1a46:	df 93       	push	r29
    1a48:	cf 93       	push	r28
    1a4a:	cd b7       	in	r28, 0x3d	; 61
    1a4c:	de b7       	in	r29, 0x3e	; 62

DDRA=PORTA_DIR;
    1a4e:	ea e3       	ldi	r30, 0x3A	; 58
    1a50:	f0 e0       	ldi	r31, 0x00	; 0
    1a52:	8f ef       	ldi	r24, 0xFF	; 255
    1a54:	80 83       	st	Z, r24
DDRB=PORTB_DIR;
    1a56:	e7 e3       	ldi	r30, 0x37	; 55
    1a58:	f0 e0       	ldi	r31, 0x00	; 0
    1a5a:	87 e0       	ldi	r24, 0x07	; 7
    1a5c:	80 83       	st	Z, r24
DDRC=PORTC_DIR;
    1a5e:	e4 e3       	ldi	r30, 0x34	; 52
    1a60:	f0 e0       	ldi	r31, 0x00	; 0
    1a62:	10 82       	st	Z, r1
DDRD=PORTD_DIR;
    1a64:	e1 e3       	ldi	r30, 0x31	; 49
    1a66:	f0 e0       	ldi	r31, 0x00	; 0
    1a68:	81 e0       	ldi	r24, 0x01	; 1
    1a6a:	80 83       	st	Z, r24

PORTA=PORTA_INIT_VALUE;
    1a6c:	eb e3       	ldi	r30, 0x3B	; 59
    1a6e:	f0 e0       	ldi	r31, 0x00	; 0
    1a70:	10 82       	st	Z, r1
PORTB=PORTB_INIT_VALUE;
    1a72:	e8 e3       	ldi	r30, 0x38	; 56
    1a74:	f0 e0       	ldi	r31, 0x00	; 0
    1a76:	10 82       	st	Z, r1
PORTC=PORTC_INIT_VALUE;
    1a78:	e5 e3       	ldi	r30, 0x35	; 53
    1a7a:	f0 e0       	ldi	r31, 0x00	; 0
    1a7c:	10 82       	st	Z, r1
PORTD=PORTD_INIT_VALUE;
    1a7e:	e2 e3       	ldi	r30, 0x32	; 50
    1a80:	f0 e0       	ldi	r31, 0x00	; 0
    1a82:	10 82       	st	Z, r1
}
    1a84:	cf 91       	pop	r28
    1a86:	df 91       	pop	r29
    1a88:	08 95       	ret

00001a8a <GIE_Enable>:
#include "../../../LIB/BIT_MATH.h"
#include "../inc/GIE_interface.h"
#include "../inc/GIE_register.h"

void GIE_Enable(void)
{
    1a8a:	df 93       	push	r29
    1a8c:	cf 93       	push	r28
    1a8e:	cd b7       	in	r28, 0x3d	; 61
    1a90:	de b7       	in	r29, 0x3e	; 62
SET_BIT(SREG,SREG_I);
    1a92:	af e5       	ldi	r26, 0x5F	; 95
    1a94:	b0 e0       	ldi	r27, 0x00	; 0
    1a96:	ef e5       	ldi	r30, 0x5F	; 95
    1a98:	f0 e0       	ldi	r31, 0x00	; 0
    1a9a:	80 81       	ld	r24, Z
    1a9c:	80 68       	ori	r24, 0x80	; 128
    1a9e:	8c 93       	st	X, r24

}
    1aa0:	cf 91       	pop	r28
    1aa2:	df 91       	pop	r29
    1aa4:	08 95       	ret

00001aa6 <GIE_Disable>:
void GIE_Disable(void)
{
    1aa6:	df 93       	push	r29
    1aa8:	cf 93       	push	r28
    1aaa:	cd b7       	in	r28, 0x3d	; 61
    1aac:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(SREG,SREG_I);
    1aae:	af e5       	ldi	r26, 0x5F	; 95
    1ab0:	b0 e0       	ldi	r27, 0x00	; 0
    1ab2:	ef e5       	ldi	r30, 0x5F	; 95
    1ab4:	f0 e0       	ldi	r31, 0x00	; 0
    1ab6:	80 81       	ld	r24, Z
    1ab8:	8f 77       	andi	r24, 0x7F	; 127
    1aba:	8c 93       	st	X, r24
}
    1abc:	cf 91       	pop	r28
    1abe:	df 91       	pop	r29
    1ac0:	08 95       	ret

00001ac2 <EXTI_voidInt0Init>:
#include "../inc/EXTI_interface.h"
#include "../inc/EXTI_config.h"
#include "../inc/EXTI_private.h"

void EXTI_voidInt0Init(void)
{
    1ac2:	df 93       	push	r29
    1ac4:	cf 93       	push	r28
    1ac6:	cd b7       	in	r28, 0x3d	; 61
    1ac8:	de b7       	in	r29, 0x3e	; 62

#if INT0_SENSE == LOW_LEVEL
	CLEAR_BIT(MCUCR,MCUCR_ISC00);
	CLEAR_BIT(MCUCR,MCUCR_ISC01);
#elif INT0_SENSE == ANY_CHANGE
	SET_BIT(MCUCR,MCUCR_ISC00);
    1aca:	a5 e5       	ldi	r26, 0x55	; 85
    1acc:	b0 e0       	ldi	r27, 0x00	; 0
    1ace:	e5 e5       	ldi	r30, 0x55	; 85
    1ad0:	f0 e0       	ldi	r31, 0x00	; 0
    1ad2:	80 81       	ld	r24, Z
    1ad4:	81 60       	ori	r24, 0x01	; 1
    1ad6:	8c 93       	st	X, r24
	CLEAR_BIT(MCUCR,MCUCR_ISC01);
    1ad8:	a5 e5       	ldi	r26, 0x55	; 85
    1ada:	b0 e0       	ldi	r27, 0x00	; 0
    1adc:	e5 e5       	ldi	r30, 0x55	; 85
    1ade:	f0 e0       	ldi	r31, 0x00	; 0
    1ae0:	80 81       	ld	r24, Z
    1ae2:	8d 7f       	andi	r24, 0xFD	; 253
    1ae4:	8c 93       	st	X, r24
#else
#error "INT0 Wrong init"
#endif

#if INT0_STATE == INT0_ENABLE
	SET_BIT(GICR,GICR_INT0);
    1ae6:	ab e5       	ldi	r26, 0x5B	; 91
    1ae8:	b0 e0       	ldi	r27, 0x00	; 0
    1aea:	eb e5       	ldi	r30, 0x5B	; 91
    1aec:	f0 e0       	ldi	r31, 0x00	; 0
    1aee:	80 81       	ld	r24, Z
    1af0:	80 64       	ori	r24, 0x40	; 64
    1af2:	8c 93       	st	X, r24
	CLEAR_BIT(GICR,GICR_INT0);
#else
#error "INT0 Wrong init"
#endif

}
    1af4:	cf 91       	pop	r28
    1af6:	df 91       	pop	r29
    1af8:	08 95       	ret

00001afa <EXTI_voidInt1Init>:

void EXTI_voidInt1Init(void)
{
    1afa:	df 93       	push	r29
    1afc:	cf 93       	push	r28
    1afe:	cd b7       	in	r28, 0x3d	; 61
    1b00:	de b7       	in	r29, 0x3e	; 62
#if INT1_SENSE == LOW_LEVEL
	CLEAR_BIT(MCUCR,MCUCR_ISC10);
	CLEAR_BIT(MCUCR,MCUCR_ISC11);
#elif INT1_SENSE == ANY_CHANGE
	SET_BIT(MCUCR,MCUCR_ISC10);
    1b02:	a5 e5       	ldi	r26, 0x55	; 85
    1b04:	b0 e0       	ldi	r27, 0x00	; 0
    1b06:	e5 e5       	ldi	r30, 0x55	; 85
    1b08:	f0 e0       	ldi	r31, 0x00	; 0
    1b0a:	80 81       	ld	r24, Z
    1b0c:	84 60       	ori	r24, 0x04	; 4
    1b0e:	8c 93       	st	X, r24
	CLEAR_BIT(MCUCR,MCUCR_ISC11);
    1b10:	a5 e5       	ldi	r26, 0x55	; 85
    1b12:	b0 e0       	ldi	r27, 0x00	; 0
    1b14:	e5 e5       	ldi	r30, 0x55	; 85
    1b16:	f0 e0       	ldi	r31, 0x00	; 0
    1b18:	80 81       	ld	r24, Z
    1b1a:	87 7f       	andi	r24, 0xF7	; 247
    1b1c:	8c 93       	st	X, r24
#elif  INT1_STATE == INT1_DISABLE
	CLEAR_BIT(GICR,GICR_INT1);
#else
#warning "INT1 Wrong init"
#endif
}
    1b1e:	cf 91       	pop	r28
    1b20:	df 91       	pop	r29
    1b22:	08 95       	ret

00001b24 <EXTI_voidInt2Init>:
void EXTI_voidInt2Init(void)
{
    1b24:	df 93       	push	r29
    1b26:	cf 93       	push	r28
    1b28:	cd b7       	in	r28, 0x3d	; 61
    1b2a:	de b7       	in	r29, 0x3e	; 62

#if INT2_SENSE == FALLING_EDGE
	CLEAR_BIT(MCUCSR,MCUCSR_ISC2);
    1b2c:	a4 e5       	ldi	r26, 0x54	; 84
    1b2e:	b0 e0       	ldi	r27, 0x00	; 0
    1b30:	e4 e5       	ldi	r30, 0x54	; 84
    1b32:	f0 e0       	ldi	r31, 0x00	; 0
    1b34:	80 81       	ld	r24, Z
    1b36:	8f 7b       	andi	r24, 0xBF	; 191
    1b38:	8c 93       	st	X, r24
	CLEAR_BIT(GICR,GICR_INT2);
#else
#warning "INT2 Wrong init"
#endif

}
    1b3a:	cf 91       	pop	r28
    1b3c:	df 91       	pop	r29
    1b3e:	08 95       	ret

00001b40 <EXTI_uint8IntSetSenseControl>:

uint8 EXTI_uint8IntSetSenseControl(uint8 Copy_uint8IntNumber,uint8 Copy_uint8Sense)
{
    1b40:	df 93       	push	r29
    1b42:	cf 93       	push	r28
    1b44:	cd b7       	in	r28, 0x3d	; 61
    1b46:	de b7       	in	r29, 0x3e	; 62
    1b48:	29 97       	sbiw	r28, 0x09	; 9
    1b4a:	0f b6       	in	r0, 0x3f	; 63
    1b4c:	f8 94       	cli
    1b4e:	de bf       	out	0x3e, r29	; 62
    1b50:	0f be       	out	0x3f, r0	; 63
    1b52:	cd bf       	out	0x3d, r28	; 61
    1b54:	8a 83       	std	Y+2, r24	; 0x02
    1b56:	6b 83       	std	Y+3, r22	; 0x03
	uint8 Local_ErrorState=0;
    1b58:	19 82       	std	Y+1, r1	; 0x01
	if(INT0==Copy_uint8IntNumber)
    1b5a:	8a 81       	ldd	r24, Y+2	; 0x02
    1b5c:	81 30       	cpi	r24, 0x01	; 1
    1b5e:	09 f0       	breq	.+2      	; 0x1b62 <EXTI_uint8IntSetSenseControl+0x22>
    1b60:	5e c0       	rjmp	.+188    	; 0x1c1e <EXTI_uint8IntSetSenseControl+0xde>
	{
		switch(Copy_uint8Sense)
    1b62:	8b 81       	ldd	r24, Y+3	; 0x03
    1b64:	28 2f       	mov	r18, r24
    1b66:	30 e0       	ldi	r19, 0x00	; 0
    1b68:	39 87       	std	Y+9, r19	; 0x09
    1b6a:	28 87       	std	Y+8, r18	; 0x08
    1b6c:	88 85       	ldd	r24, Y+8	; 0x08
    1b6e:	99 85       	ldd	r25, Y+9	; 0x09
    1b70:	81 30       	cpi	r24, 0x01	; 1
    1b72:	91 05       	cpc	r25, r1
    1b74:	21 f1       	breq	.+72     	; 0x1bbe <EXTI_uint8IntSetSenseControl+0x7e>
    1b76:	28 85       	ldd	r18, Y+8	; 0x08
    1b78:	39 85       	ldd	r19, Y+9	; 0x09
    1b7a:	22 30       	cpi	r18, 0x02	; 2
    1b7c:	31 05       	cpc	r19, r1
    1b7e:	2c f4       	brge	.+10     	; 0x1b8a <EXTI_uint8IntSetSenseControl+0x4a>
    1b80:	88 85       	ldd	r24, Y+8	; 0x08
    1b82:	99 85       	ldd	r25, Y+9	; 0x09
    1b84:	00 97       	sbiw	r24, 0x00	; 0
    1b86:	61 f0       	breq	.+24     	; 0x1ba0 <EXTI_uint8IntSetSenseControl+0x60>
    1b88:	47 c0       	rjmp	.+142    	; 0x1c18 <EXTI_uint8IntSetSenseControl+0xd8>
    1b8a:	28 85       	ldd	r18, Y+8	; 0x08
    1b8c:	39 85       	ldd	r19, Y+9	; 0x09
    1b8e:	22 30       	cpi	r18, 0x02	; 2
    1b90:	31 05       	cpc	r19, r1
    1b92:	21 f1       	breq	.+72     	; 0x1bdc <EXTI_uint8IntSetSenseControl+0x9c>
    1b94:	88 85       	ldd	r24, Y+8	; 0x08
    1b96:	99 85       	ldd	r25, Y+9	; 0x09
    1b98:	83 30       	cpi	r24, 0x03	; 3
    1b9a:	91 05       	cpc	r25, r1
    1b9c:	71 f1       	breq	.+92     	; 0x1bfa <EXTI_uint8IntSetSenseControl+0xba>
    1b9e:	3c c0       	rjmp	.+120    	; 0x1c18 <EXTI_uint8IntSetSenseControl+0xd8>
		{
		case EXTI_LOW_LEVEL :CLEAR_BIT(MCUCR,MCUCR_ISC00);CLEAR_BIT(MCUCR,MCUCR_ISC01);break;
    1ba0:	a5 e5       	ldi	r26, 0x55	; 85
    1ba2:	b0 e0       	ldi	r27, 0x00	; 0
    1ba4:	e5 e5       	ldi	r30, 0x55	; 85
    1ba6:	f0 e0       	ldi	r31, 0x00	; 0
    1ba8:	80 81       	ld	r24, Z
    1baa:	8e 7f       	andi	r24, 0xFE	; 254
    1bac:	8c 93       	st	X, r24
    1bae:	a5 e5       	ldi	r26, 0x55	; 85
    1bb0:	b0 e0       	ldi	r27, 0x00	; 0
    1bb2:	e5 e5       	ldi	r30, 0x55	; 85
    1bb4:	f0 e0       	ldi	r31, 0x00	; 0
    1bb6:	80 81       	ld	r24, Z
    1bb8:	8d 7f       	andi	r24, 0xFD	; 253
    1bba:	8c 93       	st	X, r24
    1bbc:	ba c0       	rjmp	.+372    	; 0x1d32 <EXTI_uint8IntSetSenseControl+0x1f2>
		case EXTI_ANY_CHANGE :SET_BIT(MCUCR,MCUCR_ISC00);CLEAR_BIT(MCUCR,MCUCR_ISC01);break;
    1bbe:	a5 e5       	ldi	r26, 0x55	; 85
    1bc0:	b0 e0       	ldi	r27, 0x00	; 0
    1bc2:	e5 e5       	ldi	r30, 0x55	; 85
    1bc4:	f0 e0       	ldi	r31, 0x00	; 0
    1bc6:	80 81       	ld	r24, Z
    1bc8:	81 60       	ori	r24, 0x01	; 1
    1bca:	8c 93       	st	X, r24
    1bcc:	a5 e5       	ldi	r26, 0x55	; 85
    1bce:	b0 e0       	ldi	r27, 0x00	; 0
    1bd0:	e5 e5       	ldi	r30, 0x55	; 85
    1bd2:	f0 e0       	ldi	r31, 0x00	; 0
    1bd4:	80 81       	ld	r24, Z
    1bd6:	8d 7f       	andi	r24, 0xFD	; 253
    1bd8:	8c 93       	st	X, r24
    1bda:	ab c0       	rjmp	.+342    	; 0x1d32 <EXTI_uint8IntSetSenseControl+0x1f2>
		case EXTI_FALLING:CLEAR_BIT(MCUCR,MCUCR_ISC00);SET_BIT(MCUCR,MCUCR_ISC01);break;
    1bdc:	a5 e5       	ldi	r26, 0x55	; 85
    1bde:	b0 e0       	ldi	r27, 0x00	; 0
    1be0:	e5 e5       	ldi	r30, 0x55	; 85
    1be2:	f0 e0       	ldi	r31, 0x00	; 0
    1be4:	80 81       	ld	r24, Z
    1be6:	8e 7f       	andi	r24, 0xFE	; 254
    1be8:	8c 93       	st	X, r24
    1bea:	a5 e5       	ldi	r26, 0x55	; 85
    1bec:	b0 e0       	ldi	r27, 0x00	; 0
    1bee:	e5 e5       	ldi	r30, 0x55	; 85
    1bf0:	f0 e0       	ldi	r31, 0x00	; 0
    1bf2:	80 81       	ld	r24, Z
    1bf4:	82 60       	ori	r24, 0x02	; 2
    1bf6:	8c 93       	st	X, r24
    1bf8:	9c c0       	rjmp	.+312    	; 0x1d32 <EXTI_uint8IntSetSenseControl+0x1f2>
		case EXTI_RISING:SET_BIT(MCUCR,MCUCR_ISC00);SET_BIT(MCUCR,MCUCR_ISC01);break;
    1bfa:	a5 e5       	ldi	r26, 0x55	; 85
    1bfc:	b0 e0       	ldi	r27, 0x00	; 0
    1bfe:	e5 e5       	ldi	r30, 0x55	; 85
    1c00:	f0 e0       	ldi	r31, 0x00	; 0
    1c02:	80 81       	ld	r24, Z
    1c04:	81 60       	ori	r24, 0x01	; 1
    1c06:	8c 93       	st	X, r24
    1c08:	a5 e5       	ldi	r26, 0x55	; 85
    1c0a:	b0 e0       	ldi	r27, 0x00	; 0
    1c0c:	e5 e5       	ldi	r30, 0x55	; 85
    1c0e:	f0 e0       	ldi	r31, 0x00	; 0
    1c10:	80 81       	ld	r24, Z
    1c12:	82 60       	ori	r24, 0x02	; 2
    1c14:	8c 93       	st	X, r24
    1c16:	8d c0       	rjmp	.+282    	; 0x1d32 <EXTI_uint8IntSetSenseControl+0x1f2>
		default : Local_ErrorState=1;
    1c18:	81 e0       	ldi	r24, 0x01	; 1
    1c1a:	89 83       	std	Y+1, r24	; 0x01
    1c1c:	8a c0       	rjmp	.+276    	; 0x1d32 <EXTI_uint8IntSetSenseControl+0x1f2>
		}
	}
	else if(INT1==Copy_uint8IntNumber)
    1c1e:	8a 81       	ldd	r24, Y+2	; 0x02
    1c20:	82 30       	cpi	r24, 0x02	; 2
    1c22:	09 f0       	breq	.+2      	; 0x1c26 <EXTI_uint8IntSetSenseControl+0xe6>
    1c24:	5e c0       	rjmp	.+188    	; 0x1ce2 <EXTI_uint8IntSetSenseControl+0x1a2>
	{
		switch(Copy_uint8Sense)
    1c26:	8b 81       	ldd	r24, Y+3	; 0x03
    1c28:	28 2f       	mov	r18, r24
    1c2a:	30 e0       	ldi	r19, 0x00	; 0
    1c2c:	3f 83       	std	Y+7, r19	; 0x07
    1c2e:	2e 83       	std	Y+6, r18	; 0x06
    1c30:	8e 81       	ldd	r24, Y+6	; 0x06
    1c32:	9f 81       	ldd	r25, Y+7	; 0x07
    1c34:	81 30       	cpi	r24, 0x01	; 1
    1c36:	91 05       	cpc	r25, r1
    1c38:	21 f1       	breq	.+72     	; 0x1c82 <EXTI_uint8IntSetSenseControl+0x142>
    1c3a:	2e 81       	ldd	r18, Y+6	; 0x06
    1c3c:	3f 81       	ldd	r19, Y+7	; 0x07
    1c3e:	22 30       	cpi	r18, 0x02	; 2
    1c40:	31 05       	cpc	r19, r1
    1c42:	2c f4       	brge	.+10     	; 0x1c4e <EXTI_uint8IntSetSenseControl+0x10e>
    1c44:	8e 81       	ldd	r24, Y+6	; 0x06
    1c46:	9f 81       	ldd	r25, Y+7	; 0x07
    1c48:	00 97       	sbiw	r24, 0x00	; 0
    1c4a:	61 f0       	breq	.+24     	; 0x1c64 <EXTI_uint8IntSetSenseControl+0x124>
    1c4c:	47 c0       	rjmp	.+142    	; 0x1cdc <EXTI_uint8IntSetSenseControl+0x19c>
    1c4e:	2e 81       	ldd	r18, Y+6	; 0x06
    1c50:	3f 81       	ldd	r19, Y+7	; 0x07
    1c52:	22 30       	cpi	r18, 0x02	; 2
    1c54:	31 05       	cpc	r19, r1
    1c56:	21 f1       	breq	.+72     	; 0x1ca0 <EXTI_uint8IntSetSenseControl+0x160>
    1c58:	8e 81       	ldd	r24, Y+6	; 0x06
    1c5a:	9f 81       	ldd	r25, Y+7	; 0x07
    1c5c:	83 30       	cpi	r24, 0x03	; 3
    1c5e:	91 05       	cpc	r25, r1
    1c60:	71 f1       	breq	.+92     	; 0x1cbe <EXTI_uint8IntSetSenseControl+0x17e>
    1c62:	3c c0       	rjmp	.+120    	; 0x1cdc <EXTI_uint8IntSetSenseControl+0x19c>
	  {
		case EXTI_LOW_LEVEL :CLEAR_BIT(MCUCR,MCUCR_ISC10);CLEAR_BIT(MCUCR,MCUCR_ISC11);break;
    1c64:	a5 e5       	ldi	r26, 0x55	; 85
    1c66:	b0 e0       	ldi	r27, 0x00	; 0
    1c68:	e5 e5       	ldi	r30, 0x55	; 85
    1c6a:	f0 e0       	ldi	r31, 0x00	; 0
    1c6c:	80 81       	ld	r24, Z
    1c6e:	8b 7f       	andi	r24, 0xFB	; 251
    1c70:	8c 93       	st	X, r24
    1c72:	a5 e5       	ldi	r26, 0x55	; 85
    1c74:	b0 e0       	ldi	r27, 0x00	; 0
    1c76:	e5 e5       	ldi	r30, 0x55	; 85
    1c78:	f0 e0       	ldi	r31, 0x00	; 0
    1c7a:	80 81       	ld	r24, Z
    1c7c:	87 7f       	andi	r24, 0xF7	; 247
    1c7e:	8c 93       	st	X, r24
    1c80:	58 c0       	rjmp	.+176    	; 0x1d32 <EXTI_uint8IntSetSenseControl+0x1f2>
	   case EXTI_ANY_CHANGE :SET_BIT(MCUCR,MCUCR_ISC10);CLEAR_BIT(MCUCR,MCUCR_ISC11);break;
    1c82:	a5 e5       	ldi	r26, 0x55	; 85
    1c84:	b0 e0       	ldi	r27, 0x00	; 0
    1c86:	e5 e5       	ldi	r30, 0x55	; 85
    1c88:	f0 e0       	ldi	r31, 0x00	; 0
    1c8a:	80 81       	ld	r24, Z
    1c8c:	84 60       	ori	r24, 0x04	; 4
    1c8e:	8c 93       	st	X, r24
    1c90:	a5 e5       	ldi	r26, 0x55	; 85
    1c92:	b0 e0       	ldi	r27, 0x00	; 0
    1c94:	e5 e5       	ldi	r30, 0x55	; 85
    1c96:	f0 e0       	ldi	r31, 0x00	; 0
    1c98:	80 81       	ld	r24, Z
    1c9a:	87 7f       	andi	r24, 0xF7	; 247
    1c9c:	8c 93       	st	X, r24
    1c9e:	49 c0       	rjmp	.+146    	; 0x1d32 <EXTI_uint8IntSetSenseControl+0x1f2>
	   case EXTI_FALLING:CLEAR_BIT(MCUCR,MCUCR_ISC10);SET_BIT(MCUCR,MCUCR_ISC11);break;
    1ca0:	a5 e5       	ldi	r26, 0x55	; 85
    1ca2:	b0 e0       	ldi	r27, 0x00	; 0
    1ca4:	e5 e5       	ldi	r30, 0x55	; 85
    1ca6:	f0 e0       	ldi	r31, 0x00	; 0
    1ca8:	80 81       	ld	r24, Z
    1caa:	8b 7f       	andi	r24, 0xFB	; 251
    1cac:	8c 93       	st	X, r24
    1cae:	a5 e5       	ldi	r26, 0x55	; 85
    1cb0:	b0 e0       	ldi	r27, 0x00	; 0
    1cb2:	e5 e5       	ldi	r30, 0x55	; 85
    1cb4:	f0 e0       	ldi	r31, 0x00	; 0
    1cb6:	80 81       	ld	r24, Z
    1cb8:	88 60       	ori	r24, 0x08	; 8
    1cba:	8c 93       	st	X, r24
    1cbc:	3a c0       	rjmp	.+116    	; 0x1d32 <EXTI_uint8IntSetSenseControl+0x1f2>
	   case EXTI_RISING:SET_BIT(MCUCR,MCUCR_ISC10);SET_BIT(MCUCR,MCUCR_ISC11);break;
    1cbe:	a5 e5       	ldi	r26, 0x55	; 85
    1cc0:	b0 e0       	ldi	r27, 0x00	; 0
    1cc2:	e5 e5       	ldi	r30, 0x55	; 85
    1cc4:	f0 e0       	ldi	r31, 0x00	; 0
    1cc6:	80 81       	ld	r24, Z
    1cc8:	84 60       	ori	r24, 0x04	; 4
    1cca:	8c 93       	st	X, r24
    1ccc:	a5 e5       	ldi	r26, 0x55	; 85
    1cce:	b0 e0       	ldi	r27, 0x00	; 0
    1cd0:	e5 e5       	ldi	r30, 0x55	; 85
    1cd2:	f0 e0       	ldi	r31, 0x00	; 0
    1cd4:	80 81       	ld	r24, Z
    1cd6:	88 60       	ori	r24, 0x08	; 8
    1cd8:	8c 93       	st	X, r24
    1cda:	2b c0       	rjmp	.+86     	; 0x1d32 <EXTI_uint8IntSetSenseControl+0x1f2>
	   default : Local_ErrorState=1;
    1cdc:	81 e0       	ldi	r24, 0x01	; 1
    1cde:	89 83       	std	Y+1, r24	; 0x01
    1ce0:	28 c0       	rjmp	.+80     	; 0x1d32 <EXTI_uint8IntSetSenseControl+0x1f2>
	  }
	}
	else if(INT2==Copy_uint8IntNumber)
    1ce2:	8a 81       	ldd	r24, Y+2	; 0x02
    1ce4:	83 30       	cpi	r24, 0x03	; 3
    1ce6:	19 f5       	brne	.+70     	; 0x1d2e <EXTI_uint8IntSetSenseControl+0x1ee>
	{switch(Copy_uint8Sense)
    1ce8:	8b 81       	ldd	r24, Y+3	; 0x03
    1cea:	28 2f       	mov	r18, r24
    1cec:	30 e0       	ldi	r19, 0x00	; 0
    1cee:	3d 83       	std	Y+5, r19	; 0x05
    1cf0:	2c 83       	std	Y+4, r18	; 0x04
    1cf2:	8c 81       	ldd	r24, Y+4	; 0x04
    1cf4:	9d 81       	ldd	r25, Y+5	; 0x05
    1cf6:	82 30       	cpi	r24, 0x02	; 2
    1cf8:	91 05       	cpc	r25, r1
    1cfa:	31 f0       	breq	.+12     	; 0x1d08 <EXTI_uint8IntSetSenseControl+0x1c8>
    1cfc:	2c 81       	ldd	r18, Y+4	; 0x04
    1cfe:	3d 81       	ldd	r19, Y+5	; 0x05
    1d00:	23 30       	cpi	r18, 0x03	; 3
    1d02:	31 05       	cpc	r19, r1
    1d04:	49 f0       	breq	.+18     	; 0x1d18 <EXTI_uint8IntSetSenseControl+0x1d8>
    1d06:	10 c0       	rjmp	.+32     	; 0x1d28 <EXTI_uint8IntSetSenseControl+0x1e8>
	  {
	   case EXTI_FALLING:CLEAR_BIT(MCUCSR,MCUCSR_ISC2);break;
    1d08:	a4 e5       	ldi	r26, 0x54	; 84
    1d0a:	b0 e0       	ldi	r27, 0x00	; 0
    1d0c:	e4 e5       	ldi	r30, 0x54	; 84
    1d0e:	f0 e0       	ldi	r31, 0x00	; 0
    1d10:	80 81       	ld	r24, Z
    1d12:	8f 7b       	andi	r24, 0xBF	; 191
    1d14:	8c 93       	st	X, r24
    1d16:	0d c0       	rjmp	.+26     	; 0x1d32 <EXTI_uint8IntSetSenseControl+0x1f2>
	   case EXTI_RISING:SET_BIT(MCUCSR,MCUCSR_ISC2);break;
    1d18:	a4 e5       	ldi	r26, 0x54	; 84
    1d1a:	b0 e0       	ldi	r27, 0x00	; 0
    1d1c:	e4 e5       	ldi	r30, 0x54	; 84
    1d1e:	f0 e0       	ldi	r31, 0x00	; 0
    1d20:	80 81       	ld	r24, Z
    1d22:	80 64       	ori	r24, 0x40	; 64
    1d24:	8c 93       	st	X, r24
    1d26:	05 c0       	rjmp	.+10     	; 0x1d32 <EXTI_uint8IntSetSenseControl+0x1f2>
	   default : Local_ErrorState=1;
    1d28:	81 e0       	ldi	r24, 0x01	; 1
    1d2a:	89 83       	std	Y+1, r24	; 0x01
    1d2c:	02 c0       	rjmp	.+4      	; 0x1d32 <EXTI_uint8IntSetSenseControl+0x1f2>
	  }
	}
	else
	{
		Local_ErrorState=1;
    1d2e:	81 e0       	ldi	r24, 0x01	; 1
    1d30:	89 83       	std	Y+1, r24	; 0x01
	}

return Local_ErrorState;
    1d32:	89 81       	ldd	r24, Y+1	; 0x01
}
    1d34:	29 96       	adiw	r28, 0x09	; 9
    1d36:	0f b6       	in	r0, 0x3f	; 63
    1d38:	f8 94       	cli
    1d3a:	de bf       	out	0x3e, r29	; 62
    1d3c:	0f be       	out	0x3f, r0	; 63
    1d3e:	cd bf       	out	0x3d, r28	; 61
    1d40:	cf 91       	pop	r28
    1d42:	df 91       	pop	r29
    1d44:	08 95       	ret

00001d46 <EXTI_uint8IntEnable>:

uint8 EXTI_uint8IntEnable(uint8 Copy_uint8IntNumber)
{
    1d46:	df 93       	push	r29
    1d48:	cf 93       	push	r28
    1d4a:	00 d0       	rcall	.+0      	; 0x1d4c <EXTI_uint8IntEnable+0x6>
    1d4c:	00 d0       	rcall	.+0      	; 0x1d4e <EXTI_uint8IntEnable+0x8>
    1d4e:	cd b7       	in	r28, 0x3d	; 61
    1d50:	de b7       	in	r29, 0x3e	; 62
    1d52:	8a 83       	std	Y+2, r24	; 0x02
	uint8 Local_ErrorState = 0;
    1d54:	19 82       	std	Y+1, r1	; 0x01
	switch (Copy_uint8IntNumber) {
    1d56:	8a 81       	ldd	r24, Y+2	; 0x02
    1d58:	28 2f       	mov	r18, r24
    1d5a:	30 e0       	ldi	r19, 0x00	; 0
    1d5c:	3c 83       	std	Y+4, r19	; 0x04
    1d5e:	2b 83       	std	Y+3, r18	; 0x03
    1d60:	8b 81       	ldd	r24, Y+3	; 0x03
    1d62:	9c 81       	ldd	r25, Y+4	; 0x04
    1d64:	82 30       	cpi	r24, 0x02	; 2
    1d66:	91 05       	cpc	r25, r1
    1d68:	91 f0       	breq	.+36     	; 0x1d8e <EXTI_uint8IntEnable+0x48>
    1d6a:	2b 81       	ldd	r18, Y+3	; 0x03
    1d6c:	3c 81       	ldd	r19, Y+4	; 0x04
    1d6e:	23 30       	cpi	r18, 0x03	; 3
    1d70:	31 05       	cpc	r19, r1
    1d72:	a9 f0       	breq	.+42     	; 0x1d9e <EXTI_uint8IntEnable+0x58>
    1d74:	8b 81       	ldd	r24, Y+3	; 0x03
    1d76:	9c 81       	ldd	r25, Y+4	; 0x04
    1d78:	81 30       	cpi	r24, 0x01	; 1
    1d7a:	91 05       	cpc	r25, r1
    1d7c:	c1 f4       	brne	.+48     	; 0x1dae <EXTI_uint8IntEnable+0x68>
	case INT0:SET_BIT(GICR,GICR_INT0);break;
    1d7e:	ab e5       	ldi	r26, 0x5B	; 91
    1d80:	b0 e0       	ldi	r27, 0x00	; 0
    1d82:	eb e5       	ldi	r30, 0x5B	; 91
    1d84:	f0 e0       	ldi	r31, 0x00	; 0
    1d86:	80 81       	ld	r24, Z
    1d88:	80 64       	ori	r24, 0x40	; 64
    1d8a:	8c 93       	st	X, r24
    1d8c:	12 c0       	rjmp	.+36     	; 0x1db2 <EXTI_uint8IntEnable+0x6c>
	case INT1:SET_BIT(GICR,GICR_INT1);break;
    1d8e:	ab e5       	ldi	r26, 0x5B	; 91
    1d90:	b0 e0       	ldi	r27, 0x00	; 0
    1d92:	eb e5       	ldi	r30, 0x5B	; 91
    1d94:	f0 e0       	ldi	r31, 0x00	; 0
    1d96:	80 81       	ld	r24, Z
    1d98:	80 68       	ori	r24, 0x80	; 128
    1d9a:	8c 93       	st	X, r24
    1d9c:	0a c0       	rjmp	.+20     	; 0x1db2 <EXTI_uint8IntEnable+0x6c>
	case INT2:SET_BIT(GICR,GICR_INT2);break;
    1d9e:	ab e5       	ldi	r26, 0x5B	; 91
    1da0:	b0 e0       	ldi	r27, 0x00	; 0
    1da2:	eb e5       	ldi	r30, 0x5B	; 91
    1da4:	f0 e0       	ldi	r31, 0x00	; 0
    1da6:	80 81       	ld	r24, Z
    1da8:	80 62       	ori	r24, 0x20	; 32
    1daa:	8c 93       	st	X, r24
    1dac:	02 c0       	rjmp	.+4      	; 0x1db2 <EXTI_uint8IntEnable+0x6c>
    default  : Local_ErrorState=1;
    1dae:	81 e0       	ldi	r24, 0x01	; 1
    1db0:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_ErrorState;
    1db2:	89 81       	ldd	r24, Y+1	; 0x01
}
    1db4:	0f 90       	pop	r0
    1db6:	0f 90       	pop	r0
    1db8:	0f 90       	pop	r0
    1dba:	0f 90       	pop	r0
    1dbc:	cf 91       	pop	r28
    1dbe:	df 91       	pop	r29
    1dc0:	08 95       	ret

00001dc2 <EXTI_uint8IntDisable>:


uint8 EXTI_uint8IntDisable(uint8 Copy_uint8IntNumber)
{
    1dc2:	df 93       	push	r29
    1dc4:	cf 93       	push	r28
    1dc6:	00 d0       	rcall	.+0      	; 0x1dc8 <EXTI_uint8IntDisable+0x6>
    1dc8:	00 d0       	rcall	.+0      	; 0x1dca <EXTI_uint8IntDisable+0x8>
    1dca:	cd b7       	in	r28, 0x3d	; 61
    1dcc:	de b7       	in	r29, 0x3e	; 62
    1dce:	8a 83       	std	Y+2, r24	; 0x02
	uint8 Local_ErrorState = 0;
    1dd0:	19 82       	std	Y+1, r1	; 0x01
	switch (Copy_uint8IntNumber) {
    1dd2:	8a 81       	ldd	r24, Y+2	; 0x02
    1dd4:	28 2f       	mov	r18, r24
    1dd6:	30 e0       	ldi	r19, 0x00	; 0
    1dd8:	3c 83       	std	Y+4, r19	; 0x04
    1dda:	2b 83       	std	Y+3, r18	; 0x03
    1ddc:	8b 81       	ldd	r24, Y+3	; 0x03
    1dde:	9c 81       	ldd	r25, Y+4	; 0x04
    1de0:	82 30       	cpi	r24, 0x02	; 2
    1de2:	91 05       	cpc	r25, r1
    1de4:	91 f0       	breq	.+36     	; 0x1e0a <EXTI_uint8IntDisable+0x48>
    1de6:	2b 81       	ldd	r18, Y+3	; 0x03
    1de8:	3c 81       	ldd	r19, Y+4	; 0x04
    1dea:	23 30       	cpi	r18, 0x03	; 3
    1dec:	31 05       	cpc	r19, r1
    1dee:	a9 f0       	breq	.+42     	; 0x1e1a <EXTI_uint8IntDisable+0x58>
    1df0:	8b 81       	ldd	r24, Y+3	; 0x03
    1df2:	9c 81       	ldd	r25, Y+4	; 0x04
    1df4:	81 30       	cpi	r24, 0x01	; 1
    1df6:	91 05       	cpc	r25, r1
    1df8:	c1 f4       	brne	.+48     	; 0x1e2a <EXTI_uint8IntDisable+0x68>
	case INT0:CLEAR_BIT(GICR,GICR_INT0);break;
    1dfa:	ab e5       	ldi	r26, 0x5B	; 91
    1dfc:	b0 e0       	ldi	r27, 0x00	; 0
    1dfe:	eb e5       	ldi	r30, 0x5B	; 91
    1e00:	f0 e0       	ldi	r31, 0x00	; 0
    1e02:	80 81       	ld	r24, Z
    1e04:	8f 7b       	andi	r24, 0xBF	; 191
    1e06:	8c 93       	st	X, r24
    1e08:	12 c0       	rjmp	.+36     	; 0x1e2e <EXTI_uint8IntDisable+0x6c>
	case INT1:CLEAR_BIT(GICR,GICR_INT1);break;
    1e0a:	ab e5       	ldi	r26, 0x5B	; 91
    1e0c:	b0 e0       	ldi	r27, 0x00	; 0
    1e0e:	eb e5       	ldi	r30, 0x5B	; 91
    1e10:	f0 e0       	ldi	r31, 0x00	; 0
    1e12:	80 81       	ld	r24, Z
    1e14:	8f 77       	andi	r24, 0x7F	; 127
    1e16:	8c 93       	st	X, r24
    1e18:	0a c0       	rjmp	.+20     	; 0x1e2e <EXTI_uint8IntDisable+0x6c>
	case INT2:CLEAR_BIT(GICR,GICR_INT2);break;
    1e1a:	ab e5       	ldi	r26, 0x5B	; 91
    1e1c:	b0 e0       	ldi	r27, 0x00	; 0
    1e1e:	eb e5       	ldi	r30, 0x5B	; 91
    1e20:	f0 e0       	ldi	r31, 0x00	; 0
    1e22:	80 81       	ld	r24, Z
    1e24:	8f 7d       	andi	r24, 0xDF	; 223
    1e26:	8c 93       	st	X, r24
    1e28:	02 c0       	rjmp	.+4      	; 0x1e2e <EXTI_uint8IntDisable+0x6c>
    default  : Local_ErrorState=1;
    1e2a:	81 e0       	ldi	r24, 0x01	; 1
    1e2c:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_ErrorState;
    1e2e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1e30:	0f 90       	pop	r0
    1e32:	0f 90       	pop	r0
    1e34:	0f 90       	pop	r0
    1e36:	0f 90       	pop	r0
    1e38:	cf 91       	pop	r28
    1e3a:	df 91       	pop	r29
    1e3c:	08 95       	ret

00001e3e <EXTI_uint8Int0SetCallBack>:

uint8 EXTI_uint8Int0SetCallBack(void (*Copy_pvInt0Func)(void))
{
    1e3e:	df 93       	push	r29
    1e40:	cf 93       	push	r28
    1e42:	00 d0       	rcall	.+0      	; 0x1e44 <EXTI_uint8Int0SetCallBack+0x6>
    1e44:	0f 92       	push	r0
    1e46:	cd b7       	in	r28, 0x3d	; 61
    1e48:	de b7       	in	r29, 0x3e	; 62
    1e4a:	9b 83       	std	Y+3, r25	; 0x03
    1e4c:	8a 83       	std	Y+2, r24	; 0x02
	uint8 Local_uint8ErrorStatus=NULL;
    1e4e:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_pvInt0Func!=NULL)
    1e50:	8a 81       	ldd	r24, Y+2	; 0x02
    1e52:	9b 81       	ldd	r25, Y+3	; 0x03
    1e54:	00 97       	sbiw	r24, 0x00	; 0
    1e56:	39 f0       	breq	.+14     	; 0x1e66 <EXTI_uint8Int0SetCallBack+0x28>
	{
		Global_EXTI_pvInt0Func=Copy_pvInt0Func;
    1e58:	8a 81       	ldd	r24, Y+2	; 0x02
    1e5a:	9b 81       	ldd	r25, Y+3	; 0x03
    1e5c:	90 93 81 03 	sts	0x0381, r25
    1e60:	80 93 80 03 	sts	0x0380, r24
    1e64:	02 c0       	rjmp	.+4      	; 0x1e6a <EXTI_uint8Int0SetCallBack+0x2c>

	}
	else
	{
		 Local_uint8ErrorStatus=2;
    1e66:	82 e0       	ldi	r24, 0x02	; 2
    1e68:	89 83       	std	Y+1, r24	; 0x01

	}
	return Local_uint8ErrorStatus;
    1e6a:	89 81       	ldd	r24, Y+1	; 0x01
}
    1e6c:	0f 90       	pop	r0
    1e6e:	0f 90       	pop	r0
    1e70:	0f 90       	pop	r0
    1e72:	cf 91       	pop	r28
    1e74:	df 91       	pop	r29
    1e76:	08 95       	ret

00001e78 <EXTI_uint8Int1SetCallBack>:



uint8 EXTI_uint8Int1SetCallBack(void (*Copy_pvInt1Func)(void))
{
    1e78:	df 93       	push	r29
    1e7a:	cf 93       	push	r28
    1e7c:	00 d0       	rcall	.+0      	; 0x1e7e <EXTI_uint8Int1SetCallBack+0x6>
    1e7e:	0f 92       	push	r0
    1e80:	cd b7       	in	r28, 0x3d	; 61
    1e82:	de b7       	in	r29, 0x3e	; 62
    1e84:	9b 83       	std	Y+3, r25	; 0x03
    1e86:	8a 83       	std	Y+2, r24	; 0x02
	uint8 Local_uint8ErrorStatus=NULL;
    1e88:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_pvInt1Func!=NULL)
    1e8a:	8a 81       	ldd	r24, Y+2	; 0x02
    1e8c:	9b 81       	ldd	r25, Y+3	; 0x03
    1e8e:	00 97       	sbiw	r24, 0x00	; 0
    1e90:	39 f0       	breq	.+14     	; 0x1ea0 <EXTI_uint8Int1SetCallBack+0x28>
	{
		Global_EXTI_pvInt1Func=Copy_pvInt1Func;
    1e92:	8a 81       	ldd	r24, Y+2	; 0x02
    1e94:	9b 81       	ldd	r25, Y+3	; 0x03
    1e96:	90 93 83 03 	sts	0x0383, r25
    1e9a:	80 93 82 03 	sts	0x0382, r24
    1e9e:	02 c0       	rjmp	.+4      	; 0x1ea4 <EXTI_uint8Int1SetCallBack+0x2c>

	}
	else
	{
		 Local_uint8ErrorStatus=2;
    1ea0:	82 e0       	ldi	r24, 0x02	; 2
    1ea2:	89 83       	std	Y+1, r24	; 0x01

	}
	return Local_uint8ErrorStatus;
    1ea4:	89 81       	ldd	r24, Y+1	; 0x01
}
    1ea6:	0f 90       	pop	r0
    1ea8:	0f 90       	pop	r0
    1eaa:	0f 90       	pop	r0
    1eac:	cf 91       	pop	r28
    1eae:	df 91       	pop	r29
    1eb0:	08 95       	ret

00001eb2 <EXTI_uint8Int2SetCallBack>:



uint8 EXTI_uint8Int2SetCallBack(void (*Copy_pvInt2Func)(void))
{
    1eb2:	df 93       	push	r29
    1eb4:	cf 93       	push	r28
    1eb6:	00 d0       	rcall	.+0      	; 0x1eb8 <EXTI_uint8Int2SetCallBack+0x6>
    1eb8:	0f 92       	push	r0
    1eba:	cd b7       	in	r28, 0x3d	; 61
    1ebc:	de b7       	in	r29, 0x3e	; 62
    1ebe:	9b 83       	std	Y+3, r25	; 0x03
    1ec0:	8a 83       	std	Y+2, r24	; 0x02
	uint8 Local_uint8ErrorStatus=NULL;
    1ec2:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_pvInt2Func!=NULL)
    1ec4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ec6:	9b 81       	ldd	r25, Y+3	; 0x03
    1ec8:	00 97       	sbiw	r24, 0x00	; 0
    1eca:	39 f0       	breq	.+14     	; 0x1eda <EXTI_uint8Int2SetCallBack+0x28>
	{
		Global_EXTI_pvInt2Func=Copy_pvInt2Func;
    1ecc:	8a 81       	ldd	r24, Y+2	; 0x02
    1ece:	9b 81       	ldd	r25, Y+3	; 0x03
    1ed0:	90 93 85 03 	sts	0x0385, r25
    1ed4:	80 93 84 03 	sts	0x0384, r24
    1ed8:	02 c0       	rjmp	.+4      	; 0x1ede <EXTI_uint8Int2SetCallBack+0x2c>

	}
	else
	{
		 Local_uint8ErrorStatus=2;
    1eda:	82 e0       	ldi	r24, 0x02	; 2
    1edc:	89 83       	std	Y+1, r24	; 0x01

	}
	return Local_uint8ErrorStatus;
    1ede:	89 81       	ldd	r24, Y+1	; 0x01
}
    1ee0:	0f 90       	pop	r0
    1ee2:	0f 90       	pop	r0
    1ee4:	0f 90       	pop	r0
    1ee6:	cf 91       	pop	r28
    1ee8:	df 91       	pop	r29
    1eea:	08 95       	ret

00001eec <__vector_1>:


/*ISR of INT0*/

void __vector_1(void)
{
    1eec:	1f 92       	push	r1
    1eee:	0f 92       	push	r0
    1ef0:	0f b6       	in	r0, 0x3f	; 63
    1ef2:	0f 92       	push	r0
    1ef4:	11 24       	eor	r1, r1
    1ef6:	2f 93       	push	r18
    1ef8:	3f 93       	push	r19
    1efa:	4f 93       	push	r20
    1efc:	5f 93       	push	r21
    1efe:	6f 93       	push	r22
    1f00:	7f 93       	push	r23
    1f02:	8f 93       	push	r24
    1f04:	9f 93       	push	r25
    1f06:	af 93       	push	r26
    1f08:	bf 93       	push	r27
    1f0a:	ef 93       	push	r30
    1f0c:	ff 93       	push	r31
    1f0e:	df 93       	push	r29
    1f10:	cf 93       	push	r28
    1f12:	cd b7       	in	r28, 0x3d	; 61
    1f14:	de b7       	in	r29, 0x3e	; 62
	if(Global_EXTI_pvInt0Func!=NULL)
    1f16:	80 91 80 03 	lds	r24, 0x0380
    1f1a:	90 91 81 03 	lds	r25, 0x0381
    1f1e:	00 97       	sbiw	r24, 0x00	; 0
    1f20:	29 f0       	breq	.+10     	; 0x1f2c <__vector_1+0x40>
	{
		Global_EXTI_pvInt0Func();
    1f22:	e0 91 80 03 	lds	r30, 0x0380
    1f26:	f0 91 81 03 	lds	r31, 0x0381
    1f2a:	09 95       	icall
	else
	{
		//do nothing

	}
}
    1f2c:	cf 91       	pop	r28
    1f2e:	df 91       	pop	r29
    1f30:	ff 91       	pop	r31
    1f32:	ef 91       	pop	r30
    1f34:	bf 91       	pop	r27
    1f36:	af 91       	pop	r26
    1f38:	9f 91       	pop	r25
    1f3a:	8f 91       	pop	r24
    1f3c:	7f 91       	pop	r23
    1f3e:	6f 91       	pop	r22
    1f40:	5f 91       	pop	r21
    1f42:	4f 91       	pop	r20
    1f44:	3f 91       	pop	r19
    1f46:	2f 91       	pop	r18
    1f48:	0f 90       	pop	r0
    1f4a:	0f be       	out	0x3f, r0	; 63
    1f4c:	0f 90       	pop	r0
    1f4e:	1f 90       	pop	r1
    1f50:	18 95       	reti

00001f52 <__vector_2>:

/*ISR of INT1*/

void __vector_2(void)
{
    1f52:	1f 92       	push	r1
    1f54:	0f 92       	push	r0
    1f56:	0f b6       	in	r0, 0x3f	; 63
    1f58:	0f 92       	push	r0
    1f5a:	11 24       	eor	r1, r1
    1f5c:	2f 93       	push	r18
    1f5e:	3f 93       	push	r19
    1f60:	4f 93       	push	r20
    1f62:	5f 93       	push	r21
    1f64:	6f 93       	push	r22
    1f66:	7f 93       	push	r23
    1f68:	8f 93       	push	r24
    1f6a:	9f 93       	push	r25
    1f6c:	af 93       	push	r26
    1f6e:	bf 93       	push	r27
    1f70:	ef 93       	push	r30
    1f72:	ff 93       	push	r31
    1f74:	df 93       	push	r29
    1f76:	cf 93       	push	r28
    1f78:	cd b7       	in	r28, 0x3d	; 61
    1f7a:	de b7       	in	r29, 0x3e	; 62
	if(Global_EXTI_pvInt1Func!=NULL)
    1f7c:	80 91 82 03 	lds	r24, 0x0382
    1f80:	90 91 83 03 	lds	r25, 0x0383
    1f84:	00 97       	sbiw	r24, 0x00	; 0
    1f86:	29 f0       	breq	.+10     	; 0x1f92 <__vector_2+0x40>
		{
		Global_EXTI_pvInt1Func();
    1f88:	e0 91 82 03 	lds	r30, 0x0382
    1f8c:	f0 91 83 03 	lds	r31, 0x0383
    1f90:	09 95       	icall
		{
			//do nothing

		}

	}
    1f92:	cf 91       	pop	r28
    1f94:	df 91       	pop	r29
    1f96:	ff 91       	pop	r31
    1f98:	ef 91       	pop	r30
    1f9a:	bf 91       	pop	r27
    1f9c:	af 91       	pop	r26
    1f9e:	9f 91       	pop	r25
    1fa0:	8f 91       	pop	r24
    1fa2:	7f 91       	pop	r23
    1fa4:	6f 91       	pop	r22
    1fa6:	5f 91       	pop	r21
    1fa8:	4f 91       	pop	r20
    1faa:	3f 91       	pop	r19
    1fac:	2f 91       	pop	r18
    1fae:	0f 90       	pop	r0
    1fb0:	0f be       	out	0x3f, r0	; 63
    1fb2:	0f 90       	pop	r0
    1fb4:	1f 90       	pop	r1
    1fb6:	18 95       	reti

00001fb8 <__vector_3>:


/*ISR of INT2*/

void __vector_3(void)
{
    1fb8:	1f 92       	push	r1
    1fba:	0f 92       	push	r0
    1fbc:	0f b6       	in	r0, 0x3f	; 63
    1fbe:	0f 92       	push	r0
    1fc0:	11 24       	eor	r1, r1
    1fc2:	2f 93       	push	r18
    1fc4:	3f 93       	push	r19
    1fc6:	4f 93       	push	r20
    1fc8:	5f 93       	push	r21
    1fca:	6f 93       	push	r22
    1fcc:	7f 93       	push	r23
    1fce:	8f 93       	push	r24
    1fd0:	9f 93       	push	r25
    1fd2:	af 93       	push	r26
    1fd4:	bf 93       	push	r27
    1fd6:	ef 93       	push	r30
    1fd8:	ff 93       	push	r31
    1fda:	df 93       	push	r29
    1fdc:	cf 93       	push	r28
    1fde:	cd b7       	in	r28, 0x3d	; 61
    1fe0:	de b7       	in	r29, 0x3e	; 62

	if(Global_EXTI_pvInt2Func!=NULL)
    1fe2:	80 91 84 03 	lds	r24, 0x0384
    1fe6:	90 91 85 03 	lds	r25, 0x0385
    1fea:	00 97       	sbiw	r24, 0x00	; 0
    1fec:	29 f0       	breq	.+10     	; 0x1ff8 <__vector_3+0x40>
		{
		Global_EXTI_pvInt2Func();
    1fee:	e0 91 84 03 	lds	r30, 0x0384
    1ff2:	f0 91 85 03 	lds	r31, 0x0385
    1ff6:	09 95       	icall
		{
			//do nothing

		}

}
    1ff8:	cf 91       	pop	r28
    1ffa:	df 91       	pop	r29
    1ffc:	ff 91       	pop	r31
    1ffe:	ef 91       	pop	r30
    2000:	bf 91       	pop	r27
    2002:	af 91       	pop	r26
    2004:	9f 91       	pop	r25
    2006:	8f 91       	pop	r24
    2008:	7f 91       	pop	r23
    200a:	6f 91       	pop	r22
    200c:	5f 91       	pop	r21
    200e:	4f 91       	pop	r20
    2010:	3f 91       	pop	r19
    2012:	2f 91       	pop	r18
    2014:	0f 90       	pop	r0
    2016:	0f be       	out	0x3f, r0	; 63
    2018:	0f 90       	pop	r0
    201a:	1f 90       	pop	r1
    201c:	18 95       	reti

0000201e <DIO_SetPortVal>:
#include "../../../LIB/BIT_MATH.h"
#include "../inc/DIO_interface.h"
#include  "../inc/DIO_private.h"
#include "../inc/DIO_register.h"

status_t DIO_SetPortVal(Port_t Copy_Port, uint8 Copy_uint8Value) {
    201e:	df 93       	push	r29
    2020:	cf 93       	push	r28
    2022:	00 d0       	rcall	.+0      	; 0x2024 <DIO_SetPortVal+0x6>
    2024:	00 d0       	rcall	.+0      	; 0x2026 <DIO_SetPortVal+0x8>
    2026:	0f 92       	push	r0
    2028:	cd b7       	in	r28, 0x3d	; 61
    202a:	de b7       	in	r29, 0x3e	; 62
    202c:	8a 83       	std	Y+2, r24	; 0x02
    202e:	6b 83       	std	Y+3, r22	; 0x03
	status_t Local_uint8ErrorState = DIO_ok;
    2030:	19 82       	std	Y+1, r1	; 0x01
	if ((Copy_Port > DIO_PORTD) || (Copy_Port < DIO_PORTA)) {
    2032:	8a 81       	ldd	r24, Y+2	; 0x02
    2034:	84 30       	cpi	r24, 0x04	; 4
    2036:	18 f0       	brcs	.+6      	; 0x203e <DIO_SetPortVal+0x20>
		Local_uint8ErrorState = DIO_SetErr;
    2038:	81 e0       	ldi	r24, 0x01	; 1
    203a:	89 83       	std	Y+1, r24	; 0x01
    203c:	32 c0       	rjmp	.+100    	; 0x20a2 <DIO_SetPortVal+0x84>
	} else {
		switch (Copy_Port) {
    203e:	8a 81       	ldd	r24, Y+2	; 0x02
    2040:	28 2f       	mov	r18, r24
    2042:	30 e0       	ldi	r19, 0x00	; 0
    2044:	3d 83       	std	Y+5, r19	; 0x05
    2046:	2c 83       	std	Y+4, r18	; 0x04
    2048:	8c 81       	ldd	r24, Y+4	; 0x04
    204a:	9d 81       	ldd	r25, Y+5	; 0x05
    204c:	81 30       	cpi	r24, 0x01	; 1
    204e:	91 05       	cpc	r25, r1
    2050:	d1 f0       	breq	.+52     	; 0x2086 <DIO_SetPortVal+0x68>
    2052:	2c 81       	ldd	r18, Y+4	; 0x04
    2054:	3d 81       	ldd	r19, Y+5	; 0x05
    2056:	22 30       	cpi	r18, 0x02	; 2
    2058:	31 05       	cpc	r19, r1
    205a:	2c f4       	brge	.+10     	; 0x2066 <DIO_SetPortVal+0x48>
    205c:	8c 81       	ldd	r24, Y+4	; 0x04
    205e:	9d 81       	ldd	r25, Y+5	; 0x05
    2060:	00 97       	sbiw	r24, 0x00	; 0
    2062:	61 f0       	breq	.+24     	; 0x207c <DIO_SetPortVal+0x5e>
    2064:	1e c0       	rjmp	.+60     	; 0x20a2 <DIO_SetPortVal+0x84>
    2066:	2c 81       	ldd	r18, Y+4	; 0x04
    2068:	3d 81       	ldd	r19, Y+5	; 0x05
    206a:	22 30       	cpi	r18, 0x02	; 2
    206c:	31 05       	cpc	r19, r1
    206e:	81 f0       	breq	.+32     	; 0x2090 <DIO_SetPortVal+0x72>
    2070:	8c 81       	ldd	r24, Y+4	; 0x04
    2072:	9d 81       	ldd	r25, Y+5	; 0x05
    2074:	83 30       	cpi	r24, 0x03	; 3
    2076:	91 05       	cpc	r25, r1
    2078:	81 f0       	breq	.+32     	; 0x209a <DIO_SetPortVal+0x7c>
    207a:	13 c0       	rjmp	.+38     	; 0x20a2 <DIO_SetPortVal+0x84>
		case DIO_PORTA:
			PORTA = Copy_uint8Value;
    207c:	eb e3       	ldi	r30, 0x3B	; 59
    207e:	f0 e0       	ldi	r31, 0x00	; 0
    2080:	8b 81       	ldd	r24, Y+3	; 0x03
    2082:	80 83       	st	Z, r24
    2084:	0e c0       	rjmp	.+28     	; 0x20a2 <DIO_SetPortVal+0x84>
			break;
		case DIO_PORTB:
			PORTB = Copy_uint8Value;
    2086:	e8 e3       	ldi	r30, 0x38	; 56
    2088:	f0 e0       	ldi	r31, 0x00	; 0
    208a:	8b 81       	ldd	r24, Y+3	; 0x03
    208c:	80 83       	st	Z, r24
    208e:	09 c0       	rjmp	.+18     	; 0x20a2 <DIO_SetPortVal+0x84>
			break;
		case DIO_PORTC:
			PORTC = Copy_uint8Value;
    2090:	e5 e3       	ldi	r30, 0x35	; 53
    2092:	f0 e0       	ldi	r31, 0x00	; 0
    2094:	8b 81       	ldd	r24, Y+3	; 0x03
    2096:	80 83       	st	Z, r24
    2098:	04 c0       	rjmp	.+8      	; 0x20a2 <DIO_SetPortVal+0x84>
			break;
		case DIO_PORTD:
			PORTD = Copy_uint8Value;
    209a:	e2 e3       	ldi	r30, 0x32	; 50
    209c:	f0 e0       	ldi	r31, 0x00	; 0
    209e:	8b 81       	ldd	r24, Y+3	; 0x03
    20a0:	80 83       	st	Z, r24
			break;
		}
	}

	return Local_uint8ErrorState;
    20a2:	89 81       	ldd	r24, Y+1	; 0x01
}
    20a4:	0f 90       	pop	r0
    20a6:	0f 90       	pop	r0
    20a8:	0f 90       	pop	r0
    20aa:	0f 90       	pop	r0
    20ac:	0f 90       	pop	r0
    20ae:	cf 91       	pop	r28
    20b0:	df 91       	pop	r29
    20b2:	08 95       	ret

000020b4 <DIO_SetPinVal>:

status_t DIO_SetPinVal(Port_t Copy_Port, Pin_t Copy_Pin, uint8 Copy_uint8Value) {
    20b4:	df 93       	push	r29
    20b6:	cf 93       	push	r28
    20b8:	cd b7       	in	r28, 0x3d	; 61
    20ba:	de b7       	in	r29, 0x3e	; 62
    20bc:	28 97       	sbiw	r28, 0x08	; 8
    20be:	0f b6       	in	r0, 0x3f	; 63
    20c0:	f8 94       	cli
    20c2:	de bf       	out	0x3e, r29	; 62
    20c4:	0f be       	out	0x3f, r0	; 63
    20c6:	cd bf       	out	0x3d, r28	; 61
    20c8:	8a 83       	std	Y+2, r24	; 0x02
    20ca:	6b 83       	std	Y+3, r22	; 0x03
    20cc:	4c 83       	std	Y+4, r20	; 0x04
	status_t Local_uint8ErrorState = DIO_ok;
    20ce:	19 82       	std	Y+1, r1	; 0x01

	if ((Copy_Port > DIO_PORTD) || (Copy_Port < DIO_PORTA)) {
    20d0:	8a 81       	ldd	r24, Y+2	; 0x02
    20d2:	84 30       	cpi	r24, 0x04	; 4
    20d4:	18 f0       	brcs	.+6      	; 0x20dc <DIO_SetPinVal+0x28>
		Local_uint8ErrorState = DIO_SetErr;
    20d6:	81 e0       	ldi	r24, 0x01	; 1
    20d8:	89 83       	std	Y+1, r24	; 0x01
    20da:	f0 c0       	rjmp	.+480    	; 0x22bc <DIO_SetPinVal+0x208>
	} else if ((Copy_Pin > DIO_Pin7) || (Copy_Pin < DIO_Pin0)) {
    20dc:	8b 81       	ldd	r24, Y+3	; 0x03
    20de:	88 30       	cpi	r24, 0x08	; 8
    20e0:	18 f0       	brcs	.+6      	; 0x20e8 <DIO_SetPinVal+0x34>
		Local_uint8ErrorState = DIO_SetErr;
    20e2:	81 e0       	ldi	r24, 0x01	; 1
    20e4:	89 83       	std	Y+1, r24	; 0x01
    20e6:	ea c0       	rjmp	.+468    	; 0x22bc <DIO_SetPinVal+0x208>
	} else {
		if (DIO_HIGH == Copy_uint8Value) {
    20e8:	8c 81       	ldd	r24, Y+4	; 0x04
    20ea:	81 30       	cpi	r24, 0x01	; 1
    20ec:	09 f0       	breq	.+2      	; 0x20f0 <DIO_SetPinVal+0x3c>
    20ee:	6f c0       	rjmp	.+222    	; 0x21ce <DIO_SetPinVal+0x11a>
			switch (Copy_Port) {
    20f0:	8a 81       	ldd	r24, Y+2	; 0x02
    20f2:	28 2f       	mov	r18, r24
    20f4:	30 e0       	ldi	r19, 0x00	; 0
    20f6:	38 87       	std	Y+8, r19	; 0x08
    20f8:	2f 83       	std	Y+7, r18	; 0x07
    20fa:	8f 81       	ldd	r24, Y+7	; 0x07
    20fc:	98 85       	ldd	r25, Y+8	; 0x08
    20fe:	81 30       	cpi	r24, 0x01	; 1
    2100:	91 05       	cpc	r25, r1
    2102:	49 f1       	breq	.+82     	; 0x2156 <DIO_SetPinVal+0xa2>
    2104:	2f 81       	ldd	r18, Y+7	; 0x07
    2106:	38 85       	ldd	r19, Y+8	; 0x08
    2108:	22 30       	cpi	r18, 0x02	; 2
    210a:	31 05       	cpc	r19, r1
    210c:	2c f4       	brge	.+10     	; 0x2118 <DIO_SetPinVal+0x64>
    210e:	8f 81       	ldd	r24, Y+7	; 0x07
    2110:	98 85       	ldd	r25, Y+8	; 0x08
    2112:	00 97       	sbiw	r24, 0x00	; 0
    2114:	61 f0       	breq	.+24     	; 0x212e <DIO_SetPinVal+0x7a>
    2116:	d2 c0       	rjmp	.+420    	; 0x22bc <DIO_SetPinVal+0x208>
    2118:	2f 81       	ldd	r18, Y+7	; 0x07
    211a:	38 85       	ldd	r19, Y+8	; 0x08
    211c:	22 30       	cpi	r18, 0x02	; 2
    211e:	31 05       	cpc	r19, r1
    2120:	71 f1       	breq	.+92     	; 0x217e <DIO_SetPinVal+0xca>
    2122:	8f 81       	ldd	r24, Y+7	; 0x07
    2124:	98 85       	ldd	r25, Y+8	; 0x08
    2126:	83 30       	cpi	r24, 0x03	; 3
    2128:	91 05       	cpc	r25, r1
    212a:	e9 f1       	breq	.+122    	; 0x21a6 <DIO_SetPinVal+0xf2>
    212c:	c7 c0       	rjmp	.+398    	; 0x22bc <DIO_SetPinVal+0x208>
			case DIO_PORTA:
				SET_BIT(PORTA, Copy_Pin);
    212e:	ab e3       	ldi	r26, 0x3B	; 59
    2130:	b0 e0       	ldi	r27, 0x00	; 0
    2132:	eb e3       	ldi	r30, 0x3B	; 59
    2134:	f0 e0       	ldi	r31, 0x00	; 0
    2136:	80 81       	ld	r24, Z
    2138:	48 2f       	mov	r20, r24
    213a:	8b 81       	ldd	r24, Y+3	; 0x03
    213c:	28 2f       	mov	r18, r24
    213e:	30 e0       	ldi	r19, 0x00	; 0
    2140:	81 e0       	ldi	r24, 0x01	; 1
    2142:	90 e0       	ldi	r25, 0x00	; 0
    2144:	02 2e       	mov	r0, r18
    2146:	02 c0       	rjmp	.+4      	; 0x214c <DIO_SetPinVal+0x98>
    2148:	88 0f       	add	r24, r24
    214a:	99 1f       	adc	r25, r25
    214c:	0a 94       	dec	r0
    214e:	e2 f7       	brpl	.-8      	; 0x2148 <DIO_SetPinVal+0x94>
    2150:	84 2b       	or	r24, r20
    2152:	8c 93       	st	X, r24
    2154:	b3 c0       	rjmp	.+358    	; 0x22bc <DIO_SetPinVal+0x208>
				break;
			case DIO_PORTB:
				SET_BIT(PORTB, Copy_Pin);
    2156:	a8 e3       	ldi	r26, 0x38	; 56
    2158:	b0 e0       	ldi	r27, 0x00	; 0
    215a:	e8 e3       	ldi	r30, 0x38	; 56
    215c:	f0 e0       	ldi	r31, 0x00	; 0
    215e:	80 81       	ld	r24, Z
    2160:	48 2f       	mov	r20, r24
    2162:	8b 81       	ldd	r24, Y+3	; 0x03
    2164:	28 2f       	mov	r18, r24
    2166:	30 e0       	ldi	r19, 0x00	; 0
    2168:	81 e0       	ldi	r24, 0x01	; 1
    216a:	90 e0       	ldi	r25, 0x00	; 0
    216c:	02 2e       	mov	r0, r18
    216e:	02 c0       	rjmp	.+4      	; 0x2174 <DIO_SetPinVal+0xc0>
    2170:	88 0f       	add	r24, r24
    2172:	99 1f       	adc	r25, r25
    2174:	0a 94       	dec	r0
    2176:	e2 f7       	brpl	.-8      	; 0x2170 <DIO_SetPinVal+0xbc>
    2178:	84 2b       	or	r24, r20
    217a:	8c 93       	st	X, r24
    217c:	9f c0       	rjmp	.+318    	; 0x22bc <DIO_SetPinVal+0x208>
				break;
			case DIO_PORTC:
				SET_BIT(PORTC, Copy_Pin);
    217e:	a5 e3       	ldi	r26, 0x35	; 53
    2180:	b0 e0       	ldi	r27, 0x00	; 0
    2182:	e5 e3       	ldi	r30, 0x35	; 53
    2184:	f0 e0       	ldi	r31, 0x00	; 0
    2186:	80 81       	ld	r24, Z
    2188:	48 2f       	mov	r20, r24
    218a:	8b 81       	ldd	r24, Y+3	; 0x03
    218c:	28 2f       	mov	r18, r24
    218e:	30 e0       	ldi	r19, 0x00	; 0
    2190:	81 e0       	ldi	r24, 0x01	; 1
    2192:	90 e0       	ldi	r25, 0x00	; 0
    2194:	02 2e       	mov	r0, r18
    2196:	02 c0       	rjmp	.+4      	; 0x219c <DIO_SetPinVal+0xe8>
    2198:	88 0f       	add	r24, r24
    219a:	99 1f       	adc	r25, r25
    219c:	0a 94       	dec	r0
    219e:	e2 f7       	brpl	.-8      	; 0x2198 <DIO_SetPinVal+0xe4>
    21a0:	84 2b       	or	r24, r20
    21a2:	8c 93       	st	X, r24
    21a4:	8b c0       	rjmp	.+278    	; 0x22bc <DIO_SetPinVal+0x208>
				break;
			case DIO_PORTD:
				SET_BIT(PORTD, Copy_Pin);
    21a6:	a2 e3       	ldi	r26, 0x32	; 50
    21a8:	b0 e0       	ldi	r27, 0x00	; 0
    21aa:	e2 e3       	ldi	r30, 0x32	; 50
    21ac:	f0 e0       	ldi	r31, 0x00	; 0
    21ae:	80 81       	ld	r24, Z
    21b0:	48 2f       	mov	r20, r24
    21b2:	8b 81       	ldd	r24, Y+3	; 0x03
    21b4:	28 2f       	mov	r18, r24
    21b6:	30 e0       	ldi	r19, 0x00	; 0
    21b8:	81 e0       	ldi	r24, 0x01	; 1
    21ba:	90 e0       	ldi	r25, 0x00	; 0
    21bc:	02 2e       	mov	r0, r18
    21be:	02 c0       	rjmp	.+4      	; 0x21c4 <DIO_SetPinVal+0x110>
    21c0:	88 0f       	add	r24, r24
    21c2:	99 1f       	adc	r25, r25
    21c4:	0a 94       	dec	r0
    21c6:	e2 f7       	brpl	.-8      	; 0x21c0 <DIO_SetPinVal+0x10c>
    21c8:	84 2b       	or	r24, r20
    21ca:	8c 93       	st	X, r24
    21cc:	77 c0       	rjmp	.+238    	; 0x22bc <DIO_SetPinVal+0x208>
				break;
			}
		} else if (DIO_LOW == Copy_uint8Value) {
    21ce:	8c 81       	ldd	r24, Y+4	; 0x04
    21d0:	88 23       	and	r24, r24
    21d2:	09 f0       	breq	.+2      	; 0x21d6 <DIO_SetPinVal+0x122>
    21d4:	73 c0       	rjmp	.+230    	; 0x22bc <DIO_SetPinVal+0x208>
			switch (Copy_Port) {
    21d6:	8a 81       	ldd	r24, Y+2	; 0x02
    21d8:	28 2f       	mov	r18, r24
    21da:	30 e0       	ldi	r19, 0x00	; 0
    21dc:	3e 83       	std	Y+6, r19	; 0x06
    21de:	2d 83       	std	Y+5, r18	; 0x05
    21e0:	8d 81       	ldd	r24, Y+5	; 0x05
    21e2:	9e 81       	ldd	r25, Y+6	; 0x06
    21e4:	81 30       	cpi	r24, 0x01	; 1
    21e6:	91 05       	cpc	r25, r1
    21e8:	59 f1       	breq	.+86     	; 0x2240 <DIO_SetPinVal+0x18c>
    21ea:	2d 81       	ldd	r18, Y+5	; 0x05
    21ec:	3e 81       	ldd	r19, Y+6	; 0x06
    21ee:	22 30       	cpi	r18, 0x02	; 2
    21f0:	31 05       	cpc	r19, r1
    21f2:	2c f4       	brge	.+10     	; 0x21fe <DIO_SetPinVal+0x14a>
    21f4:	8d 81       	ldd	r24, Y+5	; 0x05
    21f6:	9e 81       	ldd	r25, Y+6	; 0x06
    21f8:	00 97       	sbiw	r24, 0x00	; 0
    21fa:	69 f0       	breq	.+26     	; 0x2216 <DIO_SetPinVal+0x162>
    21fc:	5f c0       	rjmp	.+190    	; 0x22bc <DIO_SetPinVal+0x208>
    21fe:	2d 81       	ldd	r18, Y+5	; 0x05
    2200:	3e 81       	ldd	r19, Y+6	; 0x06
    2202:	22 30       	cpi	r18, 0x02	; 2
    2204:	31 05       	cpc	r19, r1
    2206:	89 f1       	breq	.+98     	; 0x226a <DIO_SetPinVal+0x1b6>
    2208:	8d 81       	ldd	r24, Y+5	; 0x05
    220a:	9e 81       	ldd	r25, Y+6	; 0x06
    220c:	83 30       	cpi	r24, 0x03	; 3
    220e:	91 05       	cpc	r25, r1
    2210:	09 f4       	brne	.+2      	; 0x2214 <DIO_SetPinVal+0x160>
    2212:	40 c0       	rjmp	.+128    	; 0x2294 <DIO_SetPinVal+0x1e0>
    2214:	53 c0       	rjmp	.+166    	; 0x22bc <DIO_SetPinVal+0x208>
			case DIO_PORTA:
				CLEAR_BIT(PORTA, Copy_Pin);
    2216:	ab e3       	ldi	r26, 0x3B	; 59
    2218:	b0 e0       	ldi	r27, 0x00	; 0
    221a:	eb e3       	ldi	r30, 0x3B	; 59
    221c:	f0 e0       	ldi	r31, 0x00	; 0
    221e:	80 81       	ld	r24, Z
    2220:	48 2f       	mov	r20, r24
    2222:	8b 81       	ldd	r24, Y+3	; 0x03
    2224:	28 2f       	mov	r18, r24
    2226:	30 e0       	ldi	r19, 0x00	; 0
    2228:	81 e0       	ldi	r24, 0x01	; 1
    222a:	90 e0       	ldi	r25, 0x00	; 0
    222c:	02 2e       	mov	r0, r18
    222e:	02 c0       	rjmp	.+4      	; 0x2234 <DIO_SetPinVal+0x180>
    2230:	88 0f       	add	r24, r24
    2232:	99 1f       	adc	r25, r25
    2234:	0a 94       	dec	r0
    2236:	e2 f7       	brpl	.-8      	; 0x2230 <DIO_SetPinVal+0x17c>
    2238:	80 95       	com	r24
    223a:	84 23       	and	r24, r20
    223c:	8c 93       	st	X, r24
    223e:	3e c0       	rjmp	.+124    	; 0x22bc <DIO_SetPinVal+0x208>
				break;
			case DIO_PORTB:
				CLEAR_BIT(PORTB, Copy_Pin);
    2240:	a8 e3       	ldi	r26, 0x38	; 56
    2242:	b0 e0       	ldi	r27, 0x00	; 0
    2244:	e8 e3       	ldi	r30, 0x38	; 56
    2246:	f0 e0       	ldi	r31, 0x00	; 0
    2248:	80 81       	ld	r24, Z
    224a:	48 2f       	mov	r20, r24
    224c:	8b 81       	ldd	r24, Y+3	; 0x03
    224e:	28 2f       	mov	r18, r24
    2250:	30 e0       	ldi	r19, 0x00	; 0
    2252:	81 e0       	ldi	r24, 0x01	; 1
    2254:	90 e0       	ldi	r25, 0x00	; 0
    2256:	02 2e       	mov	r0, r18
    2258:	02 c0       	rjmp	.+4      	; 0x225e <DIO_SetPinVal+0x1aa>
    225a:	88 0f       	add	r24, r24
    225c:	99 1f       	adc	r25, r25
    225e:	0a 94       	dec	r0
    2260:	e2 f7       	brpl	.-8      	; 0x225a <DIO_SetPinVal+0x1a6>
    2262:	80 95       	com	r24
    2264:	84 23       	and	r24, r20
    2266:	8c 93       	st	X, r24
    2268:	29 c0       	rjmp	.+82     	; 0x22bc <DIO_SetPinVal+0x208>
				break;
			case DIO_PORTC:
				CLEAR_BIT(PORTC, Copy_Pin);
    226a:	a5 e3       	ldi	r26, 0x35	; 53
    226c:	b0 e0       	ldi	r27, 0x00	; 0
    226e:	e5 e3       	ldi	r30, 0x35	; 53
    2270:	f0 e0       	ldi	r31, 0x00	; 0
    2272:	80 81       	ld	r24, Z
    2274:	48 2f       	mov	r20, r24
    2276:	8b 81       	ldd	r24, Y+3	; 0x03
    2278:	28 2f       	mov	r18, r24
    227a:	30 e0       	ldi	r19, 0x00	; 0
    227c:	81 e0       	ldi	r24, 0x01	; 1
    227e:	90 e0       	ldi	r25, 0x00	; 0
    2280:	02 2e       	mov	r0, r18
    2282:	02 c0       	rjmp	.+4      	; 0x2288 <DIO_SetPinVal+0x1d4>
    2284:	88 0f       	add	r24, r24
    2286:	99 1f       	adc	r25, r25
    2288:	0a 94       	dec	r0
    228a:	e2 f7       	brpl	.-8      	; 0x2284 <DIO_SetPinVal+0x1d0>
    228c:	80 95       	com	r24
    228e:	84 23       	and	r24, r20
    2290:	8c 93       	st	X, r24
    2292:	14 c0       	rjmp	.+40     	; 0x22bc <DIO_SetPinVal+0x208>
				break;
			case DIO_PORTD:
				CLEAR_BIT(PORTD, Copy_Pin);
    2294:	a2 e3       	ldi	r26, 0x32	; 50
    2296:	b0 e0       	ldi	r27, 0x00	; 0
    2298:	e2 e3       	ldi	r30, 0x32	; 50
    229a:	f0 e0       	ldi	r31, 0x00	; 0
    229c:	80 81       	ld	r24, Z
    229e:	48 2f       	mov	r20, r24
    22a0:	8b 81       	ldd	r24, Y+3	; 0x03
    22a2:	28 2f       	mov	r18, r24
    22a4:	30 e0       	ldi	r19, 0x00	; 0
    22a6:	81 e0       	ldi	r24, 0x01	; 1
    22a8:	90 e0       	ldi	r25, 0x00	; 0
    22aa:	02 2e       	mov	r0, r18
    22ac:	02 c0       	rjmp	.+4      	; 0x22b2 <DIO_SetPinVal+0x1fe>
    22ae:	88 0f       	add	r24, r24
    22b0:	99 1f       	adc	r25, r25
    22b2:	0a 94       	dec	r0
    22b4:	e2 f7       	brpl	.-8      	; 0x22ae <DIO_SetPinVal+0x1fa>
    22b6:	80 95       	com	r24
    22b8:	84 23       	and	r24, r20
    22ba:	8c 93       	st	X, r24
				break;
			}
		}
	}

	return Local_uint8ErrorState;
    22bc:	89 81       	ldd	r24, Y+1	; 0x01
}
    22be:	28 96       	adiw	r28, 0x08	; 8
    22c0:	0f b6       	in	r0, 0x3f	; 63
    22c2:	f8 94       	cli
    22c4:	de bf       	out	0x3e, r29	; 62
    22c6:	0f be       	out	0x3f, r0	; 63
    22c8:	cd bf       	out	0x3d, r28	; 61
    22ca:	cf 91       	pop	r28
    22cc:	df 91       	pop	r29
    22ce:	08 95       	ret

000022d0 <DIO_SetPortDir>:

status_t DIO_SetPortDir(Port_t Copy_Port, uint8 Copy_uint8Direction) {
    22d0:	df 93       	push	r29
    22d2:	cf 93       	push	r28
    22d4:	00 d0       	rcall	.+0      	; 0x22d6 <DIO_SetPortDir+0x6>
    22d6:	00 d0       	rcall	.+0      	; 0x22d8 <DIO_SetPortDir+0x8>
    22d8:	0f 92       	push	r0
    22da:	cd b7       	in	r28, 0x3d	; 61
    22dc:	de b7       	in	r29, 0x3e	; 62
    22de:	8a 83       	std	Y+2, r24	; 0x02
    22e0:	6b 83       	std	Y+3, r22	; 0x03
	status_t Local_uint8ErrorState = DIO_ok;
    22e2:	19 82       	std	Y+1, r1	; 0x01
	if ((Copy_Port > DIO_PORTD) || (Copy_Port < DIO_PORTA)) {
    22e4:	8a 81       	ldd	r24, Y+2	; 0x02
    22e6:	84 30       	cpi	r24, 0x04	; 4
    22e8:	18 f0       	brcs	.+6      	; 0x22f0 <DIO_SetPortDir+0x20>
		Local_uint8ErrorState = DIO_DirErr;
    22ea:	83 e0       	ldi	r24, 0x03	; 3
    22ec:	89 83       	std	Y+1, r24	; 0x01
    22ee:	32 c0       	rjmp	.+100    	; 0x2354 <DIO_SetPortDir+0x84>
	} else {
		switch (Copy_Port) {
    22f0:	8a 81       	ldd	r24, Y+2	; 0x02
    22f2:	28 2f       	mov	r18, r24
    22f4:	30 e0       	ldi	r19, 0x00	; 0
    22f6:	3d 83       	std	Y+5, r19	; 0x05
    22f8:	2c 83       	std	Y+4, r18	; 0x04
    22fa:	8c 81       	ldd	r24, Y+4	; 0x04
    22fc:	9d 81       	ldd	r25, Y+5	; 0x05
    22fe:	81 30       	cpi	r24, 0x01	; 1
    2300:	91 05       	cpc	r25, r1
    2302:	d1 f0       	breq	.+52     	; 0x2338 <DIO_SetPortDir+0x68>
    2304:	2c 81       	ldd	r18, Y+4	; 0x04
    2306:	3d 81       	ldd	r19, Y+5	; 0x05
    2308:	22 30       	cpi	r18, 0x02	; 2
    230a:	31 05       	cpc	r19, r1
    230c:	2c f4       	brge	.+10     	; 0x2318 <DIO_SetPortDir+0x48>
    230e:	8c 81       	ldd	r24, Y+4	; 0x04
    2310:	9d 81       	ldd	r25, Y+5	; 0x05
    2312:	00 97       	sbiw	r24, 0x00	; 0
    2314:	61 f0       	breq	.+24     	; 0x232e <DIO_SetPortDir+0x5e>
    2316:	1e c0       	rjmp	.+60     	; 0x2354 <DIO_SetPortDir+0x84>
    2318:	2c 81       	ldd	r18, Y+4	; 0x04
    231a:	3d 81       	ldd	r19, Y+5	; 0x05
    231c:	22 30       	cpi	r18, 0x02	; 2
    231e:	31 05       	cpc	r19, r1
    2320:	81 f0       	breq	.+32     	; 0x2342 <DIO_SetPortDir+0x72>
    2322:	8c 81       	ldd	r24, Y+4	; 0x04
    2324:	9d 81       	ldd	r25, Y+5	; 0x05
    2326:	83 30       	cpi	r24, 0x03	; 3
    2328:	91 05       	cpc	r25, r1
    232a:	81 f0       	breq	.+32     	; 0x234c <DIO_SetPortDir+0x7c>
    232c:	13 c0       	rjmp	.+38     	; 0x2354 <DIO_SetPortDir+0x84>
		case DIO_PORTA:
			DDRA = Copy_uint8Direction;
    232e:	ea e3       	ldi	r30, 0x3A	; 58
    2330:	f0 e0       	ldi	r31, 0x00	; 0
    2332:	8b 81       	ldd	r24, Y+3	; 0x03
    2334:	80 83       	st	Z, r24
    2336:	0e c0       	rjmp	.+28     	; 0x2354 <DIO_SetPortDir+0x84>
			break;
		case DIO_PORTB:
			DDRB = Copy_uint8Direction;
    2338:	e7 e3       	ldi	r30, 0x37	; 55
    233a:	f0 e0       	ldi	r31, 0x00	; 0
    233c:	8b 81       	ldd	r24, Y+3	; 0x03
    233e:	80 83       	st	Z, r24
    2340:	09 c0       	rjmp	.+18     	; 0x2354 <DIO_SetPortDir+0x84>
			break;
		case DIO_PORTC:
			DDRC = Copy_uint8Direction;
    2342:	e4 e3       	ldi	r30, 0x34	; 52
    2344:	f0 e0       	ldi	r31, 0x00	; 0
    2346:	8b 81       	ldd	r24, Y+3	; 0x03
    2348:	80 83       	st	Z, r24
    234a:	04 c0       	rjmp	.+8      	; 0x2354 <DIO_SetPortDir+0x84>
			break;
		case DIO_PORTD:
			DDRD = Copy_uint8Direction;
    234c:	e1 e3       	ldi	r30, 0x31	; 49
    234e:	f0 e0       	ldi	r31, 0x00	; 0
    2350:	8b 81       	ldd	r24, Y+3	; 0x03
    2352:	80 83       	st	Z, r24
			break;
		}
	}
	return Local_uint8ErrorState;
    2354:	89 81       	ldd	r24, Y+1	; 0x01
}
    2356:	0f 90       	pop	r0
    2358:	0f 90       	pop	r0
    235a:	0f 90       	pop	r0
    235c:	0f 90       	pop	r0
    235e:	0f 90       	pop	r0
    2360:	cf 91       	pop	r28
    2362:	df 91       	pop	r29
    2364:	08 95       	ret

00002366 <DIO_SetPinDir>:

status_t DIO_SetPinDir(Port_t Copy_Port, Pin_t Copy_Pin, Dir_t Copy_Direction) {
    2366:	df 93       	push	r29
    2368:	cf 93       	push	r28
    236a:	cd b7       	in	r28, 0x3d	; 61
    236c:	de b7       	in	r29, 0x3e	; 62
    236e:	28 97       	sbiw	r28, 0x08	; 8
    2370:	0f b6       	in	r0, 0x3f	; 63
    2372:	f8 94       	cli
    2374:	de bf       	out	0x3e, r29	; 62
    2376:	0f be       	out	0x3f, r0	; 63
    2378:	cd bf       	out	0x3d, r28	; 61
    237a:	8a 83       	std	Y+2, r24	; 0x02
    237c:	6b 83       	std	Y+3, r22	; 0x03
    237e:	4c 83       	std	Y+4, r20	; 0x04
	status_t Local_uint8ErrorState = DIO_ok;
    2380:	19 82       	std	Y+1, r1	; 0x01

	if ((Copy_Port > DIO_PORTD) || (Copy_Port < DIO_PORTA)) {
    2382:	8a 81       	ldd	r24, Y+2	; 0x02
    2384:	84 30       	cpi	r24, 0x04	; 4
    2386:	18 f0       	brcs	.+6      	; 0x238e <DIO_SetPinDir+0x28>
		Local_uint8ErrorState = DIO_DirErr;
    2388:	83 e0       	ldi	r24, 0x03	; 3
    238a:	89 83       	std	Y+1, r24	; 0x01
    238c:	f0 c0       	rjmp	.+480    	; 0x256e <DIO_SetPinDir+0x208>
	} else if ((Copy_Pin > DIO_Pin7) || (Copy_Pin < DIO_Pin0)) {
    238e:	8b 81       	ldd	r24, Y+3	; 0x03
    2390:	88 30       	cpi	r24, 0x08	; 8
    2392:	18 f0       	brcs	.+6      	; 0x239a <DIO_SetPinDir+0x34>
		Local_uint8ErrorState = DIO_DirErr;
    2394:	83 e0       	ldi	r24, 0x03	; 3
    2396:	89 83       	std	Y+1, r24	; 0x01
    2398:	ea c0       	rjmp	.+468    	; 0x256e <DIO_SetPinDir+0x208>
	} else {
		if (DIO_INPUT == Copy_Direction) {
    239a:	8c 81       	ldd	r24, Y+4	; 0x04
    239c:	88 23       	and	r24, r24
    239e:	09 f0       	breq	.+2      	; 0x23a2 <DIO_SetPinDir+0x3c>
    23a0:	74 c0       	rjmp	.+232    	; 0x248a <DIO_SetPinDir+0x124>
			switch (Copy_Port) {
    23a2:	8a 81       	ldd	r24, Y+2	; 0x02
    23a4:	28 2f       	mov	r18, r24
    23a6:	30 e0       	ldi	r19, 0x00	; 0
    23a8:	38 87       	std	Y+8, r19	; 0x08
    23aa:	2f 83       	std	Y+7, r18	; 0x07
    23ac:	8f 81       	ldd	r24, Y+7	; 0x07
    23ae:	98 85       	ldd	r25, Y+8	; 0x08
    23b0:	81 30       	cpi	r24, 0x01	; 1
    23b2:	91 05       	cpc	r25, r1
    23b4:	59 f1       	breq	.+86     	; 0x240c <DIO_SetPinDir+0xa6>
    23b6:	2f 81       	ldd	r18, Y+7	; 0x07
    23b8:	38 85       	ldd	r19, Y+8	; 0x08
    23ba:	22 30       	cpi	r18, 0x02	; 2
    23bc:	31 05       	cpc	r19, r1
    23be:	2c f4       	brge	.+10     	; 0x23ca <DIO_SetPinDir+0x64>
    23c0:	8f 81       	ldd	r24, Y+7	; 0x07
    23c2:	98 85       	ldd	r25, Y+8	; 0x08
    23c4:	00 97       	sbiw	r24, 0x00	; 0
    23c6:	69 f0       	breq	.+26     	; 0x23e2 <DIO_SetPinDir+0x7c>
    23c8:	d2 c0       	rjmp	.+420    	; 0x256e <DIO_SetPinDir+0x208>
    23ca:	2f 81       	ldd	r18, Y+7	; 0x07
    23cc:	38 85       	ldd	r19, Y+8	; 0x08
    23ce:	22 30       	cpi	r18, 0x02	; 2
    23d0:	31 05       	cpc	r19, r1
    23d2:	89 f1       	breq	.+98     	; 0x2436 <DIO_SetPinDir+0xd0>
    23d4:	8f 81       	ldd	r24, Y+7	; 0x07
    23d6:	98 85       	ldd	r25, Y+8	; 0x08
    23d8:	83 30       	cpi	r24, 0x03	; 3
    23da:	91 05       	cpc	r25, r1
    23dc:	09 f4       	brne	.+2      	; 0x23e0 <DIO_SetPinDir+0x7a>
    23de:	40 c0       	rjmp	.+128    	; 0x2460 <DIO_SetPinDir+0xfa>
    23e0:	c6 c0       	rjmp	.+396    	; 0x256e <DIO_SetPinDir+0x208>
			case DIO_PORTA:
				CLEAR_BIT(DDRA, Copy_Pin);
    23e2:	aa e3       	ldi	r26, 0x3A	; 58
    23e4:	b0 e0       	ldi	r27, 0x00	; 0
    23e6:	ea e3       	ldi	r30, 0x3A	; 58
    23e8:	f0 e0       	ldi	r31, 0x00	; 0
    23ea:	80 81       	ld	r24, Z
    23ec:	48 2f       	mov	r20, r24
    23ee:	8b 81       	ldd	r24, Y+3	; 0x03
    23f0:	28 2f       	mov	r18, r24
    23f2:	30 e0       	ldi	r19, 0x00	; 0
    23f4:	81 e0       	ldi	r24, 0x01	; 1
    23f6:	90 e0       	ldi	r25, 0x00	; 0
    23f8:	02 2e       	mov	r0, r18
    23fa:	02 c0       	rjmp	.+4      	; 0x2400 <DIO_SetPinDir+0x9a>
    23fc:	88 0f       	add	r24, r24
    23fe:	99 1f       	adc	r25, r25
    2400:	0a 94       	dec	r0
    2402:	e2 f7       	brpl	.-8      	; 0x23fc <DIO_SetPinDir+0x96>
    2404:	80 95       	com	r24
    2406:	84 23       	and	r24, r20
    2408:	8c 93       	st	X, r24
    240a:	b1 c0       	rjmp	.+354    	; 0x256e <DIO_SetPinDir+0x208>
				break;
			case DIO_PORTB:
				CLEAR_BIT(DDRB, Copy_Pin);
    240c:	a7 e3       	ldi	r26, 0x37	; 55
    240e:	b0 e0       	ldi	r27, 0x00	; 0
    2410:	e7 e3       	ldi	r30, 0x37	; 55
    2412:	f0 e0       	ldi	r31, 0x00	; 0
    2414:	80 81       	ld	r24, Z
    2416:	48 2f       	mov	r20, r24
    2418:	8b 81       	ldd	r24, Y+3	; 0x03
    241a:	28 2f       	mov	r18, r24
    241c:	30 e0       	ldi	r19, 0x00	; 0
    241e:	81 e0       	ldi	r24, 0x01	; 1
    2420:	90 e0       	ldi	r25, 0x00	; 0
    2422:	02 2e       	mov	r0, r18
    2424:	02 c0       	rjmp	.+4      	; 0x242a <DIO_SetPinDir+0xc4>
    2426:	88 0f       	add	r24, r24
    2428:	99 1f       	adc	r25, r25
    242a:	0a 94       	dec	r0
    242c:	e2 f7       	brpl	.-8      	; 0x2426 <DIO_SetPinDir+0xc0>
    242e:	80 95       	com	r24
    2430:	84 23       	and	r24, r20
    2432:	8c 93       	st	X, r24
    2434:	9c c0       	rjmp	.+312    	; 0x256e <DIO_SetPinDir+0x208>
				break;
			case DIO_PORTC:
				CLEAR_BIT(DDRC, Copy_Pin);
    2436:	a4 e3       	ldi	r26, 0x34	; 52
    2438:	b0 e0       	ldi	r27, 0x00	; 0
    243a:	e4 e3       	ldi	r30, 0x34	; 52
    243c:	f0 e0       	ldi	r31, 0x00	; 0
    243e:	80 81       	ld	r24, Z
    2440:	48 2f       	mov	r20, r24
    2442:	8b 81       	ldd	r24, Y+3	; 0x03
    2444:	28 2f       	mov	r18, r24
    2446:	30 e0       	ldi	r19, 0x00	; 0
    2448:	81 e0       	ldi	r24, 0x01	; 1
    244a:	90 e0       	ldi	r25, 0x00	; 0
    244c:	02 2e       	mov	r0, r18
    244e:	02 c0       	rjmp	.+4      	; 0x2454 <DIO_SetPinDir+0xee>
    2450:	88 0f       	add	r24, r24
    2452:	99 1f       	adc	r25, r25
    2454:	0a 94       	dec	r0
    2456:	e2 f7       	brpl	.-8      	; 0x2450 <DIO_SetPinDir+0xea>
    2458:	80 95       	com	r24
    245a:	84 23       	and	r24, r20
    245c:	8c 93       	st	X, r24
    245e:	87 c0       	rjmp	.+270    	; 0x256e <DIO_SetPinDir+0x208>
				break;
			case DIO_PORTD:
				CLEAR_BIT(DDRD, Copy_Pin);
    2460:	a1 e3       	ldi	r26, 0x31	; 49
    2462:	b0 e0       	ldi	r27, 0x00	; 0
    2464:	e1 e3       	ldi	r30, 0x31	; 49
    2466:	f0 e0       	ldi	r31, 0x00	; 0
    2468:	80 81       	ld	r24, Z
    246a:	48 2f       	mov	r20, r24
    246c:	8b 81       	ldd	r24, Y+3	; 0x03
    246e:	28 2f       	mov	r18, r24
    2470:	30 e0       	ldi	r19, 0x00	; 0
    2472:	81 e0       	ldi	r24, 0x01	; 1
    2474:	90 e0       	ldi	r25, 0x00	; 0
    2476:	02 2e       	mov	r0, r18
    2478:	02 c0       	rjmp	.+4      	; 0x247e <DIO_SetPinDir+0x118>
    247a:	88 0f       	add	r24, r24
    247c:	99 1f       	adc	r25, r25
    247e:	0a 94       	dec	r0
    2480:	e2 f7       	brpl	.-8      	; 0x247a <DIO_SetPinDir+0x114>
    2482:	80 95       	com	r24
    2484:	84 23       	and	r24, r20
    2486:	8c 93       	st	X, r24
    2488:	72 c0       	rjmp	.+228    	; 0x256e <DIO_SetPinDir+0x208>
				break;
			}
		} else if (DIO_OUTPUT == Copy_Direction) {
    248a:	8c 81       	ldd	r24, Y+4	; 0x04
    248c:	81 30       	cpi	r24, 0x01	; 1
    248e:	09 f0       	breq	.+2      	; 0x2492 <DIO_SetPinDir+0x12c>
    2490:	6e c0       	rjmp	.+220    	; 0x256e <DIO_SetPinDir+0x208>
			switch (Copy_Port) {
    2492:	8a 81       	ldd	r24, Y+2	; 0x02
    2494:	28 2f       	mov	r18, r24
    2496:	30 e0       	ldi	r19, 0x00	; 0
    2498:	3e 83       	std	Y+6, r19	; 0x06
    249a:	2d 83       	std	Y+5, r18	; 0x05
    249c:	8d 81       	ldd	r24, Y+5	; 0x05
    249e:	9e 81       	ldd	r25, Y+6	; 0x06
    24a0:	81 30       	cpi	r24, 0x01	; 1
    24a2:	91 05       	cpc	r25, r1
    24a4:	49 f1       	breq	.+82     	; 0x24f8 <DIO_SetPinDir+0x192>
    24a6:	2d 81       	ldd	r18, Y+5	; 0x05
    24a8:	3e 81       	ldd	r19, Y+6	; 0x06
    24aa:	22 30       	cpi	r18, 0x02	; 2
    24ac:	31 05       	cpc	r19, r1
    24ae:	2c f4       	brge	.+10     	; 0x24ba <DIO_SetPinDir+0x154>
    24b0:	8d 81       	ldd	r24, Y+5	; 0x05
    24b2:	9e 81       	ldd	r25, Y+6	; 0x06
    24b4:	00 97       	sbiw	r24, 0x00	; 0
    24b6:	61 f0       	breq	.+24     	; 0x24d0 <DIO_SetPinDir+0x16a>
    24b8:	5a c0       	rjmp	.+180    	; 0x256e <DIO_SetPinDir+0x208>
    24ba:	2d 81       	ldd	r18, Y+5	; 0x05
    24bc:	3e 81       	ldd	r19, Y+6	; 0x06
    24be:	22 30       	cpi	r18, 0x02	; 2
    24c0:	31 05       	cpc	r19, r1
    24c2:	71 f1       	breq	.+92     	; 0x2520 <DIO_SetPinDir+0x1ba>
    24c4:	8d 81       	ldd	r24, Y+5	; 0x05
    24c6:	9e 81       	ldd	r25, Y+6	; 0x06
    24c8:	83 30       	cpi	r24, 0x03	; 3
    24ca:	91 05       	cpc	r25, r1
    24cc:	e9 f1       	breq	.+122    	; 0x2548 <DIO_SetPinDir+0x1e2>
    24ce:	4f c0       	rjmp	.+158    	; 0x256e <DIO_SetPinDir+0x208>
			case DIO_PORTA:
				SET_BIT(DDRA, Copy_Pin);
    24d0:	aa e3       	ldi	r26, 0x3A	; 58
    24d2:	b0 e0       	ldi	r27, 0x00	; 0
    24d4:	ea e3       	ldi	r30, 0x3A	; 58
    24d6:	f0 e0       	ldi	r31, 0x00	; 0
    24d8:	80 81       	ld	r24, Z
    24da:	48 2f       	mov	r20, r24
    24dc:	8b 81       	ldd	r24, Y+3	; 0x03
    24de:	28 2f       	mov	r18, r24
    24e0:	30 e0       	ldi	r19, 0x00	; 0
    24e2:	81 e0       	ldi	r24, 0x01	; 1
    24e4:	90 e0       	ldi	r25, 0x00	; 0
    24e6:	02 2e       	mov	r0, r18
    24e8:	02 c0       	rjmp	.+4      	; 0x24ee <DIO_SetPinDir+0x188>
    24ea:	88 0f       	add	r24, r24
    24ec:	99 1f       	adc	r25, r25
    24ee:	0a 94       	dec	r0
    24f0:	e2 f7       	brpl	.-8      	; 0x24ea <DIO_SetPinDir+0x184>
    24f2:	84 2b       	or	r24, r20
    24f4:	8c 93       	st	X, r24
    24f6:	3b c0       	rjmp	.+118    	; 0x256e <DIO_SetPinDir+0x208>
				break;
			case DIO_PORTB:
				SET_BIT(DDRB, Copy_Pin);
    24f8:	a7 e3       	ldi	r26, 0x37	; 55
    24fa:	b0 e0       	ldi	r27, 0x00	; 0
    24fc:	e7 e3       	ldi	r30, 0x37	; 55
    24fe:	f0 e0       	ldi	r31, 0x00	; 0
    2500:	80 81       	ld	r24, Z
    2502:	48 2f       	mov	r20, r24
    2504:	8b 81       	ldd	r24, Y+3	; 0x03
    2506:	28 2f       	mov	r18, r24
    2508:	30 e0       	ldi	r19, 0x00	; 0
    250a:	81 e0       	ldi	r24, 0x01	; 1
    250c:	90 e0       	ldi	r25, 0x00	; 0
    250e:	02 2e       	mov	r0, r18
    2510:	02 c0       	rjmp	.+4      	; 0x2516 <DIO_SetPinDir+0x1b0>
    2512:	88 0f       	add	r24, r24
    2514:	99 1f       	adc	r25, r25
    2516:	0a 94       	dec	r0
    2518:	e2 f7       	brpl	.-8      	; 0x2512 <DIO_SetPinDir+0x1ac>
    251a:	84 2b       	or	r24, r20
    251c:	8c 93       	st	X, r24
    251e:	27 c0       	rjmp	.+78     	; 0x256e <DIO_SetPinDir+0x208>
				break;
			case DIO_PORTC:
				SET_BIT(DDRC, Copy_Pin);
    2520:	a4 e3       	ldi	r26, 0x34	; 52
    2522:	b0 e0       	ldi	r27, 0x00	; 0
    2524:	e4 e3       	ldi	r30, 0x34	; 52
    2526:	f0 e0       	ldi	r31, 0x00	; 0
    2528:	80 81       	ld	r24, Z
    252a:	48 2f       	mov	r20, r24
    252c:	8b 81       	ldd	r24, Y+3	; 0x03
    252e:	28 2f       	mov	r18, r24
    2530:	30 e0       	ldi	r19, 0x00	; 0
    2532:	81 e0       	ldi	r24, 0x01	; 1
    2534:	90 e0       	ldi	r25, 0x00	; 0
    2536:	02 2e       	mov	r0, r18
    2538:	02 c0       	rjmp	.+4      	; 0x253e <DIO_SetPinDir+0x1d8>
    253a:	88 0f       	add	r24, r24
    253c:	99 1f       	adc	r25, r25
    253e:	0a 94       	dec	r0
    2540:	e2 f7       	brpl	.-8      	; 0x253a <DIO_SetPinDir+0x1d4>
    2542:	84 2b       	or	r24, r20
    2544:	8c 93       	st	X, r24
    2546:	13 c0       	rjmp	.+38     	; 0x256e <DIO_SetPinDir+0x208>
				break;
			case DIO_PORTD:
				SET_BIT(DDRD, Copy_Pin);
    2548:	a1 e3       	ldi	r26, 0x31	; 49
    254a:	b0 e0       	ldi	r27, 0x00	; 0
    254c:	e1 e3       	ldi	r30, 0x31	; 49
    254e:	f0 e0       	ldi	r31, 0x00	; 0
    2550:	80 81       	ld	r24, Z
    2552:	48 2f       	mov	r20, r24
    2554:	8b 81       	ldd	r24, Y+3	; 0x03
    2556:	28 2f       	mov	r18, r24
    2558:	30 e0       	ldi	r19, 0x00	; 0
    255a:	81 e0       	ldi	r24, 0x01	; 1
    255c:	90 e0       	ldi	r25, 0x00	; 0
    255e:	02 2e       	mov	r0, r18
    2560:	02 c0       	rjmp	.+4      	; 0x2566 <DIO_SetPinDir+0x200>
    2562:	88 0f       	add	r24, r24
    2564:	99 1f       	adc	r25, r25
    2566:	0a 94       	dec	r0
    2568:	e2 f7       	brpl	.-8      	; 0x2562 <DIO_SetPinDir+0x1fc>
    256a:	84 2b       	or	r24, r20
    256c:	8c 93       	st	X, r24
				break;
			}
		}
	}
	return Local_uint8ErrorState;
    256e:	89 81       	ldd	r24, Y+1	; 0x01
}
    2570:	28 96       	adiw	r28, 0x08	; 8
    2572:	0f b6       	in	r0, 0x3f	; 63
    2574:	f8 94       	cli
    2576:	de bf       	out	0x3e, r29	; 62
    2578:	0f be       	out	0x3f, r0	; 63
    257a:	cd bf       	out	0x3d, r28	; 61
    257c:	cf 91       	pop	r28
    257e:	df 91       	pop	r29
    2580:	08 95       	ret

00002582 <DIO_GetPinVal>:


status_t DIO_GetPinVal(Port_t Copy_Port, Pin_t Copy_Pin, uint8* Copy_pvValue)
{
    2582:	df 93       	push	r29
    2584:	cf 93       	push	r28
    2586:	cd b7       	in	r28, 0x3d	; 61
    2588:	de b7       	in	r29, 0x3e	; 62
    258a:	27 97       	sbiw	r28, 0x07	; 7
    258c:	0f b6       	in	r0, 0x3f	; 63
    258e:	f8 94       	cli
    2590:	de bf       	out	0x3e, r29	; 62
    2592:	0f be       	out	0x3f, r0	; 63
    2594:	cd bf       	out	0x3d, r28	; 61
    2596:	8a 83       	std	Y+2, r24	; 0x02
    2598:	6b 83       	std	Y+3, r22	; 0x03
    259a:	5d 83       	std	Y+5, r21	; 0x05
    259c:	4c 83       	std	Y+4, r20	; 0x04
	status_t Local_uint8ErrorState = DIO_ok;
    259e:	19 82       	std	Y+1, r1	; 0x01

		if ((Copy_Port > DIO_PORTD) || (Copy_Port < DIO_PORTA)) {
    25a0:	8a 81       	ldd	r24, Y+2	; 0x02
    25a2:	84 30       	cpi	r24, 0x04	; 4
    25a4:	18 f0       	brcs	.+6      	; 0x25ac <DIO_GetPinVal+0x2a>
			Local_uint8ErrorState = DIO_GetErr;
    25a6:	82 e0       	ldi	r24, 0x02	; 2
    25a8:	89 83       	std	Y+1, r24	; 0x01
    25aa:	76 c0       	rjmp	.+236    	; 0x2698 <DIO_GetPinVal+0x116>
		} else if ((Copy_Pin > DIO_Pin7) || (Copy_Pin < DIO_Pin0)) {
    25ac:	8b 81       	ldd	r24, Y+3	; 0x03
    25ae:	88 30       	cpi	r24, 0x08	; 8
    25b0:	18 f0       	brcs	.+6      	; 0x25b8 <DIO_GetPinVal+0x36>
			Local_uint8ErrorState = DIO_GetErr;
    25b2:	82 e0       	ldi	r24, 0x02	; 2
    25b4:	89 83       	std	Y+1, r24	; 0x01
    25b6:	70 c0       	rjmp	.+224    	; 0x2698 <DIO_GetPinVal+0x116>
		} else {
			switch (Copy_Port)
    25b8:	8a 81       	ldd	r24, Y+2	; 0x02
    25ba:	28 2f       	mov	r18, r24
    25bc:	30 e0       	ldi	r19, 0x00	; 0
    25be:	3f 83       	std	Y+7, r19	; 0x07
    25c0:	2e 83       	std	Y+6, r18	; 0x06
    25c2:	4e 81       	ldd	r20, Y+6	; 0x06
    25c4:	5f 81       	ldd	r21, Y+7	; 0x07
    25c6:	41 30       	cpi	r20, 0x01	; 1
    25c8:	51 05       	cpc	r21, r1
    25ca:	59 f1       	breq	.+86     	; 0x2622 <DIO_GetPinVal+0xa0>
    25cc:	8e 81       	ldd	r24, Y+6	; 0x06
    25ce:	9f 81       	ldd	r25, Y+7	; 0x07
    25d0:	82 30       	cpi	r24, 0x02	; 2
    25d2:	91 05       	cpc	r25, r1
    25d4:	34 f4       	brge	.+12     	; 0x25e2 <DIO_GetPinVal+0x60>
    25d6:	2e 81       	ldd	r18, Y+6	; 0x06
    25d8:	3f 81       	ldd	r19, Y+7	; 0x07
    25da:	21 15       	cp	r18, r1
    25dc:	31 05       	cpc	r19, r1
    25de:	69 f0       	breq	.+26     	; 0x25fa <DIO_GetPinVal+0x78>
    25e0:	5b c0       	rjmp	.+182    	; 0x2698 <DIO_GetPinVal+0x116>
    25e2:	4e 81       	ldd	r20, Y+6	; 0x06
    25e4:	5f 81       	ldd	r21, Y+7	; 0x07
    25e6:	42 30       	cpi	r20, 0x02	; 2
    25e8:	51 05       	cpc	r21, r1
    25ea:	79 f1       	breq	.+94     	; 0x264a <DIO_GetPinVal+0xc8>
    25ec:	8e 81       	ldd	r24, Y+6	; 0x06
    25ee:	9f 81       	ldd	r25, Y+7	; 0x07
    25f0:	83 30       	cpi	r24, 0x03	; 3
    25f2:	91 05       	cpc	r25, r1
    25f4:	09 f4       	brne	.+2      	; 0x25f8 <DIO_GetPinVal+0x76>
    25f6:	3d c0       	rjmp	.+122    	; 0x2672 <DIO_GetPinVal+0xf0>
    25f8:	4f c0       	rjmp	.+158    	; 0x2698 <DIO_GetPinVal+0x116>
			{case DIO_PORTA : *Copy_pvValue=GET_BIT(PINA,Copy_Pin);break;
    25fa:	e9 e3       	ldi	r30, 0x39	; 57
    25fc:	f0 e0       	ldi	r31, 0x00	; 0
    25fe:	80 81       	ld	r24, Z
    2600:	28 2f       	mov	r18, r24
    2602:	30 e0       	ldi	r19, 0x00	; 0
    2604:	8b 81       	ldd	r24, Y+3	; 0x03
    2606:	88 2f       	mov	r24, r24
    2608:	90 e0       	ldi	r25, 0x00	; 0
    260a:	a9 01       	movw	r20, r18
    260c:	02 c0       	rjmp	.+4      	; 0x2612 <DIO_GetPinVal+0x90>
    260e:	55 95       	asr	r21
    2610:	47 95       	ror	r20
    2612:	8a 95       	dec	r24
    2614:	e2 f7       	brpl	.-8      	; 0x260e <DIO_GetPinVal+0x8c>
    2616:	ca 01       	movw	r24, r20
    2618:	81 70       	andi	r24, 0x01	; 1
    261a:	ec 81       	ldd	r30, Y+4	; 0x04
    261c:	fd 81       	ldd	r31, Y+5	; 0x05
    261e:	80 83       	st	Z, r24
    2620:	3b c0       	rjmp	.+118    	; 0x2698 <DIO_GetPinVal+0x116>
			case DIO_PORTB : *Copy_pvValue=GET_BIT(PINB,Copy_Pin);break;
    2622:	e6 e3       	ldi	r30, 0x36	; 54
    2624:	f0 e0       	ldi	r31, 0x00	; 0
    2626:	80 81       	ld	r24, Z
    2628:	28 2f       	mov	r18, r24
    262a:	30 e0       	ldi	r19, 0x00	; 0
    262c:	8b 81       	ldd	r24, Y+3	; 0x03
    262e:	88 2f       	mov	r24, r24
    2630:	90 e0       	ldi	r25, 0x00	; 0
    2632:	a9 01       	movw	r20, r18
    2634:	02 c0       	rjmp	.+4      	; 0x263a <DIO_GetPinVal+0xb8>
    2636:	55 95       	asr	r21
    2638:	47 95       	ror	r20
    263a:	8a 95       	dec	r24
    263c:	e2 f7       	brpl	.-8      	; 0x2636 <DIO_GetPinVal+0xb4>
    263e:	ca 01       	movw	r24, r20
    2640:	81 70       	andi	r24, 0x01	; 1
    2642:	ec 81       	ldd	r30, Y+4	; 0x04
    2644:	fd 81       	ldd	r31, Y+5	; 0x05
    2646:	80 83       	st	Z, r24
    2648:	27 c0       	rjmp	.+78     	; 0x2698 <DIO_GetPinVal+0x116>
			case DIO_PORTC : *Copy_pvValue=GET_BIT(PINC,Copy_Pin);break;
    264a:	e3 e3       	ldi	r30, 0x33	; 51
    264c:	f0 e0       	ldi	r31, 0x00	; 0
    264e:	80 81       	ld	r24, Z
    2650:	28 2f       	mov	r18, r24
    2652:	30 e0       	ldi	r19, 0x00	; 0
    2654:	8b 81       	ldd	r24, Y+3	; 0x03
    2656:	88 2f       	mov	r24, r24
    2658:	90 e0       	ldi	r25, 0x00	; 0
    265a:	a9 01       	movw	r20, r18
    265c:	02 c0       	rjmp	.+4      	; 0x2662 <DIO_GetPinVal+0xe0>
    265e:	55 95       	asr	r21
    2660:	47 95       	ror	r20
    2662:	8a 95       	dec	r24
    2664:	e2 f7       	brpl	.-8      	; 0x265e <DIO_GetPinVal+0xdc>
    2666:	ca 01       	movw	r24, r20
    2668:	81 70       	andi	r24, 0x01	; 1
    266a:	ec 81       	ldd	r30, Y+4	; 0x04
    266c:	fd 81       	ldd	r31, Y+5	; 0x05
    266e:	80 83       	st	Z, r24
    2670:	13 c0       	rjmp	.+38     	; 0x2698 <DIO_GetPinVal+0x116>
			case DIO_PORTD : *Copy_pvValue=GET_BIT(PIND,Copy_Pin);break;
    2672:	e0 e3       	ldi	r30, 0x30	; 48
    2674:	f0 e0       	ldi	r31, 0x00	; 0
    2676:	80 81       	ld	r24, Z
    2678:	28 2f       	mov	r18, r24
    267a:	30 e0       	ldi	r19, 0x00	; 0
    267c:	8b 81       	ldd	r24, Y+3	; 0x03
    267e:	88 2f       	mov	r24, r24
    2680:	90 e0       	ldi	r25, 0x00	; 0
    2682:	a9 01       	movw	r20, r18
    2684:	02 c0       	rjmp	.+4      	; 0x268a <DIO_GetPinVal+0x108>
    2686:	55 95       	asr	r21
    2688:	47 95       	ror	r20
    268a:	8a 95       	dec	r24
    268c:	e2 f7       	brpl	.-8      	; 0x2686 <DIO_GetPinVal+0x104>
    268e:	ca 01       	movw	r24, r20
    2690:	81 70       	andi	r24, 0x01	; 1
    2692:	ec 81       	ldd	r30, Y+4	; 0x04
    2694:	fd 81       	ldd	r31, Y+5	; 0x05
    2696:	80 83       	st	Z, r24

			}
		}
return Local_uint8ErrorState;
    2698:	89 81       	ldd	r24, Y+1	; 0x01
}
    269a:	27 96       	adiw	r28, 0x07	; 7
    269c:	0f b6       	in	r0, 0x3f	; 63
    269e:	f8 94       	cli
    26a0:	de bf       	out	0x3e, r29	; 62
    26a2:	0f be       	out	0x3f, r0	; 63
    26a4:	cd bf       	out	0x3d, r28	; 61
    26a6:	cf 91       	pop	r28
    26a8:	df 91       	pop	r29
    26aa:	08 95       	ret

000026ac <DIO_GetPortVal>:


uint8 DIO_GetPortVal(Port_t Copy_Port,uint8* Copy_pvValue)
{
    26ac:	df 93       	push	r29
    26ae:	cf 93       	push	r28
    26b0:	00 d0       	rcall	.+0      	; 0x26b2 <DIO_GetPortVal+0x6>
    26b2:	00 d0       	rcall	.+0      	; 0x26b4 <DIO_GetPortVal+0x8>
    26b4:	00 d0       	rcall	.+0      	; 0x26b6 <DIO_GetPortVal+0xa>
    26b6:	cd b7       	in	r28, 0x3d	; 61
    26b8:	de b7       	in	r29, 0x3e	; 62
    26ba:	8a 83       	std	Y+2, r24	; 0x02
    26bc:	7c 83       	std	Y+4, r23	; 0x04
    26be:	6b 83       	std	Y+3, r22	; 0x03
	uint8 Local_uint8ErrorState = 0;
    26c0:	19 82       	std	Y+1, r1	; 0x01
		if ((Copy_Port > DIO_PORTD) || (Copy_Port < DIO_PORTA)) {
    26c2:	8a 81       	ldd	r24, Y+2	; 0x02
    26c4:	84 30       	cpi	r24, 0x04	; 4
    26c6:	18 f0       	brcs	.+6      	; 0x26ce <DIO_GetPortVal+0x22>
			Local_uint8ErrorState = 1;
    26c8:	81 e0       	ldi	r24, 0x01	; 1
    26ca:	89 83       	std	Y+1, r24	; 0x01
    26cc:	3a c0       	rjmp	.+116    	; 0x2742 <DIO_GetPortVal+0x96>
		} else {
			switch(Copy_Port)
    26ce:	8a 81       	ldd	r24, Y+2	; 0x02
    26d0:	28 2f       	mov	r18, r24
    26d2:	30 e0       	ldi	r19, 0x00	; 0
    26d4:	3e 83       	std	Y+6, r19	; 0x06
    26d6:	2d 83       	std	Y+5, r18	; 0x05
    26d8:	8d 81       	ldd	r24, Y+5	; 0x05
    26da:	9e 81       	ldd	r25, Y+6	; 0x06
    26dc:	81 30       	cpi	r24, 0x01	; 1
    26de:	91 05       	cpc	r25, r1
    26e0:	e1 f0       	breq	.+56     	; 0x271a <DIO_GetPortVal+0x6e>
    26e2:	2d 81       	ldd	r18, Y+5	; 0x05
    26e4:	3e 81       	ldd	r19, Y+6	; 0x06
    26e6:	22 30       	cpi	r18, 0x02	; 2
    26e8:	31 05       	cpc	r19, r1
    26ea:	2c f4       	brge	.+10     	; 0x26f6 <DIO_GetPortVal+0x4a>
    26ec:	8d 81       	ldd	r24, Y+5	; 0x05
    26ee:	9e 81       	ldd	r25, Y+6	; 0x06
    26f0:	00 97       	sbiw	r24, 0x00	; 0
    26f2:	61 f0       	breq	.+24     	; 0x270c <DIO_GetPortVal+0x60>
    26f4:	26 c0       	rjmp	.+76     	; 0x2742 <DIO_GetPortVal+0x96>
    26f6:	2d 81       	ldd	r18, Y+5	; 0x05
    26f8:	3e 81       	ldd	r19, Y+6	; 0x06
    26fa:	22 30       	cpi	r18, 0x02	; 2
    26fc:	31 05       	cpc	r19, r1
    26fe:	a1 f0       	breq	.+40     	; 0x2728 <DIO_GetPortVal+0x7c>
    2700:	8d 81       	ldd	r24, Y+5	; 0x05
    2702:	9e 81       	ldd	r25, Y+6	; 0x06
    2704:	83 30       	cpi	r24, 0x03	; 3
    2706:	91 05       	cpc	r25, r1
    2708:	b1 f0       	breq	.+44     	; 0x2736 <DIO_GetPortVal+0x8a>
    270a:	1b c0       	rjmp	.+54     	; 0x2742 <DIO_GetPortVal+0x96>
			{case DIO_PORTA:*Copy_pvValue=PINA;break;
    270c:	e9 e3       	ldi	r30, 0x39	; 57
    270e:	f0 e0       	ldi	r31, 0x00	; 0
    2710:	80 81       	ld	r24, Z
    2712:	eb 81       	ldd	r30, Y+3	; 0x03
    2714:	fc 81       	ldd	r31, Y+4	; 0x04
    2716:	80 83       	st	Z, r24
    2718:	14 c0       	rjmp	.+40     	; 0x2742 <DIO_GetPortVal+0x96>
			case DIO_PORTB:*Copy_pvValue=PINB;break;
    271a:	e6 e3       	ldi	r30, 0x36	; 54
    271c:	f0 e0       	ldi	r31, 0x00	; 0
    271e:	80 81       	ld	r24, Z
    2720:	eb 81       	ldd	r30, Y+3	; 0x03
    2722:	fc 81       	ldd	r31, Y+4	; 0x04
    2724:	80 83       	st	Z, r24
    2726:	0d c0       	rjmp	.+26     	; 0x2742 <DIO_GetPortVal+0x96>
			case DIO_PORTC:*Copy_pvValue=PINC;break;
    2728:	e3 e3       	ldi	r30, 0x33	; 51
    272a:	f0 e0       	ldi	r31, 0x00	; 0
    272c:	80 81       	ld	r24, Z
    272e:	eb 81       	ldd	r30, Y+3	; 0x03
    2730:	fc 81       	ldd	r31, Y+4	; 0x04
    2732:	80 83       	st	Z, r24
    2734:	06 c0       	rjmp	.+12     	; 0x2742 <DIO_GetPortVal+0x96>
			case DIO_PORTD:*Copy_pvValue=PIND;break;
    2736:	e0 e3       	ldi	r30, 0x30	; 48
    2738:	f0 e0       	ldi	r31, 0x00	; 0
    273a:	80 81       	ld	r24, Z
    273c:	eb 81       	ldd	r30, Y+3	; 0x03
    273e:	fc 81       	ldd	r31, Y+4	; 0x04
    2740:	80 83       	st	Z, r24
			}
		}

return Local_uint8ErrorState;
    2742:	89 81       	ldd	r24, Y+1	; 0x01
}
    2744:	26 96       	adiw	r28, 0x06	; 6
    2746:	0f b6       	in	r0, 0x3f	; 63
    2748:	f8 94       	cli
    274a:	de bf       	out	0x3e, r29	; 62
    274c:	0f be       	out	0x3f, r0	; 63
    274e:	cd bf       	out	0x3d, r28	; 61
    2750:	cf 91       	pop	r28
    2752:	df 91       	pop	r29
    2754:	08 95       	ret

00002756 <ADC_voidInit>:
#include "../inc/ADC_interface.h"
#include "../inc/ADC_register.h"
#include "../inc/ADC_config.h"
#include "../inc/ADC_private.h"

void ADC_voidInit(void) {
    2756:	df 93       	push	r29
    2758:	cf 93       	push	r28
    275a:	cd b7       	in	r28, 0x3d	; 61
    275c:	de b7       	in	r29, 0x3e	; 62
	/*PRE-SCALER SELECTION*/
	ADCSRA_Reg->ADPS = DESIRED_PRE_SCALER;
    275e:	e6 e2       	ldi	r30, 0x26	; 38
    2760:	f0 e0       	ldi	r31, 0x00	; 0
    2762:	80 81       	ld	r24, Z
    2764:	88 7f       	andi	r24, 0xF8	; 248
    2766:	83 60       	ori	r24, 0x03	; 3
    2768:	80 83       	st	Z, r24

	/*Choosing the voltage reference*/
	ADMUX_Reg->REFS = DESIRED_VOLTAGE_REF;
    276a:	e7 e2       	ldi	r30, 0x27	; 39
    276c:	f0 e0       	ldi	r31, 0x00	; 0
    276e:	80 81       	ld	r24, Z
    2770:	8f 73       	andi	r24, 0x3F	; 63
    2772:	80 64       	ori	r24, 0x40	; 64
    2774:	80 83       	st	Z, r24
	/*choose the Resolution*/
	ADMUX_Reg->ADLAR = RIGHT;
    2776:	e7 e2       	ldi	r30, 0x27	; 39
    2778:	f0 e0       	ldi	r31, 0x00	; 0
    277a:	80 81       	ld	r24, Z
    277c:	8f 7d       	andi	r24, 0xDF	; 223
    277e:	80 83       	st	Z, r24

#ifdef AUTO_TREGERED

	ADCSRA_Reg->ADATE=ENABLE;
    2780:	e6 e2       	ldi	r30, 0x26	; 38
    2782:	f0 e0       	ldi	r31, 0x00	; 0
    2784:	80 81       	ld	r24, Z
    2786:	80 62       	ori	r24, 0x20	; 32
    2788:	80 83       	st	Z, r24

	ADC_SFIOR_Reg->ADTS  =  AUTO_TRIGER_SOURCE;
    278a:	e0 e5       	ldi	r30, 0x50	; 80
    278c:	f0 e0       	ldi	r31, 0x00	; 0
    278e:	80 81       	ld	r24, Z
    2790:	8f 71       	andi	r24, 0x1F	; 31
    2792:	80 68       	ori	r24, 0x80	; 128
    2794:	80 83       	st	Z, r24

#endif
	/*ENABLE THE ADC*/
	ADCSRA_Reg->ADEN = ENABLE;
    2796:	e6 e2       	ldi	r30, 0x26	; 38
    2798:	f0 e0       	ldi	r31, 0x00	; 0
    279a:	80 81       	ld	r24, Z
    279c:	80 68       	ori	r24, 0x80	; 128
    279e:	80 83       	st	Z, r24

}
    27a0:	cf 91       	pop	r28
    27a2:	df 91       	pop	r29
    27a4:	08 95       	ret

000027a6 <ADC_uint8StartConversionSynchronus>:
ADC_Status_t ADC_uint8StartConversionSynchronus(Channel_t Copy_uint8channel,uint16* copy_uint16PuReading) {
    27a6:	df 93       	push	r29
    27a8:	cf 93       	push	r28
    27aa:	cd b7       	in	r28, 0x3d	; 61
    27ac:	de b7       	in	r29, 0x3e	; 62
    27ae:	28 97       	sbiw	r28, 0x08	; 8
    27b0:	0f b6       	in	r0, 0x3f	; 63
    27b2:	f8 94       	cli
    27b4:	de bf       	out	0x3e, r29	; 62
    27b6:	0f be       	out	0x3f, r0	; 63
    27b8:	cd bf       	out	0x3d, r28	; 61
    27ba:	8e 83       	std	Y+6, r24	; 0x06
    27bc:	78 87       	std	Y+8, r23	; 0x08
    27be:	6f 83       	std	Y+7, r22	; 0x07
	ADC_Status_t Local_ErrorStatus = ADC_OK;
    27c0:	1d 82       	std	Y+5, r1	; 0x05
	uint32 Local_uint32Counter = 0;
    27c2:	19 82       	std	Y+1, r1	; 0x01
    27c4:	1a 82       	std	Y+2, r1	; 0x02
    27c6:	1b 82       	std	Y+3, r1	; 0x03
    27c8:	1c 82       	std	Y+4, r1	; 0x04
	if (NULL == copy_uint16PuReading) {
    27ca:	8f 81       	ldd	r24, Y+7	; 0x07
    27cc:	98 85       	ldd	r25, Y+8	; 0x08
    27ce:	00 97       	sbiw	r24, 0x00	; 0
    27d0:	19 f4       	brne	.+6      	; 0x27d8 <ADC_uint8StartConversionSynchronus+0x32>
		Local_ErrorStatus = ADC_POINTER_Err;
    27d2:	81 e0       	ldi	r24, 0x01	; 1
    27d4:	8d 83       	std	Y+5, r24	; 0x05
    27d6:	4a c0       	rjmp	.+148    	; 0x286c <ADC_uint8StartConversionSynchronus+0xc6>
	} else if ((Copy_uint8channel > ADC_CHANNEL7)|| (Copy_uint8channel < ADC_CHANNEL0)) {
    27d8:	8e 81       	ldd	r24, Y+6	; 0x06
    27da:	88 30       	cpi	r24, 0x08	; 8
    27dc:	18 f0       	brcs	.+6      	; 0x27e4 <ADC_uint8StartConversionSynchronus+0x3e>
		Local_ErrorStatus = ADC_ChannelErr;
    27de:	82 e0       	ldi	r24, 0x02	; 2
    27e0:	8d 83       	std	Y+5, r24	; 0x05
    27e2:	44 c0       	rjmp	.+136    	; 0x286c <ADC_uint8StartConversionSynchronus+0xc6>
	} else {
		/*Select the Channel*/
		ADMUX_Reg->MUX = Copy_uint8channel;
    27e4:	e7 e2       	ldi	r30, 0x27	; 39
    27e6:	f0 e0       	ldi	r31, 0x00	; 0
    27e8:	8e 81       	ldd	r24, Y+6	; 0x06
    27ea:	8f 71       	andi	r24, 0x1F	; 31
    27ec:	98 2f       	mov	r25, r24
    27ee:	9f 71       	andi	r25, 0x1F	; 31
    27f0:	80 81       	ld	r24, Z
    27f2:	80 7e       	andi	r24, 0xE0	; 224
    27f4:	89 2b       	or	r24, r25
    27f6:	80 83       	st	Z, r24
    27f8:	0b c0       	rjmp	.+22     	; 0x2810 <ADC_uint8StartConversionSynchronus+0x6a>
		/*Start Conversion*/
		ADCSRA_Reg->ADSC = ENABLE;
#endif
		/*Polling until the conversion is complete OR TIME OUT*/
		while ((ADCSRA_Reg->ADIF) != 1 && Local_uint32Counter < TIME_OUT) {
			Local_uint32Counter++;
    27fa:	89 81       	ldd	r24, Y+1	; 0x01
    27fc:	9a 81       	ldd	r25, Y+2	; 0x02
    27fe:	ab 81       	ldd	r26, Y+3	; 0x03
    2800:	bc 81       	ldd	r27, Y+4	; 0x04
    2802:	01 96       	adiw	r24, 0x01	; 1
    2804:	a1 1d       	adc	r26, r1
    2806:	b1 1d       	adc	r27, r1
    2808:	89 83       	std	Y+1, r24	; 0x01
    280a:	9a 83       	std	Y+2, r25	; 0x02
    280c:	ab 83       	std	Y+3, r26	; 0x03
    280e:	bc 83       	std	Y+4, r27	; 0x04
#ifndef AUTO_TREGERED
		/*Start Conversion*/
		ADCSRA_Reg->ADSC = ENABLE;
#endif
		/*Polling until the conversion is complete OR TIME OUT*/
		while ((ADCSRA_Reg->ADIF) != 1 && Local_uint32Counter < TIME_OUT) {
    2810:	e6 e2       	ldi	r30, 0x26	; 38
    2812:	f0 e0       	ldi	r31, 0x00	; 0
    2814:	80 81       	ld	r24, Z
    2816:	80 71       	andi	r24, 0x10	; 16
    2818:	88 23       	and	r24, r24
    281a:	61 f4       	brne	.+24     	; 0x2834 <ADC_uint8StartConversionSynchronus+0x8e>
    281c:	89 81       	ldd	r24, Y+1	; 0x01
    281e:	9a 81       	ldd	r25, Y+2	; 0x02
    2820:	ab 81       	ldd	r26, Y+3	; 0x03
    2822:	bc 81       	ldd	r27, Y+4	; 0x04
    2824:	84 3f       	cpi	r24, 0xF4	; 244
    2826:	21 e0       	ldi	r18, 0x01	; 1
    2828:	92 07       	cpc	r25, r18
    282a:	20 e0       	ldi	r18, 0x00	; 0
    282c:	a2 07       	cpc	r26, r18
    282e:	20 e0       	ldi	r18, 0x00	; 0
    2830:	b2 07       	cpc	r27, r18
    2832:	18 f3       	brcs	.-58     	; 0x27fa <ADC_uint8StartConversionSynchronus+0x54>
			Local_uint32Counter++;
		}
		if (Local_uint32Counter == TIME_OUT) {
    2834:	89 81       	ldd	r24, Y+1	; 0x01
    2836:	9a 81       	ldd	r25, Y+2	; 0x02
    2838:	ab 81       	ldd	r26, Y+3	; 0x03
    283a:	bc 81       	ldd	r27, Y+4	; 0x04
    283c:	84 3f       	cpi	r24, 0xF4	; 244
    283e:	21 e0       	ldi	r18, 0x01	; 1
    2840:	92 07       	cpc	r25, r18
    2842:	20 e0       	ldi	r18, 0x00	; 0
    2844:	a2 07       	cpc	r26, r18
    2846:	20 e0       	ldi	r18, 0x00	; 0
    2848:	b2 07       	cpc	r27, r18
    284a:	19 f4       	brne	.+6      	; 0x2852 <ADC_uint8StartConversionSynchronus+0xac>
			Local_ErrorStatus = ADC_TIME_OUTErr;
    284c:	83 e0       	ldi	r24, 0x03	; 3
    284e:	8d 83       	std	Y+5, r24	; 0x05
    2850:	0d c0       	rjmp	.+26     	; 0x286c <ADC_uint8StartConversionSynchronus+0xc6>
		} else {
			/*Clear the valg*/
			ADCSRA_Reg->ADIF = ENABLE;
    2852:	e6 e2       	ldi	r30, 0x26	; 38
    2854:	f0 e0       	ldi	r31, 0x00	; 0
    2856:	80 81       	ld	r24, Z
    2858:	80 61       	ori	r24, 0x10	; 16
    285a:	80 83       	st	Z, r24

#if     DATA_SIZE == BIT_10_MACRO
			*copy_uint16PuReading=ADC;
    285c:	e4 e2       	ldi	r30, 0x24	; 36
    285e:	f0 e0       	ldi	r31, 0x00	; 0
    2860:	80 81       	ld	r24, Z
    2862:	91 81       	ldd	r25, Z+1	; 0x01
    2864:	ef 81       	ldd	r30, Y+7	; 0x07
    2866:	f8 85       	ldd	r31, Y+8	; 0x08
    2868:	91 83       	std	Z+1, r25	; 0x01
    286a:	80 83       	st	Z, r24

		}

	}

	return Local_ErrorStatus;
    286c:	8d 81       	ldd	r24, Y+5	; 0x05
}
    286e:	28 96       	adiw	r28, 0x08	; 8
    2870:	0f b6       	in	r0, 0x3f	; 63
    2872:	f8 94       	cli
    2874:	de bf       	out	0x3e, r29	; 62
    2876:	0f be       	out	0x3f, r0	; 63
    2878:	cd bf       	out	0x3d, r28	; 61
    287a:	cf 91       	pop	r28
    287c:	df 91       	pop	r29
    287e:	08 95       	ret

00002880 <ADC_uint8StartConversionASynchronus>:

ADC_Status_t ADC_uint8StartConversionASynchronus(Channel_t Copy_uint8channel,void (*copy_PvNotifacation)(void), uint16* copy_uint16PuReading) {
    2880:	df 93       	push	r29
    2882:	cf 93       	push	r28
    2884:	00 d0       	rcall	.+0      	; 0x2886 <ADC_uint8StartConversionASynchronus+0x6>
    2886:	00 d0       	rcall	.+0      	; 0x2888 <ADC_uint8StartConversionASynchronus+0x8>
    2888:	00 d0       	rcall	.+0      	; 0x288a <ADC_uint8StartConversionASynchronus+0xa>
    288a:	cd b7       	in	r28, 0x3d	; 61
    288c:	de b7       	in	r29, 0x3e	; 62
    288e:	8a 83       	std	Y+2, r24	; 0x02
    2890:	7c 83       	std	Y+4, r23	; 0x04
    2892:	6b 83       	std	Y+3, r22	; 0x03
    2894:	5e 83       	std	Y+6, r21	; 0x06
    2896:	4d 83       	std	Y+5, r20	; 0x05
	ADC_Status_t Local_ErrorStatus = ADC_OK;
    2898:	19 82       	std	Y+1, r1	; 0x01
	if (NULL == copy_uint16PuReading) {
    289a:	8d 81       	ldd	r24, Y+5	; 0x05
    289c:	9e 81       	ldd	r25, Y+6	; 0x06
    289e:	00 97       	sbiw	r24, 0x00	; 0
    28a0:	19 f4       	brne	.+6      	; 0x28a8 <ADC_uint8StartConversionASynchronus+0x28>
		Local_ErrorStatus = ADC_POINTER_Err;
    28a2:	81 e0       	ldi	r24, 0x01	; 1
    28a4:	89 83       	std	Y+1, r24	; 0x01
    28a6:	1e c0       	rjmp	.+60     	; 0x28e4 <ADC_uint8StartConversionASynchronus+0x64>
	} else if ((Copy_uint8channel > ADC_CHANNEL7)|| (Copy_uint8channel < ADC_CHANNEL0)) {
    28a8:	8a 81       	ldd	r24, Y+2	; 0x02
    28aa:	88 30       	cpi	r24, 0x08	; 8
    28ac:	18 f0       	brcs	.+6      	; 0x28b4 <ADC_uint8StartConversionASynchronus+0x34>
		Local_ErrorStatus = ADC_ChannelErr;
    28ae:	82 e0       	ldi	r24, 0x02	; 2
    28b0:	89 83       	std	Y+1, r24	; 0x01
    28b2:	18 c0       	rjmp	.+48     	; 0x28e4 <ADC_uint8StartConversionASynchronus+0x64>
	} else if (NULL == copy_PvNotifacation) {
    28b4:	8b 81       	ldd	r24, Y+3	; 0x03
    28b6:	9c 81       	ldd	r25, Y+4	; 0x04
    28b8:	00 97       	sbiw	r24, 0x00	; 0
    28ba:	19 f4       	brne	.+6      	; 0x28c2 <ADC_uint8StartConversionASynchronus+0x42>
		Local_ErrorStatus = ADC_POINTER_Err;
    28bc:	81 e0       	ldi	r24, 0x01	; 1
    28be:	89 83       	std	Y+1, r24	; 0x01
    28c0:	11 c0       	rjmp	.+34     	; 0x28e4 <ADC_uint8StartConversionASynchronus+0x64>
	} else {

		Global_PvNotifacation = copy_PvNotifacation;
    28c2:	8b 81       	ldd	r24, Y+3	; 0x03
    28c4:	9c 81       	ldd	r25, Y+4	; 0x04
    28c6:	90 93 87 03 	sts	0x0387, r25
    28ca:	80 93 86 03 	sts	0x0386, r24

		/*Assign Address of Receive Variable in Global Pointer to be used in ISR*/
		Global_uint16PuReading = copy_uint16PuReading;
    28ce:	8d 81       	ldd	r24, Y+5	; 0x05
    28d0:	9e 81       	ldd	r25, Y+6	; 0x06
    28d2:	90 93 89 03 	sts	0x0389, r25
    28d6:	80 93 88 03 	sts	0x0388, r24


		/* ADC Conversion Complete Interrupt Enable*/
		ADCSRA_Reg->ADIE = ENABLE;
    28da:	e6 e2       	ldi	r30, 0x26	; 38
    28dc:	f0 e0       	ldi	r31, 0x00	; 0
    28de:	80 81       	ld	r24, Z
    28e0:	88 60       	ori	r24, 0x08	; 8
    28e2:	80 83       	st	Z, r24
#ifndef AUTO_TREGERED
		/*ADC Start Conversion*/
		ADCSRA_Reg->ADSC = ENABLE;
#endif
	}
	return Local_ErrorStatus;
    28e4:	89 81       	ldd	r24, Y+1	; 0x01
}
    28e6:	26 96       	adiw	r28, 0x06	; 6
    28e8:	0f b6       	in	r0, 0x3f	; 63
    28ea:	f8 94       	cli
    28ec:	de bf       	out	0x3e, r29	; 62
    28ee:	0f be       	out	0x3f, r0	; 63
    28f0:	cd bf       	out	0x3d, r28	; 61
    28f2:	cf 91       	pop	r28
    28f4:	df 91       	pop	r29
    28f6:	08 95       	ret

000028f8 <__vector_16>:



void __vector_16(void) {
    28f8:	1f 92       	push	r1
    28fa:	0f 92       	push	r0
    28fc:	0f b6       	in	r0, 0x3f	; 63
    28fe:	0f 92       	push	r0
    2900:	11 24       	eor	r1, r1
    2902:	2f 93       	push	r18
    2904:	3f 93       	push	r19
    2906:	4f 93       	push	r20
    2908:	5f 93       	push	r21
    290a:	6f 93       	push	r22
    290c:	7f 93       	push	r23
    290e:	8f 93       	push	r24
    2910:	9f 93       	push	r25
    2912:	af 93       	push	r26
    2914:	bf 93       	push	r27
    2916:	ef 93       	push	r30
    2918:	ff 93       	push	r31
    291a:	df 93       	push	r29
    291c:	cf 93       	push	r28
    291e:	cd b7       	in	r28, 0x3d	; 61
    2920:	de b7       	in	r29, 0x3e	; 62
#if     DATA_SIZE == BIT_10_MACRO
	*Global_uint16PuReading=ADC;
    2922:	a0 91 88 03 	lds	r26, 0x0388
    2926:	b0 91 89 03 	lds	r27, 0x0389
    292a:	e4 e2       	ldi	r30, 0x24	; 36
    292c:	f0 e0       	ldi	r31, 0x00	; 0
    292e:	80 81       	ld	r24, Z
    2930:	91 81       	ldd	r25, Z+1	; 0x01
    2932:	8d 93       	st	X+, r24
    2934:	9c 93       	st	X, r25
#elif  DATA_SIZE == BIT_8_MACRO
	*Global_uint16PuReading = ADC >> 2;
#endif

	/*Execute Notification Function*/
	Global_PvNotifacation();
    2936:	e0 91 86 03 	lds	r30, 0x0386
    293a:	f0 91 87 03 	lds	r31, 0x0387
    293e:	09 95       	icall
}
    2940:	cf 91       	pop	r28
    2942:	df 91       	pop	r29
    2944:	ff 91       	pop	r31
    2946:	ef 91       	pop	r30
    2948:	bf 91       	pop	r27
    294a:	af 91       	pop	r26
    294c:	9f 91       	pop	r25
    294e:	8f 91       	pop	r24
    2950:	7f 91       	pop	r23
    2952:	6f 91       	pop	r22
    2954:	5f 91       	pop	r21
    2956:	4f 91       	pop	r20
    2958:	3f 91       	pop	r19
    295a:	2f 91       	pop	r18
    295c:	0f 90       	pop	r0
    295e:	0f be       	out	0x3f, r0	; 63
    2960:	0f 90       	pop	r0
    2962:	1f 90       	pop	r1
    2964:	18 95       	reti

00002966 <Sleep_Mode>:
#include "Power_Management/inc/PwrMng.h"

void Sleep_Mode(void)
{
    2966:	df 93       	push	r29
    2968:	cf 93       	push	r28
    296a:	cd b7       	in	r28, 0x3d	; 61
    296c:	de b7       	in	r29, 0x3e	; 62
//	MCUCR_PwrMg->SE=1;
//	MCUCR_PwrMg->SE=SlEEP_MODE;

	MCUCR_PwrMg=160;
    296e:	e5 e5       	ldi	r30, 0x55	; 85
    2970:	f0 e0       	ldi	r31, 0x00	; 0
    2972:	80 ea       	ldi	r24, 0xA0	; 160
    2974:	80 83       	st	Z, r24
}
    2976:	cf 91       	pop	r28
    2978:	df 91       	pop	r29
    297a:	08 95       	ret

0000297c <SSD1306_Init>:
    {0x61, 0x51, 0x49, 0x45, 0x43}, // z
};


void SSD1306_Init(void)
{
    297c:	df 93       	push	r29
    297e:	cf 93       	push	r28
    2980:	cd b7       	in	r28, 0x3d	; 61
    2982:	de b7       	in	r29, 0x3e	; 62
    TWI_voidMasterInit();
    2984:	0e 94 e1 08 	call	0x11c2	; 0x11c2 <TWI_voidMasterInit>

    TWI_voidStartCondition();
    2988:	0e 94 f6 08 	call	0x11ec	; 0x11ec <TWI_voidStartCondition>
    TWI_voidSendData((SSD1306_ADDRESS << 1) | 0); // SLA+W
    298c:	88 e7       	ldi	r24, 0x78	; 120
    298e:	0e 94 12 09 	call	0x1224	; 0x1224 <TWI_voidSendData>
    TWI_voidSendData(0x00); // Command mode
    2992:	80 e0       	ldi	r24, 0x00	; 0
    2994:	0e 94 12 09 	call	0x1224	; 0x1224 <TWI_voidSendData>

    // Initialization sequence for SSD1306
    SSD1306_SendCommand(SSD1306_DISPLAY_OFF);
    2998:	8e ea       	ldi	r24, 0xAE	; 174
    299a:	0e 94 1c 15 	call	0x2a38	; 0x2a38 <SSD1306_SendCommand>
    SSD1306_SendCommand(SSD1306_SET_DISPLAY_CLOCK_DIV);
    299e:	85 ed       	ldi	r24, 0xD5	; 213
    29a0:	0e 94 1c 15 	call	0x2a38	; 0x2a38 <SSD1306_SendCommand>
    SSD1306_SendCommand(0x80); // Suggested ratio
    29a4:	80 e8       	ldi	r24, 0x80	; 128
    29a6:	0e 94 1c 15 	call	0x2a38	; 0x2a38 <SSD1306_SendCommand>
    SSD1306_SendCommand(SSD1306_SET_MULTIPLEX);
    29aa:	88 ea       	ldi	r24, 0xA8	; 168
    29ac:	0e 94 1c 15 	call	0x2a38	; 0x2a38 <SSD1306_SendCommand>
    SSD1306_SendCommand(0x3F); // 1/64 duty
    29b0:	8f e3       	ldi	r24, 0x3F	; 63
    29b2:	0e 94 1c 15 	call	0x2a38	; 0x2a38 <SSD1306_SendCommand>
    SSD1306_SendCommand(SSD1306_SET_DISPLAY_OFFSET);
    29b6:	83 ed       	ldi	r24, 0xD3	; 211
    29b8:	0e 94 1c 15 	call	0x2a38	; 0x2a38 <SSD1306_SendCommand>
    SSD1306_SendCommand(0x00); // No offset
    29bc:	80 e0       	ldi	r24, 0x00	; 0
    29be:	0e 94 1c 15 	call	0x2a38	; 0x2a38 <SSD1306_SendCommand>
    SSD1306_SendCommand(SSD1306_SET_START_LINE | 0x00);
    29c2:	80 e4       	ldi	r24, 0x40	; 64
    29c4:	0e 94 1c 15 	call	0x2a38	; 0x2a38 <SSD1306_SendCommand>
    SSD1306_SendCommand(SSD1306_CHARGE_PUMP);
    29c8:	8d e8       	ldi	r24, 0x8D	; 141
    29ca:	0e 94 1c 15 	call	0x2a38	; 0x2a38 <SSD1306_SendCommand>
    SSD1306_SendCommand(0x14); // Enable charge pump
    29ce:	84 e1       	ldi	r24, 0x14	; 20
    29d0:	0e 94 1c 15 	call	0x2a38	; 0x2a38 <SSD1306_SendCommand>
    SSD1306_SendCommand(SSD1306_MEMORY_MODE);
    29d4:	80 e2       	ldi	r24, 0x20	; 32
    29d6:	0e 94 1c 15 	call	0x2a38	; 0x2a38 <SSD1306_SendCommand>
    SSD1306_SendCommand(0x00); // Horizontal addressing mode
    29da:	80 e0       	ldi	r24, 0x00	; 0
    29dc:	0e 94 1c 15 	call	0x2a38	; 0x2a38 <SSD1306_SendCommand>
    SSD1306_SendCommand(SSD1306_SEG_REMAP);
    29e0:	81 ea       	ldi	r24, 0xA1	; 161
    29e2:	0e 94 1c 15 	call	0x2a38	; 0x2a38 <SSD1306_SendCommand>
    SSD1306_SendCommand(SSD1306_COM_SCAN_DEC);
    29e6:	88 ec       	ldi	r24, 0xC8	; 200
    29e8:	0e 94 1c 15 	call	0x2a38	; 0x2a38 <SSD1306_SendCommand>
    SSD1306_SendCommand(SSD1306_SET_COM_PINS);
    29ec:	8a ed       	ldi	r24, 0xDA	; 218
    29ee:	0e 94 1c 15 	call	0x2a38	; 0x2a38 <SSD1306_SendCommand>
    SSD1306_SendCommand(0x12);
    29f2:	82 e1       	ldi	r24, 0x12	; 18
    29f4:	0e 94 1c 15 	call	0x2a38	; 0x2a38 <SSD1306_SendCommand>
    SSD1306_SendCommand(SSD1306_SET_CONTRAST);
    29f8:	81 e8       	ldi	r24, 0x81	; 129
    29fa:	0e 94 1c 15 	call	0x2a38	; 0x2a38 <SSD1306_SendCommand>
    SSD1306_SendCommand(0xCF);
    29fe:	8f ec       	ldi	r24, 0xCF	; 207
    2a00:	0e 94 1c 15 	call	0x2a38	; 0x2a38 <SSD1306_SendCommand>
    SSD1306_SendCommand(SSD1306_SET_PRECHARGE);
    2a04:	89 ed       	ldi	r24, 0xD9	; 217
    2a06:	0e 94 1c 15 	call	0x2a38	; 0x2a38 <SSD1306_SendCommand>
    SSD1306_SendCommand(0xF1);
    2a0a:	81 ef       	ldi	r24, 0xF1	; 241
    2a0c:	0e 94 1c 15 	call	0x2a38	; 0x2a38 <SSD1306_SendCommand>
    SSD1306_SendCommand(SSD1306_SET_VCOM_DETECT);
    2a10:	8b ed       	ldi	r24, 0xDB	; 219
    2a12:	0e 94 1c 15 	call	0x2a38	; 0x2a38 <SSD1306_SendCommand>
    SSD1306_SendCommand(0x40);
    2a16:	80 e4       	ldi	r24, 0x40	; 64
    2a18:	0e 94 1c 15 	call	0x2a38	; 0x2a38 <SSD1306_SendCommand>
    SSD1306_SendCommand(SSD1306_DISPLAY_ALL_ON_RESUME);
    2a1c:	84 ea       	ldi	r24, 0xA4	; 164
    2a1e:	0e 94 1c 15 	call	0x2a38	; 0x2a38 <SSD1306_SendCommand>
    SSD1306_SendCommand(SSD1306_NORMAL_DISPLAY);
    2a22:	86 ea       	ldi	r24, 0xA6	; 166
    2a24:	0e 94 1c 15 	call	0x2a38	; 0x2a38 <SSD1306_SendCommand>
    SSD1306_SendCommand(SSD1306_DISPLAY_ON);
    2a28:	8f ea       	ldi	r24, 0xAF	; 175
    2a2a:	0e 94 1c 15 	call	0x2a38	; 0x2a38 <SSD1306_SendCommand>

    TWI_voidStopCondition();
    2a2e:	0e 94 07 09 	call	0x120e	; 0x120e <TWI_voidStopCondition>
}
    2a32:	cf 91       	pop	r28
    2a34:	df 91       	pop	r29
    2a36:	08 95       	ret

00002a38 <SSD1306_SendCommand>:

void SSD1306_SendCommand(uint8 command)
{
    2a38:	df 93       	push	r29
    2a3a:	cf 93       	push	r28
    2a3c:	0f 92       	push	r0
    2a3e:	cd b7       	in	r28, 0x3d	; 61
    2a40:	de b7       	in	r29, 0x3e	; 62
    2a42:	89 83       	std	Y+1, r24	; 0x01
    TWI_voidStartCondition();
    2a44:	0e 94 f6 08 	call	0x11ec	; 0x11ec <TWI_voidStartCondition>
    TWI_voidSendData((SSD1306_ADDRESS << 1) | 0); // SLA+W
    2a48:	88 e7       	ldi	r24, 0x78	; 120
    2a4a:	0e 94 12 09 	call	0x1224	; 0x1224 <TWI_voidSendData>
    TWI_voidSendData(0x00); // Command mode
    2a4e:	80 e0       	ldi	r24, 0x00	; 0
    2a50:	0e 94 12 09 	call	0x1224	; 0x1224 <TWI_voidSendData>
    TWI_voidSendData(command);
    2a54:	89 81       	ldd	r24, Y+1	; 0x01
    2a56:	0e 94 12 09 	call	0x1224	; 0x1224 <TWI_voidSendData>
    TWI_voidStopCondition();
    2a5a:	0e 94 07 09 	call	0x120e	; 0x120e <TWI_voidStopCondition>
}
    2a5e:	0f 90       	pop	r0
    2a60:	cf 91       	pop	r28
    2a62:	df 91       	pop	r29
    2a64:	08 95       	ret

00002a66 <SSD1306_SendData>:

void SSD1306_SendData(uint8 data)
{
    2a66:	df 93       	push	r29
    2a68:	cf 93       	push	r28
    2a6a:	0f 92       	push	r0
    2a6c:	cd b7       	in	r28, 0x3d	; 61
    2a6e:	de b7       	in	r29, 0x3e	; 62
    2a70:	89 83       	std	Y+1, r24	; 0x01
    TWI_voidStartCondition();
    2a72:	0e 94 f6 08 	call	0x11ec	; 0x11ec <TWI_voidStartCondition>
    TWI_voidSendData((SSD1306_ADDRESS << 1) | 0); // SLA+W
    2a76:	88 e7       	ldi	r24, 0x78	; 120
    2a78:	0e 94 12 09 	call	0x1224	; 0x1224 <TWI_voidSendData>
    TWI_voidSendData(0x40); // Data mode
    2a7c:	80 e4       	ldi	r24, 0x40	; 64
    2a7e:	0e 94 12 09 	call	0x1224	; 0x1224 <TWI_voidSendData>
    TWI_voidSendData(data);
    2a82:	89 81       	ldd	r24, Y+1	; 0x01
    2a84:	0e 94 12 09 	call	0x1224	; 0x1224 <TWI_voidSendData>
    TWI_voidStopCondition();
    2a88:	0e 94 07 09 	call	0x120e	; 0x120e <TWI_voidStopCondition>
}
    2a8c:	0f 90       	pop	r0
    2a8e:	cf 91       	pop	r28
    2a90:	df 91       	pop	r29
    2a92:	08 95       	ret

00002a94 <SSD1306_ClearDisplay>:

void SSD1306_ClearDisplay(void)
{
    2a94:	df 93       	push	r29
    2a96:	cf 93       	push	r28
    2a98:	00 d0       	rcall	.+0      	; 0x2a9a <SSD1306_ClearDisplay+0x6>
    2a9a:	cd b7       	in	r28, 0x3d	; 61
    2a9c:	de b7       	in	r29, 0x3e	; 62
    for (uint8 page = 0; page < 8; page++)
    2a9e:	1a 82       	std	Y+2, r1	; 0x02
    2aa0:	1c c0       	rjmp	.+56     	; 0x2ada <SSD1306_ClearDisplay+0x46>
    {
        SSD1306_SetCursor(page, 0); // Set cursor to the beginning of the page
    2aa2:	8a 81       	ldd	r24, Y+2	; 0x02
    2aa4:	60 e0       	ldi	r22, 0x00	; 0
    2aa6:	0e 94 75 15 	call	0x2aea	; 0x2aea <SSD1306_SetCursor>

        // Start a burst write for the entire row
        TWI_voidStartCondition();
    2aaa:	0e 94 f6 08 	call	0x11ec	; 0x11ec <TWI_voidStartCondition>
        TWI_voidSendData((SSD1306_ADDRESS << 1) | 0); // SLA+W
    2aae:	88 e7       	ldi	r24, 0x78	; 120
    2ab0:	0e 94 12 09 	call	0x1224	; 0x1224 <TWI_voidSendData>
        TWI_voidSendData(0x40); // Data mode
    2ab4:	80 e4       	ldi	r24, 0x40	; 64
    2ab6:	0e 94 12 09 	call	0x1224	; 0x1224 <TWI_voidSendData>

        for (uint8 col = 0; col < 128; col++)
    2aba:	19 82       	std	Y+1, r1	; 0x01
    2abc:	06 c0       	rjmp	.+12     	; 0x2aca <SSD1306_ClearDisplay+0x36>
        {
            TWI_voidSendData(0x00); // Send blank data
    2abe:	80 e0       	ldi	r24, 0x00	; 0
    2ac0:	0e 94 12 09 	call	0x1224	; 0x1224 <TWI_voidSendData>
        // Start a burst write for the entire row
        TWI_voidStartCondition();
        TWI_voidSendData((SSD1306_ADDRESS << 1) | 0); // SLA+W
        TWI_voidSendData(0x40); // Data mode

        for (uint8 col = 0; col < 128; col++)
    2ac4:	89 81       	ldd	r24, Y+1	; 0x01
    2ac6:	8f 5f       	subi	r24, 0xFF	; 255
    2ac8:	89 83       	std	Y+1, r24	; 0x01
    2aca:	89 81       	ldd	r24, Y+1	; 0x01
    2acc:	88 23       	and	r24, r24
    2ace:	bc f7       	brge	.-18     	; 0x2abe <SSD1306_ClearDisplay+0x2a>
        {
            TWI_voidSendData(0x00); // Send blank data
        }

        TWI_voidStopCondition(); // Stop after writing the row
    2ad0:	0e 94 07 09 	call	0x120e	; 0x120e <TWI_voidStopCondition>
    TWI_voidStopCondition();
}

void SSD1306_ClearDisplay(void)
{
    for (uint8 page = 0; page < 8; page++)
    2ad4:	8a 81       	ldd	r24, Y+2	; 0x02
    2ad6:	8f 5f       	subi	r24, 0xFF	; 255
    2ad8:	8a 83       	std	Y+2, r24	; 0x02
    2ada:	8a 81       	ldd	r24, Y+2	; 0x02
    2adc:	88 30       	cpi	r24, 0x08	; 8
    2ade:	08 f3       	brcs	.-62     	; 0x2aa2 <SSD1306_ClearDisplay+0xe>
            TWI_voidSendData(0x00); // Send blank data
        }

        TWI_voidStopCondition(); // Stop after writing the row
    }
}
    2ae0:	0f 90       	pop	r0
    2ae2:	0f 90       	pop	r0
    2ae4:	cf 91       	pop	r28
    2ae6:	df 91       	pop	r29
    2ae8:	08 95       	ret

00002aea <SSD1306_SetCursor>:


void SSD1306_SetCursor(uint8 page, uint8 column)
{
    2aea:	df 93       	push	r29
    2aec:	cf 93       	push	r28
    2aee:	00 d0       	rcall	.+0      	; 0x2af0 <SSD1306_SetCursor+0x6>
    2af0:	cd b7       	in	r28, 0x3d	; 61
    2af2:	de b7       	in	r29, 0x3e	; 62
    2af4:	89 83       	std	Y+1, r24	; 0x01
    2af6:	6a 83       	std	Y+2, r22	; 0x02
    SSD1306_SendCommand(SSD1306_PAGE_ADDR);
    2af8:	82 e2       	ldi	r24, 0x22	; 34
    2afa:	0e 94 1c 15 	call	0x2a38	; 0x2a38 <SSD1306_SendCommand>
    SSD1306_SendCommand(page);
    2afe:	89 81       	ldd	r24, Y+1	; 0x01
    2b00:	0e 94 1c 15 	call	0x2a38	; 0x2a38 <SSD1306_SendCommand>
    SSD1306_SendCommand(page);
    2b04:	89 81       	ldd	r24, Y+1	; 0x01
    2b06:	0e 94 1c 15 	call	0x2a38	; 0x2a38 <SSD1306_SendCommand>

    SSD1306_SendCommand(SSD1306_COLUMN_ADDR);
    2b0a:	81 e2       	ldi	r24, 0x21	; 33
    2b0c:	0e 94 1c 15 	call	0x2a38	; 0x2a38 <SSD1306_SendCommand>
    SSD1306_SendCommand(column);
    2b10:	8a 81       	ldd	r24, Y+2	; 0x02
    2b12:	0e 94 1c 15 	call	0x2a38	; 0x2a38 <SSD1306_SendCommand>
    SSD1306_SendCommand(127);
    2b16:	8f e7       	ldi	r24, 0x7F	; 127
    2b18:	0e 94 1c 15 	call	0x2a38	; 0x2a38 <SSD1306_SendCommand>
}
    2b1c:	0f 90       	pop	r0
    2b1e:	0f 90       	pop	r0
    2b20:	cf 91       	pop	r28
    2b22:	df 91       	pop	r29
    2b24:	08 95       	ret

00002b26 <SSD1306_DisplayNumber>:

void SSD1306_DisplayNumber(int number, uint8 page, uint8 column)
{
    2b26:	df 93       	push	r29
    2b28:	cf 93       	push	r28
    2b2a:	cd b7       	in	r28, 0x3d	; 61
    2b2c:	de b7       	in	r29, 0x3e	; 62
    2b2e:	61 97       	sbiw	r28, 0x11	; 17
    2b30:	0f b6       	in	r0, 0x3f	; 63
    2b32:	f8 94       	cli
    2b34:	de bf       	out	0x3e, r29	; 62
    2b36:	0f be       	out	0x3f, r0	; 63
    2b38:	cd bf       	out	0x3d, r28	; 61
    2b3a:	9f 87       	std	Y+15, r25	; 0x0f
    2b3c:	8e 87       	std	Y+14, r24	; 0x0e
    2b3e:	68 8b       	std	Y+16, r22	; 0x10
    2b40:	49 8b       	std	Y+17, r20	; 0x11
    char buffer[10];
    snprintf(buffer, sizeof(buffer), "%d", number);
    2b42:	8d b7       	in	r24, 0x3d	; 61
    2b44:	9e b7       	in	r25, 0x3e	; 62
    2b46:	08 97       	sbiw	r24, 0x08	; 8
    2b48:	0f b6       	in	r0, 0x3f	; 63
    2b4a:	f8 94       	cli
    2b4c:	9e bf       	out	0x3e, r25	; 62
    2b4e:	0f be       	out	0x3f, r0	; 63
    2b50:	8d bf       	out	0x3d, r24	; 61
    2b52:	ed b7       	in	r30, 0x3d	; 61
    2b54:	fe b7       	in	r31, 0x3e	; 62
    2b56:	31 96       	adiw	r30, 0x01	; 1
    2b58:	ce 01       	movw	r24, r28
    2b5a:	04 96       	adiw	r24, 0x04	; 4
    2b5c:	91 83       	std	Z+1, r25	; 0x01
    2b5e:	80 83       	st	Z, r24
    2b60:	8a e0       	ldi	r24, 0x0A	; 10
    2b62:	90 e0       	ldi	r25, 0x00	; 0
    2b64:	93 83       	std	Z+3, r25	; 0x03
    2b66:	82 83       	std	Z+2, r24	; 0x02
    2b68:	80 e8       	ldi	r24, 0x80	; 128
    2b6a:	90 e0       	ldi	r25, 0x00	; 0
    2b6c:	95 83       	std	Z+5, r25	; 0x05
    2b6e:	84 83       	std	Z+4, r24	; 0x04
    2b70:	8e 85       	ldd	r24, Y+14	; 0x0e
    2b72:	9f 85       	ldd	r25, Y+15	; 0x0f
    2b74:	97 83       	std	Z+7, r25	; 0x07
    2b76:	86 83       	std	Z+6, r24	; 0x06
    2b78:	0e 94 80 1e 	call	0x3d00	; 0x3d00 <snprintf>
    2b7c:	8d b7       	in	r24, 0x3d	; 61
    2b7e:	9e b7       	in	r25, 0x3e	; 62
    2b80:	08 96       	adiw	r24, 0x08	; 8
    2b82:	0f b6       	in	r0, 0x3f	; 63
    2b84:	f8 94       	cli
    2b86:	9e bf       	out	0x3e, r25	; 62
    2b88:	0f be       	out	0x3f, r0	; 63
    2b8a:	8d bf       	out	0x3d, r24	; 61

    SSD1306_SetCursor(page, column);
    2b8c:	88 89       	ldd	r24, Y+16	; 0x10
    2b8e:	69 89       	ldd	r22, Y+17	; 0x11
    2b90:	0e 94 75 15 	call	0x2aea	; 0x2aea <SSD1306_SetCursor>

    for (uint8 i = 0; buffer[i] != '\0'; i++)
    2b94:	1b 82       	std	Y+3, r1	; 0x03
    2b96:	44 c0       	rjmp	.+136    	; 0x2c20 <SSD1306_DisplayNumber+0xfa>
    {
        if (buffer[i] >= '0' && buffer[i] <= '9')
    2b98:	8b 81       	ldd	r24, Y+3	; 0x03
    2b9a:	28 2f       	mov	r18, r24
    2b9c:	30 e0       	ldi	r19, 0x00	; 0
    2b9e:	ce 01       	movw	r24, r28
    2ba0:	04 96       	adiw	r24, 0x04	; 4
    2ba2:	fc 01       	movw	r30, r24
    2ba4:	e2 0f       	add	r30, r18
    2ba6:	f3 1f       	adc	r31, r19
    2ba8:	80 81       	ld	r24, Z
    2baa:	80 33       	cpi	r24, 0x30	; 48
    2bac:	b0 f1       	brcs	.+108    	; 0x2c1a <SSD1306_DisplayNumber+0xf4>
    2bae:	8b 81       	ldd	r24, Y+3	; 0x03
    2bb0:	28 2f       	mov	r18, r24
    2bb2:	30 e0       	ldi	r19, 0x00	; 0
    2bb4:	ce 01       	movw	r24, r28
    2bb6:	04 96       	adiw	r24, 0x04	; 4
    2bb8:	fc 01       	movw	r30, r24
    2bba:	e2 0f       	add	r30, r18
    2bbc:	f3 1f       	adc	r31, r19
    2bbe:	80 81       	ld	r24, Z
    2bc0:	8a 33       	cpi	r24, 0x3A	; 58
    2bc2:	58 f5       	brcc	.+86     	; 0x2c1a <SSD1306_DisplayNumber+0xf4>
        {
            uint8 digit = buffer[i] - '0'+16;
    2bc4:	8b 81       	ldd	r24, Y+3	; 0x03
    2bc6:	28 2f       	mov	r18, r24
    2bc8:	30 e0       	ldi	r19, 0x00	; 0
    2bca:	ce 01       	movw	r24, r28
    2bcc:	04 96       	adiw	r24, 0x04	; 4
    2bce:	fc 01       	movw	r30, r24
    2bd0:	e2 0f       	add	r30, r18
    2bd2:	f3 1f       	adc	r31, r19
    2bd4:	80 81       	ld	r24, Z
    2bd6:	80 52       	subi	r24, 0x20	; 32
    2bd8:	8a 83       	std	Y+2, r24	; 0x02
            for (uint8 j = 0; j < 5; j++) // Each digit is 5 columns wide
    2bda:	19 82       	std	Y+1, r1	; 0x01
    2bdc:	18 c0       	rjmp	.+48     	; 0x2c0e <SSD1306_DisplayNumber+0xe8>
            {
                SSD1306_SendData(Font_5x7[digit][j]);
    2bde:	8a 81       	ldd	r24, Y+2	; 0x02
    2be0:	28 2f       	mov	r18, r24
    2be2:	30 e0       	ldi	r19, 0x00	; 0
    2be4:	89 81       	ldd	r24, Y+1	; 0x01
    2be6:	48 2f       	mov	r20, r24
    2be8:	50 e0       	ldi	r21, 0x00	; 0
    2bea:	c9 01       	movw	r24, r18
    2bec:	88 0f       	add	r24, r24
    2bee:	99 1f       	adc	r25, r25
    2bf0:	88 0f       	add	r24, r24
    2bf2:	99 1f       	adc	r25, r25
    2bf4:	82 0f       	add	r24, r18
    2bf6:	93 1f       	adc	r25, r19
    2bf8:	84 0f       	add	r24, r20
    2bfa:	95 1f       	adc	r25, r21
    2bfc:	fc 01       	movw	r30, r24
    2bfe:	e7 55       	subi	r30, 0x57	; 87
    2c00:	fe 4f       	sbci	r31, 0xFE	; 254
    2c02:	80 81       	ld	r24, Z
    2c04:	0e 94 33 15 	call	0x2a66	; 0x2a66 <SSD1306_SendData>
    for (uint8 i = 0; buffer[i] != '\0'; i++)
    {
        if (buffer[i] >= '0' && buffer[i] <= '9')
        {
            uint8 digit = buffer[i] - '0'+16;
            for (uint8 j = 0; j < 5; j++) // Each digit is 5 columns wide
    2c08:	89 81       	ldd	r24, Y+1	; 0x01
    2c0a:	8f 5f       	subi	r24, 0xFF	; 255
    2c0c:	89 83       	std	Y+1, r24	; 0x01
    2c0e:	89 81       	ldd	r24, Y+1	; 0x01
    2c10:	85 30       	cpi	r24, 0x05	; 5
    2c12:	28 f3       	brcs	.-54     	; 0x2bde <SSD1306_DisplayNumber+0xb8>
            {
                SSD1306_SendData(Font_5x7[digit][j]);
            }
            SSD1306_SendData(0x00); // Add a column of spacing
    2c14:	80 e0       	ldi	r24, 0x00	; 0
    2c16:	0e 94 33 15 	call	0x2a66	; 0x2a66 <SSD1306_SendData>
    char buffer[10];
    snprintf(buffer, sizeof(buffer), "%d", number);

    SSD1306_SetCursor(page, column);

    for (uint8 i = 0; buffer[i] != '\0'; i++)
    2c1a:	8b 81       	ldd	r24, Y+3	; 0x03
    2c1c:	8f 5f       	subi	r24, 0xFF	; 255
    2c1e:	8b 83       	std	Y+3, r24	; 0x03
    2c20:	8b 81       	ldd	r24, Y+3	; 0x03
    2c22:	28 2f       	mov	r18, r24
    2c24:	30 e0       	ldi	r19, 0x00	; 0
    2c26:	ce 01       	movw	r24, r28
    2c28:	04 96       	adiw	r24, 0x04	; 4
    2c2a:	fc 01       	movw	r30, r24
    2c2c:	e2 0f       	add	r30, r18
    2c2e:	f3 1f       	adc	r31, r19
    2c30:	80 81       	ld	r24, Z
    2c32:	88 23       	and	r24, r24
    2c34:	09 f0       	breq	.+2      	; 0x2c38 <SSD1306_DisplayNumber+0x112>
    2c36:	b0 cf       	rjmp	.-160    	; 0x2b98 <SSD1306_DisplayNumber+0x72>
                SSD1306_SendData(Font_5x7[digit][j]);
            }
            SSD1306_SendData(0x00); // Add a column of spacing
        }
    }
}
    2c38:	61 96       	adiw	r28, 0x11	; 17
    2c3a:	0f b6       	in	r0, 0x3f	; 63
    2c3c:	f8 94       	cli
    2c3e:	de bf       	out	0x3e, r29	; 62
    2c40:	0f be       	out	0x3f, r0	; 63
    2c42:	cd bf       	out	0x3d, r28	; 61
    2c44:	cf 91       	pop	r28
    2c46:	df 91       	pop	r29
    2c48:	08 95       	ret

00002c4a <SSD1306_DisplayChar>:


void SSD1306_DisplayChar(uint8 c,uint8 page, uint8 column)
{
    2c4a:	df 93       	push	r29
    2c4c:	cf 93       	push	r28
    2c4e:	00 d0       	rcall	.+0      	; 0x2c50 <SSD1306_DisplayChar+0x6>
    2c50:	00 d0       	rcall	.+0      	; 0x2c52 <SSD1306_DisplayChar+0x8>
    2c52:	0f 92       	push	r0
    2c54:	cd b7       	in	r28, 0x3d	; 61
    2c56:	de b7       	in	r29, 0x3e	; 62
    2c58:	8b 83       	std	Y+3, r24	; 0x03
    2c5a:	6c 83       	std	Y+4, r22	; 0x04
    2c5c:	4d 83       	std	Y+5, r20	; 0x05
    // Validate character range (only printable ASCII characters 32-126)

    	 SSD1306_SetCursor(page, column);
    2c5e:	8c 81       	ldd	r24, Y+4	; 0x04
    2c60:	6d 81       	ldd	r22, Y+5	; 0x05
    2c62:	0e 94 75 15 	call	0x2aea	; 0x2aea <SSD1306_SetCursor>

    	    // Get character index in the font array
    	    uint8 charIndex = c - 32;
    2c66:	8b 81       	ldd	r24, Y+3	; 0x03
    2c68:	80 52       	subi	r24, 0x20	; 32
    2c6a:	8a 83       	std	Y+2, r24	; 0x02

    	    // Send each column of the character to the OLED
    	    for (uint8 i = 0; i < 5; i++)
    2c6c:	19 82       	std	Y+1, r1	; 0x01
    2c6e:	18 c0       	rjmp	.+48     	; 0x2ca0 <SSD1306_DisplayChar+0x56>
    	    {
    	        SSD1306_SendData(Font_5x7[charIndex][i]);
    2c70:	8a 81       	ldd	r24, Y+2	; 0x02
    2c72:	28 2f       	mov	r18, r24
    2c74:	30 e0       	ldi	r19, 0x00	; 0
    2c76:	89 81       	ldd	r24, Y+1	; 0x01
    2c78:	48 2f       	mov	r20, r24
    2c7a:	50 e0       	ldi	r21, 0x00	; 0
    2c7c:	c9 01       	movw	r24, r18
    2c7e:	88 0f       	add	r24, r24
    2c80:	99 1f       	adc	r25, r25
    2c82:	88 0f       	add	r24, r24
    2c84:	99 1f       	adc	r25, r25
    2c86:	82 0f       	add	r24, r18
    2c88:	93 1f       	adc	r25, r19
    2c8a:	84 0f       	add	r24, r20
    2c8c:	95 1f       	adc	r25, r21
    2c8e:	fc 01       	movw	r30, r24
    2c90:	e7 55       	subi	r30, 0x57	; 87
    2c92:	fe 4f       	sbci	r31, 0xFE	; 254
    2c94:	80 81       	ld	r24, Z
    2c96:	0e 94 33 15 	call	0x2a66	; 0x2a66 <SSD1306_SendData>

    	    // Get character index in the font array
    	    uint8 charIndex = c - 32;

    	    // Send each column of the character to the OLED
    	    for (uint8 i = 0; i < 5; i++)
    2c9a:	89 81       	ldd	r24, Y+1	; 0x01
    2c9c:	8f 5f       	subi	r24, 0xFF	; 255
    2c9e:	89 83       	std	Y+1, r24	; 0x01
    2ca0:	89 81       	ldd	r24, Y+1	; 0x01
    2ca2:	85 30       	cpi	r24, 0x05	; 5
    2ca4:	28 f3       	brcs	.-54     	; 0x2c70 <SSD1306_DisplayChar+0x26>
    	    {
    	        SSD1306_SendData(Font_5x7[charIndex][i]);
    	    }

    	    // Add a column of spacing after the character
    	    SSD1306_SendData(0x00);
    2ca6:	80 e0       	ldi	r24, 0x00	; 0
    2ca8:	0e 94 33 15 	call	0x2a66	; 0x2a66 <SSD1306_SendData>



}
    2cac:	0f 90       	pop	r0
    2cae:	0f 90       	pop	r0
    2cb0:	0f 90       	pop	r0
    2cb2:	0f 90       	pop	r0
    2cb4:	0f 90       	pop	r0
    2cb6:	cf 91       	pop	r28
    2cb8:	df 91       	pop	r29
    2cba:	08 95       	ret

00002cbc <SSD1306_DisplayString>:

void SSD1306_DisplayString(const uint8 *str, uint8 page, uint8 column)
{
    2cbc:	df 93       	push	r29
    2cbe:	cf 93       	push	r28
    2cc0:	00 d0       	rcall	.+0      	; 0x2cc2 <SSD1306_DisplayString+0x6>
    2cc2:	00 d0       	rcall	.+0      	; 0x2cc4 <SSD1306_DisplayString+0x8>
    2cc4:	0f 92       	push	r0
    2cc6:	cd b7       	in	r28, 0x3d	; 61
    2cc8:	de b7       	in	r29, 0x3e	; 62
    2cca:	9b 83       	std	Y+3, r25	; 0x03
    2ccc:	8a 83       	std	Y+2, r24	; 0x02
    2cce:	6c 83       	std	Y+4, r22	; 0x04
    2cd0:	4d 83       	std	Y+5, r20	; 0x05

	uint8 Local_uint8Counter=0;
    2cd2:	19 82       	std	Y+1, r1	; 0x01
    2cd4:	1a c0       	rjmp	.+52     	; 0x2d0a <SSD1306_DisplayString+0x4e>
	while(str[Local_uint8Counter]!='\0')
    {
        // Check if there's space for the next character
        if (column >= 128)
    2cd6:	8d 81       	ldd	r24, Y+5	; 0x05
    2cd8:	88 23       	and	r24, r24
    2cda:	24 f4       	brge	.+8      	; 0x2ce4 <SSD1306_DisplayString+0x28>
        {
            page++;
    2cdc:	8c 81       	ldd	r24, Y+4	; 0x04
    2cde:	8f 5f       	subi	r24, 0xFF	; 255
    2ce0:	8c 83       	std	Y+4, r24	; 0x04
            column = 0;
    2ce2:	1d 82       	std	Y+5, r1	; 0x05
        }

        // Display the character
        SSD1306_DisplayChar(str[Local_uint8Counter], page, column);
    2ce4:	89 81       	ldd	r24, Y+1	; 0x01
    2ce6:	28 2f       	mov	r18, r24
    2ce8:	30 e0       	ldi	r19, 0x00	; 0
    2cea:	8a 81       	ldd	r24, Y+2	; 0x02
    2cec:	9b 81       	ldd	r25, Y+3	; 0x03
    2cee:	fc 01       	movw	r30, r24
    2cf0:	e2 0f       	add	r30, r18
    2cf2:	f3 1f       	adc	r31, r19
    2cf4:	80 81       	ld	r24, Z
    2cf6:	6c 81       	ldd	r22, Y+4	; 0x04
    2cf8:	4d 81       	ldd	r20, Y+5	; 0x05
    2cfa:	0e 94 25 16 	call	0x2c4a	; 0x2c4a <SSD1306_DisplayChar>

        // Advance the column by the width of a character (5 pixels + 1 spacing)
        column += 6;
    2cfe:	8d 81       	ldd	r24, Y+5	; 0x05
    2d00:	8a 5f       	subi	r24, 0xFA	; 250
    2d02:	8d 83       	std	Y+5, r24	; 0x05

        // Move to the next character
        Local_uint8Counter++;
    2d04:	89 81       	ldd	r24, Y+1	; 0x01
    2d06:	8f 5f       	subi	r24, 0xFF	; 255
    2d08:	89 83       	std	Y+1, r24	; 0x01

void SSD1306_DisplayString(const uint8 *str, uint8 page, uint8 column)
{

	uint8 Local_uint8Counter=0;
	while(str[Local_uint8Counter]!='\0')
    2d0a:	89 81       	ldd	r24, Y+1	; 0x01
    2d0c:	28 2f       	mov	r18, r24
    2d0e:	30 e0       	ldi	r19, 0x00	; 0
    2d10:	8a 81       	ldd	r24, Y+2	; 0x02
    2d12:	9b 81       	ldd	r25, Y+3	; 0x03
    2d14:	fc 01       	movw	r30, r24
    2d16:	e2 0f       	add	r30, r18
    2d18:	f3 1f       	adc	r31, r19
    2d1a:	80 81       	ld	r24, Z
    2d1c:	88 23       	and	r24, r24
    2d1e:	d9 f6       	brne	.-74     	; 0x2cd6 <SSD1306_DisplayString+0x1a>
        column += 6;

        // Move to the next character
        Local_uint8Counter++;
    }
}
    2d20:	0f 90       	pop	r0
    2d22:	0f 90       	pop	r0
    2d24:	0f 90       	pop	r0
    2d26:	0f 90       	pop	r0
    2d28:	0f 90       	pop	r0
    2d2a:	cf 91       	pop	r28
    2d2c:	df 91       	pop	r29
    2d2e:	08 95       	ret

00002d30 <EEPROM_write>:
#include "STD_TYPES.h"
#include "BIT_MATH.h"
#include "../inc/Int_EEPROM.h"

void EEPROM_write(uint16 uiAddress, uint8 ucData)
{
    2d30:	df 93       	push	r29
    2d32:	cf 93       	push	r28
    2d34:	00 d0       	rcall	.+0      	; 0x2d36 <EEPROM_write+0x6>
    2d36:	0f 92       	push	r0
    2d38:	cd b7       	in	r28, 0x3d	; 61
    2d3a:	de b7       	in	r29, 0x3e	; 62
    2d3c:	9a 83       	std	Y+2, r25	; 0x02
    2d3e:	89 83       	std	Y+1, r24	; 0x01
    2d40:	6b 83       	std	Y+3, r22	; 0x03
    /* Wait for completion of previous write */
    while (EECR & (1 << EEWE )); // EEWE  (was EEWE in old versions)
    2d42:	ec e3       	ldi	r30, 0x3C	; 60
    2d44:	f0 e0       	ldi	r31, 0x00	; 0
    2d46:	80 81       	ld	r24, Z
    2d48:	88 2f       	mov	r24, r24
    2d4a:	90 e0       	ldi	r25, 0x00	; 0
    2d4c:	82 70       	andi	r24, 0x02	; 2
    2d4e:	90 70       	andi	r25, 0x00	; 0
    2d50:	00 97       	sbiw	r24, 0x00	; 0
    2d52:	b9 f7       	brne	.-18     	; 0x2d42 <EEPROM_write+0x12>

    /* Set up address and data registers */
    EEARH = (uiAddress >> 8);   // Higher byte
    2d54:	ef e3       	ldi	r30, 0x3F	; 63
    2d56:	f0 e0       	ldi	r31, 0x00	; 0
    2d58:	89 81       	ldd	r24, Y+1	; 0x01
    2d5a:	9a 81       	ldd	r25, Y+2	; 0x02
    2d5c:	89 2f       	mov	r24, r25
    2d5e:	99 27       	eor	r25, r25
    2d60:	80 83       	st	Z, r24
    EEARL = (uiAddress & 0xFF); // Lower byte
    2d62:	ee e3       	ldi	r30, 0x3E	; 62
    2d64:	f0 e0       	ldi	r31, 0x00	; 0
    2d66:	89 81       	ldd	r24, Y+1	; 0x01
    2d68:	80 83       	st	Z, r24
    EEDR = ucData;
    2d6a:	ed e3       	ldi	r30, 0x3D	; 61
    2d6c:	f0 e0       	ldi	r31, 0x00	; 0
    2d6e:	8b 81       	ldd	r24, Y+3	; 0x03
    2d70:	80 83       	st	Z, r24

    /* Write logical one to EEMPE (Master Write Enable) */
    EECR |= (1 << EEMWE); // EEMPE (was EEMWE in old versions)
    2d72:	ac e3       	ldi	r26, 0x3C	; 60
    2d74:	b0 e0       	ldi	r27, 0x00	; 0
    2d76:	ec e3       	ldi	r30, 0x3C	; 60
    2d78:	f0 e0       	ldi	r31, 0x00	; 0
    2d7a:	80 81       	ld	r24, Z
    2d7c:	84 60       	ori	r24, 0x04	; 4
    2d7e:	8c 93       	st	X, r24

    /* Start EEPROM write by setting EEWE  */
    EECR |= (1 << EEWE );
    2d80:	ac e3       	ldi	r26, 0x3C	; 60
    2d82:	b0 e0       	ldi	r27, 0x00	; 0
    2d84:	ec e3       	ldi	r30, 0x3C	; 60
    2d86:	f0 e0       	ldi	r31, 0x00	; 0
    2d88:	80 81       	ld	r24, Z
    2d8a:	82 60       	ori	r24, 0x02	; 2
    2d8c:	8c 93       	st	X, r24
}
    2d8e:	0f 90       	pop	r0
    2d90:	0f 90       	pop	r0
    2d92:	0f 90       	pop	r0
    2d94:	cf 91       	pop	r28
    2d96:	df 91       	pop	r29
    2d98:	08 95       	ret

00002d9a <EEPROM_read>:

uint8 EEPROM_read(uint16 uiAddress)
{
    2d9a:	df 93       	push	r29
    2d9c:	cf 93       	push	r28
    2d9e:	00 d0       	rcall	.+0      	; 0x2da0 <EEPROM_read+0x6>
    2da0:	cd b7       	in	r28, 0x3d	; 61
    2da2:	de b7       	in	r29, 0x3e	; 62
    2da4:	9a 83       	std	Y+2, r25	; 0x02
    2da6:	89 83       	std	Y+1, r24	; 0x01
    /* Wait for completion of previous write */
   // while (EECR & (1 << EEWE )); // EEWE  (was EEWE in old versions)

    /* Set up address register */
    EEARH = (uiAddress >> 8);   // Higher byte
    2da8:	ef e3       	ldi	r30, 0x3F	; 63
    2daa:	f0 e0       	ldi	r31, 0x00	; 0
    2dac:	89 81       	ldd	r24, Y+1	; 0x01
    2dae:	9a 81       	ldd	r25, Y+2	; 0x02
    2db0:	89 2f       	mov	r24, r25
    2db2:	99 27       	eor	r25, r25
    2db4:	80 83       	st	Z, r24
    EEARL = (uiAddress & 0xFF); // Lower byte
    2db6:	ee e3       	ldi	r30, 0x3E	; 62
    2db8:	f0 e0       	ldi	r31, 0x00	; 0
    2dba:	89 81       	ldd	r24, Y+1	; 0x01
    2dbc:	80 83       	st	Z, r24

    /* Start EEPROM read by writing EERE */
    EECR |= (1 << EERE);
    2dbe:	ac e3       	ldi	r26, 0x3C	; 60
    2dc0:	b0 e0       	ldi	r27, 0x00	; 0
    2dc2:	ec e3       	ldi	r30, 0x3C	; 60
    2dc4:	f0 e0       	ldi	r31, 0x00	; 0
    2dc6:	80 81       	ld	r24, Z
    2dc8:	81 60       	ori	r24, 0x01	; 1
    2dca:	8c 93       	st	X, r24

    /* Return data from data register */
    return EEDR;
    2dcc:	ed e3       	ldi	r30, 0x3D	; 61
    2dce:	f0 e0       	ldi	r31, 0x00	; 0
    2dd0:	80 81       	ld	r24, Z
}
    2dd2:	0f 90       	pop	r0
    2dd4:	0f 90       	pop	r0
    2dd6:	cf 91       	pop	r28
    2dd8:	df 91       	pop	r29
    2dda:	08 95       	ret

00002ddc <Test_Code>:
#include "EEPROM/inc/EEPROM_interface.h"


void static Test_Code(void)
{
    2ddc:	df 93       	push	r29
    2dde:	cf 93       	push	r28
    2de0:	0f 92       	push	r0
    2de2:	cd b7       	in	r28, 0x3d	; 61
    2de4:	de b7       	in	r29, 0x3e	; 62
static int i=1;
EEPROM_voidSendData(0x111,i++);
    2de6:	80 91 a5 01 	lds	r24, 0x01A5
    2dea:	90 91 a6 01 	lds	r25, 0x01A6
    2dee:	28 2f       	mov	r18, r24
    2df0:	01 96       	adiw	r24, 0x01	; 1
    2df2:	90 93 a6 01 	sts	0x01A6, r25
    2df6:	80 93 a5 01 	sts	0x01A5, r24
    2dfa:	81 e1       	ldi	r24, 0x11	; 17
    2dfc:	91 e0       	ldi	r25, 0x01	; 1
    2dfe:	62 2f       	mov	r22, r18
    2e00:	0e 94 14 17 	call	0x2e28	; 0x2e28 <EEPROM_voidSendData>
	//TIMER0_Delay(50);
uint8 x=EEPROM_voidReceiveData(0x111);
    2e04:	81 e1       	ldi	r24, 0x11	; 17
    2e06:	91 e0       	ldi	r25, 0x01	; 1
    2e08:	0e 94 33 17 	call	0x2e66	; 0x2e66 <EEPROM_voidReceiveData>
    2e0c:	89 83       	std	Y+1, r24	; 0x01

}
    2e0e:	0f 90       	pop	r0
    2e10:	cf 91       	pop	r28
    2e12:	df 91       	pop	r29
    2e14:	08 95       	ret

00002e16 <EEPROM_Init>:

void EEPROM_Init(void)
{
    2e16:	df 93       	push	r29
    2e18:	cf 93       	push	r28
    2e1a:	cd b7       	in	r28, 0x3d	; 61
    2e1c:	de b7       	in	r29, 0x3e	; 62
	TWI_voidMasterInit();
    2e1e:	0e 94 e1 08 	call	0x11c2	; 0x11c2 <TWI_voidMasterInit>
}
    2e22:	cf 91       	pop	r28
    2e24:	df 91       	pop	r29
    2e26:	08 95       	ret

00002e28 <EEPROM_voidSendData>:

void EEPROM_voidSendData(uint16 Copy_u16Address,uint8 Copy_u8Data)
{
    2e28:	df 93       	push	r29
    2e2a:	cf 93       	push	r28
    2e2c:	00 d0       	rcall	.+0      	; 0x2e2e <EEPROM_voidSendData+0x6>
    2e2e:	00 d0       	rcall	.+0      	; 0x2e30 <EEPROM_voidSendData+0x8>
    2e30:	cd b7       	in	r28, 0x3d	; 61
    2e32:	de b7       	in	r29, 0x3e	; 62
    2e34:	9b 83       	std	Y+3, r25	; 0x03
    2e36:	8a 83       	std	Y+2, r24	; 0x02
    2e38:	6c 83       	std	Y+4, r22	; 0x04
	//int static a=0;
	/*1010(A2)(B1)(B0)(W/R)*/
	uint8 SLV_W=0b10100000;
    2e3a:	80 ea       	ldi	r24, 0xA0	; 160
    2e3c:	89 83       	std	Y+1, r24	; 0x01

	TWI_voidStartCondition();
    2e3e:	0e 94 f6 08 	call	0x11ec	; 0x11ec <TWI_voidStartCondition>
//	CLCD_voidGoToXY(0,0);
//	CLCD_voidWriteNumber(++a);

	/*BLOCK SELECTION WITH WRITE*/
	TWI_voidSendData(SLV_W);
    2e42:	89 81       	ldd	r24, Y+1	; 0x01
    2e44:	0e 94 12 09 	call	0x1224	; 0x1224 <TWI_voidSendData>

	/*BYTE SELECTION IN THE DESIRED BLOCK*/
	TWI_voidSendData((uint8)Copy_u16Address);
    2e48:	8a 81       	ldd	r24, Y+2	; 0x02
    2e4a:	0e 94 12 09 	call	0x1224	; 0x1224 <TWI_voidSendData>

	/*SENDING THE DATA*/
	TWI_voidSendData(Copy_u8Data);
    2e4e:	8c 81       	ldd	r24, Y+4	; 0x04
    2e50:	0e 94 12 09 	call	0x1224	; 0x1224 <TWI_voidSendData>
	TWI_voidStopCondition();
    2e54:	0e 94 07 09 	call	0x120e	; 0x120e <TWI_voidStopCondition>

}
    2e58:	0f 90       	pop	r0
    2e5a:	0f 90       	pop	r0
    2e5c:	0f 90       	pop	r0
    2e5e:	0f 90       	pop	r0
    2e60:	cf 91       	pop	r28
    2e62:	df 91       	pop	r29
    2e64:	08 95       	ret

00002e66 <EEPROM_voidReceiveData>:

uint8 EEPROM_voidReceiveData(uint16 Copy_u16Address)
{
    2e66:	df 93       	push	r29
    2e68:	cf 93       	push	r28
    2e6a:	00 d0       	rcall	.+0      	; 0x2e6c <EEPROM_voidReceiveData+0x6>
    2e6c:	00 d0       	rcall	.+0      	; 0x2e6e <EEPROM_voidReceiveData+0x8>
    2e6e:	0f 92       	push	r0
    2e70:	cd b7       	in	r28, 0x3d	; 61
    2e72:	de b7       	in	r29, 0x3e	; 62
    2e74:	9d 83       	std	Y+5, r25	; 0x05
    2e76:	8c 83       	std	Y+4, r24	; 0x04
	uint8 SLV_W=0b10100000;
    2e78:	80 ea       	ldi	r24, 0xA0	; 160
    2e7a:	8b 83       	std	Y+3, r24	; 0x03
	uint8 SLV_R=SLV_W+1;
    2e7c:	8b 81       	ldd	r24, Y+3	; 0x03
    2e7e:	8f 5f       	subi	r24, 0xFF	; 255
    2e80:	8a 83       	std	Y+2, r24	; 0x02
	TWI_voidStartCondition();
    2e82:	0e 94 f6 08 	call	0x11ec	; 0x11ec <TWI_voidStartCondition>

	TWI_voidSendData(SLV_W);
    2e86:	8b 81       	ldd	r24, Y+3	; 0x03
    2e88:	0e 94 12 09 	call	0x1224	; 0x1224 <TWI_voidSendData>
	TWI_voidSendData((uint8)Copy_u16Address);
    2e8c:	8c 81       	ldd	r24, Y+4	; 0x04
    2e8e:	0e 94 12 09 	call	0x1224	; 0x1224 <TWI_voidSendData>

	TWI_voidStartCondition();
    2e92:	0e 94 f6 08 	call	0x11ec	; 0x11ec <TWI_voidStartCondition>
	TWI_voidSendData(SLV_R);
    2e96:	8a 81       	ldd	r24, Y+2	; 0x02
    2e98:	0e 94 12 09 	call	0x1224	; 0x1224 <TWI_voidSendData>

	uint8 Data=TWI_u8ReceiveData();
    2e9c:	0e 94 2a 09 	call	0x1254	; 0x1254 <TWI_u8ReceiveData>
    2ea0:	89 83       	std	Y+1, r24	; 0x01

	TWI_voidStopCondition();
    2ea2:	0e 94 07 09 	call	0x120e	; 0x120e <TWI_voidStopCondition>
	return Data;
    2ea6:	89 81       	ldd	r24, Y+1	; 0x01

}
    2ea8:	0f 90       	pop	r0
    2eaa:	0f 90       	pop	r0
    2eac:	0f 90       	pop	r0
    2eae:	0f 90       	pop	r0
    2eb0:	0f 90       	pop	r0
    2eb2:	cf 91       	pop	r28
    2eb4:	df 91       	pop	r29
    2eb6:	08 95       	ret

00002eb8 <delay_ms>:
#include "../../../LIB/STD_TYPES.h"
#include "../../../LIB/BIT_MATH.h"
#include "../inc/CLCD_interface.h"
#include "../../../MCAL/DIO/inc/DIO_INTERFACE.h"

void delay_ms(uint16 milliseconds) {
    2eb8:	df 93       	push	r29
    2eba:	cf 93       	push	r28
    2ebc:	cd b7       	in	r28, 0x3d	; 61
    2ebe:	de b7       	in	r29, 0x3e	; 62
    2ec0:	2c 97       	sbiw	r28, 0x0c	; 12
    2ec2:	0f b6       	in	r0, 0x3f	; 63
    2ec4:	f8 94       	cli
    2ec6:	de bf       	out	0x3e, r29	; 62
    2ec8:	0f be       	out	0x3f, r0	; 63
    2eca:	cd bf       	out	0x3d, r28	; 61
    2ecc:	9c 87       	std	Y+12, r25	; 0x0c
    2ece:	8b 87       	std	Y+11, r24	; 0x0b
    // Assuming 4 cycles per loop iteration for an 8 MHz clock
    const uint16 cycles_per_ms = 100; // Calculated for 1 ms delay
    2ed0:	84 e6       	ldi	r24, 0x64	; 100
    2ed2:	90 e0       	ldi	r25, 0x00	; 0
    2ed4:	9e 83       	std	Y+6, r25	; 0x06
    2ed6:	8d 83       	std	Y+5, r24	; 0x05
    uint32 total_iterations = milliseconds * cycles_per_ms;
    2ed8:	2b 85       	ldd	r18, Y+11	; 0x0b
    2eda:	3c 85       	ldd	r19, Y+12	; 0x0c
    2edc:	8d 81       	ldd	r24, Y+5	; 0x05
    2ede:	9e 81       	ldd	r25, Y+6	; 0x06
    2ee0:	ac 01       	movw	r20, r24
    2ee2:	24 9f       	mul	r18, r20
    2ee4:	c0 01       	movw	r24, r0
    2ee6:	25 9f       	mul	r18, r21
    2ee8:	90 0d       	add	r25, r0
    2eea:	34 9f       	mul	r19, r20
    2eec:	90 0d       	add	r25, r0
    2eee:	11 24       	eor	r1, r1
    2ef0:	cc 01       	movw	r24, r24
    2ef2:	a0 e0       	ldi	r26, 0x00	; 0
    2ef4:	b0 e0       	ldi	r27, 0x00	; 0
    2ef6:	89 83       	std	Y+1, r24	; 0x01
    2ef8:	9a 83       	std	Y+2, r25	; 0x02
    2efa:	ab 83       	std	Y+3, r26	; 0x03
    2efc:	bc 83       	std	Y+4, r27	; 0x04

    // Loop for the calculated number of iterations
    for (volatile uint32 i = 0; i < total_iterations; i++) {
    2efe:	1f 82       	std	Y+7, r1	; 0x07
    2f00:	18 86       	std	Y+8, r1	; 0x08
    2f02:	19 86       	std	Y+9, r1	; 0x09
    2f04:	1a 86       	std	Y+10, r1	; 0x0a
    2f06:	0b c0       	rjmp	.+22     	; 0x2f1e <delay_ms+0x66>
    2f08:	8f 81       	ldd	r24, Y+7	; 0x07
    2f0a:	98 85       	ldd	r25, Y+8	; 0x08
    2f0c:	a9 85       	ldd	r26, Y+9	; 0x09
    2f0e:	ba 85       	ldd	r27, Y+10	; 0x0a
    2f10:	01 96       	adiw	r24, 0x01	; 1
    2f12:	a1 1d       	adc	r26, r1
    2f14:	b1 1d       	adc	r27, r1
    2f16:	8f 83       	std	Y+7, r24	; 0x07
    2f18:	98 87       	std	Y+8, r25	; 0x08
    2f1a:	a9 87       	std	Y+9, r26	; 0x09
    2f1c:	ba 87       	std	Y+10, r27	; 0x0a
    2f1e:	2f 81       	ldd	r18, Y+7	; 0x07
    2f20:	38 85       	ldd	r19, Y+8	; 0x08
    2f22:	49 85       	ldd	r20, Y+9	; 0x09
    2f24:	5a 85       	ldd	r21, Y+10	; 0x0a
    2f26:	89 81       	ldd	r24, Y+1	; 0x01
    2f28:	9a 81       	ldd	r25, Y+2	; 0x02
    2f2a:	ab 81       	ldd	r26, Y+3	; 0x03
    2f2c:	bc 81       	ldd	r27, Y+4	; 0x04
    2f2e:	28 17       	cp	r18, r24
    2f30:	39 07       	cpc	r19, r25
    2f32:	4a 07       	cpc	r20, r26
    2f34:	5b 07       	cpc	r21, r27
    2f36:	40 f3       	brcs	.-48     	; 0x2f08 <delay_ms+0x50>
        // Empty loop to create the delay
    }
}
    2f38:	2c 96       	adiw	r28, 0x0c	; 12
    2f3a:	0f b6       	in	r0, 0x3f	; 63
    2f3c:	f8 94       	cli
    2f3e:	de bf       	out	0x3e, r29	; 62
    2f40:	0f be       	out	0x3f, r0	; 63
    2f42:	cd bf       	out	0x3d, r28	; 61
    2f44:	cf 91       	pop	r28
    2f46:	df 91       	pop	r29
    2f48:	08 95       	ret

00002f4a <CLCD_voidSendCommand>:


void CLCD_voidSendCommand(uint8 copy_uint8Command)
{
    2f4a:	df 93       	push	r29
    2f4c:	cf 93       	push	r28
    2f4e:	0f 92       	push	r0
    2f50:	cd b7       	in	r28, 0x3d	; 61
    2f52:	de b7       	in	r29, 0x3e	; 62
    2f54:	89 83       	std	Y+1, r24	; 0x01
	/*Setting RS pin to low*/
DIO_SetPinVal(CLCD_CONTROL_PORT,CLCD_RS_PIN,DIO_LOW);
    2f56:	81 e0       	ldi	r24, 0x01	; 1
    2f58:	60 e0       	ldi	r22, 0x00	; 0
    2f5a:	40 e0       	ldi	r20, 0x00	; 0
    2f5c:	0e 94 5a 10 	call	0x20b4	; 0x20b4 <DIO_SetPinVal>
/*Setting RW pin low for write*/
DIO_SetPinVal(CLCD_CONTROL_PORT,CLCD_RW_PIN,DIO_LOW);
    2f60:	81 e0       	ldi	r24, 0x01	; 1
    2f62:	61 e0       	ldi	r22, 0x01	; 1
    2f64:	40 e0       	ldi	r20, 0x00	; 0
    2f66:	0e 94 5a 10 	call	0x20b4	; 0x20b4 <DIO_SetPinVal>

/*Set command data pins*/
DIO_SetPortVal(CLCD_DATA_PORT,copy_uint8Command);
    2f6a:	80 e0       	ldi	r24, 0x00	; 0
    2f6c:	69 81       	ldd	r22, Y+1	; 0x01
    2f6e:	0e 94 0f 10 	call	0x201e	; 0x201e <DIO_SetPortVal>

/*Send Enable pulse*/
DIO_SetPinVal(CLCD_CONTROL_PORT,CLCD_E_PIN,DIO_HIGH);
    2f72:	81 e0       	ldi	r24, 0x01	; 1
    2f74:	62 e0       	ldi	r22, 0x02	; 2
    2f76:	41 e0       	ldi	r20, 0x01	; 1
    2f78:	0e 94 5a 10 	call	0x20b4	; 0x20b4 <DIO_SetPinVal>
delay_ms(2);
    2f7c:	82 e0       	ldi	r24, 0x02	; 2
    2f7e:	90 e0       	ldi	r25, 0x00	; 0
    2f80:	0e 94 5c 17 	call	0x2eb8	; 0x2eb8 <delay_ms>
DIO_SetPinVal(CLCD_CONTROL_PORT,CLCD_E_PIN,DIO_LOW);
    2f84:	81 e0       	ldi	r24, 0x01	; 1
    2f86:	62 e0       	ldi	r22, 0x02	; 2
    2f88:	40 e0       	ldi	r20, 0x00	; 0
    2f8a:	0e 94 5a 10 	call	0x20b4	; 0x20b4 <DIO_SetPinVal>
}
    2f8e:	0f 90       	pop	r0
    2f90:	cf 91       	pop	r28
    2f92:	df 91       	pop	r29
    2f94:	08 95       	ret

00002f96 <CLCD_voidInit>:

void CLCD_voidInit(void)
{
    2f96:	df 93       	push	r29
    2f98:	cf 93       	push	r28
    2f9a:	cd b7       	in	r28, 0x3d	; 61
    2f9c:	de b7       	in	r29, 0x3e	; 62
	/*Wait more that 30 ms*/
	delay_ms(40);
    2f9e:	88 e2       	ldi	r24, 0x28	; 40
    2fa0:	90 e0       	ldi	r25, 0x00	; 0
    2fa2:	0e 94 5c 17 	call	0x2eb8	; 0x2eb8 <delay_ms>

	/*Function set ,2 lines AND 5*8 size*/
	CLCD_voidSendCommand(0b00111000);
    2fa6:	88 e3       	ldi	r24, 0x38	; 56
    2fa8:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <CLCD_voidSendCommand>
	/*Display on/off control:diplay enable,disable cursor*/
	CLCD_voidSendCommand(0b00001100);
    2fac:	8c e0       	ldi	r24, 0x0C	; 12
    2fae:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <CLCD_voidSendCommand>
	/*display clear*/
	CLCD_voidSendCommand(0b1);
    2fb2:	81 e0       	ldi	r24, 0x01	; 1
    2fb4:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <CLCD_voidSendCommand>



}
    2fb8:	cf 91       	pop	r28
    2fba:	df 91       	pop	r29
    2fbc:	08 95       	ret

00002fbe <CLCD_voidSendData>:


void CLCD_voidSendData(uint8 copy_uint8Data)
{
    2fbe:	df 93       	push	r29
    2fc0:	cf 93       	push	r28
    2fc2:	0f 92       	push	r0
    2fc4:	cd b7       	in	r28, 0x3d	; 61
    2fc6:	de b7       	in	r29, 0x3e	; 62
    2fc8:	89 83       	std	Y+1, r24	; 0x01

	/*Setting RS pin to HIGH*/
	DIO_SetPinVal(CLCD_CONTROL_PORT,CLCD_RS_PIN,DIO_HIGH);
    2fca:	81 e0       	ldi	r24, 0x01	; 1
    2fcc:	60 e0       	ldi	r22, 0x00	; 0
    2fce:	41 e0       	ldi	r20, 0x01	; 1
    2fd0:	0e 94 5a 10 	call	0x20b4	; 0x20b4 <DIO_SetPinVal>
	/*Setting RW pin low for write*/
	DIO_SetPinVal(CLCD_CONTROL_PORT,CLCD_RW_PIN,DIO_LOW);
    2fd4:	81 e0       	ldi	r24, 0x01	; 1
    2fd6:	61 e0       	ldi	r22, 0x01	; 1
    2fd8:	40 e0       	ldi	r20, 0x00	; 0
    2fda:	0e 94 5a 10 	call	0x20b4	; 0x20b4 <DIO_SetPinVal>

	/*Set data pins*/
	DIO_SetPortVal(CLCD_DATA_PORT,copy_uint8Data);
    2fde:	80 e0       	ldi	r24, 0x00	; 0
    2fe0:	69 81       	ldd	r22, Y+1	; 0x01
    2fe2:	0e 94 0f 10 	call	0x201e	; 0x201e <DIO_SetPortVal>

	/*Send Enable pulse*/
	DIO_SetPinVal(CLCD_CONTROL_PORT,CLCD_E_PIN,DIO_HIGH);
    2fe6:	81 e0       	ldi	r24, 0x01	; 1
    2fe8:	62 e0       	ldi	r22, 0x02	; 2
    2fea:	41 e0       	ldi	r20, 0x01	; 1
    2fec:	0e 94 5a 10 	call	0x20b4	; 0x20b4 <DIO_SetPinVal>
	delay_ms(2);
    2ff0:	82 e0       	ldi	r24, 0x02	; 2
    2ff2:	90 e0       	ldi	r25, 0x00	; 0
    2ff4:	0e 94 5c 17 	call	0x2eb8	; 0x2eb8 <delay_ms>
	DIO_SetPinVal(CLCD_CONTROL_PORT,CLCD_E_PIN,DIO_LOW);
    2ff8:	81 e0       	ldi	r24, 0x01	; 1
    2ffa:	62 e0       	ldi	r22, 0x02	; 2
    2ffc:	40 e0       	ldi	r20, 0x00	; 0
    2ffe:	0e 94 5a 10 	call	0x20b4	; 0x20b4 <DIO_SetPinVal>


}
    3002:	0f 90       	pop	r0
    3004:	cf 91       	pop	r28
    3006:	df 91       	pop	r29
    3008:	08 95       	ret

0000300a <CLCD_voidSendString>:

void CLCD_voidSendString(const uint8* Copy_uint8String)
{
    300a:	df 93       	push	r29
    300c:	cf 93       	push	r28
    300e:	00 d0       	rcall	.+0      	; 0x3010 <CLCD_voidSendString+0x6>
    3010:	0f 92       	push	r0
    3012:	cd b7       	in	r28, 0x3d	; 61
    3014:	de b7       	in	r29, 0x3e	; 62
    3016:	9b 83       	std	Y+3, r25	; 0x03
    3018:	8a 83       	std	Y+2, r24	; 0x02
uint8 Local_uint8Counter=0;
    301a:	19 82       	std	Y+1, r1	; 0x01
    301c:	0e c0       	rjmp	.+28     	; 0x303a <CLCD_voidSendString+0x30>
while(Copy_uint8String[Local_uint8Counter]!='\0')
{
    CLCD_voidSendData(Copy_uint8String[Local_uint8Counter]);
    301e:	89 81       	ldd	r24, Y+1	; 0x01
    3020:	28 2f       	mov	r18, r24
    3022:	30 e0       	ldi	r19, 0x00	; 0
    3024:	8a 81       	ldd	r24, Y+2	; 0x02
    3026:	9b 81       	ldd	r25, Y+3	; 0x03
    3028:	fc 01       	movw	r30, r24
    302a:	e2 0f       	add	r30, r18
    302c:	f3 1f       	adc	r31, r19
    302e:	80 81       	ld	r24, Z
    3030:	0e 94 df 17 	call	0x2fbe	; 0x2fbe <CLCD_voidSendData>
    Local_uint8Counter++;
    3034:	89 81       	ldd	r24, Y+1	; 0x01
    3036:	8f 5f       	subi	r24, 0xFF	; 255
    3038:	89 83       	std	Y+1, r24	; 0x01
}

void CLCD_voidSendString(const uint8* Copy_uint8String)
{
uint8 Local_uint8Counter=0;
while(Copy_uint8String[Local_uint8Counter]!='\0')
    303a:	89 81       	ldd	r24, Y+1	; 0x01
    303c:	28 2f       	mov	r18, r24
    303e:	30 e0       	ldi	r19, 0x00	; 0
    3040:	8a 81       	ldd	r24, Y+2	; 0x02
    3042:	9b 81       	ldd	r25, Y+3	; 0x03
    3044:	fc 01       	movw	r30, r24
    3046:	e2 0f       	add	r30, r18
    3048:	f3 1f       	adc	r31, r19
    304a:	80 81       	ld	r24, Z
    304c:	88 23       	and	r24, r24
    304e:	39 f7       	brne	.-50     	; 0x301e <CLCD_voidSendString+0x14>
{
    CLCD_voidSendData(Copy_uint8String[Local_uint8Counter]);
    Local_uint8Counter++;
}

}
    3050:	0f 90       	pop	r0
    3052:	0f 90       	pop	r0
    3054:	0f 90       	pop	r0
    3056:	cf 91       	pop	r28
    3058:	df 91       	pop	r29
    305a:	08 95       	ret

0000305c <CLCD_voidGoToXY>:


void CLCD_voidGoToXY(uint8 Copy_uint8Xposition,uint8 Copy_uint8Yposition)
{
    305c:	df 93       	push	r29
    305e:	cf 93       	push	r28
    3060:	00 d0       	rcall	.+0      	; 0x3062 <CLCD_voidGoToXY+0x6>
    3062:	0f 92       	push	r0
    3064:	cd b7       	in	r28, 0x3d	; 61
    3066:	de b7       	in	r29, 0x3e	; 62
    3068:	8a 83       	std	Y+2, r24	; 0x02
    306a:	6b 83       	std	Y+3, r22	; 0x03
  uint8 Local_uint8Address;

  if(Copy_uint8Xposition==0)
    306c:	8a 81       	ldd	r24, Y+2	; 0x02
    306e:	88 23       	and	r24, r24
    3070:	19 f4       	brne	.+6      	; 0x3078 <CLCD_voidGoToXY+0x1c>
  {
	  Local_uint8Address=Copy_uint8Yposition;
    3072:	8b 81       	ldd	r24, Y+3	; 0x03
    3074:	89 83       	std	Y+1, r24	; 0x01
    3076:	06 c0       	rjmp	.+12     	; 0x3084 <CLCD_voidGoToXY+0x28>
  }
  else if(Copy_uint8Xposition==1)
    3078:	8a 81       	ldd	r24, Y+2	; 0x02
    307a:	81 30       	cpi	r24, 0x01	; 1
    307c:	19 f4       	brne	.+6      	; 0x3084 <CLCD_voidGoToXY+0x28>

  {
	  Local_uint8Address=Copy_uint8Yposition+0x40;
    307e:	8b 81       	ldd	r24, Y+3	; 0x03
    3080:	80 5c       	subi	r24, 0xC0	; 192
    3082:	89 83       	std	Y+1, r24	; 0x01
  }

  CLCD_voidSendCommand(Local_uint8Address|(1<<7));
    3084:	89 81       	ldd	r24, Y+1	; 0x01
    3086:	80 68       	ori	r24, 0x80	; 128
    3088:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <CLCD_voidSendCommand>
}
    308c:	0f 90       	pop	r0
    308e:	0f 90       	pop	r0
    3090:	0f 90       	pop	r0
    3092:	cf 91       	pop	r28
    3094:	df 91       	pop	r29
    3096:	08 95       	ret

00003098 <CLCD_voidWriteNumber>:


void CLCD_voidWriteNumber(float copy_f32Number)
{
    3098:	0f 93       	push	r16
    309a:	1f 93       	push	r17
    309c:	df 93       	push	r29
    309e:	cf 93       	push	r28
    30a0:	cd b7       	in	r28, 0x3d	; 61
    30a2:	de b7       	in	r29, 0x3e	; 62
    30a4:	a8 97       	sbiw	r28, 0x28	; 40
    30a6:	0f b6       	in	r0, 0x3f	; 63
    30a8:	f8 94       	cli
    30aa:	de bf       	out	0x3e, r29	; 62
    30ac:	0f be       	out	0x3f, r0	; 63
    30ae:	cd bf       	out	0x3d, r28	; 61
    30b0:	6d a3       	std	Y+37, r22	; 0x25
    30b2:	7e a3       	std	Y+38, r23	; 0x26
    30b4:	8f a3       	std	Y+39, r24	; 0x27
    30b6:	98 a7       	std	Y+40, r25	; 0x28
    // Handle negative numbers
    if (copy_f32Number < 0)
    30b8:	6d a1       	ldd	r22, Y+37	; 0x25
    30ba:	7e a1       	ldd	r23, Y+38	; 0x26
    30bc:	8f a1       	ldd	r24, Y+39	; 0x27
    30be:	98 a5       	ldd	r25, Y+40	; 0x28
    30c0:	20 e0       	ldi	r18, 0x00	; 0
    30c2:	30 e0       	ldi	r19, 0x00	; 0
    30c4:	40 e0       	ldi	r20, 0x00	; 0
    30c6:	50 e0       	ldi	r21, 0x00	; 0
    30c8:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__ltsf2>
    30cc:	88 23       	and	r24, r24
    30ce:	64 f4       	brge	.+24     	; 0x30e8 <CLCD_voidWriteNumber+0x50>
    {
        CLCD_voidSendData('-');
    30d0:	8d e2       	ldi	r24, 0x2D	; 45
    30d2:	0e 94 df 17 	call	0x2fbe	; 0x2fbe <CLCD_voidSendData>
        copy_f32Number = -copy_f32Number;
    30d6:	8d a1       	ldd	r24, Y+37	; 0x25
    30d8:	9e a1       	ldd	r25, Y+38	; 0x26
    30da:	af a1       	ldd	r26, Y+39	; 0x27
    30dc:	b8 a5       	ldd	r27, Y+40	; 0x28
    30de:	b0 58       	subi	r27, 0x80	; 128
    30e0:	8d a3       	std	Y+37, r24	; 0x25
    30e2:	9e a3       	std	Y+38, r25	; 0x26
    30e4:	af a3       	std	Y+39, r26	; 0x27
    30e6:	b8 a7       	std	Y+40, r27	; 0x28
    }

    // Separate the integer and fractional parts
    sint32 integerPart = (sint32)copy_f32Number; // Extract the integer part
    30e8:	6d a1       	ldd	r22, Y+37	; 0x25
    30ea:	7e a1       	ldd	r23, Y+38	; 0x26
    30ec:	8f a1       	ldd	r24, Y+39	; 0x27
    30ee:	98 a5       	ldd	r25, Y+40	; 0x28
    30f0:	0e 94 83 04 	call	0x906	; 0x906 <__fixsfsi>
    30f4:	dc 01       	movw	r26, r24
    30f6:	cb 01       	movw	r24, r22
    30f8:	8d 87       	std	Y+13, r24	; 0x0d
    30fa:	9e 87       	std	Y+14, r25	; 0x0e
    30fc:	af 87       	std	Y+15, r26	; 0x0f
    30fe:	b8 8b       	std	Y+16, r27	; 0x10
    float fractionalPart = copy_f32Number - integerPart; // Extract the fractional part
    3100:	6d 85       	ldd	r22, Y+13	; 0x0d
    3102:	7e 85       	ldd	r23, Y+14	; 0x0e
    3104:	8f 85       	ldd	r24, Y+15	; 0x0f
    3106:	98 89       	ldd	r25, Y+16	; 0x10
    3108:	0e 94 25 04 	call	0x84a	; 0x84a <__floatsisf>
    310c:	9b 01       	movw	r18, r22
    310e:	ac 01       	movw	r20, r24
    3110:	6d a1       	ldd	r22, Y+37	; 0x25
    3112:	7e a1       	ldd	r23, Y+38	; 0x26
    3114:	8f a1       	ldd	r24, Y+39	; 0x27
    3116:	98 a5       	ldd	r25, Y+40	; 0x28
    3118:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
    311c:	dc 01       	movw	r26, r24
    311e:	cb 01       	movw	r24, r22
    3120:	89 87       	std	Y+9, r24	; 0x09
    3122:	9a 87       	std	Y+10, r25	; 0x0a
    3124:	ab 87       	std	Y+11, r26	; 0x0b
    3126:	bc 87       	std	Y+12, r27	; 0x0c

    // Handle the integer part (reusing existing logic)
    if (integerPart == 0)
    3128:	8d 85       	ldd	r24, Y+13	; 0x0d
    312a:	9e 85       	ldd	r25, Y+14	; 0x0e
    312c:	af 85       	ldd	r26, Y+15	; 0x0f
    312e:	b8 89       	ldd	r27, Y+16	; 0x10
    3130:	00 97       	sbiw	r24, 0x00	; 0
    3132:	a1 05       	cpc	r26, r1
    3134:	b1 05       	cpc	r27, r1
    3136:	21 f4       	brne	.+8      	; 0x3140 <CLCD_voidWriteNumber+0xa8>
    {
        CLCD_voidSendData('0');
    3138:	80 e3       	ldi	r24, 0x30	; 48
    313a:	0e 94 df 17 	call	0x2fbe	; 0x2fbe <CLCD_voidSendData>
    313e:	50 c0       	rjmp	.+160    	; 0x31e0 <CLCD_voidWriteNumber+0x148>
    }
    else
    {
        uint8 NUM[10];
        uint8 Local_uint8Counter = 0;
    3140:	1c 82       	std	Y+4, r1	; 0x04
    3142:	2e c0       	rjmp	.+92     	; 0x31a0 <CLCD_voidWriteNumber+0x108>

        while (integerPart > 0)
        {
            NUM[Local_uint8Counter++] = (integerPart % 10) + '0';
    3144:	8c 81       	ldd	r24, Y+4	; 0x04
    3146:	08 2f       	mov	r16, r24
    3148:	10 e0       	ldi	r17, 0x00	; 0
    314a:	8d 85       	ldd	r24, Y+13	; 0x0d
    314c:	9e 85       	ldd	r25, Y+14	; 0x0e
    314e:	af 85       	ldd	r26, Y+15	; 0x0f
    3150:	b8 89       	ldd	r27, Y+16	; 0x10
    3152:	2a e0       	ldi	r18, 0x0A	; 10
    3154:	30 e0       	ldi	r19, 0x00	; 0
    3156:	40 e0       	ldi	r20, 0x00	; 0
    3158:	50 e0       	ldi	r21, 0x00	; 0
    315a:	bc 01       	movw	r22, r24
    315c:	cd 01       	movw	r24, r26
    315e:	0e 94 f2 1c 	call	0x39e4	; 0x39e4 <__divmodsi4>
    3162:	dc 01       	movw	r26, r24
    3164:	cb 01       	movw	r24, r22
    3166:	28 2f       	mov	r18, r24
    3168:	20 5d       	subi	r18, 0xD0	; 208
    316a:	ce 01       	movw	r24, r28
    316c:	41 96       	adiw	r24, 0x11	; 17
    316e:	fc 01       	movw	r30, r24
    3170:	e0 0f       	add	r30, r16
    3172:	f1 1f       	adc	r31, r17
    3174:	20 83       	st	Z, r18
    3176:	8c 81       	ldd	r24, Y+4	; 0x04
    3178:	8f 5f       	subi	r24, 0xFF	; 255
    317a:	8c 83       	std	Y+4, r24	; 0x04
            integerPart /= 10;
    317c:	8d 85       	ldd	r24, Y+13	; 0x0d
    317e:	9e 85       	ldd	r25, Y+14	; 0x0e
    3180:	af 85       	ldd	r26, Y+15	; 0x0f
    3182:	b8 89       	ldd	r27, Y+16	; 0x10
    3184:	2a e0       	ldi	r18, 0x0A	; 10
    3186:	30 e0       	ldi	r19, 0x00	; 0
    3188:	40 e0       	ldi	r20, 0x00	; 0
    318a:	50 e0       	ldi	r21, 0x00	; 0
    318c:	bc 01       	movw	r22, r24
    318e:	cd 01       	movw	r24, r26
    3190:	0e 94 f2 1c 	call	0x39e4	; 0x39e4 <__divmodsi4>
    3194:	da 01       	movw	r26, r20
    3196:	c9 01       	movw	r24, r18
    3198:	8d 87       	std	Y+13, r24	; 0x0d
    319a:	9e 87       	std	Y+14, r25	; 0x0e
    319c:	af 87       	std	Y+15, r26	; 0x0f
    319e:	b8 8b       	std	Y+16, r27	; 0x10
    else
    {
        uint8 NUM[10];
        uint8 Local_uint8Counter = 0;

        while (integerPart > 0)
    31a0:	8d 85       	ldd	r24, Y+13	; 0x0d
    31a2:	9e 85       	ldd	r25, Y+14	; 0x0e
    31a4:	af 85       	ldd	r26, Y+15	; 0x0f
    31a6:	b8 89       	ldd	r27, Y+16	; 0x10
    31a8:	18 16       	cp	r1, r24
    31aa:	19 06       	cpc	r1, r25
    31ac:	1a 06       	cpc	r1, r26
    31ae:	1b 06       	cpc	r1, r27
    31b0:	4c f2       	brlt	.-110    	; 0x3144 <CLCD_voidWriteNumber+0xac>
            NUM[Local_uint8Counter++] = (integerPart % 10) + '0';
            integerPart /= 10;
        }

        // Reverse and display the integer part
        for (uint8 i = Local_uint8Counter; i > 0; i--)
    31b2:	8c 81       	ldd	r24, Y+4	; 0x04
    31b4:	8b 83       	std	Y+3, r24	; 0x03
    31b6:	11 c0       	rjmp	.+34     	; 0x31da <CLCD_voidWriteNumber+0x142>
        {
            CLCD_voidSendData(NUM[i - 1]);
    31b8:	8b 81       	ldd	r24, Y+3	; 0x03
    31ba:	88 2f       	mov	r24, r24
    31bc:	90 e0       	ldi	r25, 0x00	; 0
    31be:	9c 01       	movw	r18, r24
    31c0:	21 50       	subi	r18, 0x01	; 1
    31c2:	30 40       	sbci	r19, 0x00	; 0
    31c4:	ce 01       	movw	r24, r28
    31c6:	41 96       	adiw	r24, 0x11	; 17
    31c8:	fc 01       	movw	r30, r24
    31ca:	e2 0f       	add	r30, r18
    31cc:	f3 1f       	adc	r31, r19
    31ce:	80 81       	ld	r24, Z
    31d0:	0e 94 df 17 	call	0x2fbe	; 0x2fbe <CLCD_voidSendData>
            NUM[Local_uint8Counter++] = (integerPart % 10) + '0';
            integerPart /= 10;
        }

        // Reverse and display the integer part
        for (uint8 i = Local_uint8Counter; i > 0; i--)
    31d4:	8b 81       	ldd	r24, Y+3	; 0x03
    31d6:	81 50       	subi	r24, 0x01	; 1
    31d8:	8b 83       	std	Y+3, r24	; 0x03
    31da:	8b 81       	ldd	r24, Y+3	; 0x03
    31dc:	88 23       	and	r24, r24
    31de:	61 f7       	brne	.-40     	; 0x31b8 <CLCD_voidWriteNumber+0x120>
            CLCD_voidSendData(NUM[i - 1]);
        }
    }

    // Handle the fractional part
    CLCD_voidSendData('.'); // Display the decimal point
    31e0:	8e e2       	ldi	r24, 0x2E	; 46
    31e2:	0e 94 df 17 	call	0x2fbe	; 0x2fbe <CLCD_voidSendData>

    fractionalPart *= 1000; // Scale to display three decimal places
    31e6:	69 85       	ldd	r22, Y+9	; 0x09
    31e8:	7a 85       	ldd	r23, Y+10	; 0x0a
    31ea:	8b 85       	ldd	r24, Y+11	; 0x0b
    31ec:	9c 85       	ldd	r25, Y+12	; 0x0c
    31ee:	20 e0       	ldi	r18, 0x00	; 0
    31f0:	30 e0       	ldi	r19, 0x00	; 0
    31f2:	4a e7       	ldi	r20, 0x7A	; 122
    31f4:	54 e4       	ldi	r21, 0x44	; 68
    31f6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    31fa:	dc 01       	movw	r26, r24
    31fc:	cb 01       	movw	r24, r22
    31fe:	89 87       	std	Y+9, r24	; 0x09
    3200:	9a 87       	std	Y+10, r25	; 0x0a
    3202:	ab 87       	std	Y+11, r26	; 0x0b
    3204:	bc 87       	std	Y+12, r27	; 0x0c
    sint32 fractionalPartAsInt = (sint32)(fractionalPart + 0.5); // Round the fractional part
    3206:	69 85       	ldd	r22, Y+9	; 0x09
    3208:	7a 85       	ldd	r23, Y+10	; 0x0a
    320a:	8b 85       	ldd	r24, Y+11	; 0x0b
    320c:	9c 85       	ldd	r25, Y+12	; 0x0c
    320e:	20 e0       	ldi	r18, 0x00	; 0
    3210:	30 e0       	ldi	r19, 0x00	; 0
    3212:	40 e0       	ldi	r20, 0x00	; 0
    3214:	5f e3       	ldi	r21, 0x3F	; 63
    3216:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <__addsf3>
    321a:	dc 01       	movw	r26, r24
    321c:	cb 01       	movw	r24, r22
    321e:	bc 01       	movw	r22, r24
    3220:	cd 01       	movw	r24, r26
    3222:	0e 94 83 04 	call	0x906	; 0x906 <__fixsfsi>
    3226:	dc 01       	movw	r26, r24
    3228:	cb 01       	movw	r24, r22
    322a:	8d 83       	std	Y+5, r24	; 0x05
    322c:	9e 83       	std	Y+6, r25	; 0x06
    322e:	af 83       	std	Y+7, r26	; 0x07
    3230:	b8 87       	std	Y+8, r27	; 0x08

    if (fractionalPartAsInt == 0)
    3232:	8d 81       	ldd	r24, Y+5	; 0x05
    3234:	9e 81       	ldd	r25, Y+6	; 0x06
    3236:	af 81       	ldd	r26, Y+7	; 0x07
    3238:	b8 85       	ldd	r27, Y+8	; 0x08
    323a:	00 97       	sbiw	r24, 0x00	; 0
    323c:	a1 05       	cpc	r26, r1
    323e:	b1 05       	cpc	r27, r1
    3240:	51 f4       	brne	.+20     	; 0x3256 <CLCD_voidWriteNumber+0x1be>
    {
        // Display trailing zeros if the fractional part is zero
        CLCD_voidSendData('0');
    3242:	80 e3       	ldi	r24, 0x30	; 48
    3244:	0e 94 df 17 	call	0x2fbe	; 0x2fbe <CLCD_voidSendData>
        CLCD_voidSendData('0');
    3248:	80 e3       	ldi	r24, 0x30	; 48
    324a:	0e 94 df 17 	call	0x2fbe	; 0x2fbe <CLCD_voidSendData>
        CLCD_voidSendData('0');
    324e:	80 e3       	ldi	r24, 0x30	; 48
    3250:	0e 94 df 17 	call	0x2fbe	; 0x2fbe <CLCD_voidSendData>
    3254:	50 c0       	rjmp	.+160    	; 0x32f6 <CLCD_voidWriteNumber+0x25e>
    }
    else
    {
        uint8 FRACT[10];
        uint8 Local_uint8FracCounter = 0;
    3256:	1a 82       	std	Y+2, r1	; 0x02
    3258:	2e c0       	rjmp	.+92     	; 0x32b6 <CLCD_voidWriteNumber+0x21e>

        while (fractionalPartAsInt > 0)
        {
            FRACT[Local_uint8FracCounter++] = (fractionalPartAsInt % 10) + '0';
    325a:	8a 81       	ldd	r24, Y+2	; 0x02
    325c:	08 2f       	mov	r16, r24
    325e:	10 e0       	ldi	r17, 0x00	; 0
    3260:	8d 81       	ldd	r24, Y+5	; 0x05
    3262:	9e 81       	ldd	r25, Y+6	; 0x06
    3264:	af 81       	ldd	r26, Y+7	; 0x07
    3266:	b8 85       	ldd	r27, Y+8	; 0x08
    3268:	2a e0       	ldi	r18, 0x0A	; 10
    326a:	30 e0       	ldi	r19, 0x00	; 0
    326c:	40 e0       	ldi	r20, 0x00	; 0
    326e:	50 e0       	ldi	r21, 0x00	; 0
    3270:	bc 01       	movw	r22, r24
    3272:	cd 01       	movw	r24, r26
    3274:	0e 94 f2 1c 	call	0x39e4	; 0x39e4 <__divmodsi4>
    3278:	dc 01       	movw	r26, r24
    327a:	cb 01       	movw	r24, r22
    327c:	28 2f       	mov	r18, r24
    327e:	20 5d       	subi	r18, 0xD0	; 208
    3280:	ce 01       	movw	r24, r28
    3282:	4b 96       	adiw	r24, 0x1b	; 27
    3284:	fc 01       	movw	r30, r24
    3286:	e0 0f       	add	r30, r16
    3288:	f1 1f       	adc	r31, r17
    328a:	20 83       	st	Z, r18
    328c:	8a 81       	ldd	r24, Y+2	; 0x02
    328e:	8f 5f       	subi	r24, 0xFF	; 255
    3290:	8a 83       	std	Y+2, r24	; 0x02
            fractionalPartAsInt /= 10;
    3292:	8d 81       	ldd	r24, Y+5	; 0x05
    3294:	9e 81       	ldd	r25, Y+6	; 0x06
    3296:	af 81       	ldd	r26, Y+7	; 0x07
    3298:	b8 85       	ldd	r27, Y+8	; 0x08
    329a:	2a e0       	ldi	r18, 0x0A	; 10
    329c:	30 e0       	ldi	r19, 0x00	; 0
    329e:	40 e0       	ldi	r20, 0x00	; 0
    32a0:	50 e0       	ldi	r21, 0x00	; 0
    32a2:	bc 01       	movw	r22, r24
    32a4:	cd 01       	movw	r24, r26
    32a6:	0e 94 f2 1c 	call	0x39e4	; 0x39e4 <__divmodsi4>
    32aa:	da 01       	movw	r26, r20
    32ac:	c9 01       	movw	r24, r18
    32ae:	8d 83       	std	Y+5, r24	; 0x05
    32b0:	9e 83       	std	Y+6, r25	; 0x06
    32b2:	af 83       	std	Y+7, r26	; 0x07
    32b4:	b8 87       	std	Y+8, r27	; 0x08
    else
    {
        uint8 FRACT[10];
        uint8 Local_uint8FracCounter = 0;

        while (fractionalPartAsInt > 0)
    32b6:	8d 81       	ldd	r24, Y+5	; 0x05
    32b8:	9e 81       	ldd	r25, Y+6	; 0x06
    32ba:	af 81       	ldd	r26, Y+7	; 0x07
    32bc:	b8 85       	ldd	r27, Y+8	; 0x08
    32be:	18 16       	cp	r1, r24
    32c0:	19 06       	cpc	r1, r25
    32c2:	1a 06       	cpc	r1, r26
    32c4:	1b 06       	cpc	r1, r27
    32c6:	4c f2       	brlt	.-110    	; 0x325a <CLCD_voidWriteNumber+0x1c2>
            FRACT[Local_uint8FracCounter++] = (fractionalPartAsInt % 10) + '0';
            fractionalPartAsInt /= 10;
        }

        // Reverse and display the fractional part
        for (uint8 i = Local_uint8FracCounter; i > 0; i--)
    32c8:	8a 81       	ldd	r24, Y+2	; 0x02
    32ca:	89 83       	std	Y+1, r24	; 0x01
    32cc:	11 c0       	rjmp	.+34     	; 0x32f0 <CLCD_voidWriteNumber+0x258>
        {
            CLCD_voidSendData(FRACT[i - 1]);
    32ce:	89 81       	ldd	r24, Y+1	; 0x01
    32d0:	88 2f       	mov	r24, r24
    32d2:	90 e0       	ldi	r25, 0x00	; 0
    32d4:	9c 01       	movw	r18, r24
    32d6:	21 50       	subi	r18, 0x01	; 1
    32d8:	30 40       	sbci	r19, 0x00	; 0
    32da:	ce 01       	movw	r24, r28
    32dc:	4b 96       	adiw	r24, 0x1b	; 27
    32de:	fc 01       	movw	r30, r24
    32e0:	e2 0f       	add	r30, r18
    32e2:	f3 1f       	adc	r31, r19
    32e4:	80 81       	ld	r24, Z
    32e6:	0e 94 df 17 	call	0x2fbe	; 0x2fbe <CLCD_voidSendData>
            FRACT[Local_uint8FracCounter++] = (fractionalPartAsInt % 10) + '0';
            fractionalPartAsInt /= 10;
        }

        // Reverse and display the fractional part
        for (uint8 i = Local_uint8FracCounter; i > 0; i--)
    32ea:	89 81       	ldd	r24, Y+1	; 0x01
    32ec:	81 50       	subi	r24, 0x01	; 1
    32ee:	89 83       	std	Y+1, r24	; 0x01
    32f0:	89 81       	ldd	r24, Y+1	; 0x01
    32f2:	88 23       	and	r24, r24
    32f4:	61 f7       	brne	.-40     	; 0x32ce <CLCD_voidWriteNumber+0x236>
        {
            CLCD_voidSendData(FRACT[i - 1]);
        }
    }
}
    32f6:	a8 96       	adiw	r28, 0x28	; 40
    32f8:	0f b6       	in	r0, 0x3f	; 63
    32fa:	f8 94       	cli
    32fc:	de bf       	out	0x3e, r29	; 62
    32fe:	0f be       	out	0x3f, r0	; 63
    3300:	cd bf       	out	0x3d, r28	; 61
    3302:	cf 91       	pop	r28
    3304:	df 91       	pop	r29
    3306:	1f 91       	pop	r17
    3308:	0f 91       	pop	r16
    330a:	08 95       	ret

0000330c <CLCD_voidWriteSpecialChar>:

void CLCD_voidWriteSpecialChar(uint8* copy_puint8Pattern,uint8 copy_uint8PatternNumber,uint8 copy_uint8Xposition,uint8 copy_uint8Yposition)
{
    330c:	df 93       	push	r29
    330e:	cf 93       	push	r28
    3310:	cd b7       	in	r28, 0x3d	; 61
    3312:	de b7       	in	r29, 0x3e	; 62
    3314:	27 97       	sbiw	r28, 0x07	; 7
    3316:	0f b6       	in	r0, 0x3f	; 63
    3318:	f8 94       	cli
    331a:	de bf       	out	0x3e, r29	; 62
    331c:	0f be       	out	0x3f, r0	; 63
    331e:	cd bf       	out	0x3d, r28	; 61
    3320:	9c 83       	std	Y+4, r25	; 0x04
    3322:	8b 83       	std	Y+3, r24	; 0x03
    3324:	6d 83       	std	Y+5, r22	; 0x05
    3326:	4e 83       	std	Y+6, r20	; 0x06
    3328:	2f 83       	std	Y+7, r18	; 0x07
	uint8 Local_uint8CGRAM_Address=0;
    332a:	1a 82       	std	Y+2, r1	; 0x02
	/*Set the CGRAM address*/
Local_uint8CGRAM_Address=copy_uint8PatternNumber*8;
    332c:	8d 81       	ldd	r24, Y+5	; 0x05
    332e:	88 2f       	mov	r24, r24
    3330:	90 e0       	ldi	r25, 0x00	; 0
    3332:	88 0f       	add	r24, r24
    3334:	99 1f       	adc	r25, r25
    3336:	88 0f       	add	r24, r24
    3338:	99 1f       	adc	r25, r25
    333a:	88 0f       	add	r24, r24
    333c:	99 1f       	adc	r25, r25
    333e:	8a 83       	std	Y+2, r24	; 0x02
CLCD_voidSendCommand(Local_uint8CGRAM_Address|(1<<6));
    3340:	8a 81       	ldd	r24, Y+2	; 0x02
    3342:	80 64       	ori	r24, 0x40	; 64
    3344:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <CLCD_voidSendCommand>

for(uint8 i=0;i<8;i++)
    3348:	19 82       	std	Y+1, r1	; 0x01
    334a:	0e c0       	rjmp	.+28     	; 0x3368 <CLCD_voidWriteSpecialChar+0x5c>
{
	CLCD_voidSendData(copy_puint8Pattern[i]);
    334c:	89 81       	ldd	r24, Y+1	; 0x01
    334e:	28 2f       	mov	r18, r24
    3350:	30 e0       	ldi	r19, 0x00	; 0
    3352:	8b 81       	ldd	r24, Y+3	; 0x03
    3354:	9c 81       	ldd	r25, Y+4	; 0x04
    3356:	fc 01       	movw	r30, r24
    3358:	e2 0f       	add	r30, r18
    335a:	f3 1f       	adc	r31, r19
    335c:	80 81       	ld	r24, Z
    335e:	0e 94 df 17 	call	0x2fbe	; 0x2fbe <CLCD_voidSendData>
	uint8 Local_uint8CGRAM_Address=0;
	/*Set the CGRAM address*/
Local_uint8CGRAM_Address=copy_uint8PatternNumber*8;
CLCD_voidSendCommand(Local_uint8CGRAM_Address|(1<<6));

for(uint8 i=0;i<8;i++)
    3362:	89 81       	ldd	r24, Y+1	; 0x01
    3364:	8f 5f       	subi	r24, 0xFF	; 255
    3366:	89 83       	std	Y+1, r24	; 0x01
    3368:	89 81       	ldd	r24, Y+1	; 0x01
    336a:	88 30       	cpi	r24, 0x08	; 8
    336c:	78 f3       	brcs	.-34     	; 0x334c <CLCD_voidWriteSpecialChar+0x40>
{
	CLCD_voidSendData(copy_puint8Pattern[i]);
}
/*go back to DDRAM to display the Arr*/
 CLCD_voidGoToXY(copy_uint8Xposition,copy_uint8Yposition);
    336e:	8e 81       	ldd	r24, Y+6	; 0x06
    3370:	6f 81       	ldd	r22, Y+7	; 0x07
    3372:	0e 94 2e 18 	call	0x305c	; 0x305c <CLCD_voidGoToXY>

CLCD_voidSendData(copy_uint8PatternNumber);
    3376:	8d 81       	ldd	r24, Y+5	; 0x05
    3378:	0e 94 df 17 	call	0x2fbe	; 0x2fbe <CLCD_voidSendData>

}
    337c:	27 96       	adiw	r28, 0x07	; 7
    337e:	0f b6       	in	r0, 0x3f	; 63
    3380:	f8 94       	cli
    3382:	de bf       	out	0x3e, r29	; 62
    3384:	0f be       	out	0x3f, r0	; 63
    3386:	cd bf       	out	0x3d, r28	; 61
    3388:	cf 91       	pop	r28
    338a:	df 91       	pop	r29
    338c:	08 95       	ret

0000338e <HandleGreenState>:
#define GREEN_DURATION  5
#define YELLOW_DURATION 5
#define RED_DURATION    5

static void HandleGreenState(void)
{
    338e:	df 93       	push	r29
    3390:	cf 93       	push	r28
    3392:	cd b7       	in	r28, 0x3d	; 61
    3394:	de b7       	in	r29, 0x3e	; 62
	 DIO_SetPinVal(Traffic_PORT, Traffic_LED_RED, DIO_LOW);
    3396:	82 e0       	ldi	r24, 0x02	; 2
    3398:	60 e0       	ldi	r22, 0x00	; 0
    339a:	40 e0       	ldi	r20, 0x00	; 0
    339c:	0e 94 5a 10 	call	0x20b4	; 0x20b4 <DIO_SetPinVal>
    DIO_SetPinVal(Traffic_PORT, Traffic_LED_GREEN, DIO_HIGH);
    33a0:	82 e0       	ldi	r24, 0x02	; 2
    33a2:	62 e0       	ldi	r22, 0x02	; 2
    33a4:	41 e0       	ldi	r20, 0x01	; 1
    33a6:	0e 94 5a 10 	call	0x20b4	; 0x20b4 <DIO_SetPinVal>
}
    33aa:	cf 91       	pop	r28
    33ac:	df 91       	pop	r29
    33ae:	08 95       	ret

000033b0 <HandleRedState>:
static void HandleRedState(void)
{
    33b0:	df 93       	push	r29
    33b2:	cf 93       	push	r28
    33b4:	cd b7       	in	r28, 0x3d	; 61
    33b6:	de b7       	in	r29, 0x3e	; 62
	DIO_SetPinVal(Traffic_PORT, Traffic_LED_GREEN, DIO_LOW);
    33b8:	82 e0       	ldi	r24, 0x02	; 2
    33ba:	62 e0       	ldi	r22, 0x02	; 2
    33bc:	40 e0       	ldi	r20, 0x00	; 0
    33be:	0e 94 5a 10 	call	0x20b4	; 0x20b4 <DIO_SetPinVal>
	DIO_SetPinVal(Traffic_PORT, Traffic_LED_YELLOW, DIO_LOW);
    33c2:	82 e0       	ldi	r24, 0x02	; 2
    33c4:	61 e0       	ldi	r22, 0x01	; 1
    33c6:	40 e0       	ldi	r20, 0x00	; 0
    33c8:	0e 94 5a 10 	call	0x20b4	; 0x20b4 <DIO_SetPinVal>
	DIO_SetPinVal(Traffic_PORT, Traffic_LED_RED, DIO_HIGH);
    33cc:	82 e0       	ldi	r24, 0x02	; 2
    33ce:	60 e0       	ldi	r22, 0x00	; 0
    33d0:	41 e0       	ldi	r20, 0x01	; 1
    33d2:	0e 94 5a 10 	call	0x20b4	; 0x20b4 <DIO_SetPinVal>
}
    33d6:	cf 91       	pop	r28
    33d8:	df 91       	pop	r29
    33da:	08 95       	ret

000033dc <HandleyellowState>:
static void HandleyellowState(void)
{
    33dc:	df 93       	push	r29
    33de:	cf 93       	push	r28
    33e0:	cd b7       	in	r28, 0x3d	; 61
    33e2:	de b7       	in	r29, 0x3e	; 62
	DIO_SetPinVal(Traffic_PORT, Traffic_LED_GREEN, DIO_LOW);
    33e4:	82 e0       	ldi	r24, 0x02	; 2
    33e6:	62 e0       	ldi	r22, 0x02	; 2
    33e8:	40 e0       	ldi	r20, 0x00	; 0
    33ea:	0e 94 5a 10 	call	0x20b4	; 0x20b4 <DIO_SetPinVal>
	DIO_SetPinVal(Traffic_PORT, Traffic_LED_RED, DIO_LOW);
    33ee:	82 e0       	ldi	r24, 0x02	; 2
    33f0:	60 e0       	ldi	r22, 0x00	; 0
    33f2:	40 e0       	ldi	r20, 0x00	; 0
    33f4:	0e 94 5a 10 	call	0x20b4	; 0x20b4 <DIO_SetPinVal>
    DIO_SetPinVal(Traffic_PORT, Traffic_LED_YELLOW, DIO_HIGH);
    33f8:	82 e0       	ldi	r24, 0x02	; 2
    33fa:	61 e0       	ldi	r22, 0x01	; 1
    33fc:	41 e0       	ldi	r20, 0x01	; 1
    33fe:	0e 94 5a 10 	call	0x20b4	; 0x20b4 <DIO_SetPinVal>
}
    3402:	cf 91       	pop	r28
    3404:	df 91       	pop	r29
    3406:	08 95       	ret

00003408 <TimerISR>:
StackEntry Local_Variable;     // Current state function
int last_handled_time = -1;    // Tracks the last time the state was handled

/* ISR Function */
void TimerISR(void)
{
    3408:	df 93       	push	r29
    340a:	cf 93       	push	r28
    340c:	cd b7       	in	r28, 0x3d	; 61
    340e:	de b7       	in	r29, 0x3e	; 62
    timer_counter++; // Increment timer counter every second
    3410:	80 91 8a 03 	lds	r24, 0x038A
    3414:	90 91 8b 03 	lds	r25, 0x038B
    3418:	01 96       	adiw	r24, 0x01	; 1
    341a:	90 93 8b 03 	sts	0x038B, r25
    341e:	80 93 8a 03 	sts	0x038A, r24
}
    3422:	cf 91       	pop	r28
    3424:	df 91       	pop	r29
    3426:	08 95       	ret

00003428 <TrafficLightInit>:

/* Traffic Light Initialization */
void TrafficLightInit(void)
{
    3428:	df 93       	push	r29
    342a:	cf 93       	push	r28
    342c:	cd b7       	in	r28, 0x3d	; 61
    342e:	de b7       	in	r29, 0x3e	; 62
    /* System initialization */
    PORT_voidInit();
    3430:	0e 94 23 0d 	call	0x1a46	; 0x1a46 <PORT_voidInit>
    CLCD_voidInit();
    3434:	0e 94 cb 17 	call	0x2f96	; 0x2f96 <CLCD_voidInit>
    GIE_Enable();
    3438:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <GIE_Enable>
    TIMER1_voidInit();
    343c:	0e 94 5d 0a 	call	0x14ba	; 0x14ba <TIMER1_voidInit>
    TIMER1_voidSetChannelACompMatch(31250); // Configure Timer1 for 1-second intervals
    3440:	82 e1       	ldi	r24, 0x12	; 18
    3442:	9a e7       	ldi	r25, 0x7A	; 122
    3444:	0e 94 84 0a 	call	0x1508	; 0x1508 <TIMER1_voidSetChannelACompMatch>
    TIMER1_CTCASetCallBck(&TimerISR);
    3448:	84 e0       	ldi	r24, 0x04	; 4
    344a:	9a e1       	ldi	r25, 0x1A	; 26
    344c:	0e 94 d7 0a 	call	0x15ae	; 0x15ae <TIMER1_CTCASetCallBck>

    /* Stack initialization */
    Stack_Creation(&TrafficStack);
    3450:	8e e8       	ldi	r24, 0x8E	; 142
    3452:	93 e0       	ldi	r25, 0x03	; 3
    3454:	0e 94 6a 07 	call	0xed4	; 0xed4 <Stack_Creation>
    Stack_Push(&TrafficStack, HandleGreenState); // Start with the green state
    3458:	8e e8       	ldi	r24, 0x8E	; 142
    345a:	93 e0       	ldi	r25, 0x03	; 3
    345c:	27 ec       	ldi	r18, 0xC7	; 199
    345e:	39 e1       	ldi	r19, 0x19	; 25
    3460:	b9 01       	movw	r22, r18
    3462:	0e 94 8a 07 	call	0xf14	; 0xf14 <Stack_Push>
}
    3466:	cf 91       	pop	r28
    3468:	df 91       	pop	r29
    346a:	08 95       	ret

0000346c <Traffic_Handler>:

/* Traffic Light State Handler */
void Traffic_Handler(void)
{
    346c:	df 93       	push	r29
    346e:	cf 93       	push	r28
    3470:	cd b7       	in	r28, 0x3d	; 61
    3472:	de b7       	in	r29, 0x3e	; 62
    if (timer_counter == GREEN_DURATION && last_handled_time != GREEN_DURATION)
    3474:	80 91 8a 03 	lds	r24, 0x038A
    3478:	90 91 8b 03 	lds	r25, 0x038B
    347c:	85 30       	cpi	r24, 0x05	; 5
    347e:	91 05       	cpc	r25, r1
    3480:	a9 f4       	brne	.+42     	; 0x34ac <Traffic_Handler+0x40>
    3482:	80 91 a7 01 	lds	r24, 0x01A7
    3486:	90 91 a8 01 	lds	r25, 0x01A8
    348a:	85 30       	cpi	r24, 0x05	; 5
    348c:	91 05       	cpc	r25, r1
    348e:	71 f0       	breq	.+28     	; 0x34ac <Traffic_Handler+0x40>
    {
        Stack_Push(&TrafficStack, HandleyellowState);
    3490:	8e e8       	ldi	r24, 0x8E	; 142
    3492:	93 e0       	ldi	r25, 0x03	; 3
    3494:	2e ee       	ldi	r18, 0xEE	; 238
    3496:	39 e1       	ldi	r19, 0x19	; 25
    3498:	b9 01       	movw	r22, r18
    349a:	0e 94 8a 07 	call	0xf14	; 0xf14 <Stack_Push>
        last_handled_time = GREEN_DURATION; // Mark the transition as handled
    349e:	85 e0       	ldi	r24, 0x05	; 5
    34a0:	90 e0       	ldi	r25, 0x00	; 0
    34a2:	90 93 a8 01 	sts	0x01A8, r25
    34a6:	80 93 a7 01 	sts	0x01A7, r24
    34aa:	45 c0       	rjmp	.+138    	; 0x3536 <Traffic_Handler+0xca>
    }
    else if (timer_counter == GREEN_DURATION + YELLOW_DURATION && last_handled_time != GREEN_DURATION + YELLOW_DURATION)
    34ac:	80 91 8a 03 	lds	r24, 0x038A
    34b0:	90 91 8b 03 	lds	r25, 0x038B
    34b4:	8a 30       	cpi	r24, 0x0A	; 10
    34b6:	91 05       	cpc	r25, r1
    34b8:	a9 f4       	brne	.+42     	; 0x34e4 <Traffic_Handler+0x78>
    34ba:	80 91 a7 01 	lds	r24, 0x01A7
    34be:	90 91 a8 01 	lds	r25, 0x01A8
    34c2:	8a 30       	cpi	r24, 0x0A	; 10
    34c4:	91 05       	cpc	r25, r1
    34c6:	71 f0       	breq	.+28     	; 0x34e4 <Traffic_Handler+0x78>
    {
        Stack_Push(&TrafficStack, HandleRedState);
    34c8:	8e e8       	ldi	r24, 0x8E	; 142
    34ca:	93 e0       	ldi	r25, 0x03	; 3
    34cc:	28 ed       	ldi	r18, 0xD8	; 216
    34ce:	39 e1       	ldi	r19, 0x19	; 25
    34d0:	b9 01       	movw	r22, r18
    34d2:	0e 94 8a 07 	call	0xf14	; 0xf14 <Stack_Push>
        last_handled_time = GREEN_DURATION + YELLOW_DURATION; // Mark the transition as handled
    34d6:	8a e0       	ldi	r24, 0x0A	; 10
    34d8:	90 e0       	ldi	r25, 0x00	; 0
    34da:	90 93 a8 01 	sts	0x01A8, r25
    34de:	80 93 a7 01 	sts	0x01A7, r24
    34e2:	29 c0       	rjmp	.+82     	; 0x3536 <Traffic_Handler+0xca>
    }
    else if (timer_counter == GREEN_DURATION + YELLOW_DURATION + RED_DURATION && last_handled_time != GREEN_DURATION + YELLOW_DURATION + RED_DURATION)
    34e4:	80 91 8a 03 	lds	r24, 0x038A
    34e8:	90 91 8b 03 	lds	r25, 0x038B
    34ec:	8f 30       	cpi	r24, 0x0F	; 15
    34ee:	91 05       	cpc	r25, r1
    34f0:	11 f5       	brne	.+68     	; 0x3536 <Traffic_Handler+0xca>
    34f2:	80 91 a7 01 	lds	r24, 0x01A7
    34f6:	90 91 a8 01 	lds	r25, 0x01A8
    34fa:	8f 30       	cpi	r24, 0x0F	; 15
    34fc:	91 05       	cpc	r25, r1
    34fe:	d9 f0       	breq	.+54     	; 0x3536 <Traffic_Handler+0xca>
    {
        Stack_Pop(&TrafficStack, &Local_Variable); // Remove red state
    3500:	8e e8       	ldi	r24, 0x8E	; 142
    3502:	93 e0       	ldi	r25, 0x03	; 3
    3504:	2c e8       	ldi	r18, 0x8C	; 140
    3506:	33 e0       	ldi	r19, 0x03	; 3
    3508:	b9 01       	movw	r22, r18
    350a:	0e 94 d8 07 	call	0xfb0	; 0xfb0 <Stack_Pop>
        Stack_Pop(&TrafficStack, &Local_Variable); // Remove yellow state
    350e:	8e e8       	ldi	r24, 0x8E	; 142
    3510:	93 e0       	ldi	r25, 0x03	; 3
    3512:	2c e8       	ldi	r18, 0x8C	; 140
    3514:	33 e0       	ldi	r19, 0x03	; 3
    3516:	b9 01       	movw	r22, r18
    3518:	0e 94 d8 07 	call	0xfb0	; 0xfb0 <Stack_Pop>
        timer_counter = 0; // Reset timer
    351c:	10 92 8b 03 	sts	0x038B, r1
    3520:	10 92 8a 03 	sts	0x038A, r1
        last_handled_time = -1; // Reset last handled time
    3524:	8f ef       	ldi	r24, 0xFF	; 255
    3526:	9f ef       	ldi	r25, 0xFF	; 255
    3528:	90 93 a8 01 	sts	0x01A8, r25
    352c:	80 93 a7 01 	sts	0x01A7, r24
        CLCD_voidSendCommand(1); // Clear display
    3530:	81 e0       	ldi	r24, 0x01	; 1
    3532:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <CLCD_voidSendCommand>
    }
}
    3536:	cf 91       	pop	r28
    3538:	df 91       	pop	r29
    353a:	08 95       	ret

0000353c <TrafficLightMainFunction>:

/* Main Traffic Light Control Function */
void TrafficLightMainFunction(void)
{
    353c:	df 93       	push	r29
    353e:	cf 93       	push	r28
    3540:	cd b7       	in	r28, 0x3d	; 61
    3542:	de b7       	in	r29, 0x3e	; 62
    Local_Variable = TrafficStack.top->entry; // Get the current state function
    3544:	e0 91 8e 03 	lds	r30, 0x038E
    3548:	f0 91 8f 03 	lds	r31, 0x038F
    354c:	82 81       	ldd	r24, Z+2	; 0x02
    354e:	93 81       	ldd	r25, Z+3	; 0x03
    3550:	90 93 8d 03 	sts	0x038D, r25
    3554:	80 93 8c 03 	sts	0x038C, r24
    Local_Variable(); // Execute the state function
    3558:	e0 91 8c 03 	lds	r30, 0x038C
    355c:	f0 91 8d 03 	lds	r31, 0x038D
    3560:	09 95       	icall

    Traffic_Handler(); // Handle state transitions
    3562:	0e 94 36 1a 	call	0x346c	; 0x346c <Traffic_Handler>

    /* Display timer and stack size */
    CLCD_voidGoToXY(0, 0);
    3566:	80 e0       	ldi	r24, 0x00	; 0
    3568:	60 e0       	ldi	r22, 0x00	; 0
    356a:	0e 94 2e 18 	call	0x305c	; 0x305c <CLCD_voidGoToXY>
    CLCD_voidWriteNumber(timer_counter);
    356e:	80 91 8a 03 	lds	r24, 0x038A
    3572:	90 91 8b 03 	lds	r25, 0x038B
    3576:	aa 27       	eor	r26, r26
    3578:	97 fd       	sbrc	r25, 7
    357a:	a0 95       	com	r26
    357c:	ba 2f       	mov	r27, r26
    357e:	bc 01       	movw	r22, r24
    3580:	cd 01       	movw	r24, r26
    3582:	0e 94 25 04 	call	0x84a	; 0x84a <__floatsisf>
    3586:	dc 01       	movw	r26, r24
    3588:	cb 01       	movw	r24, r22
    358a:	bc 01       	movw	r22, r24
    358c:	cd 01       	movw	r24, r26
    358e:	0e 94 4c 18 	call	0x3098	; 0x3098 <CLCD_voidWriteNumber>
    CLCD_voidGoToXY(1, 0);
    3592:	81 e0       	ldi	r24, 0x01	; 1
    3594:	60 e0       	ldi	r22, 0x00	; 0
    3596:	0e 94 2e 18 	call	0x305c	; 0x305c <CLCD_voidGoToXY>
    CLCD_voidWriteNumber(TrafficStack.Size);
    359a:	80 91 90 03 	lds	r24, 0x0390
    359e:	90 91 91 03 	lds	r25, 0x0391
    35a2:	a0 91 92 03 	lds	r26, 0x0392
    35a6:	b0 91 93 03 	lds	r27, 0x0393
    35aa:	bc 01       	movw	r22, r24
    35ac:	cd 01       	movw	r24, r26
    35ae:	0e 94 d7 04 	call	0x9ae	; 0x9ae <__floatunsisf>
    35b2:	dc 01       	movw	r26, r24
    35b4:	cb 01       	movw	r24, r22
    35b6:	bc 01       	movw	r22, r24
    35b8:	cd 01       	movw	r24, r26
    35ba:	0e 94 4c 18 	call	0x3098	; 0x3098 <CLCD_voidWriteNumber>
}
    35be:	cf 91       	pop	r28
    35c0:	df 91       	pop	r29
    35c2:	08 95       	ret

000035c4 <Fixed_FromFloat>:
#include "../inc/FixedPoint_interface.h"

fixed16_t static Fixed_FromFloat(float value)
{
    35c4:	df 93       	push	r29
    35c6:	cf 93       	push	r28
    35c8:	00 d0       	rcall	.+0      	; 0x35ca <Fixed_FromFloat+0x6>
    35ca:	00 d0       	rcall	.+0      	; 0x35cc <Fixed_FromFloat+0x8>
    35cc:	cd b7       	in	r28, 0x3d	; 61
    35ce:	de b7       	in	r29, 0x3e	; 62
    35d0:	69 83       	std	Y+1, r22	; 0x01
    35d2:	7a 83       	std	Y+2, r23	; 0x02
    35d4:	8b 83       	std	Y+3, r24	; 0x03
    35d6:	9c 83       	std	Y+4, r25	; 0x04
	return FLOAT_TO_FIXP(value);
    35d8:	69 81       	ldd	r22, Y+1	; 0x01
    35da:	7a 81       	ldd	r23, Y+2	; 0x02
    35dc:	8b 81       	ldd	r24, Y+3	; 0x03
    35de:	9c 81       	ldd	r25, Y+4	; 0x04
    35e0:	20 e0       	ldi	r18, 0x00	; 0
    35e2:	30 e0       	ldi	r19, 0x00	; 0
    35e4:	40 e8       	ldi	r20, 0x80	; 128
    35e6:	53 e4       	ldi	r21, 0x43	; 67
    35e8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    35ec:	dc 01       	movw	r26, r24
    35ee:	cb 01       	movw	r24, r22
    35f0:	bc 01       	movw	r22, r24
    35f2:	cd 01       	movw	r24, r26
    35f4:	20 e0       	ldi	r18, 0x00	; 0
    35f6:	30 e0       	ldi	r19, 0x00	; 0
    35f8:	40 e0       	ldi	r20, 0x00	; 0
    35fa:	5f e3       	ldi	r21, 0x3F	; 63
    35fc:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <__addsf3>
    3600:	dc 01       	movw	r26, r24
    3602:	cb 01       	movw	r24, r22
    3604:	bc 01       	movw	r22, r24
    3606:	cd 01       	movw	r24, r26
    3608:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    360c:	dc 01       	movw	r26, r24
    360e:	cb 01       	movw	r24, r22
}
    3610:	0f 90       	pop	r0
    3612:	0f 90       	pop	r0
    3614:	0f 90       	pop	r0
    3616:	0f 90       	pop	r0
    3618:	cf 91       	pop	r28
    361a:	df 91       	pop	r29
    361c:	08 95       	ret

0000361e <Fixed_FromInt>:
fixed16_t static Fixed_FromInt(uint8 integer)
{
    361e:	df 93       	push	r29
    3620:	cf 93       	push	r28
    3622:	0f 92       	push	r0
    3624:	cd b7       	in	r28, 0x3d	; 61
    3626:	de b7       	in	r29, 0x3e	; 62
    3628:	89 83       	std	Y+1, r24	; 0x01
	 return INT_TO_FIXP(integer);
    362a:	89 81       	ldd	r24, Y+1	; 0x01
    362c:	88 2f       	mov	r24, r24
    362e:	90 e0       	ldi	r25, 0x00	; 0
    3630:	98 2f       	mov	r25, r24
    3632:	88 27       	eor	r24, r24
}
    3634:	0f 90       	pop	r0
    3636:	cf 91       	pop	r28
    3638:	df 91       	pop	r29
    363a:	08 95       	ret

0000363c <Fixed_ToInt>:

uint32 static Fixed_ToInt(fixed16_t fixed)
{
    363c:	df 93       	push	r29
    363e:	cf 93       	push	r28
    3640:	00 d0       	rcall	.+0      	; 0x3642 <Fixed_ToInt+0x6>
    3642:	cd b7       	in	r28, 0x3d	; 61
    3644:	de b7       	in	r29, 0x3e	; 62
    3646:	9a 83       	std	Y+2, r25	; 0x02
    3648:	89 83       	std	Y+1, r24	; 0x01
	return (fixed>>FixedPoint_SHIFT);
    364a:	89 81       	ldd	r24, Y+1	; 0x01
    364c:	9a 81       	ldd	r25, Y+2	; 0x02
    364e:	89 2f       	mov	r24, r25
    3650:	99 27       	eor	r25, r25
    3652:	cc 01       	movw	r24, r24
    3654:	a0 e0       	ldi	r26, 0x00	; 0
    3656:	b0 e0       	ldi	r27, 0x00	; 0
}
    3658:	bc 01       	movw	r22, r24
    365a:	cd 01       	movw	r24, r26
    365c:	0f 90       	pop	r0
    365e:	0f 90       	pop	r0
    3660:	cf 91       	pop	r28
    3662:	df 91       	pop	r29
    3664:	08 95       	ret

00003666 <Fixed_ToFloat>:
float static Fixed_ToFloat(fixed16_t fixed)
{
    3666:	ef 92       	push	r14
    3668:	ff 92       	push	r15
    366a:	0f 93       	push	r16
    366c:	1f 93       	push	r17
    366e:	df 93       	push	r29
    3670:	cf 93       	push	r28
    3672:	cd b7       	in	r28, 0x3d	; 61
    3674:	de b7       	in	r29, 0x3e	; 62
    3676:	2c 97       	sbiw	r28, 0x0c	; 12
    3678:	0f b6       	in	r0, 0x3f	; 63
    367a:	f8 94       	cli
    367c:	de bf       	out	0x3e, r29	; 62
    367e:	0f be       	out	0x3f, r0	; 63
    3680:	cd bf       	out	0x3d, r28	; 61
    3682:	9c 87       	std	Y+12, r25	; 0x0c
    3684:	8b 87       	std	Y+11, r24	; 0x0b
	float Ret_Value=0;
    3686:	80 e0       	ldi	r24, 0x00	; 0
    3688:	90 e0       	ldi	r25, 0x00	; 0
    368a:	a0 e0       	ldi	r26, 0x00	; 0
    368c:	b0 e0       	ldi	r27, 0x00	; 0
    368e:	8f 83       	std	Y+7, r24	; 0x07
    3690:	98 87       	std	Y+8, r25	; 0x08
    3692:	a9 87       	std	Y+9, r26	; 0x09
    3694:	ba 87       	std	Y+10, r27	; 0x0a
	uint32 Fraction=0;
    3696:	1b 82       	std	Y+3, r1	; 0x03
    3698:	1c 82       	std	Y+4, r1	; 0x04
    369a:	1d 82       	std	Y+5, r1	; 0x05
    369c:	1e 82       	std	Y+6, r1	; 0x06
	uint16 Local_Variable=(fixed>>FixedPoint_SHIFT);
    369e:	8b 85       	ldd	r24, Y+11	; 0x0b
    36a0:	9c 85       	ldd	r25, Y+12	; 0x0c
    36a2:	89 2f       	mov	r24, r25
    36a4:	99 27       	eor	r25, r25
    36a6:	9a 83       	std	Y+2, r25	; 0x02
    36a8:	89 83       	std	Y+1, r24	; 0x01
	Fraction=(((fixed & 0x0000ffff)*100/(FixedPoint_SCALE)));
    36aa:	2b 85       	ldd	r18, Y+11	; 0x0b
    36ac:	3c 85       	ldd	r19, Y+12	; 0x0c
    36ae:	84 e6       	ldi	r24, 0x64	; 100
    36b0:	90 e0       	ldi	r25, 0x00	; 0
    36b2:	ac 01       	movw	r20, r24
    36b4:	24 9f       	mul	r18, r20
    36b6:	c0 01       	movw	r24, r0
    36b8:	25 9f       	mul	r18, r21
    36ba:	90 0d       	add	r25, r0
    36bc:	34 9f       	mul	r19, r20
    36be:	90 0d       	add	r25, r0
    36c0:	11 24       	eor	r1, r1
    36c2:	89 2f       	mov	r24, r25
    36c4:	99 27       	eor	r25, r25
    36c6:	cc 01       	movw	r24, r24
    36c8:	a0 e0       	ldi	r26, 0x00	; 0
    36ca:	b0 e0       	ldi	r27, 0x00	; 0
    36cc:	8b 83       	std	Y+3, r24	; 0x03
    36ce:	9c 83       	std	Y+4, r25	; 0x04
    36d0:	ad 83       	std	Y+5, r26	; 0x05
    36d2:	be 83       	std	Y+6, r27	; 0x06
	Ret_Value=((float)Local_Variable+((float)Fraction+1.0)/100.0);
    36d4:	89 81       	ldd	r24, Y+1	; 0x01
    36d6:	9a 81       	ldd	r25, Y+2	; 0x02
    36d8:	cc 01       	movw	r24, r24
    36da:	a0 e0       	ldi	r26, 0x00	; 0
    36dc:	b0 e0       	ldi	r27, 0x00	; 0
    36de:	bc 01       	movw	r22, r24
    36e0:	cd 01       	movw	r24, r26
    36e2:	0e 94 d7 04 	call	0x9ae	; 0x9ae <__floatunsisf>
    36e6:	7b 01       	movw	r14, r22
    36e8:	8c 01       	movw	r16, r24
    36ea:	6b 81       	ldd	r22, Y+3	; 0x03
    36ec:	7c 81       	ldd	r23, Y+4	; 0x04
    36ee:	8d 81       	ldd	r24, Y+5	; 0x05
    36f0:	9e 81       	ldd	r25, Y+6	; 0x06
    36f2:	0e 94 d7 04 	call	0x9ae	; 0x9ae <__floatunsisf>
    36f6:	dc 01       	movw	r26, r24
    36f8:	cb 01       	movw	r24, r22
    36fa:	bc 01       	movw	r22, r24
    36fc:	cd 01       	movw	r24, r26
    36fe:	20 e0       	ldi	r18, 0x00	; 0
    3700:	30 e0       	ldi	r19, 0x00	; 0
    3702:	40 e8       	ldi	r20, 0x80	; 128
    3704:	5f e3       	ldi	r21, 0x3F	; 63
    3706:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <__addsf3>
    370a:	dc 01       	movw	r26, r24
    370c:	cb 01       	movw	r24, r22
    370e:	bc 01       	movw	r22, r24
    3710:	cd 01       	movw	r24, r26
    3712:	20 e0       	ldi	r18, 0x00	; 0
    3714:	30 e0       	ldi	r19, 0x00	; 0
    3716:	48 ec       	ldi	r20, 0xC8	; 200
    3718:	52 e4       	ldi	r21, 0x42	; 66
    371a:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    371e:	dc 01       	movw	r26, r24
    3720:	cb 01       	movw	r24, r22
    3722:	9c 01       	movw	r18, r24
    3724:	ad 01       	movw	r20, r26
    3726:	c8 01       	movw	r24, r16
    3728:	b7 01       	movw	r22, r14
    372a:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <__addsf3>
    372e:	dc 01       	movw	r26, r24
    3730:	cb 01       	movw	r24, r22
    3732:	8f 83       	std	Y+7, r24	; 0x07
    3734:	98 87       	std	Y+8, r25	; 0x08
    3736:	a9 87       	std	Y+9, r26	; 0x09
    3738:	ba 87       	std	Y+10, r27	; 0x0a
	return (Ret_Value);
    373a:	8f 81       	ldd	r24, Y+7	; 0x07
    373c:	98 85       	ldd	r25, Y+8	; 0x08
    373e:	a9 85       	ldd	r26, Y+9	; 0x09
    3740:	ba 85       	ldd	r27, Y+10	; 0x0a
}
    3742:	bc 01       	movw	r22, r24
    3744:	cd 01       	movw	r24, r26
    3746:	2c 96       	adiw	r28, 0x0c	; 12
    3748:	0f b6       	in	r0, 0x3f	; 63
    374a:	f8 94       	cli
    374c:	de bf       	out	0x3e, r29	; 62
    374e:	0f be       	out	0x3f, r0	; 63
    3750:	cd bf       	out	0x3d, r28	; 61
    3752:	cf 91       	pop	r28
    3754:	df 91       	pop	r29
    3756:	1f 91       	pop	r17
    3758:	0f 91       	pop	r16
    375a:	ff 90       	pop	r15
    375c:	ef 90       	pop	r14
    375e:	08 95       	ret

00003760 <Fixed_Add>:


fixed16_t Fixed_Add(float a, float b)
{
    3760:	df 93       	push	r29
    3762:	cf 93       	push	r28
    3764:	cd b7       	in	r28, 0x3d	; 61
    3766:	de b7       	in	r29, 0x3e	; 62
    3768:	2c 97       	sbiw	r28, 0x0c	; 12
    376a:	0f b6       	in	r0, 0x3f	; 63
    376c:	f8 94       	cli
    376e:	de bf       	out	0x3e, r29	; 62
    3770:	0f be       	out	0x3f, r0	; 63
    3772:	cd bf       	out	0x3d, r28	; 61
    3774:	6d 83       	std	Y+5, r22	; 0x05
    3776:	7e 83       	std	Y+6, r23	; 0x06
    3778:	8f 83       	std	Y+7, r24	; 0x07
    377a:	98 87       	std	Y+8, r25	; 0x08
    377c:	29 87       	std	Y+9, r18	; 0x09
    377e:	3a 87       	std	Y+10, r19	; 0x0a
    3780:	4b 87       	std	Y+11, r20	; 0x0b
    3782:	5c 87       	std	Y+12, r21	; 0x0c
	fixed16_t Val1=0;
    3784:	1c 82       	std	Y+4, r1	; 0x04
    3786:	1b 82       	std	Y+3, r1	; 0x03
	fixed16_t Val2=0;
    3788:	1a 82       	std	Y+2, r1	; 0x02
    378a:	19 82       	std	Y+1, r1	; 0x01
	Val1=Fixed_FromFloat(a);
    378c:	8d 81       	ldd	r24, Y+5	; 0x05
    378e:	9e 81       	ldd	r25, Y+6	; 0x06
    3790:	af 81       	ldd	r26, Y+7	; 0x07
    3792:	b8 85       	ldd	r27, Y+8	; 0x08
    3794:	bc 01       	movw	r22, r24
    3796:	cd 01       	movw	r24, r26
    3798:	0e 94 e2 1a 	call	0x35c4	; 0x35c4 <Fixed_FromFloat>
    379c:	9c 83       	std	Y+4, r25	; 0x04
    379e:	8b 83       	std	Y+3, r24	; 0x03
	Val2=Fixed_FromFloat(b);
    37a0:	89 85       	ldd	r24, Y+9	; 0x09
    37a2:	9a 85       	ldd	r25, Y+10	; 0x0a
    37a4:	ab 85       	ldd	r26, Y+11	; 0x0b
    37a6:	bc 85       	ldd	r27, Y+12	; 0x0c
    37a8:	bc 01       	movw	r22, r24
    37aa:	cd 01       	movw	r24, r26
    37ac:	0e 94 e2 1a 	call	0x35c4	; 0x35c4 <Fixed_FromFloat>
    37b0:	9a 83       	std	Y+2, r25	; 0x02
    37b2:	89 83       	std	Y+1, r24	; 0x01

	return (Val1+Val2);
    37b4:	2b 81       	ldd	r18, Y+3	; 0x03
    37b6:	3c 81       	ldd	r19, Y+4	; 0x04
    37b8:	89 81       	ldd	r24, Y+1	; 0x01
    37ba:	9a 81       	ldd	r25, Y+2	; 0x02
    37bc:	82 0f       	add	r24, r18
    37be:	93 1f       	adc	r25, r19
}
    37c0:	2c 96       	adiw	r28, 0x0c	; 12
    37c2:	0f b6       	in	r0, 0x3f	; 63
    37c4:	f8 94       	cli
    37c6:	de bf       	out	0x3e, r29	; 62
    37c8:	0f be       	out	0x3f, r0	; 63
    37ca:	cd bf       	out	0x3d, r28	; 61
    37cc:	cf 91       	pop	r28
    37ce:	df 91       	pop	r29
    37d0:	08 95       	ret

000037d2 <Fixed_Sub>:

fixed16_t Fixed_Sub(float a, float b)
{
    37d2:	df 93       	push	r29
    37d4:	cf 93       	push	r28
    37d6:	cd b7       	in	r28, 0x3d	; 61
    37d8:	de b7       	in	r29, 0x3e	; 62
    37da:	2c 97       	sbiw	r28, 0x0c	; 12
    37dc:	0f b6       	in	r0, 0x3f	; 63
    37de:	f8 94       	cli
    37e0:	de bf       	out	0x3e, r29	; 62
    37e2:	0f be       	out	0x3f, r0	; 63
    37e4:	cd bf       	out	0x3d, r28	; 61
    37e6:	6d 83       	std	Y+5, r22	; 0x05
    37e8:	7e 83       	std	Y+6, r23	; 0x06
    37ea:	8f 83       	std	Y+7, r24	; 0x07
    37ec:	98 87       	std	Y+8, r25	; 0x08
    37ee:	29 87       	std	Y+9, r18	; 0x09
    37f0:	3a 87       	std	Y+10, r19	; 0x0a
    37f2:	4b 87       	std	Y+11, r20	; 0x0b
    37f4:	5c 87       	std	Y+12, r21	; 0x0c
	fixed16_t Val1=0;
    37f6:	1c 82       	std	Y+4, r1	; 0x04
    37f8:	1b 82       	std	Y+3, r1	; 0x03
	fixed16_t Val2=0;
    37fa:	1a 82       	std	Y+2, r1	; 0x02
    37fc:	19 82       	std	Y+1, r1	; 0x01
	Val1=Fixed_FromFloat(a);
    37fe:	8d 81       	ldd	r24, Y+5	; 0x05
    3800:	9e 81       	ldd	r25, Y+6	; 0x06
    3802:	af 81       	ldd	r26, Y+7	; 0x07
    3804:	b8 85       	ldd	r27, Y+8	; 0x08
    3806:	bc 01       	movw	r22, r24
    3808:	cd 01       	movw	r24, r26
    380a:	0e 94 e2 1a 	call	0x35c4	; 0x35c4 <Fixed_FromFloat>
    380e:	9c 83       	std	Y+4, r25	; 0x04
    3810:	8b 83       	std	Y+3, r24	; 0x03
	Val2=Fixed_FromFloat(b);
    3812:	89 85       	ldd	r24, Y+9	; 0x09
    3814:	9a 85       	ldd	r25, Y+10	; 0x0a
    3816:	ab 85       	ldd	r26, Y+11	; 0x0b
    3818:	bc 85       	ldd	r27, Y+12	; 0x0c
    381a:	bc 01       	movw	r22, r24
    381c:	cd 01       	movw	r24, r26
    381e:	0e 94 e2 1a 	call	0x35c4	; 0x35c4 <Fixed_FromFloat>
    3822:	9a 83       	std	Y+2, r25	; 0x02
    3824:	89 83       	std	Y+1, r24	; 0x01

	return (Val1-Val2);
    3826:	2b 81       	ldd	r18, Y+3	; 0x03
    3828:	3c 81       	ldd	r19, Y+4	; 0x04
    382a:	89 81       	ldd	r24, Y+1	; 0x01
    382c:	9a 81       	ldd	r25, Y+2	; 0x02
    382e:	a9 01       	movw	r20, r18
    3830:	48 1b       	sub	r20, r24
    3832:	59 0b       	sbc	r21, r25
    3834:	ca 01       	movw	r24, r20


}
    3836:	2c 96       	adiw	r28, 0x0c	; 12
    3838:	0f b6       	in	r0, 0x3f	; 63
    383a:	f8 94       	cli
    383c:	de bf       	out	0x3e, r29	; 62
    383e:	0f be       	out	0x3f, r0	; 63
    3840:	cd bf       	out	0x3d, r28	; 61
    3842:	cf 91       	pop	r28
    3844:	df 91       	pop	r29
    3846:	08 95       	ret

00003848 <Fixed_Mul>:

fixed16_t Fixed_Mul(float a, float b)
{
    3848:	ef 92       	push	r14
    384a:	ff 92       	push	r15
    384c:	0f 93       	push	r16
    384e:	1f 93       	push	r17
    3850:	df 93       	push	r29
    3852:	cf 93       	push	r28
    3854:	cd b7       	in	r28, 0x3d	; 61
    3856:	de b7       	in	r29, 0x3e	; 62
    3858:	60 97       	sbiw	r28, 0x10	; 16
    385a:	0f b6       	in	r0, 0x3f	; 63
    385c:	f8 94       	cli
    385e:	de bf       	out	0x3e, r29	; 62
    3860:	0f be       	out	0x3f, r0	; 63
    3862:	cd bf       	out	0x3d, r28	; 61
    3864:	69 87       	std	Y+9, r22	; 0x09
    3866:	7a 87       	std	Y+10, r23	; 0x0a
    3868:	8b 87       	std	Y+11, r24	; 0x0b
    386a:	9c 87       	std	Y+12, r25	; 0x0c
    386c:	2d 87       	std	Y+13, r18	; 0x0d
    386e:	3e 87       	std	Y+14, r19	; 0x0e
    3870:	4f 87       	std	Y+15, r20	; 0x0f
    3872:	58 8b       	std	Y+16, r21	; 0x10
	fixed16_t Val1=0;
    3874:	18 86       	std	Y+8, r1	; 0x08
    3876:	1f 82       	std	Y+7, r1	; 0x07
	fixed16_t Val2=0;
    3878:	1e 82       	std	Y+6, r1	; 0x06
    387a:	1d 82       	std	Y+5, r1	; 0x05
	uint32 Result=0;
    387c:	19 82       	std	Y+1, r1	; 0x01
    387e:	1a 82       	std	Y+2, r1	; 0x02
    3880:	1b 82       	std	Y+3, r1	; 0x03
    3882:	1c 82       	std	Y+4, r1	; 0x04
	Val1=Fixed_FromFloat(a);
    3884:	89 85       	ldd	r24, Y+9	; 0x09
    3886:	9a 85       	ldd	r25, Y+10	; 0x0a
    3888:	ab 85       	ldd	r26, Y+11	; 0x0b
    388a:	bc 85       	ldd	r27, Y+12	; 0x0c
    388c:	bc 01       	movw	r22, r24
    388e:	cd 01       	movw	r24, r26
    3890:	0e 94 e2 1a 	call	0x35c4	; 0x35c4 <Fixed_FromFloat>
    3894:	98 87       	std	Y+8, r25	; 0x08
    3896:	8f 83       	std	Y+7, r24	; 0x07
	Val2=Fixed_FromFloat(b);
    3898:	8d 85       	ldd	r24, Y+13	; 0x0d
    389a:	9e 85       	ldd	r25, Y+14	; 0x0e
    389c:	af 85       	ldd	r26, Y+15	; 0x0f
    389e:	b8 89       	ldd	r27, Y+16	; 0x10
    38a0:	bc 01       	movw	r22, r24
    38a2:	cd 01       	movw	r24, r26
    38a4:	0e 94 e2 1a 	call	0x35c4	; 0x35c4 <Fixed_FromFloat>
    38a8:	9e 83       	std	Y+6, r25	; 0x06
    38aa:	8d 83       	std	Y+5, r24	; 0x05
	Result= MULT_FIXED(Val1,Val2);
    38ac:	8f 81       	ldd	r24, Y+7	; 0x07
    38ae:	98 85       	ldd	r25, Y+8	; 0x08
    38b0:	7c 01       	movw	r14, r24
    38b2:	00 e0       	ldi	r16, 0x00	; 0
    38b4:	10 e0       	ldi	r17, 0x00	; 0
    38b6:	8d 81       	ldd	r24, Y+5	; 0x05
    38b8:	9e 81       	ldd	r25, Y+6	; 0x06
    38ba:	9c 01       	movw	r18, r24
    38bc:	40 e0       	ldi	r20, 0x00	; 0
    38be:	50 e0       	ldi	r21, 0x00	; 0
    38c0:	c8 01       	movw	r24, r16
    38c2:	b7 01       	movw	r22, r14
    38c4:	0e 94 bf 1c 	call	0x397e	; 0x397e <__mulsi3>
    38c8:	dc 01       	movw	r26, r24
    38ca:	cb 01       	movw	r24, r22
    38cc:	89 2f       	mov	r24, r25
    38ce:	9a 2f       	mov	r25, r26
    38d0:	ab 2f       	mov	r26, r27
    38d2:	bb 27       	eor	r27, r27
    38d4:	cc 01       	movw	r24, r24
    38d6:	a0 e0       	ldi	r26, 0x00	; 0
    38d8:	b0 e0       	ldi	r27, 0x00	; 0
    38da:	89 83       	std	Y+1, r24	; 0x01
    38dc:	9a 83       	std	Y+2, r25	; 0x02
    38de:	ab 83       	std	Y+3, r26	; 0x03
    38e0:	bc 83       	std	Y+4, r27	; 0x04
return (Result);
    38e2:	89 81       	ldd	r24, Y+1	; 0x01
    38e4:	9a 81       	ldd	r25, Y+2	; 0x02
}
    38e6:	60 96       	adiw	r28, 0x10	; 16
    38e8:	0f b6       	in	r0, 0x3f	; 63
    38ea:	f8 94       	cli
    38ec:	de bf       	out	0x3e, r29	; 62
    38ee:	0f be       	out	0x3f, r0	; 63
    38f0:	cd bf       	out	0x3d, r28	; 61
    38f2:	cf 91       	pop	r28
    38f4:	df 91       	pop	r29
    38f6:	1f 91       	pop	r17
    38f8:	0f 91       	pop	r16
    38fa:	ff 90       	pop	r15
    38fc:	ef 90       	pop	r14
    38fe:	08 95       	ret

00003900 <Fixed_Div>:

fixed16_t Fixed_Div(float a, float b)
{
    3900:	df 93       	push	r29
    3902:	cf 93       	push	r28
    3904:	cd b7       	in	r28, 0x3d	; 61
    3906:	de b7       	in	r29, 0x3e	; 62
    3908:	2a 97       	sbiw	r28, 0x0a	; 10
    390a:	0f b6       	in	r0, 0x3f	; 63
    390c:	f8 94       	cli
    390e:	de bf       	out	0x3e, r29	; 62
    3910:	0f be       	out	0x3f, r0	; 63
    3912:	cd bf       	out	0x3d, r28	; 61
    3914:	69 83       	std	Y+1, r22	; 0x01
    3916:	7a 83       	std	Y+2, r23	; 0x02
    3918:	8b 83       	std	Y+3, r24	; 0x03
    391a:	9c 83       	std	Y+4, r25	; 0x04
    391c:	2d 83       	std	Y+5, r18	; 0x05
    391e:	3e 83       	std	Y+6, r19	; 0x06
    3920:	4f 83       	std	Y+7, r20	; 0x07
    3922:	58 87       	std	Y+8, r21	; 0x08


}
    3924:	2a 96       	adiw	r28, 0x0a	; 10
    3926:	0f b6       	in	r0, 0x3f	; 63
    3928:	f8 94       	cli
    392a:	de bf       	out	0x3e, r29	; 62
    392c:	0f be       	out	0x3f, r0	; 63
    392e:	cd bf       	out	0x3d, r28	; 61
    3930:	cf 91       	pop	r28
    3932:	df 91       	pop	r29
    3934:	08 95       	ret

00003936 <main>:
#include "PORT/inc/PORT_interface.h"
#include "LCD_OLED/inc/OLED.h"
#include "DIO/inc/DIO_interface.h"
#include "Power_Management/inc/PwrMng.h"
int main(void)
{
    3936:	df 93       	push	r29
    3938:	cf 93       	push	r28
    393a:	00 d0       	rcall	.+0      	; 0x393c <main+0x6>
    393c:	cd b7       	in	r28, 0x3d	; 61
    393e:	de b7       	in	r29, 0x3e	; 62
	int a7a=0;
    3940:	1a 82       	std	Y+2, r1	; 0x02
    3942:	19 82       	std	Y+1, r1	; 0x01
    PORT_voidInit();
    3944:	0e 94 23 0d 	call	0x1a46	; 0x1a46 <PORT_voidInit>
    SSD1306_Init(); // Initialize the OLED display
    3948:	0e 94 be 14 	call	0x297c	; 0x297c <SSD1306_Init>
    SSD1306_ClearDisplay(); // Clear the screen
    394c:	0e 94 4a 15 	call	0x2a94	; 0x2a94 <SSD1306_ClearDisplay>
    // Display the number 12345 on page 0, column 0

     SSD1306_DisplayString("ESMAIL A7A QASSEM!!", 0, 0);
    3950:	83 e8       	ldi	r24, 0x83	; 131
    3952:	90 e0       	ldi	r25, 0x00	; 0
    3954:	60 e0       	ldi	r22, 0x00	; 0
    3956:	40 e0       	ldi	r20, 0x00	; 0
    3958:	0e 94 5e 16 	call	0x2cbc	; 0x2cbc <SSD1306_DisplayString>

     Sleep_Mode();
    395c:	0e 94 b3 14 	call	0x2966	; 0x2966 <Sleep_Mode>

      while (1)
      {
    	  SSD1306_DisplayNumber(*((volatile uint8*)0x55), 5, 5);
    3960:	e5 e5       	ldi	r30, 0x55	; 85
    3962:	f0 e0       	ldi	r31, 0x00	; 0
    3964:	80 81       	ld	r24, Z
    3966:	88 2f       	mov	r24, r24
    3968:	90 e0       	ldi	r25, 0x00	; 0
    396a:	65 e0       	ldi	r22, 0x05	; 5
    396c:	45 e0       	ldi	r20, 0x05	; 5
    396e:	0e 94 93 15 	call	0x2b26	; 0x2b26 <SSD1306_DisplayNumber>
    	  a7a++;
    3972:	89 81       	ldd	r24, Y+1	; 0x01
    3974:	9a 81       	ldd	r25, Y+2	; 0x02
    3976:	01 96       	adiw	r24, 0x01	; 1
    3978:	9a 83       	std	Y+2, r25	; 0x02
    397a:	89 83       	std	Y+1, r24	; 0x01
    397c:	f1 cf       	rjmp	.-30     	; 0x3960 <main+0x2a>

0000397e <__mulsi3>:
    397e:	62 9f       	mul	r22, r18
    3980:	d0 01       	movw	r26, r0
    3982:	73 9f       	mul	r23, r19
    3984:	f0 01       	movw	r30, r0
    3986:	82 9f       	mul	r24, r18
    3988:	e0 0d       	add	r30, r0
    398a:	f1 1d       	adc	r31, r1
    398c:	64 9f       	mul	r22, r20
    398e:	e0 0d       	add	r30, r0
    3990:	f1 1d       	adc	r31, r1
    3992:	92 9f       	mul	r25, r18
    3994:	f0 0d       	add	r31, r0
    3996:	83 9f       	mul	r24, r19
    3998:	f0 0d       	add	r31, r0
    399a:	74 9f       	mul	r23, r20
    399c:	f0 0d       	add	r31, r0
    399e:	65 9f       	mul	r22, r21
    39a0:	f0 0d       	add	r31, r0
    39a2:	99 27       	eor	r25, r25
    39a4:	72 9f       	mul	r23, r18
    39a6:	b0 0d       	add	r27, r0
    39a8:	e1 1d       	adc	r30, r1
    39aa:	f9 1f       	adc	r31, r25
    39ac:	63 9f       	mul	r22, r19
    39ae:	b0 0d       	add	r27, r0
    39b0:	e1 1d       	adc	r30, r1
    39b2:	f9 1f       	adc	r31, r25
    39b4:	bd 01       	movw	r22, r26
    39b6:	cf 01       	movw	r24, r30
    39b8:	11 24       	eor	r1, r1
    39ba:	08 95       	ret

000039bc <__udivmodhi4>:
    39bc:	aa 1b       	sub	r26, r26
    39be:	bb 1b       	sub	r27, r27
    39c0:	51 e1       	ldi	r21, 0x11	; 17
    39c2:	07 c0       	rjmp	.+14     	; 0x39d2 <__udivmodhi4_ep>

000039c4 <__udivmodhi4_loop>:
    39c4:	aa 1f       	adc	r26, r26
    39c6:	bb 1f       	adc	r27, r27
    39c8:	a6 17       	cp	r26, r22
    39ca:	b7 07       	cpc	r27, r23
    39cc:	10 f0       	brcs	.+4      	; 0x39d2 <__udivmodhi4_ep>
    39ce:	a6 1b       	sub	r26, r22
    39d0:	b7 0b       	sbc	r27, r23

000039d2 <__udivmodhi4_ep>:
    39d2:	88 1f       	adc	r24, r24
    39d4:	99 1f       	adc	r25, r25
    39d6:	5a 95       	dec	r21
    39d8:	a9 f7       	brne	.-22     	; 0x39c4 <__udivmodhi4_loop>
    39da:	80 95       	com	r24
    39dc:	90 95       	com	r25
    39de:	bc 01       	movw	r22, r24
    39e0:	cd 01       	movw	r24, r26
    39e2:	08 95       	ret

000039e4 <__divmodsi4>:
    39e4:	97 fb       	bst	r25, 7
    39e6:	09 2e       	mov	r0, r25
    39e8:	05 26       	eor	r0, r21
    39ea:	0e d0       	rcall	.+28     	; 0x3a08 <__divmodsi4_neg1>
    39ec:	57 fd       	sbrc	r21, 7
    39ee:	04 d0       	rcall	.+8      	; 0x39f8 <__divmodsi4_neg2>
    39f0:	14 d0       	rcall	.+40     	; 0x3a1a <__udivmodsi4>
    39f2:	0a d0       	rcall	.+20     	; 0x3a08 <__divmodsi4_neg1>
    39f4:	00 1c       	adc	r0, r0
    39f6:	38 f4       	brcc	.+14     	; 0x3a06 <__divmodsi4_exit>

000039f8 <__divmodsi4_neg2>:
    39f8:	50 95       	com	r21
    39fa:	40 95       	com	r20
    39fc:	30 95       	com	r19
    39fe:	21 95       	neg	r18
    3a00:	3f 4f       	sbci	r19, 0xFF	; 255
    3a02:	4f 4f       	sbci	r20, 0xFF	; 255
    3a04:	5f 4f       	sbci	r21, 0xFF	; 255

00003a06 <__divmodsi4_exit>:
    3a06:	08 95       	ret

00003a08 <__divmodsi4_neg1>:
    3a08:	f6 f7       	brtc	.-4      	; 0x3a06 <__divmodsi4_exit>
    3a0a:	90 95       	com	r25
    3a0c:	80 95       	com	r24
    3a0e:	70 95       	com	r23
    3a10:	61 95       	neg	r22
    3a12:	7f 4f       	sbci	r23, 0xFF	; 255
    3a14:	8f 4f       	sbci	r24, 0xFF	; 255
    3a16:	9f 4f       	sbci	r25, 0xFF	; 255
    3a18:	08 95       	ret

00003a1a <__udivmodsi4>:
    3a1a:	a1 e2       	ldi	r26, 0x21	; 33
    3a1c:	1a 2e       	mov	r1, r26
    3a1e:	aa 1b       	sub	r26, r26
    3a20:	bb 1b       	sub	r27, r27
    3a22:	fd 01       	movw	r30, r26
    3a24:	0d c0       	rjmp	.+26     	; 0x3a40 <__udivmodsi4_ep>

00003a26 <__udivmodsi4_loop>:
    3a26:	aa 1f       	adc	r26, r26
    3a28:	bb 1f       	adc	r27, r27
    3a2a:	ee 1f       	adc	r30, r30
    3a2c:	ff 1f       	adc	r31, r31
    3a2e:	a2 17       	cp	r26, r18
    3a30:	b3 07       	cpc	r27, r19
    3a32:	e4 07       	cpc	r30, r20
    3a34:	f5 07       	cpc	r31, r21
    3a36:	20 f0       	brcs	.+8      	; 0x3a40 <__udivmodsi4_ep>
    3a38:	a2 1b       	sub	r26, r18
    3a3a:	b3 0b       	sbc	r27, r19
    3a3c:	e4 0b       	sbc	r30, r20
    3a3e:	f5 0b       	sbc	r31, r21

00003a40 <__udivmodsi4_ep>:
    3a40:	66 1f       	adc	r22, r22
    3a42:	77 1f       	adc	r23, r23
    3a44:	88 1f       	adc	r24, r24
    3a46:	99 1f       	adc	r25, r25
    3a48:	1a 94       	dec	r1
    3a4a:	69 f7       	brne	.-38     	; 0x3a26 <__udivmodsi4_loop>
    3a4c:	60 95       	com	r22
    3a4e:	70 95       	com	r23
    3a50:	80 95       	com	r24
    3a52:	90 95       	com	r25
    3a54:	9b 01       	movw	r18, r22
    3a56:	ac 01       	movw	r20, r24
    3a58:	bd 01       	movw	r22, r26
    3a5a:	cf 01       	movw	r24, r30
    3a5c:	08 95       	ret

00003a5e <__prologue_saves__>:
    3a5e:	2f 92       	push	r2
    3a60:	3f 92       	push	r3
    3a62:	4f 92       	push	r4
    3a64:	5f 92       	push	r5
    3a66:	6f 92       	push	r6
    3a68:	7f 92       	push	r7
    3a6a:	8f 92       	push	r8
    3a6c:	9f 92       	push	r9
    3a6e:	af 92       	push	r10
    3a70:	bf 92       	push	r11
    3a72:	cf 92       	push	r12
    3a74:	df 92       	push	r13
    3a76:	ef 92       	push	r14
    3a78:	ff 92       	push	r15
    3a7a:	0f 93       	push	r16
    3a7c:	1f 93       	push	r17
    3a7e:	cf 93       	push	r28
    3a80:	df 93       	push	r29
    3a82:	cd b7       	in	r28, 0x3d	; 61
    3a84:	de b7       	in	r29, 0x3e	; 62
    3a86:	ca 1b       	sub	r28, r26
    3a88:	db 0b       	sbc	r29, r27
    3a8a:	0f b6       	in	r0, 0x3f	; 63
    3a8c:	f8 94       	cli
    3a8e:	de bf       	out	0x3e, r29	; 62
    3a90:	0f be       	out	0x3f, r0	; 63
    3a92:	cd bf       	out	0x3d, r28	; 61
    3a94:	09 94       	ijmp

00003a96 <__epilogue_restores__>:
    3a96:	2a 88       	ldd	r2, Y+18	; 0x12
    3a98:	39 88       	ldd	r3, Y+17	; 0x11
    3a9a:	48 88       	ldd	r4, Y+16	; 0x10
    3a9c:	5f 84       	ldd	r5, Y+15	; 0x0f
    3a9e:	6e 84       	ldd	r6, Y+14	; 0x0e
    3aa0:	7d 84       	ldd	r7, Y+13	; 0x0d
    3aa2:	8c 84       	ldd	r8, Y+12	; 0x0c
    3aa4:	9b 84       	ldd	r9, Y+11	; 0x0b
    3aa6:	aa 84       	ldd	r10, Y+10	; 0x0a
    3aa8:	b9 84       	ldd	r11, Y+9	; 0x09
    3aaa:	c8 84       	ldd	r12, Y+8	; 0x08
    3aac:	df 80       	ldd	r13, Y+7	; 0x07
    3aae:	ee 80       	ldd	r14, Y+6	; 0x06
    3ab0:	fd 80       	ldd	r15, Y+5	; 0x05
    3ab2:	0c 81       	ldd	r16, Y+4	; 0x04
    3ab4:	1b 81       	ldd	r17, Y+3	; 0x03
    3ab6:	aa 81       	ldd	r26, Y+2	; 0x02
    3ab8:	b9 81       	ldd	r27, Y+1	; 0x01
    3aba:	ce 0f       	add	r28, r30
    3abc:	d1 1d       	adc	r29, r1
    3abe:	0f b6       	in	r0, 0x3f	; 63
    3ac0:	f8 94       	cli
    3ac2:	de bf       	out	0x3e, r29	; 62
    3ac4:	0f be       	out	0x3f, r0	; 63
    3ac6:	cd bf       	out	0x3d, r28	; 61
    3ac8:	ed 01       	movw	r28, r26
    3aca:	08 95       	ret

00003acc <malloc>:
    3acc:	cf 93       	push	r28
    3ace:	df 93       	push	r29
    3ad0:	bc 01       	movw	r22, r24
    3ad2:	82 30       	cpi	r24, 0x02	; 2
    3ad4:	91 05       	cpc	r25, r1
    3ad6:	10 f4       	brcc	.+4      	; 0x3adc <malloc+0x10>
    3ad8:	62 e0       	ldi	r22, 0x02	; 2
    3ada:	70 e0       	ldi	r23, 0x00	; 0
    3adc:	a0 91 96 03 	lds	r26, 0x0396
    3ae0:	b0 91 97 03 	lds	r27, 0x0397
    3ae4:	ed 01       	movw	r28, r26
    3ae6:	e0 e0       	ldi	r30, 0x00	; 0
    3ae8:	f0 e0       	ldi	r31, 0x00	; 0
    3aea:	40 e0       	ldi	r20, 0x00	; 0
    3aec:	50 e0       	ldi	r21, 0x00	; 0
    3aee:	21 c0       	rjmp	.+66     	; 0x3b32 <malloc+0x66>
    3af0:	88 81       	ld	r24, Y
    3af2:	99 81       	ldd	r25, Y+1	; 0x01
    3af4:	86 17       	cp	r24, r22
    3af6:	97 07       	cpc	r25, r23
    3af8:	69 f4       	brne	.+26     	; 0x3b14 <malloc+0x48>
    3afa:	8a 81       	ldd	r24, Y+2	; 0x02
    3afc:	9b 81       	ldd	r25, Y+3	; 0x03
    3afe:	30 97       	sbiw	r30, 0x00	; 0
    3b00:	19 f0       	breq	.+6      	; 0x3b08 <malloc+0x3c>
    3b02:	93 83       	std	Z+3, r25	; 0x03
    3b04:	82 83       	std	Z+2, r24	; 0x02
    3b06:	04 c0       	rjmp	.+8      	; 0x3b10 <malloc+0x44>
    3b08:	90 93 97 03 	sts	0x0397, r25
    3b0c:	80 93 96 03 	sts	0x0396, r24
    3b10:	fe 01       	movw	r30, r28
    3b12:	34 c0       	rjmp	.+104    	; 0x3b7c <malloc+0xb0>
    3b14:	68 17       	cp	r22, r24
    3b16:	79 07       	cpc	r23, r25
    3b18:	38 f4       	brcc	.+14     	; 0x3b28 <malloc+0x5c>
    3b1a:	41 15       	cp	r20, r1
    3b1c:	51 05       	cpc	r21, r1
    3b1e:	19 f0       	breq	.+6      	; 0x3b26 <malloc+0x5a>
    3b20:	84 17       	cp	r24, r20
    3b22:	95 07       	cpc	r25, r21
    3b24:	08 f4       	brcc	.+2      	; 0x3b28 <malloc+0x5c>
    3b26:	ac 01       	movw	r20, r24
    3b28:	fe 01       	movw	r30, r28
    3b2a:	8a 81       	ldd	r24, Y+2	; 0x02
    3b2c:	9b 81       	ldd	r25, Y+3	; 0x03
    3b2e:	9c 01       	movw	r18, r24
    3b30:	e9 01       	movw	r28, r18
    3b32:	20 97       	sbiw	r28, 0x00	; 0
    3b34:	e9 f6       	brne	.-70     	; 0x3af0 <malloc+0x24>
    3b36:	41 15       	cp	r20, r1
    3b38:	51 05       	cpc	r21, r1
    3b3a:	a9 f1       	breq	.+106    	; 0x3ba6 <malloc+0xda>
    3b3c:	ca 01       	movw	r24, r20
    3b3e:	86 1b       	sub	r24, r22
    3b40:	97 0b       	sbc	r25, r23
    3b42:	04 97       	sbiw	r24, 0x04	; 4
    3b44:	08 f4       	brcc	.+2      	; 0x3b48 <malloc+0x7c>
    3b46:	ba 01       	movw	r22, r20
    3b48:	e0 e0       	ldi	r30, 0x00	; 0
    3b4a:	f0 e0       	ldi	r31, 0x00	; 0
    3b4c:	2a c0       	rjmp	.+84     	; 0x3ba2 <malloc+0xd6>
    3b4e:	8d 91       	ld	r24, X+
    3b50:	9c 91       	ld	r25, X
    3b52:	11 97       	sbiw	r26, 0x01	; 1
    3b54:	84 17       	cp	r24, r20
    3b56:	95 07       	cpc	r25, r21
    3b58:	f9 f4       	brne	.+62     	; 0x3b98 <malloc+0xcc>
    3b5a:	64 17       	cp	r22, r20
    3b5c:	75 07       	cpc	r23, r21
    3b5e:	81 f4       	brne	.+32     	; 0x3b80 <malloc+0xb4>
    3b60:	12 96       	adiw	r26, 0x02	; 2
    3b62:	8d 91       	ld	r24, X+
    3b64:	9c 91       	ld	r25, X
    3b66:	13 97       	sbiw	r26, 0x03	; 3
    3b68:	30 97       	sbiw	r30, 0x00	; 0
    3b6a:	19 f0       	breq	.+6      	; 0x3b72 <malloc+0xa6>
    3b6c:	93 83       	std	Z+3, r25	; 0x03
    3b6e:	82 83       	std	Z+2, r24	; 0x02
    3b70:	04 c0       	rjmp	.+8      	; 0x3b7a <malloc+0xae>
    3b72:	90 93 97 03 	sts	0x0397, r25
    3b76:	80 93 96 03 	sts	0x0396, r24
    3b7a:	fd 01       	movw	r30, r26
    3b7c:	32 96       	adiw	r30, 0x02	; 2
    3b7e:	4f c0       	rjmp	.+158    	; 0x3c1e <malloc+0x152>
    3b80:	ca 01       	movw	r24, r20
    3b82:	86 1b       	sub	r24, r22
    3b84:	97 0b       	sbc	r25, r23
    3b86:	fd 01       	movw	r30, r26
    3b88:	e8 0f       	add	r30, r24
    3b8a:	f9 1f       	adc	r31, r25
    3b8c:	61 93       	st	Z+, r22
    3b8e:	71 93       	st	Z+, r23
    3b90:	02 97       	sbiw	r24, 0x02	; 2
    3b92:	8d 93       	st	X+, r24
    3b94:	9c 93       	st	X, r25
    3b96:	43 c0       	rjmp	.+134    	; 0x3c1e <malloc+0x152>
    3b98:	fd 01       	movw	r30, r26
    3b9a:	82 81       	ldd	r24, Z+2	; 0x02
    3b9c:	93 81       	ldd	r25, Z+3	; 0x03
    3b9e:	9c 01       	movw	r18, r24
    3ba0:	d9 01       	movw	r26, r18
    3ba2:	10 97       	sbiw	r26, 0x00	; 0
    3ba4:	a1 f6       	brne	.-88     	; 0x3b4e <malloc+0x82>
    3ba6:	80 91 94 03 	lds	r24, 0x0394
    3baa:	90 91 95 03 	lds	r25, 0x0395
    3bae:	89 2b       	or	r24, r25
    3bb0:	41 f4       	brne	.+16     	; 0x3bc2 <malloc+0xf6>
    3bb2:	80 91 a1 01 	lds	r24, 0x01A1
    3bb6:	90 91 a2 01 	lds	r25, 0x01A2
    3bba:	90 93 95 03 	sts	0x0395, r25
    3bbe:	80 93 94 03 	sts	0x0394, r24
    3bc2:	40 91 a3 01 	lds	r20, 0x01A3
    3bc6:	50 91 a4 01 	lds	r21, 0x01A4
    3bca:	41 15       	cp	r20, r1
    3bcc:	51 05       	cpc	r21, r1
    3bce:	41 f4       	brne	.+16     	; 0x3be0 <malloc+0x114>
    3bd0:	4d b7       	in	r20, 0x3d	; 61
    3bd2:	5e b7       	in	r21, 0x3e	; 62
    3bd4:	80 91 9f 01 	lds	r24, 0x019F
    3bd8:	90 91 a0 01 	lds	r25, 0x01A0
    3bdc:	48 1b       	sub	r20, r24
    3bde:	59 0b       	sbc	r21, r25
    3be0:	20 91 94 03 	lds	r18, 0x0394
    3be4:	30 91 95 03 	lds	r19, 0x0395
    3be8:	24 17       	cp	r18, r20
    3bea:	35 07       	cpc	r19, r21
    3bec:	b0 f4       	brcc	.+44     	; 0x3c1a <malloc+0x14e>
    3bee:	ca 01       	movw	r24, r20
    3bf0:	82 1b       	sub	r24, r18
    3bf2:	93 0b       	sbc	r25, r19
    3bf4:	86 17       	cp	r24, r22
    3bf6:	97 07       	cpc	r25, r23
    3bf8:	80 f0       	brcs	.+32     	; 0x3c1a <malloc+0x14e>
    3bfa:	ab 01       	movw	r20, r22
    3bfc:	4e 5f       	subi	r20, 0xFE	; 254
    3bfe:	5f 4f       	sbci	r21, 0xFF	; 255
    3c00:	84 17       	cp	r24, r20
    3c02:	95 07       	cpc	r25, r21
    3c04:	50 f0       	brcs	.+20     	; 0x3c1a <malloc+0x14e>
    3c06:	42 0f       	add	r20, r18
    3c08:	53 1f       	adc	r21, r19
    3c0a:	50 93 95 03 	sts	0x0395, r21
    3c0e:	40 93 94 03 	sts	0x0394, r20
    3c12:	f9 01       	movw	r30, r18
    3c14:	61 93       	st	Z+, r22
    3c16:	71 93       	st	Z+, r23
    3c18:	02 c0       	rjmp	.+4      	; 0x3c1e <malloc+0x152>
    3c1a:	e0 e0       	ldi	r30, 0x00	; 0
    3c1c:	f0 e0       	ldi	r31, 0x00	; 0
    3c1e:	cf 01       	movw	r24, r30
    3c20:	df 91       	pop	r29
    3c22:	cf 91       	pop	r28
    3c24:	08 95       	ret

00003c26 <free>:
    3c26:	cf 93       	push	r28
    3c28:	df 93       	push	r29
    3c2a:	00 97       	sbiw	r24, 0x00	; 0
    3c2c:	09 f4       	brne	.+2      	; 0x3c30 <free+0xa>
    3c2e:	50 c0       	rjmp	.+160    	; 0x3cd0 <free+0xaa>
    3c30:	ec 01       	movw	r28, r24
    3c32:	22 97       	sbiw	r28, 0x02	; 2
    3c34:	1b 82       	std	Y+3, r1	; 0x03
    3c36:	1a 82       	std	Y+2, r1	; 0x02
    3c38:	a0 91 96 03 	lds	r26, 0x0396
    3c3c:	b0 91 97 03 	lds	r27, 0x0397
    3c40:	10 97       	sbiw	r26, 0x00	; 0
    3c42:	09 f1       	breq	.+66     	; 0x3c86 <free+0x60>
    3c44:	40 e0       	ldi	r20, 0x00	; 0
    3c46:	50 e0       	ldi	r21, 0x00	; 0
    3c48:	ac 17       	cp	r26, r28
    3c4a:	bd 07       	cpc	r27, r29
    3c4c:	08 f1       	brcs	.+66     	; 0x3c90 <free+0x6a>
    3c4e:	bb 83       	std	Y+3, r27	; 0x03
    3c50:	aa 83       	std	Y+2, r26	; 0x02
    3c52:	fe 01       	movw	r30, r28
    3c54:	21 91       	ld	r18, Z+
    3c56:	31 91       	ld	r19, Z+
    3c58:	e2 0f       	add	r30, r18
    3c5a:	f3 1f       	adc	r31, r19
    3c5c:	ae 17       	cp	r26, r30
    3c5e:	bf 07       	cpc	r27, r31
    3c60:	79 f4       	brne	.+30     	; 0x3c80 <free+0x5a>
    3c62:	8d 91       	ld	r24, X+
    3c64:	9c 91       	ld	r25, X
    3c66:	11 97       	sbiw	r26, 0x01	; 1
    3c68:	28 0f       	add	r18, r24
    3c6a:	39 1f       	adc	r19, r25
    3c6c:	2e 5f       	subi	r18, 0xFE	; 254
    3c6e:	3f 4f       	sbci	r19, 0xFF	; 255
    3c70:	39 83       	std	Y+1, r19	; 0x01
    3c72:	28 83       	st	Y, r18
    3c74:	12 96       	adiw	r26, 0x02	; 2
    3c76:	8d 91       	ld	r24, X+
    3c78:	9c 91       	ld	r25, X
    3c7a:	13 97       	sbiw	r26, 0x03	; 3
    3c7c:	9b 83       	std	Y+3, r25	; 0x03
    3c7e:	8a 83       	std	Y+2, r24	; 0x02
    3c80:	41 15       	cp	r20, r1
    3c82:	51 05       	cpc	r21, r1
    3c84:	71 f4       	brne	.+28     	; 0x3ca2 <free+0x7c>
    3c86:	d0 93 97 03 	sts	0x0397, r29
    3c8a:	c0 93 96 03 	sts	0x0396, r28
    3c8e:	20 c0       	rjmp	.+64     	; 0x3cd0 <free+0xaa>
    3c90:	12 96       	adiw	r26, 0x02	; 2
    3c92:	8d 91       	ld	r24, X+
    3c94:	9c 91       	ld	r25, X
    3c96:	13 97       	sbiw	r26, 0x03	; 3
    3c98:	ad 01       	movw	r20, r26
    3c9a:	00 97       	sbiw	r24, 0x00	; 0
    3c9c:	11 f0       	breq	.+4      	; 0x3ca2 <free+0x7c>
    3c9e:	dc 01       	movw	r26, r24
    3ca0:	d3 cf       	rjmp	.-90     	; 0x3c48 <free+0x22>
    3ca2:	fa 01       	movw	r30, r20
    3ca4:	d3 83       	std	Z+3, r29	; 0x03
    3ca6:	c2 83       	std	Z+2, r28	; 0x02
    3ca8:	21 91       	ld	r18, Z+
    3caa:	31 91       	ld	r19, Z+
    3cac:	e2 0f       	add	r30, r18
    3cae:	f3 1f       	adc	r31, r19
    3cb0:	ce 17       	cp	r28, r30
    3cb2:	df 07       	cpc	r29, r31
    3cb4:	69 f4       	brne	.+26     	; 0x3cd0 <free+0xaa>
    3cb6:	88 81       	ld	r24, Y
    3cb8:	99 81       	ldd	r25, Y+1	; 0x01
    3cba:	28 0f       	add	r18, r24
    3cbc:	39 1f       	adc	r19, r25
    3cbe:	2e 5f       	subi	r18, 0xFE	; 254
    3cc0:	3f 4f       	sbci	r19, 0xFF	; 255
    3cc2:	fa 01       	movw	r30, r20
    3cc4:	31 83       	std	Z+1, r19	; 0x01
    3cc6:	20 83       	st	Z, r18
    3cc8:	8a 81       	ldd	r24, Y+2	; 0x02
    3cca:	9b 81       	ldd	r25, Y+3	; 0x03
    3ccc:	93 83       	std	Z+3, r25	; 0x03
    3cce:	82 83       	std	Z+2, r24	; 0x02
    3cd0:	df 91       	pop	r29
    3cd2:	cf 91       	pop	r28
    3cd4:	08 95       	ret

00003cd6 <printf>:
    3cd6:	a0 e0       	ldi	r26, 0x00	; 0
    3cd8:	b0 e0       	ldi	r27, 0x00	; 0
    3cda:	e1 e7       	ldi	r30, 0x71	; 113
    3cdc:	fe e1       	ldi	r31, 0x1E	; 30
    3cde:	0c 94 3f 1d 	jmp	0x3a7e	; 0x3a7e <__prologue_saves__+0x20>
    3ce2:	fe 01       	movw	r30, r28
    3ce4:	35 96       	adiw	r30, 0x05	; 5
    3ce6:	61 91       	ld	r22, Z+
    3ce8:	71 91       	ld	r23, Z+
    3cea:	80 91 9a 03 	lds	r24, 0x039A
    3cee:	90 91 9b 03 	lds	r25, 0x039B
    3cf2:	af 01       	movw	r20, r30
    3cf4:	0e 94 b1 1e 	call	0x3d62	; 0x3d62 <vfprintf>
    3cf8:	20 96       	adiw	r28, 0x00	; 0
    3cfa:	e2 e0       	ldi	r30, 0x02	; 2
    3cfc:	0c 94 5b 1d 	jmp	0x3ab6	; 0x3ab6 <__epilogue_restores__+0x20>

00003d00 <snprintf>:
    3d00:	ae e0       	ldi	r26, 0x0E	; 14
    3d02:	b0 e0       	ldi	r27, 0x00	; 0
    3d04:	e6 e8       	ldi	r30, 0x86	; 134
    3d06:	fe e1       	ldi	r31, 0x1E	; 30
    3d08:	0c 94 3d 1d 	jmp	0x3a7a	; 0x3a7a <__prologue_saves__+0x1c>
    3d0c:	0d 89       	ldd	r16, Y+21	; 0x15
    3d0e:	1e 89       	ldd	r17, Y+22	; 0x16
    3d10:	8f 89       	ldd	r24, Y+23	; 0x17
    3d12:	98 8d       	ldd	r25, Y+24	; 0x18
    3d14:	97 ff       	sbrs	r25, 7
    3d16:	02 c0       	rjmp	.+4      	; 0x3d1c <snprintf+0x1c>
    3d18:	80 e0       	ldi	r24, 0x00	; 0
    3d1a:	90 e8       	ldi	r25, 0x80	; 128
    3d1c:	01 97       	sbiw	r24, 0x01	; 1
    3d1e:	9e 83       	std	Y+6, r25	; 0x06
    3d20:	8d 83       	std	Y+5, r24	; 0x05
    3d22:	1a 83       	std	Y+2, r17	; 0x02
    3d24:	09 83       	std	Y+1, r16	; 0x01
    3d26:	86 e0       	ldi	r24, 0x06	; 6
    3d28:	8c 83       	std	Y+4, r24	; 0x04
    3d2a:	9e 01       	movw	r18, r28
    3d2c:	25 5e       	subi	r18, 0xE5	; 229
    3d2e:	3f 4f       	sbci	r19, 0xFF	; 255
    3d30:	ce 01       	movw	r24, r28
    3d32:	01 96       	adiw	r24, 0x01	; 1
    3d34:	69 8d       	ldd	r22, Y+25	; 0x19
    3d36:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3d38:	a9 01       	movw	r20, r18
    3d3a:	0e 94 b1 1e 	call	0x3d62	; 0x3d62 <vfprintf>
    3d3e:	4d 81       	ldd	r20, Y+5	; 0x05
    3d40:	5e 81       	ldd	r21, Y+6	; 0x06
    3d42:	57 fd       	sbrc	r21, 7
    3d44:	0a c0       	rjmp	.+20     	; 0x3d5a <snprintf+0x5a>
    3d46:	2f 81       	ldd	r18, Y+7	; 0x07
    3d48:	38 85       	ldd	r19, Y+8	; 0x08
    3d4a:	42 17       	cp	r20, r18
    3d4c:	53 07       	cpc	r21, r19
    3d4e:	0c f4       	brge	.+2      	; 0x3d52 <snprintf+0x52>
    3d50:	9a 01       	movw	r18, r20
    3d52:	02 0f       	add	r16, r18
    3d54:	13 1f       	adc	r17, r19
    3d56:	f8 01       	movw	r30, r16
    3d58:	10 82       	st	Z, r1
    3d5a:	2e 96       	adiw	r28, 0x0e	; 14
    3d5c:	e4 e0       	ldi	r30, 0x04	; 4
    3d5e:	0c 94 59 1d 	jmp	0x3ab2	; 0x3ab2 <__epilogue_restores__+0x1c>

00003d62 <vfprintf>:
    3d62:	ab e0       	ldi	r26, 0x0B	; 11
    3d64:	b0 e0       	ldi	r27, 0x00	; 0
    3d66:	e7 eb       	ldi	r30, 0xB7	; 183
    3d68:	fe e1       	ldi	r31, 0x1E	; 30
    3d6a:	0c 94 2f 1d 	jmp	0x3a5e	; 0x3a5e <__prologue_saves__>
    3d6e:	3c 01       	movw	r6, r24
    3d70:	2b 01       	movw	r4, r22
    3d72:	5a 01       	movw	r10, r20
    3d74:	fc 01       	movw	r30, r24
    3d76:	17 82       	std	Z+7, r1	; 0x07
    3d78:	16 82       	std	Z+6, r1	; 0x06
    3d7a:	83 81       	ldd	r24, Z+3	; 0x03
    3d7c:	81 fd       	sbrc	r24, 1
    3d7e:	03 c0       	rjmp	.+6      	; 0x3d86 <vfprintf+0x24>
    3d80:	6f ef       	ldi	r22, 0xFF	; 255
    3d82:	7f ef       	ldi	r23, 0xFF	; 255
    3d84:	c6 c1       	rjmp	.+908    	; 0x4112 <vfprintf+0x3b0>
    3d86:	9a e0       	ldi	r25, 0x0A	; 10
    3d88:	89 2e       	mov	r8, r25
    3d8a:	1e 01       	movw	r2, r28
    3d8c:	08 94       	sec
    3d8e:	21 1c       	adc	r2, r1
    3d90:	31 1c       	adc	r3, r1
    3d92:	f3 01       	movw	r30, r6
    3d94:	23 81       	ldd	r18, Z+3	; 0x03
    3d96:	f2 01       	movw	r30, r4
    3d98:	23 fd       	sbrc	r18, 3
    3d9a:	85 91       	lpm	r24, Z+
    3d9c:	23 ff       	sbrs	r18, 3
    3d9e:	81 91       	ld	r24, Z+
    3da0:	2f 01       	movw	r4, r30
    3da2:	88 23       	and	r24, r24
    3da4:	09 f4       	brne	.+2      	; 0x3da8 <vfprintf+0x46>
    3da6:	b2 c1       	rjmp	.+868    	; 0x410c <vfprintf+0x3aa>
    3da8:	85 32       	cpi	r24, 0x25	; 37
    3daa:	39 f4       	brne	.+14     	; 0x3dba <vfprintf+0x58>
    3dac:	23 fd       	sbrc	r18, 3
    3dae:	85 91       	lpm	r24, Z+
    3db0:	23 ff       	sbrs	r18, 3
    3db2:	81 91       	ld	r24, Z+
    3db4:	2f 01       	movw	r4, r30
    3db6:	85 32       	cpi	r24, 0x25	; 37
    3db8:	29 f4       	brne	.+10     	; 0x3dc4 <vfprintf+0x62>
    3dba:	90 e0       	ldi	r25, 0x00	; 0
    3dbc:	b3 01       	movw	r22, r6
    3dbe:	0e 94 a4 20 	call	0x4148	; 0x4148 <fputc>
    3dc2:	e7 cf       	rjmp	.-50     	; 0x3d92 <vfprintf+0x30>
    3dc4:	98 2f       	mov	r25, r24
    3dc6:	ff 24       	eor	r15, r15
    3dc8:	ee 24       	eor	r14, r14
    3dca:	99 24       	eor	r9, r9
    3dcc:	ff e1       	ldi	r31, 0x1F	; 31
    3dce:	ff 15       	cp	r31, r15
    3dd0:	d0 f0       	brcs	.+52     	; 0x3e06 <vfprintf+0xa4>
    3dd2:	9b 32       	cpi	r25, 0x2B	; 43
    3dd4:	69 f0       	breq	.+26     	; 0x3df0 <vfprintf+0x8e>
    3dd6:	9c 32       	cpi	r25, 0x2C	; 44
    3dd8:	28 f4       	brcc	.+10     	; 0x3de4 <vfprintf+0x82>
    3dda:	90 32       	cpi	r25, 0x20	; 32
    3ddc:	59 f0       	breq	.+22     	; 0x3df4 <vfprintf+0x92>
    3dde:	93 32       	cpi	r25, 0x23	; 35
    3de0:	91 f4       	brne	.+36     	; 0x3e06 <vfprintf+0xa4>
    3de2:	0e c0       	rjmp	.+28     	; 0x3e00 <vfprintf+0x9e>
    3de4:	9d 32       	cpi	r25, 0x2D	; 45
    3de6:	49 f0       	breq	.+18     	; 0x3dfa <vfprintf+0x98>
    3de8:	90 33       	cpi	r25, 0x30	; 48
    3dea:	69 f4       	brne	.+26     	; 0x3e06 <vfprintf+0xa4>
    3dec:	41 e0       	ldi	r20, 0x01	; 1
    3dee:	24 c0       	rjmp	.+72     	; 0x3e38 <vfprintf+0xd6>
    3df0:	52 e0       	ldi	r21, 0x02	; 2
    3df2:	f5 2a       	or	r15, r21
    3df4:	84 e0       	ldi	r24, 0x04	; 4
    3df6:	f8 2a       	or	r15, r24
    3df8:	28 c0       	rjmp	.+80     	; 0x3e4a <vfprintf+0xe8>
    3dfa:	98 e0       	ldi	r25, 0x08	; 8
    3dfc:	f9 2a       	or	r15, r25
    3dfe:	25 c0       	rjmp	.+74     	; 0x3e4a <vfprintf+0xe8>
    3e00:	e0 e1       	ldi	r30, 0x10	; 16
    3e02:	fe 2a       	or	r15, r30
    3e04:	22 c0       	rjmp	.+68     	; 0x3e4a <vfprintf+0xe8>
    3e06:	f7 fc       	sbrc	r15, 7
    3e08:	29 c0       	rjmp	.+82     	; 0x3e5c <vfprintf+0xfa>
    3e0a:	89 2f       	mov	r24, r25
    3e0c:	80 53       	subi	r24, 0x30	; 48
    3e0e:	8a 30       	cpi	r24, 0x0A	; 10
    3e10:	70 f4       	brcc	.+28     	; 0x3e2e <vfprintf+0xcc>
    3e12:	f6 fe       	sbrs	r15, 6
    3e14:	05 c0       	rjmp	.+10     	; 0x3e20 <vfprintf+0xbe>
    3e16:	98 9c       	mul	r9, r8
    3e18:	90 2c       	mov	r9, r0
    3e1a:	11 24       	eor	r1, r1
    3e1c:	98 0e       	add	r9, r24
    3e1e:	15 c0       	rjmp	.+42     	; 0x3e4a <vfprintf+0xe8>
    3e20:	e8 9c       	mul	r14, r8
    3e22:	e0 2c       	mov	r14, r0
    3e24:	11 24       	eor	r1, r1
    3e26:	e8 0e       	add	r14, r24
    3e28:	f0 e2       	ldi	r31, 0x20	; 32
    3e2a:	ff 2a       	or	r15, r31
    3e2c:	0e c0       	rjmp	.+28     	; 0x3e4a <vfprintf+0xe8>
    3e2e:	9e 32       	cpi	r25, 0x2E	; 46
    3e30:	29 f4       	brne	.+10     	; 0x3e3c <vfprintf+0xda>
    3e32:	f6 fc       	sbrc	r15, 6
    3e34:	6b c1       	rjmp	.+726    	; 0x410c <vfprintf+0x3aa>
    3e36:	40 e4       	ldi	r20, 0x40	; 64
    3e38:	f4 2a       	or	r15, r20
    3e3a:	07 c0       	rjmp	.+14     	; 0x3e4a <vfprintf+0xe8>
    3e3c:	9c 36       	cpi	r25, 0x6C	; 108
    3e3e:	19 f4       	brne	.+6      	; 0x3e46 <vfprintf+0xe4>
    3e40:	50 e8       	ldi	r21, 0x80	; 128
    3e42:	f5 2a       	or	r15, r21
    3e44:	02 c0       	rjmp	.+4      	; 0x3e4a <vfprintf+0xe8>
    3e46:	98 36       	cpi	r25, 0x68	; 104
    3e48:	49 f4       	brne	.+18     	; 0x3e5c <vfprintf+0xfa>
    3e4a:	f2 01       	movw	r30, r4
    3e4c:	23 fd       	sbrc	r18, 3
    3e4e:	95 91       	lpm	r25, Z+
    3e50:	23 ff       	sbrs	r18, 3
    3e52:	91 91       	ld	r25, Z+
    3e54:	2f 01       	movw	r4, r30
    3e56:	99 23       	and	r25, r25
    3e58:	09 f0       	breq	.+2      	; 0x3e5c <vfprintf+0xfa>
    3e5a:	b8 cf       	rjmp	.-144    	; 0x3dcc <vfprintf+0x6a>
    3e5c:	89 2f       	mov	r24, r25
    3e5e:	85 54       	subi	r24, 0x45	; 69
    3e60:	83 30       	cpi	r24, 0x03	; 3
    3e62:	18 f0       	brcs	.+6      	; 0x3e6a <vfprintf+0x108>
    3e64:	80 52       	subi	r24, 0x20	; 32
    3e66:	83 30       	cpi	r24, 0x03	; 3
    3e68:	38 f4       	brcc	.+14     	; 0x3e78 <vfprintf+0x116>
    3e6a:	44 e0       	ldi	r20, 0x04	; 4
    3e6c:	50 e0       	ldi	r21, 0x00	; 0
    3e6e:	a4 0e       	add	r10, r20
    3e70:	b5 1e       	adc	r11, r21
    3e72:	5f e3       	ldi	r21, 0x3F	; 63
    3e74:	59 83       	std	Y+1, r21	; 0x01
    3e76:	0f c0       	rjmp	.+30     	; 0x3e96 <vfprintf+0x134>
    3e78:	93 36       	cpi	r25, 0x63	; 99
    3e7a:	31 f0       	breq	.+12     	; 0x3e88 <vfprintf+0x126>
    3e7c:	93 37       	cpi	r25, 0x73	; 115
    3e7e:	79 f0       	breq	.+30     	; 0x3e9e <vfprintf+0x13c>
    3e80:	93 35       	cpi	r25, 0x53	; 83
    3e82:	09 f0       	breq	.+2      	; 0x3e86 <vfprintf+0x124>
    3e84:	56 c0       	rjmp	.+172    	; 0x3f32 <vfprintf+0x1d0>
    3e86:	20 c0       	rjmp	.+64     	; 0x3ec8 <vfprintf+0x166>
    3e88:	f5 01       	movw	r30, r10
    3e8a:	80 81       	ld	r24, Z
    3e8c:	89 83       	std	Y+1, r24	; 0x01
    3e8e:	42 e0       	ldi	r20, 0x02	; 2
    3e90:	50 e0       	ldi	r21, 0x00	; 0
    3e92:	a4 0e       	add	r10, r20
    3e94:	b5 1e       	adc	r11, r21
    3e96:	61 01       	movw	r12, r2
    3e98:	01 e0       	ldi	r16, 0x01	; 1
    3e9a:	10 e0       	ldi	r17, 0x00	; 0
    3e9c:	12 c0       	rjmp	.+36     	; 0x3ec2 <vfprintf+0x160>
    3e9e:	f5 01       	movw	r30, r10
    3ea0:	c0 80       	ld	r12, Z
    3ea2:	d1 80       	ldd	r13, Z+1	; 0x01
    3ea4:	f6 fc       	sbrc	r15, 6
    3ea6:	03 c0       	rjmp	.+6      	; 0x3eae <vfprintf+0x14c>
    3ea8:	6f ef       	ldi	r22, 0xFF	; 255
    3eaa:	7f ef       	ldi	r23, 0xFF	; 255
    3eac:	02 c0       	rjmp	.+4      	; 0x3eb2 <vfprintf+0x150>
    3eae:	69 2d       	mov	r22, r9
    3eb0:	70 e0       	ldi	r23, 0x00	; 0
    3eb2:	42 e0       	ldi	r20, 0x02	; 2
    3eb4:	50 e0       	ldi	r21, 0x00	; 0
    3eb6:	a4 0e       	add	r10, r20
    3eb8:	b5 1e       	adc	r11, r21
    3eba:	c6 01       	movw	r24, r12
    3ebc:	0e 94 99 20 	call	0x4132	; 0x4132 <strnlen>
    3ec0:	8c 01       	movw	r16, r24
    3ec2:	5f e7       	ldi	r21, 0x7F	; 127
    3ec4:	f5 22       	and	r15, r21
    3ec6:	14 c0       	rjmp	.+40     	; 0x3ef0 <vfprintf+0x18e>
    3ec8:	f5 01       	movw	r30, r10
    3eca:	c0 80       	ld	r12, Z
    3ecc:	d1 80       	ldd	r13, Z+1	; 0x01
    3ece:	f6 fc       	sbrc	r15, 6
    3ed0:	03 c0       	rjmp	.+6      	; 0x3ed8 <vfprintf+0x176>
    3ed2:	6f ef       	ldi	r22, 0xFF	; 255
    3ed4:	7f ef       	ldi	r23, 0xFF	; 255
    3ed6:	02 c0       	rjmp	.+4      	; 0x3edc <vfprintf+0x17a>
    3ed8:	69 2d       	mov	r22, r9
    3eda:	70 e0       	ldi	r23, 0x00	; 0
    3edc:	42 e0       	ldi	r20, 0x02	; 2
    3ede:	50 e0       	ldi	r21, 0x00	; 0
    3ee0:	a4 0e       	add	r10, r20
    3ee2:	b5 1e       	adc	r11, r21
    3ee4:	c6 01       	movw	r24, r12
    3ee6:	0e 94 8e 20 	call	0x411c	; 0x411c <strnlen_P>
    3eea:	8c 01       	movw	r16, r24
    3eec:	50 e8       	ldi	r21, 0x80	; 128
    3eee:	f5 2a       	or	r15, r21
    3ef0:	f3 fe       	sbrs	r15, 3
    3ef2:	07 c0       	rjmp	.+14     	; 0x3f02 <vfprintf+0x1a0>
    3ef4:	1a c0       	rjmp	.+52     	; 0x3f2a <vfprintf+0x1c8>
    3ef6:	80 e2       	ldi	r24, 0x20	; 32
    3ef8:	90 e0       	ldi	r25, 0x00	; 0
    3efa:	b3 01       	movw	r22, r6
    3efc:	0e 94 a4 20 	call	0x4148	; 0x4148 <fputc>
    3f00:	ea 94       	dec	r14
    3f02:	8e 2d       	mov	r24, r14
    3f04:	90 e0       	ldi	r25, 0x00	; 0
    3f06:	08 17       	cp	r16, r24
    3f08:	19 07       	cpc	r17, r25
    3f0a:	a8 f3       	brcs	.-22     	; 0x3ef6 <vfprintf+0x194>
    3f0c:	0e c0       	rjmp	.+28     	; 0x3f2a <vfprintf+0x1c8>
    3f0e:	f6 01       	movw	r30, r12
    3f10:	f7 fc       	sbrc	r15, 7
    3f12:	85 91       	lpm	r24, Z+
    3f14:	f7 fe       	sbrs	r15, 7
    3f16:	81 91       	ld	r24, Z+
    3f18:	6f 01       	movw	r12, r30
    3f1a:	90 e0       	ldi	r25, 0x00	; 0
    3f1c:	b3 01       	movw	r22, r6
    3f1e:	0e 94 a4 20 	call	0x4148	; 0x4148 <fputc>
    3f22:	e1 10       	cpse	r14, r1
    3f24:	ea 94       	dec	r14
    3f26:	01 50       	subi	r16, 0x01	; 1
    3f28:	10 40       	sbci	r17, 0x00	; 0
    3f2a:	01 15       	cp	r16, r1
    3f2c:	11 05       	cpc	r17, r1
    3f2e:	79 f7       	brne	.-34     	; 0x3f0e <vfprintf+0x1ac>
    3f30:	ea c0       	rjmp	.+468    	; 0x4106 <vfprintf+0x3a4>
    3f32:	94 36       	cpi	r25, 0x64	; 100
    3f34:	11 f0       	breq	.+4      	; 0x3f3a <vfprintf+0x1d8>
    3f36:	99 36       	cpi	r25, 0x69	; 105
    3f38:	69 f5       	brne	.+90     	; 0x3f94 <vfprintf+0x232>
    3f3a:	f7 fe       	sbrs	r15, 7
    3f3c:	08 c0       	rjmp	.+16     	; 0x3f4e <vfprintf+0x1ec>
    3f3e:	f5 01       	movw	r30, r10
    3f40:	20 81       	ld	r18, Z
    3f42:	31 81       	ldd	r19, Z+1	; 0x01
    3f44:	42 81       	ldd	r20, Z+2	; 0x02
    3f46:	53 81       	ldd	r21, Z+3	; 0x03
    3f48:	84 e0       	ldi	r24, 0x04	; 4
    3f4a:	90 e0       	ldi	r25, 0x00	; 0
    3f4c:	0a c0       	rjmp	.+20     	; 0x3f62 <vfprintf+0x200>
    3f4e:	f5 01       	movw	r30, r10
    3f50:	80 81       	ld	r24, Z
    3f52:	91 81       	ldd	r25, Z+1	; 0x01
    3f54:	9c 01       	movw	r18, r24
    3f56:	44 27       	eor	r20, r20
    3f58:	37 fd       	sbrc	r19, 7
    3f5a:	40 95       	com	r20
    3f5c:	54 2f       	mov	r21, r20
    3f5e:	82 e0       	ldi	r24, 0x02	; 2
    3f60:	90 e0       	ldi	r25, 0x00	; 0
    3f62:	a8 0e       	add	r10, r24
    3f64:	b9 1e       	adc	r11, r25
    3f66:	9f e6       	ldi	r25, 0x6F	; 111
    3f68:	f9 22       	and	r15, r25
    3f6a:	57 ff       	sbrs	r21, 7
    3f6c:	09 c0       	rjmp	.+18     	; 0x3f80 <vfprintf+0x21e>
    3f6e:	50 95       	com	r21
    3f70:	40 95       	com	r20
    3f72:	30 95       	com	r19
    3f74:	21 95       	neg	r18
    3f76:	3f 4f       	sbci	r19, 0xFF	; 255
    3f78:	4f 4f       	sbci	r20, 0xFF	; 255
    3f7a:	5f 4f       	sbci	r21, 0xFF	; 255
    3f7c:	e0 e8       	ldi	r30, 0x80	; 128
    3f7e:	fe 2a       	or	r15, r30
    3f80:	ca 01       	movw	r24, r20
    3f82:	b9 01       	movw	r22, r18
    3f84:	a1 01       	movw	r20, r2
    3f86:	2a e0       	ldi	r18, 0x0A	; 10
    3f88:	30 e0       	ldi	r19, 0x00	; 0
    3f8a:	0e 94 d0 20 	call	0x41a0	; 0x41a0 <__ultoa_invert>
    3f8e:	d8 2e       	mov	r13, r24
    3f90:	d2 18       	sub	r13, r2
    3f92:	40 c0       	rjmp	.+128    	; 0x4014 <vfprintf+0x2b2>
    3f94:	95 37       	cpi	r25, 0x75	; 117
    3f96:	29 f4       	brne	.+10     	; 0x3fa2 <vfprintf+0x240>
    3f98:	1f 2d       	mov	r17, r15
    3f9a:	1f 7e       	andi	r17, 0xEF	; 239
    3f9c:	2a e0       	ldi	r18, 0x0A	; 10
    3f9e:	30 e0       	ldi	r19, 0x00	; 0
    3fa0:	1d c0       	rjmp	.+58     	; 0x3fdc <vfprintf+0x27a>
    3fa2:	1f 2d       	mov	r17, r15
    3fa4:	19 7f       	andi	r17, 0xF9	; 249
    3fa6:	9f 36       	cpi	r25, 0x6F	; 111
    3fa8:	61 f0       	breq	.+24     	; 0x3fc2 <vfprintf+0x260>
    3faa:	90 37       	cpi	r25, 0x70	; 112
    3fac:	20 f4       	brcc	.+8      	; 0x3fb6 <vfprintf+0x254>
    3fae:	98 35       	cpi	r25, 0x58	; 88
    3fb0:	09 f0       	breq	.+2      	; 0x3fb4 <vfprintf+0x252>
    3fb2:	ac c0       	rjmp	.+344    	; 0x410c <vfprintf+0x3aa>
    3fb4:	0f c0       	rjmp	.+30     	; 0x3fd4 <vfprintf+0x272>
    3fb6:	90 37       	cpi	r25, 0x70	; 112
    3fb8:	39 f0       	breq	.+14     	; 0x3fc8 <vfprintf+0x266>
    3fba:	98 37       	cpi	r25, 0x78	; 120
    3fbc:	09 f0       	breq	.+2      	; 0x3fc0 <vfprintf+0x25e>
    3fbe:	a6 c0       	rjmp	.+332    	; 0x410c <vfprintf+0x3aa>
    3fc0:	04 c0       	rjmp	.+8      	; 0x3fca <vfprintf+0x268>
    3fc2:	28 e0       	ldi	r18, 0x08	; 8
    3fc4:	30 e0       	ldi	r19, 0x00	; 0
    3fc6:	0a c0       	rjmp	.+20     	; 0x3fdc <vfprintf+0x27a>
    3fc8:	10 61       	ori	r17, 0x10	; 16
    3fca:	14 fd       	sbrc	r17, 4
    3fcc:	14 60       	ori	r17, 0x04	; 4
    3fce:	20 e1       	ldi	r18, 0x10	; 16
    3fd0:	30 e0       	ldi	r19, 0x00	; 0
    3fd2:	04 c0       	rjmp	.+8      	; 0x3fdc <vfprintf+0x27a>
    3fd4:	14 fd       	sbrc	r17, 4
    3fd6:	16 60       	ori	r17, 0x06	; 6
    3fd8:	20 e1       	ldi	r18, 0x10	; 16
    3fda:	32 e0       	ldi	r19, 0x02	; 2
    3fdc:	17 ff       	sbrs	r17, 7
    3fde:	08 c0       	rjmp	.+16     	; 0x3ff0 <vfprintf+0x28e>
    3fe0:	f5 01       	movw	r30, r10
    3fe2:	60 81       	ld	r22, Z
    3fe4:	71 81       	ldd	r23, Z+1	; 0x01
    3fe6:	82 81       	ldd	r24, Z+2	; 0x02
    3fe8:	93 81       	ldd	r25, Z+3	; 0x03
    3fea:	44 e0       	ldi	r20, 0x04	; 4
    3fec:	50 e0       	ldi	r21, 0x00	; 0
    3fee:	08 c0       	rjmp	.+16     	; 0x4000 <vfprintf+0x29e>
    3ff0:	f5 01       	movw	r30, r10
    3ff2:	80 81       	ld	r24, Z
    3ff4:	91 81       	ldd	r25, Z+1	; 0x01
    3ff6:	bc 01       	movw	r22, r24
    3ff8:	80 e0       	ldi	r24, 0x00	; 0
    3ffa:	90 e0       	ldi	r25, 0x00	; 0
    3ffc:	42 e0       	ldi	r20, 0x02	; 2
    3ffe:	50 e0       	ldi	r21, 0x00	; 0
    4000:	a4 0e       	add	r10, r20
    4002:	b5 1e       	adc	r11, r21
    4004:	a1 01       	movw	r20, r2
    4006:	0e 94 d0 20 	call	0x41a0	; 0x41a0 <__ultoa_invert>
    400a:	d8 2e       	mov	r13, r24
    400c:	d2 18       	sub	r13, r2
    400e:	8f e7       	ldi	r24, 0x7F	; 127
    4010:	f8 2e       	mov	r15, r24
    4012:	f1 22       	and	r15, r17
    4014:	f6 fe       	sbrs	r15, 6
    4016:	0b c0       	rjmp	.+22     	; 0x402e <vfprintf+0x2cc>
    4018:	5e ef       	ldi	r21, 0xFE	; 254
    401a:	f5 22       	and	r15, r21
    401c:	d9 14       	cp	r13, r9
    401e:	38 f4       	brcc	.+14     	; 0x402e <vfprintf+0x2cc>
    4020:	f4 fe       	sbrs	r15, 4
    4022:	07 c0       	rjmp	.+14     	; 0x4032 <vfprintf+0x2d0>
    4024:	f2 fc       	sbrc	r15, 2
    4026:	05 c0       	rjmp	.+10     	; 0x4032 <vfprintf+0x2d0>
    4028:	8f ee       	ldi	r24, 0xEF	; 239
    402a:	f8 22       	and	r15, r24
    402c:	02 c0       	rjmp	.+4      	; 0x4032 <vfprintf+0x2d0>
    402e:	1d 2d       	mov	r17, r13
    4030:	01 c0       	rjmp	.+2      	; 0x4034 <vfprintf+0x2d2>
    4032:	19 2d       	mov	r17, r9
    4034:	f4 fe       	sbrs	r15, 4
    4036:	0d c0       	rjmp	.+26     	; 0x4052 <vfprintf+0x2f0>
    4038:	fe 01       	movw	r30, r28
    403a:	ed 0d       	add	r30, r13
    403c:	f1 1d       	adc	r31, r1
    403e:	80 81       	ld	r24, Z
    4040:	80 33       	cpi	r24, 0x30	; 48
    4042:	19 f4       	brne	.+6      	; 0x404a <vfprintf+0x2e8>
    4044:	99 ee       	ldi	r25, 0xE9	; 233
    4046:	f9 22       	and	r15, r25
    4048:	08 c0       	rjmp	.+16     	; 0x405a <vfprintf+0x2f8>
    404a:	1f 5f       	subi	r17, 0xFF	; 255
    404c:	f2 fe       	sbrs	r15, 2
    404e:	05 c0       	rjmp	.+10     	; 0x405a <vfprintf+0x2f8>
    4050:	03 c0       	rjmp	.+6      	; 0x4058 <vfprintf+0x2f6>
    4052:	8f 2d       	mov	r24, r15
    4054:	86 78       	andi	r24, 0x86	; 134
    4056:	09 f0       	breq	.+2      	; 0x405a <vfprintf+0x2f8>
    4058:	1f 5f       	subi	r17, 0xFF	; 255
    405a:	0f 2d       	mov	r16, r15
    405c:	f3 fc       	sbrc	r15, 3
    405e:	14 c0       	rjmp	.+40     	; 0x4088 <vfprintf+0x326>
    4060:	f0 fe       	sbrs	r15, 0
    4062:	0f c0       	rjmp	.+30     	; 0x4082 <vfprintf+0x320>
    4064:	1e 15       	cp	r17, r14
    4066:	10 f0       	brcs	.+4      	; 0x406c <vfprintf+0x30a>
    4068:	9d 2c       	mov	r9, r13
    406a:	0b c0       	rjmp	.+22     	; 0x4082 <vfprintf+0x320>
    406c:	9d 2c       	mov	r9, r13
    406e:	9e 0c       	add	r9, r14
    4070:	91 1a       	sub	r9, r17
    4072:	1e 2d       	mov	r17, r14
    4074:	06 c0       	rjmp	.+12     	; 0x4082 <vfprintf+0x320>
    4076:	80 e2       	ldi	r24, 0x20	; 32
    4078:	90 e0       	ldi	r25, 0x00	; 0
    407a:	b3 01       	movw	r22, r6
    407c:	0e 94 a4 20 	call	0x4148	; 0x4148 <fputc>
    4080:	1f 5f       	subi	r17, 0xFF	; 255
    4082:	1e 15       	cp	r17, r14
    4084:	c0 f3       	brcs	.-16     	; 0x4076 <vfprintf+0x314>
    4086:	04 c0       	rjmp	.+8      	; 0x4090 <vfprintf+0x32e>
    4088:	1e 15       	cp	r17, r14
    408a:	10 f4       	brcc	.+4      	; 0x4090 <vfprintf+0x32e>
    408c:	e1 1a       	sub	r14, r17
    408e:	01 c0       	rjmp	.+2      	; 0x4092 <vfprintf+0x330>
    4090:	ee 24       	eor	r14, r14
    4092:	04 ff       	sbrs	r16, 4
    4094:	0f c0       	rjmp	.+30     	; 0x40b4 <vfprintf+0x352>
    4096:	80 e3       	ldi	r24, 0x30	; 48
    4098:	90 e0       	ldi	r25, 0x00	; 0
    409a:	b3 01       	movw	r22, r6
    409c:	0e 94 a4 20 	call	0x4148	; 0x4148 <fputc>
    40a0:	02 ff       	sbrs	r16, 2
    40a2:	1d c0       	rjmp	.+58     	; 0x40de <vfprintf+0x37c>
    40a4:	01 fd       	sbrc	r16, 1
    40a6:	03 c0       	rjmp	.+6      	; 0x40ae <vfprintf+0x34c>
    40a8:	88 e7       	ldi	r24, 0x78	; 120
    40aa:	90 e0       	ldi	r25, 0x00	; 0
    40ac:	0e c0       	rjmp	.+28     	; 0x40ca <vfprintf+0x368>
    40ae:	88 e5       	ldi	r24, 0x58	; 88
    40b0:	90 e0       	ldi	r25, 0x00	; 0
    40b2:	0b c0       	rjmp	.+22     	; 0x40ca <vfprintf+0x368>
    40b4:	80 2f       	mov	r24, r16
    40b6:	86 78       	andi	r24, 0x86	; 134
    40b8:	91 f0       	breq	.+36     	; 0x40de <vfprintf+0x37c>
    40ba:	01 ff       	sbrs	r16, 1
    40bc:	02 c0       	rjmp	.+4      	; 0x40c2 <vfprintf+0x360>
    40be:	8b e2       	ldi	r24, 0x2B	; 43
    40c0:	01 c0       	rjmp	.+2      	; 0x40c4 <vfprintf+0x362>
    40c2:	80 e2       	ldi	r24, 0x20	; 32
    40c4:	f7 fc       	sbrc	r15, 7
    40c6:	8d e2       	ldi	r24, 0x2D	; 45
    40c8:	90 e0       	ldi	r25, 0x00	; 0
    40ca:	b3 01       	movw	r22, r6
    40cc:	0e 94 a4 20 	call	0x4148	; 0x4148 <fputc>
    40d0:	06 c0       	rjmp	.+12     	; 0x40de <vfprintf+0x37c>
    40d2:	80 e3       	ldi	r24, 0x30	; 48
    40d4:	90 e0       	ldi	r25, 0x00	; 0
    40d6:	b3 01       	movw	r22, r6
    40d8:	0e 94 a4 20 	call	0x4148	; 0x4148 <fputc>
    40dc:	9a 94       	dec	r9
    40de:	d9 14       	cp	r13, r9
    40e0:	c0 f3       	brcs	.-16     	; 0x40d2 <vfprintf+0x370>
    40e2:	da 94       	dec	r13
    40e4:	f1 01       	movw	r30, r2
    40e6:	ed 0d       	add	r30, r13
    40e8:	f1 1d       	adc	r31, r1
    40ea:	80 81       	ld	r24, Z
    40ec:	90 e0       	ldi	r25, 0x00	; 0
    40ee:	b3 01       	movw	r22, r6
    40f0:	0e 94 a4 20 	call	0x4148	; 0x4148 <fputc>
    40f4:	dd 20       	and	r13, r13
    40f6:	a9 f7       	brne	.-22     	; 0x40e2 <vfprintf+0x380>
    40f8:	06 c0       	rjmp	.+12     	; 0x4106 <vfprintf+0x3a4>
    40fa:	80 e2       	ldi	r24, 0x20	; 32
    40fc:	90 e0       	ldi	r25, 0x00	; 0
    40fe:	b3 01       	movw	r22, r6
    4100:	0e 94 a4 20 	call	0x4148	; 0x4148 <fputc>
    4104:	ea 94       	dec	r14
    4106:	ee 20       	and	r14, r14
    4108:	c1 f7       	brne	.-16     	; 0x40fa <vfprintf+0x398>
    410a:	43 ce       	rjmp	.-890    	; 0x3d92 <vfprintf+0x30>
    410c:	f3 01       	movw	r30, r6
    410e:	66 81       	ldd	r22, Z+6	; 0x06
    4110:	77 81       	ldd	r23, Z+7	; 0x07
    4112:	cb 01       	movw	r24, r22
    4114:	2b 96       	adiw	r28, 0x0b	; 11
    4116:	e2 e1       	ldi	r30, 0x12	; 18
    4118:	0c 94 4b 1d 	jmp	0x3a96	; 0x3a96 <__epilogue_restores__>

0000411c <strnlen_P>:
    411c:	fc 01       	movw	r30, r24
    411e:	05 90       	lpm	r0, Z+
    4120:	61 50       	subi	r22, 0x01	; 1
    4122:	70 40       	sbci	r23, 0x00	; 0
    4124:	01 10       	cpse	r0, r1
    4126:	d8 f7       	brcc	.-10     	; 0x411e <strnlen_P+0x2>
    4128:	80 95       	com	r24
    412a:	90 95       	com	r25
    412c:	8e 0f       	add	r24, r30
    412e:	9f 1f       	adc	r25, r31
    4130:	08 95       	ret

00004132 <strnlen>:
    4132:	fc 01       	movw	r30, r24
    4134:	61 50       	subi	r22, 0x01	; 1
    4136:	70 40       	sbci	r23, 0x00	; 0
    4138:	01 90       	ld	r0, Z+
    413a:	01 10       	cpse	r0, r1
    413c:	d8 f7       	brcc	.-10     	; 0x4134 <strnlen+0x2>
    413e:	80 95       	com	r24
    4140:	90 95       	com	r25
    4142:	8e 0f       	add	r24, r30
    4144:	9f 1f       	adc	r25, r31
    4146:	08 95       	ret

00004148 <fputc>:
    4148:	0f 93       	push	r16
    414a:	1f 93       	push	r17
    414c:	cf 93       	push	r28
    414e:	df 93       	push	r29
    4150:	8c 01       	movw	r16, r24
    4152:	eb 01       	movw	r28, r22
    4154:	8b 81       	ldd	r24, Y+3	; 0x03
    4156:	81 ff       	sbrs	r24, 1
    4158:	1b c0       	rjmp	.+54     	; 0x4190 <fputc+0x48>
    415a:	82 ff       	sbrs	r24, 2
    415c:	0d c0       	rjmp	.+26     	; 0x4178 <fputc+0x30>
    415e:	2e 81       	ldd	r18, Y+6	; 0x06
    4160:	3f 81       	ldd	r19, Y+7	; 0x07
    4162:	8c 81       	ldd	r24, Y+4	; 0x04
    4164:	9d 81       	ldd	r25, Y+5	; 0x05
    4166:	28 17       	cp	r18, r24
    4168:	39 07       	cpc	r19, r25
    416a:	64 f4       	brge	.+24     	; 0x4184 <fputc+0x3c>
    416c:	e8 81       	ld	r30, Y
    416e:	f9 81       	ldd	r31, Y+1	; 0x01
    4170:	01 93       	st	Z+, r16
    4172:	f9 83       	std	Y+1, r31	; 0x01
    4174:	e8 83       	st	Y, r30
    4176:	06 c0       	rjmp	.+12     	; 0x4184 <fputc+0x3c>
    4178:	e8 85       	ldd	r30, Y+8	; 0x08
    417a:	f9 85       	ldd	r31, Y+9	; 0x09
    417c:	80 2f       	mov	r24, r16
    417e:	09 95       	icall
    4180:	89 2b       	or	r24, r25
    4182:	31 f4       	brne	.+12     	; 0x4190 <fputc+0x48>
    4184:	8e 81       	ldd	r24, Y+6	; 0x06
    4186:	9f 81       	ldd	r25, Y+7	; 0x07
    4188:	01 96       	adiw	r24, 0x01	; 1
    418a:	9f 83       	std	Y+7, r25	; 0x07
    418c:	8e 83       	std	Y+6, r24	; 0x06
    418e:	02 c0       	rjmp	.+4      	; 0x4194 <fputc+0x4c>
    4190:	0f ef       	ldi	r16, 0xFF	; 255
    4192:	1f ef       	ldi	r17, 0xFF	; 255
    4194:	c8 01       	movw	r24, r16
    4196:	df 91       	pop	r29
    4198:	cf 91       	pop	r28
    419a:	1f 91       	pop	r17
    419c:	0f 91       	pop	r16
    419e:	08 95       	ret

000041a0 <__ultoa_invert>:
    41a0:	fa 01       	movw	r30, r20
    41a2:	aa 27       	eor	r26, r26
    41a4:	28 30       	cpi	r18, 0x08	; 8
    41a6:	51 f1       	breq	.+84     	; 0x41fc <__ultoa_invert+0x5c>
    41a8:	20 31       	cpi	r18, 0x10	; 16
    41aa:	81 f1       	breq	.+96     	; 0x420c <__ultoa_invert+0x6c>
    41ac:	e8 94       	clt
    41ae:	6f 93       	push	r22
    41b0:	6e 7f       	andi	r22, 0xFE	; 254
    41b2:	6e 5f       	subi	r22, 0xFE	; 254
    41b4:	7f 4f       	sbci	r23, 0xFF	; 255
    41b6:	8f 4f       	sbci	r24, 0xFF	; 255
    41b8:	9f 4f       	sbci	r25, 0xFF	; 255
    41ba:	af 4f       	sbci	r26, 0xFF	; 255
    41bc:	b1 e0       	ldi	r27, 0x01	; 1
    41be:	3e d0       	rcall	.+124    	; 0x423c <__ultoa_invert+0x9c>
    41c0:	b4 e0       	ldi	r27, 0x04	; 4
    41c2:	3c d0       	rcall	.+120    	; 0x423c <__ultoa_invert+0x9c>
    41c4:	67 0f       	add	r22, r23
    41c6:	78 1f       	adc	r23, r24
    41c8:	89 1f       	adc	r24, r25
    41ca:	9a 1f       	adc	r25, r26
    41cc:	a1 1d       	adc	r26, r1
    41ce:	68 0f       	add	r22, r24
    41d0:	79 1f       	adc	r23, r25
    41d2:	8a 1f       	adc	r24, r26
    41d4:	91 1d       	adc	r25, r1
    41d6:	a1 1d       	adc	r26, r1
    41d8:	6a 0f       	add	r22, r26
    41da:	71 1d       	adc	r23, r1
    41dc:	81 1d       	adc	r24, r1
    41de:	91 1d       	adc	r25, r1
    41e0:	a1 1d       	adc	r26, r1
    41e2:	20 d0       	rcall	.+64     	; 0x4224 <__ultoa_invert+0x84>
    41e4:	09 f4       	brne	.+2      	; 0x41e8 <__ultoa_invert+0x48>
    41e6:	68 94       	set
    41e8:	3f 91       	pop	r19
    41ea:	2a e0       	ldi	r18, 0x0A	; 10
    41ec:	26 9f       	mul	r18, r22
    41ee:	11 24       	eor	r1, r1
    41f0:	30 19       	sub	r19, r0
    41f2:	30 5d       	subi	r19, 0xD0	; 208
    41f4:	31 93       	st	Z+, r19
    41f6:	de f6       	brtc	.-74     	; 0x41ae <__ultoa_invert+0xe>
    41f8:	cf 01       	movw	r24, r30
    41fa:	08 95       	ret
    41fc:	46 2f       	mov	r20, r22
    41fe:	47 70       	andi	r20, 0x07	; 7
    4200:	40 5d       	subi	r20, 0xD0	; 208
    4202:	41 93       	st	Z+, r20
    4204:	b3 e0       	ldi	r27, 0x03	; 3
    4206:	0f d0       	rcall	.+30     	; 0x4226 <__ultoa_invert+0x86>
    4208:	c9 f7       	brne	.-14     	; 0x41fc <__ultoa_invert+0x5c>
    420a:	f6 cf       	rjmp	.-20     	; 0x41f8 <__ultoa_invert+0x58>
    420c:	46 2f       	mov	r20, r22
    420e:	4f 70       	andi	r20, 0x0F	; 15
    4210:	40 5d       	subi	r20, 0xD0	; 208
    4212:	4a 33       	cpi	r20, 0x3A	; 58
    4214:	18 f0       	brcs	.+6      	; 0x421c <__ultoa_invert+0x7c>
    4216:	49 5d       	subi	r20, 0xD9	; 217
    4218:	31 fd       	sbrc	r19, 1
    421a:	40 52       	subi	r20, 0x20	; 32
    421c:	41 93       	st	Z+, r20
    421e:	02 d0       	rcall	.+4      	; 0x4224 <__ultoa_invert+0x84>
    4220:	a9 f7       	brne	.-22     	; 0x420c <__ultoa_invert+0x6c>
    4222:	ea cf       	rjmp	.-44     	; 0x41f8 <__ultoa_invert+0x58>
    4224:	b4 e0       	ldi	r27, 0x04	; 4
    4226:	a6 95       	lsr	r26
    4228:	97 95       	ror	r25
    422a:	87 95       	ror	r24
    422c:	77 95       	ror	r23
    422e:	67 95       	ror	r22
    4230:	ba 95       	dec	r27
    4232:	c9 f7       	brne	.-14     	; 0x4226 <__ultoa_invert+0x86>
    4234:	00 97       	sbiw	r24, 0x00	; 0
    4236:	61 05       	cpc	r22, r1
    4238:	71 05       	cpc	r23, r1
    423a:	08 95       	ret
    423c:	9b 01       	movw	r18, r22
    423e:	ac 01       	movw	r20, r24
    4240:	0a 2e       	mov	r0, r26
    4242:	06 94       	lsr	r0
    4244:	57 95       	ror	r21
    4246:	47 95       	ror	r20
    4248:	37 95       	ror	r19
    424a:	27 95       	ror	r18
    424c:	ba 95       	dec	r27
    424e:	c9 f7       	brne	.-14     	; 0x4242 <__ultoa_invert+0xa2>
    4250:	62 0f       	add	r22, r18
    4252:	73 1f       	adc	r23, r19
    4254:	84 1f       	adc	r24, r20
    4256:	95 1f       	adc	r25, r21
    4258:	a0 1d       	adc	r26, r0
    425a:	08 95       	ret

0000425c <_exit>:
    425c:	f8 94       	cli

0000425e <__stop_program>:
    425e:	ff cf       	rjmp	.-2      	; 0x425e <__stop_program>
