// Seed: 3897984267
module module_0 (
    output tri0 id_0,
    input  tri1 id_1,
    output wor  id_2,
    input  tri  id_3,
    input  wand id_4,
    output tri  id_5,
    input  tri0 id_6
);
  module_2 modCall_1 (
      id_3,
      id_1,
      id_5,
      id_3,
      id_5,
      id_0,
      id_1,
      id_1,
      id_6,
      id_4,
      id_3,
      id_2,
      id_2,
      id_6,
      id_1,
      id_6,
      id_2
  );
  assign modCall_1.id_9 = 0;
endmodule
module module_1 (
    output wor   id_0,
    input  tri1  id_1,
    output uwire id_2,
    output tri0  id_3,
    input  uwire id_4,
    output uwire id_5,
    input  wire  id_6,
    input  wand  id_7
);
  wire id_9, id_10;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_5,
      id_1,
      id_4,
      id_5,
      id_6
  );
endmodule
module module_2 (
    input wire id_0,
    input wire id_1,
    output supply0 id_2,
    input tri0 id_3,
    output wand id_4,
    output supply0 id_5,
    input uwire id_6
    , id_18,
    input supply1 id_7,
    input tri id_8,
    input supply1 id_9,
    input tri0 id_10,
    output tri1 id_11,
    output supply1 id_12,
    input tri id_13,
    input wire id_14,
    input tri id_15,
    output tri1 id_16
);
  assign id_5 = -1 > -1'b0;
endmodule
