ADC+UART Verilog Open Source