(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2020-06-04T15:22:51Z")
 (DESIGN "Manchester encoder-decoder")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.2")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "Manchester encoder-decoder")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb My_wire_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb My_wire_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb My_wire_2.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Net_1037.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Net_10457.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Net_10511.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Net_10749.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Net_10925.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Net_12420.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Net_686.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Net_860.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Start\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Start\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\BitCounterEnc\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\BitCounterEnc\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\BitCounterEnc\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\BitCounterEnc\:CounterUDB\:sC8\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\BitCounterEnc\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\FrameAllow\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\CAPT_HIGH\:sts\:sts_reg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\CAPT_LOW\:sts\:sts_reg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\CAPT_MID\:sts\:sts_reg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\GlitchFilter_3\:genblk1\[0\]\:sample\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\GlitchFilter_3\:genblk1\[1\]\:sample\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\GlitchFilter_3\:genblk1\[2\]\:sample\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Period\:bSR\:StsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Period\:bSR\:SyncCtl\:CtrlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Period\:bSR\:load_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SigmaReg\:bSR\:StsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SigmaReg\:bSR\:SyncCtl\:CtrlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TransmitShiftReg\:bSR\:StsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TransmitShiftReg\:bSR\:SyncCtl\:CtrlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TransmitShiftReg\:bSR\:load_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:Dp\(0\)\\.in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\sec_counter\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\sec_counter\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\sec_counter\:CounterUDB\:prevCapture\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\sec_counter\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\sec_counter\:CounterUDB\:sC32\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\sec_counter\:CounterUDB\:sC32\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\sec_counter\:CounterUDB\:sC32\:counterdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\sec_counter\:CounterUDB\:sC32\:counterdp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\sec_counter\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\sec_counter\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb cydff_5.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb cydff_8.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb cydff_9__SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb cydff_9__SYNC_1.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb preouts_2.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TransmitShiftReg\:bSR\:SyncCtl\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb TransmitWordShift.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_Load_TrShReg.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\StartTransmit\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\BitCounterEnc\:CounterUDB\:sC8\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LED_ON\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SigmaReg\:bSR\:SyncCtl\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Control_Period\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_rx.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ControlReg_Regim\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Period\:bSR\:SyncCtl\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_comp.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Control_Capture\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_tc.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Control_FREQ\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\sec_counter\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\sec_counter\:CounterUDB\:sC32\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\sec_counter\:CounterUDB\:sC32\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\sec_counter\:CounterUDB\:sC32\:counterdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\sec_counter\:CounterUDB\:sC32\:counterdp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:dp_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:bus_reset\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:arb_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:sof_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockEnc\(0\).pad_out ClockEnc\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockEncDelay\(0\).pad_out ClockEncDelay\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Clock_tiktak\(0\).pad_out Clock_tiktak\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Clock_tiktak_1\(0\).pad_out Clock_tiktak_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Clock_tiktak_2\(0\).pad_out Clock_tiktak_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Clock_tiktak_3\(0\).pad_out Clock_tiktak_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Clock_tiktak_4\(0\).pad_out Clock_tiktak_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Compare\(0\).pad_out Compare\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH1_N\(0\).pad_out DOut_CH1_N\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH1_P\(0\).pad_out DOut_CH1_P\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH2_N\(0\).pad_out DOut_CH2_N\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH2_P\(0\).pad_out DOut_CH2_P\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH3_N\(0\).pad_out DOut_CH3_N\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH3_P\(0\).pad_out DOut_CH3_P\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH4_N\(0\).pad_out DOut_CH4_N\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH4_P\(0\).pad_out DOut_CH4_P\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT EN1\(0\).pad_out EN1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HI_0.q HI_0.main_1 (2.318:2.318:2.318))
    (INTERCONNECT HI_0.q HI_1.main_2 (11.478:11.478:11.478))
    (INTERCONNECT HI_0.q HI_2.main_3 (6.553:6.553:6.553))
    (INTERCONNECT HI_0.q HI_3.main_4 (6.553:6.553:6.553))
    (INTERCONNECT HI_0.q HI_4.main_5 (6.553:6.553:6.553))
    (INTERCONNECT HI_0.q HI_5.main_6 (6.565:6.565:6.565))
    (INTERCONNECT HI_0.q HI_6.main_7 (6.565:6.565:6.565))
    (INTERCONNECT HI_0.q HI_7.main_8 (6.565:6.565:6.565))
    (INTERCONNECT HI_0.q \\CAPT_LOW\:sts\:sts_reg\\.status_0 (9.546:9.546:9.546))
    (INTERCONNECT HI_0.q \\MODULE_7\:g1\:a0\:gx\:u0\:eq_7\\.main_7 (6.565:6.565:6.565))
    (INTERCONNECT HI_1.q HI_1.main_1 (3.410:3.410:3.410))
    (INTERCONNECT HI_1.q HI_2.main_2 (7.794:7.794:7.794))
    (INTERCONNECT HI_1.q HI_3.main_3 (7.794:7.794:7.794))
    (INTERCONNECT HI_1.q HI_4.main_4 (7.794:7.794:7.794))
    (INTERCONNECT HI_1.q HI_5.main_5 (7.800:7.800:7.800))
    (INTERCONNECT HI_1.q HI_6.main_6 (7.800:7.800:7.800))
    (INTERCONNECT HI_1.q HI_7.main_7 (7.800:7.800:7.800))
    (INTERCONNECT HI_1.q \\CAPT_LOW\:sts\:sts_reg\\.status_1 (6.728:6.728:6.728))
    (INTERCONNECT HI_1.q \\MODULE_7\:g1\:a0\:gx\:u0\:eq_7\\.main_6 (7.800:7.800:7.800))
    (INTERCONNECT HI_10.q HI_10.main_2 (2.639:2.639:2.639))
    (INTERCONNECT HI_10.q HI_11.main_3 (11.523:11.523:11.523))
    (INTERCONNECT HI_10.q HI_12.main_4 (11.524:11.524:11.524))
    (INTERCONNECT HI_10.q HI_13.main_5 (10.058:10.058:10.058))
    (INTERCONNECT HI_10.q HI_14.main_6 (10.058:10.058:10.058))
    (INTERCONNECT HI_10.q HI_15.main_7 (10.058:10.058:10.058))
    (INTERCONNECT HI_10.q \\BasicCounter\:MODULE_6\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_16\\.main_6 (11.632:11.632:11.632))
    (INTERCONNECT HI_10.q \\CAPT_MID\:sts\:sts_reg\\.status_3 (10.327:10.327:10.327))
    (INTERCONNECT HI_10.q \\MODULE_7\:g1\:a0\:gx\:u0\:eq_15\\.main_6 (10.058:10.058:10.058))
    (INTERCONNECT HI_11.q HI_11.main_2 (2.679:2.679:2.679))
    (INTERCONNECT HI_11.q HI_12.main_3 (2.687:2.687:2.687))
    (INTERCONNECT HI_11.q HI_13.main_4 (4.111:4.111:4.111))
    (INTERCONNECT HI_11.q HI_14.main_5 (4.111:4.111:4.111))
    (INTERCONNECT HI_11.q HI_15.main_6 (4.111:4.111:4.111))
    (INTERCONNECT HI_11.q \\BasicCounter\:MODULE_6\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_16\\.main_5 (7.694:7.694:7.694))
    (INTERCONNECT HI_11.q \\CAPT_MID\:sts\:sts_reg\\.status_4 (6.392:6.392:6.392))
    (INTERCONNECT HI_11.q \\MODULE_7\:g1\:a0\:gx\:u0\:eq_15\\.main_5 (4.111:4.111:4.111))
    (INTERCONNECT HI_12.q HI_12.main_2 (2.238:2.238:2.238))
    (INTERCONNECT HI_12.q HI_13.main_3 (3.773:3.773:3.773))
    (INTERCONNECT HI_12.q HI_14.main_4 (3.773:3.773:3.773))
    (INTERCONNECT HI_12.q HI_15.main_5 (3.773:3.773:3.773))
    (INTERCONNECT HI_12.q \\BasicCounter\:MODULE_6\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_16\\.main_4 (6.013:6.013:6.013))
    (INTERCONNECT HI_12.q \\CAPT_MID\:sts\:sts_reg\\.status_5 (5.116:5.116:5.116))
    (INTERCONNECT HI_12.q \\MODULE_7\:g1\:a0\:gx\:u0\:eq_15\\.main_4 (3.773:3.773:3.773))
    (INTERCONNECT HI_13.q HI_13.main_2 (2.623:2.623:2.623))
    (INTERCONNECT HI_13.q HI_14.main_3 (2.623:2.623:2.623))
    (INTERCONNECT HI_13.q HI_15.main_4 (2.623:2.623:2.623))
    (INTERCONNECT HI_13.q \\BasicCounter\:MODULE_6\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_16\\.main_3 (4.326:4.326:4.326))
    (INTERCONNECT HI_13.q \\CAPT_MID\:sts\:sts_reg\\.status_6 (3.427:3.427:3.427))
    (INTERCONNECT HI_13.q \\MODULE_7\:g1\:a0\:gx\:u0\:eq_15\\.main_3 (2.623:2.623:2.623))
    (INTERCONNECT HI_14.q HI_14.main_2 (4.102:4.102:4.102))
    (INTERCONNECT HI_14.q HI_15.main_3 (4.102:4.102:4.102))
    (INTERCONNECT HI_14.q \\BasicCounter\:MODULE_6\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_16\\.main_2 (6.933:6.933:6.933))
    (INTERCONNECT HI_14.q \\CAPT_HIGH\:sts\:sts_reg\\.status_0 (8.616:8.616:8.616))
    (INTERCONNECT HI_14.q \\MODULE_7\:g1\:a0\:gx\:u0\:eq_15\\.main_2 (4.102:4.102:4.102))
    (INTERCONNECT HI_15.q HI_15.main_2 (2.304:2.304:2.304))
    (INTERCONNECT HI_15.q \\BasicCounter\:MODULE_6\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_16\\.main_1 (5.404:5.404:5.404))
    (INTERCONNECT HI_15.q \\CAPT_HIGH\:sts\:sts_reg\\.status_1 (8.183:8.183:8.183))
    (INTERCONNECT HI_15.q \\MODULE_7\:g1\:a0\:gx\:u0\:eq_15\\.main_1 (2.304:2.304:2.304))
    (INTERCONNECT HI_16.q HI_16.main_1 (2.625:2.625:2.625))
    (INTERCONNECT HI_16.q HI_17.main_2 (2.625:2.625:2.625))
    (INTERCONNECT HI_16.q HI_18.main_3 (2.625:2.625:2.625))
    (INTERCONNECT HI_16.q HI_19.main_4 (2.625:2.625:2.625))
    (INTERCONNECT HI_16.q Net_12170.main_3 (3.426:3.426:3.426))
    (INTERCONNECT HI_16.q \\CAPT_HIGH\:sts\:sts_reg\\.status_2 (3.554:3.554:3.554))
    (INTERCONNECT HI_16.q \\sec_counter\:CounterUDB\:count_stored_i\\.main_3 (3.426:3.426:3.426))
    (INTERCONNECT HI_17.q HI_17.main_1 (2.962:2.962:2.962))
    (INTERCONNECT HI_17.q HI_18.main_2 (2.962:2.962:2.962))
    (INTERCONNECT HI_17.q HI_19.main_3 (2.962:2.962:2.962))
    (INTERCONNECT HI_17.q Net_12170.main_2 (3.716:3.716:3.716))
    (INTERCONNECT HI_17.q \\CAPT_HIGH\:sts\:sts_reg\\.status_3 (3.740:3.740:3.740))
    (INTERCONNECT HI_17.q \\sec_counter\:CounterUDB\:count_stored_i\\.main_2 (3.716:3.716:3.716))
    (INTERCONNECT HI_18.q HI_18.main_1 (3.198:3.198:3.198))
    (INTERCONNECT HI_18.q HI_19.main_2 (3.198:3.198:3.198))
    (INTERCONNECT HI_18.q Net_12170.main_1 (4.107:4.107:4.107))
    (INTERCONNECT HI_18.q \\CAPT_HIGH\:sts\:sts_reg\\.status_4 (4.849:4.849:4.849))
    (INTERCONNECT HI_18.q \\sec_counter\:CounterUDB\:count_stored_i\\.main_1 (4.107:4.107:4.107))
    (INTERCONNECT HI_19.q HI_19.main_1 (4.218:4.218:4.218))
    (INTERCONNECT HI_19.q Net_12170.main_0 (4.101:4.101:4.101))
    (INTERCONNECT HI_19.q \\CAPT_HIGH\:sts\:sts_reg\\.status_5 (5.126:5.126:5.126))
    (INTERCONNECT HI_19.q \\sec_counter\:CounterUDB\:count_stored_i\\.main_0 (4.101:4.101:4.101))
    (INTERCONNECT HI_2.q HI_2.main_1 (2.836:2.836:2.836))
    (INTERCONNECT HI_2.q HI_3.main_2 (2.836:2.836:2.836))
    (INTERCONNECT HI_2.q HI_4.main_3 (2.836:2.836:2.836))
    (INTERCONNECT HI_2.q HI_5.main_4 (2.833:2.833:2.833))
    (INTERCONNECT HI_2.q HI_6.main_5 (2.833:2.833:2.833))
    (INTERCONNECT HI_2.q HI_7.main_6 (2.833:2.833:2.833))
    (INTERCONNECT HI_2.q \\CAPT_LOW\:sts\:sts_reg\\.status_2 (3.491:3.491:3.491))
    (INTERCONNECT HI_2.q \\MODULE_7\:g1\:a0\:gx\:u0\:eq_7\\.main_5 (2.833:2.833:2.833))
    (INTERCONNECT HI_3.q HI_3.main_1 (2.844:2.844:2.844))
    (INTERCONNECT HI_3.q HI_4.main_2 (2.844:2.844:2.844))
    (INTERCONNECT HI_3.q HI_5.main_3 (2.844:2.844:2.844))
    (INTERCONNECT HI_3.q HI_6.main_4 (2.844:2.844:2.844))
    (INTERCONNECT HI_3.q HI_7.main_5 (2.844:2.844:2.844))
    (INTERCONNECT HI_3.q \\CAPT_LOW\:sts\:sts_reg\\.status_3 (3.502:3.502:3.502))
    (INTERCONNECT HI_3.q \\MODULE_7\:g1\:a0\:gx\:u0\:eq_7\\.main_4 (2.844:2.844:2.844))
    (INTERCONNECT HI_4.q HI_4.main_1 (5.605:5.605:5.605))
    (INTERCONNECT HI_4.q HI_5.main_2 (4.675:4.675:4.675))
    (INTERCONNECT HI_4.q HI_6.main_3 (4.675:4.675:4.675))
    (INTERCONNECT HI_4.q HI_7.main_4 (4.675:4.675:4.675))
    (INTERCONNECT HI_4.q \\CAPT_LOW\:sts\:sts_reg\\.status_4 (7.154:7.154:7.154))
    (INTERCONNECT HI_4.q \\MODULE_7\:g1\:a0\:gx\:u0\:eq_7\\.main_3 (4.675:4.675:4.675))
    (INTERCONNECT HI_5.q HI_5.main_1 (3.007:3.007:3.007))
    (INTERCONNECT HI_5.q HI_6.main_2 (3.007:3.007:3.007))
    (INTERCONNECT HI_5.q HI_7.main_3 (3.007:3.007:3.007))
    (INTERCONNECT HI_5.q \\CAPT_LOW\:sts\:sts_reg\\.status_5 (4.343:4.343:4.343))
    (INTERCONNECT HI_5.q \\MODULE_7\:g1\:a0\:gx\:u0\:eq_7\\.main_2 (3.007:3.007:3.007))
    (INTERCONNECT HI_6.q HI_6.main_1 (4.798:4.798:4.798))
    (INTERCONNECT HI_6.q HI_7.main_2 (4.798:4.798:4.798))
    (INTERCONNECT HI_6.q StartOfFrame.main_3 (11.160:11.160:11.160))
    (INTERCONNECT HI_6.q \\CAPT_LOW\:sts\:sts_reg\\.status_6 (8.419:8.419:8.419))
    (INTERCONNECT HI_6.q \\MODULE_7\:g1\:a0\:gx\:u0\:eq_7\\.main_1 (4.798:4.798:4.798))
    (INTERCONNECT HI_7.q HI_7.main_1 (2.243:2.243:2.243))
    (INTERCONNECT HI_7.q StartOfFrame.main_2 (9.567:9.567:9.567))
    (INTERCONNECT HI_7.q \\CAPT_MID\:sts\:sts_reg\\.status_0 (9.462:9.462:9.462))
    (INTERCONNECT HI_7.q \\MODULE_7\:g1\:a0\:gx\:u0\:eq_7\\.main_0 (2.243:2.243:2.243))
    (INTERCONNECT HI_8.q HI_10.main_3 (6.610:6.610:6.610))
    (INTERCONNECT HI_8.q HI_11.main_4 (6.847:6.847:6.847))
    (INTERCONNECT HI_8.q HI_12.main_5 (6.849:6.849:6.849))
    (INTERCONNECT HI_8.q HI_13.main_6 (5.792:5.792:5.792))
    (INTERCONNECT HI_8.q HI_14.main_7 (5.792:5.792:5.792))
    (INTERCONNECT HI_8.q HI_15.main_8 (5.792:5.792:5.792))
    (INTERCONNECT HI_8.q HI_8.main_1 (3.780:3.780:3.780))
    (INTERCONNECT HI_8.q HI_9.main_2 (4.875:4.875:4.875))
    (INTERCONNECT HI_8.q StartOfFrame.main_1 (4.765:4.765:4.765))
    (INTERCONNECT HI_8.q \\BasicCounter\:MODULE_6\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_16\\.main_7 (3.780:3.780:3.780))
    (INTERCONNECT HI_8.q \\CAPT_MID\:sts\:sts_reg\\.status_1 (4.849:4.849:4.849))
    (INTERCONNECT HI_8.q \\MODULE_7\:g1\:a0\:gx\:u0\:eq_15\\.main_7 (5.792:5.792:5.792))
    (INTERCONNECT HI_9.q HI_10.main_1 (9.270:9.270:9.270))
    (INTERCONNECT HI_9.q HI_11.main_1 (6.973:6.973:6.973))
    (INTERCONNECT HI_9.q HI_12.main_1 (6.972:6.972:6.972))
    (INTERCONNECT HI_9.q HI_13.main_1 (5.919:5.919:5.919))
    (INTERCONNECT HI_9.q HI_14.main_1 (5.919:5.919:5.919))
    (INTERCONNECT HI_9.q HI_15.main_1 (5.919:5.919:5.919))
    (INTERCONNECT HI_9.q HI_9.main_1 (8.315:8.315:8.315))
    (INTERCONNECT HI_9.q Out_TikTak_3\(0\).pin_input (11.234:11.234:11.234))
    (INTERCONNECT HI_9.q StartOfFrame.main_0 (7.957:7.957:7.957))
    (INTERCONNECT HI_9.q \\BasicCounter\:MODULE_6\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_16\\.main_0 (6.343:6.343:6.343))
    (INTERCONNECT HI_9.q \\CAPT_MID\:sts\:sts_reg\\.status_2 (7.746:7.746:7.746))
    (INTERCONNECT HI_9.q \\MODULE_7\:g1\:a0\:gx\:u0\:eq_15\\.main_0 (5.919:5.919:5.919))
    (INTERCONNECT LED\(0\).pad_out LED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LOAD\(0\).pad_out LOAD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LOAD_1\(0\).pad_out LOAD_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT My_wire_0.q My_wire_0.main_4 (4.569:4.569:4.569))
    (INTERCONNECT My_wire_0.q Net_11501.main_0 (6.143:6.143:6.143))
    (INTERCONNECT My_wire_0.q Net_11504.main_0 (8.538:8.538:8.538))
    (INTERCONNECT My_wire_0.q Net_11515.main_0 (9.525:9.525:9.525))
    (INTERCONNECT My_wire_0.q Net_11518.main_0 (8.210:8.210:8.210))
    (INTERCONNECT My_wire_1.q My_wire_1.main_4 (4.081:4.081:4.081))
    (INTERCONNECT My_wire_1.q Net_11562.main_0 (4.061:4.061:4.061))
    (INTERCONNECT My_wire_1.q Net_11565.main_0 (7.158:7.158:7.158))
    (INTERCONNECT My_wire_1.q Net_11568.main_0 (7.171:7.171:7.171))
    (INTERCONNECT My_wire_1.q Net_11571.main_0 (8.053:8.053:8.053))
    (INTERCONNECT My_wire_2.q EN1\(0\).pin_input (6.527:6.527:6.527))
    (INTERCONNECT My_wire_2.q My_wire_2.main_2 (3.723:3.723:3.723))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:sSTSReg\:stsreg\\.interrupt TransmitWordShift.interrupt (8.575:8.575:8.575))
    (INTERCONNECT Net_1037.q Net_1037.main_1 (2.243:2.243:2.243))
    (INTERCONNECT Net_1037.q cydff_5.main_0 (2.243:2.243:2.243))
    (INTERCONNECT Net_1037.q cydff_8.clk_en (6.918:6.918:6.918))
    (INTERCONNECT Net_10457.q Net_10511.ap_0 (4.869:4.869:4.869))
    (INTERCONNECT Net_10457.q Net_10625.main_0 (3.571:3.571:3.571))
    (INTERCONNECT Net_10457.q \\TransmitShiftReg\:bSR\:load_reg\\.main_0 (3.571:3.571:3.571))
    (INTERCONNECT Net_10457.q \\TransmitShiftReg\:bSR\:status_0\\.main_1 (3.571:3.571:3.571))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:StsReg\\.interrupt LOAD_1\(0\).pin_input (7.313:7.313:7.313))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:StsReg\\.interrupt isr_Load_TrShReg.interrupt (13.025:13.025:13.025))
    (INTERCONNECT Net_10511.q Net_1037.ap_0 (5.092:5.092:5.092))
    (INTERCONNECT Net_10511.q Net_10749.ap_0 (6.417:6.417:6.417))
    (INTERCONNECT Net_10511.q \\BitCounterEnc\:CounterUDB\:count_enable\\.main_1 (4.325:4.325:4.325))
    (INTERCONNECT Net_10511.q cydff_5.ap_0 (5.092:5.092:5.092))
    (INTERCONNECT Net_10511.q cydff_8.ap_0 (6.417:6.417:6.417))
    (INTERCONNECT Net_10511.q preouts_2.ar_0 (6.747:6.747:6.747))
    (INTERCONNECT Net_10625.q LOAD\(0\).pin_input (8.244:8.244:8.244))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.so_comb My_wire_0.main_0 (3.220:3.220:3.220))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.so_comb My_wire_1.main_0 (4.109:4.109:4.109))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.so_comb Sh_out\(0\).pin_input (7.533:7.533:7.533))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.so_comb \\GlitchFilter_3\:genblk1\[0\]\:sample\\.main_0 (3.220:3.220:3.220))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.so_comb \\GlitchFilter_3\:genblk1\[1\]\:sample\\.main_0 (4.109:4.109:4.109))
    (INTERCONNECT Net_10749.q ClockEnc\(0\).pin_input (9.679:9.679:9.679))
    (INTERCONNECT Net_10749.q ClockEncDelay\(0\).pin_input (14.237:14.237:14.237))
    (INTERCONNECT Net_10749.q My_wire_0.main_1 (9.499:9.499:9.499))
    (INTERCONNECT Net_10749.q My_wire_1.main_1 (8.376:8.376:8.376))
    (INTERCONNECT Net_10749.q \\BitCounterEnc\:CounterUDB\:count_enable\\.main_0 (6.731:6.731:6.731))
    (INTERCONNECT Net_10749.q \\BitCounterEnc\:CounterUDB\:count_stored_i\\.main_0 (6.731:6.731:6.731))
    (INTERCONNECT Net_10749.q \\GlitchFilter_3\:genblk1\[0\]\:sample\\.main_1 (9.499:9.499:9.499))
    (INTERCONNECT Net_10749.q \\GlitchFilter_3\:genblk1\[1\]\:sample\\.main_1 (8.376:8.376:8.376))
    (INTERCONNECT Net_10749.q \\TransmitShiftReg\:bSR\:StsReg\\.clk_en (8.351:8.351:8.351))
    (INTERCONNECT Net_10749.q \\TransmitShiftReg\:bSR\:SyncCtl\:CtrlReg\\.clk_en (11.812:11.812:11.812))
    (INTERCONNECT Net_10749.q \\TransmitShiftReg\:bSR\:load_reg\\.clk_en (7.314:7.314:7.314))
    (INTERCONNECT Net_10749.q \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u0\\.clk_en (8.351:8.351:8.351))
    (INTERCONNECT Net_10749.q \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.clk_en (13.439:13.439:13.439))
    (INTERCONNECT Net_10749.q \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.clk_en (11.810:11.810:11.810))
    (INTERCONNECT Net_10749.q \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.clk_en (11.812:11.812:11.812))
    (INTERCONNECT Net_10749.q preouts_2.clk_en (10.632:10.632:10.632))
    (INTERCONNECT \\LED_ON\:Sync\:ctrl_reg\\.control_0 LED\(0\).pin_input (6.506:6.506:6.506))
    (INTERCONNECT Net_10925.q Clock_tiktak_4\(0\).pin_input (7.996:7.996:7.996))
    (INTERCONNECT Net_10925.q \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.route_si (5.727:5.727:5.727))
    (INTERCONNECT Net_10925.q \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.route_si (6.251:6.251:6.251))
    (INTERCONNECT Net_10925.q \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.route_si (3.433:3.433:3.433))
    (INTERCONNECT Net_10925.q \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.route_si (3.971:3.971:3.971))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.so_comb Net_10925.main_0 (2.856:2.856:2.856))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.so_comb Net_12420.main_2 (3.755:3.755:3.755))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.so_comb Net_686.main_2 (3.755:3.755:3.755))
    (INTERCONNECT Net_11403.q Clock_tiktak_1\(0\).pin_input (7.463:7.463:7.463))
    (INTERCONNECT Net_11408.q Tx_1\(0\).pin_input (7.438:7.438:7.438))
    (INTERCONNECT Rx_1\(0\).fb Rx_1\(0\)_SYNC.in (6.561:6.561:6.561))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\UART\:BUART\:pollcount_0\\.main_3 (2.922:2.922:2.922))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\UART\:BUART\:pollcount_1\\.main_4 (2.922:2.922:2.922))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\UART\:BUART\:rx_last\\.main_0 (5.548:5.548:5.548))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\UART\:BUART\:rx_postpoll\\.main_2 (2.922:2.922:2.922))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\UART\:BUART\:rx_state_2\\.main_11 (5.548:5.548:5.548))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxSts\\.interrupt isr_rx.interrupt (5.035:5.035:5.035))
    (INTERCONNECT \\StartTransmit\:Sync\:ctrl_reg\\.control_0 Net_10457.ar_0 (2.901:2.901:2.901))
    (INTERCONNECT Net_11501.q DOut_CH4_N\(0\).pin_input (8.135:8.135:8.135))
    (INTERCONNECT Net_11504.q DOut_CH3_N\(0\).pin_input (5.730:5.730:5.730))
    (INTERCONNECT Net_11515.q DOut_CH2_N\(0\).pin_input (7.087:7.087:7.087))
    (INTERCONNECT Net_11518.q DOut_CH1_N\(0\).pin_input (6.218:6.218:6.218))
    (INTERCONNECT \\ControlReg_Regim\:Sync\:ctrl_reg\\.control_0 Net_11518.main_1 (3.778:3.778:3.778))
    (INTERCONNECT \\ControlReg_Regim\:Sync\:ctrl_reg\\.control_0 Net_11571.main_1 (4.307:4.307:4.307))
    (INTERCONNECT Net_11562.q DOut_CH4_P\(0\).pin_input (6.523:6.523:6.523))
    (INTERCONNECT \\ControlReg_Regim\:Sync\:ctrl_reg\\.control_3 Net_11501.main_1 (6.810:6.810:6.810))
    (INTERCONNECT \\ControlReg_Regim\:Sync\:ctrl_reg\\.control_3 Net_11562.main_1 (6.749:6.749:6.749))
    (INTERCONNECT Net_11565.q DOut_CH3_P\(0\).pin_input (7.197:7.197:7.197))
    (INTERCONNECT \\ControlReg_Regim\:Sync\:ctrl_reg\\.control_2 Net_11504.main_1 (8.712:8.712:8.712))
    (INTERCONNECT \\ControlReg_Regim\:Sync\:ctrl_reg\\.control_2 Net_11565.main_1 (3.825:3.825:3.825))
    (INTERCONNECT Net_11568.q DOut_CH2_P\(0\).pin_input (7.326:7.326:7.326))
    (INTERCONNECT \\ControlReg_Regim\:Sync\:ctrl_reg\\.control_1 Net_11515.main_1 (2.811:2.811:2.811))
    (INTERCONNECT \\ControlReg_Regim\:Sync\:ctrl_reg\\.control_1 Net_11568.main_1 (2.829:2.829:2.829))
    (INTERCONNECT Net_11571.q DOut_CH1_P\(0\).pin_input (5.360:5.360:5.360))
    (INTERCONNECT PPS\(0\).fb cydff_14.clock_0 (5.969:5.969:5.969))
    (INTERCONNECT \\Control_FREQ\:Sync\:ctrl_reg\\.control_0 StartOfFrame.main_5 (4.574:4.574:4.574))
    (INTERCONNECT \\Control_FREQ\:Sync\:ctrl_reg\\.control_1 StartOfFrame.main_4 (2.951:2.951:2.951))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sSTSReg\:stsreg\\.interrupt \\CAPT_HIGH\:sts\:sts_reg\\.clk_en (6.297:6.297:6.297))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sSTSReg\:stsreg\\.interrupt \\CAPT_LOW\:sts\:sts_reg\\.clk_en (9.240:9.240:9.240))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sSTSReg\:stsreg\\.interrupt \\CAPT_MID\:sts\:sts_reg\\.clk_en (7.026:7.026:7.026))
    (INTERCONNECT Net_12170.q HI_0.main_0 (10.382:10.382:10.382))
    (INTERCONNECT Net_12170.q HI_1.main_0 (10.580:10.580:10.580))
    (INTERCONNECT Net_12170.q HI_10.main_0 (10.382:10.382:10.382))
    (INTERCONNECT Net_12170.q HI_11.main_0 (10.373:10.373:10.373))
    (INTERCONNECT Net_12170.q HI_12.main_0 (10.375:10.375:10.375))
    (INTERCONNECT Net_12170.q HI_13.main_0 (10.575:10.575:10.575))
    (INTERCONNECT Net_12170.q HI_14.main_0 (10.575:10.575:10.575))
    (INTERCONNECT Net_12170.q HI_15.main_0 (10.575:10.575:10.575))
    (INTERCONNECT Net_12170.q HI_16.main_0 (3.920:3.920:3.920))
    (INTERCONNECT Net_12170.q HI_17.main_0 (3.920:3.920:3.920))
    (INTERCONNECT Net_12170.q HI_18.main_0 (3.920:3.920:3.920))
    (INTERCONNECT Net_12170.q HI_19.main_0 (3.920:3.920:3.920))
    (INTERCONNECT Net_12170.q HI_2.main_0 (11.285:11.285:11.285))
    (INTERCONNECT Net_12170.q HI_3.main_0 (11.285:11.285:11.285))
    (INTERCONNECT Net_12170.q HI_4.main_0 (11.285:11.285:11.285))
    (INTERCONNECT Net_12170.q HI_5.main_0 (11.291:11.291:11.291))
    (INTERCONNECT Net_12170.q HI_6.main_0 (11.291:11.291:11.291))
    (INTERCONNECT Net_12170.q HI_7.main_0 (11.291:11.291:11.291))
    (INTERCONNECT Net_12170.q HI_8.main_0 (3.545:3.545:3.545))
    (INTERCONNECT Net_12170.q HI_9.main_0 (6.407:6.407:6.407))
    (INTERCONNECT Net_12170.q Out_TikTak_1\(0\).pin_input (13.288:13.288:13.288))
    (INTERCONNECT Net_12170.q \\sec_counter\:CounterUDB\:count_enable\\.main_0 (3.819:3.819:3.819))
    (INTERCONNECT Net_12170.q isr_tc.interrupt (14.176:14.176:14.176))
    (INTERCONNECT \\Period\:bSR\:StsReg\\.interrupt Net_860.ar_0 (4.358:4.358:4.358))
    (INTERCONNECT Net_12420.q \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u0\\.route_si (4.619:4.619:4.619))
    (INTERCONNECT Net_12420.q \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.route_si (5.181:5.181:5.181))
    (INTERCONNECT Net_12420.q \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.route_si (2.794:2.794:2.794))
    (INTERCONNECT Net_12420.q \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.route_si (2.773:2.773:2.773))
    (INTERCONNECT \\Control_Capture\:Sync\:ctrl_reg\\.control_0 cydff_14.ar_0 (2.298:2.298:2.298))
    (INTERCONNECT \\Boundary32bit\:CounterHW\\.tc Net_11403.main_0 (7.554:7.554:7.554))
    (INTERCONNECT \\Boundary32bit\:CounterHW\\.tc TC_word\(0\).pin_input (8.751:8.751:8.751))
    (INTERCONNECT \\Boundary32bit\:CounterHW\\.tc cydff_10.clock_0 (5.856:5.856:5.856))
    (INTERCONNECT \\Boundary32bit\:CounterHW\\.tc cydff_9.clock_0 (5.856:5.856:5.856))
    (INTERCONNECT \\Control_Period\:Sync\:ctrl_reg\\.control_1 Net_860.clk_en (2.905:2.905:2.905))
    (INTERCONNECT \\Control_Period\:Sync\:ctrl_reg\\.control_0 Net_860.main_0 (2.928:2.928:2.928))
    (INTERCONNECT \\USBUART\:USB\\.sof_int \\USBUART\:sof_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT Net_686.q Clock_tiktak_3\(0\).pin_input (7.040:7.040:7.040))
    (INTERCONNECT Net_686.q Net_12420.main_0 (2.296:2.296:2.296))
    (INTERCONNECT Net_686.q Net_686.main_0 (2.296:2.296:2.296))
    (INTERCONNECT Net_686.q cydff_9.main_0 (3.225:3.225:3.225))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u0\\.so_comb Net_12420.main_1 (2.937:2.937:2.937))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u0\\.so_comb Net_686.main_1 (2.937:2.937:2.937))
    (INTERCONNECT \\FrameAllow\:Sync\:ctrl_reg\\.control_0 preouts_2.main_0 (2.934:2.934:2.934))
    (INTERCONNECT Net_860.q Clock_tiktak_2\(0\).pin_input (6.649:6.649:6.649))
    (INTERCONNECT Net_860.q cydff_10.main_0 (5.137:5.137:5.137))
    (INTERCONNECT Net_9761.q \\StartButton\:sts\:sts_reg\\.status_0 (2.261:2.261:2.261))
    (INTERCONNECT Start\(0\).fb Start\(0\)_SYNC.in (6.682:6.682:6.682))
    (INTERCONNECT Start\(0\)_SYNC.out Net_9761.main_0 (2.230:2.230:2.230))
    (INTERCONNECT Out_TikTak\(0\).pad_out Out_TikTak\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Out_TikTak_1\(0\).pad_out Out_TikTak_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Out_TikTak_3\(0\).pad_out Out_TikTak_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Sh_out\(0\).pad_out Sh_out\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT StartOfFrame.q Net_10457.clk_en (4.393:4.393:4.393))
    (INTERCONNECT StartOfFrame.q Out_TikTak\(0\).pin_input (11.111:11.111:11.111))
    (INTERCONNECT StartOfFrame.q isr_comp.interrupt (6.601:6.601:6.601))
    (INTERCONNECT TC\(0\).pad_out TC\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT TC_word\(0\).pad_out TC_word\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\BasicCounter\:MODULE_6\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_16\\.q HI_16.main_2 (2.915:2.915:2.915))
    (INTERCONNECT \\BasicCounter\:MODULE_6\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_16\\.q HI_17.main_3 (2.915:2.915:2.915))
    (INTERCONNECT \\BasicCounter\:MODULE_6\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_16\\.q HI_18.main_4 (2.915:2.915:2.915))
    (INTERCONNECT \\BasicCounter\:MODULE_6\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_16\\.q HI_19.main_5 (2.915:2.915:2.915))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:sC8\:counterdp\:u0\\.cl1_comb \\BitCounterEnc\:CounterUDB\:prevCompare\\.main_0 (4.208:4.208:4.208))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:sC8\:counterdp\:u0\\.cl1_comb \\BitCounterEnc\:CounterUDB\:status_0\\.main_0 (3.644:3.644:3.644))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:count_enable\\.q \\BitCounterEnc\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_1 (2.304:2.304:2.304))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:count_stored_i\\.q \\BitCounterEnc\:CounterUDB\:count_enable\\.main_2 (2.295:2.295:2.295))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:overflow_reg_i\\.q Net_10511.clk_en (4.482:4.482:4.482))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:overflow_reg_i\\.q TC\(0\).pin_input (7.694:7.694:7.694))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:overflow_reg_i\\.q \\BitCounterEnc\:CounterUDB\:status_2\\.main_1 (3.182:3.182:3.182))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:prevCompare\\.q Compare\(0\).pin_input (6.941:6.941:6.941))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:prevCompare\\.q Net_10625.main_1 (3.509:3.509:3.509))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:prevCompare\\.q \\BitCounterEnc\:CounterUDB\:status_0\\.main_1 (3.509:3.509:3.509))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:prevCompare\\.q \\TransmitShiftReg\:bSR\:load_reg\\.main_1 (3.509:3.509:3.509))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:prevCompare\\.q \\TransmitShiftReg\:bSR\:status_0\\.main_2 (3.509:3.509:3.509))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:sC8\:counterdp\:u0\\.ce0_comb \\BitCounterEnc\:CounterUDB\:overflow_reg_i\\.main_0 (2.931:2.931:2.931))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:sC8\:counterdp\:u0\\.ce0_comb \\BitCounterEnc\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_0 (2.928:2.928:2.928))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:sC8\:counterdp\:u0\\.ce0_comb \\BitCounterEnc\:CounterUDB\:status_2\\.main_0 (2.936:2.936:2.936))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:status_0\\.q \\BitCounterEnc\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.315:2.315:2.315))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:sC8\:counterdp\:u0\\.z0_comb \\BitCounterEnc\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (4.179:4.179:4.179))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:status_2\\.q \\BitCounterEnc\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.318:2.318:2.318))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:sC8\:counterdp\:u0\\.f0_blk_stat_comb \\BitCounterEnc\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.307:2.307:2.307))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:sC8\:counterdp\:u0\\.f0_bus_stat_comb \\BitCounterEnc\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.296:2.296:2.296))
    (INTERCONNECT \\GlitchFilter_3\:genblk1\[0\]\:sample\\.q My_wire_0.main_3 (2.255:2.255:2.255))
    (INTERCONNECT \\GlitchFilter_3\:genblk1\[1\]\:sample\\.q My_wire_1.main_3 (2.291:2.291:2.291))
    (INTERCONNECT \\GlitchFilter_3\:genblk1\[2\]\:sample\\.q My_wire_2.main_1 (2.260:2.260:2.260))
    (INTERCONNECT \\MODULE_7\:g1\:a0\:gx\:u0\:eq_15\\.q Net_12170.main_5 (6.567:6.567:6.567))
    (INTERCONNECT \\MODULE_7\:g1\:a0\:gx\:u0\:eq_15\\.q \\sec_counter\:CounterUDB\:count_stored_i\\.main_5 (6.567:6.567:6.567))
    (INTERCONNECT \\MODULE_7\:g1\:a0\:gx\:u0\:eq_7\\.q HI_10.main_4 (5.274:5.274:5.274))
    (INTERCONNECT \\MODULE_7\:g1\:a0\:gx\:u0\:eq_7\\.q HI_11.main_5 (9.558:9.558:9.558))
    (INTERCONNECT \\MODULE_7\:g1\:a0\:gx\:u0\:eq_7\\.q HI_12.main_6 (10.463:10.463:10.463))
    (INTERCONNECT \\MODULE_7\:g1\:a0\:gx\:u0\:eq_7\\.q HI_13.main_7 (8.052:8.052:8.052))
    (INTERCONNECT \\MODULE_7\:g1\:a0\:gx\:u0\:eq_7\\.q HI_14.main_8 (8.052:8.052:8.052))
    (INTERCONNECT \\MODULE_7\:g1\:a0\:gx\:u0\:eq_7\\.q HI_15.main_9 (8.052:8.052:8.052))
    (INTERCONNECT \\MODULE_7\:g1\:a0\:gx\:u0\:eq_7\\.q HI_8.main_2 (9.447:9.447:9.447))
    (INTERCONNECT \\MODULE_7\:g1\:a0\:gx\:u0\:eq_7\\.q HI_9.main_3 (7.133:7.133:7.133))
    (INTERCONNECT \\MODULE_7\:g1\:a0\:gx\:u0\:eq_7\\.q Net_12170.main_4 (8.896:8.896:8.896))
    (INTERCONNECT \\MODULE_7\:g1\:a0\:gx\:u0\:eq_7\\.q \\BasicCounter\:MODULE_6\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_16\\.main_8 (9.447:9.447:9.447))
    (INTERCONNECT \\MODULE_7\:g1\:a0\:gx\:u0\:eq_7\\.q \\sec_counter\:CounterUDB\:count_stored_i\\.main_4 (8.896:8.896:8.896))
    (INTERCONNECT \\Period\:bSR\:SyncCtl\:CtrlReg\\.control_0 \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.cs_addr_2 (5.501:5.501:5.501))
    (INTERCONNECT \\Period\:bSR\:SyncCtl\:CtrlReg\\.control_0 \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.cs_addr_2 (2.247:2.247:2.247))
    (INTERCONNECT \\Period\:bSR\:SyncCtl\:CtrlReg\\.control_0 \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.cs_addr_2 (4.076:4.076:4.076))
    (INTERCONNECT \\Period\:bSR\:SyncCtl\:CtrlReg\\.control_0 \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.cs_addr_2 (4.620:4.620:4.620))
    (INTERCONNECT \\Period\:bSR\:load_reg\\.q \\Period\:bSR\:status_0\\.main_1 (2.297:2.297:2.297))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.ce0 \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.ce0 \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u0\\.ce0 \\sec_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:status_0\\.q \\Period\:bSR\:StsReg\\.status_0 (5.511:5.511:5.511))
    (INTERCONNECT \\Period\:bSR\:status_0\\.q \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.cs_addr_1 (4.610:4.610:4.610))
    (INTERCONNECT \\Period\:bSR\:status_0\\.q \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.cs_addr_1 (4.991:4.991:4.991))
    (INTERCONNECT \\Period\:bSR\:status_0\\.q \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.cs_addr_1 (3.084:3.084:3.084))
    (INTERCONNECT \\Period\:bSR\:status_0\\.q \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.cs_addr_1 (3.082:3.082:3.082))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.f0_blk_stat_comb \\Period\:bSR\:StsReg\\.status_3 (2.867:2.867:2.867))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.f0_bus_stat_comb \\Period\:bSR\:StsReg\\.status_4 (2.872:2.872:2.872))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.f1_blk_stat_comb \\Period\:bSR\:StsReg\\.status_5 (2.870:2.870:2.870))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.f1_bus_stat_comb \\Period\:bSR\:StsReg\\.status_6 (2.865:2.865:2.865))
    (INTERCONNECT \\SigmaReg\:bSR\:SyncCtl\:CtrlReg\\.control_0 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u0\\.cs_addr_2 (2.591:2.591:2.591))
    (INTERCONNECT \\SigmaReg\:bSR\:SyncCtl\:CtrlReg\\.control_0 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.cs_addr_2 (2.594:2.594:2.594))
    (INTERCONNECT \\SigmaReg\:bSR\:SyncCtl\:CtrlReg\\.control_0 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.cs_addr_2 (3.680:3.680:3.680))
    (INTERCONNECT \\SigmaReg\:bSR\:SyncCtl\:CtrlReg\\.control_0 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.cs_addr_2 (3.676:3.676:3.676))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.ce0 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.ce0 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.ce0 \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.f0_blk_stat_comb \\SigmaReg\:bSR\:StsReg\\.status_3 (2.293:2.293:2.293))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.f0_bus_stat_comb \\SigmaReg\:bSR\:StsReg\\.status_4 (2.300:2.300:2.300))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.f1_blk_stat_comb \\SigmaReg\:bSR\:StsReg\\.status_5 (2.314:2.314:2.314))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.f1_bus_stat_comb \\SigmaReg\:bSR\:StsReg\\.status_6 (2.296:2.296:2.296))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:SyncCtl\:CtrlReg\\.control_0 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u0\\.cs_addr_2 (3.755:3.755:3.755))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:SyncCtl\:CtrlReg\\.control_0 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.cs_addr_2 (3.902:3.902:3.902))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:SyncCtl\:CtrlReg\\.control_0 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.cs_addr_2 (2.998:2.998:2.998))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:SyncCtl\:CtrlReg\\.control_0 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.cs_addr_2 (2.974:2.974:2.974))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:load_reg\\.q \\TransmitShiftReg\:bSR\:status_0\\.main_0 (2.294:2.294:2.294))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.ce0 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.ce0 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u0\\.ce0 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:status_0\\.q \\TransmitShiftReg\:bSR\:StsReg\\.status_0 (6.153:6.153:6.153))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:status_0\\.q \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u0\\.cs_addr_1 (5.023:5.023:5.023))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:status_0\\.q \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.cs_addr_1 (5.592:5.592:5.592))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:status_0\\.q \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.cs_addr_1 (6.982:6.982:6.982))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:status_0\\.q \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.cs_addr_1 (6.444:6.444:6.444))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.f0_blk_stat_comb \\TransmitShiftReg\:bSR\:StsReg\\.status_3 (4.352:4.352:4.352))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.f0_bus_stat_comb \\TransmitShiftReg\:bSR\:StsReg\\.status_4 (2.855:2.855:2.855))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.f1_blk_stat_comb \\TransmitShiftReg\:bSR\:StsReg\\.status_5 (2.854:2.854:2.854))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.f1_bus_stat_comb \\TransmitShiftReg\:bSR\:StsReg\\.status_6 (2.859:2.859:2.859))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_2 \\UART\:BUART\:tx_ctrl_mark_last\\.main_2 (2.931:2.931:2.931))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_2 \\UART\:BUART\:tx_mark\\.main_2 (2.885:2.885:2.885))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART\:BUART\:rx_load_fifo\\.main_1 (4.159:4.159:4.159))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART\:BUART\:rx_markspace_pre\\.main_1 (4.628:4.628:4.628))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART\:BUART\:rx_parity_bit\\.main_1 (4.628:4.628:4.628))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART\:BUART\:rx_parity_error_pre\\.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART\:BUART\:rx_state_2\\.main_1 (4.159:4.159:4.159))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART\:BUART\:rx_status_2\\.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART\:BUART\:tx_ctrl_mark_last\\.main_1 (3.240:3.240:3.240))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART\:BUART\:tx_mark\\.main_1 (6.129:6.129:6.129))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART\:BUART\:tx_parity_bit\\.main_1 (5.089:5.089:5.089))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART\:BUART\:tx_state_0\\.main_1 (6.129:6.129:6.129))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART\:BUART\:tx_state_1\\.main_1 (7.752:7.752:7.752))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART\:BUART\:tx_state_2\\.main_1 (7.752:7.752:7.752))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART\:BUART\:txn_split\\.main_1 (4.643:4.643:4.643))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART\:BUART\:rx_load_fifo\\.main_0 (4.347:4.347:4.347))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART\:BUART\:rx_markspace_pre\\.main_0 (4.970:4.970:4.970))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART\:BUART\:rx_parity_bit\\.main_0 (4.970:4.970:4.970))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART\:BUART\:rx_parity_error_pre\\.main_0 (2.648:2.648:2.648))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART\:BUART\:rx_state_2\\.main_0 (4.347:4.347:4.347))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART\:BUART\:rx_status_2\\.main_0 (2.648:2.648:2.648))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART\:BUART\:tx_ctrl_mark_last\\.main_0 (3.437:3.437:3.437))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART\:BUART\:tx_mark\\.main_0 (6.014:6.014:6.014))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART\:BUART\:tx_parity_bit\\.main_0 (5.280:5.280:5.280))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART\:BUART\:tx_state_0\\.main_0 (6.014:6.014:6.014))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART\:BUART\:tx_state_1\\.main_0 (7.879:7.879:7.879))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART\:BUART\:tx_state_2\\.main_0 (7.879:7.879:7.879))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART\:BUART\:txn_split\\.main_0 (5.450:5.450:5.450))
    (INTERCONNECT \\UART\:BUART\:counter_load_not\\.q \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (3.658:3.658:3.658))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:pollcount_0\\.main_2 (2.290:2.290:2.290))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:pollcount_1\\.main_3 (2.290:2.290:2.290))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:rx_postpoll\\.main_1 (2.290:2.290:2.290))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:pollcount_1\\.main_2 (2.286:2.286:2.286))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:rx_postpoll\\.main_0 (2.286:2.286:2.286))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_load_fifo\\.main_4 (5.759:5.759:5.759))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_markspace_pre\\.main_4 (4.118:4.118:4.118))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_parity_bit\\.main_4 (4.118:4.118:4.118))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_parity_error_pre\\.main_4 (3.209:3.209:3.209))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_0\\.main_2 (4.844:4.844:4.844))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_2\\.main_4 (5.759:5.759:5.759))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_3\\.main_2 (4.844:4.844:4.844))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_status_2\\.main_4 (3.209:3.209:3.209))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_status_3\\.main_2 (4.844:4.844:4.844))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (3.501:3.501:3.501))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART\:BUART\:rx_bitclk_enable\\.main_2 (3.647:3.647:3.647))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:pollcount_0\\.main_1 (3.647:3.647:3.647))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:pollcount_1\\.main_1 (3.647:3.647:3.647))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:rx_bitclk_enable\\.main_1 (3.647:3.647:3.647))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:pollcount_0\\.main_0 (3.639:3.639:3.639))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:pollcount_1\\.main_0 (3.639:3.639:3.639))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:rx_bitclk_enable\\.main_0 (3.639:3.639:3.639))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_load_fifo\\.main_9 (2.650:2.650:2.650))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_0\\.main_8 (3.376:3.376:3.376))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_2\\.main_9 (2.650:2.650:2.650))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_3\\.main_7 (3.376:3.376:3.376))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_load_fifo\\.main_8 (2.639:2.639:2.639))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_0\\.main_7 (3.372:3.372:3.372))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_2\\.main_8 (2.639:2.639:2.639))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_3\\.main_6 (3.372:3.372:3.372))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_load_fifo\\.main_7 (2.643:2.643:2.643))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_0\\.main_6 (3.368:3.368:3.368))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_2\\.main_7 (2.643:2.643:2.643))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_3\\.main_5 (3.368:3.368:3.368))
    (INTERCONNECT \\UART\:BUART\:rx_counter_load\\.q \\UART\:BUART\:sRX\:RxBitCounter\\.load (4.394:4.394:4.394))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:rx_status_4\\.main_1 (3.672:3.672:3.672))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:rx_status_5\\.main_0 (2.933:2.933:2.933))
    (INTERCONNECT \\UART\:BUART\:rx_last\\.q \\UART\:BUART\:rx_state_2\\.main_10 (2.283:2.283:2.283))
    (INTERCONNECT \\UART\:BUART\:rx_load_fifo\\.q \\UART\:BUART\:rx_status_4\\.main_0 (2.297:2.297:2.297))
    (INTERCONNECT \\UART\:BUART\:rx_load_fifo\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_load (3.965:3.965:3.965))
    (INTERCONNECT \\UART\:BUART\:rx_markspace_pre\\.q \\UART\:BUART\:rx_markspace_pre\\.main_8 (2.297:2.297:2.297))
    (INTERCONNECT \\UART\:BUART\:rx_parity_bit\\.q \\UART\:BUART\:rx_parity_bit\\.main_8 (2.635:2.635:2.635))
    (INTERCONNECT \\UART\:BUART\:rx_parity_bit\\.q \\UART\:BUART\:rx_parity_error_pre\\.main_9 (3.414:3.414:3.414))
    (INTERCONNECT \\UART\:BUART\:rx_parity_error_pre\\.q \\UART\:BUART\:rx_parity_error_pre\\.main_8 (2.317:2.317:2.317))
    (INTERCONNECT \\UART\:BUART\:rx_parity_error_pre\\.q \\UART\:BUART\:rx_status_2\\.main_7 (2.317:2.317:2.317))
    (INTERCONNECT \\UART\:BUART\:rx_postpoll\\.q \\UART\:BUART\:rx_markspace_pre\\.main_5 (3.704:3.704:3.704))
    (INTERCONNECT \\UART\:BUART\:rx_postpoll\\.q \\UART\:BUART\:rx_parity_bit\\.main_5 (3.704:3.704:3.704))
    (INTERCONNECT \\UART\:BUART\:rx_postpoll\\.q \\UART\:BUART\:rx_parity_error_pre\\.main_5 (2.805:2.805:2.805))
    (INTERCONNECT \\UART\:BUART\:rx_postpoll\\.q \\UART\:BUART\:rx_state_0\\.main_3 (3.728:3.728:3.728))
    (INTERCONNECT \\UART\:BUART\:rx_postpoll\\.q \\UART\:BUART\:rx_status_3\\.main_3 (3.728:3.728:3.728))
    (INTERCONNECT \\UART\:BUART\:rx_postpoll\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.808:2.808:2.808))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_counter_load\\.main_1 (6.036:6.036:6.036))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_load_fifo\\.main_3 (4.420:4.420:4.420))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_markspace_pre\\.main_3 (6.015:6.015:6.015))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_parity_bit\\.main_3 (6.015:6.015:6.015))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_parity_error_pre\\.main_3 (5.366:5.366:5.366))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_0\\.main_1 (4.778:4.778:4.778))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_2\\.main_3 (4.420:4.420:4.420))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_3\\.main_1 (4.778:4.778:4.778))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_1 (4.777:4.777:4.777))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_status_2\\.main_3 (5.366:5.366:5.366))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_status_3\\.main_1 (4.778:4.778:4.778))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (5.917:5.917:5.917))
    (INTERCONNECT \\UART\:BUART\:rx_state_1\\.q \\UART\:BUART\:rx_counter_load\\.main_0 (7.084:7.084:7.084))
    (INTERCONNECT \\UART\:BUART\:rx_state_1\\.q \\UART\:BUART\:rx_load_fifo\\.main_2 (2.930:2.930:2.930))
    (INTERCONNECT \\UART\:BUART\:rx_state_1\\.q \\UART\:BUART\:rx_markspace_pre\\.main_2 (8.050:8.050:8.050))
    (INTERCONNECT \\UART\:BUART\:rx_state_1\\.q \\UART\:BUART\:rx_parity_bit\\.main_2 (8.050:8.050:8.050))
    (INTERCONNECT \\UART\:BUART\:rx_state_1\\.q \\UART\:BUART\:rx_parity_error_pre\\.main_2 (6.114:6.114:6.114))
    (INTERCONNECT \\UART\:BUART\:rx_state_1\\.q \\UART\:BUART\:rx_state_0\\.main_0 (4.480:4.480:4.480))
    (INTERCONNECT \\UART\:BUART\:rx_state_1\\.q \\UART\:BUART\:rx_state_2\\.main_2 (2.930:2.930:2.930))
    (INTERCONNECT \\UART\:BUART\:rx_state_1\\.q \\UART\:BUART\:rx_state_3\\.main_0 (4.480:4.480:4.480))
    (INTERCONNECT \\UART\:BUART\:rx_state_1\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_0 (5.504:5.504:5.504))
    (INTERCONNECT \\UART\:BUART\:rx_state_1\\.q \\UART\:BUART\:rx_status_2\\.main_2 (6.114:6.114:6.114))
    (INTERCONNECT \\UART\:BUART\:rx_state_1\\.q \\UART\:BUART\:rx_status_3\\.main_0 (4.480:4.480:4.480))
    (INTERCONNECT \\UART\:BUART\:rx_state_1\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (7.175:7.175:7.175))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_counter_load\\.main_3 (6.665:6.665:6.665))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_load_fifo\\.main_6 (2.295:2.295:2.295))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_markspace_pre\\.main_7 (7.237:7.237:7.237))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_parity_bit\\.main_7 (7.237:7.237:7.237))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_parity_error_pre\\.main_7 (4.831:4.831:4.831))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_0\\.main_5 (4.905:4.905:4.905))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_2\\.main_6 (2.295:2.295:2.295))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_3\\.main_4 (4.905:4.905:4.905))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_3 (3.839:3.839:3.839))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_status_2\\.main_6 (4.831:4.831:4.831))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_status_3\\.main_5 (4.905:4.905:4.905))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_counter_load\\.main_2 (6.058:6.058:6.058))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_load_fifo\\.main_5 (3.692:3.692:3.692))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_markspace_pre\\.main_6 (6.631:6.631:6.631))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_parity_bit\\.main_6 (6.631:6.631:6.631))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_parity_error_pre\\.main_6 (5.219:5.219:5.219))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_0\\.main_4 (2.795:2.795:2.795))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_2\\.main_5 (3.692:3.692:3.692))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_3\\.main_3 (2.795:2.795:2.795))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_2 (2.780:2.780:2.780))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_status_2\\.main_5 (5.219:5.219:5.219))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_status_3\\.main_4 (2.795:2.795:2.795))
    (INTERCONNECT \\UART\:BUART\:rx_state_stop1_reg\\.q \\UART\:BUART\:rx_status_5\\.main_1 (2.289:2.289:2.289))
    (INTERCONNECT \\UART\:BUART\:rx_status_2\\.q \\UART\:BUART\:sRX\:RxSts\\.status_2 (2.318:2.318:2.318))
    (INTERCONNECT \\UART\:BUART\:rx_status_3\\.q \\UART\:BUART\:sRX\:RxSts\\.status_3 (2.932:2.932:2.932))
    (INTERCONNECT \\UART\:BUART\:rx_status_4\\.q \\UART\:BUART\:sRX\:RxSts\\.status_4 (3.689:3.689:3.689))
    (INTERCONNECT \\UART\:BUART\:rx_status_5\\.q \\UART\:BUART\:sRX\:RxSts\\.status_5 (2.931:2.931:2.931))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_mark\\.main_7 (7.227:7.227:7.227))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_parity_bit\\.main_6 (10.380:10.380:10.380))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_0\\.main_8 (7.227:7.227:7.227))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_1\\.main_7 (3.470:3.470:3.470))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_2\\.main_7 (3.470:3.470:3.470))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:txn\\.main_3 (5.118:5.118:5.118))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:txn_split\\.main_8 (7.260:7.260:7.260))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:counter_load_not\\.main_2 (5.324:5.324:5.324))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (8.305:8.305:8.305))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_bitclk\\.main_2 (5.324:5.324:5.324))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_0\\.main_4 (8.864:8.864:8.864))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_1\\.main_4 (5.900:5.900:5.900))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_2\\.main_4 (5.900:5.900:5.900))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_status_0\\.main_2 (6.545:6.545:6.545))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:tx_mark\\.main_6 (9.803:9.803:9.803))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:tx_state_0\\.main_7 (9.803:9.803:9.803))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:tx_state_1\\.main_6 (11.627:11.627:11.627))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:tx_state_2\\.main_6 (11.627:11.627:11.627))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:txn_split\\.main_7 (9.244:9.244:9.244))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:tx_ctrl_mark_last\\.main_3 (2.301:2.301:2.301))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:tx_mark\\.main_8 (3.949:3.949:3.949))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:sTX\:TxSts\\.status_1 (3.718:3.718:3.718))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:tx_state_0\\.main_5 (2.948:2.948:2.948))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:tx_status_0\\.main_3 (3.738:3.738:3.738))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:sTX\:TxSts\\.status_3 (5.467:5.467:5.467))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:tx_status_2\\.main_0 (4.975:4.975:4.975))
    (INTERCONNECT \\UART\:BUART\:tx_mark\\.q \\UART\:BUART\:tx_mark\\.main_9 (2.598:2.598:2.598))
    (INTERCONNECT \\UART\:BUART\:tx_mark\\.q \\UART\:BUART\:txn_split\\.main_9 (2.596:2.596:2.596))
    (INTERCONNECT \\UART\:BUART\:tx_parity_bit\\.q \\UART\:BUART\:tx_parity_bit\\.main_7 (2.637:2.637:2.637))
    (INTERCONNECT \\UART\:BUART\:tx_parity_bit\\.q \\UART\:BUART\:txn_split\\.main_10 (5.660:5.660:5.660))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART\:BUART\:txn_split\\.main_5 (2.322:2.322:2.322))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:counter_load_not\\.main_1 (9.660:9.660:9.660))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (5.670:5.670:5.670))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_bitclk\\.main_1 (9.660:9.660:9.660))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_mark\\.main_4 (9.173:9.173:9.173))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_parity_bit\\.main_4 (8.918:8.918:8.918))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_0\\.main_3 (9.173:9.173:9.173))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_1\\.main_3 (9.648:9.648:9.648))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_2\\.main_3 (9.648:9.648:9.648))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_status_0\\.main_1 (6.497:6.497:6.497))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:txn_split\\.main_4 (8.615:8.615:8.615))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:counter_load_not\\.main_0 (3.697:3.697:3.697))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (7.762:7.762:7.762))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_bitclk\\.main_0 (3.697:3.697:3.697))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_mark\\.main_3 (7.640:7.640:7.640))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_parity_bit\\.main_3 (11.331:11.331:11.331))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_0\\.main_2 (7.640:7.640:7.640))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_1\\.main_2 (3.699:3.699:3.699))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_2\\.main_2 (3.699:3.699:3.699))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_status_0\\.main_0 (8.696:8.696:8.696))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:txn\\.main_1 (7.249:7.249:7.249))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:txn_split\\.main_3 (7.768:7.768:7.768))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:counter_load_not\\.main_3 (5.066:5.066:5.066))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_bitclk\\.main_3 (5.066:5.066:5.066))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_mark\\.main_5 (10.521:10.521:10.521))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_parity_bit\\.main_5 (12.290:12.290:12.290))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_0\\.main_6 (10.521:10.521:10.521))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_1\\.main_5 (6.636:6.636:6.636))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_2\\.main_5 (6.636:6.636:6.636))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_status_0\\.main_4 (9.870:9.870:9.870))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:txn\\.main_2 (5.468:5.468:5.468))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:txn_split\\.main_6 (9.960:9.960:9.960))
    (INTERCONNECT \\UART\:BUART\:tx_status_0\\.q \\UART\:BUART\:sTX\:TxSts\\.status_0 (2.316:2.316:2.316))
    (INTERCONNECT \\UART\:BUART\:tx_status_2\\.q \\UART\:BUART\:sTX\:TxSts\\.status_2 (2.930:2.930:2.930))
    (INTERCONNECT \\UART\:BUART\:txn\\.q Net_11408.main_0 (7.354:7.354:7.354))
    (INTERCONNECT \\UART\:BUART\:txn\\.q \\UART\:BUART\:tx_parity_bit\\.main_2 (9.106:9.106:9.106))
    (INTERCONNECT \\UART\:BUART\:txn\\.q \\UART\:BUART\:txn\\.main_0 (4.377:4.377:4.377))
    (INTERCONNECT \\UART\:BUART\:txn\\.q \\UART\:BUART\:txn_split\\.main_2 (9.135:9.135:9.135))
    (INTERCONNECT \\UART\:BUART\:txn_split\\.q \\UART\:BUART\:txn\\.main_4 (7.632:7.632:7.632))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:rx_markspace_pre\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:rx_parity_bit\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:rx_parity_error_pre\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:rx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:rx_status_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:tx_mark\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:tx_parity_bit\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\USBUART\:Dp\\.interrupt \\USBUART\:dp_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.usb_int \\USBUART\:bus_reset\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.arb_int \\USBUART\:arb_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_0 \\USBUART\:ep_0\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_1 \\USBUART\:ep_1\\.interrupt (8.712:8.712:8.712))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_2 \\USBUART\:ep_2\\.interrupt (8.726:8.726:8.726))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_3 \\USBUART\:ep_3\\.interrupt (8.745:8.745:8.745))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cl1_comb \\sec_counter\:CounterUDB\:prevCompare\\.main_0 (2.931:2.931:2.931))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cl1_comb \\sec_counter\:CounterUDB\:status_0\\.main_0 (2.931:2.931:2.931))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\sec_counter\:CounterUDB\:count_enable\\.main_1 (2.323:2.323:2.323))
    (INTERCONNECT \\sec_counter\:CounterUDB\:count_enable\\.q \\sec_counter\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_1 (5.220:5.220:5.220))
    (INTERCONNECT \\sec_counter\:CounterUDB\:count_enable\\.q \\sec_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_1 (6.166:6.166:6.166))
    (INTERCONNECT \\sec_counter\:CounterUDB\:count_enable\\.q \\sec_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_1 (7.772:7.772:7.772))
    (INTERCONNECT \\sec_counter\:CounterUDB\:count_enable\\.q \\sec_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_1 (8.783:8.783:8.783))
    (INTERCONNECT \\sec_counter\:CounterUDB\:count_stored_i\\.q \\sec_counter\:CounterUDB\:count_enable\\.main_2 (2.297:2.297:2.297))
    (INTERCONNECT \\sec_counter\:CounterUDB\:hwCapture\\.q \\sec_counter\:CounterUDB\:sC32\:counterdp\:u0\\.f0_load (3.703:3.703:3.703))
    (INTERCONNECT \\sec_counter\:CounterUDB\:hwCapture\\.q \\sec_counter\:CounterUDB\:sC32\:counterdp\:u1\\.f0_load (3.689:3.689:3.689))
    (INTERCONNECT \\sec_counter\:CounterUDB\:hwCapture\\.q \\sec_counter\:CounterUDB\:sC32\:counterdp\:u2\\.f0_load (2.796:2.796:2.796))
    (INTERCONNECT \\sec_counter\:CounterUDB\:hwCapture\\.q \\sec_counter\:CounterUDB\:sC32\:counterdp\:u3\\.f0_load (2.811:2.811:2.811))
    (INTERCONNECT \\sec_counter\:CounterUDB\:hwCapture\\.q \\sec_counter\:CounterUDB\:sSTSReg\:stsreg\\.status_4 (2.899:2.899:2.899))
    (INTERCONNECT \\sec_counter\:CounterUDB\:overflow_reg_i\\.q \\sec_counter\:CounterUDB\:status_2\\.main_1 (2.302:2.302:2.302))
    (INTERCONNECT \\sec_counter\:CounterUDB\:prevCapture\\.q \\sec_counter\:CounterUDB\:hwCapture\\.main_1 (2.294:2.294:2.294))
    (INTERCONNECT \\sec_counter\:CounterUDB\:prevCompare\\.q \\sec_counter\:CounterUDB\:status_0\\.main_1 (2.297:2.297:2.297))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\sec_counter\:CounterUDB\:overflow_reg_i\\.main_0 (4.978:4.978:4.978))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\sec_counter\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_0 (3.583:3.583:3.583))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\sec_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_0 (3.865:3.865:3.865))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\sec_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_0 (2.949:2.949:2.949))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\sec_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_0 (2.952:2.952:2.952))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\sec_counter\:CounterUDB\:status_2\\.main_0 (4.970:4.970:4.970))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ce0 \\sec_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ce0 \\sec_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:status_0\\.q \\sec_counter\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (4.151:4.151:4.151))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u3\\.z0_comb \\sec_counter\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (5.899:5.899:5.899))
    (INTERCONNECT \\sec_counter\:CounterUDB\:status_2\\.q \\sec_counter\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.922:2.922:2.922))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u3\\.f0_blk_stat_comb \\sec_counter\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.903:2.903:2.903))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u3\\.f0_bus_stat_comb \\sec_counter\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (5.855:5.855:5.855))
    (INTERCONNECT __ONE__.q \\BitCounterEnc\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u0\\.route_si (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.route_si (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.route_si (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.route_si (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\sec_counter\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\sec_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\sec_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\sec_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ZERO__.q \\Boundary32bit\:CounterHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT cydff_10.q \\Period\:bSR\:load_reg\\.main_0 (2.906:2.906:2.906))
    (INTERCONNECT cydff_10.q \\Period\:bSR\:status_0\\.main_0 (2.906:2.906:2.906))
    (INTERCONNECT cydff_14.q \\sec_counter\:CounterUDB\:hwCapture\\.main_0 (2.299:2.299:2.299))
    (INTERCONNECT cydff_14.q \\sec_counter\:CounterUDB\:prevCapture\\.main_0 (2.299:2.299:2.299))
    (INTERCONNECT cydff_5.q Net_1037.main_0 (2.237:2.237:2.237))
    (INTERCONNECT cydff_8.q Net_10749.clk_en (2.317:2.317:2.317))
    (INTERCONNECT cydff_9.q Clock_tiktak\(0\).pin_input (10.313:10.313:10.313))
    (INTERCONNECT cydff_9.q HI_0.clock_0 (6.208:6.208:6.208))
    (INTERCONNECT cydff_9.q HI_1.clock_0 (8.390:8.390:8.390))
    (INTERCONNECT cydff_9.q HI_10.clock_0 (6.208:6.208:6.208))
    (INTERCONNECT cydff_9.q HI_11.clock_0 (10.674:10.674:10.674))
    (INTERCONNECT cydff_9.q HI_12.clock_0 (10.675:10.675:10.675))
    (INTERCONNECT cydff_9.q HI_13.clock_0 (8.392:8.392:8.392))
    (INTERCONNECT cydff_9.q HI_14.clock_0 (8.392:8.392:8.392))
    (INTERCONNECT cydff_9.q HI_15.clock_0 (8.392:8.392:8.392))
    (INTERCONNECT cydff_9.q HI_16.clock_0 (14.204:14.204:14.204))
    (INTERCONNECT cydff_9.q HI_17.clock_0 (14.204:14.204:14.204))
    (INTERCONNECT cydff_9.q HI_18.clock_0 (14.204:14.204:14.204))
    (INTERCONNECT cydff_9.q HI_19.clock_0 (14.204:14.204:14.204))
    (INTERCONNECT cydff_9.q HI_2.clock_0 (3.174:3.174:3.174))
    (INTERCONNECT cydff_9.q HI_3.clock_0 (3.174:3.174:3.174))
    (INTERCONNECT cydff_9.q HI_4.clock_0 (3.174:3.174:3.174))
    (INTERCONNECT cydff_9.q HI_5.clock_0 (3.174:3.174:3.174))
    (INTERCONNECT cydff_9.q HI_6.clock_0 (3.174:3.174:3.174))
    (INTERCONNECT cydff_9.q HI_7.clock_0 (3.174:3.174:3.174))
    (INTERCONNECT cydff_9.q HI_8.clock_0 (8.937:8.937:8.937))
    (INTERCONNECT cydff_9.q HI_9.clock_0 (7.595:7.595:7.595))
    (INTERCONNECT cydff_9.q cydff_9__SYNC.in (15.548:15.548:15.548))
    (INTERCONNECT cydff_9.q cydff_9__SYNC_1.in (12.127:12.127:12.127))
    (INTERCONNECT cydff_9__SYNC.out \\sec_counter\:CounterUDB\:count_stored_i\\.clk_en (8.324:8.324:8.324))
    (INTERCONNECT cydff_9__SYNC.out \\sec_counter\:CounterUDB\:overflow_reg_i\\.clk_en (8.324:8.324:8.324))
    (INTERCONNECT cydff_9__SYNC.out \\sec_counter\:CounterUDB\:prevCapture\\.clk_en (6.508:6.508:6.508))
    (INTERCONNECT cydff_9__SYNC.out \\sec_counter\:CounterUDB\:prevCompare\\.clk_en (7.417:7.417:7.417))
    (INTERCONNECT cydff_9__SYNC.out \\sec_counter\:CounterUDB\:sC32\:counterdp\:u0\\.clk_en (7.417:7.417:7.417))
    (INTERCONNECT cydff_9__SYNC.out \\sec_counter\:CounterUDB\:sC32\:counterdp\:u1\\.clk_en (2.917:2.917:2.917))
    (INTERCONNECT cydff_9__SYNC.out \\sec_counter\:CounterUDB\:sC32\:counterdp\:u2\\.clk_en (6.508:6.508:6.508))
    (INTERCONNECT cydff_9__SYNC.out \\sec_counter\:CounterUDB\:sC32\:counterdp\:u3\\.clk_en (5.126:5.126:5.126))
    (INTERCONNECT cydff_9__SYNC.out \\sec_counter\:CounterUDB\:sSTSReg\:stsreg\\.clk_en (7.417:7.417:7.417))
    (INTERCONNECT cydff_9__SYNC_1.out \\sec_counter\:CounterUDB\:sCTRLReg\:ctrlreg\\.clk_en (4.363:4.363:4.363))
    (INTERCONNECT preouts_2.q My_wire_0.main_2 (8.427:8.427:8.427))
    (INTERCONNECT preouts_2.q My_wire_1.main_2 (7.538:7.538:7.538))
    (INTERCONNECT preouts_2.q My_wire_2.main_0 (6.565:6.565:6.565))
    (INTERCONNECT preouts_2.q \\GlitchFilter_3\:genblk1\[0\]\:sample\\.main_2 (8.427:8.427:8.427))
    (INTERCONNECT preouts_2.q \\GlitchFilter_3\:genblk1\[1\]\:sample\\.main_2 (7.538:7.538:7.538))
    (INTERCONNECT preouts_2.q \\GlitchFilter_3\:genblk1\[2\]\:sample\\.main_0 (6.565:6.565:6.565))
    (INTERCONNECT ClockBlock.clk_bus_glb_ff \\Boundary32bit\:CounterHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u0\\.ce0 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u0\\.cl0 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u0\\.z0 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u0\\.ff0 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u0\\.ce1 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u0\\.cl1 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u0\\.z1 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u0\\.ff1 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u0\\.co_msb \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u0\\.sol_msb \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u0\\.cfbo \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.sor \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.cmsbo \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.cl0 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.z0 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.ff0 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.ce1 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.cl1 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.z1 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.ff1 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.co_msb \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.sol_msb \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.cfbo \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.sor \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.cmsbo \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.cl0 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.z0 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.ff0 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.ce1 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.cl1 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.z1 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.ff1 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.co_msb \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.sol_msb \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.cfbo \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.sor \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.cmsbo \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u0\\.cl0 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u0\\.z0 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u0\\.ff0 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u0\\.ce1 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u0\\.cl1 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u0\\.z1 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u0\\.ff1 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u0\\.co_msb \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u0\\.sol_msb \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u0\\.cfbo \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.sor \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.cmsbo \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.cl0 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.z0 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.ff0 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.ce1 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.cl1 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.z1 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.ff1 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.co_msb \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.sol_msb \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.cfbo \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.sor \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.cmsbo \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.cl0 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.z0 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.ff0 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.ce1 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.cl1 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.z1 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.ff1 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.co_msb \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.sol_msb \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.cfbo \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.sor \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.cmsbo \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.cl0 \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.z0 \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.ff0 \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.ce1 \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.cl1 \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.z1 \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.ff1 \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.co_msb \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.sol_msb \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.cfbo \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.sor \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.cmsbo \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.cl0 \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.z0 \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.ff0 \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.ce1 \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.cl1 \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.z1 \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.ff1 \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.co_msb \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.sol_msb \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.cfbo \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.sor \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.cmsbo \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.cl0 \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.z0 \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.ff0 \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.ce1 \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.cl1 \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.z1 \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.ff1 \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.co_msb \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.sol_msb \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.cfbo \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.sor \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.cmsbo \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u0\\.cl0 \\sec_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u0\\.z0 \\sec_counter\:CounterUDB\:sC32\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u0\\.ff0 \\sec_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u0\\.ce1 \\sec_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u0\\.cl1 \\sec_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u0\\.z1 \\sec_counter\:CounterUDB\:sC32\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u0\\.ff1 \\sec_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u0\\.co_msb \\sec_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u0\\.sol_msb \\sec_counter\:CounterUDB\:sC32\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u0\\.cfbo \\sec_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u1\\.sor \\sec_counter\:CounterUDB\:sC32\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cmsbo \\sec_counter\:CounterUDB\:sC32\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cl0 \\sec_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u1\\.z0 \\sec_counter\:CounterUDB\:sC32\:counterdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ff0 \\sec_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ce1 \\sec_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cl1 \\sec_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u1\\.z1 \\sec_counter\:CounterUDB\:sC32\:counterdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u1\\.ff1 \\sec_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u1\\.co_msb \\sec_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u1\\.sol_msb \\sec_counter\:CounterUDB\:sC32\:counterdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cfbo \\sec_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u2\\.sor \\sec_counter\:CounterUDB\:sC32\:counterdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cmsbo \\sec_counter\:CounterUDB\:sC32\:counterdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cl0 \\sec_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u2\\.z0 \\sec_counter\:CounterUDB\:sC32\:counterdp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ff0 \\sec_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ce1 \\sec_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cl1 \\sec_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u2\\.z1 \\sec_counter\:CounterUDB\:sC32\:counterdp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u2\\.ff1 \\sec_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u2\\.co_msb \\sec_counter\:CounterUDB\:sC32\:counterdp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u2\\.sol_msb \\sec_counter\:CounterUDB\:sC32\:counterdp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cfbo \\sec_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u3\\.sor \\sec_counter\:CounterUDB\:sC32\:counterdp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\sec_counter\:CounterUDB\:sC32\:counterdp\:u3\\.cmsbo \\sec_counter\:CounterUDB\:sC32\:counterdp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT LOAD\(0\).pad_out LOAD\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT LOAD\(0\)_PAD LOAD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Sh_out\(0\).pad_out Sh_out\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Sh_out\(0\)_PAD Sh_out\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT TC\(0\).pad_out TC\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT TC\(0\)_PAD TC\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Compare\(0\).pad_out Compare\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Compare\(0\)_PAD Compare\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockEncDelay\(0\).pad_out ClockEncDelay\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT ClockEncDelay\(0\)_PAD ClockEncDelay\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH1_N\(0\).pad_out DOut_CH1_N\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH1_N\(0\)_PAD DOut_CH1_N\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT EN1\(0\).pad_out EN1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT EN1\(0\)_PAD EN1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH1_P\(0\).pad_out DOut_CH1_P\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH1_P\(0\)_PAD DOut_CH1_P\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Start\(0\)_PAD Start\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockEnc\(0\).pad_out ClockEnc\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT ClockEnc\(0\)_PAD ClockEnc\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LOAD_1\(0\).pad_out LOAD_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT LOAD_1\(0\)_PAD LOAD_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED\(0\).pad_out LED\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT LED\(0\)_PAD LED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Clock_tiktak\(0\).pad_out Clock_tiktak\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Clock_tiktak\(0\)_PAD Clock_tiktak\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Out_TikTak_1\(0\).pad_out Out_TikTak_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Out_TikTak_1\(0\)_PAD Out_TikTak_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT TC_word\(0\).pad_out TC_word\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT TC_word\(0\)_PAD TC_word\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_1\(0\)_PAD Rx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\)_PAD Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CH32kHZ_IN\(0\)_PAD CH32kHZ_IN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CH32kHZ_OUT\(0\)_PAD CH32kHZ_OUT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH2_P\(0\).pad_out DOut_CH2_P\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH2_P\(0\)_PAD DOut_CH2_P\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH2_N\(0\).pad_out DOut_CH2_N\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH2_N\(0\)_PAD DOut_CH2_N\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH3_N\(0\).pad_out DOut_CH3_N\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH3_N\(0\)_PAD DOut_CH3_N\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH3_P\(0\).pad_out DOut_CH3_P\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH3_P\(0\)_PAD DOut_CH3_P\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH4_P\(0\).pad_out DOut_CH4_P\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH4_P\(0\)_PAD DOut_CH4_P\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH4_N\(0\).pad_out DOut_CH4_N\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH4_N\(0\)_PAD DOut_CH4_N\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Out_TikTak_3\(0\).pad_out Out_TikTak_3\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Out_TikTak_3\(0\)_PAD Out_TikTak_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PPS\(0\)_PAD PPS\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Out_TikTak\(0\).pad_out Out_TikTak\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Out_TikTak\(0\)_PAD Out_TikTak\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Clock_tiktak_1\(0\).pad_out Clock_tiktak_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Clock_tiktak_1\(0\)_PAD Clock_tiktak_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Clock_tiktak_2\(0\).pad_out Clock_tiktak_2\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Clock_tiktak_2\(0\)_PAD Clock_tiktak_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Clock_tiktak_3\(0\).pad_out Clock_tiktak_3\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Clock_tiktak_3\(0\)_PAD Clock_tiktak_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Clock_tiktak_4\(0\).pad_out Clock_tiktak_4\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Clock_tiktak_4\(0\)_PAD Clock_tiktak_4\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
