= Week 6

== TO DO

* Implementation on Vitis-HLS

== Achievements

* Interface defined
* 1st FPGA implementation

== Results

* _c.f. Vitis HLS reports_

== Questions

* Which target flow: _Vivado IP Flow_ or _Vitis Kernel Flow_?
* To fit (location, strand) on 32 bits, replace the LSBit of location by the strand?
* Take a look at the interfaces?
* Size of the buffers?
* Which target device?
