***********
bsg_nand
***********

* Overview

  This is a two-input NAND gate.

- Port
  
  +---------+---------+----------+---------------------------------------------+
  |  Type   |   NAME  |   WIDTH  |    DESCRIPTION                              |
  +---------+---------+----------+---------------------------------------------+ 
  |         |    a_i  | width_p  | data input port                             |
  +  INPUT  +---------+----------+---------------------------------------------+
  |         |    b_i  | width_p  | data input port                             |
  +---------+---------+----------+---------------------------------------------+
  | OUTPUT  |    o    | width_p  | data output port                            |
  +---------+---------+----------+---------------------------------------------+

* Parameter

  +------------+-----------------------------------------------------+---------------------+
  |   Name     |     DESCRIPTION                                     |       DEFAULT       |
  +------------+-----------------------------------------------------+---------------------+ 
  |  width_p   | input and output data width.                        |        "inv"        |
  +------------+-----------------------------------------------------+---------------------+ 
  |  harden_p  | use harden IP or not                                |           1         |
  +------------+-----------------------------------------------------+---------------------+

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_nand.jpg

***********
bsg_nor2
***********

* Overview

  This is a two-input NOR gate.

- Port
  
  +---------+---------+----------+---------------------------------------------+
  |  Type   |   NAME  |   WIDTH  |    DESCRIPTION                              |
  +---------+---------+----------+---------------------------------------------+ 
  |         |    a_i  | width_p  | data input port                             |
  +  INPUT  +---------+----------+---------------------------------------------+
  |         |    b_i  | width_p  | data input port                             |
  +---------+---------+----------+---------------------------------------------+
  | OUTPUT  |    o    | width_p  | data output port                            |
  +---------+---------+----------+---------------------------------------------+

* Parameter

  +------------+-----------------------------------------------------+---------------------+
  |   Name     |     DESCRIPTION                                     |       DEFAULT       |
  +------------+-----------------------------------------------------+---------------------+ 
  |  width_p   | input and output data width.                        |        "inv"        |
  +------------+-----------------------------------------------------+---------------------+ 
  |  harden_p  |  use harden IP or not                               |          1          |
  +------------+-----------------------------------------------------+---------------------+

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_nor2.jpg

***********
bsg_nor3
***********

* Overview

  This is a three-input NOR gate.

- Port
  
  +---------+---------+----------+---------------------------------------------+
  |  Type   |   NAME  |   WIDTH  |    DESCRIPTION                              |
  +---------+---------+----------+---------------------------------------------+ 
  |         |    a_i  | width_p  | data input port                             |
  +         +---------+----------+---------------------------------------------+
  |  INPUT  |    b_i  | width_p  | data input port                             |
  +         +---------+----------+---------------------------------------------+
  |         |    c_i  | width_p  | data input port                             |
  +---------+---------+----------+---------------------------------------------+
  | OUTPUT  |    o    | width_p  | data output port                            |
  +---------+---------+----------+---------------------------------------------+

* Parameter

  +------------+-----------------------------------------------------+---------------------+
  |   Name     |     DESCRIPTION                                     |       DEFAULT       |
  +------------+-----------------------------------------------------+---------------------+ 
  |  width_p   | input and output data width.                        |       "inv"         |
  +------------+-----------------------------------------------------+---------------------+ 
  |  harden_p  | use harden IP or not                                |          1          |
  +------------+-----------------------------------------------------+---------------------+

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_nor3.jpg   
   
***********
bsg_xor
***********

* Overview

  This is a two-input XOR gate.

- Port
  
  +---------+---------+----------+---------------------------------------------+
  |  Type   |   NAME  |   WIDTH  |    DESCRIPTION                              |
  +---------+---------+----------+---------------------------------------------+ 
  |         |    a_i  | width_p  | data input port                             |
  +  INPUT  +---------+----------+---------------------------------------------+
  |         |    b_i  | width_p  | data input port                             |
  +---------+---------+----------+---------------------------------------------+
  | OUTPUT  |    o    | width_p  | data output port                            |
  +---------+---------+----------+---------------------------------------------+

* Parameter

  +------------+-----------------------------------------------------+---------------------+
  |   Name     |     DESCRIPTION                                     |       DEFAULT       |
  +------------+-----------------------------------------------------+---------------------+ 
  |  width_p   | input and output data width.                        |        "inv"        |
  +------------+-----------------------------------------------------+---------------------+ 
  |  harden_p  | use harden IP or not                                |          1          |
  +------------+-----------------------------------------------------+---------------------+

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_xor.jpg 

***********
bsg_xnor
***********

* Overview

  This is a two-input XNOR gate.

- Port
  
  +---------+---------+----------+---------------------------------------------+
  |  Type   |   NAME  |   WIDTH  |    DESCRIPTION                              |
  +---------+---------+----------+---------------------------------------------+ 
  |         |    a_i  | width_p  | data input port                             |
  +  INPUT  +---------+----------+---------------------------------------------+
  |         |    b_i  | width_p  | data input port                             |
  +---------+---------+----------+---------------------------------------------+
  | OUTPUT  |    o    | width_p  | data output port                            |
  +---------+---------+----------+---------------------------------------------+

* Parameter

  +------------+-----------------------------------------------------+---------------------+
  |   Name     |     DESCRIPTION                                     |       DEFAULT       |
  +------------+-----------------------------------------------------+---------------------+ 
  |  width_p   | input and output data width.                        |        "inv"        |
  +------------+-----------------------------------------------------+---------------------+ 
  |  harden_p  | use harden IP or not                                |          1          |
  +------------+-----------------------------------------------------+---------------------+

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_xnor.jpg

*********************
bsg_muxi2_gatestack
*********************

* Overview

  This is a two-selection selector with width of width_p bits.

- Port
  
  +---------+---------+----------+---------------------------------------------+
  |  Type   |   NAME  |   WIDTH  |    DESCRIPTION                              |
  +---------+---------+----------+---------------------------------------------+ 
  |         |    i0   | width_p  | data input port                             |
  +         +---------+----------+---------------------------------------------+
  |  INPUT  |    i1   | width_p  | data input port                             |
  +         +---------+----------+---------------------------------------------+
  |         |    i2   | width_p  | select port                                 |
  +---------+---------+----------+---------------------------------------------+
  | OUTPUT  |    o    | width_p  | data output port                            |
  +---------+---------+----------+---------------------------------------------+

* Parameter

  +------------+-----------------------------------------------------+---------------------+
  |   Name     |     DESCRIPTION                                     |       DEFAULT       |
  +------------+-----------------------------------------------------+---------------------+ 
  |  width_p   |         input and output data width.                |        "inv"        |
  +------------+-----------------------------------------------------+---------------------+ 
  |  harden_p  |           use harden IP or not                      |          1          |
  +------------+-----------------------------------------------------+---------------------+

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_muxi2_gatestack.jpg   

************
bsg_reduce
************

* Overview

  The function of this module is to perform the reduction.

- Port
  
  +---------+---------+----------+---------------------------------------------+
  |  Type   |   NAME  |   WIDTH  |    DESCRIPTION                              |
  +---------+---------+----------+---------------------------------------------+ 
  |  INPUT  |    i    | width_p  | data input port                             |
  +---------+---------+----------+---------------------------------------------+
  |  OUTPUT |    o    |    1     | data output port                            |
  +---------+---------+----------+---------------------------------------------+

* Parameter

  +------------+-----------------------------------------------------+---------------------+
  |   Name     |     DESCRIPTION                                     |       DEFAULT       |
  +------------+-----------------------------------------------------+---------------------+ 
  |  width_p   | input and output data width.                        |        "inv"        |
  +------------+-----------------------------------------------------+---------------------+ 
  |  xor_p     | xor operation judgment expression                   |          0          |
  +------------+-----------------------------------------------------+---------------------+
  |  and_p     | and operation judgment expression                   |          0          |
  +------------+-----------------------------------------------------+---------------------+
  |  or_p      | or operation judgment expression                    |          0          |
  +------------+-----------------------------------------------------+---------------------+
  |  harden_p  | use harden IP or not                                |          0          |      
  +------------+-----------------------------------------------------+---------------------+
  
- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_reduce.jpg   
   
************
bsg_tiehi
************

* Overview

  The function of this module is to output width_p bit 1.

- Port
  
  +---------+---------+---------------------------+---------------------------------------------+
  |  Type   |   NAME  |           WIDTH           |    DESCRIPTION                              |
  +---------+---------+---------------------------+---------------------------------------------+
  | OUTPUT  |    o    |          width_p          |  data output port                           |
  +---------+---------+---------------------------+---------------------------------------------+
  
  

* Parameter

  +------------+-----------------------------------------------------+---------------------+
  |   Name     |     DESCRIPTION                                     |       DEFAULT       |
  +------------+-----------------------------------------------------+---------------------+ 
  |  width_p   | input and output data width.                        |        "inv"        |
  +------------+-----------------------------------------------------+---------------------+ 
  |  harden_p  | use harden IP or not                                |          1          |      
  +------------+-----------------------------------------------------+---------------------+
  
- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_tiehi.jpg 

************
bsg_tielo
************

* Overview

  The function of this module is to output width_p bit 0.

- Port
  
  +---------+---------+---------------------------+---------------------------------------------+
  |  Type   |   NAME  |           WIDTH           |    DESCRIPTION                              |
  +---------+---------+---------------------------+---------------------------------------------+
  | OUTPUT  |    o    |          width_p          |  data output port                           |
  +---------+---------+---------------------------+---------------------------------------------+
  
* Parameter

  +------------+-----------------------------------------------------+---------------------+
  |   Name     |     DESCRIPTION                                     |       DEFAULT       |
  +------------+-----------------------------------------------------+---------------------+ 
  |  width_p   | input and output data width.                        |        "inv"        |
  +------------+-----------------------------------------------------+---------------------+ 
  |  harden_p  | use harden IP or not                                |          1          |      
  +------------+-----------------------------------------------------+---------------------+
  
- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_tielo.jpg
     
******************
bsg_mux_one_hot
******************

* Overview

  This module is a multi-bit selector with one-hot encoding.

- Port
  
  +---------+---------------+---------------------------+---------------------------------------------+
  |  Type   |      NAME     |           WIDTH           |    DESCRIPTION                              |
  +---------+---------------+---------------------------+---------------------------------------------+ 
  |         |     data_i    |        els_p*width_p      |   data input port                           |
  +  INPUT  +---------------+---------------------------+---------------------------------------------+
  |         | sel_one_hot_i |           els_p           |   sel input port                            |
  +---------+---------------+---------------------------+---------------------------------------------+
  | OUTPUT  |    data_o     |          width_p          |   data output port                          |
  +---------+---------------+---------------------------+---------------------------------------------+
  
* Parameter

  +------------+-----------------------------------------------------+---------------------+
  |   Name     |     DESCRIPTION                                     |       DEFAULT       |
  +------------+-----------------------------------------------------+---------------------+ 
  |  width_p   |    input and output data width.                     |        "inv"        |
  +------------+-----------------------------------------------------+---------------------+ 
  |   els_p    |    input and output data width.                     |          1          |
  +------------+-----------------------------------------------------+---------------------+
  |  harden_p  |    use harden IP or not                             |          1          |
  +------------+-----------------------------------------------------+---------------------+

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_mux_one_hot.jpg    
       
***********
bsg_strobe
***********

* Overview

  The function of this module is to cyclically schedule arbitration.

- Port
  
  +---------+-------------+----------+---------------------------------------------+
  |  Type   |     NAME    |   WIDTH  |    DESCRIPTION                              |
  +---------+-------------+----------+---------------------------------------------+ 
  |         |    clk_i    |     1    | data input port                             |
  +         +-------------+----------+---------------------------------------------+
  |  INPUT  |  reset_r_i  |     1    | data input port                             |
  +         +-------------+----------+---------------------------------------------+
  |         | init_val_r_i| width_p  | data input port                             |
  +---------+-------------+----------+---------------------------------------------+
  | OUTPUT  |  strobe_r_o |     1    | data output port                            |
  +---------+-------------+----------+---------------------------------------------+

* Parameter

  +------------+-----------------------------------------------------+---------------------+
  |   Name     |              DESCRIPTION                            |       DEFAULT       |
  +------------+-----------------------------------------------------+---------------------+ 
  |  width_p   |         input and output data width.                |        "inv"        |
  +------------+-----------------------------------------------------+---------------------+ 
  |  harden_p  |           use harden IP or not                      |          0          |
  +------------+-----------------------------------------------------+---------------------+

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_strobe.jpg
   
   

  