#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Oct 10 16:44:29 2019
# Process ID: 17096
# Current directory: D:/MW/Rototype/VVD/FPGA/FPGA_0/repo/PHS_ctrl/PHS_ctrl.runs/synth_1
# Command line: vivado.exe -log PHS_ctrl.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PHS_ctrl.tcl
# Log file: D:/MW/Rototype/VVD/FPGA/FPGA_0/repo/PHS_ctrl/PHS_ctrl.runs/synth_1/PHS_ctrl.vds
# Journal file: D:/MW/Rototype/VVD/FPGA/FPGA_0/repo/PHS_ctrl/PHS_ctrl.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source PHS_ctrl.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/MW/Rototype/VVD/FPGA/FPGA_0/repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/MW/Rototype/VVD/FPGA/FPGA_0/repo' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/MW/Rototype/VVD/FPGA/FPGA_0/repo/PHS_ctrl/PHS_ctrl.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Eda_Tools/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top PHS_ctrl -part xc7s75fgga676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s75'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s75'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19768 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 468.629 ; gain = 102.004
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PHS_ctrl' [D:/MW/Rototype/VVD/FPGA/FPGA_0/repo/PHS_ctrl/PHS_ctrl.srcs/sources_1/new/PHS_ctrl.vhd:36]
	Parameter PRESENT bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PHS_ctrl_real' declared at 'D:/MW/Rototype/VVD/FPGA/FPGA_0/repo/PHS_ctrl/PHS_ctrl.srcs/sources_1/new/PHS_ctrl_real.vhd:9' bound to instance 'PHS_ctrl' of component 'PHS_ctrl_real' [D:/MW/Rototype/VVD/FPGA/FPGA_0/repo/PHS_ctrl/PHS_ctrl.srcs/sources_1/new/PHS_ctrl.vhd:90]
INFO: [Synth 8-638] synthesizing module 'PHS_ctrl_real' [D:/MW/Rototype/VVD/FPGA/FPGA_0/repo/PHS_ctrl/PHS_ctrl.srcs/sources_1/new/PHS_ctrl_real.vhd:40]
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [D:/MW/Rototype/VVD/FPGA/FPGA_0/repo/PHS_ctrl/PHS_ctrl.srcs/sources_1/new/PHS_ctrl_real.vhd:27]
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [D:/MW/Rototype/VVD/FPGA/FPGA_0/repo/PHS_ctrl/PHS_ctrl.srcs/sources_1/new/PHS_ctrl_real.vhd:28]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [D:/MW/Rototype/VVD/FPGA/FPGA_0/repo/PHS_ctrl/PHS_ctrl.srcs/sources_1/new/PHS_ctrl_real.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [D:/MW/Rototype/VVD/FPGA/FPGA_0/repo/PHS_ctrl/PHS_ctrl.srcs/sources_1/new/PHS_ctrl_real.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element status_i_d_reg was removed.  [D:/MW/Rototype/VVD/FPGA/FPGA_0/repo/PHS_ctrl/PHS_ctrl.srcs/sources_1/new/PHS_ctrl_real.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element vld_in_i_d_reg was removed.  [D:/MW/Rototype/VVD/FPGA/FPGA_0/repo/PHS_ctrl/PHS_ctrl.srcs/sources_1/new/PHS_ctrl_real.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'PHS_ctrl_real' (1#1) [D:/MW/Rototype/VVD/FPGA/FPGA_0/repo/PHS_ctrl/PHS_ctrl.srcs/sources_1/new/PHS_ctrl_real.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'PHS_ctrl' (2#1) [D:/MW/Rototype/VVD/FPGA/FPGA_0/repo/PHS_ctrl/PHS_ctrl.srcs/sources_1/new/PHS_ctrl.vhd:36]
WARNING: [Synth 8-3331] design PHS_ctrl_real has unconnected port irq_mask[1]
WARNING: [Synth 8-3331] design PHS_ctrl_real has unconnected port irq_mask[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 524.031 ; gain = 157.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 524.031 ; gain = 157.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s75fgga676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 524.031 ; gain = 157.406
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s75fgga676-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 524.031 ; gain = 157.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      7 Bit        Muxes := 8     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PHS_ctrl_real 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      7 Bit        Muxes := 8     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 140 (col length:80)
BRAMs: 180 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design PHS_ctrl has unconnected port irq_mask[1]
WARNING: [Synth 8-3331] design PHS_ctrl has unconnected port irq_mask[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 663.047 ; gain = 296.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 663.047 ; gain = 296.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 663.961 ; gain = 297.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 663.961 ; gain = 297.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 663.961 ; gain = 297.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 663.961 ; gain = 297.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 663.961 ; gain = 297.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 663.961 ; gain = 297.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 663.961 ; gain = 297.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     1|
|3     |LUT1   |     4|
|4     |LUT2   |    15|
|5     |LUT3   |     7|
|6     |LUT4   |    14|
|7     |LUT5   |    12|
|8     |LUT6   |    22|
|9     |FDRE   |    73|
|10    |IBUF   |    17|
|11    |OBUF   |     6|
+------+-------+------+

Report Instance Areas: 
+------+---------------+--------------+------+
|      |Instance       |Module        |Cells |
+------+---------------+--------------+------+
|1     |top            |              |   172|
|2     |  \R.PHS_ctrl  |PHS_ctrl_real |   148|
+------+---------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 663.961 ; gain = 297.336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 663.961 ; gain = 297.336
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 663.961 ; gain = 297.336
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 763.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 763.301 ; gain = 409.496
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 763.301 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/MW/Rototype/VVD/FPGA/FPGA_0/repo/PHS_ctrl/PHS_ctrl.runs/synth_1/PHS_ctrl.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PHS_ctrl_utilization_synth.rpt -pb PHS_ctrl_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 10 16:44:46 2019...
