

================================================================
== Vivado HLS Report for 'Loop_1_proc'
================================================================
* Date:           Sun Apr 23 22:29:43 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.100 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5120|     5120| 25.600 us | 25.600 us |  5120|  5120|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     5111|     5111|         3|          1|          1|  5110|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|      36|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|     122|    -|
|Register             |        -|      -|      133|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      0|      133|     158|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_137_p2                        |     +    |      0|  0|  13|          13|           1|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln68_fu_131_p2                |   icmp   |      0|  0|  13|          13|          13|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  36|          32|          20|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  50|         11|    1|         11|
    |ap_done                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_phi_mux_i_0_i_i_phi_fu_103_p4  |   9|          2|   13|         26|
    |i_0_i_i_reg_99                    |   9|          2|   13|         26|
    |in1_V_blk_n_AR                    |   9|          2|    1|          2|
    |in1_V_blk_n_R                     |   9|          2|    1|          2|
    |in1_V_offset_blk_n                |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 122|         27|   33|         75|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |  10|   0|   10|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |i_0_i_i_reg_99                   |  13|   0|   13|          0|
    |i_0_i_i_reg_99_pp0_iter1_reg     |  13|   0|   13|          0|
    |i_reg_168                        |  13|   0|   13|          0|
    |icmp_ln68_reg_164                |   1|   0|    1|          0|
    |icmp_ln68_reg_164_pp0_iter1_reg  |   1|   0|    1|          0|
    |in1_V_addr_reg_158               |  62|   0|   64|          2|
    |trunc_ln_i_reg_173               |  16|   0|   16|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 133|   0|  135|          2|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |  Loop_1_proc | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |  Loop_1_proc | return value |
|ap_start              |  in |    1| ap_ctrl_hs |  Loop_1_proc | return value |
|ap_done               | out |    1| ap_ctrl_hs |  Loop_1_proc | return value |
|ap_continue           |  in |    1| ap_ctrl_hs |  Loop_1_proc | return value |
|ap_idle               | out |    1| ap_ctrl_hs |  Loop_1_proc | return value |
|ap_ready              | out |    1| ap_ctrl_hs |  Loop_1_proc | return value |
|m_axi_in1_V_AWVALID   | out |    1|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_AWREADY   |  in |    1|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_AWADDR    | out |   64|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_AWID      | out |    1|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_AWLEN     | out |   32|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_AWSIZE    | out |    3|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_AWBURST   | out |    2|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_AWLOCK    | out |    2|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_AWCACHE   | out |    4|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_AWPROT    | out |    3|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_AWQOS     | out |    4|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_AWREGION  | out |    4|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_AWUSER    | out |    1|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_WVALID    | out |    1|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_WREADY    |  in |    1|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_WDATA     | out |   32|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_WSTRB     | out |    4|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_WLAST     | out |    1|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_WID       | out |    1|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_WUSER     | out |    1|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_ARVALID   | out |    1|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_ARREADY   |  in |    1|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_ARADDR    | out |   64|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_ARID      | out |    1|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_ARLEN     | out |   32|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_ARSIZE    | out |    3|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_ARBURST   | out |    2|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_ARLOCK    | out |    2|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_ARCACHE   | out |    4|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_ARPROT    | out |    3|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_ARQOS     | out |    4|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_ARREGION  | out |    4|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_ARUSER    | out |    1|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_RVALID    |  in |    1|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_RREADY    | out |    1|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_RDATA     |  in |   32|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_RLAST     |  in |    1|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_RID       |  in |    1|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_RUSER     |  in |    1|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_RRESP     |  in |    2|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_BVALID    |  in |    1|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_BREADY    | out |    1|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_BRESP     |  in |    2|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_BID       |  in |    1|    m_axi   |     in1_V    |    pointer   |
|m_axi_in1_V_BUSER     |  in |    1|    m_axi   |     in1_V    |    pointer   |
|in1_V_offset_dout     |  in |   64|   ap_fifo  | in1_V_offset |    pointer   |
|in1_V_offset_empty_n  |  in |    1|   ap_fifo  | in1_V_offset |    pointer   |
|in1_V_offset_read     | out |    1|   ap_fifo  | in1_V_offset |    pointer   |
|in_buf1_V_address0    | out |   13|  ap_memory |   in_buf1_V  |     array    |
|in_buf1_V_ce0         | out |    1|  ap_memory |   in_buf1_V  |     array    |
|in_buf1_V_we0         | out |    1|  ap_memory |   in_buf1_V  |     array    |
|in_buf1_V_d0          | out |   16|  ap_memory |   in_buf1_V  |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

