// Seed: 2776786311
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    output wor id_2,
    input tri0 id_3,
    output wor id_4,
    input wor id_5,
    input wire id_6,
    output tri1 id_7,
    output uwire id_8,
    output supply1 id_9,
    input wor id_10,
    output tri id_11,
    input tri0 id_12,
    input uwire id_13,
    output wor id_14,
    input uwire id_15,
    output tri id_16,
    output supply1 id_17
);
  wire id_19, id_20, id_21;
  uwire id_22 = -1;
  initial id_4 = 1;
  id_23(
      .id_0(id_1 - id_22), .id_1(id_15), .id_2(~1 && 'b0), .id_3(id_22), .id_4(1)
  );
  wor id_24, id_25 = 1, id_26, id_27, id_28;
endmodule
module module_1 #(
    parameter id_14 = 32'd80,
    parameter id_15 = 32'd86
) (
    output supply1 id_0,
    input supply1 id_1,
    output logic id_2,
    input wor id_3,
    input tri id_4,
    input tri id_5,
    input supply0 id_6,
    input wor id_7,
    output wire id_8,
    output supply0 id_9,
    output wor id_10,
    input tri0 id_11,
    output tri1 id_12
);
  always
    if (id_3) begin
      id_2 <= 1;
    end
  defparam id_14 = 1, id_15 = 1'd0;
  wire id_16;
  id_17(
      1
  );
  wire id_18, id_19;
  module_0(
      id_4,
      id_6,
      id_12,
      id_5,
      id_0,
      id_3,
      id_4,
      id_9,
      id_9,
      id_8,
      id_4,
      id_9,
      id_5,
      id_6,
      id_0,
      id_1,
      id_8,
      id_12
  );
  always disable id_20;
  wire id_21;
endmodule
