Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Wed Mar 22 00:49:44 2017
| Host         : siqingxu-VirtualBox running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file io_demo_timing_summary_routed.rpt -rpx io_demo_timing_summary_routed.rpx
| Design       : io_demo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.783        0.000                      0                  601        0.104        0.000                      0                  601        4.020        0.000                       0                   283  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.783        0.000                      0                  601        0.104        0.000                      0                  601        4.020        0.000                       0                   283  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.830ns  (logic 3.054ns (39.004%)  route 4.776ns (60.996%))
  Logic Levels:           9  (CARRY4=5 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.605     5.207    keyb/CLK
    SLICE_X33Y124        FDRE                                         r  keyb/keyb_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDRE (Prop_fdre_C_Q)         0.456     5.663 f  keyb/keyb_char_reg[1]/Q
                         net (fo=12, routed)          0.858     6.521    keyb/key_char[1]
    SLICE_X29Y124        LUT4 (Prop_lut4_I1_O)        0.152     6.673 f  keyb/count1_carry__1_i_14/O
                         net (fo=10, routed)          0.946     7.619    keyb/count1_carry__1_i_14_n_0
    SLICE_X32Y127        LUT5 (Prop_lut5_I2_O)        0.320     7.939 f  keyb/count1_carry__1_i_11/O
                         net (fo=2, routed)           0.512     8.451    keyb/count1_carry__1_i_11_n_0
    SLICE_X34Y124        LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  keyb/count1_carry__1_i_9/O
                         net (fo=3, routed)           0.635     9.412    snd/p_3_out[11]
    SLICE_X33Y124        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.797 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     9.806    snd/count1_carry__1_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.920    snd/count1_carry__2_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.254 r  snd/count1_carry__3/O[1]
                         net (fo=2, routed)           0.721    10.975    snd/count1[18]
    SLICE_X32Y125        LUT4 (Prop_lut4_I3_O)        0.303    11.278 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.278    snd/count0_carry__1_i_7_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.828 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.828    snd/count0_carry__1_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.942 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.095    13.037    snd/count0_carry__2_n_0
    SLICE_X31Y121        FDRE                                         r  snd/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.492    14.914    snd/clk
    SLICE_X31Y121        FDRE                                         r  snd/count_reg[0]/C
                         clock pessimism              0.276    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X31Y121        FDRE (Setup_fdre_C_R)       -0.335    14.820    snd/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -13.037    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.830ns  (logic 3.054ns (39.004%)  route 4.776ns (60.996%))
  Logic Levels:           9  (CARRY4=5 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.605     5.207    keyb/CLK
    SLICE_X33Y124        FDRE                                         r  keyb/keyb_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDRE (Prop_fdre_C_Q)         0.456     5.663 f  keyb/keyb_char_reg[1]/Q
                         net (fo=12, routed)          0.858     6.521    keyb/key_char[1]
    SLICE_X29Y124        LUT4 (Prop_lut4_I1_O)        0.152     6.673 f  keyb/count1_carry__1_i_14/O
                         net (fo=10, routed)          0.946     7.619    keyb/count1_carry__1_i_14_n_0
    SLICE_X32Y127        LUT5 (Prop_lut5_I2_O)        0.320     7.939 f  keyb/count1_carry__1_i_11/O
                         net (fo=2, routed)           0.512     8.451    keyb/count1_carry__1_i_11_n_0
    SLICE_X34Y124        LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  keyb/count1_carry__1_i_9/O
                         net (fo=3, routed)           0.635     9.412    snd/p_3_out[11]
    SLICE_X33Y124        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.797 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     9.806    snd/count1_carry__1_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.920    snd/count1_carry__2_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.254 r  snd/count1_carry__3/O[1]
                         net (fo=2, routed)           0.721    10.975    snd/count1[18]
    SLICE_X32Y125        LUT4 (Prop_lut4_I3_O)        0.303    11.278 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.278    snd/count0_carry__1_i_7_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.828 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.828    snd/count0_carry__1_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.942 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.095    13.037    snd/count0_carry__2_n_0
    SLICE_X31Y121        FDRE                                         r  snd/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.492    14.914    snd/clk
    SLICE_X31Y121        FDRE                                         r  snd/count_reg[1]/C
                         clock pessimism              0.276    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X31Y121        FDRE (Setup_fdre_C_R)       -0.335    14.820    snd/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -13.037    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.830ns  (logic 3.054ns (39.004%)  route 4.776ns (60.996%))
  Logic Levels:           9  (CARRY4=5 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.605     5.207    keyb/CLK
    SLICE_X33Y124        FDRE                                         r  keyb/keyb_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDRE (Prop_fdre_C_Q)         0.456     5.663 f  keyb/keyb_char_reg[1]/Q
                         net (fo=12, routed)          0.858     6.521    keyb/key_char[1]
    SLICE_X29Y124        LUT4 (Prop_lut4_I1_O)        0.152     6.673 f  keyb/count1_carry__1_i_14/O
                         net (fo=10, routed)          0.946     7.619    keyb/count1_carry__1_i_14_n_0
    SLICE_X32Y127        LUT5 (Prop_lut5_I2_O)        0.320     7.939 f  keyb/count1_carry__1_i_11/O
                         net (fo=2, routed)           0.512     8.451    keyb/count1_carry__1_i_11_n_0
    SLICE_X34Y124        LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  keyb/count1_carry__1_i_9/O
                         net (fo=3, routed)           0.635     9.412    snd/p_3_out[11]
    SLICE_X33Y124        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.797 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     9.806    snd/count1_carry__1_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.920    snd/count1_carry__2_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.254 r  snd/count1_carry__3/O[1]
                         net (fo=2, routed)           0.721    10.975    snd/count1[18]
    SLICE_X32Y125        LUT4 (Prop_lut4_I3_O)        0.303    11.278 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.278    snd/count0_carry__1_i_7_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.828 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.828    snd/count0_carry__1_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.942 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.095    13.037    snd/count0_carry__2_n_0
    SLICE_X31Y121        FDRE                                         r  snd/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.492    14.914    snd/clk
    SLICE_X31Y121        FDRE                                         r  snd/count_reg[2]/C
                         clock pessimism              0.276    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X31Y121        FDRE (Setup_fdre_C_R)       -0.335    14.820    snd/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -13.037    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.830ns  (logic 3.054ns (39.004%)  route 4.776ns (60.996%))
  Logic Levels:           9  (CARRY4=5 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.605     5.207    keyb/CLK
    SLICE_X33Y124        FDRE                                         r  keyb/keyb_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDRE (Prop_fdre_C_Q)         0.456     5.663 f  keyb/keyb_char_reg[1]/Q
                         net (fo=12, routed)          0.858     6.521    keyb/key_char[1]
    SLICE_X29Y124        LUT4 (Prop_lut4_I1_O)        0.152     6.673 f  keyb/count1_carry__1_i_14/O
                         net (fo=10, routed)          0.946     7.619    keyb/count1_carry__1_i_14_n_0
    SLICE_X32Y127        LUT5 (Prop_lut5_I2_O)        0.320     7.939 f  keyb/count1_carry__1_i_11/O
                         net (fo=2, routed)           0.512     8.451    keyb/count1_carry__1_i_11_n_0
    SLICE_X34Y124        LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  keyb/count1_carry__1_i_9/O
                         net (fo=3, routed)           0.635     9.412    snd/p_3_out[11]
    SLICE_X33Y124        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.797 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     9.806    snd/count1_carry__1_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.920    snd/count1_carry__2_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.254 r  snd/count1_carry__3/O[1]
                         net (fo=2, routed)           0.721    10.975    snd/count1[18]
    SLICE_X32Y125        LUT4 (Prop_lut4_I3_O)        0.303    11.278 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.278    snd/count0_carry__1_i_7_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.828 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.828    snd/count0_carry__1_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.942 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.095    13.037    snd/count0_carry__2_n_0
    SLICE_X31Y121        FDRE                                         r  snd/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.492    14.914    snd/clk
    SLICE_X31Y121        FDRE                                         r  snd/count_reg[3]/C
                         clock pessimism              0.276    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X31Y121        FDRE (Setup_fdre_C_R)       -0.335    14.820    snd/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -13.037    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.830ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.780ns  (logic 3.054ns (39.257%)  route 4.726ns (60.743%))
  Logic Levels:           9  (CARRY4=5 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.605     5.207    keyb/CLK
    SLICE_X33Y124        FDRE                                         r  keyb/keyb_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDRE (Prop_fdre_C_Q)         0.456     5.663 f  keyb/keyb_char_reg[1]/Q
                         net (fo=12, routed)          0.858     6.521    keyb/key_char[1]
    SLICE_X29Y124        LUT4 (Prop_lut4_I1_O)        0.152     6.673 f  keyb/count1_carry__1_i_14/O
                         net (fo=10, routed)          0.946     7.619    keyb/count1_carry__1_i_14_n_0
    SLICE_X32Y127        LUT5 (Prop_lut5_I2_O)        0.320     7.939 f  keyb/count1_carry__1_i_11/O
                         net (fo=2, routed)           0.512     8.451    keyb/count1_carry__1_i_11_n_0
    SLICE_X34Y124        LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  keyb/count1_carry__1_i_9/O
                         net (fo=3, routed)           0.635     9.412    snd/p_3_out[11]
    SLICE_X33Y124        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.797 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     9.806    snd/count1_carry__1_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.920    snd/count1_carry__2_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.254 r  snd/count1_carry__3/O[1]
                         net (fo=2, routed)           0.721    10.975    snd/count1[18]
    SLICE_X32Y125        LUT4 (Prop_lut4_I3_O)        0.303    11.278 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.278    snd/count0_carry__1_i_7_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.828 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.828    snd/count0_carry__1_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.942 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.045    12.987    snd/count0_carry__2_n_0
    SLICE_X31Y123        FDRE                                         r  snd/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.489    14.911    snd/clk
    SLICE_X31Y123        FDRE                                         r  snd/count_reg[10]/C
                         clock pessimism              0.276    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X31Y123        FDRE (Setup_fdre_C_R)       -0.335    14.817    snd/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                         -12.987    
  -------------------------------------------------------------------
                         slack                                  1.830    

Slack (MET) :             1.830ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.780ns  (logic 3.054ns (39.257%)  route 4.726ns (60.743%))
  Logic Levels:           9  (CARRY4=5 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.605     5.207    keyb/CLK
    SLICE_X33Y124        FDRE                                         r  keyb/keyb_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDRE (Prop_fdre_C_Q)         0.456     5.663 f  keyb/keyb_char_reg[1]/Q
                         net (fo=12, routed)          0.858     6.521    keyb/key_char[1]
    SLICE_X29Y124        LUT4 (Prop_lut4_I1_O)        0.152     6.673 f  keyb/count1_carry__1_i_14/O
                         net (fo=10, routed)          0.946     7.619    keyb/count1_carry__1_i_14_n_0
    SLICE_X32Y127        LUT5 (Prop_lut5_I2_O)        0.320     7.939 f  keyb/count1_carry__1_i_11/O
                         net (fo=2, routed)           0.512     8.451    keyb/count1_carry__1_i_11_n_0
    SLICE_X34Y124        LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  keyb/count1_carry__1_i_9/O
                         net (fo=3, routed)           0.635     9.412    snd/p_3_out[11]
    SLICE_X33Y124        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.797 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     9.806    snd/count1_carry__1_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.920    snd/count1_carry__2_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.254 r  snd/count1_carry__3/O[1]
                         net (fo=2, routed)           0.721    10.975    snd/count1[18]
    SLICE_X32Y125        LUT4 (Prop_lut4_I3_O)        0.303    11.278 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.278    snd/count0_carry__1_i_7_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.828 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.828    snd/count0_carry__1_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.942 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.045    12.987    snd/count0_carry__2_n_0
    SLICE_X31Y123        FDRE                                         r  snd/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.489    14.911    snd/clk
    SLICE_X31Y123        FDRE                                         r  snd/count_reg[11]/C
                         clock pessimism              0.276    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X31Y123        FDRE (Setup_fdre_C_R)       -0.335    14.817    snd/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                         -12.987    
  -------------------------------------------------------------------
                         slack                                  1.830    

Slack (MET) :             1.830ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.780ns  (logic 3.054ns (39.257%)  route 4.726ns (60.743%))
  Logic Levels:           9  (CARRY4=5 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.605     5.207    keyb/CLK
    SLICE_X33Y124        FDRE                                         r  keyb/keyb_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDRE (Prop_fdre_C_Q)         0.456     5.663 f  keyb/keyb_char_reg[1]/Q
                         net (fo=12, routed)          0.858     6.521    keyb/key_char[1]
    SLICE_X29Y124        LUT4 (Prop_lut4_I1_O)        0.152     6.673 f  keyb/count1_carry__1_i_14/O
                         net (fo=10, routed)          0.946     7.619    keyb/count1_carry__1_i_14_n_0
    SLICE_X32Y127        LUT5 (Prop_lut5_I2_O)        0.320     7.939 f  keyb/count1_carry__1_i_11/O
                         net (fo=2, routed)           0.512     8.451    keyb/count1_carry__1_i_11_n_0
    SLICE_X34Y124        LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  keyb/count1_carry__1_i_9/O
                         net (fo=3, routed)           0.635     9.412    snd/p_3_out[11]
    SLICE_X33Y124        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.797 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     9.806    snd/count1_carry__1_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.920    snd/count1_carry__2_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.254 r  snd/count1_carry__3/O[1]
                         net (fo=2, routed)           0.721    10.975    snd/count1[18]
    SLICE_X32Y125        LUT4 (Prop_lut4_I3_O)        0.303    11.278 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.278    snd/count0_carry__1_i_7_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.828 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.828    snd/count0_carry__1_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.942 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.045    12.987    snd/count0_carry__2_n_0
    SLICE_X31Y123        FDRE                                         r  snd/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.489    14.911    snd/clk
    SLICE_X31Y123        FDRE                                         r  snd/count_reg[8]/C
                         clock pessimism              0.276    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X31Y123        FDRE (Setup_fdre_C_R)       -0.335    14.817    snd/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                         -12.987    
  -------------------------------------------------------------------
                         slack                                  1.830    

Slack (MET) :             1.830ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.780ns  (logic 3.054ns (39.257%)  route 4.726ns (60.743%))
  Logic Levels:           9  (CARRY4=5 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.605     5.207    keyb/CLK
    SLICE_X33Y124        FDRE                                         r  keyb/keyb_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDRE (Prop_fdre_C_Q)         0.456     5.663 f  keyb/keyb_char_reg[1]/Q
                         net (fo=12, routed)          0.858     6.521    keyb/key_char[1]
    SLICE_X29Y124        LUT4 (Prop_lut4_I1_O)        0.152     6.673 f  keyb/count1_carry__1_i_14/O
                         net (fo=10, routed)          0.946     7.619    keyb/count1_carry__1_i_14_n_0
    SLICE_X32Y127        LUT5 (Prop_lut5_I2_O)        0.320     7.939 f  keyb/count1_carry__1_i_11/O
                         net (fo=2, routed)           0.512     8.451    keyb/count1_carry__1_i_11_n_0
    SLICE_X34Y124        LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  keyb/count1_carry__1_i_9/O
                         net (fo=3, routed)           0.635     9.412    snd/p_3_out[11]
    SLICE_X33Y124        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.797 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     9.806    snd/count1_carry__1_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.920    snd/count1_carry__2_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.254 r  snd/count1_carry__3/O[1]
                         net (fo=2, routed)           0.721    10.975    snd/count1[18]
    SLICE_X32Y125        LUT4 (Prop_lut4_I3_O)        0.303    11.278 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.278    snd/count0_carry__1_i_7_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.828 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.828    snd/count0_carry__1_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.942 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.045    12.987    snd/count0_carry__2_n_0
    SLICE_X31Y123        FDRE                                         r  snd/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.489    14.911    snd/clk
    SLICE_X31Y123        FDRE                                         r  snd/count_reg[9]/C
                         clock pessimism              0.276    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X31Y123        FDRE (Setup_fdre_C_R)       -0.335    14.817    snd/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                         -12.987    
  -------------------------------------------------------------------
                         slack                                  1.830    

Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.689ns  (logic 3.054ns (39.719%)  route 4.635ns (60.281%))
  Logic Levels:           9  (CARRY4=5 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.605     5.207    keyb/CLK
    SLICE_X33Y124        FDRE                                         r  keyb/keyb_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDRE (Prop_fdre_C_Q)         0.456     5.663 f  keyb/keyb_char_reg[1]/Q
                         net (fo=12, routed)          0.858     6.521    keyb/key_char[1]
    SLICE_X29Y124        LUT4 (Prop_lut4_I1_O)        0.152     6.673 f  keyb/count1_carry__1_i_14/O
                         net (fo=10, routed)          0.946     7.619    keyb/count1_carry__1_i_14_n_0
    SLICE_X32Y127        LUT5 (Prop_lut5_I2_O)        0.320     7.939 f  keyb/count1_carry__1_i_11/O
                         net (fo=2, routed)           0.512     8.451    keyb/count1_carry__1_i_11_n_0
    SLICE_X34Y124        LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  keyb/count1_carry__1_i_9/O
                         net (fo=3, routed)           0.635     9.412    snd/p_3_out[11]
    SLICE_X33Y124        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.797 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     9.806    snd/count1_carry__1_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.920    snd/count1_carry__2_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.254 r  snd/count1_carry__3/O[1]
                         net (fo=2, routed)           0.721    10.975    snd/count1[18]
    SLICE_X32Y125        LUT4 (Prop_lut4_I3_O)        0.303    11.278 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.278    snd/count0_carry__1_i_7_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.828 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.828    snd/count0_carry__1_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.942 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.955    12.896    snd/count0_carry__2_n_0
    SLICE_X31Y122        FDRE                                         r  snd/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.490    14.912    snd/clk
    SLICE_X31Y122        FDRE                                         r  snd/count_reg[4]/C
                         clock pessimism              0.276    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X31Y122        FDRE (Setup_fdre_C_R)       -0.335    14.818    snd/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -12.896    
  -------------------------------------------------------------------
                         slack                                  1.922    

Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.689ns  (logic 3.054ns (39.719%)  route 4.635ns (60.281%))
  Logic Levels:           9  (CARRY4=5 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.605     5.207    keyb/CLK
    SLICE_X33Y124        FDRE                                         r  keyb/keyb_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y124        FDRE (Prop_fdre_C_Q)         0.456     5.663 f  keyb/keyb_char_reg[1]/Q
                         net (fo=12, routed)          0.858     6.521    keyb/key_char[1]
    SLICE_X29Y124        LUT4 (Prop_lut4_I1_O)        0.152     6.673 f  keyb/count1_carry__1_i_14/O
                         net (fo=10, routed)          0.946     7.619    keyb/count1_carry__1_i_14_n_0
    SLICE_X32Y127        LUT5 (Prop_lut5_I2_O)        0.320     7.939 f  keyb/count1_carry__1_i_11/O
                         net (fo=2, routed)           0.512     8.451    keyb/count1_carry__1_i_11_n_0
    SLICE_X34Y124        LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  keyb/count1_carry__1_i_9/O
                         net (fo=3, routed)           0.635     9.412    snd/p_3_out[11]
    SLICE_X33Y124        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.797 r  snd/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.009     9.806    snd/count1_carry__1_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  snd/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.920    snd/count1_carry__2_n_0
    SLICE_X33Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.254 r  snd/count1_carry__3/O[1]
                         net (fo=2, routed)           0.721    10.975    snd/count1[18]
    SLICE_X32Y125        LUT4 (Prop_lut4_I3_O)        0.303    11.278 r  snd/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.278    snd/count0_carry__1_i_7_n_0
    SLICE_X32Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.828 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.828    snd/count0_carry__1_n_0
    SLICE_X32Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.942 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.955    12.896    snd/count0_carry__2_n_0
    SLICE_X31Y122        FDRE                                         r  snd/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.490    14.912    snd/clk
    SLICE_X31Y122        FDRE                                         r  snd/count_reg[5]/C
                         clock pessimism              0.276    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X31Y122        FDRE (Setup_fdre_C_R)       -0.335    14.818    snd/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -12.896    
  -------------------------------------------------------------------
                         slack                                  1.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.598     1.517    accel/accel/ADXL_Control/SPI_Interface/clock_IBUF_BUFG
    SLICE_X87Y70         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[5]/Q
                         net (fo=1, routed)           0.115     1.774    accel/accel/ADXL_Control/Dout[5]
    SLICE_X84Y70         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][5]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.867     2.032    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X84Y70         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][5]_srl4/CLK
                         clock pessimism             -0.479     1.552    
    SLICE_X84Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.669    accel/accel/ADXL_Control/Data_Reg_reg[3][5]_srl4
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][6]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.598     1.517    accel/accel/ADXL_Control/SPI_Interface/clock_IBUF_BUFG
    SLICE_X87Y70         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[6]/Q
                         net (fo=1, routed)           0.115     1.774    accel/accel/ADXL_Control/Dout[6]
    SLICE_X84Y70         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][6]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.867     2.032    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X84Y70         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][6]_srl4/CLK
                         clock pessimism             -0.479     1.552    
    SLICE_X84Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.667    accel/accel/ADXL_Control/Data_Reg_reg[3][6]_srl4
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.598     1.517    accel/accel/ADXL_Control/SPI_Interface/clock_IBUF_BUFG
    SLICE_X86Y70         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y70         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[1]/Q
                         net (fo=1, routed)           0.120     1.778    accel/accel/ADXL_Control/Dout[1]
    SLICE_X84Y70         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.867     2.032    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X84Y70         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
                         clock pessimism             -0.479     1.552    
    SLICE_X84Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.654    accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.134%)  route 0.115ns (44.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.600     1.519    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X82Y67         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y67         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  accel/accel/ADXL_Control/Data_Reg_reg[0][0]/Q
                         net (fo=2, routed)           0.115     1.775    accel/accel/ADXL_Control/Adxl_Data_Ready
    SLICE_X84Y68         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.869     2.034    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X84Y68         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
                         clock pessimism             -0.501     1.532    
    SLICE_X84Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.649    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.185%)  route 0.119ns (45.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.598     1.517    accel/accel/ADXL_Control/SPI_Interface/clock_IBUF_BUFG
    SLICE_X86Y70         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y70         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[3]/Q
                         net (fo=1, routed)           0.119     1.778    accel/accel/ADXL_Control/Dout[3]
    SLICE_X84Y70         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.867     2.032    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X84Y70         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
                         clock pessimism             -0.479     1.552    
    SLICE_X84Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.646    accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.592     1.511    accel/accel/ADXL_Control/SPI_Interface/clock_IBUF_BUFG
    SLICE_X81Y71         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[6]/Q
                         net (fo=1, routed)           0.116     1.768    accel/accel/ADXL_Control/SPI_Interface/MOSI_REG[6]
    SLICE_X79Y71         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.860     2.025    accel/accel/ADXL_Control/SPI_Interface/clock_IBUF_BUFG
    SLICE_X79Y71         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/C
                         clock pessimism             -0.479     1.545    
    SLICE_X79Y71         FDRE (Hold_fdre_C_D)         0.070     1.615    accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Cmd_Reg_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/D_Send_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.593     1.512    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X80Y70         FDRE                                         r  accel/accel/ADXL_Control/Cmd_Reg_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y70         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  accel/accel/ADXL_Control/Cmd_Reg_reg[2][2]/Q
                         net (fo=1, routed)           0.049     1.725    accel/accel/ADXL_Control/Cmd_Reg_reg[2][2]
    SLICE_X81Y70         FDRE                                         r  accel/accel/ADXL_Control/D_Send_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.863     2.028    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X81Y70         FDRE                                         r  accel/accel/ADXL_Control/D_Send_reg[2]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X81Y70         FDRE (Hold_fdre_C_D)         0.047     1.572    accel/accel/ADXL_Control/D_Send_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.213%)  route 0.171ns (54.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.598     1.517    accel/accel/ADXL_Control/SPI_Interface/clock_IBUF_BUFG
    SLICE_X86Y70         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y70         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[2]/Q
                         net (fo=1, routed)           0.171     1.829    accel/accel/ADXL_Control/Dout[2]
    SLICE_X84Y70         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.867     2.032    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X84Y70         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
                         clock pessimism             -0.479     1.552    
    SLICE_X84Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.661    accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.738%)  route 0.110ns (37.262%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.591     1.510    accel/accel/ADXL_Control/SPI_Interface/clock_IBUF_BUFG
    SLICE_X79Y70         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y70         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[4]/Q
                         net (fo=1, routed)           0.110     1.762    accel/accel/ADXL_Control/SPI_Interface/MOSI_REG[4]
    SLICE_X81Y71         LUT4 (Prop_lut4_I0_O)        0.045     1.807 r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG[5]_i_1/O
                         net (fo=1, routed)           0.000     1.807    accel/accel/ADXL_Control/SPI_Interface/p_1_in[5]
    SLICE_X81Y71         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.862     2.027    accel/accel/ADXL_Control/SPI_Interface/clock_IBUF_BUFG
    SLICE_X81Y71         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[5]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X81Y71         FDRE (Hold_fdre_C_D)         0.091     1.638    accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/D_Send_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.900%)  route 0.110ns (37.100%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.593     1.512    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X81Y70         FDRE                                         r  accel/accel/ADXL_Control/D_Send_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y70         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  accel/accel/ADXL_Control/D_Send_reg[3]/Q
                         net (fo=1, routed)           0.110     1.763    accel/accel/ADXL_Control/SPI_Interface/Q[3]
    SLICE_X79Y70         LUT4 (Prop_lut4_I3_O)        0.045     1.808 r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG[3]_i_1/O
                         net (fo=1, routed)           0.000     1.808    accel/accel/ADXL_Control/SPI_Interface/p_1_in[3]
    SLICE_X79Y70         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.861     2.026    accel/accel/ADXL_Control/SPI_Interface/clock_IBUF_BUFG
    SLICE_X79Y70         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[3]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X79Y70         FDRE (Hold_fdre_C_D)         0.092     1.638    accel/accel/ADXL_Control/SPI_Interface/MOSI_REG_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X85Y68    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X85Y68    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X85Y68    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X85Y69    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[8]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X85Y69    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[9]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X86Y68    accel/accel/ADXL_Control/ACCEL_Y_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X88Y70    accel/accel/ADXL_Control/ACCEL_Y_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X86Y69    accel/accel/ADXL_Control/ACCEL_Y_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X86Y68    accel/accel/ADXL_Control/ACCEL_Y_reg[1]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y70    accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y70    accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y70    accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y70    accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y70    accel/accel/ADXL_Control/Data_Reg_reg[3][5]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y70    accel/accel/ADXL_Control/Data_Reg_reg[3][6]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y68    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y68    accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y70    accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y70    accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y68    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y70    accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y70    accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y70    accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y70    accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y70    accel/accel/ADXL_Control/Data_Reg_reg[3][5]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y70    accel/accel/ADXL_Control/Data_Reg_reg[3][6]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y68    accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y68    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y70    accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK



