;#============================== Hydride File =================================
;#
;# Part of the Hydride Compiler Infrastructure.
;# <Placeholder for license information>
;#
;#=============================================================================
;#
;# Do NOT modify this file. It is automatically generated.
;#
;#=============================================================================

#lang rosette
(require rosette/lib/synthax)
(require rosette/lib/angelic)
(require racket/pretty)
(require rosette/lib/destruct)

(require hydride/utils/bvops)
(require hydride/utils/misc)


(require hydride/ir/hydride/definition)
(require hydride/ir/bitsimd/definition)
(require hydride/ir/bitsimd/printer)

(provide (all-defined-out))
;; ================================================================================
;;                                DSL Get Variants
;; ================================================================================
(define (bitsimd:get-variants prog input-sizes input-precs)
 (cond 
		[(equal? prog vector-two-input-swizzle_dsl)
		(define input-precs-dsl (list  8  ))
		(define input-size-dsl (list   (list 64 64 ) ) )
		(define variants (list (vector-two-input-swizzle_dsl (reg (bv 0 8)) (reg (bv 1 8)) 6 8 0 3 3 1 0 ) 
))
		
            (define (filter-fn i)
              (define length-condition #f)
              (define prec-condition #f)

              (for/list ([l input-sizes])
                        (for/list ([l_ (list-ref input-size-dsl i)])
                                  (cond [(equal? l l_) (set! length-condition #t)] )
                                  )
                        )

              (for/list ([p input-precs])
                        (cond [(equal? p (list-ref input-precs-dsl i)) (set! prec-condition #t)] )
                        )

              (and length-condition prec-condition)
              )
        
		(define relavent-indices (filter filter-fn (range 0 1)))
		(for/list ([i relavent-indices]) (list-ref variants i))
	]
		[(equal? prog interleave-vectors_dsl)
		(define input-precs-dsl (list  16 8 16 32 8 16 32  ))
		(define input-size-dsl (list   (list 128 128 ) (list 1024 1024 ) (list 1024 1024 ) (list 1024 1024 ) (list 2048 2048 ) (list 2048 2048 ) (list 2048 2048 ) ) )
		(define variants (list (interleave-vectors_dsl (reg (bv 0 8)) (reg (bv 1 8)) 128 16 ) 
(interleave-vectors_dsl (reg (bv 0 8)) (reg (bv 1 8)) 1024 8 ) 
(interleave-vectors_dsl (reg (bv 0 8)) (reg (bv 1 8)) 1024 16 ) 
(interleave-vectors_dsl (reg (bv 0 8)) (reg (bv 1 8)) 1024 32 ) 
(interleave-vectors_dsl (reg (bv 0 8)) (reg (bv 1 8)) 2048 8 ) 
(interleave-vectors_dsl (reg (bv 0 8)) (reg (bv 1 8)) 2048 16 ) 
(interleave-vectors_dsl (reg (bv 0 8)) (reg (bv 1 8)) 2048 32 ) 
))
		
            (define (filter-fn i)
              (define length-condition #f)
              (define prec-condition #f)

              (for/list ([l input-sizes])
                        (for/list ([l_ (list-ref input-size-dsl i)])
                                  (cond [(equal? l l_) (set! length-condition #t)] )
                                  )
                        )

              (for/list ([p input-precs])
                        (cond [(equal? p (list-ref input-precs-dsl i)) (set! prec-condition #t)] )
                        )

              (and length-condition prec-condition)
              )
        
		(define relavent-indices (filter filter-fn (range 0 7)))
		(for/list ([i relavent-indices]) (list-ref variants i))
	]
		[(equal? prog interleave-vector_dsl)
		(define input-precs-dsl (list  16 8 16 32 8 16 32  ))
		(define input-size-dsl (list   (list 128 ) (list 1024 ) (list 1024 ) (list 1024 ) (list 2048 ) (list 2048 ) (list 2048 ) ) )
		(define variants (list (interleave-vector_dsl (reg (bv 0 8)) 128 16 ) 
(interleave-vector_dsl (reg (bv 0 8)) 1024 8 ) 
(interleave-vector_dsl (reg (bv 0 8)) 1024 16 ) 
(interleave-vector_dsl (reg (bv 0 8)) 1024 32 ) 
(interleave-vector_dsl (reg (bv 0 8)) 2048 8 ) 
(interleave-vector_dsl (reg (bv 0 8)) 2048 16 ) 
(interleave-vector_dsl (reg (bv 0 8)) 2048 32 ) 
))
		
            (define (filter-fn i)
              (define length-condition #f)
              (define prec-condition #f)

              (for/list ([l input-sizes])
                        (for/list ([l_ (list-ref input-size-dsl i)])
                                  (cond [(equal? l l_) (set! length-condition #t)] )
                                  )
                        )

              (for/list ([p input-precs])
                        (cond [(equal? p (list-ref input-precs-dsl i)) (set! prec-condition #t)] )
                        )

              (and length-condition prec-condition)
              )
        
		(define relavent-indices (filter filter-fn (range 0 7)))
		(for/list ([i relavent-indices]) (list-ref variants i))
	]
		[(equal? prog deinterleave-vector_dsl)
		(define input-precs-dsl (list  16 8 16 32 8 16 32  ))
		(define input-size-dsl (list   (list 128 ) (list 1024 ) (list 1024 ) (list 1024 ) (list 2048 ) (list 2048 ) (list 2048 ) ) )
		(define variants (list (deinterleave-vector_dsl (reg (bv 0 8)) 128 16 ) 
(deinterleave-vector_dsl (reg (bv 0 8)) 1024 8 ) 
(deinterleave-vector_dsl (reg (bv 0 8)) 1024 16 ) 
(deinterleave-vector_dsl (reg (bv 0 8)) 1024 32 ) 
(deinterleave-vector_dsl (reg (bv 0 8)) 2048 8 ) 
(deinterleave-vector_dsl (reg (bv 0 8)) 2048 16 ) 
(deinterleave-vector_dsl (reg (bv 0 8)) 2048 32 ) 
))
		
            (define (filter-fn i)
              (define length-condition #f)
              (define prec-condition #f)

              (for/list ([l input-sizes])
                        (for/list ([l_ (list-ref input-size-dsl i)])
                                  (cond [(equal? l l_) (set! length-condition #t)] )
                                  )
                        )

              (for/list ([p input-precs])
                        (cond [(equal? p (list-ref input-precs-dsl i)) (set! prec-condition #t)] )
                        )

              (and length-condition prec-condition)
              )
        
		(define relavent-indices (filter filter-fn (range 0 7)))
		(for/list ([i relavent-indices]) (list-ref variants i))
	]
		[(equal? prog llvm_shuffle_vectors_dsl)
		(define input-precs-dsl (list  16  ))
		(define input-size-dsl (list   (list 128 128 128 ) ) )
		(define variants (list (llvm_shuffle_vectors_dsl (reg (bv 0 8)) (reg (bv 1 8)) 8 16 (reg (bv 2 8)) 4 ) 
))
		
            (define (filter-fn i)
              (define length-condition #f)
              (define prec-condition #f)

              (for/list ([l input-sizes])
                        (for/list ([l_ (list-ref input-size-dsl i)])
                                  (cond [(equal? l l_) (set! length-condition #t)] )
                                  )
                        )

              (for/list ([p input-precs])
                        (cond [(equal? p (list-ref input-precs-dsl i)) (set! prec-condition #t)] )
                        )

              (and length-condition prec-condition)
              )
        
		(define relavent-indices (filter filter-fn (range 0 1)))
		(for/list ([i relavent-indices]) (list-ref variants i))
	]
		[(equal? prog llvm-vect-add_dsl)
		(define input-precs-dsl (list  16  ))
		(define input-size-dsl (list   (list 128 128 ) ) )
		(define variants (list (llvm-vect-add_dsl (reg (bv 0 8)) (reg (bv 1 8)) 8 16 ) 
))
		
            (define (filter-fn i)
              (define length-condition #f)
              (define prec-condition #f)

              (for/list ([l input-sizes])
                        (for/list ([l_ (list-ref input-size-dsl i)])
                                  (cond [(equal? l l_) (set! length-condition #t)] )
                                  )
                        )

              (for/list ([p input-precs])
                        (cond [(equal? p (list-ref input-precs-dsl i)) (set! prec-condition #t)] )
                        )

              (and length-condition prec-condition)
              )
        
		(define relavent-indices (filter filter-fn (range 0 1)))
		(for/list ([i relavent-indices]) (list-ref variants i))
	]
		[(equal? prog llvm-vect-sub_dsl)
		(define input-precs-dsl (list  16  ))
		(define input-size-dsl (list   (list 128 128 ) ) )
		(define variants (list (llvm-vect-sub_dsl (reg (bv 0 8)) (reg (bv 1 8)) 8 16 ) 
))
		
            (define (filter-fn i)
              (define length-condition #f)
              (define prec-condition #f)

              (for/list ([l input-sizes])
                        (for/list ([l_ (list-ref input-size-dsl i)])
                                  (cond [(equal? l l_) (set! length-condition #t)] )
                                  )
                        )

              (for/list ([p input-precs])
                        (cond [(equal? p (list-ref input-precs-dsl i)) (set! prec-condition #t)] )
                        )

              (and length-condition prec-condition)
              )
        
		(define relavent-indices (filter filter-fn (range 0 1)))
		(for/list ([i relavent-indices]) (list-ref variants i))
	]
		[(equal? prog llvm-vect-mul_dsl)
		(define input-precs-dsl (list  16  ))
		(define input-size-dsl (list   (list 128 128 ) ) )
		(define variants (list (llvm-vect-mul_dsl (reg (bv 0 8)) (reg (bv 1 8)) 8 16 ) 
))
		
            (define (filter-fn i)
              (define length-condition #f)
              (define prec-condition #f)

              (for/list ([l input-sizes])
                        (for/list ([l_ (list-ref input-size-dsl i)])
                                  (cond [(equal? l l_) (set! length-condition #t)] )
                                  )
                        )

              (for/list ([p input-precs])
                        (cond [(equal? p (list-ref input-precs-dsl i)) (set! prec-condition #t)] )
                        )

              (and length-condition prec-condition)
              )
        
		(define relavent-indices (filter filter-fn (range 0 1)))
		(for/list ([i relavent-indices]) (list-ref variants i))
	]
		[(equal? prog llvm-vect-sdiv_dsl)
		(define input-precs-dsl (list  16  ))
		(define input-size-dsl (list   (list 128 128 ) ) )
		(define variants (list (llvm-vect-sdiv_dsl (reg (bv 0 8)) (reg (bv 1 8)) 8 16 ) 
))
		
            (define (filter-fn i)
              (define length-condition #f)
              (define prec-condition #f)

              (for/list ([l input-sizes])
                        (for/list ([l_ (list-ref input-size-dsl i)])
                                  (cond [(equal? l l_) (set! length-condition #t)] )
                                  )
                        )

              (for/list ([p input-precs])
                        (cond [(equal? p (list-ref input-precs-dsl i)) (set! prec-condition #t)] )
                        )

              (and length-condition prec-condition)
              )
        
		(define relavent-indices (filter filter-fn (range 0 1)))
		(for/list ([i relavent-indices]) (list-ref variants i))
	]
		[(equal? prog llvm-vect-udiv_dsl)
		(define input-precs-dsl (list  16  ))
		(define input-size-dsl (list   (list 128 128 ) ) )
		(define variants (list (llvm-vect-udiv_dsl (reg (bv 0 8)) (reg (bv 1 8)) 8 16 ) 
))
		
            (define (filter-fn i)
              (define length-condition #f)
              (define prec-condition #f)

              (for/list ([l input-sizes])
                        (for/list ([l_ (list-ref input-size-dsl i)])
                                  (cond [(equal? l l_) (set! length-condition #t)] )
                                  )
                        )

              (for/list ([p input-precs])
                        (cond [(equal? p (list-ref input-precs-dsl i)) (set! prec-condition #t)] )
                        )

              (and length-condition prec-condition)
              )
        
		(define relavent-indices (filter filter-fn (range 0 1)))
		(for/list ([i relavent-indices]) (list-ref variants i))
	]
		[(equal? prog llvm-zext_dsl)
		(define input-precs-dsl (list  8 16  ))
		(define input-size-dsl (list   (list 8 ) (list 16 ) ) )
		(define variants (list (llvm-zext_dsl (reg (bv 0 8)) 8 32 ) 
(llvm-zext_dsl (reg (bv 0 8)) 16 32 ) 
))
		
            (define (filter-fn i)
              (define length-condition #f)
              (define prec-condition #f)

              (for/list ([l input-sizes])
                        (for/list ([l_ (list-ref input-size-dsl i)])
                                  (cond [(equal? l l_) (set! length-condition #t)] )
                                  )
                        )

              (for/list ([p input-precs])
                        (cond [(equal? p (list-ref input-precs-dsl i)) (set! prec-condition #t)] )
                        )

              (and length-condition prec-condition)
              )
        
		(define relavent-indices (filter filter-fn (range 0 2)))
		(for/list ([i relavent-indices]) (list-ref variants i))
	]
		[(equal? prog scalar_splat_dsl)
		(define input-precs-dsl (list  8 16  ))
		(define input-size-dsl (list   (list 8 ) (list 16 ) ) )
		(define variants (list (scalar_splat_dsl (reg (bv 0 8)) 8 32 ) 
(scalar_splat_dsl (reg (bv 0 8)) 16 32 ) 
))
		
            (define (filter-fn i)
              (define length-condition #f)
              (define prec-condition #f)

              (for/list ([l input-sizes])
                        (for/list ([l_ (list-ref input-size-dsl i)])
                                  (cond [(equal? l l_) (set! length-condition #t)] )
                                  )
                        )

              (for/list ([p input-precs])
                        (cond [(equal? p (list-ref input-precs-dsl i)) (set! prec-condition #t)] )
                        )

              (and length-condition prec-condition)
              )
        
		(define relavent-indices (filter filter-fn (range 0 2)))
		(for/list ([i relavent-indices]) (list-ref variants i))
	]
	[(equal? prog pimMax_v2048_e8__v2048_e8__v2048_e8_dsl)
		(define input-precs-dsl (list  8 32 16 32 16 8 8 8 16 8 16 32 16 32 16 16 16 8 16 8 32 8 16 32 8 8 8 8 16 32 16 32 32 32 32 32  ))
		(define input-size-dsl (list   (list 16384 16384 ) (list 65536 65536 ) (list 131072 131072 ) (list 262144 262144 ) (list 2048 2048 ) (list 512 512 ) (list 2048 2048 ) (list 32768 32768 ) (list 4098 4098 ) (list 4098 4098 ) (list 128 128 ) (list 4098 4098 ) (list 32768 32768 ) (list 8192 8192 ) (list 16384 16384 ) (list 8192 8192 ) (list 256 256 ) (list 64 64 ) (list 65536 65536 ) (list 65536 65536 ) (list 16384 16384 ) (list 8192 8192 ) (list 1024 1024 ) (list 131072 131072 ) (list 1024 1024 ) (list 128 128 ) (list 131072 131072 ) (list 256 256 ) (list 512 512 ) (list 1024 1024 ) (list 262144 262144 ) (list 524288 524288 ) (list 512 512 ) (list 256 256 ) (list 2048 2048 ) (list 32768 32768 ) ) )
		(define variants (list (pimMax_v2048_e8__v2048_e8__v2048_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 16384 16384 0 16384 8 1 0 ) 
(pimMax_v2048_e8__v2048_e8__v2048_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 65536 65536 0 65536 32 1 0 ) 
(pimMax_v2048_e8__v2048_e8__v2048_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 131072 131072 0 131072 16 1 0 ) 
(pimMax_v2048_e8__v2048_e8__v2048_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 262144 262144 0 262144 32 1 0 ) 
(pimMax_v2048_e8__v2048_e8__v2048_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 2048 2048 0 2048 16 1 0 ) 
(pimMax_v2048_e8__v2048_e8__v2048_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 512 512 0 512 8 1 0 ) 
(pimMax_v2048_e8__v2048_e8__v2048_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 2048 2048 0 2048 8 1 0 ) 
(pimMax_v2048_e8__v2048_e8__v2048_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 32768 32768 0 32768 8 1 0 ) 
(pimMax_v2048_e8__v2048_e8__v2048_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 4098 4098 0 4096 16 1 0 ) 
(pimMax_v2048_e8__v2048_e8__v2048_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 4098 4098 0 4096 8 1 0 ) 
(pimMax_v2048_e8__v2048_e8__v2048_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 128 128 0 128 16 1 0 ) 
(pimMax_v2048_e8__v2048_e8__v2048_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 4098 4098 0 4096 32 1 0 ) 
(pimMax_v2048_e8__v2048_e8__v2048_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 32768 32768 0 32768 16 1 0 ) 
(pimMax_v2048_e8__v2048_e8__v2048_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 8192 8192 0 8192 32 1 0 ) 
(pimMax_v2048_e8__v2048_e8__v2048_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 16384 16384 0 16384 16 1 0 ) 
(pimMax_v2048_e8__v2048_e8__v2048_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 8192 8192 0 8192 16 1 0 ) 
(pimMax_v2048_e8__v2048_e8__v2048_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 256 256 0 256 16 1 0 ) 
(pimMax_v2048_e8__v2048_e8__v2048_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 64 64 0 64 8 1 0 ) 
(pimMax_v2048_e8__v2048_e8__v2048_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 65536 65536 0 65536 16 1 0 ) 
(pimMax_v2048_e8__v2048_e8__v2048_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 65536 65536 0 65536 8 1 0 ) 
(pimMax_v2048_e8__v2048_e8__v2048_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 16384 16384 0 16384 32 1 0 ) 
(pimMax_v2048_e8__v2048_e8__v2048_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 8192 8192 0 8192 8 1 0 ) 
(pimMax_v2048_e8__v2048_e8__v2048_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 1024 1024 0 1024 16 1 0 ) 
(pimMax_v2048_e8__v2048_e8__v2048_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 131072 131072 0 131072 32 1 0 ) 
(pimMax_v2048_e8__v2048_e8__v2048_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 1024 1024 0 1024 8 1 0 ) 
(pimMax_v2048_e8__v2048_e8__v2048_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 128 128 0 128 8 1 0 ) 
(pimMax_v2048_e8__v2048_e8__v2048_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 131072 131072 0 131072 8 1 0 ) 
(pimMax_v2048_e8__v2048_e8__v2048_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 256 256 0 256 8 1 0 ) 
(pimMax_v2048_e8__v2048_e8__v2048_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 512 512 0 512 16 1 0 ) 
(pimMax_v2048_e8__v2048_e8__v2048_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 1024 1024 0 1024 32 1 0 ) 
(pimMax_v2048_e8__v2048_e8__v2048_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 262144 262144 0 262144 16 1 0 ) 
(pimMax_v2048_e8__v2048_e8__v2048_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 524288 524288 0 524288 32 1 0 ) 
(pimMax_v2048_e8__v2048_e8__v2048_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 512 512 0 512 32 1 0 ) 
(pimMax_v2048_e8__v2048_e8__v2048_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 256 256 0 256 32 1 0 ) 
(pimMax_v2048_e8__v2048_e8__v2048_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 2048 2048 0 2048 32 1 0 ) 
(pimMax_v2048_e8__v2048_e8__v2048_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 32768 32768 0 32768 32 1 0 ) 
))
		
            (define (filter-fn i)
              (define length-condition #f)
              (define prec-condition #f)

              (for/list ([l input-sizes])
                        (for/list ([l_ (list-ref input-size-dsl i)])
                                  (cond [(equal? l l_) (set! length-condition #t)] )
                                  )
                        )

              (for/list ([p input-precs])
                        (cond [(equal? p (list-ref input-precs-dsl i)) (set! prec-condition #t)] )
                        )

              (and length-condition prec-condition)
              )
        
		(define relavent-indices (filter filter-fn (range 0 36)))
		(for/list ([i relavent-indices]) (list-ref variants i))
	]
	[(equal? prog pimOr_v2048_e32__v2048_e32__v2048_e32_dsl)
		(define input-precs-dsl (list  32 8 8 32 8 16 16 32 16 8 16 32 16 16 32 32 16 32 32 8 32 16 32 8 32 8 8 16 8 8 16 16 8 32 8 16  ))
		(define input-size-dsl (list   (list 65536 65536 ) (list 256 256 ) (list 16384 16384 ) (list 131072 131072 ) (list 4098 4098 ) (list 8192 8192 ) (list 1024 1024 ) (list 1024 1024 ) (list 65536 65536 ) (list 64 64 ) (list 128 128 ) (list 8192 8192 ) (list 131072 131072 ) (list 16384 16384 ) (list 524288 524288 ) (list 512 512 ) (list 4098 4098 ) (list 32768 32768 ) (list 16384 16384 ) (list 1024 1024 ) (list 2048 2048 ) (list 262144 262144 ) (list 256 256 ) (list 512 512 ) (list 262144 262144 ) (list 8192 8192 ) (list 32768 32768 ) (list 512 512 ) (list 65536 65536 ) (list 2048 2048 ) (list 32768 32768 ) (list 256 256 ) (list 131072 131072 ) (list 4098 4098 ) (list 128 128 ) (list 2048 2048 ) ) )
		(define variants (list (pimOr_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 65536 65536 0 65536 32 0 ) 
(pimOr_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 256 256 0 256 8 0 ) 
(pimOr_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 16384 16384 0 16384 8 0 ) 
(pimOr_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 131072 131072 0 131072 32 0 ) 
(pimOr_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 4098 4098 0 4096 8 0 ) 
(pimOr_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 8192 8192 0 8192 16 0 ) 
(pimOr_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 1024 1024 0 1024 16 0 ) 
(pimOr_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 1024 1024 0 1024 32 0 ) 
(pimOr_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 65536 65536 0 65536 16 0 ) 
(pimOr_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 64 64 0 64 8 0 ) 
(pimOr_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 128 128 0 128 16 0 ) 
(pimOr_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 8192 8192 0 8192 32 0 ) 
(pimOr_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 131072 131072 0 131072 16 0 ) 
(pimOr_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 16384 16384 0 16384 16 0 ) 
(pimOr_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 524288 524288 0 524288 32 0 ) 
(pimOr_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 512 512 0 512 32 0 ) 
(pimOr_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 4098 4098 0 4096 16 0 ) 
(pimOr_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 32768 32768 0 32768 32 0 ) 
(pimOr_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 16384 16384 0 16384 32 0 ) 
(pimOr_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 1024 1024 0 1024 8 0 ) 
(pimOr_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 2048 2048 0 2048 32 0 ) 
(pimOr_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 262144 262144 0 262144 16 0 ) 
(pimOr_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 256 256 0 256 32 0 ) 
(pimOr_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 512 512 0 512 8 0 ) 
(pimOr_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 262144 262144 0 262144 32 0 ) 
(pimOr_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 8192 8192 0 8192 8 0 ) 
(pimOr_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 32768 32768 0 32768 8 0 ) 
(pimOr_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 512 512 0 512 16 0 ) 
(pimOr_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 65536 65536 0 65536 8 0 ) 
(pimOr_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 2048 2048 0 2048 8 0 ) 
(pimOr_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 32768 32768 0 32768 16 0 ) 
(pimOr_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 256 256 0 256 16 0 ) 
(pimOr_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 131072 131072 0 131072 8 0 ) 
(pimOr_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 4098 4098 0 4096 32 0 ) 
(pimOr_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 128 128 0 128 8 0 ) 
(pimOr_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 2048 2048 0 2048 16 0 ) 
))
		
            (define (filter-fn i)
              (define length-condition #f)
              (define prec-condition #f)

              (for/list ([l input-sizes])
                        (for/list ([l_ (list-ref input-size-dsl i)])
                                  (cond [(equal? l l_) (set! length-condition #t)] )
                                  )
                        )

              (for/list ([p input-precs])
                        (cond [(equal? p (list-ref input-precs-dsl i)) (set! prec-condition #t)] )
                        )

              (and length-condition prec-condition)
              )
        
		(define relavent-indices (filter filter-fn (range 0 36)))
		(for/list ([i relavent-indices]) (list-ref variants i))
	]
	[(equal? prog pimAnd_v32_e8__v32_e8__v32_e8_dsl)
		(define input-precs-dsl (list  8 32 16 16 32 16 32 32 16 8 32 32 8 16 16 8 32 8 8 16 8 8 32 16 8 8 32 16 32 32 32 8 16 8 16 16  ))
		(define input-size-dsl (list   (list 256 256 ) (list 16384 16384 ) (list 2048 2048 ) (list 512 512 ) (list 8192 8192 ) (list 8192 8192 ) (list 262144 262144 ) (list 2048 2048 ) (list 262144 262144 ) (list 8192 8192 ) (list 256 256 ) (list 131072 131072 ) (list 65536 65536 ) (list 1024 1024 ) (list 65536 65536 ) (list 4098 4098 ) (list 65536 65536 ) (list 512 512 ) (list 131072 131072 ) (list 32768 32768 ) (list 64 64 ) (list 16384 16384 ) (list 32768 32768 ) (list 4098 4098 ) (list 1024 1024 ) (list 32768 32768 ) (list 524288 524288 ) (list 16384 16384 ) (list 4098 4098 ) (list 1024 1024 ) (list 512 512 ) (list 128 128 ) (list 131072 131072 ) (list 2048 2048 ) (list 256 256 ) (list 128 128 ) ) )
		(define variants (list (pimAnd_v32_e8__v32_e8__v32_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 256 256 0 256 8 0 ) 
(pimAnd_v32_e8__v32_e8__v32_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 16384 16384 0 16384 32 0 ) 
(pimAnd_v32_e8__v32_e8__v32_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 2048 2048 0 2048 16 0 ) 
(pimAnd_v32_e8__v32_e8__v32_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 512 512 0 512 16 0 ) 
(pimAnd_v32_e8__v32_e8__v32_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 8192 8192 0 8192 32 0 ) 
(pimAnd_v32_e8__v32_e8__v32_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 8192 8192 0 8192 16 0 ) 
(pimAnd_v32_e8__v32_e8__v32_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 262144 262144 0 262144 32 0 ) 
(pimAnd_v32_e8__v32_e8__v32_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 2048 2048 0 2048 32 0 ) 
(pimAnd_v32_e8__v32_e8__v32_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 262144 262144 0 262144 16 0 ) 
(pimAnd_v32_e8__v32_e8__v32_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 8192 8192 0 8192 8 0 ) 
(pimAnd_v32_e8__v32_e8__v32_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 256 256 0 256 32 0 ) 
(pimAnd_v32_e8__v32_e8__v32_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 131072 131072 0 131072 32 0 ) 
(pimAnd_v32_e8__v32_e8__v32_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 65536 65536 0 65536 8 0 ) 
(pimAnd_v32_e8__v32_e8__v32_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 1024 1024 0 1024 16 0 ) 
(pimAnd_v32_e8__v32_e8__v32_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 65536 65536 0 65536 16 0 ) 
(pimAnd_v32_e8__v32_e8__v32_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 4098 4098 0 4096 8 0 ) 
(pimAnd_v32_e8__v32_e8__v32_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 65536 65536 0 65536 32 0 ) 
(pimAnd_v32_e8__v32_e8__v32_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 512 512 0 512 8 0 ) 
(pimAnd_v32_e8__v32_e8__v32_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 131072 131072 0 131072 8 0 ) 
(pimAnd_v32_e8__v32_e8__v32_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 32768 32768 0 32768 16 0 ) 
(pimAnd_v32_e8__v32_e8__v32_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 64 64 0 64 8 0 ) 
(pimAnd_v32_e8__v32_e8__v32_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 16384 16384 0 16384 8 0 ) 
(pimAnd_v32_e8__v32_e8__v32_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 32768 32768 0 32768 32 0 ) 
(pimAnd_v32_e8__v32_e8__v32_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 4098 4098 0 4096 16 0 ) 
(pimAnd_v32_e8__v32_e8__v32_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 1024 1024 0 1024 8 0 ) 
(pimAnd_v32_e8__v32_e8__v32_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 32768 32768 0 32768 8 0 ) 
(pimAnd_v32_e8__v32_e8__v32_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 524288 524288 0 524288 32 0 ) 
(pimAnd_v32_e8__v32_e8__v32_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 16384 16384 0 16384 16 0 ) 
(pimAnd_v32_e8__v32_e8__v32_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 4098 4098 0 4096 32 0 ) 
(pimAnd_v32_e8__v32_e8__v32_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 1024 1024 0 1024 32 0 ) 
(pimAnd_v32_e8__v32_e8__v32_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 512 512 0 512 32 0 ) 
(pimAnd_v32_e8__v32_e8__v32_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 128 128 0 128 8 0 ) 
(pimAnd_v32_e8__v32_e8__v32_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 131072 131072 0 131072 16 0 ) 
(pimAnd_v32_e8__v32_e8__v32_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 2048 2048 0 2048 8 0 ) 
(pimAnd_v32_e8__v32_e8__v32_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 256 256 0 256 16 0 ) 
(pimAnd_v32_e8__v32_e8__v32_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 128 128 0 128 16 0 ) 
))
		
            (define (filter-fn i)
              (define length-condition #f)
              (define prec-condition #f)

              (for/list ([l input-sizes])
                        (for/list ([l_ (list-ref input-size-dsl i)])
                                  (cond [(equal? l l_) (set! length-condition #t)] )
                                  )
                        )

              (for/list ([p input-precs])
                        (cond [(equal? p (list-ref input-precs-dsl i)) (set! prec-condition #t)] )
                        )

              (and length-condition prec-condition)
              )
        
		(define relavent-indices (filter filter-fn (range 0 36)))
		(for/list ([i relavent-indices]) (list-ref variants i))
	]
	[(equal? prog pimGT_v512_e32__v512_e32__v512_e32_dsl)
		(define input-precs-dsl (list  32 16 32 8 8 16 32 16 8 8 32 8 16 8  ))
		(define input-size-dsl (list   (list 512 512 ) (list 512 512 ) (list 512 512 ) (list 1024 1024 ) (list 512 512 ) (list 512 512 ) (list 1024 1024 ) (list 1024 1024 ) (list 131072 131072 ) (list 131072 131072 ) (list 1024 1024 ) (list 512 512 ) (list 1024 1024 ) (list 1024 1024 ) ) )
		(define variants (list (pimGT_v512_e32__v512_e32__v512_e32_dsl (lit (bv #x00000000000000000000000000000001 (bitvector 32))) (lit (bv #x00000000000000000000000000000000 (bitvector 32))) (reg (bv 0 8)) (reg (bv 1 8)) 512 512 0 512 32 1 0 ) 
(pimGT_v512_e32__v512_e32__v512_e32_dsl (lit (bv #x0000000000000001 (bitvector 16))) (lit (bv #x0000000000000000 (bitvector 16))) (reg (bv 0 8)) (reg (bv 1 8)) 512 512 0 512 16 1 0 ) 
(pimGT_v512_e32__v512_e32__v512_e32_dsl (lit (bv #x00000000000000000000000000000001 (bitvector 32))) (lit (bv #x00000000000000000000000000000000 (bitvector 32))) (reg (bv 0 8)) (reg (bv 1 8)) 512 512 0 512 32 1 0 ) 
(pimGT_v512_e32__v512_e32__v512_e32_dsl (lit (bv #x00000001 (bitvector 8))) (lit (bv #x00000000 (bitvector 8))) (reg (bv 0 8)) (reg (bv 1 8)) 1024 1024 0 1024 8 1 0 ) 
(pimGT_v512_e32__v512_e32__v512_e32_dsl (lit (bv #x00000001 (bitvector 8))) (lit (bv #x00000000 (bitvector 8))) (reg (bv 0 8)) (reg (bv 1 8)) 512 512 0 512 8 1 0 ) 
(pimGT_v512_e32__v512_e32__v512_e32_dsl (lit (bv #x0000000000000001 (bitvector 16))) (lit (bv #x0000000000000000 (bitvector 16))) (reg (bv 0 8)) (reg (bv 1 8)) 512 512 0 512 16 1 0 ) 
(pimGT_v512_e32__v512_e32__v512_e32_dsl (lit (bv #x00000000000000000000000000000001 (bitvector 32))) (lit (bv #x00000000000000000000000000000000 (bitvector 32))) (reg (bv 0 8)) (reg (bv 1 8)) 1024 1024 0 1024 32 1 0 ) 
(pimGT_v512_e32__v512_e32__v512_e32_dsl (lit (bv #x0000000000000001 (bitvector 16))) (lit (bv #x0000000000000000 (bitvector 16))) (reg (bv 0 8)) (reg (bv 1 8)) 1024 1024 0 1024 16 1 0 ) 
(pimGT_v512_e32__v512_e32__v512_e32_dsl (lit (bv #x00000001 (bitvector 8))) (lit (bv #x00000000 (bitvector 8))) (reg (bv 0 8)) (reg (bv 1 8)) 131072 131072 0 131072 8 1 0 ) 
(pimGT_v512_e32__v512_e32__v512_e32_dsl (lit (bv #x00000001 (bitvector 8))) (lit (bv #x00000000 (bitvector 8))) (reg (bv 0 8)) (reg (bv 1 8)) 131072 131072 0 131072 8 1 0 ) 
(pimGT_v512_e32__v512_e32__v512_e32_dsl (lit (bv #x00000000000000000000000000000001 (bitvector 32))) (lit (bv #x00000000000000000000000000000000 (bitvector 32))) (reg (bv 0 8)) (reg (bv 1 8)) 1024 1024 0 1024 32 1 0 ) 
(pimGT_v512_e32__v512_e32__v512_e32_dsl (lit (bv #x00000001 (bitvector 8))) (lit (bv #x00000000 (bitvector 8))) (reg (bv 0 8)) (reg (bv 1 8)) 512 512 0 512 8 1 0 ) 
(pimGT_v512_e32__v512_e32__v512_e32_dsl (lit (bv #x0000000000000001 (bitvector 16))) (lit (bv #x0000000000000000 (bitvector 16))) (reg (bv 0 8)) (reg (bv 1 8)) 1024 1024 0 1024 16 1 0 ) 
(pimGT_v512_e32__v512_e32__v512_e32_dsl (lit (bv #x00000001 (bitvector 8))) (lit (bv #x00000000 (bitvector 8))) (reg (bv 0 8)) (reg (bv 1 8)) 1024 1024 0 1024 8 1 0 ) 
))
		
            (define (filter-fn i)
              (define length-condition #f)
              (define prec-condition #f)

              (for/list ([l input-sizes])
                        (for/list ([l_ (list-ref input-size-dsl i)])
                                  (cond [(equal? l l_) (set! length-condition #t)] )
                                  )
                        )

              (for/list ([p input-precs])
                        (cond [(equal? p (list-ref input-precs-dsl i)) (set! prec-condition #t)] )
                        )

              (and length-condition prec-condition)
              )
        
		(define relavent-indices (filter filter-fn (range 0 14)))
		(for/list ([i relavent-indices]) (list-ref variants i))
	]
	[(equal? prog pimEQ_v512_e32__v512_e32__v512_e32_dsl)
		(define input-precs-dsl (list  32 32 16 8 8 8 16  ))
		(define input-size-dsl (list   (list 512 512 ) (list 1024 1024 ) (list 1024 1024 ) (list 131072 131072 ) (list 512 512 ) (list 1024 1024 ) (list 512 512 ) ) )
		(define variants (list (pimEQ_v512_e32__v512_e32__v512_e32_dsl (reg (bv 0 8)) (lit (bv #x00000000000000000000000000000001 (bitvector 32))) (reg (bv 1 8)) (lit (bv #x00000000000000000000000000000000 (bitvector 32))) 512 512 0 512 32 0 ) 
(pimEQ_v512_e32__v512_e32__v512_e32_dsl (reg (bv 0 8)) (lit (bv #x00000000000000000000000000000001 (bitvector 32))) (reg (bv 1 8)) (lit (bv #x00000000000000000000000000000000 (bitvector 32))) 1024 1024 0 1024 32 0 ) 
(pimEQ_v512_e32__v512_e32__v512_e32_dsl (reg (bv 0 8)) (lit (bv #x0000000000000001 (bitvector 16))) (reg (bv 1 8)) (lit (bv #x0000000000000000 (bitvector 16))) 1024 1024 0 1024 16 0 ) 
(pimEQ_v512_e32__v512_e32__v512_e32_dsl (reg (bv 0 8)) (lit (bv #x00000001 (bitvector 8))) (reg (bv 1 8)) (lit (bv #x00000000 (bitvector 8))) 131072 131072 0 131072 8 0 ) 
(pimEQ_v512_e32__v512_e32__v512_e32_dsl (reg (bv 0 8)) (lit (bv #x00000001 (bitvector 8))) (reg (bv 1 8)) (lit (bv #x00000000 (bitvector 8))) 512 512 0 512 8 0 ) 
(pimEQ_v512_e32__v512_e32__v512_e32_dsl (reg (bv 0 8)) (lit (bv #x00000001 (bitvector 8))) (reg (bv 1 8)) (lit (bv #x00000000 (bitvector 8))) 1024 1024 0 1024 8 0 ) 
(pimEQ_v512_e32__v512_e32__v512_e32_dsl (reg (bv 0 8)) (lit (bv #x0000000000000001 (bitvector 16))) (reg (bv 1 8)) (lit (bv #x0000000000000000 (bitvector 16))) 512 512 0 512 16 0 ) 
))
		
            (define (filter-fn i)
              (define length-condition #f)
              (define prec-condition #f)

              (for/list ([l input-sizes])
                        (for/list ([l_ (list-ref input-size-dsl i)])
                                  (cond [(equal? l l_) (set! length-condition #t)] )
                                  )
                        )

              (for/list ([p input-precs])
                        (cond [(equal? p (list-ref input-precs-dsl i)) (set! prec-condition #t)] )
                        )

              (and length-condition prec-condition)
              )
        
		(define relavent-indices (filter filter-fn (range 0 7)))
		(for/list ([i relavent-indices]) (list-ref variants i))
	]
	[(equal? prog pimMin_v8192_e8__v8192_e8__v8192_e8_dsl)
		(define input-precs-dsl (list  8 32 8 8 16 32 16 8 16 16 32 32 8 16 8 32 16 16 16 32 8 32 32 8 16 8 32 8 8 16 32 16 32 32 8 16  ))
		(define input-size-dsl (list   (list 65536 65536 ) (list 32768 32768 ) (list 2048 2048 ) (list 8192 8192 ) (list 256 256 ) (list 65536 65536 ) (list 16384 16384 ) (list 4098 4098 ) (list 2048 2048 ) (list 131072 131072 ) (list 8192 8192 ) (list 2048 2048 ) (list 1024 1024 ) (list 32768 32768 ) (list 131072 131072 ) (list 4098 4098 ) (list 4098 4098 ) (list 128 128 ) (list 1024 1024 ) (list 524288 524288 ) (list 32768 32768 ) (list 131072 131072 ) (list 1024 1024 ) (list 256 256 ) (list 512 512 ) (list 128 128 ) (list 262144 262144 ) (list 512 512 ) (list 16384 16384 ) (list 8192 8192 ) (list 256 256 ) (list 262144 262144 ) (list 16384 16384 ) (list 512 512 ) (list 64 64 ) (list 65536 65536 ) ) )
		(define variants (list (pimMin_v8192_e8__v8192_e8__v8192_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 65536 65536 0 65536 8 1 0 ) 
(pimMin_v8192_e8__v8192_e8__v8192_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 32768 32768 0 32768 32 1 0 ) 
(pimMin_v8192_e8__v8192_e8__v8192_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 2048 2048 0 2048 8 1 0 ) 
(pimMin_v8192_e8__v8192_e8__v8192_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 8192 8192 0 8192 8 1 0 ) 
(pimMin_v8192_e8__v8192_e8__v8192_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 256 256 0 256 16 1 0 ) 
(pimMin_v8192_e8__v8192_e8__v8192_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 65536 65536 0 65536 32 1 0 ) 
(pimMin_v8192_e8__v8192_e8__v8192_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 16384 16384 0 16384 16 1 0 ) 
(pimMin_v8192_e8__v8192_e8__v8192_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 4098 4098 0 4096 8 1 0 ) 
(pimMin_v8192_e8__v8192_e8__v8192_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 2048 2048 0 2048 16 1 0 ) 
(pimMin_v8192_e8__v8192_e8__v8192_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 131072 131072 0 131072 16 1 0 ) 
(pimMin_v8192_e8__v8192_e8__v8192_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 8192 8192 0 8192 32 1 0 ) 
(pimMin_v8192_e8__v8192_e8__v8192_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 2048 2048 0 2048 32 1 0 ) 
(pimMin_v8192_e8__v8192_e8__v8192_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 1024 1024 0 1024 8 1 0 ) 
(pimMin_v8192_e8__v8192_e8__v8192_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 32768 32768 0 32768 16 1 0 ) 
(pimMin_v8192_e8__v8192_e8__v8192_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 131072 131072 0 131072 8 1 0 ) 
(pimMin_v8192_e8__v8192_e8__v8192_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 4098 4098 0 4096 32 1 0 ) 
(pimMin_v8192_e8__v8192_e8__v8192_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 4098 4098 0 4096 16 1 0 ) 
(pimMin_v8192_e8__v8192_e8__v8192_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 128 128 0 128 16 1 0 ) 
(pimMin_v8192_e8__v8192_e8__v8192_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 1024 1024 0 1024 16 1 0 ) 
(pimMin_v8192_e8__v8192_e8__v8192_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 524288 524288 0 524288 32 1 0 ) 
(pimMin_v8192_e8__v8192_e8__v8192_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 32768 32768 0 32768 8 1 0 ) 
(pimMin_v8192_e8__v8192_e8__v8192_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 131072 131072 0 131072 32 1 0 ) 
(pimMin_v8192_e8__v8192_e8__v8192_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 1024 1024 0 1024 32 1 0 ) 
(pimMin_v8192_e8__v8192_e8__v8192_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 256 256 0 256 8 1 0 ) 
(pimMin_v8192_e8__v8192_e8__v8192_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 512 512 0 512 16 1 0 ) 
(pimMin_v8192_e8__v8192_e8__v8192_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 128 128 0 128 8 1 0 ) 
(pimMin_v8192_e8__v8192_e8__v8192_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 262144 262144 0 262144 32 1 0 ) 
(pimMin_v8192_e8__v8192_e8__v8192_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 512 512 0 512 8 1 0 ) 
(pimMin_v8192_e8__v8192_e8__v8192_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 16384 16384 0 16384 8 1 0 ) 
(pimMin_v8192_e8__v8192_e8__v8192_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 8192 8192 0 8192 16 1 0 ) 
(pimMin_v8192_e8__v8192_e8__v8192_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 256 256 0 256 32 1 0 ) 
(pimMin_v8192_e8__v8192_e8__v8192_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 262144 262144 0 262144 16 1 0 ) 
(pimMin_v8192_e8__v8192_e8__v8192_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 16384 16384 0 16384 32 1 0 ) 
(pimMin_v8192_e8__v8192_e8__v8192_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 512 512 0 512 32 1 0 ) 
(pimMin_v8192_e8__v8192_e8__v8192_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 64 64 0 64 8 1 0 ) 
(pimMin_v8192_e8__v8192_e8__v8192_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 65536 65536 0 65536 16 1 0 ) 
))
		
            (define (filter-fn i)
              (define length-condition #f)
              (define prec-condition #f)

              (for/list ([l input-sizes])
                        (for/list ([l_ (list-ref input-size-dsl i)])
                                  (cond [(equal? l l_) (set! length-condition #t)] )
                                  )
                        )

              (for/list ([p input-precs])
                        (cond [(equal? p (list-ref input-precs-dsl i)) (set! prec-condition #t)] )
                        )

              (and length-condition prec-condition)
              )
        
		(define relavent-indices (filter filter-fn (range 0 36)))
		(for/list ([i relavent-indices]) (list-ref variants i))
	]
	[(equal? prog pimDiv_v2048_e16__v2048_e16__v2048_e16_dsl)
		(define input-precs-dsl (list  16 16 16 16 16 16 16 16 16 16 16 16  ))
		(define input-size-dsl (list   (list 32768 32768 ) (list 512 512 ) (list 16384 16384 ) (list 2048 2048 ) (list 65536 65536 ) (list 4098 4098 ) (list 128 128 ) (list 131072 131072 ) (list 256 256 ) (list 8192 8192 ) (list 262144 262144 ) (list 1024 1024 ) ) )
		(define variants (list (pimDiv_v2048_e16__v2048_e16__v2048_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 32768 32768 0 32768 16 1 1 32 1 32 0 ) 
(pimDiv_v2048_e16__v2048_e16__v2048_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 512 512 0 512 16 1 1 32 1 32 0 ) 
(pimDiv_v2048_e16__v2048_e16__v2048_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 16384 16384 0 16384 16 1 1 32 1 32 0 ) 
(pimDiv_v2048_e16__v2048_e16__v2048_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 2048 2048 0 2048 16 1 1 32 1 32 0 ) 
(pimDiv_v2048_e16__v2048_e16__v2048_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 65536 65536 0 65536 16 1 1 32 1 32 0 ) 
(pimDiv_v2048_e16__v2048_e16__v2048_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 4098 4098 0 4096 16 1 1 32 1 32 0 ) 
(pimDiv_v2048_e16__v2048_e16__v2048_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 128 128 0 128 16 1 1 32 1 32 0 ) 
(pimDiv_v2048_e16__v2048_e16__v2048_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 131072 131072 0 131072 16 1 1 32 1 32 0 ) 
(pimDiv_v2048_e16__v2048_e16__v2048_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 256 256 0 256 16 1 1 32 1 32 0 ) 
(pimDiv_v2048_e16__v2048_e16__v2048_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 8192 8192 0 8192 16 1 1 32 1 32 0 ) 
(pimDiv_v2048_e16__v2048_e16__v2048_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 262144 262144 0 262144 16 1 1 32 1 32 0 ) 
(pimDiv_v2048_e16__v2048_e16__v2048_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 1024 1024 0 1024 16 1 1 32 1 32 0 ) 
))
		
            (define (filter-fn i)
              (define length-condition #f)
              (define prec-condition #f)

              (for/list ([l input-sizes])
                        (for/list ([l_ (list-ref input-size-dsl i)])
                                  (cond [(equal? l l_) (set! length-condition #t)] )
                                  )
                        )

              (for/list ([p input-precs])
                        (cond [(equal? p (list-ref input-precs-dsl i)) (set! prec-condition #t)] )
                        )

              (and length-condition prec-condition)
              )
        
		(define relavent-indices (filter filter-fn (range 0 12)))
		(for/list ([i relavent-indices]) (list-ref variants i))
	]
	[(equal? prog pimBroadCast_v512_e32__v32_e32_dsl)
		(define input-precs-dsl (list  32 16 8 32 16 8 8  ))
		(define input-size-dsl (list   (list 512 ) (list 16 ) (list 8 ) (list 32 ) (list 512 ) (list 8 ) (list 8 ) ) )
		(define variants (list (pimBroadCast_v512_e32__v32_e32_dsl (reg (bv 0 8)) 512 512 0 512 32 0 0 ) 
(pimBroadCast_v512_e32__v32_e32_dsl (reg (bv 0 8)) 16 16 0 1024 16 0 0 ) 
(pimBroadCast_v512_e32__v32_e32_dsl (reg (bv 0 8)) 8 8 0 1024 8 0 0 ) 
(pimBroadCast_v512_e32__v32_e32_dsl (reg (bv 0 8)) 32 32 0 1024 32 0 0 ) 
(pimBroadCast_v512_e32__v32_e32_dsl (reg (bv 0 8)) 512 512 0 512 16 0 0 ) 
(pimBroadCast_v512_e32__v32_e32_dsl (reg (bv 0 8)) 8 8 0 131072 8 0 0 ) 
(pimBroadCast_v512_e32__v32_e32_dsl (reg (bv 0 8)) 8 8 0 512 8 0 0 ) 
))
		
            (define (filter-fn i)
              (define length-condition #f)
              (define prec-condition #f)

              (for/list ([l input-sizes])
                        (for/list ([l_ (list-ref input-size-dsl i)])
                                  (cond [(equal? l l_) (set! length-condition #t)] )
                                  )
                        )

              (for/list ([p input-precs])
                        (cond [(equal? p (list-ref input-precs-dsl i)) (set! prec-condition #t)] )
                        )

              (and length-condition prec-condition)
              )
        
		(define relavent-indices (filter filter-fn (range 0 7)))
		(for/list ([i relavent-indices]) (list-ref variants i))
	]
	[(equal? prog pimDiv_v2048_e32__v2048_e32__v2048_e32_dsl)
		(define input-precs-dsl (list  32 32 32 32 32 32 32 32 32 32 32 32  ))
		(define input-size-dsl (list   (list 65536 65536 ) (list 131072 131072 ) (list 512 512 ) (list 1024 1024 ) (list 4098 4098 ) (list 2048 2048 ) (list 262144 262144 ) (list 8192 8192 ) (list 524288 524288 ) (list 16384 16384 ) (list 256 256 ) (list 32768 32768 ) ) )
		(define variants (list (pimDiv_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 65536 65536 0 65536 32 1 1 64 1 64 0 ) 
(pimDiv_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 131072 131072 0 131072 32 1 1 64 1 64 0 ) 
(pimDiv_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 512 512 0 512 32 1 1 64 1 64 0 ) 
(pimDiv_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 1024 1024 0 1024 32 1 1 64 1 64 0 ) 
(pimDiv_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 4098 4098 0 4096 32 1 1 64 1 64 0 ) 
(pimDiv_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 2048 2048 0 2048 32 1 1 64 1 64 0 ) 
(pimDiv_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 262144 262144 0 262144 32 1 1 64 1 64 0 ) 
(pimDiv_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 8192 8192 0 8192 32 1 1 64 1 64 0 ) 
(pimDiv_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 524288 524288 0 524288 32 1 1 64 1 64 0 ) 
(pimDiv_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 16384 16384 0 16384 32 1 1 64 1 64 0 ) 
(pimDiv_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 256 256 0 256 32 1 1 64 1 64 0 ) 
(pimDiv_v2048_e32__v2048_e32__v2048_e32_dsl (reg (bv 0 8)) (reg (bv 1 8)) 32768 32768 0 32768 32 1 1 64 1 64 0 ) 
))
		
            (define (filter-fn i)
              (define length-condition #f)
              (define prec-condition #f)

              (for/list ([l input-sizes])
                        (for/list ([l_ (list-ref input-size-dsl i)])
                                  (cond [(equal? l l_) (set! length-condition #t)] )
                                  )
                        )

              (for/list ([p input-precs])
                        (cond [(equal? p (list-ref input-precs-dsl i)) (set! prec-condition #t)] )
                        )

              (and length-condition prec-condition)
              )
        
		(define relavent-indices (filter filter-fn (range 0 12)))
		(for/list ([i relavent-indices]) (list-ref variants i))
	]
	[(equal? prog pimDiv_v16384_e8__v16384_e8__v16384_e8_dsl)
		(define input-precs-dsl (list  8 8 8 8 8 8 8 8 8 8 8 8  ))
		(define input-size-dsl (list   (list 131072 131072 ) (list 2048 2048 ) (list 256 256 ) (list 65536 65536 ) (list 128 128 ) (list 8192 8192 ) (list 512 512 ) (list 1024 1024 ) (list 16384 16384 ) (list 32768 32768 ) (list 64 64 ) (list 4098 4098 ) ) )
		(define variants (list (pimDiv_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 131072 131072 0 131072 8 1 1 16 1 16 0 ) 
(pimDiv_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 2048 2048 0 2048 8 1 1 16 1 16 0 ) 
(pimDiv_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 256 256 0 256 8 1 1 16 1 16 0 ) 
(pimDiv_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 65536 65536 0 65536 8 1 1 16 1 16 0 ) 
(pimDiv_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 128 128 0 128 8 1 1 16 1 16 0 ) 
(pimDiv_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 8192 8192 0 8192 8 1 1 16 1 16 0 ) 
(pimDiv_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 512 512 0 512 8 1 1 16 1 16 0 ) 
(pimDiv_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 1024 1024 0 1024 8 1 1 16 1 16 0 ) 
(pimDiv_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 16384 16384 0 16384 8 1 1 16 1 16 0 ) 
(pimDiv_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 32768 32768 0 32768 8 1 1 16 1 16 0 ) 
(pimDiv_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 64 64 0 64 8 1 1 16 1 16 0 ) 
(pimDiv_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 4098 4098 0 4096 8 1 1 16 1 16 0 ) 
))
		
            (define (filter-fn i)
              (define length-condition #f)
              (define prec-condition #f)

              (for/list ([l input-sizes])
                        (for/list ([l_ (list-ref input-size-dsl i)])
                                  (cond [(equal? l l_) (set! length-condition #t)] )
                                  )
                        )

              (for/list ([p input-precs])
                        (cond [(equal? p (list-ref input-precs-dsl i)) (set! prec-condition #t)] )
                        )

              (and length-condition prec-condition)
              )
        
		(define relavent-indices (filter filter-fn (range 0 12)))
		(for/list ([i relavent-indices]) (list-ref variants i))
	]
	[(equal? prog pimAdd_v16384_e8__v16384_e8__v16384_e8_dsl)
		(define input-precs-dsl (list  8 32 16 16 8 16 8 32 32 8 32 16 32 16 32 16 32 8 32 8 32 16 16 8 16 8 16 8 16 8 32 32 32 8 16 8  ))
		(define input-size-dsl (list   (list 131072 131072 ) (list 8192 8192 ) (list 2048 2048 ) (list 512 512 ) (list 4098 4098 ) (list 32768 32768 ) (list 65536 65536 ) (list 262144 262144 ) (list 1024 1024 ) (list 8192 8192 ) (list 131072 131072 ) (list 256 256 ) (list 2048 2048 ) (list 262144 262144 ) (list 256 256 ) (list 128 128 ) (list 4098 4098 ) (list 256 256 ) (list 32768 32768 ) (list 16384 16384 ) (list 16384 16384 ) (list 65536 65536 ) (list 16384 16384 ) (list 1024 1024 ) (list 1024 1024 ) (list 128 128 ) (list 4098 4098 ) (list 512 512 ) (list 8192 8192 ) (list 32768 32768 ) (list 512 512 ) (list 65536 65536 ) (list 524288 524288 ) (list 64 64 ) (list 131072 131072 ) (list 2048 2048 ) ) )
		(define variants (list (pimAdd_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 131072 131072 0 131072 8 -1 0 ) 
(pimAdd_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 8192 8192 0 8192 32 -1 0 ) 
(pimAdd_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 2048 2048 0 2048 16 -1 0 ) 
(pimAdd_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 512 512 0 512 16 -1 0 ) 
(pimAdd_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 4098 4098 0 4096 8 -1 0 ) 
(pimAdd_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 32768 32768 0 32768 16 -1 0 ) 
(pimAdd_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 65536 65536 0 65536 8 -1 0 ) 
(pimAdd_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 262144 262144 0 262144 32 -1 0 ) 
(pimAdd_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 1024 1024 0 1024 32 -1 0 ) 
(pimAdd_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 8192 8192 0 8192 8 -1 0 ) 
(pimAdd_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 131072 131072 0 131072 32 -1 0 ) 
(pimAdd_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 256 256 0 256 16 -1 0 ) 
(pimAdd_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 2048 2048 0 2048 32 -1 0 ) 
(pimAdd_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 262144 262144 0 262144 16 -1 0 ) 
(pimAdd_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 256 256 0 256 32 -1 0 ) 
(pimAdd_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 128 128 0 128 16 -1 0 ) 
(pimAdd_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 4098 4098 0 4096 32 -1 0 ) 
(pimAdd_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 256 256 0 256 8 -1 0 ) 
(pimAdd_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 32768 32768 0 32768 32 -1 0 ) 
(pimAdd_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 16384 16384 0 16384 8 -1 0 ) 
(pimAdd_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 16384 16384 0 16384 32 -1 0 ) 
(pimAdd_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 65536 65536 0 65536 16 -1 0 ) 
(pimAdd_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 16384 16384 0 16384 16 -1 0 ) 
(pimAdd_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 1024 1024 0 1024 8 -1 0 ) 
(pimAdd_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 1024 1024 0 1024 16 -1 0 ) 
(pimAdd_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 128 128 0 128 8 -1 0 ) 
(pimAdd_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 4098 4098 0 4096 16 -1 0 ) 
(pimAdd_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 512 512 0 512 8 -1 0 ) 
(pimAdd_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 8192 8192 0 8192 16 -1 0 ) 
(pimAdd_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 32768 32768 0 32768 8 -1 0 ) 
(pimAdd_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 512 512 0 512 32 -1 0 ) 
(pimAdd_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 65536 65536 0 65536 32 -1 0 ) 
(pimAdd_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 524288 524288 0 524288 32 -1 0 ) 
(pimAdd_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 64 64 0 64 8 -1 0 ) 
(pimAdd_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 131072 131072 0 131072 16 -1 0 ) 
(pimAdd_v16384_e8__v16384_e8__v16384_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 2048 2048 0 2048 8 -1 0 ) 
))
		
            (define (filter-fn i)
              (define length-condition #f)
              (define prec-condition #f)

              (for/list ([l input-sizes])
                        (for/list ([l_ (list-ref input-size-dsl i)])
                                  (cond [(equal? l l_) (set! length-condition #t)] )
                                  )
                        )

              (for/list ([p input-precs])
                        (cond [(equal? p (list-ref input-precs-dsl i)) (set! prec-condition #t)] )
                        )

              (and length-condition prec-condition)
              )
        
		(define relavent-indices (filter filter-fn (range 0 36)))
		(for/list ([i relavent-indices]) (list-ref variants i))
	]
	[(equal? prog pimSub_v256_e16__v256_e16__v256_e16_dsl)
		(define input-precs-dsl (list  16 16 16 8 32 8 8 32 32 32 8 16 8 32 16 16 8 32 8 16 8 32 32 8 16 16 32 32 8 16 32 8 32 16 16 8  ))
		(define input-size-dsl (list   (list 4098 4098 ) (list 1024 1024 ) (list 512 512 ) (list 512 512 ) (list 131072 131072 ) (list 16384 16384 ) (list 131072 131072 ) (list 4098 4098 ) (list 524288 524288 ) (list 32768 32768 ) (list 256 256 ) (list 128 128 ) (list 4098 4098 ) (list 8192 8192 ) (list 256 256 ) (list 8192 8192 ) (list 32768 32768 ) (list 2048 2048 ) (list 65536 65536 ) (list 262144 262144 ) (list 2048 2048 ) (list 262144 262144 ) (list 1024 1024 ) (list 128 128 ) (list 65536 65536 ) (list 32768 32768 ) (list 65536 65536 ) (list 256 256 ) (list 64 64 ) (list 16384 16384 ) (list 16384 16384 ) (list 8192 8192 ) (list 512 512 ) (list 2048 2048 ) (list 131072 131072 ) (list 1024 1024 ) ) )
		(define variants (list (pimSub_v256_e16__v256_e16__v256_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 4098 4098 0 4096 16 -1 0 ) 
(pimSub_v256_e16__v256_e16__v256_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 1024 1024 0 1024 16 -1 0 ) 
(pimSub_v256_e16__v256_e16__v256_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 512 512 0 512 16 -1 0 ) 
(pimSub_v256_e16__v256_e16__v256_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 512 512 0 512 8 -1 0 ) 
(pimSub_v256_e16__v256_e16__v256_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 131072 131072 0 131072 32 -1 0 ) 
(pimSub_v256_e16__v256_e16__v256_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 16384 16384 0 16384 8 -1 0 ) 
(pimSub_v256_e16__v256_e16__v256_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 131072 131072 0 131072 8 -1 0 ) 
(pimSub_v256_e16__v256_e16__v256_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 4098 4098 0 4096 32 -1 0 ) 
(pimSub_v256_e16__v256_e16__v256_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 524288 524288 0 524288 32 -1 0 ) 
(pimSub_v256_e16__v256_e16__v256_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 32768 32768 0 32768 32 -1 0 ) 
(pimSub_v256_e16__v256_e16__v256_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 256 256 0 256 8 -1 0 ) 
(pimSub_v256_e16__v256_e16__v256_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 128 128 0 128 16 -1 0 ) 
(pimSub_v256_e16__v256_e16__v256_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 4098 4098 0 4096 8 -1 0 ) 
(pimSub_v256_e16__v256_e16__v256_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 8192 8192 0 8192 32 -1 0 ) 
(pimSub_v256_e16__v256_e16__v256_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 256 256 0 256 16 -1 0 ) 
(pimSub_v256_e16__v256_e16__v256_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 8192 8192 0 8192 16 -1 0 ) 
(pimSub_v256_e16__v256_e16__v256_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 32768 32768 0 32768 8 -1 0 ) 
(pimSub_v256_e16__v256_e16__v256_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 2048 2048 0 2048 32 -1 0 ) 
(pimSub_v256_e16__v256_e16__v256_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 65536 65536 0 65536 8 -1 0 ) 
(pimSub_v256_e16__v256_e16__v256_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 262144 262144 0 262144 16 -1 0 ) 
(pimSub_v256_e16__v256_e16__v256_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 2048 2048 0 2048 8 -1 0 ) 
(pimSub_v256_e16__v256_e16__v256_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 262144 262144 0 262144 32 -1 0 ) 
(pimSub_v256_e16__v256_e16__v256_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 1024 1024 0 1024 32 -1 0 ) 
(pimSub_v256_e16__v256_e16__v256_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 128 128 0 128 8 -1 0 ) 
(pimSub_v256_e16__v256_e16__v256_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 65536 65536 0 65536 16 -1 0 ) 
(pimSub_v256_e16__v256_e16__v256_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 32768 32768 0 32768 16 -1 0 ) 
(pimSub_v256_e16__v256_e16__v256_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 65536 65536 0 65536 32 -1 0 ) 
(pimSub_v256_e16__v256_e16__v256_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 256 256 0 256 32 -1 0 ) 
(pimSub_v256_e16__v256_e16__v256_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 64 64 0 64 8 -1 0 ) 
(pimSub_v256_e16__v256_e16__v256_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 16384 16384 0 16384 16 -1 0 ) 
(pimSub_v256_e16__v256_e16__v256_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 16384 16384 0 16384 32 -1 0 ) 
(pimSub_v256_e16__v256_e16__v256_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 8192 8192 0 8192 8 -1 0 ) 
(pimSub_v256_e16__v256_e16__v256_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 512 512 0 512 32 -1 0 ) 
(pimSub_v256_e16__v256_e16__v256_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 2048 2048 0 2048 16 -1 0 ) 
(pimSub_v256_e16__v256_e16__v256_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 131072 131072 0 131072 16 -1 0 ) 
(pimSub_v256_e16__v256_e16__v256_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 1024 1024 0 1024 8 -1 0 ) 
))
		
            (define (filter-fn i)
              (define length-condition #f)
              (define prec-condition #f)

              (for/list ([l input-sizes])
                        (for/list ([l_ (list-ref input-size-dsl i)])
                                  (cond [(equal? l l_) (set! length-condition #t)] )
                                  )
                        )

              (for/list ([p input-precs])
                        (cond [(equal? p (list-ref input-precs-dsl i)) (set! prec-condition #t)] )
                        )

              (and length-condition prec-condition)
              )
        
		(define relavent-indices (filter filter-fn (range 0 36)))
		(for/list ([i relavent-indices]) (list-ref variants i))
	]
	[(equal? prog pimMul_v16_e8__v16_e8__v16_e8_dsl)
		(define input-precs-dsl (list  8 16 8 16 8 8 32 16 32 32 16 8 8 8 8 8 32 32 32 8 16 32 16 16 32 32 8 16 32 32 8 16 16 16 32 16  ))
		(define input-size-dsl (list   (list 128 128 ) (list 8192 8192 ) (list 8192 8192 ) (list 16384 16384 ) (list 16384 16384 ) (list 1024 1024 ) (list 256 256 ) (list 512 512 ) (list 131072 131072 ) (list 4098 4098 ) (list 65536 65536 ) (list 131072 131072 ) (list 256 256 ) (list 64 64 ) (list 512 512 ) (list 65536 65536 ) (list 2048 2048 ) (list 524288 524288 ) (list 262144 262144 ) (list 32768 32768 ) (list 131072 131072 ) (list 1024 1024 ) (list 128 128 ) (list 262144 262144 ) (list 65536 65536 ) (list 16384 16384 ) (list 4098 4098 ) (list 2048 2048 ) (list 32768 32768 ) (list 512 512 ) (list 2048 2048 ) (list 32768 32768 ) (list 4098 4098 ) (list 1024 1024 ) (list 8192 8192 ) (list 256 256 ) ) )
		(define variants (list (pimMul_v16_e8__v16_e8__v16_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 128 128 0 128 8 1 16 1 0 ) 
(pimMul_v16_e8__v16_e8__v16_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 8192 8192 0 8192 16 1 32 1 0 ) 
(pimMul_v16_e8__v16_e8__v16_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 8192 8192 0 8192 8 1 16 1 0 ) 
(pimMul_v16_e8__v16_e8__v16_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 16384 16384 0 16384 16 1 32 1 0 ) 
(pimMul_v16_e8__v16_e8__v16_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 16384 16384 0 16384 8 1 16 1 0 ) 
(pimMul_v16_e8__v16_e8__v16_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 1024 1024 0 1024 8 1 16 1 0 ) 
(pimMul_v16_e8__v16_e8__v16_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 256 256 0 256 32 1 64 1 0 ) 
(pimMul_v16_e8__v16_e8__v16_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 512 512 0 512 16 1 32 1 0 ) 
(pimMul_v16_e8__v16_e8__v16_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 131072 131072 0 131072 32 1 64 1 0 ) 
(pimMul_v16_e8__v16_e8__v16_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 4098 4098 0 4096 32 1 64 1 0 ) 
(pimMul_v16_e8__v16_e8__v16_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 65536 65536 0 65536 16 1 32 1 0 ) 
(pimMul_v16_e8__v16_e8__v16_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 131072 131072 0 131072 8 1 16 1 0 ) 
(pimMul_v16_e8__v16_e8__v16_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 256 256 0 256 8 1 16 1 0 ) 
(pimMul_v16_e8__v16_e8__v16_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 64 64 0 64 8 1 16 1 0 ) 
(pimMul_v16_e8__v16_e8__v16_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 512 512 0 512 8 1 16 1 0 ) 
(pimMul_v16_e8__v16_e8__v16_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 65536 65536 0 65536 8 1 16 1 0 ) 
(pimMul_v16_e8__v16_e8__v16_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 2048 2048 0 2048 32 1 64 1 0 ) 
(pimMul_v16_e8__v16_e8__v16_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 524288 524288 0 524288 32 1 64 1 0 ) 
(pimMul_v16_e8__v16_e8__v16_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 262144 262144 0 262144 32 1 64 1 0 ) 
(pimMul_v16_e8__v16_e8__v16_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 32768 32768 0 32768 8 1 16 1 0 ) 
(pimMul_v16_e8__v16_e8__v16_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 131072 131072 0 131072 16 1 32 1 0 ) 
(pimMul_v16_e8__v16_e8__v16_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 1024 1024 0 1024 32 1 64 1 0 ) 
(pimMul_v16_e8__v16_e8__v16_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 128 128 0 128 16 1 32 1 0 ) 
(pimMul_v16_e8__v16_e8__v16_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 262144 262144 0 262144 16 1 32 1 0 ) 
(pimMul_v16_e8__v16_e8__v16_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 65536 65536 0 65536 32 1 64 1 0 ) 
(pimMul_v16_e8__v16_e8__v16_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 16384 16384 0 16384 32 1 64 1 0 ) 
(pimMul_v16_e8__v16_e8__v16_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 4098 4098 0 4096 8 1 16 1 0 ) 
(pimMul_v16_e8__v16_e8__v16_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 2048 2048 0 2048 16 1 32 1 0 ) 
(pimMul_v16_e8__v16_e8__v16_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 32768 32768 0 32768 32 1 64 1 0 ) 
(pimMul_v16_e8__v16_e8__v16_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 512 512 0 512 32 1 64 1 0 ) 
(pimMul_v16_e8__v16_e8__v16_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 2048 2048 0 2048 8 1 16 1 0 ) 
(pimMul_v16_e8__v16_e8__v16_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 32768 32768 0 32768 16 1 32 1 0 ) 
(pimMul_v16_e8__v16_e8__v16_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 4098 4098 0 4096 16 1 32 1 0 ) 
(pimMul_v16_e8__v16_e8__v16_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 1024 1024 0 1024 16 1 32 1 0 ) 
(pimMul_v16_e8__v16_e8__v16_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 8192 8192 0 8192 32 1 64 1 0 ) 
(pimMul_v16_e8__v16_e8__v16_e8_dsl (reg (bv 0 8)) (reg (bv 1 8)) 256 256 0 256 16 1 32 1 0 ) 
))
		
            (define (filter-fn i)
              (define length-condition #f)
              (define prec-condition #f)

              (for/list ([l input-sizes])
                        (for/list ([l_ (list-ref input-size-dsl i)])
                                  (cond [(equal? l l_) (set! length-condition #t)] )
                                  )
                        )

              (for/list ([p input-precs])
                        (cond [(equal? p (list-ref input-precs-dsl i)) (set! prec-condition #t)] )
                        )

              (and length-condition prec-condition)
              )
        
		(define relavent-indices (filter filter-fn (range 0 36)))
		(for/list ([i relavent-indices]) (list-ref variants i))
	]
	[(equal? prog pimXor_v8_e16__v8_e16__v8_e16_dsl)
		(define input-precs-dsl (list  16 8 32 16 32 16 8 8 8 32 16 32 16 16 8 32 32 8 8 16 32 32 16 32 32 16 8 8 8 16 8 16 32 32 8 16  ))
		(define input-size-dsl (list   (list 128 128 ) (list 64 64 ) (list 262144 262144 ) (list 256 256 ) (list 65536 65536 ) (list 16384 16384 ) (list 256 256 ) (list 2048 2048 ) (list 1024 1024 ) (list 512 512 ) (list 8192 8192 ) (list 1024 1024 ) (list 65536 65536 ) (list 262144 262144 ) (list 65536 65536 ) (list 256 256 ) (list 131072 131072 ) (list 131072 131072 ) (list 4098 4098 ) (list 131072 131072 ) (list 16384 16384 ) (list 8192 8192 ) (list 2048 2048 ) (list 2048 2048 ) (list 32768 32768 ) (list 512 512 ) (list 128 128 ) (list 32768 32768 ) (list 16384 16384 ) (list 32768 32768 ) (list 512 512 ) (list 1024 1024 ) (list 4098 4098 ) (list 524288 524288 ) (list 8192 8192 ) (list 4098 4098 ) ) )
		(define variants (list (pimXor_v8_e16__v8_e16__v8_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 128 128 0 128 16 0 ) 
(pimXor_v8_e16__v8_e16__v8_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 64 64 0 64 8 0 ) 
(pimXor_v8_e16__v8_e16__v8_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 262144 262144 0 262144 32 0 ) 
(pimXor_v8_e16__v8_e16__v8_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 256 256 0 256 16 0 ) 
(pimXor_v8_e16__v8_e16__v8_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 65536 65536 0 65536 32 0 ) 
(pimXor_v8_e16__v8_e16__v8_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 16384 16384 0 16384 16 0 ) 
(pimXor_v8_e16__v8_e16__v8_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 256 256 0 256 8 0 ) 
(pimXor_v8_e16__v8_e16__v8_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 2048 2048 0 2048 8 0 ) 
(pimXor_v8_e16__v8_e16__v8_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 1024 1024 0 1024 8 0 ) 
(pimXor_v8_e16__v8_e16__v8_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 512 512 0 512 32 0 ) 
(pimXor_v8_e16__v8_e16__v8_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 8192 8192 0 8192 16 0 ) 
(pimXor_v8_e16__v8_e16__v8_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 1024 1024 0 1024 32 0 ) 
(pimXor_v8_e16__v8_e16__v8_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 65536 65536 0 65536 16 0 ) 
(pimXor_v8_e16__v8_e16__v8_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 262144 262144 0 262144 16 0 ) 
(pimXor_v8_e16__v8_e16__v8_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 65536 65536 0 65536 8 0 ) 
(pimXor_v8_e16__v8_e16__v8_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 256 256 0 256 32 0 ) 
(pimXor_v8_e16__v8_e16__v8_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 131072 131072 0 131072 32 0 ) 
(pimXor_v8_e16__v8_e16__v8_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 131072 131072 0 131072 8 0 ) 
(pimXor_v8_e16__v8_e16__v8_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 4098 4098 0 4096 8 0 ) 
(pimXor_v8_e16__v8_e16__v8_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 131072 131072 0 131072 16 0 ) 
(pimXor_v8_e16__v8_e16__v8_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 16384 16384 0 16384 32 0 ) 
(pimXor_v8_e16__v8_e16__v8_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 8192 8192 0 8192 32 0 ) 
(pimXor_v8_e16__v8_e16__v8_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 2048 2048 0 2048 16 0 ) 
(pimXor_v8_e16__v8_e16__v8_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 2048 2048 0 2048 32 0 ) 
(pimXor_v8_e16__v8_e16__v8_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 32768 32768 0 32768 32 0 ) 
(pimXor_v8_e16__v8_e16__v8_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 512 512 0 512 16 0 ) 
(pimXor_v8_e16__v8_e16__v8_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 128 128 0 128 8 0 ) 
(pimXor_v8_e16__v8_e16__v8_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 32768 32768 0 32768 8 0 ) 
(pimXor_v8_e16__v8_e16__v8_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 16384 16384 0 16384 8 0 ) 
(pimXor_v8_e16__v8_e16__v8_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 32768 32768 0 32768 16 0 ) 
(pimXor_v8_e16__v8_e16__v8_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 512 512 0 512 8 0 ) 
(pimXor_v8_e16__v8_e16__v8_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 1024 1024 0 1024 16 0 ) 
(pimXor_v8_e16__v8_e16__v8_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 4098 4098 0 4096 32 0 ) 
(pimXor_v8_e16__v8_e16__v8_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 524288 524288 0 524288 32 0 ) 
(pimXor_v8_e16__v8_e16__v8_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 8192 8192 0 8192 8 0 ) 
(pimXor_v8_e16__v8_e16__v8_e16_dsl (reg (bv 0 8)) (reg (bv 1 8)) 4098 4098 0 4096 16 0 ) 
))
		
            (define (filter-fn i)
              (define length-condition #f)
              (define prec-condition #f)

              (for/list ([l input-sizes])
                        (for/list ([l_ (list-ref input-size-dsl i)])
                                  (cond [(equal? l l_) (set! length-condition #t)] )
                                  )
                        )

              (for/list ([p input-precs])
                        (cond [(equal? p (list-ref input-precs-dsl i)) (set! prec-condition #t)] )
                        )

              (and length-condition prec-condition)
              )
        
		(define relavent-indices (filter filter-fn (range 0 36)))
		(for/list ([i relavent-indices]) (list-ref variants i))
	]
 )
)
;; ================================================================================

