# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Fri Feb 20 17:44:35 2015
# 
# Allegro PCB Router v16-6-112 made 2012/09/12 at 23:00:45
# Running on: qgpwindowsvb-pc, OS Version: WindowsNT 6.1.7601, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v5.dsn
# Batch File Name: pasde.do
# Did File Name: C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical/specctra.did
# Current time = Fri Feb 20 17:44:35 2015
# PCB C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-360.0000 ylo=-1120.0000 xhi=16360.0000 yhi=16360.0000
# Total 899 Images Consolidated.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Layers Processed: Power Layers 3
# Components Placed 930, Images Processed 964, Padstacks Processed 24
# Nets Processed 862, Net Terminals 3211
# PCB Area=231040000.000  EIC=277  Area/EIC=834079.422  SMDs=678
# Total Pin Count: 3883
# Signal Connections Created 1492
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v5.dsn
# Nets 862 Connections 2198 Unroutes 2195
# Signal Layers 2 Power Layers 3
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.14
# Manhattan Length 2024998.0300 Horizontal 968798.6420 Vertical 1056199.3880
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 2024998.0300 Horizontal 975579.8400 Vertical 1049418.1900
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v5_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaac02956.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 4
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
fanout 10 (direction In_out) (location Anywhere) (pin_type power) (pin_type signal)
# Fanout in any direction.
# Fanout inside and outside component outline.
# Fanout..Signal Nets.
# Fanout..Power Nets.
# Current time = Fri Feb 20 17:44:44 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v5.dsn
# Nets 862 Connections 2198 Unroutes 2195
# Signal Layers 2 Power Layers 3
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.14
# Manhattan Length 2024998.0300 Horizontal 968798.6420 Vertical 1056199.3880
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 2024998.0300 Horizontal 975579.8400 Vertical 1049418.1900
# Start Fanout Pass 1 of 10
# Attempts 2508 Successes 2508 Failures 0 Vias 2508
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# End Pass 1 of 10
# Cpu Time = 0:00:02  Elapsed Time = 0:00:03
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v5.dsn
# Nets 862 Connections 2198 Unroutes 1502
# Signal Layers 2 Power Layers 3
# Wire Junctions 545, at vias 545 Total Vias 2508
# Percent Connected   31.67
# Manhattan Length 2024998.0300 Horizontal 969361.2850 Vertical 1055636.7450
# Routed Length 111956.5315 Horizontal 72021.1000 Vertical 39965.3300
# Ratio Actual / Manhattan   0.0553
# Unconnected Length 1999511.9900 Horizontal 956678.6000 Vertical 1042833.3900
route 500 1
# Current time = Fri Feb 20 17:44:48 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v5.dsn
# Nets 862 Connections 2198 Unroutes 1502
# Signal Layers 2 Power Layers 3
# Wire Junctions 545, at vias 545 Total Vias 2508
# Percent Connected   31.67
# Manhattan Length 2024998.0300 Horizontal 969361.2850 Vertical 1055636.7450
# Routed Length 111956.5315 Horizontal 72021.1000 Vertical 39965.3300
# Ratio Actual / Manhattan   0.0553
# Unconnected Length 1999511.9900 Horizontal 956678.6000 Vertical 1042833.3900
# Start Route Pass 1 of 500
# Routing 2185 wires.
# 21 bend points have been removed.
# 0 bend points have been removed.
# 10 bend points have been removed.
# Total Conflicts: 1704 (Cross: 1454, Clear: 250, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 17
# Attempts 2185 Successes 2180 Failures 5 Vias 1938
# Cpu Time = 0:00:22  Elapsed Time = 0:00:24
# End Pass 1 of 500
# Start Route Pass 2 of 500
# Routing 2555 wires.
# 30 bend points have been removed.
# 0 bend points have been removed.
# 45 bend points have been removed.
# Total Conflicts: 680 (Cross: 612, Clear: 68, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 12
# Attempts 2346 Successes 2339 Failures 7 Vias 1929
# Cpu Time = 0:00:37  Elapsed Time = 0:00:38
# Conflict Reduction  0.6009
# End Pass 2 of 500
# Start Route Pass 3 of 500
# Routing 2896 wires.
# 38 bend points have been removed.
# 0 bend points have been removed.
# 52 bend points have been removed.
# Total Conflicts: 234 (Cross: 197, Clear: 37, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 2491 Successes 2487 Failures 4 Vias 1914
# Cpu Time = 0:00:28  Elapsed Time = 0:00:30
# Conflict Reduction  0.6559
# End Pass 3 of 500
# Start Route Pass 4 of 500
# Routing 3101 wires.
# 36 bend points have been removed.
# 0 bend points have been removed.
# 44 bend points have been removed.
# Total Conflicts: 74 (Cross: 55, Clear: 19, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 2504 Successes 2499 Failures 5 Vias 1890
# Cpu Time = 0:00:22  Elapsed Time = 0:00:24
# Conflict Reduction  0.6838
# End Pass 4 of 500
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Start Route Pass 5 of 500
# Routing 121 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 119 Successes 119 Failures 0 Vias 1929
# Cpu Time = 0:00:22  Elapsed Time = 0:00:24
# End Pass 5 of 500
# Start Route Pass 6 of 500
# Routing 0 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 0 Successes 0 Failures 0 Vias 1927
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 6 of 500
# Cpu Time = 0:02:14  Elapsed Time = 0:02:21
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Fanout   |  1|     0|     0|   0| 1502| 2508|    0|   0|   |  0:00:02|  0:00:02|
# Route    |  2|  1454|   250|   5|   17| 1938|    0|   0|  0|  0:00:22|  0:00:24|
# Route    |  3|   612|    68|   7|   12| 1929|    0|   0| 60|  0:00:37|  0:01:01|
# Route    |  4|   197|    37|   4|   10| 1914|    0|   0| 65|  0:00:28|  0:01:29|
# Route    |  5|    55|    19|   5|   10| 1890|    0|   0| 68|  0:00:22|  0:01:51|
# Route    |  6|     0|     0|   0|   10| 1929|    0|   0|100|  0:00:22|  0:02:13|
# Route    |  7|     0|     0|   0|   10| 1927|    0|   0|  0|  0:00:01|  0:02:14|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:02:14
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v5.dsn
# Nets 862 Connections 2198 Unroutes 10
# Signal Layers 2 Power Layers 3
# Wire Junctions 541, at vias 213 Total Vias 1927
# Percent Connected   99.55
# Manhattan Length 2009318.8000 Horizontal 962358.2240 Vertical 1046960.5760
# Routed Length 2079991.0614 Horizontal 1054140.9500 Vertical 1093959.7600
# Ratio Actual / Manhattan   1.0352
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
clean 10
# Current time = Fri Feb 20 17:47:10 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v5.dsn
# Nets 862 Connections 2198 Unroutes 10
# Signal Layers 2 Power Layers 3
# Wire Junctions 541, at vias 213 Total Vias 1927
# Percent Connected   99.55
# Manhattan Length 2009318.8000 Horizontal 962358.2240 Vertical 1046960.5760
# Routed Length 2079991.0614 Horizontal 1054140.9500 Vertical 1093959.7600
# Ratio Actual / Manhattan   1.0352
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 10
# Routing 3190 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 2526 Successes 2492 Failures 34 Vias 1725
# Cpu Time = 0:00:13  Elapsed Time = 0:00:14
# End Pass 1 of 10
# Start Clean Pass 2 of 10
# Routing 3505 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 2583 Successes 2555 Failures 28 Vias 1688
# Cpu Time = 0:00:12  Elapsed Time = 0:00:13
# End Pass 2 of 10
# Start Clean Pass 3 of 10
# Routing 3462 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 2613 Successes 2590 Failures 23 Vias 1674
# Cpu Time = 0:00:11  Elapsed Time = 0:00:12
# End Pass 3 of 10
# Start Clean Pass 4 of 10
# Routing 3432 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 2616 Successes 2592 Failures 24 Vias 1662
# Cpu Time = 0:00:11  Elapsed Time = 0:00:12
# End Pass 4 of 10
# Start Clean Pass 5 of 10
# Routing 3400 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 2634 Successes 2611 Failures 23 Vias 1661
# Cpu Time = 0:00:10  Elapsed Time = 0:00:12
# End Pass 5 of 10
# Start Clean Pass 6 of 10
# Routing 3402 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 2636 Successes 2617 Failures 19 Vias 1658
# Cpu Time = 0:00:10  Elapsed Time = 0:00:11
# End Pass 6 of 10
# Start Clean Pass 7 of 10
# Routing 3401 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 2640 Successes 2623 Failures 17 Vias 1656
# Cpu Time = 0:00:10  Elapsed Time = 0:00:11
# End Pass 7 of 10
# Start Clean Pass 8 of 10
# Routing 3390 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 2637 Successes 2619 Failures 18 Vias 1656
# Cpu Time = 0:00:11  Elapsed Time = 0:00:12
# End Pass 8 of 10
# Start Clean Pass 9 of 10
# Routing 3386 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 2641 Successes 2620 Failures 21 Vias 1659
# Cpu Time = 0:00:10  Elapsed Time = 0:00:10
# End Pass 9 of 10
# Start Clean Pass 10 of 10
# Routing 3386 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 7 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 2639 Successes 2622 Failures 17 Vias 1655
# Cpu Time = 0:00:11  Elapsed Time = 0:00:12
# End Pass 10 of 10
# Cpu Time = 0:01:56  Elapsed Time = 0:02:04
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Fanout   |  1|     0|     0|   0| 1502| 2508|    0|   0|   |  0:00:02|  0:00:02|
# Route    |  2|  1454|   250|   5|   17| 1938|    0|   0|  0|  0:00:22|  0:00:24|
# Route    |  3|   612|    68|   7|   12| 1929|    0|   0| 60|  0:00:37|  0:01:01|
# Route    |  4|   197|    37|   4|   10| 1914|    0|   0| 65|  0:00:28|  0:01:29|
# Route    |  5|    55|    19|   5|   10| 1890|    0|   0| 68|  0:00:22|  0:01:51|
# Route    |  6|     0|     0|   0|   10| 1929|    0|   0|100|  0:00:22|  0:02:13|
# Route    |  7|     0|     0|   0|   10| 1927|    0|   0|  0|  0:00:01|  0:02:14|
# Clean    |  8|     0|     0|  34|   10| 1725|    0|   0|   |  0:00:13|  0:02:27|
# Clean    |  9|     0|     0|  28|   10| 1688|    0|   0|   |  0:00:12|  0:02:39|
# Clean    | 10|     0|     0|  23|   10| 1674|    0|   0|   |  0:00:11|  0:02:50|
# Clean    | 11|     0|     0|  24|   10| 1662|    0|   0|   |  0:00:11|  0:03:01|
# Clean    | 12|     0|     0|  23|   10| 1661|    0|   0|   |  0:00:10|  0:03:11|
# Clean    | 13|     0|     0|  19|   10| 1658|    0|   0|   |  0:00:10|  0:03:21|
# Clean    | 14|     0|     0|  17|   10| 1656|    0|   0|   |  0:00:10|  0:03:31|
# Clean    | 15|     0|     0|  18|   10| 1656|    0|   0|   |  0:00:11|  0:03:42|
# Clean    | 16|     0|     0|  21|   10| 1659|    0|   0|   |  0:00:10|  0:03:52|
# Clean    | 17|     0|     0|  17|   11| 1655|    0|   0|   |  0:00:11|  0:04:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:04:03
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v5.dsn
# Nets 862 Connections 2198 Unroutes 11
# Signal Layers 2 Power Layers 3
# Wire Junctions 581, at vias 243 Total Vias 1655
# Percent Connected   99.50
# Manhattan Length 2007638.4400 Horizontal 961949.9600 Vertical 1045688.4800
# Routed Length 2094520.4231 Horizontal 1043909.8900 Vertical 1094959.1900
# Ratio Actual / Manhattan   1.0433
# Unconnected Length 2635.0200 Horizontal 387.7000 Vertical 2247.3200
critic
# Current time = Fri Feb 20 17:49:15 2015
# 1 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v5.dsn
# Nets 862 Connections 2198 Unroutes 11
# Signal Layers 2 Power Layers 3
# Wire Junctions 581, at vias 243 Total Vias 1655
# Percent Connected   99.50
# Manhattan Length 2007638.4400 Horizontal 961949.9600 Vertical 1045688.4800
# Routed Length 2094462.8831 Horizontal 1043852.3500 Vertical 1094959.1900
# Ratio Actual / Manhattan   1.0432
# Unconnected Length 2635.0200 Horizontal 387.7000 Vertical 2247.3200
spread (extra 2.500000)
# Current time = Fri Feb 20 17:49:15 2015
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v5.dsn
# Nets 862 Connections 2198 Unroutes 11
# Signal Layers 2 Power Layers 3
# Wire Junctions 581, at vias 243 Total Vias 1655
# Percent Connected   99.50
# Manhattan Length 2007638.4400 Horizontal 961949.9600 Vertical 1045688.4800
# Routed Length 2094462.8831 Horizontal 1043852.3500 Vertical 1094959.1900
# Ratio Actual / Manhattan   1.0432
# Unconnected Length 2635.0200 Horizontal 387.7000 Vertical 2247.3200
# 268 bend points have been removed.
# 71 bend points have been removed.
# 99 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:02  Elapsed Time = 0:00:03
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v5.dsn
# Nets 862 Connections 2198 Unroutes 11
# Signal Layers 2 Power Layers 3
# Wire Junctions 581, at vias 243 Total Vias 1655
# Percent Connected   99.50
# Manhattan Length 2007638.4400 Horizontal 961949.9600 Vertical 1045688.4800
# Routed Length 2094926.7713 Horizontal 1043978.3100 Vertical 1095206.2100
# Ratio Actual / Manhattan   1.0435
# Unconnected Length 2635.0200 Horizontal 387.7000 Vertical 2247.3200
miter 4 (style diagonal) (pin) (slant) (tjunction) (bend) (layer TOP BOTTOM)
# Diagonal wire corners are preferred.
# Current time = Fri Feb 20 17:49:18 2015
# 72 bend points have been removed.
# Convert orthogonal pin exit to diagonal...
# Convert wire segment to diagonal...
# Convert orthogonal corner to diagonal...
# 0 bend points have been removed.
# Corners changed 1699
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:10  Elapsed Time = 0:00:11
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v5.dsn
# Nets 862 Connections 2198 Unroutes 11
# Signal Layers 2 Power Layers 3
# Wire Junctions 577, at vias 247 Total Vias 1655
# Percent Connected   99.50
# Manhattan Length 2007638.4400 Horizontal 961949.9600 Vertical 1045688.4800
# Routed Length 2031075.5372 Horizontal 1044266.8100 Vertical 1095544.4800
# Ratio Actual / Manhattan   1.0117
# Unconnected Length 2635.0200 Horizontal 387.7000 Vertical 2247.3200
write routes (changed_only) (reset_changed) C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaad02956.tmp
# Routing Written to File C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaad02956.tmp
quit
