Generating HDL for page 12.13.04.1 SET OP REG CTRLS at 7/2/2020 4:31:12 PM
Removed 3 outputs from Gate at 2D to ignored block(s) or identical signal names
Generating Statement for block at 4B with output pin(s) of OUT_4B_F
	and inputs of PS_LOGIC_GATE_E_2
	and logic function of NOT
Generating Statement for block at 4C with output pin(s) of OUT_4C_R
	and inputs of PS_B_CH_WM_BIT_2
	and logic function of NOT
Generating Statement for block at 4D with output pin(s) of OUT_4D_C
	and inputs of PS_I_CYCLE,PS_I_RING_OP_TIME
	and logic function of NAND
Generating Statement for block at 2D with output pin(s) of OUT_2D_C
	and inputs of OUT_DOT_4D,OUT_2E_F
	and logic function of Special
Generating Statement for block at 2E with output pin(s) of OUT_2E_F
	and inputs of MS_PROGRAM_RESET_1
	and logic function of NOT
Generating Statement for block at 4F with output pin(s) of OUT_4F_G
	and inputs of PS_I_CYCLE,PS_B_CH_NOT_WM_BIT,PS_ARS_NO_OP
	and logic function of NAND
Generating Statement for block at 4G with output pin(s) of OUT_4G_C
	and inputs of PS_B_CH_NOT_WM_BIT,MS_1401_MODE_1,PS_OP_MOD_TIME
	and logic function of NAND
Generating Statement for block at 2G with output pin(s) of OUT_2G_D
	and inputs of PS_B_CH_NOT_A_BIT,PS_B_CH_B_BIT,PS_B_CH_NOT_8_BIT
	and logic function of NAND
Generating Statement for block at 4H with output pin(s) of OUT_4H_G
	and inputs of PS_B_CH_B_BIT,PS_B_CH_NOT_A_BIT,PS_B_CH_8_BIT
	and logic function of NAND
Generating Statement for block at 3H with output pin(s) of OUT_3H_P
	and inputs of OUT_DOT_4H
	and logic function of NAND
Generating Statement for block at 2H with output pin(s) of OUT_2H_E
	and inputs of PS_I_CYCLE,PS_B_CH_WM_BIT_2,PS_I_RING_OP_TIME
	and logic function of NAND
Generating Statement for block at 4I with output pin(s) of OUT_4I_G
	and inputs of PS_B_CH_NOT_4_BIT,PS_B_CH_NOT_2_BIT,PS_B_CH_NOT_1_BIT
	and logic function of NAND
Generating Statement for block at 2I with output pin(s) of OUT_2I_C
	and inputs of PS_B_CH_NOT_2_BIT,PS_B_CH_4_BIT,PS_B_CH_1_BIT
	and logic function of NAND
Generating Statement for block at 4D with output pin(s) of OUT_DOT_4D
	and inputs of OUT_4B_F,OUT_4C_R,OUT_4D_C
	and logic function of OR
Generating Statement for block at 4H with output pin(s) of OUT_DOT_4H, OUT_DOT_4H
	and inputs of OUT_4H_G,OUT_4I_G
	and logic function of OR
Generating Statement for block at 2G with output pin(s) of OUT_DOT_2G
	and inputs of OUT_2G_D,OUT_2H_E,OUT_2I_C
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_SET_OP_REG
	from gate output OUT_2D_C
Generating output sheet edge signal assignment to 
	signal MS_ARS_NO_OP_DOT_I_CYCLE
	from gate output OUT_4F_G
Generating output sheet edge signal assignment to 
	signal MS_OP_MOD_TIME_DOT_NOT_1401
	from gate output OUT_4G_C
Generating output sheet edge signal assignment to 
	signal PS_B_CH_Q
	from gate output OUT_3H_P
Generating output sheet edge signal assignment to 
	signal MS_B_CH_Q_OP
	from gate output OUT_DOT_4H
Generating output sheet edge signal assignment to 
	signal MS_SET_I_CYCLE_CTRL_NO_OP
	from gate output OUT_DOT_2G
