# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Ex12_BasculeT/Ex12_BasculeT.srcs/sources_1/imports/new/bascule.vhd" \
"../../../../Ex17_TestBench_BasculeT.srcs/sim_1/imports/new/Testbench.vhd" \

# Do not sort compile order
nosort
