Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Jul  9 04:19:34 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/stencil3d_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.497ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_387_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.484ns  (logic 3.541ns (64.572%)  route 1.943ns (35.428%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y49         FDRE                                         r  bd_0_i/hls_inst/inst/reg_387_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/reg_387_reg[0]/Q
                         net (fo=5, routed)           0.450     0.558    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/Q[0]
    SLICE_X46Y50         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     0.707 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131/O
                         net (fo=1, routed)           0.016     0.723    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131_n_6
    SLICE_X46Y50         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     0.960 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/O[5]
                         net (fo=3, routed)           0.296     1.255    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_16
    SLICE_X47Y49         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     1.403 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77/O
                         net (fo=1, routed)           0.011     1.414    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77_n_6
    SLICE_X47Y49         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.569 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35/CO[7]
                         net (fo=1, routed)           0.026     1.595    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35_n_6
    SLICE_X47Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.711 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/O[5]
                         net (fo=1, routed)           0.253     1.964    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[13]
    SLICE_X51Y50         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     2.074 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_19/O
                         net (fo=2, routed)           0.464     2.539    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[13]
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.151     2.690 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     2.690    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     2.763 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     2.763    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[41])
                                                      0.609     3.372 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[41]
                         net (fo=1, routed)           0.000     3.372    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<41>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[41]_V_DATA[41])
                                                      0.046     3.418 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[41]
                         net (fo=1, routed)           0.000     3.418    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<41>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[41]_ALU_OUT[47])
                                                      0.571     3.989 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.989    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.111 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.125    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
    DSP48E2_X6Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     4.671 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.671    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X6Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.780 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.340     5.120    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_110
    SLICE_X50Y51         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     5.157 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7/O
                         net (fo=1, routed)           0.021     5.178    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7_n_6
    SLICE_X50Y51         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     5.339 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.365    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
    SLICE_X50Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.123     5.488 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[7]
                         net (fo=2, routed)           0.026     5.514    bd_0_i/hls_inst/inst/tmp_product__3[31]
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[31]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X50Y52         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[31]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.514    
  -------------------------------------------------------------------
                         slack                                  2.497    

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_387_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 3.541ns (64.583%)  route 1.942ns (35.417%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y49         FDRE                                         r  bd_0_i/hls_inst/inst/reg_387_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/reg_387_reg[0]/Q
                         net (fo=5, routed)           0.450     0.558    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/Q[0]
    SLICE_X46Y50         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     0.707 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131/O
                         net (fo=1, routed)           0.016     0.723    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131_n_6
    SLICE_X46Y50         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     0.960 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/O[5]
                         net (fo=3, routed)           0.296     1.255    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_16
    SLICE_X47Y49         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     1.403 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77/O
                         net (fo=1, routed)           0.011     1.414    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77_n_6
    SLICE_X47Y49         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.569 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35/CO[7]
                         net (fo=1, routed)           0.026     1.595    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35_n_6
    SLICE_X47Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.711 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/O[5]
                         net (fo=1, routed)           0.253     1.964    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[13]
    SLICE_X51Y50         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     2.074 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_19/O
                         net (fo=2, routed)           0.464     2.539    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[13]
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.151     2.690 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     2.690    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     2.763 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     2.763    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[41])
                                                      0.609     3.372 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[41]
                         net (fo=1, routed)           0.000     3.372    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<41>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[41]_V_DATA[41])
                                                      0.046     3.418 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[41]
                         net (fo=1, routed)           0.000     3.418    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<41>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[41]_ALU_OUT[47])
                                                      0.571     3.989 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.989    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.111 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.125    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
    DSP48E2_X6Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     4.671 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.671    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X6Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.780 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.340     5.120    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_110
    SLICE_X50Y51         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     5.157 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7/O
                         net (fo=1, routed)           0.021     5.178    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7_n_6
    SLICE_X50Y51         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     5.339 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.365    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
    SLICE_X50Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.123     5.488 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[5]
                         net (fo=2, routed)           0.025     5.513    bd_0_i/hls_inst/inst/tmp_product__3[29]
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[29]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X50Y52         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[29]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.513    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_387_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 3.541ns (64.583%)  route 1.942ns (35.417%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y49         FDRE                                         r  bd_0_i/hls_inst/inst/reg_387_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/reg_387_reg[0]/Q
                         net (fo=5, routed)           0.450     0.558    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/Q[0]
    SLICE_X46Y50         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     0.707 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131/O
                         net (fo=1, routed)           0.016     0.723    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131_n_6
    SLICE_X46Y50         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     0.960 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/O[5]
                         net (fo=3, routed)           0.296     1.255    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_16
    SLICE_X47Y49         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     1.403 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77/O
                         net (fo=1, routed)           0.011     1.414    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77_n_6
    SLICE_X47Y49         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.569 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35/CO[7]
                         net (fo=1, routed)           0.026     1.595    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35_n_6
    SLICE_X47Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.711 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/O[5]
                         net (fo=1, routed)           0.253     1.964    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[13]
    SLICE_X51Y50         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     2.074 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_19/O
                         net (fo=2, routed)           0.464     2.539    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[13]
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.151     2.690 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     2.690    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     2.763 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     2.763    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[41])
                                                      0.609     3.372 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[41]
                         net (fo=1, routed)           0.000     3.372    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<41>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[41]_V_DATA[41])
                                                      0.046     3.418 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[41]
                         net (fo=1, routed)           0.000     3.418    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<41>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[41]_ALU_OUT[47])
                                                      0.571     3.989 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.989    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.111 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.125    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
    DSP48E2_X6Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     4.671 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.671    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X6Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.780 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.340     5.120    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_110
    SLICE_X50Y51         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     5.157 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7/O
                         net (fo=1, routed)           0.021     5.178    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7_n_6
    SLICE_X50Y51         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     5.339 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.365    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
    SLICE_X50Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.123     5.488 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[5]
                         net (fo=2, routed)           0.025     5.513    bd_0_i/hls_inst/inst/tmp_product__3[29]
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[29]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X50Y52         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[29]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.513    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_387_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 3.541ns (64.583%)  route 1.942ns (35.417%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y49         FDRE                                         r  bd_0_i/hls_inst/inst/reg_387_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/reg_387_reg[0]/Q
                         net (fo=5, routed)           0.450     0.558    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/Q[0]
    SLICE_X46Y50         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     0.707 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131/O
                         net (fo=1, routed)           0.016     0.723    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131_n_6
    SLICE_X46Y50         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     0.960 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/O[5]
                         net (fo=3, routed)           0.296     1.255    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_16
    SLICE_X47Y49         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     1.403 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77/O
                         net (fo=1, routed)           0.011     1.414    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77_n_6
    SLICE_X47Y49         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.569 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35/CO[7]
                         net (fo=1, routed)           0.026     1.595    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35_n_6
    SLICE_X47Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.711 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/O[5]
                         net (fo=1, routed)           0.253     1.964    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[13]
    SLICE_X51Y50         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     2.074 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_19/O
                         net (fo=2, routed)           0.464     2.539    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[13]
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.151     2.690 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     2.690    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     2.763 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     2.763    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[41])
                                                      0.609     3.372 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[41]
                         net (fo=1, routed)           0.000     3.372    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<41>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[41]_V_DATA[41])
                                                      0.046     3.418 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[41]
                         net (fo=1, routed)           0.000     3.418    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<41>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[41]_ALU_OUT[47])
                                                      0.571     3.989 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.989    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.111 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.125    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
    DSP48E2_X6Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     4.671 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.671    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X6Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.780 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.340     5.120    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_110
    SLICE_X50Y51         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     5.157 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7/O
                         net (fo=1, routed)           0.021     5.178    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7_n_6
    SLICE_X50Y51         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     5.339 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.365    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
    SLICE_X50Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.123     5.488 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[7]
                         net (fo=2, routed)           0.025     5.513    bd_0_i/hls_inst/inst/tmp_product__3[31]
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[31]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X50Y52         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[31]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.513    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.510ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_387_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.471ns  (logic 3.528ns (64.487%)  route 1.943ns (35.513%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y49         FDRE                                         r  bd_0_i/hls_inst/inst/reg_387_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/reg_387_reg[0]/Q
                         net (fo=5, routed)           0.450     0.558    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/Q[0]
    SLICE_X46Y50         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     0.707 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131/O
                         net (fo=1, routed)           0.016     0.723    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131_n_6
    SLICE_X46Y50         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     0.960 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/O[5]
                         net (fo=3, routed)           0.296     1.255    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_16
    SLICE_X47Y49         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     1.403 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77/O
                         net (fo=1, routed)           0.011     1.414    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77_n_6
    SLICE_X47Y49         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.569 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35/CO[7]
                         net (fo=1, routed)           0.026     1.595    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35_n_6
    SLICE_X47Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.711 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/O[5]
                         net (fo=1, routed)           0.253     1.964    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[13]
    SLICE_X51Y50         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     2.074 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_19/O
                         net (fo=2, routed)           0.464     2.539    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[13]
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.151     2.690 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     2.690    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     2.763 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     2.763    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[41])
                                                      0.609     3.372 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[41]
                         net (fo=1, routed)           0.000     3.372    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<41>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[41]_V_DATA[41])
                                                      0.046     3.418 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[41]
                         net (fo=1, routed)           0.000     3.418    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<41>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[41]_ALU_OUT[47])
                                                      0.571     3.989 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.989    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.111 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.125    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
    DSP48E2_X6Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     4.671 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.671    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X6Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.780 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.340     5.120    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_110
    SLICE_X50Y51         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     5.157 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7/O
                         net (fo=1, routed)           0.021     5.178    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7_n_6
    SLICE_X50Y51         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     5.339 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.365    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
    SLICE_X50Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.110     5.475 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[6]
                         net (fo=2, routed)           0.026     5.501    bd_0_i/hls_inst/inst/tmp_product__3[30]
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[30]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X50Y52         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[30]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                                  2.510    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_387_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.470ns  (logic 3.528ns (64.499%)  route 1.942ns (35.501%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y49         FDRE                                         r  bd_0_i/hls_inst/inst/reg_387_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/reg_387_reg[0]/Q
                         net (fo=5, routed)           0.450     0.558    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/Q[0]
    SLICE_X46Y50         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     0.707 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131/O
                         net (fo=1, routed)           0.016     0.723    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131_n_6
    SLICE_X46Y50         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     0.960 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/O[5]
                         net (fo=3, routed)           0.296     1.255    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_16
    SLICE_X47Y49         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     1.403 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77/O
                         net (fo=1, routed)           0.011     1.414    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77_n_6
    SLICE_X47Y49         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.569 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35/CO[7]
                         net (fo=1, routed)           0.026     1.595    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35_n_6
    SLICE_X47Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.711 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/O[5]
                         net (fo=1, routed)           0.253     1.964    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[13]
    SLICE_X51Y50         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     2.074 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_19/O
                         net (fo=2, routed)           0.464     2.539    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[13]
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.151     2.690 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     2.690    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     2.763 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     2.763    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[41])
                                                      0.609     3.372 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[41]
                         net (fo=1, routed)           0.000     3.372    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<41>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[41]_V_DATA[41])
                                                      0.046     3.418 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[41]
                         net (fo=1, routed)           0.000     3.418    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<41>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[41]_ALU_OUT[47])
                                                      0.571     3.989 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.989    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.111 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.125    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
    DSP48E2_X6Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     4.671 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.671    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X6Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.780 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.340     5.120    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_110
    SLICE_X50Y51         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     5.157 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7/O
                         net (fo=1, routed)           0.021     5.178    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7_n_6
    SLICE_X50Y51         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     5.339 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.365    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
    SLICE_X50Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.110     5.475 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[6]
                         net (fo=2, routed)           0.025     5.500    bd_0_i/hls_inst/inst/tmp_product__3[30]
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[30]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X50Y52         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[30]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.528ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_387_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 3.511ns (64.388%)  route 1.942ns (35.612%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y49         FDRE                                         r  bd_0_i/hls_inst/inst/reg_387_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/reg_387_reg[0]/Q
                         net (fo=5, routed)           0.450     0.558    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/Q[0]
    SLICE_X46Y50         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     0.707 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131/O
                         net (fo=1, routed)           0.016     0.723    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131_n_6
    SLICE_X46Y50         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     0.960 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/O[5]
                         net (fo=3, routed)           0.296     1.255    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_16
    SLICE_X47Y49         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     1.403 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77/O
                         net (fo=1, routed)           0.011     1.414    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77_n_6
    SLICE_X47Y49         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.569 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35/CO[7]
                         net (fo=1, routed)           0.026     1.595    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35_n_6
    SLICE_X47Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.711 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/O[5]
                         net (fo=1, routed)           0.253     1.964    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[13]
    SLICE_X51Y50         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     2.074 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_19/O
                         net (fo=2, routed)           0.464     2.539    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[13]
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.151     2.690 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     2.690    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     2.763 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     2.763    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[41])
                                                      0.609     3.372 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[41]
                         net (fo=1, routed)           0.000     3.372    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<41>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[41]_V_DATA[41])
                                                      0.046     3.418 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[41]
                         net (fo=1, routed)           0.000     3.418    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<41>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[41]_ALU_OUT[47])
                                                      0.571     3.989 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.989    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.111 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.125    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
    DSP48E2_X6Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     4.671 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.671    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X6Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.780 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.340     5.120    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_110
    SLICE_X50Y51         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     5.157 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7/O
                         net (fo=1, routed)           0.021     5.178    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7_n_6
    SLICE_X50Y51         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     5.339 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.365    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
    SLICE_X50Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.093     5.458 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[4]
                         net (fo=2, routed)           0.025     5.483    bd_0_i/hls_inst/inst/tmp_product__3[28]
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[28]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X50Y52         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[28]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.483    
  -------------------------------------------------------------------
                         slack                                  2.528    

Slack (MET) :             2.528ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_387_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 3.511ns (64.388%)  route 1.942ns (35.612%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y49         FDRE                                         r  bd_0_i/hls_inst/inst/reg_387_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/reg_387_reg[0]/Q
                         net (fo=5, routed)           0.450     0.558    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/Q[0]
    SLICE_X46Y50         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     0.707 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131/O
                         net (fo=1, routed)           0.016     0.723    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131_n_6
    SLICE_X46Y50         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     0.960 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/O[5]
                         net (fo=3, routed)           0.296     1.255    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_16
    SLICE_X47Y49         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     1.403 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77/O
                         net (fo=1, routed)           0.011     1.414    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77_n_6
    SLICE_X47Y49         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.569 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35/CO[7]
                         net (fo=1, routed)           0.026     1.595    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35_n_6
    SLICE_X47Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.711 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/O[5]
                         net (fo=1, routed)           0.253     1.964    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[13]
    SLICE_X51Y50         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     2.074 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_19/O
                         net (fo=2, routed)           0.464     2.539    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[13]
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.151     2.690 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     2.690    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     2.763 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     2.763    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[41])
                                                      0.609     3.372 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[41]
                         net (fo=1, routed)           0.000     3.372    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<41>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[41]_V_DATA[41])
                                                      0.046     3.418 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[41]
                         net (fo=1, routed)           0.000     3.418    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<41>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[41]_ALU_OUT[47])
                                                      0.571     3.989 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.989    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.111 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.125    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
    DSP48E2_X6Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     4.671 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.671    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X6Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.780 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.340     5.120    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_110
    SLICE_X50Y51         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     5.157 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7/O
                         net (fo=1, routed)           0.021     5.178    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7_n_6
    SLICE_X50Y51         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     5.339 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.365    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
    SLICE_X50Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.093     5.458 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[4]
                         net (fo=2, routed)           0.025     5.483    bd_0_i/hls_inst/inst/tmp_product__3[28]
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[28]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X50Y52         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[28]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.483    
  -------------------------------------------------------------------
                         slack                                  2.528    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_387_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 3.507ns (64.350%)  route 1.943ns (35.649%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y49         FDRE                                         r  bd_0_i/hls_inst/inst/reg_387_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/reg_387_reg[0]/Q
                         net (fo=5, routed)           0.450     0.558    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/Q[0]
    SLICE_X46Y50         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     0.707 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131/O
                         net (fo=1, routed)           0.016     0.723    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131_n_6
    SLICE_X46Y50         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     0.960 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/O[5]
                         net (fo=3, routed)           0.296     1.255    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_16
    SLICE_X47Y49         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     1.403 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77/O
                         net (fo=1, routed)           0.011     1.414    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77_n_6
    SLICE_X47Y49         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.569 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35/CO[7]
                         net (fo=1, routed)           0.026     1.595    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35_n_6
    SLICE_X47Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.711 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/O[5]
                         net (fo=1, routed)           0.253     1.964    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[13]
    SLICE_X51Y50         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     2.074 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_19/O
                         net (fo=2, routed)           0.464     2.539    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[13]
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.151     2.690 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     2.690    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     2.763 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     2.763    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[41])
                                                      0.609     3.372 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[41]
                         net (fo=1, routed)           0.000     3.372    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<41>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[41]_V_DATA[41])
                                                      0.046     3.418 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[41]
                         net (fo=1, routed)           0.000     3.418    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<41>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[41]_ALU_OUT[47])
                                                      0.571     3.989 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.989    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.111 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.125    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
    DSP48E2_X6Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     4.671 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.671    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X6Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.780 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.340     5.120    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_110
    SLICE_X50Y51         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     5.157 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7/O
                         net (fo=1, routed)           0.021     5.178    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7_n_6
    SLICE_X50Y51         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     5.339 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.365    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
    SLICE_X50Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.089     5.454 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[3]
                         net (fo=2, routed)           0.026     5.480    bd_0_i/hls_inst/inst/tmp_product__3[27]
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[27]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X50Y52         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/mul_ln57_1_reg_1120_reg[27]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.480    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.532ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_387_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 3.507ns (64.362%)  route 1.942ns (35.638%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y49         FDRE                                         r  bd_0_i/hls_inst/inst/reg_387_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/reg_387_reg[0]/Q
                         net (fo=5, routed)           0.450     0.558    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/Q[0]
    SLICE_X46Y50         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     0.707 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131/O
                         net (fo=1, routed)           0.016     0.723    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_131_n_6
    SLICE_X46Y50         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     0.960 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85/O[5]
                         net (fo=3, routed)           0.296     1.255    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_85_n_16
    SLICE_X47Y49         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     1.403 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77/O
                         net (fo=1, routed)           0.011     1.414    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_77_n_6
    SLICE_X47Y49         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.569 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35/CO[7]
                         net (fo=1, routed)           0.026     1.595    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_35_n_6
    SLICE_X47Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.711 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_34/O[5]
                         net (fo=1, routed)           0.253     1.964    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/add_ln57_4_fu_826_p2[13]
    SLICE_X51Y50         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     2.074 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product_i_19/O
                         net (fo=2, routed)           0.464     2.539    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/B[13]
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[13]_B2_DATA[13])
                                                      0.151     2.690 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     2.690    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     2.763 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     2.763    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[41])
                                                      0.609     3.372 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER_INST/V[41]
                         net (fo=1, routed)           0.000     3.372    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_MULTIPLIER.V<41>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[41]_V_DATA[41])
                                                      0.046     3.418 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA_INST/V_DATA[41]
                         net (fo=1, routed)           0.000     3.418    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_M_DATA.V_DATA<41>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[41]_ALU_OUT[47])
                                                      0.571     3.989 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.989    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.111 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.125    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/PCIN[47]
    DSP48E2_X6Y15        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[1])
                                                      0.546     4.671 f  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.671    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_ALU.ALU_OUT<1>
    DSP48E2_X6Y15        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     4.780 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.340     5.120    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/tmp_product__1_n_110
    SLICE_X50Y51         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     5.157 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7/O
                         net (fo=1, routed)           0.021     5.178    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080[23]_i_7_n_6
    SLICE_X50Y51         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     5.339 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.365    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[23]_i_1_n_6
    SLICE_X50Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.089     5.454 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U1/mul_ln57_reg_1080_reg[31]_i_1/O[3]
                         net (fo=2, routed)           0.025     5.479    bd_0_i/hls_inst/inst/tmp_product__3[27]
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=385, unset)          0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[27]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X50Y52         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/mul_ln57_reg_1080_reg[27]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.479    
  -------------------------------------------------------------------
                         slack                                  2.532    




