
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000008  00800200  000014f8  0000158c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000014f8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000038  00800208  00800208  00001594  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001594  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000015c4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000338  00000000  00000000  00001604  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000307e  00000000  00000000  0000193c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001cd0  00000000  00000000  000049ba  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000189d  00000000  00000000  0000668a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000006d0  00000000  00000000  00007f28  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000c4d  00000000  00000000  000085f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000013c2  00000000  00000000  00009245  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000248  00000000  00000000  0000a607  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	8c c1       	rjmp	.+792    	; 0x326 <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	57 c3       	rjmp	.+1710   	; 0x6ec <__vector_15>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	c3 c5       	rjmp	.+2950   	; 0xc24 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	30 06       	cpc	r3, r16
      e6:	82 06       	cpc	r8, r18
      e8:	82 06       	cpc	r8, r18
      ea:	82 06       	cpc	r8, r18
      ec:	82 06       	cpc	r8, r18
      ee:	82 06       	cpc	r8, r18
      f0:	82 06       	cpc	r8, r18
      f2:	82 06       	cpc	r8, r18
      f4:	30 06       	cpc	r3, r16
      f6:	82 06       	cpc	r8, r18
      f8:	82 06       	cpc	r8, r18
      fa:	82 06       	cpc	r8, r18
      fc:	82 06       	cpc	r8, r18
      fe:	82 06       	cpc	r8, r18
     100:	82 06       	cpc	r8, r18
     102:	82 06       	cpc	r8, r18
     104:	32 06       	cpc	r3, r18
     106:	82 06       	cpc	r8, r18
     108:	82 06       	cpc	r8, r18
     10a:	82 06       	cpc	r8, r18
     10c:	82 06       	cpc	r8, r18
     10e:	82 06       	cpc	r8, r18
     110:	82 06       	cpc	r8, r18
     112:	82 06       	cpc	r8, r18
     114:	82 06       	cpc	r8, r18
     116:	82 06       	cpc	r8, r18
     118:	82 06       	cpc	r8, r18
     11a:	82 06       	cpc	r8, r18
     11c:	82 06       	cpc	r8, r18
     11e:	82 06       	cpc	r8, r18
     120:	82 06       	cpc	r8, r18
     122:	82 06       	cpc	r8, r18
     124:	32 06       	cpc	r3, r18
     126:	82 06       	cpc	r8, r18
     128:	82 06       	cpc	r8, r18
     12a:	82 06       	cpc	r8, r18
     12c:	82 06       	cpc	r8, r18
     12e:	82 06       	cpc	r8, r18
     130:	82 06       	cpc	r8, r18
     132:	82 06       	cpc	r8, r18
     134:	82 06       	cpc	r8, r18
     136:	82 06       	cpc	r8, r18
     138:	82 06       	cpc	r8, r18
     13a:	82 06       	cpc	r8, r18
     13c:	82 06       	cpc	r8, r18
     13e:	82 06       	cpc	r8, r18
     140:	82 06       	cpc	r8, r18
     142:	82 06       	cpc	r8, r18
     144:	7e 06       	cpc	r7, r30
     146:	82 06       	cpc	r8, r18
     148:	82 06       	cpc	r8, r18
     14a:	82 06       	cpc	r8, r18
     14c:	82 06       	cpc	r8, r18
     14e:	82 06       	cpc	r8, r18
     150:	82 06       	cpc	r8, r18
     152:	82 06       	cpc	r8, r18
     154:	5b 06       	cpc	r5, r27
     156:	82 06       	cpc	r8, r18
     158:	82 06       	cpc	r8, r18
     15a:	82 06       	cpc	r8, r18
     15c:	82 06       	cpc	r8, r18
     15e:	82 06       	cpc	r8, r18
     160:	82 06       	cpc	r8, r18
     162:	82 06       	cpc	r8, r18
     164:	82 06       	cpc	r8, r18
     166:	82 06       	cpc	r8, r18
     168:	82 06       	cpc	r8, r18
     16a:	82 06       	cpc	r8, r18
     16c:	82 06       	cpc	r8, r18
     16e:	82 06       	cpc	r8, r18
     170:	82 06       	cpc	r8, r18
     172:	82 06       	cpc	r8, r18
     174:	4f 06       	cpc	r4, r31
     176:	82 06       	cpc	r8, r18
     178:	82 06       	cpc	r8, r18
     17a:	82 06       	cpc	r8, r18
     17c:	82 06       	cpc	r8, r18
     17e:	82 06       	cpc	r8, r18
     180:	82 06       	cpc	r8, r18
     182:	82 06       	cpc	r8, r18
     184:	6d 06       	cpc	r6, r29

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e8 ef       	ldi	r30, 0xF8	; 248
     19e:	f4 e1       	ldi	r31, 0x14	; 20
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a8 30       	cpi	r26, 0x08	; 8
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a8 e0       	ldi	r26, 0x08	; 8
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a0 34       	cpi	r26, 0x40	; 64
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	95 d1       	rcall	.+810    	; 0x4ec <main>
     1c2:	0c 94 7a 0a 	jmp	0x14f4	; 0x14f4 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <ADC_init>:
 */ 

#include "ADC.h"

void ADC_init(void){
	clear_bit(DDRF, PF0); // Channel 0 for the ADC will be used, = PF0 = A0 = input
     1c8:	80 98       	cbi	0x10, 0	; 16
	clear_bit(DDRF, PF1); // Channel 0 for the ADC will be used, = PF0 = A0 = input
     1ca:	81 98       	cbi	0x10, 1	; 16
	set_bit(ADCSRA, ADEN); // ADC Control and Status Register A - Enable ADC, next coversion takes 25 adc clock cycles
     1cc:	ea e7       	ldi	r30, 0x7A	; 122
     1ce:	f0 e0       	ldi	r31, 0x00	; 0
     1d0:	80 81       	ld	r24, Z
     1d2:	80 68       	ori	r24, 0x80	; 128
     1d4:	80 83       	st	Z, r24
	
	// Set prescaler to 128
	set_bit(ADCSRA, ADPS0);
     1d6:	80 81       	ld	r24, Z
     1d8:	81 60       	ori	r24, 0x01	; 1
     1da:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS1);
     1dc:	80 81       	ld	r24, Z
     1de:	82 60       	ori	r24, 0x02	; 2
     1e0:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS2);
     1e2:	80 81       	ld	r24, Z
     1e4:	84 60       	ori	r24, 0x04	; 4
     1e6:	80 83       	st	Z, r24
	// Set voltage reference to 2.56V
	set_bit(ADMUX, REFS1);
     1e8:	ec e7       	ldi	r30, 0x7C	; 124
     1ea:	f0 e0       	ldi	r31, 0x00	; 0
     1ec:	80 81       	ld	r24, Z
     1ee:	80 68       	ori	r24, 0x80	; 128
     1f0:	80 83       	st	Z, r24
	set_bit(ADMUX, REFS0);
     1f2:	80 81       	ld	r24, Z
     1f4:	80 64       	ori	r24, 0x40	; 64
     1f6:	80 83       	st	Z, r24
     1f8:	08 95       	ret

000001fa <ADC_read>:
}

uint16_t ADC_read(void){
	set_bit(ADCSRA, ADSC); // Start single conversion
     1fa:	ea e7       	ldi	r30, 0x7A	; 122
     1fc:	f0 e0       	ldi	r31, 0x00	; 0
     1fe:	80 81       	ld	r24, Z
     200:	80 64       	ori	r24, 0x40	; 64
     202:	80 83       	st	Z, r24
	loop_until_bit_is_set(ADCSRA, ADIF); // Wait for interrupt flag to be set
     204:	80 81       	ld	r24, Z
     206:	84 ff       	sbrs	r24, 4
     208:	fd cf       	rjmp	.-6      	; 0x204 <ADC_read+0xa>
	uint8_t data_low = ADCL; // Low data bits of converted data
     20a:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x700078>
	uint16_t data_high = ADCH; // High data bits of converted data
     20e:	20 91 79 00 	lds	r18, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x700079>
	uint16_t data = (data_high << 8)|(data_low); // Combining low and high
	return data;
     212:	90 e0       	ldi	r25, 0x00	; 0
}
     214:	92 2b       	or	r25, r18
     216:	08 95       	ret

00000218 <ADC_read_channel>:

uint16_t ADC_read_channel(ADC_channel channel){
	switch(channel){
     218:	88 23       	and	r24, r24
     21a:	19 f0       	breq	.+6      	; 0x222 <ADC_read_channel+0xa>
     21c:	81 30       	cpi	r24, 0x01	; 1
     21e:	41 f0       	breq	.+16     	; 0x230 <ADC_read_channel+0x18>
     220:	0e c0       	rjmp	.+28     	; 0x23e <ADC_read_channel+0x26>
		case(CHANNEL_0):
			clear_bit(ADMUX,MUX0);
     222:	ec e7       	ldi	r30, 0x7C	; 124
     224:	f0 e0       	ldi	r31, 0x00	; 0
     226:	80 81       	ld	r24, Z
     228:	8e 7f       	andi	r24, 0xFE	; 254
     22a:	80 83       	st	Z, r24
			return ADC_read();
     22c:	e6 cf       	rjmp	.-52     	; 0x1fa <ADC_read>
     22e:	08 95       	ret
		case(CHANNEL_1):
			set_bit(ADMUX,MUX0); 
     230:	ec e7       	ldi	r30, 0x7C	; 124
     232:	f0 e0       	ldi	r31, 0x00	; 0
     234:	80 81       	ld	r24, Z
     236:	81 60       	ori	r24, 0x01	; 1
			return ADC_read();
     238:	80 83       	st	Z, r24
     23a:	df cf       	rjmp	.-66     	; 0x1fa <ADC_read>
     23c:	08 95       	ret
		default:
			return 0;
     23e:	80 e0       	ldi	r24, 0x00	; 0
     240:	90 e0       	ldi	r25, 0x00	; 0
	}
     242:	08 95       	ret

00000244 <CAN_init>:
	printf("CAN msg data: ");
	for (int i = 0; i < msg->length; i++){
		printf("%d \t",msg->data[i]);
	}
	printf("\n");
}
     244:	b9 d1       	rcall	.+882    	; 0x5b8 <mcp2515_init>
     246:	f8 94       	cli
     248:	ea 9a       	sbi	0x1d, 2	; 29
     24a:	e2 9a       	sbi	0x1c, 2	; 28
     24c:	78 94       	sei
     24e:	08 95       	ret

00000250 <CAN_message_send>:
     250:	0f 93       	push	r16
     252:	1f 93       	push	r17
     254:	cf 93       	push	r28
     256:	8c 01       	movw	r16, r24
     258:	fc 01       	movw	r30, r24
     25a:	60 81       	ld	r22, Z
     25c:	71 81       	ldd	r23, Z+1	; 0x01
     25e:	76 95       	lsr	r23
     260:	67 95       	ror	r22
     262:	76 95       	lsr	r23
     264:	67 95       	ror	r22
     266:	76 95       	lsr	r23
     268:	67 95       	ror	r22
     26a:	81 e3       	ldi	r24, 0x31	; 49
     26c:	6d d1       	rcall	.+730    	; 0x548 <mcp2515_write>
     26e:	f8 01       	movw	r30, r16
     270:	60 81       	ld	r22, Z
     272:	62 95       	swap	r22
     274:	66 0f       	add	r22, r22
     276:	60 7e       	andi	r22, 0xE0	; 224
     278:	82 e3       	ldi	r24, 0x32	; 50
     27a:	66 d1       	rcall	.+716    	; 0x548 <mcp2515_write>
     27c:	f8 01       	movw	r30, r16
     27e:	62 81       	ldd	r22, Z+2	; 0x02
     280:	85 e3       	ldi	r24, 0x35	; 53
     282:	62 d1       	rcall	.+708    	; 0x548 <mcp2515_write>
     284:	f8 01       	movw	r30, r16
     286:	82 81       	ldd	r24, Z+2	; 0x02
     288:	88 23       	and	r24, r24
     28a:	69 f0       	breq	.+26     	; 0x2a6 <CAN_message_send+0x56>
     28c:	c0 e0       	ldi	r28, 0x00	; 0
     28e:	f8 01       	movw	r30, r16
     290:	ec 0f       	add	r30, r28
     292:	f1 1d       	adc	r31, r1
     294:	63 81       	ldd	r22, Z+3	; 0x03
     296:	86 e3       	ldi	r24, 0x36	; 54
     298:	8c 0f       	add	r24, r28
     29a:	56 d1       	rcall	.+684    	; 0x548 <mcp2515_write>
     29c:	cf 5f       	subi	r28, 0xFF	; 255
     29e:	f8 01       	movw	r30, r16
     2a0:	82 81       	ldd	r24, Z+2	; 0x02
     2a2:	c8 17       	cp	r28, r24
     2a4:	a0 f3       	brcs	.-24     	; 0x28e <CAN_message_send+0x3e>
     2a6:	81 e8       	ldi	r24, 0x81	; 129
     2a8:	62 d1       	rcall	.+708    	; 0x56e <mcp2515_request_to_send>
     2aa:	cf 91       	pop	r28
     2ac:	1f 91       	pop	r17
     2ae:	0f 91       	pop	r16
     2b0:	08 95       	ret

000002b2 <CAN_receive>:
     2b2:	0f 93       	push	r16
     2b4:	1f 93       	push	r17
     2b6:	cf 93       	push	r28
     2b8:	8c 01       	movw	r16, r24
     2ba:	80 91 08 02 	lds	r24, 0x0208	; 0x800208 <__data_end>
     2be:	88 23       	and	r24, r24
     2c0:	71 f1       	breq	.+92     	; 0x31e <CAN_receive+0x6c>
     2c2:	81 e6       	ldi	r24, 0x61	; 97
     2c4:	36 d1       	rcall	.+620    	; 0x532 <mcp2515_read>
     2c6:	c8 2f       	mov	r28, r24
     2c8:	82 e6       	ldi	r24, 0x62	; 98
     2ca:	33 d1       	rcall	.+614    	; 0x532 <mcp2515_read>
     2cc:	2c 2f       	mov	r18, r28
     2ce:	30 e0       	ldi	r19, 0x00	; 0
     2d0:	22 0f       	add	r18, r18
     2d2:	33 1f       	adc	r19, r19
     2d4:	22 0f       	add	r18, r18
     2d6:	33 1f       	adc	r19, r19
     2d8:	22 0f       	add	r18, r18
     2da:	33 1f       	adc	r19, r19
     2dc:	82 95       	swap	r24
     2de:	86 95       	lsr	r24
     2e0:	87 70       	andi	r24, 0x07	; 7
     2e2:	28 2b       	or	r18, r24
     2e4:	f8 01       	movw	r30, r16
     2e6:	31 83       	std	Z+1, r19	; 0x01
     2e8:	20 83       	st	Z, r18
     2ea:	85 e6       	ldi	r24, 0x65	; 101
     2ec:	22 d1       	rcall	.+580    	; 0x532 <mcp2515_read>
     2ee:	f8 01       	movw	r30, r16
     2f0:	82 83       	std	Z+2, r24	; 0x02
     2f2:	88 23       	and	r24, r24
     2f4:	69 f0       	breq	.+26     	; 0x310 <CAN_receive+0x5e>
     2f6:	c0 e0       	ldi	r28, 0x00	; 0
     2f8:	86 e6       	ldi	r24, 0x66	; 102
     2fa:	8c 0f       	add	r24, r28
     2fc:	1a d1       	rcall	.+564    	; 0x532 <mcp2515_read>
     2fe:	f8 01       	movw	r30, r16
     300:	ec 0f       	add	r30, r28
     302:	f1 1d       	adc	r31, r1
     304:	83 83       	std	Z+3, r24	; 0x03
     306:	cf 5f       	subi	r28, 0xFF	; 255
     308:	f8 01       	movw	r30, r16
     30a:	82 81       	ldd	r24, Z+2	; 0x02
     30c:	c8 17       	cp	r28, r24
     30e:	a0 f3       	brcs	.-24     	; 0x2f8 <CAN_receive+0x46>
     310:	40 e0       	ldi	r20, 0x00	; 0
     312:	61 e0       	ldi	r22, 0x01	; 1
     314:	8c e2       	ldi	r24, 0x2C	; 44
     316:	2f d1       	rcall	.+606    	; 0x576 <mcp2515_bit_modify>
     318:	10 92 08 02 	sts	0x0208, r1	; 0x800208 <__data_end>
     31c:	81 e0       	ldi	r24, 0x01	; 1
     31e:	cf 91       	pop	r28
     320:	1f 91       	pop	r17
     322:	0f 91       	pop	r16
     324:	08 95       	ret

00000326 <__vector_3>:

ISR(INT2_vect){
     326:	1f 92       	push	r1
     328:	0f 92       	push	r0
     32a:	0f b6       	in	r0, 0x3f	; 63
     32c:	0f 92       	push	r0
     32e:	11 24       	eor	r1, r1
     330:	8f 93       	push	r24
	CAN_int_flag = 1;
     332:	81 e0       	ldi	r24, 0x01	; 1
     334:	80 93 08 02 	sts	0x0208, r24	; 0x800208 <__data_end>
}
     338:	8f 91       	pop	r24
     33a:	0f 90       	pop	r0
     33c:	0f be       	out	0x3f, r0	; 63
     33e:	0f 90       	pop	r0
     340:	1f 90       	pop	r1
     342:	18 95       	reti

00000344 <DAC_init>:
 */ 

#include "DAC.h"

void DAC_init(void) {
	sei();
     344:	78 94       	sei
	TWI_Master_Initialise();
     346:	42 c4       	rjmp	.+2180   	; 0xbcc <TWI_Master_Initialise>
     348:	08 95       	ret

0000034a <DAC_send>:

}

void DAC_send(uint8_t data){
     34a:	cf 93       	push	r28
     34c:	df 93       	push	r29
     34e:	00 d0       	rcall	.+0      	; 0x350 <DAC_send+0x6>
     350:	cd b7       	in	r28, 0x3d	; 61
     352:	de b7       	in	r29, 0x3e	; 62
	uint8_t address = 0b01010000; // Set slave address
	uint8_t command = 0b0; // Setting DAC0 output
	
	uint8_t message[3];
	message[0] = address;
     354:	90 e5       	ldi	r25, 0x50	; 80
     356:	99 83       	std	Y+1, r25	; 0x01
	message[1] = command;
     358:	1a 82       	std	Y+2, r1	; 0x02
	message[2] = data;
     35a:	8b 83       	std	Y+3, r24	; 0x03
	
	TWI_Start_Transceiver_With_Data(message, 3);
     35c:	63 e0       	ldi	r22, 0x03	; 3
     35e:	ce 01       	movw	r24, r28
     360:	01 96       	adiw	r24, 0x01	; 1
     362:	3e d4       	rcall	.+2172   	; 0xbe0 <TWI_Start_Transceiver_With_Data>
     364:	0f 90       	pop	r0
     366:	0f 90       	pop	r0
     368:	0f 90       	pop	r0
     36a:	df 91       	pop	r29
     36c:	cf 91       	pop	r28
     36e:	08 95       	ret

00000370 <IR_init>:
static uint16_t IR1_low;
static uint8_t goal = 0;
static uint8_t prev_goal_status = 0;

void IR_init(void){
	ADC_init();
     370:	2b cf       	rjmp	.-426    	; 0x1c8 <ADC_init>
     372:	08 95       	ret

00000374 <IR_MM>:
	} while (!(diff < 10 || diff > -10));
	IR0_low = last_read[IR0]/2;
	IR1_low = 4*last_read[IR1]/5;
}

void IR_MM(void){
     374:	0f 93       	push	r16
     376:	1f 93       	push	r17
     378:	cf 93       	push	r28
     37a:	df 93       	push	r29
	
	total_read[IR0]-= readings[IR0][read_index];
     37c:	80 91 13 02 	lds	r24, 0x0213	; 0x800213 <read_index>
     380:	90 e0       	ldi	r25, 0x00	; 0
     382:	cf e0       	ldi	r28, 0x0F	; 15
     384:	d2 e0       	ldi	r29, 0x02	; 2
     386:	8c 01       	movw	r16, r24
     388:	00 0f       	add	r16, r16
     38a:	11 1f       	adc	r17, r17
     38c:	0c 5e       	subi	r16, 0xEC	; 236
     38e:	1d 4f       	sbci	r17, 0xFD	; 253
     390:	28 81       	ld	r18, Y
     392:	39 81       	ldd	r19, Y+1	; 0x01
     394:	f8 01       	movw	r30, r16
     396:	40 81       	ld	r20, Z
     398:	51 81       	ldd	r21, Z+1	; 0x01
     39a:	24 1b       	sub	r18, r20
     39c:	35 0b       	sbc	r19, r21
     39e:	39 83       	std	Y+1, r19	; 0x01
     3a0:	28 83       	st	Y, r18
	total_read[IR1]-= readings[IR1][read_index];
     3a2:	88 0f       	add	r24, r24
     3a4:	99 1f       	adc	r25, r25
     3a6:	fc 01       	movw	r30, r24
     3a8:	e4 5e       	subi	r30, 0xE4	; 228
     3aa:	fd 4f       	sbci	r31, 0xFD	; 253
     3ac:	8a 81       	ldd	r24, Y+2	; 0x02
     3ae:	9b 81       	ldd	r25, Y+3	; 0x03
     3b0:	20 81       	ld	r18, Z
     3b2:	31 81       	ldd	r19, Z+1	; 0x01
     3b4:	82 1b       	sub	r24, r18
     3b6:	93 0b       	sbc	r25, r19
     3b8:	9b 83       	std	Y+3, r25	; 0x03
     3ba:	8a 83       	std	Y+2, r24	; 0x02
	
	readings[IR0][read_index] = ADC_read_channel(IR0);
     3bc:	80 e0       	ldi	r24, 0x00	; 0
     3be:	2c df       	rcall	.-424    	; 0x218 <ADC_read_channel>
     3c0:	f8 01       	movw	r30, r16
     3c2:	91 83       	std	Z+1, r25	; 0x01
     3c4:	80 83       	st	Z, r24
	readings[IR1][read_index] = ADC_read_channel(IR1);
     3c6:	00 91 13 02 	lds	r16, 0x0213	; 0x800213 <read_index>
     3ca:	10 e0       	ldi	r17, 0x00	; 0
     3cc:	81 e0       	ldi	r24, 0x01	; 1
     3ce:	24 df       	rcall	.-440    	; 0x218 <ADC_read_channel>
     3d0:	00 0f       	add	r16, r16
     3d2:	11 1f       	adc	r17, r17
     3d4:	f8 01       	movw	r30, r16
     3d6:	e4 5e       	subi	r30, 0xE4	; 228
     3d8:	fd 4f       	sbci	r31, 0xFD	; 253
     3da:	91 83       	std	Z+1, r25	; 0x01
     3dc:	80 83       	st	Z, r24
	
	total_read[IR0] += readings[IR0][read_index];
     3de:	20 91 13 02 	lds	r18, 0x0213	; 0x800213 <read_index>
     3e2:	82 2f       	mov	r24, r18
     3e4:	90 e0       	ldi	r25, 0x00	; 0
     3e6:	fc 01       	movw	r30, r24
     3e8:	ee 0f       	add	r30, r30
     3ea:	ff 1f       	adc	r31, r31
     3ec:	ec 5e       	subi	r30, 0xEC	; 236
     3ee:	fd 4f       	sbci	r31, 0xFD	; 253
     3f0:	68 81       	ld	r22, Y
     3f2:	79 81       	ldd	r23, Y+1	; 0x01
     3f4:	40 81       	ld	r20, Z
     3f6:	51 81       	ldd	r21, Z+1	; 0x01
     3f8:	46 0f       	add	r20, r22
     3fa:	57 1f       	adc	r21, r23
     3fc:	59 83       	std	Y+1, r21	; 0x01
     3fe:	48 83       	st	Y, r20
	total_read[IR1] += readings[IR1][read_index];
     400:	88 0f       	add	r24, r24
     402:	99 1f       	adc	r25, r25
     404:	fc 01       	movw	r30, r24
     406:	e4 5e       	subi	r30, 0xE4	; 228
     408:	fd 4f       	sbci	r31, 0xFD	; 253
     40a:	4a 81       	ldd	r20, Y+2	; 0x02
     40c:	5b 81       	ldd	r21, Y+3	; 0x03
     40e:	80 81       	ld	r24, Z
     410:	91 81       	ldd	r25, Z+1	; 0x01
     412:	84 0f       	add	r24, r20
     414:	95 1f       	adc	r25, r21
     416:	9b 83       	std	Y+3, r25	; 0x03
     418:	8a 83       	std	Y+2, r24	; 0x02
	
	read_index++;
     41a:	2f 5f       	subi	r18, 0xFF	; 255
	if(read_index >= N_READS){
     41c:	24 30       	cpi	r18, 0x04	; 4
     41e:	18 f4       	brcc	.+6      	; 0x426 <__LOCK_REGION_LENGTH__+0x26>
	readings[IR1][read_index] = ADC_read_channel(IR1);
	
	total_read[IR0] += readings[IR0][read_index];
	total_read[IR1] += readings[IR1][read_index];
	
	read_index++;
     420:	20 93 13 02 	sts	0x0213, r18	; 0x800213 <read_index>
     424:	02 c0       	rjmp	.+4      	; 0x42a <__LOCK_REGION_LENGTH__+0x2a>
	if(read_index >= N_READS){
		read_index = 0;
     426:	10 92 13 02 	sts	0x0213, r1	; 0x800213 <read_index>
	}	
}
     42a:	df 91       	pop	r29
     42c:	cf 91       	pop	r28
     42e:	1f 91       	pop	r17
     430:	0f 91       	pop	r16
     432:	08 95       	ret

00000434 <IR_calibrate>:

void IR_init(void){
	ADC_init();
}

void IR_calibrate(void){
     434:	0f 93       	push	r16
     436:	1f 93       	push	r17
     438:	cf 93       	push	r28
     43a:	df 93       	push	r29
     43c:	ce e1       	ldi	r28, 0x1E	; 30
	for(uint8_t i = 0; i <30; i++){
		IR_MM();
     43e:	9a df       	rcall	.-204    	; 0x374 <IR_MM>
     440:	c1 50       	subi	r28, 0x01	; 1
void IR_init(void){
	ADC_init();
}

void IR_calibrate(void){
	for(uint8_t i = 0; i <30; i++){
     442:	e9 f7       	brne	.-6      	; 0x43e <IR_calibrate+0xa>
	}
	uint16_t last_read[2] = {0};
	int diff;
	do 
	{	
		last_read[IR0] = total_read[IR0];
     444:	ef e0       	ldi	r30, 0x0F	; 15
     446:	f2 e0       	ldi	r31, 0x02	; 2
     448:	00 81       	ld	r16, Z
     44a:	11 81       	ldd	r17, Z+1	; 0x01
		last_read[IR1] = total_read[IR1];
     44c:	c2 81       	ldd	r28, Z+2	; 0x02
		IR_MM();
     44e:	d3 81       	ldd	r29, Z+3	; 0x03
     450:	91 df       	rcall	.-222    	; 0x374 <IR_MM>
		diff = (int)(last_read-total_read[IR1]);
	} while (!(diff < 10 || diff > -10));
	IR0_low = last_read[IR0]/2;
     452:	16 95       	lsr	r17
     454:	07 95       	ror	r16
     456:	10 93 0e 02 	sts	0x020E, r17	; 0x80020e <IR0_low+0x1>
     45a:	00 93 0d 02 	sts	0x020D, r16	; 0x80020d <IR0_low>
	IR1_low = 4*last_read[IR1]/5;
     45e:	9e 01       	movw	r18, r28
     460:	22 0f       	add	r18, r18
     462:	33 1f       	adc	r19, r19
     464:	22 0f       	add	r18, r18
     466:	33 1f       	adc	r19, r19
     468:	ad ec       	ldi	r26, 0xCD	; 205
     46a:	bc ec       	ldi	r27, 0xCC	; 204
     46c:	a8 d6       	rcall	.+3408   	; 0x11be <__umulhisi3>
     46e:	96 95       	lsr	r25
     470:	87 95       	ror	r24
     472:	96 95       	lsr	r25
     474:	87 95       	ror	r24
     476:	90 93 0c 02 	sts	0x020C, r25	; 0x80020c <IR1_low+0x1>
     47a:	80 93 0b 02 	sts	0x020B, r24	; 0x80020b <IR1_low>
}
     47e:	df 91       	pop	r29
     480:	cf 91       	pop	r28
     482:	1f 91       	pop	r17
     484:	0f 91       	pop	r16
     486:	08 95       	ret

00000488 <is_goal>:
	}	
}

uint8_t is_goal(void){

	if(total_read[IR1] < IR1_low && !prev_goal_status){
     488:	20 91 11 02 	lds	r18, 0x0211	; 0x800211 <total_read+0x2>
     48c:	30 91 12 02 	lds	r19, 0x0212	; 0x800212 <total_read+0x3>
     490:	80 91 0b 02 	lds	r24, 0x020B	; 0x80020b <IR1_low>
     494:	90 91 0c 02 	lds	r25, 0x020C	; 0x80020c <IR1_low+0x1>
     498:	28 17       	cp	r18, r24
     49a:	39 07       	cpc	r19, r25
     49c:	68 f4       	brcc	.+26     	; 0x4b8 <is_goal+0x30>
     49e:	80 91 09 02 	lds	r24, 0x0209	; 0x800209 <prev_goal_status>
     4a2:	81 11       	cpse	r24, r1
     4a4:	0b c0       	rjmp	.+22     	; 0x4bc <is_goal+0x34>
		prev_goal_status = 1;
     4a6:	81 e0       	ldi	r24, 0x01	; 1
     4a8:	80 93 09 02 	sts	0x0209, r24	; 0x800209 <prev_goal_status>
		goal++;
     4ac:	80 91 0a 02 	lds	r24, 0x020A	; 0x80020a <goal>
     4b0:	8f 5f       	subi	r24, 0xFF	; 255
     4b2:	80 93 0a 02 	sts	0x020A, r24	; 0x80020a <goal>
     4b6:	02 c0       	rjmp	.+4      	; 0x4bc <is_goal+0x34>
	}else if(!(total_read[IR1] < IR1_low)){
		prev_goal_status = 0;
     4b8:	10 92 09 02 	sts	0x0209, r1	; 0x800209 <prev_goal_status>
	}
	if(goal > 1){
     4bc:	80 91 0a 02 	lds	r24, 0x020A	; 0x80020a <goal>
     4c0:	82 30       	cpi	r24, 0x02	; 2
     4c2:	20 f0       	brcs	.+8      	; 0x4cc <is_goal+0x44>
		goal = 0;
     4c4:	10 92 0a 02 	sts	0x020A, r1	; 0x80020a <goal>
		return 1;
     4c8:	81 e0       	ldi	r24, 0x01	; 1
     4ca:	08 95       	ret
	}
	return 0;
     4cc:	80 e0       	ldi	r24, 0x00	; 0
}
     4ce:	08 95       	ret

000004d0 <is_game_over>:
uint8_t is_game_over(void){
     4d0:	81 e0       	ldi	r24, 0x01	; 1
     4d2:	40 91 0f 02 	lds	r20, 0x020F	; 0x80020f <total_read>
     4d6:	50 91 10 02 	lds	r21, 0x0210	; 0x800210 <total_read+0x1>
     4da:	20 91 0d 02 	lds	r18, 0x020D	; 0x80020d <IR0_low>
     4de:	30 91 0e 02 	lds	r19, 0x020E	; 0x80020e <IR0_low+0x1>
     4e2:	42 17       	cp	r20, r18
     4e4:	53 07       	cpc	r21, r19
     4e6:	08 f0       	brcs	.+2      	; 0x4ea <is_game_over+0x1a>
     4e8:	80 e0       	ldi	r24, 0x00	; 0
	if(total_read[IR0] < IR0_low){
		return 1; 
	}
	return 0;
}
     4ea:	08 95       	ret

000004ec <main>:
#include "motor.h"
#include "solenoid.h"
#include "PID.h"
#include "pong.h"

int main(void){	
     4ec:	cf 93       	push	r28
     4ee:	df 93       	push	r29
     4f0:	cd b7       	in	r28, 0x3d	; 61
     4f2:	de b7       	in	r29, 0x3e	; 62
     4f4:	2b 97       	sbiw	r28, 0x0b	; 11
     4f6:	0f b6       	in	r0, 0x3f	; 63
     4f8:	f8 94       	cli
     4fa:	de bf       	out	0x3e, r29	; 62
     4fc:	0f be       	out	0x3f, r0	; 63
     4fe:	cd bf       	out	0x3d, r28	; 61
	USART_init();
     500:	2a d4       	rcall	.+2132   	; 0xd56 <USART_init>
	DAC_init();
     502:	20 df       	rcall	.-448    	; 0x344 <DAC_init>
	motor_init();
     504:	a6 d0       	rcall	.+332    	; 0x652 <motor_init>
	PID_init();
     506:	01 d1       	rcall	.+514    	; 0x70a <PID_init>
     508:	80 e0       	ldi	r24, 0x00	; 0
    CAN_init(MODE_NORMAL);
     50a:	9c de       	rcall	.-712    	; 0x244 <CAN_init>
     50c:	60 e0       	ldi	r22, 0x00	; 0
	servo_init(F_CPU);
     50e:	74 e2       	ldi	r23, 0x24	; 36
     510:	84 ef       	ldi	r24, 0xF4	; 244
     512:	90 e0       	ldi	r25, 0x00	; 0
     514:	ea d2       	rcall	.+1492   	; 0xaea <servo_init>
	IR_init();
     516:	2c df       	rcall	.-424    	; 0x370 <IR_init>
     518:	3d d3       	rcall	.+1658   	; 0xb94 <solenoid_init>
	solenoid_init();
     51a:	ce 01       	movw	r24, r28
     51c:	01 96       	adiw	r24, 0x01	; 1
	CAN_message msg;
	while(1){	
		if(CAN_receive(&msg)){
     51e:	c9 de       	rcall	.-622    	; 0x2b2 <CAN_receive>
     520:	88 23       	and	r24, r24
     522:	d9 f3       	breq	.-10     	; 0x51a <main+0x2e>
     524:	89 81       	ldd	r24, Y+1	; 0x01
     526:	9a 81       	ldd	r25, Y+2	; 0x02
			if (msg.id==PONG_START){
     528:	89 2b       	or	r24, r25
     52a:	b9 f7       	brne	.-18     	; 0x51a <main+0x2e>
     52c:	8c 81       	ldd	r24, Y+4	; 0x04
     52e:	6b d2       	rcall	.+1238   	; 0xa06 <pong_play>
				pong_play(msg.data[0]);
     530:	f4 cf       	rjmp	.-24     	; 0x51a <main+0x2e>

00000532 <mcp2515_read>:
     532:	cf 93       	push	r28
     534:	c8 2f       	mov	r28, r24
     536:	2f 98       	cbi	0x05, 7	; 5
	PORTB &= ~(1<<PB7); // Chip select CAN-controller
	SPI_Send(MCP_READ_STATUS); // Read the status
	status = SPI_Read();
	PORTB |= (1<<PB7); //Deselect CAN - controller
	return status;
}
     538:	83 e0       	ldi	r24, 0x03	; 3
     53a:	43 d3       	rcall	.+1670   	; 0xbc2 <SPI_Send>
     53c:	8c 2f       	mov	r24, r28
     53e:	41 d3       	rcall	.+1666   	; 0xbc2 <SPI_Send>
     540:	39 d3       	rcall	.+1650   	; 0xbb4 <SPI_Read>
     542:	2f 9a       	sbi	0x05, 7	; 5
     544:	cf 91       	pop	r28
     546:	08 95       	ret

00000548 <mcp2515_write>:
     548:	cf 93       	push	r28
     54a:	df 93       	push	r29
     54c:	d8 2f       	mov	r29, r24
     54e:	c6 2f       	mov	r28, r22
     550:	2f 98       	cbi	0x05, 7	; 5
     552:	82 e0       	ldi	r24, 0x02	; 2
     554:	36 d3       	rcall	.+1644   	; 0xbc2 <SPI_Send>
     556:	8d 2f       	mov	r24, r29
     558:	34 d3       	rcall	.+1640   	; 0xbc2 <SPI_Send>
     55a:	8c 2f       	mov	r24, r28
     55c:	32 d3       	rcall	.+1636   	; 0xbc2 <SPI_Send>
     55e:	2f 9a       	sbi	0x05, 7	; 5
     560:	df 91       	pop	r29
     562:	cf 91       	pop	r28
     564:	08 95       	ret

00000566 <mcp2515_set_mode>:
     566:	68 2f       	mov	r22, r24
     568:	8f e0       	ldi	r24, 0x0F	; 15
     56a:	ee cf       	rjmp	.-36     	; 0x548 <mcp2515_write>
     56c:	08 95       	ret

0000056e <mcp2515_request_to_send>:
     56e:	2f 98       	cbi	0x05, 7	; 5
     570:	28 d3       	rcall	.+1616   	; 0xbc2 <SPI_Send>
     572:	2f 9a       	sbi	0x05, 7	; 5
     574:	08 95       	ret

00000576 <mcp2515_bit_modify>:

void mcp2515_bit_modify(uint8_t regist, uint8_t mask, uint8_t cData){
     576:	1f 93       	push	r17
     578:	cf 93       	push	r28
     57a:	df 93       	push	r29
     57c:	18 2f       	mov	r17, r24
     57e:	d6 2f       	mov	r29, r22
     580:	c4 2f       	mov	r28, r20
	PORTB &= ~(1<<PB7); //SelectCAN-controller Chip select
     582:	2f 98       	cbi	0x05, 7	; 5

	SPI_Send(MCP_BITMOD); // Ready bit modify instruction
     584:	85 e0       	ldi	r24, 0x05	; 5
     586:	1d d3       	rcall	.+1594   	; 0xbc2 <SPI_Send>
	SPI_Send(regist); // Choose register
     588:	81 2f       	mov	r24, r17
     58a:	1b d3       	rcall	.+1590   	; 0xbc2 <SPI_Send>
	SPI_Send(mask); // Send bit mask
     58c:	8d 2f       	mov	r24, r29
     58e:	19 d3       	rcall	.+1586   	; 0xbc2 <SPI_Send>
	SPI_Send(cData); // Modify the bits to match cData
     590:	8c 2f       	mov	r24, r28
     592:	17 d3       	rcall	.+1582   	; 0xbc2 <SPI_Send>
     594:	2f 9a       	sbi	0x05, 7	; 5

	PORTB |= (1<<PB7); //Deselect CAN - controller
     596:	df 91       	pop	r29
}
     598:	cf 91       	pop	r28
     59a:	1f 91       	pop	r17
     59c:	08 95       	ret

0000059e <mcp2515_reset>:
     59e:	2f 98       	cbi	0x05, 7	; 5
}

void mcp2515_reset(){
	PORTB &= ~(1<<PB7); // Chip select CAN-controller
	
	SPI_Send(MCP_RESET); // Set registers to default state
     5a0:	80 ec       	ldi	r24, 0xC0	; 192
     5a2:	0f d3       	rcall	.+1566   	; 0xbc2 <SPI_Send>
	mcp2515_bit_modify(MCP_CANCTRL, MODE_CONFIG,MODE_CONFIG); // Force the CAN-controller to enter configuration mode
     5a4:	40 e8       	ldi	r20, 0x80	; 128
     5a6:	60 e8       	ldi	r22, 0x80	; 128
     5a8:	8f e0       	ldi	r24, 0x0F	; 15
     5aa:	e5 df       	rcall	.-54     	; 0x576 <mcp2515_bit_modify>
	
	PORTB |= (1<<PB7); // Deselect CAN-controller
     5ac:	2f 9a       	sbi	0x05, 7	; 5
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     5ae:	85 e3       	ldi	r24, 0x35	; 53
     5b0:	8a 95       	dec	r24
     5b2:	f1 f7       	brne	.-4      	; 0x5b0 <mcp2515_reset+0x12>
     5b4:	00 00       	nop
     5b6:	08 95       	ret

000005b8 <mcp2515_init>:
	SPI_Send(cData); // Modify the bits to match cData

	PORTB |= (1<<PB7); //Deselect CAN - controller
}

uint8_t mcp2515_init(uint8_t mode){
     5b8:	cf 93       	push	r28
     5ba:	c8 2f       	mov	r28, r24
	uint8_t cur_mode;
	SPI_MasterInit(); // Initialize SPI
     5bc:	f4 d2       	rcall	.+1512   	; 0xba6 <SPI_MasterInit>
	mcp2515_reset(); // Send reset-command
     5be:	ef df       	rcall	.-34     	; 0x59e <mcp2515_reset>
	
	cur_mode = mcp2515_read(MCP_CANSTAT); 
     5c0:	8e e0       	ldi	r24, 0x0E	; 14
     5c2:	b7 df       	rcall	.-146    	; 0x532 <mcp2515_read>
     5c4:	80 7e       	andi	r24, 0xE0	; 224
	if((cur_mode& MODE_MASK)  != MODE_CONFIG) { //Check if reset properly
     5c6:	80 38       	cpi	r24, 0x80	; 128
     5c8:	61 f4       	brne	.+24     	; 0x5e2 <mcp2515_init+0x2a>
		return 1; //Mode error 
	}
	mcp2515_set_mode(mode);
     5ca:	8c 2f       	mov	r24, r28
     5cc:	cc df       	rcall	.-104    	; 0x566 <mcp2515_set_mode>
	cur_mode = mcp2515_read(MCP_CANSTAT);
     5ce:	8e e0       	ldi	r24, 0x0E	; 14
     5d0:	b0 df       	rcall	.-160    	; 0x532 <mcp2515_read>
     5d2:	80 7e       	andi	r24, 0xE0	; 224
	int mode_bits = (cur_mode & MODE_MASK);
	if(mode_bits != mode){ // Check if chosen mode is the same as current mode
     5d4:	8c 13       	cpse	r24, r28
     5d6:	07 c0       	rjmp	.+14     	; 0x5e6 <mcp2515_init+0x2e>
		return 1; //Mode error 
	}
	mcp2515_write(MCP_CANINTE, MCP_RX_INT); // Enable interrupt
     5d8:	63 e0       	ldi	r22, 0x03	; 3
     5da:	8b e2       	ldi	r24, 0x2B	; 43
     5dc:	b5 df       	rcall	.-150    	; 0x548 <mcp2515_write>
     5de:	80 e0       	ldi	r24, 0x00	; 0
	return 0;
     5e0:	03 c0       	rjmp	.+6      	; 0x5e8 <mcp2515_init+0x30>
     5e2:	81 e0       	ldi	r24, 0x01	; 1
	SPI_MasterInit(); // Initialize SPI
	mcp2515_reset(); // Send reset-command
	
	cur_mode = mcp2515_read(MCP_CANSTAT); 
	if((cur_mode& MODE_MASK)  != MODE_CONFIG) { //Check if reset properly
		return 1; //Mode error 
     5e4:	01 c0       	rjmp	.+2      	; 0x5e8 <mcp2515_init+0x30>
     5e6:	81 e0       	ldi	r24, 0x01	; 1
	}
	mcp2515_set_mode(mode);
	cur_mode = mcp2515_read(MCP_CANSTAT);
	int mode_bits = (cur_mode & MODE_MASK);
	if(mode_bits != mode){ // Check if chosen mode is the same as current mode
		return 1; //Mode error 
     5e8:	cf 91       	pop	r28
	}
	mcp2515_write(MCP_CANINTE, MCP_RX_INT); // Enable interrupt
	return 0;
}
     5ea:	08 95       	ret

000005ec <motor_set_dir>:
	
}


void motor_set_dir(motor_direction_t direction){
	switch (direction){
     5ec:	88 23       	and	r24, r24
     5ee:	19 f0       	breq	.+6      	; 0x5f6 <motor_set_dir+0xa>
     5f0:	81 30       	cpi	r24, 0x01	; 1
     5f2:	39 f0       	breq	.+14     	; 0x602 <motor_set_dir+0x16>
     5f4:	08 95       	ret
		case(LEFT): // LEFT is 0-127, 121 is selected to have a defined value for the middle
			clear_bit(PORTH, PH1);
     5f6:	e2 e0       	ldi	r30, 0x02	; 2
     5f8:	f1 e0       	ldi	r31, 0x01	; 1
     5fa:	80 81       	ld	r24, Z
     5fc:	8d 7f       	andi	r24, 0xFD	; 253
     5fe:	80 83       	st	Z, r24
			break;
     600:	08 95       	ret
		case(RIGHT): // RIGHT is 128-255
			set_bit(PORTH, PH1);
     602:	e2 e0       	ldi	r30, 0x02	; 2
     604:	f1 e0       	ldi	r31, 0x01	; 1
     606:	80 81       	ld	r24, Z
     608:	82 60       	ori	r24, 0x02	; 2
     60a:	80 83       	st	Z, r24
     60c:	08 95       	ret

0000060e <motor_set_speed>:
			break;
	}
}

void motor_set_speed(uint8_t speed){
     60e:	cf 93       	push	r28
     610:	c8 2f       	mov	r28, r24
	if(speed > 126){ //Limits speed based on direction
     612:	8f 37       	cpi	r24, 0x7F	; 127
     614:	30 f0       	brcs	.+12     	; 0x622 <motor_set_speed+0x14>
		motor_set_dir(RIGHT);
     616:	81 e0       	ldi	r24, 0x01	; 1
     618:	e9 df       	rcall	.-46     	; 0x5ec <motor_set_dir>
		DAC_send(speed-127);
     61a:	81 e8       	ldi	r24, 0x81	; 129
     61c:	8c 0f       	add	r24, r28
     61e:	95 de       	rcall	.-726    	; 0x34a <DAC_send>
     620:	05 c0       	rjmp	.+10     	; 0x62c <motor_set_speed+0x1e>
		
	} else{
		motor_set_dir(LEFT);
     622:	80 e0       	ldi	r24, 0x00	; 0
     624:	e3 df       	rcall	.-58     	; 0x5ec <motor_set_dir>
		DAC_send(126-speed);
     626:	8e e7       	ldi	r24, 0x7E	; 126
     628:	8c 1b       	sub	r24, r28
     62a:	8f de       	rcall	.-738    	; 0x34a <DAC_send>
     62c:	cf 91       	pop	r28
	}
}
     62e:	08 95       	ret

00000630 <motor_set_speed_PID>:
     630:	8c ce       	rjmp	.-744    	; 0x34a <DAC_send>

void motor_set_speed_PID(uint8_t speed){
		DAC_send(speed);
     632:	08 95       	ret

00000634 <motor_reset_encoder>:
}

void motor_reset_encoder() {
	clear_bit(PORTH, PH6); // Set active low reset
     634:	e2 e0       	ldi	r30, 0x02	; 2
     636:	f1 e0       	ldi	r31, 0x01	; 1
     638:	80 81       	ld	r24, Z
     63a:	8f 7b       	andi	r24, 0xBF	; 191
     63c:	80 83       	st	Z, r24
     63e:	8f e1       	ldi	r24, 0x1F	; 31
     640:	93 e0       	ldi	r25, 0x03	; 3
     642:	01 97       	sbiw	r24, 0x01	; 1
     644:	f1 f7       	brne	.-4      	; 0x642 <motor_reset_encoder+0xe>
     646:	00 c0       	rjmp	.+0      	; 0x648 <motor_reset_encoder+0x14>
     648:	00 00       	nop
	_delay_us(200);
	set_bit(PORTH, PH6); // Finish reset
     64a:	80 81       	ld	r24, Z
     64c:	80 64       	ori	r24, 0x40	; 64
     64e:	80 83       	st	Z, r24
     650:	08 95       	ret

00000652 <motor_init>:


void motor_init(){
	
	// Enable motor
	set_bit(DDRH, PH4);
     652:	e1 e0       	ldi	r30, 0x01	; 1
     654:	f1 e0       	ldi	r31, 0x01	; 1
     656:	80 81       	ld	r24, Z
     658:	80 61       	ori	r24, 0x10	; 16
     65a:	80 83       	st	Z, r24
	set_bit(PORTH, PH4);
     65c:	a2 e0       	ldi	r26, 0x02	; 2
     65e:	b1 e0       	ldi	r27, 0x01	; 1
     660:	8c 91       	ld	r24, X
     662:	80 61       	ori	r24, 0x10	; 16
     664:	8c 93       	st	X, r24
	
	// Set direction pin to output
	set_bit(DDRH, PH1);
     666:	80 81       	ld	r24, Z
     668:	82 60       	ori	r24, 0x02	; 2
     66a:	80 83       	st	Z, r24
	
	// Enable control for output enable. Remember: active low - !OE
	set_bit(DDRB, PB5);
     66c:	25 9a       	sbi	0x04, 5	; 4
	
	// Enable control for selection pin: SEL
	set_bit(DDRH, PH3);
     66e:	80 81       	ld	r24, Z
     670:	88 60       	ori	r24, 0x08	; 8
     672:	80 83       	st	Z, r24
	
	// Enable control for Reset pin: RST
	set_bit(DDRH, PH6);
     674:	80 81       	ld	r24, Z
     676:	80 64       	ori	r24, 0x40	; 64
     678:	80 83       	st	Z, r24

	// Reset encoder
	motor_reset_encoder();
     67a:	dc df       	rcall	.-72     	; 0x634 <motor_reset_encoder>
	
	// Set data bits to input:
	clear_bit(DDRK, PK0);
     67c:	e7 e0       	ldi	r30, 0x07	; 7
     67e:	f1 e0       	ldi	r31, 0x01	; 1
     680:	80 81       	ld	r24, Z
     682:	8e 7f       	andi	r24, 0xFE	; 254
     684:	80 83       	st	Z, r24
	clear_bit(DDRK, PK1);
     686:	80 81       	ld	r24, Z
     688:	8d 7f       	andi	r24, 0xFD	; 253
     68a:	80 83       	st	Z, r24
	clear_bit(DDRK, PK2);
     68c:	80 81       	ld	r24, Z
     68e:	8b 7f       	andi	r24, 0xFB	; 251
     690:	80 83       	st	Z, r24
	clear_bit(DDRK, PK3);
     692:	80 81       	ld	r24, Z
     694:	87 7f       	andi	r24, 0xF7	; 247
     696:	80 83       	st	Z, r24
	clear_bit(DDRK, PK4);
     698:	80 81       	ld	r24, Z
     69a:	8f 7e       	andi	r24, 0xEF	; 239
     69c:	80 83       	st	Z, r24
	clear_bit(DDRK, PK5);
     69e:	80 81       	ld	r24, Z
     6a0:	8f 7d       	andi	r24, 0xDF	; 223
     6a2:	80 83       	st	Z, r24
	clear_bit(DDRK, PK6);
     6a4:	80 81       	ld	r24, Z
     6a6:	8f 7b       	andi	r24, 0xBF	; 191
     6a8:	80 83       	st	Z, r24
	clear_bit(DDRK, PK7);
     6aa:	80 81       	ld	r24, Z
     6ac:	8f 77       	andi	r24, 0x7F	; 127
     6ae:	80 83       	st	Z, r24
     6b0:	08 95       	ret

000006b2 <motor_read_rotation>:
}

int16_t motor_read_rotation(void){

	//Set !OE low to enable output of encoder. Defect PH5, used PB5
	clear_bit(PORTB, PB5);
     6b2:	2d 98       	cbi	0x05, 5	; 5
	
	//Set SEL high to get low byte
	set_bit(PORTH, PH3);
     6b4:	e2 e0       	ldi	r30, 0x02	; 2
     6b6:	f1 e0       	ldi	r31, 0x01	; 1
     6b8:	80 81       	ld	r24, Z
     6ba:	88 60       	ori	r24, 0x08	; 8
     6bc:	80 83       	st	Z, r24
     6be:	8f ee       	ldi	r24, 0xEF	; 239
     6c0:	90 e0       	ldi	r25, 0x00	; 0
     6c2:	01 97       	sbiw	r24, 0x01	; 1
     6c4:	f1 f7       	brne	.-4      	; 0x6c2 <motor_read_rotation+0x10>
     6c6:	00 c0       	rjmp	.+0      	; 0x6c8 <motor_read_rotation+0x16>
     6c8:	00 00       	nop
	
	_delay_us(60);
	
	//Read LSB
	uint8_t low = PINK; 
     6ca:	a6 e0       	ldi	r26, 0x06	; 6
     6cc:	b1 e0       	ldi	r27, 0x01	; 1
     6ce:	8c 91       	ld	r24, X
	
	//Set SEL low to get high byte
	clear_bit(PORTH, PH3);
     6d0:	90 81       	ld	r25, Z
     6d2:	97 7f       	andi	r25, 0xF7	; 247
     6d4:	90 83       	st	Z, r25
     6d6:	ef ee       	ldi	r30, 0xEF	; 239
     6d8:	f0 e0       	ldi	r31, 0x00	; 0
     6da:	31 97       	sbiw	r30, 0x01	; 1
     6dc:	f1 f7       	brne	.-4      	; 0x6da <motor_read_rotation+0x28>
     6de:	00 c0       	rjmp	.+0      	; 0x6e0 <motor_read_rotation+0x2e>
     6e0:	00 00       	nop
	
	_delay_us(60);
	
	//Read MSB
	uint8_t high = PINK;
     6e2:	2c 91       	ld	r18, X

	//Set !OE high to disable output of encoder
	set_bit(PORTB, PB5);
     6e4:	2d 9a       	sbi	0x05, 5	; 5
	
	int16_t rot = (int16_t) ( (high << 8) | low);
	
	return rot;
     6e6:	90 e0       	ldi	r25, 0x00	; 0
}
     6e8:	92 2b       	or	r25, r18
     6ea:	08 95       	ret

000006ec <__vector_15>:


#include "PID.h"


ISR(TIMER2_OVF_vect){
     6ec:	1f 92       	push	r1
     6ee:	0f 92       	push	r0
     6f0:	0f b6       	in	r0, 0x3f	; 63
     6f2:	0f 92       	push	r0
     6f4:	11 24       	eor	r1, r1
     6f6:	8f 93       	push	r24
	timer_flag = 1;
     6f8:	81 e0       	ldi	r24, 0x01	; 1
     6fa:	80 93 24 02 	sts	0x0224, r24	; 0x800224 <timer_flag>
}
     6fe:	8f 91       	pop	r24
     700:	0f 90       	pop	r0
     702:	0f be       	out	0x3f, r0	; 63
     704:	0f 90       	pop	r0
     706:	1f 90       	pop	r1
     708:	18 95       	reti

0000070a <PID_init>:

void PID_init(void){

	cli(); // Disable global interrupts
     70a:	f8 94       	cli

	TIMSK2=(1<<TOIE2); // enable timer overflow interrupt for Timer2
     70c:	81 e0       	ldi	r24, 0x01	; 1
     70e:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
	
	TCCR2B = (1<<CS20) | (1<<CS21) | (1<<CS22); // start timer2 with /1024 prescaler
     712:	87 e0       	ldi	r24, 0x07	; 7
     714:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7000b1>
	
	sei(); // Enable global interrupts
     718:	78 94       	sei
     71a:	08 95       	ret

0000071c <PID_calibrate>:
}

void PID_calibrate(void){
     71c:	cf 93       	push	r28
     71e:	df 93       	push	r29
	motor_set_dir(LEFT);
     720:	80 e0       	ldi	r24, 0x00	; 0
     722:	64 df       	rcall	.-312    	; 0x5ec <motor_set_dir>
	motor_set_speed_PID(50);
     724:	82 e3       	ldi	r24, 0x32	; 50
	int16_t cur_rot = motor_read_rotation();
     726:	84 df       	rcall	.-248    	; 0x630 <motor_set_speed_PID>
     728:	c4 df       	rcall	.-120    	; 0x6b2 <motor_read_rotation>
     72a:	ec 01       	movw	r28, r24
     72c:	01 c0       	rjmp	.+2      	; 0x730 <PID_calibrate+0x14>
	int16_t prev_rot = cur_rot+200;

	while(prev_rot != cur_rot){
		prev_rot = cur_rot;
		_delay_ms(40);
		cur_rot = motor_read_rotation();
     72e:	ec 01       	movw	r28, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     730:	2f ef       	ldi	r18, 0xFF	; 255
     732:	83 ef       	ldi	r24, 0xF3	; 243
     734:	91 e0       	ldi	r25, 0x01	; 1
     736:	21 50       	subi	r18, 0x01	; 1
     738:	80 40       	sbci	r24, 0x00	; 0
     73a:	90 40       	sbci	r25, 0x00	; 0
     73c:	e1 f7       	brne	.-8      	; 0x736 <PID_calibrate+0x1a>
     73e:	00 c0       	rjmp	.+0      	; 0x740 <PID_calibrate+0x24>
     740:	00 00       	nop
     742:	b7 df       	rcall	.-146    	; 0x6b2 <motor_read_rotation>
	motor_set_dir(LEFT);
	motor_set_speed_PID(50);
	int16_t cur_rot = motor_read_rotation();
	int16_t prev_rot = cur_rot+200;

	while(prev_rot != cur_rot){
     744:	8c 17       	cp	r24, r28
     746:	9d 07       	cpc	r25, r29
		prev_rot = cur_rot;
		_delay_ms(40);
		cur_rot = motor_read_rotation();
	}
	
	motor_set_speed(0);
     748:	91 f7       	brne	.-28     	; 0x72e <PID_calibrate+0x12>
     74a:	80 e0       	ldi	r24, 0x00	; 0
     74c:	60 df       	rcall	.-320    	; 0x60e <motor_set_speed>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     74e:	8f ec       	ldi	r24, 0xCF	; 207
     750:	97 e0       	ldi	r25, 0x07	; 7
     752:	01 97       	sbiw	r24, 0x01	; 1
     754:	f1 f7       	brne	.-4      	; 0x752 <PID_calibrate+0x36>
	_delay_us(500);
	motor_reset_encoder();
     756:	00 c0       	rjmp	.+0      	; 0x758 <PID_calibrate+0x3c>
     758:	00 00       	nop

	motor_set_dir(RIGHT);
     75a:	6c df       	rcall	.-296    	; 0x634 <motor_reset_encoder>
     75c:	81 e0       	ldi	r24, 0x01	; 1
     75e:	46 df       	rcall	.-372    	; 0x5ec <motor_set_dir>
	motor_set_speed_PID(50);
     760:	82 e3       	ldi	r24, 0x32	; 50
     762:	66 df       	rcall	.-308    	; 0x630 <motor_set_speed_PID>
     764:	c0 e0       	ldi	r28, 0x00	; 0
	cur_rot = 0;
     766:	d0 e0       	ldi	r29, 0x00	; 0
     768:	01 c0       	rjmp	.+2      	; 0x76c <PID_calibrate+0x50>
     76a:	ec 01       	movw	r28, r24
	prev_rot = cur_rot-200;

	while(prev_rot != cur_rot){
		prev_rot = cur_rot;
		_delay_ms(40);
		cur_rot = motor_read_rotation();
     76c:	9f ef       	ldi	r25, 0xFF	; 255
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     76e:	23 ef       	ldi	r18, 0xF3	; 243
     770:	81 e0       	ldi	r24, 0x01	; 1
     772:	91 50       	subi	r25, 0x01	; 1
     774:	20 40       	sbci	r18, 0x00	; 0
     776:	80 40       	sbci	r24, 0x00	; 0
     778:	e1 f7       	brne	.-8      	; 0x772 <PID_calibrate+0x56>
     77a:	00 c0       	rjmp	.+0      	; 0x77c <PID_calibrate+0x60>
     77c:	00 00       	nop
     77e:	99 df       	rcall	.-206    	; 0x6b2 <motor_read_rotation>
	motor_set_dir(RIGHT);
	motor_set_speed_PID(50);
	cur_rot = 0;
	prev_rot = cur_rot-200;

	while(prev_rot != cur_rot){
     780:	8c 17       	cp	r24, r28
     782:	9d 07       	cpc	r25, r29
     784:	91 f7       	brne	.-28     	; 0x76a <PID_calibrate+0x4e>
		prev_rot = cur_rot;
		_delay_ms(40);
		cur_rot = motor_read_rotation();
	}
	motor_set_speed(0);
     786:	80 e0       	ldi	r24, 0x00	; 0
     788:	42 df       	rcall	.-380    	; 0x60e <motor_set_speed>
     78a:	d0 93 2c 02 	sts	0x022C, r29	; 0x80022c <rot_max+0x1>
	rot_max = cur_rot;
     78e:	c0 93 2b 02 	sts	0x022B, r28	; 0x80022b <rot_max>
     792:	df 91       	pop	r29
	
}
     794:	cf 91       	pop	r28
     796:	08 95       	ret

00000798 <PID>:
     798:	8f 92       	push	r8
void PID(uint8_t pos_ref){
     79a:	9f 92       	push	r9
     79c:	af 92       	push	r10
     79e:	bf 92       	push	r11
     7a0:	cf 92       	push	r12
     7a2:	df 92       	push	r13
     7a4:	ef 92       	push	r14
     7a6:	ff 92       	push	r15
     7a8:	1f 93       	push	r17
     7aa:	cf 93       	push	r28
     7ac:	df 93       	push	r29
     7ae:	c8 2f       	mov	r28, r24
	if (timer_flag){
     7b0:	80 91 24 02 	lds	r24, 0x0224	; 0x800224 <timer_flag>
     7b4:	88 23       	and	r24, r24
     7b6:	09 f4       	brne	.+2      	; 0x7ba <PID+0x22>
     7b8:	9d c0       	rjmp	.+314    	; 0x8f4 <PID+0x15c>
		clear_bit(TIMSK2,TOIE2); //disable interrupt while handling PID 
     7ba:	e0 e7       	ldi	r30, 0x70	; 112
     7bc:	f0 e0       	ldi	r31, 0x00	; 0
     7be:	80 81       	ld	r24, Z
     7c0:	8e 7f       	andi	r24, 0xFE	; 254
     7c2:	80 83       	st	Z, r24
		int16_t motor_rot = motor_read_rotation();
     7c4:	76 df       	rcall	.-276    	; 0x6b2 <motor_read_rotation>
		double measured = (double)((motor_rot - rot_min)/(double)(rot_max))*255; //Scale to 0-255 based on calibrated values
     7c6:	bc 01       	movw	r22, r24
     7c8:	99 0f       	add	r25, r25
     7ca:	88 0b       	sbc	r24, r24
     7cc:	99 0b       	sbc	r25, r25
     7ce:	d8 d3       	rcall	.+1968   	; 0xf80 <__floatsisf>
     7d0:	6b 01       	movw	r12, r22
     7d2:	7c 01       	movw	r14, r24
     7d4:	60 91 2b 02 	lds	r22, 0x022B	; 0x80022b <rot_max>
     7d8:	70 91 2c 02 	lds	r23, 0x022C	; 0x80022c <rot_max+0x1>
     7dc:	07 2e       	mov	r0, r23
     7de:	00 0c       	add	r0, r0
     7e0:	88 0b       	sbc	r24, r24
     7e2:	99 0b       	sbc	r25, r25
     7e4:	cd d3       	rcall	.+1946   	; 0xf80 <__floatsisf>
     7e6:	9b 01       	movw	r18, r22
     7e8:	ac 01       	movw	r20, r24
     7ea:	c7 01       	movw	r24, r14
     7ec:	b6 01       	movw	r22, r12
     7ee:	2d d3       	rcall	.+1626   	; 0xe4a <__divsf3>
     7f0:	20 e0       	ldi	r18, 0x00	; 0
     7f2:	30 e0       	ldi	r19, 0x00	; 0
     7f4:	4f e7       	ldi	r20, 0x7F	; 127
     7f6:	53 e4       	ldi	r21, 0x43	; 67
     7f8:	77 d4       	rcall	.+2286   	; 0x10e8 <__mulsf3>

		//Saturation of position
		if(pos_ref >240){
     7fa:	c1 3f       	cpi	r28, 0xF1	; 241
     7fc:	20 f4       	brcc	.+8      	; 0x806 <PID+0x6e>
			pos_ref = 240;
		} else if(pos_ref<10){
     7fe:	ca 30       	cpi	r28, 0x0A	; 10
			pos_ref = 10;
     800:	18 f4       	brcc	.+6      	; 0x808 <PID+0x70>
     802:	ca e0       	ldi	r28, 0x0A	; 10
		int16_t motor_rot = motor_read_rotation();
		double measured = (double)((motor_rot - rot_min)/(double)(rot_max))*255; //Scale to 0-255 based on calibrated values

		//Saturation of position
		if(pos_ref >240){
			pos_ref = 240;
     804:	01 c0       	rjmp	.+2      	; 0x808 <PID+0x70>
		} else if(pos_ref<10){
			pos_ref = 10;
		}
		
		int16_t error = pos_ref - (int)measured;
     806:	c0 ef       	ldi	r28, 0xF0	; 240
     808:	d0 e0       	ldi	r29, 0x00	; 0
     80a:	87 d3       	rcall	.+1806   	; 0xf1a <__fixsfsi>
     80c:	c6 1b       	sub	r28, r22
		integral = integral + error * dt;
     80e:	d7 0b       	sbc	r29, r23
     810:	be 01       	movw	r22, r28
     812:	0d 2e       	mov	r0, r29
     814:	00 0c       	add	r0, r0
     816:	88 0b       	sbc	r24, r24
     818:	99 0b       	sbc	r25, r25
     81a:	b2 d3       	rcall	.+1892   	; 0xf80 <__floatsisf>
     81c:	6b 01       	movw	r12, r22

		//if abs(error) < 1
		if (error < 1 && error > -1){
     81e:	7c 01       	movw	r14, r24
     820:	20 97       	sbiw	r28, 0x00	; 0
		} else if(pos_ref<10){
			pos_ref = 10;
		}
		
		int16_t error = pos_ref - (int)measured;
		integral = integral + error * dt;
     822:	c9 f0       	breq	.+50     	; 0x856 <PID+0xbe>
     824:	2f e6       	ldi	r18, 0x6F	; 111
     826:	32 e1       	ldi	r19, 0x12	; 18
     828:	43 e8       	ldi	r20, 0x83	; 131
     82a:	5c e3       	ldi	r21, 0x3C	; 60
     82c:	5d d4       	rcall	.+2234   	; 0x10e8 <__mulsf3>
     82e:	9b 01       	movw	r18, r22
     830:	ac 01       	movw	r20, r24
     832:	60 91 27 02 	lds	r22, 0x0227	; 0x800227 <integral>
     836:	70 91 28 02 	lds	r23, 0x0228	; 0x800228 <integral+0x1>
     83a:	80 91 29 02 	lds	r24, 0x0229	; 0x800229 <integral+0x2>
     83e:	90 91 2a 02 	lds	r25, 0x022A	; 0x80022a <integral+0x3>
     842:	9b d2       	rcall	.+1334   	; 0xd7a <__addsf3>
     844:	60 93 27 02 	sts	0x0227, r22	; 0x800227 <integral>
     848:	70 93 28 02 	sts	0x0228, r23	; 0x800228 <integral+0x1>
     84c:	80 93 29 02 	sts	0x0229, r24	; 0x800229 <integral+0x2>
     850:	90 93 2a 02 	sts	0x022A, r25	; 0x80022a <integral+0x3>
     854:	08 c0       	rjmp	.+16     	; 0x866 <PID+0xce>

		//if abs(error) < 1
		if (error < 1 && error > -1){
			integral = 0;
     856:	10 92 27 02 	sts	0x0227, r1	; 0x800227 <integral>
     85a:	10 92 28 02 	sts	0x0228, r1	; 0x800228 <integral+0x1>
     85e:	10 92 29 02 	sts	0x0229, r1	; 0x800229 <integral+0x2>
     862:	10 92 2a 02 	sts	0x022A, r1	; 0x80022a <integral+0x3>
		}
	
		double derivative = (error - prev_error)/dt;
		int16_t speed = 0;
		uint8_t speed_abs = 0;
		speed = error*Kp + integral*Ki + derivative*Kd;
     866:	80 91 25 02 	lds	r24, 0x0225	; 0x800225 <prev_error>
     86a:	90 91 26 02 	lds	r25, 0x0226	; 0x800226 <prev_error+0x1>
     86e:	be 01       	movw	r22, r28
     870:	68 1b       	sub	r22, r24
     872:	79 0b       	sbc	r23, r25
     874:	07 2e       	mov	r0, r23
     876:	00 0c       	add	r0, r0
     878:	88 0b       	sbc	r24, r24
     87a:	99 0b       	sbc	r25, r25
     87c:	81 d3       	rcall	.+1794   	; 0xf80 <__floatsisf>
     87e:	2f e6       	ldi	r18, 0x6F	; 111
     880:	32 e1       	ldi	r19, 0x12	; 18
     882:	43 e8       	ldi	r20, 0x83	; 131
     884:	5c e3       	ldi	r21, 0x3C	; 60
     886:	e1 d2       	rcall	.+1474   	; 0xe4a <__divsf3>
     888:	2a e0       	ldi	r18, 0x0A	; 10
     88a:	37 ed       	ldi	r19, 0xD7	; 215
     88c:	43 e2       	ldi	r20, 0x23	; 35
     88e:	5c e3       	ldi	r21, 0x3C	; 60
     890:	2b d4       	rcall	.+2134   	; 0x10e8 <__mulsf3>
     892:	4b 01       	movw	r8, r22
     894:	5c 01       	movw	r10, r24
     896:	20 e0       	ldi	r18, 0x00	; 0
     898:	30 e0       	ldi	r19, 0x00	; 0
     89a:	40 e2       	ldi	r20, 0x20	; 32
     89c:	51 e4       	ldi	r21, 0x41	; 65
     89e:	60 91 27 02 	lds	r22, 0x0227	; 0x800227 <integral>
     8a2:	70 91 28 02 	lds	r23, 0x0228	; 0x800228 <integral+0x1>
     8a6:	80 91 29 02 	lds	r24, 0x0229	; 0x800229 <integral+0x2>
     8aa:	90 91 2a 02 	lds	r25, 0x022A	; 0x80022a <integral+0x3>
     8ae:	1c d4       	rcall	.+2104   	; 0x10e8 <__mulsf3>
     8b0:	a7 01       	movw	r20, r14
     8b2:	96 01       	movw	r18, r12
     8b4:	62 d2       	rcall	.+1220   	; 0xd7a <__addsf3>
     8b6:	9b 01       	movw	r18, r22
     8b8:	ac 01       	movw	r20, r24
     8ba:	c5 01       	movw	r24, r10
     8bc:	b4 01       	movw	r22, r8
     8be:	5d d2       	rcall	.+1210   	; 0xd7a <__addsf3>
     8c0:	2c d3       	rcall	.+1624   	; 0xf1a <__fixsfsi>
     8c2:	16 2f       	mov	r17, r22
     8c4:	26 2f       	mov	r18, r22
		prev_error = error;
     8c6:	37 2f       	mov	r19, r23
     8c8:	d0 93 26 02 	sts	0x0226, r29	; 0x800226 <prev_error+0x1>
     8cc:	c0 93 25 02 	sts	0x0225, r28	; 0x800225 <prev_error>

		if (speed < 0){
     8d0:	33 23       	and	r19, r19
			motor_set_dir(LEFT);
     8d2:	2c f4       	brge	.+10     	; 0x8de <PID+0x146>
     8d4:	80 e0       	ldi	r24, 0x00	; 0
     8d6:	8a de       	rcall	.-748    	; 0x5ec <motor_set_dir>
			speed_abs = -speed;
     8d8:	81 2f       	mov	r24, r17
     8da:	81 95       	neg	r24
     8dc:	03 c0       	rjmp	.+6      	; 0x8e4 <PID+0x14c>
		}
		else{
			motor_set_dir(RIGHT);
     8de:	81 e0       	ldi	r24, 0x01	; 1
     8e0:	85 de       	rcall	.-758    	; 0x5ec <motor_set_dir>
     8e2:	81 2f       	mov	r24, r17
			speed_abs = speed;
     8e4:	a5 de       	rcall	.-694    	; 0x630 <motor_set_speed_PID>
		}

		motor_set_speed_PID(speed_abs);
     8e6:	10 92 24 02 	sts	0x0224, r1	; 0x800224 <timer_flag>
		timer_flag = 0;
     8ea:	e0 e7       	ldi	r30, 0x70	; 112
     8ec:	f0 e0       	ldi	r31, 0x00	; 0
		set_bit(TIMSK2,TOIE2); //Enable timer interrupt again 
     8ee:	80 81       	ld	r24, Z
     8f0:	81 60       	ori	r24, 0x01	; 1
     8f2:	80 83       	st	Z, r24
     8f4:	df 91       	pop	r29
     8f6:	cf 91       	pop	r28
	}
}
     8f8:	1f 91       	pop	r17
     8fa:	ff 90       	pop	r15
     8fc:	ef 90       	pop	r14
     8fe:	df 90       	pop	r13
     900:	cf 90       	pop	r12
     902:	bf 90       	pop	r11
     904:	af 90       	pop	r10
     906:	9f 90       	pop	r9
     908:	8f 90       	pop	r8
     90a:	08 95       	ret

0000090c <pong_JOY>:
		default:
			break;
	}
}

void pong_JOY(void){
     90c:	cf 93       	push	r28
     90e:	df 93       	push	r29
     910:	cd b7       	in	r28, 0x3d	; 61
     912:	de b7       	in	r29, 0x3e	; 62
     914:	66 97       	sbiw	r28, 0x16	; 22
     916:	0f b6       	in	r0, 0x3f	; 63
     918:	f8 94       	cli
     91a:	de bf       	out	0x3e, r29	; 62
     91c:	0f be       	out	0x3f, r0	; 63
     91e:	cd bf       	out	0x3d, r28	; 61
	uint8_t game_over = 0;
	CAN_message instructions;
	CAN_message results;
	results.id = PONG_RESULT;
     920:	82 e0       	ldi	r24, 0x02	; 2
     922:	90 e0       	ldi	r25, 0x00	; 0
     924:	9d 87       	std	Y+13, r25	; 0x0d
     926:	8c 87       	std	Y+12, r24	; 0x0c
	results.length = 2;
     928:	8e 87       	std	Y+14, r24	; 0x0e
	results.data[GAME_OVER] = 0;
     92a:	1f 86       	std	Y+15, r1	; 0x0f
	results.data[GOAL] = 0;
     92c:	18 8a       	std	Y+16, r1	; 0x10
	
	IR_calibrate();
     92e:	82 dd       	rcall	.-1276   	; 0x434 <IR_calibrate>
	
	//Start flow of information
	CAN_message_send(&results);
     930:	ce 01       	movw	r24, r28
     932:	0c 96       	adiw	r24, 0x0c	; 12
	
	while(!game_over){
		IR_MM();
     934:	8d dc       	rcall	.-1766   	; 0x250 <CAN_message_send>
     936:	1e dd       	rcall	.-1476   	; 0x374 <IR_MM>
		results.data[GOAL] = is_goal();
     938:	a7 dd       	rcall	.-1202   	; 0x488 <is_goal>
     93a:	88 8b       	std	Y+16, r24	; 0x10
		if(CAN_receive(&instructions)){
     93c:	ce 01       	movw	r24, r28
     93e:	01 96       	adiw	r24, 0x01	; 1
     940:	b8 dc       	rcall	.-1680   	; 0x2b2 <CAN_receive>
     942:	88 23       	and	r24, r24
			motor_set_speed(instructions.data[JOY_X]);
     944:	79 f0       	breq	.+30     	; 0x964 <pong_JOY+0x58>
     946:	8c 81       	ldd	r24, Y+4	; 0x04
			//set_servo(instructions.data[JOY_Y]);
			set_servo(127);
     948:	62 de       	rcall	.-828    	; 0x60e <motor_set_speed>
     94a:	8f e7       	ldi	r24, 0x7F	; 127
     94c:	db d0       	rcall	.+438    	; 0xb04 <set_servo>
			solenoid_fire(instructions.data[JOY_B]);
     94e:	8e 81       	ldd	r24, Y+6	; 0x06
     950:	24 d1       	rcall	.+584    	; 0xb9a <solenoid_fire>
     952:	8f e3       	ldi	r24, 0x3F	; 63
     954:	9c e9       	ldi	r25, 0x9C	; 156
     956:	01 97       	sbiw	r24, 0x01	; 1
     958:	f1 f7       	brne	.-4      	; 0x956 <pong_JOY+0x4a>
     95a:	00 c0       	rjmp	.+0      	; 0x95c <pong_JOY+0x50>
			_delay_ms(10); // Needed for solenoid disturbance
			CAN_message_send(&results);
     95c:	00 00       	nop
     95e:	ce 01       	movw	r24, r28
     960:	0c 96       	adiw	r24, 0x0c	; 12
		}
		
		game_over = is_game_over();
     962:	76 dc       	rcall	.-1812   	; 0x250 <CAN_message_send>
     964:	b5 dd       	rcall	.-1174   	; 0x4d0 <is_game_over>
	IR_calibrate();
	
	//Start flow of information
	CAN_message_send(&results);
	
	while(!game_over){
     966:	88 23       	and	r24, r24
     968:	31 f3       	breq	.-52     	; 0x936 <pong_JOY+0x2a>
			CAN_message_send(&results);
		}
		
		game_over = is_game_over();
	}
	results.data[GAME_OVER] = game_over;
     96a:	8f 87       	std	Y+15, r24	; 0x0f
	motor_set_speed(STOP);
     96c:	8f e7       	ldi	r24, 0x7F	; 127
     96e:	4f de       	rcall	.-866    	; 0x60e <motor_set_speed>
     970:	ce 01       	movw	r24, r28
	CAN_message_send(&results);
     972:	0c 96       	adiw	r24, 0x0c	; 12
     974:	6d dc       	rcall	.-1830   	; 0x250 <CAN_message_send>
     976:	66 96       	adiw	r28, 0x16	; 22
     978:	0f b6       	in	r0, 0x3f	; 63
}
     97a:	f8 94       	cli
     97c:	de bf       	out	0x3e, r29	; 62
     97e:	0f be       	out	0x3f, r0	; 63
     980:	cd bf       	out	0x3d, r28	; 61
     982:	df 91       	pop	r29
     984:	cf 91       	pop	r28
     986:	08 95       	ret

00000988 <pong_slider>:
     988:	cf 93       	push	r28
     98a:	df 93       	push	r29



void pong_slider(void){
     98c:	cd b7       	in	r28, 0x3d	; 61
     98e:	de b7       	in	r29, 0x3e	; 62
     990:	66 97       	sbiw	r28, 0x16	; 22
     992:	0f b6       	in	r0, 0x3f	; 63
     994:	f8 94       	cli
     996:	de bf       	out	0x3e, r29	; 62
     998:	0f be       	out	0x3f, r0	; 63
     99a:	cd bf       	out	0x3d, r28	; 61
	uint8_t game_over = 0;
	CAN_message instructions;
	CAN_message results;
	results.id = PONG_RESULT;
     99c:	82 e0       	ldi	r24, 0x02	; 2
     99e:	90 e0       	ldi	r25, 0x00	; 0
     9a0:	9d 87       	std	Y+13, r25	; 0x0d
     9a2:	8c 87       	std	Y+12, r24	; 0x0c
	results.length = 2;
     9a4:	8e 87       	std	Y+14, r24	; 0x0e
	results.data[GAME_OVER] = 0;
     9a6:	1f 86       	std	Y+15, r1	; 0x0f
	results.data[GOAL] = 0;
     9a8:	18 8a       	std	Y+16, r1	; 0x10

	
	PID_calibrate();
     9aa:	b8 de       	rcall	.-656    	; 0x71c <PID_calibrate>
	IR_calibrate();
     9ac:	43 dd       	rcall	.-1402   	; 0x434 <IR_calibrate>
     9ae:	ce 01       	movw	r24, r28
	
	//Start flow of information
	CAN_message_send(&results);
     9b0:	0c 96       	adiw	r24, 0x0c	; 12
     9b2:	4e dc       	rcall	.-1892   	; 0x250 <CAN_message_send>
	
	while(!game_over){
		IR_MM();
     9b4:	df dc       	rcall	.-1602   	; 0x374 <IR_MM>
     9b6:	68 dd       	rcall	.-1328   	; 0x488 <is_goal>
		results.data[GOAL] = is_goal();
     9b8:	88 8b       	std	Y+16, r24	; 0x10
     9ba:	ce 01       	movw	r24, r28
		if(CAN_receive(&instructions)){
     9bc:	01 96       	adiw	r24, 0x01	; 1
     9be:	79 dc       	rcall	.-1806   	; 0x2b2 <CAN_receive>
     9c0:	88 23       	and	r24, r24
     9c2:	79 f0       	breq	.+30     	; 0x9e2 <pong_slider+0x5a>
			PID(instructions.data[SLIDER]);
     9c4:	8d 81       	ldd	r24, Y+5	; 0x05
     9c6:	e8 de       	rcall	.-560    	; 0x798 <PID>
     9c8:	8c 81       	ldd	r24, Y+4	; 0x04
			set_servo(instructions.data[JOY_X]);
     9ca:	9c d0       	rcall	.+312    	; 0xb04 <set_servo>
     9cc:	8e 81       	ldd	r24, Y+6	; 0x06
     9ce:	e5 d0       	rcall	.+458    	; 0xb9a <solenoid_fire>
			solenoid_fire(instructions.data[JOY_B]);
     9d0:	8f e3       	ldi	r24, 0x3F	; 63
     9d2:	9c e9       	ldi	r25, 0x9C	; 156
     9d4:	01 97       	sbiw	r24, 0x01	; 1
     9d6:	f1 f7       	brne	.-4      	; 0x9d4 <pong_slider+0x4c>
     9d8:	00 c0       	rjmp	.+0      	; 0x9da <pong_slider+0x52>
     9da:	00 00       	nop
     9dc:	ce 01       	movw	r24, r28
			_delay_ms(10); // Needed for solenoid disturbance
			CAN_message_send(&results);
     9de:	0c 96       	adiw	r24, 0x0c	; 12
     9e0:	37 dc       	rcall	.-1938   	; 0x250 <CAN_message_send>
     9e2:	76 dd       	rcall	.-1300   	; 0x4d0 <is_game_over>
		}
		game_over = is_game_over();
     9e4:	88 23       	and	r24, r24
     9e6:	31 f3       	breq	.-52     	; 0x9b4 <pong_slider+0x2c>
	IR_calibrate();
	
	//Start flow of information
	CAN_message_send(&results);
	
	while(!game_over){
     9e8:	8f 87       	std	Y+15, r24	; 0x0f
     9ea:	8f e7       	ldi	r24, 0x7F	; 127
			CAN_message_send(&results);
		}
		game_over = is_game_over();
	}
	
	results.data[GAME_OVER] = game_over;
     9ec:	10 de       	rcall	.-992    	; 0x60e <motor_set_speed>
	motor_set_speed(STOP);
     9ee:	ce 01       	movw	r24, r28
     9f0:	0c 96       	adiw	r24, 0x0c	; 12
     9f2:	2e dc       	rcall	.-1956   	; 0x250 <CAN_message_send>
	CAN_message_send(&results);
     9f4:	66 96       	adiw	r28, 0x16	; 22
     9f6:	0f b6       	in	r0, 0x3f	; 63
     9f8:	f8 94       	cli
     9fa:	de bf       	out	0x3e, r29	; 62
}
     9fc:	0f be       	out	0x3f, r0	; 63
     9fe:	cd bf       	out	0x3d, r28	; 61
     a00:	df 91       	pop	r29
     a02:	cf 91       	pop	r28
     a04:	08 95       	ret

00000a06 <pong_play>:
     a06:	88 23       	and	r24, r24
     a08:	19 f0       	breq	.+6      	; 0xa10 <pong_play+0xa>
     a0a:	81 30       	cpi	r24, 0x01	; 1
     a0c:	19 f0       	breq	.+6      	; 0xa14 <pong_play+0xe>
 *  Author: mariuesk
 */ 
#include "pong.h"

void pong_play(game_mode mode){
	switch(mode){
     a0e:	08 95       	ret
		case(JOY):
			pong_JOY();
     a10:	7d cf       	rjmp	.-262    	; 0x90c <pong_JOY>
			break;
		case(SLIDER):
			pong_slider();
     a12:	08 95       	ret
     a14:	b9 cf       	rjmp	.-142    	; 0x988 <pong_slider>
     a16:	08 95       	ret

00000a18 <PWM_set_period>:
	
	// Set PB6/OC1B to output mode
	set_bit(DDRB, PB6);
}

void PWM_set_period(float period){
     a18:	cf 92       	push	r12
     a1a:	df 92       	push	r13
     a1c:	ef 92       	push	r14
     a1e:	ff 92       	push	r15
     a20:	6b 01       	movw	r12, r22
     a22:	7c 01       	movw	r14, r24
	
	// Set prescaler 256
	set_bit(TCCR1B, CS12);
     a24:	e1 e8       	ldi	r30, 0x81	; 129
     a26:	f0 e0       	ldi	r31, 0x00	; 0
     a28:	80 81       	ld	r24, Z
     a2a:	84 60       	ori	r24, 0x04	; 4
     a2c:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS11);
     a2e:	80 81       	ld	r24, Z
     a30:	8d 7f       	andi	r24, 0xFD	; 253
     a32:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS10);
     a34:	80 81       	ld	r24, Z
     a36:	8e 7f       	andi	r24, 0xFE	; 254
     a38:	80 83       	st	Z, r24
	
	// Set period to 20 ms (prescaler 256)
	uint16_t top = (uint16_t)pwm_timer_freq*period;
     a3a:	60 91 2d 02 	lds	r22, 0x022D	; 0x80022d <pwm_timer_freq>
     a3e:	70 91 2e 02 	lds	r23, 0x022E	; 0x80022e <pwm_timer_freq+0x1>
     a42:	80 e0       	ldi	r24, 0x00	; 0
     a44:	90 e0       	ldi	r25, 0x00	; 0
     a46:	9a d2       	rcall	.+1332   	; 0xf7c <__floatunsisf>
     a48:	a7 01       	movw	r20, r14
     a4a:	96 01       	movw	r18, r12
     a4c:	4d d3       	rcall	.+1690   	; 0x10e8 <__mulsf3>
     a4e:	6a d2       	rcall	.+1236   	; 0xf24 <__fixunssfsi>
	ICR1 = top;
     a50:	70 93 87 00 	sts	0x0087, r23	; 0x800087 <__TEXT_REGION_LENGTH__+0x700087>
     a54:	60 93 86 00 	sts	0x0086, r22	; 0x800086 <__TEXT_REGION_LENGTH__+0x700086>
}
     a58:	ff 90       	pop	r15
     a5a:	ef 90       	pop	r14
     a5c:	df 90       	pop	r13
     a5e:	cf 90       	pop	r12
     a60:	08 95       	ret

00000a62 <PWM_init>:
 *  Author: mariuesk
 */ 

#include "PWM.h"

void PWM_init(float period, uint32_t clock_freq){
     a62:	0f 93       	push	r16
     a64:	1f 93       	push	r17
	uint16_t prescaler = 256; //Chosen to achieve higher resolution
	
	//Fast PWM
	set_bit(TCCR1B, WGM13); // Timer/Counter 1 Control Register B
     a66:	e1 e8       	ldi	r30, 0x81	; 129
     a68:	f0 e0       	ldi	r31, 0x00	; 0
     a6a:	a0 81       	ld	r26, Z
     a6c:	a0 61       	ori	r26, 0x10	; 16
     a6e:	a0 83       	st	Z, r26
	set_bit(TCCR1B, WGM12);
     a70:	a0 81       	ld	r26, Z
     a72:	a8 60       	ori	r26, 0x08	; 8
     a74:	a0 83       	st	Z, r26
	set_bit(TCCR1A, WGM11); // Timer/Counter 1 Control Register A
     a76:	e0 e8       	ldi	r30, 0x80	; 128
     a78:	f0 e0       	ldi	r31, 0x00	; 0
     a7a:	a0 81       	ld	r26, Z
     a7c:	a2 60       	ori	r26, 0x02	; 2
     a7e:	a0 83       	st	Z, r26
	clear_bit(TCCR1A, WGM10);
     a80:	a0 81       	ld	r26, Z
     a82:	ae 7f       	andi	r26, 0xFE	; 254
     a84:	a0 83       	st	Z, r26
	
	//Clear OC1B on compare match, set OC1B at BOTTOM (non-inverting mode)
	set_bit(TCCR1A, COM1B1);
     a86:	a0 81       	ld	r26, Z
     a88:	a0 62       	ori	r26, 0x20	; 32
     a8a:	a0 83       	st	Z, r26
	clear_bit(TCCR1A, COM1B0);
     a8c:	a0 81       	ld	r26, Z
     a8e:	af 7e       	andi	r26, 0xEF	; 239
     a90:	a0 83       	st	Z, r26
	pwm_timer_freq = (uint32_t)clock_freq/prescaler;
     a92:	03 2f       	mov	r16, r19
     a94:	14 2f       	mov	r17, r20
     a96:	25 2f       	mov	r18, r21
     a98:	33 27       	eor	r19, r19
     a9a:	10 93 2e 02 	sts	0x022E, r17	; 0x80022e <pwm_timer_freq+0x1>
     a9e:	00 93 2d 02 	sts	0x022D, r16	; 0x80022d <pwm_timer_freq>
	PWM_set_period(period);
     aa2:	ba df       	rcall	.-140    	; 0xa18 <PWM_set_period>
	
	// Set PB6/OC1B to output mode
	set_bit(DDRB, PB6);
     aa4:	26 9a       	sbi	0x04, 6	; 4
}
     aa6:	1f 91       	pop	r17
     aa8:	0f 91       	pop	r16
     aaa:	08 95       	ret

00000aac <PWM_pulse_set>:
	// Set period to 20 ms (prescaler 256)
	uint16_t top = (uint16_t)pwm_timer_freq*period;
	ICR1 = top;
}

void PWM_pulse_set(float width) {
     aac:	cf 92       	push	r12
     aae:	df 92       	push	r13
     ab0:	ef 92       	push	r14
     ab2:	ff 92       	push	r15
     ab4:	6b 01       	movw	r12, r22
     ab6:	7c 01       	movw	r14, r24
	
	uint16_t pulse = pwm_timer_freq*width-0.5;
     ab8:	60 91 2d 02 	lds	r22, 0x022D	; 0x80022d <pwm_timer_freq>
     abc:	70 91 2e 02 	lds	r23, 0x022E	; 0x80022e <pwm_timer_freq+0x1>
     ac0:	80 e0       	ldi	r24, 0x00	; 0
     ac2:	90 e0       	ldi	r25, 0x00	; 0
     ac4:	5b d2       	rcall	.+1206   	; 0xf7c <__floatunsisf>
     ac6:	a7 01       	movw	r20, r14
     ac8:	96 01       	movw	r18, r12
     aca:	0e d3       	rcall	.+1564   	; 0x10e8 <__mulsf3>
     acc:	20 e0       	ldi	r18, 0x00	; 0
     ace:	30 e0       	ldi	r19, 0x00	; 0
     ad0:	40 e0       	ldi	r20, 0x00	; 0
     ad2:	5f e3       	ldi	r21, 0x3F	; 63
     ad4:	51 d1       	rcall	.+674    	; 0xd78 <__subsf3>
     ad6:	26 d2       	rcall	.+1100   	; 0xf24 <__fixunssfsi>
	OCR1B = pulse;
     ad8:	70 93 8b 00 	sts	0x008B, r23	; 0x80008b <__TEXT_REGION_LENGTH__+0x70008b>
     adc:	60 93 8a 00 	sts	0x008A, r22	; 0x80008a <__TEXT_REGION_LENGTH__+0x70008a>
     ae0:	ff 90       	pop	r15
     ae2:	ef 90       	pop	r14
     ae4:	df 90       	pop	r13
     ae6:	cf 90       	pop	r12
     ae8:	08 95       	ret

00000aea <servo_init>:
 * Created: 29.10.2017 12:39:17
 *  Author: mariuesk
 */ 
#include "servo.h"

void servo_init(uint32_t clock_freq){
     aea:	9b 01       	movw	r18, r22
     aec:	ac 01       	movw	r20, r24
	float period = 0.02;
	float initial_pos = 0.0015;
	PWM_init(period,clock_freq);
     aee:	6a e0       	ldi	r22, 0x0A	; 10
     af0:	77 ed       	ldi	r23, 0xD7	; 215
     af2:	83 ea       	ldi	r24, 0xA3	; 163
     af4:	9c e3       	ldi	r25, 0x3C	; 60
     af6:	b5 df       	rcall	.-150    	; 0xa62 <PWM_init>
	PWM_pulse_set(initial_pos);
     af8:	66 ea       	ldi	r22, 0xA6	; 166
     afa:	7b e9       	ldi	r23, 0x9B	; 155
     afc:	84 ec       	ldi	r24, 0xC4	; 196
     afe:	9a e3       	ldi	r25, 0x3A	; 58
     b00:	d5 cf       	rjmp	.-86     	; 0xaac <PWM_pulse_set>
     b02:	08 95       	ret

00000b04 <set_servo>:
}

void set_servo(uint8_t servo_dir){
     b04:	cf 92       	push	r12
     b06:	df 92       	push	r13
     b08:	ef 92       	push	r14
     b0a:	ff 92       	push	r15
	//Servo has slight offset
	if(servo_dir-37 >= 0){
     b0c:	28 2f       	mov	r18, r24
     b0e:	30 e0       	ldi	r19, 0x00	; 0
     b10:	25 52       	subi	r18, 0x25	; 37
     b12:	31 09       	sbc	r19, r1
     b14:	0a f0       	brmi	.+2      	; 0xb18 <set_servo+0x14>
		servo_dir -= 37;
     b16:	85 52       	subi	r24, 0x25	; 37
	float min_pw = 0.00095;
	float max_pw = 0.00205;
	
	
	float dir = (float)servo_dir;
	float servo_pw = dir/211666.7 + 0.0009;
     b18:	68 2f       	mov	r22, r24
     b1a:	70 e0       	ldi	r23, 0x00	; 0
     b1c:	80 e0       	ldi	r24, 0x00	; 0
     b1e:	90 e0       	ldi	r25, 0x00	; 0
     b20:	2d d2       	rcall	.+1114   	; 0xf7c <__floatunsisf>
     b22:	2d ea       	ldi	r18, 0xAD	; 173
     b24:	34 eb       	ldi	r19, 0xB4	; 180
     b26:	4e e4       	ldi	r20, 0x4E	; 78
     b28:	58 e4       	ldi	r21, 0x48	; 72
     b2a:	8f d1       	rcall	.+798    	; 0xe4a <__divsf3>
     b2c:	2a ef       	ldi	r18, 0xFA	; 250
     b2e:	3d ee       	ldi	r19, 0xED	; 237
     b30:	4b e6       	ldi	r20, 0x6B	; 107
     b32:	5a e3       	ldi	r21, 0x3A	; 58
     b34:	22 d1       	rcall	.+580    	; 0xd7a <__addsf3>
     b36:	6b 01       	movw	r12, r22
     b38:	7c 01       	movw	r14, r24

	//Saturation
	if (servo_pw < min_pw) {
     b3a:	2c e6       	ldi	r18, 0x6C	; 108
     b3c:	39 e0       	ldi	r19, 0x09	; 9
     b3e:	49 e7       	ldi	r20, 0x79	; 121
     b40:	5a e3       	ldi	r21, 0x3A	; 58
     b42:	7f d1       	rcall	.+766    	; 0xe42 <__cmpsf2>
     b44:	88 23       	and	r24, r24
     b46:	a4 f0       	brlt	.+40     	; 0xb70 <set_servo+0x6c>
		servo_pw = min_pw;
	}
	if (servo_pw > max_pw) {
     b48:	2b e4       	ldi	r18, 0x4B	; 75
     b4a:	39 e5       	ldi	r19, 0x59	; 89
     b4c:	46 e0       	ldi	r20, 0x06	; 6
     b4e:	5b e3       	ldi	r21, 0x3B	; 59
     b50:	c7 01       	movw	r24, r14
     b52:	b6 01       	movw	r22, r12
     b54:	c5 d2       	rcall	.+1418   	; 0x10e0 <__gesf2>
     b56:	18 16       	cp	r1, r24
     b58:	ac f4       	brge	.+42     	; 0xb84 <set_servo+0x80>
		servo_pw = max_pw;
     b5a:	0f 2e       	mov	r0, r31
     b5c:	fb e4       	ldi	r31, 0x4B	; 75
     b5e:	cf 2e       	mov	r12, r31
     b60:	f9 e5       	ldi	r31, 0x59	; 89
     b62:	df 2e       	mov	r13, r31
     b64:	f6 e0       	ldi	r31, 0x06	; 6
     b66:	ef 2e       	mov	r14, r31
     b68:	fb e3       	ldi	r31, 0x3B	; 59
     b6a:	ff 2e       	mov	r15, r31
     b6c:	f0 2d       	mov	r31, r0
     b6e:	0a c0       	rjmp	.+20     	; 0xb84 <set_servo+0x80>
	float dir = (float)servo_dir;
	float servo_pw = dir/211666.7 + 0.0009;

	//Saturation
	if (servo_pw < min_pw) {
		servo_pw = min_pw;
     b70:	0f 2e       	mov	r0, r31
     b72:	fc e6       	ldi	r31, 0x6C	; 108
     b74:	cf 2e       	mov	r12, r31
     b76:	f9 e0       	ldi	r31, 0x09	; 9
     b78:	df 2e       	mov	r13, r31
     b7a:	f9 e7       	ldi	r31, 0x79	; 121
     b7c:	ef 2e       	mov	r14, r31
     b7e:	fa e3       	ldi	r31, 0x3A	; 58
     b80:	ff 2e       	mov	r15, r31
	}
	if (servo_pw > max_pw) {
		servo_pw = max_pw;
	}
	
	PWM_pulse_set(servo_pw);
     b82:	f0 2d       	mov	r31, r0
     b84:	c7 01       	movw	r24, r14
     b86:	b6 01       	movw	r22, r12
     b88:	91 df       	rcall	.-222    	; 0xaac <PWM_pulse_set>

     b8a:	ff 90       	pop	r15
     b8c:	ef 90       	pop	r14
     b8e:	df 90       	pop	r13
     b90:	cf 90       	pop	r12
     b92:	08 95       	ret

00000b94 <solenoid_init>:
 */ 

#include "solenoid.h"

void solenoid_init(void){
	set_bit(DDRB,PB4);
     b94:	24 9a       	sbi	0x04, 4	; 4
	//Active low
	PORTB |= (1 << PB4); 
     b96:	2c 9a       	sbi	0x05, 4	; 5
     b98:	08 95       	ret

00000b9a <solenoid_fire>:
}

void solenoid_fire(uint8_t button){

		if(button){
     b9a:	88 23       	and	r24, r24
     b9c:	11 f0       	breq	.+4      	; 0xba2 <solenoid_fire+0x8>
		PORTB &= ~(1<<PB4);
     b9e:	2c 98       	cbi	0x05, 4	; 5
     ba0:	08 95       	ret
		} else{
		PORTB |= (1<<PB4);
     ba2:	2c 9a       	sbi	0x05, 4	; 5
     ba4:	08 95       	ret

00000ba6 <SPI_MasterInit>:

#include "SPI.h"

void SPI_MasterInit(){

	DDRB |= (1<<DDB0)|(1<< DDB7)|(1<<DDB1)|(1<<DDB2); // Set MOSI, SCK and SS output, all others input 
     ba6:	84 b1       	in	r24, 0x04	; 4
     ba8:	87 68       	ori	r24, 0x87	; 135
     baa:	84 b9       	out	0x04, r24	; 4
	SPCR |= (1<<MSTR)|(1<<SPR0)|(1<<SPE); // Enable Master, set clock rate fck/16 and enable SPI
     bac:	8c b5       	in	r24, 0x2c	; 44
     bae:	81 65       	ori	r24, 0x51	; 81
     bb0:	8c bd       	out	0x2c, r24	; 44
     bb2:	08 95       	ret

00000bb4 <SPI_Read>:
}

char SPI_Read(){

	SPDR = 0xFF; // Send dummy byte to start transmission
     bb4:	8f ef       	ldi	r24, 0xFF	; 255
     bb6:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF))){} // Wait for finished transmission
     bb8:	0d b4       	in	r0, 0x2d	; 45
     bba:	07 fe       	sbrs	r0, 7
     bbc:	fd cf       	rjmp	.-6      	; 0xbb8 <SPI_Read+0x4>
	return SPDR; // Return data
     bbe:	8e b5       	in	r24, 0x2e	; 46
}
     bc0:	08 95       	ret

00000bc2 <SPI_Send>:

void SPI_Send(char cData){

	SPDR = cData; // Send data
     bc2:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF))){} // Wait for finished transmission
     bc4:	0d b4       	in	r0, 0x2d	; 45
     bc6:	07 fe       	sbrs	r0, 7
     bc8:	fd cf       	rjmp	.-6      	; 0xbc4 <SPI_Send+0x2>
     bca:	08 95       	ret

00000bcc <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     bcc:	8c e0       	ldi	r24, 0x0C	; 12
     bce:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7000b8>
     bd2:	8f ef       	ldi	r24, 0xFF	; 255
     bd4:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     bd8:	84 e0       	ldi	r24, 0x04	; 4
     bda:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     bde:	08 95       	ret

00000be0 <TWI_Start_Transceiver_With_Data>:
     be0:	dc 01       	movw	r26, r24
     be2:	ec eb       	ldi	r30, 0xBC	; 188
     be4:	f0 e0       	ldi	r31, 0x00	; 0
     be6:	90 81       	ld	r25, Z
     be8:	90 fd       	sbrc	r25, 0
     bea:	fd cf       	rjmp	.-6      	; 0xbe6 <TWI_Start_Transceiver_With_Data+0x6>
     bec:	60 93 31 02 	sts	0x0231, r22	; 0x800231 <TWI_msgSize>
     bf0:	8c 91       	ld	r24, X
     bf2:	80 93 32 02 	sts	0x0232, r24	; 0x800232 <TWI_buf>
     bf6:	80 fd       	sbrc	r24, 0
     bf8:	0c c0       	rjmp	.+24     	; 0xc12 <TWI_Start_Transceiver_With_Data+0x32>
     bfa:	62 30       	cpi	r22, 0x02	; 2
     bfc:	50 f0       	brcs	.+20     	; 0xc12 <TWI_Start_Transceiver_With_Data+0x32>
     bfe:	fd 01       	movw	r30, r26
     c00:	31 96       	adiw	r30, 0x01	; 1
     c02:	a3 e3       	ldi	r26, 0x33	; 51
     c04:	b2 e0       	ldi	r27, 0x02	; 2
     c06:	81 e0       	ldi	r24, 0x01	; 1
     c08:	91 91       	ld	r25, Z+
     c0a:	9d 93       	st	X+, r25
     c0c:	8f 5f       	subi	r24, 0xFF	; 255
     c0e:	68 13       	cpse	r22, r24
     c10:	fb cf       	rjmp	.-10     	; 0xc08 <TWI_Start_Transceiver_With_Data+0x28>
     c12:	10 92 30 02 	sts	0x0230, r1	; 0x800230 <TWI_statusReg>
     c16:	88 ef       	ldi	r24, 0xF8	; 248
     c18:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
     c1c:	85 ea       	ldi	r24, 0xA5	; 165
     c1e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     c22:	08 95       	ret

00000c24 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     c24:	1f 92       	push	r1
     c26:	0f 92       	push	r0
     c28:	0f b6       	in	r0, 0x3f	; 63
     c2a:	0f 92       	push	r0
     c2c:	11 24       	eor	r1, r1
     c2e:	0b b6       	in	r0, 0x3b	; 59
     c30:	0f 92       	push	r0
     c32:	2f 93       	push	r18
     c34:	3f 93       	push	r19
     c36:	8f 93       	push	r24
     c38:	9f 93       	push	r25
     c3a:	af 93       	push	r26
     c3c:	bf 93       	push	r27
     c3e:	ef 93       	push	r30
     c40:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     c42:	e0 91 b9 00 	lds	r30, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     c46:	8e 2f       	mov	r24, r30
     c48:	90 e0       	ldi	r25, 0x00	; 0
     c4a:	fc 01       	movw	r30, r24
     c4c:	38 97       	sbiw	r30, 0x08	; 8
     c4e:	e1 35       	cpi	r30, 0x51	; 81
     c50:	f1 05       	cpc	r31, r1
     c52:	08 f0       	brcs	.+2      	; 0xc56 <__vector_39+0x32>
     c54:	57 c0       	rjmp	.+174    	; 0xd04 <__vector_39+0xe0>
     c56:	88 27       	eor	r24, r24
     c58:	ee 58       	subi	r30, 0x8E	; 142
     c5a:	ff 4f       	sbci	r31, 0xFF	; 255
     c5c:	8f 4f       	sbci	r24, 0xFF	; 255
     c5e:	a7 c2       	rjmp	.+1358   	; 0x11ae <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     c60:	10 92 2f 02 	sts	0x022F, r1	; 0x80022f <TWI_bufPtr.1672>
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     c64:	e0 91 2f 02 	lds	r30, 0x022F	; 0x80022f <TWI_bufPtr.1672>
     c68:	80 91 31 02 	lds	r24, 0x0231	; 0x800231 <TWI_msgSize>
     c6c:	e8 17       	cp	r30, r24
     c6e:	70 f4       	brcc	.+28     	; 0xc8c <__vector_39+0x68>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     c70:	81 e0       	ldi	r24, 0x01	; 1
     c72:	8e 0f       	add	r24, r30
     c74:	80 93 2f 02 	sts	0x022F, r24	; 0x80022f <TWI_bufPtr.1672>
     c78:	f0 e0       	ldi	r31, 0x00	; 0
     c7a:	ee 5c       	subi	r30, 0xCE	; 206
     c7c:	fd 4f       	sbci	r31, 0xFD	; 253
     c7e:	80 81       	ld	r24, Z
     c80:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     c84:	85 e8       	ldi	r24, 0x85	; 133
     c86:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     c8a:	43 c0       	rjmp	.+134    	; 0xd12 <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     c8c:	80 91 30 02 	lds	r24, 0x0230	; 0x800230 <TWI_statusReg>
     c90:	81 60       	ori	r24, 0x01	; 1
     c92:	80 93 30 02 	sts	0x0230, r24	; 0x800230 <TWI_statusReg>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     c96:	84 e9       	ldi	r24, 0x94	; 148
     c98:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     c9c:	3a c0       	rjmp	.+116    	; 0xd12 <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     c9e:	e0 91 2f 02 	lds	r30, 0x022F	; 0x80022f <TWI_bufPtr.1672>
     ca2:	81 e0       	ldi	r24, 0x01	; 1
     ca4:	8e 0f       	add	r24, r30
     ca6:	80 93 2f 02 	sts	0x022F, r24	; 0x80022f <TWI_bufPtr.1672>
     caa:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     cae:	f0 e0       	ldi	r31, 0x00	; 0
     cb0:	ee 5c       	subi	r30, 0xCE	; 206
     cb2:	fd 4f       	sbci	r31, 0xFD	; 253
     cb4:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     cb6:	20 91 2f 02 	lds	r18, 0x022F	; 0x80022f <TWI_bufPtr.1672>
     cba:	30 e0       	ldi	r19, 0x00	; 0
     cbc:	80 91 31 02 	lds	r24, 0x0231	; 0x800231 <TWI_msgSize>
     cc0:	90 e0       	ldi	r25, 0x00	; 0
     cc2:	01 97       	sbiw	r24, 0x01	; 1
     cc4:	28 17       	cp	r18, r24
     cc6:	39 07       	cpc	r19, r25
     cc8:	24 f4       	brge	.+8      	; 0xcd2 <__vector_39+0xae>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     cca:	85 ec       	ldi	r24, 0xC5	; 197
     ccc:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     cd0:	20 c0       	rjmp	.+64     	; 0xd12 <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     cd2:	85 e8       	ldi	r24, 0x85	; 133
     cd4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     cd8:	1c c0       	rjmp	.+56     	; 0xd12 <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     cda:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     cde:	e0 91 2f 02 	lds	r30, 0x022F	; 0x80022f <TWI_bufPtr.1672>
     ce2:	f0 e0       	ldi	r31, 0x00	; 0
     ce4:	ee 5c       	subi	r30, 0xCE	; 206
     ce6:	fd 4f       	sbci	r31, 0xFD	; 253
     ce8:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     cea:	80 91 30 02 	lds	r24, 0x0230	; 0x800230 <TWI_statusReg>
     cee:	81 60       	ori	r24, 0x01	; 1
     cf0:	80 93 30 02 	sts	0x0230, r24	; 0x800230 <TWI_statusReg>
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     cf4:	84 e9       	ldi	r24, 0x94	; 148
     cf6:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     cfa:	0b c0       	rjmp	.+22     	; 0xd12 <__vector_39+0xee>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     cfc:	85 ea       	ldi	r24, 0xA5	; 165
     cfe:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     d02:	07 c0       	rjmp	.+14     	; 0xd12 <__vector_39+0xee>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     d04:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     d08:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     d0c:	84 e0       	ldi	r24, 0x04	; 4
     d0e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     d12:	ff 91       	pop	r31
     d14:	ef 91       	pop	r30
     d16:	bf 91       	pop	r27
     d18:	af 91       	pop	r26
     d1a:	9f 91       	pop	r25
     d1c:	8f 91       	pop	r24
     d1e:	3f 91       	pop	r19
     d20:	2f 91       	pop	r18
     d22:	0f 90       	pop	r0
     d24:	0b be       	out	0x3b, r0	; 59
     d26:	0f 90       	pop	r0
     d28:	0f be       	out	0x3f, r0	; 63
     d2a:	0f 90       	pop	r0
     d2c:	1f 90       	pop	r1
     d2e:	18 95       	reti

00000d30 <USART_transmit>:
	
}

int USART_transmit( unsigned char data ){ //Definert som void i node 1??

	while ( !( UCSR0A & (1<<UDRE0)) );// Wait for empty transmit buffer
     d30:	e0 ec       	ldi	r30, 0xC0	; 192
     d32:	f0 e0       	ldi	r31, 0x00	; 0
     d34:	90 81       	ld	r25, Z
     d36:	95 ff       	sbrs	r25, 5
     d38:	fd cf       	rjmp	.-6      	; 0xd34 <USART_transmit+0x4>
	UDR0 = data; // Put data into buffer, sends the data
     d3a:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
	return 0;
}
     d3e:	80 e0       	ldi	r24, 0x00	; 0
     d40:	90 e0       	ldi	r25, 0x00	; 0
     d42:	08 95       	ret

00000d44 <USART_receive>:

int USART_receive( void ){ 

	while ( !(UCSR0A & (1<<RXC0)) );// Wait for data to be received
     d44:	e0 ec       	ldi	r30, 0xC0	; 192
     d46:	f0 e0       	ldi	r31, 0x00	; 0
     d48:	80 81       	ld	r24, Z
     d4a:	88 23       	and	r24, r24
     d4c:	ec f7       	brge	.-6      	; 0xd48 <USART_receive+0x4>
	return UDR0; // Get and return received data from buffer
     d4e:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
}
     d52:	90 e0       	ldi	r25, 0x00	; 0
     d54:	08 95       	ret

00000d56 <USART_init>:


void USART_init(void){
	/* Set baud rate */
	uint16_t ubrr = F_CPU / 16 / BAUD - 1;
	UBRR0H = (unsigned char)(ubrr>>8);
     d56:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = (unsigned char)ubrr;
     d5a:	87 e6       	ldi	r24, 0x67	; 103
     d5c:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>

	UCSR0B = (1<<RXEN0)|(1<<TXEN0); // Enable receiver and transmitter 
     d60:	88 e1       	ldi	r24, 0x18	; 24
     d62:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
	UCSR0C = (1<<USBS0)|(3<<UCSZ00); // Set frame format: 8data, 2stop bit
     d66:	8e e0       	ldi	r24, 0x0E	; 14
     d68:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>
	fdevopen(USART_transmit, USART_receive);
     d6c:	62 ea       	ldi	r22, 0xA2	; 162
     d6e:	76 e0       	ldi	r23, 0x06	; 6
     d70:	88 e9       	ldi	r24, 0x98	; 152
     d72:	96 e0       	ldi	r25, 0x06	; 6
     d74:	33 c2       	rjmp	.+1126   	; 0x11dc <fdevopen>
     d76:	08 95       	ret

00000d78 <__subsf3>:
     d78:	50 58       	subi	r21, 0x80	; 128

00000d7a <__addsf3>:
     d7a:	bb 27       	eor	r27, r27
     d7c:	aa 27       	eor	r26, r26
     d7e:	0e d0       	rcall	.+28     	; 0xd9c <__addsf3x>
     d80:	75 c1       	rjmp	.+746    	; 0x106c <__fp_round>
     d82:	66 d1       	rcall	.+716    	; 0x1050 <__fp_pscA>
     d84:	30 f0       	brcs	.+12     	; 0xd92 <__addsf3+0x18>
     d86:	6b d1       	rcall	.+726    	; 0x105e <__fp_pscB>
     d88:	20 f0       	brcs	.+8      	; 0xd92 <__addsf3+0x18>
     d8a:	31 f4       	brne	.+12     	; 0xd98 <__addsf3+0x1e>
     d8c:	9f 3f       	cpi	r25, 0xFF	; 255
     d8e:	11 f4       	brne	.+4      	; 0xd94 <__addsf3+0x1a>
     d90:	1e f4       	brtc	.+6      	; 0xd98 <__addsf3+0x1e>
     d92:	5b c1       	rjmp	.+694    	; 0x104a <__fp_nan>
     d94:	0e f4       	brtc	.+2      	; 0xd98 <__addsf3+0x1e>
     d96:	e0 95       	com	r30
     d98:	e7 fb       	bst	r30, 7
     d9a:	51 c1       	rjmp	.+674    	; 0x103e <__fp_inf>

00000d9c <__addsf3x>:
     d9c:	e9 2f       	mov	r30, r25
     d9e:	77 d1       	rcall	.+750    	; 0x108e <__fp_split3>
     da0:	80 f3       	brcs	.-32     	; 0xd82 <__addsf3+0x8>
     da2:	ba 17       	cp	r27, r26
     da4:	62 07       	cpc	r22, r18
     da6:	73 07       	cpc	r23, r19
     da8:	84 07       	cpc	r24, r20
     daa:	95 07       	cpc	r25, r21
     dac:	18 f0       	brcs	.+6      	; 0xdb4 <__addsf3x+0x18>
     dae:	71 f4       	brne	.+28     	; 0xdcc <__addsf3x+0x30>
     db0:	9e f5       	brtc	.+102    	; 0xe18 <__addsf3x+0x7c>
     db2:	8f c1       	rjmp	.+798    	; 0x10d2 <__fp_zero>
     db4:	0e f4       	brtc	.+2      	; 0xdb8 <__addsf3x+0x1c>
     db6:	e0 95       	com	r30
     db8:	0b 2e       	mov	r0, r27
     dba:	ba 2f       	mov	r27, r26
     dbc:	a0 2d       	mov	r26, r0
     dbe:	0b 01       	movw	r0, r22
     dc0:	b9 01       	movw	r22, r18
     dc2:	90 01       	movw	r18, r0
     dc4:	0c 01       	movw	r0, r24
     dc6:	ca 01       	movw	r24, r20
     dc8:	a0 01       	movw	r20, r0
     dca:	11 24       	eor	r1, r1
     dcc:	ff 27       	eor	r31, r31
     dce:	59 1b       	sub	r21, r25
     dd0:	99 f0       	breq	.+38     	; 0xdf8 <__addsf3x+0x5c>
     dd2:	59 3f       	cpi	r21, 0xF9	; 249
     dd4:	50 f4       	brcc	.+20     	; 0xdea <__addsf3x+0x4e>
     dd6:	50 3e       	cpi	r21, 0xE0	; 224
     dd8:	68 f1       	brcs	.+90     	; 0xe34 <__addsf3x+0x98>
     dda:	1a 16       	cp	r1, r26
     ddc:	f0 40       	sbci	r31, 0x00	; 0
     dde:	a2 2f       	mov	r26, r18
     de0:	23 2f       	mov	r18, r19
     de2:	34 2f       	mov	r19, r20
     de4:	44 27       	eor	r20, r20
     de6:	58 5f       	subi	r21, 0xF8	; 248
     de8:	f3 cf       	rjmp	.-26     	; 0xdd0 <__addsf3x+0x34>
     dea:	46 95       	lsr	r20
     dec:	37 95       	ror	r19
     dee:	27 95       	ror	r18
     df0:	a7 95       	ror	r26
     df2:	f0 40       	sbci	r31, 0x00	; 0
     df4:	53 95       	inc	r21
     df6:	c9 f7       	brne	.-14     	; 0xdea <__addsf3x+0x4e>
     df8:	7e f4       	brtc	.+30     	; 0xe18 <__addsf3x+0x7c>
     dfa:	1f 16       	cp	r1, r31
     dfc:	ba 0b       	sbc	r27, r26
     dfe:	62 0b       	sbc	r22, r18
     e00:	73 0b       	sbc	r23, r19
     e02:	84 0b       	sbc	r24, r20
     e04:	ba f0       	brmi	.+46     	; 0xe34 <__addsf3x+0x98>
     e06:	91 50       	subi	r25, 0x01	; 1
     e08:	a1 f0       	breq	.+40     	; 0xe32 <__addsf3x+0x96>
     e0a:	ff 0f       	add	r31, r31
     e0c:	bb 1f       	adc	r27, r27
     e0e:	66 1f       	adc	r22, r22
     e10:	77 1f       	adc	r23, r23
     e12:	88 1f       	adc	r24, r24
     e14:	c2 f7       	brpl	.-16     	; 0xe06 <__addsf3x+0x6a>
     e16:	0e c0       	rjmp	.+28     	; 0xe34 <__addsf3x+0x98>
     e18:	ba 0f       	add	r27, r26
     e1a:	62 1f       	adc	r22, r18
     e1c:	73 1f       	adc	r23, r19
     e1e:	84 1f       	adc	r24, r20
     e20:	48 f4       	brcc	.+18     	; 0xe34 <__addsf3x+0x98>
     e22:	87 95       	ror	r24
     e24:	77 95       	ror	r23
     e26:	67 95       	ror	r22
     e28:	b7 95       	ror	r27
     e2a:	f7 95       	ror	r31
     e2c:	9e 3f       	cpi	r25, 0xFE	; 254
     e2e:	08 f0       	brcs	.+2      	; 0xe32 <__addsf3x+0x96>
     e30:	b3 cf       	rjmp	.-154    	; 0xd98 <__addsf3+0x1e>
     e32:	93 95       	inc	r25
     e34:	88 0f       	add	r24, r24
     e36:	08 f0       	brcs	.+2      	; 0xe3a <__addsf3x+0x9e>
     e38:	99 27       	eor	r25, r25
     e3a:	ee 0f       	add	r30, r30
     e3c:	97 95       	ror	r25
     e3e:	87 95       	ror	r24
     e40:	08 95       	ret

00000e42 <__cmpsf2>:
     e42:	d9 d0       	rcall	.+434    	; 0xff6 <__fp_cmp>
     e44:	08 f4       	brcc	.+2      	; 0xe48 <__cmpsf2+0x6>
     e46:	81 e0       	ldi	r24, 0x01	; 1
     e48:	08 95       	ret

00000e4a <__divsf3>:
     e4a:	0c d0       	rcall	.+24     	; 0xe64 <__divsf3x>
     e4c:	0f c1       	rjmp	.+542    	; 0x106c <__fp_round>
     e4e:	07 d1       	rcall	.+526    	; 0x105e <__fp_pscB>
     e50:	40 f0       	brcs	.+16     	; 0xe62 <__divsf3+0x18>
     e52:	fe d0       	rcall	.+508    	; 0x1050 <__fp_pscA>
     e54:	30 f0       	brcs	.+12     	; 0xe62 <__divsf3+0x18>
     e56:	21 f4       	brne	.+8      	; 0xe60 <__divsf3+0x16>
     e58:	5f 3f       	cpi	r21, 0xFF	; 255
     e5a:	19 f0       	breq	.+6      	; 0xe62 <__divsf3+0x18>
     e5c:	f0 c0       	rjmp	.+480    	; 0x103e <__fp_inf>
     e5e:	51 11       	cpse	r21, r1
     e60:	39 c1       	rjmp	.+626    	; 0x10d4 <__fp_szero>
     e62:	f3 c0       	rjmp	.+486    	; 0x104a <__fp_nan>

00000e64 <__divsf3x>:
     e64:	14 d1       	rcall	.+552    	; 0x108e <__fp_split3>
     e66:	98 f3       	brcs	.-26     	; 0xe4e <__divsf3+0x4>

00000e68 <__divsf3_pse>:
     e68:	99 23       	and	r25, r25
     e6a:	c9 f3       	breq	.-14     	; 0xe5e <__divsf3+0x14>
     e6c:	55 23       	and	r21, r21
     e6e:	b1 f3       	breq	.-20     	; 0xe5c <__divsf3+0x12>
     e70:	95 1b       	sub	r25, r21
     e72:	55 0b       	sbc	r21, r21
     e74:	bb 27       	eor	r27, r27
     e76:	aa 27       	eor	r26, r26
     e78:	62 17       	cp	r22, r18
     e7a:	73 07       	cpc	r23, r19
     e7c:	84 07       	cpc	r24, r20
     e7e:	38 f0       	brcs	.+14     	; 0xe8e <__divsf3_pse+0x26>
     e80:	9f 5f       	subi	r25, 0xFF	; 255
     e82:	5f 4f       	sbci	r21, 0xFF	; 255
     e84:	22 0f       	add	r18, r18
     e86:	33 1f       	adc	r19, r19
     e88:	44 1f       	adc	r20, r20
     e8a:	aa 1f       	adc	r26, r26
     e8c:	a9 f3       	breq	.-22     	; 0xe78 <__divsf3_pse+0x10>
     e8e:	33 d0       	rcall	.+102    	; 0xef6 <__divsf3_pse+0x8e>
     e90:	0e 2e       	mov	r0, r30
     e92:	3a f0       	brmi	.+14     	; 0xea2 <__divsf3_pse+0x3a>
     e94:	e0 e8       	ldi	r30, 0x80	; 128
     e96:	30 d0       	rcall	.+96     	; 0xef8 <__divsf3_pse+0x90>
     e98:	91 50       	subi	r25, 0x01	; 1
     e9a:	50 40       	sbci	r21, 0x00	; 0
     e9c:	e6 95       	lsr	r30
     e9e:	00 1c       	adc	r0, r0
     ea0:	ca f7       	brpl	.-14     	; 0xe94 <__divsf3_pse+0x2c>
     ea2:	29 d0       	rcall	.+82     	; 0xef6 <__divsf3_pse+0x8e>
     ea4:	fe 2f       	mov	r31, r30
     ea6:	27 d0       	rcall	.+78     	; 0xef6 <__divsf3_pse+0x8e>
     ea8:	66 0f       	add	r22, r22
     eaa:	77 1f       	adc	r23, r23
     eac:	88 1f       	adc	r24, r24
     eae:	bb 1f       	adc	r27, r27
     eb0:	26 17       	cp	r18, r22
     eb2:	37 07       	cpc	r19, r23
     eb4:	48 07       	cpc	r20, r24
     eb6:	ab 07       	cpc	r26, r27
     eb8:	b0 e8       	ldi	r27, 0x80	; 128
     eba:	09 f0       	breq	.+2      	; 0xebe <__divsf3_pse+0x56>
     ebc:	bb 0b       	sbc	r27, r27
     ebe:	80 2d       	mov	r24, r0
     ec0:	bf 01       	movw	r22, r30
     ec2:	ff 27       	eor	r31, r31
     ec4:	93 58       	subi	r25, 0x83	; 131
     ec6:	5f 4f       	sbci	r21, 0xFF	; 255
     ec8:	2a f0       	brmi	.+10     	; 0xed4 <__divsf3_pse+0x6c>
     eca:	9e 3f       	cpi	r25, 0xFE	; 254
     ecc:	51 05       	cpc	r21, r1
     ece:	68 f0       	brcs	.+26     	; 0xeea <__divsf3_pse+0x82>
     ed0:	b6 c0       	rjmp	.+364    	; 0x103e <__fp_inf>
     ed2:	00 c1       	rjmp	.+512    	; 0x10d4 <__fp_szero>
     ed4:	5f 3f       	cpi	r21, 0xFF	; 255
     ed6:	ec f3       	brlt	.-6      	; 0xed2 <__divsf3_pse+0x6a>
     ed8:	98 3e       	cpi	r25, 0xE8	; 232
     eda:	dc f3       	brlt	.-10     	; 0xed2 <__divsf3_pse+0x6a>
     edc:	86 95       	lsr	r24
     ede:	77 95       	ror	r23
     ee0:	67 95       	ror	r22
     ee2:	b7 95       	ror	r27
     ee4:	f7 95       	ror	r31
     ee6:	9f 5f       	subi	r25, 0xFF	; 255
     ee8:	c9 f7       	brne	.-14     	; 0xedc <__divsf3_pse+0x74>
     eea:	88 0f       	add	r24, r24
     eec:	91 1d       	adc	r25, r1
     eee:	96 95       	lsr	r25
     ef0:	87 95       	ror	r24
     ef2:	97 f9       	bld	r25, 7
     ef4:	08 95       	ret
     ef6:	e1 e0       	ldi	r30, 0x01	; 1
     ef8:	66 0f       	add	r22, r22
     efa:	77 1f       	adc	r23, r23
     efc:	88 1f       	adc	r24, r24
     efe:	bb 1f       	adc	r27, r27
     f00:	62 17       	cp	r22, r18
     f02:	73 07       	cpc	r23, r19
     f04:	84 07       	cpc	r24, r20
     f06:	ba 07       	cpc	r27, r26
     f08:	20 f0       	brcs	.+8      	; 0xf12 <__divsf3_pse+0xaa>
     f0a:	62 1b       	sub	r22, r18
     f0c:	73 0b       	sbc	r23, r19
     f0e:	84 0b       	sbc	r24, r20
     f10:	ba 0b       	sbc	r27, r26
     f12:	ee 1f       	adc	r30, r30
     f14:	88 f7       	brcc	.-30     	; 0xef8 <__divsf3_pse+0x90>
     f16:	e0 95       	com	r30
     f18:	08 95       	ret

00000f1a <__fixsfsi>:
     f1a:	04 d0       	rcall	.+8      	; 0xf24 <__fixunssfsi>
     f1c:	68 94       	set
     f1e:	b1 11       	cpse	r27, r1
     f20:	d9 c0       	rjmp	.+434    	; 0x10d4 <__fp_szero>
     f22:	08 95       	ret

00000f24 <__fixunssfsi>:
     f24:	bc d0       	rcall	.+376    	; 0x109e <__fp_splitA>
     f26:	88 f0       	brcs	.+34     	; 0xf4a <__fixunssfsi+0x26>
     f28:	9f 57       	subi	r25, 0x7F	; 127
     f2a:	90 f0       	brcs	.+36     	; 0xf50 <__fixunssfsi+0x2c>
     f2c:	b9 2f       	mov	r27, r25
     f2e:	99 27       	eor	r25, r25
     f30:	b7 51       	subi	r27, 0x17	; 23
     f32:	a0 f0       	brcs	.+40     	; 0xf5c <__fixunssfsi+0x38>
     f34:	d1 f0       	breq	.+52     	; 0xf6a <__fixunssfsi+0x46>
     f36:	66 0f       	add	r22, r22
     f38:	77 1f       	adc	r23, r23
     f3a:	88 1f       	adc	r24, r24
     f3c:	99 1f       	adc	r25, r25
     f3e:	1a f0       	brmi	.+6      	; 0xf46 <__fixunssfsi+0x22>
     f40:	ba 95       	dec	r27
     f42:	c9 f7       	brne	.-14     	; 0xf36 <__fixunssfsi+0x12>
     f44:	12 c0       	rjmp	.+36     	; 0xf6a <__fixunssfsi+0x46>
     f46:	b1 30       	cpi	r27, 0x01	; 1
     f48:	81 f0       	breq	.+32     	; 0xf6a <__fixunssfsi+0x46>
     f4a:	c3 d0       	rcall	.+390    	; 0x10d2 <__fp_zero>
     f4c:	b1 e0       	ldi	r27, 0x01	; 1
     f4e:	08 95       	ret
     f50:	c0 c0       	rjmp	.+384    	; 0x10d2 <__fp_zero>
     f52:	67 2f       	mov	r22, r23
     f54:	78 2f       	mov	r23, r24
     f56:	88 27       	eor	r24, r24
     f58:	b8 5f       	subi	r27, 0xF8	; 248
     f5a:	39 f0       	breq	.+14     	; 0xf6a <__fixunssfsi+0x46>
     f5c:	b9 3f       	cpi	r27, 0xF9	; 249
     f5e:	cc f3       	brlt	.-14     	; 0xf52 <__fixunssfsi+0x2e>
     f60:	86 95       	lsr	r24
     f62:	77 95       	ror	r23
     f64:	67 95       	ror	r22
     f66:	b3 95       	inc	r27
     f68:	d9 f7       	brne	.-10     	; 0xf60 <__fixunssfsi+0x3c>
     f6a:	3e f4       	brtc	.+14     	; 0xf7a <__fixunssfsi+0x56>
     f6c:	90 95       	com	r25
     f6e:	80 95       	com	r24
     f70:	70 95       	com	r23
     f72:	61 95       	neg	r22
     f74:	7f 4f       	sbci	r23, 0xFF	; 255
     f76:	8f 4f       	sbci	r24, 0xFF	; 255
     f78:	9f 4f       	sbci	r25, 0xFF	; 255
     f7a:	08 95       	ret

00000f7c <__floatunsisf>:
     f7c:	e8 94       	clt
     f7e:	09 c0       	rjmp	.+18     	; 0xf92 <__floatsisf+0x12>

00000f80 <__floatsisf>:
     f80:	97 fb       	bst	r25, 7
     f82:	3e f4       	brtc	.+14     	; 0xf92 <__floatsisf+0x12>
     f84:	90 95       	com	r25
     f86:	80 95       	com	r24
     f88:	70 95       	com	r23
     f8a:	61 95       	neg	r22
     f8c:	7f 4f       	sbci	r23, 0xFF	; 255
     f8e:	8f 4f       	sbci	r24, 0xFF	; 255
     f90:	9f 4f       	sbci	r25, 0xFF	; 255
     f92:	99 23       	and	r25, r25
     f94:	a9 f0       	breq	.+42     	; 0xfc0 <__floatsisf+0x40>
     f96:	f9 2f       	mov	r31, r25
     f98:	96 e9       	ldi	r25, 0x96	; 150
     f9a:	bb 27       	eor	r27, r27
     f9c:	93 95       	inc	r25
     f9e:	f6 95       	lsr	r31
     fa0:	87 95       	ror	r24
     fa2:	77 95       	ror	r23
     fa4:	67 95       	ror	r22
     fa6:	b7 95       	ror	r27
     fa8:	f1 11       	cpse	r31, r1
     faa:	f8 cf       	rjmp	.-16     	; 0xf9c <__floatsisf+0x1c>
     fac:	fa f4       	brpl	.+62     	; 0xfec <__floatsisf+0x6c>
     fae:	bb 0f       	add	r27, r27
     fb0:	11 f4       	brne	.+4      	; 0xfb6 <__floatsisf+0x36>
     fb2:	60 ff       	sbrs	r22, 0
     fb4:	1b c0       	rjmp	.+54     	; 0xfec <__floatsisf+0x6c>
     fb6:	6f 5f       	subi	r22, 0xFF	; 255
     fb8:	7f 4f       	sbci	r23, 0xFF	; 255
     fba:	8f 4f       	sbci	r24, 0xFF	; 255
     fbc:	9f 4f       	sbci	r25, 0xFF	; 255
     fbe:	16 c0       	rjmp	.+44     	; 0xfec <__floatsisf+0x6c>
     fc0:	88 23       	and	r24, r24
     fc2:	11 f0       	breq	.+4      	; 0xfc8 <__floatsisf+0x48>
     fc4:	96 e9       	ldi	r25, 0x96	; 150
     fc6:	11 c0       	rjmp	.+34     	; 0xfea <__floatsisf+0x6a>
     fc8:	77 23       	and	r23, r23
     fca:	21 f0       	breq	.+8      	; 0xfd4 <__floatsisf+0x54>
     fcc:	9e e8       	ldi	r25, 0x8E	; 142
     fce:	87 2f       	mov	r24, r23
     fd0:	76 2f       	mov	r23, r22
     fd2:	05 c0       	rjmp	.+10     	; 0xfde <__floatsisf+0x5e>
     fd4:	66 23       	and	r22, r22
     fd6:	71 f0       	breq	.+28     	; 0xff4 <__floatsisf+0x74>
     fd8:	96 e8       	ldi	r25, 0x86	; 134
     fda:	86 2f       	mov	r24, r22
     fdc:	70 e0       	ldi	r23, 0x00	; 0
     fde:	60 e0       	ldi	r22, 0x00	; 0
     fe0:	2a f0       	brmi	.+10     	; 0xfec <__floatsisf+0x6c>
     fe2:	9a 95       	dec	r25
     fe4:	66 0f       	add	r22, r22
     fe6:	77 1f       	adc	r23, r23
     fe8:	88 1f       	adc	r24, r24
     fea:	da f7       	brpl	.-10     	; 0xfe2 <__floatsisf+0x62>
     fec:	88 0f       	add	r24, r24
     fee:	96 95       	lsr	r25
     ff0:	87 95       	ror	r24
     ff2:	97 f9       	bld	r25, 7
     ff4:	08 95       	ret

00000ff6 <__fp_cmp>:
     ff6:	99 0f       	add	r25, r25
     ff8:	00 08       	sbc	r0, r0
     ffa:	55 0f       	add	r21, r21
     ffc:	aa 0b       	sbc	r26, r26
     ffe:	e0 e8       	ldi	r30, 0x80	; 128
    1000:	fe ef       	ldi	r31, 0xFE	; 254
    1002:	16 16       	cp	r1, r22
    1004:	17 06       	cpc	r1, r23
    1006:	e8 07       	cpc	r30, r24
    1008:	f9 07       	cpc	r31, r25
    100a:	c0 f0       	brcs	.+48     	; 0x103c <__fp_cmp+0x46>
    100c:	12 16       	cp	r1, r18
    100e:	13 06       	cpc	r1, r19
    1010:	e4 07       	cpc	r30, r20
    1012:	f5 07       	cpc	r31, r21
    1014:	98 f0       	brcs	.+38     	; 0x103c <__fp_cmp+0x46>
    1016:	62 1b       	sub	r22, r18
    1018:	73 0b       	sbc	r23, r19
    101a:	84 0b       	sbc	r24, r20
    101c:	95 0b       	sbc	r25, r21
    101e:	39 f4       	brne	.+14     	; 0x102e <__fp_cmp+0x38>
    1020:	0a 26       	eor	r0, r26
    1022:	61 f0       	breq	.+24     	; 0x103c <__fp_cmp+0x46>
    1024:	23 2b       	or	r18, r19
    1026:	24 2b       	or	r18, r20
    1028:	25 2b       	or	r18, r21
    102a:	21 f4       	brne	.+8      	; 0x1034 <__fp_cmp+0x3e>
    102c:	08 95       	ret
    102e:	0a 26       	eor	r0, r26
    1030:	09 f4       	brne	.+2      	; 0x1034 <__fp_cmp+0x3e>
    1032:	a1 40       	sbci	r26, 0x01	; 1
    1034:	a6 95       	lsr	r26
    1036:	8f ef       	ldi	r24, 0xFF	; 255
    1038:	81 1d       	adc	r24, r1
    103a:	81 1d       	adc	r24, r1
    103c:	08 95       	ret

0000103e <__fp_inf>:
    103e:	97 f9       	bld	r25, 7
    1040:	9f 67       	ori	r25, 0x7F	; 127
    1042:	80 e8       	ldi	r24, 0x80	; 128
    1044:	70 e0       	ldi	r23, 0x00	; 0
    1046:	60 e0       	ldi	r22, 0x00	; 0
    1048:	08 95       	ret

0000104a <__fp_nan>:
    104a:	9f ef       	ldi	r25, 0xFF	; 255
    104c:	80 ec       	ldi	r24, 0xC0	; 192
    104e:	08 95       	ret

00001050 <__fp_pscA>:
    1050:	00 24       	eor	r0, r0
    1052:	0a 94       	dec	r0
    1054:	16 16       	cp	r1, r22
    1056:	17 06       	cpc	r1, r23
    1058:	18 06       	cpc	r1, r24
    105a:	09 06       	cpc	r0, r25
    105c:	08 95       	ret

0000105e <__fp_pscB>:
    105e:	00 24       	eor	r0, r0
    1060:	0a 94       	dec	r0
    1062:	12 16       	cp	r1, r18
    1064:	13 06       	cpc	r1, r19
    1066:	14 06       	cpc	r1, r20
    1068:	05 06       	cpc	r0, r21
    106a:	08 95       	ret

0000106c <__fp_round>:
    106c:	09 2e       	mov	r0, r25
    106e:	03 94       	inc	r0
    1070:	00 0c       	add	r0, r0
    1072:	11 f4       	brne	.+4      	; 0x1078 <__fp_round+0xc>
    1074:	88 23       	and	r24, r24
    1076:	52 f0       	brmi	.+20     	; 0x108c <__fp_round+0x20>
    1078:	bb 0f       	add	r27, r27
    107a:	40 f4       	brcc	.+16     	; 0x108c <__fp_round+0x20>
    107c:	bf 2b       	or	r27, r31
    107e:	11 f4       	brne	.+4      	; 0x1084 <__fp_round+0x18>
    1080:	60 ff       	sbrs	r22, 0
    1082:	04 c0       	rjmp	.+8      	; 0x108c <__fp_round+0x20>
    1084:	6f 5f       	subi	r22, 0xFF	; 255
    1086:	7f 4f       	sbci	r23, 0xFF	; 255
    1088:	8f 4f       	sbci	r24, 0xFF	; 255
    108a:	9f 4f       	sbci	r25, 0xFF	; 255
    108c:	08 95       	ret

0000108e <__fp_split3>:
    108e:	57 fd       	sbrc	r21, 7
    1090:	90 58       	subi	r25, 0x80	; 128
    1092:	44 0f       	add	r20, r20
    1094:	55 1f       	adc	r21, r21
    1096:	59 f0       	breq	.+22     	; 0x10ae <__fp_splitA+0x10>
    1098:	5f 3f       	cpi	r21, 0xFF	; 255
    109a:	71 f0       	breq	.+28     	; 0x10b8 <__fp_splitA+0x1a>
    109c:	47 95       	ror	r20

0000109e <__fp_splitA>:
    109e:	88 0f       	add	r24, r24
    10a0:	97 fb       	bst	r25, 7
    10a2:	99 1f       	adc	r25, r25
    10a4:	61 f0       	breq	.+24     	; 0x10be <__fp_splitA+0x20>
    10a6:	9f 3f       	cpi	r25, 0xFF	; 255
    10a8:	79 f0       	breq	.+30     	; 0x10c8 <__fp_splitA+0x2a>
    10aa:	87 95       	ror	r24
    10ac:	08 95       	ret
    10ae:	12 16       	cp	r1, r18
    10b0:	13 06       	cpc	r1, r19
    10b2:	14 06       	cpc	r1, r20
    10b4:	55 1f       	adc	r21, r21
    10b6:	f2 cf       	rjmp	.-28     	; 0x109c <__fp_split3+0xe>
    10b8:	46 95       	lsr	r20
    10ba:	f1 df       	rcall	.-30     	; 0x109e <__fp_splitA>
    10bc:	08 c0       	rjmp	.+16     	; 0x10ce <__fp_splitA+0x30>
    10be:	16 16       	cp	r1, r22
    10c0:	17 06       	cpc	r1, r23
    10c2:	18 06       	cpc	r1, r24
    10c4:	99 1f       	adc	r25, r25
    10c6:	f1 cf       	rjmp	.-30     	; 0x10aa <__fp_splitA+0xc>
    10c8:	86 95       	lsr	r24
    10ca:	71 05       	cpc	r23, r1
    10cc:	61 05       	cpc	r22, r1
    10ce:	08 94       	sec
    10d0:	08 95       	ret

000010d2 <__fp_zero>:
    10d2:	e8 94       	clt

000010d4 <__fp_szero>:
    10d4:	bb 27       	eor	r27, r27
    10d6:	66 27       	eor	r22, r22
    10d8:	77 27       	eor	r23, r23
    10da:	cb 01       	movw	r24, r22
    10dc:	97 f9       	bld	r25, 7
    10de:	08 95       	ret

000010e0 <__gesf2>:
    10e0:	8a df       	rcall	.-236    	; 0xff6 <__fp_cmp>
    10e2:	08 f4       	brcc	.+2      	; 0x10e6 <__gesf2+0x6>
    10e4:	8f ef       	ldi	r24, 0xFF	; 255
    10e6:	08 95       	ret

000010e8 <__mulsf3>:
    10e8:	0b d0       	rcall	.+22     	; 0x1100 <__mulsf3x>
    10ea:	c0 cf       	rjmp	.-128    	; 0x106c <__fp_round>
    10ec:	b1 df       	rcall	.-158    	; 0x1050 <__fp_pscA>
    10ee:	28 f0       	brcs	.+10     	; 0x10fa <__mulsf3+0x12>
    10f0:	b6 df       	rcall	.-148    	; 0x105e <__fp_pscB>
    10f2:	18 f0       	brcs	.+6      	; 0x10fa <__mulsf3+0x12>
    10f4:	95 23       	and	r25, r21
    10f6:	09 f0       	breq	.+2      	; 0x10fa <__mulsf3+0x12>
    10f8:	a2 cf       	rjmp	.-188    	; 0x103e <__fp_inf>
    10fa:	a7 cf       	rjmp	.-178    	; 0x104a <__fp_nan>
    10fc:	11 24       	eor	r1, r1
    10fe:	ea cf       	rjmp	.-44     	; 0x10d4 <__fp_szero>

00001100 <__mulsf3x>:
    1100:	c6 df       	rcall	.-116    	; 0x108e <__fp_split3>
    1102:	a0 f3       	brcs	.-24     	; 0x10ec <__mulsf3+0x4>

00001104 <__mulsf3_pse>:
    1104:	95 9f       	mul	r25, r21
    1106:	d1 f3       	breq	.-12     	; 0x10fc <__mulsf3+0x14>
    1108:	95 0f       	add	r25, r21
    110a:	50 e0       	ldi	r21, 0x00	; 0
    110c:	55 1f       	adc	r21, r21
    110e:	62 9f       	mul	r22, r18
    1110:	f0 01       	movw	r30, r0
    1112:	72 9f       	mul	r23, r18
    1114:	bb 27       	eor	r27, r27
    1116:	f0 0d       	add	r31, r0
    1118:	b1 1d       	adc	r27, r1
    111a:	63 9f       	mul	r22, r19
    111c:	aa 27       	eor	r26, r26
    111e:	f0 0d       	add	r31, r0
    1120:	b1 1d       	adc	r27, r1
    1122:	aa 1f       	adc	r26, r26
    1124:	64 9f       	mul	r22, r20
    1126:	66 27       	eor	r22, r22
    1128:	b0 0d       	add	r27, r0
    112a:	a1 1d       	adc	r26, r1
    112c:	66 1f       	adc	r22, r22
    112e:	82 9f       	mul	r24, r18
    1130:	22 27       	eor	r18, r18
    1132:	b0 0d       	add	r27, r0
    1134:	a1 1d       	adc	r26, r1
    1136:	62 1f       	adc	r22, r18
    1138:	73 9f       	mul	r23, r19
    113a:	b0 0d       	add	r27, r0
    113c:	a1 1d       	adc	r26, r1
    113e:	62 1f       	adc	r22, r18
    1140:	83 9f       	mul	r24, r19
    1142:	a0 0d       	add	r26, r0
    1144:	61 1d       	adc	r22, r1
    1146:	22 1f       	adc	r18, r18
    1148:	74 9f       	mul	r23, r20
    114a:	33 27       	eor	r19, r19
    114c:	a0 0d       	add	r26, r0
    114e:	61 1d       	adc	r22, r1
    1150:	23 1f       	adc	r18, r19
    1152:	84 9f       	mul	r24, r20
    1154:	60 0d       	add	r22, r0
    1156:	21 1d       	adc	r18, r1
    1158:	82 2f       	mov	r24, r18
    115a:	76 2f       	mov	r23, r22
    115c:	6a 2f       	mov	r22, r26
    115e:	11 24       	eor	r1, r1
    1160:	9f 57       	subi	r25, 0x7F	; 127
    1162:	50 40       	sbci	r21, 0x00	; 0
    1164:	8a f0       	brmi	.+34     	; 0x1188 <__mulsf3_pse+0x84>
    1166:	e1 f0       	breq	.+56     	; 0x11a0 <__mulsf3_pse+0x9c>
    1168:	88 23       	and	r24, r24
    116a:	4a f0       	brmi	.+18     	; 0x117e <__mulsf3_pse+0x7a>
    116c:	ee 0f       	add	r30, r30
    116e:	ff 1f       	adc	r31, r31
    1170:	bb 1f       	adc	r27, r27
    1172:	66 1f       	adc	r22, r22
    1174:	77 1f       	adc	r23, r23
    1176:	88 1f       	adc	r24, r24
    1178:	91 50       	subi	r25, 0x01	; 1
    117a:	50 40       	sbci	r21, 0x00	; 0
    117c:	a9 f7       	brne	.-22     	; 0x1168 <__mulsf3_pse+0x64>
    117e:	9e 3f       	cpi	r25, 0xFE	; 254
    1180:	51 05       	cpc	r21, r1
    1182:	70 f0       	brcs	.+28     	; 0x11a0 <__mulsf3_pse+0x9c>
    1184:	5c cf       	rjmp	.-328    	; 0x103e <__fp_inf>
    1186:	a6 cf       	rjmp	.-180    	; 0x10d4 <__fp_szero>
    1188:	5f 3f       	cpi	r21, 0xFF	; 255
    118a:	ec f3       	brlt	.-6      	; 0x1186 <__mulsf3_pse+0x82>
    118c:	98 3e       	cpi	r25, 0xE8	; 232
    118e:	dc f3       	brlt	.-10     	; 0x1186 <__mulsf3_pse+0x82>
    1190:	86 95       	lsr	r24
    1192:	77 95       	ror	r23
    1194:	67 95       	ror	r22
    1196:	b7 95       	ror	r27
    1198:	f7 95       	ror	r31
    119a:	e7 95       	ror	r30
    119c:	9f 5f       	subi	r25, 0xFF	; 255
    119e:	c1 f7       	brne	.-16     	; 0x1190 <__mulsf3_pse+0x8c>
    11a0:	fe 2b       	or	r31, r30
    11a2:	88 0f       	add	r24, r24
    11a4:	91 1d       	adc	r25, r1
    11a6:	96 95       	lsr	r25
    11a8:	87 95       	ror	r24
    11aa:	97 f9       	bld	r25, 7
    11ac:	08 95       	ret

000011ae <__tablejump2__>:
    11ae:	ee 0f       	add	r30, r30
    11b0:	ff 1f       	adc	r31, r31
    11b2:	88 1f       	adc	r24, r24
    11b4:	8b bf       	out	0x3b, r24	; 59
    11b6:	07 90       	elpm	r0, Z+
    11b8:	f6 91       	elpm	r31, Z
    11ba:	e0 2d       	mov	r30, r0
    11bc:	19 94       	eijmp

000011be <__umulhisi3>:
    11be:	a2 9f       	mul	r26, r18
    11c0:	b0 01       	movw	r22, r0
    11c2:	b3 9f       	mul	r27, r19
    11c4:	c0 01       	movw	r24, r0
    11c6:	a3 9f       	mul	r26, r19
    11c8:	70 0d       	add	r23, r0
    11ca:	81 1d       	adc	r24, r1
    11cc:	11 24       	eor	r1, r1
    11ce:	91 1d       	adc	r25, r1
    11d0:	b2 9f       	mul	r27, r18
    11d2:	70 0d       	add	r23, r0
    11d4:	81 1d       	adc	r24, r1
    11d6:	11 24       	eor	r1, r1
    11d8:	91 1d       	adc	r25, r1
    11da:	08 95       	ret

000011dc <fdevopen>:
    11dc:	0f 93       	push	r16
    11de:	1f 93       	push	r17
    11e0:	cf 93       	push	r28
    11e2:	df 93       	push	r29
    11e4:	00 97       	sbiw	r24, 0x00	; 0
    11e6:	31 f4       	brne	.+12     	; 0x11f4 <fdevopen+0x18>
    11e8:	61 15       	cp	r22, r1
    11ea:	71 05       	cpc	r23, r1
    11ec:	19 f4       	brne	.+6      	; 0x11f4 <fdevopen+0x18>
    11ee:	80 e0       	ldi	r24, 0x00	; 0
    11f0:	90 e0       	ldi	r25, 0x00	; 0
    11f2:	39 c0       	rjmp	.+114    	; 0x1266 <fdevopen+0x8a>
    11f4:	8b 01       	movw	r16, r22
    11f6:	ec 01       	movw	r28, r24
    11f8:	6e e0       	ldi	r22, 0x0E	; 14
    11fa:	70 e0       	ldi	r23, 0x00	; 0
    11fc:	81 e0       	ldi	r24, 0x01	; 1
    11fe:	90 e0       	ldi	r25, 0x00	; 0
    1200:	37 d0       	rcall	.+110    	; 0x1270 <calloc>
    1202:	fc 01       	movw	r30, r24
    1204:	89 2b       	or	r24, r25
    1206:	99 f3       	breq	.-26     	; 0x11ee <fdevopen+0x12>
    1208:	80 e8       	ldi	r24, 0x80	; 128
    120a:	83 83       	std	Z+3, r24	; 0x03
    120c:	01 15       	cp	r16, r1
    120e:	11 05       	cpc	r17, r1
    1210:	71 f0       	breq	.+28     	; 0x122e <fdevopen+0x52>
    1212:	13 87       	std	Z+11, r17	; 0x0b
    1214:	02 87       	std	Z+10, r16	; 0x0a
    1216:	81 e8       	ldi	r24, 0x81	; 129
    1218:	83 83       	std	Z+3, r24	; 0x03
    121a:	80 91 36 02 	lds	r24, 0x0236	; 0x800236 <__iob>
    121e:	90 91 37 02 	lds	r25, 0x0237	; 0x800237 <__iob+0x1>
    1222:	89 2b       	or	r24, r25
    1224:	21 f4       	brne	.+8      	; 0x122e <fdevopen+0x52>
    1226:	f0 93 37 02 	sts	0x0237, r31	; 0x800237 <__iob+0x1>
    122a:	e0 93 36 02 	sts	0x0236, r30	; 0x800236 <__iob>
    122e:	20 97       	sbiw	r28, 0x00	; 0
    1230:	c9 f0       	breq	.+50     	; 0x1264 <fdevopen+0x88>
    1232:	d1 87       	std	Z+9, r29	; 0x09
    1234:	c0 87       	std	Z+8, r28	; 0x08
    1236:	83 81       	ldd	r24, Z+3	; 0x03
    1238:	82 60       	ori	r24, 0x02	; 2
    123a:	83 83       	std	Z+3, r24	; 0x03
    123c:	80 91 38 02 	lds	r24, 0x0238	; 0x800238 <__iob+0x2>
    1240:	90 91 39 02 	lds	r25, 0x0239	; 0x800239 <__iob+0x3>
    1244:	89 2b       	or	r24, r25
    1246:	71 f4       	brne	.+28     	; 0x1264 <fdevopen+0x88>
    1248:	f0 93 39 02 	sts	0x0239, r31	; 0x800239 <__iob+0x3>
    124c:	e0 93 38 02 	sts	0x0238, r30	; 0x800238 <__iob+0x2>
    1250:	80 91 3a 02 	lds	r24, 0x023A	; 0x80023a <__iob+0x4>
    1254:	90 91 3b 02 	lds	r25, 0x023B	; 0x80023b <__iob+0x5>
    1258:	89 2b       	or	r24, r25
    125a:	21 f4       	brne	.+8      	; 0x1264 <fdevopen+0x88>
    125c:	f0 93 3b 02 	sts	0x023B, r31	; 0x80023b <__iob+0x5>
    1260:	e0 93 3a 02 	sts	0x023A, r30	; 0x80023a <__iob+0x4>
    1264:	cf 01       	movw	r24, r30
    1266:	df 91       	pop	r29
    1268:	cf 91       	pop	r28
    126a:	1f 91       	pop	r17
    126c:	0f 91       	pop	r16
    126e:	08 95       	ret

00001270 <calloc>:
    1270:	0f 93       	push	r16
    1272:	1f 93       	push	r17
    1274:	cf 93       	push	r28
    1276:	df 93       	push	r29
    1278:	86 9f       	mul	r24, r22
    127a:	80 01       	movw	r16, r0
    127c:	87 9f       	mul	r24, r23
    127e:	10 0d       	add	r17, r0
    1280:	96 9f       	mul	r25, r22
    1282:	10 0d       	add	r17, r0
    1284:	11 24       	eor	r1, r1
    1286:	c8 01       	movw	r24, r16
    1288:	0d d0       	rcall	.+26     	; 0x12a4 <malloc>
    128a:	ec 01       	movw	r28, r24
    128c:	00 97       	sbiw	r24, 0x00	; 0
    128e:	21 f0       	breq	.+8      	; 0x1298 <calloc+0x28>
    1290:	a8 01       	movw	r20, r16
    1292:	60 e0       	ldi	r22, 0x00	; 0
    1294:	70 e0       	ldi	r23, 0x00	; 0
    1296:	27 d1       	rcall	.+590    	; 0x14e6 <memset>
    1298:	ce 01       	movw	r24, r28
    129a:	df 91       	pop	r29
    129c:	cf 91       	pop	r28
    129e:	1f 91       	pop	r17
    12a0:	0f 91       	pop	r16
    12a2:	08 95       	ret

000012a4 <malloc>:
    12a4:	0f 93       	push	r16
    12a6:	1f 93       	push	r17
    12a8:	cf 93       	push	r28
    12aa:	df 93       	push	r29
    12ac:	82 30       	cpi	r24, 0x02	; 2
    12ae:	91 05       	cpc	r25, r1
    12b0:	10 f4       	brcc	.+4      	; 0x12b6 <malloc+0x12>
    12b2:	82 e0       	ldi	r24, 0x02	; 2
    12b4:	90 e0       	ldi	r25, 0x00	; 0
    12b6:	e0 91 3e 02 	lds	r30, 0x023E	; 0x80023e <__flp>
    12ba:	f0 91 3f 02 	lds	r31, 0x023F	; 0x80023f <__flp+0x1>
    12be:	20 e0       	ldi	r18, 0x00	; 0
    12c0:	30 e0       	ldi	r19, 0x00	; 0
    12c2:	a0 e0       	ldi	r26, 0x00	; 0
    12c4:	b0 e0       	ldi	r27, 0x00	; 0
    12c6:	30 97       	sbiw	r30, 0x00	; 0
    12c8:	19 f1       	breq	.+70     	; 0x1310 <malloc+0x6c>
    12ca:	40 81       	ld	r20, Z
    12cc:	51 81       	ldd	r21, Z+1	; 0x01
    12ce:	02 81       	ldd	r16, Z+2	; 0x02
    12d0:	13 81       	ldd	r17, Z+3	; 0x03
    12d2:	48 17       	cp	r20, r24
    12d4:	59 07       	cpc	r21, r25
    12d6:	c8 f0       	brcs	.+50     	; 0x130a <malloc+0x66>
    12d8:	84 17       	cp	r24, r20
    12da:	95 07       	cpc	r25, r21
    12dc:	69 f4       	brne	.+26     	; 0x12f8 <malloc+0x54>
    12de:	10 97       	sbiw	r26, 0x00	; 0
    12e0:	31 f0       	breq	.+12     	; 0x12ee <malloc+0x4a>
    12e2:	12 96       	adiw	r26, 0x02	; 2
    12e4:	0c 93       	st	X, r16
    12e6:	12 97       	sbiw	r26, 0x02	; 2
    12e8:	13 96       	adiw	r26, 0x03	; 3
    12ea:	1c 93       	st	X, r17
    12ec:	27 c0       	rjmp	.+78     	; 0x133c <malloc+0x98>
    12ee:	00 93 3e 02 	sts	0x023E, r16	; 0x80023e <__flp>
    12f2:	10 93 3f 02 	sts	0x023F, r17	; 0x80023f <__flp+0x1>
    12f6:	22 c0       	rjmp	.+68     	; 0x133c <malloc+0x98>
    12f8:	21 15       	cp	r18, r1
    12fa:	31 05       	cpc	r19, r1
    12fc:	19 f0       	breq	.+6      	; 0x1304 <malloc+0x60>
    12fe:	42 17       	cp	r20, r18
    1300:	53 07       	cpc	r21, r19
    1302:	18 f4       	brcc	.+6      	; 0x130a <malloc+0x66>
    1304:	9a 01       	movw	r18, r20
    1306:	bd 01       	movw	r22, r26
    1308:	ef 01       	movw	r28, r30
    130a:	df 01       	movw	r26, r30
    130c:	f8 01       	movw	r30, r16
    130e:	db cf       	rjmp	.-74     	; 0x12c6 <malloc+0x22>
    1310:	21 15       	cp	r18, r1
    1312:	31 05       	cpc	r19, r1
    1314:	f9 f0       	breq	.+62     	; 0x1354 <malloc+0xb0>
    1316:	28 1b       	sub	r18, r24
    1318:	39 0b       	sbc	r19, r25
    131a:	24 30       	cpi	r18, 0x04	; 4
    131c:	31 05       	cpc	r19, r1
    131e:	80 f4       	brcc	.+32     	; 0x1340 <malloc+0x9c>
    1320:	8a 81       	ldd	r24, Y+2	; 0x02
    1322:	9b 81       	ldd	r25, Y+3	; 0x03
    1324:	61 15       	cp	r22, r1
    1326:	71 05       	cpc	r23, r1
    1328:	21 f0       	breq	.+8      	; 0x1332 <malloc+0x8e>
    132a:	fb 01       	movw	r30, r22
    132c:	93 83       	std	Z+3, r25	; 0x03
    132e:	82 83       	std	Z+2, r24	; 0x02
    1330:	04 c0       	rjmp	.+8      	; 0x133a <malloc+0x96>
    1332:	90 93 3f 02 	sts	0x023F, r25	; 0x80023f <__flp+0x1>
    1336:	80 93 3e 02 	sts	0x023E, r24	; 0x80023e <__flp>
    133a:	fe 01       	movw	r30, r28
    133c:	32 96       	adiw	r30, 0x02	; 2
    133e:	44 c0       	rjmp	.+136    	; 0x13c8 <malloc+0x124>
    1340:	fe 01       	movw	r30, r28
    1342:	e2 0f       	add	r30, r18
    1344:	f3 1f       	adc	r31, r19
    1346:	81 93       	st	Z+, r24
    1348:	91 93       	st	Z+, r25
    134a:	22 50       	subi	r18, 0x02	; 2
    134c:	31 09       	sbc	r19, r1
    134e:	39 83       	std	Y+1, r19	; 0x01
    1350:	28 83       	st	Y, r18
    1352:	3a c0       	rjmp	.+116    	; 0x13c8 <malloc+0x124>
    1354:	20 91 3c 02 	lds	r18, 0x023C	; 0x80023c <__brkval>
    1358:	30 91 3d 02 	lds	r19, 0x023D	; 0x80023d <__brkval+0x1>
    135c:	23 2b       	or	r18, r19
    135e:	41 f4       	brne	.+16     	; 0x1370 <malloc+0xcc>
    1360:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    1364:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    1368:	30 93 3d 02 	sts	0x023D, r19	; 0x80023d <__brkval+0x1>
    136c:	20 93 3c 02 	sts	0x023C, r18	; 0x80023c <__brkval>
    1370:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
    1374:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
    1378:	21 15       	cp	r18, r1
    137a:	31 05       	cpc	r19, r1
    137c:	41 f4       	brne	.+16     	; 0x138e <malloc+0xea>
    137e:	2d b7       	in	r18, 0x3d	; 61
    1380:	3e b7       	in	r19, 0x3e	; 62
    1382:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    1386:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    138a:	24 1b       	sub	r18, r20
    138c:	35 0b       	sbc	r19, r21
    138e:	e0 91 3c 02 	lds	r30, 0x023C	; 0x80023c <__brkval>
    1392:	f0 91 3d 02 	lds	r31, 0x023D	; 0x80023d <__brkval+0x1>
    1396:	e2 17       	cp	r30, r18
    1398:	f3 07       	cpc	r31, r19
    139a:	a0 f4       	brcc	.+40     	; 0x13c4 <malloc+0x120>
    139c:	2e 1b       	sub	r18, r30
    139e:	3f 0b       	sbc	r19, r31
    13a0:	28 17       	cp	r18, r24
    13a2:	39 07       	cpc	r19, r25
    13a4:	78 f0       	brcs	.+30     	; 0x13c4 <malloc+0x120>
    13a6:	ac 01       	movw	r20, r24
    13a8:	4e 5f       	subi	r20, 0xFE	; 254
    13aa:	5f 4f       	sbci	r21, 0xFF	; 255
    13ac:	24 17       	cp	r18, r20
    13ae:	35 07       	cpc	r19, r21
    13b0:	48 f0       	brcs	.+18     	; 0x13c4 <malloc+0x120>
    13b2:	4e 0f       	add	r20, r30
    13b4:	5f 1f       	adc	r21, r31
    13b6:	50 93 3d 02 	sts	0x023D, r21	; 0x80023d <__brkval+0x1>
    13ba:	40 93 3c 02 	sts	0x023C, r20	; 0x80023c <__brkval>
    13be:	81 93       	st	Z+, r24
    13c0:	91 93       	st	Z+, r25
    13c2:	02 c0       	rjmp	.+4      	; 0x13c8 <malloc+0x124>
    13c4:	e0 e0       	ldi	r30, 0x00	; 0
    13c6:	f0 e0       	ldi	r31, 0x00	; 0
    13c8:	cf 01       	movw	r24, r30
    13ca:	df 91       	pop	r29
    13cc:	cf 91       	pop	r28
    13ce:	1f 91       	pop	r17
    13d0:	0f 91       	pop	r16
    13d2:	08 95       	ret

000013d4 <free>:
    13d4:	cf 93       	push	r28
    13d6:	df 93       	push	r29
    13d8:	00 97       	sbiw	r24, 0x00	; 0
    13da:	09 f4       	brne	.+2      	; 0x13de <free+0xa>
    13dc:	81 c0       	rjmp	.+258    	; 0x14e0 <free+0x10c>
    13de:	fc 01       	movw	r30, r24
    13e0:	32 97       	sbiw	r30, 0x02	; 2
    13e2:	13 82       	std	Z+3, r1	; 0x03
    13e4:	12 82       	std	Z+2, r1	; 0x02
    13e6:	a0 91 3e 02 	lds	r26, 0x023E	; 0x80023e <__flp>
    13ea:	b0 91 3f 02 	lds	r27, 0x023F	; 0x80023f <__flp+0x1>
    13ee:	10 97       	sbiw	r26, 0x00	; 0
    13f0:	81 f4       	brne	.+32     	; 0x1412 <free+0x3e>
    13f2:	20 81       	ld	r18, Z
    13f4:	31 81       	ldd	r19, Z+1	; 0x01
    13f6:	82 0f       	add	r24, r18
    13f8:	93 1f       	adc	r25, r19
    13fa:	20 91 3c 02 	lds	r18, 0x023C	; 0x80023c <__brkval>
    13fe:	30 91 3d 02 	lds	r19, 0x023D	; 0x80023d <__brkval+0x1>
    1402:	28 17       	cp	r18, r24
    1404:	39 07       	cpc	r19, r25
    1406:	51 f5       	brne	.+84     	; 0x145c <free+0x88>
    1408:	f0 93 3d 02 	sts	0x023D, r31	; 0x80023d <__brkval+0x1>
    140c:	e0 93 3c 02 	sts	0x023C, r30	; 0x80023c <__brkval>
    1410:	67 c0       	rjmp	.+206    	; 0x14e0 <free+0x10c>
    1412:	ed 01       	movw	r28, r26
    1414:	20 e0       	ldi	r18, 0x00	; 0
    1416:	30 e0       	ldi	r19, 0x00	; 0
    1418:	ce 17       	cp	r28, r30
    141a:	df 07       	cpc	r29, r31
    141c:	40 f4       	brcc	.+16     	; 0x142e <free+0x5a>
    141e:	4a 81       	ldd	r20, Y+2	; 0x02
    1420:	5b 81       	ldd	r21, Y+3	; 0x03
    1422:	9e 01       	movw	r18, r28
    1424:	41 15       	cp	r20, r1
    1426:	51 05       	cpc	r21, r1
    1428:	f1 f0       	breq	.+60     	; 0x1466 <free+0x92>
    142a:	ea 01       	movw	r28, r20
    142c:	f5 cf       	rjmp	.-22     	; 0x1418 <free+0x44>
    142e:	d3 83       	std	Z+3, r29	; 0x03
    1430:	c2 83       	std	Z+2, r28	; 0x02
    1432:	40 81       	ld	r20, Z
    1434:	51 81       	ldd	r21, Z+1	; 0x01
    1436:	84 0f       	add	r24, r20
    1438:	95 1f       	adc	r25, r21
    143a:	c8 17       	cp	r28, r24
    143c:	d9 07       	cpc	r29, r25
    143e:	59 f4       	brne	.+22     	; 0x1456 <free+0x82>
    1440:	88 81       	ld	r24, Y
    1442:	99 81       	ldd	r25, Y+1	; 0x01
    1444:	84 0f       	add	r24, r20
    1446:	95 1f       	adc	r25, r21
    1448:	02 96       	adiw	r24, 0x02	; 2
    144a:	91 83       	std	Z+1, r25	; 0x01
    144c:	80 83       	st	Z, r24
    144e:	8a 81       	ldd	r24, Y+2	; 0x02
    1450:	9b 81       	ldd	r25, Y+3	; 0x03
    1452:	93 83       	std	Z+3, r25	; 0x03
    1454:	82 83       	std	Z+2, r24	; 0x02
    1456:	21 15       	cp	r18, r1
    1458:	31 05       	cpc	r19, r1
    145a:	29 f4       	brne	.+10     	; 0x1466 <free+0x92>
    145c:	f0 93 3f 02 	sts	0x023F, r31	; 0x80023f <__flp+0x1>
    1460:	e0 93 3e 02 	sts	0x023E, r30	; 0x80023e <__flp>
    1464:	3d c0       	rjmp	.+122    	; 0x14e0 <free+0x10c>
    1466:	e9 01       	movw	r28, r18
    1468:	fb 83       	std	Y+3, r31	; 0x03
    146a:	ea 83       	std	Y+2, r30	; 0x02
    146c:	49 91       	ld	r20, Y+
    146e:	59 91       	ld	r21, Y+
    1470:	c4 0f       	add	r28, r20
    1472:	d5 1f       	adc	r29, r21
    1474:	ec 17       	cp	r30, r28
    1476:	fd 07       	cpc	r31, r29
    1478:	61 f4       	brne	.+24     	; 0x1492 <free+0xbe>
    147a:	80 81       	ld	r24, Z
    147c:	91 81       	ldd	r25, Z+1	; 0x01
    147e:	84 0f       	add	r24, r20
    1480:	95 1f       	adc	r25, r21
    1482:	02 96       	adiw	r24, 0x02	; 2
    1484:	e9 01       	movw	r28, r18
    1486:	99 83       	std	Y+1, r25	; 0x01
    1488:	88 83       	st	Y, r24
    148a:	82 81       	ldd	r24, Z+2	; 0x02
    148c:	93 81       	ldd	r25, Z+3	; 0x03
    148e:	9b 83       	std	Y+3, r25	; 0x03
    1490:	8a 83       	std	Y+2, r24	; 0x02
    1492:	e0 e0       	ldi	r30, 0x00	; 0
    1494:	f0 e0       	ldi	r31, 0x00	; 0
    1496:	12 96       	adiw	r26, 0x02	; 2
    1498:	8d 91       	ld	r24, X+
    149a:	9c 91       	ld	r25, X
    149c:	13 97       	sbiw	r26, 0x03	; 3
    149e:	00 97       	sbiw	r24, 0x00	; 0
    14a0:	19 f0       	breq	.+6      	; 0x14a8 <free+0xd4>
    14a2:	fd 01       	movw	r30, r26
    14a4:	dc 01       	movw	r26, r24
    14a6:	f7 cf       	rjmp	.-18     	; 0x1496 <free+0xc2>
    14a8:	8d 91       	ld	r24, X+
    14aa:	9c 91       	ld	r25, X
    14ac:	11 97       	sbiw	r26, 0x01	; 1
    14ae:	9d 01       	movw	r18, r26
    14b0:	2e 5f       	subi	r18, 0xFE	; 254
    14b2:	3f 4f       	sbci	r19, 0xFF	; 255
    14b4:	82 0f       	add	r24, r18
    14b6:	93 1f       	adc	r25, r19
    14b8:	20 91 3c 02 	lds	r18, 0x023C	; 0x80023c <__brkval>
    14bc:	30 91 3d 02 	lds	r19, 0x023D	; 0x80023d <__brkval+0x1>
    14c0:	28 17       	cp	r18, r24
    14c2:	39 07       	cpc	r19, r25
    14c4:	69 f4       	brne	.+26     	; 0x14e0 <free+0x10c>
    14c6:	30 97       	sbiw	r30, 0x00	; 0
    14c8:	29 f4       	brne	.+10     	; 0x14d4 <free+0x100>
    14ca:	10 92 3f 02 	sts	0x023F, r1	; 0x80023f <__flp+0x1>
    14ce:	10 92 3e 02 	sts	0x023E, r1	; 0x80023e <__flp>
    14d2:	02 c0       	rjmp	.+4      	; 0x14d8 <free+0x104>
    14d4:	13 82       	std	Z+3, r1	; 0x03
    14d6:	12 82       	std	Z+2, r1	; 0x02
    14d8:	b0 93 3d 02 	sts	0x023D, r27	; 0x80023d <__brkval+0x1>
    14dc:	a0 93 3c 02 	sts	0x023C, r26	; 0x80023c <__brkval>
    14e0:	df 91       	pop	r29
    14e2:	cf 91       	pop	r28
    14e4:	08 95       	ret

000014e6 <memset>:
    14e6:	dc 01       	movw	r26, r24
    14e8:	01 c0       	rjmp	.+2      	; 0x14ec <memset+0x6>
    14ea:	6d 93       	st	X+, r22
    14ec:	41 50       	subi	r20, 0x01	; 1
    14ee:	50 40       	sbci	r21, 0x00	; 0
    14f0:	e0 f7       	brcc	.-8      	; 0x14ea <memset+0x4>
    14f2:	08 95       	ret

000014f4 <_exit>:
    14f4:	f8 94       	cli

000014f6 <__stop_program>:
    14f6:	ff cf       	rjmp	.-2      	; 0x14f6 <__stop_program>
