/// Auto-generated register definitions for PWR
/// Family: stm32f7
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f7::pwr {

// ============================================================================
// PWR - Power control
// Base Address: 0x40007000
// ============================================================================

/// PWR Register Structure
struct PWR_Registers {

    /// power control register
    /// Offset: 0x0000
    /// Reset value: 0x0000C000
    /// Access: read-write
    volatile uint32_t CR1;

    /// power control/status register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    volatile uint32_t CSR1;

    /// power control register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    volatile uint32_t CR2;

    /// power control/status register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    volatile uint32_t CSR2;
};

static_assert(sizeof(PWR_Registers) >= 16, "PWR_Registers size mismatch");

/// PWR peripheral instance
inline PWR_Registers* PWR() {
    return reinterpret_cast<PWR_Registers*>(0x40007000);
}

}  // namespace alloy::hal::st::stm32f7::pwr
