/home/tvcong/Documents/TKS_Thu7_EDABK/buoi2/btvn/ALU_simulation/testbench.v {2 {vlog -work work -vopt -stats=none /home/tvcong/Documents/TKS_Thu7_EDABK/buoi2/btvn/ALU_simulation/testbench.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module testbench
** Warning: /home/tvcong/Documents/TKS_Thu7_EDABK/buoi2/btvn/ALU_simulation/testbench.v(6): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
** Warning: /home/tvcong/Documents/TKS_Thu7_EDABK/buoi2/btvn/ALU_simulation/testbench.v(55): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
	testbench

} {} {}} /home/edabk/CONGTV192729/TKS_T7/homework/buoi2/btvn/ALU_simulation/ALU.v {1 {vlog -work work -vopt -stats=none /home/edabk/CONGTV192729/TKS_T7/homework/buoi2/btvn/ALU_simulation/ALU.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} /home/tvcong/Documents/TKS_Thu7_EDABK/buoi2/btvn/ALU_simulation/ALU.v {1 {vlog -work work -vopt -stats=none /home/tvcong/Documents/TKS_Thu7_EDABK/buoi2/btvn/ALU_simulation/ALU.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} /home/edabk/CONGTV192729/TKS_T7/homework/buoi2/btvn/ALU_simulation/testbench.v {2 {vlog -work work -vopt -stats=none /home/edabk/CONGTV192729/TKS_T7/homework/buoi2/btvn/ALU_simulation/testbench.v
Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
-- Compiling module testbench
** Warning: /home/edabk/CONGTV192729/TKS_T7/homework/buoi2/btvn/ALU_simulation/testbench.v(4): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
** Warning: /home/edabk/CONGTV192729/TKS_T7/homework/buoi2/btvn/ALU_simulation/testbench.v(80): (vlog-2597) '4294965295' is being treated as 32-bit signed integer and will overflow.

Top level modules:
	testbench

} {} {}}
