//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Fri Jul 11 22:58:23 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gpio/ip_gpio.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette_ram.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_cpu_interface.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_g123m.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_g4567.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_ssg.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_t12.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan_line_buffer.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_double_buffer.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out_bilinear.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_ram_line_buffer.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_vram_interface.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ws2812_led/ip_ws2812_led.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m,
  pll_lock
)
;
input clk14m_d;
output clk215m;
output pll_lock;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  O_sdram_clk_d
)
;
input clk14m_d;
output O_sdram_clk_d;
wire clk85m_n;
wire clkoutd_o;
wire clkoutd3_o;
wire lock_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(O_sdram_clk_d),
    .CLKOUTP(clk85m_n),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(lock_o),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk215m,
  pll_lock,
  clk42m
)
;
input clk215m;
input pll_lock;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk215m),
    .RESETN(pll_lock) 
);
defparam clkdiv_inst.DIV_MODE="5";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk42m,
  n36_6,
  w_bus_gpio_rdata_en,
  slot_iorq_n_d,
  slot_wr_n_d,
  slot_rd_n_d,
  n218_6,
  slot_a_d,
  slot_d_in,
  w_bus_rdata,
  w_bus_valid,
  w_iorq_rd,
  w_bus_ioreq,
  w_bus_write,
  slot_data_dir_d_4,
  w_bus_address,
  w_bus_wdata,
  ff_rdata
)
;
input clk42m;
input n36_6;
input w_bus_gpio_rdata_en;
input slot_iorq_n_d;
input slot_wr_n_d;
input slot_rd_n_d;
input n218_6;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_rdata;
output w_bus_valid;
output w_iorq_rd;
output w_bus_ioreq;
output w_bus_write;
output slot_data_dir_d_4;
output [7:0] w_bus_address;
output [7:0] w_bus_wdata;
output [7:0] ff_rdata;
wire w_iorq_wr;
wire n239_3;
wire ff_valid_6;
wire w_active_10;
wire w_active;
wire n49_7;
wire n63_10;
wire ff_iorq_rd;
wire ff_iorq_wr_pre;
wire ff_iorq_rd_pre;
wire ff_active;
wire ff_iorq_wr;
wire VCC;
wire GND;
  LUT2 w_iorq_wr_s1 (
    .F(w_iorq_wr),
    .I0(slot_iorq_n_d),
    .I1(slot_wr_n_d) 
);
defparam w_iorq_wr_s1.INIT=4'h1;
  LUT2 w_iorq_rd_s2 (
    .F(w_iorq_rd),
    .I0(slot_iorq_n_d),
    .I1(slot_rd_n_d) 
);
defparam w_iorq_rd_s2.INIT=4'h1;
  LUT2 n239_s0 (
    .F(n239_3),
    .I0(ff_active),
    .I1(ff_iorq_wr) 
);
defparam n239_s0.INIT=4'h4;
  LUT2 ff_valid_s3 (
    .F(ff_valid_6),
    .I0(n218_6),
    .I1(ff_active) 
);
defparam ff_valid_s3.INIT=4'hB;
  LUT4 w_active_s2 (
    .F(w_active_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd),
    .I2(ff_active),
    .I3(w_bus_ioreq) 
);
defparam w_active_s2.INIT=16'hFF0E;
  LUT2 w_active_s3 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s3.INIT=4'hE;
  LUT3 n49_s2 (
    .F(n49_7),
    .I0(ff_iorq_rd),
    .I1(ff_iorq_wr),
    .I2(ff_active) 
);
defparam n49_s2.INIT=8'h0E;
  LUT4 n63_s4 (
    .F(n63_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd),
    .I2(w_bus_write),
    .I3(ff_active) 
);
defparam n63_s4.INIT=16'hF0BB;
  DFFC ff_iorq_rd_s0 (
    .Q(ff_iorq_rd),
    .D(ff_iorq_rd_pre),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_wr_pre_s0 (
    .Q(ff_iorq_wr_pre),
    .D(w_iorq_wr),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_rd_pre_s0 (
    .Q(ff_iorq_rd_pre),
    .D(w_iorq_rd),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_7_s0 (
    .Q(w_bus_address[7]),
    .D(slot_a_d[7]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_6_s0 (
    .Q(w_bus_address[6]),
    .D(slot_a_d[6]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_5_s0 (
    .Q(w_bus_address[5]),
    .D(slot_a_d[5]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_4_s0 (
    .Q(w_bus_address[4]),
    .D(slot_a_d[4]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_3_s0 (
    .Q(w_bus_address[3]),
    .D(slot_a_d[3]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_2_s0 (
    .Q(w_bus_address[2]),
    .D(slot_a_d[2]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_rdata[7]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_rdata[6]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_rdata[5]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_rdata[4]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_rdata[3]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_rdata[2]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_rdata[1]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_rdata[0]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_wr_s0 (
    .Q(ff_iorq_wr),
    .D(ff_iorq_wr_pre),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_valid_s1 (
    .Q(w_bus_valid),
    .D(n49_7),
    .CLK(clk42m),
    .CE(ff_valid_6),
    .CLEAR(n36_6) 
);
defparam ff_valid_s1.INIT=1'b0;
  DFFC ff_ioreq_s1 (
    .Q(w_bus_ioreq),
    .D(w_active_10),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
defparam ff_ioreq_s1.INIT=1'b0;
  DFFP ff_write_s4 (
    .Q(w_bus_write),
    .D(n63_10),
    .CLK(clk42m),
    .PRESET(n36_6) 
);
defparam ff_write_s4.INIT=1'b1;
  INV slot_data_dir_d_s0 (
    .O(slot_data_dir_d_4),
    .I(w_bus_write) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module ip_gpio (
  clk42m,
  n36_6,
  w_bus_write,
  w_bus_ioreq,
  w_bus_valid,
  w_bus_wdata,
  w_bus_address,
  w_bus_gpio_rdata_en,
  w_led_wr,
  n217_6,
  w_led_red,
  w_led_green,
  w_led_blue,
  w_bus_gpio_rdata
)
;
input clk42m;
input n36_6;
input w_bus_write;
input w_bus_ioreq;
input w_bus_valid;
input [7:0] w_bus_wdata;
input [7:0] w_bus_address;
output w_bus_gpio_rdata_en;
output w_led_wr;
output n217_6;
output [7:0] w_led_red;
output [7:0] w_led_green;
output [7:0] w_led_blue;
output [7:0] w_bus_gpio_rdata;
wire n107_3;
wire n133_6;
wire n132_6;
wire n126_6;
wire n127_6;
wire n128_6;
wire n131_6;
wire n129_6;
wire n130_6;
wire n217_4;
wire ff_rdata_en_7;
wire n133_7;
wire n133_8;
wire n132_7;
wire n132_8;
wire n126_7;
wire n126_8;
wire n127_7;
wire n127_8;
wire n128_7;
wire n128_8;
wire n131_7;
wire n131_8;
wire n129_7;
wire n129_8;
wire n130_7;
wire n130_8;
wire n217_7;
wire n232_6;
wire n224_6;
wire ff_wr_8;
wire n232_8;
wire n224_8;
wire n217_9;
wire ff_rdata_en_9;
wire VCC;
wire GND;
  LUT3 n107_s0 (
    .F(n107_3),
    .I0(w_bus_write),
    .I1(w_bus_ioreq),
    .I2(w_bus_valid) 
);
defparam n107_s0.INIT=8'h40;
  LUT3 n133_s1 (
    .F(n133_6),
    .I0(n133_7),
    .I1(n133_8),
    .I2(n107_3) 
);
defparam n133_s1.INIT=8'h70;
  LUT3 n132_s1 (
    .F(n132_6),
    .I0(n132_7),
    .I1(n132_8),
    .I2(n107_3) 
);
defparam n132_s1.INIT=8'h70;
  LUT3 n126_s1 (
    .F(n126_6),
    .I0(n126_7),
    .I1(n126_8),
    .I2(n107_3) 
);
defparam n126_s1.INIT=8'h70;
  LUT3 n127_s1 (
    .F(n127_6),
    .I0(n127_7),
    .I1(n127_8),
    .I2(n107_3) 
);
defparam n127_s1.INIT=8'h70;
  LUT3 n128_s1 (
    .F(n128_6),
    .I0(n128_7),
    .I1(n128_8),
    .I2(n107_3) 
);
defparam n128_s1.INIT=8'h70;
  LUT3 n131_s1 (
    .F(n131_6),
    .I0(n131_7),
    .I1(n131_8),
    .I2(n107_3) 
);
defparam n131_s1.INIT=8'h70;
  LUT3 n129_s1 (
    .F(n129_6),
    .I0(n129_7),
    .I1(n129_8),
    .I2(n107_3) 
);
defparam n129_s1.INIT=8'h70;
  LUT3 n130_s1 (
    .F(n130_6),
    .I0(n130_7),
    .I1(n130_8),
    .I2(n107_3) 
);
defparam n130_s1.INIT=8'h70;
  LUT4 n217_s1 (
    .F(n217_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(n217_6),
    .I3(n217_7) 
);
defparam n217_s1.INIT=16'h1000;
  LUT4 ff_rdata_en_s4 (
    .F(ff_rdata_en_7),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(n217_6),
    .I3(n217_7) 
);
defparam ff_rdata_en_s4.INIT=16'h7000;
  LUT4 n133_s2 (
    .F(n133_7),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[0]),
    .I2(w_led_green[0]),
    .I3(n224_6) 
);
defparam n133_s2.INIT=16'h0BBB;
  LUT4 n133_s3 (
    .F(n133_8),
    .I0(w_led_blue[0]),
    .I1(n232_6),
    .I2(w_led_red[0]),
    .I3(n217_4) 
);
defparam n133_s3.INIT=16'h0777;
  LUT4 n132_s2 (
    .F(n132_7),
    .I0(n217_4),
    .I1(w_led_red[1]),
    .I2(w_led_green[1]),
    .I3(n224_6) 
);
defparam n132_s2.INIT=16'h0777;
  LUT4 n132_s3 (
    .F(n132_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[1]),
    .I2(w_led_blue[1]),
    .I3(n232_6) 
);
defparam n132_s3.INIT=16'h0BBB;
  LUT4 n126_s2 (
    .F(n126_7),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[7]),
    .I2(w_led_green[7]),
    .I3(n224_6) 
);
defparam n126_s2.INIT=16'h0BBB;
  LUT4 n126_s3 (
    .F(n126_8),
    .I0(w_led_blue[7]),
    .I1(n232_6),
    .I2(w_led_red[7]),
    .I3(n217_4) 
);
defparam n126_s3.INIT=16'h0777;
  LUT4 n127_s2 (
    .F(n127_7),
    .I0(n217_4),
    .I1(w_led_red[6]),
    .I2(w_led_green[6]),
    .I3(n224_6) 
);
defparam n127_s2.INIT=16'h0777;
  LUT4 n127_s3 (
    .F(n127_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[6]),
    .I2(w_led_blue[6]),
    .I3(n232_6) 
);
defparam n127_s3.INIT=16'h0BBB;
  LUT4 n128_s2 (
    .F(n128_7),
    .I0(n217_4),
    .I1(w_led_red[5]),
    .I2(w_led_green[5]),
    .I3(n224_6) 
);
defparam n128_s2.INIT=16'h0777;
  LUT4 n128_s3 (
    .F(n128_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[5]),
    .I2(w_led_blue[5]),
    .I3(n232_6) 
);
defparam n128_s3.INIT=16'h0BBB;
  LUT4 n131_s2 (
    .F(n131_7),
    .I0(n217_4),
    .I1(w_led_red[2]),
    .I2(w_led_green[2]),
    .I3(n224_6) 
);
defparam n131_s2.INIT=16'h0777;
  LUT4 n131_s3 (
    .F(n131_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[2]),
    .I2(w_led_blue[2]),
    .I3(n232_6) 
);
defparam n131_s3.INIT=16'h0BBB;
  LUT4 n129_s2 (
    .F(n129_7),
    .I0(n217_4),
    .I1(w_led_red[4]),
    .I2(w_led_green[4]),
    .I3(n224_6) 
);
defparam n129_s2.INIT=16'h0777;
  LUT4 n129_s3 (
    .F(n129_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[4]),
    .I2(w_led_blue[4]),
    .I3(n232_6) 
);
defparam n129_s3.INIT=16'h0BBB;
  LUT4 n130_s2 (
    .F(n130_7),
    .I0(n217_4),
    .I1(w_led_red[3]),
    .I2(w_led_green[3]),
    .I3(n224_6) 
);
defparam n130_s2.INIT=16'h0777;
  LUT4 n130_s3 (
    .F(n130_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[3]),
    .I2(w_led_blue[3]),
    .I3(n232_6) 
);
defparam n130_s3.INIT=16'h0BBB;
  LUT3 n217_s3 (
    .F(n217_6),
    .I0(w_bus_address[2]),
    .I1(w_bus_address[5]),
    .I2(w_bus_address[4]) 
);
defparam n217_s3.INIT=8'h10;
  LUT3 n217_s4 (
    .F(n217_7),
    .I0(w_bus_address[3]),
    .I1(w_bus_address[6]),
    .I2(w_bus_address[7]) 
);
defparam n217_s4.INIT=8'h01;
  LUT4 n232_s2 (
    .F(n232_6),
    .I0(n217_6),
    .I1(n217_7),
    .I2(w_bus_address[0]),
    .I3(w_bus_address[1]) 
);
defparam n232_s2.INIT=16'h0800;
  LUT4 n224_s2 (
    .F(n224_6),
    .I0(n217_6),
    .I1(n217_7),
    .I2(w_bus_address[1]),
    .I3(w_bus_address[0]) 
);
defparam n224_s2.INIT=16'h0800;
  LUT4 ff_wr_s4 (
    .F(ff_wr_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_ioreq),
    .I2(w_bus_write),
    .I3(w_bus_valid) 
);
defparam ff_wr_s4.INIT=16'hBFFF;
  LUT4 n232_s3 (
    .F(n232_8),
    .I0(w_bus_ioreq),
    .I1(w_bus_write),
    .I2(w_bus_valid),
    .I3(n232_6) 
);
defparam n232_s3.INIT=16'h8000;
  LUT4 n224_s3 (
    .F(n224_8),
    .I0(w_bus_ioreq),
    .I1(w_bus_write),
    .I2(w_bus_valid),
    .I3(n224_6) 
);
defparam n224_s3.INIT=16'h8000;
  LUT4 n217_s5 (
    .F(n217_9),
    .I0(n217_4),
    .I1(w_bus_ioreq),
    .I2(w_bus_write),
    .I3(w_bus_valid) 
);
defparam n217_s5.INIT=16'h8000;
  LUT4 ff_rdata_en_s5 (
    .F(ff_rdata_en_9),
    .I0(ff_rdata_en_7),
    .I1(w_bus_write),
    .I2(w_bus_ioreq),
    .I3(w_bus_valid) 
);
defparam ff_rdata_en_s5.INIT=16'hEFFF;
  DFFCE ff_red_7_s0 (
    .Q(w_led_red[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk42m),
    .CE(n217_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_red_5_s0 (
    .Q(w_led_red[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk42m),
    .CE(n217_9),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_4_s0 (
    .Q(w_led_red[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk42m),
    .CE(n217_9),
    .PRESET(n36_6) 
);
  DFFCE ff_red_3_s0 (
    .Q(w_led_red[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk42m),
    .CE(n217_9),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_2_s0 (
    .Q(w_led_red[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(n217_9),
    .PRESET(n36_6) 
);
  DFFCE ff_red_1_s0 (
    .Q(w_led_red[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(n217_9),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_0_s0 (
    .Q(w_led_red[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(n217_9),
    .PRESET(n36_6) 
);
  DFFCE ff_green_7_s0 (
    .Q(w_led_green[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk42m),
    .CE(n224_8),
    .CLEAR(n36_6) 
);
  DFFPE ff_green_6_s0 (
    .Q(w_led_green[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk42m),
    .CE(n224_8),
    .PRESET(n36_6) 
);
  DFFPE ff_green_5_s0 (
    .Q(w_led_green[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk42m),
    .CE(n224_8),
    .PRESET(n36_6) 
);
  DFFCE ff_green_4_s0 (
    .Q(w_led_green[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk42m),
    .CE(n224_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_green_3_s0 (
    .Q(w_led_green[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk42m),
    .CE(n224_8),
    .CLEAR(n36_6) 
);
  DFFPE ff_green_2_s0 (
    .Q(w_led_green[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(n224_8),
    .PRESET(n36_6) 
);
  DFFPE ff_green_1_s0 (
    .Q(w_led_green[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(n224_8),
    .PRESET(n36_6) 
);
  DFFCE ff_green_0_s0 (
    .Q(w_led_green[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(n224_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_blue_7_s0 (
    .Q(w_led_blue[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk42m),
    .CE(n232_8),
    .CLEAR(n36_6) 
);
  DFFPE ff_blue_6_s0 (
    .Q(w_led_blue[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk42m),
    .CE(n232_8),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_5_s0 (
    .Q(w_led_blue[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk42m),
    .CE(n232_8),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_4_s0 (
    .Q(w_led_blue[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk42m),
    .CE(n232_8),
    .PRESET(n36_6) 
);
  DFFCE ff_blue_3_s0 (
    .Q(w_led_blue[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk42m),
    .CE(n232_8),
    .CLEAR(n36_6) 
);
  DFFPE ff_blue_2_s0 (
    .Q(w_led_blue[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(n232_8),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_1_s0 (
    .Q(w_led_blue[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(n232_8),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_0_s0 (
    .Q(w_led_blue[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(n232_8),
    .PRESET(n36_6) 
);
  DFFC ff_rdata_7_s0 (
    .Q(w_bus_gpio_rdata[7]),
    .D(n126_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_6_s0 (
    .Q(w_bus_gpio_rdata[6]),
    .D(n127_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_5_s0 (
    .Q(w_bus_gpio_rdata[5]),
    .D(n128_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_4_s0 (
    .Q(w_bus_gpio_rdata[4]),
    .D(n129_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_3_s0 (
    .Q(w_bus_gpio_rdata[3]),
    .D(n130_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_2_s0 (
    .Q(w_bus_gpio_rdata[2]),
    .D(n131_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_1_s0 (
    .Q(w_bus_gpio_rdata[1]),
    .D(n132_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_0_s0 (
    .Q(w_bus_gpio_rdata[0]),
    .D(n133_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_6_s0 (
    .Q(w_led_red[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk42m),
    .CE(n217_9),
    .PRESET(n36_6) 
);
  DFFCE ff_rdata_en_s1 (
    .Q(w_bus_gpio_rdata_en),
    .D(n107_3),
    .CLK(clk42m),
    .CE(ff_rdata_en_9),
    .CLEAR(n36_6) 
);
defparam ff_rdata_en_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(w_led_wr),
    .D(n232_8),
    .CLK(clk42m),
    .CE(ff_wr_8),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_gpio */
module ip_ws2812_led (
  clk42m,
  n36_6,
  w_led_wr,
  w_led_blue,
  w_led_red,
  w_led_green,
  ws2812_led_d
)
;
input clk42m;
input n36_6;
input w_led_wr;
input [7:0] w_led_blue;
input [7:0] w_led_red;
input [7:0] w_led_green;
output ws2812_led_d;
wire n138_5;
wire n139_5;
wire n145_5;
wire n146_5;
wire n149_5;
wire n117_92;
wire n118_90;
wire n119_90;
wire n121_90;
wire n122_93;
wire n134_86;
wire n136_85;
wire ff_state_5_8;
wire ff_count_13_7;
wire n126_89;
wire n127_88;
wire n129_88;
wire n130_88;
wire n138_6;
wire n138_7;
wire n142_6;
wire n142_7;
wire n145_6;
wire n145_7;
wire n146_6;
wire n146_7;
wire n146_8;
wire n117_94;
wire n119_91;
wire n119_92;
wire n134_87;
wire ff_send_data_23_10;
wire n126_90;
wire n126_91;
wire n146_9;
wire ff_send_data_23_11;
wire ff_send_data_23_12;
wire n126_94;
wire n117_96;
wire n120_92;
wire n147_7;
wire n142_9;
wire n151_8;
wire n118_93;
wire ff_send_data_23_14;
wire n134_90;
wire n123_84;
wire n337_8;
wire ff_send_data_23_16;
wire n336_5;
wire n335_5;
wire n334_5;
wire n333_5;
wire n332_5;
wire n331_5;
wire n330_5;
wire n329_5;
wire n328_5;
wire n327_5;
wire n326_5;
wire n325_5;
wire n324_5;
wire n323_5;
wire n322_5;
wire n321_5;
wire n320_5;
wire n319_5;
wire n318_5;
wire n317_5;
wire n316_5;
wire n315_5;
wire n314_6;
wire [5:0] ff_state;
wire [13:0] ff_count;
wire [23:0] ff_send_data;
wire VCC;
wire GND;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(n138_6),
    .I1(ff_count[12]),
    .I2(n138_7),
    .I3(ff_count[13]) 
);
defparam n138_s2.INIT=16'hCF20;
  LUT4 n139_s2 (
    .F(n139_5),
    .I0(n138_6),
    .I1(ff_count[13]),
    .I2(ff_count[12]),
    .I3(n138_7) 
);
defparam n139_s2.INIT=16'h0EF0;
  LUT4 n145_s2 (
    .F(n145_5),
    .I0(n145_6),
    .I1(n145_7),
    .I2(n142_6),
    .I3(ff_count[6]) 
);
defparam n145_s2.INIT=16'h0708;
  LUT3 n146_s2 (
    .F(n146_5),
    .I0(n146_6),
    .I1(n146_7),
    .I2(n146_8) 
);
defparam n146_s2.INIT=8'hF2;
  LUT4 n149_s2 (
    .F(n149_5),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(n146_8),
    .I3(ff_count[2]) 
);
defparam n149_s2.INIT=16'h0E01;
  LUT4 n117_s80 (
    .F(n117_92),
    .I0(n117_96),
    .I1(n117_94),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n117_s80.INIT=16'hCFA0;
  LUT3 n118_s78 (
    .F(n118_90),
    .I0(n118_93),
    .I1(ff_state[4]),
    .I2(n117_96) 
);
defparam n118_s78.INIT=8'h14;
  LUT4 n119_s78 (
    .F(n119_90),
    .I0(ff_state[2]),
    .I1(n119_91),
    .I2(n119_92),
    .I3(ff_state[3]) 
);
defparam n119_s78.INIT=16'h0708;
  LUT3 n121_s78 (
    .F(n121_90),
    .I0(n118_93),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n121_s78.INIT=8'h14;
  LUT2 n122_s81 (
    .F(n122_93),
    .I0(ff_state[0]),
    .I1(n118_93) 
);
defparam n122_s81.INIT=4'h1;
  LUT3 n134_s80 (
    .F(n134_86),
    .I0(n134_87),
    .I1(n134_90),
    .I2(n146_7) 
);
defparam n134_s80.INIT=8'hCA;
  LUT4 n136_s79 (
    .F(n136_85),
    .I0(n146_7),
    .I1(n134_90),
    .I2(ff_count[0]),
    .I3(ff_count[1]) 
);
defparam n136_s79.INIT=16'h7007;
  LUT3 ff_led_s5 (
    .F(ff_state_5_8),
    .I0(n138_6),
    .I1(w_led_wr),
    .I2(n146_7) 
);
defparam ff_led_s5.INIT=8'hD0;
  LUT4 ff_count_11_s5 (
    .F(ff_count_13_7),
    .I0(w_led_wr),
    .I1(n138_6),
    .I2(n118_93),
    .I3(n146_7) 
);
defparam ff_count_11_s5.INIT=16'h0BFF;
  LUT4 n126_s81 (
    .F(n126_89),
    .I0(n126_90),
    .I1(n126_91),
    .I2(n126_94),
    .I3(ff_count[11]) 
);
defparam n126_s81.INIT=16'h3F40;
  LUT4 n127_s80 (
    .F(n127_88),
    .I0(n126_90),
    .I1(ff_count[9]),
    .I2(n142_7),
    .I3(ff_count[10]) 
);
defparam n127_s80.INIT=16'hCF10;
  LUT4 n129_s80 (
    .F(n129_88),
    .I0(ff_send_data_23_14),
    .I1(ff_count[7]),
    .I2(n126_94),
    .I3(ff_count[8]) 
);
defparam n129_s80.INIT=16'h4F10;
  LUT3 n130_s80 (
    .F(n130_88),
    .I0(ff_send_data_23_14),
    .I1(ff_count[7]),
    .I2(n126_94) 
);
defparam n130_s80.INIT=8'h1C;
  LUT4 n138_s3 (
    .F(n138_6),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n117_94) 
);
defparam n138_s3.INIT=16'h0100;
  LUT3 n138_s4 (
    .F(n138_7),
    .I0(ff_count[11]),
    .I1(n126_91),
    .I2(n126_94) 
);
defparam n138_s4.INIT=8'h40;
  LUT2 n142_s3 (
    .F(n142_6),
    .I0(n138_6),
    .I1(n146_7) 
);
defparam n142_s3.INIT=4'h4;
  LUT3 n142_s4 (
    .F(n142_7),
    .I0(ff_count[7]),
    .I1(ff_count[8]),
    .I2(n126_94) 
);
defparam n142_s4.INIT=8'h10;
  LUT4 n145_s3 (
    .F(n145_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]),
    .I3(ff_count[3]) 
);
defparam n145_s3.INIT=16'h0001;
  LUT2 n145_s4 (
    .F(n145_7),
    .I0(ff_count[4]),
    .I1(ff_count[5]) 
);
defparam n145_s4.INIT=4'h1;
  LUT3 n146_s3 (
    .F(n146_6),
    .I0(ff_count[4]),
    .I1(n145_6),
    .I2(ff_count[5]) 
);
defparam n146_s3.INIT=8'hB4;
  LUT4 n146_s4 (
    .F(n146_7),
    .I0(n126_91),
    .I1(n145_6),
    .I2(n146_9),
    .I3(n126_90) 
);
defparam n146_s4.INIT=16'h8000;
  LUT3 n146_s5 (
    .F(n146_8),
    .I0(n138_6),
    .I1(n134_90),
    .I2(n146_7) 
);
defparam n146_s5.INIT=8'h10;
  LUT3 n117_s82 (
    .F(n117_94),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n117_s82.INIT=8'h01;
  LUT2 n119_s79 (
    .F(n119_91),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n119_s79.INIT=4'h8;
  LUT2 n119_s80 (
    .F(n119_92),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n119_s80.INIT=4'h8;
  LUT4 n134_s81 (
    .F(n134_87),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]),
    .I3(ff_count[3]) 
);
defparam n134_s81.INIT=16'hFE01;
  LUT4 ff_send_data_23_s5 (
    .F(ff_send_data_23_10),
    .I0(ff_send_data_23_11),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(n117_94) 
);
defparam ff_send_data_23_s5.INIT=16'hA82A;
  LUT3 n126_s82 (
    .F(n126_90),
    .I0(ff_count[11]),
    .I1(ff_count[12]),
    .I2(ff_count[13]) 
);
defparam n126_s82.INIT=8'h01;
  LUT4 n126_s83 (
    .F(n126_91),
    .I0(ff_count[7]),
    .I1(ff_count[8]),
    .I2(ff_count[9]),
    .I3(ff_count[10]) 
);
defparam n126_s83.INIT=16'h0001;
  LUT3 n146_s6 (
    .F(n146_9),
    .I0(ff_count[4]),
    .I1(ff_count[5]),
    .I2(ff_count[6]) 
);
defparam n146_s6.INIT=8'h01;
  LUT4 ff_send_data_23_s6 (
    .F(ff_send_data_23_11),
    .I0(ff_state[0]),
    .I1(ff_count[0]),
    .I2(n145_7),
    .I3(ff_send_data_23_12) 
);
defparam ff_send_data_23_s6.INIT=16'h8000;
  LUT4 ff_send_data_23_s7 (
    .F(ff_send_data_23_12),
    .I0(ff_count[1]),
    .I1(ff_count[2]),
    .I2(ff_count[3]),
    .I3(ff_count[6]) 
);
defparam ff_send_data_23_s7.INIT=16'h0001;
  LUT4 n126_s85 (
    .F(n126_94),
    .I0(n145_6),
    .I1(ff_count[4]),
    .I2(ff_count[5]),
    .I3(ff_count[6]) 
);
defparam n126_s85.INIT=16'h0002;
  LUT4 n117_s83 (
    .F(n117_96),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n117_s83.INIT=16'h8000;
  LUT4 n120_s79 (
    .F(n120_92),
    .I0(n119_92),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n120_s79.INIT=16'h1444;
  LUT4 n147_s3 (
    .F(n147_7),
    .I0(n138_6),
    .I1(n146_7),
    .I2(ff_count[4]),
    .I3(n145_6) 
);
defparam n147_s3.INIT=16'h0BB0;
  LUT4 n142_s5 (
    .F(n142_9),
    .I0(n138_6),
    .I1(n146_7),
    .I2(ff_count[9]),
    .I3(n142_7) 
);
defparam n142_s5.INIT=16'h0BB0;
  LUT4 n151_s4 (
    .F(n151_8),
    .I0(ff_count[0]),
    .I1(n138_6),
    .I2(n134_90),
    .I3(n146_7) 
);
defparam n151_s4.INIT=16'h5455;
  LUT4 n118_s80 (
    .F(n118_93),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n119_92) 
);
defparam n118_s80.INIT=16'hFE00;
  LUT4 ff_send_data_23_s8 (
    .F(ff_send_data_23_14),
    .I0(n126_91),
    .I1(ff_count[11]),
    .I2(ff_count[12]),
    .I3(ff_count[13]) 
);
defparam ff_send_data_23_s8.INIT=16'h0002;
  LUT4 n134_s83 (
    .F(n134_90),
    .I0(ff_send_data[23]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(ff_state[0]) 
);
defparam n134_s83.INIT=16'h1500;
  LUT3 n123_s77 (
    .F(n123_84),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(ff_state[0]) 
);
defparam n123_s77.INIT=8'h70;
  LUT3 n337_s2 (
    .F(n337_8),
    .I0(w_led_blue[0]),
    .I1(w_led_wr),
    .I2(n138_6) 
);
defparam n337_s2.INIT=8'h80;
  LUT4 ff_send_data_23_s9 (
    .F(ff_send_data_23_16),
    .I0(ff_send_data_23_14),
    .I1(ff_send_data_23_10),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam ff_send_data_23_s9.INIT=16'hF888;
  LUT4 n336_s1 (
    .F(n336_5),
    .I0(w_led_blue[1]),
    .I1(ff_send_data[0]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n336_s1.INIT=16'hACCC;
  LUT4 n335_s1 (
    .F(n335_5),
    .I0(w_led_blue[2]),
    .I1(ff_send_data[1]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n335_s1.INIT=16'hACCC;
  LUT4 n334_s1 (
    .F(n334_5),
    .I0(w_led_blue[3]),
    .I1(ff_send_data[2]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n334_s1.INIT=16'hACCC;
  LUT4 n333_s1 (
    .F(n333_5),
    .I0(w_led_blue[4]),
    .I1(ff_send_data[3]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n333_s1.INIT=16'hACCC;
  LUT4 n332_s1 (
    .F(n332_5),
    .I0(w_led_blue[5]),
    .I1(ff_send_data[4]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n332_s1.INIT=16'hACCC;
  LUT4 n331_s1 (
    .F(n331_5),
    .I0(w_led_blue[6]),
    .I1(ff_send_data[5]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n331_s1.INIT=16'hACCC;
  LUT4 n330_s1 (
    .F(n330_5),
    .I0(w_led_blue[7]),
    .I1(ff_send_data[6]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n330_s1.INIT=16'hACCC;
  LUT4 n329_s1 (
    .F(n329_5),
    .I0(w_led_red[0]),
    .I1(ff_send_data[7]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n329_s1.INIT=16'hACCC;
  LUT4 n328_s1 (
    .F(n328_5),
    .I0(w_led_red[1]),
    .I1(ff_send_data[8]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n328_s1.INIT=16'hACCC;
  LUT4 n327_s1 (
    .F(n327_5),
    .I0(w_led_red[2]),
    .I1(ff_send_data[9]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n327_s1.INIT=16'hACCC;
  LUT4 n326_s1 (
    .F(n326_5),
    .I0(w_led_red[3]),
    .I1(ff_send_data[10]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n326_s1.INIT=16'hACCC;
  LUT4 n325_s1 (
    .F(n325_5),
    .I0(w_led_red[4]),
    .I1(ff_send_data[11]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n325_s1.INIT=16'hACCC;
  LUT4 n324_s1 (
    .F(n324_5),
    .I0(w_led_red[5]),
    .I1(ff_send_data[12]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n324_s1.INIT=16'hACCC;
  LUT4 n323_s1 (
    .F(n323_5),
    .I0(w_led_red[6]),
    .I1(ff_send_data[13]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n323_s1.INIT=16'hACCC;
  LUT4 n322_s1 (
    .F(n322_5),
    .I0(w_led_red[7]),
    .I1(ff_send_data[14]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n322_s1.INIT=16'hACCC;
  LUT4 n321_s1 (
    .F(n321_5),
    .I0(w_led_green[0]),
    .I1(ff_send_data[15]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n321_s1.INIT=16'hACCC;
  LUT4 n320_s1 (
    .F(n320_5),
    .I0(w_led_green[1]),
    .I1(ff_send_data[16]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n320_s1.INIT=16'hACCC;
  LUT4 n319_s1 (
    .F(n319_5),
    .I0(w_led_green[2]),
    .I1(ff_send_data[17]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n319_s1.INIT=16'hACCC;
  LUT4 n318_s1 (
    .F(n318_5),
    .I0(w_led_green[3]),
    .I1(ff_send_data[18]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n318_s1.INIT=16'hACCC;
  LUT4 n317_s1 (
    .F(n317_5),
    .I0(w_led_green[4]),
    .I1(ff_send_data[19]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n317_s1.INIT=16'hACCC;
  LUT4 n316_s1 (
    .F(n316_5),
    .I0(w_led_green[5]),
    .I1(ff_send_data[20]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n316_s1.INIT=16'hACCC;
  LUT4 n315_s1 (
    .F(n315_5),
    .I0(w_led_green[6]),
    .I1(ff_send_data[21]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n315_s1.INIT=16'hACCC;
  LUT4 n314_s2 (
    .F(n314_6),
    .I0(w_led_green[7]),
    .I1(ff_send_data[22]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n314_s2.INIT=16'hACCC;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n117_92),
    .CLK(clk42m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n118_90),
    .CLK(clk42m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n119_90),
    .CLK(clk42m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n120_92),
    .CLK(clk42m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n121_90),
    .CLK(clk42m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n122_93),
    .CLK(clk42m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n123_84),
    .CLK(clk42m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n126_89),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n127_88),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_10_s1.INIT=1'b0;
  DFFCE ff_count_8_s1 (
    .Q(ff_count[8]),
    .D(n129_88),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s1.INIT=1'b0;
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n130_88),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_7_s1.INIT=1'b0;
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n134_86),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_3_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n136_85),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_23_s1 (
    .Q(ff_send_data[23]),
    .D(n314_6),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s1.INIT=1'b0;
  DFFCE ff_send_data_22_s1 (
    .Q(ff_send_data[22]),
    .D(n315_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n316_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n317_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_19_s1 (
    .Q(ff_send_data[19]),
    .D(n318_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s1.INIT=1'b0;
  DFFCE ff_send_data_18_s1 (
    .Q(ff_send_data[18]),
    .D(n319_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s1.INIT=1'b0;
  DFFCE ff_send_data_17_s1 (
    .Q(ff_send_data[17]),
    .D(n320_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s1.INIT=1'b0;
  DFFCE ff_send_data_16_s1 (
    .Q(ff_send_data[16]),
    .D(n321_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s1.INIT=1'b0;
  DFFCE ff_send_data_15_s1 (
    .Q(ff_send_data[15]),
    .D(n322_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s1.INIT=1'b0;
  DFFCE ff_send_data_14_s1 (
    .Q(ff_send_data[14]),
    .D(n323_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n324_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_12_s1 (
    .Q(ff_send_data[12]),
    .D(n325_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s1.INIT=1'b0;
  DFFCE ff_send_data_11_s1 (
    .Q(ff_send_data[11]),
    .D(n326_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s1.INIT=1'b0;
  DFFCE ff_send_data_10_s1 (
    .Q(ff_send_data[10]),
    .D(n327_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s1.INIT=1'b0;
  DFFCE ff_send_data_9_s1 (
    .Q(ff_send_data[9]),
    .D(n328_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s1.INIT=1'b0;
  DFFCE ff_send_data_8_s1 (
    .Q(ff_send_data[8]),
    .D(n329_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s1.INIT=1'b0;
  DFFCE ff_send_data_7_s1 (
    .Q(ff_send_data[7]),
    .D(n330_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFCE ff_send_data_6_s1 (
    .Q(ff_send_data[6]),
    .D(n331_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n332_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_send_data_4_s1 (
    .Q(ff_send_data[4]),
    .D(n333_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_4_s1.INIT=1'b0;
  DFFCE ff_send_data_3_s1 (
    .Q(ff_send_data[3]),
    .D(n334_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_3_s1.INIT=1'b0;
  DFFCE ff_send_data_2_s1 (
    .Q(ff_send_data[2]),
    .D(n335_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_2_s1.INIT=1'b0;
  DFFCE ff_send_data_1_s1 (
    .Q(ff_send_data[1]),
    .D(n336_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_1_s1.INIT=1'b0;
  DFFCE ff_send_data_0_s1 (
    .Q(ff_send_data[0]),
    .D(n337_8),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_0_s1.INIT=1'b0;
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n138_5),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n139_5),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n142_9),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n145_5),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n146_5),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n147_7),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n149_5),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n151_8),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module vdp_cpu_interface (
  clk42m,
  n36_6,
  w_bus_write,
  w_bus_valid,
  w_cpu_vram_rdata_en,
  n217_6,
  w_bus_ioreq,
  w_g4567_vram_valid,
  w_g123m_vram_valid,
  w_t12_vram_valid,
  w_bus_wdata,
  w_bus_address_0,
  w_bus_address_1,
  w_bus_address_3,
  w_bus_address_6,
  w_bus_address_7,
  w_h_count,
  w_cpu_vram_write,
  reg_50hz_mode,
  reg_interlace_mode,
  reg_212lines_mode,
  w_palette_valid,
  w_bus_vdp_rdata_en,
  n218_6,
  ff_vram_valid_8,
  ff_vram_valid_10,
  w_cpu_vram_wdata,
  reg_screen_mode,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  reg_backdrop_color,
  reg_vertical_offset,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  w_cpu_vram_address,
  w_palette_num
)
;
input clk42m;
input n36_6;
input w_bus_write;
input w_bus_valid;
input w_cpu_vram_rdata_en;
input n217_6;
input w_bus_ioreq;
input w_g4567_vram_valid;
input w_g123m_vram_valid;
input w_t12_vram_valid;
input [7:0] w_bus_wdata;
input w_bus_address_0;
input w_bus_address_1;
input w_bus_address_3;
input w_bus_address_6;
input w_bus_address_7;
input [2:0] w_h_count;
output w_cpu_vram_write;
output reg_50hz_mode;
output reg_interlace_mode;
output reg_212lines_mode;
output w_palette_valid;
output w_bus_vdp_rdata_en;
output n218_6;
output ff_vram_valid_8;
output ff_vram_valid_10;
output [7:0] w_cpu_vram_wdata;
output [4:0] reg_screen_mode;
output [16:10] reg_pattern_name_table_base;
output [16:6] reg_color_table_base;
output [16:11] reg_pattern_generator_table_base;
output [7:0] reg_backdrop_color;
output [7:0] reg_vertical_offset;
output [2:0] w_palette_r;
output [2:0] w_palette_g;
output [2:0] w_palette_b;
output [16:0] w_cpu_vram_address;
output [3:0] w_palette_num;
wire n1368_3;
wire n1372_4;
wire n1366_4;
wire n279_3;
wire n280_3;
wire n281_3;
wire n282_3;
wire n283_3;
wire n284_3;
wire n285_3;
wire n286_3;
wire n287_3;
wire n288_3;
wire n289_3;
wire n290_3;
wire n291_3;
wire n292_3;
wire n293_3;
wire n294_3;
wire n295_3;
wire n1527_3;
wire n1534_3;
wire n1541_3;
wire n1544_3;
wire n1552_3;
wire n1582_3;
wire n815_3;
wire n820_3;
wire n853_3;
wire n854_3;
wire n855_3;
wire n856_3;
wire n1664_4;
wire ff_palette_g_2_5;
wire ff_register_write_8;
wire ff_vram_valid_6;
wire ff_busy_8;
wire ff_vram_address_16_6;
wire ff_vram_address_13_6;
wire ff_color_palette_valid_7;
wire n857_8;
wire n917_6;
wire n218_5;
wire n279_4;
wire n280_4;
wire n281_4;
wire n282_4;
wire n283_4;
wire n284_4;
wire n286_4;
wire n287_4;
wire n288_4;
wire n290_4;
wire n1524_4;
wire n293_4;
wire n294_4;
wire n295_4;
wire n1527_4;
wire n1552_4;
wire n1572_4;
wire n1629_4;
wire n820_4;
wire n853_4;
wire n855_4;
wire n1425_5;
wire n1425_6;
wire ff_vram_address_16_7;
wire ff_vram_address_16_8;
wire n218_7;
wire n279_5;
wire n280_5;
wire n285_5;
wire n293_5;
wire n279_6;
wire n1524_7;
wire n1629_6;
wire n285_7;
wire n289_6;
wire n854_6;
wire n1425_8;
wire n917_9;
wire n1541_6;
wire n1572_6;
wire n1524_9;
wire n125_12;
wire ff_register_write;
wire w_cpu_vram_valid;
wire ff_busy;
wire ff_2nd_access;
wire ff_vram_address_inc;
wire n68_5;
wire n113_8;
wire n136_8;
wire [7:0] ff_1st_byte;
wire [5:0] ff_register_num;
wire [0:0] ff_color_palette_address;
wire VCC;
wire GND;
  LUT4 n218_s1 (
    .F(n1368_3),
    .I0(w_bus_write),
    .I1(w_bus_valid),
    .I2(n218_5),
    .I3(n218_6) 
);
defparam n218_s1.INIT=16'h8000;
  LUT3 n1372_s1 (
    .F(n1372_4),
    .I0(ff_2nd_access),
    .I1(w_bus_wdata[7]),
    .I2(n1368_3) 
);
defparam n1372_s1.INIT=8'h80;
  LUT2 n1366_s1 (
    .F(n1366_4),
    .I0(ff_2nd_access),
    .I1(n1368_3) 
);
defparam n1366_s1.INIT=4'h4;
  LUT3 n279_s0 (
    .F(n279_3),
    .I0(w_bus_wdata[5]),
    .I1(n279_4),
    .I2(ff_vram_address_inc) 
);
defparam n279_s0.INIT=8'hCA;
  LUT4 n280_s0 (
    .F(n280_3),
    .I0(w_bus_wdata[4]),
    .I1(w_cpu_vram_address[12]),
    .I2(n280_4),
    .I3(ff_vram_address_inc) 
);
defparam n280_s0.INIT=16'h3CAA;
  LUT3 n281_s0 (
    .F(n281_3),
    .I0(w_bus_wdata[3]),
    .I1(n281_4),
    .I2(ff_vram_address_inc) 
);
defparam n281_s0.INIT=8'hCA;
  LUT4 n282_s0 (
    .F(n282_3),
    .I0(w_bus_wdata[2]),
    .I1(w_cpu_vram_address[10]),
    .I2(n282_4),
    .I3(ff_vram_address_inc) 
);
defparam n282_s0.INIT=16'h3CAA;
  LUT3 n283_s0 (
    .F(n283_3),
    .I0(w_bus_wdata[1]),
    .I1(n283_4),
    .I2(ff_vram_address_inc) 
);
defparam n283_s0.INIT=8'hCA;
  LUT3 n284_s0 (
    .F(n284_3),
    .I0(w_bus_wdata[0]),
    .I1(n284_4),
    .I2(ff_vram_address_inc) 
);
defparam n284_s0.INIT=8'hCA;
  LUT4 n285_s0 (
    .F(n285_3),
    .I0(ff_1st_byte[7]),
    .I1(w_cpu_vram_address[7]),
    .I2(n285_7),
    .I3(ff_vram_address_inc) 
);
defparam n285_s0.INIT=16'h3CAA;
  LUT3 n286_s0 (
    .F(n286_3),
    .I0(ff_1st_byte[6]),
    .I1(n286_4),
    .I2(ff_vram_address_inc) 
);
defparam n286_s0.INIT=8'hCA;
  LUT3 n287_s0 (
    .F(n287_3),
    .I0(ff_1st_byte[5]),
    .I1(n287_4),
    .I2(ff_vram_address_inc) 
);
defparam n287_s0.INIT=8'hCA;
  LUT4 n288_s0 (
    .F(n288_3),
    .I0(ff_1st_byte[4]),
    .I1(w_cpu_vram_address[4]),
    .I2(n288_4),
    .I3(ff_vram_address_inc) 
);
defparam n288_s0.INIT=16'h3CAA;
  LUT3 n289_s0 (
    .F(n289_3),
    .I0(ff_1st_byte[3]),
    .I1(n289_6),
    .I2(ff_vram_address_inc) 
);
defparam n289_s0.INIT=8'hCA;
  LUT4 n290_s0 (
    .F(n290_3),
    .I0(ff_1st_byte[2]),
    .I1(w_cpu_vram_address[2]),
    .I2(n290_4),
    .I3(ff_vram_address_inc) 
);
defparam n290_s0.INIT=16'h3CAA;
  LUT4 n291_s0 (
    .F(n291_3),
    .I0(ff_1st_byte[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(ff_vram_address_inc) 
);
defparam n291_s0.INIT=16'h3CAA;
  LUT3 n292_s0 (
    .F(n292_3),
    .I0(ff_1st_byte[0]),
    .I1(w_cpu_vram_address[0]),
    .I2(ff_vram_address_inc) 
);
defparam n292_s0.INIT=8'h3A;
  LUT4 n293_s0 (
    .F(n293_3),
    .I0(w_bus_wdata[2]),
    .I1(w_cpu_vram_address[16]),
    .I2(n293_4),
    .I3(ff_vram_address_inc) 
);
defparam n293_s0.INIT=16'h3CAA;
  LUT4 n294_s0 (
    .F(n294_3),
    .I0(w_bus_wdata[1]),
    .I1(w_cpu_vram_address[15]),
    .I2(n294_4),
    .I3(ff_vram_address_inc) 
);
defparam n294_s0.INIT=16'h3CAA;
  LUT3 n295_s0 (
    .F(n295_3),
    .I0(w_bus_wdata[0]),
    .I1(n295_4),
    .I2(ff_vram_address_inc) 
);
defparam n295_s0.INIT=8'hCA;
  LUT3 n1527_s0 (
    .F(n1527_3),
    .I0(ff_register_num[1]),
    .I1(ff_register_num[0]),
    .I2(n1527_4) 
);
defparam n1527_s0.INIT=8'h40;
  LUT3 n1534_s0 (
    .F(n1534_3),
    .I0(ff_register_num[0]),
    .I1(ff_register_num[1]),
    .I2(n1527_4) 
);
defparam n1534_s0.INIT=8'h40;
  LUT4 n1541_s0 (
    .F(n1541_3),
    .I0(ff_register_num[0]),
    .I1(ff_register_num[2]),
    .I2(ff_register_num[1]),
    .I3(n1541_6) 
);
defparam n1541_s0.INIT=16'h1000;
  LUT3 n1544_s0 (
    .F(n1544_3),
    .I0(ff_register_num[0]),
    .I1(ff_register_num[1]),
    .I2(n1527_4) 
);
defparam n1544_s0.INIT=8'h80;
  LUT4 n1552_s0 (
    .F(n1552_3),
    .I0(ff_register_num[3]),
    .I1(ff_register_num[2]),
    .I2(n1524_4),
    .I3(n1552_4) 
);
defparam n1552_s0.INIT=16'h4000;
  LUT4 n1582_s0 (
    .F(n1582_3),
    .I0(ff_register_num[1]),
    .I1(ff_register_num[2]),
    .I2(ff_register_num[0]),
    .I3(n1541_6) 
);
defparam n1582_s0.INIT=16'h1000;
  LUT3 n815_s0 (
    .F(n815_3),
    .I0(n1629_4),
    .I1(n1524_7),
    .I2(n820_3) 
);
defparam n815_s0.INIT=8'hF8;
  LUT4 n820_s0 (
    .F(n820_3),
    .I0(w_bus_write),
    .I1(w_bus_valid),
    .I2(n820_4),
    .I3(n218_6) 
);
defparam n820_s0.INIT=16'h8000;
  LUT4 n853_s0 (
    .F(n853_3),
    .I0(ff_1st_byte[3]),
    .I1(w_palette_num[3]),
    .I2(n853_4),
    .I3(ff_register_write) 
);
defparam n853_s0.INIT=16'hAA3C;
  LUT3 n854_s0 (
    .F(n854_3),
    .I0(n854_6),
    .I1(ff_1st_byte[2]),
    .I2(ff_register_write) 
);
defparam n854_s0.INIT=8'hCA;
  LUT4 n855_s0 (
    .F(n855_3),
    .I0(ff_1st_byte[1]),
    .I1(w_palette_num[1]),
    .I2(n855_4),
    .I3(ff_register_write) 
);
defparam n855_s0.INIT=16'hAA3C;
  LUT4 n856_s0 (
    .F(n856_3),
    .I0(ff_1st_byte[0]),
    .I1(ff_color_palette_address[0]),
    .I2(w_palette_num[0]),
    .I3(ff_register_write) 
);
defparam n856_s0.INIT=16'hAA3C;
  LUT2 n1664_s1 (
    .F(n1664_4),
    .I0(ff_color_palette_address[0]),
    .I1(n820_3) 
);
defparam n1664_s1.INIT=4'h4;
  LUT2 ff_palette_g_2_s2 (
    .F(ff_palette_g_2_5),
    .I0(ff_color_palette_address[0]),
    .I1(n820_3) 
);
defparam ff_palette_g_2_s2.INIT=4'h8;
  LUT4 ff_register_write_s4 (
    .F(ff_register_write_8),
    .I0(ff_2nd_access),
    .I1(w_bus_wdata[7]),
    .I2(n1368_3),
    .I3(ff_busy) 
);
defparam ff_register_write_s4.INIT=16'h008F;
  LUT4 ff_vram_valid_s3 (
    .F(ff_vram_valid_6),
    .I0(n1425_5),
    .I1(n218_6),
    .I2(ff_vram_valid_10),
    .I3(n1425_6) 
);
defparam ff_vram_valid_s3.INIT=16'hF800;
  LUT4 ff_busy_s3 (
    .F(ff_busy_8),
    .I0(w_cpu_vram_rdata_en),
    .I1(n218_6),
    .I2(n1425_5),
    .I3(ff_vram_address_inc) 
);
defparam ff_busy_s3.INIT=16'hFF40;
  LUT4 ff_vram_address_16_s3 (
    .F(ff_vram_address_16_6),
    .I0(n1541_6),
    .I1(ff_vram_address_16_7),
    .I2(ff_vram_address_16_8),
    .I3(ff_vram_address_inc) 
);
defparam ff_vram_address_16_s3.INIT=16'h0F88;
  LUT4 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_6),
    .I0(w_bus_wdata[7]),
    .I1(ff_2nd_access),
    .I2(n1368_3),
    .I3(ff_vram_address_inc) 
);
defparam ff_vram_address_13_s3.INIT=16'hFF40;
  LUT3 ff_color_palette_valid_s4 (
    .F(ff_color_palette_valid_7),
    .I0(n820_3),
    .I1(ff_color_palette_address[0]),
    .I2(ff_register_write) 
);
defparam ff_color_palette_valid_s4.INIT=8'h0D;
  LUT2 n857_s3 (
    .F(n857_8),
    .I0(ff_register_write),
    .I1(ff_color_palette_address[0]) 
);
defparam n857_s3.INIT=4'h1;
  LUT3 n917_s1 (
    .F(n917_6),
    .I0(n218_6),
    .I1(n917_9),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n917_s1.INIT=8'hF8;
  LUT2 n218_s2 (
    .F(n218_5),
    .I0(w_bus_address_1),
    .I1(w_bus_address_0) 
);
defparam n218_s2.INIT=4'h4;
  LUT4 n218_s3 (
    .F(n218_6),
    .I0(w_bus_address_6),
    .I1(w_bus_address_3),
    .I2(n217_6),
    .I3(n218_7) 
);
defparam n218_s3.INIT=16'h4000;
  LUT3 n279_s1 (
    .F(n279_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n279_5),
    .I2(w_cpu_vram_address[13]) 
);
defparam n279_s1.INIT=8'h78;
  LUT4 n280_s1 (
    .F(n280_4),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[7]),
    .I2(n285_7),
    .I3(n280_5) 
);
defparam n280_s1.INIT=16'h8000;
  LUT4 n281_s1 (
    .F(n281_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n285_7),
    .I2(n280_5),
    .I3(w_cpu_vram_address[11]) 
);
defparam n281_s1.INIT=16'h7F80;
  LUT4 n282_s1 (
    .F(n282_4),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_cpu_vram_address[7]),
    .I3(n285_7) 
);
defparam n282_s1.INIT=16'h8000;
  LUT4 n283_s1 (
    .F(n283_4),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[7]),
    .I2(n285_7),
    .I3(w_cpu_vram_address[9]) 
);
defparam n283_s1.INIT=16'h7F80;
  LUT3 n284_s1 (
    .F(n284_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n285_7),
    .I2(w_cpu_vram_address[8]) 
);
defparam n284_s1.INIT=8'h78;
  LUT4 n286_s1 (
    .F(n286_4),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[4]),
    .I2(n288_4),
    .I3(w_cpu_vram_address[6]) 
);
defparam n286_s1.INIT=16'h7F80;
  LUT3 n287_s1 (
    .F(n287_4),
    .I0(w_cpu_vram_address[4]),
    .I1(n288_4),
    .I2(w_cpu_vram_address[5]) 
);
defparam n287_s1.INIT=8'h78;
  LUT4 n288_s1 (
    .F(n288_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_cpu_vram_address[2]),
    .I3(w_cpu_vram_address[1]) 
);
defparam n288_s1.INIT=16'h8000;
  LUT2 n290_s1 (
    .F(n290_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]) 
);
defparam n290_s1.INIT=4'h8;
  LUT3 n1524_s1 (
    .F(n1524_4),
    .I0(ff_register_num[4]),
    .I1(ff_register_num[5]),
    .I2(ff_register_write) 
);
defparam n1524_s1.INIT=8'h10;
  LUT4 n293_s1 (
    .F(n293_4),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[7]),
    .I2(n279_5),
    .I3(n293_5) 
);
defparam n293_s1.INIT=16'h8000;
  LUT4 n294_s1 (
    .F(n294_4),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[13]),
    .I2(w_cpu_vram_address[7]),
    .I3(n279_5) 
);
defparam n294_s1.INIT=16'h8000;
  LUT4 n295_s1 (
    .F(n295_4),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[7]),
    .I2(n279_5),
    .I3(w_cpu_vram_address[14]) 
);
defparam n295_s1.INIT=16'h7F80;
  LUT3 n1527_s1 (
    .F(n1527_4),
    .I0(ff_register_num[2]),
    .I1(ff_register_num[3]),
    .I2(n1524_4) 
);
defparam n1527_s1.INIT=8'h10;
  LUT2 n1552_s1 (
    .F(n1552_4),
    .I0(ff_register_num[0]),
    .I1(ff_register_num[1]) 
);
defparam n1552_s1.INIT=4'h1;
  LUT4 n1572_s1 (
    .F(n1572_4),
    .I0(ff_register_num[3]),
    .I1(ff_register_num[1]),
    .I2(ff_register_num[2]),
    .I3(ff_register_num[0]) 
);
defparam n1572_s1.INIT=16'h4000;
  LUT3 n1629_s1 (
    .F(n1629_4),
    .I0(ff_register_num[5]),
    .I1(ff_register_num[4]),
    .I2(ff_register_write) 
);
defparam n1629_s1.INIT=8'h40;
  LUT2 n820_s1 (
    .F(n820_4),
    .I0(w_bus_address_0),
    .I1(w_bus_address_1) 
);
defparam n820_s1.INIT=4'h4;
  LUT4 n853_s1 (
    .F(n853_4),
    .I0(ff_color_palette_address[0]),
    .I1(w_palette_num[2]),
    .I2(w_palette_num[1]),
    .I3(w_palette_num[0]) 
);
defparam n853_s1.INIT=16'h8000;
  LUT2 n855_s1 (
    .F(n855_4),
    .I0(ff_color_palette_address[0]),
    .I1(w_palette_num[0]) 
);
defparam n855_s1.INIT=4'h8;
  LUT4 n1425_s2 (
    .F(n1425_5),
    .I0(w_bus_address_0),
    .I1(w_bus_address_1),
    .I2(w_cpu_vram_valid),
    .I3(w_bus_valid) 
);
defparam n1425_s2.INIT=16'h0100;
  LUT2 n1425_s3 (
    .F(n1425_6),
    .I0(ff_vram_address_inc),
    .I1(w_cpu_vram_rdata_en) 
);
defparam n1425_s3.INIT=4'h1;
  LUT4 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_7),
    .I0(ff_busy),
    .I1(ff_register_num[0]),
    .I2(ff_register_num[1]),
    .I3(ff_register_num[2]) 
);
defparam ff_vram_address_16_s4.INIT=16'h1000;
  LUT4 ff_vram_address_16_s5 (
    .F(ff_vram_address_16_8),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam ff_vram_address_16_s5.INIT=16'h0007;
  LUT4 n218_s4 (
    .F(n218_7),
    .I0(ff_busy),
    .I1(ff_register_write),
    .I2(w_bus_address_7),
    .I3(w_bus_ioreq) 
);
defparam n218_s4.INIT=16'h1000;
  LUT4 n279_s2 (
    .F(n279_5),
    .I0(n288_4),
    .I1(n285_5),
    .I2(n280_5),
    .I3(n279_6) 
);
defparam n279_s2.INIT=16'h8000;
  LUT3 n280_s2 (
    .F(n280_5),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[9]),
    .I2(w_cpu_vram_address[8]) 
);
defparam n280_s2.INIT=8'h80;
  LUT3 n285_s2 (
    .F(n285_5),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_cpu_vram_address[4]) 
);
defparam n285_s2.INIT=8'h80;
  LUT2 n293_s2 (
    .F(n293_5),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[14]) 
);
defparam n293_s2.INIT=4'h8;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_8),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(w_cpu_vram_valid) 
);
defparam ff_vram_valid_s5.INIT=16'h0100;
  LUT2 n279_s3 (
    .F(n279_6),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[11]) 
);
defparam n279_s3.INIT=4'h8;
  LUT4 n1524_s3 (
    .F(n1524_7),
    .I0(ff_register_num[2]),
    .I1(ff_register_num[3]),
    .I2(ff_register_num[0]),
    .I3(ff_register_num[1]) 
);
defparam n1524_s3.INIT=16'h0001;
  LUT4 n1629_s2 (
    .F(n1629_6),
    .I0(n1572_4),
    .I1(ff_register_num[5]),
    .I2(ff_register_num[4]),
    .I3(ff_register_write) 
);
defparam n1629_s2.INIT=16'h2000;
  LUT4 n285_s3 (
    .F(n285_7),
    .I0(n288_4),
    .I1(w_cpu_vram_address[6]),
    .I2(w_cpu_vram_address[5]),
    .I3(w_cpu_vram_address[4]) 
);
defparam n285_s3.INIT=16'h8000;
  LUT4 n289_s2 (
    .F(n289_6),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_cpu_vram_address[3]) 
);
defparam n289_s2.INIT=16'h7F80;
  LUT4 n854_s2 (
    .F(n854_6),
    .I0(w_palette_num[1]),
    .I1(ff_color_palette_address[0]),
    .I2(w_palette_num[0]),
    .I3(w_palette_num[2]) 
);
defparam n854_s2.INIT=16'h7F80;
  LUT4 n1425_s4 (
    .F(n1425_8),
    .I0(n218_6),
    .I1(n1425_5),
    .I2(ff_vram_address_inc),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1425_s4.INIT=16'h0008;
  LUT4 n917_s3 (
    .F(n917_9),
    .I0(w_bus_write),
    .I1(w_bus_valid),
    .I2(w_bus_address_1),
    .I3(w_bus_address_0) 
);
defparam n917_s3.INIT=16'h0400;
  LUT4 n1541_s2 (
    .F(n1541_6),
    .I0(ff_register_num[3]),
    .I1(ff_register_num[4]),
    .I2(ff_register_num[5]),
    .I3(ff_register_write) 
);
defparam n1541_s2.INIT=16'h0200;
  LUT4 n1572_s2 (
    .F(n1572_6),
    .I0(ff_register_num[4]),
    .I1(ff_register_num[5]),
    .I2(ff_register_write),
    .I3(n1572_4) 
);
defparam n1572_s2.INIT=16'h1000;
  LUT4 n1524_s4 (
    .F(n1524_9),
    .I0(ff_register_num[4]),
    .I1(ff_register_num[5]),
    .I2(ff_register_write),
    .I3(n1524_7) 
);
defparam n1524_s4.INIT=16'h1000;
  LUT4 ff_vram_valid_s6 (
    .F(ff_vram_valid_10),
    .I0(w_g4567_vram_valid),
    .I1(w_g123m_vram_valid),
    .I2(w_t12_vram_valid),
    .I3(ff_vram_valid_8) 
);
defparam ff_vram_valid_s6.INIT=16'h0100;
  LUT4 n125_s6 (
    .F(n125_12),
    .I0(w_cpu_vram_write),
    .I1(ff_vram_valid_10),
    .I2(w_cpu_vram_rdata_en),
    .I3(ff_vram_address_inc) 
);
defparam n125_s6.INIT=16'h00F8;
  DFFCE ff_1st_byte_7_s0 (
    .Q(ff_1st_byte[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk42m),
    .CE(n1366_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_6_s0 (
    .Q(ff_1st_byte[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk42m),
    .CE(n1366_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_5_s0 (
    .Q(ff_1st_byte[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk42m),
    .CE(n1366_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_4_s0 (
    .Q(ff_1st_byte[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk42m),
    .CE(n1366_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_3_s0 (
    .Q(ff_1st_byte[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk42m),
    .CE(n1366_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_2_s0 (
    .Q(ff_1st_byte[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(n1366_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_1_s0 (
    .Q(ff_1st_byte[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(n1366_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_0_s0 (
    .Q(ff_1st_byte[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(n1366_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_write_s0 (
    .Q(ff_register_write),
    .D(n1368_3),
    .CLK(clk42m),
    .CE(ff_register_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_5_s0 (
    .Q(ff_register_num[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk42m),
    .CE(n1372_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_4_s0 (
    .Q(ff_register_num[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk42m),
    .CE(n1372_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_3_s0 (
    .Q(ff_register_num[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk42m),
    .CE(n1372_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_2_s0 (
    .Q(ff_register_num[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(n1372_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_1_s0 (
    .Q(ff_register_num[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(n1372_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_0_s0 (
    .Q(ff_register_num[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(n1372_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(w_cpu_vram_valid),
    .D(n113_8),
    .CLK(clk42m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_cpu_vram_write),
    .D(w_bus_write),
    .CLK(clk42m),
    .CE(n1425_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_cpu_vram_wdata[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk42m),
    .CE(n1425_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_cpu_vram_wdata[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk42m),
    .CE(n1425_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_cpu_vram_wdata[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk42m),
    .CE(n1425_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_cpu_vram_wdata[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk42m),
    .CE(n1425_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_cpu_vram_wdata[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk42m),
    .CE(n1425_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_cpu_vram_wdata[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(n1425_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_cpu_vram_wdata[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(n1425_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_cpu_vram_wdata[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(n1425_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_4_s0 (
    .Q(reg_screen_mode[4]),
    .D(ff_1st_byte[3]),
    .CLK(clk42m),
    .CE(n1524_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_3_s0 (
    .Q(reg_screen_mode[3]),
    .D(ff_1st_byte[2]),
    .CLK(clk42m),
    .CE(n1524_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_2_s0 (
    .Q(reg_screen_mode[2]),
    .D(ff_1st_byte[1]),
    .CLK(clk42m),
    .CE(n1524_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_1_s0 (
    .Q(reg_screen_mode[1]),
    .D(ff_1st_byte[3]),
    .CLK(clk42m),
    .CE(n1527_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_0_s0 (
    .Q(reg_screen_mode[0]),
    .D(ff_1st_byte[4]),
    .CLK(clk42m),
    .CE(n1527_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_16_s0 (
    .Q(reg_pattern_name_table_base[16]),
    .D(ff_1st_byte[6]),
    .CLK(clk42m),
    .CE(n1534_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_15_s0 (
    .Q(reg_pattern_name_table_base[15]),
    .D(ff_1st_byte[5]),
    .CLK(clk42m),
    .CE(n1534_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_14_s0 (
    .Q(reg_pattern_name_table_base[14]),
    .D(ff_1st_byte[4]),
    .CLK(clk42m),
    .CE(n1534_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_13_s0 (
    .Q(reg_pattern_name_table_base[13]),
    .D(ff_1st_byte[3]),
    .CLK(clk42m),
    .CE(n1534_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_12_s0 (
    .Q(reg_pattern_name_table_base[12]),
    .D(ff_1st_byte[2]),
    .CLK(clk42m),
    .CE(n1534_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_11_s0 (
    .Q(reg_pattern_name_table_base[11]),
    .D(ff_1st_byte[1]),
    .CLK(clk42m),
    .CE(n1534_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_10_s0 (
    .Q(reg_pattern_name_table_base[10]),
    .D(ff_1st_byte[0]),
    .CLK(clk42m),
    .CE(n1534_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_16_s0 (
    .Q(reg_color_table_base[16]),
    .D(ff_1st_byte[2]),
    .CLK(clk42m),
    .CE(n1541_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_15_s0 (
    .Q(reg_color_table_base[15]),
    .D(ff_1st_byte[1]),
    .CLK(clk42m),
    .CE(n1541_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_14_s0 (
    .Q(reg_color_table_base[14]),
    .D(ff_1st_byte[0]),
    .CLK(clk42m),
    .CE(n1541_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_13_s0 (
    .Q(reg_color_table_base[13]),
    .D(ff_1st_byte[7]),
    .CLK(clk42m),
    .CE(n1544_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_12_s0 (
    .Q(reg_color_table_base[12]),
    .D(ff_1st_byte[6]),
    .CLK(clk42m),
    .CE(n1544_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_11_s0 (
    .Q(reg_color_table_base[11]),
    .D(ff_1st_byte[5]),
    .CLK(clk42m),
    .CE(n1544_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_10_s0 (
    .Q(reg_color_table_base[10]),
    .D(ff_1st_byte[4]),
    .CLK(clk42m),
    .CE(n1544_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_9_s0 (
    .Q(reg_color_table_base[9]),
    .D(ff_1st_byte[3]),
    .CLK(clk42m),
    .CE(n1544_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_8_s0 (
    .Q(reg_color_table_base[8]),
    .D(ff_1st_byte[2]),
    .CLK(clk42m),
    .CE(n1544_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_7_s0 (
    .Q(reg_color_table_base[7]),
    .D(ff_1st_byte[1]),
    .CLK(clk42m),
    .CE(n1544_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_6_s0 (
    .Q(reg_color_table_base[6]),
    .D(ff_1st_byte[0]),
    .CLK(clk42m),
    .CE(n1544_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_16_s0 (
    .Q(reg_pattern_generator_table_base[16]),
    .D(ff_1st_byte[5]),
    .CLK(clk42m),
    .CE(n1552_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_15_s0 (
    .Q(reg_pattern_generator_table_base[15]),
    .D(ff_1st_byte[4]),
    .CLK(clk42m),
    .CE(n1552_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_14_s0 (
    .Q(reg_pattern_generator_table_base[14]),
    .D(ff_1st_byte[3]),
    .CLK(clk42m),
    .CE(n1552_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_13_s0 (
    .Q(reg_pattern_generator_table_base[13]),
    .D(ff_1st_byte[2]),
    .CLK(clk42m),
    .CE(n1552_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_12_s0 (
    .Q(reg_pattern_generator_table_base[12]),
    .D(ff_1st_byte[1]),
    .CLK(clk42m),
    .CE(n1552_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_11_s0 (
    .Q(reg_pattern_generator_table_base[11]),
    .D(ff_1st_byte[0]),
    .CLK(clk42m),
    .CE(n1552_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_7_s0 (
    .Q(reg_backdrop_color[7]),
    .D(ff_1st_byte[7]),
    .CLK(clk42m),
    .CE(n1572_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_6_s0 (
    .Q(reg_backdrop_color[6]),
    .D(ff_1st_byte[6]),
    .CLK(clk42m),
    .CE(n1572_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_5_s0 (
    .Q(reg_backdrop_color[5]),
    .D(ff_1st_byte[5]),
    .CLK(clk42m),
    .CE(n1572_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_4_s0 (
    .Q(reg_backdrop_color[4]),
    .D(ff_1st_byte[4]),
    .CLK(clk42m),
    .CE(n1572_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_3_s0 (
    .Q(reg_backdrop_color[3]),
    .D(ff_1st_byte[3]),
    .CLK(clk42m),
    .CE(n1572_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_2_s0 (
    .Q(reg_backdrop_color[2]),
    .D(ff_1st_byte[2]),
    .CLK(clk42m),
    .CE(n1572_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_1_s0 (
    .Q(reg_backdrop_color[1]),
    .D(ff_1st_byte[1]),
    .CLK(clk42m),
    .CE(n1572_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_0_s0 (
    .Q(reg_backdrop_color[0]),
    .D(ff_1st_byte[0]),
    .CLK(clk42m),
    .CE(n1572_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_50hz_mode_s0 (
    .Q(reg_50hz_mode),
    .D(ff_1st_byte[1]),
    .CLK(clk42m),
    .CE(n1582_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interlace_mode_s0 (
    .Q(reg_interlace_mode),
    .D(ff_1st_byte[3]),
    .CLK(clk42m),
    .CE(n1582_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_212lines_mode_s0 (
    .Q(reg_212lines_mode),
    .D(ff_1st_byte[7]),
    .CLK(clk42m),
    .CE(n1582_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_7_s0 (
    .Q(reg_vertical_offset[7]),
    .D(ff_1st_byte[7]),
    .CLK(clk42m),
    .CE(n1629_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_6_s0 (
    .Q(reg_vertical_offset[6]),
    .D(ff_1st_byte[6]),
    .CLK(clk42m),
    .CE(n1629_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_5_s0 (
    .Q(reg_vertical_offset[5]),
    .D(ff_1st_byte[5]),
    .CLK(clk42m),
    .CE(n1629_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_4_s0 (
    .Q(reg_vertical_offset[4]),
    .D(ff_1st_byte[4]),
    .CLK(clk42m),
    .CE(n1629_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_3_s0 (
    .Q(reg_vertical_offset[3]),
    .D(ff_1st_byte[3]),
    .CLK(clk42m),
    .CE(n1629_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_2_s0 (
    .Q(reg_vertical_offset[2]),
    .D(ff_1st_byte[2]),
    .CLK(clk42m),
    .CE(n1629_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_1_s0 (
    .Q(reg_vertical_offset[1]),
    .D(ff_1st_byte[1]),
    .CLK(clk42m),
    .CE(n1629_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_0_s0 (
    .Q(reg_vertical_offset[0]),
    .D(ff_1st_byte[0]),
    .CLK(clk42m),
    .CE(n1629_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_palette_valid_s0 (
    .Q(w_palette_valid),
    .D(n820_3),
    .CLK(clk42m),
    .CE(ff_color_palette_valid_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(w_palette_r[2]),
    .D(w_bus_wdata[6]),
    .CLK(clk42m),
    .CE(n1664_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(w_palette_r[1]),
    .D(w_bus_wdata[5]),
    .CLK(clk42m),
    .CE(n1664_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(w_palette_r[0]),
    .D(w_bus_wdata[4]),
    .CLK(clk42m),
    .CE(n1664_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(w_palette_g[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(ff_palette_g_2_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(w_palette_g[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(ff_palette_g_2_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(w_palette_g[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(ff_palette_g_2_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(w_palette_b[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(n1664_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(w_palette_b[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(n1664_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(w_palette_b[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(n1664_4),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_en_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(n917_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_busy_s1 (
    .Q(ff_busy),
    .D(n136_8),
    .CLK(clk42m),
    .CE(ff_busy_8),
    .CLEAR(n36_6) 
);
defparam ff_busy_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_cpu_vram_address[16]),
    .D(n293_3),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_cpu_vram_address[15]),
    .D(n294_3),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_cpu_vram_address[14]),
    .D(n295_3),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_cpu_vram_address[13]),
    .D(n279_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_cpu_vram_address[12]),
    .D(n280_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_cpu_vram_address[11]),
    .D(n281_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_cpu_vram_address[10]),
    .D(n282_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_cpu_vram_address[9]),
    .D(n283_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_cpu_vram_address[8]),
    .D(n284_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_cpu_vram_address[7]),
    .D(n285_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_cpu_vram_address[6]),
    .D(n286_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_cpu_vram_address[5]),
    .D(n287_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_cpu_vram_address[4]),
    .D(n288_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_cpu_vram_address[3]),
    .D(n289_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_cpu_vram_address[2]),
    .D(n290_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_cpu_vram_address[1]),
    .D(n291_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_cpu_vram_address[0]),
    .D(n292_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_4_s1 (
    .Q(w_palette_num[3]),
    .D(n853_3),
    .CLK(clk42m),
    .CE(n815_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_4_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_3_s1 (
    .Q(w_palette_num[2]),
    .D(n854_3),
    .CLK(clk42m),
    .CE(n815_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_3_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_2_s1 (
    .Q(w_palette_num[1]),
    .D(n855_3),
    .CLK(clk42m),
    .CE(n815_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_2_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_1_s1 (
    .Q(w_palette_num[0]),
    .D(n856_3),
    .CLK(clk42m),
    .CE(n815_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_0_s1 (
    .Q(ff_color_palette_address[0]),
    .D(n857_8),
    .CLK(clk42m),
    .CE(n815_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_0_s1.INIT=1'b0;
  DFFCE ff_2nd_access_s1 (
    .Q(ff_2nd_access),
    .D(n68_5),
    .CLK(clk42m),
    .CE(n1368_3),
    .CLEAR(n36_6) 
);
defparam ff_2nd_access_s1.INIT=1'b0;
  DFFC ff_vram_address_inc_s5 (
    .Q(ff_vram_address_inc),
    .D(n125_12),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_inc_s5.INIT=1'b0;
  INV n68_s2 (
    .O(n68_5),
    .I(ff_2nd_access) 
);
  INV n113_s3 (
    .O(n113_8),
    .I(w_cpu_vram_valid) 
);
  INV n136_s3 (
    .O(n136_8),
    .I(ff_vram_address_inc) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_cpu_interface */
module vdp_timing_control_ssg (
  clk42m,
  n36_6,
  n83_10,
  ff_phase_2_7,
  n399_5,
  reg_212lines_mode,
  reg_interlace_mode,
  reg_50hz_mode,
  reg_vertical_offset,
  ff_v_active,
  ff_h_active,
  w_h_count_end,
  ff_h_active_8,
  w_h_count_end_11,
  w_h_count_end_13,
  w_h_count_end_14,
  n196_10,
  n106_8,
  w_screen_pos_y_Z_6_11,
  w_h_count,
  ff_half_count,
  w_screen_pos_x_Z,
  w_v_count,
  w_pixel_pos_y_Z
)
;
input clk42m;
input n36_6;
input n83_10;
input ff_phase_2_7;
input n399_5;
input reg_212lines_mode;
input reg_interlace_mode;
input reg_50hz_mode;
input [7:0] reg_vertical_offset;
output ff_v_active;
output ff_h_active;
output w_h_count_end;
output ff_h_active_8;
output w_h_count_end_11;
output w_h_count_end_13;
output w_h_count_end_14;
output n196_10;
output n106_8;
output w_screen_pos_y_Z_6_11;
output [10:0] w_h_count;
output [11:6] ff_half_count;
output [5:0] w_screen_pos_x_Z;
output [9:0] w_v_count;
output [7:0] w_pixel_pos_y_Z;
wire n196_7;
wire ff_v_active_6;
wire n113_8;
wire n112_7;
wire n111_7;
wire n110_7;
wire n109_7;
wire n107_7;
wire n105_7;
wire n104_7;
wire n67_7;
wire n64_7;
wire n62_7;
wire n59_7;
wire n28_7;
wire n26_7;
wire n25_7;
wire n24_7;
wire n23_7;
wire n22_7;
wire n21_7;
wire n20_7;
wire n19_7;
wire w_h_count_end_12;
wire n196_8;
wire n196_9;
wire ff_h_active_9;
wire ff_v_active_7;
wire ff_v_active_8;
wire n113_9;
wire n109_8;
wire n108_8;
wire n69_9;
wire n61_8;
wire n60_8;
wire n58_8;
wire n23_8;
wire n19_8;
wire ff_v_active_9;
wire n113_10;
wire n113_11;
wire n113_12;
wire n113_13;
wire n113_14;
wire n113_15;
wire n22_10;
wire n60_10;
wire n105_10;
wire n106_10;
wire n108_10;
wire n25_10;
wire n27_9;
wire n58_10;
wire n61_10;
wire n63_10;
wire n65_10;
wire n66_9;
wire n68_9;
wire n69_11;
wire n63_12;
wire n65_12;
wire w_pixel_pos_y_Z_0_2;
wire w_pixel_pos_y_Z_1_2;
wire w_pixel_pos_y_Z_2_2;
wire w_pixel_pos_y_Z_3_2;
wire w_pixel_pos_y_Z_4_2;
wire w_pixel_pos_y_Z_5_2;
wire w_pixel_pos_y_Z_6_2;
wire w_pixel_pos_y_Z_7_0_COUT;
wire n29_9;
wire w_screen_pos_y_Z_2_11;
wire [7:3] w_screen_pos_y_Z;
wire VCC;
wire GND;
  LUT4 w_h_count_end_s7 (
    .F(w_h_count_end),
    .I0(w_h_count_end_11),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_13),
    .I3(w_h_count_end_14) 
);
defparam w_h_count_end_s7.INIT=16'h8000;
  LUT4 n196_s4 (
    .F(n196_7),
    .I0(w_v_count[7]),
    .I1(n196_8),
    .I2(n196_9),
    .I3(n196_10) 
);
defparam n196_s4.INIT=16'h4000;
  LUT4 ff_h_active_s3 (
    .F(ff_h_active_8),
    .I0(ff_half_count[8]),
    .I1(ff_phase_2_7),
    .I2(n399_5),
    .I3(ff_h_active_9) 
);
defparam ff_h_active_s3.INIT=16'h8000;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_6),
    .I0(ff_v_active_7),
    .I1(ff_v_active_8),
    .I2(n196_7),
    .I3(w_h_count_end) 
);
defparam ff_v_active_s2.INIT=16'hF400;
  LUT4 w_screen_pos_y_Z_5_s3 (
    .F(w_screen_pos_y_Z[5]),
    .I0(w_v_count[3]),
    .I1(w_v_count[4]),
    .I2(w_v_count[5]),
    .I3(w_v_count[6]) 
);
defparam w_screen_pos_y_Z_5_s3.INIT=16'h01FE;
  LUT2 n113_s3 (
    .F(n113_8),
    .I0(w_v_count[0]),
    .I1(n113_9) 
);
defparam n113_s3.INIT=4'h1;
  LUT3 n112_s2 (
    .F(n112_7),
    .I0(n113_9),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n112_s2.INIT=8'h14;
  LUT4 n111_s2 (
    .F(n111_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(n113_9),
    .I3(w_v_count[2]) 
);
defparam n111_s2.INIT=16'h0708;
  LUT3 n110_s2 (
    .F(n110_7),
    .I0(n113_9),
    .I1(w_v_count[3]),
    .I2(n196_8) 
);
defparam n110_s2.INIT=8'h14;
  LUT3 n109_s2 (
    .F(n109_7),
    .I0(n113_9),
    .I1(w_v_count[4]),
    .I2(n109_8) 
);
defparam n109_s2.INIT=8'h14;
  LUT4 n107_s2 (
    .F(n107_7),
    .I0(w_v_count[5]),
    .I1(n108_8),
    .I2(n113_9),
    .I3(w_v_count[6]) 
);
defparam n107_s2.INIT=16'h0708;
  LUT2 n105_s2 (
    .F(n105_7),
    .I0(w_v_count[8]),
    .I1(n105_10) 
);
defparam n105_s2.INIT=4'h6;
  LUT4 n104_s2 (
    .F(n104_7),
    .I0(n113_9),
    .I1(n105_10),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n104_s2.INIT=16'h35C0;
  LUT4 n67_s2 (
    .F(n67_7),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(n69_9),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n67_s2.INIT=16'h0708;
  LUT4 n64_s2 (
    .F(n64_7),
    .I0(w_screen_pos_x_Z[4]),
    .I1(n65_12),
    .I2(n69_9),
    .I3(w_screen_pos_x_Z[5]) 
);
defparam n64_s2.INIT=16'h0708;
  LUT4 n62_s2 (
    .F(n62_7),
    .I0(ff_half_count[6]),
    .I1(n63_12),
    .I2(n69_9),
    .I3(ff_half_count[7]) 
);
defparam n62_s2.INIT=16'h0708;
  LUT4 n59_s2 (
    .F(n59_7),
    .I0(ff_half_count[9]),
    .I1(n60_8),
    .I2(n69_9),
    .I3(ff_half_count[10]) 
);
defparam n59_s2.INIT=16'h0708;
  LUT2 n28_s2 (
    .F(n28_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n28_s2.INIT=4'h6;
  LUT4 n26_s2 (
    .F(n26_7),
    .I0(w_h_count[2]),
    .I1(w_h_count_end_11),
    .I2(w_h_count_end),
    .I3(w_h_count[3]) 
);
defparam n26_s2.INIT=16'h0708;
  LUT3 n25_s2 (
    .F(n25_7),
    .I0(w_h_count_end),
    .I1(w_h_count[4]),
    .I2(n25_10) 
);
defparam n25_s2.INIT=8'h14;
  LUT3 n24_s2 (
    .F(n24_7),
    .I0(w_h_count[4]),
    .I1(n25_10),
    .I2(w_h_count[5]) 
);
defparam n24_s2.INIT=8'h78;
  LUT4 n23_s2 (
    .F(n23_7),
    .I0(n25_10),
    .I1(n23_8),
    .I2(w_h_count_end),
    .I3(w_h_count[6]) 
);
defparam n23_s2.INIT=16'h0708;
  LUT2 n22_s2 (
    .F(n22_7),
    .I0(w_h_count[7]),
    .I1(n22_10) 
);
defparam n22_s2.INIT=4'h6;
  LUT4 n21_s2 (
    .F(n21_7),
    .I0(w_h_count[7]),
    .I1(n22_10),
    .I2(w_h_count_end),
    .I3(w_h_count[8]) 
);
defparam n21_s2.INIT=16'h0708;
  LUT4 n20_s2 (
    .F(n20_7),
    .I0(w_h_count[7]),
    .I1(w_h_count[8]),
    .I2(n22_10),
    .I3(w_h_count[9]) 
);
defparam n20_s2.INIT=16'h7F80;
  LUT4 n19_s2 (
    .F(n19_7),
    .I0(n22_10),
    .I1(n19_8),
    .I2(w_h_count_end),
    .I3(w_h_count[10]) 
);
defparam n19_s2.INIT=16'h0708;
  LUT2 w_screen_pos_y_Z_3_s4 (
    .F(w_screen_pos_y_Z[3]),
    .I0(w_v_count[3]),
    .I1(w_v_count[4]) 
);
defparam w_screen_pos_y_Z_3_s4.INIT=4'h9;
  LUT3 w_screen_pos_y_Z_4_s4 (
    .F(w_screen_pos_y_Z[4]),
    .I0(w_v_count[3]),
    .I1(w_v_count[4]),
    .I2(w_v_count[5]) 
);
defparam w_screen_pos_y_Z_4_s4.INIT=8'hE1;
  LUT2 w_screen_pos_y_Z_6_s4 (
    .F(w_screen_pos_y_Z[6]),
    .I0(w_v_count[7]),
    .I1(w_screen_pos_y_Z_6_11) 
);
defparam w_screen_pos_y_Z_6_s4.INIT=4'h9;
  LUT3 w_screen_pos_y_Z_7_s4 (
    .F(w_screen_pos_y_Z[7]),
    .I0(w_v_count[7]),
    .I1(w_screen_pos_y_Z_6_11),
    .I2(w_v_count[8]) 
);
defparam w_screen_pos_y_Z_7_s4.INIT=8'hE1;
  LUT2 w_h_count_end_s8 (
    .F(w_h_count_end_11),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam w_h_count_end_s8.INIT=4'h8;
  LUT2 w_h_count_end_s9 (
    .F(w_h_count_end_12),
    .I0(w_h_count[3]),
    .I1(w_h_count[2]) 
);
defparam w_h_count_end_s9.INIT=4'h4;
  LUT4 w_h_count_end_s10 (
    .F(w_h_count_end_13),
    .I0(w_h_count[7]),
    .I1(w_h_count[9]),
    .I2(w_h_count[6]),
    .I3(w_h_count[10]) 
);
defparam w_h_count_end_s10.INIT=16'h1000;
  LUT3 w_h_count_end_s11 (
    .F(w_h_count_end_14),
    .I0(w_h_count[5]),
    .I1(w_h_count[4]),
    .I2(w_h_count[8]) 
);
defparam w_h_count_end_s11.INIT=8'h40;
  LUT3 n196_s5 (
    .F(n196_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[2]) 
);
defparam n196_s5.INIT=8'h80;
  LUT4 n196_s6 (
    .F(n196_9),
    .I0(w_v_count[3]),
    .I1(w_v_count[4]),
    .I2(w_v_count[5]),
    .I3(w_v_count[6]) 
);
defparam n196_s6.INIT=16'h0100;
  LUT2 n196_s7 (
    .F(n196_10),
    .I0(w_v_count[8]),
    .I1(w_v_count[9]) 
);
defparam n196_s7.INIT=4'h1;
  LUT4 ff_h_active_s4 (
    .F(ff_h_active_9),
    .I0(ff_half_count[6]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[9]),
    .I3(ff_half_count[10]) 
);
defparam ff_h_active_s4.INIT=16'h0001;
  LUT4 ff_v_active_s3 (
    .F(ff_v_active_7),
    .I0(reg_212lines_mode),
    .I1(n196_9),
    .I2(n196_8),
    .I3(ff_v_active_9) 
);
defparam ff_v_active_s3.INIT=16'h00BF;
  LUT3 ff_v_active_s4 (
    .F(ff_v_active_8),
    .I0(w_v_count[9]),
    .I1(w_v_count[8]),
    .I2(w_v_count[7]) 
);
defparam ff_v_active_s4.INIT=8'h40;
  LUT4 n113_s4 (
    .F(n113_9),
    .I0(n113_10),
    .I1(n113_11),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n113_s4.INIT=16'h0E00;
  LUT4 n109_s3 (
    .F(n109_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[2]),
    .I3(w_v_count[3]) 
);
defparam n109_s3.INIT=16'h8000;
  LUT2 n108_s3 (
    .F(n108_8),
    .I0(w_v_count[4]),
    .I1(n109_8) 
);
defparam n108_s3.INIT=4'h8;
  LUT2 n106_s3 (
    .F(n106_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]) 
);
defparam n106_s3.INIT=4'h8;
  LUT2 n69_s4 (
    .F(n69_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end) 
);
defparam n69_s4.INIT=4'h8;
  LUT4 n61_s3 (
    .F(n61_8),
    .I0(ff_half_count[6]),
    .I1(ff_half_count[7]),
    .I2(ff_phase_2_7),
    .I3(n399_5) 
);
defparam n61_s3.INIT=16'h8000;
  LUT2 n60_s3 (
    .F(n60_8),
    .I0(ff_half_count[8]),
    .I1(n61_8) 
);
defparam n60_s3.INIT=4'h8;
  LUT4 n58_s3 (
    .F(n58_8),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[10]),
    .I3(n61_8) 
);
defparam n58_s3.INIT=16'h8000;
  LUT2 n23_s3 (
    .F(n23_8),
    .I0(w_h_count[4]),
    .I1(w_h_count[5]) 
);
defparam n23_s3.INIT=4'h8;
  LUT3 n19_s3 (
    .F(n19_8),
    .I0(w_h_count[7]),
    .I1(w_h_count[8]),
    .I2(w_h_count[9]) 
);
defparam n19_s3.INIT=8'h80;
  LUT4 w_screen_pos_y_Z_6_s5 (
    .F(w_screen_pos_y_Z_6_11),
    .I0(w_v_count[4]),
    .I1(w_v_count[5]),
    .I2(w_v_count[3]),
    .I3(w_v_count[6]) 
);
defparam w_screen_pos_y_Z_6_s5.INIT=16'hFE00;
  LUT4 ff_v_active_s5 (
    .F(ff_v_active_9),
    .I0(w_v_count[4]),
    .I1(w_v_count[5]),
    .I2(w_v_count[6]),
    .I3(n109_8) 
);
defparam ff_v_active_s5.INIT=16'h4000;
  LUT4 n113_s5 (
    .F(n113_10),
    .I0(w_v_count[7]),
    .I1(n113_12),
    .I2(n106_8),
    .I3(n113_13) 
);
defparam n113_s5.INIT=16'h1000;
  LUT4 n113_s6 (
    .F(n113_11),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n113_14),
    .I3(n113_15) 
);
defparam n113_s6.INIT=16'h0100;
  LUT3 n113_s7 (
    .F(n113_12),
    .I0(reg_interlace_mode),
    .I1(reg_50hz_mode),
    .I2(w_v_count[0]) 
);
defparam n113_s7.INIT=8'h07;
  LUT4 n113_s8 (
    .F(n113_13),
    .I0(w_v_count[1]),
    .I1(w_v_count[2]),
    .I2(w_v_count[3]),
    .I3(w_v_count[4]) 
);
defparam n113_s8.INIT=16'h0100;
  LUT4 n113_s9 (
    .F(n113_14),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(reg_interlace_mode),
    .I3(w_v_count[2]) 
);
defparam n113_s9.INIT=16'hEFF7;
  LUT4 n113_s10 (
    .F(n113_15),
    .I0(reg_50hz_mode),
    .I1(w_v_count[4]),
    .I2(w_v_count[7]),
    .I3(w_v_count[3]) 
);
defparam n113_s10.INIT=16'h0100;
  LUT4 n22_s4 (
    .F(n22_10),
    .I0(w_h_count[6]),
    .I1(n25_10),
    .I2(w_h_count[4]),
    .I3(w_h_count[5]) 
);
defparam n22_s4.INIT=16'h8000;
  LUT4 n60_s4 (
    .F(n60_10),
    .I0(n69_9),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[8]),
    .I3(n61_8) 
);
defparam n60_s4.INIT=16'h1444;
  LUT4 n105_s4 (
    .F(n105_10),
    .I0(w_v_count[7]),
    .I1(w_v_count[5]),
    .I2(w_v_count[6]),
    .I3(n108_8) 
);
defparam n105_s4.INIT=16'h8000;
  LUT4 n106_s4 (
    .F(n106_10),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n108_8),
    .I3(w_v_count[7]) 
);
defparam n106_s4.INIT=16'h7F80;
  LUT4 n108_s4 (
    .F(n108_10),
    .I0(n113_9),
    .I1(w_v_count[5]),
    .I2(w_v_count[4]),
    .I3(n109_8) 
);
defparam n108_s4.INIT=16'h1444;
  LUT4 n25_s4 (
    .F(n25_10),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(w_h_count[0]),
    .I3(w_h_count[1]) 
);
defparam n25_s4.INIT=16'h8000;
  LUT3 n27_s3 (
    .F(n27_9),
    .I0(w_h_count[2]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]) 
);
defparam n27_s3.INIT=8'h6A;
  LUT4 n58_s4 (
    .F(n58_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[11]),
    .I3(n58_8) 
);
defparam n58_s4.INIT=16'h0770;
  LUT4 n61_s4 (
    .F(n61_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[8]),
    .I3(n61_8) 
);
defparam n61_s4.INIT=16'h0770;
  LUT4 n63_s4 (
    .F(n63_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[6]),
    .I3(n63_12) 
);
defparam n63_s4.INIT=16'h0770;
  LUT4 n65_s4 (
    .F(n65_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(w_screen_pos_x_Z[4]),
    .I3(n65_12) 
);
defparam n65_s4.INIT=16'h0770;
  LUT4 n66_s3 (
    .F(n66_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(w_screen_pos_x_Z[3]),
    .I3(ff_phase_2_7) 
);
defparam n66_s3.INIT=16'h0770;
  LUT4 n68_s3 (
    .F(n68_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n68_s3.INIT=16'h0770;
  LUT3 n69_s5 (
    .F(n69_11),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_v_count[0]),
    .I2(w_h_count_end) 
);
defparam n69_s5.INIT=8'h15;
  LUT4 n63_s5 (
    .F(n63_12),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(n399_5) 
);
defparam n63_s5.INIT=16'h8000;
  LUT4 n65_s5 (
    .F(n65_12),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n65_s5.INIT=16'h8000;
  DFFC ff_h_count_9_s0 (
    .Q(w_h_count[9]),
    .D(n20_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_8_s0 (
    .Q(w_h_count[8]),
    .D(n21_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_7_s0 (
    .Q(w_h_count[7]),
    .D(n22_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_6_s0 (
    .Q(w_h_count[6]),
    .D(n23_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_5_s0 (
    .Q(w_h_count[5]),
    .D(n24_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_4_s0 (
    .Q(w_h_count[4]),
    .D(n25_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_3_s0 (
    .Q(w_h_count[3]),
    .D(n26_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_2_s0 (
    .Q(w_h_count[2]),
    .D(n27_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_1_s0 (
    .Q(w_h_count[1]),
    .D(n28_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_0_s0 (
    .Q(w_h_count[0]),
    .D(n29_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_11_s0 (
    .Q(ff_half_count[11]),
    .D(n58_10),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_10_s0 (
    .Q(ff_half_count[10]),
    .D(n59_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_9_s0 (
    .Q(ff_half_count[9]),
    .D(n60_10),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_8_s0 (
    .Q(ff_half_count[8]),
    .D(n61_10),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_7_s0 (
    .Q(ff_half_count[7]),
    .D(n62_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_6_s0 (
    .Q(ff_half_count[6]),
    .D(n63_10),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_5_s0 (
    .Q(w_screen_pos_x_Z[5]),
    .D(n64_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_4_s0 (
    .Q(w_screen_pos_x_Z[4]),
    .D(n65_10),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_3_s0 (
    .Q(w_screen_pos_x_Z[3]),
    .D(n66_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_2_s0 (
    .Q(w_screen_pos_x_Z[2]),
    .D(n67_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_1_s0 (
    .Q(w_screen_pos_x_Z[1]),
    .D(n68_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_0_s0 (
    .Q(w_screen_pos_x_Z[0]),
    .D(n69_11),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_9_s0 (
    .Q(w_v_count[9]),
    .D(n104_7),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_8_s0 (
    .Q(w_v_count[8]),
    .D(n105_7),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_7_s0 (
    .Q(w_v_count[7]),
    .D(n106_10),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_6_s0 (
    .Q(w_v_count[6]),
    .D(n107_7),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_5_s0 (
    .Q(w_v_count[5]),
    .D(n108_10),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_4_s0 (
    .Q(w_v_count[4]),
    .D(n109_7),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_3_s0 (
    .Q(w_v_count[3]),
    .D(n110_7),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_2_s0 (
    .Q(w_v_count[2]),
    .D(n111_7),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_1_s0 (
    .Q(w_v_count[1]),
    .D(n112_7),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_0_s0 (
    .Q(w_v_count[0]),
    .D(n113_8),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(ff_v_active),
    .D(n196_7),
    .CLK(clk42m),
    .CE(ff_v_active_6),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_10_s0 (
    .Q(w_h_count[10]),
    .D(n19_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_h_active_s1 (
    .Q(ff_h_active),
    .D(n83_10),
    .CLK(clk42m),
    .CE(ff_h_active_8),
    .CLEAR(n36_6) 
);
defparam ff_h_active_s1.INIT=1'b0;
  ALU w_pixel_pos_y_Z_0_s (
    .SUM(w_pixel_pos_y_Z[0]),
    .COUT(w_pixel_pos_y_Z_0_2),
    .I0(w_v_count[1]),
    .I1(reg_vertical_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_y_Z_0_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_1_s (
    .SUM(w_pixel_pos_y_Z[1]),
    .COUT(w_pixel_pos_y_Z_1_2),
    .I0(w_v_count[2]),
    .I1(reg_vertical_offset[1]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_0_2) 
);
defparam w_pixel_pos_y_Z_1_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_2_s (
    .SUM(w_pixel_pos_y_Z[2]),
    .COUT(w_pixel_pos_y_Z_2_2),
    .I0(w_screen_pos_y_Z_2_11),
    .I1(reg_vertical_offset[2]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_1_2) 
);
defparam w_pixel_pos_y_Z_2_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_3_s (
    .SUM(w_pixel_pos_y_Z[3]),
    .COUT(w_pixel_pos_y_Z_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(reg_vertical_offset[3]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_2_2) 
);
defparam w_pixel_pos_y_Z_3_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_4_s (
    .SUM(w_pixel_pos_y_Z[4]),
    .COUT(w_pixel_pos_y_Z_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(reg_vertical_offset[4]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_3_2) 
);
defparam w_pixel_pos_y_Z_4_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_5_s (
    .SUM(w_pixel_pos_y_Z[5]),
    .COUT(w_pixel_pos_y_Z_5_2),
    .I0(w_screen_pos_y_Z[5]),
    .I1(reg_vertical_offset[5]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_4_2) 
);
defparam w_pixel_pos_y_Z_5_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_6_s (
    .SUM(w_pixel_pos_y_Z[6]),
    .COUT(w_pixel_pos_y_Z_6_2),
    .I0(w_screen_pos_y_Z[6]),
    .I1(reg_vertical_offset[6]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_5_2) 
);
defparam w_pixel_pos_y_Z_6_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_7_s (
    .SUM(w_pixel_pos_y_Z[7]),
    .COUT(w_pixel_pos_y_Z_7_0_COUT),
    .I0(w_screen_pos_y_Z[7]),
    .I1(reg_vertical_offset[7]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_6_2) 
);
defparam w_pixel_pos_y_Z_7_s.ALU_MODE=0;
  INV n29_s4 (
    .O(n29_9),
    .I(w_h_count[0]) 
);
  INV w_screen_pos_y_Z_2_s5 (
    .O(w_screen_pos_y_Z_2_11),
    .I(w_v_count[3]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_ssg */
module vdp_timing_control_t12 (
  clk42m,
  n36_6,
  ff_phase_2_7,
  n547_4,
  n196_10,
  w_vs_end_6,
  w_screen_pos_y_Z_6_11,
  ff_h_active_8,
  n430_4,
  w_t12_vram_rdata,
  reg_color_table_base,
  reg_pattern_name_table_base,
  reg_screen_mode,
  w_pixel_pos_y_Z,
  reg_pattern_generator_table_base,
  w_v_count,
  ff_half_count,
  w_screen_pos_x_Z,
  w_t12_vram_valid,
  n276_16,
  n276_20,
  n83_10,
  w_t12_vram_address
)
;
input clk42m;
input n36_6;
input ff_phase_2_7;
input n547_4;
input n196_10;
input w_vs_end_6;
input w_screen_pos_y_Z_6_11;
input ff_h_active_8;
input n430_4;
input [7:0] w_t12_vram_rdata;
input [16:9] reg_color_table_base;
input [16:10] reg_pattern_name_table_base;
input [4:0] reg_screen_mode;
input [2:0] w_pixel_pos_y_Z;
input [16:11] reg_pattern_generator_table_base;
input [7:5] w_v_count;
input [11:11] ff_half_count;
input [2:0] w_screen_pos_x_Z;
output w_t12_vram_valid;
output n276_16;
output n276_20;
output n83_10;
output [16:0] w_t12_vram_address;
wire w_pattern_name_7_2;
wire w_pattern_name_6_2;
wire w_pattern_name_5_2;
wire w_pattern_name_4_2;
wire w_pattern_name_3_2;
wire w_pattern_num_4_2;
wire w_pattern_num_3_2;
wire w_pattern_num_2_2;
wire w_pattern_num_1_2;
wire w_pattern_num_0_2;
wire n180_3;
wire n181_3;
wire n399_4;
wire ff_pos_x_4_8;
wire ff_vram_address_16_6;
wire n276_15;
wire n275_18;
wire n274_11;
wire n273_11;
wire n267_11;
wire n266_11;
wire n265_11;
wire n264_12;
wire n263_12;
wire n262_12;
wire n261_12;
wire n260_12;
wire n49_7;
wire n153_7;
wire n152_7;
wire n52_7;
wire n51_7;
wire n179_6;
wire n100_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n95_7;
wire n94_7;
wire n407_5;
wire n276_17;
wire n275_19;
wire n275_20;
wire n274_12;
wire n273_12;
wire n267_12;
wire n266_12;
wire n265_12;
wire n264_13;
wire n263_13;
wire n262_13;
wire n261_13;
wire n260_13;
wire n259_15;
wire n51_8;
wire n99_8;
wire n95_8;
wire n267_13;
wire n266_13;
wire n265_13;
wire n101_9;
wire n101_11;
wire n407_7;
wire n49_10;
wire n94_10;
wire n97_10;
wire n99_10;
wire n50_9;
wire n53_9;
wire n54_9;
wire n154_9;
wire n259_17;
wire n268_15;
wire n269_15;
wire n270_15;
wire n271_15;
wire n272_15;
wire n101_14;
wire w_pre_pattern_name_3_2;
wire w_pre_pattern_name_4_2;
wire w_pre_pattern_name_5_2;
wire w_pre_pattern_name_6_2;
wire w_pre_pattern_name_7_2;
wire w_pre_pattern_name_8_2;
wire w_pre_pattern_name_9_2;
wire w_pre_pattern_name_10_0_COUT;
wire w_color_9_2;
wire w_color_10_2;
wire w_color_11_2;
wire w_color_12_2;
wire w_color_13_2;
wire w_color_14_2;
wire w_color_15_2;
wire w_color_16_0_COUT;
wire n166_2;
wire n166_3;
wire n165_2;
wire n165_3;
wire n164_2;
wire n164_3;
wire n163_2;
wire n163_3;
wire n162_2;
wire n161_6;
wire w_pattern_name_8_3;
wire w_pattern_name_9_3;
wire w_pattern_name_10_3;
wire w_pattern_name_11_3;
wire w_pattern_name_12_3;
wire w_pattern_name_13_3;
wire n268_11;
wire n269_11;
wire n270_11;
wire n271_11;
wire n272_11;
wire [0:0] w_mode;
wire [16:8] w_color;
wire [7:0] ff_pos_y;
wire [7:0] ff_pattern_num0;
wire [7:0] ff_pattern_num1;
wire [5:0] ff_pos_x;
wire [2:0] ff_phase;
wire [10:3] w_pre_pattern_name;
wire [15:8] w_pattern_name;
wire VCC;
wire GND;
  LUT3 n268_s8 (
    .F(w_pattern_name_7_2),
    .I0(w_pre_pattern_name[6]),
    .I1(w_pre_pattern_name[7]),
    .I2(w_mode[0]) 
);
defparam n268_s8.INIT=8'hCA;
  LUT3 n269_s8 (
    .F(w_pattern_name_6_2),
    .I0(w_pre_pattern_name[5]),
    .I1(w_pre_pattern_name[6]),
    .I2(w_mode[0]) 
);
defparam n269_s8.INIT=8'hCA;
  LUT3 n270_s8 (
    .F(w_pattern_name_5_2),
    .I0(w_pre_pattern_name[4]),
    .I1(w_pre_pattern_name[5]),
    .I2(w_mode[0]) 
);
defparam n270_s8.INIT=8'hCA;
  LUT3 n271_s8 (
    .F(w_pattern_name_4_2),
    .I0(w_pre_pattern_name[3]),
    .I1(w_pre_pattern_name[4]),
    .I2(w_mode[0]) 
);
defparam n271_s8.INIT=8'hCA;
  LUT3 n272_s8 (
    .F(w_pattern_name_3_2),
    .I0(ff_pos_x[2]),
    .I1(w_pre_pattern_name[3]),
    .I2(w_mode[0]) 
);
defparam n272_s8.INIT=8'hCA;
  LUT3 n268_s9 (
    .F(w_pattern_num_4_2),
    .I0(ff_pattern_num0[4]),
    .I1(ff_pattern_num1[4]),
    .I2(ff_phase[0]) 
);
defparam n268_s9.INIT=8'hCA;
  LUT3 n269_s9 (
    .F(w_pattern_num_3_2),
    .I0(ff_pattern_num0[3]),
    .I1(ff_pattern_num1[3]),
    .I2(ff_phase[0]) 
);
defparam n269_s9.INIT=8'hCA;
  LUT3 n270_s9 (
    .F(w_pattern_num_2_2),
    .I0(ff_pattern_num0[2]),
    .I1(ff_pattern_num1[2]),
    .I2(ff_phase[0]) 
);
defparam n270_s9.INIT=8'hCA;
  LUT3 n271_s9 (
    .F(w_pattern_num_1_2),
    .I0(ff_pattern_num0[1]),
    .I1(ff_pattern_num1[1]),
    .I2(ff_phase[0]) 
);
defparam n271_s9.INIT=8'hCA;
  LUT3 n272_s9 (
    .F(w_pattern_num_0_2),
    .I0(ff_pattern_num0[0]),
    .I1(ff_pattern_num1[0]),
    .I2(ff_phase[0]) 
);
defparam n272_s9.INIT=8'hCA;
  LUT4 w_mode_0_s0 (
    .F(w_mode[0]),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam w_mode_0_s0.INIT=16'h0100;
  LUT3 n180_s0 (
    .F(n180_3),
    .I0(w_pre_pattern_name[10]),
    .I1(w_pre_pattern_name[9]),
    .I2(w_mode[0]) 
);
defparam n180_s0.INIT=8'hAC;
  LUT3 n181_s0 (
    .F(n181_3),
    .I0(w_pre_pattern_name[8]),
    .I1(w_pre_pattern_name[9]),
    .I2(w_mode[0]) 
);
defparam n181_s0.INIT=8'hCA;
  LUT3 w_color_8_s0 (
    .F(w_color[8]),
    .I0(w_pre_pattern_name[7]),
    .I1(w_pre_pattern_name[8]),
    .I2(w_mode[0]) 
);
defparam w_color_8_s0.INIT=8'hCA;
  LUT4 n399_s1 (
    .F(n399_4),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(n547_4) 
);
defparam n399_s1.INIT=16'h1000;
  LUT4 ff_pos_x_4_s3 (
    .F(ff_pos_x_4_8),
    .I0(ff_phase_2_7),
    .I1(ff_phase[2]),
    .I2(n407_5),
    .I3(n83_10) 
);
defparam ff_pos_x_4_s3.INIT=16'hFF80;
  LUT3 ff_vram_address_16_s3 (
    .F(ff_vram_address_16_6),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(n547_4) 
);
defparam ff_vram_address_16_s3.INIT=8'h7F;
  LUT4 n276_s9 (
    .F(n276_15),
    .I0(reg_screen_mode[4]),
    .I1(n276_16),
    .I2(n276_17),
    .I3(n276_20) 
);
defparam n276_s9.INIT=16'h1000;
  LUT4 n275_s10 (
    .F(n275_18),
    .I0(n275_19),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n275_20),
    .I3(n547_4) 
);
defparam n275_s10.INIT=16'hC500;
  LUT4 n274_s5 (
    .F(n274_11),
    .I0(n274_12),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(ff_phase[1]),
    .I3(n547_4) 
);
defparam n274_s5.INIT=16'hCA00;
  LUT4 n273_s5 (
    .F(n273_11),
    .I0(n273_12),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(ff_phase[1]),
    .I3(n547_4) 
);
defparam n273_s5.INIT=16'hCA00;
  LUT4 n267_s5 (
    .F(n267_11),
    .I0(n267_12),
    .I1(w_color[8]),
    .I2(ff_phase[2]),
    .I3(n547_4) 
);
defparam n267_s5.INIT=16'hCA00;
  LUT4 n266_s5 (
    .F(n266_11),
    .I0(n266_12),
    .I1(w_color[9]),
    .I2(ff_phase[2]),
    .I3(n547_4) 
);
defparam n266_s5.INIT=16'hCA00;
  LUT4 n265_s5 (
    .F(n265_11),
    .I0(n265_12),
    .I1(w_color[10]),
    .I2(ff_phase[2]),
    .I3(n547_4) 
);
defparam n265_s5.INIT=16'hCA00;
  LUT4 n264_s6 (
    .F(n264_12),
    .I0(n264_13),
    .I1(w_color[11]),
    .I2(ff_phase[2]),
    .I3(n547_4) 
);
defparam n264_s6.INIT=16'hCA00;
  LUT4 n263_s6 (
    .F(n263_12),
    .I0(n263_13),
    .I1(w_color[12]),
    .I2(ff_phase[2]),
    .I3(n547_4) 
);
defparam n263_s6.INIT=16'hCA00;
  LUT4 n262_s6 (
    .F(n262_12),
    .I0(n262_13),
    .I1(w_color[13]),
    .I2(ff_phase[2]),
    .I3(n547_4) 
);
defparam n262_s6.INIT=16'hCA00;
  LUT4 n261_s6 (
    .F(n261_12),
    .I0(n261_13),
    .I1(w_color[14]),
    .I2(ff_phase[2]),
    .I3(n547_4) 
);
defparam n261_s6.INIT=16'hCA00;
  LUT4 n260_s6 (
    .F(n260_12),
    .I0(n260_13),
    .I1(w_color[15]),
    .I2(ff_phase[2]),
    .I3(n547_4) 
);
defparam n260_s6.INIT=16'hCA00;
  LUT4 n49_s2 (
    .F(n49_7),
    .I0(ff_pos_x[4]),
    .I1(n49_10),
    .I2(n83_10),
    .I3(ff_pos_x[5]) 
);
defparam n49_s2.INIT=16'h0708;
  LUT4 n153_s2 (
    .F(n153_7),
    .I0(ff_phase[2]),
    .I1(n83_10),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n153_s2.INIT=16'h0130;
  LUT4 n152_s2 (
    .F(n152_7),
    .I0(ff_phase[1]),
    .I1(n83_10),
    .I2(ff_phase[2]),
    .I3(ff_phase[0]) 
);
defparam n152_s2.INIT=16'h0230;
  LUT4 n52_s2 (
    .F(n52_7),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]),
    .I2(n83_10),
    .I3(ff_pos_x[2]) 
);
defparam n52_s2.INIT=16'h0708;
  LUT4 n51_s2 (
    .F(n51_7),
    .I0(ff_pos_x[0]),
    .I1(n51_8),
    .I2(n83_10),
    .I3(ff_pos_x[3]) 
);
defparam n51_s2.INIT=16'h0708;
  LUT2 n179_s1 (
    .F(n179_6),
    .I0(w_mode[0]),
    .I1(w_pre_pattern_name[10]) 
);
defparam n179_s1.INIT=4'h4;
  LUT3 n100_s2 (
    .F(n100_7),
    .I0(n101_11),
    .I1(ff_pos_y[1]),
    .I2(ff_pos_y[0]) 
);
defparam n100_s2.INIT=8'h14;
  LUT4 n98_s2 (
    .F(n98_7),
    .I0(ff_pos_y[2]),
    .I1(n99_8),
    .I2(n101_11),
    .I3(ff_pos_y[3]) 
);
defparam n98_s2.INIT=16'h0708;
  LUT3 n97_s2 (
    .F(n97_7),
    .I0(n101_11),
    .I1(ff_pos_y[4]),
    .I2(n97_10) 
);
defparam n97_s2.INIT=8'h14;
  LUT4 n96_s2 (
    .F(n96_7),
    .I0(ff_pos_y[4]),
    .I1(n97_10),
    .I2(n101_11),
    .I3(ff_pos_y[5]) 
);
defparam n96_s2.INIT=16'h0708;
  LUT4 n95_s2 (
    .F(n95_7),
    .I0(n97_10),
    .I1(n95_8),
    .I2(n101_11),
    .I3(ff_pos_y[6]) 
);
defparam n95_s2.INIT=16'h0708;
  LUT3 n94_s2 (
    .F(n94_7),
    .I0(n101_11),
    .I1(ff_pos_y[7]),
    .I2(n94_10) 
);
defparam n94_s2.INIT=8'h14;
  LUT2 n407_s2 (
    .F(n407_5),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]) 
);
defparam n407_s2.INIT=4'h4;
  LUT2 n276_s10 (
    .F(n276_16),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]) 
);
defparam n276_s10.INIT=4'h8;
  LUT4 n276_s11 (
    .F(n276_17),
    .I0(ff_phase[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[1]),
    .I3(reg_screen_mode[0]) 
);
defparam n276_s11.INIT=16'h0D00;
  LUT4 n275_s11 (
    .F(n275_19),
    .I0(ff_pos_x[0]),
    .I1(w_mode[0]),
    .I2(ff_phase[2]),
    .I3(ff_phase[0]) 
);
defparam n275_s11.INIT=16'h7077;
  LUT2 n275_s12 (
    .F(n275_20),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]) 
);
defparam n275_s12.INIT=4'h4;
  LUT3 n274_s6 (
    .F(n274_12),
    .I0(ff_pos_x[0]),
    .I1(ff_pos_x[1]),
    .I2(w_mode[0]) 
);
defparam n274_s6.INIT=8'hCA;
  LUT3 n273_s6 (
    .F(n273_12),
    .I0(ff_pos_x[2]),
    .I1(ff_pos_x[1]),
    .I2(w_mode[0]) 
);
defparam n273_s6.INIT=8'hAC;
  LUT3 n267_s6 (
    .F(n267_12),
    .I0(w_pattern_name[8]),
    .I1(n267_13),
    .I2(ff_phase[1]) 
);
defparam n267_s6.INIT=8'hCA;
  LUT3 n266_s6 (
    .F(n266_12),
    .I0(w_pattern_name[9]),
    .I1(n266_13),
    .I2(ff_phase[1]) 
);
defparam n266_s6.INIT=8'hCA;
  LUT3 n265_s6 (
    .F(n265_12),
    .I0(w_pattern_name[10]),
    .I1(n265_13),
    .I2(ff_phase[1]) 
);
defparam n265_s6.INIT=8'hCA;
  LUT3 n264_s7 (
    .F(n264_13),
    .I0(w_pattern_name[11]),
    .I1(reg_pattern_generator_table_base[11]),
    .I2(ff_phase[1]) 
);
defparam n264_s7.INIT=8'hCA;
  LUT3 n263_s7 (
    .F(n263_13),
    .I0(w_pattern_name[12]),
    .I1(reg_pattern_generator_table_base[12]),
    .I2(ff_phase[1]) 
);
defparam n263_s7.INIT=8'hCA;
  LUT3 n262_s7 (
    .F(n262_13),
    .I0(w_pattern_name[13]),
    .I1(reg_pattern_generator_table_base[13]),
    .I2(ff_phase[1]) 
);
defparam n262_s7.INIT=8'hCA;
  LUT3 n261_s7 (
    .F(n261_13),
    .I0(w_pattern_name[14]),
    .I1(reg_pattern_generator_table_base[14]),
    .I2(ff_phase[1]) 
);
defparam n261_s7.INIT=8'hCA;
  LUT3 n260_s7 (
    .F(n260_13),
    .I0(w_pattern_name[15]),
    .I1(reg_pattern_generator_table_base[15]),
    .I2(ff_phase[1]) 
);
defparam n260_s7.INIT=8'hCA;
  LUT4 n259_s7 (
    .F(n259_15),
    .I0(reg_pattern_generator_table_base[16]),
    .I1(ff_phase[1]),
    .I2(w_color[16]),
    .I3(ff_phase[2]) 
);
defparam n259_s7.INIT=16'h0F77;
  LUT2 n51_s3 (
    .F(n51_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]) 
);
defparam n51_s3.INIT=4'h8;
  LUT2 n99_s3 (
    .F(n99_8),
    .I0(ff_pos_y[1]),
    .I1(ff_pos_y[0]) 
);
defparam n99_s3.INIT=4'h8;
  LUT2 n95_s3 (
    .F(n95_8),
    .I0(ff_pos_y[4]),
    .I1(ff_pos_y[5]) 
);
defparam n95_s3.INIT=4'h8;
  LUT3 n267_s7 (
    .F(n267_13),
    .I0(ff_pattern_num0[5]),
    .I1(ff_pattern_num1[5]),
    .I2(ff_phase[0]) 
);
defparam n267_s7.INIT=8'hCA;
  LUT3 n266_s7 (
    .F(n266_13),
    .I0(ff_pattern_num0[6]),
    .I1(ff_pattern_num1[6]),
    .I2(ff_phase[0]) 
);
defparam n266_s7.INIT=8'hCA;
  LUT3 n265_s7 (
    .F(n265_13),
    .I0(ff_pattern_num0[7]),
    .I1(ff_pattern_num1[7]),
    .I2(ff_phase[0]) 
);
defparam n265_s7.INIT=8'hCA;
  LUT4 n101_s4 (
    .F(n101_9),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n196_10),
    .I3(w_vs_end_6) 
);
defparam n101_s4.INIT=16'h4000;
  LUT3 n101_s5 (
    .F(n101_11),
    .I0(w_v_count[7]),
    .I1(w_screen_pos_y_Z_6_11),
    .I2(n101_9) 
);
defparam n101_s5.INIT=8'h60;
  LUT4 n407_s3 (
    .F(n407_7),
    .I0(ff_phase[2]),
    .I1(n547_4),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n407_s3.INIT=16'h0400;
  LUT4 n49_s4 (
    .F(n49_10),
    .I0(ff_pos_x[0]),
    .I1(ff_pos_x[3]),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[2]) 
);
defparam n49_s4.INIT=16'h8000;
  LUT4 n94_s4 (
    .F(n94_10),
    .I0(ff_pos_y[6]),
    .I1(n97_10),
    .I2(ff_pos_y[4]),
    .I3(ff_pos_y[5]) 
);
defparam n94_s4.INIT=16'h8000;
  LUT4 n97_s4 (
    .F(n97_10),
    .I0(ff_pos_y[2]),
    .I1(ff_pos_y[3]),
    .I2(ff_pos_y[1]),
    .I3(ff_pos_y[0]) 
);
defparam n97_s4.INIT=16'h8000;
  LUT4 n99_s4 (
    .F(n99_10),
    .I0(n101_11),
    .I1(ff_pos_y[2]),
    .I2(ff_pos_y[1]),
    .I3(ff_pos_y[0]) 
);
defparam n99_s4.INIT=16'h1444;
  LUT4 n50_s3 (
    .F(n50_9),
    .I0(ff_half_count[11]),
    .I1(ff_h_active_8),
    .I2(ff_pos_x[4]),
    .I3(n49_10) 
);
defparam n50_s3.INIT=16'h0BB0;
  LUT4 n53_s3 (
    .F(n53_9),
    .I0(ff_half_count[11]),
    .I1(ff_h_active_8),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[0]) 
);
defparam n53_s3.INIT=16'h0BB0;
  LUT3 n54_s3 (
    .F(n54_9),
    .I0(ff_pos_x[0]),
    .I1(ff_half_count[11]),
    .I2(ff_h_active_8) 
);
defparam n54_s3.INIT=8'h45;
  LUT3 n154_s3 (
    .F(n154_9),
    .I0(ff_phase[0]),
    .I1(ff_half_count[11]),
    .I2(ff_h_active_8) 
);
defparam n154_s3.INIT=8'h45;
  LUT4 n276_s13 (
    .F(n276_20),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(n430_4) 
);
defparam n276_s13.INIT=16'h0100;
  LUT4 n259_s8 (
    .F(n259_17),
    .I0(n259_15),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n259_s8.INIT=16'h0001;
  LUT4 n268_s7 (
    .F(n268_15),
    .I0(n268_11),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n268_s7.INIT=16'h0002;
  LUT4 n269_s7 (
    .F(n269_15),
    .I0(n269_11),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n269_s7.INIT=16'h0002;
  LUT4 n270_s7 (
    .F(n270_15),
    .I0(n270_11),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n270_s7.INIT=16'h0002;
  LUT4 n271_s7 (
    .F(n271_15),
    .I0(n271_11),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n271_s7.INIT=16'h0002;
  LUT4 n272_s7 (
    .F(n272_15),
    .I0(n272_11),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n272_s7.INIT=16'h0002;
  LUT4 n101_s7 (
    .F(n101_14),
    .I0(n101_11),
    .I1(ff_half_count[11]),
    .I2(ff_h_active_8),
    .I3(ff_pos_y[0]) 
);
defparam n101_s7.INIT=16'hCF10;
  LUT2 n83_s6 (
    .F(n83_10),
    .I0(ff_half_count[11]),
    .I1(ff_h_active_8) 
);
defparam n83_s6.INIT=4'h4;
  DFFCE ff_pos_y_7_s0 (
    .Q(ff_pos_y[7]),
    .D(n94_7),
    .CLK(clk42m),
    .CE(n83_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_y_6_s0 (
    .Q(ff_pos_y[6]),
    .D(n95_7),
    .CLK(clk42m),
    .CE(n83_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_y_5_s0 (
    .Q(ff_pos_y[5]),
    .D(n96_7),
    .CLK(clk42m),
    .CE(n83_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_y_4_s0 (
    .Q(ff_pos_y[4]),
    .D(n97_7),
    .CLK(clk42m),
    .CE(n83_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_y_3_s0 (
    .Q(ff_pos_y[3]),
    .D(n98_7),
    .CLK(clk42m),
    .CE(n83_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_y_2_s0 (
    .Q(ff_pos_y[2]),
    .D(n99_10),
    .CLK(clk42m),
    .CE(n83_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_y_1_s0 (
    .Q(ff_pos_y[1]),
    .D(n100_7),
    .CLK(clk42m),
    .CE(n83_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_7_s0 (
    .Q(ff_pattern_num0[7]),
    .D(w_t12_vram_rdata[7]),
    .CLK(clk42m),
    .CE(n407_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_6_s0 (
    .Q(ff_pattern_num0[6]),
    .D(w_t12_vram_rdata[6]),
    .CLK(clk42m),
    .CE(n407_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_5_s0 (
    .Q(ff_pattern_num0[5]),
    .D(w_t12_vram_rdata[5]),
    .CLK(clk42m),
    .CE(n407_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_4_s0 (
    .Q(ff_pattern_num0[4]),
    .D(w_t12_vram_rdata[4]),
    .CLK(clk42m),
    .CE(n407_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_3_s0 (
    .Q(ff_pattern_num0[3]),
    .D(w_t12_vram_rdata[3]),
    .CLK(clk42m),
    .CE(n407_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_2_s0 (
    .Q(ff_pattern_num0[2]),
    .D(w_t12_vram_rdata[2]),
    .CLK(clk42m),
    .CE(n407_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_1_s0 (
    .Q(ff_pattern_num0[1]),
    .D(w_t12_vram_rdata[1]),
    .CLK(clk42m),
    .CE(n407_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_0_s0 (
    .Q(ff_pattern_num0[0]),
    .D(w_t12_vram_rdata[0]),
    .CLK(clk42m),
    .CE(n407_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num1_7_s0 (
    .Q(ff_pattern_num1[7]),
    .D(w_t12_vram_rdata[7]),
    .CLK(clk42m),
    .CE(n399_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num1_6_s0 (
    .Q(ff_pattern_num1[6]),
    .D(w_t12_vram_rdata[6]),
    .CLK(clk42m),
    .CE(n399_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num1_5_s0 (
    .Q(ff_pattern_num1[5]),
    .D(w_t12_vram_rdata[5]),
    .CLK(clk42m),
    .CE(n399_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num1_4_s0 (
    .Q(ff_pattern_num1[4]),
    .D(w_t12_vram_rdata[4]),
    .CLK(clk42m),
    .CE(n399_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num1_3_s0 (
    .Q(ff_pattern_num1[3]),
    .D(w_t12_vram_rdata[3]),
    .CLK(clk42m),
    .CE(n399_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num1_2_s0 (
    .Q(ff_pattern_num1[2]),
    .D(w_t12_vram_rdata[2]),
    .CLK(clk42m),
    .CE(n399_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num1_1_s0 (
    .Q(ff_pattern_num1[1]),
    .D(w_t12_vram_rdata[1]),
    .CLK(clk42m),
    .CE(n399_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num1_0_s0 (
    .Q(ff_pattern_num1[0]),
    .D(w_t12_vram_rdata[0]),
    .CLK(clk42m),
    .CE(n399_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_x_4_s1 (
    .Q(ff_pos_x[4]),
    .D(n50_9),
    .CLK(clk42m),
    .CE(ff_pos_x_4_8),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_4_s1.INIT=1'b0;
  DFFCE ff_pos_x_3_s1 (
    .Q(ff_pos_x[3]),
    .D(n51_7),
    .CLK(clk42m),
    .CE(ff_pos_x_4_8),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_3_s1.INIT=1'b0;
  DFFCE ff_pos_x_2_s1 (
    .Q(ff_pos_x[2]),
    .D(n52_7),
    .CLK(clk42m),
    .CE(ff_pos_x_4_8),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_2_s1.INIT=1'b0;
  DFFCE ff_pos_x_1_s1 (
    .Q(ff_pos_x[1]),
    .D(n53_9),
    .CLK(clk42m),
    .CE(ff_pos_x_4_8),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_1_s1.INIT=1'b0;
  DFFCE ff_pos_x_0_s1 (
    .Q(ff_pos_x[0]),
    .D(n54_9),
    .CLK(clk42m),
    .CE(ff_pos_x_4_8),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_0_s1.INIT=1'b0;
  DFFCE ff_phase_2_s1 (
    .Q(ff_phase[2]),
    .D(n152_7),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
defparam ff_phase_2_s1.INIT=1'b0;
  DFFCE ff_phase_1_s1 (
    .Q(ff_phase[1]),
    .D(n153_7),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
defparam ff_phase_1_s1.INIT=1'b0;
  DFFCE ff_phase_0_s1 (
    .Q(ff_phase[0]),
    .D(n154_9),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
defparam ff_phase_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_t12_vram_address[16]),
    .D(n259_17),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_t12_vram_address[15]),
    .D(n260_12),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_t12_vram_address[14]),
    .D(n261_12),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_t12_vram_address[13]),
    .D(n262_12),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_t12_vram_address[12]),
    .D(n263_12),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_t12_vram_address[11]),
    .D(n264_12),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_t12_vram_address[10]),
    .D(n265_11),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_t12_vram_address[9]),
    .D(n266_11),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_t12_vram_address[8]),
    .D(n267_11),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_t12_vram_address[7]),
    .D(n268_15),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_t12_vram_address[6]),
    .D(n269_15),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_t12_vram_address[5]),
    .D(n270_15),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_t12_vram_address[4]),
    .D(n271_15),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_t12_vram_address[3]),
    .D(n272_15),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_t12_vram_address[2]),
    .D(n273_11),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_t12_vram_address[1]),
    .D(n274_11),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_t12_vram_address[0]),
    .D(n275_18),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_vram_valid_s1 (
    .Q(w_t12_vram_valid),
    .D(n276_15),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  DFFCE ff_pos_x_5_s1 (
    .Q(ff_pos_x[5]),
    .D(n49_7),
    .CLK(clk42m),
    .CE(ff_pos_x_4_8),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_5_s1.INIT=1'b0;
  DFFC ff_pos_y_0_s1 (
    .Q(ff_pos_y[0]),
    .D(n101_14),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
defparam ff_pos_y_0_s1.INIT=1'b0;
  ALU w_pre_pattern_name_3_s (
    .SUM(w_pre_pattern_name[3]),
    .COUT(w_pre_pattern_name_3_2),
    .I0(ff_pos_y[3]),
    .I1(ff_pos_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pre_pattern_name_3_s.ALU_MODE=0;
  ALU w_pre_pattern_name_4_s (
    .SUM(w_pre_pattern_name[4]),
    .COUT(w_pre_pattern_name_4_2),
    .I0(ff_pos_y[4]),
    .I1(ff_pos_x[4]),
    .I3(GND),
    .CIN(w_pre_pattern_name_3_2) 
);
defparam w_pre_pattern_name_4_s.ALU_MODE=0;
  ALU w_pre_pattern_name_5_s (
    .SUM(w_pre_pattern_name[5]),
    .COUT(w_pre_pattern_name_5_2),
    .I0(n166_2),
    .I1(ff_pos_x[5]),
    .I3(GND),
    .CIN(w_pre_pattern_name_4_2) 
);
defparam w_pre_pattern_name_5_s.ALU_MODE=0;
  ALU w_pre_pattern_name_6_s (
    .SUM(w_pre_pattern_name[6]),
    .COUT(w_pre_pattern_name_6_2),
    .I0(n165_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pre_pattern_name_5_2) 
);
defparam w_pre_pattern_name_6_s.ALU_MODE=0;
  ALU w_pre_pattern_name_7_s (
    .SUM(w_pre_pattern_name[7]),
    .COUT(w_pre_pattern_name_7_2),
    .I0(n164_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pre_pattern_name_6_2) 
);
defparam w_pre_pattern_name_7_s.ALU_MODE=0;
  ALU w_pre_pattern_name_8_s (
    .SUM(w_pre_pattern_name[8]),
    .COUT(w_pre_pattern_name_8_2),
    .I0(n163_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pre_pattern_name_7_2) 
);
defparam w_pre_pattern_name_8_s.ALU_MODE=0;
  ALU w_pre_pattern_name_9_s (
    .SUM(w_pre_pattern_name[9]),
    .COUT(w_pre_pattern_name_9_2),
    .I0(n162_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pre_pattern_name_8_2) 
);
defparam w_pre_pattern_name_9_s.ALU_MODE=0;
  ALU w_pre_pattern_name_10_s (
    .SUM(w_pre_pattern_name[10]),
    .COUT(w_pre_pattern_name_10_0_COUT),
    .I0(n161_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_pre_pattern_name_9_2) 
);
defparam w_pre_pattern_name_10_s.ALU_MODE=0;
  ALU w_color_9_s (
    .SUM(w_color[9]),
    .COUT(w_color_9_2),
    .I0(reg_color_table_base[9]),
    .I1(n181_3),
    .I3(GND),
    .CIN(GND) 
);
defparam w_color_9_s.ALU_MODE=0;
  ALU w_color_10_s (
    .SUM(w_color[10]),
    .COUT(w_color_10_2),
    .I0(reg_color_table_base[10]),
    .I1(n180_3),
    .I3(GND),
    .CIN(w_color_9_2) 
);
defparam w_color_10_s.ALU_MODE=0;
  ALU w_color_11_s (
    .SUM(w_color[11]),
    .COUT(w_color_11_2),
    .I0(reg_color_table_base[11]),
    .I1(n179_6),
    .I3(GND),
    .CIN(w_color_10_2) 
);
defparam w_color_11_s.ALU_MODE=0;
  ALU w_color_12_s (
    .SUM(w_color[12]),
    .COUT(w_color_12_2),
    .I0(reg_color_table_base[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_color_11_2) 
);
defparam w_color_12_s.ALU_MODE=0;
  ALU w_color_13_s (
    .SUM(w_color[13]),
    .COUT(w_color_13_2),
    .I0(reg_color_table_base[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_color_12_2) 
);
defparam w_color_13_s.ALU_MODE=0;
  ALU w_color_14_s (
    .SUM(w_color[14]),
    .COUT(w_color_14_2),
    .I0(reg_color_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_color_13_2) 
);
defparam w_color_14_s.ALU_MODE=0;
  ALU w_color_15_s (
    .SUM(w_color[15]),
    .COUT(w_color_15_2),
    .I0(reg_color_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_color_14_2) 
);
defparam w_color_15_s.ALU_MODE=0;
  ALU w_color_16_s (
    .SUM(w_color[16]),
    .COUT(w_color_16_0_COUT),
    .I0(reg_color_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_color_15_2) 
);
defparam w_color_16_s.ALU_MODE=0;
  ALU n166_s (
    .SUM(n166_2),
    .COUT(n166_3),
    .I0(ff_pos_y[3]),
    .I1(ff_pos_y[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n166_s.ALU_MODE=0;
  ALU n165_s (
    .SUM(n165_2),
    .COUT(n165_3),
    .I0(ff_pos_y[4]),
    .I1(ff_pos_y[6]),
    .I3(GND),
    .CIN(n166_3) 
);
defparam n165_s.ALU_MODE=0;
  ALU n164_s (
    .SUM(n164_2),
    .COUT(n164_3),
    .I0(ff_pos_y[5]),
    .I1(ff_pos_y[7]),
    .I3(GND),
    .CIN(n165_3) 
);
defparam n164_s.ALU_MODE=0;
  ALU n163_s (
    .SUM(n163_2),
    .COUT(n163_3),
    .I0(ff_pos_y[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n164_3) 
);
defparam n163_s.ALU_MODE=0;
  ALU n162_s (
    .SUM(n162_2),
    .COUT(n161_6),
    .I0(ff_pos_y[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n163_3) 
);
defparam n162_s.ALU_MODE=0;
  ALU w_pattern_name_8_s (
    .SUM(w_pattern_name[8]),
    .COUT(w_pattern_name_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_color[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_8_s.ALU_MODE=0;
  ALU w_pattern_name_9_s (
    .SUM(w_pattern_name[9]),
    .COUT(w_pattern_name_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(n181_3),
    .I3(GND),
    .CIN(w_pattern_name_8_3) 
);
defparam w_pattern_name_9_s.ALU_MODE=0;
  ALU w_pattern_name_10_s (
    .SUM(w_pattern_name[10]),
    .COUT(w_pattern_name_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(n180_3),
    .I3(GND),
    .CIN(w_pattern_name_9_3) 
);
defparam w_pattern_name_10_s.ALU_MODE=0;
  ALU w_pattern_name_11_s (
    .SUM(w_pattern_name[11]),
    .COUT(w_pattern_name_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(n179_6),
    .I3(GND),
    .CIN(w_pattern_name_10_3) 
);
defparam w_pattern_name_11_s.ALU_MODE=0;
  ALU w_pattern_name_12_s (
    .SUM(w_pattern_name[12]),
    .COUT(w_pattern_name_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_11_3) 
);
defparam w_pattern_name_12_s.ALU_MODE=0;
  ALU w_pattern_name_13_s (
    .SUM(w_pattern_name[13]),
    .COUT(w_pattern_name_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_12_3) 
);
defparam w_pattern_name_13_s.ALU_MODE=0;
  ALU w_pattern_name_14_s (
    .SUM(w_pattern_name[14]),
    .COUT(w_pattern_name[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_13_3) 
);
defparam w_pattern_name_14_s.ALU_MODE=0;
  MUX2_LUT5 n268_s5 (
    .O(n268_11),
    .I0(w_pattern_name_7_2),
    .I1(w_pattern_num_4_2),
    .S0(ff_phase[1]) 
);
  MUX2_LUT5 n269_s5 (
    .O(n269_11),
    .I0(w_pattern_name_6_2),
    .I1(w_pattern_num_3_2),
    .S0(ff_phase[1]) 
);
  MUX2_LUT5 n270_s5 (
    .O(n270_11),
    .I0(w_pattern_name_5_2),
    .I1(w_pattern_num_2_2),
    .S0(ff_phase[1]) 
);
  MUX2_LUT5 n271_s5 (
    .O(n271_11),
    .I0(w_pattern_name_4_2),
    .I1(w_pattern_num_1_2),
    .S0(ff_phase[1]) 
);
  MUX2_LUT5 n272_s5 (
    .O(n272_11),
    .I0(w_pattern_name_3_2),
    .I1(w_pattern_num_0_2),
    .S0(ff_phase[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_t12 */
module vdp_timing_control_g123m (
  clk42m,
  n36_6,
  n940_4,
  n129_10,
  n276_20,
  ff_h_active,
  ff_v_active,
  n297_20,
  n134_8,
  n120_6,
  w_even_address_8_7,
  w_even_address_9_8,
  w_g123m_vram_rdata,
  w_screen_pos_x_Z,
  reg_pattern_generator_table_base,
  reg_screen_mode,
  w_pixel_pos_y_Z,
  reg_pattern_name_table_base,
  reg_color_table_base,
  ff_half_count_6,
  ff_half_count_7,
  ff_half_count_10,
  reg_backdrop_color,
  w_g123m_vram_valid,
  n493_4,
  ff_phase_2_7,
  n547_4,
  n547_5,
  n555_4,
  n399_5,
  n430_4,
  n395_8,
  w_g123m_vram_address,
  w_g123m_display_color
)
;
input clk42m;
input n36_6;
input n940_4;
input n129_10;
input n276_20;
input ff_h_active;
input ff_v_active;
input n297_20;
input n134_8;
input n120_6;
input w_even_address_8_7;
input w_even_address_9_8;
input [7:0] w_g123m_vram_rdata;
input [5:0] w_screen_pos_x_Z;
input [16:11] reg_pattern_generator_table_base;
input [4:0] reg_screen_mode;
input [7:0] w_pixel_pos_y_Z;
input [16:10] reg_pattern_name_table_base;
input [16:6] reg_color_table_base;
input ff_half_count_6;
input ff_half_count_7;
input ff_half_count_10;
input [3:0] reg_backdrop_color;
output w_g123m_vram_valid;
output n493_4;
output ff_phase_2_7;
output n547_4;
output n547_5;
output n555_4;
output n399_5;
output n430_4;
output n395_8;
output [16:0] w_g123m_vram_address;
output [3:0] w_g123m_display_color;
wire n563_3;
wire n395_3;
wire n396_3;
wire n397_3;
wire n398_3;
wire n399_3;
wire n400_3;
wire n401_3;
wire n469_3;
wire n470_3;
wire n471_3;
wire n472_3;
wire n402_6;
wire n238_6;
wire n237_6;
wire n236_6;
wire n235_6;
wire n234_6;
wire n233_6;
wire n232_6;
wire n231_6;
wire n230_6;
wire n229_6;
wire n228_6;
wire n227_6;
wire n226_6;
wire n225_6;
wire n224_6;
wire n223_6;
wire n222_6;
wire n221_21;
wire n395_4;
wire n238_7;
wire n238_8;
wire n237_7;
wire n236_7;
wire n236_8;
wire n235_7;
wire n235_8;
wire n234_8;
wire n233_7;
wire n232_7;
wire n232_8;
wire n231_7;
wire n231_8;
wire n230_7;
wire n230_8;
wire n229_7;
wire n229_8;
wire n228_7;
wire n228_8;
wire n227_7;
wire n227_8;
wire n226_7;
wire n226_8;
wire n225_7;
wire n225_8;
wire n224_7;
wire n223_7;
wire n222_7;
wire ff_vram_valid_7;
wire n221_22;
wire n238_9;
wire n238_10;
wire n238_11;
wire n237_9;
wire n237_10;
wire n236_9;
wire n235_9;
wire n234_9;
wire n232_9;
wire n232_10;
wire n231_9;
wire n231_10;
wire n230_9;
wire n230_10;
wire n229_9;
wire n229_10;
wire n228_9;
wire n228_10;
wire n227_9;
wire n227_10;
wire n226_9;
wire n226_10;
wire n225_9;
wire n224_8;
wire n223_8;
wire n222_8;
wire n227_11;
wire n226_11;
wire n237_12;
wire n234_11;
wire ff_vram_valid_9;
wire n555_6;
wire n399_7;
wire n437_5;
wire n436_5;
wire n435_5;
wire n434_5;
wire n433_5;
wire n432_5;
wire n431_5;
wire n430_6;
wire n398_6;
wire n397_6;
wire n396_6;
wire n395_10;
wire n578_5;
wire [7:0] ff_pattern_num;
wire [7:0] ff_next_pattern;
wire [7:0] ff_next_color;
wire [7:0] ff_pattern;
wire [7:0] ff_color;
wire VCC;
wire GND;
  LUT4 n563_s0 (
    .F(n563_3),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(n547_4) 
);
defparam n563_s0.INIT=16'h1000;
  LUT3 n373_s2 (
    .F(n493_4),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam n373_s2.INIT=8'h40;
  LUT4 n395_s0 (
    .F(n395_3),
    .I0(ff_next_pattern[7]),
    .I1(n395_4),
    .I2(n395_8),
    .I3(n395_10) 
);
defparam n395_s0.INIT=16'hFFE0;
  LUT4 n396_s0 (
    .F(n396_3),
    .I0(ff_next_pattern[6]),
    .I1(n395_4),
    .I2(n395_8),
    .I3(n396_6) 
);
defparam n396_s0.INIT=16'hFFE0;
  LUT4 n397_s0 (
    .F(n397_3),
    .I0(ff_next_pattern[5]),
    .I1(n395_4),
    .I2(n395_8),
    .I3(n397_6) 
);
defparam n397_s0.INIT=16'hFFE0;
  LUT4 n398_s0 (
    .F(n398_3),
    .I0(ff_next_pattern[4]),
    .I1(n395_4),
    .I2(n395_8),
    .I3(n398_6) 
);
defparam n398_s0.INIT=16'hFFE0;
  LUT4 n399_s0 (
    .F(n399_3),
    .I0(ff_next_pattern[3]),
    .I1(n399_7),
    .I2(ff_pattern[2]),
    .I3(n399_5) 
);
defparam n399_s0.INIT=16'h88F0;
  LUT4 n400_s0 (
    .F(n400_3),
    .I0(ff_next_pattern[2]),
    .I1(n399_7),
    .I2(ff_pattern[1]),
    .I3(n399_5) 
);
defparam n400_s0.INIT=16'h88F0;
  LUT4 n401_s0 (
    .F(n401_3),
    .I0(ff_next_pattern[1]),
    .I1(n399_7),
    .I2(ff_pattern[0]),
    .I3(n399_5) 
);
defparam n401_s0.INIT=16'h88F0;
  LUT3 n468_s3 (
    .F(ff_phase_2_7),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam n468_s3.INIT=8'h80;
  LUT3 n469_s0 (
    .F(n469_3),
    .I0(ff_color[7]),
    .I1(ff_color[3]),
    .I2(ff_pattern[7]) 
);
defparam n469_s0.INIT=8'hAC;
  LUT3 n470_s0 (
    .F(n470_3),
    .I0(ff_color[2]),
    .I1(ff_color[6]),
    .I2(ff_pattern[7]) 
);
defparam n470_s0.INIT=8'hCA;
  LUT3 n471_s0 (
    .F(n471_3),
    .I0(ff_color[1]),
    .I1(ff_color[5]),
    .I2(ff_pattern[7]) 
);
defparam n471_s0.INIT=8'hCA;
  LUT3 n472_s0 (
    .F(n472_3),
    .I0(ff_color[0]),
    .I1(ff_color[4]),
    .I2(ff_pattern[7]) 
);
defparam n472_s0.INIT=8'hCA;
  LUT3 n402_s1 (
    .F(n402_6),
    .I0(n395_4),
    .I1(n395_8),
    .I2(ff_next_pattern[0]) 
);
defparam n402_s1.INIT=8'h40;
  LUT3 n238_s1 (
    .F(n238_6),
    .I0(n238_7),
    .I1(n238_8),
    .I2(n547_4) 
);
defparam n238_s1.INIT=8'hD0;
  LUT4 n237_s1 (
    .F(n237_6),
    .I0(n237_7),
    .I1(n555_4),
    .I2(n237_12),
    .I3(n547_4) 
);
defparam n237_s1.INIT=16'h8F00;
  LUT4 n236_s1 (
    .F(n236_6),
    .I0(n129_10),
    .I1(n236_7),
    .I2(n547_4),
    .I3(n236_8) 
);
defparam n236_s1.INIT=16'hFFB0;
  LUT4 n235_s1 (
    .F(n235_6),
    .I0(n235_7),
    .I1(ff_pattern_num[0]),
    .I2(n235_8),
    .I3(n547_4) 
);
defparam n235_s1.INIT=16'h4F00;
  LUT3 n234_s1 (
    .F(n234_6),
    .I0(n234_11),
    .I1(n234_8),
    .I2(n547_4) 
);
defparam n234_s1.INIT=8'hD0;
  LUT4 n233_s1 (
    .F(n233_6),
    .I0(n235_7),
    .I1(ff_pattern_num[2]),
    .I2(n233_7),
    .I3(n547_4) 
);
defparam n233_s1.INIT=16'h4F00;
  LUT3 n232_s1 (
    .F(n232_6),
    .I0(n232_7),
    .I1(n232_8),
    .I2(n547_4) 
);
defparam n232_s1.INIT=8'hD0;
  LUT3 n231_s1 (
    .F(n231_6),
    .I0(n231_7),
    .I1(n231_8),
    .I2(n547_4) 
);
defparam n231_s1.INIT=8'hD0;
  LUT3 n230_s1 (
    .F(n230_6),
    .I0(n230_7),
    .I1(n230_8),
    .I2(n547_4) 
);
defparam n230_s1.INIT=8'hD0;
  LUT3 n229_s1 (
    .F(n229_6),
    .I0(n229_7),
    .I1(n229_8),
    .I2(n547_4) 
);
defparam n229_s1.INIT=8'hD0;
  LUT3 n228_s1 (
    .F(n228_6),
    .I0(n228_7),
    .I1(n228_8),
    .I2(n547_4) 
);
defparam n228_s1.INIT=8'hD0;
  LUT3 n227_s1 (
    .F(n227_6),
    .I0(n227_7),
    .I1(n227_8),
    .I2(n547_4) 
);
defparam n227_s1.INIT=8'hD0;
  LUT3 n226_s1 (
    .F(n226_6),
    .I0(n226_7),
    .I1(n226_8),
    .I2(n547_4) 
);
defparam n226_s1.INIT=8'hD0;
  LUT4 n225_s1 (
    .F(n225_6),
    .I0(n225_7),
    .I1(reg_pattern_generator_table_base[13]),
    .I2(n225_8),
    .I3(n547_4) 
);
defparam n225_s1.INIT=16'h4F00;
  LUT4 n224_s1 (
    .F(n224_6),
    .I0(n225_7),
    .I1(reg_pattern_generator_table_base[14]),
    .I2(n224_7),
    .I3(n547_4) 
);
defparam n224_s1.INIT=16'h4F00;
  LUT4 n223_s1 (
    .F(n223_6),
    .I0(n225_7),
    .I1(reg_pattern_generator_table_base[15]),
    .I2(n223_7),
    .I3(n547_4) 
);
defparam n223_s1.INIT=16'h4F00;
  LUT4 n222_s1 (
    .F(n222_6),
    .I0(n225_7),
    .I1(reg_pattern_generator_table_base[16]),
    .I2(n222_7),
    .I3(n547_4) 
);
defparam n222_s1.INIT=16'h4F00;
  LUT4 n221_s12 (
    .F(n221_21),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[4]),
    .I2(n276_20),
    .I3(n221_22) 
);
defparam n221_s12.INIT=16'h1000;
  LUT3 n547_s1 (
    .F(n547_4),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam n547_s1.INIT=8'h01;
  LUT3 n547_s2 (
    .F(n547_5),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[3]) 
);
defparam n547_s2.INIT=8'h10;
  LUT3 n555_s1 (
    .F(n555_4),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[3]) 
);
defparam n555_s1.INIT=8'h40;
  LUT4 n395_s1 (
    .F(n395_4),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam n395_s1.INIT=16'h0100;
  LUT3 n399_s2 (
    .F(n399_5),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]) 
);
defparam n399_s2.INIT=8'h80;
  LUT2 n430_s1 (
    .F(n430_4),
    .I0(ff_h_active),
    .I1(ff_v_active) 
);
defparam n430_s1.INIT=4'h8;
  LUT3 n238_s2 (
    .F(n238_7),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[0]),
    .I2(n238_9) 
);
defparam n238_s2.INIT=8'hB0;
  LUT4 n238_s3 (
    .F(n238_8),
    .I0(n238_10),
    .I1(ff_pattern_num[3]),
    .I2(n238_11),
    .I3(n555_4) 
);
defparam n238_s3.INIT=16'hCA00;
  LUT3 n237_s2 (
    .F(n237_7),
    .I0(n237_9),
    .I1(ff_pattern_num[4]),
    .I2(n238_11) 
);
defparam n237_s2.INIT=8'hCA;
  LUT4 n236_s2 (
    .F(n236_7),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[2]),
    .I2(w_pixel_pos_y_Z[2]),
    .I3(n297_20) 
);
defparam n236_s2.INIT=16'h0BBB;
  LUT4 n236_s3 (
    .F(n236_8),
    .I0(n236_9),
    .I1(ff_pattern_num[5]),
    .I2(n238_11),
    .I3(n555_6) 
);
defparam n236_s3.INIT=16'hCA00;
  LUT3 n235_s2 (
    .F(n235_7),
    .I0(n238_11),
    .I1(n555_4),
    .I2(n297_20) 
);
defparam n235_s2.INIT=8'h0B;
  LUT4 n235_s3 (
    .F(n235_8),
    .I0(n555_4),
    .I1(n238_11),
    .I2(ff_pattern_num[6]),
    .I3(n235_9) 
);
defparam n235_s3.INIT=16'h7F00;
  LUT4 n234_s3 (
    .F(n234_8),
    .I0(ff_pattern_num[1]),
    .I1(ff_pattern_num[7]),
    .I2(n238_11),
    .I3(n555_4) 
);
defparam n234_s3.INIT=16'hCA00;
  LUT4 n233_s2 (
    .F(n233_7),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[5]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(n134_8) 
);
defparam n233_s2.INIT=16'h0BBB;
  LUT3 n232_s2 (
    .F(n232_7),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[6]),
    .I2(n232_9) 
);
defparam n232_s2.INIT=8'hB0;
  LUT3 n232_s3 (
    .F(n232_8),
    .I0(n238_11),
    .I1(ff_pattern_num[3]),
    .I2(n232_10) 
);
defparam n232_s3.INIT=8'hE0;
  LUT3 n231_s2 (
    .F(n231_7),
    .I0(n134_8),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n231_9) 
);
defparam n231_s2.INIT=8'h70;
  LUT3 n231_s3 (
    .F(n231_8),
    .I0(n238_11),
    .I1(ff_pattern_num[4]),
    .I2(n231_10) 
);
defparam n231_s3.INIT=8'hE0;
  LUT3 n230_s2 (
    .F(n230_7),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[8]),
    .I2(n230_9) 
);
defparam n230_s2.INIT=8'hB0;
  LUT3 n230_s3 (
    .F(n230_8),
    .I0(n238_11),
    .I1(ff_pattern_num[5]),
    .I2(n230_10) 
);
defparam n230_s3.INIT=8'hE0;
  LUT3 n229_s2 (
    .F(n229_7),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[9]),
    .I2(n229_9) 
);
defparam n229_s2.INIT=8'hB0;
  LUT3 n229_s3 (
    .F(n229_8),
    .I0(n238_11),
    .I1(ff_pattern_num[6]),
    .I2(n229_10) 
);
defparam n229_s3.INIT=8'hE0;
  LUT3 n228_s2 (
    .F(n228_7),
    .I0(n134_8),
    .I1(reg_pattern_name_table_base[10]),
    .I2(n228_9) 
);
defparam n228_s2.INIT=8'h70;
  LUT3 n228_s3 (
    .F(n228_8),
    .I0(n238_11),
    .I1(ff_pattern_num[7]),
    .I2(n228_10) 
);
defparam n228_s3.INIT=8'hE0;
  LUT4 n227_s2 (
    .F(n227_7),
    .I0(n555_4),
    .I1(n395_4),
    .I2(reg_pattern_generator_table_base[11]),
    .I3(n227_9) 
);
defparam n227_s2.INIT=16'h7F00;
  LUT3 n227_s3 (
    .F(n227_8),
    .I0(n238_11),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n227_10) 
);
defparam n227_s3.INIT=8'h0E;
  LUT4 n226_s2 (
    .F(n226_7),
    .I0(n555_4),
    .I1(n395_4),
    .I2(reg_pattern_generator_table_base[12]),
    .I3(n226_9) 
);
defparam n226_s2.INIT=16'h7F00;
  LUT3 n226_s3 (
    .F(n226_8),
    .I0(n238_11),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n226_10) 
);
defparam n226_s3.INIT=8'h0E;
  LUT3 n225_s2 (
    .F(n225_7),
    .I0(n395_4),
    .I1(n555_4),
    .I2(n297_20) 
);
defparam n225_s2.INIT=8'h07;
  LUT4 n225_s3 (
    .F(n225_8),
    .I0(n395_4),
    .I1(n555_4),
    .I2(reg_color_table_base[13]),
    .I3(n225_9) 
);
defparam n225_s3.INIT=16'hBF00;
  LUT4 n224_s2 (
    .F(n224_7),
    .I0(n395_4),
    .I1(n555_4),
    .I2(reg_color_table_base[14]),
    .I3(n224_8) 
);
defparam n224_s2.INIT=16'hBF00;
  LUT4 n223_s2 (
    .F(n223_7),
    .I0(n395_4),
    .I1(n555_4),
    .I2(reg_color_table_base[15]),
    .I3(n223_8) 
);
defparam n223_s2.INIT=16'hBF00;
  LUT4 n222_s2 (
    .F(n222_7),
    .I0(n395_4),
    .I1(n555_4),
    .I2(reg_color_table_base[16]),
    .I3(n222_8) 
);
defparam n222_s2.INIT=16'hBF00;
  LUT3 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[5]) 
);
defparam ff_vram_valid_s4.INIT=8'h0B;
  LUT4 n221_s13 (
    .F(n221_22),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(ff_vram_valid_7) 
);
defparam n221_s13.INIT=16'h1F00;
  LUT4 n238_s4 (
    .F(n238_9),
    .I0(n297_20),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(ff_half_count_6),
    .I3(n134_8) 
);
defparam n238_s4.INIT=16'h7077;
  LUT3 n238_s5 (
    .F(n238_10),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n395_4) 
);
defparam n238_s5.INIT=8'hCA;
  LUT4 n238_s6 (
    .F(n238_11),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(n120_6) 
);
defparam n238_s6.INIT=16'h0100;
  LUT3 n237_s4 (
    .F(n237_9),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n395_4) 
);
defparam n237_s4.INIT=8'hAC;
  LUT4 n237_s5 (
    .F(n237_10),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[1]),
    .I2(w_pixel_pos_y_Z[1]),
    .I3(n297_20) 
);
defparam n237_s5.INIT=16'h0BBB;
  LUT3 n236_s4 (
    .F(n236_9),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n395_4) 
);
defparam n236_s4.INIT=8'hAC;
  LUT4 n235_s4 (
    .F(n235_9),
    .I0(n134_8),
    .I1(w_even_address_8_7),
    .I2(ff_vram_valid_7),
    .I3(w_g123m_vram_address[3]) 
);
defparam n235_s4.INIT=16'hD0DD;
  LUT4 n234_s4 (
    .F(n234_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[4]),
    .I2(ff_pattern_num[1]),
    .I3(n297_20) 
);
defparam n234_s4.INIT=16'h0BBB;
  LUT4 n232_s4 (
    .F(n232_9),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(n134_8),
    .I2(ff_pattern_num[3]),
    .I3(n297_20) 
);
defparam n232_s4.INIT=16'h0777;
  LUT3 n232_s5 (
    .F(n232_10),
    .I0(n395_4),
    .I1(reg_color_table_base[6]),
    .I2(n555_4) 
);
defparam n232_s5.INIT=8'hE0;
  LUT4 n231_s4 (
    .F(n231_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[7]),
    .I2(ff_pattern_num[4]),
    .I3(n297_20) 
);
defparam n231_s4.INIT=16'h0BBB;
  LUT3 n231_s5 (
    .F(n231_10),
    .I0(n395_4),
    .I1(reg_color_table_base[7]),
    .I2(n555_4) 
);
defparam n231_s5.INIT=8'hE0;
  LUT4 n230_s4 (
    .F(n230_9),
    .I0(n297_20),
    .I1(ff_pattern_num[5]),
    .I2(w_pixel_pos_y_Z[6]),
    .I3(n134_8) 
);
defparam n230_s4.INIT=16'h0777;
  LUT3 n230_s5 (
    .F(n230_10),
    .I0(n395_4),
    .I1(reg_color_table_base[8]),
    .I2(n555_4) 
);
defparam n230_s5.INIT=8'hE0;
  LUT4 n229_s4 (
    .F(n229_9),
    .I0(n297_20),
    .I1(ff_pattern_num[6]),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n134_8) 
);
defparam n229_s4.INIT=16'h0777;
  LUT3 n229_s5 (
    .F(n229_10),
    .I0(n395_4),
    .I1(reg_color_table_base[9]),
    .I2(n555_4) 
);
defparam n229_s5.INIT=8'hE0;
  LUT4 n228_s4 (
    .F(n228_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[10]),
    .I2(ff_pattern_num[7]),
    .I3(n297_20) 
);
defparam n228_s4.INIT=16'h0BBB;
  LUT3 n228_s5 (
    .F(n228_10),
    .I0(n395_4),
    .I1(reg_color_table_base[10]),
    .I2(n555_4) 
);
defparam n228_s5.INIT=8'hE0;
  LUT4 n227_s4 (
    .F(n227_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[11]),
    .I2(reg_pattern_name_table_base[11]),
    .I3(n134_8) 
);
defparam n227_s4.INIT=16'h0BBB;
  LUT4 n227_s5 (
    .F(n227_10),
    .I0(n395_4),
    .I1(n555_4),
    .I2(reg_color_table_base[11]),
    .I3(n227_11) 
);
defparam n227_s5.INIT=16'h00BF;
  LUT4 n226_s4 (
    .F(n226_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[12]),
    .I2(reg_pattern_name_table_base[12]),
    .I3(n134_8) 
);
defparam n226_s4.INIT=16'h0BBB;
  LUT4 n226_s5 (
    .F(n226_10),
    .I0(n395_4),
    .I1(n555_4),
    .I2(reg_color_table_base[12]),
    .I3(n226_11) 
);
defparam n226_s5.INIT=16'h00BF;
  LUT4 n225_s4 (
    .F(n225_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[13]),
    .I2(reg_pattern_name_table_base[13]),
    .I3(n134_8) 
);
defparam n225_s4.INIT=16'h0BBB;
  LUT4 n224_s3 (
    .F(n224_8),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[14]),
    .I2(reg_pattern_name_table_base[14]),
    .I3(n134_8) 
);
defparam n224_s3.INIT=16'h0BBB;
  LUT4 n223_s3 (
    .F(n223_8),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[15]),
    .I2(reg_pattern_name_table_base[15]),
    .I3(n134_8) 
);
defparam n223_s3.INIT=16'h0BBB;
  LUT4 n222_s3 (
    .F(n222_8),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[16]),
    .I2(reg_pattern_name_table_base[16]),
    .I3(n134_8) 
);
defparam n222_s3.INIT=16'h0BBB;
  LUT4 n227_s6 (
    .F(n227_11),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(reg_pattern_generator_table_base[11]) 
);
defparam n227_s6.INIT=16'h1000;
  LUT4 n226_s6 (
    .F(n226_11),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(reg_pattern_generator_table_base[12]) 
);
defparam n226_s6.INIT=16'h1000;
  LUT4 n237_s6 (
    .F(n237_12),
    .I0(n134_8),
    .I1(ff_half_count_6),
    .I2(ff_half_count_7),
    .I3(n237_10) 
);
defparam n237_s6.INIT=16'h7D00;
  LUT4 n234_s5 (
    .F(n234_11),
    .I0(n134_8),
    .I1(ff_half_count_10),
    .I2(w_even_address_9_8),
    .I3(n234_9) 
);
defparam n234_s5.INIT=16'hD700;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_9),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(n547_4) 
);
defparam ff_vram_valid_s5.INIT=16'h0BFF;
  LUT4 n555_s2 (
    .F(n555_6),
    .I0(n547_4),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n555_s2.INIT=16'h2000;
  LUT3 n399_s3 (
    .F(n399_7),
    .I0(n395_4),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam n399_s3.INIT=8'h40;
  LUT3 n395_s4 (
    .F(n395_8),
    .I0(n399_5),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam n395_s4.INIT=8'h80;
  LUT4 n437_s1 (
    .F(n437_5),
    .I0(ff_next_color[0]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n437_s1.INIT=16'hACCC;
  LUT4 n436_s1 (
    .F(n436_5),
    .I0(ff_next_color[1]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n436_s1.INIT=16'hACCC;
  LUT4 n435_s1 (
    .F(n435_5),
    .I0(ff_next_color[2]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n435_s1.INIT=16'hACCC;
  LUT4 n434_s1 (
    .F(n434_5),
    .I0(ff_next_color[3]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n434_s1.INIT=16'hACCC;
  LUT4 n433_s1 (
    .F(n433_5),
    .I0(ff_next_color[4]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n433_s1.INIT=16'hACCC;
  LUT4 n432_s1 (
    .F(n432_5),
    .I0(ff_next_color[5]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n432_s1.INIT=16'hACCC;
  LUT4 n431_s1 (
    .F(n431_5),
    .I0(ff_next_color[6]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n431_s1.INIT=16'hACCC;
  LUT4 n430_s2 (
    .F(n430_6),
    .I0(ff_next_color[7]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n430_s2.INIT=16'hACCC;
  LUT4 n398_s2 (
    .F(n398_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(ff_pattern[3]) 
);
defparam n398_s2.INIT=16'h7F00;
  LUT4 n397_s2 (
    .F(n397_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(ff_pattern[4]) 
);
defparam n397_s2.INIT=16'h7F00;
  LUT4 n396_s2 (
    .F(n396_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(ff_pattern[5]) 
);
defparam n396_s2.INIT=16'h7F00;
  LUT4 n395_s5 (
    .F(n395_10),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(ff_pattern[6]) 
);
defparam n395_s5.INIT=16'h7F00;
  LUT4 n578_s1 (
    .F(n578_5),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(n493_4) 
);
defparam n578_s1.INIT=16'h8000;
  DFFC ff_vram_address_15_s0 (
    .Q(w_g123m_vram_address[15]),
    .D(n223_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_14_s0 (
    .Q(w_g123m_vram_address[14]),
    .D(n224_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_13_s0 (
    .Q(w_g123m_vram_address[13]),
    .D(n225_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_12_s0 (
    .Q(w_g123m_vram_address[12]),
    .D(n226_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_11_s0 (
    .Q(w_g123m_vram_address[11]),
    .D(n227_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_10_s0 (
    .Q(w_g123m_vram_address[10]),
    .D(n228_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_9_s0 (
    .Q(w_g123m_vram_address[9]),
    .D(n229_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_8_s0 (
    .Q(w_g123m_vram_address[8]),
    .D(n230_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_7_s0 (
    .Q(w_g123m_vram_address[7]),
    .D(n231_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_6_s0 (
    .Q(w_g123m_vram_address[6]),
    .D(n232_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_5_s0 (
    .Q(w_g123m_vram_address[5]),
    .D(n233_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_4_s0 (
    .Q(w_g123m_vram_address[4]),
    .D(n234_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_3_s0 (
    .Q(w_g123m_vram_address[3]),
    .D(n235_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_2_s0 (
    .Q(w_g123m_vram_address[2]),
    .D(n236_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_1_s0 (
    .Q(w_g123m_vram_address[1]),
    .D(n237_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_0_s0 (
    .Q(w_g123m_vram_address[0]),
    .D(n238_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_7_s0 (
    .Q(ff_pattern_num[7]),
    .D(w_g123m_vram_rdata[7]),
    .CLK(clk42m),
    .CE(n940_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_6_s0 (
    .Q(ff_pattern_num[6]),
    .D(w_g123m_vram_rdata[6]),
    .CLK(clk42m),
    .CE(n940_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_5_s0 (
    .Q(ff_pattern_num[5]),
    .D(w_g123m_vram_rdata[5]),
    .CLK(clk42m),
    .CE(n940_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_4_s0 (
    .Q(ff_pattern_num[4]),
    .D(w_g123m_vram_rdata[4]),
    .CLK(clk42m),
    .CE(n940_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_3_s0 (
    .Q(ff_pattern_num[3]),
    .D(w_g123m_vram_rdata[3]),
    .CLK(clk42m),
    .CE(n940_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_2_s0 (
    .Q(ff_pattern_num[2]),
    .D(w_g123m_vram_rdata[2]),
    .CLK(clk42m),
    .CE(n940_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_1_s0 (
    .Q(ff_pattern_num[1]),
    .D(w_g123m_vram_rdata[1]),
    .CLK(clk42m),
    .CE(n940_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_0_s0 (
    .Q(ff_pattern_num[0]),
    .D(w_g123m_vram_rdata[0]),
    .CLK(clk42m),
    .CE(n940_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_7_s0 (
    .Q(ff_next_pattern[7]),
    .D(w_g123m_vram_rdata[7]),
    .CLK(clk42m),
    .CE(n555_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_6_s0 (
    .Q(ff_next_pattern[6]),
    .D(w_g123m_vram_rdata[6]),
    .CLK(clk42m),
    .CE(n555_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_5_s0 (
    .Q(ff_next_pattern[5]),
    .D(w_g123m_vram_rdata[5]),
    .CLK(clk42m),
    .CE(n555_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_4_s0 (
    .Q(ff_next_pattern[4]),
    .D(w_g123m_vram_rdata[4]),
    .CLK(clk42m),
    .CE(n555_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_3_s0 (
    .Q(ff_next_pattern[3]),
    .D(w_g123m_vram_rdata[3]),
    .CLK(clk42m),
    .CE(n555_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_2_s0 (
    .Q(ff_next_pattern[2]),
    .D(w_g123m_vram_rdata[2]),
    .CLK(clk42m),
    .CE(n555_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_1_s0 (
    .Q(ff_next_pattern[1]),
    .D(w_g123m_vram_rdata[1]),
    .CLK(clk42m),
    .CE(n555_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_0_s0 (
    .Q(ff_next_pattern[0]),
    .D(w_g123m_vram_rdata[0]),
    .CLK(clk42m),
    .CE(n555_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_7_s0 (
    .Q(ff_next_color[7]),
    .D(w_g123m_vram_rdata[7]),
    .CLK(clk42m),
    .CE(n563_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_6_s0 (
    .Q(ff_next_color[6]),
    .D(w_g123m_vram_rdata[6]),
    .CLK(clk42m),
    .CE(n563_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_5_s0 (
    .Q(ff_next_color[5]),
    .D(w_g123m_vram_rdata[5]),
    .CLK(clk42m),
    .CE(n563_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_4_s0 (
    .Q(ff_next_color[4]),
    .D(w_g123m_vram_rdata[4]),
    .CLK(clk42m),
    .CE(n563_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_3_s0 (
    .Q(ff_next_color[3]),
    .D(w_g123m_vram_rdata[3]),
    .CLK(clk42m),
    .CE(n563_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_2_s0 (
    .Q(ff_next_color[2]),
    .D(w_g123m_vram_rdata[2]),
    .CLK(clk42m),
    .CE(n563_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_1_s0 (
    .Q(ff_next_color[1]),
    .D(w_g123m_vram_rdata[1]),
    .CLK(clk42m),
    .CE(n563_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_0_s0 (
    .Q(ff_next_color[0]),
    .D(w_g123m_vram_rdata[0]),
    .CLK(clk42m),
    .CE(n563_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_7_s0 (
    .Q(ff_pattern[7]),
    .D(n395_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_6_s0 (
    .Q(ff_pattern[6]),
    .D(n396_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_5_s0 (
    .Q(ff_pattern[5]),
    .D(n397_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_4_s0 (
    .Q(ff_pattern[4]),
    .D(n398_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_3_s0 (
    .Q(ff_pattern[3]),
    .D(n399_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_2_s0 (
    .Q(ff_pattern[2]),
    .D(n400_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_1_s0 (
    .Q(ff_pattern[1]),
    .D(n401_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_0_s0 (
    .Q(ff_pattern[0]),
    .D(n402_6),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(ff_color[7]),
    .D(n430_6),
    .CLK(clk42m),
    .CE(n578_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_6_s0 (
    .Q(ff_color[6]),
    .D(n431_5),
    .CLK(clk42m),
    .CE(n578_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_5_s0 (
    .Q(ff_color[5]),
    .D(n432_5),
    .CLK(clk42m),
    .CE(n578_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_4_s0 (
    .Q(ff_color[4]),
    .D(n433_5),
    .CLK(clk42m),
    .CE(n578_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(n434_5),
    .CLK(clk42m),
    .CE(n578_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(n435_5),
    .CLK(clk42m),
    .CE(n578_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(n436_5),
    .CLK(clk42m),
    .CE(n578_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(n437_5),
    .CLK(clk42m),
    .CE(n578_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_3_s0 (
    .Q(w_g123m_display_color[3]),
    .D(n469_3),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_2_s0 (
    .Q(w_g123m_display_color[2]),
    .D(n470_3),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_1_s0 (
    .Q(w_g123m_display_color[1]),
    .D(n471_3),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_0_s0 (
    .Q(w_g123m_display_color[0]),
    .D(n472_3),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_16_s0 (
    .Q(w_g123m_vram_address[16]),
    .D(n222_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_g123m_vram_valid),
    .D(n221_21),
    .CLK(clk42m),
    .CE(ff_vram_valid_9),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_g123m */
module vdp_timing_control_g4567 (
  clk42m,
  n36_6,
  n493_4,
  ff_phase_2_7,
  n395_8,
  n399_5,
  n547_4,
  n547_5,
  n555_4,
  n276_20,
  n120_5,
  w_even_address_6_7,
  n120_6,
  n157_5,
  w_even_address_7_7,
  w_even_address_8_7,
  w_even_address_9_7,
  ff_h_active,
  ff_v_active,
  w_g4567_vram_rdata,
  reg_backdrop_color,
  w_screen_pos_x_Z,
  ff_half_count,
  w_pixel_pos_y_Z,
  reg_screen_mode,
  reg_pattern_name_table_base,
  w_g4567_vram_valid,
  n297_20,
  n134_8,
  n129_10,
  n940_4,
  w_g4567_vram_address,
  w_g4567_display_color
)
;
input clk42m;
input n36_6;
input n493_4;
input ff_phase_2_7;
input n395_8;
input n399_5;
input n547_4;
input n547_5;
input n555_4;
input n276_20;
input n120_5;
input w_even_address_6_7;
input n120_6;
input n157_5;
input w_even_address_7_7;
input w_even_address_8_7;
input w_even_address_9_7;
input ff_h_active;
input ff_v_active;
input [31:0] w_g4567_vram_rdata;
input [7:0] reg_backdrop_color;
input [5:0] w_screen_pos_x_Z;
input [8:6] ff_half_count;
input [7:0] w_pixel_pos_y_Z;
input [4:2] reg_screen_mode;
input [16:10] reg_pattern_name_table_base;
output w_g4567_vram_valid;
output n297_20;
output n134_8;
output n129_10;
output n940_4;
output [16:2] w_g4567_vram_address;
output [7:0] w_g4567_display_color;
wire n619_3;
wire n620_3;
wire n621_3;
wire n622_3;
wire n623_3;
wire n624_3;
wire n625_3;
wire n626_3;
wire n563_3;
wire n564_3;
wire n565_3;
wire n566_3;
wire n567_3;
wire n568_3;
wire n569_3;
wire n570_3;
wire n571_3;
wire n572_3;
wire n573_3;
wire n574_3;
wire n575_3;
wire n576_3;
wire n577_3;
wire n578_3;
wire n579_3;
wire n580_3;
wire n581_3;
wire n582_3;
wire n583_3;
wire n584_3;
wire n585_3;
wire n586_3;
wire n587_3;
wire n588_3;
wire n589_3;
wire n590_3;
wire n591_3;
wire n592_3;
wire n593_3;
wire n594_3;
wire n595_3;
wire n596_3;
wire n597_3;
wire n598_3;
wire n599_3;
wire n600_3;
wire n601_3;
wire n602_3;
wire n603_3;
wire n604_3;
wire n605_3;
wire n606_3;
wire n607_3;
wire n608_3;
wire n609_3;
wire n610_3;
wire n611_3;
wire n612_3;
wire n613_3;
wire n614_3;
wire n615_3;
wire n616_3;
wire n617_3;
wire n618_3;
wire ff_next_pattern0_31_6;
wire ff_next_pattern1_31_8;
wire n233_11;
wire n235_11;
wire n237_11;
wire n239_11;
wire n241_11;
wire n243_11;
wire n245_11;
wire n247_11;
wire n249_11;
wire n251_11;
wire n253_11;
wire n255_11;
wire n257_11;
wire n259_11;
wire n261_11;
wire n263_11;
wire n265_11;
wire n267_11;
wire n269_11;
wire n271_11;
wire n273_11;
wire n275_11;
wire n277_11;
wire n279_11;
wire n313_11;
wire n315_11;
wire n317_11;
wire n319_11;
wire n321_11;
wire n323_11;
wire n325_11;
wire n327_11;
wire n329_11;
wire n331_11;
wire n333_11;
wire n335_11;
wire n337_11;
wire n339_11;
wire n341_11;
wire n343_11;
wire n345_11;
wire n347_11;
wire n349_11;
wire n351_11;
wire n353_11;
wire n355_11;
wire n357_11;
wire n359_11;
wire n134_6;
wire n131_6;
wire n129_6;
wire n123_6;
wire n122_6;
wire n121_6;
wire n120_6_0;
wire n119_6;
wire n118_6;
wire n311_19;
wire n309_19;
wire n307_19;
wire n305_19;
wire n241_12;
wire n243_12;
wire n245_12;
wire n247_12;
wire n273_12;
wire n275_12;
wire n277_12;
wire n279_12;
wire n313_12;
wire n337_12;
wire n339_12;
wire n341_12;
wire n343_12;
wire n134_7;
wire n130_7;
wire n129_8;
wire n128_7;
wire n127_7;
wire n126_7;
wire n125_7;
wire n124_7;
wire n123_7;
wire n122_7;
wire n122_8;
wire n120_7;
wire n119_7;
wire n118_7;
wire n118_8;
wire n117_7;
wire n119_10;
wire n120_10;
wire n121_9;
wire n131_9;
wire ff_next_pattern0_4_9;
wire ff_next_pattern1_24_9;
wire n287_21;
wire n285_21;
wire n283_21;
wire n281_21;
wire n319_14;
wire n317_14;
wire n315_14;
wire n313_15;
wire n303_21;
wire n301_21;
wire n299_21;
wire n297_22;
wire n233_14;
wire n117_9;
wire n124_9;
wire n125_9;
wire n126_9;
wire n127_9;
wire n128_9;
wire n130_9;
wire n618_6;
wire n617_6;
wire n616_6;
wire n615_6;
wire n614_6;
wire n613_6;
wire n612_6;
wire n611_6;
wire n610_6;
wire n609_6;
wire n608_6;
wire n607_6;
wire n606_6;
wire n605_6;
wire n604_6;
wire n603_6;
wire n602_6;
wire n601_6;
wire n600_6;
wire n599_6;
wire n598_6;
wire n597_6;
wire n596_6;
wire n595_6;
wire n594_6;
wire n593_6;
wire n592_6;
wire n591_6;
wire n590_6;
wire n589_6;
wire n588_6;
wire n587_6;
wire n586_6;
wire n585_6;
wire n584_6;
wire n583_6;
wire n582_6;
wire n581_6;
wire n580_6;
wire n579_6;
wire n578_6;
wire n577_6;
wire n576_6;
wire n575_6;
wire n574_6;
wire n573_6;
wire n572_6;
wire n571_6;
wire n570_6;
wire n569_6;
wire n568_6;
wire n567_6;
wire n566_6;
wire n565_6;
wire n564_6;
wire n563_6;
wire [31:0] ff_next_pattern0;
wire [31:0] ff_next_pattern1;
wire [7:0] \ff_pattern[0] ;
wire [7:0] \ff_pattern[1] ;
wire [7:0] \ff_pattern[2] ;
wire [7:0] \ff_pattern[3] ;
wire [7:0] \ff_pattern[4] ;
wire [7:0] \ff_pattern[5] ;
wire [7:0] \ff_pattern[6] ;
wire [7:0] \ff_pattern[7] ;
wire VCC;
wire GND;
  LUT3 n619_s0 (
    .F(n619_3),
    .I0(ff_next_pattern1[31]),
    .I1(reg_backdrop_color[7]),
    .I2(n395_8) 
);
defparam n619_s0.INIT=8'hAC;
  LUT3 n620_s0 (
    .F(n620_3),
    .I0(ff_next_pattern1[30]),
    .I1(reg_backdrop_color[6]),
    .I2(n395_8) 
);
defparam n620_s0.INIT=8'hAC;
  LUT3 n621_s0 (
    .F(n621_3),
    .I0(ff_next_pattern1[29]),
    .I1(reg_backdrop_color[5]),
    .I2(n395_8) 
);
defparam n621_s0.INIT=8'hAC;
  LUT3 n622_s0 (
    .F(n622_3),
    .I0(ff_next_pattern1[28]),
    .I1(reg_backdrop_color[4]),
    .I2(n395_8) 
);
defparam n622_s0.INIT=8'hAC;
  LUT3 n623_s0 (
    .F(n623_3),
    .I0(ff_next_pattern1[27]),
    .I1(reg_backdrop_color[3]),
    .I2(n395_8) 
);
defparam n623_s0.INIT=8'hAC;
  LUT3 n624_s0 (
    .F(n624_3),
    .I0(ff_next_pattern1[26]),
    .I1(reg_backdrop_color[2]),
    .I2(n395_8) 
);
defparam n624_s0.INIT=8'hAC;
  LUT3 n625_s0 (
    .F(n625_3),
    .I0(ff_next_pattern1[25]),
    .I1(reg_backdrop_color[1]),
    .I2(n395_8) 
);
defparam n625_s0.INIT=8'hAC;
  LUT3 n626_s0 (
    .F(n626_3),
    .I0(ff_next_pattern1[24]),
    .I1(reg_backdrop_color[0]),
    .I2(n395_8) 
);
defparam n626_s0.INIT=8'hAC;
  LUT3 n563_s0 (
    .F(n563_3),
    .I0(n563_6),
    .I1(\ff_pattern[1] [7]),
    .I2(n399_5) 
);
defparam n563_s0.INIT=8'hAC;
  LUT3 n564_s0 (
    .F(n564_3),
    .I0(n564_6),
    .I1(\ff_pattern[1] [6]),
    .I2(n399_5) 
);
defparam n564_s0.INIT=8'hAC;
  LUT3 n565_s0 (
    .F(n565_3),
    .I0(n565_6),
    .I1(\ff_pattern[1] [5]),
    .I2(n399_5) 
);
defparam n565_s0.INIT=8'hAC;
  LUT3 n566_s0 (
    .F(n566_3),
    .I0(n566_6),
    .I1(\ff_pattern[1] [4]),
    .I2(n399_5) 
);
defparam n566_s0.INIT=8'hAC;
  LUT3 n567_s0 (
    .F(n567_3),
    .I0(n567_6),
    .I1(\ff_pattern[1] [3]),
    .I2(n399_5) 
);
defparam n567_s0.INIT=8'hAC;
  LUT3 n568_s0 (
    .F(n568_3),
    .I0(n568_6),
    .I1(\ff_pattern[1] [2]),
    .I2(n399_5) 
);
defparam n568_s0.INIT=8'hAC;
  LUT3 n569_s0 (
    .F(n569_3),
    .I0(n569_6),
    .I1(\ff_pattern[1] [1]),
    .I2(n399_5) 
);
defparam n569_s0.INIT=8'hAC;
  LUT3 n570_s0 (
    .F(n570_3),
    .I0(n570_6),
    .I1(\ff_pattern[1] [0]),
    .I2(n399_5) 
);
defparam n570_s0.INIT=8'hAC;
  LUT3 n571_s0 (
    .F(n571_3),
    .I0(n571_6),
    .I1(\ff_pattern[2] [7]),
    .I2(n399_5) 
);
defparam n571_s0.INIT=8'hAC;
  LUT3 n572_s0 (
    .F(n572_3),
    .I0(n572_6),
    .I1(\ff_pattern[2] [6]),
    .I2(n399_5) 
);
defparam n572_s0.INIT=8'hAC;
  LUT3 n573_s0 (
    .F(n573_3),
    .I0(n573_6),
    .I1(\ff_pattern[2] [5]),
    .I2(n399_5) 
);
defparam n573_s0.INIT=8'hAC;
  LUT3 n574_s0 (
    .F(n574_3),
    .I0(n574_6),
    .I1(\ff_pattern[2] [4]),
    .I2(n399_5) 
);
defparam n574_s0.INIT=8'hAC;
  LUT3 n575_s0 (
    .F(n575_3),
    .I0(n575_6),
    .I1(\ff_pattern[2] [3]),
    .I2(n399_5) 
);
defparam n575_s0.INIT=8'hAC;
  LUT3 n576_s0 (
    .F(n576_3),
    .I0(n576_6),
    .I1(\ff_pattern[2] [2]),
    .I2(n399_5) 
);
defparam n576_s0.INIT=8'hAC;
  LUT3 n577_s0 (
    .F(n577_3),
    .I0(n577_6),
    .I1(\ff_pattern[2] [1]),
    .I2(n399_5) 
);
defparam n577_s0.INIT=8'hAC;
  LUT3 n578_s0 (
    .F(n578_3),
    .I0(n578_6),
    .I1(\ff_pattern[2] [0]),
    .I2(n399_5) 
);
defparam n578_s0.INIT=8'hAC;
  LUT3 n579_s0 (
    .F(n579_3),
    .I0(n579_6),
    .I1(\ff_pattern[3] [7]),
    .I2(n399_5) 
);
defparam n579_s0.INIT=8'hAC;
  LUT3 n580_s0 (
    .F(n580_3),
    .I0(n580_6),
    .I1(\ff_pattern[3] [6]),
    .I2(n399_5) 
);
defparam n580_s0.INIT=8'hAC;
  LUT3 n581_s0 (
    .F(n581_3),
    .I0(n581_6),
    .I1(\ff_pattern[3] [5]),
    .I2(n399_5) 
);
defparam n581_s0.INIT=8'hAC;
  LUT3 n582_s0 (
    .F(n582_3),
    .I0(n582_6),
    .I1(\ff_pattern[3] [4]),
    .I2(n399_5) 
);
defparam n582_s0.INIT=8'hAC;
  LUT3 n583_s0 (
    .F(n583_3),
    .I0(n583_6),
    .I1(\ff_pattern[3] [3]),
    .I2(n399_5) 
);
defparam n583_s0.INIT=8'hAC;
  LUT3 n584_s0 (
    .F(n584_3),
    .I0(n584_6),
    .I1(\ff_pattern[3] [2]),
    .I2(n399_5) 
);
defparam n584_s0.INIT=8'hAC;
  LUT3 n585_s0 (
    .F(n585_3),
    .I0(n585_6),
    .I1(\ff_pattern[3] [1]),
    .I2(n399_5) 
);
defparam n585_s0.INIT=8'hAC;
  LUT3 n586_s0 (
    .F(n586_3),
    .I0(n586_6),
    .I1(\ff_pattern[3] [0]),
    .I2(n399_5) 
);
defparam n586_s0.INIT=8'hAC;
  LUT3 n587_s0 (
    .F(n587_3),
    .I0(n587_6),
    .I1(\ff_pattern[4] [7]),
    .I2(n399_5) 
);
defparam n587_s0.INIT=8'hAC;
  LUT3 n588_s0 (
    .F(n588_3),
    .I0(n588_6),
    .I1(\ff_pattern[4] [6]),
    .I2(n399_5) 
);
defparam n588_s0.INIT=8'hAC;
  LUT3 n589_s0 (
    .F(n589_3),
    .I0(n589_6),
    .I1(\ff_pattern[4] [5]),
    .I2(n399_5) 
);
defparam n589_s0.INIT=8'hAC;
  LUT3 n590_s0 (
    .F(n590_3),
    .I0(n590_6),
    .I1(\ff_pattern[4] [4]),
    .I2(n399_5) 
);
defparam n590_s0.INIT=8'hAC;
  LUT3 n591_s0 (
    .F(n591_3),
    .I0(n591_6),
    .I1(\ff_pattern[4] [3]),
    .I2(n399_5) 
);
defparam n591_s0.INIT=8'hAC;
  LUT3 n592_s0 (
    .F(n592_3),
    .I0(n592_6),
    .I1(\ff_pattern[4] [2]),
    .I2(n399_5) 
);
defparam n592_s0.INIT=8'hAC;
  LUT3 n593_s0 (
    .F(n593_3),
    .I0(n593_6),
    .I1(\ff_pattern[4] [1]),
    .I2(n399_5) 
);
defparam n593_s0.INIT=8'hAC;
  LUT3 n594_s0 (
    .F(n594_3),
    .I0(n594_6),
    .I1(\ff_pattern[4] [0]),
    .I2(n399_5) 
);
defparam n594_s0.INIT=8'hAC;
  LUT3 n595_s0 (
    .F(n595_3),
    .I0(n595_6),
    .I1(\ff_pattern[5] [7]),
    .I2(n399_5) 
);
defparam n595_s0.INIT=8'hAC;
  LUT3 n596_s0 (
    .F(n596_3),
    .I0(n596_6),
    .I1(\ff_pattern[5] [6]),
    .I2(n399_5) 
);
defparam n596_s0.INIT=8'hAC;
  LUT3 n597_s0 (
    .F(n597_3),
    .I0(n597_6),
    .I1(\ff_pattern[5] [5]),
    .I2(n399_5) 
);
defparam n597_s0.INIT=8'hAC;
  LUT3 n598_s0 (
    .F(n598_3),
    .I0(n598_6),
    .I1(\ff_pattern[5] [4]),
    .I2(n399_5) 
);
defparam n598_s0.INIT=8'hAC;
  LUT3 n599_s0 (
    .F(n599_3),
    .I0(n599_6),
    .I1(\ff_pattern[5] [3]),
    .I2(n399_5) 
);
defparam n599_s0.INIT=8'hAC;
  LUT3 n600_s0 (
    .F(n600_3),
    .I0(n600_6),
    .I1(\ff_pattern[5] [2]),
    .I2(n399_5) 
);
defparam n600_s0.INIT=8'hAC;
  LUT3 n601_s0 (
    .F(n601_3),
    .I0(n601_6),
    .I1(\ff_pattern[5] [1]),
    .I2(n399_5) 
);
defparam n601_s0.INIT=8'hAC;
  LUT3 n602_s0 (
    .F(n602_3),
    .I0(n602_6),
    .I1(\ff_pattern[5] [0]),
    .I2(n399_5) 
);
defparam n602_s0.INIT=8'hAC;
  LUT3 n603_s0 (
    .F(n603_3),
    .I0(n603_6),
    .I1(\ff_pattern[6] [7]),
    .I2(n399_5) 
);
defparam n603_s0.INIT=8'hAC;
  LUT3 n604_s0 (
    .F(n604_3),
    .I0(n604_6),
    .I1(\ff_pattern[6] [6]),
    .I2(n399_5) 
);
defparam n604_s0.INIT=8'hAC;
  LUT3 n605_s0 (
    .F(n605_3),
    .I0(n605_6),
    .I1(\ff_pattern[6] [5]),
    .I2(n399_5) 
);
defparam n605_s0.INIT=8'hAC;
  LUT3 n606_s0 (
    .F(n606_3),
    .I0(n606_6),
    .I1(\ff_pattern[6] [4]),
    .I2(n399_5) 
);
defparam n606_s0.INIT=8'hAC;
  LUT3 n607_s0 (
    .F(n607_3),
    .I0(n607_6),
    .I1(\ff_pattern[6] [3]),
    .I2(n399_5) 
);
defparam n607_s0.INIT=8'hAC;
  LUT3 n608_s0 (
    .F(n608_3),
    .I0(n608_6),
    .I1(\ff_pattern[6] [2]),
    .I2(n399_5) 
);
defparam n608_s0.INIT=8'hAC;
  LUT3 n609_s0 (
    .F(n609_3),
    .I0(n609_6),
    .I1(\ff_pattern[6] [1]),
    .I2(n399_5) 
);
defparam n609_s0.INIT=8'hAC;
  LUT3 n610_s0 (
    .F(n610_3),
    .I0(n610_6),
    .I1(\ff_pattern[6] [0]),
    .I2(n399_5) 
);
defparam n610_s0.INIT=8'hAC;
  LUT3 n611_s0 (
    .F(n611_3),
    .I0(n611_6),
    .I1(\ff_pattern[7] [7]),
    .I2(n399_5) 
);
defparam n611_s0.INIT=8'hAC;
  LUT3 n612_s0 (
    .F(n612_3),
    .I0(n612_6),
    .I1(\ff_pattern[7] [6]),
    .I2(n399_5) 
);
defparam n612_s0.INIT=8'hAC;
  LUT3 n613_s0 (
    .F(n613_3),
    .I0(n613_6),
    .I1(\ff_pattern[7] [5]),
    .I2(n399_5) 
);
defparam n613_s0.INIT=8'hAC;
  LUT3 n614_s0 (
    .F(n614_3),
    .I0(n614_6),
    .I1(\ff_pattern[7] [4]),
    .I2(n399_5) 
);
defparam n614_s0.INIT=8'hAC;
  LUT3 n615_s0 (
    .F(n615_3),
    .I0(n615_6),
    .I1(\ff_pattern[7] [3]),
    .I2(n399_5) 
);
defparam n615_s0.INIT=8'hAC;
  LUT3 n616_s0 (
    .F(n616_3),
    .I0(n616_6),
    .I1(\ff_pattern[7] [2]),
    .I2(n399_5) 
);
defparam n616_s0.INIT=8'hAC;
  LUT3 n617_s0 (
    .F(n617_3),
    .I0(n617_6),
    .I1(\ff_pattern[7] [1]),
    .I2(n399_5) 
);
defparam n617_s0.INIT=8'hAC;
  LUT3 n618_s0 (
    .F(n618_3),
    .I0(n618_6),
    .I1(\ff_pattern[7] [0]),
    .I2(n399_5) 
);
defparam n618_s0.INIT=8'hAC;
  LUT3 ff_next_pattern0_31_s2 (
    .F(ff_next_pattern0_31_6),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n547_4) 
);
defparam ff_next_pattern0_31_s2.INIT=8'h40;
  LUT3 ff_next_pattern1_31_s4 (
    .F(ff_next_pattern1_31_8),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(n547_4) 
);
defparam ff_next_pattern1_31_s4.INIT=8'h40;
  LUT4 n233_s6 (
    .F(n233_11),
    .I0(n547_5),
    .I1(w_g4567_vram_rdata[31]),
    .I2(ff_next_pattern1[15]),
    .I3(n233_14) 
);
defparam n233_s6.INIT=16'hF888;
  LUT4 n235_s6 (
    .F(n235_11),
    .I0(n547_5),
    .I1(w_g4567_vram_rdata[30]),
    .I2(ff_next_pattern1[14]),
    .I3(n233_14) 
);
defparam n235_s6.INIT=16'hF888;
  LUT4 n237_s6 (
    .F(n237_11),
    .I0(n547_5),
    .I1(w_g4567_vram_rdata[29]),
    .I2(ff_next_pattern1[13]),
    .I3(n233_14) 
);
defparam n237_s6.INIT=16'hF888;
  LUT4 n239_s6 (
    .F(n239_11),
    .I0(n547_5),
    .I1(w_g4567_vram_rdata[28]),
    .I2(ff_next_pattern1[12]),
    .I3(n233_14) 
);
defparam n239_s6.INIT=16'hF888;
  LUT3 n241_s6 (
    .F(n241_11),
    .I0(n547_5),
    .I1(w_g4567_vram_rdata[27]),
    .I2(n241_12) 
);
defparam n241_s6.INIT=8'hF8;
  LUT3 n243_s6 (
    .F(n243_11),
    .I0(n547_5),
    .I1(w_g4567_vram_rdata[26]),
    .I2(n243_12) 
);
defparam n243_s6.INIT=8'hF8;
  LUT3 n245_s6 (
    .F(n245_11),
    .I0(n547_5),
    .I1(w_g4567_vram_rdata[25]),
    .I2(n245_12) 
);
defparam n245_s6.INIT=8'hF8;
  LUT3 n247_s6 (
    .F(n247_11),
    .I0(n547_5),
    .I1(w_g4567_vram_rdata[24]),
    .I2(n247_12) 
);
defparam n247_s6.INIT=8'hF8;
  LUT4 n249_s6 (
    .F(n249_11),
    .I0(n547_5),
    .I1(w_g4567_vram_rdata[23]),
    .I2(ff_next_pattern0[15]),
    .I3(n233_14) 
);
defparam n249_s6.INIT=16'hF888;
  LUT4 n251_s6 (
    .F(n251_11),
    .I0(n547_5),
    .I1(w_g4567_vram_rdata[22]),
    .I2(ff_next_pattern0[14]),
    .I3(n233_14) 
);
defparam n251_s6.INIT=16'hF888;
  LUT4 n253_s6 (
    .F(n253_11),
    .I0(n547_5),
    .I1(w_g4567_vram_rdata[21]),
    .I2(ff_next_pattern0[13]),
    .I3(n233_14) 
);
defparam n253_s6.INIT=16'hF888;
  LUT4 n255_s6 (
    .F(n255_11),
    .I0(n547_5),
    .I1(w_g4567_vram_rdata[20]),
    .I2(ff_next_pattern0[12]),
    .I3(n233_14) 
);
defparam n255_s6.INIT=16'hF888;
  LUT4 n257_s6 (
    .F(n257_11),
    .I0(n547_5),
    .I1(w_g4567_vram_rdata[19]),
    .I2(ff_next_pattern0[11]),
    .I3(n555_4) 
);
defparam n257_s6.INIT=16'hF888;
  LUT4 n259_s6 (
    .F(n259_11),
    .I0(n547_5),
    .I1(w_g4567_vram_rdata[18]),
    .I2(ff_next_pattern0[10]),
    .I3(n555_4) 
);
defparam n259_s6.INIT=16'hF888;
  LUT4 n261_s6 (
    .F(n261_11),
    .I0(n547_5),
    .I1(w_g4567_vram_rdata[17]),
    .I2(ff_next_pattern0[9]),
    .I3(n555_4) 
);
defparam n261_s6.INIT=16'hF888;
  LUT4 n263_s6 (
    .F(n263_11),
    .I0(n547_5),
    .I1(w_g4567_vram_rdata[16]),
    .I2(ff_next_pattern0[8]),
    .I3(n555_4) 
);
defparam n263_s6.INIT=16'hF888;
  LUT4 n265_s6 (
    .F(n265_11),
    .I0(n547_5),
    .I1(w_g4567_vram_rdata[15]),
    .I2(ff_next_pattern1[7]),
    .I3(n233_14) 
);
defparam n265_s6.INIT=16'hF888;
  LUT4 n267_s6 (
    .F(n267_11),
    .I0(n547_5),
    .I1(w_g4567_vram_rdata[14]),
    .I2(ff_next_pattern1[6]),
    .I3(n233_14) 
);
defparam n267_s6.INIT=16'hF888;
  LUT4 n269_s6 (
    .F(n269_11),
    .I0(n547_5),
    .I1(w_g4567_vram_rdata[13]),
    .I2(ff_next_pattern1[5]),
    .I3(n233_14) 
);
defparam n269_s6.INIT=16'hF888;
  LUT4 n271_s6 (
    .F(n271_11),
    .I0(n547_5),
    .I1(w_g4567_vram_rdata[12]),
    .I2(ff_next_pattern1[4]),
    .I3(n233_14) 
);
defparam n271_s6.INIT=16'hF888;
  LUT3 n273_s6 (
    .F(n273_11),
    .I0(n547_5),
    .I1(w_g4567_vram_rdata[11]),
    .I2(n273_12) 
);
defparam n273_s6.INIT=8'hF8;
  LUT3 n275_s6 (
    .F(n275_11),
    .I0(n547_5),
    .I1(w_g4567_vram_rdata[10]),
    .I2(n275_12) 
);
defparam n275_s6.INIT=8'hF8;
  LUT3 n277_s6 (
    .F(n277_11),
    .I0(n547_5),
    .I1(w_g4567_vram_rdata[9]),
    .I2(n277_12) 
);
defparam n277_s6.INIT=8'hF8;
  LUT3 n279_s6 (
    .F(n279_11),
    .I0(n547_5),
    .I1(w_g4567_vram_rdata[8]),
    .I2(n279_12) 
);
defparam n279_s6.INIT=8'hF8;
  LUT4 n313_s6 (
    .F(n313_11),
    .I0(n313_12),
    .I1(n555_4),
    .I2(ff_next_pattern0[31]),
    .I3(n313_15) 
);
defparam n313_s6.INIT=16'hFF40;
  LUT4 n315_s6 (
    .F(n315_11),
    .I0(n313_12),
    .I1(n555_4),
    .I2(ff_next_pattern0[30]),
    .I3(n315_14) 
);
defparam n315_s6.INIT=16'hFF40;
  LUT4 n317_s6 (
    .F(n317_11),
    .I0(n313_12),
    .I1(n555_4),
    .I2(ff_next_pattern0[29]),
    .I3(n317_14) 
);
defparam n317_s6.INIT=16'hFF40;
  LUT4 n319_s6 (
    .F(n319_11),
    .I0(n313_12),
    .I1(n555_4),
    .I2(ff_next_pattern0[28]),
    .I3(n319_14) 
);
defparam n319_s6.INIT=16'hFF40;
  LUT4 n321_s6 (
    .F(n321_11),
    .I0(w_g4567_vram_rdata[19]),
    .I1(n297_20),
    .I2(ff_next_pattern0[27]),
    .I3(n555_4) 
);
defparam n321_s6.INIT=16'hF888;
  LUT4 n323_s6 (
    .F(n323_11),
    .I0(w_g4567_vram_rdata[18]),
    .I1(n297_20),
    .I2(ff_next_pattern0[26]),
    .I3(n555_4) 
);
defparam n323_s6.INIT=16'hF888;
  LUT4 n325_s6 (
    .F(n325_11),
    .I0(w_g4567_vram_rdata[17]),
    .I1(n297_20),
    .I2(ff_next_pattern0[25]),
    .I3(n555_4) 
);
defparam n325_s6.INIT=16'hF888;
  LUT4 n327_s6 (
    .F(n327_11),
    .I0(w_g4567_vram_rdata[16]),
    .I1(n297_20),
    .I2(ff_next_pattern0[24]),
    .I3(n555_4) 
);
defparam n327_s6.INIT=16'hF888;
  LUT4 n329_s6 (
    .F(n329_11),
    .I0(n297_20),
    .I1(w_g4567_vram_rdata[15]),
    .I2(ff_next_pattern1[23]),
    .I3(n233_14) 
);
defparam n329_s6.INIT=16'hF888;
  LUT4 n331_s6 (
    .F(n331_11),
    .I0(n297_20),
    .I1(w_g4567_vram_rdata[14]),
    .I2(ff_next_pattern1[22]),
    .I3(n233_14) 
);
defparam n331_s6.INIT=16'hF888;
  LUT4 n333_s6 (
    .F(n333_11),
    .I0(n297_20),
    .I1(w_g4567_vram_rdata[13]),
    .I2(ff_next_pattern1[21]),
    .I3(n233_14) 
);
defparam n333_s6.INIT=16'hF888;
  LUT4 n335_s6 (
    .F(n335_11),
    .I0(n297_20),
    .I1(w_g4567_vram_rdata[12]),
    .I2(ff_next_pattern1[20]),
    .I3(n233_14) 
);
defparam n335_s6.INIT=16'hF888;
  LUT3 n337_s6 (
    .F(n337_11),
    .I0(n297_20),
    .I1(w_g4567_vram_rdata[11]),
    .I2(n337_12) 
);
defparam n337_s6.INIT=8'hF8;
  LUT3 n339_s6 (
    .F(n339_11),
    .I0(n297_20),
    .I1(w_g4567_vram_rdata[10]),
    .I2(n339_12) 
);
defparam n339_s6.INIT=8'hF8;
  LUT3 n341_s6 (
    .F(n341_11),
    .I0(n297_20),
    .I1(w_g4567_vram_rdata[9]),
    .I2(n341_12) 
);
defparam n341_s6.INIT=8'hF8;
  LUT3 n343_s6 (
    .F(n343_11),
    .I0(n297_20),
    .I1(w_g4567_vram_rdata[8]),
    .I2(n343_12) 
);
defparam n343_s6.INIT=8'hF8;
  LUT4 n345_s6 (
    .F(n345_11),
    .I0(n297_20),
    .I1(w_g4567_vram_rdata[7]),
    .I2(ff_next_pattern0[23]),
    .I3(n233_14) 
);
defparam n345_s6.INIT=16'hF888;
  LUT4 n347_s6 (
    .F(n347_11),
    .I0(n297_20),
    .I1(w_g4567_vram_rdata[6]),
    .I2(ff_next_pattern0[22]),
    .I3(n233_14) 
);
defparam n347_s6.INIT=16'hF888;
  LUT4 n349_s6 (
    .F(n349_11),
    .I0(n297_20),
    .I1(w_g4567_vram_rdata[5]),
    .I2(ff_next_pattern0[21]),
    .I3(n233_14) 
);
defparam n349_s6.INIT=16'hF888;
  LUT4 n351_s6 (
    .F(n351_11),
    .I0(n297_20),
    .I1(w_g4567_vram_rdata[4]),
    .I2(ff_next_pattern0[20]),
    .I3(n233_14) 
);
defparam n351_s6.INIT=16'hF888;
  LUT4 n353_s6 (
    .F(n353_11),
    .I0(w_g4567_vram_rdata[3]),
    .I1(n297_20),
    .I2(ff_next_pattern0[19]),
    .I3(n555_4) 
);
defparam n353_s6.INIT=16'hF888;
  LUT4 n355_s6 (
    .F(n355_11),
    .I0(w_g4567_vram_rdata[2]),
    .I1(n297_20),
    .I2(ff_next_pattern0[18]),
    .I3(n555_4) 
);
defparam n355_s6.INIT=16'hF888;
  LUT4 n357_s6 (
    .F(n357_11),
    .I0(w_g4567_vram_rdata[1]),
    .I1(n297_20),
    .I2(ff_next_pattern0[17]),
    .I3(n555_4) 
);
defparam n357_s6.INIT=16'hF888;
  LUT4 n359_s6 (
    .F(n359_11),
    .I0(w_g4567_vram_rdata[0]),
    .I1(n297_20),
    .I2(ff_next_pattern0[16]),
    .I3(n555_4) 
);
defparam n359_s6.INIT=16'hF888;
  LUT3 n134_s1 (
    .F(n134_6),
    .I0(n134_7),
    .I1(n276_20),
    .I2(n120_5) 
);
defparam n134_s1.INIT=8'h40;
  LUT3 n131_s1 (
    .F(n131_6),
    .I0(ff_half_count[6]),
    .I1(n547_4),
    .I2(n131_9) 
);
defparam n131_s1.INIT=8'h40;
  LUT4 n129_s1 (
    .F(n129_6),
    .I0(n129_10),
    .I1(w_even_address_6_7),
    .I2(n129_8),
    .I3(n547_4) 
);
defparam n129_s1.INIT=16'hA300;
  LUT4 n123_s1 (
    .F(n123_6),
    .I0(n129_8),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n123_7),
    .I3(n547_4) 
);
defparam n123_s1.INIT=16'hF400;
  LUT4 n122_s1 (
    .F(n122_6),
    .I0(n131_9),
    .I1(n122_7),
    .I2(n122_8),
    .I3(n547_4) 
);
defparam n122_s1.INIT=16'hF800;
  LUT4 n121_s1 (
    .F(n121_6),
    .I0(n129_8),
    .I1(n122_7),
    .I2(n121_9),
    .I3(n547_4) 
);
defparam n121_s1.INIT=16'hF400;
  LUT4 n120_s1 (
    .F(n120_6_0),
    .I0(n129_8),
    .I1(n120_7),
    .I2(n120_10),
    .I3(n547_4) 
);
defparam n120_s1.INIT=16'hF400;
  LUT4 n119_s1 (
    .F(n119_6),
    .I0(n129_8),
    .I1(n119_7),
    .I2(n119_10),
    .I3(n547_4) 
);
defparam n119_s1.INIT=16'hF400;
  LUT4 n118_s1 (
    .F(n118_6),
    .I0(n129_8),
    .I1(n118_7),
    .I2(n118_8),
    .I3(n547_4) 
);
defparam n118_s1.INIT=16'hF400;
  LUT4 n311_s12 (
    .F(n311_19),
    .I0(w_g4567_vram_rdata[24]),
    .I1(n297_20),
    .I2(ff_next_pattern0[28]),
    .I3(n555_4) 
);
defparam n311_s12.INIT=16'hF888;
  LUT4 n309_s12 (
    .F(n309_19),
    .I0(w_g4567_vram_rdata[25]),
    .I1(n297_20),
    .I2(ff_next_pattern0[29]),
    .I3(n555_4) 
);
defparam n309_s12.INIT=16'hF888;
  LUT4 n307_s12 (
    .F(n307_19),
    .I0(w_g4567_vram_rdata[26]),
    .I1(n297_20),
    .I2(ff_next_pattern0[30]),
    .I3(n555_4) 
);
defparam n307_s12.INIT=16'hF888;
  LUT4 n305_s12 (
    .F(n305_19),
    .I0(w_g4567_vram_rdata[27]),
    .I1(n297_20),
    .I2(ff_next_pattern0[31]),
    .I3(n555_4) 
);
defparam n305_s12.INIT=16'hF888;
  LUT3 n297_s13 (
    .F(n297_20),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]) 
);
defparam n297_s13.INIT=8'h10;
  LUT4 n241_s7 (
    .F(n241_12),
    .I0(ff_next_pattern0[15]),
    .I1(ff_next_pattern1[11]),
    .I2(n313_12),
    .I3(n555_4) 
);
defparam n241_s7.INIT=16'hAC00;
  LUT4 n243_s7 (
    .F(n243_12),
    .I0(ff_next_pattern0[14]),
    .I1(ff_next_pattern1[10]),
    .I2(n313_12),
    .I3(n555_4) 
);
defparam n243_s7.INIT=16'hAC00;
  LUT4 n245_s7 (
    .F(n245_12),
    .I0(ff_next_pattern0[13]),
    .I1(ff_next_pattern1[9]),
    .I2(n313_12),
    .I3(n555_4) 
);
defparam n245_s7.INIT=16'hAC00;
  LUT4 n247_s7 (
    .F(n247_12),
    .I0(ff_next_pattern0[12]),
    .I1(ff_next_pattern1[8]),
    .I2(n313_12),
    .I3(n555_4) 
);
defparam n247_s7.INIT=16'hAC00;
  LUT4 n273_s7 (
    .F(n273_12),
    .I0(ff_next_pattern0[7]),
    .I1(ff_next_pattern1[3]),
    .I2(n313_12),
    .I3(n555_4) 
);
defparam n273_s7.INIT=16'hAC00;
  LUT4 n275_s7 (
    .F(n275_12),
    .I0(ff_next_pattern0[6]),
    .I1(ff_next_pattern1[2]),
    .I2(n313_12),
    .I3(n555_4) 
);
defparam n275_s7.INIT=16'hAC00;
  LUT4 n277_s7 (
    .F(n277_12),
    .I0(ff_next_pattern0[5]),
    .I1(ff_next_pattern1[1]),
    .I2(n313_12),
    .I3(n555_4) 
);
defparam n277_s7.INIT=16'hAC00;
  LUT4 n279_s7 (
    .F(n279_12),
    .I0(ff_next_pattern0[4]),
    .I1(ff_next_pattern1[0]),
    .I2(n313_12),
    .I3(n555_4) 
);
defparam n279_s7.INIT=16'hAC00;
  LUT4 n313_s7 (
    .F(n313_12),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(n120_6) 
);
defparam n313_s7.INIT=16'h1800;
  LUT4 n337_s7 (
    .F(n337_12),
    .I0(ff_next_pattern0[23]),
    .I1(ff_next_pattern1[19]),
    .I2(n313_12),
    .I3(n555_4) 
);
defparam n337_s7.INIT=16'hAC00;
  LUT4 n339_s7 (
    .F(n339_12),
    .I0(ff_next_pattern0[22]),
    .I1(ff_next_pattern1[18]),
    .I2(n313_12),
    .I3(n555_4) 
);
defparam n339_s7.INIT=16'hAC00;
  LUT4 n341_s7 (
    .F(n341_12),
    .I0(ff_next_pattern0[21]),
    .I1(ff_next_pattern1[17]),
    .I2(n313_12),
    .I3(n555_4) 
);
defparam n341_s7.INIT=16'hAC00;
  LUT4 n343_s7 (
    .F(n343_12),
    .I0(ff_next_pattern0[20]),
    .I1(ff_next_pattern1[16]),
    .I2(n313_12),
    .I3(n555_4) 
);
defparam n343_s7.INIT=16'hAC00;
  LUT3 n134_s2 (
    .F(n134_7),
    .I0(n157_5),
    .I1(n547_5),
    .I2(n134_8) 
);
defparam n134_s2.INIT=8'h07;
  LUT4 n130_s2 (
    .F(n130_7),
    .I0(n129_8),
    .I1(ff_half_count[7]),
    .I2(n131_9),
    .I3(ff_half_count[6]) 
);
defparam n130_s2.INIT=16'h3F8A;
  LUT3 n129_s3 (
    .F(n129_8),
    .I0(n134_8),
    .I1(n157_5),
    .I2(n547_5) 
);
defparam n129_s3.INIT=8'h0D;
  LUT4 n128_s2 (
    .F(n128_7),
    .I0(n129_8),
    .I1(w_even_address_7_7),
    .I2(w_even_address_8_7),
    .I3(n131_9) 
);
defparam n128_s2.INIT=16'hE0EE;
  LUT4 n127_s2 (
    .F(n127_7),
    .I0(n129_8),
    .I1(w_even_address_8_7),
    .I2(w_even_address_9_7),
    .I3(n131_9) 
);
defparam n127_s2.INIT=16'h0EEE;
  LUT4 n126_s2 (
    .F(n126_7),
    .I0(w_even_address_9_7),
    .I1(n129_8),
    .I2(w_pixel_pos_y_Z[0]),
    .I3(n131_9) 
);
defparam n126_s2.INIT=16'h0DDD;
  LUT4 n125_s2 (
    .F(n125_7),
    .I0(n129_8),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(w_pixel_pos_y_Z[1]),
    .I3(n131_9) 
);
defparam n125_s2.INIT=16'h0BBB;
  LUT4 n124_s2 (
    .F(n124_7),
    .I0(n129_8),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(w_pixel_pos_y_Z[2]),
    .I3(n131_9) 
);
defparam n124_s2.INIT=16'h0BBB;
  LUT3 n123_s2 (
    .F(n123_7),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(reg_pattern_name_table_base[10]),
    .I2(n131_9) 
);
defparam n123_s2.INIT=8'h80;
  LUT2 n122_s2 (
    .F(n122_7),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(reg_pattern_name_table_base[11]) 
);
defparam n122_s2.INIT=4'h8;
  LUT3 n122_s3 (
    .F(n122_8),
    .I0(n129_8),
    .I1(reg_pattern_name_table_base[10]),
    .I2(w_pixel_pos_y_Z[3]) 
);
defparam n122_s3.INIT=8'h40;
  LUT2 n120_s2 (
    .F(n120_7),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pixel_pos_y_Z[5]) 
);
defparam n120_s2.INIT=4'h8;
  LUT2 n119_s2 (
    .F(n119_7),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(reg_pattern_name_table_base[13]) 
);
defparam n119_s2.INIT=4'h8;
  LUT2 n118_s2 (
    .F(n118_7),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(reg_pattern_name_table_base[14]) 
);
defparam n118_s2.INIT=4'h8;
  LUT2 n118_s3 (
    .F(n118_8),
    .I0(reg_pattern_name_table_base[15]),
    .I1(n131_9) 
);
defparam n118_s3.INIT=4'h8;
  LUT4 n117_s2 (
    .F(n117_7),
    .I0(n131_9),
    .I1(reg_pattern_name_table_base[16]),
    .I2(n129_8),
    .I3(reg_pattern_name_table_base[15]) 
);
defparam n117_s2.INIT=16'h7077;
  LUT3 n134_s3 (
    .F(n134_8),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]) 
);
defparam n134_s3.INIT=8'h01;
  LUT3 n119_s4 (
    .F(n119_10),
    .I0(n131_9),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(reg_pattern_name_table_base[14]) 
);
defparam n119_s4.INIT=8'h80;
  LUT3 n120_s4 (
    .F(n120_10),
    .I0(n131_9),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(reg_pattern_name_table_base[13]) 
);
defparam n120_s4.INIT=8'h80;
  LUT3 n121_s3 (
    .F(n121_9),
    .I0(n131_9),
    .I1(reg_pattern_name_table_base[12]),
    .I2(w_pixel_pos_y_Z[5]) 
);
defparam n121_s3.INIT=8'h80;
  LUT4 n129_s4 (
    .F(n129_10),
    .I0(ff_half_count[6]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[8]),
    .I3(n134_8) 
);
defparam n129_s4.INIT=16'h1E00;
  LUT4 n131_s3 (
    .F(n131_9),
    .I0(n157_5),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(w_screen_pos_x_Z[5]) 
);
defparam n131_s3.INIT=16'h0002;
  LUT4 ff_next_pattern0_4_s4 (
    .F(ff_next_pattern0_4_9),
    .I0(n233_14),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[3]),
    .I3(n547_4) 
);
defparam ff_next_pattern0_4_s4.INIT=16'h1000;
  LUT4 ff_next_pattern1_24_s4 (
    .F(ff_next_pattern1_24_9),
    .I0(n233_14),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(n547_4) 
);
defparam ff_next_pattern1_24_s4.INIT=16'h1000;
  LUT4 n287_s13 (
    .F(n287_21),
    .I0(w_g4567_vram_rdata[4]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n287_s13.INIT=16'h0200;
  LUT4 n285_s13 (
    .F(n285_21),
    .I0(w_g4567_vram_rdata[5]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n285_s13.INIT=16'h0200;
  LUT4 n283_s13 (
    .F(n283_21),
    .I0(w_g4567_vram_rdata[6]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n283_s13.INIT=16'h0200;
  LUT4 n281_s13 (
    .F(n281_21),
    .I0(w_g4567_vram_rdata[7]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n281_s13.INIT=16'h0200;
  LUT4 n940_s0 (
    .F(n940_4),
    .I0(n547_4),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n940_s0.INIT=16'h0200;
  LUT4 n319_s8 (
    .F(n319_14),
    .I0(w_g4567_vram_rdata[20]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(w_screen_pos_x_Z[4]) 
);
defparam n319_s8.INIT=16'h0200;
  LUT4 n317_s8 (
    .F(n317_14),
    .I0(w_g4567_vram_rdata[21]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(w_screen_pos_x_Z[4]) 
);
defparam n317_s8.INIT=16'h0200;
  LUT4 n315_s8 (
    .F(n315_14),
    .I0(w_g4567_vram_rdata[22]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(w_screen_pos_x_Z[4]) 
);
defparam n315_s8.INIT=16'h0200;
  LUT4 n313_s9 (
    .F(n313_15),
    .I0(w_g4567_vram_rdata[23]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(w_screen_pos_x_Z[4]) 
);
defparam n313_s9.INIT=16'h0200;
  LUT4 n303_s13 (
    .F(n303_21),
    .I0(w_g4567_vram_rdata[28]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(w_screen_pos_x_Z[4]) 
);
defparam n303_s13.INIT=16'h0200;
  LUT4 n301_s13 (
    .F(n301_21),
    .I0(w_g4567_vram_rdata[29]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(w_screen_pos_x_Z[4]) 
);
defparam n301_s13.INIT=16'h0200;
  LUT4 n299_s13 (
    .F(n299_21),
    .I0(w_g4567_vram_rdata[30]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(w_screen_pos_x_Z[4]) 
);
defparam n299_s13.INIT=16'h0200;
  LUT4 n297_s14 (
    .F(n297_22),
    .I0(w_g4567_vram_rdata[31]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(w_screen_pos_x_Z[4]) 
);
defparam n297_s14.INIT=16'h0200;
  LUT4 n233_s8 (
    .F(n233_14),
    .I0(n313_12),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n233_s8.INIT=16'h1000;
  LUT4 n117_s3 (
    .F(n117_9),
    .I0(n117_7),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n117_s3.INIT=16'h0001;
  LUT4 n124_s3 (
    .F(n124_9),
    .I0(n124_7),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n124_s3.INIT=16'h0001;
  LUT4 n125_s3 (
    .F(n125_9),
    .I0(n125_7),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n125_s3.INIT=16'h0001;
  LUT4 n126_s3 (
    .F(n126_9),
    .I0(n126_7),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n126_s3.INIT=16'h0001;
  LUT4 n127_s3 (
    .F(n127_9),
    .I0(n127_7),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n127_s3.INIT=16'h0001;
  LUT4 n128_s3 (
    .F(n128_9),
    .I0(n128_7),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n128_s3.INIT=16'h0001;
  LUT4 n130_s3 (
    .F(n130_9),
    .I0(n130_7),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n130_s3.INIT=16'h0001;
  LUT4 n618_s2 (
    .F(n618_6),
    .I0(ff_next_pattern1[16]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n618_s2.INIT=16'hACCC;
  LUT4 n617_s2 (
    .F(n617_6),
    .I0(ff_next_pattern1[17]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n617_s2.INIT=16'hACCC;
  LUT4 n616_s2 (
    .F(n616_6),
    .I0(ff_next_pattern1[18]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n616_s2.INIT=16'hACCC;
  LUT4 n615_s2 (
    .F(n615_6),
    .I0(ff_next_pattern1[19]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n615_s2.INIT=16'hACCC;
  LUT4 n614_s2 (
    .F(n614_6),
    .I0(ff_next_pattern1[20]),
    .I1(reg_backdrop_color[4]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n614_s2.INIT=16'hACCC;
  LUT4 n613_s2 (
    .F(n613_6),
    .I0(ff_next_pattern1[21]),
    .I1(reg_backdrop_color[5]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n613_s2.INIT=16'hACCC;
  LUT4 n612_s2 (
    .F(n612_6),
    .I0(ff_next_pattern1[22]),
    .I1(reg_backdrop_color[6]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n612_s2.INIT=16'hACCC;
  LUT4 n611_s2 (
    .F(n611_6),
    .I0(ff_next_pattern1[23]),
    .I1(reg_backdrop_color[7]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n611_s2.INIT=16'hACCC;
  LUT4 n610_s2 (
    .F(n610_6),
    .I0(ff_next_pattern1[8]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n610_s2.INIT=16'hACCC;
  LUT4 n609_s2 (
    .F(n609_6),
    .I0(ff_next_pattern1[9]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n609_s2.INIT=16'hACCC;
  LUT4 n608_s2 (
    .F(n608_6),
    .I0(ff_next_pattern1[10]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n608_s2.INIT=16'hACCC;
  LUT4 n607_s2 (
    .F(n607_6),
    .I0(ff_next_pattern1[11]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n607_s2.INIT=16'hACCC;
  LUT4 n606_s2 (
    .F(n606_6),
    .I0(ff_next_pattern1[12]),
    .I1(reg_backdrop_color[4]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n606_s2.INIT=16'hACCC;
  LUT4 n605_s2 (
    .F(n605_6),
    .I0(ff_next_pattern1[13]),
    .I1(reg_backdrop_color[5]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n605_s2.INIT=16'hACCC;
  LUT4 n604_s2 (
    .F(n604_6),
    .I0(ff_next_pattern1[14]),
    .I1(reg_backdrop_color[6]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n604_s2.INIT=16'hACCC;
  LUT4 n603_s2 (
    .F(n603_6),
    .I0(ff_next_pattern1[15]),
    .I1(reg_backdrop_color[7]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n603_s2.INIT=16'hACCC;
  LUT4 n602_s2 (
    .F(n602_6),
    .I0(ff_next_pattern1[0]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n602_s2.INIT=16'hACCC;
  LUT4 n601_s2 (
    .F(n601_6),
    .I0(ff_next_pattern1[1]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n601_s2.INIT=16'hACCC;
  LUT4 n600_s2 (
    .F(n600_6),
    .I0(ff_next_pattern1[2]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n600_s2.INIT=16'hACCC;
  LUT4 n599_s2 (
    .F(n599_6),
    .I0(ff_next_pattern1[3]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n599_s2.INIT=16'hACCC;
  LUT4 n598_s2 (
    .F(n598_6),
    .I0(ff_next_pattern1[4]),
    .I1(reg_backdrop_color[4]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n598_s2.INIT=16'hACCC;
  LUT4 n597_s2 (
    .F(n597_6),
    .I0(ff_next_pattern1[5]),
    .I1(reg_backdrop_color[5]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n597_s2.INIT=16'hACCC;
  LUT4 n596_s2 (
    .F(n596_6),
    .I0(ff_next_pattern1[6]),
    .I1(reg_backdrop_color[6]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n596_s2.INIT=16'hACCC;
  LUT4 n595_s2 (
    .F(n595_6),
    .I0(ff_next_pattern1[7]),
    .I1(reg_backdrop_color[7]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n595_s2.INIT=16'hACCC;
  LUT4 n594_s2 (
    .F(n594_6),
    .I0(ff_next_pattern0[24]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n594_s2.INIT=16'hACCC;
  LUT4 n593_s2 (
    .F(n593_6),
    .I0(ff_next_pattern0[25]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n593_s2.INIT=16'hACCC;
  LUT4 n592_s2 (
    .F(n592_6),
    .I0(ff_next_pattern0[26]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n592_s2.INIT=16'hACCC;
  LUT4 n591_s2 (
    .F(n591_6),
    .I0(ff_next_pattern0[27]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n591_s2.INIT=16'hACCC;
  LUT4 n590_s2 (
    .F(n590_6),
    .I0(ff_next_pattern0[28]),
    .I1(reg_backdrop_color[4]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n590_s2.INIT=16'hACCC;
  LUT4 n589_s2 (
    .F(n589_6),
    .I0(ff_next_pattern0[29]),
    .I1(reg_backdrop_color[5]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n589_s2.INIT=16'hACCC;
  LUT4 n588_s2 (
    .F(n588_6),
    .I0(ff_next_pattern0[30]),
    .I1(reg_backdrop_color[6]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n588_s2.INIT=16'hACCC;
  LUT4 n587_s2 (
    .F(n587_6),
    .I0(ff_next_pattern0[31]),
    .I1(reg_backdrop_color[7]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n587_s2.INIT=16'hACCC;
  LUT4 n586_s2 (
    .F(n586_6),
    .I0(ff_next_pattern0[16]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n586_s2.INIT=16'hACCC;
  LUT4 n585_s2 (
    .F(n585_6),
    .I0(ff_next_pattern0[17]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n585_s2.INIT=16'hACCC;
  LUT4 n584_s2 (
    .F(n584_6),
    .I0(ff_next_pattern0[18]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n584_s2.INIT=16'hACCC;
  LUT4 n583_s2 (
    .F(n583_6),
    .I0(ff_next_pattern0[19]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n583_s2.INIT=16'hACCC;
  LUT4 n582_s2 (
    .F(n582_6),
    .I0(reg_backdrop_color[4]),
    .I1(ff_next_pattern0[20]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n582_s2.INIT=16'hCAAA;
  LUT4 n581_s2 (
    .F(n581_6),
    .I0(reg_backdrop_color[5]),
    .I1(ff_next_pattern0[21]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n581_s2.INIT=16'hCAAA;
  LUT4 n580_s2 (
    .F(n580_6),
    .I0(reg_backdrop_color[6]),
    .I1(ff_next_pattern0[22]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n580_s2.INIT=16'hCAAA;
  LUT4 n579_s2 (
    .F(n579_6),
    .I0(reg_backdrop_color[7]),
    .I1(ff_next_pattern0[23]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n579_s2.INIT=16'hCAAA;
  LUT4 n578_s2 (
    .F(n578_6),
    .I0(ff_next_pattern0[8]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n578_s2.INIT=16'hACCC;
  LUT4 n577_s2 (
    .F(n577_6),
    .I0(ff_next_pattern0[9]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n577_s2.INIT=16'hACCC;
  LUT4 n576_s2 (
    .F(n576_6),
    .I0(ff_next_pattern0[10]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n576_s2.INIT=16'hACCC;
  LUT4 n575_s2 (
    .F(n575_6),
    .I0(ff_next_pattern0[11]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n575_s2.INIT=16'hACCC;
  LUT4 n574_s2 (
    .F(n574_6),
    .I0(reg_backdrop_color[4]),
    .I1(ff_next_pattern0[12]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n574_s2.INIT=16'hCAAA;
  LUT4 n573_s2 (
    .F(n573_6),
    .I0(reg_backdrop_color[5]),
    .I1(ff_next_pattern0[13]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n573_s2.INIT=16'hCAAA;
  LUT4 n572_s2 (
    .F(n572_6),
    .I0(reg_backdrop_color[6]),
    .I1(ff_next_pattern0[14]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n572_s2.INIT=16'hCAAA;
  LUT4 n571_s2 (
    .F(n571_6),
    .I0(reg_backdrop_color[7]),
    .I1(ff_next_pattern0[15]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n571_s2.INIT=16'hCAAA;
  LUT4 n570_s2 (
    .F(n570_6),
    .I0(ff_next_pattern0[0]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n570_s2.INIT=16'hACCC;
  LUT4 n569_s2 (
    .F(n569_6),
    .I0(ff_next_pattern0[1]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n569_s2.INIT=16'hACCC;
  LUT4 n568_s2 (
    .F(n568_6),
    .I0(ff_next_pattern0[2]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n568_s2.INIT=16'hACCC;
  LUT4 n567_s2 (
    .F(n567_6),
    .I0(ff_next_pattern0[3]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n567_s2.INIT=16'hACCC;
  LUT4 n566_s2 (
    .F(n566_6),
    .I0(reg_backdrop_color[4]),
    .I1(ff_next_pattern0[4]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n566_s2.INIT=16'hCAAA;
  LUT4 n565_s2 (
    .F(n565_6),
    .I0(reg_backdrop_color[5]),
    .I1(ff_next_pattern0[5]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n565_s2.INIT=16'hCAAA;
  LUT4 n564_s2 (
    .F(n564_6),
    .I0(reg_backdrop_color[6]),
    .I1(ff_next_pattern0[6]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n564_s2.INIT=16'hCAAA;
  LUT4 n563_s2 (
    .F(n563_6),
    .I0(reg_backdrop_color[7]),
    .I1(ff_next_pattern0[7]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n563_s2.INIT=16'hCAAA;
  DFFC ff_vram_address_15_s0 (
    .Q(w_g4567_vram_address[15]),
    .D(n118_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_14_s0 (
    .Q(w_g4567_vram_address[14]),
    .D(n119_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_13_s0 (
    .Q(w_g4567_vram_address[13]),
    .D(n120_6_0),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_12_s0 (
    .Q(w_g4567_vram_address[12]),
    .D(n121_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_11_s0 (
    .Q(w_g4567_vram_address[11]),
    .D(n122_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_10_s0 (
    .Q(w_g4567_vram_address[10]),
    .D(n123_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_9_s0 (
    .Q(w_g4567_vram_address[9]),
    .D(n124_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_8_s0 (
    .Q(w_g4567_vram_address[8]),
    .D(n125_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_7_s0 (
    .Q(w_g4567_vram_address[7]),
    .D(n126_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_6_s0 (
    .Q(w_g4567_vram_address[6]),
    .D(n127_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_5_s0 (
    .Q(w_g4567_vram_address[5]),
    .D(n128_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_4_s0 (
    .Q(w_g4567_vram_address[4]),
    .D(n129_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_3_s0 (
    .Q(w_g4567_vram_address[3]),
    .D(n130_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_2_s0 (
    .Q(w_g4567_vram_address[2]),
    .D(n131_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_g4567_vram_valid),
    .D(n134_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_31_s0 (
    .Q(ff_next_pattern0[31]),
    .D(n233_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_30_s0 (
    .Q(ff_next_pattern0[30]),
    .D(n235_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_29_s0 (
    .Q(ff_next_pattern0[29]),
    .D(n237_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_28_s0 (
    .Q(ff_next_pattern0[28]),
    .D(n239_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_27_s0 (
    .Q(ff_next_pattern0[27]),
    .D(n241_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_26_s0 (
    .Q(ff_next_pattern0[26]),
    .D(n243_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_25_s0 (
    .Q(ff_next_pattern0[25]),
    .D(n245_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_24_s0 (
    .Q(ff_next_pattern0[24]),
    .D(n247_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_23_s0 (
    .Q(ff_next_pattern0[23]),
    .D(n249_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_22_s0 (
    .Q(ff_next_pattern0[22]),
    .D(n251_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_21_s0 (
    .Q(ff_next_pattern0[21]),
    .D(n253_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_20_s0 (
    .Q(ff_next_pattern0[20]),
    .D(n255_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_19_s0 (
    .Q(ff_next_pattern0[19]),
    .D(n257_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_18_s0 (
    .Q(ff_next_pattern0[18]),
    .D(n259_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_17_s0 (
    .Q(ff_next_pattern0[17]),
    .D(n261_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_16_s0 (
    .Q(ff_next_pattern0[16]),
    .D(n263_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_15_s0 (
    .Q(ff_next_pattern0[15]),
    .D(n265_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_14_s0 (
    .Q(ff_next_pattern0[14]),
    .D(n267_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_13_s0 (
    .Q(ff_next_pattern0[13]),
    .D(n269_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_12_s0 (
    .Q(ff_next_pattern0[12]),
    .D(n271_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_11_s0 (
    .Q(ff_next_pattern0[11]),
    .D(n273_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_10_s0 (
    .Q(ff_next_pattern0[10]),
    .D(n275_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_9_s0 (
    .Q(ff_next_pattern0[9]),
    .D(n277_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_8_s0 (
    .Q(ff_next_pattern0[8]),
    .D(n279_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_7_s0 (
    .Q(ff_next_pattern0[7]),
    .D(n281_21),
    .CLK(clk42m),
    .CE(ff_next_pattern0_4_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_6_s0 (
    .Q(ff_next_pattern0[6]),
    .D(n283_21),
    .CLK(clk42m),
    .CE(ff_next_pattern0_4_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_5_s0 (
    .Q(ff_next_pattern0[5]),
    .D(n285_21),
    .CLK(clk42m),
    .CE(ff_next_pattern0_4_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_4_s0 (
    .Q(ff_next_pattern0[4]),
    .D(n287_21),
    .CLK(clk42m),
    .CE(ff_next_pattern0_4_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_3_s0 (
    .Q(ff_next_pattern0[3]),
    .D(w_g4567_vram_rdata[3]),
    .CLK(clk42m),
    .CE(n940_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_2_s0 (
    .Q(ff_next_pattern0[2]),
    .D(w_g4567_vram_rdata[2]),
    .CLK(clk42m),
    .CE(n940_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_1_s0 (
    .Q(ff_next_pattern0[1]),
    .D(w_g4567_vram_rdata[1]),
    .CLK(clk42m),
    .CE(n940_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_0_s0 (
    .Q(ff_next_pattern0[0]),
    .D(w_g4567_vram_rdata[0]),
    .CLK(clk42m),
    .CE(n940_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_31_s0 (
    .Q(ff_next_pattern1[31]),
    .D(n297_22),
    .CLK(clk42m),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_30_s0 (
    .Q(ff_next_pattern1[30]),
    .D(n299_21),
    .CLK(clk42m),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_29_s0 (
    .Q(ff_next_pattern1[29]),
    .D(n301_21),
    .CLK(clk42m),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_28_s0 (
    .Q(ff_next_pattern1[28]),
    .D(n303_21),
    .CLK(clk42m),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_27_s0 (
    .Q(ff_next_pattern1[27]),
    .D(n305_19),
    .CLK(clk42m),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_26_s0 (
    .Q(ff_next_pattern1[26]),
    .D(n307_19),
    .CLK(clk42m),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_25_s0 (
    .Q(ff_next_pattern1[25]),
    .D(n309_19),
    .CLK(clk42m),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_24_s0 (
    .Q(ff_next_pattern1[24]),
    .D(n311_19),
    .CLK(clk42m),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_23_s0 (
    .Q(ff_next_pattern1[23]),
    .D(n313_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_22_s0 (
    .Q(ff_next_pattern1[22]),
    .D(n315_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_21_s0 (
    .Q(ff_next_pattern1[21]),
    .D(n317_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_20_s0 (
    .Q(ff_next_pattern1[20]),
    .D(n319_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_19_s0 (
    .Q(ff_next_pattern1[19]),
    .D(n321_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_18_s0 (
    .Q(ff_next_pattern1[18]),
    .D(n323_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_17_s0 (
    .Q(ff_next_pattern1[17]),
    .D(n325_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_16_s0 (
    .Q(ff_next_pattern1[16]),
    .D(n327_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_15_s0 (
    .Q(ff_next_pattern1[15]),
    .D(n329_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_14_s0 (
    .Q(ff_next_pattern1[14]),
    .D(n331_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_13_s0 (
    .Q(ff_next_pattern1[13]),
    .D(n333_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_12_s0 (
    .Q(ff_next_pattern1[12]),
    .D(n335_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_11_s0 (
    .Q(ff_next_pattern1[11]),
    .D(n337_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_10_s0 (
    .Q(ff_next_pattern1[10]),
    .D(n339_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_9_s0 (
    .Q(ff_next_pattern1[9]),
    .D(n341_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_8_s0 (
    .Q(ff_next_pattern1[8]),
    .D(n343_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_7_s0 (
    .Q(ff_next_pattern1[7]),
    .D(n345_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_6_s0 (
    .Q(ff_next_pattern1[6]),
    .D(n347_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_5_s0 (
    .Q(ff_next_pattern1[5]),
    .D(n349_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_4_s0 (
    .Q(ff_next_pattern1[4]),
    .D(n351_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_3_s0 (
    .Q(ff_next_pattern1[3]),
    .D(n353_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_2_s0 (
    .Q(ff_next_pattern1[2]),
    .D(n355_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_1_s0 (
    .Q(ff_next_pattern1[1]),
    .D(n357_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_0_s0 (
    .Q(ff_next_pattern1[0]),
    .D(n359_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_7_s0  (
    .Q(\ff_pattern[0] [7]),
    .D(n563_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_6_s0  (
    .Q(\ff_pattern[0] [6]),
    .D(n564_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_5_s0  (
    .Q(\ff_pattern[0] [5]),
    .D(n565_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_4_s0  (
    .Q(\ff_pattern[0] [4]),
    .D(n566_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_3_s0  (
    .Q(\ff_pattern[0] [3]),
    .D(n567_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_2_s0  (
    .Q(\ff_pattern[0] [2]),
    .D(n568_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_1_s0  (
    .Q(\ff_pattern[0] [1]),
    .D(n569_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_0_s0  (
    .Q(\ff_pattern[0] [0]),
    .D(n570_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_7_s0  (
    .Q(\ff_pattern[1] [7]),
    .D(n571_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_6_s0  (
    .Q(\ff_pattern[1] [6]),
    .D(n572_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_5_s0  (
    .Q(\ff_pattern[1] [5]),
    .D(n573_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_4_s0  (
    .Q(\ff_pattern[1] [4]),
    .D(n574_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_3_s0  (
    .Q(\ff_pattern[1] [3]),
    .D(n575_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_2_s0  (
    .Q(\ff_pattern[1] [2]),
    .D(n576_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_1_s0  (
    .Q(\ff_pattern[1] [1]),
    .D(n577_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_0_s0  (
    .Q(\ff_pattern[1] [0]),
    .D(n578_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_7_s0  (
    .Q(\ff_pattern[2] [7]),
    .D(n579_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_6_s0  (
    .Q(\ff_pattern[2] [6]),
    .D(n580_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_5_s0  (
    .Q(\ff_pattern[2] [5]),
    .D(n581_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_4_s0  (
    .Q(\ff_pattern[2] [4]),
    .D(n582_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_3_s0  (
    .Q(\ff_pattern[2] [3]),
    .D(n583_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_2_s0  (
    .Q(\ff_pattern[2] [2]),
    .D(n584_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_1_s0  (
    .Q(\ff_pattern[2] [1]),
    .D(n585_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_0_s0  (
    .Q(\ff_pattern[2] [0]),
    .D(n586_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_7_s0  (
    .Q(\ff_pattern[3] [7]),
    .D(n587_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_6_s0  (
    .Q(\ff_pattern[3] [6]),
    .D(n588_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_5_s0  (
    .Q(\ff_pattern[3] [5]),
    .D(n589_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_4_s0  (
    .Q(\ff_pattern[3] [4]),
    .D(n590_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_3_s0  (
    .Q(\ff_pattern[3] [3]),
    .D(n591_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_2_s0  (
    .Q(\ff_pattern[3] [2]),
    .D(n592_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_1_s0  (
    .Q(\ff_pattern[3] [1]),
    .D(n593_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_0_s0  (
    .Q(\ff_pattern[3] [0]),
    .D(n594_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_7_s0  (
    .Q(\ff_pattern[4] [7]),
    .D(n595_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_6_s0  (
    .Q(\ff_pattern[4] [6]),
    .D(n596_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_5_s0  (
    .Q(\ff_pattern[4] [5]),
    .D(n597_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_4_s0  (
    .Q(\ff_pattern[4] [4]),
    .D(n598_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_3_s0  (
    .Q(\ff_pattern[4] [3]),
    .D(n599_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_2_s0  (
    .Q(\ff_pattern[4] [2]),
    .D(n600_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_1_s0  (
    .Q(\ff_pattern[4] [1]),
    .D(n601_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_0_s0  (
    .Q(\ff_pattern[4] [0]),
    .D(n602_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_7_s0  (
    .Q(\ff_pattern[5] [7]),
    .D(n603_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_6_s0  (
    .Q(\ff_pattern[5] [6]),
    .D(n604_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_5_s0  (
    .Q(\ff_pattern[5] [5]),
    .D(n605_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_4_s0  (
    .Q(\ff_pattern[5] [4]),
    .D(n606_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_3_s0  (
    .Q(\ff_pattern[5] [3]),
    .D(n607_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_2_s0  (
    .Q(\ff_pattern[5] [2]),
    .D(n608_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_1_s0  (
    .Q(\ff_pattern[5] [1]),
    .D(n609_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_0_s0  (
    .Q(\ff_pattern[5] [0]),
    .D(n610_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_7_s0  (
    .Q(\ff_pattern[6] [7]),
    .D(n611_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_6_s0  (
    .Q(\ff_pattern[6] [6]),
    .D(n612_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_5_s0  (
    .Q(\ff_pattern[6] [5]),
    .D(n613_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_4_s0  (
    .Q(\ff_pattern[6] [4]),
    .D(n614_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_3_s0  (
    .Q(\ff_pattern[6] [3]),
    .D(n615_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_2_s0  (
    .Q(\ff_pattern[6] [2]),
    .D(n616_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_1_s0  (
    .Q(\ff_pattern[6] [1]),
    .D(n617_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_0_s0  (
    .Q(\ff_pattern[6] [0]),
    .D(n618_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_7_s0  (
    .Q(\ff_pattern[7] [7]),
    .D(n619_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_6_s0  (
    .Q(\ff_pattern[7] [6]),
    .D(n620_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_5_s0  (
    .Q(\ff_pattern[7] [5]),
    .D(n621_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_4_s0  (
    .Q(\ff_pattern[7] [4]),
    .D(n622_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_3_s0  (
    .Q(\ff_pattern[7] [3]),
    .D(n623_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_2_s0  (
    .Q(\ff_pattern[7] [2]),
    .D(n624_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_1_s0  (
    .Q(\ff_pattern[7] [1]),
    .D(n625_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_0_s0  (
    .Q(\ff_pattern[7] [0]),
    .D(n626_3),
    .CLK(clk42m),
    .CE(n493_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s0 (
    .Q(w_g4567_display_color[7]),
    .D(\ff_pattern[0] [7]),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_6_s0 (
    .Q(w_g4567_display_color[6]),
    .D(\ff_pattern[0] [6]),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_5_s0 (
    .Q(w_g4567_display_color[5]),
    .D(\ff_pattern[0] [5]),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_4_s0 (
    .Q(w_g4567_display_color[4]),
    .D(\ff_pattern[0] [4]),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_3_s0 (
    .Q(w_g4567_display_color[3]),
    .D(\ff_pattern[0] [3]),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_2_s0 (
    .Q(w_g4567_display_color[2]),
    .D(\ff_pattern[0] [2]),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_1_s0 (
    .Q(w_g4567_display_color[1]),
    .D(\ff_pattern[0] [1]),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_0_s0 (
    .Q(w_g4567_display_color[0]),
    .D(\ff_pattern[0] [0]),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_16_s0 (
    .Q(w_g4567_vram_address[16]),
    .D(n117_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_g4567 */
module vdp_timing_control (
  clk42m,
  n36_6,
  reg_212lines_mode,
  reg_interlace_mode,
  reg_50hz_mode,
  w_vs_end_6,
  n120_6,
  w_even_address_8_7,
  w_even_address_9_8,
  n120_5,
  w_even_address_6_7,
  n157_5,
  w_even_address_7_7,
  w_even_address_9_7,
  reg_vertical_offset,
  w_t12_vram_rdata,
  reg_color_table_base,
  reg_pattern_name_table_base,
  reg_screen_mode,
  reg_pattern_generator_table_base,
  w_g123m_vram_rdata,
  reg_backdrop_color,
  w_g4567_vram_rdata,
  w_h_count_end,
  w_h_count_end_11,
  w_h_count_end_13,
  w_h_count_end_14,
  n196_10,
  n106_8,
  w_t12_vram_valid,
  n276_16,
  w_g123m_vram_valid,
  w_g4567_vram_valid,
  w_h_count,
  ff_half_count,
  w_screen_pos_x_Z,
  w_v_count,
  w_t12_vram_address,
  w_g123m_vram_address,
  w_g123m_display_color,
  w_g4567_vram_address,
  w_g4567_display_color
)
;
input clk42m;
input n36_6;
input reg_212lines_mode;
input reg_interlace_mode;
input reg_50hz_mode;
input w_vs_end_6;
input n120_6;
input w_even_address_8_7;
input w_even_address_9_8;
input n120_5;
input w_even_address_6_7;
input n157_5;
input w_even_address_7_7;
input w_even_address_9_7;
input [7:0] reg_vertical_offset;
input [7:0] w_t12_vram_rdata;
input [16:6] reg_color_table_base;
input [16:10] reg_pattern_name_table_base;
input [4:0] reg_screen_mode;
input [16:11] reg_pattern_generator_table_base;
input [7:0] w_g123m_vram_rdata;
input [7:0] reg_backdrop_color;
input [31:0] w_g4567_vram_rdata;
output w_h_count_end;
output w_h_count_end_11;
output w_h_count_end_13;
output w_h_count_end_14;
output n196_10;
output n106_8;
output w_t12_vram_valid;
output n276_16;
output w_g123m_vram_valid;
output w_g4567_vram_valid;
output [10:0] w_h_count;
output [11:6] ff_half_count;
output [5:0] w_screen_pos_x_Z;
output [9:0] w_v_count;
output [16:0] w_t12_vram_address;
output [16:0] w_g123m_vram_address;
output [3:0] w_g123m_display_color;
output [16:2] w_g4567_vram_address;
output [7:0] w_g4567_display_color;
wire ff_v_active;
wire ff_h_active;
wire ff_h_active_8;
wire w_screen_pos_y_Z_6_11;
wire n276_20;
wire n83_10;
wire n493_4;
wire ff_phase_2_7;
wire n547_4;
wire n547_5;
wire n555_4;
wire n399_5;
wire n430_4;
wire n395_8;
wire n297_20;
wire n134_8;
wire n129_10;
wire n940_4;
wire [7:0] w_pixel_pos_y_Z;
wire VCC;
wire GND;
  vdp_timing_control_ssg u_ssg (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .n83_10(n83_10),
    .ff_phase_2_7(ff_phase_2_7),
    .n399_5(n399_5),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .ff_v_active(ff_v_active),
    .ff_h_active(ff_h_active),
    .w_h_count_end(w_h_count_end),
    .ff_h_active_8(ff_h_active_8),
    .w_h_count_end_11(w_h_count_end_11),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .n196_10(n196_10),
    .n106_8(n106_8),
    .w_screen_pos_y_Z_6_11(w_screen_pos_y_Z_6_11),
    .w_h_count(w_h_count[10:0]),
    .ff_half_count(ff_half_count[11:6]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[5:0]),
    .w_v_count(w_v_count[9:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0])
);
  vdp_timing_control_t12 u_t12 (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .ff_phase_2_7(ff_phase_2_7),
    .n547_4(n547_4),
    .n196_10(n196_10),
    .w_vs_end_6(w_vs_end_6),
    .w_screen_pos_y_Z_6_11(w_screen_pos_y_Z_6_11),
    .ff_h_active_8(ff_h_active_8),
    .n430_4(n430_4),
    .w_t12_vram_rdata(w_t12_vram_rdata[7:0]),
    .reg_color_table_base(reg_color_table_base[16:9]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[2:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .w_v_count(w_v_count[7:5]),
    .ff_half_count(ff_half_count[11]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[2:0]),
    .w_t12_vram_valid(w_t12_vram_valid),
    .n276_16(n276_16),
    .n276_20(n276_20),
    .n83_10(n83_10),
    .w_t12_vram_address(w_t12_vram_address[16:0])
);
  vdp_timing_control_g123m u_g123m (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .n940_4(n940_4),
    .n129_10(n129_10),
    .n276_20(n276_20),
    .ff_h_active(ff_h_active),
    .ff_v_active(ff_v_active),
    .n297_20(n297_20),
    .n134_8(n134_8),
    .n120_6(n120_6),
    .w_even_address_8_7(w_even_address_8_7),
    .w_even_address_9_8(w_even_address_9_8),
    .w_g123m_vram_rdata(w_g123m_vram_rdata[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[5:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .ff_half_count_6(ff_half_count[6]),
    .ff_half_count_7(ff_half_count[7]),
    .ff_half_count_10(ff_half_count[10]),
    .reg_backdrop_color(reg_backdrop_color[3:0]),
    .w_g123m_vram_valid(w_g123m_vram_valid),
    .n493_4(n493_4),
    .ff_phase_2_7(ff_phase_2_7),
    .n547_4(n547_4),
    .n547_5(n547_5),
    .n555_4(n555_4),
    .n399_5(n399_5),
    .n430_4(n430_4),
    .n395_8(n395_8),
    .w_g123m_vram_address(w_g123m_vram_address[16:0]),
    .w_g123m_display_color(w_g123m_display_color[3:0])
);
  vdp_timing_control_g4567 u_g4567 (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .n493_4(n493_4),
    .ff_phase_2_7(ff_phase_2_7),
    .n395_8(n395_8),
    .n399_5(n399_5),
    .n547_4(n547_4),
    .n547_5(n547_5),
    .n555_4(n555_4),
    .n276_20(n276_20),
    .n120_5(n120_5),
    .w_even_address_6_7(w_even_address_6_7),
    .n120_6(n120_6),
    .n157_5(n157_5),
    .w_even_address_7_7(w_even_address_7_7),
    .w_even_address_8_7(w_even_address_8_7),
    .w_even_address_9_7(w_even_address_9_7),
    .ff_h_active(ff_h_active),
    .ff_v_active(ff_v_active),
    .w_g4567_vram_rdata(w_g4567_vram_rdata[31:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[5:0]),
    .ff_half_count(ff_half_count[8:6]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_screen_mode(reg_screen_mode[4:2]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .w_g4567_vram_valid(w_g4567_vram_valid),
    .n297_20(n297_20),
    .n134_8(n134_8),
    .n129_10(n129_10),
    .n940_4(n940_4),
    .w_g4567_vram_address(w_g4567_vram_address[16:2]),
    .w_g4567_display_color(w_g4567_display_color[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control */
module vdp_vram_interface (
  clk42m,
  n36_6,
  w_sdram_rdata_en,
  w_g4567_vram_valid,
  w_t12_vram_valid,
  ff_sdr_ready,
  w_g123m_vram_valid,
  ff_vram_valid_10,
  ff_vram_valid_8,
  w_cpu_vram_write,
  w_sdram_rdata,
  w_g4567_vram_address,
  w_cpu_vram_address,
  w_t12_vram_address,
  w_g123m_vram_address,
  w_cpu_vram_wdata,
  w_sdram_write,
  w_sdram_valid,
  w_cpu_vram_rdata_en,
  w_sdram_address,
  w_sdram_wdata,
  w_t12_vram_rdata,
  w_g123m_vram_rdata,
  w_g4567_vram_rdata
)
;
input clk42m;
input n36_6;
input w_sdram_rdata_en;
input w_g4567_vram_valid;
input w_t12_vram_valid;
input ff_sdr_ready;
input w_g123m_vram_valid;
input ff_vram_valid_10;
input ff_vram_valid_8;
input w_cpu_vram_write;
input [31:0] w_sdram_rdata;
input [16:2] w_g4567_vram_address;
input [16:0] w_cpu_vram_address;
input [16:0] w_t12_vram_address;
input [16:0] w_g123m_vram_address;
input [7:0] w_cpu_vram_wdata;
output w_sdram_write;
output w_sdram_valid;
output w_cpu_vram_rdata_en;
output [16:0] w_sdram_address;
output [7:0] w_sdram_wdata;
output [7:0] w_t12_vram_rdata;
output [7:0] w_g123m_vram_rdata;
output [31:0] w_g4567_vram_rdata;
wire w_rdata8_7_6;
wire w_rdata8_7_7;
wire w_rdata8_6_6;
wire w_rdata8_6_7;
wire w_rdata8_5_6;
wire w_rdata8_5_7;
wire w_rdata8_4_6;
wire w_rdata8_4_7;
wire w_rdata8_3_6;
wire w_rdata8_3_7;
wire w_rdata8_2_6;
wire w_rdata8_2_7;
wire w_rdata8_1_6;
wire w_rdata8_1_7;
wire w_rdata8_0_6;
wire w_rdata8_0_7;
wire n50_4;
wire n51_4;
wire n52_4;
wire n53_4;
wire n54_4;
wire n55_4;
wire n56_4;
wire n57_4;
wire n58_4;
wire n59_4;
wire n60_4;
wire n61_4;
wire n62_4;
wire n63_4;
wire n64_4;
wire n164_4;
wire n165_4;
wire n534_4;
wire n566_4;
wire n574_4;
wire ff_vram_write_6;
wire ff_vram_valid_6;
wire ff_vram_rdata_sel_0_7;
wire ff_wait_2_8;
wire ff_cpu_vram_rdata_en_6;
wire n211_8;
wire n246_6;
wire n177_8;
wire n110_10;
wire n245_7;
wire n149_8;
wire n163_9;
wire n150_9;
wire n151_8;
wire n152_8;
wire n153_8;
wire n154_8;
wire n155_8;
wire n156_8;
wire n157_8;
wire n158_8;
wire n159_8;
wire n160_8;
wire n161_8;
wire n162_8;
wire n163_8;
wire n164_5;
wire n165_5;
wire ff_vram_rdata_sel_2_9;
wire n211_9;
wire n199_9;
wire n247_8;
wire n68_9;
wire n69_9;
wire n70_9;
wire n71_9;
wire n72_9;
wire n73_9;
wire n74_9;
wire n75_9;
wire n76_10;
wire ff_vram_address_15_12;
wire n149_6;
wire n150_7;
wire n151_6;
wire n152_6;
wire n153_6;
wire n154_6;
wire n155_6;
wire n156_6;
wire n157_6;
wire n158_6;
wire n159_6;
wire n160_6;
wire n161_6;
wire n162_6;
wire n163_6;
wire [2:0] ff_vram_rdata_sel;
wire [2:0] ff_wait;
wire [7:0] w_rdata8;
wire VCC;
wire GND;
  LUT3 w_rdata8_7_s6 (
    .F(w_rdata8_7_6),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_7_s6.INIT=8'hCA;
  LUT3 w_rdata8_7_s7 (
    .F(w_rdata8_7_7),
    .I0(w_sdram_rdata[23]),
    .I1(w_sdram_rdata[31]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_7_s7.INIT=8'hCA;
  LUT3 w_rdata8_6_s6 (
    .F(w_rdata8_6_6),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_6_s6.INIT=8'hCA;
  LUT3 w_rdata8_6_s7 (
    .F(w_rdata8_6_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[30]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_6_s7.INIT=8'hCA;
  LUT3 w_rdata8_5_s6 (
    .F(w_rdata8_5_6),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_5_s6.INIT=8'hCA;
  LUT3 w_rdata8_5_s7 (
    .F(w_rdata8_5_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[29]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_5_s7.INIT=8'hCA;
  LUT3 w_rdata8_4_s6 (
    .F(w_rdata8_4_6),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_4_s6.INIT=8'hCA;
  LUT3 w_rdata8_4_s7 (
    .F(w_rdata8_4_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[28]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_4_s7.INIT=8'hCA;
  LUT3 w_rdata8_3_s6 (
    .F(w_rdata8_3_6),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_3_s6.INIT=8'hCA;
  LUT3 w_rdata8_3_s7 (
    .F(w_rdata8_3_7),
    .I0(w_sdram_rdata[19]),
    .I1(w_sdram_rdata[27]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_3_s7.INIT=8'hCA;
  LUT3 w_rdata8_2_s6 (
    .F(w_rdata8_2_6),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_2_s6.INIT=8'hCA;
  LUT3 w_rdata8_2_s7 (
    .F(w_rdata8_2_7),
    .I0(w_sdram_rdata[18]),
    .I1(w_sdram_rdata[26]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_2_s7.INIT=8'hCA;
  LUT3 w_rdata8_1_s6 (
    .F(w_rdata8_1_6),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_1_s6.INIT=8'hCA;
  LUT3 w_rdata8_1_s7 (
    .F(w_rdata8_1_7),
    .I0(w_sdram_rdata[17]),
    .I1(w_sdram_rdata[25]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_1_s7.INIT=8'hCA;
  LUT3 w_rdata8_0_s6 (
    .F(w_rdata8_0_6),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_0_s6.INIT=8'hCA;
  LUT3 w_rdata8_0_s7 (
    .F(w_rdata8_0_7),
    .I0(w_sdram_rdata[16]),
    .I1(w_sdram_rdata[24]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_0_s7.INIT=8'hCA;
  LUT3 n149_s8 (
    .F(n50_4),
    .I0(w_g4567_vram_address[16]),
    .I1(w_cpu_vram_address[16]),
    .I2(w_g4567_vram_valid) 
);
defparam n149_s8.INIT=8'hAC;
  LUT3 n150_s8 (
    .F(n51_4),
    .I0(w_cpu_vram_address[15]),
    .I1(w_g4567_vram_address[15]),
    .I2(w_g4567_vram_valid) 
);
defparam n150_s8.INIT=8'hCA;
  LUT3 n151_s7 (
    .F(n52_4),
    .I0(w_cpu_vram_address[14]),
    .I1(w_g4567_vram_address[14]),
    .I2(w_g4567_vram_valid) 
);
defparam n151_s7.INIT=8'hCA;
  LUT3 n152_s7 (
    .F(n53_4),
    .I0(w_cpu_vram_address[13]),
    .I1(w_g4567_vram_address[13]),
    .I2(w_g4567_vram_valid) 
);
defparam n152_s7.INIT=8'hCA;
  LUT3 n153_s7 (
    .F(n54_4),
    .I0(w_cpu_vram_address[12]),
    .I1(w_g4567_vram_address[12]),
    .I2(w_g4567_vram_valid) 
);
defparam n153_s7.INIT=8'hCA;
  LUT3 n154_s7 (
    .F(n55_4),
    .I0(w_cpu_vram_address[11]),
    .I1(w_g4567_vram_address[11]),
    .I2(w_g4567_vram_valid) 
);
defparam n154_s7.INIT=8'hCA;
  LUT3 n155_s7 (
    .F(n56_4),
    .I0(w_cpu_vram_address[10]),
    .I1(w_g4567_vram_address[10]),
    .I2(w_g4567_vram_valid) 
);
defparam n155_s7.INIT=8'hCA;
  LUT3 n156_s7 (
    .F(n57_4),
    .I0(w_cpu_vram_address[9]),
    .I1(w_g4567_vram_address[9]),
    .I2(w_g4567_vram_valid) 
);
defparam n156_s7.INIT=8'hCA;
  LUT3 n157_s7 (
    .F(n58_4),
    .I0(w_cpu_vram_address[8]),
    .I1(w_g4567_vram_address[8]),
    .I2(w_g4567_vram_valid) 
);
defparam n157_s7.INIT=8'hCA;
  LUT3 n158_s7 (
    .F(n59_4),
    .I0(w_cpu_vram_address[7]),
    .I1(w_g4567_vram_address[7]),
    .I2(w_g4567_vram_valid) 
);
defparam n158_s7.INIT=8'hCA;
  LUT3 n159_s7 (
    .F(n60_4),
    .I0(w_cpu_vram_address[6]),
    .I1(w_g4567_vram_address[6]),
    .I2(w_g4567_vram_valid) 
);
defparam n159_s7.INIT=8'hCA;
  LUT3 n160_s7 (
    .F(n61_4),
    .I0(w_cpu_vram_address[5]),
    .I1(w_g4567_vram_address[5]),
    .I2(w_g4567_vram_valid) 
);
defparam n160_s7.INIT=8'hCA;
  LUT3 n161_s7 (
    .F(n62_4),
    .I0(w_cpu_vram_address[4]),
    .I1(w_g4567_vram_address[4]),
    .I2(w_g4567_vram_valid) 
);
defparam n161_s7.INIT=8'hCA;
  LUT3 n162_s7 (
    .F(n63_4),
    .I0(w_cpu_vram_address[3]),
    .I1(w_g4567_vram_address[3]),
    .I2(w_g4567_vram_valid) 
);
defparam n162_s7.INIT=8'hCA;
  LUT3 n163_s7 (
    .F(n64_4),
    .I0(w_cpu_vram_address[2]),
    .I1(w_g4567_vram_address[2]),
    .I2(w_g4567_vram_valid) 
);
defparam n163_s7.INIT=8'hCA;
  LUT3 n164_s1 (
    .F(n164_4),
    .I0(n164_5),
    .I1(w_t12_vram_address[1]),
    .I2(w_t12_vram_valid) 
);
defparam n164_s1.INIT=8'hC5;
  LUT3 n165_s1 (
    .F(n165_4),
    .I0(n165_5),
    .I1(w_t12_vram_address[0]),
    .I2(w_t12_vram_valid) 
);
defparam n165_s1.INIT=8'hC5;
  LUT4 n534_s1 (
    .F(n534_4),
    .I0(ff_vram_rdata_sel[2]),
    .I1(ff_vram_rdata_sel[0]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n534_s1.INIT=16'h4000;
  LUT4 n566_s1 (
    .F(n566_4),
    .I0(ff_vram_rdata_sel[0]),
    .I1(ff_vram_rdata_sel[2]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n566_s1.INIT=16'h1000;
  LUT4 n574_s1 (
    .F(n574_4),
    .I0(ff_vram_rdata_sel[1]),
    .I1(ff_vram_rdata_sel[2]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n574_s1.INIT=16'h1000;
  LUT2 ff_vram_address_15_s4 (
    .F(ff_vram_write_6),
    .I0(ff_vram_address_15_12),
    .I1(n199_9) 
);
defparam ff_vram_address_15_s4.INIT=4'h4;
  LUT2 ff_vram_valid_s3 (
    .F(ff_vram_valid_6),
    .I0(ff_vram_address_15_12),
    .I1(n199_9) 
);
defparam ff_vram_valid_s3.INIT=4'h7;
  LUT4 ff_vram_rdata_sel_2_s4 (
    .F(ff_vram_rdata_sel_0_7),
    .I0(w_sdram_rdata_en),
    .I1(ff_sdr_ready),
    .I2(ff_vram_address_15_12),
    .I3(ff_vram_rdata_sel_2_9) 
);
defparam ff_vram_rdata_sel_2_s4.INIT=16'hBF00;
  LUT3 ff_wait_2_s3 (
    .F(ff_wait_2_8),
    .I0(ff_vram_address_15_12),
    .I1(ff_sdr_ready),
    .I2(ff_vram_rdata_sel_2_9) 
);
defparam ff_wait_2_s3.INIT=8'h4F;
  LUT4 ff_cpu_vram_rdata_en_s3 (
    .F(ff_cpu_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel[1]),
    .I1(ff_vram_rdata_sel[0]),
    .I2(ff_vram_rdata_sel[2]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_cpu_vram_rdata_en_s3.INIT=16'h40FF;
  LUT4 n211_s3 (
    .F(n211_8),
    .I0(w_g123m_vram_valid),
    .I1(n211_9),
    .I2(w_t12_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n211_s3.INIT=16'hF100;
  LUT3 n246_s1 (
    .F(n246_6),
    .I0(ff_wait[2]),
    .I1(ff_wait[1]),
    .I2(ff_wait[0]) 
);
defparam n246_s1.INIT=8'hC2;
  LUT4 n177_s3 (
    .F(n177_8),
    .I0(w_g123m_vram_valid),
    .I1(w_g4567_vram_valid),
    .I2(w_t12_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n177_s3.INIT=16'h0E00;
  LUT2 n110_s5 (
    .F(n110_10),
    .I0(ff_sdr_ready),
    .I1(ff_vram_valid_10) 
);
defparam n110_s5.INIT=4'h8;
  LUT3 n245_s2 (
    .F(n245_7),
    .I0(ff_wait[0]),
    .I1(ff_wait[1]),
    .I2(ff_wait[2]) 
);
defparam n245_s2.INIT=8'hE1;
  LUT3 n149_s7 (
    .F(n149_8),
    .I0(w_g123m_vram_address[16]),
    .I1(w_t12_vram_address[16]),
    .I2(w_t12_vram_valid) 
);
defparam n149_s7.INIT=8'hCA;
  LUT2 n149_s6 (
    .F(n163_9),
    .I0(w_g123m_vram_valid),
    .I1(w_t12_vram_valid) 
);
defparam n149_s6.INIT=4'h1;
  LUT3 n150_s7 (
    .F(n150_9),
    .I0(w_g123m_vram_address[15]),
    .I1(w_t12_vram_address[15]),
    .I2(w_t12_vram_valid) 
);
defparam n150_s7.INIT=8'hCA;
  LUT3 n151_s6 (
    .F(n151_8),
    .I0(w_g123m_vram_address[14]),
    .I1(w_t12_vram_address[14]),
    .I2(w_t12_vram_valid) 
);
defparam n151_s6.INIT=8'hCA;
  LUT3 n152_s6 (
    .F(n152_8),
    .I0(w_g123m_vram_address[13]),
    .I1(w_t12_vram_address[13]),
    .I2(w_t12_vram_valid) 
);
defparam n152_s6.INIT=8'hCA;
  LUT3 n153_s6 (
    .F(n153_8),
    .I0(w_g123m_vram_address[12]),
    .I1(w_t12_vram_address[12]),
    .I2(w_t12_vram_valid) 
);
defparam n153_s6.INIT=8'hCA;
  LUT3 n154_s6 (
    .F(n154_8),
    .I0(w_g123m_vram_address[11]),
    .I1(w_t12_vram_address[11]),
    .I2(w_t12_vram_valid) 
);
defparam n154_s6.INIT=8'hCA;
  LUT3 n155_s6 (
    .F(n155_8),
    .I0(w_g123m_vram_address[10]),
    .I1(w_t12_vram_address[10]),
    .I2(w_t12_vram_valid) 
);
defparam n155_s6.INIT=8'hCA;
  LUT3 n156_s6 (
    .F(n156_8),
    .I0(w_g123m_vram_address[9]),
    .I1(w_t12_vram_address[9]),
    .I2(w_t12_vram_valid) 
);
defparam n156_s6.INIT=8'hCA;
  LUT3 n157_s6 (
    .F(n157_8),
    .I0(w_g123m_vram_address[8]),
    .I1(w_t12_vram_address[8]),
    .I2(w_t12_vram_valid) 
);
defparam n157_s6.INIT=8'hCA;
  LUT3 n158_s6 (
    .F(n158_8),
    .I0(w_g123m_vram_address[7]),
    .I1(w_t12_vram_address[7]),
    .I2(w_t12_vram_valid) 
);
defparam n158_s6.INIT=8'hCA;
  LUT3 n159_s6 (
    .F(n159_8),
    .I0(w_g123m_vram_address[6]),
    .I1(w_t12_vram_address[6]),
    .I2(w_t12_vram_valid) 
);
defparam n159_s6.INIT=8'hCA;
  LUT3 n160_s6 (
    .F(n160_8),
    .I0(w_g123m_vram_address[5]),
    .I1(w_t12_vram_address[5]),
    .I2(w_t12_vram_valid) 
);
defparam n160_s6.INIT=8'hCA;
  LUT3 n161_s6 (
    .F(n161_8),
    .I0(w_g123m_vram_address[4]),
    .I1(w_t12_vram_address[4]),
    .I2(w_t12_vram_valid) 
);
defparam n161_s6.INIT=8'hCA;
  LUT3 n162_s6 (
    .F(n162_8),
    .I0(w_g123m_vram_address[3]),
    .I1(w_t12_vram_address[3]),
    .I2(w_t12_vram_valid) 
);
defparam n162_s6.INIT=8'hCA;
  LUT3 n163_s6 (
    .F(n163_8),
    .I0(w_g123m_vram_address[2]),
    .I1(w_t12_vram_address[2]),
    .I2(w_t12_vram_valid) 
);
defparam n163_s6.INIT=8'hCA;
  LUT4 n164_s2 (
    .F(n164_5),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_address[1]),
    .I2(w_g123m_vram_address[1]),
    .I3(w_g123m_vram_valid) 
);
defparam n164_s2.INIT=16'h0FBB;
  LUT4 n165_s2 (
    .F(n165_5),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_address[0]),
    .I2(w_g123m_vram_address[0]),
    .I3(w_g123m_vram_valid) 
);
defparam n165_s2.INIT=16'h0FBB;
  LUT3 ff_vram_rdata_sel_2_s5 (
    .F(ff_vram_rdata_sel_2_9),
    .I0(ff_wait[0]),
    .I1(ff_wait[1]),
    .I2(ff_wait[2]) 
);
defparam ff_vram_rdata_sel_2_s5.INIT=8'h01;
  LUT2 n211_s4 (
    .F(n211_9),
    .I0(w_g4567_vram_valid),
    .I1(ff_vram_valid_8) 
);
defparam n211_s4.INIT=4'h1;
  LUT4 n199_s3 (
    .F(n199_9),
    .I0(ff_sdr_ready),
    .I1(ff_wait[0]),
    .I2(ff_wait[1]),
    .I3(ff_wait[2]) 
);
defparam n199_s3.INIT=16'h0002;
  LUT4 n247_s2 (
    .F(n247_8),
    .I0(ff_wait[0]),
    .I1(ff_wait[0]),
    .I2(ff_wait[1]),
    .I3(ff_wait[2]) 
);
defparam n247_s2.INIT=16'h5554;
  LUT4 n68_s3 (
    .F(n68_9),
    .I0(w_cpu_vram_write),
    .I1(w_g4567_vram_valid),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam n68_s3.INIT=16'h0002;
  LUT4 n69_s3 (
    .F(n69_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_g4567_vram_valid),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam n69_s3.INIT=16'h0002;
  LUT4 n70_s3 (
    .F(n70_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_g4567_vram_valid),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam n70_s3.INIT=16'h0002;
  LUT4 n71_s3 (
    .F(n71_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_g4567_vram_valid),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam n71_s3.INIT=16'h0002;
  LUT4 n72_s3 (
    .F(n72_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_g4567_vram_valid),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam n72_s3.INIT=16'h0002;
  LUT4 n73_s3 (
    .F(n73_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_g4567_vram_valid),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam n73_s3.INIT=16'h0002;
  LUT4 n74_s3 (
    .F(n74_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_g4567_vram_valid),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam n74_s3.INIT=16'h0002;
  LUT4 n75_s3 (
    .F(n75_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_g4567_vram_valid),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam n75_s3.INIT=16'h0002;
  LUT4 n76_s4 (
    .F(n76_10),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_g4567_vram_valid),
    .I2(w_g123m_vram_valid),
    .I3(w_t12_vram_valid) 
);
defparam n76_s4.INIT=16'h0002;
  LUT4 ff_vram_address_15_s7 (
    .F(ff_vram_address_15_12),
    .I0(w_g123m_vram_valid),
    .I1(w_t12_vram_valid),
    .I2(w_g4567_vram_valid),
    .I3(ff_vram_valid_8) 
);
defparam ff_vram_address_15_s7.INIT=16'h0001;
  DFFCE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(n150_7),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(n151_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(n152_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(n153_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(n154_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(n155_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(n156_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(n157_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(n158_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(n159_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(n160_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(n161_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(n162_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(n163_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(w_sdram_address[1]),
    .D(n164_4),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(w_sdram_address[0]),
    .D(n165_4),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_sdram_write),
    .D(n68_9),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n69_9),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n70_9),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n71_9),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n72_9),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n73_9),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n74_9),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n75_9),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n76_10),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_2_s0 (
    .Q(ff_vram_rdata_sel[2]),
    .D(n110_10),
    .CLK(clk42m),
    .CE(ff_vram_rdata_sel_0_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_1_s0 (
    .Q(ff_vram_rdata_sel[1]),
    .D(n177_8),
    .CLK(clk42m),
    .CE(ff_vram_rdata_sel_0_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_0_s0 (
    .Q(ff_vram_rdata_sel[0]),
    .D(n211_8),
    .CLK(clk42m),
    .CE(ff_vram_rdata_sel_0_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_7_s0 (
    .Q(w_t12_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk42m),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_6_s0 (
    .Q(w_t12_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk42m),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_5_s0 (
    .Q(w_t12_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk42m),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_4_s0 (
    .Q(w_t12_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk42m),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_3_s0 (
    .Q(w_t12_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk42m),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_2_s0 (
    .Q(w_t12_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk42m),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_1_s0 (
    .Q(w_t12_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk42m),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_0_s0 (
    .Q(w_t12_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk42m),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_7_s0 (
    .Q(w_g123m_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk42m),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_6_s0 (
    .Q(w_g123m_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk42m),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_5_s0 (
    .Q(w_g123m_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk42m),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_4_s0 (
    .Q(w_g123m_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk42m),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_3_s0 (
    .Q(w_g123m_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk42m),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_2_s0 (
    .Q(w_g123m_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk42m),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_1_s0 (
    .Q(w_g123m_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk42m),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_0_s0 (
    .Q(w_g123m_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk42m),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_31_s0 (
    .Q(w_g4567_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_30_s0 (
    .Q(w_g4567_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_29_s0 (
    .Q(w_g4567_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_28_s0 (
    .Q(w_g4567_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_27_s0 (
    .Q(w_g4567_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_26_s0 (
    .Q(w_g4567_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_25_s0 (
    .Q(w_g4567_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_24_s0 (
    .Q(w_g4567_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_23_s0 (
    .Q(w_g4567_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_22_s0 (
    .Q(w_g4567_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_21_s0 (
    .Q(w_g4567_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_20_s0 (
    .Q(w_g4567_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_19_s0 (
    .Q(w_g4567_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_18_s0 (
    .Q(w_g4567_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_17_s0 (
    .Q(w_g4567_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_16_s0 (
    .Q(w_g4567_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_15_s0 (
    .Q(w_g4567_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_14_s0 (
    .Q(w_g4567_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_13_s0 (
    .Q(w_g4567_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_12_s0 (
    .Q(w_g4567_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_11_s0 (
    .Q(w_g4567_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_10_s0 (
    .Q(w_g4567_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_9_s0 (
    .Q(w_g4567_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_8_s0 (
    .Q(w_g4567_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_7_s0 (
    .Q(w_g4567_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_6_s0 (
    .Q(w_g4567_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_5_s0 (
    .Q(w_g4567_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_4_s0 (
    .Q(w_g4567_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_3_s0 (
    .Q(w_g4567_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_2_s0 (
    .Q(w_g4567_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_1_s0 (
    .Q(w_g4567_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_0_s0 (
    .Q(w_g4567_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(n149_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_sdram_valid),
    .D(n199_9),
    .CLK(clk42m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  DFFCE ff_wait_2_s1 (
    .Q(ff_wait[2]),
    .D(n245_7),
    .CLK(clk42m),
    .CE(ff_wait_2_8),
    .CLEAR(n36_6) 
);
defparam ff_wait_2_s1.INIT=1'b0;
  DFFCE ff_wait_1_s1 (
    .Q(ff_wait[1]),
    .D(n246_6),
    .CLK(clk42m),
    .CE(ff_wait_2_8),
    .CLEAR(n36_6) 
);
defparam ff_wait_1_s1.INIT=1'b0;
  DFFCE ff_wait_0_s1 (
    .Q(ff_wait[0]),
    .D(n247_8),
    .CLK(clk42m),
    .CE(ff_wait_2_8),
    .CLEAR(n36_6) 
);
defparam ff_wait_0_s1.INIT=1'b0;
  DFFCE ff_cpu_vram_rdata_en_s1 (
    .Q(w_cpu_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk42m),
    .CE(ff_cpu_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_cpu_vram_rdata_en_s1.INIT=1'b0;
  MUX2_LUT5 w_rdata8_7_s5 (
    .O(w_rdata8[7]),
    .I0(w_rdata8_7_6),
    .I1(w_rdata8_7_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 w_rdata8_6_s5 (
    .O(w_rdata8[6]),
    .I0(w_rdata8_6_6),
    .I1(w_rdata8_6_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 w_rdata8_5_s5 (
    .O(w_rdata8[5]),
    .I0(w_rdata8_5_6),
    .I1(w_rdata8_5_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 w_rdata8_4_s5 (
    .O(w_rdata8[4]),
    .I0(w_rdata8_4_6),
    .I1(w_rdata8_4_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 w_rdata8_3_s5 (
    .O(w_rdata8[3]),
    .I0(w_rdata8_3_6),
    .I1(w_rdata8_3_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 w_rdata8_2_s5 (
    .O(w_rdata8[2]),
    .I0(w_rdata8_2_6),
    .I1(w_rdata8_2_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 w_rdata8_1_s5 (
    .O(w_rdata8[1]),
    .I0(w_rdata8_1_6),
    .I1(w_rdata8_1_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 w_rdata8_0_s5 (
    .O(w_rdata8[0]),
    .I0(w_rdata8_0_6),
    .I1(w_rdata8_0_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 n149_s4 (
    .O(n149_6),
    .I0(n149_8),
    .I1(n50_4),
    .S0(n163_9) 
);
  MUX2_LUT5 n150_s5 (
    .O(n150_7),
    .I0(n150_9),
    .I1(n51_4),
    .S0(n163_9) 
);
  MUX2_LUT5 n151_s4 (
    .O(n151_6),
    .I0(n151_8),
    .I1(n52_4),
    .S0(n163_9) 
);
  MUX2_LUT5 n152_s4 (
    .O(n152_6),
    .I0(n152_8),
    .I1(n53_4),
    .S0(n163_9) 
);
  MUX2_LUT5 n153_s4 (
    .O(n153_6),
    .I0(n153_8),
    .I1(n54_4),
    .S0(n163_9) 
);
  MUX2_LUT5 n154_s4 (
    .O(n154_6),
    .I0(n154_8),
    .I1(n55_4),
    .S0(n163_9) 
);
  MUX2_LUT5 n155_s4 (
    .O(n155_6),
    .I0(n155_8),
    .I1(n56_4),
    .S0(n163_9) 
);
  MUX2_LUT5 n156_s4 (
    .O(n156_6),
    .I0(n156_8),
    .I1(n57_4),
    .S0(n163_9) 
);
  MUX2_LUT5 n157_s4 (
    .O(n157_6),
    .I0(n157_8),
    .I1(n58_4),
    .S0(n163_9) 
);
  MUX2_LUT5 n158_s4 (
    .O(n158_6),
    .I0(n158_8),
    .I1(n59_4),
    .S0(n163_9) 
);
  MUX2_LUT5 n159_s4 (
    .O(n159_6),
    .I0(n159_8),
    .I1(n60_4),
    .S0(n163_9) 
);
  MUX2_LUT5 n160_s4 (
    .O(n160_6),
    .I0(n160_8),
    .I1(n61_4),
    .S0(n163_9) 
);
  MUX2_LUT5 n161_s4 (
    .O(n161_6),
    .I0(n161_8),
    .I1(n62_4),
    .S0(n163_9) 
);
  MUX2_LUT5 n162_s4 (
    .O(n162_6),
    .I0(n162_8),
    .I1(n63_4),
    .S0(n163_9) 
);
  MUX2_LUT5 n163_s4 (
    .O(n163_6),
    .I0(n163_8),
    .I1(n64_4),
    .S0(n163_9) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_vram_interface */
module vdp_color_palette_ram (
  clk42m,
  ff_display_color_oe,
  w_palette_valid,
  w_palette_b,
  w_palette_r,
  w_palette_num,
  ff_display_color,
  w_palette_g,
  w_display_r16,
  w_display_g16,
  w_display_b16
)
;
input clk42m;
input ff_display_color_oe;
input w_palette_valid;
input [2:0] w_palette_b;
input [2:0] w_palette_r;
input [3:0] w_palette_num;
input [3:0] ff_display_color;
input [2:0] w_palette_g;
output [2:0] w_display_r16;
output [2:0] w_display_g16;
output [2:0] w_display_b16;
wire n14_4;
wire n18_3;
wire n19_2;
wire n20_3;
wire n16_3;
wire n17_3;
wire n12_4;
wire n13_3;
wire n15_4;
wire [3:1] DO;
wire VCC;
wire GND;
  DFFE ff_display_r_1_s0 (
    .Q(w_display_r16[1]),
    .D(n13_3),
    .CLK(clk42m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_0_s0 (
    .Q(w_display_r16[0]),
    .D(n14_4),
    .CLK(clk42m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_2_s0 (
    .Q(w_display_g16[2]),
    .D(n15_4),
    .CLK(clk42m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_1_s0 (
    .Q(w_display_g16[1]),
    .D(n16_3),
    .CLK(clk42m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_0_s0 (
    .Q(w_display_g16[0]),
    .D(n17_3),
    .CLK(clk42m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_2_s0 (
    .Q(w_display_b16[2]),
    .D(n18_3),
    .CLK(clk42m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_1_s0 (
    .Q(w_display_b16[1]),
    .D(n19_2),
    .CLK(clk42m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_0_s0 (
    .Q(w_display_b16[0]),
    .D(n20_3),
    .CLK(clk42m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_2_s0 (
    .Q(w_display_r16[2]),
    .D(n12_4),
    .CLK(clk42m),
    .CE(ff_display_color_oe) 
);
  RAM16SDP4 ram_b_ram_b_0_0_s (
    .DO({n14_4,n18_3,n19_2,n20_3}),
    .DI({w_palette_r[0],w_palette_b[2:0]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk42m) 
);
  RAM16SDP4 ram_b_ram_b_0_1_s (
    .DO({n16_3,n17_3,n12_4,n13_3}),
    .DI({w_palette_g[1:0],w_palette_r[2:1]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk42m) 
);
  RAM16SDP4 ram_b_ram_b_0_2_s (
    .DO({DO[3:1],n15_4}),
    .DI({GND,GND,GND,w_palette_g[2]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk42m) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette_ram */
module vdp_color_palette (
  clk42m,
  n36_6,
  w_palette_valid,
  n276_16,
  w_palette_num,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  w_g4567_display_color,
  w_g123m_display_color,
  w_screen_pos_x_Z,
  reg_screen_mode,
  n120_5,
  n120_6,
  n157_5,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_b
)
;
input clk42m;
input n36_6;
input w_palette_valid;
input n276_16;
input [3:0] w_palette_num;
input [2:0] w_palette_r;
input [2:0] w_palette_g;
input [2:0] w_palette_b;
input [7:0] w_g4567_display_color;
input [3:0] w_g123m_display_color;
input [2:0] w_screen_pos_x_Z;
input [4:0] reg_screen_mode;
output n120_5;
output n120_6;
output n157_5;
output w_vdp_r_0;
output w_vdp_r_1;
output w_vdp_r_5;
output w_vdp_r_6;
output w_vdp_r_7;
output w_vdp_g_0;
output w_vdp_g_1;
output w_vdp_g_5;
output w_vdp_g_6;
output w_vdp_g_7;
output [7:0] w_vdp_b;
wire n8_21;
wire n9_21;
wire n10_21;
wire n11_21;
wire n12_21;
wire n13_21;
wire n14_21;
wire n15_21;
wire n16_21;
wire n270_13;
wire n271_13;
wire n278_13;
wire n279_13;
wire n120_4;
wire n121_4;
wire n122_4;
wire n123_4;
wire n157_3;
wire n263_4;
wire n339_3;
wire w_palette_valid_1;
wire n157_4;
wire n340_4;
wire ff_display_color_7_10;
wire n133_9;
wire ff_display_color_7_12;
wire n116_8;
wire n117_8;
wire n118_8;
wire n119_8;
wire n340_6;
wire n336_5;
wire n335_5;
wire n334_5;
wire n333_5;
wire n22_8;
wire ff_display_color_oe;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire ff_palette_num_3_9;
wire [3:0] w_palette_num_0;
wire [2:0] w_palette_r_0;
wire [2:0] w_palette_g_0;
wire [2:0] w_palette_b_0;
wire [1:0] w_display_b;
wire [2:0] w_display_g;
wire [2:0] w_display_r;
wire [4:0] ff_palette_num;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [7:0] ff_display_color256;
wire [7:0] ff_display_color;
wire [2:0] w_display_r16;
wire [2:0] w_display_g16;
wire [2:0] w_display_b16;
wire VCC;
wire GND;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n8_s16.INIT=16'h77A0;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n9_s16.INIT=16'h57D4;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n10_s16.INIT=16'h69AE;
  LUT4 n11_s16 (
    .F(n11_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n11_s16.INIT=16'h7058;
  LUT4 n12_s16 (
    .F(n12_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n12_s16.INIT=16'h455C;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n13_s16.INIT=16'h7FFE;
  LUT4 n14_s16 (
    .F(n14_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n14_s16.INIT=16'h6E46;
  LUT4 n15_s16 (
    .F(n15_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n15_s16.INIT=16'h5756;
  LUT4 n16_s16 (
    .F(n16_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n16_s16.INIT=16'h61BC;
  LUT3 n270_s8 (
    .F(n270_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n270_s8.INIT=8'hF8;
  LUT3 n271_s8 (
    .F(n271_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n271_s8.INIT=8'hE6;
  LUT3 n278_s8 (
    .F(n278_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n278_s8.INIT=8'hF8;
  LUT3 n279_s8 (
    .F(n279_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n279_s8.INIT=8'hE6;
  LUT3 w_palette_num_3_s1 (
    .F(w_palette_num_0[3]),
    .I0(w_palette_num[3]),
    .I1(ff_palette_num[3]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_3_s1.INIT=8'hAC;
  LUT3 w_palette_num_2_s1 (
    .F(w_palette_num_0[2]),
    .I0(ff_palette_num[2]),
    .I1(w_palette_num[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_2_s1.INIT=8'hCA;
  LUT3 w_palette_num_1_s1 (
    .F(w_palette_num_0[1]),
    .I0(ff_palette_num[1]),
    .I1(w_palette_num[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_1_s1.INIT=8'hCA;
  LUT3 w_palette_num_0_s1 (
    .F(w_palette_num_0[0]),
    .I0(ff_palette_num[0]),
    .I1(w_palette_num[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_0_s1.INIT=8'hCA;
  LUT3 w_palette_r_2_s0 (
    .F(w_palette_r_0[2]),
    .I0(ff_palette_r[2]),
    .I1(w_palette_r[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_2_s0.INIT=8'hCA;
  LUT3 w_palette_r_1_s0 (
    .F(w_palette_r_0[1]),
    .I0(ff_palette_r[1]),
    .I1(w_palette_r[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_1_s0.INIT=8'hCA;
  LUT3 w_palette_r_0_s0 (
    .F(w_palette_r_0[0]),
    .I0(ff_palette_r[0]),
    .I1(w_palette_r[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_0_s0.INIT=8'hCA;
  LUT3 w_palette_g_2_s0 (
    .F(w_palette_g_0[2]),
    .I0(ff_palette_g[2]),
    .I1(w_palette_g[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_2_s0.INIT=8'hCA;
  LUT3 w_palette_g_1_s0 (
    .F(w_palette_g_0[1]),
    .I0(ff_palette_g[1]),
    .I1(w_palette_g[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_1_s0.INIT=8'hCA;
  LUT3 w_palette_g_0_s0 (
    .F(w_palette_g_0[0]),
    .I0(ff_palette_g[0]),
    .I1(w_palette_g[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_0_s0.INIT=8'hCA;
  LUT3 w_palette_b_2_s0 (
    .F(w_palette_b_0[2]),
    .I0(ff_palette_b[2]),
    .I1(w_palette_b[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_2_s0.INIT=8'hCA;
  LUT3 w_palette_b_1_s0 (
    .F(w_palette_b_0[1]),
    .I0(ff_palette_b[1]),
    .I1(w_palette_b[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_1_s0.INIT=8'hCA;
  LUT3 w_palette_b_0_s0 (
    .F(w_palette_b_0[0]),
    .I0(ff_palette_b[0]),
    .I1(w_palette_b[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_0_s0.INIT=8'hCA;
  LUT3 n120_s1 (
    .F(n120_4),
    .I0(w_g4567_display_color[3]),
    .I1(w_g123m_display_color[3]),
    .I2(n120_5) 
);
defparam n120_s1.INIT=8'hAC;
  LUT3 n121_s1 (
    .F(n121_4),
    .I0(w_g4567_display_color[2]),
    .I1(w_g123m_display_color[2]),
    .I2(n120_5) 
);
defparam n121_s1.INIT=8'hAC;
  LUT3 n122_s1 (
    .F(n122_4),
    .I0(w_g4567_display_color[1]),
    .I1(w_g123m_display_color[1]),
    .I2(n120_5) 
);
defparam n122_s1.INIT=8'hAC;
  LUT3 n123_s1 (
    .F(n123_4),
    .I0(w_g4567_display_color[0]),
    .I1(w_g123m_display_color[0]),
    .I2(n120_5) 
);
defparam n123_s1.INIT=8'hAC;
  LUT4 n157_s0 (
    .F(n157_3),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(n157_4) 
);
defparam n157_s0.INIT=16'h1000;
  LUT3 n263_s1 (
    .F(n263_4),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[1]) 
);
defparam n263_s1.INIT=8'h10;
  LUT4 n339_s0 (
    .F(n339_3),
    .I0(n157_4),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[1]),
    .I3(n333_5) 
);
defparam n339_s0.INIT=16'hFF40;
  LUT2 w_palette_valid_s1 (
    .F(w_palette_valid_1),
    .I0(w_palette_valid),
    .I1(ff_palette_num[4]) 
);
defparam w_palette_valid_s1.INIT=4'hB;
  LUT4 n120_s2 (
    .F(n120_5),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(n276_16),
    .I3(n120_6) 
);
defparam n120_s2.INIT=16'hF400;
  LUT2 n157_s1 (
    .F(n157_4),
    .I0(reg_screen_mode[3]),
    .I1(n157_5) 
);
defparam n157_s1.INIT=4'h8;
  LUT3 n340_s1 (
    .F(n340_4),
    .I0(w_display_b16[2]),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[1]) 
);
defparam n340_s1.INIT=8'hBC;
  LUT2 n120_s3 (
    .F(n120_6),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]) 
);
defparam n120_s3.INIT=4'h1;
  LUT4 n157_s2 (
    .F(n157_5),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[4]) 
);
defparam n157_s2.INIT=16'h1000;
  LUT4 ff_display_color_7_s5 (
    .F(ff_display_color_7_10),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(n120_6),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam ff_display_color_7_s5.INIT=16'hBF00;
  LUT4 n133_s3 (
    .F(n133_9),
    .I0(n157_4),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(ff_display_color_7_10) 
);
defparam n133_s3.INIT=16'h0001;
  LUT4 ff_display_color_7_s6 (
    .F(ff_display_color_7_12),
    .I0(n157_4),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(ff_display_color_7_10) 
);
defparam ff_display_color_7_s6.INIT=16'hAAAB;
  LUT3 n116_s2 (
    .F(n116_8),
    .I0(w_g4567_display_color[7]),
    .I1(reg_screen_mode[3]),
    .I2(n157_5) 
);
defparam n116_s2.INIT=8'h80;
  LUT3 n117_s2 (
    .F(n117_8),
    .I0(w_g4567_display_color[6]),
    .I1(reg_screen_mode[3]),
    .I2(n157_5) 
);
defparam n117_s2.INIT=8'h80;
  LUT3 n118_s2 (
    .F(n118_8),
    .I0(w_g4567_display_color[5]),
    .I1(reg_screen_mode[3]),
    .I2(n157_5) 
);
defparam n118_s2.INIT=8'h80;
  LUT3 n119_s2 (
    .F(n119_8),
    .I0(w_g4567_display_color[4]),
    .I1(reg_screen_mode[3]),
    .I2(n157_5) 
);
defparam n119_s2.INIT=8'h80;
  LUT4 n340_s2 (
    .F(n340_6),
    .I0(n340_4),
    .I1(ff_display_color256[0]),
    .I2(reg_screen_mode[3]),
    .I3(n157_5) 
);
defparam n340_s2.INIT=16'hCAAA;
  LUT4 n336_s1 (
    .F(n336_5),
    .I0(w_display_b16[2]),
    .I1(ff_display_color256[0]),
    .I2(reg_screen_mode[3]),
    .I3(n157_5) 
);
defparam n336_s1.INIT=16'hCAAA;
  LUT4 n335_s1 (
    .F(n335_5),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[1]),
    .I2(reg_screen_mode[3]),
    .I3(n157_5) 
);
defparam n335_s1.INIT=16'hCAAA;
  LUT4 n334_s1 (
    .F(n334_5),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[1]),
    .I2(reg_screen_mode[3]),
    .I3(n157_5) 
);
defparam n334_s1.INIT=16'hACCC;
  LUT4 n333_s1 (
    .F(n333_5),
    .I0(w_display_b16[2]),
    .I1(ff_display_color256[1]),
    .I2(reg_screen_mode[3]),
    .I3(n157_5) 
);
defparam n333_s1.INIT=16'hCAAA;
  LUT4 w_display_b_0_s1 (
    .F(w_display_b[0]),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[0]),
    .I2(reg_screen_mode[3]),
    .I3(n157_5) 
);
defparam w_display_b_0_s1.INIT=16'hACCC;
  LUT4 w_display_b_1_s1 (
    .F(w_display_b[1]),
    .I0(ff_display_color256[1]),
    .I1(w_display_b16[1]),
    .I2(reg_screen_mode[3]),
    .I3(n157_5) 
);
defparam w_display_b_1_s1.INIT=16'hACCC;
  LUT4 w_display_g_0_s1 (
    .F(w_display_g[0]),
    .I0(ff_display_color256[5]),
    .I1(w_display_g16[0]),
    .I2(reg_screen_mode[3]),
    .I3(n157_5) 
);
defparam w_display_g_0_s1.INIT=16'hACCC;
  LUT4 w_display_g_1_s1 (
    .F(w_display_g[1]),
    .I0(ff_display_color256[6]),
    .I1(w_display_g16[1]),
    .I2(reg_screen_mode[3]),
    .I3(n157_5) 
);
defparam w_display_g_1_s1.INIT=16'hACCC;
  LUT4 w_display_g_2_s1 (
    .F(w_display_g[2]),
    .I0(ff_display_color256[7]),
    .I1(w_display_g16[2]),
    .I2(reg_screen_mode[3]),
    .I3(n157_5) 
);
defparam w_display_g_2_s1.INIT=16'hACCC;
  LUT4 w_display_r_0_s1 (
    .F(w_display_r[0]),
    .I0(ff_display_color256[2]),
    .I1(w_display_r16[0]),
    .I2(reg_screen_mode[3]),
    .I3(n157_5) 
);
defparam w_display_r_0_s1.INIT=16'hACCC;
  LUT4 w_display_r_1_s1 (
    .F(w_display_r[1]),
    .I0(ff_display_color256[3]),
    .I1(w_display_r16[1]),
    .I2(reg_screen_mode[3]),
    .I3(n157_5) 
);
defparam w_display_r_1_s1.INIT=16'hACCC;
  LUT4 w_display_r_2_s1 (
    .F(w_display_r[2]),
    .I0(ff_display_color256[4]),
    .I1(w_display_r16[2]),
    .I2(reg_screen_mode[3]),
    .I3(n157_5) 
);
defparam w_display_r_2_s1.INIT=16'hACCC;
  LUT2 n22_s3 (
    .F(n22_8),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[4]) 
);
defparam n22_s3.INIT=4'h9;
  DFFCE ff_palette_num_3_s0 (
    .Q(ff_palette_num[3]),
    .D(n19_1),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_2_s0 (
    .Q(ff_palette_num[2]),
    .D(n20_1),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_1_s0 (
    .Q(ff_palette_num[1]),
    .D(n21_1),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n8_21),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n9_21),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n10_21),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n14_21),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n15_21),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n16_21),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n11_21),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n12_21),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n13_21),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFC ff_display_color_oe_s0 (
    .Q(ff_display_color_oe),
    .D(n133_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_7_s0 (
    .Q(ff_display_color256[7]),
    .D(ff_display_color[7]),
    .CLK(clk42m),
    .CE(n157_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_6_s0 (
    .Q(ff_display_color256[6]),
    .D(ff_display_color[6]),
    .CLK(clk42m),
    .CE(n157_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_5_s0 (
    .Q(ff_display_color256[5]),
    .D(ff_display_color[5]),
    .CLK(clk42m),
    .CE(n157_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_4_s0 (
    .Q(ff_display_color256[4]),
    .D(ff_display_color[4]),
    .CLK(clk42m),
    .CE(n157_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_3_s0 (
    .Q(ff_display_color256[3]),
    .D(ff_display_color[3]),
    .CLK(clk42m),
    .CE(n157_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_2_s0 (
    .Q(ff_display_color256[2]),
    .D(ff_display_color[2]),
    .CLK(clk42m),
    .CE(n157_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_1_s0 (
    .Q(ff_display_color256[1]),
    .D(ff_display_color[1]),
    .CLK(clk42m),
    .CE(n157_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_0_s0 (
    .Q(ff_display_color256[0]),
    .D(ff_display_color[0]),
    .CLK(clk42m),
    .CE(n157_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_7_s0 (
    .Q(w_vdp_r_7),
    .D(w_display_r[2]),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_6_s0 (
    .Q(w_vdp_r_6),
    .D(w_display_r[1]),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_5_s0 (
    .Q(w_vdp_r_5),
    .D(w_display_r[0]),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_1_s0 (
    .Q(w_vdp_r_1),
    .D(n270_13),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_0_s0 (
    .Q(w_vdp_r_0),
    .D(n271_13),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_7_s0 (
    .Q(w_vdp_g_7),
    .D(w_display_g[2]),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_6_s0 (
    .Q(w_vdp_g_6),
    .D(w_display_g[1]),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_5_s0 (
    .Q(w_vdp_g_5),
    .D(w_display_g[0]),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_1_s0 (
    .Q(w_vdp_g_1),
    .D(n278_13),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_0_s0 (
    .Q(w_vdp_g_0),
    .D(n279_13),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_7_s0 (
    .Q(w_vdp_b[7]),
    .D(n333_5),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_6_s0 (
    .Q(w_vdp_b[6]),
    .D(n334_5),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_5_s0 (
    .Q(w_vdp_b[5]),
    .D(n335_5),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_4_s0 (
    .Q(w_vdp_b[4]),
    .D(n336_5),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_3_s0 (
    .Q(w_vdp_b[3]),
    .D(w_display_b[1]),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_2_s0 (
    .Q(w_vdp_b[2]),
    .D(w_display_b[0]),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_1_s0 (
    .Q(w_vdp_b[1]),
    .D(n339_3),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_0_s0 (
    .Q(w_vdp_b[0]),
    .D(n340_6),
    .CLK(clk42m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s1 (
    .Q(ff_display_color[7]),
    .D(n116_8),
    .CLK(clk42m),
    .CE(ff_display_color_7_12),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(ff_display_color[6]),
    .D(n117_8),
    .CLK(clk42m),
    .CE(ff_display_color_7_12),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(ff_display_color[5]),
    .D(n118_8),
    .CLK(clk42m),
    .CE(ff_display_color_7_12),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(ff_display_color[4]),
    .D(n119_8),
    .CLK(clk42m),
    .CE(ff_display_color_7_12),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(ff_display_color[3]),
    .D(n120_4),
    .CLK(clk42m),
    .CE(ff_display_color_7_12),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(ff_display_color[2]),
    .D(n121_4),
    .CLK(clk42m),
    .CE(ff_display_color_7_12),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(ff_display_color[1]),
    .D(n122_4),
    .CLK(clk42m),
    .CE(ff_display_color_7_12),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(ff_display_color[0]),
    .D(n123_4),
    .CLK(clk42m),
    .CE(ff_display_color_7_12),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFCE ff_palette_num_4_s1 (
    .Q(ff_palette_num[4]),
    .D(VCC),
    .CLK(clk42m),
    .CE(n18_1),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_4_s1.INIT=1'b0;
  DFFC ff_palette_num_0_s2 (
    .Q(ff_palette_num[0]),
    .D(n22_8),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_0_s2.INIT=1'b0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(ff_palette_num[1]),
    .I1(ff_palette_num[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(ff_palette_num[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(ff_palette_num[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(ff_palette_num[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  INV ff_palette_num_3_s4 (
    .O(ff_palette_num_3_9),
    .I(ff_palette_num[4]) 
);
  vdp_color_palette_ram u_color_palette_ram (
    .clk42m(clk42m),
    .ff_display_color_oe(ff_display_color_oe),
    .w_palette_valid(w_palette_valid_1),
    .w_palette_b(w_palette_b_0[2:0]),
    .w_palette_r(w_palette_r_0[2:0]),
    .w_palette_num(w_palette_num_0[3:0]),
    .ff_display_color(ff_display_color[3:0]),
    .w_palette_g(w_palette_g_0[2:0]),
    .w_display_r16(w_display_r16[2:0]),
    .w_display_g16(w_display_g16[2:0]),
    .w_display_b16(w_display_b16[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette */
module vdp_upscan_line_buffer (
  clk42m,
  w_even_we,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_even_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_v_count,
  w_even_q
)
;
input clk42m;
input w_even_we;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_even_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [1:1] w_v_count;
output [23:0] w_even_q;
wire ff_q_0_117;
wire ff_q_0_138;
wire [23:0] ff_q;
wire [23:0] ff_q_b;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT2 ff_q_23_s4 (
    .F(ff_q[23]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[23]) 
);
defparam ff_q_23_s4.INIT=4'h4;
  LUT2 ff_q_22_s4 (
    .F(ff_q[22]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[22]) 
);
defparam ff_q_22_s4.INIT=4'h4;
  LUT2 ff_q_21_s4 (
    .F(ff_q[21]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[21]) 
);
defparam ff_q_21_s4.INIT=4'h4;
  LUT2 ff_q_20_s4 (
    .F(ff_q[20]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[20]) 
);
defparam ff_q_20_s4.INIT=4'h4;
  LUT2 ff_q_19_s4 (
    .F(ff_q[19]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[19]) 
);
defparam ff_q_19_s4.INIT=4'h4;
  LUT2 ff_q_18_s4 (
    .F(ff_q[18]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[18]) 
);
defparam ff_q_18_s4.INIT=4'h4;
  LUT2 ff_q_17_s4 (
    .F(ff_q[17]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[17]) 
);
defparam ff_q_17_s4.INIT=4'h4;
  LUT2 ff_q_16_s31 (
    .F(ff_q[16]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[16]) 
);
defparam ff_q_16_s31.INIT=4'h4;
  LUT2 ff_q_15_s4 (
    .F(ff_q[15]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[15]) 
);
defparam ff_q_15_s4.INIT=4'h4;
  LUT2 ff_q_14_s4 (
    .F(ff_q[14]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[14]) 
);
defparam ff_q_14_s4.INIT=4'h4;
  LUT2 ff_q_13_s4 (
    .F(ff_q[13]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[13]) 
);
defparam ff_q_13_s4.INIT=4'h4;
  LUT2 ff_q_12_s4 (
    .F(ff_q[12]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[12]) 
);
defparam ff_q_12_s4.INIT=4'h4;
  LUT2 ff_q_11_s4 (
    .F(ff_q[11]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[11]) 
);
defparam ff_q_11_s4.INIT=4'h4;
  LUT2 ff_q_10_s4 (
    .F(ff_q[10]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[10]) 
);
defparam ff_q_10_s4.INIT=4'h4;
  LUT2 ff_q_9_s4 (
    .F(ff_q[9]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[9]) 
);
defparam ff_q_9_s4.INIT=4'h4;
  LUT2 ff_q_8_s4 (
    .F(ff_q[8]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[8]) 
);
defparam ff_q_8_s4.INIT=4'h4;
  LUT2 ff_q_7_s4 (
    .F(ff_q[7]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[7]) 
);
defparam ff_q_7_s4.INIT=4'h4;
  LUT2 ff_q_6_s4 (
    .F(ff_q[6]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[6]) 
);
defparam ff_q_6_s4.INIT=4'h4;
  LUT2 ff_q_5_s4 (
    .F(ff_q[5]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[5]) 
);
defparam ff_q_5_s4.INIT=4'h4;
  LUT2 ff_q_4_s4 (
    .F(ff_q[4]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[4]) 
);
defparam ff_q_4_s4.INIT=4'h4;
  LUT2 ff_q_3_s4 (
    .F(ff_q[3]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[3]) 
);
defparam ff_q_3_s4.INIT=4'h4;
  LUT2 ff_q_2_s4 (
    .F(ff_q[2]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[2]) 
);
defparam ff_q_2_s4.INIT=4'h4;
  LUT2 ff_q_1_s4 (
    .F(ff_q[1]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[1]) 
);
defparam ff_q_1_s4.INIT=4'h4;
  LUT2 ff_q_0_s125 (
    .F(ff_q[0]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[0]) 
);
defparam ff_q_0_s125.INIT=4'h4;
  DFF ff_q_out_23_s0 (
    .Q(w_even_q[23]),
    .D(ff_q[23]),
    .CLK(clk42m) 
);
  DFF ff_q_out_22_s0 (
    .Q(w_even_q[22]),
    .D(ff_q[22]),
    .CLK(clk42m) 
);
  DFF ff_q_out_21_s0 (
    .Q(w_even_q[21]),
    .D(ff_q[21]),
    .CLK(clk42m) 
);
  DFF ff_q_out_20_s0 (
    .Q(w_even_q[20]),
    .D(ff_q[20]),
    .CLK(clk42m) 
);
  DFF ff_q_out_19_s0 (
    .Q(w_even_q[19]),
    .D(ff_q[19]),
    .CLK(clk42m) 
);
  DFF ff_q_out_18_s0 (
    .Q(w_even_q[18]),
    .D(ff_q[18]),
    .CLK(clk42m) 
);
  DFF ff_q_out_17_s0 (
    .Q(w_even_q[17]),
    .D(ff_q[17]),
    .CLK(clk42m) 
);
  DFF ff_q_out_16_s0 (
    .Q(w_even_q[16]),
    .D(ff_q[16]),
    .CLK(clk42m) 
);
  DFF ff_q_out_15_s0 (
    .Q(w_even_q[15]),
    .D(ff_q[15]),
    .CLK(clk42m) 
);
  DFF ff_q_out_14_s0 (
    .Q(w_even_q[14]),
    .D(ff_q[14]),
    .CLK(clk42m) 
);
  DFF ff_q_out_13_s0 (
    .Q(w_even_q[13]),
    .D(ff_q[13]),
    .CLK(clk42m) 
);
  DFF ff_q_out_12_s0 (
    .Q(w_even_q[12]),
    .D(ff_q[12]),
    .CLK(clk42m) 
);
  DFF ff_q_out_11_s0 (
    .Q(w_even_q[11]),
    .D(ff_q[11]),
    .CLK(clk42m) 
);
  DFF ff_q_out_10_s0 (
    .Q(w_even_q[10]),
    .D(ff_q[10]),
    .CLK(clk42m) 
);
  DFF ff_q_out_9_s0 (
    .Q(w_even_q[9]),
    .D(ff_q[9]),
    .CLK(clk42m) 
);
  DFF ff_q_out_8_s0 (
    .Q(w_even_q[8]),
    .D(ff_q[8]),
    .CLK(clk42m) 
);
  DFF ff_q_out_7_s0 (
    .Q(w_even_q[7]),
    .D(ff_q[7]),
    .CLK(clk42m) 
);
  DFF ff_q_out_6_s0 (
    .Q(w_even_q[6]),
    .D(ff_q[6]),
    .CLK(clk42m) 
);
  DFF ff_q_out_5_s0 (
    .Q(w_even_q[5]),
    .D(ff_q[5]),
    .CLK(clk42m) 
);
  DFF ff_q_out_4_s0 (
    .Q(w_even_q[4]),
    .D(ff_q[4]),
    .CLK(clk42m) 
);
  DFF ff_q_out_3_s0 (
    .Q(w_even_q[3]),
    .D(ff_q[3]),
    .CLK(clk42m) 
);
  DFF ff_q_out_2_s0 (
    .Q(w_even_q[2]),
    .D(ff_q[2]),
    .CLK(clk42m) 
);
  DFF ff_q_out_1_s0 (
    .Q(w_even_q[1]),
    .D(ff_q[1]),
    .CLK(clk42m) 
);
  DFF ff_q_out_0_s0 (
    .Q(w_even_q[0]),
    .D(ff_q[0]),
    .CLK(clk42m) 
);
  DFF ff_q_0_s107 (
    .Q(ff_q_0_117),
    .D(ff_q_0_138),
    .CLK(clk42m) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],ff_q_b[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],ff_q_b[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  INV ff_q_0_s126 (
    .O(ff_q_0_138),
    .I(w_v_count[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer */
module vdp_upscan_line_buffer_0 (
  clk42m,
  w_odd_we,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_odd_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_v_count,
  w_odd_q
)
;
input clk42m;
input w_odd_we;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_odd_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [1:1] w_v_count;
output [23:0] w_odd_q;
wire ff_q_0_47;
wire [23:0] ff_q;
wire [23:0] ff_q_b;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT2 ff_q_23_s3 (
    .F(ff_q[23]),
    .I0(ff_q_0_47),
    .I1(ff_q_b[23]) 
);
defparam ff_q_23_s3.INIT=4'h4;
  LUT2 ff_q_22_s3 (
    .F(ff_q[22]),
    .I0(ff_q_0_47),
    .I1(ff_q_b[22]) 
);
defparam ff_q_22_s3.INIT=4'h4;
  LUT2 ff_q_21_s3 (
    .F(ff_q[21]),
    .I0(ff_q_0_47),
    .I1(ff_q_b[21]) 
);
defparam ff_q_21_s3.INIT=4'h4;
  LUT2 ff_q_20_s3 (
    .F(ff_q[20]),
    .I0(ff_q_0_47),
    .I1(ff_q_b[20]) 
);
defparam ff_q_20_s3.INIT=4'h4;
  LUT2 ff_q_19_s3 (
    .F(ff_q[19]),
    .I0(ff_q_0_47),
    .I1(ff_q_b[19]) 
);
defparam ff_q_19_s3.INIT=4'h4;
  LUT2 ff_q_18_s3 (
    .F(ff_q[18]),
    .I0(ff_q_0_47),
    .I1(ff_q_b[18]) 
);
defparam ff_q_18_s3.INIT=4'h4;
  LUT2 ff_q_17_s3 (
    .F(ff_q[17]),
    .I0(ff_q_0_47),
    .I1(ff_q_b[17]) 
);
defparam ff_q_17_s3.INIT=4'h4;
  LUT2 ff_q_16_s30 (
    .F(ff_q[16]),
    .I0(ff_q_0_47),
    .I1(ff_q_b[16]) 
);
defparam ff_q_16_s30.INIT=4'h4;
  LUT2 ff_q_15_s3 (
    .F(ff_q[15]),
    .I0(ff_q_0_47),
    .I1(ff_q_b[15]) 
);
defparam ff_q_15_s3.INIT=4'h4;
  LUT2 ff_q_14_s3 (
    .F(ff_q[14]),
    .I0(ff_q_0_47),
    .I1(ff_q_b[14]) 
);
defparam ff_q_14_s3.INIT=4'h4;
  LUT2 ff_q_13_s3 (
    .F(ff_q[13]),
    .I0(ff_q_0_47),
    .I1(ff_q_b[13]) 
);
defparam ff_q_13_s3.INIT=4'h4;
  LUT2 ff_q_12_s3 (
    .F(ff_q[12]),
    .I0(ff_q_0_47),
    .I1(ff_q_b[12]) 
);
defparam ff_q_12_s3.INIT=4'h4;
  LUT2 ff_q_11_s3 (
    .F(ff_q[11]),
    .I0(ff_q_0_47),
    .I1(ff_q_b[11]) 
);
defparam ff_q_11_s3.INIT=4'h4;
  LUT2 ff_q_10_s3 (
    .F(ff_q[10]),
    .I0(ff_q_0_47),
    .I1(ff_q_b[10]) 
);
defparam ff_q_10_s3.INIT=4'h4;
  LUT2 ff_q_9_s3 (
    .F(ff_q[9]),
    .I0(ff_q_0_47),
    .I1(ff_q_b[9]) 
);
defparam ff_q_9_s3.INIT=4'h4;
  LUT2 ff_q_8_s3 (
    .F(ff_q[8]),
    .I0(ff_q_0_47),
    .I1(ff_q_b[8]) 
);
defparam ff_q_8_s3.INIT=4'h4;
  LUT2 ff_q_7_s3 (
    .F(ff_q[7]),
    .I0(ff_q_0_47),
    .I1(ff_q_b[7]) 
);
defparam ff_q_7_s3.INIT=4'h4;
  LUT2 ff_q_6_s3 (
    .F(ff_q[6]),
    .I0(ff_q_0_47),
    .I1(ff_q_b[6]) 
);
defparam ff_q_6_s3.INIT=4'h4;
  LUT2 ff_q_5_s3 (
    .F(ff_q[5]),
    .I0(ff_q_0_47),
    .I1(ff_q_b[5]) 
);
defparam ff_q_5_s3.INIT=4'h4;
  LUT2 ff_q_4_s3 (
    .F(ff_q[4]),
    .I0(ff_q_0_47),
    .I1(ff_q_b[4]) 
);
defparam ff_q_4_s3.INIT=4'h4;
  LUT2 ff_q_3_s3 (
    .F(ff_q[3]),
    .I0(ff_q_0_47),
    .I1(ff_q_b[3]) 
);
defparam ff_q_3_s3.INIT=4'h4;
  LUT2 ff_q_2_s3 (
    .F(ff_q[2]),
    .I0(ff_q_0_47),
    .I1(ff_q_b[2]) 
);
defparam ff_q_2_s3.INIT=4'h4;
  LUT2 ff_q_1_s3 (
    .F(ff_q[1]),
    .I0(ff_q_0_47),
    .I1(ff_q_b[1]) 
);
defparam ff_q_1_s3.INIT=4'h4;
  LUT2 ff_q_0_s54 (
    .F(ff_q[0]),
    .I0(ff_q_0_47),
    .I1(ff_q_b[0]) 
);
defparam ff_q_0_s54.INIT=4'h4;
  DFF ff_q_out_23_s0 (
    .Q(w_odd_q[23]),
    .D(ff_q[23]),
    .CLK(clk42m) 
);
  DFF ff_q_out_22_s0 (
    .Q(w_odd_q[22]),
    .D(ff_q[22]),
    .CLK(clk42m) 
);
  DFF ff_q_out_21_s0 (
    .Q(w_odd_q[21]),
    .D(ff_q[21]),
    .CLK(clk42m) 
);
  DFF ff_q_out_20_s0 (
    .Q(w_odd_q[20]),
    .D(ff_q[20]),
    .CLK(clk42m) 
);
  DFF ff_q_out_19_s0 (
    .Q(w_odd_q[19]),
    .D(ff_q[19]),
    .CLK(clk42m) 
);
  DFF ff_q_out_18_s0 (
    .Q(w_odd_q[18]),
    .D(ff_q[18]),
    .CLK(clk42m) 
);
  DFF ff_q_out_17_s0 (
    .Q(w_odd_q[17]),
    .D(ff_q[17]),
    .CLK(clk42m) 
);
  DFF ff_q_out_16_s0 (
    .Q(w_odd_q[16]),
    .D(ff_q[16]),
    .CLK(clk42m) 
);
  DFF ff_q_out_15_s0 (
    .Q(w_odd_q[15]),
    .D(ff_q[15]),
    .CLK(clk42m) 
);
  DFF ff_q_out_14_s0 (
    .Q(w_odd_q[14]),
    .D(ff_q[14]),
    .CLK(clk42m) 
);
  DFF ff_q_out_13_s0 (
    .Q(w_odd_q[13]),
    .D(ff_q[13]),
    .CLK(clk42m) 
);
  DFF ff_q_out_12_s0 (
    .Q(w_odd_q[12]),
    .D(ff_q[12]),
    .CLK(clk42m) 
);
  DFF ff_q_out_11_s0 (
    .Q(w_odd_q[11]),
    .D(ff_q[11]),
    .CLK(clk42m) 
);
  DFF ff_q_out_10_s0 (
    .Q(w_odd_q[10]),
    .D(ff_q[10]),
    .CLK(clk42m) 
);
  DFF ff_q_out_9_s0 (
    .Q(w_odd_q[9]),
    .D(ff_q[9]),
    .CLK(clk42m) 
);
  DFF ff_q_out_8_s0 (
    .Q(w_odd_q[8]),
    .D(ff_q[8]),
    .CLK(clk42m) 
);
  DFF ff_q_out_7_s0 (
    .Q(w_odd_q[7]),
    .D(ff_q[7]),
    .CLK(clk42m) 
);
  DFF ff_q_out_6_s0 (
    .Q(w_odd_q[6]),
    .D(ff_q[6]),
    .CLK(clk42m) 
);
  DFF ff_q_out_5_s0 (
    .Q(w_odd_q[5]),
    .D(ff_q[5]),
    .CLK(clk42m) 
);
  DFF ff_q_out_4_s0 (
    .Q(w_odd_q[4]),
    .D(ff_q[4]),
    .CLK(clk42m) 
);
  DFF ff_q_out_3_s0 (
    .Q(w_odd_q[3]),
    .D(ff_q[3]),
    .CLK(clk42m) 
);
  DFF ff_q_out_2_s0 (
    .Q(w_odd_q[2]),
    .D(ff_q[2]),
    .CLK(clk42m) 
);
  DFF ff_q_out_1_s0 (
    .Q(w_odd_q[1]),
    .D(ff_q[1]),
    .CLK(clk42m) 
);
  DFF ff_q_out_0_s0 (
    .Q(w_odd_q[0]),
    .D(ff_q[0]),
    .CLK(clk42m) 
);
  DFF ff_q_0_s37 (
    .Q(ff_q_0_47),
    .D(w_v_count[1]),
    .CLK(clk42m) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],ff_q_b[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],ff_q_b[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer_0 */
module vdp_upscan (
  clk42m,
  w_h_count,
  w_v_count,
  ff_half_count,
  w_screen_pos_x_Z,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_even_address_9_7,
  w_even_address_8_7,
  w_even_address_7_7,
  w_even_address_6_7,
  w_even_address_9_8,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b
)
;
input clk42m;
input [9:0] w_h_count;
input [1:1] w_v_count;
input [11:6] ff_half_count;
input [5:1] w_screen_pos_x_Z;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
output w_even_address_9_7;
output w_even_address_8_7;
output w_even_address_7_7;
output w_even_address_6_7;
output w_even_address_9_8;
output [7:0] w_upscan_r;
output [7:0] w_upscan_g;
output [7:0] w_upscan_b;
wire w_odd_we;
wire w_even_we;
wire [9:0] w_even_address;
wire [9:0] w_odd_address;
wire [23:0] w_even_q;
wire [23:0] w_odd_q;
wire VCC;
wire GND;
  LUT3 w_even_address_8_s3 (
    .F(w_even_address[8]),
    .I0(w_even_address_8_7),
    .I1(w_h_count[8]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_8_s3.INIT=8'hC5;
  LUT3 w_even_address_7_s3 (
    .F(w_even_address[7]),
    .I0(w_even_address_7_7),
    .I1(w_h_count[7]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_7_s3.INIT=8'hC5;
  LUT3 w_even_address_5_s4 (
    .F(w_even_address[5]),
    .I0(ff_half_count[6]),
    .I1(w_h_count[5]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_5_s4.INIT=8'hC5;
  LUT3 w_even_address_4_s3 (
    .F(w_even_address[4]),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_h_count[4]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_4_s3.INIT=8'hCA;
  LUT3 w_even_address_3_s3 (
    .F(w_even_address[3]),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_h_count[3]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_3_s3.INIT=8'hCA;
  LUT3 w_even_address_2_s3 (
    .F(w_even_address[2]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count[2]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_2_s3.INIT=8'hCA;
  LUT3 w_even_address_1_s3 (
    .F(w_even_address[1]),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_h_count[1]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_1_s3.INIT=8'hCA;
  LUT3 w_even_address_0_s3 (
    .F(w_even_address[0]),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_h_count[0]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_0_s3.INIT=8'hCA;
  LUT3 w_odd_address_8_s3 (
    .F(w_odd_address[8]),
    .I0(w_even_address_8_7),
    .I1(w_h_count[8]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_8_s3.INIT=8'h5C;
  LUT3 w_odd_address_7_s3 (
    .F(w_odd_address[7]),
    .I0(w_even_address_7_7),
    .I1(w_h_count[7]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_7_s3.INIT=8'h5C;
  LUT3 w_odd_address_5_s4 (
    .F(w_odd_address[5]),
    .I0(ff_half_count[6]),
    .I1(w_h_count[5]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_5_s4.INIT=8'h5C;
  LUT3 w_odd_address_4_s3 (
    .F(w_odd_address[4]),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_h_count[4]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_4_s3.INIT=8'hAC;
  LUT3 w_odd_address_3_s3 (
    .F(w_odd_address[3]),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_h_count[3]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_3_s3.INIT=8'hAC;
  LUT3 w_odd_address_2_s3 (
    .F(w_odd_address[2]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count[2]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_2_s3.INIT=8'hAC;
  LUT3 w_odd_address_1_s3 (
    .F(w_odd_address[1]),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_h_count[1]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_1_s3.INIT=8'hAC;
  LUT3 w_odd_address_0_s3 (
    .F(w_odd_address[0]),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_h_count[0]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_0_s3.INIT=8'hAC;
  LUT3 w_upscan_r_7_s (
    .F(w_upscan_r[7]),
    .I0(w_odd_q[23]),
    .I1(w_even_q[23]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_7_s.INIT=8'hCA;
  LUT3 w_upscan_r_6_s (
    .F(w_upscan_r[6]),
    .I0(w_odd_q[22]),
    .I1(w_even_q[22]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_6_s.INIT=8'hCA;
  LUT3 w_upscan_r_5_s (
    .F(w_upscan_r[5]),
    .I0(w_odd_q[21]),
    .I1(w_even_q[21]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_5_s.INIT=8'hCA;
  LUT3 w_upscan_r_4_s (
    .F(w_upscan_r[4]),
    .I0(w_odd_q[20]),
    .I1(w_even_q[20]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_4_s.INIT=8'hCA;
  LUT3 w_upscan_r_3_s (
    .F(w_upscan_r[3]),
    .I0(w_odd_q[19]),
    .I1(w_even_q[19]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_3_s.INIT=8'hCA;
  LUT3 w_upscan_r_2_s (
    .F(w_upscan_r[2]),
    .I0(w_odd_q[18]),
    .I1(w_even_q[18]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_2_s.INIT=8'hCA;
  LUT3 w_upscan_r_1_s (
    .F(w_upscan_r[1]),
    .I0(w_odd_q[17]),
    .I1(w_even_q[17]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_1_s.INIT=8'hCA;
  LUT3 w_upscan_r_0_s (
    .F(w_upscan_r[0]),
    .I0(w_odd_q[16]),
    .I1(w_even_q[16]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_0_s.INIT=8'hCA;
  LUT3 w_upscan_g_7_s (
    .F(w_upscan_g[7]),
    .I0(w_odd_q[15]),
    .I1(w_even_q[15]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_7_s.INIT=8'hCA;
  LUT3 w_upscan_g_6_s (
    .F(w_upscan_g[6]),
    .I0(w_odd_q[14]),
    .I1(w_even_q[14]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_6_s.INIT=8'hCA;
  LUT3 w_upscan_g_5_s (
    .F(w_upscan_g[5]),
    .I0(w_odd_q[13]),
    .I1(w_even_q[13]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_5_s.INIT=8'hCA;
  LUT3 w_upscan_g_4_s (
    .F(w_upscan_g[4]),
    .I0(w_odd_q[12]),
    .I1(w_even_q[12]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_4_s.INIT=8'hCA;
  LUT3 w_upscan_g_3_s (
    .F(w_upscan_g[3]),
    .I0(w_odd_q[11]),
    .I1(w_even_q[11]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_3_s.INIT=8'hCA;
  LUT3 w_upscan_g_2_s (
    .F(w_upscan_g[2]),
    .I0(w_odd_q[10]),
    .I1(w_even_q[10]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_2_s.INIT=8'hCA;
  LUT3 w_upscan_g_1_s (
    .F(w_upscan_g[1]),
    .I0(w_odd_q[9]),
    .I1(w_even_q[9]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_1_s.INIT=8'hCA;
  LUT3 w_upscan_g_0_s (
    .F(w_upscan_g[0]),
    .I0(w_odd_q[8]),
    .I1(w_even_q[8]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_0_s.INIT=8'hCA;
  LUT3 w_upscan_b_7_s (
    .F(w_upscan_b[7]),
    .I0(w_odd_q[7]),
    .I1(w_even_q[7]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_7_s.INIT=8'hCA;
  LUT3 w_upscan_b_6_s (
    .F(w_upscan_b[6]),
    .I0(w_odd_q[6]),
    .I1(w_even_q[6]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_6_s.INIT=8'hCA;
  LUT3 w_upscan_b_5_s (
    .F(w_upscan_b[5]),
    .I0(w_odd_q[5]),
    .I1(w_even_q[5]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_5_s.INIT=8'hCA;
  LUT3 w_upscan_b_4_s (
    .F(w_upscan_b[4]),
    .I0(w_odd_q[4]),
    .I1(w_even_q[4]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_4_s.INIT=8'hCA;
  LUT3 w_upscan_b_3_s (
    .F(w_upscan_b[3]),
    .I0(w_odd_q[3]),
    .I1(w_even_q[3]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_3_s.INIT=8'hCA;
  LUT3 w_upscan_b_2_s (
    .F(w_upscan_b[2]),
    .I0(w_odd_q[2]),
    .I1(w_even_q[2]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_2_s.INIT=8'hCA;
  LUT3 w_upscan_b_1_s (
    .F(w_upscan_b[1]),
    .I0(w_odd_q[1]),
    .I1(w_even_q[1]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_1_s.INIT=8'hCA;
  LUT3 w_upscan_b_0_s (
    .F(w_upscan_b[0]),
    .I0(w_odd_q[0]),
    .I1(w_even_q[0]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_0_s.INIT=8'hCA;
  LUT2 w_even_address_9_s4 (
    .F(w_even_address_9_7),
    .I0(ff_half_count[10]),
    .I1(w_even_address_9_8) 
);
defparam w_even_address_9_s4.INIT=4'h6;
  LUT4 w_even_address_8_s4 (
    .F(w_even_address_8_7),
    .I0(ff_half_count[6]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[9]) 
);
defparam w_even_address_8_s4.INIT=16'h1FE0;
  LUT3 w_even_address_7_s4 (
    .F(w_even_address_7_7),
    .I0(ff_half_count[6]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[8]) 
);
defparam w_even_address_7_s4.INIT=8'hE1;
  LUT2 w_even_address_6_s4 (
    .F(w_even_address_6_7),
    .I0(ff_half_count[6]),
    .I1(ff_half_count[7]) 
);
defparam w_even_address_6_s4.INIT=4'h6;
  LUT4 w_even_address_9_s5 (
    .F(w_even_address_9_8),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[6]),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[9]) 
);
defparam w_even_address_9_s5.INIT=16'h001F;
  LUT4 w_odd_we_s2 (
    .F(w_odd_we),
    .I0(w_v_count[1]),
    .I1(ff_half_count[10]),
    .I2(w_even_address_9_8),
    .I3(ff_half_count[11]) 
);
defparam w_odd_we_s2.INIT=16'h208A;
  LUT4 w_even_we_s4 (
    .F(w_even_we),
    .I0(w_v_count[1]),
    .I1(ff_half_count[10]),
    .I2(w_even_address_9_8),
    .I3(ff_half_count[11]) 
);
defparam w_even_we_s4.INIT=16'h1045;
  LUT4 w_odd_address_6_s4 (
    .F(w_odd_address[6]),
    .I0(ff_half_count[6]),
    .I1(ff_half_count[7]),
    .I2(w_h_count[6]),
    .I3(w_v_count[1]) 
);
defparam w_odd_address_6_s4.INIT=16'h99F0;
  LUT4 w_even_address_6_s5 (
    .F(w_even_address[6]),
    .I0(ff_half_count[6]),
    .I1(ff_half_count[7]),
    .I2(w_h_count[6]),
    .I3(w_v_count[1]) 
);
defparam w_even_address_6_s5.INIT=16'hF099;
  LUT4 w_odd_address_9_s4 (
    .F(w_odd_address[9]),
    .I0(ff_half_count[10]),
    .I1(w_even_address_9_8),
    .I2(w_h_count[9]),
    .I3(w_v_count[1]) 
);
defparam w_odd_address_9_s4.INIT=16'h66F0;
  LUT4 w_even_address_9_s6 (
    .F(w_even_address[9]),
    .I0(ff_half_count[10]),
    .I1(w_even_address_9_8),
    .I2(w_h_count[9]),
    .I3(w_v_count[1]) 
);
defparam w_even_address_9_s6.INIT=16'hF066;
  vdp_upscan_line_buffer u_even_line_buffer (
    .clk42m(clk42m),
    .w_even_we(w_even_we),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_even_address(w_even_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_v_count(w_v_count[1]),
    .w_even_q(w_even_q[23:0])
);
  vdp_upscan_line_buffer_0 u_odd_line_buffer (
    .clk42m(clk42m),
    .w_odd_we(w_odd_we),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_odd_address(w_odd_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_v_count(w_v_count[1]),
    .w_odd_q(w_odd_q[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan */
module vdp_video_ram_line_buffer (
  clk42m,
  n89,
  n88,
  n87,
  n86,
  n85,
  n84,
  n83,
  n82,
  n81,
  ff_we_even,
  ff_re,
  ff_d,
  ff_address_even,
  out_e
)
;
input clk42m;
input n89;
input n88;
input n87;
input n86;
input n85;
input n84;
input n83;
input n82;
input n81;
input ff_we_even;
input ff_re;
input [23:0] ff_d;
input [8:0] ff_address_even;
output [23:0] out_e;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire ff_q_22_9;
wire ff_q_21_9;
wire ff_q_20_9;
wire ff_q_19_9;
wire ff_q_18_9;
wire ff_q_17_9;
wire ff_q_16_9;
wire ff_q_15_9;
wire ff_q_14_9;
wire ff_q_13_9;
wire ff_q_12_9;
wire ff_q_11_9;
wire ff_q_10_9;
wire ff_q_9_9;
wire ff_q_8_9;
wire ff_q_7_9;
wire ff_q_6_9;
wire ff_q_5_9;
wire ff_q_4_9;
wire ff_q_3_9;
wire ff_q_2_9;
wire ff_q_1_9;
wire ff_q_0_9;
wire ff_q_23_9;
wire [23:0] ff_q;
wire [31:24] DO;
wire VCC;
wire GND;
  DFF ff_q_out_23_s0 (
    .Q(out_e[23]),
    .D(ff_q[23]),
    .CLK(clk42m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_e[22]),
    .D(ff_q[22]),
    .CLK(clk42m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_e[21]),
    .D(ff_q[21]),
    .CLK(clk42m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_e[20]),
    .D(ff_q[20]),
    .CLK(clk42m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_e[19]),
    .D(ff_q[19]),
    .CLK(clk42m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_e[18]),
    .D(ff_q[18]),
    .CLK(clk42m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(clk42m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(clk42m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(clk42m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(clk42m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(clk42m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(clk42m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(clk42m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(clk42m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(clk42m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(clk42m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(clk42m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(clk42m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(clk42m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(clk42m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(clk42m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(clk42m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(clk42m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(clk42m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_22_9) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_21_9) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_20_9) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_19_9) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_18_9) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_17_9) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_16_9) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_15_9) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_14_9) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_13_9) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_12_9) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_11_9) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_10_9) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_9_9) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_8_9) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_7_9) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_6_9) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_5_9) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_4_9) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_3_9) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_2_9) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_1_9) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_0_9) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_23_9) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:24],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1,n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[8:0],GND,VCC,VCC,VCC,VCC}),
    .ADB({n81,n82,n83,n84,n85,n86,n87,n88,n89,GND,GND,GND,GND,GND}),
    .CLKA(clk42m),
    .CLKB(clk42m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=32;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=32;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  INV ff_q_22_s4 (
    .O(ff_q_22_9),
    .I(n7_1) 
);
  INV ff_q_21_s4 (
    .O(ff_q_21_9),
    .I(n8_1) 
);
  INV ff_q_20_s4 (
    .O(ff_q_20_9),
    .I(n9_1) 
);
  INV ff_q_19_s4 (
    .O(ff_q_19_9),
    .I(n10_1) 
);
  INV ff_q_18_s4 (
    .O(ff_q_18_9),
    .I(n11_1) 
);
  INV ff_q_17_s4 (
    .O(ff_q_17_9),
    .I(n12_1) 
);
  INV ff_q_16_s4 (
    .O(ff_q_16_9),
    .I(n13_1) 
);
  INV ff_q_15_s4 (
    .O(ff_q_15_9),
    .I(n14_1) 
);
  INV ff_q_14_s4 (
    .O(ff_q_14_9),
    .I(n15_1) 
);
  INV ff_q_13_s4 (
    .O(ff_q_13_9),
    .I(n16_1) 
);
  INV ff_q_12_s4 (
    .O(ff_q_12_9),
    .I(n17_1) 
);
  INV ff_q_11_s4 (
    .O(ff_q_11_9),
    .I(n18_1) 
);
  INV ff_q_10_s4 (
    .O(ff_q_10_9),
    .I(n19_1) 
);
  INV ff_q_9_s4 (
    .O(ff_q_9_9),
    .I(n20_1) 
);
  INV ff_q_8_s4 (
    .O(ff_q_8_9),
    .I(n21_1) 
);
  INV ff_q_7_s4 (
    .O(ff_q_7_9),
    .I(n22_1) 
);
  INV ff_q_6_s4 (
    .O(ff_q_6_9),
    .I(n23_1) 
);
  INV ff_q_5_s4 (
    .O(ff_q_5_9),
    .I(n24_1) 
);
  INV ff_q_4_s4 (
    .O(ff_q_4_9),
    .I(n25_1) 
);
  INV ff_q_3_s4 (
    .O(ff_q_3_9),
    .I(n26_1) 
);
  INV ff_q_2_s4 (
    .O(ff_q_2_9),
    .I(n27_1) 
);
  INV ff_q_1_s4 (
    .O(ff_q_1_9),
    .I(n28_1) 
);
  INV ff_q_0_s4 (
    .O(ff_q_0_9),
    .I(n29_1) 
);
  INV ff_q_23_s4 (
    .O(ff_q_23_9),
    .I(n6_2) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer */
module vdp_video_ram_line_buffer_0 (
  clk42m,
  n101,
  n100,
  n99,
  n98,
  n97,
  n96,
  n95,
  n94,
  n93,
  ff_we_odd,
  ff_re,
  ff_d,
  ff_address_odd,
  out_o
)
;
input clk42m;
input n101;
input n100;
input n99;
input n98;
input n97;
input n96;
input n95;
input n94;
input n93;
input ff_we_odd;
input ff_re;
input [23:0] ff_d;
input [8:0] ff_address_odd;
output [23:0] out_o;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire ff_q_22_9;
wire ff_q_21_9;
wire ff_q_20_9;
wire ff_q_19_9;
wire ff_q_18_9;
wire ff_q_17_9;
wire ff_q_16_9;
wire ff_q_15_9;
wire ff_q_14_9;
wire ff_q_13_9;
wire ff_q_12_9;
wire ff_q_11_9;
wire ff_q_10_9;
wire ff_q_9_9;
wire ff_q_8_9;
wire ff_q_7_9;
wire ff_q_6_9;
wire ff_q_5_9;
wire ff_q_4_9;
wire ff_q_3_9;
wire ff_q_2_9;
wire ff_q_1_9;
wire ff_q_0_9;
wire ff_q_23_9;
wire [23:0] ff_q;
wire [31:24] DO;
wire VCC;
wire GND;
  DFF ff_q_out_23_s0 (
    .Q(out_o[23]),
    .D(ff_q[23]),
    .CLK(clk42m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_o[22]),
    .D(ff_q[22]),
    .CLK(clk42m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_o[21]),
    .D(ff_q[21]),
    .CLK(clk42m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_o[20]),
    .D(ff_q[20]),
    .CLK(clk42m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_o[19]),
    .D(ff_q[19]),
    .CLK(clk42m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_o[18]),
    .D(ff_q[18]),
    .CLK(clk42m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(clk42m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(clk42m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(clk42m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(clk42m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(clk42m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(clk42m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(clk42m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(clk42m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(clk42m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(clk42m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(clk42m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(clk42m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(clk42m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(clk42m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(clk42m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(clk42m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(clk42m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(clk42m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_22_9) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_21_9) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_20_9) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_19_9) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_18_9) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_17_9) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_16_9) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_15_9) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_14_9) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_13_9) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_12_9) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_11_9) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_10_9) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_9_9) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_8_9) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_7_9) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_6_9) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_5_9) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_4_9) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_3_9) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_2_9) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_1_9) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_0_9) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_23_9) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:24],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1,n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[8:0],GND,VCC,VCC,VCC,VCC}),
    .ADB({n93,n94,n95,n96,n97,n98,n99,n100,n101,GND,GND,GND,GND,GND}),
    .CLKA(clk42m),
    .CLKB(clk42m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=32;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=32;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  INV ff_q_22_s4 (
    .O(ff_q_22_9),
    .I(n7_1) 
);
  INV ff_q_21_s4 (
    .O(ff_q_21_9),
    .I(n8_1) 
);
  INV ff_q_20_s4 (
    .O(ff_q_20_9),
    .I(n9_1) 
);
  INV ff_q_19_s4 (
    .O(ff_q_19_9),
    .I(n10_1) 
);
  INV ff_q_18_s4 (
    .O(ff_q_18_9),
    .I(n11_1) 
);
  INV ff_q_17_s4 (
    .O(ff_q_17_9),
    .I(n12_1) 
);
  INV ff_q_16_s4 (
    .O(ff_q_16_9),
    .I(n13_1) 
);
  INV ff_q_15_s4 (
    .O(ff_q_15_9),
    .I(n14_1) 
);
  INV ff_q_14_s4 (
    .O(ff_q_14_9),
    .I(n15_1) 
);
  INV ff_q_13_s4 (
    .O(ff_q_13_9),
    .I(n16_1) 
);
  INV ff_q_12_s4 (
    .O(ff_q_12_9),
    .I(n17_1) 
);
  INV ff_q_11_s4 (
    .O(ff_q_11_9),
    .I(n18_1) 
);
  INV ff_q_10_s4 (
    .O(ff_q_10_9),
    .I(n19_1) 
);
  INV ff_q_9_s4 (
    .O(ff_q_9_9),
    .I(n20_1) 
);
  INV ff_q_8_s4 (
    .O(ff_q_8_9),
    .I(n21_1) 
);
  INV ff_q_7_s4 (
    .O(ff_q_7_9),
    .I(n22_1) 
);
  INV ff_q_6_s4 (
    .O(ff_q_6_9),
    .I(n23_1) 
);
  INV ff_q_5_s4 (
    .O(ff_q_5_9),
    .I(n24_1) 
);
  INV ff_q_4_s4 (
    .O(ff_q_4_9),
    .I(n25_1) 
);
  INV ff_q_3_s4 (
    .O(ff_q_3_9),
    .I(n26_1) 
);
  INV ff_q_2_s4 (
    .O(ff_q_2_9),
    .I(n27_1) 
);
  INV ff_q_1_s4 (
    .O(ff_q_1_9),
    .I(n28_1) 
);
  INV ff_q_0_s4 (
    .O(ff_q_0_9),
    .I(n29_1) 
);
  INV ff_q_23_s4 (
    .O(ff_q_23_9),
    .I(n6_2) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer_0 */
module vdp_video_double_buffer (
  clk42m,
  w_gain_7_5,
  ff_active,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_v_count,
  w_h_count,
  ff_x_position_r,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input clk42m;
input w_gain_7_5;
input ff_active;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
input [0:0] w_v_count;
input [10:1] w_h_count;
input [8:0] ff_x_position_r;
output [7:0] w_pixel_r;
output [7:0] w_pixel_g;
output [7:0] w_pixel_b;
wire n81;
wire n82;
wire n83;
wire n84;
wire n85;
wire n86;
wire n87;
wire n88;
wire n89;
wire n93;
wire n94;
wire n95;
wire n96;
wire n97;
wire n98;
wire n99;
wire n100;
wire n101;
wire n150_3;
wire n151_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire n171_3;
wire n172_3;
wire n173_3;
wire ff_we_even;
wire ff_we_odd;
wire ff_re;
wire n80_6;
wire [23:0] ff_d;
wire [8:0] ff_address_even;
wire [8:0] ff_address_odd;
wire [23:0] out_e;
wire [23:0] out_o;
wire VCC;
wire GND;
  LUT3 n81_s1 (
    .F(n81),
    .I0(w_h_count[9]),
    .I1(ff_x_position_r[8]),
    .I2(w_v_count[0]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82),
    .I0(w_h_count[8]),
    .I1(ff_x_position_r[7]),
    .I2(w_v_count[0]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83),
    .I0(w_h_count[7]),
    .I1(ff_x_position_r[6]),
    .I2(w_v_count[0]) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84),
    .I0(w_h_count[6]),
    .I1(ff_x_position_r[5]),
    .I2(w_v_count[0]) 
);
defparam n84_s1.INIT=8'hCA;
  LUT3 n85_s1 (
    .F(n85),
    .I0(w_h_count[5]),
    .I1(ff_x_position_r[4]),
    .I2(w_v_count[0]) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86),
    .I0(w_h_count[4]),
    .I1(ff_x_position_r[3]),
    .I2(w_v_count[0]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87),
    .I0(w_h_count[3]),
    .I1(ff_x_position_r[2]),
    .I2(w_v_count[0]) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n88_s1 (
    .F(n88),
    .I0(w_h_count[2]),
    .I1(ff_x_position_r[1]),
    .I2(w_v_count[0]) 
);
defparam n88_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89),
    .I0(w_h_count[1]),
    .I1(ff_x_position_r[0]),
    .I2(w_v_count[0]) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n93_s1 (
    .F(n93),
    .I0(ff_x_position_r[8]),
    .I1(w_h_count[9]),
    .I2(w_v_count[0]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[8]),
    .I2(w_v_count[0]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95),
    .I0(ff_x_position_r[6]),
    .I1(w_h_count[7]),
    .I2(w_v_count[0]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT3 n96_s1 (
    .F(n96),
    .I0(ff_x_position_r[5]),
    .I1(w_h_count[6]),
    .I2(w_v_count[0]) 
);
defparam n96_s1.INIT=8'hCA;
  LUT3 n97_s1 (
    .F(n97),
    .I0(ff_x_position_r[4]),
    .I1(w_h_count[5]),
    .I2(w_v_count[0]) 
);
defparam n97_s1.INIT=8'hCA;
  LUT3 n98_s1 (
    .F(n98),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[4]),
    .I2(w_v_count[0]) 
);
defparam n98_s1.INIT=8'hCA;
  LUT3 n99_s1 (
    .F(n99),
    .I0(ff_x_position_r[2]),
    .I1(w_h_count[3]),
    .I2(w_v_count[0]) 
);
defparam n99_s1.INIT=8'hCA;
  LUT3 n100_s1 (
    .F(n100),
    .I0(ff_x_position_r[1]),
    .I1(w_h_count[2]),
    .I2(w_v_count[0]) 
);
defparam n100_s1.INIT=8'hCA;
  LUT3 n101_s1 (
    .F(n101),
    .I0(ff_x_position_r[0]),
    .I1(w_h_count[1]),
    .I2(w_v_count[0]) 
);
defparam n101_s1.INIT=8'hCA;
  LUT3 n150_s0 (
    .F(n150_3),
    .I0(out_o[23]),
    .I1(out_e[23]),
    .I2(w_v_count[0]) 
);
defparam n150_s0.INIT=8'hCA;
  LUT3 n151_s0 (
    .F(n151_3),
    .I0(out_o[22]),
    .I1(out_e[22]),
    .I2(w_v_count[0]) 
);
defparam n151_s0.INIT=8'hCA;
  LUT3 n152_s0 (
    .F(n152_3),
    .I0(out_o[21]),
    .I1(out_e[21]),
    .I2(w_v_count[0]) 
);
defparam n152_s0.INIT=8'hCA;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(out_o[20]),
    .I1(out_e[20]),
    .I2(w_v_count[0]) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(out_o[19]),
    .I1(out_e[19]),
    .I2(w_v_count[0]) 
);
defparam n154_s0.INIT=8'hCA;
  LUT3 n155_s0 (
    .F(n155_3),
    .I0(out_o[18]),
    .I1(out_e[18]),
    .I2(w_v_count[0]) 
);
defparam n155_s0.INIT=8'hCA;
  LUT3 n156_s0 (
    .F(n156_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_v_count[0]) 
);
defparam n156_s0.INIT=8'hCA;
  LUT3 n157_s0 (
    .F(n157_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_v_count[0]) 
);
defparam n157_s0.INIT=8'hCA;
  LUT3 n158_s0 (
    .F(n158_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_v_count[0]) 
);
defparam n158_s0.INIT=8'hCA;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[0]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[0]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[0]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[0]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[0]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[0]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[0]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[0]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[0]) 
);
defparam n167_s0.INIT=8'hCA;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[0]) 
);
defparam n168_s0.INIT=8'hCA;
  LUT3 n169_s0 (
    .F(n169_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[0]) 
);
defparam n169_s0.INIT=8'hCA;
  LUT3 n170_s0 (
    .F(n170_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[0]) 
);
defparam n170_s0.INIT=8'hCA;
  LUT3 n171_s0 (
    .F(n171_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[0]) 
);
defparam n171_s0.INIT=8'hCA;
  LUT3 n172_s0 (
    .F(n172_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[0]) 
);
defparam n172_s0.INIT=8'hCA;
  LUT3 n173_s0 (
    .F(n173_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[0]) 
);
defparam n173_s0.INIT=8'hCA;
  DFF ff_d_23_s0 (
    .Q(ff_d[23]),
    .D(w_upscan_r[7]),
    .CLK(clk42m) 
);
  DFF ff_d_22_s0 (
    .Q(ff_d[22]),
    .D(w_upscan_r[6]),
    .CLK(clk42m) 
);
  DFF ff_d_21_s0 (
    .Q(ff_d[21]),
    .D(w_upscan_r[5]),
    .CLK(clk42m) 
);
  DFF ff_d_20_s0 (
    .Q(ff_d[20]),
    .D(w_upscan_r[4]),
    .CLK(clk42m) 
);
  DFF ff_d_19_s0 (
    .Q(ff_d[19]),
    .D(w_upscan_r[3]),
    .CLK(clk42m) 
);
  DFF ff_d_18_s0 (
    .Q(ff_d[18]),
    .D(w_upscan_r[2]),
    .CLK(clk42m) 
);
  DFF ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_upscan_r[1]),
    .CLK(clk42m) 
);
  DFF ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_upscan_r[0]),
    .CLK(clk42m) 
);
  DFF ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_upscan_g[7]),
    .CLK(clk42m) 
);
  DFF ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_upscan_g[6]),
    .CLK(clk42m) 
);
  DFF ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_upscan_g[5]),
    .CLK(clk42m) 
);
  DFF ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_upscan_g[4]),
    .CLK(clk42m) 
);
  DFF ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_upscan_g[3]),
    .CLK(clk42m) 
);
  DFF ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_upscan_g[2]),
    .CLK(clk42m) 
);
  DFF ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_upscan_g[1]),
    .CLK(clk42m) 
);
  DFF ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_upscan_g[0]),
    .CLK(clk42m) 
);
  DFF ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_upscan_b[7]),
    .CLK(clk42m) 
);
  DFF ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_upscan_b[6]),
    .CLK(clk42m) 
);
  DFF ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_upscan_b[5]),
    .CLK(clk42m) 
);
  DFF ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_upscan_b[4]),
    .CLK(clk42m) 
);
  DFF ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_upscan_b[3]),
    .CLK(clk42m) 
);
  DFF ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_upscan_b[2]),
    .CLK(clk42m) 
);
  DFF ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_upscan_b[1]),
    .CLK(clk42m) 
);
  DFF ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_upscan_b[0]),
    .CLK(clk42m) 
);
  DFFR ff_we_even_s0 (
    .Q(ff_we_even),
    .D(n80_6),
    .CLK(clk42m),
    .RESET(w_v_count[0]) 
);
  DFF ff_address_even_8_s0 (
    .Q(ff_address_even[8]),
    .D(n81),
    .CLK(clk42m) 
);
  DFF ff_address_even_7_s0 (
    .Q(ff_address_even[7]),
    .D(n82),
    .CLK(clk42m) 
);
  DFF ff_address_even_6_s0 (
    .Q(ff_address_even[6]),
    .D(n83),
    .CLK(clk42m) 
);
  DFF ff_address_even_5_s0 (
    .Q(ff_address_even[5]),
    .D(n84),
    .CLK(clk42m) 
);
  DFF ff_address_even_4_s0 (
    .Q(ff_address_even[4]),
    .D(n85),
    .CLK(clk42m) 
);
  DFF ff_address_even_3_s0 (
    .Q(ff_address_even[3]),
    .D(n86),
    .CLK(clk42m) 
);
  DFF ff_address_even_2_s0 (
    .Q(ff_address_even[2]),
    .D(n87),
    .CLK(clk42m) 
);
  DFF ff_address_even_1_s0 (
    .Q(ff_address_even[1]),
    .D(n88),
    .CLK(clk42m) 
);
  DFF ff_address_even_0_s0 (
    .Q(ff_address_even[0]),
    .D(n89),
    .CLK(clk42m) 
);
  DFFR ff_we_odd_s0 (
    .Q(ff_we_odd),
    .D(n80_6),
    .CLK(clk42m),
    .RESET(w_gain_7_5) 
);
  DFF ff_address_odd_8_s0 (
    .Q(ff_address_odd[8]),
    .D(n93),
    .CLK(clk42m) 
);
  DFF ff_address_odd_7_s0 (
    .Q(ff_address_odd[7]),
    .D(n94),
    .CLK(clk42m) 
);
  DFF ff_address_odd_6_s0 (
    .Q(ff_address_odd[6]),
    .D(n95),
    .CLK(clk42m) 
);
  DFF ff_address_odd_5_s0 (
    .Q(ff_address_odd[5]),
    .D(n96),
    .CLK(clk42m) 
);
  DFF ff_address_odd_4_s0 (
    .Q(ff_address_odd[4]),
    .D(n97),
    .CLK(clk42m) 
);
  DFF ff_address_odd_3_s0 (
    .Q(ff_address_odd[3]),
    .D(n98),
    .CLK(clk42m) 
);
  DFF ff_address_odd_2_s0 (
    .Q(ff_address_odd[2]),
    .D(n99),
    .CLK(clk42m) 
);
  DFF ff_address_odd_1_s0 (
    .Q(ff_address_odd[1]),
    .D(n100),
    .CLK(clk42m) 
);
  DFF ff_address_odd_0_s0 (
    .Q(ff_address_odd[0]),
    .D(n101),
    .CLK(clk42m) 
);
  DFF ff_rdata_r_7_s0 (
    .Q(w_pixel_r[7]),
    .D(n150_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_r_6_s0 (
    .Q(w_pixel_r[6]),
    .D(n151_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n152_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n153_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n154_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n155_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n156_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n157_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_g_7_s0 (
    .Q(w_pixel_g[7]),
    .D(n158_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_g_6_s0 (
    .Q(w_pixel_g[6]),
    .D(n159_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n160_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n161_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n162_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n163_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n164_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n165_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_b_7_s0 (
    .Q(w_pixel_b[7]),
    .D(n166_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_b_6_s0 (
    .Q(w_pixel_b[6]),
    .D(n167_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n168_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n169_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n170_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n171_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n172_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n173_3),
    .CLK(clk42m) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(clk42m) 
);
  INV n80_s3 (
    .O(n80_6),
    .I(w_h_count[10]) 
);
  vdp_video_ram_line_buffer u_buf_even (
    .clk42m(clk42m),
    .n89(n89),
    .n88(n88),
    .n87(n87),
    .n86(n86),
    .n85(n85),
    .n84(n84),
    .n83(n83),
    .n82(n82),
    .n81(n81),
    .ff_we_even(ff_we_even),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_even(ff_address_even[8:0]),
    .out_e(out_e[23:0])
);
  vdp_video_ram_line_buffer_0 u_buf_odd (
    .clk42m(clk42m),
    .n101(n101),
    .n100(n100),
    .n99(n99),
    .n98(n98),
    .n97(n97),
    .n96(n96),
    .n95(n95),
    .n94(n94),
    .n93(n93),
    .ff_we_odd(ff_we_odd),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_odd(ff_address_odd[8:0]),
    .out_o(out_o[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_double_buffer */
module vdp_video_out_bilinear (
  clk42m,
  ff_tap1_r,
  ff_coeff1,
  ff_tap0_r,
  w_bilinear_r
)
;
input clk42m;
input [7:0] ff_tap1_r;
input [7:0] ff_coeff1;
input [7:0] ff_tap0_r;
output [7:0] w_bilinear_r;
wire n84_4;
wire n83_7;
wire n82_7;
wire n81_7;
wire n80_7;
wire n79_7;
wire n78_7;
wire n77_7;
wire n76_7;
wire n32_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [7:0] ff_tap1_delay;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT2 n84_s1 (
    .F(n84_4),
    .I0(w_add[10]),
    .I1(w_add[9]) 
);
defparam n84_s1.INIT=4'h4;
  LUT2 n83_s2 (
    .F(n83_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n83_s2.INIT=4'h4;
  LUT2 n82_s2 (
    .F(n82_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n82_s2.INIT=4'h4;
  LUT2 n81_s2 (
    .F(n81_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n81_s2.INIT=4'h4;
  LUT2 n80_s2 (
    .F(n80_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n80_s2.INIT=4'h4;
  LUT2 n79_s2 (
    .F(n79_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n79_s2.INIT=4'h4;
  LUT2 n78_s2 (
    .F(n78_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n78_s2.INIT=4'h4;
  LUT2 n77_s2 (
    .F(n77_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n77_s2.INIT=4'h4;
  LUT2 n76_s2 (
    .F(n76_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n76_s2.INIT=4'h4;
  DFF ff_tap1_delay_6_s0 (
    .Q(ff_tap1_delay[6]),
    .D(ff_tap1_r[6]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_5_s0 (
    .Q(ff_tap1_delay[5]),
    .D(ff_tap1_r[5]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_4_s0 (
    .Q(ff_tap1_delay[4]),
    .D(ff_tap1_r[4]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_3_s0 (
    .Q(ff_tap1_delay[3]),
    .D(ff_tap1_r[3]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_2_s0 (
    .Q(ff_tap1_delay[2]),
    .D(ff_tap1_r[2]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_1_s0 (
    .Q(ff_tap1_delay[1]),
    .D(ff_tap1_r[1]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_0_s0 (
    .Q(ff_tap1_delay[0]),
    .D(ff_tap1_r[0]),
    .CLK(clk42m) 
);
  DFFS ff_out_7_s0 (
    .Q(w_bilinear_r[7]),
    .D(n76_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_6_s0 (
    .Q(w_bilinear_r[6]),
    .D(n77_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_5_s0 (
    .Q(w_bilinear_r[5]),
    .D(n78_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_4_s0 (
    .Q(w_bilinear_r[4]),
    .D(n79_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_3_s0 (
    .Q(w_bilinear_r[3]),
    .D(n80_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_2_s0 (
    .Q(w_bilinear_r[2]),
    .D(n81_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_1_s0 (
    .Q(w_bilinear_r[1]),
    .D(n82_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_0_s0 (
    .Q(w_bilinear_r[0]),
    .D(n83_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFF ff_tap1_delay_7_s0 (
    .Q(ff_tap1_delay[7]),
    .D(ff_tap1_r[7]),
    .CLK(clk42m) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n32_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n32_s3 (
    .DOUT({w_sub[7:0],n32_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,ff_tap0_r[7:0]}),
    .B({GND,ff_tap1_r[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam n32_s3.ADD_SUB=1'b1;
defparam n32_s3.AREG=1'b0;
defparam n32_s3.BREG=1'b0;
defparam n32_s3.BSEL_MODE=1'b0;
defparam n32_s3.PADD_RESET_MODE="SYNC";
defparam n32_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear */
module vdp_video_out_bilinear_0 (
  clk42m,
  ff_tap1_g,
  ff_coeff1,
  ff_tap0_g,
  w_bilinear_g
)
;
input clk42m;
input [7:0] ff_tap1_g;
input [7:0] ff_coeff1;
input [7:0] ff_tap0_g;
output [7:0] w_bilinear_g;
wire n84_4;
wire n83_7;
wire n82_7;
wire n81_7;
wire n80_7;
wire n79_7;
wire n78_7;
wire n77_7;
wire n76_7;
wire n32_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [7:0] ff_tap1_delay;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT2 n84_s1 (
    .F(n84_4),
    .I0(w_add[10]),
    .I1(w_add[9]) 
);
defparam n84_s1.INIT=4'h4;
  LUT2 n83_s2 (
    .F(n83_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n83_s2.INIT=4'h4;
  LUT2 n82_s2 (
    .F(n82_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n82_s2.INIT=4'h4;
  LUT2 n81_s2 (
    .F(n81_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n81_s2.INIT=4'h4;
  LUT2 n80_s2 (
    .F(n80_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n80_s2.INIT=4'h4;
  LUT2 n79_s2 (
    .F(n79_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n79_s2.INIT=4'h4;
  LUT2 n78_s2 (
    .F(n78_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n78_s2.INIT=4'h4;
  LUT2 n77_s2 (
    .F(n77_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n77_s2.INIT=4'h4;
  LUT2 n76_s2 (
    .F(n76_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n76_s2.INIT=4'h4;
  DFF ff_tap1_delay_6_s0 (
    .Q(ff_tap1_delay[6]),
    .D(ff_tap1_g[6]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_5_s0 (
    .Q(ff_tap1_delay[5]),
    .D(ff_tap1_g[5]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_4_s0 (
    .Q(ff_tap1_delay[4]),
    .D(ff_tap1_g[4]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_3_s0 (
    .Q(ff_tap1_delay[3]),
    .D(ff_tap1_g[3]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_2_s0 (
    .Q(ff_tap1_delay[2]),
    .D(ff_tap1_g[2]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_1_s0 (
    .Q(ff_tap1_delay[1]),
    .D(ff_tap1_g[1]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_0_s0 (
    .Q(ff_tap1_delay[0]),
    .D(ff_tap1_g[0]),
    .CLK(clk42m) 
);
  DFFS ff_out_7_s0 (
    .Q(w_bilinear_g[7]),
    .D(n76_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_6_s0 (
    .Q(w_bilinear_g[6]),
    .D(n77_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_5_s0 (
    .Q(w_bilinear_g[5]),
    .D(n78_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_4_s0 (
    .Q(w_bilinear_g[4]),
    .D(n79_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_3_s0 (
    .Q(w_bilinear_g[3]),
    .D(n80_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_2_s0 (
    .Q(w_bilinear_g[2]),
    .D(n81_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_1_s0 (
    .Q(w_bilinear_g[1]),
    .D(n82_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_0_s0 (
    .Q(w_bilinear_g[0]),
    .D(n83_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFF ff_tap1_delay_7_s0 (
    .Q(ff_tap1_delay[7]),
    .D(ff_tap1_g[7]),
    .CLK(clk42m) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n32_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n32_s3 (
    .DOUT({w_sub[7:0],n32_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,ff_tap0_g[7:0]}),
    .B({GND,ff_tap1_g[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam n32_s3.ADD_SUB=1'b1;
defparam n32_s3.AREG=1'b0;
defparam n32_s3.BREG=1'b0;
defparam n32_s3.BSEL_MODE=1'b0;
defparam n32_s3.PADD_RESET_MODE="SYNC";
defparam n32_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_0 */
module vdp_video_out_bilinear_1 (
  clk42m,
  ff_tap1_b,
  ff_coeff1,
  ff_tap0_b,
  w_bilinear_b
)
;
input clk42m;
input [7:0] ff_tap1_b;
input [7:0] ff_coeff1;
input [7:0] ff_tap0_b;
output [7:0] w_bilinear_b;
wire n84_4;
wire n83_7;
wire n82_7;
wire n81_7;
wire n80_7;
wire n79_7;
wire n78_7;
wire n77_7;
wire n76_7;
wire n32_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [7:0] ff_tap1_delay;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT2 n84_s1 (
    .F(n84_4),
    .I0(w_add[10]),
    .I1(w_add[9]) 
);
defparam n84_s1.INIT=4'h4;
  LUT2 n83_s2 (
    .F(n83_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n83_s2.INIT=4'h4;
  LUT2 n82_s2 (
    .F(n82_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n82_s2.INIT=4'h4;
  LUT2 n81_s2 (
    .F(n81_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n81_s2.INIT=4'h4;
  LUT2 n80_s2 (
    .F(n80_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n80_s2.INIT=4'h4;
  LUT2 n79_s2 (
    .F(n79_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n79_s2.INIT=4'h4;
  LUT2 n78_s2 (
    .F(n78_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n78_s2.INIT=4'h4;
  LUT2 n77_s2 (
    .F(n77_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n77_s2.INIT=4'h4;
  LUT2 n76_s2 (
    .F(n76_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n76_s2.INIT=4'h4;
  DFF ff_tap1_delay_6_s0 (
    .Q(ff_tap1_delay[6]),
    .D(ff_tap1_b[6]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_5_s0 (
    .Q(ff_tap1_delay[5]),
    .D(ff_tap1_b[5]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_4_s0 (
    .Q(ff_tap1_delay[4]),
    .D(ff_tap1_b[4]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_3_s0 (
    .Q(ff_tap1_delay[3]),
    .D(ff_tap1_b[3]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_2_s0 (
    .Q(ff_tap1_delay[2]),
    .D(ff_tap1_b[2]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_1_s0 (
    .Q(ff_tap1_delay[1]),
    .D(ff_tap1_b[1]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_0_s0 (
    .Q(ff_tap1_delay[0]),
    .D(ff_tap1_b[0]),
    .CLK(clk42m) 
);
  DFFS ff_out_7_s0 (
    .Q(w_bilinear_b[7]),
    .D(n76_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_6_s0 (
    .Q(w_bilinear_b[6]),
    .D(n77_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_5_s0 (
    .Q(w_bilinear_b[5]),
    .D(n78_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_4_s0 (
    .Q(w_bilinear_b[4]),
    .D(n79_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_3_s0 (
    .Q(w_bilinear_b[3]),
    .D(n80_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_2_s0 (
    .Q(w_bilinear_b[2]),
    .D(n81_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_1_s0 (
    .Q(w_bilinear_b[1]),
    .D(n82_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_0_s0 (
    .Q(w_bilinear_b[0]),
    .D(n83_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFF ff_tap1_delay_7_s0 (
    .Q(ff_tap1_delay[7]),
    .D(ff_tap1_b[7]),
    .CLK(clk42m) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n32_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n32_s3 (
    .DOUT({w_sub[7:0],n32_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,ff_tap0_b[7:0]}),
    .B({GND,ff_tap1_b[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam n32_s3.ADD_SUB=1'b1;
defparam n32_s3.AREG=1'b0;
defparam n32_s3.BREG=1'b0;
defparam n32_s3.BSEL_MODE=1'b0;
defparam n32_s3.PADD_RESET_MODE="SYNC";
defparam n32_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_1 */
module vdp_video_out (
  clk42m,
  n36_6,
  w_h_count_end_11,
  slot_reset_n_d,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  n196_10,
  n106_8,
  w_h_count,
  w_v_count,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_vs_end_6,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk42m;
input n36_6;
input w_h_count_end_11;
input slot_reset_n_d;
input w_h_count_end;
input w_h_count_end_13;
input w_h_count_end_14;
input n196_10;
input n106_8;
input [10:0] w_h_count;
input [9:0] w_v_count;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
output w_video_vs;
output w_video_hs;
output w_video_de;
output w_vs_end_6;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_active_start;
wire w_hs_end;
wire w_vs_end;
wire n795_4;
wire n821_4;
wire ff_h_en_8;
wire ff_v_en_6;
wire ff_vs_5;
wire ff_hs_6;
wire n38_7;
wire w_active_start_7;
wire w_active_start_8;
wire w_active_start_9;
wire w_hs_end_9;
wire w_hs_end_10;
wire w_vs_end_7;
wire ff_h_en_9;
wire ff_h_en_10;
wire ff_v_en_8;
wire ff_vs_6;
wire ff_v_en_9;
wire ff_v_en_11;
wire n58_9;
wire n821_7;
wire ff_v_en;
wire ff_active;
wire ff_h_en;
wire n118_1;
wire n118_2;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_0_COUT;
wire w_scanline_gain_0_2;
wire w_scanline_gain_0_3;
wire w_scanline_gain_1_2;
wire w_scanline_gain_1_3;
wire w_scanline_gain_2_2;
wire w_scanline_gain_2_3;
wire w_scanline_gain_3_2;
wire w_scanline_gain_3_3;
wire w_scanline_gain_4_2;
wire w_scanline_gain_4_3;
wire w_scanline_gain_5_2;
wire w_scanline_gain_5_3;
wire w_scanline_gain_6_2;
wire w_scanline_gain_6_3;
wire w_scanline_gain_7_2;
wire w_scanline_gain_8_6;
wire w_scanline_gain_0_5;
wire w_scanline_gain_1_5;
wire w_scanline_gain_2_5;
wire w_scanline_gain_3_5;
wire w_scanline_gain_4_5;
wire w_scanline_gain_5_5;
wire w_scanline_gain_6_5;
wire w_scanline_gain_7_5;
wire w_gain_7_5;
wire n119_6;
wire [8:0] ff_x_position_r;
wire [7:0] ff_coeff1;
wire [7:0] ff_gain;
wire [7:0] ff_tap1_b;
wire [7:0] ff_tap1_g;
wire [7:0] ff_tap1_r;
wire [7:0] ff_tap0_b;
wire [7:0] ff_tap0_g;
wire [7:0] ff_tap0_r;
wire [7:0] ff_display_r;
wire [7:0] ff_display_g;
wire [7:0] ff_display_b;
wire [7:0] ff_coeff;
wire [9:0] w_scanline_gain;
wire [7:0] w_pixel_r;
wire [7:0] w_pixel_g;
wire [7:0] w_pixel_b;
wire [7:0] w_bilinear_r;
wire [7:0] w_bilinear_g;
wire [7:0] w_bilinear_b;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT4 w_active_start_s3 (
    .F(w_active_start),
    .I0(w_h_count[2]),
    .I1(w_active_start_7),
    .I2(w_active_start_8),
    .I3(w_active_start_9) 
);
defparam w_active_start_s3.INIT=16'h8000;
  LUT4 w_hs_end_s5 (
    .F(w_hs_end),
    .I0(w_h_count[2]),
    .I1(w_h_count_end_11),
    .I2(w_hs_end_9),
    .I3(w_hs_end_10) 
);
defparam w_hs_end_s5.INIT=16'h4000;
  LUT3 w_vs_end_s2 (
    .F(w_vs_end),
    .I0(w_v_count[0]),
    .I1(w_vs_end_6),
    .I2(w_vs_end_7) 
);
defparam w_vs_end_s2.INIT=8'h80;
  LUT2 n795_s1 (
    .F(n795_4),
    .I0(w_active_start),
    .I1(slot_reset_n_d) 
);
defparam n795_s1.INIT=4'hB;
  LUT4 n821_s1 (
    .F(n821_4),
    .I0(w_h_count[10]),
    .I1(w_active_start_8),
    .I2(n821_7),
    .I3(slot_reset_n_d) 
);
defparam n821_s1.INIT=16'h80FF;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_en),
    .I1(ff_v_en) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT3 ff_h_en_s3 (
    .F(ff_h_en_8),
    .I0(ff_h_en_9),
    .I1(ff_h_en_10),
    .I2(n38_7) 
);
defparam ff_h_en_s3.INIT=8'h8F;
  LUT4 ff_v_en_s2 (
    .F(ff_v_en_6),
    .I0(ff_v_en_11),
    .I1(w_vs_end_7),
    .I2(w_h_count_end),
    .I3(ff_v_en_8) 
);
defparam ff_v_en_s2.INIT=16'hE000;
  LUT4 ff_vs_s2 (
    .F(ff_vs_5),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(w_vs_end_7),
    .I3(ff_vs_6) 
);
defparam ff_vs_s2.INIT=16'h8000;
  LUT2 ff_hs_s3 (
    .F(ff_hs_6),
    .I0(w_h_count_end),
    .I1(w_hs_end) 
);
defparam ff_hs_s3.INIT=4'hE;
  LUT4 n38_s2 (
    .F(n38_7),
    .I0(w_h_count[5]),
    .I1(w_h_count[8]),
    .I2(w_h_count_end_13),
    .I3(ff_h_en_9) 
);
defparam n38_s2.INIT=16'hEFFF;
  LUT4 w_active_start_s4 (
    .F(w_active_start_7),
    .I0(w_h_count[7]),
    .I1(w_h_count[9]),
    .I2(w_h_count[10]),
    .I3(w_h_count[6]) 
);
defparam w_active_start_s4.INIT=16'h0100;
  LUT4 w_active_start_s5 (
    .F(w_active_start_8),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(w_h_count[8]),
    .I3(w_h_count[5]) 
);
defparam w_active_start_s5.INIT=16'h0100;
  LUT2 w_active_start_s6 (
    .F(w_active_start_9),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam w_active_start_s6.INIT=4'h1;
  LUT3 w_hs_end_s6 (
    .F(w_hs_end_9),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[9]) 
);
defparam w_hs_end_s6.INIT=8'h01;
  LUT3 w_hs_end_s7 (
    .F(w_hs_end_10),
    .I0(w_h_count[10]),
    .I1(w_h_count[3]),
    .I2(w_h_count_end_14) 
);
defparam w_hs_end_s7.INIT=8'h40;
  LUT4 w_vs_end_s3 (
    .F(w_vs_end_6),
    .I0(w_v_count[1]),
    .I1(w_v_count[2]),
    .I2(w_v_count[4]),
    .I3(w_v_count[3]) 
);
defparam w_vs_end_s3.INIT=16'h0100;
  LUT4 w_vs_end_s4 (
    .F(w_vs_end_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(n196_10) 
);
defparam w_vs_end_s4.INIT=16'h0100;
  LUT4 ff_h_en_s4 (
    .F(ff_h_en_9),
    .I0(w_h_count[4]),
    .I1(w_h_count[3]),
    .I2(w_h_count[2]),
    .I3(w_active_start_9) 
);
defparam ff_h_en_s4.INIT=16'h4000;
  LUT4 ff_h_en_s5 (
    .F(ff_h_en_10),
    .I0(w_h_count[10]),
    .I1(w_h_count[8]),
    .I2(w_h_count[5]),
    .I3(w_hs_end_9) 
);
defparam ff_h_en_s5.INIT=16'h4000;
  LUT2 ff_v_en_s4 (
    .F(ff_v_en_8),
    .I0(w_v_count[0]),
    .I1(ff_v_en_9) 
);
defparam ff_v_en_s4.INIT=4'h4;
  LUT4 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(w_v_count[2]),
    .I1(w_v_count[4]),
    .I2(w_v_count[1]),
    .I3(w_v_count[3]) 
);
defparam ff_vs_s3.INIT=16'h0110;
  LUT4 ff_v_en_s5 (
    .F(ff_v_en_9),
    .I0(w_v_count[1]),
    .I1(w_v_count[2]),
    .I2(w_v_count[3]),
    .I3(w_v_count[4]) 
);
defparam ff_v_en_s5.INIT=16'h8000;
  LUT4 ff_v_en_s6 (
    .F(ff_v_en_11),
    .I0(w_v_count[9]),
    .I1(w_v_count[8]),
    .I2(w_v_count[7]),
    .I3(n106_8) 
);
defparam ff_v_en_s6.INIT=16'h4000;
  LUT3 n58_s3 (
    .F(n58_9),
    .I0(ff_v_en_11),
    .I1(w_v_count[0]),
    .I2(ff_v_en_9) 
);
defparam n58_s3.INIT=8'hDF;
  LUT4 n821_s3 (
    .F(n821_7),
    .I0(w_h_count[2]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_hs_end_9) 
);
defparam n821_s3.INIT=16'h0100;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(ff_display_r[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(ff_display_r[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(ff_display_r[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(ff_display_r[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(ff_display_r[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(ff_display_r[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(ff_display_r[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(ff_display_r[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(ff_display_g[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(ff_display_g[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(ff_display_g[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(ff_display_g[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(ff_display_g[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(ff_display_g[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(ff_display_g[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(ff_display_g[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(ff_display_b[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(ff_display_b[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(ff_display_b[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(ff_display_b[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(ff_display_b[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(ff_display_b[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(ff_display_b[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(ff_display_b[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  DFFCE ff_v_en_s0 (
    .Q(ff_v_en),
    .D(n58_9),
    .CLK(clk42m),
    .CE(ff_v_en_6),
    .CLEAR(n36_6) 
);
  DFFPE ff_vs_s0 (
    .Q(w_video_vs),
    .D(w_vs_end),
    .CLK(clk42m),
    .CE(ff_vs_5),
    .PRESET(n36_6) 
);
  DFFRE ff_x_position_r_8_s0 (
    .Q(ff_x_position_r[8]),
    .D(n111_1),
    .CLK(clk42m),
    .CE(ff_active),
    .RESET(n795_4) 
);
  DFFRE ff_x_position_r_7_s0 (
    .Q(ff_x_position_r[7]),
    .D(n112_1),
    .CLK(clk42m),
    .CE(ff_active),
    .RESET(n795_4) 
);
  DFFRE ff_x_position_r_6_s0 (
    .Q(ff_x_position_r[6]),
    .D(n113_1),
    .CLK(clk42m),
    .CE(ff_active),
    .RESET(n795_4) 
);
  DFFRE ff_x_position_r_5_s0 (
    .Q(ff_x_position_r[5]),
    .D(n114_1),
    .CLK(clk42m),
    .CE(ff_active),
    .RESET(n795_4) 
);
  DFFRE ff_x_position_r_4_s0 (
    .Q(ff_x_position_r[4]),
    .D(n115_1),
    .CLK(clk42m),
    .CE(ff_active),
    .RESET(n795_4) 
);
  DFFRE ff_x_position_r_3_s0 (
    .Q(ff_x_position_r[3]),
    .D(n116_1),
    .CLK(clk42m),
    .CE(ff_active),
    .RESET(n795_4) 
);
  DFFRE ff_x_position_r_2_s0 (
    .Q(ff_x_position_r[2]),
    .D(n117_1),
    .CLK(clk42m),
    .CE(ff_active),
    .RESET(n795_4) 
);
  DFFRE ff_x_position_r_1_s0 (
    .Q(ff_x_position_r[1]),
    .D(n118_1),
    .CLK(clk42m),
    .CE(ff_active),
    .RESET(n795_4) 
);
  DFFRE ff_x_position_r_0_s0 (
    .Q(ff_x_position_r[0]),
    .D(n119_6),
    .CLK(clk42m),
    .CE(ff_active),
    .RESET(n795_4) 
);
  DFF ff_coeff1_7_s0 (
    .Q(ff_coeff1[7]),
    .D(ff_coeff[7]),
    .CLK(clk42m) 
);
  DFF ff_coeff1_6_s0 (
    .Q(ff_coeff1[6]),
    .D(ff_coeff[6]),
    .CLK(clk42m) 
);
  DFF ff_coeff1_5_s0 (
    .Q(ff_coeff1[5]),
    .D(ff_coeff[5]),
    .CLK(clk42m) 
);
  DFF ff_coeff1_4_s0 (
    .Q(ff_coeff1[4]),
    .D(ff_coeff[4]),
    .CLK(clk42m) 
);
  DFF ff_coeff1_3_s0 (
    .Q(ff_coeff1[3]),
    .D(ff_coeff[3]),
    .CLK(clk42m) 
);
  DFF ff_coeff1_2_s0 (
    .Q(ff_coeff1[2]),
    .D(ff_coeff[2]),
    .CLK(clk42m) 
);
  DFF ff_coeff1_1_s0 (
    .Q(ff_coeff1[1]),
    .D(ff_coeff[1]),
    .CLK(clk42m) 
);
  DFF ff_coeff1_0_s0 (
    .Q(ff_coeff1[0]),
    .D(ff_coeff[0]),
    .CLK(clk42m) 
);
  DFF ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(w_gain_7_5),
    .CLK(clk42m) 
);
  DFFR ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_scanline_gain[9]),
    .CLK(clk42m),
    .RESET(w_gain_7_5) 
);
  DFFR ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_scanline_gain[8]),
    .CLK(clk42m),
    .RESET(w_gain_7_5) 
);
  DFFR ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_scanline_gain[7]),
    .CLK(clk42m),
    .RESET(w_gain_7_5) 
);
  DFFR ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_scanline_gain[6]),
    .CLK(clk42m),
    .RESET(w_gain_7_5) 
);
  DFFR ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_scanline_gain[5]),
    .CLK(clk42m),
    .RESET(w_gain_7_5) 
);
  DFFR ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_scanline_gain[4]),
    .CLK(clk42m),
    .RESET(w_gain_7_5) 
);
  DFFR ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_scanline_gain[3]),
    .CLK(clk42m),
    .RESET(w_gain_7_5) 
);
  DFFRE ff_active_s0 (
    .Q(ff_active),
    .D(VCC),
    .CLK(clk42m),
    .CE(w_active_start),
    .RESET(n821_4) 
);
  DFFCE ff_h_en_s1 (
    .Q(ff_h_en),
    .D(n38_7),
    .CLK(clk42m),
    .CE(ff_h_en_8),
    .CLEAR(n36_6) 
);
defparam ff_h_en_s1.INIT=1'b0;
  DFFPE ff_hs_s1 (
    .Q(w_video_hs),
    .D(w_hs_end),
    .CLK(clk42m),
    .CE(ff_hs_6),
    .PRESET(n36_6) 
);
defparam ff_hs_s1.INIT=1'b1;
  DFF ff_tap1_b_0_s2 (
    .Q(ff_tap1_b[0]),
    .D(ff_tap0_b[0]),
    .CLK(clk42m) 
);
  DFF ff_tap1_b_1_s2 (
    .Q(ff_tap1_b[1]),
    .D(ff_tap0_b[1]),
    .CLK(clk42m) 
);
  DFF ff_tap1_b_2_s2 (
    .Q(ff_tap1_b[2]),
    .D(ff_tap0_b[2]),
    .CLK(clk42m) 
);
  DFF ff_tap1_b_3_s2 (
    .Q(ff_tap1_b[3]),
    .D(ff_tap0_b[3]),
    .CLK(clk42m) 
);
  DFF ff_tap1_b_4_s2 (
    .Q(ff_tap1_b[4]),
    .D(ff_tap0_b[4]),
    .CLK(clk42m) 
);
  DFF ff_tap1_b_5_s2 (
    .Q(ff_tap1_b[5]),
    .D(ff_tap0_b[5]),
    .CLK(clk42m) 
);
  DFF ff_tap1_b_6_s2 (
    .Q(ff_tap1_b[6]),
    .D(ff_tap0_b[6]),
    .CLK(clk42m) 
);
  DFF ff_tap1_b_7_s2 (
    .Q(ff_tap1_b[7]),
    .D(ff_tap0_b[7]),
    .CLK(clk42m) 
);
  DFF ff_tap1_g_0_s2 (
    .Q(ff_tap1_g[0]),
    .D(ff_tap0_g[0]),
    .CLK(clk42m) 
);
  DFF ff_tap1_g_1_s2 (
    .Q(ff_tap1_g[1]),
    .D(ff_tap0_g[1]),
    .CLK(clk42m) 
);
  DFF ff_tap1_g_2_s2 (
    .Q(ff_tap1_g[2]),
    .D(ff_tap0_g[2]),
    .CLK(clk42m) 
);
  DFF ff_tap1_g_3_s2 (
    .Q(ff_tap1_g[3]),
    .D(ff_tap0_g[3]),
    .CLK(clk42m) 
);
  DFF ff_tap1_g_4_s2 (
    .Q(ff_tap1_g[4]),
    .D(ff_tap0_g[4]),
    .CLK(clk42m) 
);
  DFF ff_tap1_g_5_s2 (
    .Q(ff_tap1_g[5]),
    .D(ff_tap0_g[5]),
    .CLK(clk42m) 
);
  DFF ff_tap1_g_6_s2 (
    .Q(ff_tap1_g[6]),
    .D(ff_tap0_g[6]),
    .CLK(clk42m) 
);
  DFF ff_tap1_g_7_s2 (
    .Q(ff_tap1_g[7]),
    .D(ff_tap0_g[7]),
    .CLK(clk42m) 
);
  DFF ff_tap1_r_0_s2 (
    .Q(ff_tap1_r[0]),
    .D(ff_tap0_r[0]),
    .CLK(clk42m) 
);
  DFF ff_tap1_r_1_s2 (
    .Q(ff_tap1_r[1]),
    .D(ff_tap0_r[1]),
    .CLK(clk42m) 
);
  DFF ff_tap1_r_2_s2 (
    .Q(ff_tap1_r[2]),
    .D(ff_tap0_r[2]),
    .CLK(clk42m) 
);
  DFF ff_tap1_r_3_s2 (
    .Q(ff_tap1_r[3]),
    .D(ff_tap0_r[3]),
    .CLK(clk42m) 
);
  DFF ff_tap1_r_4_s2 (
    .Q(ff_tap1_r[4]),
    .D(ff_tap0_r[4]),
    .CLK(clk42m) 
);
  DFF ff_tap1_r_5_s2 (
    .Q(ff_tap1_r[5]),
    .D(ff_tap0_r[5]),
    .CLK(clk42m) 
);
  DFF ff_tap1_r_6_s2 (
    .Q(ff_tap1_r[6]),
    .D(ff_tap0_r[6]),
    .CLK(clk42m) 
);
  DFF ff_tap1_r_7_s2 (
    .Q(ff_tap1_r[7]),
    .D(ff_tap0_r[7]),
    .CLK(clk42m) 
);
  DFF ff_tap0_b_0_s2 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk42m) 
);
  DFF ff_tap0_b_1_s2 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk42m) 
);
  DFF ff_tap0_b_2_s2 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk42m) 
);
  DFF ff_tap0_b_3_s2 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk42m) 
);
  DFF ff_tap0_b_4_s2 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk42m) 
);
  DFF ff_tap0_b_5_s2 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk42m) 
);
  DFF ff_tap0_b_6_s2 (
    .Q(ff_tap0_b[6]),
    .D(w_pixel_b[6]),
    .CLK(clk42m) 
);
  DFF ff_tap0_b_7_s2 (
    .Q(ff_tap0_b[7]),
    .D(w_pixel_b[7]),
    .CLK(clk42m) 
);
  DFF ff_tap0_g_0_s2 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk42m) 
);
  DFF ff_tap0_g_1_s2 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk42m) 
);
  DFF ff_tap0_g_2_s2 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk42m) 
);
  DFF ff_tap0_g_3_s2 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk42m) 
);
  DFF ff_tap0_g_4_s2 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk42m) 
);
  DFF ff_tap0_g_5_s2 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk42m) 
);
  DFF ff_tap0_g_6_s2 (
    .Q(ff_tap0_g[6]),
    .D(w_pixel_g[6]),
    .CLK(clk42m) 
);
  DFF ff_tap0_g_7_s2 (
    .Q(ff_tap0_g[7]),
    .D(w_pixel_g[7]),
    .CLK(clk42m) 
);
  DFF ff_tap0_r_0_s2 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk42m) 
);
  DFF ff_tap0_r_1_s2 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk42m) 
);
  DFF ff_tap0_r_2_s2 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk42m) 
);
  DFF ff_tap0_r_3_s2 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk42m) 
);
  DFF ff_tap0_r_4_s2 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk42m) 
);
  DFF ff_tap0_r_5_s2 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk42m) 
);
  DFF ff_tap0_r_6_s2 (
    .Q(ff_tap0_r[6]),
    .D(w_pixel_r[6]),
    .CLK(clk42m) 
);
  DFF ff_tap0_r_7_s3 (
    .Q(ff_tap0_r[7]),
    .D(w_pixel_r[7]),
    .CLK(clk42m) 
);
  MULT9X9 w_display_r_15_s2 (
    .DOUT({DOUT[17:15],ff_display_r[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_bilinear_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_display_r_15_s2.AREG=1'b1;
defparam w_display_r_15_s2.ASIGN_REG=1'b0;
defparam w_display_r_15_s2.BREG=1'b0;
defparam w_display_r_15_s2.BSIGN_REG=1'b0;
defparam w_display_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_r_15_s2.OUT_REG=1'b1;
defparam w_display_r_15_s2.PIPE_REG=1'b0;
defparam w_display_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_g_15_s2 (
    .DOUT({DOUT_0[17:15],ff_display_g[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_bilinear_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_display_g_15_s2.AREG=1'b1;
defparam w_display_g_15_s2.ASIGN_REG=1'b0;
defparam w_display_g_15_s2.BREG=1'b0;
defparam w_display_g_15_s2.BSIGN_REG=1'b0;
defparam w_display_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_g_15_s2.OUT_REG=1'b1;
defparam w_display_g_15_s2.PIPE_REG=1'b0;
defparam w_display_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_b_15_s2 (
    .DOUT({DOUT_1[17:15],ff_display_b[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_bilinear_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_display_b_15_s2.AREG=1'b1;
defparam w_display_b_15_s2.ASIGN_REG=1'b0;
defparam w_display_b_15_s2.BREG=1'b0;
defparam w_display_b_15_s2.BSIGN_REG=1'b0;
defparam w_display_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_b_15_s2.OUT_REG=1'b1;
defparam w_display_b_15_s2.PIPE_REG=1'b0;
defparam w_display_b_15_s2.SOA_REG=1'b0;
  MULT9X9 w_normalized_numerator_15_s3 (
    .DOUT({DOUT_2[17:15],ff_coeff[7:0],DOUT_2[6:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,VCC,GND,VCC,GND,GND,VCC}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(n36_6) 
);
defparam w_normalized_numerator_15_s3.AREG=1'b0;
defparam w_normalized_numerator_15_s3.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.BREG=1'b0;
defparam w_normalized_numerator_15_s3.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.MULT_RESET_MODE="SYNC";
defparam w_normalized_numerator_15_s3.OUT_REG=1'b1;
defparam w_normalized_numerator_15_s3.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s3.SOA_REG=1'b0;
  ALU n118_s (
    .SUM(n118_1),
    .COUT(n118_2),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n118_s.ALU_MODE=0;
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(ff_x_position_r[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n118_2) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(ff_x_position_r[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(ff_x_position_r[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(ff_x_position_r[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(ff_x_position_r[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(ff_x_position_r[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_0_COUT),
    .I0(ff_x_position_r[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s (
    .SUM(w_scanline_gain_0_2),
    .COUT(w_scanline_gain_0_3),
    .I0(w_bilinear_r[0]),
    .I1(w_bilinear_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s.ALU_MODE=0;
  ALU w_scanline_gain_1_s (
    .SUM(w_scanline_gain_1_2),
    .COUT(w_scanline_gain_1_3),
    .I0(w_bilinear_r[1]),
    .I1(w_bilinear_g[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_3) 
);
defparam w_scanline_gain_1_s.ALU_MODE=0;
  ALU w_scanline_gain_2_s (
    .SUM(w_scanline_gain_2_2),
    .COUT(w_scanline_gain_2_3),
    .I0(w_bilinear_r[2]),
    .I1(w_bilinear_g[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_3) 
);
defparam w_scanline_gain_2_s.ALU_MODE=0;
  ALU w_scanline_gain_3_s (
    .SUM(w_scanline_gain_3_2),
    .COUT(w_scanline_gain_3_3),
    .I0(w_bilinear_r[3]),
    .I1(w_bilinear_g[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_3) 
);
defparam w_scanline_gain_3_s.ALU_MODE=0;
  ALU w_scanline_gain_4_s (
    .SUM(w_scanline_gain_4_2),
    .COUT(w_scanline_gain_4_3),
    .I0(w_bilinear_r[4]),
    .I1(w_bilinear_g[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_3) 
);
defparam w_scanline_gain_4_s.ALU_MODE=0;
  ALU w_scanline_gain_5_s (
    .SUM(w_scanline_gain_5_2),
    .COUT(w_scanline_gain_5_3),
    .I0(w_bilinear_r[5]),
    .I1(w_bilinear_g[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_3) 
);
defparam w_scanline_gain_5_s.ALU_MODE=0;
  ALU w_scanline_gain_6_s (
    .SUM(w_scanline_gain_6_2),
    .COUT(w_scanline_gain_6_3),
    .I0(w_bilinear_r[6]),
    .I1(w_bilinear_g[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_3) 
);
defparam w_scanline_gain_6_s.ALU_MODE=0;
  ALU w_scanline_gain_7_s (
    .SUM(w_scanline_gain_7_2),
    .COUT(w_scanline_gain_8_6),
    .I0(w_bilinear_r[7]),
    .I1(w_bilinear_g[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_3) 
);
defparam w_scanline_gain_7_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s0 (
    .SUM(w_scanline_gain[0]),
    .COUT(w_scanline_gain_0_5),
    .I0(w_scanline_gain_0_2),
    .I1(w_bilinear_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s0.ALU_MODE=0;
  ALU w_scanline_gain_1_s0 (
    .SUM(w_scanline_gain[1]),
    .COUT(w_scanline_gain_1_5),
    .I0(w_scanline_gain_1_2),
    .I1(w_bilinear_b[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_5) 
);
defparam w_scanline_gain_1_s0.ALU_MODE=0;
  ALU w_scanline_gain_2_s0 (
    .SUM(w_scanline_gain[2]),
    .COUT(w_scanline_gain_2_5),
    .I0(w_scanline_gain_2_2),
    .I1(w_bilinear_b[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_5) 
);
defparam w_scanline_gain_2_s0.ALU_MODE=0;
  ALU w_scanline_gain_3_s0 (
    .SUM(w_scanline_gain[3]),
    .COUT(w_scanline_gain_3_5),
    .I0(w_scanline_gain_3_2),
    .I1(w_bilinear_b[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_5) 
);
defparam w_scanline_gain_3_s0.ALU_MODE=0;
  ALU w_scanline_gain_4_s0 (
    .SUM(w_scanline_gain[4]),
    .COUT(w_scanline_gain_4_5),
    .I0(w_scanline_gain_4_2),
    .I1(w_bilinear_b[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_5) 
);
defparam w_scanline_gain_4_s0.ALU_MODE=0;
  ALU w_scanline_gain_5_s0 (
    .SUM(w_scanline_gain[5]),
    .COUT(w_scanline_gain_5_5),
    .I0(w_scanline_gain_5_2),
    .I1(w_bilinear_b[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_5) 
);
defparam w_scanline_gain_5_s0.ALU_MODE=0;
  ALU w_scanline_gain_6_s0 (
    .SUM(w_scanline_gain[6]),
    .COUT(w_scanline_gain_6_5),
    .I0(w_scanline_gain_6_2),
    .I1(w_bilinear_b[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_5) 
);
defparam w_scanline_gain_6_s0.ALU_MODE=0;
  ALU w_scanline_gain_7_s0 (
    .SUM(w_scanline_gain[7]),
    .COUT(w_scanline_gain_7_5),
    .I0(w_scanline_gain_7_2),
    .I1(w_bilinear_b[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_5) 
);
defparam w_scanline_gain_7_s0.ALU_MODE=0;
  ALU w_scanline_gain_8_s0 (
    .SUM(w_scanline_gain[8]),
    .COUT(w_scanline_gain[9]),
    .I0(w_scanline_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_scanline_gain_7_5) 
);
defparam w_scanline_gain_8_s0.ALU_MODE=0;
  INV w_gain_7_s2 (
    .O(w_gain_7_5),
    .I(w_v_count[0]) 
);
  INV n119_s2 (
    .O(n119_6),
    .I(ff_x_position_r[0]) 
);
  vdp_video_double_buffer u_double_buffer (
    .clk42m(clk42m),
    .w_gain_7_5(w_gain_7_5),
    .ff_active(ff_active),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_v_count(w_v_count[0]),
    .w_h_count(w_h_count[10:1]),
    .ff_x_position_r(ff_x_position_r[8:0]),
    .w_pixel_r(w_pixel_r[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .w_pixel_b(w_pixel_b[7:0])
);
  vdp_video_out_bilinear u_bilinear_r (
    .clk42m(clk42m),
    .ff_tap1_r(ff_tap1_r[7:0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .ff_tap0_r(ff_tap0_r[7:0]),
    .w_bilinear_r(w_bilinear_r[7:0])
);
  vdp_video_out_bilinear_0 u_bilinear_g (
    .clk42m(clk42m),
    .ff_tap1_g(ff_tap1_g[7:0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .ff_tap0_g(ff_tap0_g[7:0]),
    .w_bilinear_g(w_bilinear_g[7:0])
);
  vdp_video_out_bilinear_1 u_bilinear_b (
    .clk42m(clk42m),
    .ff_tap1_b(ff_tap1_b[7:0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .ff_tap0_b(ff_tap0_b[7:0]),
    .w_bilinear_b(w_bilinear_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out */
module vdp (
  clk42m,
  n36_6,
  w_bus_write,
  w_bus_valid,
  n217_6,
  w_bus_ioreq,
  w_sdram_rdata_en,
  ff_sdr_ready,
  slot_reset_n_d,
  w_bus_wdata,
  w_bus_address_0,
  w_bus_address_1,
  w_bus_address_3,
  w_bus_address_6,
  w_bus_address_7,
  w_sdram_rdata,
  w_bus_vdp_rdata_en,
  n218_6,
  w_sdram_write,
  w_sdram_valid,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_sdram_address,
  w_sdram_wdata,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk42m;
input n36_6;
input w_bus_write;
input w_bus_valid;
input n217_6;
input w_bus_ioreq;
input w_sdram_rdata_en;
input ff_sdr_ready;
input slot_reset_n_d;
input [7:0] w_bus_wdata;
input w_bus_address_0;
input w_bus_address_1;
input w_bus_address_3;
input w_bus_address_6;
input w_bus_address_7;
input [31:0] w_sdram_rdata;
output w_bus_vdp_rdata_en;
output n218_6;
output w_sdram_write;
output w_sdram_valid;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [16:0] w_sdram_address;
output [7:0] w_sdram_wdata;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_cpu_vram_write;
wire reg_50hz_mode;
wire reg_interlace_mode;
wire reg_212lines_mode;
wire w_palette_valid;
wire ff_vram_valid_8;
wire ff_vram_valid_10;
wire w_h_count_end;
wire w_h_count_end_11;
wire w_h_count_end_13;
wire w_h_count_end_14;
wire n196_10;
wire n106_8;
wire w_t12_vram_valid;
wire n276_16;
wire w_g123m_vram_valid;
wire w_g4567_vram_valid;
wire w_cpu_vram_rdata_en;
wire n120_5;
wire n120_6;
wire n157_5;
wire w_even_address_9_7;
wire w_even_address_8_7;
wire w_even_address_7_7;
wire w_even_address_6_7;
wire w_even_address_9_8;
wire w_vs_end_6;
wire [7:0] w_cpu_vram_wdata;
wire [4:0] reg_screen_mode;
wire [16:10] reg_pattern_name_table_base;
wire [16:6] reg_color_table_base;
wire [16:11] reg_pattern_generator_table_base;
wire [7:0] reg_backdrop_color;
wire [7:0] reg_vertical_offset;
wire [2:0] w_palette_r;
wire [2:0] w_palette_g;
wire [2:0] w_palette_b;
wire [16:0] w_cpu_vram_address;
wire [3:0] w_palette_num;
wire [10:0] w_h_count;
wire [11:6] ff_half_count;
wire [5:0] w_screen_pos_x_Z;
wire [9:0] w_v_count;
wire [16:0] w_t12_vram_address;
wire [16:0] w_g123m_vram_address;
wire [3:0] w_g123m_display_color;
wire [16:2] w_g4567_vram_address;
wire [7:0] w_g4567_display_color;
wire [7:0] w_t12_vram_rdata;
wire [7:0] w_g123m_vram_rdata;
wire [31:0] w_g4567_vram_rdata;
wire [7:0] w_vdp_r;
wire [7:0] w_vdp_g;
wire [7:0] w_vdp_b;
wire [7:0] w_upscan_r;
wire [7:0] w_upscan_g;
wire [7:0] w_upscan_b;
wire VCC;
wire GND;
  vdp_cpu_interface u_cpu_interface (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .w_bus_write(w_bus_write),
    .w_bus_valid(w_bus_valid),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .n217_6(n217_6),
    .w_bus_ioreq(w_bus_ioreq),
    .w_g4567_vram_valid(w_g4567_vram_valid),
    .w_g123m_vram_valid(w_g123m_vram_valid),
    .w_t12_vram_valid(w_t12_vram_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address_0(w_bus_address_0),
    .w_bus_address_1(w_bus_address_1),
    .w_bus_address_3(w_bus_address_3),
    .w_bus_address_6(w_bus_address_6),
    .w_bus_address_7(w_bus_address_7),
    .w_h_count(w_h_count[2:0]),
    .w_cpu_vram_write(w_cpu_vram_write),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_212lines_mode(reg_212lines_mode),
    .w_palette_valid(w_palette_valid),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .n218_6(n218_6),
    .ff_vram_valid_8(ff_vram_valid_8),
    .ff_vram_valid_10(ff_vram_valid_10),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_palette_num(w_palette_num[3:0])
);
  vdp_timing_control u_timing_control (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .w_vs_end_6(w_vs_end_6),
    .n120_6(n120_6),
    .w_even_address_8_7(w_even_address_8_7),
    .w_even_address_9_8(w_even_address_9_8),
    .n120_5(n120_5),
    .w_even_address_6_7(w_even_address_6_7),
    .n157_5(n157_5),
    .w_even_address_7_7(w_even_address_7_7),
    .w_even_address_9_7(w_even_address_9_7),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .w_t12_vram_rdata(w_t12_vram_rdata[7:0]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .w_g123m_vram_rdata(w_g123m_vram_rdata[7:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .w_g4567_vram_rdata(w_g4567_vram_rdata[31:0]),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_11(w_h_count_end_11),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .n196_10(n196_10),
    .n106_8(n106_8),
    .w_t12_vram_valid(w_t12_vram_valid),
    .n276_16(n276_16),
    .w_g123m_vram_valid(w_g123m_vram_valid),
    .w_g4567_vram_valid(w_g4567_vram_valid),
    .w_h_count(w_h_count[10:0]),
    .ff_half_count(ff_half_count[11:6]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[5:0]),
    .w_v_count(w_v_count[9:0]),
    .w_t12_vram_address(w_t12_vram_address[16:0]),
    .w_g123m_vram_address(w_g123m_vram_address[16:0]),
    .w_g123m_display_color(w_g123m_display_color[3:0]),
    .w_g4567_vram_address(w_g4567_vram_address[16:2]),
    .w_g4567_display_color(w_g4567_display_color[7:0])
);
  vdp_vram_interface u_vram_interface (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .w_g4567_vram_valid(w_g4567_vram_valid),
    .w_t12_vram_valid(w_t12_vram_valid),
    .ff_sdr_ready(ff_sdr_ready),
    .w_g123m_vram_valid(w_g123m_vram_valid),
    .ff_vram_valid_10(ff_vram_valid_10),
    .ff_vram_valid_8(ff_vram_valid_8),
    .w_cpu_vram_write(w_cpu_vram_write),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_g4567_vram_address(w_g4567_vram_address[16:2]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_t12_vram_address(w_t12_vram_address[16:0]),
    .w_g123m_vram_address(w_g123m_vram_address[16:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_sdram_address(w_sdram_address[16:0]),
    .w_sdram_wdata(w_sdram_wdata[7:0]),
    .w_t12_vram_rdata(w_t12_vram_rdata[7:0]),
    .w_g123m_vram_rdata(w_g123m_vram_rdata[7:0]),
    .w_g4567_vram_rdata(w_g4567_vram_rdata[31:0])
);
  vdp_color_palette u_color_palette (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .w_palette_valid(w_palette_valid),
    .n276_16(n276_16),
    .w_palette_num(w_palette_num[3:0]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_g4567_display_color(w_g4567_display_color[7:0]),
    .w_g123m_display_color(w_g123m_display_color[3:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[2:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .n120_5(n120_5),
    .n120_6(n120_6),
    .n157_5(n157_5),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_b(w_vdp_b[7:0])
);
  vdp_upscan u_upscan (
    .clk42m(clk42m),
    .w_h_count(w_h_count[9:0]),
    .w_v_count(w_v_count[1]),
    .ff_half_count(ff_half_count[11:6]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[5:1]),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .w_even_address_9_7(w_even_address_9_7),
    .w_even_address_8_7(w_even_address_8_7),
    .w_even_address_7_7(w_even_address_7_7),
    .w_even_address_6_7(w_even_address_6_7),
    .w_even_address_9_8(w_even_address_9_8),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0])
);
  vdp_video_out u_video_out (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .w_h_count_end_11(w_h_count_end_11),
    .slot_reset_n_d(slot_reset_n_d),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .n196_10(n196_10),
    .n106_8(n106_8),
    .w_h_count(w_h_count[10:0]),
    .w_v_count(w_v_count[9:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_vs_end_6(w_vs_end_6),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
f6EsTDR9ASKuoaisDVljNDQZLeTZmbTi3FBYK81cXUKg/c+j8h5uoIqpXjBMtFju52aoEELZHscc
9BFxxu1kTomfdGhcG6Ovc2TvV5XNyBCYJ5BjkdHWKgWfoqXQakE818jCP/Sp8zBJUk86a1dg9c+l
M2fle0VioWxUU+cOiMIMEWOqXn7VWbLBfbn5zykkUBUzBQYHcjF5GrtMyrIHvttXnwBroJjvr4C5
JMqvB1KGS+BE/DTPXREW6xv1N3OfBALdH0W3xyhQMOV2WeFcSh8pjmpAHj2c1DTAHEEFgMP/wDff
URjsNY+zmyavYQ5p5MblFJvfxUpY+LioqngxTw==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59184)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
zSGgn1h/yKEl4Ynq6PdjSA/UMXpcPxgDXG2p4mo3m0uXXv/j3MIU7ZHJPvbK138D0xKLMGXtx8kh
VsutG7FNBGOAI7fu3gAs+DT7V0qLg98TQszV9O8t7vDvYEHpNB1uYk4ypVnq98kIvL8NXjU6lFlT
24rTbU5/C20gNbbWNHvKqRtpOqQ8Q0YtH1HjOnKiQFrt905Ev9y3CQTHz0x6Xp3POyPX2iyS+P4y
GnRo5H3Iy+ZxOc/yV+XRmS9e8lWbMta8xs3ZEywyHKc9EXQo4KYXPD0AiO1QtO4R1K/xNk5Wm9+J
1RxzIpnTORDldbEUc7TgMep8F+nqXjTO3PpfiNq6JFrL81JRSusCKh3Na8jEEWS5G4wFEkETddKI
aVnC8tDWggR9mYmhHrchJv34eO16nllAHb9/SVAWExsKuEYaNJmsNT1c9lEO37toJvMTpQoSaK4H
Zd+DjzPjQGp121JCHiSQS0xfcNtAlP9Cr2cTda0W4hDuCyuySQVU0IMYe6FDbaeVRa+FX0ER+Mmb
33pkoJPZF7Ws9EI4jBN6gzbVEZqMC1F6UTrtnNHk7iVwiRi05fEEQuXZ4kWpoVLkm3XSv+oZcqgg
MrkgjXKCOuz7+tEKmNJVlMqrFUO6frb17DAbFo6gveJb7U6m2naQ/pqiIdwc24AaWnSF7iG+nHuC
NrDGH8H3X9A8S9RLJw7hWI/Mi4PS0b4IY+fF8ULjC+4jrlCXeUPM0wu7FjCwqdjyLENGEwKRUR3o
2YhUrR7wS61FfielTnGn+6T+tBVMUzG6/ZWKWPS6LX8N6FpFnqIxjjRzvmtcMvLPW6N/u2bf48qK
ha0L9i3/+1FhhP0KPCd6xILq6QW35KIiMOByzqE52lkjI4hD0uma3p+zFeE5rB17km4ta3/wN73U
BEKb80yS8uYA+ZSk3HI8/L7FcEvqEL7GjvmzZ8iHQl52K69e5hjrAP42awt/0Djwyvb31/m0RW6Y
ZsYh2lOBqDAqmQpKgJ887PcqNpFBVXnfbkuje73+UiILkJNz93FgcmJHkcxgoeRSZLqL86iCUMT3
GM+Le6RPCjQ6tVDlEyC0+l4Tq1+E76FwXG9+PgLtBqLoeGZDbBqg2OJftHdX3Eb/CKoK/dgCq/th
8qIGcuN5353nWuV5dnbqRXEYayKIb8BLy2dB/w0Toj3NbDoL1X2GRyueJyH7SKR7X9XZ1y0zb2RZ
Z6VCq2sJQA2P3nOlBy+A7CdJ01TUndzekTK5dmstZ1yX33JMPfG1ana1S/biqJvmUQwpa26Tg/+b
/XVsXneJkWgU+JmLUVovLaKLZsVX7kKFOVkxmGKXhEoWPAVj5UUJ+AnN40bTsIwpj0eoGCXlDLGN
BpspU0oOuNTu/7coZz5Bdv6km4ynZ3wseHU+ERSogq23EvdxY0yyqfBj3xhQyfELPwgqRAThSHkV
2wDBi2QPQUruI85qRrZ0EjfAyu/+2t1qNXWtD5cp5vtupb+BSRx71qlZmZzka1RlTHb5KwgG6Z1r
C9Xp9ueChUENV8deqyB5wxl1wlz6Gnfid4HOA0N7Z/5Qc2uRa4oEtnmuZEbB1RDDV0v8CZyIvEWX
OwIgOgmIPvE6tMu9il3yoZZdAynabttFW8YMzJg8eo14Z7nrk4IypUqEPcRK44sakIkqJS5y9+mF
bqcbKNqfQ2QOn7dQXjXvZiBccFF+uWIPz+2mEcsaPa4dBnbnL57HBVTh8Z22Gmo5z0g4JK/NE39+
esUYSudTYyUt2v2M/q4YWDIFWxiyLU2jBa8HDaipbyOMBPdUkCSV7zFx1+ZKA3PKEMDr/PM2io0K
vRcRQNGMfD0ZNk4ulaSZIOpLeJiS0ENjdCBUcMXmo1QDOvNsnhY7jY3ZW7o+FnEgLIfEBdyq/+c4
noo7vzBBGsd7LWN0zeEqp3/gjxYopLQDNz0d4ue/0jiQARrE+LIivGuRcPy1vdeBQFs/V5+wabPP
A2GejYOV5aXq6BvGoUgihcilT+Eb+7BosbNgy/GO8oBsCJorx9mQyukNs+A4PBNKIYI0U2onJZFV
06AWkDtHRohhxiE/AoswT+BcR5FydYUiP+2XRP9wxtCdksH2uCjb1dfbJjH4f+L4opDHdopFsHU0
IiFgPXeqIdyjwGmSKUuME4DUUEcFnNPG/aC5qaWXNTf0Mk077anD+valiZUPDDMsMTmvJZpewuRf
gZ0zqU+aBf2PjkJVULkLH3ElnGzFCvw4s8PauJjTZe8tHuWJPyZNJxIGKmiu1e8lHAx0V7MUsP5q
qDab9vy4h97V3ZPAOHobqzzwEoy5v/rrqzIYTwfB3sDVDy+Am05uklLII3PYxbi/0wEjM3m3OVuu
mYt8W0AW+r4BfG3UcIhJYDUG09TLpRWl1ZbNTZbHf5t2KwRc8T6gbizh3mgMuizFVQwTAFTREXLh
GKY/DdNevfWYlLYT1JEg3Pz0UUNlHzbenhN2ELKn0/IQd2Y9IrM+fzLzLVuPCGuf2Il/9z/6dyYL
DLF2qfgM/uTzpFXKmXLcFppK4cruQ1wIhOa+ctUeAi55niWaohLqsVtf6Ru9RKci74D6p+/P9bC3
8Y3JRS1JLdTuimQK4OLN0WU1hxSzf3OHA07pHz38eVBVOIZ+qDuFr8HatUK60RLojqsPZ0h3Csad
OR/9wuIxGH8O1cbKDRtFblv79Vi2y/BSKZl/YEkTIVpEdh1TIuJWgytwHrQx91HyMw8rZZp6LvIY
Idt7EeGaZlDjDJ0zNVMVs8nzpWTfeolker8SaeoQATpD0+zVX0Fp9ubrBzRWXDY1d7c/5MRfIjeP
QJ8lbkYDsyGEZYiDZg5jrmyALjas9zwJIHMFKuBWYiqdb+G063sEkip7qP5VpDrqJWKZqythbQDL
2qHg8Lv7GgYMsraA7yKTskv3TdPWLi0agn3Q6TDeUKt4vUVwPh5//NmPjsb0nvptwulriINzQWPZ
6bgyvkDilTfY8ebK55dDQVqHeuS3EaHcE+G3TjszXb/pMKRE1rwu30ExzQD/PngxNeWHL68Zviqb
7QnqHeQLVQjU6lTBoEZbIyHcW8VrkzGHgKUbmMo+Q2Lv1Tsr0FNQ2YEuvdPWDac4DuqlvmC+2nAZ
c9uQOboilWa1MIejHTGgVekqFUH2qqcPinSnbJh+Ufq/KnUcFYTsgK8RCJgjDw0p1ivhD7KV6/tu
EW6PSUppnBgF9fQEvsmLq7CB7HHQzJ2bqNnuqNRy3dRM/cW9pImfEp4cP2lWONyPmqGnslqv3R4/
y0ECri0uD+gikmDePB/xCAwqXATYNiUw8I92MVxtLHBpmW6QrYK4UrpKeJb0Sr+GbcX7o78wKwgb
rq2W8K9ADAACbKiogVfA0UgqiiSv9796+mk021MzCtkPENg94wygsP4zmorC6T9y+CSLx8/u8VTQ
p1ckKvh20ncWEAEYx25QaSqpBSW3PgRaUx/NatRcOq5PWLDpEQAnM2JvISA9lksjV/qqouHD521K
dH36HlNu71G6R7xSzoDZXkbiCjZ22O68PfV41UAnNe0zRSG67OofptidwwHb3o8q17zOOkDkmHXv
4YTniWroTp8AfQq29S6SDawMy9+jisAdTDsE3Am7DEjqQR1wGgdZMTDupJi4ESEQYys243ao8MiS
9jYqrcmRPE3sKYMAFVPTUW819QS/Qy+njIKti8WQOUfjYIz8aMos3FCCnzpf9K549GMH87EaFg02
6dLID5D+3UfQ/A/p4arejKPmE+VJoEPcRMwaWDlQ5lq6luRvadKV9z4/scpIlSgixJjJN49k0NLg
oIuw6DbiENOHU/UvBo8MlMi3IOji8EMzeQGpvxNZLHjeh7cVFroQpSAN2P+K+aYXPwc1bxjQRkZn
FQFSpL9s+Du3ubDwUkK+HMh0Yusv0jy3bnmIhP2iK0QyS87fPK6vKhT3y9sxwkTwgs4jETWfR7AY
8sjT5jfajg8ndAQysE9fSeFtZM5oTDqw8rMhxGV4Asurpx3YnFXX23it9JbkRWN797YRjGLj67oC
dRkXvKOTUgkSbPDT/7ehJ3fEYC/wiRHhW5vIm5POW5JdP9C7pPX6anm0InRR3WfqS+pYlRr4HfnY
aqdEmlaWmZdbtuf7UwsCsyH40S837AYQd2zDR3cCOyZ0RiUxo0mgWeCxydk6bPXvSSgLXB1h6I2/
LZzcown9mIN8ASigImz2dEEF8SMPe6CIjqFt8Vn7vHlwCW+hGOP3evvtazEaSGO8vG7nGONORJZw
33GxzwNAEnelbBLKK3l1hi8ETlooEjy7MueqayVba/ubsbSPna57a8EDYnTKynpv9d0nxjtJWT96
3jbaJxZsbSxuwqridjBxwwf+2zgrw2buEUnuIdvMAZF2JOME6pq8cl2t32ZpF4xmGqcvjujsowkG
z+KNr0VSCN/GFM+414UJH3n+KKZVSfaEhjxLYXTpdi17LwsEQ+v9teoEx5SHoa+erCRD9Nvnwhvt
nH6Pk+fFE2ETWcsSgtgxySz/04aoWXPPzaNHLSwhZoexK16uIhmBgRpmZ1laWngj+pmN610ki9FW
RJm2wI/jfyeDR/pXQuAr/UV9jgL60+lwi0efuGpVn7Nl239s9DIiGQR1s0YlsUXiVPZVEweXJGNK
IArIpJll93kKOAM3hVpwbPsB25QjmVy95gFG+eKlpNucRXhFmMv/f+cAuGq/q9uJIoOBRQk72Nio
P2ZehZSxZXsQLvS/ToVwZq2oraBlkar/qNwpbHghRpB+xhWE/bDZ0QNpKD/FMrPHFcEYtE0fENII
+ZTIktnROC58dt8GBwFEkeaV+leA1KKXvFSLQOpy3RjDxqbVCdENIdGV3h5WU0/RxgTdH9fKa3kk
cZY+7Q3foMNUrJQJRmKsy57UzBlN+wYIgcIcLPp9in5EwmrCqOy+nhF41zSNaBhiMKDhYriM1djk
JGLVnR4WBwsZjXvTlJcTpbgfyPF0HHjBsBetj+Tw6XOMGIINB6/K2CyhiDjEDRgGT6D2/tkVexcM
5WaBLbt4QFXoxU65UelNMKvatL6G2xEfzqrkCimDljMb1dtR1gLLsFSKSU8781oGj3O0H5dYaqOJ
t00BbiSD4Mj9KMflnNslGj3Y3mfOL7j6sE02vSdLPHOIPXizJGmtQpI46fCK6DnpDfcwQMAGUA0b
DF3iT+H1ZS2YRKjgXl2kNsd21Wv/d8NOmG8OUV/2lyEMook68DSs1IWpTxc5HWKLHNqqzJb9V7Ka
JJ6SPXgLnFitsPer9gBpbdxViF4BRRMOXU9YWPPBjEQy80jkQ5q51MOxP2L9bMlPFCzOel8OraBH
XVQE1jWcBGPO2cfxhMoZ1kC4DF03mAtALsyxvpYI75YQJ/xI1hXdjJU1xl63y8psyHoRoC2fTNUt
28E4SgtLeZDfL6r60MFTutnZ7wIe+Za3hQRw2mKJ2GOtATQDlSXRfzWMtGP8Oc3e+e5mnYcl1BvU
mnwr+t2h5ub7MqVq5pVTrBc5NJVZBGjZdxxAQ6XF/FbcmdBD986Rpu43A8qS9XhEDwMt2+fUzBJP
UFHWAwSJFoYjnchIM648FGFEYBxdpvu4DJEFJjfF66Yb7b/IvJOZaACnKk7SAj2eoCjmqAevugTL
C7qzUhWDjzidvL3c5t8I7wEfXe203IEoZajH50Eql4slJQss6rQjgRcRw827FHshDH/YYm8pFrHy
1o/mf3bduAYX1tlNUMq2Yv75z78lkxOoZd7xAWyPOgcvwv9xDmZ30eRqDmorDGZVVZRHdoG3kPy2
oY9ISbEM6iCYwd6xu9f0IIfwUGpE86O9/kQ7x0Q9PRWrjlRYji3+uAtpAHThAcggVtSnAhDzr5bJ
Y8u5oXDj9aGTTHkkTQyJ7SUMxWLjBvPszrj0NpPpkL4KoWlCufHJMXA91OTcRDqiUVmTUHLAj/4A
c+4ERYAM92H9pGRtbom/X8xxCN21lYwuvKbnRs02yeQorg0ci3zecFZfdNUdGbgAoVie3XVEsopA
supwSxQgBUD3qHT93n7WZ9ckUwY30HjCoYU2lkxm8nIvimIgyG/hnLcxLNwT2hShwEs5Xtl6Qvp8
BqUDyVmRKD5r8WTMcF+GIcX9jdT1d9F0zn8QWQ8UwGDU+UoNruSBS1x7WFEkFtoOIy0E+QippaVF
5cIe/IHiZe8b7/CnKcy1hhV0Qh1elnRqN3pcPbCSHWo0BRzQ49TzJqmacRtr0spUzsJ9OcbEyh7l
Ok2cKMqg6CYA65Rf69wgwM3IjK/lU1SyD69aDHaUlcDaAPQbfMT0gxqjuqeQJtOYcNHlRwCy67s5
a8IDGMxcAHIEjjyXiALOfn+931/wsxeX2oEcxlH59hSsZaCzoEh3hszDe1rDqb3xWhv/JKjRRYOm
sELRNFlT7Zejox6wkgHp7i9iS+TRQ8cbI3KgZh+nqs9kt0VB+kkZbYM6LKMJr2u98DbM++GZYxMx
q5iGFHchetF7NfYRba4u48kWwTnU0waAzEBDCvras8hCh0XVjUuy2t6kBbESSdrrSPF1TkwJ+z9t
bpG9pgWE+aNPbWLr1bjo7dpT/RFriBzYkjYJAY/YjGGNYnUjwlNa+b4SKzbSvaqvl9PonmfWRtuX
n9ySacewuuB08wYWxVm2t83Ex6ZtBf5owHo2mgBF4JgYbrCzbMKRey0TAwbsL/3KaEFOP/viypNJ
2rFlzGjPj8m7fr57jR29folLmuCa+4z7XIpzrwSE44AkkN6E4zd6jbj5+LWu0VtJd0+oB0vNZSol
BMZMCWrYRr1y9vqhuaPSPYkHpKqgymm+fDZAUoTnd8ChHKuPPH5iHR2DYfDTe1Jr1SYpe2lULuwQ
R50TX/uokNuDHq6o2xUxJgLq2jL24ZpSTEcBhNo4czqcn/Vahxy7bV89ljOyTOqTTuTfYzqtlxA0
YDkAZC+USO7ufhzegThyRcGCyLIXPIMtSeQAo64E3xqIdtgucKHg6or5J7LKkiSIzo/3sS3lHbBA
ukzonBWX6dqr35T7gVMJX9ZDXvjzKnEoGJ6L6ptdzH2V5Fg1x2w5Yk0HUV90rrzrdhfzjW1lDiU7
mcCz9gJOiyyY9qwm5jNlteClBzJkz4JOuj2U1WlHXXugb4Q20QLua2huitIC8Vnl5N0DIgSzIz9c
qTo2MC+C5/7hsryVYvYeo9rGcLQhHTiFcqSrR3E0uUFsXE4T9qKI7tm/6eMf/xvWj3oGJ2qlQI23
30/gg59XvqEg8tDcMd0C7jzB4M+Uu4fqz8mjrS36vKtOAl280PwHCue5oeqX9cwekP7xvVXkVg2t
lIVOm/oocVhoxMXeh3uHzY5Jviv0kO50PDlhw/OIcNd+O9GcALb+jO6OMuveK+F11UijbgS3dEcm
9kmT+SL66cO0lly39GM9fN1Hh+0/ZWxpdWtZU5Bs3P6Ks4FCQ8UQ2aitxEAKgRIkla63nquseiif
qeNmH/0XdgNXtN3DJuAxyZbtB7rd4QeaqU0t6k7ejeaA5oBjjp23iehdxvobWj+MCfNQs+GP5Mcq
ipAzPYwJpf4O9+ABOfqPmPgYwVZlRVsyAPFjSg3ajXYTOk6F1IkbWK0QNRI/2IfjCMHZNny0pyEf
u7gRJvPIy8F8d3izI0SSe4nnXcV+1diJeQT3DcOif0X9lMppxAwmG97NJrFFbScfvsw9b9OhZfRH
RsmaFfQFiIE80aYIj0bBO/CprBI7HjQzGJ6L3N/Mp5jVKi0B5BPi4Ze1tCELK8m18fd/yzkkza+E
vURxXnXkmibuI+ua5mxs8tQ8KN6Znqik1X0zYDuUW02cXGlM1A/7dRDC+VkJX37hm+XN/C7kzI2F
28qAuQ/PIuKeK0+68wIy7QGWQfqt3Yf3MyYEcAlFieTEB5GF27Rb1yIKCdmlVBWTlI/trhdNyLPl
WGq69Tdq+A7E7BuOo763scD4IEhuDvlqPjHOWR5NTm99glQbHDF5T7kJJvBd+HKWDIuPejuANpXG
XlqRo9SpXzI4ZWODWQGdEYyjkqiK6SzcPoKiHLSyL3CHiBKxIh0AMY0OjKmNMhReUl26i4DG8+gv
9YHQliViwVfvZVXHFTrYxeVe8jFLqUU6p2lS9ugV117iRPJQVa5MSMsrZtmU8hmFhtZFBpr+Ft6F
B03flruCFLa1AZ3eoliWuLeMo5m5B1ietRSRS9PCFUd0tULpbJFZjGkH3keLtE8jwMwR0TevbJfF
IqXUXBwvRtIGKM38sjcvJOeFuc8sT5jPRK/Qa4ASnMezBn4JL7KZBJ7MLQs5nNQdyusB81eAapSH
j5ZgdFrTscjsXM+/nI7UedP1s2PX6LNkKL4jqPLpk2IGNAmJFtP0FxpLT3oOs7O/IMCbsouErGfZ
UkdHzRvoxjb4TD1jXEeHvVUy1XwI29SfynzgmO+9mDrEAa/xxSnXNONe0aAqxSViFa5ebgsdHSQO
A1MZoEwNko3QIZ29BWVwXKAjVGmGM33DiAfpB/J8YzGhGb85kMbXu9xqM3JgFYNSSXGgE/MRPGaH
kBvcz5v0JoWSj6RBkAVXL3XruNXmIXB0RBAf8ICx8Fh8Th0+OvGA96Qi8xUtaUc5385CXKWWOGy4
taJOOU+fwB8QxpQoobZWsMmiApm6/oGoWGX2Ij6W9rcaH8nyWhfNoXBnPB7F9LBEYOxolfiNQYYt
L0g1q2RTMg+VJ5feO+GgR5DJkcp+Fc48MIpF/+lTqIGCunO8J8rQFaO3aVNrq1GNhPMv1ydKFR2h
O5vHgZP4TQ4BVEysX5pNTaEOr2DmiD+VeKyo45iwdHYxvfpxfhvurAt8QKdt/DbDphzk6VBNwyJT
HvBBw5zwzxVmZXZemoc/g/yXhqVJthUno4LRRuNebDEvfFPQdxuGq/ry3gcm0i2Go75B5o1K77iE
/SRdI0AwZA/+yKQiBbgWRH8tU8ddofxtlO95qzzMu6o09itQX8KsgzOX2QhEyO9Ny8uOZHQhL9+9
6nSnbUWmNkaUV2OzwcozzgwJmU8NX1DU75k7u954B4bsEjJ0xjFjvLjSvb8tTSUUxiO+M03Aws/Z
HE445sMhmcXZKR4qHE17e9iPmWuI+gEeUXcDxrlnpxmbT/iYYrvZD5MK8Hhq99UPxCabOgLdwCFS
hhn0vBq7hH0bAEsTz7WFTfAXNzU9Af44ScvuamQwcYexYZ74fj3Nbdbey/8vLUyUMo66f6CmIhDH
ZJtKAo+eVq2TYgAIjUMh/X+m3DziDIEU+RpN2SQS9JDVTNzNkfZSd8TmMdNMRwTnMFN5TUZOIjnB
wa3PNQo5u5XQeyG1ch5lgaqE4QJ39NxvUjtpAdsqOSoDvGt8NpC9diCi6pzY2D2nWHgYOhjhadSC
457lmGVVQhriGiSrR82awcgoZQqecZ9LVaEyPXsFy2/eRqe0W9ZE2HFYFauIX7CsyuNN/JOGXP4I
AHsu8M51h0E1U7qKZ+hvPBzbWxhbAv67Vqn2LJEST7m7ZiqYkgteZfAgtWCRad3Plj3xe9yOY0Nq
5iTW0eOO8Sxr/BPQbbeJNOwrvGqU2A595DFhxLEVJofS6V8GxFoYyO5gyAKJec7kMrFXl5TNXIG4
3c5q7OST0s/J033y0bOFqpTmW/WpdKq/Da4WWqqM/+BYaExjKZZd5hT8OqxElvRgGIE++u8Tlz6k
i7HaEiVzhlBGjaHThCqrTd9H6IxEwLxjEpAnr6YNxICpNITSzTmoGh16K0dMfgwmSMUoktyR7mWS
LCydLHu9tRQ/Qf/6tsvcpqCpZ7I5mxUN3XTGylHertCcwfM+KV9jHMW557xQJXlIxXOf2gP5KqVH
eH7qM61myrixnZY7NNIvLf3cA8cw3GhX452SDNqMyUoTEnXrtIiFdptGVyoMLVVdhXixxwYf1ZNp
xFUyTcIZUlilGrvumTLQrONulA72QfxbO0jkrILvdDdfeG7j9RRt666JpVKKXWSXDWchn+K4P+Ba
LzSU7BrzrNyA787GRikMNlxxXAoup/xHZ4rldngC5anqYoyX/Ggj7SDjTWHCxc9kHixg8x51MoSg
Grd8poLokBjOoa6tuhkwAth/eNiBX2jTDCiHVgUYcPUPz6a4S8iGDFKu464YVVwqRLuM1zBVzO4r
1WqsWzq+DvQ9DJ6K9h7+zgLW5SiHi9BghwfYCuBHT20WUbIAAfF/OGpEgOrSq1UyRO9uVdyxAfQR
cs/9A/Tqxoyq36zQ915qGIa5F0XjW2pkc3gREPCkqMzljIFmdWWpgdIpUYbN2ErvD5C2R/B+Qdcw
pTQQVgeUOKXobfZK5YViQxNJZhT8eXiSfndCB2U/GE/IiCqTcQ7X7NvXIF98RMWAL/c7LXohDydW
K/43JRbKFHSTTI5tuVbyCaqTwe4yxesqJcWsiu3RaGOIou1mF/NG80LbDp6jy7AnzqFzBYVm0ZH9
z/txb2+tyLiTit30o66XYveastvk2rV8TD5euMFXMZegBOBTBBuMoxaooYG5pTRuhbtcOJLOYey6
pUPODarr/bKBkFIE75wGZJ3JOV5se+hLJzvcxkZ2TniMPGAqyt7ZovD5GgIwPA4ldY9BDoamPl7V
sxtMMFtooCaxMW+qNBMYH850ZzP19kyCi2wPnXk8GhdcPRsOGsHNktNews6Gz0fxqT85oqTMUEVg
WlTZPDhM/L3Tq/eDIbDLklTcFavWZ1keaBDmpcFz2kzIqNF9uHgWmQPJ9Ndwh9R5+W1eq/EudyJF
g1huVS4rg34o5HF+WCtf67HRnQSlewTGCR7AfsqGaneUXvAop4YhkCO9pzQVsz3SROxdwLyPrUjd
RD7BAeEjBOcYTlmfFAoO93NvJ2XiXEFioUZb/5jP8lRJ6kbcq7/eLtqgBRyBQIQkTTCsllOHCBhz
aHLvzQgHv2OcOXOq4eNjPZeIqATpc6lrOSHM20HWGgH9eI+z7En0vmoqs23n86IEkuLZLGhEURx6
FrCgN9w4ET0oU7yMwkUbyous0/OkU0n7eOr3UfQqAmpW7mrRQQtR06eG5fojPPhcaXp9pHpR8EeF
6IvCEya9DrGk2lgb1Jgo8A4uNOVzEnskTqPem00DeA+IIyWY88NTYmNHt0p4JC6yH8w4Yyyub5I9
N7S1z1xcZeNjVRNtV86wrHB+ZKjM5UcKJEOwpHAZD+4cbu9AKW58FbCpyJti4aIrFpkzmTf3s8hQ
2MqLeVlolqSXJFEKc2IvcfjUqTiB/3yUQUshJwzNHKkT+EmsfTf5Q4SO+/4+ZwSmJyRjcJvddrbS
stkxHeElX30yV46TZcnStEvwW4SVITPmxV59QUbg9AGaJdEk810KU5W45pGyI44KOe783u06UTDc
0Cw0v/chW2PN/SScmrU0LaDBSk2Ghvc8wG3pRocX2kcpqqvpqczSr5LXelX7z65bqtQJOy0me6rk
2/3W1v1xqiXYZGTrO2Xrd+P2P1jDhhC5/5Yb0VW9Q8yQw0IiuOiDCip6yh4bnByit3B+UuCnu4gL
we8tWh44SpxO4MBOcIginPDSByB4/4+I2lhOwKekVZCfOas2O1vdRkxYnOfYJB9jvzS8eH+2cz0n
ElXk1GNN9sRsA8OPwMq3f8hfYt0mXBuJztVnvcNpCEYlHwrANc+lVDA0SaumERsiG7nQlUWVGyv5
sWqHFcRYzcXdLh1v0JGrjJiAMWuRbN45B/l12rzWg2O+pUIS+xGjUOOTSPFEEV5Hp9ywYm9i2htX
cNitdRSrbV3lUEArp9uuM8NR6+d0BHv87oEV3FQXX/1OU7po0S8TRxjorrfG4LJ5EmPl6l9d6Z0U
WNzNjbgJaEY9zSXT5nk8LDfqa3QwJdhLHUqUBNUCoVrH+NWQn/NuLua+YvFAG2fHw9dbjKjAgeyL
UISt7L/MZJoUi1NU6V+z9q2iUCuZnYYhwIOcrxqnBanAW8sMNNLZeG66mXAQrgjocbJM12XScuYk
PvvWjTQt7RjV+WwuAic7Y/PmeOhftfXw4QiPVf2rlOELxR6LeCKBRY0S3t1HFVQIOznCmZhN0ggP
moEfI1Ide35YloHZ9QGfTbGZ8CnI7NSChcMPhj9WHKblShgnOmgHjg+qfPyWJ9yjGdYoQd1V0zRm
4OeJA+kUVEOPn+7FI0WKVoLCSXirFWThdk3m3u6lrtkA+sqyNeViyQS6qTl2u6oUZURqyOUeC/9F
MSraL53eDgjkQd9AUWTovSdO5dL3HxiTslGvwn4FheEhzyEcdQsxy0O2eD663K3EYLMHiOdWMElr
K4/ZE0BwlmxGBk79ormCxBf4wVe2GK1RQZZ4K9el74INQ8z5epjY1HqET7OeW1LUk1ODcXNaxYZ0
lgL5gL22dEdcgcqfSdgy0GYNxySkkkM59cOUCOHevqAbXtLaZoapIjQ9mOlzM3hUjhRAB3L0rDjf
Ed+AS6yTOZMWvHUW+th+tgfa4IHc66OlZy2vk3MQHp3BeWLwFRl2aqvzt2X5+1PWurJMse+PPydj
n9LgX1oOzuen7mXFA/OpAb1etdk8Vxe6PX+owITN7qvvBQYRi4B9f9A+nrhLCtWYimTer//Ub0B+
sVdh+cVrmHxXHKPs5jutmkyRXiLBDomnzjD7WjTAiZSraCcD98HgdGE5L/XpwDi3M2K9VYkX5KMS
F1AetAXm9IUgtjif89I0N691b7s5505Qy0WNK6bhXmGMJ9WhKNvPA/Ob8yYl3/dZkp381fnDZ6w8
yma4Wv3I4513k+QxA7nRXSV3Pn6NOBhNgpAgfX20/CXyMwWtG4MzWCjzy6QQY15d9E7WCl54Y5TK
toah1gVdLV/idui/8qygY00AdAM0Nobx3AyH79MEY8E6cu+eCkA3MHvNemFzLqAjDv99rAJgYNyr
v2atfyOuoKXhBfZkHVD8v8GeAKY6XB8YSJtrQXoAM7Y/43RQn/5vZc1Z2Krlq32OY7IyEjMP1GBV
Ku4V50z+kmfjx5iNia1Op5kVML+iOXAzYDRRoNl3M22GWBwVV6hYRG+XhPNXUYGZEc5bastKAGLm
oOiGYvtSNa9SRvYAcIJ7GJMBI8sWYfmmuPfq3Lx+K6XYlh9TYj0jU6kJ/jUOj0Fck3ynlts6ZsmY
pdO5ymCJtqtysPAXUJ01ZX+OC0XpTgi0gZWWgrcshmTrZ28qggnG5GPG+9WCW94bP19XoFbZU4WJ
O/lzzwwPBgRD/14VwQ7mzHNvLcBk6F4tcYoc35UzHaD0y9GZVTy8F3wnCu/4fSdj1Dm0qTlOEq/8
b6K4GEOJtNM29k7gMX1fr6MZukgkcXHmLnQ6y4JQi/OoYLjByAAVFRM69Gt/wuicXTghwNcbv4Vz
kRFjsUg7VsWeiswvOptaaHfLm22YU9Ea68dxzWtbFuU8Gln8l2yrUaUDKA7y5RsNLeL9dTJPLuo9
+XBc27ygDQblNqc4pDj+6sHOULQ/B6uze11Z0fZdCLbeYmb/7PHGUHwuZ9TGA/3tw+Uh+iWXIeQm
kETPkLjYmD1o2Ns8BaJT3aH0ugbfKvlIuJeXC1xsUDwVWcq1fL8Rs7T8qakUAbN7P6Fiq5BmHjMZ
sLgdi3RwHCgu2aimOkZGDIUDNBdCcQrxOaK4lMfjLqVxvGJQBWIHeJiq+OdjT3nzP9nQayTrkiky
HwZzx5W7YMXKrdMpKFGO9PrARUcoI9uj+nVJfTwplp/YLIxjAZR8Ww8aWghieTdFNh8BQEhDvNiG
/Ey+sF6EW33NMcMy1ALqCAkqLLQ2DYR3ku/tx2w06UXzCceKTOPr7sOqtZb1tVfiAibZKQACLWZZ
jlLFE1WHlsDgpiP3bf2cMZ7Tm53X8elQazhvXRCFddqofuOAwp7wKaC6VXkf9/uf8ZPbBxkG2jxF
G+iKZWLKGd7guo6RzAtItBw/XjdOvz6uT9rymWZu3hxYCpa3+z9iLz6Zpi29k4AvfnVS2u8zpalY
Y0txttJesYIl4uTs8FPXSuwtNG7Py5jqmKJ0rvj1GkrMoWXafU8FdoMaJgG/eDd/xDXMoKcqX7Bq
SXd/UCN4y44vC9ExO7jBvnRyFuRgGeHNha+k6b+WfLqENS55ohVZcipBn2abAcbdfjeX/2ZiQW5j
6Yd9Uq4cGHhI757i9GOfG9ZQ8Ua0dIkwKzz3kPpQZuFr3D8ubdWa7b5Tf2oeAP7PpMBd8UAMk+vL
DF47Yp1rCnmG3FjBvG7QgrnAtJZF0WHCDVkv68NH5O5FWtythmYyvordrF0b9TgCm2a5htHbRT61
oEVI4mLf0IL2T8sBV1muhU/KFeennCGK6lQGk1QhJwUmEFTWm29BX7eBGgGqY3XTRfy2zrOYGnb5
Ly0HdpKBTp2AJhyM9wNw0U+PMcQeuqrtpth2mXZKQtRMXNAo2oGsOPlJ3yndGC+js/2C22KYeQ9j
ePahj1A7euG8b52Np8DdOKvJbi+H7HlvjsdeoaakFHmeARp+gMelulsg74K5qGesnSWd6iD5X11I
f8AZoQ5Ji8Al/Nug5bXPdfCF6LrMXmzP4gjzpn1/90L4jqnqxpozfRY66dA6P8ldmKReB8cV4S5E
lBuiD1GN6I8AWFLKAXlQ6LqLmC3iK12eEXCuWTCCB580wIayX2lbLEyZnniEET8xW920Vry345Hn
3SWsSvzFHkII6qqrRNPCcKJbNNppcWp0+tZ+PJ7FxUMgYbLlQQNC1FiM9Io/W3uq4fkG/OurBkX6
prqLMtIxnE0YrIhnDy1WSX94PxcQM6SQzhcJ57xUzdMj/BRBef9P9GdoGcOoUTfaeMT1hDhFbmo+
+L/PIFXhPPHCijlRZBVE0mcblCB3b75TgQ0sH5LrN+QskZy+nm80VwFCxb97jgkz/qcDIQan0s/Y
ONoNd047yc4TdUXbxZEcGxi5MhJO21v2xHwngS+uz46w0lKxFoI55hrrfUqHigsb8Z8fPxJWD21K
kxpYgCcBDj6kidRd5ChGpmFYRXRtasskw/HX1joD3wta98aM4zdL3XHNRVyLRKsDWAjPJso0/xxD
n/cf0wYsLaYHA5tgZfE8XswwcKTtLJTtRyEBqqS6uhTEHYqn+Td1Zgdpw1dfcARhinKFDdvWB16R
lbtJJ2p/YOjigaOK0IuKjLKIEdZ2F3k6PivIX3GMLqouGPFB2MF0MSzcR6z3ttIaPjyXPVi6qLzP
v6rk5alUVQvyR7VRd6lvDiqzlJIYQyOhCEWnGLTxj84vVPsj4/k0ylLSj4+sxgL6fOg5JX/LngDY
bRQ1BDZwYGd0ItbwFu7TrC4t2B1fHUCMrWf5VWdexHvp0M4q4nhgNW4ulMY7+AEWMg8P9BompDIl
dTo94p00MO7T3dH7DB5P+G9gmYynO4RcqvkIOaMYqvgt7Is0Q9kciuCnMGV6RdaoTa/XCqlZr+kD
12hRqvWCJ8Q6Bg2yB2ZtTMbXkgkCzJdAHk2pWj0KR9zbuZ+ui7yyhw2iALwJLFvWfbiQ+b+m/mW+
NgYEH7uT1fG81rhigqczVSrdtp9jw7fBdHEkLhtsXKhrIPfttwlDTgE594vd9b0/6X8j2NgydFhd
qiWg2mpYdVbSch24RQykgntr1wOgwmKKcWD2g6Mq93rojS4u1sDRC5soTf4q7uz4q/IcRL+8jDpG
KICmNlkYmUEdATTgWMW9lb2WBIJelI+CiKValBmcwAQGUhwVqX+qtFdBrZqTmNvJSLb1CnYffAoL
2hdf/q+FtdAvPBM8kUeqt8LT/B3TwzzgyvwlFt6Bimku32+Cjwg2rC565W4t9IZWbC7dsPpvK6mB
ClFD2MabisLlqHlhuRe8iOi5dFDPdxpCh5bNcrY1WDmVfj3uyB+/prbCB4wUnY1UIyQ6JFhJOrzh
IPSIbE6BviZ7Jb/iaqP31N4kAHvafQ6s5pTUFTQXbYFJOCWr00dYth/9zaFZ7qzBLWTgGnx3Fat+
2R4pGuYgcn4GTyIY7r3cMOG9hjWHE5Owyi7BQqE2buYkYlzPcGFCXkxEPRhqGRLSuRtJSR8t65B4
Tm+E+1sfAR8B3+JMEqGqyMtKkNL4y5gE10LzZbe7T/UAlDw8VAwj6vEQ8IA6FebKtbnZC4/XnuQa
90hvsXXomkmwXZTvBr9iz8rENchJMPQynGNK0VNnmt/1/MDMizv5aw+njuGC8KMh8vpn6zf4FDY7
rKBiXH874mRosneHGcwCf90Gh6QHGI3j9utiYqz5aOridxxG8xOjCcXB4lWWbEToUnEjzAiOqtLq
RNsd32g/eFSA3W2S7qStORAuyJt59ofp+fOYN+rlgml7UrGHyC5RKz0Hzsd6v6yJMPcTu/725Jiq
q5KR7yeax31fA2fW/Jp9NEPyTy7BMAeWohSc3XGKx5qf18Cs0jvCscSr4QIv9m/1piPGoZf9aX0N
BIHoK4P17EP/wPI0w5WRcmlr40fNl4ErDRpOI5ePzNTsYaxrDa1a/TyBOr4C2KF/+qrBMe+zGhRQ
umIdBkCEUQTO4aMinGhZ7UcM004obuCZatEgDz4lVAZubjGuATocFLnDZ+QCk3oB1Golq6cFkWNA
EcCiKC4irZHZSTvhBz/mRJWbejWrm0LwNnbIPmcA/ZHXA9dfzmvBxqW34GaghU6kgqeOOQ3T1H8z
baHua4VO58PW/+YFRuBuJGk0exotqossUa7DUnEw0FtlqoefsN4pTIPrZrrP7O/gc4J0r/RicGIb
S6lqbbssju65OaqJsyZ9Q9+JqzQR1CqWkmGtVlWTqg4G7LolHtkbGIo3AtgV/wCCzq9JpjX02WUl
zgi1NcER2VNCbk5kh2R98EBogqtM+WZHIK16/F7nMbvlj8SobJAiUNbyejxYnypU8hT5yOfo+CXE
Qft19E20XZDVCRRuL/Zy65nEkyse6g+gWuS4+vD+HLAmp0lxxeTHlE7M7GPfEjwtO5KKIiNN6+n8
VslherSSONKY1GabF0mcixogbrReNq+VXOQyqOE0YcW3rt2t5k6MVYsbUb6937bUo0q6OeXNc9tR
n6q60OFjj85LWfqnDrIxQidnzIwDJwxs4LRAVSWZzF72UxMAfLamGd2fZ9svLMphY0Yw+gR6jRmu
2XnmdLXk4QfVZslKSakPPrcOP5SU50AKQE+ju49YQknkXG63rNDtSJdoOfJ6tKerp7F05Fji3jV1
fFWbbezUfV17AlBjrLgsqaMaSJsuDySFiscQAl+Ri4Rwws7tzjNXlyFrwF9taQsLJsvVtY0/ZFhK
qzu2zXJhSvfTFpF5F9M2KEdDl+WgJbKw4iJx2I337XDHhH4EtKrsCSGR0mkoLMK/3O9GVowy/8Zh
74LB0z2JouHs5oeVpjF/vFQZQntce7X+IG0H0Wg0TcAQIIEKkjLsrGelaptYQzMvJz32KwYK86lW
00UKv7Eyxnw1Kfr7m5Smdztif2yP2U0AiKfG3VUENRecpEDfofHw3gNj5yDLzlzmnClX/TmV0cl/
1LHDfN0r6l++pK9rZD7HjsIR4fulpGw2GYWB5Mg61jEKSnf0Z5QAT9lG7uGuTgL7TDePshnobiQN
eGR8sW5GJJAJhZqq55efK7N5gnmJA6gQsri6P+DYGOsPwuZ4lvmrnTPckwGJx5YSS5rpecQzzINa
Ql5/IS40CQg2/qC1lGVpLBAM9n+wFnEE7nb0+Jz2cJAXZMi5tl4VAXUwQAwOAV9x6y+7DyafUPoC
Ni4CxigBM+6dmDyRLvjEwNt0ETjq4yXyjGhA1A3RxNvK7ImlTwLbwCMVyR6JGAONQl1ZfQiSa9DN
gDXDfvgKcjq4XLGD7RH9Bb5iCV/qlTZ6AN4pjBDOAAJWR1AOsz9J98Omwhc9qKYReXLpSy0VBTOE
6OzmnGYA2uglG54QxTHRPk4N1fssvgNa5uDo1YBpl/O0q6Avn+5pjDIWDb+StXFz8fNVQFSeH0c3
BIMNZce/iDF5HktXrOsYUgf8PI8qjU1P1/n3rH4Orb9bd6WtnieKCOm55vSds0EORv8r9U0v+xex
dNOqYALZrXMZcZ+htXV31cPcLD1byuCiCuUJpK3tO2u/SlGX8aBL7NYP0+yDyXaA/pA3O7wTVHyN
fD+1WWTNO2yrPavFaCui5YZBEHowFSO9vvW38gB0oROgT8lB/3Nwo/1RgZcwF0mR5+hRDoSlGY/a
LGIadmp/kGwSUaLGSDsZRc/9kd0iHN2kvaoCyUxOy9IlipGsLUgX92EZ9zSdgCQ2YBl7tTgSfKMS
OyrJkGuoGun1+NNXZga3DKb8bbKO0QmCXffRdeaYSUa6Nfi8AbxlwlSyOPGAnEu4JskyB7Tz60XH
0j6/gyKz1bm5F7nhhYVOpZYV53HR/i2RkB3+0IVleqyvN2okhUgr2f1eOThWpVSUFnWP4SUc7aOm
W0wZHY/3xvUNRHcqQqXbSKRo44XwqMow7c1ByAOHxhwKy+jQnFKZn7AIzUuLnlRq/kNUs6tGXyxT
y2w6vQ0dgbW8+bC8jU8DtFQDysvF4HmAuGcPWXV0wnAIylBbtenYS22vsE/VKlNqNDqZl1HS8EaI
r1YcOUzH1Ymr8w59vk/AMYblMrEQAMpU/c+rdrXPD3ZPoERMUcikwHD7Gc/M/ahz692VPTHDHy4k
BaCyDE7lO44RxnZ06oaCdhRlrDInTxbjT/bcyjEBtFEDM7oqwrWf8R9kk6p2tlkIXwjnvxEcdAfR
4J30hV1WVglWTpEfNuLH2F+Co9B2sHYKue0mDk9KUaC7axV879RgdMu4x2shr0tfffXOA4otJaKv
6lAdXUzCuLXJRq5p7H+U0/oZwoox3J1z27WcZcKqggGL0v3tlA1fYvZvEOvWOcdcyhBsPk1BrB7R
6mQG4tY56DJKAI5P2C8whN/KqioG4ZP78VkmrnQ5wKFB/2tI0YOY1cjB3S+Fziso2BLcKN6/S+I/
t9gGoT/zqe/v6RN6k4IGYer427XnUw2/LAzS3jtzpf/Jo18Bil+X/79YdHVQVIPEeSR20VzyRUi5
FKSm7U14NTH0Uoq7dwT4MJqT7DkNQJzbWtuf+H7zkVyx89NBj23+8veyH49rRWXOcSAwbQKA1flV
wLKK3cVIZpdSYwqQKdcJdKibbdW78H10108R04FmUclYWI4uHhvccikWUOdMZ/t2oPt8ksXGIUzk
W7vEgfC4ao5a3xJnGVq+wTKst/v6eZcZdw6PfbRVoygmZWF5rAraxEw42n+GbCDAd39zb8rXIBMQ
+byl1GK/kKCSI2X4K0z0ouIpDbEfrMbfsrHyP8HxHaQfsejZvOlVI6l+oU472EENRv2LFu76GOAE
IgPvNQm67ObIDdYG0yP8tZ25gTUONHRRcuVJWehO+tZVgYrtlMtv+HnsnqYdGftKFxPVk6A2DBTI
7UM65Km2b3VBDNsOTpUY7LN1j26VrUjlzoC1paQ85KGq4jz7k9gIBLe/Zupf40VqH5o6kKzCrKZB
2lm2Wh+Yb4ahbRKDcE8sR45g+jn2CbPsRO33RQwpUdMJgHo3y+aQzVKVaD9AujLXhZDLpUMMXQ3K
RXguVhXqqBtFaWpbqp4GA0TbP9rxNrYTTaIkrrDDzd4sj7Ks5sVxZ9iyKkDUAuek5b/J3kgeB+/v
DBZzW+q5yeLypmqWFVPWKiW4ukJYqX5F36YHaEI4dIYTH9y0o20mVvBqA7lRo0Ot5jIg6QWRVnK0
NAVB0NYXwPwuVG245t+U4FFebu6FmV7tCQQvCN9Vn67N1NeCaiCOLvWUtobEfHuxt57afqfDxh7C
s7qMO+2CjEKcNP3gnlNcgIippGLeE2lCy0pVNZaxAHOlW0ikTFjvRWM8gu5EGcR5vN9D3CtonViH
m9tX0P8ZHOcVG9dMpflEP4uFMk/N77lPbRrADHVvN4dTuYEjoo9jevvXnxnWJvAp76vTF0ESB5I1
JYjmWePYrkbmVLChvtgrCGFrAB06l/qijTJsZQfo6LEbjryda6gc0E/qW6Ri/DET8nkbiZyWaAZW
id2dukgHUOzPNGG/nBirol+w63T9e5MafmAEJ+xOVhW8hGKquMSP2+POo1WI7TfB5XuXS5IQSRX3
uX0qO0zHpyBLjeK4L1GtbT6vk3OzObiVNK/k8MwxjjoZXO2FsdBDpstn27eTbUq/8ihea4H02HSM
UCl6aDYpx7rqE3gkjoAFru15qaxdeqRFmgx17Fw06bko1H3IV3qtYd8bmFoGoQqKXkreEETY0mI4
0v6a4agazpJ8XcxXL9XELtRylM/MaL8u4aynT39dyxG5LieAnW8UYxDcw3OKUKn4yr+YkNAixzN/
4u1adIhqPHqjx2+3PX7pbnmmUT/Pevio7CpL9K4Bm1hWZaWkvTq7ylReetw194uNiV/sGYRGjtyX
5tL4yGhctEmFvbMT12K9saYFENxQUjOpWAVAbMkdk5+x+QK11JHQzzoMypKBkCtel8JOWRd8b0R3
or0Z/Tq2PO8ZPk7KkQKWMt5Db14Ua9rU1fMnr1Ru1LnoW7k4Jeq9Gnu0fv0HyjEfcfb8pvrCY+cX
GrMHM+XB0Zzcaimonsh6amhzABsDOzF/yTmP3yHLr7xgrrIOhKlTrDqmFvyH2P9zZty5K7vydoig
6poxpyvo2Vk2YRUfYWWdoNb0zQI17Lf/5/1vl4YzE0zLD681Fa2QpwMQ7UVNDBqTGqooyfXHpQUC
2PziyWn1n/WqQbLcT7SXGQGT/cEu110IcJB98HEnOkytUjS3kiE+HbN65j0Y85TuuJY9QCKy6yNX
dh8oEwaCgoDXruj21DBQFxtE3cx4ufP/SxzQQooX6vajjlcUTK41LDtLPxc/dfGwOCPVCGVZIBd7
11wUPLvVmCByAhhd83kbMlFoZgWpdd7rH5Iyvcf3k/WBgZyZp93PooKUbwdSCmODiXFR33CIX+eh
tLOAPGHPKo79dAvqui9HeVx2Cyl3cYJCbdaPCRTYuLXupZm7s4YYx98GLXuQtVg07CqB4mvzul6m
stmDZU1CviyJxVuHZ/xqJOyJwA7Vq8Y2qaFRDv7CoOiboyWcTSwJnNguVzb0SVfcwTgl9KOCZMVx
jq6v1q02n/82/RrU1IegzcbIeKIYL/WKVPOZG0y2oSiNOBPe/Nkp+uA8438RP01Cx5rtVNJumPgx
9UDZf4PxYs3Hm3h0T1zIMeoPg9Pau5KGGiatzIRcH6EIajCORdOamlCijVrfAvq2Ssgx6CtCFGnv
dgdvnmzsevZf3gZS7nS3A2Le7tl9wZpFmjLABbHrGCIa36lm7esNtKYlHxGeb73T9Es5MvINISxr
tHpJ1UXe3M1C94hI3BJ58tSH3073JimmqYSgPQy7b24GRgr87ElfNf/ZEm7S/rLyAs8pk3GnEiKZ
PQE1n9RhoUqU0MNWAUyVnX2av1AvNd7W18C3vUMvfJAV8Ec88tBqFv8i9hARlv10C8zUz+9000Op
0YnuWbYCw9NO6/QeXR/wvAxOntInR+FJWqyoKVEKYq5npDcJSlLCqOdvbrbfPuXII1bn87qG1DTU
HDX7MJ+JEdNSFNcA9rKJn2yK1JVWngnuTccno9EYbXIoc8yYI4v3orKyEcu0CF/QJUvJHt8yf8w0
tVqtr3Y2b/F54fbJ4u4O1242rz4JRred/H6B6+KVthIyWPbIpCpNskAMGf+FDs/joj5ggQlLBNCr
Ndux3VJcBtvP4hKFNRerdWCJZXu/KplqCaLkz9w8xc7kY5oYBySFn/K1mgqOopuSOe88dCQ1Rx+I
bGBnqH8a16SRmjcXfyPcYs5qtLdsdrMRYw/zAKO4rm5ceZfTAM9Q7PZ20vr8OhsyAa42Fa2W6XmL
efCZDUuqhwCnxFyUtGlmjo8B6Alyt6KlQ6anl79V6lRf8Jc/z/9kGq9YWO0WXIVBl/KaMkfcqJXl
P47ddzcQZM+NlgtiQ0Kv2LYMrbMkWRmbTFq6gKVnyvc0/LIl3gp6EvWKtao3qdKBG59e22Yef6kz
pgOuHY3JWbPjtMYx+G/7DEMPKqsfy9K5T/Db6qMG3wGPWOdedxRz9gHZk/RboUHb2AEl5qQhJnOf
JOySu1JGX5bkxAw/jHvYZUuo2rs25UTmRgitSqQDHUepcjrsppskXG0toY7IVaLQCPzkPRPllCxX
lbWjFmerrlzFvX1Ga9A6VsH47Qm4+iQznifGSH0Yhv4TVq6Sr35IrUqi73Y5/MbLNR/+nKrOTJSi
Eo/ApS9HPnfDCH6aJXFZp9bSPPqWqnaghaYb4bcrgexqrmK3LzhWPb7Ya77Hi/3GVo4qjp8xVYlk
31tIJW2ICwDO/lg+8yYZigBNRxtwF97His+yRXWaV9cyTsNuYr3YhARoIa0GXZBZ5x+IF35Z0ufy
lvT6vwyefbrvm9LbN92ubKt4r89Aok/I7osD2w0CjE73XigBwvCyuacKSgQ+fZOrxAHp2RhZrO/f
TfxgzRYKfUPmeDhyqcEIFd/AKrWJeBmWvhXytaoe2MVBGm/Zc60lcu6ybhQuBNgo/rIQ2r+fuQTs
bQh+5omiJ1xPJi3UHK4e6j0MPbGoK54lwnBVUGisHc7hUPNGzWZW7wNVrXVgTk9ke4WRo8I3+QZ4
RAATeehoZqG6lyJ57DehyMXPSiy8tZbqTvdfmRpsVuGFW+ufrwagy44+GwGzuHe8Y8AaWd4Hzf5v
n9GI7qGFzoBiH1wJGN9oUXPB06bdC9fFNE1S3ZldFLu4KxfsD+cH9+L/ylMooq+3VtCeS7RS92FZ
M4PXcSb02qaIG6AMfCNVizkcuSbxAgVP1P3uIvitKyLFi/20zaEbU4VTU3NX9TAddS9grOSPtdEK
Yscyz01pasWGZPfsYW8QtpFXCMgoddsc7HKtH7v++W9AxRkWRq0CHXRu9WwXPFABtNYrsjO750E7
XWNowRWFyF1nC5tV14XsoiUAjfBQFl3LRFvQbGmV9S42fXGVPwjrn6HD0nUgG2LRhoaSHFH2VNpG
sJ4U302ixGan874GYCqoTLMeINUh6YQQDc87JvTy7WGIjzEur439WKwFosPWhgrKXa3w6kO4ytTP
rmA9z8ItOKVX4syFAgv8z2aJwXjYEc+gDfx/1oOLacoGBurs6vIPd2RE6wLFiVsPfJbtFXxKeaIV
T9SJfKQDWO7It1m3rSTJadck+qgrXOP/MK9Q4kA9u8WW8q1afPyZ7bLOcc70UrnF54xqr7i5licz
I5beAQXsNGy3n7uYRyAmP/zrKVovUJGmwa0G3P9HNbL4T+LVY6qEm1SWOAYTy5D+3mRY/a98e3Om
CoLRMtI1M3NsvY1xLN1sctMnt7Kk7vJreHenc4ZNIwHdfnY+2x30z5lAUQMfKRAG37uHG+zxBgB8
gck+iU9g+q19s2rNqmThMrUyKUDSmvau7pGwLTa3oss3s2ustSR1lYTKdT+3D+ytoHafzm2FfTKB
XkC0Jshs99COnpwjE6jkiGFy/UxzKlRds3u6OOnD6miidb0jnbCpINBGdyhQpqDPNs6fsNrwtdcI
x/Nv0HW4x6Ueje/yiXm9d/dvxsDWVvEU1qI8wOj13afDFQb1/PrbOCRpAlBSdkyNavCpKB1PTIMt
Yk7qpRJYA8Nszu3GdHEO9e7qGZh3CtInfSSHsMb94ALFLvqDspFD+jduSj/gvyCUtHWQOETtHBoT
GKO2C4WIEBE7PK8/A498EcHn+fs8SBQw1/mEtdM8lgNtB6KqsgL4E+OimORVNtjtccu0zNPo5xvW
9DQEJ1rdNEoGWwaELwo203XsfjU2WXjXWJRYlwnpfClSkZMmfGhzISleB2CQZGzT/470dwsiiUbp
RyVRihGMHAlxY3f1Hv6k3ADmUmh+I9GON8ZCBT31wD84ZXoBUCkfv32Rqypa4NlzAQ5PnTIiepg/
L5eTKS57YuTFG/D2Euh4QdtOha5iGX+xtDIQ25l1jdBv0TvO5rl5N8fh5+HGYBt6GAKjp07Sn3+s
IDkBaHZfFnGe/ebFTnNuaUSA8jfG8+lM4ze0b+GuRzBlOWsVzbU1l+FGuL0TxXQyMObBlw8Oqvmd
RPCABSnbr3txKDDvn9ae4KEp521p6wkH6DbTdAUDIG/vJROtFgDiyRqiNA7kZy2LO6i6GzES/sxm
cfTFsoa83xGUWweA1sR9qjj4I/WAioRUZEVcG1kh6SYtq61M4qeFjQD3o+KPVA51T5lDnvbofYZ7
Pd30FJ6QrQh+VeI6fwbHa9OTERnLVVZoyF4gV5WwXT0/wj5QENOTeXNh7GJeWeJ6ZePnSxlftDso
mD3J/nvJWTMgKOuF4+dJ6At1NvIfT8M6AysbAw6SniBebh+3LDnbXoyxMLdzfDCLx1MPnvRHH4Bw
2Eirl6gaFXYD4HNYjCxAKn8fH/cEA4vwA4Ahp4Q/+k/eFWuH6oUapBrGz4nGFymzUpbskVOb7nkT
H6jJFWBCEf4M5E31Lr4L8nLXg97KNhl5oreoYT0eXoZE3Ldpctb/2sRdObFWVn0IYbmUgCoBLw6r
hVqDBMHako13D7kj2SnHi73TqZUekgv9UZ+W7t+F9ERL7//I+v6hddDf6A3IYxkalvhSXWGVKoBs
tEiFUf6uUyapfZfSImGvVHeeujFBYGQJaZ+ELjZ7MXZDKJsve7WD9W9QSdPVpwDunMh0QdEYFxFn
OcXIsIKIWACwZjCwyZby6G+z/1G8MAn33Oke4+jlZWT3uivZu228/9ZO+boCWnORodA6+lT1qR7+
ZZpMUcZn8ghA5Qgew3qT7fNNBVIEdpqioLW7pBaVseYIIKQBtXbk2lLvmJJnK4wMz6TSMG41D05y
ZcsdzTtmdNYS+OAjaObFjy1QBtLgEsCCHcZTBFd+RFN5BpQHelye35h3nSjVW/tTARN57LtU8IUB
uBMB9k6qm/GFyPrnJ75SkBmSpVlsBnK/+uj+FMqrz+iRzLm0Q4BVKfdtp0aGGK1w7ufclHIk17IB
TmXP3/3TjtNv3pTpOYB7giSngq4L1qjMZQVhvvPEaib8o7/hwmRJ3m5AZkKJzP3Y4Z9ZFz89xLMX
B226dPO8PRPVrJiBs+uaTbwn85MPyhkF9DKCdv/Tv3EsO7DSxyjPTLFKhDk33SUH966FOpHxlNlP
N/yVnliwg/6owbOrpb0jmyXM7ULR8ssaQCsPRJsEUBzJAPh6Cow6mGidKzd2HQIovZbvivBWkN1B
t+kJe3icE299t1n+GFKvHdBqBBIQZIf+6dzXUEiDRFXiIQEH1HcenafF0JjlOHpWKSyryvSzu5/F
sKxoZufrPnDVufuaipeDfKXuoVIlwajSiPLHySMePwyZAg0FtA681OMhXTlhSfOad+XT5ViqXazc
CqfWUkZFu0Dku4CCOYrddOhSW0je1Ie2mUQy12DmQF+c5lvfqS8nSfguFtbdY+FHNMEPB7SDv1zA
ASIo2Qz/T72b71erfvg4PWlmg3LNHDsCBOsJHWwjOEiQ3M1qBDosqZRGTo0dGCOeSsoA7YnC2wJN
21fz/mafIZpJs8ELwIg5Dm52TZgfBQLNdbd3u0ixGq2QQ0cErBld0YeLJwwr88R+rKlxdeZHmeWH
N2yn5/aU9fzL3TJMgn3md0y0oYoupOE7jacw6kFTuPrsSM7v6lDjzIQvG0ALDY7JfZZM2z3oIxS5
4t9m8lPXVRR3ICghc7zKcgeBRAApORNOjbcC4s765Chdu+4A0YiOgsNd8l4ltjsnf4KkyYQ9rI2S
qFyMMo0N0B4sGabPyRYyCanXq58IV8mIBq6HpjKX3+2I7TLK8A3fz8QIzqP3T/AIn5ykr4IpSisX
bgQbCHM3NcQOaB1SYYbQ9zEt5CpdCfThxxVORg0zYS4hzQ/o59KUOiZczF7UoEt4vY2s+e4SXX7K
2ZZ2kRwpOnuQocO/8bEou/V1WvLydlYixwRIcZBzARmRkOLvkEnBtnXRFsu3/zHSDjLEwl1h9vdU
iXazFRrt/yl0deV56I2XKDqqA8EvNnl27J8VSBQUumGFVEt+8Qc7y3oLWvwpfh2YThqQAzf2JKDy
9CzIa48wBeVb1qCW1gn8wSYuv6qQVyqt9blnsMg7jldDjt4OJGatYkq/XdlzONuzw4iX/ylk+WP9
w7HnvU1ERNSP2x+dYt4wxp5ItUf9MX9qCFtSkohMKLpI85NeNmQDjFiAspOF9pKhZ4rX9rZnV0qs
0KL9i8SPbohOth8KaSWB8+MjzYsCXGmoaA1dM++DRBRmW1xU92Nsjlb1rpaDtTqfLbJe9jGa65kf
blnNiSVFBlbBIv06WmcbMCwegiw4Peq02aydHWd4b2iTk75YPz+e25kREHjtf39S+HpVBrO4byHf
eEWQi1pAs1FHIoXjtHGtLmkM3Nv5uFnrpHV2a91p2xXo/hAbnHVEvMnf6U9Bz22FuZHtJwX+2GJT
cxA1dm55RE0G4YQ3hsEW/SEVGw7NLM6ppDIYoU1r8PJ4QjEr1ZtS+cRydvIlusdhRRFuN7w7FACm
Sq4RDuvKsT9ehpx54B8evajziB2oACo6KWJVuBDF7yXPqtYIvcK1MsdG90Imw2VqjqEcidwpd9EK
+eCAuKaNLxf63FKgQ2YPy3VQuFUO2R79u7OERYxVXHQBjoMHVIzW2WT0nhWImzFhi6w/uO9velUn
G3hCRdgT33kcQ22XvL/fVLYNZQFMEyMVAAo8fWSLylTCvgdPC9CjzXf8jmMDUv0TeOigBzn8p/MK
rbtAyluN/9c/9f56GgdUIJ3E0dOp5mpnh+xxb88w07TFbFj3TN7tbw6znPmr4wjZvCwrfeH7vxi3
A2jTePd0GsjZqr64cYkOFWlBqbMCgyuaMbLozCYmXGs/FxdZFJxuTWMrHOTY08sZnMbgGiUbb8O6
mEaf80Ryj2ErrGU6Z93OoCIskhbYu/DYFggboUbEivA8zvF4TYlMIWDjVS5XDJ8YVBURPdkw8q/f
uCfTtR8lbLVKoJ/e/7O3bZX83m95UwtWnCH654WP5JmA74Tn1aIPHDooXwadizZBhceRlQtbtQ49
onmqz12iyQgGyYXNPjqaXfl7w7TBUt6uB+0Fme/HGEk+C6yjuG5+nktXFF1XDXTqIjgxp8OMassz
R0SskuOzlapifiZEF6cGt+ToviETQyXbtuTDcAb5gB6R5newV3YsQL0SKFPJhLHjV6xfza1ednqe
6CBTtZla/CTpcJ3JkQEhu02FJLirXj9397mD+ZH8OHJzVIswIo2C1wfdkxXk310LV93H+PJ+II93
TMK3NOLRn70ubYnNr7mVCUhGUFTjalf0d2SCZf7ZOYxEPCYVdOMmZkeTb314c5lsR+/a/1YGa7hY
XN7HyEdUNLp5APNEYKfTUy92XVHDqoWsHVq5TZL6SDUtBtH2O76bB38S+z7aNuB30Ld5Ek4qov9z
WHwHBiuRb8Yki2o1g6PoPc6FhwV+Gd8QFrQajZZBIntyqxpkvtfaR6Om61VjiEN+3VXxsBbKu1Mh
8Vvta5wYhx6yCGG9SIfiSDWlVTKMV6R8yG26bfS/Sl/zKEjgcxQXOTzFlxfSLzTEU6yT53r0RtaE
L5u8JWWQHCica3A3TfALDCRJMXWyzNyAt0dvQxDxpjvALuO1O09lhhP6HdT7bePCYKkN6lZbtcMh
RpC7/17eTVDCqnEbQV8yvxl0S1zuWddim/G5vMIGkhAz/cerSPm5jPlPbg7j+uMCMcoLrrLEQ7if
BQXhR6BMQZkrxyay9KT0e5m92CX2BVYZqwdVK7WtDGR67XGkfOC++plsOjBHEdgLjYPn3kXH6DQW
rU9NZgVvrZgwn68hZm588T6v+VJ/MO/uzdZvBSjeZc4GsgVTUtb/vg+bmr/Ur1c0S73KAn4BFLe1
gCqXMSWxjQHg9IiKIo0SaM9EQ7p04437O6cogG+xVVh75105tUcScU3mdff7b1xYtRMkQRJPc8lp
lmsI4ZT/aeLMXv6e7CtepEc01asSn6lqxhjDQfatzSZKU+ukFpfpEEOErRczAuwWLJmXQK4hD1KQ
S1XegLT59C3fNksRPISHfnvEUYPWSL0tW9c2ZvwgSKhFUpNTP7GxoHcNlH6v7uN67UVzP5zX/K0C
d1mbnjgpM4wPI57pplTy556vXOc5ms84H81CutzblqM4Qv617D3l2ES2eFgP+gMRP1HzGORLkrbK
2oHab+K+U2ZTpegjRK8lrKd7JMpOMWm/EtKBLPB6kNstRZ/1MHqV4cqsoF/N2k2Bgyk4LVMZfo6Q
gEkTliryRf1o00gVGSGim6RuPW5Q3JktK1nqmM04AneiwEELvmjGI93oULb0qmmSbxRrQWZIbp0n
EOqA4Af2PJr0K7Fx5mKZl2GNNw4Jfxra39wI7SpXVVhVYZVYzTOI0ZKIqkhqQvZHlJDHQnH5Y8A6
2iH3YQDchDZAqR8z695l/vMdpswCctXUV3nk1lAXCG/mnDkoW08pq0FWGlTX+SJzXai+re4EPyG7
7U6cXIe7kE2rx9Sgv8Brs+/XsKuGCFJ1NtRaLpJWxy2v4qV/d5HjC5CRWM1x+0T2ym+X8tqjJM+c
gLaEX/YT2zItwMHd5N7NlY4TT9JtoMXbMNAsCQswgNjpryXBA1iob3fz5kGciRNeW2L5ZMM5lap0
xy0h+HLDK5OjEsCEJLnq4dcZlUD6ptVnwb38/miLp7TECZ9trV8vc92dvcZucoHBjfLAUj1w8roN
+xgztOUl6L/LkHn6t3MiG+PIjAWhsYUg3Jl8wSRIoDw1GrUXa8cVSMfRe2airrgF3aaj9+HFPm0n
aMEm7Q4/ztV6Lnsk79Bh+gpeMy5bqRXMm59thWJn8Cxxwr+InUjA+jV/NpqBE4R3KYlR6B0yZTYt
WErBgIrNvFq8V/JKDvrGJmpKP2dwskKaNbj0FFIOwenBQH9em2A5X53FOQYpgNegzcTxvCA7ugpS
1eABl09Bib8Jm2b2w7cE5+jPnsZ6iZfZ7li++IUDuMgjDuMDMP66f4TiOlWnlKzaraRJijoxROg5
IUewoj1X6UjDNK5wVXw8LoJ4pZw2ba3nCu14NXVTcxldgtBTxdLXQAMj1MOvCkKwEZWEe2sm1cv/
EbmjaVPMfcSYFsaAr14rMIcVGO5UYXsumFjfCoLkIgRcU6QYZ4alNUeRz+9yTXe4foLDa8joU7RE
Lfz5grx1OyIbK283i+uXOB2dGV8LYyhrEKXdOP1W/0YNKiDS5fHxzSn2IGBf4j7Y0Z8kF3+5GEM4
xpm5S709cOTw66sH1zT+UGbxvAP9XHX7ekeE5uQEnfV179LO/WuF0ayBR0bCz+5mDr73BZXJVyhX
yp3LNx1tOkDLFTg/icYzaQoAttnSq5gZFnFao/FhNm9a92T4GfhHeW8uO8uTemI++SmxU24m5LF7
Wu8XblyCUeuk8TC0xAy0ToBMdO67g1O6GWWo+judVpAkxfd2IdpCVQbS+NuoeBf3g4Ibz56QTEQS
bS5W0WGdnLRo4C6g/1rFkt1cY9yt4MwEeFAtslRDhj/CICoDvb3VUSb00Ztm7imhqoH6jYZ7SRof
V0x3YMk83w+bUS6bfRfdZqHquAamH+ZJWKAmrEsxIaih+joX7UU2m1I6FqPeyGEl1eJlv2tdWneC
bdmwZDl6s1Hx0+c7nLidvjlVMo9+hTHC1xq1KFMfxggwtfhqTDHYF3LEh5WukLi5ZWeUnQ3SdYo8
Ss7bYu6Ghx3mzc5pjO+UyiMU7c8wgA6ZR3cSE8hOMJWtmxOMCY2KTUWBOYlFogtK3vQTPiVt7rGW
9ucN8IwxlMiPIIl0g9oSH0tvbCZugN3uHp9wKG/8Q41u2nNLkEtprSrWMmfmwRtkierF5OG91ahY
Em8jUUboviT/SAHIbGiH/f/3/DLig9aY8cZdk3AJr/pQE4Wn7s9hK91pVjKiIDWt27+T+3Wkkn4b
tNGZ5k2f569EFY1fY/piXQ8Moz66f1zdMuhqxe3uHML8L9Kw3EznvT/mJEx3KZk58Cge75awMI95
JPBezrkEAaHerGfRD9nd3k1vnbuPFEP6g6IHjie20PmA2e3n+xLWjSQaEhr9tO0LhsfmfyOHiNAx
fqKF+OvFlrWM2Scz331EBfKAGxWFQDHLb31TLGo4yQhjN2ZbLgTc+nF+l9wWlAQ9H2iqc2qTgwKK
8OAPqZMldztAzL6Z7+YLIWWccQw5tD8MVxgqUisaK3646fLrohpU0lv92GcOqrv5Le8LyZ1EFovT
0Ru3yjPmK8aQl5J3VgwtG7lzm7P/BX1oqA15iwzUVaWfNkdbKHnSFJ6jOjU3hwgxPz2ACi5MLDuj
QpHC5DuKu7AJebU287APQV1tKxdMdf/ui+7Tjp/SzEygyi6hXSCiXl3nESlYvdAAt1XnPMeHyKic
VBENyx/bTHUT2VBLQ/w6zpXKHBxoc2mMGro8UHzOkcz58KGDmgcqqXxe7Bn5gIzEnprvc3rZfoUU
p9ZelwXYq6fpxWslDgSAFbbyFhdIZHHuYLYBMRVHEp8p5NLX86vDIhhHdYoDSt9oi9HR65s09ruI
DUmwdwaA9Iq6UPGvI3J6jt0fLnKjCcZH7jUKoFfGnobRn+O4fxgrxP6mYdprIPBLFWSlsXuCWiMA
oYoHD6JAfhys9abKU9366gbEXfvwgXV5F7HZsYyNA3pVb7otAlplrfLfrLF7yjh68uHWsBd8e+r3
dHQWna+Zc1WTh7cfnLxvu8JbjWbq0nx2JYEOltUbiAR6OF0ri8lviHPbxQg86EUKnwf8ACNoKDx+
lCZYAdio/rdx0Ov9w1XTr0iK/NkvEhCdcqlnLSHMxZTq8LrQ+1CRaYXW8+dLUB5L73A1VB7M4EtU
dtrHIqaWVSEO4IQ+sV8gn7Tz9eiuaEpwIuehGpVtAljWXk2S37RqPSGmilZX/i+saHILkSNvUCgO
6W0lfqV6lhUHA+jW2TPT536ZBwAoEGdl29W1n1ljGG+sqTVzU6hGe4FDcB+uY2/GDKYX2yhGZFkD
/xhUskit0wgvy/x+qOIZj/mh7EnHk7HDLtUbJpCBLf8GlWlGHZ75zRAThDDOp1EHDkTCtYQhsd0s
J87+qe26JlHu/fZvVdXzj4reTT+btANFPTo7PssNHWGFGYv7DY6lFIWhr/CJDSrKch5BotRZEaxD
uS7bu4DxTmQhI+BPczxlpBM9rlmLqbTm9JKI4efNu5n3IcDBv+JriVQVrdR+4a6UZIkqJgWvLUeN
LlEFba/Bi1cghXKiN4qBFOcywMFJnG/zA1j/TemeES7ibGan5H7fuLKL/O8D1I5Hyhov1NQ5b/UV
LTCjfZiIFg/g/c4LfVnGpclrHzjHfCqwU6JeInwaNfGnZdVbLW3QhMLUugbVwu+rfXwYtwudkndC
mwTGo1yO5ah9UT5AwVsXxFnOA06QWe5omwHCLN7FUzuIEOJNKQDy3vrevShWhZGZXkJP33R01mWL
VmcyPO41aJPm7KYkmEBVyEaTWhf2/KjW/jLmpipG01VUvuEwto7zRqfHY5xmvo5KZX+Rv6eiMLvX
LdbKT1iA0/JDKznmnr2k02N0PhjxyjjshOlhaYVRRwD6ydcKR0NCLiEOvQ89BHYV6tet4xlNdwK8
52bXoFaj9neDweOeV9Sd27FEdo4WAjDwZKbtSLG4DHFZSDQzhrB/QvfcMtAOv3vfuaw+1xrZn6ag
Hs2+nc81563d17k9qWADwDFdB+u6i5CvKG4KhOzDIdJCOCtE0WBni8fnvGvzNgUTAn1XbgYlNtCF
2qpZZUAyAHLH+Y2w2PeY0eQUivX4+NWVWtXAJ1+RcJNrANlsH7W5bMmaZiBRzQejRAEw5RMw5pdQ
GhZJGSUB3J+PF8S1tRkKez/02JqkUHo3v51D3G9e4e4NxSXu4GB00zk21lSNT7Ehhatll5bWG+CX
ZZ909V27P5abt849zGLcbtTctDxNA8MAIT2jRHtVcFdO4nOfLpktB1mmUomb6IMXZ2SJaR2n5CTw
8m3gmLNTTnDM9s2gjVMTPsFnwGfe+LBNKsDwfk5+oeWXbm+cIsuFYjW9HWPTnQfbRquLs4NWNX4S
GC6Jo0t1rkcJIEcU4/X99JJ12Okqj5mO9ZRZ4vQeFvqomBE2rdaQFxcbAOBskaeuFef/VwFRhq4P
TKqRSDa5+qCI3kvEZCGIJTMq6fglp4X0dmqv5hHy2ycNw2NyPVKaLoBTdA51y94UnedoU3teKnS2
lGIbsGq+UiLfzmUP21jiWtqCMn4x0VLRxVYqQLH7MDbTj6m8Op93DV3sYsXUk7BJTMO9TetTRLYZ
OZJ77v0yEKs4lDX7/5Bysk9Dq3JAjBZ5hEjmDL+ukueF0lupnBs5msykWRdKM3hnQThq69e4nWdI
0QD2sM/axubWFFWh2P0OBW6SsGnTCW6H+cwaj3Qw3GXjOfgxtd8A3AT4eJMgrUoXpnhuYaLeFDH6
FV5z1/8XCT+ftSXR9TU/FcUtd/fzPF7PxGDdAHMSH13oNqxYn+DVTQSNH8M+S3k8QJ0a7qRqumAL
X0tne8eKdBt0yT37wb2Gxaprk098cBiRDvd5A2UxWTaLBwOXg25xDF/+o7C83fUGQZnmIbpxuNNT
gJIDfDd3n2YOdifMN8DA6u9HD2PfbTAv+BdxJhTbeOsSIshChr/EDsubEAtTUWSkiGcQl3MJ9FKS
XR5JoOvOXESRCtgANMFBDXtTRPljmxuUkWGMhL/pAeGsLXDpx1IJNH94XS8hJSqZuMWDgn88anUm
8mXv6tSuvoVrt3qRLifQgkvLnVh4cPG+wnkILwBFLVGocdS7oWvLlpv0SRJ5ADvCwgCvq8bTfTNt
P+MTph9XuAcbrcIyAqtPyJrjEo1/YY5OkCHybqz903LGy/3SDTyikcBkbW+fcIVHuAfACa8VdDJu
s0Zja9L2JTUNyDkhslCdRq5hf04qGMJQStAaonTBJu/UB8ZrUWYRa7kRNhdPEIO6jG0Aqrt23mjZ
gYd9Ur2qEsQiZE8qUomxjg3I3gZayIvUPpu+Dx9EEW104VhSHBZEYz7ZiGqba5rYK6qYyM5fsYMN
6vLrbn1GZYeKH32S7BBa6aVCM3qnruQQ7uo3RAfjwT7osiAmkRRO6OTuDWH4b9x76Su6EIIBb2Y6
xpcxeEg2yT7+UciH8GWwH6qcHdI9iTEcjmuUMOoDdZcg27e2arrgY+X47gvK4JlapdJDZW2Sg476
qx9z1sLVLb2DONs7HNYH6l3nDfmsUaF5PSHauUiJOvyLVLe2KxJ6zMpM3N0bn4fhzB1+jnsraeLF
Zrj7MgyB0I91a2L7Egl/YzbYMJEoMa6O7uERr9iQdPU8+9Vpk1jGhGqOY0dVaTTcolwhQhfc+Sv5
92VJolY/C7yI+ICdxsDHDciuqHCA4PnoO2z5QzKqZ9r8S4p4v2yAswjcbVLQ0DkhqnjxlcszaBB/
QMtlQGCnNPPo1n77Rq49tp7bDjicYnCSe62VuNzvoDwCi1idskX/b5AyDlpmG0PFG/u24eL5uZXV
nLjY3ayDPidSwRkj9rCPKLkaOX33XWgtxs6FvwWgafTF/mSrum78SeUk+Uv5gVbETg6jv086rguA
q05fUSN3zr2xML6d1q01+5mKrpk++sv4vgtACknSYdC9m1CdE3S30gmw8RevHrZ1rlodpZWlQUl5
YMLPy/EqCFp9RHaO9DMrH6PdqvS6HmgITf1r99sZpubTGiraUm4H67k0mU+q9WTgdZ1+/0hsRnXC
82VOuseYeGsKD6McY7qzcaZZDrl2O5qE7cTjZBksbR5v+ZdYIJVALkZfHijnUu5Zp7gtEzql27O7
W86bTVZfRFrCrMlw6dWFmaYHwl5FQYD/bzDYc2Qby6NPY/iCS8fK4y7DQNmCo5V25h9VLKSsG2jH
BzUdJRZkvdJyMZArw8vISC6nE0fb6g52yRifyG8Wr1LkBHll2mc6cvgNRlra7zuXMzz3dDMn3VXi
S3n0+t+qUxP2ciae8UkEjBegEJG/2mjf+6m8pbsKIOCaGL4IqOLI2RgpRtGEIaFxrJ1m9tWosdiG
7buT7RRI80cesnzqGK/OIHDhdS6+cQVe6d/TIS107GgfyEdvfLwouNGtNYVhv4ypUcNAoTvyzKW1
bylDU54O9OuXg8+vmdKa8Ct+H6SjZU0NbV434SYJPhph4KmfXfiHuEbM1XVEvtK3nGCHP4kHEUfY
d1hulrCeWhna+qsr+JktXbhvH5B5T6e7CIKL0vhbu3U3oFqGVVhUvIIUjQ7H5jnKRXka/x+cw7+Y
FeKWHIX4XH6//CrI0exW0JnIoK12/DeyAoEOdcATMLHhLecxig8X1OND5+xjpHFNOw133I+wFxzC
JxWarkA5QouFtl1jzvwVla481KG8xnwlLiDN6J2IZag0URCa5oSDdNULo+CW5/j4YB8gLcsLMtkW
XKiRcjZXr+0Vo59XMPFEARivi8138xFWWFN2YuPt7mkz3RMRvq/vKIa9L65WN5uecvGFvcSBvH1Q
irq4w/ivgNckCADkCIbmOdyVrSK8fG79NcpTq+Bzfe4Bg7vM9LpEaUNUo910kHEt6aGntBXbDfwd
W7Bnm1iv999U6Ss9XAKdV2BORET4uSEEjhm10OeP3Kc2drlxTjo7uf5oCmHnUdc+pqc9RmD1a6ff
BLG9F6Jc8y3aTzGna0SltJJwR5kijkomPMhgHBBMtKyegpSrVf+YL2vCZ2bzhI8ga+AwWtwqGUem
77DkYt6yAaTajQW1on8dwH+oJ6jLyvnKIDD5fO6C0hyXox+aVnR7m3xhKOeyf1XXDepSmxF4YsXU
KaU0l+EooPvYJ2njf8ke2lbnXjUARKOHEorUewzlI2aKow+roC4Ppkh0kMcxzv2j4uMUjRSEHVoG
DS5o5XQ+d9QOQ6idoJa+d0caCvOmsDJJ91zEkXl4nv8snJ344mVJ5cwmzFuLBg9IStcYH/pwQJd+
qTcsIzWerRw52EO5UWqRyVaP0YvE08+pCmlZHyt5nOSNjXxviOcF8QyNQe6KnIXRInQv+WRo10LF
BWBkqKtUlBTfd4x6/jxXlyJSedFurLNz/E6WTmz74TanfymWPtFlnInqRWvTwhrkud1lewUXXyxY
X9xCaKeJGS7KklSLKg5p2vQbpXk1dvNZiTnIfcd9pgqHCedD1jVdSeiMKMqceca30ag4ktKMyvGl
5Rjsz9aFCDfF2jHY8skFNpJfuwVsz6TvLKCjp9LRAGfv//8hM649KbCZK/BEJhQC4NDt9YXAbmcw
PLcWC/fmZ78iPE50pUa1w42TOLjxFZ22Br6Ha00PzyRurkapW7FnlorPa2XagapH+d6BfD+pFXHh
4xB2y+UHceaB8gtLl+bP/bDEaSUWSJh3c9R/F5d3Ypf7QP059NXjyV+Qxi7a3Ymn+LZq1BmjSCBo
IAUKO6gz7ZUdD31AVprKVSXicXlTn/O1ZWYy7/hsB67L1Z5APaUKWRn4tDxreowU81zBw0owRRlo
4bUbVCWYCn1gJPlZMRWPs25JY0ZzyZVZ6N2yj+d8dFItc1e/U4DSFBF00yA0l6ODscIFCnisewvt
T1BTOuFzYWiuHiqG4Tk39iclRX2ipcyUFuGsMXtBP//5OpbDPFhWh1mFyZII7C4hfSAAVDw6s4jw
1mg17ihXeo0ZV8oeEHEm7ca6K6GqlcWuT2tHiblwiQ43Gp1aH6GwvQ17V3G3OIbiHU8k36sXvVuu
tOmiaY+j1SKdVl7H1i6SzcmHf/SyIcUjasSl/bzRh5jmbBVodBXmJ+hgbyGAmldwfk2lnqVwMCTt
U5skMFPd3xoyyfswxDw29BDQ0IC8yHGNWQtkRi+ZF+Jn1mQ1G3vp79ywvEHd32IXc0AQbSwlY35O
eErrSZsw+K9C9zg8oDHk6IQwRJ80Hi/s2Bhiz7BA+PGCfmjD/paa6BWS3riCaP/qLM04XY76GOpy
zxgHetI/hNWku5Yi5zbH87ceDm4KzwRcaiweITIAb8CJGJrl4AmW+F9F3rMvZa2bl+9wwSxEsnbb
wca9YO/cix+of7t7fiRam+hb4q1PnXsh0KRyzPq3tcZP6/gNpT1bhFaSCrOFduB8CdiLxTGSc2EG
Ia0o0vEA4s+sGa8xs8HtG18LGychAfLiD5XHRFeSpnV4M/0/T5/S8TN2cb7ekLqgvp48ILO7pQq+
EFRi1tVd6PeWd8+qVxI3P8pxob1PKUUaNQeRjQFmmxNdKtDJ21H3bIescNSKCptY/jYK4tBU608F
vcsPBb2664R+DFGrlKxWoIkJ/HNaOMLAqgm+P66y8/TLjrN/MvJDOkN+SOuha81+DFpj9q68edFY
LKHvq890rFNh8ZaFNBSWqQdcd1gjDuOQiVuh4f275f0hAOwA4JOf3qWMmkqq9+gddvD5RzYS8w+t
JuuKYcfQoD4VLPenzuaGH3Mf8CybrLhXbKeNQFg/I08MuEWJcRfQkOxZ3d4E7Nu5ZhVuHDH4w5FW
uxiaYHycF2oaUrGaDxl67L2Yvnd9zPT8JsKcvYEeEMV9829v3iNUjAhIo8bl1hv/qFWyY2z0jsyJ
Y77J6u1dlTls+RZFr9vuOyz7IYJZ9nW1BiW71seGMaBgfPJNXx/9qLMX7cTUp9e7rEF8aqtqiv1e
2Im3mrRjO3kGc3DmqttgYXkj/JTYltCF/WiV6/H9jOEz02eZiJ63RgIxq8Lm0S6+le/KVnLuAAtU
dpM+OsDi3pRjodx6i8DU6Au5kMVoYpyAOUrxAjN6U+1xGMYxEuFubE4o3CocH8t+NULDQ2bZSjQh
SyBDsjI8oIdxtLiXoiZv3/81S3TQeEm1B9z5OTRkBZxhDY9RgnEzb3IPvA3IxrHsb5saTTw/Nz7o
1Y13t8As5NBgcL/RQiTielqr2OK36Eb/hGDw4kldQBVQ9qPZOn8R1U8x9M8KFcWuXFkky0MTowRA
Qzq5yQtMu1KIC9q+pVhmOFmuQX/E68YxziEQX5YXpl3B+3MYnyN8iuQrTuP1TmY9nGx+G8Oy9eps
S1CqTCxk+rkBCvM2cvhJ6j0cmx5ZfffpNF3738bZr+KiqI8ieST3ySaNf+I0NlCBz3C0TnCMg1yf
8uxgnwmLMA5H0IeJLcHjMeV/EdJGjQsh6pYa5rND3GJbPDQur9qwWBOtIMxyChNyNEG0bJXI4jnV
Wlegg/jIvttGxf3AyBIni25KPKAMycDkoTIlUMJghI6X1zBLaCSO9KSYB7Q6l2nkSS9yLoM3I9cU
XDFXck4LKEZhtupcirDgOyDUO5IFIWrLBDlL94ET42YNcPUHbXU7nARIOhU6k7mkgXVulU7sBDdk
05wHEIWw15f4g0QFX0Y1x8+mIk7NatndcaVtOKFouGlv4phRVpH0D7aaBCEKt7YzCEExqsAF4Y74
75C+PMSRE7je+8FwNYr9CuDI4lokwQBoMuKOJANAWBAgDL8tN/u6UtnMD6WhqoQgCSrsZWGHy54t
QX/GqnVNtRmRuhLJj/tjnzPP0ZTiEidvZZ+Q8QAJqv7FHjtxL+tNvwoF2nIULZuhAYQ6Jstlab1s
6aK8thI8Ij7IgQ81yBysq8HwLPJ0yEUP/CXyzl9hC0aRw+Map03A6AB+48OLognGe+D4SxzhBjak
wgEwfNIKZmeECIcDoE8EuIpeieXJMvkXEoRS5E5tX1sN2r3argPwEUY7uxJFJkBnfHX6Bx969KNR
qnIqcU2eux7cpZuSLPwA3OO3eK1V9LhrapyybmVsf3P1LeiS4/WTE39fD6LDrlkCN4WjEVzA3wpw
+OEyL/exAUGPCxJDcYfT2L1KEbpqjgWe6XHbX/hFkIkcmd2e2dpoTycjUfYVNZB7p5OeJZCFnE1O
C+Zx6flze8TN7Zye39uUAmbqVs3u7/nMCh30wIh+6T5gW4aACaudTtzoH+CKV25hV7arNcQ3spuD
noh+3Kwn9PKENAG2nml7EMNXeHeCVzUHjpl2uoQ1y3WEofL0YrReRWPGdFeah3VZUfjciczjZz0k
VoPQAp6kIi2i5S7DLmC6JQQMK/j7yIyeplZqrpvuSUBhbZZsXs701TYVfSKCaAHX2MwQF5zwnnoP
JZ9McsunLbiVw6Kk70N+DQ2K8+l3XSN+5bbapdRYZGOhN0feW/sszxScoZtu6H6Mtpxl3AgKXITK
/m3vvBSRo70EYMqEmGB6Ih+aQwrF9+mIRtQc+EFO0FOjZT/EMcJy5FHzkKa+UtlHDoZKjCLvSHBf
wYR6lg7XJyPTylOT1oREAXkWszm1s5JukiMSOZM9eARhDcsUUJ82cUjM8kQlt2UuxXfs1zuqOB5N
HeXWuZ0C6IDU04QRRhtFbRg0cl7yENq9p346NN/iwZvaqZ4bGIH/dGqG+nDIogayf92ODWjlCbNz
mFaPtaEqfVeMm5+L4u8bZRBsnvFS5tp6XEaIM7GYP7sf4HtzsZMSlD1zdUTAM301RS/s/fhOqTQM
A1eLEYwd9aUm0h62ypqt/W0TT8ibzRsb908vkHiyFWS8+lOaSDep3iAoSAvj3E7VjTWrKLZTfQBt
Ykfg88A3JJJD2b1VwsXg30vv/wj7jejoFKZXQKhMPn0lcItyJIwM12lXjqGHxsJcaZ+CjyeyUUGl
/w99QPetErm4rEH7XinfrXvPCC9lJizcijvyQjqtTeTtMpmYETWo1hURxhx0ZsfmY+ljcrYtp+lX
T4EuAcUsOQ5d3UeF7qCrKQ17lL8g6M0nEOLUhCM0Rxc5JWlTlD9/nFj1rCIgLQt36EgNVoC/Pu9O
0O4d9A19sAsDpyyx1SgDd3eQMyTMhnNDhx8Uu31HyYHBEl6aD+ywZVZeddo+ECGNSuCDknCPL9Ku
fRYfcCVEwmaMSKj8lqeem7N63FbJTCnuXGC6O7DDcOR+qNZubGmrnYAwn+3CdbSJrMMXGsT668hi
5YQykBLgMhtOkCWCT770veS2e2mNtdi0IB5cSgUx7xRhusOD2yqM7COcOiHQXf7Wb1YsNMsV+Vo0
J+en05V6MHiqO9J5gWz3wyK5T4sPUiLN2NL3emNQBxBOVloCV/78vhkHsgoKq8MUOTMLRu4tfCtA
C7Jl/kj9SF1j9HP/7Sojr5d/o2MlIZieyAQaSN9TDhHVkQqsWzA+OjBfesUXYt+XCqMZbTZmGnJf
deYta1oxSUPGKBiQowVF68Y23gpBTd/lRiDUI2fJ+jOT9ADuSiQtqNF6hfykCw1OuoYNlvlH6s5O
scyu5Fl9XFI1w9jDY9IBoW23SAWb4kX12jnxXZu4nFhbbvzQJBzRRMQlPlXe3GQw4QSvEUM6j+wO
2x8AWBhdEuDeqIWREyh5yH3txZk5wwuHhn+o9H34n3FgDvxiGBjXWriG3FOCT/uUki5x5ZFfDla5
EDgz1xtTdRCUl/+t+h564ZOucuAT3F7IKbXkbobs9Bu+Ll4Iu+yYgw/OJd+hcAEcVMnhGbBG560f
gAvgVofTaqIxFjKtwRYeZqeoHoxl+GOc9O/44vxSfvRbN6gQFijgV9n2Wk12vzXJ+BnjFgDGjze7
qZYxEmf1Qf1P4dgQTDe25m5H3rShjZKYxAGOWOEwJVXDFl9FbYraEtO9kkcv7SuEnTTF5Q8x4kry
Kp7j73RGnecWmT+G80P+QsE5nLQ7wd2F7a4gfrS/RVqkSHxtfEYHW2u8UhnF42EgmBTAeCl7W2cy
ca6PD4A+j4ZGk9Atv4uiBTAUuMkcOZEC5qfyRmxrvTW4f2ijOOJJrD5dsFvZ0n9Q9pyqfi1UG2fg
j0yq8MozqD3Q1VWF6DmWdnj3//rddhZEfv8vqo5j8X6pLdABNDmvXKlaHhArdGEcH7xrdrdvFohY
XuTR7LB9bQnxx4HpvauLh57UxDOqcsD+XNsx1Oxl5S4stJ/0TmbPUad4IhikhWFMrmk658IzuSqQ
5P+jtu6/ATVJGd4rERsIjw8++kuvMYY/Fg1+TMSyb2QEDmwl6MV3yt4JXaimUuLRuy+y6cwtE5D3
P9OWUnKhqSSpCqWyI/a7WQ3ouIVQI8KCRfOpHY47wgJUqWTvg2BWCkEYbQ8hWkK0AgKxOD66TJZg
/AMxZGrtJlu21r58RzR+7YbFHO8TXDl19S7oyCLXwj2hPg1H1PLOkclk5cQhHVX93h9Zqq+Ftioh
p1C5eO+kPV6YamnSFeNpncGRYJXDVD/5kki6ZNyDbWdGvAgvnFRaQAXh8mAueplBF9xSPgBNnjuF
QM6dtDxcWIZH6VPiQK6MAD7r2Idm0qxD1GRpc8rVWB1QqS2UBQ6n+V//11viOawINEY9h0c/+3of
PY/SVTIosW/oxaswomMyB6uIjuSZXm+Wrx7GRP6EqtcKdH/2RcpfXNgGgo+zCmc9X4LExhnnSPlP
9Scv6dWcPtC9sRzqOOaw4vfVT/4AnrXeGrzTxm8ulo7BKKpp8nhH/kNCVWLzC+n+0JFXe/hWQcqL
nLZ1DeT4QUgQzUooHXSsJquaYbHVyhzpUublP+rWOTBg7hJVAAeTdlzDqd/w9pv9RoatC8Cujbhb
Yl3qwkmT9G05R8GWB+RPFMps/gDtAIxputzW69e13XlFIfkhAye2tgaiXACVBVDbf2dX0Gz3IO7Q
52UyPOAp7P/LAgwdlMsqqDmEQ73I7B2PK9yERN9+XZKZDwBdbiCeNFMIM7zVocCajw7hh1+y+OJ3
AYeRQ+oLThPnwJpT3hr/iuc1iT3eVA2rQMAzagU3CghIXFS24RmzR/PjBNL5OHev+hFSuBzKQ9q7
UOenB7y2cynuDPktJaoYp8wkHlP9wvnVdL4PnQ55iKakvV6apu+wcG9JzD4exh6DUdnHQXQPj5pB
N80B9pUf4Sy4UkKkVMNFpUsH/icA07E5FFCOJymm3jsY+IkwUwfN5QgvtesYGxavjPC/RRt6bxRv
UWTPIT2P9MREPaLahQ5FOJunDij7Rzd/tAx/4TPd6XD7YRMxDbfFV+EsVeA+AJGpZeAr4lc0b81U
UtM1BtlJpvodtGEcF/BtT9Tq3HAaB79hxACuKjZjZ0RxasAVNsnNaOyE/vhlzLVrO3XcOFC+hg/I
K2WujNpbwGvK++wI76SDHSjerybMI+oKd+9LaGMyt8ykb6YgX9BWuGITeNFlzDhGWff6OqG5XyEc
KsZmrSQjAlCbAX14za/8OWmAHQeqcQ/4GUTshtG6Ges2PiklHlgUt3GbILj9VltQcUEv7snIT83P
DO+3FmvZ9jtyW7ifoYKTaxMzQNHaA9Y1MZUNCnG5Wvk3fnSsKOgGki2jeSpgQ5mV9SErvTR0ireZ
BcHCad15K1S2/ZD1Ge0FzmKN6bGofryugr0vSydudKnlJOgsMZWB3OzQbXMDfa8vUv8goAqxy0O1
auq6WN0rKp9YJuxDhOiqkkp+Ul0NLqya5OSRVLdTy1WCXhlFau8ulCzQbpl/xI59d39rLvdfnPDk
RbQw7T62Glxtn+9eY74hOT66xMMy9sw1UEWzr9rWc39fmtqedO0D0wRym6ehYODh0cqlgorOFIpY
xkJwqpeGEtmIYDWd4TIv/bQ7GiZMpk31LndfrbLUWmYhLZnemZZCZQy3u8pTpfNZh/+Bf3YdtyFh
egv7/uFrMTq1+552uPsoEnhBtWHuHCGG51LHwi4amRwy3LdmxVX293klqPuaHhSZuY4N0pJVCCZL
laIvNpydvXcYiA4YplFFVIJr07EvpNpRBBqNSrxBakLt/xIylPxrveWHHoRFsxPd+NURIN+jshBU
QJTsU//j9SzQr4D/01biPu9tCqhamBHPYu2BEtcxE31uPqDIQO07XpodEt2vdLTDRhB++plX4Whj
YzZAeAEtQznaTMRy23urBW4e5NYJYu7/rMx4WlnosYmtRYXUh0+ARJbqljXWsuoj4/NzHyz+4uBr
x3g0OeYcWNIsmF+qIHV9K4+yKzpFiIMX+jbFcVr1pu8CM7sW6s/6wu4bB5TmJmKXQBCHG3oPS4uA
UIk2xjHtq4j+EpCAUaMQU8hOSlGbiqscfpAuDvOQ9Mos3PKCRP+NI5ITnMPJAwkpvKhRZkYQq5Pc
cHnWaVi63SMRxp8gy8G8feGZxkALQsnsHThOT8Tbc232c8Nhkki0g7XUpfnNeudEnW5cm4WAfp6K
9h9cfSDVjnyxF088uqG8ACMq22J7J1hzOJU7I7H9OM02KUxAW6U2TIr+upjak8EOjdhlM6izwCO7
/KdJps/sNo0O1SySbPmrRT3XxGFkI1WxInKtxy8mMq1yYuPbw87cjEgrxVDjCNDiqoPsxaYUG/tG
10118BDlFpEiP3rEvYrxoLvmCyTK5ggBUjoNneZKKvjym8Omdr8dXEkO10cJEZjB5S8k1sv/RSPd
YG10yrNvgMFhNVI0GyaEqM9Us4q3vCdLxI+qKeyv81LSVpDXQr1ONkoBCr4tiYHOqJX7fj7AX9dL
C4mVFwdURpvJNLBJgxgMy134BgTzRPbduL6dnXIS6Nsr8kLIjxeDSxPV13H1Sx7dyjltACz2F9Ex
U9QIMSny3hWmsJOjgFg+3gPzEs2EOm0hP2DP6uRuCTB4lCk0zr+6nCtLc2eVm2POgxad8n+SDbR/
uts//diPA05IqlrlHcmXVX1VRXG/opE3UVWi/6KTXqlmDXSM2gZSqtcjeOiCKp2Z4geFGYgphnir
ew1zQ05PhNeSzyeb2mjMHiwg5D0Yn5QQPZJJz5uRRUnXSYOYz6uZKy9VcJ+ic01dr2610tk/X+1f
26sAbFM1zPWSSRlwfbcvXJY7Ic1TN4KjUBKyq3tVmuSkOxcB7jb6p5BDzKAvK+M1zRSPQT8+laAU
0hGfGLngDtKJ0FNtQmCGcvJkxmsFVU85/ibIlqCv8VKCVRlfRtkYPU8aeKHxL39twWBV9GK36e6/
sjvk2Dc4N36U0ZqhtglRWEHNrvrYxo04Ub5Jbh99Hctt5k02lLfAt15vVkj6D6aHHuJ+7FKsa2yM
hM5dLz1D2TTqvNxo5Ggbgi7tv186QD/gwzYjt043vXAoxiPTug1Cg3cGxsV4podsfkX9WbdrvM1l
oeY3Xbl1PeK/7k6sMz9aS/2hRMyNNodak6Zm055sVPQJYgGiYlS+Rs1zOUw+B9y/R/AhQyMBWwF1
iNKWlpH4+VqoC2JNhpH6lqV8c7+KsuA185K1MSRJ3xKjawC1Fco1rhjhVrQ/9WREPVR4Cuus7Hby
kVctXaJUb98cDABq5CamMmgAr665UVa152CyVQ8p29kVwzAryyHgJP07YFLIzETMT0eyDY7y7gsw
B937ch2UjzcyEidoMS9MSMWjO7CHonua/5zU8vIMRbOvMhbBa3rB9PUkND8FB7ZjVhllVG3qCfv2
qqN5B5X8GHfR9Z4ubQNBF3WeKjDFk12K/a4vHEj74x9BFFvJo1KaubB9Xbo+S9DVM+BByFJpbm67
4g5lTcTzux7MtsX6sOEBuiAWRrJlDrHRPyPDjwSMaSg8Z4TWtdnshcuLrDkZqb3QF0SoP5ZN12Zt
47Gaan8E4xcgegD3com5n7+F1LCgQpr1u0eqL4Ld5oJVYIo9IL+ZK142CttV83KJ+r4OiqfKt0gU
/97j7dViul9pYI02x5K9e6w0G5+C7ZZc74eWqXIYwS1wyVYufFm+6ULNnox7ZkbrbxNgKUogoZP6
12OzMyf3T3DsVRw7C+Z6H+sbLJvzhSMgBLxi9xW/WuuT09ee6WqnausMSNc26yNB5t2DGn1F/T7r
beDHGGVsDscUZqIJe8e1QdctEao3+EyNWl10sSXAmq8JxNF53O5IrBMiJs7Ffaf6Sri6Sg8kEPeb
FSlFjYBiB4F2Cl6Hrxo16etWDRj+PAUfPIKUwltk+uDXk0Pbt5+3zRMH6TauGqECcaafWIFcvkAx
4nxOTETON35ItliXshC6jXWb3x8wEGqNis+jGkeQTa+yK/8RlY+JMvN6csalHLfO17WWLed3vP94
cF1T1GVTG3H7O9KBH+QtZZ4v8Ep33ssMY8hMRxT3KFoOWhlfxrVG1YJVeg9ifALDrkwTUxuHkKpm
i9oaAYNl4wsIP9IEDRt4S26HI5ZxoBbJC17tp0kX82rF4CBqdVipQSFo9U5y6HQtEkToCJLQltx0
/TBb/CHjjUl6y5SJF3kt1+3hT04I408D2ImwXK3QB+vTD2nV7NPpR3wzpWe8nOJXnh13E+tdGDS8
nvbGYQtTaLwGIvxsmBVuYshIBG62XVw3Y/aD/GY1MBdhTJckpN7RUgkIAL9Uo7dbwov4dYK1YNly
fK+9lvp7J7HPR+hbtHmB9pbzBCtMizrNeWY/a6M1/vVETcjjlxZFZF2MQmy268Ch8+Va657yWToC
8Spgx5bKN8WcDb/8zH1mIVPn2uzeurFM+305dU/QFWWFZRH9Qxi6L9U4ZOqgR0Lng8YY9GIqfH4o
KviXh46z2cGp/Q+yio5r/iWuDvea3reTTVbVTTY8pUZOF+2fYYsI7oBbUcURAdvXUr6MLNn/9CWi
b6gxvhFf1WAy2aBiWt1yN0IehA5blguDvEs5UGVADIfFV6YmWqQmN8OvjF82v6ZM9qiDSXI8Jcck
eWX+72VhmziCSayGpIbsDLCZN/mSqWCijFEgAnie2eNbpC9uFwl1mCLw7a5gjxha+D/PpRuEfd6D
gUMrthG3h2oWhUwAApjLCpDZjpbWfQ/MS5aJ7KTGZNdGEYFIwaduTxq3WNdEaQE57AiKEwDY6I1H
IqX97ggmynIJ3IImuV1M1XgK0CDBLCVbn6BcPMMHLuaFNn08XHFsUUVXqJqjCWkChhKpttsD6++Z
we9GpvTEDpY6gp4vpxtc2PWkbWdCUnsJ1B0dTddH1OONbBkSgowNdPUIRphItvJr0G3GLvk5FTGt
wuReKdKm1y/q1Oc14vwG9obpoybD7HUZymuHb322ho17/piWcKiPEgDXFc+E9rW7otcwHDd6ZAfa
3ymrKAeJqo7ukqufAgElioAIFeLbzmtYWdyTlUc1R7in8FRuVraM62KlzGvKkg0p/zk3dF9HL08U
9d0AElc5G4zlpoTOgoxWGomgZCNXeeWyaHGnsHuMhzHAeDLl0P94AyCpMOtQ+6dVwLOSeRA3c5G6
2GF1cTXAjV2wyLRF91KD2JDymb+W5V9LpyP4fcSpQjcn4aOq3MRfNRAuTy+xyw63U0Wqfe1rxP9Y
4uaP9wrvr5/Pb/L3EEHlrPHdDur6fZNIhKJ7YMWnypWzoNu4Xk9Z0b15bsd00Z3jhZCsNgGAaYZ3
qCS8Vg9LetuczocKPjWvpbHzx4inCFFmDaCC6bndgRjl9LVZSO2AIpCNU4Ag9+I6o8tGnRZjd1ik
HEQP/Coo+2cZ+fGKfivRIfOAsxQWjf63uKxp1VovGraOKuQXlKmY1uEH9mtay6Rv8Z0P2LbGAq+J
wCuyft38BALI0BgGcyM/rZife8yeyOLhEQzEwyY66HiVHnzxQVOpz81Et1dU7XuEiSG/HE4VPxpJ
uIBos9Dg9SaP+g51FtkBlEsBzNOySIvaA+HFWajDy/nOaSpuIe86VF9V4+0UYhfCOWjxvmOVao6b
7Sdy1B9JT5ExJYTfAmg4Do/AD41hx61KqyUKTHCoLVFsIAqWr2RpAIod9vRzHiRw4fHGqllBXGfB
tUWLk6l2F0Os1OgD7/4yj5qIly+kKA8DM7QLSQjgx3FNuFyCIjDeQZncZQ12DV54NuBDqq7ZwCxp
NL6Ksuss2DWqRBcypY/Ttgs/HScjOog7M9F0hA0CzrvEU/OIwwnuPQ7FDk6MYl/I4v1BTicb4yKD
/NNEpzqUlrfrVjizB6vqRUxUimiS3VyjXTVYEISdm5rUXxtY7oU9M2s+B8Lg1YoWtEKta//hmi1J
3VOfXYcJwPKRtiD6TDWX6MC3hkMYV/GbcraSg3Q+gkKmhBJKdmQcEuHyrO7/AlldbX42oMp8jTZO
9ZKO1xsFdxxblxBc7W8HCEUEve46NzyUrRektU9Fn2X6EEZMC6JjjfwPP4tzykdDl+c9FSWp1qrP
+sts/+cVoudVoTYaJLu8bd3WiO747OJvLjFYOiqmR36saFRrPTUFIy0Gw8v6UsqA5qEsHcgrCLdw
lrTTQVlBEE3yJG8UmRdTvnZHlNLhk9lEjHKHAy5Vpu4yMC2KTz8lSFfSdk+Zhiiimeoi84+pRH77
H0gMiPP3lQlU+tPICPIO4ZvzXIADreoCMu1RN4ZBKudR7zhViUcg1dqbBBsplZTFe1hwz6bOtW0W
A7WhNViRzXCPAFN1DCkdcf1oBseZVuZK+S7OL1L4ziWaTNOpGUtgrlnJB84R+9YvY3DxU0OLYtNz
wOzpKDbmPt4RbqfMAKWnnFJdOEyffQIiMpN4lvhD4Fy6tpTi/+OCcHGgd/QSfuf1rTtjwq1DU/j3
iO2TTQK2+bTfJMFJN0Eox8bHh8lpDbWqCCU/JecYAXALh1ur4XZ7ncJiszwkAZJj6RBZr2ImHFpl
c47DtjiFwY6+gjqX+RJ3yG+VwSWFuUOuKtb4OkXvXKvrjBLEeD1OrpJ3nWOPARrwDslWtgi7z1Fh
ohpAPpc/QHEEuRxM/dwcLv+x+gZXIK+IptIChMRB8nT4O5foGdoOscK7TiFfl5rJiGDDem0jlfrH
gRhdnyZJCAMmPbwRfUakKjyZA0pbSKiUcSu5bDnigiZ85vXBr0Wv4IYIGxO5jWNcJp96ZNniNAcb
WfksClONNw3JigMjeDd/rF7NxhhB9Fi9VxrJYvSvpjePP38nnxjS9yxUsxG46A8ienE6wB4/tJAI
2LF4EZFElBXPkQnmlN81hELgUwhafi4uc5ag7DlMnU9iERNH7YczGmNbRHYcKBQqhOzgcaI+JR37
9+Ll6SWoA7V4JA8EuO5fkJbZjtw3bEK52nxNhTVO5fsPS54WiEwsWJHF9O6Bwnx/+yoMdNJKrx4p
2mayYE1EDsHbU/UwoBFvuWPchZzg7p4XsnfXv2Lb5YTpCRUVRzBLRJlClVjt+gXsxZm0rMMAB9Jm
Il/Ipy8CWMdpXI8gbsCzHVA2O31HDZdt7et/PjaJs3SyHQYtBrYr3YUFteqUY6gN+CAIsKh2gP9/
J43L25P4xn3F6T6lJu6xHK15SRJHevwAwiaB19MV4QTbuPkZDy0BaOZAe6UQHna+Rp9NuXglTYGm
P+bcIriYT3y1VTWOuwAca+ovj/SQoLPtHXhz9Gx+QdkPckmoqbD22mUd2JnH1M7skjf+e5Tx/udN
tHwzTO/+oMQjrdsUeeHlF6vVeE+yjJWVlM7/9RWyYtWRPX/BVxKAGlcAQxfzhcJDseSkij5BjQ5a
FxXdRUvnQxRVJ17fjaBAY4HsRAWiRK7bvbwyFIPeBIDEn0y1S/8jFog7ItG9J7uOsc2YeMfP23qd
gE5IBD4ymUBlU7FdqNnwB0EFzfvf9T40DxTWWYoVxkD73Rgn366HkRprlt1BFjpSwNEgJGB6/eOU
vv9XPGMPJ9Odk+lrjYafjmKLIBBFjNWk5ssReJjWBmnO7WURWkC8ckWKo73PVIPyUH0cWbha/7fE
D741Il7wo51KqVA96F+zIK5CE14JXpsEsWOSEcDQVbMThadR40hRHcM14miX+2QHag2nUgO4njoD
CF42RBwAN+avx/rzToP1+oEEyIU+82nl/Tj+VkeUOEtbYWCYoidj2Rwqvf1BHa6VDur7hBWrGMAX
lwNOONLGgkJNJ/6kPFKV6Trwc+x1b994RHOMpZ6/U1Dz6GxBYu7/kl2o5bLt60nq+KuJPJ9MFz9X
Rffu3Irf+peGTim5Vy4PuDY+fs/dcReWBf3PNYnxIy2hoEKh+55HjjEJZ4VOCCqqM4vIsjizKBqj
T/zNzD6kc2dWgQSI17tC9QAmMqLy1D9rWOT8EBU4cM8XKKvlTyf99QQ+GM7fSusFr4aPaqAIospJ
qyTHXleux1UjhSMarJOUSrRXVKdhRYrQjFA524lj6bFWNqY2YoZl4DLKnnhMc4BtO2eE7NaorObO
vi4DMXtMEj4JTHvanx0plpcZRGofcxCVXA/sW0kWA3/0IqSoMv1pptbHVKIpiN5QB2DYOavtMOyq
y2x79vRZNd827PiO3Esx41x5NJGu2wa6iVA4buuR2NIF3XnO2RAyNPgkBWTHl91NHfTJh4bbcQSz
eRPpKcLuYbSzHF2Yd9ZUfB7CO1lBn6yBrA2BmN+VMzBAcY0i6G3AbLIZ4ZL4e5EehFrJeuZH8M/r
pBmyf4tDLXgA0SN3gv/7ocSGj3rhz8kZk4lCURz5ROI4FeH3Ew5DsN4+TCSij9/njp/oA/rT454i
gaD4kNuOt1/PPna9dxkmq451WPxpW7fCWb0um6IHhNUIj5nBgTmD9oosbxqnXoeJ6qrFo4U7hgUM
NEU5yz3XKSepkzLA7iAJwbyXjfgaD/d5ErmNFtti7ULGhm9wyp5xla35hln4xdwT5KmHEnAVImJO
UKvIovRC3kgK+Yu03a4yiOUR6a5vi3Xn7ydSixkGwot3ii7Lp3vYk6k0u3IANJ0qYM960C7uU9ng
rzX2P4UyjlE3Y1WCdyVA3zykAA8EGzBiP7s0O2EZ6mVrxGGy9Ywod5yLdqtyHfd1HHbztErBVZo/
Z2bNre30p5HfIRY60TbLy3irGGXgO3LFq50BEFTl+SiIXHawPICDb4W7sxs3BzJr+UgLCxZ6K3Ye
+Jp4xLvvysEiJHfLiN4fxXa4KVqamc5DcW6/s43D7I2OvdlVZJGvsFCcue5a5hZaGm947p2e+WU8
RVVAr+9+PVlaTpZzqqXMsMIlAgXxM5PuoRAaogc2LTxxhfBDmeWyhEF0AQGVudAsHbI0eMirBspD
+pP3OM76oyvz0gbqP1M+P8vGU3ZKeOtWuXIMaHSIJ7SHOaH+bxyALQCN0I2Sm1tZ2AzZtTYjfjIt
gkpwbth7UoA6Tft/5bBk0fW2ATdMddrknuKJ/y79ijNOI1VmUvIxa+BlkUKOv86jZzGBdHXe9Qvk
WR/04cir6JmeaZJ3xrsI9V8dUKZQh3cCuyIkLBzMuDndzUw/XGUoyDstoWwmJYRGpGMZ4AYJasJn
H6g/XfMZ2sUNyV6LRo4ZB4PyTgwUDCUL102tjmUMZXaEXSEIRMxXV9IWXR+MZAjhOWGdFmO9+Nm5
PzrLt5XJmzc3GC9WnmDKY5iiSJrVho4EZKX1oKZ3KMhqhzhWYBpSW/9DmjLiewu6Dra+cr2j2oQj
osCU7LlAQbslGuxJ/C24WHb0x0HCsVgytQcNDEVy+cA4bfZ3kBdB6ANFF52a9mUR5EV0sXbmzVBr
NK/aB1/Fj/B2bTrQsvHaH9wChA7H5Zmgh+vXEE/Qm5cVcW5bTGTsILMh0Nmf4XIcct9aSTdi5F/5
XqiYPKOIb4AKbDFedXK2GEmgCVavznsPfW8LI3dUz4AUMpR2yZ+VV9ZCvLBGezrDz/YfD1YHqPjx
k0F6PIT31Wf3UqzFWCvLNgz6MsSSrylft+2clZ7fRYIqV1wDJ0N1OhVlH4V331fyQAuqmOel2bGO
frZ33p0I5NENvpyfJN5d7eROZEeWT5ktZaQDEt1HjykPUhsLeCb6iHnK5U+NZAQtK+fyIS4/hX/F
Kw8C/4dOKQ2MI0DOgwhltTP9PyzERhGnwx/Bb7+pLmn5uPI4725ZtqqR0Cc5mnKqVgHvmjH43T4S
qSz9IWWKh96xv8v8pQsUMI4bFrnnC9gT+N6w8S0N1v0Lpaud/E+6thtVVJU0Zm+6me8cRk5aOsgF
8hD7Z80+tFRukXNQEKhjtF/shiM1TMcGLtsxyOncemen2xKXl5A2xzROcuFFhpQkaK729eFUhoKM
8gGSBnkc7SOyRaRWn8s0Jeueeb4FdjwdCDr8DMmQQRmCm4SnI0h0hkuTU68zt3uKKFSSnxNuH+ZO
aWZutxVzvGgn+TqlptTS/mFQTxzJGBXhpVOJ6qu/wMWCpLd9Q8NyiBD/GqspABvo0fcEGf82t6BT
3dHvLVGBBVPmh194tEMzUY5Tg4B4pnUfYp3BmQqgw+zv+OImhQMf2UuOI5IWUKwdBNKUK7UvkNID
Zt9Z9nr4jToAKF+8W+zpyQgjtgwUZkVktAVMtwzlIqpX62Y+S2ULdyPEdV+9/TEB7w9YZCfLiquP
uYp1Cld+Ve9MBtdM5DyWz8e1vtRaFMjNHS/RH0NrrmAT8hW3B0ojqM7eUiKRAMis7n+ja+9TAG3j
dl56qCgLAH9xzxClDpS4apJ0LlUXa6wvsXiGHPoPdxXtoqth2Cn1QhWye+u66mw8S/L8okjyO2Pk
njGdkiuC5n+LSCEDgNNo9tWQpUXmaDl/dq6jme5jhKHNVssW4C4shcMaZ1heofhP2zb9z2u5sJ/P
OkfXjFc4/emW/FGbo+2oO1aWY+AwK4UKX36CZPqFQp+y7O51RGv67CItPbFH3Obmv+OhMCcxPqKd
FOQuWWSXq/ucuK7NbgbkOetDDF2CdnkyUD7gyfUNU9kLl4DqnEy194ckeFNjQkUQR2A5nWrB9Prz
unlsaeUFEahSTo6yfpDiNoWO2xfj4bu8jEyZKmSWcZJ1PxZVEYuxFGHYMlZ0jr3izPF2+Q9203sv
+LuDAQaLHexHwalGyMqqM8lYTXN3FiOdOfxZhG/SqUumJVZB3YJx18QGiVWP38EUeCorL1VtVJyU
7CqfonvLsGuwnpxxWik93v2KBW5YXKtnvLfCTXwY9FHEXYFCpO1IXWVKJC1AdYQDyxSrdL0R7JN8
QuuIlzNNPLnMqzCqxhvKQLOURV19u2KmBCB/2KC58+BvYVbHcG7KFI+adpyVOotNgfUFmEJhOutC
tDVjpgOe9DJZ5azWRO8SSLxANeMBS4MLQwNAPD1ESE2MsOQrYNGHDXBk4NTJyiZ1UeJ1GVHc8dLC
nSOLJn60a9Xrz8s0BiytkcGX42kYNhTPbc/hANML2foZlGdNPZGiamatjxlpdbpGii/rVC5ibO90
L12BxfM7dTe3Pr5wOKHZbg3UQ8QmSUju5pvkGCP+kP4rFu6MO4SwuMf8nMiii/j9PHB4yJQ2vLu5
tn+zI01MDx28ot3vl2orKljustnoKqdRNym0T5nUfultenpxkBmYWr9nsxWhxrCr+QCZUSk15m/n
Isu/w+LL6+EJhTk0fUlLhDKTVAwO1a/tkn3BK+joDqd0FuNlQFRd67Rk//m3X3gVU71f0iFFP4Hz
etGvdZK3A+QtyFef6Z4bgWoJJQL/6TXXrQs3xeBEsq9btwcYNwTY2R5OwUMieXaDXXZGiKqKuFnB
O7mTEniklHDHlAPvhvRoSWk/SXzakSLdqKTBhC/Xh7H+Llv/lhbsdYu1qD3E1ltu4PH5pepB+fSX
RY1Cey5nMrh91Eop1PmHum1pKuYa+SWxoc1k4rhTnIYs1XFUM2CVwFzuFXrM+HjaOb7AoYi0DCvB
to5w5aMcKw/EIdyqC3S8PKbnheNxbkN6CX/VRhnC/oP0TtxX2ZUD9y8Ol3BAqiYdLqxH7ST1PV1h
RGetH0QeW3DH9iRG1vXhIU2y554GABrD/+j/cbhbC6v8Wy33cET/mM55Wvg6uJpnI8eKLCTc+3CL
7DkjtCdJyleNo91iWMgznQULU/s+S5QjjW+AsUHjJ7qLH/2hd00CF3jhO5UeIYKeIT04j1bgn0Zr
l52Z6l8hP6dsAe+9f8pXAGo0I5jnpNIhw/5WWZJ3lN6LSwCX/OWxw1sgMpuZ/8Jgn1a90/XajT7B
6evqStRb6h8Zab8vb8gcSKMpImdMCaWuaRw71rLIiUz1WXU55+R/IBnldC6JOodFsss5CgQ5aVNT
MVv+Y0WDFMgrrx9OcWbOCSU+Cxjqo6vMa1Z/sXT/7QBpO1gMxDUBwRjtq/x8UwT0FOS68raoesGX
mEYiUqGHv6r6jBsfGBDQm1qp6e2fRuEVDOQ3fgqfQlFr26AdegqZYNUIeX9DVrYB9IeTrV5r7Ktj
pTMOtFdrWDJM3S7elDYIgwpUHaF7XSFWaa6X3r2DsAfrXVZ8sz4xyK5pVLcdXvZuW7fzxd+6TEMv
rseMmWlJ2+HVJ5IjsVfQ0asDpyGBqTWfrHBoQXdrBG8iXHXuxaAfgo4GGc2TFHQ3GopC3EIHYDM5
rNEJy5CqaUAp3CuTkikD8S429vM6ZXwSg5r8GS4GOE1LrsFckOjpSxk1AmHTTbMtCgpaLD447MRP
R81dVa1gsAWU2dM/xBEwrJV0LnASgfZLTbUU7UXFrJOstpmvCa0HaveqGLAkEWtVp/P5Ei/yGWt8
21owFfT2FbE0x0iEGwDiPJI41IZG/wOAtH35E5lD5mHSz7T/+3ZkvHDIk4qaWOcZPdBN6ypWJupd
1l84I0EEwgk4QnaqcYJLoOjyJITOYCxfZjOCpUKdc1vBc9Y0fMeGdxE/o2GQN/nGxArYQvoXN7Y/
rzyF3Ylyn6QFuBgbMMUN0Agx2EgqrepOD7cbqTEkQ7vB/JmuQx087+ziaAEnuV/bB1+O77tTVVRB
MY/rGDUbv+TmHrmi8aS/8psAr4mJZWrzGKdBpV8c0Cpr3EFWTevOnebLzsL3ivh1QPG6PQ7FO90Y
uSe54D1LqcaoNKpxmDsOxuCCTEVAUklyp31h+XmGlMB2PGGIBf5+3CoQb/GQGh50CiBMKjm6foEc
bYJtXFlxlcNRJLbOK/0yTVa8Ut0SAlsJ9WP4CLb3WzIssfR28k59u+3oNXSvkxWWdmO7214o60+2
7zYU0ctekqJkHbqMSOVVYev7qJ4PHxQKH0WWQy5r9ZElfinRQGJOQ/rkf1txCAhtxl2Dtv0duv1b
5VK9ohC0DXnNsTCLmyNCvMR3EP8ueFdTqfcQ9Py4dBoXE42s3UPbyJptFEolnlLR59DyHaM9gFVo
s1Z/5Xz3uJMQg7dlCLnSyB3IxSc11Yhl+634eFbrmWtHJKM/ZxxatmATEoJgVFiJvt5MQZ/2imUv
/KS2N8vvaj+d/pyIeMccoGkv3ipYQdCR+rEhp2tIhCwlWpFIGI7AUTNZCZuIrV4s1zPNH01MyORn
mSGLL0LP5Ze+VD0wRMhziqvR+yzFKZKL/zQNi38fJGDG1CjF0Q6qKDqlTL9ltsWJoqU0NFHxjRwB
OtIReG5jXlHrbh+IiIYB7EOkJATioYQBbgXU/TYfavhDbcLDVUy22bT25kPOLBL4edPH3lf3vJSm
/K5em/B69FwOr4ul5EPRHNy/9rmu5pqu8jpejwk/u1aLRB+aJ1Ke4JBHftl/fXJbHvc0v+YvzOtK
VV7xnR+fTkvhCHq40L4M+25oyJUshS07hHIgCwf2/j9cIOtipy8l5l9MBGh+hRTMufuWMhldHLuA
9ZsEwv2rzGoggn59S3dy1zO32XgepHoPy5opYbKExqcedIh1h3u51KkT/mbFu8xE/lvwFZ12a6EI
hpQKYfKqLyx0skf3ViOEgZlRbr7p/nSgztpXgWZmTprbQxzt/uOg3p5QgCizNKk8+QOGaSVFv6qo
mOJcAwdCtLssaoC7fJdyKv8VXwHr+FNXeEax3viLH2qKX1jNND30tFXcQW/ZbC49zeTgAET+7zEf
GGJQiJ+CFBN4pBmEoImrMSBf7KW7CcxpQZCwpiKPNhyYT6r9JWaKLIxLyOMMuciBg3VVxwmo2tmO
un4N3xuZXvjGL5AIcjKbdUdy6Q/EaRLuclv2FOantyIKGsTTxPCBTDBR7rCLp0/6bg/257WJTTYC
YP3DuvcwJLl80mAsycRfpENrA8hO3qJeLAVKbTmDdwdHRMWt+K3SIwz3Hr2F0PEjOBPCob05mPon
ImlTqZIA/1sx3Y4GHIV459AclK/8u+FQp1YZqF3tkQBV+1NfY4yZNrpNHUT4YWwwfz+bq1efmRiD
r6T/VqPGYk5l1gykiN9EBXgpfwiI2yAzP8BAgvjH9GxpE/9xI8U+dFIxfigXOQQ79NKCpsXtcAGV
TnnCfks+q8DU1dVEfrvH5laGeRCzTPv+eJq/DwSSF0WC8yPlq2i1VxrSJXWoxeugW7p0/SYoJgVZ
bt9DNZsCaiD7g5XRDovj2JdptvI6+sRm5mXYwtBfcu70TiKxZnQYCDgolTO91B8ZXicNoopfGmZk
xk31yZMn/jstxK4PQPzoQpEAZZF96/W3iTiEJ3czsBJnkxu9SKsimYIjQAYyWKstOOJzWBEWo0KQ
to4rTqeQom5H6+FZ6FqQRO4mv+TvEf8GG4saSyboBni1hIo4EpGiLsgZsprj69HW6DT9cWtJg0Mq
52Zd6rWUQqHxq23GK+UvSI7Y+qfiAw6gPiVCj4y6lm2eqjM1IOlKrt5Vo5hArF6Sr4t/DZISI88D
FvcXgljk2zHo7SL0iKb8ZoxwJT51FXwZK64mVOYhUn5szvLn7RNxJrxQw/u2UWJ58NkkJKtytWNN
8/jDdfoEAoYgPdXojf8XoQQfLfyKgUtxsoN9bp4jRWz2x+/Ko1s1NDnOrub+tayZ/ts5NnHoRJAH
9qiL15gEJbQBQv1WZNtFzd+R0VmbOxte63xiHoDkl43rBBMmUJuyaf80Mr6KW5sMb5YGU/ZZfgsM
ObeFvZM4C/LS8hC2rZLvvqKtrcfi0cFjVzKx2SqRLWDLCaPxYquwqXeN7/StXY9nn4qGRyeTAVPJ
bQUwinSOsU+WpWsGMqppgndVhJnPWVAiAYjv46i23lGDArN/x7fp/kDyKHEIyfLuT7FPVKMtXhAo
tQQVanf/dwFG91DUM7IF5bGJ/uMCvOF9QEDNPH46n1QqfF2pIVHmS02Ig68/ZAp5DNV74qIIr/7Z
vNDo2XfJuQkC+RTjg62fX2wQfyqAne9o7zEskv/QZIS4SOwqu2sYKR73fKvGB9WXT2OQUR7vimnt
4M0Yl3KQPj4mYekzxT/JhlLT1weBwZC8YVGr0zXSVmc+eadrfg8KbpVL/6w2ohKR5Q2YL61a1KCj
ozJPguEONCJz62JtuaE1GwyrmZj9OWIZaJg5xbLpWyCAnbou34CyiGXHcWDR+sug/Er/LkmzNFEM
CCR+NFTJQsxF/zY2WOm8YC+y89EWZpqnffU6Br6Die763wY4+4lC/etlRFfTuorwDfYkdqwHcNq0
xChqgdjjtgYD2p+XoUm0xb7nVVwGb3vZnjxRSVVKLh9bEPaZ4y/bKBp0L1W9Bu1sSxz8hd5EGKJ/
SOikC1HTqEzOcSNaej3CYNNqhE95dvqdjrFVlWnoQelbvCXCth8Dmk/hbXvlJ1zgBwSsB9Ou2ReX
snzZ09oueFZ35TmLE11HjJPiZkzQnhjulkwBTox7e8YcmxYSwrvkR3I/D+2URDnCM5y0YmzjfgIn
/xxiMH49T5Q/GFHQjiYyRirBLojJtcfVy7CuV2eMV9so8FtmKvQyCsYu2ev7lC76H+WTs/5L/Gan
/WmCPMKSingZ6oNkIhUsoTYFo6jWQWisHjoAnxKmaGDtuB/vxSvnOWJfUeWTRAHpHIsz1tMZNAxa
ad38dpISKxWGnWY/8Z+3C4FJOS0xM0yxngeiwac9q4ZQ5DLJlrRB7QwPFHCNDeVzz2zXQixI79Uf
8uA8r4g6EhJysMSeNta1usiOjBQ5wCUeRfe/aeqWNiCFgPPHtCOR5S8PKuwa/+K3cltScqD8Q/z2
Xhc/cypjzqnGvpkQ6FnelxcBGQatzHomy/LlD4ZZVQV9eG/fz4JnDxd+YdItP8mbnPF7hX2S2JYs
8UVTJNMwWZpVzW0Ms04dCBAwe+t9ixIJYtw8ioe7f2GBJ+F5d0XKAkMy42N9UmSMxNo5SbyCD4Ik
ZqLOjozGWBK9CnqVuwJwafB2gzz3BmewyQoIpPx2gXhK935v7S2i1Jp1cVCLzq+/R07YIPmaSQ7U
bhUHIseAUQZiIQotuFfDYImF2Nxc6Y/CzXjQpADP0i/s77EbjcNJ+xE8z9N4l37gEDUlUTlC0MKA
FeaFprvy5hwrjSMo723Eam2jbeITNXk4XHohhP3uZ8Nqd6D/QzLFnDhaW5nznBbzamvZ9zZSOY4V
0EKQlLeTRP7m9tgsI1vlgP1GFJCLqApOFTDHKVwHJMIcUPHPHdfu8hjyfN+natNwSf2qG2obJyAH
FH0pDoc+vmq2lbAhHYBpq6VfvHxueI8dtIrLfk4U5T8Gw+cFWfav29U2ByEpf2gd2zCuHCZFonlQ
tUIS765+EBqq/jU4TqHs74ZH6NXCmQ/d/nBkl24+fLLF8caVvtFyYsVA/DAVNwnDNjHSRoWde39J
TYUY47/gkEzJzD95sHVQZUDy4bCM+G/JllYlZKwv70PE0yIUlsrcT89+q+Z6XzaBDJu4bPATUldX
TovpAQ0RWhDM4jDiCGDNe4eECFGhW5V1t1k1BPJum+eSPuWVOa3EgqdntjsvdABoqQjwi15YeLu/
WcWcCFgOntToldun7UALgPhCFHJ4ZWA73DL+37GMD1pDjOU7+I7wSuKSBuckE3srVmlZtu1tShwk
w+ZsRYEwocsuPWBAPw6ON9QaRM7Zocl01cREX1D0/uZbkIVF6bVIIj45h/QnUBLJtmChDTC64gqF
2EVt74L/t9evcnroItoxVFfCgtPZ1M1f1bm4T0QD6P/DWZl0YfZiKjqURMMHXHbQiDx2Mg00KONB
v0yLibax5bigwPNPCYr/dZi3P/2x5pgGtVydFSdCcdjQVqXZJpgQuhRxSGiME2DuEBIHNVfZYp1M
mLbtVv2N851HRwcGm9ktwKBsurRw2c02csKVuNsjVnxEY6RYS3TXBkmeTLaWnNLxLUUK7oboylVF
2hpLFvNTgWKVPhDpABxbLTmwDbaLby7m4p34134WSkAfIisYLSgjCBuMXMSltNQEH5/BOb9fzkb9
qx9IxPogFHKYo0iNxO36om4Nb0YJS5k1VgqoxlF8cAixVX6iarzsO/Nk+eZtSNJYkZWOv/AXb4kj
CD0/ueT91CbgMSua/iUoPZI8Vuy/PiW8nQIoeruBICFg0qEopbzM9OltsBDHaotHEaZ2e9RjL+qA
LmV8Mc82nsqFNVrzwyxTQDghmCe8zt7qQtiW2MQyFYF+w2X8zTtuYWL/KvBdNlkcw8MzHosK2rVZ
hL8QTJ8rmt4CeNp++VgcTQBrPyRf0BTe652KoNwQUjndCWcYxVPYgz2wrmWrqJyL5u/mGcg9O4jx
WVjfIo1k31ye0wIo4KWBfjg/VOzLMjSjV1fcGTDAF2fF6GLxc0EK/Sg6DrmshsFfL7JT3ZWY23sO
ndHXWeJn1qUiSuGBaj14k4sJ7ozvG/97tECj7Q5YKl/9viu2tDD4kMmTzybSmk1BM9pNJf8cR7wJ
fMubuSyz20bjkyWktAWex29xwcJ9UhGZUuaMLH3rQyhvQLa9mkFvSiSmqdnLLGLsqn80cB+Ipnu/
JiR3DAJ2Kkd4W3WKbxNDIcPFvCEwSEaEDZkmHSmlY29WQ+FU4duMoRWeBLDrJCGMqaTCWSlK5pvU
FLHD5lsgi7IaTLw9m6lS1zVk4CZqervbwZtaj+7DYmM0ZX/2q3lBu/sanhYDkmXjLbjuAFfo1ndl
ErMYj6/O5x7ZmzXbXCUzMDYT+xKxK9UUVA7UPxXQBgRmWmmb2GX1g87WYv91GIGCdDWxpjor13RL
s7T79iBiohmelbnu13xnsZ2SXyETU30uPn+zAHJhFT+Zl6zwBu/xWWliqHghbPv8EVxRExp+hXOL
Chdry/6unEJDhMksBrxjClRiaFNeQG8622XaNQn+MJ7EE6OtBZmBNmanTFZJzHup2meVpG3n8Zt1
twcAWaGVWaEUb5OBOwIGLq/eHNmzxRgp0Kfevsi7o+vXUVfBRthlzlOWnyFt3M5OxTd/0T7RaOG4
wiNjbK3qaWcjUKrqS0WhMG/EwyagKerETOcb+mty6HlLQMDaBUDLSydNDq5RSiI4h146cReDEC3v
pX6W2sFSB827Y77iGCv9DPeyIl/hUgOqbGpWAJwMPJGntAADLYVeXKireCo4CNorK3wTU/CwMUf4
XgO1awlxCBqENZib7KS35irp7xxZVsPNnq/PPtHaGaOPdKahP84FWf+vsX20MbGBvLWgk3GP8Uyx
X00RXzhT8inwtcFn6RJ4oHnPDm5G3qo5fEEIvIXwR4yQXOiVSqUls9tsxDQQ5wbFsMZKMA5+ILKC
clKyUKrSaylF+WzuPXKxLbWIsoKnLNPQf+YljgTlvSgyGNjbUKKe/wvgk6Ojdlx4WDcuNwfVZ1oj
tFCjirwjukWZbox57n7A0M2T0h3Mbn6W0Nnh/zp4ZfxiJOFjFm7ATXJTvzkYz8nw2eU7E5zBQMjE
U3n+g2zfu85hwknkBWaaM7FXtL2QSQ4Bp+rr/1w31DzhhBy0FCYJTXKfSKFy1D4jtfWUoE7O2wTl
eYeJ7j/7uenK1aJ/RaCKXB4KnPsCSRduxIUszmB03TL5+F+UkuBQuGRDygQA6dExRP+XyzCYJkLq
1fSdsf1iDhJrm5BG3sLHKFJWiGEvI98LMA/pJUutMGEwnoPv1eexHoM4go/L/PmOqXQnNkaMf1/p
K1WUbdRvVUqEclYffJ0Rj/1aGK5VOPCv3MAOHWFJ/uPZDh34klFvuSd0ik3Q7HRHiSIElJWYNrCT
n5fsAgBqzv7NxmhzDid8hL1Yfv58zQs/aZlW5gZb8Th9yV7+96TJ5eZsMI4DZICsWNlDSPIPsUMf
UABcv/yRsMjyllKgrRGFflF7lvJIx6rNvfb7+JSOOx8qkUFNav+QeCEx37o4Np4eFRWPNlLfIn8K
xaA3lX/jfbcDJWHE/Lh0z3vCJzVot+8cn4Pp+iyxg4tdQ40fsac2b3nB8AOy7/GBf/ZudTFgcWQL
jZ5UaGz9OFF2o0F4shVzZY6Y3WSdkS19TqP+zZjE2wdNxL/7k7giDS1+sbjlJ8abGCSghDv7gI0u
xePumBnc9Qxu5dQEpaoRrcZiJhEu/N6CKUNp/rCDeK37VuqKNZ6onpBh9zXhBVMBidFbslL1AEsf
YImktLpMQBj/vV7G7JiH3rxhYkcR8BTv/BmSV0+oTOADic2Qfph59Wofz/i8mz9vTix0LD4/HRup
qle3LgwGcRqu0Qgh9MARPtzrRwtpRaB2rAlfngmJzhg4uaNUXzmzWsnECqPC6XHMPeTuLX+1ntb5
Kx2Rk0Euq89pNtjx6laEydjNj592I6UMIxzACX+ZPLoHubYCWxv8+GSp6qXCCUHI1qnWf/efxJ4D
+dU+LhYXWAHYCB1GQ1MIfGssr7MLW8Wqx9Xd/wKXrcNiykMOTJndyWDLk3B8/br0J6sgOudz98EU
1eGRGQ89tW+nYDG3j2pGdfADXZ7bvyJFnSwfFUCueP8fpr7P0tcCccR8ffs2ConnxsvHjSDiNZ+a
M3Fllqw6FKSsReqsPhQK1NqnPIVA39LHLaQiL1vyZgARYJh1hvJKys2oPpphrP0enCVDxEcArk7+
Z8R2a9iTG+I6q5QNG5DuJznI3XrrCSsHvW54JD6vGbVy6LGdflSHec90rF2PFu2hRcKatIjYoGTQ
HJSDO1LptT9FJMGDtgxNrJov6ZAKiktqBdZlbTMyXaSBxtYF03b3m6TKzHN8OQAIe7IY4l9BtFMX
zJkgntF4CMVDpVqUsU7ahz9E8VTCwpBO8HliEYuy5RQZFUhAICNqSY+0P1MD8KBI7+gg229OjSPt
oE5vd+TyuH0EcX2XO9njHbmp3fs7l+KkF6UITVNtXY3s0fW2a49YPYMgh6l3HyV9rzgaYgCvFbWB
MrEFt79LM09beSjf9GzLogyTu8+5cAWVJS88mOb4BUSH1H8SEGBY2YCh1eh+nksDyMqhiHXexQ8k
SVDtrr2nINhO4xU4x3TqM9DYrvh+GQafWpvX1mDocsJH0d9gX2NM209s96UL8nydZiDBwH1MXnxx
EqQiR002A5TN3BTfQS4uuffS3DOUSGwEydkx6NGbZsaJJj20R9vDeZPXZr4PIO78UMoFavP/8I2P
nTKWXr8r+pla1o54SRt8y56tE1gRZizMk5HvgkRlHyFP9KldgU4lkyZEAaFARkLxyGbbNqNFVfZY
fumCarM2/6KLkgMvO5yRXeh3nNy5BjyxakD2zrCmuNbTUtZeVl6742NAw+SHAIOr0p/Fq0HZFdPx
MlEQGQc6NVizQCtGpyBU5y3ap8Yd+KzCfgY5zgyH6OmnsrfEf7p2Lqc/vs8PZh6WLC1mZDp8Eydf
4X20VHoaOHSXIk/gXrVH4xyycvnv8BqafVK8SPBQlTn2tt2k9mECyQqxW0mY84O7CCaWAtTUs+Ir
AV8cogR/X4cs6gzxW9j8QYYHmzi03RSRDh1r/EhFdiGQmNCKYg14nW7S72eToaTySOWi5XBhW/G6
iiAFpyKIZwHTP1MWZ6+GjSUWkCHiq/4e1dPdSn6Ol5eGP5aRG+sx2uzbOfdiRExkRieFKQWHENEY
fjVZiRMSqlqA8TuNdGa9qT6W6S3JIG1lVZyhQ1dXvawLx1OiC6gUAh5gaq2ZC+WNyLPeezRe6i15
Su2NYJqlkSziHLEo8ospgYtJIDFGS5KVAVzLRbz/B0IqI0ggasfWjQ+VuSLW4YO/CkBv4D5i5mLn
qdBNfC4qE1z271p7siqPV/D9+MYo99qlSHHzAVxI2QNT3cBMn7mSTAo68fImbMdosSfVT8oq4A6d
JJevZdqfqzmMWfOTXbddFYnbGHF0SRnejiA0MyVhJDpPOnCpym/C9CorEQbDvb19u+XlZMW70Yyn
hsfj4ti6+8fXpogoC0Zq2QDK5bOEFGk5uqjYnYFDCHD9YDwHK+syI24KjArEqoKnyHKKoMXwXgFD
oDNakvnrnXBBtNpazQkuQvfGm4tdyPJas4FEn4q28fJ03fGpVVP4aFj9yz3lSQ+cRVMm3ZUSqYEF
9aISgoyDvRnjunnAF0MMxVQE5tQWtpwfoZreqQPYlPV4+IofBi1c6DKrTcYWmsemEp0b7IgkJtZI
/OB/IcS1EfTqeQvOLIRqbZ8C2mgxdzW7KlN8XV9ogPpf8nHkbvZQWhj6Kb2IMLyAacjJWLqPezCp
9EmiEcybbbLALKNiDDATHfBMCgAnnWdNpSv3Yof8P0jdR4Dz/mLBGlowchZHLsz20f67HoT+R2cz
PpM6dgmYTpLidRUoYcFHXP3C4O+YsAY22IWbqAybIj8rv75EwzaqW8m/o8bNyVFgx0ky9Sw8QPgU
jmIDGRV6A4R1P9KBhXQ+oly6JUE5vsK2W1qPxxFFxm/oQUeiwNMLqUqM71cWbTtMT4BSx5Mb05GB
BdJP5KZfFG1Sd0I3s5wjXpUOAXxn4LAWoygcMP4IZXHXEaNiUeN/l+ZiL/SgEGRgTk2zegj18yzD
KaXNJ+no1s7Dc5wFhI+M0Wj8mRpzsvK4Nw07fI5dJUXO4BHn1I+uccasAsr7xj7Hc47xJd5FKGWh
lMiY3Dqdm49geZH6yE3eIidLbZhOKQ9zQ4WtIzbFBngwzTYPd9eki1+0WSgnvy8zXE4li0/IAMtH
k2m+zsEW0WacccjG6wILkrv4lB0e6BYg7s7BYLzMV6U1/JnOggO7lolfpEX7OKny7b58Mon2g9fj
l7Qu65lRKWemfS/GrDdQH1h+5IYSjrP1EJOOUY8JQ38NlWgUFiYXPUIMA3hUftUTKYP0fVhnz7sR
QMOGBNLLw3LqniMQbx6/6rTgenLyRHMrXuMKU5ZDVi2wLfEzi/m1oinOaJNluVKPnbBjogxNrWjU
wcODyGUIaY/AT2+DK+XwWVi0thwWT19QHCgN4HOUR4pDqtz1WXkIDL2BgRFG27OqNgYVXJ52nUTf
xWPBZ30XBEtD+tdwZ7n+8BLt9ddTCmK9//swecgqKIx8QKoRgsWUwDcmEAP4gr9vz5DNABc4oxDv
lQLeYZ0U+uCvQQ2aGRxwk9PYowKLfYFOu8AUpLF8fBrGB+01HkUDtM4FLG11KYdXRBPnlfBOp0Is
r408SAJCB8P8F951ndO4ritRuC7AK5hE2GR9Hh1ioy6LLXRXIxzwr0wGyOQ62xgwvh1Eq7NeiebZ
L7QksnQHMLrN5t6dM+7qiItfdFdjwPBtilMFfWrROxw8ytMACPx/nlSz2MGAKvHvryRX63tgvfEZ
8DrkQQ9jHa3Hxg3MZ/Djed2aPF2gtPojJBC0Nn6WN+JFPl1Oi+Khm93LDDUZF+Y5Y4g0HCE21KIg
aCwfx4MA3OrweKo6XmSkKvsnvx2OtgvISuG6xqkgz91sw9Xw3hTBxlsXLmxVXB0XJ7T23ip4Hw2z
vg9X770/coOe5MLxpi2mK17nrfNcbBsM1wz/qGc5AvqUUX2/el+uPrGQA6aqCu+IaGn9CM8Fh6Cc
VHBNns1f/raCbB3B6sYBCae2seGuuXqKCwWcemQzpnCwMSs3T38EipDsMLQq6SPY0gBPWWRbVXm8
xLR6KYcxHMUf7C84yXXw1L7BX1Qa4siYYrZO1/DPCOED+4YU/RwdVEl0VEoAtd4DnySbiCKUNFHO
6g6uzSKhFkg01yaOREwoC3RqBzaYZoWRbfhsAKccODwxUXgxC5VLrCViNicU4+HZgRUyWMx2m/K2
xAhaqoXNjJ90qJDfHWNTH0JDJzJkCx7fS8p4oYzUTZHUP1NVYwQ64hycI56SKmmt4+JSFbv0YJOw
Y7mQtActKvuqImIj//VwWPifO4ShkWrTD5uMok1jDruxdZVAJODFkX6ZAbMl8KLssV2zzsLIdfdl
8E09p2IlF7qI2btI0INtguFyLi8Z6UnqU26SOmRlfTrLctzV///AHgRuuywnEFtvxvFu+TWYMeb6
oWM6Gv7mfbsDY7B1x14f+EpGEx3W96ZfjVFjt9apwEMmPYofAi0b1OA82rj6l4YQmBGLBuV+VXx8
QmMacLT/3WWByGYrYLQM43X/Lut9f/H37P0RhHiyL9W7Due3A/9WypmflRHSlLbQSiKTvuYAFZJN
LVTCKuGTNWBFrPsKyDtpigGRmd35hIdr2dIfr9WK3E3RHOE9wSN3IAHaXxm73vWdQbJfCJUJcvE0
3pM0vm/cvF5bqJ60RJj1nD5DIq2s6HGhp85Ktpy+8oVdaYeQj8cPboU05fLp/XUmQulasV4KGye3
HP2mX2RFKkvm7dnbuwbAg7IJ7uQ0kW2jcmvtY0HqB1eshtmgXzKLCm+VgIiNt9hNxV15TXOb9ewU
opeREwMfYNkURcVmDsfIHONJDlTIDuPE9pfUYjHwhtAgfYDZw+XXS3CBbL/9bxmknaXzOeoRzhgq
tvnukcgYeLuEN71rW0NdmHCdk1OoOQEgx+URrO0D/8IX1bwujenyKLI0uexjm6pxI68x2NUB9vGA
K+SDyWYRV9QJu5SgmWxLIgx5Bb1qgHc7tnsEnmt7803PEmuHuj/wuXKDHr7eglI+SbRN+eY4LSHW
HF1Y6Rviiflld59Zm5dfcN4rlov2nFwXmqpj6D+Balpzh0JJWUI0xX/5fsJkyAxvhDlrCTzodEwY
Vs/ITDgTtZ9xnrY0NkJfQ6nOryQmC6atSt9TfjCjf9c5MCctbbQzsvdm4KsiLX3vN7e/fiPq75aN
hI0iD6EIsBNUNnl8B5dEpY7ZgCoL//stfmWZXSp2INyCWjDQUDGGOuMbzkh72Q0SJ97j9zu2wi2D
ar8A/XmyKJFVo618sI1RdApfPikwauDXi6vMCtbjICZtEsi3JAGafGZKzKPw6c9wDgFuWw4tNmns
ZOUQ6/FJlyuUj5Kg3RUBy/y6Gnajcoqc7bLFulCrd74+nRRTbbPHz2XiSv2rbtp/mr6QpsjJ9W0Y
+ccF/15rbwM2KUT2g7VHGViw3RPRLEknNrPyFiFUW/r0CuAPc5RjXjpf88DCksKEo/Cm8DgErnuv
hVTNxh/bcXUdQCuEsTLJv0dhp0rviSfzVtUI7XZAdFxsuS1DepgxTnf0WVodRcU51Di8idgvcOVM
szbz5wmguHJM8gDJjzGpvY6wKnSIPipFnPoXZCin5Y2EQuquPDhCQiag/Iq5YsR2FeTWERLfdEVr
4C7TZkjIsKZ5tiJkSB1Uay2R1Mv8zNGihgZ8e2YTm2+1bdzJCZMKr/k/TRZZHM/o2OKz+S7VmvVL
DcC2m/s0jMjvuw4Ok6IkFk7Uc1buRfKIhR+MKBEh5hpkSzpIIByeWnt0xbCS9+337peFaUxkxxLs
Og0ag6Q09WzUKcGQnf1X1xvgFkv5lUqnLDhwgeC+8ctih7llzM3dEOH477jAgqXsYlS0u39rU9vI
J1MuI5mxCOETPfRTGor3cp+Q122aCW8UNRKYv+dg4wRg31+JIvVvB8msQxLqF1yr25xx/IvwukcO
jYi+FG8eGZlKHJG47giQyqU7qXTb9iQDHSDHD79NRZV94IuAhbJNDZcAYwP6WPV6sacJdzzenhu7
liqXUMLvVB4epgCg8XQeCXYBTOk64ONOLbLef2lGrVdnrkgeMZmUZn1Sxl6BC1NOpIK6yawH5kGR
id+X4MAyp87phwLjaZwrvWufiJRM00dGW31MrmSiYZQ0NU6IUtNnHdMZcfEA8N93acFCvrS2leZz
KRs1ril9gqYpmxSfoEihirT3+eq3ZTNkvbJpshSGNsgl3kq7vZiJVzeIwORZh+Llrm73+gnjTJ7S
bvBXSWpbEqtrIyKoNuQvWAK5DUyJnl+bhuArlYhAaSe1iueSuB/61GR9COiZZ2KwmFq0aTsfRsAY
A6iRJGfN5ZpewOCJxEsF76j/Gs+ICLGLUCTyMdPJPkK4MLvgp097zgo9IPZ+cjNU6nk8XtQjmWAi
LrBl+YA1hwqdDOOgiK8NOZiQY3RFcQGlG7BNuo98GeVCSENxpEY13lAnM8kE4BXxw1G9jinR/N6f
g72XTKE8SxIkKzgrfDfctdMsGSRJ48g0Y7gG9OQ/IExEXKXCT3CJpExoW9JSYxA/oDHjAhnT2LxY
aNxJgluHU39yjl1FDFaloeg0Xanc61sH+d9enUMl3wD+wgcw43nn7E51u4wqyoJFsZ5jUfw3vkT3
AXHzbHEg2XHyZl9gGhtaywVhPKjDfGM7H1pu+JzRtELbWq1BUwdjuQ+OMzhEl/hCQBSh7pGXFjlC
Wh+8UqTRFF4uooxcS2CEGk8Pv+jx/Wuo6ZbJbwqnUPMIyauBM8cYEQVo0PlgGz/Y/8wGE9QebcGo
256EB/87ZVWryMcESkUXXjEbWeh8cWLsfg7/qq+LrMkMJ64gzpNeTHXbGBI+iL/MjTpgKaSLlzCl
eSmpn0tqRydvh/1Plc+w/6hXbHM7IozGGwqLEG9K2Vm/VEAD2nqSTZROTo5tla+ZEfe1ZbyaUoEU
hFblxm1M9wpDaCwxyclVsqlsCh9tQTXWVzluyr10rFrRWAlKPa6LKpvpvPFeGbnoMfcpDabD+PIm
4ZPRy8QUzrgiZ+1eqhZWJsISN4ur7PQFLKvtqWInrT6Khg/6Z0s6AzfJk01dmYY4UCdb9SDPqU02
x8YEzE3r3XtseHWav2oBoz+BlEJRNlyCNJmoWhU5BF5Drtgt27IfjllP5kmm61DGE6A4Q3lz0kRw
JYikER4396spOynLzWhdV741xfwZ1wZFdXgYHMi3EhG3KkyXOoZJ1oC/YgOatJOPyojrdaKn8F7X
6WaTTRPauvr+wwRJHH1QqLBKExVd4vKtIer0Nls+eZFFrYxCgy/r+Dpo83IYcHOXYCMBo/1Qnw1j
F9F11IghLp5BvmrZDT6EScK3cctGtru69LiA6VP1cIwuS9XroZa22RFWe+IDxQQz4LFmPXKVE5GZ
8zBcnYMLRJIqnOLbmF3hLXZswdQYT3ciwAARJSoWcuIo20+7Y5+SaAdSH9q9QQe89mVifq5JtGbD
L6cp8YMi9UtTmgKMIeaO0aWW10oE2fNPiyGPpAHQs3qGfQHFXBHJ5LPJEZbgw5D9Ntp9/sa0l5Xx
qU/c3H+RLAw+Y31RSMXtHyJl19e3/IdSm0wn6NOcJRLBpG2Z6MtS/06nNxf7eshA1Yy1EQqreYjs
YN3Az/2mL8Is5nFXiqWGwun9wj0vSQlP0E2AJxIUfaIs6wPz7fX+Jj7CIHuurw9m4u8upP/wMRPw
lK2m7m0cz3o3c90dONYb+qsazQGXP+wblB/ZI+9oohVTpfnBS5HoJuC82vHF6TRQoqnIj45CKJPR
Kco8HtV6mHsG2tVPAzBSQbA7xYZkBuiWZjQkyy0+7bGykH0MAIoyl687Q8/hQM3oS1CBZ+pVxWk0
Bd18VdgQUZvosHHbo0GK9zz0Iv9Y9r+bpq44qYnnIW+W1QTiqn/0+IHPZbCNe0yhLH8JgeyQ24MC
URTXcyzYbnpyfkKYVP0MrUWTL9GByDmecStdiMX8vidcUl5qp9jSX8Fa0vjcIFDTqTVnB0T+zeA8
9wWFMZqSRe59thXlcL3kuUGge/KuH1o8AtiStochI+5J/5TX/H/rrIpXgTdWFXfYRQ174qdcAT8D
KbJuMSsGieIXt8+tYGTPLoM63ObzgY8+YRAfhol3io7UQa6BzFhFqqbZu9gHv71CVxNnuFTIT04u
acy0w7P9HNDMkg9M9x1+QwDIlAgQdtfTJwGqi9tne89A7QORNp8EHJtr/+fnAFQXquq+7suFs/WC
gwkPCWef8/It4j/D0KeG7jBpVls3YlmnnXxTPfOsDcmGdGwtdVxCa2HxOBoX68EOlEBY6q5t4iPG
9255olTjOfyNOE518SfveBOdwAndrGsHL90ZsLAXsfR+aXZrwpCMQP1Rjypzebq4Gaqoou2Z3CEX
3g0aRAPvttp+f40K6IVSWejvreaMi26URG7bAZiuBNbXYXDN+tMnNsH+PfnDhAyp9L2mgzihzRgE
7+b0u76+EZPnBD86TtBPi1oNZbs6ap8mRaTbM6/P/QQ2mHTAvoo7H4bynlOl9WYKcBHE5x+ag7Fc
K+BjcXnrDcJCgSIzGLOcqTLqQUY9xJfAZi+2MuDJPkV9Gh7OqtLhLncKymPbvouFPuAmM+UttTyC
K3oJESHs3iU07xML58iCdDoYEXKGIZnnDYFkLluKLaGyHpjPJerhhnzZ5i1VsEkErxJm9GyW6TrW
ygmY+hE0ho0kvhkWBNVa7rm0rI0p8UaT++fmNb1RoJxxfeWZKdYJNatMcF2T5mG8yC/sSL6f5zyP
68PWnH18I4dfdy6LKw6TVONyOLmJSqbVQV0DDItZAOYhvv7+tLaX+jmwHh7ZfJa3BPc9+/xdKOpW
SLAlb9R44yLmRHpPPBYGgsvtzEQ1CFJTR/0TxfNVGB9CiFA6Nun/wLLBLzDDC1H8apBtuC4lsbLO
oXZJQGEMVzGv8qzsJKxuWywjpnIkZpVVNX7p61CJ+uVqizTPliewI03KbXiRBalmvUUvhaOYvZgi
Ntqk+eaaGInC5NOZO3CLFgPquBn0iKj/4lrSnyBti8E0pP+bL1V6XJHpm5qcPur9fs0+3//qugKH
CpRAxkzfO57E8d5EgJMlxrpjYsRRCS1LDWOVGaFX0KbBY+Rrg5YYdoliMFO6Ta43pWhZcrd0zCr1
1lbbcj6qm8/sHGaJ50zdd/tEDFPHDc1yG/i5W5PCunar1m2Rme85/dMxJYtGP5suZOTciuc6Evf6
B9K889gEM/RzNVbpsThkEGusBu81s6fmSp93hMEW04SVs5EeWZQ6m4eh2bAEH5djDbqtQex/wbym
wkz4O2ruRze6qZixoiHm48MVZD57cJXWCKcGLUzPP2L/xUHB+xZEAgKkou4K2jHDi56Dy69YmXST
OWFXu27z9dRS1RLFY0JBuDV+vwXHKNBRfoF23ycMHhkeaHvumi0o+FdVDUe3kbp/zdydecwxODWs
2EUzD2WGqWtUgax5DWU9rNrMbTOPA8U6+0NalotfLU2KC6bZUR6N2h0Dw7BXssO0lp8dutNpjhO7
QTgtX5I1WKTXaJeelr3sm33tKtoHxVaKRV8AVwuCIMGQqXgJq5npJDe9yg8lm5JT5+ar+WeFr6/R
KPn5Mul76dUygzTHzYXPv16IzCARRJ811uf8z2iS9oE3Cv7xVrnGYuYu2fEykqS+um6LmUlcIwNw
ebTdEXfjfjr0/1oo4xLwHtREdSKrKmn5zUeQy0GnBe8RmOP/QJGIr78J363wiLaVlH/PDHpgx5up
i9Lgu/GlFqDueW+WMxpIvzuhUw4CtXiK+gNfxcEfeOXx+Ix3GEuZ628Ot4Sbvmhv77zP6X0P+mrq
0OSjIHZncN/4fmgTjbvF2TG1cLyGabRk9YabMoe0J2pBbopXvSYCa12yLu5DfhE/qIaMZcaNorsp
q/uCCT9ncXm9/qQsMc7Fi53KzBPvGPjcJ0kkGU9M5tKzQZ0+4VDPLTbo5ib9/zJ7rZUpPB3ueJlD
/Euy+zPvZcRmmb+/0NDhfdDNAHSALT4OZV3/BeDeJ+nmrMjJOQ9XpOgQt1/d0Eg2yLVh3L0m9PKL
6rnG+Btd9XtcjKh9qS/pFVrniMV6rtZMhxy7YJ8y0ZBUwzO7h5wS3J6egS5ENZSdKBfJFLrItUR+
+/pUzfAmfmsj0CQ5aXrk/h8AKWETr7E1RASnj3tpj8RsEAFz870cM4atkiZVOSawxAlGBNdKrvq5
b8JIxErWKPNX3C53feB7oeFMVajT71lcl1aZRAoKZFrd22CZKn6WCvsiLA7kPwLmbee5YznrU9SZ
xbbdbMnuzsKffq+XkU2Jpk9CIBFUV/0LwjVkoCYvL9x3ZgldDs5286LPF/7Va39dcqAmvwix1dUa
4vKP3SkldvB5VubZXjqrjtFvRz3FOUj+8LhXiL4OWmeZUBteFv82HpZoI+qvLwbosMrHU/SG5UWK
8d2Vk5yiyerxsQdB7e+qGMg2tTQvv7YJw/M2oCZxz+L34fTKzQhvXl9VbRINXsGTq0dnAeAZ8ks6
x+p9iOqanTAfad8PBhVh0LsFW52NpcVpF6YGnWpNL0om6QQ1hSG0FtnnhDusFtsjYeGpE0nNmSLf
RrZ9WVUKdqGjnkYC8XQDIugj+x36qwZdrgrjUlFid4Lv+zxcdq4n+wcmfCN3cca01ZprN8HmOmaP
9D/k8bqLe1w9DljsCA8wATPMrbdlijfNxppHWrDJEy8BI7CqpLBvlAMgQA+sXW8uwYEpiF1UW41d
JY24KGLVukOl4vol96w0z0NNtcxeulVjxmRfI6TJmZeO406XFdaZUS/svZ4ALBLzJWYW3hSF+8rL
mu5W5OE9zwfLPi3mX7l4fOde6282XFoUG0dkAs6NBbkDpcbhPnnHqLs4f+b/RJ9qH3gseb7Wk3+X
HHYpkqy2VnboRFcTl9ev4dWCmfllfBY2QppT9l8Sput1gWglKs2yIW3T3UW+0+T5OrxBai3kqzX0
+rHMxCGxTLaluZncMCHJJePeM+htikaa5MLayuMGij4nEB9sn7kdgEZG4VVZKPF7pzjmXkrsmW2K
ZYULC62aA1DsbwqsWEVeoqQVY0M3Hbp0uOe4lQyhJSiGm8iFY2zDeSptzUAJOWmAFzKrvI3no1+c
rrSq/5c62XR1CHaYX9GfFX15F9Vpsuq6buSpYTor4W7ZF7pAVWP9S6+3M8QRyfQYMhdYZZVSrkzw
+9TzA4ChhOEkQOcxutQhGw4IYX2UD4w51NKPuL9Kj2cZhXV905IT6Lvv6+5dXgPTtg6HekfRnL0u
EyTHPmxHNqUThCzuL6AgHbhisdAEKBSmRU4Jv6aumxQ9oo4i/aBSe2ATj3wkN23Wz5Yd18LhjxxX
ad83Tic11AjlXlSxbz2/t0MYxFyb6VV4/DJ9bMy/xheDbufB2o6ESksjLyKXRBX7znnBNKbD7jst
8imFa5XaCVZMmqal/syhsKuBuRvseo0iHYkJacklqsvALYdVbC891NcXVGBN5B/kuZiMNRSI2Dpr
YURf236874LE1pr8/V3dhskwPOSZxU/S0OXOZ83VSF7PFsTe7GJ3Jeh2o5tbbzMQcYsYawg06Ofa
kkMHuWCShuHvstA5TFRuuyq76ttxZG++lGb1RcExqSVAWOzjxc5DILeY5NnMzJsqamDZUG0MN9JE
sR9dvFVGUelUHUf3WGifHT8tFR7mUQ6U8J6G+Ik9i0x4NQ4f+oAwAuNhKdDkVQ0tAFnZidvkyjAz
hIFUzF+qwr9AvydpeaPC0xWSwM9x37ah1iI5S5jp/GGBvv9DSHgwErWC3str64Bnmm1/RA2c4BPH
pSzbe/FNozJiRcyDoWkN6xxcbSWHqMFbiyi7tJt9DNMK8pPjYAabDp07g4Gm2SZ2V33Dj7RkTAvW
V8FdPoSJmzoxU9uweH+8BsjO1TWfQ3C6TSTnLIvQMjV2nreCJch5Ydz5YqLkbjK5wkrgfu16GRd/
pqhH9z/33WauoAMzDDeXGT7dMYX+KuNIowhTIYp3lt8aHSeKFT9PBz7+jI7ERb/9rtDwefF7TF2z
kyxNkKOpW09V2Y1FvXVLrLyUgSuFcJHInkB5H4FEdEPESOAe8kaimRhTnsWNAZFZYfZpMisotuem
7T6aWr+DSSekOnfYwZjFe1JzgiOhFEqmRL0KD1rZ0cMnie93Zl6fgbN1I9V8moSiUI2UIo2YZztB
WuWAip2eMYpiNEuC2fW97vOxemTViwe8sPIIeDO94ATNLbbPG6u/czKzb4gVXg9wAeBPwFaa/zP5
gkvzJV6UecbH7xbsAuoL318wB8sCu4WdUhlOgFh+dfV3DnWk+eS0fEd3lWHaHHmghEMiEil8sBwx
JaIt9WoY8P65xh+Xtd86/TOB9yy8iyTp5OYTWomx7jo7Pq/cl1liVGNwqF4Y9obtbnfkL/2w1nTH
NqfxaTVxOpmG6lIXFDvGBlKFvhdYXx4xE7/+LIKLPV9WROuPzGvHHJaNJv4dbUcrNv4kOYnM1BbW
FdBtWEye5Uph3AIZmNPwop2oDCoDRbqIFHpBHOqqJUiDahWa4tsqVAjVPe4UUq/av0bjzR+Gl2u0
9Q1c1ZE7Bn6JVJGpz6zM9oRG/DVQPhKLypNl+gvFm3Jriq1ennQryO9izUUO258Jxg3YmdIcVgCM
s/Zpb+98uGhtmDk2V28VXCqBhPIXNdrvstp442oAy96HuArI1p7F8t2rpkGsJQmgsZ6iNWm65dut
7ur+TGfylX8cZ8qSQRRv/VidNqFCTLF44soi2Yu10gXsTl/SfLzqW0Tl2Xz9BpRxAwQ6jwED6rW6
zXivjwUEYKKsCVs0/Y+zajgqQ84/7x3Dolw/xHelfVHV3tK0Pc3kyOK5ISKLEm47ehJUl9KxrKbP
znsqmpUDoX1Wzw9shyX/B+R2QaHQM0B0NNiqHb4cNMSw5Zofk9mY6lVaQ6czg34iK4UKRfr2E0IL
AvmCctyjpmV1MDILqBSTe18zzzBiPqq5Mx+bJnwdkk/XPI5huV7j+S56lNWsFe66SWzmDytXUebd
pduBauH7DIoWt8qy0hFWW4I3fuzzTjVwXiNAorkwg1tl7XtStNJGTx0volh6UE7rVxcFnDTZv4Vg
+6IOjl1lIBzgAh2HtPynj+n7kQg8pWR3gVzeh7/X813I9IFginVGAeFnM16RVI5wXruJkplfkzZY
RpSi3crzzSnNn75XV406ABEm10ZZOWy4FJ1TR1So+/oIpDuWbuCxA9+onnDVJLcObSukLd3c9Lif
BsrKwVRtnz8tHva/R/mWimBevPAEJUiLaSXJ9kdoywI6IXhBMrVGMA0ciFvZZBI2keCGC8rKEsjt
Wy6Vm0r7TGA5pU7RaRgWeS/pTFyqZAsJdxJFrgGlcQja1ORRFsT+TVC3OfzBfibRUPrKBoBGfpeX
B04TsH2bJtvSKjiO1rL65xBKT0wv9wZglrfKT7oX59aA+UvkWvVw1UHSzi3Ht2zxbUoyib41RWTR
9LAxGfTQ4Ek8lRRqjRUOBscybNF9L6vtaPFkW2bI2j2TbzKYcd3Lza5jmM7u/Fh4tmK6z2+ys0GL
YMJ/3oPkuOOGBexM9E/Aq1bmi1BO5dkxFZu4rvRFfL+MEmKbzL+4CYBbZH+SleFknb0SMjB3fxB5
unmugqQfZC1UEHY/GAibOEg8Livlst1EcPe6+LhLmgN9u3Eh4D+rKqStOiRAm11W6vjjQuTYA5Qr
9UkXNYhoyTAoAhO7c4ACQTbl7CH7axaj0ZfJ5F/r9jnWOCjPtO6NK58lr6pggBvXNnRFZixPwnHw
ri7wWVCAdIkCiupStdOSm8UD+q05i4S5oeSNZ6YFJ54hJYkdm5pfDAolXT0AWUR4wMdiqKjprMtX
mOmA7o524SajQ/p9TDdpuN44ik+1MCkRMkdzQCRgcB8uVLhFS3wp/Krx74emCZ/qYhcgxBp88MwD
NLuyfjFZTEHarJhKfQLUk+ViJmyAiSRtbmmx/qZuCkkfoaU1P9iiPn3iBkyFmFcldwM99p3q0mqF
Rkijx2xO7AK/7ottAXOYLGA8ZpMH9yOCEajL68HI1nNT6wrZPObwAZPfPiqUvMkxzrYWmyBPy6Z+
Fg1Pqx3bijfMzvW02HAfl6ZRVdIt7K/JQV9aFWZXljOlQN1RWhFAwyG8qEY4JX3+R0fUXk8cZQRb
xcn7pxrJuOmGEUEGdXnNd4dJtyUwMDqIStCSvXKBEn60TzflVwYj9zQt0u0In6OTtzgQLFHDsEJU
a1cKv5w+SlMMWlb5Yun+FWc61xOInZlW6hdzz1djxcEiXbhpTSw7F5zD7/4TdFMZRJQ+fqIUIeE+
9zAJoFZSp7oEfRUEjggBNWTXLTiqAD5z72hv3DYLZBbdJ/t0kPXj5B0lAF30ETWTVJxXVNlZQuCz
0ZAcjBlmNQkXcaoefAW6UOGkkTPhsn6hBaLj723FplH6XPzN3vaO1XUCDUK7Ft/3QhufWz6XD1/J
vmcnQRKeZeBe0XnI9gNvZLhU1kAfgVtufUQsS5xK5EqyIHoejDBgzXgxoYtHzmUTseugLrpRxam4
3k7J7VfHexNRckFr8S6K8VhbzudUK7mJQcvYEnaIqShAX2UwLTae9yTb+fHOMYNbvC1jVlBPAOSd
kPEvLsrkFzUF5KvlUR35pGBgGEe4vzM7JYoWidk6TersoKF+9ZHADCrzPQVCR1UXuPuLi7HC0Y92
oZy+cIDfcxhYxgyltcL4PCS16sHaH62EESlbzdu1BNM0BLzEJ8j15uR/c5+LwYjAI/5kfouKyvqj
iB6EsnBRyLUtjQydtLK/5X01RSDtFj9f+gne3dxIFwkB+a/B+6jFKXx73jy07ichy4vARZJw6tif
A18p7M/bxMNDhssiXTHX2aWvjLgIiDghWsZBmvW0NJW44Glt329o+CcYumCSFpbAlh30Yyx8QPa2
CTV29ZEn06XRJYwQGAEJujXn8RywgCGiz9WcHcfzZyHp3HrsoQ45uIXapmEJJlqgGSRdnIqe0ors
rYPt1M5Go2FYxGcyjOQVA/RXNs6bRbBgGICajkK9v+TIfyfjA1bS+eWm70vqacTfg0XkiVnXzbOk
WnPxKRsa0Iwuqmp6tay2sXiwsYAB5WSSffvewbEJjx2EZALd233//y4xh5PypmgcNzu4BP7iUeT6
mw73/iRq+t3pUnpJqLsP0lwtuCHCjCTTXBihouoe49X/uWEUNXCML5aKGu2DKNIl8kTnOUfWYDy1
dtQ0Of2OBvqzhUK1sV14zDF011D8IeON2UoDC+1sOmLLeIu6RnnSCXnv17PWmYL+lJQVPANvwlld
9Z+CSNttP3SxJOdQfVeS4lBfnAF67UVIp5l5dSNJpu55B9OMINMGOo+pLIihG+b7vKJnvWvYLPtJ
qqu6sOSVN69BQdFFk4XysgGnw6414HWEzK0zRVKOXt2HSjKPHdhkWxpSYIOL/YA1wHJ1MHiGia6w
o4WJcvaFbdUUwicFp/rltzta7b6tEi7DhZ6xQgok9+YN2FPkzlneZPWwEUYApCJoAaZ+6vfDcaV6
W28u3NdXNRmmosJKJ8LSQegegmE8xCJeEwHi3DVzgN5dc2iVDsJiF1YX5nYEViu4aIJ1MNpYgeXs
7upkUL8uQBU5cXEPcrr07ihJQFCRBGQr+BetmP0yLhuaaxdKli1g6PokSPIUb6EYs8mgW5ls6XWE
4w+Mzey2ncpPzrGyyO3ZkZwbSd391tgpXtc03HqCI+qMzCjo/LTLjRkg+pvFV7lejJVb7nUPVwtU
lpiVM9OeAyXk15MIZiTvVM6a8XAuk5fj0CGNk60MjXbQ/8zq4VwipMKiSLvbGOHS0yvpK1QK8coL
agzRFZMAF0bn8lq+gZJVLS1aVppzUt0mocijsgFgh0F36+zgTHU2daA5PRjsVzzsWdSPAcriU7Ya
WzKD9EMkTQ5KH+V5kYlaRm6SnOcGhmVzT9rwT3M1Lt2FaMPXdPTpMSSXtwgOOkY/zWdYXlxVEKQb
br4uBds1usoVYaozWHnzYjrfkw1as2+NGQ6wnj0ykJ/x0NA/IaMQHwwP4m9a2LI5UFmCpW1ljrf4
4hyUfQkvBbk43yC4AdCA4GX79XhCsveX8Xfs0BJzO3MsSNbrzuMODMft7CE7pLcVMn797EU+ZyXO
r9ZUGVDbF6mBl8Jp4BQGemQZLJO0aIJFgpHzmAvFH5IYokVu0uBFvZY5VhLEsat+bgQ3KuGV9hkM
mMXnN3NWnc2QkcYOO5rNdDEenlTTb5YJ8AUJ4GaC8+wZKcTlyep5lZXTPqb5ol3CwJM+OS0KEDJy
M1Wf2yswTrWhUHlaD61hO5AKxLri43IILD51P0L68ZJOeA+3AGN2Mu/tn2RVJj+/p7+7AyYR7FH5
pTblyVWziR+KWnck8++rFMaqfsjOePgUFXdXJmrQL5+CS6eoO67vxYnMdgTBfYrHN4lNX3u3pk6o
psxsrF7TIuNLzGeujoUF4yeuPsFDQSKdW9Q2JDn7BN4VlB80NMplfXu4N3LUcz9y2skH9/ZHI1YQ
yEWaEWw+XAYvu0eR6xO32k0dQANHgLQSkbfsgBV8SZPue2/qTmIYwvJsv902ERf6AETmaPKv7tbu
Z/dbETu9K+miI3bmW8EubfDS06Ey1zBxaNj6ex96WMZym+4m0AT/sC6T+KQhRCJH78dvaK/xYe83
RpeOcbtUI8l1g5V2Pew1xVen3aXDNRM/XQrGb5j9kOzfhYU9n1pYI64LS16bwfdUtKHEhl8Ij/e0
KyWygV4NOwBOHHxP5H/yeVrolheFZq6nVVcUKZyW3RtLUNnsRptAdc204x82mvddwO7daIfm9VnN
Kk//+QuzrFpUzsB+boykhVJB3Dva+Z0zdVnOYGkDGHtjc0kKv9xKtZyiw6OT6wxpBCXVysaU16xq
rpVP3ozivnUM+ughAK8q13Gumuj5gxCudBBGIwmELwYQTgBj5uuirCGJ9ZcfZxTKQvTPunFO8Nj/
87m0SGXRang+6FR0G8tZWwDHNBXMt1vkX2X+og7nUJop4Za+yjWYDHN+J27JNXZG6wxkJS+OwuMK
SAmuc2f0f5GAvxaBcU+0n6yyf0K9QNlL9py6p7yx9DCq3F2Me0Q2AdpLK8cpVQNzvpDltaeQ3svw
fO3KBxDcwXzQxdwqbwZCAO/pS2cSkU4RIcZBrjujYZBjzyox7D8Gg9BOxh98DwGF/qDcVd/Rhy1a
Z/pTJs+XHX3PuR3DxbUdN6pnr8CBtRLjTCVg8HlCscksB5UgysXgqwPC3dApsWfwOrm48fMljbiG
Rtrhv1xUMLRSoATmu5LfvcNcP9+UNhQgvDnYm9D88OLTjDp2n3PD+Xp7P6Ma7NAJXY33hbsdNtg6
RkKyd+cjSq+PHV4db0t8ZH5wdjMmD/qve6g4erHmISm37QhTd3DdAafG/QHsSBRbp+9NYkpQO7MX
1s0ewpfHV5OX/5DdCnwbW/arPCB3YafHeTR7P0wQkd/+qo1E8yTDxKA7V9g4e0BRr3cqasloeds/
ixxhwE3MNUE9UsmZGx1iNCE1ya2s4IBSspvgIn/15xwS9ahH6uTQDy0aGO+qR3AdFyec9PKjm0Nb
/tHbQaIkCdeHP/m/GQ07IWRGtJ0Dbjui8ZheIf5Yh3vXtUpa+7GwmAEkMSxHajhhUFUtNflhrEWq
mKnSMDDuL/6f7QeHg0fq+/8HpZ7Lxz/cHCFfJ6HcI1lso7DKa84VEco2GDTG19oQpF81qppzLYoR
qyOzUlV3TuxGSVGDQ8lek6yc4XTQg8LMjOFrQaTFhdQ7hdXcBuI7IdFg7W63oBkIfmVFGfOiAZwj
kCwTVSanpiJ75/31ijJgljnKo3NnMvZU/EfVhoKA3WdcHoN5VYZHI3W4ZT8a9opBvxFBBg2mzJxV
EdHGfGTyRUsStaATmH2kaaP86HJ0h6NANa4hX3Lrt//goZfYRTpQ2aCFaPyj8Z5cO1XdEsUURWGF
CN/VRmGXDWmyV/wkRsOXcInmkDPrXs3pVtdQ6VRrAr3ITetNpcdtA/iDA7LGK/yiVl37X9CVyIHY
Jhk1koFB8RHqGk/VUDifkDnMmJ89zqealJnnkQR71Fw20oMTQwP7bHggYxFMGTAXDFykK+lkgHN6
26wntIsyq93oRikzWb37xAgl8sflpqUs712Eo/gpLPtQyyusZbMwZQiVyWCla1LSM1UV8KyUh0Jj
3V6Atu5bdVkqBfEiwqMKeJ52oNCP9L9n51U/Q8sUTVSr9m6mQ9XwCAS1UlhqVdHYbkf9GAhjvpRC
RfgogRqMjYOcsOn51jF7pSbQdy70L615ysLCh5uWOyYHr1wa7LezvRA8eIErzjnNZHmEjogkxDPy
MdnPQBgrQ0eLclDP1BnHpJ6FLc2HccRTHFJG+7+6fD8mOCZUqfCoJpaXGeaUGKznpOwgmuC+1Y3V
cH4Rj65ujJkf7gvQ7OYX1s9TNHU/+dBpl5ABxPOiftJhCiwwxFEYMRA1/4dgIkfc143sbnXpGu2Z
y3XgCLcVhtymhMdoAnarSvPiQnbPQ8NfCjzhNbM69sb1Ye4iccWMW2OrEnQFquPQiSaC+ogsmRGZ
bcUDXQr76z4kFhc4ZQNjwk6KWyGOTL5wHlxrSg2X+7qIrV+u0OilaqsKms0sG8Y7wEEno4AtVdzi
Lg+Z/coDCyEsTnGyiX2JEUUITICq6hW6N74RCKeN06MU05n+lwa0tTfmER4N4emvqHBVUL9bMJhH
2Dut+rq/CinnaQ348/SqnB/4s9UGNZczbkeSVzHTSJXM/aspfUena7cxNOehZG055vKvE7NZP5kV
sFAT8Jdplttlx68eD2vVAS/Bmx2wrDrHXQnxrGgim6sfky2iSpclpXMC5RDrFAOb+BqkGva7ZxJ5
wHIucQQSBdiNo/719N2qNKHH1rt+SMeWf8A/pxErIr59SFh2HkQSnyeVa3VfMOPv9OYQRJ1uO7/H
BovnAuvElx9YBU3HAbtSD2esFWgLn3cTocKNPPq68nRuhVfsdgdFh1pfFjCf+5xLwIpo3C9TyKkZ
QlyKfAzWrG6hYOedXvFnVpjQrEXna1+U1fR/dv9WdkSnt9W/+lPE5ds3Jei0bASqw05aq98MT+7L
Dcj3MhKhqg4u3H+iAgg3UyDZ6DFda3vnC4NDXEl1Lv+/DvCKYSCfEKv0Zm7PsOUJm8IAb8H+kw1D
ZQgijRQuYUcuuzAgejHxrexZAdeHt+oZchn9SwBhTTlnpCkgAitw8a6YHezs1QU79KN4D17+lhpV
c3pOIS4nz2zs9OFTap3A8XTd4vgIoLk70QsUOo3t7JmRx1AVvYsqLtlePbHtbD0a1oTUuk1qUK9w
fcCFNTt+nZ8/tskNxGrh+dE4kl3S3qZenFRozVOOX6DNeHHoHzEiVe65n2tar/47H8Lk2CY7NTb3
gXqPcqmID7iF3kv80KzJ27xHXCfpkZ5L5DcIVlG81GgJMfT2wVjW/OS2WbkA54LvPLOrmkaJwYn5
VnhbvquB76UOMSirfye0y2hCoDSK++ChOYlpLdbTrZtaga52M0s2J+RO4cwYlF5yj9/y/ScIetwV
ZTqON65Sbs2iqoOuthynp2leQrqEWs9zFv/4OmsTmzpW+9qcoMhU6X2YDab5sgLnGID37FafexH4
wXd88CoZu1203aZG8YIH769u0KGmBCwQefPQmSCslmx+2f2q2uWFWSziM1iVQR0QMSXbBpEeermC
Tz6wVdumrMj3Vp4vfQrUUXhhceg/NVN9Y4cJnER9pEhjRBabsl3o6pN+8w62awXalp2aqemLFFkl
4JrRtzC5OxCatdR84XJ/F+a60locOhBluNTKYmSZRiJ6dfMIb120n4PYCzeYVPNlzjwjlqlXxOok
fKQIhGOZm+h4rpiwISYwP40bD2dORZcm87bBOGkzp9HKnKVsIn2478xjqguhWq41c0TPhqh/wxxY
VlKnE/+PVTin7yJwRPFIeRIFDSbzo4CQjYQRbQ1t9Dd8+wIHjq6LbtfxEIwLtUyQirkz5S3m4+q0
JNwO0/iuShxzF3jNIdItjk6UzwHOmiKUoNVQ2E3OrEngIzUnjBQEu3PjSz390AveUmeRpwt372kC
k6wCMXXr/ny4KoY4gCZwkrWBM3k6nNsy1US5HmDjfXU0YzPOn4t5RmSW91Gj0yCfSgrj6kDXaWob
1Ej2ZZM+2mMbEXM7ZYcOFjEvAVUvXpQTBrl9MGA1d2yqbw1V2l552Gw29Em+sjQczStWJ3DWTwvF
RwxDdTLkd+q8hjfxZAJgYBNuPZAYROZ2LhLulXwcMeeullkQmk39muKFBfto7sUj2tA5DXbj8S4i
HcFfE954Oer399Jha2uYyWkDSVBEpg8zc+ma2OTkm/qhIuaC3SWHPEBDMNmU6cAVAwlHxF2rV9BQ
wq56mt9awAd8uk6Z4unbj48JaHDylMn1XP0XQeUqhiTjkwgYysh2RaCV3SE/UNeXux3e/+lT9tYR
DOa/qLLLSJXvSBdq6X7CRYOBadO1DV64WPDbI8D+irxxer844oRzOm1wT5z9ir/pEWXUh2LFxKdj
Y7PR91dhS/rC5ZvOSa5KGR5iSldHOP2kVOXbgxmQMLb26l0WKNxPS0toAv9jlsgd6H3l3+05vEIa
vavppV+j9LY30r9OhI9cepGsBxC7DXPproZtVxyIUOOBJeGRBtclG+WHWRxJD1/knNrtt914vlqc
i0IJNS5Assy3VoGBfOixTHY9ErMx31ec/rcnOQwVk2qg5+9Jyspe/835e9x4e5aHx/bzUPSnMii2
Mx8CH8qQTtuFv9h1vPYBMhXo
`pragma protect end_protected
module DVI_TX_Top (
  clk42m,
  clk215m,
  slot_reset_n_d,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input clk42m;
input clk215m;
input slot_reset_n_d;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .slot_reset_n_d(slot_reset_n_d),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  O_sdram_clk_d,
  n36_6,
  slot_reset_n_d,
  w_sdram_valid,
  w_sdram_write,
  w_sdram_wdata,
  w_sdram_address,
  IO_sdram_dq_in,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n683_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata,
  O_sdram_dqm_d
)
;
input O_sdram_clk_d;
input n36_6;
input slot_reset_n_d;
input w_sdram_valid;
input w_sdram_write;
input [7:0] w_sdram_wdata;
input [16:0] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n683_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
output [3:0] O_sdram_dqm_d;
wire n10_3;
wire n200_6;
wire n215_3;
wire n249_3;
wire n328_3;
wire n334_3;
wire n1283_5;
wire n514_4;
wire n552_3;
wire n493_24;
wire n315_4;
wire ff_wait_8;
wire n229_9;
wire n217_12;
wire n220_12;
wire n223_11;
wire n226_12;
wire n337_11;
wire n499_9;
wire n214_13;
wire n414_10;
wire n417_10;
wire n420_10;
wire n423_10;
wire n426_10;
wire n500_11;
wire n502_11;
wire n503_11;
wire n504_11;
wire n505_11;
wire n506_11;
wire n265_10;
wire n258_10;
wire n496_17;
wire n300_6;
wire n298_6;
wire n297_6;
wire n294_6;
wire n292_6;
wire n290_6;
wire n10_4;
wire n813_6;
wire n813_7;
wire n200_7;
wire n249_4;
wire n334_4;
wire n514_5;
wire n514_7;
wire n552_4;
wire n220_14;
wire n226_13;
wire n226_14;
wire n414_11;
wire n417_11;
wire n420_11;
wire n423_11;
wire n426_11;
wire n500_12;
wire n265_11;
wire n262_11;
wire n299_7;
wire n249_6;
wire ff_write_10;
wire n217_15;
wire n217_16;
wire n262_12;
wire n217_17;
wire ff_write_12;
wire n294_9;
wire n264_13;
wire n299_9;
wire n223_14;
wire n217_19;
wire n220_17;
wire n813_9;
wire n260_13;
wire n249_8;
wire n262_14;
wire n514_10;
wire n497_15;
wire n302_5;
wire n214_16;
wire n220_19;
wire n217_21;
wire n334_7;
wire n409_8;
wire n514_12;
wire ff_sdr_address_9_7;
wire n54_8;
wire ff_write_14;
wire n260_16;
wire ff_main_timer_12_8;
wire n820_10;
wire n288_9;
wire ff_main_timer_1_12;
wire n411_12;
wire ff_write;
wire ff_wait;
wire ff_do_main_state;
wire [7:0] ff_wdata;
wire [16:0] ff_address;
wire [4:0] ff_main_state;
wire [13:0] ff_main_timer;
wire VCC;
wire GND;
  LUT3 n10_s0 (
    .F(n10_3),
    .I0(ff_main_state[2]),
    .I1(w_sdram_valid),
    .I2(n10_4) 
);
defparam n10_s0.INIT=8'h40;
  LUT4 n200_s3 (
    .F(n200_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(n200_7) 
);
defparam n200_s3.INIT=16'h1000;
  LUT3 n215_s0 (
    .F(n215_3),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n215_s0.INIT=8'h01;
  LUT4 n249_s0 (
    .F(n249_3),
    .I0(ff_main_state[1]),
    .I1(ff_main_timer[13]),
    .I2(n249_4),
    .I3(n249_8) 
);
defparam n249_s0.INIT=16'h1000;
  LUT3 n328_s0 (
    .F(n328_3),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n215_3) 
);
defparam n328_s0.INIT=8'hB0;
  LUT2 n334_s0 (
    .F(n334_3),
    .I0(n334_4),
    .I1(n334_7) 
);
defparam n334_s0.INIT=4'hE;
  LUT2 n1283_s2 (
    .F(n1283_5),
    .I0(ff_sdr_ready),
    .I1(slot_reset_n_d) 
);
defparam n1283_s2.INIT=4'h7;
  LUT4 n514_s1 (
    .F(n514_4),
    .I0(n514_5),
    .I1(n514_12),
    .I2(n514_7),
    .I3(n514_10) 
);
defparam n514_s1.INIT=16'h00EF;
  LUT4 n552_s0 (
    .F(n552_3),
    .I0(ff_main_state[0]),
    .I1(ff_sdr_ready),
    .I2(ff_main_state[2]),
    .I3(n552_4) 
);
defparam n552_s0.INIT=16'h4000;
  LUT3 n493_s20 (
    .F(n493_24),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(n552_4) 
);
defparam n493_s20.INIT=8'h60;
  LUT4 n315_s1 (
    .F(n315_4),
    .I0(n813_6),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[0]) 
);
defparam n315_s1.INIT=16'h000B;
  LUT2 ff_wait_s3 (
    .F(ff_wait_8),
    .I0(w_sdram_rdata_en),
    .I1(n813_9) 
);
defparam ff_wait_s3.INIT=4'hE;
  LUT2 n229_s5 (
    .F(n229_9),
    .I0(n200_6),
    .I1(ff_write_12) 
);
defparam n229_s5.INIT=4'hE;
  LUT4 n217_s8 (
    .F(n217_12),
    .I0(n217_19),
    .I1(n217_21),
    .I2(ff_main_state[3]),
    .I3(ff_write_12) 
);
defparam n217_s8.INIT=16'hFFB4;
  LUT4 n220_s8 (
    .F(n220_12),
    .I0(n220_19),
    .I1(n217_19),
    .I2(n493_24),
    .I3(n220_14) 
);
defparam n220_s8.INIT=16'hFFF2;
  LUT4 n223_s7 (
    .F(n223_11),
    .I0(n249_4),
    .I1(n813_9),
    .I2(n223_14),
    .I3(ff_main_state[1]) 
);
defparam n223_s7.INIT=16'hCDFC;
  LUT4 n226_s8 (
    .F(n226_12),
    .I0(n226_13),
    .I1(ff_main_state[0]),
    .I2(n217_19),
    .I3(n226_14) 
);
defparam n226_s8.INIT=16'h41F3;
  LUT4 n337_s6 (
    .F(n337_11),
    .I0(n249_8),
    .I1(ff_main_timer[13]),
    .I2(ff_main_timer[0]),
    .I3(n315_4) 
);
defparam n337_s6.INIT=16'h000D;
  LUT2 n499_s5 (
    .F(n499_9),
    .I0(ff_address[9]),
    .I1(n552_3) 
);
defparam n499_s5.INIT=4'h8;
  LUT4 n214_s8 (
    .F(n214_13),
    .I0(n217_19),
    .I1(n214_16),
    .I2(ff_main_state[4]),
    .I3(n226_13) 
);
defparam n214_s8.INIT=16'h00B4;
  LUT4 n414_s5 (
    .F(n414_10),
    .I0(n552_3),
    .I1(ff_write),
    .I2(n414_11),
    .I3(n334_4) 
);
defparam n414_s5.INIT=16'h0007;
  LUT3 n417_s5 (
    .F(n417_10),
    .I0(n417_11),
    .I1(n552_3),
    .I2(n334_7) 
);
defparam n417_s5.INIT=8'h0B;
  LUT3 n420_s5 (
    .F(n420_10),
    .I0(n420_11),
    .I1(n552_3),
    .I2(n334_7) 
);
defparam n420_s5.INIT=8'h0B;
  LUT3 n423_s5 (
    .F(n423_10),
    .I0(n423_11),
    .I1(n552_3),
    .I2(n334_7) 
);
defparam n423_s5.INIT=8'h0B;
  LUT3 n426_s5 (
    .F(n426_10),
    .I0(n426_11),
    .I1(n552_3),
    .I2(n334_7) 
);
defparam n426_s5.INIT=8'h0B;
  LUT4 n500_s6 (
    .F(n500_11),
    .I0(ff_address[16]),
    .I1(n500_12),
    .I2(ff_address[8]),
    .I3(n552_3) 
);
defparam n500_s6.INIT=16'hF888;
  LUT4 n502_s6 (
    .F(n502_11),
    .I0(ff_address[14]),
    .I1(n500_12),
    .I2(ff_address[6]),
    .I3(n552_3) 
);
defparam n502_s6.INIT=16'hF888;
  LUT4 n503_s6 (
    .F(n503_11),
    .I0(ff_address[13]),
    .I1(n500_12),
    .I2(ff_address[5]),
    .I3(n552_3) 
);
defparam n503_s6.INIT=16'hF888;
  LUT4 n504_s6 (
    .F(n504_11),
    .I0(ff_address[12]),
    .I1(n500_12),
    .I2(ff_address[4]),
    .I3(n552_3) 
);
defparam n504_s6.INIT=16'hF888;
  LUT4 n505_s6 (
    .F(n505_11),
    .I0(ff_address[11]),
    .I1(n500_12),
    .I2(ff_address[3]),
    .I3(n552_3) 
);
defparam n505_s6.INIT=16'hF888;
  LUT4 n506_s6 (
    .F(n506_11),
    .I0(ff_address[10]),
    .I1(n500_12),
    .I2(ff_address[2]),
    .I3(n552_3) 
);
defparam n506_s6.INIT=16'hF888;
  LUT3 n265_s4 (
    .F(n265_10),
    .I0(ff_main_timer[4]),
    .I1(n265_11),
    .I2(ff_main_timer[5]) 
);
defparam n265_s4.INIT=8'hB4;
  LUT4 n258_s4 (
    .F(n258_10),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[11]),
    .I2(n260_13),
    .I3(ff_main_timer[12]) 
);
defparam n258_s4.INIT=16'hEF10;
  LUT2 n496_s10 (
    .F(n496_17),
    .I0(n514_10),
    .I1(n552_3) 
);
defparam n496_s10.INIT=4'hE;
  LUT3 n300_s1 (
    .F(n300_6),
    .I0(n315_4),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[0]) 
);
defparam n300_s1.INIT=8'h41;
  LUT4 n298_s1 (
    .F(n298_6),
    .I0(ff_main_timer[2]),
    .I1(n299_7),
    .I2(n315_4),
    .I3(ff_main_timer[3]) 
);
defparam n298_s1.INIT=16'h0B04;
  LUT3 n297_s1 (
    .F(n297_6),
    .I0(n315_4),
    .I1(ff_main_timer[4]),
    .I2(n265_11) 
);
defparam n297_s1.INIT=8'h14;
  LUT3 n294_s1 (
    .F(n294_6),
    .I0(n315_4),
    .I1(ff_main_timer[7]),
    .I2(n294_9) 
);
defparam n294_s1.INIT=8'h14;
  LUT4 n292_s1 (
    .F(n292_6),
    .I0(ff_main_timer[8]),
    .I1(n262_11),
    .I2(n315_4),
    .I3(ff_main_timer[9]) 
);
defparam n292_s1.INIT=16'h0B04;
  LUT4 n290_s1 (
    .F(n290_6),
    .I0(ff_main_timer[10]),
    .I1(n260_13),
    .I2(n315_4),
    .I3(ff_main_timer[11]) 
);
defparam n290_s1.INIT=16'h0B04;
  LUT4 n10_s1 (
    .F(n10_4),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[1]) 
);
defparam n10_s1.INIT=16'h1000;
  LUT2 n813_s3 (
    .F(n813_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]) 
);
defparam n813_s3.INIT=4'h1;
  LUT2 n813_s4 (
    .F(n813_7),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]) 
);
defparam n813_s4.INIT=4'h4;
  LUT2 n200_s4 (
    .F(n200_7),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n200_s4.INIT=4'h8;
  LUT4 n249_s1 (
    .F(n249_4),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[0]) 
);
defparam n249_s1.INIT=16'h1000;
  LUT4 n334_s1 (
    .F(n334_4),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(n813_6) 
);
defparam n334_s1.INIT=16'h1000;
  LUT4 n514_s2 (
    .F(n514_5),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(ff_address[7]),
    .I3(n552_4) 
);
defparam n514_s2.INIT=16'h4000;
  LUT3 n514_s4 (
    .F(n514_7),
    .I0(n200_6),
    .I1(ff_address[15]),
    .I2(ff_sdr_ready) 
);
defparam n514_s4.INIT=8'h70;
  LUT3 n552_s1 (
    .F(n552_4),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[1]) 
);
defparam n552_s1.INIT=8'h40;
  LUT4 n220_s10 (
    .F(n220_14),
    .I0(n217_15),
    .I1(n217_16),
    .I2(n200_7),
    .I3(n220_17) 
);
defparam n220_s10.INIT=16'h1F00;
  LUT3 n226_s9 (
    .F(n226_13),
    .I0(ff_main_state[2]),
    .I1(n552_4),
    .I2(ff_write_12) 
);
defparam n226_s9.INIT=8'h74;
  LUT4 n226_s10 (
    .F(n226_14),
    .I0(w_sdram_valid),
    .I1(ff_main_state[2]),
    .I2(n10_4),
    .I3(n315_4) 
);
defparam n226_s10.INIT=16'h001F;
  LUT3 n414_s6 (
    .F(n414_11),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n215_3) 
);
defparam n414_s6.INIT=8'h40;
  LUT3 n417_s6 (
    .F(n417_11),
    .I0(ff_address[0]),
    .I1(ff_address[1]),
    .I2(ff_write) 
);
defparam n417_s6.INIT=8'h70;
  LUT3 n420_s6 (
    .F(n420_11),
    .I0(ff_address[0]),
    .I1(ff_address[1]),
    .I2(ff_write) 
);
defparam n420_s6.INIT=8'hB0;
  LUT3 n423_s6 (
    .F(n423_11),
    .I0(ff_address[0]),
    .I1(ff_address[1]),
    .I2(ff_write) 
);
defparam n423_s6.INIT=8'hD0;
  LUT3 n426_s6 (
    .F(n426_11),
    .I0(ff_address[0]),
    .I1(ff_address[1]),
    .I2(ff_write) 
);
defparam n426_s6.INIT=8'hE0;
  LUT2 n500_s7 (
    .F(n500_12),
    .I0(ff_sdr_ready),
    .I1(n200_6) 
);
defparam n500_s7.INIT=4'h8;
  LUT4 n265_s5 (
    .F(n265_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n265_s5.INIT=16'h0001;
  LUT2 n262_s5 (
    .F(n262_11),
    .I0(n265_11),
    .I1(n262_12) 
);
defparam n262_s5.INIT=4'h8;
  LUT2 n299_s2 (
    .F(n299_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]) 
);
defparam n299_s2.INIT=4'h1;
  LUT4 n249_s3 (
    .F(n249_6),
    .I0(ff_main_timer[9]),
    .I1(ff_main_timer[10]),
    .I2(ff_main_timer[11]),
    .I3(ff_main_timer[12]) 
);
defparam n249_s3.INIT=16'h0001;
  LUT3 ff_write_s5 (
    .F(ff_write_10),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]) 
);
defparam ff_write_s5.INIT=8'hBD;
  LUT2 n217_s11 (
    .F(n217_15),
    .I0(ff_sdr_ready),
    .I1(ff_do_main_state) 
);
defparam n217_s11.INIT=4'h8;
  LUT4 n217_s12 (
    .F(n217_16),
    .I0(n265_11),
    .I1(n262_12),
    .I2(n249_6),
    .I3(n217_17) 
);
defparam n217_s12.INIT=16'h8000;
  LUT4 n262_s6 (
    .F(n262_12),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]),
    .I3(ff_main_timer[7]) 
);
defparam n262_s6.INIT=16'h0001;
  LUT3 n217_s13 (
    .F(n217_17),
    .I0(ff_sdr_ready),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[13]) 
);
defparam n217_s13.INIT=8'h01;
  LUT4 ff_write_s6 (
    .F(ff_write_12),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n813_7) 
);
defparam ff_write_s6.INIT=16'h4200;
  LUT4 n294_s3 (
    .F(n294_9),
    .I0(ff_main_timer[6]),
    .I1(n265_11),
    .I2(ff_main_timer[4]),
    .I3(ff_main_timer[5]) 
);
defparam n294_s3.INIT=16'h0004;
  LUT4 n264_s6 (
    .F(n264_13),
    .I0(n265_11),
    .I1(ff_main_timer[4]),
    .I2(ff_main_timer[5]),
    .I3(ff_main_timer[6]) 
);
defparam n264_s6.INIT=16'hFD02;
  LUT4 n299_s3 (
    .F(n299_9),
    .I0(n315_4),
    .I1(ff_main_timer[2]),
    .I2(ff_main_timer[0]),
    .I3(ff_main_timer[1]) 
);
defparam n299_s3.INIT=16'h4441;
  LUT4 n223_s9 (
    .F(n223_14),
    .I0(n217_16),
    .I1(ff_sdr_ready),
    .I2(ff_do_main_state),
    .I3(ff_main_state[0]) 
);
defparam n223_s9.INIT=16'hEA00;
  LUT3 n217_s14 (
    .F(n217_19),
    .I0(ff_sdr_ready),
    .I1(ff_do_main_state),
    .I2(n217_16) 
);
defparam n217_s14.INIT=8'h07;
  LUT4 n220_s12 (
    .F(n220_17),
    .I0(ff_write_10),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[2]) 
);
defparam n220_s12.INIT=16'hEF00;
  LUT4 n813_s5 (
    .F(n813_9),
    .I0(ff_main_state[0]),
    .I1(n813_6),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n813_s5.INIT=16'h0800;
  LUT4 n260_s6 (
    .F(n260_13),
    .I0(ff_main_timer[8]),
    .I1(ff_main_timer[9]),
    .I2(n265_11),
    .I3(n262_12) 
);
defparam n260_s6.INIT=16'h1000;
  LUT4 n249_s4 (
    .F(n249_8),
    .I0(ff_main_timer[8]),
    .I1(n265_11),
    .I2(n262_12),
    .I3(n249_6) 
);
defparam n249_s4.INIT=16'h4000;
  LUT3 n262_s7 (
    .F(n262_14),
    .I0(ff_main_timer[8]),
    .I1(n265_11),
    .I2(n262_12) 
);
defparam n262_s7.INIT=8'h6A;
  LUT4 n514_s6 (
    .F(n514_10),
    .I0(ff_sdr_ready),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n215_3) 
);
defparam n514_s6.INIT=16'h1000;
  LUT4 n497_s8 (
    .F(n497_15),
    .I0(ff_sdr_ready),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n215_3) 
);
defparam n497_s8.INIT=16'h4555;
  LUT3 n302_s1 (
    .F(n302_5),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n215_3) 
);
defparam n302_s1.INIT=8'h10;
  LUT4 n214_s10 (
    .F(n214_16),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n214_s10.INIT=16'h8000;
  LUT3 n220_s13 (
    .F(n220_19),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]) 
);
defparam n220_s13.INIT=8'h40;
  LUT3 n217_s15 (
    .F(n217_21),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]) 
);
defparam n217_s15.INIT=8'h80;
  LUT4 n334_s3 (
    .F(n334_7),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n334_s3.INIT=16'h0002;
  LUT4 n409_s2 (
    .F(n409_8),
    .I0(n334_3),
    .I1(n414_11),
    .I2(ff_sdr_ready),
    .I3(n200_6) 
);
defparam n409_s2.INIT=16'h0111;
  LUT4 n514_s7 (
    .F(n514_12),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(n552_4),
    .I3(O_sdram_addr_d_5) 
);
defparam n514_s7.INIT=16'h9F00;
  LUT4 ff_sdr_address_9_s3 (
    .F(ff_sdr_address_9_7),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(n552_4),
    .I3(ff_sdr_ready) 
);
defparam ff_sdr_address_9_s3.INIT=16'h60FF;
  LUT4 n54_s2 (
    .F(n54_8),
    .I0(w_sdram_write),
    .I1(ff_main_state[2]),
    .I2(w_sdram_valid),
    .I3(n10_4) 
);
defparam n54_s2.INIT=16'h2000;
  LUT4 ff_write_s7 (
    .F(ff_write_14),
    .I0(ff_main_state[2]),
    .I1(w_sdram_valid),
    .I2(n10_4),
    .I3(ff_write_12) 
);
defparam ff_write_s7.INIT=16'hFF40;
  LUT4 n260_s8 (
    .F(n260_16),
    .I0(ff_main_timer[13]),
    .I1(n249_8),
    .I2(n260_13),
    .I3(ff_main_timer[10]) 
);
defparam n260_s8.INIT=16'h4FB0;
  LUT2 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[13]),
    .I1(n249_8) 
);
defparam ff_main_timer_12_s3.INIT=4'hB;
  LUT4 n820_s4 (
    .F(n820_10),
    .I0(w_sdram_rdata_en),
    .I1(ff_wait),
    .I2(ff_write),
    .I3(n813_9) 
);
defparam n820_s4.INIT=16'h0F88;
  LUT3 n288_s3 (
    .F(n288_9),
    .I0(n249_8),
    .I1(n315_4),
    .I2(ff_main_timer[13]) 
);
defparam n288_s3.INIT=8'h10;
  LUT3 ff_main_timer_1_s5 (
    .F(ff_main_timer_1_12),
    .I0(ff_main_timer[13]),
    .I1(n315_4),
    .I2(n249_8) 
);
defparam ff_main_timer_1_s5.INIT=8'hEF;
  LUT3 n411_s6 (
    .F(n411_12),
    .I0(n334_4),
    .I1(n334_7),
    .I2(n552_3) 
);
defparam n411_s6.INIT=8'h01;
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_16_s0 (
    .Q(ff_address[16]),
    .D(w_sdram_address[16]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_15_s0 (
    .Q(ff_address[15]),
    .D(w_sdram_address[15]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_14_s0 (
    .Q(ff_address[14]),
    .D(w_sdram_address[14]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_13_s0 (
    .Q(ff_address[13]),
    .D(w_sdram_address[13]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_12_s0 (
    .Q(ff_address[12]),
    .D(w_sdram_address[12]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_11_s0 (
    .Q(ff_address[11]),
    .D(w_sdram_address[11]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_10_s0 (
    .Q(ff_address[10]),
    .D(w_sdram_address[10]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(w_sdram_address[9]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(w_sdram_address[8]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_sdram_address[7]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_sdram_address[6]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_sdram_address[5]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_sdram_address[4]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_sdram_address[3]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_sdram_address[2]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_sdram_address[1]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_sdram_address[0]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n214_13),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n217_12),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n220_12),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n223_11),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n226_12),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(O_sdram_clk_d),
    .CE(n249_3),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n258_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_8),
    .RESET(n315_4) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n262_14),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_8),
    .RESET(n315_4) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n264_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_8),
    .RESET(n315_4) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n265_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_8),
    .RESET(n315_4) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n409_8),
    .CLK(O_sdram_clk_d),
    .SET(n36_6) 
);
defparam ff_sdr_command_2_s0.INIT=1'b1;
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n411_12),
    .CLK(O_sdram_clk_d),
    .SET(n36_6) 
);
defparam ff_sdr_command_1_s0.INIT=1'b1;
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n414_10),
    .CLK(O_sdram_clk_d),
    .SET(n36_6) 
);
defparam ff_sdr_command_0_s0.INIT=1'b1;
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n514_4),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
defparam ff_sdr_address_5_s0.INIT=1'b0;
  DFFR n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[7]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[6]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[5]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[4]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[3]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[2]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[1]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[0]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n683_s0 (
    .Q(n683_4),
    .D(n552_3),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFSE ff_sdr_dq_mask_0_s1 (
    .Q(O_sdram_dqm_d[0]),
    .D(n426_10),
    .CLK(O_sdram_clk_d),
    .CE(slot_reset_n_d),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_0_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_1_s1 (
    .Q(O_sdram_dqm_d[1]),
    .D(n423_10),
    .CLK(O_sdram_clk_d),
    .CE(slot_reset_n_d),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_1_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_2_s1 (
    .Q(O_sdram_dqm_d[2]),
    .D(n420_10),
    .CLK(O_sdram_clk_d),
    .CE(slot_reset_n_d),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_2_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_3_s1 (
    .Q(O_sdram_dqm_d[3]),
    .D(n417_10),
    .CLK(O_sdram_clk_d),
    .CE(slot_reset_n_d),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_3_s1.INIT=1'b1;
  DFFRE ff_write_s1 (
    .Q(ff_write),
    .D(n54_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_write_14),
    .RESET(n36_6) 
);
defparam ff_write_s1.INIT=1'b0;
  DFFRE ff_wait_s1 (
    .Q(ff_wait),
    .D(n813_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_wait_8),
    .RESET(n36_6) 
);
defparam ff_wait_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s1 (
    .Q(ff_do_main_state),
    .D(n200_6),
    .CLK(O_sdram_clk_d),
    .CE(n229_9),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n499_9),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n500_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n502_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n503_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n504_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n505_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n506_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n337_11),
    .CLK(O_sdram_clk_d),
    .SET(n215_3) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n496_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFRE ff_sdr_address_9_s1 (
    .Q(O_sdram_addr_d_9),
    .D(n497_15),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s1.INIT=1'b0;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n290_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_1_12),
    .SET(n302_5) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n292_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_1_12),
    .SET(n302_5) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_7_s3 (
    .Q(ff_main_timer[7]),
    .D(n294_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_1_12),
    .SET(n302_5) 
);
defparam ff_main_timer_7_s3.INIT=1'b1;
  DFFSE ff_main_timer_4_s3 (
    .Q(ff_main_timer[4]),
    .D(n297_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_1_12),
    .SET(n302_5) 
);
defparam ff_main_timer_4_s3.INIT=1'b1;
  DFFSE ff_main_timer_3_s3 (
    .Q(ff_main_timer[3]),
    .D(n298_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_1_12),
    .SET(n328_3) 
);
defparam ff_main_timer_3_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n299_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_1_12),
    .SET(n215_3) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFSE ff_main_timer_1_s3 (
    .Q(ff_main_timer[1]),
    .D(n300_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_1_12),
    .SET(n334_3) 
);
defparam ff_main_timer_1_s3.INIT=1'b1;
  DFFR ff_main_timer_10_s2 (
    .Q(ff_main_timer[10]),
    .D(n260_16),
    .CLK(O_sdram_clk_d),
    .RESET(n315_4) 
);
defparam ff_main_timer_10_s2.INIT=1'b0;
  DFFR ff_sdr_read_data_en_s4 (
    .Q(w_sdram_rdata_en),
    .D(n820_10),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
defparam ff_sdr_read_data_en_s4.INIT=1'b0;
  DFFS ff_main_timer_13_s6 (
    .Q(ff_main_timer[13]),
    .D(n288_9),
    .CLK(O_sdram_clk_d),
    .SET(n302_5) 
);
defparam ff_main_timer_13_s6.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire busdir_d;
wire busdir_d_5;
wire IO_sdram_dq_31_101;
wire clk215m;
wire pll_lock;
wire O_sdram_clk_d;
wire clk42m;
wire w_bus_valid;
wire w_iorq_rd;
wire w_bus_ioreq;
wire w_bus_write;
wire slot_data_dir_d_4;
wire w_bus_gpio_rdata_en;
wire w_led_wr;
wire n217_6;
wire ws2812_led_d;
wire w_bus_vdp_rdata_en;
wire n218_6;
wire w_sdram_write;
wire w_sdram_valid;
wire w_video_vs;
wire w_video_hs;
wire w_video_de;
wire n36_6;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n683_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [7:0] w_bus_rdata;
wire [7:0] w_bus_address;
wire [7:0] w_bus_wdata;
wire [7:0] ff_rdata;
wire [7:0] w_led_red;
wire [7:0] w_led_green;
wire [7:0] w_led_blue;
wire [7:0] w_bus_gpio_rdata;
wire [16:0] w_sdram_address;
wire [7:0] w_sdram_wdata;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire [3:0] O_sdram_dqm_d;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(w_bus_write) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d_4) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(busdir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(VCC) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  LUT4 busdir_d_s (
    .F(busdir_d),
    .I0(slot_a_d[2]),
    .I1(slot_a_d[3]),
    .I2(w_iorq_rd),
    .I3(busdir_d_5) 
);
defparam busdir_d_s.INIT=16'h1000;
  LUT4 busdir_d_s0 (
    .F(busdir_d_5),
    .I0(slot_a_d[5]),
    .I1(slot_a_d[6]),
    .I2(slot_a_d[7]),
    .I3(slot_a_d[4]) 
);
defparam busdir_d_s0.INIT=16'h0100;
  LUT3 w_bus_rdata_7_s4 (
    .F(w_bus_rdata[7]),
    .I0(w_bus_gpio_rdata[7]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_7_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_6_s4 (
    .F(w_bus_rdata[6]),
    .I0(w_bus_gpio_rdata[6]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_6_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_5_s4 (
    .F(w_bus_rdata[5]),
    .I0(w_bus_gpio_rdata[5]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_5_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_4_s4 (
    .F(w_bus_rdata[4]),
    .I0(w_bus_gpio_rdata[4]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_4_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_3_s4 (
    .F(w_bus_rdata[3]),
    .I0(w_bus_gpio_rdata[3]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_3_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_2_s4 (
    .F(w_bus_rdata[2]),
    .I0(w_bus_gpio_rdata[2]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_2_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_1_s4 (
    .F(w_bus_rdata[1]),
    .I0(w_bus_gpio_rdata[1]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_1_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_0_s5 (
    .F(w_bus_rdata[0]),
    .I0(w_bus_gpio_rdata[0]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_0_s5.INIT=8'hAB;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n683_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m),
    .pll_lock(pll_lock)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .O_sdram_clk_d(O_sdram_clk_d)
);
  Gowin_CLKDIV u_clkdiv (
    .clk215m(clk215m),
    .pll_lock(pll_lock),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .w_bus_gpio_rdata_en(w_bus_gpio_rdata_en),
    .slot_iorq_n_d(slot_iorq_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_rd_n_d(slot_rd_n_d),
    .n218_6(n218_6),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_rdata(w_bus_rdata[7:0]),
    .w_bus_valid(w_bus_valid),
    .w_iorq_rd(w_iorq_rd),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .slot_data_dir_d_4(slot_data_dir_d_4),
    .w_bus_address(w_bus_address[7:0]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .ff_rdata(ff_rdata[7:0])
);
  ip_gpio u_gpio (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .w_bus_write(w_bus_write),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_valid(w_bus_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[7:0]),
    .w_bus_gpio_rdata_en(w_bus_gpio_rdata_en),
    .w_led_wr(w_led_wr),
    .n217_6(n217_6),
    .w_led_red(w_led_red[7:0]),
    .w_led_green(w_led_green[7:0]),
    .w_led_blue(w_led_blue[7:0]),
    .w_bus_gpio_rdata(w_bus_gpio_rdata[7:0])
);
  ip_ws2812_led u_fullcolor_led (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .w_led_wr(w_led_wr),
    .w_led_blue(w_led_blue[7:0]),
    .w_led_red(w_led_red[7:0]),
    .w_led_green(w_led_green[7:0]),
    .ws2812_led_d(ws2812_led_d)
);
  vdp u_v9958 (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .w_bus_write(w_bus_write),
    .w_bus_valid(w_bus_valid),
    .n217_6(n217_6),
    .w_bus_ioreq(w_bus_ioreq),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .slot_reset_n_d(slot_reset_n_d),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address_0(w_bus_address[0]),
    .w_bus_address_1(w_bus_address[1]),
    .w_bus_address_3(w_bus_address[3]),
    .w_bus_address_6(w_bus_address[6]),
    .w_bus_address_7(w_bus_address[7]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .n218_6(n218_6),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_sdram_address(w_sdram_address[16:0]),
    .w_sdram_wdata(w_sdram_wdata[7:0]),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .slot_reset_n_d(slot_reset_n_d),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n36_6(n36_6),
    .slot_reset_n_d(slot_reset_n_d),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_write(w_sdram_write),
    .w_sdram_wdata(w_sdram_wdata[7:0]),
    .w_sdram_address(w_sdram_address[16:0]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n683_4(n683_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
