\hypertarget{class_ph2___hw_interface_1_1_cbc_interface}{\section{Ph2\-\_\-\-Hw\-Interface\-:\-:Cbc\-Interface Class Reference}
\label{class_ph2___hw_interface_1_1_cbc_interface}\index{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}}
}


Permit r/w given registers in the Cbc you specify.  




{\ttfamily \#include $<$Cbc\-Interface.\-h$>$}

Inheritance diagram for Ph2\-\_\-\-Hw\-Interface\-:\-:Cbc\-Interface\-:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{class_ph2___hw_interface_1_1_cbc_interface}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{class_ph2___hw_interface_1_1_cbc_interface_a3ddefe5549da06a7d26fee1502a792b4}{Cbc\-Interface} (const char $\ast$pu\-Hal\-Config\-File\-Name)
\item 
\hyperlink{class_ph2___hw_interface_1_1_cbc_interface_a1f0ab7d7cf7783a0fe275e8e1d7e5a49}{$\sim$\-Cbc\-Interface} ()
\item 
void \hyperlink{class_ph2___hw_interface_1_1_cbc_interface_af5cf4eb5b7134835f00349cb19f35c56}{Configure\-Cbc} (\hyperlink{class_ph2___hw_description_1_1_cbc}{Cbc} \&p\-Cbc)
\item 
void \hyperlink{class_ph2___hw_interface_1_1_cbc_interface_ae046d10fdb494b5c8bcb831016c02738}{Update\-Cbc\-Write} (\hyperlink{class_ph2___hw_description_1_1_cbc}{Cbc} \&p\-Cbc, const std\-::string \&p\-Reg\-Node, uint8\-\_\-t p\-Value)
\item 
void \hyperlink{class_ph2___hw_interface_1_1_cbc_interface_ab08ea1de98fe120098a4f5c52e017393}{Update\-Cbc\-Read} (\hyperlink{class_ph2___hw_description_1_1_cbc}{Cbc} \&p\-Cbc, const std\-::string \&p\-Reg\-Node)
\item 
void \hyperlink{class_ph2___hw_interface_1_1_cbc_interface_a46314c37156baa31c484c1141218bb49}{Read\-Cbc} (\hyperlink{class_ph2___hw_description_1_1_module}{Module} \&p\-Module, const std\-::string \&p\-Reg\-Node)
\item 
void \hyperlink{class_ph2___hw_interface_1_1_cbc_interface_a2aa83fb17f550cd65d32a07960a158ab}{Write\-Broadcast} (\hyperlink{class_ph2___hw_description_1_1_module}{Module} \&p\-Module, const std\-::string \&p\-Reg\-Node, uint32\-\_\-t \&p\-Word)
\end{DoxyCompactItemize}
\subsection*{Static Public Attributes}
\begin{DoxyCompactItemize}
\item 
static const std\-::string \hyperlink{class_ph2___hw_interface_1_1_cbc_interface_ab45dcb5563c94075ac0a3e17d17c1fd4}{f\-Str\-I2c\-Settings} = \hyperlink{_definition_8h_a15db09e24617ea5c5843213672ac8a03}{I2\-C\-\_\-\-S\-E\-T\-T\-I\-N\-G\-S}
\item 
static const std\-::string \hyperlink{class_ph2___hw_interface_1_1_cbc_interface_a350e32baca2a50220eeff24b9fa07054}{f\-Str\-I2c\-Command} = \hyperlink{_definition_8h_ae308275dafb538f2511ea285fea768d0}{I2\-C\-\_\-\-C\-O\-M\-M\-A\-N\-D}
\item 
static const std\-::string \hyperlink{class_ph2___hw_interface_1_1_cbc_interface_a6a0730099e121a7707615ba6969afe80}{f\-Str\-I2c\-Reply} = \hyperlink{_definition_8h_a46aaa2293185dfc3cd655f65bea7f614}{I2\-C\-\_\-\-R\-E\-P\-L\-Y}
\item 
static const uint32\-\_\-t \hyperlink{class_ph2___hw_interface_1_1_cbc_interface_ad5257bb9fac0efe9cb8307a04f51ef77}{f\-I2c\-Slave} = \hyperlink{_definition_8h_ab15137f7c592d05573de99f078516157}{I2\-C\-\_\-\-S\-L\-A\-V\-E}
\end{DoxyCompactItemize}
\subsection*{Private Member Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{class_ph2___hw_interface_1_1_cbc_interface_afecc0475c57cec54253864c7407e765a}{Select\-Sram\-For\-I2\-C} (uint8\-\_\-t p\-Cbc\-Id)
\item 
bool \hyperlink{class_ph2___hw_interface_1_1_cbc_interface_ad171e07d3777cebcdd1f65cc03915e7b}{I2c\-Cmd\-Ack\-Wait} (uint32\-\_\-t p\-Ack\-Val, uint8\-\_\-t p\-Ncount=1)
\item 
void \hyperlink{class_ph2___hw_interface_1_1_cbc_interface_a3abc2efbdff0957b686341b3084b30a2}{Send\-Block\-Cbc\-I2c\-Request} (uint32\-\_\-t p\-Cbc\-Id, std\-::vector$<$ uint32\-\_\-t $>$ \&p\-Vec\-Req, bool p\-Write)
\item 
void \hyperlink{class_ph2___hw_interface_1_1_cbc_interface_a835236b210e7b642f471d862cb8c5f47}{Read\-I2c\-Block\-Values\-In\-S\-R\-A\-M} (unsigned int p\-Cbc\-Id, std\-::vector$<$ uint32\-\_\-t $>$ \&p\-Vec\-Req)
\item 
void \hyperlink{class_ph2___hw_interface_1_1_cbc_interface_a33464f7a75cd7e392d1324e223145b92}{Enable\-I2c} (\hyperlink{class_ph2___hw_description_1_1_cbc}{Cbc} \&p\-Cbc, bool p\-Enable)
\item 
void \hyperlink{class_ph2___hw_interface_1_1_cbc_interface_a47d3c0291aae360b85195ee3c22846e4}{Write\-Cbc\-Block\-Reg} (\hyperlink{class_ph2___hw_description_1_1_cbc}{Cbc} \&p\-Cbc, std\-::vector$<$ uint32\-\_\-t $>$ \&p\-Vec\-Req)
\item 
void \hyperlink{class_ph2___hw_interface_1_1_cbc_interface_a42ab8453dafd3f2d3c079536efde0569}{Read\-Cbc\-Block\-Reg} (\hyperlink{class_ph2___hw_description_1_1_cbc}{Cbc} \&p\-Cbc, std\-::vector$<$ uint32\-\_\-t $>$ \&p\-Vec\-Req)
\item 
void \hyperlink{class_ph2___hw_interface_1_1_cbc_interface_afa604881734cbe66e08b357cef693245}{Encode\-Reg} (\hyperlink{struct_ph2___hw_description_1_1_cbc_reg_item}{Cbc\-Reg\-Item} \&p\-Reg\-Item, uint8\-\_\-t \&p\-Cbc\-Id, std\-::vector$<$ uint32\-\_\-t $>$ p\-Vec\-Req)
\item 
void \hyperlink{class_ph2___hw_interface_1_1_cbc_interface_acf2c23c04d1f48b3d1ad875d63e6b98e}{Decode\-Reg} (\hyperlink{struct_ph2___hw_description_1_1_cbc_reg_item}{Cbc\-Reg\-Item} \&p\-Reg\-Item, uint8\-\_\-t \&p\-Cbc\-Id, uint32\-\_\-t p\-Word)
\end{DoxyCompactItemize}
\subsection*{Private Attributes}
\begin{DoxyCompactItemize}
\item 
std\-::string \hyperlink{class_ph2___hw_interface_1_1_cbc_interface_aaddc36b6ef3360c0a99da44c53a3242f}{f\-Str\-Sram}
\item 
std\-::string \hyperlink{class_ph2___hw_interface_1_1_cbc_interface_a3277ad84e5806e7992563dbb6122fdb9}{f\-Str\-Other\-Sram}
\item 
std\-::string \hyperlink{class_ph2___hw_interface_1_1_cbc_interface_a61c9447688cc556e33d7051c26459755}{f\-Str\-Sram\-User\-Logic}
\item 
std\-::string \hyperlink{class_ph2___hw_interface_1_1_cbc_interface_a72fbeb3befe9e533fc21cc568e540df4}{f\-Str\-Full}
\item 
std\-::string \hyperlink{class_ph2___hw_interface_1_1_cbc_interface_ade4f2642613500ee5f1963c22509c48b}{f\-Str\-Readout}
\end{DoxyCompactItemize}
\subsection*{Additional Inherited Members}


\subsection{Detailed Description}
Permit r/w given registers in the Cbc you specify. 

\subsection{Constructor \& Destructor Documentation}
\hypertarget{class_ph2___hw_interface_1_1_cbc_interface_a3ddefe5549da06a7d26fee1502a792b4}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}!Cbc\-Interface@{Cbc\-Interface}}
\index{Cbc\-Interface@{Cbc\-Interface}!Ph2_HwInterface::CbcInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}}
\subsubsection[{Cbc\-Interface}]{\setlength{\rightskip}{0pt plus 5cm}Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface\-::\-Cbc\-Interface (
\begin{DoxyParamCaption}
\item[{const char $\ast$}]{pu\-Hal\-Config\-File\-Name}
\end{DoxyParamCaption}
)}}\label{class_ph2___hw_interface_1_1_cbc_interface_a3ddefe5549da06a7d26fee1502a792b4}
\hypertarget{class_ph2___hw_interface_1_1_cbc_interface_a1f0ab7d7cf7783a0fe275e8e1d7e5a49}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}!$\sim$\-Cbc\-Interface@{$\sim$\-Cbc\-Interface}}
\index{$\sim$\-Cbc\-Interface@{$\sim$\-Cbc\-Interface}!Ph2_HwInterface::CbcInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}}
\subsubsection[{$\sim$\-Cbc\-Interface}]{\setlength{\rightskip}{0pt plus 5cm}Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface\-::$\sim$\-Cbc\-Interface (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{class_ph2___hw_interface_1_1_cbc_interface_a1f0ab7d7cf7783a0fe275e8e1d7e5a49}


\subsection{Member Function Documentation}
\hypertarget{class_ph2___hw_interface_1_1_cbc_interface_af5cf4eb5b7134835f00349cb19f35c56}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}!Configure\-Cbc@{Configure\-Cbc}}
\index{Configure\-Cbc@{Configure\-Cbc}!Ph2_HwInterface::CbcInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}}
\subsubsection[{Configure\-Cbc}]{\setlength{\rightskip}{0pt plus 5cm}void Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface\-::\-Configure\-Cbc (
\begin{DoxyParamCaption}
\item[{{\bf Cbc} \&}]{p\-Cbc}
\end{DoxyParamCaption}
)}}\label{class_ph2___hw_interface_1_1_cbc_interface_af5cf4eb5b7134835f00349cb19f35c56}
Configure the Cbc with the Cbc Config File \hypertarget{class_ph2___hw_interface_1_1_cbc_interface_acf2c23c04d1f48b3d1ad875d63e6b98e}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}!Decode\-Reg@{Decode\-Reg}}
\index{Decode\-Reg@{Decode\-Reg}!Ph2_HwInterface::CbcInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}}
\subsubsection[{Decode\-Reg}]{\setlength{\rightskip}{0pt plus 5cm}void Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface\-::\-Decode\-Reg (
\begin{DoxyParamCaption}
\item[{{\bf Cbc\-Reg\-Item} \&}]{p\-Reg\-Item, }
\item[{uint8\-\_\-t \&}]{p\-Cbc\-Id, }
\item[{uint32\-\_\-t}]{p\-Word}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [private]}}}\label{class_ph2___hw_interface_1_1_cbc_interface_acf2c23c04d1f48b3d1ad875d63e6b98e}
Decode a word from a read of a register of the Cbc \hypertarget{class_ph2___hw_interface_1_1_cbc_interface_a33464f7a75cd7e392d1324e223145b92}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}!Enable\-I2c@{Enable\-I2c}}
\index{Enable\-I2c@{Enable\-I2c}!Ph2_HwInterface::CbcInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}}
\subsubsection[{Enable\-I2c}]{\setlength{\rightskip}{0pt plus 5cm}void Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface\-::\-Enable\-I2c (
\begin{DoxyParamCaption}
\item[{{\bf Cbc} \&}]{p\-Cbc, }
\item[{bool}]{p\-Enable}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [private]}}}\label{class_ph2___hw_interface_1_1_cbc_interface_a33464f7a75cd7e392d1324e223145b92}
Enable I2\-C com \hypertarget{class_ph2___hw_interface_1_1_cbc_interface_afa604881734cbe66e08b357cef693245}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}!Encode\-Reg@{Encode\-Reg}}
\index{Encode\-Reg@{Encode\-Reg}!Ph2_HwInterface::CbcInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}}
\subsubsection[{Encode\-Reg}]{\setlength{\rightskip}{0pt plus 5cm}void Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface\-::\-Encode\-Reg (
\begin{DoxyParamCaption}
\item[{{\bf Cbc\-Reg\-Item} \&}]{p\-Reg\-Item, }
\item[{uint8\-\_\-t \&}]{p\-Cbc\-Id, }
\item[{std\-::vector$<$ uint32\-\_\-t $>$}]{p\-Vec\-Req}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [private]}}}\label{class_ph2___hw_interface_1_1_cbc_interface_afa604881734cbe66e08b357cef693245}
Encode a/several word(s) readable for a Cbc \hypertarget{class_ph2___hw_interface_1_1_cbc_interface_ad171e07d3777cebcdd1f65cc03915e7b}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}!I2c\-Cmd\-Ack\-Wait@{I2c\-Cmd\-Ack\-Wait}}
\index{I2c\-Cmd\-Ack\-Wait@{I2c\-Cmd\-Ack\-Wait}!Ph2_HwInterface::CbcInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}}
\subsubsection[{I2c\-Cmd\-Ack\-Wait}]{\setlength{\rightskip}{0pt plus 5cm}bool Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface\-::\-I2c\-Cmd\-Ack\-Wait (
\begin{DoxyParamCaption}
\item[{uint32\-\_\-t}]{p\-Ack\-Val, }
\item[{uint8\-\_\-t}]{p\-Ncount = {\ttfamily 1}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [private]}}}\label{class_ph2___hw_interface_1_1_cbc_interface_ad171e07d3777cebcdd1f65cc03915e7b}
Wait for the I2\-C command acknowledgement \hypertarget{class_ph2___hw_interface_1_1_cbc_interface_a46314c37156baa31c484c1141218bb49}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}!Read\-Cbc@{Read\-Cbc}}
\index{Read\-Cbc@{Read\-Cbc}!Ph2_HwInterface::CbcInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}}
\subsubsection[{Read\-Cbc}]{\setlength{\rightskip}{0pt plus 5cm}void Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface\-::\-Read\-Cbc (
\begin{DoxyParamCaption}
\item[{{\bf Module} \&}]{p\-Module, }
\item[{const std\-::string \&}]{p\-Reg\-Node}
\end{DoxyParamCaption}
)}}\label{class_ph2___hw_interface_1_1_cbc_interface_a46314c37156baa31c484c1141218bb49}
Read same register in all Cbcs and then Update\-Cbc\-Read \hypertarget{class_ph2___hw_interface_1_1_cbc_interface_a42ab8453dafd3f2d3c079536efde0569}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}!Read\-Cbc\-Block\-Reg@{Read\-Cbc\-Block\-Reg}}
\index{Read\-Cbc\-Block\-Reg@{Read\-Cbc\-Block\-Reg}!Ph2_HwInterface::CbcInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}}
\subsubsection[{Read\-Cbc\-Block\-Reg}]{\setlength{\rightskip}{0pt plus 5cm}void Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface\-::\-Read\-Cbc\-Block\-Reg (
\begin{DoxyParamCaption}
\item[{{\bf Cbc} \&}]{p\-Cbc, }
\item[{std\-::vector$<$ uint32\-\_\-t $>$ \&}]{p\-Vec\-Req}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [private]}}}\label{class_ph2___hw_interface_1_1_cbc_interface_a42ab8453dafd3f2d3c079536efde0569}
Read register blocks of a Cbc \hypertarget{class_ph2___hw_interface_1_1_cbc_interface_a835236b210e7b642f471d862cb8c5f47}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}!Read\-I2c\-Block\-Values\-In\-S\-R\-A\-M@{Read\-I2c\-Block\-Values\-In\-S\-R\-A\-M}}
\index{Read\-I2c\-Block\-Values\-In\-S\-R\-A\-M@{Read\-I2c\-Block\-Values\-In\-S\-R\-A\-M}!Ph2_HwInterface::CbcInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}}
\subsubsection[{Read\-I2c\-Block\-Values\-In\-S\-R\-A\-M}]{\setlength{\rightskip}{0pt plus 5cm}void Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface\-::\-Read\-I2c\-Block\-Values\-In\-S\-R\-A\-M (
\begin{DoxyParamCaption}
\item[{unsigned int}]{p\-Cbc\-Id, }
\item[{std\-::vector$<$ uint32\-\_\-t $>$ \&}]{p\-Vec\-Req}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [private]}}}\label{class_ph2___hw_interface_1_1_cbc_interface_a835236b210e7b642f471d862cb8c5f47}
Read blocks from S\-R\-A\-M via I2\-C \hypertarget{class_ph2___hw_interface_1_1_cbc_interface_afecc0475c57cec54253864c7407e765a}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}!Select\-Sram\-For\-I2\-C@{Select\-Sram\-For\-I2\-C}}
\index{Select\-Sram\-For\-I2\-C@{Select\-Sram\-For\-I2\-C}!Ph2_HwInterface::CbcInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}}
\subsubsection[{Select\-Sram\-For\-I2\-C}]{\setlength{\rightskip}{0pt plus 5cm}void Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface\-::\-Select\-Sram\-For\-I2\-C (
\begin{DoxyParamCaption}
\item[{uint8\-\_\-t}]{p\-Cbc\-Id}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [private]}}}\label{class_ph2___hw_interface_1_1_cbc_interface_afecc0475c57cec54253864c7407e765a}
Select S\-R\-A\-M for I2\-C com \hypertarget{class_ph2___hw_interface_1_1_cbc_interface_a3abc2efbdff0957b686341b3084b30a2}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}!Send\-Block\-Cbc\-I2c\-Request@{Send\-Block\-Cbc\-I2c\-Request}}
\index{Send\-Block\-Cbc\-I2c\-Request@{Send\-Block\-Cbc\-I2c\-Request}!Ph2_HwInterface::CbcInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}}
\subsubsection[{Send\-Block\-Cbc\-I2c\-Request}]{\setlength{\rightskip}{0pt plus 5cm}void Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface\-::\-Send\-Block\-Cbc\-I2c\-Request (
\begin{DoxyParamCaption}
\item[{uint32\-\_\-t}]{p\-Cbc\-Id, }
\item[{std\-::vector$<$ uint32\-\_\-t $>$ \&}]{p\-Vec\-Req, }
\item[{bool}]{p\-Write}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [private]}}}\label{class_ph2___hw_interface_1_1_cbc_interface_a3abc2efbdff0957b686341b3084b30a2}
Send request to r/w blocks via I2\-C \hypertarget{class_ph2___hw_interface_1_1_cbc_interface_ab08ea1de98fe120098a4f5c52e017393}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}!Update\-Cbc\-Read@{Update\-Cbc\-Read}}
\index{Update\-Cbc\-Read@{Update\-Cbc\-Read}!Ph2_HwInterface::CbcInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}}
\subsubsection[{Update\-Cbc\-Read}]{\setlength{\rightskip}{0pt plus 5cm}void Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface\-::\-Update\-Cbc\-Read (
\begin{DoxyParamCaption}
\item[{{\bf Cbc} \&}]{p\-Cbc, }
\item[{const std\-::string \&}]{p\-Reg\-Node}
\end{DoxyParamCaption}
)}}\label{class_ph2___hw_interface_1_1_cbc_interface_ab08ea1de98fe120098a4f5c52e017393}
Read the designated register in the Cbc and update the Cbc Config File \hypertarget{class_ph2___hw_interface_1_1_cbc_interface_ae046d10fdb494b5c8bcb831016c02738}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}!Update\-Cbc\-Write@{Update\-Cbc\-Write}}
\index{Update\-Cbc\-Write@{Update\-Cbc\-Write}!Ph2_HwInterface::CbcInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}}
\subsubsection[{Update\-Cbc\-Write}]{\setlength{\rightskip}{0pt plus 5cm}void Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface\-::\-Update\-Cbc\-Write (
\begin{DoxyParamCaption}
\item[{{\bf Cbc} \&}]{p\-Cbc, }
\item[{const std\-::string \&}]{p\-Reg\-Node, }
\item[{uint8\-\_\-t}]{p\-Value}
\end{DoxyParamCaption}
)}}\label{class_ph2___hw_interface_1_1_cbc_interface_ae046d10fdb494b5c8bcb831016c02738}
Write the designated register in both Cbc and Cbc Config File \hypertarget{class_ph2___hw_interface_1_1_cbc_interface_a2aa83fb17f550cd65d32a07960a158ab}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}!Write\-Broadcast@{Write\-Broadcast}}
\index{Write\-Broadcast@{Write\-Broadcast}!Ph2_HwInterface::CbcInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}}
\subsubsection[{Write\-Broadcast}]{\setlength{\rightskip}{0pt plus 5cm}void Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface\-::\-Write\-Broadcast (
\begin{DoxyParamCaption}
\item[{{\bf Module} \&}]{p\-Module, }
\item[{const std\-::string \&}]{p\-Reg\-Node, }
\item[{uint32\-\_\-t \&}]{p\-Word}
\end{DoxyParamCaption}
)}}\label{class_ph2___hw_interface_1_1_cbc_interface_a2aa83fb17f550cd65d32a07960a158ab}
Write same register in all Cbcs and then Update\-Cbc\-Write \hypertarget{class_ph2___hw_interface_1_1_cbc_interface_a47d3c0291aae360b85195ee3c22846e4}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}!Write\-Cbc\-Block\-Reg@{Write\-Cbc\-Block\-Reg}}
\index{Write\-Cbc\-Block\-Reg@{Write\-Cbc\-Block\-Reg}!Ph2_HwInterface::CbcInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}}
\subsubsection[{Write\-Cbc\-Block\-Reg}]{\setlength{\rightskip}{0pt plus 5cm}void Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface\-::\-Write\-Cbc\-Block\-Reg (
\begin{DoxyParamCaption}
\item[{{\bf Cbc} \&}]{p\-Cbc, }
\item[{std\-::vector$<$ uint32\-\_\-t $>$ \&}]{p\-Vec\-Req}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [private]}}}\label{class_ph2___hw_interface_1_1_cbc_interface_a47d3c0291aae360b85195ee3c22846e4}
Write register blocks of a Cbc 

\subsection{Field Documentation}
\hypertarget{class_ph2___hw_interface_1_1_cbc_interface_ad5257bb9fac0efe9cb8307a04f51ef77}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}!f\-I2c\-Slave@{f\-I2c\-Slave}}
\index{f\-I2c\-Slave@{f\-I2c\-Slave}!Ph2_HwInterface::CbcInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}}
\subsubsection[{f\-I2c\-Slave}]{\setlength{\rightskip}{0pt plus 5cm}const uint32\-\_\-t Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface\-::f\-I2c\-Slave = {\bf I2\-C\-\_\-\-S\-L\-A\-V\-E}\hspace{0.3cm}{\ttfamily [static]}}}\label{class_ph2___hw_interface_1_1_cbc_interface_ad5257bb9fac0efe9cb8307a04f51ef77}
\hypertarget{class_ph2___hw_interface_1_1_cbc_interface_a72fbeb3befe9e533fc21cc568e540df4}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}!f\-Str\-Full@{f\-Str\-Full}}
\index{f\-Str\-Full@{f\-Str\-Full}!Ph2_HwInterface::CbcInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}}
\subsubsection[{f\-Str\-Full}]{\setlength{\rightskip}{0pt plus 5cm}std\-::string Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface\-::f\-Str\-Full\hspace{0.3cm}{\ttfamily [private]}}}\label{class_ph2___hw_interface_1_1_cbc_interface_a72fbeb3befe9e533fc21cc568e540df4}
\hypertarget{class_ph2___hw_interface_1_1_cbc_interface_a350e32baca2a50220eeff24b9fa07054}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}!f\-Str\-I2c\-Command@{f\-Str\-I2c\-Command}}
\index{f\-Str\-I2c\-Command@{f\-Str\-I2c\-Command}!Ph2_HwInterface::CbcInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}}
\subsubsection[{f\-Str\-I2c\-Command}]{\setlength{\rightskip}{0pt plus 5cm}const std\-::string Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface\-::f\-Str\-I2c\-Command = {\bf I2\-C\-\_\-\-C\-O\-M\-M\-A\-N\-D}\hspace{0.3cm}{\ttfamily [static]}}}\label{class_ph2___hw_interface_1_1_cbc_interface_a350e32baca2a50220eeff24b9fa07054}
\hypertarget{class_ph2___hw_interface_1_1_cbc_interface_a6a0730099e121a7707615ba6969afe80}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}!f\-Str\-I2c\-Reply@{f\-Str\-I2c\-Reply}}
\index{f\-Str\-I2c\-Reply@{f\-Str\-I2c\-Reply}!Ph2_HwInterface::CbcInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}}
\subsubsection[{f\-Str\-I2c\-Reply}]{\setlength{\rightskip}{0pt plus 5cm}const std\-::string Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface\-::f\-Str\-I2c\-Reply = {\bf I2\-C\-\_\-\-R\-E\-P\-L\-Y}\hspace{0.3cm}{\ttfamily [static]}}}\label{class_ph2___hw_interface_1_1_cbc_interface_a6a0730099e121a7707615ba6969afe80}
\hypertarget{class_ph2___hw_interface_1_1_cbc_interface_ab45dcb5563c94075ac0a3e17d17c1fd4}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}!f\-Str\-I2c\-Settings@{f\-Str\-I2c\-Settings}}
\index{f\-Str\-I2c\-Settings@{f\-Str\-I2c\-Settings}!Ph2_HwInterface::CbcInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}}
\subsubsection[{f\-Str\-I2c\-Settings}]{\setlength{\rightskip}{0pt plus 5cm}const std\-::string Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface\-::f\-Str\-I2c\-Settings = {\bf I2\-C\-\_\-\-S\-E\-T\-T\-I\-N\-G\-S}\hspace{0.3cm}{\ttfamily [static]}}}\label{class_ph2___hw_interface_1_1_cbc_interface_ab45dcb5563c94075ac0a3e17d17c1fd4}
\hypertarget{class_ph2___hw_interface_1_1_cbc_interface_a3277ad84e5806e7992563dbb6122fdb9}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}!f\-Str\-Other\-Sram@{f\-Str\-Other\-Sram}}
\index{f\-Str\-Other\-Sram@{f\-Str\-Other\-Sram}!Ph2_HwInterface::CbcInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}}
\subsubsection[{f\-Str\-Other\-Sram}]{\setlength{\rightskip}{0pt plus 5cm}std\-::string Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface\-::f\-Str\-Other\-Sram\hspace{0.3cm}{\ttfamily [private]}}}\label{class_ph2___hw_interface_1_1_cbc_interface_a3277ad84e5806e7992563dbb6122fdb9}
\hypertarget{class_ph2___hw_interface_1_1_cbc_interface_ade4f2642613500ee5f1963c22509c48b}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}!f\-Str\-Readout@{f\-Str\-Readout}}
\index{f\-Str\-Readout@{f\-Str\-Readout}!Ph2_HwInterface::CbcInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}}
\subsubsection[{f\-Str\-Readout}]{\setlength{\rightskip}{0pt plus 5cm}std\-::string Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface\-::f\-Str\-Readout\hspace{0.3cm}{\ttfamily [private]}}}\label{class_ph2___hw_interface_1_1_cbc_interface_ade4f2642613500ee5f1963c22509c48b}
\hypertarget{class_ph2___hw_interface_1_1_cbc_interface_aaddc36b6ef3360c0a99da44c53a3242f}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}!f\-Str\-Sram@{f\-Str\-Sram}}
\index{f\-Str\-Sram@{f\-Str\-Sram}!Ph2_HwInterface::CbcInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}}
\subsubsection[{f\-Str\-Sram}]{\setlength{\rightskip}{0pt plus 5cm}std\-::string Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface\-::f\-Str\-Sram\hspace{0.3cm}{\ttfamily [private]}}}\label{class_ph2___hw_interface_1_1_cbc_interface_aaddc36b6ef3360c0a99da44c53a3242f}
\hypertarget{class_ph2___hw_interface_1_1_cbc_interface_a61c9447688cc556e33d7051c26459755}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}!f\-Str\-Sram\-User\-Logic@{f\-Str\-Sram\-User\-Logic}}
\index{f\-Str\-Sram\-User\-Logic@{f\-Str\-Sram\-User\-Logic}!Ph2_HwInterface::CbcInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface}}
\subsubsection[{f\-Str\-Sram\-User\-Logic}]{\setlength{\rightskip}{0pt plus 5cm}std\-::string Ph2\-\_\-\-Hw\-Interface\-::\-Cbc\-Interface\-::f\-Str\-Sram\-User\-Logic\hspace{0.3cm}{\ttfamily [private]}}}\label{class_ph2___hw_interface_1_1_cbc_interface_a61c9447688cc556e33d7051c26459755}


The documentation for this class was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
H\-W\-Interface/\-Interface/\hyperlink{_cbc_interface_8h}{Cbc\-Interface.\-h}\item 
H\-W\-Interface/\-Interface/\hyperlink{_cbc_interface_8cc}{Cbc\-Interface.\-cc}\end{DoxyCompactItemize}
