Source Block: hdl/projects/usdrx1/zc706/system_top.v@134:144@HdlIdDef
  wire            rx_sync;
  wire    [63:0]  gpio_i;
  wire    [63:0]  gpio_o;
  wire    [63:0]  gpio_t;
  wire    [15:0]  ps_intrs;
  wire            rx_clk;

  // spi assignments

  assign spi_fout_enb_clk     = 1'b0;
  assign spi_fout_enb_mlo     = 1'b0;

Diff Content:
- 139   wire            rx_clk;
+ 139   wire        [ 4:0]      spi_csn;
+ 139   wire                    spi_clk;
+ 139   wire                    spi_mosi;
+ 139   wire                    spi_miso;
+ 139   wire                    rx_ref_clk;
+ 139   wire                    rx_sysref;
+ 139   wire                    rx_sync;
+ 139   wire        [63:0]      gpio_i;
+ 139   wire        [63:0]      gpio_o;
+ 139   wire        [63:0]      gpio_t;
+ 139   wire        [15:0]      ps_intrs;
+ 139   wire                    rx_clk;

Clone Blocks:
Clone Blocks 1:
hdl/projects/usdrx1/zc706/system_top.v@131:141
  wire            spi_miso;
  wire            rx_ref_clk;
  wire            rx_sysref;
  wire            rx_sync;
  wire    [63:0]  gpio_i;
  wire    [63:0]  gpio_o;
  wire    [63:0]  gpio_t;
  wire    [15:0]  ps_intrs;
  wire            rx_clk;

  // spi assignments

Clone Blocks 2:
hdl/projects/usdrx1/zc706/system_top.v@132:142
  wire            rx_ref_clk;
  wire            rx_sysref;
  wire            rx_sync;
  wire    [63:0]  gpio_i;
  wire    [63:0]  gpio_o;
  wire    [63:0]  gpio_t;
  wire    [15:0]  ps_intrs;
  wire            rx_clk;

  // spi assignments


Clone Blocks 3:
hdl/projects/usdrx1/zc706/system_top.v@133:143
  wire            rx_sysref;
  wire            rx_sync;
  wire    [63:0]  gpio_i;
  wire    [63:0]  gpio_o;
  wire    [63:0]  gpio_t;
  wire    [15:0]  ps_intrs;
  wire            rx_clk;

  // spi assignments

  assign spi_fout_enb_clk     = 1'b0;

