<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/instance/crccu.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_09314c8bcf9f95fb2152f0a0f557ddac.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">crccu.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2014-2015 Atmel Corporation.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="instance_2crccu_8h__dep__incl.svg" width="1274" height="186"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="instance_2crccu_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a2cb2124890478f355c57c27eea7bd1a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2crccu_8h.xhtml#a2cb2124890478f355c57c27eea7bd1a4">REG_CRCCU_DSCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40048000U)</td></tr>
<tr class="memdesc:a2cb2124890478f355c57c27eea7bd1a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CRCCU) CRCCU Descriptor Base Register  <a href="#a2cb2124890478f355c57c27eea7bd1a4">More...</a><br /></td></tr>
<tr class="separator:a2cb2124890478f355c57c27eea7bd1a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bb24ecf64516af4d050ea822d460fa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2crccu_8h.xhtml#a5bb24ecf64516af4d050ea822d460fa4">REG_CRCCU_DMA_EN</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40048008U)</td></tr>
<tr class="memdesc:a5bb24ecf64516af4d050ea822d460fa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CRCCU) CRCCU DMA Enable Register  <a href="#a5bb24ecf64516af4d050ea822d460fa4">More...</a><br /></td></tr>
<tr class="separator:a5bb24ecf64516af4d050ea822d460fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51c1360619566aa73a79af57896671ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2crccu_8h.xhtml#a51c1360619566aa73a79af57896671ed">REG_CRCCU_DMA_DIS</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4004800CU)</td></tr>
<tr class="memdesc:a51c1360619566aa73a79af57896671ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CRCCU) CRCCU DMA Disable Register  <a href="#a51c1360619566aa73a79af57896671ed">More...</a><br /></td></tr>
<tr class="separator:a51c1360619566aa73a79af57896671ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dd7c513d4788147b0680d7659ef7afc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2crccu_8h.xhtml#a8dd7c513d4788147b0680d7659ef7afc">REG_CRCCU_DMA_SR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40048010U)</td></tr>
<tr class="memdesc:a8dd7c513d4788147b0680d7659ef7afc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CRCCU) CRCCU DMA Status Register  <a href="#a8dd7c513d4788147b0680d7659ef7afc">More...</a><br /></td></tr>
<tr class="separator:a8dd7c513d4788147b0680d7659ef7afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19672e2f4ce877d0533e3b74185eb4b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2crccu_8h.xhtml#a19672e2f4ce877d0533e3b74185eb4b3">REG_CRCCU_DMA_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40048014U)</td></tr>
<tr class="memdesc:a19672e2f4ce877d0533e3b74185eb4b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CRCCU) CRCCU DMA Interrupt Enable Register  <a href="#a19672e2f4ce877d0533e3b74185eb4b3">More...</a><br /></td></tr>
<tr class="separator:a19672e2f4ce877d0533e3b74185eb4b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ad779abff1fb0e3702949f1729cccf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2crccu_8h.xhtml#a9ad779abff1fb0e3702949f1729cccf6">REG_CRCCU_DMA_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40048018U)</td></tr>
<tr class="memdesc:a9ad779abff1fb0e3702949f1729cccf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CRCCU) CRCCU DMA Interrupt Disable Register  <a href="#a9ad779abff1fb0e3702949f1729cccf6">More...</a><br /></td></tr>
<tr class="separator:a9ad779abff1fb0e3702949f1729cccf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc41efd630c0106ebc3a6a622638cbd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2crccu_8h.xhtml#acc41efd630c0106ebc3a6a622638cbd9">REG_CRCCU_DMA_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4004801CU)</td></tr>
<tr class="memdesc:acc41efd630c0106ebc3a6a622638cbd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CRCCU) CRCCU DMA Interrupt Mask Register  <a href="#acc41efd630c0106ebc3a6a622638cbd9">More...</a><br /></td></tr>
<tr class="separator:acc41efd630c0106ebc3a6a622638cbd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a817b6e5c30fe73481fe7b98eefe6a54e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2crccu_8h.xhtml#a817b6e5c30fe73481fe7b98eefe6a54e">REG_CRCCU_DMA_ISR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40048020U)</td></tr>
<tr class="memdesc:a817b6e5c30fe73481fe7b98eefe6a54e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CRCCU) CRCCU DMA Interrupt Status Register  <a href="#a817b6e5c30fe73481fe7b98eefe6a54e">More...</a><br /></td></tr>
<tr class="separator:a817b6e5c30fe73481fe7b98eefe6a54e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9d8b9258197b2429680bceacddf4bbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2crccu_8h.xhtml#aa9d8b9258197b2429680bceacddf4bbf">REG_CRCCU_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40048034U)</td></tr>
<tr class="memdesc:aa9d8b9258197b2429680bceacddf4bbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CRCCU) CRCCU Control Register  <a href="#aa9d8b9258197b2429680bceacddf4bbf">More...</a><br /></td></tr>
<tr class="separator:aa9d8b9258197b2429680bceacddf4bbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17236fde3d7c0f2a45a983c2d765dc81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2crccu_8h.xhtml#a17236fde3d7c0f2a45a983c2d765dc81">REG_CRCCU_MR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40048038U)</td></tr>
<tr class="memdesc:a17236fde3d7c0f2a45a983c2d765dc81"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CRCCU) CRCCU Mode Register  <a href="#a17236fde3d7c0f2a45a983c2d765dc81">More...</a><br /></td></tr>
<tr class="separator:a17236fde3d7c0f2a45a983c2d765dc81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9291fffdf928ab491c2ad4b2a5550397"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2crccu_8h.xhtml#a9291fffdf928ab491c2ad4b2a5550397">REG_CRCCU_SR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4004803CU)</td></tr>
<tr class="memdesc:a9291fffdf928ab491c2ad4b2a5550397"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CRCCU) CRCCU Status Register  <a href="#a9291fffdf928ab491c2ad4b2a5550397">More...</a><br /></td></tr>
<tr class="separator:a9291fffdf928ab491c2ad4b2a5550397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f0cccb0ca4c2deb620bc6259e2e2c8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2crccu_8h.xhtml#a0f0cccb0ca4c2deb620bc6259e2e2c8a">REG_CRCCU_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40048040U)</td></tr>
<tr class="memdesc:a0f0cccb0ca4c2deb620bc6259e2e2c8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CRCCU) CRCCU Interrupt Enable Register  <a href="#a0f0cccb0ca4c2deb620bc6259e2e2c8a">More...</a><br /></td></tr>
<tr class="separator:a0f0cccb0ca4c2deb620bc6259e2e2c8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5407183ed74dc635c516672039ad74d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2crccu_8h.xhtml#a5407183ed74dc635c516672039ad74d9">REG_CRCCU_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40048044U)</td></tr>
<tr class="memdesc:a5407183ed74dc635c516672039ad74d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CRCCU) CRCCU Interrupt Disable Register  <a href="#a5407183ed74dc635c516672039ad74d9">More...</a><br /></td></tr>
<tr class="separator:a5407183ed74dc635c516672039ad74d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdfba802d6f561306b0e07a8ede596f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2crccu_8h.xhtml#afdfba802d6f561306b0e07a8ede596f8">REG_CRCCU_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40048048U)</td></tr>
<tr class="memdesc:afdfba802d6f561306b0e07a8ede596f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CRCCU) CRCCU Interrupt Mask Register  <a href="#afdfba802d6f561306b0e07a8ede596f8">More...</a><br /></td></tr>
<tr class="separator:afdfba802d6f561306b0e07a8ede596f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eb8ccbe99aa13c3476df9f79b3aeb87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2crccu_8h.xhtml#a5eb8ccbe99aa13c3476df9f79b3aeb87">REG_CRCCU_ISR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4004804CU)</td></tr>
<tr class="memdesc:a5eb8ccbe99aa13c3476df9f79b3aeb87"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CRCCU) CRCCU Interrupt Status Register  <a href="#a5eb8ccbe99aa13c3476df9f79b3aeb87">More...</a><br /></td></tr>
<tr class="separator:a5eb8ccbe99aa13c3476df9f79b3aeb87"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2014-2015 Atmel Corporation. </p>
<p>All rights reserved. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="aa9d8b9258197b2429680bceacddf4bbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9d8b9258197b2429680bceacddf4bbf">&sect;&nbsp;</a></span>REG_CRCCU_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CRCCU_CR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40048034U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CRCCU) CRCCU Control Register </p>

</div>
</div>
<a id="a51c1360619566aa73a79af57896671ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51c1360619566aa73a79af57896671ed">&sect;&nbsp;</a></span>REG_CRCCU_DMA_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CRCCU_DMA_DIS&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4004800CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CRCCU) CRCCU DMA Disable Register </p>

</div>
</div>
<a id="a5bb24ecf64516af4d050ea822d460fa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bb24ecf64516af4d050ea822d460fa4">&sect;&nbsp;</a></span>REG_CRCCU_DMA_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CRCCU_DMA_EN&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40048008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CRCCU) CRCCU DMA Enable Register </p>

</div>
</div>
<a id="a9ad779abff1fb0e3702949f1729cccf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ad779abff1fb0e3702949f1729cccf6">&sect;&nbsp;</a></span>REG_CRCCU_DMA_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CRCCU_DMA_IDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40048018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CRCCU) CRCCU DMA Interrupt Disable Register </p>

</div>
</div>
<a id="a19672e2f4ce877d0533e3b74185eb4b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19672e2f4ce877d0533e3b74185eb4b3">&sect;&nbsp;</a></span>REG_CRCCU_DMA_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CRCCU_DMA_IER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40048014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CRCCU) CRCCU DMA Interrupt Enable Register </p>

</div>
</div>
<a id="acc41efd630c0106ebc3a6a622638cbd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc41efd630c0106ebc3a6a622638cbd9">&sect;&nbsp;</a></span>REG_CRCCU_DMA_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CRCCU_DMA_IMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4004801CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CRCCU) CRCCU DMA Interrupt Mask Register </p>

</div>
</div>
<a id="a817b6e5c30fe73481fe7b98eefe6a54e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a817b6e5c30fe73481fe7b98eefe6a54e">&sect;&nbsp;</a></span>REG_CRCCU_DMA_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CRCCU_DMA_ISR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40048020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CRCCU) CRCCU DMA Interrupt Status Register </p>

</div>
</div>
<a id="a8dd7c513d4788147b0680d7659ef7afc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dd7c513d4788147b0680d7659ef7afc">&sect;&nbsp;</a></span>REG_CRCCU_DMA_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CRCCU_DMA_SR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40048010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CRCCU) CRCCU DMA Status Register </p>

</div>
</div>
<a id="a2cb2124890478f355c57c27eea7bd1a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cb2124890478f355c57c27eea7bd1a4">&sect;&nbsp;</a></span>REG_CRCCU_DSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CRCCU_DSCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40048000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CRCCU) CRCCU Descriptor Base Register </p>

</div>
</div>
<a id="a5407183ed74dc635c516672039ad74d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5407183ed74dc635c516672039ad74d9">&sect;&nbsp;</a></span>REG_CRCCU_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CRCCU_IDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40048044U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CRCCU) CRCCU Interrupt Disable Register </p>

</div>
</div>
<a id="a0f0cccb0ca4c2deb620bc6259e2e2c8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f0cccb0ca4c2deb620bc6259e2e2c8a">&sect;&nbsp;</a></span>REG_CRCCU_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CRCCU_IER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40048040U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CRCCU) CRCCU Interrupt Enable Register </p>

</div>
</div>
<a id="afdfba802d6f561306b0e07a8ede596f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdfba802d6f561306b0e07a8ede596f8">&sect;&nbsp;</a></span>REG_CRCCU_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CRCCU_IMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40048048U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CRCCU) CRCCU Interrupt Mask Register </p>

</div>
</div>
<a id="a5eb8ccbe99aa13c3476df9f79b3aeb87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5eb8ccbe99aa13c3476df9f79b3aeb87">&sect;&nbsp;</a></span>REG_CRCCU_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CRCCU_ISR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4004804CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CRCCU) CRCCU Interrupt Status Register </p>

</div>
</div>
<a id="a17236fde3d7c0f2a45a983c2d765dc81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17236fde3d7c0f2a45a983c2d765dc81">&sect;&nbsp;</a></span>REG_CRCCU_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CRCCU_MR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40048038U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CRCCU) CRCCU Mode Register </p>

</div>
</div>
<a id="a9291fffdf928ab491c2ad4b2a5550397"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9291fffdf928ab491c2ad4b2a5550397">&sect;&nbsp;</a></span>REG_CRCCU_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_CRCCU_SR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4004803CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CRCCU) CRCCU Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
