{
  "design": {
    "design_info": {
      "boundary_crc": "0xBDA52F47BA643BD2",
      "device": "xc7z020clg400-1",
      "name": "Zynq_Design",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "TOP": {
        "PS": {
          "rst_ps7_0_50M": "",
          "processing_system7_0": ""
        },
        "PL": {
          "AXI4_Lite_Slave_0": "",
          "UART": {
            "UART_V1_9_0": "",
            "xlslice_0": "",
            "xlslice_1": "",
            "xlslice_2": "",
            "xlslice_3": "",
            "AXI_UART_Control_Ada_0": "",
            "xlconcat_0": ""
          },
          "debugger": {
            "system_ila_0": ""
          },
          "LED": {
            "xlslice_0": ""
          },
          "Local_Bus_Register_B_0": ""
        },
        "ps7_0_axi_periph": {
          "xbar": "",
          "s00_couplers": {
            "auto_pc": ""
          },
          "m00_couplers": {},
          "m01_couplers": {}
        }
      }
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "reset_rtl": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "LED": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "Tx_UART": {
        "direction": "O"
      }
    },
    "components": {
      "TOP": {
        "interface_ports": {
          "DDR": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
          },
          "FIXED_IO": {
            "mode": "Master",
            "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
          }
        },
        "ports": {
          "reset_rtl": {
            "type": "rst",
            "direction": "I"
          },
          "Tx_UART": {
            "direction": "O"
          },
          "LED": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        },
        "components": {
          "PS": {
            "interface_ports": {
              "DDR": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
              },
              "FIXED_IO": {
                "mode": "Master",
                "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
              },
              "M_AXI_GP0": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "reset_rtl": {
                "type": "rst",
                "direction": "I"
              },
              "peripheral_aresetn": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "FCLK_CLK0": {
                "type": "clk",
                "direction": "O"
              }
            },
            "components": {
              "rst_ps7_0_50M": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "Zynq_Design_rst_ps7_0_50M_0"
              },
              "processing_system7_0": {
                "vlnv": "xilinx.com:ip:processing_system7:5.5",
                "xci_name": "Zynq_Design_processing_system7_0_0",
                "parameters": {
                  "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
                    "value": "666.666687"
                  },
                  "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
                    "value": "10.000000"
                  },
                  "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
                    "value": "10.158730"
                  },
                  "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
                    "value": "10.000000"
                  },
                  "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
                    "value": "10.000000"
                  },
                  "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
                    "value": "100.000000"
                  },
                  "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
                    "value": "10.000000"
                  },
                  "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
                    "value": "10.000000"
                  },
                  "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
                    "value": "10.000000"
                  },
                  "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
                    "value": "200.000000"
                  },
                  "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
                    "value": "200.000000"
                  },
                  "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
                    "value": "50.000000"
                  },
                  "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
                    "value": "10.000000"
                  },
                  "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
                    "value": "10.000000"
                  },
                  "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
                    "value": "200.000000"
                  },
                  "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
                    "value": "111.111115"
                  },
                  "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
                    "value": "111.111115"
                  },
                  "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
                    "value": "111.111115"
                  },
                  "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
                    "value": "111.111115"
                  },
                  "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
                    "value": "111.111115"
                  },
                  "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
                    "value": "111.111115"
                  },
                  "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
                    "value": "100.000000"
                  },
                  "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
                    "value": "111.111115"
                  },
                  "PCW_APU_CLK_RATIO_ENABLE": {
                    "value": "6:2:1"
                  },
                  "PCW_APU_PERIPHERAL_FREQMHZ": {
                    "value": "667"
                  },
                  "PCW_CLK0_FREQ": {
                    "value": "100000000"
                  },
                  "PCW_CLK1_FREQ": {
                    "value": "10000000"
                  },
                  "PCW_CLK2_FREQ": {
                    "value": "10000000"
                  },
                  "PCW_CLK3_FREQ": {
                    "value": "10000000"
                  },
                  "PCW_CPU_CPU_6X4X_MAX_RANGE": {
                    "value": "667"
                  },
                  "PCW_CPU_PERIPHERAL_CLKSRC": {
                    "value": "ARM PLL"
                  },
                  "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
                    "value": "33.333333"
                  },
                  "PCW_DCI_PERIPHERAL_CLKSRC": {
                    "value": "DDR PLL"
                  },
                  "PCW_DCI_PERIPHERAL_FREQMHZ": {
                    "value": "10.159"
                  },
                  "PCW_DDR_PERIPHERAL_CLKSRC": {
                    "value": "DDR PLL"
                  },
                  "PCW_DDR_RAM_HIGHADDR": {
                    "value": "0x3FFFFFFF"
                  },
                  "PCW_ENET0_PERIPHERAL_CLKSRC": {
                    "value": "IO PLL"
                  },
                  "PCW_ENET0_PERIPHERAL_ENABLE": {
                    "value": "0"
                  },
                  "PCW_ENET1_PERIPHERAL_CLKSRC": {
                    "value": "IO PLL"
                  },
                  "PCW_ENET1_PERIPHERAL_ENABLE": {
                    "value": "0"
                  },
                  "PCW_ENET_RESET_POLARITY": {
                    "value": "Active Low"
                  },
                  "PCW_EN_4K_TIMER": {
                    "value": "0"
                  },
                  "PCW_EN_EMIO_UART0": {
                    "value": "0"
                  },
                  "PCW_EN_ENET0": {
                    "value": "0"
                  },
                  "PCW_EN_GPIO": {
                    "value": "1"
                  },
                  "PCW_EN_QSPI": {
                    "value": "1"
                  },
                  "PCW_EN_SDIO0": {
                    "value": "1"
                  },
                  "PCW_EN_UART0": {
                    "value": "0"
                  },
                  "PCW_EN_UART1": {
                    "value": "1"
                  },
                  "PCW_EN_USB0": {
                    "value": "1"
                  },
                  "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
                    "value": "100"
                  },
                  "PCW_FPGA_FCLK0_ENABLE": {
                    "value": "1"
                  },
                  "PCW_GPIO_MIO_GPIO_ENABLE": {
                    "value": "1"
                  },
                  "PCW_GPIO_MIO_GPIO_IO": {
                    "value": "MIO"
                  },
                  "PCW_GPIO_PERIPHERAL_ENABLE": {
                    "value": "0"
                  },
                  "PCW_I2C_RESET_ENABLE": {
                    "value": "0"
                  },
                  "PCW_IRQ_F2P_MODE": {
                    "value": "DIRECT"
                  },
                  "PCW_MIO_0_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_0_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_0_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_10_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_10_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_10_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_11_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_11_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_11_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_12_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_12_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_12_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_13_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_13_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_13_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_14_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_14_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_14_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_15_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_15_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_15_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_16_IOTYPE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_MIO_16_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_16_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_17_IOTYPE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_MIO_17_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_17_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_18_IOTYPE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_MIO_18_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_18_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_19_IOTYPE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_MIO_19_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_19_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_1_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_1_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_1_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_20_IOTYPE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_MIO_20_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_20_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_21_IOTYPE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_MIO_21_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_21_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_22_IOTYPE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_MIO_22_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_22_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_23_IOTYPE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_MIO_23_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_23_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_24_IOTYPE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_MIO_24_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_24_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_25_IOTYPE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_MIO_25_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_25_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_26_IOTYPE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_MIO_26_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_26_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_27_IOTYPE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_MIO_27_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_27_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_28_IOTYPE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_MIO_28_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_28_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_29_IOTYPE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_MIO_29_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_29_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_2_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_2_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_30_IOTYPE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_MIO_30_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_30_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_31_IOTYPE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_MIO_31_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_31_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_32_IOTYPE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_MIO_32_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_32_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_33_IOTYPE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_MIO_33_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_33_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_34_IOTYPE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_MIO_34_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_34_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_35_IOTYPE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_MIO_35_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_35_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_36_IOTYPE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_MIO_36_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_36_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_37_IOTYPE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_MIO_37_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_37_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_38_IOTYPE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_MIO_38_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_38_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_39_IOTYPE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_MIO_39_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_39_SLEW": {
                    "value": "fast"
                  },
                  "PCW_MIO_3_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_3_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_40_IOTYPE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_MIO_40_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_40_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_41_IOTYPE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_MIO_41_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_41_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_42_IOTYPE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_MIO_42_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_42_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_43_IOTYPE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_MIO_43_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_43_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_44_IOTYPE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_MIO_44_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_44_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_45_IOTYPE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_MIO_45_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_45_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_46_IOTYPE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_MIO_46_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_46_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_47_IOTYPE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_MIO_47_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_47_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_48_IOTYPE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_MIO_48_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_48_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_49_IOTYPE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_MIO_49_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_49_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_4_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_4_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_50_IOTYPE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_MIO_50_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_50_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_51_IOTYPE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_MIO_51_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_51_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_52_IOTYPE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_MIO_52_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_52_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_53_IOTYPE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_MIO_53_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_53_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_5_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_5_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_6_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_6_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_7_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_7_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_8_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_8_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_9_IOTYPE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_MIO_9_PULLUP": {
                    "value": "enabled"
                  },
                  "PCW_MIO_9_SLEW": {
                    "value": "slow"
                  },
                  "PCW_MIO_TREE_PERIPHERALS": {
                    "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#UART 1#UART 1#GPIO#GPIO#GPIO#GPIO"
                  },
                  "PCW_MIO_TREE_SIGNALS": {
                    "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#gpio[16]#gpio[17]#gpio[18]#gpio[19]#gpio[20]#gpio[21]#gpio[22]#gpio[23]#gpio[24]#gpio[25]#gpio[26]#gpio[27]#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#tx#rx#gpio[50]#gpio[51]#gpio[52]#gpio[53]"
                  },
                  "PCW_OVERRIDE_BASIC_CLOCK": {
                    "value": "0"
                  },
                  "PCW_PACKAGE_DDR_BOARD_DELAY0": {
                    "value": "0.221"
                  },
                  "PCW_PACKAGE_DDR_BOARD_DELAY1": {
                    "value": "0.222"
                  },
                  "PCW_PACKAGE_DDR_BOARD_DELAY2": {
                    "value": "0.217"
                  },
                  "PCW_PACKAGE_DDR_BOARD_DELAY3": {
                    "value": "0.244"
                  },
                  "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
                    "value": "-0.050"
                  },
                  "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
                    "value": "-0.044"
                  },
                  "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
                    "value": "-0.035"
                  },
                  "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
                    "value": "-0.100"
                  },
                  "PCW_PCAP_PERIPHERAL_CLKSRC": {
                    "value": "IO PLL"
                  },
                  "PCW_PCAP_PERIPHERAL_FREQMHZ": {
                    "value": "200"
                  },
                  "PCW_PJTAG_PERIPHERAL_ENABLE": {
                    "value": "0"
                  },
                  "PCW_PLL_BYPASSMODE_ENABLE": {
                    "value": "0"
                  },
                  "PCW_PRESET_BANK0_VOLTAGE": {
                    "value": "LVCMOS 3.3V"
                  },
                  "PCW_PRESET_BANK1_VOLTAGE": {
                    "value": "LVCMOS 1.8V"
                  },
                  "PCW_QSPI_GRP_FBCLK_ENABLE": {
                    "value": "1"
                  },
                  "PCW_QSPI_GRP_FBCLK_IO": {
                    "value": "MIO 8"
                  },
                  "PCW_QSPI_GRP_IO1_ENABLE": {
                    "value": "0"
                  },
                  "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
                    "value": "1"
                  },
                  "PCW_QSPI_GRP_SINGLE_SS_IO": {
                    "value": "MIO 1 .. 6"
                  },
                  "PCW_QSPI_GRP_SS1_ENABLE": {
                    "value": "0"
                  },
                  "PCW_QSPI_INTERNAL_HIGHADDRESS": {
                    "value": "0xFCFFFFFF"
                  },
                  "PCW_QSPI_PERIPHERAL_CLKSRC": {
                    "value": "IO PLL"
                  },
                  "PCW_QSPI_PERIPHERAL_ENABLE": {
                    "value": "1"
                  },
                  "PCW_QSPI_PERIPHERAL_FREQMHZ": {
                    "value": "200"
                  },
                  "PCW_QSPI_QSPI_IO": {
                    "value": "MIO 1 .. 6"
                  },
                  "PCW_SD0_GRP_CD_ENABLE": {
                    "value": "1"
                  },
                  "PCW_SD0_GRP_CD_IO": {
                    "value": "MIO 47"
                  },
                  "PCW_SD0_GRP_POW_ENABLE": {
                    "value": "0"
                  },
                  "PCW_SD0_GRP_WP_ENABLE": {
                    "value": "0"
                  },
                  "PCW_SD0_PERIPHERAL_ENABLE": {
                    "value": "1"
                  },
                  "PCW_SD0_SD0_IO": {
                    "value": "MIO 40 .. 45"
                  },
                  "PCW_SDIO_PERIPHERAL_CLKSRC": {
                    "value": "IO PLL"
                  },
                  "PCW_SDIO_PERIPHERAL_FREQMHZ": {
                    "value": "50"
                  },
                  "PCW_SDIO_PERIPHERAL_VALID": {
                    "value": "1"
                  },
                  "PCW_SINGLE_QSPI_DATA_MODE": {
                    "value": "x4"
                  },
                  "PCW_SMC_PERIPHERAL_CLKSRC": {
                    "value": "IO PLL"
                  },
                  "PCW_TPIU_PERIPHERAL_CLKSRC": {
                    "value": "External"
                  },
                  "PCW_UART0_PERIPHERAL_ENABLE": {
                    "value": "0"
                  },
                  "PCW_UART1_BAUD_RATE": {
                    "value": "115200"
                  },
                  "PCW_UART1_GRP_FULL_ENABLE": {
                    "value": "0"
                  },
                  "PCW_UART1_PERIPHERAL_ENABLE": {
                    "value": "1"
                  },
                  "PCW_UART1_UART1_IO": {
                    "value": "MIO 48 .. 49"
                  },
                  "PCW_UART_PERIPHERAL_CLKSRC": {
                    "value": "IO PLL"
                  },
                  "PCW_UART_PERIPHERAL_FREQMHZ": {
                    "value": "100"
                  },
                  "PCW_UART_PERIPHERAL_VALID": {
                    "value": "1"
                  },
                  "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
                    "value": "533.333374"
                  },
                  "PCW_UIPARAM_DDR_ADV_ENABLE": {
                    "value": "0"
                  },
                  "PCW_UIPARAM_DDR_AL": {
                    "value": "0"
                  },
                  "PCW_UIPARAM_DDR_BL": {
                    "value": "8"
                  },
                  "PCW_UIPARAM_DDR_BOARD_DELAY0": {
                    "value": "0.221"
                  },
                  "PCW_UIPARAM_DDR_BOARD_DELAY1": {
                    "value": "0.222"
                  },
                  "PCW_UIPARAM_DDR_BOARD_DELAY2": {
                    "value": "0.217"
                  },
                  "PCW_UIPARAM_DDR_BOARD_DELAY3": {
                    "value": "0.244"
                  },
                  "PCW_UIPARAM_DDR_BUS_WIDTH": {
                    "value": "32 Bit"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
                    "value": "18.8"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
                    "value": "80.4535"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
                    "value": "160"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
                    "value": "18.8"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
                    "value": "80.4535"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
                    "value": "160"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
                    "value": "18.8"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
                    "value": "80.4535"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
                    "value": "160"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
                    "value": "18.8"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
                    "value": "80.4535"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
                    "value": "160"
                  },
                  "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
                    "value": "0"
                  },
                  "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
                    "value": "22.8"
                  },
                  "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
                    "value": "105.056"
                  },
                  "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
                    "value": "160"
                  },
                  "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
                    "value": "27.9"
                  },
                  "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
                    "value": "66.904"
                  },
                  "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
                    "value": "160"
                  },
                  "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
                    "value": "22.9"
                  },
                  "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
                    "value": "89.1715"
                  },
                  "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
                    "value": "160"
                  },
                  "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
                    "value": "29.4"
                  },
                  "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
                    "value": "113.63"
                  },
                  "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
                    "value": "160"
                  },
                  "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
                    "value": "-0.050"
                  },
                  "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
                    "value": "-0.044"
                  },
                  "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
                    "value": "-0.035"
                  },
                  "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
                    "value": "-0.100"
                  },
                  "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
                    "value": "22.8"
                  },
                  "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
                    "value": "98.503"
                  },
                  "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
                    "value": "160"
                  },
                  "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
                    "value": "27.9"
                  },
                  "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
                    "value": "68.5855"
                  },
                  "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
                    "value": "160"
                  },
                  "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
                    "value": "22.9"
                  },
                  "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
                    "value": "90.295"
                  },
                  "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
                    "value": "160"
                  },
                  "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
                    "value": "29.4"
                  },
                  "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
                    "value": "103.977"
                  },
                  "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
                    "value": "160"
                  },
                  "PCW_UIPARAM_DDR_ENABLE": {
                    "value": "1"
                  },
                  "PCW_UIPARAM_DDR_FREQ_MHZ": {
                    "value": "533.333333"
                  },
                  "PCW_UIPARAM_DDR_HIGH_TEMP": {
                    "value": "Normal (0-85)"
                  },
                  "PCW_UIPARAM_DDR_MEMORY_TYPE": {
                    "value": "DDR 3 (Low Voltage)"
                  },
                  "PCW_UIPARAM_DDR_PARTNO": {
                    "value": "MT41K256M16 RE-125"
                  },
                  "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
                    "value": "1"
                  },
                  "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
                    "value": "1"
                  },
                  "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
                    "value": "1"
                  },
                  "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
                    "value": "0"
                  },
                  "PCW_USB0_PERIPHERAL_ENABLE": {
                    "value": "1"
                  },
                  "PCW_USB0_RESET_ENABLE": {
                    "value": "1"
                  },
                  "PCW_USB0_RESET_IO": {
                    "value": "MIO 46"
                  },
                  "PCW_USB0_USB0_IO": {
                    "value": "MIO 28 .. 39"
                  },
                  "PCW_USB_RESET_ENABLE": {
                    "value": "1"
                  },
                  "PCW_USB_RESET_POLARITY": {
                    "value": "Active Low"
                  },
                  "PCW_USB_RESET_SELECT": {
                    "value": "Share reset pin"
                  },
                  "PCW_USE_AXI_NONSECURE": {
                    "value": "0"
                  },
                  "PCW_USE_CROSS_TRIGGER": {
                    "value": "0"
                  },
                  "PCW_USE_M_AXI_GP0": {
                    "value": "1"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn2": {
                "interface_ports": [
                  "M_AXI_GP0",
                  "processing_system7_0/M_AXI_GP0"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "DDR",
                  "processing_system7_0/DDR"
                ]
              },
              "Conn3": {
                "interface_ports": [
                  "FIXED_IO",
                  "processing_system7_0/FIXED_IO"
                ]
              }
            },
            "nets": {
              "slowest_sync_clk_1": {
                "ports": [
                  "processing_system7_0/FCLK_CLK0",
                  "rst_ps7_0_50M/slowest_sync_clk",
                  "processing_system7_0/M_AXI_GP0_ACLK",
                  "FCLK_CLK0"
                ]
              },
              "reset_rtl_1": {
                "ports": [
                  "reset_rtl",
                  "rst_ps7_0_50M/aux_reset_in"
                ]
              },
              "rst_ps7_0_50M_peripheral_aresetn": {
                "ports": [
                  "rst_ps7_0_50M/peripheral_aresetn",
                  "peripheral_aresetn"
                ]
              },
              "processing_system7_0_FCLK_RESET0_N": {
                "ports": [
                  "processing_system7_0/FCLK_RESET0_N",
                  "rst_ps7_0_50M/ext_reset_in"
                ]
              }
            }
          },
          "PL": {
            "interface_ports": {
              "s_axi": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI1": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresentn": {
                "direction": "I"
              },
              "LED": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "Tx_UART": {
                "direction": "O"
              }
            },
            "components": {
              "AXI4_Lite_Slave_0": {
                "vlnv": "xilinx.com:module_ref:AXI4_Lite_Slave:1.0",
                "xci_name": "Zynq_Design_AXI4_Lite_Slave_0_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "AXI4_Lite_Slave",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "s_axi": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "memory_map_ref": "s_axi",
                    "parameters": {
                      "ADDR_WIDTH": {
                        "value": "32",
                        "value_src": "constant"
                      },
                      "ARUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "AWUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "BUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "CLK_DOMAIN": {
                        "value": "Zynq_Design_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      },
                      "DATA_WIDTH": {
                        "value": "32",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "1e+08",
                        "value_src": "user_prop"
                      },
                      "HAS_BRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_BURST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_CACHE": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_LOCK": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_PROT": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_QOS": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_REGION": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_RRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_WSTRB": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "ID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "MAX_BURST_LENGTH": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "NUM_READ_OUTSTANDING": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "NUM_READ_THREADS": {
                        "value": "1",
                        "value_src": "default_prop"
                      },
                      "NUM_WRITE_OUTSTANDING": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "NUM_WRITE_THREADS": {
                        "value": "1",
                        "value_src": "default_prop"
                      },
                      "PROTOCOL": {
                        "value": "AXI4LITE",
                        "value_src": "constant"
                      },
                      "READ_WRITE_MODE": {
                        "value": "READ_WRITE",
                        "value_src": "constant"
                      },
                      "RUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "SUPPORTS_NARROW_BURST": {
                        "value": "0",
                        "value_src": "auto"
                      },
                      "WUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      }
                    },
                    "port_maps": {
                      "AWADDR": {
                        "physical_name": "s_axi_awaddr",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "AWVALID": {
                        "physical_name": "s_axi_awvalid",
                        "direction": "I"
                      },
                      "AWREADY": {
                        "physical_name": "s_axi_awready",
                        "direction": "O"
                      },
                      "WDATA": {
                        "physical_name": "s_axi_wdata",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "WSTRB": {
                        "physical_name": "s_axi_wstrb",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "WVALID": {
                        "physical_name": "s_axi_wvalid",
                        "direction": "I"
                      },
                      "WREADY": {
                        "physical_name": "s_axi_wready",
                        "direction": "O"
                      },
                      "BRESP": {
                        "physical_name": "s_axi_bresp",
                        "direction": "O",
                        "left": "1",
                        "right": "0"
                      },
                      "BVALID": {
                        "physical_name": "s_axi_bvalid",
                        "direction": "O"
                      },
                      "BREADY": {
                        "physical_name": "s_axi_bready",
                        "direction": "I"
                      },
                      "ARADDR": {
                        "physical_name": "s_axi_araddr",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "ARVALID": {
                        "physical_name": "s_axi_arvalid",
                        "direction": "I"
                      },
                      "ARREADY": {
                        "physical_name": "s_axi_arready",
                        "direction": "O"
                      },
                      "RDATA": {
                        "physical_name": "s_axi_rdata",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "RRESP": {
                        "physical_name": "s_axi_rresp",
                        "direction": "O",
                        "left": "1",
                        "right": "0"
                      },
                      "RVALID": {
                        "physical_name": "s_axi_rvalid",
                        "direction": "O"
                      },
                      "RREADY": {
                        "physical_name": "s_axi_rready",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "s_axi_aclk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "s_axi",
                        "value_src": "constant"
                      },
                      "CLK_DOMAIN": {
                        "value": "Zynq_Design_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "1e+08",
                        "value_src": "user_prop"
                      }
                    }
                  },
                  "s_axi_aresentn": {
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "const_prop"
                      }
                    }
                  },
                  "lbus_out_data": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "lbus_out_address": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "lbus_out_strobe": {
                    "direction": "O"
                  },
                  "lbus_in_data": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "lbus_in_complete": {
                    "direction": "I"
                  },
                  "lbus_in_addr_OOR": {
                    "direction": "I"
                  }
                }
              },
              "UART": {
                "ports": {
                  "s_axi_aclk": {
                    "direction": "I"
                  },
                  "s_axi_aresentn": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "Din": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "Tx_UART": {
                    "direction": "O"
                  },
                  "dout": {
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  }
                },
                "components": {
                  "UART_V1_9_0": {
                    "vlnv": "xilinx.com:user:UART_V1_9:1.0",
                    "xci_name": "Zynq_Design_UART_V1_9_0_0"
                  },
                  "xlslice_0": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "Zynq_Design_xlslice_0_1",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "7"
                      },
                      "DOUT_WIDTH": {
                        "value": "8"
                      }
                    }
                  },
                  "xlslice_1": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "Zynq_Design_xlslice_0_2",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "8"
                      },
                      "DIN_TO": {
                        "value": "8"
                      },
                      "DOUT_WIDTH": {
                        "value": "1"
                      }
                    }
                  },
                  "xlslice_2": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "Zynq_Design_xlslice_1_0",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "31"
                      },
                      "DIN_TO": {
                        "value": "31"
                      },
                      "DOUT_WIDTH": {
                        "value": "1"
                      }
                    }
                  },
                  "xlslice_3": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "Zynq_Design_xlslice_2_0",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "30"
                      },
                      "DIN_TO": {
                        "value": "30"
                      },
                      "DOUT_WIDTH": {
                        "value": "1"
                      }
                    }
                  },
                  "AXI_UART_Control_Ada_0": {
                    "vlnv": "xilinx.com:module_ref:AXI_UART_Control_Adapter:1.0",
                    "xci_name": "Zynq_Design_AXI_UART_Control_Ada_0_0",
                    "reference_info": {
                      "ref_type": "hdl",
                      "ref_name": "AXI_UART_Control_Adapter",
                      "boundary_crc": "0x0"
                    },
                    "ports": {
                      "RESET": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "CLK100MHz": {
                        "direction": "I",
                        "parameters": {
                          "CLK_DOMAIN": {
                            "value": "Zynq_Design_processing_system7_0_0_FCLK_CLK0",
                            "value_src": "default_prop"
                          },
                          "FREQ_HZ": {
                            "value": "1e+08",
                            "value_src": "user_prop"
                          },
                          "PHASE": {
                            "value": "0.000",
                            "value_src": "default_prop"
                          }
                        }
                      },
                      "Transmit_WE_In": {
                        "direction": "I"
                      },
                      "Transmit_WE_Out": {
                        "direction": "O"
                      }
                    }
                  },
                  "xlconcat_0": {
                    "vlnv": "xilinx.com:ip:xlconcat:2.1",
                    "xci_name": "Zynq_Design_xlconcat_0_0"
                  }
                },
                "nets": {
                  "s_axi_aclk_1": {
                    "ports": [
                      "s_axi_aclk",
                      "UART_V1_9_0/CLK100MHz",
                      "UART_V1_9_0/Receive_CLK",
                      "UART_V1_9_0/Transmit_CLK",
                      "AXI_UART_Control_Ada_0/CLK100MHz"
                    ]
                  },
                  "Din_1": {
                    "ports": [
                      "Din",
                      "xlslice_0/Din",
                      "xlslice_1/Din",
                      "xlslice_2/Din",
                      "xlslice_3/Din"
                    ]
                  },
                  "xlslice_2_Dout": {
                    "ports": [
                      "xlslice_2/Dout",
                      "UART_V1_9_0/UART_Debug_Enable"
                    ]
                  },
                  "xlslice_3_Dout": {
                    "ports": [
                      "xlslice_3/Dout",
                      "UART_V1_9_0/Reset_0",
                      "AXI_UART_Control_Ada_0/RESET"
                    ]
                  },
                  "UART_V1_9_0_Tx": {
                    "ports": [
                      "UART_V1_9_0/Tx",
                      "Tx_UART"
                    ]
                  },
                  "xlslice_0_Dout": {
                    "ports": [
                      "xlslice_0/Dout",
                      "UART_V1_9_0/Transmit_IN"
                    ]
                  },
                  "xlslice_1_Dout": {
                    "ports": [
                      "xlslice_1/Dout",
                      "AXI_UART_Control_Ada_0/Transmit_WE_In"
                    ]
                  },
                  "AXI_UART_Control_Ada_0_Transmit_WE_Out": {
                    "ports": [
                      "AXI_UART_Control_Ada_0/Transmit_WE_Out",
                      "UART_V1_9_0/Transmit_WR_EN"
                    ]
                  },
                  "UART_V1_9_0_Transmit_AF": {
                    "ports": [
                      "UART_V1_9_0/Transmit_AF",
                      "xlconcat_0/In0"
                    ]
                  },
                  "UART_V1_9_0_Transmit_FU": {
                    "ports": [
                      "UART_V1_9_0/Transmit_FU",
                      "xlconcat_0/In1"
                    ]
                  },
                  "xlconcat_0_dout": {
                    "ports": [
                      "xlconcat_0/dout",
                      "dout"
                    ]
                  }
                }
              },
              "debugger": {
                "interface_ports": {
                  "M00_AXI": {
                    "mode": "Monitor",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "FCLK_CLK0": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "peripheral_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "system_ila_0": {
                    "vlnv": "xilinx.com:ip:system_ila:1.1",
                    "xci_name": "Zynq_Design_system_ila_0_0",
                    "parameters": {
                      "ALL_PROBE_SAME_MU_CNT": {
                        "value": "2"
                      },
                      "C_DATA_DEPTH": {
                        "value": "2048"
                      },
                      "C_EN_STRG_QUAL": {
                        "value": "1"
                      },
                      "C_PROBE0_MU_CNT": {
                        "value": "2"
                      }
                    },
                    "interface_ports": {
                      "SLOT_0_AXI": {
                        "mode": "Monitor",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "Conn1": {
                    "interface_ports": [
                      "system_ila_0/SLOT_0_AXI",
                      "M00_AXI"
                    ]
                  }
                },
                "nets": {
                  "FCLK_CLK0_1": {
                    "ports": [
                      "FCLK_CLK0",
                      "system_ila_0/clk"
                    ]
                  },
                  "peripheral_aresetn_1": {
                    "ports": [
                      "peripheral_aresetn",
                      "system_ila_0/resetn"
                    ]
                  }
                }
              },
              "LED": {
                "ports": {
                  "Din": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "LED": {
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  }
                },
                "components": {
                  "xlslice_0": {
                    "vlnv": "xilinx.com:ip:xlslice:1.0",
                    "xci_name": "Zynq_Design_xlslice_0_0",
                    "parameters": {
                      "DIN_FROM": {
                        "value": "3"
                      },
                      "DOUT_WIDTH": {
                        "value": "4"
                      }
                    }
                  }
                },
                "nets": {
                  "Local_Bus_Register_B_0_RW_reg_1": {
                    "ports": [
                      "Din",
                      "xlslice_0/Din"
                    ]
                  },
                  "xlslice_0_Dout": {
                    "ports": [
                      "xlslice_0/Dout",
                      "LED"
                    ]
                  }
                }
              },
              "Local_Bus_Register_B_0": {
                "vlnv": "xilinx.com:module_ref:Local_Bus_Register_Block:1.0",
                "xci_name": "Zynq_Design_Local_Bus_Register_B_0_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "Local_Bus_Register_Block",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "s_axi_aclk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "Zynq_Design_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "1e+08",
                        "value_src": "user_prop"
                      }
                    }
                  },
                  "s_axi_aresentn": {
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "const_prop"
                      }
                    }
                  },
                  "lbus_in_data": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "lbus_in_address": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "lbus_in_write_strobe": {
                    "direction": "I"
                  },
                  "lbus_out_data": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "lbus_out_complete": {
                    "direction": "O"
                  },
                  "lbus_out_addr_OOR": {
                    "direction": "O"
                  },
                  "RW_reg_1": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RW_reg_2": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RW_reg_3": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RW_reg_4": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RW_reg_5": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RW_reg_6": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RW_reg_7": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RW_reg_8": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RW_reg_9": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RW_reg_10": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RW_reg_11": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RW_reg_12": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RW_reg_13": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RW_reg_14": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RW_reg_15": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RW_reg_16": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RW_reg_17": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RW_reg_18": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RW_reg_19": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RW_reg_20": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RW_reg_21": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RW_reg_22": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RW_reg_23": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RW_reg_24": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RW_reg_25": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RW_reg_26": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RW_reg_27": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RW_reg_28": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RW_reg_29": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RW_reg_30": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RW_reg_31": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RW_reg_32": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RO_reg_1": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RO_reg_2": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RO_reg_3": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RO_reg_4": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RO_reg_5": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RO_reg_6": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RO_reg_7": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RO_reg_8": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RO_reg_9": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RO_reg_10": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RO_reg_11": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RO_reg_12": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RO_reg_13": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RO_reg_14": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RO_reg_15": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RO_reg_16": {
                    "direction": "I",
                    "left": "31",
                    "right": "0",
                    "parameters": {
                      "PortWidth": {
                        "value": "2",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "RO_reg_17": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RO_reg_18": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RO_reg_19": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RO_reg_20": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RO_reg_21": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RO_reg_22": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RO_reg_23": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RO_reg_24": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RO_reg_25": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RO_reg_26": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RO_reg_27": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RO_reg_28": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RO_reg_29": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RO_reg_30": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RO_reg_31": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RO_reg_32": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "s_axi",
                  "AXI4_Lite_Slave_0/s_axi",
                  "debugger/M00_AXI"
                ]
              }
            },
            "nets": {
              "s_axi_aclk_1": {
                "ports": [
                  "s_axi_aclk",
                  "AXI4_Lite_Slave_0/s_axi_aclk",
                  "UART/s_axi_aclk",
                  "debugger/FCLK_CLK0",
                  "Local_Bus_Register_B_0/s_axi_aclk"
                ]
              },
              "s_axi_aresentn_1": {
                "ports": [
                  "s_axi_aresentn",
                  "AXI4_Lite_Slave_0/s_axi_aresentn",
                  "UART/s_axi_aresentn",
                  "debugger/peripheral_aresetn",
                  "Local_Bus_Register_B_0/s_axi_aresentn"
                ]
              },
              "AXI4_Lite_Slave_0_lbus_out_data": {
                "ports": [
                  "AXI4_Lite_Slave_0/lbus_out_data",
                  "Local_Bus_Register_B_0/lbus_in_data"
                ]
              },
              "AXI4_Lite_Slave_0_lbus_out_strobe": {
                "ports": [
                  "AXI4_Lite_Slave_0/lbus_out_strobe",
                  "Local_Bus_Register_B_0/lbus_in_write_strobe"
                ]
              },
              "AXI4_Lite_Slave_0_lbus_out_address": {
                "ports": [
                  "AXI4_Lite_Slave_0/lbus_out_address",
                  "Local_Bus_Register_B_0/lbus_in_address"
                ]
              },
              "Local_Bus_Register_B_0_lbus_out_data": {
                "ports": [
                  "Local_Bus_Register_B_0/lbus_out_data",
                  "AXI4_Lite_Slave_0/lbus_in_data"
                ]
              },
              "Local_Bus_Register_B_0_lbus_out_op_success": {
                "ports": [
                  "Local_Bus_Register_B_0/lbus_out_complete",
                  "AXI4_Lite_Slave_0/lbus_in_complete"
                ]
              },
              "Local_Bus_Register_B_0_lbus_out_addr_OOR": {
                "ports": [
                  "Local_Bus_Register_B_0/lbus_out_addr_OOR",
                  "AXI4_Lite_Slave_0/lbus_in_addr_OOR"
                ]
              },
              "Local_Bus_Register_B_0_RW_reg_1": {
                "ports": [
                  "Local_Bus_Register_B_0/RW_reg_1",
                  "LED/Din"
                ]
              },
              "xlslice_0_Dout": {
                "ports": [
                  "LED/LED",
                  "LED"
                ]
              },
              "Local_Bus_Register_B_0_RW_reg_16": {
                "ports": [
                  "Local_Bus_Register_B_0/RW_reg_16",
                  "UART/Din"
                ]
              },
              "UART_Tx_UART": {
                "ports": [
                  "UART/Tx_UART",
                  "Tx_UART"
                ]
              },
              "UART_dout": {
                "ports": [
                  "UART/dout",
                  "Local_Bus_Register_B_0/RO_reg_16"
                ]
              }
            }
          },
          "ps7_0_axi_periph": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "Zynq_Design_ps7_0_axi_periph_0",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "Zynq_Design_xbar_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "2"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "Zynq_Design_auto_pc_0",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI3"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "ps7_0_axi_periph_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "m00_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "m01_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "ps7_0_axi_periph_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK"
                ]
              },
              "ps7_0_axi_periph_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "Conn2": {
            "interface_ports": [
              "FIXED_IO",
              "PS/FIXED_IO"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "DDR",
              "PS/DDR"
            ]
          },
          "s_axi_1": {
            "interface_ports": [
              "PL/s_axi",
              "ps7_0_axi_periph/M00_AXI"
            ]
          },
          "S00_AXI_1": {
            "interface_ports": [
              "ps7_0_axi_periph/S00_AXI",
              "PS/M_AXI_GP0"
            ]
          },
          "S_AXI1_1": {
            "interface_ports": [
              "PL/S_AXI1",
              "ps7_0_axi_periph/M01_AXI"
            ]
          }
        },
        "nets": {
          "reset_rtl_1": {
            "ports": [
              "reset_rtl",
              "PS/reset_rtl"
            ]
          },
          "PL_Tx_UART": {
            "ports": [
              "PL/Tx_UART",
              "Tx_UART"
            ]
          },
          "PL_LED": {
            "ports": [
              "PL/LED",
              "LED"
            ]
          },
          "PS_FCLK_CLK0": {
            "ports": [
              "PS/FCLK_CLK0",
              "PL/s_axi_aclk",
              "ps7_0_axi_periph/M00_ACLK",
              "ps7_0_axi_periph/S00_ACLK",
              "ps7_0_axi_periph/M01_ACLK",
              "ps7_0_axi_periph/ACLK"
            ]
          },
          "PS_peripheral_aresetn": {
            "ports": [
              "PS/peripheral_aresetn",
              "PL/s_axi_aresentn",
              "ps7_0_axi_periph/M00_ARESETN",
              "ps7_0_axi_periph/S00_ARESETN",
              "ps7_0_axi_periph/M01_ARESETN",
              "ps7_0_axi_periph/ARESETN"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "TOP_DDR": {
        "interface_ports": [
          "DDR",
          "TOP/DDR"
        ]
      },
      "TOP_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "TOP/FIXED_IO"
        ]
      }
    },
    "nets": {
      "reset_rtl_1": {
        "ports": [
          "reset_rtl",
          "TOP/reset_rtl"
        ]
      },
      "TOP_Tx_UART": {
        "ports": [
          "TOP/Tx_UART",
          "Tx_UART"
        ]
      },
      "TOP_LED": {
        "ports": [
          "TOP/LED",
          "LED"
        ]
      }
    },
    "addressing": {
      "/TOP/PS/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_AXI4_Lite_Slave_0_reg0": {
                "address_block": "/TOP/PL/AXI4_Lite_Slave_0/s_axi/reg0",
                "offset": "0x43C00000",
                "range": "4K"
              }
            }
          }
        }
      }
    }
  }
}