library ieee;
use ieee.std_logic_1164.all;

entity FullAdder4Bits is

	port
	(
		-- Input ports
		A, B : in std_logic_vector (3 downto 0);
		Cin : in std_logic;
		-- Output ports
		
	);
end FullAdder4Bits;

architecture arch_FullAdder4Bits of FullAdder4Bits is


begin
a
end arch_FullAdder4Bits;