
*** Running vivado
    with args -log ZZ_Top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ZZ_Top.tcl -notrace



****** Vivado v2021.2.1 (64-bit)
  **** SW Build 3414424 on Sun Dec 19 10:57:22 MST 2021
  **** IP Build 3405791 on Sun Dec 19 15:54:35 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source ZZ_Top.tcl -notrace
Command: link_design -top ZZ_Top -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1564.641 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 343 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/J/Desktop/FPGA FinalProject/Zedboard-Master.xdc]
Finished Parsing XDC File [C:/Users/J/Desktop/FPGA FinalProject/Zedboard-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1564.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1564.641 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.808 . Memory (MB): peak = 1564.641 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2a562263e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1803.188 ; gain = 238.547

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2a562263e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 2101.246 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1fe4d4d3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 2101.246 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 28a4148e5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.189 . Memory (MB): peak = 2101.246 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 28a4148e5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.259 . Memory (MB): peak = 2101.246 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 28a4148e5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.265 . Memory (MB): peak = 2101.246 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 28a4148e5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.274 . Memory (MB): peak = 2101.246 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2101.246 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2788e425a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.361 . Memory (MB): peak = 2101.246 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 2
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 249de2e56

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2205.145 ; gain = 0.000
Ending Power Optimization Task | Checksum: 249de2e56

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.798 . Memory (MB): peak = 2205.145 ; gain = 103.898

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 2a7056307

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.264 . Memory (MB): peak = 2205.145 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 2a7056307

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2205.145 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2205.145 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2a7056307

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2205.145 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2205.145 ; gain = 640.504
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2205.145 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/J/Desktop/FPGA FinalProject/FinalProject.runs/impl_1/ZZ_Top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ZZ_Top_drc_opted.rpt -pb ZZ_Top_drc_opted.pb -rpx ZZ_Top_drc_opted.rpx
Command: report_drc -file ZZ_Top_drc_opted.rpt -pb ZZ_Top_drc_opted.pb -rpx ZZ_Top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/J/Desktop/FPGA FinalProject/FinalProject.runs/impl_1/ZZ_Top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2205.145 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1e45b57b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2205.145 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2205.145 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1706ed4e8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.618 . Memory (MB): peak = 2205.145 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 22eb9af9f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2205.145 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22eb9af9f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2205.145 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 22eb9af9f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2205.145 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a52a1d5c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2205.145 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2360de63e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2205.145 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2360de63e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2205.145 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 36 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 1, total 1, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 13 nets or LUTs. Breaked 1 LUT, combined 12 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2205.145 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |             12  |                    13  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |             12  |                    13  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 15c4a9bab

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2205.145 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 245b9805f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2205.145 ; gain = 0.000
Phase 2 Global Placement | Checksum: 245b9805f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2205.145 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b10652b4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2205.145 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c4295fe5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2205.145 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 296c4397e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2205.145 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 219ef6dfd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2205.145 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 251e7f802

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2205.145 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1b0aca12c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2205.145 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1064ab5dd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2205.145 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: ec5251a4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2205.145 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 214b09fe7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2205.145 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 214b09fe7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2205.145 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e5f0ee56

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.220 | TNS=-140.187 |
Phase 1 Physical Synthesis Initialization | Checksum: 240ac71b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.120 . Memory (MB): peak = 2205.145 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 20dec4d6b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.130 . Memory (MB): peak = 2205.145 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e5f0ee56

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2205.145 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-10.704. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1a56ace4c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2205.145 ; gain = 0.000

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2205.145 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1a56ace4c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2205.145 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a56ace4c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2205.145 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a56ace4c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2205.145 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1a56ace4c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2205.145 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2205.145 ; gain = 0.000

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2205.145 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: cca72f4c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2205.145 ; gain = 0.000
Ending Placer Task | Checksum: 9b237349

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2205.145 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2205.145 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.319 . Memory (MB): peak = 2205.145 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/J/Desktop/FPGA FinalProject/FinalProject.runs/impl_1/ZZ_Top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ZZ_Top_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.070 . Memory (MB): peak = 2205.145 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ZZ_Top_utilization_placed.rpt -pb ZZ_Top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ZZ_Top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2205.145 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 0.76s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2205.145 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.704 | TNS=-117.691 |
Phase 1 Physical Synthesis Initialization | Checksum: 171416d72

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.424 . Memory (MB): peak = 2205.145 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.704 | TNS=-117.691 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 171416d72

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.434 . Memory (MB): peak = 2205.145 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.704 | TNS=-117.691 |
INFO: [Physopt 32-663] Processed net digit1_reg_n_0_[0].  Re-placed instance digit1_reg[0]
INFO: [Physopt 32-735] Processed net digit1_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.704 | TNS=-118.188 |
INFO: [Physopt 32-702] Processed net digit1_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net moves_mem[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net moves_mem[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.691 | TNS=-117.980 |
INFO: [Physopt 32-702] Processed net moves_mem[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net digit1[3]_i_6_n_0. Critical path length was reduced through logic transformation on cell digit1[3]_i_6_comp.
INFO: [Physopt 32-735] Processed net digit1[3]_i_24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.562 | TNS=-117.464 |
INFO: [Physopt 32-702] Processed net digit1[3]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net digit1[3]_i_8_n_0. Critical path length was reduced through logic transformation on cell digit1[3]_i_8_comp.
INFO: [Physopt 32-735] Processed net digit1[3]_i_33_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.511 | TNS=-117.260 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net digit1[3]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.500 | TNS=-117.216 |
INFO: [Physopt 32-702] Processed net digit1[3]_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_47_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1[3]_i_89_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net digit1[3]_i_89_n_0. Critical path length was reduced through logic transformation on cell digit1[3]_i_89_comp.
INFO: [Physopt 32-735] Processed net digit1[3]_i_27_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.412 | TNS=-116.512 |
INFO: [Physopt 32-702] Processed net digit1[3]_i_93_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net digit1[3]_i_27_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net digit1[3]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_62_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_144_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1[3]_i_224_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_235_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_401_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_453_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1[3]_i_497_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_52_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1[3]_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net digit1[3]_i_112_n_0. Critical path length was reduced through logic transformation on cell digit1[3]_i_112_comp.
INFO: [Physopt 32-735] Processed net digit1[3]_i_108_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.384 | TNS=-116.288 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net digit1[3]_i_111_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.355 | TNS=-116.056 |
INFO: [Physopt 32-702] Processed net digit1[3]_i_108_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_184_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_180_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_170_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1[3]_i_290_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_428_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[0]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[0]_i_89_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[0]_i_127_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1[0]_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1[3]_i_419_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net p_1_in[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_417_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_418_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit2_reg[3]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit2[3]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net moves_mem[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net digit1[3]_i_6_n_0.  Re-placed instance digit1[3]_i_6_comp
INFO: [Physopt 32-735] Processed net digit1[3]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.330 | TNS=-115.956 |
INFO: [Physopt 32-702] Processed net digit1[3]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net digit1[3]_i_33_n_0.  Re-placed instance digit1[3]_i_33_comp
INFO: [Physopt 32-735] Processed net digit1[3]_i_33_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.308 | TNS=-115.868 |
INFO: [Physopt 32-702] Processed net digit1[3]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_39_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1[3]_i_93_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1[3]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_62_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1[3]_i_224_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_235_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1[3]_i_497_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_52_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1[3]_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1[3]_i_108_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_184_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1[3]_i_290_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_428_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1[0]_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1[3]_i_419_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net p_1_in[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit2[3]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.308 | TNS=-115.868 |
Phase 3 Critical Path Optimization | Checksum: 171416d72

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2205.145 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.308 | TNS=-115.868 |
INFO: [Physopt 32-702] Processed net digit1_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net moves_mem[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1[3]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net digit1[3]_i_8_n_0. Critical path length was reduced through logic transformation on cell digit1[3]_i_8_comp_1.
INFO: [Physopt 32-735] Processed net digit1[3]_i_33_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.274 | TNS=-115.732 |
INFO: [Physopt 32-702] Processed net digit1[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net digit1[3]_i_3_n_0. Critical path length was reduced through logic transformation on cell digit1[3]_i_3_comp.
INFO: [Physopt 32-735] Processed net digit1[3]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.264 | TNS=-115.712 |
INFO: [Physopt 32-702] Processed net digit1[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net digit1[3]_i_18_n_0.  Re-placed instance digit1[3]_i_18
INFO: [Physopt 32-735] Processed net digit1[3]_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.260 | TNS=-115.696 |
INFO: [Physopt 32-710] Processed net digit1[3]_i_4_n_0. Critical path length was reduced through logic transformation on cell digit1[3]_i_4_comp.
INFO: [Physopt 32-735] Processed net digit1[3]_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.244 | TNS=-115.632 |
INFO: [Physopt 32-663] Processed net digit1[3]_i_5_n_0.  Re-placed instance digit1[3]_i_5
INFO: [Physopt 32-735] Processed net digit1[3]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.215 | TNS=-115.516 |
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_39_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1[3]_i_93_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net digit1[3]_i_27_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net digit1[3]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_62_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_144_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1[3]_i_224_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_235_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_401_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_453_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1[3]_i_497_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_52_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1[3]_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1[3]_i_108_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_184_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_180_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_170_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1[3]_i_290_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_428_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[0]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[0]_i_89_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[0]_i_127_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1[0]_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1[3]_i_419_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net p_1_in[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_417_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_418_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit2_reg[3]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit2[3]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net moves_mem[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 8 pins.
INFO: [Physopt 32-735] Processed net digit1[3]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.178 | TNS=-115.368 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 7 pins.
INFO: [Physopt 32-735] Processed net digit1[3]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.148 | TNS=-115.248 |
INFO: [Physopt 32-702] Processed net digit1[3]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_39_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1[3]_i_93_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1[3]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_62_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1[3]_i_224_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_235_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1[3]_i_497_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_52_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1[3]_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1[3]_i_108_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_184_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1[3]_i_290_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1_reg[3]_i_428_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1[0]_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1[3]_i_419_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net p_1_in[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit2[3]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net digit1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.148 | TNS=-115.248 |
Phase 4 Critical Path Optimization | Checksum: 171416d72

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2205.145 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2205.145 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-10.148 | TNS=-115.248 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.556  |          2.443  |            1  |              0  |                    17  |           0  |           2  |  00:00:05  |
|  Total          |          0.556  |          2.443  |            1  |              0  |                    17  |           0  |           3  |  00:00:05  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2205.145 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1cdf9764e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2205.145 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
271 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2205.145 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.339 . Memory (MB): peak = 2205.145 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/J/Desktop/FPGA FinalProject/FinalProject.runs/impl_1/ZZ_Top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7aa74131 ConstDB: 0 ShapeSum: f191d3e3 RouteDB: 0
Post Restoration Checksum: NetGraph: 83ab9e6a NumContArr: fa4def7d Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 17df98de7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2270.234 ; gain = 65.090

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 17df98de7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2270.234 ; gain = 65.090

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 17df98de7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2274.391 ; gain = 69.246

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 17df98de7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2274.391 ; gain = 69.246
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1656f1ccd

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2295.289 ; gain = 90.145
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.851 | TNS=-111.406| WHS=-0.146 | THS=-27.116|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3782
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3782
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 116595e43

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2295.289 ; gain = 90.145

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 116595e43

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2295.289 ; gain = 90.145
Phase 3 Initial Routing | Checksum: 1c2fa9758

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2295.289 ; gain = 90.145

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1349
 Number of Nodes with overlaps = 534
 Number of Nodes with overlaps = 274
 Number of Nodes with overlaps = 183
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.492| TNS=-133.880| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 144aecace

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 2295.289 ; gain = 90.145

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 384
 Number of Nodes with overlaps = 146
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.463| TNS=-130.171| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 219b8095d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 2295.289 ; gain = 90.145
Phase 4 Rip-up And Reroute | Checksum: 219b8095d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 2295.289 ; gain = 90.145

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1ec4662a3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 2295.289 ; gain = 90.145
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.348| TNS=-128.331| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1c5e02876

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 2295.289 ; gain = 90.145

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c5e02876

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 2295.289 ; gain = 90.145
Phase 5 Delay and Skew Optimization | Checksum: 1c5e02876

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 2295.289 ; gain = 90.145

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1272974ef

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 2295.289 ; gain = 90.145
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.335| TNS=-127.425| WHS=0.068  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1272974ef

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 2295.289 ; gain = 90.145
Phase 6 Post Hold Fix | Checksum: 1272974ef

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 2295.289 ; gain = 90.145

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.855545 %
  Global Horizontal Routing Utilization  = 1.13007 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 36.9369%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 72.0721%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 97.0588%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X68Y70 -> INT_L_X68Y70

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 1775f83e1

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 2295.289 ; gain = 90.145

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1775f83e1

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 2295.289 ; gain = 90.145

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 152751cfe

Time (s): cpu = 00:00:50 ; elapsed = 00:00:37 . Memory (MB): peak = 2295.289 ; gain = 90.145

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-11.335| TNS=-127.425| WHS=0.068  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 152751cfe

Time (s): cpu = 00:00:50 ; elapsed = 00:00:37 . Memory (MB): peak = 2295.289 ; gain = 90.145
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:50 ; elapsed = 00:00:37 . Memory (MB): peak = 2295.289 ; gain = 90.145

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
289 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:39 . Memory (MB): peak = 2295.289 ; gain = 90.145
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.430 . Memory (MB): peak = 2298.605 ; gain = 3.316
INFO: [Common 17-1381] The checkpoint 'C:/Users/J/Desktop/FPGA FinalProject/FinalProject.runs/impl_1/ZZ_Top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ZZ_Top_drc_routed.rpt -pb ZZ_Top_drc_routed.pb -rpx ZZ_Top_drc_routed.rpx
Command: report_drc -file ZZ_Top_drc_routed.rpt -pb ZZ_Top_drc_routed.pb -rpx ZZ_Top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/J/Desktop/FPGA FinalProject/FinalProject.runs/impl_1/ZZ_Top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ZZ_Top_methodology_drc_routed.rpt -pb ZZ_Top_methodology_drc_routed.pb -rpx ZZ_Top_methodology_drc_routed.rpx
Command: report_methodology -file ZZ_Top_methodology_drc_routed.rpt -pb ZZ_Top_methodology_drc_routed.pb -rpx ZZ_Top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/J/Desktop/FPGA FinalProject/FinalProject.runs/impl_1/ZZ_Top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ZZ_Top_power_routed.rpt -pb ZZ_Top_power_summary_routed.pb -rpx ZZ_Top_power_routed.rpx
Command: report_power -file ZZ_Top_power_routed.rpt -pb ZZ_Top_power_summary_routed.pb -rpx ZZ_Top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
301 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ZZ_Top_route_status.rpt -pb ZZ_Top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file ZZ_Top_timing_summary_routed.rpt -pb ZZ_Top_timing_summary_routed.pb -rpx ZZ_Top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file ZZ_Top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ZZ_Top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ZZ_Top_bus_skew_routed.rpt -pb ZZ_Top_bus_skew_routed.pb -rpx ZZ_Top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force ZZ_Top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ZZ_Top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2777.391 ; gain = 465.570
INFO: [Common 17-206] Exiting Vivado at Mon May  2 19:20:26 2022...
