<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Boundary_scan.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CortexIDRegister.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CortexIDRegister.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CortexIDRegister.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CortexIDRegister_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CortexTop.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CortexTop.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CortexTop.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InstrDataRegister_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InstructionRegister_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TAP_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TAP_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TAP_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TAP_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TAP_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Top_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Top_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Top_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cortex_data.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="cortex_data.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="cortex_data.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1382285466" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1382285466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384705520" xil_pn:in_ck="-8688637159441150976" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1384705520">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CortexIDRegister.vhd"/>
      <outfile xil_pn:name="InstructionRegister.vhd"/>
      <outfile xil_pn:name="JTAGTop.vhd"/>
      <outfile xil_pn:name="TAP_tb.vhd"/>
      <outfile xil_pn:name="Top.vhd"/>
      <outfile xil_pn:name="Top_Top.vhd"/>
      <outfile xil_pn:name="Top_test.vhd"/>
      <outfile xil_pn:name="boundary_scan_device.vhd"/>
      <outfile xil_pn:name="cortex_data.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1384685075" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8629869154526163222" xil_pn:start_ts="1384685075">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1384685075" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2463884855044354924" xil_pn:start_ts="1384685075">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1382285481" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6444050689131442572" xil_pn:start_ts="1382285481">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1384686226" xil_pn:in_ck="-1820119103439125011" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1384686226">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="InstructionRegister.vhd"/>
      <outfile xil_pn:name="TAP_tb.vhd"/>
      <outfile xil_pn:name="Top.vhd"/>
      <outfile xil_pn:name="Top_test.vhd"/>
      <outfile xil_pn:name="boundary_scan_device.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1384686232" xil_pn:in_ck="-1820119103439125011" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5917671952841301996" xil_pn:start_ts="1384686226">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Top_test_beh.prj"/>
      <outfile xil_pn:name="Top_test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1384686290" xil_pn:in_ck="1159541620115929484" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2253994915994721249" xil_pn:start_ts="1384686289">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Top_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
