Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon May 20 18:27:50 2019
| Host         : Laptop-Jelle running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Overkoepelend_timing_summary_routed.rpt -pb Overkoepelend_timing_summary_routed.pb -rpx Overkoepelend_timing_summary_routed.rpx -warn_on_violation
| Design       : Overkoepelend
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 188 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     30.954        0.000                      0                  389        0.096        0.000                      0                  389        3.000        0.000                       0                   194  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_in1                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         30.954        0.000                      0                  389        0.193        0.000                      0                  389       19.500        0.000                       0                   190  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       30.957        0.000                      0                  389        0.193        0.000                      0                  389       19.500        0.000                       0                   190  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         30.954        0.000                      0                  389        0.096        0.000                      0                  389  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       30.954        0.000                      0                  389        0.096        0.000                      0                  389  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1
  To Clock:  clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.954ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 2.880ns (33.003%)  route 5.847ns (66.997%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.557     7.901    vga_mapping/v_topPos_pad10
    SLICE_X1Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.602    38.582    vga_mapping/clk_out1
    SLICE_X1Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[28]/C
                         clock pessimism              0.575    39.157    
                         clock uncertainty           -0.098    39.060    
    SLICE_X1Y88          FDRE (Setup_fdre_C_CE)      -0.205    38.855    vga_mapping/v_topPos_pad1_reg[28]
  -------------------------------------------------------------------
                         required time                         38.855    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                 30.954    

Slack (MET) :             30.954ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 2.880ns (33.003%)  route 5.847ns (66.997%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.557     7.901    vga_mapping/v_topPos_pad10
    SLICE_X1Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.602    38.582    vga_mapping/clk_out1
    SLICE_X1Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[29]/C
                         clock pessimism              0.575    39.157    
                         clock uncertainty           -0.098    39.060    
    SLICE_X1Y88          FDRE (Setup_fdre_C_CE)      -0.205    38.855    vga_mapping/v_topPos_pad1_reg[29]
  -------------------------------------------------------------------
                         required time                         38.855    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                 30.954    

Slack (MET) :             30.954ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 2.880ns (33.003%)  route 5.847ns (66.997%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.557     7.901    vga_mapping/v_topPos_pad10
    SLICE_X1Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.602    38.582    vga_mapping/clk_out1
    SLICE_X1Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[30]/C
                         clock pessimism              0.575    39.157    
                         clock uncertainty           -0.098    39.060    
    SLICE_X1Y88          FDRE (Setup_fdre_C_CE)      -0.205    38.855    vga_mapping/v_topPos_pad1_reg[30]
  -------------------------------------------------------------------
                         required time                         38.855    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                 30.954    

Slack (MET) :             30.954ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 2.880ns (33.003%)  route 5.847ns (66.997%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.557     7.901    vga_mapping/v_topPos_pad10
    SLICE_X1Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.602    38.582    vga_mapping/clk_out1
    SLICE_X1Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[31]/C
                         clock pessimism              0.575    39.157    
                         clock uncertainty           -0.098    39.060    
    SLICE_X1Y88          FDRE (Setup_fdre_C_CE)      -0.205    38.855    vga_mapping/v_topPos_pad1_reg[31]
  -------------------------------------------------------------------
                         required time                         38.855    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                 30.954    

Slack (MET) :             31.093ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 2.880ns (33.545%)  route 5.705ns (66.455%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.416     7.760    vga_mapping/v_topPos_pad10
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.600    38.580    vga_mapping/clk_out1
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[20]/C
                         clock pessimism              0.575    39.155    
                         clock uncertainty           -0.098    39.058    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.205    38.853    vga_mapping/v_topPos_pad1_reg[20]
  -------------------------------------------------------------------
                         required time                         38.853    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                 31.093    

Slack (MET) :             31.093ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 2.880ns (33.545%)  route 5.705ns (66.455%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.416     7.760    vga_mapping/v_topPos_pad10
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.600    38.580    vga_mapping/clk_out1
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[21]/C
                         clock pessimism              0.575    39.155    
                         clock uncertainty           -0.098    39.058    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.205    38.853    vga_mapping/v_topPos_pad1_reg[21]
  -------------------------------------------------------------------
                         required time                         38.853    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                 31.093    

Slack (MET) :             31.093ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 2.880ns (33.545%)  route 5.705ns (66.455%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.416     7.760    vga_mapping/v_topPos_pad10
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.600    38.580    vga_mapping/clk_out1
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[22]/C
                         clock pessimism              0.575    39.155    
                         clock uncertainty           -0.098    39.058    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.205    38.853    vga_mapping/v_topPos_pad1_reg[22]
  -------------------------------------------------------------------
                         required time                         38.853    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                 31.093    

Slack (MET) :             31.093ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 2.880ns (33.545%)  route 5.705ns (66.455%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.416     7.760    vga_mapping/v_topPos_pad10
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.600    38.580    vga_mapping/clk_out1
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[23]/C
                         clock pessimism              0.575    39.155    
                         clock uncertainty           -0.098    39.058    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.205    38.853    vga_mapping/v_topPos_pad1_reg[23]
  -------------------------------------------------------------------
                         required time                         38.853    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                 31.093    

Slack (MET) :             31.104ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.576ns  (logic 2.880ns (33.583%)  route 5.696ns (66.417%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.406     7.750    vga_mapping/v_topPos_pad10
    SLICE_X1Y87          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X1Y87          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[24]/C
                         clock pessimism              0.575    39.156    
                         clock uncertainty           -0.098    39.059    
    SLICE_X1Y87          FDRE (Setup_fdre_C_CE)      -0.205    38.854    vga_mapping/v_topPos_pad1_reg[24]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                 31.104    

Slack (MET) :             31.104ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.576ns  (logic 2.880ns (33.583%)  route 5.696ns (66.417%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.406     7.750    vga_mapping/v_topPos_pad10
    SLICE_X1Y87          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X1Y87          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[25]/C
                         clock pessimism              0.575    39.156    
                         clock uncertainty           -0.098    39.059    
    SLICE_X1Y87          FDRE (Setup_fdre_C_CE)      -0.205    38.854    vga_mapping/v_topPos_pad1_reg[25]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                 31.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 vga_mapping/score2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score_pad2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.214%)  route 0.134ns (48.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.603    -0.561    vga_mapping/clk_out1
    SLICE_X7Y96          FDRE                                         r  vga_mapping/score2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  vga_mapping/score2_reg[0]/Q
                         net (fo=7, routed)           0.134    -0.286    vga_mapping/score2_reg__0[0]
    SLICE_X4Y96          FDRE                                         r  vga_mapping/score_pad2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.874    -0.799    vga_mapping/clk_out1
    SLICE_X4Y96          FDRE                                         r  vga_mapping/score_pad2_reg[0]/C
                         clock pessimism              0.254    -0.545    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.066    -0.479    vga_mapping/score_pad2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 vga_mapping/score1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score_pad1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.142%)  route 0.123ns (42.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.603    -0.561    vga_mapping/clk_out1
    SLICE_X6Y96          FDRE                                         r  vga_mapping/score1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  vga_mapping/score1_reg[2]/Q
                         net (fo=5, routed)           0.123    -0.274    vga_mapping/score1_reg__0[2]
    SLICE_X5Y96          FDRE                                         r  vga_mapping/score_pad1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.874    -0.799    vga_mapping/clk_out1
    SLICE_X5Y96          FDRE                                         r  vga_mapping/score_pad1_reg[2]/C
                         clock pessimism              0.254    -0.545    
    SLICE_X5Y96          FDRE (Hold_fdre_C_D)         0.066    -0.479    vga_mapping/score_pad1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga_mapping/v_topPos_pad1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.599    -0.565    vga_mapping/clk_out1
    SLICE_X1Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  vga_mapping/v_topPos_pad1_reg[10]/Q
                         net (fo=8, routed)           0.079    -0.345    vga_mapping/v_topPos_pad1_reg[10]
    SLICE_X1Y83          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.218 r  vga_mapping/v_topPos_pad1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.218    vga_mapping/v_topPos_pad1_reg[8]_i_1_n_4
    SLICE_X1Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.870    -0.803    vga_mapping/clk_out1
    SLICE_X1Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[11]/C
                         clock pessimism              0.238    -0.565    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.105    -0.460    vga_mapping/v_topPos_pad1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga_mapping/v_topPos_pad1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.597    -0.567    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  vga_mapping/v_topPos_pad1_reg[2]/Q
                         net (fo=8, routed)           0.079    -0.347    vga_mapping/v_topPos_pad1_reg[11]_0[2]
    SLICE_X1Y81          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.220 r  vga_mapping/v_topPos_pad1_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.220    vga_mapping/v_topPos_pad1_reg[0]_i_2_n_4
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.868    -0.805    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[3]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.105    -0.462    vga_mapping/v_topPos_pad1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_mapping/score1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.247ns (66.637%)  route 0.124ns (33.363%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.603    -0.561    vga_mapping/clk_out1
    SLICE_X6Y96          FDRE                                         r  vga_mapping/score1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.148    -0.413 r  vga_mapping/score1_reg[3]/Q
                         net (fo=4, routed)           0.124    -0.290    vga_mapping/score1_reg__0[3]
    SLICE_X6Y96          LUT5 (Prop_lut5_I3_O)        0.099    -0.191 r  vga_mapping/score1[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.191    vga_mapping/p_0_in__0[4]
    SLICE_X6Y96          FDRE                                         r  vga_mapping/score1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.874    -0.799    vga_mapping/clk_out1
    SLICE_X6Y96          FDRE                                         r  vga_mapping/score1_reg[4]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X6Y96          FDRE (Hold_fdre_C_D)         0.121    -0.440    vga_mapping/score1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_mapping/v_topPos_pad2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.287ns (80.838%)  route 0.068ns (19.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.595    -0.569    vga_mapping/clk_out1
    SLICE_X3Y79          FDRE                                         r  vga_mapping/v_topPos_pad2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  vga_mapping/v_topPos_pad2_reg[5]/Q
                         net (fo=10, routed)          0.068    -0.360    vga_mapping/v_topPos_pad2_reg[11]_0[5]
    SLICE_X3Y79          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.214 r  vga_mapping/v_topPos_pad2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.214    vga_mapping/v_topPos_pad2_reg[4]_i_1_n_5
    SLICE_X3Y79          FDRE                                         r  vga_mapping/v_topPos_pad2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.866    -0.807    vga_mapping/clk_out1
    SLICE_X3Y79          FDRE                                         r  vga_mapping/v_topPos_pad2_reg[6]/C
                         clock pessimism              0.238    -0.569    
    SLICE_X3Y79          FDRE (Hold_fdre_C_D)         0.105    -0.464    vga_mapping/v_topPos_pad2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.381%)  route 0.091ns (25.619%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.598    -0.566    vga_mapping/clk_out1
    SLICE_X1Y82          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=10, routed)          0.091    -0.334    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.210 r  vga_mapping/v_topPos_pad1_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.210    vga_mapping/v_topPos_pad1_reg[4]_i_1_n_6
    SLICE_X1Y82          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.869    -0.804    vga_mapping/clk_out1
    SLICE_X1Y82          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[5]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.105    -0.461    vga_mapping/v_topPos_pad1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_mapping/v_topPos_pad1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.381%)  route 0.091ns (25.619%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.599    -0.565    vga_mapping/clk_out1
    SLICE_X1Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  vga_mapping/v_topPos_pad1_reg[8]/Q
                         net (fo=9, routed)           0.091    -0.333    vga_mapping/v_topPos_pad1_reg[11]_0[8]
    SLICE_X1Y83          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.209 r  vga_mapping/v_topPos_pad1_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.209    vga_mapping/v_topPos_pad1_reg[8]_i_1_n_6
    SLICE_X1Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.870    -0.803    vga_mapping/clk_out1
    SLICE_X1Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[9]/C
                         clock pessimism              0.238    -0.565    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.105    -0.460    vga_mapping/v_topPos_pad1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_mapping/v_topPos_pad2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.381%)  route 0.091ns (25.619%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.597    -0.567    vga_mapping/clk_out1
    SLICE_X3Y81          FDRE                                         r  vga_mapping/v_topPos_pad2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  vga_mapping/v_topPos_pad2_reg[12]/Q
                         net (fo=8, routed)           0.091    -0.335    vga_mapping/v_topPos_pad2_reg[12]
    SLICE_X3Y81          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.211 r  vga_mapping/v_topPos_pad2_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.211    vga_mapping/v_topPos_pad2_reg[12]_i_1_n_6
    SLICE_X3Y81          FDRE                                         r  vga_mapping/v_topPos_pad2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.868    -0.805    vga_mapping/clk_out1
    SLICE_X3Y81          FDRE                                         r  vga_mapping/v_topPos_pad2_reg[13]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.105    -0.462    vga_mapping/v_topPos_pad2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_mapping/v_topPos_pad1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.368%)  route 0.091ns (25.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.600    -0.564    vga_mapping/clk_out1
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  vga_mapping/v_topPos_pad1_reg[20]/Q
                         net (fo=8, routed)           0.091    -0.332    vga_mapping/v_topPos_pad1_reg[20]
    SLICE_X1Y86          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.208 r  vga_mapping/v_topPos_pad1_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.208    vga_mapping/v_topPos_pad1_reg[20]_i_1_n_6
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.872    -0.801    vga_mapping/clk_out1
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[21]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.105    -0.459    vga_mapping/v_topPos_pad1_reg[21]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Klokje/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   Klokje/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y96      vga_mapping/score2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y96      vga_mapping/score2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y97      vga_mapping/score2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y82     vga_mapping/v_pos_ball_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y83     vga_mapping/v_pos_ball_reg[28]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y83     vga_mapping/v_pos_ball_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y76     vga_mapping/v_pos_ball_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y83     vga_mapping/v_pos_ball_reg[30]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y97      vga_mapping/score2_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y83     vga_mapping/v_pos_ball_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y83     vga_mapping/v_pos_ball_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y83     vga_mapping/v_pos_ball_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y83     vga_mapping/v_pos_ball_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y92      vga_mapping/h_pos_ball_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y87      teller/h_cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y87      teller/h_cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y87      teller/h_cnt_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y87      teller/h_cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y96      vga_mapping/score2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y96      vga_mapping/score2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y97      vga_mapping/score2_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y82     vga_mapping/v_pos_ball_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y83     vga_mapping/v_pos_ball_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y83     vga_mapping/v_pos_ball_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y83     vga_mapping/v_pos_ball_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y83     vga_mapping/v_pos_ball_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y78     vga_mapping/v_pos_ball_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y81      vga_mapping/v_topPos_pad2_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Klokje/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Klokje/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       30.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.957ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 2.880ns (33.003%)  route 5.847ns (66.997%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.557     7.901    vga_mapping/v_topPos_pad10
    SLICE_X1Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.602    38.582    vga_mapping/clk_out1
    SLICE_X1Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[28]/C
                         clock pessimism              0.575    39.157    
                         clock uncertainty           -0.094    39.063    
    SLICE_X1Y88          FDRE (Setup_fdre_C_CE)      -0.205    38.858    vga_mapping/v_topPos_pad1_reg[28]
  -------------------------------------------------------------------
                         required time                         38.858    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                 30.957    

Slack (MET) :             30.957ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 2.880ns (33.003%)  route 5.847ns (66.997%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.557     7.901    vga_mapping/v_topPos_pad10
    SLICE_X1Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.602    38.582    vga_mapping/clk_out1
    SLICE_X1Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[29]/C
                         clock pessimism              0.575    39.157    
                         clock uncertainty           -0.094    39.063    
    SLICE_X1Y88          FDRE (Setup_fdre_C_CE)      -0.205    38.858    vga_mapping/v_topPos_pad1_reg[29]
  -------------------------------------------------------------------
                         required time                         38.858    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                 30.957    

Slack (MET) :             30.957ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 2.880ns (33.003%)  route 5.847ns (66.997%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.557     7.901    vga_mapping/v_topPos_pad10
    SLICE_X1Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.602    38.582    vga_mapping/clk_out1
    SLICE_X1Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[30]/C
                         clock pessimism              0.575    39.157    
                         clock uncertainty           -0.094    39.063    
    SLICE_X1Y88          FDRE (Setup_fdre_C_CE)      -0.205    38.858    vga_mapping/v_topPos_pad1_reg[30]
  -------------------------------------------------------------------
                         required time                         38.858    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                 30.957    

Slack (MET) :             30.957ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 2.880ns (33.003%)  route 5.847ns (66.997%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.557     7.901    vga_mapping/v_topPos_pad10
    SLICE_X1Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.602    38.582    vga_mapping/clk_out1
    SLICE_X1Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[31]/C
                         clock pessimism              0.575    39.157    
                         clock uncertainty           -0.094    39.063    
    SLICE_X1Y88          FDRE (Setup_fdre_C_CE)      -0.205    38.858    vga_mapping/v_topPos_pad1_reg[31]
  -------------------------------------------------------------------
                         required time                         38.858    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                 30.957    

Slack (MET) :             31.096ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 2.880ns (33.545%)  route 5.705ns (66.455%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.416     7.760    vga_mapping/v_topPos_pad10
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.600    38.580    vga_mapping/clk_out1
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[20]/C
                         clock pessimism              0.575    39.155    
                         clock uncertainty           -0.094    39.061    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.205    38.856    vga_mapping/v_topPos_pad1_reg[20]
  -------------------------------------------------------------------
                         required time                         38.856    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                 31.096    

Slack (MET) :             31.096ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 2.880ns (33.545%)  route 5.705ns (66.455%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.416     7.760    vga_mapping/v_topPos_pad10
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.600    38.580    vga_mapping/clk_out1
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[21]/C
                         clock pessimism              0.575    39.155    
                         clock uncertainty           -0.094    39.061    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.205    38.856    vga_mapping/v_topPos_pad1_reg[21]
  -------------------------------------------------------------------
                         required time                         38.856    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                 31.096    

Slack (MET) :             31.096ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 2.880ns (33.545%)  route 5.705ns (66.455%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.416     7.760    vga_mapping/v_topPos_pad10
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.600    38.580    vga_mapping/clk_out1
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[22]/C
                         clock pessimism              0.575    39.155    
                         clock uncertainty           -0.094    39.061    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.205    38.856    vga_mapping/v_topPos_pad1_reg[22]
  -------------------------------------------------------------------
                         required time                         38.856    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                 31.096    

Slack (MET) :             31.096ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 2.880ns (33.545%)  route 5.705ns (66.455%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.416     7.760    vga_mapping/v_topPos_pad10
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.600    38.580    vga_mapping/clk_out1
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[23]/C
                         clock pessimism              0.575    39.155    
                         clock uncertainty           -0.094    39.061    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.205    38.856    vga_mapping/v_topPos_pad1_reg[23]
  -------------------------------------------------------------------
                         required time                         38.856    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                 31.096    

Slack (MET) :             31.107ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.576ns  (logic 2.880ns (33.583%)  route 5.696ns (66.417%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.406     7.750    vga_mapping/v_topPos_pad10
    SLICE_X1Y87          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X1Y87          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[24]/C
                         clock pessimism              0.575    39.156    
                         clock uncertainty           -0.094    39.062    
    SLICE_X1Y87          FDRE (Setup_fdre_C_CE)      -0.205    38.857    vga_mapping/v_topPos_pad1_reg[24]
  -------------------------------------------------------------------
                         required time                         38.857    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                 31.107    

Slack (MET) :             31.107ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.576ns  (logic 2.880ns (33.583%)  route 5.696ns (66.417%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.406     7.750    vga_mapping/v_topPos_pad10
    SLICE_X1Y87          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X1Y87          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[25]/C
                         clock pessimism              0.575    39.156    
                         clock uncertainty           -0.094    39.062    
    SLICE_X1Y87          FDRE (Setup_fdre_C_CE)      -0.205    38.857    vga_mapping/v_topPos_pad1_reg[25]
  -------------------------------------------------------------------
                         required time                         38.857    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                 31.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 vga_mapping/score2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score_pad2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.214%)  route 0.134ns (48.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.603    -0.561    vga_mapping/clk_out1
    SLICE_X7Y96          FDRE                                         r  vga_mapping/score2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  vga_mapping/score2_reg[0]/Q
                         net (fo=7, routed)           0.134    -0.286    vga_mapping/score2_reg__0[0]
    SLICE_X4Y96          FDRE                                         r  vga_mapping/score_pad2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.874    -0.799    vga_mapping/clk_out1
    SLICE_X4Y96          FDRE                                         r  vga_mapping/score_pad2_reg[0]/C
                         clock pessimism              0.254    -0.545    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.066    -0.479    vga_mapping/score_pad2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 vga_mapping/score1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score_pad1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.142%)  route 0.123ns (42.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.603    -0.561    vga_mapping/clk_out1
    SLICE_X6Y96          FDRE                                         r  vga_mapping/score1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  vga_mapping/score1_reg[2]/Q
                         net (fo=5, routed)           0.123    -0.274    vga_mapping/score1_reg__0[2]
    SLICE_X5Y96          FDRE                                         r  vga_mapping/score_pad1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.874    -0.799    vga_mapping/clk_out1
    SLICE_X5Y96          FDRE                                         r  vga_mapping/score_pad1_reg[2]/C
                         clock pessimism              0.254    -0.545    
    SLICE_X5Y96          FDRE (Hold_fdre_C_D)         0.066    -0.479    vga_mapping/score_pad1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga_mapping/v_topPos_pad1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.599    -0.565    vga_mapping/clk_out1
    SLICE_X1Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  vga_mapping/v_topPos_pad1_reg[10]/Q
                         net (fo=8, routed)           0.079    -0.345    vga_mapping/v_topPos_pad1_reg[10]
    SLICE_X1Y83          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.218 r  vga_mapping/v_topPos_pad1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.218    vga_mapping/v_topPos_pad1_reg[8]_i_1_n_4
    SLICE_X1Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.870    -0.803    vga_mapping/clk_out1
    SLICE_X1Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[11]/C
                         clock pessimism              0.238    -0.565    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.105    -0.460    vga_mapping/v_topPos_pad1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga_mapping/v_topPos_pad1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.597    -0.567    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  vga_mapping/v_topPos_pad1_reg[2]/Q
                         net (fo=8, routed)           0.079    -0.347    vga_mapping/v_topPos_pad1_reg[11]_0[2]
    SLICE_X1Y81          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.220 r  vga_mapping/v_topPos_pad1_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.220    vga_mapping/v_topPos_pad1_reg[0]_i_2_n_4
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.868    -0.805    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[3]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.105    -0.462    vga_mapping/v_topPos_pad1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_mapping/score1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.247ns (66.637%)  route 0.124ns (33.363%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.603    -0.561    vga_mapping/clk_out1
    SLICE_X6Y96          FDRE                                         r  vga_mapping/score1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.148    -0.413 r  vga_mapping/score1_reg[3]/Q
                         net (fo=4, routed)           0.124    -0.290    vga_mapping/score1_reg__0[3]
    SLICE_X6Y96          LUT5 (Prop_lut5_I3_O)        0.099    -0.191 r  vga_mapping/score1[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.191    vga_mapping/p_0_in__0[4]
    SLICE_X6Y96          FDRE                                         r  vga_mapping/score1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.874    -0.799    vga_mapping/clk_out1
    SLICE_X6Y96          FDRE                                         r  vga_mapping/score1_reg[4]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X6Y96          FDRE (Hold_fdre_C_D)         0.121    -0.440    vga_mapping/score1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_mapping/v_topPos_pad2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.287ns (80.838%)  route 0.068ns (19.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.595    -0.569    vga_mapping/clk_out1
    SLICE_X3Y79          FDRE                                         r  vga_mapping/v_topPos_pad2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  vga_mapping/v_topPos_pad2_reg[5]/Q
                         net (fo=10, routed)          0.068    -0.360    vga_mapping/v_topPos_pad2_reg[11]_0[5]
    SLICE_X3Y79          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.214 r  vga_mapping/v_topPos_pad2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.214    vga_mapping/v_topPos_pad2_reg[4]_i_1_n_5
    SLICE_X3Y79          FDRE                                         r  vga_mapping/v_topPos_pad2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.866    -0.807    vga_mapping/clk_out1
    SLICE_X3Y79          FDRE                                         r  vga_mapping/v_topPos_pad2_reg[6]/C
                         clock pessimism              0.238    -0.569    
    SLICE_X3Y79          FDRE (Hold_fdre_C_D)         0.105    -0.464    vga_mapping/v_topPos_pad2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.381%)  route 0.091ns (25.619%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.598    -0.566    vga_mapping/clk_out1
    SLICE_X1Y82          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=10, routed)          0.091    -0.334    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.210 r  vga_mapping/v_topPos_pad1_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.210    vga_mapping/v_topPos_pad1_reg[4]_i_1_n_6
    SLICE_X1Y82          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.869    -0.804    vga_mapping/clk_out1
    SLICE_X1Y82          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[5]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.105    -0.461    vga_mapping/v_topPos_pad1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_mapping/v_topPos_pad1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.381%)  route 0.091ns (25.619%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.599    -0.565    vga_mapping/clk_out1
    SLICE_X1Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  vga_mapping/v_topPos_pad1_reg[8]/Q
                         net (fo=9, routed)           0.091    -0.333    vga_mapping/v_topPos_pad1_reg[11]_0[8]
    SLICE_X1Y83          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.209 r  vga_mapping/v_topPos_pad1_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.209    vga_mapping/v_topPos_pad1_reg[8]_i_1_n_6
    SLICE_X1Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.870    -0.803    vga_mapping/clk_out1
    SLICE_X1Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[9]/C
                         clock pessimism              0.238    -0.565    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.105    -0.460    vga_mapping/v_topPos_pad1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_mapping/v_topPos_pad2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.381%)  route 0.091ns (25.619%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.597    -0.567    vga_mapping/clk_out1
    SLICE_X3Y81          FDRE                                         r  vga_mapping/v_topPos_pad2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  vga_mapping/v_topPos_pad2_reg[12]/Q
                         net (fo=8, routed)           0.091    -0.335    vga_mapping/v_topPos_pad2_reg[12]
    SLICE_X3Y81          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.211 r  vga_mapping/v_topPos_pad2_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.211    vga_mapping/v_topPos_pad2_reg[12]_i_1_n_6
    SLICE_X3Y81          FDRE                                         r  vga_mapping/v_topPos_pad2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.868    -0.805    vga_mapping/clk_out1
    SLICE_X3Y81          FDRE                                         r  vga_mapping/v_topPos_pad2_reg[13]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.105    -0.462    vga_mapping/v_topPos_pad2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_mapping/v_topPos_pad1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.368%)  route 0.091ns (25.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.600    -0.564    vga_mapping/clk_out1
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  vga_mapping/v_topPos_pad1_reg[20]/Q
                         net (fo=8, routed)           0.091    -0.332    vga_mapping/v_topPos_pad1_reg[20]
    SLICE_X1Y86          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.208 r  vga_mapping/v_topPos_pad1_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.208    vga_mapping/v_topPos_pad1_reg[20]_i_1_n_6
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.872    -0.801    vga_mapping/clk_out1
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[21]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.105    -0.459    vga_mapping/v_topPos_pad1_reg[21]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Klokje/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   Klokje/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y96      vga_mapping/score2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y96      vga_mapping/score2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y97      vga_mapping/score2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y82     vga_mapping/v_pos_ball_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y83     vga_mapping/v_pos_ball_reg[28]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y83     vga_mapping/v_pos_ball_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y76     vga_mapping/v_pos_ball_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y83     vga_mapping/v_pos_ball_reg[30]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y97      vga_mapping/score2_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y83     vga_mapping/v_pos_ball_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y83     vga_mapping/v_pos_ball_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y83     vga_mapping/v_pos_ball_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y83     vga_mapping/v_pos_ball_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y92      vga_mapping/h_pos_ball_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y87      teller/h_cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y87      teller/h_cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y87      teller/h_cnt_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y87      teller/h_cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y96      vga_mapping/score2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y96      vga_mapping/score2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y97      vga_mapping/score2_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y82     vga_mapping/v_pos_ball_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y83     vga_mapping/v_pos_ball_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y83     vga_mapping/v_pos_ball_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y83     vga_mapping/v_pos_ball_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y83     vga_mapping/v_pos_ball_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y78     vga_mapping/v_pos_ball_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y81      vga_mapping/v_topPos_pad2_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Klokje/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Klokje/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.954ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 2.880ns (33.003%)  route 5.847ns (66.997%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.557     7.901    vga_mapping/v_topPos_pad10
    SLICE_X1Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.602    38.582    vga_mapping/clk_out1
    SLICE_X1Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[28]/C
                         clock pessimism              0.575    39.157    
                         clock uncertainty           -0.098    39.060    
    SLICE_X1Y88          FDRE (Setup_fdre_C_CE)      -0.205    38.855    vga_mapping/v_topPos_pad1_reg[28]
  -------------------------------------------------------------------
                         required time                         38.855    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                 30.954    

Slack (MET) :             30.954ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 2.880ns (33.003%)  route 5.847ns (66.997%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.557     7.901    vga_mapping/v_topPos_pad10
    SLICE_X1Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.602    38.582    vga_mapping/clk_out1
    SLICE_X1Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[29]/C
                         clock pessimism              0.575    39.157    
                         clock uncertainty           -0.098    39.060    
    SLICE_X1Y88          FDRE (Setup_fdre_C_CE)      -0.205    38.855    vga_mapping/v_topPos_pad1_reg[29]
  -------------------------------------------------------------------
                         required time                         38.855    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                 30.954    

Slack (MET) :             30.954ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 2.880ns (33.003%)  route 5.847ns (66.997%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.557     7.901    vga_mapping/v_topPos_pad10
    SLICE_X1Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.602    38.582    vga_mapping/clk_out1
    SLICE_X1Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[30]/C
                         clock pessimism              0.575    39.157    
                         clock uncertainty           -0.098    39.060    
    SLICE_X1Y88          FDRE (Setup_fdre_C_CE)      -0.205    38.855    vga_mapping/v_topPos_pad1_reg[30]
  -------------------------------------------------------------------
                         required time                         38.855    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                 30.954    

Slack (MET) :             30.954ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 2.880ns (33.003%)  route 5.847ns (66.997%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.557     7.901    vga_mapping/v_topPos_pad10
    SLICE_X1Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.602    38.582    vga_mapping/clk_out1
    SLICE_X1Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[31]/C
                         clock pessimism              0.575    39.157    
                         clock uncertainty           -0.098    39.060    
    SLICE_X1Y88          FDRE (Setup_fdre_C_CE)      -0.205    38.855    vga_mapping/v_topPos_pad1_reg[31]
  -------------------------------------------------------------------
                         required time                         38.855    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                 30.954    

Slack (MET) :             31.093ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 2.880ns (33.545%)  route 5.705ns (66.455%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.416     7.760    vga_mapping/v_topPos_pad10
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.600    38.580    vga_mapping/clk_out1
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[20]/C
                         clock pessimism              0.575    39.155    
                         clock uncertainty           -0.098    39.058    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.205    38.853    vga_mapping/v_topPos_pad1_reg[20]
  -------------------------------------------------------------------
                         required time                         38.853    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                 31.093    

Slack (MET) :             31.093ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 2.880ns (33.545%)  route 5.705ns (66.455%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.416     7.760    vga_mapping/v_topPos_pad10
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.600    38.580    vga_mapping/clk_out1
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[21]/C
                         clock pessimism              0.575    39.155    
                         clock uncertainty           -0.098    39.058    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.205    38.853    vga_mapping/v_topPos_pad1_reg[21]
  -------------------------------------------------------------------
                         required time                         38.853    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                 31.093    

Slack (MET) :             31.093ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 2.880ns (33.545%)  route 5.705ns (66.455%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.416     7.760    vga_mapping/v_topPos_pad10
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.600    38.580    vga_mapping/clk_out1
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[22]/C
                         clock pessimism              0.575    39.155    
                         clock uncertainty           -0.098    39.058    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.205    38.853    vga_mapping/v_topPos_pad1_reg[22]
  -------------------------------------------------------------------
                         required time                         38.853    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                 31.093    

Slack (MET) :             31.093ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 2.880ns (33.545%)  route 5.705ns (66.455%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.416     7.760    vga_mapping/v_topPos_pad10
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.600    38.580    vga_mapping/clk_out1
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[23]/C
                         clock pessimism              0.575    39.155    
                         clock uncertainty           -0.098    39.058    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.205    38.853    vga_mapping/v_topPos_pad1_reg[23]
  -------------------------------------------------------------------
                         required time                         38.853    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                 31.093    

Slack (MET) :             31.104ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.576ns  (logic 2.880ns (33.583%)  route 5.696ns (66.417%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.406     7.750    vga_mapping/v_topPos_pad10
    SLICE_X1Y87          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X1Y87          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[24]/C
                         clock pessimism              0.575    39.156    
                         clock uncertainty           -0.098    39.059    
    SLICE_X1Y87          FDRE (Setup_fdre_C_CE)      -0.205    38.854    vga_mapping/v_topPos_pad1_reg[24]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                 31.104    

Slack (MET) :             31.104ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.576ns  (logic 2.880ns (33.583%)  route 5.696ns (66.417%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.406     7.750    vga_mapping/v_topPos_pad10
    SLICE_X1Y87          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X1Y87          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[25]/C
                         clock pessimism              0.575    39.156    
                         clock uncertainty           -0.098    39.059    
    SLICE_X1Y87          FDRE (Setup_fdre_C_CE)      -0.205    38.854    vga_mapping/v_topPos_pad1_reg[25]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                 31.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 vga_mapping/score2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score_pad2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.214%)  route 0.134ns (48.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.603    -0.561    vga_mapping/clk_out1
    SLICE_X7Y96          FDRE                                         r  vga_mapping/score2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  vga_mapping/score2_reg[0]/Q
                         net (fo=7, routed)           0.134    -0.286    vga_mapping/score2_reg__0[0]
    SLICE_X4Y96          FDRE                                         r  vga_mapping/score_pad2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.874    -0.799    vga_mapping/clk_out1
    SLICE_X4Y96          FDRE                                         r  vga_mapping/score_pad2_reg[0]/C
                         clock pessimism              0.254    -0.545    
                         clock uncertainty            0.098    -0.448    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.066    -0.382    vga_mapping/score_pad2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 vga_mapping/score1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score_pad1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.142%)  route 0.123ns (42.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.603    -0.561    vga_mapping/clk_out1
    SLICE_X6Y96          FDRE                                         r  vga_mapping/score1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  vga_mapping/score1_reg[2]/Q
                         net (fo=5, routed)           0.123    -0.274    vga_mapping/score1_reg__0[2]
    SLICE_X5Y96          FDRE                                         r  vga_mapping/score_pad1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.874    -0.799    vga_mapping/clk_out1
    SLICE_X5Y96          FDRE                                         r  vga_mapping/score_pad1_reg[2]/C
                         clock pessimism              0.254    -0.545    
                         clock uncertainty            0.098    -0.448    
    SLICE_X5Y96          FDRE (Hold_fdre_C_D)         0.066    -0.382    vga_mapping/score_pad1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 vga_mapping/v_topPos_pad1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.599    -0.565    vga_mapping/clk_out1
    SLICE_X1Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  vga_mapping/v_topPos_pad1_reg[10]/Q
                         net (fo=8, routed)           0.079    -0.345    vga_mapping/v_topPos_pad1_reg[10]
    SLICE_X1Y83          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.218 r  vga_mapping/v_topPos_pad1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.218    vga_mapping/v_topPos_pad1_reg[8]_i_1_n_4
    SLICE_X1Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.870    -0.803    vga_mapping/clk_out1
    SLICE_X1Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[11]/C
                         clock pessimism              0.238    -0.565    
                         clock uncertainty            0.098    -0.468    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.105    -0.363    vga_mapping/v_topPos_pad1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 vga_mapping/v_topPos_pad1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.597    -0.567    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  vga_mapping/v_topPos_pad1_reg[2]/Q
                         net (fo=8, routed)           0.079    -0.347    vga_mapping/v_topPos_pad1_reg[11]_0[2]
    SLICE_X1Y81          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.220 r  vga_mapping/v_topPos_pad1_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.220    vga_mapping/v_topPos_pad1_reg[0]_i_2_n_4
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.868    -0.805    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[3]/C
                         clock pessimism              0.238    -0.567    
                         clock uncertainty            0.098    -0.470    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.105    -0.365    vga_mapping/v_topPos_pad1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga_mapping/score1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.247ns (66.637%)  route 0.124ns (33.363%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.603    -0.561    vga_mapping/clk_out1
    SLICE_X6Y96          FDRE                                         r  vga_mapping/score1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.148    -0.413 r  vga_mapping/score1_reg[3]/Q
                         net (fo=4, routed)           0.124    -0.290    vga_mapping/score1_reg__0[3]
    SLICE_X6Y96          LUT5 (Prop_lut5_I3_O)        0.099    -0.191 r  vga_mapping/score1[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.191    vga_mapping/p_0_in__0[4]
    SLICE_X6Y96          FDRE                                         r  vga_mapping/score1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.874    -0.799    vga_mapping/clk_out1
    SLICE_X6Y96          FDRE                                         r  vga_mapping/score1_reg[4]/C
                         clock pessimism              0.238    -0.561    
                         clock uncertainty            0.098    -0.464    
    SLICE_X6Y96          FDRE (Hold_fdre_C_D)         0.121    -0.343    vga_mapping/score1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga_mapping/v_topPos_pad2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.287ns (80.838%)  route 0.068ns (19.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.595    -0.569    vga_mapping/clk_out1
    SLICE_X3Y79          FDRE                                         r  vga_mapping/v_topPos_pad2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  vga_mapping/v_topPos_pad2_reg[5]/Q
                         net (fo=10, routed)          0.068    -0.360    vga_mapping/v_topPos_pad2_reg[11]_0[5]
    SLICE_X3Y79          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.214 r  vga_mapping/v_topPos_pad2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.214    vga_mapping/v_topPos_pad2_reg[4]_i_1_n_5
    SLICE_X3Y79          FDRE                                         r  vga_mapping/v_topPos_pad2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.866    -0.807    vga_mapping/clk_out1
    SLICE_X3Y79          FDRE                                         r  vga_mapping/v_topPos_pad2_reg[6]/C
                         clock pessimism              0.238    -0.569    
                         clock uncertainty            0.098    -0.472    
    SLICE_X3Y79          FDRE (Hold_fdre_C_D)         0.105    -0.367    vga_mapping/v_topPos_pad2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.381%)  route 0.091ns (25.619%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.598    -0.566    vga_mapping/clk_out1
    SLICE_X1Y82          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=10, routed)          0.091    -0.334    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.210 r  vga_mapping/v_topPos_pad1_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.210    vga_mapping/v_topPos_pad1_reg[4]_i_1_n_6
    SLICE_X1Y82          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.869    -0.804    vga_mapping/clk_out1
    SLICE_X1Y82          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[5]/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.098    -0.469    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.105    -0.364    vga_mapping/v_topPos_pad1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 vga_mapping/v_topPos_pad1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.381%)  route 0.091ns (25.619%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.599    -0.565    vga_mapping/clk_out1
    SLICE_X1Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  vga_mapping/v_topPos_pad1_reg[8]/Q
                         net (fo=9, routed)           0.091    -0.333    vga_mapping/v_topPos_pad1_reg[11]_0[8]
    SLICE_X1Y83          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.209 r  vga_mapping/v_topPos_pad1_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.209    vga_mapping/v_topPos_pad1_reg[8]_i_1_n_6
    SLICE_X1Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.870    -0.803    vga_mapping/clk_out1
    SLICE_X1Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[9]/C
                         clock pessimism              0.238    -0.565    
                         clock uncertainty            0.098    -0.468    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.105    -0.363    vga_mapping/v_topPos_pad1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 vga_mapping/v_topPos_pad2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.381%)  route 0.091ns (25.619%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.597    -0.567    vga_mapping/clk_out1
    SLICE_X3Y81          FDRE                                         r  vga_mapping/v_topPos_pad2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  vga_mapping/v_topPos_pad2_reg[12]/Q
                         net (fo=8, routed)           0.091    -0.335    vga_mapping/v_topPos_pad2_reg[12]
    SLICE_X3Y81          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.211 r  vga_mapping/v_topPos_pad2_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.211    vga_mapping/v_topPos_pad2_reg[12]_i_1_n_6
    SLICE_X3Y81          FDRE                                         r  vga_mapping/v_topPos_pad2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.868    -0.805    vga_mapping/clk_out1
    SLICE_X3Y81          FDRE                                         r  vga_mapping/v_topPos_pad2_reg[13]/C
                         clock pessimism              0.238    -0.567    
                         clock uncertainty            0.098    -0.470    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.105    -0.365    vga_mapping/v_topPos_pad2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 vga_mapping/v_topPos_pad1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.368%)  route 0.091ns (25.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.600    -0.564    vga_mapping/clk_out1
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  vga_mapping/v_topPos_pad1_reg[20]/Q
                         net (fo=8, routed)           0.091    -0.332    vga_mapping/v_topPos_pad1_reg[20]
    SLICE_X1Y86          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.208 r  vga_mapping/v_topPos_pad1_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.208    vga_mapping/v_topPos_pad1_reg[20]_i_1_n_6
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.872    -0.801    vga_mapping/clk_out1
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[21]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.098    -0.467    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.105    -0.362    vga_mapping/v_topPos_pad1_reg[21]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.154    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       30.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.954ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 2.880ns (33.003%)  route 5.847ns (66.997%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.557     7.901    vga_mapping/v_topPos_pad10
    SLICE_X1Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.602    38.582    vga_mapping/clk_out1
    SLICE_X1Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[28]/C
                         clock pessimism              0.575    39.157    
                         clock uncertainty           -0.098    39.060    
    SLICE_X1Y88          FDRE (Setup_fdre_C_CE)      -0.205    38.855    vga_mapping/v_topPos_pad1_reg[28]
  -------------------------------------------------------------------
                         required time                         38.855    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                 30.954    

Slack (MET) :             30.954ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 2.880ns (33.003%)  route 5.847ns (66.997%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.557     7.901    vga_mapping/v_topPos_pad10
    SLICE_X1Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.602    38.582    vga_mapping/clk_out1
    SLICE_X1Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[29]/C
                         clock pessimism              0.575    39.157    
                         clock uncertainty           -0.098    39.060    
    SLICE_X1Y88          FDRE (Setup_fdre_C_CE)      -0.205    38.855    vga_mapping/v_topPos_pad1_reg[29]
  -------------------------------------------------------------------
                         required time                         38.855    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                 30.954    

Slack (MET) :             30.954ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 2.880ns (33.003%)  route 5.847ns (66.997%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.557     7.901    vga_mapping/v_topPos_pad10
    SLICE_X1Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.602    38.582    vga_mapping/clk_out1
    SLICE_X1Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[30]/C
                         clock pessimism              0.575    39.157    
                         clock uncertainty           -0.098    39.060    
    SLICE_X1Y88          FDRE (Setup_fdre_C_CE)      -0.205    38.855    vga_mapping/v_topPos_pad1_reg[30]
  -------------------------------------------------------------------
                         required time                         38.855    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                 30.954    

Slack (MET) :             30.954ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 2.880ns (33.003%)  route 5.847ns (66.997%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.557     7.901    vga_mapping/v_topPos_pad10
    SLICE_X1Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.602    38.582    vga_mapping/clk_out1
    SLICE_X1Y88          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[31]/C
                         clock pessimism              0.575    39.157    
                         clock uncertainty           -0.098    39.060    
    SLICE_X1Y88          FDRE (Setup_fdre_C_CE)      -0.205    38.855    vga_mapping/v_topPos_pad1_reg[31]
  -------------------------------------------------------------------
                         required time                         38.855    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                 30.954    

Slack (MET) :             31.093ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 2.880ns (33.545%)  route 5.705ns (66.455%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.416     7.760    vga_mapping/v_topPos_pad10
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.600    38.580    vga_mapping/clk_out1
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[20]/C
                         clock pessimism              0.575    39.155    
                         clock uncertainty           -0.098    39.058    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.205    38.853    vga_mapping/v_topPos_pad1_reg[20]
  -------------------------------------------------------------------
                         required time                         38.853    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                 31.093    

Slack (MET) :             31.093ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 2.880ns (33.545%)  route 5.705ns (66.455%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.416     7.760    vga_mapping/v_topPos_pad10
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.600    38.580    vga_mapping/clk_out1
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[21]/C
                         clock pessimism              0.575    39.155    
                         clock uncertainty           -0.098    39.058    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.205    38.853    vga_mapping/v_topPos_pad1_reg[21]
  -------------------------------------------------------------------
                         required time                         38.853    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                 31.093    

Slack (MET) :             31.093ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 2.880ns (33.545%)  route 5.705ns (66.455%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.416     7.760    vga_mapping/v_topPos_pad10
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.600    38.580    vga_mapping/clk_out1
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[22]/C
                         clock pessimism              0.575    39.155    
                         clock uncertainty           -0.098    39.058    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.205    38.853    vga_mapping/v_topPos_pad1_reg[22]
  -------------------------------------------------------------------
                         required time                         38.853    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                 31.093    

Slack (MET) :             31.093ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 2.880ns (33.545%)  route 5.705ns (66.455%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.416     7.760    vga_mapping/v_topPos_pad10
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.600    38.580    vga_mapping/clk_out1
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[23]/C
                         clock pessimism              0.575    39.155    
                         clock uncertainty           -0.098    39.058    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.205    38.853    vga_mapping/v_topPos_pad1_reg[23]
  -------------------------------------------------------------------
                         required time                         38.853    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                 31.093    

Slack (MET) :             31.104ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.576ns  (logic 2.880ns (33.583%)  route 5.696ns (66.417%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.406     7.750    vga_mapping/v_topPos_pad10
    SLICE_X1Y87          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X1Y87          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[24]/C
                         clock pessimism              0.575    39.156    
                         clock uncertainty           -0.098    39.059    
    SLICE_X1Y87          FDRE (Setup_fdre_C_CE)      -0.205    38.854    vga_mapping/v_topPos_pad1_reg[24]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                 31.104    

Slack (MET) :             31.104ns  (required time - arrival time)
  Source:                 vga_mapping/v_topPos_pad1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.576ns  (logic 2.880ns (33.583%)  route 5.696ns (66.417%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.714    -0.826    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga_mapping/v_topPos_pad1_reg[1]/Q
                         net (fo=10, routed)          1.610     1.240    vga_mapping/v_topPos_pad1_reg[11]_0[1]
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.364 r  vga_mapping/v_topPos_pad1[0]_i_76/O
                         net (fo=1, routed)           0.000     1.364    vga_mapping/v_topPos_pad1[0]_i_76_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.897 r  vga_mapping/v_topPos_pad1_reg[0]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.897    vga_mapping/v_topPos_pad1_reg[0]_i_73_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.014 r  vga_mapping/v_topPos_pad1_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000     2.014    vga_mapping/v_topPos_pad1_reg[0]_i_72_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.131 r  vga_mapping/v_topPos_pad1_reg[0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     2.131    vga_mapping/v_topPos_pad1_reg[0]_i_64_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.248 r  vga_mapping/v_topPos_pad1_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     2.248    vga_mapping/v_topPos_pad1_reg[0]_i_65_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.365 r  vga_mapping/v_topPos_pad1_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     2.365    vga_mapping/v_topPos_pad1_reg[0]_i_46_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.482 r  vga_mapping/v_topPos_pad1_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.482    vga_mapping/v_topPos_pad1_reg[0]_i_45_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.599 r  vga_mapping/v_topPos_pad1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     2.599    vga_mapping/v_topPos_pad1_reg[0]_i_29_n_0
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 f  vga_mapping/v_topPos_pad1_reg[0]_i_10/O[2]
                         net (fo=5, routed)           1.783     4.621    vga_mapping/v_topPos_pad1_reg[0]_5[2]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.301     4.922 r  vga_mapping/v_topPos_pad1[0]_i_11/O
                         net (fo=1, routed)           0.000     4.922    vga_mapping/v_topPos_pad1[0]_i_11_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.323 r  vga_mapping/v_topPos_pad1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.897     6.220    vga_mapping/v_topPos_pad11
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.124     6.344 r  vga_mapping/v_topPos_pad1[0]_i_1/O
                         net (fo=32, routed)          1.406     7.750    vga_mapping/v_topPos_pad10
    SLICE_X1Y87          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         1.601    38.581    vga_mapping/clk_out1
    SLICE_X1Y87          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[25]/C
                         clock pessimism              0.575    39.156    
                         clock uncertainty           -0.098    39.059    
    SLICE_X1Y87          FDRE (Setup_fdre_C_CE)      -0.205    38.854    vga_mapping/v_topPos_pad1_reg[25]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                 31.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 vga_mapping/score2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score_pad2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.214%)  route 0.134ns (48.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.603    -0.561    vga_mapping/clk_out1
    SLICE_X7Y96          FDRE                                         r  vga_mapping/score2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  vga_mapping/score2_reg[0]/Q
                         net (fo=7, routed)           0.134    -0.286    vga_mapping/score2_reg__0[0]
    SLICE_X4Y96          FDRE                                         r  vga_mapping/score_pad2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.874    -0.799    vga_mapping/clk_out1
    SLICE_X4Y96          FDRE                                         r  vga_mapping/score_pad2_reg[0]/C
                         clock pessimism              0.254    -0.545    
                         clock uncertainty            0.098    -0.448    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.066    -0.382    vga_mapping/score_pad2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 vga_mapping/score1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score_pad1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.142%)  route 0.123ns (42.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.603    -0.561    vga_mapping/clk_out1
    SLICE_X6Y96          FDRE                                         r  vga_mapping/score1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  vga_mapping/score1_reg[2]/Q
                         net (fo=5, routed)           0.123    -0.274    vga_mapping/score1_reg__0[2]
    SLICE_X5Y96          FDRE                                         r  vga_mapping/score_pad1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.874    -0.799    vga_mapping/clk_out1
    SLICE_X5Y96          FDRE                                         r  vga_mapping/score_pad1_reg[2]/C
                         clock pessimism              0.254    -0.545    
                         clock uncertainty            0.098    -0.448    
    SLICE_X5Y96          FDRE (Hold_fdre_C_D)         0.066    -0.382    vga_mapping/score_pad1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 vga_mapping/v_topPos_pad1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.599    -0.565    vga_mapping/clk_out1
    SLICE_X1Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  vga_mapping/v_topPos_pad1_reg[10]/Q
                         net (fo=8, routed)           0.079    -0.345    vga_mapping/v_topPos_pad1_reg[10]
    SLICE_X1Y83          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.218 r  vga_mapping/v_topPos_pad1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.218    vga_mapping/v_topPos_pad1_reg[8]_i_1_n_4
    SLICE_X1Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.870    -0.803    vga_mapping/clk_out1
    SLICE_X1Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[11]/C
                         clock pessimism              0.238    -0.565    
                         clock uncertainty            0.098    -0.468    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.105    -0.363    vga_mapping/v_topPos_pad1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 vga_mapping/v_topPos_pad1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.597    -0.567    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  vga_mapping/v_topPos_pad1_reg[2]/Q
                         net (fo=8, routed)           0.079    -0.347    vga_mapping/v_topPos_pad1_reg[11]_0[2]
    SLICE_X1Y81          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.220 r  vga_mapping/v_topPos_pad1_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.220    vga_mapping/v_topPos_pad1_reg[0]_i_2_n_4
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.868    -0.805    vga_mapping/clk_out1
    SLICE_X1Y81          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[3]/C
                         clock pessimism              0.238    -0.567    
                         clock uncertainty            0.098    -0.470    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.105    -0.365    vga_mapping/v_topPos_pad1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga_mapping/score1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/score1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.247ns (66.637%)  route 0.124ns (33.363%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.603    -0.561    vga_mapping/clk_out1
    SLICE_X6Y96          FDRE                                         r  vga_mapping/score1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.148    -0.413 r  vga_mapping/score1_reg[3]/Q
                         net (fo=4, routed)           0.124    -0.290    vga_mapping/score1_reg__0[3]
    SLICE_X6Y96          LUT5 (Prop_lut5_I3_O)        0.099    -0.191 r  vga_mapping/score1[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.191    vga_mapping/p_0_in__0[4]
    SLICE_X6Y96          FDRE                                         r  vga_mapping/score1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.874    -0.799    vga_mapping/clk_out1
    SLICE_X6Y96          FDRE                                         r  vga_mapping/score1_reg[4]/C
                         clock pessimism              0.238    -0.561    
                         clock uncertainty            0.098    -0.464    
    SLICE_X6Y96          FDRE (Hold_fdre_C_D)         0.121    -0.343    vga_mapping/score1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga_mapping/v_topPos_pad2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.287ns (80.838%)  route 0.068ns (19.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.595    -0.569    vga_mapping/clk_out1
    SLICE_X3Y79          FDRE                                         r  vga_mapping/v_topPos_pad2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  vga_mapping/v_topPos_pad2_reg[5]/Q
                         net (fo=10, routed)          0.068    -0.360    vga_mapping/v_topPos_pad2_reg[11]_0[5]
    SLICE_X3Y79          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.214 r  vga_mapping/v_topPos_pad2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.214    vga_mapping/v_topPos_pad2_reg[4]_i_1_n_5
    SLICE_X3Y79          FDRE                                         r  vga_mapping/v_topPos_pad2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.866    -0.807    vga_mapping/clk_out1
    SLICE_X3Y79          FDRE                                         r  vga_mapping/v_topPos_pad2_reg[6]/C
                         clock pessimism              0.238    -0.569    
                         clock uncertainty            0.098    -0.472    
    SLICE_X3Y79          FDRE (Hold_fdre_C_D)         0.105    -0.367    vga_mapping/v_topPos_pad2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 vga_mapping/v_topPos_pad1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.381%)  route 0.091ns (25.619%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.598    -0.566    vga_mapping/clk_out1
    SLICE_X1Y82          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  vga_mapping/v_topPos_pad1_reg[4]/Q
                         net (fo=10, routed)          0.091    -0.334    vga_mapping/v_topPos_pad1_reg[11]_0[4]
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.210 r  vga_mapping/v_topPos_pad1_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.210    vga_mapping/v_topPos_pad1_reg[4]_i_1_n_6
    SLICE_X1Y82          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.869    -0.804    vga_mapping/clk_out1
    SLICE_X1Y82          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[5]/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.098    -0.469    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.105    -0.364    vga_mapping/v_topPos_pad1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 vga_mapping/v_topPos_pad1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.381%)  route 0.091ns (25.619%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.599    -0.565    vga_mapping/clk_out1
    SLICE_X1Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  vga_mapping/v_topPos_pad1_reg[8]/Q
                         net (fo=9, routed)           0.091    -0.333    vga_mapping/v_topPos_pad1_reg[11]_0[8]
    SLICE_X1Y83          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.209 r  vga_mapping/v_topPos_pad1_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.209    vga_mapping/v_topPos_pad1_reg[8]_i_1_n_6
    SLICE_X1Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.870    -0.803    vga_mapping/clk_out1
    SLICE_X1Y83          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[9]/C
                         clock pessimism              0.238    -0.565    
                         clock uncertainty            0.098    -0.468    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.105    -0.363    vga_mapping/v_topPos_pad1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 vga_mapping/v_topPos_pad2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.381%)  route 0.091ns (25.619%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.597    -0.567    vga_mapping/clk_out1
    SLICE_X3Y81          FDRE                                         r  vga_mapping/v_topPos_pad2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  vga_mapping/v_topPos_pad2_reg[12]/Q
                         net (fo=8, routed)           0.091    -0.335    vga_mapping/v_topPos_pad2_reg[12]
    SLICE_X3Y81          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.211 r  vga_mapping/v_topPos_pad2_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.211    vga_mapping/v_topPos_pad2_reg[12]_i_1_n_6
    SLICE_X3Y81          FDRE                                         r  vga_mapping/v_topPos_pad2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.868    -0.805    vga_mapping/clk_out1
    SLICE_X3Y81          FDRE                                         r  vga_mapping/v_topPos_pad2_reg[13]/C
                         clock pessimism              0.238    -0.567    
                         clock uncertainty            0.098    -0.470    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.105    -0.365    vga_mapping/v_topPos_pad2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 vga_mapping/v_topPos_pad1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_mapping/v_topPos_pad1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.368%)  route 0.091ns (25.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.600    -0.564    vga_mapping/clk_out1
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  vga_mapping/v_topPos_pad1_reg[20]/Q
                         net (fo=8, routed)           0.091    -0.332    vga_mapping/v_topPos_pad1_reg[20]
    SLICE_X1Y86          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.208 r  vga_mapping/v_topPos_pad1_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.208    vga_mapping/v_topPos_pad1_reg[20]_i_1_n_6
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=188, routed)         0.872    -0.801    vga_mapping/clk_out1
    SLICE_X1Y86          FDRE                                         r  vga_mapping/v_topPos_pad1_reg[21]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.098    -0.467    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.105    -0.362    vga_mapping/v_topPos_pad1_reg[21]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.154    





