<p> </p><p><u>Executive Summary</u></p><p>Tiger team making strong progress improving the functionality of the model.  Performance correlation work starting to ramp.  Ncore units continue to advance through bring-up with IO-AIU passing 1k reads and writes, DII through read bring-up, DMI passing MRD w/scoreboard and CHI-AIU link layer bring-up complete.  Maestro team completed integration of CodaCache into Maestro cock-pit to pipe-clean flow from client GUI/Kernel through client/server communications to server generating exports and back.  CodaCache regressions are stabilizing and we are driving across all required fronts to enable release by 5/25/2018.  The Symphony HW team has delivered all components necessary for Ncore3 Legato and are driving on Presto components and testbench. </p><p> </p><p><u>Results</u></p><ul><li> </li></ul><p><u>Highlights</u></p><ul><li>Ncore3 IO-AIU passing 1k reads and writes running simultaneously.  Bringing up new configuration with IO$. 1k reads passing.</li><li>Fast performance models went from 0% passing to &gt;90% passing on Intel PSG config.  Bringing up MobileEye config now.</li><li> </li></ul><p><u>Lowlights</u></p><ul><li><u> </u></li></ul><p><u>Key Deliverables</u></p><p> </p><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p>Deliverable</p></td><td class="confluenceTd"><p>Release Date</p></td><td class="confluenceTd"><p>Risks</p></td><td class="confluenceTd"><p>Notes</p></td></tr><tr><td class="confluenceTd"><p>Ncore2.5</p></td><td class="confluenceTd"><p>5/11/2018</p></td><td class="confluenceTd"> </td><td class="confluenceTd"><p>Critical path is Ncore Fast Perf Models functionality/stability.</p></td></tr><tr><td class="confluenceTd"><p>Ncore2.6</p></td><td class="confluenceTd"><p>6/08/2018</p></td><td class="confluenceTd"><p>New model in 6 wks.</p></td><td class="confluenceTd"><p>Proxy$ Fast Models</p></td></tr><tr><td class="confluenceTd"><p>Ncore2.7</p></td><td class="confluenceTd"><p>8/31/2018</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>CMC Fast Models + Multi SF.</p></td></tr><tr><td class="confluenceTd"><p>CodaCache1.0</p></td><td class="confluenceTd"><p>5/25/2018</p></td><td class="confluenceTd"><p>High bug-rate.</p></td><td class="confluenceTd"><p>Brand new IP.  Lots has to come together for first release.</p></td></tr><tr><td class="confluenceTd"><p>Piano2.3</p><p>Piano2.4</p></td><td class="confluenceTd"><p>TBD</p><p>TBD</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Timing Debugger, Critical Path Analysis</p><p>Latency Reporting, Critical Path Optim</p></td></tr><tr><td class="confluenceTd"><p>Ncore3.0</p></td><td class="confluenceTd"><p>12/07/2018</p></td><td class="confluenceTd"><p>Ncore2.x scope for EyeQ6 will impact by 8wk</p></td><td class="confluenceTd"><p>Looking at scope options to hold schedule.</p></td></tr><tr><td class="confluenceTd"><p>Presto1.0</p></td><td class="confluenceTd"><p>3/31/2019</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>On track but early</p></td></tr></tbody></table></div><p> </p><p><u>Engineering Progress</u></p><p> </p><ul><li>Architecture</li><ul><li>Finalized details of next Concerto C Architecture Formal Verification SOW with Oski.  Ready to be signed.</li><li>Ncore 3 Architecture Specifications: Ncore System Architecture Specification full framework in place with all chapters populated.  Advanced the Boot architecture and System Storage architecture chapters.  Started on the Messaging Protocol spec.</li><li>Advancing our scheme for ensuring Deadlock free networks.</li></ul><li>Maestro</li><ul><li>Completed CodaCache integration of Maestro® GUI,  Tango (Parameter Handler), Parameter Golden Source, client/server communications and Server export generation.  Created demo for Company/Board meeting.</li><li>Setup of machine for characterization runs is mostly completed. Thanks again to Bhavin.  Ran first small sweep (8 variants of a component).</li><li>First proposal for an approach to congestion calculations.  In discussion.</li><li>Discussion of the unified TCL command structure and related implementation approach.</li></ul><li>Ncore2.5</li><ul><li>Tiger team driving functional health and performance correlation of Ncore Fast Models.  Refer to daily reports for details.</li><li>RC6 was built but has an issue preventing it from generating RTL.  Under debug.</li><li>Working to enable RC6 to be delivered by 4/30 to Intel PSG this all required functionality and testing complete until we can deliver full release 5/11 with Fast Performance Models.</li></ul><li>CodaCache</li><ul><li>Regressions without write partial miss allocate looks stable and solid.  For now deprioritized 512 bit and write partial allocate.</li><li>Worked on fixing memory wrappers and creating memories to enable synthesis flow.</li><li>Documentation update for CSR and parameter description, including sync up with Excel sheet.</li><li>Latency and BW test cases ready and complete. Latency numbers reported. BW test cases yet to be reported.</li><li>Easter Eggs: Some fixes added from TB and RTL. Making progress.</li><li>Need TACHL code coverage and uglification solution for release.</li></ul><li>Ncore3.0</li><ul><li>Parameters: Standardization among Ncore units complete.</li><li>DMI: MRD bring up done with scoreboard. DTW in progress. Non-coherent read in progress.</li><li>DII: Read bring up done. Write in progress.</li><li>IO-AIU: 1k reads and writes running simultaneously and passing w/o scoreboard. Bringing up new configuration with IO$. 1k reads passing. Working on writes. Scoreboard 1k writes passing. Debugging issue with reads.</li><li>CHI: Link layer brought up. Single read and single data-less transaction brought up and complete.</li><li>System: Environment complete. Integrated IOAIU with Legato RTL and working on compile.</li></ul><li>Presto1.0</li><ul><li>Delivering remaining Legato components from design and verification side while bringing up Presto components and testbench.</li><li>Lot of attention on setting up proper infrastructure to pass parameters and creating top level testbench. </li><li>Cross site collaboration for defining scope, goals and timeline is ongoing for IE2 event.</li><li>Formal: Working on “width adapter” verification. Finished Header Serial (wide-&gt;narrow; narrow-&gt;wide) </li><li>Working on TOP AXI testbench assembly and initial bring-up</li><li>Working on TOP SMI regression running for all 4 static config (2 finished)</li><li>Working on TOP SWITCH testbench being ready for IE2 yellow, green and blue fabric</li><li>Found routing related bugs in switch</li></ul><li>Documentation</li><ul><li>Ncore 2.5 – All customer documentation for RC release ready. System Integration guide has minor updates remaining.  Sent out Release Notes for review. Will wrap up by next week.</li><li>Met with Coda Cache team for discussing documentation. Information for GUI and documentation being filled in Bob the builder. Things are rolling now.</li><li>Received xls sheet and CSR register information.</li></ul></ul><p> </p><p><u>Hiring</u></p><ul><li>Open Positions</li><ul><li>SW EDA Developer (1) –Youcef Bourai accepted offer and starts May 1.</li><li>Presto HW RTL Designer – Proceeding with offer to James Van Horne.</li><li>Physical Design – Mark Rempel accepted and starts May 7.</li><li>Ncore HW Design (2) – Offer given to Tso-Wei Chang.</li><li>Ncore HW Verification (2) – Interviews / phone screens continue.</li><li>Technical Writer (1) – On-site interviews in progress.</li></ul></ul><p> </p><p><u>Individual Progress</u></p><ul><li>Driving Tiger Team to deliver Ncore Fast SystemC Performance Models.</li><li>Built JIRA dashboard and overall schedule for fast models.  Communicated delivery dates.</li><li>Provided Board and Company engineering updates.</li></ul><p><u> </u></p><p><u>Top Priorities</u></p><ul><li>Engineering processes, methodologies and culture to deliver sustainable cadence of high quality products across portfolio</li><ul><li>Ncore Fast Performance Models and Ncore2.5 in Q1’18. 5/11/2018.</li><li>Ncore3.0 Production Release in September, 2018. 12/07/2018.</li><li>CodaCache1.0 in April, 2018.  5/25/2018.</li><li>Finalize Timing Closure / Physical Optimization roadmap (capabilities and products) based on Piano2.x and new Maestro technology by May ’18.</li><li>Ncore3.5 Production Release TBD.</li><li>Presto Production Release 3/31/2019.</li></ul></ul><p> </p><p><u>2018 Travel</u>:</p><p> </p><p> </p>