$date
	Wed Jun 03 21:24:11 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module stimulus $end
$var wire 1 ! d $end
$var wire 1 " b $end
$var reg 1 # x $end
$var reg 1 $ y $end
$var reg 1 % z $end
$scope module sub1 $end
$var wire 1 " b $end
$var wire 1 ! d $end
$var wire 1 # x $end
$var wire 1 $ y $end
$var wire 1 % z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#20000
1!
1"
1%
#40000
1$
0%
#60000
0!
1%
#80000
1!
0"
0%
0$
1#
#100000
0!
1%
#120000
0!
1$
0%
#140000
1!
1"
1%
#160000
