{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 28 14:06:12 2019 " "Info: Processing started: Fri Jun 28 14:06:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpuVERILOG -c cpuVERILOG " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off cpuVERILOG -c cpuVERILOG" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "cpuVERILOG EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design cpuVERILOG" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S30F484C3 " "Info: Device EP2S30F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3 " "Info: Device EP2S60F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3ES " "Info: Device EP2S60F484C3ES is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { ~DATA0~ } } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 135 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "41 41 " "Critical Warning: No exact pin location assignment(s) for 41 pins of 41 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Opcode\[0\] " "Info: Pin Opcode\[0\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { Opcode[0] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 6 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Opcode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 70 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Opcode\[1\] " "Info: Pin Opcode\[1\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { Opcode[1] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 6 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Opcode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 71 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Opcode\[2\] " "Info: Pin Opcode\[2\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { Opcode[2] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 6 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Opcode[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 72 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[0\] " "Info: Pin count\[0\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { count[0] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 14 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 64 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[1\] " "Info: Pin count\[1\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { count[1] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 14 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 62 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[2\] " "Info: Pin count\[2\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { count[2] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 14 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 66 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "count\[3\] " "Info: Pin count\[3\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { count[3] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 14 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 68 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[0\] " "Info: Pin in\[0\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { in[0] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 4 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 73 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[1\] " "Info: Pin in\[1\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { in[1] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 4 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 74 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[2\] " "Info: Pin in\[2\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { in[2] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 4 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 75 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in\[3\] " "Info: Pin in\[3\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { in[3] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 4 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 76 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outx\[0\] " "Info: Pin outx\[0\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { outx[0] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 5 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outx[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 77 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outx\[1\] " "Info: Pin outx\[1\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { outx[1] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 5 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outx[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 78 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outx\[2\] " "Info: Pin outx\[2\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { outx[2] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 5 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outx[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 79 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outx\[3\] " "Info: Pin outx\[3\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { outx[3] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 5 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outx[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 80 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outy\[0\] " "Info: Pin outy\[0\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { outy[0] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 5 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outy[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 81 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outy\[1\] " "Info: Pin outy\[1\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { outy[1] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 5 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outy[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 82 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outy\[2\] " "Info: Pin outy\[2\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { outy[2] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 5 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outy[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 83 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outy\[3\] " "Info: Pin outy\[3\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { outy[3] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 5 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outy[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 84 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[0\] " "Info: Pin out\[0\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { out[0] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 5 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 85 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[1\] " "Info: Pin out\[1\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { out[1] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 5 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 86 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[2\] " "Info: Pin out\[2\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { out[2] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 5 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 87 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[3\] " "Info: Pin out\[3\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { out[3] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 5 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 88 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outula\[0\] " "Info: Pin outula\[0\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { outula[0] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 5 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outula[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 89 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outula\[1\] " "Info: Pin outula\[1\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { outula[1] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 5 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outula[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 90 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outula\[2\] " "Info: Pin outula\[2\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { outula[2] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 5 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outula[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 91 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outula\[3\] " "Info: Pin outula\[3\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { outula[3] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 5 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outula[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 92 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "status " "Info: Pin status not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { status } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 7 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { status } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 106 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tula\[0\] " "Info: Pin tula\[0\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { tula[0] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 6 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tula[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 93 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tula\[1\] " "Info: Pin tula\[1\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { tula[1] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 6 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tula[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 94 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tula\[2\] " "Info: Pin tula\[2\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { tula[2] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 6 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tula[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 95 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tx\[0\] " "Info: Pin Tx\[0\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { Tx[0] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 6 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Tx[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 96 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tx\[1\] " "Info: Pin Tx\[1\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { Tx[1] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 6 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Tx[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 97 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tx\[2\] " "Info: Pin Tx\[2\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { Tx[2] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 6 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Tx[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 98 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ty\[0\] " "Info: Pin Ty\[0\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { Ty[0] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 6 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ty[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 99 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ty\[1\] " "Info: Pin Ty\[1\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { Ty[1] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 6 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ty[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 100 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ty\[2\] " "Info: Pin Ty\[2\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { Ty[2] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 6 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ty[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 101 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tz\[0\] " "Info: Pin Tz\[0\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { Tz[0] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 6 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Tz[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 102 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tz\[1\] " "Info: Pin Tz\[1\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { Tz[1] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 6 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Tz[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 103 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tz\[2\] " "Info: Pin Tz\[2\] not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { Tz[2] } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 6 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Tz[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 104 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { clk } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 3 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 105 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[0\]~reg0 " "Info: Destination node count\[0\]~reg0" {  } { { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 14 0 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[0]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 65 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[1\]~reg0 " "Info: Destination node count\[1\]~reg0" {  } { { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 14 0 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[1]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 63 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[2\]~reg0 " "Info: Destination node count\[2\]~reg0" {  } { { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 14 0 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { count[2]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 67 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus9/quartus/bin64/pin_planner.ppl" { clk } } } { "cpu.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpu.v" 3 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 105 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory:memoria\|Mux7~0  " "Info: Automatically promoted node memory:memoria\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory:memoria|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 110 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory:memoria\|Mux2~0  " "Info: Automatically promoted node memory:memoria\|Mux2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory:memoria|Mux2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/" 0 { } { { 0 { 0 ""} 0 114 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "40 unused 3.3V 0 40 0 " "Info: Number of I/O pins in group: 40 (unused VREF, 3.3V VCCIO, 0 input, 40 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.348 ns register register " "Info: Estimated most critical path is register to register delay of 1.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns memory:memoria\|Opcode\[2\] 1 REG LAB_X6_Y12 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X6_Y12; Fanout = 7; REG Node = 'memory:memoria\|Opcode\[2\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory:memoria|Opcode[2] } "NODE_NAME" } } { "memory.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 0.401 ns UnidadeDeControle:controle\|Tx\[0\]~0 2 COMB LAB_X6_Y12 5 " "Info: 2: + IC(0.129 ns) + CELL(0.272 ns) = 0.401 ns; Loc. = LAB_X6_Y12; Fanout = 5; COMB Node = 'UnidadeDeControle:controle\|Tx\[0\]~0'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { memory:memoria|Opcode[2] UnidadeDeControle:controle|Tx[0]~0 } "NODE_NAME" } } { "UnidadeDeControle.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/UnidadeDeControle.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.746 ns) 1.348 ns UnidadeDeControle:controle\|Tx\[0\] 3 REG LAB_X6_Y12 3 " "Info: 3: + IC(0.201 ns) + CELL(0.746 ns) = 1.348 ns; Loc. = LAB_X6_Y12; Fanout = 3; REG Node = 'UnidadeDeControle:controle\|Tx\[0\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.947 ns" { UnidadeDeControle:controle|Tx[0]~0 UnidadeDeControle:controle|Tx[0] } "NODE_NAME" } } { "UnidadeDeControle.v" "" { Text "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/UnidadeDeControle.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.018 ns ( 75.52 % ) " "Info: Total cell delay = 1.018 ns ( 75.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.330 ns ( 24.48 % ) " "Info: Total interconnect delay = 0.330 ns ( 24.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.348 ns" { memory:memoria|Opcode[2] UnidadeDeControle:controle|Tx[0]~0 UnidadeDeControle:controle|Tx[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y14 X12_Y27 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y14 to location X12_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "40 " "Warning: Found 40 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Opcode\[0\] 0 " "Info: Pin \"Opcode\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Opcode\[1\] 0 " "Info: Pin \"Opcode\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Opcode\[2\] 0 " "Info: Pin \"Opcode\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "count\[0\] 0 " "Info: Pin \"count\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "count\[1\] 0 " "Info: Pin \"count\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "count\[2\] 0 " "Info: Pin \"count\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "count\[3\] 0 " "Info: Pin \"count\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "in\[0\] 0 " "Info: Pin \"in\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "in\[1\] 0 " "Info: Pin \"in\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "in\[2\] 0 " "Info: Pin \"in\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "in\[3\] 0 " "Info: Pin \"in\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outx\[0\] 0 " "Info: Pin \"outx\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outx\[1\] 0 " "Info: Pin \"outx\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outx\[2\] 0 " "Info: Pin \"outx\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outx\[3\] 0 " "Info: Pin \"outx\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outy\[0\] 0 " "Info: Pin \"outy\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outy\[1\] 0 " "Info: Pin \"outy\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outy\[2\] 0 " "Info: Pin \"outy\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outy\[3\] 0 " "Info: Pin \"outy\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[0\] 0 " "Info: Pin \"out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[1\] 0 " "Info: Pin \"out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[2\] 0 " "Info: Pin \"out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out\[3\] 0 " "Info: Pin \"out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outula\[0\] 0 " "Info: Pin \"outula\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outula\[1\] 0 " "Info: Pin \"outula\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outula\[2\] 0 " "Info: Pin \"outula\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outula\[3\] 0 " "Info: Pin \"outula\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "status 0 " "Info: Pin \"status\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tula\[0\] 0 " "Info: Pin \"tula\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tula\[1\] 0 " "Info: Pin \"tula\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tula\[2\] 0 " "Info: Pin \"tula\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tx\[0\] 0 " "Info: Pin \"Tx\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tx\[1\] 0 " "Info: Pin \"Tx\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tx\[2\] 0 " "Info: Pin \"Tx\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ty\[0\] 0 " "Info: Pin \"Ty\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ty\[1\] 0 " "Info: Pin \"Ty\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ty\[2\] 0 " "Info: Pin \"Ty\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tz\[0\] 0 " "Info: Pin \"Tz\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tz\[1\] 0 " "Info: Pin \"Tz\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tz\[2\] 0 " "Info: Pin \"Tz\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpuVERILOG.fit.smsg " "Info: Generated suppressed messages file D:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/cpuVERILOG.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "517 " "Info: Peak virtual memory: 517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 28 14:06:15 2019 " "Info: Processing ended: Fri Jun 28 14:06:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
