;redcode
;assert 1
	SPL 0, <-32
	CMP -207, <-123
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
	JMP @-10, 9
	JMP @-10, 9
	SUB -20, 12
	ADD <130, 9
	MOV -7, <-20
	ADD <130, 9
	SUB @0, @2
	SPL @12, #200
	JMZ @976, #200
	SUB #272, 200
	JMZ 92, <10
	SUB @127, 106
	JMZ 96, <-10
	CMP -1, <-20
	JMZ @272, #200
	DJN -1, @-20
	JMZ 92, <10
	JMZ 92, <10
	SUB -20, 12
	SUB @127, 106
	SUB -20, 12
	SUB @127, 106
	SLT 0, 900
	ADD <130, 9
	SUB @127, 106
	JMN 1, @-30
	JMZ -0, -901
	JMZ @272, #200
	MOV -7, <-20
	JMZ -0, -901
	SUB -0, 1
	MOV 1, <-30
	DJN -1, @-20
	MOV -7, <-20
	MOV -7, <-20
	SUB @121, 126
	MOV -7, <-20
	SUB @121, 126
	JMN <-1, @-20
	JMN <-1, @-20
	JMN <-1, @-20
	SUB @121, 126
	MOV -7, <-20
	SPL 0, <-32
	CMP -207, <-123
	MOV -1, <-20
	MOV -7, <-20
