[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of GL3523-OTY30 production of GENESYS LOGIC INC. from the text:   \n \n \n \n \n \n \n \n \n \nGL3523 -30 \n \nUSB  3.1 Gen 1  Hub  Controller  \n \n \nData sheet  \n \n \n \n \n \n \n \n \n \n \n \n \nRevision  1.30 \nDec. 24, 2020 Genesys  Logic, Inc. \n\n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 2 \nGLI Confidentia l Copyright  \nCopyright  © 2020 Genesys  Logic, Inc. All rights reserved. No part of the materials shall be reproduced in any \nform or by any means without prior written consent of Genesys  Logic, Inc. \n \nOwnership and Title  \nGenesys Logic, Inc. owns and retains of its right, title and interest in and to all materials provided herein.  \nGenesys Logic, Inc. reserves all rights, including, but not limited to, all patent rights, trademarks, copyrights and \nany other propriety rights. No license is granted hereunder.  \n \nDisclaimer  \nAll Materials are provided “as is ”. Genesys Logic, Inc. makes no warranties, express, implied or otherwise, \nregarding their accuracy, merchantability, fitness for any particular purpose, and non -infringement of intellectual \nproperty. In no event shall Gene sys Logic, Inc. be liable for any damages, including, without limitation, any \ndirect, indirect , consequential, or incidental damages. The materials may contain errors or omission s. Genesys \nLogic, Inc. may make changes to the materials or to the products described  herein at anytime without notice.  \n \nGenesys Logic, Inc.  \n13F., No. 205, Sec. 3, Beixin Rd., Xindian Dist. 231,  \nNew Taipei City, Taiwan  \nTel : (886-2) 8913 -1888  \nFax : (886 -2) 6629 -6168   \nhttp ://www.genesyslogic.com  \n \n  \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 3 \nGLI Confidentia l Revision History  \n \nRevision  Date  Description  \n1.00 07/02/2018 Formal release  \n1.10 09/03/2018  Update  GL3523 -S Pin-out Diagram  p.18 \n1.20 04/02/2019  Update BGA144 package information , p. 45  \n1.30 12/24/2020  Correct typo in Chapter 2 Feature s, p.9  \nUpdate Section 6.1 -6.3 and 6.5.2  \n \n \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 4 \nGLI Confidentia l  \nTable of Contents  \n \nCHAPTER 1  GENERAL DESCRIPTION  ................................ ................................ .........  8 \nCHAPTER 2  FEATURES  ................................ ................................ ................................ .... 9 \nCHAPTER 3  PIN AS SIGNMENT ................................ ................................ .....................  11 \n3.1 GL3523 Pin -out Diagram  ................................ ................................ ............................  11 \n3.2 GL3523 Pin Descriptions  ................................ ................................ ............................  14 \n3.3 GL 3523 -S Series Pin -out Diagram  ................................ ................................ .............  17 \n3.4 GL3523 -S Pin Descriptions  ................................ ................................ .........................  22 \nCHAPTER 4  FUNCTION DESCRIPTION  ................................ ................................ ..... 26 \n4.1 GL3523 Functional Block  ................................ ................................ ...........................  26 \n4.2 GL3523 -S Functional Block  ................................ ................................ ........................  27 \n4.3 General Description  ................................ ................................ ................................ ..... 28 \n4.3.1 USB 2.0 USPORT Transceiver  ................................ ................................ ...........  28 \n4.3.2 USB 3.1 Gen 1 USPORT Transceiver  ................................ ................................  28 \n4.3.3 PLL (Phase Lock Loop)  ................................ ................................ ......................  28 \n4.3.4 Regulator  ................................ ................................ ................................ ..............  28 \n4.3.5 SPI Engine  ................................ ................................ ................................ ............  28 \n4.3.6 RAM/ROM/CPU ................................ ................................ ................................ .. 28 \n4.3.7 UTMI (USB 2.0 Transceiver Microcell Interface)  ................................ ............  28 \n4.3.8 SIE (Serial Interface Engi ne) ................................ ................................ ..............  28 \n4.3.9 Control/Status Register  ................................ ................................ .......................  28 \n4.3.10 Power Management Engine  ................................ ................................ ..............  28 \n4.3.11 Router/Aggregator Engine  ................................ ................................ ................  29 \n4.3.12 REPEATER  ................................ ................................ ................................ ....... 29 \n4.3.13 TT  ................................ ................................ ................................ ........................  29 \n4.3.14 CDP Control Logic  ................................ ................................ ............................  30 \n4.3.15 USB 3.1 Gen 1/USB 2.0 DSPORT Transceiver  ................................ ...............  30 \n4.4 Configuration and I/O Settings  ................................ ................................ ..................  31 \n4.4.1 RESET Setting  ................................ ................................ ................................ ..... 31 \n4.4.2 PGANG Setting  ................................ ................................ ................................ .... 32 \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 5 \nGLI Confidentia l 4.4.3 SELF/BUS Power Setting  ................................ ................................ ...................  33 \n4.4.4 LED Connections  ................................ ................................ ................................ . 33 \n4.4.5 Power Switch Enable Polarity  ................................ ................................ ............  34 \n4.4.6 Port Configuration  ................................ ................................ ..............................  34 \n4.4.7 Non -removable Port Setting  ................................ ................................ ...............  34 \n4.4.8 SMBUS Mode (SMBUS Slave Address=0x25)  ................................ ..................  34 \nCHAPTER 5  FAST CHARGING SUPPORT  ................................ ................................ .. 35 \n5.1 Introduction to Battery Charging Specification Rev.1.2  ................................ .........  35 \n5.2 Standard Downstream Port (SDP)  ................................ ................................ .............  35 \n5.3 Charging Downstream Port ( CDP)  ................................ ................................ ............  35 \n5.4 Dedicated Charging Port (DCP)  ................................ ................................ ................  36 \n5.5 Apple and Samsung Devices  ................................ ................................ .......................  36 \n5.6 Charging Downstream Port Configuration  ................................ ..............................  36 \nCHAPTER 6  ELECTRICAL CHARACTERISTICS  ................................ .....................  37 \n6.1 Maximum Ratings  ................................ ................................ ................................ ....... 37 \n6.2 Operating Ranges  ................................ ................................ ................................ ........  37 \n6.3 DC Characteristics  ................................ ................................ ................................ ...... 38 \n6.3.1 DC Characteristics except USB Signals  ................................ .............................  38 \n6.3.2 USB 2.0 Interface DC Characteristics  ................................ ...............................  38 \n6.3.3 USB 3.1 Gen 1 Interface DC Characteristics  ................................ ....................  38 \n6.4 Power Consumption  ................................ ................................ ................................ .... 39 \n6.5 On -Chip Power Regulator  ................................ ................................ ..........................  40 \n6.5.1 5V to 3.3V Regulator  ................................ ................................ ...........................  40 \n6.5.2 5V to 1.2V Regulator  ................................ ................................ ...........................  41 \n6.6 External Clock  ................................ ................................ ................................ .............  41 \nCHAPTER 7  PACKAGE DIMENSION  ................................ ................................ ...........  42 \nCHAPTER 8  ORDERING INFORMATION ................................ ................................ ... 47 \n \n  \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 6 \nGLI Confidentia l List of Figures  \n \nFigure 3.1 - GL3523 QFN 76 Pin -out Diagram  ................................ ................................ ... 11 \nFigure 3.2 - GL3523 QFN 64 Pin-out Diagram  ................................ ................................ ... 12 \nFigure 3.3 - GL3523 QFN 48 Pin-out Diagram  ................................ ................................ ... 13 \nFigure 3.4 - GL3523 -S VFBGA144 Ball Diagram (Bottom View)  ................................ ..... 17 \nFigure 3.5 - GL3523 -S QFN88 (2C3A) Pin -out Diagram  ................................ ...................  18 \nFigure 3.6 - GL3523 -S QFN88 (1C4A) Pin -out Diagram  ................................ ...................  19 \nFigure 3.7 - GL3523 -S QFN 76 Pin-out Diagram  ................................ ................................ . 20 \nFigure 3.8 - GL3523 -S QFN64 (1C2A) Pin -out Diagram  ................................ ...................  21 \nFigure 4.1 – GL3523 Architecture Diagram  ................................ ................................ ........  26 \nFigure 4.2 – GL3523 -S Architecture Diagram  ................................ ................................ .... 27 \nFigure 4.3 - Operating in USB 1.1 Schemes  ................................ ................................ .........  29 \nFigure 4.4 - Operating in USB 2.0 Schemes  ................................ ................................ .........  30 \nFigure 4.5 - Power on Reset Diagram  ................................ ................................ ...................  31 \nFigure 4.6 - Power on Sequence of GL3523  ................................ ................................ .........  31 \nFigure 4.7 - Timing of PGANG Strapping  ................................ ................................ ...........  32 \nFigure 4.8 - GANG Mode Setting  ................................ ................................ .........................  32 \nFigure 4.9 - SELF/BUS Power Setting  ................................ ................................ .................  33 \nFigure 4.10 - LED Connection  ................................ ................................ ..............................  33 \nFigure 4.11 - SMBus Timing Diagram  ................................ ................................ .................  34 \nFigure 6.1 - Vin(V5) vs Vout(V33)*  ................................ ................................ ......................  40 \nFigure 6.2 - Vin (V5) vs. Vout (V1.2)  ................................ ................................ ....................  41 \nFigure 7.1 - QFN76 Package  ................................ ................................ ................................ .. 42 \nFigure 7.2 - QFN64 Package  ................................ ................................ ................................ .. 43 \nFigure 7.3 - QFN48 Package  ................................ ................................ ................................ .. 44 \nFigure 7.4 - VFBGA144 Package  ................................ ................................ ..........................  45 \nFigure 7.5 - QFN88 Package  ................................ ................................ ................................ .. 46 \n \n  \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 7 \nGLI Confidentia l List of Tables  \n \nTable 4.1 - Configuration by Power Switch Type  ................................ ...............................  34 \nTable 6.1 - Maximum Ratings  ................................ ................................ ...............................  37 \nTable 6.2 - Operating Ranges  ................................ ................................ ................................  37 \nTable 6.3 - DC Characteristics except USB Signals  ................................ ............................  38 \nTable 8.1 - Ordering Information  ................................ ................................ .........................  47 \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 8 \nGLI Confidentia l CHAPTER 1  GENERAL DESCRIPTION   \nGenesys GL3523  is a 4-port, low -power, and configurable hub controller. It is compliant with the USB  3.1 \nspecification. GL3523  integrates Genesys Logic self-developed  USB  3.1 Gen 1  Super  Speed transmitter/receiver \nphysical layer (PHY)  and USB 2.0 High -Speed PHY . It supports Super  Speed, Hi -Speed, and Full -Speed USB \nconnections and is fully backward compatible to  all USB 2.0 and USB 1.1 hosts . GL3523  also implement s \nmultiple TT* (Note1) architecture provid ing dedicated TT* to each downstream (DS) port, which  guarantee s \nFull-Speed(FS) data passing bandwidth when multiple FS device s perform heavy loading operations. \nFurthermore, GL3523  has built -in 5V to 3.3V and 5V to 1.2V regulators, which saves customers’ BOM  cost, and \neases  for PCB design.  \n \nGL3523  features  the native fast -charging  and complies with USB -IF battery charging specification rev1. 2, it \ncould fast -charge Apple, Samsung Galaxy devices, and any device complaint with BC1.2/1.1 . It also allows \nportable devices to draw up to 1.5A from GL3523  charging downstream ports (CDP1) or dedicated charging port \n(DCP2). It can enable systems to fast charge handheld devices even during “Sleep”  and “Power -off” modes.  \nWith different part numbers, GL3523 also has USB Type -C function integrated (GL3523 -S). \n \nAll a vailable package s for GL3523 are  listed  as the follow ing tables.  \n \nProduct Series  Package Type Number of \nDFPs  Power Mgmt.  LED Support  \nGL3523 -30 QFN 76  4 Individual/ Gang  Green/Amber  \nQFN 64  4 Individual/ Gang  N/A \nQFN 48  2 Individual/ Gang  N/A \nGL3523 -S3 \n(USB -C \nIntegrated)  VFBGA 144 (5C)  4 Individual/ Gang  Green/Amber  \nQFN88 (2C3A)  4 Individual/ Gang  Amber  \nQFN88 (1C4A)  4 Individual/ Gang  Green/Amber  \nQFN76 (3C)  2 Individual/ Gang  N/A \nQFN64 (1C2A)  2 Individual/ Gang  Green/Amber  \nGL3523  Total Package s \n \n \n*Note: TT (transaction translator)  implements the control logic defined in Section  11.14 ~ 11.22 of USB \nspecification revision 2.0. TT basically handles the unbalanced traffic speed between the USPORT (operating in \nHS) and DSPORTS (operating in FS/LS) of hub.  \n  \n                                                 \n1 CDP, charging  downstream port, the B attery Charging  Rev.1. 2-compliant USB port that does data  \ncommunication and charges device  up to 1.5A.  \n2 DCP, dedicate d charging port, the Battery Charging Rev.1. 2-compliant USB port that only charges devices  up \nto 1.5A, similar to wall chargers.  \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 9 \nGLI Confidentia l CHAPTER 2  FEATURES  \n\uf0b7 Compliant with USB 3.1 Gen 1 Specification  \n- Upstream port supports SuperSpeed  (SS), HighSpeed  (HS) and FullSpeed  (FS) traffic  \n- Downstream ports support SS, HS, FS, and LowSpeed  (LS) traffic  \n- 1 control pipe and 1 interrupt pipe  \n- Backward compatible to USB specification Revision 2.0/1.1 \n\uf0b7 Native USB Type -C support  in GL3523 -S ser ies \n- Compliant with USB Type -C Cable and Connection Specification Revision 1.0  \n- Featuring  USB Type -C functions  \n- Detecting flip -able/reversible plugging  \n- Discovering/configuring VBUS  \n- Supporting USB Type -C Current modes , including USB Default, 1.5A@5V , 3A@5V  \n- Configuring/Supporting VCONN Power  and having VCONN over -current protection  \n\uf0b7 Featuring fast -charging on all downstream ports and upstream port  \n- Compliant with USB Battery Charging Revision v1.2, supporting CDP, DCP, and ACA -Dock  \n- Downstream ports can be turned from a Standard Downstream Port (SDP) into Charging Downstream \nPort (CDP) or Dedicated Charging Port (DCP)  \n- Downstream devices can be charged while upstream VBUS is not present, which can be applied on wall \ncharger application s \n- Upstream port is capable of charging and data communicating simultaneously for portable devices \nsupporting ACA -Dock or proprietary charging protocols  \n- Supporting Apple  1A/2.1A/ 2.4A  and Samsung Galaxy devices fast -charging  \n\uf0b7 On-chip 8 -bit micro -processor  \n- RISC-like architecture  \n- USB optimized instruction set  \n- 1 cycle instruction execution  (maximum)  \n- Performance: 12 MIPS @ 12 .5MHz  (maximum)  \n- With 256-byte RAM , 20K-byte internal ROM, and 24K-byte SRAM  \n\uf0b7 Multi ple Transaction Translator  (TT) architecture  \n- Provid ing dedicated TT control logics for each downstream port  \n- Superior performance when multiple FS devices operate concurrently  \n\uf0b7 Integrated USB transceiver  \n- Improving output drivers with slew -rate control for EMI reduction  \n- Internal power -fail detection for ESD rec overy  \n\uf0b7 Advanced power management and low  power consumption   \n- Supporting  USB  3.1 U0/U1/U2/U3 power management states  \n- Supporting USB Link Power Management (LPM) L0/L1/L2  \n- Supporting individual /gang mode  over-current detection for  all downstream port s \n- Supporting  both low/high -enabled power switches  \n- Patented Smart Power Management  \n\uf0b7 Configurable settings by firmware in SPI flash  \n- Configurable charging port  \n- Configurable 4/3/2 downstream ports , downstream port can be disable d/enable d by each specific port  \nfor USB3. 1/USB2 .0 \n- Configurable Upstream and Downstream Ports  in GL3523 -S \n- Supporting multiple upstream ports in GL3 523-S packages  \n- Supporting  full in -system programming firmware upgrade by SPI -flash and  configuration by  EEPROM  \n- Supporting compound -device (non -removable  setting on  downstream ports)  \n- Supporting customization  VID/PID  \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 10 \nGLI Confidentia l \uf0b7 Flexible design  \n- Supporting Poly -fuse/Power -switch  \n- Automatic switching between self -powered and bus -powered modes  \n- Supporting electrical  tuning  for each specific port  \n- Supporting programmable brea thing LED  \n- Supporting register setting by firmware  \n- Supporting vendor command and SMBUS  \n- Allow downstream ports to connect up to 8 devices, 4 x USB3. 1 non-removable devices with 4 x \nUSB2.0 non -removable devices or exposed ports  \n\uf0b7 Low BOM cost  \n- Single external 25 MHz crystal  / Oscillator clock input  \n- Built -in upstream  port 1.5KΩ pull -up and downstream  port 15KΩ pull -down  resistors  \n- Built -in 5 to 3.3V and 5 to 1.2V regulator  \n\uf0b7 Different package type s available for various applications  \n\uf0b7 Applications  \n- Standalone USB hub/Docking station  \n- Tablet/Ultrabook/NB  \n- Motherboard  \n- Monitor built -in hub, GPIOs can be programmed as I2C interface to easily update scalar firmware \nthrough USB interface  \n- TV built -in hub  \n- Compound device, such as hub -reader application  \n- USB wall charger  \n- Other consumer electronics  \n- Customized applications  \n\uf0a7 Dynamically disable/enable ports  \n\uf0a7 GPIO signaling of ambient light sensor or rotation/position sensor  \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 11 \nGLI Confidentia l CHAPTER 3  PIN ASSIGNMENT  \n3.1 GL3523 P in-out Diagram  \nGL3523\nQFN - 76\n38\n37\n36\n35\n34\n33\n32\n31\n30\n29\n28\n27\n26\n25\n24\n23\n22\n21\n20OVCUR1J\nPWREN1J\nPWREN2J\nOVCUR2J\nOVCUR3J/SMC\nPWREN3J\nPWREN4J\nOVCUR4J/SMD\nPAMBER_P2\nPGREEN_P2\nDVDD12\nAVDD33_3\nDM_P2\nDP_P2\nRXP1_P2\nRXN1_P2\nVP12_P2\nTXP1_P2\nTXN1_P21\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n17\n18\n19PAMBER_P4\nPGREEN_P3\nPAMBER_P3\nAVDD12\nTXN1_P4\nTXP1_P4\nVP12_P4\nRXN1_P4\nRXP1_P4\nDP_P4\nDM_P4\nAVDD33_2\nDP_P3\nDM_P3\nTXN1_P3\nTXP1_P3\nVP12_P3\nRXN1_P3\nRXP1_P357\n56\n55\n54\n53\n52\n51\n50\n49\n48\n47\n46\n45\n44\n43\n42\n41\n40\n39X1\nX2\nDVDD33\nVBUS\nPGANG\nP_SPI_CZ\nP_SPI_DI\nP_SPI_CK\nP_SPI_DO\nRESETJ\nDVDD12\nRTERM\nCHIPEN\nV33\nV5\nVDDP\nSW\nVSSP\nFB\n58\n59\n60\n61\n62\n63\n64\n65\n66\n67\n68\n69\n70\n71\n72\n73\n74\n75\n76TXN1_P1\nTXP1_P1\nVP12_P1\nRXN1_P1\nRXP1_P1\nDP_P1\nDM_P1\nAVDD33_1\nDP_P0\nDM_P0\nTXN1_P0\nTXP1_P0\nVP12_P0\n RXN1_P0\nRXP1_P0\nAVDD33\nPGREEN_P1\nPAMBER_P1\nPGREEN_P4\n \nFigure 3.1 - GL3523  QFN 76 Pin-out Diagram  \n  \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 12 \nGLI Confidentia l \nTXN1_P1\nTXP1_P1\nVP12_P1\nRXN1_P1\nRXP1_P1\nDP_P1\nDM_P1\nAVDD33_1\nDP_P0\nDM_P0\nTXN1_P0\nTXP1_P0\nVP12_P0\nRXN1_P0\nRXP1_P0\nAVDD33\nAVDD12\nTXN1_P4\nTXP1_P4\nVP12_P4\nRXN1_P4\nRXP1_P4\nDP_P4\nDM_P4\nAVDD33_2\nDP_P3\nDM_P3\nTXN1_P3\nTXP1_P3\nVP12_P3\nRXN1_P3\nRXP1_P3VSSP\nFB\nOVCUR1J\nPWREN1J\nOVCUR2J\nOVCUR3J/SMC\nOVCUR4J/SMD\nDVDD12\nAVDD33_3\nDM_P2\nDP_P2\nRXP1_P2\nRXN1_P2\nVP12_P2\nTXP1_P2\nTXN1_P2X1\nX2\nDVDD33\nVBUS\nPGANG\nP_SPI_CZ\nP_SPI_DI\nP_SPI_CK\nP_SPI_DO\nRESETJ\nDVDD12\nRTERM\nV33\nV5\nVDDP\nSW\nQFN - 64\n31\n30\n29\n28\n27\n26\n25\n24\n23\n22\n21\n20\n19\n18\n17322\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16150\n51\n52\n53\n54\n55\n56\n57\n58\n59\n60\n61\n62\n63\n6449\n47\n46\n45\n44\n43\n42\n41\n40\n39\n38\n37\n36\n35\n34\n3348\nGL3523 \nFigure 3.2 - GL3523 QFN 64 Pin-out Diagram  \n \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 13 \nGLI Confidentia l \nGL3523\nQFN - 48\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12AVDD12\nAVDD33_2\nDP_P3\nDM_P3\nTXN1_P3\nTXP1_P3\nVP12_P3\nRXN1_P3\nRXP1_P3\nTXN1_P2\nTXP1_P2\nVP12_P224\n23\n22\n21\n20\n19\n18\n17\n16\n15\n14\n1336\n35\n34\n33\n32\n31\n30\n29\n28\n27\n26\n25\n37\n38\n39\n40\n41\n42\n43\n44\n45\n46\n47\n48SW\nVSSP\nFB\nPWREN2J\nOVCUR2J\nOVCUR3J\nPWREN3J\nAVDD33_3\nDM_P2\nDP_P2\nRXP1_P2\nRXN1_P2VBUS\nPGANG\nP_SPI_CZ\nP_SPI_DI\nP_SPI_CK\nP_SPI_DO\nRESETJ\nDVDD12\nRTERM\nV33\nV5\nVDDP\nDVDD33\nX2\nX1\nAVDD33_1\nDP_P0\nDM_P0\nTXN1_P0\nTXP1_P0\nVP12_P0\nRXN1_P0\nRXP1_P0\nAVDD33 \nFigure 3.3 - GL3523 QFN 48 Pin-out Diagram  \n \n  \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 14 \nGLI Confidentia l 3.2 GL3523 Pin Descriptions  \nUSB Interface  \nPin Name  QFN  \n76 QFN \n64 QFN \n48 Type  Description  \nTXN 1_P0 \nTXP 1_P0 68 \n69 59 \n60 43 \n44 O USB3.1 Gen 1  Differential Data Transmitter TX -/TX+ of \nUSPORT  \nRXN 1_P0 \nRXP 1_P0 71 \n72 62 \n63 46 \n47 I USB3.1 Gen 1  Differential Data Receiver RX -/RX+  of \nUSPORT   \nTXN 1_P1 \nTXP 1_P1 58 \n59 49 \n50 - O USB3.1 Gen 1  Differential Data Transmitter TX -/TX+  of \nDSPORT 1  \nRXN 1_P1 \nRXP 1_P1 61 \n62 52 \n53 - I USB3.1 Gen 1  Differential Data Receiver RX -/RX+ of \nDSPORT1  \nTXN 1_P2 \nTXP 1_P2 20 \n21 17 \n18 10 \n11 O USB3.1 Gen 1  Differential Data Transmitter TX -/TX+ of \nDSPORT2  \nRXN 1_P2 \nRXP 1_P2 23 \n24 20 \n21 13 \n14 I USB3.1 Gen 1  Differential Data Receiver RX -/RX+ of \nDSPORT2  \nTXN 1_P3 \nTXP 1_P3 15 \n16 12 \n13 5 \n6 O USB3.1 Gen 1  Differential Data Transmitter TX -/TX+ of \nDSPORT3  \nRXN 1_P3 \nRXP 1_P3 18 \n19 15 \n16 8 \n9 I USB3.1 Gen 1  Differential Data Receiver RX -/RX+ of \nDSPORT3  \nTXN 1_P4 \nTXP 1_P4 5 \n6 2 \n3 - O USB3.1 Gen 1  Differential Data Transmitter TX -/TX+  of \nDSPORT 4 \nRXN 1_P4 \nRXP 1_P4 8 \n9 5 \n6 - I USB3.1 Gen 1  Differential Data Receiver RX -/RX+  of \nDSPORT 4 \nDM_P0 \nDP_P0 67 \n66 58 \n57 42 \n41 B USB  2.0 DM/DP  for USPORT  \nDM_P1 \nDP_P1 64 \n63 55 \n54 - B USB  2.0 DM/DP for DSPORT1  \nDM_P2 \nDP_P2 26 \n25 23 \n22 16 \n15 B USB  2.0 DM/DP for DSPORT 2 \nDM_P3 \nDP_P3 14 \n13 11 \n10 4 \n3 B USB  2.0 DM/DP for DSPORT 3 \nDM_P4 \nDP_P4 11 \n10 8 \n7 - B USB  2.0 DM/DP for DSPORT 4 \n \nHub Interface  \nPin Name  QFN  \n76 QFN \n64 QFN \n48 Type  Description  \nPGREEN 1~4 74,29, \n2,76 - - B  Green LED indicator for DSPORT1~4  \nPAMBER 1~4 75,30, \n3,1 - - B  Amber LED indicator for DSPORT1~4  \nPWREN 1~4J 37,36, \n33,32 29 21 \n18 B Active low. Power enable output for DSPORT1~4  \nPWREN1# is the only power -enable output for GANG mode.  \nOVCUR1 ~4J 38,35, \n34,31 30,28,  \n27,26  20 \n19 I (pd) Active low. Over current indicator for DSPORT1~4  \nThe OVCUR pin of DFP1 will be the only over -current flag \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 15 \nGLI Confidentia l for GANG mode . \n*In reset state : OVCUR 3J will be SMC, OVCUR 4J will be \nSMD \n* SMBUS function is only available in QFN76 and QFN64  \nPGANG  53 44 35 I Default put in input mode after power -on reset.  \nIndividual/gang mode is strapped during this period.  \n \nClock and Reset Interface  \nPin Name  QFN  \n76 QFN \n64 QFN \n48 Type  Description  \nX1 57 48 39 I Crystal / OSC clock input  \nX2 56 47 38 O Crystal clock output.  \nRESET J 48 39 30 I (pd) Active low. External reset input, default pull high 10KΩ.  \nWhen RESET# = low, whole chip is reset to the initial state.  \nCHIPEN  45 - - I (pu) 0: Disable whole chip and keep hub in lowest power state  \n(standby mode)  \n1: Normal state  \n \nSPI Interface  \nPin Name  QFN  \n76 QFN  \n64 QFN  \n48 Type  Description  \nP_SPI_CK  50 41 32 B For SPI data clock  \nP_SPI_CZ  52 43 34 B For SPI data chip enable  \nP_SPI_DO  49 40 31 B For SPI data Input  \nP_SPI_DI  51 42 33 B For SPI data Output  \n \nPower/Ground Interface  \nPin Name  QFN  \n76 QFN \n64 QFN \n48 Type  Description  \nVP12 _P0~P4  70,60 ,22,\n17,7 61,51, \n19,14,4  45,12,7  P Analog 1.2V power input for Analog circuit  \nA VDD12  4 1 1 P Analog 1.2V power input for Analog PLL circuit  \nDVDD12  28,47 25,38  29 P 1.2V digital power input for digital circuits  \nDVDD 33 55 46 37 P 3.3V digital power input for digital circuits  \nA VDD33  \nA VDD33 _1 \nA VDD33 _2 \nA VDD33 _3 73 \n65 \n12 \n27 64 \n56  \n9 \n24 48 \n40 \n2 \n17 P Analog 3.3V power input  \nVBUS  54 45 36 I VBUS detection pin for valid VBUS  \nV33 44 36 27 P 5V-to-3.3V regulator Vout & 3.3 input  \nV5 43 35 26 P 5V Power input. It should be connect ed to V33 if using \nexternal 3.3V regulator  \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 16 \nGLI Confidentia l Switching Regulator (5V to 1.2V)  \nPin Name  QFN  \n76 QFN \n64 QFN \n48 Type  Description  \nFB 39 31 22 A Switcher Feedback V oltage. This pin is the inverting input of the \nerror amplifier. VOUT senses the switcher output through an \nexternal resistor divider network. For the fixed voltage version, \nconnect this pin to the output voltage.  \nSW 41 33 24 A Internal Switches Output. Connect this pin to the output inductor.  \nVDDP  42 34 25 P Dedicated 5V power input for embedded switching regulator  \nVSSP  40 32 23 P Dedicated Ground for embedded switching regulator  \n \nMiscellaneous Interface  \nName  QFN  \n76 QFN \n64 QFN \n48 Type  Description  \nRTERM  46 37 28 A A 20Kohm resister must be connected between RTERM and \nGround  \n \nNote:  Analog circuits are quite sensitive to power and ground noise , so please take care the power  routing and the \nground plane  for PCB design . For detailed information, please refer to USB3.1 Hub Design Guide . \n \nNotation : \n  Type  O  Output  \n   I  Input  \n  B  Bi-directional  \n  P  Power  / Ground  \n  A  Analog  \n  pu  Internal pull up  \n  pd  Internal pull down  \n \n \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 17 \nGLI Confidentia l 3.3 GL3523 -S Series Pin -out Diagram  \n \nFigure 3.4 - GL352 3-S VFBGA 144 Ball Diagram  (Bottom View)  \n \n  \n\n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 18 \nGLI Confidentia l \nGL3523-S\nQFN - 88\n44\n43\n42\n41\n40\n39\n38\n37\n36\n35\n34\n33\n32\n31\n30\n29\n28\n27\n26\n25\n24\n23SW\nVSSP\nFB\nOVCUR1J\nPWREN1J\nPWREN2J\nOVCUR2J\nOVCUR3J/SMC\nPWREN3J\nPWREN4J\nOVCUR4J/SMD\nPAMBER_P2\nDVDD12\nAVDD33_3\nDM_P2\nDP_P2\nTXN2_P2\nTXP2_P2\nVP12_P2\nRXP2_P2\nRXN2_P2\nRXP1_P21\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n17\n18\n19\n20\n21\n22PAMBER_P4\nPAMBER_P3\nAVDD12\nTXN1_P4\nTXP1_P4\nVP12_P4\nRXN1_P4\nRXP1_P4\nDP_P4\nDM_P4\nAVDD33_2\nDP_P3\nDM_P3\nTXN1_P3\nTXP1_P3\nVP12_P3\nRXN1_P3\nRXP1_P3\nTXN1_P2\nTXP1_P2\nVP12_P2\nRXN1_P266\n65\n64\n63\n62\n61\n60\n59\n58\n57\n56\n55\n54\n53\n52\n51\n50\n49\n48\n47\n46\n45X1\nX2\nDVDD33\nVBUS\nPGANG\nP_SPI_CZ\nP_SPI_DI\nP_SPI_CK\nP_SPI_DO\nRESETJ\nDVDD12\nV5_CC\nCC1_P1\nCC2_P1\nCC1_P2\nCC2_P2\nV5_CC\nRTERM\nCHIPEN\nV33\nV5\nVDDP\n67\n68\n69\n70\n71\n72\n73\n74\n75\n76\n77\n78\n79\n80\n81\n82\n83\n84\n85\n86\n87\n88TXN1_P1\nTXP1_P1\nVP12_P1\nRXN1_P1\nRXP1_P1\nRXN2_P1\nRXP2_P1\nVP12_P1\nTXP2_P1\nTXN2_P1\nDP_P1\nDM_P1\nAVDD33_1\nDP_P0\nDM_P0\nTXN1_P0\nTXP1_P0\nVP12_P0\nRXN1_P0\nRXP1_P0\nAVDD33\nPAMBER_P1 \nFigure 3.5 - GL352 3-S QFN88 (2C3A) Pin -out Diagram  \n \n \n  \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 19 \nGLI Confidentia l \nGL3523-S\nQFN - 88\n44\n43\n42\n41\n40\n39\n38\n37\n36\n35\n34\n33\n32\n31\n30\n29\n28\n27\n26\n25\n24\n23PSELF\nOVCUR1J\nPWREN1J\nPWREN2J\nOVCUR2J\nOVCUR3J\nPWREN3J\nPWREN4J\nOVCUR4J\nPAMBER_P2\nPGREEN_P2\nDVDD12\nAVDD33_3\nDM_P2\nDP_P2\nRXP1_P2\nRXN1_P2\nVP12_P2\nTXP1_P2\nTXN1_P2\nRXP1_P3\nRXN1_P31\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n17\n18\n19\n20\n21\n22PAMBER_P4\nPGREEN_P3\nPAMBER_P3\nAVDD12\nTXN1_P4\nTXP1_P4\nVP12_P4\nRXN1_P4\nRXP1_P4\nRXN2_P4\nRXP2_P4\nVP12_P4\nTXP2_P4\nTXN2_P4\nDP_P4\nDM_P4\nAVDD33_2\nDP_P3\nDM_P3\nTXN1_P3\nTXP1_P3\nVP12_P366\n65\n64\n63\n62\n61\n60\n59\n58\n57\n56\n55\n54\n53\n52\n51\n50\n49\n48\n47\n46\n45X1\nX2\nDVDD33\nVBUS\nPGANG\nP_SPI_CZ\nP_SPI_DI\nP_SPI_CK\nP_SPI_DO\nRESETJ\nDVDD12\nCC1_P4\nCC2_P4\nV5_CC\nRTERM\nCHIPEN\nV33\nV5\nVDDP\nSW\nVSSP\nFB\n67\n68\n69\n70\n71\n72\n73\n74\n75\n76\n77\n78\n79\n80\n81\n82\n83\n84\n85\n86\n87\n88TXN1_P1\nTXP1_P1\nVP12_P1\nRXN1_P1\nRXP1_P1\nDP_P1\nDM_P1\nAVDD33_1\nDP_P0\nDM_P0\nTXN1_P0\nTXP1_P0\nVP12_P0\nRXN1_P0\nRXP1_P0\nAVDD33\nPGREEN_P1\nPAMBER_P1\nPGREEN_P4\nNC\nNC\nNC \nFigure 3.6 - GL352 3-S QFN 88 (1C4A)  Pin-out Diagram  \n \n  \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 20 \nGLI Confidentia l \nGL3523-S\nQFN - 76\n38\n37\n36\n35\n34\n33\n32\n31\n30\n29\n28\n27\n26\n25\n24\n23\n22\n21\n20SW\nVSSP\nNC\nFB\nPWREN2J\nOVCUR2J\nOVCUR3J\nPWREN3J\nDVDD12\nAVDD33_3\nDM_P2\nDP_P2\nTXN2_P2\nTXP2_P2\nVP12_P2\nRXP2_P2\nRXN2_P2\nRXP1_P2\nRXN1_P21\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n17\n18\n19AVDD12\nAVDD33_2\nDP_P3\nDM_P3\nTXN1_P3\nTXP1_P3\nVP12_P3\nRXN1_P3\nRXP1_P3\nRXN2_P3\nRXP2_P3\nVP12_P3\nTXP2_P3\nTXN2_P3\nNC\nNC\nTXN1_P2\nTXP1_P2\nVP12_P257\n56\n55\n54\n53\n52\n51\n50\n49\n48\n47\n46\n45\n44\n43\n42\n41\n40\n39PGANG\nP_SPI_CZ\nP_SPI_DI\nP_SPI_CK\nP_SPI_DO\nRESETJ\nDVDD12\nCC1_P0\nCC2_P0\nV5_CC\nCC1_P2\nCC2_P2\nCC1_P3\nCC2_P3\nRTERM\nCHIPEN\nV33\nV5\nVDDP\n58\n59\n60\n61\n62\n63\n64\n65\n66\n67\n68\n69\n70\n71\n72\n73\n74\n75\n76VBUS\nDVDD33\nX2\nX1\nVP12\nAVDD33_1\nDP_P0\nDM_P0\nTXN1_P0\nTXP1_P0\nVP12_P0\nRXN1_P0\nRXP1_P0\nRXN2_P0\nRXP2_P0\nVP12_P0\nTXP2_P0\nTXN2_P0\nAVDD33 \nFigure 3.7 - GL352 3-S QFN 76 Pin-out Diagram  \n \n  \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 21 \nGLI Confidentia l \nVBUS\nDVDD33\nX2\nX1\nNC\nVP12_P1\nAVDD33_1\nDP_P0\nDM_P0\nTXN1_P0\nTXP1_P0\nVP12_P0\nRXN1_P0\nRXP1_P0\nAVDD33\nPGREEN_P4\nPAMBER_P4\nAVDD12\nTXN1_P4\nTXP1_P4\nVP12_4\nRXN1_P4\nRXP1_P4\nRXN2_P4\nRXP2_P4\nVP12_P4\nTXP2_P4\nTXN2_P4\nDP_P4\nDM_P4\nAVDD33_2\nTXN1_P2VSSP\nFB\nPWREN2J\nOVCUR2J\nPWREN4J\nOVCUR4J\nPAMBER_P2\nPGREEN_P2\nDVDD12\nAVDD33_3\nDM_P2\nDP_P2\nRXP1_P2\nRXN1_P2\nVP12_P2\nTXP1_P2PGANG\nP_SPI_CZ\nP_SPI_DI\nP_SPI_CK\nP_SPI_DO\nRESETJ\nDVDD12\nCC1_P4\nCC2_P4\nV5_CC\nRTERM\nCHIPEN\nV33\nV5\nVDDP\nSW\nQFN - 64\n31\n30\n29\n28\n27\n26\n25\n24\n23\n22\n21\n20\n19\n18\n17322\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16150\n51\n52\n53\n54\n55\n56\n57\n58\n59\n60\n61\n62\n63\n6449\n47\n46\n45\n44\n43\n42\n41\n40\n39\n38\n37\n36\n35\n34\n3348\nGL3523-S \nFigure 3.8 - GL352 3-S QFN64 (1C2A) Pin -out Diagram  \n  \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 22 \nGLI Confidentia l 3.4 GL3523 -S Pin Descriptions  \nUSB Interface  \nName  VFBGA\n144 QFN88  \n(2C3A)  QFN88  \n(1C4A)  QFN76  QFN 64 Type  Description  \nTXN 1_P0 \nTXP 1_P0 A6 \nB6 82 \n83 77 \n78 66 \n67 58 \n59 O USB 3.1 Gen 1  Differential Data Transmitter \nTX-/TX+ of USPORT  \nTXN 2_P0 \nTXP 2_P0 B2 \nA2 - - 75 \n74 - O USB 3.1 Gen 1  Differential Data Transmitter \nTX-/TX+ of USPORT  for Type -C \nRXN 1_P0 \nRXP 1_P0 A5 \nB5 85 \n86 80 \n81 69 \n70 61 \n62 I USB  3.1 Gen 1  Differential Data Receiver \nRX-/RX+  of USPORT   \nRXN 2_P0 \nRXP 2_P0 B3 \nA3 - - 71 \n72 - I USB 3.1 Gen 1  Differential Data Receiver \nRX-/RX+  of USPORT  for Type -C \nTXN 1_P1 \nTXP 1_P1 A11 \nB11 67 \n68 67 \n68 - - O USB 3.1 Gen 1  Differential Data Transmitter \nTX-/TX+  of DSPORT 1  \nTXN 2_P1 \nTXP 2_P1 B7 \nA7 76 \n75 - - - O USB 3.1 Gen 1  Differential Data Transmitter \nTX-/TX+  of DSPORT 1 for Type -C \nRXN 1_P1 \nRXP 1_P1 A10 \nB10 70 \n71 70 \n71 - - I USB 3.1 Gen 1  Differential Data Receiver \nRX-/RX+ of DSPORT1  \nRXN 2_P1 \nRXP 2_P1 B8 \nA8 72 \n73 - - - I USB 3.1 Gen 1  Differential Data Receiver \nRX-/RX+ of DSPORT1  for Type -C \nTXN 1_P2 \nTXP 1_P2 M3 \nL3 19 \n20 25 \n26 17 \n18 16 \n17 O USB 3.1 Gen 1  Differential Data Transmitter \nTX-/TX+ of DSPORT2  \nTXN 2_P2 \nTXP 2_P2 L7 \nM7 28 \n27 - 26 \n25 - O USB 3.1 Gen 1  Differential Data Transmitter \nTX-/TX+ of DSPORT2  for Type -C \nRXN 1_P2  \nRXP 1_P2 M4 \nL4 22 \n23 28 \n29 20 \n21 19 \n20 I USB 3.1 Gen 1  Differential Data Receiver \nRX-/RX+ of DSPORT2  \nRXN 2_P2  \nRXP 2_P2 L6 \nM6 24 \n25 - 22 \n23 - I USB 3.1 Gen 1  Differential Data Receiver \nRX-/RX+ of DSPORT2  for Type -C \nTXN 1_P3 \nTXP 1_P3 H1 \nH2 14 \n15 20 \n21 5 \n6 - O USB 3.1 Gen 1  Differential Data Transmitter \nTX-/TX+ of DSPORT3  \nTXN 2_P3 \nTXP 2_P3 M2 \nM1 - - 14 \n13 - O USB 3.1 Gen 1  Differential Data Transmitter \nTX-/TX+ of DSPORT3  for Type -C \nRXN 1_P3 \nRXP 1_P3 J1 \nJ2 17 \n18 23 \n24 8 \n9 - I USB 3.1 Gen 1  Differential Data Receiver \nRX-/RX+ of DSPORT3  \nRXN 2_P3 \nRXP 2_P3 L2 \nL1 - - 10 \n11 - I USB 3.1 Gen 1  Differential Data Receiver \nRX-/RX+ of DSPORT3  for Type -C \nTXN 1_P4 \nTXP 1_P4 C1 \nC2 4 \n5 5 \n6 - 3 \n4 O USB 3.1 Gen 1  Differential Data Transmitter \nTX-/TX+  of DSPORT 4 \nTXN 2_P4 \nTXP 2_P4 G2 \nG1 - 14 \n13 - 12 \n11 O USB 3.1 Gen 1  Differential Data Transmitter \nTX-/TX+  of DSPORT 4 for Type -C \nRXN 1_P4 \nRXP 1_P4 D1 \nD2 7 \n8 8 \n9 - 6 \n7 I USB 3.1 Gen 1  Differential Data Receiver \nRX-/RX+  of DSPORT 4 \nRXN 2_P4 \nRXP 2_P4 F2 \nF1 - 10 \n11 - 8 \n9 I USB 3.1 Gen 1  Differential Data Receiver \nRX-/RX+  of DSPORT 4 for Type -C \nDM_P0 \nDP_P0 A4 \nB4 81 \n80 76 \n75 65 \n64 57 \n56 B USB  2.0 DM/DP  for USPORT  \nDM_P1 \nDP_P1 A9 \nB9 78 \n77 73 \n72 - - B USB  2.0 DM/DP for DSPORT1  \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 23 \nGLI Confidentia l DM_P2 \nDP_P2 M5 \nL5 30 \n29 31 \n30 28 \n27 22 \n21 B USB  2.0 DM/DP for DSPORT 2 \nDM_P3 \nDP_P3 K1 \nK2 13 \n12 19 \n18 4 \n3 - B USB  2.0 DM/DP for DSPORT 3 \nDM_P4 \nDP_P4 E1 \nE2 10 \n9 16 \n15 - 14 \n13 B USB  2.0 DM/DP for DSPORT 4 \n \nType -C Interface  \nName  VFBGA\n144 QFN88  \n(2C3A)  QFN88  \n(1C4A)  QFN76  QFN 64 Type  Description  \nCC1_P0  \nCC2_P0  E11 \nD12 - - 50 \n49 - I/O Configuration Channel for USPORT  \nCC1_P1  \nCC2_P1  F11 \nE12 54 \n53 - - - I/O Configuration Channel for DSPORT1  \nCC1_P2  \nCC2_P2  F10 \nE10 52 \n51 - 47 \n46 - I/O Configuration Channel for DSPORT 2 \nCC1_P3  \nCC2_P3  G9 \nF9 - - 45 \n44 - I/O Configuration Channel for DSPORT 3 \nCC1_P4  \nCC2_P4  H10 \nG10 - 55 \n54 - 41 \n40 I/O Configuration Channel for DSPORT 4 \n \nHub Interface  \nName  VFBGA\n144 QFN88  \n(2C3A)  QFN88  \n(1C4A)  QFN76  QFN64  Type  Description  \nPGREEN\n_P1~4  E3,L8, \nG4,F3 - 83,34,2,8\n5 - 25, 64 B Green LED indicator for DSPORT1~4  \nPAMBER\n_P1~4 D3,M8,G\n3,F4 88,33,  \n2,1 84,35,3,1  - 26, 1 B Amber LED indicator for DSPORT1~ 4 \nPWREN 1\n~4J L10,L9,\nK7,K6 40,39,  \n36,35  42,41,38,\n37 34,31  30 \n28 B Active low. Power enable output for \nDSPORT1~4  \nPWREN1# is the only power -enable output \nfor GANG mode.  \nOVCUR1\n~4J M10,M9,\nK8,J6  41,38,  \n37,34  43,40,39,\n36 33,32  29 \n27 I (pd) Active low. Over current indicator for \nDSPORT1~4  \nThe OVCUR pin of DFP1 will be the only  \nover-current flag for GANG mode . \n\uf0a7 In reset state : OVCUR 3J will be SMC, \nOVCUR 4J will be SMD  \n\uf0a7 SMBUS function is only available in \nVFBGA 144 and QFN88  \nPGANG  D11 62 62 57 48 I Default put in input mode after power -on \nreset.  \nIndividual/gang mode is strapped during this \nperiod.  \nPSELF  J9 - 44 - - I 0: Hub is bus -powered.  \n1: Hub is self -powered.  \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 24 \nGLI Confidentia l Clock and Reset Interface  \nName  VFBGA\n144 QFN88  \n(2C3A)  QFN88  \n(1C4A)  QFN76  QFN64  Type  Description  \nX1 A12 66 66 61 52 I Crystal / OSC clock input  \nX2 B12 65 65 60 51 O Crystal clock output.  \nRESETJ  C11 57 57 52 43 I Active low. External reset input, default pull high \n10KΩ. \nWhen RESET# = low, whole chip is reset to the \ninitial state.  \nCHIPEN  H12 48 51 42 37 I (pu) 0: Disable whole chip and keep hub in lowest \npower state  (standby mode)  \n1: Normal state  \n \nSPI Interface  \nName  VFBGA\n144 QFN88  \n(2C3A)  QFN88  \n(1C4A)  QFN76  QFN64  Type  Description  \nP_SPI_CK  G12 59 59 54 45 B For SPI data clock  \nP_SPI_CZ  F12 61 61 56 47 B For SPI data chip enable  \nP_SPI_DO  H11 58 58 53 44 B For SPI data Input  \nP_SPI_DI  G11 60 60 55 46 B For SPI data Output  \n \nPower/Ground Interface  \nName  VFBGA  \n144 QFN88  \n(2C3A)  QFN88  \n(1C4A)  QFN76  QFN64  Type  Description  \nVP12 _P0~4  C5,C4,D4,C\n9,C10K4,K5,\nJ3,K3  \nA1,B1  84,74,69,\n26,21,  \n16,6 79,69,7,\n27,22,1\n2 62,73,6\n8,24,19,\n7,12 60, \n54,18  \n10,5 P Analog 1.2V power input for Analog circuit  \nA VDD12  C3 3 4 1 2 P Analog 1.2V power input for Analog PLL \ncircuit  \nDVDD12  K9,D10  32,56  33,56  30,51  24,42  P 1.2V digital power input for digital circuits  \nDVDD 33 D9 64 64 59 50 P 3.3V digital power input for digital circuits  \nA VDD 33 \nA VDD33_1  \nA VDD33_2  \nA VDD33_3  D6, \nC8,D8,  \nH4,J4,  \nJ5,J7  87 \n79 \n11 \n31 82 \n32 76,63,2,\n29 63 \n55 \n15 \n23 P Analog 3.3V power input  \nGND  C6,C7,D5,D\n7,E4~9,  \nF5~8,  \nG5~8, \nH3, H5~9, J8  - - - - P Digital /Analog  ground  \nVBUS  C12 63 63 58 49 I VBUS detection pin for valid input  \nV33 J11 47 50 41 36 P 5V-to-3.3V regulator Vout & 3.3 input  \nV5 - 46 49 40 35 P 5V Power input. It should  be connect ed to \nV33 if using external  3.3V  regulator  \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 25 \nGLI Confidentia l V5_CC J12 50,55  53 48 39 P 5V Power input of CC. It has to be supplied \nwith 5V to make CC functioning . \n \nSwitching Regulator (5V to 1.2V)  \nName  VFBGA  \n144 QFN88  \n(2C3A)  QFN88  \n(1C4A)  QFN\n76 QFN64  Type  Description  \nFB K10 42 45 35 31 A Feedback sense, output 1.2V  \nSW L12, M1 2 44 47 38 33 A Internal switches output. Connect \nthis pin to the output inductor  \nVDDP  K11,K12  45 48 39 34 P Dedicated 5V power input for \nembedded switching regulator  \nVSSP  L11, M11 43 46 37 32 P Dedicated Ground for embedded \nswitching regulator  \n \n \nMiscellaneous Interface  \nName  VFBGA\n144 QFN88  \n(2C3A)  QFN88  \n(1C4A)  QFN76  QFN64  Type  Description  \nRTERM  J10 49 52 43 38 A A 20Kohm resister must be connected between \nRTERM and Ground  \nNC - - 86,87,8\n8 15,16,  \n36 53 -- Not Connect  \n \n \nNote: Analog circuits are quite sensitive to power and ground noise. PCB layout must take care the power  routing and \nthe ground plane. For detailed information, please refer to USB 3.1  Hub Design Guide . \n \nNotation : \n  Type  O  Output  \n   I  Input  \n  B  Bi-directional  \n  P  Power  / Ground  \n  A  Analog  \n  pu  Internal pull up  \n  pd  Internal pull down  \n \n \n \n  \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 26 \nGLI Confidentia l CHAPTER 4  FUNCTION DESCRIPTION   \n4.1 GL3523 Functional Block \nUpstream Port\nUSB 2.0 USPORT \nTransceiver\n UTMI / SIEControl / Status\nRegister\nRepeater\nUSB 2.0\nDSPORT\ntransceiverUSB 2.0\nDSPORT \ntransceiverUSB 2.0\nDSPORT \ntransceiverUSB 2.0\nDSPORT \ntransceiverRAM\nPower \nControl\n LogicDM & DP\nSS TXSS RX\nUSB 3.1 USPORT\nTransceiver\n Power Management\nEngineRouter / \nAggregator \nEngineControl / Status\nRegister\nUSB 3.1\nDSPORT\nTransceiverUSB 3.1\nDSPORT\nTransceiverUSB 3.1\nDSPORT\nTransceiverUSB 3.1\nDSPORTT\nTransceiver\nDownstream \nPort 1Downstream \nPort 2Downstream \nPort 3Downstream \nPort 4SS TX & RXSS TX & RX\nSS TX & RX\nDM & DP\nDM & DP DM & DPDM & DPTT TTROM\nCPUSPI\nEngineSPI\nFlash\nPLL25MHz\nSS TX & RXTT TT\nCDP Control \nLogicCDP Control \nLogicCDP Control \nLogicCDP Control \nLogic3.3V 5V\n5V→1.2V\nRegulator1.2V\n5V→3.3V\nRegulator\n \nFigure 4.1 – GL3523 Architecture  Diagram  \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 27 \nGLI Confidentia l 4.2 GL3523 -S Functional Block  \nUpstream Port\nUSB 2.0 USPORT \nTransceiver\n UTMI / SIEControl / Status\nRegister\nRepeater\nUSB 2.0\nDSPORT\ntransceiverUSB 2.0\nDSPORT \ntransceiverUSB 2.0\nDSPORT \ntransceiverUSB 2.0\nDSPORT \ntransceiverRAM\nPower \nControl\n LogicDM & DPSS RX\nUSB 3.1 USPORT\nTransceiver\n Power Management\nEngineRouter / \nAggregator \nEngineControl / Status\nRegister\nUSB 3.1\nDSPORT\nTransceiverUSB 3.1\nDSPORT\nTransceiverUSB 3.1\nDSPORT\nTransceiverUSB 3.1\nDSPORTT\nTransceiver\nDownstream \nPort 1Downstream \nPort 2Downstream \nPort 3Downstream \nPort 4SS TX & RXSS TX & RX\nSS TX & RXDM & DP\nDM & DP DM & DPDM & DPTT TTROM\nCPUSPI\nEngineSPI\nFlash\nPLL25MHz\nSS TX & RXTT TT\nCDP Control \nLogicCDP Control \nLogicCDP Control \nLogicCDP Control \nLogic3.3V 5V\n5V→1.2V\nRegulator1.2V\n5V→3.3V\nRegulatorCC Controller\nCC ControllerSS TX\nCC Controller CC Controller CC Controller\n \n Figure 4.2 – GL3523 -S Architecture  Diagram  \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 28 \nGLI Confidentia l 4.3 General Description  \n4.3.1 USB 2.0 USPORT Transceiver  \nUSB 2.0 USPORT (upstrea m port) transceiver is the analog circuit that supports both full-speed and \nhigh-speed electrical characteristics defined  in Chapter  7 of USB specification revision 2.0 . USPORT \ntransceiver will operate  in full -speed electrical signaling when GL3523  is plugged into a 1.1 host/ hub. \nUSPORT transceiver will operate in high -speed electrical signaling when GL3523  is plugged into a 2.0 \nhost/hub.  \n \n4.3.2 USB  3.1 Gen 1  USPORT Transceiver  \nUSB3.1 Gen 1  USPORT (upstream port) transceiver is the analog circuit that has elastic buffer and supports  \nreceiver detection, data serialization and de -serialization. Besides, it has PIPE interface with SuperSpeed \nLink Layer  \n \n4.3.3 PLL (Phase Lock Loop)  \nPLL generates the clock sources for the whole chip. The generated clocks are proven quite accurate that help \nin generating high speed signal without jitter.  \n \n4.3.4 Regulator  \nGL3523  build in internal regulator s convert 5V input to 3.3V /1.2V  output.  \n \n4.3.5 SPI Engine  \nSPI engine is to move code from external flash to the internal RAM . \n \n4.3.6 RAM/ROM/CPU  \nThe micro -processor unit of GL3523  is an 8 -bit RISC processor with 20K-byte ROM and 256-bytes RAM. It \noperates at 12 MIPS of 12 MHz  clock ( max imum ) to decode the USB command issued from host and then \nprepares the data to respond to the host.  \n \n4.3.7 UTMI (USB 2.0 Transceiver M icrocell Interface)  \nUTMI handles the low level USB protocol and signaling . It’s designed based on the Intel ’s UTMI \nspecification 1.01. The major functions of UTMI logic are to handle the data and clock recovery, NRZI \nencoding/decoding, Bit stuffing /de -stuffing, supporting US B 2.0 test modes, and serial/ parallel  conversion.  \n \n4.3.8 SIE (Serial Interface Engine)  \nSIE handles the USB protocol defined in Chapter  8 of USB specification revision 2.0. It  co-work s with μC \nto play the role of the hub kernel. The main functions of SIE include the state machine of USB protocol flow, \nCRC check, PID error check, and timeout check. Unlike USB 1.1, bit stuffing/de -stuffing is implemented in \nUTMI, not in SIE.  \n \n4.3.9 Control/Status Register  \nControl/Status register is the interface register between hardware  and firmware. This register contains the \ninformation necessary to control endpoint0 and endpoint1 pipelines. Through the firmware based \narchitecture, GL3523  possesses higher flexibility to control the USB protocol easily and correctly.  \n \n4.3.10  Power Management E ngine  \nThe power management of GL3523  is compliant with USB3.1 Gen 1  specification. When operat ing in \nSuperSpeed mode, GL3523  supports U0, U1, U2 , and U3 power states. U0 is the functional state. U1 and U2 \nare lower power states compared to U0. U1 is a low  power state with fast exit to U0 ; U2 is a low power state \nwhich saves more power than U1 with slower exit to U0. U3 is suspend state, which is the most \npower -saving state, with tens of milliseconds  exit to U0. Unlike USB 2.0, SuperSpeed packet traffic is \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 29 \nGLI Confidentia l unicast rather than broadcast. Packet only travels the direct path in -between host and the target device. \nSuperSpeed traffic will not reach an unrelated device. When enabled for U1/U2 entry, and there is no \npending traffic within comparable exit latency, GL3523  will initiate U1/U2 entry to save the power. On the \nother hand, the link partner of GL3523  may also initiate U1/U2 entry. In this case, GL3523  will accept or \nreject low power state entry according to its internal condition.  \n \n4.3.11  Router/ Aggregator  Engine  \nRouter/Aggregator Engine implement s the control logic defined in Chapter 10 of USB  3.1 specification. \nRouter/Aggregator Engine use s smart method for route packet to device or aggregate packet to host.  \n \n4.3.12  REPEATER   \nRepeater logic implements the control logic defined in Section 11.4 and Section 11.7 of USB specification \nrevision 2.0. REPEATER controls the traffic flow when upstream port and downstream port are signaling  in \nthe same speed. In addition, REPEATER will ge nerate internal resume signal whenever a wakeup event is \nissued under the situation that hub is globally suspended.  \n \n4.3.13  TT  \nTT (Transaction Translator)  implements  the control logic defined in Section  11.14 ~ 11.22 of USB \nspecification revision 2.0. TT basical ly handles the unbalanced traffic speed between the USPORT (operating \nin HS) and DSPORTS (operating in FS/LS) of hub. GL3523  adopts multiple TT architecture to provide the \nmost performance effective solution. Multiple TT provides control logics for each do wnstream port \nrespectively.  \n \n4.3.13.1  Connected to 1.1 Host/Hub  \nIf an USB 2.0 hub is connected to the downstream port of an USB 1.1 host/hub, it  will operate in USB  1.1 \nmode. For an USB 1.1 hub, both upstream direction traffic and downstream direction traffic are passing \nthrough REPEATER. That is, the REPEATER/TT routing logic will route the traffic channel to the \nREPEATER.  \n \nUSB 1.1 Host/Hub \nREPEATER TT \nDSPORT operating\nin FS/LS signaling\n USPORToperating\nin FS signaling \n  Traffic channel \nis routed to\nREPEATER\n TT\n \nFigure 4.3 - Operating in USB 1.1 S chemes  \n \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 30 \nGLI Confidentia l 4.3.13.2  Connected to USB 2.0 Host/Hub  \nIf an USB 2.0 hub is connected to an USB 2.0 host/hub, it will operate in USB 2.0 mode. The upstream port \nsignaling is in high speed with bandwidth of 480 Mbps under this environment. The traffic channel will \nthen be routed to the REPEATER when th e device connected to the downstream  port is signaling also in \nhigh speed. On the other hand, the traffic channel will then be routed to TT when the device connected to \nthe downstream port is signaling in full/low speed.  \n USB 2.0 Host/Hub \n \nREPEATER TT \n  USPORToperating\nin HS signaling \nHS vs. FS/LS:\nTraffic channel\nis routed to TTHS vs. HS:\nTraffic channel is \nrouted to REPEATER\nDSPORT operating\nin HS signalingDSPORT operating\nin FS/LS signalingTT\n \nFigure  4.4 - Operating in USB 2.0 S chemes  \n \n4.3.14  CDP Control Logic  \nCDP (charging downstream port) control logic implements the logic defined in USB Battery charging \nspecification revision 1. 2. The major function of it is  to control DSPORT Transceiver to make handshake \nwith a portable device which is compliant with USB Battery charging spec rev1. 2 as well. After recogniz ing \ncharging detection each other, portable  device will draw up to  1.5A from VBUS to fast charge its bat tery. \n \n4.3.15  USB  3.1 Gen 1 /USB  2.0 DSPORT Transceiver  \nDSPORT transceiver is the analog circuit that supports  high-speed, full-speed , and low -speed electrical \ncharacteristics . In addition, each DSPORT transceiver accurately controls its own squelch level to detect the \ndetachment and attachment of devices.  \n \n \n \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 31 \nGLI Confidentia l 4.4 Configuration and I/O Settings  \n4.4.1 RESET Setting   \nGL3523 ’s power on reset can either be triggered by external reset or internal power good reset circuit. The \nexternal reset pin, RESETJ, is connected to upstream port Vbus (5V) to sense the USB plug / unplug or 5V \nvoltage drop. The reset trigger voltage can be se t by adjusting the value of resistor R1 and R2 (Suggested \nvalue refers to schematics) GL3523 ’s internal reset is designed to monitor silicon’s internal core power ( 1.2V) \nand initiate reset when unstable power event occurs. The power on sequence will start after the power good \nvoltage has been met, and the reset will be released after approximately 40 μS after power good.  GL3523 ’s \nreset circuit as depicted in the picture . \n \nGlobal \nReset#\nInt. 3.3V power-good \ndetection circuit input\n(USB PHY reset)INTEXTExt. VBUS power-good \ndetection circuit input\n(Pin"RESET#")VBUS\n(External 5V)PCB Silicon\nR1\nR2\nPin\n“VBUS”\n \nFigure 4.5 - Power on Reset Diagram  \n \nTo fully control the reset process of GL3523 , we suggest the reset time applied in the external reset circuit \nshould longer than that of the internal reset circuit.  Timing of POR is illustrated  as below figure.  \nInternal reset \nExternal reset Power good voltage, 2.5V~2.8V (3.3V)\n                                  0.861V (1.2V)VCC(3.3V)\n       (1.2V)\n≒ 40 μs\n \n \nFigure 4.6 - Power on Sequence of GL3523  \n \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 32 \nGLI Confidentia l 4.4.2 PGANG  Setting  \nTo save pin count, GL3523  uses the same pin to decide individual/gang mode as well as to output the \nsuspend flag. The individual/gang mode is decided within 2 1us after power on reset. Then, about 50ms later, \nthis pin is changed to output mode. GL3523  outputs the suspend flag once it is globally suspended. For \nindividual mode, a pull low resister greater than 100K Ω should be placed. For gang mode, a greater than \n100K Ω pull high resister should be placed. In figure 4.7, we also depict the suspend LED indicator \nschematics. It should b e noticed that the polarity of LED must be followed, otherwise the suspend current \nwill be over spec limitation (2.5mA).  \n \nRESET#\nGANG_CTL\n 50 ms\n \nInput mode, strapping\nto decide individual or\ngang modeOutput mode, indicating\nGL3523 is in normal\nmode or suspend mode\n \n \nFigure 4.7 - Timing of PGANG Strapping  \n \nDVDD(3.3V)\n100K \nohm\n100K \nohmDVDD(3.3V)\nSuspend \nLED\nIndicator\nSuspend \nLED\nIndicatorGAND Mode\nIndividual\nMode"0": Individual Mode\n"1": GANG  Mode\nSUSPNDO \nGANG_CTL\nInside GL3523\nOn PCB\n \nFigure 4.8 - GANG Mode Setting  \n \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 33 \nGLI Confidentia l 4.4.3 SELF/BUS Power Setting  \nBy setting PSELF, GL3523  can be configured as a bus -power or a self -power hub.  \n1: Self \nPower\n0: Bus \nPowerPSELF\nInside GL3523\nOn \nPCB\n \nFigure 4.9 - SELF/BUS Power Setting  \n \n4.4.4 LED Connections  \nGL3523  controls the LED lighting according to the flow defined in Section  11.5.3 of Universal Serial Bus \nSpecification Revision 2.0. Both manual mode and Automatic mode are supported in GL3523 . When GL3523  \nis globally suspended, GL3523  will turn off the LED to save power.  \nAMBER/GREEN\nInside GL3523\nOn PCBDGNDLED\n \n \nFigure 4.10 - LED Connection  \n  \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 34 \nGLI Confidentia l 4.4.5 Power Switch Enable Polarity  \nBoth low/high -enabled power switches are supported. It is determined by jumper setting . \nThe power switch polarity will be configured by  the state of pin AMBER2, as the following table:  \n \nTable 4.1 - Configuration by Power Switch Type  \nAMBER2  Power Switch Enable Polarity  \n0 Low-active  \n1 High -active  \nNote: When AMBER2=1, the external resistor of PWREN1~4 need pull down  \n \n \n4.4.6 Port Configuration  \nEach specific downstream port can be disabled individually  by firmware, SMBus or vendor command , which \nextends the flexibility for PCB design and fits more applications.  \nIn GL3523 -S series of Hub, multiple upstream ports are also allowed for special applications. For further \nusage information, please contact Genesys FAE or sales team.  \n \n \n4.4.7 Non-removable Port Setting   \nFor compound application s or embedded system s, downstream ports that always connect inside the system \ncan be set as non -removable by firmware configuration , EEPROM, and pin strapping . Please refer to \nGenesys USB3.1 Hub FW ISP Tool  User Guide  for the detail ed setting information .  \n \n \n4.4.8 SMBUS Mode (SMBUS Slave Address=0x2 5) \nGL3523  enters SMBUS mode since Power -On occurs, and RESET# pin is asserted as well. After that, \nGL3523  will define OVCUR 3J as SMC and OVCUR 4J as SMD. GL3523  will exit the SMBUS mode since \nthe RESET# pin is de -asserted. The more complicated settings such as PID, VID, power saving, port number, \nport non/removable, and downstream port electrical tuning can be configured by SMBUS .  \n \n \nFigure 4.11 - SMBus Timing Diagram  \n\n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 35 \nGLI Confidentia l CHAPTER 5  FAST CHARGING SUPPORT  \n5.1 Introduction  to Battery Charging Specification Rev.1.2  \nThe USB ports on personal computers are convenient places for portable devices to draw current for charging \ntheir batteries. This convenience has led to the creation of dedicated chargers that simply expose a USB \nstandard -A receptacle. This allows portable devices to use the same USB cable to charge from either a PC or \nfrom a dedicated charger.  \n \nIf a portable device is attached to a USB host or hub, then the USB 2.0 specification requires that after \nconnecting, a portable device must draw less than:  \n\uf0b7 2.5 mA average if the bus is suspended  \n\uf0b7 100 mA maximum if bus is not s uspended and not configured  \n\uf0b7 500 mA maximum if bus is not suspended and configured for 500 mA  \n \nIf a portable device is attached to a charging host  or hub , it is allowed to draw a current up to  1.5A , regardless \nof suspend.  In order for a portable device to determine how much current it is allowed to draw from an \nupstream USB port, the USB -IF Battery Charging specification defines the mechanism s that allow the portable \ndevice to distinguish between a USB standard host, hub or a USB charging host. Since portabl e device s can be \nattached to USB charging ports from various manufactures, it is important that all USB charging ports behave \nthe same way. This specification also defines the requirements for a USB chargers and charging downstream  \nports.  \n \n5.2 Standard Downst ream Port (SDP)  \nGL3523  complies with Battery Charging Specification  rev1.2 , which  defines three charging ports: SDP, CDP \nand DCP. The SDP is a standard USB port which can transfer data and provide maximum 500mA current.  \n \n5.3 Charging Downstream Port (CDP)  \nGL3523  supports battery charging detection, t urning  its downstream port from a standard downstream port \n(SDP) into charging downstream port (CDP). GL3523  will make physical layer handshaking when a portable \ndevice that compli es with BC rev1. 2 attaches to its downstream  port. After physical layer handshaking, a \nportable device  is allowed to draw more current up to 1.5A.  \n \nOnce the charging downstream port of GL3523  is enabled, it will monitor the V DP_SRC  on D+ line anytime. \nWhen a portable device , which is compliant  with BC rev1. 2, is attached to the downstream  port, it will drive \nVDP_SRC  on D+ line to initiate the handshak e with charging downstream port. GL3523  will response on its D - \nline by V DM_SRC  and keep in a certain period of time and  voltage level. The portable device will accept this \nhandshak ing on its D - line in correct timing period and voltage level , and then turns off its V DP_SRC  on D+ line. \nGL3523  will recognize  that charging negotiation  is finished by counting time between the portable device  \nturning on and off its V DP_SRC . After that, the portable device can start to draw more current from  VBUS to \ncharge its battery more rapidly. It can draw current up to 1.5A.  \n \nIf there is no response from  D- line, the portable device will recognize  that it is attached to a standard \ndownstream port, not a charging port.  \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 36 \nGLI Confidentia l 5.4 Dedicated Charging Port (DCP)  \nGL3523  also support s dedicated charging port, which is a downstream port on a device that outputs power \nthrough a USB conn ector, but it is not capable of enumerating a downstream device. With the adequate system \ncircuit design, GL3523  will t urn its downstream port from a standard downstream port (SDP) into dedicated \ncharging port (DCP), i.e short the D+ line to the D - line, t o let the portable device  draw s current up to 1.5A. \nPlease  refer  to the USB3.1 Hub Design Guide  document  for the  detail ed information .  \n \n5.5 Apple and Samsung Devices  \nGL3523 Hub not only supports BC1.2, but  also support s fast-charging  for Apple  1A/2.4A  and Samsung \nGalaxy devices .  \n \n5.6 Charging Downstream Port  Configuration   \nFast-charging capability can be disabled/enabled by each specific downstream port . Please refer to the \nGenesys USB3.1 Hub FW ISP Tool  User Guide  document  for the detail ed setting information . \n \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 37 \nGLI Confidentia l CHAPTER 6  ELECTRICAL CHARACTERISTICS  \n6.1 Maximum Ratings  \nTable 6.1 - Maximum Ratings  \nSymbol  Parameter  Min.  Max.  Unit  \nV5 5V Power Supply  -0.5 +6.0 V \nVDD 3.3V Power Supply  -0.3 +3.6 V \nVDDcore  1.2VPower Supply  -0.2 +1.32  V \nVIN 3.3V Input V oltage  for digital I/O(EE_DO) pins * -0.3 +5 V \nTS Storage  Temperature under bias  -20 +80 oC \nFOSC Frequency  25 MHz \uf0b1 0.03% \n*Please refer to the reference design schematic.  \n \n6.2 Operating Ranges  \nTable 6.2 - Operating  Ranges  \nSymbol  Parameter  Min.  Typ.  Max.  Unit  \nV5 5V Power Supply  4.75 5.0 5.25 V \nVDD 3.3V Power Supply  3.0 3.3 3.6 V \nVDDcore  1.2V Power Supply  1.15 1.2 1.32 V \nVIND Input V oltage for digital I/O pins  -0.3 3.3 4.0 V \nTA Ambient Temperature  0 - 70 oC \nTJ Absolute maximum junction temperature  0 - 125 oC \n \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 38 \nGLI Confidentia l 6.3 DC Characteristics  \n6.3.1 DC Characteristics except USB Signals  \nTable 6.3 - DC Characteristics except USB Signals  \nSymbol  Parameter  Min.  Typ.  Max.  Unit  \nVDD Power Supply V oltage  3 3.3 3.6 V \nVIL LOW level input voltage  -0.3 - 0.8 V \nVIH HIGH level input voltage  2.0 - 5.5 V \nVTLH Schmitt trigger PAD* -LOW to HIGH threshold voltage  1.48 1.56 1.65 V \nVTHL Schmitt trigger PAD* - HIGH to LOW threshold voltage  1.07 1.15 1.22 V \nVOL LOW level output voltage when I OL=8mA  - - 0.4 V \nVOH HIGH level output voltage when I OH=8mA  2.4 - - V \nIOLK Leakage current for pads with internal pull  up or pull \ndown resistor  - - 30 \uf06dA \nRDN Pad internal pull down resister  232 378 647 KΩ \nRUP Pad internal pull up resister  276 435 718 KΩ \n* Schmitt trigger pads are  VBUS, RESET  \n \n6.3.2 USB 2.0 Interface DC Characteristics  \nGL3523  conforms to DC characteristics for Universal Serial Bus specification rev. 2.0. Please refer to the \nspecification for more information.  \n \n6.3.3 USB  3.1 Gen 1  Interface DC Characteristics  \nGL3523  conforms to DC characteristics for Universal Serial Bus 3.1 specification. Please refer to the \nspecification for more information.  \n  \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 39 \nGLI Confidentia l 6.4 Power Consumption  \nGL3523 integrates 5V -to-3.3V and 5V -to-1.2V regulators . If supplying  5V power, internal regulators convert \n5V to 3.3V and 1.2 V , and power consumed in 5V domain  in the following table already includes 1.2V and \n3.V power consumption and c onversion loss . In other words , if using 5V  as input power, 1.2V and 3.3V \npower can be ignored; if using external 1.2V and 3.3V power as input sources, the total power consumption  \nwill be the sum of 1.2V and 3.3V.  \n \nNumber of  \nActive USB  3.1 \nPorts Using 5V  power  input  Using 1.2V and 3.3V power input  \nUnit  5V 1.2V  3.3V \nConfig . Read / \nWrite  Config . Read / \nWrite  Config . Read / \nWrite  \nChip Disabled  \n(Standby)  880 0 40 µW \nReset  6 1.9 2 mW \nSuspend  12.5 5 3.3 mW \n0 140 - 16 - 79 - mW \n1 442 444 285 286 80 80 mW \n2 563 564 389 391 80 80 mW \n3 688 691 494 496 80 80 mW \n4 821 825 599 600 80 80 mW \n \n \nNumber of \nActive USB  2.0 \nPorts Using 5V  power  input  Using 1.2V and 3.3V power input  \nUnit  5V 1.2V  3.3V \nConfig . Read / \nWrite  Config . Read / \nWrite  Config . Read / \nWrite  \nChip Disabled  \n(Standby ) 880 0 40 µW \nReset  6 1.9 2 mW \nSuspend  12.5 5 3.3 mW \n0 140 - 16 - 79 - mW \n1 171 212 16 16 98 125 mW \n2 201 273 16 16 117 164 mW \n3 231 310 16 16 138 188 mW \n4 261 342 16 16 158 210 mW \nNote :  \nTest result represents silicon level operating current without considering additional power \nconsumption contributed by external over -current protection circuit. The power consumption could \nbe different depending on configurations.\n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 40 \nGLI Confidentia l 6.5 On-Chip Power Regulator  \nGL3523  requires 3.3V  and 1.2V  source power for normal operation of internal core logic and USB physical \nlayer (PHY). There are two kinds of regulators integrated in GL3523 ; one is low-drop power regulator \nconverts 5V power input from USB cable (Vbus) to 3.3V voltage for silicon power source ; another one is \nDC-DC switching regulator converts 5V to 1.2 V. T he 3.3V  and 1.2V  power output are guaranteed by internal \nvoltage reference circuit s to prevent unstable 5V power compromise USB data integrity. The regulators ’ \nmaximum current s loading are 250mA (5 -3.3V) and 0.8A (5-1.2V) , which provide enough tolerance for \nnormal GL3523  operation (below 100mA).  \n \n6.5.1 5V to 3.3V Regulator  \n5V to 3.3V On-chip Power Regulator features  are described as follows.  \n\uf06c 5V to 3.3V low-drop power  regulator  \n\uf06c 250mA maximum  output driving capability  \n\uf06c Provide stable 3.3V output when Vin = 4.5V~5.5V  \n\uf06c 125uA maximum quiescent current  (typical 80uA) . \n \n \n \n*Note:  Measured envi ronment: Ambient temperature = 25 ℃, \nCurrent Loading = 250mA  \nFigure 6.1 - Vin(V5) vs Vout(V33)*  \n \n  3.2453.253.2553.263.2653.273.2753.283.285\n4.5 4.7 4.9 5.1 5.3 5.5Vout (V)\nVin (V)Vin (V5) vs Vout (V33)*\n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 41 \nGLI Confidentia l 6.5.2 5V to 1.2V Regulator  \n5V to 1.2V DC -DC Switching Regulator  features  are described as follows.  \n\uf06c 5V to 1.2V DC -DC switching regulator  \n\uf06c Output voltage range is 1.1V~1.32  \n\uf06c 0.8A maximum output driving capability  \n \n \nFigure 6.2 - Vin (V5) vs . Vout  (V1.2) \n \n \n6.6 External Clock  \nXOUT:  25MHz crystal oscillator output. It should be left open if an external clock source is used.  \nXIN:  25MHz crystal oscillator input. If an external 3.3V clock source is used, its frequency has to be \n25MHz +/ -300ppm with a peak -to-peak jitter less than 50ps. . 0.0%10.0%20.0%30.0%40.0%50.0%60.0%70.0%80.0%90.0%\n0 200 400 600 800efficiency(%)\nIout (mA)5V to 1.2V DC -DC Transfer Efficiency\n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 42 \nGLI Confidentia l CHAPTER 7  PACKAGE  DIMENSION  \n \nGL3523\nAAAAAAAAAA\nYWWXXXXXXXX\nDate Code Lot Code\nInternal \nCode Version\n \nFigure 7.1 - QFN 76 Package  \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 43 \nGLI Confidentia l \nGL3523\nAAAAAAAAAA\nYWWXXXXXXXX\nDate Code Lot Code\nInternal \nCode Version \nFigure 7.2 - QFN64 Package  \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 44 \nGLI Confidentia l \nGL3523\nAAAAAAAA AA\nYWW XXXXXXXX\nDate Code Lot Code\nInternal \nCode Version \n \nFigure 7.3 - QFN 48 Package  \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 45 \nGLI Confidentia l \nGL3523\nAAAAAAAAAA\nYWWXXXXXXXX\nDate Code Lot Code\nInternal \nCode Version \nFigure 7.4 - VFBGA 144 Package  \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 46 \nGLI Confidentia l \nGL3523\nAAAAAAAAAA\nYWWXXXXXXXX\nDate Code Lot Code\nInternal \nCode Version \n \n \nFigure 7.5 - QFN 88 Package  \n \n  \n \n                                                              GL3523 -30 Data sheet  \n \n \n \n© 2020 Genesys Logic , Inc. - All rights reserved.                  Page 47 \nGLI Confidentia l CHAPTER 8  ORDERING INFORMATION  \nTable 8.1 - Ordering Information  \nPart Number  Package  Material  Version  Status  \nGL352 3-OTY30 QFN 76 Green Package  30 Available  \nGL352 3-OSY30 QFN 64 Green Package  30 Available  \nGL352 3-ONY30 QFN 48 Green Package  30 Available  \nGL352 3-VBYS3  VFBGA144  Green Package  S3 Available  \nGL352 3-OV2S3  QFN88  \n(2C3A)  Green Package  S3 Available  \nGL352 3-OV1S3  QFN88  \n(1C4A)  Green Package  S3 Available  \nGL352 3-OTYS3 QFN76  Green Package  S3 Available  \nGL352 3-OSYS3 QFN64  Green Package  S3 Available  \n \n \n \n'}]
!==============================================================================!
### Component Summary: GL3523-OTY30

**Manufacturer:** Genesys Logic Inc.  
**Product Code:** GL3523-OTY30  
**Type:** USB 3.1 Gen 1 Hub Controller

#### Key Specifications:
- **Voltage Ratings:**
  - V5 (5V Power Supply): 4.75V to 5.25V
  - VDD (3.3V Power Supply): 3.0V to 3.6V
  - VDDcore (1.2V Power Supply): 1.15V to 1.32V

- **Current Ratings:**
  - Maximum output current for 5V to 3.3V regulator: 250mA
  - Maximum output current for 5V to 1.2V regulator: 800mA

- **Power Consumption:**
  - Standby: 880 µW
  - Active (4 USB 3.1 ports): 821 mW (using 5V input)

- **Operating Temperature Range:** 0°C to 70°C

- **Package Type:** QFN 76

- **Special Features:**
  - Supports USB 3.1 Gen 1, USB 2.0, and USB 1.1
  - Integrated fast-charging capabilities compliant with USB Battery Charging Specification Rev. 1.2
  - Built-in 5V to 3.3V and 5V to 1.2V regulators
  - Multiple Transaction Translator (TT) architecture for improved performance with multiple devices
  - Configurable settings via firmware in SPI flash

- **Moisture Sensitive Level (MSL):** Not specified in the provided data.

#### Description:
The GL3523-OTY30 is a low-power, configurable USB hub controller designed to manage multiple USB connections. It integrates both USB 3.1 Gen 1 and USB 2.0 physical layer transceivers, allowing for high-speed data transfer and backward compatibility with older USB standards. The controller features a built-in microprocessor for efficient operation and supports various power management states to optimize energy consumption.

#### Typical Applications:
- **USB Hubs:** Used in standalone USB hubs and docking stations to expand USB connectivity.
- **Consumer Electronics:** Integrated into devices such as tablets, ultrabooks, motherboards, and monitors with built-in hubs.
- **Charging Stations:** Supports fast charging for devices compliant with USB Battery Charging specifications, making it suitable for USB wall chargers and charging docks.
- **Embedded Systems:** Can be utilized in compound devices where multiple USB connections are required, such as card readers or custom applications.

This component is ideal for applications requiring efficient USB connectivity and power management, particularly in consumer electronics and portable device charging solutions.