============================================================
   Tang Dynasty, V4.2.169
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/TD169/bin/td.exe
   Built at =   18:01:38 Jul 11 2018
   Run by =     Administrator
   Run Date =   Wed Aug  1 15:14:59 2018

   Run on =     USER-20180530KQ
============================================================
CMD-004 : start command "import_device ef2_4.db -package EF2L45LG144B"
CMD-004 : start command "open_project E:/ELF2_SOC/trunk/Basic_Demo/TIMER_Demo/TD/project/demo/demo.al"
VLG-002 : analyze verilog file E:/ELF2_SOC/trunk/Basic_Demo/TIMER_Demo/TD/project/demo/../../src/top.v
VLG-002 : analyze verilog file E:/ELF2_SOC/trunk/Basic_Demo/TIMER_Demo/TD/project/demo/al_ip/pll.v
VLG-002 : analyze verilog file E:/ELF2_SOC/trunk/Basic_Demo/TIMER_Demo/TD/project/demo/al_ip/mcu.v
CMD-005 : finish command "import_device ef2_4.db -package EF2L45LG144B" in  1.230434s wall, 1.279208s user + 0.249602s system = 1.528810s CPU (124.2%)

CMD-006 : used memory is 108 MB, reserved memory is 82 MB, peak memory is 108 MB
CMD-004 : start command "import_db E:/ELF2_SOC/trunk/Basic_Demo/TIMER_Demo/TD/project/demo/demo_pr.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.2.169.
RUN-001 : Import timing constraints
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
RUN-001 : Import flow parameters
