// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="max_pool_1,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=40.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=21.998750,HLS_SYN_LAT=2092,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=4490,HLS_SYN_LUT=11089,HLS_VERSION=2019_1}" *)

module max_pool_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv_1_out_0_0_address0,
        conv_1_out_0_0_ce0,
        conv_1_out_0_0_q0,
        conv_1_out_0_0_address1,
        conv_1_out_0_0_ce1,
        conv_1_out_0_0_q1,
        conv_1_out_0_1_address0,
        conv_1_out_0_1_ce0,
        conv_1_out_0_1_q0,
        conv_1_out_0_1_address1,
        conv_1_out_0_1_ce1,
        conv_1_out_0_1_q1,
        conv_1_out_0_2_address0,
        conv_1_out_0_2_ce0,
        conv_1_out_0_2_q0,
        conv_1_out_0_2_address1,
        conv_1_out_0_2_ce1,
        conv_1_out_0_2_q1,
        conv_1_out_1_0_address0,
        conv_1_out_1_0_ce0,
        conv_1_out_1_0_q0,
        conv_1_out_1_0_address1,
        conv_1_out_1_0_ce1,
        conv_1_out_1_0_q1,
        conv_1_out_1_1_address0,
        conv_1_out_1_1_ce0,
        conv_1_out_1_1_q0,
        conv_1_out_1_1_address1,
        conv_1_out_1_1_ce1,
        conv_1_out_1_1_q1,
        conv_1_out_1_2_address0,
        conv_1_out_1_2_ce0,
        conv_1_out_1_2_q0,
        conv_1_out_1_2_address1,
        conv_1_out_1_2_ce1,
        conv_1_out_1_2_q1,
        conv_1_out_2_0_address0,
        conv_1_out_2_0_ce0,
        conv_1_out_2_0_q0,
        conv_1_out_2_0_address1,
        conv_1_out_2_0_ce1,
        conv_1_out_2_0_q1,
        conv_1_out_2_1_address0,
        conv_1_out_2_1_ce0,
        conv_1_out_2_1_q0,
        conv_1_out_2_1_address1,
        conv_1_out_2_1_ce1,
        conv_1_out_2_1_q1,
        conv_1_out_2_2_address0,
        conv_1_out_2_2_ce0,
        conv_1_out_2_2_q0,
        conv_1_out_2_2_address1,
        conv_1_out_2_2_ce1,
        conv_1_out_2_2_q1,
        max_pool_1_out_0_address0,
        max_pool_1_out_0_ce0,
        max_pool_1_out_0_we0,
        max_pool_1_out_0_d0,
        max_pool_1_out_1_address0,
        max_pool_1_out_1_ce0,
        max_pool_1_out_1_we0,
        max_pool_1_out_1_d0,
        max_pool_1_out_2_address0,
        max_pool_1_out_2_ce0,
        max_pool_1_out_2_we0,
        max_pool_1_out_2_d0,
        max_pool_1_out_3_address0,
        max_pool_1_out_3_ce0,
        max_pool_1_out_3_we0,
        max_pool_1_out_3_d0,
        max_pool_1_out_4_address0,
        max_pool_1_out_4_ce0,
        max_pool_1_out_4_we0,
        max_pool_1_out_4_d0,
        max_pool_1_out_5_address0,
        max_pool_1_out_5_ce0,
        max_pool_1_out_5_we0,
        max_pool_1_out_5_d0,
        max_pool_1_out_6_address0,
        max_pool_1_out_6_ce0,
        max_pool_1_out_6_we0,
        max_pool_1_out_6_d0,
        max_pool_1_out_7_address0,
        max_pool_1_out_7_ce0,
        max_pool_1_out_7_we0,
        max_pool_1_out_7_d0,
        max_pool_1_out_8_address0,
        max_pool_1_out_8_ce0,
        max_pool_1_out_8_we0,
        max_pool_1_out_8_d0,
        max_pool_1_out_9_address0,
        max_pool_1_out_9_ce0,
        max_pool_1_out_9_we0,
        max_pool_1_out_9_d0,
        max_pool_1_out_10_address0,
        max_pool_1_out_10_ce0,
        max_pool_1_out_10_we0,
        max_pool_1_out_10_d0,
        max_pool_1_out_11_address0,
        max_pool_1_out_11_ce0,
        max_pool_1_out_11_we0,
        max_pool_1_out_11_d0,
        max_pool_1_out_12_address0,
        max_pool_1_out_12_ce0,
        max_pool_1_out_12_we0,
        max_pool_1_out_12_d0
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_pp0_stage0 = 7'd2;
parameter    ap_ST_fsm_pp0_stage1 = 7'd4;
parameter    ap_ST_fsm_pp0_stage2 = 7'd8;
parameter    ap_ST_fsm_pp0_stage3 = 7'd16;
parameter    ap_ST_fsm_pp0_stage4 = 7'd32;
parameter    ap_ST_fsm_state18 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] conv_1_out_0_0_address0;
output   conv_1_out_0_0_ce0;
input  [31:0] conv_1_out_0_0_q0;
output  [11:0] conv_1_out_0_0_address1;
output   conv_1_out_0_0_ce1;
input  [31:0] conv_1_out_0_0_q1;
output  [11:0] conv_1_out_0_1_address0;
output   conv_1_out_0_1_ce0;
input  [31:0] conv_1_out_0_1_q0;
output  [11:0] conv_1_out_0_1_address1;
output   conv_1_out_0_1_ce1;
input  [31:0] conv_1_out_0_1_q1;
output  [11:0] conv_1_out_0_2_address0;
output   conv_1_out_0_2_ce0;
input  [31:0] conv_1_out_0_2_q0;
output  [11:0] conv_1_out_0_2_address1;
output   conv_1_out_0_2_ce1;
input  [31:0] conv_1_out_0_2_q1;
output  [11:0] conv_1_out_1_0_address0;
output   conv_1_out_1_0_ce0;
input  [31:0] conv_1_out_1_0_q0;
output  [11:0] conv_1_out_1_0_address1;
output   conv_1_out_1_0_ce1;
input  [31:0] conv_1_out_1_0_q1;
output  [11:0] conv_1_out_1_1_address0;
output   conv_1_out_1_1_ce0;
input  [31:0] conv_1_out_1_1_q0;
output  [11:0] conv_1_out_1_1_address1;
output   conv_1_out_1_1_ce1;
input  [31:0] conv_1_out_1_1_q1;
output  [11:0] conv_1_out_1_2_address0;
output   conv_1_out_1_2_ce0;
input  [31:0] conv_1_out_1_2_q0;
output  [11:0] conv_1_out_1_2_address1;
output   conv_1_out_1_2_ce1;
input  [31:0] conv_1_out_1_2_q1;
output  [11:0] conv_1_out_2_0_address0;
output   conv_1_out_2_0_ce0;
input  [31:0] conv_1_out_2_0_q0;
output  [11:0] conv_1_out_2_0_address1;
output   conv_1_out_2_0_ce1;
input  [31:0] conv_1_out_2_0_q1;
output  [11:0] conv_1_out_2_1_address0;
output   conv_1_out_2_1_ce0;
input  [31:0] conv_1_out_2_1_q0;
output  [11:0] conv_1_out_2_1_address1;
output   conv_1_out_2_1_ce1;
input  [31:0] conv_1_out_2_1_q1;
output  [10:0] conv_1_out_2_2_address0;
output   conv_1_out_2_2_ce0;
input  [31:0] conv_1_out_2_2_q0;
output  [10:0] conv_1_out_2_2_address1;
output   conv_1_out_2_2_ce1;
input  [31:0] conv_1_out_2_2_q1;
output  [8:0] max_pool_1_out_0_address0;
output   max_pool_1_out_0_ce0;
output   max_pool_1_out_0_we0;
output  [31:0] max_pool_1_out_0_d0;
output  [8:0] max_pool_1_out_1_address0;
output   max_pool_1_out_1_ce0;
output   max_pool_1_out_1_we0;
output  [31:0] max_pool_1_out_1_d0;
output  [8:0] max_pool_1_out_2_address0;
output   max_pool_1_out_2_ce0;
output   max_pool_1_out_2_we0;
output  [31:0] max_pool_1_out_2_d0;
output  [8:0] max_pool_1_out_3_address0;
output   max_pool_1_out_3_ce0;
output   max_pool_1_out_3_we0;
output  [31:0] max_pool_1_out_3_d0;
output  [8:0] max_pool_1_out_4_address0;
output   max_pool_1_out_4_ce0;
output   max_pool_1_out_4_we0;
output  [31:0] max_pool_1_out_4_d0;
output  [8:0] max_pool_1_out_5_address0;
output   max_pool_1_out_5_ce0;
output   max_pool_1_out_5_we0;
output  [31:0] max_pool_1_out_5_d0;
output  [8:0] max_pool_1_out_6_address0;
output   max_pool_1_out_6_ce0;
output   max_pool_1_out_6_we0;
output  [31:0] max_pool_1_out_6_d0;
output  [8:0] max_pool_1_out_7_address0;
output   max_pool_1_out_7_ce0;
output   max_pool_1_out_7_we0;
output  [31:0] max_pool_1_out_7_d0;
output  [8:0] max_pool_1_out_8_address0;
output   max_pool_1_out_8_ce0;
output   max_pool_1_out_8_we0;
output  [31:0] max_pool_1_out_8_d0;
output  [8:0] max_pool_1_out_9_address0;
output   max_pool_1_out_9_ce0;
output   max_pool_1_out_9_we0;
output  [31:0] max_pool_1_out_9_d0;
output  [8:0] max_pool_1_out_10_address0;
output   max_pool_1_out_10_ce0;
output   max_pool_1_out_10_we0;
output  [31:0] max_pool_1_out_10_d0;
output  [8:0] max_pool_1_out_11_address0;
output   max_pool_1_out_11_ce0;
output   max_pool_1_out_11_we0;
output  [31:0] max_pool_1_out_11_d0;
output  [8:0] max_pool_1_out_12_address0;
output   max_pool_1_out_12_ce0;
output   max_pool_1_out_12_we0;
output  [31:0] max_pool_1_out_12_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[11:0] conv_1_out_0_0_address0;
reg conv_1_out_0_0_ce0;
reg[11:0] conv_1_out_0_0_address1;
reg conv_1_out_0_0_ce1;
reg[11:0] conv_1_out_0_1_address0;
reg conv_1_out_0_1_ce0;
reg[11:0] conv_1_out_0_1_address1;
reg conv_1_out_0_1_ce1;
reg[11:0] conv_1_out_0_2_address0;
reg conv_1_out_0_2_ce0;
reg[11:0] conv_1_out_0_2_address1;
reg conv_1_out_0_2_ce1;
reg[11:0] conv_1_out_1_0_address0;
reg conv_1_out_1_0_ce0;
reg[11:0] conv_1_out_1_0_address1;
reg conv_1_out_1_0_ce1;
reg[11:0] conv_1_out_1_1_address0;
reg conv_1_out_1_1_ce0;
reg[11:0] conv_1_out_1_1_address1;
reg conv_1_out_1_1_ce1;
reg[11:0] conv_1_out_1_2_address0;
reg conv_1_out_1_2_ce0;
reg[11:0] conv_1_out_1_2_address1;
reg conv_1_out_1_2_ce1;
reg[11:0] conv_1_out_2_0_address0;
reg conv_1_out_2_0_ce0;
reg[11:0] conv_1_out_2_0_address1;
reg conv_1_out_2_0_ce1;
reg[11:0] conv_1_out_2_1_address0;
reg conv_1_out_2_1_ce0;
reg[11:0] conv_1_out_2_1_address1;
reg conv_1_out_2_1_ce1;
reg[10:0] conv_1_out_2_2_address0;
reg conv_1_out_2_2_ce0;
reg[10:0] conv_1_out_2_2_address1;
reg conv_1_out_2_2_ce1;
reg max_pool_1_out_0_ce0;
reg max_pool_1_out_0_we0;
reg max_pool_1_out_1_ce0;
reg max_pool_1_out_1_we0;
reg max_pool_1_out_2_ce0;
reg max_pool_1_out_2_we0;
reg max_pool_1_out_3_ce0;
reg max_pool_1_out_3_we0;
reg max_pool_1_out_4_ce0;
reg max_pool_1_out_4_we0;
reg max_pool_1_out_5_ce0;
reg max_pool_1_out_5_we0;
reg max_pool_1_out_6_ce0;
reg max_pool_1_out_6_we0;
reg max_pool_1_out_7_ce0;
reg max_pool_1_out_7_we0;
reg max_pool_1_out_8_ce0;
reg max_pool_1_out_8_we0;
reg max_pool_1_out_9_ce0;
reg max_pool_1_out_9_we0;
reg max_pool_1_out_10_ce0;
reg max_pool_1_out_10_we0;
reg max_pool_1_out_11_ce0;
reg max_pool_1_out_11_we0;
reg max_pool_1_out_12_ce0;
reg max_pool_1_out_12_we0;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [8:0] indvar_flatten_reg_1622;
reg   [5:0] f_0_reg_1633;
reg   [3:0] r_0_reg_1644;
reg   [31:0] phi_ln28_2_reg_1739;
reg   [31:0] phi_ln28_3_reg_1751;
reg   [31:0] phi_ln28_6_reg_1763;
reg   [31:0] phi_ln28_7_reg_1775;
reg   [31:0] phi_ln28_10_reg_1787;
reg   [31:0] phi_ln28_11_reg_1799;
reg   [31:0] phi_ln28_15_reg_1962;
reg   [31:0] phi_ln28_18_reg_1974;
reg   [31:0] phi_ln28_19_reg_1986;
reg   [31:0] phi_ln28_23_reg_2023;
reg   [31:0] phi_ln28_27_reg_2088;
reg   [31:0] phi_ln28_31_reg_2125;
reg   [31:0] phi_ln28_35_reg_2162;
reg   [31:0] phi_ln28_39_reg_2216;
reg   [31:0] phi_ln28_43_reg_2253;
reg   [31:0] phi_ln28_47_reg_2276;
reg   [31:0] phi_ln28_51_reg_2316;
wire   [0:0] icmp_ln10_fu_2431_p2;
reg   [0:0] icmp_ln10_reg_7459;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state7_pp0_stage0_iter1;
wire    ap_block_state12_pp0_stage0_iter2;
wire    ap_block_state17_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln10_reg_7459_pp0_iter1_reg;
reg   [0:0] icmp_ln10_reg_7459_pp0_iter2_reg;
wire   [8:0] add_ln10_fu_2437_p2;
reg   [8:0] add_ln10_reg_7463;
reg    ap_enable_reg_pp0_iter0;
wire   [3:0] select_ln28_52_fu_2455_p3;
reg   [3:0] select_ln28_52_reg_7468;
reg   [3:0] select_ln28_52_reg_7468_pp0_iter1_reg;
reg   [3:0] select_ln28_52_reg_7468_pp0_iter2_reg;
wire   [5:0] select_ln28_53_fu_2463_p3;
reg   [5:0] select_ln28_53_reg_7474;
reg   [5:0] select_ln28_53_reg_7474_pp0_iter1_reg;
reg   [5:0] select_ln28_53_reg_7474_pp0_iter2_reg;
wire   [4:0] shl_ln_fu_2471_p3;
reg   [4:0] shl_ln_reg_7483;
reg   [4:0] shl_ln_reg_7483_pp0_iter1_reg;
wire   [3:0] r_fu_2485_p2;
reg   [3:0] r_reg_7490;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_state11_pp0_stage4_iter1;
wire    ap_block_state16_pp0_stage4_iter2;
wire    ap_block_pp0_stage4_11001;
reg   [4:0] tmp_144_reg_7495;
reg   [4:0] tmp_151_reg_7502;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state8_pp0_stage1_iter1;
wire    ap_block_state13_pp0_stage1_iter2;
wire    ap_block_pp0_stage1_11001;
wire   [12:0] zext_ln14_fu_2534_p1;
reg   [12:0] zext_ln14_reg_7509;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_state10_pp0_stage3_iter1;
wire    ap_block_state15_pp0_stage3_iter2;
wire    ap_block_pp0_stage3_11001;
wire   [2:0] trunc_ln28_fu_2537_p1;
reg   [2:0] trunc_ln28_reg_7532;
wire   [12:0] tmp_145_fu_2541_p3;
reg   [12:0] tmp_145_reg_7536;
wire   [12:0] add_ln28_fu_2559_p2;
reg   [12:0] add_ln28_reg_7544;
reg   [11:0] conv_1_out_0_0_add_10_reg_7558;
reg   [11:0] conv_1_out_0_0_add_12_reg_7568;
reg   [11:0] conv_1_out_0_1_add_9_reg_7573;
reg   [11:0] conv_1_out_0_1_add_11_reg_7583;
wire   [12:0] tmp_147_fu_2647_p4;
reg   [12:0] tmp_147_reg_7593;
reg   [11:0] conv_1_out_1_0_add_10_reg_7614;
reg   [11:0] conv_1_out_1_0_add_12_reg_7624;
reg   [11:0] conv_1_out_1_1_add_9_reg_7629;
reg   [11:0] conv_1_out_1_1_add_11_reg_7639;
reg   [11:0] conv_1_out_2_0_add_10_reg_7664;
reg   [11:0] conv_1_out_2_0_add_12_reg_7674;
reg   [11:0] conv_1_out_2_1_add_9_reg_7679;
reg   [11:0] conv_1_out_2_1_add_11_reg_7689;
wire   [12:0] tmp_152_fu_2679_p3;
reg   [12:0] tmp_152_reg_7709;
wire   [12:0] add_ln28_22_fu_2697_p2;
reg   [12:0] add_ln28_22_reg_7716;
wire   [12:0] tmp_154_fu_2741_p4;
reg   [12:0] tmp_154_reg_7747;
reg   [11:0] conv_1_out_0_0_add_14_reg_7829;
reg   [11:0] conv_1_out_0_0_add_16_reg_7839;
reg   [11:0] conv_1_out_0_1_add_13_reg_7844;
reg   [11:0] conv_1_out_0_1_add_15_reg_7854;
reg   [11:0] conv_1_out_1_0_add_14_reg_7879;
reg   [11:0] conv_1_out_1_0_add_16_reg_7889;
reg   [11:0] conv_1_out_1_1_add_13_reg_7894;
reg   [11:0] conv_1_out_1_1_add_15_reg_7904;
reg   [11:0] conv_1_out_2_0_add_14_reg_7929;
reg   [11:0] conv_1_out_2_0_add_16_reg_7939;
reg   [11:0] conv_1_out_2_1_add_13_reg_7944;
reg   [11:0] conv_1_out_2_1_add_15_reg_7954;
wire   [31:0] select_ln28_fu_2929_p3;
reg   [31:0] select_ln28_reg_7974;
reg    ap_enable_reg_pp0_iter1;
wire   [31:0] select_ln28_4_fu_3052_p3;
reg   [31:0] select_ln28_4_reg_8101;
wire   [31:0] select_ln28_8_fu_3102_p3;
reg   [31:0] select_ln28_8_reg_8138;
wire   [31:0] select_ln28_12_fu_3152_p3;
reg   [31:0] select_ln28_12_reg_8175;
wire   [31:0] select_ln28_16_fu_3202_p3;
reg   [31:0] select_ln28_16_reg_8182;
wire   [31:0] select_ln28_20_fu_3252_p3;
reg   [31:0] select_ln28_20_reg_8189;
reg   [11:0] conv_1_out_0_1_add_17_reg_8201;
reg   [11:0] conv_1_out_1_1_add_17_reg_8221;
reg   [11:0] conv_1_out_2_1_add_17_reg_8241;
reg    ap_enable_reg_pp0_iter2;
wire   [31:0] select_ln28_24_fu_3429_p3;
reg   [31:0] select_ln28_24_reg_8436;
wire   [31:0] select_ln28_28_fu_3479_p3;
reg   [31:0] select_ln28_28_reg_8443;
wire   [31:0] select_ln28_32_fu_3529_p3;
reg   [31:0] select_ln28_32_reg_8450;
wire   [31:0] select_ln28_36_fu_3579_p3;
reg   [31:0] select_ln28_36_reg_8457;
wire   [31:0] select_ln28_40_fu_3629_p3;
reg   [31:0] select_ln28_40_reg_8464;
wire   [31:0] select_ln28_44_fu_3679_p3;
reg   [31:0] select_ln28_44_reg_8471;
wire   [12:0] add_ln28_39_fu_3857_p2;
reg   [12:0] add_ln28_39_reg_8518;
wire   [31:0] select_ln28_2_fu_3979_p3;
reg   [31:0] select_ln28_2_reg_8603;
wire   [31:0] select_ln28_6_fu_4162_p3;
reg   [31:0] select_ln28_6_reg_8610;
wire   [31:0] select_ln28_10_fu_4345_p3;
reg   [31:0] select_ln28_10_reg_8617;
wire   [31:0] select_ln28_14_fu_4528_p3;
reg   [31:0] select_ln28_14_reg_8624;
wire   [31:0] select_ln28_22_fu_4711_p3;
reg   [31:0] select_ln28_22_reg_8631;
wire   [31:0] select_ln28_48_fu_4761_p3;
reg   [31:0] select_ln28_48_reg_8728;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state9_pp0_stage2_iter1;
wire    ap_block_state14_pp0_stage2_iter2;
wire    ap_block_pp0_stage2_11001;
wire   [31:0] select_ln28_18_fu_4953_p3;
reg   [31:0] select_ln28_18_reg_8765;
wire   [31:0] select_ln28_26_fu_5136_p3;
reg   [31:0] select_ln28_26_reg_8772;
wire   [31:0] select_ln28_30_fu_5319_p3;
reg   [31:0] select_ln28_30_reg_8779;
wire   [31:0] select_ln28_34_fu_5502_p3;
reg   [31:0] select_ln28_34_reg_8786;
wire   [31:0] select_ln28_38_fu_5685_p3;
reg   [31:0] select_ln28_38_reg_8793;
wire   [31:0] select_ln28_45_fu_5776_p3;
reg   [31:0] select_ln28_45_reg_8845;
reg   [8:0] max_pool_1_out_6_ad_reg_8882;
reg   [8:0] max_pool_1_out_7_ad_reg_8887;
reg   [8:0] max_pool_1_out_8_ad_reg_8892;
reg   [8:0] max_pool_1_out_9_ad_reg_8897;
reg   [8:0] max_pool_1_out_10_a_reg_8902;
reg   [8:0] max_pool_1_out_11_a_reg_8907;
reg   [8:0] max_pool_1_out_12_a_reg_8912;
wire   [31:0] select_ln28_42_fu_6541_p3;
reg   [31:0] select_ln28_42_reg_8917;
wire   [31:0] select_ln28_46_fu_6632_p3;
reg   [31:0] select_ln28_46_reg_8924;
wire   [31:0] select_ln28_50_fu_6814_p3;
reg   [31:0] select_ln28_50_reg_8931;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_block_pp0_stage4_subdone;
reg    ap_enable_reg_pp0_iter3;
reg   [8:0] ap_phi_mux_indvar_flatten_phi_fu_1626_p4;
wire    ap_block_pp0_stage0;
reg   [5:0] ap_phi_mux_f_0_phi_fu_1637_p4;
reg   [3:0] ap_phi_mux_r_0_phi_fu_1648_p4;
reg   [31:0] ap_phi_mux_phi_ln28_phi_fu_1658_p6;
wire   [31:0] ap_phi_reg_pp0_iter1_phi_ln28_reg_1655;
wire    ap_block_pp0_stage4;
reg   [31:0] ap_phi_mux_phi_ln28_4_phi_fu_1672_p6;
wire   [31:0] ap_phi_reg_pp0_iter1_phi_ln28_4_reg_1669;
reg   [31:0] ap_phi_mux_phi_ln28_8_phi_fu_1686_p6;
wire   [31:0] ap_phi_reg_pp0_iter1_phi_ln28_8_reg_1683;
reg   [31:0] ap_phi_mux_phi_ln28_12_phi_fu_1700_p6;
wire   [31:0] ap_phi_reg_pp0_iter1_phi_ln28_12_reg_1697;
reg   [31:0] ap_phi_mux_phi_ln28_16_phi_fu_1714_p6;
wire   [31:0] ap_phi_reg_pp0_iter1_phi_ln28_16_reg_1711;
reg   [31:0] ap_phi_mux_phi_ln28_20_phi_fu_1728_p6;
wire   [31:0] ap_phi_reg_pp0_iter1_phi_ln28_20_reg_1725;
wire   [31:0] ap_phi_reg_pp0_iter0_phi_ln28_2_reg_1739;
reg   [31:0] ap_phi_reg_pp0_iter1_phi_ln28_2_reg_1739;
reg   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_2_reg_1739;
wire   [31:0] ap_phi_reg_pp0_iter0_phi_ln28_3_reg_1751;
reg   [31:0] ap_phi_reg_pp0_iter1_phi_ln28_3_reg_1751;
reg   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_3_reg_1751;
wire   [31:0] ap_phi_reg_pp0_iter0_phi_ln28_6_reg_1763;
reg   [31:0] ap_phi_reg_pp0_iter1_phi_ln28_6_reg_1763;
reg   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_6_reg_1763;
wire   [31:0] ap_phi_reg_pp0_iter0_phi_ln28_7_reg_1775;
reg   [31:0] ap_phi_reg_pp0_iter1_phi_ln28_7_reg_1775;
reg   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_7_reg_1775;
wire   [31:0] ap_phi_reg_pp0_iter0_phi_ln28_10_reg_1787;
reg   [31:0] ap_phi_reg_pp0_iter1_phi_ln28_10_reg_1787;
reg   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_10_reg_1787;
wire   [31:0] ap_phi_reg_pp0_iter0_phi_ln28_11_reg_1799;
reg   [31:0] ap_phi_reg_pp0_iter1_phi_ln28_11_reg_1799;
reg   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_11_reg_1799;
reg   [31:0] ap_phi_mux_phi_ln28_24_phi_fu_1814_p6;
wire   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_24_reg_1811;
reg   [31:0] ap_phi_mux_phi_ln28_28_phi_fu_1828_p6;
wire   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_28_reg_1825;
reg   [31:0] ap_phi_mux_phi_ln28_32_phi_fu_1842_p6;
wire   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_32_reg_1839;
reg   [31:0] ap_phi_mux_phi_ln28_36_phi_fu_1856_p6;
wire   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_36_reg_1853;
reg   [31:0] ap_phi_mux_phi_ln28_40_phi_fu_1870_p6;
wire   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_40_reg_1867;
reg   [31:0] ap_phi_mux_phi_ln28_44_phi_fu_1884_p6;
wire   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_44_reg_1881;
reg   [31:0] ap_phi_mux_phi_ln28_1_phi_fu_1898_p6;
wire   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_1_reg_1895;
wire    ap_block_pp0_stage1;
reg   [31:0] ap_phi_mux_phi_ln28_5_phi_fu_1912_p6;
wire   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_5_reg_1909;
reg   [31:0] ap_phi_mux_phi_ln28_9_phi_fu_1926_p6;
wire   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_9_reg_1923;
reg   [31:0] ap_phi_mux_phi_ln28_13_phi_fu_1940_p6;
wire   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_13_reg_1937;
wire   [31:0] ap_phi_reg_pp0_iter0_phi_ln28_14_reg_1951;
reg   [31:0] ap_phi_reg_pp0_iter1_phi_ln28_14_reg_1951;
reg   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_14_reg_1951;
wire   [31:0] ap_phi_reg_pp0_iter0_phi_ln28_15_reg_1962;
reg   [31:0] ap_phi_reg_pp0_iter1_phi_ln28_15_reg_1962;
reg   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_15_reg_1962;
wire   [31:0] ap_phi_reg_pp0_iter0_phi_ln28_18_reg_1974;
reg   [31:0] ap_phi_reg_pp0_iter1_phi_ln28_18_reg_1974;
reg   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_18_reg_1974;
wire   [31:0] ap_phi_reg_pp0_iter0_phi_ln28_19_reg_1986;
reg   [31:0] ap_phi_reg_pp0_iter1_phi_ln28_19_reg_1986;
reg   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_19_reg_1986;
reg   [31:0] ap_phi_mux_phi_ln28_21_phi_fu_2001_p6;
wire   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_21_reg_1998;
wire   [31:0] ap_phi_reg_pp0_iter0_phi_ln28_22_reg_2012;
reg   [31:0] ap_phi_reg_pp0_iter1_phi_ln28_22_reg_2012;
reg   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_22_reg_2012;
wire   [31:0] ap_phi_reg_pp0_iter0_phi_ln28_23_reg_2023;
reg   [31:0] ap_phi_reg_pp0_iter1_phi_ln28_23_reg_2023;
reg   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_23_reg_2023;
reg   [31:0] ap_phi_mux_phi_ln28_48_phi_fu_2038_p6;
wire   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_48_reg_2035;
reg   [31:0] ap_phi_mux_phi_ln28_17_phi_fu_2052_p6;
wire   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_17_reg_2049;
wire    ap_block_pp0_stage2;
reg   [31:0] ap_phi_mux_phi_ln28_25_phi_fu_2066_p6;
wire   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_25_reg_2063;
wire   [31:0] ap_phi_reg_pp0_iter0_phi_ln28_26_reg_2077;
reg   [31:0] ap_phi_reg_pp0_iter1_phi_ln28_26_reg_2077;
reg   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_26_reg_2077;
wire   [31:0] ap_phi_reg_pp0_iter0_phi_ln28_27_reg_2088;
reg   [31:0] ap_phi_reg_pp0_iter1_phi_ln28_27_reg_2088;
reg   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_27_reg_2088;
reg   [31:0] ap_phi_mux_phi_ln28_29_phi_fu_2103_p6;
wire   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_29_reg_2100;
wire   [31:0] ap_phi_reg_pp0_iter0_phi_ln28_30_reg_2114;
reg   [31:0] ap_phi_reg_pp0_iter1_phi_ln28_30_reg_2114;
reg   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_30_reg_2114;
wire   [31:0] ap_phi_reg_pp0_iter0_phi_ln28_31_reg_2125;
reg   [31:0] ap_phi_reg_pp0_iter1_phi_ln28_31_reg_2125;
reg   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_31_reg_2125;
reg   [31:0] ap_phi_mux_phi_ln28_33_phi_fu_2140_p6;
wire   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_33_reg_2137;
wire   [31:0] ap_phi_reg_pp0_iter0_phi_ln28_34_reg_2151;
reg   [31:0] ap_phi_reg_pp0_iter1_phi_ln28_34_reg_2151;
reg   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_34_reg_2151;
wire   [31:0] ap_phi_reg_pp0_iter0_phi_ln28_35_reg_2162;
reg   [31:0] ap_phi_reg_pp0_iter1_phi_ln28_35_reg_2162;
reg   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_35_reg_2162;
reg   [31:0] ap_phi_mux_phi_ln28_37_phi_fu_2177_p6;
wire   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_37_reg_2174;
reg   [31:0] ap_phi_mux_phi_ln28_38_phi_fu_2191_p6;
wire   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_38_reg_2188;
reg   [31:0] ap_phi_mux_phi_ln28_45_phi_fu_2205_p6;
wire   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_45_reg_2202;
wire   [31:0] ap_phi_reg_pp0_iter0_phi_ln28_39_reg_2216;
reg   [31:0] ap_phi_reg_pp0_iter1_phi_ln28_39_reg_2216;
reg   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_39_reg_2216;
reg   [31:0] ap_phi_mux_phi_ln28_41_phi_fu_2231_p6;
wire   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_41_reg_2228;
wire    ap_block_pp0_stage3;
wire   [31:0] ap_phi_reg_pp0_iter0_phi_ln28_42_reg_2242;
reg   [31:0] ap_phi_reg_pp0_iter1_phi_ln28_42_reg_2242;
reg   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_42_reg_2242;
wire   [31:0] ap_phi_reg_pp0_iter0_phi_ln28_43_reg_2253;
reg   [31:0] ap_phi_reg_pp0_iter1_phi_ln28_43_reg_2253;
reg   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_43_reg_2253;
wire   [31:0] ap_phi_reg_pp0_iter0_phi_ln28_46_reg_2265;
reg   [31:0] ap_phi_reg_pp0_iter1_phi_ln28_46_reg_2265;
reg   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_46_reg_2265;
wire   [31:0] ap_phi_reg_pp0_iter0_phi_ln28_47_reg_2276;
reg   [31:0] ap_phi_reg_pp0_iter1_phi_ln28_47_reg_2276;
reg   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_47_reg_2276;
reg   [31:0] ap_phi_mux_phi_ln28_49_phi_fu_2291_p6;
wire   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_49_reg_2288;
reg   [31:0] ap_phi_mux_phi_ln28_50_phi_fu_2305_p6;
wire   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_50_reg_2302;
wire   [31:0] ap_phi_reg_pp0_iter0_phi_ln28_51_reg_2316;
reg   [31:0] ap_phi_reg_pp0_iter1_phi_ln28_51_reg_2316;
reg   [31:0] ap_phi_reg_pp0_iter2_phi_ln28_51_reg_2316;
wire   [63:0] zext_ln28_2_fu_2571_p1;
wire  signed [63:0] sext_ln28_fu_2593_p1;
wire  signed [63:0] sext_ln28_1_fu_2615_p1;
wire  signed [63:0] sext_ln28_2_fu_2637_p1;
wire   [63:0] zext_ln28_3_fu_2655_p1;
wire   [63:0] tmp_148_fu_2668_p3;
wire   [63:0] zext_ln28_11_fu_2709_p1;
wire  signed [63:0] sext_ln28_8_fu_2731_p1;
wire   [63:0] zext_ln28_8_fu_2749_p1;
wire   [63:0] zext_ln28_12_fu_2768_p1;
wire  signed [63:0] sext_ln28_3_fu_2785_p1;
wire  signed [63:0] sext_ln28_4_fu_2805_p1;
wire  signed [63:0] sext_ln28_5_fu_2825_p1;
wire  signed [63:0] sext_ln28_6_fu_2845_p1;
wire   [63:0] tmp_149_fu_2860_p3;
wire   [63:0] tmp_150_fu_2876_p3;
wire  signed [63:0] sext_ln28_9_fu_2947_p1;
wire  signed [63:0] sext_ln28_10_fu_2967_p1;
wire   [63:0] tmp_155_fu_2982_p3;
wire   [63:0] zext_ln28_13_fu_3003_p1;
wire  signed [63:0] sext_ln28_7_fu_3270_p1;
wire   [63:0] zext_ln28_4_fu_3290_p1;
wire   [63:0] zext_ln28_5_fu_3307_p1;
wire  signed [63:0] sext_ln28_11_fu_3324_p1;
wire  signed [63:0] sext_ln28_12_fu_3344_p1;
wire   [63:0] tmp_156_fu_3359_p3;
wire   [63:0] zext_ln28_14_fu_3380_p1;
wire   [63:0] zext_ln28_6_fu_3697_p1;
wire   [63:0] zext_ln28_7_fu_3714_p1;
wire  signed [63:0] sext_ln28_13_fu_3822_p1;
wire  signed [63:0] sext_ln28_14_fu_3842_p1;
wire   [63:0] tmp_157_fu_3867_p3;
wire   [63:0] zext_ln28_15_fu_3888_p1;
wire  signed [63:0] sext_ln28_15_fu_4769_p1;
wire   [63:0] zext_ln35_1_fu_5803_p1;
reg   [31:0] grp_fu_2328_p0;
reg   [31:0] grp_fu_2328_p1;
reg   [31:0] grp_fu_2334_p0;
reg   [31:0] grp_fu_2334_p1;
wire   [31:0] select_ln28_1_fu_3804_p3;
wire   [31:0] select_ln28_17_fu_4861_p3;
reg   [31:0] grp_fu_2340_p0;
reg   [31:0] grp_fu_2340_p1;
reg   [31:0] grp_fu_2346_p0;
reg   [31:0] grp_fu_2346_p1;
wire   [31:0] select_ln28_5_fu_4070_p3;
wire   [31:0] select_ln28_25_fu_5044_p3;
reg   [31:0] grp_fu_2352_p0;
reg   [31:0] grp_fu_2352_p1;
reg   [31:0] grp_fu_2358_p0;
reg   [31:0] grp_fu_2358_p1;
wire   [31:0] select_ln28_9_fu_4253_p3;
wire   [31:0] select_ln28_29_fu_5227_p3;
reg   [31:0] grp_fu_2376_p0;
reg   [31:0] grp_fu_2376_p1;
reg   [31:0] grp_fu_2381_p0;
reg   [31:0] grp_fu_2381_p1;
wire   [31:0] select_ln28_13_fu_4436_p3;
wire   [31:0] select_ln28_33_fu_5410_p3;
wire   [31:0] select_ln28_41_fu_6449_p3;
reg   [31:0] grp_fu_2386_p0;
reg   [31:0] grp_fu_2386_p1;
reg   [31:0] grp_fu_2391_p0;
reg   [31:0] grp_fu_2391_p1;
wire   [31:0] select_ln28_21_fu_4619_p3;
wire   [31:0] select_ln28_37_fu_5593_p3;
reg   [31:0] grp_fu_2396_p0;
reg   [31:0] grp_fu_2396_p1;
wire   [31:0] select_ln28_49_fu_6722_p3;
wire   [0:0] icmp_ln13_fu_2449_p2;
wire   [5:0] f_fu_2443_p2;
wire   [4:0] grp_fu_2479_p0;
wire   [2:0] grp_fu_2479_p1;
wire   [4:0] mul_ln28_fu_2493_p1;
wire   [11:0] mul_ln28_fu_2493_p2;
wire   [4:0] or_ln25_fu_2509_p2;
wire   [4:0] mul_ln28_1_fu_2518_p1;
wire   [11:0] mul_ln28_1_fu_2518_p2;
wire   [2:0] grp_fu_2479_p2;
wire   [9:0] tmp_146_fu_2548_p3;
wire   [12:0] zext_ln28_1_fu_2555_p1;
wire   [12:0] add_ln28_1_fu_2565_p2;
wire   [12:0] add_ln28_2_fu_2581_p2;
wire   [12:0] add_ln28_3_fu_2587_p2;
wire   [12:0] add_ln28_4_fu_2603_p2;
wire   [12:0] add_ln28_5_fu_2609_p2;
wire   [12:0] add_ln28_6_fu_2625_p2;
wire   [12:0] add_ln28_7_fu_2631_p2;
wire   [12:0] or_ln28_92_fu_2662_p2;
wire   [9:0] tmp_153_fu_2686_p3;
wire   [12:0] zext_ln28_10_fu_2693_p1;
wire   [12:0] add_ln28_23_fu_2703_p2;
wire   [12:0] add_ln28_24_fu_2719_p2;
wire   [12:0] add_ln28_25_fu_2725_p2;
wire   [12:0] or_ln28_98_fu_2756_p2;
wire   [12:0] add_ln28_40_fu_2762_p2;
wire   [12:0] add_ln28_8_fu_2775_p2;
wire   [12:0] add_ln28_9_fu_2780_p2;
wire   [12:0] add_ln28_10_fu_2795_p2;
wire   [12:0] add_ln28_11_fu_2800_p2;
wire   [12:0] add_ln28_12_fu_2815_p2;
wire   [12:0] add_ln28_13_fu_2820_p2;
wire   [12:0] add_ln28_14_fu_2835_p2;
wire   [12:0] add_ln28_15_fu_2840_p2;
wire   [12:0] or_ln28_94_fu_2855_p2;
wire   [12:0] or_ln28_96_fu_2871_p2;
wire   [31:0] bitcast_ln28_fu_2887_p1;
wire   [7:0] tmp_2_fu_2891_p4;
wire   [22:0] trunc_ln28_1_fu_2901_p1;
wire   [0:0] icmp_ln28_1_fu_2911_p2;
wire   [0:0] icmp_ln28_fu_2905_p2;
wire   [0:0] or_ln28_fu_2917_p2;
wire   [0:0] grp_fu_2328_p2;
wire   [0:0] and_ln28_fu_2923_p2;
wire   [12:0] add_ln28_26_fu_2937_p2;
wire   [12:0] add_ln28_27_fu_2942_p2;
wire   [12:0] add_ln28_28_fu_2957_p2;
wire   [12:0] add_ln28_29_fu_2962_p2;
wire   [12:0] or_ln28_99_fu_2977_p2;
wire   [12:0] or_ln28_100_fu_2993_p2;
wire   [12:0] add_ln28_41_fu_2998_p2;
wire   [31:0] bitcast_ln28_7_fu_3010_p1;
wire   [7:0] tmp_12_fu_3014_p4;
wire   [22:0] trunc_ln28_8_fu_3024_p1;
wire   [0:0] icmp_ln28_15_fu_3034_p2;
wire   [0:0] icmp_ln28_14_fu_3028_p2;
wire   [0:0] or_ln28_7_fu_3040_p2;
wire   [0:0] grp_fu_2334_p2;
wire   [0:0] and_ln28_7_fu_3046_p2;
wire   [31:0] bitcast_ln28_14_fu_3060_p1;
wire   [7:0] tmp_23_fu_3064_p4;
wire   [22:0] trunc_ln28_15_fu_3074_p1;
wire   [0:0] icmp_ln28_29_fu_3084_p2;
wire   [0:0] icmp_ln28_28_fu_3078_p2;
wire   [0:0] or_ln28_14_fu_3090_p2;
wire   [0:0] grp_fu_2340_p2;
wire   [0:0] and_ln28_14_fu_3096_p2;
wire   [31:0] bitcast_ln28_21_fu_3110_p1;
wire   [7:0] tmp_34_fu_3114_p4;
wire   [22:0] trunc_ln28_22_fu_3124_p1;
wire   [0:0] icmp_ln28_43_fu_3134_p2;
wire   [0:0] icmp_ln28_42_fu_3128_p2;
wire   [0:0] or_ln28_21_fu_3140_p2;
wire   [0:0] grp_fu_2346_p2;
wire   [0:0] and_ln28_21_fu_3146_p2;
wire   [31:0] bitcast_ln28_28_fu_3160_p1;
wire   [7:0] tmp_45_fu_3164_p4;
wire   [22:0] trunc_ln28_29_fu_3174_p1;
wire   [0:0] icmp_ln28_57_fu_3184_p2;
wire   [0:0] icmp_ln28_56_fu_3178_p2;
wire   [0:0] or_ln28_28_fu_3190_p2;
wire   [0:0] grp_fu_2352_p2;
wire   [0:0] and_ln28_28_fu_3196_p2;
wire   [31:0] bitcast_ln28_35_fu_3210_p1;
wire   [7:0] tmp_56_fu_3214_p4;
wire   [22:0] trunc_ln28_36_fu_3224_p1;
wire   [0:0] icmp_ln28_71_fu_3234_p2;
wire   [0:0] icmp_ln28_70_fu_3228_p2;
wire   [0:0] or_ln28_35_fu_3240_p2;
wire   [0:0] grp_fu_2358_p2;
wire   [0:0] and_ln28_35_fu_3246_p2;
wire   [12:0] add_ln28_16_fu_3260_p2;
wire   [12:0] add_ln28_17_fu_3265_p2;
wire   [12:0] or_ln28_91_fu_3280_p2;
wire   [12:0] add_ln28_18_fu_3285_p2;
wire   [12:0] or_ln28_93_fu_3297_p2;
wire   [12:0] add_ln28_19_fu_3302_p2;
wire   [12:0] add_ln28_30_fu_3314_p2;
wire   [12:0] add_ln28_31_fu_3319_p2;
wire   [12:0] add_ln28_32_fu_3334_p2;
wire   [12:0] add_ln28_33_fu_3339_p2;
wire   [12:0] or_ln28_101_fu_3354_p2;
wire   [12:0] or_ln28_102_fu_3370_p2;
wire   [12:0] add_ln28_42_fu_3375_p2;
wire   [31:0] bitcast_ln28_42_fu_3387_p1;
wire   [7:0] tmp_67_fu_3391_p4;
wire   [22:0] trunc_ln28_43_fu_3401_p1;
wire   [0:0] icmp_ln28_85_fu_3411_p2;
wire   [0:0] icmp_ln28_84_fu_3405_p2;
wire   [0:0] or_ln28_42_fu_3417_p2;
wire   [0:0] and_ln28_42_fu_3423_p2;
wire   [31:0] bitcast_ln28_49_fu_3437_p1;
wire   [7:0] tmp_78_fu_3441_p4;
wire   [22:0] trunc_ln28_50_fu_3451_p1;
wire   [0:0] icmp_ln28_99_fu_3461_p2;
wire   [0:0] icmp_ln28_98_fu_3455_p2;
wire   [0:0] or_ln28_49_fu_3467_p2;
wire   [0:0] and_ln28_49_fu_3473_p2;
wire   [31:0] bitcast_ln28_56_fu_3487_p1;
wire   [7:0] tmp_89_fu_3491_p4;
wire   [22:0] trunc_ln28_57_fu_3501_p1;
wire   [0:0] icmp_ln28_113_fu_3511_p2;
wire   [0:0] icmp_ln28_112_fu_3505_p2;
wire   [0:0] or_ln28_56_fu_3517_p2;
wire   [0:0] and_ln28_56_fu_3523_p2;
wire   [31:0] bitcast_ln28_63_fu_3537_p1;
wire   [7:0] tmp_100_fu_3541_p4;
wire   [22:0] trunc_ln28_64_fu_3551_p1;
wire   [0:0] icmp_ln28_127_fu_3561_p2;
wire   [0:0] icmp_ln28_126_fu_3555_p2;
wire   [0:0] or_ln28_63_fu_3567_p2;
wire   [0:0] and_ln28_63_fu_3573_p2;
wire   [31:0] bitcast_ln28_70_fu_3587_p1;
wire   [7:0] tmp_111_fu_3591_p4;
wire   [22:0] trunc_ln28_71_fu_3601_p1;
wire   [0:0] icmp_ln28_141_fu_3611_p2;
wire   [0:0] icmp_ln28_140_fu_3605_p2;
wire   [0:0] or_ln28_70_fu_3617_p2;
wire   [0:0] and_ln28_70_fu_3623_p2;
wire   [31:0] bitcast_ln28_77_fu_3637_p1;
wire   [7:0] tmp_122_fu_3641_p4;
wire   [22:0] trunc_ln28_78_fu_3651_p1;
wire   [0:0] icmp_ln28_155_fu_3661_p2;
wire   [0:0] icmp_ln28_154_fu_3655_p2;
wire   [0:0] or_ln28_77_fu_3667_p2;
wire   [0:0] and_ln28_77_fu_3673_p2;
wire   [12:0] or_ln28_95_fu_3687_p2;
wire   [12:0] add_ln28_20_fu_3692_p2;
wire   [12:0] or_ln28_97_fu_3704_p2;
wire   [12:0] add_ln28_21_fu_3709_p2;
wire   [31:0] bitcast_ln28_1_fu_3721_p1;
wire   [31:0] bitcast_ln28_2_fu_3739_p1;
wire   [7:0] tmp_4_fu_3725_p4;
wire   [22:0] trunc_ln28_2_fu_3735_p1;
wire   [0:0] icmp_ln28_3_fu_3762_p2;
wire   [0:0] icmp_ln28_2_fu_3756_p2;
wire   [7:0] tmp_5_fu_3742_p4;
wire   [22:0] trunc_ln28_3_fu_3752_p1;
wire   [0:0] icmp_ln28_5_fu_3780_p2;
wire   [0:0] icmp_ln28_4_fu_3774_p2;
wire   [0:0] or_ln28_1_fu_3768_p2;
wire   [0:0] or_ln28_2_fu_3786_p2;
wire   [0:0] and_ln28_1_fu_3792_p2;
wire   [0:0] and_ln28_2_fu_3798_p2;
wire   [12:0] add_ln28_34_fu_3812_p2;
wire   [12:0] add_ln28_35_fu_3817_p2;
wire   [12:0] add_ln28_36_fu_3832_p2;
wire   [12:0] add_ln28_37_fu_3837_p2;
wire   [12:0] add_ln28_38_fu_3852_p2;
wire   [12:0] or_ln28_103_fu_3862_p2;
wire   [12:0] or_ln28_104_fu_3878_p2;
wire   [12:0] add_ln28_43_fu_3883_p2;
wire   [31:0] bitcast_ln28_3_fu_3895_p1;
wire   [31:0] bitcast_ln28_4_fu_3913_p1;
wire   [7:0] tmp_7_fu_3899_p4;
wire   [22:0] trunc_ln28_4_fu_3909_p1;
wire   [0:0] icmp_ln28_7_fu_3937_p2;
wire   [0:0] icmp_ln28_6_fu_3931_p2;
wire   [7:0] tmp_8_fu_3917_p4;
wire   [22:0] trunc_ln28_5_fu_3927_p1;
wire   [0:0] icmp_ln28_9_fu_3955_p2;
wire   [0:0] icmp_ln28_8_fu_3949_p2;
wire   [0:0] or_ln28_3_fu_3943_p2;
wire   [0:0] or_ln28_4_fu_3961_p2;
wire   [0:0] and_ln28_3_fu_3967_p2;
wire   [0:0] and_ln28_4_fu_3973_p2;
wire   [31:0] bitcast_ln28_8_fu_3987_p1;
wire   [31:0] bitcast_ln28_9_fu_4005_p1;
wire   [7:0] tmp_14_fu_3991_p4;
wire   [22:0] trunc_ln28_9_fu_4001_p1;
wire   [0:0] icmp_ln28_17_fu_4028_p2;
wire   [0:0] icmp_ln28_16_fu_4022_p2;
wire   [7:0] tmp_15_fu_4008_p4;
wire   [22:0] trunc_ln28_10_fu_4018_p1;
wire   [0:0] icmp_ln28_19_fu_4046_p2;
wire   [0:0] icmp_ln28_18_fu_4040_p2;
wire   [0:0] or_ln28_8_fu_4034_p2;
wire   [0:0] or_ln28_9_fu_4052_p2;
wire   [0:0] and_ln28_8_fu_4058_p2;
wire   [0:0] and_ln28_9_fu_4064_p2;
wire   [31:0] bitcast_ln28_10_fu_4078_p1;
wire   [31:0] bitcast_ln28_11_fu_4096_p1;
wire   [7:0] tmp_17_fu_4082_p4;
wire   [22:0] trunc_ln28_11_fu_4092_p1;
wire   [0:0] icmp_ln28_21_fu_4120_p2;
wire   [0:0] icmp_ln28_20_fu_4114_p2;
wire   [7:0] tmp_18_fu_4100_p4;
wire   [22:0] trunc_ln28_12_fu_4110_p1;
wire   [0:0] icmp_ln28_23_fu_4138_p2;
wire   [0:0] icmp_ln28_22_fu_4132_p2;
wire   [0:0] or_ln28_10_fu_4126_p2;
wire   [0:0] or_ln28_11_fu_4144_p2;
wire   [0:0] and_ln28_10_fu_4150_p2;
wire   [0:0] and_ln28_11_fu_4156_p2;
wire   [31:0] bitcast_ln28_15_fu_4170_p1;
wire   [31:0] bitcast_ln28_16_fu_4188_p1;
wire   [7:0] tmp_25_fu_4174_p4;
wire   [22:0] trunc_ln28_16_fu_4184_p1;
wire   [0:0] icmp_ln28_31_fu_4211_p2;
wire   [0:0] icmp_ln28_30_fu_4205_p2;
wire   [7:0] tmp_26_fu_4191_p4;
wire   [22:0] trunc_ln28_17_fu_4201_p1;
wire   [0:0] icmp_ln28_33_fu_4229_p2;
wire   [0:0] icmp_ln28_32_fu_4223_p2;
wire   [0:0] or_ln28_15_fu_4217_p2;
wire   [0:0] or_ln28_16_fu_4235_p2;
wire   [0:0] and_ln28_15_fu_4241_p2;
wire   [0:0] and_ln28_16_fu_4247_p2;
wire   [31:0] bitcast_ln28_17_fu_4261_p1;
wire   [31:0] bitcast_ln28_18_fu_4279_p1;
wire   [7:0] tmp_28_fu_4265_p4;
wire   [22:0] trunc_ln28_18_fu_4275_p1;
wire   [0:0] icmp_ln28_35_fu_4303_p2;
wire   [0:0] icmp_ln28_34_fu_4297_p2;
wire   [7:0] tmp_29_fu_4283_p4;
wire   [22:0] trunc_ln28_19_fu_4293_p1;
wire   [0:0] icmp_ln28_37_fu_4321_p2;
wire   [0:0] icmp_ln28_36_fu_4315_p2;
wire   [0:0] or_ln28_17_fu_4309_p2;
wire   [0:0] or_ln28_18_fu_4327_p2;
wire   [0:0] and_ln28_17_fu_4333_p2;
wire   [0:0] and_ln28_18_fu_4339_p2;
wire   [31:0] bitcast_ln28_22_fu_4353_p1;
wire   [31:0] bitcast_ln28_23_fu_4371_p1;
wire   [7:0] tmp_36_fu_4357_p4;
wire   [22:0] trunc_ln28_23_fu_4367_p1;
wire   [0:0] icmp_ln28_45_fu_4394_p2;
wire   [0:0] icmp_ln28_44_fu_4388_p2;
wire   [7:0] tmp_37_fu_4374_p4;
wire   [22:0] trunc_ln28_24_fu_4384_p1;
wire   [0:0] icmp_ln28_47_fu_4412_p2;
wire   [0:0] icmp_ln28_46_fu_4406_p2;
wire   [0:0] or_ln28_22_fu_4400_p2;
wire   [0:0] or_ln28_23_fu_4418_p2;
wire   [0:0] and_ln28_22_fu_4424_p2;
wire   [0:0] grp_fu_2376_p2;
wire   [0:0] and_ln28_23_fu_4430_p2;
wire   [31:0] bitcast_ln28_24_fu_4444_p1;
wire   [31:0] bitcast_ln28_25_fu_4462_p1;
wire   [7:0] tmp_39_fu_4448_p4;
wire   [22:0] trunc_ln28_25_fu_4458_p1;
wire   [0:0] icmp_ln28_49_fu_4486_p2;
wire   [0:0] icmp_ln28_48_fu_4480_p2;
wire   [7:0] tmp_40_fu_4466_p4;
wire   [22:0] trunc_ln28_26_fu_4476_p1;
wire   [0:0] icmp_ln28_51_fu_4504_p2;
wire   [0:0] icmp_ln28_50_fu_4498_p2;
wire   [0:0] or_ln28_24_fu_4492_p2;
wire   [0:0] or_ln28_25_fu_4510_p2;
wire   [0:0] and_ln28_24_fu_4516_p2;
wire   [0:0] grp_fu_2381_p2;
wire   [0:0] and_ln28_25_fu_4522_p2;
wire   [31:0] bitcast_ln28_36_fu_4536_p1;
wire   [31:0] bitcast_ln28_37_fu_4554_p1;
wire   [7:0] tmp_58_fu_4540_p4;
wire   [22:0] trunc_ln28_37_fu_4550_p1;
wire   [0:0] icmp_ln28_73_fu_4577_p2;
wire   [0:0] icmp_ln28_72_fu_4571_p2;
wire   [7:0] tmp_59_fu_4557_p4;
wire   [22:0] trunc_ln28_38_fu_4567_p1;
wire   [0:0] icmp_ln28_75_fu_4595_p2;
wire   [0:0] icmp_ln28_74_fu_4589_p2;
wire   [0:0] or_ln28_36_fu_4583_p2;
wire   [0:0] or_ln28_37_fu_4601_p2;
wire   [0:0] and_ln28_36_fu_4607_p2;
wire   [0:0] grp_fu_2386_p2;
wire   [0:0] and_ln28_37_fu_4613_p2;
wire   [31:0] bitcast_ln28_38_fu_4627_p1;
wire   [31:0] bitcast_ln28_39_fu_4645_p1;
wire   [7:0] tmp_61_fu_4631_p4;
wire   [22:0] trunc_ln28_39_fu_4641_p1;
wire   [0:0] icmp_ln28_77_fu_4669_p2;
wire   [0:0] icmp_ln28_76_fu_4663_p2;
wire   [7:0] tmp_62_fu_4649_p4;
wire   [22:0] trunc_ln28_40_fu_4659_p1;
wire   [0:0] icmp_ln28_79_fu_4687_p2;
wire   [0:0] icmp_ln28_78_fu_4681_p2;
wire   [0:0] or_ln28_38_fu_4675_p2;
wire   [0:0] or_ln28_39_fu_4693_p2;
wire   [0:0] and_ln28_38_fu_4699_p2;
wire   [0:0] grp_fu_2391_p2;
wire   [0:0] and_ln28_39_fu_4705_p2;
wire   [31:0] bitcast_ln28_84_fu_4719_p1;
wire   [7:0] tmp_133_fu_4723_p4;
wire   [22:0] trunc_ln28_85_fu_4733_p1;
wire   [0:0] icmp_ln28_169_fu_4743_p2;
wire   [0:0] icmp_ln28_168_fu_4737_p2;
wire   [0:0] or_ln28_84_fu_4749_p2;
wire   [0:0] grp_fu_2396_p2;
wire   [0:0] and_ln28_84_fu_4755_p2;
wire   [31:0] bitcast_ln28_29_fu_4778_p1;
wire   [31:0] bitcast_ln28_30_fu_4796_p1;
wire   [7:0] tmp_47_fu_4782_p4;
wire   [22:0] trunc_ln28_30_fu_4792_p1;
wire   [0:0] icmp_ln28_59_fu_4819_p2;
wire   [0:0] icmp_ln28_58_fu_4813_p2;
wire   [7:0] tmp_48_fu_4799_p4;
wire   [22:0] trunc_ln28_31_fu_4809_p1;
wire   [0:0] icmp_ln28_61_fu_4837_p2;
wire   [0:0] icmp_ln28_60_fu_4831_p2;
wire   [0:0] or_ln28_29_fu_4825_p2;
wire   [0:0] or_ln28_30_fu_4843_p2;
wire   [0:0] and_ln28_29_fu_4849_p2;
wire   [0:0] and_ln28_30_fu_4855_p2;
wire   [31:0] bitcast_ln28_31_fu_4869_p1;
wire   [31:0] bitcast_ln28_32_fu_4887_p1;
wire   [7:0] tmp_50_fu_4873_p4;
wire   [22:0] trunc_ln28_32_fu_4883_p1;
wire   [0:0] icmp_ln28_63_fu_4911_p2;
wire   [0:0] icmp_ln28_62_fu_4905_p2;
wire   [7:0] tmp_51_fu_4891_p4;
wire   [22:0] trunc_ln28_33_fu_4901_p1;
wire   [0:0] icmp_ln28_65_fu_4929_p2;
wire   [0:0] icmp_ln28_64_fu_4923_p2;
wire   [0:0] or_ln28_31_fu_4917_p2;
wire   [0:0] or_ln28_32_fu_4935_p2;
wire   [0:0] and_ln28_31_fu_4941_p2;
wire   [0:0] and_ln28_32_fu_4947_p2;
wire   [31:0] bitcast_ln28_43_fu_4961_p1;
wire   [31:0] bitcast_ln28_44_fu_4979_p1;
wire   [7:0] tmp_69_fu_4965_p4;
wire   [22:0] trunc_ln28_44_fu_4975_p1;
wire   [0:0] icmp_ln28_87_fu_5002_p2;
wire   [0:0] icmp_ln28_86_fu_4996_p2;
wire   [7:0] tmp_70_fu_4982_p4;
wire   [22:0] trunc_ln28_45_fu_4992_p1;
wire   [0:0] icmp_ln28_89_fu_5020_p2;
wire   [0:0] icmp_ln28_88_fu_5014_p2;
wire   [0:0] or_ln28_43_fu_5008_p2;
wire   [0:0] or_ln28_44_fu_5026_p2;
wire   [0:0] and_ln28_43_fu_5032_p2;
wire   [0:0] and_ln28_44_fu_5038_p2;
wire   [31:0] bitcast_ln28_45_fu_5052_p1;
wire   [31:0] bitcast_ln28_46_fu_5070_p1;
wire   [7:0] tmp_72_fu_5056_p4;
wire   [22:0] trunc_ln28_46_fu_5066_p1;
wire   [0:0] icmp_ln28_91_fu_5094_p2;
wire   [0:0] icmp_ln28_90_fu_5088_p2;
wire   [7:0] tmp_73_fu_5074_p4;
wire   [22:0] trunc_ln28_47_fu_5084_p1;
wire   [0:0] icmp_ln28_93_fu_5112_p2;
wire   [0:0] icmp_ln28_92_fu_5106_p2;
wire   [0:0] or_ln28_45_fu_5100_p2;
wire   [0:0] or_ln28_46_fu_5118_p2;
wire   [0:0] and_ln28_45_fu_5124_p2;
wire   [0:0] and_ln28_46_fu_5130_p2;
wire   [31:0] bitcast_ln28_50_fu_5144_p1;
wire   [31:0] bitcast_ln28_51_fu_5162_p1;
wire   [7:0] tmp_80_fu_5148_p4;
wire   [22:0] trunc_ln28_51_fu_5158_p1;
wire   [0:0] icmp_ln28_101_fu_5185_p2;
wire   [0:0] icmp_ln28_100_fu_5179_p2;
wire   [7:0] tmp_81_fu_5165_p4;
wire   [22:0] trunc_ln28_52_fu_5175_p1;
wire   [0:0] icmp_ln28_103_fu_5203_p2;
wire   [0:0] icmp_ln28_102_fu_5197_p2;
wire   [0:0] or_ln28_50_fu_5191_p2;
wire   [0:0] or_ln28_51_fu_5209_p2;
wire   [0:0] and_ln28_50_fu_5215_p2;
wire   [0:0] and_ln28_51_fu_5221_p2;
wire   [31:0] bitcast_ln28_52_fu_5235_p1;
wire   [31:0] bitcast_ln28_53_fu_5253_p1;
wire   [7:0] tmp_83_fu_5239_p4;
wire   [22:0] trunc_ln28_53_fu_5249_p1;
wire   [0:0] icmp_ln28_105_fu_5277_p2;
wire   [0:0] icmp_ln28_104_fu_5271_p2;
wire   [7:0] tmp_84_fu_5257_p4;
wire   [22:0] trunc_ln28_54_fu_5267_p1;
wire   [0:0] icmp_ln28_107_fu_5295_p2;
wire   [0:0] icmp_ln28_106_fu_5289_p2;
wire   [0:0] or_ln28_52_fu_5283_p2;
wire   [0:0] or_ln28_53_fu_5301_p2;
wire   [0:0] and_ln28_52_fu_5307_p2;
wire   [0:0] and_ln28_53_fu_5313_p2;
wire   [31:0] bitcast_ln28_57_fu_5327_p1;
wire   [31:0] bitcast_ln28_58_fu_5345_p1;
wire   [7:0] tmp_91_fu_5331_p4;
wire   [22:0] trunc_ln28_58_fu_5341_p1;
wire   [0:0] icmp_ln28_115_fu_5368_p2;
wire   [0:0] icmp_ln28_114_fu_5362_p2;
wire   [7:0] tmp_92_fu_5348_p4;
wire   [22:0] trunc_ln28_59_fu_5358_p1;
wire   [0:0] icmp_ln28_117_fu_5386_p2;
wire   [0:0] icmp_ln28_116_fu_5380_p2;
wire   [0:0] or_ln28_57_fu_5374_p2;
wire   [0:0] or_ln28_58_fu_5392_p2;
wire   [0:0] and_ln28_57_fu_5398_p2;
wire   [0:0] and_ln28_58_fu_5404_p2;
wire   [31:0] bitcast_ln28_59_fu_5418_p1;
wire   [31:0] bitcast_ln28_60_fu_5436_p1;
wire   [7:0] tmp_94_fu_5422_p4;
wire   [22:0] trunc_ln28_60_fu_5432_p1;
wire   [0:0] icmp_ln28_119_fu_5460_p2;
wire   [0:0] icmp_ln28_118_fu_5454_p2;
wire   [7:0] tmp_95_fu_5440_p4;
wire   [22:0] trunc_ln28_61_fu_5450_p1;
wire   [0:0] icmp_ln28_121_fu_5478_p2;
wire   [0:0] icmp_ln28_120_fu_5472_p2;
wire   [0:0] or_ln28_59_fu_5466_p2;
wire   [0:0] or_ln28_60_fu_5484_p2;
wire   [0:0] and_ln28_59_fu_5490_p2;
wire   [0:0] and_ln28_60_fu_5496_p2;
wire   [31:0] bitcast_ln28_64_fu_5510_p1;
wire   [31:0] bitcast_ln28_65_fu_5528_p1;
wire   [7:0] tmp_102_fu_5514_p4;
wire   [22:0] trunc_ln28_65_fu_5524_p1;
wire   [0:0] icmp_ln28_129_fu_5551_p2;
wire   [0:0] icmp_ln28_128_fu_5545_p2;
wire   [7:0] tmp_103_fu_5531_p4;
wire   [22:0] trunc_ln28_66_fu_5541_p1;
wire   [0:0] icmp_ln28_131_fu_5569_p2;
wire   [0:0] icmp_ln28_130_fu_5563_p2;
wire   [0:0] or_ln28_64_fu_5557_p2;
wire   [0:0] or_ln28_65_fu_5575_p2;
wire   [0:0] and_ln28_64_fu_5581_p2;
wire   [0:0] and_ln28_65_fu_5587_p2;
wire   [31:0] bitcast_ln28_66_fu_5601_p1;
wire   [31:0] bitcast_ln28_67_fu_5619_p1;
wire   [7:0] tmp_105_fu_5605_p4;
wire   [22:0] trunc_ln28_67_fu_5615_p1;
wire   [0:0] icmp_ln28_133_fu_5643_p2;
wire   [0:0] icmp_ln28_132_fu_5637_p2;
wire   [7:0] tmp_106_fu_5623_p4;
wire   [22:0] trunc_ln28_68_fu_5633_p1;
wire   [0:0] icmp_ln28_135_fu_5661_p2;
wire   [0:0] icmp_ln28_134_fu_5655_p2;
wire   [0:0] or_ln28_66_fu_5649_p2;
wire   [0:0] or_ln28_67_fu_5667_p2;
wire   [0:0] and_ln28_66_fu_5673_p2;
wire   [0:0] and_ln28_67_fu_5679_p2;
wire   [31:0] bitcast_ln28_78_fu_5693_p1;
wire   [31:0] bitcast_ln28_79_fu_5711_p1;
wire   [7:0] tmp_124_fu_5697_p4;
wire   [22:0] trunc_ln28_79_fu_5707_p1;
wire   [0:0] icmp_ln28_157_fu_5734_p2;
wire   [0:0] icmp_ln28_156_fu_5728_p2;
wire   [7:0] tmp_125_fu_5714_p4;
wire   [22:0] trunc_ln28_80_fu_5724_p1;
wire   [0:0] icmp_ln28_159_fu_5752_p2;
wire   [0:0] icmp_ln28_158_fu_5746_p2;
wire   [0:0] or_ln28_78_fu_5740_p2;
wire   [0:0] or_ln28_79_fu_5758_p2;
wire   [0:0] and_ln28_78_fu_5764_p2;
wire   [0:0] and_ln28_79_fu_5770_p2;
wire   [8:0] tmp_fu_5786_p3;
wire   [9:0] zext_ln14_1_fu_5783_p1;
wire   [9:0] zext_ln35_fu_5793_p1;
wire   [9:0] add_ln35_fu_5797_p2;
wire   [31:0] bitcast_ln28_5_fu_5820_p1;
wire   [31:0] bitcast_ln28_6_fu_5838_p1;
wire   [7:0] tmp_s_fu_5824_p4;
wire   [22:0] trunc_ln28_6_fu_5834_p1;
wire   [0:0] icmp_ln28_11_fu_5861_p2;
wire   [0:0] icmp_ln28_10_fu_5855_p2;
wire   [7:0] tmp_10_fu_5841_p4;
wire   [22:0] trunc_ln28_7_fu_5851_p1;
wire   [0:0] icmp_ln28_13_fu_5879_p2;
wire   [0:0] icmp_ln28_12_fu_5873_p2;
wire   [0:0] or_ln28_5_fu_5867_p2;
wire   [0:0] or_ln28_6_fu_5885_p2;
wire   [0:0] and_ln28_5_fu_5891_p2;
wire   [0:0] and_ln28_6_fu_5897_p2;
wire   [31:0] bitcast_ln28_12_fu_5911_p1;
wire   [31:0] bitcast_ln28_13_fu_5929_p1;
wire   [7:0] tmp_20_fu_5915_p4;
wire   [22:0] trunc_ln28_13_fu_5925_p1;
wire   [0:0] icmp_ln28_25_fu_5952_p2;
wire   [0:0] icmp_ln28_24_fu_5946_p2;
wire   [7:0] tmp_21_fu_5932_p4;
wire   [22:0] trunc_ln28_14_fu_5942_p1;
wire   [0:0] icmp_ln28_27_fu_5970_p2;
wire   [0:0] icmp_ln28_26_fu_5964_p2;
wire   [0:0] or_ln28_12_fu_5958_p2;
wire   [0:0] or_ln28_13_fu_5976_p2;
wire   [0:0] and_ln28_12_fu_5982_p2;
wire   [0:0] and_ln28_13_fu_5988_p2;
wire   [31:0] bitcast_ln28_19_fu_6002_p1;
wire   [31:0] bitcast_ln28_20_fu_6020_p1;
wire   [7:0] tmp_31_fu_6006_p4;
wire   [22:0] trunc_ln28_20_fu_6016_p1;
wire   [0:0] icmp_ln28_39_fu_6043_p2;
wire   [0:0] icmp_ln28_38_fu_6037_p2;
wire   [7:0] tmp_32_fu_6023_p4;
wire   [22:0] trunc_ln28_21_fu_6033_p1;
wire   [0:0] icmp_ln28_41_fu_6061_p2;
wire   [0:0] icmp_ln28_40_fu_6055_p2;
wire   [0:0] or_ln28_19_fu_6049_p2;
wire   [0:0] or_ln28_20_fu_6067_p2;
wire   [0:0] and_ln28_19_fu_6073_p2;
wire   [0:0] and_ln28_20_fu_6079_p2;
wire   [31:0] bitcast_ln28_26_fu_6093_p1;
wire   [31:0] bitcast_ln28_27_fu_6111_p1;
wire   [7:0] tmp_42_fu_6097_p4;
wire   [22:0] trunc_ln28_27_fu_6107_p1;
wire   [0:0] icmp_ln28_53_fu_6134_p2;
wire   [0:0] icmp_ln28_52_fu_6128_p2;
wire   [7:0] tmp_43_fu_6114_p4;
wire   [22:0] trunc_ln28_28_fu_6124_p1;
wire   [0:0] icmp_ln28_55_fu_6152_p2;
wire   [0:0] icmp_ln28_54_fu_6146_p2;
wire   [0:0] or_ln28_26_fu_6140_p2;
wire   [0:0] or_ln28_27_fu_6158_p2;
wire   [0:0] and_ln28_26_fu_6164_p2;
wire   [0:0] and_ln28_27_fu_6170_p2;
wire   [31:0] bitcast_ln28_33_fu_6184_p1;
wire   [31:0] bitcast_ln28_34_fu_6202_p1;
wire   [7:0] tmp_53_fu_6188_p4;
wire   [22:0] trunc_ln28_34_fu_6198_p1;
wire   [0:0] icmp_ln28_67_fu_6225_p2;
wire   [0:0] icmp_ln28_66_fu_6219_p2;
wire   [7:0] tmp_54_fu_6205_p4;
wire   [22:0] trunc_ln28_35_fu_6215_p1;
wire   [0:0] icmp_ln28_69_fu_6243_p2;
wire   [0:0] icmp_ln28_68_fu_6237_p2;
wire   [0:0] or_ln28_33_fu_6231_p2;
wire   [0:0] or_ln28_34_fu_6249_p2;
wire   [0:0] and_ln28_33_fu_6255_p2;
wire   [0:0] and_ln28_34_fu_6261_p2;
wire   [31:0] bitcast_ln28_40_fu_6275_p1;
wire   [31:0] bitcast_ln28_41_fu_6293_p1;
wire   [7:0] tmp_64_fu_6279_p4;
wire   [22:0] trunc_ln28_41_fu_6289_p1;
wire   [0:0] icmp_ln28_81_fu_6316_p2;
wire   [0:0] icmp_ln28_80_fu_6310_p2;
wire   [7:0] tmp_65_fu_6296_p4;
wire   [22:0] trunc_ln28_42_fu_6306_p1;
wire   [0:0] icmp_ln28_83_fu_6334_p2;
wire   [0:0] icmp_ln28_82_fu_6328_p2;
wire   [0:0] or_ln28_40_fu_6322_p2;
wire   [0:0] or_ln28_41_fu_6340_p2;
wire   [0:0] and_ln28_40_fu_6346_p2;
wire   [0:0] and_ln28_41_fu_6352_p2;
wire   [31:0] bitcast_ln28_71_fu_6366_p1;
wire   [31:0] bitcast_ln28_72_fu_6384_p1;
wire   [7:0] tmp_113_fu_6370_p4;
wire   [22:0] trunc_ln28_72_fu_6380_p1;
wire   [0:0] icmp_ln28_143_fu_6407_p2;
wire   [0:0] icmp_ln28_142_fu_6401_p2;
wire   [7:0] tmp_114_fu_6387_p4;
wire   [22:0] trunc_ln28_73_fu_6397_p1;
wire   [0:0] icmp_ln28_145_fu_6425_p2;
wire   [0:0] icmp_ln28_144_fu_6419_p2;
wire   [0:0] or_ln28_71_fu_6413_p2;
wire   [0:0] or_ln28_72_fu_6431_p2;
wire   [0:0] and_ln28_71_fu_6437_p2;
wire   [0:0] and_ln28_72_fu_6443_p2;
wire   [31:0] bitcast_ln28_73_fu_6457_p1;
wire   [31:0] bitcast_ln28_74_fu_6475_p1;
wire   [7:0] tmp_116_fu_6461_p4;
wire   [22:0] trunc_ln28_74_fu_6471_p1;
wire   [0:0] icmp_ln28_147_fu_6499_p2;
wire   [0:0] icmp_ln28_146_fu_6493_p2;
wire   [7:0] tmp_117_fu_6479_p4;
wire   [22:0] trunc_ln28_75_fu_6489_p1;
wire   [0:0] icmp_ln28_149_fu_6517_p2;
wire   [0:0] icmp_ln28_148_fu_6511_p2;
wire   [0:0] or_ln28_73_fu_6505_p2;
wire   [0:0] or_ln28_74_fu_6523_p2;
wire   [0:0] and_ln28_73_fu_6529_p2;
wire   [0:0] and_ln28_74_fu_6535_p2;
wire   [31:0] bitcast_ln28_80_fu_6549_p1;
wire   [31:0] bitcast_ln28_81_fu_6567_p1;
wire   [7:0] tmp_127_fu_6553_p4;
wire   [22:0] trunc_ln28_81_fu_6563_p1;
wire   [0:0] icmp_ln28_161_fu_6590_p2;
wire   [0:0] icmp_ln28_160_fu_6584_p2;
wire   [7:0] tmp_128_fu_6570_p4;
wire   [22:0] trunc_ln28_82_fu_6580_p1;
wire   [0:0] icmp_ln28_163_fu_6608_p2;
wire   [0:0] icmp_ln28_162_fu_6602_p2;
wire   [0:0] or_ln28_80_fu_6596_p2;
wire   [0:0] or_ln28_81_fu_6614_p2;
wire   [0:0] and_ln28_80_fu_6620_p2;
wire   [0:0] and_ln28_81_fu_6626_p2;
wire   [31:0] bitcast_ln28_85_fu_6639_p1;
wire   [31:0] bitcast_ln28_86_fu_6657_p1;
wire   [7:0] tmp_135_fu_6643_p4;
wire   [22:0] trunc_ln28_86_fu_6653_p1;
wire   [0:0] icmp_ln28_171_fu_6680_p2;
wire   [0:0] icmp_ln28_170_fu_6674_p2;
wire   [7:0] tmp_136_fu_6660_p4;
wire   [22:0] trunc_ln28_87_fu_6670_p1;
wire   [0:0] icmp_ln28_173_fu_6698_p2;
wire   [0:0] icmp_ln28_172_fu_6692_p2;
wire   [0:0] or_ln28_85_fu_6686_p2;
wire   [0:0] or_ln28_86_fu_6704_p2;
wire   [0:0] and_ln28_85_fu_6710_p2;
wire   [0:0] and_ln28_86_fu_6716_p2;
wire   [31:0] bitcast_ln28_87_fu_6730_p1;
wire   [31:0] bitcast_ln28_88_fu_6748_p1;
wire   [7:0] tmp_138_fu_6734_p4;
wire   [22:0] trunc_ln28_88_fu_6744_p1;
wire   [0:0] icmp_ln28_175_fu_6772_p2;
wire   [0:0] icmp_ln28_174_fu_6766_p2;
wire   [7:0] tmp_139_fu_6752_p4;
wire   [22:0] trunc_ln28_89_fu_6762_p1;
wire   [0:0] icmp_ln28_177_fu_6790_p2;
wire   [0:0] icmp_ln28_176_fu_6784_p2;
wire   [0:0] or_ln28_87_fu_6778_p2;
wire   [0:0] or_ln28_88_fu_6796_p2;
wire   [0:0] and_ln28_87_fu_6802_p2;
wire   [0:0] and_ln28_88_fu_6808_p2;
wire   [31:0] bitcast_ln28_47_fu_6822_p1;
wire   [31:0] bitcast_ln28_48_fu_6840_p1;
wire   [7:0] tmp_75_fu_6826_p4;
wire   [22:0] trunc_ln28_48_fu_6836_p1;
wire   [0:0] icmp_ln28_95_fu_6863_p2;
wire   [0:0] icmp_ln28_94_fu_6857_p2;
wire   [7:0] tmp_76_fu_6843_p4;
wire   [22:0] trunc_ln28_49_fu_6853_p1;
wire   [0:0] icmp_ln28_97_fu_6881_p2;
wire   [0:0] icmp_ln28_96_fu_6875_p2;
wire   [0:0] or_ln28_47_fu_6869_p2;
wire   [0:0] or_ln28_48_fu_6887_p2;
wire   [0:0] and_ln28_47_fu_6893_p2;
wire   [0:0] and_ln28_48_fu_6899_p2;
wire   [31:0] bitcast_ln28_54_fu_6913_p1;
wire   [31:0] bitcast_ln28_55_fu_6931_p1;
wire   [7:0] tmp_86_fu_6917_p4;
wire   [22:0] trunc_ln28_55_fu_6927_p1;
wire   [0:0] icmp_ln28_109_fu_6954_p2;
wire   [0:0] icmp_ln28_108_fu_6948_p2;
wire   [7:0] tmp_87_fu_6934_p4;
wire   [22:0] trunc_ln28_56_fu_6944_p1;
wire   [0:0] icmp_ln28_111_fu_6972_p2;
wire   [0:0] icmp_ln28_110_fu_6966_p2;
wire   [0:0] or_ln28_54_fu_6960_p2;
wire   [0:0] or_ln28_55_fu_6978_p2;
wire   [0:0] and_ln28_54_fu_6984_p2;
wire   [0:0] and_ln28_55_fu_6990_p2;
wire   [31:0] bitcast_ln28_61_fu_7004_p1;
wire   [31:0] bitcast_ln28_62_fu_7022_p1;
wire   [7:0] tmp_97_fu_7008_p4;
wire   [22:0] trunc_ln28_62_fu_7018_p1;
wire   [0:0] icmp_ln28_123_fu_7045_p2;
wire   [0:0] icmp_ln28_122_fu_7039_p2;
wire   [7:0] tmp_98_fu_7025_p4;
wire   [22:0] trunc_ln28_63_fu_7035_p1;
wire   [0:0] icmp_ln28_125_fu_7063_p2;
wire   [0:0] icmp_ln28_124_fu_7057_p2;
wire   [0:0] or_ln28_61_fu_7051_p2;
wire   [0:0] or_ln28_62_fu_7069_p2;
wire   [0:0] and_ln28_61_fu_7075_p2;
wire   [0:0] and_ln28_62_fu_7081_p2;
wire   [31:0] bitcast_ln28_68_fu_7095_p1;
wire   [31:0] bitcast_ln28_69_fu_7113_p1;
wire   [7:0] tmp_108_fu_7099_p4;
wire   [22:0] trunc_ln28_69_fu_7109_p1;
wire   [0:0] icmp_ln28_137_fu_7136_p2;
wire   [0:0] icmp_ln28_136_fu_7130_p2;
wire   [7:0] tmp_109_fu_7116_p4;
wire   [22:0] trunc_ln28_70_fu_7126_p1;
wire   [0:0] icmp_ln28_139_fu_7154_p2;
wire   [0:0] icmp_ln28_138_fu_7148_p2;
wire   [0:0] or_ln28_68_fu_7142_p2;
wire   [0:0] or_ln28_69_fu_7160_p2;
wire   [0:0] and_ln28_68_fu_7166_p2;
wire   [0:0] and_ln28_69_fu_7172_p2;
wire   [31:0] bitcast_ln28_75_fu_7186_p1;
wire   [31:0] bitcast_ln28_76_fu_7204_p1;
wire   [7:0] tmp_119_fu_7190_p4;
wire   [22:0] trunc_ln28_76_fu_7200_p1;
wire   [0:0] icmp_ln28_151_fu_7227_p2;
wire   [0:0] icmp_ln28_150_fu_7221_p2;
wire   [7:0] tmp_120_fu_7207_p4;
wire   [22:0] trunc_ln28_77_fu_7217_p1;
wire   [0:0] icmp_ln28_153_fu_7245_p2;
wire   [0:0] icmp_ln28_152_fu_7239_p2;
wire   [0:0] or_ln28_75_fu_7233_p2;
wire   [0:0] or_ln28_76_fu_7251_p2;
wire   [0:0] and_ln28_75_fu_7257_p2;
wire   [0:0] and_ln28_76_fu_7263_p2;
wire   [31:0] bitcast_ln28_82_fu_7277_p1;
wire   [31:0] bitcast_ln28_83_fu_7295_p1;
wire   [7:0] tmp_130_fu_7281_p4;
wire   [22:0] trunc_ln28_83_fu_7291_p1;
wire   [0:0] icmp_ln28_165_fu_7318_p2;
wire   [0:0] icmp_ln28_164_fu_7312_p2;
wire   [7:0] tmp_131_fu_7298_p4;
wire   [22:0] trunc_ln28_84_fu_7308_p1;
wire   [0:0] icmp_ln28_167_fu_7336_p2;
wire   [0:0] icmp_ln28_166_fu_7330_p2;
wire   [0:0] or_ln28_82_fu_7324_p2;
wire   [0:0] or_ln28_83_fu_7342_p2;
wire   [0:0] and_ln28_82_fu_7348_p2;
wire   [0:0] and_ln28_83_fu_7354_p2;
wire   [31:0] bitcast_ln28_89_fu_7368_p1;
wire   [31:0] bitcast_ln28_90_fu_7386_p1;
wire   [7:0] tmp_141_fu_7372_p4;
wire   [22:0] trunc_ln28_90_fu_7382_p1;
wire   [0:0] icmp_ln28_179_fu_7409_p2;
wire   [0:0] icmp_ln28_178_fu_7403_p2;
wire   [7:0] tmp_142_fu_7389_p4;
wire   [22:0] trunc_ln28_91_fu_7399_p1;
wire   [0:0] icmp_ln28_181_fu_7427_p2;
wire   [0:0] icmp_ln28_180_fu_7421_p2;
wire   [0:0] or_ln28_89_fu_7415_p2;
wire   [0:0] or_ln28_90_fu_7433_p2;
wire   [0:0] and_ln28_89_fu_7439_p2;
wire   [0:0] and_ln28_90_fu_7445_p2;
wire    ap_block_pp0_stage4_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_CS_fsm_state18;
reg   [6:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [11:0] mul_ln28_1_fu_2518_p10;
wire   [11:0] mul_ln28_fu_2493_p10;
reg    ap_condition_1167;
reg    ap_condition_1186;
reg    ap_condition_1193;
reg    ap_condition_1178;
reg    ap_condition_1196;
reg    ap_condition_633;
reg    ap_condition_619;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U1(
    .din0(grp_fu_2328_p0),
    .din1(grp_fu_2328_p1),
    .opcode(5'd2),
    .dout(grp_fu_2328_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U2(
    .din0(grp_fu_2334_p0),
    .din1(grp_fu_2334_p1),
    .opcode(5'd2),
    .dout(grp_fu_2334_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U3(
    .din0(grp_fu_2340_p0),
    .din1(grp_fu_2340_p1),
    .opcode(5'd2),
    .dout(grp_fu_2340_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U4(
    .din0(grp_fu_2346_p0),
    .din1(grp_fu_2346_p1),
    .opcode(5'd2),
    .dout(grp_fu_2346_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U5(
    .din0(grp_fu_2352_p0),
    .din1(grp_fu_2352_p1),
    .opcode(5'd2),
    .dout(grp_fu_2352_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U6(
    .din0(grp_fu_2358_p0),
    .din1(grp_fu_2358_p1),
    .opcode(5'd2),
    .dout(grp_fu_2358_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U7(
    .din0(grp_fu_2376_p0),
    .din1(grp_fu_2376_p1),
    .opcode(5'd2),
    .dout(grp_fu_2376_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U8(
    .din0(grp_fu_2381_p0),
    .din1(grp_fu_2381_p1),
    .opcode(5'd2),
    .dout(grp_fu_2381_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U9(
    .din0(grp_fu_2386_p0),
    .din1(grp_fu_2386_p1),
    .opcode(5'd2),
    .dout(grp_fu_2386_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U10(
    .din0(grp_fu_2391_p0),
    .din1(grp_fu_2391_p1),
    .opcode(5'd2),
    .dout(grp_fu_2391_p2)
);

max_pool_1_fcmp_3bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
max_pool_1_fcmp_3bkb_U11(
    .din0(grp_fu_2396_p0),
    .din1(grp_fu_2396_p1),
    .opcode(5'd2),
    .dout(grp_fu_2396_p2)
);

max_pool_1_urem_5cud #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 3 ))
max_pool_1_urem_5cud_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2479_p0),
    .din1(grp_fu_2479_p1),
    .ce(1'b1),
    .dout(grp_fu_2479_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_619)) begin
        if ((1'b1 == ap_condition_633)) begin
            ap_phi_reg_pp0_iter2_phi_ln28_10_reg_1787 <= conv_1_out_0_1_q0;
        end else if (((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter2_phi_ln28_10_reg_1787 <= conv_1_out_2_1_q0;
        end else if (((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter2_phi_ln28_10_reg_1787 <= conv_1_out_1_1_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln28_10_reg_1787 <= ap_phi_reg_pp0_iter1_phi_ln28_10_reg_1787;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_619)) begin
        if ((1'b1 == ap_condition_633)) begin
            ap_phi_reg_pp0_iter2_phi_ln28_11_reg_1799 <= conv_1_out_0_2_q1;
        end else if (((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter2_phi_ln28_11_reg_1799 <= conv_1_out_2_2_q1;
        end else if (((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter2_phi_ln28_11_reg_1799 <= conv_1_out_1_2_q1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln28_11_reg_1799 <= ap_phi_reg_pp0_iter1_phi_ln28_11_reg_1799;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_14_reg_1951 <= conv_1_out_0_0_q1;
    end else if (((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_14_reg_1951 <= conv_1_out_2_0_q1;
    end else if (((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_14_reg_1951 <= conv_1_out_1_0_q1;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_14_reg_1951 <= ap_phi_reg_pp0_iter1_phi_ln28_14_reg_1951;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_15_reg_1962 <= conv_1_out_0_1_q1;
    end else if (((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_15_reg_1962 <= conv_1_out_2_1_q1;
    end else if (((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_15_reg_1962 <= conv_1_out_1_1_q1;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_15_reg_1962 <= ap_phi_reg_pp0_iter1_phi_ln28_15_reg_1962;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_18_reg_1974 <= conv_1_out_0_2_q0;
    end else if (((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_18_reg_1974 <= conv_1_out_2_2_q0;
    end else if (((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_18_reg_1974 <= conv_1_out_1_2_q0;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_18_reg_1974 <= ap_phi_reg_pp0_iter1_phi_ln28_18_reg_1974;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_19_reg_1986 <= conv_1_out_0_0_q0;
    end else if (((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_19_reg_1986 <= conv_1_out_2_0_q0;
    end else if (((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_19_reg_1986 <= conv_1_out_1_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_19_reg_1986 <= ap_phi_reg_pp0_iter1_phi_ln28_19_reg_1986;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_22_reg_2012 <= conv_1_out_0_1_q0;
    end else if (((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_22_reg_2012 <= conv_1_out_2_1_q0;
    end else if (((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_22_reg_2012 <= conv_1_out_1_1_q0;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_22_reg_2012 <= ap_phi_reg_pp0_iter1_phi_ln28_22_reg_2012;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_23_reg_2023 <= conv_1_out_0_2_q1;
    end else if (((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_23_reg_2023 <= conv_1_out_2_2_q1;
    end else if (((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_23_reg_2023 <= conv_1_out_1_2_q1;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_23_reg_2023 <= ap_phi_reg_pp0_iter1_phi_ln28_23_reg_2023;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_26_reg_2077 <= conv_1_out_0_0_q0;
    end else if (((trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_26_reg_2077 <= conv_1_out_2_0_q0;
    end else if (((trunc_ln28_reg_7532 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_26_reg_2077 <= conv_1_out_1_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_26_reg_2077 <= ap_phi_reg_pp0_iter1_phi_ln28_26_reg_2077;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_27_reg_2088 <= conv_1_out_0_1_q0;
    end else if (((trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_27_reg_2088 <= conv_1_out_2_1_q0;
    end else if (((trunc_ln28_reg_7532 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_27_reg_2088 <= conv_1_out_1_1_q0;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_27_reg_2088 <= ap_phi_reg_pp0_iter1_phi_ln28_27_reg_2088;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_619)) begin
        if ((1'b1 == ap_condition_633)) begin
            ap_phi_reg_pp0_iter2_phi_ln28_2_reg_1739 <= conv_1_out_0_0_q1;
        end else if (((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter2_phi_ln28_2_reg_1739 <= conv_1_out_2_0_q1;
        end else if (((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter2_phi_ln28_2_reg_1739 <= conv_1_out_1_0_q1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln28_2_reg_1739 <= ap_phi_reg_pp0_iter1_phi_ln28_2_reg_1739;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_30_reg_2114 <= conv_1_out_0_2_q0;
    end else if (((trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_30_reg_2114 <= conv_1_out_2_2_q0;
    end else if (((trunc_ln28_reg_7532 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_30_reg_2114 <= conv_1_out_1_2_q0;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_30_reg_2114 <= ap_phi_reg_pp0_iter1_phi_ln28_30_reg_2114;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_31_reg_2125 <= conv_1_out_0_0_q1;
    end else if (((trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_31_reg_2125 <= conv_1_out_2_0_q1;
    end else if (((trunc_ln28_reg_7532 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_31_reg_2125 <= conv_1_out_1_0_q1;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_31_reg_2125 <= ap_phi_reg_pp0_iter1_phi_ln28_31_reg_2125;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_34_reg_2151 <= conv_1_out_0_1_q1;
    end else if (((trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_34_reg_2151 <= conv_1_out_2_1_q1;
    end else if (((trunc_ln28_reg_7532 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_34_reg_2151 <= conv_1_out_1_1_q1;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_34_reg_2151 <= ap_phi_reg_pp0_iter1_phi_ln28_34_reg_2151;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_35_reg_2162 <= conv_1_out_0_2_q1;
    end else if (((trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_35_reg_2162 <= conv_1_out_2_2_q1;
    end else if (((trunc_ln28_reg_7532 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_35_reg_2162 <= conv_1_out_1_2_q1;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_35_reg_2162 <= ap_phi_reg_pp0_iter1_phi_ln28_35_reg_2162;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_39_reg_2216 <= conv_1_out_0_1_q0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_39_reg_2216 <= conv_1_out_2_1_q0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_39_reg_2216 <= conv_1_out_1_1_q0;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_39_reg_2216 <= ap_phi_reg_pp0_iter1_phi_ln28_39_reg_2216;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_619)) begin
        if ((1'b1 == ap_condition_633)) begin
            ap_phi_reg_pp0_iter2_phi_ln28_3_reg_1751 <= conv_1_out_0_1_q1;
        end else if (((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter2_phi_ln28_3_reg_1751 <= conv_1_out_2_1_q1;
        end else if (((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter2_phi_ln28_3_reg_1751 <= conv_1_out_1_1_q1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln28_3_reg_1751 <= ap_phi_reg_pp0_iter1_phi_ln28_3_reg_1751;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_42_reg_2242 <= conv_1_out_0_2_q0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_42_reg_2242 <= conv_1_out_2_2_q0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_42_reg_2242 <= conv_1_out_1_2_q0;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_42_reg_2242 <= ap_phi_reg_pp0_iter1_phi_ln28_42_reg_2242;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_43_reg_2253 <= conv_1_out_0_0_q1;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_43_reg_2253 <= conv_1_out_2_0_q1;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_43_reg_2253 <= conv_1_out_1_0_q1;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_43_reg_2253 <= ap_phi_reg_pp0_iter1_phi_ln28_43_reg_2253;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_46_reg_2265 <= conv_1_out_0_1_q1;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_46_reg_2265 <= conv_1_out_2_1_q1;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_46_reg_2265 <= conv_1_out_1_1_q1;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_46_reg_2265 <= ap_phi_reg_pp0_iter1_phi_ln28_46_reg_2265;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_47_reg_2276 <= conv_1_out_0_2_q1;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_47_reg_2276 <= conv_1_out_2_2_q1;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_47_reg_2276 <= conv_1_out_1_2_q1;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_47_reg_2276 <= ap_phi_reg_pp0_iter1_phi_ln28_47_reg_2276;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_51_reg_2316 <= conv_1_out_0_1_q0;
    end else if (((trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_51_reg_2316 <= conv_1_out_2_1_q0;
    end else if (((trunc_ln28_reg_7532 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_51_reg_2316 <= conv_1_out_1_1_q0;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter2_phi_ln28_51_reg_2316 <= ap_phi_reg_pp0_iter1_phi_ln28_51_reg_2316;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_619)) begin
        if ((1'b1 == ap_condition_633)) begin
            ap_phi_reg_pp0_iter2_phi_ln28_6_reg_1763 <= conv_1_out_0_2_q0;
        end else if (((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter2_phi_ln28_6_reg_1763 <= conv_1_out_2_2_q0;
        end else if (((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter2_phi_ln28_6_reg_1763 <= conv_1_out_1_2_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln28_6_reg_1763 <= ap_phi_reg_pp0_iter1_phi_ln28_6_reg_1763;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_619)) begin
        if ((1'b1 == ap_condition_633)) begin
            ap_phi_reg_pp0_iter2_phi_ln28_7_reg_1775 <= conv_1_out_0_0_q0;
        end else if (((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter2_phi_ln28_7_reg_1775 <= conv_1_out_2_0_q0;
        end else if (((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter2_phi_ln28_7_reg_1775 <= conv_1_out_1_0_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln28_7_reg_1775 <= ap_phi_reg_pp0_iter1_phi_ln28_7_reg_1775;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_7459 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        f_0_reg_1633 <= select_ln28_53_reg_7474;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        f_0_reg_1633 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_7459 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_1622 <= add_ln10_reg_7463;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_1622 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_7459 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        r_0_reg_1644 <= r_reg_7490;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        r_0_reg_1644 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln10_reg_7463 <= add_ln10_fu_2437_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln28_22_reg_7716[12 : 5] <= add_ln28_22_fu_2697_p2[12 : 5];
        add_ln28_reg_7544[12 : 5] <= add_ln28_fu_2559_p2[12 : 5];
        conv_1_out_0_0_add_10_reg_7558 <= sext_ln28_fu_2593_p1;
        conv_1_out_0_0_add_12_reg_7568 <= sext_ln28_2_fu_2637_p1;
        conv_1_out_0_1_add_11_reg_7583 <= sext_ln28_1_fu_2615_p1;
        conv_1_out_0_1_add_9_reg_7573 <= zext_ln28_2_fu_2571_p1;
        conv_1_out_1_0_add_10_reg_7614 <= sext_ln28_fu_2593_p1;
        conv_1_out_1_0_add_12_reg_7624 <= sext_ln28_2_fu_2637_p1;
        conv_1_out_1_1_add_11_reg_7639 <= sext_ln28_1_fu_2615_p1;
        conv_1_out_1_1_add_9_reg_7629 <= zext_ln28_2_fu_2571_p1;
        conv_1_out_2_0_add_10_reg_7664 <= sext_ln28_fu_2593_p1;
        conv_1_out_2_0_add_12_reg_7674 <= sext_ln28_2_fu_2637_p1;
        conv_1_out_2_1_add_11_reg_7689 <= sext_ln28_1_fu_2615_p1;
        conv_1_out_2_1_add_9_reg_7679 <= zext_ln28_2_fu_2571_p1;
        tmp_145_reg_7536[12 : 8] <= tmp_145_fu_2541_p3[12 : 8];
        tmp_147_reg_7593[5 : 0] <= tmp_147_fu_2647_p4[5 : 0];
tmp_147_reg_7593[12 : 8] <= tmp_147_fu_2647_p4[12 : 8];
        tmp_152_reg_7709[12 : 8] <= tmp_152_fu_2679_p3[12 : 8];
        tmp_154_reg_7747[5 : 0] <= tmp_154_fu_2741_p4[5 : 0];
tmp_154_reg_7747[12 : 8] <= tmp_154_fu_2741_p4[12 : 8];
        trunc_ln28_reg_7532 <= trunc_ln28_fu_2537_p1;
        zext_ln14_reg_7509[5 : 0] <= zext_ln14_fu_2534_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln28_39_reg_8518 <= add_ln28_39_fu_3857_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_phi_ln28_10_reg_1787 <= ap_phi_reg_pp0_iter0_phi_ln28_10_reg_1787;
        ap_phi_reg_pp0_iter1_phi_ln28_11_reg_1799 <= ap_phi_reg_pp0_iter0_phi_ln28_11_reg_1799;
        ap_phi_reg_pp0_iter1_phi_ln28_14_reg_1951 <= ap_phi_reg_pp0_iter0_phi_ln28_14_reg_1951;
        ap_phi_reg_pp0_iter1_phi_ln28_15_reg_1962 <= ap_phi_reg_pp0_iter0_phi_ln28_15_reg_1962;
        ap_phi_reg_pp0_iter1_phi_ln28_18_reg_1974 <= ap_phi_reg_pp0_iter0_phi_ln28_18_reg_1974;
        ap_phi_reg_pp0_iter1_phi_ln28_19_reg_1986 <= ap_phi_reg_pp0_iter0_phi_ln28_19_reg_1986;
        ap_phi_reg_pp0_iter1_phi_ln28_22_reg_2012 <= ap_phi_reg_pp0_iter0_phi_ln28_22_reg_2012;
        ap_phi_reg_pp0_iter1_phi_ln28_23_reg_2023 <= ap_phi_reg_pp0_iter0_phi_ln28_23_reg_2023;
        ap_phi_reg_pp0_iter1_phi_ln28_26_reg_2077 <= ap_phi_reg_pp0_iter0_phi_ln28_26_reg_2077;
        ap_phi_reg_pp0_iter1_phi_ln28_27_reg_2088 <= ap_phi_reg_pp0_iter0_phi_ln28_27_reg_2088;
        ap_phi_reg_pp0_iter1_phi_ln28_2_reg_1739 <= ap_phi_reg_pp0_iter0_phi_ln28_2_reg_1739;
        ap_phi_reg_pp0_iter1_phi_ln28_30_reg_2114 <= ap_phi_reg_pp0_iter0_phi_ln28_30_reg_2114;
        ap_phi_reg_pp0_iter1_phi_ln28_31_reg_2125 <= ap_phi_reg_pp0_iter0_phi_ln28_31_reg_2125;
        ap_phi_reg_pp0_iter1_phi_ln28_34_reg_2151 <= ap_phi_reg_pp0_iter0_phi_ln28_34_reg_2151;
        ap_phi_reg_pp0_iter1_phi_ln28_35_reg_2162 <= ap_phi_reg_pp0_iter0_phi_ln28_35_reg_2162;
        ap_phi_reg_pp0_iter1_phi_ln28_39_reg_2216 <= ap_phi_reg_pp0_iter0_phi_ln28_39_reg_2216;
        ap_phi_reg_pp0_iter1_phi_ln28_3_reg_1751 <= ap_phi_reg_pp0_iter0_phi_ln28_3_reg_1751;
        ap_phi_reg_pp0_iter1_phi_ln28_42_reg_2242 <= ap_phi_reg_pp0_iter0_phi_ln28_42_reg_2242;
        ap_phi_reg_pp0_iter1_phi_ln28_43_reg_2253 <= ap_phi_reg_pp0_iter0_phi_ln28_43_reg_2253;
        ap_phi_reg_pp0_iter1_phi_ln28_46_reg_2265 <= ap_phi_reg_pp0_iter0_phi_ln28_46_reg_2265;
        ap_phi_reg_pp0_iter1_phi_ln28_47_reg_2276 <= ap_phi_reg_pp0_iter0_phi_ln28_47_reg_2276;
        ap_phi_reg_pp0_iter1_phi_ln28_51_reg_2316 <= ap_phi_reg_pp0_iter0_phi_ln28_51_reg_2316;
        ap_phi_reg_pp0_iter1_phi_ln28_6_reg_1763 <= ap_phi_reg_pp0_iter0_phi_ln28_6_reg_1763;
        ap_phi_reg_pp0_iter1_phi_ln28_7_reg_1775 <= ap_phi_reg_pp0_iter0_phi_ln28_7_reg_1775;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_1_out_0_0_add_14_reg_7829 <= sext_ln28_4_fu_2805_p1;
        conv_1_out_0_0_add_16_reg_7839 <= sext_ln28_6_fu_2845_p1;
        conv_1_out_0_1_add_13_reg_7844 <= sext_ln28_3_fu_2785_p1;
        conv_1_out_0_1_add_15_reg_7854 <= sext_ln28_5_fu_2825_p1;
        conv_1_out_1_0_add_14_reg_7879 <= sext_ln28_4_fu_2805_p1;
        conv_1_out_1_0_add_16_reg_7889 <= sext_ln28_6_fu_2845_p1;
        conv_1_out_1_1_add_13_reg_7894 <= sext_ln28_3_fu_2785_p1;
        conv_1_out_1_1_add_15_reg_7904 <= sext_ln28_5_fu_2825_p1;
        conv_1_out_2_0_add_14_reg_7929 <= sext_ln28_4_fu_2805_p1;
        conv_1_out_2_0_add_16_reg_7939 <= sext_ln28_6_fu_2845_p1;
        conv_1_out_2_1_add_13_reg_7944 <= sext_ln28_3_fu_2785_p1;
        conv_1_out_2_1_add_15_reg_7954 <= sext_ln28_5_fu_2825_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_1_out_0_1_add_17_reg_8201 <= sext_ln28_7_fu_3270_p1;
        conv_1_out_1_1_add_17_reg_8221 <= sext_ln28_7_fu_3270_p1;
        conv_1_out_2_1_add_17_reg_8241 <= sext_ln28_7_fu_3270_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln10_reg_7459 <= icmp_ln10_fu_2431_p2;
        icmp_ln10_reg_7459_pp0_iter1_reg <= icmp_ln10_reg_7459;
        icmp_ln10_reg_7459_pp0_iter2_reg <= icmp_ln10_reg_7459_pp0_iter1_reg;
        select_ln28_24_reg_8436 <= select_ln28_24_fu_3429_p3;
        select_ln28_28_reg_8443 <= select_ln28_28_fu_3479_p3;
        select_ln28_32_reg_8450 <= select_ln28_32_fu_3529_p3;
        select_ln28_36_reg_8457 <= select_ln28_36_fu_3579_p3;
        select_ln28_40_reg_8464 <= select_ln28_40_fu_3629_p3;
        select_ln28_44_reg_8471 <= select_ln28_44_fu_3679_p3;
        select_ln28_52_reg_7468_pp0_iter1_reg <= select_ln28_52_reg_7468;
        select_ln28_52_reg_7468_pp0_iter2_reg <= select_ln28_52_reg_7468_pp0_iter1_reg;
        select_ln28_53_reg_7474_pp0_iter1_reg <= select_ln28_53_reg_7474;
        select_ln28_53_reg_7474_pp0_iter2_reg <= select_ln28_53_reg_7474_pp0_iter1_reg;
        shl_ln_reg_7483_pp0_iter1_reg[4 : 1] <= shl_ln_reg_7483[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        max_pool_1_out_10_a_reg_8902 <= zext_ln35_1_fu_5803_p1;
        max_pool_1_out_11_a_reg_8907 <= zext_ln35_1_fu_5803_p1;
        max_pool_1_out_12_a_reg_8912 <= zext_ln35_1_fu_5803_p1;
        max_pool_1_out_6_ad_reg_8882 <= zext_ln35_1_fu_5803_p1;
        max_pool_1_out_7_ad_reg_8887 <= zext_ln35_1_fu_5803_p1;
        max_pool_1_out_8_ad_reg_8892 <= zext_ln35_1_fu_5803_p1;
        max_pool_1_out_9_ad_reg_8897 <= zext_ln35_1_fu_5803_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        phi_ln28_10_reg_1787 <= ap_phi_reg_pp0_iter2_phi_ln28_10_reg_1787;
        phi_ln28_11_reg_1799 <= ap_phi_reg_pp0_iter2_phi_ln28_11_reg_1799;
        phi_ln28_2_reg_1739 <= ap_phi_reg_pp0_iter2_phi_ln28_2_reg_1739;
        phi_ln28_3_reg_1751 <= ap_phi_reg_pp0_iter2_phi_ln28_3_reg_1751;
        phi_ln28_6_reg_1763 <= ap_phi_reg_pp0_iter2_phi_ln28_6_reg_1763;
        phi_ln28_7_reg_1775 <= ap_phi_reg_pp0_iter2_phi_ln28_7_reg_1775;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        phi_ln28_15_reg_1962 <= ap_phi_reg_pp0_iter2_phi_ln28_15_reg_1962;
        phi_ln28_18_reg_1974 <= ap_phi_reg_pp0_iter2_phi_ln28_18_reg_1974;
        phi_ln28_19_reg_1986 <= ap_phi_reg_pp0_iter2_phi_ln28_19_reg_1986;
        phi_ln28_23_reg_2023 <= ap_phi_reg_pp0_iter2_phi_ln28_23_reg_2023;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        phi_ln28_27_reg_2088 <= ap_phi_reg_pp0_iter2_phi_ln28_27_reg_2088;
        phi_ln28_31_reg_2125 <= ap_phi_reg_pp0_iter2_phi_ln28_31_reg_2125;
        phi_ln28_35_reg_2162 <= ap_phi_reg_pp0_iter2_phi_ln28_35_reg_2162;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        phi_ln28_39_reg_2216 <= ap_phi_reg_pp0_iter2_phi_ln28_39_reg_2216;
        phi_ln28_43_reg_2253 <= ap_phi_reg_pp0_iter2_phi_ln28_43_reg_2253;
        phi_ln28_47_reg_2276 <= ap_phi_reg_pp0_iter2_phi_ln28_47_reg_2276;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        phi_ln28_51_reg_2316 <= ap_phi_reg_pp0_iter2_phi_ln28_51_reg_2316;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln10_reg_7459 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        r_reg_7490 <= r_fu_2485_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        select_ln28_10_reg_8617 <= select_ln28_10_fu_4345_p3;
        select_ln28_14_reg_8624 <= select_ln28_14_fu_4528_p3;
        select_ln28_22_reg_8631 <= select_ln28_22_fu_4711_p3;
        select_ln28_2_reg_8603 <= select_ln28_2_fu_3979_p3;
        select_ln28_48_reg_8728 <= select_ln28_48_fu_4761_p3;
        select_ln28_6_reg_8610 <= select_ln28_6_fu_4162_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        select_ln28_12_reg_8175 <= select_ln28_12_fu_3152_p3;
        select_ln28_16_reg_8182 <= select_ln28_16_fu_3202_p3;
        select_ln28_20_reg_8189 <= select_ln28_20_fu_3252_p3;
        select_ln28_4_reg_8101 <= select_ln28_4_fu_3052_p3;
        select_ln28_8_reg_8138 <= select_ln28_8_fu_3102_p3;
        select_ln28_reg_7974 <= select_ln28_fu_2929_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        select_ln28_18_reg_8765 <= select_ln28_18_fu_4953_p3;
        select_ln28_26_reg_8772 <= select_ln28_26_fu_5136_p3;
        select_ln28_30_reg_8779 <= select_ln28_30_fu_5319_p3;
        select_ln28_34_reg_8786 <= select_ln28_34_fu_5502_p3;
        select_ln28_38_reg_8793 <= select_ln28_38_fu_5685_p3;
        select_ln28_45_reg_8845 <= select_ln28_45_fu_5776_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        select_ln28_42_reg_8917 <= select_ln28_42_fu_6541_p3;
        select_ln28_46_reg_8924 <= select_ln28_46_fu_6632_p3;
        select_ln28_50_reg_8931 <= select_ln28_50_fu_6814_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_fu_2431_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln28_52_reg_7468 <= select_ln28_52_fu_2455_p3;
        shl_ln_reg_7483[4 : 1] <= shl_ln_fu_2471_p3[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_fu_2431_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln28_53_reg_7474 <= select_ln28_53_fu_2463_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_7459 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_144_reg_7495 <= {{mul_ln28_fu_2493_p2[11:7]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_151_reg_7502 <= {{mul_ln28_1_fu_2518_p2[11:7]}};
    end
end

always @ (*) begin
    if ((icmp_ln10_fu_2431_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln10_reg_7459 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_f_0_phi_fu_1637_p4 = select_ln28_53_reg_7474;
    end else begin
        ap_phi_mux_f_0_phi_fu_1637_p4 = f_0_reg_1633;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln10_reg_7459 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_1626_p4 = add_ln10_reg_7463;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_1626_p4 = indvar_flatten_reg_1622;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1167)) begin
        if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1))) begin
            ap_phi_mux_phi_ln28_12_phi_fu_1700_p6 = conv_1_out_2_0_q0;
        end else if ((trunc_ln28_reg_7532 == 3'd1)) begin
            ap_phi_mux_phi_ln28_12_phi_fu_1700_p6 = conv_1_out_1_0_q0;
        end else if ((trunc_ln28_reg_7532 == 3'd0)) begin
            ap_phi_mux_phi_ln28_12_phi_fu_1700_p6 = conv_1_out_0_0_q0;
        end else begin
            ap_phi_mux_phi_ln28_12_phi_fu_1700_p6 = ap_phi_reg_pp0_iter1_phi_ln28_12_reg_1697;
        end
    end else begin
        ap_phi_mux_phi_ln28_12_phi_fu_1700_p6 = ap_phi_reg_pp0_iter1_phi_ln28_12_reg_1697;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1186)) begin
        if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1))) begin
            ap_phi_mux_phi_ln28_13_phi_fu_1940_p6 = conv_1_out_2_1_q1;
        end else if ((trunc_ln28_reg_7532 == 3'd1)) begin
            ap_phi_mux_phi_ln28_13_phi_fu_1940_p6 = conv_1_out_1_1_q1;
        end else if ((trunc_ln28_reg_7532 == 3'd0)) begin
            ap_phi_mux_phi_ln28_13_phi_fu_1940_p6 = conv_1_out_0_1_q1;
        end else begin
            ap_phi_mux_phi_ln28_13_phi_fu_1940_p6 = ap_phi_reg_pp0_iter2_phi_ln28_13_reg_1937;
        end
    end else begin
        ap_phi_mux_phi_ln28_13_phi_fu_1940_p6 = ap_phi_reg_pp0_iter2_phi_ln28_13_reg_1937;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1167)) begin
        if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1))) begin
            ap_phi_mux_phi_ln28_16_phi_fu_1714_p6 = conv_1_out_2_2_q1;
        end else if ((trunc_ln28_reg_7532 == 3'd1)) begin
            ap_phi_mux_phi_ln28_16_phi_fu_1714_p6 = conv_1_out_1_2_q1;
        end else if ((trunc_ln28_reg_7532 == 3'd0)) begin
            ap_phi_mux_phi_ln28_16_phi_fu_1714_p6 = conv_1_out_0_2_q1;
        end else begin
            ap_phi_mux_phi_ln28_16_phi_fu_1714_p6 = ap_phi_reg_pp0_iter1_phi_ln28_16_reg_1711;
        end
    end else begin
        ap_phi_mux_phi_ln28_16_phi_fu_1714_p6 = ap_phi_reg_pp0_iter1_phi_ln28_16_reg_1711;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1193)) begin
        if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1))) begin
            ap_phi_mux_phi_ln28_17_phi_fu_2052_p6 = conv_1_out_2_0_q0;
        end else if ((trunc_ln28_reg_7532 == 3'd1)) begin
            ap_phi_mux_phi_ln28_17_phi_fu_2052_p6 = conv_1_out_1_0_q0;
        end else if ((trunc_ln28_reg_7532 == 3'd0)) begin
            ap_phi_mux_phi_ln28_17_phi_fu_2052_p6 = conv_1_out_0_0_q0;
        end else begin
            ap_phi_mux_phi_ln28_17_phi_fu_2052_p6 = ap_phi_reg_pp0_iter2_phi_ln28_17_reg_2049;
        end
    end else begin
        ap_phi_mux_phi_ln28_17_phi_fu_2052_p6 = ap_phi_reg_pp0_iter2_phi_ln28_17_reg_2049;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1186)) begin
        if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1))) begin
            ap_phi_mux_phi_ln28_1_phi_fu_1898_p6 = conv_1_out_2_1_q0;
        end else if ((trunc_ln28_reg_7532 == 3'd1)) begin
            ap_phi_mux_phi_ln28_1_phi_fu_1898_p6 = conv_1_out_1_1_q0;
        end else if ((trunc_ln28_reg_7532 == 3'd0)) begin
            ap_phi_mux_phi_ln28_1_phi_fu_1898_p6 = conv_1_out_0_1_q0;
        end else begin
            ap_phi_mux_phi_ln28_1_phi_fu_1898_p6 = ap_phi_reg_pp0_iter2_phi_ln28_1_reg_1895;
        end
    end else begin
        ap_phi_mux_phi_ln28_1_phi_fu_1898_p6 = ap_phi_reg_pp0_iter2_phi_ln28_1_reg_1895;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1167)) begin
        if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1))) begin
            ap_phi_mux_phi_ln28_20_phi_fu_1728_p6 = conv_1_out_2_1_q0;
        end else if ((trunc_ln28_reg_7532 == 3'd1)) begin
            ap_phi_mux_phi_ln28_20_phi_fu_1728_p6 = conv_1_out_1_1_q0;
        end else if ((trunc_ln28_reg_7532 == 3'd0)) begin
            ap_phi_mux_phi_ln28_20_phi_fu_1728_p6 = conv_1_out_0_1_q0;
        end else begin
            ap_phi_mux_phi_ln28_20_phi_fu_1728_p6 = ap_phi_reg_pp0_iter1_phi_ln28_20_reg_1725;
        end
    end else begin
        ap_phi_mux_phi_ln28_20_phi_fu_1728_p6 = ap_phi_reg_pp0_iter1_phi_ln28_20_reg_1725;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1186)) begin
        if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1))) begin
            ap_phi_mux_phi_ln28_21_phi_fu_2001_p6 = conv_1_out_2_2_q1;
        end else if ((trunc_ln28_reg_7532 == 3'd1)) begin
            ap_phi_mux_phi_ln28_21_phi_fu_2001_p6 = conv_1_out_1_2_q1;
        end else if ((trunc_ln28_reg_7532 == 3'd0)) begin
            ap_phi_mux_phi_ln28_21_phi_fu_2001_p6 = conv_1_out_0_2_q1;
        end else begin
            ap_phi_mux_phi_ln28_21_phi_fu_2001_p6 = ap_phi_reg_pp0_iter2_phi_ln28_21_reg_1998;
        end
    end else begin
        ap_phi_mux_phi_ln28_21_phi_fu_2001_p6 = ap_phi_reg_pp0_iter2_phi_ln28_21_reg_1998;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1178)) begin
        if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1))) begin
            ap_phi_mux_phi_ln28_24_phi_fu_1814_p6 = conv_1_out_2_0_q1;
        end else if ((trunc_ln28_reg_7532 == 3'd1)) begin
            ap_phi_mux_phi_ln28_24_phi_fu_1814_p6 = conv_1_out_1_0_q1;
        end else if ((trunc_ln28_reg_7532 == 3'd0)) begin
            ap_phi_mux_phi_ln28_24_phi_fu_1814_p6 = conv_1_out_0_0_q1;
        end else begin
            ap_phi_mux_phi_ln28_24_phi_fu_1814_p6 = ap_phi_reg_pp0_iter2_phi_ln28_24_reg_1811;
        end
    end else begin
        ap_phi_mux_phi_ln28_24_phi_fu_1814_p6 = ap_phi_reg_pp0_iter2_phi_ln28_24_reg_1811;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1193)) begin
        if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1))) begin
            ap_phi_mux_phi_ln28_25_phi_fu_2066_p6 = conv_1_out_2_1_q0;
        end else if ((trunc_ln28_reg_7532 == 3'd1)) begin
            ap_phi_mux_phi_ln28_25_phi_fu_2066_p6 = conv_1_out_1_1_q0;
        end else if ((trunc_ln28_reg_7532 == 3'd0)) begin
            ap_phi_mux_phi_ln28_25_phi_fu_2066_p6 = conv_1_out_0_1_q0;
        end else begin
            ap_phi_mux_phi_ln28_25_phi_fu_2066_p6 = ap_phi_reg_pp0_iter2_phi_ln28_25_reg_2063;
        end
    end else begin
        ap_phi_mux_phi_ln28_25_phi_fu_2066_p6 = ap_phi_reg_pp0_iter2_phi_ln28_25_reg_2063;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1178)) begin
        if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1))) begin
            ap_phi_mux_phi_ln28_28_phi_fu_1828_p6 = conv_1_out_2_2_q0;
        end else if ((trunc_ln28_reg_7532 == 3'd1)) begin
            ap_phi_mux_phi_ln28_28_phi_fu_1828_p6 = conv_1_out_1_2_q0;
        end else if ((trunc_ln28_reg_7532 == 3'd0)) begin
            ap_phi_mux_phi_ln28_28_phi_fu_1828_p6 = conv_1_out_0_2_q0;
        end else begin
            ap_phi_mux_phi_ln28_28_phi_fu_1828_p6 = ap_phi_reg_pp0_iter2_phi_ln28_28_reg_1825;
        end
    end else begin
        ap_phi_mux_phi_ln28_28_phi_fu_1828_p6 = ap_phi_reg_pp0_iter2_phi_ln28_28_reg_1825;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1193)) begin
        if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1))) begin
            ap_phi_mux_phi_ln28_29_phi_fu_2103_p6 = conv_1_out_2_0_q1;
        end else if ((trunc_ln28_reg_7532 == 3'd1)) begin
            ap_phi_mux_phi_ln28_29_phi_fu_2103_p6 = conv_1_out_1_0_q1;
        end else if ((trunc_ln28_reg_7532 == 3'd0)) begin
            ap_phi_mux_phi_ln28_29_phi_fu_2103_p6 = conv_1_out_0_0_q1;
        end else begin
            ap_phi_mux_phi_ln28_29_phi_fu_2103_p6 = ap_phi_reg_pp0_iter2_phi_ln28_29_reg_2100;
        end
    end else begin
        ap_phi_mux_phi_ln28_29_phi_fu_2103_p6 = ap_phi_reg_pp0_iter2_phi_ln28_29_reg_2100;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1178)) begin
        if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1))) begin
            ap_phi_mux_phi_ln28_32_phi_fu_1842_p6 = conv_1_out_2_1_q1;
        end else if ((trunc_ln28_reg_7532 == 3'd1)) begin
            ap_phi_mux_phi_ln28_32_phi_fu_1842_p6 = conv_1_out_1_1_q1;
        end else if ((trunc_ln28_reg_7532 == 3'd0)) begin
            ap_phi_mux_phi_ln28_32_phi_fu_1842_p6 = conv_1_out_0_1_q1;
        end else begin
            ap_phi_mux_phi_ln28_32_phi_fu_1842_p6 = ap_phi_reg_pp0_iter2_phi_ln28_32_reg_1839;
        end
    end else begin
        ap_phi_mux_phi_ln28_32_phi_fu_1842_p6 = ap_phi_reg_pp0_iter2_phi_ln28_32_reg_1839;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1193)) begin
        if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1))) begin
            ap_phi_mux_phi_ln28_33_phi_fu_2140_p6 = conv_1_out_2_2_q0;
        end else if ((trunc_ln28_reg_7532 == 3'd1)) begin
            ap_phi_mux_phi_ln28_33_phi_fu_2140_p6 = conv_1_out_1_2_q0;
        end else if ((trunc_ln28_reg_7532 == 3'd0)) begin
            ap_phi_mux_phi_ln28_33_phi_fu_2140_p6 = conv_1_out_0_2_q0;
        end else begin
            ap_phi_mux_phi_ln28_33_phi_fu_2140_p6 = ap_phi_reg_pp0_iter2_phi_ln28_33_reg_2137;
        end
    end else begin
        ap_phi_mux_phi_ln28_33_phi_fu_2140_p6 = ap_phi_reg_pp0_iter2_phi_ln28_33_reg_2137;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1178)) begin
        if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1))) begin
            ap_phi_mux_phi_ln28_36_phi_fu_1856_p6 = conv_1_out_2_0_q0;
        end else if ((trunc_ln28_reg_7532 == 3'd1)) begin
            ap_phi_mux_phi_ln28_36_phi_fu_1856_p6 = conv_1_out_1_0_q0;
        end else if ((trunc_ln28_reg_7532 == 3'd0)) begin
            ap_phi_mux_phi_ln28_36_phi_fu_1856_p6 = conv_1_out_0_0_q0;
        end else begin
            ap_phi_mux_phi_ln28_36_phi_fu_1856_p6 = ap_phi_reg_pp0_iter2_phi_ln28_36_reg_1853;
        end
    end else begin
        ap_phi_mux_phi_ln28_36_phi_fu_1856_p6 = ap_phi_reg_pp0_iter2_phi_ln28_36_reg_1853;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1193)) begin
        if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1))) begin
            ap_phi_mux_phi_ln28_37_phi_fu_2177_p6 = conv_1_out_2_1_q1;
        end else if ((trunc_ln28_reg_7532 == 3'd1)) begin
            ap_phi_mux_phi_ln28_37_phi_fu_2177_p6 = conv_1_out_1_1_q1;
        end else if ((trunc_ln28_reg_7532 == 3'd0)) begin
            ap_phi_mux_phi_ln28_37_phi_fu_2177_p6 = conv_1_out_0_1_q1;
        end else begin
            ap_phi_mux_phi_ln28_37_phi_fu_2177_p6 = ap_phi_reg_pp0_iter2_phi_ln28_37_reg_2174;
        end
    end else begin
        ap_phi_mux_phi_ln28_37_phi_fu_2177_p6 = ap_phi_reg_pp0_iter2_phi_ln28_37_reg_2174;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1193)) begin
        if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1))) begin
            ap_phi_mux_phi_ln28_38_phi_fu_2191_p6 = conv_1_out_0_0_q0;
        end else if ((trunc_ln28_reg_7532 == 3'd1)) begin
            ap_phi_mux_phi_ln28_38_phi_fu_2191_p6 = conv_1_out_2_0_q0;
        end else if ((trunc_ln28_reg_7532 == 3'd0)) begin
            ap_phi_mux_phi_ln28_38_phi_fu_2191_p6 = conv_1_out_1_0_q0;
        end else begin
            ap_phi_mux_phi_ln28_38_phi_fu_2191_p6 = ap_phi_reg_pp0_iter2_phi_ln28_38_reg_2188;
        end
    end else begin
        ap_phi_mux_phi_ln28_38_phi_fu_2191_p6 = ap_phi_reg_pp0_iter2_phi_ln28_38_reg_2188;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1178)) begin
        if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1))) begin
            ap_phi_mux_phi_ln28_40_phi_fu_1870_p6 = conv_1_out_2_2_q1;
        end else if ((trunc_ln28_reg_7532 == 3'd1)) begin
            ap_phi_mux_phi_ln28_40_phi_fu_1870_p6 = conv_1_out_1_2_q1;
        end else if ((trunc_ln28_reg_7532 == 3'd0)) begin
            ap_phi_mux_phi_ln28_40_phi_fu_1870_p6 = conv_1_out_0_2_q1;
        end else begin
            ap_phi_mux_phi_ln28_40_phi_fu_1870_p6 = ap_phi_reg_pp0_iter2_phi_ln28_40_reg_1867;
        end
    end else begin
        ap_phi_mux_phi_ln28_40_phi_fu_1870_p6 = ap_phi_reg_pp0_iter2_phi_ln28_40_reg_1867;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1196)) begin
        if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1))) begin
            ap_phi_mux_phi_ln28_41_phi_fu_2231_p6 = conv_1_out_2_0_q0;
        end else if ((trunc_ln28_reg_7532 == 3'd1)) begin
            ap_phi_mux_phi_ln28_41_phi_fu_2231_p6 = conv_1_out_1_0_q0;
        end else if ((trunc_ln28_reg_7532 == 3'd0)) begin
            ap_phi_mux_phi_ln28_41_phi_fu_2231_p6 = conv_1_out_0_0_q0;
        end else begin
            ap_phi_mux_phi_ln28_41_phi_fu_2231_p6 = ap_phi_reg_pp0_iter2_phi_ln28_41_reg_2228;
        end
    end else begin
        ap_phi_mux_phi_ln28_41_phi_fu_2231_p6 = ap_phi_reg_pp0_iter2_phi_ln28_41_reg_2228;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1178)) begin
        if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1))) begin
            ap_phi_mux_phi_ln28_44_phi_fu_1884_p6 = conv_1_out_2_1_q0;
        end else if ((trunc_ln28_reg_7532 == 3'd1)) begin
            ap_phi_mux_phi_ln28_44_phi_fu_1884_p6 = conv_1_out_1_1_q0;
        end else if ((trunc_ln28_reg_7532 == 3'd0)) begin
            ap_phi_mux_phi_ln28_44_phi_fu_1884_p6 = conv_1_out_0_1_q0;
        end else begin
            ap_phi_mux_phi_ln28_44_phi_fu_1884_p6 = ap_phi_reg_pp0_iter2_phi_ln28_44_reg_1881;
        end
    end else begin
        ap_phi_mux_phi_ln28_44_phi_fu_1884_p6 = ap_phi_reg_pp0_iter2_phi_ln28_44_reg_1881;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1193)) begin
        if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1))) begin
            ap_phi_mux_phi_ln28_45_phi_fu_2205_p6 = conv_1_out_2_2_q1;
        end else if ((trunc_ln28_reg_7532 == 3'd1)) begin
            ap_phi_mux_phi_ln28_45_phi_fu_2205_p6 = conv_1_out_1_2_q1;
        end else if ((trunc_ln28_reg_7532 == 3'd0)) begin
            ap_phi_mux_phi_ln28_45_phi_fu_2205_p6 = conv_1_out_0_2_q1;
        end else begin
            ap_phi_mux_phi_ln28_45_phi_fu_2205_p6 = ap_phi_reg_pp0_iter2_phi_ln28_45_reg_2202;
        end
    end else begin
        ap_phi_mux_phi_ln28_45_phi_fu_2205_p6 = ap_phi_reg_pp0_iter2_phi_ln28_45_reg_2202;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1186)) begin
        if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1))) begin
            ap_phi_mux_phi_ln28_48_phi_fu_2038_p6 = conv_1_out_2_0_q1;
        end else if ((trunc_ln28_reg_7532 == 3'd1)) begin
            ap_phi_mux_phi_ln28_48_phi_fu_2038_p6 = conv_1_out_1_0_q1;
        end else if ((trunc_ln28_reg_7532 == 3'd0)) begin
            ap_phi_mux_phi_ln28_48_phi_fu_2038_p6 = conv_1_out_0_0_q1;
        end else begin
            ap_phi_mux_phi_ln28_48_phi_fu_2038_p6 = ap_phi_reg_pp0_iter2_phi_ln28_48_reg_2035;
        end
    end else begin
        ap_phi_mux_phi_ln28_48_phi_fu_2038_p6 = ap_phi_reg_pp0_iter2_phi_ln28_48_reg_2035;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1196)) begin
        if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1))) begin
            ap_phi_mux_phi_ln28_49_phi_fu_2291_p6 = conv_1_out_2_1_q0;
        end else if ((trunc_ln28_reg_7532 == 3'd1)) begin
            ap_phi_mux_phi_ln28_49_phi_fu_2291_p6 = conv_1_out_1_1_q0;
        end else if ((trunc_ln28_reg_7532 == 3'd0)) begin
            ap_phi_mux_phi_ln28_49_phi_fu_2291_p6 = conv_1_out_0_1_q0;
        end else begin
            ap_phi_mux_phi_ln28_49_phi_fu_2291_p6 = ap_phi_reg_pp0_iter2_phi_ln28_49_reg_2288;
        end
    end else begin
        ap_phi_mux_phi_ln28_49_phi_fu_2291_p6 = ap_phi_reg_pp0_iter2_phi_ln28_49_reg_2288;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1167)) begin
        if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1))) begin
            ap_phi_mux_phi_ln28_4_phi_fu_1672_p6 = conv_1_out_2_2_q0;
        end else if ((trunc_ln28_reg_7532 == 3'd1)) begin
            ap_phi_mux_phi_ln28_4_phi_fu_1672_p6 = conv_1_out_1_2_q0;
        end else if ((trunc_ln28_reg_7532 == 3'd0)) begin
            ap_phi_mux_phi_ln28_4_phi_fu_1672_p6 = conv_1_out_0_2_q0;
        end else begin
            ap_phi_mux_phi_ln28_4_phi_fu_1672_p6 = ap_phi_reg_pp0_iter1_phi_ln28_4_reg_1669;
        end
    end else begin
        ap_phi_mux_phi_ln28_4_phi_fu_1672_p6 = ap_phi_reg_pp0_iter1_phi_ln28_4_reg_1669;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1196)) begin
        if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1))) begin
            ap_phi_mux_phi_ln28_50_phi_fu_2305_p6 = conv_1_out_0_0_q0;
        end else if ((trunc_ln28_reg_7532 == 3'd1)) begin
            ap_phi_mux_phi_ln28_50_phi_fu_2305_p6 = conv_1_out_2_0_q0;
        end else if ((trunc_ln28_reg_7532 == 3'd0)) begin
            ap_phi_mux_phi_ln28_50_phi_fu_2305_p6 = conv_1_out_1_0_q0;
        end else begin
            ap_phi_mux_phi_ln28_50_phi_fu_2305_p6 = ap_phi_reg_pp0_iter2_phi_ln28_50_reg_2302;
        end
    end else begin
        ap_phi_mux_phi_ln28_50_phi_fu_2305_p6 = ap_phi_reg_pp0_iter2_phi_ln28_50_reg_2302;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1186)) begin
        if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1))) begin
            ap_phi_mux_phi_ln28_5_phi_fu_1912_p6 = conv_1_out_2_0_q0;
        end else if ((trunc_ln28_reg_7532 == 3'd1)) begin
            ap_phi_mux_phi_ln28_5_phi_fu_1912_p6 = conv_1_out_1_0_q0;
        end else if ((trunc_ln28_reg_7532 == 3'd0)) begin
            ap_phi_mux_phi_ln28_5_phi_fu_1912_p6 = conv_1_out_0_0_q0;
        end else begin
            ap_phi_mux_phi_ln28_5_phi_fu_1912_p6 = ap_phi_reg_pp0_iter2_phi_ln28_5_reg_1909;
        end
    end else begin
        ap_phi_mux_phi_ln28_5_phi_fu_1912_p6 = ap_phi_reg_pp0_iter2_phi_ln28_5_reg_1909;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1167)) begin
        if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1))) begin
            ap_phi_mux_phi_ln28_8_phi_fu_1686_p6 = conv_1_out_2_1_q1;
        end else if ((trunc_ln28_reg_7532 == 3'd1)) begin
            ap_phi_mux_phi_ln28_8_phi_fu_1686_p6 = conv_1_out_1_1_q1;
        end else if ((trunc_ln28_reg_7532 == 3'd0)) begin
            ap_phi_mux_phi_ln28_8_phi_fu_1686_p6 = conv_1_out_0_1_q1;
        end else begin
            ap_phi_mux_phi_ln28_8_phi_fu_1686_p6 = ap_phi_reg_pp0_iter1_phi_ln28_8_reg_1683;
        end
    end else begin
        ap_phi_mux_phi_ln28_8_phi_fu_1686_p6 = ap_phi_reg_pp0_iter1_phi_ln28_8_reg_1683;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1186)) begin
        if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1))) begin
            ap_phi_mux_phi_ln28_9_phi_fu_1926_p6 = conv_1_out_2_2_q0;
        end else if ((trunc_ln28_reg_7532 == 3'd1)) begin
            ap_phi_mux_phi_ln28_9_phi_fu_1926_p6 = conv_1_out_1_2_q0;
        end else if ((trunc_ln28_reg_7532 == 3'd0)) begin
            ap_phi_mux_phi_ln28_9_phi_fu_1926_p6 = conv_1_out_0_2_q0;
        end else begin
            ap_phi_mux_phi_ln28_9_phi_fu_1926_p6 = ap_phi_reg_pp0_iter2_phi_ln28_9_reg_1923;
        end
    end else begin
        ap_phi_mux_phi_ln28_9_phi_fu_1926_p6 = ap_phi_reg_pp0_iter2_phi_ln28_9_reg_1923;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1167)) begin
        if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1))) begin
            ap_phi_mux_phi_ln28_phi_fu_1658_p6 = conv_1_out_2_0_q1;
        end else if ((trunc_ln28_reg_7532 == 3'd1)) begin
            ap_phi_mux_phi_ln28_phi_fu_1658_p6 = conv_1_out_1_0_q1;
        end else if ((trunc_ln28_reg_7532 == 3'd0)) begin
            ap_phi_mux_phi_ln28_phi_fu_1658_p6 = conv_1_out_0_0_q1;
        end else begin
            ap_phi_mux_phi_ln28_phi_fu_1658_p6 = ap_phi_reg_pp0_iter1_phi_ln28_reg_1655;
        end
    end else begin
        ap_phi_mux_phi_ln28_phi_fu_1658_p6 = ap_phi_reg_pp0_iter1_phi_ln28_reg_1655;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln10_reg_7459 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_r_0_phi_fu_1648_p4 = r_reg_7490;
    end else begin
        ap_phi_mux_r_0_phi_fu_1648_p4 = r_0_reg_1644;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        conv_1_out_0_0_address0 = sext_ln28_15_fu_4769_p1;
    end else if (((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        conv_1_out_0_0_address0 = conv_1_out_0_0_add_16_reg_7839;
    end else if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        conv_1_out_0_0_address0 = sext_ln28_13_fu_3822_p1;
    end else if (((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        conv_1_out_0_0_address0 = conv_1_out_0_0_add_12_reg_7568;
    end else if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_1_out_0_0_address0 = sext_ln28_11_fu_3324_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_1_out_0_0_address0 = conv_1_out_0_0_add_10_reg_7558;
    end else if (((1'b0 == ap_block_pp0_stage4) & (trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_1_out_0_0_address0 = sext_ln28_5_fu_2825_p1;
    end else if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage4) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_1_out_0_0_address0 = sext_ln28_10_fu_2967_p1;
    end else if (((trunc_ln28_fu_2537_p1 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        conv_1_out_0_0_address0 = sext_ln28_1_fu_2615_p1;
    end else if ((~(trunc_ln28_fu_2537_p1 == 3'd0) & ~(trunc_ln28_fu_2537_p1 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        conv_1_out_0_0_address0 = sext_ln28_8_fu_2731_p1;
    end else begin
        conv_1_out_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        conv_1_out_0_0_address1 = sext_ln28_14_fu_3842_p1;
    end else if (((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        conv_1_out_0_0_address1 = conv_1_out_0_0_add_14_reg_7829;
    end else if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_1_out_0_0_address1 = sext_ln28_7_fu_3270_p1;
    end else if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_1_out_0_0_address1 = sext_ln28_12_fu_3344_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_1_out_0_0_address1 = sext_ln28_3_fu_2785_p1;
    end else if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage4) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_1_out_0_0_address1 = sext_ln28_9_fu_2947_p1;
    end else if ((~(trunc_ln28_fu_2537_p1 == 3'd0) & ~(trunc_ln28_fu_2537_p1 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        conv_1_out_0_0_address1 = zext_ln28_11_fu_2709_p1;
    end else if (((trunc_ln28_fu_2537_p1 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        conv_1_out_0_0_address1 = zext_ln28_2_fu_2571_p1;
    end else begin
        conv_1_out_0_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln28_fu_2537_p1 == 3'd0) & ~(trunc_ln28_fu_2537_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((trunc_ln28_fu_2537_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln28_reg_7532 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln28_reg_7532 == 3'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_1_out_0_0_ce0 = 1'b1;
    end else begin
        conv_1_out_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln28_fu_2537_p1 == 3'd0) & ~(trunc_ln28_fu_2537_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((trunc_ln28_fu_2537_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln28_reg_7532 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln28_reg_7532 == 3'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_1_out_0_0_ce1 = 1'b1;
    end else begin
        conv_1_out_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        conv_1_out_0_1_address0 = sext_ln28_15_fu_4769_p1;
    end else if (((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        conv_1_out_0_1_address0 = conv_1_out_0_1_add_17_reg_8201;
    end else if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        conv_1_out_0_1_address0 = sext_ln28_13_fu_3822_p1;
    end else if (((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        conv_1_out_0_1_address0 = conv_1_out_0_1_add_13_reg_7844;
    end else if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_1_out_0_1_address0 = sext_ln28_11_fu_3324_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_1_out_0_1_address0 = conv_1_out_0_1_add_9_reg_7573;
    end else if (((1'b0 == ap_block_pp0_stage4) & (trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_1_out_0_1_address0 = sext_ln28_6_fu_2845_p1;
    end else if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage4) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_1_out_0_1_address0 = sext_ln28_10_fu_2967_p1;
    end else if (((trunc_ln28_fu_2537_p1 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        conv_1_out_0_1_address0 = sext_ln28_2_fu_2637_p1;
    end else if ((~(trunc_ln28_fu_2537_p1 == 3'd0) & ~(trunc_ln28_fu_2537_p1 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        conv_1_out_0_1_address0 = sext_ln28_8_fu_2731_p1;
    end else begin
        conv_1_out_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        conv_1_out_0_1_address1 = sext_ln28_14_fu_3842_p1;
    end else if (((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        conv_1_out_0_1_address1 = conv_1_out_0_1_add_15_reg_7854;
    end else if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_1_out_0_1_address1 = sext_ln28_12_fu_3344_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_1_out_0_1_address1 = conv_1_out_0_1_add_11_reg_7583;
    end else if (((1'b0 == ap_block_pp0_stage4) & (trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_1_out_0_1_address1 = sext_ln28_4_fu_2805_p1;
    end else if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage4) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_1_out_0_1_address1 = sext_ln28_9_fu_2947_p1;
    end else if (((trunc_ln28_fu_2537_p1 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        conv_1_out_0_1_address1 = sext_ln28_fu_2593_p1;
    end else if ((~(trunc_ln28_fu_2537_p1 == 3'd0) & ~(trunc_ln28_fu_2537_p1 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        conv_1_out_0_1_address1 = zext_ln28_11_fu_2709_p1;
    end else begin
        conv_1_out_0_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln28_fu_2537_p1 == 3'd0) & ~(trunc_ln28_fu_2537_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((trunc_ln28_fu_2537_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln28_reg_7532 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln28_reg_7532 == 3'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_1_out_0_1_ce0 = 1'b1;
    end else begin
        conv_1_out_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln28_fu_2537_p1 == 3'd0) & ~(trunc_ln28_fu_2537_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((trunc_ln28_fu_2537_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln28_reg_7532 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln28_reg_7532 == 3'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_1_out_0_1_ce1 = 1'b1;
    end else begin
        conv_1_out_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        conv_1_out_0_2_address0 = tmp_157_fu_3867_p3;
    end else if (((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        conv_1_out_0_2_address0 = zext_ln28_6_fu_3697_p1;
    end else if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_1_out_0_2_address0 = tmp_156_fu_3359_p3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_1_out_0_2_address0 = zext_ln28_4_fu_3290_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_1_out_0_2_address0 = tmp_149_fu_2860_p3;
    end else if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage4) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_1_out_0_2_address0 = tmp_155_fu_2982_p3;
    end else if ((~(trunc_ln28_fu_2537_p1 == 3'd0) & ~(trunc_ln28_fu_2537_p1 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        conv_1_out_0_2_address0 = zext_ln28_8_fu_2749_p1;
    end else if (((trunc_ln28_fu_2537_p1 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        conv_1_out_0_2_address0 = zext_ln28_3_fu_2655_p1;
    end else begin
        conv_1_out_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        conv_1_out_0_2_address1 = zext_ln28_15_fu_3888_p1;
    end else if (((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        conv_1_out_0_2_address1 = zext_ln28_7_fu_3714_p1;
    end else if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_1_out_0_2_address1 = zext_ln28_14_fu_3380_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_1_out_0_2_address1 = zext_ln28_5_fu_3307_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_1_out_0_2_address1 = tmp_150_fu_2876_p3;
    end else if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage4) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_1_out_0_2_address1 = zext_ln28_13_fu_3003_p1;
    end else if (((trunc_ln28_fu_2537_p1 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        conv_1_out_0_2_address1 = tmp_148_fu_2668_p3;
    end else if ((~(trunc_ln28_fu_2537_p1 == 3'd0) & ~(trunc_ln28_fu_2537_p1 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        conv_1_out_0_2_address1 = zext_ln28_12_fu_2768_p1;
    end else begin
        conv_1_out_0_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln28_fu_2537_p1 == 3'd0) & ~(trunc_ln28_fu_2537_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((trunc_ln28_fu_2537_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln28_reg_7532 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln28_reg_7532 == 3'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_1_out_0_2_ce0 = 1'b1;
    end else begin
        conv_1_out_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln28_fu_2537_p1 == 3'd0) & ~(trunc_ln28_fu_2537_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((trunc_ln28_fu_2537_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln28_reg_7532 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln28_reg_7532 == 3'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_1_out_0_2_ce1 = 1'b1;
    end else begin
        conv_1_out_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        conv_1_out_1_0_address0 = sext_ln28_15_fu_4769_p1;
    end else if (((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        conv_1_out_1_0_address0 = conv_1_out_1_0_add_16_reg_7889;
    end else if (((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        conv_1_out_1_0_address0 = sext_ln28_13_fu_3822_p1;
    end else if (((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        conv_1_out_1_0_address0 = conv_1_out_1_0_add_12_reg_7624;
    end else if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_1_out_1_0_address0 = sext_ln28_11_fu_3324_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_1_out_1_0_address0 = conv_1_out_1_0_add_10_reg_7614;
    end else if (((1'b0 == ap_block_pp0_stage4) & (trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_1_out_1_0_address0 = sext_ln28_5_fu_2825_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_1_out_1_0_address0 = sext_ln28_10_fu_2967_p1;
    end else if (((trunc_ln28_fu_2537_p1 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        conv_1_out_1_0_address0 = sext_ln28_1_fu_2615_p1;
    end else if (((trunc_ln28_fu_2537_p1 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        conv_1_out_1_0_address0 = sext_ln28_8_fu_2731_p1;
    end else begin
        conv_1_out_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        conv_1_out_1_0_address1 = sext_ln28_14_fu_3842_p1;
    end else if (((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        conv_1_out_1_0_address1 = conv_1_out_1_0_add_14_reg_7879;
    end else if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_1_out_1_0_address1 = sext_ln28_7_fu_3270_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_1_out_1_0_address1 = sext_ln28_12_fu_3344_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_1_out_1_0_address1 = sext_ln28_3_fu_2785_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_1_out_1_0_address1 = sext_ln28_9_fu_2947_p1;
    end else if (((trunc_ln28_fu_2537_p1 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        conv_1_out_1_0_address1 = zext_ln28_11_fu_2709_p1;
    end else if (((trunc_ln28_fu_2537_p1 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        conv_1_out_1_0_address1 = zext_ln28_2_fu_2571_p1;
    end else begin
        conv_1_out_1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((trunc_ln28_fu_2537_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((trunc_ln28_fu_2537_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((trunc_ln28_reg_7532 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln28_reg_7532 == 3'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_1_out_1_0_ce0 = 1'b1;
    end else begin
        conv_1_out_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln28_fu_2537_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((trunc_ln28_fu_2537_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((trunc_ln28_reg_7532 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln28_reg_7532 == 3'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_1_out_1_0_ce1 = 1'b1;
    end else begin
        conv_1_out_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        conv_1_out_1_1_address0 = sext_ln28_15_fu_4769_p1;
    end else if (((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        conv_1_out_1_1_address0 = conv_1_out_1_1_add_17_reg_8221;
    end else if (((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        conv_1_out_1_1_address0 = sext_ln28_13_fu_3822_p1;
    end else if (((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        conv_1_out_1_1_address0 = conv_1_out_1_1_add_13_reg_7894;
    end else if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_1_out_1_1_address0 = sext_ln28_11_fu_3324_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_1_out_1_1_address0 = conv_1_out_1_1_add_9_reg_7629;
    end else if (((1'b0 == ap_block_pp0_stage4) & (trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_1_out_1_1_address0 = sext_ln28_6_fu_2845_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_1_out_1_1_address0 = sext_ln28_10_fu_2967_p1;
    end else if (((trunc_ln28_fu_2537_p1 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        conv_1_out_1_1_address0 = sext_ln28_2_fu_2637_p1;
    end else if (((trunc_ln28_fu_2537_p1 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        conv_1_out_1_1_address0 = sext_ln28_8_fu_2731_p1;
    end else begin
        conv_1_out_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        conv_1_out_1_1_address1 = sext_ln28_14_fu_3842_p1;
    end else if (((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        conv_1_out_1_1_address1 = conv_1_out_1_1_add_15_reg_7904;
    end else if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_1_out_1_1_address1 = sext_ln28_12_fu_3344_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_1_out_1_1_address1 = conv_1_out_1_1_add_11_reg_7639;
    end else if (((1'b0 == ap_block_pp0_stage4) & (trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_1_out_1_1_address1 = sext_ln28_4_fu_2805_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_1_out_1_1_address1 = sext_ln28_9_fu_2947_p1;
    end else if (((trunc_ln28_fu_2537_p1 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        conv_1_out_1_1_address1 = sext_ln28_fu_2593_p1;
    end else if (((trunc_ln28_fu_2537_p1 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        conv_1_out_1_1_address1 = zext_ln28_11_fu_2709_p1;
    end else begin
        conv_1_out_1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((trunc_ln28_fu_2537_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((trunc_ln28_fu_2537_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((trunc_ln28_reg_7532 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln28_reg_7532 == 3'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_1_out_1_1_ce0 = 1'b1;
    end else begin
        conv_1_out_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln28_fu_2537_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((trunc_ln28_fu_2537_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((trunc_ln28_reg_7532 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln28_reg_7532 == 3'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_1_out_1_1_ce1 = 1'b1;
    end else begin
        conv_1_out_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        conv_1_out_1_2_address0 = tmp_157_fu_3867_p3;
    end else if (((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        conv_1_out_1_2_address0 = zext_ln28_6_fu_3697_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_1_out_1_2_address0 = tmp_156_fu_3359_p3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_1_out_1_2_address0 = zext_ln28_4_fu_3290_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_1_out_1_2_address0 = tmp_149_fu_2860_p3;
    end else if (((1'b0 == ap_block_pp0_stage4) & (trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_1_out_1_2_address0 = tmp_155_fu_2982_p3;
    end else if (((trunc_ln28_fu_2537_p1 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        conv_1_out_1_2_address0 = zext_ln28_8_fu_2749_p1;
    end else if (((trunc_ln28_fu_2537_p1 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        conv_1_out_1_2_address0 = zext_ln28_3_fu_2655_p1;
    end else begin
        conv_1_out_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        conv_1_out_1_2_address1 = zext_ln28_15_fu_3888_p1;
    end else if (((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        conv_1_out_1_2_address1 = zext_ln28_7_fu_3714_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_1_out_1_2_address1 = zext_ln28_14_fu_3380_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_1_out_1_2_address1 = zext_ln28_5_fu_3307_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_1_out_1_2_address1 = tmp_150_fu_2876_p3;
    end else if (((1'b0 == ap_block_pp0_stage4) & (trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_1_out_1_2_address1 = zext_ln28_13_fu_3003_p1;
    end else if (((trunc_ln28_fu_2537_p1 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        conv_1_out_1_2_address1 = tmp_148_fu_2668_p3;
    end else if (((trunc_ln28_fu_2537_p1 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        conv_1_out_1_2_address1 = zext_ln28_12_fu_2768_p1;
    end else begin
        conv_1_out_1_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln28_fu_2537_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((trunc_ln28_fu_2537_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((trunc_ln28_reg_7532 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln28_reg_7532 == 3'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_1_out_1_2_ce0 = 1'b1;
    end else begin
        conv_1_out_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln28_fu_2537_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((trunc_ln28_fu_2537_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((trunc_ln28_reg_7532 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln28_reg_7532 == 3'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln28_reg_7532 == 3'd0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_1_out_1_2_ce1 = 1'b1;
    end else begin
        conv_1_out_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        conv_1_out_2_0_address0 = sext_ln28_15_fu_4769_p1;
    end else if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        conv_1_out_2_0_address0 = conv_1_out_2_0_add_16_reg_7939;
    end else if (((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        conv_1_out_2_0_address0 = sext_ln28_13_fu_3822_p1;
    end else if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        conv_1_out_2_0_address0 = conv_1_out_2_0_add_12_reg_7674;
    end else if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_1_out_2_0_address0 = sext_ln28_11_fu_3324_p1;
    end else if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_1_out_2_0_address0 = conv_1_out_2_0_add_10_reg_7664;
    end else if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage4) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_1_out_2_0_address0 = sext_ln28_5_fu_2825_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_1_out_2_0_address0 = sext_ln28_10_fu_2967_p1;
    end else if ((~(trunc_ln28_fu_2537_p1 == 3'd0) & ~(trunc_ln28_fu_2537_p1 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        conv_1_out_2_0_address0 = sext_ln28_1_fu_2615_p1;
    end else if (((trunc_ln28_fu_2537_p1 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        conv_1_out_2_0_address0 = sext_ln28_8_fu_2731_p1;
    end else begin
        conv_1_out_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        conv_1_out_2_0_address1 = sext_ln28_14_fu_3842_p1;
    end else if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        conv_1_out_2_0_address1 = conv_1_out_2_0_add_14_reg_7929;
    end else if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_1_out_2_0_address1 = sext_ln28_7_fu_3270_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_1_out_2_0_address1 = sext_ln28_12_fu_3344_p1;
    end else if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage4) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_1_out_2_0_address1 = sext_ln28_3_fu_2785_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_1_out_2_0_address1 = sext_ln28_9_fu_2947_p1;
    end else if (((trunc_ln28_fu_2537_p1 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        conv_1_out_2_0_address1 = zext_ln28_11_fu_2709_p1;
    end else if ((~(trunc_ln28_fu_2537_p1 == 3'd0) & ~(trunc_ln28_fu_2537_p1 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        conv_1_out_2_0_address1 = zext_ln28_2_fu_2571_p1;
    end else begin
        conv_1_out_2_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln28_fu_2537_p1 == 3'd0) & ~(trunc_ln28_fu_2537_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((trunc_ln28_fu_2537_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_1_out_2_0_ce0 = 1'b1;
    end else begin
        conv_1_out_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln28_fu_2537_p1 == 3'd0) & ~(trunc_ln28_fu_2537_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((trunc_ln28_fu_2537_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_1_out_2_0_ce1 = 1'b1;
    end else begin
        conv_1_out_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        conv_1_out_2_1_address0 = sext_ln28_15_fu_4769_p1;
    end else if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        conv_1_out_2_1_address0 = conv_1_out_2_1_add_17_reg_8241;
    end else if (((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        conv_1_out_2_1_address0 = sext_ln28_13_fu_3822_p1;
    end else if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        conv_1_out_2_1_address0 = conv_1_out_2_1_add_13_reg_7944;
    end else if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_1_out_2_1_address0 = sext_ln28_11_fu_3324_p1;
    end else if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_1_out_2_1_address0 = conv_1_out_2_1_add_9_reg_7679;
    end else if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage4) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_1_out_2_1_address0 = sext_ln28_6_fu_2845_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_1_out_2_1_address0 = sext_ln28_10_fu_2967_p1;
    end else if ((~(trunc_ln28_fu_2537_p1 == 3'd0) & ~(trunc_ln28_fu_2537_p1 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        conv_1_out_2_1_address0 = sext_ln28_2_fu_2637_p1;
    end else if (((trunc_ln28_fu_2537_p1 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        conv_1_out_2_1_address0 = sext_ln28_8_fu_2731_p1;
    end else begin
        conv_1_out_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        conv_1_out_2_1_address1 = sext_ln28_14_fu_3842_p1;
    end else if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        conv_1_out_2_1_address1 = conv_1_out_2_1_add_15_reg_7954;
    end else if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_1_out_2_1_address1 = sext_ln28_12_fu_3344_p1;
    end else if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_1_out_2_1_address1 = conv_1_out_2_1_add_11_reg_7689;
    end else if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage4) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_1_out_2_1_address1 = sext_ln28_4_fu_2805_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_1_out_2_1_address1 = sext_ln28_9_fu_2947_p1;
    end else if ((~(trunc_ln28_fu_2537_p1 == 3'd0) & ~(trunc_ln28_fu_2537_p1 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        conv_1_out_2_1_address1 = sext_ln28_fu_2593_p1;
    end else if (((trunc_ln28_fu_2537_p1 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        conv_1_out_2_1_address1 = zext_ln28_11_fu_2709_p1;
    end else begin
        conv_1_out_2_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | (~(trunc_ln28_fu_2537_p1 == 3'd0) & ~(trunc_ln28_fu_2537_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((trunc_ln28_fu_2537_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_1_out_2_1_ce0 = 1'b1;
    end else begin
        conv_1_out_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln28_fu_2537_p1 == 3'd0) & ~(trunc_ln28_fu_2537_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((trunc_ln28_fu_2537_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_1_out_2_1_ce1 = 1'b1;
    end else begin
        conv_1_out_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        conv_1_out_2_2_address0 = tmp_157_fu_3867_p3;
    end else if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        conv_1_out_2_2_address0 = zext_ln28_6_fu_3697_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_1_out_2_2_address0 = tmp_156_fu_3359_p3;
    end else if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_1_out_2_2_address0 = zext_ln28_4_fu_3290_p1;
    end else if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage4) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_1_out_2_2_address0 = tmp_149_fu_2860_p3;
    end else if (((1'b0 == ap_block_pp0_stage4) & (trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_1_out_2_2_address0 = tmp_155_fu_2982_p3;
    end else if (((trunc_ln28_fu_2537_p1 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        conv_1_out_2_2_address0 = zext_ln28_8_fu_2749_p1;
    end else if ((~(trunc_ln28_fu_2537_p1 == 3'd0) & ~(trunc_ln28_fu_2537_p1 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        conv_1_out_2_2_address0 = zext_ln28_3_fu_2655_p1;
    end else begin
        conv_1_out_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        conv_1_out_2_2_address1 = zext_ln28_15_fu_3888_p1;
    end else if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        conv_1_out_2_2_address1 = zext_ln28_7_fu_3714_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_1_out_2_2_address1 = zext_ln28_14_fu_3380_p1;
    end else if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_1_out_2_2_address1 = zext_ln28_5_fu_3307_p1;
    end else if ((~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage4) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_1_out_2_2_address1 = tmp_150_fu_2876_p3;
    end else if (((1'b0 == ap_block_pp0_stage4) & (trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_1_out_2_2_address1 = zext_ln28_13_fu_3003_p1;
    end else if ((~(trunc_ln28_fu_2537_p1 == 3'd0) & ~(trunc_ln28_fu_2537_p1 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        conv_1_out_2_2_address1 = tmp_148_fu_2668_p3;
    end else if (((trunc_ln28_fu_2537_p1 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        conv_1_out_2_2_address1 = zext_ln28_12_fu_2768_p1;
    end else begin
        conv_1_out_2_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln28_fu_2537_p1 == 3'd0) & ~(trunc_ln28_fu_2537_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((trunc_ln28_fu_2537_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_1_out_2_2_ce0 = 1'b1;
    end else begin
        conv_1_out_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln28_fu_2537_p1 == 3'd0) & ~(trunc_ln28_fu_2537_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((trunc_ln28_fu_2537_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((trunc_ln28_reg_7532 == 3'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv_1_out_2_2_ce1 = 1'b1;
    end else begin
        conv_1_out_2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_2328_p0 = phi_ln28_3_reg_1751;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_2328_p0 = ap_phi_mux_phi_ln28_17_phi_fu_2052_p6;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2328_p0 = ap_phi_mux_phi_ln28_1_phi_fu_1898_p6;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2328_p0 = ap_phi_mux_phi_ln28_24_phi_fu_1814_p6;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_2328_p0 = ap_phi_mux_phi_ln28_phi_fu_1658_p6;
    end else begin
        grp_fu_2328_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_2328_p1 = select_ln28_2_reg_8603;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_2328_p1 = select_ln28_16_reg_8182;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2328_p1 = select_ln28_reg_7974;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_2328_p1 = 32'd8388608;
    end else begin
        grp_fu_2328_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_2334_p0 = phi_ln28_7_reg_1775;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_2334_p0 = phi_ln28_18_reg_1974;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2334_p0 = phi_ln28_2_reg_1739;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2334_p0 = ap_phi_mux_phi_ln28_28_phi_fu_1828_p6;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_2334_p0 = ap_phi_mux_phi_ln28_4_phi_fu_1672_p6;
    end else begin
        grp_fu_2334_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_2334_p1 = select_ln28_6_reg_8610;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_2334_p1 = select_ln28_17_fu_4861_p3;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2334_p1 = select_ln28_1_fu_3804_p3;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_2334_p1 = 32'd8388608;
    end else begin
        grp_fu_2334_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_2340_p0 = phi_ln28_11_reg_1799;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_2340_p0 = ap_phi_mux_phi_ln28_25_phi_fu_2066_p6;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2340_p0 = ap_phi_mux_phi_ln28_5_phi_fu_1912_p6;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2340_p0 = ap_phi_mux_phi_ln28_32_phi_fu_1842_p6;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_2340_p0 = ap_phi_mux_phi_ln28_8_phi_fu_1686_p6;
    end else begin
        grp_fu_2340_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_2340_p1 = select_ln28_10_reg_8617;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_2340_p1 = select_ln28_24_reg_8436;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2340_p1 = select_ln28_4_reg_8101;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_2340_p1 = 32'd8388608;
    end else begin
        grp_fu_2340_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_2346_p0 = phi_ln28_15_reg_1962;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_2346_p0 = ap_phi_reg_pp0_iter2_phi_ln28_26_reg_2077;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2346_p0 = phi_ln28_6_reg_1763;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2346_p0 = ap_phi_mux_phi_ln28_36_phi_fu_1856_p6;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_2346_p0 = ap_phi_mux_phi_ln28_12_phi_fu_1700_p6;
    end else begin
        grp_fu_2346_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_2346_p1 = select_ln28_14_reg_8624;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_2346_p1 = select_ln28_25_fu_5044_p3;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2346_p1 = select_ln28_5_fu_4070_p3;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_2346_p1 = 32'd8388608;
    end else begin
        grp_fu_2346_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_2352_p0 = phi_ln28_19_reg_1986;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_2352_p0 = ap_phi_mux_phi_ln28_29_phi_fu_2103_p6;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2352_p0 = ap_phi_mux_phi_ln28_9_phi_fu_1926_p6;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2352_p0 = ap_phi_mux_phi_ln28_40_phi_fu_1870_p6;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_2352_p0 = ap_phi_mux_phi_ln28_16_phi_fu_1714_p6;
    end else begin
        grp_fu_2352_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_2352_p1 = select_ln28_18_reg_8765;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_2352_p1 = select_ln28_28_reg_8443;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2352_p1 = select_ln28_8_reg_8138;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_2352_p1 = 32'd8388608;
    end else begin
        grp_fu_2352_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_2358_p0 = phi_ln28_23_reg_2023;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_2358_p0 = ap_phi_reg_pp0_iter2_phi_ln28_30_reg_2114;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2358_p0 = phi_ln28_10_reg_1787;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2358_p0 = ap_phi_mux_phi_ln28_44_phi_fu_1884_p6;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_2358_p0 = ap_phi_mux_phi_ln28_20_phi_fu_1728_p6;
    end else begin
        grp_fu_2358_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_2358_p1 = select_ln28_22_reg_8631;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_2358_p1 = select_ln28_29_fu_5227_p3;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2358_p1 = select_ln28_9_fu_4253_p3;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_2358_p1 = 32'd8388608;
    end else begin
        grp_fu_2358_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2376_p0 = phi_ln28_47_reg_2276;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_2376_p0 = phi_ln28_27_reg_2088;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_2376_p0 = ap_phi_mux_phi_ln28_41_phi_fu_2231_p6;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_2376_p0 = ap_phi_mux_phi_ln28_33_phi_fu_2140_p6;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2376_p0 = ap_phi_mux_phi_ln28_13_phi_fu_1940_p6;
    end else begin
        grp_fu_2376_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2376_p1 = select_ln28_46_reg_8924;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_2376_p1 = select_ln28_26_reg_8772;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_2376_p1 = select_ln28_40_reg_8464;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_2376_p1 = select_ln28_32_reg_8450;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2376_p1 = select_ln28_12_reg_8175;
    end else begin
        grp_fu_2376_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2381_p0 = phi_ln28_51_reg_2316;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_2381_p0 = phi_ln28_31_reg_2125;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_2381_p0 = ap_phi_reg_pp0_iter2_phi_ln28_42_reg_2242;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_2381_p0 = ap_phi_reg_pp0_iter2_phi_ln28_34_reg_2151;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2381_p0 = ap_phi_reg_pp0_iter2_phi_ln28_14_reg_1951;
    end else begin
        grp_fu_2381_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2381_p1 = select_ln28_50_reg_8931;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_2381_p1 = select_ln28_30_reg_8779;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_2381_p1 = select_ln28_41_fu_6449_p3;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_2381_p1 = select_ln28_33_fu_5410_p3;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_2381_p1 = select_ln28_13_fu_4436_p3;
    end else begin
        grp_fu_2381_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_2386_p0 = phi_ln28_35_reg_2162;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            grp_fu_2386_p0 = ap_phi_reg_pp0_iter2_phi_ln28_46_reg_2265;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            grp_fu_2386_p0 = ap_phi_mux_phi_ln28_37_phi_fu_2177_p6;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_2386_p0 = ap_phi_mux_phi_ln28_21_phi_fu_2001_p6;
        end else begin
            grp_fu_2386_p0 = 'bx;
        end
    end else begin
        grp_fu_2386_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_2386_p1 = select_ln28_34_reg_8786;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            grp_fu_2386_p1 = select_ln28_45_reg_8845;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            grp_fu_2386_p1 = select_ln28_36_reg_8457;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_2386_p1 = select_ln28_20_reg_8189;
        end else begin
            grp_fu_2386_p1 = 'bx;
        end
    end else begin
        grp_fu_2386_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_2391_p0 = phi_ln28_39_reg_2216;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            grp_fu_2391_p0 = ap_phi_mux_phi_ln28_49_phi_fu_2291_p6;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            grp_fu_2391_p0 = ap_phi_mux_phi_ln28_38_phi_fu_2191_p6;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_2391_p0 = ap_phi_reg_pp0_iter2_phi_ln28_22_reg_2012;
        end else begin
            grp_fu_2391_p0 = 'bx;
        end
    end else begin
        grp_fu_2391_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_2391_p1 = select_ln28_38_reg_8793;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            grp_fu_2391_p1 = select_ln28_48_reg_8728;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            grp_fu_2391_p1 = select_ln28_37_fu_5593_p3;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_2391_p1 = select_ln28_21_fu_4619_p3;
        end else begin
            grp_fu_2391_p1 = 'bx;
        end
    end else begin
        grp_fu_2391_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_2396_p0 = phi_ln28_43_reg_2253;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            grp_fu_2396_p0 = ap_phi_mux_phi_ln28_50_phi_fu_2305_p6;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            grp_fu_2396_p0 = ap_phi_mux_phi_ln28_45_phi_fu_2205_p6;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_2396_p0 = ap_phi_mux_phi_ln28_48_phi_fu_2038_p6;
        end else begin
            grp_fu_2396_p0 = 'bx;
        end
    end else begin
        grp_fu_2396_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_2396_p1 = select_ln28_42_reg_8917;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            grp_fu_2396_p1 = select_ln28_49_fu_6722_p3;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            grp_fu_2396_p1 = select_ln28_44_reg_8471;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_2396_p1 = 32'd8388608;
        end else begin
            grp_fu_2396_p1 = 'bx;
        end
    end else begin
        grp_fu_2396_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        max_pool_1_out_0_ce0 = 1'b1;
    end else begin
        max_pool_1_out_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        max_pool_1_out_0_we0 = 1'b1;
    end else begin
        max_pool_1_out_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        max_pool_1_out_10_ce0 = 1'b1;
    end else begin
        max_pool_1_out_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        max_pool_1_out_10_we0 = 1'b1;
    end else begin
        max_pool_1_out_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_11_ce0 = 1'b1;
    end else begin
        max_pool_1_out_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_11_we0 = 1'b1;
    end else begin
        max_pool_1_out_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_12_ce0 = 1'b1;
    end else begin
        max_pool_1_out_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_pool_1_out_12_we0 = 1'b1;
    end else begin
        max_pool_1_out_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        max_pool_1_out_1_ce0 = 1'b1;
    end else begin
        max_pool_1_out_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        max_pool_1_out_1_we0 = 1'b1;
    end else begin
        max_pool_1_out_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        max_pool_1_out_2_ce0 = 1'b1;
    end else begin
        max_pool_1_out_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        max_pool_1_out_2_we0 = 1'b1;
    end else begin
        max_pool_1_out_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        max_pool_1_out_3_ce0 = 1'b1;
    end else begin
        max_pool_1_out_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        max_pool_1_out_3_we0 = 1'b1;
    end else begin
        max_pool_1_out_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        max_pool_1_out_4_ce0 = 1'b1;
    end else begin
        max_pool_1_out_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        max_pool_1_out_4_we0 = 1'b1;
    end else begin
        max_pool_1_out_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        max_pool_1_out_5_ce0 = 1'b1;
    end else begin
        max_pool_1_out_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        max_pool_1_out_5_we0 = 1'b1;
    end else begin
        max_pool_1_out_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        max_pool_1_out_6_ce0 = 1'b1;
    end else begin
        max_pool_1_out_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        max_pool_1_out_6_we0 = 1'b1;
    end else begin
        max_pool_1_out_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        max_pool_1_out_7_ce0 = 1'b1;
    end else begin
        max_pool_1_out_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        max_pool_1_out_7_we0 = 1'b1;
    end else begin
        max_pool_1_out_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        max_pool_1_out_8_ce0 = 1'b1;
    end else begin
        max_pool_1_out_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        max_pool_1_out_8_we0 = 1'b1;
    end else begin
        max_pool_1_out_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        max_pool_1_out_9_ce0 = 1'b1;
    end else begin
        max_pool_1_out_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        max_pool_1_out_9_we0 = 1'b1;
    end else begin
        max_pool_1_out_9_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln10_fu_2431_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln10_fu_2431_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln10_fu_2437_p2 = (ap_phi_mux_indvar_flatten_phi_fu_1626_p4 + 9'd1);

assign add_ln28_10_fu_2795_p2 = (13'd160 + add_ln28_reg_7544);

assign add_ln28_11_fu_2800_p2 = (zext_ln14_reg_7509 + add_ln28_10_fu_2795_p2);

assign add_ln28_12_fu_2815_p2 = (13'd192 + add_ln28_reg_7544);

assign add_ln28_13_fu_2820_p2 = (zext_ln14_reg_7509 + add_ln28_12_fu_2815_p2);

assign add_ln28_14_fu_2835_p2 = (13'd224 + add_ln28_reg_7544);

assign add_ln28_15_fu_2840_p2 = (zext_ln14_reg_7509 + add_ln28_14_fu_2835_p2);

assign add_ln28_16_fu_3260_p2 = (13'd256 + add_ln28_reg_7544);

assign add_ln28_17_fu_3265_p2 = (zext_ln14_reg_7509 + add_ln28_16_fu_3260_p2);

assign add_ln28_18_fu_3285_p2 = (zext_ln14_reg_7509 + or_ln28_91_fu_3280_p2);

assign add_ln28_19_fu_3302_p2 = (zext_ln14_reg_7509 + or_ln28_93_fu_3297_p2);

assign add_ln28_1_fu_2565_p2 = (zext_ln14_fu_2534_p1 + add_ln28_fu_2559_p2);

assign add_ln28_20_fu_3692_p2 = (zext_ln14_reg_7509 + or_ln28_95_fu_3687_p2);

assign add_ln28_21_fu_3709_p2 = (zext_ln14_reg_7509 + or_ln28_97_fu_3704_p2);

assign add_ln28_22_fu_2697_p2 = (tmp_152_fu_2679_p3 + zext_ln28_10_fu_2693_p1);

assign add_ln28_23_fu_2703_p2 = (zext_ln14_fu_2534_p1 + add_ln28_22_fu_2697_p2);

assign add_ln28_24_fu_2719_p2 = (13'd32 + add_ln28_22_fu_2697_p2);

assign add_ln28_25_fu_2725_p2 = (zext_ln14_fu_2534_p1 + add_ln28_24_fu_2719_p2);

assign add_ln28_26_fu_2937_p2 = (13'd64 + add_ln28_22_reg_7716);

assign add_ln28_27_fu_2942_p2 = (zext_ln14_reg_7509 + add_ln28_26_fu_2937_p2);

assign add_ln28_28_fu_2957_p2 = (13'd96 + add_ln28_22_reg_7716);

assign add_ln28_29_fu_2962_p2 = (zext_ln14_reg_7509 + add_ln28_28_fu_2957_p2);

assign add_ln28_2_fu_2581_p2 = (13'd32 + add_ln28_fu_2559_p2);

assign add_ln28_30_fu_3314_p2 = (13'd128 + add_ln28_22_reg_7716);

assign add_ln28_31_fu_3319_p2 = (zext_ln14_reg_7509 + add_ln28_30_fu_3314_p2);

assign add_ln28_32_fu_3334_p2 = (13'd160 + add_ln28_22_reg_7716);

assign add_ln28_33_fu_3339_p2 = (zext_ln14_reg_7509 + add_ln28_32_fu_3334_p2);

assign add_ln28_34_fu_3812_p2 = (13'd192 + add_ln28_22_reg_7716);

assign add_ln28_35_fu_3817_p2 = (zext_ln14_reg_7509 + add_ln28_34_fu_3812_p2);

assign add_ln28_36_fu_3832_p2 = (13'd224 + add_ln28_22_reg_7716);

assign add_ln28_37_fu_3837_p2 = (zext_ln14_reg_7509 + add_ln28_36_fu_3832_p2);

assign add_ln28_38_fu_3852_p2 = (13'd256 + add_ln28_22_reg_7716);

assign add_ln28_39_fu_3857_p2 = (zext_ln14_reg_7509 + add_ln28_38_fu_3852_p2);

assign add_ln28_3_fu_2587_p2 = (zext_ln14_fu_2534_p1 + add_ln28_2_fu_2581_p2);

assign add_ln28_40_fu_2762_p2 = (zext_ln14_fu_2534_p1 + or_ln28_98_fu_2756_p2);

assign add_ln28_41_fu_2998_p2 = (zext_ln14_reg_7509 + or_ln28_100_fu_2993_p2);

assign add_ln28_42_fu_3375_p2 = (zext_ln14_reg_7509 + or_ln28_102_fu_3370_p2);

assign add_ln28_43_fu_3883_p2 = (zext_ln14_reg_7509 + or_ln28_104_fu_3878_p2);

assign add_ln28_4_fu_2603_p2 = (13'd64 + add_ln28_fu_2559_p2);

assign add_ln28_5_fu_2609_p2 = (zext_ln14_fu_2534_p1 + add_ln28_4_fu_2603_p2);

assign add_ln28_6_fu_2625_p2 = (13'd96 + add_ln28_fu_2559_p2);

assign add_ln28_7_fu_2631_p2 = (zext_ln14_fu_2534_p1 + add_ln28_6_fu_2625_p2);

assign add_ln28_8_fu_2775_p2 = (13'd128 + add_ln28_reg_7544);

assign add_ln28_9_fu_2780_p2 = (zext_ln14_reg_7509 + add_ln28_8_fu_2775_p2);

assign add_ln28_fu_2559_p2 = (tmp_145_fu_2541_p3 + zext_ln28_1_fu_2555_p1);

assign add_ln35_fu_5797_p2 = (zext_ln14_1_fu_5783_p1 + zext_ln35_fu_5793_p1);

assign and_ln28_10_fu_4150_p2 = (or_ln28_11_fu_4144_p2 & or_ln28_10_fu_4126_p2);

assign and_ln28_11_fu_4156_p2 = (grp_fu_2346_p2 & and_ln28_10_fu_4150_p2);

assign and_ln28_12_fu_5982_p2 = (or_ln28_13_fu_5976_p2 & or_ln28_12_fu_5958_p2);

assign and_ln28_13_fu_5988_p2 = (grp_fu_2334_p2 & and_ln28_12_fu_5982_p2);

assign and_ln28_14_fu_3096_p2 = (or_ln28_14_fu_3090_p2 & grp_fu_2340_p2);

assign and_ln28_15_fu_4241_p2 = (or_ln28_16_fu_4235_p2 & or_ln28_15_fu_4217_p2);

assign and_ln28_16_fu_4247_p2 = (grp_fu_2352_p2 & and_ln28_15_fu_4241_p2);

assign and_ln28_17_fu_4333_p2 = (or_ln28_18_fu_4327_p2 & or_ln28_17_fu_4309_p2);

assign and_ln28_18_fu_4339_p2 = (grp_fu_2358_p2 & and_ln28_17_fu_4333_p2);

assign and_ln28_19_fu_6073_p2 = (or_ln28_20_fu_6067_p2 & or_ln28_19_fu_6049_p2);

assign and_ln28_1_fu_3792_p2 = (or_ln28_2_fu_3786_p2 & or_ln28_1_fu_3768_p2);

assign and_ln28_20_fu_6079_p2 = (grp_fu_2340_p2 & and_ln28_19_fu_6073_p2);

assign and_ln28_21_fu_3146_p2 = (or_ln28_21_fu_3140_p2 & grp_fu_2346_p2);

assign and_ln28_22_fu_4424_p2 = (or_ln28_23_fu_4418_p2 & or_ln28_22_fu_4400_p2);

assign and_ln28_23_fu_4430_p2 = (grp_fu_2376_p2 & and_ln28_22_fu_4424_p2);

assign and_ln28_24_fu_4516_p2 = (or_ln28_25_fu_4510_p2 & or_ln28_24_fu_4492_p2);

assign and_ln28_25_fu_4522_p2 = (grp_fu_2381_p2 & and_ln28_24_fu_4516_p2);

assign and_ln28_26_fu_6164_p2 = (or_ln28_27_fu_6158_p2 & or_ln28_26_fu_6140_p2);

assign and_ln28_27_fu_6170_p2 = (grp_fu_2346_p2 & and_ln28_26_fu_6164_p2);

assign and_ln28_28_fu_3196_p2 = (or_ln28_28_fu_3190_p2 & grp_fu_2352_p2);

assign and_ln28_29_fu_4849_p2 = (or_ln28_30_fu_4843_p2 & or_ln28_29_fu_4825_p2);

assign and_ln28_2_fu_3798_p2 = (grp_fu_2328_p2 & and_ln28_1_fu_3792_p2);

assign and_ln28_30_fu_4855_p2 = (grp_fu_2328_p2 & and_ln28_29_fu_4849_p2);

assign and_ln28_31_fu_4941_p2 = (or_ln28_32_fu_4935_p2 & or_ln28_31_fu_4917_p2);

assign and_ln28_32_fu_4947_p2 = (grp_fu_2334_p2 & and_ln28_31_fu_4941_p2);

assign and_ln28_33_fu_6255_p2 = (or_ln28_34_fu_6249_p2 & or_ln28_33_fu_6231_p2);

assign and_ln28_34_fu_6261_p2 = (grp_fu_2352_p2 & and_ln28_33_fu_6255_p2);

assign and_ln28_35_fu_3246_p2 = (or_ln28_35_fu_3240_p2 & grp_fu_2358_p2);

assign and_ln28_36_fu_4607_p2 = (or_ln28_37_fu_4601_p2 & or_ln28_36_fu_4583_p2);

assign and_ln28_37_fu_4613_p2 = (grp_fu_2386_p2 & and_ln28_36_fu_4607_p2);

assign and_ln28_38_fu_4699_p2 = (or_ln28_39_fu_4693_p2 & or_ln28_38_fu_4675_p2);

assign and_ln28_39_fu_4705_p2 = (grp_fu_2391_p2 & and_ln28_38_fu_4699_p2);

assign and_ln28_3_fu_3967_p2 = (or_ln28_4_fu_3961_p2 & or_ln28_3_fu_3943_p2);

assign and_ln28_40_fu_6346_p2 = (or_ln28_41_fu_6340_p2 & or_ln28_40_fu_6322_p2);

assign and_ln28_41_fu_6352_p2 = (grp_fu_2358_p2 & and_ln28_40_fu_6346_p2);

assign and_ln28_42_fu_3423_p2 = (or_ln28_42_fu_3417_p2 & grp_fu_2328_p2);

assign and_ln28_43_fu_5032_p2 = (or_ln28_44_fu_5026_p2 & or_ln28_43_fu_5008_p2);

assign and_ln28_44_fu_5038_p2 = (grp_fu_2340_p2 & and_ln28_43_fu_5032_p2);

assign and_ln28_45_fu_5124_p2 = (or_ln28_46_fu_5118_p2 & or_ln28_45_fu_5100_p2);

assign and_ln28_46_fu_5130_p2 = (grp_fu_2346_p2 & and_ln28_45_fu_5124_p2);

assign and_ln28_47_fu_6893_p2 = (or_ln28_48_fu_6887_p2 & or_ln28_47_fu_6869_p2);

assign and_ln28_48_fu_6899_p2 = (grp_fu_2376_p2 & and_ln28_47_fu_6893_p2);

assign and_ln28_49_fu_3473_p2 = (or_ln28_49_fu_3467_p2 & grp_fu_2334_p2);

assign and_ln28_4_fu_3973_p2 = (grp_fu_2334_p2 & and_ln28_3_fu_3967_p2);

assign and_ln28_50_fu_5215_p2 = (or_ln28_51_fu_5209_p2 & or_ln28_50_fu_5191_p2);

assign and_ln28_51_fu_5221_p2 = (grp_fu_2352_p2 & and_ln28_50_fu_5215_p2);

assign and_ln28_52_fu_5307_p2 = (or_ln28_53_fu_5301_p2 & or_ln28_52_fu_5283_p2);

assign and_ln28_53_fu_5313_p2 = (grp_fu_2358_p2 & and_ln28_52_fu_5307_p2);

assign and_ln28_54_fu_6984_p2 = (or_ln28_55_fu_6978_p2 & or_ln28_54_fu_6960_p2);

assign and_ln28_55_fu_6990_p2 = (grp_fu_2381_p2 & and_ln28_54_fu_6984_p2);

assign and_ln28_56_fu_3523_p2 = (or_ln28_56_fu_3517_p2 & grp_fu_2340_p2);

assign and_ln28_57_fu_5398_p2 = (or_ln28_58_fu_5392_p2 & or_ln28_57_fu_5374_p2);

assign and_ln28_58_fu_5404_p2 = (grp_fu_2376_p2 & and_ln28_57_fu_5398_p2);

assign and_ln28_59_fu_5490_p2 = (or_ln28_60_fu_5484_p2 & or_ln28_59_fu_5466_p2);

assign and_ln28_5_fu_5891_p2 = (or_ln28_6_fu_5885_p2 & or_ln28_5_fu_5867_p2);

assign and_ln28_60_fu_5496_p2 = (grp_fu_2381_p2 & and_ln28_59_fu_5490_p2);

assign and_ln28_61_fu_7075_p2 = (or_ln28_62_fu_7069_p2 & or_ln28_61_fu_7051_p2);

assign and_ln28_62_fu_7081_p2 = (grp_fu_2386_p2 & and_ln28_61_fu_7075_p2);

assign and_ln28_63_fu_3573_p2 = (or_ln28_63_fu_3567_p2 & grp_fu_2346_p2);

assign and_ln28_64_fu_5581_p2 = (or_ln28_65_fu_5575_p2 & or_ln28_64_fu_5557_p2);

assign and_ln28_65_fu_5587_p2 = (grp_fu_2386_p2 & and_ln28_64_fu_5581_p2);

assign and_ln28_66_fu_5673_p2 = (or_ln28_67_fu_5667_p2 & or_ln28_66_fu_5649_p2);

assign and_ln28_67_fu_5679_p2 = (grp_fu_2391_p2 & and_ln28_66_fu_5673_p2);

assign and_ln28_68_fu_7166_p2 = (or_ln28_69_fu_7160_p2 & or_ln28_68_fu_7142_p2);

assign and_ln28_69_fu_7172_p2 = (grp_fu_2391_p2 & and_ln28_68_fu_7166_p2);

assign and_ln28_6_fu_5897_p2 = (grp_fu_2328_p2 & and_ln28_5_fu_5891_p2);

assign and_ln28_70_fu_3623_p2 = (or_ln28_70_fu_3617_p2 & grp_fu_2352_p2);

assign and_ln28_71_fu_6437_p2 = (or_ln28_72_fu_6431_p2 & or_ln28_71_fu_6413_p2);

assign and_ln28_72_fu_6443_p2 = (grp_fu_2376_p2 & and_ln28_71_fu_6437_p2);

assign and_ln28_73_fu_6529_p2 = (or_ln28_74_fu_6523_p2 & or_ln28_73_fu_6505_p2);

assign and_ln28_74_fu_6535_p2 = (grp_fu_2381_p2 & and_ln28_73_fu_6529_p2);

assign and_ln28_75_fu_7257_p2 = (or_ln28_76_fu_7251_p2 & or_ln28_75_fu_7233_p2);

assign and_ln28_76_fu_7263_p2 = (grp_fu_2396_p2 & and_ln28_75_fu_7257_p2);

assign and_ln28_77_fu_3673_p2 = (or_ln28_77_fu_3667_p2 & grp_fu_2358_p2);

assign and_ln28_78_fu_5764_p2 = (or_ln28_79_fu_5758_p2 & or_ln28_78_fu_5740_p2);

assign and_ln28_79_fu_5770_p2 = (grp_fu_2396_p2 & and_ln28_78_fu_5764_p2);

assign and_ln28_7_fu_3046_p2 = (or_ln28_7_fu_3040_p2 & grp_fu_2334_p2);

assign and_ln28_80_fu_6620_p2 = (or_ln28_81_fu_6614_p2 & or_ln28_80_fu_6596_p2);

assign and_ln28_81_fu_6626_p2 = (grp_fu_2386_p2 & and_ln28_80_fu_6620_p2);

assign and_ln28_82_fu_7348_p2 = (or_ln28_83_fu_7342_p2 & or_ln28_82_fu_7324_p2);

assign and_ln28_83_fu_7354_p2 = (grp_fu_2376_p2 & and_ln28_82_fu_7348_p2);

assign and_ln28_84_fu_4755_p2 = (or_ln28_84_fu_4749_p2 & grp_fu_2396_p2);

assign and_ln28_85_fu_6710_p2 = (or_ln28_86_fu_6704_p2 & or_ln28_85_fu_6686_p2);

assign and_ln28_86_fu_6716_p2 = (grp_fu_2391_p2 & and_ln28_85_fu_6710_p2);

assign and_ln28_87_fu_6802_p2 = (or_ln28_88_fu_6796_p2 & or_ln28_87_fu_6778_p2);

assign and_ln28_88_fu_6808_p2 = (grp_fu_2396_p2 & and_ln28_87_fu_6802_p2);

assign and_ln28_89_fu_7439_p2 = (or_ln28_90_fu_7433_p2 & or_ln28_89_fu_7415_p2);

assign and_ln28_8_fu_4058_p2 = (or_ln28_9_fu_4052_p2 & or_ln28_8_fu_4034_p2);

assign and_ln28_90_fu_7445_p2 = (grp_fu_2381_p2 & and_ln28_89_fu_7439_p2);

assign and_ln28_9_fu_4064_p2 = (grp_fu_2340_p2 & and_ln28_8_fu_4058_p2);

assign and_ln28_fu_2923_p2 = (or_ln28_fu_2917_p2 & grp_fu_2328_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1167 = ((1'b0 == ap_block_pp0_stage4) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_1178 = ((1'b0 == ap_block_pp0_stage0) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_1186 = ((icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_1193 = ((icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2));
end

always @ (*) begin
    ap_condition_1196 = ((icmp_ln10_reg_7459_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3));
end

always @ (*) begin
    ap_condition_619 = ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_633 = (~(trunc_ln28_reg_7532 == 3'd0) & ~(trunc_ln28_reg_7532 == 3'd1) & (icmp_ln10_reg_7459_pp0_iter1_reg == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_phi_ln28_10_reg_1787 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln28_11_reg_1799 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln28_14_reg_1951 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln28_15_reg_1962 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln28_18_reg_1974 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln28_19_reg_1986 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln28_22_reg_2012 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln28_23_reg_2023 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln28_26_reg_2077 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln28_27_reg_2088 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln28_2_reg_1739 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln28_30_reg_2114 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln28_31_reg_2125 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln28_34_reg_2151 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln28_35_reg_2162 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln28_39_reg_2216 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln28_3_reg_1751 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln28_42_reg_2242 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln28_43_reg_2253 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln28_46_reg_2265 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln28_47_reg_2276 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln28_51_reg_2316 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln28_6_reg_1763 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln28_7_reg_1775 = 'bx;

assign ap_phi_reg_pp0_iter1_phi_ln28_12_reg_1697 = 'bx;

assign ap_phi_reg_pp0_iter1_phi_ln28_16_reg_1711 = 'bx;

assign ap_phi_reg_pp0_iter1_phi_ln28_20_reg_1725 = 'bx;

assign ap_phi_reg_pp0_iter1_phi_ln28_4_reg_1669 = 'bx;

assign ap_phi_reg_pp0_iter1_phi_ln28_8_reg_1683 = 'bx;

assign ap_phi_reg_pp0_iter1_phi_ln28_reg_1655 = 'bx;

assign ap_phi_reg_pp0_iter2_phi_ln28_13_reg_1937 = 'bx;

assign ap_phi_reg_pp0_iter2_phi_ln28_17_reg_2049 = 'bx;

assign ap_phi_reg_pp0_iter2_phi_ln28_1_reg_1895 = 'bx;

assign ap_phi_reg_pp0_iter2_phi_ln28_21_reg_1998 = 'bx;

assign ap_phi_reg_pp0_iter2_phi_ln28_24_reg_1811 = 'bx;

assign ap_phi_reg_pp0_iter2_phi_ln28_25_reg_2063 = 'bx;

assign ap_phi_reg_pp0_iter2_phi_ln28_28_reg_1825 = 'bx;

assign ap_phi_reg_pp0_iter2_phi_ln28_29_reg_2100 = 'bx;

assign ap_phi_reg_pp0_iter2_phi_ln28_32_reg_1839 = 'bx;

assign ap_phi_reg_pp0_iter2_phi_ln28_33_reg_2137 = 'bx;

assign ap_phi_reg_pp0_iter2_phi_ln28_36_reg_1853 = 'bx;

assign ap_phi_reg_pp0_iter2_phi_ln28_37_reg_2174 = 'bx;

assign ap_phi_reg_pp0_iter2_phi_ln28_38_reg_2188 = 'bx;

assign ap_phi_reg_pp0_iter2_phi_ln28_40_reg_1867 = 'bx;

assign ap_phi_reg_pp0_iter2_phi_ln28_41_reg_2228 = 'bx;

assign ap_phi_reg_pp0_iter2_phi_ln28_44_reg_1881 = 'bx;

assign ap_phi_reg_pp0_iter2_phi_ln28_45_reg_2202 = 'bx;

assign ap_phi_reg_pp0_iter2_phi_ln28_48_reg_2035 = 'bx;

assign ap_phi_reg_pp0_iter2_phi_ln28_49_reg_2288 = 'bx;

assign ap_phi_reg_pp0_iter2_phi_ln28_50_reg_2302 = 'bx;

assign ap_phi_reg_pp0_iter2_phi_ln28_5_reg_1909 = 'bx;

assign ap_phi_reg_pp0_iter2_phi_ln28_9_reg_1923 = 'bx;

assign bitcast_ln28_10_fu_4078_p1 = phi_ln28_6_reg_1763;

assign bitcast_ln28_11_fu_4096_p1 = select_ln28_5_fu_4070_p3;

assign bitcast_ln28_12_fu_5911_p1 = phi_ln28_7_reg_1775;

assign bitcast_ln28_13_fu_5929_p1 = select_ln28_6_reg_8610;

assign bitcast_ln28_14_fu_3060_p1 = ap_phi_mux_phi_ln28_8_phi_fu_1686_p6;

assign bitcast_ln28_15_fu_4170_p1 = ap_phi_mux_phi_ln28_9_phi_fu_1926_p6;

assign bitcast_ln28_16_fu_4188_p1 = select_ln28_8_reg_8138;

assign bitcast_ln28_17_fu_4261_p1 = phi_ln28_10_reg_1787;

assign bitcast_ln28_18_fu_4279_p1 = select_ln28_9_fu_4253_p3;

assign bitcast_ln28_19_fu_6002_p1 = phi_ln28_11_reg_1799;

assign bitcast_ln28_1_fu_3721_p1 = ap_phi_mux_phi_ln28_1_phi_fu_1898_p6;

assign bitcast_ln28_20_fu_6020_p1 = select_ln28_10_reg_8617;

assign bitcast_ln28_21_fu_3110_p1 = ap_phi_mux_phi_ln28_12_phi_fu_1700_p6;

assign bitcast_ln28_22_fu_4353_p1 = ap_phi_mux_phi_ln28_13_phi_fu_1940_p6;

assign bitcast_ln28_23_fu_4371_p1 = select_ln28_12_reg_8175;

assign bitcast_ln28_24_fu_4444_p1 = ap_phi_reg_pp0_iter2_phi_ln28_14_reg_1951;

assign bitcast_ln28_25_fu_4462_p1 = select_ln28_13_fu_4436_p3;

assign bitcast_ln28_26_fu_6093_p1 = phi_ln28_15_reg_1962;

assign bitcast_ln28_27_fu_6111_p1 = select_ln28_14_reg_8624;

assign bitcast_ln28_28_fu_3160_p1 = ap_phi_mux_phi_ln28_16_phi_fu_1714_p6;

assign bitcast_ln28_29_fu_4778_p1 = ap_phi_mux_phi_ln28_17_phi_fu_2052_p6;

assign bitcast_ln28_2_fu_3739_p1 = select_ln28_reg_7974;

assign bitcast_ln28_30_fu_4796_p1 = select_ln28_16_reg_8182;

assign bitcast_ln28_31_fu_4869_p1 = phi_ln28_18_reg_1974;

assign bitcast_ln28_32_fu_4887_p1 = select_ln28_17_fu_4861_p3;

assign bitcast_ln28_33_fu_6184_p1 = phi_ln28_19_reg_1986;

assign bitcast_ln28_34_fu_6202_p1 = select_ln28_18_reg_8765;

assign bitcast_ln28_35_fu_3210_p1 = ap_phi_mux_phi_ln28_20_phi_fu_1728_p6;

assign bitcast_ln28_36_fu_4536_p1 = ap_phi_mux_phi_ln28_21_phi_fu_2001_p6;

assign bitcast_ln28_37_fu_4554_p1 = select_ln28_20_reg_8189;

assign bitcast_ln28_38_fu_4627_p1 = ap_phi_reg_pp0_iter2_phi_ln28_22_reg_2012;

assign bitcast_ln28_39_fu_4645_p1 = select_ln28_21_fu_4619_p3;

assign bitcast_ln28_3_fu_3895_p1 = phi_ln28_2_reg_1739;

assign bitcast_ln28_40_fu_6275_p1 = phi_ln28_23_reg_2023;

assign bitcast_ln28_41_fu_6293_p1 = select_ln28_22_reg_8631;

assign bitcast_ln28_42_fu_3387_p1 = ap_phi_mux_phi_ln28_24_phi_fu_1814_p6;

assign bitcast_ln28_43_fu_4961_p1 = ap_phi_mux_phi_ln28_25_phi_fu_2066_p6;

assign bitcast_ln28_44_fu_4979_p1 = select_ln28_24_reg_8436;

assign bitcast_ln28_45_fu_5052_p1 = ap_phi_reg_pp0_iter2_phi_ln28_26_reg_2077;

assign bitcast_ln28_46_fu_5070_p1 = select_ln28_25_fu_5044_p3;

assign bitcast_ln28_47_fu_6822_p1 = phi_ln28_27_reg_2088;

assign bitcast_ln28_48_fu_6840_p1 = select_ln28_26_reg_8772;

assign bitcast_ln28_49_fu_3437_p1 = ap_phi_mux_phi_ln28_28_phi_fu_1828_p6;

assign bitcast_ln28_4_fu_3913_p1 = select_ln28_1_fu_3804_p3;

assign bitcast_ln28_50_fu_5144_p1 = ap_phi_mux_phi_ln28_29_phi_fu_2103_p6;

assign bitcast_ln28_51_fu_5162_p1 = select_ln28_28_reg_8443;

assign bitcast_ln28_52_fu_5235_p1 = ap_phi_reg_pp0_iter2_phi_ln28_30_reg_2114;

assign bitcast_ln28_53_fu_5253_p1 = select_ln28_29_fu_5227_p3;

assign bitcast_ln28_54_fu_6913_p1 = phi_ln28_31_reg_2125;

assign bitcast_ln28_55_fu_6931_p1 = select_ln28_30_reg_8779;

assign bitcast_ln28_56_fu_3487_p1 = ap_phi_mux_phi_ln28_32_phi_fu_1842_p6;

assign bitcast_ln28_57_fu_5327_p1 = ap_phi_mux_phi_ln28_33_phi_fu_2140_p6;

assign bitcast_ln28_58_fu_5345_p1 = select_ln28_32_reg_8450;

assign bitcast_ln28_59_fu_5418_p1 = ap_phi_reg_pp0_iter2_phi_ln28_34_reg_2151;

assign bitcast_ln28_5_fu_5820_p1 = phi_ln28_3_reg_1751;

assign bitcast_ln28_60_fu_5436_p1 = select_ln28_33_fu_5410_p3;

assign bitcast_ln28_61_fu_7004_p1 = phi_ln28_35_reg_2162;

assign bitcast_ln28_62_fu_7022_p1 = select_ln28_34_reg_8786;

assign bitcast_ln28_63_fu_3537_p1 = ap_phi_mux_phi_ln28_36_phi_fu_1856_p6;

assign bitcast_ln28_64_fu_5510_p1 = ap_phi_mux_phi_ln28_37_phi_fu_2177_p6;

assign bitcast_ln28_65_fu_5528_p1 = select_ln28_36_reg_8457;

assign bitcast_ln28_66_fu_5601_p1 = ap_phi_mux_phi_ln28_38_phi_fu_2191_p6;

assign bitcast_ln28_67_fu_5619_p1 = select_ln28_37_fu_5593_p3;

assign bitcast_ln28_68_fu_7095_p1 = phi_ln28_39_reg_2216;

assign bitcast_ln28_69_fu_7113_p1 = select_ln28_38_reg_8793;

assign bitcast_ln28_6_fu_5838_p1 = select_ln28_2_reg_8603;

assign bitcast_ln28_70_fu_3587_p1 = ap_phi_mux_phi_ln28_40_phi_fu_1870_p6;

assign bitcast_ln28_71_fu_6366_p1 = ap_phi_mux_phi_ln28_41_phi_fu_2231_p6;

assign bitcast_ln28_72_fu_6384_p1 = select_ln28_40_reg_8464;

assign bitcast_ln28_73_fu_6457_p1 = ap_phi_reg_pp0_iter2_phi_ln28_42_reg_2242;

assign bitcast_ln28_74_fu_6475_p1 = select_ln28_41_fu_6449_p3;

assign bitcast_ln28_75_fu_7186_p1 = phi_ln28_43_reg_2253;

assign bitcast_ln28_76_fu_7204_p1 = select_ln28_42_reg_8917;

assign bitcast_ln28_77_fu_3637_p1 = ap_phi_mux_phi_ln28_44_phi_fu_1884_p6;

assign bitcast_ln28_78_fu_5693_p1 = ap_phi_mux_phi_ln28_45_phi_fu_2205_p6;

assign bitcast_ln28_79_fu_5711_p1 = select_ln28_44_reg_8471;

assign bitcast_ln28_7_fu_3010_p1 = ap_phi_mux_phi_ln28_4_phi_fu_1672_p6;

assign bitcast_ln28_80_fu_6549_p1 = ap_phi_reg_pp0_iter2_phi_ln28_46_reg_2265;

assign bitcast_ln28_81_fu_6567_p1 = select_ln28_45_reg_8845;

assign bitcast_ln28_82_fu_7277_p1 = phi_ln28_47_reg_2276;

assign bitcast_ln28_83_fu_7295_p1 = select_ln28_46_reg_8924;

assign bitcast_ln28_84_fu_4719_p1 = ap_phi_mux_phi_ln28_48_phi_fu_2038_p6;

assign bitcast_ln28_85_fu_6639_p1 = ap_phi_mux_phi_ln28_49_phi_fu_2291_p6;

assign bitcast_ln28_86_fu_6657_p1 = select_ln28_48_reg_8728;

assign bitcast_ln28_87_fu_6730_p1 = ap_phi_mux_phi_ln28_50_phi_fu_2305_p6;

assign bitcast_ln28_88_fu_6748_p1 = select_ln28_49_fu_6722_p3;

assign bitcast_ln28_89_fu_7368_p1 = phi_ln28_51_reg_2316;

assign bitcast_ln28_8_fu_3987_p1 = ap_phi_mux_phi_ln28_5_phi_fu_1912_p6;

assign bitcast_ln28_90_fu_7386_p1 = select_ln28_50_reg_8931;

assign bitcast_ln28_9_fu_4005_p1 = select_ln28_4_reg_8101;

assign bitcast_ln28_fu_2887_p1 = ap_phi_mux_phi_ln28_phi_fu_1658_p6;

assign f_fu_2443_p2 = (6'd1 + ap_phi_mux_f_0_phi_fu_1637_p4);

assign grp_fu_2479_p0 = {{select_ln28_52_fu_2455_p3}, {1'd0}};

assign grp_fu_2479_p1 = 5'd3;

assign icmp_ln10_fu_2431_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_1626_p4 == 9'd416) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_2449_p2 = ((ap_phi_mux_r_0_phi_fu_1648_p4 == 4'd13) ? 1'b1 : 1'b0);

assign icmp_ln28_100_fu_5179_p2 = ((tmp_80_fu_5148_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_101_fu_5185_p2 = ((trunc_ln28_51_fu_5158_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_102_fu_5197_p2 = ((tmp_81_fu_5165_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_103_fu_5203_p2 = ((trunc_ln28_52_fu_5175_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_104_fu_5271_p2 = ((tmp_83_fu_5239_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_105_fu_5277_p2 = ((trunc_ln28_53_fu_5249_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_106_fu_5289_p2 = ((tmp_84_fu_5257_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_107_fu_5295_p2 = ((trunc_ln28_54_fu_5267_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_108_fu_6948_p2 = ((tmp_86_fu_6917_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_109_fu_6954_p2 = ((trunc_ln28_55_fu_6927_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_10_fu_5855_p2 = ((tmp_s_fu_5824_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_110_fu_6966_p2 = ((tmp_87_fu_6934_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_111_fu_6972_p2 = ((trunc_ln28_56_fu_6944_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_112_fu_3505_p2 = ((tmp_89_fu_3491_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_113_fu_3511_p2 = ((trunc_ln28_57_fu_3501_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_114_fu_5362_p2 = ((tmp_91_fu_5331_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_115_fu_5368_p2 = ((trunc_ln28_58_fu_5341_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_116_fu_5380_p2 = ((tmp_92_fu_5348_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_117_fu_5386_p2 = ((trunc_ln28_59_fu_5358_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_118_fu_5454_p2 = ((tmp_94_fu_5422_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_119_fu_5460_p2 = ((trunc_ln28_60_fu_5432_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_11_fu_5861_p2 = ((trunc_ln28_6_fu_5834_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_120_fu_5472_p2 = ((tmp_95_fu_5440_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_121_fu_5478_p2 = ((trunc_ln28_61_fu_5450_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_122_fu_7039_p2 = ((tmp_97_fu_7008_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_123_fu_7045_p2 = ((trunc_ln28_62_fu_7018_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_124_fu_7057_p2 = ((tmp_98_fu_7025_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_125_fu_7063_p2 = ((trunc_ln28_63_fu_7035_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_126_fu_3555_p2 = ((tmp_100_fu_3541_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_127_fu_3561_p2 = ((trunc_ln28_64_fu_3551_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_128_fu_5545_p2 = ((tmp_102_fu_5514_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_129_fu_5551_p2 = ((trunc_ln28_65_fu_5524_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_12_fu_5873_p2 = ((tmp_10_fu_5841_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_130_fu_5563_p2 = ((tmp_103_fu_5531_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_131_fu_5569_p2 = ((trunc_ln28_66_fu_5541_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_132_fu_5637_p2 = ((tmp_105_fu_5605_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_133_fu_5643_p2 = ((trunc_ln28_67_fu_5615_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_134_fu_5655_p2 = ((tmp_106_fu_5623_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_135_fu_5661_p2 = ((trunc_ln28_68_fu_5633_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_136_fu_7130_p2 = ((tmp_108_fu_7099_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_137_fu_7136_p2 = ((trunc_ln28_69_fu_7109_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_138_fu_7148_p2 = ((tmp_109_fu_7116_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_139_fu_7154_p2 = ((trunc_ln28_70_fu_7126_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_13_fu_5879_p2 = ((trunc_ln28_7_fu_5851_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_140_fu_3605_p2 = ((tmp_111_fu_3591_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_141_fu_3611_p2 = ((trunc_ln28_71_fu_3601_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_142_fu_6401_p2 = ((tmp_113_fu_6370_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_143_fu_6407_p2 = ((trunc_ln28_72_fu_6380_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_144_fu_6419_p2 = ((tmp_114_fu_6387_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_145_fu_6425_p2 = ((trunc_ln28_73_fu_6397_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_146_fu_6493_p2 = ((tmp_116_fu_6461_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_147_fu_6499_p2 = ((trunc_ln28_74_fu_6471_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_148_fu_6511_p2 = ((tmp_117_fu_6479_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_149_fu_6517_p2 = ((trunc_ln28_75_fu_6489_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_14_fu_3028_p2 = ((tmp_12_fu_3014_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_150_fu_7221_p2 = ((tmp_119_fu_7190_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_151_fu_7227_p2 = ((trunc_ln28_76_fu_7200_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_152_fu_7239_p2 = ((tmp_120_fu_7207_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_153_fu_7245_p2 = ((trunc_ln28_77_fu_7217_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_154_fu_3655_p2 = ((tmp_122_fu_3641_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_155_fu_3661_p2 = ((trunc_ln28_78_fu_3651_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_156_fu_5728_p2 = ((tmp_124_fu_5697_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_157_fu_5734_p2 = ((trunc_ln28_79_fu_5707_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_158_fu_5746_p2 = ((tmp_125_fu_5714_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_159_fu_5752_p2 = ((trunc_ln28_80_fu_5724_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_15_fu_3034_p2 = ((trunc_ln28_8_fu_3024_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_160_fu_6584_p2 = ((tmp_127_fu_6553_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_161_fu_6590_p2 = ((trunc_ln28_81_fu_6563_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_162_fu_6602_p2 = ((tmp_128_fu_6570_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_163_fu_6608_p2 = ((trunc_ln28_82_fu_6580_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_164_fu_7312_p2 = ((tmp_130_fu_7281_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_165_fu_7318_p2 = ((trunc_ln28_83_fu_7291_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_166_fu_7330_p2 = ((tmp_131_fu_7298_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_167_fu_7336_p2 = ((trunc_ln28_84_fu_7308_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_168_fu_4737_p2 = ((tmp_133_fu_4723_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_169_fu_4743_p2 = ((trunc_ln28_85_fu_4733_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_16_fu_4022_p2 = ((tmp_14_fu_3991_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_170_fu_6674_p2 = ((tmp_135_fu_6643_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_171_fu_6680_p2 = ((trunc_ln28_86_fu_6653_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_172_fu_6692_p2 = ((tmp_136_fu_6660_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_173_fu_6698_p2 = ((trunc_ln28_87_fu_6670_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_174_fu_6766_p2 = ((tmp_138_fu_6734_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_175_fu_6772_p2 = ((trunc_ln28_88_fu_6744_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_176_fu_6784_p2 = ((tmp_139_fu_6752_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_177_fu_6790_p2 = ((trunc_ln28_89_fu_6762_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_178_fu_7403_p2 = ((tmp_141_fu_7372_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_179_fu_7409_p2 = ((trunc_ln28_90_fu_7382_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_17_fu_4028_p2 = ((trunc_ln28_9_fu_4001_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_180_fu_7421_p2 = ((tmp_142_fu_7389_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_181_fu_7427_p2 = ((trunc_ln28_91_fu_7399_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_18_fu_4040_p2 = ((tmp_15_fu_4008_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_19_fu_4046_p2 = ((trunc_ln28_10_fu_4018_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_1_fu_2911_p2 = ((trunc_ln28_1_fu_2901_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_20_fu_4114_p2 = ((tmp_17_fu_4082_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_21_fu_4120_p2 = ((trunc_ln28_11_fu_4092_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_22_fu_4132_p2 = ((tmp_18_fu_4100_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_23_fu_4138_p2 = ((trunc_ln28_12_fu_4110_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_24_fu_5946_p2 = ((tmp_20_fu_5915_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_25_fu_5952_p2 = ((trunc_ln28_13_fu_5925_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_26_fu_5964_p2 = ((tmp_21_fu_5932_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_27_fu_5970_p2 = ((trunc_ln28_14_fu_5942_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_28_fu_3078_p2 = ((tmp_23_fu_3064_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_29_fu_3084_p2 = ((trunc_ln28_15_fu_3074_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_2_fu_3756_p2 = ((tmp_4_fu_3725_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_30_fu_4205_p2 = ((tmp_25_fu_4174_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_31_fu_4211_p2 = ((trunc_ln28_16_fu_4184_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_32_fu_4223_p2 = ((tmp_26_fu_4191_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_33_fu_4229_p2 = ((trunc_ln28_17_fu_4201_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_34_fu_4297_p2 = ((tmp_28_fu_4265_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_35_fu_4303_p2 = ((trunc_ln28_18_fu_4275_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_36_fu_4315_p2 = ((tmp_29_fu_4283_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_37_fu_4321_p2 = ((trunc_ln28_19_fu_4293_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_38_fu_6037_p2 = ((tmp_31_fu_6006_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_39_fu_6043_p2 = ((trunc_ln28_20_fu_6016_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_3_fu_3762_p2 = ((trunc_ln28_2_fu_3735_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_40_fu_6055_p2 = ((tmp_32_fu_6023_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_41_fu_6061_p2 = ((trunc_ln28_21_fu_6033_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_42_fu_3128_p2 = ((tmp_34_fu_3114_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_43_fu_3134_p2 = ((trunc_ln28_22_fu_3124_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_44_fu_4388_p2 = ((tmp_36_fu_4357_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_45_fu_4394_p2 = ((trunc_ln28_23_fu_4367_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_46_fu_4406_p2 = ((tmp_37_fu_4374_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_47_fu_4412_p2 = ((trunc_ln28_24_fu_4384_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_48_fu_4480_p2 = ((tmp_39_fu_4448_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_49_fu_4486_p2 = ((trunc_ln28_25_fu_4458_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_4_fu_3774_p2 = ((tmp_5_fu_3742_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_50_fu_4498_p2 = ((tmp_40_fu_4466_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_51_fu_4504_p2 = ((trunc_ln28_26_fu_4476_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_52_fu_6128_p2 = ((tmp_42_fu_6097_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_53_fu_6134_p2 = ((trunc_ln28_27_fu_6107_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_54_fu_6146_p2 = ((tmp_43_fu_6114_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_55_fu_6152_p2 = ((trunc_ln28_28_fu_6124_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_56_fu_3178_p2 = ((tmp_45_fu_3164_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_57_fu_3184_p2 = ((trunc_ln28_29_fu_3174_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_58_fu_4813_p2 = ((tmp_47_fu_4782_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_59_fu_4819_p2 = ((trunc_ln28_30_fu_4792_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_5_fu_3780_p2 = ((trunc_ln28_3_fu_3752_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_60_fu_4831_p2 = ((tmp_48_fu_4799_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_61_fu_4837_p2 = ((trunc_ln28_31_fu_4809_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_62_fu_4905_p2 = ((tmp_50_fu_4873_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_63_fu_4911_p2 = ((trunc_ln28_32_fu_4883_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_64_fu_4923_p2 = ((tmp_51_fu_4891_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_65_fu_4929_p2 = ((trunc_ln28_33_fu_4901_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_66_fu_6219_p2 = ((tmp_53_fu_6188_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_67_fu_6225_p2 = ((trunc_ln28_34_fu_6198_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_68_fu_6237_p2 = ((tmp_54_fu_6205_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_69_fu_6243_p2 = ((trunc_ln28_35_fu_6215_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_6_fu_3931_p2 = ((tmp_7_fu_3899_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_70_fu_3228_p2 = ((tmp_56_fu_3214_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_71_fu_3234_p2 = ((trunc_ln28_36_fu_3224_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_72_fu_4571_p2 = ((tmp_58_fu_4540_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_73_fu_4577_p2 = ((trunc_ln28_37_fu_4550_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_74_fu_4589_p2 = ((tmp_59_fu_4557_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_75_fu_4595_p2 = ((trunc_ln28_38_fu_4567_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_76_fu_4663_p2 = ((tmp_61_fu_4631_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_77_fu_4669_p2 = ((trunc_ln28_39_fu_4641_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_78_fu_4681_p2 = ((tmp_62_fu_4649_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_79_fu_4687_p2 = ((trunc_ln28_40_fu_4659_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_7_fu_3937_p2 = ((trunc_ln28_4_fu_3909_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_80_fu_6310_p2 = ((tmp_64_fu_6279_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_81_fu_6316_p2 = ((trunc_ln28_41_fu_6289_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_82_fu_6328_p2 = ((tmp_65_fu_6296_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_83_fu_6334_p2 = ((trunc_ln28_42_fu_6306_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_84_fu_3405_p2 = ((tmp_67_fu_3391_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_85_fu_3411_p2 = ((trunc_ln28_43_fu_3401_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_86_fu_4996_p2 = ((tmp_69_fu_4965_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_87_fu_5002_p2 = ((trunc_ln28_44_fu_4975_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_88_fu_5014_p2 = ((tmp_70_fu_4982_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_89_fu_5020_p2 = ((trunc_ln28_45_fu_4992_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_8_fu_3949_p2 = ((tmp_8_fu_3917_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_90_fu_5088_p2 = ((tmp_72_fu_5056_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_91_fu_5094_p2 = ((trunc_ln28_46_fu_5066_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_92_fu_5106_p2 = ((tmp_73_fu_5074_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_93_fu_5112_p2 = ((trunc_ln28_47_fu_5084_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_94_fu_6857_p2 = ((tmp_75_fu_6826_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_95_fu_6863_p2 = ((trunc_ln28_48_fu_6836_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_96_fu_6875_p2 = ((tmp_76_fu_6843_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_97_fu_6881_p2 = ((trunc_ln28_49_fu_6853_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_98_fu_3455_p2 = ((tmp_78_fu_3441_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln28_99_fu_3461_p2 = ((trunc_ln28_50_fu_3451_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_9_fu_3955_p2 = ((trunc_ln28_5_fu_3927_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln28_fu_2905_p2 = ((tmp_2_fu_2891_p4 != 8'd255) ? 1'b1 : 1'b0);

assign max_pool_1_out_0_address0 = zext_ln35_1_fu_5803_p1;

assign max_pool_1_out_0_d0 = ((and_ln28_6_fu_5897_p2[0:0] === 1'b1) ? phi_ln28_3_reg_1751 : select_ln28_2_reg_8603);

assign max_pool_1_out_10_address0 = max_pool_1_out_10_a_reg_8902;

assign max_pool_1_out_10_d0 = ((and_ln28_76_fu_7263_p2[0:0] === 1'b1) ? phi_ln28_43_reg_2253 : select_ln28_42_reg_8917);

assign max_pool_1_out_11_address0 = max_pool_1_out_11_a_reg_8907;

assign max_pool_1_out_11_d0 = ((and_ln28_83_fu_7354_p2[0:0] === 1'b1) ? phi_ln28_47_reg_2276 : select_ln28_46_reg_8924);

assign max_pool_1_out_12_address0 = max_pool_1_out_12_a_reg_8912;

assign max_pool_1_out_12_d0 = ((and_ln28_90_fu_7445_p2[0:0] === 1'b1) ? phi_ln28_51_reg_2316 : select_ln28_50_reg_8931);

assign max_pool_1_out_1_address0 = zext_ln35_1_fu_5803_p1;

assign max_pool_1_out_1_d0 = ((and_ln28_13_fu_5988_p2[0:0] === 1'b1) ? phi_ln28_7_reg_1775 : select_ln28_6_reg_8610);

assign max_pool_1_out_2_address0 = zext_ln35_1_fu_5803_p1;

assign max_pool_1_out_2_d0 = ((and_ln28_20_fu_6079_p2[0:0] === 1'b1) ? phi_ln28_11_reg_1799 : select_ln28_10_reg_8617);

assign max_pool_1_out_3_address0 = zext_ln35_1_fu_5803_p1;

assign max_pool_1_out_3_d0 = ((and_ln28_27_fu_6170_p2[0:0] === 1'b1) ? phi_ln28_15_reg_1962 : select_ln28_14_reg_8624);

assign max_pool_1_out_4_address0 = zext_ln35_1_fu_5803_p1;

assign max_pool_1_out_4_d0 = ((and_ln28_34_fu_6261_p2[0:0] === 1'b1) ? phi_ln28_19_reg_1986 : select_ln28_18_reg_8765);

assign max_pool_1_out_5_address0 = zext_ln35_1_fu_5803_p1;

assign max_pool_1_out_5_d0 = ((and_ln28_41_fu_6352_p2[0:0] === 1'b1) ? phi_ln28_23_reg_2023 : select_ln28_22_reg_8631);

assign max_pool_1_out_6_address0 = max_pool_1_out_6_ad_reg_8882;

assign max_pool_1_out_6_d0 = ((and_ln28_48_fu_6899_p2[0:0] === 1'b1) ? phi_ln28_27_reg_2088 : select_ln28_26_reg_8772);

assign max_pool_1_out_7_address0 = max_pool_1_out_7_ad_reg_8887;

assign max_pool_1_out_7_d0 = ((and_ln28_55_fu_6990_p2[0:0] === 1'b1) ? phi_ln28_31_reg_2125 : select_ln28_30_reg_8779);

assign max_pool_1_out_8_address0 = max_pool_1_out_8_ad_reg_8892;

assign max_pool_1_out_8_d0 = ((and_ln28_62_fu_7081_p2[0:0] === 1'b1) ? phi_ln28_35_reg_2162 : select_ln28_34_reg_8786);

assign max_pool_1_out_9_address0 = max_pool_1_out_9_ad_reg_8897;

assign max_pool_1_out_9_d0 = ((and_ln28_69_fu_7172_p2[0:0] === 1'b1) ? phi_ln28_39_reg_2216 : select_ln28_38_reg_8793);

assign mul_ln28_1_fu_2518_p1 = mul_ln28_1_fu_2518_p10;

assign mul_ln28_1_fu_2518_p10 = or_ln25_fu_2509_p2;

assign mul_ln28_1_fu_2518_p2 = (12'd43 * mul_ln28_1_fu_2518_p1);

assign mul_ln28_fu_2493_p1 = mul_ln28_fu_2493_p10;

assign mul_ln28_fu_2493_p10 = shl_ln_reg_7483;

assign mul_ln28_fu_2493_p2 = (12'd43 * mul_ln28_fu_2493_p1);

assign or_ln25_fu_2509_p2 = (shl_ln_reg_7483_pp0_iter1_reg | 5'd1);

assign or_ln28_100_fu_2993_p2 = (tmp_152_reg_7709 | 13'd96);

assign or_ln28_101_fu_3354_p2 = (tmp_154_reg_7747 | 13'd128);

assign or_ln28_102_fu_3370_p2 = (tmp_152_reg_7709 | 13'd160);

assign or_ln28_103_fu_3862_p2 = (tmp_154_reg_7747 | 13'd192);

assign or_ln28_104_fu_3878_p2 = (tmp_152_reg_7709 | 13'd224);

assign or_ln28_10_fu_4126_p2 = (icmp_ln28_21_fu_4120_p2 | icmp_ln28_20_fu_4114_p2);

assign or_ln28_11_fu_4144_p2 = (icmp_ln28_23_fu_4138_p2 | icmp_ln28_22_fu_4132_p2);

assign or_ln28_12_fu_5958_p2 = (icmp_ln28_25_fu_5952_p2 | icmp_ln28_24_fu_5946_p2);

assign or_ln28_13_fu_5976_p2 = (icmp_ln28_27_fu_5970_p2 | icmp_ln28_26_fu_5964_p2);

assign or_ln28_14_fu_3090_p2 = (icmp_ln28_29_fu_3084_p2 | icmp_ln28_28_fu_3078_p2);

assign or_ln28_15_fu_4217_p2 = (icmp_ln28_31_fu_4211_p2 | icmp_ln28_30_fu_4205_p2);

assign or_ln28_16_fu_4235_p2 = (icmp_ln28_33_fu_4229_p2 | icmp_ln28_32_fu_4223_p2);

assign or_ln28_17_fu_4309_p2 = (icmp_ln28_35_fu_4303_p2 | icmp_ln28_34_fu_4297_p2);

assign or_ln28_18_fu_4327_p2 = (icmp_ln28_37_fu_4321_p2 | icmp_ln28_36_fu_4315_p2);

assign or_ln28_19_fu_6049_p2 = (icmp_ln28_39_fu_6043_p2 | icmp_ln28_38_fu_6037_p2);

assign or_ln28_1_fu_3768_p2 = (icmp_ln28_3_fu_3762_p2 | icmp_ln28_2_fu_3756_p2);

assign or_ln28_20_fu_6067_p2 = (icmp_ln28_41_fu_6061_p2 | icmp_ln28_40_fu_6055_p2);

assign or_ln28_21_fu_3140_p2 = (icmp_ln28_43_fu_3134_p2 | icmp_ln28_42_fu_3128_p2);

assign or_ln28_22_fu_4400_p2 = (icmp_ln28_45_fu_4394_p2 | icmp_ln28_44_fu_4388_p2);

assign or_ln28_23_fu_4418_p2 = (icmp_ln28_47_fu_4412_p2 | icmp_ln28_46_fu_4406_p2);

assign or_ln28_24_fu_4492_p2 = (icmp_ln28_49_fu_4486_p2 | icmp_ln28_48_fu_4480_p2);

assign or_ln28_25_fu_4510_p2 = (icmp_ln28_51_fu_4504_p2 | icmp_ln28_50_fu_4498_p2);

assign or_ln28_26_fu_6140_p2 = (icmp_ln28_53_fu_6134_p2 | icmp_ln28_52_fu_6128_p2);

assign or_ln28_27_fu_6158_p2 = (icmp_ln28_55_fu_6152_p2 | icmp_ln28_54_fu_6146_p2);

assign or_ln28_28_fu_3190_p2 = (icmp_ln28_57_fu_3184_p2 | icmp_ln28_56_fu_3178_p2);

assign or_ln28_29_fu_4825_p2 = (icmp_ln28_59_fu_4819_p2 | icmp_ln28_58_fu_4813_p2);

assign or_ln28_2_fu_3786_p2 = (icmp_ln28_5_fu_3780_p2 | icmp_ln28_4_fu_3774_p2);

assign or_ln28_30_fu_4843_p2 = (icmp_ln28_61_fu_4837_p2 | icmp_ln28_60_fu_4831_p2);

assign or_ln28_31_fu_4917_p2 = (icmp_ln28_63_fu_4911_p2 | icmp_ln28_62_fu_4905_p2);

assign or_ln28_32_fu_4935_p2 = (icmp_ln28_65_fu_4929_p2 | icmp_ln28_64_fu_4923_p2);

assign or_ln28_33_fu_6231_p2 = (icmp_ln28_67_fu_6225_p2 | icmp_ln28_66_fu_6219_p2);

assign or_ln28_34_fu_6249_p2 = (icmp_ln28_69_fu_6243_p2 | icmp_ln28_68_fu_6237_p2);

assign or_ln28_35_fu_3240_p2 = (icmp_ln28_71_fu_3234_p2 | icmp_ln28_70_fu_3228_p2);

assign or_ln28_36_fu_4583_p2 = (icmp_ln28_73_fu_4577_p2 | icmp_ln28_72_fu_4571_p2);

assign or_ln28_37_fu_4601_p2 = (icmp_ln28_75_fu_4595_p2 | icmp_ln28_74_fu_4589_p2);

assign or_ln28_38_fu_4675_p2 = (icmp_ln28_77_fu_4669_p2 | icmp_ln28_76_fu_4663_p2);

assign or_ln28_39_fu_4693_p2 = (icmp_ln28_79_fu_4687_p2 | icmp_ln28_78_fu_4681_p2);

assign or_ln28_3_fu_3943_p2 = (icmp_ln28_7_fu_3937_p2 | icmp_ln28_6_fu_3931_p2);

assign or_ln28_40_fu_6322_p2 = (icmp_ln28_81_fu_6316_p2 | icmp_ln28_80_fu_6310_p2);

assign or_ln28_41_fu_6340_p2 = (icmp_ln28_83_fu_6334_p2 | icmp_ln28_82_fu_6328_p2);

assign or_ln28_42_fu_3417_p2 = (icmp_ln28_85_fu_3411_p2 | icmp_ln28_84_fu_3405_p2);

assign or_ln28_43_fu_5008_p2 = (icmp_ln28_87_fu_5002_p2 | icmp_ln28_86_fu_4996_p2);

assign or_ln28_44_fu_5026_p2 = (icmp_ln28_89_fu_5020_p2 | icmp_ln28_88_fu_5014_p2);

assign or_ln28_45_fu_5100_p2 = (icmp_ln28_91_fu_5094_p2 | icmp_ln28_90_fu_5088_p2);

assign or_ln28_46_fu_5118_p2 = (icmp_ln28_93_fu_5112_p2 | icmp_ln28_92_fu_5106_p2);

assign or_ln28_47_fu_6869_p2 = (icmp_ln28_95_fu_6863_p2 | icmp_ln28_94_fu_6857_p2);

assign or_ln28_48_fu_6887_p2 = (icmp_ln28_97_fu_6881_p2 | icmp_ln28_96_fu_6875_p2);

assign or_ln28_49_fu_3467_p2 = (icmp_ln28_99_fu_3461_p2 | icmp_ln28_98_fu_3455_p2);

assign or_ln28_4_fu_3961_p2 = (icmp_ln28_9_fu_3955_p2 | icmp_ln28_8_fu_3949_p2);

assign or_ln28_50_fu_5191_p2 = (icmp_ln28_101_fu_5185_p2 | icmp_ln28_100_fu_5179_p2);

assign or_ln28_51_fu_5209_p2 = (icmp_ln28_103_fu_5203_p2 | icmp_ln28_102_fu_5197_p2);

assign or_ln28_52_fu_5283_p2 = (icmp_ln28_105_fu_5277_p2 | icmp_ln28_104_fu_5271_p2);

assign or_ln28_53_fu_5301_p2 = (icmp_ln28_107_fu_5295_p2 | icmp_ln28_106_fu_5289_p2);

assign or_ln28_54_fu_6960_p2 = (icmp_ln28_109_fu_6954_p2 | icmp_ln28_108_fu_6948_p2);

assign or_ln28_55_fu_6978_p2 = (icmp_ln28_111_fu_6972_p2 | icmp_ln28_110_fu_6966_p2);

assign or_ln28_56_fu_3517_p2 = (icmp_ln28_113_fu_3511_p2 | icmp_ln28_112_fu_3505_p2);

assign or_ln28_57_fu_5374_p2 = (icmp_ln28_115_fu_5368_p2 | icmp_ln28_114_fu_5362_p2);

assign or_ln28_58_fu_5392_p2 = (icmp_ln28_117_fu_5386_p2 | icmp_ln28_116_fu_5380_p2);

assign or_ln28_59_fu_5466_p2 = (icmp_ln28_119_fu_5460_p2 | icmp_ln28_118_fu_5454_p2);

assign or_ln28_5_fu_5867_p2 = (icmp_ln28_11_fu_5861_p2 | icmp_ln28_10_fu_5855_p2);

assign or_ln28_60_fu_5484_p2 = (icmp_ln28_121_fu_5478_p2 | icmp_ln28_120_fu_5472_p2);

assign or_ln28_61_fu_7051_p2 = (icmp_ln28_123_fu_7045_p2 | icmp_ln28_122_fu_7039_p2);

assign or_ln28_62_fu_7069_p2 = (icmp_ln28_125_fu_7063_p2 | icmp_ln28_124_fu_7057_p2);

assign or_ln28_63_fu_3567_p2 = (icmp_ln28_127_fu_3561_p2 | icmp_ln28_126_fu_3555_p2);

assign or_ln28_64_fu_5557_p2 = (icmp_ln28_129_fu_5551_p2 | icmp_ln28_128_fu_5545_p2);

assign or_ln28_65_fu_5575_p2 = (icmp_ln28_131_fu_5569_p2 | icmp_ln28_130_fu_5563_p2);

assign or_ln28_66_fu_5649_p2 = (icmp_ln28_133_fu_5643_p2 | icmp_ln28_132_fu_5637_p2);

assign or_ln28_67_fu_5667_p2 = (icmp_ln28_135_fu_5661_p2 | icmp_ln28_134_fu_5655_p2);

assign or_ln28_68_fu_7142_p2 = (icmp_ln28_137_fu_7136_p2 | icmp_ln28_136_fu_7130_p2);

assign or_ln28_69_fu_7160_p2 = (icmp_ln28_139_fu_7154_p2 | icmp_ln28_138_fu_7148_p2);

assign or_ln28_6_fu_5885_p2 = (icmp_ln28_13_fu_5879_p2 | icmp_ln28_12_fu_5873_p2);

assign or_ln28_70_fu_3617_p2 = (icmp_ln28_141_fu_3611_p2 | icmp_ln28_140_fu_3605_p2);

assign or_ln28_71_fu_6413_p2 = (icmp_ln28_143_fu_6407_p2 | icmp_ln28_142_fu_6401_p2);

assign or_ln28_72_fu_6431_p2 = (icmp_ln28_145_fu_6425_p2 | icmp_ln28_144_fu_6419_p2);

assign or_ln28_73_fu_6505_p2 = (icmp_ln28_147_fu_6499_p2 | icmp_ln28_146_fu_6493_p2);

assign or_ln28_74_fu_6523_p2 = (icmp_ln28_149_fu_6517_p2 | icmp_ln28_148_fu_6511_p2);

assign or_ln28_75_fu_7233_p2 = (icmp_ln28_151_fu_7227_p2 | icmp_ln28_150_fu_7221_p2);

assign or_ln28_76_fu_7251_p2 = (icmp_ln28_153_fu_7245_p2 | icmp_ln28_152_fu_7239_p2);

assign or_ln28_77_fu_3667_p2 = (icmp_ln28_155_fu_3661_p2 | icmp_ln28_154_fu_3655_p2);

assign or_ln28_78_fu_5740_p2 = (icmp_ln28_157_fu_5734_p2 | icmp_ln28_156_fu_5728_p2);

assign or_ln28_79_fu_5758_p2 = (icmp_ln28_159_fu_5752_p2 | icmp_ln28_158_fu_5746_p2);

assign or_ln28_7_fu_3040_p2 = (icmp_ln28_15_fu_3034_p2 | icmp_ln28_14_fu_3028_p2);

assign or_ln28_80_fu_6596_p2 = (icmp_ln28_161_fu_6590_p2 | icmp_ln28_160_fu_6584_p2);

assign or_ln28_81_fu_6614_p2 = (icmp_ln28_163_fu_6608_p2 | icmp_ln28_162_fu_6602_p2);

assign or_ln28_82_fu_7324_p2 = (icmp_ln28_165_fu_7318_p2 | icmp_ln28_164_fu_7312_p2);

assign or_ln28_83_fu_7342_p2 = (icmp_ln28_167_fu_7336_p2 | icmp_ln28_166_fu_7330_p2);

assign or_ln28_84_fu_4749_p2 = (icmp_ln28_169_fu_4743_p2 | icmp_ln28_168_fu_4737_p2);

assign or_ln28_85_fu_6686_p2 = (icmp_ln28_171_fu_6680_p2 | icmp_ln28_170_fu_6674_p2);

assign or_ln28_86_fu_6704_p2 = (icmp_ln28_173_fu_6698_p2 | icmp_ln28_172_fu_6692_p2);

assign or_ln28_87_fu_6778_p2 = (icmp_ln28_175_fu_6772_p2 | icmp_ln28_174_fu_6766_p2);

assign or_ln28_88_fu_6796_p2 = (icmp_ln28_177_fu_6790_p2 | icmp_ln28_176_fu_6784_p2);

assign or_ln28_89_fu_7415_p2 = (icmp_ln28_179_fu_7409_p2 | icmp_ln28_178_fu_7403_p2);

assign or_ln28_8_fu_4034_p2 = (icmp_ln28_17_fu_4028_p2 | icmp_ln28_16_fu_4022_p2);

assign or_ln28_90_fu_7433_p2 = (icmp_ln28_181_fu_7427_p2 | icmp_ln28_180_fu_7421_p2);

assign or_ln28_91_fu_3280_p2 = (tmp_145_reg_7536 | 13'd32);

assign or_ln28_92_fu_2662_p2 = (tmp_147_fu_2647_p4 | 13'd64);

assign or_ln28_93_fu_3297_p2 = (tmp_145_reg_7536 | 13'd96);

assign or_ln28_94_fu_2855_p2 = (tmp_147_reg_7593 | 13'd128);

assign or_ln28_95_fu_3687_p2 = (tmp_145_reg_7536 | 13'd160);

assign or_ln28_96_fu_2871_p2 = (tmp_147_reg_7593 | 13'd192);

assign or_ln28_97_fu_3704_p2 = (tmp_145_reg_7536 | 13'd224);

assign or_ln28_98_fu_2756_p2 = (tmp_152_fu_2679_p3 | 13'd32);

assign or_ln28_99_fu_2977_p2 = (tmp_154_reg_7747 | 13'd64);

assign or_ln28_9_fu_4052_p2 = (icmp_ln28_19_fu_4046_p2 | icmp_ln28_18_fu_4040_p2);

assign or_ln28_fu_2917_p2 = (icmp_ln28_fu_2905_p2 | icmp_ln28_1_fu_2911_p2);

assign r_fu_2485_p2 = (4'd1 + select_ln28_52_reg_7468);

assign select_ln28_10_fu_4345_p3 = ((and_ln28_18_fu_4339_p2[0:0] === 1'b1) ? phi_ln28_10_reg_1787 : select_ln28_9_fu_4253_p3);

assign select_ln28_12_fu_3152_p3 = ((and_ln28_21_fu_3146_p2[0:0] === 1'b1) ? ap_phi_mux_phi_ln28_12_phi_fu_1700_p6 : 32'd8388608);

assign select_ln28_13_fu_4436_p3 = ((and_ln28_23_fu_4430_p2[0:0] === 1'b1) ? ap_phi_mux_phi_ln28_13_phi_fu_1940_p6 : select_ln28_12_reg_8175);

assign select_ln28_14_fu_4528_p3 = ((and_ln28_25_fu_4522_p2[0:0] === 1'b1) ? ap_phi_reg_pp0_iter2_phi_ln28_14_reg_1951 : select_ln28_13_fu_4436_p3);

assign select_ln28_16_fu_3202_p3 = ((and_ln28_28_fu_3196_p2[0:0] === 1'b1) ? ap_phi_mux_phi_ln28_16_phi_fu_1714_p6 : 32'd8388608);

assign select_ln28_17_fu_4861_p3 = ((and_ln28_30_fu_4855_p2[0:0] === 1'b1) ? ap_phi_mux_phi_ln28_17_phi_fu_2052_p6 : select_ln28_16_reg_8182);

assign select_ln28_18_fu_4953_p3 = ((and_ln28_32_fu_4947_p2[0:0] === 1'b1) ? phi_ln28_18_reg_1974 : select_ln28_17_fu_4861_p3);

assign select_ln28_1_fu_3804_p3 = ((and_ln28_2_fu_3798_p2[0:0] === 1'b1) ? ap_phi_mux_phi_ln28_1_phi_fu_1898_p6 : select_ln28_reg_7974);

assign select_ln28_20_fu_3252_p3 = ((and_ln28_35_fu_3246_p2[0:0] === 1'b1) ? ap_phi_mux_phi_ln28_20_phi_fu_1728_p6 : 32'd8388608);

assign select_ln28_21_fu_4619_p3 = ((and_ln28_37_fu_4613_p2[0:0] === 1'b1) ? ap_phi_mux_phi_ln28_21_phi_fu_2001_p6 : select_ln28_20_reg_8189);

assign select_ln28_22_fu_4711_p3 = ((and_ln28_39_fu_4705_p2[0:0] === 1'b1) ? ap_phi_reg_pp0_iter2_phi_ln28_22_reg_2012 : select_ln28_21_fu_4619_p3);

assign select_ln28_24_fu_3429_p3 = ((and_ln28_42_fu_3423_p2[0:0] === 1'b1) ? ap_phi_mux_phi_ln28_24_phi_fu_1814_p6 : 32'd8388608);

assign select_ln28_25_fu_5044_p3 = ((and_ln28_44_fu_5038_p2[0:0] === 1'b1) ? ap_phi_mux_phi_ln28_25_phi_fu_2066_p6 : select_ln28_24_reg_8436);

assign select_ln28_26_fu_5136_p3 = ((and_ln28_46_fu_5130_p2[0:0] === 1'b1) ? ap_phi_reg_pp0_iter2_phi_ln28_26_reg_2077 : select_ln28_25_fu_5044_p3);

assign select_ln28_28_fu_3479_p3 = ((and_ln28_49_fu_3473_p2[0:0] === 1'b1) ? ap_phi_mux_phi_ln28_28_phi_fu_1828_p6 : 32'd8388608);

assign select_ln28_29_fu_5227_p3 = ((and_ln28_51_fu_5221_p2[0:0] === 1'b1) ? ap_phi_mux_phi_ln28_29_phi_fu_2103_p6 : select_ln28_28_reg_8443);

assign select_ln28_2_fu_3979_p3 = ((and_ln28_4_fu_3973_p2[0:0] === 1'b1) ? phi_ln28_2_reg_1739 : select_ln28_1_fu_3804_p3);

assign select_ln28_30_fu_5319_p3 = ((and_ln28_53_fu_5313_p2[0:0] === 1'b1) ? ap_phi_reg_pp0_iter2_phi_ln28_30_reg_2114 : select_ln28_29_fu_5227_p3);

assign select_ln28_32_fu_3529_p3 = ((and_ln28_56_fu_3523_p2[0:0] === 1'b1) ? ap_phi_mux_phi_ln28_32_phi_fu_1842_p6 : 32'd8388608);

assign select_ln28_33_fu_5410_p3 = ((and_ln28_58_fu_5404_p2[0:0] === 1'b1) ? ap_phi_mux_phi_ln28_33_phi_fu_2140_p6 : select_ln28_32_reg_8450);

assign select_ln28_34_fu_5502_p3 = ((and_ln28_60_fu_5496_p2[0:0] === 1'b1) ? ap_phi_reg_pp0_iter2_phi_ln28_34_reg_2151 : select_ln28_33_fu_5410_p3);

assign select_ln28_36_fu_3579_p3 = ((and_ln28_63_fu_3573_p2[0:0] === 1'b1) ? ap_phi_mux_phi_ln28_36_phi_fu_1856_p6 : 32'd8388608);

assign select_ln28_37_fu_5593_p3 = ((and_ln28_65_fu_5587_p2[0:0] === 1'b1) ? ap_phi_mux_phi_ln28_37_phi_fu_2177_p6 : select_ln28_36_reg_8457);

assign select_ln28_38_fu_5685_p3 = ((and_ln28_67_fu_5679_p2[0:0] === 1'b1) ? ap_phi_mux_phi_ln28_38_phi_fu_2191_p6 : select_ln28_37_fu_5593_p3);

assign select_ln28_40_fu_3629_p3 = ((and_ln28_70_fu_3623_p2[0:0] === 1'b1) ? ap_phi_mux_phi_ln28_40_phi_fu_1870_p6 : 32'd8388608);

assign select_ln28_41_fu_6449_p3 = ((and_ln28_72_fu_6443_p2[0:0] === 1'b1) ? ap_phi_mux_phi_ln28_41_phi_fu_2231_p6 : select_ln28_40_reg_8464);

assign select_ln28_42_fu_6541_p3 = ((and_ln28_74_fu_6535_p2[0:0] === 1'b1) ? ap_phi_reg_pp0_iter2_phi_ln28_42_reg_2242 : select_ln28_41_fu_6449_p3);

assign select_ln28_44_fu_3679_p3 = ((and_ln28_77_fu_3673_p2[0:0] === 1'b1) ? ap_phi_mux_phi_ln28_44_phi_fu_1884_p6 : 32'd8388608);

assign select_ln28_45_fu_5776_p3 = ((and_ln28_79_fu_5770_p2[0:0] === 1'b1) ? ap_phi_mux_phi_ln28_45_phi_fu_2205_p6 : select_ln28_44_reg_8471);

assign select_ln28_46_fu_6632_p3 = ((and_ln28_81_fu_6626_p2[0:0] === 1'b1) ? ap_phi_reg_pp0_iter2_phi_ln28_46_reg_2265 : select_ln28_45_reg_8845);

assign select_ln28_48_fu_4761_p3 = ((and_ln28_84_fu_4755_p2[0:0] === 1'b1) ? ap_phi_mux_phi_ln28_48_phi_fu_2038_p6 : 32'd8388608);

assign select_ln28_49_fu_6722_p3 = ((and_ln28_86_fu_6716_p2[0:0] === 1'b1) ? ap_phi_mux_phi_ln28_49_phi_fu_2291_p6 : select_ln28_48_reg_8728);

assign select_ln28_4_fu_3052_p3 = ((and_ln28_7_fu_3046_p2[0:0] === 1'b1) ? ap_phi_mux_phi_ln28_4_phi_fu_1672_p6 : 32'd8388608);

assign select_ln28_50_fu_6814_p3 = ((and_ln28_88_fu_6808_p2[0:0] === 1'b1) ? ap_phi_mux_phi_ln28_50_phi_fu_2305_p6 : select_ln28_49_fu_6722_p3);

assign select_ln28_52_fu_2455_p3 = ((icmp_ln13_fu_2449_p2[0:0] === 1'b1) ? 4'd0 : ap_phi_mux_r_0_phi_fu_1648_p4);

assign select_ln28_53_fu_2463_p3 = ((icmp_ln13_fu_2449_p2[0:0] === 1'b1) ? f_fu_2443_p2 : ap_phi_mux_f_0_phi_fu_1637_p4);

assign select_ln28_5_fu_4070_p3 = ((and_ln28_9_fu_4064_p2[0:0] === 1'b1) ? ap_phi_mux_phi_ln28_5_phi_fu_1912_p6 : select_ln28_4_reg_8101);

assign select_ln28_6_fu_4162_p3 = ((and_ln28_11_fu_4156_p2[0:0] === 1'b1) ? phi_ln28_6_reg_1763 : select_ln28_5_fu_4070_p3);

assign select_ln28_8_fu_3102_p3 = ((and_ln28_14_fu_3096_p2[0:0] === 1'b1) ? ap_phi_mux_phi_ln28_8_phi_fu_1686_p6 : 32'd8388608);

assign select_ln28_9_fu_4253_p3 = ((and_ln28_16_fu_4247_p2[0:0] === 1'b1) ? ap_phi_mux_phi_ln28_9_phi_fu_1926_p6 : select_ln28_8_reg_8138);

assign select_ln28_fu_2929_p3 = ((and_ln28_fu_2923_p2[0:0] === 1'b1) ? ap_phi_mux_phi_ln28_phi_fu_1658_p6 : 32'd8388608);

assign sext_ln28_10_fu_2967_p1 = $signed(add_ln28_29_fu_2962_p2);

assign sext_ln28_11_fu_3324_p1 = $signed(add_ln28_31_fu_3319_p2);

assign sext_ln28_12_fu_3344_p1 = $signed(add_ln28_33_fu_3339_p2);

assign sext_ln28_13_fu_3822_p1 = $signed(add_ln28_35_fu_3817_p2);

assign sext_ln28_14_fu_3842_p1 = $signed(add_ln28_37_fu_3837_p2);

assign sext_ln28_15_fu_4769_p1 = $signed(add_ln28_39_reg_8518);

assign sext_ln28_1_fu_2615_p1 = $signed(add_ln28_5_fu_2609_p2);

assign sext_ln28_2_fu_2637_p1 = $signed(add_ln28_7_fu_2631_p2);

assign sext_ln28_3_fu_2785_p1 = $signed(add_ln28_9_fu_2780_p2);

assign sext_ln28_4_fu_2805_p1 = $signed(add_ln28_11_fu_2800_p2);

assign sext_ln28_5_fu_2825_p1 = $signed(add_ln28_13_fu_2820_p2);

assign sext_ln28_6_fu_2845_p1 = $signed(add_ln28_15_fu_2840_p2);

assign sext_ln28_7_fu_3270_p1 = $signed(add_ln28_17_fu_3265_p2);

assign sext_ln28_8_fu_2731_p1 = $signed(add_ln28_25_fu_2725_p2);

assign sext_ln28_9_fu_2947_p1 = $signed(add_ln28_27_fu_2942_p2);

assign sext_ln28_fu_2593_p1 = $signed(add_ln28_3_fu_2587_p2);

assign shl_ln_fu_2471_p3 = {{select_ln28_52_fu_2455_p3}, {1'd0}};

assign tmp_100_fu_3541_p4 = {{bitcast_ln28_63_fu_3537_p1[30:23]}};

assign tmp_102_fu_5514_p4 = {{bitcast_ln28_64_fu_5510_p1[30:23]}};

assign tmp_103_fu_5531_p4 = {{bitcast_ln28_65_fu_5528_p1[30:23]}};

assign tmp_105_fu_5605_p4 = {{bitcast_ln28_66_fu_5601_p1[30:23]}};

assign tmp_106_fu_5623_p4 = {{bitcast_ln28_67_fu_5619_p1[30:23]}};

assign tmp_108_fu_7099_p4 = {{bitcast_ln28_68_fu_7095_p1[30:23]}};

assign tmp_109_fu_7116_p4 = {{bitcast_ln28_69_fu_7113_p1[30:23]}};

assign tmp_10_fu_5841_p4 = {{bitcast_ln28_6_fu_5838_p1[30:23]}};

assign tmp_111_fu_3591_p4 = {{bitcast_ln28_70_fu_3587_p1[30:23]}};

assign tmp_113_fu_6370_p4 = {{bitcast_ln28_71_fu_6366_p1[30:23]}};

assign tmp_114_fu_6387_p4 = {{bitcast_ln28_72_fu_6384_p1[30:23]}};

assign tmp_116_fu_6461_p4 = {{bitcast_ln28_73_fu_6457_p1[30:23]}};

assign tmp_117_fu_6479_p4 = {{bitcast_ln28_74_fu_6475_p1[30:23]}};

assign tmp_119_fu_7190_p4 = {{bitcast_ln28_75_fu_7186_p1[30:23]}};

assign tmp_120_fu_7207_p4 = {{bitcast_ln28_76_fu_7204_p1[30:23]}};

assign tmp_122_fu_3641_p4 = {{bitcast_ln28_77_fu_3637_p1[30:23]}};

assign tmp_124_fu_5697_p4 = {{bitcast_ln28_78_fu_5693_p1[30:23]}};

assign tmp_125_fu_5714_p4 = {{bitcast_ln28_79_fu_5711_p1[30:23]}};

assign tmp_127_fu_6553_p4 = {{bitcast_ln28_80_fu_6549_p1[30:23]}};

assign tmp_128_fu_6570_p4 = {{bitcast_ln28_81_fu_6567_p1[30:23]}};

assign tmp_12_fu_3014_p4 = {{bitcast_ln28_7_fu_3010_p1[30:23]}};

assign tmp_130_fu_7281_p4 = {{bitcast_ln28_82_fu_7277_p1[30:23]}};

assign tmp_131_fu_7298_p4 = {{bitcast_ln28_83_fu_7295_p1[30:23]}};

assign tmp_133_fu_4723_p4 = {{bitcast_ln28_84_fu_4719_p1[30:23]}};

assign tmp_135_fu_6643_p4 = {{bitcast_ln28_85_fu_6639_p1[30:23]}};

assign tmp_136_fu_6660_p4 = {{bitcast_ln28_86_fu_6657_p1[30:23]}};

assign tmp_138_fu_6734_p4 = {{bitcast_ln28_87_fu_6730_p1[30:23]}};

assign tmp_139_fu_6752_p4 = {{bitcast_ln28_88_fu_6748_p1[30:23]}};

assign tmp_141_fu_7372_p4 = {{bitcast_ln28_89_fu_7368_p1[30:23]}};

assign tmp_142_fu_7389_p4 = {{bitcast_ln28_90_fu_7386_p1[30:23]}};

assign tmp_145_fu_2541_p3 = {{tmp_144_reg_7495}, {8'd0}};

assign tmp_146_fu_2548_p3 = {{tmp_144_reg_7495}, {5'd0}};

assign tmp_147_fu_2647_p4 = {{{tmp_144_reg_7495}, {2'd0}}, {select_ln28_53_reg_7474_pp0_iter1_reg}};

assign tmp_148_fu_2668_p3 = {{51'd0}, {or_ln28_92_fu_2662_p2}};

assign tmp_149_fu_2860_p3 = {{51'd0}, {or_ln28_94_fu_2855_p2}};

assign tmp_14_fu_3991_p4 = {{bitcast_ln28_8_fu_3987_p1[30:23]}};

assign tmp_150_fu_2876_p3 = {{51'd0}, {or_ln28_96_fu_2871_p2}};

assign tmp_152_fu_2679_p3 = {{tmp_151_reg_7502}, {8'd0}};

assign tmp_153_fu_2686_p3 = {{tmp_151_reg_7502}, {5'd0}};

assign tmp_154_fu_2741_p4 = {{{tmp_151_reg_7502}, {2'd0}}, {select_ln28_53_reg_7474_pp0_iter1_reg}};

assign tmp_155_fu_2982_p3 = {{51'd0}, {or_ln28_99_fu_2977_p2}};

assign tmp_156_fu_3359_p3 = {{51'd0}, {or_ln28_101_fu_3354_p2}};

assign tmp_157_fu_3867_p3 = {{51'd0}, {or_ln28_103_fu_3862_p2}};

assign tmp_15_fu_4008_p4 = {{bitcast_ln28_9_fu_4005_p1[30:23]}};

assign tmp_17_fu_4082_p4 = {{bitcast_ln28_10_fu_4078_p1[30:23]}};

assign tmp_18_fu_4100_p4 = {{bitcast_ln28_11_fu_4096_p1[30:23]}};

assign tmp_20_fu_5915_p4 = {{bitcast_ln28_12_fu_5911_p1[30:23]}};

assign tmp_21_fu_5932_p4 = {{bitcast_ln28_13_fu_5929_p1[30:23]}};

assign tmp_23_fu_3064_p4 = {{bitcast_ln28_14_fu_3060_p1[30:23]}};

assign tmp_25_fu_4174_p4 = {{bitcast_ln28_15_fu_4170_p1[30:23]}};

assign tmp_26_fu_4191_p4 = {{bitcast_ln28_16_fu_4188_p1[30:23]}};

assign tmp_28_fu_4265_p4 = {{bitcast_ln28_17_fu_4261_p1[30:23]}};

assign tmp_29_fu_4283_p4 = {{bitcast_ln28_18_fu_4279_p1[30:23]}};

assign tmp_2_fu_2891_p4 = {{bitcast_ln28_fu_2887_p1[30:23]}};

assign tmp_31_fu_6006_p4 = {{bitcast_ln28_19_fu_6002_p1[30:23]}};

assign tmp_32_fu_6023_p4 = {{bitcast_ln28_20_fu_6020_p1[30:23]}};

assign tmp_34_fu_3114_p4 = {{bitcast_ln28_21_fu_3110_p1[30:23]}};

assign tmp_36_fu_4357_p4 = {{bitcast_ln28_22_fu_4353_p1[30:23]}};

assign tmp_37_fu_4374_p4 = {{bitcast_ln28_23_fu_4371_p1[30:23]}};

assign tmp_39_fu_4448_p4 = {{bitcast_ln28_24_fu_4444_p1[30:23]}};

assign tmp_40_fu_4466_p4 = {{bitcast_ln28_25_fu_4462_p1[30:23]}};

assign tmp_42_fu_6097_p4 = {{bitcast_ln28_26_fu_6093_p1[30:23]}};

assign tmp_43_fu_6114_p4 = {{bitcast_ln28_27_fu_6111_p1[30:23]}};

assign tmp_45_fu_3164_p4 = {{bitcast_ln28_28_fu_3160_p1[30:23]}};

assign tmp_47_fu_4782_p4 = {{bitcast_ln28_29_fu_4778_p1[30:23]}};

assign tmp_48_fu_4799_p4 = {{bitcast_ln28_30_fu_4796_p1[30:23]}};

assign tmp_4_fu_3725_p4 = {{bitcast_ln28_1_fu_3721_p1[30:23]}};

assign tmp_50_fu_4873_p4 = {{bitcast_ln28_31_fu_4869_p1[30:23]}};

assign tmp_51_fu_4891_p4 = {{bitcast_ln28_32_fu_4887_p1[30:23]}};

assign tmp_53_fu_6188_p4 = {{bitcast_ln28_33_fu_6184_p1[30:23]}};

assign tmp_54_fu_6205_p4 = {{bitcast_ln28_34_fu_6202_p1[30:23]}};

assign tmp_56_fu_3214_p4 = {{bitcast_ln28_35_fu_3210_p1[30:23]}};

assign tmp_58_fu_4540_p4 = {{bitcast_ln28_36_fu_4536_p1[30:23]}};

assign tmp_59_fu_4557_p4 = {{bitcast_ln28_37_fu_4554_p1[30:23]}};

assign tmp_5_fu_3742_p4 = {{bitcast_ln28_2_fu_3739_p1[30:23]}};

assign tmp_61_fu_4631_p4 = {{bitcast_ln28_38_fu_4627_p1[30:23]}};

assign tmp_62_fu_4649_p4 = {{bitcast_ln28_39_fu_4645_p1[30:23]}};

assign tmp_64_fu_6279_p4 = {{bitcast_ln28_40_fu_6275_p1[30:23]}};

assign tmp_65_fu_6296_p4 = {{bitcast_ln28_41_fu_6293_p1[30:23]}};

assign tmp_67_fu_3391_p4 = {{bitcast_ln28_42_fu_3387_p1[30:23]}};

assign tmp_69_fu_4965_p4 = {{bitcast_ln28_43_fu_4961_p1[30:23]}};

assign tmp_70_fu_4982_p4 = {{bitcast_ln28_44_fu_4979_p1[30:23]}};

assign tmp_72_fu_5056_p4 = {{bitcast_ln28_45_fu_5052_p1[30:23]}};

assign tmp_73_fu_5074_p4 = {{bitcast_ln28_46_fu_5070_p1[30:23]}};

assign tmp_75_fu_6826_p4 = {{bitcast_ln28_47_fu_6822_p1[30:23]}};

assign tmp_76_fu_6843_p4 = {{bitcast_ln28_48_fu_6840_p1[30:23]}};

assign tmp_78_fu_3441_p4 = {{bitcast_ln28_49_fu_3437_p1[30:23]}};

assign tmp_7_fu_3899_p4 = {{bitcast_ln28_3_fu_3895_p1[30:23]}};

assign tmp_80_fu_5148_p4 = {{bitcast_ln28_50_fu_5144_p1[30:23]}};

assign tmp_81_fu_5165_p4 = {{bitcast_ln28_51_fu_5162_p1[30:23]}};

assign tmp_83_fu_5239_p4 = {{bitcast_ln28_52_fu_5235_p1[30:23]}};

assign tmp_84_fu_5257_p4 = {{bitcast_ln28_53_fu_5253_p1[30:23]}};

assign tmp_86_fu_6917_p4 = {{bitcast_ln28_54_fu_6913_p1[30:23]}};

assign tmp_87_fu_6934_p4 = {{bitcast_ln28_55_fu_6931_p1[30:23]}};

assign tmp_89_fu_3491_p4 = {{bitcast_ln28_56_fu_3487_p1[30:23]}};

assign tmp_8_fu_3917_p4 = {{bitcast_ln28_4_fu_3913_p1[30:23]}};

assign tmp_91_fu_5331_p4 = {{bitcast_ln28_57_fu_5327_p1[30:23]}};

assign tmp_92_fu_5348_p4 = {{bitcast_ln28_58_fu_5345_p1[30:23]}};

assign tmp_94_fu_5422_p4 = {{bitcast_ln28_59_fu_5418_p1[30:23]}};

assign tmp_95_fu_5440_p4 = {{bitcast_ln28_60_fu_5436_p1[30:23]}};

assign tmp_97_fu_7008_p4 = {{bitcast_ln28_61_fu_7004_p1[30:23]}};

assign tmp_98_fu_7025_p4 = {{bitcast_ln28_62_fu_7022_p1[30:23]}};

assign tmp_fu_5786_p3 = {{select_ln28_52_reg_7468_pp0_iter2_reg}, {5'd0}};

assign tmp_s_fu_5824_p4 = {{bitcast_ln28_5_fu_5820_p1[30:23]}};

assign trunc_ln28_10_fu_4018_p1 = bitcast_ln28_9_fu_4005_p1[22:0];

assign trunc_ln28_11_fu_4092_p1 = bitcast_ln28_10_fu_4078_p1[22:0];

assign trunc_ln28_12_fu_4110_p1 = bitcast_ln28_11_fu_4096_p1[22:0];

assign trunc_ln28_13_fu_5925_p1 = bitcast_ln28_12_fu_5911_p1[22:0];

assign trunc_ln28_14_fu_5942_p1 = bitcast_ln28_13_fu_5929_p1[22:0];

assign trunc_ln28_15_fu_3074_p1 = bitcast_ln28_14_fu_3060_p1[22:0];

assign trunc_ln28_16_fu_4184_p1 = bitcast_ln28_15_fu_4170_p1[22:0];

assign trunc_ln28_17_fu_4201_p1 = bitcast_ln28_16_fu_4188_p1[22:0];

assign trunc_ln28_18_fu_4275_p1 = bitcast_ln28_17_fu_4261_p1[22:0];

assign trunc_ln28_19_fu_4293_p1 = bitcast_ln28_18_fu_4279_p1[22:0];

assign trunc_ln28_1_fu_2901_p1 = bitcast_ln28_fu_2887_p1[22:0];

assign trunc_ln28_20_fu_6016_p1 = bitcast_ln28_19_fu_6002_p1[22:0];

assign trunc_ln28_21_fu_6033_p1 = bitcast_ln28_20_fu_6020_p1[22:0];

assign trunc_ln28_22_fu_3124_p1 = bitcast_ln28_21_fu_3110_p1[22:0];

assign trunc_ln28_23_fu_4367_p1 = bitcast_ln28_22_fu_4353_p1[22:0];

assign trunc_ln28_24_fu_4384_p1 = bitcast_ln28_23_fu_4371_p1[22:0];

assign trunc_ln28_25_fu_4458_p1 = bitcast_ln28_24_fu_4444_p1[22:0];

assign trunc_ln28_26_fu_4476_p1 = bitcast_ln28_25_fu_4462_p1[22:0];

assign trunc_ln28_27_fu_6107_p1 = bitcast_ln28_26_fu_6093_p1[22:0];

assign trunc_ln28_28_fu_6124_p1 = bitcast_ln28_27_fu_6111_p1[22:0];

assign trunc_ln28_29_fu_3174_p1 = bitcast_ln28_28_fu_3160_p1[22:0];

assign trunc_ln28_2_fu_3735_p1 = bitcast_ln28_1_fu_3721_p1[22:0];

assign trunc_ln28_30_fu_4792_p1 = bitcast_ln28_29_fu_4778_p1[22:0];

assign trunc_ln28_31_fu_4809_p1 = bitcast_ln28_30_fu_4796_p1[22:0];

assign trunc_ln28_32_fu_4883_p1 = bitcast_ln28_31_fu_4869_p1[22:0];

assign trunc_ln28_33_fu_4901_p1 = bitcast_ln28_32_fu_4887_p1[22:0];

assign trunc_ln28_34_fu_6198_p1 = bitcast_ln28_33_fu_6184_p1[22:0];

assign trunc_ln28_35_fu_6215_p1 = bitcast_ln28_34_fu_6202_p1[22:0];

assign trunc_ln28_36_fu_3224_p1 = bitcast_ln28_35_fu_3210_p1[22:0];

assign trunc_ln28_37_fu_4550_p1 = bitcast_ln28_36_fu_4536_p1[22:0];

assign trunc_ln28_38_fu_4567_p1 = bitcast_ln28_37_fu_4554_p1[22:0];

assign trunc_ln28_39_fu_4641_p1 = bitcast_ln28_38_fu_4627_p1[22:0];

assign trunc_ln28_3_fu_3752_p1 = bitcast_ln28_2_fu_3739_p1[22:0];

assign trunc_ln28_40_fu_4659_p1 = bitcast_ln28_39_fu_4645_p1[22:0];

assign trunc_ln28_41_fu_6289_p1 = bitcast_ln28_40_fu_6275_p1[22:0];

assign trunc_ln28_42_fu_6306_p1 = bitcast_ln28_41_fu_6293_p1[22:0];

assign trunc_ln28_43_fu_3401_p1 = bitcast_ln28_42_fu_3387_p1[22:0];

assign trunc_ln28_44_fu_4975_p1 = bitcast_ln28_43_fu_4961_p1[22:0];

assign trunc_ln28_45_fu_4992_p1 = bitcast_ln28_44_fu_4979_p1[22:0];

assign trunc_ln28_46_fu_5066_p1 = bitcast_ln28_45_fu_5052_p1[22:0];

assign trunc_ln28_47_fu_5084_p1 = bitcast_ln28_46_fu_5070_p1[22:0];

assign trunc_ln28_48_fu_6836_p1 = bitcast_ln28_47_fu_6822_p1[22:0];

assign trunc_ln28_49_fu_6853_p1 = bitcast_ln28_48_fu_6840_p1[22:0];

assign trunc_ln28_4_fu_3909_p1 = bitcast_ln28_3_fu_3895_p1[22:0];

assign trunc_ln28_50_fu_3451_p1 = bitcast_ln28_49_fu_3437_p1[22:0];

assign trunc_ln28_51_fu_5158_p1 = bitcast_ln28_50_fu_5144_p1[22:0];

assign trunc_ln28_52_fu_5175_p1 = bitcast_ln28_51_fu_5162_p1[22:0];

assign trunc_ln28_53_fu_5249_p1 = bitcast_ln28_52_fu_5235_p1[22:0];

assign trunc_ln28_54_fu_5267_p1 = bitcast_ln28_53_fu_5253_p1[22:0];

assign trunc_ln28_55_fu_6927_p1 = bitcast_ln28_54_fu_6913_p1[22:0];

assign trunc_ln28_56_fu_6944_p1 = bitcast_ln28_55_fu_6931_p1[22:0];

assign trunc_ln28_57_fu_3501_p1 = bitcast_ln28_56_fu_3487_p1[22:0];

assign trunc_ln28_58_fu_5341_p1 = bitcast_ln28_57_fu_5327_p1[22:0];

assign trunc_ln28_59_fu_5358_p1 = bitcast_ln28_58_fu_5345_p1[22:0];

assign trunc_ln28_5_fu_3927_p1 = bitcast_ln28_4_fu_3913_p1[22:0];

assign trunc_ln28_60_fu_5432_p1 = bitcast_ln28_59_fu_5418_p1[22:0];

assign trunc_ln28_61_fu_5450_p1 = bitcast_ln28_60_fu_5436_p1[22:0];

assign trunc_ln28_62_fu_7018_p1 = bitcast_ln28_61_fu_7004_p1[22:0];

assign trunc_ln28_63_fu_7035_p1 = bitcast_ln28_62_fu_7022_p1[22:0];

assign trunc_ln28_64_fu_3551_p1 = bitcast_ln28_63_fu_3537_p1[22:0];

assign trunc_ln28_65_fu_5524_p1 = bitcast_ln28_64_fu_5510_p1[22:0];

assign trunc_ln28_66_fu_5541_p1 = bitcast_ln28_65_fu_5528_p1[22:0];

assign trunc_ln28_67_fu_5615_p1 = bitcast_ln28_66_fu_5601_p1[22:0];

assign trunc_ln28_68_fu_5633_p1 = bitcast_ln28_67_fu_5619_p1[22:0];

assign trunc_ln28_69_fu_7109_p1 = bitcast_ln28_68_fu_7095_p1[22:0];

assign trunc_ln28_6_fu_5834_p1 = bitcast_ln28_5_fu_5820_p1[22:0];

assign trunc_ln28_70_fu_7126_p1 = bitcast_ln28_69_fu_7113_p1[22:0];

assign trunc_ln28_71_fu_3601_p1 = bitcast_ln28_70_fu_3587_p1[22:0];

assign trunc_ln28_72_fu_6380_p1 = bitcast_ln28_71_fu_6366_p1[22:0];

assign trunc_ln28_73_fu_6397_p1 = bitcast_ln28_72_fu_6384_p1[22:0];

assign trunc_ln28_74_fu_6471_p1 = bitcast_ln28_73_fu_6457_p1[22:0];

assign trunc_ln28_75_fu_6489_p1 = bitcast_ln28_74_fu_6475_p1[22:0];

assign trunc_ln28_76_fu_7200_p1 = bitcast_ln28_75_fu_7186_p1[22:0];

assign trunc_ln28_77_fu_7217_p1 = bitcast_ln28_76_fu_7204_p1[22:0];

assign trunc_ln28_78_fu_3651_p1 = bitcast_ln28_77_fu_3637_p1[22:0];

assign trunc_ln28_79_fu_5707_p1 = bitcast_ln28_78_fu_5693_p1[22:0];

assign trunc_ln28_7_fu_5851_p1 = bitcast_ln28_6_fu_5838_p1[22:0];

assign trunc_ln28_80_fu_5724_p1 = bitcast_ln28_79_fu_5711_p1[22:0];

assign trunc_ln28_81_fu_6563_p1 = bitcast_ln28_80_fu_6549_p1[22:0];

assign trunc_ln28_82_fu_6580_p1 = bitcast_ln28_81_fu_6567_p1[22:0];

assign trunc_ln28_83_fu_7291_p1 = bitcast_ln28_82_fu_7277_p1[22:0];

assign trunc_ln28_84_fu_7308_p1 = bitcast_ln28_83_fu_7295_p1[22:0];

assign trunc_ln28_85_fu_4733_p1 = bitcast_ln28_84_fu_4719_p1[22:0];

assign trunc_ln28_86_fu_6653_p1 = bitcast_ln28_85_fu_6639_p1[22:0];

assign trunc_ln28_87_fu_6670_p1 = bitcast_ln28_86_fu_6657_p1[22:0];

assign trunc_ln28_88_fu_6744_p1 = bitcast_ln28_87_fu_6730_p1[22:0];

assign trunc_ln28_89_fu_6762_p1 = bitcast_ln28_88_fu_6748_p1[22:0];

assign trunc_ln28_8_fu_3024_p1 = bitcast_ln28_7_fu_3010_p1[22:0];

assign trunc_ln28_90_fu_7382_p1 = bitcast_ln28_89_fu_7368_p1[22:0];

assign trunc_ln28_91_fu_7399_p1 = bitcast_ln28_90_fu_7386_p1[22:0];

assign trunc_ln28_9_fu_4001_p1 = bitcast_ln28_8_fu_3987_p1[22:0];

assign trunc_ln28_fu_2537_p1 = grp_fu_2479_p2[2:0];

assign zext_ln14_1_fu_5783_p1 = select_ln28_53_reg_7474_pp0_iter2_reg;

assign zext_ln14_fu_2534_p1 = select_ln28_53_reg_7474_pp0_iter1_reg;

assign zext_ln28_10_fu_2693_p1 = tmp_153_fu_2686_p3;

assign zext_ln28_11_fu_2709_p1 = add_ln28_23_fu_2703_p2;

assign zext_ln28_12_fu_2768_p1 = add_ln28_40_fu_2762_p2;

assign zext_ln28_13_fu_3003_p1 = add_ln28_41_fu_2998_p2;

assign zext_ln28_14_fu_3380_p1 = add_ln28_42_fu_3375_p2;

assign zext_ln28_15_fu_3888_p1 = add_ln28_43_fu_3883_p2;

assign zext_ln28_1_fu_2555_p1 = tmp_146_fu_2548_p3;

assign zext_ln28_2_fu_2571_p1 = add_ln28_1_fu_2565_p2;

assign zext_ln28_3_fu_2655_p1 = tmp_147_fu_2647_p4;

assign zext_ln28_4_fu_3290_p1 = add_ln28_18_fu_3285_p2;

assign zext_ln28_5_fu_3307_p1 = add_ln28_19_fu_3302_p2;

assign zext_ln28_6_fu_3697_p1 = add_ln28_20_fu_3692_p2;

assign zext_ln28_7_fu_3714_p1 = add_ln28_21_fu_3709_p2;

assign zext_ln28_8_fu_2749_p1 = tmp_154_fu_2741_p4;

assign zext_ln35_1_fu_5803_p1 = add_ln35_fu_5797_p2;

assign zext_ln35_fu_5793_p1 = tmp_fu_5786_p3;

always @ (posedge ap_clk) begin
    shl_ln_reg_7483[0] <= 1'b0;
    shl_ln_reg_7483_pp0_iter1_reg[0] <= 1'b0;
    zext_ln14_reg_7509[12:6] <= 7'b0000000;
    tmp_145_reg_7536[7:0] <= 8'b00000000;
    add_ln28_reg_7544[4:0] <= 5'b00000;
    tmp_147_reg_7593[7:6] <= 2'b00;
    tmp_152_reg_7709[7:0] <= 8'b00000000;
    add_ln28_22_reg_7716[4:0] <= 5'b00000;
    tmp_154_reg_7747[7:6] <= 2'b00;
end

endmodule //max_pool_1
