{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1753135750330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753135750345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 21 15:09:10 2025 " "Processing started: Mon Jul 21 15:09:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753135750345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753135750345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753135750345 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1753135750810 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1753135750810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_rc4_solution.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_rc4_solution.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ksa " "Found entity 1: ksa" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753135762428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753135762428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file s_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s_memory-SYN " "Found design unit 1: s_memory-SYN" {  } { { "s_memory.vhd" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/s_memory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753135762726 ""} { "Info" "ISGN_ENTITY_NAME" "1 s_memory " "Found entity 1: s_memory" {  } { { "s_memory.vhd" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/s_memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753135762726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753135762726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk simple_rc4_solution.sv(25) " "Verilog HDL Implicit Net warning at simple_rc4_solution.sv(25): created implicit net for \"clk\"" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753135762727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_address simple_rc4_solution.sv(28) " "Verilog HDL Implicit Net warning at simple_rc4_solution.sv(28): created implicit net for \"s_address\"" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753135762727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_data simple_rc4_solution.sv(29) " "Verilog HDL Implicit Net warning at simple_rc4_solution.sv(29): created implicit net for \"s_data\"" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753135762727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_wren simple_rc4_solution.sv(30) " "Verilog HDL Implicit Net warning at simple_rc4_solution.sv(30): created implicit net for \"s_wren\"" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753135762727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done simple_rc4_solution.sv(31) " "Verilog HDL Implicit Net warning at simple_rc4_solution.sv(31): created implicit net for \"done\"" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753135762727 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ksa " "Elaborating entity \"ksa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1753135762773 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "secret_key simple_rc4_solution.sv(34) " "Verilog HDL warning at simple_rc4_solution.sv(34): object secret_key used but never assigned" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 34 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1753135762774 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_rc4_solution.sv(63) " "Verilog HDL assignment warning at simple_rc4_solution.sv(63): truncated value with size 8 to match size of target (7)" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753135762774 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_rc4_solution.sv(64) " "Verilog HDL assignment warning at simple_rc4_solution.sv(64): truncated value with size 8 to match size of target (7)" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753135762774 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_rc4_solution.sv(65) " "Verilog HDL assignment warning at simple_rc4_solution.sv(65): truncated value with size 8 to match size of target (7)" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753135762774 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_rc4_solution.sv(66) " "Verilog HDL assignment warning at simple_rc4_solution.sv(66): truncated value with size 8 to match size of target (7)" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753135762774 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_rc4_solution.sv(67) " "Verilog HDL assignment warning at simple_rc4_solution.sv(67): truncated value with size 8 to match size of target (7)" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753135762774 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_rc4_solution.sv(68) " "Verilog HDL assignment warning at simple_rc4_solution.sv(68): truncated value with size 8 to match size of target (7)" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1753135762775 "|ksa"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "secret_key 0 simple_rc4_solution.sv(34) " "Net \"secret_key\" at simple_rc4_solution.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753135762775 "|ksa"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR simple_rc4_solution.sv(4) " "Output port \"LEDR\" at simple_rc4_solution.sv(4) has no driver" {  } { { "simple_rc4_solution.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/simple_rc4_solution.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1753135762775 "|ksa"}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting a direction task_1.sv(9) " "Verilog HDL syntax error at task_1.sv(9) near text: \")\";  expecting a direction. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "task_1.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/task_1.sv" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1753135762794 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "task_1 task_1.sv(1) " "Ignored design unit \"task_1\" at task_1.sv(1) due to previous errors" {  } { { "task_1.sv" "" { Text "D:/UBC/CPEN311/cpen-311-lab-4-1/template_de1soc/task_1.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1753135762794 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753135762891 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 21 15:09:22 2025 " "Processing ended: Mon Jul 21 15:09:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753135762891 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753135762891 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753135762891 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1753135762891 ""}
