ARM GAS  /tmp/ccS62X0L.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"gpio.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/gpio.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.global	MX_GPIO_Init
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB40:
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
ARM GAS  /tmp/ccS62X0L.s 			page 2


  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c ****         * Free pins are configured automatically as Analog (this feature is enabled through
  42:Core/Src/gpio.c ****         * the Code Generation settings)
  43:Core/Src/gpio.c **** */
  44:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  45:Core/Src/gpio.c **** {
  27              		.loc 1 45 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 32
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 70B5     		push	{r4, r5, r6, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 16
  34              		.cfi_offset 4, -16
  35              		.cfi_offset 5, -12
  36              		.cfi_offset 6, -8
  37              		.cfi_offset 14, -4
  38 0002 88B0     		sub	sp, sp, #32
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 48
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 47 3 view .LVU1
  42              		.loc 1 47 20 is_stmt 0 view .LVU2
  43 0004 1422     		movs	r2, #20
  44 0006 0021     		movs	r1, #0
  45 0008 03A8     		add	r0, sp, #12
  46 000a FFF7FEFF 		bl	memset
  47              	.LVL0:
  48:Core/Src/gpio.c **** 
  49:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  48              		.loc 1 50 3 is_stmt 1 view .LVU3
  49              	.LBB2:
  50              		.loc 1 50 3 view .LVU4
  51              		.loc 1 50 3 view .LVU5
  52 000e 1B4B     		ldr	r3, .L2
  53 0010 5A69     		ldr	r2, [r3, #20]
  54 0012 8021     		movs	r1, #128
  55 0014 C902     		lsls	r1, r1, #11
  56 0016 0A43     		orrs	r2, r1
  57 0018 5A61     		str	r2, [r3, #20]
  58              		.loc 1 50 3 view .LVU6
  59 001a 5A69     		ldr	r2, [r3, #20]
  60 001c 0A40     		ands	r2, r1
  61 001e 0092     		str	r2, [sp]
  62              		.loc 1 50 3 view .LVU7
  63 0020 009A     		ldr	r2, [sp]
  64              	.LBE2:
  65              		.loc 1 50 3 view .LVU8
ARM GAS  /tmp/ccS62X0L.s 			page 3


  51:Core/Src/gpio.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  66              		.loc 1 51 3 view .LVU9
  67              	.LBB3:
  68              		.loc 1 51 3 view .LVU10
  69              		.loc 1 51 3 view .LVU11
  70 0022 5A69     		ldr	r2, [r3, #20]
  71 0024 8021     		movs	r1, #128
  72 0026 C903     		lsls	r1, r1, #15
  73 0028 0A43     		orrs	r2, r1
  74 002a 5A61     		str	r2, [r3, #20]
  75              		.loc 1 51 3 view .LVU12
  76 002c 5A69     		ldr	r2, [r3, #20]
  77 002e 0A40     		ands	r2, r1
  78 0030 0192     		str	r2, [sp, #4]
  79              		.loc 1 51 3 view .LVU13
  80 0032 019A     		ldr	r2, [sp, #4]
  81              	.LBE3:
  82              		.loc 1 51 3 view .LVU14
  52:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  83              		.loc 1 52 3 view .LVU15
  84              	.LBB4:
  85              		.loc 1 52 3 view .LVU16
  86              		.loc 1 52 3 view .LVU17
  87 0034 5A69     		ldr	r2, [r3, #20]
  88 0036 8021     		movs	r1, #128
  89 0038 8902     		lsls	r1, r1, #10
  90 003a 0A43     		orrs	r2, r1
  91 003c 5A61     		str	r2, [r3, #20]
  92              		.loc 1 52 3 view .LVU18
  93 003e 5B69     		ldr	r3, [r3, #20]
  94 0040 0B40     		ands	r3, r1
  95 0042 0293     		str	r3, [sp, #8]
  96              		.loc 1 52 3 view .LVU19
  97 0044 029B     		ldr	r3, [sp, #8]
  98              	.LBE4:
  99              		.loc 1 52 3 view .LVU20
  53:Core/Src/gpio.c **** 
  54:Core/Src/gpio.c ****   /*Configure GPIO pin : PF1 */
  55:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_1;
 100              		.loc 1 55 3 view .LVU21
 101              		.loc 1 55 23 is_stmt 0 view .LVU22
 102 0046 0226     		movs	r6, #2
 103 0048 0396     		str	r6, [sp, #12]
  56:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 104              		.loc 1 56 3 is_stmt 1 view .LVU23
 105              		.loc 1 56 24 is_stmt 0 view .LVU24
 106 004a 0324     		movs	r4, #3
 107 004c 0494     		str	r4, [sp, #16]
  57:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 108              		.loc 1 57 3 is_stmt 1 view .LVU25
  58:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 109              		.loc 1 58 3 view .LVU26
 110 004e 03A9     		add	r1, sp, #12
 111 0050 0B48     		ldr	r0, .L2+4
 112 0052 FFF7FEFF 		bl	HAL_GPIO_Init
 113              	.LVL1:
  59:Core/Src/gpio.c **** 
ARM GAS  /tmp/ccS62X0L.s 			page 4


  60:Core/Src/gpio.c ****   /*Configure GPIO pins : PA2 PA3 PA4 PA5
  61:Core/Src/gpio.c ****                            PA6 PA7 PA10 */
  62:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 114              		.loc 1 62 3 view .LVU27
 115              		.loc 1 62 23 is_stmt 0 view .LVU28
 116 0056 0B4B     		ldr	r3, .L2+8
 117 0058 0393     		str	r3, [sp, #12]
  63:Core/Src/gpio.c ****                           |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10;
  64:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 118              		.loc 1 64 3 is_stmt 1 view .LVU29
 119              		.loc 1 64 24 is_stmt 0 view .LVU30
 120 005a 0494     		str	r4, [sp, #16]
  65:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 121              		.loc 1 65 3 is_stmt 1 view .LVU31
 122              		.loc 1 65 24 is_stmt 0 view .LVU32
 123 005c 0025     		movs	r5, #0
 124 005e 0595     		str	r5, [sp, #20]
  66:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 125              		.loc 1 66 3 is_stmt 1 view .LVU33
 126 0060 9020     		movs	r0, #144
 127 0062 03A9     		add	r1, sp, #12
 128 0064 C005     		lsls	r0, r0, #23
 129 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 130              	.LVL2:
  67:Core/Src/gpio.c **** 
  68:Core/Src/gpio.c ****   /*Configure GPIO pin : PB1 */
  69:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_1;
 131              		.loc 1 69 3 view .LVU34
 132              		.loc 1 69 23 is_stmt 0 view .LVU35
 133 006a 0396     		str	r6, [sp, #12]
  70:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 134              		.loc 1 70 3 is_stmt 1 view .LVU36
 135              		.loc 1 70 24 is_stmt 0 view .LVU37
 136 006c 0494     		str	r4, [sp, #16]
  71:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 137              		.loc 1 71 3 is_stmt 1 view .LVU38
 138              		.loc 1 71 24 is_stmt 0 view .LVU39
 139 006e 0595     		str	r5, [sp, #20]
  72:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 140              		.loc 1 72 3 is_stmt 1 view .LVU40
 141 0070 03A9     		add	r1, sp, #12
 142 0072 0548     		ldr	r0, .L2+12
 143 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 144              	.LVL3:
  73:Core/Src/gpio.c **** 
  74:Core/Src/gpio.c **** }
 145              		.loc 1 74 1 is_stmt 0 view .LVU41
 146 0078 08B0     		add	sp, sp, #32
 147              		@ sp needed
 148 007a 70BD     		pop	{r4, r5, r6, pc}
 149              	.L3:
 150              		.align	2
 151              	.L2:
 152 007c 00100240 		.word	1073876992
 153 0080 00140048 		.word	1207964672
 154 0084 FC040000 		.word	1276
 155 0088 00040048 		.word	1207960576
ARM GAS  /tmp/ccS62X0L.s 			page 5


 156              		.cfi_endproc
 157              	.LFE40:
 159              		.text
 160              	.Letext0:
 161              		.file 2 "/usr/lib/gcc/arm-none-eabi/13.3.1/include/stdint.h"
 162              		.file 3 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h"
 163              		.file 4 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 164              		.file 5 "<built-in>"
ARM GAS  /tmp/ccS62X0L.s 			page 6


DEFINED SYMBOLS
                            *ABS*:00000000 gpio.c
     /tmp/ccS62X0L.s:19     .text.MX_GPIO_Init:00000000 $t
     /tmp/ccS62X0L.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/ccS62X0L.s:152    .text.MX_GPIO_Init:0000007c $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_Init
