
446-2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007664  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000524  08007838  08007838  00008838  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007d5c  08007d5c  000091d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007d5c  08007d5c  00008d5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007d64  08007d64  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007d64  08007d64  00008d64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007d68  08007d68  00008d68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007d6c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000638  200001d4  08007f40  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000080c  08007f40  0000980c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a876  00000000  00000000  00009204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d22  00000000  00000000  00013a7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000940  00000000  00000000  000157a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000707  00000000  00000000  000160e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024729  00000000  00000000  000167e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cc96  00000000  00000000  0003af10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e0207  00000000  00000000  00047ba6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00127dad  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000391c  00000000  00000000  00127df0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  0012b70c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800781c 	.word	0x0800781c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	0800781c 	.word	0x0800781c

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <strlen>:
 80002d0:	4603      	mov	r3, r0
 80002d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	d1fb      	bne.n	80002d2 <strlen+0x2>
 80002da:	1a18      	subs	r0, r3, r0
 80002dc:	3801      	subs	r0, #1
 80002de:	4770      	bx	lr

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b988 	b.w	8000fd0 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f806 	bl	8000cd8 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__udivmoddi4>:
 8000cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cdc:	9d08      	ldr	r5, [sp, #32]
 8000cde:	468e      	mov	lr, r1
 8000ce0:	4604      	mov	r4, r0
 8000ce2:	4688      	mov	r8, r1
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d14a      	bne.n	8000d7e <__udivmoddi4+0xa6>
 8000ce8:	428a      	cmp	r2, r1
 8000cea:	4617      	mov	r7, r2
 8000cec:	d962      	bls.n	8000db4 <__udivmoddi4+0xdc>
 8000cee:	fab2 f682 	clz	r6, r2
 8000cf2:	b14e      	cbz	r6, 8000d08 <__udivmoddi4+0x30>
 8000cf4:	f1c6 0320 	rsb	r3, r6, #32
 8000cf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000d00:	40b7      	lsls	r7, r6
 8000d02:	ea43 0808 	orr.w	r8, r3, r8
 8000d06:	40b4      	lsls	r4, r6
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	fa1f fc87 	uxth.w	ip, r7
 8000d10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d14:	0c23      	lsrs	r3, r4, #16
 8000d16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d909      	bls.n	8000d3a <__udivmoddi4+0x62>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d2c:	f080 80ea 	bcs.w	8000f04 <__udivmoddi4+0x22c>
 8000d30:	429a      	cmp	r2, r3
 8000d32:	f240 80e7 	bls.w	8000f04 <__udivmoddi4+0x22c>
 8000d36:	3902      	subs	r1, #2
 8000d38:	443b      	add	r3, r7
 8000d3a:	1a9a      	subs	r2, r3, r2
 8000d3c:	b2a3      	uxth	r3, r4
 8000d3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d4e:	459c      	cmp	ip, r3
 8000d50:	d909      	bls.n	8000d66 <__udivmoddi4+0x8e>
 8000d52:	18fb      	adds	r3, r7, r3
 8000d54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d58:	f080 80d6 	bcs.w	8000f08 <__udivmoddi4+0x230>
 8000d5c:	459c      	cmp	ip, r3
 8000d5e:	f240 80d3 	bls.w	8000f08 <__udivmoddi4+0x230>
 8000d62:	443b      	add	r3, r7
 8000d64:	3802      	subs	r0, #2
 8000d66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d6a:	eba3 030c 	sub.w	r3, r3, ip
 8000d6e:	2100      	movs	r1, #0
 8000d70:	b11d      	cbz	r5, 8000d7a <__udivmoddi4+0xa2>
 8000d72:	40f3      	lsrs	r3, r6
 8000d74:	2200      	movs	r2, #0
 8000d76:	e9c5 3200 	strd	r3, r2, [r5]
 8000d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d905      	bls.n	8000d8e <__udivmoddi4+0xb6>
 8000d82:	b10d      	cbz	r5, 8000d88 <__udivmoddi4+0xb0>
 8000d84:	e9c5 0100 	strd	r0, r1, [r5]
 8000d88:	2100      	movs	r1, #0
 8000d8a:	4608      	mov	r0, r1
 8000d8c:	e7f5      	b.n	8000d7a <__udivmoddi4+0xa2>
 8000d8e:	fab3 f183 	clz	r1, r3
 8000d92:	2900      	cmp	r1, #0
 8000d94:	d146      	bne.n	8000e24 <__udivmoddi4+0x14c>
 8000d96:	4573      	cmp	r3, lr
 8000d98:	d302      	bcc.n	8000da0 <__udivmoddi4+0xc8>
 8000d9a:	4282      	cmp	r2, r0
 8000d9c:	f200 8105 	bhi.w	8000faa <__udivmoddi4+0x2d2>
 8000da0:	1a84      	subs	r4, r0, r2
 8000da2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000da6:	2001      	movs	r0, #1
 8000da8:	4690      	mov	r8, r2
 8000daa:	2d00      	cmp	r5, #0
 8000dac:	d0e5      	beq.n	8000d7a <__udivmoddi4+0xa2>
 8000dae:	e9c5 4800 	strd	r4, r8, [r5]
 8000db2:	e7e2      	b.n	8000d7a <__udivmoddi4+0xa2>
 8000db4:	2a00      	cmp	r2, #0
 8000db6:	f000 8090 	beq.w	8000eda <__udivmoddi4+0x202>
 8000dba:	fab2 f682 	clz	r6, r2
 8000dbe:	2e00      	cmp	r6, #0
 8000dc0:	f040 80a4 	bne.w	8000f0c <__udivmoddi4+0x234>
 8000dc4:	1a8a      	subs	r2, r1, r2
 8000dc6:	0c03      	lsrs	r3, r0, #16
 8000dc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dcc:	b280      	uxth	r0, r0
 8000dce:	b2bc      	uxth	r4, r7
 8000dd0:	2101      	movs	r1, #1
 8000dd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000dd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dde:	fb04 f20c 	mul.w	r2, r4, ip
 8000de2:	429a      	cmp	r2, r3
 8000de4:	d907      	bls.n	8000df6 <__udivmoddi4+0x11e>
 8000de6:	18fb      	adds	r3, r7, r3
 8000de8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dec:	d202      	bcs.n	8000df4 <__udivmoddi4+0x11c>
 8000dee:	429a      	cmp	r2, r3
 8000df0:	f200 80e0 	bhi.w	8000fb4 <__udivmoddi4+0x2dc>
 8000df4:	46c4      	mov	ip, r8
 8000df6:	1a9b      	subs	r3, r3, r2
 8000df8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e04:	fb02 f404 	mul.w	r4, r2, r4
 8000e08:	429c      	cmp	r4, r3
 8000e0a:	d907      	bls.n	8000e1c <__udivmoddi4+0x144>
 8000e0c:	18fb      	adds	r3, r7, r3
 8000e0e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e12:	d202      	bcs.n	8000e1a <__udivmoddi4+0x142>
 8000e14:	429c      	cmp	r4, r3
 8000e16:	f200 80ca 	bhi.w	8000fae <__udivmoddi4+0x2d6>
 8000e1a:	4602      	mov	r2, r0
 8000e1c:	1b1b      	subs	r3, r3, r4
 8000e1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e22:	e7a5      	b.n	8000d70 <__udivmoddi4+0x98>
 8000e24:	f1c1 0620 	rsb	r6, r1, #32
 8000e28:	408b      	lsls	r3, r1
 8000e2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e2e:	431f      	orrs	r7, r3
 8000e30:	fa0e f401 	lsl.w	r4, lr, r1
 8000e34:	fa20 f306 	lsr.w	r3, r0, r6
 8000e38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e40:	4323      	orrs	r3, r4
 8000e42:	fa00 f801 	lsl.w	r8, r0, r1
 8000e46:	fa1f fc87 	uxth.w	ip, r7
 8000e4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e4e:	0c1c      	lsrs	r4, r3, #16
 8000e50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e5c:	45a6      	cmp	lr, r4
 8000e5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e62:	d909      	bls.n	8000e78 <__udivmoddi4+0x1a0>
 8000e64:	193c      	adds	r4, r7, r4
 8000e66:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e6a:	f080 809c 	bcs.w	8000fa6 <__udivmoddi4+0x2ce>
 8000e6e:	45a6      	cmp	lr, r4
 8000e70:	f240 8099 	bls.w	8000fa6 <__udivmoddi4+0x2ce>
 8000e74:	3802      	subs	r0, #2
 8000e76:	443c      	add	r4, r7
 8000e78:	eba4 040e 	sub.w	r4, r4, lr
 8000e7c:	fa1f fe83 	uxth.w	lr, r3
 8000e80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e84:	fb09 4413 	mls	r4, r9, r3, r4
 8000e88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e90:	45a4      	cmp	ip, r4
 8000e92:	d908      	bls.n	8000ea6 <__udivmoddi4+0x1ce>
 8000e94:	193c      	adds	r4, r7, r4
 8000e96:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e9a:	f080 8082 	bcs.w	8000fa2 <__udivmoddi4+0x2ca>
 8000e9e:	45a4      	cmp	ip, r4
 8000ea0:	d97f      	bls.n	8000fa2 <__udivmoddi4+0x2ca>
 8000ea2:	3b02      	subs	r3, #2
 8000ea4:	443c      	add	r4, r7
 8000ea6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000eaa:	eba4 040c 	sub.w	r4, r4, ip
 8000eae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000eb2:	4564      	cmp	r4, ip
 8000eb4:	4673      	mov	r3, lr
 8000eb6:	46e1      	mov	r9, ip
 8000eb8:	d362      	bcc.n	8000f80 <__udivmoddi4+0x2a8>
 8000eba:	d05f      	beq.n	8000f7c <__udivmoddi4+0x2a4>
 8000ebc:	b15d      	cbz	r5, 8000ed6 <__udivmoddi4+0x1fe>
 8000ebe:	ebb8 0203 	subs.w	r2, r8, r3
 8000ec2:	eb64 0409 	sbc.w	r4, r4, r9
 8000ec6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eca:	fa22 f301 	lsr.w	r3, r2, r1
 8000ece:	431e      	orrs	r6, r3
 8000ed0:	40cc      	lsrs	r4, r1
 8000ed2:	e9c5 6400 	strd	r6, r4, [r5]
 8000ed6:	2100      	movs	r1, #0
 8000ed8:	e74f      	b.n	8000d7a <__udivmoddi4+0xa2>
 8000eda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ede:	0c01      	lsrs	r1, r0, #16
 8000ee0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ee4:	b280      	uxth	r0, r0
 8000ee6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eea:	463b      	mov	r3, r7
 8000eec:	4638      	mov	r0, r7
 8000eee:	463c      	mov	r4, r7
 8000ef0:	46b8      	mov	r8, r7
 8000ef2:	46be      	mov	lr, r7
 8000ef4:	2620      	movs	r6, #32
 8000ef6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000efa:	eba2 0208 	sub.w	r2, r2, r8
 8000efe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f02:	e766      	b.n	8000dd2 <__udivmoddi4+0xfa>
 8000f04:	4601      	mov	r1, r0
 8000f06:	e718      	b.n	8000d3a <__udivmoddi4+0x62>
 8000f08:	4610      	mov	r0, r2
 8000f0a:	e72c      	b.n	8000d66 <__udivmoddi4+0x8e>
 8000f0c:	f1c6 0220 	rsb	r2, r6, #32
 8000f10:	fa2e f302 	lsr.w	r3, lr, r2
 8000f14:	40b7      	lsls	r7, r6
 8000f16:	40b1      	lsls	r1, r6
 8000f18:	fa20 f202 	lsr.w	r2, r0, r2
 8000f1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f20:	430a      	orrs	r2, r1
 8000f22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f26:	b2bc      	uxth	r4, r7
 8000f28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f2c:	0c11      	lsrs	r1, r2, #16
 8000f2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f32:	fb08 f904 	mul.w	r9, r8, r4
 8000f36:	40b0      	lsls	r0, r6
 8000f38:	4589      	cmp	r9, r1
 8000f3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f3e:	b280      	uxth	r0, r0
 8000f40:	d93e      	bls.n	8000fc0 <__udivmoddi4+0x2e8>
 8000f42:	1879      	adds	r1, r7, r1
 8000f44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f48:	d201      	bcs.n	8000f4e <__udivmoddi4+0x276>
 8000f4a:	4589      	cmp	r9, r1
 8000f4c:	d81f      	bhi.n	8000f8e <__udivmoddi4+0x2b6>
 8000f4e:	eba1 0109 	sub.w	r1, r1, r9
 8000f52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f56:	fb09 f804 	mul.w	r8, r9, r4
 8000f5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f5e:	b292      	uxth	r2, r2
 8000f60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f64:	4542      	cmp	r2, r8
 8000f66:	d229      	bcs.n	8000fbc <__udivmoddi4+0x2e4>
 8000f68:	18ba      	adds	r2, r7, r2
 8000f6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f6e:	d2c4      	bcs.n	8000efa <__udivmoddi4+0x222>
 8000f70:	4542      	cmp	r2, r8
 8000f72:	d2c2      	bcs.n	8000efa <__udivmoddi4+0x222>
 8000f74:	f1a9 0102 	sub.w	r1, r9, #2
 8000f78:	443a      	add	r2, r7
 8000f7a:	e7be      	b.n	8000efa <__udivmoddi4+0x222>
 8000f7c:	45f0      	cmp	r8, lr
 8000f7e:	d29d      	bcs.n	8000ebc <__udivmoddi4+0x1e4>
 8000f80:	ebbe 0302 	subs.w	r3, lr, r2
 8000f84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f88:	3801      	subs	r0, #1
 8000f8a:	46e1      	mov	r9, ip
 8000f8c:	e796      	b.n	8000ebc <__udivmoddi4+0x1e4>
 8000f8e:	eba7 0909 	sub.w	r9, r7, r9
 8000f92:	4449      	add	r1, r9
 8000f94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f9c:	fb09 f804 	mul.w	r8, r9, r4
 8000fa0:	e7db      	b.n	8000f5a <__udivmoddi4+0x282>
 8000fa2:	4673      	mov	r3, lr
 8000fa4:	e77f      	b.n	8000ea6 <__udivmoddi4+0x1ce>
 8000fa6:	4650      	mov	r0, sl
 8000fa8:	e766      	b.n	8000e78 <__udivmoddi4+0x1a0>
 8000faa:	4608      	mov	r0, r1
 8000fac:	e6fd      	b.n	8000daa <__udivmoddi4+0xd2>
 8000fae:	443b      	add	r3, r7
 8000fb0:	3a02      	subs	r2, #2
 8000fb2:	e733      	b.n	8000e1c <__udivmoddi4+0x144>
 8000fb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fb8:	443b      	add	r3, r7
 8000fba:	e71c      	b.n	8000df6 <__udivmoddi4+0x11e>
 8000fbc:	4649      	mov	r1, r9
 8000fbe:	e79c      	b.n	8000efa <__udivmoddi4+0x222>
 8000fc0:	eba1 0109 	sub.w	r1, r1, r9
 8000fc4:	46c4      	mov	ip, r8
 8000fc6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fca:	fb09 f804 	mul.w	r8, r9, r4
 8000fce:	e7c4      	b.n	8000f5a <__udivmoddi4+0x282>

08000fd0 <__aeabi_idiv0>:
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop

08000fd4 <Set_Pin_Mode>:
  * @brief  The internal function is used as gpio pin mode
  * @param  DHT		DHTxx_Drv_t
  * @param  Mode	Input or Output
  */
static void Set_Pin_Mode(DHTxx_Drv_t *DHT, PinMode Mode)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b088      	sub	sp, #32
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
 8000fdc:	460b      	mov	r3, r1
 8000fde:	70fb      	strb	r3, [r7, #3]
		LL_GPIO_SetPinMode(DHT->DataPort, DHT->DataPin, LL_GPIO_MODE_INPUT);
	}else{
		LL_GPIO_SetPinMode(DHT->DataPort, DHT->DataPin, LL_GPIO_MODE_OUTPUT);
	}
#else
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fe0:	f107 030c 	add.w	r3, r7, #12
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	601a      	str	r2, [r3, #0]
 8000fe8:	605a      	str	r2, [r3, #4]
 8000fea:	609a      	str	r2, [r3, #8]
 8000fec:	60da      	str	r2, [r3, #12]
 8000fee:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = DHT->DataPin;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	889b      	ldrh	r3, [r3, #4]
 8000ff4:	60fb      	str	r3, [r7, #12]
	if(Mode == Input)
 8000ff6:	78fb      	ldrb	r3, [r7, #3]
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d102      	bne.n	8001002 <Set_Pin_Mode+0x2e>
	{
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	613b      	str	r3, [r7, #16]
 8001000:	e001      	b.n	8001006 <Set_Pin_Mode+0x32>
	}else{
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001002:	2301      	movs	r3, #1
 8001004:	613b      	str	r3, [r7, #16]
	}
	HAL_GPIO_Init(DHT->DataPort, &GPIO_InitStruct);
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	f107 020c 	add.w	r2, r7, #12
 800100e:	4611      	mov	r1, r2
 8001010:	4618      	mov	r0, r3
 8001012:	f001 fd2d 	bl	8002a70 <HAL_GPIO_Init>
#endif
}
 8001016:	bf00      	nop
 8001018:	3720      	adds	r7, #32
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}

0800101e <Set_Pin_Level>:
  * @brief  The internal function is used as gpio pin level
  * @param  DHT		DHTxx_Drv_t
  * @param  Mode	Level: Set/High = 1, Reset/Low = 0
  */
static void Set_Pin_Level(DHTxx_Drv_t *DHT, uint8_t Level)
{
 800101e:	b580      	push	{r7, lr}
 8001020:	b082      	sub	sp, #8
 8001022:	af00      	add	r7, sp, #0
 8001024:	6078      	str	r0, [r7, #4]
 8001026:	460b      	mov	r3, r1
 8001028:	70fb      	strb	r3, [r7, #3]
		LL_GPIO_SetOutputPin(DHT->DataPort, DHT->DataPin);
	}else{
		LL_GPIO_ResetOutputPin(DHT->DataPort, DHT->DataPin);
	}
#else
	HAL_GPIO_WritePin(DHT->DataPort, DHT->DataPin, Level);
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	6818      	ldr	r0, [r3, #0]
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	889b      	ldrh	r3, [r3, #4]
 8001032:	78fa      	ldrb	r2, [r7, #3]
 8001034:	4619      	mov	r1, r3
 8001036:	f001 fec7 	bl	8002dc8 <HAL_GPIO_WritePin>
#endif
}
 800103a:	bf00      	nop
 800103c:	3708      	adds	r7, #8
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}

08001042 <Bus_Read>:
  * @brief  The internal function is used to read data pin
  * @retval Pin level status
  * @param  DHT		DHTxx_Drv_t
  */
static uint8_t Bus_Read(DHTxx_Drv_t *DHT)
{
 8001042:	b580      	push	{r7, lr}
 8001044:	b082      	sub	sp, #8
 8001046:	af00      	add	r7, sp, #0
 8001048:	6078      	str	r0, [r7, #4]
#ifdef LL_Driver
	return ((DHT->DataPort->IDR & DHT->DataPin) != 0x00U) ? 1 : 0;
#else
	return HAL_GPIO_ReadPin(DHT->DataPort, DHT->DataPin);
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	681a      	ldr	r2, [r3, #0]
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	889b      	ldrh	r3, [r3, #4]
 8001052:	4619      	mov	r1, r3
 8001054:	4610      	mov	r0, r2
 8001056:	f001 fe9f 	bl	8002d98 <HAL_GPIO_ReadPin>
 800105a:	4603      	mov	r3, r0
#endif
}
 800105c:	4618      	mov	r0, r3
 800105e:	3708      	adds	r7, #8
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}

08001064 <DHT_Check_Response>:
  * @brief  The internal function is used to check sensor response
  * @param  DHT		DHTxx_Drv_t
  * @retval OK = 1, Failed = -1
  */
static uint8_t DHT_Check_Response(DHTxx_Drv_t *DHT)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b084      	sub	sp, #16
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
	uint8_t Response = 0;
 800106c:	2300      	movs	r3, #0
 800106e:	73fb      	strb	r3, [r7, #15]

	/* Set Data pin as Output */
	Set_Pin_Mode(DHT, Output);
 8001070:	2101      	movs	r1, #1
 8001072:	6878      	ldr	r0, [r7, #4]
 8001074:	f7ff ffae 	bl	8000fd4 <Set_Pin_Mode>
	/* Reset Data Pin */
	Set_Pin_Level(DHT, 0);
 8001078:	2100      	movs	r1, #0
 800107a:	6878      	ldr	r0, [r7, #4]
 800107c:	f7ff ffcf 	bl	800101e <Set_Pin_Level>

	/* Delay waiting
	 * DHT22 = 1.2ms(give extra delay)
	 * DHT11 = 18ms
	 */
	DwtDelay_us((DHT->Type == DHT22) ? 1500 : 18000);
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	799b      	ldrb	r3, [r3, #6]
 8001084:	2b01      	cmp	r3, #1
 8001086:	d102      	bne.n	800108e <DHT_Check_Response+0x2a>
 8001088:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 800108c:	e001      	b.n	8001092 <DHT_Check_Response+0x2e>
 800108e:	f244 6350 	movw	r3, #18000	@ 0x4650
 8001092:	4618      	mov	r0, r3
 8001094:	f000 f94a 	bl	800132c <DwtDelay_us>

	/* Set Data Pin */
	Set_Pin_Level(DHT, 1);
 8001098:	2101      	movs	r1, #1
 800109a:	6878      	ldr	r0, [r7, #4]
 800109c:	f7ff ffbf 	bl	800101e <Set_Pin_Level>
	/* Delay 20us */
	DwtDelay_us(20);
 80010a0:	2014      	movs	r0, #20
 80010a2:	f000 f943 	bl	800132c <DwtDelay_us>
	/* Set Data pin as Input */
	Set_Pin_Mode(DHT, Input);
 80010a6:	2100      	movs	r1, #0
 80010a8:	6878      	ldr	r0, [r7, #4]
 80010aa:	f7ff ff93 	bl	8000fd4 <Set_Pin_Mode>
	/* Delay 40us */
	DwtDelay_us(40);
 80010ae:	2028      	movs	r0, #40	@ 0x28
 80010b0:	f000 f93c 	bl	800132c <DwtDelay_us>

	if(!Bus_Read(DHT))
 80010b4:	6878      	ldr	r0, [r7, #4]
 80010b6:	f7ff ffc4 	bl	8001042 <Bus_Read>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d10c      	bne.n	80010da <DHT_Check_Response+0x76>
	{
		DwtDelay_us(80);
 80010c0:	2050      	movs	r0, #80	@ 0x50
 80010c2:	f000 f933 	bl	800132c <DwtDelay_us>
		/* if the pin is high, response is ok */
		Response = (Bus_Read(DHT)) ? 1 : -1;
 80010c6:	6878      	ldr	r0, [r7, #4]
 80010c8:	f7ff ffbb 	bl	8001042 <Bus_Read>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <DHT_Check_Response+0x72>
 80010d2:	2301      	movs	r3, #1
 80010d4:	e000      	b.n	80010d8 <DHT_Check_Response+0x74>
 80010d6:	23ff      	movs	r3, #255	@ 0xff
 80010d8:	73fb      	strb	r3, [r7, #15]
	}

	/* Wait for the pin to go reset */
	while(Bus_Read(DHT)) {};
 80010da:	bf00      	nop
 80010dc:	6878      	ldr	r0, [r7, #4]
 80010de:	f7ff ffb0 	bl	8001042 <Bus_Read>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d1f9      	bne.n	80010dc <DHT_Check_Response+0x78>

	return Response;
 80010e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3710      	adds	r7, #16
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}

080010f2 <DHT_Read>:
/**
  * @brief  The internal function is used to read sensor data and return as byte
  * @param  DHT		DHTxx_Drv_t
  */
static uint8_t DHT_Read(DHTxx_Drv_t *DHT)
{
 80010f2:	b580      	push	{r7, lr}
 80010f4:	b084      	sub	sp, #16
 80010f6:	af00      	add	r7, sp, #0
 80010f8:	6078      	str	r0, [r7, #4]
	uint8_t i, j;
	for(j = 0; j < 8; j++)
 80010fa:	2300      	movs	r3, #0
 80010fc:	73bb      	strb	r3, [r7, #14]
 80010fe:	e034      	b.n	800116a <DHT_Read+0x78>
	{
		/* Wait for pin to go high */
		while(!Bus_Read(DHT));
 8001100:	bf00      	nop
 8001102:	6878      	ldr	r0, [r7, #4]
 8001104:	f7ff ff9d 	bl	8001042 <Bus_Read>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d0f9      	beq.n	8001102 <DHT_Read+0x10>
		/* Delay 40us */
		DwtDelay_us(40);
 800110e:	2028      	movs	r0, #40	@ 0x28
 8001110:	f000 f90c 	bl	800132c <DwtDelay_us>

		/* If the pin go reset */
		if(!Bus_Read(DHT))
 8001114:	6878      	ldr	r0, [r7, #4]
 8001116:	f7ff ff94 	bl	8001042 <Bus_Read>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d10e      	bne.n	800113e <DHT_Read+0x4c>
		{
			i &= ~(1 << (7 - j));   // write 0
 8001120:	7bbb      	ldrb	r3, [r7, #14]
 8001122:	f1c3 0307 	rsb	r3, r3, #7
 8001126:	2201      	movs	r2, #1
 8001128:	fa02 f303 	lsl.w	r3, r2, r3
 800112c:	b25b      	sxtb	r3, r3
 800112e:	43db      	mvns	r3, r3
 8001130:	b25a      	sxtb	r2, r3
 8001132:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001136:	4013      	ands	r3, r2
 8001138:	b25b      	sxtb	r3, r3
 800113a:	73fb      	strb	r3, [r7, #15]
 800113c:	e00b      	b.n	8001156 <DHT_Read+0x64>
		}else{
			i |= (1 << (7 - j));  // if the pin is high, write 1
 800113e:	7bbb      	ldrb	r3, [r7, #14]
 8001140:	f1c3 0307 	rsb	r3, r3, #7
 8001144:	2201      	movs	r2, #1
 8001146:	fa02 f303 	lsl.w	r3, r2, r3
 800114a:	b25a      	sxtb	r2, r3
 800114c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001150:	4313      	orrs	r3, r2
 8001152:	b25b      	sxtb	r3, r3
 8001154:	73fb      	strb	r3, [r7, #15]
		}

		/* Wait the pin go reset */
		while(Bus_Read(DHT));
 8001156:	bf00      	nop
 8001158:	6878      	ldr	r0, [r7, #4]
 800115a:	f7ff ff72 	bl	8001042 <Bus_Read>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d1f9      	bne.n	8001158 <DHT_Read+0x66>
	for(j = 0; j < 8; j++)
 8001164:	7bbb      	ldrb	r3, [r7, #14]
 8001166:	3301      	adds	r3, #1
 8001168:	73bb      	strb	r3, [r7, #14]
 800116a:	7bbb      	ldrb	r3, [r7, #14]
 800116c:	2b07      	cmp	r3, #7
 800116e:	d9c7      	bls.n	8001100 <DHT_Read+0xe>
	}
	return i;
 8001170:	7bfb      	ldrb	r3, [r7, #15]
}
 8001172:	4618      	mov	r0, r3
 8001174:	3710      	adds	r7, #16
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
	...

0800117c <DHT_GetData>:
  * @brief  The function is used as get temperature and humidity and return in
  * 		data structure
  * @param  DHT		DHTxx_Drv_t
  */
void DHT_GetData(DHTxx_Drv_t *DHT)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
	if(DHT_Check_Response(DHT))
 8001184:	6878      	ldr	r0, [r7, #4]
 8001186:	f7ff ff6d 	bl	8001064 <DHT_Check_Response>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	f000 8091 	beq.w	80012b4 <DHT_GetData+0x138>
	{
		DHT->Data.Rh1 = DHT_Read(DHT);
 8001192:	6878      	ldr	r0, [r7, #4]
 8001194:	f7ff ffad 	bl	80010f2 <DHT_Read>
 8001198:	4603      	mov	r3, r0
 800119a:	461a      	mov	r2, r3
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	721a      	strb	r2, [r3, #8]
		DHT->Data.Rh2 = DHT_Read(DHT);
 80011a0:	6878      	ldr	r0, [r7, #4]
 80011a2:	f7ff ffa6 	bl	80010f2 <DHT_Read>
 80011a6:	4603      	mov	r3, r0
 80011a8:	461a      	mov	r2, r3
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	725a      	strb	r2, [r3, #9]
		DHT->Data.Tp1 = DHT_Read(DHT);
 80011ae:	6878      	ldr	r0, [r7, #4]
 80011b0:	f7ff ff9f 	bl	80010f2 <DHT_Read>
 80011b4:	4603      	mov	r3, r0
 80011b6:	461a      	mov	r2, r3
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	729a      	strb	r2, [r3, #10]
		DHT->Data.Tp2 = DHT_Read(DHT);
 80011bc:	6878      	ldr	r0, [r7, #4]
 80011be:	f7ff ff98 	bl	80010f2 <DHT_Read>
 80011c2:	4603      	mov	r3, r0
 80011c4:	461a      	mov	r2, r3
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	72da      	strb	r2, [r3, #11]
		DHT->Data.Sum = DHT_Read(DHT);
 80011ca:	6878      	ldr	r0, [r7, #4]
 80011cc:	f7ff ff91 	bl	80010f2 <DHT_Read>
 80011d0:	4603      	mov	r3, r0
 80011d2:	461a      	mov	r2, r3
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	819a      	strh	r2, [r3, #12]

		/* Check if data valid */
		if(DHT->Data.Sum == (DHT->Data.Rh1 + DHT->Data.Rh2 + DHT->Data.Tp1
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	899b      	ldrh	r3, [r3, #12]
 80011dc:	4619      	mov	r1, r3
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	7a1b      	ldrb	r3, [r3, #8]
 80011e2:	461a      	mov	r2, r3
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	7a5b      	ldrb	r3, [r3, #9]
 80011e8:	4413      	add	r3, r2
 80011ea:	687a      	ldr	r2, [r7, #4]
 80011ec:	7a92      	ldrb	r2, [r2, #10]
 80011ee:	4413      	add	r3, r2
				+ DHT->Data.Tp2))
 80011f0:	687a      	ldr	r2, [r7, #4]
 80011f2:	7ad2      	ldrb	r2, [r2, #11]
 80011f4:	4413      	add	r3, r2
		if(DHT->Data.Sum == (DHT->Data.Rh1 + DHT->Data.Rh2 + DHT->Data.Tp1
 80011f6:	4299      	cmp	r1, r3
 80011f8:	d15c      	bne.n	80012b4 <DHT_GetData+0x138>
		{
			if (DHT->Type == DHT22) {
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	799b      	ldrb	r3, [r3, #6]
 80011fe:	2b01      	cmp	r3, #1
 8001200:	d12e      	bne.n	8001260 <DHT_GetData+0xe4>
				// Cng thc c cho DHT22
				DHT->Temperature = ((DHT->Data.Tp1 << 8) | DHT->Data.Tp2) / 10.0;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	7a9b      	ldrb	r3, [r3, #10]
 8001206:	021b      	lsls	r3, r3, #8
 8001208:	687a      	ldr	r2, [r7, #4]
 800120a:	7ad2      	ldrb	r2, [r2, #11]
 800120c:	4313      	orrs	r3, r2
 800120e:	4618      	mov	r0, r3
 8001210:	f7ff f9b8 	bl	8000584 <__aeabi_i2d>
 8001214:	f04f 0200 	mov.w	r2, #0
 8001218:	4b28      	ldr	r3, [pc, #160]	@ (80012bc <DHT_GetData+0x140>)
 800121a:	f7ff fb47 	bl	80008ac <__aeabi_ddiv>
 800121e:	4602      	mov	r2, r0
 8001220:	460b      	mov	r3, r1
 8001222:	4610      	mov	r0, r2
 8001224:	4619      	mov	r1, r3
 8001226:	f7ff fcef 	bl	8000c08 <__aeabi_d2f>
 800122a:	4602      	mov	r2, r0
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	611a      	str	r2, [r3, #16]
				DHT->Humidity = ((DHT->Data.Rh1 << 8) | DHT->Data.Rh2) / 10.0;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	7a1b      	ldrb	r3, [r3, #8]
 8001234:	021b      	lsls	r3, r3, #8
 8001236:	687a      	ldr	r2, [r7, #4]
 8001238:	7a52      	ldrb	r2, [r2, #9]
 800123a:	4313      	orrs	r3, r2
 800123c:	4618      	mov	r0, r3
 800123e:	f7ff f9a1 	bl	8000584 <__aeabi_i2d>
 8001242:	f04f 0200 	mov.w	r2, #0
 8001246:	4b1d      	ldr	r3, [pc, #116]	@ (80012bc <DHT_GetData+0x140>)
 8001248:	f7ff fb30 	bl	80008ac <__aeabi_ddiv>
 800124c:	4602      	mov	r2, r0
 800124e:	460b      	mov	r3, r1
 8001250:	4610      	mov	r0, r2
 8001252:	4619      	mov	r1, r3
 8001254:	f7ff fcd8 	bl	8000c08 <__aeabi_d2f>
 8001258:	4602      	mov	r2, r0
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	615a      	str	r2, [r3, #20]
				DHT->Temperature = DHT->Data.Tp1 + (DHT->Data.Tp2 * 0.1f);
				DHT->Humidity = DHT->Data.Rh1 + (DHT->Data.Rh2 * 0.1f);
			}
		}
	}
}
 800125e:	e029      	b.n	80012b4 <DHT_GetData+0x138>
				DHT->Temperature = DHT->Data.Tp1 + (DHT->Data.Tp2 * 0.1f);
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	7a9b      	ldrb	r3, [r3, #10]
 8001264:	ee07 3a90 	vmov	s15, r3
 8001268:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	7adb      	ldrb	r3, [r3, #11]
 8001270:	ee07 3a90 	vmov	s15, r3
 8001274:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001278:	eddf 6a11 	vldr	s13, [pc, #68]	@ 80012c0 <DHT_GetData+0x144>
 800127c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001280:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	edc3 7a04 	vstr	s15, [r3, #16]
				DHT->Humidity = DHT->Data.Rh1 + (DHT->Data.Rh2 * 0.1f);
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	7a1b      	ldrb	r3, [r3, #8]
 800128e:	ee07 3a90 	vmov	s15, r3
 8001292:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	7a5b      	ldrb	r3, [r3, #9]
 800129a:	ee07 3a90 	vmov	s15, r3
 800129e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012a2:	eddf 6a07 	vldr	s13, [pc, #28]	@ 80012c0 <DHT_GetData+0x144>
 80012a6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80012aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	edc3 7a05 	vstr	s15, [r3, #20]
}
 80012b4:	bf00      	nop
 80012b6:	3708      	adds	r7, #8
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	40240000 	.word	0x40240000
 80012c0:	3dcccccd 	.word	0x3dcccccd

080012c4 <DwtInit>:

/**
  * @brief  Initialize DWT
  */
void DwtInit(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
	// Tnh ton SysCClk da trn Clock h thng (n v MHz)
	SysCClk 		= (SystemCoreClock / 1000000);
 80012c8:	4b10      	ldr	r3, [pc, #64]	@ (800130c <DwtInit+0x48>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	4a10      	ldr	r2, [pc, #64]	@ (8001310 <DwtInit+0x4c>)
 80012ce:	fba2 2303 	umull	r2, r3, r2, r3
 80012d2:	0c9b      	lsrs	r3, r3, #18
 80012d4:	4a0f      	ldr	r2, [pc, #60]	@ (8001314 <DwtInit+0x50>)
 80012d6:	6013      	str	r3, [r2, #0]

	// M kha DWT (nu cn)
	DWT_LAR			|= DWT_LAR_UNLOCK;
 80012d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001318 <DwtInit+0x54>)
 80012da:	681a      	ldr	r2, [r3, #0]
 80012dc:	490e      	ldr	r1, [pc, #56]	@ (8001318 <DwtInit+0x54>)
 80012de:	4b0f      	ldr	r3, [pc, #60]	@ (800131c <DwtInit+0x58>)
 80012e0:	4313      	orrs	r3, r2
 80012e2:	600b      	str	r3, [r1, #0]

	// Bt Trace
	DEM_CR			|= (uint32_t)DEM_CR_TRCENA;
 80012e4:	4b0e      	ldr	r3, [pc, #56]	@ (8001320 <DwtInit+0x5c>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4a0d      	ldr	r2, [pc, #52]	@ (8001320 <DwtInit+0x5c>)
 80012ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80012ee:	6013      	str	r3, [r2, #0]

	// Reset b m
	DWT_CYCCNT		= (uint32_t)0u;
 80012f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001324 <DwtInit+0x60>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	601a      	str	r2, [r3, #0]

	// Bt b m Cycle Counter
	DWT_CR			|= (uint32_t)DWT_CR_CYCCNTENA;
 80012f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001328 <DwtInit+0x64>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	4a0b      	ldr	r2, [pc, #44]	@ (8001328 <DwtInit+0x64>)
 80012fc:	f043 0301 	orr.w	r3, r3, #1
 8001300:	6013      	str	r3, [r2, #0]
}
 8001302:	bf00      	nop
 8001304:	46bd      	mov	sp, r7
 8001306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130a:	4770      	bx	lr
 800130c:	20000000 	.word	0x20000000
 8001310:	431bde83 	.word	0x431bde83
 8001314:	200001f0 	.word	0x200001f0
 8001318:	e0001fb0 	.word	0xe0001fb0
 800131c:	c5acce55 	.word	0xc5acce55
 8001320:	e000edfc 	.word	0xe000edfc
 8001324:	e0001004 	.word	0xe0001004
 8001328:	e0001000 	.word	0xe0001000

0800132c <DwtDelay_us>:
/**
  * @brief  Function to delay in microsecond
  * @param	usec	Period in microsecond
  */
void DwtDelay_us(uint32_t usec)
{
 800132c:	b480      	push	{r7}
 800132e:	b083      	sub	sp, #12
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
	start = DWT_CYCCNT;
 8001334:	4b0b      	ldr	r3, [pc, #44]	@ (8001364 <DwtDelay_us+0x38>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4a0b      	ldr	r2, [pc, #44]	@ (8001368 <DwtDelay_us+0x3c>)
 800133a:	6013      	str	r3, [r2, #0]
	// Ch cho n khi s xung m c  cho thi gian yu cu
	while(((DWT_CYCCNT - start) / SysCClk) < usec) {};
 800133c:	bf00      	nop
 800133e:	4b09      	ldr	r3, [pc, #36]	@ (8001364 <DwtDelay_us+0x38>)
 8001340:	681a      	ldr	r2, [r3, #0]
 8001342:	4b09      	ldr	r3, [pc, #36]	@ (8001368 <DwtDelay_us+0x3c>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	1ad2      	subs	r2, r2, r3
 8001348:	4b08      	ldr	r3, [pc, #32]	@ (800136c <DwtDelay_us+0x40>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001350:	687a      	ldr	r2, [r7, #4]
 8001352:	429a      	cmp	r2, r3
 8001354:	d8f3      	bhi.n	800133e <DwtDelay_us+0x12>
}
 8001356:	bf00      	nop
 8001358:	bf00      	nop
 800135a:	370c      	adds	r7, #12
 800135c:	46bd      	mov	sp, r7
 800135e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001362:	4770      	bx	lr
 8001364:	e0001004 	.word	0xe0001004
 8001368:	200001f4 	.word	0x200001f4
 800136c:	200001f0 	.word	0x200001f0

08001370 <AT_Send_And_Wait>:
/* ============================================================================== */
/* CORE FUNCTIONS (USER'S LOGIC)                                                  */
/* ============================================================================== */

// 1. Gi AT v ch phn hi (Gi nguyn logic ca bn)
bool AT_Send_And_Wait(char* cmd, char* target_response, uint32_t timeout) {
 8001370:	b580      	push	{r7, lr}
 8001372:	b088      	sub	sp, #32
 8001374:	af00      	add	r7, sp, #0
 8001376:	60f8      	str	r0, [r7, #12]
 8001378:	60b9      	str	r1, [r7, #8]
 800137a:	607a      	str	r2, [r7, #4]
    memset(at_resp_buffer, 0, sizeof(at_resp_buffer));
 800137c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001380:	2100      	movs	r1, #0
 8001382:	4820      	ldr	r0, [pc, #128]	@ (8001404 <AT_Send_And_Wait+0x94>)
 8001384:	f003 fce9 	bl	8004d5a <memset>
    __HAL_UART_FLUSH_DRREGISTER(&huart6);
 8001388:	4b1f      	ldr	r3, [pc, #124]	@ (8001408 <AT_Send_And_Wait+0x98>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	685b      	ldr	r3, [r3, #4]

    HAL_UART_Transmit(&huart6, (uint8_t*)cmd, strlen(cmd), 100);
 800138e:	68f8      	ldr	r0, [r7, #12]
 8001390:	f7fe ff9e 	bl	80002d0 <strlen>
 8001394:	4603      	mov	r3, r0
 8001396:	b29a      	uxth	r2, r3
 8001398:	2364      	movs	r3, #100	@ 0x64
 800139a:	68f9      	ldr	r1, [r7, #12]
 800139c:	481a      	ldr	r0, [pc, #104]	@ (8001408 <AT_Send_And_Wait+0x98>)
 800139e:	f002 fadf 	bl	8003960 <HAL_UART_Transmit>

    uint32_t tickStart = HAL_GetTick();
 80013a2:	f000 fe3f 	bl	8002024 <HAL_GetTick>
 80013a6:	61b8      	str	r0, [r7, #24]
    uint16_t idx = 0;
 80013a8:	2300      	movs	r3, #0
 80013aa:	83fb      	strh	r3, [r7, #30]

    while ((HAL_GetTick() - tickStart) < timeout) {
 80013ac:	e01d      	b.n	80013ea <AT_Send_And_Wait+0x7a>
        uint8_t ch;
        if (HAL_UART_Receive(&huart6, &ch, 1, 10) == HAL_OK) {
 80013ae:	f107 0117 	add.w	r1, r7, #23
 80013b2:	230a      	movs	r3, #10
 80013b4:	2201      	movs	r2, #1
 80013b6:	4814      	ldr	r0, [pc, #80]	@ (8001408 <AT_Send_And_Wait+0x98>)
 80013b8:	f002 fb5d 	bl	8003a76 <HAL_UART_Receive>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d10a      	bne.n	80013d8 <AT_Send_And_Wait+0x68>
            if (idx < sizeof(at_resp_buffer) - 1) {
 80013c2:	8bfb      	ldrh	r3, [r7, #30]
 80013c4:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
 80013c8:	d806      	bhi.n	80013d8 <AT_Send_And_Wait+0x68>
                at_resp_buffer[idx++] = ch;
 80013ca:	8bfb      	ldrh	r3, [r7, #30]
 80013cc:	1c5a      	adds	r2, r3, #1
 80013ce:	83fa      	strh	r2, [r7, #30]
 80013d0:	461a      	mov	r2, r3
 80013d2:	7df9      	ldrb	r1, [r7, #23]
 80013d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001404 <AT_Send_And_Wait+0x94>)
 80013d6:	5499      	strb	r1, [r3, r2]
            }
        }
        if (strstr(at_resp_buffer, target_response) != NULL) {
 80013d8:	68b9      	ldr	r1, [r7, #8]
 80013da:	480a      	ldr	r0, [pc, #40]	@ (8001404 <AT_Send_And_Wait+0x94>)
 80013dc:	f003 fcc5 	bl	8004d6a <strstr>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <AT_Send_And_Wait+0x7a>
            return true;
 80013e6:	2301      	movs	r3, #1
 80013e8:	e008      	b.n	80013fc <AT_Send_And_Wait+0x8c>
    while ((HAL_GetTick() - tickStart) < timeout) {
 80013ea:	f000 fe1b 	bl	8002024 <HAL_GetTick>
 80013ee:	4602      	mov	r2, r0
 80013f0:	69bb      	ldr	r3, [r7, #24]
 80013f2:	1ad3      	subs	r3, r2, r3
 80013f4:	687a      	ldr	r2, [r7, #4]
 80013f6:	429a      	cmp	r2, r3
 80013f8:	d8d9      	bhi.n	80013ae <AT_Send_And_Wait+0x3e>
        }
    }
    return false;
 80013fa:	2300      	movs	r3, #0
}
 80013fc:	4618      	mov	r0, r3
 80013fe:	3720      	adds	r7, #32
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}
 8001404:	200003a0 	.word	0x200003a0
 8001408:	20000240 	.word	0x20000240

0800140c <WiFi_Connect_Polling>:

// 2. KT NI WIFI (DNG 100% CODE CA BN)
void WiFi_Connect_Polling(void) {
 800140c:	b580      	push	{r7, lr}
 800140e:	b0a8      	sub	sp, #160	@ 0xa0
 8001410:	af00      	add	r7, sp, #0
    char cmd[128];
    annouce_buzzer(200); // Bp ci bo bt u
 8001412:	20c8      	movs	r0, #200	@ 0xc8
 8001414:	f000 f9c2 	bl	800179c <annouce_buzzer>

    // AT Check
    while (!AT_Send_And_Wait("AT\r\n", "OK", 1000)) HAL_Delay(500);
 8001418:	e003      	b.n	8001422 <WiFi_Connect_Polling+0x16>
 800141a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800141e:	f000 fe0d 	bl	800203c <HAL_Delay>
 8001422:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001426:	4953      	ldr	r1, [pc, #332]	@ (8001574 <WiFi_Connect_Polling+0x168>)
 8001428:	4853      	ldr	r0, [pc, #332]	@ (8001578 <WiFi_Connect_Polling+0x16c>)
 800142a:	f7ff ffa1 	bl	8001370 <AT_Send_And_Wait>
 800142e:	4603      	mov	r3, r0
 8001430:	f083 0301 	eor.w	r3, r3, #1
 8001434:	b2db      	uxtb	r3, r3
 8001436:	2b00      	cmp	r3, #0
 8001438:	d1ef      	bne.n	800141a <WiFi_Connect_Polling+0xe>
    annouce_buzzer(50);
 800143a:	2032      	movs	r0, #50	@ 0x32
 800143c:	f000 f9ae 	bl	800179c <annouce_buzzer>

    // Config
    AT_Send_And_Wait("AT+RST\r\n", "ready", 5000);
 8001440:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001444:	494d      	ldr	r1, [pc, #308]	@ (800157c <WiFi_Connect_Polling+0x170>)
 8001446:	484e      	ldr	r0, [pc, #312]	@ (8001580 <WiFi_Connect_Polling+0x174>)
 8001448:	f7ff ff92 	bl	8001370 <AT_Send_And_Wait>
    HAL_Delay(2000);
 800144c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001450:	f000 fdf4 	bl	800203c <HAL_Delay>
    AT_Send_And_Wait("ATE0\r\n", "OK", 1000);
 8001454:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001458:	4946      	ldr	r1, [pc, #280]	@ (8001574 <WiFi_Connect_Polling+0x168>)
 800145a:	484a      	ldr	r0, [pc, #296]	@ (8001584 <WiFi_Connect_Polling+0x178>)
 800145c:	f7ff ff88 	bl	8001370 <AT_Send_And_Wait>
    // Config Station mode
    while (!AT_Send_And_Wait("AT+WMODE=1,1\r\n", "OK", 2000)) HAL_Delay(500);
 8001460:	e003      	b.n	800146a <WiFi_Connect_Polling+0x5e>
 8001462:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001466:	f000 fde9 	bl	800203c <HAL_Delay>
 800146a:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800146e:	4941      	ldr	r1, [pc, #260]	@ (8001574 <WiFi_Connect_Polling+0x168>)
 8001470:	4845      	ldr	r0, [pc, #276]	@ (8001588 <WiFi_Connect_Polling+0x17c>)
 8001472:	f7ff ff7d 	bl	8001370 <AT_Send_And_Wait>
 8001476:	4603      	mov	r3, r0
 8001478:	f083 0301 	eor.w	r3, r3, #1
 800147c:	b2db      	uxtb	r3, r3
 800147e:	2b00      	cmp	r3, #0
 8001480:	d1ef      	bne.n	8001462 <WiFi_Connect_Polling+0x56>

    // Connect Wifi
    sprintf(cmd, "AT+WJAP=%s,%s\r\n", WIFI_SSID, WIFI_PASSWORD);
 8001482:	f107 0020 	add.w	r0, r7, #32
 8001486:	4b41      	ldr	r3, [pc, #260]	@ (800158c <WiFi_Connect_Polling+0x180>)
 8001488:	4a41      	ldr	r2, [pc, #260]	@ (8001590 <WiFi_Connect_Polling+0x184>)
 800148a:	4942      	ldr	r1, [pc, #264]	@ (8001594 <WiFi_Connect_Polling+0x188>)
 800148c:	f003 fbd2 	bl	8004c34 <siprintf>
    // Ch n khi c IP
    while (!AT_Send_And_Wait(cmd, "+EVENT:WIFI_GOT_IP", 20000)) {
 8001490:	e00f      	b.n	80014b2 <WiFi_Connect_Polling+0xa6>
        annouce_buzzer(500); // Ku di bo li wifi
 8001492:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001496:	f000 f981 	bl	800179c <annouce_buzzer>
        HAL_Delay(2000);
 800149a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800149e:	f000 fdcd 	bl	800203c <HAL_Delay>
        // Retry loop
        AT_Send_And_Wait(cmd, "+EVENT:WIFI_GOT_IP", 1000);
 80014a2:	f107 0320 	add.w	r3, r7, #32
 80014a6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80014aa:	493b      	ldr	r1, [pc, #236]	@ (8001598 <WiFi_Connect_Polling+0x18c>)
 80014ac:	4618      	mov	r0, r3
 80014ae:	f7ff ff5f 	bl	8001370 <AT_Send_And_Wait>
    while (!AT_Send_And_Wait(cmd, "+EVENT:WIFI_GOT_IP", 20000)) {
 80014b2:	f107 0320 	add.w	r3, r7, #32
 80014b6:	f644 6220 	movw	r2, #20000	@ 0x4e20
 80014ba:	4937      	ldr	r1, [pc, #220]	@ (8001598 <WiFi_Connect_Polling+0x18c>)
 80014bc:	4618      	mov	r0, r3
 80014be:	f7ff ff57 	bl	8001370 <AT_Send_And_Wait>
 80014c2:	4603      	mov	r3, r0
 80014c4:	f083 0301 	eor.w	r3, r3, #1
 80014c8:	b2db      	uxtb	r3, r3
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d1e1      	bne.n	8001492 <WiFi_Connect_Polling+0x86>
    }
    annouce_buzzer(100); annouce_buzzer(100);
 80014ce:	2064      	movs	r0, #100	@ 0x64
 80014d0:	f000 f964 	bl	800179c <annouce_buzzer>
 80014d4:	2064      	movs	r0, #100	@ 0x64
 80014d6:	f000 f961 	bl	800179c <annouce_buzzer>

    // Connect Server
    sprintf(cmd, "AT+SOCKET=4,%s,%d\r\n", SERVER_IP, SERVER_PORT);
 80014da:	f107 0020 	add.w	r0, r7, #32
 80014de:	f241 3388 	movw	r3, #5000	@ 0x1388
 80014e2:	4a2e      	ldr	r2, [pc, #184]	@ (800159c <WiFi_Connect_Polling+0x190>)
 80014e4:	492e      	ldr	r1, [pc, #184]	@ (80015a0 <WiFi_Connect_Polling+0x194>)
 80014e6:	f003 fba5 	bl	8004c34 <siprintf>
    while (!AT_Send_And_Wait(cmd, "connect success", 5000)) {
 80014ea:	e00a      	b.n	8001502 <WiFi_Connect_Polling+0xf6>
        // Nu  connect ri th thi
        if (strstr(at_resp_buffer, "ALREADY CONNECTED")) break;
 80014ec:	492d      	ldr	r1, [pc, #180]	@ (80015a4 <WiFi_Connect_Polling+0x198>)
 80014ee:	482e      	ldr	r0, [pc, #184]	@ (80015a8 <WiFi_Connect_Polling+0x19c>)
 80014f0:	f003 fc3b 	bl	8004d6a <strstr>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d112      	bne.n	8001520 <WiFi_Connect_Polling+0x114>
        HAL_Delay(2000);
 80014fa:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80014fe:	f000 fd9d 	bl	800203c <HAL_Delay>
    while (!AT_Send_And_Wait(cmd, "connect success", 5000)) {
 8001502:	f107 0320 	add.w	r3, r7, #32
 8001506:	f241 3288 	movw	r2, #5000	@ 0x1388
 800150a:	4928      	ldr	r1, [pc, #160]	@ (80015ac <WiFi_Connect_Polling+0x1a0>)
 800150c:	4618      	mov	r0, r3
 800150e:	f7ff ff2f 	bl	8001370 <AT_Send_And_Wait>
 8001512:	4603      	mov	r3, r0
 8001514:	f083 0301 	eor.w	r3, r3, #1
 8001518:	b2db      	uxtb	r3, r3
 800151a:	2b00      	cmp	r3, #0
 800151c:	d1e6      	bne.n	80014ec <WiFi_Connect_Polling+0xe0>
 800151e:	e000      	b.n	8001522 <WiFi_Connect_Polling+0x116>
        if (strstr(at_resp_buffer, "ALREADY CONNECTED")) break;
 8001520:	bf00      	nop
    }

    // Transparent Mode (Truyn nhn trong sut)
    AT_Send_And_Wait("AT+SOCKETTT\r\n", ">", 3000);
 8001522:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001526:	4922      	ldr	r1, [pc, #136]	@ (80015b0 <WiFi_Connect_Polling+0x1a4>)
 8001528:	4822      	ldr	r0, [pc, #136]	@ (80015b4 <WiFi_Connect_Polling+0x1a8>)
 800152a:	f7ff ff21 	bl	8001370 <AT_Send_And_Wait>

    is_transparent_mode = true; // nh du  vo ch  truyn thng
 800152e:	4b22      	ldr	r3, [pc, #136]	@ (80015b8 <WiFi_Connect_Polling+0x1ac>)
 8001530:	2201      	movs	r2, #1
 8001532:	701a      	strb	r2, [r3, #0]

    annouce_buzzer(100); annouce_buzzer(100); annouce_buzzer(100);
 8001534:	2064      	movs	r0, #100	@ 0x64
 8001536:	f000 f931 	bl	800179c <annouce_buzzer>
 800153a:	2064      	movs	r0, #100	@ 0x64
 800153c:	f000 f92e 	bl	800179c <annouce_buzzer>
 8001540:	2064      	movs	r0, #100	@ 0x64
 8001542:	f000 f92b 	bl	800179c <annouce_buzzer>

    // Handshake
    char handshake[32];
    sprintf(handshake, "CONNECT:%s\n", DEVICE_NODE_ID);
 8001546:	463b      	mov	r3, r7
 8001548:	4a1c      	ldr	r2, [pc, #112]	@ (80015bc <WiFi_Connect_Polling+0x1b0>)
 800154a:	491d      	ldr	r1, [pc, #116]	@ (80015c0 <WiFi_Connect_Polling+0x1b4>)
 800154c:	4618      	mov	r0, r3
 800154e:	f003 fb71 	bl	8004c34 <siprintf>
    HAL_UART_Transmit(&huart6, (uint8_t*)handshake, strlen(handshake), 1000);
 8001552:	463b      	mov	r3, r7
 8001554:	4618      	mov	r0, r3
 8001556:	f7fe febb 	bl	80002d0 <strlen>
 800155a:	4603      	mov	r3, r0
 800155c:	b29a      	uxth	r2, r3
 800155e:	4639      	mov	r1, r7
 8001560:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001564:	4817      	ldr	r0, [pc, #92]	@ (80015c4 <WiFi_Connect_Polling+0x1b8>)
 8001566:	f002 f9fb 	bl	8003960 <HAL_UART_Transmit>
}
 800156a:	bf00      	nop
 800156c:	37a0      	adds	r7, #160	@ 0xa0
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	08007838 	.word	0x08007838
 8001578:	0800783c 	.word	0x0800783c
 800157c:	08007844 	.word	0x08007844
 8001580:	0800784c 	.word	0x0800784c
 8001584:	08007858 	.word	0x08007858
 8001588:	08007860 	.word	0x08007860
 800158c:	08007870 	.word	0x08007870
 8001590:	0800787c 	.word	0x0800787c
 8001594:	08007888 	.word	0x08007888
 8001598:	08007898 	.word	0x08007898
 800159c:	080078ac 	.word	0x080078ac
 80015a0:	080078bc 	.word	0x080078bc
 80015a4:	080078d0 	.word	0x080078d0
 80015a8:	200003a0 	.word	0x200003a0
 80015ac:	080078e4 	.word	0x080078e4
 80015b0:	080078f4 	.word	0x080078f4
 80015b4:	080078f8 	.word	0x080078f8
 80015b8:	200006b5 	.word	0x200006b5
 80015bc:	08007908 	.word	0x08007908
 80015c0:	08007910 	.word	0x08007910
 80015c4:	20000240 	.word	0x20000240

080015c8 <WiFi_Send_Raw>:

// 3. Gi Data ( SA: Gi thng, khng dng CIPSEND v ang  SOCKETTT)
void WiFi_Send_Raw(char* data) {
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b082      	sub	sp, #8
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
    if (is_transparent_mode) {
 80015d0:	4b09      	ldr	r3, [pc, #36]	@ (80015f8 <WiFi_Send_Raw+0x30>)
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d00a      	beq.n	80015ee <WiFi_Send_Raw+0x26>
        HAL_UART_Transmit(&huart6, (uint8_t*)data, strlen(data), 1000);
 80015d8:	6878      	ldr	r0, [r7, #4]
 80015da:	f7fe fe79 	bl	80002d0 <strlen>
 80015de:	4603      	mov	r3, r0
 80015e0:	b29a      	uxth	r2, r3
 80015e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015e6:	6879      	ldr	r1, [r7, #4]
 80015e8:	4804      	ldr	r0, [pc, #16]	@ (80015fc <WiFi_Send_Raw+0x34>)
 80015ea:	f002 f9b9 	bl	8003960 <HAL_UART_Transmit>
    }
}
 80015ee:	bf00      	nop
 80015f0:	3708      	adds	r7, #8
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	200006b5 	.word	0x200006b5
 80015fc:	20000240 	.word	0x20000240

08001600 <Control_Device>:

// 4. iu khin thit b
void Control_Device(char* device, char* value) {
 8001600:	b580      	push	{r7, lr}
 8001602:	b084      	sub	sp, #16
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
 8001608:	6039      	str	r1, [r7, #0]
    // --- BO V CHY N ---
    // Nu ang chy, KHNG C tt Buzzer
    if (is_fire_alarm && strcmp(device, "BUZZER") == 0 &&
 800160a:	4b37      	ldr	r3, [pc, #220]	@ (80016e8 <Control_Device+0xe8>)
 800160c:	781b      	ldrb	r3, [r3, #0]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d014      	beq.n	800163c <Control_Device+0x3c>
 8001612:	4936      	ldr	r1, [pc, #216]	@ (80016ec <Control_Device+0xec>)
 8001614:	6878      	ldr	r0, [r7, #4]
 8001616:	f7fe fdfb 	bl	8000210 <strcmp>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d10d      	bne.n	800163c <Control_Device+0x3c>
       (strcmp(value, "OFF") == 0 || strcmp(value, "0") == 0)) {
 8001620:	4933      	ldr	r1, [pc, #204]	@ (80016f0 <Control_Device+0xf0>)
 8001622:	6838      	ldr	r0, [r7, #0]
 8001624:	f7fe fdf4 	bl	8000210 <strcmp>
 8001628:	4603      	mov	r3, r0
    if (is_fire_alarm && strcmp(device, "BUZZER") == 0 &&
 800162a:	2b00      	cmp	r3, #0
 800162c:	d057      	beq.n	80016de <Control_Device+0xde>
       (strcmp(value, "OFF") == 0 || strcmp(value, "0") == 0)) {
 800162e:	4931      	ldr	r1, [pc, #196]	@ (80016f4 <Control_Device+0xf4>)
 8001630:	6838      	ldr	r0, [r7, #0]
 8001632:	f7fe fded 	bl	8000210 <strcmp>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d050      	beq.n	80016de <Control_Device+0xde>
        return;
    }

    GPIO_PinState state = GPIO_PIN_RESET;
 800163c:	2300      	movs	r3, #0
 800163e:	73fb      	strb	r3, [r7, #15]
    // Mch kch mc CAO: ON = SET
    if (strcmp(value, "ON") == 0 || strcmp(value, "1") == 0) state = GPIO_PIN_SET;
 8001640:	492d      	ldr	r1, [pc, #180]	@ (80016f8 <Control_Device+0xf8>)
 8001642:	6838      	ldr	r0, [r7, #0]
 8001644:	f7fe fde4 	bl	8000210 <strcmp>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d006      	beq.n	800165c <Control_Device+0x5c>
 800164e:	492b      	ldr	r1, [pc, #172]	@ (80016fc <Control_Device+0xfc>)
 8001650:	6838      	ldr	r0, [r7, #0]
 8001652:	f7fe fddd 	bl	8000210 <strcmp>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d102      	bne.n	8001662 <Control_Device+0x62>
 800165c:	2301      	movs	r3, #1
 800165e:	73fb      	strb	r3, [r7, #15]
 8001660:	e001      	b.n	8001666 <Control_Device+0x66>
    else state = GPIO_PIN_RESET;
 8001662:	2300      	movs	r3, #0
 8001664:	73fb      	strb	r3, [r7, #15]

    if (strcmp(device, "RELAY_1") == 0) HAL_GPIO_WritePin(RELAY1_Port, RELAY1_Pin, state);
 8001666:	4926      	ldr	r1, [pc, #152]	@ (8001700 <Control_Device+0x100>)
 8001668:	6878      	ldr	r0, [r7, #4]
 800166a:	f7fe fdd1 	bl	8000210 <strcmp>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d107      	bne.n	8001684 <Control_Device+0x84>
 8001674:	7bfb      	ldrb	r3, [r7, #15]
 8001676:	461a      	mov	r2, r3
 8001678:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800167c:	4821      	ldr	r0, [pc, #132]	@ (8001704 <Control_Device+0x104>)
 800167e:	f001 fba3 	bl	8002dc8 <HAL_GPIO_WritePin>
 8001682:	e02d      	b.n	80016e0 <Control_Device+0xe0>
    else if (strcmp(device, "RELAY_2") == 0) HAL_GPIO_WritePin(RELAY2_Port, RELAY2_Pin, state);
 8001684:	4920      	ldr	r1, [pc, #128]	@ (8001708 <Control_Device+0x108>)
 8001686:	6878      	ldr	r0, [r7, #4]
 8001688:	f7fe fdc2 	bl	8000210 <strcmp>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d107      	bne.n	80016a2 <Control_Device+0xa2>
 8001692:	7bfb      	ldrb	r3, [r7, #15]
 8001694:	461a      	mov	r2, r3
 8001696:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800169a:	481a      	ldr	r0, [pc, #104]	@ (8001704 <Control_Device+0x104>)
 800169c:	f001 fb94 	bl	8002dc8 <HAL_GPIO_WritePin>
 80016a0:	e01e      	b.n	80016e0 <Control_Device+0xe0>
    else if (strcmp(device, "RELAY_3") == 0) HAL_GPIO_WritePin(RELAY3_Port, RELAY3_Pin, state);
 80016a2:	491a      	ldr	r1, [pc, #104]	@ (800170c <Control_Device+0x10c>)
 80016a4:	6878      	ldr	r0, [r7, #4]
 80016a6:	f7fe fdb3 	bl	8000210 <strcmp>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d107      	bne.n	80016c0 <Control_Device+0xc0>
 80016b0:	7bfb      	ldrb	r3, [r7, #15]
 80016b2:	461a      	mov	r2, r3
 80016b4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80016b8:	4812      	ldr	r0, [pc, #72]	@ (8001704 <Control_Device+0x104>)
 80016ba:	f001 fb85 	bl	8002dc8 <HAL_GPIO_WritePin>
 80016be:	e00f      	b.n	80016e0 <Control_Device+0xe0>
    else if (strcmp(device, "BUZZER") == 0) HAL_GPIO_WritePin(BUZZER_TEST_Port, BUZZER_TEST_Pin, state);
 80016c0:	490a      	ldr	r1, [pc, #40]	@ (80016ec <Control_Device+0xec>)
 80016c2:	6878      	ldr	r0, [r7, #4]
 80016c4:	f7fe fda4 	bl	8000210 <strcmp>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d108      	bne.n	80016e0 <Control_Device+0xe0>
 80016ce:	7bfb      	ldrb	r3, [r7, #15]
 80016d0:	461a      	mov	r2, r3
 80016d2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80016d6:	480b      	ldr	r0, [pc, #44]	@ (8001704 <Control_Device+0x104>)
 80016d8:	f001 fb76 	bl	8002dc8 <HAL_GPIO_WritePin>
 80016dc:	e000      	b.n	80016e0 <Control_Device+0xe0>
        return;
 80016de:	bf00      	nop
}
 80016e0:	3710      	adds	r7, #16
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	200006b4 	.word	0x200006b4
 80016ec:	0800791c 	.word	0x0800791c
 80016f0:	08007924 	.word	0x08007924
 80016f4:	08007928 	.word	0x08007928
 80016f8:	0800792c 	.word	0x0800792c
 80016fc:	08007930 	.word	0x08007930
 8001700:	08007934 	.word	0x08007934
 8001704:	40020000 	.word	0x40020000
 8001708:	0800793c 	.word	0x0800793c
 800170c:	08007944 	.word	0x08007944

08001710 <WiFi_Check_Downlink>:

// 5. Nhn v X l Lnh (Trong mode SOCKETTT, d liu server gi v s vo thng RX)
void WiFi_Check_Downlink(void) {
 8001710:	b580      	push	{r7, lr}
 8001712:	b08c      	sub	sp, #48	@ 0x30
 8001714:	af00      	add	r7, sp, #0
    memset(rx_buffer_poll, 0, sizeof(rx_buffer_poll));
 8001716:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800171a:	2100      	movs	r1, #0
 800171c:	481b      	ldr	r0, [pc, #108]	@ (800178c <WiFi_Check_Downlink+0x7c>)
 800171e:	f003 fb1c 	bl	8004d5a <memset>

    // Polling nhanh buffer
    if (HAL_UART_Receive(&huart6, (uint8_t*)rx_buffer_poll, sizeof(rx_buffer_poll)-1, 10) == HAL_OK) {
 8001722:	230a      	movs	r3, #10
 8001724:	22ff      	movs	r2, #255	@ 0xff
 8001726:	4919      	ldr	r1, [pc, #100]	@ (800178c <WiFi_Check_Downlink+0x7c>)
 8001728:	4819      	ldr	r0, [pc, #100]	@ (8001790 <WiFi_Check_Downlink+0x80>)
 800172a:	f002 f9a4 	bl	8003a76 <HAL_UART_Receive>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d127      	bne.n	8001784 <WiFi_Check_Downlink+0x74>
        // Tm chui "CMD:"
        char* cmd_ptr = strstr(rx_buffer_poll, "CMD:");
 8001734:	4917      	ldr	r1, [pc, #92]	@ (8001794 <WiFi_Check_Downlink+0x84>)
 8001736:	4815      	ldr	r0, [pc, #84]	@ (800178c <WiFi_Check_Downlink+0x7c>)
 8001738:	f003 fb17 	bl	8004d6a <strstr>
 800173c:	62f8      	str	r0, [r7, #44]	@ 0x2c
        if (cmd_ptr != NULL) {
 800173e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001740:	2b00      	cmp	r3, #0
 8001742:	d01f      	beq.n	8001784 <WiFi_Check_Downlink+0x74>
            char device[20] = {0};
 8001744:	f107 0318 	add.w	r3, r7, #24
 8001748:	2200      	movs	r2, #0
 800174a:	601a      	str	r2, [r3, #0]
 800174c:	605a      	str	r2, [r3, #4]
 800174e:	609a      	str	r2, [r3, #8]
 8001750:	60da      	str	r2, [r3, #12]
 8001752:	611a      	str	r2, [r3, #16]
            char value[20] = {0};
 8001754:	1d3b      	adds	r3, r7, #4
 8001756:	2200      	movs	r2, #0
 8001758:	601a      	str	r2, [r3, #0]
 800175a:	605a      	str	r2, [r3, #4]
 800175c:	609a      	str	r2, [r3, #8]
 800175e:	60da      	str	r2, [r3, #12]
 8001760:	611a      	str	r2, [r3, #16]
            // Format: CMD:RELAY_1:ON
            if (sscanf(cmd_ptr, "CMD:%[^:]:%s", device, value) == 2) {
 8001762:	1d3b      	adds	r3, r7, #4
 8001764:	f107 0218 	add.w	r2, r7, #24
 8001768:	490b      	ldr	r1, [pc, #44]	@ (8001798 <WiFi_Check_Downlink+0x88>)
 800176a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800176c:	f003 fa84 	bl	8004c78 <siscanf>
 8001770:	4603      	mov	r3, r0
 8001772:	2b02      	cmp	r3, #2
 8001774:	d106      	bne.n	8001784 <WiFi_Check_Downlink+0x74>
                Control_Device(device, value);
 8001776:	1d3a      	adds	r2, r7, #4
 8001778:	f107 0318 	add.w	r3, r7, #24
 800177c:	4611      	mov	r1, r2
 800177e:	4618      	mov	r0, r3
 8001780:	f7ff ff3e 	bl	8001600 <Control_Device>
            }
        }
    }
}
 8001784:	bf00      	nop
 8001786:	3730      	adds	r7, #48	@ 0x30
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	200002a0 	.word	0x200002a0
 8001790:	20000240 	.word	0x20000240
 8001794:	0800794c 	.word	0x0800794c
 8001798:	08007954 	.word	0x08007954

0800179c <annouce_buzzer>:

// Helper: Buzzer
void annouce_buzzer(int duration_ms) {
 800179c:	b580      	push	{r7, lr}
 800179e:	b082      	sub	sp, #8
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(BUZZER_TEST_Port, BUZZER_TEST_Pin, GPIO_PIN_SET);
 80017a4:	2201      	movs	r2, #1
 80017a6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80017aa:	480a      	ldr	r0, [pc, #40]	@ (80017d4 <annouce_buzzer+0x38>)
 80017ac:	f001 fb0c 	bl	8002dc8 <HAL_GPIO_WritePin>
    HAL_Delay(duration_ms);
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	4618      	mov	r0, r3
 80017b4:	f000 fc42 	bl	800203c <HAL_Delay>
    HAL_GPIO_WritePin(BUZZER_TEST_Port, BUZZER_TEST_Pin, GPIO_PIN_RESET);
 80017b8:	2200      	movs	r2, #0
 80017ba:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80017be:	4805      	ldr	r0, [pc, #20]	@ (80017d4 <annouce_buzzer+0x38>)
 80017c0:	f001 fb02 	bl	8002dc8 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 80017c4:	2032      	movs	r0, #50	@ 0x32
 80017c6:	f000 fc39 	bl	800203c <HAL_Delay>
}
 80017ca:	bf00      	nop
 80017cc:	3708      	adds	r7, #8
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	40020000 	.word	0x40020000

080017d8 <main>:

/* ============================================================================== */
/* MAIN                                                                           */
/* ============================================================================== */
int main(void) {
 80017d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017da:	b089      	sub	sp, #36	@ 0x24
 80017dc:	af06      	add	r7, sp, #24
    HAL_Init();
 80017de:	f000 fbbb 	bl	8001f58 <HAL_Init>
    SystemClock_Config();
 80017e2:	f000 f8a7 	bl	8001934 <SystemClock_Config>
    MX_GPIO_Init();
 80017e6:	f000 f98b 	bl	8001b00 <MX_GPIO_Init>
    MX_ADC1_Init();
 80017ea:	f000 f90d 	bl	8001a08 <MX_ADC1_Init>
    MX_USART6_UART_Init();
 80017ee:	f000 f95d 	bl	8001aac <MX_USART6_UART_Init>

    // Init Th vin (Theo ng code th vin bn gi)
    DwtInit();
 80017f2:	f7ff fd67 	bl	80012c4 <DwtInit>
    dht11.DataPort = DHT_Port;
 80017f6:	4b44      	ldr	r3, [pc, #272]	@ (8001908 <main+0x130>)
 80017f8:	4a44      	ldr	r2, [pc, #272]	@ (800190c <main+0x134>)
 80017fa:	601a      	str	r2, [r3, #0]
    dht11.DataPin = DHT_Pin;
 80017fc:	4b42      	ldr	r3, [pc, #264]	@ (8001908 <main+0x130>)
 80017fe:	2220      	movs	r2, #32
 8001800:	809a      	strh	r2, [r3, #4]
    dht11.Type = DHT11;
 8001802:	4b41      	ldr	r3, [pc, #260]	@ (8001908 <main+0x130>)
 8001804:	2200      	movs	r2, #0
 8001806:	719a      	strb	r2, [r3, #6]

    // KT NI WIFI (Dng hm ca bn)
    WiFi_Connect_Polling();
 8001808:	f7ff fe00 	bl	800140c <WiFi_Connect_Polling>

    uint32_t last_uplink = 0;
 800180c:	2300      	movs	r3, #0
 800180e:	607b      	str	r3, [r7, #4]

    while (1) {
        // 1. C CM BIN & CHECK CHY
        if (HAL_GetTick() - last_uplink > UPLINK_INTERVAL) {
 8001810:	f000 fc08 	bl	8002024 <HAL_GetTick>
 8001814:	4602      	mov	r2, r0
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	1ad3      	subs	r3, r2, r3
 800181a:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 800181e:	4293      	cmp	r3, r2
 8001820:	d96e      	bls.n	8001900 <main+0x128>
            DHT_GetData(&dht11);
 8001822:	4839      	ldr	r0, [pc, #228]	@ (8001908 <main+0x130>)
 8001824:	f7ff fcaa 	bl	800117c <DHT_GetData>
            temp = dht11.Temperature;
 8001828:	4b37      	ldr	r3, [pc, #220]	@ (8001908 <main+0x130>)
 800182a:	691b      	ldr	r3, [r3, #16]
 800182c:	4a38      	ldr	r2, [pc, #224]	@ (8001910 <main+0x138>)
 800182e:	6013      	str	r3, [r2, #0]
            hum = dht11.Humidity;
 8001830:	4b35      	ldr	r3, [pc, #212]	@ (8001908 <main+0x130>)
 8001832:	695b      	ldr	r3, [r3, #20]
 8001834:	4a37      	ldr	r2, [pc, #220]	@ (8001914 <main+0x13c>)
 8001836:	6013      	str	r3, [r2, #0]

            HAL_ADC_Start(&hadc1);
 8001838:	4837      	ldr	r0, [pc, #220]	@ (8001918 <main+0x140>)
 800183a:	f000 fc67 	bl	800210c <HAL_ADC_Start>
            if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK) {
 800183e:	2164      	movs	r1, #100	@ 0x64
 8001840:	4835      	ldr	r0, [pc, #212]	@ (8001918 <main+0x140>)
 8001842:	f000 fd68 	bl	8002316 <HAL_ADC_PollForConversion>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d106      	bne.n	800185a <main+0x82>
                gas_mq2 = HAL_ADC_GetValue(&hadc1);
 800184c:	4832      	ldr	r0, [pc, #200]	@ (8001918 <main+0x140>)
 800184e:	f000 fded 	bl	800242c <HAL_ADC_GetValue>
 8001852:	4603      	mov	r3, r0
 8001854:	461a      	mov	r2, r3
 8001856:	4b31      	ldr	r3, [pc, #196]	@ (800191c <main+0x144>)
 8001858:	601a      	str	r2, [r3, #0]
            }
            HAL_ADC_Stop(&hadc1);
 800185a:	482f      	ldr	r0, [pc, #188]	@ (8001918 <main+0x140>)
 800185c:	f000 fd28 	bl	80022b0 <HAL_ADC_Stop>

            motion = HAL_GPIO_ReadPin(PIR_Port, PIR_Pin);
 8001860:	2110      	movs	r1, #16
 8001862:	482a      	ldr	r0, [pc, #168]	@ (800190c <main+0x134>)
 8001864:	f001 fa98 	bl	8002d98 <HAL_GPIO_ReadPin>
 8001868:	4603      	mov	r3, r0
 800186a:	461a      	mov	r2, r3
 800186c:	4b2c      	ldr	r3, [pc, #176]	@ (8001920 <main+0x148>)
 800186e:	601a      	str	r2, [r3, #0]

            // --- LOCAL FIRE ALARM ---
            if (gas_mq2 > GAS_ALARM_THRESHOLD) {
 8001870:	4b2a      	ldr	r3, [pc, #168]	@ (800191c <main+0x144>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8001878:	4293      	cmp	r3, r2
 800187a:	dd09      	ble.n	8001890 <main+0xb8>
                is_fire_alarm = true;
 800187c:	4b29      	ldr	r3, [pc, #164]	@ (8001924 <main+0x14c>)
 800187e:	2201      	movs	r2, #1
 8001880:	701a      	strb	r2, [r3, #0]
                HAL_GPIO_WritePin(BUZZER_TEST_Port, BUZZER_TEST_Pin, GPIO_PIN_SET);
 8001882:	2201      	movs	r2, #1
 8001884:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001888:	4820      	ldr	r0, [pc, #128]	@ (800190c <main+0x134>)
 800188a:	f001 fa9d 	bl	8002dc8 <HAL_GPIO_WritePin>
 800188e:	e00c      	b.n	80018aa <main+0xd2>
            } else {
                if(is_fire_alarm) {
 8001890:	4b24      	ldr	r3, [pc, #144]	@ (8001924 <main+0x14c>)
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d008      	beq.n	80018aa <main+0xd2>
                     is_fire_alarm = false;
 8001898:	4b22      	ldr	r3, [pc, #136]	@ (8001924 <main+0x14c>)
 800189a:	2200      	movs	r2, #0
 800189c:	701a      	strb	r2, [r3, #0]
                     HAL_GPIO_WritePin(BUZZER_TEST_Port, BUZZER_TEST_Pin, GPIO_PIN_RESET);
 800189e:	2200      	movs	r2, #0
 80018a0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80018a4:	4819      	ldr	r0, [pc, #100]	@ (800190c <main+0x134>)
 80018a6:	f001 fa8f 	bl	8002dc8 <HAL_GPIO_WritePin>
                }
            }

            // GI JSON (RAW qua SOCKETTT)
            memset(tx_buffer, 0, sizeof(tx_buffer));
 80018aa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80018ae:	2100      	movs	r1, #0
 80018b0:	481d      	ldr	r0, [pc, #116]	@ (8001928 <main+0x150>)
 80018b2:	f003 fa52 	bl	8004d5a <memset>
            sprintf(tx_buffer,
 80018b6:	4b16      	ldr	r3, [pc, #88]	@ (8001910 <main+0x138>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4618      	mov	r0, r3
 80018bc:	f7fe fe74 	bl	80005a8 <__aeabi_f2d>
 80018c0:	4604      	mov	r4, r0
 80018c2:	460d      	mov	r5, r1
 80018c4:	4b13      	ldr	r3, [pc, #76]	@ (8001914 <main+0x13c>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4618      	mov	r0, r3
 80018ca:	f7fe fe6d 	bl	80005a8 <__aeabi_f2d>
 80018ce:	4602      	mov	r2, r0
 80018d0:	460b      	mov	r3, r1
 80018d2:	4912      	ldr	r1, [pc, #72]	@ (800191c <main+0x144>)
 80018d4:	6809      	ldr	r1, [r1, #0]
 80018d6:	4815      	ldr	r0, [pc, #84]	@ (800192c <main+0x154>)
 80018d8:	6800      	ldr	r0, [r0, #0]
 80018da:	4e11      	ldr	r6, [pc, #68]	@ (8001920 <main+0x148>)
 80018dc:	6836      	ldr	r6, [r6, #0]
 80018de:	9604      	str	r6, [sp, #16]
 80018e0:	9003      	str	r0, [sp, #12]
 80018e2:	9102      	str	r1, [sp, #8]
 80018e4:	e9cd 2300 	strd	r2, r3, [sp]
 80018e8:	4622      	mov	r2, r4
 80018ea:	462b      	mov	r3, r5
 80018ec:	4910      	ldr	r1, [pc, #64]	@ (8001930 <main+0x158>)
 80018ee:	480e      	ldr	r0, [pc, #56]	@ (8001928 <main+0x150>)
 80018f0:	f003 f9a0 	bl	8004c34 <siprintf>
                "{\"temp\":%.1f,\"hum\":%.1f,\"gas_mq2\":%d,\"gas_mq135\":%d,\"motion\":%d}\n",
                temp, hum, gas_mq2, gas_mq135, motion);

            WiFi_Send_Raw(tx_buffer);
 80018f4:	480c      	ldr	r0, [pc, #48]	@ (8001928 <main+0x150>)
 80018f6:	f7ff fe67 	bl	80015c8 <WiFi_Send_Raw>

            last_uplink = HAL_GetTick();
 80018fa:	f000 fb93 	bl	8002024 <HAL_GetTick>
 80018fe:	6078      	str	r0, [r7, #4]
        }

        // 2. CHECK LNH IU KHIN
        WiFi_Check_Downlink();
 8001900:	f7ff ff06 	bl	8001710 <WiFi_Check_Downlink>
        if (HAL_GetTick() - last_uplink > UPLINK_INTERVAL) {
 8001904:	e784      	b.n	8001810 <main+0x38>
 8001906:	bf00      	nop
 8001908:	20000288 	.word	0x20000288
 800190c:	40020000 	.word	0x40020000
 8001910:	200006a0 	.word	0x200006a0
 8001914:	200006a4 	.word	0x200006a4
 8001918:	200001f8 	.word	0x200001f8
 800191c:	200006a8 	.word	0x200006a8
 8001920:	200006b0 	.word	0x200006b0
 8001924:	200006b4 	.word	0x200006b4
 8001928:	200005a0 	.word	0x200005a0
 800192c:	200006ac 	.word	0x200006ac
 8001930:	08007964 	.word	0x08007964

08001934 <SystemClock_Config>:
        */
    }
}

// ... (Gi nguyn SystemClock_Config v cc hm MX_...)
void SystemClock_Config(void) {
 8001934:	b580      	push	{r7, lr}
 8001936:	b094      	sub	sp, #80	@ 0x50
 8001938:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800193a:	f107 031c 	add.w	r3, r7, #28
 800193e:	2234      	movs	r2, #52	@ 0x34
 8001940:	2100      	movs	r1, #0
 8001942:	4618      	mov	r0, r3
 8001944:	f003 fa09 	bl	8004d5a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001948:	f107 0308 	add.w	r3, r7, #8
 800194c:	2200      	movs	r2, #0
 800194e:	601a      	str	r2, [r3, #0]
 8001950:	605a      	str	r2, [r3, #4]
 8001952:	609a      	str	r2, [r3, #8]
 8001954:	60da      	str	r2, [r3, #12]
 8001956:	611a      	str	r2, [r3, #16]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001958:	2300      	movs	r3, #0
 800195a:	607b      	str	r3, [r7, #4]
 800195c:	4b28      	ldr	r3, [pc, #160]	@ (8001a00 <SystemClock_Config+0xcc>)
 800195e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001960:	4a27      	ldr	r2, [pc, #156]	@ (8001a00 <SystemClock_Config+0xcc>)
 8001962:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001966:	6413      	str	r3, [r2, #64]	@ 0x40
 8001968:	4b25      	ldr	r3, [pc, #148]	@ (8001a00 <SystemClock_Config+0xcc>)
 800196a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800196c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001970:	607b      	str	r3, [r7, #4]
 8001972:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001974:	2300      	movs	r3, #0
 8001976:	603b      	str	r3, [r7, #0]
 8001978:	4b22      	ldr	r3, [pc, #136]	@ (8001a04 <SystemClock_Config+0xd0>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a21      	ldr	r2, [pc, #132]	@ (8001a04 <SystemClock_Config+0xd0>)
 800197e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001982:	6013      	str	r3, [r2, #0]
 8001984:	4b1f      	ldr	r3, [pc, #124]	@ (8001a04 <SystemClock_Config+0xd0>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800198c:	603b      	str	r3, [r7, #0]
 800198e:	683b      	ldr	r3, [r7, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001990:	2302      	movs	r3, #2
 8001992:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001994:	2301      	movs	r3, #1
 8001996:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001998:	2310      	movs	r3, #16
 800199a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800199c:	2302      	movs	r3, #2
 800199e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80019a0:	2300      	movs	r3, #0
 80019a2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80019a4:	2310      	movs	r3, #16
 80019a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80019a8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80019ac:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80019ae:	2304      	movs	r3, #4
 80019b0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80019b2:	2304      	movs	r3, #4
 80019b4:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) { Error_Handler(); }
 80019b6:	f107 031c 	add.w	r3, r7, #28
 80019ba:	4618      	mov	r0, r3
 80019bc:	f001 fce2 	bl	8003384 <HAL_RCC_OscConfig>
 80019c0:	4603      	mov	r3, r0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d001      	beq.n	80019ca <SystemClock_Config+0x96>
 80019c6:	f000 f8db 	bl	8001b80 <Error_Handler>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019ca:	230f      	movs	r3, #15
 80019cc:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019ce:	2302      	movs	r3, #2
 80019d0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019d2:	2300      	movs	r3, #0
 80019d4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80019d6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019da:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019dc:	2300      	movs	r3, #0
 80019de:	61bb      	str	r3, [r7, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) { Error_Handler(); }
 80019e0:	f107 0308 	add.w	r3, r7, #8
 80019e4:	2102      	movs	r1, #2
 80019e6:	4618      	mov	r0, r3
 80019e8:	f001 fa08 	bl	8002dfc <HAL_RCC_ClockConfig>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <SystemClock_Config+0xc2>
 80019f2:	f000 f8c5 	bl	8001b80 <Error_Handler>
}
 80019f6:	bf00      	nop
 80019f8:	3750      	adds	r7, #80	@ 0x50
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	40023800 	.word	0x40023800
 8001a04:	40007000 	.word	0x40007000

08001a08 <MX_ADC1_Init>:
static void MX_ADC1_Init(void) {
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b084      	sub	sp, #16
 8001a0c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8001a0e:	463b      	mov	r3, r7
 8001a10:	2200      	movs	r2, #0
 8001a12:	601a      	str	r2, [r3, #0]
 8001a14:	605a      	str	r2, [r3, #4]
 8001a16:	609a      	str	r2, [r3, #8]
 8001a18:	60da      	str	r2, [r3, #12]
  hadc1.Instance = ADC1;
 8001a1a:	4b21      	ldr	r3, [pc, #132]	@ (8001aa0 <MX_ADC1_Init+0x98>)
 8001a1c:	4a21      	ldr	r2, [pc, #132]	@ (8001aa4 <MX_ADC1_Init+0x9c>)
 8001a1e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001a20:	4b1f      	ldr	r3, [pc, #124]	@ (8001aa0 <MX_ADC1_Init+0x98>)
 8001a22:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001a26:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001a28:	4b1d      	ldr	r3, [pc, #116]	@ (8001aa0 <MX_ADC1_Init+0x98>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001a2e:	4b1c      	ldr	r3, [pc, #112]	@ (8001aa0 <MX_ADC1_Init+0x98>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001a34:	4b1a      	ldr	r3, [pc, #104]	@ (8001aa0 <MX_ADC1_Init+0x98>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001a3a:	4b19      	ldr	r3, [pc, #100]	@ (8001aa0 <MX_ADC1_Init+0x98>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001a42:	4b17      	ldr	r3, [pc, #92]	@ (8001aa0 <MX_ADC1_Init+0x98>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001a48:	4b15      	ldr	r3, [pc, #84]	@ (8001aa0 <MX_ADC1_Init+0x98>)
 8001a4a:	4a17      	ldr	r2, [pc, #92]	@ (8001aa8 <MX_ADC1_Init+0xa0>)
 8001a4c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a4e:	4b14      	ldr	r3, [pc, #80]	@ (8001aa0 <MX_ADC1_Init+0x98>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001a54:	4b12      	ldr	r3, [pc, #72]	@ (8001aa0 <MX_ADC1_Init+0x98>)
 8001a56:	2201      	movs	r2, #1
 8001a58:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001a5a:	4b11      	ldr	r3, [pc, #68]	@ (8001aa0 <MX_ADC1_Init+0x98>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001a62:	4b0f      	ldr	r3, [pc, #60]	@ (8001aa0 <MX_ADC1_Init+0x98>)
 8001a64:	2201      	movs	r2, #1
 8001a66:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK) { Error_Handler(); }
 8001a68:	480d      	ldr	r0, [pc, #52]	@ (8001aa0 <MX_ADC1_Init+0x98>)
 8001a6a:	f000 fb0b 	bl	8002084 <HAL_ADC_Init>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d001      	beq.n	8001a78 <MX_ADC1_Init+0x70>
 8001a74:	f000 f884 	bl	8001b80 <Error_Handler>
  sConfig.Channel = ADC_CHANNEL_0;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001a80:	2300      	movs	r3, #0
 8001a82:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) { Error_Handler(); }
 8001a84:	463b      	mov	r3, r7
 8001a86:	4619      	mov	r1, r3
 8001a88:	4805      	ldr	r0, [pc, #20]	@ (8001aa0 <MX_ADC1_Init+0x98>)
 8001a8a:	f000 fcdd 	bl	8002448 <HAL_ADC_ConfigChannel>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d001      	beq.n	8001a98 <MX_ADC1_Init+0x90>
 8001a94:	f000 f874 	bl	8001b80 <Error_Handler>
}
 8001a98:	bf00      	nop
 8001a9a:	3710      	adds	r7, #16
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	200001f8 	.word	0x200001f8
 8001aa4:	40012000 	.word	0x40012000
 8001aa8:	0f000001 	.word	0x0f000001

08001aac <MX_USART6_UART_Init>:
static void MX_USART6_UART_Init(void) {
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
  huart6.Instance = USART6;
 8001ab0:	4b11      	ldr	r3, [pc, #68]	@ (8001af8 <MX_USART6_UART_Init+0x4c>)
 8001ab2:	4a12      	ldr	r2, [pc, #72]	@ (8001afc <MX_USART6_UART_Init+0x50>)
 8001ab4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001ab6:	4b10      	ldr	r3, [pc, #64]	@ (8001af8 <MX_USART6_UART_Init+0x4c>)
 8001ab8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001abc:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001abe:	4b0e      	ldr	r3, [pc, #56]	@ (8001af8 <MX_USART6_UART_Init+0x4c>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001ac4:	4b0c      	ldr	r3, [pc, #48]	@ (8001af8 <MX_USART6_UART_Init+0x4c>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001aca:	4b0b      	ldr	r3, [pc, #44]	@ (8001af8 <MX_USART6_UART_Init+0x4c>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001ad0:	4b09      	ldr	r3, [pc, #36]	@ (8001af8 <MX_USART6_UART_Init+0x4c>)
 8001ad2:	220c      	movs	r2, #12
 8001ad4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ad6:	4b08      	ldr	r3, [pc, #32]	@ (8001af8 <MX_USART6_UART_Init+0x4c>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001adc:	4b06      	ldr	r3, [pc, #24]	@ (8001af8 <MX_USART6_UART_Init+0x4c>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK) { Error_Handler(); }
 8001ae2:	4805      	ldr	r0, [pc, #20]	@ (8001af8 <MX_USART6_UART_Init+0x4c>)
 8001ae4:	f001 feec 	bl	80038c0 <HAL_UART_Init>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d001      	beq.n	8001af2 <MX_USART6_UART_Init+0x46>
 8001aee:	f000 f847 	bl	8001b80 <Error_Handler>
}
 8001af2:	bf00      	nop
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	20000240 	.word	0x20000240
 8001afc:	40011400 	.word	0x40011400

08001b00 <MX_GPIO_Init>:
static void MX_GPIO_Init(void) {
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b086      	sub	sp, #24
 8001b04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b06:	1d3b      	adds	r3, r7, #4
 8001b08:	2200      	movs	r2, #0
 8001b0a:	601a      	str	r2, [r3, #0]
 8001b0c:	605a      	str	r2, [r3, #4]
 8001b0e:	609a      	str	r2, [r3, #8]
 8001b10:	60da      	str	r2, [r3, #12]
 8001b12:	611a      	str	r2, [r3, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b14:	2300      	movs	r3, #0
 8001b16:	603b      	str	r3, [r7, #0]
 8001b18:	4b17      	ldr	r3, [pc, #92]	@ (8001b78 <MX_GPIO_Init+0x78>)
 8001b1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b1c:	4a16      	ldr	r2, [pc, #88]	@ (8001b78 <MX_GPIO_Init+0x78>)
 8001b1e:	f043 0301 	orr.w	r3, r3, #1
 8001b22:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b24:	4b14      	ldr	r3, [pc, #80]	@ (8001b78 <MX_GPIO_Init+0x78>)
 8001b26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b28:	f003 0301 	and.w	r3, r3, #1
 8001b2c:	603b      	str	r3, [r7, #0]
 8001b2e:	683b      	ldr	r3, [r7, #0]
  HAL_GPIO_WritePin(GPIOA, LED_TEST_Pin|BUZZER_TEST_Pin|RELAY1_Pin|RELAY2_Pin|RELAY3_Pin, GPIO_PIN_RESET);
 8001b30:	2200      	movs	r2, #0
 8001b32:	f44f 411e 	mov.w	r1, #40448	@ 0x9e00
 8001b36:	4811      	ldr	r0, [pc, #68]	@ (8001b7c <MX_GPIO_Init+0x7c>)
 8001b38:	f001 f946 	bl	8002dc8 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = LED_TEST_Pin|BUZZER_TEST_Pin|RELAY1_Pin|RELAY2_Pin|RELAY3_Pin;
 8001b3c:	f44f 431e 	mov.w	r3, #40448	@ 0x9e00
 8001b40:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b42:	2301      	movs	r3, #1
 8001b44:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b46:	2300      	movs	r3, #0
 8001b48:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b4e:	1d3b      	adds	r3, r7, #4
 8001b50:	4619      	mov	r1, r3
 8001b52:	480a      	ldr	r0, [pc, #40]	@ (8001b7c <MX_GPIO_Init+0x7c>)
 8001b54:	f000 ff8c 	bl	8002a70 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = PIR_Pin;
 8001b58:	2310      	movs	r3, #16
 8001b5a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b60:	2300      	movs	r3, #0
 8001b62:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b64:	1d3b      	adds	r3, r7, #4
 8001b66:	4619      	mov	r1, r3
 8001b68:	4804      	ldr	r0, [pc, #16]	@ (8001b7c <MX_GPIO_Init+0x7c>)
 8001b6a:	f000 ff81 	bl	8002a70 <HAL_GPIO_Init>
}
 8001b6e:	bf00      	nop
 8001b70:	3718      	adds	r7, #24
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	40023800 	.word	0x40023800
 8001b7c:	40020000 	.word	0x40020000

08001b80 <Error_Handler>:
void Error_Handler(void) {
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b84:	b672      	cpsid	i
}
 8001b86:	bf00      	nop
  __disable_irq();
  while (1) {}
 8001b88:	bf00      	nop
 8001b8a:	e7fd      	b.n	8001b88 <Error_Handler+0x8>

08001b8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b083      	sub	sp, #12
 8001b90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b92:	2300      	movs	r3, #0
 8001b94:	607b      	str	r3, [r7, #4]
 8001b96:	4b10      	ldr	r3, [pc, #64]	@ (8001bd8 <HAL_MspInit+0x4c>)
 8001b98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b9a:	4a0f      	ldr	r2, [pc, #60]	@ (8001bd8 <HAL_MspInit+0x4c>)
 8001b9c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ba0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ba2:	4b0d      	ldr	r3, [pc, #52]	@ (8001bd8 <HAL_MspInit+0x4c>)
 8001ba4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ba6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001baa:	607b      	str	r3, [r7, #4]
 8001bac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bae:	2300      	movs	r3, #0
 8001bb0:	603b      	str	r3, [r7, #0]
 8001bb2:	4b09      	ldr	r3, [pc, #36]	@ (8001bd8 <HAL_MspInit+0x4c>)
 8001bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bb6:	4a08      	ldr	r2, [pc, #32]	@ (8001bd8 <HAL_MspInit+0x4c>)
 8001bb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bbe:	4b06      	ldr	r3, [pc, #24]	@ (8001bd8 <HAL_MspInit+0x4c>)
 8001bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bc6:	603b      	str	r3, [r7, #0]
 8001bc8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bca:	bf00      	nop
 8001bcc:	370c      	adds	r7, #12
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr
 8001bd6:	bf00      	nop
 8001bd8:	40023800 	.word	0x40023800

08001bdc <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b08a      	sub	sp, #40	@ 0x28
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001be4:	f107 0314 	add.w	r3, r7, #20
 8001be8:	2200      	movs	r2, #0
 8001bea:	601a      	str	r2, [r3, #0]
 8001bec:	605a      	str	r2, [r3, #4]
 8001bee:	609a      	str	r2, [r3, #8]
 8001bf0:	60da      	str	r2, [r3, #12]
 8001bf2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a17      	ldr	r2, [pc, #92]	@ (8001c58 <HAL_ADC_MspInit+0x7c>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d127      	bne.n	8001c4e <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001bfe:	2300      	movs	r3, #0
 8001c00:	613b      	str	r3, [r7, #16]
 8001c02:	4b16      	ldr	r3, [pc, #88]	@ (8001c5c <HAL_ADC_MspInit+0x80>)
 8001c04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c06:	4a15      	ldr	r2, [pc, #84]	@ (8001c5c <HAL_ADC_MspInit+0x80>)
 8001c08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c0c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c0e:	4b13      	ldr	r3, [pc, #76]	@ (8001c5c <HAL_ADC_MspInit+0x80>)
 8001c10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c16:	613b      	str	r3, [r7, #16]
 8001c18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	60fb      	str	r3, [r7, #12]
 8001c1e:	4b0f      	ldr	r3, [pc, #60]	@ (8001c5c <HAL_ADC_MspInit+0x80>)
 8001c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c22:	4a0e      	ldr	r2, [pc, #56]	@ (8001c5c <HAL_ADC_MspInit+0x80>)
 8001c24:	f043 0301 	orr.w	r3, r3, #1
 8001c28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c2a:	4b0c      	ldr	r3, [pc, #48]	@ (8001c5c <HAL_ADC_MspInit+0x80>)
 8001c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c2e:	f003 0301 	and.w	r3, r3, #1
 8001c32:	60fb      	str	r3, [r7, #12]
 8001c34:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = MQ2_Pin|MQ135_Pin;
 8001c36:	2303      	movs	r3, #3
 8001c38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c3a:	2303      	movs	r3, #3
 8001c3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c42:	f107 0314 	add.w	r3, r7, #20
 8001c46:	4619      	mov	r1, r3
 8001c48:	4805      	ldr	r0, [pc, #20]	@ (8001c60 <HAL_ADC_MspInit+0x84>)
 8001c4a:	f000 ff11 	bl	8002a70 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001c4e:	bf00      	nop
 8001c50:	3728      	adds	r7, #40	@ 0x28
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	40012000 	.word	0x40012000
 8001c5c:	40023800 	.word	0x40023800
 8001c60:	40020000 	.word	0x40020000

08001c64 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b08a      	sub	sp, #40	@ 0x28
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c6c:	f107 0314 	add.w	r3, r7, #20
 8001c70:	2200      	movs	r2, #0
 8001c72:	601a      	str	r2, [r3, #0]
 8001c74:	605a      	str	r2, [r3, #4]
 8001c76:	609a      	str	r2, [r3, #8]
 8001c78:	60da      	str	r2, [r3, #12]
 8001c7a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a19      	ldr	r2, [pc, #100]	@ (8001ce8 <HAL_UART_MspInit+0x84>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d12b      	bne.n	8001cde <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART6_MspInit 0 */

    /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8001c86:	2300      	movs	r3, #0
 8001c88:	613b      	str	r3, [r7, #16]
 8001c8a:	4b18      	ldr	r3, [pc, #96]	@ (8001cec <HAL_UART_MspInit+0x88>)
 8001c8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c8e:	4a17      	ldr	r2, [pc, #92]	@ (8001cec <HAL_UART_MspInit+0x88>)
 8001c90:	f043 0320 	orr.w	r3, r3, #32
 8001c94:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c96:	4b15      	ldr	r3, [pc, #84]	@ (8001cec <HAL_UART_MspInit+0x88>)
 8001c98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c9a:	f003 0320 	and.w	r3, r3, #32
 8001c9e:	613b      	str	r3, [r7, #16]
 8001ca0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	60fb      	str	r3, [r7, #12]
 8001ca6:	4b11      	ldr	r3, [pc, #68]	@ (8001cec <HAL_UART_MspInit+0x88>)
 8001ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001caa:	4a10      	ldr	r2, [pc, #64]	@ (8001cec <HAL_UART_MspInit+0x88>)
 8001cac:	f043 0304 	orr.w	r3, r3, #4
 8001cb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cb2:	4b0e      	ldr	r3, [pc, #56]	@ (8001cec <HAL_UART_MspInit+0x88>)
 8001cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb6:	f003 0304 	and.w	r3, r3, #4
 8001cba:	60fb      	str	r3, [r7, #12]
 8001cbc:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001cbe:	23c0      	movs	r3, #192	@ 0xc0
 8001cc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cc2:	2302      	movs	r3, #2
 8001cc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cca:	2303      	movs	r3, #3
 8001ccc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001cce:	2308      	movs	r3, #8
 8001cd0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cd2:	f107 0314 	add.w	r3, r7, #20
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	4805      	ldr	r0, [pc, #20]	@ (8001cf0 <HAL_UART_MspInit+0x8c>)
 8001cda:	f000 fec9 	bl	8002a70 <HAL_GPIO_Init>

    /* USER CODE END USART6_MspInit 1 */

  }

}
 8001cde:	bf00      	nop
 8001ce0:	3728      	adds	r7, #40	@ 0x28
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	40011400 	.word	0x40011400
 8001cec:	40023800 	.word	0x40023800
 8001cf0:	40020800 	.word	0x40020800

08001cf4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001cf8:	bf00      	nop
 8001cfa:	e7fd      	b.n	8001cf8 <NMI_Handler+0x4>

08001cfc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d00:	bf00      	nop
 8001d02:	e7fd      	b.n	8001d00 <HardFault_Handler+0x4>

08001d04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d08:	bf00      	nop
 8001d0a:	e7fd      	b.n	8001d08 <MemManage_Handler+0x4>

08001d0c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d10:	bf00      	nop
 8001d12:	e7fd      	b.n	8001d10 <BusFault_Handler+0x4>

08001d14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d18:	bf00      	nop
 8001d1a:	e7fd      	b.n	8001d18 <UsageFault_Handler+0x4>

08001d1c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d20:	bf00      	nop
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr

08001d2a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d2a:	b480      	push	{r7}
 8001d2c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d2e:	bf00      	nop
 8001d30:	46bd      	mov	sp, r7
 8001d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d36:	4770      	bx	lr

08001d38 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d3c:	bf00      	nop
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d44:	4770      	bx	lr

08001d46 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d46:	b580      	push	{r7, lr}
 8001d48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d4a:	f000 f957 	bl	8001ffc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d4e:	bf00      	nop
 8001d50:	bd80      	pop	{r7, pc}

08001d52 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d52:	b480      	push	{r7}
 8001d54:	af00      	add	r7, sp, #0
  return 1;
 8001d56:	2301      	movs	r3, #1
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr

08001d62 <_kill>:

int _kill(int pid, int sig)
{
 8001d62:	b580      	push	{r7, lr}
 8001d64:	b082      	sub	sp, #8
 8001d66:	af00      	add	r7, sp, #0
 8001d68:	6078      	str	r0, [r7, #4]
 8001d6a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d6c:	f003 f85e 	bl	8004e2c <__errno>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2216      	movs	r2, #22
 8001d74:	601a      	str	r2, [r3, #0]
  return -1;
 8001d76:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	3708      	adds	r7, #8
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}

08001d82 <_exit>:

void _exit (int status)
{
 8001d82:	b580      	push	{r7, lr}
 8001d84:	b082      	sub	sp, #8
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d8a:	f04f 31ff 	mov.w	r1, #4294967295
 8001d8e:	6878      	ldr	r0, [r7, #4]
 8001d90:	f7ff ffe7 	bl	8001d62 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d94:	bf00      	nop
 8001d96:	e7fd      	b.n	8001d94 <_exit+0x12>

08001d98 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b086      	sub	sp, #24
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	60f8      	str	r0, [r7, #12]
 8001da0:	60b9      	str	r1, [r7, #8]
 8001da2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001da4:	2300      	movs	r3, #0
 8001da6:	617b      	str	r3, [r7, #20]
 8001da8:	e00a      	b.n	8001dc0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001daa:	f3af 8000 	nop.w
 8001dae:	4601      	mov	r1, r0
 8001db0:	68bb      	ldr	r3, [r7, #8]
 8001db2:	1c5a      	adds	r2, r3, #1
 8001db4:	60ba      	str	r2, [r7, #8]
 8001db6:	b2ca      	uxtb	r2, r1
 8001db8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dba:	697b      	ldr	r3, [r7, #20]
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	617b      	str	r3, [r7, #20]
 8001dc0:	697a      	ldr	r2, [r7, #20]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	dbf0      	blt.n	8001daa <_read+0x12>
  }

  return len;
 8001dc8:	687b      	ldr	r3, [r7, #4]
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	3718      	adds	r7, #24
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}

08001dd2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001dd2:	b580      	push	{r7, lr}
 8001dd4:	b086      	sub	sp, #24
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	60f8      	str	r0, [r7, #12]
 8001dda:	60b9      	str	r1, [r7, #8]
 8001ddc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dde:	2300      	movs	r3, #0
 8001de0:	617b      	str	r3, [r7, #20]
 8001de2:	e009      	b.n	8001df8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001de4:	68bb      	ldr	r3, [r7, #8]
 8001de6:	1c5a      	adds	r2, r3, #1
 8001de8:	60ba      	str	r2, [r7, #8]
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	4618      	mov	r0, r3
 8001dee:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001df2:	697b      	ldr	r3, [r7, #20]
 8001df4:	3301      	adds	r3, #1
 8001df6:	617b      	str	r3, [r7, #20]
 8001df8:	697a      	ldr	r2, [r7, #20]
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	429a      	cmp	r2, r3
 8001dfe:	dbf1      	blt.n	8001de4 <_write+0x12>
  }
  return len;
 8001e00:	687b      	ldr	r3, [r7, #4]
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	3718      	adds	r7, #24
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}

08001e0a <_close>:

int _close(int file)
{
 8001e0a:	b480      	push	{r7}
 8001e0c:	b083      	sub	sp, #12
 8001e0e:	af00      	add	r7, sp, #0
 8001e10:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e12:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	370c      	adds	r7, #12
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr

08001e22 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e22:	b480      	push	{r7}
 8001e24:	b083      	sub	sp, #12
 8001e26:	af00      	add	r7, sp, #0
 8001e28:	6078      	str	r0, [r7, #4]
 8001e2a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e32:	605a      	str	r2, [r3, #4]
  return 0;
 8001e34:	2300      	movs	r3, #0
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	370c      	adds	r7, #12
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr

08001e42 <_isatty>:

int _isatty(int file)
{
 8001e42:	b480      	push	{r7}
 8001e44:	b083      	sub	sp, #12
 8001e46:	af00      	add	r7, sp, #0
 8001e48:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e4a:	2301      	movs	r3, #1
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	370c      	adds	r7, #12
 8001e50:	46bd      	mov	sp, r7
 8001e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e56:	4770      	bx	lr

08001e58 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b085      	sub	sp, #20
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	60f8      	str	r0, [r7, #12]
 8001e60:	60b9      	str	r1, [r7, #8]
 8001e62:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e64:	2300      	movs	r3, #0
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	3714      	adds	r7, #20
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr
	...

08001e74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b086      	sub	sp, #24
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e7c:	4a14      	ldr	r2, [pc, #80]	@ (8001ed0 <_sbrk+0x5c>)
 8001e7e:	4b15      	ldr	r3, [pc, #84]	@ (8001ed4 <_sbrk+0x60>)
 8001e80:	1ad3      	subs	r3, r2, r3
 8001e82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e88:	4b13      	ldr	r3, [pc, #76]	@ (8001ed8 <_sbrk+0x64>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d102      	bne.n	8001e96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e90:	4b11      	ldr	r3, [pc, #68]	@ (8001ed8 <_sbrk+0x64>)
 8001e92:	4a12      	ldr	r2, [pc, #72]	@ (8001edc <_sbrk+0x68>)
 8001e94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e96:	4b10      	ldr	r3, [pc, #64]	@ (8001ed8 <_sbrk+0x64>)
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	4413      	add	r3, r2
 8001e9e:	693a      	ldr	r2, [r7, #16]
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	d207      	bcs.n	8001eb4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ea4:	f002 ffc2 	bl	8004e2c <__errno>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	220c      	movs	r2, #12
 8001eac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001eae:	f04f 33ff 	mov.w	r3, #4294967295
 8001eb2:	e009      	b.n	8001ec8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001eb4:	4b08      	ldr	r3, [pc, #32]	@ (8001ed8 <_sbrk+0x64>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001eba:	4b07      	ldr	r3, [pc, #28]	@ (8001ed8 <_sbrk+0x64>)
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	4413      	add	r3, r2
 8001ec2:	4a05      	ldr	r2, [pc, #20]	@ (8001ed8 <_sbrk+0x64>)
 8001ec4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	3718      	adds	r7, #24
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}
 8001ed0:	20020000 	.word	0x20020000
 8001ed4:	00000400 	.word	0x00000400
 8001ed8:	200006b8 	.word	0x200006b8
 8001edc:	20000810 	.word	0x20000810

08001ee0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ee4:	4b06      	ldr	r3, [pc, #24]	@ (8001f00 <SystemInit+0x20>)
 8001ee6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001eea:	4a05      	ldr	r2, [pc, #20]	@ (8001f00 <SystemInit+0x20>)
 8001eec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ef0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ef4:	bf00      	nop
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
 8001efe:	bf00      	nop
 8001f00:	e000ed00 	.word	0xe000ed00

08001f04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001f04:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f3c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001f08:	f7ff ffea 	bl	8001ee0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f0c:	480c      	ldr	r0, [pc, #48]	@ (8001f40 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001f0e:	490d      	ldr	r1, [pc, #52]	@ (8001f44 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001f10:	4a0d      	ldr	r2, [pc, #52]	@ (8001f48 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001f12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f14:	e002      	b.n	8001f1c <LoopCopyDataInit>

08001f16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f1a:	3304      	adds	r3, #4

08001f1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f20:	d3f9      	bcc.n	8001f16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f22:	4a0a      	ldr	r2, [pc, #40]	@ (8001f4c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001f24:	4c0a      	ldr	r4, [pc, #40]	@ (8001f50 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001f26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f28:	e001      	b.n	8001f2e <LoopFillZerobss>

08001f2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f2c:	3204      	adds	r2, #4

08001f2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f30:	d3fb      	bcc.n	8001f2a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001f32:	f002 ff81 	bl	8004e38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f36:	f7ff fc4f 	bl	80017d8 <main>
  bx  lr    
 8001f3a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001f3c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f44:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001f48:	08007d6c 	.word	0x08007d6c
  ldr r2, =_sbss
 8001f4c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001f50:	2000080c 	.word	0x2000080c

08001f54 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f54:	e7fe      	b.n	8001f54 <ADC_IRQHandler>
	...

08001f58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f5c:	4b0e      	ldr	r3, [pc, #56]	@ (8001f98 <HAL_Init+0x40>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a0d      	ldr	r2, [pc, #52]	@ (8001f98 <HAL_Init+0x40>)
 8001f62:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f66:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f68:	4b0b      	ldr	r3, [pc, #44]	@ (8001f98 <HAL_Init+0x40>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a0a      	ldr	r2, [pc, #40]	@ (8001f98 <HAL_Init+0x40>)
 8001f6e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001f72:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f74:	4b08      	ldr	r3, [pc, #32]	@ (8001f98 <HAL_Init+0x40>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a07      	ldr	r2, [pc, #28]	@ (8001f98 <HAL_Init+0x40>)
 8001f7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f7e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f80:	2003      	movs	r0, #3
 8001f82:	f000 fd41 	bl	8002a08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f86:	200f      	movs	r0, #15
 8001f88:	f000 f808 	bl	8001f9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f8c:	f7ff fdfe 	bl	8001b8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f90:	2300      	movs	r3, #0
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	40023c00 	.word	0x40023c00

08001f9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001fa4:	4b12      	ldr	r3, [pc, #72]	@ (8001ff0 <HAL_InitTick+0x54>)
 8001fa6:	681a      	ldr	r2, [r3, #0]
 8001fa8:	4b12      	ldr	r3, [pc, #72]	@ (8001ff4 <HAL_InitTick+0x58>)
 8001faa:	781b      	ldrb	r3, [r3, #0]
 8001fac:	4619      	mov	r1, r3
 8001fae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001fb2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001fb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f000 fd4b 	bl	8002a56 <HAL_SYSTICK_Config>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d001      	beq.n	8001fca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	e00e      	b.n	8001fe8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2b0f      	cmp	r3, #15
 8001fce:	d80a      	bhi.n	8001fe6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	6879      	ldr	r1, [r7, #4]
 8001fd4:	f04f 30ff 	mov.w	r0, #4294967295
 8001fd8:	f000 fd21 	bl	8002a1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001fdc:	4a06      	ldr	r2, [pc, #24]	@ (8001ff8 <HAL_InitTick+0x5c>)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	e000      	b.n	8001fe8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001fe6:	2301      	movs	r3, #1
}
 8001fe8:	4618      	mov	r0, r3
 8001fea:	3708      	adds	r7, #8
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	20000000 	.word	0x20000000
 8001ff4:	20000008 	.word	0x20000008
 8001ff8:	20000004 	.word	0x20000004

08001ffc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002000:	4b06      	ldr	r3, [pc, #24]	@ (800201c <HAL_IncTick+0x20>)
 8002002:	781b      	ldrb	r3, [r3, #0]
 8002004:	461a      	mov	r2, r3
 8002006:	4b06      	ldr	r3, [pc, #24]	@ (8002020 <HAL_IncTick+0x24>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4413      	add	r3, r2
 800200c:	4a04      	ldr	r2, [pc, #16]	@ (8002020 <HAL_IncTick+0x24>)
 800200e:	6013      	str	r3, [r2, #0]
}
 8002010:	bf00      	nop
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr
 800201a:	bf00      	nop
 800201c:	20000008 	.word	0x20000008
 8002020:	200006bc 	.word	0x200006bc

08002024 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002024:	b480      	push	{r7}
 8002026:	af00      	add	r7, sp, #0
  return uwTick;
 8002028:	4b03      	ldr	r3, [pc, #12]	@ (8002038 <HAL_GetTick+0x14>)
 800202a:	681b      	ldr	r3, [r3, #0]
}
 800202c:	4618      	mov	r0, r3
 800202e:	46bd      	mov	sp, r7
 8002030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002034:	4770      	bx	lr
 8002036:	bf00      	nop
 8002038:	200006bc 	.word	0x200006bc

0800203c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b084      	sub	sp, #16
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002044:	f7ff ffee 	bl	8002024 <HAL_GetTick>
 8002048:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002054:	d005      	beq.n	8002062 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002056:	4b0a      	ldr	r3, [pc, #40]	@ (8002080 <HAL_Delay+0x44>)
 8002058:	781b      	ldrb	r3, [r3, #0]
 800205a:	461a      	mov	r2, r3
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	4413      	add	r3, r2
 8002060:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002062:	bf00      	nop
 8002064:	f7ff ffde 	bl	8002024 <HAL_GetTick>
 8002068:	4602      	mov	r2, r0
 800206a:	68bb      	ldr	r3, [r7, #8]
 800206c:	1ad3      	subs	r3, r2, r3
 800206e:	68fa      	ldr	r2, [r7, #12]
 8002070:	429a      	cmp	r2, r3
 8002072:	d8f7      	bhi.n	8002064 <HAL_Delay+0x28>
  {
  }
}
 8002074:	bf00      	nop
 8002076:	bf00      	nop
 8002078:	3710      	adds	r7, #16
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	20000008 	.word	0x20000008

08002084 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b084      	sub	sp, #16
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800208c:	2300      	movs	r3, #0
 800208e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d101      	bne.n	800209a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002096:	2301      	movs	r3, #1
 8002098:	e033      	b.n	8002102 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d109      	bne.n	80020b6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80020a2:	6878      	ldr	r0, [r7, #4]
 80020a4:	f7ff fd9a 	bl	8001bdc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2200      	movs	r2, #0
 80020ac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2200      	movs	r2, #0
 80020b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ba:	f003 0310 	and.w	r3, r3, #16
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d118      	bne.n	80020f4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020c6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80020ca:	f023 0302 	bic.w	r3, r3, #2
 80020ce:	f043 0202 	orr.w	r2, r3, #2
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80020d6:	6878      	ldr	r0, [r7, #4]
 80020d8:	f000 fae8 	bl	80026ac <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2200      	movs	r2, #0
 80020e0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020e6:	f023 0303 	bic.w	r3, r3, #3
 80020ea:	f043 0201 	orr.w	r2, r3, #1
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	641a      	str	r2, [r3, #64]	@ 0x40
 80020f2:	e001      	b.n	80020f8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80020f4:	2301      	movs	r3, #1
 80020f6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2200      	movs	r2, #0
 80020fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002100:	7bfb      	ldrb	r3, [r7, #15]
}
 8002102:	4618      	mov	r0, r3
 8002104:	3710      	adds	r7, #16
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}
	...

0800210c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800210c:	b480      	push	{r7}
 800210e:	b085      	sub	sp, #20
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002114:	2300      	movs	r3, #0
 8002116:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800211e:	2b01      	cmp	r3, #1
 8002120:	d101      	bne.n	8002126 <HAL_ADC_Start+0x1a>
 8002122:	2302      	movs	r3, #2
 8002124:	e0b2      	b.n	800228c <HAL_ADC_Start+0x180>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2201      	movs	r2, #1
 800212a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	f003 0301 	and.w	r3, r3, #1
 8002138:	2b01      	cmp	r3, #1
 800213a:	d018      	beq.n	800216e <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	689a      	ldr	r2, [r3, #8]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f042 0201 	orr.w	r2, r2, #1
 800214a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800214c:	4b52      	ldr	r3, [pc, #328]	@ (8002298 <HAL_ADC_Start+0x18c>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a52      	ldr	r2, [pc, #328]	@ (800229c <HAL_ADC_Start+0x190>)
 8002152:	fba2 2303 	umull	r2, r3, r2, r3
 8002156:	0c9a      	lsrs	r2, r3, #18
 8002158:	4613      	mov	r3, r2
 800215a:	005b      	lsls	r3, r3, #1
 800215c:	4413      	add	r3, r2
 800215e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002160:	e002      	b.n	8002168 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002162:	68bb      	ldr	r3, [r7, #8]
 8002164:	3b01      	subs	r3, #1
 8002166:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002168:	68bb      	ldr	r3, [r7, #8]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d1f9      	bne.n	8002162 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	689b      	ldr	r3, [r3, #8]
 8002174:	f003 0301 	and.w	r3, r3, #1
 8002178:	2b01      	cmp	r3, #1
 800217a:	d17a      	bne.n	8002272 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002180:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002184:	f023 0301 	bic.w	r3, r3, #1
 8002188:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800219a:	2b00      	cmp	r3, #0
 800219c:	d007      	beq.n	80021ae <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021a2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80021a6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80021ba:	d106      	bne.n	80021ca <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021c0:	f023 0206 	bic.w	r2, r3, #6
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	645a      	str	r2, [r3, #68]	@ 0x44
 80021c8:	e002      	b.n	80021d0 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2200      	movs	r2, #0
 80021ce:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2200      	movs	r2, #0
 80021d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021d8:	4b31      	ldr	r3, [pc, #196]	@ (80022a0 <HAL_ADC_Start+0x194>)
 80021da:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80021e4:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	f003 031f 	and.w	r3, r3, #31
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d12a      	bne.n	8002248 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4a2b      	ldr	r2, [pc, #172]	@ (80022a4 <HAL_ADC_Start+0x198>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d015      	beq.n	8002228 <HAL_ADC_Start+0x11c>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a29      	ldr	r2, [pc, #164]	@ (80022a8 <HAL_ADC_Start+0x19c>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d105      	bne.n	8002212 <HAL_ADC_Start+0x106>
 8002206:	4b26      	ldr	r3, [pc, #152]	@ (80022a0 <HAL_ADC_Start+0x194>)
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	f003 031f 	and.w	r3, r3, #31
 800220e:	2b00      	cmp	r3, #0
 8002210:	d00a      	beq.n	8002228 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a25      	ldr	r2, [pc, #148]	@ (80022ac <HAL_ADC_Start+0x1a0>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d136      	bne.n	800228a <HAL_ADC_Start+0x17e>
 800221c:	4b20      	ldr	r3, [pc, #128]	@ (80022a0 <HAL_ADC_Start+0x194>)
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	f003 0310 	and.w	r3, r3, #16
 8002224:	2b00      	cmp	r3, #0
 8002226:	d130      	bne.n	800228a <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	689b      	ldr	r3, [r3, #8]
 800222e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002232:	2b00      	cmp	r3, #0
 8002234:	d129      	bne.n	800228a <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	689a      	ldr	r2, [r3, #8]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002244:	609a      	str	r2, [r3, #8]
 8002246:	e020      	b.n	800228a <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a15      	ldr	r2, [pc, #84]	@ (80022a4 <HAL_ADC_Start+0x198>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d11b      	bne.n	800228a <HAL_ADC_Start+0x17e>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800225c:	2b00      	cmp	r3, #0
 800225e:	d114      	bne.n	800228a <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	689a      	ldr	r2, [r3, #8]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800226e:	609a      	str	r2, [r3, #8]
 8002270:	e00b      	b.n	800228a <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002276:	f043 0210 	orr.w	r2, r3, #16
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002282:	f043 0201 	orr.w	r2, r3, #1
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800228a:	2300      	movs	r3, #0
}
 800228c:	4618      	mov	r0, r3
 800228e:	3714      	adds	r7, #20
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr
 8002298:	20000000 	.word	0x20000000
 800229c:	431bde83 	.word	0x431bde83
 80022a0:	40012300 	.word	0x40012300
 80022a4:	40012000 	.word	0x40012000
 80022a8:	40012100 	.word	0x40012100
 80022ac:	40012200 	.word	0x40012200

080022b0 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b083      	sub	sp, #12
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80022be:	2b01      	cmp	r3, #1
 80022c0:	d101      	bne.n	80022c6 <HAL_ADC_Stop+0x16>
 80022c2:	2302      	movs	r3, #2
 80022c4:	e021      	b.n	800230a <HAL_ADC_Stop+0x5a>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2201      	movs	r2, #1
 80022ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	689a      	ldr	r2, [r3, #8]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f022 0201 	bic.w	r2, r2, #1
 80022dc:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	689b      	ldr	r3, [r3, #8]
 80022e4:	f003 0301 	and.w	r3, r3, #1
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d109      	bne.n	8002300 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80022f4:	f023 0301 	bic.w	r3, r3, #1
 80022f8:	f043 0201 	orr.w	r2, r3, #1
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2200      	movs	r2, #0
 8002304:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002308:	2300      	movs	r3, #0
}
 800230a:	4618      	mov	r0, r3
 800230c:	370c      	adds	r7, #12
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr

08002316 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002316:	b580      	push	{r7, lr}
 8002318:	b084      	sub	sp, #16
 800231a:	af00      	add	r7, sp, #0
 800231c:	6078      	str	r0, [r7, #4]
 800231e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002320:	2300      	movs	r3, #0
 8002322:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	689b      	ldr	r3, [r3, #8]
 800232a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800232e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002332:	d113      	bne.n	800235c <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	689b      	ldr	r3, [r3, #8]
 800233a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800233e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002342:	d10b      	bne.n	800235c <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002348:	f043 0220 	orr.w	r2, r3, #32
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2200      	movs	r2, #0
 8002354:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002358:	2301      	movs	r3, #1
 800235a:	e063      	b.n	8002424 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 800235c:	f7ff fe62 	bl	8002024 <HAL_GetTick>
 8002360:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002362:	e021      	b.n	80023a8 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	f1b3 3fff 	cmp.w	r3, #4294967295
 800236a:	d01d      	beq.n	80023a8 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d007      	beq.n	8002382 <HAL_ADC_PollForConversion+0x6c>
 8002372:	f7ff fe57 	bl	8002024 <HAL_GetTick>
 8002376:	4602      	mov	r2, r0
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	1ad3      	subs	r3, r2, r3
 800237c:	683a      	ldr	r2, [r7, #0]
 800237e:	429a      	cmp	r2, r3
 8002380:	d212      	bcs.n	80023a8 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f003 0302 	and.w	r3, r3, #2
 800238c:	2b02      	cmp	r3, #2
 800238e:	d00b      	beq.n	80023a8 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002394:	f043 0204 	orr.w	r2, r3, #4
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2200      	movs	r2, #0
 80023a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80023a4:	2303      	movs	r3, #3
 80023a6:	e03d      	b.n	8002424 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f003 0302 	and.w	r3, r3, #2
 80023b2:	2b02      	cmp	r3, #2
 80023b4:	d1d6      	bne.n	8002364 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f06f 0212 	mvn.w	r2, #18
 80023be:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	689b      	ldr	r3, [r3, #8]
 80023d2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d123      	bne.n	8002422 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d11f      	bne.n	8002422 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023e8:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d006      	beq.n	80023fe <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d111      	bne.n	8002422 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002402:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800240e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002412:	2b00      	cmp	r3, #0
 8002414:	d105      	bne.n	8002422 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800241a:	f043 0201 	orr.w	r2, r3, #1
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002422:	2300      	movs	r3, #0
}
 8002424:	4618      	mov	r0, r3
 8002426:	3710      	adds	r7, #16
 8002428:	46bd      	mov	sp, r7
 800242a:	bd80      	pop	{r7, pc}

0800242c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800242c:	b480      	push	{r7}
 800242e:	b083      	sub	sp, #12
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800243a:	4618      	mov	r0, r3
 800243c:	370c      	adds	r7, #12
 800243e:	46bd      	mov	sp, r7
 8002440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002444:	4770      	bx	lr
	...

08002448 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002448:	b480      	push	{r7}
 800244a:	b085      	sub	sp, #20
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
 8002450:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002452:	2300      	movs	r3, #0
 8002454:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800245c:	2b01      	cmp	r3, #1
 800245e:	d101      	bne.n	8002464 <HAL_ADC_ConfigChannel+0x1c>
 8002460:	2302      	movs	r3, #2
 8002462:	e113      	b.n	800268c <HAL_ADC_ConfigChannel+0x244>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2201      	movs	r2, #1
 8002468:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	2b09      	cmp	r3, #9
 8002472:	d925      	bls.n	80024c0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	68d9      	ldr	r1, [r3, #12]
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	b29b      	uxth	r3, r3
 8002480:	461a      	mov	r2, r3
 8002482:	4613      	mov	r3, r2
 8002484:	005b      	lsls	r3, r3, #1
 8002486:	4413      	add	r3, r2
 8002488:	3b1e      	subs	r3, #30
 800248a:	2207      	movs	r2, #7
 800248c:	fa02 f303 	lsl.w	r3, r2, r3
 8002490:	43da      	mvns	r2, r3
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	400a      	ands	r2, r1
 8002498:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	68d9      	ldr	r1, [r3, #12]
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	689a      	ldr	r2, [r3, #8]
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	b29b      	uxth	r3, r3
 80024aa:	4618      	mov	r0, r3
 80024ac:	4603      	mov	r3, r0
 80024ae:	005b      	lsls	r3, r3, #1
 80024b0:	4403      	add	r3, r0
 80024b2:	3b1e      	subs	r3, #30
 80024b4:	409a      	lsls	r2, r3
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	430a      	orrs	r2, r1
 80024bc:	60da      	str	r2, [r3, #12]
 80024be:	e022      	b.n	8002506 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	6919      	ldr	r1, [r3, #16]
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	b29b      	uxth	r3, r3
 80024cc:	461a      	mov	r2, r3
 80024ce:	4613      	mov	r3, r2
 80024d0:	005b      	lsls	r3, r3, #1
 80024d2:	4413      	add	r3, r2
 80024d4:	2207      	movs	r2, #7
 80024d6:	fa02 f303 	lsl.w	r3, r2, r3
 80024da:	43da      	mvns	r2, r3
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	400a      	ands	r2, r1
 80024e2:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	6919      	ldr	r1, [r3, #16]
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	689a      	ldr	r2, [r3, #8]
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	b29b      	uxth	r3, r3
 80024f4:	4618      	mov	r0, r3
 80024f6:	4603      	mov	r3, r0
 80024f8:	005b      	lsls	r3, r3, #1
 80024fa:	4403      	add	r3, r0
 80024fc:	409a      	lsls	r2, r3
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	430a      	orrs	r2, r1
 8002504:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	2b06      	cmp	r3, #6
 800250c:	d824      	bhi.n	8002558 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	685a      	ldr	r2, [r3, #4]
 8002518:	4613      	mov	r3, r2
 800251a:	009b      	lsls	r3, r3, #2
 800251c:	4413      	add	r3, r2
 800251e:	3b05      	subs	r3, #5
 8002520:	221f      	movs	r2, #31
 8002522:	fa02 f303 	lsl.w	r3, r2, r3
 8002526:	43da      	mvns	r2, r3
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	400a      	ands	r2, r1
 800252e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	b29b      	uxth	r3, r3
 800253c:	4618      	mov	r0, r3
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	685a      	ldr	r2, [r3, #4]
 8002542:	4613      	mov	r3, r2
 8002544:	009b      	lsls	r3, r3, #2
 8002546:	4413      	add	r3, r2
 8002548:	3b05      	subs	r3, #5
 800254a:	fa00 f203 	lsl.w	r2, r0, r3
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	430a      	orrs	r2, r1
 8002554:	635a      	str	r2, [r3, #52]	@ 0x34
 8002556:	e04c      	b.n	80025f2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	2b0c      	cmp	r3, #12
 800255e:	d824      	bhi.n	80025aa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	685a      	ldr	r2, [r3, #4]
 800256a:	4613      	mov	r3, r2
 800256c:	009b      	lsls	r3, r3, #2
 800256e:	4413      	add	r3, r2
 8002570:	3b23      	subs	r3, #35	@ 0x23
 8002572:	221f      	movs	r2, #31
 8002574:	fa02 f303 	lsl.w	r3, r2, r3
 8002578:	43da      	mvns	r2, r3
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	400a      	ands	r2, r1
 8002580:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	b29b      	uxth	r3, r3
 800258e:	4618      	mov	r0, r3
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	685a      	ldr	r2, [r3, #4]
 8002594:	4613      	mov	r3, r2
 8002596:	009b      	lsls	r3, r3, #2
 8002598:	4413      	add	r3, r2
 800259a:	3b23      	subs	r3, #35	@ 0x23
 800259c:	fa00 f203 	lsl.w	r2, r0, r3
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	430a      	orrs	r2, r1
 80025a6:	631a      	str	r2, [r3, #48]	@ 0x30
 80025a8:	e023      	b.n	80025f2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	685a      	ldr	r2, [r3, #4]
 80025b4:	4613      	mov	r3, r2
 80025b6:	009b      	lsls	r3, r3, #2
 80025b8:	4413      	add	r3, r2
 80025ba:	3b41      	subs	r3, #65	@ 0x41
 80025bc:	221f      	movs	r2, #31
 80025be:	fa02 f303 	lsl.w	r3, r2, r3
 80025c2:	43da      	mvns	r2, r3
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	400a      	ands	r2, r1
 80025ca:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	b29b      	uxth	r3, r3
 80025d8:	4618      	mov	r0, r3
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	685a      	ldr	r2, [r3, #4]
 80025de:	4613      	mov	r3, r2
 80025e0:	009b      	lsls	r3, r3, #2
 80025e2:	4413      	add	r3, r2
 80025e4:	3b41      	subs	r3, #65	@ 0x41
 80025e6:	fa00 f203 	lsl.w	r2, r0, r3
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	430a      	orrs	r2, r1
 80025f0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80025f2:	4b29      	ldr	r3, [pc, #164]	@ (8002698 <HAL_ADC_ConfigChannel+0x250>)
 80025f4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a28      	ldr	r2, [pc, #160]	@ (800269c <HAL_ADC_ConfigChannel+0x254>)
 80025fc:	4293      	cmp	r3, r2
 80025fe:	d10f      	bne.n	8002620 <HAL_ADC_ConfigChannel+0x1d8>
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	2b12      	cmp	r3, #18
 8002606:	d10b      	bne.n	8002620 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a1d      	ldr	r2, [pc, #116]	@ (800269c <HAL_ADC_ConfigChannel+0x254>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d12b      	bne.n	8002682 <HAL_ADC_ConfigChannel+0x23a>
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a1c      	ldr	r2, [pc, #112]	@ (80026a0 <HAL_ADC_ConfigChannel+0x258>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d003      	beq.n	800263c <HAL_ADC_ConfigChannel+0x1f4>
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	2b11      	cmp	r3, #17
 800263a:	d122      	bne.n	8002682 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a11      	ldr	r2, [pc, #68]	@ (80026a0 <HAL_ADC_ConfigChannel+0x258>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d111      	bne.n	8002682 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800265e:	4b11      	ldr	r3, [pc, #68]	@ (80026a4 <HAL_ADC_ConfigChannel+0x25c>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a11      	ldr	r2, [pc, #68]	@ (80026a8 <HAL_ADC_ConfigChannel+0x260>)
 8002664:	fba2 2303 	umull	r2, r3, r2, r3
 8002668:	0c9a      	lsrs	r2, r3, #18
 800266a:	4613      	mov	r3, r2
 800266c:	009b      	lsls	r3, r3, #2
 800266e:	4413      	add	r3, r2
 8002670:	005b      	lsls	r3, r3, #1
 8002672:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002674:	e002      	b.n	800267c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002676:	68bb      	ldr	r3, [r7, #8]
 8002678:	3b01      	subs	r3, #1
 800267a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d1f9      	bne.n	8002676 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2200      	movs	r2, #0
 8002686:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800268a:	2300      	movs	r3, #0
}
 800268c:	4618      	mov	r0, r3
 800268e:	3714      	adds	r7, #20
 8002690:	46bd      	mov	sp, r7
 8002692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002696:	4770      	bx	lr
 8002698:	40012300 	.word	0x40012300
 800269c:	40012000 	.word	0x40012000
 80026a0:	10000012 	.word	0x10000012
 80026a4:	20000000 	.word	0x20000000
 80026a8:	431bde83 	.word	0x431bde83

080026ac <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b085      	sub	sp, #20
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80026b4:	4b79      	ldr	r3, [pc, #484]	@ (800289c <ADC_Init+0x1f0>)
 80026b6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	685a      	ldr	r2, [r3, #4]
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	431a      	orrs	r2, r3
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	685a      	ldr	r2, [r3, #4]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80026e0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	6859      	ldr	r1, [r3, #4]
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	691b      	ldr	r3, [r3, #16]
 80026ec:	021a      	lsls	r2, r3, #8
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	430a      	orrs	r2, r1
 80026f4:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	685a      	ldr	r2, [r3, #4]
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002704:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	6859      	ldr	r1, [r3, #4]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	689a      	ldr	r2, [r3, #8]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	430a      	orrs	r2, r1
 8002716:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	689a      	ldr	r2, [r3, #8]
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002726:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	6899      	ldr	r1, [r3, #8]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	68da      	ldr	r2, [r3, #12]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	430a      	orrs	r2, r1
 8002738:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800273e:	4a58      	ldr	r2, [pc, #352]	@ (80028a0 <ADC_Init+0x1f4>)
 8002740:	4293      	cmp	r3, r2
 8002742:	d022      	beq.n	800278a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	689a      	ldr	r2, [r3, #8]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002752:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	6899      	ldr	r1, [r3, #8]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	430a      	orrs	r2, r1
 8002764:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	689a      	ldr	r2, [r3, #8]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002774:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	6899      	ldr	r1, [r3, #8]
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	430a      	orrs	r2, r1
 8002786:	609a      	str	r2, [r3, #8]
 8002788:	e00f      	b.n	80027aa <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	689a      	ldr	r2, [r3, #8]
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002798:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	689a      	ldr	r2, [r3, #8]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80027a8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	689a      	ldr	r2, [r3, #8]
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f022 0202 	bic.w	r2, r2, #2
 80027b8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	6899      	ldr	r1, [r3, #8]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	7e1b      	ldrb	r3, [r3, #24]
 80027c4:	005a      	lsls	r2, r3, #1
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	430a      	orrs	r2, r1
 80027cc:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d01b      	beq.n	8002810 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	685a      	ldr	r2, [r3, #4]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80027e6:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	685a      	ldr	r2, [r3, #4]
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80027f6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	6859      	ldr	r1, [r3, #4]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002802:	3b01      	subs	r3, #1
 8002804:	035a      	lsls	r2, r3, #13
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	430a      	orrs	r2, r1
 800280c:	605a      	str	r2, [r3, #4]
 800280e:	e007      	b.n	8002820 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	685a      	ldr	r2, [r3, #4]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800281e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800282e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	69db      	ldr	r3, [r3, #28]
 800283a:	3b01      	subs	r3, #1
 800283c:	051a      	lsls	r2, r3, #20
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	430a      	orrs	r2, r1
 8002844:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	689a      	ldr	r2, [r3, #8]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002854:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	6899      	ldr	r1, [r3, #8]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002862:	025a      	lsls	r2, r3, #9
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	430a      	orrs	r2, r1
 800286a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	689a      	ldr	r2, [r3, #8]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800287a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	6899      	ldr	r1, [r3, #8]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	695b      	ldr	r3, [r3, #20]
 8002886:	029a      	lsls	r2, r3, #10
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	430a      	orrs	r2, r1
 800288e:	609a      	str	r2, [r3, #8]
}
 8002890:	bf00      	nop
 8002892:	3714      	adds	r7, #20
 8002894:	46bd      	mov	sp, r7
 8002896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289a:	4770      	bx	lr
 800289c:	40012300 	.word	0x40012300
 80028a0:	0f000001 	.word	0x0f000001

080028a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b085      	sub	sp, #20
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	f003 0307 	and.w	r3, r3, #7
 80028b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028b4:	4b0c      	ldr	r3, [pc, #48]	@ (80028e8 <__NVIC_SetPriorityGrouping+0x44>)
 80028b6:	68db      	ldr	r3, [r3, #12]
 80028b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028ba:	68ba      	ldr	r2, [r7, #8]
 80028bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80028c0:	4013      	ands	r3, r2
 80028c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80028d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028d6:	4a04      	ldr	r2, [pc, #16]	@ (80028e8 <__NVIC_SetPriorityGrouping+0x44>)
 80028d8:	68bb      	ldr	r3, [r7, #8]
 80028da:	60d3      	str	r3, [r2, #12]
}
 80028dc:	bf00      	nop
 80028de:	3714      	adds	r7, #20
 80028e0:	46bd      	mov	sp, r7
 80028e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e6:	4770      	bx	lr
 80028e8:	e000ed00 	.word	0xe000ed00

080028ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028ec:	b480      	push	{r7}
 80028ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028f0:	4b04      	ldr	r3, [pc, #16]	@ (8002904 <__NVIC_GetPriorityGrouping+0x18>)
 80028f2:	68db      	ldr	r3, [r3, #12]
 80028f4:	0a1b      	lsrs	r3, r3, #8
 80028f6:	f003 0307 	and.w	r3, r3, #7
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	46bd      	mov	sp, r7
 80028fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002902:	4770      	bx	lr
 8002904:	e000ed00 	.word	0xe000ed00

08002908 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002908:	b480      	push	{r7}
 800290a:	b083      	sub	sp, #12
 800290c:	af00      	add	r7, sp, #0
 800290e:	4603      	mov	r3, r0
 8002910:	6039      	str	r1, [r7, #0]
 8002912:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002914:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002918:	2b00      	cmp	r3, #0
 800291a:	db0a      	blt.n	8002932 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	b2da      	uxtb	r2, r3
 8002920:	490c      	ldr	r1, [pc, #48]	@ (8002954 <__NVIC_SetPriority+0x4c>)
 8002922:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002926:	0112      	lsls	r2, r2, #4
 8002928:	b2d2      	uxtb	r2, r2
 800292a:	440b      	add	r3, r1
 800292c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002930:	e00a      	b.n	8002948 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	b2da      	uxtb	r2, r3
 8002936:	4908      	ldr	r1, [pc, #32]	@ (8002958 <__NVIC_SetPriority+0x50>)
 8002938:	79fb      	ldrb	r3, [r7, #7]
 800293a:	f003 030f 	and.w	r3, r3, #15
 800293e:	3b04      	subs	r3, #4
 8002940:	0112      	lsls	r2, r2, #4
 8002942:	b2d2      	uxtb	r2, r2
 8002944:	440b      	add	r3, r1
 8002946:	761a      	strb	r2, [r3, #24]
}
 8002948:	bf00      	nop
 800294a:	370c      	adds	r7, #12
 800294c:	46bd      	mov	sp, r7
 800294e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002952:	4770      	bx	lr
 8002954:	e000e100 	.word	0xe000e100
 8002958:	e000ed00 	.word	0xe000ed00

0800295c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800295c:	b480      	push	{r7}
 800295e:	b089      	sub	sp, #36	@ 0x24
 8002960:	af00      	add	r7, sp, #0
 8002962:	60f8      	str	r0, [r7, #12]
 8002964:	60b9      	str	r1, [r7, #8]
 8002966:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	f003 0307 	and.w	r3, r3, #7
 800296e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002970:	69fb      	ldr	r3, [r7, #28]
 8002972:	f1c3 0307 	rsb	r3, r3, #7
 8002976:	2b04      	cmp	r3, #4
 8002978:	bf28      	it	cs
 800297a:	2304      	movcs	r3, #4
 800297c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800297e:	69fb      	ldr	r3, [r7, #28]
 8002980:	3304      	adds	r3, #4
 8002982:	2b06      	cmp	r3, #6
 8002984:	d902      	bls.n	800298c <NVIC_EncodePriority+0x30>
 8002986:	69fb      	ldr	r3, [r7, #28]
 8002988:	3b03      	subs	r3, #3
 800298a:	e000      	b.n	800298e <NVIC_EncodePriority+0x32>
 800298c:	2300      	movs	r3, #0
 800298e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002990:	f04f 32ff 	mov.w	r2, #4294967295
 8002994:	69bb      	ldr	r3, [r7, #24]
 8002996:	fa02 f303 	lsl.w	r3, r2, r3
 800299a:	43da      	mvns	r2, r3
 800299c:	68bb      	ldr	r3, [r7, #8]
 800299e:	401a      	ands	r2, r3
 80029a0:	697b      	ldr	r3, [r7, #20]
 80029a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029a4:	f04f 31ff 	mov.w	r1, #4294967295
 80029a8:	697b      	ldr	r3, [r7, #20]
 80029aa:	fa01 f303 	lsl.w	r3, r1, r3
 80029ae:	43d9      	mvns	r1, r3
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029b4:	4313      	orrs	r3, r2
         );
}
 80029b6:	4618      	mov	r0, r3
 80029b8:	3724      	adds	r7, #36	@ 0x24
 80029ba:	46bd      	mov	sp, r7
 80029bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c0:	4770      	bx	lr
	...

080029c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b082      	sub	sp, #8
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	3b01      	subs	r3, #1
 80029d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80029d4:	d301      	bcc.n	80029da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029d6:	2301      	movs	r3, #1
 80029d8:	e00f      	b.n	80029fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029da:	4a0a      	ldr	r2, [pc, #40]	@ (8002a04 <SysTick_Config+0x40>)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	3b01      	subs	r3, #1
 80029e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029e2:	210f      	movs	r1, #15
 80029e4:	f04f 30ff 	mov.w	r0, #4294967295
 80029e8:	f7ff ff8e 	bl	8002908 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029ec:	4b05      	ldr	r3, [pc, #20]	@ (8002a04 <SysTick_Config+0x40>)
 80029ee:	2200      	movs	r2, #0
 80029f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029f2:	4b04      	ldr	r3, [pc, #16]	@ (8002a04 <SysTick_Config+0x40>)
 80029f4:	2207      	movs	r2, #7
 80029f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029f8:	2300      	movs	r3, #0
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	3708      	adds	r7, #8
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}
 8002a02:	bf00      	nop
 8002a04:	e000e010 	.word	0xe000e010

08002a08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b082      	sub	sp, #8
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a10:	6878      	ldr	r0, [r7, #4]
 8002a12:	f7ff ff47 	bl	80028a4 <__NVIC_SetPriorityGrouping>
}
 8002a16:	bf00      	nop
 8002a18:	3708      	adds	r7, #8
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}

08002a1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a1e:	b580      	push	{r7, lr}
 8002a20:	b086      	sub	sp, #24
 8002a22:	af00      	add	r7, sp, #0
 8002a24:	4603      	mov	r3, r0
 8002a26:	60b9      	str	r1, [r7, #8]
 8002a28:	607a      	str	r2, [r7, #4]
 8002a2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a30:	f7ff ff5c 	bl	80028ec <__NVIC_GetPriorityGrouping>
 8002a34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a36:	687a      	ldr	r2, [r7, #4]
 8002a38:	68b9      	ldr	r1, [r7, #8]
 8002a3a:	6978      	ldr	r0, [r7, #20]
 8002a3c:	f7ff ff8e 	bl	800295c <NVIC_EncodePriority>
 8002a40:	4602      	mov	r2, r0
 8002a42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a46:	4611      	mov	r1, r2
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f7ff ff5d 	bl	8002908 <__NVIC_SetPriority>
}
 8002a4e:	bf00      	nop
 8002a50:	3718      	adds	r7, #24
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}

08002a56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a56:	b580      	push	{r7, lr}
 8002a58:	b082      	sub	sp, #8
 8002a5a:	af00      	add	r7, sp, #0
 8002a5c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a5e:	6878      	ldr	r0, [r7, #4]
 8002a60:	f7ff ffb0 	bl	80029c4 <SysTick_Config>
 8002a64:	4603      	mov	r3, r0
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	3708      	adds	r7, #8
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}
	...

08002a70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b089      	sub	sp, #36	@ 0x24
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
 8002a78:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002a82:	2300      	movs	r3, #0
 8002a84:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a86:	2300      	movs	r3, #0
 8002a88:	61fb      	str	r3, [r7, #28]
 8002a8a:	e165      	b.n	8002d58 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	69fb      	ldr	r3, [r7, #28]
 8002a90:	fa02 f303 	lsl.w	r3, r2, r3
 8002a94:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	697a      	ldr	r2, [r7, #20]
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002aa0:	693a      	ldr	r2, [r7, #16]
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	429a      	cmp	r2, r3
 8002aa6:	f040 8154 	bne.w	8002d52 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	f003 0303 	and.w	r3, r3, #3
 8002ab2:	2b01      	cmp	r3, #1
 8002ab4:	d005      	beq.n	8002ac2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002abe:	2b02      	cmp	r3, #2
 8002ac0:	d130      	bne.n	8002b24 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	689b      	ldr	r3, [r3, #8]
 8002ac6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ac8:	69fb      	ldr	r3, [r7, #28]
 8002aca:	005b      	lsls	r3, r3, #1
 8002acc:	2203      	movs	r2, #3
 8002ace:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad2:	43db      	mvns	r3, r3
 8002ad4:	69ba      	ldr	r2, [r7, #24]
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	68da      	ldr	r2, [r3, #12]
 8002ade:	69fb      	ldr	r3, [r7, #28]
 8002ae0:	005b      	lsls	r3, r3, #1
 8002ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae6:	69ba      	ldr	r2, [r7, #24]
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	69ba      	ldr	r2, [r7, #24]
 8002af0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002af8:	2201      	movs	r2, #1
 8002afa:	69fb      	ldr	r3, [r7, #28]
 8002afc:	fa02 f303 	lsl.w	r3, r2, r3
 8002b00:	43db      	mvns	r3, r3
 8002b02:	69ba      	ldr	r2, [r7, #24]
 8002b04:	4013      	ands	r3, r2
 8002b06:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	091b      	lsrs	r3, r3, #4
 8002b0e:	f003 0201 	and.w	r2, r3, #1
 8002b12:	69fb      	ldr	r3, [r7, #28]
 8002b14:	fa02 f303 	lsl.w	r3, r2, r3
 8002b18:	69ba      	ldr	r2, [r7, #24]
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	69ba      	ldr	r2, [r7, #24]
 8002b22:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f003 0303 	and.w	r3, r3, #3
 8002b2c:	2b03      	cmp	r3, #3
 8002b2e:	d017      	beq.n	8002b60 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	68db      	ldr	r3, [r3, #12]
 8002b34:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b36:	69fb      	ldr	r3, [r7, #28]
 8002b38:	005b      	lsls	r3, r3, #1
 8002b3a:	2203      	movs	r2, #3
 8002b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b40:	43db      	mvns	r3, r3
 8002b42:	69ba      	ldr	r2, [r7, #24]
 8002b44:	4013      	ands	r3, r2
 8002b46:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	689a      	ldr	r2, [r3, #8]
 8002b4c:	69fb      	ldr	r3, [r7, #28]
 8002b4e:	005b      	lsls	r3, r3, #1
 8002b50:	fa02 f303 	lsl.w	r3, r2, r3
 8002b54:	69ba      	ldr	r2, [r7, #24]
 8002b56:	4313      	orrs	r3, r2
 8002b58:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	69ba      	ldr	r2, [r7, #24]
 8002b5e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	f003 0303 	and.w	r3, r3, #3
 8002b68:	2b02      	cmp	r3, #2
 8002b6a:	d123      	bne.n	8002bb4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b6c:	69fb      	ldr	r3, [r7, #28]
 8002b6e:	08da      	lsrs	r2, r3, #3
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	3208      	adds	r2, #8
 8002b74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b78:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b7a:	69fb      	ldr	r3, [r7, #28]
 8002b7c:	f003 0307 	and.w	r3, r3, #7
 8002b80:	009b      	lsls	r3, r3, #2
 8002b82:	220f      	movs	r2, #15
 8002b84:	fa02 f303 	lsl.w	r3, r2, r3
 8002b88:	43db      	mvns	r3, r3
 8002b8a:	69ba      	ldr	r2, [r7, #24]
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	691a      	ldr	r2, [r3, #16]
 8002b94:	69fb      	ldr	r3, [r7, #28]
 8002b96:	f003 0307 	and.w	r3, r3, #7
 8002b9a:	009b      	lsls	r3, r3, #2
 8002b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba0:	69ba      	ldr	r2, [r7, #24]
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002ba6:	69fb      	ldr	r3, [r7, #28]
 8002ba8:	08da      	lsrs	r2, r3, #3
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	3208      	adds	r2, #8
 8002bae:	69b9      	ldr	r1, [r7, #24]
 8002bb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002bba:	69fb      	ldr	r3, [r7, #28]
 8002bbc:	005b      	lsls	r3, r3, #1
 8002bbe:	2203      	movs	r2, #3
 8002bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc4:	43db      	mvns	r3, r3
 8002bc6:	69ba      	ldr	r2, [r7, #24]
 8002bc8:	4013      	ands	r3, r2
 8002bca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	f003 0203 	and.w	r2, r3, #3
 8002bd4:	69fb      	ldr	r3, [r7, #28]
 8002bd6:	005b      	lsls	r3, r3, #1
 8002bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bdc:	69ba      	ldr	r2, [r7, #24]
 8002bde:	4313      	orrs	r3, r2
 8002be0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	69ba      	ldr	r2, [r7, #24]
 8002be6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	f000 80ae 	beq.w	8002d52 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	60fb      	str	r3, [r7, #12]
 8002bfa:	4b5d      	ldr	r3, [pc, #372]	@ (8002d70 <HAL_GPIO_Init+0x300>)
 8002bfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bfe:	4a5c      	ldr	r2, [pc, #368]	@ (8002d70 <HAL_GPIO_Init+0x300>)
 8002c00:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c04:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c06:	4b5a      	ldr	r3, [pc, #360]	@ (8002d70 <HAL_GPIO_Init+0x300>)
 8002c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c0e:	60fb      	str	r3, [r7, #12]
 8002c10:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c12:	4a58      	ldr	r2, [pc, #352]	@ (8002d74 <HAL_GPIO_Init+0x304>)
 8002c14:	69fb      	ldr	r3, [r7, #28]
 8002c16:	089b      	lsrs	r3, r3, #2
 8002c18:	3302      	adds	r3, #2
 8002c1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c20:	69fb      	ldr	r3, [r7, #28]
 8002c22:	f003 0303 	and.w	r3, r3, #3
 8002c26:	009b      	lsls	r3, r3, #2
 8002c28:	220f      	movs	r2, #15
 8002c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c2e:	43db      	mvns	r3, r3
 8002c30:	69ba      	ldr	r2, [r7, #24]
 8002c32:	4013      	ands	r3, r2
 8002c34:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	4a4f      	ldr	r2, [pc, #316]	@ (8002d78 <HAL_GPIO_Init+0x308>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d025      	beq.n	8002c8a <HAL_GPIO_Init+0x21a>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	4a4e      	ldr	r2, [pc, #312]	@ (8002d7c <HAL_GPIO_Init+0x30c>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d01f      	beq.n	8002c86 <HAL_GPIO_Init+0x216>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	4a4d      	ldr	r2, [pc, #308]	@ (8002d80 <HAL_GPIO_Init+0x310>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d019      	beq.n	8002c82 <HAL_GPIO_Init+0x212>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	4a4c      	ldr	r2, [pc, #304]	@ (8002d84 <HAL_GPIO_Init+0x314>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d013      	beq.n	8002c7e <HAL_GPIO_Init+0x20e>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	4a4b      	ldr	r2, [pc, #300]	@ (8002d88 <HAL_GPIO_Init+0x318>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d00d      	beq.n	8002c7a <HAL_GPIO_Init+0x20a>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	4a4a      	ldr	r2, [pc, #296]	@ (8002d8c <HAL_GPIO_Init+0x31c>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d007      	beq.n	8002c76 <HAL_GPIO_Init+0x206>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	4a49      	ldr	r2, [pc, #292]	@ (8002d90 <HAL_GPIO_Init+0x320>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d101      	bne.n	8002c72 <HAL_GPIO_Init+0x202>
 8002c6e:	2306      	movs	r3, #6
 8002c70:	e00c      	b.n	8002c8c <HAL_GPIO_Init+0x21c>
 8002c72:	2307      	movs	r3, #7
 8002c74:	e00a      	b.n	8002c8c <HAL_GPIO_Init+0x21c>
 8002c76:	2305      	movs	r3, #5
 8002c78:	e008      	b.n	8002c8c <HAL_GPIO_Init+0x21c>
 8002c7a:	2304      	movs	r3, #4
 8002c7c:	e006      	b.n	8002c8c <HAL_GPIO_Init+0x21c>
 8002c7e:	2303      	movs	r3, #3
 8002c80:	e004      	b.n	8002c8c <HAL_GPIO_Init+0x21c>
 8002c82:	2302      	movs	r3, #2
 8002c84:	e002      	b.n	8002c8c <HAL_GPIO_Init+0x21c>
 8002c86:	2301      	movs	r3, #1
 8002c88:	e000      	b.n	8002c8c <HAL_GPIO_Init+0x21c>
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	69fa      	ldr	r2, [r7, #28]
 8002c8e:	f002 0203 	and.w	r2, r2, #3
 8002c92:	0092      	lsls	r2, r2, #2
 8002c94:	4093      	lsls	r3, r2
 8002c96:	69ba      	ldr	r2, [r7, #24]
 8002c98:	4313      	orrs	r3, r2
 8002c9a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c9c:	4935      	ldr	r1, [pc, #212]	@ (8002d74 <HAL_GPIO_Init+0x304>)
 8002c9e:	69fb      	ldr	r3, [r7, #28]
 8002ca0:	089b      	lsrs	r3, r3, #2
 8002ca2:	3302      	adds	r3, #2
 8002ca4:	69ba      	ldr	r2, [r7, #24]
 8002ca6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002caa:	4b3a      	ldr	r3, [pc, #232]	@ (8002d94 <HAL_GPIO_Init+0x324>)
 8002cac:	689b      	ldr	r3, [r3, #8]
 8002cae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cb0:	693b      	ldr	r3, [r7, #16]
 8002cb2:	43db      	mvns	r3, r3
 8002cb4:	69ba      	ldr	r2, [r7, #24]
 8002cb6:	4013      	ands	r3, r2
 8002cb8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d003      	beq.n	8002cce <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002cc6:	69ba      	ldr	r2, [r7, #24]
 8002cc8:	693b      	ldr	r3, [r7, #16]
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002cce:	4a31      	ldr	r2, [pc, #196]	@ (8002d94 <HAL_GPIO_Init+0x324>)
 8002cd0:	69bb      	ldr	r3, [r7, #24]
 8002cd2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002cd4:	4b2f      	ldr	r3, [pc, #188]	@ (8002d94 <HAL_GPIO_Init+0x324>)
 8002cd6:	68db      	ldr	r3, [r3, #12]
 8002cd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	43db      	mvns	r3, r3
 8002cde:	69ba      	ldr	r2, [r7, #24]
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d003      	beq.n	8002cf8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002cf0:	69ba      	ldr	r2, [r7, #24]
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	4313      	orrs	r3, r2
 8002cf6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002cf8:	4a26      	ldr	r2, [pc, #152]	@ (8002d94 <HAL_GPIO_Init+0x324>)
 8002cfa:	69bb      	ldr	r3, [r7, #24]
 8002cfc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002cfe:	4b25      	ldr	r3, [pc, #148]	@ (8002d94 <HAL_GPIO_Init+0x324>)
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	43db      	mvns	r3, r3
 8002d08:	69ba      	ldr	r2, [r7, #24]
 8002d0a:	4013      	ands	r3, r2
 8002d0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d003      	beq.n	8002d22 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002d1a:	69ba      	ldr	r2, [r7, #24]
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d22:	4a1c      	ldr	r2, [pc, #112]	@ (8002d94 <HAL_GPIO_Init+0x324>)
 8002d24:	69bb      	ldr	r3, [r7, #24]
 8002d26:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d28:	4b1a      	ldr	r3, [pc, #104]	@ (8002d94 <HAL_GPIO_Init+0x324>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	43db      	mvns	r3, r3
 8002d32:	69ba      	ldr	r2, [r7, #24]
 8002d34:	4013      	ands	r3, r2
 8002d36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d003      	beq.n	8002d4c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002d44:	69ba      	ldr	r2, [r7, #24]
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	4313      	orrs	r3, r2
 8002d4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d4c:	4a11      	ldr	r2, [pc, #68]	@ (8002d94 <HAL_GPIO_Init+0x324>)
 8002d4e:	69bb      	ldr	r3, [r7, #24]
 8002d50:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d52:	69fb      	ldr	r3, [r7, #28]
 8002d54:	3301      	adds	r3, #1
 8002d56:	61fb      	str	r3, [r7, #28]
 8002d58:	69fb      	ldr	r3, [r7, #28]
 8002d5a:	2b0f      	cmp	r3, #15
 8002d5c:	f67f ae96 	bls.w	8002a8c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002d60:	bf00      	nop
 8002d62:	bf00      	nop
 8002d64:	3724      	adds	r7, #36	@ 0x24
 8002d66:	46bd      	mov	sp, r7
 8002d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6c:	4770      	bx	lr
 8002d6e:	bf00      	nop
 8002d70:	40023800 	.word	0x40023800
 8002d74:	40013800 	.word	0x40013800
 8002d78:	40020000 	.word	0x40020000
 8002d7c:	40020400 	.word	0x40020400
 8002d80:	40020800 	.word	0x40020800
 8002d84:	40020c00 	.word	0x40020c00
 8002d88:	40021000 	.word	0x40021000
 8002d8c:	40021400 	.word	0x40021400
 8002d90:	40021800 	.word	0x40021800
 8002d94:	40013c00 	.word	0x40013c00

08002d98 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b085      	sub	sp, #20
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
 8002da0:	460b      	mov	r3, r1
 8002da2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	691a      	ldr	r2, [r3, #16]
 8002da8:	887b      	ldrh	r3, [r7, #2]
 8002daa:	4013      	ands	r3, r2
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d002      	beq.n	8002db6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002db0:	2301      	movs	r3, #1
 8002db2:	73fb      	strb	r3, [r7, #15]
 8002db4:	e001      	b.n	8002dba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002db6:	2300      	movs	r3, #0
 8002db8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002dba:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	3714      	adds	r7, #20
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc6:	4770      	bx	lr

08002dc8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b083      	sub	sp, #12
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
 8002dd0:	460b      	mov	r3, r1
 8002dd2:	807b      	strh	r3, [r7, #2]
 8002dd4:	4613      	mov	r3, r2
 8002dd6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002dd8:	787b      	ldrb	r3, [r7, #1]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d003      	beq.n	8002de6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002dde:	887a      	ldrh	r2, [r7, #2]
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002de4:	e003      	b.n	8002dee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002de6:	887b      	ldrh	r3, [r7, #2]
 8002de8:	041a      	lsls	r2, r3, #16
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	619a      	str	r2, [r3, #24]
}
 8002dee:	bf00      	nop
 8002df0:	370c      	adds	r7, #12
 8002df2:	46bd      	mov	sp, r7
 8002df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df8:	4770      	bx	lr
	...

08002dfc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b084      	sub	sp, #16
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
 8002e04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d101      	bne.n	8002e10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e0cc      	b.n	8002faa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e10:	4b68      	ldr	r3, [pc, #416]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1b8>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 030f 	and.w	r3, r3, #15
 8002e18:	683a      	ldr	r2, [r7, #0]
 8002e1a:	429a      	cmp	r2, r3
 8002e1c:	d90c      	bls.n	8002e38 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e1e:	4b65      	ldr	r3, [pc, #404]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1b8>)
 8002e20:	683a      	ldr	r2, [r7, #0]
 8002e22:	b2d2      	uxtb	r2, r2
 8002e24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e26:	4b63      	ldr	r3, [pc, #396]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1b8>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f003 030f 	and.w	r3, r3, #15
 8002e2e:	683a      	ldr	r2, [r7, #0]
 8002e30:	429a      	cmp	r2, r3
 8002e32:	d001      	beq.n	8002e38 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002e34:	2301      	movs	r3, #1
 8002e36:	e0b8      	b.n	8002faa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f003 0302 	and.w	r3, r3, #2
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d020      	beq.n	8002e86 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f003 0304 	and.w	r3, r3, #4
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d005      	beq.n	8002e5c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e50:	4b59      	ldr	r3, [pc, #356]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e52:	689b      	ldr	r3, [r3, #8]
 8002e54:	4a58      	ldr	r2, [pc, #352]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e56:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002e5a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f003 0308 	and.w	r3, r3, #8
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d005      	beq.n	8002e74 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002e68:	4b53      	ldr	r3, [pc, #332]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e6a:	689b      	ldr	r3, [r3, #8]
 8002e6c:	4a52      	ldr	r2, [pc, #328]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e6e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002e72:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e74:	4b50      	ldr	r3, [pc, #320]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e76:	689b      	ldr	r3, [r3, #8]
 8002e78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	689b      	ldr	r3, [r3, #8]
 8002e80:	494d      	ldr	r1, [pc, #308]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e82:	4313      	orrs	r3, r2
 8002e84:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f003 0301 	and.w	r3, r3, #1
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d044      	beq.n	8002f1c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	2b01      	cmp	r3, #1
 8002e98:	d107      	bne.n	8002eaa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e9a:	4b47      	ldr	r3, [pc, #284]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d119      	bne.n	8002eda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e07f      	b.n	8002faa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	2b02      	cmp	r3, #2
 8002eb0:	d003      	beq.n	8002eba <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002eb6:	2b03      	cmp	r3, #3
 8002eb8:	d107      	bne.n	8002eca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002eba:	4b3f      	ldr	r3, [pc, #252]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d109      	bne.n	8002eda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e06f      	b.n	8002faa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002eca:	4b3b      	ldr	r3, [pc, #236]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f003 0302 	and.w	r3, r3, #2
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d101      	bne.n	8002eda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	e067      	b.n	8002faa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002eda:	4b37      	ldr	r3, [pc, #220]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	f023 0203 	bic.w	r2, r3, #3
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	4934      	ldr	r1, [pc, #208]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002eec:	f7ff f89a 	bl	8002024 <HAL_GetTick>
 8002ef0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ef2:	e00a      	b.n	8002f0a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ef4:	f7ff f896 	bl	8002024 <HAL_GetTick>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	1ad3      	subs	r3, r2, r3
 8002efe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d901      	bls.n	8002f0a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002f06:	2303      	movs	r3, #3
 8002f08:	e04f      	b.n	8002faa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f0a:	4b2b      	ldr	r3, [pc, #172]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	f003 020c 	and.w	r2, r3, #12
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	009b      	lsls	r3, r3, #2
 8002f18:	429a      	cmp	r2, r3
 8002f1a:	d1eb      	bne.n	8002ef4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f1c:	4b25      	ldr	r3, [pc, #148]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1b8>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f003 030f 	and.w	r3, r3, #15
 8002f24:	683a      	ldr	r2, [r7, #0]
 8002f26:	429a      	cmp	r2, r3
 8002f28:	d20c      	bcs.n	8002f44 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f2a:	4b22      	ldr	r3, [pc, #136]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1b8>)
 8002f2c:	683a      	ldr	r2, [r7, #0]
 8002f2e:	b2d2      	uxtb	r2, r2
 8002f30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f32:	4b20      	ldr	r3, [pc, #128]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1b8>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f003 030f 	and.w	r3, r3, #15
 8002f3a:	683a      	ldr	r2, [r7, #0]
 8002f3c:	429a      	cmp	r2, r3
 8002f3e:	d001      	beq.n	8002f44 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002f40:	2301      	movs	r3, #1
 8002f42:	e032      	b.n	8002faa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f003 0304 	and.w	r3, r3, #4
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d008      	beq.n	8002f62 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f50:	4b19      	ldr	r3, [pc, #100]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f52:	689b      	ldr	r3, [r3, #8]
 8002f54:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	68db      	ldr	r3, [r3, #12]
 8002f5c:	4916      	ldr	r1, [pc, #88]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f003 0308 	and.w	r3, r3, #8
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d009      	beq.n	8002f82 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f6e:	4b12      	ldr	r3, [pc, #72]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f70:	689b      	ldr	r3, [r3, #8]
 8002f72:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	691b      	ldr	r3, [r3, #16]
 8002f7a:	00db      	lsls	r3, r3, #3
 8002f7c:	490e      	ldr	r1, [pc, #56]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f7e:	4313      	orrs	r3, r2
 8002f80:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002f82:	f000 f855 	bl	8003030 <HAL_RCC_GetSysClockFreq>
 8002f86:	4602      	mov	r2, r0
 8002f88:	4b0b      	ldr	r3, [pc, #44]	@ (8002fb8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f8a:	689b      	ldr	r3, [r3, #8]
 8002f8c:	091b      	lsrs	r3, r3, #4
 8002f8e:	f003 030f 	and.w	r3, r3, #15
 8002f92:	490a      	ldr	r1, [pc, #40]	@ (8002fbc <HAL_RCC_ClockConfig+0x1c0>)
 8002f94:	5ccb      	ldrb	r3, [r1, r3]
 8002f96:	fa22 f303 	lsr.w	r3, r2, r3
 8002f9a:	4a09      	ldr	r2, [pc, #36]	@ (8002fc0 <HAL_RCC_ClockConfig+0x1c4>)
 8002f9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002f9e:	4b09      	ldr	r3, [pc, #36]	@ (8002fc4 <HAL_RCC_ClockConfig+0x1c8>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f7fe fffa 	bl	8001f9c <HAL_InitTick>

  return HAL_OK;
 8002fa8:	2300      	movs	r3, #0
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	3710      	adds	r7, #16
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	bf00      	nop
 8002fb4:	40023c00 	.word	0x40023c00
 8002fb8:	40023800 	.word	0x40023800
 8002fbc:	080079b4 	.word	0x080079b4
 8002fc0:	20000000 	.word	0x20000000
 8002fc4:	20000004 	.word	0x20000004

08002fc8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002fcc:	4b03      	ldr	r3, [pc, #12]	@ (8002fdc <HAL_RCC_GetHCLKFreq+0x14>)
 8002fce:	681b      	ldr	r3, [r3, #0]
}
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd8:	4770      	bx	lr
 8002fda:	bf00      	nop
 8002fdc:	20000000 	.word	0x20000000

08002fe0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002fe4:	f7ff fff0 	bl	8002fc8 <HAL_RCC_GetHCLKFreq>
 8002fe8:	4602      	mov	r2, r0
 8002fea:	4b05      	ldr	r3, [pc, #20]	@ (8003000 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002fec:	689b      	ldr	r3, [r3, #8]
 8002fee:	0a9b      	lsrs	r3, r3, #10
 8002ff0:	f003 0307 	and.w	r3, r3, #7
 8002ff4:	4903      	ldr	r1, [pc, #12]	@ (8003004 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ff6:	5ccb      	ldrb	r3, [r1, r3]
 8002ff8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	bd80      	pop	{r7, pc}
 8003000:	40023800 	.word	0x40023800
 8003004:	080079c4 	.word	0x080079c4

08003008 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800300c:	f7ff ffdc 	bl	8002fc8 <HAL_RCC_GetHCLKFreq>
 8003010:	4602      	mov	r2, r0
 8003012:	4b05      	ldr	r3, [pc, #20]	@ (8003028 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	0b5b      	lsrs	r3, r3, #13
 8003018:	f003 0307 	and.w	r3, r3, #7
 800301c:	4903      	ldr	r1, [pc, #12]	@ (800302c <HAL_RCC_GetPCLK2Freq+0x24>)
 800301e:	5ccb      	ldrb	r3, [r1, r3]
 8003020:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003024:	4618      	mov	r0, r3
 8003026:	bd80      	pop	{r7, pc}
 8003028:	40023800 	.word	0x40023800
 800302c:	080079c4 	.word	0x080079c4

08003030 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003030:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003034:	b0a6      	sub	sp, #152	@ 0x98
 8003036:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003038:	2300      	movs	r3, #0
 800303a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 800303e:	2300      	movs	r3, #0
 8003040:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8003044:	2300      	movs	r3, #0
 8003046:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 800304a:	2300      	movs	r3, #0
 800304c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8003050:	2300      	movs	r3, #0
 8003052:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003056:	4bc8      	ldr	r3, [pc, #800]	@ (8003378 <HAL_RCC_GetSysClockFreq+0x348>)
 8003058:	689b      	ldr	r3, [r3, #8]
 800305a:	f003 030c 	and.w	r3, r3, #12
 800305e:	2b0c      	cmp	r3, #12
 8003060:	f200 817e 	bhi.w	8003360 <HAL_RCC_GetSysClockFreq+0x330>
 8003064:	a201      	add	r2, pc, #4	@ (adr r2, 800306c <HAL_RCC_GetSysClockFreq+0x3c>)
 8003066:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800306a:	bf00      	nop
 800306c:	080030a1 	.word	0x080030a1
 8003070:	08003361 	.word	0x08003361
 8003074:	08003361 	.word	0x08003361
 8003078:	08003361 	.word	0x08003361
 800307c:	080030a9 	.word	0x080030a9
 8003080:	08003361 	.word	0x08003361
 8003084:	08003361 	.word	0x08003361
 8003088:	08003361 	.word	0x08003361
 800308c:	080030b1 	.word	0x080030b1
 8003090:	08003361 	.word	0x08003361
 8003094:	08003361 	.word	0x08003361
 8003098:	08003361 	.word	0x08003361
 800309c:	0800321b 	.word	0x0800321b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80030a0:	4bb6      	ldr	r3, [pc, #728]	@ (800337c <HAL_RCC_GetSysClockFreq+0x34c>)
 80030a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80030a6:	e15f      	b.n	8003368 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80030a8:	4bb5      	ldr	r3, [pc, #724]	@ (8003380 <HAL_RCC_GetSysClockFreq+0x350>)
 80030aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80030ae:	e15b      	b.n	8003368 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80030b0:	4bb1      	ldr	r3, [pc, #708]	@ (8003378 <HAL_RCC_GetSysClockFreq+0x348>)
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80030b8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80030bc:	4bae      	ldr	r3, [pc, #696]	@ (8003378 <HAL_RCC_GetSysClockFreq+0x348>)
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d031      	beq.n	800312c <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030c8:	4bab      	ldr	r3, [pc, #684]	@ (8003378 <HAL_RCC_GetSysClockFreq+0x348>)
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	099b      	lsrs	r3, r3, #6
 80030ce:	2200      	movs	r2, #0
 80030d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80030d2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80030d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80030d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030da:	663b      	str	r3, [r7, #96]	@ 0x60
 80030dc:	2300      	movs	r3, #0
 80030de:	667b      	str	r3, [r7, #100]	@ 0x64
 80030e0:	4ba7      	ldr	r3, [pc, #668]	@ (8003380 <HAL_RCC_GetSysClockFreq+0x350>)
 80030e2:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80030e6:	462a      	mov	r2, r5
 80030e8:	fb03 f202 	mul.w	r2, r3, r2
 80030ec:	2300      	movs	r3, #0
 80030ee:	4621      	mov	r1, r4
 80030f0:	fb01 f303 	mul.w	r3, r1, r3
 80030f4:	4413      	add	r3, r2
 80030f6:	4aa2      	ldr	r2, [pc, #648]	@ (8003380 <HAL_RCC_GetSysClockFreq+0x350>)
 80030f8:	4621      	mov	r1, r4
 80030fa:	fba1 1202 	umull	r1, r2, r1, r2
 80030fe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003100:	460a      	mov	r2, r1
 8003102:	67ba      	str	r2, [r7, #120]	@ 0x78
 8003104:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8003106:	4413      	add	r3, r2
 8003108:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800310a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800310e:	2200      	movs	r2, #0
 8003110:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003112:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003114:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003118:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 800311c:	f7fd fdc4 	bl	8000ca8 <__aeabi_uldivmod>
 8003120:	4602      	mov	r2, r0
 8003122:	460b      	mov	r3, r1
 8003124:	4613      	mov	r3, r2
 8003126:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800312a:	e064      	b.n	80031f6 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800312c:	4b92      	ldr	r3, [pc, #584]	@ (8003378 <HAL_RCC_GetSysClockFreq+0x348>)
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	099b      	lsrs	r3, r3, #6
 8003132:	2200      	movs	r2, #0
 8003134:	653b      	str	r3, [r7, #80]	@ 0x50
 8003136:	657a      	str	r2, [r7, #84]	@ 0x54
 8003138:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800313a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800313e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003140:	2300      	movs	r3, #0
 8003142:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003144:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8003148:	4622      	mov	r2, r4
 800314a:	462b      	mov	r3, r5
 800314c:	f04f 0000 	mov.w	r0, #0
 8003150:	f04f 0100 	mov.w	r1, #0
 8003154:	0159      	lsls	r1, r3, #5
 8003156:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800315a:	0150      	lsls	r0, r2, #5
 800315c:	4602      	mov	r2, r0
 800315e:	460b      	mov	r3, r1
 8003160:	4621      	mov	r1, r4
 8003162:	1a51      	subs	r1, r2, r1
 8003164:	6139      	str	r1, [r7, #16]
 8003166:	4629      	mov	r1, r5
 8003168:	eb63 0301 	sbc.w	r3, r3, r1
 800316c:	617b      	str	r3, [r7, #20]
 800316e:	f04f 0200 	mov.w	r2, #0
 8003172:	f04f 0300 	mov.w	r3, #0
 8003176:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800317a:	4659      	mov	r1, fp
 800317c:	018b      	lsls	r3, r1, #6
 800317e:	4651      	mov	r1, sl
 8003180:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003184:	4651      	mov	r1, sl
 8003186:	018a      	lsls	r2, r1, #6
 8003188:	4651      	mov	r1, sl
 800318a:	ebb2 0801 	subs.w	r8, r2, r1
 800318e:	4659      	mov	r1, fp
 8003190:	eb63 0901 	sbc.w	r9, r3, r1
 8003194:	f04f 0200 	mov.w	r2, #0
 8003198:	f04f 0300 	mov.w	r3, #0
 800319c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80031a0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80031a4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80031a8:	4690      	mov	r8, r2
 80031aa:	4699      	mov	r9, r3
 80031ac:	4623      	mov	r3, r4
 80031ae:	eb18 0303 	adds.w	r3, r8, r3
 80031b2:	60bb      	str	r3, [r7, #8]
 80031b4:	462b      	mov	r3, r5
 80031b6:	eb49 0303 	adc.w	r3, r9, r3
 80031ba:	60fb      	str	r3, [r7, #12]
 80031bc:	f04f 0200 	mov.w	r2, #0
 80031c0:	f04f 0300 	mov.w	r3, #0
 80031c4:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80031c8:	4629      	mov	r1, r5
 80031ca:	028b      	lsls	r3, r1, #10
 80031cc:	4621      	mov	r1, r4
 80031ce:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80031d2:	4621      	mov	r1, r4
 80031d4:	028a      	lsls	r2, r1, #10
 80031d6:	4610      	mov	r0, r2
 80031d8:	4619      	mov	r1, r3
 80031da:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80031de:	2200      	movs	r2, #0
 80031e0:	643b      	str	r3, [r7, #64]	@ 0x40
 80031e2:	647a      	str	r2, [r7, #68]	@ 0x44
 80031e4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80031e8:	f7fd fd5e 	bl	8000ca8 <__aeabi_uldivmod>
 80031ec:	4602      	mov	r2, r0
 80031ee:	460b      	mov	r3, r1
 80031f0:	4613      	mov	r3, r2
 80031f2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80031f6:	4b60      	ldr	r3, [pc, #384]	@ (8003378 <HAL_RCC_GetSysClockFreq+0x348>)
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	0c1b      	lsrs	r3, r3, #16
 80031fc:	f003 0303 	and.w	r3, r3, #3
 8003200:	3301      	adds	r3, #1
 8003202:	005b      	lsls	r3, r3, #1
 8003204:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8003208:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800320c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003210:	fbb2 f3f3 	udiv	r3, r2, r3
 8003214:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003218:	e0a6      	b.n	8003368 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800321a:	4b57      	ldr	r3, [pc, #348]	@ (8003378 <HAL_RCC_GetSysClockFreq+0x348>)
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003222:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003226:	4b54      	ldr	r3, [pc, #336]	@ (8003378 <HAL_RCC_GetSysClockFreq+0x348>)
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800322e:	2b00      	cmp	r3, #0
 8003230:	d02a      	beq.n	8003288 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003232:	4b51      	ldr	r3, [pc, #324]	@ (8003378 <HAL_RCC_GetSysClockFreq+0x348>)
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	099b      	lsrs	r3, r3, #6
 8003238:	2200      	movs	r2, #0
 800323a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800323c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800323e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003240:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003244:	2100      	movs	r1, #0
 8003246:	4b4e      	ldr	r3, [pc, #312]	@ (8003380 <HAL_RCC_GetSysClockFreq+0x350>)
 8003248:	fb03 f201 	mul.w	r2, r3, r1
 800324c:	2300      	movs	r3, #0
 800324e:	fb00 f303 	mul.w	r3, r0, r3
 8003252:	4413      	add	r3, r2
 8003254:	4a4a      	ldr	r2, [pc, #296]	@ (8003380 <HAL_RCC_GetSysClockFreq+0x350>)
 8003256:	fba0 1202 	umull	r1, r2, r0, r2
 800325a:	677a      	str	r2, [r7, #116]	@ 0x74
 800325c:	460a      	mov	r2, r1
 800325e:	673a      	str	r2, [r7, #112]	@ 0x70
 8003260:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003262:	4413      	add	r3, r2
 8003264:	677b      	str	r3, [r7, #116]	@ 0x74
 8003266:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800326a:	2200      	movs	r2, #0
 800326c:	633b      	str	r3, [r7, #48]	@ 0x30
 800326e:	637a      	str	r2, [r7, #52]	@ 0x34
 8003270:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8003274:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8003278:	f7fd fd16 	bl	8000ca8 <__aeabi_uldivmod>
 800327c:	4602      	mov	r2, r0
 800327e:	460b      	mov	r3, r1
 8003280:	4613      	mov	r3, r2
 8003282:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003286:	e05b      	b.n	8003340 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003288:	4b3b      	ldr	r3, [pc, #236]	@ (8003378 <HAL_RCC_GetSysClockFreq+0x348>)
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	099b      	lsrs	r3, r3, #6
 800328e:	2200      	movs	r2, #0
 8003290:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003292:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003294:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003296:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800329a:	623b      	str	r3, [r7, #32]
 800329c:	2300      	movs	r3, #0
 800329e:	627b      	str	r3, [r7, #36]	@ 0x24
 80032a0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80032a4:	4642      	mov	r2, r8
 80032a6:	464b      	mov	r3, r9
 80032a8:	f04f 0000 	mov.w	r0, #0
 80032ac:	f04f 0100 	mov.w	r1, #0
 80032b0:	0159      	lsls	r1, r3, #5
 80032b2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80032b6:	0150      	lsls	r0, r2, #5
 80032b8:	4602      	mov	r2, r0
 80032ba:	460b      	mov	r3, r1
 80032bc:	4641      	mov	r1, r8
 80032be:	ebb2 0a01 	subs.w	sl, r2, r1
 80032c2:	4649      	mov	r1, r9
 80032c4:	eb63 0b01 	sbc.w	fp, r3, r1
 80032c8:	f04f 0200 	mov.w	r2, #0
 80032cc:	f04f 0300 	mov.w	r3, #0
 80032d0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80032d4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80032d8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80032dc:	ebb2 040a 	subs.w	r4, r2, sl
 80032e0:	eb63 050b 	sbc.w	r5, r3, fp
 80032e4:	f04f 0200 	mov.w	r2, #0
 80032e8:	f04f 0300 	mov.w	r3, #0
 80032ec:	00eb      	lsls	r3, r5, #3
 80032ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80032f2:	00e2      	lsls	r2, r4, #3
 80032f4:	4614      	mov	r4, r2
 80032f6:	461d      	mov	r5, r3
 80032f8:	4643      	mov	r3, r8
 80032fa:	18e3      	adds	r3, r4, r3
 80032fc:	603b      	str	r3, [r7, #0]
 80032fe:	464b      	mov	r3, r9
 8003300:	eb45 0303 	adc.w	r3, r5, r3
 8003304:	607b      	str	r3, [r7, #4]
 8003306:	f04f 0200 	mov.w	r2, #0
 800330a:	f04f 0300 	mov.w	r3, #0
 800330e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003312:	4629      	mov	r1, r5
 8003314:	028b      	lsls	r3, r1, #10
 8003316:	4621      	mov	r1, r4
 8003318:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800331c:	4621      	mov	r1, r4
 800331e:	028a      	lsls	r2, r1, #10
 8003320:	4610      	mov	r0, r2
 8003322:	4619      	mov	r1, r3
 8003324:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003328:	2200      	movs	r2, #0
 800332a:	61bb      	str	r3, [r7, #24]
 800332c:	61fa      	str	r2, [r7, #28]
 800332e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003332:	f7fd fcb9 	bl	8000ca8 <__aeabi_uldivmod>
 8003336:	4602      	mov	r2, r0
 8003338:	460b      	mov	r3, r1
 800333a:	4613      	mov	r3, r2
 800333c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003340:	4b0d      	ldr	r3, [pc, #52]	@ (8003378 <HAL_RCC_GetSysClockFreq+0x348>)
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	0f1b      	lsrs	r3, r3, #28
 8003346:	f003 0307 	and.w	r3, r3, #7
 800334a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 800334e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003352:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003356:	fbb2 f3f3 	udiv	r3, r2, r3
 800335a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800335e:	e003      	b.n	8003368 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003360:	4b06      	ldr	r3, [pc, #24]	@ (800337c <HAL_RCC_GetSysClockFreq+0x34c>)
 8003362:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003366:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003368:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 800336c:	4618      	mov	r0, r3
 800336e:	3798      	adds	r7, #152	@ 0x98
 8003370:	46bd      	mov	sp, r7
 8003372:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003376:	bf00      	nop
 8003378:	40023800 	.word	0x40023800
 800337c:	00f42400 	.word	0x00f42400
 8003380:	017d7840 	.word	0x017d7840

08003384 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b086      	sub	sp, #24
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d101      	bne.n	8003396 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003392:	2301      	movs	r3, #1
 8003394:	e28d      	b.n	80038b2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f003 0301 	and.w	r3, r3, #1
 800339e:	2b00      	cmp	r3, #0
 80033a0:	f000 8083 	beq.w	80034aa <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80033a4:	4b94      	ldr	r3, [pc, #592]	@ (80035f8 <HAL_RCC_OscConfig+0x274>)
 80033a6:	689b      	ldr	r3, [r3, #8]
 80033a8:	f003 030c 	and.w	r3, r3, #12
 80033ac:	2b04      	cmp	r3, #4
 80033ae:	d019      	beq.n	80033e4 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80033b0:	4b91      	ldr	r3, [pc, #580]	@ (80035f8 <HAL_RCC_OscConfig+0x274>)
 80033b2:	689b      	ldr	r3, [r3, #8]
 80033b4:	f003 030c 	and.w	r3, r3, #12
        || \
 80033b8:	2b08      	cmp	r3, #8
 80033ba:	d106      	bne.n	80033ca <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80033bc:	4b8e      	ldr	r3, [pc, #568]	@ (80035f8 <HAL_RCC_OscConfig+0x274>)
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033c4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80033c8:	d00c      	beq.n	80033e4 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80033ca:	4b8b      	ldr	r3, [pc, #556]	@ (80035f8 <HAL_RCC_OscConfig+0x274>)
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80033d2:	2b0c      	cmp	r3, #12
 80033d4:	d112      	bne.n	80033fc <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80033d6:	4b88      	ldr	r3, [pc, #544]	@ (80035f8 <HAL_RCC_OscConfig+0x274>)
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033de:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80033e2:	d10b      	bne.n	80033fc <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033e4:	4b84      	ldr	r3, [pc, #528]	@ (80035f8 <HAL_RCC_OscConfig+0x274>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d05b      	beq.n	80034a8 <HAL_RCC_OscConfig+0x124>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d157      	bne.n	80034a8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	e25a      	b.n	80038b2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003404:	d106      	bne.n	8003414 <HAL_RCC_OscConfig+0x90>
 8003406:	4b7c      	ldr	r3, [pc, #496]	@ (80035f8 <HAL_RCC_OscConfig+0x274>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a7b      	ldr	r2, [pc, #492]	@ (80035f8 <HAL_RCC_OscConfig+0x274>)
 800340c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003410:	6013      	str	r3, [r2, #0]
 8003412:	e01d      	b.n	8003450 <HAL_RCC_OscConfig+0xcc>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800341c:	d10c      	bne.n	8003438 <HAL_RCC_OscConfig+0xb4>
 800341e:	4b76      	ldr	r3, [pc, #472]	@ (80035f8 <HAL_RCC_OscConfig+0x274>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a75      	ldr	r2, [pc, #468]	@ (80035f8 <HAL_RCC_OscConfig+0x274>)
 8003424:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003428:	6013      	str	r3, [r2, #0]
 800342a:	4b73      	ldr	r3, [pc, #460]	@ (80035f8 <HAL_RCC_OscConfig+0x274>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a72      	ldr	r2, [pc, #456]	@ (80035f8 <HAL_RCC_OscConfig+0x274>)
 8003430:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003434:	6013      	str	r3, [r2, #0]
 8003436:	e00b      	b.n	8003450 <HAL_RCC_OscConfig+0xcc>
 8003438:	4b6f      	ldr	r3, [pc, #444]	@ (80035f8 <HAL_RCC_OscConfig+0x274>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4a6e      	ldr	r2, [pc, #440]	@ (80035f8 <HAL_RCC_OscConfig+0x274>)
 800343e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003442:	6013      	str	r3, [r2, #0]
 8003444:	4b6c      	ldr	r3, [pc, #432]	@ (80035f8 <HAL_RCC_OscConfig+0x274>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a6b      	ldr	r2, [pc, #428]	@ (80035f8 <HAL_RCC_OscConfig+0x274>)
 800344a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800344e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d013      	beq.n	8003480 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003458:	f7fe fde4 	bl	8002024 <HAL_GetTick>
 800345c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800345e:	e008      	b.n	8003472 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003460:	f7fe fde0 	bl	8002024 <HAL_GetTick>
 8003464:	4602      	mov	r2, r0
 8003466:	693b      	ldr	r3, [r7, #16]
 8003468:	1ad3      	subs	r3, r2, r3
 800346a:	2b64      	cmp	r3, #100	@ 0x64
 800346c:	d901      	bls.n	8003472 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800346e:	2303      	movs	r3, #3
 8003470:	e21f      	b.n	80038b2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003472:	4b61      	ldr	r3, [pc, #388]	@ (80035f8 <HAL_RCC_OscConfig+0x274>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800347a:	2b00      	cmp	r3, #0
 800347c:	d0f0      	beq.n	8003460 <HAL_RCC_OscConfig+0xdc>
 800347e:	e014      	b.n	80034aa <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003480:	f7fe fdd0 	bl	8002024 <HAL_GetTick>
 8003484:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003486:	e008      	b.n	800349a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003488:	f7fe fdcc 	bl	8002024 <HAL_GetTick>
 800348c:	4602      	mov	r2, r0
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	1ad3      	subs	r3, r2, r3
 8003492:	2b64      	cmp	r3, #100	@ 0x64
 8003494:	d901      	bls.n	800349a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003496:	2303      	movs	r3, #3
 8003498:	e20b      	b.n	80038b2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800349a:	4b57      	ldr	r3, [pc, #348]	@ (80035f8 <HAL_RCC_OscConfig+0x274>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d1f0      	bne.n	8003488 <HAL_RCC_OscConfig+0x104>
 80034a6:	e000      	b.n	80034aa <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f003 0302 	and.w	r3, r3, #2
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d06f      	beq.n	8003596 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80034b6:	4b50      	ldr	r3, [pc, #320]	@ (80035f8 <HAL_RCC_OscConfig+0x274>)
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	f003 030c 	and.w	r3, r3, #12
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d017      	beq.n	80034f2 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80034c2:	4b4d      	ldr	r3, [pc, #308]	@ (80035f8 <HAL_RCC_OscConfig+0x274>)
 80034c4:	689b      	ldr	r3, [r3, #8]
 80034c6:	f003 030c 	and.w	r3, r3, #12
        || \
 80034ca:	2b08      	cmp	r3, #8
 80034cc:	d105      	bne.n	80034da <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80034ce:	4b4a      	ldr	r3, [pc, #296]	@ (80035f8 <HAL_RCC_OscConfig+0x274>)
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d00b      	beq.n	80034f2 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80034da:	4b47      	ldr	r3, [pc, #284]	@ (80035f8 <HAL_RCC_OscConfig+0x274>)
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80034e2:	2b0c      	cmp	r3, #12
 80034e4:	d11c      	bne.n	8003520 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80034e6:	4b44      	ldr	r3, [pc, #272]	@ (80035f8 <HAL_RCC_OscConfig+0x274>)
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d116      	bne.n	8003520 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034f2:	4b41      	ldr	r3, [pc, #260]	@ (80035f8 <HAL_RCC_OscConfig+0x274>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f003 0302 	and.w	r3, r3, #2
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d005      	beq.n	800350a <HAL_RCC_OscConfig+0x186>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	68db      	ldr	r3, [r3, #12]
 8003502:	2b01      	cmp	r3, #1
 8003504:	d001      	beq.n	800350a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	e1d3      	b.n	80038b2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800350a:	4b3b      	ldr	r3, [pc, #236]	@ (80035f8 <HAL_RCC_OscConfig+0x274>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	691b      	ldr	r3, [r3, #16]
 8003516:	00db      	lsls	r3, r3, #3
 8003518:	4937      	ldr	r1, [pc, #220]	@ (80035f8 <HAL_RCC_OscConfig+0x274>)
 800351a:	4313      	orrs	r3, r2
 800351c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800351e:	e03a      	b.n	8003596 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	68db      	ldr	r3, [r3, #12]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d020      	beq.n	800356a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003528:	4b34      	ldr	r3, [pc, #208]	@ (80035fc <HAL_RCC_OscConfig+0x278>)
 800352a:	2201      	movs	r2, #1
 800352c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800352e:	f7fe fd79 	bl	8002024 <HAL_GetTick>
 8003532:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003534:	e008      	b.n	8003548 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003536:	f7fe fd75 	bl	8002024 <HAL_GetTick>
 800353a:	4602      	mov	r2, r0
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	1ad3      	subs	r3, r2, r3
 8003540:	2b02      	cmp	r3, #2
 8003542:	d901      	bls.n	8003548 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003544:	2303      	movs	r3, #3
 8003546:	e1b4      	b.n	80038b2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003548:	4b2b      	ldr	r3, [pc, #172]	@ (80035f8 <HAL_RCC_OscConfig+0x274>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f003 0302 	and.w	r3, r3, #2
 8003550:	2b00      	cmp	r3, #0
 8003552:	d0f0      	beq.n	8003536 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003554:	4b28      	ldr	r3, [pc, #160]	@ (80035f8 <HAL_RCC_OscConfig+0x274>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	691b      	ldr	r3, [r3, #16]
 8003560:	00db      	lsls	r3, r3, #3
 8003562:	4925      	ldr	r1, [pc, #148]	@ (80035f8 <HAL_RCC_OscConfig+0x274>)
 8003564:	4313      	orrs	r3, r2
 8003566:	600b      	str	r3, [r1, #0]
 8003568:	e015      	b.n	8003596 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800356a:	4b24      	ldr	r3, [pc, #144]	@ (80035fc <HAL_RCC_OscConfig+0x278>)
 800356c:	2200      	movs	r2, #0
 800356e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003570:	f7fe fd58 	bl	8002024 <HAL_GetTick>
 8003574:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003576:	e008      	b.n	800358a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003578:	f7fe fd54 	bl	8002024 <HAL_GetTick>
 800357c:	4602      	mov	r2, r0
 800357e:	693b      	ldr	r3, [r7, #16]
 8003580:	1ad3      	subs	r3, r2, r3
 8003582:	2b02      	cmp	r3, #2
 8003584:	d901      	bls.n	800358a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003586:	2303      	movs	r3, #3
 8003588:	e193      	b.n	80038b2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800358a:	4b1b      	ldr	r3, [pc, #108]	@ (80035f8 <HAL_RCC_OscConfig+0x274>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f003 0302 	and.w	r3, r3, #2
 8003592:	2b00      	cmp	r3, #0
 8003594:	d1f0      	bne.n	8003578 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f003 0308 	and.w	r3, r3, #8
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d036      	beq.n	8003610 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	695b      	ldr	r3, [r3, #20]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d016      	beq.n	80035d8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035aa:	4b15      	ldr	r3, [pc, #84]	@ (8003600 <HAL_RCC_OscConfig+0x27c>)
 80035ac:	2201      	movs	r2, #1
 80035ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035b0:	f7fe fd38 	bl	8002024 <HAL_GetTick>
 80035b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035b6:	e008      	b.n	80035ca <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035b8:	f7fe fd34 	bl	8002024 <HAL_GetTick>
 80035bc:	4602      	mov	r2, r0
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	1ad3      	subs	r3, r2, r3
 80035c2:	2b02      	cmp	r3, #2
 80035c4:	d901      	bls.n	80035ca <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80035c6:	2303      	movs	r3, #3
 80035c8:	e173      	b.n	80038b2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035ca:	4b0b      	ldr	r3, [pc, #44]	@ (80035f8 <HAL_RCC_OscConfig+0x274>)
 80035cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035ce:	f003 0302 	and.w	r3, r3, #2
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d0f0      	beq.n	80035b8 <HAL_RCC_OscConfig+0x234>
 80035d6:	e01b      	b.n	8003610 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035d8:	4b09      	ldr	r3, [pc, #36]	@ (8003600 <HAL_RCC_OscConfig+0x27c>)
 80035da:	2200      	movs	r2, #0
 80035dc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035de:	f7fe fd21 	bl	8002024 <HAL_GetTick>
 80035e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035e4:	e00e      	b.n	8003604 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035e6:	f7fe fd1d 	bl	8002024 <HAL_GetTick>
 80035ea:	4602      	mov	r2, r0
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	1ad3      	subs	r3, r2, r3
 80035f0:	2b02      	cmp	r3, #2
 80035f2:	d907      	bls.n	8003604 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80035f4:	2303      	movs	r3, #3
 80035f6:	e15c      	b.n	80038b2 <HAL_RCC_OscConfig+0x52e>
 80035f8:	40023800 	.word	0x40023800
 80035fc:	42470000 	.word	0x42470000
 8003600:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003604:	4b8a      	ldr	r3, [pc, #552]	@ (8003830 <HAL_RCC_OscConfig+0x4ac>)
 8003606:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003608:	f003 0302 	and.w	r3, r3, #2
 800360c:	2b00      	cmp	r3, #0
 800360e:	d1ea      	bne.n	80035e6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f003 0304 	and.w	r3, r3, #4
 8003618:	2b00      	cmp	r3, #0
 800361a:	f000 8097 	beq.w	800374c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800361e:	2300      	movs	r3, #0
 8003620:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003622:	4b83      	ldr	r3, [pc, #524]	@ (8003830 <HAL_RCC_OscConfig+0x4ac>)
 8003624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003626:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800362a:	2b00      	cmp	r3, #0
 800362c:	d10f      	bne.n	800364e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800362e:	2300      	movs	r3, #0
 8003630:	60bb      	str	r3, [r7, #8]
 8003632:	4b7f      	ldr	r3, [pc, #508]	@ (8003830 <HAL_RCC_OscConfig+0x4ac>)
 8003634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003636:	4a7e      	ldr	r2, [pc, #504]	@ (8003830 <HAL_RCC_OscConfig+0x4ac>)
 8003638:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800363c:	6413      	str	r3, [r2, #64]	@ 0x40
 800363e:	4b7c      	ldr	r3, [pc, #496]	@ (8003830 <HAL_RCC_OscConfig+0x4ac>)
 8003640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003642:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003646:	60bb      	str	r3, [r7, #8]
 8003648:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800364a:	2301      	movs	r3, #1
 800364c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800364e:	4b79      	ldr	r3, [pc, #484]	@ (8003834 <HAL_RCC_OscConfig+0x4b0>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003656:	2b00      	cmp	r3, #0
 8003658:	d118      	bne.n	800368c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800365a:	4b76      	ldr	r3, [pc, #472]	@ (8003834 <HAL_RCC_OscConfig+0x4b0>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4a75      	ldr	r2, [pc, #468]	@ (8003834 <HAL_RCC_OscConfig+0x4b0>)
 8003660:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003664:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003666:	f7fe fcdd 	bl	8002024 <HAL_GetTick>
 800366a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800366c:	e008      	b.n	8003680 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800366e:	f7fe fcd9 	bl	8002024 <HAL_GetTick>
 8003672:	4602      	mov	r2, r0
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	1ad3      	subs	r3, r2, r3
 8003678:	2b02      	cmp	r3, #2
 800367a:	d901      	bls.n	8003680 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800367c:	2303      	movs	r3, #3
 800367e:	e118      	b.n	80038b2 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003680:	4b6c      	ldr	r3, [pc, #432]	@ (8003834 <HAL_RCC_OscConfig+0x4b0>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003688:	2b00      	cmp	r3, #0
 800368a:	d0f0      	beq.n	800366e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	2b01      	cmp	r3, #1
 8003692:	d106      	bne.n	80036a2 <HAL_RCC_OscConfig+0x31e>
 8003694:	4b66      	ldr	r3, [pc, #408]	@ (8003830 <HAL_RCC_OscConfig+0x4ac>)
 8003696:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003698:	4a65      	ldr	r2, [pc, #404]	@ (8003830 <HAL_RCC_OscConfig+0x4ac>)
 800369a:	f043 0301 	orr.w	r3, r3, #1
 800369e:	6713      	str	r3, [r2, #112]	@ 0x70
 80036a0:	e01c      	b.n	80036dc <HAL_RCC_OscConfig+0x358>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	689b      	ldr	r3, [r3, #8]
 80036a6:	2b05      	cmp	r3, #5
 80036a8:	d10c      	bne.n	80036c4 <HAL_RCC_OscConfig+0x340>
 80036aa:	4b61      	ldr	r3, [pc, #388]	@ (8003830 <HAL_RCC_OscConfig+0x4ac>)
 80036ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036ae:	4a60      	ldr	r2, [pc, #384]	@ (8003830 <HAL_RCC_OscConfig+0x4ac>)
 80036b0:	f043 0304 	orr.w	r3, r3, #4
 80036b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80036b6:	4b5e      	ldr	r3, [pc, #376]	@ (8003830 <HAL_RCC_OscConfig+0x4ac>)
 80036b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036ba:	4a5d      	ldr	r2, [pc, #372]	@ (8003830 <HAL_RCC_OscConfig+0x4ac>)
 80036bc:	f043 0301 	orr.w	r3, r3, #1
 80036c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80036c2:	e00b      	b.n	80036dc <HAL_RCC_OscConfig+0x358>
 80036c4:	4b5a      	ldr	r3, [pc, #360]	@ (8003830 <HAL_RCC_OscConfig+0x4ac>)
 80036c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036c8:	4a59      	ldr	r2, [pc, #356]	@ (8003830 <HAL_RCC_OscConfig+0x4ac>)
 80036ca:	f023 0301 	bic.w	r3, r3, #1
 80036ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80036d0:	4b57      	ldr	r3, [pc, #348]	@ (8003830 <HAL_RCC_OscConfig+0x4ac>)
 80036d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036d4:	4a56      	ldr	r2, [pc, #344]	@ (8003830 <HAL_RCC_OscConfig+0x4ac>)
 80036d6:	f023 0304 	bic.w	r3, r3, #4
 80036da:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	689b      	ldr	r3, [r3, #8]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d015      	beq.n	8003710 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036e4:	f7fe fc9e 	bl	8002024 <HAL_GetTick>
 80036e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036ea:	e00a      	b.n	8003702 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036ec:	f7fe fc9a 	bl	8002024 <HAL_GetTick>
 80036f0:	4602      	mov	r2, r0
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	1ad3      	subs	r3, r2, r3
 80036f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d901      	bls.n	8003702 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80036fe:	2303      	movs	r3, #3
 8003700:	e0d7      	b.n	80038b2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003702:	4b4b      	ldr	r3, [pc, #300]	@ (8003830 <HAL_RCC_OscConfig+0x4ac>)
 8003704:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003706:	f003 0302 	and.w	r3, r3, #2
 800370a:	2b00      	cmp	r3, #0
 800370c:	d0ee      	beq.n	80036ec <HAL_RCC_OscConfig+0x368>
 800370e:	e014      	b.n	800373a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003710:	f7fe fc88 	bl	8002024 <HAL_GetTick>
 8003714:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003716:	e00a      	b.n	800372e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003718:	f7fe fc84 	bl	8002024 <HAL_GetTick>
 800371c:	4602      	mov	r2, r0
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	1ad3      	subs	r3, r2, r3
 8003722:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003726:	4293      	cmp	r3, r2
 8003728:	d901      	bls.n	800372e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800372a:	2303      	movs	r3, #3
 800372c:	e0c1      	b.n	80038b2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800372e:	4b40      	ldr	r3, [pc, #256]	@ (8003830 <HAL_RCC_OscConfig+0x4ac>)
 8003730:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003732:	f003 0302 	and.w	r3, r3, #2
 8003736:	2b00      	cmp	r3, #0
 8003738:	d1ee      	bne.n	8003718 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800373a:	7dfb      	ldrb	r3, [r7, #23]
 800373c:	2b01      	cmp	r3, #1
 800373e:	d105      	bne.n	800374c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003740:	4b3b      	ldr	r3, [pc, #236]	@ (8003830 <HAL_RCC_OscConfig+0x4ac>)
 8003742:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003744:	4a3a      	ldr	r2, [pc, #232]	@ (8003830 <HAL_RCC_OscConfig+0x4ac>)
 8003746:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800374a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	699b      	ldr	r3, [r3, #24]
 8003750:	2b00      	cmp	r3, #0
 8003752:	f000 80ad 	beq.w	80038b0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003756:	4b36      	ldr	r3, [pc, #216]	@ (8003830 <HAL_RCC_OscConfig+0x4ac>)
 8003758:	689b      	ldr	r3, [r3, #8]
 800375a:	f003 030c 	and.w	r3, r3, #12
 800375e:	2b08      	cmp	r3, #8
 8003760:	d060      	beq.n	8003824 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	699b      	ldr	r3, [r3, #24]
 8003766:	2b02      	cmp	r3, #2
 8003768:	d145      	bne.n	80037f6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800376a:	4b33      	ldr	r3, [pc, #204]	@ (8003838 <HAL_RCC_OscConfig+0x4b4>)
 800376c:	2200      	movs	r2, #0
 800376e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003770:	f7fe fc58 	bl	8002024 <HAL_GetTick>
 8003774:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003776:	e008      	b.n	800378a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003778:	f7fe fc54 	bl	8002024 <HAL_GetTick>
 800377c:	4602      	mov	r2, r0
 800377e:	693b      	ldr	r3, [r7, #16]
 8003780:	1ad3      	subs	r3, r2, r3
 8003782:	2b02      	cmp	r3, #2
 8003784:	d901      	bls.n	800378a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003786:	2303      	movs	r3, #3
 8003788:	e093      	b.n	80038b2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800378a:	4b29      	ldr	r3, [pc, #164]	@ (8003830 <HAL_RCC_OscConfig+0x4ac>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003792:	2b00      	cmp	r3, #0
 8003794:	d1f0      	bne.n	8003778 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	69da      	ldr	r2, [r3, #28]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6a1b      	ldr	r3, [r3, #32]
 800379e:	431a      	orrs	r2, r3
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037a4:	019b      	lsls	r3, r3, #6
 80037a6:	431a      	orrs	r2, r3
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037ac:	085b      	lsrs	r3, r3, #1
 80037ae:	3b01      	subs	r3, #1
 80037b0:	041b      	lsls	r3, r3, #16
 80037b2:	431a      	orrs	r2, r3
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037b8:	061b      	lsls	r3, r3, #24
 80037ba:	431a      	orrs	r2, r3
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037c0:	071b      	lsls	r3, r3, #28
 80037c2:	491b      	ldr	r1, [pc, #108]	@ (8003830 <HAL_RCC_OscConfig+0x4ac>)
 80037c4:	4313      	orrs	r3, r2
 80037c6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037c8:	4b1b      	ldr	r3, [pc, #108]	@ (8003838 <HAL_RCC_OscConfig+0x4b4>)
 80037ca:	2201      	movs	r2, #1
 80037cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037ce:	f7fe fc29 	bl	8002024 <HAL_GetTick>
 80037d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037d4:	e008      	b.n	80037e8 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037d6:	f7fe fc25 	bl	8002024 <HAL_GetTick>
 80037da:	4602      	mov	r2, r0
 80037dc:	693b      	ldr	r3, [r7, #16]
 80037de:	1ad3      	subs	r3, r2, r3
 80037e0:	2b02      	cmp	r3, #2
 80037e2:	d901      	bls.n	80037e8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80037e4:	2303      	movs	r3, #3
 80037e6:	e064      	b.n	80038b2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037e8:	4b11      	ldr	r3, [pc, #68]	@ (8003830 <HAL_RCC_OscConfig+0x4ac>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d0f0      	beq.n	80037d6 <HAL_RCC_OscConfig+0x452>
 80037f4:	e05c      	b.n	80038b0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037f6:	4b10      	ldr	r3, [pc, #64]	@ (8003838 <HAL_RCC_OscConfig+0x4b4>)
 80037f8:	2200      	movs	r2, #0
 80037fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037fc:	f7fe fc12 	bl	8002024 <HAL_GetTick>
 8003800:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003802:	e008      	b.n	8003816 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003804:	f7fe fc0e 	bl	8002024 <HAL_GetTick>
 8003808:	4602      	mov	r2, r0
 800380a:	693b      	ldr	r3, [r7, #16]
 800380c:	1ad3      	subs	r3, r2, r3
 800380e:	2b02      	cmp	r3, #2
 8003810:	d901      	bls.n	8003816 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003812:	2303      	movs	r3, #3
 8003814:	e04d      	b.n	80038b2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003816:	4b06      	ldr	r3, [pc, #24]	@ (8003830 <HAL_RCC_OscConfig+0x4ac>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800381e:	2b00      	cmp	r3, #0
 8003820:	d1f0      	bne.n	8003804 <HAL_RCC_OscConfig+0x480>
 8003822:	e045      	b.n	80038b0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	699b      	ldr	r3, [r3, #24]
 8003828:	2b01      	cmp	r3, #1
 800382a:	d107      	bne.n	800383c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800382c:	2301      	movs	r3, #1
 800382e:	e040      	b.n	80038b2 <HAL_RCC_OscConfig+0x52e>
 8003830:	40023800 	.word	0x40023800
 8003834:	40007000 	.word	0x40007000
 8003838:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800383c:	4b1f      	ldr	r3, [pc, #124]	@ (80038bc <HAL_RCC_OscConfig+0x538>)
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	699b      	ldr	r3, [r3, #24]
 8003846:	2b01      	cmp	r3, #1
 8003848:	d030      	beq.n	80038ac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003854:	429a      	cmp	r2, r3
 8003856:	d129      	bne.n	80038ac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003862:	429a      	cmp	r2, r3
 8003864:	d122      	bne.n	80038ac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003866:	68fa      	ldr	r2, [r7, #12]
 8003868:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800386c:	4013      	ands	r3, r2
 800386e:	687a      	ldr	r2, [r7, #4]
 8003870:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003872:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003874:	4293      	cmp	r3, r2
 8003876:	d119      	bne.n	80038ac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003882:	085b      	lsrs	r3, r3, #1
 8003884:	3b01      	subs	r3, #1
 8003886:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003888:	429a      	cmp	r2, r3
 800388a:	d10f      	bne.n	80038ac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003896:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003898:	429a      	cmp	r2, r3
 800389a:	d107      	bne.n	80038ac <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038a6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80038a8:	429a      	cmp	r2, r3
 80038aa:	d001      	beq.n	80038b0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80038ac:	2301      	movs	r3, #1
 80038ae:	e000      	b.n	80038b2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80038b0:	2300      	movs	r3, #0
}
 80038b2:	4618      	mov	r0, r3
 80038b4:	3718      	adds	r7, #24
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
 80038ba:	bf00      	nop
 80038bc:	40023800 	.word	0x40023800

080038c0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b082      	sub	sp, #8
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d101      	bne.n	80038d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e042      	b.n	8003958 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038d8:	b2db      	uxtb	r3, r3
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d106      	bne.n	80038ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2200      	movs	r2, #0
 80038e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80038e6:	6878      	ldr	r0, [r7, #4]
 80038e8:	f7fe f9bc 	bl	8001c64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2224      	movs	r2, #36	@ 0x24
 80038f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	68da      	ldr	r2, [r3, #12]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003902:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003904:	6878      	ldr	r0, [r7, #4]
 8003906:	f000 fa09 	bl	8003d1c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	691a      	ldr	r2, [r3, #16]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003918:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	695a      	ldr	r2, [r3, #20]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003928:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	68da      	ldr	r2, [r3, #12]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003938:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2200      	movs	r2, #0
 800393e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2220      	movs	r2, #32
 8003944:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2220      	movs	r2, #32
 800394c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2200      	movs	r2, #0
 8003954:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003956:	2300      	movs	r3, #0
}
 8003958:	4618      	mov	r0, r3
 800395a:	3708      	adds	r7, #8
 800395c:	46bd      	mov	sp, r7
 800395e:	bd80      	pop	{r7, pc}

08003960 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b08a      	sub	sp, #40	@ 0x28
 8003964:	af02      	add	r7, sp, #8
 8003966:	60f8      	str	r0, [r7, #12]
 8003968:	60b9      	str	r1, [r7, #8]
 800396a:	603b      	str	r3, [r7, #0]
 800396c:	4613      	mov	r3, r2
 800396e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003970:	2300      	movs	r3, #0
 8003972:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800397a:	b2db      	uxtb	r3, r3
 800397c:	2b20      	cmp	r3, #32
 800397e:	d175      	bne.n	8003a6c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003980:	68bb      	ldr	r3, [r7, #8]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d002      	beq.n	800398c <HAL_UART_Transmit+0x2c>
 8003986:	88fb      	ldrh	r3, [r7, #6]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d101      	bne.n	8003990 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800398c:	2301      	movs	r3, #1
 800398e:	e06e      	b.n	8003a6e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	2200      	movs	r2, #0
 8003994:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	2221      	movs	r2, #33	@ 0x21
 800399a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800399e:	f7fe fb41 	bl	8002024 <HAL_GetTick>
 80039a2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	88fa      	ldrh	r2, [r7, #6]
 80039a8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	88fa      	ldrh	r2, [r7, #6]
 80039ae:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	689b      	ldr	r3, [r3, #8]
 80039b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80039b8:	d108      	bne.n	80039cc <HAL_UART_Transmit+0x6c>
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	691b      	ldr	r3, [r3, #16]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d104      	bne.n	80039cc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80039c2:	2300      	movs	r3, #0
 80039c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	61bb      	str	r3, [r7, #24]
 80039ca:	e003      	b.n	80039d4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80039d0:	2300      	movs	r3, #0
 80039d2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80039d4:	e02e      	b.n	8003a34 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	9300      	str	r3, [sp, #0]
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	2200      	movs	r2, #0
 80039de:	2180      	movs	r1, #128	@ 0x80
 80039e0:	68f8      	ldr	r0, [r7, #12]
 80039e2:	f000 f8df 	bl	8003ba4 <UART_WaitOnFlagUntilTimeout>
 80039e6:	4603      	mov	r3, r0
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d005      	beq.n	80039f8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	2220      	movs	r2, #32
 80039f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80039f4:	2303      	movs	r3, #3
 80039f6:	e03a      	b.n	8003a6e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80039f8:	69fb      	ldr	r3, [r7, #28]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d10b      	bne.n	8003a16 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80039fe:	69bb      	ldr	r3, [r7, #24]
 8003a00:	881b      	ldrh	r3, [r3, #0]
 8003a02:	461a      	mov	r2, r3
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a0c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003a0e:	69bb      	ldr	r3, [r7, #24]
 8003a10:	3302      	adds	r3, #2
 8003a12:	61bb      	str	r3, [r7, #24]
 8003a14:	e007      	b.n	8003a26 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a16:	69fb      	ldr	r3, [r7, #28]
 8003a18:	781a      	ldrb	r2, [r3, #0]
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003a20:	69fb      	ldr	r3, [r7, #28]
 8003a22:	3301      	adds	r3, #1
 8003a24:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003a2a:	b29b      	uxth	r3, r3
 8003a2c:	3b01      	subs	r3, #1
 8003a2e:	b29a      	uxth	r2, r3
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003a38:	b29b      	uxth	r3, r3
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d1cb      	bne.n	80039d6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	9300      	str	r3, [sp, #0]
 8003a42:	697b      	ldr	r3, [r7, #20]
 8003a44:	2200      	movs	r2, #0
 8003a46:	2140      	movs	r1, #64	@ 0x40
 8003a48:	68f8      	ldr	r0, [r7, #12]
 8003a4a:	f000 f8ab 	bl	8003ba4 <UART_WaitOnFlagUntilTimeout>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d005      	beq.n	8003a60 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	2220      	movs	r2, #32
 8003a58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003a5c:	2303      	movs	r3, #3
 8003a5e:	e006      	b.n	8003a6e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2220      	movs	r2, #32
 8003a64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	e000      	b.n	8003a6e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003a6c:	2302      	movs	r3, #2
  }
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	3720      	adds	r7, #32
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}

08003a76 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a76:	b580      	push	{r7, lr}
 8003a78:	b08a      	sub	sp, #40	@ 0x28
 8003a7a:	af02      	add	r7, sp, #8
 8003a7c:	60f8      	str	r0, [r7, #12]
 8003a7e:	60b9      	str	r1, [r7, #8]
 8003a80:	603b      	str	r3, [r7, #0]
 8003a82:	4613      	mov	r3, r2
 8003a84:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003a86:	2300      	movs	r3, #0
 8003a88:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003a90:	b2db      	uxtb	r3, r3
 8003a92:	2b20      	cmp	r3, #32
 8003a94:	f040 8081 	bne.w	8003b9a <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d002      	beq.n	8003aa4 <HAL_UART_Receive+0x2e>
 8003a9e:	88fb      	ldrh	r3, [r7, #6]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d101      	bne.n	8003aa8 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	e079      	b.n	8003b9c <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	2222      	movs	r2, #34	@ 0x22
 8003ab2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003abc:	f7fe fab2 	bl	8002024 <HAL_GetTick>
 8003ac0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	88fa      	ldrh	r2, [r7, #6]
 8003ac6:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	88fa      	ldrh	r2, [r7, #6]
 8003acc:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	689b      	ldr	r3, [r3, #8]
 8003ad2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ad6:	d108      	bne.n	8003aea <HAL_UART_Receive+0x74>
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	691b      	ldr	r3, [r3, #16]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d104      	bne.n	8003aea <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003ae4:	68bb      	ldr	r3, [r7, #8]
 8003ae6:	61bb      	str	r3, [r7, #24]
 8003ae8:	e003      	b.n	8003af2 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8003aea:	68bb      	ldr	r3, [r7, #8]
 8003aec:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003aee:	2300      	movs	r3, #0
 8003af0:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003af2:	e047      	b.n	8003b84 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	9300      	str	r3, [sp, #0]
 8003af8:	697b      	ldr	r3, [r7, #20]
 8003afa:	2200      	movs	r2, #0
 8003afc:	2120      	movs	r1, #32
 8003afe:	68f8      	ldr	r0, [r7, #12]
 8003b00:	f000 f850 	bl	8003ba4 <UART_WaitOnFlagUntilTimeout>
 8003b04:	4603      	mov	r3, r0
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d005      	beq.n	8003b16 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	2220      	movs	r2, #32
 8003b0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8003b12:	2303      	movs	r3, #3
 8003b14:	e042      	b.n	8003b9c <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8003b16:	69fb      	ldr	r3, [r7, #28]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d10c      	bne.n	8003b36 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	b29b      	uxth	r3, r3
 8003b24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b28:	b29a      	uxth	r2, r3
 8003b2a:	69bb      	ldr	r3, [r7, #24]
 8003b2c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003b2e:	69bb      	ldr	r3, [r7, #24]
 8003b30:	3302      	adds	r3, #2
 8003b32:	61bb      	str	r3, [r7, #24]
 8003b34:	e01f      	b.n	8003b76 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	689b      	ldr	r3, [r3, #8]
 8003b3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b3e:	d007      	beq.n	8003b50 <HAL_UART_Receive+0xda>
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	689b      	ldr	r3, [r3, #8]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d10a      	bne.n	8003b5e <HAL_UART_Receive+0xe8>
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	691b      	ldr	r3, [r3, #16]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d106      	bne.n	8003b5e <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	b2da      	uxtb	r2, r3
 8003b58:	69fb      	ldr	r3, [r7, #28]
 8003b5a:	701a      	strb	r2, [r3, #0]
 8003b5c:	e008      	b.n	8003b70 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	b2db      	uxtb	r3, r3
 8003b66:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003b6a:	b2da      	uxtb	r2, r3
 8003b6c:	69fb      	ldr	r3, [r7, #28]
 8003b6e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8003b70:	69fb      	ldr	r3, [r7, #28]
 8003b72:	3301      	adds	r3, #1
 8003b74:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003b7a:	b29b      	uxth	r3, r3
 8003b7c:	3b01      	subs	r3, #1
 8003b7e:	b29a      	uxth	r2, r3
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003b88:	b29b      	uxth	r3, r3
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d1b2      	bne.n	8003af4 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	2220      	movs	r2, #32
 8003b92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8003b96:	2300      	movs	r3, #0
 8003b98:	e000      	b.n	8003b9c <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8003b9a:	2302      	movs	r3, #2
  }
}
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	3720      	adds	r7, #32
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bd80      	pop	{r7, pc}

08003ba4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b086      	sub	sp, #24
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	60f8      	str	r0, [r7, #12]
 8003bac:	60b9      	str	r1, [r7, #8]
 8003bae:	603b      	str	r3, [r7, #0]
 8003bb0:	4613      	mov	r3, r2
 8003bb2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003bb4:	e03b      	b.n	8003c2e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bb6:	6a3b      	ldr	r3, [r7, #32]
 8003bb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bbc:	d037      	beq.n	8003c2e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bbe:	f7fe fa31 	bl	8002024 <HAL_GetTick>
 8003bc2:	4602      	mov	r2, r0
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	1ad3      	subs	r3, r2, r3
 8003bc8:	6a3a      	ldr	r2, [r7, #32]
 8003bca:	429a      	cmp	r2, r3
 8003bcc:	d302      	bcc.n	8003bd4 <UART_WaitOnFlagUntilTimeout+0x30>
 8003bce:	6a3b      	ldr	r3, [r7, #32]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d101      	bne.n	8003bd8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003bd4:	2303      	movs	r3, #3
 8003bd6:	e03a      	b.n	8003c4e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	68db      	ldr	r3, [r3, #12]
 8003bde:	f003 0304 	and.w	r3, r3, #4
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d023      	beq.n	8003c2e <UART_WaitOnFlagUntilTimeout+0x8a>
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	2b80      	cmp	r3, #128	@ 0x80
 8003bea:	d020      	beq.n	8003c2e <UART_WaitOnFlagUntilTimeout+0x8a>
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	2b40      	cmp	r3, #64	@ 0x40
 8003bf0:	d01d      	beq.n	8003c2e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f003 0308 	and.w	r3, r3, #8
 8003bfc:	2b08      	cmp	r3, #8
 8003bfe:	d116      	bne.n	8003c2e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003c00:	2300      	movs	r3, #0
 8003c02:	617b      	str	r3, [r7, #20]
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	617b      	str	r3, [r7, #20]
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	617b      	str	r3, [r7, #20]
 8003c14:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003c16:	68f8      	ldr	r0, [r7, #12]
 8003c18:	f000 f81d 	bl	8003c56 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	2208      	movs	r2, #8
 8003c20:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	2200      	movs	r2, #0
 8003c26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	e00f      	b.n	8003c4e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	68bb      	ldr	r3, [r7, #8]
 8003c36:	4013      	ands	r3, r2
 8003c38:	68ba      	ldr	r2, [r7, #8]
 8003c3a:	429a      	cmp	r2, r3
 8003c3c:	bf0c      	ite	eq
 8003c3e:	2301      	moveq	r3, #1
 8003c40:	2300      	movne	r3, #0
 8003c42:	b2db      	uxtb	r3, r3
 8003c44:	461a      	mov	r2, r3
 8003c46:	79fb      	ldrb	r3, [r7, #7]
 8003c48:	429a      	cmp	r2, r3
 8003c4a:	d0b4      	beq.n	8003bb6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c4c:	2300      	movs	r3, #0
}
 8003c4e:	4618      	mov	r0, r3
 8003c50:	3718      	adds	r7, #24
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bd80      	pop	{r7, pc}

08003c56 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003c56:	b480      	push	{r7}
 8003c58:	b095      	sub	sp, #84	@ 0x54
 8003c5a:	af00      	add	r7, sp, #0
 8003c5c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	330c      	adds	r3, #12
 8003c64:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c68:	e853 3f00 	ldrex	r3, [r3]
 8003c6c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003c6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c70:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003c74:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	330c      	adds	r3, #12
 8003c7c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003c7e:	643a      	str	r2, [r7, #64]	@ 0x40
 8003c80:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c82:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003c84:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003c86:	e841 2300 	strex	r3, r2, [r1]
 8003c8a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003c8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d1e5      	bne.n	8003c5e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	3314      	adds	r3, #20
 8003c98:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c9a:	6a3b      	ldr	r3, [r7, #32]
 8003c9c:	e853 3f00 	ldrex	r3, [r3]
 8003ca0:	61fb      	str	r3, [r7, #28]
   return(result);
 8003ca2:	69fb      	ldr	r3, [r7, #28]
 8003ca4:	f023 0301 	bic.w	r3, r3, #1
 8003ca8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	3314      	adds	r3, #20
 8003cb0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003cb2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003cb4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cb6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003cb8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003cba:	e841 2300 	strex	r3, r2, [r1]
 8003cbe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d1e5      	bne.n	8003c92 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cca:	2b01      	cmp	r3, #1
 8003ccc:	d119      	bne.n	8003d02 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	330c      	adds	r3, #12
 8003cd4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	e853 3f00 	ldrex	r3, [r3]
 8003cdc:	60bb      	str	r3, [r7, #8]
   return(result);
 8003cde:	68bb      	ldr	r3, [r7, #8]
 8003ce0:	f023 0310 	bic.w	r3, r3, #16
 8003ce4:	647b      	str	r3, [r7, #68]	@ 0x44
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	330c      	adds	r3, #12
 8003cec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003cee:	61ba      	str	r2, [r7, #24]
 8003cf0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cf2:	6979      	ldr	r1, [r7, #20]
 8003cf4:	69ba      	ldr	r2, [r7, #24]
 8003cf6:	e841 2300 	strex	r3, r2, [r1]
 8003cfa:	613b      	str	r3, [r7, #16]
   return(result);
 8003cfc:	693b      	ldr	r3, [r7, #16]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d1e5      	bne.n	8003cce <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2220      	movs	r2, #32
 8003d06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003d10:	bf00      	nop
 8003d12:	3754      	adds	r7, #84	@ 0x54
 8003d14:	46bd      	mov	sp, r7
 8003d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1a:	4770      	bx	lr

08003d1c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003d1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d20:	b0c0      	sub	sp, #256	@ 0x100
 8003d22:	af00      	add	r7, sp, #0
 8003d24:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	691b      	ldr	r3, [r3, #16]
 8003d30:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003d34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d38:	68d9      	ldr	r1, [r3, #12]
 8003d3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d3e:	681a      	ldr	r2, [r3, #0]
 8003d40:	ea40 0301 	orr.w	r3, r0, r1
 8003d44:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003d46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d4a:	689a      	ldr	r2, [r3, #8]
 8003d4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d50:	691b      	ldr	r3, [r3, #16]
 8003d52:	431a      	orrs	r2, r3
 8003d54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d58:	695b      	ldr	r3, [r3, #20]
 8003d5a:	431a      	orrs	r2, r3
 8003d5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d60:	69db      	ldr	r3, [r3, #28]
 8003d62:	4313      	orrs	r3, r2
 8003d64:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003d68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	68db      	ldr	r3, [r3, #12]
 8003d70:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003d74:	f021 010c 	bic.w	r1, r1, #12
 8003d78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d7c:	681a      	ldr	r2, [r3, #0]
 8003d7e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003d82:	430b      	orrs	r3, r1
 8003d84:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003d86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	695b      	ldr	r3, [r3, #20]
 8003d8e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003d92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d96:	6999      	ldr	r1, [r3, #24]
 8003d98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d9c:	681a      	ldr	r2, [r3, #0]
 8003d9e:	ea40 0301 	orr.w	r3, r0, r1
 8003da2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003da4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	4b8f      	ldr	r3, [pc, #572]	@ (8003fe8 <UART_SetConfig+0x2cc>)
 8003dac:	429a      	cmp	r2, r3
 8003dae:	d005      	beq.n	8003dbc <UART_SetConfig+0xa0>
 8003db0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003db4:	681a      	ldr	r2, [r3, #0]
 8003db6:	4b8d      	ldr	r3, [pc, #564]	@ (8003fec <UART_SetConfig+0x2d0>)
 8003db8:	429a      	cmp	r2, r3
 8003dba:	d104      	bne.n	8003dc6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003dbc:	f7ff f924 	bl	8003008 <HAL_RCC_GetPCLK2Freq>
 8003dc0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003dc4:	e003      	b.n	8003dce <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003dc6:	f7ff f90b 	bl	8002fe0 <HAL_RCC_GetPCLK1Freq>
 8003dca:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003dce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dd2:	69db      	ldr	r3, [r3, #28]
 8003dd4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003dd8:	f040 810c 	bne.w	8003ff4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003ddc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003de0:	2200      	movs	r2, #0
 8003de2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003de6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003dea:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003dee:	4622      	mov	r2, r4
 8003df0:	462b      	mov	r3, r5
 8003df2:	1891      	adds	r1, r2, r2
 8003df4:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003df6:	415b      	adcs	r3, r3
 8003df8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003dfa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003dfe:	4621      	mov	r1, r4
 8003e00:	eb12 0801 	adds.w	r8, r2, r1
 8003e04:	4629      	mov	r1, r5
 8003e06:	eb43 0901 	adc.w	r9, r3, r1
 8003e0a:	f04f 0200 	mov.w	r2, #0
 8003e0e:	f04f 0300 	mov.w	r3, #0
 8003e12:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003e16:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003e1a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003e1e:	4690      	mov	r8, r2
 8003e20:	4699      	mov	r9, r3
 8003e22:	4623      	mov	r3, r4
 8003e24:	eb18 0303 	adds.w	r3, r8, r3
 8003e28:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003e2c:	462b      	mov	r3, r5
 8003e2e:	eb49 0303 	adc.w	r3, r9, r3
 8003e32:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003e36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003e42:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003e46:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003e4a:	460b      	mov	r3, r1
 8003e4c:	18db      	adds	r3, r3, r3
 8003e4e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003e50:	4613      	mov	r3, r2
 8003e52:	eb42 0303 	adc.w	r3, r2, r3
 8003e56:	657b      	str	r3, [r7, #84]	@ 0x54
 8003e58:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003e5c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003e60:	f7fc ff22 	bl	8000ca8 <__aeabi_uldivmod>
 8003e64:	4602      	mov	r2, r0
 8003e66:	460b      	mov	r3, r1
 8003e68:	4b61      	ldr	r3, [pc, #388]	@ (8003ff0 <UART_SetConfig+0x2d4>)
 8003e6a:	fba3 2302 	umull	r2, r3, r3, r2
 8003e6e:	095b      	lsrs	r3, r3, #5
 8003e70:	011c      	lsls	r4, r3, #4
 8003e72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e76:	2200      	movs	r2, #0
 8003e78:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003e7c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003e80:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003e84:	4642      	mov	r2, r8
 8003e86:	464b      	mov	r3, r9
 8003e88:	1891      	adds	r1, r2, r2
 8003e8a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003e8c:	415b      	adcs	r3, r3
 8003e8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003e90:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003e94:	4641      	mov	r1, r8
 8003e96:	eb12 0a01 	adds.w	sl, r2, r1
 8003e9a:	4649      	mov	r1, r9
 8003e9c:	eb43 0b01 	adc.w	fp, r3, r1
 8003ea0:	f04f 0200 	mov.w	r2, #0
 8003ea4:	f04f 0300 	mov.w	r3, #0
 8003ea8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003eac:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003eb0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003eb4:	4692      	mov	sl, r2
 8003eb6:	469b      	mov	fp, r3
 8003eb8:	4643      	mov	r3, r8
 8003eba:	eb1a 0303 	adds.w	r3, sl, r3
 8003ebe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003ec2:	464b      	mov	r3, r9
 8003ec4:	eb4b 0303 	adc.w	r3, fp, r3
 8003ec8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003ecc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003ed8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003edc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003ee0:	460b      	mov	r3, r1
 8003ee2:	18db      	adds	r3, r3, r3
 8003ee4:	643b      	str	r3, [r7, #64]	@ 0x40
 8003ee6:	4613      	mov	r3, r2
 8003ee8:	eb42 0303 	adc.w	r3, r2, r3
 8003eec:	647b      	str	r3, [r7, #68]	@ 0x44
 8003eee:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003ef2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003ef6:	f7fc fed7 	bl	8000ca8 <__aeabi_uldivmod>
 8003efa:	4602      	mov	r2, r0
 8003efc:	460b      	mov	r3, r1
 8003efe:	4611      	mov	r1, r2
 8003f00:	4b3b      	ldr	r3, [pc, #236]	@ (8003ff0 <UART_SetConfig+0x2d4>)
 8003f02:	fba3 2301 	umull	r2, r3, r3, r1
 8003f06:	095b      	lsrs	r3, r3, #5
 8003f08:	2264      	movs	r2, #100	@ 0x64
 8003f0a:	fb02 f303 	mul.w	r3, r2, r3
 8003f0e:	1acb      	subs	r3, r1, r3
 8003f10:	00db      	lsls	r3, r3, #3
 8003f12:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003f16:	4b36      	ldr	r3, [pc, #216]	@ (8003ff0 <UART_SetConfig+0x2d4>)
 8003f18:	fba3 2302 	umull	r2, r3, r3, r2
 8003f1c:	095b      	lsrs	r3, r3, #5
 8003f1e:	005b      	lsls	r3, r3, #1
 8003f20:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003f24:	441c      	add	r4, r3
 8003f26:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003f30:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003f34:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003f38:	4642      	mov	r2, r8
 8003f3a:	464b      	mov	r3, r9
 8003f3c:	1891      	adds	r1, r2, r2
 8003f3e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003f40:	415b      	adcs	r3, r3
 8003f42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f44:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003f48:	4641      	mov	r1, r8
 8003f4a:	1851      	adds	r1, r2, r1
 8003f4c:	6339      	str	r1, [r7, #48]	@ 0x30
 8003f4e:	4649      	mov	r1, r9
 8003f50:	414b      	adcs	r3, r1
 8003f52:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f54:	f04f 0200 	mov.w	r2, #0
 8003f58:	f04f 0300 	mov.w	r3, #0
 8003f5c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003f60:	4659      	mov	r1, fp
 8003f62:	00cb      	lsls	r3, r1, #3
 8003f64:	4651      	mov	r1, sl
 8003f66:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003f6a:	4651      	mov	r1, sl
 8003f6c:	00ca      	lsls	r2, r1, #3
 8003f6e:	4610      	mov	r0, r2
 8003f70:	4619      	mov	r1, r3
 8003f72:	4603      	mov	r3, r0
 8003f74:	4642      	mov	r2, r8
 8003f76:	189b      	adds	r3, r3, r2
 8003f78:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003f7c:	464b      	mov	r3, r9
 8003f7e:	460a      	mov	r2, r1
 8003f80:	eb42 0303 	adc.w	r3, r2, r3
 8003f84:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003f88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	2200      	movs	r2, #0
 8003f90:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003f94:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003f98:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003f9c:	460b      	mov	r3, r1
 8003f9e:	18db      	adds	r3, r3, r3
 8003fa0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003fa2:	4613      	mov	r3, r2
 8003fa4:	eb42 0303 	adc.w	r3, r2, r3
 8003fa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003faa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003fae:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003fb2:	f7fc fe79 	bl	8000ca8 <__aeabi_uldivmod>
 8003fb6:	4602      	mov	r2, r0
 8003fb8:	460b      	mov	r3, r1
 8003fba:	4b0d      	ldr	r3, [pc, #52]	@ (8003ff0 <UART_SetConfig+0x2d4>)
 8003fbc:	fba3 1302 	umull	r1, r3, r3, r2
 8003fc0:	095b      	lsrs	r3, r3, #5
 8003fc2:	2164      	movs	r1, #100	@ 0x64
 8003fc4:	fb01 f303 	mul.w	r3, r1, r3
 8003fc8:	1ad3      	subs	r3, r2, r3
 8003fca:	00db      	lsls	r3, r3, #3
 8003fcc:	3332      	adds	r3, #50	@ 0x32
 8003fce:	4a08      	ldr	r2, [pc, #32]	@ (8003ff0 <UART_SetConfig+0x2d4>)
 8003fd0:	fba2 2303 	umull	r2, r3, r2, r3
 8003fd4:	095b      	lsrs	r3, r3, #5
 8003fd6:	f003 0207 	and.w	r2, r3, #7
 8003fda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4422      	add	r2, r4
 8003fe2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003fe4:	e106      	b.n	80041f4 <UART_SetConfig+0x4d8>
 8003fe6:	bf00      	nop
 8003fe8:	40011000 	.word	0x40011000
 8003fec:	40011400 	.word	0x40011400
 8003ff0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003ff4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003ffe:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004002:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004006:	4642      	mov	r2, r8
 8004008:	464b      	mov	r3, r9
 800400a:	1891      	adds	r1, r2, r2
 800400c:	6239      	str	r1, [r7, #32]
 800400e:	415b      	adcs	r3, r3
 8004010:	627b      	str	r3, [r7, #36]	@ 0x24
 8004012:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004016:	4641      	mov	r1, r8
 8004018:	1854      	adds	r4, r2, r1
 800401a:	4649      	mov	r1, r9
 800401c:	eb43 0501 	adc.w	r5, r3, r1
 8004020:	f04f 0200 	mov.w	r2, #0
 8004024:	f04f 0300 	mov.w	r3, #0
 8004028:	00eb      	lsls	r3, r5, #3
 800402a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800402e:	00e2      	lsls	r2, r4, #3
 8004030:	4614      	mov	r4, r2
 8004032:	461d      	mov	r5, r3
 8004034:	4643      	mov	r3, r8
 8004036:	18e3      	adds	r3, r4, r3
 8004038:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800403c:	464b      	mov	r3, r9
 800403e:	eb45 0303 	adc.w	r3, r5, r3
 8004042:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004046:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800404a:	685b      	ldr	r3, [r3, #4]
 800404c:	2200      	movs	r2, #0
 800404e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004052:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004056:	f04f 0200 	mov.w	r2, #0
 800405a:	f04f 0300 	mov.w	r3, #0
 800405e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004062:	4629      	mov	r1, r5
 8004064:	008b      	lsls	r3, r1, #2
 8004066:	4621      	mov	r1, r4
 8004068:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800406c:	4621      	mov	r1, r4
 800406e:	008a      	lsls	r2, r1, #2
 8004070:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004074:	f7fc fe18 	bl	8000ca8 <__aeabi_uldivmod>
 8004078:	4602      	mov	r2, r0
 800407a:	460b      	mov	r3, r1
 800407c:	4b60      	ldr	r3, [pc, #384]	@ (8004200 <UART_SetConfig+0x4e4>)
 800407e:	fba3 2302 	umull	r2, r3, r3, r2
 8004082:	095b      	lsrs	r3, r3, #5
 8004084:	011c      	lsls	r4, r3, #4
 8004086:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800408a:	2200      	movs	r2, #0
 800408c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004090:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004094:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004098:	4642      	mov	r2, r8
 800409a:	464b      	mov	r3, r9
 800409c:	1891      	adds	r1, r2, r2
 800409e:	61b9      	str	r1, [r7, #24]
 80040a0:	415b      	adcs	r3, r3
 80040a2:	61fb      	str	r3, [r7, #28]
 80040a4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80040a8:	4641      	mov	r1, r8
 80040aa:	1851      	adds	r1, r2, r1
 80040ac:	6139      	str	r1, [r7, #16]
 80040ae:	4649      	mov	r1, r9
 80040b0:	414b      	adcs	r3, r1
 80040b2:	617b      	str	r3, [r7, #20]
 80040b4:	f04f 0200 	mov.w	r2, #0
 80040b8:	f04f 0300 	mov.w	r3, #0
 80040bc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80040c0:	4659      	mov	r1, fp
 80040c2:	00cb      	lsls	r3, r1, #3
 80040c4:	4651      	mov	r1, sl
 80040c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80040ca:	4651      	mov	r1, sl
 80040cc:	00ca      	lsls	r2, r1, #3
 80040ce:	4610      	mov	r0, r2
 80040d0:	4619      	mov	r1, r3
 80040d2:	4603      	mov	r3, r0
 80040d4:	4642      	mov	r2, r8
 80040d6:	189b      	adds	r3, r3, r2
 80040d8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80040dc:	464b      	mov	r3, r9
 80040de:	460a      	mov	r2, r1
 80040e0:	eb42 0303 	adc.w	r3, r2, r3
 80040e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80040e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	2200      	movs	r2, #0
 80040f0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80040f2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80040f4:	f04f 0200 	mov.w	r2, #0
 80040f8:	f04f 0300 	mov.w	r3, #0
 80040fc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004100:	4649      	mov	r1, r9
 8004102:	008b      	lsls	r3, r1, #2
 8004104:	4641      	mov	r1, r8
 8004106:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800410a:	4641      	mov	r1, r8
 800410c:	008a      	lsls	r2, r1, #2
 800410e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004112:	f7fc fdc9 	bl	8000ca8 <__aeabi_uldivmod>
 8004116:	4602      	mov	r2, r0
 8004118:	460b      	mov	r3, r1
 800411a:	4611      	mov	r1, r2
 800411c:	4b38      	ldr	r3, [pc, #224]	@ (8004200 <UART_SetConfig+0x4e4>)
 800411e:	fba3 2301 	umull	r2, r3, r3, r1
 8004122:	095b      	lsrs	r3, r3, #5
 8004124:	2264      	movs	r2, #100	@ 0x64
 8004126:	fb02 f303 	mul.w	r3, r2, r3
 800412a:	1acb      	subs	r3, r1, r3
 800412c:	011b      	lsls	r3, r3, #4
 800412e:	3332      	adds	r3, #50	@ 0x32
 8004130:	4a33      	ldr	r2, [pc, #204]	@ (8004200 <UART_SetConfig+0x4e4>)
 8004132:	fba2 2303 	umull	r2, r3, r2, r3
 8004136:	095b      	lsrs	r3, r3, #5
 8004138:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800413c:	441c      	add	r4, r3
 800413e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004142:	2200      	movs	r2, #0
 8004144:	673b      	str	r3, [r7, #112]	@ 0x70
 8004146:	677a      	str	r2, [r7, #116]	@ 0x74
 8004148:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800414c:	4642      	mov	r2, r8
 800414e:	464b      	mov	r3, r9
 8004150:	1891      	adds	r1, r2, r2
 8004152:	60b9      	str	r1, [r7, #8]
 8004154:	415b      	adcs	r3, r3
 8004156:	60fb      	str	r3, [r7, #12]
 8004158:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800415c:	4641      	mov	r1, r8
 800415e:	1851      	adds	r1, r2, r1
 8004160:	6039      	str	r1, [r7, #0]
 8004162:	4649      	mov	r1, r9
 8004164:	414b      	adcs	r3, r1
 8004166:	607b      	str	r3, [r7, #4]
 8004168:	f04f 0200 	mov.w	r2, #0
 800416c:	f04f 0300 	mov.w	r3, #0
 8004170:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004174:	4659      	mov	r1, fp
 8004176:	00cb      	lsls	r3, r1, #3
 8004178:	4651      	mov	r1, sl
 800417a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800417e:	4651      	mov	r1, sl
 8004180:	00ca      	lsls	r2, r1, #3
 8004182:	4610      	mov	r0, r2
 8004184:	4619      	mov	r1, r3
 8004186:	4603      	mov	r3, r0
 8004188:	4642      	mov	r2, r8
 800418a:	189b      	adds	r3, r3, r2
 800418c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800418e:	464b      	mov	r3, r9
 8004190:	460a      	mov	r2, r1
 8004192:	eb42 0303 	adc.w	r3, r2, r3
 8004196:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004198:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	2200      	movs	r2, #0
 80041a0:	663b      	str	r3, [r7, #96]	@ 0x60
 80041a2:	667a      	str	r2, [r7, #100]	@ 0x64
 80041a4:	f04f 0200 	mov.w	r2, #0
 80041a8:	f04f 0300 	mov.w	r3, #0
 80041ac:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80041b0:	4649      	mov	r1, r9
 80041b2:	008b      	lsls	r3, r1, #2
 80041b4:	4641      	mov	r1, r8
 80041b6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80041ba:	4641      	mov	r1, r8
 80041bc:	008a      	lsls	r2, r1, #2
 80041be:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80041c2:	f7fc fd71 	bl	8000ca8 <__aeabi_uldivmod>
 80041c6:	4602      	mov	r2, r0
 80041c8:	460b      	mov	r3, r1
 80041ca:	4b0d      	ldr	r3, [pc, #52]	@ (8004200 <UART_SetConfig+0x4e4>)
 80041cc:	fba3 1302 	umull	r1, r3, r3, r2
 80041d0:	095b      	lsrs	r3, r3, #5
 80041d2:	2164      	movs	r1, #100	@ 0x64
 80041d4:	fb01 f303 	mul.w	r3, r1, r3
 80041d8:	1ad3      	subs	r3, r2, r3
 80041da:	011b      	lsls	r3, r3, #4
 80041dc:	3332      	adds	r3, #50	@ 0x32
 80041de:	4a08      	ldr	r2, [pc, #32]	@ (8004200 <UART_SetConfig+0x4e4>)
 80041e0:	fba2 2303 	umull	r2, r3, r2, r3
 80041e4:	095b      	lsrs	r3, r3, #5
 80041e6:	f003 020f 	and.w	r2, r3, #15
 80041ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4422      	add	r2, r4
 80041f2:	609a      	str	r2, [r3, #8]
}
 80041f4:	bf00      	nop
 80041f6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80041fa:	46bd      	mov	sp, r7
 80041fc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004200:	51eb851f 	.word	0x51eb851f

08004204 <__cvt>:
 8004204:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004208:	ec57 6b10 	vmov	r6, r7, d0
 800420c:	2f00      	cmp	r7, #0
 800420e:	460c      	mov	r4, r1
 8004210:	4619      	mov	r1, r3
 8004212:	463b      	mov	r3, r7
 8004214:	bfbb      	ittet	lt
 8004216:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800421a:	461f      	movlt	r7, r3
 800421c:	2300      	movge	r3, #0
 800421e:	232d      	movlt	r3, #45	@ 0x2d
 8004220:	700b      	strb	r3, [r1, #0]
 8004222:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004224:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004228:	4691      	mov	r9, r2
 800422a:	f023 0820 	bic.w	r8, r3, #32
 800422e:	bfbc      	itt	lt
 8004230:	4632      	movlt	r2, r6
 8004232:	4616      	movlt	r6, r2
 8004234:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004238:	d005      	beq.n	8004246 <__cvt+0x42>
 800423a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800423e:	d100      	bne.n	8004242 <__cvt+0x3e>
 8004240:	3401      	adds	r4, #1
 8004242:	2102      	movs	r1, #2
 8004244:	e000      	b.n	8004248 <__cvt+0x44>
 8004246:	2103      	movs	r1, #3
 8004248:	ab03      	add	r3, sp, #12
 800424a:	9301      	str	r3, [sp, #4]
 800424c:	ab02      	add	r3, sp, #8
 800424e:	9300      	str	r3, [sp, #0]
 8004250:	ec47 6b10 	vmov	d0, r6, r7
 8004254:	4653      	mov	r3, sl
 8004256:	4622      	mov	r2, r4
 8004258:	f000 fe9e 	bl	8004f98 <_dtoa_r>
 800425c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004260:	4605      	mov	r5, r0
 8004262:	d119      	bne.n	8004298 <__cvt+0x94>
 8004264:	f019 0f01 	tst.w	r9, #1
 8004268:	d00e      	beq.n	8004288 <__cvt+0x84>
 800426a:	eb00 0904 	add.w	r9, r0, r4
 800426e:	2200      	movs	r2, #0
 8004270:	2300      	movs	r3, #0
 8004272:	4630      	mov	r0, r6
 8004274:	4639      	mov	r1, r7
 8004276:	f7fc fc57 	bl	8000b28 <__aeabi_dcmpeq>
 800427a:	b108      	cbz	r0, 8004280 <__cvt+0x7c>
 800427c:	f8cd 900c 	str.w	r9, [sp, #12]
 8004280:	2230      	movs	r2, #48	@ 0x30
 8004282:	9b03      	ldr	r3, [sp, #12]
 8004284:	454b      	cmp	r3, r9
 8004286:	d31e      	bcc.n	80042c6 <__cvt+0xc2>
 8004288:	9b03      	ldr	r3, [sp, #12]
 800428a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800428c:	1b5b      	subs	r3, r3, r5
 800428e:	4628      	mov	r0, r5
 8004290:	6013      	str	r3, [r2, #0]
 8004292:	b004      	add	sp, #16
 8004294:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004298:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800429c:	eb00 0904 	add.w	r9, r0, r4
 80042a0:	d1e5      	bne.n	800426e <__cvt+0x6a>
 80042a2:	7803      	ldrb	r3, [r0, #0]
 80042a4:	2b30      	cmp	r3, #48	@ 0x30
 80042a6:	d10a      	bne.n	80042be <__cvt+0xba>
 80042a8:	2200      	movs	r2, #0
 80042aa:	2300      	movs	r3, #0
 80042ac:	4630      	mov	r0, r6
 80042ae:	4639      	mov	r1, r7
 80042b0:	f7fc fc3a 	bl	8000b28 <__aeabi_dcmpeq>
 80042b4:	b918      	cbnz	r0, 80042be <__cvt+0xba>
 80042b6:	f1c4 0401 	rsb	r4, r4, #1
 80042ba:	f8ca 4000 	str.w	r4, [sl]
 80042be:	f8da 3000 	ldr.w	r3, [sl]
 80042c2:	4499      	add	r9, r3
 80042c4:	e7d3      	b.n	800426e <__cvt+0x6a>
 80042c6:	1c59      	adds	r1, r3, #1
 80042c8:	9103      	str	r1, [sp, #12]
 80042ca:	701a      	strb	r2, [r3, #0]
 80042cc:	e7d9      	b.n	8004282 <__cvt+0x7e>

080042ce <__exponent>:
 80042ce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80042d0:	2900      	cmp	r1, #0
 80042d2:	bfba      	itte	lt
 80042d4:	4249      	neglt	r1, r1
 80042d6:	232d      	movlt	r3, #45	@ 0x2d
 80042d8:	232b      	movge	r3, #43	@ 0x2b
 80042da:	2909      	cmp	r1, #9
 80042dc:	7002      	strb	r2, [r0, #0]
 80042de:	7043      	strb	r3, [r0, #1]
 80042e0:	dd29      	ble.n	8004336 <__exponent+0x68>
 80042e2:	f10d 0307 	add.w	r3, sp, #7
 80042e6:	461d      	mov	r5, r3
 80042e8:	270a      	movs	r7, #10
 80042ea:	461a      	mov	r2, r3
 80042ec:	fbb1 f6f7 	udiv	r6, r1, r7
 80042f0:	fb07 1416 	mls	r4, r7, r6, r1
 80042f4:	3430      	adds	r4, #48	@ 0x30
 80042f6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80042fa:	460c      	mov	r4, r1
 80042fc:	2c63      	cmp	r4, #99	@ 0x63
 80042fe:	f103 33ff 	add.w	r3, r3, #4294967295
 8004302:	4631      	mov	r1, r6
 8004304:	dcf1      	bgt.n	80042ea <__exponent+0x1c>
 8004306:	3130      	adds	r1, #48	@ 0x30
 8004308:	1e94      	subs	r4, r2, #2
 800430a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800430e:	1c41      	adds	r1, r0, #1
 8004310:	4623      	mov	r3, r4
 8004312:	42ab      	cmp	r3, r5
 8004314:	d30a      	bcc.n	800432c <__exponent+0x5e>
 8004316:	f10d 0309 	add.w	r3, sp, #9
 800431a:	1a9b      	subs	r3, r3, r2
 800431c:	42ac      	cmp	r4, r5
 800431e:	bf88      	it	hi
 8004320:	2300      	movhi	r3, #0
 8004322:	3302      	adds	r3, #2
 8004324:	4403      	add	r3, r0
 8004326:	1a18      	subs	r0, r3, r0
 8004328:	b003      	add	sp, #12
 800432a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800432c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004330:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004334:	e7ed      	b.n	8004312 <__exponent+0x44>
 8004336:	2330      	movs	r3, #48	@ 0x30
 8004338:	3130      	adds	r1, #48	@ 0x30
 800433a:	7083      	strb	r3, [r0, #2]
 800433c:	70c1      	strb	r1, [r0, #3]
 800433e:	1d03      	adds	r3, r0, #4
 8004340:	e7f1      	b.n	8004326 <__exponent+0x58>
	...

08004344 <_printf_float>:
 8004344:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004348:	b08d      	sub	sp, #52	@ 0x34
 800434a:	460c      	mov	r4, r1
 800434c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004350:	4616      	mov	r6, r2
 8004352:	461f      	mov	r7, r3
 8004354:	4605      	mov	r5, r0
 8004356:	f000 fd1f 	bl	8004d98 <_localeconv_r>
 800435a:	6803      	ldr	r3, [r0, #0]
 800435c:	9304      	str	r3, [sp, #16]
 800435e:	4618      	mov	r0, r3
 8004360:	f7fb ffb6 	bl	80002d0 <strlen>
 8004364:	2300      	movs	r3, #0
 8004366:	930a      	str	r3, [sp, #40]	@ 0x28
 8004368:	f8d8 3000 	ldr.w	r3, [r8]
 800436c:	9005      	str	r0, [sp, #20]
 800436e:	3307      	adds	r3, #7
 8004370:	f023 0307 	bic.w	r3, r3, #7
 8004374:	f103 0208 	add.w	r2, r3, #8
 8004378:	f894 a018 	ldrb.w	sl, [r4, #24]
 800437c:	f8d4 b000 	ldr.w	fp, [r4]
 8004380:	f8c8 2000 	str.w	r2, [r8]
 8004384:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004388:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800438c:	9307      	str	r3, [sp, #28]
 800438e:	f8cd 8018 	str.w	r8, [sp, #24]
 8004392:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004396:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800439a:	4b9c      	ldr	r3, [pc, #624]	@ (800460c <_printf_float+0x2c8>)
 800439c:	f04f 32ff 	mov.w	r2, #4294967295
 80043a0:	f7fc fbf4 	bl	8000b8c <__aeabi_dcmpun>
 80043a4:	bb70      	cbnz	r0, 8004404 <_printf_float+0xc0>
 80043a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80043aa:	4b98      	ldr	r3, [pc, #608]	@ (800460c <_printf_float+0x2c8>)
 80043ac:	f04f 32ff 	mov.w	r2, #4294967295
 80043b0:	f7fc fbce 	bl	8000b50 <__aeabi_dcmple>
 80043b4:	bb30      	cbnz	r0, 8004404 <_printf_float+0xc0>
 80043b6:	2200      	movs	r2, #0
 80043b8:	2300      	movs	r3, #0
 80043ba:	4640      	mov	r0, r8
 80043bc:	4649      	mov	r1, r9
 80043be:	f7fc fbbd 	bl	8000b3c <__aeabi_dcmplt>
 80043c2:	b110      	cbz	r0, 80043ca <_printf_float+0x86>
 80043c4:	232d      	movs	r3, #45	@ 0x2d
 80043c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80043ca:	4a91      	ldr	r2, [pc, #580]	@ (8004610 <_printf_float+0x2cc>)
 80043cc:	4b91      	ldr	r3, [pc, #580]	@ (8004614 <_printf_float+0x2d0>)
 80043ce:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80043d2:	bf8c      	ite	hi
 80043d4:	4690      	movhi	r8, r2
 80043d6:	4698      	movls	r8, r3
 80043d8:	2303      	movs	r3, #3
 80043da:	6123      	str	r3, [r4, #16]
 80043dc:	f02b 0304 	bic.w	r3, fp, #4
 80043e0:	6023      	str	r3, [r4, #0]
 80043e2:	f04f 0900 	mov.w	r9, #0
 80043e6:	9700      	str	r7, [sp, #0]
 80043e8:	4633      	mov	r3, r6
 80043ea:	aa0b      	add	r2, sp, #44	@ 0x2c
 80043ec:	4621      	mov	r1, r4
 80043ee:	4628      	mov	r0, r5
 80043f0:	f000 f9d2 	bl	8004798 <_printf_common>
 80043f4:	3001      	adds	r0, #1
 80043f6:	f040 808d 	bne.w	8004514 <_printf_float+0x1d0>
 80043fa:	f04f 30ff 	mov.w	r0, #4294967295
 80043fe:	b00d      	add	sp, #52	@ 0x34
 8004400:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004404:	4642      	mov	r2, r8
 8004406:	464b      	mov	r3, r9
 8004408:	4640      	mov	r0, r8
 800440a:	4649      	mov	r1, r9
 800440c:	f7fc fbbe 	bl	8000b8c <__aeabi_dcmpun>
 8004410:	b140      	cbz	r0, 8004424 <_printf_float+0xe0>
 8004412:	464b      	mov	r3, r9
 8004414:	2b00      	cmp	r3, #0
 8004416:	bfbc      	itt	lt
 8004418:	232d      	movlt	r3, #45	@ 0x2d
 800441a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800441e:	4a7e      	ldr	r2, [pc, #504]	@ (8004618 <_printf_float+0x2d4>)
 8004420:	4b7e      	ldr	r3, [pc, #504]	@ (800461c <_printf_float+0x2d8>)
 8004422:	e7d4      	b.n	80043ce <_printf_float+0x8a>
 8004424:	6863      	ldr	r3, [r4, #4]
 8004426:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800442a:	9206      	str	r2, [sp, #24]
 800442c:	1c5a      	adds	r2, r3, #1
 800442e:	d13b      	bne.n	80044a8 <_printf_float+0x164>
 8004430:	2306      	movs	r3, #6
 8004432:	6063      	str	r3, [r4, #4]
 8004434:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004438:	2300      	movs	r3, #0
 800443a:	6022      	str	r2, [r4, #0]
 800443c:	9303      	str	r3, [sp, #12]
 800443e:	ab0a      	add	r3, sp, #40	@ 0x28
 8004440:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004444:	ab09      	add	r3, sp, #36	@ 0x24
 8004446:	9300      	str	r3, [sp, #0]
 8004448:	6861      	ldr	r1, [r4, #4]
 800444a:	ec49 8b10 	vmov	d0, r8, r9
 800444e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004452:	4628      	mov	r0, r5
 8004454:	f7ff fed6 	bl	8004204 <__cvt>
 8004458:	9b06      	ldr	r3, [sp, #24]
 800445a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800445c:	2b47      	cmp	r3, #71	@ 0x47
 800445e:	4680      	mov	r8, r0
 8004460:	d129      	bne.n	80044b6 <_printf_float+0x172>
 8004462:	1cc8      	adds	r0, r1, #3
 8004464:	db02      	blt.n	800446c <_printf_float+0x128>
 8004466:	6863      	ldr	r3, [r4, #4]
 8004468:	4299      	cmp	r1, r3
 800446a:	dd41      	ble.n	80044f0 <_printf_float+0x1ac>
 800446c:	f1aa 0a02 	sub.w	sl, sl, #2
 8004470:	fa5f fa8a 	uxtb.w	sl, sl
 8004474:	3901      	subs	r1, #1
 8004476:	4652      	mov	r2, sl
 8004478:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800447c:	9109      	str	r1, [sp, #36]	@ 0x24
 800447e:	f7ff ff26 	bl	80042ce <__exponent>
 8004482:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004484:	1813      	adds	r3, r2, r0
 8004486:	2a01      	cmp	r2, #1
 8004488:	4681      	mov	r9, r0
 800448a:	6123      	str	r3, [r4, #16]
 800448c:	dc02      	bgt.n	8004494 <_printf_float+0x150>
 800448e:	6822      	ldr	r2, [r4, #0]
 8004490:	07d2      	lsls	r2, r2, #31
 8004492:	d501      	bpl.n	8004498 <_printf_float+0x154>
 8004494:	3301      	adds	r3, #1
 8004496:	6123      	str	r3, [r4, #16]
 8004498:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800449c:	2b00      	cmp	r3, #0
 800449e:	d0a2      	beq.n	80043e6 <_printf_float+0xa2>
 80044a0:	232d      	movs	r3, #45	@ 0x2d
 80044a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80044a6:	e79e      	b.n	80043e6 <_printf_float+0xa2>
 80044a8:	9a06      	ldr	r2, [sp, #24]
 80044aa:	2a47      	cmp	r2, #71	@ 0x47
 80044ac:	d1c2      	bne.n	8004434 <_printf_float+0xf0>
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d1c0      	bne.n	8004434 <_printf_float+0xf0>
 80044b2:	2301      	movs	r3, #1
 80044b4:	e7bd      	b.n	8004432 <_printf_float+0xee>
 80044b6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80044ba:	d9db      	bls.n	8004474 <_printf_float+0x130>
 80044bc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80044c0:	d118      	bne.n	80044f4 <_printf_float+0x1b0>
 80044c2:	2900      	cmp	r1, #0
 80044c4:	6863      	ldr	r3, [r4, #4]
 80044c6:	dd0b      	ble.n	80044e0 <_printf_float+0x19c>
 80044c8:	6121      	str	r1, [r4, #16]
 80044ca:	b913      	cbnz	r3, 80044d2 <_printf_float+0x18e>
 80044cc:	6822      	ldr	r2, [r4, #0]
 80044ce:	07d0      	lsls	r0, r2, #31
 80044d0:	d502      	bpl.n	80044d8 <_printf_float+0x194>
 80044d2:	3301      	adds	r3, #1
 80044d4:	440b      	add	r3, r1
 80044d6:	6123      	str	r3, [r4, #16]
 80044d8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80044da:	f04f 0900 	mov.w	r9, #0
 80044de:	e7db      	b.n	8004498 <_printf_float+0x154>
 80044e0:	b913      	cbnz	r3, 80044e8 <_printf_float+0x1a4>
 80044e2:	6822      	ldr	r2, [r4, #0]
 80044e4:	07d2      	lsls	r2, r2, #31
 80044e6:	d501      	bpl.n	80044ec <_printf_float+0x1a8>
 80044e8:	3302      	adds	r3, #2
 80044ea:	e7f4      	b.n	80044d6 <_printf_float+0x192>
 80044ec:	2301      	movs	r3, #1
 80044ee:	e7f2      	b.n	80044d6 <_printf_float+0x192>
 80044f0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80044f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80044f6:	4299      	cmp	r1, r3
 80044f8:	db05      	blt.n	8004506 <_printf_float+0x1c2>
 80044fa:	6823      	ldr	r3, [r4, #0]
 80044fc:	6121      	str	r1, [r4, #16]
 80044fe:	07d8      	lsls	r0, r3, #31
 8004500:	d5ea      	bpl.n	80044d8 <_printf_float+0x194>
 8004502:	1c4b      	adds	r3, r1, #1
 8004504:	e7e7      	b.n	80044d6 <_printf_float+0x192>
 8004506:	2900      	cmp	r1, #0
 8004508:	bfd4      	ite	le
 800450a:	f1c1 0202 	rsble	r2, r1, #2
 800450e:	2201      	movgt	r2, #1
 8004510:	4413      	add	r3, r2
 8004512:	e7e0      	b.n	80044d6 <_printf_float+0x192>
 8004514:	6823      	ldr	r3, [r4, #0]
 8004516:	055a      	lsls	r2, r3, #21
 8004518:	d407      	bmi.n	800452a <_printf_float+0x1e6>
 800451a:	6923      	ldr	r3, [r4, #16]
 800451c:	4642      	mov	r2, r8
 800451e:	4631      	mov	r1, r6
 8004520:	4628      	mov	r0, r5
 8004522:	47b8      	blx	r7
 8004524:	3001      	adds	r0, #1
 8004526:	d12b      	bne.n	8004580 <_printf_float+0x23c>
 8004528:	e767      	b.n	80043fa <_printf_float+0xb6>
 800452a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800452e:	f240 80dd 	bls.w	80046ec <_printf_float+0x3a8>
 8004532:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004536:	2200      	movs	r2, #0
 8004538:	2300      	movs	r3, #0
 800453a:	f7fc faf5 	bl	8000b28 <__aeabi_dcmpeq>
 800453e:	2800      	cmp	r0, #0
 8004540:	d033      	beq.n	80045aa <_printf_float+0x266>
 8004542:	4a37      	ldr	r2, [pc, #220]	@ (8004620 <_printf_float+0x2dc>)
 8004544:	2301      	movs	r3, #1
 8004546:	4631      	mov	r1, r6
 8004548:	4628      	mov	r0, r5
 800454a:	47b8      	blx	r7
 800454c:	3001      	adds	r0, #1
 800454e:	f43f af54 	beq.w	80043fa <_printf_float+0xb6>
 8004552:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004556:	4543      	cmp	r3, r8
 8004558:	db02      	blt.n	8004560 <_printf_float+0x21c>
 800455a:	6823      	ldr	r3, [r4, #0]
 800455c:	07d8      	lsls	r0, r3, #31
 800455e:	d50f      	bpl.n	8004580 <_printf_float+0x23c>
 8004560:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004564:	4631      	mov	r1, r6
 8004566:	4628      	mov	r0, r5
 8004568:	47b8      	blx	r7
 800456a:	3001      	adds	r0, #1
 800456c:	f43f af45 	beq.w	80043fa <_printf_float+0xb6>
 8004570:	f04f 0900 	mov.w	r9, #0
 8004574:	f108 38ff 	add.w	r8, r8, #4294967295
 8004578:	f104 0a1a 	add.w	sl, r4, #26
 800457c:	45c8      	cmp	r8, r9
 800457e:	dc09      	bgt.n	8004594 <_printf_float+0x250>
 8004580:	6823      	ldr	r3, [r4, #0]
 8004582:	079b      	lsls	r3, r3, #30
 8004584:	f100 8103 	bmi.w	800478e <_printf_float+0x44a>
 8004588:	68e0      	ldr	r0, [r4, #12]
 800458a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800458c:	4298      	cmp	r0, r3
 800458e:	bfb8      	it	lt
 8004590:	4618      	movlt	r0, r3
 8004592:	e734      	b.n	80043fe <_printf_float+0xba>
 8004594:	2301      	movs	r3, #1
 8004596:	4652      	mov	r2, sl
 8004598:	4631      	mov	r1, r6
 800459a:	4628      	mov	r0, r5
 800459c:	47b8      	blx	r7
 800459e:	3001      	adds	r0, #1
 80045a0:	f43f af2b 	beq.w	80043fa <_printf_float+0xb6>
 80045a4:	f109 0901 	add.w	r9, r9, #1
 80045a8:	e7e8      	b.n	800457c <_printf_float+0x238>
 80045aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	dc39      	bgt.n	8004624 <_printf_float+0x2e0>
 80045b0:	4a1b      	ldr	r2, [pc, #108]	@ (8004620 <_printf_float+0x2dc>)
 80045b2:	2301      	movs	r3, #1
 80045b4:	4631      	mov	r1, r6
 80045b6:	4628      	mov	r0, r5
 80045b8:	47b8      	blx	r7
 80045ba:	3001      	adds	r0, #1
 80045bc:	f43f af1d 	beq.w	80043fa <_printf_float+0xb6>
 80045c0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80045c4:	ea59 0303 	orrs.w	r3, r9, r3
 80045c8:	d102      	bne.n	80045d0 <_printf_float+0x28c>
 80045ca:	6823      	ldr	r3, [r4, #0]
 80045cc:	07d9      	lsls	r1, r3, #31
 80045ce:	d5d7      	bpl.n	8004580 <_printf_float+0x23c>
 80045d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80045d4:	4631      	mov	r1, r6
 80045d6:	4628      	mov	r0, r5
 80045d8:	47b8      	blx	r7
 80045da:	3001      	adds	r0, #1
 80045dc:	f43f af0d 	beq.w	80043fa <_printf_float+0xb6>
 80045e0:	f04f 0a00 	mov.w	sl, #0
 80045e4:	f104 0b1a 	add.w	fp, r4, #26
 80045e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80045ea:	425b      	negs	r3, r3
 80045ec:	4553      	cmp	r3, sl
 80045ee:	dc01      	bgt.n	80045f4 <_printf_float+0x2b0>
 80045f0:	464b      	mov	r3, r9
 80045f2:	e793      	b.n	800451c <_printf_float+0x1d8>
 80045f4:	2301      	movs	r3, #1
 80045f6:	465a      	mov	r2, fp
 80045f8:	4631      	mov	r1, r6
 80045fa:	4628      	mov	r0, r5
 80045fc:	47b8      	blx	r7
 80045fe:	3001      	adds	r0, #1
 8004600:	f43f aefb 	beq.w	80043fa <_printf_float+0xb6>
 8004604:	f10a 0a01 	add.w	sl, sl, #1
 8004608:	e7ee      	b.n	80045e8 <_printf_float+0x2a4>
 800460a:	bf00      	nop
 800460c:	7fefffff 	.word	0x7fefffff
 8004610:	080079d0 	.word	0x080079d0
 8004614:	080079cc 	.word	0x080079cc
 8004618:	080079d8 	.word	0x080079d8
 800461c:	080079d4 	.word	0x080079d4
 8004620:	08007b0b 	.word	0x08007b0b
 8004624:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004626:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800462a:	4553      	cmp	r3, sl
 800462c:	bfa8      	it	ge
 800462e:	4653      	movge	r3, sl
 8004630:	2b00      	cmp	r3, #0
 8004632:	4699      	mov	r9, r3
 8004634:	dc36      	bgt.n	80046a4 <_printf_float+0x360>
 8004636:	f04f 0b00 	mov.w	fp, #0
 800463a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800463e:	f104 021a 	add.w	r2, r4, #26
 8004642:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004644:	9306      	str	r3, [sp, #24]
 8004646:	eba3 0309 	sub.w	r3, r3, r9
 800464a:	455b      	cmp	r3, fp
 800464c:	dc31      	bgt.n	80046b2 <_printf_float+0x36e>
 800464e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004650:	459a      	cmp	sl, r3
 8004652:	dc3a      	bgt.n	80046ca <_printf_float+0x386>
 8004654:	6823      	ldr	r3, [r4, #0]
 8004656:	07da      	lsls	r2, r3, #31
 8004658:	d437      	bmi.n	80046ca <_printf_float+0x386>
 800465a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800465c:	ebaa 0903 	sub.w	r9, sl, r3
 8004660:	9b06      	ldr	r3, [sp, #24]
 8004662:	ebaa 0303 	sub.w	r3, sl, r3
 8004666:	4599      	cmp	r9, r3
 8004668:	bfa8      	it	ge
 800466a:	4699      	movge	r9, r3
 800466c:	f1b9 0f00 	cmp.w	r9, #0
 8004670:	dc33      	bgt.n	80046da <_printf_float+0x396>
 8004672:	f04f 0800 	mov.w	r8, #0
 8004676:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800467a:	f104 0b1a 	add.w	fp, r4, #26
 800467e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004680:	ebaa 0303 	sub.w	r3, sl, r3
 8004684:	eba3 0309 	sub.w	r3, r3, r9
 8004688:	4543      	cmp	r3, r8
 800468a:	f77f af79 	ble.w	8004580 <_printf_float+0x23c>
 800468e:	2301      	movs	r3, #1
 8004690:	465a      	mov	r2, fp
 8004692:	4631      	mov	r1, r6
 8004694:	4628      	mov	r0, r5
 8004696:	47b8      	blx	r7
 8004698:	3001      	adds	r0, #1
 800469a:	f43f aeae 	beq.w	80043fa <_printf_float+0xb6>
 800469e:	f108 0801 	add.w	r8, r8, #1
 80046a2:	e7ec      	b.n	800467e <_printf_float+0x33a>
 80046a4:	4642      	mov	r2, r8
 80046a6:	4631      	mov	r1, r6
 80046a8:	4628      	mov	r0, r5
 80046aa:	47b8      	blx	r7
 80046ac:	3001      	adds	r0, #1
 80046ae:	d1c2      	bne.n	8004636 <_printf_float+0x2f2>
 80046b0:	e6a3      	b.n	80043fa <_printf_float+0xb6>
 80046b2:	2301      	movs	r3, #1
 80046b4:	4631      	mov	r1, r6
 80046b6:	4628      	mov	r0, r5
 80046b8:	9206      	str	r2, [sp, #24]
 80046ba:	47b8      	blx	r7
 80046bc:	3001      	adds	r0, #1
 80046be:	f43f ae9c 	beq.w	80043fa <_printf_float+0xb6>
 80046c2:	9a06      	ldr	r2, [sp, #24]
 80046c4:	f10b 0b01 	add.w	fp, fp, #1
 80046c8:	e7bb      	b.n	8004642 <_printf_float+0x2fe>
 80046ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80046ce:	4631      	mov	r1, r6
 80046d0:	4628      	mov	r0, r5
 80046d2:	47b8      	blx	r7
 80046d4:	3001      	adds	r0, #1
 80046d6:	d1c0      	bne.n	800465a <_printf_float+0x316>
 80046d8:	e68f      	b.n	80043fa <_printf_float+0xb6>
 80046da:	9a06      	ldr	r2, [sp, #24]
 80046dc:	464b      	mov	r3, r9
 80046de:	4442      	add	r2, r8
 80046e0:	4631      	mov	r1, r6
 80046e2:	4628      	mov	r0, r5
 80046e4:	47b8      	blx	r7
 80046e6:	3001      	adds	r0, #1
 80046e8:	d1c3      	bne.n	8004672 <_printf_float+0x32e>
 80046ea:	e686      	b.n	80043fa <_printf_float+0xb6>
 80046ec:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80046f0:	f1ba 0f01 	cmp.w	sl, #1
 80046f4:	dc01      	bgt.n	80046fa <_printf_float+0x3b6>
 80046f6:	07db      	lsls	r3, r3, #31
 80046f8:	d536      	bpl.n	8004768 <_printf_float+0x424>
 80046fa:	2301      	movs	r3, #1
 80046fc:	4642      	mov	r2, r8
 80046fe:	4631      	mov	r1, r6
 8004700:	4628      	mov	r0, r5
 8004702:	47b8      	blx	r7
 8004704:	3001      	adds	r0, #1
 8004706:	f43f ae78 	beq.w	80043fa <_printf_float+0xb6>
 800470a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800470e:	4631      	mov	r1, r6
 8004710:	4628      	mov	r0, r5
 8004712:	47b8      	blx	r7
 8004714:	3001      	adds	r0, #1
 8004716:	f43f ae70 	beq.w	80043fa <_printf_float+0xb6>
 800471a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800471e:	2200      	movs	r2, #0
 8004720:	2300      	movs	r3, #0
 8004722:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004726:	f7fc f9ff 	bl	8000b28 <__aeabi_dcmpeq>
 800472a:	b9c0      	cbnz	r0, 800475e <_printf_float+0x41a>
 800472c:	4653      	mov	r3, sl
 800472e:	f108 0201 	add.w	r2, r8, #1
 8004732:	4631      	mov	r1, r6
 8004734:	4628      	mov	r0, r5
 8004736:	47b8      	blx	r7
 8004738:	3001      	adds	r0, #1
 800473a:	d10c      	bne.n	8004756 <_printf_float+0x412>
 800473c:	e65d      	b.n	80043fa <_printf_float+0xb6>
 800473e:	2301      	movs	r3, #1
 8004740:	465a      	mov	r2, fp
 8004742:	4631      	mov	r1, r6
 8004744:	4628      	mov	r0, r5
 8004746:	47b8      	blx	r7
 8004748:	3001      	adds	r0, #1
 800474a:	f43f ae56 	beq.w	80043fa <_printf_float+0xb6>
 800474e:	f108 0801 	add.w	r8, r8, #1
 8004752:	45d0      	cmp	r8, sl
 8004754:	dbf3      	blt.n	800473e <_printf_float+0x3fa>
 8004756:	464b      	mov	r3, r9
 8004758:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800475c:	e6df      	b.n	800451e <_printf_float+0x1da>
 800475e:	f04f 0800 	mov.w	r8, #0
 8004762:	f104 0b1a 	add.w	fp, r4, #26
 8004766:	e7f4      	b.n	8004752 <_printf_float+0x40e>
 8004768:	2301      	movs	r3, #1
 800476a:	4642      	mov	r2, r8
 800476c:	e7e1      	b.n	8004732 <_printf_float+0x3ee>
 800476e:	2301      	movs	r3, #1
 8004770:	464a      	mov	r2, r9
 8004772:	4631      	mov	r1, r6
 8004774:	4628      	mov	r0, r5
 8004776:	47b8      	blx	r7
 8004778:	3001      	adds	r0, #1
 800477a:	f43f ae3e 	beq.w	80043fa <_printf_float+0xb6>
 800477e:	f108 0801 	add.w	r8, r8, #1
 8004782:	68e3      	ldr	r3, [r4, #12]
 8004784:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004786:	1a5b      	subs	r3, r3, r1
 8004788:	4543      	cmp	r3, r8
 800478a:	dcf0      	bgt.n	800476e <_printf_float+0x42a>
 800478c:	e6fc      	b.n	8004588 <_printf_float+0x244>
 800478e:	f04f 0800 	mov.w	r8, #0
 8004792:	f104 0919 	add.w	r9, r4, #25
 8004796:	e7f4      	b.n	8004782 <_printf_float+0x43e>

08004798 <_printf_common>:
 8004798:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800479c:	4616      	mov	r6, r2
 800479e:	4698      	mov	r8, r3
 80047a0:	688a      	ldr	r2, [r1, #8]
 80047a2:	690b      	ldr	r3, [r1, #16]
 80047a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80047a8:	4293      	cmp	r3, r2
 80047aa:	bfb8      	it	lt
 80047ac:	4613      	movlt	r3, r2
 80047ae:	6033      	str	r3, [r6, #0]
 80047b0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80047b4:	4607      	mov	r7, r0
 80047b6:	460c      	mov	r4, r1
 80047b8:	b10a      	cbz	r2, 80047be <_printf_common+0x26>
 80047ba:	3301      	adds	r3, #1
 80047bc:	6033      	str	r3, [r6, #0]
 80047be:	6823      	ldr	r3, [r4, #0]
 80047c0:	0699      	lsls	r1, r3, #26
 80047c2:	bf42      	ittt	mi
 80047c4:	6833      	ldrmi	r3, [r6, #0]
 80047c6:	3302      	addmi	r3, #2
 80047c8:	6033      	strmi	r3, [r6, #0]
 80047ca:	6825      	ldr	r5, [r4, #0]
 80047cc:	f015 0506 	ands.w	r5, r5, #6
 80047d0:	d106      	bne.n	80047e0 <_printf_common+0x48>
 80047d2:	f104 0a19 	add.w	sl, r4, #25
 80047d6:	68e3      	ldr	r3, [r4, #12]
 80047d8:	6832      	ldr	r2, [r6, #0]
 80047da:	1a9b      	subs	r3, r3, r2
 80047dc:	42ab      	cmp	r3, r5
 80047de:	dc26      	bgt.n	800482e <_printf_common+0x96>
 80047e0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80047e4:	6822      	ldr	r2, [r4, #0]
 80047e6:	3b00      	subs	r3, #0
 80047e8:	bf18      	it	ne
 80047ea:	2301      	movne	r3, #1
 80047ec:	0692      	lsls	r2, r2, #26
 80047ee:	d42b      	bmi.n	8004848 <_printf_common+0xb0>
 80047f0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80047f4:	4641      	mov	r1, r8
 80047f6:	4638      	mov	r0, r7
 80047f8:	47c8      	blx	r9
 80047fa:	3001      	adds	r0, #1
 80047fc:	d01e      	beq.n	800483c <_printf_common+0xa4>
 80047fe:	6823      	ldr	r3, [r4, #0]
 8004800:	6922      	ldr	r2, [r4, #16]
 8004802:	f003 0306 	and.w	r3, r3, #6
 8004806:	2b04      	cmp	r3, #4
 8004808:	bf02      	ittt	eq
 800480a:	68e5      	ldreq	r5, [r4, #12]
 800480c:	6833      	ldreq	r3, [r6, #0]
 800480e:	1aed      	subeq	r5, r5, r3
 8004810:	68a3      	ldr	r3, [r4, #8]
 8004812:	bf0c      	ite	eq
 8004814:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004818:	2500      	movne	r5, #0
 800481a:	4293      	cmp	r3, r2
 800481c:	bfc4      	itt	gt
 800481e:	1a9b      	subgt	r3, r3, r2
 8004820:	18ed      	addgt	r5, r5, r3
 8004822:	2600      	movs	r6, #0
 8004824:	341a      	adds	r4, #26
 8004826:	42b5      	cmp	r5, r6
 8004828:	d11a      	bne.n	8004860 <_printf_common+0xc8>
 800482a:	2000      	movs	r0, #0
 800482c:	e008      	b.n	8004840 <_printf_common+0xa8>
 800482e:	2301      	movs	r3, #1
 8004830:	4652      	mov	r2, sl
 8004832:	4641      	mov	r1, r8
 8004834:	4638      	mov	r0, r7
 8004836:	47c8      	blx	r9
 8004838:	3001      	adds	r0, #1
 800483a:	d103      	bne.n	8004844 <_printf_common+0xac>
 800483c:	f04f 30ff 	mov.w	r0, #4294967295
 8004840:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004844:	3501      	adds	r5, #1
 8004846:	e7c6      	b.n	80047d6 <_printf_common+0x3e>
 8004848:	18e1      	adds	r1, r4, r3
 800484a:	1c5a      	adds	r2, r3, #1
 800484c:	2030      	movs	r0, #48	@ 0x30
 800484e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004852:	4422      	add	r2, r4
 8004854:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004858:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800485c:	3302      	adds	r3, #2
 800485e:	e7c7      	b.n	80047f0 <_printf_common+0x58>
 8004860:	2301      	movs	r3, #1
 8004862:	4622      	mov	r2, r4
 8004864:	4641      	mov	r1, r8
 8004866:	4638      	mov	r0, r7
 8004868:	47c8      	blx	r9
 800486a:	3001      	adds	r0, #1
 800486c:	d0e6      	beq.n	800483c <_printf_common+0xa4>
 800486e:	3601      	adds	r6, #1
 8004870:	e7d9      	b.n	8004826 <_printf_common+0x8e>
	...

08004874 <_printf_i>:
 8004874:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004878:	7e0f      	ldrb	r7, [r1, #24]
 800487a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800487c:	2f78      	cmp	r7, #120	@ 0x78
 800487e:	4691      	mov	r9, r2
 8004880:	4680      	mov	r8, r0
 8004882:	460c      	mov	r4, r1
 8004884:	469a      	mov	sl, r3
 8004886:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800488a:	d807      	bhi.n	800489c <_printf_i+0x28>
 800488c:	2f62      	cmp	r7, #98	@ 0x62
 800488e:	d80a      	bhi.n	80048a6 <_printf_i+0x32>
 8004890:	2f00      	cmp	r7, #0
 8004892:	f000 80d1 	beq.w	8004a38 <_printf_i+0x1c4>
 8004896:	2f58      	cmp	r7, #88	@ 0x58
 8004898:	f000 80b8 	beq.w	8004a0c <_printf_i+0x198>
 800489c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80048a0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80048a4:	e03a      	b.n	800491c <_printf_i+0xa8>
 80048a6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80048aa:	2b15      	cmp	r3, #21
 80048ac:	d8f6      	bhi.n	800489c <_printf_i+0x28>
 80048ae:	a101      	add	r1, pc, #4	@ (adr r1, 80048b4 <_printf_i+0x40>)
 80048b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80048b4:	0800490d 	.word	0x0800490d
 80048b8:	08004921 	.word	0x08004921
 80048bc:	0800489d 	.word	0x0800489d
 80048c0:	0800489d 	.word	0x0800489d
 80048c4:	0800489d 	.word	0x0800489d
 80048c8:	0800489d 	.word	0x0800489d
 80048cc:	08004921 	.word	0x08004921
 80048d0:	0800489d 	.word	0x0800489d
 80048d4:	0800489d 	.word	0x0800489d
 80048d8:	0800489d 	.word	0x0800489d
 80048dc:	0800489d 	.word	0x0800489d
 80048e0:	08004a1f 	.word	0x08004a1f
 80048e4:	0800494b 	.word	0x0800494b
 80048e8:	080049d9 	.word	0x080049d9
 80048ec:	0800489d 	.word	0x0800489d
 80048f0:	0800489d 	.word	0x0800489d
 80048f4:	08004a41 	.word	0x08004a41
 80048f8:	0800489d 	.word	0x0800489d
 80048fc:	0800494b 	.word	0x0800494b
 8004900:	0800489d 	.word	0x0800489d
 8004904:	0800489d 	.word	0x0800489d
 8004908:	080049e1 	.word	0x080049e1
 800490c:	6833      	ldr	r3, [r6, #0]
 800490e:	1d1a      	adds	r2, r3, #4
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	6032      	str	r2, [r6, #0]
 8004914:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004918:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800491c:	2301      	movs	r3, #1
 800491e:	e09c      	b.n	8004a5a <_printf_i+0x1e6>
 8004920:	6833      	ldr	r3, [r6, #0]
 8004922:	6820      	ldr	r0, [r4, #0]
 8004924:	1d19      	adds	r1, r3, #4
 8004926:	6031      	str	r1, [r6, #0]
 8004928:	0606      	lsls	r6, r0, #24
 800492a:	d501      	bpl.n	8004930 <_printf_i+0xbc>
 800492c:	681d      	ldr	r5, [r3, #0]
 800492e:	e003      	b.n	8004938 <_printf_i+0xc4>
 8004930:	0645      	lsls	r5, r0, #25
 8004932:	d5fb      	bpl.n	800492c <_printf_i+0xb8>
 8004934:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004938:	2d00      	cmp	r5, #0
 800493a:	da03      	bge.n	8004944 <_printf_i+0xd0>
 800493c:	232d      	movs	r3, #45	@ 0x2d
 800493e:	426d      	negs	r5, r5
 8004940:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004944:	4858      	ldr	r0, [pc, #352]	@ (8004aa8 <_printf_i+0x234>)
 8004946:	230a      	movs	r3, #10
 8004948:	e011      	b.n	800496e <_printf_i+0xfa>
 800494a:	6821      	ldr	r1, [r4, #0]
 800494c:	6833      	ldr	r3, [r6, #0]
 800494e:	0608      	lsls	r0, r1, #24
 8004950:	f853 5b04 	ldr.w	r5, [r3], #4
 8004954:	d402      	bmi.n	800495c <_printf_i+0xe8>
 8004956:	0649      	lsls	r1, r1, #25
 8004958:	bf48      	it	mi
 800495a:	b2ad      	uxthmi	r5, r5
 800495c:	2f6f      	cmp	r7, #111	@ 0x6f
 800495e:	4852      	ldr	r0, [pc, #328]	@ (8004aa8 <_printf_i+0x234>)
 8004960:	6033      	str	r3, [r6, #0]
 8004962:	bf14      	ite	ne
 8004964:	230a      	movne	r3, #10
 8004966:	2308      	moveq	r3, #8
 8004968:	2100      	movs	r1, #0
 800496a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800496e:	6866      	ldr	r6, [r4, #4]
 8004970:	60a6      	str	r6, [r4, #8]
 8004972:	2e00      	cmp	r6, #0
 8004974:	db05      	blt.n	8004982 <_printf_i+0x10e>
 8004976:	6821      	ldr	r1, [r4, #0]
 8004978:	432e      	orrs	r6, r5
 800497a:	f021 0104 	bic.w	r1, r1, #4
 800497e:	6021      	str	r1, [r4, #0]
 8004980:	d04b      	beq.n	8004a1a <_printf_i+0x1a6>
 8004982:	4616      	mov	r6, r2
 8004984:	fbb5 f1f3 	udiv	r1, r5, r3
 8004988:	fb03 5711 	mls	r7, r3, r1, r5
 800498c:	5dc7      	ldrb	r7, [r0, r7]
 800498e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004992:	462f      	mov	r7, r5
 8004994:	42bb      	cmp	r3, r7
 8004996:	460d      	mov	r5, r1
 8004998:	d9f4      	bls.n	8004984 <_printf_i+0x110>
 800499a:	2b08      	cmp	r3, #8
 800499c:	d10b      	bne.n	80049b6 <_printf_i+0x142>
 800499e:	6823      	ldr	r3, [r4, #0]
 80049a0:	07df      	lsls	r7, r3, #31
 80049a2:	d508      	bpl.n	80049b6 <_printf_i+0x142>
 80049a4:	6923      	ldr	r3, [r4, #16]
 80049a6:	6861      	ldr	r1, [r4, #4]
 80049a8:	4299      	cmp	r1, r3
 80049aa:	bfde      	ittt	le
 80049ac:	2330      	movle	r3, #48	@ 0x30
 80049ae:	f806 3c01 	strble.w	r3, [r6, #-1]
 80049b2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80049b6:	1b92      	subs	r2, r2, r6
 80049b8:	6122      	str	r2, [r4, #16]
 80049ba:	f8cd a000 	str.w	sl, [sp]
 80049be:	464b      	mov	r3, r9
 80049c0:	aa03      	add	r2, sp, #12
 80049c2:	4621      	mov	r1, r4
 80049c4:	4640      	mov	r0, r8
 80049c6:	f7ff fee7 	bl	8004798 <_printf_common>
 80049ca:	3001      	adds	r0, #1
 80049cc:	d14a      	bne.n	8004a64 <_printf_i+0x1f0>
 80049ce:	f04f 30ff 	mov.w	r0, #4294967295
 80049d2:	b004      	add	sp, #16
 80049d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049d8:	6823      	ldr	r3, [r4, #0]
 80049da:	f043 0320 	orr.w	r3, r3, #32
 80049de:	6023      	str	r3, [r4, #0]
 80049e0:	4832      	ldr	r0, [pc, #200]	@ (8004aac <_printf_i+0x238>)
 80049e2:	2778      	movs	r7, #120	@ 0x78
 80049e4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80049e8:	6823      	ldr	r3, [r4, #0]
 80049ea:	6831      	ldr	r1, [r6, #0]
 80049ec:	061f      	lsls	r7, r3, #24
 80049ee:	f851 5b04 	ldr.w	r5, [r1], #4
 80049f2:	d402      	bmi.n	80049fa <_printf_i+0x186>
 80049f4:	065f      	lsls	r7, r3, #25
 80049f6:	bf48      	it	mi
 80049f8:	b2ad      	uxthmi	r5, r5
 80049fa:	6031      	str	r1, [r6, #0]
 80049fc:	07d9      	lsls	r1, r3, #31
 80049fe:	bf44      	itt	mi
 8004a00:	f043 0320 	orrmi.w	r3, r3, #32
 8004a04:	6023      	strmi	r3, [r4, #0]
 8004a06:	b11d      	cbz	r5, 8004a10 <_printf_i+0x19c>
 8004a08:	2310      	movs	r3, #16
 8004a0a:	e7ad      	b.n	8004968 <_printf_i+0xf4>
 8004a0c:	4826      	ldr	r0, [pc, #152]	@ (8004aa8 <_printf_i+0x234>)
 8004a0e:	e7e9      	b.n	80049e4 <_printf_i+0x170>
 8004a10:	6823      	ldr	r3, [r4, #0]
 8004a12:	f023 0320 	bic.w	r3, r3, #32
 8004a16:	6023      	str	r3, [r4, #0]
 8004a18:	e7f6      	b.n	8004a08 <_printf_i+0x194>
 8004a1a:	4616      	mov	r6, r2
 8004a1c:	e7bd      	b.n	800499a <_printf_i+0x126>
 8004a1e:	6833      	ldr	r3, [r6, #0]
 8004a20:	6825      	ldr	r5, [r4, #0]
 8004a22:	6961      	ldr	r1, [r4, #20]
 8004a24:	1d18      	adds	r0, r3, #4
 8004a26:	6030      	str	r0, [r6, #0]
 8004a28:	062e      	lsls	r6, r5, #24
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	d501      	bpl.n	8004a32 <_printf_i+0x1be>
 8004a2e:	6019      	str	r1, [r3, #0]
 8004a30:	e002      	b.n	8004a38 <_printf_i+0x1c4>
 8004a32:	0668      	lsls	r0, r5, #25
 8004a34:	d5fb      	bpl.n	8004a2e <_printf_i+0x1ba>
 8004a36:	8019      	strh	r1, [r3, #0]
 8004a38:	2300      	movs	r3, #0
 8004a3a:	6123      	str	r3, [r4, #16]
 8004a3c:	4616      	mov	r6, r2
 8004a3e:	e7bc      	b.n	80049ba <_printf_i+0x146>
 8004a40:	6833      	ldr	r3, [r6, #0]
 8004a42:	1d1a      	adds	r2, r3, #4
 8004a44:	6032      	str	r2, [r6, #0]
 8004a46:	681e      	ldr	r6, [r3, #0]
 8004a48:	6862      	ldr	r2, [r4, #4]
 8004a4a:	2100      	movs	r1, #0
 8004a4c:	4630      	mov	r0, r6
 8004a4e:	f7fb fbef 	bl	8000230 <memchr>
 8004a52:	b108      	cbz	r0, 8004a58 <_printf_i+0x1e4>
 8004a54:	1b80      	subs	r0, r0, r6
 8004a56:	6060      	str	r0, [r4, #4]
 8004a58:	6863      	ldr	r3, [r4, #4]
 8004a5a:	6123      	str	r3, [r4, #16]
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004a62:	e7aa      	b.n	80049ba <_printf_i+0x146>
 8004a64:	6923      	ldr	r3, [r4, #16]
 8004a66:	4632      	mov	r2, r6
 8004a68:	4649      	mov	r1, r9
 8004a6a:	4640      	mov	r0, r8
 8004a6c:	47d0      	blx	sl
 8004a6e:	3001      	adds	r0, #1
 8004a70:	d0ad      	beq.n	80049ce <_printf_i+0x15a>
 8004a72:	6823      	ldr	r3, [r4, #0]
 8004a74:	079b      	lsls	r3, r3, #30
 8004a76:	d413      	bmi.n	8004aa0 <_printf_i+0x22c>
 8004a78:	68e0      	ldr	r0, [r4, #12]
 8004a7a:	9b03      	ldr	r3, [sp, #12]
 8004a7c:	4298      	cmp	r0, r3
 8004a7e:	bfb8      	it	lt
 8004a80:	4618      	movlt	r0, r3
 8004a82:	e7a6      	b.n	80049d2 <_printf_i+0x15e>
 8004a84:	2301      	movs	r3, #1
 8004a86:	4632      	mov	r2, r6
 8004a88:	4649      	mov	r1, r9
 8004a8a:	4640      	mov	r0, r8
 8004a8c:	47d0      	blx	sl
 8004a8e:	3001      	adds	r0, #1
 8004a90:	d09d      	beq.n	80049ce <_printf_i+0x15a>
 8004a92:	3501      	adds	r5, #1
 8004a94:	68e3      	ldr	r3, [r4, #12]
 8004a96:	9903      	ldr	r1, [sp, #12]
 8004a98:	1a5b      	subs	r3, r3, r1
 8004a9a:	42ab      	cmp	r3, r5
 8004a9c:	dcf2      	bgt.n	8004a84 <_printf_i+0x210>
 8004a9e:	e7eb      	b.n	8004a78 <_printf_i+0x204>
 8004aa0:	2500      	movs	r5, #0
 8004aa2:	f104 0619 	add.w	r6, r4, #25
 8004aa6:	e7f5      	b.n	8004a94 <_printf_i+0x220>
 8004aa8:	080079dc 	.word	0x080079dc
 8004aac:	080079ed 	.word	0x080079ed

08004ab0 <std>:
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	b510      	push	{r4, lr}
 8004ab4:	4604      	mov	r4, r0
 8004ab6:	e9c0 3300 	strd	r3, r3, [r0]
 8004aba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004abe:	6083      	str	r3, [r0, #8]
 8004ac0:	8181      	strh	r1, [r0, #12]
 8004ac2:	6643      	str	r3, [r0, #100]	@ 0x64
 8004ac4:	81c2      	strh	r2, [r0, #14]
 8004ac6:	6183      	str	r3, [r0, #24]
 8004ac8:	4619      	mov	r1, r3
 8004aca:	2208      	movs	r2, #8
 8004acc:	305c      	adds	r0, #92	@ 0x5c
 8004ace:	f000 f944 	bl	8004d5a <memset>
 8004ad2:	4b0d      	ldr	r3, [pc, #52]	@ (8004b08 <std+0x58>)
 8004ad4:	6263      	str	r3, [r4, #36]	@ 0x24
 8004ad6:	4b0d      	ldr	r3, [pc, #52]	@ (8004b0c <std+0x5c>)
 8004ad8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004ada:	4b0d      	ldr	r3, [pc, #52]	@ (8004b10 <std+0x60>)
 8004adc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004ade:	4b0d      	ldr	r3, [pc, #52]	@ (8004b14 <std+0x64>)
 8004ae0:	6323      	str	r3, [r4, #48]	@ 0x30
 8004ae2:	4b0d      	ldr	r3, [pc, #52]	@ (8004b18 <std+0x68>)
 8004ae4:	6224      	str	r4, [r4, #32]
 8004ae6:	429c      	cmp	r4, r3
 8004ae8:	d006      	beq.n	8004af8 <std+0x48>
 8004aea:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004aee:	4294      	cmp	r4, r2
 8004af0:	d002      	beq.n	8004af8 <std+0x48>
 8004af2:	33d0      	adds	r3, #208	@ 0xd0
 8004af4:	429c      	cmp	r4, r3
 8004af6:	d105      	bne.n	8004b04 <std+0x54>
 8004af8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004afc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b00:	f000 b9be 	b.w	8004e80 <__retarget_lock_init_recursive>
 8004b04:	bd10      	pop	{r4, pc}
 8004b06:	bf00      	nop
 8004b08:	08004cd1 	.word	0x08004cd1
 8004b0c:	08004cf7 	.word	0x08004cf7
 8004b10:	08004d2f 	.word	0x08004d2f
 8004b14:	08004d53 	.word	0x08004d53
 8004b18:	200006c0 	.word	0x200006c0

08004b1c <stdio_exit_handler>:
 8004b1c:	4a02      	ldr	r2, [pc, #8]	@ (8004b28 <stdio_exit_handler+0xc>)
 8004b1e:	4903      	ldr	r1, [pc, #12]	@ (8004b2c <stdio_exit_handler+0x10>)
 8004b20:	4803      	ldr	r0, [pc, #12]	@ (8004b30 <stdio_exit_handler+0x14>)
 8004b22:	f000 b869 	b.w	8004bf8 <_fwalk_sglue>
 8004b26:	bf00      	nop
 8004b28:	2000000c 	.word	0x2000000c
 8004b2c:	08006e21 	.word	0x08006e21
 8004b30:	2000001c 	.word	0x2000001c

08004b34 <cleanup_stdio>:
 8004b34:	6841      	ldr	r1, [r0, #4]
 8004b36:	4b0c      	ldr	r3, [pc, #48]	@ (8004b68 <cleanup_stdio+0x34>)
 8004b38:	4299      	cmp	r1, r3
 8004b3a:	b510      	push	{r4, lr}
 8004b3c:	4604      	mov	r4, r0
 8004b3e:	d001      	beq.n	8004b44 <cleanup_stdio+0x10>
 8004b40:	f002 f96e 	bl	8006e20 <_fflush_r>
 8004b44:	68a1      	ldr	r1, [r4, #8]
 8004b46:	4b09      	ldr	r3, [pc, #36]	@ (8004b6c <cleanup_stdio+0x38>)
 8004b48:	4299      	cmp	r1, r3
 8004b4a:	d002      	beq.n	8004b52 <cleanup_stdio+0x1e>
 8004b4c:	4620      	mov	r0, r4
 8004b4e:	f002 f967 	bl	8006e20 <_fflush_r>
 8004b52:	68e1      	ldr	r1, [r4, #12]
 8004b54:	4b06      	ldr	r3, [pc, #24]	@ (8004b70 <cleanup_stdio+0x3c>)
 8004b56:	4299      	cmp	r1, r3
 8004b58:	d004      	beq.n	8004b64 <cleanup_stdio+0x30>
 8004b5a:	4620      	mov	r0, r4
 8004b5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b60:	f002 b95e 	b.w	8006e20 <_fflush_r>
 8004b64:	bd10      	pop	{r4, pc}
 8004b66:	bf00      	nop
 8004b68:	200006c0 	.word	0x200006c0
 8004b6c:	20000728 	.word	0x20000728
 8004b70:	20000790 	.word	0x20000790

08004b74 <global_stdio_init.part.0>:
 8004b74:	b510      	push	{r4, lr}
 8004b76:	4b0b      	ldr	r3, [pc, #44]	@ (8004ba4 <global_stdio_init.part.0+0x30>)
 8004b78:	4c0b      	ldr	r4, [pc, #44]	@ (8004ba8 <global_stdio_init.part.0+0x34>)
 8004b7a:	4a0c      	ldr	r2, [pc, #48]	@ (8004bac <global_stdio_init.part.0+0x38>)
 8004b7c:	601a      	str	r2, [r3, #0]
 8004b7e:	4620      	mov	r0, r4
 8004b80:	2200      	movs	r2, #0
 8004b82:	2104      	movs	r1, #4
 8004b84:	f7ff ff94 	bl	8004ab0 <std>
 8004b88:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004b8c:	2201      	movs	r2, #1
 8004b8e:	2109      	movs	r1, #9
 8004b90:	f7ff ff8e 	bl	8004ab0 <std>
 8004b94:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004b98:	2202      	movs	r2, #2
 8004b9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b9e:	2112      	movs	r1, #18
 8004ba0:	f7ff bf86 	b.w	8004ab0 <std>
 8004ba4:	200007f8 	.word	0x200007f8
 8004ba8:	200006c0 	.word	0x200006c0
 8004bac:	08004b1d 	.word	0x08004b1d

08004bb0 <__sfp_lock_acquire>:
 8004bb0:	4801      	ldr	r0, [pc, #4]	@ (8004bb8 <__sfp_lock_acquire+0x8>)
 8004bb2:	f000 b966 	b.w	8004e82 <__retarget_lock_acquire_recursive>
 8004bb6:	bf00      	nop
 8004bb8:	20000801 	.word	0x20000801

08004bbc <__sfp_lock_release>:
 8004bbc:	4801      	ldr	r0, [pc, #4]	@ (8004bc4 <__sfp_lock_release+0x8>)
 8004bbe:	f000 b961 	b.w	8004e84 <__retarget_lock_release_recursive>
 8004bc2:	bf00      	nop
 8004bc4:	20000801 	.word	0x20000801

08004bc8 <__sinit>:
 8004bc8:	b510      	push	{r4, lr}
 8004bca:	4604      	mov	r4, r0
 8004bcc:	f7ff fff0 	bl	8004bb0 <__sfp_lock_acquire>
 8004bd0:	6a23      	ldr	r3, [r4, #32]
 8004bd2:	b11b      	cbz	r3, 8004bdc <__sinit+0x14>
 8004bd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004bd8:	f7ff bff0 	b.w	8004bbc <__sfp_lock_release>
 8004bdc:	4b04      	ldr	r3, [pc, #16]	@ (8004bf0 <__sinit+0x28>)
 8004bde:	6223      	str	r3, [r4, #32]
 8004be0:	4b04      	ldr	r3, [pc, #16]	@ (8004bf4 <__sinit+0x2c>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d1f5      	bne.n	8004bd4 <__sinit+0xc>
 8004be8:	f7ff ffc4 	bl	8004b74 <global_stdio_init.part.0>
 8004bec:	e7f2      	b.n	8004bd4 <__sinit+0xc>
 8004bee:	bf00      	nop
 8004bf0:	08004b35 	.word	0x08004b35
 8004bf4:	200007f8 	.word	0x200007f8

08004bf8 <_fwalk_sglue>:
 8004bf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004bfc:	4607      	mov	r7, r0
 8004bfe:	4688      	mov	r8, r1
 8004c00:	4614      	mov	r4, r2
 8004c02:	2600      	movs	r6, #0
 8004c04:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004c08:	f1b9 0901 	subs.w	r9, r9, #1
 8004c0c:	d505      	bpl.n	8004c1a <_fwalk_sglue+0x22>
 8004c0e:	6824      	ldr	r4, [r4, #0]
 8004c10:	2c00      	cmp	r4, #0
 8004c12:	d1f7      	bne.n	8004c04 <_fwalk_sglue+0xc>
 8004c14:	4630      	mov	r0, r6
 8004c16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c1a:	89ab      	ldrh	r3, [r5, #12]
 8004c1c:	2b01      	cmp	r3, #1
 8004c1e:	d907      	bls.n	8004c30 <_fwalk_sglue+0x38>
 8004c20:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004c24:	3301      	adds	r3, #1
 8004c26:	d003      	beq.n	8004c30 <_fwalk_sglue+0x38>
 8004c28:	4629      	mov	r1, r5
 8004c2a:	4638      	mov	r0, r7
 8004c2c:	47c0      	blx	r8
 8004c2e:	4306      	orrs	r6, r0
 8004c30:	3568      	adds	r5, #104	@ 0x68
 8004c32:	e7e9      	b.n	8004c08 <_fwalk_sglue+0x10>

08004c34 <siprintf>:
 8004c34:	b40e      	push	{r1, r2, r3}
 8004c36:	b510      	push	{r4, lr}
 8004c38:	b09d      	sub	sp, #116	@ 0x74
 8004c3a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004c3c:	9002      	str	r0, [sp, #8]
 8004c3e:	9006      	str	r0, [sp, #24]
 8004c40:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004c44:	480a      	ldr	r0, [pc, #40]	@ (8004c70 <siprintf+0x3c>)
 8004c46:	9107      	str	r1, [sp, #28]
 8004c48:	9104      	str	r1, [sp, #16]
 8004c4a:	490a      	ldr	r1, [pc, #40]	@ (8004c74 <siprintf+0x40>)
 8004c4c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004c50:	9105      	str	r1, [sp, #20]
 8004c52:	2400      	movs	r4, #0
 8004c54:	a902      	add	r1, sp, #8
 8004c56:	6800      	ldr	r0, [r0, #0]
 8004c58:	9301      	str	r3, [sp, #4]
 8004c5a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004c5c:	f001 fc42 	bl	80064e4 <_svfiprintf_r>
 8004c60:	9b02      	ldr	r3, [sp, #8]
 8004c62:	701c      	strb	r4, [r3, #0]
 8004c64:	b01d      	add	sp, #116	@ 0x74
 8004c66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c6a:	b003      	add	sp, #12
 8004c6c:	4770      	bx	lr
 8004c6e:	bf00      	nop
 8004c70:	20000018 	.word	0x20000018
 8004c74:	ffff0208 	.word	0xffff0208

08004c78 <siscanf>:
 8004c78:	b40e      	push	{r1, r2, r3}
 8004c7a:	b570      	push	{r4, r5, r6, lr}
 8004c7c:	b09d      	sub	sp, #116	@ 0x74
 8004c7e:	ac21      	add	r4, sp, #132	@ 0x84
 8004c80:	2500      	movs	r5, #0
 8004c82:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8004c86:	f854 6b04 	ldr.w	r6, [r4], #4
 8004c8a:	f8ad 2014 	strh.w	r2, [sp, #20]
 8004c8e:	951b      	str	r5, [sp, #108]	@ 0x6c
 8004c90:	9002      	str	r0, [sp, #8]
 8004c92:	9006      	str	r0, [sp, #24]
 8004c94:	f7fb fb1c 	bl	80002d0 <strlen>
 8004c98:	4b0b      	ldr	r3, [pc, #44]	@ (8004cc8 <siscanf+0x50>)
 8004c9a:	9003      	str	r0, [sp, #12]
 8004c9c:	9007      	str	r0, [sp, #28]
 8004c9e:	480b      	ldr	r0, [pc, #44]	@ (8004ccc <siscanf+0x54>)
 8004ca0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004ca2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004ca6:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004caa:	4632      	mov	r2, r6
 8004cac:	4623      	mov	r3, r4
 8004cae:	a902      	add	r1, sp, #8
 8004cb0:	6800      	ldr	r0, [r0, #0]
 8004cb2:	950f      	str	r5, [sp, #60]	@ 0x3c
 8004cb4:	9514      	str	r5, [sp, #80]	@ 0x50
 8004cb6:	9401      	str	r4, [sp, #4]
 8004cb8:	f001 fd6a 	bl	8006790 <__ssvfiscanf_r>
 8004cbc:	b01d      	add	sp, #116	@ 0x74
 8004cbe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8004cc2:	b003      	add	sp, #12
 8004cc4:	4770      	bx	lr
 8004cc6:	bf00      	nop
 8004cc8:	08004cf3 	.word	0x08004cf3
 8004ccc:	20000018 	.word	0x20000018

08004cd0 <__sread>:
 8004cd0:	b510      	push	{r4, lr}
 8004cd2:	460c      	mov	r4, r1
 8004cd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004cd8:	f000 f884 	bl	8004de4 <_read_r>
 8004cdc:	2800      	cmp	r0, #0
 8004cde:	bfab      	itete	ge
 8004ce0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004ce2:	89a3      	ldrhlt	r3, [r4, #12]
 8004ce4:	181b      	addge	r3, r3, r0
 8004ce6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004cea:	bfac      	ite	ge
 8004cec:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004cee:	81a3      	strhlt	r3, [r4, #12]
 8004cf0:	bd10      	pop	{r4, pc}

08004cf2 <__seofread>:
 8004cf2:	2000      	movs	r0, #0
 8004cf4:	4770      	bx	lr

08004cf6 <__swrite>:
 8004cf6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004cfa:	461f      	mov	r7, r3
 8004cfc:	898b      	ldrh	r3, [r1, #12]
 8004cfe:	05db      	lsls	r3, r3, #23
 8004d00:	4605      	mov	r5, r0
 8004d02:	460c      	mov	r4, r1
 8004d04:	4616      	mov	r6, r2
 8004d06:	d505      	bpl.n	8004d14 <__swrite+0x1e>
 8004d08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d0c:	2302      	movs	r3, #2
 8004d0e:	2200      	movs	r2, #0
 8004d10:	f000 f856 	bl	8004dc0 <_lseek_r>
 8004d14:	89a3      	ldrh	r3, [r4, #12]
 8004d16:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004d1a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004d1e:	81a3      	strh	r3, [r4, #12]
 8004d20:	4632      	mov	r2, r6
 8004d22:	463b      	mov	r3, r7
 8004d24:	4628      	mov	r0, r5
 8004d26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004d2a:	f000 b86d 	b.w	8004e08 <_write_r>

08004d2e <__sseek>:
 8004d2e:	b510      	push	{r4, lr}
 8004d30:	460c      	mov	r4, r1
 8004d32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d36:	f000 f843 	bl	8004dc0 <_lseek_r>
 8004d3a:	1c43      	adds	r3, r0, #1
 8004d3c:	89a3      	ldrh	r3, [r4, #12]
 8004d3e:	bf15      	itete	ne
 8004d40:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004d42:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004d46:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004d4a:	81a3      	strheq	r3, [r4, #12]
 8004d4c:	bf18      	it	ne
 8004d4e:	81a3      	strhne	r3, [r4, #12]
 8004d50:	bd10      	pop	{r4, pc}

08004d52 <__sclose>:
 8004d52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d56:	f000 b823 	b.w	8004da0 <_close_r>

08004d5a <memset>:
 8004d5a:	4402      	add	r2, r0
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d100      	bne.n	8004d64 <memset+0xa>
 8004d62:	4770      	bx	lr
 8004d64:	f803 1b01 	strb.w	r1, [r3], #1
 8004d68:	e7f9      	b.n	8004d5e <memset+0x4>

08004d6a <strstr>:
 8004d6a:	780a      	ldrb	r2, [r1, #0]
 8004d6c:	b570      	push	{r4, r5, r6, lr}
 8004d6e:	b96a      	cbnz	r2, 8004d8c <strstr+0x22>
 8004d70:	bd70      	pop	{r4, r5, r6, pc}
 8004d72:	429a      	cmp	r2, r3
 8004d74:	d109      	bne.n	8004d8a <strstr+0x20>
 8004d76:	460c      	mov	r4, r1
 8004d78:	4605      	mov	r5, r0
 8004d7a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d0f6      	beq.n	8004d70 <strstr+0x6>
 8004d82:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8004d86:	429e      	cmp	r6, r3
 8004d88:	d0f7      	beq.n	8004d7a <strstr+0x10>
 8004d8a:	3001      	adds	r0, #1
 8004d8c:	7803      	ldrb	r3, [r0, #0]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d1ef      	bne.n	8004d72 <strstr+0x8>
 8004d92:	4618      	mov	r0, r3
 8004d94:	e7ec      	b.n	8004d70 <strstr+0x6>
	...

08004d98 <_localeconv_r>:
 8004d98:	4800      	ldr	r0, [pc, #0]	@ (8004d9c <_localeconv_r+0x4>)
 8004d9a:	4770      	bx	lr
 8004d9c:	20000158 	.word	0x20000158

08004da0 <_close_r>:
 8004da0:	b538      	push	{r3, r4, r5, lr}
 8004da2:	4d06      	ldr	r5, [pc, #24]	@ (8004dbc <_close_r+0x1c>)
 8004da4:	2300      	movs	r3, #0
 8004da6:	4604      	mov	r4, r0
 8004da8:	4608      	mov	r0, r1
 8004daa:	602b      	str	r3, [r5, #0]
 8004dac:	f7fd f82d 	bl	8001e0a <_close>
 8004db0:	1c43      	adds	r3, r0, #1
 8004db2:	d102      	bne.n	8004dba <_close_r+0x1a>
 8004db4:	682b      	ldr	r3, [r5, #0]
 8004db6:	b103      	cbz	r3, 8004dba <_close_r+0x1a>
 8004db8:	6023      	str	r3, [r4, #0]
 8004dba:	bd38      	pop	{r3, r4, r5, pc}
 8004dbc:	200007fc 	.word	0x200007fc

08004dc0 <_lseek_r>:
 8004dc0:	b538      	push	{r3, r4, r5, lr}
 8004dc2:	4d07      	ldr	r5, [pc, #28]	@ (8004de0 <_lseek_r+0x20>)
 8004dc4:	4604      	mov	r4, r0
 8004dc6:	4608      	mov	r0, r1
 8004dc8:	4611      	mov	r1, r2
 8004dca:	2200      	movs	r2, #0
 8004dcc:	602a      	str	r2, [r5, #0]
 8004dce:	461a      	mov	r2, r3
 8004dd0:	f7fd f842 	bl	8001e58 <_lseek>
 8004dd4:	1c43      	adds	r3, r0, #1
 8004dd6:	d102      	bne.n	8004dde <_lseek_r+0x1e>
 8004dd8:	682b      	ldr	r3, [r5, #0]
 8004dda:	b103      	cbz	r3, 8004dde <_lseek_r+0x1e>
 8004ddc:	6023      	str	r3, [r4, #0]
 8004dde:	bd38      	pop	{r3, r4, r5, pc}
 8004de0:	200007fc 	.word	0x200007fc

08004de4 <_read_r>:
 8004de4:	b538      	push	{r3, r4, r5, lr}
 8004de6:	4d07      	ldr	r5, [pc, #28]	@ (8004e04 <_read_r+0x20>)
 8004de8:	4604      	mov	r4, r0
 8004dea:	4608      	mov	r0, r1
 8004dec:	4611      	mov	r1, r2
 8004dee:	2200      	movs	r2, #0
 8004df0:	602a      	str	r2, [r5, #0]
 8004df2:	461a      	mov	r2, r3
 8004df4:	f7fc ffd0 	bl	8001d98 <_read>
 8004df8:	1c43      	adds	r3, r0, #1
 8004dfa:	d102      	bne.n	8004e02 <_read_r+0x1e>
 8004dfc:	682b      	ldr	r3, [r5, #0]
 8004dfe:	b103      	cbz	r3, 8004e02 <_read_r+0x1e>
 8004e00:	6023      	str	r3, [r4, #0]
 8004e02:	bd38      	pop	{r3, r4, r5, pc}
 8004e04:	200007fc 	.word	0x200007fc

08004e08 <_write_r>:
 8004e08:	b538      	push	{r3, r4, r5, lr}
 8004e0a:	4d07      	ldr	r5, [pc, #28]	@ (8004e28 <_write_r+0x20>)
 8004e0c:	4604      	mov	r4, r0
 8004e0e:	4608      	mov	r0, r1
 8004e10:	4611      	mov	r1, r2
 8004e12:	2200      	movs	r2, #0
 8004e14:	602a      	str	r2, [r5, #0]
 8004e16:	461a      	mov	r2, r3
 8004e18:	f7fc ffdb 	bl	8001dd2 <_write>
 8004e1c:	1c43      	adds	r3, r0, #1
 8004e1e:	d102      	bne.n	8004e26 <_write_r+0x1e>
 8004e20:	682b      	ldr	r3, [r5, #0]
 8004e22:	b103      	cbz	r3, 8004e26 <_write_r+0x1e>
 8004e24:	6023      	str	r3, [r4, #0]
 8004e26:	bd38      	pop	{r3, r4, r5, pc}
 8004e28:	200007fc 	.word	0x200007fc

08004e2c <__errno>:
 8004e2c:	4b01      	ldr	r3, [pc, #4]	@ (8004e34 <__errno+0x8>)
 8004e2e:	6818      	ldr	r0, [r3, #0]
 8004e30:	4770      	bx	lr
 8004e32:	bf00      	nop
 8004e34:	20000018 	.word	0x20000018

08004e38 <__libc_init_array>:
 8004e38:	b570      	push	{r4, r5, r6, lr}
 8004e3a:	4d0d      	ldr	r5, [pc, #52]	@ (8004e70 <__libc_init_array+0x38>)
 8004e3c:	4c0d      	ldr	r4, [pc, #52]	@ (8004e74 <__libc_init_array+0x3c>)
 8004e3e:	1b64      	subs	r4, r4, r5
 8004e40:	10a4      	asrs	r4, r4, #2
 8004e42:	2600      	movs	r6, #0
 8004e44:	42a6      	cmp	r6, r4
 8004e46:	d109      	bne.n	8004e5c <__libc_init_array+0x24>
 8004e48:	4d0b      	ldr	r5, [pc, #44]	@ (8004e78 <__libc_init_array+0x40>)
 8004e4a:	4c0c      	ldr	r4, [pc, #48]	@ (8004e7c <__libc_init_array+0x44>)
 8004e4c:	f002 fce6 	bl	800781c <_init>
 8004e50:	1b64      	subs	r4, r4, r5
 8004e52:	10a4      	asrs	r4, r4, #2
 8004e54:	2600      	movs	r6, #0
 8004e56:	42a6      	cmp	r6, r4
 8004e58:	d105      	bne.n	8004e66 <__libc_init_array+0x2e>
 8004e5a:	bd70      	pop	{r4, r5, r6, pc}
 8004e5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e60:	4798      	blx	r3
 8004e62:	3601      	adds	r6, #1
 8004e64:	e7ee      	b.n	8004e44 <__libc_init_array+0xc>
 8004e66:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e6a:	4798      	blx	r3
 8004e6c:	3601      	adds	r6, #1
 8004e6e:	e7f2      	b.n	8004e56 <__libc_init_array+0x1e>
 8004e70:	08007d64 	.word	0x08007d64
 8004e74:	08007d64 	.word	0x08007d64
 8004e78:	08007d64 	.word	0x08007d64
 8004e7c:	08007d68 	.word	0x08007d68

08004e80 <__retarget_lock_init_recursive>:
 8004e80:	4770      	bx	lr

08004e82 <__retarget_lock_acquire_recursive>:
 8004e82:	4770      	bx	lr

08004e84 <__retarget_lock_release_recursive>:
 8004e84:	4770      	bx	lr

08004e86 <quorem>:
 8004e86:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e8a:	6903      	ldr	r3, [r0, #16]
 8004e8c:	690c      	ldr	r4, [r1, #16]
 8004e8e:	42a3      	cmp	r3, r4
 8004e90:	4607      	mov	r7, r0
 8004e92:	db7e      	blt.n	8004f92 <quorem+0x10c>
 8004e94:	3c01      	subs	r4, #1
 8004e96:	f101 0814 	add.w	r8, r1, #20
 8004e9a:	00a3      	lsls	r3, r4, #2
 8004e9c:	f100 0514 	add.w	r5, r0, #20
 8004ea0:	9300      	str	r3, [sp, #0]
 8004ea2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004ea6:	9301      	str	r3, [sp, #4]
 8004ea8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004eac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004eb0:	3301      	adds	r3, #1
 8004eb2:	429a      	cmp	r2, r3
 8004eb4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004eb8:	fbb2 f6f3 	udiv	r6, r2, r3
 8004ebc:	d32e      	bcc.n	8004f1c <quorem+0x96>
 8004ebe:	f04f 0a00 	mov.w	sl, #0
 8004ec2:	46c4      	mov	ip, r8
 8004ec4:	46ae      	mov	lr, r5
 8004ec6:	46d3      	mov	fp, sl
 8004ec8:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004ecc:	b298      	uxth	r0, r3
 8004ece:	fb06 a000 	mla	r0, r6, r0, sl
 8004ed2:	0c02      	lsrs	r2, r0, #16
 8004ed4:	0c1b      	lsrs	r3, r3, #16
 8004ed6:	fb06 2303 	mla	r3, r6, r3, r2
 8004eda:	f8de 2000 	ldr.w	r2, [lr]
 8004ede:	b280      	uxth	r0, r0
 8004ee0:	b292      	uxth	r2, r2
 8004ee2:	1a12      	subs	r2, r2, r0
 8004ee4:	445a      	add	r2, fp
 8004ee6:	f8de 0000 	ldr.w	r0, [lr]
 8004eea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004eee:	b29b      	uxth	r3, r3
 8004ef0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004ef4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004ef8:	b292      	uxth	r2, r2
 8004efa:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004efe:	45e1      	cmp	r9, ip
 8004f00:	f84e 2b04 	str.w	r2, [lr], #4
 8004f04:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004f08:	d2de      	bcs.n	8004ec8 <quorem+0x42>
 8004f0a:	9b00      	ldr	r3, [sp, #0]
 8004f0c:	58eb      	ldr	r3, [r5, r3]
 8004f0e:	b92b      	cbnz	r3, 8004f1c <quorem+0x96>
 8004f10:	9b01      	ldr	r3, [sp, #4]
 8004f12:	3b04      	subs	r3, #4
 8004f14:	429d      	cmp	r5, r3
 8004f16:	461a      	mov	r2, r3
 8004f18:	d32f      	bcc.n	8004f7a <quorem+0xf4>
 8004f1a:	613c      	str	r4, [r7, #16]
 8004f1c:	4638      	mov	r0, r7
 8004f1e:	f001 f97d 	bl	800621c <__mcmp>
 8004f22:	2800      	cmp	r0, #0
 8004f24:	db25      	blt.n	8004f72 <quorem+0xec>
 8004f26:	4629      	mov	r1, r5
 8004f28:	2000      	movs	r0, #0
 8004f2a:	f858 2b04 	ldr.w	r2, [r8], #4
 8004f2e:	f8d1 c000 	ldr.w	ip, [r1]
 8004f32:	fa1f fe82 	uxth.w	lr, r2
 8004f36:	fa1f f38c 	uxth.w	r3, ip
 8004f3a:	eba3 030e 	sub.w	r3, r3, lr
 8004f3e:	4403      	add	r3, r0
 8004f40:	0c12      	lsrs	r2, r2, #16
 8004f42:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004f46:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004f4a:	b29b      	uxth	r3, r3
 8004f4c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004f50:	45c1      	cmp	r9, r8
 8004f52:	f841 3b04 	str.w	r3, [r1], #4
 8004f56:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004f5a:	d2e6      	bcs.n	8004f2a <quorem+0xa4>
 8004f5c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004f60:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004f64:	b922      	cbnz	r2, 8004f70 <quorem+0xea>
 8004f66:	3b04      	subs	r3, #4
 8004f68:	429d      	cmp	r5, r3
 8004f6a:	461a      	mov	r2, r3
 8004f6c:	d30b      	bcc.n	8004f86 <quorem+0x100>
 8004f6e:	613c      	str	r4, [r7, #16]
 8004f70:	3601      	adds	r6, #1
 8004f72:	4630      	mov	r0, r6
 8004f74:	b003      	add	sp, #12
 8004f76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f7a:	6812      	ldr	r2, [r2, #0]
 8004f7c:	3b04      	subs	r3, #4
 8004f7e:	2a00      	cmp	r2, #0
 8004f80:	d1cb      	bne.n	8004f1a <quorem+0x94>
 8004f82:	3c01      	subs	r4, #1
 8004f84:	e7c6      	b.n	8004f14 <quorem+0x8e>
 8004f86:	6812      	ldr	r2, [r2, #0]
 8004f88:	3b04      	subs	r3, #4
 8004f8a:	2a00      	cmp	r2, #0
 8004f8c:	d1ef      	bne.n	8004f6e <quorem+0xe8>
 8004f8e:	3c01      	subs	r4, #1
 8004f90:	e7ea      	b.n	8004f68 <quorem+0xe2>
 8004f92:	2000      	movs	r0, #0
 8004f94:	e7ee      	b.n	8004f74 <quorem+0xee>
	...

08004f98 <_dtoa_r>:
 8004f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f9c:	69c7      	ldr	r7, [r0, #28]
 8004f9e:	b097      	sub	sp, #92	@ 0x5c
 8004fa0:	ed8d 0b04 	vstr	d0, [sp, #16]
 8004fa4:	ec55 4b10 	vmov	r4, r5, d0
 8004fa8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8004faa:	9107      	str	r1, [sp, #28]
 8004fac:	4681      	mov	r9, r0
 8004fae:	920c      	str	r2, [sp, #48]	@ 0x30
 8004fb0:	9311      	str	r3, [sp, #68]	@ 0x44
 8004fb2:	b97f      	cbnz	r7, 8004fd4 <_dtoa_r+0x3c>
 8004fb4:	2010      	movs	r0, #16
 8004fb6:	f000 fe09 	bl	8005bcc <malloc>
 8004fba:	4602      	mov	r2, r0
 8004fbc:	f8c9 001c 	str.w	r0, [r9, #28]
 8004fc0:	b920      	cbnz	r0, 8004fcc <_dtoa_r+0x34>
 8004fc2:	4ba9      	ldr	r3, [pc, #676]	@ (8005268 <_dtoa_r+0x2d0>)
 8004fc4:	21ef      	movs	r1, #239	@ 0xef
 8004fc6:	48a9      	ldr	r0, [pc, #676]	@ (800526c <_dtoa_r+0x2d4>)
 8004fc8:	f001 fffe 	bl	8006fc8 <__assert_func>
 8004fcc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004fd0:	6007      	str	r7, [r0, #0]
 8004fd2:	60c7      	str	r7, [r0, #12]
 8004fd4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004fd8:	6819      	ldr	r1, [r3, #0]
 8004fda:	b159      	cbz	r1, 8004ff4 <_dtoa_r+0x5c>
 8004fdc:	685a      	ldr	r2, [r3, #4]
 8004fde:	604a      	str	r2, [r1, #4]
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	4093      	lsls	r3, r2
 8004fe4:	608b      	str	r3, [r1, #8]
 8004fe6:	4648      	mov	r0, r9
 8004fe8:	f000 fee6 	bl	8005db8 <_Bfree>
 8004fec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	601a      	str	r2, [r3, #0]
 8004ff4:	1e2b      	subs	r3, r5, #0
 8004ff6:	bfb9      	ittee	lt
 8004ff8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004ffc:	9305      	strlt	r3, [sp, #20]
 8004ffe:	2300      	movge	r3, #0
 8005000:	6033      	strge	r3, [r6, #0]
 8005002:	9f05      	ldr	r7, [sp, #20]
 8005004:	4b9a      	ldr	r3, [pc, #616]	@ (8005270 <_dtoa_r+0x2d8>)
 8005006:	bfbc      	itt	lt
 8005008:	2201      	movlt	r2, #1
 800500a:	6032      	strlt	r2, [r6, #0]
 800500c:	43bb      	bics	r3, r7
 800500e:	d112      	bne.n	8005036 <_dtoa_r+0x9e>
 8005010:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005012:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005016:	6013      	str	r3, [r2, #0]
 8005018:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800501c:	4323      	orrs	r3, r4
 800501e:	f000 855a 	beq.w	8005ad6 <_dtoa_r+0xb3e>
 8005022:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005024:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8005284 <_dtoa_r+0x2ec>
 8005028:	2b00      	cmp	r3, #0
 800502a:	f000 855c 	beq.w	8005ae6 <_dtoa_r+0xb4e>
 800502e:	f10a 0303 	add.w	r3, sl, #3
 8005032:	f000 bd56 	b.w	8005ae2 <_dtoa_r+0xb4a>
 8005036:	ed9d 7b04 	vldr	d7, [sp, #16]
 800503a:	2200      	movs	r2, #0
 800503c:	ec51 0b17 	vmov	r0, r1, d7
 8005040:	2300      	movs	r3, #0
 8005042:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8005046:	f7fb fd6f 	bl	8000b28 <__aeabi_dcmpeq>
 800504a:	4680      	mov	r8, r0
 800504c:	b158      	cbz	r0, 8005066 <_dtoa_r+0xce>
 800504e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005050:	2301      	movs	r3, #1
 8005052:	6013      	str	r3, [r2, #0]
 8005054:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005056:	b113      	cbz	r3, 800505e <_dtoa_r+0xc6>
 8005058:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800505a:	4b86      	ldr	r3, [pc, #536]	@ (8005274 <_dtoa_r+0x2dc>)
 800505c:	6013      	str	r3, [r2, #0]
 800505e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8005288 <_dtoa_r+0x2f0>
 8005062:	f000 bd40 	b.w	8005ae6 <_dtoa_r+0xb4e>
 8005066:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800506a:	aa14      	add	r2, sp, #80	@ 0x50
 800506c:	a915      	add	r1, sp, #84	@ 0x54
 800506e:	4648      	mov	r0, r9
 8005070:	f001 f984 	bl	800637c <__d2b>
 8005074:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005078:	9002      	str	r0, [sp, #8]
 800507a:	2e00      	cmp	r6, #0
 800507c:	d078      	beq.n	8005170 <_dtoa_r+0x1d8>
 800507e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005080:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8005084:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005088:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800508c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005090:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005094:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005098:	4619      	mov	r1, r3
 800509a:	2200      	movs	r2, #0
 800509c:	4b76      	ldr	r3, [pc, #472]	@ (8005278 <_dtoa_r+0x2e0>)
 800509e:	f7fb f923 	bl	80002e8 <__aeabi_dsub>
 80050a2:	a36b      	add	r3, pc, #428	@ (adr r3, 8005250 <_dtoa_r+0x2b8>)
 80050a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050a8:	f7fb fad6 	bl	8000658 <__aeabi_dmul>
 80050ac:	a36a      	add	r3, pc, #424	@ (adr r3, 8005258 <_dtoa_r+0x2c0>)
 80050ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050b2:	f7fb f91b 	bl	80002ec <__adddf3>
 80050b6:	4604      	mov	r4, r0
 80050b8:	4630      	mov	r0, r6
 80050ba:	460d      	mov	r5, r1
 80050bc:	f7fb fa62 	bl	8000584 <__aeabi_i2d>
 80050c0:	a367      	add	r3, pc, #412	@ (adr r3, 8005260 <_dtoa_r+0x2c8>)
 80050c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050c6:	f7fb fac7 	bl	8000658 <__aeabi_dmul>
 80050ca:	4602      	mov	r2, r0
 80050cc:	460b      	mov	r3, r1
 80050ce:	4620      	mov	r0, r4
 80050d0:	4629      	mov	r1, r5
 80050d2:	f7fb f90b 	bl	80002ec <__adddf3>
 80050d6:	4604      	mov	r4, r0
 80050d8:	460d      	mov	r5, r1
 80050da:	f7fb fd6d 	bl	8000bb8 <__aeabi_d2iz>
 80050de:	2200      	movs	r2, #0
 80050e0:	4607      	mov	r7, r0
 80050e2:	2300      	movs	r3, #0
 80050e4:	4620      	mov	r0, r4
 80050e6:	4629      	mov	r1, r5
 80050e8:	f7fb fd28 	bl	8000b3c <__aeabi_dcmplt>
 80050ec:	b140      	cbz	r0, 8005100 <_dtoa_r+0x168>
 80050ee:	4638      	mov	r0, r7
 80050f0:	f7fb fa48 	bl	8000584 <__aeabi_i2d>
 80050f4:	4622      	mov	r2, r4
 80050f6:	462b      	mov	r3, r5
 80050f8:	f7fb fd16 	bl	8000b28 <__aeabi_dcmpeq>
 80050fc:	b900      	cbnz	r0, 8005100 <_dtoa_r+0x168>
 80050fe:	3f01      	subs	r7, #1
 8005100:	2f16      	cmp	r7, #22
 8005102:	d852      	bhi.n	80051aa <_dtoa_r+0x212>
 8005104:	4b5d      	ldr	r3, [pc, #372]	@ (800527c <_dtoa_r+0x2e4>)
 8005106:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800510a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800510e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005112:	f7fb fd13 	bl	8000b3c <__aeabi_dcmplt>
 8005116:	2800      	cmp	r0, #0
 8005118:	d049      	beq.n	80051ae <_dtoa_r+0x216>
 800511a:	3f01      	subs	r7, #1
 800511c:	2300      	movs	r3, #0
 800511e:	9310      	str	r3, [sp, #64]	@ 0x40
 8005120:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005122:	1b9b      	subs	r3, r3, r6
 8005124:	1e5a      	subs	r2, r3, #1
 8005126:	bf45      	ittet	mi
 8005128:	f1c3 0301 	rsbmi	r3, r3, #1
 800512c:	9300      	strmi	r3, [sp, #0]
 800512e:	2300      	movpl	r3, #0
 8005130:	2300      	movmi	r3, #0
 8005132:	9206      	str	r2, [sp, #24]
 8005134:	bf54      	ite	pl
 8005136:	9300      	strpl	r3, [sp, #0]
 8005138:	9306      	strmi	r3, [sp, #24]
 800513a:	2f00      	cmp	r7, #0
 800513c:	db39      	blt.n	80051b2 <_dtoa_r+0x21a>
 800513e:	9b06      	ldr	r3, [sp, #24]
 8005140:	970d      	str	r7, [sp, #52]	@ 0x34
 8005142:	443b      	add	r3, r7
 8005144:	9306      	str	r3, [sp, #24]
 8005146:	2300      	movs	r3, #0
 8005148:	9308      	str	r3, [sp, #32]
 800514a:	9b07      	ldr	r3, [sp, #28]
 800514c:	2b09      	cmp	r3, #9
 800514e:	d863      	bhi.n	8005218 <_dtoa_r+0x280>
 8005150:	2b05      	cmp	r3, #5
 8005152:	bfc4      	itt	gt
 8005154:	3b04      	subgt	r3, #4
 8005156:	9307      	strgt	r3, [sp, #28]
 8005158:	9b07      	ldr	r3, [sp, #28]
 800515a:	f1a3 0302 	sub.w	r3, r3, #2
 800515e:	bfcc      	ite	gt
 8005160:	2400      	movgt	r4, #0
 8005162:	2401      	movle	r4, #1
 8005164:	2b03      	cmp	r3, #3
 8005166:	d863      	bhi.n	8005230 <_dtoa_r+0x298>
 8005168:	e8df f003 	tbb	[pc, r3]
 800516c:	2b375452 	.word	0x2b375452
 8005170:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005174:	441e      	add	r6, r3
 8005176:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800517a:	2b20      	cmp	r3, #32
 800517c:	bfc1      	itttt	gt
 800517e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005182:	409f      	lslgt	r7, r3
 8005184:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005188:	fa24 f303 	lsrgt.w	r3, r4, r3
 800518c:	bfd6      	itet	le
 800518e:	f1c3 0320 	rsble	r3, r3, #32
 8005192:	ea47 0003 	orrgt.w	r0, r7, r3
 8005196:	fa04 f003 	lslle.w	r0, r4, r3
 800519a:	f7fb f9e3 	bl	8000564 <__aeabi_ui2d>
 800519e:	2201      	movs	r2, #1
 80051a0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80051a4:	3e01      	subs	r6, #1
 80051a6:	9212      	str	r2, [sp, #72]	@ 0x48
 80051a8:	e776      	b.n	8005098 <_dtoa_r+0x100>
 80051aa:	2301      	movs	r3, #1
 80051ac:	e7b7      	b.n	800511e <_dtoa_r+0x186>
 80051ae:	9010      	str	r0, [sp, #64]	@ 0x40
 80051b0:	e7b6      	b.n	8005120 <_dtoa_r+0x188>
 80051b2:	9b00      	ldr	r3, [sp, #0]
 80051b4:	1bdb      	subs	r3, r3, r7
 80051b6:	9300      	str	r3, [sp, #0]
 80051b8:	427b      	negs	r3, r7
 80051ba:	9308      	str	r3, [sp, #32]
 80051bc:	2300      	movs	r3, #0
 80051be:	930d      	str	r3, [sp, #52]	@ 0x34
 80051c0:	e7c3      	b.n	800514a <_dtoa_r+0x1b2>
 80051c2:	2301      	movs	r3, #1
 80051c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80051c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80051c8:	eb07 0b03 	add.w	fp, r7, r3
 80051cc:	f10b 0301 	add.w	r3, fp, #1
 80051d0:	2b01      	cmp	r3, #1
 80051d2:	9303      	str	r3, [sp, #12]
 80051d4:	bfb8      	it	lt
 80051d6:	2301      	movlt	r3, #1
 80051d8:	e006      	b.n	80051e8 <_dtoa_r+0x250>
 80051da:	2301      	movs	r3, #1
 80051dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80051de:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	dd28      	ble.n	8005236 <_dtoa_r+0x29e>
 80051e4:	469b      	mov	fp, r3
 80051e6:	9303      	str	r3, [sp, #12]
 80051e8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80051ec:	2100      	movs	r1, #0
 80051ee:	2204      	movs	r2, #4
 80051f0:	f102 0514 	add.w	r5, r2, #20
 80051f4:	429d      	cmp	r5, r3
 80051f6:	d926      	bls.n	8005246 <_dtoa_r+0x2ae>
 80051f8:	6041      	str	r1, [r0, #4]
 80051fa:	4648      	mov	r0, r9
 80051fc:	f000 fd9c 	bl	8005d38 <_Balloc>
 8005200:	4682      	mov	sl, r0
 8005202:	2800      	cmp	r0, #0
 8005204:	d142      	bne.n	800528c <_dtoa_r+0x2f4>
 8005206:	4b1e      	ldr	r3, [pc, #120]	@ (8005280 <_dtoa_r+0x2e8>)
 8005208:	4602      	mov	r2, r0
 800520a:	f240 11af 	movw	r1, #431	@ 0x1af
 800520e:	e6da      	b.n	8004fc6 <_dtoa_r+0x2e>
 8005210:	2300      	movs	r3, #0
 8005212:	e7e3      	b.n	80051dc <_dtoa_r+0x244>
 8005214:	2300      	movs	r3, #0
 8005216:	e7d5      	b.n	80051c4 <_dtoa_r+0x22c>
 8005218:	2401      	movs	r4, #1
 800521a:	2300      	movs	r3, #0
 800521c:	9307      	str	r3, [sp, #28]
 800521e:	9409      	str	r4, [sp, #36]	@ 0x24
 8005220:	f04f 3bff 	mov.w	fp, #4294967295
 8005224:	2200      	movs	r2, #0
 8005226:	f8cd b00c 	str.w	fp, [sp, #12]
 800522a:	2312      	movs	r3, #18
 800522c:	920c      	str	r2, [sp, #48]	@ 0x30
 800522e:	e7db      	b.n	80051e8 <_dtoa_r+0x250>
 8005230:	2301      	movs	r3, #1
 8005232:	9309      	str	r3, [sp, #36]	@ 0x24
 8005234:	e7f4      	b.n	8005220 <_dtoa_r+0x288>
 8005236:	f04f 0b01 	mov.w	fp, #1
 800523a:	f8cd b00c 	str.w	fp, [sp, #12]
 800523e:	465b      	mov	r3, fp
 8005240:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8005244:	e7d0      	b.n	80051e8 <_dtoa_r+0x250>
 8005246:	3101      	adds	r1, #1
 8005248:	0052      	lsls	r2, r2, #1
 800524a:	e7d1      	b.n	80051f0 <_dtoa_r+0x258>
 800524c:	f3af 8000 	nop.w
 8005250:	636f4361 	.word	0x636f4361
 8005254:	3fd287a7 	.word	0x3fd287a7
 8005258:	8b60c8b3 	.word	0x8b60c8b3
 800525c:	3fc68a28 	.word	0x3fc68a28
 8005260:	509f79fb 	.word	0x509f79fb
 8005264:	3fd34413 	.word	0x3fd34413
 8005268:	08007a0b 	.word	0x08007a0b
 800526c:	08007a22 	.word	0x08007a22
 8005270:	7ff00000 	.word	0x7ff00000
 8005274:	08007b0c 	.word	0x08007b0c
 8005278:	3ff80000 	.word	0x3ff80000
 800527c:	08007b90 	.word	0x08007b90
 8005280:	08007a7a 	.word	0x08007a7a
 8005284:	08007a07 	.word	0x08007a07
 8005288:	08007b0b 	.word	0x08007b0b
 800528c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005290:	6018      	str	r0, [r3, #0]
 8005292:	9b03      	ldr	r3, [sp, #12]
 8005294:	2b0e      	cmp	r3, #14
 8005296:	f200 80a1 	bhi.w	80053dc <_dtoa_r+0x444>
 800529a:	2c00      	cmp	r4, #0
 800529c:	f000 809e 	beq.w	80053dc <_dtoa_r+0x444>
 80052a0:	2f00      	cmp	r7, #0
 80052a2:	dd33      	ble.n	800530c <_dtoa_r+0x374>
 80052a4:	4b9c      	ldr	r3, [pc, #624]	@ (8005518 <_dtoa_r+0x580>)
 80052a6:	f007 020f 	and.w	r2, r7, #15
 80052aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80052ae:	ed93 7b00 	vldr	d7, [r3]
 80052b2:	05f8      	lsls	r0, r7, #23
 80052b4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80052b8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80052bc:	d516      	bpl.n	80052ec <_dtoa_r+0x354>
 80052be:	4b97      	ldr	r3, [pc, #604]	@ (800551c <_dtoa_r+0x584>)
 80052c0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80052c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80052c8:	f7fb faf0 	bl	80008ac <__aeabi_ddiv>
 80052cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80052d0:	f004 040f 	and.w	r4, r4, #15
 80052d4:	2603      	movs	r6, #3
 80052d6:	4d91      	ldr	r5, [pc, #580]	@ (800551c <_dtoa_r+0x584>)
 80052d8:	b954      	cbnz	r4, 80052f0 <_dtoa_r+0x358>
 80052da:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80052de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80052e2:	f7fb fae3 	bl	80008ac <__aeabi_ddiv>
 80052e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80052ea:	e028      	b.n	800533e <_dtoa_r+0x3a6>
 80052ec:	2602      	movs	r6, #2
 80052ee:	e7f2      	b.n	80052d6 <_dtoa_r+0x33e>
 80052f0:	07e1      	lsls	r1, r4, #31
 80052f2:	d508      	bpl.n	8005306 <_dtoa_r+0x36e>
 80052f4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80052f8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80052fc:	f7fb f9ac 	bl	8000658 <__aeabi_dmul>
 8005300:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005304:	3601      	adds	r6, #1
 8005306:	1064      	asrs	r4, r4, #1
 8005308:	3508      	adds	r5, #8
 800530a:	e7e5      	b.n	80052d8 <_dtoa_r+0x340>
 800530c:	f000 80af 	beq.w	800546e <_dtoa_r+0x4d6>
 8005310:	427c      	negs	r4, r7
 8005312:	4b81      	ldr	r3, [pc, #516]	@ (8005518 <_dtoa_r+0x580>)
 8005314:	4d81      	ldr	r5, [pc, #516]	@ (800551c <_dtoa_r+0x584>)
 8005316:	f004 020f 	and.w	r2, r4, #15
 800531a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800531e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005322:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005326:	f7fb f997 	bl	8000658 <__aeabi_dmul>
 800532a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800532e:	1124      	asrs	r4, r4, #4
 8005330:	2300      	movs	r3, #0
 8005332:	2602      	movs	r6, #2
 8005334:	2c00      	cmp	r4, #0
 8005336:	f040 808f 	bne.w	8005458 <_dtoa_r+0x4c0>
 800533a:	2b00      	cmp	r3, #0
 800533c:	d1d3      	bne.n	80052e6 <_dtoa_r+0x34e>
 800533e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005340:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8005344:	2b00      	cmp	r3, #0
 8005346:	f000 8094 	beq.w	8005472 <_dtoa_r+0x4da>
 800534a:	4b75      	ldr	r3, [pc, #468]	@ (8005520 <_dtoa_r+0x588>)
 800534c:	2200      	movs	r2, #0
 800534e:	4620      	mov	r0, r4
 8005350:	4629      	mov	r1, r5
 8005352:	f7fb fbf3 	bl	8000b3c <__aeabi_dcmplt>
 8005356:	2800      	cmp	r0, #0
 8005358:	f000 808b 	beq.w	8005472 <_dtoa_r+0x4da>
 800535c:	9b03      	ldr	r3, [sp, #12]
 800535e:	2b00      	cmp	r3, #0
 8005360:	f000 8087 	beq.w	8005472 <_dtoa_r+0x4da>
 8005364:	f1bb 0f00 	cmp.w	fp, #0
 8005368:	dd34      	ble.n	80053d4 <_dtoa_r+0x43c>
 800536a:	4620      	mov	r0, r4
 800536c:	4b6d      	ldr	r3, [pc, #436]	@ (8005524 <_dtoa_r+0x58c>)
 800536e:	2200      	movs	r2, #0
 8005370:	4629      	mov	r1, r5
 8005372:	f7fb f971 	bl	8000658 <__aeabi_dmul>
 8005376:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800537a:	f107 38ff 	add.w	r8, r7, #4294967295
 800537e:	3601      	adds	r6, #1
 8005380:	465c      	mov	r4, fp
 8005382:	4630      	mov	r0, r6
 8005384:	f7fb f8fe 	bl	8000584 <__aeabi_i2d>
 8005388:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800538c:	f7fb f964 	bl	8000658 <__aeabi_dmul>
 8005390:	4b65      	ldr	r3, [pc, #404]	@ (8005528 <_dtoa_r+0x590>)
 8005392:	2200      	movs	r2, #0
 8005394:	f7fa ffaa 	bl	80002ec <__adddf3>
 8005398:	4605      	mov	r5, r0
 800539a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800539e:	2c00      	cmp	r4, #0
 80053a0:	d16a      	bne.n	8005478 <_dtoa_r+0x4e0>
 80053a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80053a6:	4b61      	ldr	r3, [pc, #388]	@ (800552c <_dtoa_r+0x594>)
 80053a8:	2200      	movs	r2, #0
 80053aa:	f7fa ff9d 	bl	80002e8 <__aeabi_dsub>
 80053ae:	4602      	mov	r2, r0
 80053b0:	460b      	mov	r3, r1
 80053b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80053b6:	462a      	mov	r2, r5
 80053b8:	4633      	mov	r3, r6
 80053ba:	f7fb fbdd 	bl	8000b78 <__aeabi_dcmpgt>
 80053be:	2800      	cmp	r0, #0
 80053c0:	f040 8298 	bne.w	80058f4 <_dtoa_r+0x95c>
 80053c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80053c8:	462a      	mov	r2, r5
 80053ca:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80053ce:	f7fb fbb5 	bl	8000b3c <__aeabi_dcmplt>
 80053d2:	bb38      	cbnz	r0, 8005424 <_dtoa_r+0x48c>
 80053d4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80053d8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80053dc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80053de:	2b00      	cmp	r3, #0
 80053e0:	f2c0 8157 	blt.w	8005692 <_dtoa_r+0x6fa>
 80053e4:	2f0e      	cmp	r7, #14
 80053e6:	f300 8154 	bgt.w	8005692 <_dtoa_r+0x6fa>
 80053ea:	4b4b      	ldr	r3, [pc, #300]	@ (8005518 <_dtoa_r+0x580>)
 80053ec:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80053f0:	ed93 7b00 	vldr	d7, [r3]
 80053f4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	ed8d 7b00 	vstr	d7, [sp]
 80053fc:	f280 80e5 	bge.w	80055ca <_dtoa_r+0x632>
 8005400:	9b03      	ldr	r3, [sp, #12]
 8005402:	2b00      	cmp	r3, #0
 8005404:	f300 80e1 	bgt.w	80055ca <_dtoa_r+0x632>
 8005408:	d10c      	bne.n	8005424 <_dtoa_r+0x48c>
 800540a:	4b48      	ldr	r3, [pc, #288]	@ (800552c <_dtoa_r+0x594>)
 800540c:	2200      	movs	r2, #0
 800540e:	ec51 0b17 	vmov	r0, r1, d7
 8005412:	f7fb f921 	bl	8000658 <__aeabi_dmul>
 8005416:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800541a:	f7fb fba3 	bl	8000b64 <__aeabi_dcmpge>
 800541e:	2800      	cmp	r0, #0
 8005420:	f000 8266 	beq.w	80058f0 <_dtoa_r+0x958>
 8005424:	2400      	movs	r4, #0
 8005426:	4625      	mov	r5, r4
 8005428:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800542a:	4656      	mov	r6, sl
 800542c:	ea6f 0803 	mvn.w	r8, r3
 8005430:	2700      	movs	r7, #0
 8005432:	4621      	mov	r1, r4
 8005434:	4648      	mov	r0, r9
 8005436:	f000 fcbf 	bl	8005db8 <_Bfree>
 800543a:	2d00      	cmp	r5, #0
 800543c:	f000 80bd 	beq.w	80055ba <_dtoa_r+0x622>
 8005440:	b12f      	cbz	r7, 800544e <_dtoa_r+0x4b6>
 8005442:	42af      	cmp	r7, r5
 8005444:	d003      	beq.n	800544e <_dtoa_r+0x4b6>
 8005446:	4639      	mov	r1, r7
 8005448:	4648      	mov	r0, r9
 800544a:	f000 fcb5 	bl	8005db8 <_Bfree>
 800544e:	4629      	mov	r1, r5
 8005450:	4648      	mov	r0, r9
 8005452:	f000 fcb1 	bl	8005db8 <_Bfree>
 8005456:	e0b0      	b.n	80055ba <_dtoa_r+0x622>
 8005458:	07e2      	lsls	r2, r4, #31
 800545a:	d505      	bpl.n	8005468 <_dtoa_r+0x4d0>
 800545c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005460:	f7fb f8fa 	bl	8000658 <__aeabi_dmul>
 8005464:	3601      	adds	r6, #1
 8005466:	2301      	movs	r3, #1
 8005468:	1064      	asrs	r4, r4, #1
 800546a:	3508      	adds	r5, #8
 800546c:	e762      	b.n	8005334 <_dtoa_r+0x39c>
 800546e:	2602      	movs	r6, #2
 8005470:	e765      	b.n	800533e <_dtoa_r+0x3a6>
 8005472:	9c03      	ldr	r4, [sp, #12]
 8005474:	46b8      	mov	r8, r7
 8005476:	e784      	b.n	8005382 <_dtoa_r+0x3ea>
 8005478:	4b27      	ldr	r3, [pc, #156]	@ (8005518 <_dtoa_r+0x580>)
 800547a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800547c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005480:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005484:	4454      	add	r4, sl
 8005486:	2900      	cmp	r1, #0
 8005488:	d054      	beq.n	8005534 <_dtoa_r+0x59c>
 800548a:	4929      	ldr	r1, [pc, #164]	@ (8005530 <_dtoa_r+0x598>)
 800548c:	2000      	movs	r0, #0
 800548e:	f7fb fa0d 	bl	80008ac <__aeabi_ddiv>
 8005492:	4633      	mov	r3, r6
 8005494:	462a      	mov	r2, r5
 8005496:	f7fa ff27 	bl	80002e8 <__aeabi_dsub>
 800549a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800549e:	4656      	mov	r6, sl
 80054a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80054a4:	f7fb fb88 	bl	8000bb8 <__aeabi_d2iz>
 80054a8:	4605      	mov	r5, r0
 80054aa:	f7fb f86b 	bl	8000584 <__aeabi_i2d>
 80054ae:	4602      	mov	r2, r0
 80054b0:	460b      	mov	r3, r1
 80054b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80054b6:	f7fa ff17 	bl	80002e8 <__aeabi_dsub>
 80054ba:	3530      	adds	r5, #48	@ 0x30
 80054bc:	4602      	mov	r2, r0
 80054be:	460b      	mov	r3, r1
 80054c0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80054c4:	f806 5b01 	strb.w	r5, [r6], #1
 80054c8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80054cc:	f7fb fb36 	bl	8000b3c <__aeabi_dcmplt>
 80054d0:	2800      	cmp	r0, #0
 80054d2:	d172      	bne.n	80055ba <_dtoa_r+0x622>
 80054d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80054d8:	4911      	ldr	r1, [pc, #68]	@ (8005520 <_dtoa_r+0x588>)
 80054da:	2000      	movs	r0, #0
 80054dc:	f7fa ff04 	bl	80002e8 <__aeabi_dsub>
 80054e0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80054e4:	f7fb fb2a 	bl	8000b3c <__aeabi_dcmplt>
 80054e8:	2800      	cmp	r0, #0
 80054ea:	f040 80b4 	bne.w	8005656 <_dtoa_r+0x6be>
 80054ee:	42a6      	cmp	r6, r4
 80054f0:	f43f af70 	beq.w	80053d4 <_dtoa_r+0x43c>
 80054f4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80054f8:	4b0a      	ldr	r3, [pc, #40]	@ (8005524 <_dtoa_r+0x58c>)
 80054fa:	2200      	movs	r2, #0
 80054fc:	f7fb f8ac 	bl	8000658 <__aeabi_dmul>
 8005500:	4b08      	ldr	r3, [pc, #32]	@ (8005524 <_dtoa_r+0x58c>)
 8005502:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005506:	2200      	movs	r2, #0
 8005508:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800550c:	f7fb f8a4 	bl	8000658 <__aeabi_dmul>
 8005510:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005514:	e7c4      	b.n	80054a0 <_dtoa_r+0x508>
 8005516:	bf00      	nop
 8005518:	08007b90 	.word	0x08007b90
 800551c:	08007b68 	.word	0x08007b68
 8005520:	3ff00000 	.word	0x3ff00000
 8005524:	40240000 	.word	0x40240000
 8005528:	401c0000 	.word	0x401c0000
 800552c:	40140000 	.word	0x40140000
 8005530:	3fe00000 	.word	0x3fe00000
 8005534:	4631      	mov	r1, r6
 8005536:	4628      	mov	r0, r5
 8005538:	f7fb f88e 	bl	8000658 <__aeabi_dmul>
 800553c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005540:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005542:	4656      	mov	r6, sl
 8005544:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005548:	f7fb fb36 	bl	8000bb8 <__aeabi_d2iz>
 800554c:	4605      	mov	r5, r0
 800554e:	f7fb f819 	bl	8000584 <__aeabi_i2d>
 8005552:	4602      	mov	r2, r0
 8005554:	460b      	mov	r3, r1
 8005556:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800555a:	f7fa fec5 	bl	80002e8 <__aeabi_dsub>
 800555e:	3530      	adds	r5, #48	@ 0x30
 8005560:	f806 5b01 	strb.w	r5, [r6], #1
 8005564:	4602      	mov	r2, r0
 8005566:	460b      	mov	r3, r1
 8005568:	42a6      	cmp	r6, r4
 800556a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800556e:	f04f 0200 	mov.w	r2, #0
 8005572:	d124      	bne.n	80055be <_dtoa_r+0x626>
 8005574:	4baf      	ldr	r3, [pc, #700]	@ (8005834 <_dtoa_r+0x89c>)
 8005576:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800557a:	f7fa feb7 	bl	80002ec <__adddf3>
 800557e:	4602      	mov	r2, r0
 8005580:	460b      	mov	r3, r1
 8005582:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005586:	f7fb faf7 	bl	8000b78 <__aeabi_dcmpgt>
 800558a:	2800      	cmp	r0, #0
 800558c:	d163      	bne.n	8005656 <_dtoa_r+0x6be>
 800558e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005592:	49a8      	ldr	r1, [pc, #672]	@ (8005834 <_dtoa_r+0x89c>)
 8005594:	2000      	movs	r0, #0
 8005596:	f7fa fea7 	bl	80002e8 <__aeabi_dsub>
 800559a:	4602      	mov	r2, r0
 800559c:	460b      	mov	r3, r1
 800559e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80055a2:	f7fb facb 	bl	8000b3c <__aeabi_dcmplt>
 80055a6:	2800      	cmp	r0, #0
 80055a8:	f43f af14 	beq.w	80053d4 <_dtoa_r+0x43c>
 80055ac:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80055ae:	1e73      	subs	r3, r6, #1
 80055b0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80055b2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80055b6:	2b30      	cmp	r3, #48	@ 0x30
 80055b8:	d0f8      	beq.n	80055ac <_dtoa_r+0x614>
 80055ba:	4647      	mov	r7, r8
 80055bc:	e03b      	b.n	8005636 <_dtoa_r+0x69e>
 80055be:	4b9e      	ldr	r3, [pc, #632]	@ (8005838 <_dtoa_r+0x8a0>)
 80055c0:	f7fb f84a 	bl	8000658 <__aeabi_dmul>
 80055c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80055c8:	e7bc      	b.n	8005544 <_dtoa_r+0x5ac>
 80055ca:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80055ce:	4656      	mov	r6, sl
 80055d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80055d4:	4620      	mov	r0, r4
 80055d6:	4629      	mov	r1, r5
 80055d8:	f7fb f968 	bl	80008ac <__aeabi_ddiv>
 80055dc:	f7fb faec 	bl	8000bb8 <__aeabi_d2iz>
 80055e0:	4680      	mov	r8, r0
 80055e2:	f7fa ffcf 	bl	8000584 <__aeabi_i2d>
 80055e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80055ea:	f7fb f835 	bl	8000658 <__aeabi_dmul>
 80055ee:	4602      	mov	r2, r0
 80055f0:	460b      	mov	r3, r1
 80055f2:	4620      	mov	r0, r4
 80055f4:	4629      	mov	r1, r5
 80055f6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80055fa:	f7fa fe75 	bl	80002e8 <__aeabi_dsub>
 80055fe:	f806 4b01 	strb.w	r4, [r6], #1
 8005602:	9d03      	ldr	r5, [sp, #12]
 8005604:	eba6 040a 	sub.w	r4, r6, sl
 8005608:	42a5      	cmp	r5, r4
 800560a:	4602      	mov	r2, r0
 800560c:	460b      	mov	r3, r1
 800560e:	d133      	bne.n	8005678 <_dtoa_r+0x6e0>
 8005610:	f7fa fe6c 	bl	80002ec <__adddf3>
 8005614:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005618:	4604      	mov	r4, r0
 800561a:	460d      	mov	r5, r1
 800561c:	f7fb faac 	bl	8000b78 <__aeabi_dcmpgt>
 8005620:	b9c0      	cbnz	r0, 8005654 <_dtoa_r+0x6bc>
 8005622:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005626:	4620      	mov	r0, r4
 8005628:	4629      	mov	r1, r5
 800562a:	f7fb fa7d 	bl	8000b28 <__aeabi_dcmpeq>
 800562e:	b110      	cbz	r0, 8005636 <_dtoa_r+0x69e>
 8005630:	f018 0f01 	tst.w	r8, #1
 8005634:	d10e      	bne.n	8005654 <_dtoa_r+0x6bc>
 8005636:	9902      	ldr	r1, [sp, #8]
 8005638:	4648      	mov	r0, r9
 800563a:	f000 fbbd 	bl	8005db8 <_Bfree>
 800563e:	2300      	movs	r3, #0
 8005640:	7033      	strb	r3, [r6, #0]
 8005642:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005644:	3701      	adds	r7, #1
 8005646:	601f      	str	r7, [r3, #0]
 8005648:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800564a:	2b00      	cmp	r3, #0
 800564c:	f000 824b 	beq.w	8005ae6 <_dtoa_r+0xb4e>
 8005650:	601e      	str	r6, [r3, #0]
 8005652:	e248      	b.n	8005ae6 <_dtoa_r+0xb4e>
 8005654:	46b8      	mov	r8, r7
 8005656:	4633      	mov	r3, r6
 8005658:	461e      	mov	r6, r3
 800565a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800565e:	2a39      	cmp	r2, #57	@ 0x39
 8005660:	d106      	bne.n	8005670 <_dtoa_r+0x6d8>
 8005662:	459a      	cmp	sl, r3
 8005664:	d1f8      	bne.n	8005658 <_dtoa_r+0x6c0>
 8005666:	2230      	movs	r2, #48	@ 0x30
 8005668:	f108 0801 	add.w	r8, r8, #1
 800566c:	f88a 2000 	strb.w	r2, [sl]
 8005670:	781a      	ldrb	r2, [r3, #0]
 8005672:	3201      	adds	r2, #1
 8005674:	701a      	strb	r2, [r3, #0]
 8005676:	e7a0      	b.n	80055ba <_dtoa_r+0x622>
 8005678:	4b6f      	ldr	r3, [pc, #444]	@ (8005838 <_dtoa_r+0x8a0>)
 800567a:	2200      	movs	r2, #0
 800567c:	f7fa ffec 	bl	8000658 <__aeabi_dmul>
 8005680:	2200      	movs	r2, #0
 8005682:	2300      	movs	r3, #0
 8005684:	4604      	mov	r4, r0
 8005686:	460d      	mov	r5, r1
 8005688:	f7fb fa4e 	bl	8000b28 <__aeabi_dcmpeq>
 800568c:	2800      	cmp	r0, #0
 800568e:	d09f      	beq.n	80055d0 <_dtoa_r+0x638>
 8005690:	e7d1      	b.n	8005636 <_dtoa_r+0x69e>
 8005692:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005694:	2a00      	cmp	r2, #0
 8005696:	f000 80ea 	beq.w	800586e <_dtoa_r+0x8d6>
 800569a:	9a07      	ldr	r2, [sp, #28]
 800569c:	2a01      	cmp	r2, #1
 800569e:	f300 80cd 	bgt.w	800583c <_dtoa_r+0x8a4>
 80056a2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80056a4:	2a00      	cmp	r2, #0
 80056a6:	f000 80c1 	beq.w	800582c <_dtoa_r+0x894>
 80056aa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80056ae:	9c08      	ldr	r4, [sp, #32]
 80056b0:	9e00      	ldr	r6, [sp, #0]
 80056b2:	9a00      	ldr	r2, [sp, #0]
 80056b4:	441a      	add	r2, r3
 80056b6:	9200      	str	r2, [sp, #0]
 80056b8:	9a06      	ldr	r2, [sp, #24]
 80056ba:	2101      	movs	r1, #1
 80056bc:	441a      	add	r2, r3
 80056be:	4648      	mov	r0, r9
 80056c0:	9206      	str	r2, [sp, #24]
 80056c2:	f000 fc2d 	bl	8005f20 <__i2b>
 80056c6:	4605      	mov	r5, r0
 80056c8:	b166      	cbz	r6, 80056e4 <_dtoa_r+0x74c>
 80056ca:	9b06      	ldr	r3, [sp, #24]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	dd09      	ble.n	80056e4 <_dtoa_r+0x74c>
 80056d0:	42b3      	cmp	r3, r6
 80056d2:	9a00      	ldr	r2, [sp, #0]
 80056d4:	bfa8      	it	ge
 80056d6:	4633      	movge	r3, r6
 80056d8:	1ad2      	subs	r2, r2, r3
 80056da:	9200      	str	r2, [sp, #0]
 80056dc:	9a06      	ldr	r2, [sp, #24]
 80056de:	1af6      	subs	r6, r6, r3
 80056e0:	1ad3      	subs	r3, r2, r3
 80056e2:	9306      	str	r3, [sp, #24]
 80056e4:	9b08      	ldr	r3, [sp, #32]
 80056e6:	b30b      	cbz	r3, 800572c <_dtoa_r+0x794>
 80056e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	f000 80c6 	beq.w	800587c <_dtoa_r+0x8e4>
 80056f0:	2c00      	cmp	r4, #0
 80056f2:	f000 80c0 	beq.w	8005876 <_dtoa_r+0x8de>
 80056f6:	4629      	mov	r1, r5
 80056f8:	4622      	mov	r2, r4
 80056fa:	4648      	mov	r0, r9
 80056fc:	f000 fcc8 	bl	8006090 <__pow5mult>
 8005700:	9a02      	ldr	r2, [sp, #8]
 8005702:	4601      	mov	r1, r0
 8005704:	4605      	mov	r5, r0
 8005706:	4648      	mov	r0, r9
 8005708:	f000 fc20 	bl	8005f4c <__multiply>
 800570c:	9902      	ldr	r1, [sp, #8]
 800570e:	4680      	mov	r8, r0
 8005710:	4648      	mov	r0, r9
 8005712:	f000 fb51 	bl	8005db8 <_Bfree>
 8005716:	9b08      	ldr	r3, [sp, #32]
 8005718:	1b1b      	subs	r3, r3, r4
 800571a:	9308      	str	r3, [sp, #32]
 800571c:	f000 80b1 	beq.w	8005882 <_dtoa_r+0x8ea>
 8005720:	9a08      	ldr	r2, [sp, #32]
 8005722:	4641      	mov	r1, r8
 8005724:	4648      	mov	r0, r9
 8005726:	f000 fcb3 	bl	8006090 <__pow5mult>
 800572a:	9002      	str	r0, [sp, #8]
 800572c:	2101      	movs	r1, #1
 800572e:	4648      	mov	r0, r9
 8005730:	f000 fbf6 	bl	8005f20 <__i2b>
 8005734:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005736:	4604      	mov	r4, r0
 8005738:	2b00      	cmp	r3, #0
 800573a:	f000 81d8 	beq.w	8005aee <_dtoa_r+0xb56>
 800573e:	461a      	mov	r2, r3
 8005740:	4601      	mov	r1, r0
 8005742:	4648      	mov	r0, r9
 8005744:	f000 fca4 	bl	8006090 <__pow5mult>
 8005748:	9b07      	ldr	r3, [sp, #28]
 800574a:	2b01      	cmp	r3, #1
 800574c:	4604      	mov	r4, r0
 800574e:	f300 809f 	bgt.w	8005890 <_dtoa_r+0x8f8>
 8005752:	9b04      	ldr	r3, [sp, #16]
 8005754:	2b00      	cmp	r3, #0
 8005756:	f040 8097 	bne.w	8005888 <_dtoa_r+0x8f0>
 800575a:	9b05      	ldr	r3, [sp, #20]
 800575c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005760:	2b00      	cmp	r3, #0
 8005762:	f040 8093 	bne.w	800588c <_dtoa_r+0x8f4>
 8005766:	9b05      	ldr	r3, [sp, #20]
 8005768:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800576c:	0d1b      	lsrs	r3, r3, #20
 800576e:	051b      	lsls	r3, r3, #20
 8005770:	b133      	cbz	r3, 8005780 <_dtoa_r+0x7e8>
 8005772:	9b00      	ldr	r3, [sp, #0]
 8005774:	3301      	adds	r3, #1
 8005776:	9300      	str	r3, [sp, #0]
 8005778:	9b06      	ldr	r3, [sp, #24]
 800577a:	3301      	adds	r3, #1
 800577c:	9306      	str	r3, [sp, #24]
 800577e:	2301      	movs	r3, #1
 8005780:	9308      	str	r3, [sp, #32]
 8005782:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005784:	2b00      	cmp	r3, #0
 8005786:	f000 81b8 	beq.w	8005afa <_dtoa_r+0xb62>
 800578a:	6923      	ldr	r3, [r4, #16]
 800578c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005790:	6918      	ldr	r0, [r3, #16]
 8005792:	f000 fb79 	bl	8005e88 <__hi0bits>
 8005796:	f1c0 0020 	rsb	r0, r0, #32
 800579a:	9b06      	ldr	r3, [sp, #24]
 800579c:	4418      	add	r0, r3
 800579e:	f010 001f 	ands.w	r0, r0, #31
 80057a2:	f000 8082 	beq.w	80058aa <_dtoa_r+0x912>
 80057a6:	f1c0 0320 	rsb	r3, r0, #32
 80057aa:	2b04      	cmp	r3, #4
 80057ac:	dd73      	ble.n	8005896 <_dtoa_r+0x8fe>
 80057ae:	9b00      	ldr	r3, [sp, #0]
 80057b0:	f1c0 001c 	rsb	r0, r0, #28
 80057b4:	4403      	add	r3, r0
 80057b6:	9300      	str	r3, [sp, #0]
 80057b8:	9b06      	ldr	r3, [sp, #24]
 80057ba:	4403      	add	r3, r0
 80057bc:	4406      	add	r6, r0
 80057be:	9306      	str	r3, [sp, #24]
 80057c0:	9b00      	ldr	r3, [sp, #0]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	dd05      	ble.n	80057d2 <_dtoa_r+0x83a>
 80057c6:	9902      	ldr	r1, [sp, #8]
 80057c8:	461a      	mov	r2, r3
 80057ca:	4648      	mov	r0, r9
 80057cc:	f000 fcba 	bl	8006144 <__lshift>
 80057d0:	9002      	str	r0, [sp, #8]
 80057d2:	9b06      	ldr	r3, [sp, #24]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	dd05      	ble.n	80057e4 <_dtoa_r+0x84c>
 80057d8:	4621      	mov	r1, r4
 80057da:	461a      	mov	r2, r3
 80057dc:	4648      	mov	r0, r9
 80057de:	f000 fcb1 	bl	8006144 <__lshift>
 80057e2:	4604      	mov	r4, r0
 80057e4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d061      	beq.n	80058ae <_dtoa_r+0x916>
 80057ea:	9802      	ldr	r0, [sp, #8]
 80057ec:	4621      	mov	r1, r4
 80057ee:	f000 fd15 	bl	800621c <__mcmp>
 80057f2:	2800      	cmp	r0, #0
 80057f4:	da5b      	bge.n	80058ae <_dtoa_r+0x916>
 80057f6:	2300      	movs	r3, #0
 80057f8:	9902      	ldr	r1, [sp, #8]
 80057fa:	220a      	movs	r2, #10
 80057fc:	4648      	mov	r0, r9
 80057fe:	f000 fafd 	bl	8005dfc <__multadd>
 8005802:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005804:	9002      	str	r0, [sp, #8]
 8005806:	f107 38ff 	add.w	r8, r7, #4294967295
 800580a:	2b00      	cmp	r3, #0
 800580c:	f000 8177 	beq.w	8005afe <_dtoa_r+0xb66>
 8005810:	4629      	mov	r1, r5
 8005812:	2300      	movs	r3, #0
 8005814:	220a      	movs	r2, #10
 8005816:	4648      	mov	r0, r9
 8005818:	f000 faf0 	bl	8005dfc <__multadd>
 800581c:	f1bb 0f00 	cmp.w	fp, #0
 8005820:	4605      	mov	r5, r0
 8005822:	dc6f      	bgt.n	8005904 <_dtoa_r+0x96c>
 8005824:	9b07      	ldr	r3, [sp, #28]
 8005826:	2b02      	cmp	r3, #2
 8005828:	dc49      	bgt.n	80058be <_dtoa_r+0x926>
 800582a:	e06b      	b.n	8005904 <_dtoa_r+0x96c>
 800582c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800582e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005832:	e73c      	b.n	80056ae <_dtoa_r+0x716>
 8005834:	3fe00000 	.word	0x3fe00000
 8005838:	40240000 	.word	0x40240000
 800583c:	9b03      	ldr	r3, [sp, #12]
 800583e:	1e5c      	subs	r4, r3, #1
 8005840:	9b08      	ldr	r3, [sp, #32]
 8005842:	42a3      	cmp	r3, r4
 8005844:	db09      	blt.n	800585a <_dtoa_r+0x8c2>
 8005846:	1b1c      	subs	r4, r3, r4
 8005848:	9b03      	ldr	r3, [sp, #12]
 800584a:	2b00      	cmp	r3, #0
 800584c:	f6bf af30 	bge.w	80056b0 <_dtoa_r+0x718>
 8005850:	9b00      	ldr	r3, [sp, #0]
 8005852:	9a03      	ldr	r2, [sp, #12]
 8005854:	1a9e      	subs	r6, r3, r2
 8005856:	2300      	movs	r3, #0
 8005858:	e72b      	b.n	80056b2 <_dtoa_r+0x71a>
 800585a:	9b08      	ldr	r3, [sp, #32]
 800585c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800585e:	9408      	str	r4, [sp, #32]
 8005860:	1ae3      	subs	r3, r4, r3
 8005862:	441a      	add	r2, r3
 8005864:	9e00      	ldr	r6, [sp, #0]
 8005866:	9b03      	ldr	r3, [sp, #12]
 8005868:	920d      	str	r2, [sp, #52]	@ 0x34
 800586a:	2400      	movs	r4, #0
 800586c:	e721      	b.n	80056b2 <_dtoa_r+0x71a>
 800586e:	9c08      	ldr	r4, [sp, #32]
 8005870:	9e00      	ldr	r6, [sp, #0]
 8005872:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8005874:	e728      	b.n	80056c8 <_dtoa_r+0x730>
 8005876:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800587a:	e751      	b.n	8005720 <_dtoa_r+0x788>
 800587c:	9a08      	ldr	r2, [sp, #32]
 800587e:	9902      	ldr	r1, [sp, #8]
 8005880:	e750      	b.n	8005724 <_dtoa_r+0x78c>
 8005882:	f8cd 8008 	str.w	r8, [sp, #8]
 8005886:	e751      	b.n	800572c <_dtoa_r+0x794>
 8005888:	2300      	movs	r3, #0
 800588a:	e779      	b.n	8005780 <_dtoa_r+0x7e8>
 800588c:	9b04      	ldr	r3, [sp, #16]
 800588e:	e777      	b.n	8005780 <_dtoa_r+0x7e8>
 8005890:	2300      	movs	r3, #0
 8005892:	9308      	str	r3, [sp, #32]
 8005894:	e779      	b.n	800578a <_dtoa_r+0x7f2>
 8005896:	d093      	beq.n	80057c0 <_dtoa_r+0x828>
 8005898:	9a00      	ldr	r2, [sp, #0]
 800589a:	331c      	adds	r3, #28
 800589c:	441a      	add	r2, r3
 800589e:	9200      	str	r2, [sp, #0]
 80058a0:	9a06      	ldr	r2, [sp, #24]
 80058a2:	441a      	add	r2, r3
 80058a4:	441e      	add	r6, r3
 80058a6:	9206      	str	r2, [sp, #24]
 80058a8:	e78a      	b.n	80057c0 <_dtoa_r+0x828>
 80058aa:	4603      	mov	r3, r0
 80058ac:	e7f4      	b.n	8005898 <_dtoa_r+0x900>
 80058ae:	9b03      	ldr	r3, [sp, #12]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	46b8      	mov	r8, r7
 80058b4:	dc20      	bgt.n	80058f8 <_dtoa_r+0x960>
 80058b6:	469b      	mov	fp, r3
 80058b8:	9b07      	ldr	r3, [sp, #28]
 80058ba:	2b02      	cmp	r3, #2
 80058bc:	dd1e      	ble.n	80058fc <_dtoa_r+0x964>
 80058be:	f1bb 0f00 	cmp.w	fp, #0
 80058c2:	f47f adb1 	bne.w	8005428 <_dtoa_r+0x490>
 80058c6:	4621      	mov	r1, r4
 80058c8:	465b      	mov	r3, fp
 80058ca:	2205      	movs	r2, #5
 80058cc:	4648      	mov	r0, r9
 80058ce:	f000 fa95 	bl	8005dfc <__multadd>
 80058d2:	4601      	mov	r1, r0
 80058d4:	4604      	mov	r4, r0
 80058d6:	9802      	ldr	r0, [sp, #8]
 80058d8:	f000 fca0 	bl	800621c <__mcmp>
 80058dc:	2800      	cmp	r0, #0
 80058de:	f77f ada3 	ble.w	8005428 <_dtoa_r+0x490>
 80058e2:	4656      	mov	r6, sl
 80058e4:	2331      	movs	r3, #49	@ 0x31
 80058e6:	f806 3b01 	strb.w	r3, [r6], #1
 80058ea:	f108 0801 	add.w	r8, r8, #1
 80058ee:	e59f      	b.n	8005430 <_dtoa_r+0x498>
 80058f0:	9c03      	ldr	r4, [sp, #12]
 80058f2:	46b8      	mov	r8, r7
 80058f4:	4625      	mov	r5, r4
 80058f6:	e7f4      	b.n	80058e2 <_dtoa_r+0x94a>
 80058f8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80058fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058fe:	2b00      	cmp	r3, #0
 8005900:	f000 8101 	beq.w	8005b06 <_dtoa_r+0xb6e>
 8005904:	2e00      	cmp	r6, #0
 8005906:	dd05      	ble.n	8005914 <_dtoa_r+0x97c>
 8005908:	4629      	mov	r1, r5
 800590a:	4632      	mov	r2, r6
 800590c:	4648      	mov	r0, r9
 800590e:	f000 fc19 	bl	8006144 <__lshift>
 8005912:	4605      	mov	r5, r0
 8005914:	9b08      	ldr	r3, [sp, #32]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d05c      	beq.n	80059d4 <_dtoa_r+0xa3c>
 800591a:	6869      	ldr	r1, [r5, #4]
 800591c:	4648      	mov	r0, r9
 800591e:	f000 fa0b 	bl	8005d38 <_Balloc>
 8005922:	4606      	mov	r6, r0
 8005924:	b928      	cbnz	r0, 8005932 <_dtoa_r+0x99a>
 8005926:	4b82      	ldr	r3, [pc, #520]	@ (8005b30 <_dtoa_r+0xb98>)
 8005928:	4602      	mov	r2, r0
 800592a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800592e:	f7ff bb4a 	b.w	8004fc6 <_dtoa_r+0x2e>
 8005932:	692a      	ldr	r2, [r5, #16]
 8005934:	3202      	adds	r2, #2
 8005936:	0092      	lsls	r2, r2, #2
 8005938:	f105 010c 	add.w	r1, r5, #12
 800593c:	300c      	adds	r0, #12
 800593e:	f001 fb35 	bl	8006fac <memcpy>
 8005942:	2201      	movs	r2, #1
 8005944:	4631      	mov	r1, r6
 8005946:	4648      	mov	r0, r9
 8005948:	f000 fbfc 	bl	8006144 <__lshift>
 800594c:	f10a 0301 	add.w	r3, sl, #1
 8005950:	9300      	str	r3, [sp, #0]
 8005952:	eb0a 030b 	add.w	r3, sl, fp
 8005956:	9308      	str	r3, [sp, #32]
 8005958:	9b04      	ldr	r3, [sp, #16]
 800595a:	f003 0301 	and.w	r3, r3, #1
 800595e:	462f      	mov	r7, r5
 8005960:	9306      	str	r3, [sp, #24]
 8005962:	4605      	mov	r5, r0
 8005964:	9b00      	ldr	r3, [sp, #0]
 8005966:	9802      	ldr	r0, [sp, #8]
 8005968:	4621      	mov	r1, r4
 800596a:	f103 3bff 	add.w	fp, r3, #4294967295
 800596e:	f7ff fa8a 	bl	8004e86 <quorem>
 8005972:	4603      	mov	r3, r0
 8005974:	3330      	adds	r3, #48	@ 0x30
 8005976:	9003      	str	r0, [sp, #12]
 8005978:	4639      	mov	r1, r7
 800597a:	9802      	ldr	r0, [sp, #8]
 800597c:	9309      	str	r3, [sp, #36]	@ 0x24
 800597e:	f000 fc4d 	bl	800621c <__mcmp>
 8005982:	462a      	mov	r2, r5
 8005984:	9004      	str	r0, [sp, #16]
 8005986:	4621      	mov	r1, r4
 8005988:	4648      	mov	r0, r9
 800598a:	f000 fc63 	bl	8006254 <__mdiff>
 800598e:	68c2      	ldr	r2, [r0, #12]
 8005990:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005992:	4606      	mov	r6, r0
 8005994:	bb02      	cbnz	r2, 80059d8 <_dtoa_r+0xa40>
 8005996:	4601      	mov	r1, r0
 8005998:	9802      	ldr	r0, [sp, #8]
 800599a:	f000 fc3f 	bl	800621c <__mcmp>
 800599e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059a0:	4602      	mov	r2, r0
 80059a2:	4631      	mov	r1, r6
 80059a4:	4648      	mov	r0, r9
 80059a6:	920c      	str	r2, [sp, #48]	@ 0x30
 80059a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80059aa:	f000 fa05 	bl	8005db8 <_Bfree>
 80059ae:	9b07      	ldr	r3, [sp, #28]
 80059b0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80059b2:	9e00      	ldr	r6, [sp, #0]
 80059b4:	ea42 0103 	orr.w	r1, r2, r3
 80059b8:	9b06      	ldr	r3, [sp, #24]
 80059ba:	4319      	orrs	r1, r3
 80059bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059be:	d10d      	bne.n	80059dc <_dtoa_r+0xa44>
 80059c0:	2b39      	cmp	r3, #57	@ 0x39
 80059c2:	d027      	beq.n	8005a14 <_dtoa_r+0xa7c>
 80059c4:	9a04      	ldr	r2, [sp, #16]
 80059c6:	2a00      	cmp	r2, #0
 80059c8:	dd01      	ble.n	80059ce <_dtoa_r+0xa36>
 80059ca:	9b03      	ldr	r3, [sp, #12]
 80059cc:	3331      	adds	r3, #49	@ 0x31
 80059ce:	f88b 3000 	strb.w	r3, [fp]
 80059d2:	e52e      	b.n	8005432 <_dtoa_r+0x49a>
 80059d4:	4628      	mov	r0, r5
 80059d6:	e7b9      	b.n	800594c <_dtoa_r+0x9b4>
 80059d8:	2201      	movs	r2, #1
 80059da:	e7e2      	b.n	80059a2 <_dtoa_r+0xa0a>
 80059dc:	9904      	ldr	r1, [sp, #16]
 80059de:	2900      	cmp	r1, #0
 80059e0:	db04      	blt.n	80059ec <_dtoa_r+0xa54>
 80059e2:	9807      	ldr	r0, [sp, #28]
 80059e4:	4301      	orrs	r1, r0
 80059e6:	9806      	ldr	r0, [sp, #24]
 80059e8:	4301      	orrs	r1, r0
 80059ea:	d120      	bne.n	8005a2e <_dtoa_r+0xa96>
 80059ec:	2a00      	cmp	r2, #0
 80059ee:	ddee      	ble.n	80059ce <_dtoa_r+0xa36>
 80059f0:	9902      	ldr	r1, [sp, #8]
 80059f2:	9300      	str	r3, [sp, #0]
 80059f4:	2201      	movs	r2, #1
 80059f6:	4648      	mov	r0, r9
 80059f8:	f000 fba4 	bl	8006144 <__lshift>
 80059fc:	4621      	mov	r1, r4
 80059fe:	9002      	str	r0, [sp, #8]
 8005a00:	f000 fc0c 	bl	800621c <__mcmp>
 8005a04:	2800      	cmp	r0, #0
 8005a06:	9b00      	ldr	r3, [sp, #0]
 8005a08:	dc02      	bgt.n	8005a10 <_dtoa_r+0xa78>
 8005a0a:	d1e0      	bne.n	80059ce <_dtoa_r+0xa36>
 8005a0c:	07da      	lsls	r2, r3, #31
 8005a0e:	d5de      	bpl.n	80059ce <_dtoa_r+0xa36>
 8005a10:	2b39      	cmp	r3, #57	@ 0x39
 8005a12:	d1da      	bne.n	80059ca <_dtoa_r+0xa32>
 8005a14:	2339      	movs	r3, #57	@ 0x39
 8005a16:	f88b 3000 	strb.w	r3, [fp]
 8005a1a:	4633      	mov	r3, r6
 8005a1c:	461e      	mov	r6, r3
 8005a1e:	3b01      	subs	r3, #1
 8005a20:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005a24:	2a39      	cmp	r2, #57	@ 0x39
 8005a26:	d04e      	beq.n	8005ac6 <_dtoa_r+0xb2e>
 8005a28:	3201      	adds	r2, #1
 8005a2a:	701a      	strb	r2, [r3, #0]
 8005a2c:	e501      	b.n	8005432 <_dtoa_r+0x49a>
 8005a2e:	2a00      	cmp	r2, #0
 8005a30:	dd03      	ble.n	8005a3a <_dtoa_r+0xaa2>
 8005a32:	2b39      	cmp	r3, #57	@ 0x39
 8005a34:	d0ee      	beq.n	8005a14 <_dtoa_r+0xa7c>
 8005a36:	3301      	adds	r3, #1
 8005a38:	e7c9      	b.n	80059ce <_dtoa_r+0xa36>
 8005a3a:	9a00      	ldr	r2, [sp, #0]
 8005a3c:	9908      	ldr	r1, [sp, #32]
 8005a3e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005a42:	428a      	cmp	r2, r1
 8005a44:	d028      	beq.n	8005a98 <_dtoa_r+0xb00>
 8005a46:	9902      	ldr	r1, [sp, #8]
 8005a48:	2300      	movs	r3, #0
 8005a4a:	220a      	movs	r2, #10
 8005a4c:	4648      	mov	r0, r9
 8005a4e:	f000 f9d5 	bl	8005dfc <__multadd>
 8005a52:	42af      	cmp	r7, r5
 8005a54:	9002      	str	r0, [sp, #8]
 8005a56:	f04f 0300 	mov.w	r3, #0
 8005a5a:	f04f 020a 	mov.w	r2, #10
 8005a5e:	4639      	mov	r1, r7
 8005a60:	4648      	mov	r0, r9
 8005a62:	d107      	bne.n	8005a74 <_dtoa_r+0xadc>
 8005a64:	f000 f9ca 	bl	8005dfc <__multadd>
 8005a68:	4607      	mov	r7, r0
 8005a6a:	4605      	mov	r5, r0
 8005a6c:	9b00      	ldr	r3, [sp, #0]
 8005a6e:	3301      	adds	r3, #1
 8005a70:	9300      	str	r3, [sp, #0]
 8005a72:	e777      	b.n	8005964 <_dtoa_r+0x9cc>
 8005a74:	f000 f9c2 	bl	8005dfc <__multadd>
 8005a78:	4629      	mov	r1, r5
 8005a7a:	4607      	mov	r7, r0
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	220a      	movs	r2, #10
 8005a80:	4648      	mov	r0, r9
 8005a82:	f000 f9bb 	bl	8005dfc <__multadd>
 8005a86:	4605      	mov	r5, r0
 8005a88:	e7f0      	b.n	8005a6c <_dtoa_r+0xad4>
 8005a8a:	f1bb 0f00 	cmp.w	fp, #0
 8005a8e:	bfcc      	ite	gt
 8005a90:	465e      	movgt	r6, fp
 8005a92:	2601      	movle	r6, #1
 8005a94:	4456      	add	r6, sl
 8005a96:	2700      	movs	r7, #0
 8005a98:	9902      	ldr	r1, [sp, #8]
 8005a9a:	9300      	str	r3, [sp, #0]
 8005a9c:	2201      	movs	r2, #1
 8005a9e:	4648      	mov	r0, r9
 8005aa0:	f000 fb50 	bl	8006144 <__lshift>
 8005aa4:	4621      	mov	r1, r4
 8005aa6:	9002      	str	r0, [sp, #8]
 8005aa8:	f000 fbb8 	bl	800621c <__mcmp>
 8005aac:	2800      	cmp	r0, #0
 8005aae:	dcb4      	bgt.n	8005a1a <_dtoa_r+0xa82>
 8005ab0:	d102      	bne.n	8005ab8 <_dtoa_r+0xb20>
 8005ab2:	9b00      	ldr	r3, [sp, #0]
 8005ab4:	07db      	lsls	r3, r3, #31
 8005ab6:	d4b0      	bmi.n	8005a1a <_dtoa_r+0xa82>
 8005ab8:	4633      	mov	r3, r6
 8005aba:	461e      	mov	r6, r3
 8005abc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005ac0:	2a30      	cmp	r2, #48	@ 0x30
 8005ac2:	d0fa      	beq.n	8005aba <_dtoa_r+0xb22>
 8005ac4:	e4b5      	b.n	8005432 <_dtoa_r+0x49a>
 8005ac6:	459a      	cmp	sl, r3
 8005ac8:	d1a8      	bne.n	8005a1c <_dtoa_r+0xa84>
 8005aca:	2331      	movs	r3, #49	@ 0x31
 8005acc:	f108 0801 	add.w	r8, r8, #1
 8005ad0:	f88a 3000 	strb.w	r3, [sl]
 8005ad4:	e4ad      	b.n	8005432 <_dtoa_r+0x49a>
 8005ad6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005ad8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8005b34 <_dtoa_r+0xb9c>
 8005adc:	b11b      	cbz	r3, 8005ae6 <_dtoa_r+0xb4e>
 8005ade:	f10a 0308 	add.w	r3, sl, #8
 8005ae2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005ae4:	6013      	str	r3, [r2, #0]
 8005ae6:	4650      	mov	r0, sl
 8005ae8:	b017      	add	sp, #92	@ 0x5c
 8005aea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005aee:	9b07      	ldr	r3, [sp, #28]
 8005af0:	2b01      	cmp	r3, #1
 8005af2:	f77f ae2e 	ble.w	8005752 <_dtoa_r+0x7ba>
 8005af6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005af8:	9308      	str	r3, [sp, #32]
 8005afa:	2001      	movs	r0, #1
 8005afc:	e64d      	b.n	800579a <_dtoa_r+0x802>
 8005afe:	f1bb 0f00 	cmp.w	fp, #0
 8005b02:	f77f aed9 	ble.w	80058b8 <_dtoa_r+0x920>
 8005b06:	4656      	mov	r6, sl
 8005b08:	9802      	ldr	r0, [sp, #8]
 8005b0a:	4621      	mov	r1, r4
 8005b0c:	f7ff f9bb 	bl	8004e86 <quorem>
 8005b10:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8005b14:	f806 3b01 	strb.w	r3, [r6], #1
 8005b18:	eba6 020a 	sub.w	r2, r6, sl
 8005b1c:	4593      	cmp	fp, r2
 8005b1e:	ddb4      	ble.n	8005a8a <_dtoa_r+0xaf2>
 8005b20:	9902      	ldr	r1, [sp, #8]
 8005b22:	2300      	movs	r3, #0
 8005b24:	220a      	movs	r2, #10
 8005b26:	4648      	mov	r0, r9
 8005b28:	f000 f968 	bl	8005dfc <__multadd>
 8005b2c:	9002      	str	r0, [sp, #8]
 8005b2e:	e7eb      	b.n	8005b08 <_dtoa_r+0xb70>
 8005b30:	08007a7a 	.word	0x08007a7a
 8005b34:	080079fe 	.word	0x080079fe

08005b38 <_free_r>:
 8005b38:	b538      	push	{r3, r4, r5, lr}
 8005b3a:	4605      	mov	r5, r0
 8005b3c:	2900      	cmp	r1, #0
 8005b3e:	d041      	beq.n	8005bc4 <_free_r+0x8c>
 8005b40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005b44:	1f0c      	subs	r4, r1, #4
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	bfb8      	it	lt
 8005b4a:	18e4      	addlt	r4, r4, r3
 8005b4c:	f000 f8e8 	bl	8005d20 <__malloc_lock>
 8005b50:	4a1d      	ldr	r2, [pc, #116]	@ (8005bc8 <_free_r+0x90>)
 8005b52:	6813      	ldr	r3, [r2, #0]
 8005b54:	b933      	cbnz	r3, 8005b64 <_free_r+0x2c>
 8005b56:	6063      	str	r3, [r4, #4]
 8005b58:	6014      	str	r4, [r2, #0]
 8005b5a:	4628      	mov	r0, r5
 8005b5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005b60:	f000 b8e4 	b.w	8005d2c <__malloc_unlock>
 8005b64:	42a3      	cmp	r3, r4
 8005b66:	d908      	bls.n	8005b7a <_free_r+0x42>
 8005b68:	6820      	ldr	r0, [r4, #0]
 8005b6a:	1821      	adds	r1, r4, r0
 8005b6c:	428b      	cmp	r3, r1
 8005b6e:	bf01      	itttt	eq
 8005b70:	6819      	ldreq	r1, [r3, #0]
 8005b72:	685b      	ldreq	r3, [r3, #4]
 8005b74:	1809      	addeq	r1, r1, r0
 8005b76:	6021      	streq	r1, [r4, #0]
 8005b78:	e7ed      	b.n	8005b56 <_free_r+0x1e>
 8005b7a:	461a      	mov	r2, r3
 8005b7c:	685b      	ldr	r3, [r3, #4]
 8005b7e:	b10b      	cbz	r3, 8005b84 <_free_r+0x4c>
 8005b80:	42a3      	cmp	r3, r4
 8005b82:	d9fa      	bls.n	8005b7a <_free_r+0x42>
 8005b84:	6811      	ldr	r1, [r2, #0]
 8005b86:	1850      	adds	r0, r2, r1
 8005b88:	42a0      	cmp	r0, r4
 8005b8a:	d10b      	bne.n	8005ba4 <_free_r+0x6c>
 8005b8c:	6820      	ldr	r0, [r4, #0]
 8005b8e:	4401      	add	r1, r0
 8005b90:	1850      	adds	r0, r2, r1
 8005b92:	4283      	cmp	r3, r0
 8005b94:	6011      	str	r1, [r2, #0]
 8005b96:	d1e0      	bne.n	8005b5a <_free_r+0x22>
 8005b98:	6818      	ldr	r0, [r3, #0]
 8005b9a:	685b      	ldr	r3, [r3, #4]
 8005b9c:	6053      	str	r3, [r2, #4]
 8005b9e:	4408      	add	r0, r1
 8005ba0:	6010      	str	r0, [r2, #0]
 8005ba2:	e7da      	b.n	8005b5a <_free_r+0x22>
 8005ba4:	d902      	bls.n	8005bac <_free_r+0x74>
 8005ba6:	230c      	movs	r3, #12
 8005ba8:	602b      	str	r3, [r5, #0]
 8005baa:	e7d6      	b.n	8005b5a <_free_r+0x22>
 8005bac:	6820      	ldr	r0, [r4, #0]
 8005bae:	1821      	adds	r1, r4, r0
 8005bb0:	428b      	cmp	r3, r1
 8005bb2:	bf04      	itt	eq
 8005bb4:	6819      	ldreq	r1, [r3, #0]
 8005bb6:	685b      	ldreq	r3, [r3, #4]
 8005bb8:	6063      	str	r3, [r4, #4]
 8005bba:	bf04      	itt	eq
 8005bbc:	1809      	addeq	r1, r1, r0
 8005bbe:	6021      	streq	r1, [r4, #0]
 8005bc0:	6054      	str	r4, [r2, #4]
 8005bc2:	e7ca      	b.n	8005b5a <_free_r+0x22>
 8005bc4:	bd38      	pop	{r3, r4, r5, pc}
 8005bc6:	bf00      	nop
 8005bc8:	20000808 	.word	0x20000808

08005bcc <malloc>:
 8005bcc:	4b02      	ldr	r3, [pc, #8]	@ (8005bd8 <malloc+0xc>)
 8005bce:	4601      	mov	r1, r0
 8005bd0:	6818      	ldr	r0, [r3, #0]
 8005bd2:	f000 b825 	b.w	8005c20 <_malloc_r>
 8005bd6:	bf00      	nop
 8005bd8:	20000018 	.word	0x20000018

08005bdc <sbrk_aligned>:
 8005bdc:	b570      	push	{r4, r5, r6, lr}
 8005bde:	4e0f      	ldr	r6, [pc, #60]	@ (8005c1c <sbrk_aligned+0x40>)
 8005be0:	460c      	mov	r4, r1
 8005be2:	6831      	ldr	r1, [r6, #0]
 8005be4:	4605      	mov	r5, r0
 8005be6:	b911      	cbnz	r1, 8005bee <sbrk_aligned+0x12>
 8005be8:	f001 f9d0 	bl	8006f8c <_sbrk_r>
 8005bec:	6030      	str	r0, [r6, #0]
 8005bee:	4621      	mov	r1, r4
 8005bf0:	4628      	mov	r0, r5
 8005bf2:	f001 f9cb 	bl	8006f8c <_sbrk_r>
 8005bf6:	1c43      	adds	r3, r0, #1
 8005bf8:	d103      	bne.n	8005c02 <sbrk_aligned+0x26>
 8005bfa:	f04f 34ff 	mov.w	r4, #4294967295
 8005bfe:	4620      	mov	r0, r4
 8005c00:	bd70      	pop	{r4, r5, r6, pc}
 8005c02:	1cc4      	adds	r4, r0, #3
 8005c04:	f024 0403 	bic.w	r4, r4, #3
 8005c08:	42a0      	cmp	r0, r4
 8005c0a:	d0f8      	beq.n	8005bfe <sbrk_aligned+0x22>
 8005c0c:	1a21      	subs	r1, r4, r0
 8005c0e:	4628      	mov	r0, r5
 8005c10:	f001 f9bc 	bl	8006f8c <_sbrk_r>
 8005c14:	3001      	adds	r0, #1
 8005c16:	d1f2      	bne.n	8005bfe <sbrk_aligned+0x22>
 8005c18:	e7ef      	b.n	8005bfa <sbrk_aligned+0x1e>
 8005c1a:	bf00      	nop
 8005c1c:	20000804 	.word	0x20000804

08005c20 <_malloc_r>:
 8005c20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c24:	1ccd      	adds	r5, r1, #3
 8005c26:	f025 0503 	bic.w	r5, r5, #3
 8005c2a:	3508      	adds	r5, #8
 8005c2c:	2d0c      	cmp	r5, #12
 8005c2e:	bf38      	it	cc
 8005c30:	250c      	movcc	r5, #12
 8005c32:	2d00      	cmp	r5, #0
 8005c34:	4606      	mov	r6, r0
 8005c36:	db01      	blt.n	8005c3c <_malloc_r+0x1c>
 8005c38:	42a9      	cmp	r1, r5
 8005c3a:	d904      	bls.n	8005c46 <_malloc_r+0x26>
 8005c3c:	230c      	movs	r3, #12
 8005c3e:	6033      	str	r3, [r6, #0]
 8005c40:	2000      	movs	r0, #0
 8005c42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c46:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005d1c <_malloc_r+0xfc>
 8005c4a:	f000 f869 	bl	8005d20 <__malloc_lock>
 8005c4e:	f8d8 3000 	ldr.w	r3, [r8]
 8005c52:	461c      	mov	r4, r3
 8005c54:	bb44      	cbnz	r4, 8005ca8 <_malloc_r+0x88>
 8005c56:	4629      	mov	r1, r5
 8005c58:	4630      	mov	r0, r6
 8005c5a:	f7ff ffbf 	bl	8005bdc <sbrk_aligned>
 8005c5e:	1c43      	adds	r3, r0, #1
 8005c60:	4604      	mov	r4, r0
 8005c62:	d158      	bne.n	8005d16 <_malloc_r+0xf6>
 8005c64:	f8d8 4000 	ldr.w	r4, [r8]
 8005c68:	4627      	mov	r7, r4
 8005c6a:	2f00      	cmp	r7, #0
 8005c6c:	d143      	bne.n	8005cf6 <_malloc_r+0xd6>
 8005c6e:	2c00      	cmp	r4, #0
 8005c70:	d04b      	beq.n	8005d0a <_malloc_r+0xea>
 8005c72:	6823      	ldr	r3, [r4, #0]
 8005c74:	4639      	mov	r1, r7
 8005c76:	4630      	mov	r0, r6
 8005c78:	eb04 0903 	add.w	r9, r4, r3
 8005c7c:	f001 f986 	bl	8006f8c <_sbrk_r>
 8005c80:	4581      	cmp	r9, r0
 8005c82:	d142      	bne.n	8005d0a <_malloc_r+0xea>
 8005c84:	6821      	ldr	r1, [r4, #0]
 8005c86:	1a6d      	subs	r5, r5, r1
 8005c88:	4629      	mov	r1, r5
 8005c8a:	4630      	mov	r0, r6
 8005c8c:	f7ff ffa6 	bl	8005bdc <sbrk_aligned>
 8005c90:	3001      	adds	r0, #1
 8005c92:	d03a      	beq.n	8005d0a <_malloc_r+0xea>
 8005c94:	6823      	ldr	r3, [r4, #0]
 8005c96:	442b      	add	r3, r5
 8005c98:	6023      	str	r3, [r4, #0]
 8005c9a:	f8d8 3000 	ldr.w	r3, [r8]
 8005c9e:	685a      	ldr	r2, [r3, #4]
 8005ca0:	bb62      	cbnz	r2, 8005cfc <_malloc_r+0xdc>
 8005ca2:	f8c8 7000 	str.w	r7, [r8]
 8005ca6:	e00f      	b.n	8005cc8 <_malloc_r+0xa8>
 8005ca8:	6822      	ldr	r2, [r4, #0]
 8005caa:	1b52      	subs	r2, r2, r5
 8005cac:	d420      	bmi.n	8005cf0 <_malloc_r+0xd0>
 8005cae:	2a0b      	cmp	r2, #11
 8005cb0:	d917      	bls.n	8005ce2 <_malloc_r+0xc2>
 8005cb2:	1961      	adds	r1, r4, r5
 8005cb4:	42a3      	cmp	r3, r4
 8005cb6:	6025      	str	r5, [r4, #0]
 8005cb8:	bf18      	it	ne
 8005cba:	6059      	strne	r1, [r3, #4]
 8005cbc:	6863      	ldr	r3, [r4, #4]
 8005cbe:	bf08      	it	eq
 8005cc0:	f8c8 1000 	streq.w	r1, [r8]
 8005cc4:	5162      	str	r2, [r4, r5]
 8005cc6:	604b      	str	r3, [r1, #4]
 8005cc8:	4630      	mov	r0, r6
 8005cca:	f000 f82f 	bl	8005d2c <__malloc_unlock>
 8005cce:	f104 000b 	add.w	r0, r4, #11
 8005cd2:	1d23      	adds	r3, r4, #4
 8005cd4:	f020 0007 	bic.w	r0, r0, #7
 8005cd8:	1ac2      	subs	r2, r0, r3
 8005cda:	bf1c      	itt	ne
 8005cdc:	1a1b      	subne	r3, r3, r0
 8005cde:	50a3      	strne	r3, [r4, r2]
 8005ce0:	e7af      	b.n	8005c42 <_malloc_r+0x22>
 8005ce2:	6862      	ldr	r2, [r4, #4]
 8005ce4:	42a3      	cmp	r3, r4
 8005ce6:	bf0c      	ite	eq
 8005ce8:	f8c8 2000 	streq.w	r2, [r8]
 8005cec:	605a      	strne	r2, [r3, #4]
 8005cee:	e7eb      	b.n	8005cc8 <_malloc_r+0xa8>
 8005cf0:	4623      	mov	r3, r4
 8005cf2:	6864      	ldr	r4, [r4, #4]
 8005cf4:	e7ae      	b.n	8005c54 <_malloc_r+0x34>
 8005cf6:	463c      	mov	r4, r7
 8005cf8:	687f      	ldr	r7, [r7, #4]
 8005cfa:	e7b6      	b.n	8005c6a <_malloc_r+0x4a>
 8005cfc:	461a      	mov	r2, r3
 8005cfe:	685b      	ldr	r3, [r3, #4]
 8005d00:	42a3      	cmp	r3, r4
 8005d02:	d1fb      	bne.n	8005cfc <_malloc_r+0xdc>
 8005d04:	2300      	movs	r3, #0
 8005d06:	6053      	str	r3, [r2, #4]
 8005d08:	e7de      	b.n	8005cc8 <_malloc_r+0xa8>
 8005d0a:	230c      	movs	r3, #12
 8005d0c:	6033      	str	r3, [r6, #0]
 8005d0e:	4630      	mov	r0, r6
 8005d10:	f000 f80c 	bl	8005d2c <__malloc_unlock>
 8005d14:	e794      	b.n	8005c40 <_malloc_r+0x20>
 8005d16:	6005      	str	r5, [r0, #0]
 8005d18:	e7d6      	b.n	8005cc8 <_malloc_r+0xa8>
 8005d1a:	bf00      	nop
 8005d1c:	20000808 	.word	0x20000808

08005d20 <__malloc_lock>:
 8005d20:	4801      	ldr	r0, [pc, #4]	@ (8005d28 <__malloc_lock+0x8>)
 8005d22:	f7ff b8ae 	b.w	8004e82 <__retarget_lock_acquire_recursive>
 8005d26:	bf00      	nop
 8005d28:	20000800 	.word	0x20000800

08005d2c <__malloc_unlock>:
 8005d2c:	4801      	ldr	r0, [pc, #4]	@ (8005d34 <__malloc_unlock+0x8>)
 8005d2e:	f7ff b8a9 	b.w	8004e84 <__retarget_lock_release_recursive>
 8005d32:	bf00      	nop
 8005d34:	20000800 	.word	0x20000800

08005d38 <_Balloc>:
 8005d38:	b570      	push	{r4, r5, r6, lr}
 8005d3a:	69c6      	ldr	r6, [r0, #28]
 8005d3c:	4604      	mov	r4, r0
 8005d3e:	460d      	mov	r5, r1
 8005d40:	b976      	cbnz	r6, 8005d60 <_Balloc+0x28>
 8005d42:	2010      	movs	r0, #16
 8005d44:	f7ff ff42 	bl	8005bcc <malloc>
 8005d48:	4602      	mov	r2, r0
 8005d4a:	61e0      	str	r0, [r4, #28]
 8005d4c:	b920      	cbnz	r0, 8005d58 <_Balloc+0x20>
 8005d4e:	4b18      	ldr	r3, [pc, #96]	@ (8005db0 <_Balloc+0x78>)
 8005d50:	4818      	ldr	r0, [pc, #96]	@ (8005db4 <_Balloc+0x7c>)
 8005d52:	216b      	movs	r1, #107	@ 0x6b
 8005d54:	f001 f938 	bl	8006fc8 <__assert_func>
 8005d58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005d5c:	6006      	str	r6, [r0, #0]
 8005d5e:	60c6      	str	r6, [r0, #12]
 8005d60:	69e6      	ldr	r6, [r4, #28]
 8005d62:	68f3      	ldr	r3, [r6, #12]
 8005d64:	b183      	cbz	r3, 8005d88 <_Balloc+0x50>
 8005d66:	69e3      	ldr	r3, [r4, #28]
 8005d68:	68db      	ldr	r3, [r3, #12]
 8005d6a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005d6e:	b9b8      	cbnz	r0, 8005da0 <_Balloc+0x68>
 8005d70:	2101      	movs	r1, #1
 8005d72:	fa01 f605 	lsl.w	r6, r1, r5
 8005d76:	1d72      	adds	r2, r6, #5
 8005d78:	0092      	lsls	r2, r2, #2
 8005d7a:	4620      	mov	r0, r4
 8005d7c:	f001 f942 	bl	8007004 <_calloc_r>
 8005d80:	b160      	cbz	r0, 8005d9c <_Balloc+0x64>
 8005d82:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005d86:	e00e      	b.n	8005da6 <_Balloc+0x6e>
 8005d88:	2221      	movs	r2, #33	@ 0x21
 8005d8a:	2104      	movs	r1, #4
 8005d8c:	4620      	mov	r0, r4
 8005d8e:	f001 f939 	bl	8007004 <_calloc_r>
 8005d92:	69e3      	ldr	r3, [r4, #28]
 8005d94:	60f0      	str	r0, [r6, #12]
 8005d96:	68db      	ldr	r3, [r3, #12]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d1e4      	bne.n	8005d66 <_Balloc+0x2e>
 8005d9c:	2000      	movs	r0, #0
 8005d9e:	bd70      	pop	{r4, r5, r6, pc}
 8005da0:	6802      	ldr	r2, [r0, #0]
 8005da2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005da6:	2300      	movs	r3, #0
 8005da8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005dac:	e7f7      	b.n	8005d9e <_Balloc+0x66>
 8005dae:	bf00      	nop
 8005db0:	08007a0b 	.word	0x08007a0b
 8005db4:	08007a8b 	.word	0x08007a8b

08005db8 <_Bfree>:
 8005db8:	b570      	push	{r4, r5, r6, lr}
 8005dba:	69c6      	ldr	r6, [r0, #28]
 8005dbc:	4605      	mov	r5, r0
 8005dbe:	460c      	mov	r4, r1
 8005dc0:	b976      	cbnz	r6, 8005de0 <_Bfree+0x28>
 8005dc2:	2010      	movs	r0, #16
 8005dc4:	f7ff ff02 	bl	8005bcc <malloc>
 8005dc8:	4602      	mov	r2, r0
 8005dca:	61e8      	str	r0, [r5, #28]
 8005dcc:	b920      	cbnz	r0, 8005dd8 <_Bfree+0x20>
 8005dce:	4b09      	ldr	r3, [pc, #36]	@ (8005df4 <_Bfree+0x3c>)
 8005dd0:	4809      	ldr	r0, [pc, #36]	@ (8005df8 <_Bfree+0x40>)
 8005dd2:	218f      	movs	r1, #143	@ 0x8f
 8005dd4:	f001 f8f8 	bl	8006fc8 <__assert_func>
 8005dd8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005ddc:	6006      	str	r6, [r0, #0]
 8005dde:	60c6      	str	r6, [r0, #12]
 8005de0:	b13c      	cbz	r4, 8005df2 <_Bfree+0x3a>
 8005de2:	69eb      	ldr	r3, [r5, #28]
 8005de4:	6862      	ldr	r2, [r4, #4]
 8005de6:	68db      	ldr	r3, [r3, #12]
 8005de8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005dec:	6021      	str	r1, [r4, #0]
 8005dee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005df2:	bd70      	pop	{r4, r5, r6, pc}
 8005df4:	08007a0b 	.word	0x08007a0b
 8005df8:	08007a8b 	.word	0x08007a8b

08005dfc <__multadd>:
 8005dfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e00:	690d      	ldr	r5, [r1, #16]
 8005e02:	4607      	mov	r7, r0
 8005e04:	460c      	mov	r4, r1
 8005e06:	461e      	mov	r6, r3
 8005e08:	f101 0c14 	add.w	ip, r1, #20
 8005e0c:	2000      	movs	r0, #0
 8005e0e:	f8dc 3000 	ldr.w	r3, [ip]
 8005e12:	b299      	uxth	r1, r3
 8005e14:	fb02 6101 	mla	r1, r2, r1, r6
 8005e18:	0c1e      	lsrs	r6, r3, #16
 8005e1a:	0c0b      	lsrs	r3, r1, #16
 8005e1c:	fb02 3306 	mla	r3, r2, r6, r3
 8005e20:	b289      	uxth	r1, r1
 8005e22:	3001      	adds	r0, #1
 8005e24:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005e28:	4285      	cmp	r5, r0
 8005e2a:	f84c 1b04 	str.w	r1, [ip], #4
 8005e2e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005e32:	dcec      	bgt.n	8005e0e <__multadd+0x12>
 8005e34:	b30e      	cbz	r6, 8005e7a <__multadd+0x7e>
 8005e36:	68a3      	ldr	r3, [r4, #8]
 8005e38:	42ab      	cmp	r3, r5
 8005e3a:	dc19      	bgt.n	8005e70 <__multadd+0x74>
 8005e3c:	6861      	ldr	r1, [r4, #4]
 8005e3e:	4638      	mov	r0, r7
 8005e40:	3101      	adds	r1, #1
 8005e42:	f7ff ff79 	bl	8005d38 <_Balloc>
 8005e46:	4680      	mov	r8, r0
 8005e48:	b928      	cbnz	r0, 8005e56 <__multadd+0x5a>
 8005e4a:	4602      	mov	r2, r0
 8005e4c:	4b0c      	ldr	r3, [pc, #48]	@ (8005e80 <__multadd+0x84>)
 8005e4e:	480d      	ldr	r0, [pc, #52]	@ (8005e84 <__multadd+0x88>)
 8005e50:	21ba      	movs	r1, #186	@ 0xba
 8005e52:	f001 f8b9 	bl	8006fc8 <__assert_func>
 8005e56:	6922      	ldr	r2, [r4, #16]
 8005e58:	3202      	adds	r2, #2
 8005e5a:	f104 010c 	add.w	r1, r4, #12
 8005e5e:	0092      	lsls	r2, r2, #2
 8005e60:	300c      	adds	r0, #12
 8005e62:	f001 f8a3 	bl	8006fac <memcpy>
 8005e66:	4621      	mov	r1, r4
 8005e68:	4638      	mov	r0, r7
 8005e6a:	f7ff ffa5 	bl	8005db8 <_Bfree>
 8005e6e:	4644      	mov	r4, r8
 8005e70:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005e74:	3501      	adds	r5, #1
 8005e76:	615e      	str	r6, [r3, #20]
 8005e78:	6125      	str	r5, [r4, #16]
 8005e7a:	4620      	mov	r0, r4
 8005e7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e80:	08007a7a 	.word	0x08007a7a
 8005e84:	08007a8b 	.word	0x08007a8b

08005e88 <__hi0bits>:
 8005e88:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005e8c:	4603      	mov	r3, r0
 8005e8e:	bf36      	itet	cc
 8005e90:	0403      	lslcc	r3, r0, #16
 8005e92:	2000      	movcs	r0, #0
 8005e94:	2010      	movcc	r0, #16
 8005e96:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005e9a:	bf3c      	itt	cc
 8005e9c:	021b      	lslcc	r3, r3, #8
 8005e9e:	3008      	addcc	r0, #8
 8005ea0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005ea4:	bf3c      	itt	cc
 8005ea6:	011b      	lslcc	r3, r3, #4
 8005ea8:	3004      	addcc	r0, #4
 8005eaa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005eae:	bf3c      	itt	cc
 8005eb0:	009b      	lslcc	r3, r3, #2
 8005eb2:	3002      	addcc	r0, #2
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	db05      	blt.n	8005ec4 <__hi0bits+0x3c>
 8005eb8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005ebc:	f100 0001 	add.w	r0, r0, #1
 8005ec0:	bf08      	it	eq
 8005ec2:	2020      	moveq	r0, #32
 8005ec4:	4770      	bx	lr

08005ec6 <__lo0bits>:
 8005ec6:	6803      	ldr	r3, [r0, #0]
 8005ec8:	4602      	mov	r2, r0
 8005eca:	f013 0007 	ands.w	r0, r3, #7
 8005ece:	d00b      	beq.n	8005ee8 <__lo0bits+0x22>
 8005ed0:	07d9      	lsls	r1, r3, #31
 8005ed2:	d421      	bmi.n	8005f18 <__lo0bits+0x52>
 8005ed4:	0798      	lsls	r0, r3, #30
 8005ed6:	bf49      	itett	mi
 8005ed8:	085b      	lsrmi	r3, r3, #1
 8005eda:	089b      	lsrpl	r3, r3, #2
 8005edc:	2001      	movmi	r0, #1
 8005ede:	6013      	strmi	r3, [r2, #0]
 8005ee0:	bf5c      	itt	pl
 8005ee2:	6013      	strpl	r3, [r2, #0]
 8005ee4:	2002      	movpl	r0, #2
 8005ee6:	4770      	bx	lr
 8005ee8:	b299      	uxth	r1, r3
 8005eea:	b909      	cbnz	r1, 8005ef0 <__lo0bits+0x2a>
 8005eec:	0c1b      	lsrs	r3, r3, #16
 8005eee:	2010      	movs	r0, #16
 8005ef0:	b2d9      	uxtb	r1, r3
 8005ef2:	b909      	cbnz	r1, 8005ef8 <__lo0bits+0x32>
 8005ef4:	3008      	adds	r0, #8
 8005ef6:	0a1b      	lsrs	r3, r3, #8
 8005ef8:	0719      	lsls	r1, r3, #28
 8005efa:	bf04      	itt	eq
 8005efc:	091b      	lsreq	r3, r3, #4
 8005efe:	3004      	addeq	r0, #4
 8005f00:	0799      	lsls	r1, r3, #30
 8005f02:	bf04      	itt	eq
 8005f04:	089b      	lsreq	r3, r3, #2
 8005f06:	3002      	addeq	r0, #2
 8005f08:	07d9      	lsls	r1, r3, #31
 8005f0a:	d403      	bmi.n	8005f14 <__lo0bits+0x4e>
 8005f0c:	085b      	lsrs	r3, r3, #1
 8005f0e:	f100 0001 	add.w	r0, r0, #1
 8005f12:	d003      	beq.n	8005f1c <__lo0bits+0x56>
 8005f14:	6013      	str	r3, [r2, #0]
 8005f16:	4770      	bx	lr
 8005f18:	2000      	movs	r0, #0
 8005f1a:	4770      	bx	lr
 8005f1c:	2020      	movs	r0, #32
 8005f1e:	4770      	bx	lr

08005f20 <__i2b>:
 8005f20:	b510      	push	{r4, lr}
 8005f22:	460c      	mov	r4, r1
 8005f24:	2101      	movs	r1, #1
 8005f26:	f7ff ff07 	bl	8005d38 <_Balloc>
 8005f2a:	4602      	mov	r2, r0
 8005f2c:	b928      	cbnz	r0, 8005f3a <__i2b+0x1a>
 8005f2e:	4b05      	ldr	r3, [pc, #20]	@ (8005f44 <__i2b+0x24>)
 8005f30:	4805      	ldr	r0, [pc, #20]	@ (8005f48 <__i2b+0x28>)
 8005f32:	f240 1145 	movw	r1, #325	@ 0x145
 8005f36:	f001 f847 	bl	8006fc8 <__assert_func>
 8005f3a:	2301      	movs	r3, #1
 8005f3c:	6144      	str	r4, [r0, #20]
 8005f3e:	6103      	str	r3, [r0, #16]
 8005f40:	bd10      	pop	{r4, pc}
 8005f42:	bf00      	nop
 8005f44:	08007a7a 	.word	0x08007a7a
 8005f48:	08007a8b 	.word	0x08007a8b

08005f4c <__multiply>:
 8005f4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f50:	4617      	mov	r7, r2
 8005f52:	690a      	ldr	r2, [r1, #16]
 8005f54:	693b      	ldr	r3, [r7, #16]
 8005f56:	429a      	cmp	r2, r3
 8005f58:	bfa8      	it	ge
 8005f5a:	463b      	movge	r3, r7
 8005f5c:	4689      	mov	r9, r1
 8005f5e:	bfa4      	itt	ge
 8005f60:	460f      	movge	r7, r1
 8005f62:	4699      	movge	r9, r3
 8005f64:	693d      	ldr	r5, [r7, #16]
 8005f66:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005f6a:	68bb      	ldr	r3, [r7, #8]
 8005f6c:	6879      	ldr	r1, [r7, #4]
 8005f6e:	eb05 060a 	add.w	r6, r5, sl
 8005f72:	42b3      	cmp	r3, r6
 8005f74:	b085      	sub	sp, #20
 8005f76:	bfb8      	it	lt
 8005f78:	3101      	addlt	r1, #1
 8005f7a:	f7ff fedd 	bl	8005d38 <_Balloc>
 8005f7e:	b930      	cbnz	r0, 8005f8e <__multiply+0x42>
 8005f80:	4602      	mov	r2, r0
 8005f82:	4b41      	ldr	r3, [pc, #260]	@ (8006088 <__multiply+0x13c>)
 8005f84:	4841      	ldr	r0, [pc, #260]	@ (800608c <__multiply+0x140>)
 8005f86:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005f8a:	f001 f81d 	bl	8006fc8 <__assert_func>
 8005f8e:	f100 0414 	add.w	r4, r0, #20
 8005f92:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8005f96:	4623      	mov	r3, r4
 8005f98:	2200      	movs	r2, #0
 8005f9a:	4573      	cmp	r3, lr
 8005f9c:	d320      	bcc.n	8005fe0 <__multiply+0x94>
 8005f9e:	f107 0814 	add.w	r8, r7, #20
 8005fa2:	f109 0114 	add.w	r1, r9, #20
 8005fa6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8005faa:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8005fae:	9302      	str	r3, [sp, #8]
 8005fb0:	1beb      	subs	r3, r5, r7
 8005fb2:	3b15      	subs	r3, #21
 8005fb4:	f023 0303 	bic.w	r3, r3, #3
 8005fb8:	3304      	adds	r3, #4
 8005fba:	3715      	adds	r7, #21
 8005fbc:	42bd      	cmp	r5, r7
 8005fbe:	bf38      	it	cc
 8005fc0:	2304      	movcc	r3, #4
 8005fc2:	9301      	str	r3, [sp, #4]
 8005fc4:	9b02      	ldr	r3, [sp, #8]
 8005fc6:	9103      	str	r1, [sp, #12]
 8005fc8:	428b      	cmp	r3, r1
 8005fca:	d80c      	bhi.n	8005fe6 <__multiply+0x9a>
 8005fcc:	2e00      	cmp	r6, #0
 8005fce:	dd03      	ble.n	8005fd8 <__multiply+0x8c>
 8005fd0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d055      	beq.n	8006084 <__multiply+0x138>
 8005fd8:	6106      	str	r6, [r0, #16]
 8005fda:	b005      	add	sp, #20
 8005fdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fe0:	f843 2b04 	str.w	r2, [r3], #4
 8005fe4:	e7d9      	b.n	8005f9a <__multiply+0x4e>
 8005fe6:	f8b1 a000 	ldrh.w	sl, [r1]
 8005fea:	f1ba 0f00 	cmp.w	sl, #0
 8005fee:	d01f      	beq.n	8006030 <__multiply+0xe4>
 8005ff0:	46c4      	mov	ip, r8
 8005ff2:	46a1      	mov	r9, r4
 8005ff4:	2700      	movs	r7, #0
 8005ff6:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005ffa:	f8d9 3000 	ldr.w	r3, [r9]
 8005ffe:	fa1f fb82 	uxth.w	fp, r2
 8006002:	b29b      	uxth	r3, r3
 8006004:	fb0a 330b 	mla	r3, sl, fp, r3
 8006008:	443b      	add	r3, r7
 800600a:	f8d9 7000 	ldr.w	r7, [r9]
 800600e:	0c12      	lsrs	r2, r2, #16
 8006010:	0c3f      	lsrs	r7, r7, #16
 8006012:	fb0a 7202 	mla	r2, sl, r2, r7
 8006016:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800601a:	b29b      	uxth	r3, r3
 800601c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006020:	4565      	cmp	r5, ip
 8006022:	f849 3b04 	str.w	r3, [r9], #4
 8006026:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800602a:	d8e4      	bhi.n	8005ff6 <__multiply+0xaa>
 800602c:	9b01      	ldr	r3, [sp, #4]
 800602e:	50e7      	str	r7, [r4, r3]
 8006030:	9b03      	ldr	r3, [sp, #12]
 8006032:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006036:	3104      	adds	r1, #4
 8006038:	f1b9 0f00 	cmp.w	r9, #0
 800603c:	d020      	beq.n	8006080 <__multiply+0x134>
 800603e:	6823      	ldr	r3, [r4, #0]
 8006040:	4647      	mov	r7, r8
 8006042:	46a4      	mov	ip, r4
 8006044:	f04f 0a00 	mov.w	sl, #0
 8006048:	f8b7 b000 	ldrh.w	fp, [r7]
 800604c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006050:	fb09 220b 	mla	r2, r9, fp, r2
 8006054:	4452      	add	r2, sl
 8006056:	b29b      	uxth	r3, r3
 8006058:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800605c:	f84c 3b04 	str.w	r3, [ip], #4
 8006060:	f857 3b04 	ldr.w	r3, [r7], #4
 8006064:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006068:	f8bc 3000 	ldrh.w	r3, [ip]
 800606c:	fb09 330a 	mla	r3, r9, sl, r3
 8006070:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006074:	42bd      	cmp	r5, r7
 8006076:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800607a:	d8e5      	bhi.n	8006048 <__multiply+0xfc>
 800607c:	9a01      	ldr	r2, [sp, #4]
 800607e:	50a3      	str	r3, [r4, r2]
 8006080:	3404      	adds	r4, #4
 8006082:	e79f      	b.n	8005fc4 <__multiply+0x78>
 8006084:	3e01      	subs	r6, #1
 8006086:	e7a1      	b.n	8005fcc <__multiply+0x80>
 8006088:	08007a7a 	.word	0x08007a7a
 800608c:	08007a8b 	.word	0x08007a8b

08006090 <__pow5mult>:
 8006090:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006094:	4615      	mov	r5, r2
 8006096:	f012 0203 	ands.w	r2, r2, #3
 800609a:	4607      	mov	r7, r0
 800609c:	460e      	mov	r6, r1
 800609e:	d007      	beq.n	80060b0 <__pow5mult+0x20>
 80060a0:	4c25      	ldr	r4, [pc, #148]	@ (8006138 <__pow5mult+0xa8>)
 80060a2:	3a01      	subs	r2, #1
 80060a4:	2300      	movs	r3, #0
 80060a6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80060aa:	f7ff fea7 	bl	8005dfc <__multadd>
 80060ae:	4606      	mov	r6, r0
 80060b0:	10ad      	asrs	r5, r5, #2
 80060b2:	d03d      	beq.n	8006130 <__pow5mult+0xa0>
 80060b4:	69fc      	ldr	r4, [r7, #28]
 80060b6:	b97c      	cbnz	r4, 80060d8 <__pow5mult+0x48>
 80060b8:	2010      	movs	r0, #16
 80060ba:	f7ff fd87 	bl	8005bcc <malloc>
 80060be:	4602      	mov	r2, r0
 80060c0:	61f8      	str	r0, [r7, #28]
 80060c2:	b928      	cbnz	r0, 80060d0 <__pow5mult+0x40>
 80060c4:	4b1d      	ldr	r3, [pc, #116]	@ (800613c <__pow5mult+0xac>)
 80060c6:	481e      	ldr	r0, [pc, #120]	@ (8006140 <__pow5mult+0xb0>)
 80060c8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80060cc:	f000 ff7c 	bl	8006fc8 <__assert_func>
 80060d0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80060d4:	6004      	str	r4, [r0, #0]
 80060d6:	60c4      	str	r4, [r0, #12]
 80060d8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80060dc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80060e0:	b94c      	cbnz	r4, 80060f6 <__pow5mult+0x66>
 80060e2:	f240 2171 	movw	r1, #625	@ 0x271
 80060e6:	4638      	mov	r0, r7
 80060e8:	f7ff ff1a 	bl	8005f20 <__i2b>
 80060ec:	2300      	movs	r3, #0
 80060ee:	f8c8 0008 	str.w	r0, [r8, #8]
 80060f2:	4604      	mov	r4, r0
 80060f4:	6003      	str	r3, [r0, #0]
 80060f6:	f04f 0900 	mov.w	r9, #0
 80060fa:	07eb      	lsls	r3, r5, #31
 80060fc:	d50a      	bpl.n	8006114 <__pow5mult+0x84>
 80060fe:	4631      	mov	r1, r6
 8006100:	4622      	mov	r2, r4
 8006102:	4638      	mov	r0, r7
 8006104:	f7ff ff22 	bl	8005f4c <__multiply>
 8006108:	4631      	mov	r1, r6
 800610a:	4680      	mov	r8, r0
 800610c:	4638      	mov	r0, r7
 800610e:	f7ff fe53 	bl	8005db8 <_Bfree>
 8006112:	4646      	mov	r6, r8
 8006114:	106d      	asrs	r5, r5, #1
 8006116:	d00b      	beq.n	8006130 <__pow5mult+0xa0>
 8006118:	6820      	ldr	r0, [r4, #0]
 800611a:	b938      	cbnz	r0, 800612c <__pow5mult+0x9c>
 800611c:	4622      	mov	r2, r4
 800611e:	4621      	mov	r1, r4
 8006120:	4638      	mov	r0, r7
 8006122:	f7ff ff13 	bl	8005f4c <__multiply>
 8006126:	6020      	str	r0, [r4, #0]
 8006128:	f8c0 9000 	str.w	r9, [r0]
 800612c:	4604      	mov	r4, r0
 800612e:	e7e4      	b.n	80060fa <__pow5mult+0x6a>
 8006130:	4630      	mov	r0, r6
 8006132:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006136:	bf00      	nop
 8006138:	08007b58 	.word	0x08007b58
 800613c:	08007a0b 	.word	0x08007a0b
 8006140:	08007a8b 	.word	0x08007a8b

08006144 <__lshift>:
 8006144:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006148:	460c      	mov	r4, r1
 800614a:	6849      	ldr	r1, [r1, #4]
 800614c:	6923      	ldr	r3, [r4, #16]
 800614e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006152:	68a3      	ldr	r3, [r4, #8]
 8006154:	4607      	mov	r7, r0
 8006156:	4691      	mov	r9, r2
 8006158:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800615c:	f108 0601 	add.w	r6, r8, #1
 8006160:	42b3      	cmp	r3, r6
 8006162:	db0b      	blt.n	800617c <__lshift+0x38>
 8006164:	4638      	mov	r0, r7
 8006166:	f7ff fde7 	bl	8005d38 <_Balloc>
 800616a:	4605      	mov	r5, r0
 800616c:	b948      	cbnz	r0, 8006182 <__lshift+0x3e>
 800616e:	4602      	mov	r2, r0
 8006170:	4b28      	ldr	r3, [pc, #160]	@ (8006214 <__lshift+0xd0>)
 8006172:	4829      	ldr	r0, [pc, #164]	@ (8006218 <__lshift+0xd4>)
 8006174:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006178:	f000 ff26 	bl	8006fc8 <__assert_func>
 800617c:	3101      	adds	r1, #1
 800617e:	005b      	lsls	r3, r3, #1
 8006180:	e7ee      	b.n	8006160 <__lshift+0x1c>
 8006182:	2300      	movs	r3, #0
 8006184:	f100 0114 	add.w	r1, r0, #20
 8006188:	f100 0210 	add.w	r2, r0, #16
 800618c:	4618      	mov	r0, r3
 800618e:	4553      	cmp	r3, sl
 8006190:	db33      	blt.n	80061fa <__lshift+0xb6>
 8006192:	6920      	ldr	r0, [r4, #16]
 8006194:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006198:	f104 0314 	add.w	r3, r4, #20
 800619c:	f019 091f 	ands.w	r9, r9, #31
 80061a0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80061a4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80061a8:	d02b      	beq.n	8006202 <__lshift+0xbe>
 80061aa:	f1c9 0e20 	rsb	lr, r9, #32
 80061ae:	468a      	mov	sl, r1
 80061b0:	2200      	movs	r2, #0
 80061b2:	6818      	ldr	r0, [r3, #0]
 80061b4:	fa00 f009 	lsl.w	r0, r0, r9
 80061b8:	4310      	orrs	r0, r2
 80061ba:	f84a 0b04 	str.w	r0, [sl], #4
 80061be:	f853 2b04 	ldr.w	r2, [r3], #4
 80061c2:	459c      	cmp	ip, r3
 80061c4:	fa22 f20e 	lsr.w	r2, r2, lr
 80061c8:	d8f3      	bhi.n	80061b2 <__lshift+0x6e>
 80061ca:	ebac 0304 	sub.w	r3, ip, r4
 80061ce:	3b15      	subs	r3, #21
 80061d0:	f023 0303 	bic.w	r3, r3, #3
 80061d4:	3304      	adds	r3, #4
 80061d6:	f104 0015 	add.w	r0, r4, #21
 80061da:	4560      	cmp	r0, ip
 80061dc:	bf88      	it	hi
 80061de:	2304      	movhi	r3, #4
 80061e0:	50ca      	str	r2, [r1, r3]
 80061e2:	b10a      	cbz	r2, 80061e8 <__lshift+0xa4>
 80061e4:	f108 0602 	add.w	r6, r8, #2
 80061e8:	3e01      	subs	r6, #1
 80061ea:	4638      	mov	r0, r7
 80061ec:	612e      	str	r6, [r5, #16]
 80061ee:	4621      	mov	r1, r4
 80061f0:	f7ff fde2 	bl	8005db8 <_Bfree>
 80061f4:	4628      	mov	r0, r5
 80061f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061fa:	f842 0f04 	str.w	r0, [r2, #4]!
 80061fe:	3301      	adds	r3, #1
 8006200:	e7c5      	b.n	800618e <__lshift+0x4a>
 8006202:	3904      	subs	r1, #4
 8006204:	f853 2b04 	ldr.w	r2, [r3], #4
 8006208:	f841 2f04 	str.w	r2, [r1, #4]!
 800620c:	459c      	cmp	ip, r3
 800620e:	d8f9      	bhi.n	8006204 <__lshift+0xc0>
 8006210:	e7ea      	b.n	80061e8 <__lshift+0xa4>
 8006212:	bf00      	nop
 8006214:	08007a7a 	.word	0x08007a7a
 8006218:	08007a8b 	.word	0x08007a8b

0800621c <__mcmp>:
 800621c:	690a      	ldr	r2, [r1, #16]
 800621e:	4603      	mov	r3, r0
 8006220:	6900      	ldr	r0, [r0, #16]
 8006222:	1a80      	subs	r0, r0, r2
 8006224:	b530      	push	{r4, r5, lr}
 8006226:	d10e      	bne.n	8006246 <__mcmp+0x2a>
 8006228:	3314      	adds	r3, #20
 800622a:	3114      	adds	r1, #20
 800622c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006230:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006234:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006238:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800623c:	4295      	cmp	r5, r2
 800623e:	d003      	beq.n	8006248 <__mcmp+0x2c>
 8006240:	d205      	bcs.n	800624e <__mcmp+0x32>
 8006242:	f04f 30ff 	mov.w	r0, #4294967295
 8006246:	bd30      	pop	{r4, r5, pc}
 8006248:	42a3      	cmp	r3, r4
 800624a:	d3f3      	bcc.n	8006234 <__mcmp+0x18>
 800624c:	e7fb      	b.n	8006246 <__mcmp+0x2a>
 800624e:	2001      	movs	r0, #1
 8006250:	e7f9      	b.n	8006246 <__mcmp+0x2a>
	...

08006254 <__mdiff>:
 8006254:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006258:	4689      	mov	r9, r1
 800625a:	4606      	mov	r6, r0
 800625c:	4611      	mov	r1, r2
 800625e:	4648      	mov	r0, r9
 8006260:	4614      	mov	r4, r2
 8006262:	f7ff ffdb 	bl	800621c <__mcmp>
 8006266:	1e05      	subs	r5, r0, #0
 8006268:	d112      	bne.n	8006290 <__mdiff+0x3c>
 800626a:	4629      	mov	r1, r5
 800626c:	4630      	mov	r0, r6
 800626e:	f7ff fd63 	bl	8005d38 <_Balloc>
 8006272:	4602      	mov	r2, r0
 8006274:	b928      	cbnz	r0, 8006282 <__mdiff+0x2e>
 8006276:	4b3f      	ldr	r3, [pc, #252]	@ (8006374 <__mdiff+0x120>)
 8006278:	f240 2137 	movw	r1, #567	@ 0x237
 800627c:	483e      	ldr	r0, [pc, #248]	@ (8006378 <__mdiff+0x124>)
 800627e:	f000 fea3 	bl	8006fc8 <__assert_func>
 8006282:	2301      	movs	r3, #1
 8006284:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006288:	4610      	mov	r0, r2
 800628a:	b003      	add	sp, #12
 800628c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006290:	bfbc      	itt	lt
 8006292:	464b      	movlt	r3, r9
 8006294:	46a1      	movlt	r9, r4
 8006296:	4630      	mov	r0, r6
 8006298:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800629c:	bfba      	itte	lt
 800629e:	461c      	movlt	r4, r3
 80062a0:	2501      	movlt	r5, #1
 80062a2:	2500      	movge	r5, #0
 80062a4:	f7ff fd48 	bl	8005d38 <_Balloc>
 80062a8:	4602      	mov	r2, r0
 80062aa:	b918      	cbnz	r0, 80062b4 <__mdiff+0x60>
 80062ac:	4b31      	ldr	r3, [pc, #196]	@ (8006374 <__mdiff+0x120>)
 80062ae:	f240 2145 	movw	r1, #581	@ 0x245
 80062b2:	e7e3      	b.n	800627c <__mdiff+0x28>
 80062b4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80062b8:	6926      	ldr	r6, [r4, #16]
 80062ba:	60c5      	str	r5, [r0, #12]
 80062bc:	f109 0310 	add.w	r3, r9, #16
 80062c0:	f109 0514 	add.w	r5, r9, #20
 80062c4:	f104 0e14 	add.w	lr, r4, #20
 80062c8:	f100 0b14 	add.w	fp, r0, #20
 80062cc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80062d0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80062d4:	9301      	str	r3, [sp, #4]
 80062d6:	46d9      	mov	r9, fp
 80062d8:	f04f 0c00 	mov.w	ip, #0
 80062dc:	9b01      	ldr	r3, [sp, #4]
 80062de:	f85e 0b04 	ldr.w	r0, [lr], #4
 80062e2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80062e6:	9301      	str	r3, [sp, #4]
 80062e8:	fa1f f38a 	uxth.w	r3, sl
 80062ec:	4619      	mov	r1, r3
 80062ee:	b283      	uxth	r3, r0
 80062f0:	1acb      	subs	r3, r1, r3
 80062f2:	0c00      	lsrs	r0, r0, #16
 80062f4:	4463      	add	r3, ip
 80062f6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80062fa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80062fe:	b29b      	uxth	r3, r3
 8006300:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006304:	4576      	cmp	r6, lr
 8006306:	f849 3b04 	str.w	r3, [r9], #4
 800630a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800630e:	d8e5      	bhi.n	80062dc <__mdiff+0x88>
 8006310:	1b33      	subs	r3, r6, r4
 8006312:	3b15      	subs	r3, #21
 8006314:	f023 0303 	bic.w	r3, r3, #3
 8006318:	3415      	adds	r4, #21
 800631a:	3304      	adds	r3, #4
 800631c:	42a6      	cmp	r6, r4
 800631e:	bf38      	it	cc
 8006320:	2304      	movcc	r3, #4
 8006322:	441d      	add	r5, r3
 8006324:	445b      	add	r3, fp
 8006326:	461e      	mov	r6, r3
 8006328:	462c      	mov	r4, r5
 800632a:	4544      	cmp	r4, r8
 800632c:	d30e      	bcc.n	800634c <__mdiff+0xf8>
 800632e:	f108 0103 	add.w	r1, r8, #3
 8006332:	1b49      	subs	r1, r1, r5
 8006334:	f021 0103 	bic.w	r1, r1, #3
 8006338:	3d03      	subs	r5, #3
 800633a:	45a8      	cmp	r8, r5
 800633c:	bf38      	it	cc
 800633e:	2100      	movcc	r1, #0
 8006340:	440b      	add	r3, r1
 8006342:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006346:	b191      	cbz	r1, 800636e <__mdiff+0x11a>
 8006348:	6117      	str	r7, [r2, #16]
 800634a:	e79d      	b.n	8006288 <__mdiff+0x34>
 800634c:	f854 1b04 	ldr.w	r1, [r4], #4
 8006350:	46e6      	mov	lr, ip
 8006352:	0c08      	lsrs	r0, r1, #16
 8006354:	fa1c fc81 	uxtah	ip, ip, r1
 8006358:	4471      	add	r1, lr
 800635a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800635e:	b289      	uxth	r1, r1
 8006360:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006364:	f846 1b04 	str.w	r1, [r6], #4
 8006368:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800636c:	e7dd      	b.n	800632a <__mdiff+0xd6>
 800636e:	3f01      	subs	r7, #1
 8006370:	e7e7      	b.n	8006342 <__mdiff+0xee>
 8006372:	bf00      	nop
 8006374:	08007a7a 	.word	0x08007a7a
 8006378:	08007a8b 	.word	0x08007a8b

0800637c <__d2b>:
 800637c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006380:	460f      	mov	r7, r1
 8006382:	2101      	movs	r1, #1
 8006384:	ec59 8b10 	vmov	r8, r9, d0
 8006388:	4616      	mov	r6, r2
 800638a:	f7ff fcd5 	bl	8005d38 <_Balloc>
 800638e:	4604      	mov	r4, r0
 8006390:	b930      	cbnz	r0, 80063a0 <__d2b+0x24>
 8006392:	4602      	mov	r2, r0
 8006394:	4b23      	ldr	r3, [pc, #140]	@ (8006424 <__d2b+0xa8>)
 8006396:	4824      	ldr	r0, [pc, #144]	@ (8006428 <__d2b+0xac>)
 8006398:	f240 310f 	movw	r1, #783	@ 0x30f
 800639c:	f000 fe14 	bl	8006fc8 <__assert_func>
 80063a0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80063a4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80063a8:	b10d      	cbz	r5, 80063ae <__d2b+0x32>
 80063aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80063ae:	9301      	str	r3, [sp, #4]
 80063b0:	f1b8 0300 	subs.w	r3, r8, #0
 80063b4:	d023      	beq.n	80063fe <__d2b+0x82>
 80063b6:	4668      	mov	r0, sp
 80063b8:	9300      	str	r3, [sp, #0]
 80063ba:	f7ff fd84 	bl	8005ec6 <__lo0bits>
 80063be:	e9dd 1200 	ldrd	r1, r2, [sp]
 80063c2:	b1d0      	cbz	r0, 80063fa <__d2b+0x7e>
 80063c4:	f1c0 0320 	rsb	r3, r0, #32
 80063c8:	fa02 f303 	lsl.w	r3, r2, r3
 80063cc:	430b      	orrs	r3, r1
 80063ce:	40c2      	lsrs	r2, r0
 80063d0:	6163      	str	r3, [r4, #20]
 80063d2:	9201      	str	r2, [sp, #4]
 80063d4:	9b01      	ldr	r3, [sp, #4]
 80063d6:	61a3      	str	r3, [r4, #24]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	bf0c      	ite	eq
 80063dc:	2201      	moveq	r2, #1
 80063de:	2202      	movne	r2, #2
 80063e0:	6122      	str	r2, [r4, #16]
 80063e2:	b1a5      	cbz	r5, 800640e <__d2b+0x92>
 80063e4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80063e8:	4405      	add	r5, r0
 80063ea:	603d      	str	r5, [r7, #0]
 80063ec:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80063f0:	6030      	str	r0, [r6, #0]
 80063f2:	4620      	mov	r0, r4
 80063f4:	b003      	add	sp, #12
 80063f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80063fa:	6161      	str	r1, [r4, #20]
 80063fc:	e7ea      	b.n	80063d4 <__d2b+0x58>
 80063fe:	a801      	add	r0, sp, #4
 8006400:	f7ff fd61 	bl	8005ec6 <__lo0bits>
 8006404:	9b01      	ldr	r3, [sp, #4]
 8006406:	6163      	str	r3, [r4, #20]
 8006408:	3020      	adds	r0, #32
 800640a:	2201      	movs	r2, #1
 800640c:	e7e8      	b.n	80063e0 <__d2b+0x64>
 800640e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006412:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006416:	6038      	str	r0, [r7, #0]
 8006418:	6918      	ldr	r0, [r3, #16]
 800641a:	f7ff fd35 	bl	8005e88 <__hi0bits>
 800641e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006422:	e7e5      	b.n	80063f0 <__d2b+0x74>
 8006424:	08007a7a 	.word	0x08007a7a
 8006428:	08007a8b 	.word	0x08007a8b

0800642c <__ssputs_r>:
 800642c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006430:	688e      	ldr	r6, [r1, #8]
 8006432:	461f      	mov	r7, r3
 8006434:	42be      	cmp	r6, r7
 8006436:	680b      	ldr	r3, [r1, #0]
 8006438:	4682      	mov	sl, r0
 800643a:	460c      	mov	r4, r1
 800643c:	4690      	mov	r8, r2
 800643e:	d82d      	bhi.n	800649c <__ssputs_r+0x70>
 8006440:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006444:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006448:	d026      	beq.n	8006498 <__ssputs_r+0x6c>
 800644a:	6965      	ldr	r5, [r4, #20]
 800644c:	6909      	ldr	r1, [r1, #16]
 800644e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006452:	eba3 0901 	sub.w	r9, r3, r1
 8006456:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800645a:	1c7b      	adds	r3, r7, #1
 800645c:	444b      	add	r3, r9
 800645e:	106d      	asrs	r5, r5, #1
 8006460:	429d      	cmp	r5, r3
 8006462:	bf38      	it	cc
 8006464:	461d      	movcc	r5, r3
 8006466:	0553      	lsls	r3, r2, #21
 8006468:	d527      	bpl.n	80064ba <__ssputs_r+0x8e>
 800646a:	4629      	mov	r1, r5
 800646c:	f7ff fbd8 	bl	8005c20 <_malloc_r>
 8006470:	4606      	mov	r6, r0
 8006472:	b360      	cbz	r0, 80064ce <__ssputs_r+0xa2>
 8006474:	6921      	ldr	r1, [r4, #16]
 8006476:	464a      	mov	r2, r9
 8006478:	f000 fd98 	bl	8006fac <memcpy>
 800647c:	89a3      	ldrh	r3, [r4, #12]
 800647e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006482:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006486:	81a3      	strh	r3, [r4, #12]
 8006488:	6126      	str	r6, [r4, #16]
 800648a:	6165      	str	r5, [r4, #20]
 800648c:	444e      	add	r6, r9
 800648e:	eba5 0509 	sub.w	r5, r5, r9
 8006492:	6026      	str	r6, [r4, #0]
 8006494:	60a5      	str	r5, [r4, #8]
 8006496:	463e      	mov	r6, r7
 8006498:	42be      	cmp	r6, r7
 800649a:	d900      	bls.n	800649e <__ssputs_r+0x72>
 800649c:	463e      	mov	r6, r7
 800649e:	6820      	ldr	r0, [r4, #0]
 80064a0:	4632      	mov	r2, r6
 80064a2:	4641      	mov	r1, r8
 80064a4:	f000 fd57 	bl	8006f56 <memmove>
 80064a8:	68a3      	ldr	r3, [r4, #8]
 80064aa:	1b9b      	subs	r3, r3, r6
 80064ac:	60a3      	str	r3, [r4, #8]
 80064ae:	6823      	ldr	r3, [r4, #0]
 80064b0:	4433      	add	r3, r6
 80064b2:	6023      	str	r3, [r4, #0]
 80064b4:	2000      	movs	r0, #0
 80064b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064ba:	462a      	mov	r2, r5
 80064bc:	f000 fdc8 	bl	8007050 <_realloc_r>
 80064c0:	4606      	mov	r6, r0
 80064c2:	2800      	cmp	r0, #0
 80064c4:	d1e0      	bne.n	8006488 <__ssputs_r+0x5c>
 80064c6:	6921      	ldr	r1, [r4, #16]
 80064c8:	4650      	mov	r0, sl
 80064ca:	f7ff fb35 	bl	8005b38 <_free_r>
 80064ce:	230c      	movs	r3, #12
 80064d0:	f8ca 3000 	str.w	r3, [sl]
 80064d4:	89a3      	ldrh	r3, [r4, #12]
 80064d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80064da:	81a3      	strh	r3, [r4, #12]
 80064dc:	f04f 30ff 	mov.w	r0, #4294967295
 80064e0:	e7e9      	b.n	80064b6 <__ssputs_r+0x8a>
	...

080064e4 <_svfiprintf_r>:
 80064e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064e8:	4698      	mov	r8, r3
 80064ea:	898b      	ldrh	r3, [r1, #12]
 80064ec:	061b      	lsls	r3, r3, #24
 80064ee:	b09d      	sub	sp, #116	@ 0x74
 80064f0:	4607      	mov	r7, r0
 80064f2:	460d      	mov	r5, r1
 80064f4:	4614      	mov	r4, r2
 80064f6:	d510      	bpl.n	800651a <_svfiprintf_r+0x36>
 80064f8:	690b      	ldr	r3, [r1, #16]
 80064fa:	b973      	cbnz	r3, 800651a <_svfiprintf_r+0x36>
 80064fc:	2140      	movs	r1, #64	@ 0x40
 80064fe:	f7ff fb8f 	bl	8005c20 <_malloc_r>
 8006502:	6028      	str	r0, [r5, #0]
 8006504:	6128      	str	r0, [r5, #16]
 8006506:	b930      	cbnz	r0, 8006516 <_svfiprintf_r+0x32>
 8006508:	230c      	movs	r3, #12
 800650a:	603b      	str	r3, [r7, #0]
 800650c:	f04f 30ff 	mov.w	r0, #4294967295
 8006510:	b01d      	add	sp, #116	@ 0x74
 8006512:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006516:	2340      	movs	r3, #64	@ 0x40
 8006518:	616b      	str	r3, [r5, #20]
 800651a:	2300      	movs	r3, #0
 800651c:	9309      	str	r3, [sp, #36]	@ 0x24
 800651e:	2320      	movs	r3, #32
 8006520:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006524:	f8cd 800c 	str.w	r8, [sp, #12]
 8006528:	2330      	movs	r3, #48	@ 0x30
 800652a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80066c8 <_svfiprintf_r+0x1e4>
 800652e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006532:	f04f 0901 	mov.w	r9, #1
 8006536:	4623      	mov	r3, r4
 8006538:	469a      	mov	sl, r3
 800653a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800653e:	b10a      	cbz	r2, 8006544 <_svfiprintf_r+0x60>
 8006540:	2a25      	cmp	r2, #37	@ 0x25
 8006542:	d1f9      	bne.n	8006538 <_svfiprintf_r+0x54>
 8006544:	ebba 0b04 	subs.w	fp, sl, r4
 8006548:	d00b      	beq.n	8006562 <_svfiprintf_r+0x7e>
 800654a:	465b      	mov	r3, fp
 800654c:	4622      	mov	r2, r4
 800654e:	4629      	mov	r1, r5
 8006550:	4638      	mov	r0, r7
 8006552:	f7ff ff6b 	bl	800642c <__ssputs_r>
 8006556:	3001      	adds	r0, #1
 8006558:	f000 80a7 	beq.w	80066aa <_svfiprintf_r+0x1c6>
 800655c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800655e:	445a      	add	r2, fp
 8006560:	9209      	str	r2, [sp, #36]	@ 0x24
 8006562:	f89a 3000 	ldrb.w	r3, [sl]
 8006566:	2b00      	cmp	r3, #0
 8006568:	f000 809f 	beq.w	80066aa <_svfiprintf_r+0x1c6>
 800656c:	2300      	movs	r3, #0
 800656e:	f04f 32ff 	mov.w	r2, #4294967295
 8006572:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006576:	f10a 0a01 	add.w	sl, sl, #1
 800657a:	9304      	str	r3, [sp, #16]
 800657c:	9307      	str	r3, [sp, #28]
 800657e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006582:	931a      	str	r3, [sp, #104]	@ 0x68
 8006584:	4654      	mov	r4, sl
 8006586:	2205      	movs	r2, #5
 8006588:	f814 1b01 	ldrb.w	r1, [r4], #1
 800658c:	484e      	ldr	r0, [pc, #312]	@ (80066c8 <_svfiprintf_r+0x1e4>)
 800658e:	f7f9 fe4f 	bl	8000230 <memchr>
 8006592:	9a04      	ldr	r2, [sp, #16]
 8006594:	b9d8      	cbnz	r0, 80065ce <_svfiprintf_r+0xea>
 8006596:	06d0      	lsls	r0, r2, #27
 8006598:	bf44      	itt	mi
 800659a:	2320      	movmi	r3, #32
 800659c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80065a0:	0711      	lsls	r1, r2, #28
 80065a2:	bf44      	itt	mi
 80065a4:	232b      	movmi	r3, #43	@ 0x2b
 80065a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80065aa:	f89a 3000 	ldrb.w	r3, [sl]
 80065ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80065b0:	d015      	beq.n	80065de <_svfiprintf_r+0xfa>
 80065b2:	9a07      	ldr	r2, [sp, #28]
 80065b4:	4654      	mov	r4, sl
 80065b6:	2000      	movs	r0, #0
 80065b8:	f04f 0c0a 	mov.w	ip, #10
 80065bc:	4621      	mov	r1, r4
 80065be:	f811 3b01 	ldrb.w	r3, [r1], #1
 80065c2:	3b30      	subs	r3, #48	@ 0x30
 80065c4:	2b09      	cmp	r3, #9
 80065c6:	d94b      	bls.n	8006660 <_svfiprintf_r+0x17c>
 80065c8:	b1b0      	cbz	r0, 80065f8 <_svfiprintf_r+0x114>
 80065ca:	9207      	str	r2, [sp, #28]
 80065cc:	e014      	b.n	80065f8 <_svfiprintf_r+0x114>
 80065ce:	eba0 0308 	sub.w	r3, r0, r8
 80065d2:	fa09 f303 	lsl.w	r3, r9, r3
 80065d6:	4313      	orrs	r3, r2
 80065d8:	9304      	str	r3, [sp, #16]
 80065da:	46a2      	mov	sl, r4
 80065dc:	e7d2      	b.n	8006584 <_svfiprintf_r+0xa0>
 80065de:	9b03      	ldr	r3, [sp, #12]
 80065e0:	1d19      	adds	r1, r3, #4
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	9103      	str	r1, [sp, #12]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	bfbb      	ittet	lt
 80065ea:	425b      	neglt	r3, r3
 80065ec:	f042 0202 	orrlt.w	r2, r2, #2
 80065f0:	9307      	strge	r3, [sp, #28]
 80065f2:	9307      	strlt	r3, [sp, #28]
 80065f4:	bfb8      	it	lt
 80065f6:	9204      	strlt	r2, [sp, #16]
 80065f8:	7823      	ldrb	r3, [r4, #0]
 80065fa:	2b2e      	cmp	r3, #46	@ 0x2e
 80065fc:	d10a      	bne.n	8006614 <_svfiprintf_r+0x130>
 80065fe:	7863      	ldrb	r3, [r4, #1]
 8006600:	2b2a      	cmp	r3, #42	@ 0x2a
 8006602:	d132      	bne.n	800666a <_svfiprintf_r+0x186>
 8006604:	9b03      	ldr	r3, [sp, #12]
 8006606:	1d1a      	adds	r2, r3, #4
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	9203      	str	r2, [sp, #12]
 800660c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006610:	3402      	adds	r4, #2
 8006612:	9305      	str	r3, [sp, #20]
 8006614:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80066d8 <_svfiprintf_r+0x1f4>
 8006618:	7821      	ldrb	r1, [r4, #0]
 800661a:	2203      	movs	r2, #3
 800661c:	4650      	mov	r0, sl
 800661e:	f7f9 fe07 	bl	8000230 <memchr>
 8006622:	b138      	cbz	r0, 8006634 <_svfiprintf_r+0x150>
 8006624:	9b04      	ldr	r3, [sp, #16]
 8006626:	eba0 000a 	sub.w	r0, r0, sl
 800662a:	2240      	movs	r2, #64	@ 0x40
 800662c:	4082      	lsls	r2, r0
 800662e:	4313      	orrs	r3, r2
 8006630:	3401      	adds	r4, #1
 8006632:	9304      	str	r3, [sp, #16]
 8006634:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006638:	4824      	ldr	r0, [pc, #144]	@ (80066cc <_svfiprintf_r+0x1e8>)
 800663a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800663e:	2206      	movs	r2, #6
 8006640:	f7f9 fdf6 	bl	8000230 <memchr>
 8006644:	2800      	cmp	r0, #0
 8006646:	d036      	beq.n	80066b6 <_svfiprintf_r+0x1d2>
 8006648:	4b21      	ldr	r3, [pc, #132]	@ (80066d0 <_svfiprintf_r+0x1ec>)
 800664a:	bb1b      	cbnz	r3, 8006694 <_svfiprintf_r+0x1b0>
 800664c:	9b03      	ldr	r3, [sp, #12]
 800664e:	3307      	adds	r3, #7
 8006650:	f023 0307 	bic.w	r3, r3, #7
 8006654:	3308      	adds	r3, #8
 8006656:	9303      	str	r3, [sp, #12]
 8006658:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800665a:	4433      	add	r3, r6
 800665c:	9309      	str	r3, [sp, #36]	@ 0x24
 800665e:	e76a      	b.n	8006536 <_svfiprintf_r+0x52>
 8006660:	fb0c 3202 	mla	r2, ip, r2, r3
 8006664:	460c      	mov	r4, r1
 8006666:	2001      	movs	r0, #1
 8006668:	e7a8      	b.n	80065bc <_svfiprintf_r+0xd8>
 800666a:	2300      	movs	r3, #0
 800666c:	3401      	adds	r4, #1
 800666e:	9305      	str	r3, [sp, #20]
 8006670:	4619      	mov	r1, r3
 8006672:	f04f 0c0a 	mov.w	ip, #10
 8006676:	4620      	mov	r0, r4
 8006678:	f810 2b01 	ldrb.w	r2, [r0], #1
 800667c:	3a30      	subs	r2, #48	@ 0x30
 800667e:	2a09      	cmp	r2, #9
 8006680:	d903      	bls.n	800668a <_svfiprintf_r+0x1a6>
 8006682:	2b00      	cmp	r3, #0
 8006684:	d0c6      	beq.n	8006614 <_svfiprintf_r+0x130>
 8006686:	9105      	str	r1, [sp, #20]
 8006688:	e7c4      	b.n	8006614 <_svfiprintf_r+0x130>
 800668a:	fb0c 2101 	mla	r1, ip, r1, r2
 800668e:	4604      	mov	r4, r0
 8006690:	2301      	movs	r3, #1
 8006692:	e7f0      	b.n	8006676 <_svfiprintf_r+0x192>
 8006694:	ab03      	add	r3, sp, #12
 8006696:	9300      	str	r3, [sp, #0]
 8006698:	462a      	mov	r2, r5
 800669a:	4b0e      	ldr	r3, [pc, #56]	@ (80066d4 <_svfiprintf_r+0x1f0>)
 800669c:	a904      	add	r1, sp, #16
 800669e:	4638      	mov	r0, r7
 80066a0:	f7fd fe50 	bl	8004344 <_printf_float>
 80066a4:	1c42      	adds	r2, r0, #1
 80066a6:	4606      	mov	r6, r0
 80066a8:	d1d6      	bne.n	8006658 <_svfiprintf_r+0x174>
 80066aa:	89ab      	ldrh	r3, [r5, #12]
 80066ac:	065b      	lsls	r3, r3, #25
 80066ae:	f53f af2d 	bmi.w	800650c <_svfiprintf_r+0x28>
 80066b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80066b4:	e72c      	b.n	8006510 <_svfiprintf_r+0x2c>
 80066b6:	ab03      	add	r3, sp, #12
 80066b8:	9300      	str	r3, [sp, #0]
 80066ba:	462a      	mov	r2, r5
 80066bc:	4b05      	ldr	r3, [pc, #20]	@ (80066d4 <_svfiprintf_r+0x1f0>)
 80066be:	a904      	add	r1, sp, #16
 80066c0:	4638      	mov	r0, r7
 80066c2:	f7fe f8d7 	bl	8004874 <_printf_i>
 80066c6:	e7ed      	b.n	80066a4 <_svfiprintf_r+0x1c0>
 80066c8:	08007ae4 	.word	0x08007ae4
 80066cc:	08007aee 	.word	0x08007aee
 80066d0:	08004345 	.word	0x08004345
 80066d4:	0800642d 	.word	0x0800642d
 80066d8:	08007aea 	.word	0x08007aea

080066dc <_sungetc_r>:
 80066dc:	b538      	push	{r3, r4, r5, lr}
 80066de:	1c4b      	adds	r3, r1, #1
 80066e0:	4614      	mov	r4, r2
 80066e2:	d103      	bne.n	80066ec <_sungetc_r+0x10>
 80066e4:	f04f 35ff 	mov.w	r5, #4294967295
 80066e8:	4628      	mov	r0, r5
 80066ea:	bd38      	pop	{r3, r4, r5, pc}
 80066ec:	8993      	ldrh	r3, [r2, #12]
 80066ee:	f023 0320 	bic.w	r3, r3, #32
 80066f2:	8193      	strh	r3, [r2, #12]
 80066f4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80066f6:	6852      	ldr	r2, [r2, #4]
 80066f8:	b2cd      	uxtb	r5, r1
 80066fa:	b18b      	cbz	r3, 8006720 <_sungetc_r+0x44>
 80066fc:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80066fe:	4293      	cmp	r3, r2
 8006700:	dd08      	ble.n	8006714 <_sungetc_r+0x38>
 8006702:	6823      	ldr	r3, [r4, #0]
 8006704:	1e5a      	subs	r2, r3, #1
 8006706:	6022      	str	r2, [r4, #0]
 8006708:	f803 5c01 	strb.w	r5, [r3, #-1]
 800670c:	6863      	ldr	r3, [r4, #4]
 800670e:	3301      	adds	r3, #1
 8006710:	6063      	str	r3, [r4, #4]
 8006712:	e7e9      	b.n	80066e8 <_sungetc_r+0xc>
 8006714:	4621      	mov	r1, r4
 8006716:	f000 fbe4 	bl	8006ee2 <__submore>
 800671a:	2800      	cmp	r0, #0
 800671c:	d0f1      	beq.n	8006702 <_sungetc_r+0x26>
 800671e:	e7e1      	b.n	80066e4 <_sungetc_r+0x8>
 8006720:	6921      	ldr	r1, [r4, #16]
 8006722:	6823      	ldr	r3, [r4, #0]
 8006724:	b151      	cbz	r1, 800673c <_sungetc_r+0x60>
 8006726:	4299      	cmp	r1, r3
 8006728:	d208      	bcs.n	800673c <_sungetc_r+0x60>
 800672a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800672e:	42a9      	cmp	r1, r5
 8006730:	d104      	bne.n	800673c <_sungetc_r+0x60>
 8006732:	3b01      	subs	r3, #1
 8006734:	3201      	adds	r2, #1
 8006736:	6023      	str	r3, [r4, #0]
 8006738:	6062      	str	r2, [r4, #4]
 800673a:	e7d5      	b.n	80066e8 <_sungetc_r+0xc>
 800673c:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8006740:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006744:	6363      	str	r3, [r4, #52]	@ 0x34
 8006746:	2303      	movs	r3, #3
 8006748:	63a3      	str	r3, [r4, #56]	@ 0x38
 800674a:	4623      	mov	r3, r4
 800674c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8006750:	6023      	str	r3, [r4, #0]
 8006752:	2301      	movs	r3, #1
 8006754:	e7dc      	b.n	8006710 <_sungetc_r+0x34>

08006756 <__ssrefill_r>:
 8006756:	b510      	push	{r4, lr}
 8006758:	460c      	mov	r4, r1
 800675a:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800675c:	b169      	cbz	r1, 800677a <__ssrefill_r+0x24>
 800675e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006762:	4299      	cmp	r1, r3
 8006764:	d001      	beq.n	800676a <__ssrefill_r+0x14>
 8006766:	f7ff f9e7 	bl	8005b38 <_free_r>
 800676a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800676c:	6063      	str	r3, [r4, #4]
 800676e:	2000      	movs	r0, #0
 8006770:	6360      	str	r0, [r4, #52]	@ 0x34
 8006772:	b113      	cbz	r3, 800677a <__ssrefill_r+0x24>
 8006774:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8006776:	6023      	str	r3, [r4, #0]
 8006778:	bd10      	pop	{r4, pc}
 800677a:	6923      	ldr	r3, [r4, #16]
 800677c:	6023      	str	r3, [r4, #0]
 800677e:	2300      	movs	r3, #0
 8006780:	6063      	str	r3, [r4, #4]
 8006782:	89a3      	ldrh	r3, [r4, #12]
 8006784:	f043 0320 	orr.w	r3, r3, #32
 8006788:	81a3      	strh	r3, [r4, #12]
 800678a:	f04f 30ff 	mov.w	r0, #4294967295
 800678e:	e7f3      	b.n	8006778 <__ssrefill_r+0x22>

08006790 <__ssvfiscanf_r>:
 8006790:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006794:	460c      	mov	r4, r1
 8006796:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800679a:	2100      	movs	r1, #0
 800679c:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 80067a0:	49a6      	ldr	r1, [pc, #664]	@ (8006a3c <__ssvfiscanf_r+0x2ac>)
 80067a2:	91a0      	str	r1, [sp, #640]	@ 0x280
 80067a4:	f10d 0804 	add.w	r8, sp, #4
 80067a8:	49a5      	ldr	r1, [pc, #660]	@ (8006a40 <__ssvfiscanf_r+0x2b0>)
 80067aa:	4fa6      	ldr	r7, [pc, #664]	@ (8006a44 <__ssvfiscanf_r+0x2b4>)
 80067ac:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80067b0:	4606      	mov	r6, r0
 80067b2:	91a1      	str	r1, [sp, #644]	@ 0x284
 80067b4:	9300      	str	r3, [sp, #0]
 80067b6:	f892 9000 	ldrb.w	r9, [r2]
 80067ba:	f1b9 0f00 	cmp.w	r9, #0
 80067be:	f000 8158 	beq.w	8006a72 <__ssvfiscanf_r+0x2e2>
 80067c2:	f817 3009 	ldrb.w	r3, [r7, r9]
 80067c6:	f013 0308 	ands.w	r3, r3, #8
 80067ca:	f102 0501 	add.w	r5, r2, #1
 80067ce:	d019      	beq.n	8006804 <__ssvfiscanf_r+0x74>
 80067d0:	6863      	ldr	r3, [r4, #4]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	dd0f      	ble.n	80067f6 <__ssvfiscanf_r+0x66>
 80067d6:	6823      	ldr	r3, [r4, #0]
 80067d8:	781a      	ldrb	r2, [r3, #0]
 80067da:	5cba      	ldrb	r2, [r7, r2]
 80067dc:	0712      	lsls	r2, r2, #28
 80067de:	d401      	bmi.n	80067e4 <__ssvfiscanf_r+0x54>
 80067e0:	462a      	mov	r2, r5
 80067e2:	e7e8      	b.n	80067b6 <__ssvfiscanf_r+0x26>
 80067e4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80067e6:	3201      	adds	r2, #1
 80067e8:	9245      	str	r2, [sp, #276]	@ 0x114
 80067ea:	6862      	ldr	r2, [r4, #4]
 80067ec:	3301      	adds	r3, #1
 80067ee:	3a01      	subs	r2, #1
 80067f0:	6062      	str	r2, [r4, #4]
 80067f2:	6023      	str	r3, [r4, #0]
 80067f4:	e7ec      	b.n	80067d0 <__ssvfiscanf_r+0x40>
 80067f6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80067f8:	4621      	mov	r1, r4
 80067fa:	4630      	mov	r0, r6
 80067fc:	4798      	blx	r3
 80067fe:	2800      	cmp	r0, #0
 8006800:	d0e9      	beq.n	80067d6 <__ssvfiscanf_r+0x46>
 8006802:	e7ed      	b.n	80067e0 <__ssvfiscanf_r+0x50>
 8006804:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8006808:	f040 8085 	bne.w	8006916 <__ssvfiscanf_r+0x186>
 800680c:	9341      	str	r3, [sp, #260]	@ 0x104
 800680e:	9343      	str	r3, [sp, #268]	@ 0x10c
 8006810:	7853      	ldrb	r3, [r2, #1]
 8006812:	2b2a      	cmp	r3, #42	@ 0x2a
 8006814:	bf02      	ittt	eq
 8006816:	2310      	moveq	r3, #16
 8006818:	1c95      	addeq	r5, r2, #2
 800681a:	9341      	streq	r3, [sp, #260]	@ 0x104
 800681c:	220a      	movs	r2, #10
 800681e:	46aa      	mov	sl, r5
 8006820:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8006824:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8006828:	2b09      	cmp	r3, #9
 800682a:	d91e      	bls.n	800686a <__ssvfiscanf_r+0xda>
 800682c:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8006a48 <__ssvfiscanf_r+0x2b8>
 8006830:	2203      	movs	r2, #3
 8006832:	4658      	mov	r0, fp
 8006834:	f7f9 fcfc 	bl	8000230 <memchr>
 8006838:	b138      	cbz	r0, 800684a <__ssvfiscanf_r+0xba>
 800683a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800683c:	eba0 000b 	sub.w	r0, r0, fp
 8006840:	2301      	movs	r3, #1
 8006842:	4083      	lsls	r3, r0
 8006844:	4313      	orrs	r3, r2
 8006846:	9341      	str	r3, [sp, #260]	@ 0x104
 8006848:	4655      	mov	r5, sl
 800684a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800684e:	2b78      	cmp	r3, #120	@ 0x78
 8006850:	d806      	bhi.n	8006860 <__ssvfiscanf_r+0xd0>
 8006852:	2b57      	cmp	r3, #87	@ 0x57
 8006854:	d810      	bhi.n	8006878 <__ssvfiscanf_r+0xe8>
 8006856:	2b25      	cmp	r3, #37	@ 0x25
 8006858:	d05d      	beq.n	8006916 <__ssvfiscanf_r+0x186>
 800685a:	d857      	bhi.n	800690c <__ssvfiscanf_r+0x17c>
 800685c:	2b00      	cmp	r3, #0
 800685e:	d075      	beq.n	800694c <__ssvfiscanf_r+0x1bc>
 8006860:	2303      	movs	r3, #3
 8006862:	9347      	str	r3, [sp, #284]	@ 0x11c
 8006864:	230a      	movs	r3, #10
 8006866:	9342      	str	r3, [sp, #264]	@ 0x108
 8006868:	e088      	b.n	800697c <__ssvfiscanf_r+0x1ec>
 800686a:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800686c:	fb02 1103 	mla	r1, r2, r3, r1
 8006870:	3930      	subs	r1, #48	@ 0x30
 8006872:	9143      	str	r1, [sp, #268]	@ 0x10c
 8006874:	4655      	mov	r5, sl
 8006876:	e7d2      	b.n	800681e <__ssvfiscanf_r+0x8e>
 8006878:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800687c:	2a20      	cmp	r2, #32
 800687e:	d8ef      	bhi.n	8006860 <__ssvfiscanf_r+0xd0>
 8006880:	a101      	add	r1, pc, #4	@ (adr r1, 8006888 <__ssvfiscanf_r+0xf8>)
 8006882:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006886:	bf00      	nop
 8006888:	0800695b 	.word	0x0800695b
 800688c:	08006861 	.word	0x08006861
 8006890:	08006861 	.word	0x08006861
 8006894:	080069b5 	.word	0x080069b5
 8006898:	08006861 	.word	0x08006861
 800689c:	08006861 	.word	0x08006861
 80068a0:	08006861 	.word	0x08006861
 80068a4:	08006861 	.word	0x08006861
 80068a8:	08006861 	.word	0x08006861
 80068ac:	08006861 	.word	0x08006861
 80068b0:	08006861 	.word	0x08006861
 80068b4:	080069cb 	.word	0x080069cb
 80068b8:	080069b1 	.word	0x080069b1
 80068bc:	08006913 	.word	0x08006913
 80068c0:	08006913 	.word	0x08006913
 80068c4:	08006913 	.word	0x08006913
 80068c8:	08006861 	.word	0x08006861
 80068cc:	0800696d 	.word	0x0800696d
 80068d0:	08006861 	.word	0x08006861
 80068d4:	08006861 	.word	0x08006861
 80068d8:	08006861 	.word	0x08006861
 80068dc:	08006861 	.word	0x08006861
 80068e0:	080069db 	.word	0x080069db
 80068e4:	08006975 	.word	0x08006975
 80068e8:	08006953 	.word	0x08006953
 80068ec:	08006861 	.word	0x08006861
 80068f0:	08006861 	.word	0x08006861
 80068f4:	080069d7 	.word	0x080069d7
 80068f8:	08006861 	.word	0x08006861
 80068fc:	080069b1 	.word	0x080069b1
 8006900:	08006861 	.word	0x08006861
 8006904:	08006861 	.word	0x08006861
 8006908:	0800695b 	.word	0x0800695b
 800690c:	3b45      	subs	r3, #69	@ 0x45
 800690e:	2b02      	cmp	r3, #2
 8006910:	d8a6      	bhi.n	8006860 <__ssvfiscanf_r+0xd0>
 8006912:	2305      	movs	r3, #5
 8006914:	e031      	b.n	800697a <__ssvfiscanf_r+0x1ea>
 8006916:	6863      	ldr	r3, [r4, #4]
 8006918:	2b00      	cmp	r3, #0
 800691a:	dd0d      	ble.n	8006938 <__ssvfiscanf_r+0x1a8>
 800691c:	6823      	ldr	r3, [r4, #0]
 800691e:	781a      	ldrb	r2, [r3, #0]
 8006920:	454a      	cmp	r2, r9
 8006922:	f040 80a6 	bne.w	8006a72 <__ssvfiscanf_r+0x2e2>
 8006926:	3301      	adds	r3, #1
 8006928:	6862      	ldr	r2, [r4, #4]
 800692a:	6023      	str	r3, [r4, #0]
 800692c:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800692e:	3a01      	subs	r2, #1
 8006930:	3301      	adds	r3, #1
 8006932:	6062      	str	r2, [r4, #4]
 8006934:	9345      	str	r3, [sp, #276]	@ 0x114
 8006936:	e753      	b.n	80067e0 <__ssvfiscanf_r+0x50>
 8006938:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800693a:	4621      	mov	r1, r4
 800693c:	4630      	mov	r0, r6
 800693e:	4798      	blx	r3
 8006940:	2800      	cmp	r0, #0
 8006942:	d0eb      	beq.n	800691c <__ssvfiscanf_r+0x18c>
 8006944:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8006946:	2800      	cmp	r0, #0
 8006948:	f040 808b 	bne.w	8006a62 <__ssvfiscanf_r+0x2d2>
 800694c:	f04f 30ff 	mov.w	r0, #4294967295
 8006950:	e08b      	b.n	8006a6a <__ssvfiscanf_r+0x2da>
 8006952:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8006954:	f042 0220 	orr.w	r2, r2, #32
 8006958:	9241      	str	r2, [sp, #260]	@ 0x104
 800695a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800695c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006960:	9241      	str	r2, [sp, #260]	@ 0x104
 8006962:	2210      	movs	r2, #16
 8006964:	2b6e      	cmp	r3, #110	@ 0x6e
 8006966:	9242      	str	r2, [sp, #264]	@ 0x108
 8006968:	d902      	bls.n	8006970 <__ssvfiscanf_r+0x1e0>
 800696a:	e005      	b.n	8006978 <__ssvfiscanf_r+0x1e8>
 800696c:	2300      	movs	r3, #0
 800696e:	9342      	str	r3, [sp, #264]	@ 0x108
 8006970:	2303      	movs	r3, #3
 8006972:	e002      	b.n	800697a <__ssvfiscanf_r+0x1ea>
 8006974:	2308      	movs	r3, #8
 8006976:	9342      	str	r3, [sp, #264]	@ 0x108
 8006978:	2304      	movs	r3, #4
 800697a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800697c:	6863      	ldr	r3, [r4, #4]
 800697e:	2b00      	cmp	r3, #0
 8006980:	dd39      	ble.n	80069f6 <__ssvfiscanf_r+0x266>
 8006982:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8006984:	0659      	lsls	r1, r3, #25
 8006986:	d404      	bmi.n	8006992 <__ssvfiscanf_r+0x202>
 8006988:	6823      	ldr	r3, [r4, #0]
 800698a:	781a      	ldrb	r2, [r3, #0]
 800698c:	5cba      	ldrb	r2, [r7, r2]
 800698e:	0712      	lsls	r2, r2, #28
 8006990:	d438      	bmi.n	8006a04 <__ssvfiscanf_r+0x274>
 8006992:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8006994:	2b02      	cmp	r3, #2
 8006996:	dc47      	bgt.n	8006a28 <__ssvfiscanf_r+0x298>
 8006998:	466b      	mov	r3, sp
 800699a:	4622      	mov	r2, r4
 800699c:	a941      	add	r1, sp, #260	@ 0x104
 800699e:	4630      	mov	r0, r6
 80069a0:	f000 f86c 	bl	8006a7c <_scanf_chars>
 80069a4:	2801      	cmp	r0, #1
 80069a6:	d064      	beq.n	8006a72 <__ssvfiscanf_r+0x2e2>
 80069a8:	2802      	cmp	r0, #2
 80069aa:	f47f af19 	bne.w	80067e0 <__ssvfiscanf_r+0x50>
 80069ae:	e7c9      	b.n	8006944 <__ssvfiscanf_r+0x1b4>
 80069b0:	220a      	movs	r2, #10
 80069b2:	e7d7      	b.n	8006964 <__ssvfiscanf_r+0x1d4>
 80069b4:	4629      	mov	r1, r5
 80069b6:	4640      	mov	r0, r8
 80069b8:	f000 fa5a 	bl	8006e70 <__sccl>
 80069bc:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80069be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80069c2:	9341      	str	r3, [sp, #260]	@ 0x104
 80069c4:	4605      	mov	r5, r0
 80069c6:	2301      	movs	r3, #1
 80069c8:	e7d7      	b.n	800697a <__ssvfiscanf_r+0x1ea>
 80069ca:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80069cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80069d0:	9341      	str	r3, [sp, #260]	@ 0x104
 80069d2:	2300      	movs	r3, #0
 80069d4:	e7d1      	b.n	800697a <__ssvfiscanf_r+0x1ea>
 80069d6:	2302      	movs	r3, #2
 80069d8:	e7cf      	b.n	800697a <__ssvfiscanf_r+0x1ea>
 80069da:	9841      	ldr	r0, [sp, #260]	@ 0x104
 80069dc:	06c3      	lsls	r3, r0, #27
 80069de:	f53f aeff 	bmi.w	80067e0 <__ssvfiscanf_r+0x50>
 80069e2:	9b00      	ldr	r3, [sp, #0]
 80069e4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80069e6:	1d19      	adds	r1, r3, #4
 80069e8:	9100      	str	r1, [sp, #0]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	07c0      	lsls	r0, r0, #31
 80069ee:	bf4c      	ite	mi
 80069f0:	801a      	strhmi	r2, [r3, #0]
 80069f2:	601a      	strpl	r2, [r3, #0]
 80069f4:	e6f4      	b.n	80067e0 <__ssvfiscanf_r+0x50>
 80069f6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80069f8:	4621      	mov	r1, r4
 80069fa:	4630      	mov	r0, r6
 80069fc:	4798      	blx	r3
 80069fe:	2800      	cmp	r0, #0
 8006a00:	d0bf      	beq.n	8006982 <__ssvfiscanf_r+0x1f2>
 8006a02:	e79f      	b.n	8006944 <__ssvfiscanf_r+0x1b4>
 8006a04:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8006a06:	3201      	adds	r2, #1
 8006a08:	9245      	str	r2, [sp, #276]	@ 0x114
 8006a0a:	6862      	ldr	r2, [r4, #4]
 8006a0c:	3a01      	subs	r2, #1
 8006a0e:	2a00      	cmp	r2, #0
 8006a10:	6062      	str	r2, [r4, #4]
 8006a12:	dd02      	ble.n	8006a1a <__ssvfiscanf_r+0x28a>
 8006a14:	3301      	adds	r3, #1
 8006a16:	6023      	str	r3, [r4, #0]
 8006a18:	e7b6      	b.n	8006988 <__ssvfiscanf_r+0x1f8>
 8006a1a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8006a1c:	4621      	mov	r1, r4
 8006a1e:	4630      	mov	r0, r6
 8006a20:	4798      	blx	r3
 8006a22:	2800      	cmp	r0, #0
 8006a24:	d0b0      	beq.n	8006988 <__ssvfiscanf_r+0x1f8>
 8006a26:	e78d      	b.n	8006944 <__ssvfiscanf_r+0x1b4>
 8006a28:	2b04      	cmp	r3, #4
 8006a2a:	dc0f      	bgt.n	8006a4c <__ssvfiscanf_r+0x2bc>
 8006a2c:	466b      	mov	r3, sp
 8006a2e:	4622      	mov	r2, r4
 8006a30:	a941      	add	r1, sp, #260	@ 0x104
 8006a32:	4630      	mov	r0, r6
 8006a34:	f000 f87c 	bl	8006b30 <_scanf_i>
 8006a38:	e7b4      	b.n	80069a4 <__ssvfiscanf_r+0x214>
 8006a3a:	bf00      	nop
 8006a3c:	080066dd 	.word	0x080066dd
 8006a40:	08006757 	.word	0x08006757
 8006a44:	08007c59 	.word	0x08007c59
 8006a48:	08007aea 	.word	0x08007aea
 8006a4c:	4b0a      	ldr	r3, [pc, #40]	@ (8006a78 <__ssvfiscanf_r+0x2e8>)
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	f43f aec6 	beq.w	80067e0 <__ssvfiscanf_r+0x50>
 8006a54:	466b      	mov	r3, sp
 8006a56:	4622      	mov	r2, r4
 8006a58:	a941      	add	r1, sp, #260	@ 0x104
 8006a5a:	4630      	mov	r0, r6
 8006a5c:	f3af 8000 	nop.w
 8006a60:	e7a0      	b.n	80069a4 <__ssvfiscanf_r+0x214>
 8006a62:	89a3      	ldrh	r3, [r4, #12]
 8006a64:	065b      	lsls	r3, r3, #25
 8006a66:	f53f af71 	bmi.w	800694c <__ssvfiscanf_r+0x1bc>
 8006a6a:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8006a6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a72:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8006a74:	e7f9      	b.n	8006a6a <__ssvfiscanf_r+0x2da>
 8006a76:	bf00      	nop
 8006a78:	00000000 	.word	0x00000000

08006a7c <_scanf_chars>:
 8006a7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a80:	4615      	mov	r5, r2
 8006a82:	688a      	ldr	r2, [r1, #8]
 8006a84:	4680      	mov	r8, r0
 8006a86:	460c      	mov	r4, r1
 8006a88:	b932      	cbnz	r2, 8006a98 <_scanf_chars+0x1c>
 8006a8a:	698a      	ldr	r2, [r1, #24]
 8006a8c:	2a00      	cmp	r2, #0
 8006a8e:	bf14      	ite	ne
 8006a90:	f04f 32ff 	movne.w	r2, #4294967295
 8006a94:	2201      	moveq	r2, #1
 8006a96:	608a      	str	r2, [r1, #8]
 8006a98:	6822      	ldr	r2, [r4, #0]
 8006a9a:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8006b2c <_scanf_chars+0xb0>
 8006a9e:	06d1      	lsls	r1, r2, #27
 8006aa0:	bf5f      	itttt	pl
 8006aa2:	681a      	ldrpl	r2, [r3, #0]
 8006aa4:	1d11      	addpl	r1, r2, #4
 8006aa6:	6019      	strpl	r1, [r3, #0]
 8006aa8:	6816      	ldrpl	r6, [r2, #0]
 8006aaa:	2700      	movs	r7, #0
 8006aac:	69a0      	ldr	r0, [r4, #24]
 8006aae:	b188      	cbz	r0, 8006ad4 <_scanf_chars+0x58>
 8006ab0:	2801      	cmp	r0, #1
 8006ab2:	d107      	bne.n	8006ac4 <_scanf_chars+0x48>
 8006ab4:	682b      	ldr	r3, [r5, #0]
 8006ab6:	781a      	ldrb	r2, [r3, #0]
 8006ab8:	6963      	ldr	r3, [r4, #20]
 8006aba:	5c9b      	ldrb	r3, [r3, r2]
 8006abc:	b953      	cbnz	r3, 8006ad4 <_scanf_chars+0x58>
 8006abe:	2f00      	cmp	r7, #0
 8006ac0:	d031      	beq.n	8006b26 <_scanf_chars+0xaa>
 8006ac2:	e022      	b.n	8006b0a <_scanf_chars+0x8e>
 8006ac4:	2802      	cmp	r0, #2
 8006ac6:	d120      	bne.n	8006b0a <_scanf_chars+0x8e>
 8006ac8:	682b      	ldr	r3, [r5, #0]
 8006aca:	781b      	ldrb	r3, [r3, #0]
 8006acc:	f819 3003 	ldrb.w	r3, [r9, r3]
 8006ad0:	071b      	lsls	r3, r3, #28
 8006ad2:	d41a      	bmi.n	8006b0a <_scanf_chars+0x8e>
 8006ad4:	6823      	ldr	r3, [r4, #0]
 8006ad6:	06da      	lsls	r2, r3, #27
 8006ad8:	bf5e      	ittt	pl
 8006ada:	682b      	ldrpl	r3, [r5, #0]
 8006adc:	781b      	ldrbpl	r3, [r3, #0]
 8006ade:	f806 3b01 	strbpl.w	r3, [r6], #1
 8006ae2:	682a      	ldr	r2, [r5, #0]
 8006ae4:	686b      	ldr	r3, [r5, #4]
 8006ae6:	3201      	adds	r2, #1
 8006ae8:	602a      	str	r2, [r5, #0]
 8006aea:	68a2      	ldr	r2, [r4, #8]
 8006aec:	3b01      	subs	r3, #1
 8006aee:	3a01      	subs	r2, #1
 8006af0:	606b      	str	r3, [r5, #4]
 8006af2:	3701      	adds	r7, #1
 8006af4:	60a2      	str	r2, [r4, #8]
 8006af6:	b142      	cbz	r2, 8006b0a <_scanf_chars+0x8e>
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	dcd7      	bgt.n	8006aac <_scanf_chars+0x30>
 8006afc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006b00:	4629      	mov	r1, r5
 8006b02:	4640      	mov	r0, r8
 8006b04:	4798      	blx	r3
 8006b06:	2800      	cmp	r0, #0
 8006b08:	d0d0      	beq.n	8006aac <_scanf_chars+0x30>
 8006b0a:	6823      	ldr	r3, [r4, #0]
 8006b0c:	f013 0310 	ands.w	r3, r3, #16
 8006b10:	d105      	bne.n	8006b1e <_scanf_chars+0xa2>
 8006b12:	68e2      	ldr	r2, [r4, #12]
 8006b14:	3201      	adds	r2, #1
 8006b16:	60e2      	str	r2, [r4, #12]
 8006b18:	69a2      	ldr	r2, [r4, #24]
 8006b1a:	b102      	cbz	r2, 8006b1e <_scanf_chars+0xa2>
 8006b1c:	7033      	strb	r3, [r6, #0]
 8006b1e:	6923      	ldr	r3, [r4, #16]
 8006b20:	443b      	add	r3, r7
 8006b22:	6123      	str	r3, [r4, #16]
 8006b24:	2000      	movs	r0, #0
 8006b26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b2a:	bf00      	nop
 8006b2c:	08007c59 	.word	0x08007c59

08006b30 <_scanf_i>:
 8006b30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b34:	4698      	mov	r8, r3
 8006b36:	4b74      	ldr	r3, [pc, #464]	@ (8006d08 <_scanf_i+0x1d8>)
 8006b38:	460c      	mov	r4, r1
 8006b3a:	4682      	mov	sl, r0
 8006b3c:	4616      	mov	r6, r2
 8006b3e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006b42:	b087      	sub	sp, #28
 8006b44:	ab03      	add	r3, sp, #12
 8006b46:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8006b4a:	4b70      	ldr	r3, [pc, #448]	@ (8006d0c <_scanf_i+0x1dc>)
 8006b4c:	69a1      	ldr	r1, [r4, #24]
 8006b4e:	4a70      	ldr	r2, [pc, #448]	@ (8006d10 <_scanf_i+0x1e0>)
 8006b50:	2903      	cmp	r1, #3
 8006b52:	bf08      	it	eq
 8006b54:	461a      	moveq	r2, r3
 8006b56:	68a3      	ldr	r3, [r4, #8]
 8006b58:	9201      	str	r2, [sp, #4]
 8006b5a:	1e5a      	subs	r2, r3, #1
 8006b5c:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006b60:	bf88      	it	hi
 8006b62:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006b66:	4627      	mov	r7, r4
 8006b68:	bf82      	ittt	hi
 8006b6a:	eb03 0905 	addhi.w	r9, r3, r5
 8006b6e:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006b72:	60a3      	strhi	r3, [r4, #8]
 8006b74:	f857 3b1c 	ldr.w	r3, [r7], #28
 8006b78:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8006b7c:	bf98      	it	ls
 8006b7e:	f04f 0900 	movls.w	r9, #0
 8006b82:	6023      	str	r3, [r4, #0]
 8006b84:	463d      	mov	r5, r7
 8006b86:	f04f 0b00 	mov.w	fp, #0
 8006b8a:	6831      	ldr	r1, [r6, #0]
 8006b8c:	ab03      	add	r3, sp, #12
 8006b8e:	7809      	ldrb	r1, [r1, #0]
 8006b90:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8006b94:	2202      	movs	r2, #2
 8006b96:	f7f9 fb4b 	bl	8000230 <memchr>
 8006b9a:	b328      	cbz	r0, 8006be8 <_scanf_i+0xb8>
 8006b9c:	f1bb 0f01 	cmp.w	fp, #1
 8006ba0:	d159      	bne.n	8006c56 <_scanf_i+0x126>
 8006ba2:	6862      	ldr	r2, [r4, #4]
 8006ba4:	b92a      	cbnz	r2, 8006bb2 <_scanf_i+0x82>
 8006ba6:	6822      	ldr	r2, [r4, #0]
 8006ba8:	2108      	movs	r1, #8
 8006baa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006bae:	6061      	str	r1, [r4, #4]
 8006bb0:	6022      	str	r2, [r4, #0]
 8006bb2:	6822      	ldr	r2, [r4, #0]
 8006bb4:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8006bb8:	6022      	str	r2, [r4, #0]
 8006bba:	68a2      	ldr	r2, [r4, #8]
 8006bbc:	1e51      	subs	r1, r2, #1
 8006bbe:	60a1      	str	r1, [r4, #8]
 8006bc0:	b192      	cbz	r2, 8006be8 <_scanf_i+0xb8>
 8006bc2:	6832      	ldr	r2, [r6, #0]
 8006bc4:	1c51      	adds	r1, r2, #1
 8006bc6:	6031      	str	r1, [r6, #0]
 8006bc8:	7812      	ldrb	r2, [r2, #0]
 8006bca:	f805 2b01 	strb.w	r2, [r5], #1
 8006bce:	6872      	ldr	r2, [r6, #4]
 8006bd0:	3a01      	subs	r2, #1
 8006bd2:	2a00      	cmp	r2, #0
 8006bd4:	6072      	str	r2, [r6, #4]
 8006bd6:	dc07      	bgt.n	8006be8 <_scanf_i+0xb8>
 8006bd8:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8006bdc:	4631      	mov	r1, r6
 8006bde:	4650      	mov	r0, sl
 8006be0:	4790      	blx	r2
 8006be2:	2800      	cmp	r0, #0
 8006be4:	f040 8085 	bne.w	8006cf2 <_scanf_i+0x1c2>
 8006be8:	f10b 0b01 	add.w	fp, fp, #1
 8006bec:	f1bb 0f03 	cmp.w	fp, #3
 8006bf0:	d1cb      	bne.n	8006b8a <_scanf_i+0x5a>
 8006bf2:	6863      	ldr	r3, [r4, #4]
 8006bf4:	b90b      	cbnz	r3, 8006bfa <_scanf_i+0xca>
 8006bf6:	230a      	movs	r3, #10
 8006bf8:	6063      	str	r3, [r4, #4]
 8006bfa:	6863      	ldr	r3, [r4, #4]
 8006bfc:	4945      	ldr	r1, [pc, #276]	@ (8006d14 <_scanf_i+0x1e4>)
 8006bfe:	6960      	ldr	r0, [r4, #20]
 8006c00:	1ac9      	subs	r1, r1, r3
 8006c02:	f000 f935 	bl	8006e70 <__sccl>
 8006c06:	f04f 0b00 	mov.w	fp, #0
 8006c0a:	68a3      	ldr	r3, [r4, #8]
 8006c0c:	6822      	ldr	r2, [r4, #0]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d03d      	beq.n	8006c8e <_scanf_i+0x15e>
 8006c12:	6831      	ldr	r1, [r6, #0]
 8006c14:	6960      	ldr	r0, [r4, #20]
 8006c16:	f891 c000 	ldrb.w	ip, [r1]
 8006c1a:	f810 000c 	ldrb.w	r0, [r0, ip]
 8006c1e:	2800      	cmp	r0, #0
 8006c20:	d035      	beq.n	8006c8e <_scanf_i+0x15e>
 8006c22:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8006c26:	d124      	bne.n	8006c72 <_scanf_i+0x142>
 8006c28:	0510      	lsls	r0, r2, #20
 8006c2a:	d522      	bpl.n	8006c72 <_scanf_i+0x142>
 8006c2c:	f10b 0b01 	add.w	fp, fp, #1
 8006c30:	f1b9 0f00 	cmp.w	r9, #0
 8006c34:	d003      	beq.n	8006c3e <_scanf_i+0x10e>
 8006c36:	3301      	adds	r3, #1
 8006c38:	f109 39ff 	add.w	r9, r9, #4294967295
 8006c3c:	60a3      	str	r3, [r4, #8]
 8006c3e:	6873      	ldr	r3, [r6, #4]
 8006c40:	3b01      	subs	r3, #1
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	6073      	str	r3, [r6, #4]
 8006c46:	dd1b      	ble.n	8006c80 <_scanf_i+0x150>
 8006c48:	6833      	ldr	r3, [r6, #0]
 8006c4a:	3301      	adds	r3, #1
 8006c4c:	6033      	str	r3, [r6, #0]
 8006c4e:	68a3      	ldr	r3, [r4, #8]
 8006c50:	3b01      	subs	r3, #1
 8006c52:	60a3      	str	r3, [r4, #8]
 8006c54:	e7d9      	b.n	8006c0a <_scanf_i+0xda>
 8006c56:	f1bb 0f02 	cmp.w	fp, #2
 8006c5a:	d1ae      	bne.n	8006bba <_scanf_i+0x8a>
 8006c5c:	6822      	ldr	r2, [r4, #0]
 8006c5e:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8006c62:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8006c66:	d1c4      	bne.n	8006bf2 <_scanf_i+0xc2>
 8006c68:	2110      	movs	r1, #16
 8006c6a:	6061      	str	r1, [r4, #4]
 8006c6c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006c70:	e7a2      	b.n	8006bb8 <_scanf_i+0x88>
 8006c72:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8006c76:	6022      	str	r2, [r4, #0]
 8006c78:	780b      	ldrb	r3, [r1, #0]
 8006c7a:	f805 3b01 	strb.w	r3, [r5], #1
 8006c7e:	e7de      	b.n	8006c3e <_scanf_i+0x10e>
 8006c80:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006c84:	4631      	mov	r1, r6
 8006c86:	4650      	mov	r0, sl
 8006c88:	4798      	blx	r3
 8006c8a:	2800      	cmp	r0, #0
 8006c8c:	d0df      	beq.n	8006c4e <_scanf_i+0x11e>
 8006c8e:	6823      	ldr	r3, [r4, #0]
 8006c90:	05d9      	lsls	r1, r3, #23
 8006c92:	d50d      	bpl.n	8006cb0 <_scanf_i+0x180>
 8006c94:	42bd      	cmp	r5, r7
 8006c96:	d909      	bls.n	8006cac <_scanf_i+0x17c>
 8006c98:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8006c9c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006ca0:	4632      	mov	r2, r6
 8006ca2:	4650      	mov	r0, sl
 8006ca4:	4798      	blx	r3
 8006ca6:	f105 39ff 	add.w	r9, r5, #4294967295
 8006caa:	464d      	mov	r5, r9
 8006cac:	42bd      	cmp	r5, r7
 8006cae:	d028      	beq.n	8006d02 <_scanf_i+0x1d2>
 8006cb0:	6822      	ldr	r2, [r4, #0]
 8006cb2:	f012 0210 	ands.w	r2, r2, #16
 8006cb6:	d113      	bne.n	8006ce0 <_scanf_i+0x1b0>
 8006cb8:	702a      	strb	r2, [r5, #0]
 8006cba:	6863      	ldr	r3, [r4, #4]
 8006cbc:	9e01      	ldr	r6, [sp, #4]
 8006cbe:	4639      	mov	r1, r7
 8006cc0:	4650      	mov	r0, sl
 8006cc2:	47b0      	blx	r6
 8006cc4:	f8d8 3000 	ldr.w	r3, [r8]
 8006cc8:	6821      	ldr	r1, [r4, #0]
 8006cca:	1d1a      	adds	r2, r3, #4
 8006ccc:	f8c8 2000 	str.w	r2, [r8]
 8006cd0:	f011 0f20 	tst.w	r1, #32
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	d00f      	beq.n	8006cf8 <_scanf_i+0x1c8>
 8006cd8:	6018      	str	r0, [r3, #0]
 8006cda:	68e3      	ldr	r3, [r4, #12]
 8006cdc:	3301      	adds	r3, #1
 8006cde:	60e3      	str	r3, [r4, #12]
 8006ce0:	6923      	ldr	r3, [r4, #16]
 8006ce2:	1bed      	subs	r5, r5, r7
 8006ce4:	445d      	add	r5, fp
 8006ce6:	442b      	add	r3, r5
 8006ce8:	6123      	str	r3, [r4, #16]
 8006cea:	2000      	movs	r0, #0
 8006cec:	b007      	add	sp, #28
 8006cee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cf2:	f04f 0b00 	mov.w	fp, #0
 8006cf6:	e7ca      	b.n	8006c8e <_scanf_i+0x15e>
 8006cf8:	07ca      	lsls	r2, r1, #31
 8006cfa:	bf4c      	ite	mi
 8006cfc:	8018      	strhmi	r0, [r3, #0]
 8006cfe:	6018      	strpl	r0, [r3, #0]
 8006d00:	e7eb      	b.n	8006cda <_scanf_i+0x1aa>
 8006d02:	2001      	movs	r0, #1
 8006d04:	e7f2      	b.n	8006cec <_scanf_i+0x1bc>
 8006d06:	bf00      	nop
 8006d08:	080079a8 	.word	0x080079a8
 8006d0c:	080071a1 	.word	0x080071a1
 8006d10:	08007281 	.word	0x08007281
 8006d14:	08007b05 	.word	0x08007b05

08006d18 <__sflush_r>:
 8006d18:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006d1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d20:	0716      	lsls	r6, r2, #28
 8006d22:	4605      	mov	r5, r0
 8006d24:	460c      	mov	r4, r1
 8006d26:	d454      	bmi.n	8006dd2 <__sflush_r+0xba>
 8006d28:	684b      	ldr	r3, [r1, #4]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	dc02      	bgt.n	8006d34 <__sflush_r+0x1c>
 8006d2e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	dd48      	ble.n	8006dc6 <__sflush_r+0xae>
 8006d34:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006d36:	2e00      	cmp	r6, #0
 8006d38:	d045      	beq.n	8006dc6 <__sflush_r+0xae>
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006d40:	682f      	ldr	r7, [r5, #0]
 8006d42:	6a21      	ldr	r1, [r4, #32]
 8006d44:	602b      	str	r3, [r5, #0]
 8006d46:	d030      	beq.n	8006daa <__sflush_r+0x92>
 8006d48:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006d4a:	89a3      	ldrh	r3, [r4, #12]
 8006d4c:	0759      	lsls	r1, r3, #29
 8006d4e:	d505      	bpl.n	8006d5c <__sflush_r+0x44>
 8006d50:	6863      	ldr	r3, [r4, #4]
 8006d52:	1ad2      	subs	r2, r2, r3
 8006d54:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006d56:	b10b      	cbz	r3, 8006d5c <__sflush_r+0x44>
 8006d58:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006d5a:	1ad2      	subs	r2, r2, r3
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006d60:	6a21      	ldr	r1, [r4, #32]
 8006d62:	4628      	mov	r0, r5
 8006d64:	47b0      	blx	r6
 8006d66:	1c43      	adds	r3, r0, #1
 8006d68:	89a3      	ldrh	r3, [r4, #12]
 8006d6a:	d106      	bne.n	8006d7a <__sflush_r+0x62>
 8006d6c:	6829      	ldr	r1, [r5, #0]
 8006d6e:	291d      	cmp	r1, #29
 8006d70:	d82b      	bhi.n	8006dca <__sflush_r+0xb2>
 8006d72:	4a2a      	ldr	r2, [pc, #168]	@ (8006e1c <__sflush_r+0x104>)
 8006d74:	40ca      	lsrs	r2, r1
 8006d76:	07d6      	lsls	r6, r2, #31
 8006d78:	d527      	bpl.n	8006dca <__sflush_r+0xb2>
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	6062      	str	r2, [r4, #4]
 8006d7e:	04d9      	lsls	r1, r3, #19
 8006d80:	6922      	ldr	r2, [r4, #16]
 8006d82:	6022      	str	r2, [r4, #0]
 8006d84:	d504      	bpl.n	8006d90 <__sflush_r+0x78>
 8006d86:	1c42      	adds	r2, r0, #1
 8006d88:	d101      	bne.n	8006d8e <__sflush_r+0x76>
 8006d8a:	682b      	ldr	r3, [r5, #0]
 8006d8c:	b903      	cbnz	r3, 8006d90 <__sflush_r+0x78>
 8006d8e:	6560      	str	r0, [r4, #84]	@ 0x54
 8006d90:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006d92:	602f      	str	r7, [r5, #0]
 8006d94:	b1b9      	cbz	r1, 8006dc6 <__sflush_r+0xae>
 8006d96:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006d9a:	4299      	cmp	r1, r3
 8006d9c:	d002      	beq.n	8006da4 <__sflush_r+0x8c>
 8006d9e:	4628      	mov	r0, r5
 8006da0:	f7fe feca 	bl	8005b38 <_free_r>
 8006da4:	2300      	movs	r3, #0
 8006da6:	6363      	str	r3, [r4, #52]	@ 0x34
 8006da8:	e00d      	b.n	8006dc6 <__sflush_r+0xae>
 8006daa:	2301      	movs	r3, #1
 8006dac:	4628      	mov	r0, r5
 8006dae:	47b0      	blx	r6
 8006db0:	4602      	mov	r2, r0
 8006db2:	1c50      	adds	r0, r2, #1
 8006db4:	d1c9      	bne.n	8006d4a <__sflush_r+0x32>
 8006db6:	682b      	ldr	r3, [r5, #0]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d0c6      	beq.n	8006d4a <__sflush_r+0x32>
 8006dbc:	2b1d      	cmp	r3, #29
 8006dbe:	d001      	beq.n	8006dc4 <__sflush_r+0xac>
 8006dc0:	2b16      	cmp	r3, #22
 8006dc2:	d11e      	bne.n	8006e02 <__sflush_r+0xea>
 8006dc4:	602f      	str	r7, [r5, #0]
 8006dc6:	2000      	movs	r0, #0
 8006dc8:	e022      	b.n	8006e10 <__sflush_r+0xf8>
 8006dca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006dce:	b21b      	sxth	r3, r3
 8006dd0:	e01b      	b.n	8006e0a <__sflush_r+0xf2>
 8006dd2:	690f      	ldr	r7, [r1, #16]
 8006dd4:	2f00      	cmp	r7, #0
 8006dd6:	d0f6      	beq.n	8006dc6 <__sflush_r+0xae>
 8006dd8:	0793      	lsls	r3, r2, #30
 8006dda:	680e      	ldr	r6, [r1, #0]
 8006ddc:	bf08      	it	eq
 8006dde:	694b      	ldreq	r3, [r1, #20]
 8006de0:	600f      	str	r7, [r1, #0]
 8006de2:	bf18      	it	ne
 8006de4:	2300      	movne	r3, #0
 8006de6:	eba6 0807 	sub.w	r8, r6, r7
 8006dea:	608b      	str	r3, [r1, #8]
 8006dec:	f1b8 0f00 	cmp.w	r8, #0
 8006df0:	dde9      	ble.n	8006dc6 <__sflush_r+0xae>
 8006df2:	6a21      	ldr	r1, [r4, #32]
 8006df4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006df6:	4643      	mov	r3, r8
 8006df8:	463a      	mov	r2, r7
 8006dfa:	4628      	mov	r0, r5
 8006dfc:	47b0      	blx	r6
 8006dfe:	2800      	cmp	r0, #0
 8006e00:	dc08      	bgt.n	8006e14 <__sflush_r+0xfc>
 8006e02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e0a:	81a3      	strh	r3, [r4, #12]
 8006e0c:	f04f 30ff 	mov.w	r0, #4294967295
 8006e10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e14:	4407      	add	r7, r0
 8006e16:	eba8 0800 	sub.w	r8, r8, r0
 8006e1a:	e7e7      	b.n	8006dec <__sflush_r+0xd4>
 8006e1c:	20400001 	.word	0x20400001

08006e20 <_fflush_r>:
 8006e20:	b538      	push	{r3, r4, r5, lr}
 8006e22:	690b      	ldr	r3, [r1, #16]
 8006e24:	4605      	mov	r5, r0
 8006e26:	460c      	mov	r4, r1
 8006e28:	b913      	cbnz	r3, 8006e30 <_fflush_r+0x10>
 8006e2a:	2500      	movs	r5, #0
 8006e2c:	4628      	mov	r0, r5
 8006e2e:	bd38      	pop	{r3, r4, r5, pc}
 8006e30:	b118      	cbz	r0, 8006e3a <_fflush_r+0x1a>
 8006e32:	6a03      	ldr	r3, [r0, #32]
 8006e34:	b90b      	cbnz	r3, 8006e3a <_fflush_r+0x1a>
 8006e36:	f7fd fec7 	bl	8004bc8 <__sinit>
 8006e3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d0f3      	beq.n	8006e2a <_fflush_r+0xa>
 8006e42:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006e44:	07d0      	lsls	r0, r2, #31
 8006e46:	d404      	bmi.n	8006e52 <_fflush_r+0x32>
 8006e48:	0599      	lsls	r1, r3, #22
 8006e4a:	d402      	bmi.n	8006e52 <_fflush_r+0x32>
 8006e4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006e4e:	f7fe f818 	bl	8004e82 <__retarget_lock_acquire_recursive>
 8006e52:	4628      	mov	r0, r5
 8006e54:	4621      	mov	r1, r4
 8006e56:	f7ff ff5f 	bl	8006d18 <__sflush_r>
 8006e5a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006e5c:	07da      	lsls	r2, r3, #31
 8006e5e:	4605      	mov	r5, r0
 8006e60:	d4e4      	bmi.n	8006e2c <_fflush_r+0xc>
 8006e62:	89a3      	ldrh	r3, [r4, #12]
 8006e64:	059b      	lsls	r3, r3, #22
 8006e66:	d4e1      	bmi.n	8006e2c <_fflush_r+0xc>
 8006e68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006e6a:	f7fe f80b 	bl	8004e84 <__retarget_lock_release_recursive>
 8006e6e:	e7dd      	b.n	8006e2c <_fflush_r+0xc>

08006e70 <__sccl>:
 8006e70:	b570      	push	{r4, r5, r6, lr}
 8006e72:	780b      	ldrb	r3, [r1, #0]
 8006e74:	4604      	mov	r4, r0
 8006e76:	2b5e      	cmp	r3, #94	@ 0x5e
 8006e78:	bf0b      	itete	eq
 8006e7a:	784b      	ldrbeq	r3, [r1, #1]
 8006e7c:	1c4a      	addne	r2, r1, #1
 8006e7e:	1c8a      	addeq	r2, r1, #2
 8006e80:	2100      	movne	r1, #0
 8006e82:	bf08      	it	eq
 8006e84:	2101      	moveq	r1, #1
 8006e86:	3801      	subs	r0, #1
 8006e88:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8006e8c:	f800 1f01 	strb.w	r1, [r0, #1]!
 8006e90:	42a8      	cmp	r0, r5
 8006e92:	d1fb      	bne.n	8006e8c <__sccl+0x1c>
 8006e94:	b90b      	cbnz	r3, 8006e9a <__sccl+0x2a>
 8006e96:	1e50      	subs	r0, r2, #1
 8006e98:	bd70      	pop	{r4, r5, r6, pc}
 8006e9a:	f081 0101 	eor.w	r1, r1, #1
 8006e9e:	54e1      	strb	r1, [r4, r3]
 8006ea0:	4610      	mov	r0, r2
 8006ea2:	4602      	mov	r2, r0
 8006ea4:	f812 5b01 	ldrb.w	r5, [r2], #1
 8006ea8:	2d2d      	cmp	r5, #45	@ 0x2d
 8006eaa:	d005      	beq.n	8006eb8 <__sccl+0x48>
 8006eac:	2d5d      	cmp	r5, #93	@ 0x5d
 8006eae:	d016      	beq.n	8006ede <__sccl+0x6e>
 8006eb0:	2d00      	cmp	r5, #0
 8006eb2:	d0f1      	beq.n	8006e98 <__sccl+0x28>
 8006eb4:	462b      	mov	r3, r5
 8006eb6:	e7f2      	b.n	8006e9e <__sccl+0x2e>
 8006eb8:	7846      	ldrb	r6, [r0, #1]
 8006eba:	2e5d      	cmp	r6, #93	@ 0x5d
 8006ebc:	d0fa      	beq.n	8006eb4 <__sccl+0x44>
 8006ebe:	42b3      	cmp	r3, r6
 8006ec0:	dcf8      	bgt.n	8006eb4 <__sccl+0x44>
 8006ec2:	3002      	adds	r0, #2
 8006ec4:	461a      	mov	r2, r3
 8006ec6:	3201      	adds	r2, #1
 8006ec8:	4296      	cmp	r6, r2
 8006eca:	54a1      	strb	r1, [r4, r2]
 8006ecc:	dcfb      	bgt.n	8006ec6 <__sccl+0x56>
 8006ece:	1af2      	subs	r2, r6, r3
 8006ed0:	3a01      	subs	r2, #1
 8006ed2:	1c5d      	adds	r5, r3, #1
 8006ed4:	42b3      	cmp	r3, r6
 8006ed6:	bfa8      	it	ge
 8006ed8:	2200      	movge	r2, #0
 8006eda:	18ab      	adds	r3, r5, r2
 8006edc:	e7e1      	b.n	8006ea2 <__sccl+0x32>
 8006ede:	4610      	mov	r0, r2
 8006ee0:	e7da      	b.n	8006e98 <__sccl+0x28>

08006ee2 <__submore>:
 8006ee2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ee6:	460c      	mov	r4, r1
 8006ee8:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8006eea:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006eee:	4299      	cmp	r1, r3
 8006ef0:	d11d      	bne.n	8006f2e <__submore+0x4c>
 8006ef2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8006ef6:	f7fe fe93 	bl	8005c20 <_malloc_r>
 8006efa:	b918      	cbnz	r0, 8006f04 <__submore+0x22>
 8006efc:	f04f 30ff 	mov.w	r0, #4294967295
 8006f00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f04:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006f08:	63a3      	str	r3, [r4, #56]	@ 0x38
 8006f0a:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8006f0e:	6360      	str	r0, [r4, #52]	@ 0x34
 8006f10:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8006f14:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8006f18:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8006f1c:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8006f20:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8006f24:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8006f28:	6020      	str	r0, [r4, #0]
 8006f2a:	2000      	movs	r0, #0
 8006f2c:	e7e8      	b.n	8006f00 <__submore+0x1e>
 8006f2e:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8006f30:	0077      	lsls	r7, r6, #1
 8006f32:	463a      	mov	r2, r7
 8006f34:	f000 f88c 	bl	8007050 <_realloc_r>
 8006f38:	4605      	mov	r5, r0
 8006f3a:	2800      	cmp	r0, #0
 8006f3c:	d0de      	beq.n	8006efc <__submore+0x1a>
 8006f3e:	eb00 0806 	add.w	r8, r0, r6
 8006f42:	4601      	mov	r1, r0
 8006f44:	4632      	mov	r2, r6
 8006f46:	4640      	mov	r0, r8
 8006f48:	f000 f830 	bl	8006fac <memcpy>
 8006f4c:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8006f50:	f8c4 8000 	str.w	r8, [r4]
 8006f54:	e7e9      	b.n	8006f2a <__submore+0x48>

08006f56 <memmove>:
 8006f56:	4288      	cmp	r0, r1
 8006f58:	b510      	push	{r4, lr}
 8006f5a:	eb01 0402 	add.w	r4, r1, r2
 8006f5e:	d902      	bls.n	8006f66 <memmove+0x10>
 8006f60:	4284      	cmp	r4, r0
 8006f62:	4623      	mov	r3, r4
 8006f64:	d807      	bhi.n	8006f76 <memmove+0x20>
 8006f66:	1e43      	subs	r3, r0, #1
 8006f68:	42a1      	cmp	r1, r4
 8006f6a:	d008      	beq.n	8006f7e <memmove+0x28>
 8006f6c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006f70:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006f74:	e7f8      	b.n	8006f68 <memmove+0x12>
 8006f76:	4402      	add	r2, r0
 8006f78:	4601      	mov	r1, r0
 8006f7a:	428a      	cmp	r2, r1
 8006f7c:	d100      	bne.n	8006f80 <memmove+0x2a>
 8006f7e:	bd10      	pop	{r4, pc}
 8006f80:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006f84:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006f88:	e7f7      	b.n	8006f7a <memmove+0x24>
	...

08006f8c <_sbrk_r>:
 8006f8c:	b538      	push	{r3, r4, r5, lr}
 8006f8e:	4d06      	ldr	r5, [pc, #24]	@ (8006fa8 <_sbrk_r+0x1c>)
 8006f90:	2300      	movs	r3, #0
 8006f92:	4604      	mov	r4, r0
 8006f94:	4608      	mov	r0, r1
 8006f96:	602b      	str	r3, [r5, #0]
 8006f98:	f7fa ff6c 	bl	8001e74 <_sbrk>
 8006f9c:	1c43      	adds	r3, r0, #1
 8006f9e:	d102      	bne.n	8006fa6 <_sbrk_r+0x1a>
 8006fa0:	682b      	ldr	r3, [r5, #0]
 8006fa2:	b103      	cbz	r3, 8006fa6 <_sbrk_r+0x1a>
 8006fa4:	6023      	str	r3, [r4, #0]
 8006fa6:	bd38      	pop	{r3, r4, r5, pc}
 8006fa8:	200007fc 	.word	0x200007fc

08006fac <memcpy>:
 8006fac:	440a      	add	r2, r1
 8006fae:	4291      	cmp	r1, r2
 8006fb0:	f100 33ff 	add.w	r3, r0, #4294967295
 8006fb4:	d100      	bne.n	8006fb8 <memcpy+0xc>
 8006fb6:	4770      	bx	lr
 8006fb8:	b510      	push	{r4, lr}
 8006fba:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006fbe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006fc2:	4291      	cmp	r1, r2
 8006fc4:	d1f9      	bne.n	8006fba <memcpy+0xe>
 8006fc6:	bd10      	pop	{r4, pc}

08006fc8 <__assert_func>:
 8006fc8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006fca:	4614      	mov	r4, r2
 8006fcc:	461a      	mov	r2, r3
 8006fce:	4b09      	ldr	r3, [pc, #36]	@ (8006ff4 <__assert_func+0x2c>)
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	4605      	mov	r5, r0
 8006fd4:	68d8      	ldr	r0, [r3, #12]
 8006fd6:	b14c      	cbz	r4, 8006fec <__assert_func+0x24>
 8006fd8:	4b07      	ldr	r3, [pc, #28]	@ (8006ff8 <__assert_func+0x30>)
 8006fda:	9100      	str	r1, [sp, #0]
 8006fdc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006fe0:	4906      	ldr	r1, [pc, #24]	@ (8006ffc <__assert_func+0x34>)
 8006fe2:	462b      	mov	r3, r5
 8006fe4:	f000 f95c 	bl	80072a0 <fiprintf>
 8006fe8:	f000 f96c 	bl	80072c4 <abort>
 8006fec:	4b04      	ldr	r3, [pc, #16]	@ (8007000 <__assert_func+0x38>)
 8006fee:	461c      	mov	r4, r3
 8006ff0:	e7f3      	b.n	8006fda <__assert_func+0x12>
 8006ff2:	bf00      	nop
 8006ff4:	20000018 	.word	0x20000018
 8006ff8:	08007b1a 	.word	0x08007b1a
 8006ffc:	08007b27 	.word	0x08007b27
 8007000:	08007b55 	.word	0x08007b55

08007004 <_calloc_r>:
 8007004:	b570      	push	{r4, r5, r6, lr}
 8007006:	fba1 5402 	umull	r5, r4, r1, r2
 800700a:	b934      	cbnz	r4, 800701a <_calloc_r+0x16>
 800700c:	4629      	mov	r1, r5
 800700e:	f7fe fe07 	bl	8005c20 <_malloc_r>
 8007012:	4606      	mov	r6, r0
 8007014:	b928      	cbnz	r0, 8007022 <_calloc_r+0x1e>
 8007016:	4630      	mov	r0, r6
 8007018:	bd70      	pop	{r4, r5, r6, pc}
 800701a:	220c      	movs	r2, #12
 800701c:	6002      	str	r2, [r0, #0]
 800701e:	2600      	movs	r6, #0
 8007020:	e7f9      	b.n	8007016 <_calloc_r+0x12>
 8007022:	462a      	mov	r2, r5
 8007024:	4621      	mov	r1, r4
 8007026:	f7fd fe98 	bl	8004d5a <memset>
 800702a:	e7f4      	b.n	8007016 <_calloc_r+0x12>

0800702c <__ascii_mbtowc>:
 800702c:	b082      	sub	sp, #8
 800702e:	b901      	cbnz	r1, 8007032 <__ascii_mbtowc+0x6>
 8007030:	a901      	add	r1, sp, #4
 8007032:	b142      	cbz	r2, 8007046 <__ascii_mbtowc+0x1a>
 8007034:	b14b      	cbz	r3, 800704a <__ascii_mbtowc+0x1e>
 8007036:	7813      	ldrb	r3, [r2, #0]
 8007038:	600b      	str	r3, [r1, #0]
 800703a:	7812      	ldrb	r2, [r2, #0]
 800703c:	1e10      	subs	r0, r2, #0
 800703e:	bf18      	it	ne
 8007040:	2001      	movne	r0, #1
 8007042:	b002      	add	sp, #8
 8007044:	4770      	bx	lr
 8007046:	4610      	mov	r0, r2
 8007048:	e7fb      	b.n	8007042 <__ascii_mbtowc+0x16>
 800704a:	f06f 0001 	mvn.w	r0, #1
 800704e:	e7f8      	b.n	8007042 <__ascii_mbtowc+0x16>

08007050 <_realloc_r>:
 8007050:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007054:	4607      	mov	r7, r0
 8007056:	4614      	mov	r4, r2
 8007058:	460d      	mov	r5, r1
 800705a:	b921      	cbnz	r1, 8007066 <_realloc_r+0x16>
 800705c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007060:	4611      	mov	r1, r2
 8007062:	f7fe bddd 	b.w	8005c20 <_malloc_r>
 8007066:	b92a      	cbnz	r2, 8007074 <_realloc_r+0x24>
 8007068:	f7fe fd66 	bl	8005b38 <_free_r>
 800706c:	4625      	mov	r5, r4
 800706e:	4628      	mov	r0, r5
 8007070:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007074:	f000 f92d 	bl	80072d2 <_malloc_usable_size_r>
 8007078:	4284      	cmp	r4, r0
 800707a:	4606      	mov	r6, r0
 800707c:	d802      	bhi.n	8007084 <_realloc_r+0x34>
 800707e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007082:	d8f4      	bhi.n	800706e <_realloc_r+0x1e>
 8007084:	4621      	mov	r1, r4
 8007086:	4638      	mov	r0, r7
 8007088:	f7fe fdca 	bl	8005c20 <_malloc_r>
 800708c:	4680      	mov	r8, r0
 800708e:	b908      	cbnz	r0, 8007094 <_realloc_r+0x44>
 8007090:	4645      	mov	r5, r8
 8007092:	e7ec      	b.n	800706e <_realloc_r+0x1e>
 8007094:	42b4      	cmp	r4, r6
 8007096:	4622      	mov	r2, r4
 8007098:	4629      	mov	r1, r5
 800709a:	bf28      	it	cs
 800709c:	4632      	movcs	r2, r6
 800709e:	f7ff ff85 	bl	8006fac <memcpy>
 80070a2:	4629      	mov	r1, r5
 80070a4:	4638      	mov	r0, r7
 80070a6:	f7fe fd47 	bl	8005b38 <_free_r>
 80070aa:	e7f1      	b.n	8007090 <_realloc_r+0x40>

080070ac <_strtol_l.isra.0>:
 80070ac:	2b24      	cmp	r3, #36	@ 0x24
 80070ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070b2:	4686      	mov	lr, r0
 80070b4:	4690      	mov	r8, r2
 80070b6:	d801      	bhi.n	80070bc <_strtol_l.isra.0+0x10>
 80070b8:	2b01      	cmp	r3, #1
 80070ba:	d106      	bne.n	80070ca <_strtol_l.isra.0+0x1e>
 80070bc:	f7fd feb6 	bl	8004e2c <__errno>
 80070c0:	2316      	movs	r3, #22
 80070c2:	6003      	str	r3, [r0, #0]
 80070c4:	2000      	movs	r0, #0
 80070c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070ca:	4834      	ldr	r0, [pc, #208]	@ (800719c <_strtol_l.isra.0+0xf0>)
 80070cc:	460d      	mov	r5, r1
 80070ce:	462a      	mov	r2, r5
 80070d0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80070d4:	5d06      	ldrb	r6, [r0, r4]
 80070d6:	f016 0608 	ands.w	r6, r6, #8
 80070da:	d1f8      	bne.n	80070ce <_strtol_l.isra.0+0x22>
 80070dc:	2c2d      	cmp	r4, #45	@ 0x2d
 80070de:	d110      	bne.n	8007102 <_strtol_l.isra.0+0x56>
 80070e0:	782c      	ldrb	r4, [r5, #0]
 80070e2:	2601      	movs	r6, #1
 80070e4:	1c95      	adds	r5, r2, #2
 80070e6:	f033 0210 	bics.w	r2, r3, #16
 80070ea:	d115      	bne.n	8007118 <_strtol_l.isra.0+0x6c>
 80070ec:	2c30      	cmp	r4, #48	@ 0x30
 80070ee:	d10d      	bne.n	800710c <_strtol_l.isra.0+0x60>
 80070f0:	782a      	ldrb	r2, [r5, #0]
 80070f2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80070f6:	2a58      	cmp	r2, #88	@ 0x58
 80070f8:	d108      	bne.n	800710c <_strtol_l.isra.0+0x60>
 80070fa:	786c      	ldrb	r4, [r5, #1]
 80070fc:	3502      	adds	r5, #2
 80070fe:	2310      	movs	r3, #16
 8007100:	e00a      	b.n	8007118 <_strtol_l.isra.0+0x6c>
 8007102:	2c2b      	cmp	r4, #43	@ 0x2b
 8007104:	bf04      	itt	eq
 8007106:	782c      	ldrbeq	r4, [r5, #0]
 8007108:	1c95      	addeq	r5, r2, #2
 800710a:	e7ec      	b.n	80070e6 <_strtol_l.isra.0+0x3a>
 800710c:	2b00      	cmp	r3, #0
 800710e:	d1f6      	bne.n	80070fe <_strtol_l.isra.0+0x52>
 8007110:	2c30      	cmp	r4, #48	@ 0x30
 8007112:	bf14      	ite	ne
 8007114:	230a      	movne	r3, #10
 8007116:	2308      	moveq	r3, #8
 8007118:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800711c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007120:	2200      	movs	r2, #0
 8007122:	fbbc f9f3 	udiv	r9, ip, r3
 8007126:	4610      	mov	r0, r2
 8007128:	fb03 ca19 	mls	sl, r3, r9, ip
 800712c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007130:	2f09      	cmp	r7, #9
 8007132:	d80f      	bhi.n	8007154 <_strtol_l.isra.0+0xa8>
 8007134:	463c      	mov	r4, r7
 8007136:	42a3      	cmp	r3, r4
 8007138:	dd1b      	ble.n	8007172 <_strtol_l.isra.0+0xc6>
 800713a:	1c57      	adds	r7, r2, #1
 800713c:	d007      	beq.n	800714e <_strtol_l.isra.0+0xa2>
 800713e:	4581      	cmp	r9, r0
 8007140:	d314      	bcc.n	800716c <_strtol_l.isra.0+0xc0>
 8007142:	d101      	bne.n	8007148 <_strtol_l.isra.0+0x9c>
 8007144:	45a2      	cmp	sl, r4
 8007146:	db11      	blt.n	800716c <_strtol_l.isra.0+0xc0>
 8007148:	fb00 4003 	mla	r0, r0, r3, r4
 800714c:	2201      	movs	r2, #1
 800714e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007152:	e7eb      	b.n	800712c <_strtol_l.isra.0+0x80>
 8007154:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007158:	2f19      	cmp	r7, #25
 800715a:	d801      	bhi.n	8007160 <_strtol_l.isra.0+0xb4>
 800715c:	3c37      	subs	r4, #55	@ 0x37
 800715e:	e7ea      	b.n	8007136 <_strtol_l.isra.0+0x8a>
 8007160:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007164:	2f19      	cmp	r7, #25
 8007166:	d804      	bhi.n	8007172 <_strtol_l.isra.0+0xc6>
 8007168:	3c57      	subs	r4, #87	@ 0x57
 800716a:	e7e4      	b.n	8007136 <_strtol_l.isra.0+0x8a>
 800716c:	f04f 32ff 	mov.w	r2, #4294967295
 8007170:	e7ed      	b.n	800714e <_strtol_l.isra.0+0xa2>
 8007172:	1c53      	adds	r3, r2, #1
 8007174:	d108      	bne.n	8007188 <_strtol_l.isra.0+0xdc>
 8007176:	2322      	movs	r3, #34	@ 0x22
 8007178:	f8ce 3000 	str.w	r3, [lr]
 800717c:	4660      	mov	r0, ip
 800717e:	f1b8 0f00 	cmp.w	r8, #0
 8007182:	d0a0      	beq.n	80070c6 <_strtol_l.isra.0+0x1a>
 8007184:	1e69      	subs	r1, r5, #1
 8007186:	e006      	b.n	8007196 <_strtol_l.isra.0+0xea>
 8007188:	b106      	cbz	r6, 800718c <_strtol_l.isra.0+0xe0>
 800718a:	4240      	negs	r0, r0
 800718c:	f1b8 0f00 	cmp.w	r8, #0
 8007190:	d099      	beq.n	80070c6 <_strtol_l.isra.0+0x1a>
 8007192:	2a00      	cmp	r2, #0
 8007194:	d1f6      	bne.n	8007184 <_strtol_l.isra.0+0xd8>
 8007196:	f8c8 1000 	str.w	r1, [r8]
 800719a:	e794      	b.n	80070c6 <_strtol_l.isra.0+0x1a>
 800719c:	08007c59 	.word	0x08007c59

080071a0 <_strtol_r>:
 80071a0:	f7ff bf84 	b.w	80070ac <_strtol_l.isra.0>

080071a4 <_strtoul_l.isra.0>:
 80071a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80071a8:	4e34      	ldr	r6, [pc, #208]	@ (800727c <_strtoul_l.isra.0+0xd8>)
 80071aa:	4686      	mov	lr, r0
 80071ac:	460d      	mov	r5, r1
 80071ae:	4628      	mov	r0, r5
 80071b0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80071b4:	5d37      	ldrb	r7, [r6, r4]
 80071b6:	f017 0708 	ands.w	r7, r7, #8
 80071ba:	d1f8      	bne.n	80071ae <_strtoul_l.isra.0+0xa>
 80071bc:	2c2d      	cmp	r4, #45	@ 0x2d
 80071be:	d110      	bne.n	80071e2 <_strtoul_l.isra.0+0x3e>
 80071c0:	782c      	ldrb	r4, [r5, #0]
 80071c2:	2701      	movs	r7, #1
 80071c4:	1c85      	adds	r5, r0, #2
 80071c6:	f033 0010 	bics.w	r0, r3, #16
 80071ca:	d115      	bne.n	80071f8 <_strtoul_l.isra.0+0x54>
 80071cc:	2c30      	cmp	r4, #48	@ 0x30
 80071ce:	d10d      	bne.n	80071ec <_strtoul_l.isra.0+0x48>
 80071d0:	7828      	ldrb	r0, [r5, #0]
 80071d2:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 80071d6:	2858      	cmp	r0, #88	@ 0x58
 80071d8:	d108      	bne.n	80071ec <_strtoul_l.isra.0+0x48>
 80071da:	786c      	ldrb	r4, [r5, #1]
 80071dc:	3502      	adds	r5, #2
 80071de:	2310      	movs	r3, #16
 80071e0:	e00a      	b.n	80071f8 <_strtoul_l.isra.0+0x54>
 80071e2:	2c2b      	cmp	r4, #43	@ 0x2b
 80071e4:	bf04      	itt	eq
 80071e6:	782c      	ldrbeq	r4, [r5, #0]
 80071e8:	1c85      	addeq	r5, r0, #2
 80071ea:	e7ec      	b.n	80071c6 <_strtoul_l.isra.0+0x22>
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d1f6      	bne.n	80071de <_strtoul_l.isra.0+0x3a>
 80071f0:	2c30      	cmp	r4, #48	@ 0x30
 80071f2:	bf14      	ite	ne
 80071f4:	230a      	movne	r3, #10
 80071f6:	2308      	moveq	r3, #8
 80071f8:	f04f 38ff 	mov.w	r8, #4294967295
 80071fc:	2600      	movs	r6, #0
 80071fe:	fbb8 f8f3 	udiv	r8, r8, r3
 8007202:	fb03 f908 	mul.w	r9, r3, r8
 8007206:	ea6f 0909 	mvn.w	r9, r9
 800720a:	4630      	mov	r0, r6
 800720c:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8007210:	f1bc 0f09 	cmp.w	ip, #9
 8007214:	d810      	bhi.n	8007238 <_strtoul_l.isra.0+0x94>
 8007216:	4664      	mov	r4, ip
 8007218:	42a3      	cmp	r3, r4
 800721a:	dd1e      	ble.n	800725a <_strtoul_l.isra.0+0xb6>
 800721c:	f1b6 3fff 	cmp.w	r6, #4294967295
 8007220:	d007      	beq.n	8007232 <_strtoul_l.isra.0+0x8e>
 8007222:	4580      	cmp	r8, r0
 8007224:	d316      	bcc.n	8007254 <_strtoul_l.isra.0+0xb0>
 8007226:	d101      	bne.n	800722c <_strtoul_l.isra.0+0x88>
 8007228:	45a1      	cmp	r9, r4
 800722a:	db13      	blt.n	8007254 <_strtoul_l.isra.0+0xb0>
 800722c:	fb00 4003 	mla	r0, r0, r3, r4
 8007230:	2601      	movs	r6, #1
 8007232:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007236:	e7e9      	b.n	800720c <_strtoul_l.isra.0+0x68>
 8007238:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800723c:	f1bc 0f19 	cmp.w	ip, #25
 8007240:	d801      	bhi.n	8007246 <_strtoul_l.isra.0+0xa2>
 8007242:	3c37      	subs	r4, #55	@ 0x37
 8007244:	e7e8      	b.n	8007218 <_strtoul_l.isra.0+0x74>
 8007246:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800724a:	f1bc 0f19 	cmp.w	ip, #25
 800724e:	d804      	bhi.n	800725a <_strtoul_l.isra.0+0xb6>
 8007250:	3c57      	subs	r4, #87	@ 0x57
 8007252:	e7e1      	b.n	8007218 <_strtoul_l.isra.0+0x74>
 8007254:	f04f 36ff 	mov.w	r6, #4294967295
 8007258:	e7eb      	b.n	8007232 <_strtoul_l.isra.0+0x8e>
 800725a:	1c73      	adds	r3, r6, #1
 800725c:	d106      	bne.n	800726c <_strtoul_l.isra.0+0xc8>
 800725e:	2322      	movs	r3, #34	@ 0x22
 8007260:	f8ce 3000 	str.w	r3, [lr]
 8007264:	4630      	mov	r0, r6
 8007266:	b932      	cbnz	r2, 8007276 <_strtoul_l.isra.0+0xd2>
 8007268:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800726c:	b107      	cbz	r7, 8007270 <_strtoul_l.isra.0+0xcc>
 800726e:	4240      	negs	r0, r0
 8007270:	2a00      	cmp	r2, #0
 8007272:	d0f9      	beq.n	8007268 <_strtoul_l.isra.0+0xc4>
 8007274:	b106      	cbz	r6, 8007278 <_strtoul_l.isra.0+0xd4>
 8007276:	1e69      	subs	r1, r5, #1
 8007278:	6011      	str	r1, [r2, #0]
 800727a:	e7f5      	b.n	8007268 <_strtoul_l.isra.0+0xc4>
 800727c:	08007c59 	.word	0x08007c59

08007280 <_strtoul_r>:
 8007280:	f7ff bf90 	b.w	80071a4 <_strtoul_l.isra.0>

08007284 <__ascii_wctomb>:
 8007284:	4603      	mov	r3, r0
 8007286:	4608      	mov	r0, r1
 8007288:	b141      	cbz	r1, 800729c <__ascii_wctomb+0x18>
 800728a:	2aff      	cmp	r2, #255	@ 0xff
 800728c:	d904      	bls.n	8007298 <__ascii_wctomb+0x14>
 800728e:	228a      	movs	r2, #138	@ 0x8a
 8007290:	601a      	str	r2, [r3, #0]
 8007292:	f04f 30ff 	mov.w	r0, #4294967295
 8007296:	4770      	bx	lr
 8007298:	700a      	strb	r2, [r1, #0]
 800729a:	2001      	movs	r0, #1
 800729c:	4770      	bx	lr
	...

080072a0 <fiprintf>:
 80072a0:	b40e      	push	{r1, r2, r3}
 80072a2:	b503      	push	{r0, r1, lr}
 80072a4:	4601      	mov	r1, r0
 80072a6:	ab03      	add	r3, sp, #12
 80072a8:	4805      	ldr	r0, [pc, #20]	@ (80072c0 <fiprintf+0x20>)
 80072aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80072ae:	6800      	ldr	r0, [r0, #0]
 80072b0:	9301      	str	r3, [sp, #4]
 80072b2:	f000 f83f 	bl	8007334 <_vfiprintf_r>
 80072b6:	b002      	add	sp, #8
 80072b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80072bc:	b003      	add	sp, #12
 80072be:	4770      	bx	lr
 80072c0:	20000018 	.word	0x20000018

080072c4 <abort>:
 80072c4:	b508      	push	{r3, lr}
 80072c6:	2006      	movs	r0, #6
 80072c8:	f000 fa08 	bl	80076dc <raise>
 80072cc:	2001      	movs	r0, #1
 80072ce:	f7fa fd58 	bl	8001d82 <_exit>

080072d2 <_malloc_usable_size_r>:
 80072d2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80072d6:	1f18      	subs	r0, r3, #4
 80072d8:	2b00      	cmp	r3, #0
 80072da:	bfbc      	itt	lt
 80072dc:	580b      	ldrlt	r3, [r1, r0]
 80072de:	18c0      	addlt	r0, r0, r3
 80072e0:	4770      	bx	lr

080072e2 <__sfputc_r>:
 80072e2:	6893      	ldr	r3, [r2, #8]
 80072e4:	3b01      	subs	r3, #1
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	b410      	push	{r4}
 80072ea:	6093      	str	r3, [r2, #8]
 80072ec:	da08      	bge.n	8007300 <__sfputc_r+0x1e>
 80072ee:	6994      	ldr	r4, [r2, #24]
 80072f0:	42a3      	cmp	r3, r4
 80072f2:	db01      	blt.n	80072f8 <__sfputc_r+0x16>
 80072f4:	290a      	cmp	r1, #10
 80072f6:	d103      	bne.n	8007300 <__sfputc_r+0x1e>
 80072f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80072fc:	f000 b932 	b.w	8007564 <__swbuf_r>
 8007300:	6813      	ldr	r3, [r2, #0]
 8007302:	1c58      	adds	r0, r3, #1
 8007304:	6010      	str	r0, [r2, #0]
 8007306:	7019      	strb	r1, [r3, #0]
 8007308:	4608      	mov	r0, r1
 800730a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800730e:	4770      	bx	lr

08007310 <__sfputs_r>:
 8007310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007312:	4606      	mov	r6, r0
 8007314:	460f      	mov	r7, r1
 8007316:	4614      	mov	r4, r2
 8007318:	18d5      	adds	r5, r2, r3
 800731a:	42ac      	cmp	r4, r5
 800731c:	d101      	bne.n	8007322 <__sfputs_r+0x12>
 800731e:	2000      	movs	r0, #0
 8007320:	e007      	b.n	8007332 <__sfputs_r+0x22>
 8007322:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007326:	463a      	mov	r2, r7
 8007328:	4630      	mov	r0, r6
 800732a:	f7ff ffda 	bl	80072e2 <__sfputc_r>
 800732e:	1c43      	adds	r3, r0, #1
 8007330:	d1f3      	bne.n	800731a <__sfputs_r+0xa>
 8007332:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007334 <_vfiprintf_r>:
 8007334:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007338:	460d      	mov	r5, r1
 800733a:	b09d      	sub	sp, #116	@ 0x74
 800733c:	4614      	mov	r4, r2
 800733e:	4698      	mov	r8, r3
 8007340:	4606      	mov	r6, r0
 8007342:	b118      	cbz	r0, 800734c <_vfiprintf_r+0x18>
 8007344:	6a03      	ldr	r3, [r0, #32]
 8007346:	b90b      	cbnz	r3, 800734c <_vfiprintf_r+0x18>
 8007348:	f7fd fc3e 	bl	8004bc8 <__sinit>
 800734c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800734e:	07d9      	lsls	r1, r3, #31
 8007350:	d405      	bmi.n	800735e <_vfiprintf_r+0x2a>
 8007352:	89ab      	ldrh	r3, [r5, #12]
 8007354:	059a      	lsls	r2, r3, #22
 8007356:	d402      	bmi.n	800735e <_vfiprintf_r+0x2a>
 8007358:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800735a:	f7fd fd92 	bl	8004e82 <__retarget_lock_acquire_recursive>
 800735e:	89ab      	ldrh	r3, [r5, #12]
 8007360:	071b      	lsls	r3, r3, #28
 8007362:	d501      	bpl.n	8007368 <_vfiprintf_r+0x34>
 8007364:	692b      	ldr	r3, [r5, #16]
 8007366:	b99b      	cbnz	r3, 8007390 <_vfiprintf_r+0x5c>
 8007368:	4629      	mov	r1, r5
 800736a:	4630      	mov	r0, r6
 800736c:	f000 f938 	bl	80075e0 <__swsetup_r>
 8007370:	b170      	cbz	r0, 8007390 <_vfiprintf_r+0x5c>
 8007372:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007374:	07dc      	lsls	r4, r3, #31
 8007376:	d504      	bpl.n	8007382 <_vfiprintf_r+0x4e>
 8007378:	f04f 30ff 	mov.w	r0, #4294967295
 800737c:	b01d      	add	sp, #116	@ 0x74
 800737e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007382:	89ab      	ldrh	r3, [r5, #12]
 8007384:	0598      	lsls	r0, r3, #22
 8007386:	d4f7      	bmi.n	8007378 <_vfiprintf_r+0x44>
 8007388:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800738a:	f7fd fd7b 	bl	8004e84 <__retarget_lock_release_recursive>
 800738e:	e7f3      	b.n	8007378 <_vfiprintf_r+0x44>
 8007390:	2300      	movs	r3, #0
 8007392:	9309      	str	r3, [sp, #36]	@ 0x24
 8007394:	2320      	movs	r3, #32
 8007396:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800739a:	f8cd 800c 	str.w	r8, [sp, #12]
 800739e:	2330      	movs	r3, #48	@ 0x30
 80073a0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007550 <_vfiprintf_r+0x21c>
 80073a4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80073a8:	f04f 0901 	mov.w	r9, #1
 80073ac:	4623      	mov	r3, r4
 80073ae:	469a      	mov	sl, r3
 80073b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073b4:	b10a      	cbz	r2, 80073ba <_vfiprintf_r+0x86>
 80073b6:	2a25      	cmp	r2, #37	@ 0x25
 80073b8:	d1f9      	bne.n	80073ae <_vfiprintf_r+0x7a>
 80073ba:	ebba 0b04 	subs.w	fp, sl, r4
 80073be:	d00b      	beq.n	80073d8 <_vfiprintf_r+0xa4>
 80073c0:	465b      	mov	r3, fp
 80073c2:	4622      	mov	r2, r4
 80073c4:	4629      	mov	r1, r5
 80073c6:	4630      	mov	r0, r6
 80073c8:	f7ff ffa2 	bl	8007310 <__sfputs_r>
 80073cc:	3001      	adds	r0, #1
 80073ce:	f000 80a7 	beq.w	8007520 <_vfiprintf_r+0x1ec>
 80073d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80073d4:	445a      	add	r2, fp
 80073d6:	9209      	str	r2, [sp, #36]	@ 0x24
 80073d8:	f89a 3000 	ldrb.w	r3, [sl]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	f000 809f 	beq.w	8007520 <_vfiprintf_r+0x1ec>
 80073e2:	2300      	movs	r3, #0
 80073e4:	f04f 32ff 	mov.w	r2, #4294967295
 80073e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80073ec:	f10a 0a01 	add.w	sl, sl, #1
 80073f0:	9304      	str	r3, [sp, #16]
 80073f2:	9307      	str	r3, [sp, #28]
 80073f4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80073f8:	931a      	str	r3, [sp, #104]	@ 0x68
 80073fa:	4654      	mov	r4, sl
 80073fc:	2205      	movs	r2, #5
 80073fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007402:	4853      	ldr	r0, [pc, #332]	@ (8007550 <_vfiprintf_r+0x21c>)
 8007404:	f7f8 ff14 	bl	8000230 <memchr>
 8007408:	9a04      	ldr	r2, [sp, #16]
 800740a:	b9d8      	cbnz	r0, 8007444 <_vfiprintf_r+0x110>
 800740c:	06d1      	lsls	r1, r2, #27
 800740e:	bf44      	itt	mi
 8007410:	2320      	movmi	r3, #32
 8007412:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007416:	0713      	lsls	r3, r2, #28
 8007418:	bf44      	itt	mi
 800741a:	232b      	movmi	r3, #43	@ 0x2b
 800741c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007420:	f89a 3000 	ldrb.w	r3, [sl]
 8007424:	2b2a      	cmp	r3, #42	@ 0x2a
 8007426:	d015      	beq.n	8007454 <_vfiprintf_r+0x120>
 8007428:	9a07      	ldr	r2, [sp, #28]
 800742a:	4654      	mov	r4, sl
 800742c:	2000      	movs	r0, #0
 800742e:	f04f 0c0a 	mov.w	ip, #10
 8007432:	4621      	mov	r1, r4
 8007434:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007438:	3b30      	subs	r3, #48	@ 0x30
 800743a:	2b09      	cmp	r3, #9
 800743c:	d94b      	bls.n	80074d6 <_vfiprintf_r+0x1a2>
 800743e:	b1b0      	cbz	r0, 800746e <_vfiprintf_r+0x13a>
 8007440:	9207      	str	r2, [sp, #28]
 8007442:	e014      	b.n	800746e <_vfiprintf_r+0x13a>
 8007444:	eba0 0308 	sub.w	r3, r0, r8
 8007448:	fa09 f303 	lsl.w	r3, r9, r3
 800744c:	4313      	orrs	r3, r2
 800744e:	9304      	str	r3, [sp, #16]
 8007450:	46a2      	mov	sl, r4
 8007452:	e7d2      	b.n	80073fa <_vfiprintf_r+0xc6>
 8007454:	9b03      	ldr	r3, [sp, #12]
 8007456:	1d19      	adds	r1, r3, #4
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	9103      	str	r1, [sp, #12]
 800745c:	2b00      	cmp	r3, #0
 800745e:	bfbb      	ittet	lt
 8007460:	425b      	neglt	r3, r3
 8007462:	f042 0202 	orrlt.w	r2, r2, #2
 8007466:	9307      	strge	r3, [sp, #28]
 8007468:	9307      	strlt	r3, [sp, #28]
 800746a:	bfb8      	it	lt
 800746c:	9204      	strlt	r2, [sp, #16]
 800746e:	7823      	ldrb	r3, [r4, #0]
 8007470:	2b2e      	cmp	r3, #46	@ 0x2e
 8007472:	d10a      	bne.n	800748a <_vfiprintf_r+0x156>
 8007474:	7863      	ldrb	r3, [r4, #1]
 8007476:	2b2a      	cmp	r3, #42	@ 0x2a
 8007478:	d132      	bne.n	80074e0 <_vfiprintf_r+0x1ac>
 800747a:	9b03      	ldr	r3, [sp, #12]
 800747c:	1d1a      	adds	r2, r3, #4
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	9203      	str	r2, [sp, #12]
 8007482:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007486:	3402      	adds	r4, #2
 8007488:	9305      	str	r3, [sp, #20]
 800748a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007560 <_vfiprintf_r+0x22c>
 800748e:	7821      	ldrb	r1, [r4, #0]
 8007490:	2203      	movs	r2, #3
 8007492:	4650      	mov	r0, sl
 8007494:	f7f8 fecc 	bl	8000230 <memchr>
 8007498:	b138      	cbz	r0, 80074aa <_vfiprintf_r+0x176>
 800749a:	9b04      	ldr	r3, [sp, #16]
 800749c:	eba0 000a 	sub.w	r0, r0, sl
 80074a0:	2240      	movs	r2, #64	@ 0x40
 80074a2:	4082      	lsls	r2, r0
 80074a4:	4313      	orrs	r3, r2
 80074a6:	3401      	adds	r4, #1
 80074a8:	9304      	str	r3, [sp, #16]
 80074aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074ae:	4829      	ldr	r0, [pc, #164]	@ (8007554 <_vfiprintf_r+0x220>)
 80074b0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80074b4:	2206      	movs	r2, #6
 80074b6:	f7f8 febb 	bl	8000230 <memchr>
 80074ba:	2800      	cmp	r0, #0
 80074bc:	d03f      	beq.n	800753e <_vfiprintf_r+0x20a>
 80074be:	4b26      	ldr	r3, [pc, #152]	@ (8007558 <_vfiprintf_r+0x224>)
 80074c0:	bb1b      	cbnz	r3, 800750a <_vfiprintf_r+0x1d6>
 80074c2:	9b03      	ldr	r3, [sp, #12]
 80074c4:	3307      	adds	r3, #7
 80074c6:	f023 0307 	bic.w	r3, r3, #7
 80074ca:	3308      	adds	r3, #8
 80074cc:	9303      	str	r3, [sp, #12]
 80074ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074d0:	443b      	add	r3, r7
 80074d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80074d4:	e76a      	b.n	80073ac <_vfiprintf_r+0x78>
 80074d6:	fb0c 3202 	mla	r2, ip, r2, r3
 80074da:	460c      	mov	r4, r1
 80074dc:	2001      	movs	r0, #1
 80074de:	e7a8      	b.n	8007432 <_vfiprintf_r+0xfe>
 80074e0:	2300      	movs	r3, #0
 80074e2:	3401      	adds	r4, #1
 80074e4:	9305      	str	r3, [sp, #20]
 80074e6:	4619      	mov	r1, r3
 80074e8:	f04f 0c0a 	mov.w	ip, #10
 80074ec:	4620      	mov	r0, r4
 80074ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 80074f2:	3a30      	subs	r2, #48	@ 0x30
 80074f4:	2a09      	cmp	r2, #9
 80074f6:	d903      	bls.n	8007500 <_vfiprintf_r+0x1cc>
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d0c6      	beq.n	800748a <_vfiprintf_r+0x156>
 80074fc:	9105      	str	r1, [sp, #20]
 80074fe:	e7c4      	b.n	800748a <_vfiprintf_r+0x156>
 8007500:	fb0c 2101 	mla	r1, ip, r1, r2
 8007504:	4604      	mov	r4, r0
 8007506:	2301      	movs	r3, #1
 8007508:	e7f0      	b.n	80074ec <_vfiprintf_r+0x1b8>
 800750a:	ab03      	add	r3, sp, #12
 800750c:	9300      	str	r3, [sp, #0]
 800750e:	462a      	mov	r2, r5
 8007510:	4b12      	ldr	r3, [pc, #72]	@ (800755c <_vfiprintf_r+0x228>)
 8007512:	a904      	add	r1, sp, #16
 8007514:	4630      	mov	r0, r6
 8007516:	f7fc ff15 	bl	8004344 <_printf_float>
 800751a:	4607      	mov	r7, r0
 800751c:	1c78      	adds	r0, r7, #1
 800751e:	d1d6      	bne.n	80074ce <_vfiprintf_r+0x19a>
 8007520:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007522:	07d9      	lsls	r1, r3, #31
 8007524:	d405      	bmi.n	8007532 <_vfiprintf_r+0x1fe>
 8007526:	89ab      	ldrh	r3, [r5, #12]
 8007528:	059a      	lsls	r2, r3, #22
 800752a:	d402      	bmi.n	8007532 <_vfiprintf_r+0x1fe>
 800752c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800752e:	f7fd fca9 	bl	8004e84 <__retarget_lock_release_recursive>
 8007532:	89ab      	ldrh	r3, [r5, #12]
 8007534:	065b      	lsls	r3, r3, #25
 8007536:	f53f af1f 	bmi.w	8007378 <_vfiprintf_r+0x44>
 800753a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800753c:	e71e      	b.n	800737c <_vfiprintf_r+0x48>
 800753e:	ab03      	add	r3, sp, #12
 8007540:	9300      	str	r3, [sp, #0]
 8007542:	462a      	mov	r2, r5
 8007544:	4b05      	ldr	r3, [pc, #20]	@ (800755c <_vfiprintf_r+0x228>)
 8007546:	a904      	add	r1, sp, #16
 8007548:	4630      	mov	r0, r6
 800754a:	f7fd f993 	bl	8004874 <_printf_i>
 800754e:	e7e4      	b.n	800751a <_vfiprintf_r+0x1e6>
 8007550:	08007ae4 	.word	0x08007ae4
 8007554:	08007aee 	.word	0x08007aee
 8007558:	08004345 	.word	0x08004345
 800755c:	08007311 	.word	0x08007311
 8007560:	08007aea 	.word	0x08007aea

08007564 <__swbuf_r>:
 8007564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007566:	460e      	mov	r6, r1
 8007568:	4614      	mov	r4, r2
 800756a:	4605      	mov	r5, r0
 800756c:	b118      	cbz	r0, 8007576 <__swbuf_r+0x12>
 800756e:	6a03      	ldr	r3, [r0, #32]
 8007570:	b90b      	cbnz	r3, 8007576 <__swbuf_r+0x12>
 8007572:	f7fd fb29 	bl	8004bc8 <__sinit>
 8007576:	69a3      	ldr	r3, [r4, #24]
 8007578:	60a3      	str	r3, [r4, #8]
 800757a:	89a3      	ldrh	r3, [r4, #12]
 800757c:	071a      	lsls	r2, r3, #28
 800757e:	d501      	bpl.n	8007584 <__swbuf_r+0x20>
 8007580:	6923      	ldr	r3, [r4, #16]
 8007582:	b943      	cbnz	r3, 8007596 <__swbuf_r+0x32>
 8007584:	4621      	mov	r1, r4
 8007586:	4628      	mov	r0, r5
 8007588:	f000 f82a 	bl	80075e0 <__swsetup_r>
 800758c:	b118      	cbz	r0, 8007596 <__swbuf_r+0x32>
 800758e:	f04f 37ff 	mov.w	r7, #4294967295
 8007592:	4638      	mov	r0, r7
 8007594:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007596:	6823      	ldr	r3, [r4, #0]
 8007598:	6922      	ldr	r2, [r4, #16]
 800759a:	1a98      	subs	r0, r3, r2
 800759c:	6963      	ldr	r3, [r4, #20]
 800759e:	b2f6      	uxtb	r6, r6
 80075a0:	4283      	cmp	r3, r0
 80075a2:	4637      	mov	r7, r6
 80075a4:	dc05      	bgt.n	80075b2 <__swbuf_r+0x4e>
 80075a6:	4621      	mov	r1, r4
 80075a8:	4628      	mov	r0, r5
 80075aa:	f7ff fc39 	bl	8006e20 <_fflush_r>
 80075ae:	2800      	cmp	r0, #0
 80075b0:	d1ed      	bne.n	800758e <__swbuf_r+0x2a>
 80075b2:	68a3      	ldr	r3, [r4, #8]
 80075b4:	3b01      	subs	r3, #1
 80075b6:	60a3      	str	r3, [r4, #8]
 80075b8:	6823      	ldr	r3, [r4, #0]
 80075ba:	1c5a      	adds	r2, r3, #1
 80075bc:	6022      	str	r2, [r4, #0]
 80075be:	701e      	strb	r6, [r3, #0]
 80075c0:	6962      	ldr	r2, [r4, #20]
 80075c2:	1c43      	adds	r3, r0, #1
 80075c4:	429a      	cmp	r2, r3
 80075c6:	d004      	beq.n	80075d2 <__swbuf_r+0x6e>
 80075c8:	89a3      	ldrh	r3, [r4, #12]
 80075ca:	07db      	lsls	r3, r3, #31
 80075cc:	d5e1      	bpl.n	8007592 <__swbuf_r+0x2e>
 80075ce:	2e0a      	cmp	r6, #10
 80075d0:	d1df      	bne.n	8007592 <__swbuf_r+0x2e>
 80075d2:	4621      	mov	r1, r4
 80075d4:	4628      	mov	r0, r5
 80075d6:	f7ff fc23 	bl	8006e20 <_fflush_r>
 80075da:	2800      	cmp	r0, #0
 80075dc:	d0d9      	beq.n	8007592 <__swbuf_r+0x2e>
 80075de:	e7d6      	b.n	800758e <__swbuf_r+0x2a>

080075e0 <__swsetup_r>:
 80075e0:	b538      	push	{r3, r4, r5, lr}
 80075e2:	4b29      	ldr	r3, [pc, #164]	@ (8007688 <__swsetup_r+0xa8>)
 80075e4:	4605      	mov	r5, r0
 80075e6:	6818      	ldr	r0, [r3, #0]
 80075e8:	460c      	mov	r4, r1
 80075ea:	b118      	cbz	r0, 80075f4 <__swsetup_r+0x14>
 80075ec:	6a03      	ldr	r3, [r0, #32]
 80075ee:	b90b      	cbnz	r3, 80075f4 <__swsetup_r+0x14>
 80075f0:	f7fd faea 	bl	8004bc8 <__sinit>
 80075f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075f8:	0719      	lsls	r1, r3, #28
 80075fa:	d422      	bmi.n	8007642 <__swsetup_r+0x62>
 80075fc:	06da      	lsls	r2, r3, #27
 80075fe:	d407      	bmi.n	8007610 <__swsetup_r+0x30>
 8007600:	2209      	movs	r2, #9
 8007602:	602a      	str	r2, [r5, #0]
 8007604:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007608:	81a3      	strh	r3, [r4, #12]
 800760a:	f04f 30ff 	mov.w	r0, #4294967295
 800760e:	e033      	b.n	8007678 <__swsetup_r+0x98>
 8007610:	0758      	lsls	r0, r3, #29
 8007612:	d512      	bpl.n	800763a <__swsetup_r+0x5a>
 8007614:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007616:	b141      	cbz	r1, 800762a <__swsetup_r+0x4a>
 8007618:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800761c:	4299      	cmp	r1, r3
 800761e:	d002      	beq.n	8007626 <__swsetup_r+0x46>
 8007620:	4628      	mov	r0, r5
 8007622:	f7fe fa89 	bl	8005b38 <_free_r>
 8007626:	2300      	movs	r3, #0
 8007628:	6363      	str	r3, [r4, #52]	@ 0x34
 800762a:	89a3      	ldrh	r3, [r4, #12]
 800762c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007630:	81a3      	strh	r3, [r4, #12]
 8007632:	2300      	movs	r3, #0
 8007634:	6063      	str	r3, [r4, #4]
 8007636:	6923      	ldr	r3, [r4, #16]
 8007638:	6023      	str	r3, [r4, #0]
 800763a:	89a3      	ldrh	r3, [r4, #12]
 800763c:	f043 0308 	orr.w	r3, r3, #8
 8007640:	81a3      	strh	r3, [r4, #12]
 8007642:	6923      	ldr	r3, [r4, #16]
 8007644:	b94b      	cbnz	r3, 800765a <__swsetup_r+0x7a>
 8007646:	89a3      	ldrh	r3, [r4, #12]
 8007648:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800764c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007650:	d003      	beq.n	800765a <__swsetup_r+0x7a>
 8007652:	4621      	mov	r1, r4
 8007654:	4628      	mov	r0, r5
 8007656:	f000 f883 	bl	8007760 <__smakebuf_r>
 800765a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800765e:	f013 0201 	ands.w	r2, r3, #1
 8007662:	d00a      	beq.n	800767a <__swsetup_r+0x9a>
 8007664:	2200      	movs	r2, #0
 8007666:	60a2      	str	r2, [r4, #8]
 8007668:	6962      	ldr	r2, [r4, #20]
 800766a:	4252      	negs	r2, r2
 800766c:	61a2      	str	r2, [r4, #24]
 800766e:	6922      	ldr	r2, [r4, #16]
 8007670:	b942      	cbnz	r2, 8007684 <__swsetup_r+0xa4>
 8007672:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007676:	d1c5      	bne.n	8007604 <__swsetup_r+0x24>
 8007678:	bd38      	pop	{r3, r4, r5, pc}
 800767a:	0799      	lsls	r1, r3, #30
 800767c:	bf58      	it	pl
 800767e:	6962      	ldrpl	r2, [r4, #20]
 8007680:	60a2      	str	r2, [r4, #8]
 8007682:	e7f4      	b.n	800766e <__swsetup_r+0x8e>
 8007684:	2000      	movs	r0, #0
 8007686:	e7f7      	b.n	8007678 <__swsetup_r+0x98>
 8007688:	20000018 	.word	0x20000018

0800768c <_raise_r>:
 800768c:	291f      	cmp	r1, #31
 800768e:	b538      	push	{r3, r4, r5, lr}
 8007690:	4605      	mov	r5, r0
 8007692:	460c      	mov	r4, r1
 8007694:	d904      	bls.n	80076a0 <_raise_r+0x14>
 8007696:	2316      	movs	r3, #22
 8007698:	6003      	str	r3, [r0, #0]
 800769a:	f04f 30ff 	mov.w	r0, #4294967295
 800769e:	bd38      	pop	{r3, r4, r5, pc}
 80076a0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80076a2:	b112      	cbz	r2, 80076aa <_raise_r+0x1e>
 80076a4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80076a8:	b94b      	cbnz	r3, 80076be <_raise_r+0x32>
 80076aa:	4628      	mov	r0, r5
 80076ac:	f000 f830 	bl	8007710 <_getpid_r>
 80076b0:	4622      	mov	r2, r4
 80076b2:	4601      	mov	r1, r0
 80076b4:	4628      	mov	r0, r5
 80076b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80076ba:	f000 b817 	b.w	80076ec <_kill_r>
 80076be:	2b01      	cmp	r3, #1
 80076c0:	d00a      	beq.n	80076d8 <_raise_r+0x4c>
 80076c2:	1c59      	adds	r1, r3, #1
 80076c4:	d103      	bne.n	80076ce <_raise_r+0x42>
 80076c6:	2316      	movs	r3, #22
 80076c8:	6003      	str	r3, [r0, #0]
 80076ca:	2001      	movs	r0, #1
 80076cc:	e7e7      	b.n	800769e <_raise_r+0x12>
 80076ce:	2100      	movs	r1, #0
 80076d0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80076d4:	4620      	mov	r0, r4
 80076d6:	4798      	blx	r3
 80076d8:	2000      	movs	r0, #0
 80076da:	e7e0      	b.n	800769e <_raise_r+0x12>

080076dc <raise>:
 80076dc:	4b02      	ldr	r3, [pc, #8]	@ (80076e8 <raise+0xc>)
 80076de:	4601      	mov	r1, r0
 80076e0:	6818      	ldr	r0, [r3, #0]
 80076e2:	f7ff bfd3 	b.w	800768c <_raise_r>
 80076e6:	bf00      	nop
 80076e8:	20000018 	.word	0x20000018

080076ec <_kill_r>:
 80076ec:	b538      	push	{r3, r4, r5, lr}
 80076ee:	4d07      	ldr	r5, [pc, #28]	@ (800770c <_kill_r+0x20>)
 80076f0:	2300      	movs	r3, #0
 80076f2:	4604      	mov	r4, r0
 80076f4:	4608      	mov	r0, r1
 80076f6:	4611      	mov	r1, r2
 80076f8:	602b      	str	r3, [r5, #0]
 80076fa:	f7fa fb32 	bl	8001d62 <_kill>
 80076fe:	1c43      	adds	r3, r0, #1
 8007700:	d102      	bne.n	8007708 <_kill_r+0x1c>
 8007702:	682b      	ldr	r3, [r5, #0]
 8007704:	b103      	cbz	r3, 8007708 <_kill_r+0x1c>
 8007706:	6023      	str	r3, [r4, #0]
 8007708:	bd38      	pop	{r3, r4, r5, pc}
 800770a:	bf00      	nop
 800770c:	200007fc 	.word	0x200007fc

08007710 <_getpid_r>:
 8007710:	f7fa bb1f 	b.w	8001d52 <_getpid>

08007714 <__swhatbuf_r>:
 8007714:	b570      	push	{r4, r5, r6, lr}
 8007716:	460c      	mov	r4, r1
 8007718:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800771c:	2900      	cmp	r1, #0
 800771e:	b096      	sub	sp, #88	@ 0x58
 8007720:	4615      	mov	r5, r2
 8007722:	461e      	mov	r6, r3
 8007724:	da0d      	bge.n	8007742 <__swhatbuf_r+0x2e>
 8007726:	89a3      	ldrh	r3, [r4, #12]
 8007728:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800772c:	f04f 0100 	mov.w	r1, #0
 8007730:	bf14      	ite	ne
 8007732:	2340      	movne	r3, #64	@ 0x40
 8007734:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007738:	2000      	movs	r0, #0
 800773a:	6031      	str	r1, [r6, #0]
 800773c:	602b      	str	r3, [r5, #0]
 800773e:	b016      	add	sp, #88	@ 0x58
 8007740:	bd70      	pop	{r4, r5, r6, pc}
 8007742:	466a      	mov	r2, sp
 8007744:	f000 f848 	bl	80077d8 <_fstat_r>
 8007748:	2800      	cmp	r0, #0
 800774a:	dbec      	blt.n	8007726 <__swhatbuf_r+0x12>
 800774c:	9901      	ldr	r1, [sp, #4]
 800774e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007752:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007756:	4259      	negs	r1, r3
 8007758:	4159      	adcs	r1, r3
 800775a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800775e:	e7eb      	b.n	8007738 <__swhatbuf_r+0x24>

08007760 <__smakebuf_r>:
 8007760:	898b      	ldrh	r3, [r1, #12]
 8007762:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007764:	079d      	lsls	r5, r3, #30
 8007766:	4606      	mov	r6, r0
 8007768:	460c      	mov	r4, r1
 800776a:	d507      	bpl.n	800777c <__smakebuf_r+0x1c>
 800776c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007770:	6023      	str	r3, [r4, #0]
 8007772:	6123      	str	r3, [r4, #16]
 8007774:	2301      	movs	r3, #1
 8007776:	6163      	str	r3, [r4, #20]
 8007778:	b003      	add	sp, #12
 800777a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800777c:	ab01      	add	r3, sp, #4
 800777e:	466a      	mov	r2, sp
 8007780:	f7ff ffc8 	bl	8007714 <__swhatbuf_r>
 8007784:	9f00      	ldr	r7, [sp, #0]
 8007786:	4605      	mov	r5, r0
 8007788:	4639      	mov	r1, r7
 800778a:	4630      	mov	r0, r6
 800778c:	f7fe fa48 	bl	8005c20 <_malloc_r>
 8007790:	b948      	cbnz	r0, 80077a6 <__smakebuf_r+0x46>
 8007792:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007796:	059a      	lsls	r2, r3, #22
 8007798:	d4ee      	bmi.n	8007778 <__smakebuf_r+0x18>
 800779a:	f023 0303 	bic.w	r3, r3, #3
 800779e:	f043 0302 	orr.w	r3, r3, #2
 80077a2:	81a3      	strh	r3, [r4, #12]
 80077a4:	e7e2      	b.n	800776c <__smakebuf_r+0xc>
 80077a6:	89a3      	ldrh	r3, [r4, #12]
 80077a8:	6020      	str	r0, [r4, #0]
 80077aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80077ae:	81a3      	strh	r3, [r4, #12]
 80077b0:	9b01      	ldr	r3, [sp, #4]
 80077b2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80077b6:	b15b      	cbz	r3, 80077d0 <__smakebuf_r+0x70>
 80077b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80077bc:	4630      	mov	r0, r6
 80077be:	f000 f81d 	bl	80077fc <_isatty_r>
 80077c2:	b128      	cbz	r0, 80077d0 <__smakebuf_r+0x70>
 80077c4:	89a3      	ldrh	r3, [r4, #12]
 80077c6:	f023 0303 	bic.w	r3, r3, #3
 80077ca:	f043 0301 	orr.w	r3, r3, #1
 80077ce:	81a3      	strh	r3, [r4, #12]
 80077d0:	89a3      	ldrh	r3, [r4, #12]
 80077d2:	431d      	orrs	r5, r3
 80077d4:	81a5      	strh	r5, [r4, #12]
 80077d6:	e7cf      	b.n	8007778 <__smakebuf_r+0x18>

080077d8 <_fstat_r>:
 80077d8:	b538      	push	{r3, r4, r5, lr}
 80077da:	4d07      	ldr	r5, [pc, #28]	@ (80077f8 <_fstat_r+0x20>)
 80077dc:	2300      	movs	r3, #0
 80077de:	4604      	mov	r4, r0
 80077e0:	4608      	mov	r0, r1
 80077e2:	4611      	mov	r1, r2
 80077e4:	602b      	str	r3, [r5, #0]
 80077e6:	f7fa fb1c 	bl	8001e22 <_fstat>
 80077ea:	1c43      	adds	r3, r0, #1
 80077ec:	d102      	bne.n	80077f4 <_fstat_r+0x1c>
 80077ee:	682b      	ldr	r3, [r5, #0]
 80077f0:	b103      	cbz	r3, 80077f4 <_fstat_r+0x1c>
 80077f2:	6023      	str	r3, [r4, #0]
 80077f4:	bd38      	pop	{r3, r4, r5, pc}
 80077f6:	bf00      	nop
 80077f8:	200007fc 	.word	0x200007fc

080077fc <_isatty_r>:
 80077fc:	b538      	push	{r3, r4, r5, lr}
 80077fe:	4d06      	ldr	r5, [pc, #24]	@ (8007818 <_isatty_r+0x1c>)
 8007800:	2300      	movs	r3, #0
 8007802:	4604      	mov	r4, r0
 8007804:	4608      	mov	r0, r1
 8007806:	602b      	str	r3, [r5, #0]
 8007808:	f7fa fb1b 	bl	8001e42 <_isatty>
 800780c:	1c43      	adds	r3, r0, #1
 800780e:	d102      	bne.n	8007816 <_isatty_r+0x1a>
 8007810:	682b      	ldr	r3, [r5, #0]
 8007812:	b103      	cbz	r3, 8007816 <_isatty_r+0x1a>
 8007814:	6023      	str	r3, [r4, #0]
 8007816:	bd38      	pop	{r3, r4, r5, pc}
 8007818:	200007fc 	.word	0x200007fc

0800781c <_init>:
 800781c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800781e:	bf00      	nop
 8007820:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007822:	bc08      	pop	{r3}
 8007824:	469e      	mov	lr, r3
 8007826:	4770      	bx	lr

08007828 <_fini>:
 8007828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800782a:	bf00      	nop
 800782c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800782e:	bc08      	pop	{r3}
 8007830:	469e      	mov	lr, r3
 8007832:	4770      	bx	lr
