// Seed: 2469389524
module module_0 ();
  wire  id_1;
  wire  id_2 = -1;
  logic id_3;
  assign id_2 = -1;
  assign id_2 = id_3;
  parameter id_4 = -1;
  assign id_1 = id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd72,
    parameter id_3 = 32'd41,
    parameter id_4 = 32'd16
) (
    input wor id_0,
    output logic id_1,
    input wor _id_2,
    input tri0 _id_3,
    input supply1 _id_4
);
  assign {id_3} = 1;
  always id_1 = 1;
  wire [1 'h0 : -1  ?  id_3  ||  id_2 : id_4] id_6 = id_6;
  assign id_1 = (id_4);
  module_0 modCall_1 ();
  generate
    tri id_7 = 1;
  endgenerate
  wor id_8 = -1;
  uwire [1] id_9 = 1'h0, id_10 = id_8, id_11 = id_9;
endmodule
