
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Parsing `/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/In.sv' using frontend `verilog -sv' --

1. Executing Verilog-2005 frontend: /home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/In.sv
Parsing SystemVerilog input from `/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/In.sv' to AST representation.
Generating RTLIL representation for module `\In'.
Successfully finished Verilog frontend.

-- Parsing `/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/InOut.sv' using frontend `verilog -sv' --

2. Executing Verilog-2005 frontend: /home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/InOut.sv
Parsing SystemVerilog input from `/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/InOut.sv' to AST representation.
Generating RTLIL representation for module `\InOut'.
Successfully finished Verilog frontend.

-- Parsing `/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/Out.sv' using frontend `verilog -sv' --

3. Executing Verilog-2005 frontend: /home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/Out.sv
Parsing SystemVerilog input from `/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/Out.sv' to AST representation.
Generating RTLIL representation for module `\Out'.
Successfully finished Verilog frontend.

-- Parsing `/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/POR.sv' using frontend `verilog -sv' --

4. Executing Verilog-2005 frontend: /home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/POR.sv
Parsing SystemVerilog input from `/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/POR.sv' to AST representation.
Generating RTLIL representation for module `\por'.
Successfully finished Verilog frontend.

-- Parsing `/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv' using frontend `verilog -sv' --

5. Executing Verilog-2005 frontend: /home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv
Parsing SystemVerilog input from `/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv' to AST representation.
Generating RTLIL representation for module `\picorv32'.
Generating RTLIL representation for module `\picorv32_regs'.
Generating RTLIL representation for module `\picorv32_pcpi_mul'.
Generating RTLIL representation for module `\picorv32_pcpi_fast_mul'.
Generating RTLIL representation for module `\picorv32_pcpi_div'.
Generating RTLIL representation for module `\picorv32_axi'.
Generating RTLIL representation for module `\picorv32_axi_adapter'.
Generating RTLIL representation for module `\picorv32_wb'.
Successfully finished Verilog frontend.

-- Parsing `/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv' using frontend `verilog -sv' --

6. Executing Verilog-2005 frontend: /home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv
Parsing SystemVerilog input from `/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv' to AST representation.
Generating RTLIL representation for module `\ram'.
Successfully finished Verilog frontend.

-- Parsing `/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv' using frontend `verilog -sv' --

7. Executing Verilog-2005 frontend: /home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv
Parsing SystemVerilog input from `/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv' to AST representation.
Generating RTLIL representation for module `\spirom'.
Generating RTLIL representation for module `\spimemio'.
Generating RTLIL representation for module `\spimemio_xfer'.
Successfully finished Verilog frontend.

-- Parsing `/home/ohta/NextMiconIDE/Package/NextMicon/Analog/0.0.0/Analog.sv' using frontend `verilog -sv' --

8. Executing Verilog-2005 frontend: /home/ohta/NextMiconIDE/Package/NextMicon/Analog/0.0.0/Analog.sv
Parsing SystemVerilog input from `/home/ohta/NextMiconIDE/Package/NextMicon/Analog/0.0.0/Analog.sv' to AST representation.
Generating RTLIL representation for module `\Analog'.
Successfully finished Verilog frontend.

-- Parsing `/home/ohta/NextMiconIDE/Package/NextMicon/Counter/0.0.0/Counter.sv' using frontend `verilog -sv' --

9. Executing Verilog-2005 frontend: /home/ohta/NextMiconIDE/Package/NextMicon/Counter/0.0.0/Counter.sv
Parsing SystemVerilog input from `/home/ohta/NextMiconIDE/Package/NextMicon/Counter/0.0.0/Counter.sv' to AST representation.
Generating RTLIL representation for module `\Counter'.
Successfully finished Verilog frontend.

-- Parsing `/home/ohta/NextMiconIDE/Package/NextMicon/Digital/0.0.0/Digital.sv' using frontend `verilog -sv' --

10. Executing Verilog-2005 frontend: /home/ohta/NextMiconIDE/Package/NextMicon/Digital/0.0.0/Digital.sv
Parsing SystemVerilog input from `/home/ohta/NextMiconIDE/Package/NextMicon/Digital/0.0.0/Digital.sv' to AST representation.
Generating RTLIL representation for module `\Digital'.
Successfully finished Verilog frontend.

-- Parsing `/home/ohta/NextMiconIDE/Package/NextMicon/I2C_Master/0.0.0/I2C_Master.sv' using frontend `verilog -sv' --

11. Executing Verilog-2005 frontend: /home/ohta/NextMiconIDE/Package/NextMicon/I2C_Master/0.0.0/I2C_Master.sv
Parsing SystemVerilog input from `/home/ohta/NextMiconIDE/Package/NextMicon/I2C_Master/0.0.0/I2C_Master.sv' to AST representation.
Generating RTLIL representation for module `\I2C'.
Generating RTLIL representation for module `\I2C_master'.
Successfully finished Verilog frontend.

-- Parsing `/home/ohta/NextMiconIDE/Package/NextMicon/SPI_Master/0.0.0/SPI_Master.sv' using frontend `verilog -sv' --

12. Executing Verilog-2005 frontend: /home/ohta/NextMiconIDE/Package/NextMicon/SPI_Master/0.0.0/SPI_Master.sv
Parsing SystemVerilog input from `/home/ohta/NextMiconIDE/Package/NextMicon/SPI_Master/0.0.0/SPI_Master.sv' to AST representation.
Generating RTLIL representation for module `\SPI_Master'.
Warning: wire '\cs' is assigned in a block at /home/ohta/NextMiconIDE/Package/NextMicon/SPI_Master/0.0.0/SPI_Master.sv:91.
Warning: wire '\sdi' is assigned in a block at /home/ohta/NextMiconIDE/Package/NextMicon/SPI_Master/0.0.0/SPI_Master.sv:96.
Warning: wire '\ldac' is assigned in a block at /home/ohta/NextMiconIDE/Package/NextMicon/SPI_Master/0.0.0/SPI_Master.sv:105.
Warning: wire '\ldac' is assigned in a block at /home/ohta/NextMiconIDE/Package/NextMicon/SPI_Master/0.0.0/SPI_Master.sv:112.
/home/ohta/NextMiconIDE/Package/NextMicon/SPI_Master/0.0.0/SPI_Master.sv:91: Warning: Identifier `\cs' is implicitly declared.
/home/ohta/NextMiconIDE/Package/NextMicon/SPI_Master/0.0.0/SPI_Master.sv:96: Warning: Identifier `\sdi' is implicitly declared.
/home/ohta/NextMiconIDE/Package/NextMicon/SPI_Master/0.0.0/SPI_Master.sv:105: Warning: Identifier `\ldac' is implicitly declared.
/home/ohta/NextMiconIDE/Package/NextMicon/SPI_Master/0.0.0/SPI_Master.sv:70: Warning: Identifier `\dsend' is implicitly declared.
Successfully finished Verilog frontend.

-- Parsing `/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv' using frontend `verilog -sv' --

13. Executing Verilog-2005 frontend: /home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv
Parsing SystemVerilog input from `/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv' to AST representation.
Generating RTLIL representation for module `\simpleuart'.
Generating RTLIL representation for module `\Serial'.
Successfully finished Verilog frontend.

-- Parsing `/home/ohta/NextMiconIDE/Package/kanade-k-1228/Mixier/0.0.0/Mixier.sv' using frontend `verilog -sv' --

14. Executing Verilog-2005 frontend: /home/ohta/NextMiconIDE/Package/kanade-k-1228/Mixier/0.0.0/Mixier.sv
Parsing SystemVerilog input from `/home/ohta/NextMiconIDE/Package/kanade-k-1228/Mixier/0.0.0/Mixier.sv' to AST representation.
Generating RTLIL representation for module `\Mixier'.
Generating RTLIL representation for module `\MixierPararell'.
Successfully finished Verilog frontend.

-- Parsing `/home/ohta/NextMiconIDE/Package/kanade-k-1228/SPIDAC/0.0.0/SPIDAC.sv' using frontend `verilog -sv' --

15. Executing Verilog-2005 frontend: /home/ohta/NextMiconIDE/Package/kanade-k-1228/SPIDAC/0.0.0/SPIDAC.sv
Parsing SystemVerilog input from `/home/ohta/NextMiconIDE/Package/kanade-k-1228/SPIDAC/0.0.0/SPIDAC.sv' to AST representation.
Generating RTLIL representation for module `\SPIDAC'.
Successfully finished Verilog frontend.

-- Parsing `/home/ohta/NextMiconIDE/Package/kanade-k-1228/Sawtooth/0.0.0/Sawtooth.sv' using frontend `verilog -sv' --

16. Executing Verilog-2005 frontend: /home/ohta/NextMiconIDE/Package/kanade-k-1228/Sawtooth/0.0.0/Sawtooth.sv
Parsing SystemVerilog input from `/home/ohta/NextMiconIDE/Package/kanade-k-1228/Sawtooth/0.0.0/Sawtooth.sv' to AST representation.
Generating RTLIL representation for module `\Sawtooth'.
Successfully finished Verilog frontend.

-- Parsing `/home/ohta/NextMiconIDE/Package/kanade-k-1228/Spectro/0.0.0/Spectro.sv' using frontend `verilog -sv' --

17. Executing Verilog-2005 frontend: /home/ohta/NextMiconIDE/Package/kanade-k-1228/Spectro/0.0.0/Spectro.sv
Parsing SystemVerilog input from `/home/ohta/NextMiconIDE/Package/kanade-k-1228/Spectro/0.0.0/Spectro.sv' to AST representation.
Generating RTLIL representation for module `\Spectro'.
Successfully finished Verilog frontend.

-- Parsing `/home/ohta/NextMiconIDE/Package/kanade-k-1228/Square/0.0.0/Square.sv' using frontend `verilog -sv' --

18. Executing Verilog-2005 frontend: /home/ohta/NextMiconIDE/Package/kanade-k-1228/Square/0.0.0/Square.sv
Parsing SystemVerilog input from `/home/ohta/NextMiconIDE/Package/kanade-k-1228/Square/0.0.0/Square.sv' to AST representation.
Generating RTLIL representation for module `\Square'.
Successfully finished Verilog frontend.

-- Parsing `/home/ohta/NextMiconIDE/Package/kanade-k-1228/Triangle/0.0.0/Triangle.sv' using frontend `verilog -sv' --

19. Executing Verilog-2005 frontend: /home/ohta/NextMiconIDE/Package/kanade-k-1228/Triangle/0.0.0/Triangle.sv
Parsing SystemVerilog input from `/home/ohta/NextMiconIDE/Package/kanade-k-1228/Triangle/0.0.0/Triangle.sv' to AST representation.
Generating RTLIL representation for module `\Triangle'.
Successfully finished Verilog frontend.

-- Parsing `micon/hardware.sv' using frontend `verilog -sv' --

20. Executing Verilog-2005 frontend: micon/hardware.sv
Parsing SystemVerilog input from `micon/hardware.sv' to AST representation.
Generating RTLIL representation for module `\hardware'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top hardware -json .build/hardware.json' --

21. Executing SYNTH_ICE40 pass.

21.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Successfully finished Verilog frontend.

21.2. Executing HIERARCHY pass (managing design hierarchy).

21.2.1. Analyzing design hierarchy..
Top module:  \hardware
Used module:     \Serial
Used module:         \simpleuart
Used module:     \InOut
Used module:     \spirom
Used module:         \spimemio
Used module:             \spimemio_xfer
Used module:     \ram
Used module:     \por
Used module:     \picorv32
Used module:     \In
Used module:     \Out

21.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\ram'.
Parameter \WORDS = 2048
Generating RTLIL representation for module `$paramod\ram\WORDS=2048'.

21.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\picorv32'.
Parameter \BARREL_SHIFTER = 1
Parameter \COMPRESSED_ISA = 1
Parameter \ENABLE_MUL = 1
Parameter \ENABLE_DIV = 1
Parameter \ENABLE_IRQ = 1
Parameter \ENABLE_IRQ_QREGS = 1
Parameter \PROGADDR_RESET = 327680
Parameter \PROGADDR_IRQ = 327696
Parameter \STACKADDR = 8192
Generating RTLIL representation for module `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32'.

21.2.4. Analyzing design hierarchy..
Top module:  \hardware
Used module:     \Serial
Used module:         \simpleuart
Used module:     \InOut
Used module:     \spirom
Used module:         \spimemio
Used module:             \spimemio_xfer
Used module:     $paramod\ram\WORDS=2048
Used module:     \por
Used module:     $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32
Used module:         \picorv32_pcpi_div
Used module:         \picorv32_pcpi_mul
Used module:     \In
Used module:     \Out

21.2.5. Analyzing design hierarchy..
Top module:  \hardware
Used module:     \Serial
Used module:         \simpleuart
Used module:     \InOut
Used module:     \spirom
Used module:         \spimemio
Used module:             \spimemio_xfer
Used module:     $paramod\ram\WORDS=2048
Used module:     \por
Used module:     $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32
Used module:         \picorv32_pcpi_div
Used module:         \picorv32_pcpi_mul
Used module:     \In
Used module:     \Out
Removing unused module `\Triangle'.
Removing unused module `\Square'.
Removing unused module `\Spectro'.
Removing unused module `\Sawtooth'.
Removing unused module `\SPIDAC'.
Removing unused module `\MixierPararell'.
Removing unused module `\Mixier'.
Removing unused module `\SPI_Master'.
Removing unused module `\I2C_master'.
Removing unused module `\I2C'.
Removing unused module `\Digital'.
Removing unused module `\Counter'.
Removing unused module `\Analog'.
Removing unused module `\ram'.
Removing unused module `\picorv32_wb'.
Removing unused module `\picorv32_axi_adapter'.
Removing unused module `\picorv32_axi'.
Removing unused module `\picorv32_pcpi_fast_mul'.
Removing unused module `\picorv32_regs'.
Removing unused module `\picorv32'.
Removed 20 unused modules.

21.3. Executing PROC pass (convert processes to netlists).

21.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:189$2003'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:189$2003'.
Found and cleaned up 16 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
Found and cleaned up 1 empty switch in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1324$1789'.
Found and cleaned up 6 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:533$1430'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:533$1430'.
Found and cleaned up 1 empty switch in `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2181$735'.
Cleaned up 25 empty switches.

21.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$micon/hardware.sv:92$1260 in module hardware.
Marked 41 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 2 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1291$1771 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 2 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1277$1766 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 8 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1168$1731 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 3 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 3 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:794$1468 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 2 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:763$1464 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 47 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:687$1463 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 4 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:552$1439 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 1 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:417$1399 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Removed 2 dead cases from process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:388$1396 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 2 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:388$1396 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 1 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:377$1391 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 1 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:312$1317 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 3 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:91$1103 in module simpleuart.
Marked 2 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:45$1094 in module simpleuart.
Marked 1 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:28$1092 in module simpleuart.
Marked 2 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:615$998 in module spimemio_xfer.
Marked 5 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:525$974 in module spimemio_xfer.
Marked 3 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:283$944 in module spimemio.
Marked 1 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:175$922 in module spimemio.
Marked 4 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2396$829 in module picorv32_pcpi_div.
Marked 4 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2205$773 in module picorv32_pcpi_mul.
Removed a total of 2 dead cases.

21.3.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\por.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/POR.sv:7$5'.
  Set init value: \rst_cnt = 6'000000

21.3.4. Executing PROC_ARST pass (detect async resets in processes).

21.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\hardware.$proc$micon/hardware.sv:92$1260'.
     1/2: $1\irq[31:0]
     2/2: $0\irq[31:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
     1/96: $23\next_irq_pending[2:2]
     2/96: $22\next_irq_pending[2:2]
     3/96: $21\next_irq_pending[2:2]
     4/96: $20\next_irq_pending[2:2]
     5/96: $19\next_irq_pending[2:2]
     6/96: $18\next_irq_pending[2:2]
     7/96: $17\next_irq_pending[2:2]
     8/96: $5\next_irq_pending[31:0] [31:2]
     9/96: $3\set_mem_do_rdata[0:0]
    10/96: $5\next_irq_pending[31:0] [1]
    11/96: $3\set_mem_do_wdata[0:0]
    12/96: $5\next_irq_pending[31:0] [0]
    13/96: $4\set_mem_do_rinst[0:0]
    14/96: $3\set_mem_do_rinst[0:0]
    15/96: $4\set_mem_do_wdata[0:0]
    16/96: $15\next_irq_pending[1:1]
    17/96: $14\next_irq_pending[1:1]
    18/96: $13\next_irq_pending[1:1]
    19/96: $4\set_mem_do_rdata[0:0]
    20/96: $11\next_irq_pending[1:1]
    21/96: $10\next_irq_pending[1:1]
    22/96: $9\next_irq_pending[1:1]
    23/96: $8\next_irq_pending[1:1]
    24/96: $7\next_irq_pending[1:1]
    25/96: $16\next_irq_pending[1:1]
    26/96: $5\set_mem_do_rinst[0:0]
    27/96: $12\next_irq_pending[1:1]
    28/96: $6\next_irq_pending[31:0]
    29/96: $3\current_pc[31:0]
    30/96: $2\current_pc[31:0]
    31/96: $2\set_mem_do_wdata[0:0]
    32/96: $2\set_mem_do_rdata[0:0]
    33/96: $2\set_mem_do_rinst[0:0]
    34/96: $4\next_irq_pending[31:0]
    35/96: $1\current_pc[31:0]
    36/96: $1\set_mem_do_wdata[0:0]
    37/96: $1\set_mem_do_rdata[0:0]
    38/96: $1\set_mem_do_rinst[0:0]
    39/96: $3\next_irq_pending[31:0]
    40/96: $2\next_irq_pending[0:0]
    41/96: $1\next_irq_pending[0:0]
    42/96: $0\current_pc[31:0]
    43/96: $0\irq_pending[31:0]
    44/96: $0\next_irq_pending[31:0] [2]
    45/96: { $0\next_irq_pending[31:0] [31:3] $0\next_irq_pending[31:0] [1:0] }
    46/96: $0\set_mem_do_wdata[0:0]
    47/96: $0\set_mem_do_rdata[0:0]
    48/96: $0\set_mem_do_rinst[0:0]
    49/96: $0\trace_valid[0:0]
    50/96: $0\do_waitirq[0:0]
    51/96: $0\decoder_pseudo_trigger_q[0:0]
    52/96: $0\decoder_pseudo_trigger[0:0]
    53/96: $0\decoder_trigger_q[0:0]
    54/96: $0\decoder_trigger[0:0]
    55/96: $0\alu_wait_2[0:0]
    56/96: $0\alu_wait[0:0]
    57/96: $0\alu_out_q[31:0]
    58/96: $0\alu_out_0_q[0:0]
    59/96: $0\reg_out[31:0]
    60/96: $0\reg_sh[4:0]
    61/96: $0\trap[0:0]
    62/96: $0\pcpi_timeout[0:0]
    63/96: $0\pcpi_timeout_counter[3:0]
    64/96: $0\latched_rd[5:0]
    65/96: $0\latched_is_lb[0:0]
    66/96: $0\latched_is_lh[0:0]
    67/96: $0\latched_is_lu[0:0]
    68/96: $0\latched_trace[0:0]
    69/96: $0\latched_compr[0:0]
    70/96: $0\latched_branch[0:0]
    71/96: $0\latched_stalu[0:0]
    72/96: $0\latched_store[0:0]
    73/96: $0\irq_state[1:0]
    74/96: $0\cpu_state[7:0]
    75/96: $0\dbg_rs2val_valid[0:0]
    76/96: $0\dbg_rs1val_valid[0:0]
    77/96: $0\dbg_rs2val[31:0]
    78/96: $0\dbg_rs1val[31:0]
    79/96: $0\mem_do_wdata[0:0]
    80/96: $0\mem_do_rdata[0:0]
    81/96: $0\mem_do_rinst[0:0]
    82/96: $0\mem_do_prefetch[0:0]
    83/96: $0\mem_wordsize[1:0]
    84/96: $0\timer[31:0]
    85/96: $0\irq_mask[31:0]
    86/96: $0\irq_active[0:0]
    87/96: $0\irq_delay[0:0]
    88/96: $0\reg_op2[31:0]
    89/96: $0\reg_op1[31:0]
    90/96: $0\reg_next_pc[31:0]
    91/96: $0\reg_pc[31:0]
    92/96: $0\count_instr[63:0]
    93/96: $0\count_cycle[63:0]
    94/96: $0\trace_data[35:0]
    95/96: $0\eoi[31:0]
    96/96: $0\pcpi_valid[0:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1324$1789'.
     1/5: $1\cpuregs_rs2[31:0]
     2/5: $1\cpuregs_rs1[31:0]
     3/5: $0\cpuregs_rs2[31:0]
     4/5: $0\cpuregs_rs1[31:0]
     5/5: $0\decoded_rs[5:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1319$1783'.
     1/3: $0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_EN[31:0]$1786
     2/3: $0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_DATA[31:0]$1785
     3/3: $0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_ADDR[5:0]$1784
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1291$1771'.
     1/6: $2\cpuregs_write[0:0]
     2/6: $2\cpuregs_wrdata[31:0]
     3/6: $1\cpuregs_wrdata[31:0]
     4/6: $1\cpuregs_write[0:0]
     5/6: $0\cpuregs_wrdata[31:0]
     6/6: $0\cpuregs_write[0:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1277$1766'.
     1/3: $2\clear_prefetched_high_word[0:0]
     2/3: $1\clear_prefetched_high_word[0:0]
     3/3: $0\clear_prefetched_high_word[0:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1275$1765'.
     1/1: $0\clear_prefetched_high_word_q[0:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1231$1743'.
     1/4: $1\alu_out[31:0]
     2/4: $1\alu_out_0[0:0]
     3/4: $0\alu_out[31:0]
     4/4: $0\alu_out_0[0:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1168$1731'.
     1/9: $8\dbg_ascii_state[127:0]
     2/9: $7\dbg_ascii_state[127:0]
     3/9: $6\dbg_ascii_state[127:0]
     4/9: $5\dbg_ascii_state[127:0]
     5/9: $4\dbg_ascii_state[127:0]
     6/9: $3\dbg_ascii_state[127:0]
     7/9: $2\dbg_ascii_state[127:0]
     8/9: $1\dbg_ascii_state[127:0]
     9/9: $0\dbg_ascii_state[127:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
     1/80: $0\decoded_rs1[5:0] [5]
     2/80: $0\decoded_imm_uj[31:0] [10]
     3/80: $0\decoded_imm_uj[31:0] [7]
     4/80: $0\decoded_imm_uj[31:0] [6]
     5/80: $0\decoded_imm_uj[31:0] [3:1]
     6/80: $0\decoded_imm_uj[31:0] [5]
     7/80: $0\decoded_imm_uj[31:0] [9:8]
     8/80: $0\decoded_imm_uj[31:0] [31:20]
     9/80: $0\decoded_imm_uj[31:0] [4]
    10/80: $0\decoded_imm_uj[31:0] [11]
    11/80: $0\decoded_imm_uj[31:0] [0]
    12/80: $0\decoded_rs1[5:0] [4:0]
    13/80: $0\is_lbu_lhu_lw[0:0]
    14/80: $0\is_sltiu_bltu_sltu[0:0]
    15/80: $0\is_slti_blt_slt[0:0]
    16/80: $0\is_lui_auipc_jal_jalr_addi_add_sub[0:0]
    17/80: $0\is_lui_auipc_jal[0:0]
    18/80: $0\is_alu_reg_reg[0:0]
    19/80: $0\is_alu_reg_imm[0:0]
    20/80: $0\is_beq_bne_blt_bge_bltu_bgeu[0:0]
    21/80: $0\is_sll_srl_sra[0:0]
    22/80: $0\is_sb_sh_sw[0:0]
    23/80: $0\is_jalr_addi_slti_sltiu_xori_ori_andi[0:0]
    24/80: $0\is_slli_srli_srai[0:0]
    25/80: $0\is_lb_lh_lw_lbu_lhu[0:0]
    26/80: $0\compressed_instr[0:0]
    27/80: $0\is_compare[0:0]
    28/80: $0\decoded_imm[31:0]
    29/80: $0\decoded_rs2[5:0]
    30/80: $0\decoded_imm_uj[31:0] [19:12]
    31/80: $0\decoded_rd[5:0]
    32/80: $0\instr_timer[0:0]
    33/80: $0\instr_waitirq[0:0]
    34/80: $0\instr_maskirq[0:0]
    35/80: $0\instr_retirq[0:0]
    36/80: $0\instr_setq[0:0]
    37/80: $0\instr_getq[0:0]
    38/80: $0\instr_ecall_ebreak[0:0]
    39/80: $0\instr_rdinstrh[0:0]
    40/80: $0\instr_rdinstr[0:0]
    41/80: $0\instr_rdcycleh[0:0]
    42/80: $0\instr_rdcycle[0:0]
    43/80: $0\instr_and[0:0]
    44/80: $0\instr_or[0:0]
    45/80: $0\instr_sra[0:0]
    46/80: $0\instr_srl[0:0]
    47/80: $0\instr_xor[0:0]
    48/80: $0\instr_sltu[0:0]
    49/80: $0\instr_slt[0:0]
    50/80: $0\instr_sll[0:0]
    51/80: $0\instr_sub[0:0]
    52/80: $0\instr_add[0:0]
    53/80: $0\instr_srai[0:0]
    54/80: $0\instr_srli[0:0]
    55/80: $0\instr_slli[0:0]
    56/80: $0\instr_andi[0:0]
    57/80: $0\instr_ori[0:0]
    58/80: $0\instr_xori[0:0]
    59/80: $0\instr_sltiu[0:0]
    60/80: $0\instr_slti[0:0]
    61/80: $0\instr_addi[0:0]
    62/80: $0\instr_sw[0:0]
    63/80: $0\instr_sh[0:0]
    64/80: $0\instr_sb[0:0]
    65/80: $0\instr_lhu[0:0]
    66/80: $0\instr_lbu[0:0]
    67/80: $0\instr_lw[0:0]
    68/80: $0\instr_lh[0:0]
    69/80: $0\instr_lb[0:0]
    70/80: $0\instr_bgeu[0:0]
    71/80: $0\instr_bltu[0:0]
    72/80: $0\instr_bge[0:0]
    73/80: $0\instr_blt[0:0]
    74/80: $0\instr_bne[0:0]
    75/80: $0\instr_beq[0:0]
    76/80: $0\instr_jalr[0:0]
    77/80: $0\instr_jal[0:0]
    78/80: $0\instr_auipc[0:0]
    79/80: $0\instr_lui[0:0]
    80/80: $0\pcpi_insn[31:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:794$1468'.
     1/19: $3\dbg_insn_opcode[31:0]
     2/19: $2\dbg_insn_rd[4:0]
     3/19: $2\dbg_insn_rs2[4:0]
     4/19: $2\dbg_insn_rs1[4:0]
     5/19: $2\dbg_insn_opcode[31:0]
     6/19: $2\dbg_insn_imm[31:0]
     7/19: $2\dbg_ascii_instr[63:0]
     8/19: $1\dbg_insn_rd[4:0]
     9/19: $1\dbg_insn_rs2[4:0]
    10/19: $1\dbg_insn_rs1[4:0]
    11/19: $1\dbg_insn_imm[31:0]
    12/19: $1\dbg_ascii_instr[63:0]
    13/19: $1\dbg_insn_opcode[31:0]
    14/19: $0\dbg_insn_rd[4:0]
    15/19: $0\dbg_insn_rs2[4:0]
    16/19: $0\dbg_insn_rs1[4:0]
    17/19: $0\dbg_insn_imm[31:0]
    18/19: $0\dbg_ascii_instr[63:0]
    19/19: $0\dbg_insn_opcode[31:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:763$1464'.
     1/15: $0\dbg_next[0:0]
     2/15: $0\q_insn_rd[4:0]
     3/15: $0\q_insn_rs2[4:0]
     4/15: $0\q_insn_rs1[4:0]
     5/15: $0\q_insn_opcode[31:0]
     6/15: $0\q_insn_imm[31:0]
     7/15: $0\q_ascii_instr[63:0]
     8/15: $0\cached_insn_rd[4:0]
     9/15: $0\cached_insn_rs2[4:0]
    10/15: $0\cached_insn_rs1[4:0]
    11/15: $0\cached_insn_opcode[31:0]
    12/15: $0\cached_insn_imm[31:0]
    13/15: $0\cached_ascii_instr[63:0]
    14/15: $0\dbg_valid_insn[0:0]
    15/15: $0\dbg_insn_addr[31:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:687$1463'.
     1/48: $47\new_ascii_instr[63:0]
     2/48: $46\new_ascii_instr[63:0]
     3/48: $45\new_ascii_instr[63:0]
     4/48: $44\new_ascii_instr[63:0]
     5/48: $43\new_ascii_instr[63:0]
     6/48: $42\new_ascii_instr[63:0]
     7/48: $41\new_ascii_instr[63:0]
     8/48: $40\new_ascii_instr[63:0]
     9/48: $39\new_ascii_instr[63:0]
    10/48: $38\new_ascii_instr[63:0]
    11/48: $37\new_ascii_instr[63:0]
    12/48: $36\new_ascii_instr[63:0]
    13/48: $35\new_ascii_instr[63:0]
    14/48: $34\new_ascii_instr[63:0]
    15/48: $33\new_ascii_instr[63:0]
    16/48: $32\new_ascii_instr[63:0]
    17/48: $31\new_ascii_instr[63:0]
    18/48: $30\new_ascii_instr[63:0]
    19/48: $29\new_ascii_instr[63:0]
    20/48: $28\new_ascii_instr[63:0]
    21/48: $27\new_ascii_instr[63:0]
    22/48: $26\new_ascii_instr[63:0]
    23/48: $25\new_ascii_instr[63:0]
    24/48: $24\new_ascii_instr[63:0]
    25/48: $23\new_ascii_instr[63:0]
    26/48: $22\new_ascii_instr[63:0]
    27/48: $21\new_ascii_instr[63:0]
    28/48: $20\new_ascii_instr[63:0]
    29/48: $19\new_ascii_instr[63:0]
    30/48: $18\new_ascii_instr[63:0]
    31/48: $17\new_ascii_instr[63:0]
    32/48: $16\new_ascii_instr[63:0]
    33/48: $15\new_ascii_instr[63:0]
    34/48: $14\new_ascii_instr[63:0]
    35/48: $13\new_ascii_instr[63:0]
    36/48: $12\new_ascii_instr[63:0]
    37/48: $11\new_ascii_instr[63:0]
    38/48: $10\new_ascii_instr[63:0]
    39/48: $9\new_ascii_instr[63:0]
    40/48: $8\new_ascii_instr[63:0]
    41/48: $7\new_ascii_instr[63:0]
    42/48: $6\new_ascii_instr[63:0]
    43/48: $5\new_ascii_instr[63:0]
    44/48: $4\new_ascii_instr[63:0]
    45/48: $3\new_ascii_instr[63:0]
    46/48: $2\new_ascii_instr[63:0]
    47/48: $1\new_ascii_instr[63:0]
    48/48: $0\new_ascii_instr[63:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:552$1439'.
     1/9: $0\mem_16bit_buffer[15:0]
     2/9: $0\prefetched_high_word[0:0]
     3/9: $0\mem_la_secondword[0:0]
     4/9: $0\mem_state[1:0]
     5/9: $0\mem_valid[0:0]
     6/9: $0\mem_instr[0:0]
     7/9: $0\mem_wstrb[3:0]
     8/9: $0\mem_addr[31:0]
     9/9: $0\mem_wdata[31:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1221$1991'.
     1/6: $0\alu_shr[31:0]
     2/6: $0\alu_shl[31:0]
     3/6: $0\alu_ltu[0:0]
     4/6: $0\alu_lts[0:0]
     5/6: $0\alu_eq[0:0]
     6/6: $0\alu_add_sub[31:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:417$1399'.
     1/9: $0\mem_rdata_q[31:0] [31]
     2/9: $0\mem_rdata_q[31:0] [7]
     3/9: $0\mem_rdata_q[31:0] [24:20]
     4/9: $0\mem_rdata_q[31:0] [19:15]
     5/9: $0\mem_rdata_q[31:0] [6:0]
     6/9: $0\mem_rdata_q[31:0] [14:12]
     7/9: $0\mem_rdata_q[31:0] [11:8]
     8/9: $0\mem_rdata_q[31:0] [30:25]
     9/9: $0\next_insn_opcode[31:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:388$1396'.
     1/8: $3\mem_rdata_word[31:0]
     2/8: $2\mem_rdata_word[31:0]
     3/8: $1\mem_rdata_word[31:0]
     4/8: $1\mem_la_wstrb[3:0]
     5/8: $1\mem_la_wdata[31:0]
     6/8: $0\mem_rdata_word[31:0]
     7/8: $0\mem_la_wstrb[3:0]
     8/8: $0\mem_la_wdata[31:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:377$1391'.
     1/2: $0\last_mem_valid[0:0]
     2/2: $0\mem_la_firstword_reg[0:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:312$1317'.
     1/6: $1\pcpi_int_rd[31:0]
     2/6: $1\pcpi_int_wr[0:0]
     3/6: $0\pcpi_int_rd[31:0]
     4/6: $0\pcpi_int_wr[0:0]
     5/6: $0\pcpi_int_ready[0:0]
     6/6: $0\pcpi_int_wait[0:0]
Creating decoders for process `$paramod\ram\WORDS=2048.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:15$1285'.
     1/14: $0\rdata[31:0]
     2/14: $0\ready[0:0]
     3/14: $0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1281_EN[31:0]$1290
     4/14: $0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1281_DATA[31:0]$1289
     5/14: $0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1281_ADDR[21:0]$1288
     6/14: $0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1282_EN[31:0]$1292
     7/14: $0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1282_DATA[31:0]$1291
     8/14: $0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1282_ADDR[21:0]$1294
     9/14: $0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1283_EN[31:0]$1287
    10/14: $0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1283_DATA[31:0]$1293
    11/14: $0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1283_ADDR[21:0]$1286
    12/14: $0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1284_EN[31:0]$1297
    13/14: $0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1284_DATA[31:0]$1296
    14/14: $0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1284_ADDR[21:0]$1295
Creating decoders for process `\simpleuart.$proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:91$1103'.
     1/4: $0\send_divcnt[31:0]
     2/4: $0\send_dummy[0:0]
     3/4: $0\send_bitcnt[3:0]
     4/4: $0\send_pattern[9:0]
Creating decoders for process `\simpleuart.$proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:45$1094'.
     1/5: $0\recv_buf_valid[0:0]
     2/5: $0\recv_buf_data[7:0]
     3/5: $0\recv_pattern[7:0]
     4/5: $0\recv_divcnt[31:0]
     5/5: $0\recv_state[3:0]
Creating decoders for process `\simpleuart.$proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:28$1092'.
     1/4: $0\cfg_divider[31:0] [31:24]
     2/4: $0\cfg_divider[31:0] [23:16]
     3/4: $0\cfg_divider[31:0] [15:8]
     4/4: $0\cfg_divider[31:0] [7:0]
Creating decoders for process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:615$998'.
     1/14: $0\last_fetch[0:0]
     2/14: $0\fetch[0:0]
     3/14: $0\dummy_count[3:0]
     4/14: $0\count[3:0]
     5/14: $0\ibuffer[7:0]
     6/14: $0\obuffer[7:0]
     7/14: $0\xfer_tag[3:0]
     8/14: $0\xfer_rd[0:0]
     9/14: $0\xfer_qspi[0:0]
    10/14: $0\xfer_cont[0:0]
    11/14: $0\xfer_ddr[0:0]
    12/14: $0\xfer_dspi[0:0]
    13/14: $0\flash_clk[0:0]
    14/14: $0\flash_csb[0:0]
Creating decoders for process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:525$974'.
     1/45: $5\next_count[3:0]
     2/45: $5\next_obuffer[7:0]
     3/45: $5\next_ibuffer[7:0]
     4/45: $4\next_count[3:0]
     5/45: $4\next_obuffer[7:0]
     6/45: $4\next_ibuffer[7:0]
     7/45: $3\next_count[3:0]
     8/45: $3\next_obuffer[7:0]
     9/45: $3\next_ibuffer[7:0]
    10/45: $2\next_fetch[0:0]
    11/45: $2\next_count[3:0]
    12/45: $2\next_ibuffer[7:0]
    13/45: $2\next_obuffer[7:0]
    14/45: $2\flash_io0_do[0:0]
    15/45: $2\flash_io0_oe[0:0]
    16/45: $2\flash_io3_do[0:0]
    17/45: $2\flash_io3_oe[0:0]
    18/45: $2\flash_io2_do[0:0]
    19/45: $2\flash_io2_oe[0:0]
    20/45: $2\flash_io1_do[0:0]
    21/45: $2\flash_io1_oe[0:0]
    22/45: $1\next_fetch[0:0]
    23/45: $1\next_count[3:0]
    24/45: $1\next_ibuffer[7:0]
    25/45: $1\next_obuffer[7:0]
    26/45: $1\flash_io3_do[0:0]
    27/45: $1\flash_io3_oe[0:0]
    28/45: $1\flash_io2_do[0:0]
    29/45: $1\flash_io2_oe[0:0]
    30/45: $1\flash_io1_do[0:0]
    31/45: $1\flash_io1_oe[0:0]
    32/45: $1\flash_io0_do[0:0]
    33/45: $1\flash_io0_oe[0:0]
    34/45: $0\next_fetch[0:0]
    35/45: $0\next_count[3:0]
    36/45: $0\next_ibuffer[7:0]
    37/45: $0\next_obuffer[7:0]
    38/45: $0\flash_io3_do[0:0]
    39/45: $0\flash_io3_oe[0:0]
    40/45: $0\flash_io2_do[0:0]
    41/45: $0\flash_io2_oe[0:0]
    42/45: $0\flash_io1_do[0:0]
    43/45: $0\flash_io1_oe[0:0]
    44/45: $0\flash_io0_do[0:0]
    45/45: $0\flash_io0_oe[0:0]
Creating decoders for process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:514$965'.
     1/2: $0\xfer_tag_q[3:0]
     2/2: $0\xfer_ddr_q[0:0]
Creating decoders for process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:283$944'.
     1/17: $0\buffer[23:0] [23:16]
     2/17: $0\buffer[23:0] [15:8]
     3/17: $0\buffer[23:0] [7:0]
     4/17: $0\xfer_resetn[0:0]
     5/17: $0\rd_inc[0:0]
     6/17: $0\rd_wait[0:0]
     7/17: $0\rd_valid[0:0]
     8/17: $0\rd_addr[23:0]
     9/17: $0\din_valid[0:0]
    10/17: $0\din_data[7:0]
    11/17: $0\din_rd[0:0]
    12/17: $0\din_ddr[0:0]
    13/17: $0\din_qspi[0:0]
    14/17: $0\din_cont[0:0]
    15/17: $0\din_tag[3:0]
    16/17: $0\rdata[31:0]
    17/17: $0\state[3:0]
Creating decoders for process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:227$926'.
     1/4: $0\xfer_io3_90[0:0]
     2/4: $0\xfer_io2_90[0:0]
     3/4: $0\xfer_io1_90[0:0]
     4/4: $0\xfer_io0_90[0:0]
Creating decoders for process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:175$922'.
     1/10: $0\softreset[0:0]
     2/10: $0\config_do[3:0]
     3/10: $0\config_clk[0:0]
     4/10: $0\config_csb[0:0]
     5/10: $0\config_oe[3:0]
     6/10: $0\config_dummy[3:0]
     7/10: $0\config_cont[0:0]
     8/10: $0\config_qspi[0:0]
     9/10: $0\config_ddr[0:0]
    10/10: $0\config_en[0:0]
Creating decoders for process `\picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2396$829'.
     1/9: $0\pcpi_rd[31:0]
     2/9: $0\pcpi_wr[0:0]
     3/9: $0\pcpi_ready[0:0]
     4/9: $0\outsign[0:0]
     5/9: $0\running[0:0]
     6/9: $0\quotient_msk[31:0]
     7/9: $0\quotient[31:0]
     8/9: $0\divisor[62:0]
     9/9: $0\dividend[31:0]
Creating decoders for process `\picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2370$819'.
     1/6: $0\pcpi_wait_q[0:0]
     2/6: $0\pcpi_wait[0:0]
     3/6: $0\instr_remu[0:0]
     4/6: $0\instr_rem[0:0]
     5/6: $0\instr_divu[0:0]
     6/6: $0\instr_div[0:0]
Creating decoders for process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2239$778'.
     1/3: $0\pcpi_ready[0:0]
     2/3: $0\pcpi_wr[0:0]
     3/3: $0\pcpi_rd[31:0]
Creating decoders for process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2205$773'.
     1/7: $0\mul_finish[0:0]
     2/7: $0\mul_waiting[0:0]
     3/7: $0\mul_counter[6:0]
     4/7: $0\rdx[63:0]
     5/7: $0\rd[63:0]
     6/7: $0\rs2[63:0]
     7/7: $0\rs1[63:0]
Creating decoders for process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2181$735'.
     1/27: $1\next_rdx[63:0]
     2/27: $1\j[31:0]
     3/27: { $1\next_rdt[63:0] [63] $1\next_rd[63:0] [63:60] }
     4/27: { $1\next_rdt[63:0] [59] $1\next_rd[63:0] [59:56] }
     5/27: { $1\next_rdt[63:0] [55] $1\next_rd[63:0] [55:52] }
     6/27: { $1\next_rdt[63:0] [51] $1\next_rd[63:0] [51:48] }
     7/27: { $1\next_rdt[63:0] [47] $1\next_rd[63:0] [47:44] }
     8/27: { $1\next_rdt[63:0] [43] $1\next_rd[63:0] [43:40] }
     9/27: { $1\next_rdt[63:0] [39] $1\next_rd[63:0] [39:36] }
    10/27: { $1\next_rdt[63:0] [35] $1\next_rd[63:0] [35:32] }
    11/27: { $1\next_rdt[63:0] [31] $1\next_rd[63:0] [31:28] }
    12/27: { $1\next_rdt[63:0] [27] $1\next_rd[63:0] [27:24] }
    13/27: { $1\next_rdt[63:0] [23] $1\next_rd[63:0] [23:20] }
    14/27: { $1\next_rdt[63:0] [19] $1\next_rd[63:0] [19:16] }
    15/27: { $1\next_rdt[63:0] [15] $1\next_rd[63:0] [15:12] }
    16/27: { $1\next_rdt[63:0] [11] $1\next_rd[63:0] [11:8] }
    17/27: { $1\next_rdt[63:0] [7] $1\next_rd[63:0] [7:4] }
    18/27: { $1\next_rdt[63:0] [3] $1\next_rd[63:0] [3:0] }
    19/27: { $1\next_rdt[63:0] [62:60] $1\next_rdt[63:0] [58:56] $1\next_rdt[63:0] [54:52] $1\next_rdt[63:0] [50:48] $1\next_rdt[63:0] [46:44] $1\next_rdt[63:0] [42:40] $1\next_rdt[63:0] [38:36] $1\next_rdt[63:0] [34:32] $1\next_rdt[63:0] [30:28] $1\next_rdt[63:0] [26:24] $1\next_rdt[63:0] [22:20] $1\next_rdt[63:0] [18:16] $1\next_rdt[63:0] [14:12] $1\next_rdt[63:0] [10:8] $1\next_rdt[63:0] [6:4] $1\next_rdt[63:0] [2:0] }
    20/27: $0\i[31:0]
    21/27: $0\next_rs2[63:0]
    22/27: $0\next_rs1[63:0]
    23/27: $0\j[31:0]
    24/27: $0\next_rdt[63:0]
    25/27: $0\next_rdx[63:0]
    26/27: $0\next_rd[63:0]
    27/27: $0\this_rs2[63:0]
Creating decoders for process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2153$729'.
     1/6: $0\pcpi_wait_q[0:0]
     2/6: $0\pcpi_wait[0:0]
     3/6: $0\instr_mulhu[0:0]
     4/6: $0\instr_mulhsu[0:0]
     5/6: $0\instr_mulh[0:0]
     6/6: $0\instr_mul[0:0]
Creating decoders for process `\por.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/POR.sv:7$5'.
     1/1: $1\rst_cnt[5:0]
Creating decoders for process `\por.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/POR.sv:9$2'.
     1/1: $0\rst_cnt[5:0]

21.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\hardware.\irq' from process `\hardware.$proc$micon/hardware.sv:92$1260'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\cpuregs_rs1' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1324$1789'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\cpuregs_rs2' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1324$1789'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\decoded_rs' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1324$1789'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\cpuregs_write' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1291$1771'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\cpuregs_wrdata' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1291$1771'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\clear_prefetched_high_word' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1277$1766'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\alu_out' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1231$1743'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\alu_out_0' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1231$1743'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_ascii_state' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1168$1731'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_insn_opcode' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:794$1468'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_ascii_instr' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:794$1468'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_insn_imm' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:794$1468'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_insn_rs1' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:794$1468'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_insn_rs2' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:794$1468'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_insn_rd' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:794$1468'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\new_ascii_instr' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:687$1463'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\alu_add_sub' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1221$1991'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\alu_shl' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1221$1991'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\alu_shr' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1221$1991'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\alu_eq' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1221$1991'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\alu_ltu' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1221$1991'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\alu_lts' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1221$1991'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_la_wdata' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:388$1396'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_la_wstrb' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:388$1396'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_rdata_word' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:388$1396'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\pcpi_int_wr' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:312$1317'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\pcpi_int_rd' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:312$1317'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\pcpi_int_wait' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:312$1317'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\pcpi_int_ready' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:312$1317'.
No latch inferred for signal `\spimemio_xfer.\flash_io0_oe' from process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:525$974'.
No latch inferred for signal `\spimemio_xfer.\flash_io0_do' from process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:525$974'.
No latch inferred for signal `\spimemio_xfer.\flash_io1_oe' from process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:525$974'.
No latch inferred for signal `\spimemio_xfer.\flash_io1_do' from process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:525$974'.
No latch inferred for signal `\spimemio_xfer.\flash_io2_oe' from process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:525$974'.
No latch inferred for signal `\spimemio_xfer.\flash_io2_do' from process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:525$974'.
No latch inferred for signal `\spimemio_xfer.\flash_io3_oe' from process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:525$974'.
No latch inferred for signal `\spimemio_xfer.\flash_io3_do' from process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:525$974'.
No latch inferred for signal `\spimemio_xfer.\next_obuffer' from process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:525$974'.
No latch inferred for signal `\spimemio_xfer.\next_ibuffer' from process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:525$974'.
No latch inferred for signal `\spimemio_xfer.\next_count' from process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:525$974'.
No latch inferred for signal `\spimemio_xfer.\next_fetch' from process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:525$974'.
No latch inferred for signal `\picorv32_pcpi_mul.\i' from process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2181$735'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rs1' from process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2181$735'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rs2' from process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2181$735'.
No latch inferred for signal `\picorv32_pcpi_mul.\this_rs2' from process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2181$735'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rd' from process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2181$735'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rdx' from process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2181$735'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rdt' from process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2181$735'.
No latch inferred for signal `\picorv32_pcpi_mul.\j' from process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2181$735'.

21.3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\trap' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5831' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\pcpi_valid' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5832' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\eoi' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5833' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\trace_valid' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5834' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\trace_data' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5835' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\count_cycle' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5836' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\count_instr' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5837' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\reg_pc' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5838' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\reg_next_pc' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5839' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\reg_op1' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5840' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\reg_op2' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5841' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\reg_out' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5842' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\reg_sh' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5843' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\irq_delay' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5844' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\irq_active' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5845' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\irq_mask' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5846' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\irq_pending' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5847' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\timer' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5848' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_wordsize' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5849' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_do_prefetch' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5850' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_do_rinst' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5851' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_do_rdata' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5852' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_do_wdata' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5853' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\decoder_trigger' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5854' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\decoder_trigger_q' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5855' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\decoder_pseudo_trigger' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5856' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\decoder_pseudo_trigger_q' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5857' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_rs1val' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5858' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_rs2val' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5859' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_rs1val_valid' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5860' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_rs2val_valid' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5861' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\cpu_state' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5862' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\irq_state' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5863' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\set_mem_do_rinst' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5864' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\set_mem_do_rdata' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5865' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\set_mem_do_wdata' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5866' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\latched_store' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5867' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\latched_stalu' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5868' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\latched_branch' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5869' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\latched_compr' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5870' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\latched_trace' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5871' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\latched_is_lu' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5872' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\latched_is_lh' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5873' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\latched_is_lb' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5874' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\latched_rd' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5875' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\current_pc' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5876' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\pcpi_timeout_counter' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5877' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\pcpi_timeout' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5878' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\next_irq_pending' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5879' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\do_waitirq' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5880' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\alu_out_q' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5881' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\alu_out_0_q' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5882' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\alu_wait' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5883' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\alu_wait_2' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
  created $dff cell `$procdff$5884' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_ADDR' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1319$1783'.
  created $dff cell `$procdff$5885' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_DATA' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1319$1783'.
  created $dff cell `$procdff$5886' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_EN' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1319$1783'.
  created $dff cell `$procdff$5887' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\clear_prefetched_high_word_q' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1275$1765'.
  created $dff cell `$procdff$5888' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\pcpi_insn' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5889' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_lui' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5890' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_auipc' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5891' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_jal' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5892' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_jalr' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5893' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_beq' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5894' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_bne' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5895' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_blt' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5896' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_bge' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5897' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_bltu' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5898' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_bgeu' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5899' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_lb' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5900' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_lh' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5901' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_lw' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5902' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_lbu' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5903' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_lhu' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5904' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_sb' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5905' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_sh' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5906' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_sw' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5907' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_addi' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5908' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_slti' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5909' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_sltiu' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5910' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_xori' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5911' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_ori' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5912' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_andi' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5913' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_slli' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5914' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_srli' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5915' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_srai' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5916' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_add' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5917' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_sub' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5918' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_sll' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5919' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_slt' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5920' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_sltu' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5921' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_xor' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5922' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_srl' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5923' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_sra' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5924' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_or' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5925' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_and' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5926' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_rdcycle' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5927' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_rdcycleh' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5928' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_rdinstr' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5929' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_rdinstrh' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5930' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_ecall_ebreak' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5931' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_getq' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5932' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_setq' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5933' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_retirq' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5934' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_maskirq' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5935' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_waitirq' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5936' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_timer' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5937' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\decoded_rd' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5938' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\decoded_rs1' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5939' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\decoded_rs2' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5940' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\decoded_imm' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5941' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\decoded_imm_uj' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5942' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\compressed_instr' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5943' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_lui_auipc_jal' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5944' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_lb_lh_lw_lbu_lhu' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5945' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_slli_srli_srai' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5946' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_jalr_addi_slti_sltiu_xori_ori_andi' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5947' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_sb_sh_sw' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5948' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_sll_srl_sra' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5949' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_lui_auipc_jal_jalr_addi_add_sub' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5950' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_slti_blt_slt' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5951' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_sltiu_bltu_sltu' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5952' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_beq_bne_blt_bge_bltu_bgeu' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5953' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_lbu_lhu_lw' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5954' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_alu_reg_imm' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5955' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_alu_reg_reg' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5956' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_compare' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
  created $dff cell `$procdff$5957' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_insn_addr' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:763$1464'.
  created $dff cell `$procdff$5958' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\q_ascii_instr' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:763$1464'.
  created $dff cell `$procdff$5959' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\q_insn_imm' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:763$1464'.
  created $dff cell `$procdff$5960' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\q_insn_opcode' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:763$1464'.
  created $dff cell `$procdff$5961' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\q_insn_rs1' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:763$1464'.
  created $dff cell `$procdff$5962' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\q_insn_rs2' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:763$1464'.
  created $dff cell `$procdff$5963' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\q_insn_rd' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:763$1464'.
  created $dff cell `$procdff$5964' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_next' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:763$1464'.
  created $dff cell `$procdff$5965' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_valid_insn' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:763$1464'.
  created $dff cell `$procdff$5966' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\cached_ascii_instr' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:763$1464'.
  created $dff cell `$procdff$5967' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\cached_insn_imm' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:763$1464'.
  created $dff cell `$procdff$5968' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\cached_insn_opcode' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:763$1464'.
  created $dff cell `$procdff$5969' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\cached_insn_rs1' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:763$1464'.
  created $dff cell `$procdff$5970' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\cached_insn_rs2' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:763$1464'.
  created $dff cell `$procdff$5971' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\cached_insn_rd' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:763$1464'.
  created $dff cell `$procdff$5972' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_wdata' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:552$1439'.
  created $dff cell `$procdff$5973' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_addr' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:552$1439'.
  created $dff cell `$procdff$5974' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_wstrb' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:552$1439'.
  created $dff cell `$procdff$5975' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_instr' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:552$1439'.
  created $dff cell `$procdff$5976' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_valid' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:552$1439'.
  created $dff cell `$procdff$5977' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_state' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:552$1439'.
  created $dff cell `$procdff$5978' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_la_secondword' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:552$1439'.
  created $dff cell `$procdff$5979' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\prefetched_high_word' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:552$1439'.
  created $dff cell `$procdff$5980' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_16bit_buffer' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:552$1439'.
  created $dff cell `$procdff$5981' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\next_insn_opcode' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:417$1399'.
  created $dff cell `$procdff$5982' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_rdata_q' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:417$1399'.
  created $dff cell `$procdff$5983' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_la_firstword_reg' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:377$1391'.
  created $dff cell `$procdff$5984' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\last_mem_valid' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:377$1391'.
  created $dff cell `$procdff$5985' with positive edge clock.
Creating register for signal `$paramod\ram\WORDS=2048.\ready' using process `$paramod\ram\WORDS=2048.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:15$1285'.
  created $dff cell `$procdff$5986' with positive edge clock.
Creating register for signal `$paramod\ram\WORDS=2048.\rdata' using process `$paramod\ram\WORDS=2048.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:15$1285'.
  created $dff cell `$procdff$5987' with positive edge clock.
Creating register for signal `$paramod\ram\WORDS=2048.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1283_ADDR' using process `$paramod\ram\WORDS=2048.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:15$1285'.
  created $dff cell `$procdff$5988' with positive edge clock.
Creating register for signal `$paramod\ram\WORDS=2048.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1283_EN' using process `$paramod\ram\WORDS=2048.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:15$1285'.
  created $dff cell `$procdff$5989' with positive edge clock.
Creating register for signal `$paramod\ram\WORDS=2048.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1281_ADDR' using process `$paramod\ram\WORDS=2048.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:15$1285'.
  created $dff cell `$procdff$5990' with positive edge clock.
Creating register for signal `$paramod\ram\WORDS=2048.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1281_DATA' using process `$paramod\ram\WORDS=2048.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:15$1285'.
  created $dff cell `$procdff$5991' with positive edge clock.
Creating register for signal `$paramod\ram\WORDS=2048.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1281_EN' using process `$paramod\ram\WORDS=2048.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:15$1285'.
  created $dff cell `$procdff$5992' with positive edge clock.
Creating register for signal `$paramod\ram\WORDS=2048.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1282_DATA' using process `$paramod\ram\WORDS=2048.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:15$1285'.
  created $dff cell `$procdff$5993' with positive edge clock.
Creating register for signal `$paramod\ram\WORDS=2048.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1282_EN' using process `$paramod\ram\WORDS=2048.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:15$1285'.
  created $dff cell `$procdff$5994' with positive edge clock.
Creating register for signal `$paramod\ram\WORDS=2048.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1283_DATA' using process `$paramod\ram\WORDS=2048.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:15$1285'.
  created $dff cell `$procdff$5995' with positive edge clock.
Creating register for signal `$paramod\ram\WORDS=2048.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1282_ADDR' using process `$paramod\ram\WORDS=2048.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:15$1285'.
  created $dff cell `$procdff$5996' with positive edge clock.
Creating register for signal `$paramod\ram\WORDS=2048.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1284_ADDR' using process `$paramod\ram\WORDS=2048.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:15$1285'.
  created $dff cell `$procdff$5997' with positive edge clock.
Creating register for signal `$paramod\ram\WORDS=2048.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1284_DATA' using process `$paramod\ram\WORDS=2048.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:15$1285'.
  created $dff cell `$procdff$5998' with positive edge clock.
Creating register for signal `$paramod\ram\WORDS=2048.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1284_EN' using process `$paramod\ram\WORDS=2048.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:15$1285'.
  created $dff cell `$procdff$5999' with positive edge clock.
Creating register for signal `\simpleuart.\send_pattern' using process `\simpleuart.$proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:91$1103'.
  created $dff cell `$procdff$6000' with positive edge clock.
Creating register for signal `\simpleuart.\send_bitcnt' using process `\simpleuart.$proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:91$1103'.
  created $dff cell `$procdff$6001' with positive edge clock.
Creating register for signal `\simpleuart.\send_divcnt' using process `\simpleuart.$proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:91$1103'.
  created $dff cell `$procdff$6002' with positive edge clock.
Creating register for signal `\simpleuart.\send_dummy' using process `\simpleuart.$proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:91$1103'.
  created $dff cell `$procdff$6003' with positive edge clock.
Creating register for signal `\simpleuart.\recv_state' using process `\simpleuart.$proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:45$1094'.
  created $dff cell `$procdff$6004' with positive edge clock.
Creating register for signal `\simpleuart.\recv_divcnt' using process `\simpleuart.$proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:45$1094'.
  created $dff cell `$procdff$6005' with positive edge clock.
Creating register for signal `\simpleuart.\recv_pattern' using process `\simpleuart.$proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:45$1094'.
  created $dff cell `$procdff$6006' with positive edge clock.
Creating register for signal `\simpleuart.\recv_buf_data' using process `\simpleuart.$proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:45$1094'.
  created $dff cell `$procdff$6007' with positive edge clock.
Creating register for signal `\simpleuart.\recv_buf_valid' using process `\simpleuart.$proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:45$1094'.
  created $dff cell `$procdff$6008' with positive edge clock.
Creating register for signal `\simpleuart.\cfg_divider' using process `\simpleuart.$proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:28$1092'.
  created $dff cell `$procdff$6009' with positive edge clock.
Creating register for signal `\spimemio_xfer.\flash_csb' using process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:615$998'.
  created $dff cell `$procdff$6010' with positive edge clock.
Creating register for signal `\spimemio_xfer.\flash_clk' using process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:615$998'.
  created $dff cell `$procdff$6011' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_dspi' using process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:615$998'.
  created $dff cell `$procdff$6012' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_ddr' using process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:615$998'.
  created $dff cell `$procdff$6013' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_cont' using process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:615$998'.
  created $dff cell `$procdff$6014' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_qspi' using process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:615$998'.
  created $dff cell `$procdff$6015' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_rd' using process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:615$998'.
  created $dff cell `$procdff$6016' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_tag' using process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:615$998'.
  created $dff cell `$procdff$6017' with positive edge clock.
Creating register for signal `\spimemio_xfer.\obuffer' using process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:615$998'.
  created $dff cell `$procdff$6018' with positive edge clock.
Creating register for signal `\spimemio_xfer.\ibuffer' using process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:615$998'.
  created $dff cell `$procdff$6019' with positive edge clock.
Creating register for signal `\spimemio_xfer.\count' using process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:615$998'.
  created $dff cell `$procdff$6020' with positive edge clock.
Creating register for signal `\spimemio_xfer.\dummy_count' using process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:615$998'.
  created $dff cell `$procdff$6021' with positive edge clock.
Creating register for signal `\spimemio_xfer.\fetch' using process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:615$998'.
  created $dff cell `$procdff$6022' with positive edge clock.
Creating register for signal `\spimemio_xfer.\last_fetch' using process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:615$998'.
  created $dff cell `$procdff$6023' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_ddr_q' using process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:514$965'.
  created $dff cell `$procdff$6024' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_tag_q' using process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:514$965'.
  created $dff cell `$procdff$6025' with positive edge clock.
Creating register for signal `\spimemio.\state' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:283$944'.
  created $dff cell `$procdff$6026' with positive edge clock.
Creating register for signal `\spimemio.\rdata' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:283$944'.
  created $dff cell `$procdff$6027' with positive edge clock.
Creating register for signal `\spimemio.\din_tag' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:283$944'.
  created $dff cell `$procdff$6028' with positive edge clock.
Creating register for signal `\spimemio.\din_cont' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:283$944'.
  created $dff cell `$procdff$6029' with positive edge clock.
Creating register for signal `\spimemio.\din_qspi' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:283$944'.
  created $dff cell `$procdff$6030' with positive edge clock.
Creating register for signal `\spimemio.\din_ddr' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:283$944'.
  created $dff cell `$procdff$6031' with positive edge clock.
Creating register for signal `\spimemio.\din_rd' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:283$944'.
  created $dff cell `$procdff$6032' with positive edge clock.
Creating register for signal `\spimemio.\xfer_resetn' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:283$944'.
  created $dff cell `$procdff$6033' with positive edge clock.
Creating register for signal `\spimemio.\din_valid' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:283$944'.
  created $dff cell `$procdff$6034' with positive edge clock.
Creating register for signal `\spimemio.\din_data' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:283$944'.
  created $dff cell `$procdff$6035' with positive edge clock.
Creating register for signal `\spimemio.\buffer' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:283$944'.
  created $dff cell `$procdff$6036' with positive edge clock.
Creating register for signal `\spimemio.\rd_addr' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:283$944'.
  created $dff cell `$procdff$6037' with positive edge clock.
Creating register for signal `\spimemio.\rd_valid' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:283$944'.
  created $dff cell `$procdff$6038' with positive edge clock.
Creating register for signal `\spimemio.\rd_wait' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:283$944'.
  created $dff cell `$procdff$6039' with positive edge clock.
Creating register for signal `\spimemio.\rd_inc' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:283$944'.
  created $dff cell `$procdff$6040' with positive edge clock.
Creating register for signal `\spimemio.\xfer_io0_90' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:227$926'.
  created $dff cell `$procdff$6041' with negative edge clock.
Creating register for signal `\spimemio.\xfer_io1_90' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:227$926'.
  created $dff cell `$procdff$6042' with negative edge clock.
Creating register for signal `\spimemio.\xfer_io2_90' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:227$926'.
  created $dff cell `$procdff$6043' with negative edge clock.
Creating register for signal `\spimemio.\xfer_io3_90' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:227$926'.
  created $dff cell `$procdff$6044' with negative edge clock.
Creating register for signal `\spimemio.\softreset' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:175$922'.
  created $dff cell `$procdff$6045' with positive edge clock.
Creating register for signal `\spimemio.\config_en' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:175$922'.
  created $dff cell `$procdff$6046' with positive edge clock.
Creating register for signal `\spimemio.\config_ddr' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:175$922'.
  created $dff cell `$procdff$6047' with positive edge clock.
Creating register for signal `\spimemio.\config_qspi' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:175$922'.
  created $dff cell `$procdff$6048' with positive edge clock.
Creating register for signal `\spimemio.\config_cont' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:175$922'.
  created $dff cell `$procdff$6049' with positive edge clock.
Creating register for signal `\spimemio.\config_dummy' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:175$922'.
  created $dff cell `$procdff$6050' with positive edge clock.
Creating register for signal `\spimemio.\config_oe' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:175$922'.
  created $dff cell `$procdff$6051' with positive edge clock.
Creating register for signal `\spimemio.\config_csb' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:175$922'.
  created $dff cell `$procdff$6052' with positive edge clock.
Creating register for signal `\spimemio.\config_clk' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:175$922'.
  created $dff cell `$procdff$6053' with positive edge clock.
Creating register for signal `\spimemio.\config_do' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:175$922'.
  created $dff cell `$procdff$6054' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_wr' using process `\picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2396$829'.
  created $dff cell `$procdff$6055' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_rd' using process `\picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2396$829'.
  created $dff cell `$procdff$6056' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_ready' using process `\picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2396$829'.
  created $dff cell `$procdff$6057' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\dividend' using process `\picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2396$829'.
  created $dff cell `$procdff$6058' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\divisor' using process `\picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2396$829'.
  created $dff cell `$procdff$6059' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\quotient' using process `\picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2396$829'.
  created $dff cell `$procdff$6060' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\quotient_msk' using process `\picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2396$829'.
  created $dff cell `$procdff$6061' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\running' using process `\picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2396$829'.
  created $dff cell `$procdff$6062' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\outsign' using process `\picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2396$829'.
  created $dff cell `$procdff$6063' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_wait' using process `\picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2370$819'.
  created $dff cell `$procdff$6064' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_wait_q' using process `\picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2370$819'.
  created $dff cell `$procdff$6065' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_div' using process `\picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2370$819'.
  created $dff cell `$procdff$6066' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_divu' using process `\picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2370$819'.
  created $dff cell `$procdff$6067' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_rem' using process `\picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2370$819'.
  created $dff cell `$procdff$6068' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_remu' using process `\picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2370$819'.
  created $dff cell `$procdff$6069' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_wr' using process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2239$778'.
  created $dff cell `$procdff$6070' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_rd' using process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2239$778'.
  created $dff cell `$procdff$6071' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_ready' using process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2239$778'.
  created $dff cell `$procdff$6072' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rs1' using process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2205$773'.
  created $dff cell `$procdff$6073' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rs2' using process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2205$773'.
  created $dff cell `$procdff$6074' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rd' using process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2205$773'.
  created $dff cell `$procdff$6075' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rdx' using process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2205$773'.
  created $dff cell `$procdff$6076' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\mul_counter' using process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2205$773'.
  created $dff cell `$procdff$6077' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\mul_waiting' using process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2205$773'.
  created $dff cell `$procdff$6078' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\mul_finish' using process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2205$773'.
  created $dff cell `$procdff$6079' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_wait' using process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2153$729'.
  created $dff cell `$procdff$6080' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mulhsu' using process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2153$729'.
  created $dff cell `$procdff$6081' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_wait_q' using process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2153$729'.
  created $dff cell `$procdff$6082' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mul' using process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2153$729'.
  created $dff cell `$procdff$6083' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mulh' using process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2153$729'.
  created $dff cell `$procdff$6084' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mulhu' using process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2153$729'.
  created $dff cell `$procdff$6085' with positive edge clock.
Creating register for signal `\por.\rst_cnt' using process `\por.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/POR.sv:9$2'.
  created $dff cell `$procdff$6086' with positive edge clock.

21.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\hardware.$proc$micon/hardware.sv:92$1260'.
Removing empty process `hardware.$proc$micon/hardware.sv:92$1260'.
Found and cleaned up 60 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1805'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1324$1789'.
Found and cleaned up 1 empty switch in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1319$1783'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1319$1783'.
Found and cleaned up 2 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1291$1771'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1291$1771'.
Found and cleaned up 2 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1277$1766'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1277$1766'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1275$1765'.
Found and cleaned up 2 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1231$1743'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1231$1743'.
Found and cleaned up 8 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1168$1731'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1168$1731'.
Found and cleaned up 22 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1470'.
Found and cleaned up 3 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:794$1468'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:794$1468'.
Found and cleaned up 5 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:763$1464'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:763$1464'.
Found and cleaned up 47 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:687$1463'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:687$1463'.
Found and cleaned up 16 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:552$1439'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:552$1439'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1221$1991'.
Found and cleaned up 19 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:417$1399'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:417$1399'.
Found and cleaned up 3 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:388$1396'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:388$1396'.
Found and cleaned up 2 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:377$1391'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:377$1391'.
Found and cleaned up 1 empty switch in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:312$1317'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:312$1317'.
Found and cleaned up 4 empty switches in `$paramod\ram\WORDS=2048.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:15$1285'.
Removing empty process `$paramod\ram\WORDS=2048.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:15$1285'.
Found and cleaned up 5 empty switches in `\simpleuart.$proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:91$1103'.
Removing empty process `simpleuart.$proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:91$1103'.
Found and cleaned up 7 empty switches in `\simpleuart.$proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:45$1094'.
Removing empty process `simpleuart.$proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:45$1094'.
Found and cleaned up 5 empty switches in `\simpleuart.$proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:28$1092'.
Removing empty process `simpleuart.$proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:28$1092'.
Found and cleaned up 4 empty switches in `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:615$998'.
Removing empty process `spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:615$998'.
Found and cleaned up 5 empty switches in `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:525$974'.
Removing empty process `spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:525$974'.
Removing empty process `spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:514$965'.
Found and cleaned up 25 empty switches in `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:283$944'.
Removing empty process `spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:283$944'.
Removing empty process `spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:227$926'.
Found and cleaned up 5 empty switches in `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:175$922'.
Removing empty process `spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:175$922'.
Found and cleaned up 5 empty switches in `\picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2396$829'.
Removing empty process `picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2396$829'.
Found and cleaned up 2 empty switches in `\picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2370$819'.
Removing empty process `picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2370$819'.
Found and cleaned up 1 empty switch in `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2239$778'.
Removing empty process `picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2239$778'.
Found and cleaned up 5 empty switches in `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2205$773'.
Removing empty process `picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2205$773'.
Removing empty process `picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2181$735'.
Found and cleaned up 2 empty switches in `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2153$729'.
Removing empty process `picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2153$729'.
Removing empty process `por.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/POR.sv:7$5'.
Removing empty process `por.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/POR.sv:9$2'.
Cleaned up 269 empty switches.

21.4. Executing FLATTEN pass (flatten design).
Using template por for cells of type por.
Using template $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32 for cells of type $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Using template $paramod\ram\WORDS=2048 for cells of type $paramod\ram\WORDS=2048.
Using template InOut for cells of type InOut.
Using template spirom for cells of type spirom.
Using template In for cells of type In.
Using template Serial for cells of type Serial.
Using template Out for cells of type Out.
Using template picorv32_pcpi_div for cells of type picorv32_pcpi_div.
Using template picorv32_pcpi_mul for cells of type picorv32_pcpi_mul.
Using template spimemio for cells of type spimemio.
Using template simpleuart for cells of type simpleuart.
Using template spimemio_xfer for cells of type spimemio_xfer.
<suppressed ~16 debug messages>
No more expansions possible.
Deleting now unused module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Deleting now unused module $paramod\ram\WORDS=2048.
Deleting now unused module Serial.
Deleting now unused module simpleuart.
Deleting now unused module spimemio_xfer.
Deleting now unused module spimemio.
Deleting now unused module spirom.
Deleting now unused module picorv32_pcpi_div.
Deleting now unused module picorv32_pcpi_mul.
Deleting now unused module por.
Deleting now unused module Out.
Deleting now unused module InOut.
Deleting now unused module In.

21.5. Executing TRIBUF pass.

21.6. Executing DEMINOUT pass (demote inout ports to input or output).
Demoting inout port hardware.flash_clk to output.
Demoting inout port hardware.flash_csb to output.

21.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.
<suppressed ~679 debug messages>

21.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 279 unused cells and 2159 unused wires.
<suppressed ~345 debug messages>

21.9. Executing CHECK pass (checking for obvious problems).
checking module hardware..
found and reported 0 problems.

21.10. Executing OPT pass (performing simple optimizations).

21.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

21.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~1626 debug messages>
Removed a total of 542 cells.

21.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hardware..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $techmap\cpu.$procmux$3974: { \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [6:2] } -> { 1'0 \cpu.mem_rdata_latched [6:2] }
      Replacing known input bits on port A of cell $techmap\cpu.pcpi_mul.$procmux$5765: \cpu.pcpi_mul.mul_waiting -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2010.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2020.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2022.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2028.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2035.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2037.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2043.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2059.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2065.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2068.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2081.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2088.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2091.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2104.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2116.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2119.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2128.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2131.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2139.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2141.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2144.
    dead port 1/2 on $mux $techmap\cpu.$procmux$2158.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2160.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2162.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2165.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2178.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2180.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2183.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2195.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2198.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2205.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2207.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2210.
    dead port 1/2 on $mux $techmap\cpu.$procmux$2233.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2235.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2237.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2240.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2262.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2264.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2267.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2286.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2288.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2291.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2310.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2312.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2315.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2336.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2339.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2353.
    dead port 1/2 on $mux $techmap\cpu.$procmux$2356.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2358.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2360.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2363.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2373.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2378.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2381.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2404.
    dead port 1/2 on $mux $techmap\cpu.$procmux$2407.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2409.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2411.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2414.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2426.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2429.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2472.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2485.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2498.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2520.
    dead port 2/11 on $pmux $techmap\cpu.$procmux$2758.
    dead port 1/4 on $pmux $techmap\cpu.$procmux$3037.
    dead port 1/3 on $pmux $techmap\cpu.$procmux$3052.
    dead port 2/12 on $pmux $techmap\cpu.$procmux$3056.
    dead port 1/4 on $pmux $techmap\cpu.$procmux$3240.
    dead port 1/3 on $pmux $techmap\cpu.$procmux$3252.
    dead port 2/12 on $pmux $techmap\cpu.$procmux$3256.
    dead port 2/11 on $pmux $techmap\cpu.$procmux$3441.
    dead port 2/2 on $mux $techmap\cpu.$procmux$3657.
    dead port 2/2 on $mux $techmap\cpu.$procmux$3666.
    dead port 2/2 on $mux $techmap\cpu.$procmux$4803.
    dead port 2/2 on $mux $techmap\cpu.$procmux$4810.
    dead port 3/4 on $pmux $techmap\cpu.$procmux$4836.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5090.
    dead port 1/4 on $pmux $techmap\rom.rom.xfer.$procmux$5092.
    dead port 2/4 on $pmux $techmap\rom.rom.xfer.$procmux$5092.
    dead port 3/4 on $pmux $techmap\rom.rom.xfer.$procmux$5092.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5096.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5103.
    dead port 1/4 on $pmux $techmap\rom.rom.xfer.$procmux$5105.
    dead port 2/4 on $pmux $techmap\rom.rom.xfer.$procmux$5105.
    dead port 3/4 on $pmux $techmap\rom.rom.xfer.$procmux$5105.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5109.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5129.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5131.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5140.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5142.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5164.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5166.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5176.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5178.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5188.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5198.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5208.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5218.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5228.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5238.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5246.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5254.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5262.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5270.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5280.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5290.
Removed 110 multiplexer ports.
<suppressed ~294 debug messages>

21.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hardware.
    New input vector for $reduce_or cell $techmap\serial0.$reduce_or$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:133$1114: { \serial0.dat_ready \serial0.div_ready }
    New input vector for $reduce_or cell $techmap\rom.rom.xfer.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:571$983: { \rom.rom.xfer.count [0] \rom.rom.xfer.count [1] \rom.rom.xfer.count [2] \rom.rom.xfer.count [3] }
    New input vector for $reduce_or cell $techmap\rom.rom.xfer.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:551$976: { \rom.rom.xfer.count [0] \rom.rom.xfer.count [1] \rom.rom.xfer.count [2] \rom.rom.xfer.count [3] }
    New input vector for $reduce_or cell $techmap\cpu.pcpi_mul.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2147$725: { \cpu.pcpi_mul.instr_mulhsu \cpu.pcpi_mul.instr_mulh }
    New input vector for $reduce_or cell $techmap\cpu.pcpi_mul.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2146$724: { \cpu.pcpi_mul.instr_mulhu \cpu.pcpi_mul.instr_mulhsu \cpu.pcpi_mul.instr_mulh }
    New input vector for $reduce_or cell $techmap\cpu.pcpi_mul.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2145$723: { \cpu.pcpi_mul.instr_mulhu \cpu.pcpi_mul.instr_mulhsu \cpu.pcpi_mul.instr_mulh \cpu.pcpi_mul.instr_mul }
    New input vector for $reduce_or cell $techmap\cpu.pcpi_div.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2408$844: { \cpu.reg_op2 [0] \cpu.reg_op2 [1] \cpu.reg_op2 [2] \cpu.reg_op2 [3] \cpu.reg_op2 [4] \cpu.reg_op2 [5] \cpu.reg_op2 [6] \cpu.reg_op2 [7] \cpu.reg_op2 [8] \cpu.reg_op2 [9] \cpu.reg_op2 [10] \cpu.reg_op2 [11] \cpu.reg_op2 [12] \cpu.reg_op2 [13] \cpu.reg_op2 [14] \cpu.reg_op2 [15] \cpu.reg_op2 [16] \cpu.reg_op2 [17] \cpu.reg_op2 [18] \cpu.reg_op2 [19] \cpu.reg_op2 [20] \cpu.reg_op2 [21] \cpu.reg_op2 [22] \cpu.reg_op2 [23] \cpu.reg_op2 [24] \cpu.reg_op2 [25] \cpu.reg_op2 [26] \cpu.reg_op2 [27] \cpu.reg_op2 [28] \cpu.reg_op2 [29] \cpu.reg_op2 [30] \cpu.reg_op2 [31] }
    New input vector for $reduce_or cell $techmap\cpu.pcpi_div.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2365$816: { \cpu.pcpi_div.instr_remu \cpu.pcpi_div.instr_rem \cpu.pcpi_div.instr_divu \cpu.pcpi_div.instr_div }
    New input vector for $reduce_or cell $techmap\cpu.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:891$1508: { \cpu.mem_rdata_latched [5] \cpu.mem_rdata_latched [6] \cpu.mem_rdata_latched [7] \cpu.mem_rdata_latched [8] \cpu.mem_rdata_latched [9] \cpu.mem_rdata_latched [10] \cpu.mem_rdata_latched [11] \cpu.mem_rdata_latched [12] }
    New input vector for $reduce_or cell $techmap\cpu.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:849$1476: { \cpu.is_beq_bne_blt_bge_bltu_bgeu \cpu.instr_sltu \cpu.instr_slt \cpu.instr_sltiu \cpu.instr_slti }
    New input vector for $reduce_or cell $techmap\cpu.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:848$1475: { \cpu.instr_lhu \cpu.instr_lbu \cpu.instr_lw }
    New input vector for $reduce_or cell $techmap\cpu.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:847$1474: { \cpu.instr_sltu \cpu.instr_sltiu \cpu.instr_bltu }
    New input vector for $reduce_or cell $techmap\cpu.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:846$1473: { \cpu.instr_slt \cpu.instr_slti \cpu.instr_blt }
    New input vector for $reduce_or cell $techmap\cpu.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:845$1472: { \cpu.instr_sub \cpu.instr_add \cpu.instr_addi \cpu.instr_jalr \cpu.instr_jal \cpu.instr_auipc \cpu.instr_lui }
    New input vector for $reduce_or cell $techmap\cpu.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:844$1471: { \cpu.instr_jal \cpu.instr_auipc \cpu.instr_lui }
    New input vector for $reduce_or cell $techmap\cpu.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:674$1462: { \cpu.instr_rdinstrh \cpu.instr_rdinstr \cpu.instr_rdcycleh \cpu.instr_rdcycle }
    New input vector for $reduce_or cell $techmap\cpu.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:363$1346: { \cpu.mem_state [0] \cpu.mem_state [1] }
    New input vector for $reduce_or cell $techmap\cpu.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:316$1325: { \cpu.pcpi_div.pcpi_ready \cpu.pcpi_mul.pcpi_ready }
    New input vector for $reduce_or cell $techmap\cpu.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:315$1321: { \cpu.pcpi_div.pcpi_wait \cpu.pcpi_mul.pcpi_wait }
    New input vector for $reduce_or cell $techmap\cpu.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1520$1853: { $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1782_Y [0] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1782_Y [1] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1782_Y [2] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1782_Y [3] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1782_Y [4] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1782_Y [5] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1782_Y [6] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1782_Y [7] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1782_Y [8] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1782_Y [9] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1782_Y [10] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1782_Y [11] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1782_Y [12] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1782_Y [13] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1782_Y [14] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1782_Y [15] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1782_Y [16] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1782_Y [17] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1782_Y [18] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1782_Y [19] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1782_Y [20] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1782_Y [21] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1782_Y [22] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1782_Y [23] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1782_Y [24] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1782_Y [25] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1782_Y [26] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1782_Y [27] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1782_Y [28] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1782_Y [29] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1782_Y [30] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1782_Y [31] }
    New input vector for $reduce_or cell $techmap\cpu.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1109$1729: { \cpu.is_alu_reg_imm \cpu.is_lb_lh_lw_lbu_lhu \cpu.instr_jalr }
    New input vector for $reduce_or cell $techmap\cpu.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1107$1727: { \cpu.instr_auipc \cpu.instr_lui }
    New input vector for $reduce_or cell $techmap\cpu.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1092$1713: { $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1044$1583_Y $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1034$1567_Y $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1030$1561_Y $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1029$1559_Y $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1027$1555_Y $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1025$1551_Y }
    New input vector for $reduce_or cell $techmap\cpu.$procmux$2759_ANY: { \cpu.is_jalr_addi_slti_sltiu_xori_ori_andi \cpu.is_slli_srli_srai }
    New input vector for $reduce_or cell $reduce_or$micon/hardware.sv:139$1262: { \rom_cfg_ready \serial0.dat_ready \serial0.div_ready \ram.ready \rom.rom.ready }
    New input vector for $reduce_and cell $techmap\por.$reduce_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/POR.sv:8$1: { \por.rst_cnt [0] \por.rst_cnt [1] \por.rst_cnt [2] \por.rst_cnt [3] \por.rst_cnt [4] \por.rst_cnt [5] }
    New input vector for $reduce_and cell $techmap\cpu.$reduce_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:597$1455: { \cpu.mem_rdata [0] \cpu.mem_rdata [1] }
    New input vector for $reduce_and cell $techmap\cpu.$reduce_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:364$1356: { \cpu.mem_rdata_latched [0] \cpu.mem_rdata_latched [1] }
    New input vector for $reduce_and cell $techmap\cpu.$reduce_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:363$1351: { \cpu.mem_state [0] \cpu.mem_state [1] }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$2094: { $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1295$1772_Y $auto$opt_reduce.cc:132:opt_mux$6088 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$2049: { $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1295$1772_Y $auto$opt_reduce.cc:132:opt_mux$6090 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$2462: { $techmap\cpu.$procmux$2051_CMP $auto$opt_reduce.cc:132:opt_mux$6092 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$2475: { $auto$opt_reduce.cc:132:opt_mux$6094 $techmap\cpu.$procmux$2050_CMP }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$2488: { $techmap\cpu.$procmux$2053_CMP $auto$opt_reduce.cc:132:opt_mux$6096 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$2715: { \cpu.instr_trap \cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh $auto$opt_reduce.cc:132:opt_mux$6098 \cpu.instr_retirq \cpu.instr_maskirq \cpu.instr_timer }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$2758: $auto$opt_reduce.cc:132:opt_mux$6100
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$2946: { $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1295$1772_Y $techmap\cpu.$procmux$2055_CMP $techmap\cpu.$procmux$2054_CMP $techmap\cpu.$procmux$2053_CMP $auto$opt_reduce.cc:132:opt_mux$6102 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$2969: { \cpu.instr_trap $auto$opt_reduce.cc:132:opt_mux$6104 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$3056: { \cpu.instr_trap $auto$opt_reduce.cc:132:opt_mux$6108 $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1678$1896_Y $auto$opt_reduce.cc:132:opt_mux$6106 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$3230: { $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1295$1772_Y $techmap\cpu.$procmux$2055_CMP $techmap\cpu.$procmux$2054_CMP $techmap\cpu.$procmux$2052_CMP }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$3256: { \cpu.instr_trap $auto$opt_reduce.cc:132:opt_mux$6112 $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1678$1896_Y $auto$opt_reduce.cc:132:opt_mux$6110 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$3441: { \cpu.is_lui_auipc_jal $auto$opt_reduce.cc:132:opt_mux$6114 $techmap\cpu.$procmux$2759_CTRL }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$3491: { \cpu.is_lui_auipc_jal $auto$opt_reduce.cc:132:opt_mux$6116 }
    Consolidated identical input bits for $mux cell $techmap\cpu.$procmux$3644:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_EN[31:0]$1786
      New ports: A=1'0, B=1'1, Y=$techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_EN[31:0]$1786 [0]
      New connections: $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_EN[31:0]$1786 [31:1] = { $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_EN[31:0]$1786 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_EN[31:0]$1786 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_EN[31:0]$1786 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_EN[31:0]$1786 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_EN[31:0]$1786 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_EN[31:0]$1786 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_EN[31:0]$1786 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_EN[31:0]$1786 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_EN[31:0]$1786 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_EN[31:0]$1786 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_EN[31:0]$1786 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_EN[31:0]$1786 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_EN[31:0]$1786 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_EN[31:0]$1786 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_EN[31:0]$1786 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_EN[31:0]$1786 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_EN[31:0]$1786 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_EN[31:0]$1786 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_EN[31:0]$1786 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_EN[31:0]$1786 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_EN[31:0]$1786 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_EN[31:0]$1786 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_EN[31:0]$1786 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_EN[31:0]$1786 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_EN[31:0]$1786 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_EN[31:0]$1786 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_EN[31:0]$1786 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_EN[31:0]$1786 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_EN[31:0]$1786 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_EN[31:0]$1786 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1316_EN[31:0]$1786 [0] }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$3652: $auto$opt_reduce.cc:132:opt_mux$6118
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$3736: { $techmap\cpu.$procmux$3745_CMP $auto$opt_reduce.cc:132:opt_mux$6120 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$3751: $auto$opt_reduce.cc:132:opt_mux$6122
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$3819: { $techmap\cpu.$procmux$3816_CMP $techmap\cpu.$procmux$3834_CMP $techmap\cpu.$procmux$3745_CMP $auto$opt_reduce.cc:132:opt_mux$6124 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$3837: { $techmap\cpu.$procmux$3816_CMP $auto$opt_reduce.cc:132:opt_mux$6126 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$3885: { $auto$opt_reduce.cc:132:opt_mux$6128 $techmap\cpu.$procmux$3834_CMP $techmap\cpu.$procmux$3745_CMP }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$3906: $auto$opt_reduce.cc:132:opt_mux$6130
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$4027: { $techmap\cpu.$procmux$4035_CMP $auto$opt_reduce.cc:132:opt_mux$6132 $techmap\cpu.$procmux$3834_CMP $techmap\cpu.$procmux$3745_CMP }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$4039: $auto$opt_reduce.cc:132:opt_mux$6134
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$4195: $auto$opt_reduce.cc:132:opt_mux$6136
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$4582: { $techmap\cpu.$procmux$3745_CMP $auto$opt_reduce.cc:132:opt_mux$6138 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$4597: { $techmap\cpu.$procmux$3745_CMP $auto$opt_reduce.cc:132:opt_mux$6140 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$4615: $auto$opt_reduce.cc:132:opt_mux$6142
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$4628: $auto$opt_reduce.cc:132:opt_mux$6144
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$4653: { $auto$opt_reduce.cc:132:opt_mux$6146 $techmap\cpu.$procmux$3834_CMP $techmap\cpu.$procmux$3745_CMP }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$4688: { $techmap\cpu.$procmux$3816_CMP $techmap\cpu.$procmux$3745_CMP $auto$opt_reduce.cc:132:opt_mux$6148 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$4703: { $techmap\cpu.$procmux$3834_CMP $techmap\cpu.$procmux$3745_CMP $auto$opt_reduce.cc:132:opt_mux$6150 $techmap\cpu.$procmux$3737_CMP }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$4730: { $techmap\cpu.$procmux$3816_CMP $auto$opt_reduce.cc:132:opt_mux$6152 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$4743: $auto$opt_reduce.cc:132:opt_mux$6154
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$4769: { $auto$opt_reduce.cc:132:opt_mux$6158 $techmap\cpu.$procmux$3834_CMP $techmap\cpu.$procmux$3745_CMP $auto$opt_reduce.cc:132:opt_mux$6156 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$4788: { $techmap\cpu.$procmux$3816_CMP $auto$opt_reduce.cc:132:opt_mux$6160 }
    Consolidated identical input bits for $mux cell $techmap\ram.$procmux$4844:
      Old ports: A=0, B=255, Y=$techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1281_EN[31:0]$1290
      New ports: A=1'0, B=1'1, Y=$techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1281_EN[31:0]$1290 [0]
      New connections: $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1281_EN[31:0]$1290 [31:1] = { 24'000000000000000000000000 $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1281_EN[31:0]$1290 [0] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1281_EN[31:0]$1290 [0] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1281_EN[31:0]$1290 [0] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1281_EN[31:0]$1290 [0] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1281_EN[31:0]$1290 [0] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1281_EN[31:0]$1290 [0] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1281_EN[31:0]$1290 [0] }
    Consolidated identical input bits for $mux cell $techmap\ram.$procmux$4850:
      Old ports: A=0, B=65280, Y=$techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1282_EN[31:0]$1292
      New ports: A=1'0, B=1'1, Y=$techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1282_EN[31:0]$1292 [8]
      New connections: { $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1282_EN[31:0]$1292 [31:9] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1282_EN[31:0]$1292 [7:0] } = { 16'0000000000000000 $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1282_EN[31:0]$1292 [8] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1282_EN[31:0]$1292 [8] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1282_EN[31:0]$1292 [8] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1282_EN[31:0]$1292 [8] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1282_EN[31:0]$1292 [8] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1282_EN[31:0]$1292 [8] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1282_EN[31:0]$1292 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $techmap\ram.$procmux$4856:
      Old ports: A=0, B=16711680, Y=$techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1283_EN[31:0]$1287
      New ports: A=1'0, B=1'1, Y=$techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1283_EN[31:0]$1287 [16]
      New connections: { $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1283_EN[31:0]$1287 [31:17] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1283_EN[31:0]$1287 [15:0] } = { 8'00000000 $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1283_EN[31:0]$1287 [16] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1283_EN[31:0]$1287 [16] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1283_EN[31:0]$1287 [16] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1283_EN[31:0]$1287 [16] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1283_EN[31:0]$1287 [16] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1283_EN[31:0]$1287 [16] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1283_EN[31:0]$1287 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $techmap\ram.$procmux$4862:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1284_EN[31:0]$1297
      New ports: A=1'0, B=1'1, Y=$techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1284_EN[31:0]$1297 [24]
      New connections: { $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1284_EN[31:0]$1297 [31:25] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1284_EN[31:0]$1297 [23:0] } = { $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1284_EN[31:0]$1297 [24] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1284_EN[31:0]$1297 [24] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1284_EN[31:0]$1297 [24] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1284_EN[31:0]$1297 [24] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1284_EN[31:0]$1297 [24] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1284_EN[31:0]$1297 [24] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1284_EN[31:0]$1297 [24] 24'000000000000000000000000 }
    New ctrl vector for $pmux cell $techmap\rom.rom.$procmux$5522: { $techmap\rom.rom.$procmux$5428_CMP $auto$opt_reduce.cc:132:opt_mux$6162 $techmap\rom.rom.$procmux$5414_CMP $techmap\rom.rom.$procmux$5411_CMP $techmap\rom.rom.$procmux$5408_CMP $techmap\rom.rom.$procmux$5405_CMP }
    New ctrl vector for $pmux cell $techmap\rom.rom.xfer.$procmux$5079: $auto$opt_reduce.cc:132:opt_mux$6164
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$2071: { $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1295$1772_Y $techmap\cpu.$procmux$2055_CMP $techmap\cpu.$procmux$2054_CMP $auto$opt_reduce.cc:132:opt_mux$6166 }
    New ctrl vector for $pmux cell $techmap\rom.rom.xfer.$procmux$5224: { $techmap\rom.rom.xfer.$procmux$5082_CMP $auto$opt_reduce.cc:132:opt_mux$6168 }
    New ctrl vector for $pmux cell $techmap\rom.rom.xfer.$procmux$5234: { $techmap\rom.rom.xfer.$procmux$5082_CMP $auto$opt_reduce.cc:132:opt_mux$6170 }
    New ctrl vector for $pmux cell $techmap\rom.rom.xfer.$procmux$5243: $auto$opt_reduce.cc:132:opt_mux$6172
    New ctrl vector for $pmux cell $techmap\rom.rom.xfer.$procmux$5251: $auto$opt_reduce.cc:132:opt_mux$6174
    New ctrl vector for $pmux cell $techmap\rom.rom.xfer.$procmux$5259: $auto$opt_reduce.cc:132:opt_mux$6176
    New ctrl vector for $pmux cell $techmap\rom.rom.xfer.$procmux$5267: $auto$opt_reduce.cc:132:opt_mux$6178
    New ctrl vector for $pmux cell $techmap\rom.rom.xfer.$procmux$5276: { $techmap\rom.rom.xfer.$procmux$5082_CMP $auto$opt_reduce.cc:132:opt_mux$6180 }
    New ctrl vector for $pmux cell $techmap\rom.rom.xfer.$procmux$5286: { $techmap\rom.rom.xfer.$procmux$5082_CMP $auto$opt_reduce.cc:132:opt_mux$6182 }
    New ctrl vector for $pmux cell $techmap\serial0.uart.$procmux$4930: $auto$opt_reduce.cc:132:opt_mux$6184
    New input vector for $reduce_or cell $reduce_or$micon/hardware.sv:139$1262: { \rom_cfg_ready \ram.ready \serial0.dat_ready \serial0.div_ready \rom.rom.ready }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6091: { $techmap\cpu.$procmux$2057_CMP $techmap\cpu.$procmux$2055_CMP $techmap\cpu.$procmux$2054_CMP $techmap\cpu.$procmux$2053_CMP $techmap\cpu.$procmux$2052_CMP $techmap\cpu.$procmux$2050_CMP $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1295$1772_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6093: { $techmap\cpu.$procmux$2057_CMP $techmap\cpu.$procmux$2055_CMP $techmap\cpu.$procmux$2054_CMP $techmap\cpu.$procmux$2053_CMP $techmap\cpu.$procmux$2052_CMP $techmap\cpu.$procmux$2051_CMP $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1295$1772_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6095: { $techmap\cpu.$procmux$2057_CMP $techmap\cpu.$procmux$2055_CMP $techmap\cpu.$procmux$2054_CMP $techmap\cpu.$procmux$2052_CMP $techmap\cpu.$procmux$2051_CMP $techmap\cpu.$procmux$2050_CMP $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1295$1772_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6097: { \cpu.instr_setq \cpu.instr_getq }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6099: { \cpu.is_jalr_addi_slti_sltiu_xori_ori_andi \cpu.is_slli_srli_srai $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1678$1896_Y \cpu.instr_rdinstrh \cpu.instr_rdinstr \cpu.instr_rdcycleh \cpu.instr_rdcycle \cpu.is_lui_auipc_jal \cpu.instr_timer \cpu.instr_maskirq \cpu.instr_retirq \cpu.instr_setq \cpu.instr_getq }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6103: { \cpu.instr_rdinstrh \cpu.instr_rdinstr \cpu.instr_rdcycleh \cpu.instr_rdcycle \cpu.instr_timer \cpu.instr_maskirq \cpu.instr_retirq \cpu.instr_setq \cpu.instr_getq }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6105: { \cpu.is_jalr_addi_slti_sltiu_xori_ori_andi \cpu.is_slli_srli_srai \cpu.is_lui_auipc_jal }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6107: { \cpu.instr_rdinstrh \cpu.instr_rdinstr \cpu.instr_rdcycleh \cpu.instr_rdcycle \cpu.instr_timer \cpu.instr_maskirq \cpu.instr_retirq \cpu.instr_setq \cpu.instr_getq }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6109: { \cpu.is_jalr_addi_slti_sltiu_xori_ori_andi \cpu.is_slli_srli_srai \cpu.is_lui_auipc_jal }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6111: { \cpu.instr_rdinstrh \cpu.instr_rdinstr \cpu.instr_rdcycleh \cpu.instr_rdcycle \cpu.instr_timer \cpu.instr_maskirq \cpu.instr_retirq \cpu.instr_setq \cpu.instr_getq }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6113: { $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1678$1896_Y \cpu.instr_rdinstrh \cpu.instr_rdinstr \cpu.instr_rdcycleh \cpu.instr_rdcycle \cpu.instr_timer \cpu.instr_maskirq \cpu.instr_retirq \cpu.instr_setq \cpu.instr_getq }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6115: { \cpu.instr_rdinstrh \cpu.instr_rdinstr \cpu.instr_rdcycleh \cpu.instr_rdcycle \cpu.instr_timer \cpu.instr_maskirq \cpu.instr_retirq \cpu.instr_setq \cpu.instr_getq }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6117: { $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1302$1776_Y \cpu.latched_branch \cpu.irq_state [0] \cpu.irq_state [1] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6135: { $techmap\cpu.$procmux$4196_CMP $techmap\cpu.$procmux$4035_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6139: { $techmap\cpu.$procmux$3834_CMP $techmap\cpu.$procmux$3816_CMP $techmap\cpu.$procmux$3753_CMP $techmap\cpu.$procmux$3738_CMP $techmap\cpu.$procmux$3737_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6161: { $techmap\rom.rom.$procmux$5437_CMP $techmap\rom.rom.$procmux$5434_CMP $techmap\rom.rom.$procmux$5423_CMP $techmap\rom.rom.$procmux$5420_CMP $techmap\rom.rom.$procmux$5417_CMP $techmap\rom.rom.$procmux$5375_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6099: { $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1678$1896_Y \cpu.is_jalr_addi_slti_sltiu_xori_ori_andi \cpu.is_slli_srli_srai \cpu.is_lui_auipc_jal \cpu.instr_timer \cpu.instr_maskirq \cpu.instr_retirq \cpu.instr_setq \cpu.instr_getq \cpu.instr_rdinstrh \cpu.instr_rdinstr \cpu.instr_rdcycleh \cpu.instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6103: { \cpu.instr_timer \cpu.instr_maskirq \cpu.instr_retirq \cpu.instr_setq \cpu.instr_getq \cpu.instr_rdinstrh \cpu.instr_rdinstr \cpu.instr_rdcycleh \cpu.instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6107: { \cpu.instr_timer \cpu.instr_maskirq \cpu.instr_retirq \cpu.instr_setq \cpu.instr_getq \cpu.instr_rdinstrh \cpu.instr_rdinstr \cpu.instr_rdcycleh \cpu.instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6111: { \cpu.instr_timer \cpu.instr_maskirq \cpu.instr_retirq \cpu.instr_setq \cpu.instr_getq \cpu.instr_rdinstrh \cpu.instr_rdinstr \cpu.instr_rdcycleh \cpu.instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6113: { $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1678$1896_Y \cpu.instr_timer \cpu.instr_maskirq \cpu.instr_retirq \cpu.instr_setq \cpu.instr_getq \cpu.instr_rdinstrh \cpu.instr_rdinstr \cpu.instr_rdcycleh \cpu.instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6115: { \cpu.instr_timer \cpu.instr_maskirq \cpu.instr_retirq \cpu.instr_setq \cpu.instr_getq \cpu.instr_rdinstrh \cpu.instr_rdinstr \cpu.instr_rdcycleh \cpu.instr_rdcycle }
  Optimizing cells in module \hardware.
Performed a total of 104 changes.

21.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~234 debug messages>
Removed a total of 78 cells.

21.10.6. Executing OPT_RMDFF pass (remove dff with constant values).

21.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 0 unused cells and 714 unused wires.
<suppressed ~1 debug messages>

21.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

21.10.9. Rerunning OPT passes. (Maybe there is more to do..)

21.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hardware..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $techmap\cpu.$procmux$4841: { \cpu.pcpi_mul.pcpi_wr \cpu.pcpi_div.pcpi_wr } -> 2'11
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~301 debug messages>

21.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hardware.
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$2071: { $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1295$1772_Y $auto$opt_reduce.cc:132:opt_mux$6186 $auto$opt_reduce.cc:132:opt_mux$6166 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$2566: $auto$opt_reduce.cc:132:opt_mux$6188
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$2583: { $techmap\cpu.$procmux$2053_CMP $auto$opt_reduce.cc:132:opt_mux$6190 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$3015: { $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1295$1772_Y $techmap\cpu.$procmux$2055_CMP $techmap\cpu.$procmux$2054_CMP $techmap\cpu.$procmux$2053_CMP $techmap\cpu.$procmux$2052_CMP $auto$opt_reduce.cc:132:opt_mux$6192 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$3619: $auto$opt_reduce.cc:132:opt_mux$6194
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$3921: $auto$opt_reduce.cc:132:opt_mux$6196
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$4626: { $techmap\cpu.$procmux$3750_CMP $auto$opt_reduce.cc:132:opt_mux$6198 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$4841: $auto$opt_reduce.cc:132:opt_mux$6200
    New ctrl vector for $pmux cell $techmap\rom.rom.$procmux$5354: $auto$opt_reduce.cc:132:opt_mux$6202
    New ctrl vector for $pmux cell $techmap\rom.rom.$procmux$5404: { $techmap\rom.rom.$procmux$5428_CMP $auto$opt_reduce.cc:132:opt_mux$6204 $techmap\rom.rom.$procmux$5405_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6195: { $techmap\cpu.$procmux$3818_CMP $techmap\cpu.$procmux$3754_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6197: { $techmap\cpu.$procmux$3818_CMP $techmap\cpu.$procmux$3754_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6199: { \cpu.pcpi_div.pcpi_wr \cpu.pcpi_mul.pcpi_wr }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6203: { $techmap\rom.rom.$procmux$5437_CMP $techmap\rom.rom.$procmux$5434_CMP $techmap\rom.rom.$procmux$5423_CMP $techmap\rom.rom.$procmux$5420_CMP $techmap\rom.rom.$procmux$5417_CMP $techmap\rom.rom.$procmux$5414_CMP $techmap\rom.rom.$procmux$5411_CMP $techmap\rom.rom.$procmux$5408_CMP $techmap\rom.rom.$procmux$5375_CMP }
  Optimizing cells in module \hardware.
Performed a total of 14 changes.

21.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

21.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

21.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

21.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

21.10.16. Rerunning OPT passes. (Maybe there is more to do..)

21.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hardware..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~301 debug messages>

21.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hardware.
Performed a total of 0 changes.

21.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

21.10.20. Executing OPT_RMDFF pass (remove dff with constant values).

21.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

21.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

21.10.23. Rerunning OPT passes. (Maybe there is more to do..)

21.10.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hardware..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $techmap\cpu.$procmux$4841.
Removed 1 multiplexer ports.
<suppressed ~301 debug messages>

21.10.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hardware.
Performed a total of 0 changes.

21.10.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
Removed a total of 0 cells.

21.10.27. Executing OPT_RMDFF pass (remove dff with constant values).

21.10.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..

21.10.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

21.10.30. Rerunning OPT passes. (Maybe there is more to do..)

21.10.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hardware..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~301 debug messages>

21.10.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hardware.
Performed a total of 0 changes.

21.10.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
Removed a total of 0 cells.

21.10.34. Executing OPT_RMDFF pass (remove dff with constant values).

21.10.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..

21.10.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

21.10.37. Finished OPT passes. (There is nothing left to do.)

21.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 11 address bits (of 22) from memory read port hardware.$techmap\ram.$memrd$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:17$1298 (ram.mem).
Removed top 11 address bits (of 22) from memory write port hardware.$techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1299 (ram.mem).
Removed top 11 address bits (of 22) from memory write port hardware.$techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1300 (ram.mem).
Removed top 11 address bits (of 22) from memory write port hardware.$techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1301 (ram.mem).
Removed top 11 address bits (of 22) from memory write port hardware.$techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1302 (ram.mem).
Removed top 1 bits (of 4) from port A of cell hardware.$le$micon/hardware.sv:200$1273 ($le).
Removed top 6 bits (of 8) from port B of cell hardware.$eq$micon/hardware.sv:204$1276 ($eq).
Removed top 6 bits (of 8) from port B of cell hardware.$eq$micon/hardware.sv:258$1279 ($eq).
Removed top 5 bits (of 6) from port B of cell hardware.$techmap\por.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/POR.sv:9$4 ($add).
Removed top 31 bits (of 32) from FF cell hardware.$techmap\cpu.$procdff$5887 ($dff).
Removed top 16 bits (of 32) from mux cell hardware.$techmap\cpu.$procmux$4807 ($pmux).
Removed top 1 bits (of 2) from port B of cell hardware.$techmap\cpu.$procmux$4801_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell hardware.$techmap\cpu.$procmux$4798 ($pmux).
Removed top 2 bits (of 6) from mux cell hardware.$techmap\cpu.$procmux$4782 ($mux).
Removed top 1 bits (of 2) from port B of cell hardware.$techmap\cpu.$procmux$4467_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell hardware.$techmap\cpu.$procmux$4035_CMP0 ($eq).
Removed top 1 bits (of 6) from mux cell hardware.$techmap\cpu.$procmux$4031 ($mux).
Removed top 1 bits (of 6) from mux cell hardware.$techmap\cpu.$procmux$4013 ($mux).
Removed top 1 bits (of 6) from mux cell hardware.$techmap\cpu.$procmux$4010 ($mux).
Removed top 1 bits (of 6) from mux cell hardware.$techmap\cpu.$procmux$4002 ($mux).
Removed top 1 bits (of 6) from mux cell hardware.$techmap\cpu.$procmux$3974 ($mux).
Removed top 1 bits (of 6) from mux cell hardware.$techmap\cpu.$procmux$3969 ($mux).
Removed top 1 bits (of 3) from port B of cell hardware.$techmap\cpu.$procmux$3834_CMP0 ($eq).
Removed top 3 bits (of 5) from mux cell hardware.$techmap\cpu.$procmux$3811 ($mux).
Removed top 1 bits (of 3) from port B of cell hardware.$techmap\cpu.$procmux$3753_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell hardware.$techmap\cpu.$procmux$3750_CMP0 ($eq).
Removed cell hardware.$techmap\cpu.$procmux$3669 ($mux).
Removed cell hardware.$techmap\cpu.$procmux$3648 ($mux).
Removed cell hardware.$techmap\cpu.$procmux$3646 ($mux).
Removed top 4 bits (of 8) from mux cell hardware.$techmap\cpu.$procmux$3052 ($mux).
Removed cell hardware.$techmap\cpu.$procmux$2771 ($mux).
Removed cell hardware.$techmap\cpu.$procmux$2758 ($mux).
Removed cell hardware.$techmap\cpu.$procmux$2752 ($mux).
Removed cell hardware.$techmap\cpu.$procmux$2739 ($mux).
Removed cell hardware.$techmap\cpu.$procmux$2736 ($mux).
Removed cell hardware.$techmap\cpu.$procmux$2734 ($mux).
Removed cell hardware.$techmap\cpu.$procmux$2708 ($mux).
Removed cell hardware.$techmap\cpu.$procmux$2706 ($mux).
Removed cell hardware.$techmap\cpu.$procmux$2698 ($mux).
Removed cell hardware.$techmap\cpu.$procmux$2693 ($mux).
Removed cell hardware.$techmap\cpu.$procmux$2691 ($mux).
Removed cell hardware.$techmap\cpu.$procmux$2446 ($mux).
Removed cell hardware.$techmap\cpu.$procmux$2443 ($mux).
Removed top 2 bits (of 8) from port B of cell hardware.$techmap\cpu.$procmux$2055_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell hardware.$techmap\cpu.$procmux$2054_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell hardware.$techmap\cpu.$procmux$2053_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell hardware.$techmap\cpu.$procmux$2052_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell hardware.$techmap\cpu.$procmux$2051_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell hardware.$techmap\cpu.$procmux$2050_CMP0 ($eq).
Removed top 1 bits (of 33) from port Y of cell hardware.$techmap\cpu.$sshr$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1227$2001 ($sshr).
Removed top 1 bits (of 2) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1905$1968 ($eq).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1832$1943 ($sub).
Removed top 27 bits (of 32) from port Y of cell hardware.$techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1832$1943 ($sub).
Removed top 29 bits (of 32) from port B of cell hardware.$techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1824$1936 ($sub).
Removed top 27 bits (of 32) from port Y of cell hardware.$techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1824$1936 ($sub).
Removed top 29 bits (of 32) from port B of cell hardware.$techmap\cpu.$ge$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1817$1928 ($ge).
Removed top 26 bits (of 32) from port B of cell hardware.$techmap\cpu.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1645$1888 ($or).
Removed top 26 bits (of 32) from port Y of cell hardware.$techmap\cpu.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1645$1888 ($or).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870 ($add).
Removed top 29 bits (of 32) from mux cell hardware.$techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1534$1866 ($mux).
Removed top 26 bits (of 32) from port A of cell hardware.$techmap\cpu.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1526$1861 ($or).
Removed top 26 bits (of 32) from port Y of cell hardware.$techmap\cpu.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1526$1861 ($or).
Removed top 1 bits (of 2) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1523$1858 ($eq).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1419$1818 ($sub).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812 ($add).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1402$1810 ($sub).
Removed top 28 bits (of 32) from port Y of cell hardware.$techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1402$1810 ($sub).
Removed top 29 bits (of 32) from mux cell hardware.$techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1299$1773 ($mux).
Removed top 1 bits (of 8) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1295$1772 ($eq).
Removed top 4 bits (of 7) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1077$1692 ($eq).
Removed top 5 bits (of 7) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1076$1688 ($eq).
Removed top 6 bits (of 7) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1075$1683 ($eq).
Removed top 3 bits (of 7) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1074$1677 ($eq).
Removed top 1 bits (of 7) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1051$1601 ($eq).
Removed top 1 bits (of 3) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1044$1583 ($eq).
Removed top 1 bits (of 3) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1034$1567 ($eq).
Removed top 2 bits (of 3) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1026$1553 ($eq).
Removed top 28 bits (of 32) from port A of cell hardware.$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:897$1510 ($add).
Removed top 27 bits (of 32) from port Y of cell hardware.$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:897$1510 ($add).
Removed top 28 bits (of 32) from port A of cell hardware.$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:893$1509 ($add).
Removed top 27 bits (of 32) from port Y of cell hardware.$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:893$1509 ($add).
Removed top 1 bits (of 7) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:863$1496 ($eq).
Removed top 2 bits (of 7) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:862$1495 ($eq).
Removed top 1 bits (of 7) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:861$1494 ($eq).
Removed top 5 bits (of 7) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:860$1493 ($eq).
Removed top 4 bits (of 7) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:857$1489 ($eq).
Removed top 5 bits (of 7) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:856$1485 ($eq).
Removed top 3 bits (of 7) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:856$1484 ($eq).
Removed top 2 bits (of 7) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:853$1479 ($eq).
Removed top 1 bits (of 7) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:852$1478 ($eq).
Removed top 30 bits (of 32) from mux cell hardware.$techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:604$1459 ($mux).
Removed top 1 bits (of 7) from mux cell hardware.$techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:478$1415 ($mux).
Removed top 1 bits (of 2) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:475$1411 ($eq).
Removed top 1 bits (of 3) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:473$1409 ($eq).
Removed top 1 bits (of 2) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:465$1407 ($eq).
Removed top 3 bits (of 5) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:452$1405 ($eq).
Removed top 3 bits (of 4) from port A of cell hardware.$techmap\cpu.$shl$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:406$1398 ($shl).
Removed top 16 bits (of 32) from mux cell hardware.$techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:375$1390 ($mux).
Removed top 16 bits (of 32) from mux cell hardware.$techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:375$1388 ($mux).
Removed top 7 bits (of 32) from FF cell hardware.$techmap\ram.$procdff$5999 ($dff).
Removed top 11 bits (of 22) from FF cell hardware.$techmap\ram.$procdff$5997 ($dff).
Removed top 11 bits (of 22) from FF cell hardware.$techmap\ram.$procdff$5996 ($dff).
Removed top 16 bits (of 32) from FF cell hardware.$techmap\ram.$procdff$5994 ($dff).
Removed top 24 bits (of 32) from FF cell hardware.$techmap\ram.$procdff$5992 ($dff).
Removed top 11 bits (of 22) from FF cell hardware.$techmap\ram.$procdff$5990 ($dff).
Removed top 8 bits (of 32) from FF cell hardware.$techmap\ram.$procdff$5989 ($dff).
Removed top 11 bits (of 22) from FF cell hardware.$techmap\ram.$procdff$5988 ($dff).
Removed cell hardware.$techmap\ram.$procmux$4866 ($mux).
Removed cell hardware.$techmap\ram.$procmux$4864 ($mux).
Removed cell hardware.$techmap\ram.$procmux$4860 ($mux).
Removed cell hardware.$techmap\ram.$procmux$4858 ($mux).
Removed cell hardware.$techmap\ram.$procmux$4854 ($mux).
Removed cell hardware.$techmap\ram.$procmux$4852 ($mux).
Removed cell hardware.$techmap\ram.$procmux$4848 ($mux).
Removed cell hardware.$techmap\ram.$procmux$4846 ($mux).
Removed cell hardware.$techmap\cpu.pcpi_div.$procmux$5654 ($mux).
Removed cell hardware.$techmap\cpu.pcpi_div.$procmux$5651 ($mux).
Removed cell hardware.$techmap\cpu.pcpi_div.$procmux$5648 ($mux).
Removed top 31 bits (of 63) from port Y of cell hardware.$techmap\cpu.pcpi_div.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2431$856 ($sub).
Removed top 31 bits (of 63) from port B of cell hardware.$techmap\cpu.pcpi_div.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2431$856 ($sub).
Removed top 31 bits (of 63) from mux cell hardware.$techmap\cpu.pcpi_div.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2407$840 ($mux).
Removed top 31 bits (of 63) from port A of cell hardware.$techmap\cpu.pcpi_div.$neg$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2407$838 ($neg).
Removed top 31 bits (of 63) from port Y of cell hardware.$techmap\cpu.pcpi_div.$neg$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2407$838 ($neg).
Removed top 6 bits (of 7) from port B of cell hardware.$techmap\cpu.pcpi_div.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2376$825 ($eq).
Removed top 1 bits (of 7) from port B of cell hardware.$techmap\cpu.pcpi_div.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2376$823 ($eq).
Removed top 2 bits (of 3) from port B of cell hardware.$techmap\cpu.pcpi_mul.$procmux$5821_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell hardware.$techmap\cpu.pcpi_mul.$procmux$5815_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell hardware.$techmap\cpu.pcpi_mul.$procmux$5810_CMP0 ($eq).
Removed top 3 bits (of 64) from mux cell hardware.$techmap\cpu.pcpi_mul.$procmux$5780 ($mux).
Removed top 32 bits (of 64) from mux cell hardware.$techmap\cpu.pcpi_mul.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2245$781 ($mux).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\cpu.pcpi_mul.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2231$777 ($sub).
Removed top 25 bits (of 32) from port Y of cell hardware.$techmap\cpu.pcpi_mul.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2231$777 ($sub).
Removed top 26 bits (of 32) from mux cell hardware.$techmap\cpu.pcpi_mul.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2223$775 ($mux).
Removed top 1 bits (of 5) from port Y of cell hardware.$techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$769 ($add).
Removed top 1 bits (of 5) from port A of cell hardware.$techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$769 ($add).
Removed top 1 bits (of 5) from port Y of cell hardware.$techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$768 ($add).
Removed top 3 bits (of 4) from mux cell hardware.$techmap\rom.rom.$procmux$5589 ($mux).
Removed top 1 bits (of 2) from port B of cell hardware.$techmap\rom.rom.$procmux$5458_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell hardware.$techmap\rom.rom.$procmux$5434_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell hardware.$techmap\rom.rom.$procmux$5428_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell hardware.$techmap\rom.rom.$procmux$5423_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell hardware.$techmap\rom.rom.$procmux$5420_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell hardware.$techmap\rom.rom.$procmux$5375_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell hardware.$techmap\rom.rom.$procmux$5358_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell hardware.$techmap\rom.rom.$procmux$5355_CMP0 ($eq).
Removed top 1 bits (of 8) from mux cell hardware.$techmap\rom.rom.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:393$962 ($mux).
Removed top 31 bits (of 32) from mux cell hardware.$techmap\rom.rom.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:387$961 ($mux).
Removed top 8 bits (of 32) from mux cell hardware.$techmap\rom.rom.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:302$957 ($mux).
Removed top 1 bits (of 4) from port B of cell hardware.$techmap\rom.rom.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:300$953 ($eq).
Removed top 2 bits (of 4) from port B of cell hardware.$techmap\rom.rom.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:299$951 ($eq).
Removed top 2 bits (of 4) from port B of cell hardware.$techmap\rom.rom.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:298$949 ($eq).
Removed top 3 bits (of 4) from port B of cell hardware.$techmap\rom.rom.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:297$947 ($eq).
Removed top 29 bits (of 32) from port B of cell hardware.$techmap\rom.rom.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:148$918 ($add).
Removed top 7 bits (of 32) from port Y of cell hardware.$techmap\rom.rom.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:148$918 ($add).
Removed top 3 bits (of 4) from port B of cell hardware.$techmap\serial0.uart.$procmux$4932_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\serial0.uart.$sub$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:111$1113 ($sub).
Removed top 28 bits (of 32) from port Y of cell hardware.$techmap\serial0.uart.$sub$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:111$1113 ($sub).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\serial0.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:93$1105 ($add).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\serial0.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:76$1102 ($add).
Removed top 28 bits (of 32) from port Y of cell hardware.$techmap\serial0.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:76$1102 ($add).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\serial0.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:53$1096 ($add).
Removed cell hardware.$techmap\rom.rom.xfer.$procmux$5154 ($mux).
Removed cell hardware.$techmap\rom.rom.xfer.$procmux$5152 ($mux).
Removed cell hardware.$techmap\rom.rom.xfer.$procmux$5120 ($mux).
Removed cell hardware.$techmap\rom.rom.xfer.$procmux$5118 ($mux).
Removed cell hardware.$techmap\rom.rom.xfer.$procmux$5083 ($mux).
Removed top 1 bits (of 2) from port B of cell hardware.$techmap\rom.rom.xfer.$procmux$5081_CMP0 ($eq).
Removed cell hardware.$techmap\rom.rom.xfer.$procmux$5079 ($mux).
Removed cell hardware.$techmap\rom.rom.xfer.$procmux$5077 ($mux).
Removed top 28 bits (of 32) from mux cell hardware.$techmap\rom.rom.xfer.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:646$1013 ($mux).
Removed top 31 bits (of 32) from mux cell hardware.$techmap\rom.rom.xfer.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:631$1001 ($mux).
Removed top 2 bits (of 4) from port B of cell hardware.$techmap\rom.rom.xfer.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:604$996 ($sub).
Removed top 1 bits (of 4) from port B of cell hardware.$techmap\rom.rom.xfer.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:571$984 ($sub).
Removed top 3 bits (of 4) from port B of cell hardware.$techmap\rom.rom.xfer.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:551$977 ($sub).
Removed top 7 bits (of 16) from FF cell hardware.$techmap\ram.$procdff$5994 ($dff).
Removed top 7 bits (of 8) from FF cell hardware.$techmap\ram.$procdff$5992 ($dff).
Removed top 7 bits (of 24) from FF cell hardware.$techmap\ram.$procdff$5989 ($dff).
Removed top 7 bits (of 32) from port B of cell hardware.$techmap\rom.rom.$ne$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:148$919 ($ne).
Removed top 16 bits (of 32) from wire hardware.$techmap\cpu.$2\mem_rdata_word[31:0].
Removed top 24 bits (of 32) from wire hardware.$techmap\cpu.$3\mem_rdata_word[31:0].
Removed top 27 bits (of 32) from wire hardware.$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:893$1509_Y.
Removed top 27 bits (of 32) from wire hardware.$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:897$1510_Y.
Removed top 26 bits (of 32) from wire hardware.$techmap\cpu.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1526$1861_Y.
Removed top 26 bits (of 32) from wire hardware.$techmap\cpu.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1645$1888_Y.
Removed top 4 bits (of 8) from wire hardware.$techmap\cpu.$procmux$3052_Y.
Removed top 3 bits (of 5) from wire hardware.$techmap\cpu.$procmux$3811_Y.
Removed top 1 bits (of 6) from wire hardware.$techmap\cpu.$procmux$3969_Y.
Removed top 1 bits (of 6) from wire hardware.$techmap\cpu.$procmux$3974_Y.
Removed top 1 bits (of 6) from wire hardware.$techmap\cpu.$procmux$4002_Y.
Removed top 1 bits (of 6) from wire hardware.$techmap\cpu.$procmux$4010_Y.
Removed top 1 bits (of 6) from wire hardware.$techmap\cpu.$procmux$4013_Y.
Removed top 1 bits (of 6) from wire hardware.$techmap\cpu.$procmux$4031_Y.
Removed top 28 bits (of 32) from wire hardware.$techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1402$1810_Y.
Removed top 27 bits (of 32) from wire hardware.$techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1824$1936_Y.
Removed top 27 bits (of 32) from wire hardware.$techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1832$1943_Y.
Removed top 29 bits (of 32) from wire hardware.$techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1299$1773_Y.
Removed top 29 bits (of 32) from wire hardware.$techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1534$1866_Y.
Removed top 1 bits (of 7) from wire hardware.$techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:478$1415_Y.
Removed top 30 bits (of 32) from wire hardware.$techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:604$1459_Y.
Removed top 31 bits (of 63) from wire hardware.$techmap\cpu.pcpi_div.$neg$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2407$838_Y.
Removed top 31 bits (of 63) from wire hardware.$techmap\cpu.pcpi_div.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2431$856_Y.
Removed top 1 bits (of 5) from wire hardware.$techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$768_Y.
Removed top 3 bits (of 64) from wire hardware.$techmap\cpu.pcpi_mul.$procmux$5780_Y.
Removed top 1 bits (of 64) from wire hardware.$techmap\cpu.pcpi_mul.$procmux$5786_Y.
Removed top 1 bits (of 64) from wire hardware.$techmap\cpu.pcpi_mul.$procmux$5793_Y.
Removed top 1 bits (of 64) from wire hardware.$techmap\cpu.pcpi_mul.$procmux$5795_Y.
Removed top 1 bits (of 64) from wire hardware.$techmap\cpu.pcpi_mul.$procmux$5802_Y.
Removed top 1 bits (of 64) from wire hardware.$techmap\cpu.pcpi_mul.$procmux$5804_Y.
Removed top 25 bits (of 32) from wire hardware.$techmap\cpu.pcpi_mul.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2231$777_Y.
Removed top 26 bits (of 32) from wire hardware.$techmap\cpu.pcpi_mul.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2223$775_Y.
Removed top 32 bits (of 64) from wire hardware.$techmap\cpu.pcpi_mul.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2245$781_Y.
Removed top 5 bits (of 6) from wire hardware.$techmap\por.$logic_not$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/POR.sv:9$3_Y.
Removed top 11 bits (of 22) from wire hardware.$techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1281_ADDR[21:0]$1288.
Removed top 24 bits (of 32) from wire hardware.$techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1281_DATA[31:0]$1289.
Removed top 24 bits (of 32) from wire hardware.$techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1281_EN[31:0]$1290.
Removed top 11 bits (of 22) from wire hardware.$techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1282_ADDR[21:0]$1294.
Removed top 16 bits (of 32) from wire hardware.$techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1282_DATA[31:0]$1291.
Removed top 16 bits (of 32) from wire hardware.$techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1282_EN[31:0]$1292.
Removed top 11 bits (of 22) from wire hardware.$techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1283_ADDR[21:0]$1286.
Removed top 8 bits (of 32) from wire hardware.$techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1283_DATA[31:0]$1293.
Removed top 8 bits (of 32) from wire hardware.$techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1283_EN[31:0]$1287.
Removed top 11 bits (of 22) from wire hardware.$techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1284_ADDR[21:0]$1295.
Removed top 11 bits (of 22) from wire hardware.$techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1281_ADDR.
Removed top 31 bits (of 32) from wire hardware.$techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1281_DATA.
Removed top 24 bits (of 32) from wire hardware.$techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1281_EN.
Removed top 11 bits (of 22) from wire hardware.$techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1282_ADDR.
Removed top 20 bits (of 22) from wire hardware.$techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1283_ADDR.
Removed top 8 bits (of 32) from wire hardware.$techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1283_EN.
Removed top 11 bits (of 22) from wire hardware.$techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1284_ADDR.
Removed top 6 bits (of 32) from wire hardware.$techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1284_DATA.
Removed top 14 bits (of 32) from wire hardware.$techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1284_EN.
Removed top 7 bits (of 32) from wire hardware.$techmap\rom.rom.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:148$918_Y.
Removed top 3 bits (of 4) from wire hardware.$techmap\rom.rom.$procmux$5589_Y.
Removed top 8 bits (of 32) from wire hardware.$techmap\rom.rom.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:302$957_Y.
Removed top 1 bits (of 8) from wire hardware.$techmap\rom.rom.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:393$962_Y.
Removed top 3 bits (of 4) from wire hardware.$techmap\rom.rom.xfer.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:551$976_Y.
Removed top 31 bits (of 32) from wire hardware.$techmap\rom.rom.xfer.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:631$1001_Y.
Removed top 28 bits (of 32) from wire hardware.$techmap\rom.rom.xfer.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:646$1013_Y.
Removed top 28 bits (of 32) from wire hardware.$techmap\serial0.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:76$1102_Y.
Removed top 13 bits (of 32) from wire hardware.$techmap\serial0.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:93$1105_Y.
Removed top 28 bits (of 32) from wire hardware.$techmap\serial0.uart.$sub$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:111$1113_Y.
Removed top 4 bits (of 64) from wire hardware.cpu.pcpi_mul.next_rdt.
Removed top 3 bits (of 64) from wire hardware.cpu.pcpi_mul.next_rdx.
Removed top 1 bits (of 64) from wire hardware.cpu.pcpi_mul.next_rs1.

21.12. Executing PEEPOPT pass (run peephole optimizers).

21.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 2 unused cells and 104 unused wires.
<suppressed ~3 debug messages>

21.14. Executing SHARE pass (SAT-based resource sharing).
Found 4 cells in module hardware that may be considered for resource sharing.
  Analyzing resource sharing options for $techmap\cpu.$sshr$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1227$2001 ($sshr):
    Found 1 activation_patterns using ctrl signal $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1264$1764_Y.
    No candidates found.
  Analyzing resource sharing options for $techmap\cpu.$shl$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1226$1998 ($shl):
    Found 1 activation_patterns using ctrl signal $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1262$1760_Y.
    No candidates found.
  Analyzing resource sharing options for $techmap\cpu.$memrd$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1329$1793 ($memrd):
    Found 4 activation_patterns using ctrl signal { \cpu.pcpi_div.resetn $auto$opt_reduce.cc:132:opt_mux$6114 \cpu.is_lui_auipc_jal $techmap\cpu.$reduce_bool$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1329$1794_Y $techmap\cpu.$procmux$2054_CMP $techmap\cpu.$procmux$2055_CMP $techmap\cpu.$procmux$2759_CTRL }.
    Found 1 candidates: $techmap\cpu.$memrd$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1328$1790
    Analyzing resource sharing with $techmap\cpu.$memrd$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1328$1790 ($memrd):
      Found 5 activation_patterns using ctrl signal { $auto$opt_reduce.cc:132:opt_mux$6104 $auto$opt_reduce.cc:132:opt_mux$6098 \cpu.pcpi_div.resetn \cpu.instr_retirq \cpu.instr_maskirq \cpu.instr_timer \cpu.is_lui_auipc_jal $techmap\cpu.$reduce_bool$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1328$1791_Y $techmap\cpu.$procmux$2055_CMP }.
      Activation pattern for cell $techmap\cpu.$memrd$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1329$1793: { \cpu.pcpi_div.resetn $auto$opt_reduce.cc:132:opt_mux$6114 \cpu.is_lui_auipc_jal $techmap\cpu.$reduce_bool$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1329$1794_Y $techmap\cpu.$procmux$2055_CMP $techmap\cpu.$procmux$2759_CTRL } = 6'100110
      Activation pattern for cell $techmap\cpu.$memrd$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1329$1793: { \cpu.pcpi_div.resetn $techmap\cpu.$reduce_bool$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1329$1794_Y $techmap\cpu.$procmux$2054_CMP } = 3'111
      Activation pattern for cell $techmap\cpu.$memrd$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1329$1793: { $techmap\cpu.$reduce_bool$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1329$1794_Y $techmap\cpu.$procmux$2055_CMP } = 2'11
      Activation pattern for cell $techmap\cpu.$memrd$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1329$1793: { $techmap\cpu.$reduce_bool$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1329$1794_Y $techmap\cpu.$procmux$2054_CMP } = 2'11
      Activation pattern for cell $techmap\cpu.$memrd$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1328$1790: { \cpu.pcpi_div.resetn \cpu.instr_retirq $techmap\cpu.$reduce_bool$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1328$1791_Y $techmap\cpu.$procmux$2055_CMP } = 4'1111
      Activation pattern for cell $techmap\cpu.$memrd$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1328$1790: { $auto$opt_reduce.cc:132:opt_mux$6104 \cpu.pcpi_div.resetn \cpu.is_lui_auipc_jal $techmap\cpu.$reduce_bool$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1328$1791_Y $techmap\cpu.$procmux$2055_CMP } = 5'01011
      Activation pattern for cell $techmap\cpu.$memrd$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1328$1790: { \cpu.pcpi_div.resetn \cpu.instr_maskirq $techmap\cpu.$reduce_bool$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1328$1791_Y $techmap\cpu.$procmux$2055_CMP } = 4'1111
      Activation pattern for cell $techmap\cpu.$memrd$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1328$1790: { \cpu.pcpi_div.resetn \cpu.instr_timer $techmap\cpu.$reduce_bool$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1328$1791_Y $techmap\cpu.$procmux$2055_CMP } = 4'1111
      Activation pattern for cell $techmap\cpu.$memrd$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1328$1790: { $auto$opt_reduce.cc:132:opt_mux$6098 \cpu.pcpi_div.resetn $techmap\cpu.$reduce_bool$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1328$1791_Y $techmap\cpu.$procmux$2055_CMP } = 4'1111
      Adding exclusive control bits: $techmap\cpu.$procmux$2055_CMP vs. $techmap\cpu.$procmux$2054_CMP
      Adding exclusive control bits: \cpu.instr_timer vs. \cpu.instr_maskirq
      Adding exclusive control bits: \cpu.instr_timer vs. \cpu.instr_retirq
      Adding exclusive control bits: \cpu.instr_timer vs. $auto$opt_reduce.cc:132:opt_mux$6098
      Adding exclusive control bits: \cpu.instr_maskirq vs. \cpu.instr_retirq
      Adding exclusive control bits: \cpu.instr_maskirq vs. $auto$opt_reduce.cc:132:opt_mux$6098
      Adding exclusive control bits: \cpu.instr_retirq vs. $auto$opt_reduce.cc:132:opt_mux$6098
      Adding exclusive control bits: \cpu.instr_trap vs. \cpu.instr_timer
      Adding exclusive control bits: \cpu.instr_trap vs. \cpu.instr_maskirq
      Adding exclusive control bits: \cpu.instr_trap vs. \cpu.instr_retirq
      Adding exclusive control bits: \cpu.instr_trap vs. $auto$opt_reduce.cc:132:opt_mux$6098
      Adding exclusive control bits: \cpu.instr_rdinstrh vs. \cpu.instr_rdinstr
      Adding exclusive control bits: \cpu.instr_rdinstrh vs. \cpu.instr_rdcycleh
      Adding exclusive control bits: \cpu.instr_rdinstrh vs. \cpu.instr_rdcycle
      Adding exclusive control bits: \cpu.instr_rdinstr vs. \cpu.instr_rdcycleh
      Adding exclusive control bits: \cpu.instr_rdinstr vs. \cpu.instr_rdcycle
      Adding exclusive control bits: \cpu.instr_rdcycleh vs. \cpu.instr_rdcycle
      Adding exclusive control bits: $techmap\cpu.$procmux$2055_CMP vs. $techmap\cpu.$procmux$2054_CMP
      Adding exclusive control bits: $techmap\cpu.$procmux$2055_CMP vs. $techmap\cpu.$procmux$2054_CMP
      Adding exclusive control bits: \cpu.instr_trap vs. $auto$opt_reduce.cc:132:opt_mux$6104
      Adding exclusive control bits: $techmap\cpu.$procmux$2055_CMP vs. $techmap\cpu.$procmux$2054_CMP
      Adding exclusive control bits: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1678$1896_Y vs. $auto$opt_reduce.cc:132:opt_mux$6104
      Adding exclusive control bits: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1678$1896_Y vs. \cpu.instr_trap
      Adding exclusive control bits: \cpu.instr_trap vs. $auto$opt_reduce.cc:132:opt_mux$6104
      Adding exclusive control bits: $techmap\cpu.$procmux$2055_CMP vs. $techmap\cpu.$procmux$2054_CMP
      Adding exclusive control bits: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1678$1896_Y vs. $auto$opt_reduce.cc:132:opt_mux$6104
      Adding exclusive control bits: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1678$1896_Y vs. \cpu.instr_trap
      Adding exclusive control bits: \cpu.instr_trap vs. $auto$opt_reduce.cc:132:opt_mux$6104
      Adding exclusive control bits: \cpu.instr_sw vs. \cpu.instr_sh
      Adding exclusive control bits: \cpu.instr_sw vs. \cpu.instr_sb
      Adding exclusive control bits: \cpu.instr_sh vs. \cpu.instr_sb
      Adding exclusive control bits: $techmap\cpu.$procmux$2055_CMP vs. $techmap\cpu.$procmux$2054_CMP
      Adding exclusive control bits: $techmap\cpu.$procmux$2759_CTRL vs. $auto$opt_reduce.cc:132:opt_mux$6114
      Adding exclusive control bits: $techmap\cpu.$procmux$2759_CTRL vs. \cpu.is_lui_auipc_jal
      Adding exclusive control bits: \cpu.is_lui_auipc_jal vs. $auto$opt_reduce.cc:132:opt_mux$6114
      Adding exclusive control bits: \cpu.is_lui_auipc_jal vs. $auto$opt_reduce.cc:132:opt_mux$6104
      Adding exclusive control bits: \cpu.instr_bgeu vs. \cpu.instr_bge
      Adding exclusive control bits: \cpu.instr_bgeu vs. \cpu.instr_bne
      Adding exclusive control bits: \cpu.instr_bgeu vs. \cpu.instr_beq
      Adding exclusive control bits: \cpu.instr_bge vs. \cpu.instr_bne
      Adding exclusive control bits: \cpu.instr_bge vs. \cpu.instr_beq
      Adding exclusive control bits: \cpu.instr_bne vs. \cpu.instr_beq
      Size of SAT problem: 12 cells, 243 variables, 626 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { $auto$opt_reduce.cc:132:opt_mux$6104 $auto$opt_reduce.cc:132:opt_mux$6098 \cpu.pcpi_div.resetn $auto$opt_reduce.cc:132:opt_mux$6114 \cpu.instr_retirq \cpu.instr_maskirq \cpu.instr_timer \cpu.is_lui_auipc_jal $techmap\cpu.$reduce_bool$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1328$1791_Y $techmap\cpu.$reduce_bool$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1329$1794_Y $techmap\cpu.$procmux$2054_CMP $techmap\cpu.$procmux$2055_CMP $techmap\cpu.$procmux$2759_CTRL } = 13'0010000011010
  Analyzing resource sharing options for $techmap\cpu.$memrd$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1328$1790 ($memrd):
    Found 5 activation_patterns using ctrl signal { $auto$opt_reduce.cc:132:opt_mux$6104 $auto$opt_reduce.cc:132:opt_mux$6098 \cpu.pcpi_div.resetn \cpu.instr_retirq \cpu.instr_maskirq \cpu.instr_timer \cpu.is_lui_auipc_jal $techmap\cpu.$reduce_bool$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1328$1791_Y $techmap\cpu.$procmux$2055_CMP }.
    No candidates found.

21.15. Executing TECHMAP pass (map to technology primitives).

21.15.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

21.15.2. Continuing TECHMAP pass.
Using template $paramod$f11bc91ed7c61316f2c520e3beb997d8bd8b737b\_90_lut_cmp_ for cells of type $le.
Using template $paramod$99e5b0ecd4c7f9fb6cd3a733593eba894c42613f\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$6816abac91a51b405c3de5bceb2855c03dd44485\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$0760830c1e6c196382cd2cb153e9fff2d84c061d\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$5652dda64580ddd7861fd245e644fd33eae2e158\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$d87a48a4cd82717ae6bd57e6fe5ce90d87c44016\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$169bae89c32dcc6f3626d16cf9f47ceb469145db\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$4cde4291caf5aa85a196975f3624151774a86d78\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$d31416a5863a8a220e16d7940a75ab70541ab32a\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$5b7c8f37cb386acdf3ce7e528c09e6d15eb51b72\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$77ad031fce233083715243f95e3cd2547d931e42\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$a6ffc318e97e2d88e3aa2c740afebfc2ba48d1b1\_90_lut_cmp_ for cells of type $ne.
Using template $paramod$d0a69964f9ce54b3124cbdb498a7c3bb278370d8\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$8c0aa91d4db8741c9947d7a0de6c875d8dfddc39\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$efc71e781fe178e08e0b73b60d007d65bb528021\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$64fdb727b8fb55a4fe9731fe5b6468d06ea5e6e3\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$df71d3c5c306636e78c1ede81ccfd95a4d222f85\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$ed69233d74549f287b72a59633b9a76ab6bcc119\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$dc6060208f0369ff43b26b7eee8e43bf61e4b025\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$5c2d7617d568809e504489b04c3cf382857f302a\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$f697708cd68b7ab769087d4d36092ed6d4550934\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$b2c078492117e804fad9a0ec69f4ef95c8e4fc36\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$947b4e84b41c8268c0b3f732cf601a46e109cf2f\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$71de91d27376199a7ef88a0ac0b14252f100e8e2\_90_lut_cmp_ for cells of type $eq.
No more expansions possible.
<suppressed ~1239 debug messages>

21.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.
<suppressed ~4 debug messages>

21.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 0 unused cells and 193 unused wires.
<suppressed ~1 debug messages>

21.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module hardware:
  creating $macc model for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1222$1993 ($add).
  creating $macc model for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1299$1774 ($add).
  creating $macc model for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812 ($add).
  creating $macc model for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1534$1867 ($add).
  creating $macc model for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870 ($add).
  creating $macc model for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1551$1871 ($add).
  creating $macc model for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1788$1919 ($add).
  creating $macc model for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1851$1947 ($add).
  creating $macc model for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:369$1381 ($add).
  creating $macc model for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:893$1509 ($add).
  creating $macc model for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:897$1510 ($add).
  creating $macc model for $techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1222$1992 ($sub).
  creating $macc model for $techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1402$1810 ($sub).
  creating $macc model for $techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1419$1818 ($sub).
  creating $macc model for $techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1824$1936 ($sub).
  creating $macc model for $techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1832$1943 ($sub).
  creating $macc model for $techmap\cpu.pcpi_div.$neg$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2406$833 ($neg).
  creating $macc model for $techmap\cpu.pcpi_div.$neg$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2407$838 ($neg).
  creating $macc model for $techmap\cpu.pcpi_div.$neg$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2425$851 ($neg).
  creating $macc model for $techmap\cpu.pcpi_div.$neg$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2427$853 ($neg).
  creating $macc model for $techmap\cpu.pcpi_div.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2431$856 ($sub).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$738 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$739 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$740 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$741 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$742 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$743 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$744 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$745 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$746 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$747 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$748 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$749 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$750 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$751 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$752 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$753 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$754 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$755 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$756 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$757 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$758 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$759 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$760 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$761 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$762 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$763 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$764 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$765 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$766 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$767 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$768 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$769 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2231$777 ($sub).
  creating $macc model for $techmap\por.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/POR.sv:9$4 ($add).
  creating $macc model for $techmap\rom.rom.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:148$918 ($add).
  creating $macc model for $techmap\rom.rom.xfer.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:551$977 ($sub).
  creating $macc model for $techmap\rom.rom.xfer.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:571$984 ($sub).
  creating $macc model for $techmap\rom.rom.xfer.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:604$996 ($sub).
  creating $macc model for $techmap\rom.rom.xfer.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:634$1006 ($sub).
  creating $macc model for $techmap\serial0.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:53$1096 ($add).
  creating $macc model for $techmap\serial0.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:76$1102 ($add).
  creating $macc model for $techmap\serial0.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:93$1105 ($add).
  creating $macc model for $techmap\serial0.uart.$sub$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:111$1113 ($sub).
  merging $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$768 into $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$769.
  merging $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$766 into $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$767.
  merging $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$764 into $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$765.
  merging $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$762 into $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$763.
  merging $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$760 into $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$761.
  merging $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$758 into $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$759.
  merging $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$756 into $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$757.
  merging $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$754 into $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$755.
  merging $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$752 into $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$753.
  merging $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$750 into $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$751.
  merging $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$748 into $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$749.
  merging $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$746 into $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$747.
  merging $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$744 into $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$745.
  merging $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$742 into $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$743.
  merging $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$740 into $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$741.
  merging $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$738 into $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$739.
  creating $alu model for $macc $techmap\cpu.pcpi_mul.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2231$777.
  creating $alu model for $macc $techmap\por.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/POR.sv:9$4.
  creating $alu model for $macc $techmap\rom.rom.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:148$918.
  creating $alu model for $macc $techmap\rom.rom.xfer.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:551$977.
  creating $alu model for $macc $techmap\rom.rom.xfer.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:571$984.
  creating $alu model for $macc $techmap\rom.rom.xfer.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:604$996.
  creating $alu model for $macc $techmap\rom.rom.xfer.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:634$1006.
  creating $alu model for $macc $techmap\serial0.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:53$1096.
  creating $alu model for $macc $techmap\serial0.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:76$1102.
  creating $alu model for $macc $techmap\serial0.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:93$1105.
  creating $alu model for $macc $techmap\serial0.uart.$sub$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:111$1113.
  creating $alu model for $macc $techmap\cpu.pcpi_div.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2431$856.
  creating $alu model for $macc $techmap\cpu.pcpi_div.$neg$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2427$853.
  creating $alu model for $macc $techmap\cpu.pcpi_div.$neg$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2425$851.
  creating $alu model for $macc $techmap\cpu.pcpi_div.$neg$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2407$838.
  creating $alu model for $macc $techmap\cpu.pcpi_div.$neg$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2406$833.
  creating $alu model for $macc $techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1832$1943.
  creating $alu model for $macc $techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1824$1936.
  creating $alu model for $macc $techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1419$1818.
  creating $alu model for $macc $techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1402$1810.
  creating $alu model for $macc $techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1222$1992.
  creating $alu model for $macc $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:897$1510.
  creating $alu model for $macc $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:893$1509.
  creating $alu model for $macc $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:369$1381.
  creating $alu model for $macc $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1851$1947.
  creating $alu model for $macc $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1788$1919.
  creating $alu model for $macc $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1551$1871.
  creating $alu model for $macc $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870.
  creating $alu model for $macc $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1534$1867.
  creating $alu model for $macc $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812.
  creating $alu model for $macc $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1299$1774.
  creating $alu model for $macc $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1222$1993.
  creating $macc cell for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$749: $auto$alumacc.cc:354:replace_macc$6358
  creating $macc cell for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$741: $auto$alumacc.cc:354:replace_macc$6359
  creating $macc cell for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$751: $auto$alumacc.cc:354:replace_macc$6360
  creating $macc cell for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$745: $auto$alumacc.cc:354:replace_macc$6361
  creating $macc cell for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$753: $auto$alumacc.cc:354:replace_macc$6362
  creating $macc cell for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$739: $auto$alumacc.cc:354:replace_macc$6363
  creating $macc cell for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$755: $auto$alumacc.cc:354:replace_macc$6364
  creating $macc cell for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$747: $auto$alumacc.cc:354:replace_macc$6365
  creating $macc cell for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$757: $auto$alumacc.cc:354:replace_macc$6366
  creating $macc cell for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$743: $auto$alumacc.cc:354:replace_macc$6367
  creating $macc cell for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$759: $auto$alumacc.cc:354:replace_macc$6368
  creating $macc cell for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$769: $auto$alumacc.cc:354:replace_macc$6369
  creating $macc cell for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$761: $auto$alumacc.cc:354:replace_macc$6370
  creating $macc cell for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$765: $auto$alumacc.cc:354:replace_macc$6371
  creating $macc cell for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$763: $auto$alumacc.cc:354:replace_macc$6372
  creating $macc cell for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$767: $auto$alumacc.cc:354:replace_macc$6373
  creating $alu model for $techmap\cpu.$ge$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1817$1928 ($ge): new $alu
  creating $alu model for $techmap\cpu.$lt$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1224$1996 ($lt): new $alu
  creating $alu model for $techmap\cpu.$lt$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1225$1997 ($lt): merged with $techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1222$1992.
  creating $alu model for $techmap\cpu.pcpi_div.$le$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2430$855 ($le): new $alu
  creating $alu model for $techmap\serial0.uart.$gt$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:109$1111 ($gt): new $alu
  creating $alu model for $techmap\serial0.uart.$gt$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:61$1099 ($gt): new $alu
  creating $alu model for $techmap\serial0.uart.$gt$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:67$1100 ($gt): new $alu
  creating $alu model for $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1223$1995 ($eq): merged with $techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1222$1992.
  creating $alu cell for $techmap\serial0.uart.$gt$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:67$1100: $auto$alumacc.cc:474:replace_alu$6380
  creating $alu cell for $techmap\serial0.uart.$gt$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:61$1099: $auto$alumacc.cc:474:replace_alu$6391
  creating $alu cell for $techmap\serial0.uart.$gt$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:109$1111: $auto$alumacc.cc:474:replace_alu$6396
  creating $alu cell for $techmap\cpu.pcpi_div.$le$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2430$855: $auto$alumacc.cc:474:replace_alu$6407
  creating $alu cell for $techmap\cpu.$ge$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1817$1928: $auto$alumacc.cc:474:replace_alu$6420
  creating $alu cell for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1299$1774: $auto$alumacc.cc:474:replace_alu$6429
  creating $alu cell for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812: $auto$alumacc.cc:474:replace_alu$6432
  creating $alu cell for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1534$1867: $auto$alumacc.cc:474:replace_alu$6435
  creating $alu cell for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870: $auto$alumacc.cc:474:replace_alu$6438
  creating $alu cell for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1551$1871: $auto$alumacc.cc:474:replace_alu$6441
  creating $alu cell for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1788$1919: $auto$alumacc.cc:474:replace_alu$6444
  creating $alu cell for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1851$1947: $auto$alumacc.cc:474:replace_alu$6447
  creating $alu cell for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:369$1381: $auto$alumacc.cc:474:replace_alu$6450
  creating $alu cell for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:893$1509: $auto$alumacc.cc:474:replace_alu$6453
  creating $alu cell for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:897$1510: $auto$alumacc.cc:474:replace_alu$6456
  creating $alu cell for $techmap\cpu.$lt$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1224$1996: $auto$alumacc.cc:474:replace_alu$6459
  creating $alu cell for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1222$1993: $auto$alumacc.cc:474:replace_alu$6466
  creating $alu cell for $techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1222$1992, $techmap\cpu.$lt$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1225$1997, $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1223$1995: $auto$alumacc.cc:474:replace_alu$6469
  creating $alu cell for $techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1402$1810: $auto$alumacc.cc:474:replace_alu$6476
  creating $alu cell for $techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1419$1818: $auto$alumacc.cc:474:replace_alu$6479
  creating $alu cell for $techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1824$1936: $auto$alumacc.cc:474:replace_alu$6482
  creating $alu cell for $techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1832$1943: $auto$alumacc.cc:474:replace_alu$6485
  creating $alu cell for $techmap\cpu.pcpi_div.$neg$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2406$833: $auto$alumacc.cc:474:replace_alu$6488
  creating $alu cell for $techmap\cpu.pcpi_div.$neg$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2407$838: $auto$alumacc.cc:474:replace_alu$6491
  creating $alu cell for $techmap\cpu.pcpi_div.$neg$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2425$851: $auto$alumacc.cc:474:replace_alu$6494
  creating $alu cell for $techmap\cpu.pcpi_div.$neg$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2427$853: $auto$alumacc.cc:474:replace_alu$6497
  creating $alu cell for $techmap\cpu.pcpi_div.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2431$856: $auto$alumacc.cc:474:replace_alu$6500
  creating $alu cell for $techmap\serial0.uart.$sub$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:111$1113: $auto$alumacc.cc:474:replace_alu$6503
  creating $alu cell for $techmap\serial0.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:93$1105: $auto$alumacc.cc:474:replace_alu$6506
  creating $alu cell for $techmap\serial0.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:76$1102: $auto$alumacc.cc:474:replace_alu$6509
  creating $alu cell for $techmap\serial0.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:53$1096: $auto$alumacc.cc:474:replace_alu$6512
  creating $alu cell for $techmap\rom.rom.xfer.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:634$1006: $auto$alumacc.cc:474:replace_alu$6515
  creating $alu cell for $techmap\rom.rom.xfer.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:604$996: $auto$alumacc.cc:474:replace_alu$6518
  creating $alu cell for $techmap\rom.rom.xfer.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:571$984: $auto$alumacc.cc:474:replace_alu$6521
  creating $alu cell for $techmap\rom.rom.xfer.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:551$977: $auto$alumacc.cc:474:replace_alu$6524
  creating $alu cell for $techmap\rom.rom.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:148$918: $auto$alumacc.cc:474:replace_alu$6527
  creating $alu cell for $techmap\por.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/POR.sv:9$4: $auto$alumacc.cc:474:replace_alu$6530
  creating $alu cell for $techmap\cpu.pcpi_mul.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2231$777: $auto$alumacc.cc:474:replace_alu$6533
  created 38 $alu and 16 $macc cells.

21.19. Executing OPT pass (performing simple optimizations).

21.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.
<suppressed ~9 debug messages>

21.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

21.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hardware..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~292 debug messages>

21.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hardware.
    New input vector for $reduce_or cell $auto$alumacc.cc:509:replace_alu$6418: { $auto$rtlil.cc:1832:Not$6417 $auto$rtlil.cc:1835:ReduceAnd$6411 }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$6425: { $auto$alumacc.cc:490:replace_alu$6421 [0] $auto$alumacc.cc:490:replace_alu$6421 [1] $auto$alumacc.cc:490:replace_alu$6421 [2] $auto$alumacc.cc:490:replace_alu$6421 [3] $auto$alumacc.cc:490:replace_alu$6421 [4] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$6474: { $auto$alumacc.cc:490:replace_alu$6470 [0] $auto$alumacc.cc:490:replace_alu$6470 [1] $auto$alumacc.cc:490:replace_alu$6470 [2] $auto$alumacc.cc:490:replace_alu$6470 [3] $auto$alumacc.cc:490:replace_alu$6470 [4] $auto$alumacc.cc:490:replace_alu$6470 [5] $auto$alumacc.cc:490:replace_alu$6470 [6] $auto$alumacc.cc:490:replace_alu$6470 [7] $auto$alumacc.cc:490:replace_alu$6470 [8] $auto$alumacc.cc:490:replace_alu$6470 [9] $auto$alumacc.cc:490:replace_alu$6470 [10] $auto$alumacc.cc:490:replace_alu$6470 [11] $auto$alumacc.cc:490:replace_alu$6470 [12] $auto$alumacc.cc:490:replace_alu$6470 [13] $auto$alumacc.cc:490:replace_alu$6470 [14] $auto$alumacc.cc:490:replace_alu$6470 [15] $auto$alumacc.cc:490:replace_alu$6470 [16] $auto$alumacc.cc:490:replace_alu$6470 [17] $auto$alumacc.cc:490:replace_alu$6470 [18] $auto$alumacc.cc:490:replace_alu$6470 [19] $auto$alumacc.cc:490:replace_alu$6470 [20] $auto$alumacc.cc:490:replace_alu$6470 [21] $auto$alumacc.cc:490:replace_alu$6470 [22] $auto$alumacc.cc:490:replace_alu$6470 [23] $auto$alumacc.cc:490:replace_alu$6470 [24] $auto$alumacc.cc:490:replace_alu$6470 [25] $auto$alumacc.cc:490:replace_alu$6470 [26] $auto$alumacc.cc:490:replace_alu$6470 [27] $auto$alumacc.cc:490:replace_alu$6470 [28] $auto$alumacc.cc:490:replace_alu$6470 [29] $auto$alumacc.cc:490:replace_alu$6470 [30] $auto$alumacc.cc:490:replace_alu$6470 [31] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$6383: { $auto$alumacc.cc:490:replace_alu$6381 [0] $auto$alumacc.cc:490:replace_alu$6381 [1] $auto$alumacc.cc:490:replace_alu$6381 [2] $auto$alumacc.cc:490:replace_alu$6381 [3] $auto$alumacc.cc:490:replace_alu$6381 [4] $auto$alumacc.cc:490:replace_alu$6381 [5] $auto$alumacc.cc:490:replace_alu$6381 [6] $auto$alumacc.cc:490:replace_alu$6381 [7] $auto$alumacc.cc:490:replace_alu$6381 [8] $auto$alumacc.cc:490:replace_alu$6381 [9] $auto$alumacc.cc:490:replace_alu$6381 [10] $auto$alumacc.cc:490:replace_alu$6381 [11] $auto$alumacc.cc:490:replace_alu$6381 [12] $auto$alumacc.cc:490:replace_alu$6381 [13] $auto$alumacc.cc:490:replace_alu$6381 [14] $auto$alumacc.cc:490:replace_alu$6381 [15] $auto$alumacc.cc:490:replace_alu$6381 [16] $auto$alumacc.cc:490:replace_alu$6381 [17] $auto$alumacc.cc:490:replace_alu$6381 [18] $auto$alumacc.cc:490:replace_alu$6381 [19] $auto$alumacc.cc:490:replace_alu$6381 [20] $auto$alumacc.cc:490:replace_alu$6381 [21] $auto$alumacc.cc:490:replace_alu$6381 [22] $auto$alumacc.cc:490:replace_alu$6381 [23] $auto$alumacc.cc:490:replace_alu$6381 [24] $auto$alumacc.cc:490:replace_alu$6381 [25] $auto$alumacc.cc:490:replace_alu$6381 [26] $auto$alumacc.cc:490:replace_alu$6381 [27] $auto$alumacc.cc:490:replace_alu$6381 [28] $auto$alumacc.cc:490:replace_alu$6381 [29] $auto$alumacc.cc:490:replace_alu$6381 [30] $auto$alumacc.cc:490:replace_alu$6381 [31] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$6399: { $auto$alumacc.cc:490:replace_alu$6397 [0] $auto$alumacc.cc:490:replace_alu$6397 [1] $auto$alumacc.cc:490:replace_alu$6397 [2] $auto$alumacc.cc:490:replace_alu$6397 [3] $auto$alumacc.cc:490:replace_alu$6397 [4] $auto$alumacc.cc:490:replace_alu$6397 [5] $auto$alumacc.cc:490:replace_alu$6397 [6] $auto$alumacc.cc:490:replace_alu$6397 [7] $auto$alumacc.cc:490:replace_alu$6397 [8] $auto$alumacc.cc:490:replace_alu$6397 [9] $auto$alumacc.cc:490:replace_alu$6397 [10] $auto$alumacc.cc:490:replace_alu$6397 [11] $auto$alumacc.cc:490:replace_alu$6397 [12] $auto$alumacc.cc:490:replace_alu$6397 [13] $auto$alumacc.cc:490:replace_alu$6397 [14] $auto$alumacc.cc:490:replace_alu$6397 [15] $auto$alumacc.cc:490:replace_alu$6397 [16] $auto$alumacc.cc:490:replace_alu$6397 [17] $auto$alumacc.cc:490:replace_alu$6397 [18] $auto$alumacc.cc:490:replace_alu$6397 [19] $auto$alumacc.cc:490:replace_alu$6397 [20] $auto$alumacc.cc:490:replace_alu$6397 [21] $auto$alumacc.cc:490:replace_alu$6397 [22] $auto$alumacc.cc:490:replace_alu$6397 [23] $auto$alumacc.cc:490:replace_alu$6397 [24] $auto$alumacc.cc:490:replace_alu$6397 [25] $auto$alumacc.cc:490:replace_alu$6397 [26] $auto$alumacc.cc:490:replace_alu$6397 [27] $auto$alumacc.cc:490:replace_alu$6397 [28] $auto$alumacc.cc:490:replace_alu$6397 [29] $auto$alumacc.cc:490:replace_alu$6397 [30] $auto$alumacc.cc:490:replace_alu$6397 [31] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$6410: { $auto$alumacc.cc:490:replace_alu$6408 [0] $auto$alumacc.cc:490:replace_alu$6408 [1] $auto$alumacc.cc:490:replace_alu$6408 [2] $auto$alumacc.cc:490:replace_alu$6408 [3] $auto$alumacc.cc:490:replace_alu$6408 [4] $auto$alumacc.cc:490:replace_alu$6408 [5] $auto$alumacc.cc:490:replace_alu$6408 [6] $auto$alumacc.cc:490:replace_alu$6408 [7] $auto$alumacc.cc:490:replace_alu$6408 [8] $auto$alumacc.cc:490:replace_alu$6408 [9] $auto$alumacc.cc:490:replace_alu$6408 [10] $auto$alumacc.cc:490:replace_alu$6408 [11] $auto$alumacc.cc:490:replace_alu$6408 [12] $auto$alumacc.cc:490:replace_alu$6408 [13] $auto$alumacc.cc:490:replace_alu$6408 [14] $auto$alumacc.cc:490:replace_alu$6408 [15] $auto$alumacc.cc:490:replace_alu$6408 [16] $auto$alumacc.cc:490:replace_alu$6408 [17] $auto$alumacc.cc:490:replace_alu$6408 [18] $auto$alumacc.cc:490:replace_alu$6408 [19] $auto$alumacc.cc:490:replace_alu$6408 [20] $auto$alumacc.cc:490:replace_alu$6408 [21] $auto$alumacc.cc:490:replace_alu$6408 [22] $auto$alumacc.cc:490:replace_alu$6408 [23] $auto$alumacc.cc:490:replace_alu$6408 [24] $auto$alumacc.cc:490:replace_alu$6408 [25] $auto$alumacc.cc:490:replace_alu$6408 [26] $auto$alumacc.cc:490:replace_alu$6408 [27] $auto$alumacc.cc:490:replace_alu$6408 [28] $auto$alumacc.cc:490:replace_alu$6408 [29] $auto$alumacc.cc:490:replace_alu$6408 [30] $auto$alumacc.cc:490:replace_alu$6408 [31] $auto$alumacc.cc:490:replace_alu$6408 [32] $auto$alumacc.cc:490:replace_alu$6408 [33] $auto$alumacc.cc:490:replace_alu$6408 [34] $auto$alumacc.cc:490:replace_alu$6408 [35] $auto$alumacc.cc:490:replace_alu$6408 [36] $auto$alumacc.cc:490:replace_alu$6408 [37] $auto$alumacc.cc:490:replace_alu$6408 [38] $auto$alumacc.cc:490:replace_alu$6408 [39] $auto$alumacc.cc:490:replace_alu$6408 [40] $auto$alumacc.cc:490:replace_alu$6408 [41] $auto$alumacc.cc:490:replace_alu$6408 [42] $auto$alumacc.cc:490:replace_alu$6408 [43] $auto$alumacc.cc:490:replace_alu$6408 [44] $auto$alumacc.cc:490:replace_alu$6408 [45] $auto$alumacc.cc:490:replace_alu$6408 [46] $auto$alumacc.cc:490:replace_alu$6408 [47] $auto$alumacc.cc:490:replace_alu$6408 [48] $auto$alumacc.cc:490:replace_alu$6408 [49] $auto$alumacc.cc:490:replace_alu$6408 [50] $auto$alumacc.cc:490:replace_alu$6408 [51] $auto$alumacc.cc:490:replace_alu$6408 [52] $auto$alumacc.cc:490:replace_alu$6408 [53] $auto$alumacc.cc:490:replace_alu$6408 [54] $auto$alumacc.cc:490:replace_alu$6408 [55] $auto$alumacc.cc:490:replace_alu$6408 [56] $auto$alumacc.cc:490:replace_alu$6408 [57] $auto$alumacc.cc:490:replace_alu$6408 [58] $auto$alumacc.cc:490:replace_alu$6408 [59] $auto$alumacc.cc:490:replace_alu$6408 [60] $auto$alumacc.cc:490:replace_alu$6408 [61] $auto$alumacc.cc:490:replace_alu$6408 [62] }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$2754: { $auto$opt_reduce.cc:132:opt_mux$6537 $techmap\cpu.$procmux$2052_CMP }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$3736: { }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$3749: { }
  Optimizing cells in module \hardware.
Performed a total of 9 changes.

21.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

21.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

21.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 18 unused cells and 35 unused wires.
<suppressed ~19 debug messages>

21.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

21.19.9. Rerunning OPT passes. (Maybe there is more to do..)

21.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hardware..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~293 debug messages>

21.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hardware.
Performed a total of 0 changes.

21.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

21.19.13. Executing OPT_RMDFF pass (remove dff with constant values).

21.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

21.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

21.19.16. Rerunning OPT passes. (Maybe there is more to do..)

21.19.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hardware..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~293 debug messages>

21.19.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hardware.
Performed a total of 0 changes.

21.19.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
Removed a total of 0 cells.

21.19.20. Executing OPT_RMDFF pass (remove dff with constant values).

21.19.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..

21.19.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

21.19.23. Finished OPT passes. (There is nothing left to do.)

21.20. Executing FSM pass (extract and optimize FSM).

21.20.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register hardware.cpu.cpu_state.
Not marking hardware.cpu.irq_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking hardware.cpu.mem_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking hardware.cpu.mem_wordsize as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking hardware.rom.rom.din_tag as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking hardware.rom.rom.state as FSM state register:
    Users of register don't seem to benefit from recoding.

21.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\cpu.cpu_state' from module `\hardware'.
  found $dff cell for state register: $techmap\cpu.$procdff$5862
  root of input selection tree: $techmap\cpu.$0\cpu_state[7:0]
  found ctrl input: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1913$1979_Y
  found ctrl input: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1897$1960_Y
  found ctrl input: \cpu.pcpi_div.resetn
  found state code: 8'01000000
  found ctrl input: $auto$opt_reduce.cc:132:opt_mux$6188
  found ctrl input: $techmap\cpu.$procmux$2052_CMP
  found ctrl input: $techmap\cpu.$procmux$2053_CMP
  found ctrl input: $techmap\cpu.$procmux$2054_CMP
  found ctrl input: $techmap\cpu.$procmux$2055_CMP
  found ctrl input: $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1295$1772_Y
  found ctrl input: $techmap\cpu.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1839$1945_Y
  found ctrl input: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1854$1949_Y
  found ctrl input: $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1813$1927_Y
  found ctrl input: \cpu.is_beq_bne_blt_bge_bltu_bgeu
  found ctrl input: \cpu.mem_done
  found ctrl input: \cpu.is_sb_sh_sw
  found ctrl input: \cpu.instr_trap
  found state code: 8'00001000
  found state code: 8'00000010
  found ctrl input: \cpu.pcpi_int_ready
  found ctrl input: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1587$1877_Y
  found ctrl input: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1590$1881_Y
  found state code: 8'10000000
  found ctrl input: $auto$opt_reduce.cc:132:opt_mux$6106
  found ctrl input: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1678$1896_Y
  found ctrl input: $auto$opt_reduce.cc:132:opt_mux$6104
  found state code: 8'00000001
  found ctrl input: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1520$1856_Y
  found ctrl input: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1530$1864_Y
  found ctrl input: \cpu.decoder_trigger
  found ctrl input: \cpu.instr_jal
  found state code: 8'00100000
  found ctrl input: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1905$1970_Y
  found ctrl input: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1898$1963_Y
  found ctrl input: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1900$1967_Y
  found ctrl output: $techmap\cpu.$procmux$2057_CMP
  found ctrl output: $techmap\cpu.$procmux$2055_CMP
  found ctrl output: $techmap\cpu.$procmux$2054_CMP
  found ctrl output: $techmap\cpu.$procmux$2053_CMP
  found ctrl output: $techmap\cpu.$procmux$2052_CMP
  found ctrl output: $techmap\cpu.$procmux$2051_CMP
  found ctrl output: $techmap\cpu.$procmux$2050_CMP
  found ctrl output: $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1295$1772_Y
  ctrl inputs: { $auto$opt_reduce.cc:132:opt_mux$6106 $auto$opt_reduce.cc:132:opt_mux$6104 \cpu.pcpi_div.resetn $auto$opt_reduce.cc:132:opt_mux$6188 \cpu.pcpi_int_ready \cpu.mem_done \cpu.instr_jal \cpu.instr_trap \cpu.decoder_trigger \cpu.is_sb_sh_sw \cpu.is_beq_bne_blt_bge_bltu_bgeu $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1520$1856_Y $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1530$1864_Y $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1587$1877_Y $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1590$1881_Y $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1678$1896_Y $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1813$1927_Y $techmap\cpu.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1839$1945_Y $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1854$1949_Y $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1897$1960_Y $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1898$1963_Y $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1900$1967_Y $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1905$1970_Y $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1913$1979_Y }
  ctrl outputs: { $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1295$1772_Y $techmap\cpu.$0\cpu_state[7:0] $techmap\cpu.$procmux$2050_CMP $techmap\cpu.$procmux$2051_CMP $techmap\cpu.$procmux$2052_CMP $techmap\cpu.$procmux$2053_CMP $techmap\cpu.$procmux$2054_CMP $techmap\cpu.$procmux$2055_CMP $techmap\cpu.$procmux$2057_CMP }
  transition: 8'10000000 24'--0----------------0---0 -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'--1----------------0---0 -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'--0----------------10-00 -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'--1----------------10-00 -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'-------------------11000 -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'--0----------------11100 -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'--1----------------11100 -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'-------------------1-010 -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'--0----------------10110 -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'--1----------------10110 -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'--0----------------11110 -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'--1----------------11110 -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'---------------------0-1 -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'--0----------------0-1-1 -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'--1----------------0-1-1 -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'--0----------------10101 -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'--1----------------10101 -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'--0----------------11101 -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'--1----------------11101 -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'--0----------------10111 -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'--1----------------10111 -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'--0----------------11111 -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'--1----------------11111 -> 8'10000000 16'0100000000000001
  transition: 8'01000000 24'--0----------------0---0 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1-----0--00------0---0 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1---0-1--00------0---0 -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'--1---1-1--00------0---0 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------01------0---0 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------1-------0---0 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--0----------------10-00 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1-----0--00------10-00 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1---0-1--00------10-00 -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'--1---1-1--00------10-00 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------01------10-00 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------1-------10-00 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'-------------------11000 -> 8'10000000 16'1100000000000000
  transition: 8'01000000 24'--0----------------11100 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1-----0--00------11100 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1---0-1--00------11100 -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'--1---1-1--00------11100 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------01------11100 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------1-------11100 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'-------------------1-010 -> 8'10000000 16'1100000000000000
  transition: 8'01000000 24'--0----------------10110 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1-----0--00------10110 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1---0-1--00------10110 -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'--1---1-1--00------10110 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------01------10110 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------1-------10110 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--0----------------11110 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1-----0--00------11110 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1---0-1--00------11110 -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'--1---1-1--00------11110 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------01------11110 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------1-------11110 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'---------------------0-1 -> 8'10000000 16'1100000000000000
  transition: 8'01000000 24'--0----------------0-1-1 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1-----0--00------0-1-1 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1---0-1--00------0-1-1 -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'--1---1-1--00------0-1-1 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------01------0-1-1 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------1-------0-1-1 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--0----------------10101 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1-----0--00------10101 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1---0-1--00------10101 -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'--1---1-1--00------10101 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------01------10101 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------1-------10101 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--0----------------11101 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1-----0--00------11101 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1---0-1--00------11101 -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'--1---1-1--00------11101 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------01------11101 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------1-------11101 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--0----------------10111 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1-----0--00------10111 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1---0-1--00------10111 -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'--1---1-1--00------10111 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------01------10111 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------1-------10111 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--0----------------11111 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1-----0--00------11111 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1---0-1--00------11111 -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'--1---1-1--00------11111 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------01------11111 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------1-------11111 -> 8'01000000 16'1010000000000000
  transition: 8'00100000 24'--0----------------0---0 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'001----0-0-----0---0---0 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'001------1-----0---0---0 -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'--1-0--1-----0-----0---0 -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'--1-0--1-----10----0---0 -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'--1-0--1-----11----0---0 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1-1--1-----------0---0 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-11----------------0---0 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1------------1---0---0 -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1-1----------------0---0 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'--0----------------10-00 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'001----0-0-----0---10-00 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'001------1-----0---10-00 -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'--1-0--1-----0-----10-00 -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'--1-0--1-----10----10-00 -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'--1-0--1-----11----10-00 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1-1--1-----------10-00 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-11----------------10-00 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1------------1---10-00 -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1-1----------------10-00 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'-------------------11000 -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'--0----------------11100 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'001----0-0-----0---11100 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'001------1-----0---11100 -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'--1-0--1-----0-----11100 -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'--1-0--1-----10----11100 -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'--1-0--1-----11----11100 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1-1--1-----------11100 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-11----------------11100 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1------------1---11100 -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1-1----------------11100 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'-------------------1-010 -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'--0----------------10110 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'001----0-0-----0---10110 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'001------1-----0---10110 -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'--1-0--1-----0-----10110 -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'--1-0--1-----10----10110 -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'--1-0--1-----11----10110 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1-1--1-----------10110 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-11----------------10110 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1------------1---10110 -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1-1----------------10110 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'--0----------------11110 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'001----0-0-----0---11110 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'001------1-----0---11110 -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'--1-0--1-----0-----11110 -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'--1-0--1-----10----11110 -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'--1-0--1-----11----11110 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1-1--1-----------11110 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-11----------------11110 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1------------1---11110 -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1-1----------------11110 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'---------------------0-1 -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'--0----------------0-1-1 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'001----0-0-----0---0-1-1 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'001------1-----0---0-1-1 -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'--1-0--1-----0-----0-1-1 -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'--1-0--1-----10----0-1-1 -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'--1-0--1-----11----0-1-1 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1-1--1-----------0-1-1 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-11----------------0-1-1 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1------------1---0-1-1 -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1-1----------------0-1-1 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'--0----------------10101 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'001----0-0-----0---10101 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'001------1-----0---10101 -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'--1-0--1-----0-----10101 -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'--1-0--1-----10----10101 -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'--1-0--1-----11----10101 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1-1--1-----------10101 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-11----------------10101 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1------------1---10101 -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1-1----------------10101 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'--0----------------11101 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'001----0-0-----0---11101 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'001------1-----0---11101 -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'--1-0--1-----0-----11101 -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'--1-0--1-----10----11101 -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'--1-0--1-----11----11101 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1-1--1-----------11101 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-11----------------11101 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1------------1---11101 -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1-1----------------11101 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'--0----------------10111 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'001----0-0-----0---10111 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'001------1-----0---10111 -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'--1-0--1-----0-----10111 -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'--1-0--1-----10----10111 -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'--1-0--1-----11----10111 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1-1--1-----------10111 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-11----------------10111 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1------------1---10111 -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1-1----------------10111 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'--0----------------11111 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'001----0-0-----0---11111 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'001------1-----0---11111 -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'--1-0--1-----0-----11111 -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'--1-0--1-----10----11111 -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'--1-0--1-----11----11111 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1-1--1-----------11111 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-11----------------11111 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1------------1---11111 -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1-1----------------11111 -> 8'00001000 16'0000010000000010
  transition: 8'00001000 24'--0----------------0---0 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1-------0--------0---0 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1--0----1--------0---0 -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'--1--1----1--------0---0 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--0----------------10-00 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1-------0--------10-00 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1--0----1--------10-00 -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'--1--1----1--------10-00 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'-------------------11000 -> 8'10000000 16'0100000000001000
  transition: 8'00001000 24'--0----------------11100 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1-------0--------11100 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1--0----1--------11100 -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'--1--1----1--------11100 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'-------------------1-010 -> 8'10000000 16'0100000000001000
  transition: 8'00001000 24'--0----------------10110 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1-------0--------10110 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1--0----1--------10110 -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'--1--1----1--------10110 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--0----------------11110 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1-------0--------11110 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1--0----1--------11110 -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'--1--1----1--------11110 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'---------------------0-1 -> 8'10000000 16'0100000000001000
  transition: 8'00001000 24'--0----------------0-1-1 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1-------0--------0-1-1 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1--0----1--------0-1-1 -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'--1--1----1--------0-1-1 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--0----------------10101 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1-------0--------10101 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1--0----1--------10101 -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'--1--1----1--------10101 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--0----------------11101 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1-------0--------11101 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1--0----1--------11101 -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'--1--1----1--------11101 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--0----------------10111 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1-------0--------10111 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1--0----1--------10111 -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'--1--1----1--------10111 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--0----------------11111 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1-------0--------11111 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1--0----1--------11111 -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'--1--1----1--------11111 -> 8'01000000 16'0010000000001000
  transition: 8'00000010 24'--0----------------0---0 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'--1--------------0-0---0 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------100---0 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------110---0 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'--0----------------10-00 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'--1--------------0-10-00 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------1010-00 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------1110-00 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'-------------------11000 -> 8'10000000 16'0100000000100000
  transition: 8'00000010 24'--0----------------11100 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'--1--------------0-11100 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------1011100 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------1111100 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'-------------------1-010 -> 8'10000000 16'0100000000100000
  transition: 8'00000010 24'--0----------------10110 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'--1--------------0-10110 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------1010110 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------1110110 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'--0----------------11110 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'--1--------------0-11110 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------1011110 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------1111110 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'---------------------0-1 -> 8'10000000 16'0100000000100000
  transition: 8'00000010 24'--0----------------0-1-1 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'--1--------------0-0-1-1 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------100-1-1 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------110-1-1 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'--0----------------10101 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'--1--------------0-10101 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------1010101 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------1110101 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'--0----------------11101 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'--1--------------0-11101 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------1011101 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------1111101 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'--0----------------10111 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'--1--------------0-10111 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------1010111 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------1110111 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'--0----------------11111 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'--1--------------0-11111 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------1011111 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------1111111 -> 8'01000000 16'0010000000100000
  transition: 8'00000001 24'--0----------------0---0 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'--1--------------0-0---0 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------100---0 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------110---0 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'--0----------------10-00 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'--1--------------0-10-00 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------1010-00 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------1110-00 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'-------------------11000 -> 8'10000000 16'0100000001000000
  transition: 8'00000001 24'--0----------------11100 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'--1--------------0-11100 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------1011100 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------1111100 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'-------------------1-010 -> 8'10000000 16'0100000001000000
  transition: 8'00000001 24'--0----------------10110 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'--1--------------0-10110 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------1010110 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------1110110 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'--0----------------11110 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'--1--------------0-11110 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------1011110 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------1111110 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'---------------------0-1 -> 8'10000000 16'0100000001000000
  transition: 8'00000001 24'--0----------------0-1-1 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'--1--------------0-0-1-1 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------100-1-1 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------110-1-1 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'--0----------------10101 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'--1--------------0-10101 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------1010101 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------1110101 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'--0----------------11101 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'--1--------------0-11101 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------1011101 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------1111101 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'--0----------------10111 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'--1--------------0-10111 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------1010111 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------1110111 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'--0----------------11111 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'--1--------------0-11111 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------1011111 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------1111111 -> 8'01000000 16'0010000001000000

21.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\cpu.cpu_state$6538' from module `\hardware'.
  Merging pattern 24'--1----------------11100 and 24'--1----------------11101 from group (0 0 16'0100000000000001).
  Merging pattern 24'--1----------------10110 and 24'--1----------------10111 from group (0 0 16'0100000000000001).
  Merging pattern 24'--1----------------11110 and 24'--1----------------11111 from group (0 0 16'0100000000000001).
  Merging pattern 24'--1----------------11101 and 24'--1----------------11100 from group (0 0 16'0100000000000001).
  Merging pattern 24'--1----------------10111 and 24'--1----------------10110 from group (0 0 16'0100000000000001).
  Merging pattern 24'--1----------------11111 and 24'--1----------------11110 from group (0 0 16'0100000000000001).
  Merging pattern 24'--1----------------1110- and 24'--1----------------1111- from group (0 0 16'0100000000000001).
  Merging pattern 24'--1----------------1111- and 24'--1----------------1110- from group (0 0 16'0100000000000001).
  Merging pattern 24'--0----------------11100 and 24'--0----------------11101 from group (0 1 16'0010000000000001).
  Merging pattern 24'--0----------------10110 and 24'--0----------------10111 from group (0 1 16'0010000000000001).
  Merging pattern 24'--0----------------11110 and 24'--0----------------11111 from group (0 1 16'0010000000000001).
  Merging pattern 24'--0----------------11101 and 24'--0----------------11100 from group (0 1 16'0010000000000001).
  Merging pattern 24'--0----------------10111 and 24'--0----------------10110 from group (0 1 16'0010000000000001).
  Merging pattern 24'--0----------------11111 and 24'--0----------------11110 from group (0 1 16'0010000000000001).
  Merging pattern 24'--0----------------1110- and 24'--0----------------1111- from group (0 1 16'0010000000000001).
  Merging pattern 24'--0----------------1111- and 24'--0----------------1110- from group (0 1 16'0010000000000001).
  Merging pattern 24'--1-----0--00------11100 and 24'--1-----0--00------11101 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1---1-1--00------11100 and 24'--1---1-1--00------11101 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1--------01------11100 and 24'--1--------01------11101 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1--------1-------11100 and 24'--1--------1-------11101 from group (1 1 16'1010000000000000).
  Merging pattern 24'--0----------------11100 and 24'--0----------------11101 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1-----0--00------10110 and 24'--1-----0--00------10111 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1---1-1--00------10110 and 24'--1---1-1--00------10111 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1--------01------10110 and 24'--1--------01------10111 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1--------1-------10110 and 24'--1--------1-------10111 from group (1 1 16'1010000000000000).
  Merging pattern 24'--0----------------10110 and 24'--0----------------10111 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1-----0--00------11110 and 24'--1-----0--00------11111 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1---1-1--00------11110 and 24'--1---1-1--00------11111 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1--------01------11110 and 24'--1--------01------11111 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1--------1-------11110 and 24'--1--------1-------11111 from group (1 1 16'1010000000000000).
  Merging pattern 24'--0----------------11110 and 24'--0----------------11111 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1-----0--00------11101 and 24'--1-----0--00------11100 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1---1-1--00------11101 and 24'--1---1-1--00------11100 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1--------01------11101 and 24'--1--------01------11100 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1--------1-------11101 and 24'--1--------1-------11100 from group (1 1 16'1010000000000000).
  Merging pattern 24'--0----------------11101 and 24'--0----------------11100 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1-----0--00------10111 and 24'--1-----0--00------10110 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1---1-1--00------10111 and 24'--1---1-1--00------10110 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1--------01------10111 and 24'--1--------01------10110 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1--------1-------10111 and 24'--1--------1-------10110 from group (1 1 16'1010000000000000).
  Merging pattern 24'--0----------------10111 and 24'--0----------------10110 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1-----0--00------11111 and 24'--1-----0--00------11110 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1---1-1--00------11111 and 24'--1---1-1--00------11110 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1--------01------11111 and 24'--1--------01------11110 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1--------1-------11111 and 24'--1--------1-------11110 from group (1 1 16'1010000000000000).
  Merging pattern 24'--0----------------11111 and 24'--0----------------11110 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1-----0--00------1110- and 24'--1-----0--00------1111- from group (1 1 16'1010000000000000).
  Merging pattern 24'--1---1-1--00------1110- and 24'--1---1-1--00------1111- from group (1 1 16'1010000000000000).
  Merging pattern 24'--1--------01------1110- and 24'--1--------01------1111- from group (1 1 16'1010000000000000).
  Merging pattern 24'--1--------1-------1110- and 24'--1--------1-------1111- from group (1 1 16'1010000000000000).
  Merging pattern 24'--0----------------1110- and 24'--0----------------1111- from group (1 1 16'1010000000000000).
  Merging pattern 24'--1-----0--00------1111- and 24'--1-----0--00------1110- from group (1 1 16'1010000000000000).
  Merging pattern 24'--1---1-1--00------1111- and 24'--1---1-1--00------1110- from group (1 1 16'1010000000000000).
  Merging pattern 24'--1--------01------1111- and 24'--1--------01------1110- from group (1 1 16'1010000000000000).
  Merging pattern 24'--1--------1-------1111- and 24'--1--------1-------1110- from group (1 1 16'1010000000000000).
  Merging pattern 24'--0----------------1111- and 24'--0----------------1110- from group (1 1 16'1010000000000000).
  Merging pattern 24'--1---0-1--00------11100 and 24'--1---0-1--00------11101 from group (1 2 16'1001000000000000).
  Merging pattern 24'--1---0-1--00------10110 and 24'--1---0-1--00------10111 from group (1 2 16'1001000000000000).
  Merging pattern 24'--1---0-1--00------11110 and 24'--1---0-1--00------11111 from group (1 2 16'1001000000000000).
  Merging pattern 24'--1---0-1--00------11101 and 24'--1---0-1--00------11100 from group (1 2 16'1001000000000000).
  Merging pattern 24'--1---0-1--00------10111 and 24'--1---0-1--00------10110 from group (1 2 16'1001000000000000).
  Merging pattern 24'--1---0-1--00------11111 and 24'--1---0-1--00------11110 from group (1 2 16'1001000000000000).
  Merging pattern 24'--1---0-1--00------1110- and 24'--1---0-1--00------1111- from group (1 2 16'1001000000000000).
  Merging pattern 24'--1---0-1--00------1111- and 24'--1---0-1--00------1110- from group (1 2 16'1001000000000000).
  Merging pattern 24'--1-0--1-----10----11100 and 24'--1-0--1-----10----11101 from group (2 0 16'0100000000000010).
  Merging pattern 24'--1-0--1-----10----10110 and 24'--1-0--1-----10----10111 from group (2 0 16'0100000000000010).
  Merging pattern 24'--1-0--1-----10----11110 and 24'--1-0--1-----10----11111 from group (2 0 16'0100000000000010).
  Merging pattern 24'--1-0--1-----10----11101 and 24'--1-0--1-----10----11100 from group (2 0 16'0100000000000010).
  Merging pattern 24'--1-0--1-----10----10111 and 24'--1-0--1-----10----10110 from group (2 0 16'0100000000000010).
  Merging pattern 24'--1-0--1-----10----11111 and 24'--1-0--1-----10----11110 from group (2 0 16'0100000000000010).
  Merging pattern 24'--1-0--1-----10----1110- and 24'--1-0--1-----10----1111- from group (2 0 16'0100000000000010).
  Merging pattern 24'--1-0--1-----10----1111- and 24'--1-0--1-----10----1110- from group (2 0 16'0100000000000010).
  Merging pattern 24'--1-0--1-----11----11100 and 24'--1-0--1-----11----11101 from group (2 1 16'0010000000000010).
  Merging pattern 24'--1-1--1-----------11100 and 24'--1-1--1-----------11101 from group (2 1 16'0010000000000010).
  Merging pattern 24'--0----------------11100 and 24'--0----------------11101 from group (2 1 16'0010000000000010).
  Merging pattern 24'-11----------------11100 and 24'-11----------------11101 from group (2 1 16'0010000000000010).
  Merging pattern 24'--1-0--1-----11----10110 and 24'--1-0--1-----11----10111 from group (2 1 16'0010000000000010).
  Merging pattern 24'--1-1--1-----------10110 and 24'--1-1--1-----------10111 from group (2 1 16'0010000000000010).
  Merging pattern 24'--0----------------10110 and 24'--0----------------10111 from group (2 1 16'0010000000000010).
  Merging pattern 24'-11----------------10110 and 24'-11----------------10111 from group (2 1 16'0010000000000010).
  Merging pattern 24'--1-0--1-----11----11110 and 24'--1-0--1-----11----11111 from group (2 1 16'0010000000000010).
  Merging pattern 24'--1-1--1-----------11110 and 24'--1-1--1-----------11111 from group (2 1 16'0010000000000010).
  Merging pattern 24'--0----------------11110 and 24'--0----------------11111 from group (2 1 16'0010000000000010).
  Merging pattern 24'-11----------------11110 and 24'-11----------------11111 from group (2 1 16'0010000000000010).
  Merging pattern 24'--1-0--1-----11----11101 and 24'--1-0--1-----11----11100 from group (2 1 16'0010000000000010).
  Merging pattern 24'--1-1--1-----------11101 and 24'--1-1--1-----------11100 from group (2 1 16'0010000000000010).
  Merging pattern 24'--0----------------11101 and 24'--0----------------11100 from group (2 1 16'0010000000000010).
  Merging pattern 24'-11----------------11101 and 24'-11----------------11100 from group (2 1 16'0010000000000010).
  Merging pattern 24'--1-0--1-----11----10111 and 24'--1-0--1-----11----10110 from group (2 1 16'0010000000000010).
  Merging pattern 24'--1-1--1-----------10111 and 24'--1-1--1-----------10110 from group (2 1 16'0010000000000010).
  Merging pattern 24'--0----------------10111 and 24'--0----------------10110 from group (2 1 16'0010000000000010).
  Merging pattern 24'-11----------------10111 and 24'-11----------------10110 from group (2 1 16'0010000000000010).
  Merging pattern 24'--1-0--1-----11----11111 and 24'--1-0--1-----11----11110 from group (2 1 16'0010000000000010).
  Merging pattern 24'--1-1--1-----------11111 and 24'--1-1--1-----------11110 from group (2 1 16'0010000000000010).
  Merging pattern 24'--0----------------11111 and 24'--0----------------11110 from group (2 1 16'0010000000000010).
  Merging pattern 24'-11----------------11111 and 24'-11----------------11110 from group (2 1 16'0010000000000010).
  Merging pattern 24'--1-0--1-----11----1110- and 24'--1-0--1-----11----1111- from group (2 1 16'0010000000000010).
  Merging pattern 24'--1-1--1-----------1110- and 24'--1-1--1-----------1111- from group (2 1 16'0010000000000010).
  Merging pattern 24'--0----------------1110- and 24'--0----------------1111- from group (2 1 16'0010000000000010).
  Merging pattern 24'-11----------------1110- and 24'-11----------------1111- from group (2 1 16'0010000000000010).
  Merging pattern 24'--1-0--1-----11----1111- and 24'--1-0--1-----11----1110- from group (2 1 16'0010000000000010).
  Merging pattern 24'--1-1--1-----------1111- and 24'--1-1--1-----------1110- from group (2 1 16'0010000000000010).
  Merging pattern 24'--0----------------1111- and 24'--0----------------1110- from group (2 1 16'0010000000000010).
  Merging pattern 24'-11----------------1111- and 24'-11----------------1110- from group (2 1 16'0010000000000010).
  Merging pattern 24'--1-0--1-----0-----11100 and 24'--1-0--1-----0-----11101 from group (2 2 16'0001000000000010).
  Merging pattern 24'--1-0--1-----0-----10110 and 24'--1-0--1-----0-----10111 from group (2 2 16'0001000000000010).
  Merging pattern 24'--1-0--1-----0-----11110 and 24'--1-0--1-----0-----11111 from group (2 2 16'0001000000000010).
  Merging pattern 24'--1-0--1-----0-----11101 and 24'--1-0--1-----0-----11100 from group (2 2 16'0001000000000010).
  Merging pattern 24'--1-0--1-----0-----10111 and 24'--1-0--1-----0-----10110 from group (2 2 16'0001000000000010).
  Merging pattern 24'--1-0--1-----0-----11111 and 24'--1-0--1-----0-----11110 from group (2 2 16'0001000000000010).
  Merging pattern 24'--1-0--1-----0-----1110- and 24'--1-0--1-----0-----1111- from group (2 2 16'0001000000000010).
  Merging pattern 24'--1-0--1-----0-----1111- and 24'--1-0--1-----0-----1110- from group (2 2 16'0001000000000010).
  Merging pattern 24'001----0-0-----0---11100 and 24'001----0-0-----0---11101 from group (2 3 16'0000010000000010).
  Merging pattern 24'1-1----------------11100 and 24'1-1----------------11101 from group (2 3 16'0000010000000010).
  Merging pattern 24'001----0-0-----0---10110 and 24'001----0-0-----0---10111 from group (2 3 16'0000010000000010).
  Merging pattern 24'1-1----------------10110 and 24'1-1----------------10111 from group (2 3 16'0000010000000010).
  Merging pattern 24'001----0-0-----0---11110 and 24'001----0-0-----0---11111 from group (2 3 16'0000010000000010).
  Merging pattern 24'1-1----------------11110 and 24'1-1----------------11111 from group (2 3 16'0000010000000010).
  Merging pattern 24'001----0-0-----0---11101 and 24'001----0-0-----0---11100 from group (2 3 16'0000010000000010).
  Merging pattern 24'1-1----------------11101 and 24'1-1----------------11100 from group (2 3 16'0000010000000010).
  Merging pattern 24'001----0-0-----0---10111 and 24'001----0-0-----0---10110 from group (2 3 16'0000010000000010).
  Merging pattern 24'1-1----------------10111 and 24'1-1----------------10110 from group (2 3 16'0000010000000010).
  Merging pattern 24'001----0-0-----0---11111 and 24'001----0-0-----0---11110 from group (2 3 16'0000010000000010).
  Merging pattern 24'1-1----------------11111 and 24'1-1----------------11110 from group (2 3 16'0000010000000010).
  Merging pattern 24'001----0-0-----0---1110- and 24'001----0-0-----0---1111- from group (2 3 16'0000010000000010).
  Merging pattern 24'1-1----------------1110- and 24'1-1----------------1111- from group (2 3 16'0000010000000010).
  Merging pattern 24'001----0-0-----0---1111- and 24'001----0-0-----0---1110- from group (2 3 16'0000010000000010).
  Merging pattern 24'1-1----------------1111- and 24'1-1----------------1110- from group (2 3 16'0000010000000010).
  Merging pattern 24'001------1-----0---11100 and 24'001------1-----0---11101 from group (2 4 16'0000000100000010).
  Merging pattern 24'001------1-----0---10110 and 24'001------1-----0---10111 from group (2 4 16'0000000100000010).
  Merging pattern 24'001------1-----0---11110 and 24'001------1-----0---11111 from group (2 4 16'0000000100000010).
  Merging pattern 24'001------1-----0---11101 and 24'001------1-----0---11100 from group (2 4 16'0000000100000010).
  Merging pattern 24'001------1-----0---10111 and 24'001------1-----0---10110 from group (2 4 16'0000000100000010).
  Merging pattern 24'001------1-----0---11111 and 24'001------1-----0---11110 from group (2 4 16'0000000100000010).
  Merging pattern 24'001------1-----0---1110- and 24'001------1-----0---1111- from group (2 4 16'0000000100000010).
  Merging pattern 24'001------1-----0---1111- and 24'001------1-----0---1110- from group (2 4 16'0000000100000010).
  Merging pattern 24'--1------------1---11100 and 24'--1------------1---11101 from group (2 5 16'0000000010000010).
  Merging pattern 24'--1------------1---10110 and 24'--1------------1---10111 from group (2 5 16'0000000010000010).
  Merging pattern 24'--1------------1---11110 and 24'--1------------1---11111 from group (2 5 16'0000000010000010).
  Merging pattern 24'--1------------1---11101 and 24'--1------------1---11100 from group (2 5 16'0000000010000010).
  Merging pattern 24'--1------------1---10111 and 24'--1------------1---10110 from group (2 5 16'0000000010000010).
  Merging pattern 24'--1------------1---11111 and 24'--1------------1---11110 from group (2 5 16'0000000010000010).
  Merging pattern 24'--1------------1---1110- and 24'--1------------1---1111- from group (2 5 16'0000000010000010).
  Merging pattern 24'--1------------1---1111- and 24'--1------------1---1110- from group (2 5 16'0000000010000010).
  Merging pattern 24'--1-------0--------11100 and 24'--1-------0--------11101 from group (3 1 16'0010000000001000).
  Merging pattern 24'--1--1----1--------11100 and 24'--1--1----1--------11101 from group (3 1 16'0010000000001000).
  Merging pattern 24'--0----------------11100 and 24'--0----------------11101 from group (3 1 16'0010000000001000).
  Merging pattern 24'--1-------0--------10110 and 24'--1-------0--------10111 from group (3 1 16'0010000000001000).
  Merging pattern 24'--1--1----1--------10110 and 24'--1--1----1--------10111 from group (3 1 16'0010000000001000).
  Merging pattern 24'--0----------------10110 and 24'--0----------------10111 from group (3 1 16'0010000000001000).
  Merging pattern 24'--1-------0--------11110 and 24'--1-------0--------11111 from group (3 1 16'0010000000001000).
  Merging pattern 24'--1--1----1--------11110 and 24'--1--1----1--------11111 from group (3 1 16'0010000000001000).
  Merging pattern 24'--0----------------11110 and 24'--0----------------11111 from group (3 1 16'0010000000001000).
  Merging pattern 24'--1-------0--------11101 and 24'--1-------0--------11100 from group (3 1 16'0010000000001000).
  Merging pattern 24'--1--1----1--------11101 and 24'--1--1----1--------11100 from group (3 1 16'0010000000001000).
  Merging pattern 24'--0----------------11101 and 24'--0----------------11100 from group (3 1 16'0010000000001000).
  Merging pattern 24'--1-------0--------10111 and 24'--1-------0--------10110 from group (3 1 16'0010000000001000).
  Merging pattern 24'--1--1----1--------10111 and 24'--1--1----1--------10110 from group (3 1 16'0010000000001000).
  Merging pattern 24'--0----------------10111 and 24'--0----------------10110 from group (3 1 16'0010000000001000).
  Merging pattern 24'--1-------0--------11111 and 24'--1-------0--------11110 from group (3 1 16'0010000000001000).
  Merging pattern 24'--1--1----1--------11111 and 24'--1--1----1--------11110 from group (3 1 16'0010000000001000).
  Merging pattern 24'--0----------------11111 and 24'--0----------------11110 from group (3 1 16'0010000000001000).
  Merging pattern 24'--1-------0--------1110- and 24'--1-------0--------1111- from group (3 1 16'0010000000001000).
  Merging pattern 24'--1--1----1--------1110- and 24'--1--1----1--------1111- from group (3 1 16'0010000000001000).
  Merging pattern 24'--0----------------1110- and 24'--0----------------1111- from group (3 1 16'0010000000001000).
  Merging pattern 24'--1-------0--------1111- and 24'--1-------0--------1110- from group (3 1 16'0010000000001000).
  Merging pattern 24'--1--1----1--------1111- and 24'--1--1----1--------1110- from group (3 1 16'0010000000001000).
  Merging pattern 24'--0----------------1111- and 24'--0----------------1110- from group (3 1 16'0010000000001000).
  Merging pattern 24'--1--0----1--------11100 and 24'--1--0----1--------11101 from group (3 3 16'0000010000001000).
  Merging pattern 24'--1--0----1--------10110 and 24'--1--0----1--------10111 from group (3 3 16'0000010000001000).
  Merging pattern 24'--1--0----1--------11110 and 24'--1--0----1--------11111 from group (3 3 16'0000010000001000).
  Merging pattern 24'--1--0----1--------11101 and 24'--1--0----1--------11100 from group (3 3 16'0000010000001000).
  Merging pattern 24'--1--0----1--------10111 and 24'--1--0----1--------10110 from group (3 3 16'0000010000001000).
  Merging pattern 24'--1--0----1--------11111 and 24'--1--0----1--------11110 from group (3 3 16'0000010000001000).
  Merging pattern 24'--1--0----1--------1110- and 24'--1--0----1--------1111- from group (3 3 16'0000010000001000).
  Merging pattern 24'--1--0----1--------1111- and 24'--1--0----1--------1110- from group (3 3 16'0000010000001000).
  Merging pattern 24'--1--------------1111100 and 24'--1--------------1111101 from group (4 1 16'0010000000100000).
  Merging pattern 24'--0----------------11100 and 24'--0----------------11101 from group (4 1 16'0010000000100000).
  Merging pattern 24'--1--------------1110110 and 24'--1--------------1110111 from group (4 1 16'0010000000100000).
  Merging pattern 24'--0----------------10110 and 24'--0----------------10111 from group (4 1 16'0010000000100000).
  Merging pattern 24'--1--------------1111110 and 24'--1--------------1111111 from group (4 1 16'0010000000100000).
  Merging pattern 24'--0----------------11110 and 24'--0----------------11111 from group (4 1 16'0010000000100000).
  Merging pattern 24'--1--------------1111101 and 24'--1--------------1111100 from group (4 1 16'0010000000100000).
  Merging pattern 24'--0----------------11101 and 24'--0----------------11100 from group (4 1 16'0010000000100000).
  Merging pattern 24'--1--------------1110111 and 24'--1--------------1110110 from group (4 1 16'0010000000100000).
  Merging pattern 24'--0----------------10111 and 24'--0----------------10110 from group (4 1 16'0010000000100000).
  Merging pattern 24'--1--------------1111111 and 24'--1--------------1111110 from group (4 1 16'0010000000100000).
  Merging pattern 24'--0----------------11111 and 24'--0----------------11110 from group (4 1 16'0010000000100000).
  Merging pattern 24'--1--------------111110- and 24'--1--------------111111- from group (4 1 16'0010000000100000).
  Merging pattern 24'--0----------------1110- and 24'--0----------------1111- from group (4 1 16'0010000000100000).
  Merging pattern 24'--1--------------111111- and 24'--1--------------111110- from group (4 1 16'0010000000100000).
  Merging pattern 24'--0----------------1111- and 24'--0----------------1110- from group (4 1 16'0010000000100000).
  Merging pattern 24'--1--------------1011100 and 24'--1--------------1011101 from group (4 4 16'0000000100100000).
  Merging pattern 24'--1--------------0-11100 and 24'--1--------------0-11101 from group (4 4 16'0000000100100000).
  Merging pattern 24'--1--------------1010110 and 24'--1--------------1010111 from group (4 4 16'0000000100100000).
  Merging pattern 24'--1--------------0-10110 and 24'--1--------------0-10111 from group (4 4 16'0000000100100000).
  Merging pattern 24'--1--------------1011110 and 24'--1--------------1011111 from group (4 4 16'0000000100100000).
  Merging pattern 24'--1--------------0-11110 and 24'--1--------------0-11111 from group (4 4 16'0000000100100000).
  Merging pattern 24'--1--------------1011101 and 24'--1--------------1011100 from group (4 4 16'0000000100100000).
  Merging pattern 24'--1--------------0-11101 and 24'--1--------------0-11100 from group (4 4 16'0000000100100000).
  Merging pattern 24'--1--------------1010111 and 24'--1--------------1010110 from group (4 4 16'0000000100100000).
  Merging pattern 24'--1--------------0-10111 and 24'--1--------------0-10110 from group (4 4 16'0000000100100000).
  Merging pattern 24'--1--------------1011111 and 24'--1--------------1011110 from group (4 4 16'0000000100100000).
  Merging pattern 24'--1--------------0-11111 and 24'--1--------------0-11110 from group (4 4 16'0000000100100000).
  Merging pattern 24'--1--------------101110- and 24'--1--------------101111- from group (4 4 16'0000000100100000).
  Merging pattern 24'--1--------------0-1110- and 24'--1--------------0-1111- from group (4 4 16'0000000100100000).
  Merging pattern 24'--1--------------101111- and 24'--1--------------101110- from group (4 4 16'0000000100100000).
  Merging pattern 24'--1--------------0-1111- and 24'--1--------------0-1110- from group (4 4 16'0000000100100000).
  Merging pattern 24'--1--------------1111100 and 24'--1--------------1111101 from group (5 1 16'0010000001000000).
  Merging pattern 24'--0----------------11100 and 24'--0----------------11101 from group (5 1 16'0010000001000000).
  Merging pattern 24'--1--------------1110110 and 24'--1--------------1110111 from group (5 1 16'0010000001000000).
  Merging pattern 24'--0----------------10110 and 24'--0----------------10111 from group (5 1 16'0010000001000000).
  Merging pattern 24'--1--------------1111110 and 24'--1--------------1111111 from group (5 1 16'0010000001000000).
  Merging pattern 24'--0----------------11110 and 24'--0----------------11111 from group (5 1 16'0010000001000000).
  Merging pattern 24'--1--------------1111101 and 24'--1--------------1111100 from group (5 1 16'0010000001000000).
  Merging pattern 24'--0----------------11101 and 24'--0----------------11100 from group (5 1 16'0010000001000000).
  Merging pattern 24'--1--------------1110111 and 24'--1--------------1110110 from group (5 1 16'0010000001000000).
  Merging pattern 24'--0----------------10111 and 24'--0----------------10110 from group (5 1 16'0010000001000000).
  Merging pattern 24'--1--------------1111111 and 24'--1--------------1111110 from group (5 1 16'0010000001000000).
  Merging pattern 24'--0----------------11111 and 24'--0----------------11110 from group (5 1 16'0010000001000000).
  Merging pattern 24'--1--------------111110- and 24'--1--------------111111- from group (5 1 16'0010000001000000).
  Merging pattern 24'--0----------------1110- and 24'--0----------------1111- from group (5 1 16'0010000001000000).
  Merging pattern 24'--1--------------111111- and 24'--1--------------111110- from group (5 1 16'0010000001000000).
  Merging pattern 24'--0----------------1111- and 24'--0----------------1110- from group (5 1 16'0010000001000000).
  Merging pattern 24'--1--------------1011100 and 24'--1--------------1011101 from group (5 5 16'0000000011000000).
  Merging pattern 24'--1--------------0-11100 and 24'--1--------------0-11101 from group (5 5 16'0000000011000000).
  Merging pattern 24'--1--------------1010110 and 24'--1--------------1010111 from group (5 5 16'0000000011000000).
  Merging pattern 24'--1--------------0-10110 and 24'--1--------------0-10111 from group (5 5 16'0000000011000000).
  Merging pattern 24'--1--------------1011110 and 24'--1--------------1011111 from group (5 5 16'0000000011000000).
  Merging pattern 24'--1--------------0-11110 and 24'--1--------------0-11111 from group (5 5 16'0000000011000000).
  Merging pattern 24'--1--------------1011101 and 24'--1--------------1011100 from group (5 5 16'0000000011000000).
  Merging pattern 24'--1--------------0-11101 and 24'--1--------------0-11100 from group (5 5 16'0000000011000000).
  Merging pattern 24'--1--------------1010111 and 24'--1--------------1010110 from group (5 5 16'0000000011000000).
  Merging pattern 24'--1--------------0-10111 and 24'--1--------------0-10110 from group (5 5 16'0000000011000000).
  Merging pattern 24'--1--------------1011111 and 24'--1--------------1011110 from group (5 5 16'0000000011000000).
  Merging pattern 24'--1--------------0-11111 and 24'--1--------------0-11110 from group (5 5 16'0000000011000000).
  Merging pattern 24'--1--------------101110- and 24'--1--------------101111- from group (5 5 16'0000000011000000).
  Merging pattern 24'--1--------------0-1110- and 24'--1--------------0-1111- from group (5 5 16'0000000011000000).
  Merging pattern 24'--1--------------101111- and 24'--1--------------101110- from group (5 5 16'0000000011000000).
  Merging pattern 24'--1--------------0-1111- and 24'--1--------------0-1110- from group (5 5 16'0000000011000000).
  Removing unused input signal $auto$opt_reduce.cc:132:opt_mux$6188.
  Removing unused input signal $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1813$1927_Y.

21.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 33 unused cells and 33 unused wires.
<suppressed ~34 debug messages>

21.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\cpu.cpu_state$6538' from module `\hardware'.
  Removing unused output signal $techmap\cpu.$0\cpu_state[7:0] [0].
  Removing unused output signal $techmap\cpu.$0\cpu_state[7:0] [1].
  Removing unused output signal $techmap\cpu.$0\cpu_state[7:0] [2].
  Removing unused output signal $techmap\cpu.$0\cpu_state[7:0] [3].
  Removing unused output signal $techmap\cpu.$0\cpu_state[7:0] [4].
  Removing unused output signal $techmap\cpu.$0\cpu_state[7:0] [5].
  Removing unused output signal $techmap\cpu.$0\cpu_state[7:0] [6].
  Removing unused output signal $techmap\cpu.$0\cpu_state[7:0] [7].

21.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\cpu.cpu_state$6538' from module `\hardware' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  10000000 -> -----1
  01000000 -> ----1-
  00100000 -> ---1--
  00001000 -> --1---
  00000010 -> -1----
  00000001 -> 1-----

21.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\cpu.cpu_state$6538' from module `\hardware':
-------------------------------------

  Information on FSM $fsm$\cpu.cpu_state$6538 (\cpu.cpu_state):

  Number of input signals:   22
  Number of output signals:   8
  Number of state bits:       6

  Input signals:
    0: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1913$1979_Y
    1: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1905$1970_Y
    2: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1900$1967_Y
    3: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1898$1963_Y
    4: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1897$1960_Y
    5: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1854$1949_Y
    6: $techmap\cpu.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1839$1945_Y
    7: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1678$1896_Y
    8: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1590$1881_Y
    9: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1587$1877_Y
   10: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1530$1864_Y
   11: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1520$1856_Y
   12: \cpu.is_beq_bne_blt_bge_bltu_bgeu
   13: \cpu.is_sb_sh_sw
   14: \cpu.decoder_trigger
   15: \cpu.instr_trap
   16: \cpu.instr_jal
   17: \cpu.mem_done
   18: \cpu.pcpi_int_ready
   19: \cpu.pcpi_div.resetn
   20: $auto$opt_reduce.cc:132:opt_mux$6104
   21: $auto$opt_reduce.cc:132:opt_mux$6106

  Output signals:
    0: $techmap\cpu.$procmux$2057_CMP
    1: $techmap\cpu.$procmux$2055_CMP
    2: $techmap\cpu.$procmux$2054_CMP
    3: $techmap\cpu.$procmux$2053_CMP
    4: $techmap\cpu.$procmux$2052_CMP
    5: $techmap\cpu.$procmux$2051_CMP
    6: $techmap\cpu.$procmux$2050_CMP
    7: $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1295$1772_Y

  State encoding:
    0:   6'-----1
    1:   6'----1-
    2:   6'---1--
    3:   6'--1---
    4:   6'-1----
    5:   6'1-----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 22'-----------------11000   ->     0 8'00000001
      1:     0 22'--1--------------10-00   ->     0 8'00000001
      2:     0 22'-----------------1-010   ->     0 8'00000001
      3:     0 22'--1--------------0---0   ->     0 8'00000001
      4:     0 22'--1--------------10101   ->     0 8'00000001
      5:     0 22'-------------------0-1   ->     0 8'00000001
      6:     0 22'--1--------------0-1-1   ->     0 8'00000001
      7:     0 22'--1--------------1011-   ->     0 8'00000001
      8:     0 22'--1--------------111--   ->     0 8'00000001
      9:     0 22'--0--------------10-00   ->     1 8'00000001
     10:     0 22'--0--------------0---0   ->     1 8'00000001
     11:     0 22'--0--------------10101   ->     1 8'00000001
     12:     0 22'--0--------------0-1-1   ->     1 8'00000001
     13:     0 22'--0--------------1011-   ->     1 8'00000001
     14:     0 22'--0--------------111--   ->     1 8'00000001
     15:     1 22'-----------------11000   ->     0 8'10000000
     16:     1 22'-----------------1-010   ->     0 8'10000000
     17:     1 22'-------------------0-1   ->     0 8'10000000
     18:     1 22'--1----0--00-----10-00   ->     1 8'10000000
     19:     1 22'--1--1-1--00-----10-00   ->     1 8'10000000
     20:     1 22'--1-------01-----10-00   ->     1 8'10000000
     21:     1 22'--1-------1------10-00   ->     1 8'10000000
     22:     1 22'--0--------------10-00   ->     1 8'10000000
     23:     1 22'--1----0--00-----0---0   ->     1 8'10000000
     24:     1 22'--1--1-1--00-----0---0   ->     1 8'10000000
     25:     1 22'--1-------01-----0---0   ->     1 8'10000000
     26:     1 22'--1-------1------0---0   ->     1 8'10000000
     27:     1 22'--0--------------0---0   ->     1 8'10000000
     28:     1 22'--1----0--00-----10101   ->     1 8'10000000
     29:     1 22'--1--1-1--00-----10101   ->     1 8'10000000
     30:     1 22'--1-------01-----10101   ->     1 8'10000000
     31:     1 22'--1-------1------10101   ->     1 8'10000000
     32:     1 22'--0--------------10101   ->     1 8'10000000
     33:     1 22'--1----0--00-----0-1-1   ->     1 8'10000000
     34:     1 22'--1--1-1--00-----0-1-1   ->     1 8'10000000
     35:     1 22'--1-------01-----0-1-1   ->     1 8'10000000
     36:     1 22'--1-------1------0-1-1   ->     1 8'10000000
     37:     1 22'--0--------------0-1-1   ->     1 8'10000000
     38:     1 22'--1----0--00-----1011-   ->     1 8'10000000
     39:     1 22'--1--1-1--00-----1011-   ->     1 8'10000000
     40:     1 22'--1-------01-----1011-   ->     1 8'10000000
     41:     1 22'--1-------1------1011-   ->     1 8'10000000
     42:     1 22'--0--------------1011-   ->     1 8'10000000
     43:     1 22'--1----0--00-----111--   ->     1 8'10000000
     44:     1 22'--1--1-1--00-----111--   ->     1 8'10000000
     45:     1 22'--1-------01-----111--   ->     1 8'10000000
     46:     1 22'--1-------1------111--   ->     1 8'10000000
     47:     1 22'--0--------------111--   ->     1 8'10000000
     48:     1 22'--1--0-1--00-----10-00   ->     2 8'10000000
     49:     1 22'--1--0-1--00-----0---0   ->     2 8'10000000
     50:     1 22'--1--0-1--00-----10101   ->     2 8'10000000
     51:     1 22'--1--0-1--00-----0-1-1   ->     2 8'10000000
     52:     1 22'--1--0-1--00-----1011-   ->     2 8'10000000
     53:     1 22'--1--0-1--00-----111--   ->     2 8'10000000
     54:     2 22'-----------------11000   ->     0 8'00000010
     55:     2 22'--10--1-----10---10-00   ->     0 8'00000010
     56:     2 22'-----------------1-010   ->     0 8'00000010
     57:     2 22'--10--1-----10---0---0   ->     0 8'00000010
     58:     2 22'--10--1-----10---10101   ->     0 8'00000010
     59:     2 22'-------------------0-1   ->     0 8'00000010
     60:     2 22'--10--1-----10---0-1-1   ->     0 8'00000010
     61:     2 22'--10--1-----10---1011-   ->     0 8'00000010
     62:     2 22'--10--1-----10---111--   ->     0 8'00000010
     63:     2 22'--10--1-----11---10-00   ->     1 8'00000010
     64:     2 22'--11--1----------10-00   ->     1 8'00000010
     65:     2 22'--0--------------10-00   ->     1 8'00000010
     66:     2 22'-11--------------10-00   ->     1 8'00000010
     67:     2 22'--10--1-----11---0---0   ->     1 8'00000010
     68:     2 22'--11--1----------0---0   ->     1 8'00000010
     69:     2 22'--0--------------0---0   ->     1 8'00000010
     70:     2 22'-11--------------0---0   ->     1 8'00000010
     71:     2 22'--10--1-----11---10101   ->     1 8'00000010
     72:     2 22'--11--1----------10101   ->     1 8'00000010
     73:     2 22'--0--------------10101   ->     1 8'00000010
     74:     2 22'-11--------------10101   ->     1 8'00000010
     75:     2 22'--10--1-----11---0-1-1   ->     1 8'00000010
     76:     2 22'--11--1----------0-1-1   ->     1 8'00000010
     77:     2 22'--0--------------0-1-1   ->     1 8'00000010
     78:     2 22'-11--------------0-1-1   ->     1 8'00000010
     79:     2 22'--10--1-----11---1011-   ->     1 8'00000010
     80:     2 22'--11--1----------1011-   ->     1 8'00000010
     81:     2 22'--0--------------1011-   ->     1 8'00000010
     82:     2 22'-11--------------1011-   ->     1 8'00000010
     83:     2 22'--10--1-----11---111--   ->     1 8'00000010
     84:     2 22'--11--1----------111--   ->     1 8'00000010
     85:     2 22'--0--------------111--   ->     1 8'00000010
     86:     2 22'-11--------------111--   ->     1 8'00000010
     87:     2 22'--10--1-----0----10-00   ->     2 8'00000010
     88:     2 22'--10--1-----0----0---0   ->     2 8'00000010
     89:     2 22'--10--1-----0----10101   ->     2 8'00000010
     90:     2 22'--10--1-----0----0-1-1   ->     2 8'00000010
     91:     2 22'--10--1-----0----1011-   ->     2 8'00000010
     92:     2 22'--10--1-----0----111--   ->     2 8'00000010
     93:     2 22'001---0-0-----0--10-00   ->     3 8'00000010
     94:     2 22'1-1--------------10-00   ->     3 8'00000010
     95:     2 22'001---0-0-----0--0---0   ->     3 8'00000010
     96:     2 22'1-1--------------0---0   ->     3 8'00000010
     97:     2 22'001---0-0-----0--10101   ->     3 8'00000010
     98:     2 22'1-1--------------10101   ->     3 8'00000010
     99:     2 22'001---0-0-----0--0-1-1   ->     3 8'00000010
    100:     2 22'1-1--------------0-1-1   ->     3 8'00000010
    101:     2 22'001---0-0-----0--1011-   ->     3 8'00000010
    102:     2 22'1-1--------------1011-   ->     3 8'00000010
    103:     2 22'001---0-0-----0--111--   ->     3 8'00000010
    104:     2 22'1-1--------------111--   ->     3 8'00000010
    105:     2 22'001-----1-----0--10-00   ->     4 8'00000010
    106:     2 22'001-----1-----0--0---0   ->     4 8'00000010
    107:     2 22'001-----1-----0--10101   ->     4 8'00000010
    108:     2 22'001-----1-----0--0-1-1   ->     4 8'00000010
    109:     2 22'001-----1-----0--1011-   ->     4 8'00000010
    110:     2 22'001-----1-----0--111--   ->     4 8'00000010
    111:     2 22'--1-----------1--10-00   ->     5 8'00000010
    112:     2 22'--1-----------1--0---0   ->     5 8'00000010
    113:     2 22'--1-----------1--10101   ->     5 8'00000010
    114:     2 22'--1-----------1--0-1-1   ->     5 8'00000010
    115:     2 22'--1-----------1--1011-   ->     5 8'00000010
    116:     2 22'--1-----------1--111--   ->     5 8'00000010
    117:     3 22'-----------------11000   ->     0 8'00001000
    118:     3 22'-----------------1-010   ->     0 8'00001000
    119:     3 22'-------------------0-1   ->     0 8'00001000
    120:     3 22'--1------0-------10-00   ->     1 8'00001000
    121:     3 22'--1-1----1-------10-00   ->     1 8'00001000
    122:     3 22'--0--------------10-00   ->     1 8'00001000
    123:     3 22'--1------0-------0---0   ->     1 8'00001000
    124:     3 22'--1-1----1-------0---0   ->     1 8'00001000
    125:     3 22'--0--------------0---0   ->     1 8'00001000
    126:     3 22'--1------0-------10101   ->     1 8'00001000
    127:     3 22'--1-1----1-------10101   ->     1 8'00001000
    128:     3 22'--0--------------10101   ->     1 8'00001000
    129:     3 22'--1------0-------0-1-1   ->     1 8'00001000
    130:     3 22'--1-1----1-------0-1-1   ->     1 8'00001000
    131:     3 22'--0--------------0-1-1   ->     1 8'00001000
    132:     3 22'--1------0-------1011-   ->     1 8'00001000
    133:     3 22'--1-1----1-------1011-   ->     1 8'00001000
    134:     3 22'--0--------------1011-   ->     1 8'00001000
    135:     3 22'--1------0-------111--   ->     1 8'00001000
    136:     3 22'--1-1----1-------111--   ->     1 8'00001000
    137:     3 22'--0--------------111--   ->     1 8'00001000
    138:     3 22'--1-0----1-------10-00   ->     3 8'00001000
    139:     3 22'--1-0----1-------0---0   ->     3 8'00001000
    140:     3 22'--1-0----1-------10101   ->     3 8'00001000
    141:     3 22'--1-0----1-------0-1-1   ->     3 8'00001000
    142:     3 22'--1-0----1-------1011-   ->     3 8'00001000
    143:     3 22'--1-0----1-------111--   ->     3 8'00001000
    144:     4 22'-----------------11000   ->     0 8'00100000
    145:     4 22'-----------------1-010   ->     0 8'00100000
    146:     4 22'-------------------0-1   ->     0 8'00100000
    147:     4 22'--1------------1110-00   ->     1 8'00100000
    148:     4 22'--0--------------10-00   ->     1 8'00100000
    149:     4 22'--1------------110---0   ->     1 8'00100000
    150:     4 22'--0--------------0---0   ->     1 8'00100000
    151:     4 22'--1------------1110101   ->     1 8'00100000
    152:     4 22'--0--------------10101   ->     1 8'00100000
    153:     4 22'--1------------110-1-1   ->     1 8'00100000
    154:     4 22'--0--------------0-1-1   ->     1 8'00100000
    155:     4 22'--1------------111011-   ->     1 8'00100000
    156:     4 22'--0--------------1011-   ->     1 8'00100000
    157:     4 22'--1------------11111--   ->     1 8'00100000
    158:     4 22'--0--------------111--   ->     1 8'00100000
    159:     4 22'--1------------1010-00   ->     4 8'00100000
    160:     4 22'--1------------0-10-00   ->     4 8'00100000
    161:     4 22'--1------------100---0   ->     4 8'00100000
    162:     4 22'--1------------0-0---0   ->     4 8'00100000
    163:     4 22'--1------------1010101   ->     4 8'00100000
    164:     4 22'--1------------0-10101   ->     4 8'00100000
    165:     4 22'--1------------100-1-1   ->     4 8'00100000
    166:     4 22'--1------------0-0-1-1   ->     4 8'00100000
    167:     4 22'--1------------101011-   ->     4 8'00100000
    168:     4 22'--1------------0-1011-   ->     4 8'00100000
    169:     4 22'--1------------10111--   ->     4 8'00100000
    170:     4 22'--1------------0-111--   ->     4 8'00100000
    171:     5 22'-----------------11000   ->     0 8'01000000
    172:     5 22'-----------------1-010   ->     0 8'01000000
    173:     5 22'-------------------0-1   ->     0 8'01000000
    174:     5 22'--1------------1110-00   ->     1 8'01000000
    175:     5 22'--0--------------10-00   ->     1 8'01000000
    176:     5 22'--1------------110---0   ->     1 8'01000000
    177:     5 22'--0--------------0---0   ->     1 8'01000000
    178:     5 22'--1------------1110101   ->     1 8'01000000
    179:     5 22'--0--------------10101   ->     1 8'01000000
    180:     5 22'--1------------110-1-1   ->     1 8'01000000
    181:     5 22'--0--------------0-1-1   ->     1 8'01000000
    182:     5 22'--1------------111011-   ->     1 8'01000000
    183:     5 22'--0--------------1011-   ->     1 8'01000000
    184:     5 22'--1------------11111--   ->     1 8'01000000
    185:     5 22'--0--------------111--   ->     1 8'01000000
    186:     5 22'--1------------1010-00   ->     5 8'01000000
    187:     5 22'--1------------0-10-00   ->     5 8'01000000
    188:     5 22'--1------------100---0   ->     5 8'01000000
    189:     5 22'--1------------0-0---0   ->     5 8'01000000
    190:     5 22'--1------------1010101   ->     5 8'01000000
    191:     5 22'--1------------0-10101   ->     5 8'01000000
    192:     5 22'--1------------100-1-1   ->     5 8'01000000
    193:     5 22'--1------------0-0-1-1   ->     5 8'01000000
    194:     5 22'--1------------101011-   ->     5 8'01000000
    195:     5 22'--1------------0-1011-   ->     5 8'01000000
    196:     5 22'--1------------10111--   ->     5 8'01000000
    197:     5 22'--1------------0-111--   ->     5 8'01000000

-------------------------------------

21.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\cpu.cpu_state$6538' from module `\hardware'.

21.21. Executing OPT pass (performing simple optimizations).

21.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.
<suppressed ~3 debug messages>

21.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~51 debug messages>
Removed a total of 17 cells.

21.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

21.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 0 unused cells and 30 unused wires.
<suppressed ~1 debug messages>

21.21.5. Finished fast OPT passes.

21.22. Executing MEMORY pass.

21.22.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$techmap\cpu.$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$2002' in module `\hardware': merged $dff to cell.
Checking cell `$techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1299' in module `\hardware': merged $dff to cell.
Checking cell `$techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1300' in module `\hardware': merged $dff to cell.
Checking cell `$techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1301' in module `\hardware': merged $dff to cell.
Checking cell `$techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1302' in module `\hardware': merged $dff to cell.
Checking cell `$techmap\cpu.$memrd$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1328$1790' in module `\hardware': merged address $dff to cell.
Checking cell `$techmap\cpu.$memrd$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1329$1793' in module `\hardware': merged address $dff to cell.
Checking cell `$techmap\ram.$memrd$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:17$1298' in module `\hardware': merged data $dff to cell.

21.22.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 13 unused cells and 14 unused wires.
<suppressed ~14 debug messages>

21.22.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory hardware.ram.mem by address:
  New clock domain: posedge \clk_16MHz
    Port 0 ($techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1299) has addr \cpu.mem_addr [12:2].
      Active bits: 00000000000000000000000011111111
    Port 1 ($techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1300) has addr \cpu.mem_addr [12:2].
      Active bits: 00000000000000001111111100000000
      Merging port 0 into this one.
      Active bits: 00000000000000001111111111111111
    Port 2 ($techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1301) has addr \cpu.mem_addr [12:2].
      Active bits: 00000000111111110000000000000000
      Merging port 1 into this one.
      Active bits: 00000000111111111111111111111111
    Port 3 ($techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1302) has addr \cpu.mem_addr [12:2].
      Active bits: 11111111000000000000000000000000
      Merging port 2 into this one.
      Active bits: 11111111111111111111111111111111

21.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..

21.22.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\cpu.cpuregs' in module `\hardware':
  $techmap\cpu.$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$2002 ($memwr)
  $techmap\cpu.$memrd$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1329$1793 ($memrd)
  $techmap\cpu.$memrd$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1328$1790 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\ram.mem' in module `\hardware':
  $techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1302 ($memwr)
  $techmap\ram.$memrd$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:17$1298 ($memrd)

21.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..

21.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing hardware.cpu.cpuregs:
  Properties: ports=3 bits=1152 rports=2 wports=1 dbits=32 abits=6 words=36
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=220 dwaste=0 bwaste=3520 waste=3520 efficiency=14
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk_16MHz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_16MHz.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_16MHz.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_16MHz.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_16MHz.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7040 efficiency=7
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=476 dwaste=0 bwaste=3808 waste=3808 efficiency=7
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk_16MHz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_16MHz.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_16MHz.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_16MHz.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_16MHz.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7616 efficiency=3
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=988 dwaste=0 bwaste=3952 waste=3952 efficiency=3
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk_16MHz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_16MHz.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_16MHz.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_16MHz.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_16MHz.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7904 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 rejected: requirement 'min efficiency 2' not met.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2012 dwaste=0 bwaste=4024 waste=4024 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Selecting best of 2 rules:
    Efficiency for rule 2.1: efficiency=3, cells=8, acells=1
    Efficiency for rule 1.1: efficiency=7, cells=4, acells=1
    Selected rule 1.1 with efficiency 7.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk_16MHz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_16MHz.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_16MHz.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_16MHz.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_16MHz.
        Mapped to bram port A1.2.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: cpu.cpuregs.0.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 1>: cpu.cpuregs.0.0.1
        Adding extra logic for transparent port A1.2.
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: cpu.cpuregs.1.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 1>: cpu.cpuregs.1.0.1
        Adding extra logic for transparent port A1.2.
Processing hardware.ram.mem:
  Properties: ports=2 bits=65536 rports=1 wports=1 dbits=32 abits=11 words=2048
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk_16MHz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_16MHz.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk_16MHz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_16MHz.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk_16MHz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_16MHz.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk_16MHz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_16MHz.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=100, cells=16, acells=1
    Efficiency for rule 2.2: efficiency=100, cells=16, acells=2
    Efficiency for rule 2.1: efficiency=100, cells=16, acells=4
    Efficiency for rule 1.1: efficiency=100, cells=16, acells=8
    Selected rule 2.3 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk_16MHz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_16MHz.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: ram.mem.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: ram.mem.1.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: ram.mem.2.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: ram.mem.3.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: ram.mem.4.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: ram.mem.5.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: ram.mem.6.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: ram.mem.7.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <8 0 0>: ram.mem.8.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <9 0 0>: ram.mem.9.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <10 0 0>: ram.mem.10.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <11 0 0>: ram.mem.11.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <12 0 0>: ram.mem.12.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <13 0 0>: ram.mem.13.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <14 0 0>: ram.mem.14.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <15 0 0>: ram.mem.15.0.0

21.25. Executing TECHMAP pass (map to technology primitives).

21.25.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

21.25.2. Continuing TECHMAP pass.
Using template $paramod\$__ICE40_RAM4K_M0\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod\$__ICE40_RAM4K_M123\CFG_ABITS=11\CFG_DBITS=2\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$4200c10d2e07b3359d49ca78f8f6d43ec6f7e316\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$c580e88c60026da015257f05680f05599f0d3ee1\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
<suppressed ~122 debug messages>

21.26. Executing ICE40_BRAMINIT pass.

21.27. Executing OPT pass (performing simple optimizations).

21.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.
<suppressed ~195 debug messages>

21.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

21.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

21.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 19 unused cells and 561 unused wires.
<suppressed ~23 debug messages>

21.27.5. Finished fast OPT passes.

21.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

21.29. Executing OPT pass (performing simple optimizations).

21.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

21.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
Removed a total of 0 cells.

21.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hardware..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/6 on $pmux $techmap\cpu.$procmux$2695.
    dead port 4/6 on $pmux $techmap\cpu.$procmux$2695.
    dead port 3/6 on $pmux $techmap\cpu.$procmux$2946.
    dead port 1/2 on $mux $techmap\cpu.$procmux$2962.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2962.
    dead port 1/2 on $mux $techmap\cpu.$procmux$3228.
    dead port 2/2 on $mux $techmap\cpu.$procmux$3228.
    dead port 1/5 on $pmux $techmap\cpu.$procmux$3230.
    dead port 2/5 on $pmux $techmap\cpu.$procmux$3230.
    dead port 1/3 on $pmux $techmap\cpu.$procmux$3240.
    dead port 2/3 on $pmux $techmap\cpu.$procmux$3240.
    dead port 3/3 on $pmux $techmap\cpu.$procmux$3240.
    dead port 1/3 on $pmux $techmap\cpu.$procmux$3438.
    dead port 3/5 on $pmux $techmap\cpu.$procmux$3463.
    dead port 1/3 on $pmux $techmap\cpu.$procmux$3472.
    dead port 2/3 on $pmux $techmap\cpu.$procmux$3472.
    dead port 3/3 on $pmux $techmap\cpu.$procmux$3472.
    dead port 1/3 on $pmux $techmap\cpu.$procmux$3477.
    dead port 2/3 on $pmux $techmap\cpu.$procmux$3477.
    dead port 3/3 on $pmux $techmap\cpu.$procmux$3477.
    dead port 1/2 on $mux $techmap\cpu.$procmux$3481.
    dead port 2/2 on $mux $techmap\cpu.$procmux$3481.
    dead port 1/2 on $mux $techmap\cpu.$procmux$3484.
    dead port 2/2 on $mux $techmap\cpu.$procmux$3484.
Removed 24 multiplexer ports.
<suppressed ~276 debug messages>

21.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hardware.
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6095: { \cpu.cpu_state [0] \cpu.cpu_state [1] \cpu.cpu_state [2] \cpu.cpu_state [4] \cpu.cpu_state [5] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6091: { \cpu.cpu_state [0] \cpu.cpu_state [1] \cpu.cpu_state [2] \cpu.cpu_state [3] \cpu.cpu_state [5] }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$6871: { $auto$fsm_map.cc:118:implement_pattern_cache$6719 $auto$fsm_map.cc:118:implement_pattern_cache$6869 $auto$fsm_map.cc:74:implement_pattern_cache$6865 $auto$fsm_map.cc:118:implement_pattern_cache$6863 $auto$fsm_map.cc:118:implement_pattern_cache$6859 $auto$fsm_map.cc:118:implement_pattern_cache$6855 $auto$fsm_map.cc:118:implement_pattern_cache$6851 $auto$fsm_map.cc:118:implement_pattern_cache$6847 $auto$fsm_map.cc:118:implement_pattern_cache$6843 $auto$fsm_map.cc:118:implement_pattern_cache$6839 $auto$fsm_map.cc:118:implement_pattern_cache$6835 $auto$fsm_map.cc:118:implement_pattern_cache$6831 $auto$fsm_map.cc:118:implement_pattern_cache$6825 $auto$fsm_map.cc:74:implement_pattern_cache$6821 $auto$fsm_map.cc:118:implement_pattern_cache$6819 $auto$fsm_map.cc:118:implement_pattern_cache$6815 $auto$fsm_map.cc:118:implement_pattern_cache$6811 $auto$fsm_map.cc:118:implement_pattern_cache$6727 $auto$fsm_map.cc:74:implement_pattern_cache$6645 $auto$fsm_map.cc:118:implement_pattern_cache$6781 $auto$fsm_map.cc:118:implement_pattern_cache$6787 $auto$fsm_map.cc:118:implement_pattern_cache$6743 $auto$fsm_map.cc:74:implement_pattern_cache$6777 $auto$fsm_map.cc:118:implement_pattern_cache$6737 $auto$fsm_map.cc:118:implement_pattern_cache$6711 $auto$fsm_map.cc:118:implement_pattern_cache$6755 $auto$fsm_map.cc:118:implement_pattern_cache$6751 $auto$fsm_map.cc:118:implement_pattern_cache$6723 $auto$fsm_map.cc:118:implement_pattern_cache$6611 $auto$fsm_map.cc:118:implement_pattern_cache$6791 $auto$fsm_map.cc:118:implement_pattern_cache$6795 $auto$fsm_map.cc:118:implement_pattern_cache$6707 $auto$fsm_map.cc:118:implement_pattern_cache$6693 $auto$fsm_map.cc:118:implement_pattern_cache$6659 $auto$fsm_map.cc:118:implement_pattern_cache$6703 $auto$fsm_map.cc:118:implement_pattern_cache$6747 $auto$fsm_map.cc:118:implement_pattern_cache$6699 $auto$fsm_map.cc:118:implement_pattern_cache$6807 $auto$fsm_map.cc:118:implement_pattern_cache$6715 $auto$fsm_map.cc:118:implement_pattern_cache$6649 $auto$fsm_map.cc:118:implement_pattern_cache$6799 $auto$fsm_map.cc:118:implement_pattern_cache$6687 $auto$fsm_map.cc:74:implement_pattern_cache$6689 $auto$fsm_map.cc:118:implement_pattern_cache$6623 $auto$fsm_map.cc:118:implement_pattern_cache$6619 $auto$fsm_map.cc:118:implement_pattern_cache$6615 $auto$fsm_map.cc:118:implement_pattern_cache$6671 $auto$fsm_map.cc:118:implement_pattern_cache$6643 $auto$fsm_map.cc:118:implement_pattern_cache$6675 $auto$fsm_map.cc:118:implement_pattern_cache$6639 $auto$fsm_map.cc:118:implement_pattern_cache$6679 $auto$fsm_map.cc:118:implement_pattern_cache$6635 $auto$fsm_map.cc:118:implement_pattern_cache$6683 $auto$fsm_map.cc:118:implement_pattern_cache$6631 $auto$fsm_map.cc:118:implement_pattern_cache$6731 $auto$fsm_map.cc:118:implement_pattern_cache$6759 $auto$fsm_map.cc:118:implement_pattern_cache$6763 $auto$fsm_map.cc:74:implement_pattern_cache$6733 $auto$fsm_map.cc:118:implement_pattern_cache$6627 $auto$fsm_map.cc:118:implement_pattern_cache$6655 $auto$fsm_map.cc:118:implement_pattern_cache$6663 $auto$fsm_map.cc:118:implement_pattern_cache$6767 $auto$fsm_map.cc:118:implement_pattern_cache$6775 $auto$fsm_map.cc:118:implement_pattern_cache$6803 $auto$fsm_map.cc:118:implement_pattern_cache$6771 $auto$fsm_map.cc:118:implement_pattern_cache$6667 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$6606: { $auto$fsm_map.cc:74:implement_pattern_cache$6580 $auto$fsm_map.cc:118:implement_pattern_cache$6578 $auto$fsm_map.cc:118:implement_pattern_cache$6574 $auto$fsm_map.cc:118:implement_pattern_cache$6570 $auto$fsm_map.cc:118:implement_pattern_cache$6566 $auto$fsm_map.cc:74:implement_pattern_cache$6562 $auto$fsm_map.cc:118:implement_pattern_cache$6560 $auto$fsm_map.cc:118:implement_pattern_cache$6556 $auto$fsm_map.cc:118:implement_pattern_cache$6604 $auto$fsm_map.cc:118:implement_pattern_cache$6600 $auto$fsm_map.cc:118:implement_pattern_cache$6596 $auto$fsm_map.cc:118:implement_pattern_cache$6592 $auto$fsm_map.cc:118:implement_pattern_cache$6588 $auto$fsm_map.cc:118:implement_pattern_cache$6584 $auto$fsm_map.cc:74:implement_pattern_cache$6552 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:105:implement_pattern_cache$6830: { \cpu.cpu_state [4] \cpu.cpu_state [5] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:938:replace_cell$7190:
      Old ports: A=16'0000000000000000, B={ $auto$memory_bram.cc:837:replace_cell$7147 [15] $auto$memory_bram.cc:837:replace_cell$7147 [15] $auto$memory_bram.cc:837:replace_cell$7147 [15] $auto$memory_bram.cc:837:replace_cell$7147 [15] $auto$memory_bram.cc:837:replace_cell$7147 [15] $auto$memory_bram.cc:837:replace_cell$7147 [15] $auto$memory_bram.cc:837:replace_cell$7147 [15] $auto$memory_bram.cc:837:replace_cell$7147 [15] $auto$memory_bram.cc:837:replace_cell$7147 [15] $auto$memory_bram.cc:837:replace_cell$7147 [15] $auto$memory_bram.cc:837:replace_cell$7147 [15] $auto$memory_bram.cc:837:replace_cell$7147 [15] $auto$memory_bram.cc:837:replace_cell$7147 [15] $auto$memory_bram.cc:837:replace_cell$7147 [15] $auto$memory_bram.cc:837:replace_cell$7147 [15] $auto$memory_bram.cc:837:replace_cell$7147 [15] }, Y=$auto$rtlil.cc:1906:Mux$7191
      New ports: A=1'0, B=$auto$memory_bram.cc:837:replace_cell$7147 [15], Y=$auto$rtlil.cc:1906:Mux$7191 [0]
      New connections: $auto$rtlil.cc:1906:Mux$7191 [15:1] = { $auto$rtlil.cc:1906:Mux$7191 [0] $auto$rtlil.cc:1906:Mux$7191 [0] $auto$rtlil.cc:1906:Mux$7191 [0] $auto$rtlil.cc:1906:Mux$7191 [0] $auto$rtlil.cc:1906:Mux$7191 [0] $auto$rtlil.cc:1906:Mux$7191 [0] $auto$rtlil.cc:1906:Mux$7191 [0] $auto$rtlil.cc:1906:Mux$7191 [0] $auto$rtlil.cc:1906:Mux$7191 [0] $auto$rtlil.cc:1906:Mux$7191 [0] $auto$rtlil.cc:1906:Mux$7191 [0] $auto$rtlil.cc:1906:Mux$7191 [0] $auto$rtlil.cc:1906:Mux$7191 [0] $auto$rtlil.cc:1906:Mux$7191 [0] $auto$rtlil.cc:1906:Mux$7191 [0] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:938:replace_cell$7234:
      Old ports: A=16'0000000000000000, B={ $auto$memory_bram.cc:837:replace_cell$7147 [15] $auto$memory_bram.cc:837:replace_cell$7147 [15] $auto$memory_bram.cc:837:replace_cell$7147 [15] $auto$memory_bram.cc:837:replace_cell$7147 [15] $auto$memory_bram.cc:837:replace_cell$7147 [15] $auto$memory_bram.cc:837:replace_cell$7147 [15] $auto$memory_bram.cc:837:replace_cell$7147 [15] $auto$memory_bram.cc:837:replace_cell$7147 [15] $auto$memory_bram.cc:837:replace_cell$7147 [15] $auto$memory_bram.cc:837:replace_cell$7147 [15] $auto$memory_bram.cc:837:replace_cell$7147 [15] $auto$memory_bram.cc:837:replace_cell$7147 [15] $auto$memory_bram.cc:837:replace_cell$7147 [15] $auto$memory_bram.cc:837:replace_cell$7147 [15] $auto$memory_bram.cc:837:replace_cell$7147 [15] $auto$memory_bram.cc:837:replace_cell$7147 [15] }, Y=$auto$rtlil.cc:1906:Mux$7152
      New ports: A=1'0, B=$auto$memory_bram.cc:837:replace_cell$7147 [15], Y=$auto$rtlil.cc:1906:Mux$7152 [0]
      New connections: $auto$rtlil.cc:1906:Mux$7152 [15:1] = { $auto$rtlil.cc:1906:Mux$7152 [0] $auto$rtlil.cc:1906:Mux$7152 [0] $auto$rtlil.cc:1906:Mux$7152 [0] $auto$rtlil.cc:1906:Mux$7152 [0] $auto$rtlil.cc:1906:Mux$7152 [0] $auto$rtlil.cc:1906:Mux$7152 [0] $auto$rtlil.cc:1906:Mux$7152 [0] $auto$rtlil.cc:1906:Mux$7152 [0] $auto$rtlil.cc:1906:Mux$7152 [0] $auto$rtlil.cc:1906:Mux$7152 [0] $auto$rtlil.cc:1906:Mux$7152 [0] $auto$rtlil.cc:1906:Mux$7152 [0] $auto$rtlil.cc:1906:Mux$7152 [0] $auto$rtlil.cc:1906:Mux$7152 [0] $auto$rtlil.cc:1906:Mux$7152 [0] }
    Consolidated identical input bits for $pmux cell $techmap\cpu.$procmux$2687:
      Old ports: A=\cpu.mem_rdata_word, B={ \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15:0] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7:0] }, Y=$techmap\cpu.$procmux$2687_Y
      New ports: A=\cpu.mem_rdata_word [31:8], B={ \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15:7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] }, Y=$techmap\cpu.$procmux$2687_Y [31:8]
      New connections: $techmap\cpu.$procmux$2687_Y [7:0] = \cpu.mem_rdata_word [7:0]
    Consolidated identical input bits for $mux cell $techmap\cpu.$procmux$2815:
      Old ports: A=\cpu.latched_rd, B={ 1'1 \cpu.latched_rd [4:0] }, Y=$techmap\cpu.$procmux$2815_Y
      New ports: A=\cpu.latched_rd [5], B=1'1, Y=$techmap\cpu.$procmux$2815_Y [5]
      New connections: $techmap\cpu.$procmux$2815_Y [4:0] = \cpu.latched_rd [4:0]
    Consolidated identical input bits for $mux cell $techmap\cpu.$procmux$3783:
      Old ports: A={ \cpu.mem_rdata_latched [31] \cpu.mem_rdata_latched [31] \cpu.mem_rdata_latched [31] \cpu.mem_rdata_latched [31] \cpu.mem_rdata_latched [31] \cpu.mem_rdata_latched [31] \cpu.mem_rdata_latched [31] \cpu.mem_rdata_latched [31] \cpu.mem_rdata_latched [31] \cpu.mem_rdata_latched [31] \cpu.mem_rdata_latched [31] \cpu.mem_rdata_latched [31] }, B={ \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] }, Y=$techmap\cpu.$procmux$3783_Y
      New ports: A=\cpu.mem_rdata_latched [31], B=\cpu.mem_rdata_latched [12], Y=$techmap\cpu.$procmux$3783_Y [0]
      New connections: $techmap\cpu.$procmux$3783_Y [11:1] = { $techmap\cpu.$procmux$3783_Y [0] $techmap\cpu.$procmux$3783_Y [0] $techmap\cpu.$procmux$3783_Y [0] $techmap\cpu.$procmux$3783_Y [0] $techmap\cpu.$procmux$3783_Y [0] $techmap\cpu.$procmux$3783_Y [0] $techmap\cpu.$procmux$3783_Y [0] $techmap\cpu.$procmux$3783_Y [0] $techmap\cpu.$procmux$3783_Y [0] $techmap\cpu.$procmux$3783_Y [0] $techmap\cpu.$procmux$3783_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\cpu.$procmux$3811:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:455:run$6212 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$6212 [1]
      New connections: $auto$wreduce.cc:455:run$6212 [0] = 1'0
    Consolidated identical input bits for $mux cell $techmap\cpu.$procmux$3971:
      Old ports: A={ 1'0 $auto$wreduce.cc:455:run$6213 [4:0] }, B={ 1'0 \cpu.mem_rdata_latched [6:2] }, Y=$techmap\cpu.$procmux$3971_Y
      New ports: A=$auto$wreduce.cc:455:run$6213 [4:0], B=\cpu.mem_rdata_latched [6:2], Y=$techmap\cpu.$procmux$3971_Y [4:0]
      New connections: $techmap\cpu.$procmux$3971_Y [5] = 1'0
    Consolidated identical input bits for $mux cell $techmap\cpu.$procmux$3989:
      Old ports: A=6'000000, B={ 1'0 $auto$wreduce.cc:455:run$6207 [4:0] }, Y=$techmap\cpu.$procmux$3989_Y
      New ports: A=5'00000, B=$auto$wreduce.cc:455:run$6207 [4:0], Y=$techmap\cpu.$procmux$3989_Y [4:0]
      New connections: $techmap\cpu.$procmux$3989_Y [5] = 1'0
    Consolidated identical input bits for $mux cell $techmap\cpu.$procmux$3996:
      Old ports: A=\cpu.mem_rdata_latched [19:12], B={ \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] }, Y=$techmap\cpu.$procmux$3996_Y
      New ports: A=\cpu.mem_rdata_latched [19:13], B={ \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] }, Y=$techmap\cpu.$procmux$3996_Y [7:1]
      New connections: $techmap\cpu.$procmux$3996_Y [0] = \cpu.mem_rdata_latched [12]
    Consolidated identical input bits for $mux cell $techmap\cpu.$procmux$4004:
      Old ports: A={ 1'0 $auto$wreduce.cc:455:run$6215 [4:0] }, B=6'000001, Y=$techmap\cpu.$procmux$4004_Y
      New ports: A=$auto$wreduce.cc:455:run$6215 [4:0], B=5'00001, Y=$techmap\cpu.$procmux$4004_Y [4:0]
      New connections: $techmap\cpu.$procmux$4004_Y [5] = 1'0
    Consolidated identical input bits for $mux cell $techmap\cpu.$procmux$4021:
      Old ports: A=6'000000, B={ 1'0 $auto$wreduce.cc:455:run$6208 [4:0] }, Y=$techmap\cpu.$procmux$4021_Y
      New ports: A=5'00000, B=$auto$wreduce.cc:455:run$6208 [4:0], Y=$techmap\cpu.$procmux$4021_Y [4:0]
      New connections: $techmap\cpu.$procmux$4021_Y [5] = 1'0
    Consolidated identical input bits for $mux cell $techmap\cpu.$procmux$4039:
      Old ports: A=6'000000, B={ 1'0 $auto$wreduce.cc:455:run$6207 [4:0] }, Y=$techmap\cpu.$procmux$4039_Y
      New ports: A=5'00000, B=$auto$wreduce.cc:455:run$6207 [4:0], Y=$techmap\cpu.$procmux$4039_Y [4:0]
      New connections: $techmap\cpu.$procmux$4039_Y [5] = 1'0
    Consolidated identical input bits for $mux cell $techmap\cpu.$procmux$4656:
      Old ports: A={ \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] }, B={ \cpu.mem_rdata_latched [6] 4'0000 }, Y=$techmap\cpu.$procmux$4656_Y
      New ports: A={ \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] }, B={ \cpu.mem_rdata_latched [6] 1'0 }, Y={ $techmap\cpu.$procmux$4656_Y [4] $techmap\cpu.$procmux$4656_Y [0] }
      New connections: $techmap\cpu.$procmux$4656_Y [3:1] = { $techmap\cpu.$procmux$4656_Y [0] $techmap\cpu.$procmux$4656_Y [0] $techmap\cpu.$procmux$4656_Y [0] }
    Consolidated identical input bits for $pmux cell $techmap\cpu.$procmux$4823:
      Old ports: A=\cpu.reg_op2, B={ \cpu.reg_op2 [15:0] \cpu.reg_op2 [15:0] \cpu.reg_op2 [7:0] \cpu.reg_op2 [7:0] \cpu.reg_op2 [7:0] \cpu.reg_op2 [7:0] }, Y=\cpu.mem_la_wdata
      New ports: A=\cpu.reg_op2 [31:8], B={ \cpu.reg_op2 [15:0] \cpu.reg_op2 [15:0] \cpu.reg_op2 [7:0] \cpu.reg_op2 [7:0] }, Y=\cpu.mem_la_wdata [31:8]
      New connections: \cpu.mem_la_wdata [7:0] = \cpu.reg_op2 [7:0]
    Consolidated identical input bits for $mux cell $techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1299$1773:
      Old ports: A=3'100, B=3'010, Y=$auto$wreduce.cc:455:run$6222 [2:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:455:run$6222 [2:1]
      New connections: $auto$wreduce.cc:455:run$6222 [0] = 1'0
    Consolidated identical input bits for $mux cell $techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1523$1859:
      Old ports: A=2'00, B=2'10, Y=$techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1523$1859_Y
      New ports: A=1'0, B=1'1, Y=$techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1523$1859_Y [1]
      New connections: $techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1523$1859_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1534$1866:
      Old ports: A=3'100, B=3'010, Y=$auto$wreduce.cc:455:run$6223 [2:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:455:run$6223 [2:1]
      New connections: $auto$wreduce.cc:455:run$6223 [0] = 1'0
    Consolidated identical input bits for $mux cell $techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:369$1382:
      Old ports: A={ \cpu.reg_op1 [31:2] 2'00 }, B={ $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:369$1381_Y 2'00 }, Y=\cpu.mem_la_addr
      New ports: A=\cpu.reg_op1 [31:2], B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:369$1381_Y, Y=\cpu.mem_la_addr [31:2]
      New connections: \cpu.mem_la_addr [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:398$1397:
      Old ports: A=4'0011, B=4'1100, Y=$techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:398$1397_Y
      New ports: A=2'01, B=2'10, Y={ $techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:398$1397_Y [2] $techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:398$1397_Y [0] }
      New connections: { $techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:398$1397_Y [3] $techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:398$1397_Y [1] } = { $techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:398$1397_Y [2] $techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:398$1397_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:478$1415:
      Old ports: A=6'000000, B=6'100000, Y=$auto$wreduce.cc:455:run$6224 [5:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$6224 [5]
      New connections: $auto$wreduce.cc:455:run$6224 [4:0] = 5'00000
    Consolidated identical input bits for $mux cell $techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:604$1459:
      Old ports: A=2'11, B=2'00, Y=$auto$wreduce.cc:455:run$6225 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$6225 [0]
      New connections: $auto$wreduce.cc:455:run$6225 [1] = $auto$wreduce.cc:455:run$6225 [0]
    Consolidated identical input bits for $mux cell $techmap\cpu.pcpi_mul.$procmux$5780:
      Old ports: A={ \cpu.pcpi_mul.next_rdt [59] 3'000 \cpu.pcpi_mul.next_rdt [55] 3'000 \cpu.pcpi_mul.next_rdt [51] 3'000 \cpu.pcpi_mul.next_rdt [47] 3'000 \cpu.pcpi_mul.next_rdt [43] 3'000 \cpu.pcpi_mul.next_rdt [39] 3'000 \cpu.pcpi_mul.next_rdt [35] 3'000 \cpu.pcpi_mul.next_rdt [31] 3'000 \cpu.pcpi_mul.next_rdt [27] 3'000 \cpu.pcpi_mul.next_rdt [23] 3'000 \cpu.pcpi_mul.next_rdt [19] 3'000 \cpu.pcpi_mul.next_rdt [15] 3'000 \cpu.pcpi_mul.next_rdt [11] 3'000 \cpu.pcpi_mul.next_rdt [7] 3'000 \cpu.pcpi_mul.next_rdt [3] 4'0000 }, B=61'0000000000000000000000000000000000000000000000000000000000000, Y=$auto$wreduce.cc:455:run$6229 [60:0]
      New ports: A={ \cpu.pcpi_mul.next_rdt [59] \cpu.pcpi_mul.next_rdt [55] \cpu.pcpi_mul.next_rdt [51] \cpu.pcpi_mul.next_rdt [47] \cpu.pcpi_mul.next_rdt [43] \cpu.pcpi_mul.next_rdt [39] \cpu.pcpi_mul.next_rdt [35] \cpu.pcpi_mul.next_rdt [31] \cpu.pcpi_mul.next_rdt [27] \cpu.pcpi_mul.next_rdt [23] \cpu.pcpi_mul.next_rdt [19] \cpu.pcpi_mul.next_rdt [15] \cpu.pcpi_mul.next_rdt [11] \cpu.pcpi_mul.next_rdt [7] \cpu.pcpi_mul.next_rdt [3] }, B=15'000000000000000, Y={ $auto$wreduce.cc:455:run$6229 [60] $auto$wreduce.cc:455:run$6229 [56] $auto$wreduce.cc:455:run$6229 [52] $auto$wreduce.cc:455:run$6229 [48] $auto$wreduce.cc:455:run$6229 [44] $auto$wreduce.cc:455:run$6229 [40] $auto$wreduce.cc:455:run$6229 [36] $auto$wreduce.cc:455:run$6229 [32] $auto$wreduce.cc:455:run$6229 [28] $auto$wreduce.cc:455:run$6229 [24] $auto$wreduce.cc:455:run$6229 [20] $auto$wreduce.cc:455:run$6229 [16] $auto$wreduce.cc:455:run$6229 [12] $auto$wreduce.cc:455:run$6229 [8] $auto$wreduce.cc:455:run$6229 [4] }
      New connections: { $auto$wreduce.cc:455:run$6229 [59:57] $auto$wreduce.cc:455:run$6229 [55:53] $auto$wreduce.cc:455:run$6229 [51:49] $auto$wreduce.cc:455:run$6229 [47:45] $auto$wreduce.cc:455:run$6229 [43:41] $auto$wreduce.cc:455:run$6229 [39:37] $auto$wreduce.cc:455:run$6229 [35:33] $auto$wreduce.cc:455:run$6229 [31:29] $auto$wreduce.cc:455:run$6229 [27:25] $auto$wreduce.cc:455:run$6229 [23:21] $auto$wreduce.cc:455:run$6229 [19:17] $auto$wreduce.cc:455:run$6229 [15:13] $auto$wreduce.cc:455:run$6229 [11:9] $auto$wreduce.cc:455:run$6229 [7:5] $auto$wreduce.cc:455:run$6229 [3:0] } = 46'0000000000000000000000000000000000000000000000
    Consolidated identical input bits for $mux cell $techmap\cpu.pcpi_mul.$procmux$5793:
      Old ports: A={ 32'00000000000000000000000000000000 \cpu.reg_op2 }, B={ \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 }, Y=$auto$wreduce.cc:455:run$6231
      New ports: A=1'0, B=\cpu.reg_op2 [31], Y=$auto$wreduce.cc:455:run$6231 [32]
      New connections: { $auto$wreduce.cc:455:run$6231 [63:33] $auto$wreduce.cc:455:run$6231 [31:0] } = { $auto$wreduce.cc:455:run$6231 [32] $auto$wreduce.cc:455:run$6231 [32] $auto$wreduce.cc:455:run$6231 [32] $auto$wreduce.cc:455:run$6231 [32] $auto$wreduce.cc:455:run$6231 [32] $auto$wreduce.cc:455:run$6231 [32] $auto$wreduce.cc:455:run$6231 [32] $auto$wreduce.cc:455:run$6231 [32] $auto$wreduce.cc:455:run$6231 [32] $auto$wreduce.cc:455:run$6231 [32] $auto$wreduce.cc:455:run$6231 [32] $auto$wreduce.cc:455:run$6231 [32] $auto$wreduce.cc:455:run$6231 [32] $auto$wreduce.cc:455:run$6231 [32] $auto$wreduce.cc:455:run$6231 [32] $auto$wreduce.cc:455:run$6231 [32] $auto$wreduce.cc:455:run$6231 [32] $auto$wreduce.cc:455:run$6231 [32] $auto$wreduce.cc:455:run$6231 [32] $auto$wreduce.cc:455:run$6231 [32] $auto$wreduce.cc:455:run$6231 [32] $auto$wreduce.cc:455:run$6231 [32] $auto$wreduce.cc:455:run$6231 [32] $auto$wreduce.cc:455:run$6231 [32] $auto$wreduce.cc:455:run$6231 [32] $auto$wreduce.cc:455:run$6231 [32] $auto$wreduce.cc:455:run$6231 [32] $auto$wreduce.cc:455:run$6231 [32] $auto$wreduce.cc:455:run$6231 [32] $auto$wreduce.cc:455:run$6231 [32] $auto$wreduce.cc:455:run$6231 [32] \cpu.reg_op2 }
    Consolidated identical input bits for $mux cell $techmap\cpu.pcpi_mul.$procmux$5802:
      Old ports: A={ 32'00000000000000000000000000000000 \cpu.reg_op1 }, B={ \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 }, Y=$auto$wreduce.cc:455:run$6233
      New ports: A=1'0, B=\cpu.reg_op1 [31], Y=$auto$wreduce.cc:455:run$6233 [32]
      New connections: { $auto$wreduce.cc:455:run$6233 [63:33] $auto$wreduce.cc:455:run$6233 [31:0] } = { $auto$wreduce.cc:455:run$6233 [32] $auto$wreduce.cc:455:run$6233 [32] $auto$wreduce.cc:455:run$6233 [32] $auto$wreduce.cc:455:run$6233 [32] $auto$wreduce.cc:455:run$6233 [32] $auto$wreduce.cc:455:run$6233 [32] $auto$wreduce.cc:455:run$6233 [32] $auto$wreduce.cc:455:run$6233 [32] $auto$wreduce.cc:455:run$6233 [32] $auto$wreduce.cc:455:run$6233 [32] $auto$wreduce.cc:455:run$6233 [32] $auto$wreduce.cc:455:run$6233 [32] $auto$wreduce.cc:455:run$6233 [32] $auto$wreduce.cc:455:run$6233 [32] $auto$wreduce.cc:455:run$6233 [32] $auto$wreduce.cc:455:run$6233 [32] $auto$wreduce.cc:455:run$6233 [32] $auto$wreduce.cc:455:run$6233 [32] $auto$wreduce.cc:455:run$6233 [32] $auto$wreduce.cc:455:run$6233 [32] $auto$wreduce.cc:455:run$6233 [32] $auto$wreduce.cc:455:run$6233 [32] $auto$wreduce.cc:455:run$6233 [32] $auto$wreduce.cc:455:run$6233 [32] $auto$wreduce.cc:455:run$6233 [32] $auto$wreduce.cc:455:run$6233 [32] $auto$wreduce.cc:455:run$6233 [32] $auto$wreduce.cc:455:run$6233 [32] $auto$wreduce.cc:455:run$6233 [32] $auto$wreduce.cc:455:run$6233 [32] $auto$wreduce.cc:455:run$6233 [32] \cpu.reg_op1 }
    Consolidated identical input bits for $mux cell $techmap\cpu.pcpi_mul.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2223$775:
      Old ports: A=6'011110, B=6'111110, Y=$auto$wreduce.cc:455:run$6236 [5:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$6236 [5]
      New connections: $auto$wreduce.cc:455:run$6236 [4:0] = 5'11110
    Consolidated identical input bits for $pmux cell $techmap\rom.rom.$procmux$5455:
      Old ports: A=8'11101101, B=24'111010111011101100000011, Y=$techmap\rom.rom.$procmux$5455_Y
      New ports: A=5'10110, B=15'101010110100001, Y={ $techmap\rom.rom.$procmux$5455_Y [6] $techmap\rom.rom.$procmux$5455_Y [4:1] }
      New connections: { $techmap\rom.rom.$procmux$5455_Y [7] $techmap\rom.rom.$procmux$5455_Y [5] $techmap\rom.rom.$procmux$5455_Y [0] } = { $techmap\rom.rom.$procmux$5455_Y [3] $techmap\rom.rom.$procmux$5455_Y [3] 1'1 }
    Consolidated identical input bits for $mux cell $techmap\rom.rom.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:393$962:
      Old ports: A=7'1111111, B=7'0100101, Y=$auto$wreduce.cc:455:run$6261 [6:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$6261 [1]
      New connections: { $auto$wreduce.cc:455:run$6261 [6:2] $auto$wreduce.cc:455:run$6261 [0] } = { $auto$wreduce.cc:455:run$6261 [1] 1'1 $auto$wreduce.cc:455:run$6261 [1] $auto$wreduce.cc:455:run$6261 [1] 2'11 }
    Consolidated identical input bits for $mux cell $techmap\serial0.uart.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:26$1091:
      Old ports: A=32'11111111111111111111111111111111, B={ 24'000000000000000000000000 \serial0.uart.recv_buf_data }, Y=\serial0.dat_rdata
      New ports: A=9'111111111, B={ 1'0 \serial0.uart.recv_buf_data }, Y=\serial0.dat_rdata [8:0]
      New connections: \serial0.dat_rdata [31:9] = { \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] }
  Optimizing cells in module \hardware.
    Consolidated identical input bits for $pmux cell $techmap\cpu.$procmux$3967:
      Old ports: A=6'000000, B={ 1'0 $auto$wreduce.cc:455:run$6214 [4:0] $techmap\cpu.$procmux$3971_Y 1'0 \cpu.mem_rdata_latched [6:2] }, Y=$techmap\cpu.$procmux$3967_Y
      New ports: A=5'00000, B={ $auto$wreduce.cc:455:run$6214 [4:0] $techmap\cpu.$procmux$3971_Y [4:0] \cpu.mem_rdata_latched [6:2] }, Y=$techmap\cpu.$procmux$3967_Y [4:0]
      New connections: $techmap\cpu.$procmux$3967_Y [5] = 1'0
    Consolidated identical input bits for $mux cell $techmap\cpu.$procmux$4006:
      Old ports: A=$techmap\cpu.$procmux$4004_Y, B={ 1'0 \cpu.mem_rdata_latched [11:7] }, Y=$techmap\cpu.$procmux$4006_Y
      New ports: A=$techmap\cpu.$procmux$4004_Y [4:0], B=\cpu.mem_rdata_latched [11:7], Y=$techmap\cpu.$procmux$4006_Y [4:0]
      New connections: $techmap\cpu.$procmux$4006_Y [5] = 1'0
    Consolidated identical input bits for $mux cell $techmap\cpu.$procmux$4023:
      Old ports: A=$techmap\cpu.$procmux$4021_Y, B={ 1'0 $auto$wreduce.cc:455:run$6208 [4:0] }, Y=$techmap\cpu.$procmux$4023_Y
      New ports: A=$techmap\cpu.$procmux$4021_Y [4:0], B=$auto$wreduce.cc:455:run$6208 [4:0], Y=$techmap\cpu.$procmux$4023_Y [4:0]
      New connections: $techmap\cpu.$procmux$4023_Y [5] = 1'0
    Consolidated identical input bits for $mux cell $techmap\rom.rom.$procmux$5445:
      Old ports: A={ 1'1 $auto$wreduce.cc:455:run$6261 [6:0] }, B={ 4'0000 \rom.rom.config_dummy }, Y=$techmap\rom.rom.$procmux$5445_Y
      New ports: A={ 1'1 $auto$wreduce.cc:455:run$6261 [1] $auto$wreduce.cc:455:run$6261 [1] 1'1 $auto$wreduce.cc:455:run$6261 [1] 1'1 }, B={ 2'00 \rom.rom.config_dummy }, Y=$techmap\rom.rom.$procmux$5445_Y [5:0]
      New connections: $techmap\rom.rom.$procmux$5445_Y [7:6] = $techmap\rom.rom.$procmux$5445_Y [5:4]
    Consolidated identical input bits for $mux cell $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1115:
      Old ports: A=0, B=\serial0.dat_rdata, Y=$techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1115_Y
      New ports: A=9'000000000, B=\serial0.dat_rdata [8:0], Y=$techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1115_Y [8:0]
      New connections: $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1115_Y [31:9] = { $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1115_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1115_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1115_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1115_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1115_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1115_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1115_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1115_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1115_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1115_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1115_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1115_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1115_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1115_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1115_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1115_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1115_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1115_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1115_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1115_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1115_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1115_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1115_Y [8] }
  Optimizing cells in module \hardware.
    Consolidated identical input bits for $pmux cell $techmap\cpu.$procmux$4008:
      Old ports: A=6'000000, B={ 1'0 $auto$wreduce.cc:455:run$6217 [4:0] 1'0 $auto$wreduce.cc:455:run$6216 [4:0] $techmap\cpu.$procmux$4006_Y }, Y=$techmap\cpu.$procmux$4008_Y
      New ports: A=5'00000, B={ $auto$wreduce.cc:455:run$6217 [4:0] $auto$wreduce.cc:455:run$6216 [4:0] $techmap\cpu.$procmux$4006_Y [4:0] }, Y=$techmap\cpu.$procmux$4008_Y [4:0]
      New connections: $techmap\cpu.$procmux$4008_Y [5] = 1'0
    Consolidated identical input bits for $mux cell $techmap\cpu.$procmux$4025:
      Old ports: A=$techmap\cpu.$procmux$4023_Y, B={ 1'0 $auto$wreduce.cc:455:run$6208 [4:0] }, Y=$techmap\cpu.$procmux$4025_Y
      New ports: A=$techmap\cpu.$procmux$4023_Y [4:0], B=$auto$wreduce.cc:455:run$6208 [4:0], Y=$techmap\cpu.$procmux$4025_Y [4:0]
      New connections: $techmap\cpu.$procmux$4025_Y [5] = 1'0
  Optimizing cells in module \hardware.
    Consolidated identical input bits for $pmux cell $techmap\cpu.$procmux$4027:
      Old ports: A=6'000000, B={ 7'0000010 \cpu.mem_rdata_latched [11:7] 1'0 $auto$wreduce.cc:455:run$6218 [4:0] $techmap\cpu.$procmux$4025_Y }, Y=$techmap\cpu.$procmux$4027_Y
      New ports: A=5'00000, B={ 5'00001 \cpu.mem_rdata_latched [11:7] $auto$wreduce.cc:455:run$6218 [4:0] $techmap\cpu.$procmux$4025_Y [4:0] }, Y=$techmap\cpu.$procmux$4027_Y [4:0]
      New connections: $techmap\cpu.$procmux$4027_Y [5] = 1'0
  Optimizing cells in module \hardware.
    Consolidated identical input bits for $pmux cell $techmap\cpu.$procmux$4016:
      Old ports: A=6'000000, B={ 1'0 $techmap\cpu.$procmux$4039_Y [4:0] $techmap\cpu.$procmux$4027_Y 1'0 $techmap\cpu.$procmux$4008_Y [4:0] }, Y=$techmap\cpu.$procmux$4016_Y
      New ports: A=5'00000, B={ $techmap\cpu.$procmux$4039_Y [4:0] $techmap\cpu.$procmux$4027_Y [4:0] $techmap\cpu.$procmux$4008_Y [4:0] }, Y=$techmap\cpu.$procmux$4016_Y [4:0]
      New connections: $techmap\cpu.$procmux$4016_Y [5] = 1'0
  Optimizing cells in module \hardware.
    Consolidated identical input bits for $mux cell $techmap\cpu.$procmux$4043:
      Old ports: A={ 1'0 \cpu.mem_rdata_latched [11:7] }, B=$techmap\cpu.$procmux$4016_Y, Y=$techmap\cpu.$procmux$4043_Y
      New ports: A=\cpu.mem_rdata_latched [11:7], B=$techmap\cpu.$procmux$4016_Y [4:0], Y=$techmap\cpu.$procmux$4043_Y [4:0]
      New connections: $techmap\cpu.$procmux$4043_Y [5] = 1'0
  Optimizing cells in module \hardware.
Performed a total of 43 changes.

21.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

21.29.6. Executing OPT_RMDFF pass (remove dff with constant values).

21.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 6 unused cells and 18 unused wires.
<suppressed ~8 debug messages>

21.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

21.29.9. Rerunning OPT passes. (Maybe there is more to do..)

21.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hardware..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~274 debug messages>

21.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hardware.
Performed a total of 0 changes.

21.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
Removed a total of 0 cells.

21.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

21.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..

21.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

21.29.16. Finished OPT passes. (There is nothing left to do.)

21.30. Executing TECHMAP pass (map to technology primitives).

21.30.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

21.30.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

21.30.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=1\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=0\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add \cpu.pcpi_mul.rd [23:20] (4 bits, unsigned)
  add \cpu.pcpi_mul.this_rs2 [23:20] (4 bits, unsigned)
  add \cpu.pcpi_mul.rdx [23:20] (4 bits, unsigned)
  add \cpu.pcpi_mul.rd [35:32] (4 bits, unsigned)
  add \cpu.pcpi_mul.this_rs2 [35:32] (4 bits, unsigned)
  add \cpu.pcpi_mul.rdx [35:32] (4 bits, unsigned)
  add \cpu.pcpi_mul.rd [7:4] (4 bits, unsigned)
  add \cpu.pcpi_mul.this_rs2 [7:4] (4 bits, unsigned)
  add \cpu.pcpi_mul.rdx [7:4] (4 bits, unsigned)
  add \cpu.pcpi_mul.rd [31:28] (4 bits, unsigned)
  add \cpu.pcpi_mul.this_rs2 [31:28] (4 bits, unsigned)
  add \cpu.pcpi_mul.rdx [31:28] (4 bits, unsigned)
  add \cpu.pcpi_mul.rd [27:24] (4 bits, unsigned)
  add \cpu.pcpi_mul.this_rs2 [27:24] (4 bits, unsigned)
  add \cpu.pcpi_mul.rdx [27:24] (4 bits, unsigned)
  add \cpu.pcpi_mul.rd [15:12] (4 bits, unsigned)
  add \cpu.pcpi_mul.this_rs2 [15:12] (4 bits, unsigned)
  add \cpu.pcpi_mul.rdx [15:12] (4 bits, unsigned)
  add \cpu.pcpi_mul.rd [3:0] (4 bits, unsigned)
  add \cpu.pcpi_mul.this_rs2 [3:0] (4 bits, unsigned)
  add \cpu.pcpi_mul.rdx [3:0] (4 bits, unsigned)
  add \cpu.pcpi_mul.rd [63:60] (4 bits, unsigned)
  add \cpu.pcpi_mul.this_rs2 [63:60] (4 bits, unsigned)
  add \cpu.pcpi_mul.rdx [63:60] (4 bits, unsigned)
  add \cpu.pcpi_mul.rd [39:36] (4 bits, unsigned)
  add \cpu.pcpi_mul.this_rs2 [39:36] (4 bits, unsigned)
  add \cpu.pcpi_mul.rdx [39:36] (4 bits, unsigned)
  add \cpu.pcpi_mul.rd [11:8] (4 bits, unsigned)
  add \cpu.pcpi_mul.this_rs2 [11:8] (4 bits, unsigned)
  add \cpu.pcpi_mul.rdx [11:8] (4 bits, unsigned)
  add \cpu.pcpi_mul.rd [51:48] (4 bits, unsigned)
  add \cpu.pcpi_mul.this_rs2 [51:48] (4 bits, unsigned)
  add \cpu.pcpi_mul.rdx [51:48] (4 bits, unsigned)
  add \cpu.pcpi_mul.rd [47:44] (4 bits, unsigned)
  add \cpu.pcpi_mul.this_rs2 [47:44] (4 bits, unsigned)
  add \cpu.pcpi_mul.rdx [47:44] (4 bits, unsigned)
  add \cpu.pcpi_mul.rd [55:52] (4 bits, unsigned)
  add \cpu.pcpi_mul.this_rs2 [55:52] (4 bits, unsigned)
  add \cpu.pcpi_mul.rdx [55:52] (4 bits, unsigned)
  add \cpu.pcpi_mul.rd [59:56] (4 bits, unsigned)
  add \cpu.pcpi_mul.this_rs2 [59:56] (4 bits, unsigned)
  add \cpu.pcpi_mul.rdx [59:56] (4 bits, unsigned)
  add \cpu.pcpi_mul.rd [19:16] (4 bits, unsigned)
  add \cpu.pcpi_mul.this_rs2 [19:16] (4 bits, unsigned)
  add \cpu.pcpi_mul.rdx [19:16] (4 bits, unsigned)
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=4\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=1\B_SIGNED=1\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=64\Y_WIDTH=64 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=24\S_WIDTH=2 for cells of type $pmux.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$9b74a473ccd678a23e1df4cc12019cbbece20051\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=7\B_WIDTH=1\Y_WIDTH=7 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=6\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=6\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=6\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=3\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=2\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=5 for cells of type $pmux.
Using template $paramod$constmap:87f69c0bea22f84de4bcd0314b57cb19e61b5eb7$paramod$88abf4b792300efa328894e6936be740fdc22f6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=4 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=6\Y_WIDTH=6 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=24\Y_WIDTH=25 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=13 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=8 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=63\Y_WIDTH=63 for cells of type $alu.
  add \cpu.pcpi_mul.rd [43:40] (4 bits, unsigned)
  add \cpu.pcpi_mul.this_rs2 [43:40] (4 bits, unsigned)
  add \cpu.pcpi_mul.rdx [43:40] (4 bits, unsigned)
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=4 for cells of type $fa.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
No more expansions possible.
<suppressed ~4672 debug messages>

21.31. Executing ICE40_OPT pass (performing simple optimizations).

21.31.1. Running ICE40 specific optimizations.

21.31.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.
<suppressed ~3236 debug messages>

21.31.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~5808 debug messages>
Removed a total of 1936 cells.

21.31.4. Executing OPT_RMDFF pass (remove dff with constant values).

21.31.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 868 unused cells and 3829 unused wires.
<suppressed ~869 debug messages>

21.31.6. Rerunning OPT passes. (Removed registers in this run.)

21.31.7. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6391.slice[0].carry: CO=1'1
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6429.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6432.slice[0].carry: CO=\cpu.count_cycle [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6435.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6438.slice[0].carry: CO=\cpu.count_instr [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6453.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6453.slice[3].carry: CO=$auto$alumacc.cc:474:replace_alu$6453.C [3]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6456.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6456.slice[3].carry: CO=$auto$alumacc.cc:474:replace_alu$6456.C [3]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6476.slice[0].carry: CO=\cpu.pcpi_timeout_counter [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6479.slice[0].carry: CO=\cpu.timer [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6488.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$6488.BB [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6491.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$6459.BB [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6494.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$6494.BB [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6497.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$6497.BB [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6503.slice[0].carry: CO=\serial0.uart.send_bitcnt [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6506.slice[0].carry: CO=\serial0.uart.send_divcnt [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6509.slice[0].carry: CO=\serial0.uart.recv_state [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6512.slice[0].carry: CO=\serial0.uart.recv_divcnt [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6518.slice[0].carry: CO=1'1
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6521.slice[0].carry: CO=1'1
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6527.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6533.slice[0].carry: CO=\cpu.pcpi_mul.mul_counter [0]
Optimized away SB_CARRY cell hardware.$auto$maccmap.cc:240:synth$21130.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$maccmap.cc:240:synth$9797.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$maccmap.cc:240:synth$9804.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$maccmap.cc:240:synth$9816.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$maccmap.cc:240:synth$9823.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$maccmap.cc:240:synth$9830.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$maccmap.cc:240:synth$9842.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$maccmap.cc:240:synth$9887.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$maccmap.cc:240:synth$9894.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$maccmap.cc:240:synth$9901.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$maccmap.cc:240:synth$9908.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$maccmap.cc:240:synth$9915.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$maccmap.cc:240:synth$9922.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$maccmap.cc:240:synth$9929.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$maccmap.cc:240:synth$9936.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$maccmap.cc:240:synth$9943.slice[0].carry: CO=1'0
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6429.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6432.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6435.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6438.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6453.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6453.slice[4].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6456.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6456.slice[4].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6476.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6479.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6488.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6491.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6494.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6497.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6503.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6506.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6509.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6512.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6518.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6521.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6527.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6533.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$maccmap.cc:240:synth$21130.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$maccmap.cc:240:synth$9797.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$maccmap.cc:240:synth$9804.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$maccmap.cc:240:synth$9816.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$maccmap.cc:240:synth$9823.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$maccmap.cc:240:synth$9830.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$maccmap.cc:240:synth$9842.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$maccmap.cc:240:synth$9887.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$maccmap.cc:240:synth$9894.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$maccmap.cc:240:synth$9901.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$maccmap.cc:240:synth$9908.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$maccmap.cc:240:synth$9915.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$maccmap.cc:240:synth$9922.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$maccmap.cc:240:synth$9929.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$maccmap.cc:240:synth$9936.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$maccmap.cc:240:synth$9943.slice[1].adder back to logic.

21.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.
<suppressed ~488 debug messages>

21.31.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~99 debug messages>
Removed a total of 33 cells.

21.31.10. Executing OPT_RMDFF pass (remove dff with constant values).

21.31.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 22 unused cells and 109 unused wires.
<suppressed ~23 debug messages>

21.31.12. Rerunning OPT passes. (Removed registers in this run.)

21.31.13. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6453.slice[1].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6456.slice[1].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6521.slice[1].carry: CO=1'1
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6527.slice[1].carry: CO=1'0
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6453.slice[2].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6456.slice[2].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6521.slice[2].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6527.slice[2].adder back to logic.

21.31.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.
<suppressed ~53 debug messages>

21.31.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

21.31.16. Executing OPT_RMDFF pass (remove dff with constant values).

21.31.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 3 unused cells and 13 unused wires.
<suppressed ~4 debug messages>

21.31.18. Rerunning OPT passes. (Removed registers in this run.)

21.31.19. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6453.slice[2].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6456.slice[2].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6527.slice[2].carry: CO=\rom.rom.rd_addr [2]
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6453.slice[3].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6456.slice[3].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6527.slice[3].adder back to logic.

21.31.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.
<suppressed ~66 debug messages>

21.31.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
Removed a total of 0 cells.

21.31.22. Executing OPT_RMDFF pass (remove dff with constant values).

21.31.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

21.31.24. Rerunning OPT passes. (Removed registers in this run.)

21.31.25. Running ICE40 specific optimizations.

21.31.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

21.31.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
Removed a total of 0 cells.

21.31.28. Executing OPT_RMDFF pass (remove dff with constant values).

21.31.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..

21.31.30. Finished OPT passes. (There is nothing left to do.)

21.32. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

21.33. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module hardware:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10543 to $_DFFE_PP_ for $techmap\cpu.$0\mem_rdata_q[31:0] [0] -> \cpu.mem_rdata_q [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10544 to $_DFFE_PP_ for $techmap\cpu.$0\mem_rdata_q[31:0] [1] -> \cpu.mem_rdata_q [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10545 to $_DFFE_PP_ for $techmap\cpu.$0\mem_rdata_q[31:0] [2] -> \cpu.mem_rdata_q [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10546 to $_DFFE_PP_ for $techmap\cpu.$0\mem_rdata_q[31:0] [3] -> \cpu.mem_rdata_q [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10547 to $_DFFE_PP_ for $techmap\cpu.$0\mem_rdata_q[31:0] [4] -> \cpu.mem_rdata_q [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10548 to $_DFFE_PP_ for $techmap\cpu.$0\mem_rdata_q[31:0] [5] -> \cpu.mem_rdata_q [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10549 to $_DFFE_PP_ for $techmap\cpu.$0\mem_rdata_q[31:0] [6] -> \cpu.mem_rdata_q [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10575 to $_DFFE_PP_ for $techmap\cpu.$0\prefetched_high_word[0:0] -> \cpu.prefetched_high_word.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10576 to $_DFFE_PP_ for $techmap\cpu.$0\mem_la_secondword[0:0] -> \cpu.mem_la_secondword.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10577 to $_DFFE_PP_ for $techmap\cpu.$0\mem_state[1:0] [0] -> \cpu.mem_state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10578 to $_DFFE_PP_ for $techmap\cpu.$0\mem_state[1:0] [1] -> \cpu.mem_state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10579 to $_DFFE_PP_ for $techmap\cpu.$0\mem_valid[0:0] -> \cpu.mem_valid.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10580 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wstrb[3:0] [0] -> \cpu.mem_wstrb [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10581 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wstrb[3:0] [1] -> \cpu.mem_wstrb [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10582 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wstrb[3:0] [2] -> \cpu.mem_wstrb [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10583 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wstrb[3:0] [3] -> \cpu.mem_wstrb [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10584 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [0] -> \cpu.mem_addr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10585 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [1] -> \cpu.mem_addr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10586 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [2] -> \cpu.mem_addr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10587 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [3] -> \cpu.mem_addr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10588 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [4] -> \cpu.mem_addr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10589 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [5] -> \cpu.mem_addr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10590 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [6] -> \cpu.mem_addr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10591 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [7] -> \cpu.mem_addr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10592 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [8] -> \cpu.mem_addr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10593 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [9] -> \cpu.mem_addr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10594 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [10] -> \cpu.mem_addr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10595 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [11] -> \cpu.mem_addr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10596 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [12] -> \cpu.mem_addr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10597 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [13] -> \cpu.mem_addr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10598 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [14] -> \cpu.mem_addr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10599 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [15] -> \cpu.mem_addr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10600 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [16] -> \cpu.mem_addr [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10601 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [17] -> \cpu.mem_addr [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10602 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [18] -> \cpu.mem_addr [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10603 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [19] -> \cpu.mem_addr [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10604 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [20] -> \cpu.mem_addr [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10605 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [21] -> \cpu.mem_addr [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10606 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [22] -> \cpu.mem_addr [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10607 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [23] -> \cpu.mem_addr [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10608 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [24] -> \cpu.mem_addr [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10609 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [25] -> \cpu.mem_addr [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10610 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [26] -> \cpu.mem_addr [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10611 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [27] -> \cpu.mem_addr [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10612 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [28] -> \cpu.mem_addr [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10613 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [29] -> \cpu.mem_addr [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10614 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [30] -> \cpu.mem_addr [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10615 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [31] -> \cpu.mem_addr [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10616 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [0] -> \cpu.mem_wdata [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10617 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [1] -> \cpu.mem_wdata [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10618 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [2] -> \cpu.mem_wdata [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10619 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [3] -> \cpu.mem_wdata [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10620 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [4] -> \cpu.mem_wdata [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10621 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [5] -> \cpu.mem_wdata [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10622 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [6] -> \cpu.mem_wdata [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10623 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [7] -> \cpu.mem_wdata [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10624 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [8] -> \cpu.mem_wdata [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10625 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [9] -> \cpu.mem_wdata [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10626 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [10] -> \cpu.mem_wdata [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10627 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [11] -> \cpu.mem_wdata [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10628 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [12] -> \cpu.mem_wdata [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10629 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [13] -> \cpu.mem_wdata [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10630 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [14] -> \cpu.mem_wdata [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10631 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [15] -> \cpu.mem_wdata [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10632 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [16] -> \cpu.mem_wdata [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10633 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [17] -> \cpu.mem_wdata [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10634 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [18] -> \cpu.mem_wdata [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10635 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [19] -> \cpu.mem_wdata [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10636 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [20] -> \cpu.mem_wdata [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10637 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [21] -> \cpu.mem_wdata [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10638 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [22] -> \cpu.mem_wdata [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10639 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [23] -> \cpu.mem_wdata [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10640 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [24] -> \cpu.mem_wdata [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10641 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [25] -> \cpu.mem_wdata [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10642 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [26] -> \cpu.mem_wdata [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10643 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [27] -> \cpu.mem_wdata [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10644 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [28] -> \cpu.mem_wdata [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10645 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [29] -> \cpu.mem_wdata [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10646 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [30] -> \cpu.mem_wdata [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10647 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [31] -> \cpu.mem_wdata [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10649 to $_DFFE_PP_ for $techmap\cpu.$0\is_alu_reg_reg[0:0] -> \cpu.is_alu_reg_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10650 to $_DFFE_PP_ for $techmap\cpu.$0\is_alu_reg_imm[0:0] -> \cpu.is_alu_reg_imm.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10651 to $_DFFE_PP_ for $techmap\cpu.$0\is_beq_bne_blt_bge_bltu_bgeu[0:0] -> \cpu.is_beq_bne_blt_bge_bltu_bgeu.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10654 to $_DFFE_PP_ for $techmap\cpu.$0\is_sb_sh_sw[0:0] -> \cpu.is_sb_sh_sw.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10655 to $_DFFE_PP_ for $techmap\cpu.$0\is_jalr_addi_slti_sltiu_xori_ori_andi[0:0] -> \cpu.is_jalr_addi_slti_sltiu_xori_ori_andi.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10656 to $_DFFE_PP_ for $techmap\cpu.$0\is_slli_srli_srai[0:0] -> \cpu.is_slli_srli_srai.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10657 to $_DFFE_PP_ for $techmap\cpu.$0\is_lb_lh_lw_lbu_lhu[0:0] -> \cpu.is_lb_lh_lw_lbu_lhu.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10659 to $_DFFE_PP_ for $techmap\cpu.$0\compressed_instr[0:0] -> \cpu.compressed_instr.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10660 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [0] -> \cpu.decoded_imm_uj [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10661 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [1] -> \cpu.decoded_imm_uj [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10662 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [2] -> \cpu.decoded_imm_uj [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10663 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [3] -> \cpu.decoded_imm_uj [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10664 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [4] -> \cpu.decoded_imm_uj [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10665 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [5] -> \cpu.decoded_imm_uj [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10666 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [6] -> \cpu.decoded_imm_uj [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10667 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [7] -> \cpu.decoded_imm_uj [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10668 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [8] -> \cpu.decoded_imm_uj [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10669 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [9] -> \cpu.decoded_imm_uj [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10670 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [10] -> \cpu.decoded_imm_uj [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10671 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [11] -> \cpu.decoded_imm_uj [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10672 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [12] -> \cpu.decoded_imm_uj [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10673 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [13] -> \cpu.decoded_imm_uj [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10674 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [14] -> \cpu.decoded_imm_uj [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10675 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [15] -> \cpu.decoded_imm_uj [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10676 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [16] -> \cpu.decoded_imm_uj [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10677 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [17] -> \cpu.decoded_imm_uj [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10678 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [18] -> \cpu.decoded_imm_uj [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10679 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [19] -> \cpu.decoded_imm_uj [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10680 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [20] -> \cpu.decoded_imm_uj [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10681 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [21] -> \cpu.decoded_imm_uj [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10682 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [22] -> \cpu.decoded_imm_uj [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10683 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [23] -> \cpu.decoded_imm_uj [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10684 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [24] -> \cpu.decoded_imm_uj [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10685 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [25] -> \cpu.decoded_imm_uj [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10686 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [26] -> \cpu.decoded_imm_uj [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10687 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [27] -> \cpu.decoded_imm_uj [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10688 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [28] -> \cpu.decoded_imm_uj [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10689 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [29] -> \cpu.decoded_imm_uj [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10690 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [30] -> \cpu.decoded_imm_uj [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10691 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [31] -> \cpu.decoded_imm_uj [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10692 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [0] -> \cpu.decoded_imm [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10693 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [1] -> \cpu.decoded_imm [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10694 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [2] -> \cpu.decoded_imm [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10695 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [3] -> \cpu.decoded_imm [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10696 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [4] -> \cpu.decoded_imm [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10697 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [5] -> \cpu.decoded_imm [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10698 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [6] -> \cpu.decoded_imm [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10699 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [7] -> \cpu.decoded_imm [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10700 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [8] -> \cpu.decoded_imm [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10701 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [9] -> \cpu.decoded_imm [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10702 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [10] -> \cpu.decoded_imm [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10703 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [11] -> \cpu.decoded_imm [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10704 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [12] -> \cpu.decoded_imm [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10705 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [13] -> \cpu.decoded_imm [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10706 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [14] -> \cpu.decoded_imm [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10707 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [15] -> \cpu.decoded_imm [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10708 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [16] -> \cpu.decoded_imm [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10709 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [17] -> \cpu.decoded_imm [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10710 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [18] -> \cpu.decoded_imm [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10711 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [19] -> \cpu.decoded_imm [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10712 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [20] -> \cpu.decoded_imm [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10713 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [21] -> \cpu.decoded_imm [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10714 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [22] -> \cpu.decoded_imm [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10715 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [23] -> \cpu.decoded_imm [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10716 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [24] -> \cpu.decoded_imm [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10717 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [25] -> \cpu.decoded_imm [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10718 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [26] -> \cpu.decoded_imm [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10719 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [27] -> \cpu.decoded_imm [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10720 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [28] -> \cpu.decoded_imm [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10721 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [29] -> \cpu.decoded_imm [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10722 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [30] -> \cpu.decoded_imm [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10723 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [31] -> \cpu.decoded_imm [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10736 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_rd[5:0] [0] -> \cpu.decoded_rd [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10737 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_rd[5:0] [1] -> \cpu.decoded_rd [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10738 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_rd[5:0] [2] -> \cpu.decoded_rd [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10739 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_rd[5:0] [3] -> \cpu.decoded_rd [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10740 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_rd[5:0] [4] -> \cpu.decoded_rd [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10741 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_rd[5:0] [5] -> \cpu.decoded_rd [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10742 to $_DFFE_PP_ for $techmap\cpu.$0\instr_timer[0:0] -> \cpu.instr_timer.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10743 to $_DFFE_PP_ for $techmap\cpu.$0\instr_waitirq[0:0] -> \cpu.instr_waitirq.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10744 to $_DFFE_PP_ for $techmap\cpu.$0\instr_maskirq[0:0] -> \cpu.instr_maskirq.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10745 to $_DFFE_PP_ for $techmap\cpu.$0\instr_retirq[0:0] -> \cpu.instr_retirq.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10746 to $_DFFE_PP_ for $techmap\cpu.$0\instr_setq[0:0] -> \cpu.instr_setq.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10747 to $_DFFE_PP_ for $techmap\cpu.$0\instr_getq[0:0] -> \cpu.instr_getq.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10748 to $_DFFE_PP_ for $techmap\cpu.$0\instr_ecall_ebreak[0:0] -> \cpu.instr_ecall_ebreak.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10749 to $_DFFE_PP_ for $techmap\cpu.$0\instr_rdinstrh[0:0] -> \cpu.instr_rdinstrh.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10750 to $_DFFE_PP_ for $techmap\cpu.$0\instr_rdinstr[0:0] -> \cpu.instr_rdinstr.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10751 to $_DFFE_PP_ for $techmap\cpu.$0\instr_rdcycleh[0:0] -> \cpu.instr_rdcycleh.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10752 to $_DFFE_PP_ for $techmap\cpu.$0\instr_rdcycle[0:0] -> \cpu.instr_rdcycle.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10753 to $_DFFE_PP_ for $techmap\cpu.$0\instr_and[0:0] -> \cpu.instr_and.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10754 to $_DFFE_PP_ for $techmap\cpu.$0\instr_or[0:0] -> \cpu.instr_or.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10755 to $_DFFE_PP_ for $techmap\cpu.$0\instr_sra[0:0] -> \cpu.instr_sra.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10756 to $_DFFE_PP_ for $techmap\cpu.$0\instr_srl[0:0] -> \cpu.instr_srl.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10757 to $_DFFE_PP_ for $techmap\cpu.$0\instr_xor[0:0] -> \cpu.instr_xor.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10758 to $_DFFE_PP_ for $techmap\cpu.$0\instr_sltu[0:0] -> \cpu.instr_sltu.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10759 to $_DFFE_PP_ for $techmap\cpu.$0\instr_slt[0:0] -> \cpu.instr_slt.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10760 to $_DFFE_PP_ for $techmap\cpu.$0\instr_sll[0:0] -> \cpu.instr_sll.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10761 to $_DFFE_PP_ for $techmap\cpu.$0\instr_sub[0:0] -> \cpu.instr_sub.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10762 to $_DFFE_PP_ for $techmap\cpu.$0\instr_add[0:0] -> \cpu.instr_add.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10763 to $_DFFE_PP_ for $techmap\cpu.$0\instr_srai[0:0] -> \cpu.instr_srai.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10764 to $_DFFE_PP_ for $techmap\cpu.$0\instr_srli[0:0] -> \cpu.instr_srli.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10765 to $_DFFE_PP_ for $techmap\cpu.$0\instr_slli[0:0] -> \cpu.instr_slli.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10766 to $_DFFE_PP_ for $techmap\cpu.$0\instr_andi[0:0] -> \cpu.instr_andi.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10767 to $_DFFE_PP_ for $techmap\cpu.$0\instr_ori[0:0] -> \cpu.instr_ori.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10768 to $_DFFE_PP_ for $techmap\cpu.$0\instr_xori[0:0] -> \cpu.instr_xori.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10769 to $_DFFE_PP_ for $techmap\cpu.$0\instr_sltiu[0:0] -> \cpu.instr_sltiu.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10770 to $_DFFE_PP_ for $techmap\cpu.$0\instr_slti[0:0] -> \cpu.instr_slti.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10771 to $_DFFE_PP_ for $techmap\cpu.$0\instr_addi[0:0] -> \cpu.instr_addi.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10772 to $_DFFE_PP_ for $techmap\cpu.$0\instr_sw[0:0] -> \cpu.instr_sw.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10773 to $_DFFE_PP_ for $techmap\cpu.$0\instr_sh[0:0] -> \cpu.instr_sh.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10774 to $_DFFE_PP_ for $techmap\cpu.$0\instr_sb[0:0] -> \cpu.instr_sb.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10775 to $_DFFE_PP_ for $techmap\cpu.$0\instr_lhu[0:0] -> \cpu.instr_lhu.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10776 to $_DFFE_PP_ for $techmap\cpu.$0\instr_lbu[0:0] -> \cpu.instr_lbu.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10777 to $_DFFE_PP_ for $techmap\cpu.$0\instr_lw[0:0] -> \cpu.instr_lw.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10778 to $_DFFE_PP_ for $techmap\cpu.$0\instr_lh[0:0] -> \cpu.instr_lh.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10779 to $_DFFE_PP_ for $techmap\cpu.$0\instr_lb[0:0] -> \cpu.instr_lb.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10780 to $_DFFE_PP_ for $techmap\cpu.$0\instr_bgeu[0:0] -> \cpu.instr_bgeu.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10781 to $_DFFE_PP_ for $techmap\cpu.$0\instr_bltu[0:0] -> \cpu.instr_bltu.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10782 to $_DFFE_PP_ for $techmap\cpu.$0\instr_bge[0:0] -> \cpu.instr_bge.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10783 to $_DFFE_PP_ for $techmap\cpu.$0\instr_blt[0:0] -> \cpu.instr_blt.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10784 to $_DFFE_PP_ for $techmap\cpu.$0\instr_bne[0:0] -> \cpu.instr_bne.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10785 to $_DFFE_PP_ for $techmap\cpu.$0\instr_beq[0:0] -> \cpu.instr_beq.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10786 to $_DFFE_PP_ for $techmap\cpu.$0\instr_jalr[0:0] -> \cpu.instr_jalr.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10787 to $_DFFE_PP_ for $techmap\cpu.$0\instr_jal[0:0] -> \cpu.instr_jal.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10788 to $_DFFE_PP_ for $techmap\cpu.$0\instr_auipc[0:0] -> \cpu.instr_auipc.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10789 to $_DFFE_PP_ for $techmap\cpu.$0\instr_lui[0:0] -> \cpu.instr_lui.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10790 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_insn[31:0] [0] -> \cpu.pcpi_insn [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10791 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_insn[31:0] [1] -> \cpu.pcpi_insn [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10792 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_insn[31:0] [2] -> \cpu.pcpi_insn [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10793 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_insn[31:0] [3] -> \cpu.pcpi_insn [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10794 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_insn[31:0] [4] -> \cpu.pcpi_insn [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10795 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_insn[31:0] [5] -> \cpu.pcpi_insn [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10796 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_insn[31:0] [6] -> \cpu.pcpi_insn [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10802 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_insn[31:0] [12] -> \cpu.pcpi_insn [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10803 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_insn[31:0] [13] -> \cpu.pcpi_insn [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10804 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_insn[31:0] [14] -> \cpu.pcpi_insn [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10815 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_insn[31:0] [25] -> \cpu.pcpi_insn [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10816 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_insn[31:0] [26] -> \cpu.pcpi_insn [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10817 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_insn[31:0] [27] -> \cpu.pcpi_insn [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10818 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_insn[31:0] [28] -> \cpu.pcpi_insn [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10819 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_insn[31:0] [29] -> \cpu.pcpi_insn [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10820 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_insn[31:0] [30] -> \cpu.pcpi_insn [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10821 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_insn[31:0] [31] -> \cpu.pcpi_insn [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10858 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_timeout_counter[3:0] [0] -> \cpu.pcpi_timeout_counter [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10859 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_timeout_counter[3:0] [1] -> \cpu.pcpi_timeout_counter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10860 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_timeout_counter[3:0] [2] -> \cpu.pcpi_timeout_counter [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10861 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_timeout_counter[3:0] [3] -> \cpu.pcpi_timeout_counter [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10862 to $_DFFE_PP_ for $techmap\cpu.$0\latched_rd[5:0] [0] -> \cpu.latched_rd [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10863 to $_DFFE_PP_ for $techmap\cpu.$0\latched_rd[5:0] [1] -> \cpu.latched_rd [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10864 to $_DFFE_PP_ for $techmap\cpu.$0\latched_rd[5:0] [2] -> \cpu.latched_rd [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10865 to $_DFFE_PP_ for $techmap\cpu.$0\latched_rd[5:0] [3] -> \cpu.latched_rd [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10866 to $_DFFE_PP_ for $techmap\cpu.$0\latched_rd[5:0] [4] -> \cpu.latched_rd [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10867 to $_DFFE_PP_ for $techmap\cpu.$0\latched_rd[5:0] [5] -> \cpu.latched_rd [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10868 to $_DFFE_PP_ for $techmap\cpu.$0\latched_is_lb[0:0] -> \cpu.latched_is_lb.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10869 to $_DFFE_PP_ for $techmap\cpu.$0\latched_is_lh[0:0] -> \cpu.latched_is_lh.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10870 to $_DFFE_PP_ for $techmap\cpu.$0\latched_compr[0:0] -> \cpu.latched_compr.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10871 to $_DFFE_PP_ for $techmap\cpu.$0\latched_branch[0:0] -> \cpu.latched_branch.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10872 to $_DFFE_PP_ for $techmap\cpu.$0\latched_stalu[0:0] -> \cpu.latched_stalu.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10873 to $_DFFE_PP_ for $techmap\cpu.$0\latched_store[0:0] -> \cpu.latched_store.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10874 to $_DFFE_PP_ for $techmap\cpu.$0\irq_state[1:0] [0] -> \cpu.irq_state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10875 to $_DFFE_PP_ for $techmap\cpu.$0\irq_state[1:0] [1] -> \cpu.irq_state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10878 to $_DFFE_PP_ for $techmap\cpu.$0\mem_do_wdata[0:0] -> \cpu.mem_do_wdata.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10879 to $_DFFE_PP_ for $techmap\cpu.$0\mem_do_rdata[0:0] -> \cpu.mem_do_rdata.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10880 to $_DFFE_PP_ for $techmap\cpu.$0\mem_do_rinst[0:0] -> \cpu.mem_do_rinst.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10881 to $_DFFE_PP_ for $techmap\cpu.$0\mem_do_prefetch[0:0] -> \cpu.mem_do_prefetch.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10882 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wordsize[1:0] [0] -> \cpu.mem_wordsize [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10883 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wordsize[1:0] [1] -> \cpu.mem_wordsize [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10917 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [1] -> \cpu.irq_pending [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10919 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [3] -> \cpu.irq_pending [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10920 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [4] -> \cpu.irq_pending [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10921 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [5] -> \cpu.irq_pending [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10922 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [6] -> \cpu.irq_pending [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10923 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [7] -> \cpu.irq_pending [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10924 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [8] -> \cpu.irq_pending [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10925 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [9] -> \cpu.irq_pending [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10926 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [10] -> \cpu.irq_pending [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10927 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [11] -> \cpu.irq_pending [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10928 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [12] -> \cpu.irq_pending [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10929 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [13] -> \cpu.irq_pending [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10930 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [14] -> \cpu.irq_pending [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10931 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [15] -> \cpu.irq_pending [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10932 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [16] -> \cpu.irq_pending [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10933 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [17] -> \cpu.irq_pending [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10934 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [18] -> \cpu.irq_pending [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10935 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [19] -> \cpu.irq_pending [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10936 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [20] -> \cpu.irq_pending [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10937 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [21] -> \cpu.irq_pending [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10938 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [22] -> \cpu.irq_pending [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10939 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [23] -> \cpu.irq_pending [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10940 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [24] -> \cpu.irq_pending [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10941 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [25] -> \cpu.irq_pending [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10942 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [26] -> \cpu.irq_pending [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10943 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [27] -> \cpu.irq_pending [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10944 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [28] -> \cpu.irq_pending [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10945 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [29] -> \cpu.irq_pending [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10946 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [30] -> \cpu.irq_pending [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10947 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [31] -> \cpu.irq_pending [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10948 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [0] -> \cpu.irq_mask [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10949 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [1] -> \cpu.irq_mask [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10950 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [2] -> \cpu.irq_mask [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10951 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [3] -> \cpu.irq_mask [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10952 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [4] -> \cpu.irq_mask [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10953 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [5] -> \cpu.irq_mask [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10954 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [6] -> \cpu.irq_mask [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10955 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [7] -> \cpu.irq_mask [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10956 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [8] -> \cpu.irq_mask [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10957 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [9] -> \cpu.irq_mask [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10958 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [10] -> \cpu.irq_mask [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10959 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [11] -> \cpu.irq_mask [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10960 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [12] -> \cpu.irq_mask [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10961 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [13] -> \cpu.irq_mask [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10962 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [14] -> \cpu.irq_mask [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10963 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [15] -> \cpu.irq_mask [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10964 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [16] -> \cpu.irq_mask [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10965 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [17] -> \cpu.irq_mask [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10966 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [18] -> \cpu.irq_mask [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10967 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [19] -> \cpu.irq_mask [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10968 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [20] -> \cpu.irq_mask [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10969 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [21] -> \cpu.irq_mask [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10970 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [22] -> \cpu.irq_mask [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10971 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [23] -> \cpu.irq_mask [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10972 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [24] -> \cpu.irq_mask [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10973 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [25] -> \cpu.irq_mask [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10974 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [26] -> \cpu.irq_mask [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10975 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [27] -> \cpu.irq_mask [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10976 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [28] -> \cpu.irq_mask [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10977 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [29] -> \cpu.irq_mask [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10978 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [30] -> \cpu.irq_mask [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10979 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [31] -> \cpu.irq_mask [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10980 to $_DFFE_PP_ for $techmap\cpu.$0\irq_active[0:0] -> \cpu.irq_active.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10981 to $_DFFE_PP_ for $techmap\cpu.$0\irq_delay[0:0] -> \cpu.irq_delay.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11014 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [0] -> \cpu.reg_op2 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11015 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [1] -> \cpu.reg_op2 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11016 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [2] -> \cpu.reg_op2 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11017 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [3] -> \cpu.reg_op2 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11018 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [4] -> \cpu.reg_op2 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11019 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [5] -> \cpu.reg_op2 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11020 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [6] -> \cpu.reg_op2 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11021 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [7] -> \cpu.reg_op2 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11022 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [8] -> \cpu.reg_op2 [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11023 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [9] -> \cpu.reg_op2 [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11024 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [10] -> \cpu.reg_op2 [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11025 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [11] -> \cpu.reg_op2 [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11026 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [12] -> \cpu.reg_op2 [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11027 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [13] -> \cpu.reg_op2 [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11028 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [14] -> \cpu.reg_op2 [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11029 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [15] -> \cpu.reg_op2 [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11030 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [16] -> \cpu.reg_op2 [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11031 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [17] -> \cpu.reg_op2 [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11032 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [18] -> \cpu.reg_op2 [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11033 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [19] -> \cpu.reg_op2 [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11034 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [20] -> \cpu.reg_op2 [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11035 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [21] -> \cpu.reg_op2 [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11036 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [22] -> \cpu.reg_op2 [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11037 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [23] -> \cpu.reg_op2 [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11038 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [24] -> \cpu.reg_op2 [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11039 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [25] -> \cpu.reg_op2 [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11040 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [26] -> \cpu.reg_op2 [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11041 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [27] -> \cpu.reg_op2 [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11042 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [28] -> \cpu.reg_op2 [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11043 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [29] -> \cpu.reg_op2 [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11044 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [30] -> \cpu.reg_op2 [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11045 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [31] -> \cpu.reg_op2 [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11046 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [0] -> \cpu.reg_op1 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11047 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [1] -> \cpu.reg_op1 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11048 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [2] -> \cpu.reg_op1 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11049 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [3] -> \cpu.reg_op1 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11050 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [4] -> \cpu.reg_op1 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11051 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [5] -> \cpu.reg_op1 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11052 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [6] -> \cpu.reg_op1 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11053 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [7] -> \cpu.reg_op1 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11054 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [8] -> \cpu.reg_op1 [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11055 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [9] -> \cpu.reg_op1 [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11056 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [10] -> \cpu.reg_op1 [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11057 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [11] -> \cpu.reg_op1 [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11058 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [12] -> \cpu.reg_op1 [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11059 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [13] -> \cpu.reg_op1 [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11060 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [14] -> \cpu.reg_op1 [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11061 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [15] -> \cpu.reg_op1 [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11062 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [16] -> \cpu.reg_op1 [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11063 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [17] -> \cpu.reg_op1 [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11064 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [18] -> \cpu.reg_op1 [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11065 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [19] -> \cpu.reg_op1 [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11066 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [20] -> \cpu.reg_op1 [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11067 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [21] -> \cpu.reg_op1 [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11068 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [22] -> \cpu.reg_op1 [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11069 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [23] -> \cpu.reg_op1 [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11070 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [24] -> \cpu.reg_op1 [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11071 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [25] -> \cpu.reg_op1 [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11072 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [26] -> \cpu.reg_op1 [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11073 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [27] -> \cpu.reg_op1 [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11074 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [28] -> \cpu.reg_op1 [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11075 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [29] -> \cpu.reg_op1 [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11076 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [30] -> \cpu.reg_op1 [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11077 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [31] -> \cpu.reg_op1 [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11078 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [0] -> \cpu.reg_next_pc [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11079 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [1] -> \cpu.reg_next_pc [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11080 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [2] -> \cpu.reg_next_pc [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11081 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [3] -> \cpu.reg_next_pc [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11082 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [4] -> \cpu.reg_next_pc [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11083 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [5] -> \cpu.reg_next_pc [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11084 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [6] -> \cpu.reg_next_pc [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11085 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [7] -> \cpu.reg_next_pc [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11086 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [8] -> \cpu.reg_next_pc [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11087 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [9] -> \cpu.reg_next_pc [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11088 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [10] -> \cpu.reg_next_pc [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11089 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [11] -> \cpu.reg_next_pc [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11090 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [12] -> \cpu.reg_next_pc [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11091 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [13] -> \cpu.reg_next_pc [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11092 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [14] -> \cpu.reg_next_pc [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11093 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [15] -> \cpu.reg_next_pc [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11094 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [16] -> \cpu.reg_next_pc [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11095 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [17] -> \cpu.reg_next_pc [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11096 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [18] -> \cpu.reg_next_pc [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11097 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [19] -> \cpu.reg_next_pc [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11098 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [20] -> \cpu.reg_next_pc [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11099 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [21] -> \cpu.reg_next_pc [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11100 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [22] -> \cpu.reg_next_pc [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11101 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [23] -> \cpu.reg_next_pc [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11102 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [24] -> \cpu.reg_next_pc [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11103 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [25] -> \cpu.reg_next_pc [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11104 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [26] -> \cpu.reg_next_pc [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11105 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [27] -> \cpu.reg_next_pc [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11106 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [28] -> \cpu.reg_next_pc [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11107 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [29] -> \cpu.reg_next_pc [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11108 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [30] -> \cpu.reg_next_pc [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11109 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [31] -> \cpu.reg_next_pc [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11110 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [0] -> \cpu.reg_pc [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11111 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [1] -> \cpu.reg_pc [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11112 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [2] -> \cpu.reg_pc [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11113 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [3] -> \cpu.reg_pc [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11114 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [4] -> \cpu.reg_pc [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11115 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [5] -> \cpu.reg_pc [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11116 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [6] -> \cpu.reg_pc [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11117 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [7] -> \cpu.reg_pc [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11118 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [8] -> \cpu.reg_pc [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11119 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [9] -> \cpu.reg_pc [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11120 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [10] -> \cpu.reg_pc [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11121 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [11] -> \cpu.reg_pc [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11122 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [12] -> \cpu.reg_pc [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11123 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [13] -> \cpu.reg_pc [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11124 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [14] -> \cpu.reg_pc [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11125 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [15] -> \cpu.reg_pc [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11126 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [16] -> \cpu.reg_pc [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11127 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [17] -> \cpu.reg_pc [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11128 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [18] -> \cpu.reg_pc [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11129 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [19] -> \cpu.reg_pc [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11130 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [20] -> \cpu.reg_pc [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11131 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [21] -> \cpu.reg_pc [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11132 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [22] -> \cpu.reg_pc [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11133 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [23] -> \cpu.reg_pc [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11134 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [24] -> \cpu.reg_pc [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11135 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [25] -> \cpu.reg_pc [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11136 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [26] -> \cpu.reg_pc [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11137 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [27] -> \cpu.reg_pc [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11138 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [28] -> \cpu.reg_pc [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11139 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [29] -> \cpu.reg_pc [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11140 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [30] -> \cpu.reg_pc [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11141 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [31] -> \cpu.reg_pc [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11142 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [0] -> \cpu.count_instr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11143 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [1] -> \cpu.count_instr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11144 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [2] -> \cpu.count_instr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11145 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [3] -> \cpu.count_instr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11146 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [4] -> \cpu.count_instr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11147 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [5] -> \cpu.count_instr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11148 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [6] -> \cpu.count_instr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11149 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [7] -> \cpu.count_instr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11150 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [8] -> \cpu.count_instr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11151 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [9] -> \cpu.count_instr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11152 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [10] -> \cpu.count_instr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11153 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [11] -> \cpu.count_instr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11154 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [12] -> \cpu.count_instr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11155 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [13] -> \cpu.count_instr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11156 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [14] -> \cpu.count_instr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11157 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [15] -> \cpu.count_instr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11158 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [16] -> \cpu.count_instr [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11159 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [17] -> \cpu.count_instr [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11160 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [18] -> \cpu.count_instr [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11161 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [19] -> \cpu.count_instr [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11162 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [20] -> \cpu.count_instr [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11163 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [21] -> \cpu.count_instr [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11164 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [22] -> \cpu.count_instr [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11165 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [23] -> \cpu.count_instr [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11166 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [24] -> \cpu.count_instr [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11167 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [25] -> \cpu.count_instr [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11168 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [26] -> \cpu.count_instr [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11169 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [27] -> \cpu.count_instr [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11170 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [28] -> \cpu.count_instr [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11171 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [29] -> \cpu.count_instr [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11172 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [30] -> \cpu.count_instr [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11173 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [31] -> \cpu.count_instr [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11174 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [32] -> \cpu.count_instr [32].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11175 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [33] -> \cpu.count_instr [33].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11176 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [34] -> \cpu.count_instr [34].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11177 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [35] -> \cpu.count_instr [35].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11178 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [36] -> \cpu.count_instr [36].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11179 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [37] -> \cpu.count_instr [37].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11180 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [38] -> \cpu.count_instr [38].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11181 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [39] -> \cpu.count_instr [39].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11182 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [40] -> \cpu.count_instr [40].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11183 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [41] -> \cpu.count_instr [41].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11184 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [42] -> \cpu.count_instr [42].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11185 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [43] -> \cpu.count_instr [43].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11186 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [44] -> \cpu.count_instr [44].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11187 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [45] -> \cpu.count_instr [45].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11188 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [46] -> \cpu.count_instr [46].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11189 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [47] -> \cpu.count_instr [47].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11190 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [48] -> \cpu.count_instr [48].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11191 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [49] -> \cpu.count_instr [49].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11192 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [50] -> \cpu.count_instr [50].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11193 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [51] -> \cpu.count_instr [51].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11194 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [52] -> \cpu.count_instr [52].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11195 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [53] -> \cpu.count_instr [53].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11196 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [54] -> \cpu.count_instr [54].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11197 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [55] -> \cpu.count_instr [55].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11198 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [56] -> \cpu.count_instr [56].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11199 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [57] -> \cpu.count_instr [57].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11200 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [58] -> \cpu.count_instr [58].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11201 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [59] -> \cpu.count_instr [59].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11202 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [60] -> \cpu.count_instr [60].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11203 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [61] -> \cpu.count_instr [61].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11204 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [62] -> \cpu.count_instr [62].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11205 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [63] -> \cpu.count_instr [63].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11207 to $_DFFE_PP_ for $techmap\cpu.$0\count_cycle[63:0] [1] -> \cpu.count_cycle [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11270 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_valid[0:0] -> \cpu.pcpi_valid.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17841 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [0] -> \cpu.pcpi_div.quotient_msk [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17842 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [1] -> \cpu.pcpi_div.quotient_msk [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17843 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [2] -> \cpu.pcpi_div.quotient_msk [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17844 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [3] -> \cpu.pcpi_div.quotient_msk [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17845 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [4] -> \cpu.pcpi_div.quotient_msk [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17846 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [5] -> \cpu.pcpi_div.quotient_msk [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17847 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [6] -> \cpu.pcpi_div.quotient_msk [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17848 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [7] -> \cpu.pcpi_div.quotient_msk [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17849 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [8] -> \cpu.pcpi_div.quotient_msk [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17850 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [9] -> \cpu.pcpi_div.quotient_msk [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17851 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [10] -> \cpu.pcpi_div.quotient_msk [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17852 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [11] -> \cpu.pcpi_div.quotient_msk [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17853 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [12] -> \cpu.pcpi_div.quotient_msk [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17854 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [13] -> \cpu.pcpi_div.quotient_msk [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17855 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [14] -> \cpu.pcpi_div.quotient_msk [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17856 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [15] -> \cpu.pcpi_div.quotient_msk [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17857 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [16] -> \cpu.pcpi_div.quotient_msk [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17858 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [17] -> \cpu.pcpi_div.quotient_msk [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17859 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [18] -> \cpu.pcpi_div.quotient_msk [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17860 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [19] -> \cpu.pcpi_div.quotient_msk [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17861 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [20] -> \cpu.pcpi_div.quotient_msk [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17862 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [21] -> \cpu.pcpi_div.quotient_msk [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17863 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [22] -> \cpu.pcpi_div.quotient_msk [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17864 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [23] -> \cpu.pcpi_div.quotient_msk [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17865 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [24] -> \cpu.pcpi_div.quotient_msk [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17866 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [25] -> \cpu.pcpi_div.quotient_msk [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17867 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [26] -> \cpu.pcpi_div.quotient_msk [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17868 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [27] -> \cpu.pcpi_div.quotient_msk [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17869 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [28] -> \cpu.pcpi_div.quotient_msk [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17870 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [29] -> \cpu.pcpi_div.quotient_msk [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17871 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [30] -> \cpu.pcpi_div.quotient_msk [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17872 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [31] -> \cpu.pcpi_div.quotient_msk [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17987 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\outsign[0:0] -> \cpu.pcpi_div.outsign.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17988 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\running[0:0] -> \cpu.pcpi_div.running.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17989 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [0] -> \cpu.pcpi_div.quotient [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17990 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [1] -> \cpu.pcpi_div.quotient [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17991 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [2] -> \cpu.pcpi_div.quotient [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17992 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [3] -> \cpu.pcpi_div.quotient [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17993 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [4] -> \cpu.pcpi_div.quotient [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17994 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [5] -> \cpu.pcpi_div.quotient [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17995 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [6] -> \cpu.pcpi_div.quotient [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17996 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [7] -> \cpu.pcpi_div.quotient [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17997 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [8] -> \cpu.pcpi_div.quotient [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17998 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [9] -> \cpu.pcpi_div.quotient [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$17999 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [10] -> \cpu.pcpi_div.quotient [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18000 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [11] -> \cpu.pcpi_div.quotient [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18001 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [12] -> \cpu.pcpi_div.quotient [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18002 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [13] -> \cpu.pcpi_div.quotient [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18003 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [14] -> \cpu.pcpi_div.quotient [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18004 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [15] -> \cpu.pcpi_div.quotient [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18005 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [16] -> \cpu.pcpi_div.quotient [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18006 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [17] -> \cpu.pcpi_div.quotient [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18007 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [18] -> \cpu.pcpi_div.quotient [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18008 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [19] -> \cpu.pcpi_div.quotient [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18009 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [20] -> \cpu.pcpi_div.quotient [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18010 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [21] -> \cpu.pcpi_div.quotient [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18011 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [22] -> \cpu.pcpi_div.quotient [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18012 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [23] -> \cpu.pcpi_div.quotient [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18013 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [24] -> \cpu.pcpi_div.quotient [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18014 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [25] -> \cpu.pcpi_div.quotient [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18015 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [26] -> \cpu.pcpi_div.quotient [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18016 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [27] -> \cpu.pcpi_div.quotient [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18017 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [28] -> \cpu.pcpi_div.quotient [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18018 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [29] -> \cpu.pcpi_div.quotient [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18019 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [30] -> \cpu.pcpi_div.quotient [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18020 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [31] -> \cpu.pcpi_div.quotient [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18021 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [0] -> \cpu.pcpi_div.divisor [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18022 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [1] -> \cpu.pcpi_div.divisor [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18023 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [2] -> \cpu.pcpi_div.divisor [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18024 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [3] -> \cpu.pcpi_div.divisor [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18025 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [4] -> \cpu.pcpi_div.divisor [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18026 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [5] -> \cpu.pcpi_div.divisor [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18027 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [6] -> \cpu.pcpi_div.divisor [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18028 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [7] -> \cpu.pcpi_div.divisor [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18029 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [8] -> \cpu.pcpi_div.divisor [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18030 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [9] -> \cpu.pcpi_div.divisor [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18031 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [10] -> \cpu.pcpi_div.divisor [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18032 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [11] -> \cpu.pcpi_div.divisor [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18033 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [12] -> \cpu.pcpi_div.divisor [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18034 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [13] -> \cpu.pcpi_div.divisor [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18035 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [14] -> \cpu.pcpi_div.divisor [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18036 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [15] -> \cpu.pcpi_div.divisor [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18037 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [16] -> \cpu.pcpi_div.divisor [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18038 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [17] -> \cpu.pcpi_div.divisor [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18039 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [18] -> \cpu.pcpi_div.divisor [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18040 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [19] -> \cpu.pcpi_div.divisor [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18041 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [20] -> \cpu.pcpi_div.divisor [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18042 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [21] -> \cpu.pcpi_div.divisor [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18043 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [22] -> \cpu.pcpi_div.divisor [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18044 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [23] -> \cpu.pcpi_div.divisor [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18045 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [24] -> \cpu.pcpi_div.divisor [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18046 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [25] -> \cpu.pcpi_div.divisor [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18047 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [26] -> \cpu.pcpi_div.divisor [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18048 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [27] -> \cpu.pcpi_div.divisor [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18049 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [28] -> \cpu.pcpi_div.divisor [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18050 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [29] -> \cpu.pcpi_div.divisor [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18051 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [30] -> \cpu.pcpi_div.divisor [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18052 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [31] -> \cpu.pcpi_div.divisor [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18053 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [32] -> \cpu.pcpi_div.divisor [32].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18054 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [33] -> \cpu.pcpi_div.divisor [33].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18055 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [34] -> \cpu.pcpi_div.divisor [34].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18056 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [35] -> \cpu.pcpi_div.divisor [35].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18057 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [36] -> \cpu.pcpi_div.divisor [36].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18058 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [37] -> \cpu.pcpi_div.divisor [37].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18059 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [38] -> \cpu.pcpi_div.divisor [38].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18060 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [39] -> \cpu.pcpi_div.divisor [39].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18061 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [40] -> \cpu.pcpi_div.divisor [40].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18062 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [41] -> \cpu.pcpi_div.divisor [41].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18063 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [42] -> \cpu.pcpi_div.divisor [42].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18064 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [43] -> \cpu.pcpi_div.divisor [43].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18065 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [44] -> \cpu.pcpi_div.divisor [44].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18066 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [45] -> \cpu.pcpi_div.divisor [45].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18067 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [46] -> \cpu.pcpi_div.divisor [46].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18068 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [47] -> \cpu.pcpi_div.divisor [47].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18069 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [48] -> \cpu.pcpi_div.divisor [48].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18070 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [49] -> \cpu.pcpi_div.divisor [49].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18071 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [50] -> \cpu.pcpi_div.divisor [50].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18072 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [51] -> \cpu.pcpi_div.divisor [51].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18073 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [52] -> \cpu.pcpi_div.divisor [52].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18074 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [53] -> \cpu.pcpi_div.divisor [53].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18075 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [54] -> \cpu.pcpi_div.divisor [54].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18076 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [55] -> \cpu.pcpi_div.divisor [55].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18077 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [56] -> \cpu.pcpi_div.divisor [56].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18078 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [57] -> \cpu.pcpi_div.divisor [57].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18079 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [58] -> \cpu.pcpi_div.divisor [58].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18080 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [59] -> \cpu.pcpi_div.divisor [59].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18081 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [60] -> \cpu.pcpi_div.divisor [60].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18082 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [61] -> \cpu.pcpi_div.divisor [61].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18083 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [62] -> \cpu.pcpi_div.divisor [62].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18084 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [0] -> \cpu.pcpi_div.dividend [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18085 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [1] -> \cpu.pcpi_div.dividend [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18086 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [2] -> \cpu.pcpi_div.dividend [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18087 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [3] -> \cpu.pcpi_div.dividend [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18088 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [4] -> \cpu.pcpi_div.dividend [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18089 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [5] -> \cpu.pcpi_div.dividend [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18090 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [6] -> \cpu.pcpi_div.dividend [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18091 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [7] -> \cpu.pcpi_div.dividend [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18092 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [8] -> \cpu.pcpi_div.dividend [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18093 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [9] -> \cpu.pcpi_div.dividend [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18094 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [10] -> \cpu.pcpi_div.dividend [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18095 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [11] -> \cpu.pcpi_div.dividend [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18096 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [12] -> \cpu.pcpi_div.dividend [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18097 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [13] -> \cpu.pcpi_div.dividend [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18098 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [14] -> \cpu.pcpi_div.dividend [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18099 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [15] -> \cpu.pcpi_div.dividend [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18100 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [16] -> \cpu.pcpi_div.dividend [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18101 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [17] -> \cpu.pcpi_div.dividend [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18102 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [18] -> \cpu.pcpi_div.dividend [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18103 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [19] -> \cpu.pcpi_div.dividend [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18104 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [20] -> \cpu.pcpi_div.dividend [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18105 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [21] -> \cpu.pcpi_div.dividend [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18106 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [22] -> \cpu.pcpi_div.dividend [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18107 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [23] -> \cpu.pcpi_div.dividend [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18108 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [24] -> \cpu.pcpi_div.dividend [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18109 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [25] -> \cpu.pcpi_div.dividend [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18110 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [26] -> \cpu.pcpi_div.dividend [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18111 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [27] -> \cpu.pcpi_div.dividend [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18112 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [28] -> \cpu.pcpi_div.dividend [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18113 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [29] -> \cpu.pcpi_div.dividend [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18114 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [30] -> \cpu.pcpi_div.dividend [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18115 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [31] -> \cpu.pcpi_div.dividend [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19185 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\mul_counter[6:0] [0] -> \cpu.pcpi_mul.mul_counter [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19186 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\mul_counter[6:0] [1] -> \cpu.pcpi_mul.mul_counter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19187 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\mul_counter[6:0] [2] -> \cpu.pcpi_mul.mul_counter [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19188 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\mul_counter[6:0] [3] -> \cpu.pcpi_mul.mul_counter [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19189 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\mul_counter[6:0] [4] -> \cpu.pcpi_mul.mul_counter [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19190 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\mul_counter[6:0] [5] -> \cpu.pcpi_mul.mul_counter [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19191 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\mul_counter[6:0] [6] -> \cpu.pcpi_mul.mul_counter [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19200 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [0] -> \cpu.pcpi_mul.rdx [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19201 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [1] -> \cpu.pcpi_mul.rdx [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19202 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [2] -> \cpu.pcpi_mul.rdx [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19203 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [3] -> \cpu.pcpi_mul.rdx [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19204 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [4] -> \cpu.pcpi_mul.rdx [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19205 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [5] -> \cpu.pcpi_mul.rdx [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19206 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [6] -> \cpu.pcpi_mul.rdx [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19207 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [7] -> \cpu.pcpi_mul.rdx [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19208 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [8] -> \cpu.pcpi_mul.rdx [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19209 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [9] -> \cpu.pcpi_mul.rdx [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19210 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [10] -> \cpu.pcpi_mul.rdx [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19211 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [11] -> \cpu.pcpi_mul.rdx [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19212 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [12] -> \cpu.pcpi_mul.rdx [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19213 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [13] -> \cpu.pcpi_mul.rdx [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19214 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [14] -> \cpu.pcpi_mul.rdx [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19215 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [15] -> \cpu.pcpi_mul.rdx [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19216 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [16] -> \cpu.pcpi_mul.rdx [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19217 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [17] -> \cpu.pcpi_mul.rdx [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19218 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [18] -> \cpu.pcpi_mul.rdx [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19219 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [19] -> \cpu.pcpi_mul.rdx [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19220 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [20] -> \cpu.pcpi_mul.rdx [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19221 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [21] -> \cpu.pcpi_mul.rdx [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19222 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [22] -> \cpu.pcpi_mul.rdx [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19223 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [23] -> \cpu.pcpi_mul.rdx [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19224 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [24] -> \cpu.pcpi_mul.rdx [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19225 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [25] -> \cpu.pcpi_mul.rdx [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19226 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [26] -> \cpu.pcpi_mul.rdx [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19227 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [27] -> \cpu.pcpi_mul.rdx [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19228 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [28] -> \cpu.pcpi_mul.rdx [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19229 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [29] -> \cpu.pcpi_mul.rdx [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19230 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [30] -> \cpu.pcpi_mul.rdx [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19231 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [31] -> \cpu.pcpi_mul.rdx [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19232 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [32] -> \cpu.pcpi_mul.rdx [32].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19233 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [33] -> \cpu.pcpi_mul.rdx [33].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19234 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [34] -> \cpu.pcpi_mul.rdx [34].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19235 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [35] -> \cpu.pcpi_mul.rdx [35].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19236 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [36] -> \cpu.pcpi_mul.rdx [36].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19237 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [37] -> \cpu.pcpi_mul.rdx [37].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19238 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [38] -> \cpu.pcpi_mul.rdx [38].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19239 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [39] -> \cpu.pcpi_mul.rdx [39].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19240 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [40] -> \cpu.pcpi_mul.rdx [40].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19241 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [41] -> \cpu.pcpi_mul.rdx [41].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19242 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [42] -> \cpu.pcpi_mul.rdx [42].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19243 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [43] -> \cpu.pcpi_mul.rdx [43].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19244 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [44] -> \cpu.pcpi_mul.rdx [44].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19245 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [45] -> \cpu.pcpi_mul.rdx [45].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19246 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [46] -> \cpu.pcpi_mul.rdx [46].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19247 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [47] -> \cpu.pcpi_mul.rdx [47].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19248 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [48] -> \cpu.pcpi_mul.rdx [48].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19249 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [49] -> \cpu.pcpi_mul.rdx [49].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19250 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [50] -> \cpu.pcpi_mul.rdx [50].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19251 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [51] -> \cpu.pcpi_mul.rdx [51].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19252 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [52] -> \cpu.pcpi_mul.rdx [52].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19253 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [53] -> \cpu.pcpi_mul.rdx [53].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19254 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [54] -> \cpu.pcpi_mul.rdx [54].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19255 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [55] -> \cpu.pcpi_mul.rdx [55].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19256 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [56] -> \cpu.pcpi_mul.rdx [56].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19257 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [57] -> \cpu.pcpi_mul.rdx [57].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19258 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [58] -> \cpu.pcpi_mul.rdx [58].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19259 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [59] -> \cpu.pcpi_mul.rdx [59].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19260 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [60] -> \cpu.pcpi_mul.rdx [60].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19261 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [61] -> \cpu.pcpi_mul.rdx [61].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19262 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [62] -> \cpu.pcpi_mul.rdx [62].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19263 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [63] -> \cpu.pcpi_mul.rdx [63].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19264 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [0] -> \cpu.pcpi_mul.rd [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19265 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [1] -> \cpu.pcpi_mul.rd [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19266 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [2] -> \cpu.pcpi_mul.rd [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19267 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [3] -> \cpu.pcpi_mul.rd [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19268 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [4] -> \cpu.pcpi_mul.rd [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19269 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [5] -> \cpu.pcpi_mul.rd [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19270 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [6] -> \cpu.pcpi_mul.rd [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19271 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [7] -> \cpu.pcpi_mul.rd [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19272 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [8] -> \cpu.pcpi_mul.rd [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19273 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [9] -> \cpu.pcpi_mul.rd [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19274 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [10] -> \cpu.pcpi_mul.rd [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19275 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [11] -> \cpu.pcpi_mul.rd [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19276 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [12] -> \cpu.pcpi_mul.rd [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19277 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [13] -> \cpu.pcpi_mul.rd [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19278 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [14] -> \cpu.pcpi_mul.rd [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19279 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [15] -> \cpu.pcpi_mul.rd [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19280 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [16] -> \cpu.pcpi_mul.rd [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19281 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [17] -> \cpu.pcpi_mul.rd [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19282 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [18] -> \cpu.pcpi_mul.rd [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19283 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [19] -> \cpu.pcpi_mul.rd [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19284 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [20] -> \cpu.pcpi_mul.rd [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19285 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [21] -> \cpu.pcpi_mul.rd [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19286 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [22] -> \cpu.pcpi_mul.rd [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19287 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [23] -> \cpu.pcpi_mul.rd [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19288 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [24] -> \cpu.pcpi_mul.rd [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19289 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [25] -> \cpu.pcpi_mul.rd [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19290 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [26] -> \cpu.pcpi_mul.rd [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19291 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [27] -> \cpu.pcpi_mul.rd [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19292 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [28] -> \cpu.pcpi_mul.rd [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19293 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [29] -> \cpu.pcpi_mul.rd [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19294 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [30] -> \cpu.pcpi_mul.rd [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19295 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [31] -> \cpu.pcpi_mul.rd [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19296 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [32] -> \cpu.pcpi_mul.rd [32].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19297 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [33] -> \cpu.pcpi_mul.rd [33].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19298 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [34] -> \cpu.pcpi_mul.rd [34].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19299 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [35] -> \cpu.pcpi_mul.rd [35].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19300 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [36] -> \cpu.pcpi_mul.rd [36].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19301 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [37] -> \cpu.pcpi_mul.rd [37].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19302 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [38] -> \cpu.pcpi_mul.rd [38].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19303 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [39] -> \cpu.pcpi_mul.rd [39].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19304 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [40] -> \cpu.pcpi_mul.rd [40].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19305 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [41] -> \cpu.pcpi_mul.rd [41].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19306 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [42] -> \cpu.pcpi_mul.rd [42].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19307 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [43] -> \cpu.pcpi_mul.rd [43].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19308 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [44] -> \cpu.pcpi_mul.rd [44].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19309 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [45] -> \cpu.pcpi_mul.rd [45].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19310 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [46] -> \cpu.pcpi_mul.rd [46].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19311 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [47] -> \cpu.pcpi_mul.rd [47].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19312 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [48] -> \cpu.pcpi_mul.rd [48].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19313 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [49] -> \cpu.pcpi_mul.rd [49].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19314 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [50] -> \cpu.pcpi_mul.rd [50].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19315 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [51] -> \cpu.pcpi_mul.rd [51].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19316 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [52] -> \cpu.pcpi_mul.rd [52].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19317 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [53] -> \cpu.pcpi_mul.rd [53].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19318 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [54] -> \cpu.pcpi_mul.rd [54].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19319 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [55] -> \cpu.pcpi_mul.rd [55].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19320 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [56] -> \cpu.pcpi_mul.rd [56].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19321 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [57] -> \cpu.pcpi_mul.rd [57].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19322 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [58] -> \cpu.pcpi_mul.rd [58].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19323 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [59] -> \cpu.pcpi_mul.rd [59].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19324 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [60] -> \cpu.pcpi_mul.rd [60].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19325 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [61] -> \cpu.pcpi_mul.rd [61].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19326 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [62] -> \cpu.pcpi_mul.rd [62].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19327 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [63] -> \cpu.pcpi_mul.rd [63].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19328 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [0] -> \cpu.pcpi_mul.rs2 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19329 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [1] -> \cpu.pcpi_mul.rs2 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19330 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [2] -> \cpu.pcpi_mul.rs2 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19331 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [3] -> \cpu.pcpi_mul.rs2 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19332 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [4] -> \cpu.pcpi_mul.rs2 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19333 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [5] -> \cpu.pcpi_mul.rs2 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19334 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [6] -> \cpu.pcpi_mul.rs2 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19335 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [7] -> \cpu.pcpi_mul.rs2 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19336 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [8] -> \cpu.pcpi_mul.rs2 [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19337 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [9] -> \cpu.pcpi_mul.rs2 [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19338 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [10] -> \cpu.pcpi_mul.rs2 [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19339 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [11] -> \cpu.pcpi_mul.rs2 [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19340 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [12] -> \cpu.pcpi_mul.rs2 [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19341 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [13] -> \cpu.pcpi_mul.rs2 [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19342 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [14] -> \cpu.pcpi_mul.rs2 [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19343 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [15] -> \cpu.pcpi_mul.rs2 [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19344 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [16] -> \cpu.pcpi_mul.rs2 [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19345 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [17] -> \cpu.pcpi_mul.rs2 [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19346 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [18] -> \cpu.pcpi_mul.rs2 [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19347 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [19] -> \cpu.pcpi_mul.rs2 [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19348 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [20] -> \cpu.pcpi_mul.rs2 [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19349 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [21] -> \cpu.pcpi_mul.rs2 [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19350 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [22] -> \cpu.pcpi_mul.rs2 [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19351 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [23] -> \cpu.pcpi_mul.rs2 [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19352 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [24] -> \cpu.pcpi_mul.rs2 [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19353 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [25] -> \cpu.pcpi_mul.rs2 [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19354 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [26] -> \cpu.pcpi_mul.rs2 [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19355 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [27] -> \cpu.pcpi_mul.rs2 [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19356 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [28] -> \cpu.pcpi_mul.rs2 [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19357 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [29] -> \cpu.pcpi_mul.rs2 [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19358 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [30] -> \cpu.pcpi_mul.rs2 [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19359 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [31] -> \cpu.pcpi_mul.rs2 [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19360 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [32] -> \cpu.pcpi_mul.rs2 [32].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19361 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [33] -> \cpu.pcpi_mul.rs2 [33].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19362 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [34] -> \cpu.pcpi_mul.rs2 [34].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19363 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [35] -> \cpu.pcpi_mul.rs2 [35].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19364 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [36] -> \cpu.pcpi_mul.rs2 [36].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19365 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [37] -> \cpu.pcpi_mul.rs2 [37].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19366 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [38] -> \cpu.pcpi_mul.rs2 [38].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19367 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [39] -> \cpu.pcpi_mul.rs2 [39].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19368 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [40] -> \cpu.pcpi_mul.rs2 [40].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19369 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [41] -> \cpu.pcpi_mul.rs2 [41].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19370 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [42] -> \cpu.pcpi_mul.rs2 [42].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19371 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [43] -> \cpu.pcpi_mul.rs2 [43].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19372 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [44] -> \cpu.pcpi_mul.rs2 [44].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19373 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [45] -> \cpu.pcpi_mul.rs2 [45].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19374 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [46] -> \cpu.pcpi_mul.rs2 [46].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19375 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [47] -> \cpu.pcpi_mul.rs2 [47].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19376 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [48] -> \cpu.pcpi_mul.rs2 [48].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19377 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [49] -> \cpu.pcpi_mul.rs2 [49].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19378 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [50] -> \cpu.pcpi_mul.rs2 [50].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19379 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [51] -> \cpu.pcpi_mul.rs2 [51].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19380 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [52] -> \cpu.pcpi_mul.rs2 [52].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19381 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [53] -> \cpu.pcpi_mul.rs2 [53].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19382 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [54] -> \cpu.pcpi_mul.rs2 [54].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19383 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [55] -> \cpu.pcpi_mul.rs2 [55].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19384 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [56] -> \cpu.pcpi_mul.rs2 [56].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19385 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [57] -> \cpu.pcpi_mul.rs2 [57].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19386 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [58] -> \cpu.pcpi_mul.rs2 [58].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19387 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [59] -> \cpu.pcpi_mul.rs2 [59].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19388 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [60] -> \cpu.pcpi_mul.rs2 [60].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19389 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [61] -> \cpu.pcpi_mul.rs2 [61].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19390 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [62] -> \cpu.pcpi_mul.rs2 [62].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19391 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [63] -> \cpu.pcpi_mul.rs2 [63].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19392 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [0] -> \cpu.pcpi_mul.rs1 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19393 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [1] -> \cpu.pcpi_mul.rs1 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19394 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [2] -> \cpu.pcpi_mul.rs1 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19395 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [3] -> \cpu.pcpi_mul.rs1 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19396 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [4] -> \cpu.pcpi_mul.rs1 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19397 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [5] -> \cpu.pcpi_mul.rs1 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19398 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [6] -> \cpu.pcpi_mul.rs1 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19399 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [7] -> \cpu.pcpi_mul.rs1 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19400 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [8] -> \cpu.pcpi_mul.rs1 [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19401 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [9] -> \cpu.pcpi_mul.rs1 [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19402 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [10] -> \cpu.pcpi_mul.rs1 [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19403 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [11] -> \cpu.pcpi_mul.rs1 [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19404 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [12] -> \cpu.pcpi_mul.rs1 [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19405 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [13] -> \cpu.pcpi_mul.rs1 [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19406 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [14] -> \cpu.pcpi_mul.rs1 [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19407 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [15] -> \cpu.pcpi_mul.rs1 [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19408 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [16] -> \cpu.pcpi_mul.rs1 [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19409 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [17] -> \cpu.pcpi_mul.rs1 [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19410 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [18] -> \cpu.pcpi_mul.rs1 [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19411 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [19] -> \cpu.pcpi_mul.rs1 [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19412 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [20] -> \cpu.pcpi_mul.rs1 [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19413 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [21] -> \cpu.pcpi_mul.rs1 [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19414 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [22] -> \cpu.pcpi_mul.rs1 [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19415 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [23] -> \cpu.pcpi_mul.rs1 [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19416 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [24] -> \cpu.pcpi_mul.rs1 [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19417 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [25] -> \cpu.pcpi_mul.rs1 [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19418 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [26] -> \cpu.pcpi_mul.rs1 [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19419 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [27] -> \cpu.pcpi_mul.rs1 [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19420 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [28] -> \cpu.pcpi_mul.rs1 [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19421 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [29] -> \cpu.pcpi_mul.rs1 [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19422 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [30] -> \cpu.pcpi_mul.rs1 [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19423 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [31] -> \cpu.pcpi_mul.rs1 [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19424 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [32] -> \cpu.pcpi_mul.rs1 [32].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19425 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [33] -> \cpu.pcpi_mul.rs1 [33].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19426 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [34] -> \cpu.pcpi_mul.rs1 [34].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19427 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [35] -> \cpu.pcpi_mul.rs1 [35].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19428 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [36] -> \cpu.pcpi_mul.rs1 [36].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19429 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [37] -> \cpu.pcpi_mul.rs1 [37].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19430 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [38] -> \cpu.pcpi_mul.rs1 [38].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19431 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [39] -> \cpu.pcpi_mul.rs1 [39].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19432 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [40] -> \cpu.pcpi_mul.rs1 [40].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19433 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [41] -> \cpu.pcpi_mul.rs1 [41].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19434 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [42] -> \cpu.pcpi_mul.rs1 [42].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19435 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [43] -> \cpu.pcpi_mul.rs1 [43].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19436 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [44] -> \cpu.pcpi_mul.rs1 [44].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19437 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [45] -> \cpu.pcpi_mul.rs1 [45].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19438 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [46] -> \cpu.pcpi_mul.rs1 [46].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19439 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [47] -> \cpu.pcpi_mul.rs1 [47].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19440 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [48] -> \cpu.pcpi_mul.rs1 [48].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19441 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [49] -> \cpu.pcpi_mul.rs1 [49].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19442 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [50] -> \cpu.pcpi_mul.rs1 [50].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19443 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [51] -> \cpu.pcpi_mul.rs1 [51].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19444 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [52] -> \cpu.pcpi_mul.rs1 [52].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19445 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [53] -> \cpu.pcpi_mul.rs1 [53].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19446 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [54] -> \cpu.pcpi_mul.rs1 [54].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19447 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [55] -> \cpu.pcpi_mul.rs1 [55].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19448 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [56] -> \cpu.pcpi_mul.rs1 [56].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19449 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [57] -> \cpu.pcpi_mul.rs1 [57].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19450 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [58] -> \cpu.pcpi_mul.rs1 [58].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19451 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [59] -> \cpu.pcpi_mul.rs1 [59].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19452 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [60] -> \cpu.pcpi_mul.rs1 [60].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19453 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [61] -> \cpu.pcpi_mul.rs1 [61].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19454 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [62] -> \cpu.pcpi_mul.rs1 [62].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19455 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [63] -> \cpu.pcpi_mul.rs1 [63].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19456 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [0] -> \cpu.pcpi_mul.pcpi_rd [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19457 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [1] -> \cpu.pcpi_mul.pcpi_rd [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19458 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [2] -> \cpu.pcpi_mul.pcpi_rd [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19459 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [3] -> \cpu.pcpi_mul.pcpi_rd [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19460 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [4] -> \cpu.pcpi_mul.pcpi_rd [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19461 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [5] -> \cpu.pcpi_mul.pcpi_rd [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19462 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [6] -> \cpu.pcpi_mul.pcpi_rd [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19463 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [7] -> \cpu.pcpi_mul.pcpi_rd [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19464 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [8] -> \cpu.pcpi_mul.pcpi_rd [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19465 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [9] -> \cpu.pcpi_mul.pcpi_rd [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19466 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [10] -> \cpu.pcpi_mul.pcpi_rd [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19467 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [11] -> \cpu.pcpi_mul.pcpi_rd [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19468 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [12] -> \cpu.pcpi_mul.pcpi_rd [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19469 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [13] -> \cpu.pcpi_mul.pcpi_rd [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19470 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [14] -> \cpu.pcpi_mul.pcpi_rd [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19471 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [15] -> \cpu.pcpi_mul.pcpi_rd [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19472 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [16] -> \cpu.pcpi_mul.pcpi_rd [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19473 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [17] -> \cpu.pcpi_mul.pcpi_rd [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19474 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [18] -> \cpu.pcpi_mul.pcpi_rd [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19475 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [19] -> \cpu.pcpi_mul.pcpi_rd [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19476 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [20] -> \cpu.pcpi_mul.pcpi_rd [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19477 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [21] -> \cpu.pcpi_mul.pcpi_rd [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19478 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [22] -> \cpu.pcpi_mul.pcpi_rd [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19479 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [23] -> \cpu.pcpi_mul.pcpi_rd [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19480 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [24] -> \cpu.pcpi_mul.pcpi_rd [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19481 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [25] -> \cpu.pcpi_mul.pcpi_rd [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19482 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [26] -> \cpu.pcpi_mul.pcpi_rd [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19483 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [27] -> \cpu.pcpi_mul.pcpi_rd [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19484 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [28] -> \cpu.pcpi_mul.pcpi_rd [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19485 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [29] -> \cpu.pcpi_mul.pcpi_rd [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19486 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [30] -> \cpu.pcpi_mul.pcpi_rd [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19487 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [31] -> \cpu.pcpi_mul.pcpi_rd [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20375 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_buf_data[7:0] [0] -> \serial0.uart.recv_buf_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20376 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_buf_data[7:0] [1] -> \serial0.uart.recv_buf_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20377 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_buf_data[7:0] [2] -> \serial0.uart.recv_buf_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20378 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_buf_data[7:0] [3] -> \serial0.uart.recv_buf_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20379 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_buf_data[7:0] [4] -> \serial0.uart.recv_buf_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20380 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_buf_data[7:0] [5] -> \serial0.uart.recv_buf_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20381 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_buf_data[7:0] [6] -> \serial0.uart.recv_buf_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20382 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_buf_data[7:0] [7] -> \serial0.uart.recv_buf_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20383 to $_DFFE_PP_ for $techmap\rom.rom.$0\config_en[0:0] -> \rom.rom.config_en.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20384 to $_DFFE_PP_ for $techmap\rom.rom.$0\config_do[3:0] [0] -> \rom.rom.config_do [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20385 to $_DFFE_PP_ for $techmap\rom.rom.$0\config_do[3:0] [1] -> \rom.rom.config_do [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20386 to $_DFFE_PP_ for $techmap\rom.rom.$0\config_do[3:0] [2] -> \rom.rom.config_do [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20387 to $_DFFE_PP_ for $techmap\rom.rom.$0\config_do[3:0] [3] -> \rom.rom.config_do [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20388 to $_DFFE_PP_ for $techmap\rom.rom.$0\config_clk[0:0] -> \rom.rom.config_clk.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20389 to $_DFFE_PP_ for $techmap\rom.rom.$0\config_csb[0:0] -> \rom.rom.config_csb.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20390 to $_DFFE_PP_ for $techmap\rom.rom.$0\config_oe[3:0] [0] -> \rom.rom.config_oe [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20391 to $_DFFE_PP_ for $techmap\rom.rom.$0\config_oe[3:0] [1] -> \rom.rom.config_oe [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20392 to $_DFFE_PP_ for $techmap\rom.rom.$0\config_oe[3:0] [2] -> \rom.rom.config_oe [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20393 to $_DFFE_PP_ for $techmap\rom.rom.$0\config_oe[3:0] [3] -> \rom.rom.config_oe [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20394 to $_DFFE_PP_ for $techmap\rom.rom.$0\config_dummy[3:0] [0] -> \rom.rom.config_dummy [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20395 to $_DFFE_PP_ for $techmap\rom.rom.$0\config_dummy[3:0] [1] -> \rom.rom.config_dummy [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20396 to $_DFFE_PP_ for $techmap\rom.rom.$0\config_dummy[3:0] [2] -> \rom.rom.config_dummy [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20397 to $_DFFE_PP_ for $techmap\rom.rom.$0\config_dummy[3:0] [3] -> \rom.rom.config_dummy [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20398 to $_DFFE_PP_ for $techmap\rom.rom.$0\config_cont[0:0] -> \rom.rom.config_cont.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20399 to $_DFFE_PP_ for $techmap\rom.rom.$0\config_qspi[0:0] -> \rom.rom.config_qspi.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20400 to $_DFFE_PP_ for $techmap\rom.rom.$0\config_ddr[0:0] -> \rom.rom.config_ddr.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20406 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_inc[0:0] -> \rom.rom.rd_inc.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20407 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_wait[0:0] -> \rom.rom.rd_wait.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20408 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_valid[0:0] -> \rom.rom.rd_valid.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20409 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [0] -> \rom.rom.rd_addr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20410 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [1] -> \rom.rom.rd_addr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20411 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [2] -> \rom.rom.rd_addr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20412 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [3] -> \rom.rom.rd_addr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20413 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [4] -> \rom.rom.rd_addr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20414 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [5] -> \rom.rom.rd_addr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20415 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [6] -> \rom.rom.rd_addr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20416 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [7] -> \rom.rom.rd_addr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20417 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [8] -> \rom.rom.rd_addr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20418 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [9] -> \rom.rom.rd_addr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20419 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [10] -> \rom.rom.rd_addr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20420 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [11] -> \rom.rom.rd_addr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20421 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [12] -> \rom.rom.rd_addr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20422 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [13] -> \rom.rom.rd_addr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20423 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [14] -> \rom.rom.rd_addr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20424 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [15] -> \rom.rom.rd_addr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20425 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [16] -> \rom.rom.rd_addr [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20426 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [17] -> \rom.rom.rd_addr [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20427 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [18] -> \rom.rom.rd_addr [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20428 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [19] -> \rom.rom.rd_addr [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20429 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [20] -> \rom.rom.rd_addr [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20430 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [21] -> \rom.rom.rd_addr [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20431 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [22] -> \rom.rom.rd_addr [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20432 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [23] -> \rom.rom.rd_addr [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20433 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [0] -> \rom.rom.buffer [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20434 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [1] -> \rom.rom.buffer [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20435 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [2] -> \rom.rom.buffer [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20436 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [3] -> \rom.rom.buffer [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20437 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [4] -> \rom.rom.buffer [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20438 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [5] -> \rom.rom.buffer [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20439 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [6] -> \rom.rom.buffer [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20440 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [7] -> \rom.rom.buffer [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20441 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [8] -> \rom.rom.buffer [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20442 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [9] -> \rom.rom.buffer [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20443 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [10] -> \rom.rom.buffer [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20444 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [11] -> \rom.rom.buffer [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20445 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [12] -> \rom.rom.buffer [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20446 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [13] -> \rom.rom.buffer [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20447 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [14] -> \rom.rom.buffer [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20448 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [15] -> \rom.rom.buffer [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20449 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [16] -> \rom.rom.buffer [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20450 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [17] -> \rom.rom.buffer [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20451 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [18] -> \rom.rom.buffer [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20452 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [19] -> \rom.rom.buffer [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20453 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [20] -> \rom.rom.buffer [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20454 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [21] -> \rom.rom.buffer [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20455 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [22] -> \rom.rom.buffer [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20456 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [23] -> \rom.rom.buffer [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20457 to $_DFFE_PP_ for $techmap\rom.rom.$0\din_data[7:0] [0] -> \rom.rom.din_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20458 to $_DFFE_PP_ for $techmap\rom.rom.$0\din_data[7:0] [1] -> \rom.rom.din_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20459 to $_DFFE_PP_ for $techmap\rom.rom.$0\din_data[7:0] [2] -> \rom.rom.din_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20460 to $_DFFE_PP_ for $techmap\rom.rom.$0\din_data[7:0] [3] -> \rom.rom.din_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20461 to $_DFFE_PP_ for $techmap\rom.rom.$0\din_data[7:0] [4] -> \rom.rom.din_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20462 to $_DFFE_PP_ for $techmap\rom.rom.$0\din_data[7:0] [5] -> \rom.rom.din_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20463 to $_DFFE_PP_ for $techmap\rom.rom.$0\din_data[7:0] [6] -> \rom.rom.din_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20464 to $_DFFE_PP_ for $techmap\rom.rom.$0\din_data[7:0] [7] -> \rom.rom.din_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20467 to $_DFFE_PP_ for $techmap\rom.rom.$0\din_rd[0:0] -> \rom.rom.din_rd.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20470 to $_DFFE_PP_ for $techmap\rom.rom.$0\din_tag[3:0] [0] -> \rom.rom.din_tag [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20471 to $_DFFE_PP_ for $techmap\rom.rom.$0\din_tag[3:0] [1] -> \rom.rom.din_tag [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20472 to $_DFFE_PP_ for $techmap\rom.rom.$0\din_tag[3:0] [2] -> \rom.rom.din_tag [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20473 to $_DFFE_PP_ for $techmap\rom.rom.$0\din_tag[3:0] [3] -> \rom.rom.din_tag [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20474 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [0] -> \rom.rom.rdata [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20475 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [1] -> \rom.rom.rdata [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20476 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [2] -> \rom.rom.rdata [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20477 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [3] -> \rom.rom.rdata [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20478 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [4] -> \rom.rom.rdata [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20479 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [5] -> \rom.rom.rdata [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20480 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [6] -> \rom.rom.rdata [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20481 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [7] -> \rom.rom.rdata [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20482 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [8] -> \rom.rom.rdata [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20483 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [9] -> \rom.rom.rdata [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20484 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [10] -> \rom.rom.rdata [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20485 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [11] -> \rom.rom.rdata [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20486 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [12] -> \rom.rom.rdata [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20487 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [13] -> \rom.rom.rdata [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20488 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [14] -> \rom.rom.rdata [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20489 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [15] -> \rom.rom.rdata [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20490 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [16] -> \rom.rom.rdata [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20491 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [17] -> \rom.rom.rdata [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20492 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [18] -> \rom.rom.rdata [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20493 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [19] -> \rom.rom.rdata [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20494 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [20] -> \rom.rom.rdata [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20495 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [21] -> \rom.rom.rdata [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20496 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [22] -> \rom.rom.rdata [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20497 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [23] -> \rom.rom.rdata [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20498 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [24] -> \rom.rom.rdata [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20499 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [25] -> \rom.rom.rdata [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20500 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [26] -> \rom.rom.rdata [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20501 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [27] -> \rom.rom.rdata [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20502 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [28] -> \rom.rom.rdata [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20503 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [29] -> \rom.rom.rdata [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20504 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [30] -> \rom.rom.rdata [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20505 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [31] -> \rom.rom.rdata [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20506 to $_DFFE_PP_ for $techmap\rom.rom.$0\state[3:0] [0] -> \rom.rom.state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20507 to $_DFFE_PP_ for $techmap\rom.rom.$0\state[3:0] [1] -> \rom.rom.state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20508 to $_DFFE_PP_ for $techmap\rom.rom.$0\state[3:0] [2] -> \rom.rom.state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$20509 to $_DFFE_PP_ for $techmap\rom.rom.$0\state[3:0] [3] -> \rom.rom.state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21324 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [0] -> \serial0.uart.cfg_divider [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21325 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [1] -> \serial0.uart.cfg_divider [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21326 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [2] -> \serial0.uart.cfg_divider [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21327 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [3] -> \serial0.uart.cfg_divider [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21328 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [4] -> \serial0.uart.cfg_divider [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21329 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [5] -> \serial0.uart.cfg_divider [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21330 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [6] -> \serial0.uart.cfg_divider [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21331 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [7] -> \serial0.uart.cfg_divider [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21332 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [8] -> \serial0.uart.cfg_divider [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21333 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [9] -> \serial0.uart.cfg_divider [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21334 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [10] -> \serial0.uart.cfg_divider [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21335 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [11] -> \serial0.uart.cfg_divider [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21336 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [12] -> \serial0.uart.cfg_divider [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21337 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [13] -> \serial0.uart.cfg_divider [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21338 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [14] -> \serial0.uart.cfg_divider [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21339 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [15] -> \serial0.uart.cfg_divider [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21340 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [16] -> \serial0.uart.cfg_divider [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21341 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [17] -> \serial0.uart.cfg_divider [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21342 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [18] -> \serial0.uart.cfg_divider [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21343 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [19] -> \serial0.uart.cfg_divider [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21344 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [20] -> \serial0.uart.cfg_divider [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21345 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [21] -> \serial0.uart.cfg_divider [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21346 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [22] -> \serial0.uart.cfg_divider [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21347 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [23] -> \serial0.uart.cfg_divider [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21348 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [24] -> \serial0.uart.cfg_divider [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21349 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [25] -> \serial0.uart.cfg_divider [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21350 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [26] -> \serial0.uart.cfg_divider [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21351 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [27] -> \serial0.uart.cfg_divider [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21352 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [28] -> \serial0.uart.cfg_divider [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21353 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [29] -> \serial0.uart.cfg_divider [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21354 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [30] -> \serial0.uart.cfg_divider [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21355 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [31] -> \serial0.uart.cfg_divider [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21357 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_pattern[7:0] [0] -> \serial0.uart.recv_pattern [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21358 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_pattern[7:0] [1] -> \serial0.uart.recv_pattern [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21359 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_pattern[7:0] [2] -> \serial0.uart.recv_pattern [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21360 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_pattern[7:0] [3] -> \serial0.uart.recv_pattern [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21361 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_pattern[7:0] [4] -> \serial0.uart.recv_pattern [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21362 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_pattern[7:0] [5] -> \serial0.uart.recv_pattern [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21363 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_pattern[7:0] [6] -> \serial0.uart.recv_pattern [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21364 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_pattern[7:0] [7] -> \serial0.uart.recv_pattern [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21397 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_state[3:0] [0] -> \serial0.uart.recv_state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21398 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_state[3:0] [1] -> \serial0.uart.recv_state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21399 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_state[3:0] [2] -> \serial0.uart.recv_state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21400 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_state[3:0] [3] -> \serial0.uart.recv_state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21401 to $_DFFE_PP_ for $techmap\serial0.uart.$0\send_dummy[0:0] -> \serial0.uart.send_dummy.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21403 to $_DFFE_PP_ for $techmap\serial0.uart.$0\send_divcnt[31:0] [1] -> \serial0.uart.send_divcnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21434 to $_DFFE_PP_ for $techmap\serial0.uart.$0\send_bitcnt[3:0] [0] -> \serial0.uart.send_bitcnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21435 to $_DFFE_PP_ for $techmap\serial0.uart.$0\send_bitcnt[3:0] [1] -> \serial0.uart.send_bitcnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21436 to $_DFFE_PP_ for $techmap\serial0.uart.$0\send_bitcnt[3:0] [2] -> \serial0.uart.send_bitcnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21437 to $_DFFE_PP_ for $techmap\serial0.uart.$0\send_bitcnt[3:0] [3] -> \serial0.uart.send_bitcnt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21438 to $_DFFE_PP_ for $techmap\serial0.uart.$0\send_pattern[9:0] [0] -> \serial0.uart.send_pattern [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21439 to $_DFFE_PP_ for $techmap\serial0.uart.$0\send_pattern[9:0] [1] -> \serial0.uart.send_pattern [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21440 to $_DFFE_PP_ for $techmap\serial0.uart.$0\send_pattern[9:0] [2] -> \serial0.uart.send_pattern [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21441 to $_DFFE_PP_ for $techmap\serial0.uart.$0\send_pattern[9:0] [3] -> \serial0.uart.send_pattern [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21442 to $_DFFE_PP_ for $techmap\serial0.uart.$0\send_pattern[9:0] [4] -> \serial0.uart.send_pattern [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21443 to $_DFFE_PP_ for $techmap\serial0.uart.$0\send_pattern[9:0] [5] -> \serial0.uart.send_pattern [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21444 to $_DFFE_PP_ for $techmap\serial0.uart.$0\send_pattern[9:0] [6] -> \serial0.uart.send_pattern [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21445 to $_DFFE_PP_ for $techmap\serial0.uart.$0\send_pattern[9:0] [7] -> \serial0.uart.send_pattern [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21446 to $_DFFE_PP_ for $techmap\serial0.uart.$0\send_pattern[9:0] [8] -> \serial0.uart.send_pattern [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21447 to $_DFFE_PP_ for $techmap\serial0.uart.$0\send_pattern[9:0] [9] -> \serial0.uart.send_pattern [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21983 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\dummy_count[3:0] [0] -> \rom.rom.xfer.dummy_count [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21984 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\dummy_count[3:0] [1] -> \rom.rom.xfer.dummy_count [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21985 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\dummy_count[3:0] [2] -> \rom.rom.xfer.dummy_count [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21986 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\dummy_count[3:0] [3] -> \rom.rom.xfer.dummy_count [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21987 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\count[3:0] [0] -> \rom.rom.xfer.count [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21988 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\count[3:0] [1] -> \rom.rom.xfer.count [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21989 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\count[3:0] [2] -> \rom.rom.xfer.count [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21990 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\count[3:0] [3] -> \rom.rom.xfer.count [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21991 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\ibuffer[7:0] [0] -> \rom.rom.xfer.ibuffer [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21992 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\ibuffer[7:0] [1] -> \rom.rom.xfer.ibuffer [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21993 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\ibuffer[7:0] [2] -> \rom.rom.xfer.ibuffer [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21994 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\ibuffer[7:0] [3] -> \rom.rom.xfer.ibuffer [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21995 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\ibuffer[7:0] [4] -> \rom.rom.xfer.ibuffer [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21996 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\ibuffer[7:0] [5] -> \rom.rom.xfer.ibuffer [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21997 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\ibuffer[7:0] [6] -> \rom.rom.xfer.ibuffer [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21998 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\ibuffer[7:0] [7] -> \rom.rom.xfer.ibuffer [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21999 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\obuffer[7:0] [0] -> \rom.rom.xfer.obuffer [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22000 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\obuffer[7:0] [1] -> \rom.rom.xfer.obuffer [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22001 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\obuffer[7:0] [2] -> \rom.rom.xfer.obuffer [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22002 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\obuffer[7:0] [3] -> \rom.rom.xfer.obuffer [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22003 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\obuffer[7:0] [4] -> \rom.rom.xfer.obuffer [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22004 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\obuffer[7:0] [5] -> \rom.rom.xfer.obuffer [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22005 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\obuffer[7:0] [6] -> \rom.rom.xfer.obuffer [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22006 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\obuffer[7:0] [7] -> \rom.rom.xfer.obuffer [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22007 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\xfer_tag[3:0] [0] -> \rom.rom.xfer.xfer_tag [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22008 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\xfer_tag[3:0] [1] -> \rom.rom.xfer.xfer_tag [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22009 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\xfer_tag[3:0] [2] -> \rom.rom.xfer.xfer_tag [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22010 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\xfer_tag[3:0] [3] -> \rom.rom.xfer.xfer_tag [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22011 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\xfer_rd[0:0] -> \rom.rom.xfer.xfer_rd.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22012 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\xfer_qspi[0:0] -> \rom.rom.xfer.xfer_qspi.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22013 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\xfer_ddr[0:0] -> \rom.rom.xfer.xfer_ddr.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22014 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\xfer_dspi[0:0] -> \rom.rom.xfer.xfer_dspi.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22015 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\flash_clk[0:0] -> \rom.rom.xfer.flash_clk.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22016 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\flash_csb[0:0] -> \rom.rom.xfer.flash_csb.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7710 to $_DFFE_PP_ for $techmap\cpu.$0\mem_16bit_buffer[15:0] [0] -> \cpu.mem_16bit_buffer [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7711 to $_DFFE_PP_ for $techmap\cpu.$0\mem_16bit_buffer[15:0] [1] -> \cpu.mem_16bit_buffer [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7712 to $_DFFE_PP_ for $techmap\cpu.$0\mem_16bit_buffer[15:0] [2] -> \cpu.mem_16bit_buffer [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7713 to $_DFFE_PP_ for $techmap\cpu.$0\mem_16bit_buffer[15:0] [3] -> \cpu.mem_16bit_buffer [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7714 to $_DFFE_PP_ for $techmap\cpu.$0\mem_16bit_buffer[15:0] [4] -> \cpu.mem_16bit_buffer [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7715 to $_DFFE_PP_ for $techmap\cpu.$0\mem_16bit_buffer[15:0] [5] -> \cpu.mem_16bit_buffer [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7716 to $_DFFE_PP_ for $techmap\cpu.$0\mem_16bit_buffer[15:0] [6] -> \cpu.mem_16bit_buffer [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7717 to $_DFFE_PP_ for $techmap\cpu.$0\mem_16bit_buffer[15:0] [7] -> \cpu.mem_16bit_buffer [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7718 to $_DFFE_PP_ for $techmap\cpu.$0\mem_16bit_buffer[15:0] [8] -> \cpu.mem_16bit_buffer [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7719 to $_DFFE_PP_ for $techmap\cpu.$0\mem_16bit_buffer[15:0] [9] -> \cpu.mem_16bit_buffer [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7720 to $_DFFE_PP_ for $techmap\cpu.$0\mem_16bit_buffer[15:0] [10] -> \cpu.mem_16bit_buffer [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7721 to $_DFFE_PP_ for $techmap\cpu.$0\mem_16bit_buffer[15:0] [11] -> \cpu.mem_16bit_buffer [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7722 to $_DFFE_PP_ for $techmap\cpu.$0\mem_16bit_buffer[15:0] [12] -> \cpu.mem_16bit_buffer [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7723 to $_DFFE_PP_ for $techmap\cpu.$0\mem_16bit_buffer[15:0] [13] -> \cpu.mem_16bit_buffer [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7724 to $_DFFE_PP_ for $techmap\cpu.$0\mem_16bit_buffer[15:0] [14] -> \cpu.mem_16bit_buffer [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7725 to $_DFFE_PP_ for $techmap\cpu.$0\mem_16bit_buffer[15:0] [15] -> \cpu.mem_16bit_buffer [15].

21.34. Executing TECHMAP pass (map to technology primitives).

21.34.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

21.34.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFF_N_ for cells of type $_DFF_N_.
No more expansions possible.
<suppressed ~1582 debug messages>

21.35. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.
<suppressed ~4636 debug messages>

21.36. Executing SIMPLEMAP pass (map simple cells to gate primitives).

21.37. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in hardware.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7727 (SB_DFF): \por.rst_cnt [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7730 (SB_DFF): \por.rst_cnt [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7726 (SB_DFF): \por.rst_cnt [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7731 (SB_DFF): \por.rst_cnt [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7728 (SB_DFF): \por.rst_cnt [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7729 (SB_DFF): \por.rst_cnt [3] = 0

21.38. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in hardware.
  Merging $auto$simplemap.cc:277:simplemap_mux$11306 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:384$1395_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10541 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11304 (A=1'0, B=$techmap\cpu.$procmux$4830_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10542 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15949 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [40], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11246 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11930 (A=$techmap\cpu.$procmux$4486_Y, B=1'0, S=\cpu.clear_prefetched_high_word) into $auto$simplemap.cc:420:simplemap_dff$10575 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11880 (A=$techmap$techmap\cpu.$procmux$4504.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$11900_Y, B=1'0, S=$techmap\cpu.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:553$1441_Y) into $auto$simplemap.cc:420:simplemap_dff$10578 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11927 (A=\cpu.mem_la_read, B=1'0, S=$techmap\cpu.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:553$1441_Y) into $auto$simplemap.cc:420:simplemap_dff$10576 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11879 (A=$techmap$techmap\cpu.$procmux$4504.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$11899_Y, B=1'0, S=$techmap\cpu.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:553$1441_Y) into $auto$simplemap.cc:420:simplemap_dff$10577 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11873 (A=$techmap$techmap\cpu.$procmux$4528.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$11723_Y, B=1'0, S=$techmap\cpu.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:553$1441_Y) into $auto$simplemap.cc:420:simplemap_dff$10579 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12376 (A=1'0, B=$techmap\cpu.$procmux$3954_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10648 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$12390 (A=1'0, B=$techmap\cpu.$procmux$3911_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10651 (SB_DFFE).
  Merging $auto$simplemap.cc:311:simplemap_lut$21940 (A=1'1, B=$auto$simplemap.cc:309:simplemap_lut$10121 [1], S=\cpu.mem_rdata_latched [1]) into $auto$simplemap.cc:420:simplemap_dff$10659 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22883 (A=1'0, B=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12345_Y, S=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12337_Y) into $auto$simplemap.cc:420:simplemap_dff$10693 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22884 (A=1'0, B=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12346_Y, S=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12337_Y) into $auto$simplemap.cc:420:simplemap_dff$10694 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22885 (A=1'0, B=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12347_Y, S=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12337_Y) into $auto$simplemap.cc:420:simplemap_dff$10695 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22886 (A=1'0, B=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12348_Y, S=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12337_Y) into $auto$simplemap.cc:420:simplemap_dff$10696 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22887 (A=1'0, B=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12349_Y, S=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12337_Y) into $auto$simplemap.cc:420:simplemap_dff$10697 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22888 (A=1'0, B=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12350_Y, S=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12337_Y) into $auto$simplemap.cc:420:simplemap_dff$10698 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22889 (A=1'0, B=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12351_Y, S=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12337_Y) into $auto$simplemap.cc:420:simplemap_dff$10699 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22891 (A=1'0, B=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12353_Y, S=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12337_Y) into $auto$simplemap.cc:420:simplemap_dff$10701 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22892 (A=1'0, B=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12354_Y, S=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12337_Y) into $auto$simplemap.cc:420:simplemap_dff$10702 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22893 (A=1'0, B=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12355_Y, S=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12337_Y) into $auto$simplemap.cc:420:simplemap_dff$10703 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22894 (A=1'0, B=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12356_Y, S=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12337_Y) into $auto$simplemap.cc:420:simplemap_dff$10704 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22895 (A=1'0, B=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12357_Y, S=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12337_Y) into $auto$simplemap.cc:420:simplemap_dff$10705 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22896 (A=1'0, B=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12358_Y, S=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12337_Y) into $auto$simplemap.cc:420:simplemap_dff$10706 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22897 (A=1'0, B=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12359_Y, S=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12337_Y) into $auto$simplemap.cc:420:simplemap_dff$10707 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22898 (A=1'0, B=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12360_Y, S=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12337_Y) into $auto$simplemap.cc:420:simplemap_dff$10708 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22899 (A=1'0, B=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12361_Y, S=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12337_Y) into $auto$simplemap.cc:420:simplemap_dff$10709 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22900 (A=1'0, B=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12362_Y, S=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12337_Y) into $auto$simplemap.cc:420:simplemap_dff$10710 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22901 (A=1'0, B=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12363_Y, S=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12337_Y) into $auto$simplemap.cc:420:simplemap_dff$10711 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22902 (A=1'0, B=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12364_Y, S=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12337_Y) into $auto$simplemap.cc:420:simplemap_dff$10712 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22903 (A=1'0, B=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12365_Y, S=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12337_Y) into $auto$simplemap.cc:420:simplemap_dff$10713 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22904 (A=1'0, B=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12366_Y, S=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12337_Y) into $auto$simplemap.cc:420:simplemap_dff$10714 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22905 (A=1'0, B=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12367_Y, S=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12337_Y) into $auto$simplemap.cc:420:simplemap_dff$10715 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22906 (A=1'0, B=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12368_Y, S=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12337_Y) into $auto$simplemap.cc:420:simplemap_dff$10716 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22907 (A=1'0, B=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12369_Y, S=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12337_Y) into $auto$simplemap.cc:420:simplemap_dff$10717 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22908 (A=1'0, B=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12370_Y, S=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12337_Y) into $auto$simplemap.cc:420:simplemap_dff$10718 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22909 (A=1'0, B=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12371_Y, S=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12337_Y) into $auto$simplemap.cc:420:simplemap_dff$10719 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22910 (A=1'0, B=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12372_Y, S=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12337_Y) into $auto$simplemap.cc:420:simplemap_dff$10720 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22911 (A=1'0, B=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12373_Y, S=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12337_Y) into $auto$simplemap.cc:420:simplemap_dff$10721 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22912 (A=1'0, B=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12374_Y, S=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12337_Y) into $auto$simplemap.cc:420:simplemap_dff$10722 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22913 (A=1'0, B=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12375_Y, S=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12337_Y) into $auto$simplemap.cc:420:simplemap_dff$10723 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22890 (A=1'0, B=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12352_Y, S=$techmap$techmap\cpu.$procmux$3959.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12337_Y) into $auto$simplemap.cc:420:simplemap_dff$10700 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12143 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1055$1614_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10760 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12157 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1062$1642_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10753 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12155 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1061$1638_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10754 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12153 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1060$1634_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10755 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12151 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1059$1630_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10756 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12149 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1058$1626_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10757 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12147 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1057$1622_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10758 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12130 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1045$1586_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10768 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12141 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1054$1610_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10761 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12139 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1053$1606_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10762 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12134 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1047$1590_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10766 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12145 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1056$1618_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10759 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12128 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1044$1584_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10769 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12126 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1043$1582_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10770 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12124 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1042$1580_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10771 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12132 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1046$1588_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10767 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12106 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1026$1554_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10784 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12114 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1030$1562_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10780 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12112 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1029$1560_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10781 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12110 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1028$1558_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10782 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12104 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1025$1552_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10785 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12108 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1027$1556_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10783 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15965 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [56], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11262 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15942 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [33], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11239 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13633 (A=$techmap\cpu.$1\clear_prefetched_high_word[0:0], B=1'1, S=$techmap\cpu.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1281$1770_Y) into $auto$simplemap.cc:420:simplemap_dff$10822 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15966 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [57], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11263 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15967 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [58], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11264 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15136 (A=1'0, B=$techmap\cpu.$procmux$2555_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10856 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15968 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [59], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11265 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14994 (A=1'0, B=$techmap$techmap\cpu.$procmux$2806.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$11493_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10864 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15019 (A=1'0, B=$techmap\cpu.$logic_not$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1405$1811_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10857 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15013 (A=1'1, B=$auto$wreduce.cc:455:run$6219 [2], S=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1400$1808_Y) into $auto$simplemap.cc:420:simplemap_dff$10860 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15969 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [60], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11266 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14993 (A=1'1, B=$techmap$techmap\cpu.$procmux$2806.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$11492_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10863 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15011 (A=1'1, B=$auto$wreduce.cc:455:run$6219 [0], S=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1400$1808_Y) into $auto$simplemap.cc:420:simplemap_dff$10858 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15970 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [61], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11267 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14996 (A=1'0, B=$techmap$techmap\cpu.$procmux$2806.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$11495_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10866 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15971 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [62], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11268 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14989 (A=1'0, B=$techmap$techmap\cpu.$procmux$2832.$and$/usr/bin/../share/yosys/techmap.v:434$11707_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10868 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15972 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [63], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11269 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15133 (A=1'0, B=$techmap\cpu.$procmux$2566_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10876 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14986 (A=1'0, B=$techmap$techmap\cpu.$procmux$2845.$and$/usr/bin/../share/yosys/techmap.v:434$11707_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10869 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14977 (A=1'0, B=$techmap$techmap\cpu.$procmux$2903.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$11723_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10871 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14975 (A=1'0, B=$techmap$techmap\cpu.$procmux$2939.$and$/usr/bin/../share/yosys/techmap.v:434$11707_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10872 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14970 (A=1'1, B=$techmap$techmap\cpu.$procmux$2946.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$14827_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10873 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14992 (A=1'0, B=$techmap$techmap\cpu.$procmux$2806.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$11491_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10862 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14655 (A=1'0, B=$techmap\cpu.$procmux$3366_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10884 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15145 (A=1'0, B=$techmap\cpu.$2\set_mem_do_wdata[0:0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10878 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15144 (A=1'0, B=$techmap\cpu.$2\set_mem_do_rdata[0:0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10879 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14813 (A=$techmap\cpu.$procmux$3294_Y, B=1'1, S=$techmap\cpu.$0\set_mem_do_rinst[0:0]) into $auto$simplemap.cc:420:simplemap_dff$10880 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14806 (A=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1555$1874_Y, B=1'0, S=$techmap\cpu.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1924$1989_Y) into $auto$simplemap.cc:420:simplemap_dff$10881 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13682 (A=1'0, B=$techmap\cpu.$procmux$3615_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11270 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14964 (A=1'0, B=$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1522$1857_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10874 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14657 (A=1'0, B=$techmap\cpu.$procmux$3366_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10886 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14658 (A=1'0, B=$techmap\cpu.$procmux$3366_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10887 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14659 (A=1'0, B=$techmap\cpu.$procmux$3366_Y [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10888 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14660 (A=1'0, B=$techmap\cpu.$procmux$3366_Y [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10889 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14661 (A=1'0, B=$techmap\cpu.$procmux$3366_Y [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10890 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14662 (A=1'0, B=$techmap\cpu.$procmux$3366_Y [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10891 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14664 (A=1'0, B=$techmap\cpu.$procmux$3366_Y [9], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10893 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14665 (A=1'0, B=$techmap\cpu.$procmux$3366_Y [10], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10894 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14666 (A=1'0, B=$techmap\cpu.$procmux$3366_Y [11], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10895 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14667 (A=1'0, B=$techmap\cpu.$procmux$3366_Y [12], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10896 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14668 (A=1'0, B=$techmap\cpu.$procmux$3366_Y [13], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10897 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14669 (A=1'0, B=$techmap\cpu.$procmux$3366_Y [14], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10898 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14670 (A=1'0, B=$techmap\cpu.$procmux$3366_Y [15], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10899 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14671 (A=1'0, B=$techmap\cpu.$procmux$3366_Y [16], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10900 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14672 (A=1'0, B=$techmap\cpu.$procmux$3366_Y [17], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10901 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14673 (A=1'0, B=$techmap\cpu.$procmux$3366_Y [18], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10902 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14674 (A=1'0, B=$techmap\cpu.$procmux$3366_Y [19], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10903 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14675 (A=1'0, B=$techmap\cpu.$procmux$3366_Y [20], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10904 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14676 (A=1'0, B=$techmap\cpu.$procmux$3366_Y [21], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10905 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14677 (A=1'0, B=$techmap\cpu.$procmux$3366_Y [22], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10906 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14678 (A=1'0, B=$techmap\cpu.$procmux$3366_Y [23], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10907 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14679 (A=1'0, B=$techmap\cpu.$procmux$3366_Y [24], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10908 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14680 (A=1'0, B=$techmap\cpu.$procmux$3366_Y [25], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10909 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14681 (A=1'0, B=$techmap\cpu.$procmux$3366_Y [26], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10910 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14682 (A=1'0, B=$techmap\cpu.$procmux$3366_Y [27], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10911 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14683 (A=1'0, B=$techmap\cpu.$procmux$3366_Y [28], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10912 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14684 (A=1'0, B=$techmap\cpu.$procmux$3366_Y [29], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10913 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14685 (A=1'0, B=$techmap\cpu.$procmux$3366_Y [30], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10914 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14686 (A=1'0, B=$techmap\cpu.$procmux$3366_Y [31], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10915 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15146 (A=1'0, B=$techmap\cpu.$5\next_irq_pending[31:0] [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10916 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15147 (A=1'0, B=$techmap$techmap\cpu.$procmux$2071.$ternary$/usr/bin/../share/yosys/techmap.v:445$11706_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10917 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15149 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1836_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10919 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15150 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1836_Y [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10920 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15151 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1836_Y [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10921 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15152 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1836_Y [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10922 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15153 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1836_Y [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10923 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15155 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1836_Y [9], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10925 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14663 (A=1'0, B=$techmap\cpu.$procmux$3366_Y [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10892 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15156 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1836_Y [10], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10926 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15157 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1836_Y [11], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10927 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15158 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1836_Y [12], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10928 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15159 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1836_Y [13], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10929 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15160 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1836_Y [14], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10930 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15161 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1836_Y [15], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10931 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15162 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1836_Y [16], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10932 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15163 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1836_Y [17], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10933 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15164 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1836_Y [18], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10934 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15165 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1836_Y [19], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10935 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15166 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1836_Y [20], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10936 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15167 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1836_Y [21], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10937 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15168 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1836_Y [22], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10938 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15169 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1836_Y [23], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10939 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15170 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1836_Y [24], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10940 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15171 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1836_Y [25], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10941 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15172 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1836_Y [26], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10942 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15173 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1836_Y [27], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10943 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15174 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1836_Y [28], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10944 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15175 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1836_Y [29], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10945 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15176 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1836_Y [30], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10946 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15177 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1836_Y [31], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10947 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14559 (A=1'1, B=\cpu.cpuregs_rs1 [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10948 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14560 (A=1'1, B=\cpu.cpuregs_rs1 [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10949 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14561 (A=1'1, B=\cpu.cpuregs_rs1 [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10950 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14562 (A=1'1, B=\cpu.cpuregs_rs1 [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10951 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14563 (A=1'1, B=\cpu.cpuregs_rs1 [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10952 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14564 (A=1'1, B=\cpu.cpuregs_rs1 [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10953 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14565 (A=1'1, B=\cpu.cpuregs_rs1 [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10954 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14566 (A=1'1, B=\cpu.cpuregs_rs1 [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10955 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14568 (A=1'1, B=\cpu.cpuregs_rs1 [9], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10957 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15154 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1836_Y [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10924 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14569 (A=1'1, B=\cpu.cpuregs_rs1 [10], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10958 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14570 (A=1'1, B=\cpu.cpuregs_rs1 [11], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10959 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14571 (A=1'1, B=\cpu.cpuregs_rs1 [12], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10960 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14572 (A=1'1, B=\cpu.cpuregs_rs1 [13], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10961 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14573 (A=1'1, B=\cpu.cpuregs_rs1 [14], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10962 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14574 (A=1'1, B=\cpu.cpuregs_rs1 [15], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10963 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14575 (A=1'1, B=\cpu.cpuregs_rs1 [16], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10964 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14576 (A=1'1, B=\cpu.cpuregs_rs1 [17], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10965 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14577 (A=1'1, B=\cpu.cpuregs_rs1 [18], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10966 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14578 (A=1'1, B=\cpu.cpuregs_rs1 [19], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10967 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14579 (A=1'1, B=\cpu.cpuregs_rs1 [20], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10968 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14580 (A=1'1, B=\cpu.cpuregs_rs1 [21], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10969 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14581 (A=1'1, B=\cpu.cpuregs_rs1 [22], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10970 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14582 (A=1'1, B=\cpu.cpuregs_rs1 [23], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10971 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14583 (A=1'1, B=\cpu.cpuregs_rs1 [24], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10972 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14584 (A=1'1, B=\cpu.cpuregs_rs1 [25], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10973 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14585 (A=1'1, B=\cpu.cpuregs_rs1 [26], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10974 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14586 (A=1'1, B=\cpu.cpuregs_rs1 [27], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10975 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14587 (A=1'1, B=\cpu.cpuregs_rs1 [28], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10976 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14588 (A=1'1, B=\cpu.cpuregs_rs1 [29], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10977 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14589 (A=1'1, B=\cpu.cpuregs_rs1 [30], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10978 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14590 (A=1'1, B=\cpu.cpuregs_rs1 [31], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10979 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14556 (A=1'0, B=$techmap$techmap\cpu.$procmux$3403.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$11709_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10980 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15024 (A=1'0, B=$techmap$techmap\cpu.$procmux$2695.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10983 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15029 (A=1'0, B=$techmap$techmap\cpu.$procmux$2695.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10988 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14551 (A=1'0, B=\cpu.irq_active, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10981 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15025 (A=1'0, B=$techmap$techmap\cpu.$procmux$2695.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10984 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15026 (A=1'0, B=$techmap$techmap\cpu.$procmux$2695.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10985 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15027 (A=1'0, B=$techmap$techmap\cpu.$procmux$2695.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10986 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15028 (A=1'0, B=$techmap$techmap\cpu.$procmux$2695.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10987 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15030 (A=1'0, B=$techmap$techmap\cpu.$procmux$2695.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10989 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14567 (A=1'1, B=\cpu.cpuregs_rs1 [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10956 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15031 (A=1'0, B=$techmap$techmap\cpu.$procmux$2695.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10990 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15032 (A=1'0, B=$techmap$techmap\cpu.$procmux$2695.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [9], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10991 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15033 (A=1'0, B=$techmap$techmap\cpu.$procmux$2695.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [10], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10992 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15034 (A=1'0, B=$techmap$techmap\cpu.$procmux$2695.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [11], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10993 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15035 (A=1'0, B=$techmap$techmap\cpu.$procmux$2695.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [12], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10994 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15036 (A=1'1, B=$techmap$techmap\cpu.$procmux$2695.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [13], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10995 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15037 (A=1'0, B=$techmap$techmap\cpu.$procmux$2695.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [14], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10996 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15038 (A=1'0, B=$techmap$techmap\cpu.$procmux$2695.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [15], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10997 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15039 (A=1'0, B=$techmap$techmap\cpu.$procmux$2695.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [16], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10998 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15040 (A=1'0, B=$techmap$techmap\cpu.$procmux$2695.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [17], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10999 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15041 (A=1'0, B=$techmap$techmap\cpu.$procmux$2695.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [18], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11000 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15042 (A=1'0, B=$techmap$techmap\cpu.$procmux$2695.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [19], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11001 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15043 (A=1'0, B=$techmap$techmap\cpu.$procmux$2695.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [20], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11002 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15044 (A=1'0, B=$techmap$techmap\cpu.$procmux$2695.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [21], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11003 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15045 (A=1'0, B=$techmap$techmap\cpu.$procmux$2695.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [22], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11004 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15046 (A=1'0, B=$techmap$techmap\cpu.$procmux$2695.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [23], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11005 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15047 (A=1'0, B=$techmap$techmap\cpu.$procmux$2695.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [24], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11006 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15048 (A=1'0, B=$techmap$techmap\cpu.$procmux$2695.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [25], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11007 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15049 (A=1'0, B=$techmap$techmap\cpu.$procmux$2695.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [26], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11008 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15050 (A=1'0, B=$techmap$techmap\cpu.$procmux$2695.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [27], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11009 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15051 (A=1'0, B=$techmap$techmap\cpu.$procmux$2695.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [28], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11010 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15052 (A=1'0, B=$techmap$techmap\cpu.$procmux$2695.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [29], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11011 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15053 (A=1'0, B=$techmap$techmap\cpu.$procmux$2695.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [30], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11012 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15054 (A=1'0, B=$techmap$techmap\cpu.$procmux$2695.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [31], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11013 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15023 (A=1'0, B=$techmap$techmap\cpu.$procmux$2695.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10982 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14071 (A=1'0, B=$techmap\cpu.$procmux$3522_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11078 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14072 (A=1'0, B=$techmap\cpu.$procmux$3522_Y [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11079 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14073 (A=1'0, B=$techmap\cpu.$procmux$3522_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11080 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14074 (A=1'0, B=$techmap\cpu.$procmux$3522_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11081 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14075 (A=1'0, B=$techmap\cpu.$procmux$3522_Y [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11082 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14076 (A=1'0, B=$techmap\cpu.$procmux$3522_Y [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11083 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14077 (A=1'0, B=$techmap\cpu.$procmux$3522_Y [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11084 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14078 (A=1'0, B=$techmap\cpu.$procmux$3522_Y [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11085 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14080 (A=1'0, B=$techmap\cpu.$procmux$3522_Y [9], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11087 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14081 (A=1'0, B=$techmap\cpu.$procmux$3522_Y [10], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11088 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14082 (A=1'0, B=$techmap\cpu.$procmux$3522_Y [11], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11089 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14083 (A=1'0, B=$techmap\cpu.$procmux$3522_Y [12], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11090 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14084 (A=1'0, B=$techmap\cpu.$procmux$3522_Y [13], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11091 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14085 (A=1'0, B=$techmap\cpu.$procmux$3522_Y [14], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11092 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14086 (A=1'0, B=$techmap\cpu.$procmux$3522_Y [15], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11093 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14087 (A=1'1, B=$techmap\cpu.$procmux$3522_Y [16], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11094 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14088 (A=1'0, B=$techmap\cpu.$procmux$3522_Y [17], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11095 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14089 (A=1'1, B=$techmap\cpu.$procmux$3522_Y [18], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11096 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14090 (A=1'0, B=$techmap\cpu.$procmux$3522_Y [19], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11097 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14091 (A=1'0, B=$techmap\cpu.$procmux$3522_Y [20], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11098 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14092 (A=1'0, B=$techmap\cpu.$procmux$3522_Y [21], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11099 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14093 (A=1'0, B=$techmap\cpu.$procmux$3522_Y [22], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11100 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14094 (A=1'0, B=$techmap\cpu.$procmux$3522_Y [23], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11101 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14095 (A=1'0, B=$techmap\cpu.$procmux$3522_Y [24], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11102 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14096 (A=1'0, B=$techmap\cpu.$procmux$3522_Y [25], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11103 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14097 (A=1'0, B=$techmap\cpu.$procmux$3522_Y [26], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11104 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14098 (A=1'0, B=$techmap\cpu.$procmux$3522_Y [27], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11105 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14099 (A=1'0, B=$techmap\cpu.$procmux$3522_Y [28], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11106 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14100 (A=1'0, B=$techmap\cpu.$procmux$3522_Y [29], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11107 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14101 (A=1'0, B=$techmap\cpu.$procmux$3522_Y [30], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11108 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14102 (A=1'0, B=$techmap\cpu.$procmux$3522_Y [31], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11109 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14007 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6435.AA [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11110 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14008 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6435.AA [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11111 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14009 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6435.AA [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11112 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14010 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6435.AA [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11113 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14011 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6435.AA [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11114 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14012 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6435.AA [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11115 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14013 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6435.AA [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11116 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14014 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6435.AA [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11117 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14016 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6435.AA [9], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11119 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14079 (A=1'0, B=$techmap\cpu.$procmux$3522_Y [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11086 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14017 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6435.AA [10], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11120 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14019 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6435.AA [12], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11122 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14020 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6435.AA [13], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11123 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14021 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6435.AA [14], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11124 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14022 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6435.AA [15], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11125 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14023 (A=1'1, B=$auto$alumacc.cc:474:replace_alu$6435.AA [16], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11126 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14024 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6435.AA [17], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11127 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14025 (A=1'1, B=$auto$alumacc.cc:474:replace_alu$6435.AA [18], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11128 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14026 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6435.AA [19], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11129 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14027 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6435.AA [20], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11130 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14028 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6435.AA [21], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11131 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14031 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6435.AA [24], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11134 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14030 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6435.AA [23], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11133 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14033 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6435.AA [26], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11136 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14032 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6435.AA [25], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11135 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14029 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6435.AA [22], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11132 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14034 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6435.AA [27], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11137 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14035 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6435.AA [28], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11138 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14036 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6435.AA [29], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11139 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14037 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6435.AA [30], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11140 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14038 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6435.AA [31], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11141 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13687 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11142 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13688 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$31099 [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11143 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13690 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11145 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13698 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [11], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11153 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13691 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11146 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13692 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11147 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13693 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11148 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13694 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11149 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13696 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [9], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11151 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14015 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6435.AA [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11118 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13689 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11144 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13712 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [25], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11167 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13699 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [12], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11154 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13700 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [13], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11155 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13701 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [14], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11156 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13702 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [15], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11157 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13703 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [16], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11158 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13704 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [17], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11159 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13705 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [18], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11160 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13706 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [19], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11161 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13707 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [20], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11162 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13708 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [21], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11163 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13709 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [22], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11164 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13710 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [23], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11165 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13697 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [10], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11152 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13722 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [35], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11177 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13713 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [26], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11168 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13714 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [27], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11169 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13715 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [28], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11170 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13716 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [29], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11171 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13717 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [30], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11172 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13718 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [31], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11173 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13719 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [32], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11174 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13720 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [33], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11175 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13711 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [24], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11166 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13727 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [40], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11182 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13723 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [36], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11178 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13724 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [37], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11179 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13725 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [38], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11180 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13726 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [39], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11181 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13721 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [34], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11176 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13728 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [41], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11183 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13729 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [42], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11184 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13731 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [44], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11186 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13739 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [52], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11194 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13732 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [45], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11187 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13733 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [46], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11188 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13734 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [47], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11189 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13735 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [48], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11190 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13736 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [49], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11191 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13737 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [50], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11192 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13738 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [51], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11193 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13730 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [43], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11185 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13740 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [53], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11195 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13741 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [54], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11196 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13742 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [55], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11197 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13743 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [56], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11198 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13747 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [60], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11202 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13745 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [58], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11200 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13746 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [59], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11201 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15910 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$31061 [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11207 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13748 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [61], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11203 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13749 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [62], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11204 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13750 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [63], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11205 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15909 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11206 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13744 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [57], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11199 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15911 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11208 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15912 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11209 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15913 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11210 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15914 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11211 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15915 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11212 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15918 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [9], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11215 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15924 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [15], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11221 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13695 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1870_Y [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11150 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15919 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [10], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11216 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15920 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [11], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11217 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15921 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [12], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11218 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15922 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [13], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11219 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15923 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [14], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11220 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15916 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11213 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15925 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [16], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11222 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15926 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [17], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11223 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15930 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [21], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11227 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15928 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [19], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11225 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15931 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [22], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11228 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15933 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [24], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11230 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15927 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [18], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11224 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15932 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [23], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11229 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15929 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [20], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11226 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15934 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [25], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11231 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15935 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [26], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11232 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15936 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [27], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11233 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15937 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [28], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11234 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15938 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [29], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11235 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15939 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [30], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11236 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15945 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [36], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11242 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15941 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [32], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11238 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15943 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [34], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11240 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15944 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [35], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11241 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15946 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [37], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11243 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15947 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [38], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11244 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15948 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [39], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11245 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15940 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [31], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11237 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15950 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [41], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11247 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15951 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [42], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11248 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15952 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [43], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11249 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15953 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [44], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11250 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15954 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [45], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11251 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15955 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [46], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11252 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15956 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [47], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11253 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15957 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [48], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11254 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15958 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [49], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11255 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15959 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [50], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11256 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15960 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [51], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11257 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15961 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [52], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11258 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15962 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [53], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11259 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15963 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [54], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11260 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15964 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [55], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11261 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15012 (A=1'1, B=$auto$simplemap.cc:309:simplemap_lut$31189 [2], S=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1400$1808_Y) into $auto$simplemap.cc:420:simplemap_dff$10859 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15014 (A=1'1, B=$auto$wreduce.cc:455:run$6219 [3], S=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1400$1808_Y) into $auto$simplemap.cc:420:simplemap_dff$10861 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14995 (A=1'0, B=$techmap$techmap\cpu.$procmux$2806.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$11494_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10865 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14997 (A=1'0, B=$techmap$techmap\cpu.$procmux$2806.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$11496_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10867 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14965 (A=1'0, B=$techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1523$1860_Y [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10875 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14656 (A=1'0, B=$techmap\cpu.$procmux$3366_Y [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10885 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15917 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1812_Y [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11214 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$18658 (A=\cpu.pcpi_div.quotient_msk [8], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17848 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18652 (A=\cpu.pcpi_div.quotient_msk [2], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17842 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18653 (A=\cpu.pcpi_div.quotient_msk [3], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17843 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18654 (A=\cpu.pcpi_div.quotient_msk [4], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17844 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18655 (A=\cpu.pcpi_div.quotient_msk [5], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17845 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18656 (A=\cpu.pcpi_div.quotient_msk [6], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17846 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18657 (A=\cpu.pcpi_div.quotient_msk [7], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17847 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18659 (A=\cpu.pcpi_div.quotient_msk [9], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17849 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18660 (A=\cpu.pcpi_div.quotient_msk [10], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17850 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18661 (A=\cpu.pcpi_div.quotient_msk [11], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17851 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18662 (A=\cpu.pcpi_div.quotient_msk [12], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17852 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18663 (A=\cpu.pcpi_div.quotient_msk [13], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17853 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18664 (A=\cpu.pcpi_div.quotient_msk [14], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17854 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18665 (A=\cpu.pcpi_div.quotient_msk [15], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17855 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18666 (A=\cpu.pcpi_div.quotient_msk [16], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17856 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18667 (A=\cpu.pcpi_div.quotient_msk [17], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17857 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18668 (A=\cpu.pcpi_div.quotient_msk [18], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17858 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18669 (A=\cpu.pcpi_div.quotient_msk [19], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17859 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18670 (A=\cpu.pcpi_div.quotient_msk [20], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17860 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18671 (A=\cpu.pcpi_div.quotient_msk [21], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17861 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18672 (A=\cpu.pcpi_div.quotient_msk [22], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17862 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18673 (A=\cpu.pcpi_div.quotient_msk [23], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17863 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18674 (A=\cpu.pcpi_div.quotient_msk [24], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17864 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18675 (A=\cpu.pcpi_div.quotient_msk [25], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17865 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18676 (A=\cpu.pcpi_div.quotient_msk [26], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17866 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18677 (A=\cpu.pcpi_div.quotient_msk [27], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17867 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18678 (A=\cpu.pcpi_div.quotient_msk [28], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17868 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18679 (A=\cpu.pcpi_div.quotient_msk [29], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17869 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18680 (A=\cpu.pcpi_div.quotient_msk [30], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17870 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18681 (A=\cpu.pcpi_div.quotient_msk [31], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17871 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18715 (A=1'0, B=\cpu.pcpi_div.start, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$17988 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18163 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$18158, S=$techmap\cpu.pcpi_div.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2376$826_Y) into $auto$simplemap.cc:420:simplemap_dff$17981 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$18162 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$10146, S=$techmap\cpu.pcpi_div.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2376$826_Y) into $auto$simplemap.cc:420:simplemap_dff$17982 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$18160 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$17459, S=$techmap\cpu.pcpi_div.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2376$826_Y) into $auto$simplemap.cc:420:simplemap_dff$17983 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$18149 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$10136, S=$techmap\cpu.pcpi_div.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2376$826_Y) into $auto$simplemap.cc:420:simplemap_dff$17984 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$18651 (A=\cpu.pcpi_div.quotient_msk [1], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17841 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18530 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [7], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17996 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17980 (A=$auto$memory_bram.cc:837:replace_cell$7147 [15], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$10528) into $auto$simplemap.cc:420:simplemap_dff$17942 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$18524 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [1], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17990 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18525 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [2], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17991 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18526 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [3], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17992 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18527 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [4], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17993 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18528 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [5], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17994 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18529 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [6], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17995 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18531 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [8], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17997 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18532 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [9], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17998 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18533 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [10], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17999 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18534 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [11], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18000 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18535 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [12], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18001 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18536 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [13], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18002 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18537 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [14], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18003 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18538 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [15], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18004 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18539 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [16], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18005 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18540 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [17], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18006 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18541 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [18], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18007 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18542 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [19], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18008 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18543 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [20], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18009 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18544 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [21], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18010 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18545 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [22], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18011 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18546 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [23], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18012 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18547 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [24], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18013 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18548 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [25], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18014 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18549 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [26], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18015 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18550 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [27], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18016 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18551 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [28], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18017 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18552 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [29], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18018 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18553 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [30], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18019 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18554 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [31], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18020 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18365 (A=\cpu.pcpi_div.divisor [1], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18021 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18366 (A=\cpu.pcpi_div.divisor [2], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18022 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18367 (A=\cpu.pcpi_div.divisor [3], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18023 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18368 (A=\cpu.pcpi_div.divisor [4], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18024 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18369 (A=\cpu.pcpi_div.divisor [5], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18025 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18370 (A=\cpu.pcpi_div.divisor [6], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18026 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18371 (A=\cpu.pcpi_div.divisor [7], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18027 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18523 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [0], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$17989 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18372 (A=\cpu.pcpi_div.divisor [8], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18028 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18374 (A=\cpu.pcpi_div.divisor [10], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18030 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18375 (A=\cpu.pcpi_div.divisor [11], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18031 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18376 (A=\cpu.pcpi_div.divisor [12], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18032 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18377 (A=\cpu.pcpi_div.divisor [13], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18033 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18378 (A=\cpu.pcpi_div.divisor [14], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18034 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18379 (A=\cpu.pcpi_div.divisor [15], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18035 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18380 (A=\cpu.pcpi_div.divisor [16], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18036 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18381 (A=\cpu.pcpi_div.divisor [17], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18037 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18382 (A=\cpu.pcpi_div.divisor [18], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18038 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18383 (A=\cpu.pcpi_div.divisor [19], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18039 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18384 (A=\cpu.pcpi_div.divisor [20], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18040 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18385 (A=\cpu.pcpi_div.divisor [21], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18041 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18386 (A=\cpu.pcpi_div.divisor [22], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18042 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18387 (A=\cpu.pcpi_div.divisor [23], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18043 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18388 (A=\cpu.pcpi_div.divisor [24], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18044 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18389 (A=\cpu.pcpi_div.divisor [25], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18045 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18390 (A=\cpu.pcpi_div.divisor [26], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18046 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18391 (A=\cpu.pcpi_div.divisor [27], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18047 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18392 (A=\cpu.pcpi_div.divisor [28], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18048 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18393 (A=\cpu.pcpi_div.divisor [29], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18049 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18394 (A=\cpu.pcpi_div.divisor [30], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18050 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18395 (A=\cpu.pcpi_div.divisor [31], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18051 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18427 (A=1'0, B=$techmap\cpu.pcpi_div.$shl$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2407$841_Y [62], S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18083 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18373 (A=\cpu.pcpi_div.divisor [9], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18029 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19981 (A=$auto$simplemap.cc:309:simplemap_lut$31436 [2], B=1'1, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19186 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19502 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$10405, S=$techmap\cpu.pcpi_mul.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2159$734_Y) into $auto$simplemap.cc:420:simplemap_dff$19192 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$18720 (A=1'0, B=$techmap\cpu.pcpi_div.$procmux$5660_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$18148 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$19982 (A=$auto$wreduce.cc:455:run$6235 [2], B=1'1, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19187 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19983 (A=$auto$wreduce.cc:455:run$6235 [3], B=1'1, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19188 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19984 (A=$auto$wreduce.cc:455:run$6235 [4], B=1'1, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19189 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19495 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$18172, S=$techmap\cpu.pcpi_mul.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2159$734_Y) into $auto$simplemap.cc:420:simplemap_dff$19193 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$19489 (A=1'0, B=$techmap\cpu.pcpi_mul.$procmux$5827_Y, S=$techmap\cpu.pcpi_mul.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2159$734_Y) into $auto$simplemap.cc:420:simplemap_dff$19194 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$19496 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$17487, S=$techmap\cpu.pcpi_mul.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2159$734_Y) into $auto$simplemap.cc:420:simplemap_dff$19196 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$19989 (A=1'0, B=$techmap\cpu.pcpi_mul.$procmux$5760_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$19198 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$19980 (A=$auto$wreduce.cc:455:run$6235 [0], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19185 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19986 (A=$auto$wreduce.cc:455:run$6235 [6], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19191 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19958 (A=\cpu.pcpi_mul.next_rdt [3], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19204 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19987 (A=1'1, B=$techmap\cpu.pcpi_mul.$procmux$5768_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$19199 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$19960 (A=\cpu.pcpi_mul.next_rdt [11], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19212 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19961 (A=\cpu.pcpi_mul.next_rdt [15], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19216 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19962 (A=\cpu.pcpi_mul.next_rdt [19], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19220 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19963 (A=\cpu.pcpi_mul.next_rdt [23], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19224 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19964 (A=\cpu.pcpi_mul.next_rdt [27], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19228 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19965 (A=\cpu.pcpi_mul.next_rdt [31], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19232 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19966 (A=\cpu.pcpi_mul.next_rdt [35], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19236 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19967 (A=\cpu.pcpi_mul.next_rdt [39], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19240 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19968 (A=\cpu.pcpi_mul.next_rdt [43], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19244 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19969 (A=\cpu.pcpi_mul.next_rdt [47], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19248 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19970 (A=\cpu.pcpi_mul.next_rdt [51], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19252 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19971 (A=\cpu.pcpi_mul.next_rdt [55], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19256 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19972 (A=\cpu.pcpi_mul.next_rdt [59], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19260 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19830 (A=\cpu.pcpi_mul.next_rd [0], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19264 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19831 (A=\cpu.pcpi_mul.next_rd [1], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19265 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19832 (A=\cpu.pcpi_mul.next_rd [2], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19266 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19833 (A=\cpu.pcpi_mul.next_rd [3], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19267 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19834 (A=\cpu.pcpi_mul.next_rd [4], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19268 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19835 (A=\cpu.pcpi_mul.next_rd [5], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19269 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19836 (A=\cpu.pcpi_mul.next_rd [6], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19270 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19959 (A=\cpu.pcpi_mul.next_rdt [7], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19208 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19837 (A=\cpu.pcpi_mul.next_rd [7], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19271 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19839 (A=\cpu.pcpi_mul.next_rd [9], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19273 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19840 (A=\cpu.pcpi_mul.next_rd [10], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19274 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19841 (A=\cpu.pcpi_mul.next_rd [11], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19275 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19842 (A=\cpu.pcpi_mul.next_rd [12], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19276 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19843 (A=\cpu.pcpi_mul.next_rd [13], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19277 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19844 (A=\cpu.pcpi_mul.next_rd [14], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19278 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19845 (A=\cpu.pcpi_mul.next_rd [15], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19279 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19846 (A=\cpu.pcpi_mul.next_rd [16], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19280 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19847 (A=\cpu.pcpi_mul.next_rd [17], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19281 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19848 (A=\cpu.pcpi_mul.next_rd [18], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19282 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19849 (A=\cpu.pcpi_mul.next_rd [19], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19283 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19850 (A=\cpu.pcpi_mul.next_rd [20], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19284 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19851 (A=\cpu.pcpi_mul.next_rd [21], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19285 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19852 (A=\cpu.pcpi_mul.next_rd [22], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19286 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19853 (A=\cpu.pcpi_mul.next_rd [23], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19287 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19854 (A=\cpu.pcpi_mul.next_rd [24], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19288 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19855 (A=\cpu.pcpi_mul.next_rd [25], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19289 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19856 (A=\cpu.pcpi_mul.next_rd [26], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19290 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19857 (A=\cpu.pcpi_mul.next_rd [27], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19291 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19858 (A=\cpu.pcpi_mul.next_rd [28], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19292 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19859 (A=\cpu.pcpi_mul.next_rd [29], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19293 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19860 (A=\cpu.pcpi_mul.next_rd [30], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19294 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19861 (A=\cpu.pcpi_mul.next_rd [31], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19295 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19862 (A=\cpu.pcpi_mul.next_rd [32], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19296 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19863 (A=\cpu.pcpi_mul.next_rd [33], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19297 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19864 (A=\cpu.pcpi_mul.next_rd [34], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19298 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19865 (A=\cpu.pcpi_mul.next_rd [35], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19299 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19866 (A=\cpu.pcpi_mul.next_rd [36], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19300 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19867 (A=\cpu.pcpi_mul.next_rd [37], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19301 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19868 (A=\cpu.pcpi_mul.next_rd [38], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19302 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19869 (A=\cpu.pcpi_mul.next_rd [39], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19303 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19870 (A=\cpu.pcpi_mul.next_rd [40], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19304 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19871 (A=\cpu.pcpi_mul.next_rd [41], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19305 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19872 (A=\cpu.pcpi_mul.next_rd [42], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19306 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19873 (A=\cpu.pcpi_mul.next_rd [43], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19307 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19874 (A=\cpu.pcpi_mul.next_rd [44], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19308 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19875 (A=\cpu.pcpi_mul.next_rd [45], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19309 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19876 (A=\cpu.pcpi_mul.next_rd [46], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19310 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19877 (A=\cpu.pcpi_mul.next_rd [47], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19311 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19878 (A=\cpu.pcpi_mul.next_rd [48], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19312 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19879 (A=\cpu.pcpi_mul.next_rd [49], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19313 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19880 (A=\cpu.pcpi_mul.next_rd [50], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19314 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19881 (A=\cpu.pcpi_mul.next_rd [51], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19315 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19882 (A=\cpu.pcpi_mul.next_rd [52], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19316 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19883 (A=\cpu.pcpi_mul.next_rd [53], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19317 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19884 (A=\cpu.pcpi_mul.next_rd [54], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19318 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19885 (A=\cpu.pcpi_mul.next_rd [55], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19319 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19886 (A=\cpu.pcpi_mul.next_rd [56], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19320 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19887 (A=\cpu.pcpi_mul.next_rd [57], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19321 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19888 (A=\cpu.pcpi_mul.next_rd [58], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19322 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19889 (A=\cpu.pcpi_mul.next_rd [59], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19323 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19890 (A=\cpu.pcpi_mul.next_rd [60], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19324 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19891 (A=\cpu.pcpi_mul.next_rd [61], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19325 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19892 (A=\cpu.pcpi_mul.next_rd [62], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19326 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19893 (A=\cpu.pcpi_mul.next_rd [63], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19327 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19701 (A=1'0, B=\cpu.reg_op2 [0], S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19328 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19838 (A=\cpu.pcpi_mul.next_rd [8], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19272 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19635 (A=1'0, B=$auto$wreduce.cc:455:run$6233 [63], S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19455 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21660 (A=1'0, B=\serial0.uart.recv_pattern [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$20377 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21659 (A=1'0, B=\serial0.uart.recv_pattern [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$20376 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21661 (A=1'0, B=\serial0.uart.recv_pattern [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$20378 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21662 (A=1'0, B=\serial0.uart.recv_pattern [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$20379 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21663 (A=1'0, B=\serial0.uart.recv_pattern [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$20380 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21664 (A=1'0, B=\serial0.uart.recv_pattern [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$20381 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21665 (A=1'0, B=\serial0.uart.recv_pattern [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$20382 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20527 (A=1'0, B=\cpu.mem_wdata [9], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$20391 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20510 (A=1'1, B=\cpu.mem_wdata [31], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$20383 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20539 (A=1'0, B=\cpu.mem_wdata [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$20385 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20540 (A=1'0, B=\cpu.mem_wdata [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$20386 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20538 (A=1'0, B=\cpu.mem_wdata [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$20384 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20536 (A=1'0, B=\cpu.mem_wdata [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$20388 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20534 (A=1'0, B=\cpu.mem_wdata [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$20389 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21658 (A=1'0, B=\serial0.uart.recv_pattern [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$20375 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20541 (A=1'0, B=\cpu.mem_wdata [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$20387 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20528 (A=1'0, B=\cpu.mem_wdata [10], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$20392 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20529 (A=1'0, B=\cpu.mem_wdata [11], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$20393 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20518 (A=1'0, B=\cpu.mem_wdata [16], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$20394 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20519 (A=1'0, B=\cpu.mem_wdata [17], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$20395 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20520 (A=1'0, B=\cpu.mem_wdata [18], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$20396 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22023 (A=$techmap\rom.rom.xfer.$2\flash_io3_do[0:0], B=1'0, S=$auto$simplemap.cc:168:logic_reduce$22368) into $auto$simplemap.cc:420:simplemap_dff$20402 (SB_DFFN).
  Merging $auto$simplemap.cc:277:simplemap_mux$20516 (A=1'0, B=\cpu.mem_wdata [20], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$20398 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20514 (A=1'0, B=\cpu.mem_wdata [21], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$20399 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20512 (A=1'0, B=\cpu.mem_wdata [22], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$20400 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20526 (A=1'0, B=\cpu.mem_wdata [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$20390 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22021 (A=$techmap\rom.rom.xfer.$2\flash_io2_do[0:0], B=1'0, S=$auto$simplemap.cc:168:logic_reduce$22368) into $auto$simplemap.cc:420:simplemap_dff$20403 (SB_DFFN).
  Merging $auto$simplemap.cc:277:simplemap_mux$22020 (A=$techmap$techmap\rom.rom.xfer.$procmux$5276.$ternary$/usr/bin/../share/yosys/techmap.v:445$11706_Y, B=1'0, S=$auto$simplemap.cc:168:logic_reduce$22368) into $auto$simplemap.cc:420:simplemap_dff$20404 (SB_DFFN).
  Merging $auto$simplemap.cc:277:simplemap_mux$22018 (A=$techmap$techmap\rom.rom.xfer.$procmux$5224.$ternary$/usr/bin/../share/yosys/techmap.v:445$11706_Y, B=1'0, S=$auto$simplemap.cc:168:logic_reduce$22368) into $auto$simplemap.cc:420:simplemap_dff$20405 (SB_DFFN).
  Merging $auto$simplemap.cc:277:simplemap_mux$20947 (A=$techmap\rom.rom.$procmux$5374_Y, B=1'0, S=\rom.rom.jump) into $auto$simplemap.cc:420:simplemap_dff$20406 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20944 (A=\rom.rom.rd_inc, B=1'0, S=\rom.rom.valid) into $auto$simplemap.cc:420:simplemap_dff$20407 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20940 (A=$techmap\rom.rom.$procmux$5390_Y, B=1'0, S=$techmap\rom.rom.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:287$946_Y) into $auto$simplemap.cc:420:simplemap_dff$20408 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20546 (A=1'1, B=$techmap\rom.rom.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:176$924_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$20401 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20521 (A=1'1, B=\cpu.mem_wdata [19], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$20397 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20697 (A=$techmap$techmap\rom.rom.$procmux$5522.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$20713_Y, B=1'0, S=$techmap\rom.rom.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:287$946_Y) into $auto$simplemap.cc:420:simplemap_dff$20473 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20950 (A=$techmap\rom.rom.$procmux$5359_Y, B=1'0, S=$techmap\rom.rom.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:287$946_Y) into $auto$simplemap.cc:420:simplemap_dff$20466 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20728 (A=$techmap\rom.rom.$procmux$5474_Y, B=1'0, S=$techmap\rom.rom.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:287$946_Y) into $auto$simplemap.cc:420:simplemap_dff$20467 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20723 (A=$techmap\rom.rom.$procmux$5493_Y, B=1'0, S=$techmap\rom.rom.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:287$946_Y) into $auto$simplemap.cc:420:simplemap_dff$20468 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20718 (A=$techmap\rom.rom.$procmux$5512_Y, B=1'0, S=$techmap\rom.rom.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:287$946_Y) into $auto$simplemap.cc:420:simplemap_dff$20469 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20695 (A=$techmap$techmap\rom.rom.$procmux$5522.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$20711_Y, B=1'0, S=$techmap\rom.rom.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:287$946_Y) into $auto$simplemap.cc:420:simplemap_dff$20471 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20809 (A=$techmap$techmap\rom.rom.$procmux$5404.$ternary$/usr/bin/../share/yosys/techmap.v:445$11719_Y, B=1'0, S=$techmap\rom.rom.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:287$946_Y) into $auto$simplemap.cc:420:simplemap_dff$20465 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20696 (A=$techmap$techmap\rom.rom.$procmux$5522.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$20712_Y, B=1'0, S=$techmap\rom.rom.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:287$946_Y) into $auto$simplemap.cc:420:simplemap_dff$20472 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20694 (A=$techmap$techmap\rom.rom.$procmux$5522.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$20710_Y, B=1'0, S=$techmap\rom.rom.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:287$946_Y) into $auto$simplemap.cc:420:simplemap_dff$20470 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20547 (A=$techmap\rom.rom.$procmux$5591_Y [0], B=1'0, S=$techmap\rom.rom.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:287$946_Y) into $auto$simplemap.cc:420:simplemap_dff$20506 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20548 (A=$techmap\rom.rom.$procmux$5591_Y [1], B=1'0, S=$techmap\rom.rom.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:287$946_Y) into $auto$simplemap.cc:420:simplemap_dff$20507 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20549 (A=$techmap\rom.rom.$procmux$5591_Y [2], B=1'0, S=$techmap\rom.rom.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:287$946_Y) into $auto$simplemap.cc:420:simplemap_dff$20508 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21453 (A=1'0, B=\cpu.mem_wdata [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21329 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21455 (A=1'0, B=\cpu.mem_wdata [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21331 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22292 (A=1'1, B=$auto$wreduce.cc:455:run$6263 [0], S=\rom.rom.xfer_resetn) into $auto$simplemap.cc:420:simplemap_dff$21323 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21449 (A=1'0, B=\cpu.mem_wdata [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21325 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21450 (A=1'0, B=\cpu.mem_wdata [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21326 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21451 (A=1'0, B=\cpu.mem_wdata [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21327 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20550 (A=$techmap\rom.rom.$procmux$5591_Y [3], B=1'0, S=$techmap\rom.rom.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:287$946_Y) into $auto$simplemap.cc:420:simplemap_dff$20509 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21452 (A=1'0, B=\cpu.mem_wdata [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21328 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21454 (A=1'0, B=\cpu.mem_wdata [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21330 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21464 (A=1'0, B=\cpu.mem_wdata [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21332 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21465 (A=1'0, B=\cpu.mem_wdata [9], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21333 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21466 (A=1'0, B=\cpu.mem_wdata [10], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21334 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21467 (A=1'0, B=\cpu.mem_wdata [11], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21335 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21468 (A=1'0, B=\cpu.mem_wdata [12], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21336 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21469 (A=1'0, B=\cpu.mem_wdata [13], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21337 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21470 (A=1'0, B=\cpu.mem_wdata [14], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21338 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21471 (A=1'0, B=\cpu.mem_wdata [15], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21339 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21480 (A=1'0, B=\cpu.mem_wdata [16], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21340 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21481 (A=1'0, B=\cpu.mem_wdata [17], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21341 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21482 (A=1'0, B=\cpu.mem_wdata [18], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21342 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21483 (A=1'0, B=\cpu.mem_wdata [19], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21343 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21484 (A=1'0, B=\cpu.mem_wdata [20], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21344 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21485 (A=1'0, B=\cpu.mem_wdata [21], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21345 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21486 (A=1'0, B=\cpu.mem_wdata [22], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21346 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21487 (A=1'0, B=\cpu.mem_wdata [23], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21347 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21496 (A=1'0, B=\cpu.mem_wdata [24], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21348 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21497 (A=1'0, B=\cpu.mem_wdata [25], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21349 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21498 (A=1'0, B=\cpu.mem_wdata [26], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21350 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21499 (A=1'0, B=\cpu.mem_wdata [27], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21351 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21500 (A=1'0, B=\cpu.mem_wdata [28], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21352 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21501 (A=1'0, B=\cpu.mem_wdata [29], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21353 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21502 (A=1'0, B=\cpu.mem_wdata [30], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21354 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21503 (A=1'0, B=\cpu.mem_wdata [31], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21355 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21635 (A=1'0, B=\pin2_iobuf.in, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21364 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21682 (A=1'0, B=$techmap\serial0.uart.$procmux$4914_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21356 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21629 (A=1'0, B=\serial0.uart.recv_pattern [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21358 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21630 (A=1'0, B=\serial0.uart.recv_pattern [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21359 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21631 (A=1'0, B=\serial0.uart.recv_pattern [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21360 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21632 (A=1'0, B=\serial0.uart.recv_pattern [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21361 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21633 (A=1'0, B=\serial0.uart.recv_pattern [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21362 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21448 (A=1'1, B=\cpu.mem_wdata [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21324 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21634 (A=1'0, B=\serial0.uart.recv_pattern [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21363 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21532 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4940.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21365 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21533 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4940.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21366 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21534 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4940.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21367 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21535 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4940.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21368 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21536 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4940.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21369 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21537 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4940.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21370 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21538 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4940.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21371 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21628 (A=1'0, B=\serial0.uart.recv_pattern [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21357 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21539 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4940.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21372 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21541 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4940.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [9], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21374 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21542 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4940.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [10], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21375 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21543 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4940.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [11], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21376 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21544 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4940.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [12], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21377 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21545 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4940.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [13], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21378 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21546 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4940.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [14], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21379 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21547 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4940.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [15], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21380 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21548 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4940.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [16], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21381 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21549 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4940.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [17], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21382 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21550 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4940.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [18], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21383 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21551 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4940.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [19], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21384 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21552 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4940.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [20], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21385 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21553 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4940.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [21], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21386 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21554 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4940.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [22], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21387 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21555 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4940.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [23], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21388 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21556 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4940.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [24], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21389 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21557 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4940.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [25], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21390 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21558 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4940.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [26], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21391 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21559 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4940.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [27], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21392 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21560 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4940.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [28], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21393 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21561 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4940.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [29], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21394 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21562 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4940.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [30], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21395 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21563 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4940.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [31], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21396 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21512 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4954.$ternary$/usr/bin/../share/yosys/techmap.v:445$11540_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21397 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21513 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4954.$ternary$/usr/bin/../share/yosys/techmap.v:445$11540_Y [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21398 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21514 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4954.$ternary$/usr/bin/../share/yosys/techmap.v:445$11540_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21399 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21749 (A=1'0, B=$techmap\serial0.uart.$procmux$4874_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21405 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21743 (A=1'1, B=$techmap\serial0.uart.$procmux$4882_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21401 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21515 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4954.$ternary$/usr/bin/../share/yosys/techmap.v:445$11540_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21400 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21747 (A=1'0, B=$techmap\serial0.uart.$procmux$4874_Y [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21403 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21540 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4940.$ternary$/usr/bin/../share/yosys/techmap.v:445$13641_Y [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21373 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21748 (A=1'0, B=$techmap\serial0.uart.$procmux$4874_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21404 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21750 (A=1'0, B=$techmap\serial0.uart.$procmux$4874_Y [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21406 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21751 (A=1'0, B=$techmap\serial0.uart.$procmux$4874_Y [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21407 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21752 (A=1'0, B=$techmap\serial0.uart.$procmux$4874_Y [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21408 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21753 (A=1'0, B=$techmap\serial0.uart.$procmux$4874_Y [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21409 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21754 (A=1'0, B=$techmap\serial0.uart.$procmux$4874_Y [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21410 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21755 (A=1'0, B=$techmap\serial0.uart.$procmux$4874_Y [9], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21411 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21756 (A=1'0, B=$techmap\serial0.uart.$procmux$4874_Y [10], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21412 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21757 (A=1'0, B=$techmap\serial0.uart.$procmux$4874_Y [11], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21413 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21758 (A=1'0, B=$techmap\serial0.uart.$procmux$4874_Y [12], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21414 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21759 (A=1'0, B=$techmap\serial0.uart.$procmux$4874_Y [13], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21415 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21760 (A=1'0, B=$techmap\serial0.uart.$procmux$4874_Y [14], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21416 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21761 (A=1'0, B=$techmap\serial0.uart.$procmux$4874_Y [15], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21417 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21762 (A=1'0, B=$techmap\serial0.uart.$procmux$4874_Y [16], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21418 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21763 (A=1'0, B=$techmap\serial0.uart.$procmux$4874_Y [17], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21419 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21764 (A=1'0, B=$techmap\serial0.uart.$procmux$4874_Y [18], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21420 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21765 (A=1'0, B=$techmap\serial0.uart.$procmux$4874_Y [19], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21421 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21766 (A=1'0, B=$techmap\serial0.uart.$procmux$4874_Y [20], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21422 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21767 (A=1'0, B=$techmap\serial0.uart.$procmux$4874_Y [21], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21423 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21768 (A=1'0, B=$techmap\serial0.uart.$procmux$4874_Y [22], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21424 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21769 (A=1'0, B=$techmap\serial0.uart.$procmux$4874_Y [23], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21425 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21770 (A=1'0, B=$techmap\serial0.uart.$procmux$4874_Y [24], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21426 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21771 (A=1'0, B=$techmap\serial0.uart.$procmux$4874_Y [25], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21427 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21772 (A=1'0, B=$techmap\serial0.uart.$procmux$4874_Y [26], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21428 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21773 (A=1'0, B=$techmap\serial0.uart.$procmux$4874_Y [27], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21429 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21774 (A=1'0, B=$techmap\serial0.uart.$procmux$4874_Y [28], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21430 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21775 (A=1'0, B=$techmap\serial0.uart.$procmux$4874_Y [29], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21431 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21776 (A=1'0, B=$techmap\serial0.uart.$procmux$4874_Y [30], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21432 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21777 (A=1'0, B=$techmap\serial0.uart.$procmux$4874_Y [31], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21433 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21727 (A=1'0, B=$techmap\serial0.uart.$procmux$4893_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21434 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21728 (A=1'0, B=$techmap\serial0.uart.$procmux$4893_Y [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21435 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21729 (A=1'0, B=$techmap\serial0.uart.$procmux$4893_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21436 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21691 (A=1'1, B=$techmap\serial0.uart.$procmux$4904_Y [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21442 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21730 (A=1'0, B=$techmap\serial0.uart.$procmux$4893_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21437 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21688 (A=1'1, B=$techmap\serial0.uart.$procmux$4904_Y [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21439 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21689 (A=1'1, B=$techmap\serial0.uart.$procmux$4904_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21440 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21746 (A=1'0, B=$techmap\serial0.uart.$procmux$4874_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21402 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21690 (A=1'1, B=$techmap\serial0.uart.$procmux$4904_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21441 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21692 (A=1'1, B=$techmap\serial0.uart.$procmux$4904_Y [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21443 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21693 (A=1'1, B=$techmap\serial0.uart.$procmux$4904_Y [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21444 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21694 (A=1'1, B=$techmap\serial0.uart.$procmux$4904_Y [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21445 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21695 (A=1'1, B=$techmap\serial0.uart.$procmux$4904_Y [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21446 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22199 (A=1'0, B=\rom.rom.din_tag [0], S=\rom.rom.xfer_resetn) into $auto$simplemap.cc:420:simplemap_dff$22007 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22200 (A=1'0, B=\rom.rom.din_tag [1], S=\rom.rom.xfer_resetn) into $auto$simplemap.cc:420:simplemap_dff$22008 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22201 (A=1'0, B=\rom.rom.din_tag [2], S=\rom.rom.xfer_resetn) into $auto$simplemap.cc:420:simplemap_dff$22009 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22202 (A=1'0, B=\rom.rom.din_tag [3], S=\rom.rom.xfer_resetn) into $auto$simplemap.cc:420:simplemap_dff$22010 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22265 (A=1'0, B=$techmap\rom.rom.xfer.$procmux$5004_Y [2], S=\rom.rom.xfer_resetn) into $auto$simplemap.cc:420:simplemap_dff$21989 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22291 (A=1'1, B=\rom.rom.xfer.next_fetch, S=\rom.rom.xfer_resetn) into $auto$simplemap.cc:420:simplemap_dff$21982 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22280 (A=1'0, B=$techmap\rom.rom.xfer.$procmux$4994_Y [1], S=\rom.rom.xfer_resetn) into $auto$simplemap.cc:420:simplemap_dff$21984 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22281 (A=1'0, B=$techmap\rom.rom.xfer.$procmux$4994_Y [2], S=\rom.rom.xfer_resetn) into $auto$simplemap.cc:420:simplemap_dff$21985 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22279 (A=1'0, B=$techmap\rom.rom.xfer.$procmux$4994_Y [0], S=\rom.rom.xfer_resetn) into $auto$simplemap.cc:420:simplemap_dff$21983 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22282 (A=1'0, B=$techmap\rom.rom.xfer.$procmux$4994_Y [3], S=\rom.rom.xfer_resetn) into $auto$simplemap.cc:420:simplemap_dff$21986 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22264 (A=1'0, B=$techmap\rom.rom.xfer.$procmux$5004_Y [1], S=\rom.rom.xfer_resetn) into $auto$simplemap.cc:420:simplemap_dff$21988 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22266 (A=1'0, B=$techmap\rom.rom.xfer.$procmux$5004_Y [3], S=\rom.rom.xfer_resetn) into $auto$simplemap.cc:420:simplemap_dff$21990 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22263 (A=1'0, B=$techmap\rom.rom.xfer.$procmux$5004_Y [0], S=\rom.rom.xfer_resetn) into $auto$simplemap.cc:420:simplemap_dff$21987 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10051 (A=$auto$memory_bram.cc:837:replace_cell$7147 [15], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$20349) into $auto$simplemap.cc:420:simplemap_dff$8373 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22187 (A=1'0, B=$techmap\rom.rom.xfer.$procmux$5062_Y, S=\rom.rom.xfer_resetn) into $auto$simplemap.cc:420:simplemap_dff$22015 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22197 (A=1'0, B=\rom.rom.din_rd, S=\rom.rom.xfer_resetn) into $auto$simplemap.cc:420:simplemap_dff$22011 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22195 (A=1'0, B=\rom.rom.din_qspi, S=\rom.rom.xfer_resetn) into $auto$simplemap.cc:420:simplemap_dff$22012 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22193 (A=1'0, B=\rom.rom.xfer.din_ddr, S=\rom.rom.xfer_resetn) into $auto$simplemap.cc:420:simplemap_dff$22013 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22191 (A=1'0, B=\rom.rom.xfer.din_dspi, S=\rom.rom.xfer_resetn) into $auto$simplemap.cc:420:simplemap_dff$22014 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14018 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6435.AA [11], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11121 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21687 (A=1'1, B=$techmap\serial0.uart.$procmux$4904_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21438 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15020 (A=1'0, B=\cpu.cpu_state [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11271 (SB_DFF).

21.39. Executing ICE40_OPT pass (performing simple optimizations).

21.39.1. Running ICE40 specific optimizations.

21.39.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.
<suppressed ~1062 debug messages>

21.39.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~17103 debug messages>
Removed a total of 5701 cells.

21.39.4. Executing OPT_RMDFF pass (remove dff with constant values).

21.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 765 unused cells and 14249 unused wires.
<suppressed ~766 debug messages>

21.39.6. Rerunning OPT passes. (Removed registers in this run.)

21.39.7. Running ICE40 specific optimizations.

21.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

21.39.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
Removed a total of 0 cells.

21.39.10. Executing OPT_RMDFF pass (remove dff with constant values).

21.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..

21.39.12. Finished OPT passes. (There is nothing left to do.)

21.40. Executing TECHMAP pass (map to technology primitives).

21.40.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

21.40.2. Continuing TECHMAP pass.
No more expansions possible.

21.41. Executing ABC pass (technology mapping using ABC).

21.41.1. Extracting gate netlist of module `\hardware' to `<abc-temp-dir>/input.blif'..
Extracted 9310 gates and 11483 wires to a netlist network with 2171 inputs and 1614 outputs.

21.41.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =    2689.
ABC: Participating nodes from both networks       =    5603.
ABC: Participating nodes from the first network   =    2701. (  68.68 % of nodes)
ABC: Participating nodes from the second network  =    2902. (  73.79 % of nodes)
ABC: Node pairs (any polarity)                    =    2698. (  68.60 % of names can be moved)
ABC: Node pairs (same polarity)                   =    2020. (  51.36 % of names can be moved)
ABC: Total runtime =     0.13 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

21.41.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     7864
ABC RESULTS:        internal signals:     7698
ABC RESULTS:           input signals:     2171
ABC RESULTS:          output signals:     1614
Removing temp directory.
Removed 0 unused cells and 5274 unused wires.

21.42. Executing TECHMAP pass (map to technology primitives).

21.42.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

21.42.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000110011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001100110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100100010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001111111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000000010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100011101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101010101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110001010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110110011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111111110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101111100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110111000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010111001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010111111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101000110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101011111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111110001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001101011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011011101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011001100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110001111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000011101111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110100010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010111001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101110000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000000111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101011100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111110100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110110000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101110001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010111011111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011011111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111011100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011110011010100 for cells of type $lut.
No more expansions possible.
<suppressed ~6451 debug messages>
Removed 0 unused cells and 7864 unused wires.

21.43. Executing HIERARCHY pass (managing design hierarchy).

21.43.1. Analyzing design hierarchy..
Top module:  \hardware

21.43.2. Analyzing design hierarchy..
Top module:  \hardware
Removed 0 unused modules.

21.44. Printing statistics.

=== hardware ===

   Number of wires:               4831
   Number of wire bits:           9487
   Number of public wires:         434
   Number of public wire bits:    3732
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7182
     SB_CARRY                      893
     SB_DFF                        161
     SB_DFFE                       625
     SB_DFFESR                     511
     SB_DFFESS                      61
     SB_DFFNSR                       4
     SB_DFFSR                      214
     SB_DFFSS                        6
     SB_IO                           6
     SB_LUT4                      4681
     SB_RAM40_4K                    20

21.45. Executing CHECK pass (checking for obvious problems).
checking module hardware..
found and reported 0 problems.

21.46. Executing JSON backend.

Warnings: 8 unique messages, 8 total
End of script. Logfile hash: c35dc4b40b
CPU: user 15.06s system 0.02s, MEM: 107.73 MB total, 100.81 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 22% 28x opt_expr (3 sec), 22% 26x opt_clean (3 sec), 21% 22x opt_merge (3 sec), ...
