==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'DWT/test.c' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from DWT/test.c:1:
DWT/test.c:13:15: error: too many arguments to function call, expected 1, have 2
 DWT_color(a, A_buffer);
 ~~~~~~~~~    ^~~~~~~~
DWT/test.h:2:1: note: 'DWT_color' declared here
void DWT_color(int A[1][8][8]);
^
In file included from DWT/test.c:1:
DWT/test.c:24:8: error: array initializer must be an initializer list
 float row[8] = 0;
       ^
DWT/test.c:25:8: error: array initializer must be an initializer list
 float col[8] = 0;
       ^
DWT/test.c:55:11: error: redefinition of 'i'
 for (int i = 0; i < 8; i++)
          ^
DWT/test.c:30:11: note: previous definition is here
 for (int i = 0; i < 8; i++)
          ^
4 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'DWT/test.c' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from DWT/test.c:1:
DWT/test.c:24:8: error: array initializer must be an initializer list
 float row[8] = 0;
       ^
DWT/test.c:25:8: error: array initializer must be an initializer list
 float col[8] = 0;
       ^
DWT/test.c:55:11: error: redefinition of 'i'
 for (int i = 0; i < 8; i++)
          ^
DWT/test.c:30:11: note: previous definition is here
 for (int i = 0; i < 8; i++)
          ^
3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'DWT/test.c' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from DWT/test.c:1:
DWT/test.c:24:8: error: array initializer must be an initializer list
 float row[8] = 0;
       ^
DWT/test.c:25:8: error: array initializer must be an initializer list
 float col[8] = 0;
       ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'DWT/test.c' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from DWT/test.c:1:
DWT/test.c:26:6: error: array type 'float [8]' is not assignable
 row = 0;
 ~~~ ^
DWT/test.c:27:6: error: array type 'float [8]' is not assignable
 col = 0;
 ~~~ ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'DWT/test.c' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'x': D:\Vivado\Projects\DWT\test.c:9
ERROR: [HLS 214-124] use of undeclared identifier 'x': D:\Vivado\Projects\DWT\test.c:10
ERROR: [HLS 214-124] use of undeclared identifier 'x': D:\Vivado\Projects\DWT\test.c:11
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'DWT/test.c' ... 
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from DWT/DWT_Accel.c:1:
DWT/DWT_Accel.c:24:8: error: array initializer must be an initializer list
 float row[900] = 0;
       ^
DWT/DWT_Accel.c:25:8: error: array initializer must be an initializer list
 float col[900] = 0;
       ^
DWT/DWT_Accel.c:55:11: error: redefinition of 'i'
 for (int i = 0; i < 900; i++)
          ^
DWT/DWT_Accel.c:30:11: note: previous definition is here
 for (int i = 0; i < 900; i++)
          ^
DWT/DWT_Accel.c:84:8: error: array initializer must be an initializer list
 float row[900] = 0;
       ^
DWT/DWT_Accel.c:85:8: error: array initializer must be an initializer list
 float col[900] = 0;
       ^
DWT/DWT_Accel.c:115:11: error: redefinition of 'i'
 for (int i = 0; i < 900; i++)
          ^
DWT/DWT_Accel.c:90:11: note: previous definition is here
 for (int i = 0; i < 900; i++)
          ^
6 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'DWT/test.c' ... 
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 184.605 ; gain = 93.090
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 184.605 ; gain = 93.090
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 184.605 ; gain = 93.090
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 213.363 ; gain = 121.848
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'DWT_color' (DWT/test.c:52) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 272.102 ; gain = 180.586
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 287.398 ; gain = 195.883
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DWT_Accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.507 seconds; current allocated memory: 227.638 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 228.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 228.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 228.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'DWT_Accel_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'DWT_Accel_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitofp_32ns_32_6_1' to 'DWT_Accel_sitofp_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_color'.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 230.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DWT_Accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/b_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/b_address0' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/b_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/b_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/b_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/b_we0' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/b_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/b_d0' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/b_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/b_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/b_address1' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/b_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/b_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/b_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/b_we1' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/b_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/b_d1' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/b_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/c_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/c_address0' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/c_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/c_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/c_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/c_we0' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/c_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/c_d0' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/c_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/c_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/c_address1' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/c_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/c_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/c_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/c_we1' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/c_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/c_d1' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/c_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_Accel'.
INFO: [HLS 200-111]  Elapsed time: 0.934 seconds; current allocated memory: 230.587 MB.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_row_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_col_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 309.215 ; gain = 217.699
INFO: [VHDL 208-304] Generating VHDL RTL for DWT_Accel.
INFO: [VLOG 209-307] Generating Verilog RTL for DWT_Accel.
INFO: [HLS 200-112] Total elapsed time: 25.948 seconds; peak allocated memory: 230.587 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'DWT/test.c' ... 
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 184.750 ; gain = 93.238
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 184.750 ; gain = 93.238
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 184.750 ; gain = 93.238
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 212.758 ; gain = 121.246
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'DWT_color' (DWT/test.c:52) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 271.723 ; gain = 180.211
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 286.770 ; gain = 195.258
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DWT_Accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.77 seconds; current allocated memory: 227.653 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 228.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 228.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 228.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'DWT_Accel_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'DWT_Accel_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitofp_32ns_32_6_1' to 'DWT_Accel_sitofp_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_color'.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 230.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DWT_Accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/b_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/b_address0' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/b_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/b_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/b_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/b_we0' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/b_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/b_d0' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/b_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/b_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/b_address1' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/b_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/b_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/b_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/b_we1' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/b_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/b_d1' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/b_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/c_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/c_address0' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/c_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/c_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/c_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/c_we0' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/c_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/c_d0' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/c_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/c_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/c_address1' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/c_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/c_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/c_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/c_we1' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/c_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/c_d1' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/c_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_Accel'.
INFO: [HLS 200-111]  Elapsed time: 0.964 seconds; current allocated memory: 230.556 MB.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_row_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_col_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 309.105 ; gain = 217.594
INFO: [VHDL 208-304] Generating VHDL RTL for DWT_Accel.
INFO: [VLOG 209-307] Generating Verilog RTL for DWT_Accel.
INFO: [HLS 200-112] Total elapsed time: 16.116 seconds; peak allocated memory: 230.556 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'DWT/test.c' ... 
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 184.324 ; gain = 87.707
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 184.324 ; gain = 87.707
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 184.324 ; gain = 87.707
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 213.816 ; gain = 117.199
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'DWT_color' (DWT/test.c:52) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 272.746 ; gain = 176.129
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 287.801 ; gain = 191.184
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DWT_Accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.688 seconds; current allocated memory: 227.622 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 228.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 228.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 228.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'DWT_Accel_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'DWT_Accel_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitofp_32ns_32_6_1' to 'DWT_Accel_sitofp_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_color'.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 230.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DWT_Accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/b_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/b_address0' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/b_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/b_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/b_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/b_we0' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/b_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/b_d0' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/b_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/b_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/b_address1' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/b_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/b_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/b_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/b_we1' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/b_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/b_d1' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/b_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/c_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/c_address0' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/c_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/c_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/c_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/c_we0' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/c_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/c_d0' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/c_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/c_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/c_address1' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/c_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/c_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/c_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/c_we1' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/c_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'DWT_Accel/c_d1' to 0.
WARNING: [RTGEN 206-101] Port 'DWT_Accel/c_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_Accel'.
INFO: [HLS 200-111]  Elapsed time: 0.853 seconds; current allocated memory: 230.571 MB.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_row_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_col_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 309.805 ; gain = 213.188
INFO: [VHDL 208-304] Generating VHDL RTL for DWT_Accel.
INFO: [VLOG 209-307] Generating Verilog RTL for DWT_Accel.
INFO: [HLS 200-112] Total elapsed time: 16.162 seconds; peak allocated memory: 230.571 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'DWT/test.c' ... 
INFO: [HLS 200-10] Analyzing design file 'HLS/accelerator_hls/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from DWT/DWT_Accel.c:1:
DWT/DWT_Accel.c:17:9: warning: incompatible pointer types passing 'int [1][480][640]' to parameter of type 'int (*)[900][900]' [-Wincompatible-pointer-types]
 Filter(A_buffer, B_buffer, C_buffer);
        ^~~~~~~~
DWT/DWT_Accel.h:7:17: note: passing argument to parameter 'A' here
void Filter(int A[1][900][900],int B[1][900][900],int C[1][900][900]);
                ^
In file included from DWT/DWT_Accel.c:1:
DWT/DWT_Accel.c:17:19: warning: incompatible pointer types passing 'int [1][480][640]' to parameter of type 'int (*)[900][900]' [-Wincompatible-pointer-types]
 Filter(A_buffer, B_buffer, C_buffer);
                  ^~~~~~~~
DWT/DWT_Accel.h:7:36: note: passing argument to parameter 'B' here
void Filter(int A[1][900][900],int B[1][900][900],int C[1][900][900]);
                                   ^
In file included from DWT/DWT_Accel.c:1:
DWT/DWT_Accel.c:17:29: warning: incompatible pointer types passing 'int [1][480][640]' to parameter of type 'int (*)[900][900]' [-Wincompatible-pointer-types]
 Filter(A_buffer, B_buffer, C_buffer);
                            ^~~~~~~~
DWT/DWT_Accel.h:7:55: note: passing argument to parameter 'C' here
void Filter(int A[1][900][900],int B[1][900][900],int C[1][900][900]);
                                                      ^
In file included from DWT/DWT_Accel.c:1:
DWT/DWT_Accel.c:177:6: error: conflicting types for 'Filter'
void Filter(int A[1][480][640],int B[1][480][640],int C[1][480][640])
     ^
DWT/DWT_Accel.h:7:6: note: previous declaration is here
void Filter(int A[1][900][900],int B[1][900][900],int C[1][900][900]);
     ^
3 warnings and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'DWT/test.c' ... 
INFO: [HLS 200-10] Analyzing design file 'HLS/accelerator_hls/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'DWT/test.c' ... 
INFO: [HLS 200-10] Analyzing design file 'HLS/accelerator_hls/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'DWT/test.c' ... 
INFO: [HLS 200-10] Analyzing design file 'HLS/accelerator_hls/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.328 ; gain = 92.848
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.328 ; gain = 92.848
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 188.145 ; gain = 96.664
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
ERROR: [SYNCHK 200-71] DWT/DWT_Accel.c:14: function 'read_ir' has no function body.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.832 ; gain = 93.383
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.832 ; gain = 93.383
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 188.402 ; gain = 96.953
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 217.695 ; gain = 126.246
INFO: [XFORM 203-102] Partitioning array 'A_buffer' (DWT/DWT_Accel.c:6) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'B_buffer' (DWT/DWT_Accel.c:7) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'C_buffer' (DWT/DWT_Accel.c:8) in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'DWT_color' (DWT/DWT_Accel.c:74) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'DWT_IR' (DWT/DWT_Accel.c:144) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'Filter' (DWT/DWT_Accel.c:185) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'IDWT' (DWT/DWT_Accel.c:243) automatically.
ERROR: [XFORM 203-711] Variable 'A_buffer[0]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'A_buffer[0]' has write operations in process function 'read_color'.
WARNING: [XFORM 203-713] Variable 'A_buffer[0]' has read and write operations in process function 'DWT_color'.
WARNING: [XFORM 203-713] All the elements of global array 'A_buffer[0]' should be updated in process function 'read_color', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'A_buffer[0]' should be updated in process function 'DWT_color', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Array 'A_buffer[0]' failed dataflow checking: it cannot be connected to more than 2 processes.
WARNING: [XFORM 203-713] Variable 'A_buffer[0]' has write operations in process function 'read_color'.
WARNING: [XFORM 203-713] Variable 'A_buffer[0]' has read and write operations in process function 'DWT_color'.
WARNING: [XFORM 203-713] Variable 'A_buffer[0]' has read operations in process function 'Filter'.
ERROR: [XFORM 203-711] Variable 'B_buffer[0]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'B_buffer[0]' has write operations in process function 'read_IR'.
WARNING: [XFORM 203-713] Variable 'B_buffer[0]' has read and write operations in process function 'DWT_IR'.
WARNING: [XFORM 203-713] All the elements of global array 'B_buffer[0]' should be updated in process function 'read_IR', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'B_buffer[0]' should be updated in process function 'DWT_IR', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Array 'B_buffer[0]' failed dataflow checking: it cannot be connected to more than 2 processes.
WARNING: [XFORM 203-713] Variable 'B_buffer[0]' has write operations in process function 'read_IR'.
WARNING: [XFORM 203-713] Variable 'B_buffer[0]' has read and write operations in process function 'DWT_IR'.
WARNING: [XFORM 203-713] Variable 'B_buffer[0]' has read operations in process function 'Filter'.
ERROR: [XFORM 203-711] Variable 'C_buffer[0]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'C_buffer[0]' has write operations in process function 'Filter'.
WARNING: [XFORM 203-713] Variable 'C_buffer[0]' has read and write operations in process function 'IDWT'.
WARNING: [XFORM 203-713] All the elements of global array 'C_buffer[0]' should be updated in process function 'Filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'C_buffer[0]' should be updated in process function 'IDWT', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Array 'C_buffer[0]' failed dataflow checking: it cannot be connected to more than 2 processes.
WARNING: [XFORM 203-713] Variable 'C_buffer[0]' has write operations in process function 'Filter'.
WARNING: [XFORM 203-713] Variable 'C_buffer[0]' has read and write operations in process function 'IDWT'.
WARNING: [XFORM 203-713] Variable 'C_buffer[0]' has read operations in process function 'write_image'.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.848 ; gain = 93.375
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.848 ; gain = 93.375
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 189.262 ; gain = 97.789
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 217.898 ; gain = 126.426
INFO: [XFORM 203-102] Partitioning array 'A_buffer' (DWT/DWT_Accel.c:5) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'B_buffer' (DWT/DWT_Accel.c:6) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'C_buffer' (DWT/DWT_Accel.c:7) in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'DWT_color' (DWT/DWT_Accel.c:73) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'DWT_IR' (DWT/DWT_Accel.c:143) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'Filter' (DWT/DWT_Accel.c:184) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'IDWT' (DWT/DWT_Accel.c:242) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 278.422 ; gain = 186.949
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 640 on port 'c' (DWT/DWT_Accel.c:34:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 640 on port 'b' (DWT/DWT_Accel.c:29:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 640 on port 'a' (DWT/DWT_Accel.c:24:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 349.086 ; gain = 257.613
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DWT_Accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.811 seconds; current allocated memory: 291.585 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 291.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 291.835 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 291.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 292.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 293.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.545 seconds; current allocated memory: 294.015 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 294.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 295.604 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 296.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 297.120 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 297.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_image' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 298.045 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 298.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 298.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.733 seconds; current allocated memory: 298.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_color'.
INFO: [HLS 200-111]  Elapsed time: 0.447 seconds; current allocated memory: 299.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_IR'.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 299.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'DWT_Accel_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'DWT_Accel_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitofp_32ns_32_6_1' to 'DWT_Accel_sitofp_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_color'.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 301.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_IR'.
INFO: [HLS 200-111]  Elapsed time: 0.649 seconds; current allocated memory: 302.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadd_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadd_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'DWT_Accel_dmul_64fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitodp_32ns_64_6_1' to 'DWT_Accel_sitodp_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadd_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitodp_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter'.
INFO: [HLS 200-111]  Elapsed time: 0.748 seconds; current allocated memory: 305.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDWT'.
INFO: [HLS 200-111]  Elapsed time: 0.816 seconds; current allocated memory: 306.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_image' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_image'.
INFO: [HLS 200-111]  Elapsed time: 0.624 seconds; current allocated memory: 307.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DWT_Accel' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'a', 'b' and 'c' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_A_buffer_0' to 'DWT_Accel_A_buffehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_B_buffer_0' to 'DWT_Accel_B_buffeibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_C_buffer_0' to 'DWT_Accel_C_buffejbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_Accel'.
INFO: [HLS 200-111]  Elapsed time: 0.389 seconds; current allocated memory: 309.223 MB.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempc_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempc_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_Accel_A_buffehbi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 397.918 ; gain = 306.445
INFO: [VHDL 208-304] Generating VHDL RTL for DWT_Accel.
INFO: [VLOG 209-307] Generating Verilog RTL for DWT_Accel.
INFO: [HLS 200-112] Total elapsed time: 23.169 seconds; peak allocated memory: 309.223 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS/accelerator_hls/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from DWT/DWT_Accel.c:1:
DWT/DWT_Accel.c:3:6: error: conflicting types for 'DWT_Accel'
void DWT_Accel(int a[1][480][640], int b[1][480][640], int c[1][480][640])
     ^
DWT/DWT_Accel.h:1:6: note: previous declaration is here
void DWT_Accel(char a[1][480][640], char b[1][480][640], char c[1][480][640]);
     ^
In file included from DWT/DWT_Accel.c:1:
DWT/DWT_Accel.c:12:13: warning: incompatible pointer types passing 'int (*)[480][640]' to parameter of type 'char (*)[480][640]' [-Wincompatible-pointer-types]
 read_color(a, A_buffer);
            ^
DWT/DWT_Accel.h:2:22: note: passing argument to parameter 'a' here
void read_color(char a[1][480][640], char A_buffer[1][480][640]);
                     ^
In file included from DWT/DWT_Accel.c:1:
DWT/DWT_Accel.c:13:10: warning: incompatible pointer types passing 'int (*)[480][640]' to parameter of type 'char (*)[480][640]' [-Wincompatible-pointer-types]
 read_IR(b, B_buffer);
         ^
DWT/DWT_Accel.h:3:19: note: passing argument to parameter 'b' here
void read_IR(char b[1][480][640], char B_buffer[1][480][640]);
                  ^
In file included from DWT/DWT_Accel.c:1:
DWT/DWT_Accel.c:18:24: warning: incompatible pointer types passing 'int (*)[480][640]' to parameter of type 'char (*)[480][640]' [-Wincompatible-pointer-types]
 write_image(C_buffer, c);
                       ^
DWT/DWT_Accel.h:4:51: note: passing argument to parameter 'c' here
void write_image(char C_buffer[1][480][640], char c[1][480][640]);
                                                  ^
3 warnings and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS/accelerator_hls/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 185.270 ; gain = 93.793
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 185.270 ; gain = 93.793
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 188.285 ; gain = 96.809
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<signed char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, float>' into '__hls_fptosi_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<signed char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, double>' into '__hls_fptosi_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 216.699 ; gain = 125.223
INFO: [XFORM 203-102] Partitioning array 'A_buffer' (DWT/DWT_Accel.c:5) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'B_buffer' (DWT/DWT_Accel.c:6) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'C_buffer' (DWT/DWT_Accel.c:7) in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<signed char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, float>' into '__hls_fptosi_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i8' into 'DWT_color' (DWT/DWT_Accel.c:73) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i8' into 'DWT_IR' (DWT/DWT_Accel.c:143) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<signed char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, double>' into '__hls_fptosi_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i8' into 'Filter' (DWT/DWT_Accel.c:184) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i8' into 'IDWT' (DWT/DWT_Accel.c:242) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 278.859 ; gain = 187.383
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 640 on port 'c' (DWT/DWT_Accel.c:34:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 640 on port 'b' (DWT/DWT_Accel.c:29:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 640 on port 'a' (DWT/DWT_Accel.c:24:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 349.609 ; gain = 258.133
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DWT_Accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.914 seconds; current allocated memory: 291.871 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 292.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 292.120 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 292.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 292.925 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 293.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 294.329 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 295.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 295.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 296.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.432 seconds; current allocated memory: 297.518 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 298.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_image' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 298.428 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 298.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 298.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.731 seconds; current allocated memory: 299.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_color'.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 299.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_IR'.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 300.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'DWT_Accel_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'DWT_Accel_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitofp_32s_32_6_1' to 'DWT_Accel_sitofp_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_color'.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 301.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_IR'.
INFO: [HLS 200-111]  Elapsed time: 0.639 seconds; current allocated memory: 303.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadd_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadd_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'DWT_Accel_dmul_64fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitodp_32s_64_6_1' to 'DWT_Accel_sitodp_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadd_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitodp_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter'.
INFO: [HLS 200-111]  Elapsed time: 0.679 seconds; current allocated memory: 305.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDWT'.
INFO: [HLS 200-111]  Elapsed time: 0.674 seconds; current allocated memory: 307.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_image' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_image'.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 307.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DWT_Accel' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'a', 'b' and 'c' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_A_buffer_0' to 'DWT_Accel_A_buffehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_B_buffer_0' to 'DWT_Accel_B_buffeibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_C_buffer_0' to 'DWT_Accel_C_buffejbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_Accel'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 309.560 MB.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempc_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempc_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_Accel_A_buffehbi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:35 . Memory (MB): peak = 397.453 ; gain = 305.977
INFO: [VHDL 208-304] Generating VHDL RTL for DWT_Accel.
INFO: [VLOG 209-307] Generating Verilog RTL for DWT_Accel.
INFO: [HLS 200-112] Total elapsed time: 35.185 seconds; peak allocated memory: 309.560 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'HLS/accelerator_hls/accelerator.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 184.422 ; gain = 92.957
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 184.422 ; gain = 92.957
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 188.840 ; gain = 97.375
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<short, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, double>' into '__hls_fptosi_double_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 217.789 ; gain = 126.324
INFO: [XFORM 203-102] Partitioning array 'A_buffer' (DWT/DWT_Accel.c:5) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'B_buffer' (DWT/DWT_Accel.c:6) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'C_buffer' (DWT/DWT_Accel.c:7) in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'DWT_color' (DWT/DWT_Accel.c:73) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'DWT_IR' (DWT/DWT_Accel.c:143) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<short, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, double>' into '__hls_fptosi_double_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i16' into 'Filter' (DWT/DWT_Accel.c:184) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'IDWT' (DWT/DWT_Accel.c:242) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 278.867 ; gain = 187.402
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 640 on port 'c' (DWT/DWT_Accel.c:34:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 640 on port 'b' (DWT/DWT_Accel.c:29:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 640 on port 'a' (DWT/DWT_Accel.c:24:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 349.211 ; gain = 257.746
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DWT_Accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.367 seconds; current allocated memory: 292.170 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 292.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 292.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 292.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 293.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 293.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 294.658 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.555 seconds; current allocated memory: 295.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.933 seconds; current allocated memory: 296.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 297.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 297.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.646 seconds; current allocated memory: 298.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_image' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 298.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 298.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 298.966 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.776 seconds; current allocated memory: 299.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_color'.
INFO: [HLS 200-111]  Elapsed time: 1.465 seconds; current allocated memory: 300.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_IR'.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 300.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'DWT_Accel_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'DWT_Accel_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitofp_32s_32_6_1' to 'DWT_Accel_sitofp_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_color'.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 301.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_IR'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 303.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadd_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadd_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'DWT_Accel_dmul_64fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitodp_32s_64_6_1' to 'DWT_Accel_sitodp_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadd_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitodp_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 305.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDWT'.
INFO: [HLS 200-111]  Elapsed time: 1.765 seconds; current allocated memory: 307.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_image' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_image'.
INFO: [HLS 200-111]  Elapsed time: 0.681 seconds; current allocated memory: 308.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DWT_Accel' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'a', 'b' and 'c' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_A_buffer_0' to 'DWT_Accel_A_buffehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_B_buffer_0' to 'DWT_Accel_B_buffeibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_C_buffer_0' to 'DWT_Accel_C_buffejbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_Accel'.
INFO: [HLS 200-111]  Elapsed time: 0.466 seconds; current allocated memory: 309.851 MB.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempc_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempc_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_Accel_A_buffehbi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:57 . Memory (MB): peak = 397.629 ; gain = 306.164
INFO: [VHDL 208-304] Generating VHDL RTL for DWT_Accel.
INFO: [VLOG 209-307] Generating Verilog RTL for DWT_Accel.
INFO: [HLS 200-112] Total elapsed time: 57.412 seconds; peak allocated memory: 309.851 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'HLS/accelerator_hls/accelerator.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.195 ; gain = 88.008
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.195 ; gain = 88.008
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 188.844 ; gain = 92.656
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<signed char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, float>' into '__hls_fptosi_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<signed char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, double>' into '__hls_fptosi_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 217.105 ; gain = 120.918
INFO: [XFORM 203-102] Partitioning array 'A_buffer' (DWT/DWT_Accel.c:5) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'B_buffer' (DWT/DWT_Accel.c:6) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'C_buffer' (DWT/DWT_Accel.c:7) in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<signed char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, float>' into '__hls_fptosi_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i8' into 'DWT_color' (DWT/DWT_Accel.c:73) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i8' into 'DWT_IR' (DWT/DWT_Accel.c:143) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<signed char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, double>' into '__hls_fptosi_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i8' into 'Filter' (DWT/DWT_Accel.c:184) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i8' into 'IDWT' (DWT/DWT_Accel.c:242) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 279.133 ; gain = 182.945
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 640 on port 'c' (DWT/DWT_Accel.c:34:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 640 on port 'b' (DWT/DWT_Accel.c:29:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 640 on port 'a' (DWT/DWT_Accel.c:24:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 349.465 ; gain = 253.277
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DWT_Accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.476 seconds; current allocated memory: 292.137 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 292.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 292.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 292.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 293.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 293.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 294.626 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 295.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.462 seconds; current allocated memory: 296.216 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.608 seconds; current allocated memory: 297.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.444 seconds; current allocated memory: 297.799 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 298.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_image' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 298.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 298.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 298.931 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 299.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_color'.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 300.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_IR'.
INFO: [HLS 200-111]  Elapsed time: 1.212 seconds; current allocated memory: 300.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'DWT_Accel_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'DWT_Accel_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitofp_32s_32_6_1' to 'DWT_Accel_sitofp_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_color'.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 301.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_IR'.
INFO: [HLS 200-111]  Elapsed time: 0.673 seconds; current allocated memory: 303.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadd_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadd_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'DWT_Accel_dmul_64fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitodp_32s_64_6_1' to 'DWT_Accel_sitodp_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadd_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitodp_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter'.
INFO: [HLS 200-111]  Elapsed time: 0.713 seconds; current allocated memory: 305.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDWT'.
INFO: [HLS 200-111]  Elapsed time: 1.668 seconds; current allocated memory: 307.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_image' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_image'.
INFO: [HLS 200-111]  Elapsed time: 0.655 seconds; current allocated memory: 307.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DWT_Accel' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'a', 'b' and 'c' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_A_buffer_0' to 'DWT_Accel_A_buffehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_B_buffer_0' to 'DWT_Accel_B_buffeibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_C_buffer_0' to 'DWT_Accel_C_buffejbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_Accel'.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 309.779 MB.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempc_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempc_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_Accel_A_buffehbi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:37 . Memory (MB): peak = 397.461 ; gain = 301.273
INFO: [VHDL 208-304] Generating VHDL RTL for DWT_Accel.
INFO: [VLOG 209-307] Generating Verilog RTL for DWT_Accel.
INFO: [HLS 200-112] Total elapsed time: 36.669 seconds; peak allocated memory: 309.779 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'HLS/accelerator_hls/accelerator.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 184.957 ; gain = 93.449
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 184.957 ; gain = 93.449
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 188.602 ; gain = 97.094
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<signed char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, float>' into '__hls_fptosi_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<signed char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, double>' into '__hls_fptosi_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 216.645 ; gain = 125.137
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<signed char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, float>' into '__hls_fptosi_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i8' into 'DWT_color' (DWT/DWT_Accel.c:73) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i8' into 'DWT_IR' (DWT/DWT_Accel.c:143) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<signed char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, double>' into '__hls_fptosi_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i8' into 'Filter' (DWT/DWT_Accel.c:184) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i8' into 'IDWT' (DWT/DWT_Accel.c:242) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 279.535 ; gain = 188.027
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 320 on port 'C' (DWT/DWT_Accel.c:268:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 320 on port 'B' (DWT/DWT_Accel.c:143:8). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 320 on port 'A' (DWT/DWT_Accel.c:73:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 321.188 ; gain = 229.680
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DWT_Accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.392 seconds; current allocated memory: 264.539 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 265.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 266.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 267.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 268.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 269.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 270.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 271.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 271.378 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 271.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'DWT_Accel_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'DWT_Accel_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitofp_32s_32_6_1' to 'DWT_Accel_sitofp_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_color'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 273.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_IR'.
INFO: [HLS 200-111]  Elapsed time: 0.781 seconds; current allocated memory: 275.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadd_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadd_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'DWT_Accel_dmul_64fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitodp_32s_64_6_1' to 'DWT_Accel_sitodp_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadd_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitodp_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter'.
INFO: [HLS 200-111]  Elapsed time: 0.831 seconds; current allocated memory: 279.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDWT'.
INFO: [HLS 200-111]  Elapsed time: 0.878 seconds; current allocated memory: 281.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DWT_Accel' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'a', 'b' to AXI-Lite port CTL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_Accel'.
INFO: [HLS 200-111]  Elapsed time: 0.819 seconds; current allocated memory: 283.218 MB.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempc_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempc_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 371.469 ; gain = 279.961
INFO: [VHDL 208-304] Generating VHDL RTL for DWT_Accel.
INFO: [VLOG 209-307] Generating Verilog RTL for DWT_Accel.
INFO: [HLS 200-112] Total elapsed time: 26.449 seconds; peak allocated memory: 283.218 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'HLS/accelerator_hls/accelerator.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 184.473 ; gain = 93.055
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 184.473 ; gain = 93.055
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 188.770 ; gain = 97.352
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<signed char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, float>' into '__hls_fptosi_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<signed char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, double>' into '__hls_fptosi_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 216.410 ; gain = 124.992
INFO: [XFORM 203-102] Partitioning array 'C_buffer' (DWT/DWT_Accel.c:7) in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<signed char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, float>' into '__hls_fptosi_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i8' into 'DWT_color' (DWT/DWT_Accel.c:73) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i8' into 'DWT_IR' (DWT/DWT_Accel.c:143) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<signed char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, double>' into '__hls_fptosi_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i8' into 'Filter' (DWT/DWT_Accel.c:184) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i8' into 'IDWT' (DWT/DWT_Accel.c:242) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 280.023 ; gain = 188.605
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 640 on port 'c' (DWT/DWT_Accel.c:34:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 320 on port 'B' (DWT/DWT_Accel.c:143:8). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 320 on port 'A' (DWT/DWT_Accel.c:73:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 330.762 ; gain = 239.344
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DWT_Accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.837 seconds; current allocated memory: 274.088 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 274.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 275.737 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 276.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 277.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 278.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 279.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 280.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_image' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 280.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 280.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 280.736 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.522 seconds; current allocated memory: 281.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'DWT_Accel_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'DWT_Accel_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitofp_32s_32_6_1' to 'DWT_Accel_sitofp_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_color'.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 283.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_IR'.
INFO: [HLS 200-111]  Elapsed time: 0.782 seconds; current allocated memory: 285.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadd_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadd_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'DWT_Accel_dmul_64fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitodp_32s_64_6_1' to 'DWT_Accel_sitodp_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadd_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitodp_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter'.
INFO: [HLS 200-111]  Elapsed time: 0.787 seconds; current allocated memory: 288.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDWT'.
INFO: [HLS 200-111]  Elapsed time: 0.877 seconds; current allocated memory: 289.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_image' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_image'.
INFO: [HLS 200-111]  Elapsed time: 0.631 seconds; current allocated memory: 290.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DWT_Accel' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'a', 'b' and 'c' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_C_buffer_0' to 'DWT_Accel_C_buffehbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_Accel'.
INFO: [HLS 200-111]  Elapsed time: 0.442 seconds; current allocated memory: 292.215 MB.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempc_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempc_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_Accel_C_buffehbi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 380.547 ; gain = 289.129
INFO: [VHDL 208-304] Generating VHDL RTL for DWT_Accel.
INFO: [VLOG 209-307] Generating Verilog RTL for DWT_Accel.
INFO: [HLS 200-112] Total elapsed time: 26.603 seconds; peak allocated memory: 292.215 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'HLS/accelerator_hls/accelerator.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 184.000 ; gain = 92.531
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 184.000 ; gain = 92.531
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 188.988 ; gain = 97.520
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<signed char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, float>' into '__hls_fptosi_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<signed char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, double>' into '__hls_fptosi_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 217.719 ; gain = 126.250
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (DWT/DWT_Accel.c:240) in function 'IDWT' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.1' (DWT/DWT_Accel.c:268) in function 'IDWT' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (DWT/DWT_Accel.c:189) in function 'Filter' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (DWT/DWT_Accel.c:135) in function 'DWT_IR' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.1' (DWT/DWT_Accel.c:163) in function 'DWT_IR' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (DWT/DWT_Accel.c:61) in function 'DWT_color' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.1' (DWT/DWT_Accel.c:89) in function 'DWT_color' partially with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'C_buffer' (DWT/DWT_Accel.c:8) in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<signed char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, float>' into '__hls_fptosi_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i8' into 'DWT_color' (DWT/DWT_Accel.c:76) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i8' into 'DWT_IR' (DWT/DWT_Accel.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<signed char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, double>' into '__hls_fptosi_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i8' into 'IDWT' (DWT/DWT_Accel.c:255) automatically.
ERROR: [XFORM 203-711] Bundled bus interface DATA_A failed dataflow checking: it cannot read data in multiple processes. This is allowed only if the shared array is marked as stable. Consult the user guide on usage of the stable HLS pragma/directive.
ERROR: [XFORM 203-711] Bundled bus interface DATA_A has read operations in function:  'DWT_color' and 'Filter'.
ERROR: [XFORM 203-711] Bundled bus interface DATA_B failed dataflow checking: it cannot read data in multiple processes. This is allowed only if the shared array is marked as stable. Consult the user guide on usage of the stable HLS pragma/directive.
ERROR: [XFORM 203-711] Bundled bus interface DATA_B has read operations in function:  'DWT_IR' and 'Filter'.
ERROR: [XFORM 203-711] Bundled bus interface a failed dataflow checking: it cannot read data in multiple processes. This is allowed only if the shared array is marked as stable. Consult the user guide on usage of the stable HLS pragma/directive.
ERROR: [XFORM 203-711] Bundled bus interface a has read operations in function:  'DWT_color' and 'Filter'.
ERROR: [XFORM 203-711] Bundled bus interface b failed dataflow checking: it cannot read data in multiple processes. This is allowed only if the shared array is marked as stable. Consult the user guide on usage of the stable HLS pragma/directive.
ERROR: [XFORM 203-711] Bundled bus interface b has read operations in function:  'DWT_IR' and 'Filter'.
ERROR: [XFORM 203-711] Variable 'C_buffer[0]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'C_buffer[0]' has write operations in process function 'Filter'.
WARNING: [XFORM 203-713] Variable 'C_buffer[0]' has read and write operations in process function 'IDWT'.
WARNING: [XFORM 203-713] All the elements of global array 'C_buffer[0]' should be updated in process function 'Filter', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'C_buffer[0]' should be updated in process function 'IDWT', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Array 'C_buffer[0]' failed dataflow checking: it cannot be connected to more than 2 processes.
WARNING: [XFORM 203-713] Variable 'C_buffer[0]' has write operations in process function 'Filter'.
WARNING: [XFORM 203-713] Variable 'C_buffer[0]' has read and write operations in process function 'IDWT'.
WARNING: [XFORM 203-713] Variable 'C_buffer[0]' has read operations in process function 'write_image'.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'HLS/accelerator_hls/accelerator.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 184.547 ; gain = 93.004
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 184.547 ; gain = 93.004
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 188.125 ; gain = 96.582
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<signed char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, float>' into '__hls_fptosi_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<signed char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, double>' into '__hls_fptosi_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 217.078 ; gain = 125.535
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (DWT/DWT_Accel.c:239) in function 'IDWT' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.1' (DWT/DWT_Accel.c:267) in function 'IDWT' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (DWT/DWT_Accel.c:188) in function 'Filter' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (DWT/DWT_Accel.c:134) in function 'DWT_IR' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.1' (DWT/DWT_Accel.c:162) in function 'DWT_IR' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (DWT/DWT_Accel.c:60) in function 'DWT_color' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.1' (DWT/DWT_Accel.c:88) in function 'DWT_color' partially with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'C_buffer' (DWT/DWT_Accel.c:7) in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<signed char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, float>' into '__hls_fptosi_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i8' into 'DWT_color' (DWT/DWT_Accel.c:75) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i8' into 'DWT_IR' (DWT/DWT_Accel.c:149) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<signed char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, double>' into '__hls_fptosi_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i8' into 'IDWT' (DWT/DWT_Accel.c:254) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 280.039 ; gain = 188.496
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:231:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:259:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:226:16) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:186:11) in function 'Filter' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:52:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:80:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:47:16) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:126:18) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:154:18) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:121:17) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function '__hls_fptosi_double_i8' to '__hls_fptosi_double_' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:15:54)
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 640 on port 'c' (DWT/DWT_Accel.c:34:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 320 on port 'B' (DWT/DWT_Accel.c:149:8). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 320 on port 'A' (DWT/DWT_Accel.c:75:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 347.027 ; gain = 255.484
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DWT_Accel' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_double_' to 'p_hls_fptosi_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_9_write_ln68', DWT/DWT_Accel.c:68) of variable 'tmp_49', DWT/DWT_Accel.c:68 on array 'tempr', DWT/DWT_Accel.c:41 and 'store' operation ('tempr_addr_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_47', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:41.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_10_write_ln68', DWT/DWT_Accel.c:68) of variable 'tmp_51_1', DWT/DWT_Accel.c:68 on array 'tempr', DWT/DWT_Accel.c:41 and 'store' operation ('tempr_addr_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_47', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:41.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_10_write_ln68', DWT/DWT_Accel.c:68) of variable 'tmp_51_1', DWT/DWT_Accel.c:68 on array 'tempr', DWT/DWT_Accel.c:41 and 'store' operation ('tempr_addr_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_47', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:41.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_11_write_ln68', DWT/DWT_Accel.c:68) of variable 'tmp_51_2', DWT/DWT_Accel.c:68 on array 'tempr', DWT/DWT_Accel.c:41 and 'store' operation ('tempr_addr_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_47', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:41.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_13_write_ln68', DWT/DWT_Accel.c:68) of variable 'tmp_51_3', DWT/DWT_Accel.c:68 on array 'tempr', DWT/DWT_Accel.c:41 and 'store' operation ('tempr_addr_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_47', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:41.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 33.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_9_write_ln96', DWT/DWT_Accel.c:96) of variable 'tmp_56', DWT/DWT_Accel.c:96 on array 'tempc', DWT/DWT_Accel.c:42 and 'store' operation ('tempc_addr_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_54', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_10_write_ln96', DWT/DWT_Accel.c:96) of variable 'tmp_58_1', DWT/DWT_Accel.c:96 on array 'tempc', DWT/DWT_Accel.c:42 and 'store' operation ('tempc_addr_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_54', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_10_write_ln96', DWT/DWT_Accel.c:96) of variable 'tmp_58_1', DWT/DWT_Accel.c:96 on array 'tempc', DWT/DWT_Accel.c:42 and 'store' operation ('tempc_addr_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_54', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_11_write_ln96', DWT/DWT_Accel.c:96) of variable 'tmp_58_2', DWT/DWT_Accel.c:96 on array 'tempc', DWT/DWT_Accel.c:42 and 'store' operation ('tempc_addr_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_54', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_13_write_ln96', DWT/DWT_Accel.c:96) of variable 'tmp_58_3', DWT/DWT_Accel.c:96 on array 'tempc', DWT/DWT_Accel.c:42 and 'store' operation ('tempc_addr_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_54', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:42.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.581 seconds; current allocated memory: 290.754 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.679 seconds; current allocated memory: 292.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_14_write_ln142', DWT/DWT_Accel.c:142) of variable 'tmp_60', DWT/DWT_Accel.c:142 on array 'tempr', DWT/DWT_Accel.c:115 and 'store' operation ('tempr_addr_write_ln141', DWT/DWT_Accel.c:141) of variable 'tmp_58', DWT/DWT_Accel.c:141 on array 'tempr', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_15_write_ln142', DWT/DWT_Accel.c:142) of variable 'tmp_65_1', DWT/DWT_Accel.c:142 on array 'tempr', DWT/DWT_Accel.c:115 and 'store' operation ('tempr_addr_write_ln141', DWT/DWT_Accel.c:141) of variable 'tmp_58', DWT/DWT_Accel.c:141 on array 'tempr', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_15_write_ln142', DWT/DWT_Accel.c:142) of variable 'tmp_65_1', DWT/DWT_Accel.c:142 on array 'tempr', DWT/DWT_Accel.c:115 and 'store' operation ('tempr_addr_write_ln141', DWT/DWT_Accel.c:141) of variable 'tmp_58', DWT/DWT_Accel.c:141 on array 'tempr', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_16_write_ln142', DWT/DWT_Accel.c:142) of variable 'tmp_65_2', DWT/DWT_Accel.c:142 on array 'tempr', DWT/DWT_Accel.c:115 and 'store' operation ('tempr_addr_write_ln141', DWT/DWT_Accel.c:141) of variable 'tmp_58', DWT/DWT_Accel.c:141 on array 'tempr', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_17_write_ln142', DWT/DWT_Accel.c:142) of variable 'tmp_65_3', DWT/DWT_Accel.c:142 on array 'tempr', DWT/DWT_Accel.c:115 and 'store' operation ('tempr_addr_write_ln141', DWT/DWT_Accel.c:141) of variable 'tmp_58', DWT/DWT_Accel.c:141 on array 'tempr', DWT/DWT_Accel.c:115.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 33.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_14_write_ln170', DWT/DWT_Accel.c:170) of variable 'tmp_67', DWT/DWT_Accel.c:170 on array 'tempc', DWT/DWT_Accel.c:116 and 'store' operation ('tempc_addr_write_ln169', DWT/DWT_Accel.c:169) of variable 'tmp_65', DWT/DWT_Accel.c:169 on array 'tempc', DWT/DWT_Accel.c:116.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_15_write_ln170', DWT/DWT_Accel.c:170) of variable 'tmp_72_1', DWT/DWT_Accel.c:170 on array 'tempc', DWT/DWT_Accel.c:116 and 'store' operation ('tempc_addr_write_ln169', DWT/DWT_Accel.c:169) of variable 'tmp_65', DWT/DWT_Accel.c:169 on array 'tempc', DWT/DWT_Accel.c:116.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_15_write_ln170', DWT/DWT_Accel.c:170) of variable 'tmp_72_1', DWT/DWT_Accel.c:170 on array 'tempc', DWT/DWT_Accel.c:116 and 'store' operation ('tempc_addr_write_ln169', DWT/DWT_Accel.c:169) of variable 'tmp_65', DWT/DWT_Accel.c:169 on array 'tempc', DWT/DWT_Accel.c:116.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_16_write_ln170', DWT/DWT_Accel.c:170) of variable 'tmp_72_2', DWT/DWT_Accel.c:170 on array 'tempc', DWT/DWT_Accel.c:116 and 'store' operation ('tempc_addr_write_ln169', DWT/DWT_Accel.c:169) of variable 'tmp_65', DWT/DWT_Accel.c:169 on array 'tempc', DWT/DWT_Accel.c:116.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_17_write_ln170', DWT/DWT_Accel.c:170) of variable 'tmp_72_3', DWT/DWT_Accel.c:170 on array 'tempc', DWT/DWT_Accel.c:116 and 'store' operation ('tempc_addr_write_ln169', DWT/DWT_Accel.c:169) of variable 'tmp_65', DWT/DWT_Accel.c:169 on array 'tempc', DWT/DWT_Accel.c:116.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.232 seconds; current allocated memory: 294.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.661 seconds; current allocated memory: 296.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '__hls_fptosi_double_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.616 seconds; current allocated memory: 296.999 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 297.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'Filter' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('C_0_addr_24_write_ln206', DWT/DWT_Accel.c:206) of variable 'storemerge1', DWT/DWT_Accel.c:210 on array 'C_0' and 'store' operation ('C_0_addr_20_write_ln206', DWT/DWT_Accel.c:206) of variable 'storemerge', DWT/DWT_Accel.c:210 on array 'C_0'.
WARNING: [SCHED 204-68] The II Violation in module 'Filter' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('C_0_addr_28_write_ln206', DWT/DWT_Accel.c:206) of variable 'storemerge2', DWT/DWT_Accel.c:210 on array 'C_0' and 'store' operation ('C_0_addr_20_write_ln206', DWT/DWT_Accel.c:206) of variable 'storemerge', DWT/DWT_Accel.c:210 on array 'C_0'.
WARNING: [SCHED 204-68] The II Violation in module 'Filter' (Loop: Loop 1.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('C_0_addr_32_write_ln206', DWT/DWT_Accel.c:206) of variable 'storemerge3', DWT/DWT_Accel.c:210 on array 'C_0' and 'store' operation ('C_0_addr_20_write_ln206', DWT/DWT_Accel.c:206) of variable 'storemerge', DWT/DWT_Accel.c:210 on array 'C_0'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'B' (DWT/DWT_Accel.c:210) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 36.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 299.153 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.9277ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'call' operation ('tmp_45', DWT/DWT_Accel.c:210) to '__hls_fptosi_double_' (10.9 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.853 seconds; current allocated memory: 301.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('C_0_load_8', DWT/DWT_Accel.c:246) on array 'C_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 32.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('C_0_load_6', DWT/DWT_Accel.c:274) on array 'C_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.206 seconds; current allocated memory: 303.226 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.512 seconds; current allocated memory: 305.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_image' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 305.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 305.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 305.382 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.893 seconds; current allocated memory: 305.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'DWT_Accel_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'DWT_Accel_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitofp_32s_32_6_1' to 'DWT_Accel_sitofp_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_color'.
INFO: [HLS 200-111]  Elapsed time: 0.798 seconds; current allocated memory: 309.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_IR'.
INFO: [HLS 200-111]  Elapsed time: 1.602 seconds; current allocated memory: 314.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.513 seconds; current allocated memory: 314.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadd_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadd_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'DWT_Accel_dmul_64fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitodp_32s_64_6_1' to 'DWT_Accel_sitodp_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadd_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitodp_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter'.
INFO: [HLS 200-111]  Elapsed time: 0.621 seconds; current allocated memory: 321.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDWT'.
INFO: [HLS 200-111]  Elapsed time: 2.124 seconds; current allocated memory: 324.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_image' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_image'.
INFO: [HLS 200-111]  Elapsed time: 1.363 seconds; current allocated memory: 325.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DWT_Accel' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'a', 'b' and 'c' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_C_buffer_0' to 'DWT_Accel_C_buffehbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_Accel'.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 327.016 MB.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempc_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempc_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_Accel_C_buffehbi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 437.309 ; gain = 345.766
INFO: [VHDL 208-304] Generating VHDL RTL for DWT_Accel.
INFO: [VLOG 209-307] Generating Verilog RTL for DWT_Accel.
INFO: [HLS 200-112] Total elapsed time: 39.434 seconds; peak allocated memory: 327.016 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'HLS/accelerator_hls/accelerator.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 184.344 ; gain = 92.926
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 184.344 ; gain = 92.926
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 189.363 ; gain = 97.945
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<signed char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, float>' into '__hls_fptosi_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<signed char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, double>' into '__hls_fptosi_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 217.520 ; gain = 126.102
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (DWT/DWT_Accel.c:239) in function 'IDWT' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.1' (DWT/DWT_Accel.c:267) in function 'IDWT' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (DWT/DWT_Accel.c:188) in function 'Filter' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (DWT/DWT_Accel.c:134) in function 'DWT_IR' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.1' (DWT/DWT_Accel.c:162) in function 'DWT_IR' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (DWT/DWT_Accel.c:60) in function 'DWT_color' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.1' (DWT/DWT_Accel.c:88) in function 'DWT_color' partially with a factor of 4.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<signed char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, float>' into '__hls_fptosi_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i8' into 'DWT_color' (DWT/DWT_Accel.c:75) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i8' into 'DWT_IR' (DWT/DWT_Accel.c:149) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<signed char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, double>' into '__hls_fptosi_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i8' into 'IDWT' (DWT/DWT_Accel.c:254) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 279.992 ; gain = 188.574
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:231:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:259:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:226:16) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:186:11) in function 'Filter' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:52:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:80:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:47:16) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:126:18) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:154:18) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:121:17) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function '__hls_fptosi_double_i8' to '__hls_fptosi_double_' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:15:54)
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 320 on port 'C' (DWT/DWT_Accel.c:282:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 320 on port 'B' (DWT/DWT_Accel.c:149:8). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 320 on port 'A' (DWT/DWT_Accel.c:75:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 338.539 ; gain = 247.121
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DWT_Accel' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_double_' to 'p_hls_fptosi_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_9_write_ln68', DWT/DWT_Accel.c:68) of variable 'tmp_49', DWT/DWT_Accel.c:68 on array 'tempr', DWT/DWT_Accel.c:41 and 'store' operation ('tempr_addr_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_47', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:41.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_10_write_ln68', DWT/DWT_Accel.c:68) of variable 'tmp_51_1', DWT/DWT_Accel.c:68 on array 'tempr', DWT/DWT_Accel.c:41 and 'store' operation ('tempr_addr_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_47', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:41.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_10_write_ln68', DWT/DWT_Accel.c:68) of variable 'tmp_51_1', DWT/DWT_Accel.c:68 on array 'tempr', DWT/DWT_Accel.c:41 and 'store' operation ('tempr_addr_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_47', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:41.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_11_write_ln68', DWT/DWT_Accel.c:68) of variable 'tmp_51_2', DWT/DWT_Accel.c:68 on array 'tempr', DWT/DWT_Accel.c:41 and 'store' operation ('tempr_addr_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_47', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:41.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_13_write_ln68', DWT/DWT_Accel.c:68) of variable 'tmp_51_3', DWT/DWT_Accel.c:68 on array 'tempr', DWT/DWT_Accel.c:41 and 'store' operation ('tempr_addr_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_47', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:41.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 33.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_9_write_ln96', DWT/DWT_Accel.c:96) of variable 'tmp_56', DWT/DWT_Accel.c:96 on array 'tempc', DWT/DWT_Accel.c:42 and 'store' operation ('tempc_addr_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_54', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_10_write_ln96', DWT/DWT_Accel.c:96) of variable 'tmp_58_1', DWT/DWT_Accel.c:96 on array 'tempc', DWT/DWT_Accel.c:42 and 'store' operation ('tempc_addr_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_54', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_10_write_ln96', DWT/DWT_Accel.c:96) of variable 'tmp_58_1', DWT/DWT_Accel.c:96 on array 'tempc', DWT/DWT_Accel.c:42 and 'store' operation ('tempc_addr_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_54', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_11_write_ln96', DWT/DWT_Accel.c:96) of variable 'tmp_58_2', DWT/DWT_Accel.c:96 on array 'tempc', DWT/DWT_Accel.c:42 and 'store' operation ('tempc_addr_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_54', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_13_write_ln96', DWT/DWT_Accel.c:96) of variable 'tmp_58_3', DWT/DWT_Accel.c:96 on array 'tempc', DWT/DWT_Accel.c:42 and 'store' operation ('tempc_addr_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_54', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:42.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.763 seconds; current allocated memory: 282.584 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 284.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_14_write_ln142', DWT/DWT_Accel.c:142) of variable 'tmp_60', DWT/DWT_Accel.c:142 on array 'tempr', DWT/DWT_Accel.c:115 and 'store' operation ('tempr_addr_write_ln141', DWT/DWT_Accel.c:141) of variable 'tmp_58', DWT/DWT_Accel.c:141 on array 'tempr', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_15_write_ln142', DWT/DWT_Accel.c:142) of variable 'tmp_65_1', DWT/DWT_Accel.c:142 on array 'tempr', DWT/DWT_Accel.c:115 and 'store' operation ('tempr_addr_write_ln141', DWT/DWT_Accel.c:141) of variable 'tmp_58', DWT/DWT_Accel.c:141 on array 'tempr', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_15_write_ln142', DWT/DWT_Accel.c:142) of variable 'tmp_65_1', DWT/DWT_Accel.c:142 on array 'tempr', DWT/DWT_Accel.c:115 and 'store' operation ('tempr_addr_write_ln141', DWT/DWT_Accel.c:141) of variable 'tmp_58', DWT/DWT_Accel.c:141 on array 'tempr', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_16_write_ln142', DWT/DWT_Accel.c:142) of variable 'tmp_65_2', DWT/DWT_Accel.c:142 on array 'tempr', DWT/DWT_Accel.c:115 and 'store' operation ('tempr_addr_write_ln141', DWT/DWT_Accel.c:141) of variable 'tmp_58', DWT/DWT_Accel.c:141 on array 'tempr', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_17_write_ln142', DWT/DWT_Accel.c:142) of variable 'tmp_65_3', DWT/DWT_Accel.c:142 on array 'tempr', DWT/DWT_Accel.c:115 and 'store' operation ('tempr_addr_write_ln141', DWT/DWT_Accel.c:141) of variable 'tmp_58', DWT/DWT_Accel.c:141 on array 'tempr', DWT/DWT_Accel.c:115.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 33.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_14_write_ln170', DWT/DWT_Accel.c:170) of variable 'tmp_67', DWT/DWT_Accel.c:170 on array 'tempc', DWT/DWT_Accel.c:116 and 'store' operation ('tempc_addr_write_ln169', DWT/DWT_Accel.c:169) of variable 'tmp_65', DWT/DWT_Accel.c:169 on array 'tempc', DWT/DWT_Accel.c:116.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_15_write_ln170', DWT/DWT_Accel.c:170) of variable 'tmp_72_1', DWT/DWT_Accel.c:170 on array 'tempc', DWT/DWT_Accel.c:116 and 'store' operation ('tempc_addr_write_ln169', DWT/DWT_Accel.c:169) of variable 'tmp_65', DWT/DWT_Accel.c:169 on array 'tempc', DWT/DWT_Accel.c:116.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_15_write_ln170', DWT/DWT_Accel.c:170) of variable 'tmp_72_1', DWT/DWT_Accel.c:170 on array 'tempc', DWT/DWT_Accel.c:116 and 'store' operation ('tempc_addr_write_ln169', DWT/DWT_Accel.c:169) of variable 'tmp_65', DWT/DWT_Accel.c:169 on array 'tempc', DWT/DWT_Accel.c:116.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_16_write_ln170', DWT/DWT_Accel.c:170) of variable 'tmp_72_2', DWT/DWT_Accel.c:170 on array 'tempc', DWT/DWT_Accel.c:116 and 'store' operation ('tempc_addr_write_ln169', DWT/DWT_Accel.c:169) of variable 'tmp_65', DWT/DWT_Accel.c:169 on array 'tempc', DWT/DWT_Accel.c:116.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_17_write_ln170', DWT/DWT_Accel.c:170) of variable 'tmp_72_3', DWT/DWT_Accel.c:170 on array 'tempc', DWT/DWT_Accel.c:116 and 'store' operation ('tempc_addr_write_ln169', DWT/DWT_Accel.c:169) of variable 'tmp_65', DWT/DWT_Accel.c:169 on array 'tempc', DWT/DWT_Accel.c:116.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.272 seconds; current allocated memory: 286.447 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.742 seconds; current allocated memory: 288.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '__hls_fptosi_double_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 288.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 288.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'B' (DWT/DWT_Accel.c:210) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 42.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.388 seconds; current allocated memory: 291.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.9277ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'call' operation ('tmp_45', DWT/DWT_Accel.c:210) to '__hls_fptosi_double_' (10.9 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.225 seconds; current allocated memory: 294.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'C' (DWT/DWT_Accel.c:246) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 37.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'C' (DWT/DWT_Accel.c:274) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 37.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.556 seconds; current allocated memory: 295.925 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.737 seconds; current allocated memory: 298.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.636 seconds; current allocated memory: 298.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 298.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'DWT_Accel_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'DWT_Accel_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitofp_32s_32_6_1' to 'DWT_Accel_sitofp_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_color'.
INFO: [HLS 200-111]  Elapsed time: 0.862 seconds; current allocated memory: 302.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_IR'.
INFO: [HLS 200-111]  Elapsed time: 1.641 seconds; current allocated memory: 307.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.497 seconds; current allocated memory: 307.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadd_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadd_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'DWT_Accel_dmul_64fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitodp_32s_64_6_1' to 'DWT_Accel_sitodp_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadd_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitodp_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter'.
INFO: [HLS 200-111]  Elapsed time: 0.675 seconds; current allocated memory: 314.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDWT'.
INFO: [HLS 200-111]  Elapsed time: 2.324 seconds; current allocated memory: 319.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DWT_Accel' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'a', 'b' and 'c' to AXI-Lite port CTL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_Accel'.
INFO: [HLS 200-111]  Elapsed time: 1.703 seconds; current allocated memory: 321.634 MB.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempc_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 433.793 ; gain = 342.375
INFO: [VHDL 208-304] Generating VHDL RTL for DWT_Accel.
INFO: [VLOG 209-307] Generating Verilog RTL for DWT_Accel.
INFO: [HLS 200-112] Total elapsed time: 45.819 seconds; peak allocated memory: 321.634 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'HLS/accelerator_hls/accelerator.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 184.676 ; gain = 93.168
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 184.676 ; gain = 93.168
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 189.207 ; gain = 97.699
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<short, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, double>' into '__hls_fptosi_double_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 218.523 ; gain = 127.016
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (DWT/DWT_Accel.c:239) in function 'IDWT' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.1' (DWT/DWT_Accel.c:267) in function 'IDWT' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (DWT/DWT_Accel.c:188) in function 'Filter' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (DWT/DWT_Accel.c:134) in function 'DWT_IR' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.1' (DWT/DWT_Accel.c:162) in function 'DWT_IR' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (DWT/DWT_Accel.c:60) in function 'DWT_color' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.1' (DWT/DWT_Accel.c:88) in function 'DWT_color' partially with a factor of 4.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<short, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, float>' into '__hls_fptosi_float_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'DWT_color' (DWT/DWT_Accel.c:75) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'DWT_IR' (DWT/DWT_Accel.c:149) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<short, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<short, double>' into '__hls_fptosi_double_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i16' into 'IDWT' (DWT/DWT_Accel.c:254) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 279.102 ; gain = 187.594
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:231:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:259:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:226:16) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:186:11) in function 'Filter' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:52:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:80:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:47:16) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:126:18) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:154:18) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:121:17) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function '__hls_fptosi_double_i16' to '__hls_fptosi_double_' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:15:56)
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 320 on port 'C' (DWT/DWT_Accel.c:282:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 320 on port 'B' (DWT/DWT_Accel.c:149:8). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 320 on port 'A' (DWT/DWT_Accel.c:75:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 338.383 ; gain = 246.875
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DWT_Accel' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_double_' to 'p_hls_fptosi_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_9_write_ln68', DWT/DWT_Accel.c:68) of variable 'tmp_49', DWT/DWT_Accel.c:68 on array 'tempr', DWT/DWT_Accel.c:41 and 'store' operation ('tempr_addr_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_47', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:41.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_10_write_ln68', DWT/DWT_Accel.c:68) of variable 'tmp_51_1', DWT/DWT_Accel.c:68 on array 'tempr', DWT/DWT_Accel.c:41 and 'store' operation ('tempr_addr_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_47', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:41.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_10_write_ln68', DWT/DWT_Accel.c:68) of variable 'tmp_51_1', DWT/DWT_Accel.c:68 on array 'tempr', DWT/DWT_Accel.c:41 and 'store' operation ('tempr_addr_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_47', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:41.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_11_write_ln68', DWT/DWT_Accel.c:68) of variable 'tmp_51_2', DWT/DWT_Accel.c:68 on array 'tempr', DWT/DWT_Accel.c:41 and 'store' operation ('tempr_addr_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_47', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:41.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_13_write_ln68', DWT/DWT_Accel.c:68) of variable 'tmp_51_3', DWT/DWT_Accel.c:68 on array 'tempr', DWT/DWT_Accel.c:41 and 'store' operation ('tempr_addr_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_47', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:41.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 33.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_9_write_ln96', DWT/DWT_Accel.c:96) of variable 'tmp_56', DWT/DWT_Accel.c:96 on array 'tempc', DWT/DWT_Accel.c:42 and 'store' operation ('tempc_addr_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_54', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_10_write_ln96', DWT/DWT_Accel.c:96) of variable 'tmp_58_1', DWT/DWT_Accel.c:96 on array 'tempc', DWT/DWT_Accel.c:42 and 'store' operation ('tempc_addr_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_54', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_10_write_ln96', DWT/DWT_Accel.c:96) of variable 'tmp_58_1', DWT/DWT_Accel.c:96 on array 'tempc', DWT/DWT_Accel.c:42 and 'store' operation ('tempc_addr_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_54', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_11_write_ln96', DWT/DWT_Accel.c:96) of variable 'tmp_58_2', DWT/DWT_Accel.c:96 on array 'tempc', DWT/DWT_Accel.c:42 and 'store' operation ('tempc_addr_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_54', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_13_write_ln96', DWT/DWT_Accel.c:96) of variable 'tmp_58_3', DWT/DWT_Accel.c:96 on array 'tempc', DWT/DWT_Accel.c:42 and 'store' operation ('tempc_addr_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_54', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:42.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.815 seconds; current allocated memory: 282.589 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.667 seconds; current allocated memory: 284.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_14_write_ln142', DWT/DWT_Accel.c:142) of variable 'tmp_60', DWT/DWT_Accel.c:142 on array 'tempr', DWT/DWT_Accel.c:115 and 'store' operation ('tempr_addr_write_ln141', DWT/DWT_Accel.c:141) of variable 'tmp_58', DWT/DWT_Accel.c:141 on array 'tempr', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_15_write_ln142', DWT/DWT_Accel.c:142) of variable 'tmp_65_1', DWT/DWT_Accel.c:142 on array 'tempr', DWT/DWT_Accel.c:115 and 'store' operation ('tempr_addr_write_ln141', DWT/DWT_Accel.c:141) of variable 'tmp_58', DWT/DWT_Accel.c:141 on array 'tempr', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_15_write_ln142', DWT/DWT_Accel.c:142) of variable 'tmp_65_1', DWT/DWT_Accel.c:142 on array 'tempr', DWT/DWT_Accel.c:115 and 'store' operation ('tempr_addr_write_ln141', DWT/DWT_Accel.c:141) of variable 'tmp_58', DWT/DWT_Accel.c:141 on array 'tempr', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_16_write_ln142', DWT/DWT_Accel.c:142) of variable 'tmp_65_2', DWT/DWT_Accel.c:142 on array 'tempr', DWT/DWT_Accel.c:115 and 'store' operation ('tempr_addr_write_ln141', DWT/DWT_Accel.c:141) of variable 'tmp_58', DWT/DWT_Accel.c:141 on array 'tempr', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_17_write_ln142', DWT/DWT_Accel.c:142) of variable 'tmp_65_3', DWT/DWT_Accel.c:142 on array 'tempr', DWT/DWT_Accel.c:115 and 'store' operation ('tempr_addr_write_ln141', DWT/DWT_Accel.c:141) of variable 'tmp_58', DWT/DWT_Accel.c:141 on array 'tempr', DWT/DWT_Accel.c:115.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 33.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_14_write_ln170', DWT/DWT_Accel.c:170) of variable 'tmp_67', DWT/DWT_Accel.c:170 on array 'tempc', DWT/DWT_Accel.c:116 and 'store' operation ('tempc_addr_write_ln169', DWT/DWT_Accel.c:169) of variable 'tmp_65', DWT/DWT_Accel.c:169 on array 'tempc', DWT/DWT_Accel.c:116.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_15_write_ln170', DWT/DWT_Accel.c:170) of variable 'tmp_72_1', DWT/DWT_Accel.c:170 on array 'tempc', DWT/DWT_Accel.c:116 and 'store' operation ('tempc_addr_write_ln169', DWT/DWT_Accel.c:169) of variable 'tmp_65', DWT/DWT_Accel.c:169 on array 'tempc', DWT/DWT_Accel.c:116.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_15_write_ln170', DWT/DWT_Accel.c:170) of variable 'tmp_72_1', DWT/DWT_Accel.c:170 on array 'tempc', DWT/DWT_Accel.c:116 and 'store' operation ('tempc_addr_write_ln169', DWT/DWT_Accel.c:169) of variable 'tmp_65', DWT/DWT_Accel.c:169 on array 'tempc', DWT/DWT_Accel.c:116.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_16_write_ln170', DWT/DWT_Accel.c:170) of variable 'tmp_72_2', DWT/DWT_Accel.c:170 on array 'tempc', DWT/DWT_Accel.c:116 and 'store' operation ('tempc_addr_write_ln169', DWT/DWT_Accel.c:169) of variable 'tmp_65', DWT/DWT_Accel.c:169 on array 'tempc', DWT/DWT_Accel.c:116.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_17_write_ln170', DWT/DWT_Accel.c:170) of variable 'tmp_72_3', DWT/DWT_Accel.c:170 on array 'tempc', DWT/DWT_Accel.c:116 and 'store' operation ('tempc_addr_write_ln169', DWT/DWT_Accel.c:169) of variable 'tmp_65', DWT/DWT_Accel.c:169 on array 'tempc', DWT/DWT_Accel.c:116.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.272 seconds; current allocated memory: 286.460 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.701 seconds; current allocated memory: 288.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '__hls_fptosi_double_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.636 seconds; current allocated memory: 288.835 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 288.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'B' (DWT/DWT_Accel.c:210) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 42.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.354 seconds; current allocated memory: 291.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.9277ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'call' operation ('tmp_45', DWT/DWT_Accel.c:210) to '__hls_fptosi_double_' (10.9 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.886 seconds; current allocated memory: 294.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'C' (DWT/DWT_Accel.c:246) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 37.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'C' (DWT/DWT_Accel.c:274) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 37.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.562 seconds; current allocated memory: 295.931 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.757 seconds; current allocated memory: 298.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.642 seconds; current allocated memory: 298.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.895 seconds; current allocated memory: 299.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'DWT_Accel_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'DWT_Accel_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitofp_32s_32_6_1' to 'DWT_Accel_sitofp_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_color'.
INFO: [HLS 200-111]  Elapsed time: 0.861 seconds; current allocated memory: 303.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_IR'.
INFO: [HLS 200-111]  Elapsed time: 1.708 seconds; current allocated memory: 307.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.509 seconds; current allocated memory: 308.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadd_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadd_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'DWT_Accel_dmul_64fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitodp_32s_64_6_1' to 'DWT_Accel_sitodp_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadd_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitodp_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter'.
INFO: [HLS 200-111]  Elapsed time: 0.674 seconds; current allocated memory: 315.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDWT'.
INFO: [HLS 200-111]  Elapsed time: 2.354 seconds; current allocated memory: 319.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DWT_Accel' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'a', 'b' and 'c' to AXI-Lite port CTL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_Accel'.
INFO: [HLS 200-111]  Elapsed time: 1.692 seconds; current allocated memory: 321.872 MB.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempc_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 435.332 ; gain = 343.824
INFO: [VHDL 208-304] Generating VHDL RTL for DWT_Accel.
INFO: [VLOG 209-307] Generating Verilog RTL for DWT_Accel.
INFO: [HLS 200-112] Total elapsed time: 45.678 seconds; peak allocated memory: 321.872 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'HLS/accelerator_hls/accelerator.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 184.109 ; gain = 92.695
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 184.109 ; gain = 92.695
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 187.590 ; gain = 96.176
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 217.859 ; gain = 126.445
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (DWT/DWT_Accel.c:239) in function 'IDWT' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.1' (DWT/DWT_Accel.c:267) in function 'IDWT' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (DWT/DWT_Accel.c:188) in function 'Filter' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (DWT/DWT_Accel.c:134) in function 'DWT_IR' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.1' (DWT/DWT_Accel.c:162) in function 'DWT_IR' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (DWT/DWT_Accel.c:60) in function 'DWT_color' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.1' (DWT/DWT_Accel.c:88) in function 'DWT_color' partially with a factor of 4.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'DWT_color' (DWT/DWT_Accel.c:75) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'DWT_IR' (DWT/DWT_Accel.c:149) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'IDWT' (DWT/DWT_Accel.c:254) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 279.629 ; gain = 188.215
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:231:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:259:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:226:16) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:186:11) in function 'Filter' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:52:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:80:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:47:16) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:126:18) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:154:18) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:121:17) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function '__hls_fptoui_double_i16' to '__hls_fptoui_double_' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68:57)
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 320 on port 'C' (DWT/DWT_Accel.c:282:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 320 on port 'B' (DWT/DWT_Accel.c:149:8). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 320 on port 'A' (DWT/DWT_Accel.c:75:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 337.250 ; gain = 245.836
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DWT_Accel' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptoui_double_' to 'p_hls_fptoui_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_9_write_ln68', DWT/DWT_Accel.c:68) of variable 'tmp_49', DWT/DWT_Accel.c:68 on array 'tempr', DWT/DWT_Accel.c:41 and 'store' operation ('tempr_addr_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_47', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:41.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_10_write_ln68', DWT/DWT_Accel.c:68) of variable 'tmp_51_1', DWT/DWT_Accel.c:68 on array 'tempr', DWT/DWT_Accel.c:41 and 'store' operation ('tempr_addr_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_47', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:41.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_10_write_ln68', DWT/DWT_Accel.c:68) of variable 'tmp_51_1', DWT/DWT_Accel.c:68 on array 'tempr', DWT/DWT_Accel.c:41 and 'store' operation ('tempr_addr_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_47', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:41.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_11_write_ln68', DWT/DWT_Accel.c:68) of variable 'tmp_51_2', DWT/DWT_Accel.c:68 on array 'tempr', DWT/DWT_Accel.c:41 and 'store' operation ('tempr_addr_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_47', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:41.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_13_write_ln68', DWT/DWT_Accel.c:68) of variable 'tmp_51_3', DWT/DWT_Accel.c:68 on array 'tempr', DWT/DWT_Accel.c:41 and 'store' operation ('tempr_addr_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_47', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:41.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 33.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_9_write_ln96', DWT/DWT_Accel.c:96) of variable 'tmp_56', DWT/DWT_Accel.c:96 on array 'tempc', DWT/DWT_Accel.c:42 and 'store' operation ('tempc_addr_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_54', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_10_write_ln96', DWT/DWT_Accel.c:96) of variable 'tmp_58_1', DWT/DWT_Accel.c:96 on array 'tempc', DWT/DWT_Accel.c:42 and 'store' operation ('tempc_addr_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_54', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_10_write_ln96', DWT/DWT_Accel.c:96) of variable 'tmp_58_1', DWT/DWT_Accel.c:96 on array 'tempc', DWT/DWT_Accel.c:42 and 'store' operation ('tempc_addr_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_54', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_11_write_ln96', DWT/DWT_Accel.c:96) of variable 'tmp_58_2', DWT/DWT_Accel.c:96 on array 'tempc', DWT/DWT_Accel.c:42 and 'store' operation ('tempc_addr_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_54', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_13_write_ln96', DWT/DWT_Accel.c:96) of variable 'tmp_58_3', DWT/DWT_Accel.c:96 on array 'tempc', DWT/DWT_Accel.c:42 and 'store' operation ('tempc_addr_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_54', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:42.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.907 seconds; current allocated memory: 282.372 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.673 seconds; current allocated memory: 284.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_14_write_ln142', DWT/DWT_Accel.c:142) of variable 'tmp_60', DWT/DWT_Accel.c:142 on array 'tempr', DWT/DWT_Accel.c:115 and 'store' operation ('tempr_addr_write_ln141', DWT/DWT_Accel.c:141) of variable 'tmp_58', DWT/DWT_Accel.c:141 on array 'tempr', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_15_write_ln142', DWT/DWT_Accel.c:142) of variable 'tmp_65_1', DWT/DWT_Accel.c:142 on array 'tempr', DWT/DWT_Accel.c:115 and 'store' operation ('tempr_addr_write_ln141', DWT/DWT_Accel.c:141) of variable 'tmp_58', DWT/DWT_Accel.c:141 on array 'tempr', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_15_write_ln142', DWT/DWT_Accel.c:142) of variable 'tmp_65_1', DWT/DWT_Accel.c:142 on array 'tempr', DWT/DWT_Accel.c:115 and 'store' operation ('tempr_addr_write_ln141', DWT/DWT_Accel.c:141) of variable 'tmp_58', DWT/DWT_Accel.c:141 on array 'tempr', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_16_write_ln142', DWT/DWT_Accel.c:142) of variable 'tmp_65_2', DWT/DWT_Accel.c:142 on array 'tempr', DWT/DWT_Accel.c:115 and 'store' operation ('tempr_addr_write_ln141', DWT/DWT_Accel.c:141) of variable 'tmp_58', DWT/DWT_Accel.c:141 on array 'tempr', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_17_write_ln142', DWT/DWT_Accel.c:142) of variable 'tmp_65_3', DWT/DWT_Accel.c:142 on array 'tempr', DWT/DWT_Accel.c:115 and 'store' operation ('tempr_addr_write_ln141', DWT/DWT_Accel.c:141) of variable 'tmp_58', DWT/DWT_Accel.c:141 on array 'tempr', DWT/DWT_Accel.c:115.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 33.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_14_write_ln170', DWT/DWT_Accel.c:170) of variable 'tmp_67', DWT/DWT_Accel.c:170 on array 'tempc', DWT/DWT_Accel.c:116 and 'store' operation ('tempc_addr_write_ln169', DWT/DWT_Accel.c:169) of variable 'tmp_65', DWT/DWT_Accel.c:169 on array 'tempc', DWT/DWT_Accel.c:116.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_15_write_ln170', DWT/DWT_Accel.c:170) of variable 'tmp_72_1', DWT/DWT_Accel.c:170 on array 'tempc', DWT/DWT_Accel.c:116 and 'store' operation ('tempc_addr_write_ln169', DWT/DWT_Accel.c:169) of variable 'tmp_65', DWT/DWT_Accel.c:169 on array 'tempc', DWT/DWT_Accel.c:116.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_15_write_ln170', DWT/DWT_Accel.c:170) of variable 'tmp_72_1', DWT/DWT_Accel.c:170 on array 'tempc', DWT/DWT_Accel.c:116 and 'store' operation ('tempc_addr_write_ln169', DWT/DWT_Accel.c:169) of variable 'tmp_65', DWT/DWT_Accel.c:169 on array 'tempc', DWT/DWT_Accel.c:116.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_16_write_ln170', DWT/DWT_Accel.c:170) of variable 'tmp_72_2', DWT/DWT_Accel.c:170 on array 'tempc', DWT/DWT_Accel.c:116 and 'store' operation ('tempc_addr_write_ln169', DWT/DWT_Accel.c:169) of variable 'tmp_65', DWT/DWT_Accel.c:169 on array 'tempc', DWT/DWT_Accel.c:116.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_17_write_ln170', DWT/DWT_Accel.c:170) of variable 'tmp_72_3', DWT/DWT_Accel.c:170 on array 'tempc', DWT/DWT_Accel.c:116 and 'store' operation ('tempc_addr_write_ln169', DWT/DWT_Accel.c:169) of variable 'tmp_65', DWT/DWT_Accel.c:169 on array 'tempc', DWT/DWT_Accel.c:116.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.162 seconds; current allocated memory: 286.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.674 seconds; current allocated memory: 288.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptoui_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '__hls_fptoui_double_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.603 seconds; current allocated memory: 288.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 288.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'B' (DWT/DWT_Accel.c:210) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 41.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.356 seconds; current allocated memory: 290.792 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.4097ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dadd' operation ('tmp_44', DWT/DWT_Accel.c:210) (10.4 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.987 seconds; current allocated memory: 293.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'C' (DWT/DWT_Accel.c:246) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 37.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'C' (DWT/DWT_Accel.c:274) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 37.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.553 seconds; current allocated memory: 295.448 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.233 seconds; current allocated memory: 297.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.731 seconds; current allocated memory: 297.903 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.812 seconds; current allocated memory: 298.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'DWT_Accel_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'DWT_Accel_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitofp_32ns_32_6_1' to 'DWT_Accel_sitofp_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_color'.
INFO: [HLS 200-111]  Elapsed time: 0.861 seconds; current allocated memory: 302.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_IR'.
INFO: [HLS 200-111]  Elapsed time: 1.608 seconds; current allocated memory: 306.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptoui_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptoui_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.418 seconds; current allocated memory: 307.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadd_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadd_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'DWT_Accel_dmul_64fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitodp_32ns_64_6_1' to 'DWT_Accel_sitodp_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadd_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitodp_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter'.
INFO: [HLS 200-111]  Elapsed time: 0.658 seconds; current allocated memory: 313.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDWT'.
INFO: [HLS 200-111]  Elapsed time: 2.274 seconds; current allocated memory: 318.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DWT_Accel' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'a', 'b' and 'c' to AXI-Lite port CTL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_Accel'.
INFO: [HLS 200-111]  Elapsed time: 1.762 seconds; current allocated memory: 320.639 MB.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempc_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 432.066 ; gain = 340.652
INFO: [VHDL 208-304] Generating VHDL RTL for DWT_Accel.
INFO: [VLOG 209-307] Generating Verilog RTL for DWT_Accel.
INFO: [HLS 200-112] Total elapsed time: 45.767 seconds; peak allocated memory: 320.639 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'HLS/accelerator_hls/accelerator.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 184.699 ; gain = 93.191
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 184.699 ; gain = 93.191
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 187.957 ; gain = 96.449
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 218.949 ; gain = 127.441
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (DWT/DWT_Accel.c:236) in function 'IDWT' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1.2' (DWT/DWT_Accel.c:245) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.2' (DWT/DWT_Accel.c:245) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (DWT/DWT_Accel.c:265) in function 'IDWT' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.2' (DWT/DWT_Accel.c:274) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.2.2' (DWT/DWT_Accel.c:274) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (DWT/DWT_Accel.c:128) in function 'DWT_IR' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1.2' (DWT/DWT_Accel.c:137) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.2' (DWT/DWT_Accel.c:137) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (DWT/DWT_Accel.c:157) in function 'DWT_IR' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1' (DWT/DWT_Accel.c:166) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.2.1' (DWT/DWT_Accel.c:166) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (DWT/DWT_Accel.c:53) in function 'DWT_color' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1.2' (DWT/DWT_Accel.c:62) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.2' (DWT/DWT_Accel.c:62) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (DWT/DWT_Accel.c:241) in function 'IDWT' completely with a factor of 480.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:245) in function 'IDWT' completely with a factor of 480.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (DWT/DWT_Accel.c:256) in function 'IDWT' completely with a factor of 480.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (DWT/DWT_Accel.c:270) in function 'IDWT' completely with a factor of 640.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:274) in function 'IDWT' completely with a factor of 640.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3' (DWT/DWT_Accel.c:285) in function 'IDWT' completely with a factor of 640.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (DWT/DWT_Accel.c:193) in function 'Filter' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (DWT/DWT_Accel.c:133) in function 'DWT_IR' completely with a factor of 640.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:137) in function 'DWT_IR' completely with a factor of 320.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (DWT/DWT_Accel.c:148) in function 'DWT_IR' completely with a factor of 640.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (DWT/DWT_Accel.c:166) in function 'DWT_IR' completely with a factor of 480.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:177) in function 'DWT_IR' completely with a factor of 480.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (DWT/DWT_Accel.c:58) in function 'DWT_color' completely with a factor of 640.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:62) in function 'DWT_color' completely with a factor of 320.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (DWT/DWT_Accel.c:73) in function 'DWT_color' completely with a factor of 640.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:90) in function 'DWT_color' partially with a factor of 8.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlini==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
INFO: [HLS 200-10] Analyzing design file 'HLS/accelerator_hls/accelerator.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 184.250 ; gain = 92.809
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 184.250 ; gain = 92.809
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 187.852 ; gain = 96.410
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 217.688 ; gain = 126.246
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'DWT_color' (DWT/DWT_Accel.c:74) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'DWT_IR' (DWT/DWT_Accel.c:144) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i16' into 'Filter' (DWT/DWT_Accel.c:186) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'IDWT' (DWT/DWT_Accel.c:244) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 278.695 ; gain = 187.254
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 640 on port 'C' (DWT/DWT_Accel.c:255:12). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 640 on port 'A' (DWT/DWT_Accel.c:59:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 320.359 ; gain = 228.918
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DWT_Accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.687 seconds; current allocated memory: 263.615 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 264.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 265.220 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 266.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 266.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 267.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 268.698 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 269.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 269.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.527 seconds; current allocated memory: 269.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'DWT_Accel_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'DWT_Accel_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_uitofp_32ns_32_6_1' to 'DWT_Accel_uitofp_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_color'.
INFO: [HLS 200-111]  Elapsed time: 0.672 seconds; current allocated memory: 271.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitofp_32ns_32_6_1' to 'DWT_Accel_sitofp_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_IR'.
INFO: [HLS 200-111]  Elapsed time: 0.857 seconds; current allocated memory: 274.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadd_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadd_64fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'DWT_Accel_dmul_64g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitodp_32ns_64_6_1' to 'DWT_Accel_sitodp_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadd_64fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitodp_hbi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter'.
INFO: [HLS 200-111]  Elapsed time: 0.914 seconds; current allocated memory: 276.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDWT'.
INFO: [HLS 200-111]  Elapsed time: 0.899 seconds; current allocated memory: 278.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DWT_Accel' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'a', 'b' to AXI-Lite port CTL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_Accel'.
INFO: [HLS 200-111]  Elapsed time: 1.089 seconds; current allocated memory: 280.701 MB.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_row_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_col_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempc_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempc_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:33 . Memory (MB): peak = 367.730 ; gain = 276.289
INFO: [VHDL 208-304] Generating VHDL RTL for DWT_Accel.
INFO: [VLOG 209-307] Generating Verilog RTL for DWT_Accel.
INFO: [HLS 200-112] Total elapsed time: 33.514 seconds; peak allocated memory: 280.701 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file accelerator.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 184.480 ; gain = 118.359
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 184.480 ; gain = 118.359
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 188.168 ; gain = 122.047
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 218.031 ; gain = 151.910
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:61) in function 'DWT_color' partially with a factor of 4.
ERROR: [XFORM 203-103] Cannot partition array 'a' (DWT/DWT_Accel.c:3): incorrect partition factor 4.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file accelerator.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 184.539 ; gain = 118.430
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 184.539 ; gain = 118.430
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 187.699 ; gain = 121.590
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 217.395 ; gain = 151.285
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:61) in function 'DWT_color' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'a' (DWT/DWT_Accel.c:3) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'b' (DWT/DWT_Accel.c:3) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'c' (DWT/DWT_Accel.c:3) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'DWT_color' (DWT/DWT_Accel.c:76) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'DWT_IR' (DWT/DWT_Accel.c:146) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i16' into 'Filter' (DWT/DWT_Accel.c:188) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'IDWT' (DWT/DWT_Accel.c:246) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 279.578 ; gain = 213.469
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:53:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:48:16) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.8[1 x [60 x [640 x i16]]]P.i32.i64.i64.i64' to 'aesl_mux_load.8[1 x ' (aesl_mux_load.8[1 x [60 x [640 x i16]]]P.i32.i64.i64.i64:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:01:23 . Memory (MB): peak = 335.844 ; gain = 269.734
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DWT_Accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_8_1_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 83.857 seconds; current allocated memory: 277.881 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 278.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_3_write_ln69', DWT/DWT_Accel.c:69) of variable 'tmp_35', DWT/DWT_Accel.c:69 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln68', DWT/DWT_Accel.c:68) of variable 'tmp_33', DWT/DWT_Accel.c:68 on array 'tempr', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_5_write_ln69', DWT/DWT_Accel.c:69) of variable 'tmp_43_1', DWT/DWT_Accel.c:69 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln68', DWT/DWT_Accel.c:68) of variable 'tmp_33', DWT/DWT_Accel.c:68 on array 'tempr', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_5_write_ln69', DWT/DWT_Accel.c:69) of variable 'tmp_43_1', DWT/DWT_Accel.c:69 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln68', DWT/DWT_Accel.c:68) of variable 'tmp_33', DWT/DWT_Accel.c:68 on array 'tempr', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_6_write_ln69', DWT/DWT_Accel.c:69) of variable 'tmp_43_2', DWT/DWT_Accel.c:69 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln68', DWT/DWT_Accel.c:68) of variable 'tmp_33', DWT/DWT_Accel.c:68 on array 'tempr', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_8_write_ln69', DWT/DWT_Accel.c:69) of variable 'tmp_43_3', DWT/DWT_Accel.c:69 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln68', DWT/DWT_Accel.c:68) of variable 'tmp_33', DWT/DWT_Accel.c:68 on array 'tempr', DWT/DWT_Accel.c:42.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.644 seconds; current allocated memory: 279.707 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.696 seconds; current allocated memory: 281.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.835 seconds; current allocated memory: 282.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 284.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 286.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 287.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.762 seconds; current allocated memory: 289.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 290.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.551 seconds; current allocated memory: 290.765 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 291.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_8_1_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_8_1_x_s'.
INFO: [HLS 200-111]  Elapsed time: 0.981 seconds; current allocated memory: 292.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'DWT_Accel_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'DWT_Accel_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_uitofp_32ns_32_6_1' to 'DWT_Accel_uitofp_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_color'.
INFO: [HLS 200-111]  Elapsed time: 40.268 seconds; current allocated memory: 295.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitofp_32ns_32_6_1' to 'DWT_Accel_sitofp_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_IR'.
INFO: [HLS 200-111]  Elapsed time: 47.466 seconds; current allocated memory: 298.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadd_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadd_64fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'DWT_Accel_dmul_64g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitodp_32ns_64_6_1' to 'DWT_Accel_sitodp_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadd_64fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitodp_hbi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter'.
INFO: [HLS 200-111]  Elapsed time: 33.737 seconds; current allocated memory: 302.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDWT'.
INFO: [HLS 200-111]  Elapsed time: 38.722 seconds; current allocated memory: 305.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DWT_Accel' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'a_0', 'a_1', 'a_2', 'a_4', 'a_5', 'a_6', 'a_7', 'b_0', 'b_1', 'b_2', 'b_3', 'b_4', 'b_5', 'b_6', 'b_7', 'c_0', 'c_1', 'c_2', 'c_3', 'c_4', 'c_5', 'c_6' and 'c_7' to AXI-Lite port CTL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_Accel'.
INFO: [HLS 200-111]  Elapsed time: 18.805 seconds; current allocated memory: 308.512 MB.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_row_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_col_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempc_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempc_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:05:02 . Memory (MB): peak = 410.730 ; gain = 344.621
INFO: [VHDL 208-304] Generating VHDL RTL for DWT_Accel.
INFO: [VLOG 209-307] Generating Verilog RTL for DWT_Accel.
INFO: [HLS 200-112] Total elapsed time: 301.945 seconds; peak allocated memory: 308.512 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file accelerator.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 184.309 ; gain = 117.699
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 184.309 ; gain = 117.699
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 187.551 ; gain = 120.941
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 218.562 ; gain = 151.953
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:241) in function 'IDWT' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:269) in function 'IDWT' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (DWT/DWT_Accel.c:190) in function 'Filter' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:135) in function 'DWT_IR' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.1' (DWT/DWT_Accel.c:163) in function 'DWT_IR' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:61) in function 'DWT_color' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:89) in function 'DWT_color' partially with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'a' (DWT/DWT_Accel.c:3) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'b' (DWT/DWT_Accel.c:3) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'c' (DWT/DWT_Accel.c:3) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'DWT_color' (DWT/DWT_Accel.c:76) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'DWT_IR' (DWT/DWT_Accel.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'IDWT' (DWT/DWT_Accel.c:256) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 282.418 ; gain = 215.809
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:233:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:261:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:228:16) in function 'IDWT' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (DWT/DWT_Accel.c:188:18) in function 'Filter'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:53:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:81:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:48:16) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:127:18) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:155:18) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:122:17) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.8[1 x [60 x [640 x i16]]]P.i32.i64.i64.i64' to 'aesl_mux_load.8[1 x ' (aesl_mux_load.8[1 x [60 x [640 x i16]]]P.i32.i64.i64.i64:1)
WARNING: [XFORM 203-631] Renaming function '__hls_fptoui_double_i16' to '__hls_fptoui_double_' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68:57)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:01:13 . Memory (MB): peak = 355.051 ; gain = 288.441
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DWT_Accel' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptoui_double_' to 'p_hls_fptoui_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_8_1_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'aesl_mux_load_8_1_x_s'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 73.839 seconds; current allocated memory: 299.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 299.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_17_write_ln69', DWT/DWT_Accel.c:69) of variable 'tmp_43', DWT/DWT_Accel.c:69 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln68', DWT/DWT_Accel.c:68) of variable 'tmp_41', DWT/DWT_Accel.c:68 on array 'tempr', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_18_write_ln69', DWT/DWT_Accel.c:69) of variable 'tmp_43_1', DWT/DWT_Accel.c:69 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln68', DWT/DWT_Accel.c:68) of variable 'tmp_41', DWT/DWT_Accel.c:68 on array 'tempr', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_18_write_ln69', DWT/DWT_Accel.c:69) of variable 'tmp_43_1', DWT/DWT_Accel.c:69 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln68', DWT/DWT_Accel.c:68) of variable 'tmp_41', DWT/DWT_Accel.c:68 on array 'tempr', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_19_write_ln69', DWT/DWT_Accel.c:69) of variable 'tmp_43_2', DWT/DWT_Accel.c:69 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln68', DWT/DWT_Accel.c:68) of variable 'tmp_41', DWT/DWT_Accel.c:68 on array 'tempr', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_24_write_ln69', DWT/DWT_Accel.c:69) of variable 'tmp_43_5', DWT/DWT_Accel.c:69 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln68', DWT/DWT_Accel.c:68) of variable 'tmp_41', DWT/DWT_Accel.c:68 on array 'tempr', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_26_write_ln69', DWT/DWT_Accel.c:69) of variable 'tmp_43_7', DWT/DWT_Accel.c:69 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln68', DWT/DWT_Accel.c:68) of variable 'tmp_41', DWT/DWT_Accel.c:68 on array 'tempr', DWT/DWT_Accel.c:42.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 27.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_17_write_ln97', DWT/DWT_Accel.c:97) of variable 'tmp_48', DWT/DWT_Accel.c:97 on array 'tempc', DWT/DWT_Accel.c:43 and 'store' operation ('tempc_addr_write_ln96', DWT/DWT_Accel.c:96) of variable 'tmp_46', DWT/DWT_Accel.c:96 on array 'tempc', DWT/DWT_Accel.c:43.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_18_write_ln97', DWT/DWT_Accel.c:97) of variable 'tmp_48_1', DWT/DWT_Accel.c:97 on array 'tempc', DWT/DWT_Accel.c:43 and 'store' operation ('tempc_addr_write_ln96', DWT/DWT_Accel.c:96) of variable 'tmp_46', DWT/DWT_Accel.c:96 on array 'tempc', DWT/DWT_Accel.c:43.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_18_write_ln97', DWT/DWT_Accel.c:97) of variable 'tmp_48_1', DWT/DWT_Accel.c:97 on array 'tempc', DWT/DWT_Accel.c:43 and 'store' operation ('tempc_addr_write_ln96', DWT/DWT_Accel.c:96) of variable 'tmp_46', DWT/DWT_Accel.c:96 on array 'tempc', DWT/DWT_Accel.c:43.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_19_write_ln97', DWT/DWT_Accel.c:97) of variable 'tmp_48_2', DWT/DWT_Accel.c:97 on array 'tempc', DWT/DWT_Accel.c:43 and 'store' operation ('tempc_addr_write_ln96', DWT/DWT_Accel.c:96) of variable 'tmp_46', DWT/DWT_Accel.c:96 on array 'tempc', DWT/DWT_Accel.c:43.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_24_write_ln97', DWT/DWT_Accel.c:97) of variable 'tmp_48_5', DWT/DWT_Accel.c:97 on array 'tempc', DWT/DWT_Accel.c:43 and 'store' operation ('tempc_addr_write_ln96', DWT/DWT_Accel.c:96) of variable 'tmp_46', DWT/DWT_Accel.c:96 on array 'tempc', DWT/DWT_Accel.c:43.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_26_write_ln97', DWT/DWT_Accel.c:97) of variable 'tmp_48_7', DWT/DWT_Accel.c:97 on array 'tempc', DWT/DWT_Accel.c:43 and 'store' operation ('tempc_addr_write_ln96', DWT/DWT_Accel.c:96) of variable 'tmp_46', DWT/DWT_Accel.c:96 on array 'tempc', DWT/DWT_Accel.c:43.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.471 seconds; current allocated memory: 301.737 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.476 seconds; current allocated memory: 304.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_27_write_ln143', DWT/DWT_Accel.c:143) of variable 'tmp_59', DWT/DWT_Accel.c:143 on array 'tempr', DWT/DWT_Accel.c:116 and 'store' operation ('tempr_addr_write_ln142', DWT/DWT_Accel.c:142) of variable 'tmp_57', DWT/DWT_Accel.c:142 on array 'tempr', DWT/DWT_Accel.c:116.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_28_write_ln143', DWT/DWT_Accel.c:143) of variable 'tmp_62_1', DWT/DWT_Accel.c:143 on array 'tempr', DWT/DWT_Accel.c:116 and 'store' operation ('tempr_addr_write_ln142', DWT/DWT_Accel.c:142) of variable 'tmp_57', DWT/DWT_Accel.c:142 on array 'tempr', DWT/DWT_Accel.c:116.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_28_write_ln143', DWT/DWT_Accel.c:143) of variable 'tmp_62_1', DWT/DWT_Accel.c:143 on array 'tempr', DWT/DWT_Accel.c:116 and 'store' operation ('tempr_addr_write_ln142', DWT/DWT_Accel.c:142) of variable 'tmp_57', DWT/DWT_Accel.c:142 on array 'tempr', DWT/DWT_Accel.c:116.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_29_write_ln143', DWT/DWT_Accel.c:143) of variable 'tmp_62_2', DWT/DWT_Accel.c:143 on array 'tempr', DWT/DWT_Accel.c:116 and 'store' operation ('tempr_addr_write_ln142', DWT/DWT_Accel.c:142) of variable 'tmp_57', DWT/DWT_Accel.c:142 on array 'tempr', DWT/DWT_Accel.c:116.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 0)
   between 'call' operation ('tmp_112', DWT/DWT_Accel.c:142) to 'aesl_mux_load_8_1_x_s' and 'call' operation ('tmp_81', DWT/DWT_Accel.c:142) to 'aesl_mux_load_8_1_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 145, distance = 1, offset = 0)
   between 'call' operation ('tmp_115', DWT/DWT_Accel.c:142) to 'aesl_mux_load_8_1_x_s' and 'call' operation ('tmp_81', DWT/DWT_Accel.c:142) to 'aesl_mux_load_8_1_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 153, distance = 1, offset = 0)
   between 'call' operation ('tmp_116', DWT/DWT_Accel.c:142) to 'aesl_mux_load_8_1_x_s' and 'call' operation ('tmp_81', DWT/DWT_Accel.c:142) to 'aesl_mux_load_8_1_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 157, distance = 1, offset = 0)
   between 'call' operation ('tmp_116', DWT/DWT_Accel.c:142) to 'aesl_mux_load_8_1_x_s' and 'call' operation ('tmp_81', DWT/DWT_Accel.c:142) to 'aesl_mux_load_8_1_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 158, distance = 1, offset = 0)
   between 'call' operation ('tmp_116', DWT/DWT_Accel.c:142) to 'aesl_mux_load_8_1_x_s' and 'call' operation ('tmp_81', DWT/DWT_Accel.c:142) to 'aesl_mux_load_8_1_x_s'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 159, Depth = 177.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_27_write_ln171', DWT/DWT_Accel.c:171) of variable 'tmp_55', DWT/DWT_Accel.c:171 on array 'tempc', DWT/DWT_Accel.c:117 and 'store' operation ('tempc_addr_write_ln170', DWT/DWT_Accel.c:170) of variable 'tmp_53', DWT/DWT_Accel.c:170 on array 'tempc', DWT/DWT_Accel.c:117.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_28_write_ln171', DWT/DWT_Accel.c:171) of variable 'tmp_55_1', DWT/DWT_Accel.c:171 on array 'tempc', DWT/DWT_Accel.c:117 and 'store' operation ('tempc_addr_write_ln170', DWT/DWT_Accel.c:170) of variable 'tmp_53', DWT/DWT_Accel.c:170 on array 'tempc', DWT/DWT_Accel.c:117.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_28_write_ln171', DWT/DWT_Accel.c:171) of variable 'tmp_55_1', DWT/DWT_Accel.c:171 on array 'tempc', DWT/DWT_Accel.c:117 and 'store' operation ('tempc_addr_write_ln170', DWT/DWT_Accel.c:170) of variable 'tmp_53', DWT/DWT_Accel.c:170 on array 'tempc', DWT/DWT_Accel.c:117.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_29_write_ln171', DWT/DWT_Accel.c:171) of variable 'tmp_55_2', DWT/DWT_Accel.c:171 on array 'tempc', DWT/DWT_Accel.c:117 and 'store' operation ('tempc_addr_write_ln170', DWT/DWT_Accel.c:170) of variable 'tmp_53', DWT/DWT_Accel.c:170 on array 'tempc', DWT/DWT_Accel.c:117.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_33_write_ln171', DWT/DWT_Accel.c:171) of variable 'tmp_55_5', DWT/DWT_Accel.c:171 on array 'tempc', DWT/DWT_Accel.c:117 and 'store' operation ('tempc_addr_write_ln170', DWT/DWT_Accel.c:170) of variable 'tmp_53', DWT/DWT_Accel.c:170 on array 'tempc', DWT/DWT_Accel.c:117.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_36_write_ln171', DWT/DWT_Accel.c:171) of variable 'tmp_55_7', DWT/DWT_Accel.c:171 on array 'tempc', DWT/DWT_Accel.c:117 and 'store' operation ('tempc_addr_write_ln170', DWT/DWT_Accel.c:170) of variable 'tmp_53', DWT/DWT_Accel.c:170 on array 'tempc', DWT/DWT_Accel.c:117.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 41.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.398 seconds; current allocated memory: 307.884 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.847 seconds; current allocated memory: 312.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptoui_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '__hls_fptoui_double_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.425 seconds; current allocated memory: 313.161 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 313.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'B_0' (DWT/DWT_Accel.c:208) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 24, Depth = 58.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.587 seconds; current allocated memory: 316.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.049ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_34', DWT/DWT_Accel.c:208) (10 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.744 seconds; current allocated memory: 320.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_8_write_ln248', DWT/DWT_Accel.c:248) of variable 'tmp_9_1', DWT/DWT_Accel.c:248 on array 'tempc', DWT/DWT_Accel.c:223 and 'store' operation ('tempc_addr_write_ln248', DWT/DWT_Accel.c:248) of variable 'tmp_9', DWT/DWT_Accel.c:248 on array 'tempc', DWT/DWT_Accel.c:223.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_10_write_ln248', DWT/DWT_Accel.c:248) of variable 'tmp_9_2', DWT/DWT_Accel.c:248 on array 'tempc', DWT/DWT_Accel.c:223 and 'store' operation ('tempc_addr_write_ln248', DWT/DWT_Accel.c:248) of variable 'tmp_9', DWT/DWT_Accel.c:248 on array 'tempc', DWT/DWT_Accel.c:223.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_3_write_ln248', DWT/DWT_Accel.c:248) of variable 'tmp_9_3', DWT/DWT_Accel.c:248 on array 'tempc', DWT/DWT_Accel.c:223 and 'store' operation ('tempc_addr_write_ln248', DWT/DWT_Accel.c:248) of variable 'tmp_9', DWT/DWT_Accel.c:248 on array 'tempc', DWT/DWT_Accel.c:223.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_4_write_ln248', DWT/DWT_Accel.c:248) of variable 'tmp_9_4', DWT/DWT_Accel.c:248 on array 'tempc', DWT/DWT_Accel.c:223 and 'store' operation ('tempc_addr_write_ln248', DWT/DWT_Accel.c:248) of variable 'tmp_9', DWT/DWT_Accel.c:248 on array 'tempc', DWT/DWT_Accel.c:223.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_7_write_ln248', DWT/DWT_Accel.c:248) of variable 'tmp_9_7', DWT/DWT_Accel.c:248 on array 'tempc', DWT/DWT_Accel.c:223 and 'store' operation ('tempc_addr_write_ln248', DWT/DWT_Accel.c:248) of variable 'tmp_9', DWT/DWT_Accel.c:248 on array 'tempc', DWT/DWT_Accel.c:223.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 23.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('row_load_8', DWT/DWT_Accel.c:276) on array 'row', DWT/DWT_Accel.c:220 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'row'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 23.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.743 seconds; current allocated memory: 322.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.349 seconds; current allocated memory: 326.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.179 seconds; current allocated memory: 326.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.117 seconds; current allocated memory: 327.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_8_1_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_8_1_x_s'.
INFO: [HLS 200-111]  Elapsed time: 1.035 seconds; current allocated memory: 328.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'DWT_Accel_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'DWT_Accel_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_uitofp_32ns_32_6_1' to 'DWT_Accel_uitofp_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_color'.
INFO: [HLS 200-111]  Elapsed time: 35.434 seconds; current allocated memory: 333.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitofp_32ns_32_6_1' to 'DWT_Accel_sitofp_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_IR'.
INFO: [HLS 200-111]  Elapsed time: 68.151 seconds; current allocated memory: 346.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptoui_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptoui_double_s'.
INFO: [HLS 200-111]  Elapsed time: 72.162 seconds; current allocated memory: 347.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadd_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadd_64fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'DWT_Accel_dmul_64g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitodp_32ns_64_6_1' to 'DWT_Accel_sitodp_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadd_64fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitodp_hbi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter'.
INFO: [HLS 200-111]  Elapsed time: 1.151 seconds; current allocated memory: 356.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDWT'.
INFO: [HLS 200-111]  Elapsed time: 88.473 seconds; current allocated memory: 361.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DWT_Accel' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'a_0', 'a_1', 'a_2', 'a_3', 'a_5', 'a_6', 'a_7', 'b_0', 'b_1', 'b_2', 'b_3', 'b_4', 'b_5', 'b_6', 'b_7', 'c_0', 'c_1', 'c_2', 'c_3', 'c_4', 'c_5', 'c_6' and 'c_7' to AXI-Lite port CTL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_Accel'.
INFO: [HLS 200-111]  Elapsed time: 34.509 seconds; current allocated memory: 364.919 MB.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_row_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_col_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempc_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempc_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:07:21 . Memory (MB): peak = 507.574 ; gain = 440.965
INFO: [VHDL 208-304] Generating VHDL RTL for DWT_Accel.
INFO: [VLOG 209-307] Generating Verilog RTL for DWT_Accel.
INFO: [HLS 200-112] Total elapsed time: 440.992 seconds; peak allocated memory: 364.919 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file accelerator.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.348 ; gain = 118.008
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.348 ; gain = 118.008
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 187.285 ; gain = 120.945
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 216.773 ; gain = 150.434
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:241) in function 'IDWT' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:269) in function 'IDWT' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (DWT/DWT_Accel.c:190) in function 'Filter' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:135) in function 'DWT_IR' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.1' (DWT/DWT_Accel.c:163) in function 'DWT_IR' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:61) in function 'DWT_color' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:89) in function 'DWT_color' partially with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'a' (DWT/DWT_Accel.c:3) in dimension 2 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'b' (DWT/DWT_Accel.c:3) in dimension 2 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'c' (DWT/DWT_Accel.c:3) in dimension 2 with a block factor 8.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'DWT_color' (DWT/DWT_Accel.c:76) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'DWT_IR' (DWT/DWT_Accel.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'IDWT' (DWT/DWT_Accel.c:256) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 282.934 ; gain = 216.594
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:233:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:261:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:228:16) in function 'IDWT' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (DWT/DWT_Accel.c:188:18) in function 'Filter'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:53:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:81:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:48:16) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:127:18) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:155:18) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:122:17) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.8[1 x [60 x [640 x i16]]]P.i32.i64.i64.i64' to 'aesl_mux_load.8[1 x ' (aesl_mux_load.8[1 x [60 x [640 x i16]]]P.i32.i64.i64.i64:1)
WARNING: [XFORM 203-631] Renaming function '__hls_fptoui_double_i16' to '__hls_fptoui_double_' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68:57)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:30:20 ; elapsed = 00:39:06 . Memory (MB): peak = 377.773 ; gain = 311.434
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DWT_Accel' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptoui_double_' to 'p_hls_fptoui_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_8_1_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'aesl_mux_load_8_1_x_s'.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'empty_19' (aesl_mux_load.8[1 x [60 x [640 x i16]]]P.i32.i64.i64.i64:20) within the first cycle (II = 1).
Please consider increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'empty_19' (aesl_mux_load.8[1 x [60 x [640 x i16]]]P.i32.i64.i64.i64:20) within the first 2 cycles (II = 2).
Please consider increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'empty_19' (aesl_mux_load.8[1 x [60 x [640 x i16]]]P.i32.i64.i64.i64:20) within the first 3 cycles (II = 3).
Please consider increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'empty_19' (aesl_mux_load.8[1 x [60 x [640 x i16]]]P.i32.i64.i64.i64:20) within the first 4 cycles (II = 4).
Please consider increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'empty_19' (aesl_mux_load.8[1 x [60 x [640 x i16]]]P.i32.i64.i64.i64:20) within the first 7 cycles (II = 7).
Please consider increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'empty_19' (aesl_mux_load.8[1 x [60 x [640 x i16]]]P.i32.i64.i64.i64:20) within the first 8 cycles (II = 8).
Please consider increasing the target initiation interval of the pipeline.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2350.47 seconds; current allocated memory: 419.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 420.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_17_write_ln69', DWT/DWT_Accel.c:69) of variable 'tmp_43', DWT/DWT_Accel.c:69 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln68', DWT/DWT_Accel.c:68) of variable 'tmp_41', DWT/DWT_Accel.c:68 on array 'tempr', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_18_write_ln69', DWT/DWT_Accel.c:69) of variable 'tmp_43_1', DWT/DWT_Accel.c:69 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln68', DWT/DWT_Accel.c:68) of variable 'tmp_41', DWT/DWT_Accel.c:68 on array 'tempr', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_18_write_ln69', DWT/DWT_Accel.c:69) of variable 'tmp_43_1', DWT/DWT_Accel.c:69 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln68', DWT/DWT_Accel.c:68) of variable 'tmp_41', DWT/DWT_Accel.c:68 on array 'tempr', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_19_write_ln69', DWT/DWT_Accel.c:69) of variable 'tmp_43_2', DWT/DWT_Accel.c:69 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln68', DWT/DWT_Accel.c:68) of variable 'tmp_41', DWT/DWT_Accel.c:68 on array 'tempr', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_24_write_ln69', DWT/DWT_Accel.c:69) of variable 'tmp_43_5', DWT/DWT_Accel.c:69 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln68', DWT/DWT_Accel.c:68) of variable 'tmp_41', DWT/DWT_Accel.c:68 on array 'tempr', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_26_write_ln69', DWT/DWT_Accel.c:69) of variable 'tmp_43_7', DWT/DWT_Accel.c:69 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln68', DWT/DWT_Accel.c:68) of variable 'tmp_41', DWT/DWT_Accel.c:68 on array 'tempr', DWT/DWT_Accel.c:42.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 27.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_17_write_ln97', DWT/DWT_Accel.c:97) of variable 'tmp_48', DWT/DWT_Accel.c:97 on array 'tempc', DWT/DWT_Accel.c:43 and 'store' operation ('tempc_addr_write_ln96', DWT/DWT_Accel.c:96) of variable 'tmp_46', DWT/DWT_Accel.c:96 on array 'tempc', DWT/DWT_Accel.c:43.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_18_write_ln97', DWT/DWT_Accel.c:97) of variable 'tmp_48_1', DWT/DWT_Accel.c:97 on array 'tempc', DWT/DWT_Accel.c:43 and 'store' operation ('tempc_addr_write_ln96', DWT/DWT_Accel.c:96) of variable 'tmp_46', DWT/DWT_Accel.c:96 on array 'tempc', DWT/DWT_Accel.c:43.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_18_write_ln97', DWT/DWT_Accel.c:97) of variable 'tmp_48_1', DWT/DWT_Accel.c:97 on array 'tempc', DWT/DWT_Accel.c:43 and 'store' operation ('tempc_addr_write_ln96', DWT/DWT_Accel.c:96) of variable 'tmp_46', DWT/DWT_Accel.c:96 on array 'tempc', DWT/DWT_Accel.c:43.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_19_write_ln97', DWT/DWT_Accel.c:97) of variable 'tmp_48_2', DWT/DWT_Accel.c:97 on array 'tempc', DWT/DWT_Accel.c:43 and 'store' operation ('tempc_addr_write_ln96', DWT/DWT_Accel.c:96) of variable 'tmp_46', DWT/DWT_Accel.c:96 on array 'tempc', DWT/DWT_Accel.c:43.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_24_write_ln97', DWT/DWT_Accel.c:97) of variable 'tmp_48_5', DWT/DWT_Accel.c:97 on array 'tempc', DWT/DWT_Accel.c:43 and 'store' operation ('tempc_addr_write_ln96', DWT/DWT_Accel.c:96) of variable 'tmp_46', DWT/DWT_Accel.c:96 on array 'tempc', DWT/DWT_Accel.c:43.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_26_write_ln97', DWT/DWT_Accel.c:97) of variable 'tmp_48_7', DWT/DWT_Accel.c:97 on array 'tempc', DWT/DWT_Accel.c:43 and 'store' operation ('tempc_addr_write_ln96', DWT/DWT_Accel.c:96) of variable 'tmp_46', DWT/DWT_Accel.c:96 on array 'tempc', DWT/DWT_Accel.c:43.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.609 seconds; current allocated memory: 422.717 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.614 seconds; current allocated memory: 426.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_31_write_ln143', DWT/DWT_Accel.c:143) of variable 'tmp_62_4', DWT/DWT_Accel.c:143 on array 'tempr', DWT/DWT_Accel.c:116 and 'store' operation ('tempr_addr_write_ln142', DWT/DWT_Accel.c:142) of variable 'tmp_60', DWT/DWT_Accel.c:142 on array 'tempr', DWT/DWT_Accel.c:116.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_33_write_ln143', DWT/DWT_Accel.c:143) of variable 'tmp_62_5', DWT/DWT_Accel.c:143 on array 'tempr', DWT/DWT_Accel.c:116 and 'store' operation ('tempr_addr_write_ln142', DWT/DWT_Accel.c:142) of variable 'tmp_60', DWT/DWT_Accel.c:142 on array 'tempr', DWT/DWT_Accel.c:116.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_33_write_ln143', DWT/DWT_Accel.c:143) of variable 'tmp_62_5', DWT/DWT_Accel.c:143 on array 'tempr', DWT/DWT_Accel.c:116 and 'store' operation ('tempr_addr_write_ln142', DWT/DWT_Accel.c:142) of variable 'tmp_60', DWT/DWT_Accel.c:142 on array 'tempr', DWT/DWT_Accel.c:116.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_35_write_ln143', DWT/DWT_Accel.c:143) of variable 'tmp_62_6', DWT/DWT_Accel.c:143 on array 'tempr', DWT/DWT_Accel.c:116 and 'store' operation ('tempr_addr_write_ln142', DWT/DWT_Accel.c:142) of variable 'tmp_60', DWT/DWT_Accel.c:142 on array 'tempr', DWT/DWT_Accel.c:116.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 134, distance = 1, offset = 0)
   between 'call' operation ('tmp_154', DWT/DWT_Accel.c:142) to 'aesl_mux_load_8_1_x_s' and 'call' operation ('tmp_124', DWT/DWT_Accel.c:142) to 'aesl_mux_load_8_1_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 149, distance = 1, offset = 0)
   between 'call' operation ('tmp_158', DWT/DWT_Accel.c:142) to 'aesl_mux_load_8_1_x_s' and 'call' operation ('tmp_124', DWT/DWT_Accel.c:142) to 'aesl_mux_load_8_1_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 156, distance = 1, offset = 0)
   between 'call' operation ('tmp_158', DWT/DWT_Accel.c:142) to 'aesl_mux_load_8_1_x_s' and 'call' operation ('tmp_124', DWT/DWT_Accel.c:142) to 'aesl_mux_load_8_1_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 158, distance = 1, offset = 0)
   between 'call' operation ('tmp_158', DWT/DWT_Accel.c:142) to 'aesl_mux_load_8_1_x_s' and 'call' operation ('tmp_124', DWT/DWT_Accel.c:142) to 'aesl_mux_load_8_1_x_s'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 159, Depth = 177.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_31_write_ln171', DWT/DWT_Accel.c:171) of variable 'tmp_55_4', DWT/DWT_Accel.c:171 on array 'tempc', DWT/DWT_Accel.c:117 and 'store' operation ('tempc_addr_write_ln170', DWT/DWT_Accel.c:170) of variable 'tmp_53', DWT/DWT_Accel.c:170 on array 'tempc', DWT/DWT_Accel.c:117.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_33_write_ln171', DWT/DWT_Accel.c:171) of variable 'tmp_55_5', DWT/DWT_Accel.c:171 on array 'tempc', DWT/DWT_Accel.c:117 and 'store' operation ('tempc_addr_write_ln170', DWT/DWT_Accel.c:170) of variable 'tmp_53', DWT/DWT_Accel.c:170 on array 'tempc', DWT/DWT_Accel.c:117.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_33_write_ln171', DWT/DWT_Accel.c:171) of variable 'tmp_55_5', DWT/DWT_Accel.c:171 on array 'tempc', DWT/DWT_Accel.c:117 and 'store' operation ('tempc_addr_write_ln170', DWT/DWT_Accel.c:170) of variable 'tmp_53', DWT/DWT_Accel.c:170 on array 'tempc', DWT/DWT_Accel.c:117.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_35_write_ln171', DWT/DWT_Accel.c:171) of variable 'tmp_55_6', DWT/DWT_Accel.c:171 on array 'tempc', DWT/DWT_Accel.c:117 and 'store' operation ('tempc_addr_write_ln170', DWT/DWT_Accel.c:170) of variable 'tmp_53', DWT/DWT_Accel.c:170 on array 'tempc', DWT/DWT_Accel.c:117.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 134, distance = 1, offset = 0)
   between 'call' operation ('tmp_160', DWT/DWT_Accel.c:170) to 'aesl_mux_load_8_1_x_s' and 'call' operation ('tmp_128', DWT/DWT_Accel.c:170) to 'aesl_mux_load_8_1_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 149, distance = 1, offset = 0)
   between 'call' operation ('tmp_162', DWT/DWT_Accel.c:170) to 'aesl_mux_load_8_1_x_s' and 'call' operation ('tmp_128', DWT/DWT_Accel.c:170) to 'aesl_mux_load_8_1_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 156, distance = 1, offset = 0)
   between 'call' operation ('tmp_162', DWT/DWT_Accel.c:170) to 'aesl_mux_load_8_1_x_s' and 'call' operation ('tmp_128', DWT/DWT_Accel.c:170) to 'aesl_mux_load_8_1_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 158, distance = 1, offset = 0)
   between 'call' operation ('tmp_162', DWT/DWT_Accel.c:170) to 'aesl_mux_load_8_1_x_s' and 'call' operation ('tmp_128', DWT/DWT_Accel.c:170) to 'aesl_mux_load_8_1_x_s'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 159, Depth = 189.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.219 seconds; current allocated memory: 429.596 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.093 seconds; current allocated memory: 436.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptoui_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '__hls_fptoui_double_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.746 seconds; current allocated memory: 436.974 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 437.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Filter' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0)
   between 'call' operation ('tmp_56', DWT/DWT_Accel.c:204) to 'aesl_mux_load_8_1_x_s' and 'call' operation ('tmp_47', DWT/DWT_Accel.c:204) to 'aesl_mux_load_8_1_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'Filter' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 0)
   between 'call' operation ('tmp_56', DWT/DWT_Accel.c:204) to 'aesl_mux_load_8_1_x_s' and 'call' operation ('tmp_47', DWT/DWT_Accel.c:204) to 'aesl_mux_load_8_1_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'Filter' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0)
   between 'call' operation ('tmp_56', DWT/DWT_Accel.c:204) to 'aesl_mux_load_8_1_x_s' and 'call' operation ('tmp_47', DWT/DWT_Accel.c:204) to 'aesl_mux_load_8_1_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'Filter' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 0)
   between 'call' operation ('tmp_56', DWT/DWT_Accel.c:204) to 'aesl_mux_load_8_1_x_s' and 'call' operation ('tmp_47', DWT/DWT_Accel.c:204) to 'aesl_mux_load_8_1_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'Filter' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 73, distance = 1, offset = 0)
   between 'call' operation ('tmp_110', DWT/DWT_Accel.c:204) to 'aesl_mux_load_8_1_x_s' and 'call' operation ('tmp_47', DWT/DWT_Accel.c:204) to 'aesl_mux_load_8_1_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'Filter' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 76, distance = 1, offset = 0)
   between 'call' operation ('tmp_110', DWT/DWT_Accel.c:204) to 'aesl_mux_load_8_1_x_s' and 'call' operation ('tmp_47', DWT/DWT_Accel.c:204) to 'aesl_mux_load_8_1_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'Filter' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'call' operation ('tmp_110', DWT/DWT_Accel.c:204) to 'aesl_mux_load_8_1_x_s' and 'call' operation ('tmp_47', DWT/DWT_Accel.c:204) to 'aesl_mux_load_8_1_x_s'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 79, Depth = 117.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.902 seconds; current allocated memory: 459.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.42 seconds; current allocated memory: 473.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_8_write_ln248', DWT/DWT_Accel.c:248) of variable 'tmp_9_1', DWT/DWT_Accel.c:248 on array 'tempc', DWT/DWT_Accel.c:223 and 'store' operation ('tempc_addr_write_ln248', DWT/DWT_Accel.c:248) of variable 'tmp_9', DWT/DWT_Accel.c:248 on array 'tempc', DWT/DWT_Accel.c:223.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_10_write_ln248', DWT/DWT_Accel.c:248) of variable 'tmp_9_2', DWT/DWT_Accel.c:248 on array 'tempc', DWT/DWT_Accel.c:223 and 'store' operation ('tempc_addr_write_ln248', DWT/DWT_Accel.c:248) of variable 'tmp_9', DWT/DWT_Accel.c:248 on array 'tempc', DWT/DWT_Accel.c:223.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_3_write_ln248', DWT/DWT_Accel.c:248) of variable 'tmp_9_3', DWT/DWT_Accel.c:248 on array 'tempc', DWT/DWT_Accel.c:223 and 'store' operation ('tempc_addr_write_ln248', DWT/DWT_Accel.c:248) of variable 'tmp_9', DWT/DWT_Accel.c:248 on array 'tempc', DWT/DWT_Accel.c:223.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_4_write_ln248', DWT/DWT_Accel.c:248) of variable 'tmp_9_4', DWT/DWT_Accel.c:248 on array 'tempc', DWT/DWT_Accel.c:223 and 'store' operation ('tempc_addr_write_ln248', DWT/DWT_Accel.c:248) of variable 'tmp_9', DWT/DWT_Accel.c:248 on array 'tempc', DWT/DWT_Accel.c:223.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_7_write_ln248', DWT/DWT_Accel.c:248) of variable 'tmp_9_7', DWT/DWT_Accel.c:248 on array 'tempc', DWT/DWT_Accel.c:223 and 'store' operation ('tempc_addr_write_ln248', DWT/DWT_Accel.c:248) of variable 'tmp_9', DWT/DWT_Accel.c:248 on array 'tempc', DWT/DWT_Accel.c:223.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 23.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('row_load_8', DWT/DWT_Accel.c:276) on array 'row', DWT/DWT_Accel.c:220 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'row'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 23.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.37 seconds; current allocated memory: 475.693 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.698 seconds; current allocated memory: 479.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.591 seconds; current allocated memory: 479.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.735 seconds; current allocated memory: 480.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_8_1_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_8_1_x_s'.
INFO: [HLS 200-111]  Elapsed time: 0.799 seconds; current allocated memory: 481.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'DWT_Accel_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'DWT_Accel_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_uitofp_32ns_32_6_1' to 'DWT_Accel_uitofp_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_color'.
INFO: [HLS 200-111]  Elapsed time: 20.569 seconds; current allocated memory: 487.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitofp_32ns_32_6_1' to 'DWT_Accel_sitofp_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_urem_9ns_7ns_6_13_1' to 'DWT_Accel_urem_9nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_mul_mul_11ns_9ns_20_1_1' to 'DWT_Accel_mul_mulg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_mul_mulg8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_urem_9nfYi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_IR'.
INFO: [HLS 200-111]  Elapsed time: 40.455 seconds; current allocated memory: 511.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptoui_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptoui_double_s'.
INFO: [HLS 200-111]  Elapsed time: 43.951 seconds; current allocated memory: 511.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadd_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadd_64hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'DWT_Accel_dmul_64ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitodp_32ns_64_6_1' to 'DWT_Accel_sitodp_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_urem_9ns_7ns_9_13_1' to 'DWT_Accel_urem_9nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_mul_mul_9ns_11ns_20_1_1' to 'DWT_Accel_mul_mullbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadd_64hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_mul_mulg8j': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_mul_mullbW': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitodp_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_urem_9nkbM': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter'.
INFO: [HLS 200-111]  Elapsed time: 2.348 seconds; current allocated memory: 545.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDWT'.
INFO: [HLS 200-111]  Elapsed time: 163.682 seconds; current allocated memory: 552.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DWT_Accel' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'a_0', 'a_1', 'a_2', 'a_3', 'a_5', 'a_6', 'a_7', 'b_0', 'b_1', 'b_2', 'b_3', 'b_4', 'b_5', 'b_6', 'b_7', 'c_0', 'c_1', 'c_2', 'c_3', 'c_4', 'c_5', 'c_6' and 'c_7' to AXI-Lite port CTL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_Accel'.
INFO: [HLS 200-111]  Elapsed time: 39.139 seconds; current allocated memory: 555.263 MB.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_row_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_col_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempc_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'DWT_Accel_urem_9nfYi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'DWT_Accel_urem_9nkbM_div'
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempc_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:30:59 ; elapsed = 00:45:18 . Memory (MB): peak = 951.848 ; gain = 885.508
INFO: [VHDL 208-304] Generating VHDL RTL for DWT_Accel.
INFO: [VLOG 209-307] Generating Verilog RTL for DWT_Accel.
INFO: [HLS 200-112] Total elapsed time: 2718.54 seconds; peak allocated memory: 555.263 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file accelerator.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 184.727 ; gain = 118.156
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 184.727 ; gain = 118.156
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 187.816 ; gain = 121.246
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:45 . Memory (MB): peak = 215.016 ; gain = 148.445
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (DWT/DWT_Accel.c:236) in function 'IDWT' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1.2' (DWT/DWT_Accel.c:244) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.2' (DWT/DWT_Accel.c:244) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (DWT/DWT_Accel.c:265) in function 'IDWT' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.row.gep.C' (DWT/DWT_Accel.c:273) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.2' (DWT/DWT_Accel.c:274) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.2.2' (DWT/DWT_Accel.c:274) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (DWT/DWT_Accel.c:130) in function 'DWT_IR' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.row.gep.B' (DWT/DWT_Accel.c:134) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1.2' (DWT/DWT_Accel.c:136) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.2' (DWT/DWT_Accel.c:136) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (DWT/DWT_Accel.c:157) in function 'DWT_IR' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1' (DWT/DWT_Accel.c:165) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.2.1' (DWT/DWT_Accel.c:165) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (DWT/DWT_Accel.c:53) in function 'DWT_color' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.row.gep.A' (DWT/DWT_Accel.c:61) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1.2' (DWT/DWT_Accel.c:62) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1.2' (DWT/DWT_Accel.c:62) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (DWT/DWT_Accel.c:83) in function 'DWT_color' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.2' (DWT/DWT_Accel.c:91) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.2.2' (DWT/DWT_Accel.c:91) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (DWT/DWT_Accel.c:240) in function 'IDWT' completely with a factor of 480.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:244) in function 'IDWT' completely with a factor of 480.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (DWT/DWT_Accel.c:256) in function 'IDWT' completely with a factor of 480.
INFO: [HLS 200-489] Unrolling loop 'memcpy.row.gep.C' (DWT/DWT_Accel.c:273) in function 'IDWT' completely with a factor of 640.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:274) in function 'IDWT' completely with a factor of 640.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3' (DWT/DWT_Accel.c:286) in function 'IDWT' completely with a factor of 640.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (DWT/DWT_Accel.c:193) in function 'Filter' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'memcpy.row.gep.B' (DWT/DWT_Accel.c:134) in function 'DWT_IR' completely with a factor of 640.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:136) in function 'DWT_IR' completely with a factor of 320.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (DWT/DWT_Accel.c:148) in function 'DWT_IR' completely with a factor of 640.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (DWT/DWT_Accel.c:165) in function 'DWT_IR' completely with a factor of 480.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:177) in function 'DWT_IR' completely with a factor of 480.
INFO: [HLS 200-489] Unrolling loop 'memcpy.row.gep.A' (DWT/DWT_Accel.c:61) in function 'DWT_color' completely with a factor of 640.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:62) in function 'DWT_color' completely with a factor of 320.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (DWT/DWT_Accel.c:74) in function 'DWT_color' completely with a factor of 640.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (DWT/DWT_Accel.c:87) in function 'DWT_color' completely with a factor of 480.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:91) in function 'DWT_color' completely with a factor of 480.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3' (DWT/DWT_Accel.c:103) in function 'DWT_color' completely with a factor of 480.
INFO: [XFORM 203-101] Partitioning array 'a' (DWT/DWT_Accel.c:3) in dimension 2 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'b' (DWT/DWT_Accel.c:3) in dimension 2 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'c' (DWT/DWT_Accel.c:3) in dimension 2 with a block factor 8.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (DWT/DWT_Accel.c:268:11) to (DWT/DWT_Accel.c:278:2) in function 'IDWT'... converting 5761 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (DWT/DWT_Accel.c:56:5) to (DWT/DWT_Accel.c:66:2) in function 'DWT_color'... converting 5761 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (DWT/DWT_Accel.c:133:6) to (DWT/DWT_Accel.c:140:2) in function 'DWT_IR'... converting 5761 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:26:31 ; elapsed = 01:02:27 . Memory (MB): peak = 983.996 ; gain = 917.426
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:231:16) in function 'IDWT' : 

more than ==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file accelerator.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from DWT/DWT_Accel.c:1:
DWT/DWT_Accel.c:3:6: error: conflicting types for 'DWT_Accel'
void DWT_Accel(unsigned char a[1][480][640], unsigned char b[1][480][640], unsigned char c[1][480][640])
     ^
DWT/DWT_Accel.h:1:6: note: previous declaration is here
void DWT_Accel(unsigned short a[1][480][640], unsigned short b[1][480][640], unsigned short c[1][480][640]);
     ^
In file included from DWT/DWT_Accel.c:1:
DWT/DWT_Accel.c:14:12: warning: incompatible pointer types passing 'unsigned char (*)[480][640]' to parameter of type 'unsigned short (*)[480][640]' [-Wincompatible-pointer-types]
 DWT_color(a);
           ^
DWT/DWT_Accel.h:5:31: note: passing argument to parameter 'A' here
void DWT_color(unsigned short A[1][480][640]);
                              ^
In file included from DWT/DWT_Accel.c:1:
DWT/DWT_Accel.c:15:9: warning: incompatible pointer types passing 'unsigned char (*)[480][640]' to parameter of type 'unsigned short (*)[480][640]' [-Wincompatible-pointer-types]
 DWT_IR(b);
        ^
DWT/DWT_Accel.h:6:28: note: passing argument to parameter 'B' here
void DWT_IR(unsigned short B[1][480][640]);
                           ^
In file included from DWT/DWT_Accel.c:1:
DWT/DWT_Accel.c:16:9: warning: incompatible pointer types passing 'unsigned char (*)[480][640]' to parameter of type 'unsigned short (*)[480][640]' [-Wincompatible-pointer-types]
 Filter(a, b, c);
        ^
DWT/DWT_Accel.h:7:28: note: passing argument to parameter 'A' here
void Filter(unsigned short A[1][480][640],unsigned short B[1][480][640],unsigned short C[1][480][640]);
                           ^
In file included from DWT/DWT_Accel.c:1:
DWT/DWT_Accel.c:16:12: warning: incompatible pointer types passing 'unsigned char (*)[480][640]' to parameter of type 'unsigned short (*)[480][640]' [-Wincompatible-pointer-types]
 Filter(a, b, c);
           ^
DWT/DWT_Accel.h:7:58: note: passing argument to parameter 'B' here
void Filter(unsigned short A[1][480][640],unsigned short B[1][480][640],unsigned short C[1][480][640]);
                                                         ^
In file included from DWT/DWT_Accel.c:1:
DWT/DWT_Accel.c:16:15: warning: incompatible pointer types passing 'unsigned char (*)[480][640]' to parameter of type 'unsigned short (*)[480][640]' [-Wincompatible-pointer-types]
 Filter(a, b, c);
              ^
DWT/DWT_Accel.h:7:88: note: passing argument to parameter 'C' here
void Filter(unsigned short A[1][480][640],unsigned short B[1][480][640],unsigned short C[1][480][640]);
                                                                                       ^
In file included from DWT/DWT_Accel.c:1:
DWT/DWT_Accel.c:17:7: warning: incompatible pointer types passing 'unsigned char (*)[480][640]' to parameter of type 'unsigned short (*)[480][640]' [-Wincompatible-pointer-types]
 IDWT(c);
      ^
DWT/DWT_Accel.h:8:27: note: passing argument to parameter 'C' here
void IDWT (unsigned short C[1][480][640]);
                          ^
In file included from DWT/DWT_Accel.c:1:
DWT/DWT_Accel.c:23:6: error: conflicting types for 'read_color'
void read_color(unsigned char a[1][480][640], unsigned char A_buffer[1][480][640])
     ^
DWT/DWT_Accel.h:2:6: note: previous declaration is here
void read_color(unsigned short a[1][480][640], unsigned short A_buffer[1][480][640]);
     ^
In file included from DWT/DWT_Accel.c:1:
DWT/DWT_Accel.c:28:6: error: conflicting types for 'read_IR'
void read_IR(unsigned char b[1][480][640], unsigned char B_buffer[1][480][640])
     ^
DWT/DWT_Accel.h:3:6: note: previous declaration is here
void read_IR(unsigned short b[1][480][640], unsigned short B_buffer[1][480][640]);
     ^
In file included from DWT/DWT_Accel.c:1:
DWT/DWT_Accel.c:33:6: error: conflicting types for 'write_image'
void write_image(unsigned char C_buffer[1][480][640], unsigned char c[1][480][640])
     ^
DWT/DWT_Accel.h:4:6: note: previous declaration is here
void write_image(unsigned short C_buffer[1][480][640], unsigned short c[1][480][640]);
     ^
In file included from DWT/DWT_Accel.c:1:
DWT/DWT_Accel.c:38:6: error: conflicting types for 'DWT_color'
void DWT_color(unsigned char A[1][480][640])
     ^
DWT/DWT_Accel.h:5:6: note: previous declaration is here
void DWT_color(unsigned short A[1][480][640]);
     ^
In file included from DWT/DWT_Accel.c:1:
DWT/DWT_Accel.c:113:6: error: conflicting types for 'DWT_IR'
void DWT_IR(unsigned char B[1][480][640])
     ^
DWT/DWT_Accel.h:6:6: note: previous declaration is here
void DWT_IR(unsigned short B[1][480][640]);
     ^
In file included from DWT/DWT_Accel.c:1:
DWT/DWT_Accel.c:190:6: error: conflicting types for 'Filter'
void Filter(unsigned char A[1][480][640],unsigned char B[1][480][640],unsigned char C[1][480][640])
     ^
DWT/DWT_Accel.h:7:6: note: previous declaration is here
void Filter(unsigned short A[1][480][640],unsigned short B[1][480][640],unsigned short C[1][480][640]);
     ^
In file included from DWT/DWT_Accel.c:1:
DWT/DWT_Accel.c:222:6: error: conflicting types for 'IDWT'
void IDWT (unsigned char C[1][480][640])
     ^
DWT/DWT_Accel.h:8:6: note: previous declaration is here
void IDWT (unsigned short C[1][480][640]);
     ^
6 warnings and 8 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file accelerator.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 183.918 ; gain = 117.297
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 183.918 ; gain = 117.297
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 187.637 ; gain = 121.016
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<signed char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, float>' into '__hls_fptosi_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i8' into 'IDWT' (DWT/DWT_Accel.c:271) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 218.754 ; gain = 152.133
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (DWT/DWT_Accel.c:158) in function 'DWT_IR' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1' (DWT/DWT_Accel.c:166) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.2.1' (DWT/DWT_Accel.c:166) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:245) in function 'IDWT' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:274) in function 'IDWT' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (DWT/DWT_Accel.c:194) in function 'Filter' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:138) in function 'DWT_IR' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (DWT/DWT_Accel.c:166) in function 'DWT_IR' completely with a factor of 480.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:178) in function 'DWT_IR' completely with a factor of 480.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:62) in function 'DWT_color' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:90) in function 'DWT_color' partially with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'a' (DWT/DWT_Accel.c:3) in dimension 2 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'b' (DWT/DWT_Accel.c:3) in dimension 2 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'c' (DWT/DWT_Accel.c:3) in dimension 2 with a block factor 8.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'DWT_color' (DWT/DWT_Accel.c:77) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<signed char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, float>' into '__hls_fptosi_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'IDWT' (DWT/DWT_Accel.c:260) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i8' into 'IDWT' (DWT/DWT_Accel.c:271) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:40 . Memory (MB): peak = 310.371 ; gain = 243.750
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:237:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:265:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:232:16) in function 'IDWT' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (DWT/DWT_Accel.c:192:18) in function 'Filter'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:53:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:82:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:48:16) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:128:18) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:123:17) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.8[1 x [60 x [640 x i8]]]P.i32.i64.i64.i64' to 'aesl_mux_load.8[1 x ' (aesl_mux_load.8[1 x [60 x [640 x i8]]]P.i32.i64.==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file accelerator.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 185.031 ; gain = 118.852
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 185.031 ; gain = 118.852
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 188.473 ; gain = 122.293
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<signed char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, float>' into '__hls_fptosi_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i8' into 'IDWT' (DWT/DWT_Accel.c:268) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 217.703 ; gain = 151.523
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:242) in function 'IDWT' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:271) in function 'IDWT' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:138) in function 'DWT_IR' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.1' (DWT/DWT_Accel.c:166) in function 'DWT_IR' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:62) in function 'DWT_color' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:90) in function 'DWT_color' partially with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'a' (DWT/DWT_Accel.c:3) in dimension 2 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'b' (DWT/DWT_Accel.c:3) in dimension 2 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'c' (DWT/DWT_Accel.c:3) in dimension 2 with a block factor 8.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'DWT_color' (DWT/DWT_Accel.c:77) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'DWT_IR' (DWT/DWT_Accel.c:153) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'Filter' (DWT/DWT_Accel.c:197) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<signed char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<signed char, float>' into '__hls_fptosi_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'IDWT' (DWT/DWT_Accel.c:257) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i8' into 'IDWT' (DWT/DWT_Accel.c:268) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 281.672 ; gain = 215.492
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:234:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:262:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:229:16) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:53:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:82:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:48:16) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:128:18) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:158:18) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:123:17) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.8[1 x [60 x [640 x i8]]]P.i32.i64.i64.i64' to 'aesl_mux_load.8[1 x ' (aesl_mux_load.8[1 x [60 x [640 x i8]]]P.i32.i64.i64.i64:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:42 . Memory (MB): peak = 344.004 ; gain = 277.824
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DWT_Accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_8_1_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'aesl_mux_load_8_1_x_s'.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'empty_19' (aesl_mux_load.8[1 x [60 x [640 x i8]]]P.i32.i64.i64.i64:20) within the first cycle (II = 1).
Please consider increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'empty_19' (aesl_mux_load.8[1 x [60 x [640 x i8]]]P.i32.i64.i64.i64:20) within the first 2 cycles (II = 2).
Please consider increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'empty_19' (aesl_mux_load.8[1 x [60 x [640 x i8]]]P.i32.i64.i64.i64:20) within the first 3 cycles (II = 3).
Please consider increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'empty_19' (aesl_mux_load.8[1 x [60 x [640 x i8]]]P.i32.i64.i64.i64:20) within the first 4 cycles (II = 4).
Please consider increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'empty_19' (aesl_mux_load.8[1 x [60 x [640 x i8]]]P.i32.i64.i64.i64:20) within the first 7 cycles (II = 7).
Please consider increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'empty_19' (aesl_mux_load.8[1 x [60 x [640 x i8]]]P.i32.i64.i64.i64:20) within the first 8 cycles (II = 8).
Please consider increasing the target initiation interval of the pipeline.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.311 seconds; current allocated memory: 285.839 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 286.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_23_write_ln70', DWT/DWT_Accel.c:70) of variable 'tmp_47_4', DWT/DWT_Accel.c:70 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln69', DWT/DWT_Accel.c:69) of variable 'tmp_36', DWT/DWT_Accel.c:69 on array 'tempr', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_24_write_ln70', DWT/DWT_Accel.c:70) of variable 'tmp_47_5', DWT/DWT_Accel.c:70 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln69', DWT/DWT_Accel.c:69) of variable 'tmp_36', DWT/DWT_Accel.c:69 on array 'tempr', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_24_write_ln70', DWT/DWT_Accel.c:70) of variable 'tmp_47_5', DWT/DWT_Accel.c:70 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln69', DWT/DWT_Accel.c:69) of variable 'tmp_36', DWT/DWT_Accel.c:69 on array 'tempr', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_25_write_ln70', DWT/DWT_Accel.c:70) of variable 'tmp_47_6', DWT/DWT_Accel.c:70 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln69', DWT/DWT_Accel.c:69) of variable 'tmp_36', DWT/DWT_Accel.c:69 on array 'tempr', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 134, distance = 1, offset = 0)
   between 'call' operation ('tmp_67', DWT/DWT_Accel.c:69) to 'aesl_mux_load_8_1_x_s' and 'call' operation ('tmp_49', DWT/DWT_Accel.c:69) to 'aesl_mux_load_8_1_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 149, distance = 1, offset = 0)
   between 'call' operation ('tmp_70', DWT/DWT_Accel.c:69) to 'aesl_mux_load_8_1_x_s' and 'call' operation ('tmp_49', DWT/DWT_Accel.c:69) to 'aesl_mux_load_8_1_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 156, distance = 1, offset = 0)
   between 'call' operation ('tmp_70', DWT/DWT_Accel.c:69) to 'aesl_mux_load_8_1_x_s' and 'call' operation ('tmp_49', DWT/DWT_Accel.c:69) to 'aesl_mux_load_8_1_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 158, distance = 1, offset = 0)
   between 'call' operation ('tmp_70', DWT/DWT_Accel.c:69) to 'aesl_mux_load_8_1_x_s' and 'call' operation ('tmp_49', DWT/DWT_Accel.c:69) to 'aesl_mux_load_8_1_x_s'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 159, Depth = 177.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_17_write_ln98', DWT/DWT_Accel.c:98) of variable 'tmp_43', DWT/DWT_Accel.c:98 on array 'tempc', DWT/DWT_Accel.c:43 and 'store' operation ('tempc_addr_write_ln97', DWT/DWT_Accel.c:97) of variable 'tmp_41', DWT/DWT_Accel.c:97 on array 'tempc', DWT/DWT_Accel.c:43.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_18_write_ln98', DWT/DWT_Accel.c:98) of variable 'tmp_52_1', DWT/DWT_Accel.c:98 on array 'tempc', DWT/DWT_Accel.c:43 and 'store' operation ('tempc_addr_write_ln97', DWT/DWT_Accel.c:97) of variable 'tmp_41', DWT/DWT_Accel.c:97 on array 'tempc', DWT/DWT_Accel.c:43.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_18_write_ln98', DWT/DWT_Accel.c:98) of variable 'tmp_52_1', DWT/DWT_Accel.c:98 on array 'tempc', DWT/DWT_Accel.c:43 and 'store' operation ('tempc_addr_write_ln97', DWT/DWT_Accel.c:97) of variable 'tmp_41', DWT/DWT_Accel.c:97 on array 'tempc', DWT/DWT_Accel.c:43.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_19_write_ln98', DWT/DWT_Accel.c:98) of variable 'tmp_52_2', DWT/DWT_Accel.c:98 on array 'tempc', DWT/DWT_Accel.c:43 and 'store' operation ('tempc_addr_write_ln97', DWT/DWT_Accel.c:97) of variable 'tmp_41', DWT/DWT_Accel.c:97 on array 'tempc', DWT/DWT_Accel.c:43.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_24_write_ln98', DWT/DWT_Accel.c:98) of variable 'tmp_52_5', DWT/DWT_Accel.c:98 on array 'tempc', DWT/DWT_Accel.c:43 and 'store' operation ('tempc_addr_write_ln97', DWT/DWT_Accel.c:97) of variable 'tmp_41', DWT/DWT_Accel.c:97 on array 'tempc', DWT/DWT_Accel.c:43.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_26_write_ln98', DWT/DWT_Accel.c:98) of variable 'tmp_52_7', DWT/DWT_Accel.c:98 on array 'tempc', DWT/DWT_Accel.c:43 and 'store' operation ('tempc_addr_write_ln97', DWT/DWT_Accel.c:97) of variable 'tmp_41', DWT/DWT_Accel.c:97 on array 'tempc', DWT/DWT_Accel.c:43.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.698 seconds; current allocated memory: 288.974 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 293.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_27_write_ln146', DWT/DWT_Accel.c:146) of variable 'tmp_55', DWT/DWT_Accel.c:146 on array 'tempr', DWT/DWT_Accel.c:117 and 'store' operation ('tempr_addr_write_ln145', DWT/DWT_Accel.c:145) of variable 'tmp_53', DWT/DWT_Accel.c:145 on array 'tempr', DWT/DWT_Accel.c:117.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_28_write_ln146', DWT/DWT_Accel.c:146) of variable 'tmp_66_1', DWT/DWT_Accel.c:146 on array 'tempr', DWT/DWT_Accel.c:117 and 'store' operation ('tempr_addr_write_ln145', DWT/DWT_Accel.c:145) of variable 'tmp_53', DWT/DWT_Accel.c:145 on array 'tempr', DWT/DWT_Accel.c:117.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_28_write_ln146', DWT/DWT_Accel.c:146) of variable 'tmp_66_1', DWT/DWT_Accel.c:146 on array 'tempr', DWT/DWT_Accel.c:117 and 'store' operation ('tempr_addr_write_ln145', DWT/DWT_Accel.c:145) of variable 'tmp_53', DWT/DWT_Accel.c:145 on array 'tempr', DWT/DWT_Accel.c:117.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_29_write_ln146', DWT/DWT_Accel.c:146) of variable 'tmp_66_2', DWT/DWT_Accel.c:146 on array 'tempr', DWT/DWT_Accel.c:117 and 'store' operation ('tempr_addr_write_ln145', DWT/DWT_Accel.c:145) of variable 'tmp_53', DWT/DWT_Accel.c:145 on array 'tempr', DWT/DWT_Accel.c:117.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_33_write_ln146', DWT/DWT_Accel.c:146) of variable 'tmp_66_5', DWT/DWT_Accel.c:146 on array 'tempr', DWT/DWT_Accel.c:117 and 'store' operation ('tempr_addr_write_ln145', DWT/DWT_Accel.c:145) of variable 'tmp_53', DWT/DWT_Accel.c:145 on array 'tempr', DWT/DWT_Accel.c:117.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_36_write_ln146', DWT/DWT_Accel.c:146) of variable 'tmp_66_7', DWT/DWT_Accel.c:146 on array 'tempr', DWT/DWT_Accel.c:117 and 'store' operation ('tempr_addr_write_ln145', DWT/DWT_Accel.c:145) of variable 'tmp_53', DWT/DWT_Accel.c:145 on array 'tempr', DWT/DWT_Accel.c:117.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 34.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_31_write_ln174', DWT/DWT_Accel.c:174) of variable 'tmp_59_4', DWT/DWT_Accel.c:174 on array 'tempc', DWT/DWT_Accel.c:118 and 'store' operation ('tempc_addr_write_ln173', DWT/DWT_Accel.c:173) of variable 'tmp_46', DWT/DWT_Accel.c:173 on array 'tempc', DWT/DWT_Accel.c:118.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_33_write_ln174', DWT/DWT_Accel.c:174) of variable 'tmp_59_5', DWT/DWT_Accel.c:174 on array 'tempc', DWT/DWT_Accel.c:118 and 'store' operation ('tempc_addr_write_ln173', DWT/DWT_Accel.c:173) of variable 'tmp_46', DWT/DWT_Accel.c:173 on array 'tempc', DWT/DWT_Accel.c:118.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_33_write_ln174', DWT/DWT_Accel.c:174) of variable 'tmp_59_5', DWT/DWT_Accel.c:174 on array 'tempc', DWT/DWT_Accel.c:118 and 'store' operation ('tempc_addr_write_ln173', DWT/DWT_Accel.c:173) of variable 'tmp_46', DWT/DWT_Accel.c:173 on array 'tempc', DWT/DWT_Accel.c:118.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_35_write_ln174', DWT/DWT_Accel.c:174) of variable 'tmp_59_6', DWT/DWT_Accel.c:174 on array 'tempc', DWT/DWT_Accel.c:118 and 'store' operation ('tempc_addr_write_ln173', DWT/DWT_Accel.c:173) of variable 'tmp_46', DWT/DWT_Accel.c:173 on array 'tempc', DWT/DWT_Accel.c:118.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 134, distance = 1, offset = 0)
   between 'call' operation ('tmp_94', DWT/DWT_Accel.c:173) to 'aesl_mux_load_8_1_x_s' and 'call' operation ('tmp_73', DWT/DWT_Accel.c:173) to 'aesl_mux_load_8_1_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 149, distance = 1, offset = 0)
   between 'call' operation ('tmp_96', DWT/DWT_Accel.c:173) to 'aesl_mux_load_8_1_x_s' and 'call' operation ('tmp_73', DWT/DWT_Accel.c:173) to 'aesl_mux_load_8_1_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 156, distance = 1, offset = 0)
   between 'call' operation ('tmp_96', DWT/DWT_Accel.c:173) to 'aesl_mux_load_8_1_x_s' and 'call' operation ('tmp_73', DWT/DWT_Accel.c:173) to 'aesl_mux_load_8_1_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 158, distance = 1, offset = 0)
   between 'call' operation ('tmp_96', DWT/DWT_Accel.c:173) to 'aesl_mux_load_8_1_x_s' and 'call' operation ('tmp_73', DWT/DWT_Accel.c:173) to 'aesl_mux_load_8_1_x_s'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 159, Depth = 189.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.312 seconds; current allocated memory: 297.006 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.014 seconds; current allocated memory: 302.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.915 seconds; current allocated memory: 304.538 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 307.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_8_write_ln249', DWT/DWT_Accel.c:249) of variable 'tmp_2_1', DWT/DWT_Accel.c:249 on array 'tempc', DWT/DWT_Accel.c:224 and 'store' operation ('tempc_addr_write_ln249', DWT/DWT_Accel.c:249) of variable 'tmp_8', DWT/DWT_Accel.c:249 on array 'tempc', DWT/DWT_Accel.c:224.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_10_write_ln249', DWT/DWT_Accel.c:249) of variable 'tmp_2_2', DWT/DWT_Accel.c:249 on array 'tempc', DWT/DWT_Accel.c:224 and 'store' operation ('tempc_addr_write_ln249', DWT/DWT_Accel.c:249) of variable 'tmp_8', DWT/DWT_Accel.c:249 on array 'tempc', DWT/DWT_Accel.c:224.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_3_write_ln249', DWT/DWT_Accel.c:249) of variable 'tmp_2_3', DWT/DWT_Accel.c:249 on array 'tempc', DWT/DWT_Accel.c:224 and 'store' operation ('tempc_addr_write_ln249', DWT/DWT_Accel.c:249) of variable 'tmp_8', DWT/DWT_Accel.c:249 on array 'tempc', DWT/DWT_Accel.c:224.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_4_write_ln249', DWT/DWT_Accel.c:249) of variable 'tmp_2_4', DWT/DWT_Accel.c:249 on array 'tempc', DWT/DWT_Accel.c:224 and 'store' operation ('tempc_addr_write_ln249', DWT/DWT_Accel.c:249) of variable 'tmp_8', DWT/DWT_Accel.c:249 on array 'tempc', DWT/DWT_Accel.c:224.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_7_write_ln249', DWT/DWT_Accel.c:249) of variable 'tmp_2_7', DWT/DWT_Accel.c:249 on array 'tempc', DWT/DWT_Accel.c:224 and 'store' operation ('tempc_addr_write_ln249', DWT/DWT_Accel.c:249) of variable 'tmp_8', DWT/DWT_Accel.c:249 on array 'tempc', DWT/DWT_Accel.c:224.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 23.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('row_load_8', DWT/DWT_Accel.c:278) on array 'row', DWT/DWT_Accel.c:221 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'row'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.034 seconds; current allocated memory: 309.768 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.705 seconds; current allocated memory: 313.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.653 seconds; current allocated memory: 313.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.659 seconds; current allocated memory: 314.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_8_1_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_8_1_x_s'.
INFO: [HLS 200-111]  Elapsed time: 0.668 seconds; current allocated memory: 315.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'DWT_Accel_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'DWT_Accel_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_uitofp_32ns_32_6_1' to 'DWT_Accel_uitofp_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitofp_32ns_32_6_1' to 'DWT_Accel_sitofp_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_color'.
INFO: [HLS 200-111]  Elapsed time: 47.636 seconds; current allocated memory: 328.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitofp_32s_32_6_1' to 'DWT_Accel_sitofp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_urem_9ns_7ns_6_13_1' to 'DWT_Accel_urem_9ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_mul_mul_11ns_9ns_20_1_1' to 'DWT_Accel_mul_mulhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_mul_mulhbi': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_urem_9ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_IR'.
INFO: [HLS 200-111]  Elapsed time: 89.983 seconds; current allocated memory: 342.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadd_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadd_64ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'DWT_Accel_dmul_64jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitodp_32ns_64_6_1' to 'DWT_Accel_sitodp_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadd_64ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitodp_kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter'.
INFO: [HLS 200-111]  Elapsed time: 107.093 seconds; current allocated memory: 347.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDWT'.
INFO: [HLS 200-111]  Elapsed time: 66.534 seconds; current allocated memory: 353.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DWT_Accel' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'a_0', 'a_1', 'a_2', 'a_4', 'a_5', 'a_6', 'a_7', 'b_0', 'b_1', 'b_2', 'b_3', 'b_4', 'b_5', 'b_6', 'b_7', 'c_0', 'c_1', 'c_2', 'c_3', 'c_4', 'c_5', 'c_6' and 'c_7' to AXI-Lite port CTL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_Accel'.
INFO: [HLS 200-111]  Elapsed time: 101.043 seconds; current allocated memory: 356.270 MB.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_col_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempc_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'DWT_Accel_urem_9ng8j_div'
INFO: [RTMG 210-278] Implementing memory 'DWT_IR_row_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempc_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:08:52 . Memory (MB): peak = 489.301 ; gain = 423.121
INFO: [VHDL 208-304] Generating VHDL RTL for DWT_Accel.
INFO: [VLOG 209-307] Generating Verilog RTL for DWT_Accel.
INFO: [HLS 200-112] Total elapsed time: 532.51 seconds; peak allocated memory: 356.270 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file accelerator.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 184.090 ; gain = 117.770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 184.090 ; gain = 117.770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 187.383 ; gain = 121.062
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:67) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 217.344 ; gain = 151.023
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:242) in function 'IDWT' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:271) in function 'IDWT' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:138) in function 'DWT_IR' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.1' (DWT/DWT_Accel.c:166) in function 'DWT_IR' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:62) in function 'DWT_color' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:90) in function 'DWT_color' partially with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'a' (DWT/DWT_Accel.c:3) in dimension 2 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'b' (DWT/DWT_Accel.c:3) in dimension 2 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'c' (DWT/DWT_Accel.c:3) in dimension 2 with a block factor 8.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'DWT_color' (DWT/DWT_Accel.c:77) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'DWT_IR' (DWT/DWT_Accel.c:153) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'Filter' (DWT/DWT_Accel.c:197) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'IDWT' (DWT/DWT_Accel.c:257) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 280.707 ; gain = 214.387
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:234:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:262:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:229:16) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:53:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:82:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:48:16) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:128:18) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:158:18) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:123:17) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.8[1 x [60 x [640 x i8]]]P.i32.i64.i64.i64' to 'aesl_mux_load.8[1 x ' (aesl_mux_load.8[1 x [60 x [640 x i8]]]P.i32.i64.i64.i64:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:01:09 . Memory (MB): peak = 343.789 ; gain = 277.469
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DWT_Accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_8_1_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'aesl_mux_load_8_1_x_s'.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'empty_19' (aesl_mux_load.8[1 x [60 x [640 x i8]]]P.i32.i64.i64.i64:20) within the first cycle (II = 1).
Please consider increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'empty_19' (aesl_mux_load.8[1 x [60 x [640 x i8]]]P.i32.i64.i64.i64:20) within the first 2 cycles (II = 2).
Please consider increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'empty_19' (aesl_mux_load.8[1 x [60 x [640 x i8]]]P.i32.i64.i64.i64:20) within the first 3 cycles (II = 3).
Please consider increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'empty_19' (aesl_mux_load.8[1 x [60 x [640 x i8]]]P.i32.i64.i64.i64:20) within the first 4 cycles (II = 4).
Please consider increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'empty_19' (aesl_mux_load.8[1 x [60 x [640 x i8]]]P.i32.i64.i64.i64:20) within the first 7 cycles (II = 7).
Please consider increasing the target initiation interval of the pipeline.
WARNING: [SCHED 204-63] Unable to schedule bus read on port 'empty_19' (aesl_mux_load.8[1 x [60 x [640 x i8]]]P.i32.i64.i64.i64:20) within the first 8 cycles (II = 8).
Please consider increasing the target initiation interval of the pipeline.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 69.247 seconds; current allocated memory: 284.947 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 285.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_17_write_ln70', DWT/DWT_Accel.c:70) of variable 'tmp_35', DWT/DWT_Accel.c:70 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln69', DWT/DWT_Accel.c:69) of variable 'tmp_33', DWT/DWT_Accel.c:69 on array 'tempr', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_18_write_ln70', DWT/DWT_Accel.c:70) of variable 'tmp_43_1', DWT/DWT_Accel.c:70 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln69', DWT/DWT_Accel.c:69) of variable 'tmp_33', DWT/DWT_Accel.c:69 on array 'tempr', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_18_write_ln70', DWT/DWT_Accel.c:70) of variable 'tmp_43_1', DWT/DWT_Accel.c:70 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln69', DWT/DWT_Accel.c:69) of variable 'tmp_33', DWT/DWT_Accel.c:69 on array 'tempr', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_19_write_ln70', DWT/DWT_Accel.c:70) of variable 'tmp_43_2', DWT/DWT_Accel.c:70 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln69', DWT/DWT_Accel.c:69) of variable 'tmp_33', DWT/DWT_Accel.c:69 on array 'tempr', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_24_write_ln70', DWT/DWT_Accel.c:70) of variable 'tmp_43_5', DWT/DWT_Accel.c:70 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln69', DWT/DWT_Accel.c:69) of variable 'tmp_33', DWT/DWT_Accel.c:69 on array 'tempr', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_26_write_ln70', DWT/DWT_Accel.c:70) of variable 'tmp_43_7', DWT/DWT_Accel.c:70 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln69', DWT/DWT_Accel.c:69) of variable 'tmp_33', DWT/DWT_Accel.c:69 on array 'tempr', DWT/DWT_Accel.c:42.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 27.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_17_write_ln98', DWT/DWT_Accel.c:98) of variable 'tmp_40', DWT/DWT_Accel.c:98 on array 'tempc', DWT/DWT_Accel.c:43 and 'store' operation ('tempc_addr_write_ln97', DWT/DWT_Accel.c:97) of variable 'tmp_38', DWT/DWT_Accel.c:97 on array 'tempc', DWT/DWT_Accel.c:43.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_18_write_ln98', DWT/DWT_Accel.c:98) of variable 'tmp_48_1', DWT/DWT_Accel.c:98 on array 'tempc', DWT/DWT_Accel.c:43 and 'store' operation ('tempc_addr_write_ln97', DWT/DWT_Accel.c:97) of variable 'tmp_38', DWT/DWT_Accel.c:97 on array 'tempc', DWT/DWT_Accel.c:43.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_18_write_ln98', DWT/DWT_Accel.c:98) of variable 'tmp_48_1', DWT/DWT_Accel.c:98 on array 'tempc', DWT/DWT_Accel.c:43 and 'store' operation ('tempc_addr_write_ln97', DWT/DWT_Accel.c:97) of variable 'tmp_38', DWT/DWT_Accel.c:97 on array 'tempc', DWT/DWT_Accel.c:43.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_19_write_ln98', DWT/DWT_Accel.c:98) of variable 'tmp_48_2', DWT/DWT_Accel.c:98 on array 'tempc', DWT/DWT_Accel.c:43 and 'store' operation ('tempc_addr_write_ln97', DWT/DWT_Accel.c:97) of variable 'tmp_38', DWT/DWT_Accel.c:97 on array 'tempc', DWT/DWT_Accel.c:43.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_24_write_ln98', DWT/DWT_Accel.c:98) of variable 'tmp_48_5', DWT/DWT_Accel.c:98 on array 'tempc', DWT/DWT_Accel.c:43 and 'store' operation ('tempc_addr_write_ln97', DWT/DWT_Accel.c:97) of variable 'tmp_38', DWT/DWT_Accel.c:97 on array 'tempc', DWT/DWT_Accel.c:43.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_26_write_ln98', DWT/DWT_Accel.c:98) of variable 'tmp_48_7', DWT/DWT_Accel.c:98 on array 'tempc', DWT/DWT_Accel.c:43 and 'store' operation ('tempc_addr_write_ln97', DWT/DWT_Accel.c:97) of variable 'tmp_38', DWT/DWT_Accel.c:97 on array 'tempc', DWT/DWT_Accel.c:43.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.065 seconds; current allocated memory: 287.713 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.039 seconds; current allocated memory: 291.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_31_write_ln146', DWT/DWT_Accel.c:146) of variable 'tmp_62_4', DWT/DWT_Accel.c:146 on array 'tempr', DWT/DWT_Accel.c:117 and 'store' operation ('tempr_addr_write_ln145', DWT/DWT_Accel.c:145) of variable 'tmp_44', DWT/DWT_Accel.c:145 on array 'tempr', DWT/DWT_Accel.c:117.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_33_write_ln146', DWT/DWT_Accel.c:146) of variable 'tmp_62_5', DWT/DWT_Accel.c:146 on array 'tempr', DWT/DWT_Accel.c:117 and 'store' operation ('tempr_addr_write_ln145', DWT/DWT_Accel.c:145) of variable 'tmp_44', DWT/DWT_Accel.c:145 on array 'tempr', DWT/DWT_Accel.c:117.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_33_write_ln146', DWT/DWT_Accel.c:146) of variable 'tmp_62_5', DWT/DWT_Accel.c:146 on array 'tempr', DWT/DWT_Accel.c:117 and 'store' operation ('tempr_addr_write_ln145', DWT/DWT_Accel.c:145) of variable 'tmp_44', DWT/DWT_Accel.c:145 on array 'tempr', DWT/DWT_Accel.c:117.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_35_write_ln146', DWT/DWT_Accel.c:146) of variable 'tmp_62_6', DWT/DWT_Accel.c:146 on array 'tempr', DWT/DWT_Accel.c:117 and 'store' operation ('tempr_addr_write_ln145', DWT/DWT_Accel.c:145) of variable 'tmp_44', DWT/DWT_Accel.c:145 on array 'tempr', DWT/DWT_Accel.c:117.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 134, distance = 1, offset = 0)
   between 'call' operation ('tmp_94', DWT/DWT_Accel.c:145) to 'aesl_mux_load_8_1_x_s' and 'call' operation ('tmp_64', DWT/DWT_Accel.c:145) to 'aesl_mux_load_8_1_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 149, distance = 1, offset = 0)
   between 'call' operation ('tmp_98', DWT/DWT_Accel.c:145) to 'aesl_mux_load_8_1_x_s' and 'call' operation ('tmp_64', DWT/DWT_Accel.c:145) to 'aesl_mux_load_8_1_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 156, distance = 1, offset = 0)
   between 'call' operation ('tmp_98', DWT/DWT_Accel.c:145) to 'aesl_mux_load_8_1_x_s' and 'call' operation ('tmp_64', DWT/DWT_Accel.c:145) to 'aesl_mux_load_8_1_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.1): Unable to enforce a carried dependence constraint (II = 158, distance = 1, offset = 0)
   between 'call' operation ('tmp_98', DWT/DWT_Accel.c:145) to 'aesl_mux_load_8_1_x_s' and 'call' operation ('tmp_64', DWT/DWT_Accel.c:145) to 'aesl_mux_load_8_1_x_s'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 159, Depth = 177.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_31_write_ln174', DWT/DWT_Accel.c:174) of variable 'tmp_55_4', DWT/DWT_Accel.c:174 on array 'tempc', DWT/DWT_Accel.c:118 and 'store' operation ('tempc_addr_write_ln173', DWT/DWT_Accel.c:173) of variable 'tmp_50', DWT/DWT_Accel.c:173 on array 'tempc', DWT/DWT_Accel.c:118.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_33_write_ln174', DWT/DWT_Accel.c:174) of variable 'tmp_55_5', DWT/DWT_Accel.c:174 on array 'tempc', DWT/DWT_Accel.c:118 and 'store' operation ('tempc_addr_write_ln173', DWT/DWT_Accel.c:173) of variable 'tmp_50', DWT/DWT_Accel.c:173 on array 'tempc', DWT/DWT_Accel.c:118.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_33_write_ln174', DWT/DWT_Accel.c:174) of variable 'tmp_55_5', DWT/DWT_Accel.c:174 on array 'tempc', DWT/DWT_Accel.c:118 and 'store' operation ('tempc_addr_write_ln173', DWT/DWT_Accel.c:173) of variable 'tmp_50', DWT/DWT_Accel.c:173 on array 'tempc', DWT/DWT_Accel.c:118.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_35_write_ln174', DWT/DWT_Accel.c:174) of variable 'tmp_55_6', DWT/DWT_Accel.c:174 on array 'tempc', DWT/DWT_Accel.c:118 and 'store' operation ('tempc_addr_write_ln173', DWT/DWT_Accel.c:173) of variable 'tmp_50', DWT/DWT_Accel.c:173 on array 'tempc', DWT/DWT_Accel.c:118.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 134, distance = 1, offset = 0)
   between 'call' operation ('tmp_100', DWT/DWT_Accel.c:173) to 'aesl_mux_load_8_1_x_s' and 'call' operation ('tmp_68', DWT/DWT_Accel.c:173) to 'aesl_mux_load_8_1_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 149, distance = 1, offset = 0)
   between 'call' operation ('tmp_102', DWT/DWT_Accel.c:173) to 'aesl_mux_load_8_1_x_s' and 'call' operation ('tmp_68', DWT/DWT_Accel.c:173) to 'aesl_mux_load_8_1_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 156, distance = 1, offset = 0)
   between 'call' operation ('tmp_102', DWT/DWT_Accel.c:173) to 'aesl_mux_load_8_1_x_s' and 'call' operation ('tmp_68', DWT/DWT_Accel.c:173) to 'aesl_mux_load_8_1_x_s'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.1): Unable to enforce a carried dependence constraint (II = 158, distance = 1, offset = 0)
   between 'call' operation ('tmp_102', DWT/DWT_Accel.c:173) to 'aesl_mux_load_8_1_x_s' and 'call' operation ('tmp_68', DWT/DWT_Accel.c:173) to 'aesl_mux_load_8_1_x_s'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 159, Depth = 189.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.98 seconds; current allocated memory: 294.564 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.811 seconds; current allocated memory: 301.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.49 seconds; current allocated memory: 303.522 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.562 seconds; current allocated memory: 306.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_8_write_ln249', DWT/DWT_Accel.c:249) of variable 'tmp_9_1', DWT/DWT_Accel.c:249 on array 'tempc', DWT/DWT_Accel.c:224 and 'store' operation ('tempc_addr_write_ln249', DWT/DWT_Accel.c:249) of variable 'tmp_9', DWT/DWT_Accel.c:249 on array 'tempc', DWT/DWT_Accel.c:224.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_10_write_ln249', DWT/DWT_Accel.c:249) of variable 'tmp_9_2', DWT/DWT_Accel.c:249 on array 'tempc', DWT/DWT_Accel.c:224 and 'store' operation ('tempc_addr_write_ln249', DWT/DWT_Accel.c:249) of variable 'tmp_9', DWT/DWT_Accel.c:249 on array 'tempc', DWT/DWT_Accel.c:224.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_3_write_ln249', DWT/DWT_Accel.c:249) of variable 'tmp_9_3', DWT/DWT_Accel.c:249 on array 'tempc', DWT/DWT_Accel.c:224 and 'store' operation ('tempc_addr_write_ln249', DWT/DWT_Accel.c:249) of variable 'tmp_9', DWT/DWT_Accel.c:249 on array 'tempc', DWT/DWT_Accel.c:224.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_4_write_ln249', DWT/DWT_Accel.c:249) of variable 'tmp_9_4', DWT/DWT_Accel.c:249 on array 'tempc', DWT/DWT_Accel.c:224 and 'store' operation ('tempc_addr_write_ln249', DWT/DWT_Accel.c:249) of variable 'tmp_9', DWT/DWT_Accel.c:249 on array 'tempc', DWT/DWT_Accel.c:224.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_7_write_ln249', DWT/DWT_Accel.c:249) of variable 'tmp_9_7', DWT/DWT_Accel.c:249 on array 'tempc', DWT/DWT_Accel.c:224 and 'store' operation ('tempc_addr_write_ln249', DWT/DWT_Accel.c:249) of variable 'tmp_9', DWT/DWT_Accel.c:249 on array 'tempc', DWT/DWT_Accel.c:224.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 23.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('row_load_8', DWT/DWT_Accel.c:278) on array 'row', DWT/DWT_Accel.c:221 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'row'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 23.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.571 seconds; current allocated memory: 308.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.014 seconds; current allocated memory: 311.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.931 seconds; current allocated memory: 312.284 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.801 seconds; current allocated memory: 313.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_8_1_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_8_1_x_s'.
INFO: [HLS 200-111]  Elapsed time: 1.029 seconds; current allocated memory: 314.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'DWT_Accel_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'DWT_Accel_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_uitofp_32ns_32_6_1' to 'DWT_Accel_uitofp_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_color'.
INFO: [HLS 200-111]  Elapsed time: 85.982 seconds; current allocated memory: 319.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitofp_32ns_32_6_1' to 'DWT_Accel_sitofp_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_urem_9ns_7ns_6_13_1' to 'DWT_Accel_urem_9nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_mul_mul_11ns_9ns_20_1_1' to 'DWT_Accel_mul_mulg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_mul_mulg8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_urem_9nfYi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_IR'.
INFO: [HLS 200-111]  Elapsed time: 177.685 seconds; current allocated memory: 343.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadd_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadd_64hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'DWT_Accel_dmul_64ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitodp_32ns_64_6_1' to 'DWT_Accel_sitodp_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadd_64hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitodp_jbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter'.
INFO: [HLS 200-111]  Elapsed time: 174.52 seconds; current allocated memory: 348.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDWT'.
INFO: [HLS 200-111]  Elapsed time: 99.561 seconds; current allocated memory: 353.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DWT_Accel' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'a_0', 'a_1', 'a_2', 'a_4', 'a_5', 'a_6', 'a_7', 'b_0', 'b_1', 'b_2', 'b_3', 'b_4', 'b_5', 'b_6', 'b_7', 'c_0', 'c_1', 'c_2', 'c_3', 'c_4', 'c_5', 'c_6' and 'c_7' to AXI-Lite port CTL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_Accel'.
INFO: [HLS 200-111]  Elapsed time: 163.982 seconds; current allocated memory: 356.187 MB.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_row_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_col_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempc_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'DWT_Accel_urem_9nfYi_div'
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempc_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:14:56 . Memory (MB): peak = 491.551 ; gain = 425.230
INFO: [VHDL 208-304] Generating VHDL RTL for DWT_Accel.
INFO: [VLOG 209-307] Generating Verilog RTL for DWT_Accel.
INFO: [HLS 200-112] Total elapsed time: 896.156 seconds; peak allocated memory: 356.187 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file accelerator.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:01:24 . Memory (MB): peak = 184.043 ; gain = 116.582
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:01:24 . Memory (MB): peak = 184.043 ; gain = 116.582
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:01:29 . Memory (MB): peak = 187.551 ; gain = 120.090
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:67) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:01:31 . Memory (MB): peak = 217.285 ; gain = 149.824
INFO: [XFORM 203-101] Partitioning array 'a' (DWT/DWT_Accel.c:3) in dimension 2 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'b' (DWT/DWT_Accel.c:3) in dimension 2 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'c' (DWT/DWT_Accel.c:3) in dimension 2 with a block factor 8.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'DWT_color' (DWT/DWT_Accel.c:75) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'DWT_IR' (DWT/DWT_Accel.c:147) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'Filter' (DWT/DWT_Accel.c:189) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'IDWT' (DWT/DWT_Accel.c:247) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:37 . Memory (MB): peak = 279.133 ; gain = 211.672
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.8[1 x [60 x [640 x i8]]]P.i32.i64.i64.i64' to 'aesl_mux_load.8[1 x ' (aesl_mux_load.8[1 x [60 x [640 x i8]]]P.i32.i64.i64.i64:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:02:52 . Memory (MB): peak = 335.680 ; gain = 268.219
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DWT_Accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_8_1_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 172.802 seconds; current allocated memory: 277.634 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 278.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.958 seconds; current allocated memory: 279.219 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.305 seconds; current allocated memory: 280.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.916 seconds; current allocated memory: 282.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.144 seconds; current allocated memory: 283.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.465 seconds; current allocated memory: 285.365 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.683 seconds; current allocated memory: 287.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.775 seconds; current allocated memory: 289.050 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.197 seconds; current allocated memory: 290.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.551 seconds; current allocated memory: 290.924 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.087 seconds; current allocated memory: 291.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_8_1_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_8_1_x_s'.
INFO: [HLS 200-111]  Elapsed time: 4.336 seconds; current allocated memory: 292.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'DWT_Accel_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'DWT_Accel_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_uitofp_32ns_32_6_1' to 'DWT_Accel_uitofp_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_color'.
INFO: [HLS 200-111]  Elapsed time: 206.076 seconds; current allocated memory: 295.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitofp_32ns_32_6_1' to 'DWT_Accel_sitofp_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_urem_9ns_7ns_6_13_seq_1' to 'DWT_Accel_urem_9nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_mul_mul_11ns_9ns_20_1_1' to 'DWT_Accel_mul_mulg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_mul_mulg8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitofp_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_urem_9nfYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_IR'.
INFO: [HLS 200-111]  Elapsed time: 113.346 seconds; current allocated memory: 298.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadd_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadd_64hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'DWT_Accel_dmul_64ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitodp_32ns_64_6_1' to 'DWT_Accel_sitodp_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadd_64hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitodp_jbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter'.
INFO: [HLS 200-111]  Elapsed time: 109.276 seconds; current allocated memory: 303.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fmul_32cud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDWT'.
INFO: [HLS 200-111]  Elapsed time: 136.89 seconds; current allocated memory: 306.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DWT_Accel' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'a_0', 'a_1', 'a_2', 'a_4', 'a_5', 'a_6', 'a_7', 'b_0', 'b_1', 'b_2', 'b_3', 'b_4', 'b_5', 'b_6', 'b_7', 'c_0', 'c_1', 'c_2', 'c_3', 'c_4', 'c_5', 'c_6' and 'c_7' to AXI-Lite port CTL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_Accel'.
INFO: [HLS 200-111]  Elapsed time: 139.66 seconds; current allocated memory: 309.057 MB.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_row_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_col_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempc_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'DWT_Accel_urem_9nfYi_div'
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempc_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:18:19 . Memory (MB): peak = 411.312 ; gain = 343.852
INFO: [VHDL 208-304] Generating VHDL RTL for DWT_Accel.
INFO: [VLOG 209-307] Generating Verilog RTL for DWT_Accel.
INFO: [HLS 200-112] Total elapsed time: 1099.09 seconds; peak allocated memory: 309.057 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
ERROR: [HLS 200-478] vivado returned an error child killed: illegal instruction
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file accelerator.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
WARNING: [HLS 200-40] In file included from DWT/DWT_Accel.c:1:
DWT/DWT_Accel.c:44:21: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'unsigned char' [-Wliteral-conversion]
 unsigned char w0 = 0.5;
               ~~   ^~~
DWT/DWT_Accel.c:45:22: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'unsigned char' [-Wliteral-conversion]
 unsigned char w1 = -0.5;
               ~~    ^~~
DWT/DWT_Accel.c:46:21: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'unsigned char' [-Wliteral-conversion]
 unsigned char s0 = 0.5;
               ~~   ^~~
DWT/DWT_Accel.c:47:21: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'unsigned char' [-Wliteral-conversion]
 unsigned char s1 = 0.5;
               ~~   ^~~
DWT/DWT_Accel.c:115:22: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'unsigned char' [-Wliteral-conversion]
  unsigned char w0 = 0.5;
                ~~   ^~~
DWT/DWT_Accel.c:116:23: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'unsigned char' [-Wliteral-conversion]
  unsigned char w1 = -0.5;
                ~~    ^~~
DWT/DWT_Accel.c:117:22: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'unsigned char' [-Wliteral-conversion]
  unsigned char s0 = 0.5;
                ~~   ^~~
DWT/DWT_Accel.c:118:22: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'unsigned char' [-Wliteral-conversion]
  unsigned char s1 = 0.5;
                ~~   ^~~
DWT/DWT_Accel.c:217:21: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'unsigned char' [-Wliteral-conversion]
 unsigned char w0 = 0.5;
               ~~   ^~~
DWT/DWT_Accel.c:218:22: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'unsigned char' [-Wliteral-conversion]
 unsigned char w1 = -0.5;
               ~~    ^~~
DWT/DWT_Accel.c:219:21: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'unsigned char' [-Wliteral-conversion]
 unsigned char s0 = 0.5;
               ~~   ^~~
DWT/DWT_Accel.c:220:21: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'unsigned char' [-Wliteral-conversion]
 unsigned char s1 = 0.5;
               ~~   ^~~
12 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 184.074 ; gain = 92.641
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 184.074 ; gain = 92.641
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 184.219 ; gain = 92.785
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:67) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 213.750 ; gain = 122.316
INFO: [XFORM 203-101] Partitioning array 'a' (DWT/DWT_Accel.c:3) in dimension 2 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'b' (DWT/DWT_Accel.c:3) in dimension 2 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'c' (DWT/DWT_Accel.c:3) in dimension 2 with a block factor 8.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'Filter' (DWT/DWT_Accel.c:189) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (DWT/DWT_Accel.c:232:6) to (DWT/DWT_Accel.c:243:25) in function 'IDWT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (DWT/DWT_Accel.c:256:25) to (DWT/DWT_Accel.c:270:25) in function 'IDWT'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 277.324 ; gain = 185.891
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.8[1 x [60 x [640 x i8]]]P.i32.i64.i64.i64' to 'aesl_mux_load.8[1 x ' (aesl_mux_load.8[1 x [60 x [640 x i8]]]P.i32.i64.i64.i64:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 332.715 ; gain = 241.281
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DWT_Accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.105 seconds; current allocated memory: 275.221 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 276.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_8_1_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 276.813 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 277.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 278.045 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 279.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.477 seconds; current allocated memory: 281.015 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 283.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 284.265 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 285.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 285.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 286.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_color'.
INFO: [HLS 200-111]  Elapsed time: 0.399 seconds; current allocated memory: 287.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_8_1_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_8_1_x_s'.
INFO: [HLS 200-111]  Elapsed time: 1.324 seconds; current allocated memory: 288.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_urem_9ns_7ns_6_13_seq_1' to 'DWT_Accel_urem_9nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_mul_mul_11ns_9ns_20_1_1' to 'DWT_Accel_mul_mulcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_mul_mulcud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_urem_9nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_IR'.
INFO: [HLS 200-111]  Elapsed time: 1.887 seconds; current allocated memory: 290.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadd_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadd_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'DWT_Accel_dmul_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitodp_32ns_64_6_1' to 'DWT_Accel_sitodp_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadd_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitodp_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter'.
INFO: [HLS 200-111]  Elapsed time: 1.915 seconds; current allocated memory: 295.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDWT'.
INFO: [HLS 200-111]  Elapsed time: 2.544 seconds; current allocated memory: 297.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DWT_Accel' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'a_0', 'a_1', 'a_2', 'a_4', 'a_5', 'a_6', 'a_7', 'b_0', 'b_1', 'b_2', 'b_3', 'b_4', 'b_5', 'b_6', 'b_7', 'c_0', 'c_1', 'c_2', 'c_3', 'c_4', 'c_5', 'c_6' and 'c_7' to AXI-Lite port CTL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_Accel'.
INFO: [HLS 200-111]  Elapsed time: 1.429 seconds; current allocated memory: 300.081 MB.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempc_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'DWT_Accel_urem_9nbkb_div'
WARNING: [RTMG 210-274] Memory 'IDWT_tempr' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'IDWT_tempr_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'IDWT_tempc' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'IDWT_tempc_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:44 . Memory (MB): peak = 397.051 ; gain = 305.617
INFO: [VHDL 208-304] Generating VHDL RTL for DWT_Accel.
INFO: [VLOG 209-307] Generating Verilog RTL for DWT_Accel.
INFO: [HLS 200-112] Total elapsed time: 43.611 seconds; peak allocated memory: 300.081 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file accelerator.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
WARNING: [HLS 200-40] In file included from DWT/DWT_Accel.c:1:
DWT/DWT_Accel.c:44:21: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'unsigned char' [-Wliteral-conversion]
 unsigned char w0 = 0.5;
               ~~   ^~~
DWT/DWT_Accel.c:45:22: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'unsigned char' [-Wliteral-conversion]
 unsigned char w1 = -0.5;
               ~~    ^~~
DWT/DWT_Accel.c:46:21: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'unsigned char' [-Wliteral-conversion]
 unsigned char s0 = 0.5;
               ~~   ^~~
DWT/DWT_Accel.c:47:21: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'unsigned char' [-Wliteral-conversion]
 unsigned char s1 = 0.5;
               ~~   ^~~
DWT/DWT_Accel.c:115:22: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'unsigned char' [-Wliteral-conversion]
  unsigned char w0 = 0.5;
                ~~   ^~~
DWT/DWT_Accel.c:116:23: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'unsigned char' [-Wliteral-conversion]
  unsigned char w1 = -0.5;
                ~~    ^~~
DWT/DWT_Accel.c:117:22: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'unsigned char' [-Wliteral-conversion]
  unsigned char s0 = 0.5;
                ~~   ^~~
DWT/DWT_Accel.c:118:22: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'unsigned char' [-Wliteral-conversion]
  unsigned char s1 = 0.5;
                ~~   ^~~
DWT/DWT_Accel.c:217:21: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'unsigned char' [-Wliteral-conversion]
 unsigned char w0 = 0.5;
               ~~   ^~~
DWT/DWT_Accel.c:218:22: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'unsigned char' [-Wliteral-conversion]
 unsigned char w1 = -0.5;
               ~~    ^~~
DWT/DWT_Accel.c:219:21: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'unsigned char' [-Wliteral-conversion]
 unsigned char s0 = 0.5;
               ~~   ^~~
DWT/DWT_Accel.c:220:21: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'unsigned char' [-Wliteral-conversion]
 unsigned char s1 = 0.5;
               ~~   ^~~
12 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 185.266 ; gain = 93.836
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 185.266 ; gain = 93.836
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 185.266 ; gain = 93.836
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:67) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 215.203 ; gain = 123.773
INFO: [XFORM 203-101] Partitioning array 'a' (DWT/DWT_Accel.c:3) in dimension 2 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'b' (DWT/DWT_Accel.c:3) in dimension 2 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'c' (DWT/DWT_Accel.c:3) in dimension 2 with a block factor 8.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'Filter' (DWT/DWT_Accel.c:189) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (DWT/DWT_Accel.c:232:6) to (DWT/DWT_Accel.c:243:25) in function 'IDWT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (DWT/DWT_Accel.c:256:25) to (DWT/DWT_Accel.c:270:25) in function 'IDWT'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 277.730 ; gain = 186.301
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.8[1 x [60 x [640 x i8]]]P.i32.i64.i64.i64' to 'aesl_mux_load.8[1 x ' (aesl_mux_load.8[1 x [60 x [640 x i8]]]P.i32.i64.i64.i64:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 332.309 ; gain = 240.879
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DWT_Accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.919 seconds; current allocated memory: 275.237 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 276.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_8_1_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 276.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 277.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 278.045 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 279.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 281.015 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 283.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.461 seconds; current allocated memory: 284.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 285.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 285.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.412 seconds; current allocated memory: 286.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_color'.
INFO: [HLS 200-111]  Elapsed time: 0.547 seconds; current allocated memory: 287.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_8_1_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_8_1_x_s'.
INFO: [HLS 200-111]  Elapsed time: 2.369 seconds; current allocated memory: 288.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_urem_9ns_7ns_6_13_seq_1' to 'DWT_Accel_urem_9nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_mul_mul_11ns_9ns_20_1_1' to 'DWT_Accel_mul_mulcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_mul_mulcud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_urem_9nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_IR'.
INFO: [HLS 200-111]  Elapsed time: 8.68 seconds; current allocated memory: 290.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadd_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadd_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'DWT_Accel_dmul_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitodp_32ns_64_6_1' to 'DWT_Accel_sitodp_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadd_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitodp_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter'.
INFO: [HLS 200-111]  Elapsed time: 7.646 seconds; current allocated memory: 295.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDWT'.
INFO: [HLS 200-111]  Elapsed time: 9.073 seconds; current allocated memory: 297.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DWT_Accel' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'a_0', 'a_1', 'a_2', 'a_4', 'a_5', 'a_6', 'a_7', 'b_0', 'b_1', 'b_2', 'b_3', 'b_4', 'b_5', 'b_6', 'b_7', 'c_0', 'c_1', 'c_2', 'c_3', 'c_4', 'c_5', 'c_6' and 'c_7' to AXI-Lite port CTL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_Accel'.
INFO: [HLS 200-111]  Elapsed time: 4.982 seconds; current allocated memory: 300.094 MB.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempc_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'DWT_Accel_urem_9nbkb_div'
WARNING: [RTMG 210-274] Memory 'IDWT_tempr' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'IDWT_tempr_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'IDWT_tempc' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'IDWT_tempc_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:14 . Memory (MB): peak = 396.102 ; gain = 304.672
INFO: [VHDL 208-304] Generating VHDL RTL for DWT_Accel.
INFO: [VLOG 209-307] Generating Verilog RTL for DWT_Accel.
INFO: [HLS 200-112] Total elapsed time: 73.701 seconds; peak allocated memory: 300.094 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file accelerator.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
WARNING: [HLS 200-40] In file included from DWT/DWT_Accel.c:1:
DWT/DWT_Accel.c:44:21: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'unsigned char' [-Wliteral-conversion]
 unsigned char w0 = 0.5;
               ~~   ^~~
DWT/DWT_Accel.c:45:22: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'unsigned char' [-Wliteral-conversion]
 unsigned char w1 = -0.5;
               ~~    ^~~
DWT/DWT_Accel.c:46:21: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'unsigned char' [-Wliteral-conversion]
 unsigned char s0 = 0.5;
               ~~   ^~~
DWT/DWT_Accel.c:47:21: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'unsigned char' [-Wliteral-conversion]
 unsigned char s1 = 0.5;
               ~~   ^~~
DWT/DWT_Accel.c:115:22: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'unsigned char' [-Wliteral-conversion]
  unsigned char w0 = 0.5;
                ~~   ^~~
DWT/DWT_Accel.c:116:23: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'unsigned char' [-Wliteral-conversion]
  unsigned char w1 = -0.5;
                ~~    ^~~
DWT/DWT_Accel.c:117:22: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'unsigned char' [-Wliteral-conversion]
  unsigned char s0 = 0.5;
                ~~   ^~~
DWT/DWT_Accel.c:118:22: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'unsigned char' [-Wliteral-conversion]
  unsigned char s1 = 0.5;
                ~~   ^~~
DWT/DWT_Accel.c:217:21: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'unsigned char' [-Wliteral-conversion]
 unsigned char w0 = 0.5;
               ~~   ^~~
DWT/DWT_Accel.c:218:22: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'unsigned char' [-Wliteral-conversion]
 unsigned char w1 = -0.5;
               ~~    ^~~
DWT/DWT_Accel.c:219:21: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'unsigned char' [-Wliteral-conversion]
 unsigned char s0 = 0.5;
               ~~   ^~~
DWT/DWT_Accel.c:220:21: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'unsigned char' [-Wliteral-conversion]
 unsigned char s1 = 0.5;
               ~~   ^~~
12 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 184.742 ; gain = 93.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 184.742 ; gain = 93.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 184.801 ; gain = 93.383
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:67) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 214.312 ; gain = 122.895
INFO: [XFORM 203-101] Partitioning array 'a' (DWT/DWT_Accel.c:3) in dimension 2 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'b' (DWT/DWT_Accel.c:3) in dimension 2 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'c' (DWT/DWT_Accel.c:3) in dimension 2 with a block factor 8.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'Filter' (DWT/DWT_Accel.c:189) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (DWT/DWT_Accel.c:232:6) to (DWT/DWT_Accel.c:243:25) in function 'IDWT'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (DWT/DWT_Accel.c:256:25) to (DWT/DWT_Accel.c:270:25) in function 'IDWT'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 278.371 ; gain = 186.953
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.8[1 x [60 x [640 x i8]]]P.i32.i64.i64.i64' to 'aesl_mux_load.8[1 x ' (aesl_mux_load.8[1 x [60 x [640 x i8]]]P.i32.i64.i64.i64:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 333.062 ; gain = 241.645
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DWT_Accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.525 seconds; current allocated memory: 275.252 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 276.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_8_1_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 276.813 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 277.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 278.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 279.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.447 seconds; current allocated memory: 281.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 283.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 284.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 285.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 285.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 286.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_color'.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 287.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_8_1_x_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_8_1_x_s'.
INFO: [HLS 200-111]  Elapsed time: 5.094 seconds; current allocated memory: 288.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_urem_9ns_7ns_6_13_seq_1' to 'DWT_Accel_urem_9nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_mul_mul_11ns_9ns_20_1_1' to 'DWT_Accel_mul_mulcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_mul_mulcud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_urem_9nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_IR'.
INFO: [HLS 200-111]  Elapsed time: 5.682 seconds; current allocated memory: 290.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadd_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadd_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'DWT_Accel_dmul_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitodp_32ns_64_6_1' to 'DWT_Accel_sitodp_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadd_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitodp_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter'.
INFO: [HLS 200-111]  Elapsed time: 5.603 seconds; current allocated memory: 295.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDWT'.
INFO: [HLS 200-111]  Elapsed time: 8.42 seconds; current allocated memory: 297.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DWT_Accel' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'a_0', 'a_1', 'a_2', 'a_4', 'a_5', 'a_6', 'a_7', 'b_0', 'b_1', 'b_2', 'b_3', 'b_4', 'b_5', 'b_6', 'b_7', 'c_0', 'c_1', 'c_2', 'c_3', 'c_4', 'c_5', 'c_6' and 'c_7' to AXI-Lite port CTL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_Accel'.
INFO: [HLS 200-111]  Elapsed time: 5.469 seconds; current allocated memory: 300.081 MB.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempc_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'DWT_Accel_urem_9nbkb_div'
WARNING: [RTMG 210-274] Memory 'IDWT_tempr' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'IDWT_tempr_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'IDWT_tempc' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'IDWT_tempc_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:01:06 . Memory (MB): peak = 397.324 ; gain = 305.906
INFO: [VHDL 208-304] Generating VHDL RTL for DWT_Accel.
INFO: [VLOG 209-307] Generating Verilog RTL for DWT_Accel.
INFO: [HLS 200-112] Total elapsed time: 65.997 seconds; peak allocated memory: 300.081 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file accelerator.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from DWT/DWT_Accel.c:1:
DWT/DWT_Accel.c:40:6: error: conflicting types for 'DWT_color'
void DWT_color(unsigned char A[1][480][640])
     ^
DWT/DWT_Accel.h:5:6: note: previous declaration is here
void DWT_color(unsigned char A[480][640]);
     ^
In file included from DWT/DWT_Accel.c:1:
DWT/DWT_Accel.c:57:13: error: assigning to 'float' from incompatible type 'unsigned char [640]'
     row[j] = A[i][j];
            ^ ~~~~~~~
DWT/DWT_Accel.c:74:15: error: array type 'unsigned char [640]' is not assignable
      A[i][o] = (unsigned char)tempr[o];
      ~~~~~~~ ^
DWT/DWT_Accel.c:85:16: error: assigning to 'float' from incompatible type 'unsigned char [640]'
     column[j] = A[j][n];
               ^ ~~~~~~~
DWT/DWT_Accel.c:102:15: error: array type 'unsigned char [640]' is not assignable
      A[o][n] = (unsigned char)tempc[o];
      ~~~~~~~ ^
5 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file accelerator.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 184.734 ; gain = 118.266
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 184.734 ; gain = 118.266
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 188.324 ; gain = 121.855
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:67) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 217.848 ; gain = 151.379
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:229) in function 'IDWT' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:258) in function 'IDWT' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:129) in function 'DWT_IR' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:157) in function 'DWT_IR' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:59) in function 'DWT_color' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:87) in function 'DWT_color' partially with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'a' (DWT/DWT_Accel.c:3) in dimension 2 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'b' (DWT/DWT_Accel.c:3) in dimension 2 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'c' (DWT/DWT_Accel.c:3) in dimension 2 with a block factor 8.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'DWT_color' (DWT/DWT_Accel.c:74) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'DWT_IR' (DWT/DWT_Accel.c:144) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'Filter' (DWT/DWT_Accel.c:188) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'IDWT' (DWT/DWT_Accel.c:244) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 280.441 ; gain = 213.973
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:221:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:249:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:216:16) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:51:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:79:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:46:16) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:121:17) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:149:17) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:116:16) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.8[480 x [80 x i8]]P.i32.i64.i64' to 'aesl_mux_load.8[480 ' (aesl_mux_load.8[480 x [80 x i8]]P.i32.i64.i64:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 342.637 ; gain = 276.168
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DWT_Accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_8_480_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.291 seconds; current allocated memory: 283.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 284.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_17_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_43', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:44 and 'store' operation ('tempr_addr_write_ln66', DWT/DWT_Accel.c:66) of variable 'tmp_41', DWT/DWT_Accel.c:66 on array 'tempr', DWT/DWT_Accel.c:44.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_18_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_52_1', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:44 and 'store' operation ('tempr_addr_write_ln66', DWT/DWT_Accel.c:66) of variable 'tmp_41', DWT/DWT_Accel.c:66 on array 'tempr', DWT/DWT_Accel.c:44.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_18_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_52_1', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:44 and 'store' operation ('tempr_addr_write_ln66', DWT/DWT_Accel.c:66) of variable 'tmp_41', DWT/DWT_Accel.c:66 on array 'tempr', DWT/DWT_Accel.c:44.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_19_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_52_2', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:44 and 'store' operation ('tempr_addr_write_ln66', DWT/DWT_Accel.c:66) of variable 'tmp_41', DWT/DWT_Accel.c:66 on array 'tempr', DWT/DWT_Accel.c:44.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_24_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_52_5', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:44 and 'store' operation ('tempr_addr_write_ln66', DWT/DWT_Accel.c:66) of variable 'tmp_41', DWT/DWT_Accel.c:66 on array 'tempr', DWT/DWT_Accel.c:44.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_26_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_52_7', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:44 and 'store' operation ('tempr_addr_write_ln66', DWT/DWT_Accel.c:66) of variable 'tmp_41', DWT/DWT_Accel.c:66 on array 'tempr', DWT/DWT_Accel.c:44.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_17_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_51', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:45 and 'store' operation ('tempc_addr_write_ln94', DWT/DWT_Accel.c:94) of variable 'tmp_49', DWT/DWT_Accel.c:94 on array 'tempc', DWT/DWT_Accel.c:45.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_18_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_60_1', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:45 and 'store' operation ('tempc_addr_write_ln94', DWT/DWT_Accel.c:94) of variable 'tmp_49', DWT/DWT_Accel.c:94 on array 'tempc', DWT/DWT_Accel.c:45.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_18_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_60_1', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:45 and 'store' operation ('tempc_addr_write_ln94', DWT/DWT_Accel.c:94) of variable 'tmp_49', DWT/DWT_Accel.c:94 on array 'tempc', DWT/DWT_Accel.c:45.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_19_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_60_2', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:45 and 'store' operation ('tempc_addr_write_ln94', DWT/DWT_Accel.c:94) of variable 'tmp_49', DWT/DWT_Accel.c:94 on array 'tempc', DWT/DWT_Accel.c:45.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_24_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_60_5', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:45 and 'store' operation ('tempc_addr_write_ln94', DWT/DWT_Accel.c:94) of variable 'tmp_49', DWT/DWT_Accel.c:94 on array 'tempc', DWT/DWT_Accel.c:45.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_26_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_60_7', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:45 and 'store' operation ('tempc_addr_write_ln94', DWT/DWT_Accel.c:94) of variable 'tmp_49', DWT/DWT_Accel.c:94 on array 'tempc', DWT/DWT_Accel.c:45.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.105 seconds; current allocated memory: 286.644 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.881 seconds; current allocated memory: 290.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_27_write_ln137', DWT/DWT_Accel.c:137) of variable 'tmp_59', DWT/DWT_Accel.c:137 on array 'tempr', DWT/DWT_Accel.c:114 and 'store' operation ('tempr_addr_write_ln136', DWT/DWT_Accel.c:136) of variable 'tmp_57', DWT/DWT_Accel.c:136 on array 'tempr', DWT/DWT_Accel.c:114.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_28_write_ln137', DWT/DWT_Accel.c:137) of variable 'tmp_70_1', DWT/DWT_Accel.c:137 on array 'tempr', DWT/DWT_Accel.c:114 and 'store' operation ('tempr_addr_write_ln136', DWT/DWT_Accel.c:136) of variable 'tmp_57', DWT/DWT_Accel.c:136 on array 'tempr', DWT/DWT_Accel.c:114.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_28_write_ln137', DWT/DWT_Accel.c:137) of variable 'tmp_70_1', DWT/DWT_Accel.c:137 on array 'tempr', DWT/DWT_Accel.c:114 and 'store' operation ('tempr_addr_write_ln136', DWT/DWT_Accel.c:136) of variable 'tmp_57', DWT/DWT_Accel.c:136 on array 'tempr', DWT/DWT_Accel.c:114.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_29_write_ln137', DWT/DWT_Accel.c:137) of variable 'tmp_70_2', DWT/DWT_Accel.c:137 on array 'tempr', DWT/DWT_Accel.c:114 and 'store' operation ('tempr_addr_write_ln136', DWT/DWT_Accel.c:136) of variable 'tmp_57', DWT/DWT_Accel.c:136 on array 'tempr', DWT/DWT_Accel.c:114.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_33_write_ln137', DWT/DWT_Accel.c:137) of variable 'tmp_70_5', DWT/DWT_Accel.c:137 on array 'tempr', DWT/DWT_Accel.c:114 and 'store' operation ('tempr_addr_write_ln136', DWT/DWT_Accel.c:136) of variable 'tmp_57', DWT/DWT_Accel.c:136 on array 'tempr', DWT/DWT_Accel.c:114.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_36_write_ln137', DWT/DWT_Accel.c:137) of variable 'tmp_70_7', DWT/DWT_Accel.c:137 on array 'tempr', DWT/DWT_Accel.c:114 and 'store' operation ('tempr_addr_write_ln136', DWT/DWT_Accel.c:136) of variable 'tmp_57', DWT/DWT_Accel.c:136 on array 'tempr', DWT/DWT_Accel.c:114.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_27_write_ln165', DWT/DWT_Accel.c:165) of variable 'tmp_67', DWT/DWT_Accel.c:165 on array 'tempc', DWT/DWT_Accel.c:115 and 'store' operation ('tempc_addr_write_ln164', DWT/DWT_Accel.c:164) of variable 'tmp_65', DWT/DWT_Accel.c:164 on array 'tempc', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_28_write_ln165', DWT/DWT_Accel.c:165) of variable 'tmp_78_1', DWT/DWT_Accel.c:165 on array 'tempc', DWT/DWT_Accel.c:115 and 'store' operation ('tempc_addr_write_ln164', DWT/DWT_Accel.c:164) of variable 'tmp_65', DWT/DWT_Accel.c:164 on array 'tempc', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_28_write_ln165', DWT/DWT_Accel.c:165) of variable 'tmp_78_1', DWT/DWT_Accel.c:165 on array 'tempc', DWT/DWT_Accel.c:115 and 'store' operation ('tempc_addr_write_ln164', DWT/DWT_Accel.c:164) of variable 'tmp_65', DWT/DWT_Accel.c:164 on array 'tempc', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_29_write_ln165', DWT/DWT_Accel.c:165) of variable 'tmp_78_2', DWT/DWT_Accel.c:165 on array 'tempc', DWT/DWT_Accel.c:115 and 'store' operation ('tempc_addr_write_ln164', DWT/DWT_Accel.c:164) of variable 'tmp_65', DWT/DWT_Accel.c:164 on array 'tempc', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_33_write_ln165', DWT/DWT_Accel.c:165) of variable 'tmp_78_5', DWT/DWT_Accel.c:165 on array 'tempc', DWT/DWT_Accel.c:115 and 'store' operation ('tempc_addr_write_ln164', DWT/DWT_Accel.c:164) of variable 'tmp_65', DWT/DWT_Accel.c:164 on array 'tempc', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_36_write_ln165', DWT/DWT_Accel.c:165) of variable 'tmp_78_7', DWT/DWT_Accel.c:165 on array 'tempc', DWT/DWT_Accel.c:115 and 'store' operation ('tempc_addr_write_ln164', DWT/DWT_Accel.c:164) of variable 'tmp_65', DWT/DWT_Accel.c:164 on array 'tempc', DWT/DWT_Accel.c:115.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.574 seconds; current allocated memory: 292.491 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.901 seconds; current allocated memory: 295.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.893 seconds; current allocated memory: 297.614 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 299.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_8_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_2_1', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215 and 'store' operation ('tempc_addr_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_13', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_10_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_2_2', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215 and 'store' operation ('tempc_addr_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_13', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_3_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_2_3', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215 and 'store' operation ('tempc_addr_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_13', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_4_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_2_4', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215 and 'store' operation ('tempc_addr_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_13', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_7_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_2_7', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215 and 'store' operation ('tempc_addr_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_13', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 29.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('row_load_8', DWT/DWT_Accel.c:265) on array 'row', DWT/DWT_Accel.c:212 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'row'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.482 seconds; current allocated memory: 302.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.899 seconds; current allocated memory: 305.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.764 seconds; current allocated memory: 306.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.514 seconds; current allocated memory: 307.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_8_480_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_8_480_s'.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 307.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_uitofp_32ns_32_6_1' to 'DWT_Accel_uitofp_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fptrunc_64ns_32_2_1' to 'DWT_Accel_fptrunccud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fpext_32ns_64_2_1' to 'DWT_Accel_fpext_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadddsueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'DWT_Accel_dmul_64fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadddsueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fpext_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fptrunccud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_color'.
INFO: [HLS 200-111]  Elapsed time: 8.181 seconds; current allocated memory: 313.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadddsueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fpext_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fptrunccud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_IR'.
INFO: [HLS 200-111]  Elapsed time: 17.915 seconds; current allocated memory: 319.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadd_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadd_64g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitodp_32ns_64_6_1' to 'DWT_Accel_sitodp_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadd_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitodp_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter'.
INFO: [HLS 200-111]  Elapsed time: 18.456 seconds; current allocated memory: 324.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dsub_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dsub_64ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadd_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dsub_64ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fpext_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fptrunccud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDWT'.
INFO: [HLS 200-111]  Elapsed time: 11.089 seconds; current allocated memory: 329.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DWT_Accel' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'a_0', 'a_1', 'a_2', 'a_4', 'a_5', 'a_6', 'a_7', 'b_0', 'b_1', 'b_2', 'b_3', 'b_4', 'b_5', 'b_6', 'b_7', 'c_0', 'c_1', 'c_2', 'c_3', 'c_4', 'c_5', 'c_6' and 'c_7' to AXI-Lite port CTL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_Accel'.
INFO: [HLS 200-111]  Elapsed time: 19.683 seconds; current allocated memory: 332.525 MB.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_row_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_column_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempc_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempc_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:02:03 . Memory (MB): peak = 455.461 ; gain = 388.992
INFO: [VHDL 208-304] Generating VHDL RTL for DWT_Accel.
INFO: [VLOG 209-307] Generating Verilog RTL for DWT_Accel.
INFO: [HLS 200-112] Total elapsed time: 122.95 seconds; peak allocated memory: 332.525 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file accelerator.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 184.902 ; gain = 118.332
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 184.902 ; gain = 118.332
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 187.211 ; gain = 120.641
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 216.965 ; gain = 150.395
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:229) in function 'IDWT' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:258) in function 'IDWT' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:129) in function 'DWT_IR' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:157) in function 'DWT_IR' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:59) in function 'DWT_color' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:87) in function 'DWT_color' partially with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'a' (DWT/DWT_Accel.c:3) in dimension 2 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'b' (DWT/DWT_Accel.c:3) in dimension 2 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'c' (DWT/DWT_Accel.c:3) in dimension 2 with a block factor 8.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'DWT_color' (DWT/DWT_Accel.c:74) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'DWT_IR' (DWT/DWT_Accel.c:144) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i16' into 'Filter' (DWT/DWT_Accel.c:188) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'IDWT' (DWT/DWT_Accel.c:244) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 280.688 ; gain = 214.117
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:221:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:249:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:216:16) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:51:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:79:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:46:16) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:121:17) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:149:17) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:116:16) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.8[480 x [80 x i16]]P.i32.i64.i64' to 'aesl_mux_load.8[480 ' (aesl_mux_load.8[480 x [80 x i16]]P.i32.i64.i64:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 343.617 ; gain = 277.047
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DWT_Accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_8_480_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.384 seconds; current allocated memory: 284.240 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 284.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_17_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_43', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:44 and 'store' operation ('tempr_addr_write_ln66', DWT/DWT_Accel.c:66) of variable 'tmp_41', DWT/DWT_Accel.c:66 on array 'tempr', DWT/DWT_Accel.c:44.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_18_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_52_1', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:44 and 'store' operation ('tempr_addr_write_ln66', DWT/DWT_Accel.c:66) of variable 'tmp_41', DWT/DWT_Accel.c:66 on array 'tempr', DWT/DWT_Accel.c:44.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_18_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_52_1', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:44 and 'store' operation ('tempr_addr_write_ln66', DWT/DWT_Accel.c:66) of variable 'tmp_41', DWT/DWT_Accel.c:66 on array 'tempr', DWT/DWT_Accel.c:44.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_19_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_52_2', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:44 and 'store' operation ('tempr_addr_write_ln66', DWT/DWT_Accel.c:66) of variable 'tmp_41', DWT/DWT_Accel.c:66 on array 'tempr', DWT/DWT_Accel.c:44.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_24_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_52_5', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:44 and 'store' operation ('tempr_addr_write_ln66', DWT/DWT_Accel.c:66) of variable 'tmp_41', DWT/DWT_Accel.c:66 on array 'tempr', DWT/DWT_Accel.c:44.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_26_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_52_7', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:44 and 'store' operation ('tempr_addr_write_ln66', DWT/DWT_Accel.c:66) of variable 'tmp_41', DWT/DWT_Accel.c:66 on array 'tempr', DWT/DWT_Accel.c:44.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_17_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_51', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:45 and 'store' operation ('tempc_addr_write_ln94', DWT/DWT_Accel.c:94) of variable 'tmp_49', DWT/DWT_Accel.c:94 on array 'tempc', DWT/DWT_Accel.c:45.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_18_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_60_1', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:45 and 'store' operation ('tempc_addr_write_ln94', DWT/DWT_Accel.c:94) of variable 'tmp_49', DWT/DWT_Accel.c:94 on array 'tempc', DWT/DWT_Accel.c:45.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_18_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_60_1', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:45 and 'store' operation ('tempc_addr_write_ln94', DWT/DWT_Accel.c:94) of variable 'tmp_49', DWT/DWT_Accel.c:94 on array 'tempc', DWT/DWT_Accel.c:45.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_19_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_60_2', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:45 and 'store' operation ('tempc_addr_write_ln94', DWT/DWT_Accel.c:94) of variable 'tmp_49', DWT/DWT_Accel.c:94 on array 'tempc', DWT/DWT_Accel.c:45.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_24_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_60_5', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:45 and 'store' operation ('tempc_addr_write_ln94', DWT/DWT_Accel.c:94) of variable 'tmp_49', DWT/DWT_Accel.c:94 on array 'tempc', DWT/DWT_Accel.c:45.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_26_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_60_7', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:45 and 'store' operation ('tempc_addr_write_ln94', DWT/DWT_Accel.c:94) of variable 'tmp_49', DWT/DWT_Accel.c:94 on array 'tempc', DWT/DWT_Accel.c:45.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.606 seconds; current allocated memory: 287.091 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.533 seconds; current allocated memory: 290.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_27_write_ln137', DWT/DWT_Accel.c:137) of variable 'tmp_59', DWT/DWT_Accel.c:137 on array 'tempr', DWT/DWT_Accel.c:114 and 'store' operation ('tempr_addr_write_ln136', DWT/DWT_Accel.c:136) of variable 'tmp_57', DWT/DWT_Accel.c:136 on array 'tempr', DWT/DWT_Accel.c:114.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_28_write_ln137', DWT/DWT_Accel.c:137) of variable 'tmp_70_1', DWT/DWT_Accel.c:137 on array 'tempr', DWT/DWT_Accel.c:114 and 'store' operation ('tempr_addr_write_ln136', DWT/DWT_Accel.c:136) of variable 'tmp_57', DWT/DWT_Accel.c:136 on array 'tempr', DWT/DWT_Accel.c:114.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_28_write_ln137', DWT/DWT_Accel.c:137) of variable 'tmp_70_1', DWT/DWT_Accel.c:137 on array 'tempr', DWT/DWT_Accel.c:114 and 'store' operation ('tempr_addr_write_ln136', DWT/DWT_Accel.c:136) of variable 'tmp_57', DWT/DWT_Accel.c:136 on array 'tempr', DWT/DWT_Accel.c:114.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_29_write_ln137', DWT/DWT_Accel.c:137) of variable 'tmp_70_2', DWT/DWT_Accel.c:137 on array 'tempr', DWT/DWT_Accel.c:114 and 'store' operation ('tempr_addr_write_ln136', DWT/DWT_Accel.c:136) of variable 'tmp_57', DWT/DWT_Accel.c:136 on array 'tempr', DWT/DWT_Accel.c:114.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_33_write_ln137', DWT/DWT_Accel.c:137) of variable 'tmp_70_5', DWT/DWT_Accel.c:137 on array 'tempr', DWT/DWT_Accel.c:114 and 'store' operation ('tempr_addr_write_ln136', DWT/DWT_Accel.c:136) of variable 'tmp_57', DWT/DWT_Accel.c:136 on array 'tempr', DWT/DWT_Accel.c:114.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_36_write_ln137', DWT/DWT_Accel.c:137) of variable 'tmp_70_7', DWT/DWT_Accel.c:137 on array 'tempr', DWT/DWT_Accel.c:114 and 'store' operation ('tempr_addr_write_ln136', DWT/DWT_Accel.c:136) of variable 'tmp_57', DWT/DWT_Accel.c:136 on array 'tempr', DWT/DWT_Accel.c:114.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_27_write_ln165', DWT/DWT_Accel.c:165) of variable 'tmp_67', DWT/DWT_Accel.c:165 on array 'tempc', DWT/DWT_Accel.c:115 and 'store' operation ('tempc_addr_write_ln164', DWT/DWT_Accel.c:164) of variable 'tmp_65', DWT/DWT_Accel.c:164 on array 'tempc', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_28_write_ln165', DWT/DWT_Accel.c:165) of variable 'tmp_78_1', DWT/DWT_Accel.c:165 on array 'tempc', DWT/DWT_Accel.c:115 and 'store' operation ('tempc_addr_write_ln164', DWT/DWT_Accel.c:164) of variable 'tmp_65', DWT/DWT_Accel.c:164 on array 'tempc', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_28_write_ln165', DWT/DWT_Accel.c:165) of variable 'tmp_78_1', DWT/DWT_Accel.c:165 on array 'tempc', DWT/DWT_Accel.c:115 and 'store' operation ('tempc_addr_write_ln164', DWT/DWT_Accel.c:164) of variable 'tmp_65', DWT/DWT_Accel.c:164 on array 'tempc', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_29_write_ln165', DWT/DWT_Accel.c:165) of variable 'tmp_78_2', DWT/DWT_Accel.c:165 on array 'tempc', DWT/DWT_Accel.c:115 and 'store' operation ('tempc_addr_write_ln164', DWT/DWT_Accel.c:164) of variable 'tmp_65', DWT/DWT_Accel.c:164 on array 'tempc', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_33_write_ln165', DWT/DWT_Accel.c:165) of variable 'tmp_78_5', DWT/DWT_Accel.c:165 on array 'tempc', DWT/DWT_Accel.c:115 and 'store' operation ('tempc_addr_write_ln164', DWT/DWT_Accel.c:164) of variable 'tmp_65', DWT/DWT_Accel.c:164 on array 'tempc', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_36_write_ln165', DWT/DWT_Accel.c:165) of variable 'tmp_78_7', DWT/DWT_Accel.c:165 on array 'tempc', DWT/DWT_Accel.c:115 and 'store' operation ('tempc_addr_write_ln164', DWT/DWT_Accel.c:164) of variable 'tmp_65', DWT/DWT_Accel.c:164 on array 'tempc', DWT/DWT_Accel.c:115.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.972 seconds; current allocated memory: 292.937 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 296.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.711 seconds; current allocated memory: 298.045 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 300.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_8_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_2_1', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215 and 'store' operation ('tempc_addr_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_13', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_10_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_2_2', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215 and 'store' operation ('tempc_addr_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_13', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_3_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_2_3', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215 and 'store' operation ('tempc_addr_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_13', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_4_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_2_4', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215 and 'store' operation ('tempc_addr_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_13', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_7_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_2_7', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215 and 'store' operation ('tempc_addr_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_13', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 29.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('row_load_8', DWT/DWT_Accel.c:265) on array 'row', DWT/DWT_Accel.c:212 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'row'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.993 seconds; current allocated memory: 302.851 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.599 seconds; current allocated memory: 306.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.593 seconds; current allocated memory: 306.686 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.443 seconds; current allocated memory: 307.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_8_480_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_8_480_s'.
INFO: [HLS 200-111]  Elapsed time: 0.444 seconds; current allocated memory: 308.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_uitofp_32ns_32_6_1' to 'DWT_Accel_uitofp_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fptrunc_64ns_32_2_1' to 'DWT_Accel_fptrunccud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fpext_32ns_64_2_1' to 'DWT_Accel_fpext_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadddsueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'DWT_Accel_dmul_64fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadddsueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fpext_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fptrunccud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_color'.
INFO: [HLS 200-111]  Elapsed time: 6.21 seconds; current allocated memory: 313.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadddsueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fpext_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fptrunccud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_IR'.
INFO: [HLS 200-111]  Elapsed time: 13.324 seconds; current allocated memory: 319.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadd_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadd_64g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitodp_32ns_64_6_1' to 'DWT_Accel_sitodp_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadd_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitodp_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter'.
INFO: [HLS 200-111]  Elapsed time: 12.791 seconds; current allocated memory: 325.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dsub_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dsub_64ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadd_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dsub_64ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fpext_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fptrunccud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDWT'.
INFO: [HLS 200-111]  Elapsed time: 7.049 seconds; current allocated memory: 330.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DWT_Accel' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'a_0', 'a_1', 'a_2', 'a_4', 'a_5', 'a_6', 'a_7', 'b_0', 'b_1', 'b_2', 'b_3', 'b_4', 'b_5', 'b_6', 'b_7', 'c_0', 'c_1', 'c_2', 'c_3', 'c_4', 'c_5', 'c_6' and 'c_7' to AXI-Lite port CTL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_Accel'.
INFO: [HLS 200-111]  Elapsed time: 13.136 seconds; current allocated memory: 333.430 MB.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_row_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_column_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempc_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempc_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:30 . Memory (MB): peak = 455.352 ; gain = 388.781
INFO: [VHDL 208-304] Generating VHDL RTL for DWT_Accel.
INFO: [VLOG 209-307] Generating Verilog RTL for DWT_Accel.
INFO: [HLS 200-112] Total elapsed time: 89.637 seconds; peak allocated memory: 333.430 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file accelerator.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 184.363 ; gain = 118.215
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 184.363 ; gain = 118.215
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 187.570 ; gain = 121.422
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:67) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 216.977 ; gain = 150.828
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:229) in function 'IDWT' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:258) in function 'IDWT' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:129) in function 'DWT_IR' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:157) in function 'DWT_IR' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:59) in function 'DWT_color' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:87) in function 'DWT_color' partially with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'a' (DWT/DWT_Accel.c:3) in dimension 2 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'b' (DWT/DWT_Accel.c:3) in dimension 2 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'c' (DWT/DWT_Accel.c:3) in dimension 2 with a block factor 8.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'DWT_color' (DWT/DWT_Accel.c:74) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'DWT_IR' (DWT/DWT_Accel.c:144) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'Filter' (DWT/DWT_Accel.c:188) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'IDWT' (DWT/DWT_Accel.c:244) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 280.516 ; gain = 214.367
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:221:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:249:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:216:16) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:51:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:79:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:46:16) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:121:17) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:149:17) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:116:16) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.8[480 x [80 x i8]]P.i32.i64.i64' to 'aesl_mux_load.8[480 ' (aesl_mux_load.8[480 x [80 x i8]]P.i32.i64.i64:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 342.539 ; gain = 276.391
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DWT_Accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_8_480_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.712 seconds; current allocated memory: 283.783 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 284.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_17_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_43', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:44 and 'store' operation ('tempr_addr_write_ln66', DWT/DWT_Accel.c:66) of variable 'tmp_41', DWT/DWT_Accel.c:66 on array 'tempr', DWT/DWT_Accel.c:44.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_18_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_52_1', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:44 and 'store' operation ('tempr_addr_write_ln66', DWT/DWT_Accel.c:66) of variable 'tmp_41', DWT/DWT_Accel.c:66 on array 'tempr', DWT/DWT_Accel.c:44.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_18_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_52_1', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:44 and 'store' operation ('tempr_addr_write_ln66', DWT/DWT_Accel.c:66) of variable 'tmp_41', DWT/DWT_Accel.c:66 on array 'tempr', DWT/DWT_Accel.c:44.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_19_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_52_2', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:44 and 'store' operation ('tempr_addr_write_ln66', DWT/DWT_Accel.c:66) of variable 'tmp_41', DWT/DWT_Accel.c:66 on array 'tempr', DWT/DWT_Accel.c:44.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_24_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_52_5', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:44 and 'store' operation ('tempr_addr_write_ln66', DWT/DWT_Accel.c:66) of variable 'tmp_41', DWT/DWT_Accel.c:66 on array 'tempr', DWT/DWT_Accel.c:44.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_26_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_52_7', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:44 and 'store' operation ('tempr_addr_write_ln66', DWT/DWT_Accel.c:66) of variable 'tmp_41', DWT/DWT_Accel.c:66 on array 'tempr', DWT/DWT_Accel.c:44.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_17_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_51', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:45 and 'store' operation ('tempc_addr_write_ln94', DWT/DWT_Accel.c:94) of variable 'tmp_49', DWT/DWT_Accel.c:94 on array 'tempc', DWT/DWT_Accel.c:45.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_18_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_60_1', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:45 and 'store' operation ('tempc_addr_write_ln94', DWT/DWT_Accel.c:94) of variable 'tmp_49', DWT/DWT_Accel.c:94 on array 'tempc', DWT/DWT_Accel.c:45.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_18_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_60_1', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:45 and 'store' operation ('tempc_addr_write_ln94', DWT/DWT_Accel.c:94) of variable 'tmp_49', DWT/DWT_Accel.c:94 on array 'tempc', DWT/DWT_Accel.c:45.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_19_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_60_2', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:45 and 'store' operation ('tempc_addr_write_ln94', DWT/DWT_Accel.c:94) of variable 'tmp_49', DWT/DWT_Accel.c:94 on array 'tempc', DWT/DWT_Accel.c:45.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_24_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_60_5', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:45 and 'store' operation ('tempc_addr_write_ln94', DWT/DWT_Accel.c:94) of variable 'tmp_49', DWT/DWT_Accel.c:94 on array 'tempc', DWT/DWT_Accel.c:45.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_26_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_60_7', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:45 and 'store' operation ('tempc_addr_write_ln94', DWT/DWT_Accel.c:94) of variable 'tmp_49', DWT/DWT_Accel.c:94 on array 'tempc', DWT/DWT_Accel.c:45.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 286.653 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.515 seconds; current allocated memory: 290.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_27_write_ln137', DWT/DWT_Accel.c:137) of variable 'tmp_59', DWT/DWT_Accel.c:137 on array 'tempr', DWT/DWT_Accel.c:114 and 'store' operation ('tempr_addr_write_ln136', DWT/DWT_Accel.c:136) of variable 'tmp_57', DWT/DWT_Accel.c:136 on array 'tempr', DWT/DWT_Accel.c:114.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_28_write_ln137', DWT/DWT_Accel.c:137) of variable 'tmp_70_1', DWT/DWT_Accel.c:137 on array 'tempr', DWT/DWT_Accel.c:114 and 'store' operation ('tempr_addr_write_ln136', DWT/DWT_Accel.c:136) of variable 'tmp_57', DWT/DWT_Accel.c:136 on array 'tempr', DWT/DWT_Accel.c:114.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_28_write_ln137', DWT/DWT_Accel.c:137) of variable 'tmp_70_1', DWT/DWT_Accel.c:137 on array 'tempr', DWT/DWT_Accel.c:114 and 'store' operation ('tempr_addr_write_ln136', DWT/DWT_Accel.c:136) of variable 'tmp_57', DWT/DWT_Accel.c:136 on array 'tempr', DWT/DWT_Accel.c:114.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_29_write_ln137', DWT/DWT_Accel.c:137) of variable 'tmp_70_2', DWT/DWT_Accel.c:137 on array 'tempr', DWT/DWT_Accel.c:114 and 'store' operation ('tempr_addr_write_ln136', DWT/DWT_Accel.c:136) of variable 'tmp_57', DWT/DWT_Accel.c:136 on array 'tempr', DWT/DWT_Accel.c:114.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_33_write_ln137', DWT/DWT_Accel.c:137) of variable 'tmp_70_5', DWT/DWT_Accel.c:137 on array 'tempr', DWT/DWT_Accel.c:114 and 'store' operation ('tempr_addr_write_ln136', DWT/DWT_Accel.c:136) of variable 'tmp_57', DWT/DWT_Accel.c:136 on array 'tempr', DWT/DWT_Accel.c:114.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_36_write_ln137', DWT/DWT_Accel.c:137) of variable 'tmp_70_7', DWT/DWT_Accel.c:137 on array 'tempr', DWT/DWT_Accel.c:114 and 'store' operation ('tempr_addr_write_ln136', DWT/DWT_Accel.c:136) of variable 'tmp_57', DWT/DWT_Accel.c:136 on array 'tempr', DWT/DWT_Accel.c:114.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_27_write_ln165', DWT/DWT_Accel.c:165) of variable 'tmp_67', DWT/DWT_Accel.c:165 on array 'tempc', DWT/DWT_Accel.c:115 and 'store' operation ('tempc_addr_write_ln164', DWT/DWT_Accel.c:164) of variable 'tmp_65', DWT/DWT_Accel.c:164 on array 'tempc', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_28_write_ln165', DWT/DWT_Accel.c:165) of variable 'tmp_78_1', DWT/DWT_Accel.c:165 on array 'tempc', DWT/DWT_Accel.c:115 and 'store' operation ('tempc_addr_write_ln164', DWT/DWT_Accel.c:164) of variable 'tmp_65', DWT/DWT_Accel.c:164 on array 'tempc', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_28_write_ln165', DWT/DWT_Accel.c:165) of variable 'tmp_78_1', DWT/DWT_Accel.c:165 on array 'tempc', DWT/DWT_Accel.c:115 and 'store' operation ('tempc_addr_write_ln164', DWT/DWT_Accel.c:164) of variable 'tmp_65', DWT/DWT_Accel.c:164 on array 'tempc', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_29_write_ln165', DWT/DWT_Accel.c:165) of variable 'tmp_78_2', DWT/DWT_Accel.c:165 on array 'tempc', DWT/DWT_Accel.c:115 and 'store' operation ('tempc_addr_write_ln164', DWT/DWT_Accel.c:164) of variable 'tmp_65', DWT/DWT_Accel.c:164 on array 'tempc', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_33_write_ln165', DWT/DWT_Accel.c:165) of variable 'tmp_78_5', DWT/DWT_Accel.c:165 on array 'tempc', DWT/DWT_Accel.c:115 and 'store' operation ('tempc_addr_write_ln164', DWT/DWT_Accel.c:164) of variable 'tmp_65', DWT/DWT_Accel.c:164 on array 'tempc', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_36_write_ln165', DWT/DWT_Accel.c:165) of variable 'tmp_78_7', DWT/DWT_Accel.c:165 on array 'tempc', DWT/DWT_Accel.c:115 and 'store' operation ('tempc_addr_write_ln164', DWT/DWT_Accel.c:164) of variable 'tmp_65', DWT/DWT_Accel.c:164 on array 'tempc', DWT/DWT_Accel.c:115.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.962 seconds; current allocated memory: 292.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.523 seconds; current allocated memory: 295.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 297.624 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 299.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_8_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_2_1', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215 and 'store' operation ('tempc_addr_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_13', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_10_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_2_2', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215 and 'store' operation ('tempc_addr_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_13', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_3_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_2_3', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215 and 'store' operation ('tempc_addr_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_13', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_4_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_2_4', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215 and 'store' operation ('tempc_addr_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_13', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_7_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_2_7', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215 and 'store' operation ('tempc_addr_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_13', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 29.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('row_load_8', DWT/DWT_Accel.c:265) on array 'row', DWT/DWT_Accel.c:212 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'row'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.949 seconds; current allocated memory: 302.433 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.573 seconds; current allocated memory: 305.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 306.247 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 307.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_8_480_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_8_480_s'.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 307.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_uitofp_32ns_32_6_1' to 'DWT_Accel_uitofp_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fptrunc_64ns_32_2_1' to 'DWT_Accel_fptrunccud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fpext_32ns_64_2_1' to 'DWT_Accel_fpext_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadddsueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'DWT_Accel_dmul_64fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadddsueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fpext_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fptrunccud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_color'.
INFO: [HLS 200-111]  Elapsed time: 9.863 seconds; current allocated memory: 313.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadddsueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fpext_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fptrunccud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_IR'.
INFO: [HLS 200-111]  Elapsed time: 17.463 seconds; current allocated memory: 319.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadd_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadd_64g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitodp_32ns_64_6_1' to 'DWT_Accel_sitodp_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadd_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitodp_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter'.
INFO: [HLS 200-111]  Elapsed time: 12.736 seconds; current allocated memory: 324.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dsub_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dsub_64ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadd_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dsub_64ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fpext_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fptrunccud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDWT'.
INFO: [HLS 200-111]  Elapsed time: 8.15 seconds; current allocated memory: 329.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DWT_Accel' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'a_0', 'a_1', 'a_2', 'a_4', 'a_5', 'a_6', 'a_7', 'b_0', 'b_1', 'b_2', 'b_3', 'b_4', 'b_5', 'b_6', 'b_7', 'c_0', 'c_1', 'c_2', 'c_3', 'c_4', 'c_5', 'c_6' and 'c_7' to AXI-Lite port CTL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_Accel'.
INFO: [HLS 200-111]  Elapsed time: 13.524 seconds; current allocated memory: 332.518 MB.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_row_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_column_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempc_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempc_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:01:41 . Memory (MB): peak = 454.754 ; gain = 388.605
INFO: [VHDL 208-304] Generating VHDL RTL for DWT_Accel.
INFO: [VLOG 209-307] Generating Verilog RTL for DWT_Accel.
INFO: [HLS 200-112] Total elapsed time: 101.418 seconds; peak allocated memory: 332.518 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file accelerator.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 184.086 ; gain = 117.828
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 184.086 ; gain = 117.828
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 187.379 ; gain = 121.121
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:67) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 217.840 ; gain = 151.582
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:229) in function 'IDWT' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:258) in function 'IDWT' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:129) in function 'DWT_IR' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:157) in function 'DWT_IR' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:59) in function 'DWT_color' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:87) in function 'DWT_color' partially with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'a' (DWT/DWT_Accel.c:3) in dimension 1 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'b' (DWT/DWT_Accel.c:3) in dimension 1 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'c' (DWT/DWT_Accel.c:3) in dimension 1 with a block factor 8.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'DWT_color' (DWT/DWT_Accel.c:74) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'DWT_IR' (DWT/DWT_Accel.c:144) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'Filter' (DWT/DWT_Accel.c:188) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'IDWT' (DWT/DWT_Accel.c:244) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 280.980 ; gain = 214.723
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:221:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:249:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:216:16) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:51:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:79:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:46:16) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:121:17) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:149:17) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:116:16) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.8[60 x [640 x i8]]P.i32.i64.i64' to 'aesl_mux_load.8[60 x' (aesl_mux_load.8[60 x [640 x i8]]P.i32.i64.i64:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 343.367 ; gain = 277.109
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DWT_Accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_8_60_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.131 seconds; current allocated memory: 284.162 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 284.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_17_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_44', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:44 and 'store' operation ('tempr_addr_write_ln66', DWT/DWT_Accel.c:66) of variable 'tmp_42', DWT/DWT_Accel.c:66 on array 'tempr', DWT/DWT_Accel.c:44.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_18_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_52_1', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:44 and 'store' operation ('tempr_addr_write_ln66', DWT/DWT_Accel.c:66) of variable 'tmp_42', DWT/DWT_Accel.c:66 on array 'tempr', DWT/DWT_Accel.c:44.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_18_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_52_1', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:44 and 'store' operation ('tempr_addr_write_ln66', DWT/DWT_Accel.c:66) of variable 'tmp_42', DWT/DWT_Accel.c:66 on array 'tempr', DWT/DWT_Accel.c:44.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_19_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_52_2', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:44 and 'store' operation ('tempr_addr_write_ln66', DWT/DWT_Accel.c:66) of variable 'tmp_42', DWT/DWT_Accel.c:66 on array 'tempr', DWT/DWT_Accel.c:44.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_24_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_52_5', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:44 and 'store' operation ('tempr_addr_write_ln66', DWT/DWT_Accel.c:66) of variable 'tmp_42', DWT/DWT_Accel.c:66 on array 'tempr', DWT/DWT_Accel.c:44.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_26_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_52_7', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:44 and 'store' operation ('tempr_addr_write_ln66', DWT/DWT_Accel.c:66) of variable 'tmp_42', DWT/DWT_Accel.c:66 on array 'tempr', DWT/DWT_Accel.c:44.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_17_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_52', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:45 and 'store' operation ('tempc_addr_write_ln94', DWT/DWT_Accel.c:94) of variable 'tmp_50', DWT/DWT_Accel.c:94 on array 'tempc', DWT/DWT_Accel.c:45.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_18_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_60_1', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:45 and 'store' operation ('tempc_addr_write_ln94', DWT/DWT_Accel.c:94) of variable 'tmp_50', DWT/DWT_Accel.c:94 on array 'tempc', DWT/DWT_Accel.c:45.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_18_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_60_1', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:45 and 'store' operation ('tempc_addr_write_ln94', DWT/DWT_Accel.c:94) of variable 'tmp_50', DWT/DWT_Accel.c:94 on array 'tempc', DWT/DWT_Accel.c:45.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_19_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_60_2', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:45 and 'store' operation ('tempc_addr_write_ln94', DWT/DWT_Accel.c:94) of variable 'tmp_50', DWT/DWT_Accel.c:94 on array 'tempc', DWT/DWT_Accel.c:45.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_24_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_60_5', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:45 and 'store' operation ('tempc_addr_write_ln94', DWT/DWT_Accel.c:94) of variable 'tmp_50', DWT/DWT_Accel.c:94 on array 'tempc', DWT/DWT_Accel.c:45.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_26_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_60_7', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:45 and 'store' operation ('tempc_addr_write_ln94', DWT/DWT_Accel.c:94) of variable 'tmp_50', DWT/DWT_Accel.c:94 on array 'tempc', DWT/DWT_Accel.c:45.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.583 seconds; current allocated memory: 286.997 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 290.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_27_write_ln137', DWT/DWT_Accel.c:137) of variable 'tmp_60', DWT/DWT_Accel.c:137 on array 'tempr', DWT/DWT_Accel.c:114 and 'store' operation ('tempr_addr_write_ln136', DWT/DWT_Accel.c:136) of variable 'tmp_58', DWT/DWT_Accel.c:136 on array 'tempr', DWT/DWT_Accel.c:114.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_28_write_ln137', DWT/DWT_Accel.c:137) of variable 'tmp_70_1', DWT/DWT_Accel.c:137 on array 'tempr', DWT/DWT_Accel.c:114 and 'store' operation ('tempr_addr_write_ln136', DWT/DWT_Accel.c:136) of variable 'tmp_58', DWT/DWT_Accel.c:136 on array 'tempr', DWT/DWT_Accel.c:114.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_28_write_ln137', DWT/DWT_Accel.c:137) of variable 'tmp_70_1', DWT/DWT_Accel.c:137 on array 'tempr', DWT/DWT_Accel.c:114 and 'store' operation ('tempr_addr_write_ln136', DWT/DWT_Accel.c:136) of variable 'tmp_58', DWT/DWT_Accel.c:136 on array 'tempr', DWT/DWT_Accel.c:114.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_29_write_ln137', DWT/DWT_Accel.c:137) of variable 'tmp_70_2', DWT/DWT_Accel.c:137 on array 'tempr', DWT/DWT_Accel.c:114 and 'store' operation ('tempr_addr_write_ln136', DWT/DWT_Accel.c:136) of variable 'tmp_58', DWT/DWT_Accel.c:136 on array 'tempr', DWT/DWT_Accel.c:114.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_33_write_ln137', DWT/DWT_Accel.c:137) of variable 'tmp_70_5', DWT/DWT_Accel.c:137 on array 'tempr', DWT/DWT_Accel.c:114 and 'store' operation ('tempr_addr_write_ln136', DWT/DWT_Accel.c:136) of variable 'tmp_58', DWT/DWT_Accel.c:136 on array 'tempr', DWT/DWT_Accel.c:114.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_36_write_ln137', DWT/DWT_Accel.c:137) of variable 'tmp_70_7', DWT/DWT_Accel.c:137 on array 'tempr', DWT/DWT_Accel.c:114 and 'store' operation ('tempr_addr_write_ln136', DWT/DWT_Accel.c:136) of variable 'tmp_58', DWT/DWT_Accel.c:136 on array 'tempr', DWT/DWT_Accel.c:114.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_27_write_ln165', DWT/DWT_Accel.c:165) of variable 'tmp_68', DWT/DWT_Accel.c:165 on array 'tempc', DWT/DWT_Accel.c:115 and 'store' operation ('tempc_addr_write_ln164', DWT/DWT_Accel.c:164) of variable 'tmp_66', DWT/DWT_Accel.c:164 on array 'tempc', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_28_write_ln165', DWT/DWT_Accel.c:165) of variable 'tmp_78_1', DWT/DWT_Accel.c:165 on array 'tempc', DWT/DWT_Accel.c:115 and 'store' operation ('tempc_addr_write_ln164', DWT/DWT_Accel.c:164) of variable 'tmp_66', DWT/DWT_Accel.c:164 on array 'tempc', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_28_write_ln165', DWT/DWT_Accel.c:165) of variable 'tmp_78_1', DWT/DWT_Accel.c:165 on array 'tempc', DWT/DWT_Accel.c:115 and 'store' operation ('tempc_addr_write_ln164', DWT/DWT_Accel.c:164) of variable 'tmp_66', DWT/DWT_Accel.c:164 on array 'tempc', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_29_write_ln165', DWT/DWT_Accel.c:165) of variable 'tmp_78_2', DWT/DWT_Accel.c:165 on array 'tempc', DWT/DWT_Accel.c:115 and 'store' operation ('tempc_addr_write_ln164', DWT/DWT_Accel.c:164) of variable 'tmp_66', DWT/DWT_Accel.c:164 on array 'tempc', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_33_write_ln165', DWT/DWT_Accel.c:165) of variable 'tmp_78_5', DWT/DWT_Accel.c:165 on array 'tempc', DWT/DWT_Accel.c:115 and 'store' operation ('tempc_addr_write_ln164', DWT/DWT_Accel.c:164) of variable 'tmp_66', DWT/DWT_Accel.c:164 on array 'tempc', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_36_write_ln165', DWT/DWT_Accel.c:165) of variable 'tmp_78_7', DWT/DWT_Accel.c:165 on array 'tempc', DWT/DWT_Accel.c:115 and 'store' operation ('tempc_addr_write_ln164', DWT/DWT_Accel.c:164) of variable 'tmp_66', DWT/DWT_Accel.c:164 on array 'tempc', DWT/DWT_Accel.c:115.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.946 seconds; current allocated memory: 292.802 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.511 seconds; current allocated memory: 296.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.621 seconds; current allocated memory: 297.794 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 300.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_8_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_2_1', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215 and 'store' operation ('tempc_addr_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_21', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_10_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_2_2', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215 and 'store' operation ('tempc_addr_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_21', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_3_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_2_3', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215 and 'store' operation ('tempc_addr_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_21', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_4_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_2_4', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215 and 'store' operation ('tempc_addr_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_21', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_7_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_2_7', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215 and 'store' operation ('tempc_addr_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_21', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 29.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('row_load_8', DWT/DWT_Accel.c:265) on array 'row', DWT/DWT_Accel.c:212 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'row'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.946 seconds; current allocated memory: 302.868 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.569 seconds; current allocated memory: 306.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 306.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 307.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_8_60_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_8_60_x'.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 308.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_uitofp_32ns_32_6_1' to 'DWT_Accel_uitofp_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fptrunc_64ns_32_2_1' to 'DWT_Accel_fptrunccud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fpext_32ns_64_2_1' to 'DWT_Accel_fpext_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadddsueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'DWT_Accel_dmul_64fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadddsueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fpext_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fptrunccud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_color'.
INFO: [HLS 200-111]  Elapsed time: 11.408 seconds; current allocated memory: 313.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadddsueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fpext_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fptrunccud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_IR'.
INFO: [HLS 200-111]  Elapsed time: 24.904 seconds; current allocated memory: 319.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadd_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadd_64g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitodp_32ns_64_6_1' to 'DWT_Accel_sitodp_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadd_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitodp_hbi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter'.
INFO: [HLS 200-111]  Elapsed time: 26.788 seconds; current allocated memory: 324.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dsub_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dsub_64ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadd_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dsub_64ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fpext_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fptrunccud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDWT'.
INFO: [HLS 200-111]  Elapsed time: 15.516 seconds; current allocated memory: 330.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DWT_Accel' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'a_0', 'a_1', 'a_2', 'a_4', 'a_5', 'a_6', 'a_7', 'b_0', 'b_1', 'b_2', 'b_3', 'b_4', 'b_5', 'b_6', 'b_7', 'c_0', 'c_1', 'c_2', 'c_3', 'c_4', 'c_5', 'c_6' and 'c_7' to AXI-Lite port CTL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_Accel'.
INFO: [HLS 200-111]  Elapsed time: 26.265 seconds; current allocated memory: 332.940 MB.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_row_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_column_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempc_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempc_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:02:34 . Memory (MB): peak = 455.008 ; gain = 388.750
INFO: [VHDL 208-304] Generating VHDL RTL for DWT_Accel.
INFO: [VLOG 209-307] Generating Verilog RTL for DWT_Accel.
INFO: [HLS 200-112] Total elapsed time: 153.784 seconds; peak allocated memory: 332.940 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file accelerator.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 184.180 ; gain = 118.027
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 184.180 ; gain = 118.027
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 187.414 ; gain = 121.262
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:67) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 216.730 ; gain = 150.578
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:229) in function 'IDWT' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:258) in function 'IDWT' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:129) in function 'DWT_IR' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:157) in function 'DWT_IR' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:59) in function 'DWT_color' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:87) in function 'DWT_color' partially with a factor of 8.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'DWT_color' (DWT/DWT_Accel.c:74) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'DWT_IR' (DWT/DWT_Accel.c:144) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'Filter' (DWT/DWT_Accel.c:188) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'IDWT' (DWT/DWT_Accel.c:244) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 278.688 ; gain = 212.535
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:221:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:249:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:216:16) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:51:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:79:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:46:16) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:121:17) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:149:17) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:116:16) in function 'DWT_IR' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 640 on port 'C' (DWT/DWT_Accel.c:255:12). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 640 on port 'B' (DWT/DWT_Accel.c:127:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 640 on port 'A' (DWT/DWT_Accel.c:57:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 327.895 ; gain = 261.742
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DWT_Accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_17_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_44', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:44 and 'store' operation ('tempr_addr_write_ln66', DWT/DWT_Accel.c:66) of variable 'tmp_42', DWT/DWT_Accel.c:66 on array 'tempr', DWT/DWT_Accel.c:44.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_18_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_52_1', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:44 and 'store' operation ('tempr_addr_write_ln66', DWT/DWT_Accel.c:66) of variable 'tmp_42', DWT/DWT_Accel.c:66 on array 'tempr', DWT/DWT_Accel.c:44.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_18_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_52_1', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:44 and 'store' operation ('tempr_addr_write_ln66', DWT/DWT_Accel.c:66) of variable 'tmp_42', DWT/DWT_Accel.c:66 on array 'tempr', DWT/DWT_Accel.c:44.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_19_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_52_2', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:44 and 'store' operation ('tempr_addr_write_ln66', DWT/DWT_Accel.c:66) of variable 'tmp_42', DWT/DWT_Accel.c:66 on array 'tempr', DWT/DWT_Accel.c:44.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_24_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_52_5', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:44 and 'store' operation ('tempr_addr_write_ln66', DWT/DWT_Accel.c:66) of variable 'tmp_42', DWT/DWT_Accel.c:66 on array 'tempr', DWT/DWT_Accel.c:44.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_26_write_ln67', DWT/DWT_Accel.c:67) of variable 'tmp_52_7', DWT/DWT_Accel.c:67 on array 'tempr', DWT/DWT_Accel.c:44 and 'store' operation ('tempr_addr_write_ln66', DWT/DWT_Accel.c:66) of variable 'tmp_42', DWT/DWT_Accel.c:66 on array 'tempr', DWT/DWT_Accel.c:44.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_17_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_52', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:45 and 'store' operation ('tempc_addr_write_ln94', DWT/DWT_Accel.c:94) of variable 'tmp_50', DWT/DWT_Accel.c:94 on array 'tempc', DWT/DWT_Accel.c:45.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_18_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_60_1', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:45 and 'store' operation ('tempc_addr_write_ln94', DWT/DWT_Accel.c:94) of variable 'tmp_50', DWT/DWT_Accel.c:94 on array 'tempc', DWT/DWT_Accel.c:45.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_18_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_60_1', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:45 and 'store' operation ('tempc_addr_write_ln94', DWT/DWT_Accel.c:94) of variable 'tmp_50', DWT/DWT_Accel.c:94 on array 'tempc', DWT/DWT_Accel.c:45.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_19_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_60_2', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:45 and 'store' operation ('tempc_addr_write_ln94', DWT/DWT_Accel.c:94) of variable 'tmp_50', DWT/DWT_Accel.c:94 on array 'tempc', DWT/DWT_Accel.c:45.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_24_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_60_5', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:45 and 'store' operation ('tempc_addr_write_ln94', DWT/DWT_Accel.c:94) of variable 'tmp_50', DWT/DWT_Accel.c:94 on array 'tempc', DWT/DWT_Accel.c:45.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_26_write_ln95', DWT/DWT_Accel.c:95) of variable 'tmp_60_7', DWT/DWT_Accel.c:95 on array 'tempc', DWT/DWT_Accel.c:45 and 'store' operation ('tempc_addr_write_ln94', DWT/DWT_Accel.c:94) of variable 'tmp_50', DWT/DWT_Accel.c:94 on array 'tempc', DWT/DWT_Accel.c:45.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.816 seconds; current allocated memory: 271.614 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.448 seconds; current allocated memory: 274.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_27_write_ln137', DWT/DWT_Accel.c:137) of variable 'tmp_60', DWT/DWT_Accel.c:137 on array 'tempr', DWT/DWT_Accel.c:114 and 'store' operation ('tempr_addr_write_ln136', DWT/DWT_Accel.c:136) of variable 'tmp_58', DWT/DWT_Accel.c:136 on array 'tempr', DWT/DWT_Accel.c:114.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_28_write_ln137', DWT/DWT_Accel.c:137) of variable 'tmp_70_1', DWT/DWT_Accel.c:137 on array 'tempr', DWT/DWT_Accel.c:114 and 'store' operation ('tempr_addr_write_ln136', DWT/DWT_Accel.c:136) of variable 'tmp_58', DWT/DWT_Accel.c:136 on array 'tempr', DWT/DWT_Accel.c:114.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_28_write_ln137', DWT/DWT_Accel.c:137) of variable 'tmp_70_1', DWT/DWT_Accel.c:137 on array 'tempr', DWT/DWT_Accel.c:114 and 'store' operation ('tempr_addr_write_ln136', DWT/DWT_Accel.c:136) of variable 'tmp_58', DWT/DWT_Accel.c:136 on array 'tempr', DWT/DWT_Accel.c:114.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_29_write_ln137', DWT/DWT_Accel.c:137) of variable 'tmp_70_2', DWT/DWT_Accel.c:137 on array 'tempr', DWT/DWT_Accel.c:114 and 'store' operation ('tempr_addr_write_ln136', DWT/DWT_Accel.c:136) of variable 'tmp_58', DWT/DWT_Accel.c:136 on array 'tempr', DWT/DWT_Accel.c:114.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_33_write_ln137', DWT/DWT_Accel.c:137) of variable 'tmp_70_5', DWT/DWT_Accel.c:137 on array 'tempr', DWT/DWT_Accel.c:114 and 'store' operation ('tempr_addr_write_ln136', DWT/DWT_Accel.c:136) of variable 'tmp_58', DWT/DWT_Accel.c:136 on array 'tempr', DWT/DWT_Accel.c:114.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_36_write_ln137', DWT/DWT_Accel.c:137) of variable 'tmp_70_7', DWT/DWT_Accel.c:137 on array 'tempr', DWT/DWT_Accel.c:114 and 'store' operation ('tempr_addr_write_ln136', DWT/DWT_Accel.c:136) of variable 'tmp_58', DWT/DWT_Accel.c:136 on array 'tempr', DWT/DWT_Accel.c:114.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_27_write_ln165', DWT/DWT_Accel.c:165) of variable 'tmp_68', DWT/DWT_Accel.c:165 on array 'tempc', DWT/DWT_Accel.c:115 and 'store' operation ('tempc_addr_write_ln164', DWT/DWT_Accel.c:164) of variable 'tmp_66', DWT/DWT_Accel.c:164 on array 'tempc', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_28_write_ln165', DWT/DWT_Accel.c:165) of variable 'tmp_78_1', DWT/DWT_Accel.c:165 on array 'tempc', DWT/DWT_Accel.c:115 and 'store' operation ('tempc_addr_write_ln164', DWT/DWT_Accel.c:164) of variable 'tmp_66', DWT/DWT_Accel.c:164 on array 'tempc', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_28_write_ln165', DWT/DWT_Accel.c:165) of variable 'tmp_78_1', DWT/DWT_Accel.c:165 on array 'tempc', DWT/DWT_Accel.c:115 and 'store' operation ('tempc_addr_write_ln164', DWT/DWT_Accel.c:164) of variable 'tmp_66', DWT/DWT_Accel.c:164 on array 'tempc', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_29_write_ln165', DWT/DWT_Accel.c:165) of variable 'tmp_78_2', DWT/DWT_Accel.c:165 on array 'tempc', DWT/DWT_Accel.c:115 and 'store' operation ('tempc_addr_write_ln164', DWT/DWT_Accel.c:164) of variable 'tmp_66', DWT/DWT_Accel.c:164 on array 'tempc', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_33_write_ln165', DWT/DWT_Accel.c:165) of variable 'tmp_78_5', DWT/DWT_Accel.c:165 on array 'tempc', DWT/DWT_Accel.c:115 and 'store' operation ('tempc_addr_write_ln164', DWT/DWT_Accel.c:164) of variable 'tmp_66', DWT/DWT_Accel.c:164 on array 'tempc', DWT/DWT_Accel.c:115.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_36_write_ln165', DWT/DWT_Accel.c:165) of variable 'tmp_78_7', DWT/DWT_Accel.c:165 on array 'tempc', DWT/DWT_Accel.c:115 and 'store' operation ('tempc_addr_write_ln164', DWT/DWT_Accel.c:164) of variable 'tmp_66', DWT/DWT_Accel.c:164 on array 'tempc', DWT/DWT_Accel.c:115.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.797 seconds; current allocated memory: 276.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.424 seconds; current allocated memory: 278.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.437 seconds; current allocated memory: 279.615 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 280.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_8_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_2_1', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215 and 'store' operation ('tempc_addr_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_21', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_10_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_2_2', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215 and 'store' operation ('tempc_addr_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_21', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_3_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_2_3', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215 and 'store' operation ('tempc_addr_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_21', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_4_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_2_4', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215 and 'store' operation ('tempc_addr_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_21', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_7_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_2_7', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215 and 'store' operation ('tempc_addr_write_ln236', DWT/DWT_Accel.c:236) of variable 'tmp_21', DWT/DWT_Accel.c:236 on array 'tempc', DWT/DWT_Accel.c:215.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 29.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('row_load_8', DWT/DWT_Accel.c:265) on array 'row', DWT/DWT_Accel.c:212 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'row'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 282.774 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.517 seconds; current allocated memory: 285.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 285.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 286.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_uitofp_32ns_32_6_1' to 'DWT_Accel_uitofp_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fptrunc_64ns_32_2_1' to 'DWT_Accel_fptrunccud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fpext_32ns_64_2_1' to 'DWT_Accel_fpext_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadddsueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'DWT_Accel_dmul_64fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadddsueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fpext_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fptrunccud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_color'.
INFO: [HLS 200-111]  Elapsed time: 0.462 seconds; current allocated memory: 290.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadddsueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fpext_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fptrunccud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_IR'.
INFO: [HLS 200-111]  Elapsed time: 15.628 seconds; current allocated memory: 295.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadd_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadd_64g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitodp_32ns_64_6_1' to 'DWT_Accel_sitodp_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadd_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitodp_hbi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter'.
INFO: [HLS 200-111]  Elapsed time: 24.915 seconds; current allocated memory: 298.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dsub_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dsub_64ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadd_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dsub_64ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fpext_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fptrunccud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDWT'.
INFO: [HLS 200-111]  Elapsed time: 6.4 seconds; current allocated memory: 302.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DWT_Accel' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'a', 'b' to AXI-Lite port CTL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_Accel'.
INFO: [HLS 200-111]  Elapsed time: 26.787 seconds; current allocated memory: 305.114 MB.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_row_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_column_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempc_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempc_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:01:52 . Memory (MB): peak = 412.238 ; gain = 346.086
INFO: [VHDL 208-304] Generating VHDL RTL for DWT_Accel.
INFO: [VLOG 209-307] Generating Verilog RTL for DWT_Accel.
INFO: [HLS 200-112] Total elapsed time: 111.657 seconds; peak allocated memory: 305.114 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file accelerator.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 184.719 ; gain = 118.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 184.719 ; gain = 118.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 184.719 ; gain = 118.324
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 216.461 ; gain = 150.066
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:237) in function 'IDWT' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:266) in function 'IDWT' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:137) in function 'DWT_IR' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:165) in function 'DWT_IR' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:67) in function 'DWT_color' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:95) in function 'DWT_color' partially with a factor of 8.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'DWT_color' (DWT/DWT_Accel.c:82) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'DWT_IR' (DWT/DWT_Accel.c:152) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'IDWT' (DWT/DWT_Accel.c:252) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 278.680 ; gain = 212.285
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:229:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:257:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:224:16) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:59:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:87:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:54:16) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:129:17) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:157:17) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:124:16) in function 'DWT_IR' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 640 on port 'C_buffer' (DWT/DWT_Accel.c:41:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 640 on port 'c' (DWT/DWT_Accel.c:41:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 640 on port 'C' (DWT/DWT_Accel.c:263:12). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 640 on port 'B' (DWT/DWT_Accel.c:135:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 640 on port 'A' (DWT/DWT_Accel.c:65:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 325.836 ; gain = 259.441
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DWT_Accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_17_write_ln75', DWT/DWT_Accel.c:75) of variable 'tmp_30', DWT/DWT_Accel.c:75 on array 'tempr', DWT/DWT_Accel.c:52 and 'store' operation ('tempr_addr_write_ln74', DWT/DWT_Accel.c:74) of variable 'tmp_28', DWT/DWT_Accel.c:74 on array 'tempr', DWT/DWT_Accel.c:52.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_18_write_ln75', DWT/DWT_Accel.c:75) of variable 'tmp_30_1', DWT/DWT_Accel.c:75 on array 'tempr', DWT/DWT_Accel.c:52 and 'store' operation ('tempr_addr_write_ln74', DWT/DWT_Accel.c:74) of variable 'tmp_28', DWT/DWT_Accel.c:74 on array 'tempr', DWT/DWT_Accel.c:52.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_18_write_ln75', DWT/DWT_Accel.c:75) of variable 'tmp_30_1', DWT/DWT_Accel.c:75 on array 'tempr', DWT/DWT_Accel.c:52 and 'store' operation ('tempr_addr_write_ln74', DWT/DWT_Accel.c:74) of variable 'tmp_28', DWT/DWT_Accel.c:74 on array 'tempr', DWT/DWT_Accel.c:52.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_19_write_ln75', DWT/DWT_Accel.c:75) of variable 'tmp_30_2', DWT/DWT_Accel.c:75 on array 'tempr', DWT/DWT_Accel.c:52 and 'store' operation ('tempr_addr_write_ln74', DWT/DWT_Accel.c:74) of variable 'tmp_28', DWT/DWT_Accel.c:74 on array 'tempr', DWT/DWT_Accel.c:52.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_24_write_ln75', DWT/DWT_Accel.c:75) of variable 'tmp_30_5', DWT/DWT_Accel.c:75 on array 'tempr', DWT/DWT_Accel.c:52 and 'store' operation ('tempr_addr_write_ln74', DWT/DWT_Accel.c:74) of variable 'tmp_28', DWT/DWT_Accel.c:74 on array 'tempr', DWT/DWT_Accel.c:52.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_26_write_ln75', DWT/DWT_Accel.c:75) of variable 'tmp_30_7', DWT/DWT_Accel.c:75 on array 'tempr', DWT/DWT_Accel.c:52 and 'store' operation ('tempr_addr_write_ln74', DWT/DWT_Accel.c:74) of variable 'tmp_28', DWT/DWT_Accel.c:74 on array 'tempr', DWT/DWT_Accel.c:52.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_17_write_ln103', DWT/DWT_Accel.c:103) of variable 'tmp_38', DWT/DWT_Accel.c:103 on array 'tempc', DWT/DWT_Accel.c:53 and 'store' operation ('tempc_addr_write_ln102', DWT/DWT_Accel.c:102) of variable 'tmp_36', DWT/DWT_Accel.c:102 on array 'tempc', DWT/DWT_Accel.c:53.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_18_write_ln103', DWT/DWT_Accel.c:103) of variable 'tmp_38_1', DWT/DWT_Accel.c:103 on array 'tempc', DWT/DWT_Accel.c:53 and 'store' operation ('tempc_addr_write_ln102', DWT/DWT_Accel.c:102) of variable 'tmp_36', DWT/DWT_Accel.c:102 on array 'tempc', DWT/DWT_Accel.c:53.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_18_write_ln103', DWT/DWT_Accel.c:103) of variable 'tmp_38_1', DWT/DWT_Accel.c:103 on array 'tempc', DWT/DWT_Accel.c:53 and 'store' operation ('tempc_addr_write_ln102', DWT/DWT_Accel.c:102) of variable 'tmp_36', DWT/DWT_Accel.c:102 on array 'tempc', DWT/DWT_Accel.c:53.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_19_write_ln103', DWT/DWT_Accel.c:103) of variable 'tmp_38_2', DWT/DWT_Accel.c:103 on array 'tempc', DWT/DWT_Accel.c:53 and 'store' operation ('tempc_addr_write_ln102', DWT/DWT_Accel.c:102) of variable 'tmp_36', DWT/DWT_Accel.c:102 on array 'tempc', DWT/DWT_Accel.c:53.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_24_write_ln103', DWT/DWT_Accel.c:103) of variable 'tmp_38_5', DWT/DWT_Accel.c:103 on array 'tempc', DWT/DWT_Accel.c:53 and 'store' operation ('tempc_addr_write_ln102', DWT/DWT_Accel.c:102) of variable 'tmp_36', DWT/DWT_Accel.c:102 on array 'tempc', DWT/DWT_Accel.c:53.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_26_write_ln103', DWT/DWT_Accel.c:103) of variable 'tmp_38_7', DWT/DWT_Accel.c:103 on array 'tempc', DWT/DWT_Accel.c:53 and 'store' operation ('tempc_addr_write_ln102', DWT/DWT_Accel.c:102) of variable 'tmp_36', DWT/DWT_Accel.c:102 on array 'tempc', DWT/DWT_Accel.c:53.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.37 seconds; current allocated memory: 269.693 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.593 seconds; current allocated memory: 272.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_27_write_ln145', DWT/DWT_Accel.c:145) of variable 'tmp_46', DWT/DWT_Accel.c:145 on array 'tempr', DWT/DWT_Accel.c:122 and 'store' operation ('tempr_addr_write_ln144', DWT/DWT_Accel.c:144) of variable 'tmp_44', DWT/DWT_Accel.c:144 on array 'tempr', DWT/DWT_Accel.c:122.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_28_write_ln145', DWT/DWT_Accel.c:145) of variable 'tmp_48_1', DWT/DWT_Accel.c:145 on array 'tempr', DWT/DWT_Accel.c:122 and 'store' operation ('tempr_addr_write_ln144', DWT/DWT_Accel.c:144) of variable 'tmp_44', DWT/DWT_Accel.c:144 on array 'tempr', DWT/DWT_Accel.c:122.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_28_write_ln145', DWT/DWT_Accel.c:145) of variable 'tmp_48_1', DWT/DWT_Accel.c:145 on array 'tempr', DWT/DWT_Accel.c:122 and 'store' operation ('tempr_addr_write_ln144', DWT/DWT_Accel.c:144) of variable 'tmp_44', DWT/DWT_Accel.c:144 on array 'tempr', DWT/DWT_Accel.c:122.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_29_write_ln145', DWT/DWT_Accel.c:145) of variable 'tmp_48_2', DWT/DWT_Accel.c:145 on array 'tempr', DWT/DWT_Accel.c:122 and 'store' operation ('tempr_addr_write_ln144', DWT/DWT_Accel.c:144) of variable 'tmp_44', DWT/DWT_Accel.c:144 on array 'tempr', DWT/DWT_Accel.c:122.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_33_write_ln145', DWT/DWT_Accel.c:145) of variable 'tmp_48_5', DWT/DWT_Accel.c:145 on array 'tempr', DWT/DWT_Accel.c:122 and 'store' operation ('tempr_addr_write_ln144', DWT/DWT_Accel.c:144) of variable 'tmp_44', DWT/DWT_Accel.c:144 on array 'tempr', DWT/DWT_Accel.c:122.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_36_write_ln145', DWT/DWT_Accel.c:145) of variable 'tmp_48_7', DWT/DWT_Accel.c:145 on array 'tempr', DWT/DWT_Accel.c:122 and 'store' operation ('tempr_addr_write_ln144', DWT/DWT_Accel.c:144) of variable 'tmp_44', DWT/DWT_Accel.c:144 on array 'tempr', DWT/DWT_Accel.c:122.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_27_write_ln173', DWT/DWT_Accel.c:173) of variable 'tmp_54', DWT/DWT_Accel.c:173 on array 'tempc', DWT/DWT_Accel.c:123 and 'store' operation ('tempc_addr_write_ln172', DWT/DWT_Accel.c:172) of variable 'tmp_52', DWT/DWT_Accel.c:172 on array 'tempc', DWT/DWT_Accel.c:123.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_28_write_ln173', DWT/DWT_Accel.c:173) of variable 'tmp_56_1', DWT/DWT_Accel.c:173 on array 'tempc', DWT/DWT_Accel.c:123 and 'store' operation ('tempc_addr_write_ln172', DWT/DWT_Accel.c:172) of variable 'tmp_52', DWT/DWT_Accel.c:172 on array 'tempc', DWT/DWT_Accel.c:123.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_28_write_ln173', DWT/DWT_Accel.c:173) of variable 'tmp_56_1', DWT/DWT_Accel.c:173 on array 'tempc', DWT/DWT_Accel.c:123 and 'store' operation ('tempc_addr_write_ln172', DWT/DWT_Accel.c:172) of variable 'tmp_52', DWT/DWT_Accel.c:172 on array 'tempc', DWT/DWT_Accel.c:123.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_29_write_ln173', DWT/DWT_Accel.c:173) of variable 'tmp_56_2', DWT/DWT_Accel.c:173 on array 'tempc', DWT/DWT_Accel.c:123 and 'store' operation ('tempc_addr_write_ln172', DWT/DWT_Accel.c:172) of variable 'tmp_52', DWT/DWT_Accel.c:172 on array 'tempc', DWT/DWT_Accel.c:123.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_33_write_ln173', DWT/DWT_Accel.c:173) of variable 'tmp_56_5', DWT/DWT_Accel.c:173 on array 'tempc', DWT/DWT_Accel.c:123 and 'store' operation ('tempc_addr_write_ln172', DWT/DWT_Accel.c:172) of variable 'tmp_52', DWT/DWT_Accel.c:172 on array 'tempc', DWT/DWT_Accel.c:123.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_36_write_ln173', DWT/DWT_Accel.c:173) of variable 'tmp_56_7', DWT/DWT_Accel.c:173 on array 'tempc', DWT/DWT_Accel.c:123 and 'store' operation ('tempc_addr_write_ln172', DWT/DWT_Accel.c:172) of variable 'tmp_52', DWT/DWT_Accel.c:172 on array 'tempc', DWT/DWT_Accel.c:123.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.754 seconds; current allocated memory: 274.271 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.501 seconds; current allocated memory: 276.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_8_write_ln244', DWT/DWT_Accel.c:244) of variable 'tmp_1_45', DWT/DWT_Accel.c:244 on array 'tempc', DWT/DWT_Accel.c:223 and 'store' operation ('tempc_addr_write_ln244', DWT/DWT_Accel.c:244) of variable 'tmp_s', DWT/DWT_Accel.c:244 on array 'tempc', DWT/DWT_Accel.c:223.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_10_write_ln244', DWT/DWT_Accel.c:244) of variable 'tmp_2', DWT/DWT_Accel.c:244 on array 'tempc', DWT/DWT_Accel.c:223 and 'store' operation ('tempc_addr_write_ln244', DWT/DWT_Accel.c:244) of variable 'tmp_s', DWT/DWT_Accel.c:244 on array 'tempc', DWT/DWT_Accel.c:223.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_3_write_ln244', DWT/DWT_Accel.c:244) of variable 'tmp_3', DWT/DWT_Accel.c:244 on array 'tempc', DWT/DWT_Accel.c:223 and 'store' operation ('tempc_addr_write_ln244', DWT/DWT_Accel.c:244) of variable 'tmp_s', DWT/DWT_Accel.c:244 on array 'tempc', DWT/DWT_Accel.c:223.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_4_write_ln244', DWT/DWT_Accel.c:244) of variable 'tmp_4_46', DWT/DWT_Accel.c:244 on array 'tempc', DWT/DWT_Accel.c:223 and 'store' operation ('tempc_addr_write_ln244', DWT/DWT_Accel.c:244) of variable 'tmp_s', DWT/DWT_Accel.c:244 on array 'tempc', DWT/DWT_Accel.c:223.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_7_write_ln244', DWT/DWT_Accel.c:244) of variable 'tmp_7_49', DWT/DWT_Accel.c:244 on array 'tempc', DWT/DWT_Accel.c:223 and 'store' operation ('tempc_addr_write_ln244', DWT/DWT_Accel.c:244) of variable 'tmp_s', DWT/DWT_Accel.c:244 on array 'tempc', DWT/DWT_Accel.c:223.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 29.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('row_load_8', DWT/DWT_Accel.c:273) on array 'row', DWT/DWT_Accel.c:220 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'row'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.36 seconds; current allocated memory: 278.966 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.677 seconds; current allocated memory: 281.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_image' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.545 seconds; current allocated memory: 281.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 282.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 282.217 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.943 seconds; current allocated memory: 282.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_uitofp_32ns_32_6_1' to 'DWT_Accel_uitofp_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fptrunc_64ns_32_2_1' to 'DWT_Accel_fptrunccud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fpext_32ns_64_2_1' to 'DWT_Accel_fpext_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadddsueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'DWT_Accel_dmul_64fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadddsueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fpext_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fptrunccud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_color'.
INFO: [HLS 200-111]  Elapsed time: 1.395 seconds; current allocated memory: 287.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadddsueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fpext_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fptrunccud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_IR'.
INFO: [HLS 200-111]  Elapsed time: 65.386 seconds; current allocated memory: 292.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadd_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadd_64g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dsub_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dsub_64hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadd_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dsub_64hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fpext_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fptrunccud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDWT'.
INFO: [HLS 200-111]  Elapsed time: 82.292 seconds; current allocated memory: 296.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_image' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_image'.
INFO: [HLS 200-111]  Elapsed time: 48.542 seconds; current allocated memory: 297.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DWT_Accel' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'a', 'b' to AXI-Lite port CTL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_Accel'.
INFO: [HLS 200-111]  Elapsed time: 3.427 seconds; current allocated memory: 299.445 MB.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_row_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_column_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempc_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempc_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:04:39 . Memory (MB): peak = 402.375 ; gain = 335.980
INFO: [VHDL 208-304] Generating VHDL RTL for DWT_Accel.
INFO: [VLOG 209-307] Generating Verilog RTL for DWT_Accel.
INFO: [HLS 200-112] Total elapsed time: 278.903 seconds; peak allocated memory: 299.445 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file accelerator.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from DWT/DWT_Accel.c:1:
DWT/DWT_Accel.c:3:6: error: conflicting types for 'DWT_Accel'
void DWT_Accel(volatile unsigned char a[480][640], volatile unsigned char b[480][640], volatile unsigned char c[480][640])
     ^
DWT/DWT_Accel.h:1:6: note: previous declaration is here
void DWT_Accel(unsigned char a[480][640], unsigned char b[480][640], unsigned char c[480][640]);
     ^
In file included from DWT/DWT_Accel.c:1:
DWT/DWT_Accel.c:14:12: warning: passing 'volatile unsigned char (*)[640]' to parameter of type 'unsigned char (*)[640]' discards qualifiers [-Wincompatible-pointer-types]
 DWT_color(a);
           ^
DWT/DWT_Accel.h:5:30: note: passing argument to parameter 'A' here
void DWT_color(unsigned char A[480][640]);
                             ^
In file included from DWT/DWT_Accel.c:1:
DWT/DWT_Accel.c:15:9: warning: passing 'volatile unsigned char (*)[640]' to parameter of type 'unsigned char (*)[640]' discards qualifiers [-Wincompatible-pointer-types]
 DWT_IR(b);
        ^
DWT/DWT_Accel.h:6:27: note: passing argument to parameter 'B' here
void DWT_IR(unsigned char B[480][640]);
                          ^
In file included from DWT/DWT_Accel.c:1:
DWT/DWT_Accel.c:16:9: warning: passing 'volatile unsigned char (*)[640]' to parameter of type 'unsigned char (*)[640]' discards qualifiers [-Wincompatible-pointer-types]
 Filter(a, b, c);
        ^
DWT/DWT_Accel.h:7:27: note: passing argument to parameter 'A' here
void Filter(unsigned char A[480][640],unsigned char B[480][640],unsigned char C[480][640]);
                          ^
In file included from DWT/DWT_Accel.c:1:
DWT/DWT_Accel.c:16:12: warning: passing 'volatile unsigned char (*)[640]' to parameter of type 'unsigned char (*)[640]' discards qualifiers [-Wincompatible-pointer-types]
 Filter(a, b, c);
           ^
DWT/DWT_Accel.h:7:53: note: passing argument to parameter 'B' here
void Filter(unsigned char A[480][640],unsigned char B[480][640],unsigned char C[480][640]);
                                                    ^
In file included from DWT/DWT_Accel.c:1:
DWT/DWT_Accel.c:16:15: warning: passing 'volatile unsigned char (*)[640]' to parameter of type 'unsigned char (*)[640]' discards qualifiers [-Wincompatible-pointer-types]
 Filter(a, b, c);
              ^
DWT/DWT_Accel.h:7:79: note: passing argument to parameter 'C' here
void Filter(unsigned char A[480][640],unsigned char B[480][640],unsigned char C[480][640]);
                                                                              ^
In file included from DWT/DWT_Accel.c:1:
DWT/DWT_Accel.c:17:7: warning: passing 'volatile unsigned char (*)[640]' to parameter of type 'unsigned char (*)[640]' discards qualifiers [-Wincompatible-pointer-types]
 IDWT(c);
      ^
DWT/DWT_Accel.h:8:26: note: passing argument to parameter 'C' here
void IDWT (unsigned char C[480][640]);
                         ^
6 warnings and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file accelerator.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 184.234 ; gain = 117.422
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 184.234 ; gain = 117.422
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 186.387 ; gain = 119.574
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:67) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 216.871 ; gain = 150.059
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:237) in function 'IDWT' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:266) in function 'IDWT' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:137) in function 'DWT_IR' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:165) in function 'DWT_IR' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:67) in function 'DWT_color' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:95) in function 'DWT_color' partially with a factor of 8.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'DWT_color' (DWT/DWT_Accel.c:82) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'DWT_IR' (DWT/DWT_Accel.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'Filter' (DWT/DWT_Accel.c:196) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'IDWT' (DWT/DWT_Accel.c:252) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 279.578 ; gain = 212.766
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:229:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:257:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:224:16) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:59:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:87:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:54:16) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:129:17) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:157:17) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:124:16) in function 'DWT_IR' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 640 on port 'C' (DWT/DWT_Accel.c:263:12). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 640 on port 'B' (DWT/DWT_Accel.c:135:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 640 on port 'A' (DWT/DWT_Accel.c:65:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 328.207 ; gain = 261.395
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DWT_Accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_17_write_ln75', DWT/DWT_Accel.c:75) of variable 'tmp_44', DWT/DWT_Accel.c:75 on array 'tempr', DWT/DWT_Accel.c:52 and 'store' operation ('tempr_addr_write_ln74', DWT/DWT_Accel.c:74) of variable 'tmp_42', DWT/DWT_Accel.c:74 on array 'tempr', DWT/DWT_Accel.c:52.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_18_write_ln75', DWT/DWT_Accel.c:75) of variable 'tmp_52_1', DWT/DWT_Accel.c:75 on array 'tempr', DWT/DWT_Accel.c:52 and 'store' operation ('tempr_addr_write_ln74', DWT/DWT_Accel.c:74) of variable 'tmp_42', DWT/DWT_Accel.c:74 on array 'tempr', DWT/DWT_Accel.c:52.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_18_write_ln75', DWT/DWT_Accel.c:75) of variable 'tmp_52_1', DWT/DWT_Accel.c:75 on array 'tempr', DWT/DWT_Accel.c:52 and 'store' operation ('tempr_addr_write_ln74', DWT/DWT_Accel.c:74) of variable 'tmp_42', DWT/DWT_Accel.c:74 on array 'tempr', DWT/DWT_Accel.c:52.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_19_write_ln75', DWT/DWT_Accel.c:75) of variable 'tmp_52_2', DWT/DWT_Accel.c:75 on array 'tempr', DWT/DWT_Accel.c:52 and 'store' operation ('tempr_addr_write_ln74', DWT/DWT_Accel.c:74) of variable 'tmp_42', DWT/DWT_Accel.c:74 on array 'tempr', DWT/DWT_Accel.c:52.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_24_write_ln75', DWT/DWT_Accel.c:75) of variable 'tmp_52_5', DWT/DWT_Accel.c:75 on array 'tempr', DWT/DWT_Accel.c:52 and 'store' operation ('tempr_addr_write_ln74', DWT/DWT_Accel.c:74) of variable 'tmp_42', DWT/DWT_Accel.c:74 on array 'tempr', DWT/DWT_Accel.c:52.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_26_write_ln75', DWT/DWT_Accel.c:75) of variable 'tmp_52_7', DWT/DWT_Accel.c:75 on array 'tempr', DWT/DWT_Accel.c:52 and 'store' operation ('tempr_addr_write_ln74', DWT/DWT_Accel.c:74) of variable 'tmp_42', DWT/DWT_Accel.c:74 on array 'tempr', DWT/DWT_Accel.c:52.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_17_write_ln103', DWT/DWT_Accel.c:103) of variable 'tmp_52', DWT/DWT_Accel.c:103 on array 'tempc', DWT/DWT_Accel.c:53 and 'store' operation ('tempc_addr_write_ln102', DWT/DWT_Accel.c:102) of variable 'tmp_50', DWT/DWT_Accel.c:102 on array 'tempc', DWT/DWT_Accel.c:53.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_18_write_ln103', DWT/DWT_Accel.c:103) of variable 'tmp_60_1', DWT/DWT_Accel.c:103 on array 'tempc', DWT/DWT_Accel.c:53 and 'store' operation ('tempc_addr_write_ln102', DWT/DWT_Accel.c:102) of variable 'tmp_50', DWT/DWT_Accel.c:102 on array 'tempc', DWT/DWT_Accel.c:53.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_18_write_ln103', DWT/DWT_Accel.c:103) of variable 'tmp_60_1', DWT/DWT_Accel.c:103 on array 'tempc', DWT/DWT_Accel.c:53 and 'store' operation ('tempc_addr_write_ln102', DWT/DWT_Accel.c:102) of variable 'tmp_50', DWT/DWT_Accel.c:102 on array 'tempc', DWT/DWT_Accel.c:53.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_19_write_ln103', DWT/DWT_Accel.c:103) of variable 'tmp_60_2', DWT/DWT_Accel.c:103 on array 'tempc', DWT/DWT_Accel.c:53 and 'store' operation ('tempc_addr_write_ln102', DWT/DWT_Accel.c:102) of variable 'tmp_50', DWT/DWT_Accel.c:102 on array 'tempc', DWT/DWT_Accel.c:53.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_24_write_ln103', DWT/DWT_Accel.c:103) of variable 'tmp_60_5', DWT/DWT_Accel.c:103 on array 'tempc', DWT/DWT_Accel.c:53 and 'store' operation ('tempc_addr_write_ln102', DWT/DWT_Accel.c:102) of variable 'tmp_50', DWT/DWT_Accel.c:102 on array 'tempc', DWT/DWT_Accel.c:53.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_26_write_ln103', DWT/DWT_Accel.c:103) of variable 'tmp_60_7', DWT/DWT_Accel.c:103 on array 'tempc', DWT/DWT_Accel.c:53 and 'store' operation ('tempc_addr_write_ln102', DWT/DWT_Accel.c:102) of variable 'tmp_50', DWT/DWT_Accel.c:102 on array 'tempc', DWT/DWT_Accel.c:53.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.226 seconds; current allocated memory: 271.662 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 274.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_27_write_ln145', DWT/DWT_Accel.c:145) of variable 'tmp_60', DWT/DWT_Accel.c:145 on array 'tempr', DWT/DWT_Accel.c:122 and 'store' operation ('tempr_addr_write_ln144', DWT/DWT_Accel.c:144) of variable 'tmp_58', DWT/DWT_Accel.c:144 on array 'tempr', DWT/DWT_Accel.c:122.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_28_write_ln145', DWT/DWT_Accel.c:145) of variable 'tmp_70_1', DWT/DWT_Accel.c:145 on array 'tempr', DWT/DWT_Accel.c:122 and 'store' operation ('tempr_addr_write_ln144', DWT/DWT_Accel.c:144) of variable 'tmp_58', DWT/DWT_Accel.c:144 on array 'tempr', DWT/DWT_Accel.c:122.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_28_write_ln145', DWT/DWT_Accel.c:145) of variable 'tmp_70_1', DWT/DWT_Accel.c:145 on array 'tempr', DWT/DWT_Accel.c:122 and 'store' operation ('tempr_addr_write_ln144', DWT/DWT_Accel.c:144) of variable 'tmp_58', DWT/DWT_Accel.c:144 on array 'tempr', DWT/DWT_Accel.c:122.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_29_write_ln145', DWT/DWT_Accel.c:145) of variable 'tmp_70_2', DWT/DWT_Accel.c:145 on array 'tempr', DWT/DWT_Accel.c:122 and 'store' operation ('tempr_addr_write_ln144', DWT/DWT_Accel.c:144) of variable 'tmp_58', DWT/DWT_Accel.c:144 on array 'tempr', DWT/DWT_Accel.c:122.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_33_write_ln145', DWT/DWT_Accel.c:145) of variable 'tmp_70_5', DWT/DWT_Accel.c:145 on array 'tempr', DWT/DWT_Accel.c:122 and 'store' operation ('tempr_addr_write_ln144', DWT/DWT_Accel.c:144) of variable 'tmp_58', DWT/DWT_Accel.c:144 on array 'tempr', DWT/DWT_Accel.c:122.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_36_write_ln145', DWT/DWT_Accel.c:145) of variable 'tmp_70_7', DWT/DWT_Accel.c:145 on array 'tempr', DWT/DWT_Accel.c:122 and 'store' operation ('tempr_addr_write_ln144', DWT/DWT_Accel.c:144) of variable 'tmp_58', DWT/DWT_Accel.c:144 on array 'tempr', DWT/DWT_Accel.c:122.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_27_write_ln173', DWT/DWT_Accel.c:173) of variable 'tmp_68', DWT/DWT_Accel.c:173 on array 'tempc', DWT/DWT_Accel.c:123 and 'store' operation ('tempc_addr_write_ln172', DWT/DWT_Accel.c:172) of variable 'tmp_66', DWT/DWT_Accel.c:172 on array 'tempc', DWT/DWT_Accel.c:123.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_28_write_ln173', DWT/DWT_Accel.c:173) of variable 'tmp_78_1', DWT/DWT_Accel.c:173 on array 'tempc', DWT/DWT_Accel.c:123 and 'store' operation ('tempc_addr_write_ln172', DWT/DWT_Accel.c:172) of variable 'tmp_66', DWT/DWT_Accel.c:172 on array 'tempc', DWT/DWT_Accel.c:123.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_28_write_ln173', DWT/DWT_Accel.c:173) of variable 'tmp_78_1', DWT/DWT_Accel.c:173 on array 'tempc', DWT/DWT_Accel.c:123 and 'store' operation ('tempc_addr_write_ln172', DWT/DWT_Accel.c:172) of variable 'tmp_66', DWT/DWT_Accel.c:172 on array 'tempc', DWT/DWT_Accel.c:123.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_29_write_ln173', DWT/DWT_Accel.c:173) of variable 'tmp_78_2', DWT/DWT_Accel.c:173 on array 'tempc', DWT/DWT_Accel.c:123 and 'store' operation ('tempc_addr_write_ln172', DWT/DWT_Accel.c:172) of variable 'tmp_66', DWT/DWT_Accel.c:172 on array 'tempc', DWT/DWT_Accel.c:123.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_33_write_ln173', DWT/DWT_Accel.c:173) of variable 'tmp_78_5', DWT/DWT_Accel.c:173 on array 'tempc', DWT/DWT_Accel.c:123 and 'store' operation ('tempc_addr_write_ln172', DWT/DWT_Accel.c:172) of variable 'tmp_66', DWT/DWT_Accel.c:172 on array 'tempc', DWT/DWT_Accel.c:123.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_36_write_ln173', DWT/DWT_Accel.c:173) of variable 'tmp_78_7', DWT/DWT_Accel.c:173 on array 'tempc', DWT/DWT_Accel.c:123 and 'store' operation ('tempc_addr_write_ln172', DWT/DWT_Accel.c:172) of variable 'tmp_66', DWT/DWT_Accel.c:172 on array 'tempc', DWT/DWT_Accel.c:123.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.906 seconds; current allocated memory: 276.257 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 278.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 279.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 280.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_8_write_ln244', DWT/DWT_Accel.c:244) of variable 'tmp_2_1', DWT/DWT_Accel.c:244 on array 'tempc', DWT/DWT_Accel.c:223 and 'store' operation ('tempc_addr_write_ln244', DWT/DWT_Accel.c:244) of variable 'tmp_21', DWT/DWT_Accel.c:244 on array 'tempc', DWT/DWT_Accel.c:223.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_10_write_ln244', DWT/DWT_Accel.c:244) of variable 'tmp_2_2', DWT/DWT_Accel.c:244 on array 'tempc', DWT/DWT_Accel.c:223 and 'store' operation ('tempc_addr_write_ln244', DWT/DWT_Accel.c:244) of variable 'tmp_21', DWT/DWT_Accel.c:244 on array 'tempc', DWT/DWT_Accel.c:223.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_3_write_ln244', DWT/DWT_Accel.c:244) of variable 'tmp_2_3', DWT/DWT_Accel.c:244 on array 'tempc', DWT/DWT_Accel.c:223 and 'store' operation ('tempc_addr_write_ln244', DWT/DWT_Accel.c:244) of variable 'tmp_21', DWT/DWT_Accel.c:244 on array 'tempc', DWT/DWT_Accel.c:223.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_4_write_ln244', DWT/DWT_Accel.c:244) of variable 'tmp_2_4', DWT/DWT_Accel.c:244 on array 'tempc', DWT/DWT_Accel.c:223 and 'store' operation ('tempc_addr_write_ln244', DWT/DWT_Accel.c:244) of variable 'tmp_21', DWT/DWT_Accel.c:244 on array 'tempc', DWT/DWT_Accel.c:223.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_7_write_ln244', DWT/DWT_Accel.c:244) of variable 'tmp_2_7', DWT/DWT_Accel.c:244 on array 'tempc', DWT/DWT_Accel.c:223 and 'store' operation ('tempc_addr_write_ln244', DWT/DWT_Accel.c:244) of variable 'tmp_21', DWT/DWT_Accel.c:244 on array 'tempc', DWT/DWT_Accel.c:223.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 29.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('row_load_8', DWT/DWT_Accel.c:273) on array 'row', DWT/DWT_Accel.c:220 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'row'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.859 seconds; current allocated memory: 282.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.532 seconds; current allocated memory: 285.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 285.819 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 286.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_uitofp_32ns_32_6_1' to 'DWT_Accel_uitofp_bkb' due to the length limit 20
INFO: [SYN 201-21==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file accelerator.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.316 ; gain = 117.566
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.316 ; gain = 117.566
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 187.625 ; gain = 120.875
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:67) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 217.797 ; gain = 151.047
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:242) in function 'IDWT' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:272) in function 'IDWT' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:140) in function 'DWT_IR' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:169) in function 'DWT_IR' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:68) in function 'DWT_color' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:97) in function 'DWT_color' partially with a factor of 8.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'DWT_color' (DWT/DWT_Accel.c:83) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'DWT_IR' (DWT/DWT_Accel.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'Filter' (DWT/DWT_Accel.c:200) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'IDWT' (DWT/DWT_Accel.c:257) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 279.719 ; gain = 212.969
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:233:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:262:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:228:16) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:59:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:88:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:54:16) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:131:17) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:160:17) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:126:16) in function 'DWT_IR' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 640 on port 'C' (DWT/DWT_Accel.c:269:12). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 640 on port 'B' (DWT/DWT_Accel.c:138:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 640 on port 'A' (DWT/DWT_Accel.c:66:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 327.719 ; gain = 260.969
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DWT_Accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_17_write_ln76', DWT/DWT_Accel.c:76) of variable 'tmp_44', DWT/DWT_Accel.c:76 on array 'tempr', DWT/DWT_Accel.c:52 and 'store' operation ('tempr_addr_write_ln75', DWT/DWT_Accel.c:75) of variable 'tmp_42', DWT/DWT_Accel.c:75 on array 'tempr', DWT/DWT_Accel.c:52.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_18_write_ln76', DWT/DWT_Accel.c:76) of variable 'tmp_52_1', DWT/DWT_Accel.c:76 on array 'tempr', DWT/DWT_Accel.c:52 and 'store' operation ('tempr_addr_write_ln75', DWT/DWT_Accel.c:75) of variable 'tmp_42', DWT/DWT_Accel.c:75 on array 'tempr', DWT/DWT_Accel.c:52.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_18_write_ln76', DWT/DWT_Accel.c:76) of variable 'tmp_52_1', DWT/DWT_Accel.c:76 on array 'tempr', DWT/DWT_Accel.c:52 and 'store' operation ('tempr_addr_write_ln75', DWT/DWT_Accel.c:75) of variable 'tmp_42', DWT/DWT_Accel.c:75 on array 'tempr', DWT/DWT_Accel.c:52.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_19_write_ln76', DWT/DWT_Accel.c:76) of variable 'tmp_52_2', DWT/DWT_Accel.c:76 on array 'tempr', DWT/DWT_Accel.c:52 and 'store' operation ('tempr_addr_write_ln75', DWT/DWT_Accel.c:75) of variable 'tmp_42', DWT/DWT_Accel.c:75 on array 'tempr', DWT/DWT_Accel.c:52.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_24_write_ln76', DWT/DWT_Accel.c:76) of variable 'tmp_52_5', DWT/DWT_Accel.c:76 on array 'tempr', DWT/DWT_Accel.c:52 and 'store' operation ('tempr_addr_write_ln75', DWT/DWT_Accel.c:75) of variable 'tmp_42', DWT/DWT_Accel.c:75 on array 'tempr', DWT/DWT_Accel.c:52.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_26_write_ln76', DWT/DWT_Accel.c:76) of variable 'tmp_52_7', DWT/DWT_Accel.c:76 on array 'tempr', DWT/DWT_Accel.c:52 and 'store' operation ('tempr_addr_write_ln75', DWT/DWT_Accel.c:75) of variable 'tmp_42', DWT/DWT_Accel.c:75 on array 'tempr', DWT/DWT_Accel.c:52.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_17_write_ln105', DWT/DWT_Accel.c:105) of variable 'tmp_52', DWT/DWT_Accel.c:105 on array 'tempc', DWT/DWT_Accel.c:53 and 'store' operation ('tempc_addr_write_ln104', DWT/DWT_Accel.c:104) of variable 'tmp_50', DWT/DWT_Accel.c:104 on array 'tempc', DWT/DWT_Accel.c:53.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_18_write_ln105', DWT/DWT_Accel.c:105) of variable 'tmp_60_1', DWT/DWT_Accel.c:105 on array 'tempc', DWT/DWT_Accel.c:53 and 'store' operation ('tempc_addr_write_ln104', DWT/DWT_Accel.c:104) of variable 'tmp_50', DWT/DWT_Accel.c:104 on array 'tempc', DWT/DWT_Accel.c:53.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_18_write_ln105', DWT/DWT_Accel.c:105) of variable 'tmp_60_1', DWT/DWT_Accel.c:105 on array 'tempc', DWT/DWT_Accel.c:53 and 'store' operation ('tempc_addr_write_ln104', DWT/DWT_Accel.c:104) of variable 'tmp_50', DWT/DWT_Accel.c:104 on array 'tempc', DWT/DWT_Accel.c:53.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_19_write_ln105', DWT/DWT_Accel.c:105) of variable 'tmp_60_2', DWT/DWT_Accel.c:105 on array 'tempc', DWT/DWT_Accel.c:53 and 'store' operation ('tempc_addr_write_ln104', DWT/DWT_Accel.c:104) of variable 'tmp_50', DWT/DWT_Accel.c:104 on array 'tempc', DWT/DWT_Accel.c:53.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_24_write_ln105', DWT/DWT_Accel.c:105) of variable 'tmp_60_5', DWT/DWT_Accel.c:105 on array 'tempc', DWT/DWT_Accel.c:53 and 'store' operation ('tempc_addr_write_ln104', DWT/DWT_Accel.c:104) of variable 'tmp_50', DWT/DWT_Accel.c:104 on array 'tempc', DWT/DWT_Accel.c:53.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_26_write_ln105', DWT/DWT_Accel.c:105) of variable 'tmp_60_7', DWT/DWT_Accel.c:105 on array 'tempc', DWT/DWT_Accel.c:53 and 'store' operation ('tempc_addr_write_ln104', DWT/DWT_Accel.c:104) of variable 'tmp_50', DWT/DWT_Accel.c:104 on array 'tempc', DWT/DWT_Accel.c:53.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.384 seconds; current allocated memory: 271.668 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.498 seconds; current allocated memory: 274.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_27_write_ln148', DWT/DWT_Accel.c:148) of variable 'tmp_60', DWT/DWT_Accel.c:148 on array 'tempr', DWT/DWT_Accel.c:124 and 'store' operation ('tempr_addr_write_ln147', DWT/DWT_Accel.c:147) of variable 'tmp_58', DWT/DWT_Accel.c:147 on array 'tempr', DWT/DWT_Accel.c:124.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_28_write_ln148', DWT/DWT_Accel.c:148) of variable 'tmp_70_1', DWT/DWT_Accel.c:148 on array 'tempr', DWT/DWT_Accel.c:124 and 'store' operation ('tempr_addr_write_ln147', DWT/DWT_Accel.c:147) of variable 'tmp_58', DWT/DWT_Accel.c:147 on array 'tempr', DWT/DWT_Accel.c:124.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_28_write_ln148', DWT/DWT_Accel.c:148) of variable 'tmp_70_1', DWT/DWT_Accel.c:148 on array 'tempr', DWT/DWT_Accel.c:124 and 'store' operation ('tempr_addr_write_ln147', DWT/DWT_Accel.c:147) of variable 'tmp_58', DWT/DWT_Accel.c:147 on array 'tempr', DWT/DWT_Accel.c:124.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_29_write_ln148', DWT/DWT_Accel.c:148) of variable 'tmp_70_2', DWT/DWT_Accel.c:148 on array 'tempr', DWT/DWT_Accel.c:124 and 'store' operation ('tempr_addr_write_ln147', DWT/DWT_Accel.c:147) of variable 'tmp_58', DWT/DWT_Accel.c:147 on array 'tempr', DWT/DWT_Accel.c:124.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_33_write_ln148', DWT/DWT_Accel.c:148) of variable 'tmp_70_5', DWT/DWT_Accel.c:148 on array 'tempr', DWT/DWT_Accel.c:124 and 'store' operation ('tempr_addr_write_ln147', DWT/DWT_Accel.c:147) of variable 'tmp_58', DWT/DWT_Accel.c:147 on array 'tempr', DWT/DWT_Accel.c:124.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_36_write_ln148', DWT/DWT_Accel.c:148) of variable 'tmp_70_7', DWT/DWT_Accel.c:148 on array 'tempr', DWT/DWT_Accel.c:124 and 'store' operation ('tempr_addr_write_ln147', DWT/DWT_Accel.c:147) of variable 'tmp_58', DWT/DWT_Accel.c:147 on array 'tempr', DWT/DWT_Accel.c:124.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_27_write_ln177', DWT/DWT_Accel.c:177) of variable 'tmp_68', DWT/DWT_Accel.c:177 on array 'tempc', DWT/DWT_Accel.c:125 and 'store' operation ('tempc_addr_write_ln176', DWT/DWT_Accel.c:176) of variable 'tmp_66', DWT/DWT_Accel.c:176 on array 'tempc', DWT/DWT_Accel.c:125.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_28_write_ln177', DWT/DWT_Accel.c:177) of variable 'tmp_78_1', DWT/DWT_Accel.c:177 on array 'tempc', DWT/DWT_Accel.c:125 and 'store' operation ('tempc_addr_write_ln176', DWT/DWT_Accel.c:176) of variable 'tmp_66', DWT/DWT_Accel.c:176 on array 'tempc', DWT/DWT_Accel.c:125.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_28_write_ln177', DWT/DWT_Accel.c:177) of variable 'tmp_78_1', DWT/DWT_Accel.c:177 on array 'tempc', DWT/DWT_Accel.c:125 and 'store' operation ('tempc_addr_write_ln176', DWT/DWT_Accel.c:176) of variable 'tmp_66', DWT/DWT_Accel.c:176 on array 'tempc', DWT/DWT_Accel.c:125.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_29_write_ln177', DWT/DWT_Accel.c:177) of variable 'tmp_78_2', DWT/DWT_Accel.c:177 on array 'tempc', DWT/DWT_Accel.c:125 and 'store' operation ('tempc_addr_write_ln176', DWT/DWT_Accel.c:176) of variable 'tmp_66', DWT/DWT_Accel.c:176 on array 'tempc', DWT/DWT_Accel.c:125.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_33_write_ln177', DWT/DWT_Accel.c:177) of variable 'tmp_78_5', DWT/DWT_Accel.c:177 on array 'tempc', DWT/DWT_Accel.c:125 and 'store' operation ('tempc_addr_write_ln176', DWT/DWT_Accel.c:176) of variable 'tmp_66', DWT/DWT_Accel.c:176 on array 'tempc', DWT/DWT_Accel.c:125.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_36_write_ln177', DWT/DWT_Accel.c:177) of variable 'tmp_78_7', DWT/DWT_Accel.c:177 on array 'tempc', DWT/DWT_Accel.c:125 and 'store' operation ('tempc_addr_write_ln176', DWT/DWT_Accel.c:176) of variable 'tmp_66', DWT/DWT_Accel.c:176 on array 'tempc', DWT/DWT_Accel.c:125.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.897 seconds; current allocated memory: 276.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.469 seconds; current allocated memory: 278.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 279.682 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 280.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_8_write_ln249', DWT/DWT_Accel.c:249) of variable 'tmp_2_1', DWT/DWT_Accel.c:249 on array 'tempc', DWT/DWT_Accel.c:227 and 'store' operation ('tempc_addr_write_ln249', DWT/DWT_Accel.c:249) of variable 'tmp_21', DWT/DWT_Accel.c:249 on array 'tempc', DWT/DWT_Accel.c:227.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_10_write_ln249', DWT/DWT_Accel.c:249) of variable 'tmp_2_2', DWT/DWT_Accel.c:249 on array 'tempc', DWT/DWT_Accel.c:227 and 'store' operation ('tempc_addr_write_ln249', DWT/DWT_Accel.c:249) of variable 'tmp_21', DWT/DWT_Accel.c:249 on array 'tempc', DWT/DWT_Accel.c:227.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_3_write_ln249', DWT/DWT_Accel.c:249) of variable 'tmp_2_3', DWT/DWT_Accel.c:249 on array 'tempc', DWT/DWT_Accel.c:227 and 'store' operation ('tempc_addr_write_ln249', DWT/DWT_Accel.c:249) of variable 'tmp_21', DWT/DWT_Accel.c:249 on array 'tempc', DWT/DWT_Accel.c:227.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_4_write_ln249', DWT/DWT_Accel.c:249) of variable 'tmp_2_4', DWT/DWT_Accel.c:249 on array 'tempc', DWT/DWT_Accel.c:227 and 'store' operation ('tempc_addr_write_ln249', DWT/DWT_Accel.c:249) of variable 'tmp_21', DWT/DWT_Accel.c:249 on array 'tempc', DWT/DWT_Accel.c:227.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_7_write_ln249', DWT/DWT_Accel.c:249) of variable 'tmp_2_7', DWT/DWT_Accel.c:249 on array 'tempc', DWT/DWT_Accel.c:227 and 'store' operation ('tempc_addr_write_ln249', DWT/DWT_Accel.c:249) of variable 'tmp_21', DWT/DWT_Accel.c:249 on array 'tempc', DWT/DWT_Accel.c:227.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 29.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('row_load_8', DWT/DWT_Accel.c:279) on array 'row', DWT/DWT_Accel.c:224 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'row'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.913 seconds; current allocated memory: 282.894 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.533 seconds; current allocated memory: 285.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.464 seconds; current allocated memory: 285.825 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 286.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_uitofp_32ns_32_6_1' to 'DWT_Accel_uitofp_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fptrunc_64ns_32_2_1' to 'DWT_Accel_fptrunccud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fpext_32ns_64_2_1' to 'DWT_Accel_fpext_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadddsueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'DWT_Accel_dmul_64fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadddsueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fpext_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fptrunccud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_color'.
INFO: [HLS 200-111]  Elapsed time: 0.561 seconds; current allocated memory: 290.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadddsueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fpext_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fptrunccud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_IR'.
INFO: [HLS 200-111]  Elapsed time: 37.091 seconds; current allocated memory: 295.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadd_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadd_64g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitodp_32ns_64_6_1' to 'DWT_Accel_sitodp_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadd_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitodp_hbi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter'.
INFO: [HLS 200-111]  Elapsed time: 56.793 seconds; current allocated memory: 298.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dsub_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dsub_64ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadd_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dsub_64ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fpext_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fptrunccud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDWT'.
INFO: [HLS 200-111]  Elapsed time: 17.437 seconds; current allocated memory: 302.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DWT_Accel' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'a', 'b' to AXI-Lite port CTL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_Accel'.
INFO: [HLS 200-111]  Elapsed time: 72.703 seconds; current allocated memory: 305.330 MB.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_row_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_column_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempc_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempc_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:04:10 . Memory (MB): peak = 412.270 ; gain = 345.520
INFO: [VHDL 208-304] Generating VHDL RTL for DWT_Accel.
INFO: [VLOG 209-307] Generating Verilog RTL for DWT_Accel.
INFO: [HLS 200-112] Total elapsed time: 249.617 seconds; peak allocated memory: 305.330 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file accelerator.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 184.680 ; gain = 118.516
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 184.680 ; gain = 118.516
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 187.469 ; gain = 121.305
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:67) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 216.898 ; gain = 150.734
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:279) in function 'IDWT' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:318) in function 'IDWT' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:159) in function 'DWT_IR' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:197) in function 'DWT_IR' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:69) in function 'DWT_color' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:107) in function 'DWT_color' partially with a factor of 8.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'DWT_color' (DWT/DWT_Accel.c:92) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'DWT_IR' (DWT/DWT_Accel.c:182) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'Filter' (DWT/DWT_Accel.c:236) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'IDWT' (DWT/DWT_Accel.c:302) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 280.293 ; gain = 214.129
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:269:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:307:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:264:16) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:59:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:97:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:54:16) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:149:17) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:187:17) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:144:16) in function 'DWT_IR' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 640 on port 'C' (DWT/DWT_Accel.c:315:12). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 640 on port 'B' (DWT/DWT_Accel.c:157:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 640 on port 'A' (DWT/DWT_Accel.c:67:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 328.855 ; gain = 262.691
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DWT_Accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_19_write_ln77', DWT/DWT_Accel.c:77) of variable 'tmp_22', DWT/DWT_Accel.c:77 on array 'tempr', DWT/DWT_Accel.c:52 and 'store' operation ('tempr_addr_18_write_ln76', DWT/DWT_Accel.c:76) of variable 'tmp_20', DWT/DWT_Accel.c:76 on array 'tempr', DWT/DWT_Accel.c:52.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_21_write_ln77', DWT/DWT_Accel.c:77) of variable 'tmp_40_1', DWT/DWT_Accel.c:77 on array 'tempr', DWT/DWT_Accel.c:52 and 'store' operation ('tempr_addr_18_write_ln76', DWT/DWT_Accel.c:76) of variable 'tmp_20', DWT/DWT_Accel.c:76 on array 'tempr', DWT/DWT_Accel.c:52.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_21_write_ln77', DWT/DWT_Accel.c:77) of variable 'tmp_40_1', DWT/DWT_Accel.c:77 on array 'tempr', DWT/DWT_Accel.c:52 and 'store' operation ('tempr_addr_18_write_ln76', DWT/DWT_Accel.c:76) of variable 'tmp_20', DWT/DWT_Accel.c:76 on array 'tempr', DWT/DWT_Accel.c:52.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_23_write_ln77', DWT/DWT_Accel.c:77) of variable 'tmp_40_2', DWT/DWT_Accel.c:77 on array 'tempr', DWT/DWT_Accel.c:52 and 'store' operation ('tempr_addr_18_write_ln76', DWT/DWT_Accel.c:76) of variable 'tmp_20', DWT/DWT_Accel.c:76 on array 'tempr', DWT/DWT_Accel.c:52.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_29_write_ln77', DWT/DWT_Accel.c:77) of variable 'tmp_40_5', DWT/DWT_Accel.c:77 on array 'tempr', DWT/DWT_Accel.c:52 and 'store' operation ('tempr_addr_18_write_ln76', DWT/DWT_Accel.c:76) of variable 'tmp_20', DWT/DWT_Accel.c:76 on array 'tempr', DWT/DWT_Accel.c:52.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_33_write_ln77', DWT/DWT_Accel.c:77) of variable 'tmp_40_7', DWT/DWT_Accel.c:77 on array 'tempr', DWT/DWT_Accel.c:52 and 'store' operation ('tempr_addr_18_write_ln76', DWT/DWT_Accel.c:76) of variable 'tmp_20', DWT/DWT_Accel.c:76 on array 'tempr', DWT/DWT_Accel.c:52.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_19_write_ln115', DWT/DWT_Accel.c:115) of variable 'tmp_30', DWT/DWT_Accel.c:115 on array 'tempc', DWT/DWT_Accel.c:53 and 'store' operation ('tempc_addr_18_write_ln114', DWT/DWT_Accel.c:114) of variable 'tmp_28', DWT/DWT_Accel.c:114 on array 'tempc', DWT/DWT_Accel.c:53.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_21_write_ln115', DWT/DWT_Accel.c:115) of variable 'tmp_48_1', DWT/DWT_Accel.c:115 on array 'tempc', DWT/DWT_Accel.c:53 and 'store' operation ('tempc_addr_18_write_ln114', DWT/DWT_Accel.c:114) of variable 'tmp_28', DWT/DWT_Accel.c:114 on array 'tempc', DWT/DWT_Accel.c:53.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_21_write_ln115', DWT/DWT_Accel.c:115) of variable 'tmp_48_1', DWT/DWT_Accel.c:115 on array 'tempc', DWT/DWT_Accel.c:53 and 'store' operation ('tempc_addr_18_write_ln114', DWT/DWT_Accel.c:114) of variable 'tmp_28', DWT/DWT_Accel.c:114 on array 'tempc', DWT/DWT_Accel.c:53.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_23_write_ln115', DWT/DWT_Accel.c:115) of variable 'tmp_48_2', DWT/DWT_Accel.c:115 on array 'tempc', DWT/DWT_Accel.c:53 and 'store' operation ('tempc_addr_18_write_ln114', DWT/DWT_Accel.c:114) of variable 'tmp_28', DWT/DWT_Accel.c:114 on array 'tempc', DWT/DWT_Accel.c:53.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_29_write_ln115', DWT/DWT_Accel.c:115) of variable 'tmp_48_5', DWT/DWT_Accel.c:115 on array 'tempc', DWT/DWT_Accel.c:53 and 'store' operation ('tempc_addr_18_write_ln114', DWT/DWT_Accel.c:114) of variable 'tmp_28', DWT/DWT_Accel.c:114 on array 'tempc', DWT/DWT_Accel.c:53.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_33_write_ln115', DWT/DWT_Accel.c:115) of variable 'tmp_48_7', DWT/DWT_Accel.c:115 on array 'tempc', DWT/DWT_Accel.c:53 and 'store' operation ('tempc_addr_18_write_ln114', DWT/DWT_Accel.c:114) of variable 'tmp_28', DWT/DWT_Accel.c:114 on array 'tempc', DWT/DWT_Accel.c:53.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.692 seconds; current allocated memory: 272.469 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.582 seconds; current allocated memory: 275.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_35_write_ln167', DWT/DWT_Accel.c:167) of variable 'tmp_38', DWT/DWT_Accel.c:167 on array 'tempr', DWT/DWT_Accel.c:142 and 'store' operation ('tempr_addr_34_write_ln166', DWT/DWT_Accel.c:166) of variable 'tmp_36', DWT/DWT_Accel.c:166 on array 'tempr', DWT/DWT_Accel.c:142.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_37_write_ln167', DWT/DWT_Accel.c:167) of variable 'tmp_62_1', DWT/DWT_Accel.c:167 on array 'tempr', DWT/DWT_Accel.c:142 and 'store' operation ('tempr_addr_34_write_ln166', DWT/DWT_Accel.c:166) of variable 'tmp_36', DWT/DWT_Accel.c:166 on array 'tempr', DWT/DWT_Accel.c:142.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_37_write_ln167', DWT/DWT_Accel.c:167) of variable 'tmp_62_1', DWT/DWT_Accel.c:167 on array 'tempr', DWT/DWT_Accel.c:142 and 'store' operation ('tempr_addr_34_write_ln166', DWT/DWT_Accel.c:166) of variable 'tmp_36', DWT/DWT_Accel.c:166 on array 'tempr', DWT/DWT_Accel.c:142.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_39_write_ln167', DWT/DWT_Accel.c:167) of variable 'tmp_62_2', DWT/DWT_Accel.c:167 on array 'tempr', DWT/DWT_Accel.c:142 and 'store' operation ('tempr_addr_34_write_ln166', DWT/DWT_Accel.c:166) of variable 'tmp_36', DWT/DWT_Accel.c:166 on array 'tempr', DWT/DWT_Accel.c:142.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_45_write_ln167', DWT/DWT_Accel.c:167) of variable 'tmp_62_5', DWT/DWT_Accel.c:167 on array 'tempr', DWT/DWT_Accel.c:142 and 'store' operation ('tempr_addr_34_write_ln166', DWT/DWT_Accel.c:166) of variable 'tmp_36', DWT/DWT_Accel.c:166 on array 'tempr', DWT/DWT_Accel.c:142.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_49_write_ln167', DWT/DWT_Accel.c:167) of variable 'tmp_62_7', DWT/DWT_Accel.c:167 on array 'tempr', DWT/DWT_Accel.c:142 and 'store' operation ('tempr_addr_34_write_ln166', DWT/DWT_Accel.c:166) of variable 'tmp_36', DWT/DWT_Accel.c:166 on array 'tempr', DWT/DWT_Accel.c:142.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_35_write_ln205', DWT/DWT_Accel.c:205) of variable 'tmp_46', DWT/DWT_Accel.c:205 on array 'tempc', DWT/DWT_Accel.c:143 and 'store' operation ('tempc_addr_34_write_ln204', DWT/DWT_Accel.c:204) of variable 'tmp_44', DWT/DWT_Accel.c:204 on array 'tempc', DWT/DWT_Accel.c:143.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_37_write_ln205', DWT/DWT_Accel.c:205) of variable 'tmp_70_1', DWT/DWT_Accel.c:205 on array 'tempc', DWT/DWT_Accel.c:143 and 'store' operation ('tempc_addr_34_write_ln204', DWT/DWT_Accel.c:204) of variable 'tmp_44', DWT/DWT_Accel.c:204 on array 'tempc', DWT/DWT_Accel.c:143.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_37_write_ln205', DWT/DWT_Accel.c:205) of variable 'tmp_70_1', DWT/DWT_Accel.c:205 on array 'tempc', DWT/DWT_Accel.c:143 and 'store' operation ('tempc_addr_34_write_ln204', DWT/DWT_Accel.c:204) of variable 'tmp_44', DWT/DWT_Accel.c:204 on array 'tempc', DWT/DWT_Accel.c:143.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_39_write_ln205', DWT/DWT_Accel.c:205) of variable 'tmp_70_2', DWT/DWT_Accel.c:205 on array 'tempc', DWT/DWT_Accel.c:143 and 'store' operation ('tempc_addr_34_write_ln204', DWT/DWT_Accel.c:204) of variable 'tmp_44', DWT/DWT_Accel.c:204 on array 'tempc', DWT/DWT_Accel.c:143.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_45_write_ln205', DWT/DWT_Accel.c:205) of variable 'tmp_70_5', DWT/DWT_Accel.c:205 on array 'tempc', DWT/DWT_Accel.c:143 and 'store' operation ('tempc_addr_34_write_ln204', DWT/DWT_Accel.c:204) of variable 'tmp_44', DWT/DWT_Accel.c:204 on array 'tempc', DWT/DWT_Accel.c:143.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_49_write_ln205', DWT/DWT_Accel.c:205) of variable 'tmp_70_7', DWT/DWT_Accel.c:205 on array 'tempc', DWT/DWT_Accel.c:143 and 'store' operation ('tempc_addr_34_write_ln204', DWT/DWT_Accel.c:204) of variable 'tmp_44', DWT/DWT_Accel.c:204 on array 'tempc', DWT/DWT_Accel.c:143.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.939 seconds; current allocated memory: 277.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 280.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.523 seconds; current allocated memory: 280.978 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 282.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_4_write_ln286', DWT/DWT_Accel.c:286) of variable 'tmp_6_1', DWT/DWT_Accel.c:286 on array 'tempc', DWT/DWT_Accel.c:263 and 'store' operation ('tempc_addr_1_write_ln286', DWT/DWT_Accel.c:286) of variable 'tmp_3', DWT/DWT_Accel.c:286 on array 'tempc', DWT/DWT_Accel.c:263.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_6_write_ln286', DWT/DWT_Accel.c:286) of variable 'tmp_6_2', DWT/DWT_Accel.c:286 on array 'tempc', DWT/DWT_Accel.c:263 and 'store' operation ('tempc_addr_1_write_ln286', DWT/DWT_Accel.c:286) of variable 'tmp_3', DWT/DWT_Accel.c:286 on array 'tempc', DWT/DWT_Accel.c:263.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_8_write_ln286', DWT/DWT_Accel.c:286) of variable 'tmp_6_3', DWT/DWT_Accel.c:286 on array 'tempc', DWT/DWT_Accel.c:263 and 'store' operation ('tempc_addr_1_write_ln286', DWT/DWT_Accel.c:286) of variable 'tmp_3', DWT/DWT_Accel.c:286 on array 'tempc', DWT/DWT_Accel.c:263.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_10_write_ln286', DWT/DWT_Accel.c:286) of variable 'tmp_6_4', DWT/DWT_Accel.c:286 on array 'tempc', DWT/DWT_Accel.c:263 and 'store' operation ('tempc_addr_1_write_ln286', DWT/DWT_Accel.c:286) of variable 'tmp_3', DWT/DWT_Accel.c:286 on array 'tempc', DWT/DWT_Accel.c:263.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_16_write_ln286', DWT/DWT_Accel.c:286) of variable 'tmp_6_7', DWT/DWT_Accel.c:286 on array 'tempc', DWT/DWT_Accel.c:263 and 'store' operation ('tempc_addr_1_write_ln286', DWT/DWT_Accel.c:286) of variable 'tmp_3', DWT/DWT_Accel.c:286 on array 'tempc', DWT/DWT_Accel.c:263.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('row_load_8', DWT/DWT_Accel.c:325) on array 'row', DWT/DWT_Accel.c:260 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'row'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 283.698 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 285.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 286.112 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.389 seconds; current allocated memory: 286.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_uitofp_32ns_32_6_1' to 'DWT_Accel_uitofp_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fptrunc_64ns_32_2_1' to 'DWT_Accel_fptrunccud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fpext_32ns_64_2_1' to 'DWT_Accel_fpext_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fcmp_32ns_32ns_1_2_1' to 'DWT_Accel_fcmp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadddsufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'DWT_Accel_dmul_64g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadddsufYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fcmp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fpext_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fptrunccud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_color'.
INFO: [HLS 200-111]  Elapsed time: 0.771 seconds; current allocated memory: 291.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadddsufYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fcmp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fpext_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fptrunccud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_IR'.
INFO: [HLS 200-111]  Elapsed time: 84.898 seconds; current allocated memory: 297.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadd_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadd_64hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitodp_32ns_64_6_1' to 'DWT_Accel_sitodp_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadd_64hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitodp_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter'.
INFO: [HLS 200-111]  Elapsed time: 82.697 seconds; current allocated memory: 299.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'DWT_Accel_fadd_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fsub_32ns_32ns_32_5_full_dsp_1' to 'DWT_Accel_fsub_32kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fcmp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fsub_32kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDWT'.
INFO: [HLS 200-111]  Elapsed time: 19.082 seconds; current allocated memory: 303.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DWT_Accel' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'a', 'b' to AXI-Lite port CTL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_Accel'.
INFO: [HLS 200-111]  Elapsed time: 73.299 seconds; current allocated memory: 306.019 MB.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_row_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_column_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempc_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempc_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:05:54 . Memory (MB): peak = 413.352 ; gain = 347.188
INFO: [VHDL 208-304] Generating VHDL RTL for DWT_Accel.
INFO: [VLOG 209-307] Generating Verilog RTL for DWT_Accel.
INFO: [HLS 200-112] Total elapsed time: 353.849 seconds; peak allocated memory: 306.019 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file accelerator.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 184.082 ; gain = 117.215
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 184.082 ; gain = 117.215
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 187.449 ; gain = 120.582
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:67) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 216.969 ; gain = 150.102
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:279) in function 'IDWT' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:318) in function 'IDWT' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:159) in function 'DWT_IR' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:197) in function 'DWT_IR' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:69) in function 'DWT_color' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:107) in function 'DWT_color' partially with a factor of 8.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'DWT_color' (DWT/DWT_Accel.c:92) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'DWT_IR' (DWT/DWT_Accel.c:182) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned char, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, double>' into '__hls_fptoui_double_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i8' into 'Filter' (DWT/DWT_Accel.c:236) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'IDWT' (DWT/DWT_Accel.c:302) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 280.496 ; gain = 213.629
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:269:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:307:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:264:16) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:59:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:97:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:54:16) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:149:17) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:187:17) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:144:16) in function 'DWT_IR' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 640 on port 'C' (DWT/DWT_Accel.c:315:12). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 640 on port 'B' (DWT/DWT_Accel.c:157:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 640 on port 'A' (DWT/DWT_Accel.c:67:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 329.148 ; gain = 262.281
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DWT_Accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_19_write_ln77', DWT/DWT_Accel.c:77) of variable 'tmp_22', DWT/DWT_Accel.c:77 on array 'tempr', DWT/DWT_Accel.c:52 and 'store' operation ('tempr_addr_18_write_ln76', DWT/DWT_Accel.c:76) of variable 'tmp_20', DWT/DWT_Accel.c:76 on array 'tempr', DWT/DWT_Accel.c:52.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_21_write_ln77', DWT/DWT_Accel.c:77) of variable 'tmp_40_1', DWT/DWT_Accel.c:77 on array 'tempr', DWT/DWT_Accel.c:52 and 'store' operation ('tempr_addr_18_write_ln76', DWT/DWT_Accel.c:76) of variable 'tmp_20', DWT/DWT_Accel.c:76 on array 'tempr', DWT/DWT_Accel.c:52.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_21_write_ln77', DWT/DWT_Accel.c:77) of variable 'tmp_40_1', DWT/DWT_Accel.c:77 on array 'tempr', DWT/DWT_Accel.c:52 and 'store' operation ('tempr_addr_18_write_ln76', DWT/DWT_Accel.c:76) of variable 'tmp_20', DWT/DWT_Accel.c:76 on array 'tempr', DWT/DWT_Accel.c:52.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_23_write_ln77', DWT/DWT_Accel.c:77) of variable 'tmp_40_2', DWT/DWT_Accel.c:77 on array 'tempr', DWT/DWT_Accel.c:52 and 'store' operation ('tempr_addr_18_write_ln76', DWT/DWT_Accel.c:76) of variable 'tmp_20', DWT/DWT_Accel.c:76 on array 'tempr', DWT/DWT_Accel.c:52.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_29_write_ln77', DWT/DWT_Accel.c:77) of variable 'tmp_40_5', DWT/DWT_Accel.c:77 on array 'tempr', DWT/DWT_Accel.c:52 and 'store' operation ('tempr_addr_18_write_ln76', DWT/DWT_Accel.c:76) of variable 'tmp_20', DWT/DWT_Accel.c:76 on array 'tempr', DWT/DWT_Accel.c:52.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_33_write_ln77', DWT/DWT_Accel.c:77) of variable 'tmp_40_7', DWT/DWT_Accel.c:77 on array 'tempr', DWT/DWT_Accel.c:52 and 'store' operation ('tempr_addr_18_write_ln76', DWT/DWT_Accel.c:76) of variable 'tmp_20', DWT/DWT_Accel.c:76 on array 'tempr', DWT/DWT_Accel.c:52.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_19_write_ln115', DWT/DWT_Accel.c:115) of variable 'tmp_30', DWT/DWT_Accel.c:115 on array 'tempc', DWT/DWT_Accel.c:53 and 'store' operation ('tempc_addr_18_write_ln114', DWT/DWT_Accel.c:114) of variable 'tmp_28', DWT/DWT_Accel.c:114 on array 'tempc', DWT/DWT_Accel.c:53.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_21_write_ln115', DWT/DWT_Accel.c:115) of variable 'tmp_48_1', DWT/DWT_Accel.c:115 on array 'tempc', DWT/DWT_Accel.c:53 and 'store' operation ('tempc_addr_18_write_ln114', DWT/DWT_Accel.c:114) of variable 'tmp_28', DWT/DWT_Accel.c:114 on array 'tempc', DWT/DWT_Accel.c:53.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_21_write_ln115', DWT/DWT_Accel.c:115) of variable 'tmp_48_1', DWT/DWT_Accel.c:115 on array 'tempc', DWT/DWT_Accel.c:53 and 'store' operation ('tempc_addr_18_write_ln114', DWT/DWT_Accel.c:114) of variable 'tmp_28', DWT/DWT_Accel.c:114 on array 'tempc', DWT/DWT_Accel.c:53.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_23_write_ln115', DWT/DWT_Accel.c:115) of variable 'tmp_48_2', DWT/DWT_Accel.c:115 on array 'tempc', DWT/DWT_Accel.c:53 and 'store' operation ('tempc_addr_18_write_ln114', DWT/DWT_Accel.c:114) of variable 'tmp_28', DWT/DWT_Accel.c:114 on array 'tempc', DWT/DWT_Accel.c:53.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_29_write_ln115', DWT/DWT_Accel.c:115) of variable 'tmp_48_5', DWT/DWT_Accel.c:115 on array 'tempc', DWT/DWT_Accel.c:53 and 'store' operation ('tempc_addr_18_write_ln114', DWT/DWT_Accel.c:114) of variable 'tmp_28', DWT/DWT_Accel.c:114 on array 'tempc', DWT/DWT_Accel.c:53.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_33_write_ln115', DWT/DWT_Accel.c:115) of variable 'tmp_48_7', DWT/DWT_Accel.c:115 on array 'tempc', DWT/DWT_Accel.c:53 and 'store' operation ('tempc_addr_18_write_ln114', DWT/DWT_Accel.c:114) of variable 'tmp_28', DWT/DWT_Accel.c:114 on array 'tempc', DWT/DWT_Accel.c:53.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.758 seconds; current allocated memory: 272.469 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.072 seconds; current allocated memory: 275.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_35_write_ln167', DWT/DWT_Accel.c:167) of variable 'tmp_38', DWT/DWT_Accel.c:167 on array 'tempr', DWT/DWT_Accel.c:142 and 'store' operation ('tempr_addr_34_write_ln166', DWT/DWT_Accel.c:166) of variable 'tmp_36', DWT/DWT_Accel.c:166 on array 'tempr', DWT/DWT_Accel.c:142.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_37_write_ln167', DWT/DWT_Accel.c:167) of variable 'tmp_62_1', DWT/DWT_Accel.c:167 on array 'tempr', DWT/DWT_Accel.c:142 and 'store' operation ('tempr_addr_34_write_ln166', DWT/DWT_Accel.c:166) of variable 'tmp_36', DWT/DWT_Accel.c:166 on array 'tempr', DWT/DWT_Accel.c:142.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_37_write_ln167', DWT/DWT_Accel.c:167) of variable 'tmp_62_1', DWT/DWT_Accel.c:167 on array 'tempr', DWT/DWT_Accel.c:142 and 'store' operation ('tempr_addr_34_write_ln166', DWT/DWT_Accel.c:166) of variable 'tmp_36', DWT/DWT_Accel.c:166 on array 'tempr', DWT/DWT_Accel.c:142.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_39_write_ln167', DWT/DWT_Accel.c:167) of variable 'tmp_62_2', DWT/DWT_Accel.c:167 on array 'tempr', DWT/DWT_Accel.c:142 and 'store' operation ('tempr_addr_34_write_ln166', DWT/DWT_Accel.c:166) of variable 'tmp_36', DWT/DWT_Accel.c:166 on array 'tempr', DWT/DWT_Accel.c:142.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_45_write_ln167', DWT/DWT_Accel.c:167) of variable 'tmp_62_5', DWT/DWT_Accel.c:167 on array 'tempr', DWT/DWT_Accel.c:142 and 'store' operation ('tempr_addr_34_write_ln166', DWT/DWT_Accel.c:166) of variable 'tmp_36', DWT/DWT_Accel.c:166 on array 'tempr', DWT/DWT_Accel.c:142.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_49_write_ln167', DWT/DWT_Accel.c:167) of variable 'tmp_62_7', DWT/DWT_Accel.c:167 on array 'tempr', DWT/DWT_Accel.c:142 and 'store' operation ('tempr_addr_34_write_ln166', DWT/DWT_Accel.c:166) of variable 'tmp_36', DWT/DWT_Accel.c:166 on array 'tempr', DWT/DWT_Accel.c:142.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_35_write_ln205', DWT/DWT_Accel.c:205) of variable 'tmp_46', DWT/DWT_Accel.c:205 on array 'tempc', DWT/DWT_Accel.c:143 and 'store' operation ('tempc_addr_34_write_ln204', DWT/DWT_Accel.c:204) of variable 'tmp_44', DWT/DWT_Accel.c:204 on array 'tempc', DWT/DWT_Accel.c:143.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_37_write_ln205', DWT/DWT_Accel.c:205) of variable 'tmp_70_1', DWT/DWT_Accel.c:205 on array 'tempc', DWT/DWT_Accel.c:143 and 'store' operation ('tempc_addr_34_write_ln204', DWT/DWT_Accel.c:204) of variable 'tmp_44', DWT/DWT_Accel.c:204 on array 'tempc', DWT/DWT_Accel.c:143.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_37_write_ln205', DWT/DWT_Accel.c:205) of variable 'tmp_70_1', DWT/DWT_Accel.c:205 on array 'tempc', DWT/DWT_Accel.c:143 and 'store' operation ('tempc_addr_34_write_ln204', DWT/DWT_Accel.c:204) of variable 'tmp_44', DWT/DWT_Accel.c:204 on array 'tempc', DWT/DWT_Accel.c:143.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_39_write_ln205', DWT/DWT_Accel.c:205) of variable 'tmp_70_2', DWT/DWT_Accel.c:205 on array 'tempc', DWT/DWT_Accel.c:143 and 'store' operation ('tempc_addr_34_write_ln204', DWT/DWT_Accel.c:204) of variable 'tmp_44', DWT/DWT_Accel.c:204 on array 'tempc', DWT/DWT_Accel.c:143.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_45_write_ln205', DWT/DWT_Accel.c:205) of variable 'tmp_70_5', DWT/DWT_Accel.c:205 on array 'tempc', DWT/DWT_Accel.c:143 and 'store' operation ('tempc_addr_34_write_ln204', DWT/DWT_Accel.c:204) of variable 'tmp_44', DWT/DWT_Accel.c:204 on array 'tempc', DWT/DWT_Accel.c:143.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_49_write_ln205', DWT/DWT_Accel.c:205) of variable 'tmp_70_7', DWT/DWT_Accel.c:205 on array 'tempc', DWT/DWT_Accel.c:143 and 'store' operation ('tempc_addr_34_write_ln204', DWT/DWT_Accel.c:204) of variable 'tmp_44', DWT/DWT_Accel.c:204 on array 'tempc', DWT/DWT_Accel.c:143.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.381 seconds; current allocated memory: 277.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.917 seconds; current allocated memory: 280.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.914 seconds; current allocated memory: 280.978 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 282.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_4_write_ln286', DWT/DWT_Accel.c:286) of variable 'tmp_6_1', DWT/DWT_Accel.c:286 on array 'tempc', DWT/DWT_Accel.c:263 and 'store' operation ('tempc_addr_1_write_ln286', DWT/DWT_Accel.c:286) of variable 'tmp_3', DWT/DWT_Accel.c:286 on array 'tempc', DWT/DWT_Accel.c:263.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_6_write_ln286', DWT/DWT_Accel.c:286) of variable 'tmp_6_2', DWT/DWT_Accel.c:286 on array 'tempc', DWT/DWT_Accel.c:263 and 'store' operation ('tempc_addr_1_write_ln286', DWT/DWT_Accel.c:286) of variable 'tmp_3', DWT/DWT_Accel.c:286 on array 'tempc', DWT/DWT_Accel.c:263.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_8_write_ln286', DWT/DWT_Accel.c:286) of variable 'tmp_6_3', DWT/DWT_Accel.c:286 on array 'tempc', DWT/DWT_Accel.c:263 and 'store' operation ('tempc_addr_1_write_ln286', DWT/DWT_Accel.c:286) of variable 'tmp_3', DWT/DWT_Accel.c:286 on array 'tempc', DWT/DWT_Accel.c:263.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_10_write_ln286', DWT/DWT_Accel.c:286) of variable 'tmp_6_4', DWT/DWT_Accel.c:286 on array 'tempc', DWT/DWT_Accel.c:263 and 'store' operation ('tempc_addr_1_write_ln286', DWT/DWT_Accel.c:286) of variable 'tmp_3', DWT/DWT_Accel.c:286 on array 'tempc', DWT/DWT_Accel.c:263.
WARNING: [SCHED 204-68] The II Violation in module 'IDWT' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_16_write_ln286', DWT/DWT_Accel.c:286) of variable 'tmp_6_7', DWT/DWT_Accel.c:286 on array 'tempc', DWT/DWT_Accel.c:263 and 'store' operation ('tempc_addr_1_write_ln286', DWT/DWT_Accel.c:286) of variable 'tmp_3', DWT/DWT_Accel.c:286 on array 'tempc', DWT/DWT_Accel.c:263.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('row_load_8', DWT/DWT_Accel.c:325) on array 'row', DWT/DWT_Accel.c:260 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'row'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.862 seconds; current allocated memory: 283.698 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 285.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.466 seconds; current allocated memory: 286.112 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.592 seconds; current allocated memory: 286.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_uitofp_32ns_32_6_1' to 'DWT_Accel_uitofp_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fptrunc_64ns_32_2_1' to 'DWT_Accel_fptrunccud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fpext_32ns_64_2_1' to 'DWT_Accel_fpext_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fcmp_32ns_32ns_1_2_1' to 'DWT_Accel_fcmp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadddsufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'DWT_Accel_dmul_64g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadddsufYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fcmp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fpext_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fptrunccud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_color'.
INFO: [HLS 200-111]  Elapsed time: 1.042 seconds; current allocated memory: 291.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadddsufYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fcmp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fpext_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fptrunccud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_IR'.
INFO: [HLS 200-111]  Elapsed time: 123.939 seconds; current allocated memory: 297.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadd_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadd_64hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitodp_32ns_64_6_1' to 'DWT_Accel_sitodp_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadd_64hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitodp_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter'.
INFO: [HLS 200-111]  Elapsed time: 98.097 seconds; current allocated memory: 299.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'DWT_Accel_fadd_32jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fsub_32ns_32ns_32_5_full_dsp_1' to 'DWT_Accel_fsub_32kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fadd_32jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fcmp_32eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fsub_32kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDWT'.
INFO: [HLS 200-111]  Elapsed time: 17.446 seconds; current allocated memory: 303.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DWT_Accel' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'a', 'b' to AXI-Lite port CTL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_Accel'.
INFO: [HLS 200-111]  Elapsed time: 64.045 seconds; current allocated memory: 306.030 MB.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_row_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_column_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempc_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempc_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:06:58 . Memory (MB): peak = 414.793 ; gain = 347.926
INFO: [VHDL 208-304] Generating VHDL RTL for DWT_Accel.
INFO: [VLOG 209-307] Generating Verilog RTL for DWT_Accel.
INFO: [HLS 200-112] Total elapsed time: 418.322 seconds; peak allocated memory: 306.030 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file accelerator.cpp; skipping it.
INFO: [HLS 200-10] Analyzing design file 'DWT/DWT_Accel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:28 . Memory (MB): peak = 184.258 ; gain = 117.770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:28 . Memory (MB): peak = 184.258 ; gain = 117.770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:30 . Memory (MB): peak = 187.609 ; gain = 121.121
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 217.039 ; gain = 150.551
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:227) in function 'IDWT' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:256) in function 'IDWT' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:127) in function 'DWT_IR' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:155) in function 'DWT_IR' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (DWT/DWT_Accel.c:57) in function 'DWT_color' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.2' (DWT/DWT_Accel.c:85) in function 'DWT_color' partially with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'A_buffer' (DWT/DWT_Accel.c:5) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'B_buffer' (DWT/DWT_Accel.c:6) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'C_buffer' (DWT/DWT_Accel.c:7) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'DWT_color' (DWT/DWT_Accel.c:72) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'DWT_IR' (DWT/DWT_Accel.c:142) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i16' into 'Filter' (DWT/DWT_Accel.c:194) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'IDWT' (DWT/DWT_Accel.c:242) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 279.980 ; gain = 213.492
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:219:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:247:20) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:214:16) in function 'IDWT' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:49:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:77:17) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:44:16) in function 'DWT_color' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (DWT/DWT_Accel.c:119:17) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (DWT/DWT_Accel.c:147:17) in function 'DWT_IR' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (DWT/DWT_Accel.c:114:16) in function 'DWT_IR' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 160 on port 'c' (DWT/DWT_Accel.c:35:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 359.035 ; gain = 292.547
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DWT_Accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.186 seconds; current allocated memory: 299.799 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 300.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 300.304 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 300.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_17_write_ln65', DWT/DWT_Accel.c:65) of variable 'tmp_36', DWT/DWT_Accel.c:65 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln64', DWT/DWT_Accel.c:64) of variable 'tmp_34', DWT/DWT_Accel.c:64 on array 'tempr', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_18_write_ln65', DWT/DWT_Accel.c:65) of variable 'tmp_56_1', DWT/DWT_Accel.c:65 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln64', DWT/DWT_Accel.c:64) of variable 'tmp_34', DWT/DWT_Accel.c:64 on array 'tempr', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_18_write_ln65', DWT/DWT_Accel.c:65) of variable 'tmp_56_1', DWT/DWT_Accel.c:65 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln64', DWT/DWT_Accel.c:64) of variable 'tmp_34', DWT/DWT_Accel.c:64 on array 'tempr', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_19_write_ln65', DWT/DWT_Accel.c:65) of variable 'tmp_56_2', DWT/DWT_Accel.c:65 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln64', DWT/DWT_Accel.c:64) of variable 'tmp_34', DWT/DWT_Accel.c:64 on array 'tempr', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_24_write_ln65', DWT/DWT_Accel.c:65) of variable 'tmp_56_5', DWT/DWT_Accel.c:65 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln64', DWT/DWT_Accel.c:64) of variable 'tmp_34', DWT/DWT_Accel.c:64 on array 'tempr', DWT/DWT_Accel.c:42.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_26_write_ln65', DWT/DWT_Accel.c:65) of variable 'tmp_56_7', DWT/DWT_Accel.c:65 on array 'tempr', DWT/DWT_Accel.c:42 and 'store' operation ('tempr_addr_write_ln64', DWT/DWT_Accel.c:64) of variable 'tmp_34', DWT/DWT_Accel.c:64 on array 'tempr', DWT/DWT_Accel.c:42.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_17_write_ln93', DWT/DWT_Accel.c:93) of variable 'tmp_44', DWT/DWT_Accel.c:93 on array 'tempc', DWT/DWT_Accel.c:43 and 'store' operation ('tempc_addr_write_ln92', DWT/DWT_Accel.c:92) of variable 'tmp_42', DWT/DWT_Accel.c:92 on array 'tempc', DWT/DWT_Accel.c:43.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_18_write_ln93', DWT/DWT_Accel.c:93) of variable 'tmp_64_1', DWT/DWT_Accel.c:93 on array 'tempc', DWT/DWT_Accel.c:43 and 'store' operation ('tempc_addr_write_ln92', DWT/DWT_Accel.c:92) of variable 'tmp_42', DWT/DWT_Accel.c:92 on array 'tempc', DWT/DWT_Accel.c:43.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_18_write_ln93', DWT/DWT_Accel.c:93) of variable 'tmp_64_1', DWT/DWT_Accel.c:93 on array 'tempc', DWT/DWT_Accel.c:43 and 'store' operation ('tempc_addr_write_ln92', DWT/DWT_Accel.c:92) of variable 'tmp_42', DWT/DWT_Accel.c:92 on array 'tempc', DWT/DWT_Accel.c:43.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_19_write_ln93', DWT/DWT_Accel.c:93) of variable 'tmp_64_2', DWT/DWT_Accel.c:93 on array 'tempc', DWT/DWT_Accel.c:43 and 'store' operation ('tempc_addr_write_ln92', DWT/DWT_Accel.c:92) of variable 'tmp_42', DWT/DWT_Accel.c:92 on array 'tempc', DWT/DWT_Accel.c:43.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_24_write_ln93', DWT/DWT_Accel.c:93) of variable 'tmp_64_5', DWT/DWT_Accel.c:93 on array 'tempc', DWT/DWT_Accel.c:43 and 'store' operation ('tempc_addr_write_ln92', DWT/DWT_Accel.c:92) of variable 'tmp_42', DWT/DWT_Accel.c:92 on array 'tempc', DWT/DWT_Accel.c:43.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_color' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_26_write_ln93', DWT/DWT_Accel.c:93) of variable 'tmp_64_7', DWT/DWT_Accel.c:93 on array 'tempc', DWT/DWT_Accel.c:43 and 'store' operation ('tempc_addr_write_ln92', DWT/DWT_Accel.c:92) of variable 'tmp_42', DWT/DWT_Accel.c:92 on array 'tempc', DWT/DWT_Accel.c:43.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.254 seconds; current allocated memory: 302.779 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.034 seconds; current allocated memory: 305.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_27_write_ln135', DWT/DWT_Accel.c:135) of variable 'tmp_52', DWT/DWT_Accel.c:135 on array 'tempr', DWT/DWT_Accel.c:112 and 'store' operation ('tempr_addr_write_ln134', DWT/DWT_Accel.c:134) of variable 'tmp_50', DWT/DWT_Accel.c:134 on array 'tempr', DWT/DWT_Accel.c:112.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_28_write_ln135', DWT/DWT_Accel.c:135) of variable 'tmp_74_1', DWT/DWT_Accel.c:135 on array 'tempr', DWT/DWT_Accel.c:112 and 'store' operation ('tempr_addr_write_ln134', DWT/DWT_Accel.c:134) of variable 'tmp_50', DWT/DWT_Accel.c:134 on array 'tempr', DWT/DWT_Accel.c:112.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_28_write_ln135', DWT/DWT_Accel.c:135) of variable 'tmp_74_1', DWT/DWT_Accel.c:135 on array 'tempr', DWT/DWT_Accel.c:112 and 'store' operation ('tempr_addr_write_ln134', DWT/DWT_Accel.c:134) of variable 'tmp_50', DWT/DWT_Accel.c:134 on array 'tempr', DWT/DWT_Accel.c:112.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_29_write_ln135', DWT/DWT_Accel.c:135) of variable 'tmp_74_2', DWT/DWT_Accel.c:135 on array 'tempr', DWT/DWT_Accel.c:112 and 'store' operation ('tempr_addr_write_ln134', DWT/DWT_Accel.c:134) of variable 'tmp_50', DWT/DWT_Accel.c:134 on array 'tempr', DWT/DWT_Accel.c:112.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_33_write_ln135', DWT/DWT_Accel.c:135) of variable 'tmp_74_5', DWT/DWT_Accel.c:135 on array 'tempr', DWT/DWT_Accel.c:112 and 'store' operation ('tempr_addr_write_ln134', DWT/DWT_Accel.c:134) of variable 'tmp_50', DWT/DWT_Accel.c:134 on array 'tempr', DWT/DWT_Accel.c:112.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.1.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempr_addr_36_write_ln135', DWT/DWT_Accel.c:135) of variable 'tmp_74_7', DWT/DWT_Accel.c:135 on array 'tempr', DWT/DWT_Accel.c:112 and 'store' operation ('tempr_addr_write_ln134', DWT/DWT_Accel.c:134) of variable 'tmp_50', DWT/DWT_Accel.c:134 on array 'tempr', DWT/DWT_Accel.c:112.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_27_write_ln163', DWT/DWT_Accel.c:163) of variable 'tmp_60', DWT/DWT_Accel.c:163 on array 'tempc', DWT/DWT_Accel.c:113 and 'store' operation ('tempc_addr_write_ln162', DWT/DWT_Accel.c:162) of variable 'tmp_58', DWT/DWT_Accel.c:162 on array 'tempc', DWT/DWT_Accel.c:113.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_28_write_ln163', DWT/DWT_Accel.c:163) of variable 'tmp_82_1', DWT/DWT_Accel.c:163 on array 'tempc', DWT/DWT_Accel.c:113 and 'store' operation ('tempc_addr_write_ln162', DWT/DWT_Accel.c:162) of variable 'tmp_58', DWT/DWT_Accel.c:162 on array 'tempc', DWT/DWT_Accel.c:113.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_28_write_ln163', DWT/DWT_Accel.c:163) of variable 'tmp_82_1', DWT/DWT_Accel.c:163 on array 'tempc', DWT/DWT_Accel.c:113 and 'store' operation ('tempc_addr_write_ln162', DWT/DWT_Accel.c:162) of variable 'tmp_58', DWT/DWT_Accel.c:162 on array 'tempc', DWT/DWT_Accel.c:113.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_29_write_ln163', DWT/DWT_Accel.c:163) of variable 'tmp_82_2', DWT/DWT_Accel.c:163 on array 'tempc', DWT/DWT_Accel.c:113 and 'store' operation ('tempc_addr_write_ln162', DWT/DWT_Accel.c:162) of variable 'tmp_58', DWT/DWT_Accel.c:162 on array 'tempc', DWT/DWT_Accel.c:113.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_33_write_ln163', DWT/DWT_Accel.c:163) of variable 'tmp_82_5', DWT/DWT_Accel.c:163 on array 'tempc', DWT/DWT_Accel.c:113 and 'store' operation ('tempc_addr_write_ln162', DWT/DWT_Accel.c:162) of variable 'tmp_58', DWT/DWT_Accel.c:162 on array 'tempc', DWT/DWT_Accel.c:113.
WARNING: [SCHED 204-68] The II Violation in module 'DWT_IR' (Loop: Loop 1.2.2): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation ('tempc_addr_36_write_ln163', DWT/DWT_Accel.c:163) of variable 'tmp_82_7', DWT/DWT_Accel.c:163 on array 'tempc', DWT/DWT_Accel.c:113 and 'store' operation ('tempc_addr_write_ln162', DWT/DWT_Accel.c:162) of variable 'tmp_58', DWT/DWT_Accel.c:162 on array 'tempc', DWT/DWT_Accel.c:113.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.509 seconds; current allocated memory: 307.620 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.061 seconds; current allocated memory: 310.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.908 seconds; current allocated memory: 310.626 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 311.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('column_load_8', DWT/DWT_Accel.c:234) on array 'column', DWT/DWT_Accel.c:211 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'column'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 29.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('row_load_8', DWT/DWT_Accel.c:263) on array 'row', DWT/DWT_Accel.c:210 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'row'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.293 seconds; current allocated memory: 313.343 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 316.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_image' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.646 seconds; current allocated memory: 316.435 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 316.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 316.792 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.026 seconds; current allocated memory: 317.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_color'.
INFO: [HLS 200-111]  Elapsed time: 0.817 seconds; current allocated memory: 318.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_IR'.
INFO: [HLS 200-111]  Elapsed time: 17.314 seconds; current allocated memory: 318.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_color' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_uitofp_32ns_32_6_1' to 'DWT_Accel_uitofp_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fptrunc_64ns_32_2_1' to 'DWT_Accel_fptrunccud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_fpext_32ns_64_2_1' to 'DWT_Accel_fpext_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadddsueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dmul_64ns_64ns_64_6_max_dsp_1' to 'DWT_Accel_dmul_64fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dcmp_64ns_64ns_1_2_1' to 'DWT_Accel_dcmp_64g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_sitodp_32ns_64_6_1' to 'DWT_Accel_sitodp_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_mux_832_16_1_1' to 'DWT_Accel_mux_832ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadddsueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dcmp_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fpext_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fptrunccud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_mux_832ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitodp_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_color'.
INFO: [HLS 200-111]  Elapsed time: 13.761 seconds; current allocated memory: 323.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_IR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadddsueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fpext_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fptrunccud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_mux_832ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_IR'.
INFO: [HLS 200-111]  Elapsed time: 149.895 seconds; current allocated memory: 328.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dadd_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dadd_64jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadd_64jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_mux_832ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_sitodp_hbi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter'.
INFO: [HLS 200-111]  Elapsed time: 135.992 seconds; current allocated memory: 330.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDWT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_dsub_64ns_64ns_64_5_full_dsp_1' to 'DWT_Accel_dsub_64kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dadd_64jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dmul_64fYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_dsub_64kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fpext_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_fptrunccud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_mux_832ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_uitofp_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDWT'.
INFO: [HLS 200-111]  Elapsed time: 19.649 seconds; current allocated memory: 334.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_image' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'DWT_Accel_mux_832ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_image'.
INFO: [HLS 200-111]  Elapsed time: 140.491 seconds; current allocated memory: 335.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DWT_Accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/DATA_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DWT_Accel/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DWT_Accel' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'a', 'b' and 'c' to AXI-Lite port CTL.
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_A_buffer_0' to 'DWT_Accel_A_buffelbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_A_buffer_1' to 'DWT_Accel_A_buffemb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_A_buffer_2' to 'DWT_Accel_A_buffencg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_A_buffer_3' to 'DWT_Accel_A_buffeocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_A_buffer_4' to 'DWT_Accel_A_buffepcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_A_buffer_5' to 'DWT_Accel_A_buffeqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_A_buffer_6' to 'DWT_Accel_A_buffercU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_A_buffer_7' to 'DWT_Accel_A_buffesc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_B_buffer_0' to 'DWT_Accel_B_buffetde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_B_buffer_1' to 'DWT_Accel_B_buffeudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_B_buffer_2' to 'DWT_Accel_B_buffevdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_B_buffer_3' to 'DWT_Accel_B_buffewdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_B_buffer_4' to 'DWT_Accel_B_buffexdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_B_buffer_5' to 'DWT_Accel_B_buffeyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_B_buffer_6' to 'DWT_Accel_B_buffezec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_B_buffer_7' to 'DWT_Accel_B_buffeAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_C_buffer_0' to 'DWT_Accel_C_buffeBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_C_buffer_1' to 'DWT_Accel_C_buffeCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_C_buffer_2' to 'DWT_Accel_C_buffeDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_C_buffer_3' to 'DWT_Accel_C_buffeEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_C_buffer_4' to 'DWT_Accel_C_buffeFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_C_buffer_5' to 'DWT_Accel_C_buffeGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_C_buffer_6' to 'DWT_Accel_C_buffeHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DWT_Accel_C_buffer_7' to 'DWT_Accel_C_buffeIfE' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DWT_Accel'.
INFO: [HLS 200-111]  Elapsed time: 12.024 seconds; current allocated memory: 338.172 MB.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_row_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_column_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_color_tempc_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'IDWT_tempc_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'DWT_Accel_A_buffelbW_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:10:36 . Memory (MB): peak = 451.699 ; gain = 385.211
INFO: [VHDL 208-304] Generating VHDL RTL for DWT_Accel.
INFO: [VLOG 209-307] Generating Verilog RTL for DWT_Accel.
INFO: [HLS 200-112] Total elapsed time: 636.612 seconds; peak allocated memory: 338.172 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
