m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Duncan/git/ForthCPU/impl1/test/blinkTestbench
valu
Z1 !s110 1702833572
!i10b 1
!s100 g;JNLcdIUfW3Ogh9eQ2jO2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I4]Y5zo0[5Y;YC1hooaDKA0
R0
w1700075311
8C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/alu.v
!i122 25
L0 3 126
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OT;L;2020.3;71
r1
!s85 0
31
Z5 !s108 1702833572.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v|
!s101 -O0
!i113 1
Z6 o-work work -O0
Z7 tCvgOpt 0
valuAMux
R1
!i10b 1
!s100 <_^moo^=nHZ7jLk<QSDT_0
R2
I8b?`2@WOXKm:7CIZU5aa`2
R0
w1699568663
8C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v
!i122 24
L0 6 23
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v|
!s101 -O0
!i113 1
R6
R7
nalu@a@mux
valuBMux
R1
!i10b 1
!s100 c_>OVFfa8_aL<]LMj:lE01
R2
InJ91LjNCSZlJK0zk]I_KJ3
R0
w1699632889
8C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v
!i122 23
L0 6 31
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v|
!s101 -O0
!i113 1
R6
R7
nalu@b@mux
valuGroupDecoder
Z8 !s110 1702833571
!i10b 1
!s100 WB8oM3UU24Nkh@12M_CgT3
R2
IKoTdAWk;do;oOm5zS<iB52
R0
w1702461243
8C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v
!i122 16
L0 34 97
R3
R4
r1
!s85 0
31
Z9 !s108 1702833571.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v|
!s101 -O0
!i113 1
R6
R7
nalu@group@decoder
vblinkTests
Z10 !s110 1702833574
!i10b 1
!s100 ]46L_jI>CaR[Q=d=I8aIc1
R2
I?Ca0PWGNAYUFD5zeQK:Zk2
R0
w1702832550
8C:/Users/Duncan/git/ForthCPU/impl1/test/blinkTest.v
FC:/Users/Duncan/git/ForthCPU/impl1/test/blinkTest.v
!i122 39
L0 5 362
R3
R4
r1
!s85 0
31
Z11 !s108 1702833574.000000
!s107 C:\Users\Duncan\git\ForthCPU\impl1\test\..\..\testSetup.v|C:\Users\Duncan\git\ForthCPU\impl1\test\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/impl1/test/blinkTest.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/impl1/test/blinkTest.v|
!s101 -O0
!i113 1
R6
R7
nblink@tests
vbranchLogic
R10
!i10b 1
!s100 Ulj?3X^dm]U]M5B;o<Rm:2
R2
Ii<X=VQ`lMQ[E`RN]HCYR=0
R0
w1698940488
8C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v
FC:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v
!i122 40
L0 6 62
R3
R4
r1
!s85 0
31
R11
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v|
!s101 -O0
!i113 1
R6
R7
nbranch@logic
vbusController
R1
!i10b 1
!s100 @>:Yb=LdcVzNPFhmi;JjJ3
R2
I9]CA@PLMB:WOe^NPSObZA1
R0
w1702460466
8C:/Users/Duncan/git/ForthCPU/busController/source/busController.v
FC:/Users/Duncan/git/ForthCPU/busController/source/busController.v
!i122 20
L0 9 91
R3
R4
r1
!s85 0
31
R5
!s107 C:\Users\Duncan\git\ForthCPU\busController\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/busController/source/busController.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/busController/source/busController.v|
!s101 -O0
!i113 1
R6
R7
nbus@controller
vbusSequencer
R1
!i10b 1
!s100 DhA^e_`A7=lc^cPm]j]R20
R2
I1cWi6g:o`JP>CED]AVB7b1
R0
w1702598112
8C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v
FC:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v
!i122 19
L0 7 70
R3
R4
r1
!s85 0
31
R5
!s107 C:\Users\Duncan\git\ForthCPU\busController\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v|
!s101 -O0
!i113 1
R6
R7
nbus@sequencer
vccRegisters
R1
!i10b 1
!s100 7Md47]aQ8KSnCD73z@oD13
R2
Iih<YKo4RblN:V20bVS[B;0
R0
w1699987907
8C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v
!i122 22
L0 7 47
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v|
!s101 -O0
!i113 1
R6
R7
ncc@registers
vcore
R10
!i10b 1
!s100 kb`0o0hAkXHXM=d_Y8e;i1
R2
If4`@Z?>J];hM<lemBSRTk1
R0
w1702833122
8C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v
FC:/Users/Duncan/git/ForthCPU/processorCore/source/core.v
!i122 37
L0 6 603
R3
R4
r1
!s85 0
31
Z12 !s108 1702833573.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v|
!s101 -O0
!i113 1
R6
R7
vdebugDecoder
Z13 !s110 1702833573
!i10b 1
!s100 :5j?T9YFUjL<OiI03eAc]1
R2
IYn?^_M1n]>BZ1K]nfKWj60
R0
w1702831758
8C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v
!i122 30
L0 7 115
R3
R4
r1
!s85 0
31
R12
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v|
!s101 -O0
!i113 1
R6
R7
ndebug@decoder
vdebugPort
R13
!i10b 1
!s100 <d8Ml>aR^WdjbH9;?`8?m0
R2
IWZ_KWn8^QnLga?6j[XBWA1
R0
w1702832865
8C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v
!i122 36
L0 19 260
R3
R4
r1
!s85 0
31
R12
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v|
!s101 -O0
!i113 1
R6
R7
ndebug@port
vdebugSequencer
R13
!i10b 1
!s100 1S8^kALmne`>F0>[l^_H92
R2
IA4j1c=eLUXWLNO]LL=eWS2
R0
w1702747652
8C:/Users/Duncan/git/ForthCPU/debugPort/source/debugSequencer.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/debugSequencer.v
!i122 29
L0 8 44
R3
R4
r1
!s85 0
31
R12
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/debugSequencer.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/debugPort/source/debugSequencer.v|
!s101 -O0
!i113 1
R6
R7
ndebug@sequencer
vfullALU
R1
!i10b 1
!s100 bYKaXQDZEcIifohGnei<^0
R2
IJKBbhZVW^1h?Um[WeV2cJ0
R0
w1699987963
8C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v
!i122 26
L0 9 78
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v|
!s101 -O0
!i113 1
R6
R7
nfull@a@l@u
vgeneralGroupDecoder
R8
!i10b 1
!s100 @_9bBWPki=3mTXz;zSP;k2
R2
I<HB>W<b69;gUfXXhURfX61
R0
w1701035327
8C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v
!i122 13
L0 12 54
R3
R4
r1
!s85 0
31
R9
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v|
!s101 -O0
!i113 1
R6
R7
ngeneral@group@decoder
vinstructionLatch
R1
!i10b 1
!s100 =Vlg?C5Sg;M]L2DTmj3nC1
R2
IOnYbG33]Ih_O=Q?CRb?jB1
R0
w1702833051
8C:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v
FC:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v
!i122 27
L0 3 39
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v|
!s101 -O0
!i113 1
R6
R7
ninstruction@latch
vinstructionPhaseDecoder
R13
!i10b 1
!s100 ?K:NHUfXKdF]4WSMU`J`B1
R2
Iod@UfXzazKi2cIAHo>7:M2
R0
w1702597081
8C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
FC:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
!i122 28
L0 21 135
R3
R4
r1
!s85 0
31
R12
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s101 -O0
!i113 1
R6
R7
ninstruction@phase@decoder
vinterruptMaskRegister
Z14 !s110 1702833570
!i10b 1
!s100 GW1S5NbBNb[KL1X0YELb72
R2
IBaG=d1l;ESS`b[;k7gWaY1
R0
w1698748687
8C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptMaskRegister.v
FC:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptMaskRegister.v
!i122 5
L0 7 71
R3
R4
r1
!s85 0
31
Z15 !s108 1702833570.000000
!s107 C:\Users\Duncan\git\ForthCPU\interruptLogic\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptMaskRegister.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptMaskRegister.v|
!s101 -O0
!i113 1
R6
R7
ninterrupt@mask@register
vinterruptStateMachine
R8
!i10b 1
!s100 CNoXG_QXjA:L=bF5J0j5`1
R2
I[zZ>@`8bmO@^]48;A`RLJ2
R0
w1699790739
8C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v
FC:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v
!i122 17
L0 17 269
R3
R4
r1
!s85 0
31
R9
!s107 C:\Users\Duncan\git\ForthCPU\interruptLogic\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v|
!s101 -O0
!i113 1
R6
R7
ninterrupt@state@machine
vjumpGroupDecoder
R8
!i10b 1
!s100 a1YA7O@lP0N9`di>oCAn[3
R2
IWOz[QjSoXm[:1i1EVnkO[1
R0
w1700915921
8C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v
!i122 14
L0 29 179
R3
R4
r1
!s85 0
31
R9
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v|
!s101 -O0
!i113 1
R6
R7
njump@group@decoder
vloadStoreGroupDecoder
R8
!i10b 1
!s100 <H0;o:bdWz<]@`>9DFNba2
R2
Ij8OK_lW4zGKAXnOHVY8X^2
R0
w1701190993
8C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v
!i122 15
L0 77 221
R3
R4
r1
!s85 0
31
R9
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v|
!s101 -O0
!i113 1
R6
R7
nload@store@group@decoder
vmcu
R10
!i10b 1
!s100 7a[oeml57Mg8]F`fC;JK=3
R2
IA^Dn<L38MB9nV5aIoEHEQ1
R0
w1702832577
8C:/Users/Duncan/git/ForthCPU/impl1/source/mcu.v
FC:/Users/Duncan/git/ForthCPU/impl1/source/mcu.v
!i122 38
L0 7 152
R3
R4
r1
!s85 0
31
R11
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/impl1/source/mcu.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/impl1/source/mcu.v|
!s101 -O0
!i113 1
R6
R7
vmcuResources
R8
!i10b 1
!s100 1^lgV_XA2oB2P]FYXlPk;3
R2
IQI?ZD^7o8;No?BjQX9QTK0
R0
w1702738364
8C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v
FC:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v
!i122 10
L0 3 143
R3
R4
r1
!s85 0
31
R9
!s107 C:\Users\Duncan\git\ForthCPU\mcuResources\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v|
!s101 -O0
!i113 1
R6
R7
nmcu@resources
vmemoryMapper
R8
!i10b 1
!s100 L8E]`QZVT4=MQYmih8];P2
R2
Ilggg_8YMPKOEiCPeQ2?0j0
R0
w1699542401
8C:/Users/Duncan/git/ForthCPU/memoryMapper/source/memoryMapper.v
FC:/Users/Duncan/git/ForthCPU/memoryMapper/source/memoryMapper.v
!i122 9
L0 11 142
R3
R4
r1
!s85 0
31
R15
!s107 C:\Users\Duncan\git\ForthCPU\memoryMapper\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/memoryMapper/source/memoryMapper.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/memoryMapper/source/memoryMapper.v|
!s101 -O0
!i113 1
R6
R7
nmemory@mapper
voneOfEightDecoder
R13
!i10b 1
!s100 dE<SN5bzf]NXO@^z_0_=f2
R2
I]X30i`m0QQE3[7Gf8OB=U3
R0
w1700511585
8C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v
!i122 35
L0 3 27
R3
R4
r1
!s85 0
31
R12
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v|
!s101 -O0
!i113 1
R6
R7
none@of@eight@decoder
vopxMultiplexer
R8
!i10b 1
!s100 JP5golElON:E8Fj?PL5CZ2
R2
IA:fN;Fa=2kDjWAkBh6bmH3
R0
w1702577311
8C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v
FC:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v
!i122 12
L0 27 169
R3
R4
r1
!s85 0
31
R9
!s107 C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v|
!s101 -O0
!i113 1
R6
R7
nopx@multiplexer
vprogramCounter
R1
!i10b 1
!s100 g`8]LE_haP_HiW5QRg>LE3
R2
Iz1gAAGYBhG`gCO]EJa_@o3
R0
w1702597767
8C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v
FC:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v
!i122 18
L0 16 104
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v|
!s101 -O0
!i113 1
R6
R7
nprogram@counter
vRAM
Z16 !s110 1702833575
!i10b 1
!s100 CF0>cGcX95_M=Y;aXSGeS1
R2
IAm:cEKBgAVdmiUBc0Fh8J1
R0
w1701538986
8C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v
FC:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v
!i122 45
L0 8 699
R3
R4
r1
!s85 0
31
Z17 !s108 1702833575.000000
!s107 C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v|
!s101 -O0
!i113 1
R6
R7
n@r@a@m
vregister
R13
!i10b 1
!s100 ]jdg@^JgL_YSYaS8R8ah<0
R2
Ioh3P[AVV<I2kFV]:MjP9>3
R0
w1700649771
8C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/register.v
!i122 32
L0 3 23
R3
R4
r1
!s85 0
31
R12
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v|
!s101 -O0
!i113 1
R6
R7
vregisterFile
R1
!i10b 1
!s100 2gaj?z<NMDa;H[ER8a_eG2
R2
IW17V]Km9OHzNRlfnfMkM^2
R0
w1699570737
8C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v
FC:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v
!i122 21
L0 3 104
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v|
!s101 -O0
!i113 1
R6
R7
nregister@file
vregisters
R16
!i10b 1
!s100 >A=?U_namgY:`RofcKS112
R2
IW3NfdO<RG[=GN=YGmAW2Z0
R0
w1698680998
8C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v
FC:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v
!i122 44
L0 8 166
R3
R4
r1
!s85 0
31
R17
!s107 C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v|
!s101 -O0
!i113 1
R6
R7
vregisterSequencer
R8
!i10b 1
!s100 keHIdQnUPRVXok`^Dd4Sm1
R2
IzJ2PHLP4g^8Z7TOAn6PXa0
R0
w1701692852
8C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v
FC:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v
!i122 11
L0 33 143
R3
R4
r1
!s85 0
31
R9
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v|
!s101 -O0
!i113 1
R6
R7
nregister@sequencer
vrequestGenerator
R13
!i10b 1
!s100 iTbSlP5z31;5ibRP63WA40
R2
IbRUZ>4^kb^9d[hmDeTBDh3
R0
w1702829841
8C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v
!i122 34
L0 10 70
R3
R4
r1
!s85 0
31
R12
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v|
!s101 -O0
!i113 1
R6
R7
nrequest@generator
vrom
R10
!i10b 1
!s100 JQmzha:R<FZU:@ace5L]m0
R2
IRdij7A7dBNfPH010XZ=ON0
R0
w1702833233
8C:/Users/Duncan/git/ForthCPU/bootROM/source/rom.v
FC:/Users/Duncan/git/ForthCPU/bootROM/source/rom.v
!i122 43
L0 8 1092
R3
R4
r1
!s85 0
31
R11
!s107 C:/Users/Duncan/git/ForthCPU/bootROM/source/rom.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/bootROM/source/rom.v|
!s101 -O0
!i113 1
R6
R7
vsynchronizedCounter
R13
!i10b 1
!s100 MV@E2E<anMeA:^X[9Q8K13
R2
IN;FgY7GA=^b2WJRgiP7HU1
R0
w1702066731
8C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizedCounter.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizedCounter.v
!i122 33
L0 9 70
R3
R4
r1
!s85 0
31
R12
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizedCounter.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizedCounter.v|
!s101 -O0
!i113 1
R6
R7
nsynchronized@counter
vsynchronizer
R13
!i10b 1
!s100 EMXB:<YJQJ0g_U7<fX5ZK0
R2
I?Fm11zaj0>ieWKz7h3;cJ1
R0
w1702145171
8C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizer.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizer.v
!i122 31
L0 3 44
R3
R4
r1
!s85 0
31
R12
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizer.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizer.v|
!s101 -O0
!i113 1
R6
R7
vtransparentLatch
R10
!i10b 1
!s100 ?o2]4dzJ8lCMURUV5OF]=1
R2
I9?5HTA``34KJ4l;@1n57D0
R0
w1701623606
8C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatch.v
FC:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatch.v
!i122 42
L0 3 18
R3
R4
r1
!s85 0
31
R11
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatch.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatch.v|
!s101 -O0
!i113 1
R6
R7
ntransparent@latch
vUART
R14
!i10b 1
!s100 ^Uj7hg@X<BGf3dOz=[=eY0
R2
IjKf:;Gaofo6b2Zb<;bCS<1
R0
w1702461364
8C:/Users/Duncan/git/ForthCPU/UART/source/UART.v
FC:/Users/Duncan/git/ForthCPU/UART/source/UART.v
!i122 8
L0 26 142
R3
R4
r1
!s85 0
31
R15
!s107 C:\Users\Duncan\git\ForthCPU\UART\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/UART/source/UART.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/UART/source/UART.v|
!s101 -O0
!i113 1
R6
R7
n@u@a@r@t
vUART_RX
R14
!i10b 1
!s100 8<:NnOj43TZPRc3IaKHQj2
R2
IVlgQU_2:FPUXfakz7LzK]0
R0
w1698344663
8C:/Users/Duncan/git/ForthCPU/UART/source/receiver.v
FC:/Users/Duncan/git/ForthCPU/UART/source/receiver.v
!i122 7
L0 14 124
R3
R4
r1
!s85 0
31
R15
!s107 C:/Users/Duncan/git/ForthCPU/UART/source/receiver.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/UART/source/receiver.v|
!s101 -O0
!i113 1
R6
R7
n@u@a@r@t_@r@x
vUART_TX
R14
!i10b 1
!s100 i^RC02Ue@IK6?aFToAl2i2
R2
IBSW`WB^D9b]H:ZI[PZjMe0
R0
w1698429806
8C:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v
FC:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v
!i122 6
L0 14 133
R3
R4
r1
!s85 0
31
R15
!s107 C:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v|
!s101 -O0
!i113 1
R6
R7
n@u@a@r@t_@t@x
vupCounter
R10
!i10b 1
!s100 fmCodYgPY1iJXMhnUaog11
R2
I:_[1?moBCb4EEnHFWaYdk1
R0
w1701536248
8C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v
!i122 41
L0 5 46
R3
R4
r1
!s85 0
31
R11
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v|
!s101 -O0
!i113 1
R6
R7
nup@counter
