Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed Jan  3 19:55:18 2018

All signals are completely routed.

WARNING:ParHelpers:361 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   TDC_INTB_IBUF
   TDC_TRIG_IBUF
   avr_rx_busy_IBUF


