# Copyright (C) 2001-2018 Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions
# and other software and tools, and its AMPP partner logic
# functions, and any output files from any of the foregoing
# (including device programming or simulation files), and any
# associated documentation or information are expressly subject
# to the terms and conditions of the Intel Program License
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other
# applicable license agreement, including, without limitation,
# that your use is for the sole purpose of programming logic
# devices manufactured by Intel and sold by Intel or its
# authorized distributors.  Please refer to the applicable
# agreement for further details.



#############################################################
# Device setup
#############################################################
set_global_assignment -name FAMILY "Arria 10"
set_global_assignment -name DEVICE 10AX115S2F45I1SG

#############################################################
# Files and basic setup
#############################################################
set_global_assignment -name TOP_LEVEL_ENTITY a10_pcie_ref_design
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON

#############################################################
# SDC constraints - Note they are before the Qsys files
#############################################################
set_global_assignment -name SDC_FILE jtag.sdc
set_global_assignment -name SDC_FILE a10_pcie_devkit_cvp.sdc

#############################################################
# QSYS and IP Files
#############################################################

set_global_assignment -name SYSTEMVERILOG_FILE source/gol_persona/block.sv
set_global_assignment -name SYSTEMVERILOG_FILE source/gol_persona/gol_block_wrapper.sv
set_global_assignment -name SYSTEMVERILOG_FILE source/gol_persona/gol_cell.sv
set_global_assignment -name SYSTEMVERILOG_FILE source/gol_persona/gol_persona.sv
set_global_assignment -name SYSTEMVERILOG_FILE source/gol_persona/gol_persona_top.sv
set_global_assignment -name SYSTEMVERILOG_FILE source/gol_persona/gol_top.sv
set_global_assignment -name SYSTEMVERILOG_FILE source/gol_persona/moderator.sv

set_global_assignment -name QSYS_FILE source/static_region/bsp_top.qsys
set_global_assignment -name IP_FILE source/static_region/ip/bsp_top/top_dk.ip
set_global_assignment -name IP_FILE source/static_region/ip/bsp_top/top_a10_pcie.ip
set_global_assignment -name IP_FILE source/static_region/ip/bsp_top/ddr4_emif.ip

set_global_assignment -name QSYS_FILE source/static_region/design_top.qsys
set_global_assignment -name IP_FILE source/static_region/ip/design_top/top_iopll.ip
set_global_assignment -name IP_FILE source/static_region/ip/design_top/alt_pr_ip.ip
set_global_assignment -name IP_FILE source/static_region/ip/design_top/avalon_mm_clk.ip
set_global_assignment -name IP_FILE source/static_region/ip/design_top/avalon_system_config.ip
set_global_assignment -name IP_FILE source/static_region/ip/design_top/ddr4_calibration_pio.ip
set_global_assignment -name IP_FILE source/static_region/ip/design_top/ddr4_ctlr_mm_clock_bridge.ip
set_global_assignment -name IP_FILE source/static_region/ip/design_top/emif_clock.ip
set_global_assignment -name IP_FILE source/static_region/ip/design_top/emif_reset_n.ip
set_global_assignment -name IP_FILE source/static_region/ip/design_top/global_rst_n.ip
set_global_assignment -name IP_FILE source/static_region/ip/design_top/pcie_mm_clock_crossing_bridge.ip
set_global_assignment -name IP_FILE source/static_region/ip/design_top/pcie_rst_n.ip
set_global_assignment -name IP_FILE source/static_region/ip/design_top/pr_subsystem_pll_ref_clk.ip
set_global_assignment -name IP_FILE source/static_region/ip/design_top/pcie_avmm_pbridge.ip
set_global_assignment -name IP_FILE source/static_region/ip/design_top/emif_avmm_pbridge.ip
set_global_assignment -name IP_FILE source/static_region/ip/design_top/bar2_avmm_pipeline_bridge.ip
set_global_assignment -name IP_FILE source/static_region/ip/design_top/pcie_bar_2_mm_clock_crossing_bridge.ip

set_global_assignment -name QSYS_FILE source/static_region/pr_subsystem.qsys
set_global_assignment -name IP_FILE source/static_region/ip/pr_subsystem/pr_subsystem_clock_bridge_0.ip
set_global_assignment -name IP_FILE source/static_region/ip/pr_subsystem/pr_subsystem_reset_bridge_0.ip
set_global_assignment -name IP_FILE source/static_region/ip/pr_subsystem/pr_subsystem_pr_region_controller_0.ip
set_global_assignment -name IP_FILE source/static_region/ip/pr_subsystem/pr_subsystem_freeze_bridge_cra.ip
set_global_assignment -name IP_FILE source/static_region/ip/pr_subsystem/pr_subsystem_freeze_bridge_ddr4.ip
set_global_assignment -name IP_FILE source/static_region/ip/pr_subsystem/pr_subsystem_sld_jtag_bridge_agent.ip
set_global_assignment -name IP_FILE source/static_region/ip/pr_subsystem/pr_subsystem_emif_clock_bridge.ip

set_global_assignment -name QSYS_FILE source/common/reg_file/reg_file.qsys
set_global_assignment -name IP_FILE source/common/reg_file/ip/reg_file/reg_file_clock_bridge.ip
set_global_assignment -name IP_FILE source/common/reg_file/ip/reg_file/reg_file_mm_bridge.ip
set_global_assignment -name IP_FILE source/common/reg_file/ip/reg_file/reg_file_pio_in.ip
set_global_assignment -name IP_FILE source/common/reg_file/ip/reg_file/reg_file_pio_out.ip
set_global_assignment -name IP_FILE source/common/reg_file/ip/reg_file/reg_file_reset_bridge.ip

set_global_assignment -name QSYS_FILE source/common/emif_interface/emif_avmm_interface.qsys
set_global_assignment -name IP_FILE source/common/emif_interface/ip/emif_avmm_interface/emif_global_reset.ip
set_global_assignment -name IP_FILE source/common/emif_interface/ip/emif_avmm_interface/emif_avmm_interface_mm_bridge_0.ip
set_global_assignment -name IP_FILE source/common/emif_interface/ip/emif_avmm_interface/emif_avmm_interface_mm_clock_crossing_bridge.ip
set_global_assignment -name IP_FILE source/common/emif_interface/ip/emif_avmm_interface/pr_region_clock.ip
set_global_assignment -name IP_FILE source/common/emif_interface/ip/emif_avmm_interface/emif_avmm_interface_clock_in.ip
set_global_assignment -name IP_FILE source/common/emif_interface/ip/emif_avmm_interface/emif_avmm_interface_reset_in.ip

set_global_assignment -name QSYS_FILE source/parent_persona/parent_pr_subsystem.qsys
set_global_assignment -name IP_FILE source/parent_persona/ip/parent_pr_subsystem/parent_pr_subsystem_reset_in.ip
set_global_assignment -name IP_FILE source/parent_persona/ip/parent_pr_subsystem/parent_pr_subsystem_pr_region_controller_0.ip
set_global_assignment -name IP_FILE source/parent_persona/ip/parent_pr_subsystem/parent_pr_subsystem_freeze_bridge_ddr4.ip
set_global_assignment -name IP_FILE source/parent_persona/ip/parent_pr_subsystem/parent_pr_subsystem_freeze_bridge_cra.ip
set_global_assignment -name IP_FILE source/parent_persona/ip/parent_pr_subsystem/parent_pr_subsystem_clock_in.ip
set_global_assignment -name IP_FILE source/parent_persona/ip/parent_pr_subsystem/parent_pr_emif_avmm_pbridge.ip
set_global_assignment -name IP_FILE source/parent_persona/ip/parent_pr_subsystem/parent_pr_pcie_avmm_pbridge.ip
set_global_assignment -name IP_FILE source/parent_persona/ip/parent_pr_subsystem/parent_pr_subsystem_id.ip
set_global_assignment -name IP_FILE source/parent_persona/ip/parent_pr_subsystem/pr_parent_subsystem_sld_jtag_bridge_agent.ip
set_global_assignment -name IP_FILE source/parent_persona/ip/parent_pr_subsystem/emif_clk.ip
set_global_assignment -name IP_FILE source/parent_persona/ip/parent_pr_subsystem/emif_rst_n.ip

set_global_assignment -name IP_FILE source/common/sld_jtag_agent/sld_jtag_agent.ip
set_global_assignment -name IP_FILE source/common/sld_jtag_host/sld_jtag_host.ip



#############################################################
# QDB file partition assignment
#############################################################
set_instance_assignment -name QDB_FILE_PARTITION output_files/a10_pcie_devkit_cvp_static.qdb -to | -entity a10_pcie_ref_design
set_instance_assignment -name QDB_FILE_PARTITION output_files/a10_pcie_devkit_cvp_ddr4_access_pr_partition_final.qdb -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic -entity a10_pcie_ref_design

#############################################################
# Entity rebinding assignment
#############################################################
set_instance_assignment -name ENTITY_REBINDING gol_persona_top -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic|u0|child_region_0|u_child_pr_logic
set_instance_assignment -name ENTITY_REBINDING gol_persona_top -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic|u0|child_region_1|u_child_pr_logic

#############################################################
# SDC constraints - Note they are after the Qsys files
#############################################################
set_global_assignment -name SDC_FILE auxiliary.sdc

#############################################################
# PR setup
#############################################################
set_global_assignment -name REVISION_TYPE PR_IMPL

set_instance_assignment -name PARTITION pr_partition -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic
set_instance_assignment -name PARTIAL_RECONFIGURATION_PARTITION ON -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic

set_instance_assignment -name PLACE_REGION "X122 Y0 X224 Y113;X29 Y7 X80 Y19;X81 Y7 X105 Y78;X106 Y7 X121 Y113;X29 Y20 X79 Y77;X80 Y20 X80 Y78;X57 Y78 X79 Y78;X29 Y78 X56 Y224;X57 Y79 X105 Y101;X80 Y102 X105 Y113;X75 Y102 X79 Y140;X60 Y102 X74 Y169;X57 Y102 X59 Y224;X80 Y114 X80 Y140;X81 Y114 X89 Y211;X1 Y114 X28 Y224;X90 Y114 X224 Y224;X77 Y141 X77 Y175;X75 Y141 X75 Y184;X76 Y141 X76 Y211;X78 Y141 X80 Y211;X62 Y170 X74 Y184;X60 Y170 X61 Y224;X77 Y177 X77 Y211;X62 Y185 X75 Y224;X76 Y212 X89 Y224" -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic

set_instance_assignment -name RESERVE_PLACE_REGION ON -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic
set_instance_assignment -name CORE_ONLY_PLACE_REGION ON -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic
# Use a routing region of the whole chip
set_instance_assignment -name ROUTE_REGION "X0 Y0 X224 Y224" -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic

set_instance_assignment -name PARTITION pr_child_partition_0 -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic|u0|child_region_0|u_child_pr_logic -entity a10_pcie_ref_design
set_instance_assignment -name PARTIAL_RECONFIGURATION_PARTITION ON -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic|u0|child_region_0|u_child_pr_logic -entity a10_pcie_ref_design
set_instance_assignment -name PLACE_REGION "X143 Y143 X221 Y192" -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic|u0|child_region_0|u_child_pr_logic
set_instance_assignment -name RESERVE_PLACE_REGION ON -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic|u0|child_region_0|u_child_pr_logic
set_instance_assignment -name CORE_ONLY_PLACE_REGION ON -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic|u0|child_region_0|u_child_pr_logic
set_instance_assignment -name ROUTE_REGION "X141 Y141 X223 Y194" -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic|u0|child_region_0|u_child_pr_logic

set_instance_assignment -name PARTITION pr_child_partition_1 -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic|u0|child_region_1|u_child_pr_logic -entity a10_pcie_ref_design
set_instance_assignment -name PARTIAL_RECONFIGURATION_PARTITION ON -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic|u0|child_region_1|u_child_pr_logic -entity a10_pcie_ref_design
set_instance_assignment -name PLACE_REGION "X143 Y89 X221 Y138" -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic|u0|child_region_1|u_child_pr_logic
set_instance_assignment -name RESERVE_PLACE_REGION ON -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic|u0|child_region_1|u_child_pr_logic
set_instance_assignment -name CORE_ONLY_PLACE_REGION ON -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic|u0|child_region_1|u_child_pr_logic
set_instance_assignment -name ROUTE_REGION "X141 Y87 X223 Y140" -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic|u0|child_region_1|u_child_pr_logic

set_global_assignment -name GENERATE_PR_RBF_FILE ON
set_global_assignment -name ON_CHIP_BITSTREAM_DECOMPRESSION OFF

#############################################################
# Timing Closure
#############################################################
set_instance_assignment -name PLACE_REGION "X51 Y163 X75 Y221" -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic|u0|parent_pr_emif_avmm_pbridge
set_instance_assignment -name RESERVE_PLACE_REGION OFF -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic|u0|parent_pr_emif_avmm_pbridge
set_instance_assignment -name CORE_ONLY_PLACE_REGION ON -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic|u0|parent_pr_emif_avmm_pbridge
set_instance_assignment -name REGION_NAME parent_pr_emif_avmm_pbridge -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic|u0|parent_pr_emif_avmm_pbridge
set_instance_assignment -name PARTITION_COLOUR 4282575359 -to a10_pcie_ref_design -entity a10_pcie_ref_design
set_instance_assignment -name PARTITION_COLOUR 4287585279 -to auto_fab_0 -entity a10_pcie_ref_design
set_instance_assignment -name PARTITION_COLOUR 4294958702 -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic -entity a10_pcie_ref_design
set_instance_assignment -name PARTITION_COLOUR 4282668031 -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic|auto_fab_1 -entity a10_pcie_ref_design
set_instance_assignment -name PARTITION_COLOUR 4294934370 -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic|u0|child_region_0|u_child_pr_logic -entity a10_pcie_ref_design
set_instance_assignment -name PARTITION_COLOUR 4282843049 -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic|u0|child_region_1|u_child_pr_logic -entity a10_pcie_ref_design
set_instance_assignment -name PLACE_REGION "X62 Y98 X77 Y117" -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic|u0|parent_pr_pcie_avmm_pbridge_3
set_instance_assignment -name RESERVE_PLACE_REGION OFF -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic|u0|parent_pr_pcie_avmm_pbridge_3
set_instance_assignment -name CORE_ONLY_PLACE_REGION ON -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic|u0|parent_pr_pcie_avmm_pbridge_3
set_instance_assignment -name REGION_NAME parent_pr_pcie_avmm_pbridge_3 -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic|u0|parent_pr_pcie_avmm_pbridge_3
set_instance_assignment -name PLACE_REGION "X79 Y98 X118 Y126" -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic|u0|mm_interconnect_2
set_instance_assignment -name RESERVE_PLACE_REGION OFF -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic|u0|mm_interconnect_2
set_instance_assignment -name CORE_ONLY_PLACE_REGION ON -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic|u0|mm_interconnect_2
set_instance_assignment -name REGION_NAME mm_interconnect_2 -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic|u0|mm_interconnect_2
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Pro Edition"
