$date
	Mon Oct 15 16:35:12 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb6 $end
$var wire 1 ! q1 $end
$var wire 1 " q2 $end
$var wire 1 # q3 $end
$var reg 1 $ clk $end
$var reg 1 % d $end
$scope module A $end
$var wire 1 & clk $end
$var wire 1 ' d $end
$var wire 1 ! q $end
$var wire 1 ( y $end
$scope module m1 $end
$var wire 1 ' d $end
$var wire 1 & en $end
$var reg 1 ) q $end
$upscope $end
$scope module m2 $end
$var wire 1 ( d $end
$var wire 1 & en $end
$var reg 1 * q $end
$upscope $end
$upscope $end
$scope module B $end
$var wire 1 & clk $end
$var wire 1 ' d $end
$var wire 1 " q $end
$var wire 1 + qbar $end
$var wire 1 , r $end
$var wire 1 - s $end
$var wire 1 . x $end
$var wire 1 / y $end
$upscope $end
$scope module C $end
$var wire 1 & clk $end
$var wire 1 ' d $end
$var reg 1 0 q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x0
1/
0.
1-
1,
x+
x*
x)
x(
0'
0&
0%
0$
x#
x"
x!
$end
#1
10
1#
1*
1!
1)
1(
0"
1+
0,
1%
1'
1$
1&
#3
0%
0'
#6
1.
0/
1,
0$
0&
1%
1'
#16
