0.7
2020.2
Nov 18 2020
09:47:47
D:/CREME_DIGITAL/I2C/test_I2C_1/sources/I2C_PERIPHERAL.vhdl,1648475901,vhdl,,,,i2c_peripheral,,,,,,,,
D:/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_master_bit_ctrl.v,1648469916,verilog,,D:/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_master_byte_ctrl.v,D:/CREME_DIGITAL/I2C/test_I2C_1/sources/timescale.v;D:/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_master_defines.v,i2c_master_bit_ctrl,,,,,,,,
D:/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_master_byte_ctrl.v,1648469916,verilog,,D:/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_master_top.v,D:/CREME_DIGITAL/I2C/test_I2C_1/sources/timescale.v;D:/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_master_defines.v,i2c_master_byte_ctrl,,,,,,,,
D:/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_master_defines.v,1648469916,verilog,,,,,,,,,,,,
D:/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_master_top.v,1648469916,verilog,,D:/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_slave_model.v,D:/CREME_DIGITAL/I2C/test_I2C_1/sources/timescale.v;D:/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_master_defines.v,i2c_master_top,,,,,,,,
D:/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_slave_model.v,1648469916,verilog,,,D:/CREME_DIGITAL/I2C/test_I2C_1/sources/timescale.v,i2c_slave_model,,,,,,,,
D:/CREME_DIGITAL/I2C/test_I2C_1/sources/testbench_I2C_PERIPHERAL.vhdl,1648474998,vhdl,,,,tb_i2c_peripheral,,,,,,,,
D:/CREME_DIGITAL/I2C/test_I2C_1/sources/timescale.v,1648469916,verilog,,,,,,,,,,,,
D:/CREME_DIGITAL/I2C/test_I2C_1/sources/wishbone_master.vhdl,1648469918,vhdl,,,,wishbone_master,,,,,,,,
D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
