# MIPS Processors

### Description

In CPRE 381, I was tasked with creating a single cycle and pipelined processor in VHDL that could execute MIPS code. 
I compared the pipelined processor and single cycle processor's performance and included designs and results in the lab reports.
