// Seed: 1401557372
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  nor primCall (id_4, id_3, id_1, id_5, id_2);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  wire id_6;
endmodule
module module_2 (
    input tri id_0,
    input supply1 id_1,
    input supply0 id_2,
    output wor id_3,
    output tri1 id_4,
    input tri id_5,
    output wand id_6
);
  assign id_6 = 1;
endmodule
module module_3 (
    input tri0 id_0,
    output uwire id_1,
    input wire id_2,
    input supply1 id_3
);
  wire id_5;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_1,
      id_1,
      id_3,
      id_1
  );
  assign modCall_1.id_6 = 0;
endmodule
