int\r\nnv10_gpio_sense(struct drm_device *dev, int line)\r\n{\r\nif (line < 2) {\r\nline = line * 16;\r\nline = NVReadCRTC(dev, 0, NV_PCRTC_GPIO) >> line;\r\nreturn !!(line & 0x0100);\r\n} else\r\nif (line < 10) {\r\nline = (line - 2) * 4;\r\nline = NVReadCRTC(dev, 0, NV_PCRTC_GPIO_EXT) >> line;\r\nreturn !!(line & 0x04);\r\n} else\r\nif (line < 14) {\r\nline = (line - 10) * 4;\r\nline = NVReadCRTC(dev, 0, NV_PCRTC_850) >> line;\r\nreturn !!(line & 0x04);\r\n}\r\nreturn -EINVAL;\r\n}\r\nint\r\nnv10_gpio_drive(struct drm_device *dev, int line, int dir, int out)\r\n{\r\nu32 reg, mask, data;\r\nif (line < 2) {\r\nline = line * 16;\r\nreg = NV_PCRTC_GPIO;\r\nmask = 0x00000011;\r\ndata = (dir << 4) | out;\r\n} else\r\nif (line < 10) {\r\nline = (line - 2) * 4;\r\nreg = NV_PCRTC_GPIO_EXT;\r\nmask = 0x00000003;\r\ndata = (dir << 1) | out;\r\n} else\r\nif (line < 14) {\r\nline = (line - 10) * 4;\r\nreg = NV_PCRTC_850;\r\nmask = 0x00000003;\r\ndata = (dir << 1) | out;\r\n} else {\r\nreturn -EINVAL;\r\n}\r\nmask = NVReadCRTC(dev, 0, reg) & ~(mask << line);\r\nNVWriteCRTC(dev, 0, reg, mask | (data << line));\r\nreturn 0;\r\n}\r\nvoid\r\nnv10_gpio_irq_enable(struct drm_device *dev, int line, bool on)\r\n{\r\nu32 mask = 0x00010001 << line;\r\nnv_wr32(dev, 0x001104, mask);\r\nnv_mask(dev, 0x001144, mask, on ? mask : 0);\r\n}\r\nstatic void\r\nnv10_gpio_isr(struct drm_device *dev)\r\n{\r\nu32 intr = nv_rd32(dev, 0x1104);\r\nu32 hi = (intr & 0x0000ffff) >> 0;\r\nu32 lo = (intr & 0xffff0000) >> 16;\r\nnouveau_gpio_isr(dev, 0, hi | lo);\r\nnv_wr32(dev, 0x001104, intr);\r\n}\r\nint\r\nnv10_gpio_init(struct drm_device *dev)\r\n{\r\nnv_wr32(dev, 0x001140, 0x00000000);\r\nnv_wr32(dev, 0x001100, 0xffffffff);\r\nnv_wr32(dev, 0x001144, 0x00000000);\r\nnv_wr32(dev, 0x001104, 0xffffffff);\r\nnouveau_irq_register(dev, 28, nv10_gpio_isr);\r\nreturn 0;\r\n}\r\nvoid\r\nnv10_gpio_fini(struct drm_device *dev)\r\n{\r\nnv_wr32(dev, 0x001140, 0x00000000);\r\nnv_wr32(dev, 0x001144, 0x00000000);\r\nnouveau_irq_unregister(dev, 28);\r\n}
