Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Dec 26 23:24:11 2025
| Host         : LAPTOP-U0TCD1OV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file soc_top_timing_summary_routed.rpt -pb soc_top_timing_summary_routed.pb -rpx soc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  16          
TIMING-16  Warning   Large setup violation                       1000        
TIMING-18  Warning   Missing input or output delay               18          
TIMING-23  Warning   Combinational loop found                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (11)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (11)
----------------------
 There are 11 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.211   -35958.871                   4464                 9038        0.049        0.000                      0                 9038        4.500        0.000                       0                  4294  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -12.211   -35958.871                   4464                 9038        0.049        0.000                      0                 9038        4.500        0.000                       0                  4294  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :         4464  Failing Endpoints,  Worst Slack      -12.211ns,  Total Violation   -35958.870ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.211ns  (required time - arrival time)
  Source:                 u_cpu/blocked_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/exmem_wb_data_raw_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        22.086ns  (logic 4.447ns (20.135%)  route 17.638ns (79.865%))
  Logic Levels:           24  (CARRY4=3 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=12 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.548     5.094    u_cpu/clk_IBUF_BUFG
    SLICE_X31Y63         FDRE                                         r  u_cpu/blocked_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  u_cpu/blocked_reg[0]_replica_2/Q
                         net (fo=8, routed)           0.614     6.164    u_cpu/u_sched/blocked[0]_repN_2_alias
    SLICE_X30Y64         LUT3 (Prop_lut3_I0_O)        0.124     6.288 r  u_cpu/u_sched/mie[1][11]_i_2/O
                         net (fo=123, routed)         1.411     7.699    u_cpu/u_sched/blocked_reg[0]
    SLICE_X49Y64         LUT3 (Prop_lut3_I1_O)        0.124     7.823 r  u_cpu/u_sched/ifid_pc[0][5]_i_1/O
                         net (fo=4, routed)           0.942     8.765    u_cpu/u_sched/pc_reg[1][31][5]
    SLICE_X35Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.889 r  u_cpu/u_sched/mem_reg_0_i_25/O
                         net (fo=20, routed)          0.644     9.532    u_cpu/u_sched/exmem_alu_result_reg[1][15][3]
    SLICE_X35Y60         LUT6 (Prop_lut6_I2_O)        0.124     9.656 r  u_cpu/u_sched/ifid_inst[0][31]_i_13/O
                         net (fo=5, routed)           0.994    10.650    u_cpu/u_sched/ifid_inst[0][31]_i_13_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I1_O)        0.124    10.774 r  u_cpu/u_sched/ifid_inst[0][31]_i_18/O
                         net (fo=23, routed)          1.526    12.301    u_cpu/u_sched/ifid_inst[0][31]_i_18_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I3_O)        0.124    12.425 f  u_cpu/u_sched/mtvec[0][31]_i_14/O
                         net (fo=1, routed)           0.293    12.718    u_cpu/u_sched/mtvec[0][31]_i_14_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I2_O)        0.124    12.842 r  u_cpu/u_sched/mtvec[0][31]_i_6/O
                         net (fo=77, routed)          1.505    14.347    u_cpu/u_sched/mul_a_mag_reg[31]_i_3_n_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.124    14.471 r  u_cpu/u_sched/pc[1][31]_i_19/O
                         net (fo=1, routed)           0.000    14.471    u_cpu/u_sched/pc[1][31]_i_19_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    14.785 r  u_cpu/u_sched/pc_reg[1][31]_i_11/CO[2]
                         net (fo=1, routed)           0.488    15.273    u_cpu/u_sched/pc_reg[1][31]_i_11_n_1
    SLICE_X33Y64         LUT6 (Prop_lut6_I1_O)        0.313    15.586 r  u_cpu/u_sched/pc[1][31]_i_7/O
                         net (fo=1, routed)           0.333    15.919    u_cpu/u_sched/pc[1][31]_i_7_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.043 r  u_cpu/u_sched/pc[1][31]_i_4/O
                         net (fo=36, routed)          0.329    16.372    u_cpu/u_sched/pc[1][31]_i_4_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.124    16.496 f  u_cpu/u_sched/ifid_inst[0][15]_i_7/O
                         net (fo=8, routed)           0.488    16.983    u_cpu/u_sched/cpu_mem_req
    SLICE_X37Y62         LUT2 (Prop_lut2_I0_O)        0.124    17.107 f  u_cpu/u_sched/a_mem_ready_r_i_2/O
                         net (fo=9, routed)           0.313    17.420    u_cpu/u_sched/u_mmio/cpu_req_passthru__0
    SLICE_X37Y62         LUT2 (Prop_lut2_I0_O)        0.124    17.544 r  u_cpu/u_sched/ifid_inst[0][31]_i_12/O
                         net (fo=2, routed)           0.300    17.845    u_cpu/u_sched/ifid_inst[0][31]_i_12_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I5_O)        0.124    17.969 r  u_cpu/u_sched/ifid_inst[0][0]_i_5/O
                         net (fo=23, routed)          0.942    18.911    u_cpu/u_sched/ifid_inst[0][0]_i_5_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I4_O)        0.124    19.035 f  u_cpu/u_sched/mtvec[0][19]_i_5/O
                         net (fo=1, routed)           1.147    20.182    u_cpu/u_sched/mtvec[0][19]_i_5_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I2_O)        0.124    20.306 f  u_cpu/u_sched/mtvec[0][19]_i_4/O
                         net (fo=40, routed)          2.341    22.647    u_cpu/u_sched/exmem_is_load_reg[1]_5[3]
    SLICE_X41Y75         LUT4 (Prop_lut4_I2_O)        0.124    22.771 r  u_cpu/u_sched/exmem_alu_result[0][0]_i_63/O
                         net (fo=2, routed)           0.795    23.566    u_cpu/u_sched/exmem_alu_result[0][0]_i_63_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.073 r  u_cpu/u_sched/exmem_alu_result_reg[0][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.073    u_cpu/u_sched/exmem_alu_result_reg[0][0]_i_35_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.187 r  u_cpu/u_sched/exmem_alu_result_reg[0][0]_i_15/CO[3]
                         net (fo=2, routed)           1.063    25.250    u_cpu/u_sched/exmem_alu_result_reg[0][0]_i_15_n_0
    SLICE_X29Y72         LUT6 (Prop_lut6_I5_O)        0.124    25.374 r  u_cpu/u_sched/exmem_alu_result[0][0]_i_5/O
                         net (fo=1, routed)           0.497    25.872    u_cpu/u_sched/exmem_alu_result[0][0]_i_5_n_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I1_O)        0.124    25.996 r  u_cpu/u_sched/exmem_alu_result[0][0]_i_2/O
                         net (fo=1, routed)           0.000    25.996    u_cpu/u_sched/exmem_alu_result[0][0]_i_2_n_0
    SLICE_X28Y72         MUXF7 (Prop_muxf7_I0_O)      0.212    26.208 r  u_cpu/u_sched/exmem_alu_result_reg[0][0]_i_1/O
                         net (fo=3, routed)           0.483    26.690    u_cpu/u_sched/exmem_alu_result[0][31]_i_7_0[0]
    SLICE_X29Y72         LUT5 (Prop_lut5_I0_O)        0.299    26.989 r  u_cpu/u_sched/exmem_wb_data_raw[0][0]_i_1/O
                         net (fo=2, routed)           0.190    27.179    u_cpu/ex_wb_data_raw[0]
    SLICE_X28Y72         FDRE                                         r  u_cpu/exmem_wb_data_raw_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.423    14.790    u_cpu/clk_IBUF_BUFG
    SLICE_X28Y72         FDRE                                         r  u_cpu/exmem_wb_data_raw_reg[0][0]/C
                         clock pessimism              0.257    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X28Y72         FDRE (Setup_fdre_C_D)       -0.043    14.969    u_cpu/exmem_wb_data_raw_reg[0][0]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -27.179    
  -------------------------------------------------------------------
                         slack                                -12.211    

Slack (VIOLATED) :        -12.051ns  (required time - arrival time)
  Source:                 u_cpu/blocked_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/exmem_alu_result_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        21.713ns  (logic 4.148ns (19.104%)  route 17.565ns (80.896%))
  Logic Levels:           23  (CARRY4=3 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=12 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.548     5.094    u_cpu/clk_IBUF_BUFG
    SLICE_X31Y63         FDRE                                         r  u_cpu/blocked_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  u_cpu/blocked_reg[0]_replica_2/Q
                         net (fo=8, routed)           0.614     6.164    u_cpu/u_sched/blocked[0]_repN_2_alias
    SLICE_X30Y64         LUT3 (Prop_lut3_I0_O)        0.124     6.288 r  u_cpu/u_sched/mie[1][11]_i_2/O
                         net (fo=123, routed)         1.411     7.699    u_cpu/u_sched/blocked_reg[0]
    SLICE_X49Y64         LUT3 (Prop_lut3_I1_O)        0.124     7.823 r  u_cpu/u_sched/ifid_pc[0][5]_i_1/O
                         net (fo=4, routed)           0.942     8.765    u_cpu/u_sched/pc_reg[1][31][5]
    SLICE_X35Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.889 r  u_cpu/u_sched/mem_reg_0_i_25/O
                         net (fo=20, routed)          0.644     9.532    u_cpu/u_sched/exmem_alu_result_reg[1][15][3]
    SLICE_X35Y60         LUT6 (Prop_lut6_I2_O)        0.124     9.656 r  u_cpu/u_sched/ifid_inst[0][31]_i_13/O
                         net (fo=5, routed)           0.994    10.650    u_cpu/u_sched/ifid_inst[0][31]_i_13_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I1_O)        0.124    10.774 r  u_cpu/u_sched/ifid_inst[0][31]_i_18/O
                         net (fo=23, routed)          1.526    12.301    u_cpu/u_sched/ifid_inst[0][31]_i_18_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I3_O)        0.124    12.425 f  u_cpu/u_sched/mtvec[0][31]_i_14/O
                         net (fo=1, routed)           0.293    12.718    u_cpu/u_sched/mtvec[0][31]_i_14_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I2_O)        0.124    12.842 r  u_cpu/u_sched/mtvec[0][31]_i_6/O
                         net (fo=77, routed)          1.505    14.347    u_cpu/u_sched/mul_a_mag_reg[31]_i_3_n_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.124    14.471 r  u_cpu/u_sched/pc[1][31]_i_19/O
                         net (fo=1, routed)           0.000    14.471    u_cpu/u_sched/pc[1][31]_i_19_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    14.785 r  u_cpu/u_sched/pc_reg[1][31]_i_11/CO[2]
                         net (fo=1, routed)           0.488    15.273    u_cpu/u_sched/pc_reg[1][31]_i_11_n_1
    SLICE_X33Y64         LUT6 (Prop_lut6_I1_O)        0.313    15.586 r  u_cpu/u_sched/pc[1][31]_i_7/O
                         net (fo=1, routed)           0.333    15.919    u_cpu/u_sched/pc[1][31]_i_7_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.043 r  u_cpu/u_sched/pc[1][31]_i_4/O
                         net (fo=36, routed)          0.329    16.372    u_cpu/u_sched/pc[1][31]_i_4_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.124    16.496 f  u_cpu/u_sched/ifid_inst[0][15]_i_7/O
                         net (fo=8, routed)           0.488    16.983    u_cpu/u_sched/cpu_mem_req
    SLICE_X37Y62         LUT2 (Prop_lut2_I0_O)        0.124    17.107 f  u_cpu/u_sched/a_mem_ready_r_i_2/O
                         net (fo=9, routed)           0.313    17.420    u_cpu/u_sched/u_mmio/cpu_req_passthru__0
    SLICE_X37Y62         LUT2 (Prop_lut2_I0_O)        0.124    17.544 r  u_cpu/u_sched/ifid_inst[0][31]_i_12/O
                         net (fo=2, routed)           0.300    17.845    u_cpu/u_sched/ifid_inst[0][31]_i_12_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I5_O)        0.124    17.969 r  u_cpu/u_sched/ifid_inst[0][0]_i_5/O
                         net (fo=23, routed)          0.942    18.911    u_cpu/u_sched/ifid_inst[0][0]_i_5_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I4_O)        0.124    19.035 f  u_cpu/u_sched/mtvec[0][19]_i_5/O
                         net (fo=1, routed)           1.147    20.182    u_cpu/u_sched/mtvec[0][19]_i_5_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I2_O)        0.124    20.306 f  u_cpu/u_sched/mtvec[0][19]_i_4/O
                         net (fo=40, routed)          2.341    22.647    u_cpu/u_sched/exmem_is_load_reg[1]_5[3]
    SLICE_X41Y75         LUT4 (Prop_lut4_I2_O)        0.124    22.771 r  u_cpu/u_sched/exmem_alu_result[0][0]_i_63/O
                         net (fo=2, routed)           0.795    23.566    u_cpu/u_sched/exmem_alu_result[0][0]_i_63_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.073 r  u_cpu/u_sched/exmem_alu_result_reg[0][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.073    u_cpu/u_sched/exmem_alu_result_reg[0][0]_i_35_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.187 r  u_cpu/u_sched/exmem_alu_result_reg[0][0]_i_15/CO[3]
                         net (fo=2, routed)           1.063    25.250    u_cpu/u_sched/exmem_alu_result_reg[0][0]_i_15_n_0
    SLICE_X29Y72         LUT6 (Prop_lut6_I5_O)        0.124    25.374 r  u_cpu/u_sched/exmem_alu_result[0][0]_i_5/O
                         net (fo=1, routed)           0.497    25.872    u_cpu/u_sched/exmem_alu_result[0][0]_i_5_n_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I1_O)        0.124    25.996 r  u_cpu/u_sched/exmem_alu_result[0][0]_i_2/O
                         net (fo=1, routed)           0.000    25.996    u_cpu/u_sched/exmem_alu_result[0][0]_i_2_n_0
    SLICE_X28Y72         MUXF7 (Prop_muxf7_I0_O)      0.212    26.208 r  u_cpu/u_sched/exmem_alu_result_reg[0][0]_i_1/O
                         net (fo=3, routed)           0.599    26.807    u_cpu/ex_alu_result[0]
    SLICE_X28Y72         FDRE                                         r  u_cpu/exmem_alu_result_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.423    14.790    u_cpu/clk_IBUF_BUFG
    SLICE_X28Y72         FDRE                                         r  u_cpu/exmem_alu_result_reg[0][0]/C
                         clock pessimism              0.257    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X28Y72         FDRE (Setup_fdre_C_D)       -0.256    14.756    u_cpu/exmem_alu_result_reg[0][0]
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                         -26.807    
  -------------------------------------------------------------------
                         slack                                -12.051    

Slack (VIOLATED) :        -11.947ns  (required time - arrival time)
  Source:                 u_cpu/blocked_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/exmem_wb_data_raw_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        21.895ns  (logic 4.447ns (20.310%)  route 17.448ns (79.690%))
  Logic Levels:           24  (CARRY4=3 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=12 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.548     5.094    u_cpu/clk_IBUF_BUFG
    SLICE_X31Y63         FDRE                                         r  u_cpu/blocked_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  u_cpu/blocked_reg[0]_replica_2/Q
                         net (fo=8, routed)           0.614     6.164    u_cpu/u_sched/blocked[0]_repN_2_alias
    SLICE_X30Y64         LUT3 (Prop_lut3_I0_O)        0.124     6.288 r  u_cpu/u_sched/mie[1][11]_i_2/O
                         net (fo=123, routed)         1.411     7.699    u_cpu/u_sched/blocked_reg[0]
    SLICE_X49Y64         LUT3 (Prop_lut3_I1_O)        0.124     7.823 r  u_cpu/u_sched/ifid_pc[0][5]_i_1/O
                         net (fo=4, routed)           0.942     8.765    u_cpu/u_sched/pc_reg[1][31][5]
    SLICE_X35Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.889 r  u_cpu/u_sched/mem_reg_0_i_25/O
                         net (fo=20, routed)          0.644     9.532    u_cpu/u_sched/exmem_alu_result_reg[1][15][3]
    SLICE_X35Y60         LUT6 (Prop_lut6_I2_O)        0.124     9.656 r  u_cpu/u_sched/ifid_inst[0][31]_i_13/O
                         net (fo=5, routed)           0.994    10.650    u_cpu/u_sched/ifid_inst[0][31]_i_13_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I1_O)        0.124    10.774 r  u_cpu/u_sched/ifid_inst[0][31]_i_18/O
                         net (fo=23, routed)          1.526    12.301    u_cpu/u_sched/ifid_inst[0][31]_i_18_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I3_O)        0.124    12.425 f  u_cpu/u_sched/mtvec[0][31]_i_14/O
                         net (fo=1, routed)           0.293    12.718    u_cpu/u_sched/mtvec[0][31]_i_14_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I2_O)        0.124    12.842 r  u_cpu/u_sched/mtvec[0][31]_i_6/O
                         net (fo=77, routed)          1.505    14.347    u_cpu/u_sched/mul_a_mag_reg[31]_i_3_n_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.124    14.471 r  u_cpu/u_sched/pc[1][31]_i_19/O
                         net (fo=1, routed)           0.000    14.471    u_cpu/u_sched/pc[1][31]_i_19_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    14.785 r  u_cpu/u_sched/pc_reg[1][31]_i_11/CO[2]
                         net (fo=1, routed)           0.488    15.273    u_cpu/u_sched/pc_reg[1][31]_i_11_n_1
    SLICE_X33Y64         LUT6 (Prop_lut6_I1_O)        0.313    15.586 r  u_cpu/u_sched/pc[1][31]_i_7/O
                         net (fo=1, routed)           0.333    15.919    u_cpu/u_sched/pc[1][31]_i_7_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.043 r  u_cpu/u_sched/pc[1][31]_i_4/O
                         net (fo=36, routed)          0.329    16.372    u_cpu/u_sched/pc[1][31]_i_4_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.124    16.496 f  u_cpu/u_sched/ifid_inst[0][15]_i_7/O
                         net (fo=8, routed)           0.488    16.983    u_cpu/u_sched/cpu_mem_req
    SLICE_X37Y62         LUT2 (Prop_lut2_I0_O)        0.124    17.107 f  u_cpu/u_sched/a_mem_ready_r_i_2/O
                         net (fo=9, routed)           0.313    17.420    u_cpu/u_sched/u_mmio/cpu_req_passthru__0
    SLICE_X37Y62         LUT2 (Prop_lut2_I0_O)        0.124    17.544 r  u_cpu/u_sched/ifid_inst[0][31]_i_12/O
                         net (fo=2, routed)           0.300    17.845    u_cpu/u_sched/ifid_inst[0][31]_i_12_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I5_O)        0.124    17.969 r  u_cpu/u_sched/ifid_inst[0][0]_i_5/O
                         net (fo=23, routed)          0.942    18.911    u_cpu/u_sched/ifid_inst[0][0]_i_5_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I4_O)        0.124    19.035 f  u_cpu/u_sched/mtvec[0][19]_i_5/O
                         net (fo=1, routed)           1.147    20.182    u_cpu/u_sched/mtvec[0][19]_i_5_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I2_O)        0.124    20.306 f  u_cpu/u_sched/mtvec[0][19]_i_4/O
                         net (fo=40, routed)          2.341    22.647    u_cpu/u_sched/exmem_is_load_reg[1]_5[3]
    SLICE_X41Y75         LUT4 (Prop_lut4_I2_O)        0.124    22.771 r  u_cpu/u_sched/exmem_alu_result[0][0]_i_63/O
                         net (fo=2, routed)           0.795    23.566    u_cpu/u_sched/exmem_alu_result[0][0]_i_63_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.073 r  u_cpu/u_sched/exmem_alu_result_reg[0][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.073    u_cpu/u_sched/exmem_alu_result_reg[0][0]_i_35_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.187 r  u_cpu/u_sched/exmem_alu_result_reg[0][0]_i_15/CO[3]
                         net (fo=2, routed)           1.063    25.250    u_cpu/u_sched/exmem_alu_result_reg[0][0]_i_15_n_0
    SLICE_X29Y72         LUT6 (Prop_lut6_I5_O)        0.124    25.374 r  u_cpu/u_sched/exmem_alu_result[0][0]_i_5/O
                         net (fo=1, routed)           0.497    25.872    u_cpu/u_sched/exmem_alu_result[0][0]_i_5_n_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I1_O)        0.124    25.996 r  u_cpu/u_sched/exmem_alu_result[0][0]_i_2/O
                         net (fo=1, routed)           0.000    25.996    u_cpu/u_sched/exmem_alu_result[0][0]_i_2_n_0
    SLICE_X28Y72         MUXF7 (Prop_muxf7_I0_O)      0.212    26.208 r  u_cpu/u_sched/exmem_alu_result_reg[0][0]_i_1/O
                         net (fo=3, routed)           0.483    26.690    u_cpu/u_sched/exmem_alu_result[0][31]_i_7_0[0]
    SLICE_X29Y72         LUT5 (Prop_lut5_I0_O)        0.299    26.989 r  u_cpu/u_sched/exmem_wb_data_raw[0][0]_i_1/O
                         net (fo=2, routed)           0.000    26.989    u_cpu/ex_wb_data_raw[0]
    SLICE_X29Y72         FDRE                                         r  u_cpu/exmem_wb_data_raw_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.423    14.790    u_cpu/clk_IBUF_BUFG
    SLICE_X29Y72         FDRE                                         r  u_cpu/exmem_wb_data_raw_reg[1][0]/C
                         clock pessimism              0.257    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X29Y72         FDRE (Setup_fdre_C_D)        0.031    15.043    u_cpu/exmem_wb_data_raw_reg[1][0]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -26.989    
  -------------------------------------------------------------------
                         slack                                -11.947    

Slack (VIOLATED) :        -11.942ns  (required time - arrival time)
  Source:                 u_cpu/blocked_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/exmem_alu_result_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        21.619ns  (logic 4.148ns (19.187%)  route 17.471ns (80.813%))
  Logic Levels:           23  (CARRY4=3 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=12 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.548     5.094    u_cpu/clk_IBUF_BUFG
    SLICE_X31Y63         FDRE                                         r  u_cpu/blocked_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  u_cpu/blocked_reg[0]_replica_2/Q
                         net (fo=8, routed)           0.614     6.164    u_cpu/u_sched/blocked[0]_repN_2_alias
    SLICE_X30Y64         LUT3 (Prop_lut3_I0_O)        0.124     6.288 r  u_cpu/u_sched/mie[1][11]_i_2/O
                         net (fo=123, routed)         1.411     7.699    u_cpu/u_sched/blocked_reg[0]
    SLICE_X49Y64         LUT3 (Prop_lut3_I1_O)        0.124     7.823 r  u_cpu/u_sched/ifid_pc[0][5]_i_1/O
                         net (fo=4, routed)           0.942     8.765    u_cpu/u_sched/pc_reg[1][31][5]
    SLICE_X35Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.889 r  u_cpu/u_sched/mem_reg_0_i_25/O
                         net (fo=20, routed)          0.644     9.532    u_cpu/u_sched/exmem_alu_result_reg[1][15][3]
    SLICE_X35Y60         LUT6 (Prop_lut6_I2_O)        0.124     9.656 r  u_cpu/u_sched/ifid_inst[0][31]_i_13/O
                         net (fo=5, routed)           0.994    10.650    u_cpu/u_sched/ifid_inst[0][31]_i_13_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I1_O)        0.124    10.774 r  u_cpu/u_sched/ifid_inst[0][31]_i_18/O
                         net (fo=23, routed)          1.526    12.301    u_cpu/u_sched/ifid_inst[0][31]_i_18_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I3_O)        0.124    12.425 f  u_cpu/u_sched/mtvec[0][31]_i_14/O
                         net (fo=1, routed)           0.293    12.718    u_cpu/u_sched/mtvec[0][31]_i_14_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I2_O)        0.124    12.842 r  u_cpu/u_sched/mtvec[0][31]_i_6/O
                         net (fo=77, routed)          1.505    14.347    u_cpu/u_sched/mul_a_mag_reg[31]_i_3_n_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.124    14.471 r  u_cpu/u_sched/pc[1][31]_i_19/O
                         net (fo=1, routed)           0.000    14.471    u_cpu/u_sched/pc[1][31]_i_19_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    14.785 r  u_cpu/u_sched/pc_reg[1][31]_i_11/CO[2]
                         net (fo=1, routed)           0.488    15.273    u_cpu/u_sched/pc_reg[1][31]_i_11_n_1
    SLICE_X33Y64         LUT6 (Prop_lut6_I1_O)        0.313    15.586 r  u_cpu/u_sched/pc[1][31]_i_7/O
                         net (fo=1, routed)           0.333    15.919    u_cpu/u_sched/pc[1][31]_i_7_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.043 r  u_cpu/u_sched/pc[1][31]_i_4/O
                         net (fo=36, routed)          0.329    16.372    u_cpu/u_sched/pc[1][31]_i_4_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.124    16.496 f  u_cpu/u_sched/ifid_inst[0][15]_i_7/O
                         net (fo=8, routed)           0.488    16.983    u_cpu/u_sched/cpu_mem_req
    SLICE_X37Y62         LUT2 (Prop_lut2_I0_O)        0.124    17.107 f  u_cpu/u_sched/a_mem_ready_r_i_2/O
                         net (fo=9, routed)           0.313    17.420    u_cpu/u_sched/u_mmio/cpu_req_passthru__0
    SLICE_X37Y62         LUT2 (Prop_lut2_I0_O)        0.124    17.544 r  u_cpu/u_sched/ifid_inst[0][31]_i_12/O
                         net (fo=2, routed)           0.300    17.845    u_cpu/u_sched/ifid_inst[0][31]_i_12_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I5_O)        0.124    17.969 r  u_cpu/u_sched/ifid_inst[0][0]_i_5/O
                         net (fo=23, routed)          0.942    18.911    u_cpu/u_sched/ifid_inst[0][0]_i_5_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I4_O)        0.124    19.035 f  u_cpu/u_sched/mtvec[0][19]_i_5/O
                         net (fo=1, routed)           1.147    20.182    u_cpu/u_sched/mtvec[0][19]_i_5_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I2_O)        0.124    20.306 f  u_cpu/u_sched/mtvec[0][19]_i_4/O
                         net (fo=40, routed)          2.341    22.647    u_cpu/u_sched/exmem_is_load_reg[1]_5[3]
    SLICE_X41Y75         LUT4 (Prop_lut4_I2_O)        0.124    22.771 r  u_cpu/u_sched/exmem_alu_result[0][0]_i_63/O
                         net (fo=2, routed)           0.795    23.566    u_cpu/u_sched/exmem_alu_result[0][0]_i_63_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.073 r  u_cpu/u_sched/exmem_alu_result_reg[0][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.073    u_cpu/u_sched/exmem_alu_result_reg[0][0]_i_35_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.187 r  u_cpu/u_sched/exmem_alu_result_reg[0][0]_i_15/CO[3]
                         net (fo=2, routed)           1.063    25.250    u_cpu/u_sched/exmem_alu_result_reg[0][0]_i_15_n_0
    SLICE_X29Y72         LUT6 (Prop_lut6_I5_O)        0.124    25.374 r  u_cpu/u_sched/exmem_alu_result[0][0]_i_5/O
                         net (fo=1, routed)           0.497    25.872    u_cpu/u_sched/exmem_alu_result[0][0]_i_5_n_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I1_O)        0.124    25.996 r  u_cpu/u_sched/exmem_alu_result[0][0]_i_2/O
                         net (fo=1, routed)           0.000    25.996    u_cpu/u_sched/exmem_alu_result[0][0]_i_2_n_0
    SLICE_X28Y72         MUXF7 (Prop_muxf7_I0_O)      0.212    26.208 r  u_cpu/u_sched/exmem_alu_result_reg[0][0]_i_1/O
                         net (fo=3, routed)           0.505    26.713    u_cpu/ex_alu_result[0]
    SLICE_X28Y71         FDRE                                         r  u_cpu/exmem_alu_result_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.425    14.792    u_cpu/clk_IBUF_BUFG
    SLICE_X28Y71         FDRE                                         r  u_cpu/exmem_alu_result_reg[1][0]/C
                         clock pessimism              0.257    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X28Y71         FDRE (Setup_fdre_C_D)       -0.242    14.772    u_cpu/exmem_alu_result_reg[1][0]
  -------------------------------------------------------------------
                         required time                         14.772    
                         arrival time                         -26.713    
  -------------------------------------------------------------------
                         slack                                -11.942    

Slack (VIOLATED) :        -11.904ns  (required time - arrival time)
  Source:                 u_cpu/blocked_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/exmem_wb_data_raw_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        21.776ns  (logic 4.079ns (18.731%)  route 17.697ns (81.269%))
  Logic Levels:           24  (CARRY4=1 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.548     5.094    u_cpu/clk_IBUF_BUFG
    SLICE_X31Y63         FDRE                                         r  u_cpu/blocked_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  u_cpu/blocked_reg[0]_replica_2/Q
                         net (fo=8, routed)           0.614     6.164    u_cpu/u_sched/blocked[0]_repN_2_alias
    SLICE_X30Y64         LUT3 (Prop_lut3_I0_O)        0.124     6.288 r  u_cpu/u_sched/mie[1][11]_i_2/O
                         net (fo=123, routed)         1.411     7.699    u_cpu/u_sched/blocked_reg[0]
    SLICE_X49Y64         LUT3 (Prop_lut3_I1_O)        0.124     7.823 r  u_cpu/u_sched/ifid_pc[0][5]_i_1/O
                         net (fo=4, routed)           0.942     8.765    u_cpu/u_sched/pc_reg[1][31][5]
    SLICE_X35Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.889 r  u_cpu/u_sched/mem_reg_0_i_25/O
                         net (fo=20, routed)          0.644     9.532    u_cpu/u_sched/exmem_alu_result_reg[1][15][3]
    SLICE_X35Y60         LUT6 (Prop_lut6_I2_O)        0.124     9.656 r  u_cpu/u_sched/ifid_inst[0][31]_i_13/O
                         net (fo=5, routed)           0.994    10.650    u_cpu/u_sched/ifid_inst[0][31]_i_13_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I1_O)        0.124    10.774 r  u_cpu/u_sched/ifid_inst[0][31]_i_18/O
                         net (fo=23, routed)          1.526    12.301    u_cpu/u_sched/ifid_inst[0][31]_i_18_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I3_O)        0.124    12.425 f  u_cpu/u_sched/mtvec[0][31]_i_14/O
                         net (fo=1, routed)           0.293    12.718    u_cpu/u_sched/mtvec[0][31]_i_14_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I2_O)        0.124    12.842 r  u_cpu/u_sched/mtvec[0][31]_i_6/O
                         net (fo=77, routed)          1.505    14.347    u_cpu/u_sched/mul_a_mag_reg[31]_i_3_n_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.124    14.471 r  u_cpu/u_sched/pc[1][31]_i_19/O
                         net (fo=1, routed)           0.000    14.471    u_cpu/u_sched/pc[1][31]_i_19_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    14.785 f  u_cpu/u_sched/pc_reg[1][31]_i_11/CO[2]
                         net (fo=1, routed)           0.488    15.273    u_cpu/u_sched/pc_reg[1][31]_i_11_n_1
    SLICE_X33Y64         LUT6 (Prop_lut6_I1_O)        0.313    15.586 f  u_cpu/u_sched/pc[1][31]_i_7/O
                         net (fo=1, routed)           0.333    15.919    u_cpu/u_sched/pc[1][31]_i_7_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.043 f  u_cpu/u_sched/pc[1][31]_i_4/O
                         net (fo=36, routed)          0.329    16.372    u_cpu/u_sched/pc[1][31]_i_4_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.124    16.496 r  u_cpu/u_sched/ifid_inst[0][15]_i_7/O
                         net (fo=8, routed)           0.488    16.983    u_cpu/u_sched/cpu_mem_req
    SLICE_X37Y62         LUT2 (Prop_lut2_I0_O)        0.124    17.107 r  u_cpu/u_sched/a_mem_ready_r_i_2/O
                         net (fo=9, routed)           0.313    17.420    u_cpu/u_sched/u_mmio/cpu_req_passthru__0
    SLICE_X37Y62         LUT2 (Prop_lut2_I0_O)        0.124    17.544 f  u_cpu/u_sched/ifid_inst[0][31]_i_12/O
                         net (fo=2, routed)           0.300    17.845    u_cpu/u_sched/ifid_inst[0][31]_i_12_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I5_O)        0.124    17.969 f  u_cpu/u_sched/ifid_inst[0][0]_i_5/O
                         net (fo=23, routed)          0.942    18.911    u_cpu/u_sched/ifid_inst[0][0]_i_5_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I4_O)        0.124    19.035 r  u_cpu/u_sched/mtvec[0][19]_i_5/O
                         net (fo=1, routed)           1.147    20.182    u_cpu/u_sched/mtvec[0][19]_i_5_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I2_O)        0.124    20.306 r  u_cpu/u_sched/mtvec[0][19]_i_4/O
                         net (fo=40, routed)          1.833    22.139    u_cpu/u_sched/exmem_is_load_reg[1]_5[3]
    SLICE_X47Y74         LUT5 (Prop_lut5_I2_O)        0.124    22.263 r  u_cpu/u_sched/exmem_alu_result[0][15]_i_38/O
                         net (fo=4, routed)           0.629    22.893    u_cpu/u_sched/exmem_alu_result[0][15]_i_38_n_0
    SLICE_X47Y76         LUT6 (Prop_lut6_I5_O)        0.124    23.017 r  u_cpu/u_sched/exmem_alu_result[0][19]_i_25/O
                         net (fo=2, routed)           0.639    23.655    u_cpu/u_sched/exmem_alu_result[0][19]_i_25_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I0_O)        0.124    23.779 r  u_cpu/u_sched/exmem_alu_result[0][19]_i_17/O
                         net (fo=1, routed)           0.495    24.274    u_cpu/u_sched/exmem_alu_result[0][19]_i_17_n_0
    SLICE_X44Y75         LUT5 (Prop_lut5_I1_O)        0.124    24.398 r  u_cpu/u_sched/exmem_alu_result[0][19]_i_10/O
                         net (fo=1, routed)           0.975    25.373    u_cpu/u_sched/exmem_alu_result[0][19]_i_10_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I5_O)        0.124    25.497 r  u_cpu/u_sched/exmem_alu_result[0][19]_i_3/O
                         net (fo=1, routed)           0.000    25.497    u_cpu/u_sched/exmem_alu_result[0][19]_i_3_n_0
    SLICE_X33Y70         MUXF7 (Prop_muxf7_I1_O)      0.217    25.714 r  u_cpu/u_sched/exmem_alu_result_reg[0][19]_i_1/O
                         net (fo=3, routed)           0.466    26.180    u_cpu/u_sched/exmem_alu_result[0][31]_i_7_0[19]
    SLICE_X33Y70         LUT6 (Prop_lut6_I2_O)        0.299    26.479 r  u_cpu/u_sched/exmem_wb_data_raw[0][19]_i_1/O
                         net (fo=2, routed)           0.391    26.870    u_cpu/ex_wb_data_raw[19]
    SLICE_X33Y70         FDRE                                         r  u_cpu/exmem_wb_data_raw_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.424    14.791    u_cpu/clk_IBUF_BUFG
    SLICE_X33Y70         FDRE                                         r  u_cpu/exmem_wb_data_raw_reg[0][19]/C
                         clock pessimism              0.272    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X33Y70         FDRE (Setup_fdre_C_D)       -0.061    14.967    u_cpu/exmem_wb_data_raw_reg[0][19]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -26.870    
  -------------------------------------------------------------------
                         slack                                -11.904    

Slack (VIOLATED) :        -11.879ns  (required time - arrival time)
  Source:                 u_cpu/blocked_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/exmem_wb_data_raw_reg[1][17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        21.782ns  (logic 4.079ns (18.726%)  route 17.703ns (81.274%))
  Logic Levels:           24  (CARRY4=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.548     5.094    u_cpu/clk_IBUF_BUFG
    SLICE_X31Y63         FDRE                                         r  u_cpu/blocked_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  u_cpu/blocked_reg[0]_replica_2/Q
                         net (fo=8, routed)           0.614     6.164    u_cpu/u_sched/blocked[0]_repN_2_alias
    SLICE_X30Y64         LUT3 (Prop_lut3_I0_O)        0.124     6.288 r  u_cpu/u_sched/mie[1][11]_i_2/O
                         net (fo=123, routed)         1.411     7.699    u_cpu/u_sched/blocked_reg[0]
    SLICE_X49Y64         LUT3 (Prop_lut3_I1_O)        0.124     7.823 r  u_cpu/u_sched/ifid_pc[0][5]_i_1/O
                         net (fo=4, routed)           0.942     8.765    u_cpu/u_sched/pc_reg[1][31][5]
    SLICE_X35Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.889 r  u_cpu/u_sched/mem_reg_0_i_25/O
                         net (fo=20, routed)          0.644     9.532    u_cpu/u_sched/exmem_alu_result_reg[1][15][3]
    SLICE_X35Y60         LUT6 (Prop_lut6_I2_O)        0.124     9.656 r  u_cpu/u_sched/ifid_inst[0][31]_i_13/O
                         net (fo=5, routed)           0.994    10.650    u_cpu/u_sched/ifid_inst[0][31]_i_13_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I1_O)        0.124    10.774 r  u_cpu/u_sched/ifid_inst[0][31]_i_18/O
                         net (fo=23, routed)          1.526    12.301    u_cpu/u_sched/ifid_inst[0][31]_i_18_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I3_O)        0.124    12.425 f  u_cpu/u_sched/mtvec[0][31]_i_14/O
                         net (fo=1, routed)           0.293    12.718    u_cpu/u_sched/mtvec[0][31]_i_14_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I2_O)        0.124    12.842 r  u_cpu/u_sched/mtvec[0][31]_i_6/O
                         net (fo=77, routed)          1.505    14.347    u_cpu/u_sched/mul_a_mag_reg[31]_i_3_n_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.124    14.471 r  u_cpu/u_sched/pc[1][31]_i_19/O
                         net (fo=1, routed)           0.000    14.471    u_cpu/u_sched/pc[1][31]_i_19_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    14.785 f  u_cpu/u_sched/pc_reg[1][31]_i_11/CO[2]
                         net (fo=1, routed)           0.488    15.273    u_cpu/u_sched/pc_reg[1][31]_i_11_n_1
    SLICE_X33Y64         LUT6 (Prop_lut6_I1_O)        0.313    15.586 f  u_cpu/u_sched/pc[1][31]_i_7/O
                         net (fo=1, routed)           0.333    15.919    u_cpu/u_sched/pc[1][31]_i_7_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.043 f  u_cpu/u_sched/pc[1][31]_i_4/O
                         net (fo=36, routed)          0.329    16.372    u_cpu/u_sched/pc[1][31]_i_4_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.124    16.496 r  u_cpu/u_sched/ifid_inst[0][15]_i_7/O
                         net (fo=8, routed)           0.488    16.983    u_cpu/u_sched/cpu_mem_req
    SLICE_X37Y62         LUT2 (Prop_lut2_I0_O)        0.124    17.107 r  u_cpu/u_sched/a_mem_ready_r_i_2/O
                         net (fo=9, routed)           0.313    17.420    u_cpu/u_sched/u_mmio/cpu_req_passthru__0
    SLICE_X37Y62         LUT2 (Prop_lut2_I0_O)        0.124    17.544 f  u_cpu/u_sched/ifid_inst[0][31]_i_12/O
                         net (fo=2, routed)           0.300    17.845    u_cpu/u_sched/ifid_inst[0][31]_i_12_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I5_O)        0.124    17.969 f  u_cpu/u_sched/ifid_inst[0][0]_i_5/O
                         net (fo=23, routed)          0.942    18.911    u_cpu/u_sched/ifid_inst[0][0]_i_5_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I4_O)        0.124    19.035 r  u_cpu/u_sched/mtvec[0][19]_i_5/O
                         net (fo=1, routed)           1.147    20.182    u_cpu/u_sched/mtvec[0][19]_i_5_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I2_O)        0.124    20.306 r  u_cpu/u_sched/mtvec[0][19]_i_4/O
                         net (fo=40, routed)          1.843    22.149    u_cpu/u_sched/exmem_is_load_reg[1]_5[3]
    SLICE_X45Y74         LUT6 (Prop_lut6_I1_O)        0.124    22.273 r  u_cpu/u_sched/exmem_alu_result[0][15]_i_35/O
                         net (fo=4, routed)           0.743    23.016    u_cpu/u_sched/exmem_alu_result[0][15]_i_35_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I1_O)        0.124    23.140 r  u_cpu/u_sched/exmem_alu_result[0][17]_i_23/O
                         net (fo=2, routed)           0.637    23.777    u_cpu/u_sched/exmem_alu_result[0][17]_i_23_n_0
    SLICE_X44Y75         LUT6 (Prop_lut6_I4_O)        0.124    23.901 r  u_cpu/u_sched/exmem_alu_result[0][17]_i_17/O
                         net (fo=1, routed)           0.492    24.393    u_cpu/u_sched/exmem_alu_result[0][17]_i_17_n_0
    SLICE_X43Y75         LUT5 (Prop_lut5_I1_O)        0.124    24.517 r  u_cpu/u_sched/exmem_alu_result[0][17]_i_10/O
                         net (fo=1, routed)           0.665    25.182    u_cpu/u_sched/exmem_alu_result[0][17]_i_10_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I5_O)        0.124    25.306 r  u_cpu/u_sched/exmem_alu_result[0][17]_i_3/O
                         net (fo=1, routed)           0.000    25.306    u_cpu/u_sched/exmem_alu_result[0][17]_i_3_n_0
    SLICE_X32Y75         MUXF7 (Prop_muxf7_I1_O)      0.217    25.523 r  u_cpu/u_sched/exmem_alu_result_reg[0][17]_i_1/O
                         net (fo=3, routed)           0.722    26.246    u_cpu/u_sched/exmem_alu_result[0][31]_i_7_0[17]
    SLICE_X31Y76         LUT6 (Prop_lut6_I2_O)        0.299    26.545 r  u_cpu/u_sched/exmem_wb_data_raw[0][17]_i_1/O
                         net (fo=2, routed)           0.331    26.876    u_cpu/ex_wb_data_raw[17]
    SLICE_X30Y77         FDRE                                         r  u_cpu/exmem_wb_data_raw_reg[1][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.421    14.788    u_cpu/clk_IBUF_BUFG
    SLICE_X30Y77         FDRE                                         r  u_cpu/exmem_wb_data_raw_reg[1][17]/C
                         clock pessimism              0.257    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X30Y77         FDRE (Setup_fdre_C_D)       -0.013    14.997    u_cpu/exmem_wb_data_raw_reg[1][17]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -26.876    
  -------------------------------------------------------------------
                         slack                                -11.879    

Slack (VIOLATED) :        -11.799ns  (required time - arrival time)
  Source:                 u_cpu/blocked_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/exmem_wb_data_raw_reg[1][19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        21.720ns  (logic 4.079ns (18.780%)  route 17.641ns (81.220%))
  Logic Levels:           24  (CARRY4=1 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.548     5.094    u_cpu/clk_IBUF_BUFG
    SLICE_X31Y63         FDRE                                         r  u_cpu/blocked_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  u_cpu/blocked_reg[0]_replica_2/Q
                         net (fo=8, routed)           0.614     6.164    u_cpu/u_sched/blocked[0]_repN_2_alias
    SLICE_X30Y64         LUT3 (Prop_lut3_I0_O)        0.124     6.288 r  u_cpu/u_sched/mie[1][11]_i_2/O
                         net (fo=123, routed)         1.411     7.699    u_cpu/u_sched/blocked_reg[0]
    SLICE_X49Y64         LUT3 (Prop_lut3_I1_O)        0.124     7.823 r  u_cpu/u_sched/ifid_pc[0][5]_i_1/O
                         net (fo=4, routed)           0.942     8.765    u_cpu/u_sched/pc_reg[1][31][5]
    SLICE_X35Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.889 r  u_cpu/u_sched/mem_reg_0_i_25/O
                         net (fo=20, routed)          0.644     9.532    u_cpu/u_sched/exmem_alu_result_reg[1][15][3]
    SLICE_X35Y60         LUT6 (Prop_lut6_I2_O)        0.124     9.656 r  u_cpu/u_sched/ifid_inst[0][31]_i_13/O
                         net (fo=5, routed)           0.994    10.650    u_cpu/u_sched/ifid_inst[0][31]_i_13_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I1_O)        0.124    10.774 r  u_cpu/u_sched/ifid_inst[0][31]_i_18/O
                         net (fo=23, routed)          1.526    12.301    u_cpu/u_sched/ifid_inst[0][31]_i_18_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I3_O)        0.124    12.425 f  u_cpu/u_sched/mtvec[0][31]_i_14/O
                         net (fo=1, routed)           0.293    12.718    u_cpu/u_sched/mtvec[0][31]_i_14_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I2_O)        0.124    12.842 r  u_cpu/u_sched/mtvec[0][31]_i_6/O
                         net (fo=77, routed)          1.505    14.347    u_cpu/u_sched/mul_a_mag_reg[31]_i_3_n_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.124    14.471 r  u_cpu/u_sched/pc[1][31]_i_19/O
                         net (fo=1, routed)           0.000    14.471    u_cpu/u_sched/pc[1][31]_i_19_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    14.785 f  u_cpu/u_sched/pc_reg[1][31]_i_11/CO[2]
                         net (fo=1, routed)           0.488    15.273    u_cpu/u_sched/pc_reg[1][31]_i_11_n_1
    SLICE_X33Y64         LUT6 (Prop_lut6_I1_O)        0.313    15.586 f  u_cpu/u_sched/pc[1][31]_i_7/O
                         net (fo=1, routed)           0.333    15.919    u_cpu/u_sched/pc[1][31]_i_7_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.043 f  u_cpu/u_sched/pc[1][31]_i_4/O
                         net (fo=36, routed)          0.329    16.372    u_cpu/u_sched/pc[1][31]_i_4_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.124    16.496 r  u_cpu/u_sched/ifid_inst[0][15]_i_7/O
                         net (fo=8, routed)           0.488    16.983    u_cpu/u_sched/cpu_mem_req
    SLICE_X37Y62         LUT2 (Prop_lut2_I0_O)        0.124    17.107 r  u_cpu/u_sched/a_mem_ready_r_i_2/O
                         net (fo=9, routed)           0.313    17.420    u_cpu/u_sched/u_mmio/cpu_req_passthru__0
    SLICE_X37Y62         LUT2 (Prop_lut2_I0_O)        0.124    17.544 f  u_cpu/u_sched/ifid_inst[0][31]_i_12/O
                         net (fo=2, routed)           0.300    17.845    u_cpu/u_sched/ifid_inst[0][31]_i_12_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I5_O)        0.124    17.969 f  u_cpu/u_sched/ifid_inst[0][0]_i_5/O
                         net (fo=23, routed)          0.942    18.911    u_cpu/u_sched/ifid_inst[0][0]_i_5_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I4_O)        0.124    19.035 r  u_cpu/u_sched/mtvec[0][19]_i_5/O
                         net (fo=1, routed)           1.147    20.182    u_cpu/u_sched/mtvec[0][19]_i_5_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I2_O)        0.124    20.306 r  u_cpu/u_sched/mtvec[0][19]_i_4/O
                         net (fo=40, routed)          1.833    22.139    u_cpu/u_sched/exmem_is_load_reg[1]_5[3]
    SLICE_X47Y74         LUT5 (Prop_lut5_I2_O)        0.124    22.263 r  u_cpu/u_sched/exmem_alu_result[0][15]_i_38/O
                         net (fo=4, routed)           0.629    22.893    u_cpu/u_sched/exmem_alu_result[0][15]_i_38_n_0
    SLICE_X47Y76         LUT6 (Prop_lut6_I5_O)        0.124    23.017 r  u_cpu/u_sched/exmem_alu_result[0][19]_i_25/O
                         net (fo=2, routed)           0.639    23.655    u_cpu/u_sched/exmem_alu_result[0][19]_i_25_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I0_O)        0.124    23.779 r  u_cpu/u_sched/exmem_alu_result[0][19]_i_17/O
                         net (fo=1, routed)           0.495    24.274    u_cpu/u_sched/exmem_alu_result[0][19]_i_17_n_0
    SLICE_X44Y75         LUT5 (Prop_lut5_I1_O)        0.124    24.398 r  u_cpu/u_sched/exmem_alu_result[0][19]_i_10/O
                         net (fo=1, routed)           0.975    25.373    u_cpu/u_sched/exmem_alu_result[0][19]_i_10_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I5_O)        0.124    25.497 r  u_cpu/u_sched/exmem_alu_result[0][19]_i_3/O
                         net (fo=1, routed)           0.000    25.497    u_cpu/u_sched/exmem_alu_result[0][19]_i_3_n_0
    SLICE_X33Y70         MUXF7 (Prop_muxf7_I1_O)      0.217    25.714 r  u_cpu/u_sched/exmem_alu_result_reg[0][19]_i_1/O
                         net (fo=3, routed)           0.466    26.180    u_cpu/u_sched/exmem_alu_result[0][31]_i_7_0[19]
    SLICE_X33Y70         LUT6 (Prop_lut6_I2_O)        0.299    26.479 r  u_cpu/u_sched/exmem_wb_data_raw[0][19]_i_1/O
                         net (fo=2, routed)           0.335    26.814    u_cpu/ex_wb_data_raw[19]
    SLICE_X30Y70         FDRE                                         r  u_cpu/exmem_wb_data_raw_reg[1][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.424    14.791    u_cpu/clk_IBUF_BUFG
    SLICE_X30Y70         FDRE                                         r  u_cpu/exmem_wb_data_raw_reg[1][19]/C
                         clock pessimism              0.272    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X30Y70         FDRE (Setup_fdre_C_D)       -0.013    15.015    u_cpu/exmem_wb_data_raw_reg[1][19]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -26.814    
  -------------------------------------------------------------------
                         slack                                -11.799    

Slack (VIOLATED) :        -11.783ns  (required time - arrival time)
  Source:                 u_cpu/blocked_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/exmem_wb_data_raw_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        21.595ns  (logic 3.955ns (18.315%)  route 17.640ns (81.685%))
  Logic Levels:           23  (CARRY4=1 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.548     5.094    u_cpu/clk_IBUF_BUFG
    SLICE_X31Y63         FDRE                                         r  u_cpu/blocked_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  u_cpu/blocked_reg[0]_replica_2/Q
                         net (fo=8, routed)           0.614     6.164    u_cpu/u_sched/blocked[0]_repN_2_alias
    SLICE_X30Y64         LUT3 (Prop_lut3_I0_O)        0.124     6.288 r  u_cpu/u_sched/mie[1][11]_i_2/O
                         net (fo=123, routed)         1.411     7.699    u_cpu/u_sched/blocked_reg[0]
    SLICE_X49Y64         LUT3 (Prop_lut3_I1_O)        0.124     7.823 r  u_cpu/u_sched/ifid_pc[0][5]_i_1/O
                         net (fo=4, routed)           0.942     8.765    u_cpu/u_sched/pc_reg[1][31][5]
    SLICE_X35Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.889 r  u_cpu/u_sched/mem_reg_0_i_25/O
                         net (fo=20, routed)          0.644     9.532    u_cpu/u_sched/exmem_alu_result_reg[1][15][3]
    SLICE_X35Y60         LUT6 (Prop_lut6_I2_O)        0.124     9.656 r  u_cpu/u_sched/ifid_inst[0][31]_i_13/O
                         net (fo=5, routed)           0.994    10.650    u_cpu/u_sched/ifid_inst[0][31]_i_13_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I1_O)        0.124    10.774 r  u_cpu/u_sched/ifid_inst[0][31]_i_18/O
                         net (fo=23, routed)          1.526    12.301    u_cpu/u_sched/ifid_inst[0][31]_i_18_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I3_O)        0.124    12.425 f  u_cpu/u_sched/mtvec[0][31]_i_14/O
                         net (fo=1, routed)           0.293    12.718    u_cpu/u_sched/mtvec[0][31]_i_14_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I2_O)        0.124    12.842 r  u_cpu/u_sched/mtvec[0][31]_i_6/O
                         net (fo=77, routed)          1.505    14.347    u_cpu/u_sched/mul_a_mag_reg[31]_i_3_n_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.124    14.471 r  u_cpu/u_sched/pc[1][31]_i_19/O
                         net (fo=1, routed)           0.000    14.471    u_cpu/u_sched/pc[1][31]_i_19_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    14.785 f  u_cpu/u_sched/pc_reg[1][31]_i_11/CO[2]
                         net (fo=1, routed)           0.488    15.273    u_cpu/u_sched/pc_reg[1][31]_i_11_n_1
    SLICE_X33Y64         LUT6 (Prop_lut6_I1_O)        0.313    15.586 f  u_cpu/u_sched/pc[1][31]_i_7/O
                         net (fo=1, routed)           0.333    15.919    u_cpu/u_sched/pc[1][31]_i_7_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.043 f  u_cpu/u_sched/pc[1][31]_i_4/O
                         net (fo=36, routed)          0.329    16.372    u_cpu/u_sched/pc[1][31]_i_4_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.124    16.496 r  u_cpu/u_sched/ifid_inst[0][15]_i_7/O
                         net (fo=8, routed)           0.488    16.983    u_cpu/u_sched/cpu_mem_req
    SLICE_X37Y62         LUT2 (Prop_lut2_I0_O)        0.124    17.107 r  u_cpu/u_sched/a_mem_ready_r_i_2/O
                         net (fo=9, routed)           0.313    17.420    u_cpu/u_sched/u_mmio/cpu_req_passthru__0
    SLICE_X37Y62         LUT2 (Prop_lut2_I0_O)        0.124    17.544 f  u_cpu/u_sched/ifid_inst[0][31]_i_12/O
                         net (fo=2, routed)           0.300    17.845    u_cpu/u_sched/ifid_inst[0][31]_i_12_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I5_O)        0.124    17.969 f  u_cpu/u_sched/ifid_inst[0][0]_i_5/O
                         net (fo=23, routed)          0.942    18.911    u_cpu/u_sched/ifid_inst[0][0]_i_5_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I4_O)        0.124    19.035 r  u_cpu/u_sched/mtvec[0][19]_i_5/O
                         net (fo=1, routed)           1.147    20.182    u_cpu/u_sched/mtvec[0][19]_i_5_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I2_O)        0.124    20.306 r  u_cpu/u_sched/mtvec[0][19]_i_4/O
                         net (fo=40, routed)          1.833    22.139    u_cpu/u_sched/exmem_is_load_reg[1]_5[3]
    SLICE_X47Y74         LUT5 (Prop_lut5_I2_O)        0.124    22.263 r  u_cpu/u_sched/exmem_alu_result[0][15]_i_38/O
                         net (fo=4, routed)           1.123    23.386    u_cpu/u_sched/exmem_alu_result[0][15]_i_38_n_0
    SLICE_X49Y73         LUT5 (Prop_lut5_I2_O)        0.124    23.510 r  u_cpu/u_sched/exmem_alu_result[0][15]_i_21/O
                         net (fo=2, routed)           1.040    24.550    u_cpu/u_sched/exmem_alu_result[0][15]_i_21_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I1_O)        0.124    24.674 r  u_cpu/u_sched/exmem_alu_result[0][14]_i_11/O
                         net (fo=1, routed)           0.544    25.219    u_cpu/u_sched/exmem_alu_result[0][14]_i_11_n_0
    SLICE_X49Y69         LUT6 (Prop_lut6_I4_O)        0.124    25.343 r  u_cpu/u_sched/exmem_alu_result[0][14]_i_3/O
                         net (fo=1, routed)           0.000    25.343    u_cpu/u_sched/exmem_alu_result[0][14]_i_3_n_0
    SLICE_X49Y69         MUXF7 (Prop_muxf7_I1_O)      0.217    25.560 r  u_cpu/u_sched/exmem_alu_result_reg[0][14]_i_1/O
                         net (fo=3, routed)           0.479    26.039    u_cpu/u_sched/exmem_alu_result[0][31]_i_7_0[14]
    SLICE_X50Y68         LUT6 (Prop_lut6_I2_O)        0.299    26.338 r  u_cpu/u_sched/exmem_wb_data_raw[0][14]_i_1/O
                         net (fo=2, routed)           0.351    26.689    u_cpu/ex_wb_data_raw[14]
    SLICE_X53Y69         FDRE                                         r  u_cpu/exmem_wb_data_raw_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.431    14.798    u_cpu/clk_IBUF_BUFG
    SLICE_X53Y69         FDRE                                         r  u_cpu/exmem_wb_data_raw_reg[1][14]/C
                         clock pessimism              0.186    14.984    
                         clock uncertainty           -0.035    14.948    
    SLICE_X53Y69         FDRE (Setup_fdre_C_D)       -0.043    14.905    u_cpu/exmem_wb_data_raw_reg[1][14]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                         -26.689    
  -------------------------------------------------------------------
                         slack                                -11.783    

Slack (VIOLATED) :        -11.776ns  (required time - arrival time)
  Source:                 u_cpu/blocked_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/exmem_wb_data_raw_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        21.586ns  (logic 3.955ns (18.322%)  route 17.631ns (81.678%))
  Logic Levels:           23  (CARRY4=1 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.548     5.094    u_cpu/clk_IBUF_BUFG
    SLICE_X31Y63         FDRE                                         r  u_cpu/blocked_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  u_cpu/blocked_reg[0]_replica_2/Q
                         net (fo=8, routed)           0.614     6.164    u_cpu/u_sched/blocked[0]_repN_2_alias
    SLICE_X30Y64         LUT3 (Prop_lut3_I0_O)        0.124     6.288 r  u_cpu/u_sched/mie[1][11]_i_2/O
                         net (fo=123, routed)         1.411     7.699    u_cpu/u_sched/blocked_reg[0]
    SLICE_X49Y64         LUT3 (Prop_lut3_I1_O)        0.124     7.823 r  u_cpu/u_sched/ifid_pc[0][5]_i_1/O
                         net (fo=4, routed)           0.942     8.765    u_cpu/u_sched/pc_reg[1][31][5]
    SLICE_X35Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.889 r  u_cpu/u_sched/mem_reg_0_i_25/O
                         net (fo=20, routed)          0.644     9.532    u_cpu/u_sched/exmem_alu_result_reg[1][15][3]
    SLICE_X35Y60         LUT6 (Prop_lut6_I2_O)        0.124     9.656 r  u_cpu/u_sched/ifid_inst[0][31]_i_13/O
                         net (fo=5, routed)           0.994    10.650    u_cpu/u_sched/ifid_inst[0][31]_i_13_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I1_O)        0.124    10.774 r  u_cpu/u_sched/ifid_inst[0][31]_i_18/O
                         net (fo=23, routed)          1.526    12.301    u_cpu/u_sched/ifid_inst[0][31]_i_18_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I3_O)        0.124    12.425 f  u_cpu/u_sched/mtvec[0][31]_i_14/O
                         net (fo=1, routed)           0.293    12.718    u_cpu/u_sched/mtvec[0][31]_i_14_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I2_O)        0.124    12.842 r  u_cpu/u_sched/mtvec[0][31]_i_6/O
                         net (fo=77, routed)          1.505    14.347    u_cpu/u_sched/mul_a_mag_reg[31]_i_3_n_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.124    14.471 r  u_cpu/u_sched/pc[1][31]_i_19/O
                         net (fo=1, routed)           0.000    14.471    u_cpu/u_sched/pc[1][31]_i_19_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    14.785 f  u_cpu/u_sched/pc_reg[1][31]_i_11/CO[2]
                         net (fo=1, routed)           0.488    15.273    u_cpu/u_sched/pc_reg[1][31]_i_11_n_1
    SLICE_X33Y64         LUT6 (Prop_lut6_I1_O)        0.313    15.586 f  u_cpu/u_sched/pc[1][31]_i_7/O
                         net (fo=1, routed)           0.333    15.919    u_cpu/u_sched/pc[1][31]_i_7_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.043 f  u_cpu/u_sched/pc[1][31]_i_4/O
                         net (fo=36, routed)          0.329    16.372    u_cpu/u_sched/pc[1][31]_i_4_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.124    16.496 r  u_cpu/u_sched/ifid_inst[0][15]_i_7/O
                         net (fo=8, routed)           0.488    16.983    u_cpu/u_sched/cpu_mem_req
    SLICE_X37Y62         LUT2 (Prop_lut2_I0_O)        0.124    17.107 r  u_cpu/u_sched/a_mem_ready_r_i_2/O
                         net (fo=9, routed)           0.313    17.420    u_cpu/u_sched/u_mmio/cpu_req_passthru__0
    SLICE_X37Y62         LUT2 (Prop_lut2_I0_O)        0.124    17.544 f  u_cpu/u_sched/ifid_inst[0][31]_i_12/O
                         net (fo=2, routed)           0.300    17.845    u_cpu/u_sched/ifid_inst[0][31]_i_12_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I5_O)        0.124    17.969 f  u_cpu/u_sched/ifid_inst[0][0]_i_5/O
                         net (fo=23, routed)          0.942    18.911    u_cpu/u_sched/ifid_inst[0][0]_i_5_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I4_O)        0.124    19.035 r  u_cpu/u_sched/mtvec[0][19]_i_5/O
                         net (fo=1, routed)           1.147    20.182    u_cpu/u_sched/mtvec[0][19]_i_5_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I2_O)        0.124    20.306 r  u_cpu/u_sched/mtvec[0][19]_i_4/O
                         net (fo=40, routed)          1.833    22.139    u_cpu/u_sched/exmem_is_load_reg[1]_5[3]
    SLICE_X47Y74         LUT5 (Prop_lut5_I2_O)        0.124    22.263 r  u_cpu/u_sched/exmem_alu_result[0][15]_i_38/O
                         net (fo=4, routed)           1.123    23.386    u_cpu/u_sched/exmem_alu_result[0][15]_i_38_n_0
    SLICE_X49Y73         LUT5 (Prop_lut5_I2_O)        0.124    23.510 r  u_cpu/u_sched/exmem_alu_result[0][15]_i_21/O
                         net (fo=2, routed)           1.040    24.550    u_cpu/u_sched/exmem_alu_result[0][15]_i_21_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I1_O)        0.124    24.674 r  u_cpu/u_sched/exmem_alu_result[0][14]_i_11/O
                         net (fo=1, routed)           0.544    25.219    u_cpu/u_sched/exmem_alu_result[0][14]_i_11_n_0
    SLICE_X49Y69         LUT6 (Prop_lut6_I4_O)        0.124    25.343 r  u_cpu/u_sched/exmem_alu_result[0][14]_i_3/O
                         net (fo=1, routed)           0.000    25.343    u_cpu/u_sched/exmem_alu_result[0][14]_i_3_n_0
    SLICE_X49Y69         MUXF7 (Prop_muxf7_I1_O)      0.217    25.560 r  u_cpu/u_sched/exmem_alu_result_reg[0][14]_i_1/O
                         net (fo=3, routed)           0.479    26.039    u_cpu/u_sched/exmem_alu_result[0][31]_i_7_0[14]
    SLICE_X50Y68         LUT6 (Prop_lut6_I2_O)        0.299    26.338 r  u_cpu/u_sched/exmem_wb_data_raw[0][14]_i_1/O
                         net (fo=2, routed)           0.342    26.679    u_cpu/ex_wb_data_raw[14]
    SLICE_X50Y69         FDRE                                         r  u_cpu/exmem_wb_data_raw_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.431    14.798    u_cpu/clk_IBUF_BUFG
    SLICE_X50Y69         FDRE                                         r  u_cpu/exmem_wb_data_raw_reg[0][14]/C
                         clock pessimism              0.186    14.984    
                         clock uncertainty           -0.035    14.948    
    SLICE_X50Y69         FDRE (Setup_fdre_C_D)       -0.045    14.903    u_cpu/exmem_wb_data_raw_reg[0][14]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -26.679    
  -------------------------------------------------------------------
                         slack                                -11.776    

Slack (VIOLATED) :        -11.724ns  (required time - arrival time)
  Source:                 u_cpu/blocked_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cpu/exmem_wb_data_raw_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        21.608ns  (logic 3.950ns (18.280%)  route 17.658ns (81.720%))
  Logic Levels:           23  (CARRY4=1 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.548     5.094    u_cpu/clk_IBUF_BUFG
    SLICE_X31Y63         FDRE                                         r  u_cpu/blocked_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  u_cpu/blocked_reg[0]_replica_2/Q
                         net (fo=8, routed)           0.614     6.164    u_cpu/u_sched/blocked[0]_repN_2_alias
    SLICE_X30Y64         LUT3 (Prop_lut3_I0_O)        0.124     6.288 r  u_cpu/u_sched/mie[1][11]_i_2/O
                         net (fo=123, routed)         1.411     7.699    u_cpu/u_sched/blocked_reg[0]
    SLICE_X49Y64         LUT3 (Prop_lut3_I1_O)        0.124     7.823 r  u_cpu/u_sched/ifid_pc[0][5]_i_1/O
                         net (fo=4, routed)           0.942     8.765    u_cpu/u_sched/pc_reg[1][31][5]
    SLICE_X35Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.889 r  u_cpu/u_sched/mem_reg_0_i_25/O
                         net (fo=20, routed)          0.644     9.532    u_cpu/u_sched/exmem_alu_result_reg[1][15][3]
    SLICE_X35Y60         LUT6 (Prop_lut6_I2_O)        0.124     9.656 r  u_cpu/u_sched/ifid_inst[0][31]_i_13/O
                         net (fo=5, routed)           0.994    10.650    u_cpu/u_sched/ifid_inst[0][31]_i_13_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I1_O)        0.124    10.774 r  u_cpu/u_sched/ifid_inst[0][31]_i_18/O
                         net (fo=23, routed)          1.526    12.301    u_cpu/u_sched/ifid_inst[0][31]_i_18_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I3_O)        0.124    12.425 f  u_cpu/u_sched/mtvec[0][31]_i_14/O
                         net (fo=1, routed)           0.293    12.718    u_cpu/u_sched/mtvec[0][31]_i_14_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I2_O)        0.124    12.842 r  u_cpu/u_sched/mtvec[0][31]_i_6/O
                         net (fo=77, routed)          1.505    14.347    u_cpu/u_sched/mul_a_mag_reg[31]_i_3_n_0
    SLICE_X33Y67         LUT4 (Prop_lut4_I0_O)        0.124    14.471 r  u_cpu/u_sched/pc[1][31]_i_19/O
                         net (fo=1, routed)           0.000    14.471    u_cpu/u_sched/pc[1][31]_i_19_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    14.785 f  u_cpu/u_sched/pc_reg[1][31]_i_11/CO[2]
                         net (fo=1, routed)           0.488    15.273    u_cpu/u_sched/pc_reg[1][31]_i_11_n_1
    SLICE_X33Y64         LUT6 (Prop_lut6_I1_O)        0.313    15.586 f  u_cpu/u_sched/pc[1][31]_i_7/O
                         net (fo=1, routed)           0.333    15.919    u_cpu/u_sched/pc[1][31]_i_7_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.043 f  u_cpu/u_sched/pc[1][31]_i_4/O
                         net (fo=36, routed)          0.329    16.372    u_cpu/u_sched/pc[1][31]_i_4_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.124    16.496 r  u_cpu/u_sched/ifid_inst[0][15]_i_7/O
                         net (fo=8, routed)           0.488    16.983    u_cpu/u_sched/cpu_mem_req
    SLICE_X37Y62         LUT2 (Prop_lut2_I0_O)        0.124    17.107 r  u_cpu/u_sched/a_mem_ready_r_i_2/O
                         net (fo=9, routed)           0.313    17.420    u_cpu/u_sched/u_mmio/cpu_req_passthru__0
    SLICE_X37Y62         LUT2 (Prop_lut2_I0_O)        0.124    17.544 f  u_cpu/u_sched/ifid_inst[0][31]_i_12/O
                         net (fo=2, routed)           0.300    17.845    u_cpu/u_sched/ifid_inst[0][31]_i_12_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I5_O)        0.124    17.969 f  u_cpu/u_sched/ifid_inst[0][0]_i_5/O
                         net (fo=23, routed)          0.942    18.911    u_cpu/u_sched/ifid_inst[0][0]_i_5_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I4_O)        0.124    19.035 r  u_cpu/u_sched/mtvec[0][19]_i_5/O
                         net (fo=1, routed)           1.147    20.182    u_cpu/u_sched/mtvec[0][19]_i_5_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I2_O)        0.124    20.306 r  u_cpu/u_sched/mtvec[0][19]_i_4/O
                         net (fo=40, routed)          1.833    22.139    u_cpu/u_sched/exmem_is_load_reg[1]_5[3]
    SLICE_X47Y74         LUT5 (Prop_lut5_I2_O)        0.124    22.263 r  u_cpu/u_sched/exmem_alu_result[0][15]_i_38/O
                         net (fo=4, routed)           1.123    23.386    u_cpu/u_sched/exmem_alu_result[0][15]_i_38_n_0
    SLICE_X49Y73         LUT5 (Prop_lut5_I2_O)        0.124    23.510 r  u_cpu/u_sched/exmem_alu_result[0][15]_i_21/O
                         net (fo=2, routed)           0.658    24.169    u_cpu/u_sched/exmem_alu_result[0][15]_i_21_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I5_O)        0.124    24.293 r  u_cpu/u_sched/exmem_alu_result[0][15]_i_11/O
                         net (fo=1, routed)           0.965    25.258    u_cpu/u_sched/exmem_alu_result[0][15]_i_11_n_0
    SLICE_X30Y71         LUT6 (Prop_lut6_I4_O)        0.124    25.382 r  u_cpu/u_sched/exmem_alu_result[0][15]_i_3/O
                         net (fo=1, routed)           0.000    25.382    u_cpu/u_sched/exmem_alu_result[0][15]_i_3_n_0
    SLICE_X30Y71         MUXF7 (Prop_muxf7_I1_O)      0.214    25.596 r  u_cpu/u_sched/exmem_alu_result_reg[0][15]_i_1/O
                         net (fo=3, routed)           0.485    26.081    u_cpu/u_sched/exmem_alu_result[0][31]_i_7_0[15]
    SLICE_X30Y71         LUT6 (Prop_lut6_I2_O)        0.297    26.378 r  u_cpu/u_sched/exmem_wb_data_raw[0][15]_i_1/O
                         net (fo=2, routed)           0.324    26.702    u_cpu/ex_wb_data_raw[15]
    SLICE_X33Y72         FDRE                                         r  u_cpu/exmem_wb_data_raw_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.421    14.788    u_cpu/clk_IBUF_BUFG
    SLICE_X33Y72         FDRE                                         r  u_cpu/exmem_wb_data_raw_reg[1][15]/C
                         clock pessimism              0.272    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X33Y72         FDRE (Setup_fdre_C_D)       -0.047    14.978    u_cpu/exmem_wb_data_raw_reg[1][15]
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                         -26.702    
  -------------------------------------------------------------------
                         slack                                -11.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_dma/dst_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dma/cur_dst_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.318%)  route 0.224ns (54.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.562     1.468    u_dma/clk_IBUF_BUFG
    SLICE_X36Y50         FDCE                                         r  u_dma/dst_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  u_dma/dst_reg_reg[3]/Q
                         net (fo=2, routed)           0.224     1.833    u_dma/dst_reg[3]
    SLICE_X33Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.878 r  u_dma/cur_dst[3]_i_1/O
                         net (fo=1, routed)           0.000     1.878    u_dma/cur_dst[3]_i_1_n_0
    SLICE_X33Y49         FDCE                                         r  u_dma/cur_dst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.833     1.984    u_dma/clk_IBUF_BUFG
    SLICE_X33Y49         FDCE                                         r  u_dma/cur_dst_reg[3]/C
                         clock pessimism             -0.245     1.739    
    SLICE_X33Y49         FDCE (Hold_fdce_C_D)         0.091     1.830    u_dma/cur_dst_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_dma/dst_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dma/cur_dst_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.463%)  route 0.223ns (54.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.562     1.468    u_dma/clk_IBUF_BUFG
    SLICE_X36Y51         FDCE                                         r  u_dma/dst_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  u_dma/dst_reg_reg[9]/Q
                         net (fo=3, routed)           0.223     1.832    u_dma/dst_reg[9]
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.877 r  u_dma/cur_dst[9]_i_1/O
                         net (fo=1, routed)           0.000     1.877    u_dma/cur_dst[9]_i_1_n_0
    SLICE_X33Y51         FDCE                                         r  u_dma/cur_dst_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.830     1.982    u_dma/clk_IBUF_BUFG
    SLICE_X33Y51         FDCE                                         r  u_dma/cur_dst_reg[9]/C
                         clock pessimism             -0.250     1.732    
    SLICE_X33Y51         FDCE (Hold_fdce_C_D)         0.092     1.824    u_dma/cur_dst_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_dma/read_data_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mem/mem_reg_8/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.492%)  route 0.144ns (50.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.565     1.471    u_dma/clk_IBUF_BUFG
    SLICE_X57Y57         FDCE                                         r  u_dma/read_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  u_dma/read_data_reg[16]/Q
                         net (fo=1, routed)           0.144     1.756    u_mem/Q[16]
    RAMB36_X2Y11         RAMB36E1                                     r  u_mem/mem_reg_8/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.876     2.028    u_mem/clk_IBUF_BUFG
    RAMB36_X2Y11         RAMB36E1                                     r  u_mem/mem_reg_8/CLKARDCLK
                         clock pessimism             -0.498     1.530    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.685    u_mem/mem_reg_8
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_dma/dst_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dma/cur_dst_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.585%)  route 0.251ns (57.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.562     1.468    u_dma/clk_IBUF_BUFG
    SLICE_X36Y51         FDCE                                         r  u_dma/dst_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  u_dma/dst_reg_reg[4]/Q
                         net (fo=2, routed)           0.251     1.860    u_dma/dst_reg[4]
    SLICE_X33Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.905 r  u_dma/cur_dst[4]_i_1/O
                         net (fo=1, routed)           0.000     1.905    u_dma/cur_dst[4]_i_1_n_0
    SLICE_X33Y49         FDCE                                         r  u_dma/cur_dst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.833     1.984    u_dma/clk_IBUF_BUFG
    SLICE_X33Y49         FDCE                                         r  u_dma/cur_dst_reg[4]/C
                         clock pessimism             -0.245     1.739    
    SLICE_X33Y49         FDCE (Hold_fdce_C_D)         0.092     1.831    u_dma/cur_dst_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_dma/read_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mem/mem_reg_5/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.879%)  route 0.147ns (51.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.566     1.472    u_dma/clk_IBUF_BUFG
    SLICE_X48Y45         FDCE                                         r  u_dma/read_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  u_dma/read_data_reg[10]/Q
                         net (fo=1, routed)           0.147     1.760    u_mem/Q[10]
    RAMB36_X1Y9          RAMB36E1                                     r  u_mem/mem_reg_5/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.879     2.031    u_mem/clk_IBUF_BUFG
    RAMB36_X1Y9          RAMB36E1                                     r  u_mem/mem_reg_5/CLKARDCLK
                         clock pessimism             -0.499     1.531    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.686    u_mem/mem_reg_5
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u_dma/read_data_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mem/mem_reg_13/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.751%)  route 0.148ns (51.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.564     1.470    u_dma/clk_IBUF_BUFG
    SLICE_X48Y56         FDCE                                         r  u_dma/read_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  u_dma/read_data_reg[26]/Q
                         net (fo=1, routed)           0.148     1.759    u_mem/Q[26]
    RAMB36_X1Y11         RAMB36E1                                     r  u_mem/mem_reg_13/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.875     2.027    u_mem/clk_IBUF_BUFG
    RAMB36_X1Y11         RAMB36E1                                     r  u_mem/mem_reg_13/CLKARDCLK
                         clock pessimism             -0.499     1.528    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.683    u_mem/mem_reg_13
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_dma/len_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dma/cur_len_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.036%)  route 0.256ns (57.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.561     1.467    u_dma/clk_IBUF_BUFG
    SLICE_X41Y55         FDCE                                         r  u_dma/len_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  u_dma/len_reg_reg[27]/Q
                         net (fo=3, routed)           0.256     1.865    u_dma/len_reg__0[27]
    SLICE_X32Y56         LUT6 (Prop_lut6_I4_O)        0.045     1.910 r  u_dma/cur_len[27]_i_1/O
                         net (fo=1, routed)           0.000     1.910    u_dma/cur_len[27]_i_1_n_0
    SLICE_X32Y56         FDCE                                         r  u_dma/cur_len_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.829     1.981    u_dma/clk_IBUF_BUFG
    SLICE_X32Y56         FDCE                                         r  u_dma/cur_len_reg[27]/C
                         clock pessimism             -0.250     1.731    
    SLICE_X32Y56         FDCE (Hold_fdce_C_D)         0.092     1.823    u_dma/cur_len_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_dma/len_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dma/cur_len_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.281%)  route 0.243ns (53.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.561     1.467    u_dma/clk_IBUF_BUFG
    SLICE_X38Y54         FDCE                                         r  u_dma/len_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  u_dma/len_reg_reg[0]/Q
                         net (fo=4, routed)           0.243     1.874    u_dma/len_reg[0]
    SLICE_X35Y53         LUT6 (Prop_lut6_I3_O)        0.045     1.919 r  u_dma/cur_len[0]_i_1/O
                         net (fo=1, routed)           0.000     1.919    u_dma/cur_len[0]_i_1_n_0
    SLICE_X35Y53         FDCE                                         r  u_dma/cur_len_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.828     1.980    u_dma/clk_IBUF_BUFG
    SLICE_X35Y53         FDCE                                         r  u_dma/cur_len_reg[0]/C
                         clock pessimism             -0.250     1.730    
    SLICE_X35Y53         FDCE (Hold_fdce_C_D)         0.092     1.822    u_dma/cur_len_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_dma/src_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dma/cur_src_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.549%)  route 0.284ns (60.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.562     1.468    u_dma/clk_IBUF_BUFG
    SLICE_X37Y52         FDCE                                         r  u_dma/src_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  u_dma/src_reg_reg[11]/Q
                         net (fo=3, routed)           0.284     1.893    u_dma/src_reg[11]
    SLICE_X33Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.938 r  u_dma/cur_src[11]_i_1/O
                         net (fo=1, routed)           0.000     1.938    u_dma/cur_src[11]_i_1_n_0
    SLICE_X33Y50         FDCE                                         r  u_dma/cur_src_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.830     1.982    u_dma/clk_IBUF_BUFG
    SLICE_X33Y50         FDCE                                         r  u_dma/cur_src_reg[11]/C
                         clock pessimism             -0.250     1.732    
    SLICE_X33Y50         FDCE (Hold_fdce_C_D)         0.092     1.824    u_dma/cur_src_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_dma/read_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mem/mem_reg_2/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.143%)  route 0.149ns (53.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.562     1.468    u_dma/clk_IBUF_BUFG
    SLICE_X49Y35         FDCE                                         r  u_dma/read_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDCE (Prop_fdce_C_Q)         0.128     1.596 r  u_dma/read_data_reg[5]/Q
                         net (fo=1, routed)           0.149     1.745    u_mem/Q[5]
    RAMB36_X1Y7          RAMB36E1                                     r  u_mem/mem_reg_2/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.876     2.028    u_mem/clk_IBUF_BUFG
    RAMB36_X1Y7          RAMB36E1                                     r  u_mem/mem_reg_2/CLKARDCLK
                         clock pessimism             -0.499     1.528    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.102     1.630    u_mem/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5   u_mem/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5   u_mem/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6   u_mem/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6   u_mem/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y13  u_mem/mem_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y13  u_mem/mem_reg_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y11  u_mem/mem_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y11  u_mem/mem_reg_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y12  u_mem/mem_reg_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y12  u_mem/mem_reg_12/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y54  ifid_inst_reg[0][0]_i_10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y54  ifid_inst_reg[0][0]_i_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y62  ifid_inst_reg[0][10]_i_4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y62  ifid_inst_reg[0][10]_i_4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y61  ifid_inst_reg[0][11]_i_4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y61  ifid_inst_reg[0][11]_i_4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y66  ifid_inst_reg[0][12]_i_4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y66  ifid_inst_reg[0][12]_i_4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y65  ifid_inst_reg[0][13]_i_4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y65  ifid_inst_reg[0][13]_i_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y54  ifid_inst_reg[0][0]_i_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y54  ifid_inst_reg[0][0]_i_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y62  ifid_inst_reg[0][10]_i_4/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y62  ifid_inst_reg[0][10]_i_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y61  ifid_inst_reg[0][11]_i_4/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y61  ifid_inst_reg[0][11]_i_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y66  ifid_inst_reg[0][12]_i_4/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y66  ifid_inst_reg[0][12]_i_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y65  ifid_inst_reg[0][13]_i_4/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y65  ifid_inst_reg[0][13]_i_4/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_io/uart_shift_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.060ns  (logic 4.119ns (51.101%)  route 3.941ns (48.899%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.555     5.101    u_io/clk_IBUF_BUFG
    SLICE_X44Y56         FDPE                                         r  u_io/uart_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDPE (Prop_fdpe_C_Q)         0.456     5.557 r  u_io/uart_shift_reg[0]/Q
                         net (fo=1, routed)           0.725     6.282    u_io/uart_shift_reg_n_0_[0]
    SLICE_X45Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.406 r  u_io/uart_tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.216     9.622    uart_tx_OBUF
    T4                   OBUF (Prop_obuf_I_O)         3.539    13.161 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.161    uart_tx
    T4                                                                r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_io/led_reg_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.682ns  (logic 3.991ns (59.736%)  route 2.690ns (40.264%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.551     5.097    u_io/clk_IBUF_BUFG
    SLICE_X39Y59         FDCE                                         r  u_io/led_reg_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDCE (Prop_fdce_C_Q)         0.456     5.553 r  u_io/led_reg_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           2.690     8.243    lopt_6
    F6                   OBUF (Prop_obuf_I_O)         3.535    11.778 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.778    led[15]
    F6                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_io/led_reg_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.284ns  (logic 3.980ns (63.333%)  route 2.304ns (36.667%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.558     5.104    u_io/clk_IBUF_BUFG
    SLICE_X48Y53         FDCE                                         r  u_io/led_reg_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDCE (Prop_fdce_C_Q)         0.456     5.560 r  u_io/led_reg_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           2.304     7.864    lopt_14
    K2                   OBUF (Prop_obuf_I_O)         3.524    11.388 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.388    led[8]
    K2                                                                r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_io/led_reg_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.251ns  (logic 3.976ns (63.609%)  route 2.275ns (36.391%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.558     5.104    u_io/clk_IBUF_BUFG
    SLICE_X48Y55         FDCE                                         r  u_io/led_reg_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDCE (Prop_fdce_C_Q)         0.456     5.560 r  u_io/led_reg_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           2.275     7.835    lopt_1
    J3                   OBUF (Prop_obuf_I_O)         3.520    11.355 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.355    led[10]
    J3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_io/led_reg_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.199ns  (logic 4.051ns (65.353%)  route 2.148ns (34.647%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.572     5.118    u_io/clk_IBUF_BUFG
    SLICE_X50Y47         FDCE                                         r  u_io/led_reg_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.518     5.636 r  u_io/led_reg_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.148     7.784    lopt_8
    L1                   OBUF (Prop_obuf_I_O)         3.533    11.317 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.317    led[2]
    L1                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_io/led_reg_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.193ns  (logic 4.052ns (65.424%)  route 2.141ns (34.576%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.572     5.118    u_io/clk_IBUF_BUFG
    SLICE_X50Y47         FDCE                                         r  u_io/led_reg_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.518     5.636 r  u_io/led_reg_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.141     7.777    lopt_7
    M1                   OBUF (Prop_obuf_I_O)         3.534    11.311 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.311    led[1]
    M1                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_io/led_reg_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.179ns  (logic 4.035ns (65.305%)  route 2.144ns (34.695%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.572     5.118    u_io/clk_IBUF_BUFG
    SLICE_X50Y47         FDCE                                         r  u_io/led_reg_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDCE (Prop_fdce_C_Q)         0.518     5.636 r  u_io/led_reg_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.144     7.780    lopt
    K3                   OBUF (Prop_obuf_I_O)         3.517    11.297 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.297    led[0]
    K3                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_io/led_reg_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.130ns  (logic 3.986ns (65.030%)  route 2.144ns (34.970%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.558     5.104    u_io/clk_IBUF_BUFG
    SLICE_X51Y58         FDCE                                         r  u_io/led_reg_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDCE (Prop_fdce_C_Q)         0.456     5.560 r  u_io/led_reg_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           2.144     7.704    lopt_2
    H4                   OBUF (Prop_obuf_I_O)         3.530    11.234 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.234    led[11]
    H4                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_io/led_reg_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.126ns  (logic 3.984ns (65.045%)  route 2.141ns (34.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.558     5.104    u_io/clk_IBUF_BUFG
    SLICE_X51Y58         FDCE                                         r  u_io/led_reg_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDCE (Prop_fdce_C_Q)         0.456     5.560 r  u_io/led_reg_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           2.141     7.701    lopt_3
    J4                   OBUF (Prop_obuf_I_O)         3.528    11.229 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.229    led[12]
    J4                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_io/led_reg_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.120ns  (logic 3.981ns (65.053%)  route 2.139ns (34.947%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.559     5.105    u_io/clk_IBUF_BUFG
    SLICE_X48Y51         FDCE                                         r  u_io/led_reg_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDCE (Prop_fdce_C_Q)         0.456     5.561 r  u_io/led_reg_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.139     7.700    lopt_11
    H5                   OBUF (Prop_obuf_I_O)         3.525    11.225 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.225    led[5]
    H5                                                                r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_io/led_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.906ns  (logic 1.335ns (70.048%)  route 0.571ns (29.952%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.567     1.473    u_io/clk_IBUF_BUFG
    SLICE_X48Y49         FDCE                                         r  u_io/led_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  u_io/led_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.571     2.185    lopt_9
    K6                   OBUF (Prop_obuf_I_O)         1.194     3.379 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.379    led[3]
    K6                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_io/led_reg_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.920ns  (logic 1.349ns (70.273%)  route 0.571ns (29.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.565     1.471    u_io/clk_IBUF_BUFG
    SLICE_X48Y50         FDCE                                         r  u_io/led_reg_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  u_io/led_reg_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.571     2.183    lopt_10
    J5                   OBUF (Prop_obuf_I_O)         1.208     3.391 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.391    led[4]
    J5                                                                r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_io/led_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 1.368ns (70.552%)  route 0.571ns (29.448%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.564     1.470    u_io/clk_IBUF_BUFG
    SLICE_X48Y53         FDCE                                         r  u_io/led_reg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  u_io/led_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.571     2.182    lopt_13
    K1                   OBUF (Prop_obuf_I_O)         1.227     3.409 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.409    led[7]
    K1                                                                r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_io/led_reg_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 1.360ns (70.159%)  route 0.579ns (29.841%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.564     1.470    u_io/clk_IBUF_BUFG
    SLICE_X48Y55         FDCE                                         r  u_io/led_reg_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  u_io/led_reg_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.579     2.190    lopt_15
    J2                   OBUF (Prop_obuf_I_O)         1.219     3.409 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.409    led[9]
    J2                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_io/led_reg_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.938ns  (logic 1.364ns (70.400%)  route 0.574ns (29.600%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.565     1.471    u_io/clk_IBUF_BUFG
    SLICE_X48Y51         FDCE                                         r  u_io/led_reg_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  u_io/led_reg_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.574     2.186    lopt_12
    H6                   OBUF (Prop_obuf_I_O)         1.223     3.409 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.409    led[6]
    H6                                                                r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_io/led_reg_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.938ns  (logic 1.367ns (70.547%)  route 0.571ns (29.453%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.565     1.471    u_io/clk_IBUF_BUFG
    SLICE_X48Y51         FDCE                                         r  u_io/led_reg_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  u_io/led_reg_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.571     2.183    lopt_11
    H5                   OBUF (Prop_obuf_I_O)         1.226     3.409 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.409    led[5]
    H5                                                                r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_io/led_reg_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.944ns  (logic 1.370ns (70.506%)  route 0.573ns (29.494%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.563     1.469    u_io/clk_IBUF_BUFG
    SLICE_X51Y58         FDCE                                         r  u_io/led_reg_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  u_io/led_reg_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.573     2.183    lopt_3
    J4                   OBUF (Prop_obuf_I_O)         1.229     3.413 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.413    led[12]
    J4                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_io/led_reg_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.944ns  (logic 1.383ns (71.155%)  route 0.561ns (28.845%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.563     1.469    u_io/clk_IBUF_BUFG
    SLICE_X51Y59         FDCE                                         r  u_io/led_reg_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  u_io/led_reg_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           0.561     2.171    lopt_4
    G3                   OBUF (Prop_obuf_I_O)         1.242     3.413 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.413    led[13]
    G3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_io/led_reg_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.946ns  (logic 1.388ns (71.325%)  route 0.558ns (28.675%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.563     1.469    u_io/clk_IBUF_BUFG
    SLICE_X51Y59         FDCE                                         r  u_io/led_reg_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  u_io/led_reg_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           0.558     2.168    lopt_5
    G4                   OBUF (Prop_obuf_I_O)         1.247     3.415 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.415    led[14]
    G4                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_io/led_reg_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 1.372ns (70.373%)  route 0.578ns (29.627%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.563     1.469    u_io/clk_IBUF_BUFG
    SLICE_X51Y58         FDCE                                         r  u_io/led_reg_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  u_io/led_reg_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.578     2.188    lopt_2
    H4                   OBUF (Prop_obuf_I_O)         1.231     3.419 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.419    led[11]
    H4                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          4261 Endpoints
Min Delay          4261 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_cpu/u_regfile/regs_reg[0][11][22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.822ns  (logic 1.587ns (6.394%)  route 23.235ns (93.606%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_n_IBUF_inst/O
                         net (fo=58, routed)          2.681     4.144    u_cpu/u_regfile/rst_n_IBUF
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.268 r  u_cpu/u_regfile/regs[0][31][31]_i_1/O
                         net (fo=4184, routed)       20.554    24.822    u_cpu/u_regfile/rst_n
    SLICE_X29Y106        FDRE                                         r  u_cpu/u_regfile/regs_reg[0][11][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.611     4.978    u_cpu/u_regfile/clk_IBUF_BUFG
    SLICE_X29Y106        FDRE                                         r  u_cpu/u_regfile/regs_reg[0][11][22]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_cpu/u_regfile/regs_reg[0][11][24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.822ns  (logic 1.587ns (6.394%)  route 23.235ns (93.606%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_n_IBUF_inst/O
                         net (fo=58, routed)          2.681     4.144    u_cpu/u_regfile/rst_n_IBUF
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.268 r  u_cpu/u_regfile/regs[0][31][31]_i_1/O
                         net (fo=4184, routed)       20.554    24.822    u_cpu/u_regfile/rst_n
    SLICE_X29Y106        FDRE                                         r  u_cpu/u_regfile/regs_reg[0][11][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.611     4.978    u_cpu/u_regfile/clk_IBUF_BUFG
    SLICE_X29Y106        FDRE                                         r  u_cpu/u_regfile/regs_reg[0][11][24]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_cpu/u_regfile/regs_reg[1][5][24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.688ns  (logic 1.587ns (6.428%)  route 23.101ns (93.572%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_n_IBUF_inst/O
                         net (fo=58, routed)          2.681     4.144    u_cpu/u_regfile/rst_n_IBUF
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.268 r  u_cpu/u_regfile/regs[0][31][31]_i_1/O
                         net (fo=4184, routed)       20.420    24.688    u_cpu/u_regfile/rst_n
    SLICE_X28Y105        FDRE                                         r  u_cpu/u_regfile/regs_reg[1][5][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.611     4.978    u_cpu/u_regfile/clk_IBUF_BUFG
    SLICE_X28Y105        FDRE                                         r  u_cpu/u_regfile/regs_reg[1][5][24]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_cpu/u_regfile/regs_reg[1][15][22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.684ns  (logic 1.587ns (6.429%)  route 23.097ns (93.571%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_n_IBUF_inst/O
                         net (fo=58, routed)          2.681     4.144    u_cpu/u_regfile/rst_n_IBUF
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.268 r  u_cpu/u_regfile/regs[0][31][31]_i_1/O
                         net (fo=4184, routed)       20.416    24.684    u_cpu/u_regfile/rst_n
    SLICE_X29Y105        FDRE                                         r  u_cpu/u_regfile/regs_reg[1][15][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.611     4.978    u_cpu/u_regfile/clk_IBUF_BUFG
    SLICE_X29Y105        FDRE                                         r  u_cpu/u_regfile/regs_reg[1][15][22]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_cpu/u_regfile/regs_reg[1][15][24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.684ns  (logic 1.587ns (6.429%)  route 23.097ns (93.571%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_n_IBUF_inst/O
                         net (fo=58, routed)          2.681     4.144    u_cpu/u_regfile/rst_n_IBUF
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.268 r  u_cpu/u_regfile/regs[0][31][31]_i_1/O
                         net (fo=4184, routed)       20.416    24.684    u_cpu/u_regfile/rst_n
    SLICE_X29Y105        FDRE                                         r  u_cpu/u_regfile/regs_reg[1][15][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.611     4.978    u_cpu/u_regfile/clk_IBUF_BUFG
    SLICE_X29Y105        FDRE                                         r  u_cpu/u_regfile/regs_reg[1][15][24]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_cpu/u_regfile/regs_reg[0][1][25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.659ns  (logic 1.587ns (6.436%)  route 23.072ns (93.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_n_IBUF_inst/O
                         net (fo=58, routed)          2.681     4.144    u_cpu/u_regfile/rst_n_IBUF
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.268 r  u_cpu/u_regfile/regs[0][31][31]_i_1/O
                         net (fo=4184, routed)       20.391    24.659    u_cpu/u_regfile/rst_n
    SLICE_X34Y104        FDRE                                         r  u_cpu/u_regfile/regs_reg[0][1][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.608     4.975    u_cpu/u_regfile/clk_IBUF_BUFG
    SLICE_X34Y104        FDRE                                         r  u_cpu/u_regfile/regs_reg[0][1][25]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_cpu/u_regfile/regs_reg[0][7][17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.659ns  (logic 1.587ns (6.436%)  route 23.072ns (93.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_n_IBUF_inst/O
                         net (fo=58, routed)          2.681     4.144    u_cpu/u_regfile/rst_n_IBUF
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.268 r  u_cpu/u_regfile/regs[0][31][31]_i_1/O
                         net (fo=4184, routed)       20.391    24.659    u_cpu/u_regfile/rst_n
    SLICE_X35Y104        FDRE                                         r  u_cpu/u_regfile/regs_reg[0][7][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.608     4.975    u_cpu/u_regfile/clk_IBUF_BUFG
    SLICE_X35Y104        FDRE                                         r  u_cpu/u_regfile/regs_reg[0][7][17]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_cpu/u_regfile/regs_reg[0][7][22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.659ns  (logic 1.587ns (6.436%)  route 23.072ns (93.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_n_IBUF_inst/O
                         net (fo=58, routed)          2.681     4.144    u_cpu/u_regfile/rst_n_IBUF
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.268 r  u_cpu/u_regfile/regs[0][31][31]_i_1/O
                         net (fo=4184, routed)       20.391    24.659    u_cpu/u_regfile/rst_n
    SLICE_X35Y104        FDRE                                         r  u_cpu/u_regfile/regs_reg[0][7][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.608     4.975    u_cpu/u_regfile/clk_IBUF_BUFG
    SLICE_X35Y104        FDRE                                         r  u_cpu/u_regfile/regs_reg[0][7][22]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_cpu/u_regfile/regs_reg[0][7][24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.659ns  (logic 1.587ns (6.436%)  route 23.072ns (93.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_n_IBUF_inst/O
                         net (fo=58, routed)          2.681     4.144    u_cpu/u_regfile/rst_n_IBUF
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.268 r  u_cpu/u_regfile/regs[0][31][31]_i_1/O
                         net (fo=4184, routed)       20.391    24.659    u_cpu/u_regfile/rst_n
    SLICE_X35Y104        FDRE                                         r  u_cpu/u_regfile/regs_reg[0][7][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.608     4.975    u_cpu/u_regfile/clk_IBUF_BUFG
    SLICE_X35Y104        FDRE                                         r  u_cpu/u_regfile/regs_reg[0][7][24]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_cpu/u_regfile/regs_reg[0][7][25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.659ns  (logic 1.587ns (6.436%)  route 23.072ns (93.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_n_IBUF_inst/O
                         net (fo=58, routed)          2.681     4.144    u_cpu/u_regfile/rst_n_IBUF
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.124     4.268 r  u_cpu/u_regfile/regs[0][31][31]_i_1/O
                         net (fo=4184, routed)       20.391    24.659    u_cpu/u_regfile/rst_n
    SLICE_X35Y104        FDRE                                         r  u_cpu/u_regfile/regs_reg[0][7][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        1.608     4.975    u_cpu/u_regfile/clk_IBUF_BUFG
    SLICE_X35Y104        FDRE                                         r  u_cpu/u_regfile/regs_reg[0][7][25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_mem/mem_reg_4/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.087ns  (logic 0.231ns (21.259%)  route 0.856ns (78.741%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_n_IBUF_inst/O
                         net (fo=58, routed)          0.856     1.087    u_mem/lopt
    RAMB36_X0Y8          RAMB36E1                                     r  u_mem/mem_reg_4/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.877     2.029    u_mem/clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  u_mem/mem_reg_4/CLKBWRCLK

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_mem/mem_reg_4/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.155ns  (logic 0.231ns (20.008%)  route 0.924ns (79.992%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_n_IBUF_inst/O
                         net (fo=58, routed)          0.924     1.155    u_mem/lopt
    RAMB36_X0Y8          RAMB36E1                                     r  u_mem/mem_reg_4/RSTRAMARSTRAM  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.878     2.030    u_mem/clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  u_mem/mem_reg_4/CLKARDCLK

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_mem/mem_reg_3/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.286ns  (logic 0.231ns (17.973%)  route 1.054ns (82.027%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_n_IBUF_inst/O
                         net (fo=58, routed)          1.054     1.286    u_mem/lopt
    RAMB36_X0Y9          RAMB36E1                                     r  u_mem/mem_reg_3/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.878     2.030    u_mem/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  u_mem/mem_reg_3/CLKBWRCLK

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_mem/mem_reg_3/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.412ns  (logic 0.231ns (16.361%)  route 1.181ns (83.639%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_n_IBUF_inst/O
                         net (fo=58, routed)          1.181     1.412    u_mem/lopt
    RAMB36_X0Y9          RAMB36E1                                     r  u_mem/mem_reg_3/RSTRAMARSTRAM  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.879     2.031    u_mem/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  u_mem/mem_reg_3/CLKARDCLK

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_mem/mem_reg_7/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.544ns  (logic 0.231ns (14.962%)  route 1.313ns (85.038%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_n_IBUF_inst/O
                         net (fo=58, routed)          1.313     1.544    u_mem/lopt
    RAMB36_X0Y10         RAMB36E1                                     r  u_mem/mem_reg_7/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.877     2.029    u_mem/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  u_mem/mem_reg_7/CLKBWRCLK

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_mem/mem_reg_7/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.671ns  (logic 0.231ns (13.828%)  route 1.440ns (86.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_n_IBUF_inst/O
                         net (fo=58, routed)          1.440     1.671    u_mem/lopt
    RAMB36_X0Y10         RAMB36E1                                     r  u_mem/mem_reg_7/RSTRAMARSTRAM  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.876     2.028    u_mem/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  u_mem/mem_reg_7/CLKARDCLK

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_dma/read_data_reg[14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.760ns  (logic 0.276ns (15.688%)  route 1.484ns (84.312%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  rst_n_IBUF_inst/O
                         net (fo=58, routed)          1.156     1.387    u_cpu/u_regfile/rst_n_IBUF
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.432 f  u_cpu/u_regfile/regs[0][31][31]_i_1/O
                         net (fo=4184, routed)        0.328     1.760    u_dma/SR[0]
    SLICE_X13Y50         FDCE                                         f  u_dma/read_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.834     1.986    u_dma/clk_IBUF_BUFG
    SLICE_X13Y50         FDCE                                         r  u_dma/read_data_reg[14]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_dma/read_data_reg[15]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.760ns  (logic 0.276ns (15.688%)  route 1.484ns (84.312%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  rst_n_IBUF_inst/O
                         net (fo=58, routed)          1.156     1.387    u_cpu/u_regfile/rst_n_IBUF
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.432 f  u_cpu/u_regfile/regs[0][31][31]_i_1/O
                         net (fo=4184, routed)        0.328     1.760    u_dma/SR[0]
    SLICE_X13Y50         FDCE                                         f  u_dma/read_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.834     1.986    u_dma/clk_IBUF_BUFG
    SLICE_X13Y50         FDCE                                         r  u_dma/read_data_reg[15]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_dma/read_data_reg[22]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.760ns  (logic 0.276ns (15.688%)  route 1.484ns (84.312%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  rst_n_IBUF_inst/O
                         net (fo=58, routed)          1.156     1.387    u_cpu/u_regfile/rst_n_IBUF
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.432 f  u_cpu/u_regfile/regs[0][31][31]_i_1/O
                         net (fo=4184, routed)        0.328     1.760    u_dma/SR[0]
    SLICE_X13Y50         FDCE                                         f  u_dma/read_data_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.834     1.986    u_dma/clk_IBUF_BUFG
    SLICE_X13Y50         FDCE                                         r  u_dma/read_data_reg[22]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_dma/read_data_reg[23]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.760ns  (logic 0.276ns (15.688%)  route 1.484ns (84.312%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  rst_n_IBUF_inst/O
                         net (fo=58, routed)          1.156     1.387    u_cpu/u_regfile/rst_n_IBUF
    SLICE_X14Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.432 f  u_cpu/u_regfile/regs[0][31][31]_i_1/O
                         net (fo=4184, routed)        0.328     1.760    u_dma/SR[0]
    SLICE_X13Y50         FDCE                                         f  u_dma/read_data_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=4293, routed)        0.834     1.986    u_dma/clk_IBUF_BUFG
    SLICE_X13Y50         FDCE                                         r  u_dma/read_data_reg[23]/C





