* Z:\mnt\design.r\spice\examples\4215-2.asc
M쬞1 N002 N005 N003 N003 Si4864DY
R1 N001 N002 5m
R2 N001 N009 34K
R3 N010 N009 1.74K
R4 N010 0 2.67K
R5 N003 N007 25.1K
R6 0 N007 3.57K
R7 N003 N011 24K
C1 N014 0 .068
C2 N015 0 .068
C3 N016 0 4
V1 N012 0 3.1
V2 N001 0 PWL(0 0 10u 0 100u 12 6 12)
C4 N003 0 2000
R8 0 N003 10
M쬞2 N003 N006 N004 N004 Si4864DY
R9 N005 N008 10
R10 0 N004 .05
V4 N013 0 PWL(0 3.1 1 3.1 +100u 0)
XU1 N009 N010 N014 0 N012 N013 N016 N015 N011 N007 N003 N008 N002 N001 N001 LTC4215-2 uvautoretry=1 ovautoretry=1 ocautoretry=1
V3 N006 0 PWL(0 0 4 0 +100u 12 +200m 12 +100n 0)
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 12
* Simulate shorts
* simulate board detection
.lib LTC4215-2.sub
.backanno
.end
