//
//-------------------------------------------------
../../rtl/pcie_cc_ics_if/vhdl/ics_ctrl_if.vhd

// DLS FOFB Communication Controller Design
//-------------------------------------------------
../../rtl/FastFeedbackFPGA/rtl/fofb_cc_pkg/rtl/vhdl/fofb_cc_version.vhd
../../rtl/FastFeedbackFPGA/rtl/fofb_cc_pkg/rtl/vhdl/fofb_cc_pkg.vhd
../../rtl/FastFeedbackFPGA/rtl/fofb_cc_dpbram/rtl/vhdl/fofb_cc_sdpbram.vhd
../../rtl/FastFeedbackFPGA/rtl/fofb_cc_dpbram/rtl/vhdl/fofb_cc_dpbram.vhd
../../rtl/FastFeedbackFPGA/rtl/fofb_cc_sync/rtl/vhdl/fofb_cc_syncff.vhd
../../rtl/FastFeedbackFPGA/rtl/fofb_cc_sync/rtl/vhdl/fofb_cc_syncdmux.vhd
../../rtl/FastFeedbackFPGA/rtl/fofb_cc_arbmux/rtl/vhdl/fofb_cc_arbmux.vhd
../../rtl/FastFeedbackFPGA/rtl/fofb_cc_cfg_if/rtl/vhdl/fofb_cc_cfg_if.vhd
../../rtl/FastFeedbackFPGA/rtl/fofb_cc_fa_if/rtl/vhdl/fofb_cc_fa_if_bram.vhd
../../rtl/FastFeedbackFPGA/rtl/fofb_cc_fa_if/rtl/vhdl/fofb_cc_fa_if.vhd
../../rtl/FastFeedbackFPGA/rtl/fofb_cc_fod/rtl/vhdl/fofb_cc_fod.vhd
../../rtl/FastFeedbackFPGA/rtl/fofb_cc_frame_cntrl/rtl/vhdl/fofb_cc_frame_cntrl.vhd
//../../rtl/FastFeedbackFPGA/rtl/fofb_cc_mgt_if/rtl/vhdl/phase_align.vhd
//../../rtl/FastFeedbackFPGA/rtl/fofb_cc_mgt_if/rtl/vhdl/fofb_cc_mgt_if.vhd
../../rtl/FastFeedbackFPGA/rtl/fofb_cc_gtp_if/rtl/vhdl/fofb_cc_gtp_rxcrc.vhd
../../rtl/FastFeedbackFPGA/rtl/fofb_cc_gtp_if/rtl/vhdl/fofb_cc_gtp_txcrc.vhd
../../rtl/FastFeedbackFPGA/rtl/fofb_cc_gtp_if/rtl/vhdl/fofb_cc_gtp_tx_ll.vhd
../../rtl/FastFeedbackFPGA/rtl/fofb_cc_gtp_if/rtl/vhdl/fofb_cc_gtp_rx_ll.vhd
../../rtl/FastFeedbackFPGA/rtl/fofb_cc_gtp_if/rtl/vhdl/fofb_cc_gtp_lane.vhd
../../rtl/FastFeedbackFPGA/rtl/fofb_cc_gtp_if/rtl/vhdl/fofb_cc_gtp_tile.vhd
../../rtl/FastFeedbackFPGA/rtl/fofb_cc_gtp_if/rtl/vhdl/fofb_cc_gtp_if.vhd
../../rtl/FastFeedbackFPGA/rtl/fofb_cc_top/rtl/vhdl/fofb_cc_fifo_rst.vhd
../../rtl/FastFeedbackFPGA/rtl/fofb_cc_rx_fifo/coregen/virtex5/fofb_cc_rx_fifo.vhd
../../rtl/FastFeedbackFPGA/rtl/fofb_cc_tx_fifo/coregen/virtex5/fofb_cc_tx_fifo.vhd
../../rtl/FastFeedbackFPGA/rtl/fofb_cc_clk_if/rtl/vhdl/fofb_cc_usrclk.vhd
../../rtl/FastFeedbackFPGA/rtl/fofb_cc_clk_if/rtl/vhdl/fofb_cc_clk_if.vhd
../../rtl/FastFeedbackFPGA/rtl/fofb_cc_top/rtl/vhdl/fofb_cc_puls_exp.vhd
../../rtl/FastFeedbackFPGA/rtl/fofb_cc_top/rtl/vhdl/fofb_cc_top.vhd
../../rtl/FastFeedbackFPGA/rtl/fofb_cc_top/rtl/vhdl/fofb_cc_top_sniffer_v5_wrapper.vhd

// DLS FOFB CC Downstream Port Model
//-------------------------------------------------
../../rtl/FastFeedbackFPGA/sim/fofb_cc_top/bench/test_interface.vhd
../../rtl/FastFeedbackFPGA/sim/fofb_cc_top/bench/fofb_cc_usrapp_tx.vhd
../../rtl/FastFeedbackFPGA/sim/fofb_cc_top/bench/fofb_cc_usrapp_rx.vhd
../../rtl/FastFeedbackFPGA/sim/fofb_cc_top/bench/fofb_cc_usrapp_checker.vhd
../../rtl/FastFeedbackFPGA/sim/fofb_cc_top/bench/fofb_cc_top_tester.vhd
../../rtl/FastFeedbackFPGA/sim/fofb_cc_top/bench/sim_reset_mgt_model.vhd

