begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * This file is provided under a dual BSD/GPLv2 license.  When using or  * redistributing this file, you may do so under either license. * * GPL LICENSE SUMMARY * * Copyright(c) 2008 - 2011 Intel Corporation. All rights reserved. * * This program is free software; you can redistribute it and/or modify * it under the terms of version 2 of the GNU General Public License as * published by the Free Software Foundation. * * This program is distributed in the hope that it will be useful, but * WITHOUT ANY WARRANTY; without even the implied warranty of * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU * General Public License for more details. * * You should have received a copy of the GNU General Public License * along with this program; if not, write to the Free Software * Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA. * The full GNU General Public License is included in this distribution * in the file called LICENSE.GPL. * * BSD LICENSE * * Copyright(c) 2008 - 2011 Intel Corporation. All rights reserved. * All rights reserved. * * Redistribution and use in source and binary forms, with or without * modification, are permitted provided that the following conditions * are met: * *   * Redistributions of source code must retain the above copyright *     notice, this list of conditions and the following disclaimer. *   * Redistributions in binary form must reproduce the above copyright *     notice, this list of conditions and the following disclaimer in *     the documentation and/or other materials provided with the *     distribution. * * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_comment
comment|/** * @file * @brief This file contains the method implementations to translate *        SCSI Write and Verify command based of the SAT spec. */
end_comment

begin_if
if|#
directive|if
operator|!
name|defined
argument_list|(
name|DISABLE_SATI_WRITE_AND_VERIFY
argument_list|)
end_if

begin_include
include|#
directive|include
file|<dev/isci/scil/sati_write_and_verify.h>
end_include

begin_include
include|#
directive|include
file|<dev/isci/scil/sati_write.h>
end_include

begin_include
include|#
directive|include
file|<dev/isci/scil/sati_verify.h>
end_include

begin_include
include|#
directive|include
file|<dev/isci/scil/sati_callbacks.h>
end_include

begin_include
include|#
directive|include
file|<dev/isci/scil/sati_util.h>
end_include

begin_include
include|#
directive|include
file|<dev/isci/scil/intel_ata.h>
end_include

begin_include
include|#
directive|include
file|<dev/isci/scil/intel_scsi.h>
end_include

begin_comment
comment|/** * @brief This function translates a SCSI Write and Verify 10 command *        into both ATA write and ATA read verify commands. This *        happens by passing the SCSI IO, ATA IO, and Sequence pointers *        to both the sati_write_10_translate_command and the *        sati_verify_10_translate_command. * * @return Indicate if the command translation succeeded. * @retval SCI_SUCCESS This is returned if the command translation was *         successful. * @retval SATI_FAILURE_CHECK_RESPONSE_DATA is returned if there was *         a problem with the translation of write long. * @retval SATI_FAILURE is returned if there the sequence is out of *         state for a sati_write_and_verify_10 translation. * */
end_comment

begin_function
name|SATI_STATUS
name|sati_write_and_verify_10_translate_command
parameter_list|(
name|SATI_TRANSLATOR_SEQUENCE_T
modifier|*
name|sequence
parameter_list|,
name|void
modifier|*
name|scsi_io
parameter_list|,
name|void
modifier|*
name|ata_io
parameter_list|)
block|{
name|SATI_STATUS
name|status
decl_stmt|;
if|if
condition|(
name|sequence
operator|->
name|state
operator|==
name|SATI_SEQUENCE_STATE_INITIAL
condition|)
block|{
name|status
operator|=
name|sati_write_10_translate_command
argument_list|(
name|sequence
argument_list|,
name|scsi_io
argument_list|,
name|ata_io
argument_list|)
expr_stmt|;
name|sequence
operator|->
name|state
operator|=
name|SATI_SEQUENCE_STATE_INCOMPLETE
expr_stmt|;
name|sequence
operator|->
name|is_translate_response_required
operator|=
name|TRUE
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|sequence
operator|->
name|state
operator|==
name|SATI_SEQUENCE_STATE_INCOMPLETE
condition|)
block|{
name|status
operator|=
name|sati_verify_10_translate_command
argument_list|(
name|sequence
argument_list|,
name|scsi_io
argument_list|,
name|ata_io
argument_list|)
expr_stmt|;
name|sequence
operator|->
name|state
operator|=
name|SATI_SEQUENCE_STATE_AWAIT_RESPONSE
expr_stmt|;
block|}
else|else
block|{
comment|//SATI sequence is in the wrong state
return|return
name|SATI_FAILURE
return|;
block|}
name|sequence
operator|->
name|type
operator|=
name|SATI_SEQUENCE_WRITE_AND_VERIFY
expr_stmt|;
return|return
name|status
return|;
block|}
end_function

begin_comment
comment|/** * @brief This function translates a SCSI Write and Verify 12 command *        into both ATA write and ATA read verify commands. This *        happens by passing the SCSI IO, ATA IO, and Sequence pointers *        to both the sati_write_12_translate_command and the *        sati_verify_12_translate_command. * * @return Indicate if the command translation succeeded. * @retval SCI_SUCCESS This is returned if the command translation was *         successful. * @retval SATI_FAILURE_CHECK_RESPONSE_DATA is returned if there was *         a problem with the translation of write long. * @retval SATI_FAILURE is returned if there the sequence is out of *         state for a sati_write_and_verify_12 translation. * */
end_comment

begin_function
name|SATI_STATUS
name|sati_write_and_verify_12_translate_command
parameter_list|(
name|SATI_TRANSLATOR_SEQUENCE_T
modifier|*
name|sequence
parameter_list|,
name|void
modifier|*
name|scsi_io
parameter_list|,
name|void
modifier|*
name|ata_io
parameter_list|)
block|{
name|SATI_STATUS
name|status
decl_stmt|;
if|if
condition|(
name|sequence
operator|->
name|state
operator|==
name|SATI_SEQUENCE_STATE_INITIAL
condition|)
block|{
name|status
operator|=
name|sati_write_12_translate_command
argument_list|(
name|sequence
argument_list|,
name|scsi_io
argument_list|,
name|ata_io
argument_list|)
expr_stmt|;
name|sequence
operator|->
name|state
operator|=
name|SATI_SEQUENCE_STATE_INCOMPLETE
expr_stmt|;
name|sequence
operator|->
name|is_translate_response_required
operator|=
name|TRUE
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|sequence
operator|->
name|state
operator|==
name|SATI_SEQUENCE_STATE_INCOMPLETE
condition|)
block|{
name|status
operator|=
name|sati_verify_12_translate_command
argument_list|(
name|sequence
argument_list|,
name|scsi_io
argument_list|,
name|ata_io
argument_list|)
expr_stmt|;
name|sequence
operator|->
name|state
operator|=
name|SATI_SEQUENCE_STATE_AWAIT_RESPONSE
expr_stmt|;
block|}
else|else
block|{
comment|//SATI sequence is in the wrong state
return|return
name|SATI_FAILURE
return|;
block|}
name|sequence
operator|->
name|type
operator|=
name|SATI_SEQUENCE_WRITE_AND_VERIFY
expr_stmt|;
return|return
name|status
return|;
block|}
end_function

begin_comment
comment|/** * @brief This function translates a SCSI Write and Verify 16 command *        into both ATA write and ATA read verify commands. This *        happens by passing the SCSI IO, ATA IO, and Sequence pointers *        to both the sati_write_16_translate_command and the *        sati_verify_16_translate_command. * * @return Indicate if the command translation succeeded. * @retval SCI_SUCCESS This is returned if the command translation was *         successful. * @retval SATI_FAILURE_CHECK_RESPONSE_DATA is returned if there was *         a problem with the translation of write long. * @retval SATI_FAILURE is returned if there the sequence is out of *         state for a sati_write_and_verify_16 translation. * */
end_comment

begin_function
name|SATI_STATUS
name|sati_write_and_verify_16_translate_command
parameter_list|(
name|SATI_TRANSLATOR_SEQUENCE_T
modifier|*
name|sequence
parameter_list|,
name|void
modifier|*
name|scsi_io
parameter_list|,
name|void
modifier|*
name|ata_io
parameter_list|)
block|{
name|SATI_STATUS
name|status
decl_stmt|;
if|if
condition|(
name|sequence
operator|->
name|state
operator|==
name|SATI_SEQUENCE_STATE_INITIAL
condition|)
block|{
name|status
operator|=
name|sati_write_16_translate_command
argument_list|(
name|sequence
argument_list|,
name|scsi_io
argument_list|,
name|ata_io
argument_list|)
expr_stmt|;
name|sequence
operator|->
name|state
operator|=
name|SATI_SEQUENCE_STATE_INCOMPLETE
expr_stmt|;
name|sequence
operator|->
name|is_translate_response_required
operator|=
name|TRUE
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|sequence
operator|->
name|state
operator|==
name|SATI_SEQUENCE_STATE_INCOMPLETE
condition|)
block|{
name|status
operator|=
name|sati_verify_16_translate_command
argument_list|(
name|sequence
argument_list|,
name|scsi_io
argument_list|,
name|ata_io
argument_list|)
expr_stmt|;
name|sequence
operator|->
name|state
operator|=
name|SATI_SEQUENCE_STATE_AWAIT_RESPONSE
expr_stmt|;
block|}
else|else
block|{
comment|//SATI sequence is in the wrong state
return|return
name|SATI_FAILURE
return|;
block|}
name|sequence
operator|->
name|type
operator|=
name|SATI_SEQUENCE_WRITE_AND_VERIFY
expr_stmt|;
return|return
name|status
return|;
block|}
end_function

begin_comment
comment|/** * @brief This function is the response to a sati_write_and_verify          translation. Since no response translation is required          this function will only check the sequence state and return          status. * * @return Indicate if the command response translation succeeded. * @retval SCI_COMPLETE This is returned if the command translation           is successful and requires no more work. * @retval SATI_SEQUENCE_INCOMPLETE This is returned if the command           translation has finished sending the ATA Write command but           still needs to complete the Verify portion. * @retval SATI_FAILURE is returned if there the sequence is out of *         state for a sati_write_and_verify translation. * */
end_comment

begin_function
name|SATI_STATUS
name|sati_write_and_verify_translate_response
parameter_list|(
name|SATI_TRANSLATOR_SEQUENCE_T
modifier|*
name|sequence
parameter_list|,
name|void
modifier|*
name|scsi_io
parameter_list|,
name|void
modifier|*
name|ata_io
parameter_list|)
block|{
if|if
condition|(
name|sequence
operator|->
name|state
operator|==
name|SATI_SEQUENCE_STATE_INCOMPLETE
condition|)
block|{
return|return
name|SATI_SEQUENCE_INCOMPLETE
return|;
block|}
elseif|else
if|if
condition|(
name|sequence
operator|->
name|state
operator|==
name|SATI_SEQUENCE_STATE_AWAIT_RESPONSE
condition|)
block|{
name|sequence
operator|->
name|state
operator|=
name|SATI_SEQUENCE_STATE_FINAL
expr_stmt|;
return|return
name|SATI_COMPLETE
return|;
block|}
return|return
name|SATI_FAILURE
return|;
block|}
end_function

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|//!defined(DISABLE_SATI_WRITE_AND_VERIFY)
end_comment

end_unit

