

================================================================
== Vitis HLS Report for 'infer_Pipeline_VITIS_LOOP_34_14'
================================================================
* Date:           Wed May 15 15:49:37 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.708 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      154|      154|  1.540 us|  1.540 us|  154|  154|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_1  |      152|      152|        26|          1|          1|   128|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 1, D = 26, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.39>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 29 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.48ns)   --->   "%store_ln0 = store i8 0, i8 %i"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i105"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i_5 = load i8 %i" [lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:184]   --->   Operation 32 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 33 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.90ns)   --->   "%icmp_ln34 = icmp_eq  i8 %i_5, i8 128" [lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:184]   --->   Operation 34 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.90ns)   --->   "%add_ln34 = add i8 %i_5, i8 1" [lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:184]   --->   Operation 35 'add' 'add_ln34' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.inc.i105.split, void %for.inc.i115.preheader.exitStub" [lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:184]   --->   Operation 36 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%i_14_cast = zext i8 %i_5" [lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:184]   --->   Operation 37 'zext' 'i_14_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%C_t_addr = getelementptr i32 %C_t, i64 0, i64 %i_14_cast" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 38 'getelementptr' 'C_t_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.35ns)   --->   "%C_t_load = load i7 %C_t_addr" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 39 'load' 'C_t_load' <Predicate = (!icmp_ln34)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 40 [1/1] (0.48ns)   --->   "%store_ln34 = store i8 %add_ln34, i8 %i" [lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:184]   --->   Operation 40 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 41 [1/2] (1.35ns)   --->   "%C_t_load = load i7 %C_t_addr" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 41 'load' 'C_t_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 3 <SV = 2> <Delay = 6.40>
ST_3 : [1/1] (0.77ns)   --->   Input mux for Operation 42 '%tmp_5 = fexp i32 @llvm.exp.f32, i32 %C_t_load'
ST_3 : Operation 42 [8/8] (5.22ns)   --->   "%tmp_5 = fexp i32 @llvm.exp.f32, i32 %C_t_load" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 42 'fexp' 'tmp_5' <Predicate = true> <Delay = 5.22> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 6.00> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln35 = bitcast i32 %C_t_load" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 43 'bitcast' 'bitcast_ln35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.40ns)   --->   "%xor_ln35 = xor i32 %bitcast_ln35, i32 2147483648" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 44 'xor' 'xor_ln35' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln35_1 = bitcast i32 %xor_ln35" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 45 'bitcast' 'bitcast_ln35_1' <Predicate = true> <Delay = 0.00>
ST_3 : [1/1] (0.77ns)   --->   Input mux for Operation 46 '%tmp_6 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln35_1'
ST_3 : Operation 46 [8/8] (5.22ns)   --->   "%tmp_6 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln35_1" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 46 'fexp' 'tmp_6' <Predicate = true> <Delay = 5.22> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 6.00> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.00>
ST_4 : Operation 47 [7/8] (6.00ns)   --->   "%tmp_5 = fexp i32 @llvm.exp.f32, i32 %C_t_load" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 47 'fexp' 'tmp_5' <Predicate = true> <Delay = 6.00> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 6.00> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 48 [7/8] (6.00ns)   --->   "%tmp_6 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln35_1" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 48 'fexp' 'tmp_6' <Predicate = true> <Delay = 6.00> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 6.00> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.00>
ST_5 : Operation 49 [6/8] (6.00ns)   --->   "%tmp_5 = fexp i32 @llvm.exp.f32, i32 %C_t_load" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 49 'fexp' 'tmp_5' <Predicate = true> <Delay = 6.00> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 6.00> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 50 [6/8] (6.00ns)   --->   "%tmp_6 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln35_1" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 50 'fexp' 'tmp_6' <Predicate = true> <Delay = 6.00> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 6.00> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.00>
ST_6 : Operation 51 [5/8] (6.00ns)   --->   "%tmp_5 = fexp i32 @llvm.exp.f32, i32 %C_t_load" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 51 'fexp' 'tmp_5' <Predicate = true> <Delay = 6.00> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 6.00> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 52 [5/8] (6.00ns)   --->   "%tmp_6 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln35_1" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 52 'fexp' 'tmp_6' <Predicate = true> <Delay = 6.00> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 6.00> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.00>
ST_7 : Operation 53 [4/8] (6.00ns)   --->   "%tmp_5 = fexp i32 @llvm.exp.f32, i32 %C_t_load" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 53 'fexp' 'tmp_5' <Predicate = true> <Delay = 6.00> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 6.00> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 54 [4/8] (6.00ns)   --->   "%tmp_6 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln35_1" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 54 'fexp' 'tmp_6' <Predicate = true> <Delay = 6.00> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 6.00> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.00>
ST_8 : Operation 55 [3/8] (6.00ns)   --->   "%tmp_5 = fexp i32 @llvm.exp.f32, i32 %C_t_load" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 55 'fexp' 'tmp_5' <Predicate = true> <Delay = 6.00> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 6.00> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 56 [3/8] (6.00ns)   --->   "%tmp_6 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln35_1" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 56 'fexp' 'tmp_6' <Predicate = true> <Delay = 6.00> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 6.00> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.00>
ST_9 : Operation 57 [2/8] (6.00ns)   --->   "%tmp_5 = fexp i32 @llvm.exp.f32, i32 %C_t_load" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 57 'fexp' 'tmp_5' <Predicate = true> <Delay = 6.00> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 6.00> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 58 [2/8] (6.00ns)   --->   "%tmp_6 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln35_1" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 58 'fexp' 'tmp_6' <Predicate = true> <Delay = 6.00> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 6.00> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.00>
ST_10 : Operation 59 [1/8] (6.00ns)   --->   "%tmp_5 = fexp i32 @llvm.exp.f32, i32 %C_t_load" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 59 'fexp' 'tmp_5' <Predicate = true> <Delay = 6.00> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 6.00> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 60 [1/8] (6.00ns)   --->   "%tmp_6 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln35_1" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 60 'fexp' 'tmp_6' <Predicate = true> <Delay = 6.00> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 6.00> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.01>
ST_11 : [1/1] (0.48ns)   --->   Input mux for Operation 61 '%sub3_i1 = fsub i32 %tmp_5, i32 %tmp_6'
ST_11 : Operation 61 [5/5] (5.52ns)   --->   "%sub3_i1 = fsub i32 %tmp_5, i32 %tmp_6" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 61 'fsub' 'sub3_i1' <Predicate = true> <Delay = 5.52> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.57ns)   --->   Input mux for Operation 62 '%add_i6 = fadd i32 %tmp_5, i32 %tmp_6'
ST_11 : Operation 62 [5/5] (5.44ns)   --->   "%add_i6 = fadd i32 %tmp_5, i32 %tmp_6" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 62 'fadd' 'add_i6' <Predicate = true> <Delay = 5.44> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.01>
ST_12 : Operation 63 [4/5] (6.01ns)   --->   "%sub3_i1 = fsub i32 %tmp_5, i32 %tmp_6" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 63 'fsub' 'sub3_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 64 [4/5] (6.01ns)   --->   "%add_i6 = fadd i32 %tmp_5, i32 %tmp_6" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 64 'fadd' 'add_i6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.01>
ST_13 : Operation 65 [3/5] (6.01ns)   --->   "%sub3_i1 = fsub i32 %tmp_5, i32 %tmp_6" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 65 'fsub' 'sub3_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 66 [3/5] (6.01ns)   --->   "%add_i6 = fadd i32 %tmp_5, i32 %tmp_6" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 66 'fadd' 'add_i6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.01>
ST_14 : Operation 67 [2/5] (6.01ns)   --->   "%sub3_i1 = fsub i32 %tmp_5, i32 %tmp_6" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 67 'fsub' 'sub3_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 68 [2/5] (6.01ns)   --->   "%add_i6 = fadd i32 %tmp_5, i32 %tmp_6" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 68 'fadd' 'add_i6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.01>
ST_15 : Operation 69 [1/5] (6.01ns)   --->   "%sub3_i1 = fsub i32 %tmp_5, i32 %tmp_6" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 69 'fsub' 'sub3_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 70 [1/5] (6.01ns)   --->   "%add_i6 = fadd i32 %tmp_5, i32 %tmp_6" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 70 'fadd' 'add_i6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.70>
ST_16 : [1/1] (0.66ns)   --->   Input mux for Operation 71 '%div_i4 = fdiv i32 %sub3_i1, i32 %add_i6'
ST_16 : Operation 71 [10/10] (6.04ns)   --->   "%div_i4 = fdiv i32 %sub3_i1, i32 %add_i6" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 71 'fdiv' 'div_i4' <Predicate = true> <Delay = 6.04> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.70>
ST_17 : Operation 72 [9/10] (6.70ns)   --->   "%div_i4 = fdiv i32 %sub3_i1, i32 %add_i6" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 72 'fdiv' 'div_i4' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.70>
ST_18 : Operation 73 [8/10] (6.70ns)   --->   "%div_i4 = fdiv i32 %sub3_i1, i32 %add_i6" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 73 'fdiv' 'div_i4' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.70>
ST_19 : Operation 74 [7/10] (6.70ns)   --->   "%div_i4 = fdiv i32 %sub3_i1, i32 %add_i6" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 74 'fdiv' 'div_i4' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.70>
ST_20 : Operation 75 [6/10] (6.70ns)   --->   "%div_i4 = fdiv i32 %sub3_i1, i32 %add_i6" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 75 'fdiv' 'div_i4' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.70>
ST_21 : Operation 76 [5/10] (6.70ns)   --->   "%div_i4 = fdiv i32 %sub3_i1, i32 %add_i6" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 76 'fdiv' 'div_i4' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.70>
ST_22 : Operation 77 [4/10] (6.70ns)   --->   "%div_i4 = fdiv i32 %sub3_i1, i32 %add_i6" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 77 'fdiv' 'div_i4' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.70>
ST_23 : Operation 78 [3/10] (6.70ns)   --->   "%div_i4 = fdiv i32 %sub3_i1, i32 %add_i6" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 78 'fdiv' 'div_i4' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.70>
ST_24 : Operation 79 [2/10] (6.70ns)   --->   "%div_i4 = fdiv i32 %sub3_i1, i32 %add_i6" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 79 'fdiv' 'div_i4' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.70>
ST_25 : Operation 80 [1/10] (6.70ns)   --->   "%div_i4 = fdiv i32 %sub3_i1, i32 %add_i6" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 80 'fdiv' 'div_i4' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 1.35>
ST_26 : Operation 81 [1/1] (0.00ns)   --->   "%speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128" [lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:184]   --->   Operation 81 'speclooptripcount' 'speclooptripcount_ln34' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:184]   --->   Operation 82 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 83 [1/1] (0.00ns)   --->   "%vec_tmp_addr = getelementptr i32 %vec_tmp, i64 0, i64 %i_14_cast" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 83 'getelementptr' 'vec_tmp_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 84 [1/1] (1.35ns)   --->   "%store_ln35 = store i32 %div_i4, i7 %vec_tmp_addr" [lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184]   --->   Operation 84 'store' 'store_ln35' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_26 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc.i105" [lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:184]   --->   Operation 85 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.396ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0.000 ns)
	'load' operation ('i', lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:184) on local variable 'i' [7]  (0.000 ns)
	'add' operation ('add_ln34', lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:184) [10]  (0.907 ns)
	'store' operation ('store_ln34', lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:184) of variable 'add_ln34', lstm_hls/rnn.cpp:34->lstm_hls/rnn.cpp:184 on local variable 'i' [28]  (0.489 ns)

 <State 2>: 1.352ns
The critical path consists of the following:
	'load' operation ('C_t_load', lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184) on array 'C_t' [17]  (1.352 ns)

 <State 3>: 6.405ns
The critical path consists of the following:
	'xor' operation ('xor_ln35', lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184) [20]  (0.401 ns)
	multiplexor before operation 'fexp' with delay (0.779 ns)
'fexp' operation ('tmp_6', lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184) [22]  (5.225 ns)

 <State 4>: 6.004ns
The critical path consists of the following:
	'fexp' operation ('tmp_5', lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184) [18]  (6.004 ns)

 <State 5>: 6.004ns
The critical path consists of the following:
	'fexp' operation ('tmp_5', lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184) [18]  (6.004 ns)

 <State 6>: 6.004ns
The critical path consists of the following:
	'fexp' operation ('tmp_5', lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184) [18]  (6.004 ns)

 <State 7>: 6.004ns
The critical path consists of the following:
	'fexp' operation ('tmp_5', lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184) [18]  (6.004 ns)

 <State 8>: 6.004ns
The critical path consists of the following:
	'fexp' operation ('tmp_5', lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184) [18]  (6.004 ns)

 <State 9>: 6.004ns
The critical path consists of the following:
	'fexp' operation ('tmp_5', lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184) [18]  (6.004 ns)

 <State 10>: 6.004ns
The critical path consists of the following:
	'fexp' operation ('tmp_5', lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184) [18]  (6.004 ns)

 <State 11>: 6.018ns
The critical path consists of the following:
	multiplexor before operation 'fsub' with delay (0.489 ns)
'fsub' operation ('sub3_i1', lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184) [23]  (5.529 ns)

 <State 12>: 6.018ns
The critical path consists of the following:
	'fsub' operation ('sub3_i1', lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184) [23]  (6.018 ns)

 <State 13>: 6.018ns
The critical path consists of the following:
	'fsub' operation ('sub3_i1', lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184) [23]  (6.018 ns)

 <State 14>: 6.018ns
The critical path consists of the following:
	'fsub' operation ('sub3_i1', lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184) [23]  (6.018 ns)

 <State 15>: 6.018ns
The critical path consists of the following:
	'fsub' operation ('sub3_i1', lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184) [23]  (6.018 ns)

 <State 16>: 6.708ns
The critical path consists of the following:
	multiplexor before operation 'fdiv' with delay (0.663 ns)
'fdiv' operation ('div_i4', lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184) [25]  (6.045 ns)

 <State 17>: 6.708ns
The critical path consists of the following:
	'fdiv' operation ('div_i4', lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184) [25]  (6.708 ns)

 <State 18>: 6.708ns
The critical path consists of the following:
	'fdiv' operation ('div_i4', lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184) [25]  (6.708 ns)

 <State 19>: 6.708ns
The critical path consists of the following:
	'fdiv' operation ('div_i4', lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184) [25]  (6.708 ns)

 <State 20>: 6.708ns
The critical path consists of the following:
	'fdiv' operation ('div_i4', lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184) [25]  (6.708 ns)

 <State 21>: 6.708ns
The critical path consists of the following:
	'fdiv' operation ('div_i4', lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184) [25]  (6.708 ns)

 <State 22>: 6.708ns
The critical path consists of the following:
	'fdiv' operation ('div_i4', lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184) [25]  (6.708 ns)

 <State 23>: 6.708ns
The critical path consists of the following:
	'fdiv' operation ('div_i4', lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184) [25]  (6.708 ns)

 <State 24>: 6.708ns
The critical path consists of the following:
	'fdiv' operation ('div_i4', lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184) [25]  (6.708 ns)

 <State 25>: 6.708ns
The critical path consists of the following:
	'fdiv' operation ('div_i4', lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184) [25]  (6.708 ns)

 <State 26>: 1.352ns
The critical path consists of the following:
	'getelementptr' operation ('vec_tmp_addr', lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184) [26]  (0.000 ns)
	'store' operation ('store_ln35', lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184) of variable 'div_i4', lstm_hls/rnn.cpp:35->lstm_hls/rnn.cpp:184 on array 'vec_tmp' [27]  (1.352 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
