{"vcs1":{"timestamp_begin":1730028503.684744492, "rt":3.24, "ut":0.63, "st":0.31}}
{"vcselab":{"timestamp_begin":1730028507.009363896, "rt":1.75, "ut":0.28, "st":0.18}}
{"link":{"timestamp_begin":1730028508.833974913, "rt":0.30, "ut":0.10, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730028503.028313618}
{"VCS_COMP_START_TIME": 1730028503.028313618}
{"VCS_COMP_END_TIME": 1730028510.716856742}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 332888}}
{"stitch_vcselab": {"peak_mem": 231620}}
