=========================================================================================================
Auto created by Tang Dynasty v5.6.59063
Copyright (c) 2012-2022 Anlogic
Sat Oct  8 17:31:01 2022
=========================================================================================================


Top Model:                VGA_Demo                                                        
Device:                   eagle_s20                                                       
Timing Constraint File:   ../../source/sdc/VGA_Demo.sdc                                   
STA Level:                Detail                                                          
Speed Grade:              NA                                                              

=========================================================================================================
Timing constraint:        clock: clk_24m                                                  
Clock = clk_24m, period 41.666ns, rising at 0ns, falling at 20.833ns

0 endpoints analyzed totally, and 0 paths analyzed
0 errors detected : 0 setup errors (TNS = 0), 0 hold errors (TNS = 0)
Minimum period is 0ns
---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing summary:                                                                           
---------------------------------------------------------------------------------------------------------
Constraint path number: 0 (STA coverage = 0.28%)
Timing violations: 0 setup errors, and 0 hold errors.
Minimal setup slack: infinity, minimal hold slack: infinity

Timing group statistics: 
	Clock constraints: 
	  No constraint path
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path


Warning: No clock constraint on 1 clock net(s): 
	u1_Driver/clk

---------------------------------------------------------------------------------------------------------
