Listing 5.8?HDL Code for a Two-Input AND Gate with Strong Output—VHDL and Verilog
      
      VHDL Two-Input AND Gate with Strong Output
       library IEEE;
       use IEEE.STD_LOGIC_1164.ALL;
       
       entity and2Sgate is
           Port (y : out std_logic; a, b : in std_logic);
       end and2Sgate;
       
       architecture and_strong of and2Sgate is
       
       component nmos
       port (O1 : out std_logic; I1, I2 : in std_logic);
       end component;
       
       component pmos
       port (O1 : out std_logic; I1, I2 : in std_logic);
       end component;
       
       for all : pmos use entity work.mos (pmos_behavioral); 
       for all : nmos use entity work.mos (nmos_behavioral); 
       constant vdd : std_logic := '1';
       constant gnd : std_logic := '0';
       signal s1, y1 : std_logic;
       begin
       
       -- NAND
       n1 : nmos port map (s1, gnd, b);
       n2 : nmos port map (y1, s1, a);
       p1 : pmos port map (y1, vdd, a);
       p2 : pmos port map (y1, vdd, b);
       
       -- Invert
       n3 : nmos port map (y, gnd, y1);
       p3 : pmos port map (y, vdd, y1);
       
       end and_strong;
      
      Verilog Two-Input AND Gate with Strong Output
       module and2Sgate (a, b, y);
       
       input a, b;
       output y;
       supply1 vdd;
       supply0 gnd;
       
       
       //NAND
       nmos (s1, gnd, a);
       nmos (y1, s1, b);
       pmos (y1, vdd, a);
       pmos (y1, vdd, b);
       
       //inverter
       nmos (y, gnd, y1);
       pmos (y, vdd, y1);
       endmodule

