// Seed: 1799887110
module module_0 (
    input tri id_0,
    input wand id_1
    , id_5,
    input tri1 id_2,
    input supply1 id_3
);
  initial begin
    id_5 <= 1'h0;
    id_5 = #id_6 1;
    $display;
  end
endmodule
module module_1 (
    output tri1  id_0,
    input  uwire id_1,
    input  tri   id_2,
    input  wor   id_3,
    input  logic id_4,
    input  tri   id_5,
    input  tri1  id_6,
    output uwire id_7,
    output tri   id_8
);
  reg id_10;
  module_0(
      id_6, id_5, id_1, id_1
  );
  always @(1'b0 or negedge 1) begin
    id_10 <= id_4;
  end
endmodule
