
GatorScribe.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000081f8  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004081f8  004081f8  000181f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000a00  20400000  00408200  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000468b8  20404000  00410000  00024000  2**14
                  ALLOC
  4 .stack        00002000  2044a8b8  004568b8  00024000  2**0
                  ALLOC
  5 .heap         00000200  2044c8b8  004588b8  00024000  2**0
                  ALLOC
  6 .ARM.attributes 0000002c  00000000  00000000  00020a00  2**0
                  CONTENTS, READONLY
  7 .comment      000000b4  00000000  00000000  00020a2c  2**0
                  CONTENTS, READONLY
  8 .debug_info   00020c05  00000000  00000000  00020ae0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00004c43  00000000  00000000  000416e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000a898  00000000  00000000  00046328  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000d10  00000000  00000000  00050bc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00002218  00000000  00000000  000518d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00025d5a  00000000  00000000  00053ae8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00015030  00000000  00000000  00079842  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0009d3c8  00000000  00000000  0008e872  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002c98  00000000  00000000  0012bc3c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	b8 c8 44 20 dd 22 40 00 d5 22 40 00 d9 22 40 00     ..D ."@.."@.."@.
  400010:	d5 22 40 00 d5 22 40 00 d5 22 40 00 00 00 00 00     ."@.."@.."@.....
	...
  40002c:	d5 22 40 00 d5 22 40 00 00 00 00 00 d5 22 40 00     ."@.."@......"@.
  40003c:	d5 22 40 00 d5 22 40 00 d5 22 40 00 d5 22 40 00     ."@.."@.."@.."@.
  40004c:	d5 22 40 00 d5 22 40 00 d5 22 40 00 d5 22 40 00     ."@.."@.."@.."@.
  40005c:	d5 22 40 00 d5 22 40 00 00 00 00 00 15 1d 40 00     ."@.."@.......@.
  40006c:	e1 1d 40 00 ad 1e 40 00 d5 22 40 00 69 25 40 00     ..@...@.."@.i%@.
  40007c:	d5 22 40 00 79 1f 40 00 45 20 40 00 d5 22 40 00     ."@.y.@.E @.."@.
  40008c:	d5 22 40 00 d5 22 40 00 d5 22 40 00 d5 22 40 00     ."@.."@.."@.."@.
  40009c:	d5 22 40 00 d5 22 40 00 d5 22 40 00 d5 22 40 00     ."@.."@.."@.."@.
  4000ac:	d5 22 40 00 d5 22 40 00 d5 22 40 00 d5 22 40 00     ."@.."@.."@.."@.
  4000bc:	d5 22 40 00 d5 22 40 00 d5 22 40 00 d5 22 40 00     ."@.."@.."@.."@.
  4000cc:	d5 22 40 00 00 00 00 00 d5 22 40 00 00 00 00 00     ."@......"@.....
  4000dc:	d5 22 40 00 d5 22 40 00 d5 22 40 00 d5 22 40 00     ."@.."@.."@.."@.
  4000ec:	d5 22 40 00 d5 22 40 00 d5 22 40 00 d5 22 40 00     ."@.."@.."@.."@.
  4000fc:	d5 22 40 00 d5 22 40 00 d5 22 40 00 d5 22 40 00     ."@.."@.."@.."@.
  40010c:	d5 22 40 00 d5 22 40 00 d5 22 40 00 00 00 00 00     ."@.."@.."@.....
  40011c:	00 00 00 00 d5 22 40 00 d5 22 40 00 ad 01 40 00     ....."@.."@...@.
  40012c:	d5 22 40 00 d5 22 40 00 00 00 00 00 d5 22 40 00     ."@.."@......"@.
  40013c:	d5 22 40 00                                         ."@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20404000 	.word	0x20404000
  40015c:	00000000 	.word	0x00000000
  400160:	00408200 	.word	0x00408200

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00408200 	.word	0x00408200
  4001a0:	20404004 	.word	0x20404004
  4001a4:	00408200 	.word	0x00408200
  4001a8:	00000000 	.word	0x00000000

004001ac <XDMAC_Handler>:
 */
static inline uint32_t xdmac_channel_get_interrupt_status(Xdmac *xdmac, uint32_t channel_num)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  4001ac:	4b1d      	ldr	r3, [pc, #116]	; (400224 <XDMAC_Handler+0x78>)
/********************************** Public Variables End **********************************/

#define One_over_max_int16 0.0000305185f 
/******************************* XDMAC Interrupt Handler Start *******************************/ 
void XDMAC_Handler(void)
{
  4001ae:	b470      	push	{r4, r5, r6}
  4001b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    uint32_t dma_status;
    
    dma_status = xdmac_channel_get_interrupt_status(XDMAC, XDMA_CH_SSC_RX);
    if (dma_status & XDMAC_CIS_BIS)
  4001b2:	07da      	lsls	r2, r3, #31
  4001b4:	d522      	bpl.n	4001fc <XDMAC_Handler+0x50>
    {
		// update input buffer to be used 
		if(inPingMode)
  4001b6:	4c1c      	ldr	r4, [pc, #112]	; (400228 <XDMAC_Handler+0x7c>)
		{
			inBuffer = inPingBuffer; 
		}
		else 
		{
			inBuffer = inPongBuffer; 
  4001b8:	4a1c      	ldr	r2, [pc, #112]	; (40022c <XDMAC_Handler+0x80>)
		if(inPingMode)
  4001ba:	7821      	ldrb	r1, [r4, #0]
			inBuffer = inPongBuffer; 
  4001bc:	4b1c      	ldr	r3, [pc, #112]	; (400230 <XDMAC_Handler+0x84>)
		}
		inPingMode = !inPingMode; 
  4001be:	7825      	ldrb	r5, [r4, #0]
			inBuffer = inPongBuffer; 
  4001c0:	2900      	cmp	r1, #0
  4001c2:	bf08      	it	eq
  4001c4:	4613      	moveq	r3, r2
  4001c6:	4a1b      	ldr	r2, [pc, #108]	; (400234 <XDMAC_Handler+0x88>)
		inPingMode = !inPingMode; 
  4001c8:	f085 0501 	eor.w	r5, r5, #1
  4001cc:	4e1a      	ldr	r6, [pc, #104]	; (400238 <XDMAC_Handler+0x8c>)
  4001ce:	4619      	mov	r1, r3
  4001d0:	f502 5080 	add.w	r0, r2, #4096	; 0x1000
		
		// fill process buffer - only left channel 
		uint32_t processIdx = 0; 
		for(uint32_t i = 0; i < IO_BUF_SIZE; i+=2, processIdx++)
		{
			processBuffer[processIdx] = ((float )(int16_t)inBuffer[i]) * One_over_max_int16; 
  4001d4:	ed9f 7a19 	vldr	s14, [pc, #100]	; 40023c <XDMAC_Handler+0x90>
		inPingMode = !inPingMode; 
  4001d8:	7025      	strb	r5, [r4, #0]
  4001da:	6033      	str	r3, [r6, #0]
			processBuffer[processIdx] = ((float )(int16_t)inBuffer[i]) * One_over_max_int16; 
  4001dc:	f831 3b04 	ldrh.w	r3, [r1], #4
  4001e0:	b21b      	sxth	r3, r3
  4001e2:	ee07 3a90 	vmov	s15, r3
  4001e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  4001ea:	ee67 7a87 	vmul.f32	s15, s15, s14
  4001ee:	ece2 7a01 	vstmia	r2!, {s15}
		for(uint32_t i = 0; i < IO_BUF_SIZE; i+=2, processIdx++)
  4001f2:	4282      	cmp	r2, r0
  4001f4:	d1f2      	bne.n	4001dc <XDMAC_Handler+0x30>
		}
		
		// data is ready to be processed in the main 
		dataReceived = true; 
  4001f6:	4b12      	ldr	r3, [pc, #72]	; (400240 <XDMAC_Handler+0x94>)
  4001f8:	2201      	movs	r2, #1
  4001fa:	701a      	strb	r2, [r3, #0]
  4001fc:	4b09      	ldr	r3, [pc, #36]	; (400224 <XDMAC_Handler+0x78>)
  4001fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
    }
	
	dma_status = xdmac_channel_get_interrupt_status(XDMAC, XDMA_CH_SSC_TX);
	if (dma_status & XDMAC_CIS_BIS)
  400202:	07db      	lsls	r3, r3, #31
  400204:	d50c      	bpl.n	400220 <XDMAC_Handler+0x74>
	{
		// update output buffer to be used 
		if(outPingMode)
  400206:	4b0f      	ldr	r3, [pc, #60]	; (400244 <XDMAC_Handler+0x98>)
		{   
			outBuffer = outPingBuffer; 
		}
		else
		{
			outBuffer = outPongBuffer; 
  400208:	480f      	ldr	r0, [pc, #60]	; (400248 <XDMAC_Handler+0x9c>)
		if(outPingMode)
  40020a:	781c      	ldrb	r4, [r3, #0]
			outBuffer = outPongBuffer; 
  40020c:	490f      	ldr	r1, [pc, #60]	; (40024c <XDMAC_Handler+0xa0>)
		}
		outPingMode = !outPingMode; 
  40020e:	781a      	ldrb	r2, [r3, #0]
			outBuffer = outPongBuffer; 
  400210:	2c00      	cmp	r4, #0
  400212:	bf08      	it	eq
  400214:	4601      	moveq	r1, r0
  400216:	480e      	ldr	r0, [pc, #56]	; (400250 <XDMAC_Handler+0xa4>)
		outPingMode = !outPingMode; 
  400218:	f082 0201 	eor.w	r2, r2, #1
  40021c:	6001      	str	r1, [r0, #0]
  40021e:	701a      	strb	r2, [r3, #0]
	}
}
  400220:	bc70      	pop	{r4, r5, r6}
  400222:	4770      	bx	lr
  400224:	40078000 	.word	0x40078000
  400228:	20400010 	.word	0x20400010
  40022c:	20445800 	.word	0x20445800
  400230:	20449800 	.word	0x20449800
  400234:	20446800 	.word	0x20446800
  400238:	2040000c 	.word	0x2040000c
  40023c:	380000fd 	.word	0x380000fd
  400240:	2040401c 	.word	0x2040401c
  400244:	20400018 	.word	0x20400018
  400248:	20448800 	.word	0x20448800
  40024c:	20447800 	.word	0x20447800
  400250:	20400014 	.word	0x20400014

00400254 <configure_xdma>:
/******************************* XDMAC Interrupt Handler End *******************************/

/********************************** Public Functions Start **********************************/
void configure_xdma(void)
{
  400254:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    uint16_t *src;
    
    xdmac_channel_config_t xdmac_channel_cfg = {0};
  400258:	2620      	movs	r6, #32
{
  40025a:	b088      	sub	sp, #32
    xdmac_channel_config_t xdmac_channel_cfg = {0};
  40025c:	2100      	movs	r1, #0
  40025e:	4b30      	ldr	r3, [pc, #192]	; (400320 <configure_xdma+0xcc>)
  400260:	4632      	mov	r2, r6
  400262:	4668      	mov	r0, sp
  400264:	4798      	blx	r3
    
    /* Initialize and enable DMA controller */
    pmc_enable_periph_clk(ID_XDMAC);
  400266:	4b2f      	ldr	r3, [pc, #188]	; (400324 <configure_xdma+0xd0>)
  400268:	203a      	movs	r0, #58	; 0x3a
    | XDMAC_CC_DIF_AHB_IF0
    | XDMAC_CC_SAM_FIXED_AM
    | XDMAC_CC_DAM_INCREMENTED_AM
    | XDMAC_CC_PERID(33);
	
    xdmac_configure_transfer(XDMAC, XDMA_CH_SSC_RX, &xdmac_channel_cfg);
  40026a:	4c2f      	ldr	r4, [pc, #188]	; (400328 <configure_xdma+0xd4>)
    pmc_enable_periph_clk(ID_XDMAC);
  40026c:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40026e:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
  400272:	4b2e      	ldr	r3, [pc, #184]	; (40032c <configure_xdma+0xd8>)
    xdmac_configure_transfer(XDMAC, XDMA_CH_SSC_RX, &xdmac_channel_cfg);
  400274:	466a      	mov	r2, sp
    xdmac_channel_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN
  400276:	f8df e0c8 	ldr.w	lr, [pc, #200]	; 400340 <configure_xdma+0xec>
    xdmac_configure_transfer(XDMAC, XDMA_CH_SSC_RX, &xdmac_channel_cfg);
  40027a:	4620      	mov	r0, r4
  40027c:	f8c3 5184 	str.w	r5, [r3, #388]	; 0x184
  400280:	2100      	movs	r1, #0
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400282:	f883 633a 	strb.w	r6, [r3, #826]	; 0x33a
 */
static inline void xdmac_channel_set_descriptor_control(Xdmac *xdmac, uint32_t channel_num, uint32_t config)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CNDC = config;
  400286:	270f      	movs	r7, #15
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400288:	605d      	str	r5, [r3, #4]
	xdmac->XDMAC_GIE = ( XDMAC_GIE_IE0 << channel_num) ;
  40028a:	2501      	movs	r5, #1
  40028c:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 400344 <configure_xdma+0xf0>
    xdmac_channel_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN
  400290:	f8cd e00c 	str.w	lr, [sp, #12]
    xdmac_configure_transfer(XDMAC, XDMA_CH_SSC_RX, &xdmac_channel_cfg);
  400294:	47c0      	blx	r8
    
    /* Initialize linked list descriptor */
    src = (uint16_t *)&inPingBuffer[0];
    linklist_read[0].mbr_ubc = XDMAC_UBC_NVIEW_NDV1
  400296:	4b26      	ldr	r3, [pc, #152]	; (400330 <configure_xdma+0xdc>)
    | XDMAC_CC_DIF_AHB_IF1
    | XDMAC_CC_SAM_INCREMENTED_AM
    | XDMAC_CC_DAM_FIXED_AM
    | XDMAC_CC_PERID(32);
	
    xdmac_configure_transfer(XDMAC, XDMA_CH_SSC_TX, &xdmac_channel_cfg);
  400298:	466a      	mov	r2, sp
    linklist_read[0].mbr_da = (uint32_t)(src);
  40029a:	f8df e0ac 	ldr.w	lr, [pc, #172]	; 400348 <configure_xdma+0xf4>
    xdmac_configure_transfer(XDMAC, XDMA_CH_SSC_TX, &xdmac_channel_cfg);
  40029e:	4629      	mov	r1, r5
    linklist_read[0].mbr_nda = (uint32_t)&linklist_read[1];
  4002a0:	f103 0010 	add.w	r0, r3, #16
	xdmac->XDMAC_CHID[channel_num].XDMAC_CNDA = (desc_addr & 0xFFFFFFFC) | ndaif;
  4002a4:	f023 0603 	bic.w	r6, r3, #3
	linklist_read[1].mbr_da = (uint32_t)(src);
  4002a8:	f8df c0a0 	ldr.w	ip, [pc, #160]	; 40034c <configure_xdma+0xf8>
    linklist_read[0].mbr_nda = (uint32_t)&linklist_read[1];
  4002ac:	6018      	str	r0, [r3, #0]
    xdmac_configure_transfer(XDMAC, XDMA_CH_SSC_TX, &xdmac_channel_cfg);
  4002ae:	4620      	mov	r0, r4
	xdmac->XDMAC_CHID[channel_num].XDMAC_CNDC = config;
  4002b0:	66e7      	str	r7, [r4, #108]	; 0x6c
	xdmac->XDMAC_CHID[channel_num].XDMAC_CNDA = (desc_addr & 0xFFFFFFFC) | ndaif;
  4002b2:	66a6      	str	r6, [r4, #104]	; 0x68
	xdmac->XDMAC_GIE = ( XDMAC_GIE_IE0 << channel_num) ;
  4002b4:	60e5      	str	r5, [r4, #12]
    linklist_read[0].mbr_ubc = XDMAC_UBC_NVIEW_NDV1
  4002b6:	4e1f      	ldr	r6, [pc, #124]	; (400334 <configure_xdma+0xe0>)
	xdmac->XDMAC_CHID[channel_num].XDMAC_CIE = mask;
  4002b8:	6525      	str	r5, [r4, #80]	; 0x50
    linklist_read[0].mbr_da = (uint32_t)(src);
  4002ba:	f8c3 e00c 	str.w	lr, [r3, #12]
    linklist_read[0].mbr_sa  = (uint32_t)&(SSC->SSC_RHR);
  4002be:	f8df e090 	ldr.w	lr, [pc, #144]	; 400350 <configure_xdma+0xfc>
	linklist_read[1].mbr_da = (uint32_t)(src);
  4002c2:	f8c3 c01c 	str.w	ip, [r3, #28]
    xdmac_channel_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN
  4002c6:	f8df c08c 	ldr.w	ip, [pc, #140]	; 400354 <configure_xdma+0x100>
    linklist_read[0].mbr_ubc = XDMAC_UBC_NVIEW_NDV1
  4002ca:	605e      	str	r6, [r3, #4]
	linklist_read[1].mbr_ubc = XDMAC_UBC_NVIEW_NDV1
  4002cc:	615e      	str	r6, [r3, #20]
    linklist_read[0].mbr_sa  = (uint32_t)&(SSC->SSC_RHR);
  4002ce:	f8c3 e008 	str.w	lr, [r3, #8]
	linklist_read[1].mbr_sa  = (uint32_t)&(SSC->SSC_RHR);
  4002d2:	f8c3 e018 	str.w	lr, [r3, #24]
	linklist_read[1].mbr_nda = (uint32_t)&linklist_read[0];
  4002d6:	611b      	str	r3, [r3, #16]
    xdmac_channel_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN
  4002d8:	f8cd c00c 	str.w	ip, [sp, #12]
    xdmac_configure_transfer(XDMAC, XDMA_CH_SSC_TX, &xdmac_channel_cfg);
  4002dc:	47c0      	blx	r8
    
    src = (uint16_t *)&outPingBuffer[0];
    linklist_write[0].mbr_ubc = XDMAC_UBC_NVIEW_NDV1
  4002de:	4b16      	ldr	r3, [pc, #88]	; (400338 <configure_xdma+0xe4>)
	xdmac->XDMAC_GIE = ( XDMAC_GIE_IE0 << channel_num) ;
  4002e0:	2102      	movs	r1, #2
		 | XDMAC_UBC_NDE_FETCH_EN
		 | XDMAC_UBC_NSEN_UPDATED
			| XDMAC_CUBC_UBLEN(IO_BUF_SIZE);
    linklist_write[0].mbr_sa = (uint32_t)(src);
    linklist_write[0].mbr_da = (uint32_t)&(SSC->SSC_THR);
  4002e2:	4a16      	ldr	r2, [pc, #88]	; (40033c <configure_xdma+0xe8>)
    linklist_write[0].mbr_sa = (uint32_t)(src);
  4002e4:	f8df c070 	ldr.w	ip, [pc, #112]	; 400358 <configure_xdma+0x104>
    linklist_write[0].mbr_nda = (uint32_t)&linklist_write[1];
  4002e8:	f103 0810 	add.w	r8, r3, #16
	xdmac->XDMAC_CHID[channel_num].XDMAC_CNDA = (desc_addr & 0xFFFFFFFC) | ndaif;
  4002ec:	f023 0003 	bic.w	r0, r3, #3
	src = (uint16_t *)&outPongBuffer[0];
	linklist_write[1].mbr_ubc = XDMAC_UBC_NVIEW_NDV1
	    | XDMAC_UBC_NDE_FETCH_EN
	    | XDMAC_UBC_NSEN_UPDATED
	    | XDMAC_CUBC_UBLEN(IO_BUF_SIZE);
	linklist_write[1].mbr_sa = (uint32_t)(src);
  4002f0:	f8df e068 	ldr.w	lr, [pc, #104]	; 40035c <configure_xdma+0x108>
    linklist_write[0].mbr_ubc = XDMAC_UBC_NVIEW_NDV1
  4002f4:	605e      	str	r6, [r3, #4]
	linklist_write[1].mbr_ubc = XDMAC_UBC_NVIEW_NDV1
  4002f6:	615e      	str	r6, [r3, #20]
	linklist_write[1].mbr_da = (uint32_t)&(SSC->SSC_THR);
	linklist_write[1].mbr_nda = (uint32_t)&linklist_write[0];
  4002f8:	611b      	str	r3, [r3, #16]
    linklist_write[0].mbr_nda = (uint32_t)&linklist_write[1];
  4002fa:	f8c3 8000 	str.w	r8, [r3]
    linklist_write[0].mbr_sa = (uint32_t)(src);
  4002fe:	f8c3 c008 	str.w	ip, [r3, #8]
	xdmac->XDMAC_CHID[channel_num].XDMAC_CNDC = config;
  400302:	f8c4 70ac 	str.w	r7, [r4, #172]	; 0xac
	linklist_write[1].mbr_sa = (uint32_t)(src);
  400306:	f8c3 e018 	str.w	lr, [r3, #24]
	xdmac->XDMAC_CHID[channel_num].XDMAC_CNDA = (desc_addr & 0xFFFFFFFC) | ndaif;
  40030a:	f8c4 00a8 	str.w	r0, [r4, #168]	; 0xa8
    linklist_write[0].mbr_da = (uint32_t)&(SSC->SSC_THR);
  40030e:	60da      	str	r2, [r3, #12]
	xdmac->XDMAC_GIE = ( XDMAC_GIE_IE0 << channel_num) ;
  400310:	60e1      	str	r1, [r4, #12]
	linklist_write[1].mbr_da = (uint32_t)&(SSC->SSC_THR);
  400312:	61da      	str	r2, [r3, #28]
	xdmac->XDMAC_CHID[channel_num].XDMAC_CIE = mask;
  400314:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
    xdmac_channel_set_descriptor_addr(XDMAC, XDMA_CH_SSC_TX, (uint32_t)(&linklist_write[0]), 0);
    
    xdmac_enable_interrupt(XDMAC, XDMA_CH_SSC_TX);
    xdmac_channel_enable_interrupt(XDMAC, XDMA_CH_SSC_TX, XDMAC_CIE_BIE);
    
}
  400318:	b008      	add	sp, #32
  40031a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40031e:	bf00      	nop
  400320:	00404f1d 	.word	0x00404f1d
  400324:	00402211 	.word	0x00402211
  400328:	40078000 	.word	0x40078000
  40032c:	e000e100 	.word	0xe000e100
  400330:	20404020 	.word	0x20404020
  400334:	0b000800 	.word	0x0b000800
  400338:	20404040 	.word	0x20404040
  40033c:	40004024 	.word	0x40004024
  400340:	21042801 	.word	0x21042801
  400344:	0040168d 	.word	0x0040168d
  400348:	20449800 	.word	0x20449800
  40034c:	20445800 	.word	0x20445800
  400350:	40004020 	.word	0x40004020
  400354:	20014811 	.word	0x20014811
  400358:	20447800 	.word	0x20447800
  40035c:	20448800 	.word	0x20448800

00400360 <audio_init>:
#include "DMA_Audio.h"
#include "WM8904_Driver.h"
#include "ASF/sam/utils/cmsis/samv71/include/component/supc.h"

void audio_init(void)
{
  400360:	b510      	push	{r4, lr}
	/* Initialize WM8904 TWI interface*/
	if (wm8904_twi_init() != TWIHS_SUCCESS) {
  400362:	4b13      	ldr	r3, [pc, #76]	; (4003b0 <audio_init+0x50>)
  400364:	4798      	blx	r3
  400366:	b118      	cbz	r0, 400370 <audio_init+0x10>
		printf("-E-\tWM8904 initialization failed.\r");
  400368:	4812      	ldr	r0, [pc, #72]	; (4003b4 <audio_init+0x54>)
  40036a:	4b13      	ldr	r3, [pc, #76]	; (4003b8 <audio_init+0x58>)
  40036c:	4798      	blx	r3
  40036e:	e7fe      	b.n	40036e <audio_init+0xe>
			/* Capture error */
		}
	}
		
	/* Configure CODEC */
	configure_codec();
  400370:	4b12      	ldr	r3, [pc, #72]	; (4003bc <audio_init+0x5c>)
  400372:	4604      	mov	r4, r0
  400374:	4798      	blx	r3
		
	/* Configure SSC */
	configure_ssc();
  400376:	4b12      	ldr	r3, [pc, #72]	; (4003c0 <audio_init+0x60>)
  400378:	4798      	blx	r3
		
	/* Configure XDMA */
	configure_xdma();
  40037a:	4b12      	ldr	r3, [pc, #72]	; (4003c4 <audio_init+0x64>)
  40037c:	4798      	blx	r3
		
	/* Enable the DAC master clock (MCLK) */
	pmc_pck_set_prescaler(PMC_PCK_2, PMC_MCKR_PRES_CLK_1);
  40037e:	4621      	mov	r1, r4
  400380:	2002      	movs	r0, #2
  400382:	4b11      	ldr	r3, [pc, #68]	; (4003c8 <audio_init+0x68>)
  400384:	4798      	blx	r3
	pmc_pck_set_source(PMC_PCK_2, PMC_MCKR_CSS_SLOW_CLK);
  400386:	4621      	mov	r1, r4
  400388:	2002      	movs	r0, #2
  40038a:	4b10      	ldr	r3, [pc, #64]	; (4003cc <audio_init+0x6c>)
  40038c:	4798      	blx	r3
	pmc_enable_pck(PMC_PCK_2);
  40038e:	2002      	movs	r0, #2
  400390:	4b0f      	ldr	r3, [pc, #60]	; (4003d0 <audio_init+0x70>)
  400392:	4798      	blx	r3
		
	/* Start playing */
	ssc_enable_rx(SSC);
  400394:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  400398:	4b0e      	ldr	r3, [pc, #56]	; (4003d4 <audio_init+0x74>)
  40039a:	4798      	blx	r3
	xdmac->XDMAC_GE = (XDMAC_GE_EN0 << channel_num);
  40039c:	4c0e      	ldr	r4, [pc, #56]	; (4003d8 <audio_init+0x78>)
  40039e:	2201      	movs	r2, #1
	xdmac_channel_enable(XDMAC, XDMA_CH_SSC_RX);
	// might want to enable in the first xdma interrupt (if you care)
	ssc_enable_tx(SSC);
  4003a0:	4b0e      	ldr	r3, [pc, #56]	; (4003dc <audio_init+0x7c>)
  4003a2:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  4003a6:	61e2      	str	r2, [r4, #28]
  4003a8:	4798      	blx	r3
  4003aa:	2302      	movs	r3, #2
  4003ac:	61e3      	str	r3, [r4, #28]
  4003ae:	bd10      	pop	{r4, pc}
  4003b0:	004011f5 	.word	0x004011f5
  4003b4:	00407608 	.word	0x00407608
  4003b8:	00404851 	.word	0x00404851
  4003bc:	004004a5 	.word	0x004004a5
  4003c0:	004003e1 	.word	0x004003e1
  4003c4:	00400255 	.word	0x00400255
  4003c8:	00402259 	.word	0x00402259
  4003cc:	0040228d 	.word	0x0040228d
  4003d0:	004022c1 	.word	0x004022c1
  4003d4:	00401281 	.word	0x00401281
  4003d8:	40078000 	.word	0x40078000
  4003dc:	00401291 	.word	0x00401291

004003e0 <configure_ssc>:
#include "WM8904_Driver.h"


/********************************** Public Functions Start **********************************/
void configure_ssc(void)
{
  4003e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	clock_opt_t tx_clk_option, rx_clk_option;
	data_frame_opt_t tx_data_frame_option, rx_data_frame_option;

	/* Initialize clock */
	pmc_enable_periph_clk(ID_SSC);
  4003e4:	4b28      	ldr	r3, [pc, #160]	; (400488 <configure_ssc+0xa8>)
{
  4003e6:	b09c      	sub	sp, #112	; 0x70
	pmc_enable_periph_clk(ID_SSC);
  4003e8:	2016      	movs	r0, #22
	/* Reset SSC */
	ssc_reset(SSC);

	/* Transmitter clock mode configuration. */
	tx_clk_option.ul_cks = SSC_TCMR_CKS_TK;
	tx_clk_option.ul_cko = SSC_TCMR_CKO_NONE;
  4003ea:	2400      	movs	r4, #0
	pmc_enable_periph_clk(ID_SSC);
  4003ec:	4798      	blx	r3
	ssc_reset(SSC);
  4003ee:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  4003f2:	4b26      	ldr	r3, [pc, #152]	; (40048c <configure_ssc+0xac>)
	tx_clk_option.ul_cki = 0;
	tx_clk_option.ul_ckg = SSC_TCMR_CKG_CONTINUOUS;
	tx_clk_option.ul_start_sel = SSC_TCMR_START_TF_EDGE;
	tx_clk_option.ul_sttdly = 1;
	tx_clk_option.ul_period = BITS_BY_SLOT - 1;
  4003f4:	250f      	movs	r5, #15
	ssc_reset(SSC);
  4003f6:	4798      	blx	r3
	tx_clk_option.ul_sttdly = 1;
  4003f8:	2601      	movs	r6, #1
	tx_clk_option.ul_start_sel = SSC_TCMR_START_TF_EDGE;
  4003fa:	f44f 68e0 	mov.w	r8, #1792	; 0x700
	tx_clk_option.ul_cks = SSC_TCMR_CKS_TK;
  4003fe:	f04f 0e02 	mov.w	lr, #2
	/* Transmitter frame mode configuration. */
	tx_data_frame_option.ul_datlen = BITS_BY_SLOT - 1;
	tx_data_frame_option.ul_msbf = SSC_TFMR_MSBF;
  400402:	2780      	movs	r7, #128	; 0x80
	tx_data_frame_option.ul_fslen = BITS_BY_SLOT - 1;
	tx_data_frame_option.ul_fslen_ext = 0;
	tx_data_frame_option.ul_fsos = SSC_TFMR_FSOS_NONE;
	tx_data_frame_option.ul_fsedge = SSC_TFMR_FSEDGE_POSITIVE;
	/* Configure the SSC transmitter to I2S mode. */
	ssc_set_transmitter(SSC, &tx_clk_option, &tx_data_frame_option);
  400404:	aa0e      	add	r2, sp, #56	; 0x38
  400406:	4669      	mov	r1, sp
  400408:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  40040c:	4b20      	ldr	r3, [pc, #128]	; (400490 <configure_ssc+0xb0>)
	tx_clk_option.ul_cks = SSC_TCMR_CKS_TK;
  40040e:	f8cd e000 	str.w	lr, [sp]
	tx_clk_option.ul_cko = SSC_TCMR_CKO_NONE;
  400412:	9401      	str	r4, [sp, #4]
	tx_clk_option.ul_cki = 0;
  400414:	9402      	str	r4, [sp, #8]
	tx_clk_option.ul_ckg = SSC_TCMR_CKG_CONTINUOUS;
  400416:	9403      	str	r4, [sp, #12]
	tx_data_frame_option.ul_datnb = 0;
  400418:	9410      	str	r4, [sp, #64]	; 0x40
	tx_data_frame_option.ul_fslen_ext = 0;
  40041a:	9412      	str	r4, [sp, #72]	; 0x48
	tx_data_frame_option.ul_fsos = SSC_TFMR_FSOS_NONE;
  40041c:	9413      	str	r4, [sp, #76]	; 0x4c
	tx_data_frame_option.ul_fsedge = SSC_TFMR_FSEDGE_POSITIVE;
  40041e:	9414      	str	r4, [sp, #80]	; 0x50
	tx_clk_option.ul_start_sel = SSC_TCMR_START_TF_EDGE;
  400420:	f8cd 8018 	str.w	r8, [sp, #24]
	tx_clk_option.ul_sttdly = 1;
  400424:	9605      	str	r6, [sp, #20]
	tx_clk_option.ul_period = BITS_BY_SLOT - 1;
  400426:	9504      	str	r5, [sp, #16]
	tx_data_frame_option.ul_datlen = BITS_BY_SLOT - 1;
  400428:	950e      	str	r5, [sp, #56]	; 0x38
	tx_data_frame_option.ul_fslen = BITS_BY_SLOT - 1;
  40042a:	9511      	str	r5, [sp, #68]	; 0x44
	tx_data_frame_option.ul_msbf = SSC_TFMR_MSBF;
  40042c:	970f      	str	r7, [sp, #60]	; 0x3c
	ssc_set_transmitter(SSC, &tx_clk_option, &tx_data_frame_option);
  40042e:	4798      	blx	r3

	/* Receiver clock mode configuration. */
	rx_clk_option.ul_cks = SSC_RCMR_CKS_TK;
	rx_clk_option.ul_cko = SSC_RCMR_CKO_NONE;
	rx_clk_option.ul_cki = SSC_RCMR_CKI;
  400430:	f04f 0c20 	mov.w	ip, #32
	rx_clk_option.ul_ckg = SSC_RCMR_CKG_CONTINUOUS;
	rx_clk_option.ul_start_sel = SSC_RCMR_START_RF_EDGE;
	rx_clk_option.ul_sttdly = 1;	
	rx_clk_option.ul_period = BITS_BY_SLOT;	
  400434:	f04f 0e10 	mov.w	lr, #16
	rx_data_frame_option.ul_fslen = BITS_BY_SLOT - 1;	
	rx_data_frame_option.ul_fslen_ext = 0;
	rx_data_frame_option.ul_fsos = SSC_TFMR_FSOS_NONE;
	rx_data_frame_option.ul_fsedge = SSC_TFMR_FSEDGE_POSITIVE;
	/* Configure the SSC transmitter to I2S mode. */
	ssc_set_receiver(SSC, &rx_clk_option, &rx_data_frame_option);
  400438:	aa15      	add	r2, sp, #84	; 0x54
  40043a:	a907      	add	r1, sp, #28
  40043c:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  400440:	4b14      	ldr	r3, [pc, #80]	; (400494 <configure_ssc+0xb4>)
	rx_clk_option.ul_cki = SSC_RCMR_CKI;
  400442:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
	rx_clk_option.ul_period = BITS_BY_SLOT;	
  400446:	f8cd e02c 	str.w	lr, [sp, #44]	; 0x2c
	rx_clk_option.ul_start_sel = SSC_RCMR_START_RF_EDGE;
  40044a:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
	rx_clk_option.ul_cks = SSC_RCMR_CKS_TK;
  40044e:	9607      	str	r6, [sp, #28]
	rx_clk_option.ul_cko = SSC_RCMR_CKO_NONE;
  400450:	9408      	str	r4, [sp, #32]
	rx_clk_option.ul_ckg = SSC_RCMR_CKG_CONTINUOUS;
  400452:	940a      	str	r4, [sp, #40]	; 0x28
	rx_clk_option.ul_sttdly = 1;	
  400454:	960c      	str	r6, [sp, #48]	; 0x30
	rx_data_frame_option.ul_datlen = BITS_BY_SLOT - 1;
  400456:	9515      	str	r5, [sp, #84]	; 0x54
	rx_data_frame_option.ul_msbf = SSC_RFMR_MSBF;
  400458:	9716      	str	r7, [sp, #88]	; 0x58
	rx_data_frame_option.ul_datnb = 0;
  40045a:	9417      	str	r4, [sp, #92]	; 0x5c
	rx_data_frame_option.ul_fslen = BITS_BY_SLOT - 1;	
  40045c:	9518      	str	r5, [sp, #96]	; 0x60
	rx_data_frame_option.ul_fslen_ext = 0;
  40045e:	9419      	str	r4, [sp, #100]	; 0x64
	rx_data_frame_option.ul_fsos = SSC_TFMR_FSOS_NONE;
  400460:	941a      	str	r4, [sp, #104]	; 0x68
	rx_data_frame_option.ul_fsedge = SSC_TFMR_FSEDGE_POSITIVE;
  400462:	941b      	str	r4, [sp, #108]	; 0x6c
	ssc_set_receiver(SSC, &rx_clk_option, &rx_data_frame_option);
  400464:	4798      	blx	r3

	/* Disable transmitter first */
	ssc_disable_tx(SSC);
  400466:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  40046a:	4b0b      	ldr	r3, [pc, #44]	; (400498 <configure_ssc+0xb8>)
  40046c:	4798      	blx	r3
	ssc_disable_rx(SSC);
  40046e:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  400472:	4b0a      	ldr	r3, [pc, #40]	; (40049c <configure_ssc+0xbc>)
  400474:	4798      	blx	r3

	/* Disable All Interrupt */
	ssc_disable_interrupt(SSC, 0xFFFFFFFF);
  400476:	f04f 31ff 	mov.w	r1, #4294967295
  40047a:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  40047e:	4b08      	ldr	r3, [pc, #32]	; (4004a0 <configure_ssc+0xc0>)
  400480:	4798      	blx	r3
}
  400482:	b01c      	add	sp, #112	; 0x70
  400484:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400488:	00402211 	.word	0x00402211
  40048c:	0040126d 	.word	0x0040126d
  400490:	00401315 	.word	0x00401315
  400494:	004012a1 	.word	0x004012a1
  400498:	00401299 	.word	0x00401299
  40049c:	00401289 	.word	0x00401289
  4004a0:	00401389 	.word	0x00401389

004004a4 <configure_codec>:


void configure_codec(void)
{
  4004a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint16_t data = 0;
	/* check that WM8904 is present */
	wm8904_write_register(WM8904_SW_RESET_AND_ID, 0xFFFF);
  4004a8:	f64f 71ff 	movw	r1, #65535	; 0xffff
  4004ac:	4c3f      	ldr	r4, [pc, #252]	; (4005ac <configure_codec+0x108>)
  4004ae:	2000      	movs	r0, #0
	}

	wm8904_write_register(WM8904_BIAS_CONTROL_0, WM8904_ISEL_HP_BIAS);	
	wm8904_write_register(WM8904_VMID_CONTROL_0, WM8904_VMID_BUF_ENA |	
	WM8904_VMID_RES_FAST | WM8904_VMID_ENA);
	delay_ms(5);
  4004b0:	4e3f      	ldr	r6, [pc, #252]	; (4005b0 <configure_codec+0x10c>)
	wm8904_write_register(WM8904_SW_RESET_AND_ID, 0xFFFF);
  4004b2:	47a0      	blx	r4
	data = wm8904_read_register(WM8904_SW_RESET_AND_ID);
  4004b4:	4b3f      	ldr	r3, [pc, #252]	; (4005b4 <configure_codec+0x110>)
  4004b6:	2000      	movs	r0, #0
	delay_ms(5);
  4004b8:	4d3f      	ldr	r5, [pc, #252]	; (4005b8 <configure_codec+0x114>)
	data = wm8904_read_register(WM8904_SW_RESET_AND_ID);
  4004ba:	4798      	blx	r3
	wm8904_write_register(WM8904_BIAS_CONTROL_0, WM8904_ISEL_HP_BIAS);	
  4004bc:	2108      	movs	r1, #8
  4004be:	2004      	movs	r0, #4
	WM8904_DCS_ENA_CHAN_3 | WM8904_DCS_ENA_CHAN_2 |
	WM8904_DCS_ENA_CHAN_1 | WM8904_DCS_ENA_CHAN_0);
	wm8904_write_register(WM8904_DC_SERVO_1,
	WM8904_DCS_TRIG_STARTUP_3 | WM8904_DCS_TRIG_STARTUP_2 |
	WM8904_DCS_TRIG_STARTUP_1 | WM8904_DCS_TRIG_STARTUP_0);
	delay_ms(100);
  4004c0:	4f3e      	ldr	r7, [pc, #248]	; (4005bc <configure_codec+0x118>)
	wm8904_write_register(WM8904_BIAS_CONTROL_0, WM8904_ISEL_HP_BIAS);	
  4004c2:	47a0      	blx	r4
	wm8904_write_register(WM8904_VMID_CONTROL_0, WM8904_VMID_BUF_ENA |	
  4004c4:	2147      	movs	r1, #71	; 0x47
  4004c6:	2005      	movs	r0, #5
  4004c8:	47a0      	blx	r4
	delay_ms(5);
  4004ca:	4630      	mov	r0, r6
  4004cc:	47a8      	blx	r5
	wm8904_write_register(WM8904_VMID_CONTROL_0, WM8904_VMID_BUF_ENA |
  4004ce:	2143      	movs	r1, #67	; 0x43
  4004d0:	2005      	movs	r0, #5
  4004d2:	47a0      	blx	r4
	wm8904_write_register(WM8904_BIAS_CONTROL_0, WM8904_ISEL_HP_BIAS | WM8904_BIAS_ENA);
  4004d4:	2109      	movs	r1, #9
  4004d6:	2004      	movs	r0, #4
  4004d8:	47a0      	blx	r4
	wm8904_write_register(WM8904_POWER_MANAGEMENT_0, WM8904_INL_ENA | WM8904_INR_ENA);
  4004da:	2103      	movs	r1, #3
  4004dc:	200c      	movs	r0, #12
  4004de:	47a0      	blx	r4
	wm8904_write_register(WM8904_POWER_MANAGEMENT_2, WM8904_HPL_PGA_ENA | WM8904_HPR_PGA_ENA);
  4004e0:	2103      	movs	r1, #3
  4004e2:	200e      	movs	r0, #14
  4004e4:	47a0      	blx	r4
	wm8904_write_register(WM8904_DAC_DIGITAL_1, WM8904_DEEMPH(0));
  4004e6:	2100      	movs	r1, #0
  4004e8:	2021      	movs	r0, #33	; 0x21
  4004ea:	47a0      	blx	r4
	wm8904_write_register(WM8904_ANALOGUE_OUT12_ZC, 0x0000);
  4004ec:	2100      	movs	r1, #0
  4004ee:	203d      	movs	r0, #61	; 0x3d
  4004f0:	47a0      	blx	r4
	wm8904_write_register(WM8904_CHARGE_PUMP_0, WM8904_CP_ENA);
  4004f2:	2101      	movs	r1, #1
  4004f4:	2062      	movs	r0, #98	; 0x62
  4004f6:	47a0      	blx	r4
	wm8904_write_register(WM8904_CLASS_W_0, WM8904_CP_DYN_PWR);
  4004f8:	2101      	movs	r1, #1
  4004fa:	2068      	movs	r0, #104	; 0x68
  4004fc:	47a0      	blx	r4
	wm8904_write_register(WM8904_FLL_CONTROL_1, 0x0000);
  4004fe:	2100      	movs	r1, #0
  400500:	2074      	movs	r0, #116	; 0x74
  400502:	47a0      	blx	r4
	wm8904_write_register(WM8904_FLL_CONTROL_2, WM8904_FLL_OUTDIV(7)| WM8904_FLL_FRATIO(4));
  400504:	f240 7104 	movw	r1, #1796	; 0x704
  400508:	2075      	movs	r0, #117	; 0x75
  40050a:	47a0      	blx	r4
	wm8904_write_register(WM8904_FLL_CONTROL_3, WM8904_FLL_K(0x8000));
  40050c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  400510:	2076      	movs	r0, #118	; 0x76
  400512:	47a0      	blx	r4
	wm8904_write_register(WM8904_FLL_CONTROL_4, WM8904_FLL_N(0xBB));
  400514:	f44f 51bb 	mov.w	r1, #5984	; 0x1760
  400518:	2077      	movs	r0, #119	; 0x77
  40051a:	47a0      	blx	r4
	wm8904_write_register(WM8904_FLL_CONTROL_1, WM8904_FLL_FRACN_ENA | WM8904_FLL_ENA);
  40051c:	2105      	movs	r1, #5
  40051e:	2074      	movs	r0, #116	; 0x74
  400520:	47a0      	blx	r4
	delay_ms(5);
  400522:	4630      	mov	r0, r6
  400524:	47a8      	blx	r5
	wm8904_write_register(WM8904_CLOCK_RATES_1, WM8904_CLK_SYS_RATE(3) | WM8904_SAMPLE_RATE(SAMPLE_RATE_48k));
  400526:	f640 4105 	movw	r1, #3077	; 0xc05
  40052a:	2015      	movs	r0, #21
  40052c:	47a0      	blx	r4
	wm8904_write_register(WM8904_CLOCK_RATES_0, 0x0000);
  40052e:	2100      	movs	r1, #0
  400530:	2014      	movs	r0, #20
  400532:	47a0      	blx	r4
	wm8904_write_register(WM8904_CLOCK_RATES_2,
  400534:	f244 0106 	movw	r1, #16390	; 0x4006
  400538:	2016      	movs	r0, #22
  40053a:	47a0      	blx	r4
	wm8904_write_register(WM8904_AUDIO_INTERFACE_0, WM8904_DAC_BOOST(1)); 
  40053c:	f44f 7100 	mov.w	r1, #512	; 0x200
  400540:	2018      	movs	r0, #24
  400542:	47a0      	blx	r4
	wm8904_write_register(WM8904_AUDIO_INTERFACE_1, WM8904_BCLK_DIR | WM8904_AIF_FMT_I2S); 
  400544:	2142      	movs	r1, #66	; 0x42
  400546:	2019      	movs	r0, #25
  400548:	47a0      	blx	r4
	wm8904_write_register(WM8904_AUDIO_INTERFACE_2, WM8904_BCLK_DIV(8));
  40054a:	2108      	movs	r1, #8
  40054c:	201a      	movs	r0, #26
  40054e:	47a0      	blx	r4
	wm8904_write_register(WM8904_AUDIO_INTERFACE_3, WM8904_LRCLK_DIR | WM8904_LRCLK_RATE(0x20));
  400550:	f44f 6102 	mov.w	r1, #2080	; 0x820
  400554:	201b      	movs	r0, #27
  400556:	47a0      	blx	r4
	wm8904_write_register(WM8904_POWER_MANAGEMENT_6,
  400558:	210f      	movs	r1, #15
  40055a:	2012      	movs	r0, #18
  40055c:	47a0      	blx	r4
	delay_ms(5);
  40055e:	4630      	mov	r0, r6
  400560:	47a8      	blx	r5
	wm8904_write_register(WM8904_ANALOGUE_LEFT_INPUT_0, WM8904_LIN_VOL(0x10));
  400562:	2110      	movs	r1, #16
  400564:	202c      	movs	r0, #44	; 0x2c
  400566:	47a0      	blx	r4
	wm8904_write_register(WM8904_ANALOGUE_RIGHT_INPUT_0, WM8904_RIN_VOL(0x10));
  400568:	2110      	movs	r1, #16
  40056a:	202d      	movs	r0, #45	; 0x2d
  40056c:	47a0      	blx	r4
	wm8904_write_register(WM8904_ANALOGUE_HP_0,
  40056e:	2111      	movs	r1, #17
  400570:	205a      	movs	r0, #90	; 0x5a
  400572:	47a0      	blx	r4
	wm8904_write_register(WM8904_ANALOGUE_HP_0,
  400574:	2133      	movs	r1, #51	; 0x33
  400576:	205a      	movs	r0, #90	; 0x5a
  400578:	47a0      	blx	r4
	wm8904_write_register(WM8904_DC_SERVO_0,
  40057a:	210f      	movs	r1, #15
  40057c:	2043      	movs	r0, #67	; 0x43
  40057e:	47a0      	blx	r4
	wm8904_write_register(WM8904_DC_SERVO_1,
  400580:	21f0      	movs	r1, #240	; 0xf0
  400582:	2044      	movs	r0, #68	; 0x44
  400584:	47a0      	blx	r4
	delay_ms(100);
  400586:	4638      	mov	r0, r7
  400588:	47a8      	blx	r5
	wm8904_write_register(WM8904_ANALOGUE_HP_0,
  40058a:	2177      	movs	r1, #119	; 0x77
  40058c:	205a      	movs	r0, #90	; 0x5a
  40058e:	47a0      	blx	r4
	WM8904_HPL_ENA_OUTP | WM8904_HPL_ENA_DLY | WM8904_HPL_ENA |
	WM8904_HPR_ENA_OUTP | WM8904_HPR_ENA_DLY | WM8904_HPR_ENA);
	wm8904_write_register(WM8904_ANALOGUE_HP_0,
  400590:	21ff      	movs	r1, #255	; 0xff
  400592:	205a      	movs	r0, #90	; 0x5a
  400594:	47a0      	blx	r4
	WM8904_HPL_RMV_SHORT | WM8904_HPL_ENA_OUTP | WM8904_HPL_ENA_DLY | WM8904_HPL_ENA |
	WM8904_HPR_RMV_SHORT | WM8904_HPR_ENA_OUTP | WM8904_HPR_ENA_DLY | WM8904_HPR_ENA);
	wm8904_write_register(WM8904_ANALOGUE_OUT1_LEFT, WM8904_HPOUT_VU | WM8904_HPOUTL_VOL(0x3A));
  400596:	21ba      	movs	r1, #186	; 0xba
  400598:	2039      	movs	r0, #57	; 0x39
  40059a:	47a0      	blx	r4
	wm8904_write_register(WM8904_ANALOGUE_OUT1_RIGHT, WM8904_HPOUT_VU | WM8904_HPOUTR_VOL(0x3A));
  40059c:	203a      	movs	r0, #58	; 0x3a
  40059e:	21ba      	movs	r1, #186	; 0xba
  4005a0:	47a0      	blx	r4
	delay_ms(100);
  4005a2:	4638      	mov	r0, r7
  4005a4:	462b      	mov	r3, r5
}
  4005a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	delay_ms(100);
  4005aa:	4718      	bx	r3
  4005ac:	0040117d 	.word	0x0040117d
  4005b0:	0003dbc2 	.word	0x0003dbc2
  4005b4:	004011b9 	.word	0x004011b9
  4005b8:	20400001 	.word	0x20400001
  4005bc:	004d2b25 	.word	0x004d2b25

004005c0 <computeWaveletPitch>:
{
	float pitchF = 0.0f;
	int32_t i, j;
	float si, si1;
	
	arm_copy_f32(samples, sam, WIN_SIZE); 
  4005c0:	f44f 6280 	mov.w	r2, #1024	; 0x400
  4005c4:	499e      	ldr	r1, [pc, #632]	; (400840 <computeWaveletPitch+0x280>)
  4005c6:	4b9f      	ldr	r3, [pc, #636]	; (400844 <computeWaveletPitch+0x284>)
	
	return pitchF;
}

float computeWaveletPitch(float * samples)
{
  4005c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	int32_t curSamNb = WIN_SIZE;
  4005cc:	4692      	mov	sl, r2
	int32_t curLevel = 0;
  4005ce:	2400      	movs	r4, #0
		memset(distances, 0, WIN_SIZE*sizeof(int32_t));
  4005d0:	f8df b290 	ldr.w	fp, [pc, #656]	; 400864 <computeWaveletPitch+0x2a4>
{
  4005d4:	ed2d 8b04 	vpush	{d8-d9}
  4005d8:	b087      	sub	sp, #28
	float curModeDistance = -1.0f;
  4005da:	eeff 9a00 	vmov.f32	s19, #240	; 0xbf800000 -1.0
	arm_copy_f32(samples, sam, WIN_SIZE); 
  4005de:	4798      	blx	r3
		arm_max_f32(sam, WIN_SIZE, &maxValue, &temp_idx); 
  4005e0:	4651      	mov	r1, sl
  4005e2:	ab02      	add	r3, sp, #8
  4005e4:	aa03      	add	r2, sp, #12
  4005e6:	4896      	ldr	r0, [pc, #600]	; (400840 <computeWaveletPitch+0x280>)
	int32_t curLevel = 0;
  4005e8:	9400      	str	r4, [sp, #0]
		arm_max_f32(sam, WIN_SIZE, &maxValue, &temp_idx); 
  4005ea:	4c97      	ldr	r4, [pc, #604]	; (400848 <computeWaveletPitch+0x288>)
  4005ec:	47a0      	blx	r4
		arm_min_f32(sam, WIN_SIZE, &minValue, &temp_idx); 
  4005ee:	ab02      	add	r3, sp, #8
  4005f0:	aa04      	add	r2, sp, #16
  4005f2:	4651      	mov	r1, sl
  4005f4:	4892      	ldr	r0, [pc, #584]	; (400840 <computeWaveletPitch+0x280>)
  4005f6:	4c95      	ldr	r4, [pc, #596]	; (40084c <computeWaveletPitch+0x28c>)
  4005f8:	47a0      	blx	r4
		float theDC = 0.0;
  4005fa:	2300      	movs	r3, #0
  4005fc:	aa06      	add	r2, sp, #24
		arm_mean_f32(sam, WIN_SIZE, &theDC); 
  4005fe:	4651      	mov	r1, sl
  400600:	488f      	ldr	r0, [pc, #572]	; (400840 <computeWaveletPitch+0x280>)
		float theDC = 0.0;
  400602:	f842 3d04 	str.w	r3, [r2, #-4]!
		arm_mean_f32(sam, WIN_SIZE, &theDC); 
  400606:	4b92      	ldr	r3, [pc, #584]	; (400850 <computeWaveletPitch+0x290>)
  400608:	4798      	blx	r3
		maxValue = maxValue - theDC;
  40060a:	eddd 6a05 	vldr	s13, [sp, #20]
		minValue = minValue - theDC;
  40060e:	ed9d 7a04 	vldr	s14, [sp, #16]
		ampltitudeThreshold = amplitudeMax*maximaThresholdRatio;		
  400612:	eeb6 6a08 	vmov.f32	s12, #104	; 0x3f400000  0.750
		maxValue = maxValue - theDC;
  400616:	eddd 7a03 	vldr	s15, [sp, #12]
	int32_t res = 1, j;
  40061a:	2301      	movs	r3, #1
		minValue = minValue - theDC;
  40061c:	ee37 7a66 	vsub.f32	s14, s14, s13
		delta = SAMPLE_RATE/(_2power(curLevel)*maxF);
  400620:	eddf 8a8c 	vldr	s17, [pc, #560]	; 400854 <computeWaveletPitch+0x294>
		maxValue = maxValue - theDC;
  400624:	ee77 7ae6 	vsub.f32	s15, s15, s13
		if (curSamNb < 2) return pitchF;
  400628:	ed9f 8a8b 	vldr	s16, [pc, #556]	; 400858 <computeWaveletPitch+0x298>
		float amplitudeMax = (maxValue > -minValue ? maxValue : -minValue);
  40062c:	eeb1 9a47 	vneg.f32	s18, s14
		minValue = minValue - theDC;
  400630:	ed8d 7a04 	vstr	s14, [sp, #16]
		maxValue = maxValue - theDC;
  400634:	edcd 7a03 	vstr	s15, [sp, #12]
		float amplitudeMax = (maxValue > -minValue ? maxValue : -minValue);
  400638:	fec9 7a27 	vmaxnm.f32	s15, s18, s15
		ampltitudeThreshold = amplitudeMax*maximaThresholdRatio;		
  40063c:	ee27 9a86 	vmul.f32	s18, s15, s12
		delta = SAMPLE_RATE/(_2power(curLevel)*maxF);
  400640:	ee07 3a90 	vmov	s15, r3
		if (curSamNb < 2) return pitchF;
  400644:	f1ba 0f01 	cmp.w	sl, #1
		delta = SAMPLE_RATE/(_2power(curLevel)*maxF);
  400648:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  40064c:	ee88 7aa7 	vdiv.f32	s14, s17, s15
  400650:	eefd 7ac7 	vcvt.s32.f32	s15, s14
  400654:	ee17 4a90 	vmov	r4, s15
		if (curSamNb < 2) return pitchF;
  400658:	f340 8286 	ble.w	400b68 <computeWaveletPitch+0x5a8>
  40065c:	f1ba 0f03 	cmp.w	sl, #3
  400660:	f340 826d 	ble.w	400b3e <computeWaveletPitch+0x57e>
  400664:	f1aa 0e04 	sub.w	lr, sl, #4
  400668:	4b75      	ldr	r3, [pc, #468]	; (400840 <computeWaveletPitch+0x280>)
  40066a:	2000      	movs	r0, #0
  40066c:	f8df 81f8 	ldr.w	r8, [pc, #504]	; 400868 <computeWaveletPitch+0x2a8>
  400670:	f02e 0e01 	bic.w	lr, lr, #1
  400674:	4619      	mov	r1, r3
  400676:	9301      	str	r3, [sp, #4]
  400678:	4602      	mov	r2, r0
  40067a:	edd3 7a00 	vldr	s15, [r3]
  40067e:	f10e 0e03 	add.w	lr, lr, #3
  400682:	4606      	mov	r6, r0
  400684:	4605      	mov	r5, r0
  400686:	46c4      	mov	ip, r8
  400688:	eeb0 7a48 	vmov.f32	s14, s16
  40068c:	2301      	movs	r3, #1
  40068e:	e050      	b.n	400732 <computeWaveletPitch+0x172>
						if (i -1 > lastmaxIndex + delta) 
  400690:	2201      	movs	r2, #1
			si = sam[i]; // - theDC;
  400692:	edd1 7a02 	vldr	s15, [r1, #8]
			if (si1 <= 0 && si > 0) {findMax = 1; findMin = 0; }
  400696:	eef5 7a40 	vcmp.f32	s15, #0.0
  40069a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40069e:	dd06      	ble.n	4006ae <computeWaveletPitch+0xee>
  4006a0:	eef5 6ac0 	vcmpe.f32	s13, #0.0
  4006a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4006a8:	d801      	bhi.n	4006ae <computeWaveletPitch+0xee>
  4006aa:	2000      	movs	r0, #0
  4006ac:	2201      	movs	r2, #1
			if (si1 >= 0 && si < 0) {findMin = 1; findMax = 0; }
  4006ae:	eef5 7a40 	vcmp.f32	s15, #0.0
  4006b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4006b6:	d506      	bpl.n	4006c6 <computeWaveletPitch+0x106>
  4006b8:	eef5 6ac0 	vcmpe.f32	s13, #0.0
  4006bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4006c0:	db01      	blt.n	4006c6 <computeWaveletPitch+0x106>
  4006c2:	2001      	movs	r0, #1
  4006c4:	2200      	movs	r2, #0
			if (previousDV > -1000.0f) 
  4006c6:	eeb4 6ac8 	vcmpe.f32	s12, s16
			dv = si - si1;
  4006ca:	ee37 7ae6 	vsub.f32	s14, s15, s13
			if (previousDV > -1000.0f) 
  4006ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4006d2:	dd2a      	ble.n	40072a <computeWaveletPitch+0x16a>
				if (findMin && previousDV < 0.0f && dv >= 0.0f) 
  4006d4:	eeb5 6ac0 	vcmpe.f32	s12, #0.0
  4006d8:	f000 0701 	and.w	r7, r0, #1
  4006dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4006e0:	bf58      	it	pl
  4006e2:	2700      	movpl	r7, #0
  4006e4:	b1af      	cbz	r7, 400712 <computeWaveletPitch+0x152>
  4006e6:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
  4006ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4006ee:	db10      	blt.n	400712 <computeWaveletPitch+0x152>
					if (Abs(si1) >= ampltitudeThreshold) 
  4006f0:	eef0 5ae6 	vabs.f32	s11, s13
  4006f4:	eeb4 9ae5 	vcmpe.f32	s18, s11
  4006f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4006fc:	d809      	bhi.n	400712 <computeWaveletPitch+0x152>
						if (i - 1 > lastMinIndex + delta)
  4006fe:	eb04 070c 	add.w	r7, r4, ip
  400702:	429f      	cmp	r7, r3
  400704:	da05      	bge.n	400712 <computeWaveletPitch+0x152>
							mins[nbMins++] = i - 1;
  400706:	4855      	ldr	r0, [pc, #340]	; (40085c <computeWaveletPitch+0x29c>)
  400708:	469c      	mov	ip, r3
  40070a:	f840 3025 	str.w	r3, [r0, r5, lsl #2]
  40070e:	3501      	adds	r5, #1
							findMin = 0;
  400710:	2000      	movs	r0, #0
				if (findMax && previousDV > 0.0f && dv <= 0.0f) 
  400712:	eeb5 6a40 	vcmp.f32	s12, #0.0
  400716:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40071a:	dd06      	ble.n	40072a <computeWaveletPitch+0x16a>
  40071c:	b12a      	cbz	r2, 40072a <computeWaveletPitch+0x16a>
  40071e:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
  400722:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400726:	d96b      	bls.n	400800 <computeWaveletPitch+0x240>
						if (i -1 > lastmaxIndex + delta) 
  400728:	2201      	movs	r2, #1
  40072a:	3302      	adds	r3, #2
  40072c:	3108      	adds	r1, #8
  40072e:	4573      	cmp	r3, lr
  400730:	d07b      	beq.n	40082a <computeWaveletPitch+0x26a>
			if (si1 <= 0 && si > 0) {findMax = 1; findMin = 0; }
  400732:	eef5 7a40 	vcmp.f32	s15, #0.0
			si = sam[i]; // - theDC;
  400736:	edd1 6a01 	vldr	s13, [r1, #4]
  40073a:	1e5f      	subs	r7, r3, #1
			if (si1 <= 0 && si > 0) {findMax = 1; findMin = 0; }
  40073c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400740:	d806      	bhi.n	400750 <computeWaveletPitch+0x190>
  400742:	eef5 6ac0 	vcmpe.f32	s13, #0.0
  400746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40074a:	dd01      	ble.n	400750 <computeWaveletPitch+0x190>
  40074c:	2000      	movs	r0, #0
  40074e:	2201      	movs	r2, #1
			if (si1 >= 0 && si < 0) {findMin = 1; findMax = 0; }
  400750:	eef5 7a40 	vcmp.f32	s15, #0.0
  400754:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400758:	db06      	blt.n	400768 <computeWaveletPitch+0x1a8>
  40075a:	eef5 6ac0 	vcmpe.f32	s13, #0.0
  40075e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400762:	d501      	bpl.n	400768 <computeWaveletPitch+0x1a8>
  400764:	2001      	movs	r0, #1
  400766:	2200      	movs	r2, #0
			if (previousDV > -1000.0f) 
  400768:	eeb4 7ac8 	vcmpe.f32	s14, s16
			dv = si - si1;
  40076c:	ee36 6ae7 	vsub.f32	s12, s13, s15
			if (previousDV > -1000.0f) 
  400770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400774:	dd8d      	ble.n	400692 <computeWaveletPitch+0xd2>
				if (findMin && previousDV < 0.0f && dv >= 0.0f) 
  400776:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
  40077a:	f000 0901 	and.w	r9, r0, #1
  40077e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400782:	bf58      	it	pl
  400784:	f04f 0900 	movpl.w	r9, #0
  400788:	f1b9 0f00 	cmp.w	r9, #0
  40078c:	d015      	beq.n	4007ba <computeWaveletPitch+0x1fa>
  40078e:	eeb5 6a40 	vcmp.f32	s12, #0.0
  400792:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400796:	db10      	blt.n	4007ba <computeWaveletPitch+0x1fa>
					if (Abs(si1) >= ampltitudeThreshold) 
  400798:	eef0 5ae7 	vabs.f32	s11, s15
  40079c:	eeb4 9ae5 	vcmpe.f32	s18, s11
  4007a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4007a4:	d809      	bhi.n	4007ba <computeWaveletPitch+0x1fa>
						if (i - 1 > lastMinIndex + delta)
  4007a6:	eb04 090c 	add.w	r9, r4, ip
  4007aa:	45b9      	cmp	r9, r7
  4007ac:	da05      	bge.n	4007ba <computeWaveletPitch+0x1fa>
							mins[nbMins++] = i - 1;
  4007ae:	482b      	ldr	r0, [pc, #172]	; (40085c <computeWaveletPitch+0x29c>)
  4007b0:	46bc      	mov	ip, r7
  4007b2:	f840 7025 	str.w	r7, [r0, r5, lsl #2]
  4007b6:	3501      	adds	r5, #1
							findMin = 0;
  4007b8:	2000      	movs	r0, #0
				if (findMax && previousDV > 0.0f && dv <= 0.0f) 
  4007ba:	eeb5 7a40 	vcmp.f32	s14, #0.0
  4007be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4007c2:	f77f af66 	ble.w	400692 <computeWaveletPitch+0xd2>
  4007c6:	2a00      	cmp	r2, #0
  4007c8:	f43f af63 	beq.w	400692 <computeWaveletPitch+0xd2>
  4007cc:	eeb5 6ac0 	vcmpe.f32	s12, #0.0
  4007d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4007d4:	f63f af5c 	bhi.w	400690 <computeWaveletPitch+0xd0>
					if (Abs(si1) >= ampltitudeThreshold) 
  4007d8:	eef0 7ae7 	vabs.f32	s15, s15
  4007dc:	eeb4 9ae7 	vcmpe.f32	s18, s15
  4007e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4007e4:	f63f af54 	bhi.w	400690 <computeWaveletPitch+0xd0>
						if (i -1 > lastmaxIndex + delta) 
  4007e8:	eb04 0208 	add.w	r2, r4, r8
  4007ec:	42ba      	cmp	r2, r7
  4007ee:	f6bf af4f 	bge.w	400690 <computeWaveletPitch+0xd0>
							maxs[nbMaxs++] = i - 1;
  4007f2:	4a1b      	ldr	r2, [pc, #108]	; (400860 <computeWaveletPitch+0x2a0>)
  4007f4:	46b8      	mov	r8, r7
  4007f6:	f842 7026 	str.w	r7, [r2, r6, lsl #2]
  4007fa:	3601      	adds	r6, #1
							findMax = 0;
  4007fc:	2200      	movs	r2, #0
  4007fe:	e748      	b.n	400692 <computeWaveletPitch+0xd2>
					if (Abs(si1) >= ampltitudeThreshold) 
  400800:	eef0 6ae6 	vabs.f32	s13, s13
  400804:	eeb4 9ae6 	vcmpe.f32	s18, s13
  400808:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40080c:	d88c      	bhi.n	400728 <computeWaveletPitch+0x168>
						if (i -1 > lastmaxIndex + delta) 
  40080e:	eb04 0208 	add.w	r2, r4, r8
  400812:	429a      	cmp	r2, r3
  400814:	da88      	bge.n	400728 <computeWaveletPitch+0x168>
							maxs[nbMaxs++] = i - 1;
  400816:	4a12      	ldr	r2, [pc, #72]	; (400860 <computeWaveletPitch+0x2a0>)
  400818:	4698      	mov	r8, r3
  40081a:	3108      	adds	r1, #8
  40081c:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
  400820:	3302      	adds	r3, #2
  400822:	3601      	adds	r6, #1
							findMax = 0;
  400824:	2200      	movs	r2, #0
  400826:	4573      	cmp	r3, lr
  400828:	d183      	bne.n	400732 <computeWaveletPitch+0x172>
  40082a:	9f01      	ldr	r7, [sp, #4]
  40082c:	f06f 4140 	mvn.w	r1, #3221225472	; 0xc0000000
							mins[nbMins++] = i - 1;
  400830:	f8df 9028 	ldr.w	r9, [pc, #40]	; 40085c <computeWaveletPitch+0x29c>
  400834:	46a6      	mov	lr, r4
  400836:	4419      	add	r1, r3
  400838:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  40083c:	e01c      	b.n	400878 <computeWaveletPitch+0x2b8>
  40083e:	bf00      	nop
  400840:	20407400 	.word	0x20407400
  400844:	004038a5 	.word	0x004038a5
  400848:	00403aa5 	.word	0x00403aa5
  40084c:	00403965 	.word	0x00403965
  400850:	00403a41 	.word	0x00403a41
  400854:	41740000 	.word	0x41740000
  400858:	c47a0000 	.word	0xc47a0000
  40085c:	20406400 	.word	0x20406400
  400860:	20405400 	.word	0x20405400
  400864:	20404400 	.word	0x20404400
  400868:	fff0bdc0 	.word	0xfff0bdc0
						if (i -1 > lastmaxIndex + delta) 
  40086c:	2201      	movs	r2, #1
		for (i = 1; i < curSamNb; i++) 
  40086e:	3301      	adds	r3, #1
			dv = si - si1;
  400870:	eeb0 7a67 	vmov.f32	s14, s15
		for (i = 1; i < curSamNb; i++) 
  400874:	459a      	cmp	sl, r3
  400876:	dd65      	ble.n	400944 <computeWaveletPitch+0x384>
			si = sam[i]; // - theDC;
  400878:	edd1 7a01 	vldr	s15, [r1, #4]
  40087c:	1e5f      	subs	r7, r3, #1
			si1 = sam[i-1]; // - theDC;
  40087e:	ecf1 6a01 	vldmia	r1!, {s13}
			if (si1 <= 0 && si > 0) {findMax = 1; findMin = 0; }
  400882:	eef5 7a40 	vcmp.f32	s15, #0.0
  400886:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40088a:	dd06      	ble.n	40089a <computeWaveletPitch+0x2da>
  40088c:	eef5 6ac0 	vcmpe.f32	s13, #0.0
  400890:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400894:	d801      	bhi.n	40089a <computeWaveletPitch+0x2da>
  400896:	2000      	movs	r0, #0
  400898:	2201      	movs	r2, #1
			if (si1 >= 0 && si < 0) {findMin = 1; findMax = 0; }
  40089a:	eef5 7a40 	vcmp.f32	s15, #0.0
  40089e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4008a2:	d506      	bpl.n	4008b2 <computeWaveletPitch+0x2f2>
  4008a4:	eef5 6ac0 	vcmpe.f32	s13, #0.0
  4008a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4008ac:	db01      	blt.n	4008b2 <computeWaveletPitch+0x2f2>
  4008ae:	2001      	movs	r0, #1
  4008b0:	2200      	movs	r2, #0
			if (previousDV > -1000.0f) 
  4008b2:	eeb4 7ac8 	vcmpe.f32	s14, s16
			dv = si - si1;
  4008b6:	ee77 7ae6 	vsub.f32	s15, s15, s13
			if (previousDV > -1000.0f) 
  4008ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4008be:	ddd6      	ble.n	40086e <computeWaveletPitch+0x2ae>
				if (findMin && previousDV < 0.0f && dv >= 0.0f) 
  4008c0:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
  4008c4:	f000 0401 	and.w	r4, r0, #1
  4008c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4008cc:	bf58      	it	pl
  4008ce:	2400      	movpl	r4, #0
  4008d0:	b1a4      	cbz	r4, 4008fc <computeWaveletPitch+0x33c>
  4008d2:	eef5 7a40 	vcmp.f32	s15, #0.0
  4008d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4008da:	db0f      	blt.n	4008fc <computeWaveletPitch+0x33c>
					if (Abs(si1) >= ampltitudeThreshold) 
  4008dc:	eeb0 6ae6 	vabs.f32	s12, s13
  4008e0:	eeb4 9ac6 	vcmpe.f32	s18, s12
  4008e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4008e8:	d808      	bhi.n	4008fc <computeWaveletPitch+0x33c>
						if (i - 1 > lastMinIndex + delta)
  4008ea:	eb0e 040c 	add.w	r4, lr, ip
  4008ee:	42bc      	cmp	r4, r7
  4008f0:	da04      	bge.n	4008fc <computeWaveletPitch+0x33c>
							mins[nbMins++] = i - 1;
  4008f2:	f849 7025 	str.w	r7, [r9, r5, lsl #2]
  4008f6:	46bc      	mov	ip, r7
  4008f8:	3501      	adds	r5, #1
							findMin = 0;
  4008fa:	2000      	movs	r0, #0
				if (findMax && previousDV > 0.0f && dv <= 0.0f) 
  4008fc:	eeb5 7a40 	vcmp.f32	s14, #0.0
  400900:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400904:	ddb3      	ble.n	40086e <computeWaveletPitch+0x2ae>
  400906:	2a00      	cmp	r2, #0
  400908:	d0b1      	beq.n	40086e <computeWaveletPitch+0x2ae>
  40090a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
  40090e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400912:	d8ab      	bhi.n	40086c <computeWaveletPitch+0x2ac>
					if (Abs(si1) >= ampltitudeThreshold) 
  400914:	eef0 6ae6 	vabs.f32	s13, s13
  400918:	eeb4 9ae6 	vcmpe.f32	s18, s13
  40091c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400920:	d8a4      	bhi.n	40086c <computeWaveletPitch+0x2ac>
						if (i -1 > lastmaxIndex + delta) 
  400922:	eb0e 0208 	add.w	r2, lr, r8
  400926:	42ba      	cmp	r2, r7
  400928:	daa0      	bge.n	40086c <computeWaveletPitch+0x2ac>
		for (i = 1; i < curSamNb; i++) 
  40092a:	3301      	adds	r3, #1
							maxs[nbMaxs++] = i - 1;
  40092c:	4acf      	ldr	r2, [pc, #828]	; (400c6c <computeWaveletPitch+0x6ac>)
  40092e:	46b8      	mov	r8, r7
			dv = si - si1;
  400930:	eeb0 7a67 	vmov.f32	s14, s15
		for (i = 1; i < curSamNb; i++) 
  400934:	459a      	cmp	sl, r3
							maxs[nbMaxs++] = i - 1;
  400936:	f842 7026 	str.w	r7, [r2, r6, lsl #2]
  40093a:	f106 0601 	add.w	r6, r6, #1
							findMax = 0;
  40093e:	f04f 0200 	mov.w	r2, #0
		for (i = 1; i < curSamNb; i++) 
  400942:	dc99      	bgt.n	400878 <computeWaveletPitch+0x2b8>
  400944:	4674      	mov	r4, lr
		if (nbMins == 0 && nbMaxs == 0) 
  400946:	b915      	cbnz	r5, 40094e <computeWaveletPitch+0x38e>
  400948:	2e00      	cmp	r6, #0
  40094a:	f000 810d 	beq.w	400b68 <computeWaveletPitch+0x5a8>
		memset(distances, 0, WIN_SIZE*sizeof(int32_t));
  40094e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  400952:	2100      	movs	r1, #0
  400954:	4658      	mov	r0, fp
  400956:	4bc6      	ldr	r3, [pc, #792]	; (400c70 <computeWaveletPitch+0x6b0>)
  400958:	4798      	blx	r3
		for (i = 0 ; i < nbMins ; i++) 
  40095a:	b34d      	cbz	r5, 4009b0 <computeWaveletPitch+0x3f0>
  40095c:	f8df e32c 	ldr.w	lr, [pc, #812]	; 400c8c <computeWaveletPitch+0x6cc>
  400960:	2202      	movs	r2, #2
  400962:	2700      	movs	r7, #0
  400964:	4671      	mov	r1, lr
  400966:	e012      	b.n	40098e <computeWaveletPitch+0x3ce>
					d = Abs(mins[i] - mins[i+j]);
  400968:	f8d1 c000 	ldr.w	ip, [r1]
  40096c:	684b      	ldr	r3, [r1, #4]
  40096e:	ebac 0303 	sub.w	r3, ip, r3
  400972:	2b00      	cmp	r3, #0
  400974:	bfb8      	it	lt
  400976:	425b      	neglt	r3, r3
				if (i+j < nbMins) 
  400978:	42aa      	cmp	r2, r5
					distances[d]++; 
  40097a:	f85b 0023 	ldr.w	r0, [fp, r3, lsl #2]
  40097e:	f100 0001 	add.w	r0, r0, #1
  400982:	f84b 0023 	str.w	r0, [fp, r3, lsl #2]
				if (i+j < nbMins) 
  400986:	f2c0 80cc 	blt.w	400b22 <computeWaveletPitch+0x562>
  40098a:	3104      	adds	r1, #4
  40098c:	3201      	adds	r2, #1
  40098e:	3701      	adds	r7, #1
  400990:	42af      	cmp	r7, r5
  400992:	dbe9      	blt.n	400968 <computeWaveletPitch+0x3a8>
  400994:	42aa      	cmp	r2, r5
  400996:	da0b      	bge.n	4009b0 <computeWaveletPitch+0x3f0>
					d = Abs(mins[i] - mins[i+j]);
  400998:	f85e 2022 	ldr.w	r2, [lr, r2, lsl #2]
  40099c:	680b      	ldr	r3, [r1, #0]
  40099e:	1a9b      	subs	r3, r3, r2
  4009a0:	2b00      	cmp	r3, #0
  4009a2:	bfb8      	it	lt
  4009a4:	425b      	neglt	r3, r3
					distances[d]++; 
  4009a6:	f85b 2023 	ldr.w	r2, [fp, r3, lsl #2]
  4009aa:	3201      	adds	r2, #1
  4009ac:	f84b 2023 	str.w	r2, [fp, r3, lsl #2]
		for (i = 0 ; i < nbMaxs ; i++) 
  4009b0:	b346      	cbz	r6, 400a04 <computeWaveletPitch+0x444>
  4009b2:	4dae      	ldr	r5, [pc, #696]	; (400c6c <computeWaveletPitch+0x6ac>)
  4009b4:	2202      	movs	r2, #2
  4009b6:	2700      	movs	r7, #0
  4009b8:	4629      	mov	r1, r5
  4009ba:	e012      	b.n	4009e2 <computeWaveletPitch+0x422>
					d = Abs(maxs[i] - maxs[i+j]);
  4009bc:	f8d1 e000 	ldr.w	lr, [r1]
  4009c0:	684b      	ldr	r3, [r1, #4]
  4009c2:	ebae 0303 	sub.w	r3, lr, r3
  4009c6:	2b00      	cmp	r3, #0
  4009c8:	bfb8      	it	lt
  4009ca:	425b      	neglt	r3, r3
				if (i+j < nbMaxs) 
  4009cc:	42b2      	cmp	r2, r6
					distances[d]++; 
  4009ce:	f85b 0023 	ldr.w	r0, [fp, r3, lsl #2]
  4009d2:	f100 0001 	add.w	r0, r0, #1
  4009d6:	f84b 0023 	str.w	r0, [fp, r3, lsl #2]
				if (i+j < nbMaxs) 
  4009da:	f2c0 818f 	blt.w	400cfc <computeWaveletPitch+0x73c>
  4009de:	3104      	adds	r1, #4
  4009e0:	3201      	adds	r2, #1
  4009e2:	3701      	adds	r7, #1
  4009e4:	42b7      	cmp	r7, r6
  4009e6:	dbe9      	blt.n	4009bc <computeWaveletPitch+0x3fc>
  4009e8:	42b2      	cmp	r2, r6
  4009ea:	da0b      	bge.n	400a04 <computeWaveletPitch+0x444>
					d = Abs(maxs[i] - maxs[i+j]);
  4009ec:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  4009f0:	680b      	ldr	r3, [r1, #0]
  4009f2:	1a9b      	subs	r3, r3, r2
  4009f4:	2b00      	cmp	r3, #0
  4009f6:	bfb8      	it	lt
  4009f8:	425b      	neglt	r3, r3
					distances[d]++; 
  4009fa:	f85b 2023 	ldr.w	r2, [fp, r3, lsl #2]
  4009fe:	3201      	adds	r2, #1
  400a00:	f84b 2023 	str.w	r2, [fp, r3, lsl #2]
		for (i = 0 ; i < nbMaxs ; i++) 
  400a04:	f04f 36ff 	mov.w	r6, #4294967295
  400a08:	f1c4 0e00 	rsb	lr, r4, #0
  400a0c:	2500      	movs	r5, #0
  400a0e:	f104 0c01 	add.w	ip, r4, #1
  400a12:	4637      	mov	r7, r6
			for (j = -delta ; j <= delta ; j++) 
  400a14:	4574      	cmp	r4, lr
  400a16:	f2c0 8082 	blt.w	400b1e <computeWaveletPitch+0x55e>
  400a1a:	1b2b      	subs	r3, r5, r4
  400a1c:	eb0c 0205 	add.w	r2, ip, r5
  400a20:	2100      	movs	r1, #0
				if (i+j >=0 && i+j < curSamNb)
  400a22:	4553      	cmp	r3, sl
  400a24:	da04      	bge.n	400a30 <computeWaveletPitch+0x470>
  400a26:	2b00      	cmp	r3, #0
  400a28:	db02      	blt.n	400a30 <computeWaveletPitch+0x470>
					summed += distances[i+j];
  400a2a:	f85b 0023 	ldr.w	r0, [fp, r3, lsl #2]
  400a2e:	4401      	add	r1, r0
  400a30:	3301      	adds	r3, #1
			for (j = -delta ; j <= delta ; j++) 
  400a32:	4293      	cmp	r3, r2
  400a34:	d1f5      	bne.n	400a22 <computeWaveletPitch+0x462>
			if (summed == bestValue) 
  400a36:	42b9      	cmp	r1, r7
  400a38:	d06c      	beq.n	400b14 <computeWaveletPitch+0x554>
			else if (summed > bestValue) 
  400a3a:	dd01      	ble.n	400a40 <computeWaveletPitch+0x480>
  400a3c:	460f      	mov	r7, r1
  400a3e:	462e      	mov	r6, r5
		for (i = 0; i< curSamNb; i++) 
  400a40:	3501      	adds	r5, #1
  400a42:	4555      	cmp	r5, sl
  400a44:	d1e6      	bne.n	400a14 <computeWaveletPitch+0x454>
		for (j = -delta ; j <= delta ; j++) 
  400a46:	4574      	cmp	r4, lr
  400a48:	f2c0 8087 	blt.w	400b5a <computeWaveletPitch+0x59a>
  400a4c:	ed9f 7a89 	vldr	s14, [pc, #548]	; 400c74 <computeWaveletPitch+0x6b4>
  400a50:	1c62      	adds	r2, r4, #1
  400a52:	1b33      	subs	r3, r6, r4
  400a54:	eef0 6a47 	vmov.f32	s13, s14
  400a58:	4416      	add	r6, r2
			if (bestDistance+j >=0 && bestDistance+j < WIN_SIZE) 
  400a5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
  400a5e:	d211      	bcs.n	400a84 <computeWaveletPitch+0x4c4>
				int32_t nbDist = distances[bestDistance+j];
  400a60:	f85b 2023 	ldr.w	r2, [fp, r3, lsl #2]
					distAvg += (bestDistance+j)*nbDist;
  400a64:	fb02 f103 	mul.w	r1, r2, r3
					nbDists += nbDist;
  400a68:	ee06 2a10 	vmov	s12, r2
				if (nbDist > 0) {
  400a6c:	2a00      	cmp	r2, #0
					distAvg += (bestDistance+j)*nbDist;
  400a6e:	ee07 1a90 	vmov	s15, r1
					nbDists += nbDist;
  400a72:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
					distAvg += (bestDistance+j)*nbDist;
  400a76:	eef8 7ae7 	vcvt.f32.s32	s15, s15
				if (nbDist > 0) {
  400a7a:	dd03      	ble.n	400a84 <computeWaveletPitch+0x4c4>
					nbDists += nbDist;
  400a7c:	ee76 6a86 	vadd.f32	s13, s13, s12
					distAvg += (bestDistance+j)*nbDist;
  400a80:	ee37 7a27 	vadd.f32	s14, s14, s15
  400a84:	3301      	adds	r3, #1
		for (j = -delta ; j <= delta ; j++) 
  400a86:	42b3      	cmp	r3, r6
  400a88:	d1e7      	bne.n	400a5a <computeWaveletPitch+0x49a>
  400a8a:	ee87 6a26 	vdiv.f32	s12, s14, s13
				pitchF = SAMPLE_RATE/(_2power(curLevel-1)*curModeDistance);
  400a8e:	9b00      	ldr	r3, [sp, #0]
		if (curModeDistance > -1.0f) 
  400a90:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
  400a94:	eef4 9ae7 	vcmpe.f32	s19, s15
  400a98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400a9c:	dd12      	ble.n	400ac4 <computeWaveletPitch+0x504>
			float similarity = Abs(distAvg*2 - curModeDistance);
  400a9e:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
			if (similarity <= 2*delta) 
  400aa2:	0064      	lsls	r4, r4, #1
			float similarity = Abs(distAvg*2 - curModeDistance);
  400aa4:	eef0 6a69 	vmov.f32	s13, s19
			if (similarity <= 2*delta) 
  400aa8:	ee07 4a90 	vmov	s15, r4
			float similarity = Abs(distAvg*2 - curModeDistance);
  400aac:	eed6 6a07 	vfnms.f32	s13, s12, s14
			if (similarity <= 2*delta) 
  400ab0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
			float similarity = Abs(distAvg*2 - curModeDistance);
  400ab4:	eeb0 7ae6 	vabs.f32	s14, s13
			if (similarity <= 2*delta) 
  400ab8:	eeb4 7ae7 	vcmpe.f32	s14, s15
  400abc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400ac0:	f240 8087 	bls.w	400bd2 <computeWaveletPitch+0x612>
		curLevel = curLevel + 1;
  400ac4:	3301      	adds	r3, #1
		if (curLevel >= maxFLWTlevels) 
  400ac6:	2b06      	cmp	r3, #6
		curLevel = curLevel + 1;
  400ac8:	9300      	str	r3, [sp, #0]
		if (curLevel >= maxFLWTlevels) 
  400aca:	d04d      	beq.n	400b68 <computeWaveletPitch+0x5a8>
  400acc:	9b01      	ldr	r3, [sp, #4]
		for (i = 0; i < curSamNb/2; i++)
  400ace:	ea4f 0a6a 	mov.w	sl, sl, asr #1
  400ad2:	4a69      	ldr	r2, [pc, #420]	; (400c78 <computeWaveletPitch+0x6b8>)
			sam[i] = (sam[2*i] + sam[2*i + 1]) * 0.5f;
  400ad4:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
  400ad8:	eb03 01ca 	add.w	r1, r3, sl, lsl #3
		for (i = 0; i < curSamNb/2; i++)
  400adc:	4613      	mov	r3, r2
			sam[i] = (sam[2*i] + sam[2*i + 1]) * 0.5f;
  400ade:	ed93 7a00 	vldr	s14, [r3]
  400ae2:	3308      	adds	r3, #8
  400ae4:	ed53 7a01 	vldr	s15, [r3, #-4]
		for (i = 0; i < curSamNb/2; i++)
  400ae8:	428b      	cmp	r3, r1
			sam[i] = (sam[2*i] + sam[2*i + 1]) * 0.5f;
  400aea:	ee77 7a27 	vadd.f32	s15, s14, s15
  400aee:	ee67 7aa6 	vmul.f32	s15, s15, s13
  400af2:	ece2 7a01 	vstmia	r2!, {s15}
		for (i = 0; i < curSamNb/2; i++)
  400af6:	d1f2      	bne.n	400ade <computeWaveletPitch+0x51e>
	for (j = 0; j < i; j++) res <<= 1;
  400af8:	9b00      	ldr	r3, [sp, #0]
  400afa:	2b01      	cmp	r3, #1
  400afc:	d057      	beq.n	400bae <computeWaveletPitch+0x5ee>
  400afe:	2b02      	cmp	r3, #2
  400b00:	d030      	beq.n	400b64 <computeWaveletPitch+0x5a4>
  400b02:	2b03      	cmp	r3, #3
  400b04:	d02c      	beq.n	400b60 <computeWaveletPitch+0x5a0>
  400b06:	2b05      	cmp	r3, #5
  400b08:	bf0c      	ite	eq
  400b0a:	2320      	moveq	r3, #32
  400b0c:	2310      	movne	r3, #16
		curModeDistance = distAvg;
  400b0e:	eef0 9a46 	vmov.f32	s19, s12
  400b12:	e595      	b.n	400640 <computeWaveletPitch+0x80>
				if (i == 2*bestDistance)
  400b14:	ebb5 0f46 	cmp.w	r5, r6, lsl #1
  400b18:	bf08      	it	eq
  400b1a:	462e      	moveq	r6, r5
  400b1c:	e790      	b.n	400a40 <computeWaveletPitch+0x480>
			int32_t summed = 0;
  400b1e:	2100      	movs	r1, #0
  400b20:	e789      	b.n	400a36 <computeWaveletPitch+0x476>
					d = Abs(mins[i] - mins[i+j]);
  400b22:	f85e 3022 	ldr.w	r3, [lr, r2, lsl #2]
  400b26:	ebac 0303 	sub.w	r3, ip, r3
  400b2a:	ea83 70e3 	eor.w	r0, r3, r3, asr #31
  400b2e:	eba0 70e3 	sub.w	r0, r0, r3, asr #31
					distances[d]++; 
  400b32:	f85b 3020 	ldr.w	r3, [fp, r0, lsl #2]
  400b36:	3301      	adds	r3, #1
  400b38:	f84b 3020 	str.w	r3, [fp, r0, lsl #2]
  400b3c:	e725      	b.n	40098a <computeWaveletPitch+0x3ca>
		if (curSamNb < 2) return pitchF;
  400b3e:	2000      	movs	r0, #0
  400b40:	494d      	ldr	r1, [pc, #308]	; (400c78 <computeWaveletPitch+0x6b8>)
  400b42:	f8df 814c 	ldr.w	r8, [pc, #332]	; 400c90 <computeWaveletPitch+0x6d0>
  400b46:	eeb0 7a48 	vmov.f32	s14, s16
  400b4a:	2301      	movs	r3, #1
  400b4c:	4602      	mov	r2, r0
  400b4e:	4606      	mov	r6, r0
  400b50:	4605      	mov	r5, r0
  400b52:	46c4      	mov	ip, r8
  400b54:	9101      	str	r1, [sp, #4]
  400b56:	460f      	mov	r7, r1
  400b58:	e668      	b.n	40082c <computeWaveletPitch+0x26c>
		for (j = -delta ; j <= delta ; j++) 
  400b5a:	ed9f 6a48 	vldr	s12, [pc, #288]	; 400c7c <computeWaveletPitch+0x6bc>
  400b5e:	e796      	b.n	400a8e <computeWaveletPitch+0x4ce>
	for (j = 0; j < i; j++) res <<= 1;
  400b60:	2308      	movs	r3, #8
  400b62:	e7d4      	b.n	400b0e <computeWaveletPitch+0x54e>
  400b64:	2304      	movs	r3, #4
  400b66:	e7d2      	b.n	400b0e <computeWaveletPitch+0x54e>
		if (pitchtracker._prevPitch > -1.0f) 
  400b68:	4a45      	ldr	r2, [pc, #276]	; (400c80 <computeWaveletPitch+0x6c0>)
  400b6a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
  400b6e:	edd2 7a00 	vldr	s15, [r2]
  400b72:	eef4 7ac7 	vcmpe.f32	s15, s14
  400b76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400b7a:	dd1a      	ble.n	400bb2 <computeWaveletPitch+0x5f2>
			if (pitchtracker._pitchConfidence >= 1) 
  400b7c:	6853      	ldr	r3, [r2, #4]
  400b7e:	2b00      	cmp	r3, #0
  400b80:	dd20      	ble.n	400bc4 <computeWaveletPitch+0x604>
				pitchtracker._pitchConfidence = Max(0, pitchtracker._pitchConfidence - 1);
  400b82:	3b01      	subs	r3, #1
  400b84:	6053      	str	r3, [r2, #4]
	if (pitchtracker._pitchConfidence >= 1) 
  400b86:	2b00      	cmp	r3, #0
  400b88:	dd13      	ble.n	400bb2 <computeWaveletPitch+0x5f2>
	if (pitch < -1.0f) pitch = 0.0f;
  400b8a:	eeff 6a00 	vmov.f32	s13, #240	; 0xbf800000 -1.0
  400b8e:	ed9f 7a39 	vldr	s14, [pc, #228]	; 400c74 <computeWaveletPitch+0x6b4>
  400b92:	eef4 7a66 	vcmp.f32	s15, s13
  400b96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400b9a:	bf48      	it	mi
  400b9c:	eef0 7a47 	vmovmi.f32	s15, s14
	return _dywapitch_dynamicprocess(get_raw_pitch(samples)); 
  400ba0:	ee17 0a90 	vmov	r0, s15
  400ba4:	b007      	add	sp, #28
  400ba6:	ecbd 8b04 	vpop	{d8-d9}
  400baa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	for (j = 0; j < i; j++) res <<= 1;
  400bae:	2302      	movs	r3, #2
  400bb0:	e7ad      	b.n	400b0e <computeWaveletPitch+0x54e>
	float estimatedPitch = -1.0f;
  400bb2:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
  400bb6:	ee17 0a90 	vmov	r0, s15
  400bba:	b007      	add	sp, #28
  400bbc:	ecbd 8b04 	vpop	{d8-d9}
  400bc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				pitchtracker._pitchConfidence = 0;
  400bc4:	2300      	movs	r3, #0
				pitchtracker._prevPitch = -1.0f;
  400bc6:	ed82 7a00 	vstr	s14, [r2]
		pitch = -1.0f;
  400bca:	eef0 7a47 	vmov.f32	s15, s14
				pitchtracker._pitchConfidence = 0;
  400bce:	6053      	str	r3, [r2, #4]
  400bd0:	e7f1      	b.n	400bb6 <computeWaveletPitch+0x5f6>
				pitchF = SAMPLE_RATE/(_2power(curLevel-1)*curModeDistance);
  400bd2:	3b01      	subs	r3, #1
	for (j = 0; j < i; j++) res <<= 1;
  400bd4:	2b00      	cmp	r3, #0
  400bd6:	f340 808e 	ble.w	400cf6 <computeWaveletPitch+0x736>
  400bda:	2b01      	cmp	r3, #1
  400bdc:	f000 809e 	beq.w	400d1c <computeWaveletPitch+0x75c>
  400be0:	2b02      	cmp	r3, #2
  400be2:	f000 8099 	beq.w	400d18 <computeWaveletPitch+0x758>
  400be6:	2b04      	cmp	r3, #4
  400be8:	bf0c      	ite	eq
  400bea:	2310      	moveq	r3, #16
  400bec:	2308      	movne	r3, #8
  400bee:	ee07 3a90 	vmov	s15, r3
  400bf2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
				pitchF = SAMPLE_RATE/(_2power(curLevel-1)*curModeDistance);
  400bf6:	ee69 9aa7 	vmul.f32	s19, s19, s15
  400bfa:	eddf 6a22 	vldr	s13, [pc, #136]	; 400c84 <computeWaveletPitch+0x6c4>
	if (pitch < 1.0f) pitch = -1.0f;
  400bfe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
				pitchF = SAMPLE_RATE/(_2power(curLevel-1)*curModeDistance);
  400c02:	eec6 7aa9 	vdiv.f32	s15, s13, s19
	if (pitch < 1.0f) pitch = -1.0f;
  400c06:	eef4 7ac7 	vcmpe.f32	s15, s14
  400c0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400c0e:	d4ab      	bmi.n	400b68 <computeWaveletPitch+0x5a8>
	if (pitch > -1.0) {
  400c10:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
  400c14:	eef4 7ac7 	vcmpe.f32	s15, s14
  400c18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400c1c:	dda4      	ble.n	400b68 <computeWaveletPitch+0x5a8>
		if (pitchtracker._prevPitch < 0.0f) 
  400c1e:	4a18      	ldr	r2, [pc, #96]	; (400c80 <computeWaveletPitch+0x6c0>)
  400c20:	edd2 6a00 	vldr	s13, [r2]
  400c24:	eef5 6ac0 	vcmpe.f32	s13, #0.0
  400c28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400c2c:	d43a      	bmi.n	400ca4 <computeWaveletPitch+0x6e4>
		else if (abs(pitchtracker._prevPitch - pitch)/pitch < acceptedError) 
  400c2e:	ee36 7ae7 	vsub.f32	s14, s13, s15
  400c32:	ed9f 6a15 	vldr	s12, [pc, #84]	; 400c88 <computeWaveletPitch+0x6c8>
  400c36:	eebd 7ac7 	vcvt.s32.f32	s14, s14
  400c3a:	ee17 3a10 	vmov	r3, s14
  400c3e:	2b00      	cmp	r3, #0
  400c40:	bfb8      	it	lt
  400c42:	425b      	neglt	r3, r3
  400c44:	ee07 3a10 	vmov	s14, r3
			pitchtracker._pitchConfidence = Min(maxConfidence, pitchtracker._pitchConfidence + 1); // maximum 3
  400c48:	6853      	ldr	r3, [r2, #4]
		else if (abs(pitchtracker._prevPitch - pitch)/pitch < acceptedError) 
  400c4a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
  400c4e:	eec7 5a27 	vdiv.f32	s11, s14, s15
  400c52:	eef4 5ac6 	vcmpe.f32	s11, s12
  400c56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400c5a:	d51b      	bpl.n	400c94 <computeWaveletPitch+0x6d4>
			pitchtracker._pitchConfidence = Min(maxConfidence, pitchtracker._pitchConfidence + 1); // maximum 3
  400c5c:	2b04      	cmp	r3, #4
			pitchtracker._prevPitch = pitch;
  400c5e:	edc2 7a00 	vstr	s15, [r2]
			pitchtracker._pitchConfidence = Min(maxConfidence, pitchtracker._pitchConfidence + 1); // maximum 3
  400c62:	bfd4      	ite	le
  400c64:	3301      	addle	r3, #1
  400c66:	2305      	movgt	r3, #5
				pitchtracker._pitchConfidence = max(0, pitchtracker._pitchConfidence - 1);
  400c68:	6053      	str	r3, [r2, #4]
  400c6a:	e78c      	b.n	400b86 <computeWaveletPitch+0x5c6>
  400c6c:	20405400 	.word	0x20405400
  400c70:	00404f1d 	.word	0x00404f1d
  400c74:	00000000 	.word	0x00000000
  400c78:	20407400 	.word	0x20407400
  400c7c:	7fc00000 	.word	0x7fc00000
  400c80:	2040001c 	.word	0x2040001c
  400c84:	4732b600 	.word	0x4732b600
  400c88:	3e4ccccd 	.word	0x3e4ccccd
  400c8c:	20406400 	.word	0x20406400
  400c90:	fff0bdc0 	.word	0xfff0bdc0
		else if ((pitchtracker._pitchConfidence >= maxConfidence-2) && Abs(pitchtracker._prevPitch - 2.0f*pitch)/(2.0f*pitch) < acceptedError) 
  400c94:	2b02      	cmp	r3, #2
  400c96:	dc0a      	bgt.n	400cae <computeWaveletPitch+0x6ee>
			if (pitchtracker._pitchConfidence >= 1) 
  400c98:	2b00      	cmp	r3, #0
  400c9a:	dd03      	ble.n	400ca4 <computeWaveletPitch+0x6e4>
				pitchtracker._pitchConfidence = max(0, pitchtracker._pitchConfidence - 1);
  400c9c:	3b01      	subs	r3, #1
				estimatedPitch = pitchtracker._prevPitch;
  400c9e:	eef0 7a66 	vmov.f32	s15, s13
  400ca2:	e7e1      	b.n	400c68 <computeWaveletPitch+0x6a8>
				pitchtracker._pitchConfidence = 1;
  400ca4:	2301      	movs	r3, #1
				pitchtracker._prevPitch = pitch;
  400ca6:	edc2 7a00 	vstr	s15, [r2]
				pitchtracker._pitchConfidence = 1;
  400caa:	6053      	str	r3, [r2, #4]
  400cac:	e76d      	b.n	400b8a <computeWaveletPitch+0x5ca>
		else if ((pitchtracker._pitchConfidence >= maxConfidence-2) && Abs(pitchtracker._prevPitch - 2.0f*pitch)/(2.0f*pitch) < acceptedError) 
  400cae:	ee37 7aa7 	vadd.f32	s14, s15, s15
  400cb2:	ee76 5ac7 	vsub.f32	s11, s13, s14
  400cb6:	eef0 5ae5 	vabs.f32	s11, s11
  400cba:	ee85 5a87 	vdiv.f32	s10, s11, s14
  400cbe:	eeb4 5ac6 	vcmpe.f32	s10, s12
  400cc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400cc6:	d504      	bpl.n	400cd2 <computeWaveletPitch+0x712>
			pitchtracker._prevPitch = estimatedPitch;
  400cc8:	ed82 7a00 	vstr	s14, [r2]
			estimatedPitch = 2.0f*pitch;
  400ccc:	eef0 7a47 	vmov.f32	s15, s14
  400cd0:	e75b      	b.n	400b8a <computeWaveletPitch+0x5ca>
		else if ((pitchtracker._pitchConfidence >= maxConfidence-2) && Abs(pitchtracker._prevPitch - 0.5f*pitch)/(0.5f*pitch) < acceptedError) 
  400cd2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
  400cd6:	ee67 7a87 	vmul.f32	s15, s15, s14
  400cda:	ee36 7ae7 	vsub.f32	s14, s13, s15
  400cde:	eeb0 7ac7 	vabs.f32	s14, s14
  400ce2:	eec7 5a27 	vdiv.f32	s11, s14, s15
  400ce6:	eef4 5ac6 	vcmpe.f32	s11, s12
  400cea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400cee:	d5d5      	bpl.n	400c9c <computeWaveletPitch+0x6dc>
			pitchtracker._prevPitch = estimatedPitch;
  400cf0:	edc2 7a00 	vstr	s15, [r2]
  400cf4:	e749      	b.n	400b8a <computeWaveletPitch+0x5ca>
	for (j = 0; j < i; j++) res <<= 1;
  400cf6:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
  400cfa:	e77c      	b.n	400bf6 <computeWaveletPitch+0x636>
					d = Abs(maxs[i] - maxs[i+j]);
  400cfc:	f855 3022 	ldr.w	r3, [r5, r2, lsl #2]
  400d00:	ebae 0303 	sub.w	r3, lr, r3
  400d04:	ea83 70e3 	eor.w	r0, r3, r3, asr #31
  400d08:	eba0 70e3 	sub.w	r0, r0, r3, asr #31
					distances[d]++; 
  400d0c:	f85b 3020 	ldr.w	r3, [fp, r0, lsl #2]
  400d10:	3301      	adds	r3, #1
  400d12:	f84b 3020 	str.w	r3, [fp, r0, lsl #2]
  400d16:	e662      	b.n	4009de <computeWaveletPitch+0x41e>
	for (j = 0; j < i; j++) res <<= 1;
  400d18:	2304      	movs	r3, #4
  400d1a:	e768      	b.n	400bee <computeWaveletPitch+0x62e>
  400d1c:	2302      	movs	r3, #2
  400d1e:	e766      	b.n	400bee <computeWaveletPitch+0x62e>

00400d20 <PSOLA_init>:
static float prev_pitch_shifts[MAX_NUM_SHIFTS]; 
static float window[10*WIN_SIZE]; // sufficiently large window array  
/************************ Static variables *********************/

void PSOLA_init(void)
{
  400d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	arm_fill_f32(0.0f, input_ring_buffer, RING_BUFFER_SIZE); 
  400d22:	2600      	movs	r6, #0
  400d24:	4c19      	ldr	r4, [pc, #100]	; (400d8c <PSOLA_init+0x6c>)
  400d26:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  400d2a:	4919      	ldr	r1, [pc, #100]	; (400d90 <PSOLA_init+0x70>)
  400d2c:	4630      	mov	r0, r6
	arm_fill_f32(0.0f, output_ring_buffer, RING_BUFFER_SIZE);
	arm_fill_f32(0.0f, window, 10*WIN_SIZE); 
	arm_fill_f32(1.0f, prev_pitch_shifts, MAX_NUM_SHIFTS); 
  400d2e:	4d19      	ldr	r5, [pc, #100]	; (400d94 <PSOLA_init+0x74>)
	arm_fill_f32(0.0f, input_ring_buffer, RING_BUFFER_SIZE); 
  400d30:	47a0      	blx	r4
	arm_fill_f32(0.0f, output_ring_buffer, RING_BUFFER_SIZE);
  400d32:	4630      	mov	r0, r6
  400d34:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  400d38:	4917      	ldr	r1, [pc, #92]	; (400d98 <PSOLA_init+0x78>)
  400d3a:	47a0      	blx	r4
	arm_fill_f32(0.0f, window, 10*WIN_SIZE); 
  400d3c:	4630      	mov	r0, r6
  400d3e:	f44f 5220 	mov.w	r2, #10240	; 0x2800
  400d42:	4916      	ldr	r1, [pc, #88]	; (400d9c <PSOLA_init+0x7c>)
  400d44:	47a0      	blx	r4
  400d46:	274c      	movs	r7, #76	; 0x4c
	arm_fill_f32(1.0f, prev_pitch_shifts, MAX_NUM_SHIFTS); 
  400d48:	4629      	mov	r1, r5
  400d4a:	2213      	movs	r2, #19
  400d4c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
	prev_pitch_shifts[0] = 1.0f; 
  400d50:	f04f 567e 	mov.w	r6, #1065353216	; 0x3f800000
	arm_fill_f32(1.0f, prev_pitch_shifts, MAX_NUM_SHIFTS); 
  400d54:	47a0      	blx	r4
	prev_pitch_shifts[1] = -1.0f; 
  400d56:	4b12      	ldr	r3, [pc, #72]	; (400da0 <PSOLA_init+0x80>)
  400d58:	463a      	mov	r2, r7
  400d5a:	4c12      	ldr	r4, [pc, #72]	; (400da4 <PSOLA_init+0x84>)
  400d5c:	2100      	movs	r1, #0
  400d5e:	4812      	ldr	r0, [pc, #72]	; (400da8 <PSOLA_init+0x88>)
  400d60:	606b      	str	r3, [r5, #4]
	prev_pitch_shifts[0] = 1.0f; 
  400d62:	602e      	str	r6, [r5, #0]
  400d64:	47a0      	blx	r4
  400d66:	463a      	mov	r2, r7
  400d68:	2100      	movs	r1, #0
  400d6a:	4810      	ldr	r0, [pc, #64]	; (400dac <PSOLA_init+0x8c>)
	{
		outPtrList[i] = 0; 
		saved_samplesLeftInPeriod[i] = 0; 
	}
		
	current_num_shifts = 1; // always doing root 
  400d6c:	2701      	movs	r7, #1
  400d6e:	47a0      	blx	r4
  400d70:	4e0f      	ldr	r6, [pc, #60]	; (400db0 <PSOLA_init+0x90>)
	
	readPos = RING_BUFFER_SIZE - WIN_SIZE; // + WEIRD_OFFSET; 
  400d72:	4c10      	ldr	r4, [pc, #64]	; (400db4 <PSOLA_init+0x94>)
  400d74:	f44f 6540 	mov.w	r5, #3072	; 0xc00
	inPtr = 0; 
  400d78:	490f      	ldr	r1, [pc, #60]	; (400db8 <PSOLA_init+0x98>)
  400d7a:	2000      	movs	r0, #0
	inputPeriodLength = SAMPLE_RATE / MINIMUM_PITCH; 
  400d7c:	4b0f      	ldr	r3, [pc, #60]	; (400dbc <PSOLA_init+0x9c>)
  400d7e:	f240 12c9 	movw	r2, #457	; 0x1c9
	current_num_shifts = 1; // always doing root 
  400d82:	6037      	str	r7, [r6, #0]
	readPos = RING_BUFFER_SIZE - WIN_SIZE; // + WEIRD_OFFSET; 
  400d84:	6025      	str	r5, [r4, #0]
	inPtr = 0; 
  400d86:	6008      	str	r0, [r1, #0]
	inputPeriodLength = SAMPLE_RATE / MINIMUM_PITCH; 
  400d88:	601a      	str	r2, [r3, #0]
  400d8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400d8c:	00403875 	.word	0x00403875
  400d90:	20409000 	.word	0x20409000
  400d94:	20412000 	.word	0x20412000
  400d98:	2040e000 	.word	0x2040e000
  400d9c:	2041209c 	.word	0x2041209c
  400da0:	bf800000 	.word	0xbf800000
  400da4:	00404f1d 	.word	0x00404f1d
  400da8:	2040d000 	.word	0x2040d000
  400dac:	20412050 	.word	0x20412050
  400db0:	20408400 	.word	0x20408400
  400db4:	2041204c 	.word	0x2041204c
  400db8:	20408404 	.word	0x20408404
  400dbc:	20408408 	.word	0x20408408

00400dc0 <create_harmonies>:
	currentPitch = MINIMUM_PITCH; 
}

// assumes valid pitch shifts 
void create_harmonies(float* input, float *output, float inputPitch, float *pitch_shifts_in, float harm_volume, float dry_volume)
{
  400dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400dc4:	ed2d 8b06 	vpush	{d8-d10}
  400dc8:	b08b      	sub	sp, #44	; 0x2c
  400dca:	ee08 2a90 	vmov	s17, r2
  400dce:	4fb4      	ldr	r7, [pc, #720]	; (4010a0 <create_harmonies+0x2e0>)
  400dd0:	9305      	str	r3, [sp, #20]
	uint32_t i, w; 
	int32_t olaIdx; 
	
	uint32_t saved_inPtr = inPtr; 
  400dd2:	4bb4      	ldr	r3, [pc, #720]	; (4010a4 <create_harmonies+0x2e4>)
{
  400dd4:	9109      	str	r1, [sp, #36]	; 0x24
	uint32_t saved_inPtr = inPtr; 
  400dd6:	681b      	ldr	r3, [r3, #0]
{
  400dd8:	ed9d 8a1a 	vldr	s16, [sp, #104]	; 0x68
	uint32_t outPtr; 
	uint32_t pitch_idx = 0; 
	
	uint32_t starting_input_ptr = inPtr + WIN_SIZE; 
  400ddc:	461a      	mov	r2, r3
	uint32_t saved_inPtr = inPtr; 
  400dde:	9306      	str	r3, [sp, #24]
{
  400de0:	ed9d 9a1b 	vldr	s18, [sp, #108]	; 0x6c
	uint32_t starting_input_ptr = inPtr + WIN_SIZE; 
  400de4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  400de8:	f502 6100 	add.w	r1, r2, #2048	; 0x800
	for (i = 0; i < WIN_SIZE; i++)
	{
		input_ring_buffer[(starting_input_ptr++) & RING_BUFFER_MASK] = input[i]; 
  400dec:	f3c3 020b 	ubfx	r2, r3, #0, #12
  400df0:	3301      	adds	r3, #1
  400df2:	f850 4b04 	ldr.w	r4, [r0], #4
  400df6:	eb07 0282 	add.w	r2, r7, r2, lsl #2
	for (i = 0; i < WIN_SIZE; i++)
  400dfa:	4299      	cmp	r1, r3
		input_ring_buffer[(starting_input_ptr++) & RING_BUFFER_MASK] = input[i]; 
  400dfc:	6014      	str	r4, [r2, #0]
	for (i = 0; i < WIN_SIZE; i++)
  400dfe:	d1f5      	bne.n	400dec <create_harmonies+0x2c>
	float inputPeriodLengthRecip = 1.0f / inputPeriodLength;
	uint32_t samplesLeftInPeriod = 0; 
	
	//float scale = 1.0f;  
	//if (current_num_shifts > 1) 
	float scale = 1.0f / log2f((float)(current_num_shifts+1)); 
  400e00:	4ba9      	ldr	r3, [pc, #676]	; (4010a8 <create_harmonies+0x2e8>)
	float inputPeriodLengthRecip = 1.0f / inputPeriodLength;
  400e02:	4aaa      	ldr	r2, [pc, #680]	; (4010ac <create_harmonies+0x2ec>)
	float scale = 1.0f / log2f((float)(current_num_shifts+1)); 
  400e04:	6818      	ldr	r0, [r3, #0]
	float inputPeriodLengthRecip = 1.0f / inputPeriodLength;
  400e06:	f8d2 8000 	ldr.w	r8, [r2]
	float scale = 1.0f / log2f((float)(current_num_shifts+1)); 
  400e0a:	3001      	adds	r0, #1
  400e0c:	4ba8      	ldr	r3, [pc, #672]	; (4010b0 <create_harmonies+0x2f0>)
  400e0e:	ee07 0a90 	vmov	s15, r0
  400e12:	eef8 7a67 	vcvt.f32.u32	s15, s15
  400e16:	ee17 0a90 	vmov	r0, s15
  400e1a:	4798      	blx	r3
	float inputPeriodLengthRecip = 1.0f / inputPeriodLength;
  400e1c:	ee07 8a10 	vmov	s14, r8
	
	// pre-compute window function	
	for (olaIdx = 0, w = 0; olaIdx < 2*inputPeriodLength; olaIdx++, w++)
  400e20:	f1b8 0f00 	cmp.w	r8, #0
	float scale = 1.0f / log2f((float)(current_num_shifts+1)); 
  400e24:	ee07 0a90 	vmov	s15, r0
	float inputPeriodLengthRecip = 1.0f / inputPeriodLength;
  400e28:	eef8 6ac7 	vcvt.f32.s32	s13, s14
	for (olaIdx = 0, w = 0; olaIdx < 2*inputPeriodLength; olaIdx++, w++)
  400e2c:	dd24      	ble.n	400e78 <create_harmonies+0xb8>
  400e2e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
  400e32:	ed9f 6aa0 	vldr	s12, [pc, #640]	; 4010b4 <create_harmonies+0x2f4>
	{
		window[w] = scale * (1.0f - arm_cos_f32(PI_F * (float)olaIdx * inputPeriodLengthRecip)) * 0.5f;
  400e36:	eef7 aa00 	vmov.f32	s21, #112	; 0x3f800000  1.0
  400e3a:	4d9f      	ldr	r5, [pc, #636]	; (4010b8 <create_harmonies+0x2f8>)
  400e3c:	ee86 aa26 	vdiv.f32	s20, s12, s13
	for (olaIdx = 0, w = 0; olaIdx < 2*inputPeriodLength; olaIdx++, w++)
  400e40:	2400      	movs	r4, #0
  400e42:	4e9e      	ldr	r6, [pc, #632]	; (4010bc <create_harmonies+0x2fc>)
  400e44:	eec7 9a27 	vdiv.f32	s19, s14, s15
		window[w] = scale * (1.0f - arm_cos_f32(PI_F * (float)olaIdx * inputPeriodLengthRecip)) * 0.5f;
  400e48:	ee07 4a90 	vmov	s15, r4
	for (olaIdx = 0, w = 0; olaIdx < 2*inputPeriodLength; olaIdx++, w++)
  400e4c:	3401      	adds	r4, #1
		window[w] = scale * (1.0f - arm_cos_f32(PI_F * (float)olaIdx * inputPeriodLengthRecip)) * 0.5f;
  400e4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  400e52:	ee67 7a8a 	vmul.f32	s15, s15, s20
  400e56:	ee17 0a90 	vmov	r0, s15
  400e5a:	47b0      	blx	r6
  400e5c:	ee07 0a90 	vmov	s15, r0
	for (olaIdx = 0, w = 0; olaIdx < 2*inputPeriodLength; olaIdx++, w++)
  400e60:	4b92      	ldr	r3, [pc, #584]	; (4010ac <create_harmonies+0x2ec>)
		window[w] = scale * (1.0f - arm_cos_f32(PI_F * (float)olaIdx * inputPeriodLengthRecip)) * 0.5f;
  400e62:	ee7a 7ae7 	vsub.f32	s15, s21, s15
	for (olaIdx = 0, w = 0; olaIdx < 2*inputPeriodLength; olaIdx++, w++)
  400e66:	681b      	ldr	r3, [r3, #0]
		window[w] = scale * (1.0f - arm_cos_f32(PI_F * (float)olaIdx * inputPeriodLengthRecip)) * 0.5f;
  400e68:	ee67 7aa9 	vmul.f32	s15, s15, s19
	for (olaIdx = 0, w = 0; olaIdx < 2*inputPeriodLength; olaIdx++, w++)
  400e6c:	ebb4 0f43 	cmp.w	r4, r3, lsl #1
		window[w] = scale * (1.0f - arm_cos_f32(PI_F * (float)olaIdx * inputPeriodLengthRecip)) * 0.5f;
  400e70:	ece5 7a01 	vstmia	r5!, {s15}
	for (olaIdx = 0, w = 0; olaIdx < 2*inputPeriodLength; olaIdx++, w++)
  400e74:	dbe8      	blt.n	400e48 <create_harmonies+0x88>
  400e76:	4698      	mov	r8, r3
		samplesLeftInPeriod = saved_samplesLeftInPeriod[0];
		if (pitch_idx > 0)
		{
			float tmp; 
			float min = Abs(pitch_shifts_in[pitch_idx] - prev_pitch_shifts[0]); 
			for (i = 1; i < current_num_shifts; i++)
  400e78:	498b      	ldr	r1, [pc, #556]	; (4010a8 <create_harmonies+0x2e8>)
  400e7a:	ee07 8a90 	vmov	s15, r8
			float min = Abs(pitch_shifts_in[pitch_idx] - prev_pitch_shifts[0]); 
  400e7e:	4a90      	ldr	r2, [pc, #576]	; (4010c0 <create_harmonies+0x300>)
			for (i = 1; i < current_num_shifts; i++)
  400e80:	2300      	movs	r3, #0
  400e82:	6809      	ldr	r1, [r1, #0]
		periodRatio = 1.0f / pitch_shifts_in[pitch_idx]; 
  400e84:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
			float min = Abs(pitch_shifts_in[pitch_idx] - prev_pitch_shifts[0]); 
  400e88:	edd2 5a00 	vldr	s11, [r2]
  400e8c:	eeb8 5ae7 	vcvt.f32.s32	s10, s15
  400e90:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  400e94:	488b      	ldr	r0, [pc, #556]	; (4010c4 <create_harmonies+0x304>)
			for (i = 1; i < current_num_shifts; i++)
  400e96:	469b      	mov	fp, r3
  400e98:	f1c8 0a00 	rsb	sl, r8, #0
  400e9c:	9207      	str	r2, [sp, #28]
  400e9e:	4a81      	ldr	r2, [pc, #516]	; (4010a4 <create_harmonies+0x2e4>)
  400ea0:	4e89      	ldr	r6, [pc, #548]	; (4010c8 <create_harmonies+0x308>)
  400ea2:	f8d2 9000 	ldr.w	r9, [r2]
  400ea6:	9a05      	ldr	r2, [sp, #20]
  400ea8:	9108      	str	r1, [sp, #32]
  400eaa:	9003      	str	r0, [sp, #12]
  400eac:	9204      	str	r2, [sp, #16]
	while(pitch_idx < MAX_NUM_SHIFTS && pitch_shifts_in[pitch_idx] > 0.0f)
  400eae:	9a04      	ldr	r2, [sp, #16]
  400eb0:	ecb2 7a01 	vldmia	r2!, {s14}
  400eb4:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
  400eb8:	9204      	str	r2, [sp, #16]
  400eba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400ebe:	f340 80c4 	ble.w	40104a <create_harmonies+0x28a>
		outPtr = outPtrList[0];
  400ec2:	4b82      	ldr	r3, [pc, #520]	; (4010cc <create_harmonies+0x30c>)
		periodRatio = 1.0f / pitch_shifts_in[pitch_idx]; 
  400ec4:	ee84 6a87 	vdiv.f32	s12, s9, s14
		outPtr = outPtrList[0];
  400ec8:	f8d3 e000 	ldr.w	lr, [r3]
		samplesLeftInPeriod = saved_samplesLeftInPeriod[0];
  400ecc:	4b80      	ldr	r3, [pc, #512]	; (4010d0 <create_harmonies+0x310>)
  400ece:	681b      	ldr	r3, [r3, #0]
		if (pitch_idx > 0)
  400ed0:	f1bb 0f00 	cmp.w	fp, #0
  400ed4:	d01f      	beq.n	400f16 <create_harmonies+0x156>
			for (i = 1; i < current_num_shifts; i++)
  400ed6:	9a08      	ldr	r2, [sp, #32]
			float min = Abs(pitch_shifts_in[pitch_idx] - prev_pitch_shifts[0]); 
  400ed8:	ee77 6a65 	vsub.f32	s13, s14, s11
			for (i = 1; i < current_num_shifts; i++)
  400edc:	2a01      	cmp	r2, #1
			float min = Abs(pitch_shifts_in[pitch_idx] - prev_pitch_shifts[0]); 
  400ede:	eef0 6ae6 	vabs.f32	s13, s13
			for (i = 1; i < current_num_shifts; i++)
  400ee2:	d918      	bls.n	400f16 <create_harmonies+0x156>
  400ee4:	487b      	ldr	r0, [pc, #492]	; (4010d4 <create_harmonies+0x314>)
  400ee6:	4674      	mov	r4, lr
  400ee8:	497b      	ldr	r1, [pc, #492]	; (4010d8 <create_harmonies+0x318>)
  400eea:	4a7c      	ldr	r2, [pc, #496]	; (4010dc <create_harmonies+0x31c>)
			{
				tmp = Abs(pitch_shifts_in[pitch_idx] - prev_pitch_shifts[i]);
  400eec:	ecf0 7a01 	vldmia	r0!, {s15}
  400ef0:	ee77 7a67 	vsub.f32	s15, s14, s15
  400ef4:	eef0 7ae7 	vabs.f32	s15, s15
				if (tmp < min)
  400ef8:	eef4 6ae7 	vcmpe.f32	s13, s15
  400efc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400f00:	dd03      	ble.n	400f0a <create_harmonies+0x14a>
				{
					outPtr = outPtrList[i]; 
					samplesLeftInPeriod = saved_samplesLeftInPeriod[i]; 
					min = tmp; 
  400f02:	eef0 6a67 	vmov.f32	s13, s15
					outPtr = outPtrList[i]; 
  400f06:	680c      	ldr	r4, [r1, #0]
					samplesLeftInPeriod = saved_samplesLeftInPeriod[i]; 
  400f08:	6813      	ldr	r3, [r2, #0]
			for (i = 1; i < current_num_shifts; i++)
  400f0a:	9d07      	ldr	r5, [sp, #28]
  400f0c:	3104      	adds	r1, #4
  400f0e:	3204      	adds	r2, #4
  400f10:	4285      	cmp	r5, r0
  400f12:	d1eb      	bne.n	400eec <create_harmonies+0x12c>
  400f14:	46a6      	mov	lr, r4
  400f16:	ee65 7a06 	vmul.f32	s15, s10, s12
					min = tmp; 
  400f1a:	f44f 6280 	mov.w	r2, #1024	; 0x400
  400f1e:	f8dd 9018 	ldr.w	r9, [sp, #24]
  400f22:	9202      	str	r2, [sp, #8]
  400f24:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  400f28:	f8cd b000 	str.w	fp, [sp]
  400f2c:	edcd 7a01 	vstr	s15, [sp, #4]
			}
		}

		for (i = 0; i < WIN_SIZE; i++)
		{		
			if (samplesLeftInPeriod == 0)
  400f30:	2b00      	cmp	r3, #0
  400f32:	d13a      	bne.n	400faa <create_harmonies+0x1ea>
			{
				outLag = 1; 
			
				inHalfAway = (inPtr + RING_BUFFER_SIZE_D2) & RING_BUFFER_MASK;
  400f34:	f509 6c00 	add.w	ip, r9, #2048	; 0x800
  400f38:	f3cc 0c0b 	ubfx	ip, ip, #0, #12
                
				if (inHalfAway < RING_BUFFER_SIZE_D2) 
  400f3c:	f5bc 6f00 	cmp.w	ip, #2048	; 0x800
  400f40:	d27e      	bcs.n	401040 <create_harmonies+0x280>
				{
					/* The zero element of the input buffer lies
						in (inptr, inHalfAway] */
					if (outPtr < inHalfAway || outPtr > inPtr) {
  400f42:	45f4      	cmp	ip, lr
  400f44:	d830      	bhi.n	400fa8 <create_harmonies+0x1e8>
  400f46:	45f1      	cmp	r9, lr
  400f48:	d32e      	bcc.n	400fa8 <create_harmonies+0x1e8>
  400f4a:	f509 7b16 	add.w	fp, r9, #600	; 0x258
				}

				while(outLag == 1)
				{
					// set outPtr about the sample at which we OLA 
					outPtr = (outPtr + (uint32_t)((float)inputPeriodLength * periodRatio)) & RING_BUFFER_MASK; 
  400f4e:	9b01      	ldr	r3, [sp, #4]
  400f50:	449e      	add	lr, r3
				
					// OLA 
					if (pitch_idx == 0)
  400f52:	9b00      	ldr	r3, [sp, #0]
					outPtr = (outPtr + (uint32_t)((float)inputPeriodLength * periodRatio)) & RING_BUFFER_MASK; 
  400f54:	f3ce 0e0b 	ubfx	lr, lr, #0, #12
					if (pitch_idx == 0)
  400f58:	2b00      	cmp	r3, #0
  400f5a:	d04f      	beq.n	400ffc <create_harmonies+0x23c>
							dry_volume * window[w] * input_ring_buffer[(uint32_t)(olaIdx + (int64_t)inPtr + LAG_OFFSET) & RING_BUFFER_MASK];
						}
					}
					else
					{
						for (olaIdx = -inputPeriodLength, w = 0; olaIdx < inputPeriodLength; olaIdx++, w++)
  400f5c:	45d0      	cmp	r8, sl
  400f5e:	dd1e      	ble.n	400f9e <create_harmonies+0x1de>
  400f60:	ebae 0208 	sub.w	r2, lr, r8
  400f64:	4854      	ldr	r0, [pc, #336]	; (4010b8 <create_harmonies+0x2f8>)
  400f66:	eb0e 0508 	add.w	r5, lr, r8
  400f6a:	ebab 040e 	sub.w	r4, fp, lr
						{
							output_ring_buffer[(uint32_t)(olaIdx + (int64_t)outPtr) & RING_BUFFER_MASK] +=
								harm_volume * window[w] * input_ring_buffer[(uint32_t)(olaIdx + (int64_t)inPtr + LAG_OFFSET) & RING_BUFFER_MASK];
  400f6e:	18a3      	adds	r3, r4, r2
							output_ring_buffer[(uint32_t)(olaIdx + (int64_t)outPtr) & RING_BUFFER_MASK] +=
  400f70:	f3c2 010b 	ubfx	r1, r2, #0, #12
								harm_volume * window[w] * input_ring_buffer[(uint32_t)(olaIdx + (int64_t)inPtr + LAG_OFFSET) & RING_BUFFER_MASK];
  400f74:	ecb0 7a01 	vldmia	r0!, {s14}
  400f78:	3201      	adds	r2, #1
  400f7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
							output_ring_buffer[(uint32_t)(olaIdx + (int64_t)outPtr) & RING_BUFFER_MASK] +=
  400f7e:	eb06 0181 	add.w	r1, r6, r1, lsl #2
								harm_volume * window[w] * input_ring_buffer[(uint32_t)(olaIdx + (int64_t)inPtr + LAG_OFFSET) & RING_BUFFER_MASK];
  400f82:	ee27 7a08 	vmul.f32	s14, s14, s16
						for (olaIdx = -inputPeriodLength, w = 0; olaIdx < inputPeriodLength; olaIdx++, w++)
  400f86:	42aa      	cmp	r2, r5
								harm_volume * window[w] * input_ring_buffer[(uint32_t)(olaIdx + (int64_t)inPtr + LAG_OFFSET) & RING_BUFFER_MASK];
  400f88:	eb07 0383 	add.w	r3, r7, r3, lsl #2
							output_ring_buffer[(uint32_t)(olaIdx + (int64_t)outPtr) & RING_BUFFER_MASK] +=
  400f8c:	edd1 7a00 	vldr	s15, [r1]
  400f90:	edd3 6a00 	vldr	s13, [r3]
  400f94:	eee7 7a26 	vfma.f32	s15, s14, s13
  400f98:	edc1 7a00 	vstr	s15, [r1]
						for (olaIdx = -inputPeriodLength, w = 0; olaIdx < inputPeriodLength; olaIdx++, w++)
  400f9c:	d1e7      	bne.n	400f6e <create_harmonies+0x1ae>
						}
					}
	
					
					if (inHalfAway < RING_BUFFER_SIZE_D2) 
  400f9e:	f5bc 6f00 	cmp.w	ip, #2048	; 0x800
  400fa2:	d220      	bcs.n	400fe6 <create_harmonies+0x226>
					{
						/* The zero element of the input buffer lies
							in (inptr, inHalfAway] */
						if (outPtr < inHalfAway || outPtr > inPtr) {
  400fa4:	45f4      	cmp	ip, lr
  400fa6:	d920      	bls.n	400fea <create_harmonies+0x22a>
						}
					}		
				}
			
				// assume uniform frequency within window 
				samplesLeftInPeriod = inputPeriodLength;
  400fa8:	4643      	mov	r3, r8
		for (i = 0; i < WIN_SIZE; i++)
  400faa:	9a02      	ldr	r2, [sp, #8]
			}
		
			--samplesLeftInPeriod; 
		
			// inc/wrap input ring buffer index 
			inPtr = (inPtr+1) & RING_BUFFER_MASK; 		
  400fac:	f109 0901 	add.w	r9, r9, #1
			--samplesLeftInPeriod; 
  400fb0:	3b01      	subs	r3, #1
		for (i = 0; i < WIN_SIZE; i++)
  400fb2:	3a01      	subs	r2, #1
			inPtr = (inPtr+1) & RING_BUFFER_MASK; 		
  400fb4:	f3c9 090b 	ubfx	r9, r9, #0, #12
		for (i = 0; i < WIN_SIZE; i++)
  400fb8:	9202      	str	r2, [sp, #8]
  400fba:	d1b9      	bne.n	400f30 <create_harmonies+0x170>
  400fbc:	f8dd b000 	ldr.w	fp, [sp]
		}

		saved_samplesLeftInPeriod[pitch_idx] = samplesLeftInPeriod; 
		outPtrList[pitch_idx] = outPtr; 
  400fc0:	4a42      	ldr	r2, [pc, #264]	; (4010cc <create_harmonies+0x30c>)
  400fc2:	f842 e02b 	str.w	lr, [r2, fp, lsl #2]
		pitch_idx++;  
  400fc6:	f10b 0b01 	add.w	fp, fp, #1
		saved_samplesLeftInPeriod[pitch_idx] = samplesLeftInPeriod; 
  400fca:	9a03      	ldr	r2, [sp, #12]
	while(pitch_idx < MAX_NUM_SHIFTS && pitch_shifts_in[pitch_idx] > 0.0f)
  400fcc:	f1bb 0f13 	cmp.w	fp, #19
		saved_samplesLeftInPeriod[pitch_idx] = samplesLeftInPeriod; 
  400fd0:	f842 3f04 	str.w	r3, [r2, #4]!
  400fd4:	f04f 0301 	mov.w	r3, #1
  400fd8:	9203      	str	r2, [sp, #12]
	while(pitch_idx < MAX_NUM_SHIFTS && pitch_shifts_in[pitch_idx] > 0.0f)
  400fda:	f47f af68 	bne.w	400eae <create_harmonies+0xee>
  400fde:	4b31      	ldr	r3, [pc, #196]	; (4010a4 <create_harmonies+0x2e4>)
  400fe0:	f8c3 9000 	str.w	r9, [r3]
  400fe4:	e033      	b.n	40104e <create_harmonies+0x28e>
						if (outPtr > inPtr && outPtr < inHalfAway) {
  400fe6:	45f4      	cmp	ip, lr
  400fe8:	d9b1      	bls.n	400f4e <create_harmonies+0x18e>
  400fea:	45ce      	cmp	lr, r9
  400fec:	d8dc      	bhi.n	400fa8 <create_harmonies+0x1e8>
					outPtr = (outPtr + (uint32_t)((float)inputPeriodLength * periodRatio)) & RING_BUFFER_MASK; 
  400fee:	9b01      	ldr	r3, [sp, #4]
  400ff0:	449e      	add	lr, r3
					if (pitch_idx == 0)
  400ff2:	9b00      	ldr	r3, [sp, #0]
					outPtr = (outPtr + (uint32_t)((float)inputPeriodLength * periodRatio)) & RING_BUFFER_MASK; 
  400ff4:	f3ce 0e0b 	ubfx	lr, lr, #0, #12
					if (pitch_idx == 0)
  400ff8:	2b00      	cmp	r3, #0
  400ffa:	d1af      	bne.n	400f5c <create_harmonies+0x19c>
						for (olaIdx = -inputPeriodLength, w = 0; olaIdx < inputPeriodLength; olaIdx++, w++)
  400ffc:	45d0      	cmp	r8, sl
  400ffe:	ddce      	ble.n	400f9e <create_harmonies+0x1de>
  401000:	ebae 0308 	sub.w	r3, lr, r8
  401004:	482c      	ldr	r0, [pc, #176]	; (4010b8 <create_harmonies+0x2f8>)
  401006:	eb0e 0508 	add.w	r5, lr, r8
  40100a:	ebab 040e 	sub.w	r4, fp, lr
							dry_volume * window[w] * input_ring_buffer[(uint32_t)(olaIdx + (int64_t)inPtr + LAG_OFFSET) & RING_BUFFER_MASK];
  40100e:	18e2      	adds	r2, r4, r3
							output_ring_buffer[(uint32_t)(olaIdx + (int64_t)outPtr) & RING_BUFFER_MASK] +=
  401010:	f3c3 010b 	ubfx	r1, r3, #0, #12
							dry_volume * window[w] * input_ring_buffer[(uint32_t)(olaIdx + (int64_t)inPtr + LAG_OFFSET) & RING_BUFFER_MASK];
  401014:	ecb0 7a01 	vldmia	r0!, {s14}
  401018:	3301      	adds	r3, #1
  40101a:	f3c2 020b 	ubfx	r2, r2, #0, #12
							output_ring_buffer[(uint32_t)(olaIdx + (int64_t)outPtr) & RING_BUFFER_MASK] +=
  40101e:	eb06 0181 	add.w	r1, r6, r1, lsl #2
							dry_volume * window[w] * input_ring_buffer[(uint32_t)(olaIdx + (int64_t)inPtr + LAG_OFFSET) & RING_BUFFER_MASK];
  401022:	ee27 7a09 	vmul.f32	s14, s14, s18
						for (olaIdx = -inputPeriodLength, w = 0; olaIdx < inputPeriodLength; olaIdx++, w++)
  401026:	429d      	cmp	r5, r3
							dry_volume * window[w] * input_ring_buffer[(uint32_t)(olaIdx + (int64_t)inPtr + LAG_OFFSET) & RING_BUFFER_MASK];
  401028:	eb07 0282 	add.w	r2, r7, r2, lsl #2
							output_ring_buffer[(uint32_t)(olaIdx + (int64_t)outPtr) & RING_BUFFER_MASK] +=
  40102c:	edd1 7a00 	vldr	s15, [r1]
  401030:	edd2 6a00 	vldr	s13, [r2]
  401034:	eee7 7a26 	vfma.f32	s15, s14, s13
  401038:	edc1 7a00 	vstr	s15, [r1]
						for (olaIdx = -inputPeriodLength, w = 0; olaIdx < inputPeriodLength; olaIdx++, w++)
  40103c:	d1e7      	bne.n	40100e <create_harmonies+0x24e>
  40103e:	e7ae      	b.n	400f9e <create_harmonies+0x1de>
					if (outPtr > inPtr && outPtr < inHalfAway) {
  401040:	45f1      	cmp	r9, lr
  401042:	d282      	bcs.n	400f4a <create_harmonies+0x18a>
  401044:	45f4      	cmp	ip, lr
  401046:	d8af      	bhi.n	400fa8 <create_harmonies+0x1e8>
  401048:	e77f      	b.n	400f4a <create_harmonies+0x18a>
  40104a:	2b00      	cmp	r3, #0
  40104c:	d1c7      	bne.n	400fde <create_harmonies+0x21e>
  40104e:	9a09      	ldr	r2, [sp, #36]	; 0x24
	}
	
	for(i = 0; i < WIN_SIZE; i++)
	{
		output[i] = output_ring_buffer[readPos]; 	
		output_ring_buffer[readPos] = 0.0f;
  401050:	2500      	movs	r5, #0
  401052:	4923      	ldr	r1, [pc, #140]	; (4010e0 <create_harmonies+0x320>)
  401054:	f502 5480 	add.w	r4, r2, #4096	; 0x1000
  401058:	680b      	ldr	r3, [r1, #0]
		output[i] = output_ring_buffer[readPos]; 	
  40105a:	eb06 0083 	add.w	r0, r6, r3, lsl #2
		readPos = (readPos+1) & RING_BUFFER_MASK;
  40105e:	3301      	adds	r3, #1
		output[i] = output_ring_buffer[readPos]; 	
  401060:	6807      	ldr	r7, [r0, #0]
		readPos = (readPos+1) & RING_BUFFER_MASK;
  401062:	f3c3 030b 	ubfx	r3, r3, #0, #12
		output[i] = output_ring_buffer[readPos]; 	
  401066:	f842 7b04 	str.w	r7, [r2], #4
	for(i = 0; i < WIN_SIZE; i++)
  40106a:	42a2      	cmp	r2, r4
		output_ring_buffer[readPos] = 0.0f;
  40106c:	6005      	str	r5, [r0, #0]
	for(i = 0; i < WIN_SIZE; i++)
  40106e:	d1f4      	bne.n	40105a <create_harmonies+0x29a>
	// averaging -- not used currently 
	//if (pitch_idx > 1) //  scale = 2.0f / (float)current_num_shifts ; // just in case 
	//arm_scale_f32(output, 2.0f, output, WIN_SIZE); 
	
	currentPitch = inputPitch; 
	inputPeriodLength = (uint32_t)(SAMPLE_RATE / currentPitch);
  401070:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 4010e4 <create_harmonies+0x324>
	current_num_shifts = pitch_idx; 
	arm_copy_f32(pitch_shifts_in, prev_pitch_shifts, MAX_NUM_SHIFTS); 
  401074:	2213      	movs	r2, #19
	current_num_shifts = pitch_idx; 
  401076:	4c0c      	ldr	r4, [pc, #48]	; (4010a8 <create_harmonies+0x2e8>)
	inputPeriodLength = (uint32_t)(SAMPLE_RATE / currentPitch);
  401078:	eec7 7a28 	vdiv.f32	s15, s14, s17
  40107c:	600b      	str	r3, [r1, #0]
	current_num_shifts = pitch_idx; 
  40107e:	f8c4 b000 	str.w	fp, [r4]
	arm_copy_f32(pitch_shifts_in, prev_pitch_shifts, MAX_NUM_SHIFTS); 
  401082:	9805      	ldr	r0, [sp, #20]
	inputPeriodLength = (uint32_t)(SAMPLE_RATE / currentPitch);
  401084:	4c09      	ldr	r4, [pc, #36]	; (4010ac <create_harmonies+0x2ec>)
	arm_copy_f32(pitch_shifts_in, prev_pitch_shifts, MAX_NUM_SHIFTS); 
  401086:	490e      	ldr	r1, [pc, #56]	; (4010c0 <create_harmonies+0x300>)
  401088:	4b17      	ldr	r3, [pc, #92]	; (4010e8 <create_harmonies+0x328>)
	inputPeriodLength = (uint32_t)(SAMPLE_RATE / currentPitch);
  40108a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  40108e:	edc4 7a00 	vstr	s15, [r4]
}
  401092:	b00b      	add	sp, #44	; 0x2c
  401094:	ecbd 8b06 	vpop	{d8-d10}
  401098:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	arm_copy_f32(pitch_shifts_in, prev_pitch_shifts, MAX_NUM_SHIFTS); 
  40109c:	4718      	bx	r3
  40109e:	bf00      	nop
  4010a0:	20409000 	.word	0x20409000
  4010a4:	20408404 	.word	0x20408404
  4010a8:	20408400 	.word	0x20408400
  4010ac:	20408408 	.word	0x20408408
  4010b0:	00403c75 	.word	0x00403c75
  4010b4:	40490fdb 	.word	0x40490fdb
  4010b8:	2041209c 	.word	0x2041209c
  4010bc:	00403b81 	.word	0x00403b81
  4010c0:	20412000 	.word	0x20412000
  4010c4:	2041204c 	.word	0x2041204c
  4010c8:	2040e000 	.word	0x2040e000
  4010cc:	2040d000 	.word	0x2040d000
  4010d0:	20412050 	.word	0x20412050
  4010d4:	20412004 	.word	0x20412004
  4010d8:	2040d004 	.word	0x2040d004
  4010dc:	20412054 	.word	0x20412054
  4010e0:	2041204c 	.word	0x2041204c
  4010e4:	4732b600 	.word	0x4732b600
  4010e8:	004038a5 	.word	0x004038a5

004010ec <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  4010ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  4010f0:	b990      	cbnz	r0, 401118 <_read+0x2c>
		return -1;
	}

	for (; len > 0; --len) {
  4010f2:	2a00      	cmp	r2, #0
  4010f4:	4690      	mov	r8, r2
  4010f6:	dd0d      	ble.n	401114 <_read+0x28>
  4010f8:	460c      	mov	r4, r1
  4010fa:	188f      	adds	r7, r1, r2
  4010fc:	4e08      	ldr	r6, [pc, #32]	; (401120 <_read+0x34>)
  4010fe:	4d09      	ldr	r5, [pc, #36]	; (401124 <_read+0x38>)
		ptr_get(stdio_base, ptr);
  401100:	4621      	mov	r1, r4
		ptr++;
  401102:	3401      	adds	r4, #1
		ptr_get(stdio_base, ptr);
  401104:	6830      	ldr	r0, [r6, #0]
  401106:	682b      	ldr	r3, [r5, #0]
  401108:	4798      	blx	r3
	for (; len > 0; --len) {
  40110a:	42bc      	cmp	r4, r7
  40110c:	d1f8      	bne.n	401100 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  40110e:	4640      	mov	r0, r8
  401110:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	for (; len > 0; --len) {
  401114:	4680      	mov	r8, r0
  401116:	e7fa      	b.n	40110e <_read+0x22>
		return -1;
  401118:	f04f 38ff 	mov.w	r8, #4294967295
  40111c:	e7f7      	b.n	40110e <_read+0x22>
  40111e:	bf00      	nop
  401120:	2044a808 	.word	0x2044a808
  401124:	2044a800 	.word	0x2044a800

00401128 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  401128:	3801      	subs	r0, #1
  40112a:	2802      	cmp	r0, #2
  40112c:	d81e      	bhi.n	40116c <_write+0x44>
{
  40112e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401132:	4615      	mov	r5, r2
		return -1;
	}

	for (; len != 0; --len) {
  401134:	b1ba      	cbz	r2, 401166 <_write+0x3e>
  401136:	460e      	mov	r6, r1
  401138:	460c      	mov	r4, r1
  40113a:	f8df 803c 	ldr.w	r8, [pc, #60]	; 401178 <_write+0x50>
  40113e:	4f0d      	ldr	r7, [pc, #52]	; (401174 <_write+0x4c>)
  401140:	e001      	b.n	401146 <_write+0x1e>
  401142:	3d01      	subs	r5, #1
  401144:	d00d      	beq.n	401162 <_write+0x3a>
		if (ptr_put(stdio_base, *ptr++) < 0) {
  401146:	f814 1b01 	ldrb.w	r1, [r4], #1
  40114a:	f8d8 0000 	ldr.w	r0, [r8]
  40114e:	683b      	ldr	r3, [r7, #0]
  401150:	4798      	blx	r3
  401152:	2800      	cmp	r0, #0
  401154:	eba4 0006 	sub.w	r0, r4, r6
  401158:	daf3      	bge.n	401142 <_write+0x1a>
		return -1;
  40115a:	f04f 30ff 	mov.w	r0, #4294967295
  40115e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401162:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	for (; len != 0; --len) {
  401166:	4610      	mov	r0, r2
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  401168:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  40116c:	f04f 30ff 	mov.w	r0, #4294967295
}
  401170:	4770      	bx	lr
  401172:	bf00      	nop
  401174:	2044a804 	.word	0x2044a804
  401178:	2044a808 	.word	0x2044a808

0040117c <wm8904_write_register>:
 *
 * \param uc_register_address Register address to write
 * \param us_data Data to write.
 */
void wm8904_write_register(uint8_t uc_register_address, uint16_t us_data)
{
  40117c:	b570      	push	{r4, r5, r6, lr}
  40117e:	460b      	mov	r3, r1
  401180:	b086      	sub	sp, #24
	uint8_t uc_temp_data[2];
	twihs_packet_t packet;

	uc_temp_data[0] = (us_data & 0xff00) >> 8;
  401182:	0a0e      	lsrs	r6, r1, #8

	packet.addr[0]     = uc_register_address;
	packet.addr_length = 0x1;
	packet.buffer      = uc_temp_data;
	packet.length      = 0x2;
	packet.chip        = WM8904_SLAVE_ADDRESS;
  401184:	221a      	movs	r2, #26
	uc_temp_data[1] = us_data & 0xff;
  401186:	f88d 3001 	strb.w	r3, [sp, #1]
	packet.addr_length = 0x1;
  40118a:	2501      	movs	r5, #1
	packet.length      = 0x2;
  40118c:	2402      	movs	r4, #2

	twihs_master_write(WM8904_TWIHS, &packet);
  40118e:	a901      	add	r1, sp, #4
  401190:	4b07      	ldr	r3, [pc, #28]	; (4011b0 <wm8904_write_register+0x34>)
	packet.addr[0]     = uc_register_address;
  401192:	f88d 0004 	strb.w	r0, [sp, #4]
	twihs_master_write(WM8904_TWIHS, &packet);
  401196:	4807      	ldr	r0, [pc, #28]	; (4011b4 <wm8904_write_register+0x38>)
	uc_temp_data[0] = (us_data & 0xff00) >> 8;
  401198:	f88d 6000 	strb.w	r6, [sp]
	packet.addr_length = 0x1;
  40119c:	9502      	str	r5, [sp, #8]
	packet.buffer      = uc_temp_data;
  40119e:	f8cd d00c 	str.w	sp, [sp, #12]
	packet.length      = 0x2;
  4011a2:	9404      	str	r4, [sp, #16]
	packet.chip        = WM8904_SLAVE_ADDRESS;
  4011a4:	f88d 2014 	strb.w	r2, [sp, #20]
	twihs_master_write(WM8904_TWIHS, &packet);
  4011a8:	4798      	blx	r3
}
  4011aa:	b006      	add	sp, #24
  4011ac:	bd70      	pop	{r4, r5, r6, pc}
  4011ae:	bf00      	nop
  4011b0:	00401521 	.word	0x00401521
  4011b4:	40018000 	.word	0x40018000

004011b8 <wm8904_read_register>:
 *
 * \param uc_register_address Register address to write
 * \retun Register value.
 */
uint16_t wm8904_read_register(uint8_t uc_register_address)
{
  4011b8:	b530      	push	{r4, r5, lr}
  4011ba:	b087      	sub	sp, #28

	packet.addr[0]     = uc_register_address;
	packet.addr_length = 0x1;
	packet.buffer      = uc_temp_data;
	packet.length      = 0x2;
	packet.chip        = WM8904_SLAVE_ADDRESS;
  4011bc:	221a      	movs	r2, #26
	packet.addr_length = 0x1;
  4011be:	2501      	movs	r5, #1
	packet.length      = 0x2;
  4011c0:	2402      	movs	r4, #2
	packet.addr[0]     = uc_register_address;
  4011c2:	f88d 0004 	strb.w	r0, [sp, #4]

	twihs_master_read(WM8904_TWIHS, &packet);
  4011c6:	a901      	add	r1, sp, #4
  4011c8:	4b08      	ldr	r3, [pc, #32]	; (4011ec <wm8904_read_register+0x34>)
  4011ca:	4809      	ldr	r0, [pc, #36]	; (4011f0 <wm8904_read_register+0x38>)
	packet.addr_length = 0x1;
  4011cc:	9502      	str	r5, [sp, #8]
	packet.buffer      = uc_temp_data;
  4011ce:	f8cd d00c 	str.w	sp, [sp, #12]
	packet.length      = 0x2;
  4011d2:	9404      	str	r4, [sp, #16]
	packet.chip        = WM8904_SLAVE_ADDRESS;
  4011d4:	f88d 2014 	strb.w	r2, [sp, #20]
	twihs_master_read(WM8904_TWIHS, &packet);
  4011d8:	4798      	blx	r3
	us_data = (((uint16_t)uc_temp_data[0] << 8) & 0xff00) | uc_temp_data[1];
  4011da:	f89d 0000 	ldrb.w	r0, [sp]
  4011de:	f89d 3001 	ldrb.w	r3, [sp, #1]

	return us_data;
}
  4011e2:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
  4011e6:	b007      	add	sp, #28
  4011e8:	bd30      	pop	{r4, r5, pc}
  4011ea:	bf00      	nop
  4011ec:	0040146d 	.word	0x0040146d
  4011f0:	40018000 	.word	0x40018000

004011f4 <wm8904_twi_init>:
 * \brief Initialize TWIHS connect to WM8904.
 *
 * \retun TWIHS_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t wm8904_twi_init(void)
{
  4011f4:	b510      	push	{r4, lr}
	pio_configure_pin(WM8904_TK_PIO, WM8904_TK_FLAGS);
  4011f6:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
{
  4011fa:	b084      	sub	sp, #16
	pio_configure_pin(WM8904_TK_PIO, WM8904_TK_FLAGS);
  4011fc:	4c15      	ldr	r4, [pc, #84]	; (401254 <wm8904_twi_init+0x60>)
  4011fe:	2021      	movs	r0, #33	; 0x21
  401200:	47a0      	blx	r4
	pio_configure_pin(WM8904_TF_PIO, WM8904_TF_FLAGS);
  401202:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401206:	2020      	movs	r0, #32
  401208:	47a0      	blx	r4
	pio_configure_pin(WM8904_TD_PIO, WM8904_TD_FLAGS);
  40120a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40120e:	207a      	movs	r0, #122	; 0x7a
  401210:	47a0      	blx	r4
	pio_configure_pin(WM8904_RK_PIO, WM8904_RK_FLAGS);
  401212:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401216:	2016      	movs	r0, #22
  401218:	47a0      	blx	r4
	pio_configure_pin(WM8904_RF_PIO, WM8904_RF_FLAGS);
  40121a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40121e:	2078      	movs	r0, #120	; 0x78
  401220:	47a0      	blx	r4
	pio_configure_pin(WM8904_RD_PIO, WM8904_RD_FLAGS);
  401222:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401226:	200a      	movs	r0, #10
  401228:	47a0      	blx	r4
	pio_configure_pin(WM8904_PCK2_PIO, WM8904_PCK2_FLAGS);
  40122a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40122e:	2012      	movs	r0, #18
  401230:	47a0      	blx	r4

static inline uint32_t twihs_master_setup(twihs_master_t p_twihs,
		twihs_master_options_t *p_opt)
{
	p_opt->master_clk = sysclk_get_peripheral_hz();
	p_opt->smbus      = 0;
  401232:	2200      	movs	r2, #0
	p_opt->master_clk = sysclk_get_peripheral_hz();
  401234:	4908      	ldr	r1, [pc, #32]	; (401258 <wm8904_twi_init+0x64>)
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  401236:	2013      	movs	r0, #19

	twihs_options_t opt;
	opt.master_clk = sysclk_get_cpu_hz();
	opt.speed = WM8904_TWIHS_CLK;
  401238:	4c08      	ldr	r4, [pc, #32]	; (40125c <wm8904_twi_init+0x68>)
  40123a:	4b09      	ldr	r3, [pc, #36]	; (401260 <wm8904_twi_init+0x6c>)
  40123c:	9101      	str	r1, [sp, #4]
	p_opt->smbus      = 0;
  40123e:	f88d 200d 	strb.w	r2, [sp, #13]
  401242:	9402      	str	r4, [sp, #8]
  401244:	4798      	blx	r3
#endif		
	} else {
		// Do Nothing
	}
#endif
	return (twihs_master_init(p_twihs, p_opt));
  401246:	a901      	add	r1, sp, #4
  401248:	4b06      	ldr	r3, [pc, #24]	; (401264 <wm8904_twi_init+0x70>)
  40124a:	4807      	ldr	r0, [pc, #28]	; (401268 <wm8904_twi_init+0x74>)
  40124c:	4798      	blx	r3
	return twihs_master_setup(WM8904_TWIHS, &opt);
}
  40124e:	b004      	add	sp, #16
  401250:	bd10      	pop	{r4, pc}
  401252:	bf00      	nop
  401254:	00401bc1 	.word	0x00401bc1
  401258:	08f0d180 	.word	0x08f0d180
  40125c:	00061a80 	.word	0x00061a80
  401260:	00402211 	.word	0x00402211
  401264:	0040138d 	.word	0x0040138d
  401268:	40018000 	.word	0x40018000

0040126c <ssc_reset>:
 * \param p_ssc Pointer to an SSC instance.
 */
void ssc_reset(Ssc *p_ssc)
{
	p_ssc->SSC_CR = SSC_CR_SWRST;
	p_ssc->SSC_CMR = 0;
  40126c:	2300      	movs	r3, #0
	p_ssc->SSC_CR = SSC_CR_SWRST;
  40126e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401272:	6002      	str	r2, [r0, #0]
	p_ssc->SSC_CMR = 0;
  401274:	6043      	str	r3, [r0, #4]
	p_ssc->SSC_RCMR = 0;
  401276:	6103      	str	r3, [r0, #16]
	p_ssc->SSC_RFMR = 0;
  401278:	6143      	str	r3, [r0, #20]
	p_ssc->SSC_TCMR = 0;
  40127a:	6183      	str	r3, [r0, #24]
	p_ssc->SSC_TFMR = 0;
  40127c:	61c3      	str	r3, [r0, #28]
  40127e:	4770      	bx	lr

00401280 <ssc_enable_rx>:
 *
 * \param p_ssc Pointer to an SSC instance.
 */
void ssc_enable_rx(Ssc *p_ssc)
{
	p_ssc->SSC_CR = SSC_CR_RXEN;
  401280:	2301      	movs	r3, #1
  401282:	6003      	str	r3, [r0, #0]
  401284:	4770      	bx	lr
  401286:	bf00      	nop

00401288 <ssc_disable_rx>:
 *
 * \param p_ssc Pointer to an SSC instance.
 */
void ssc_disable_rx(Ssc *p_ssc)
{
	p_ssc->SSC_CR = SSC_CR_RXDIS;
  401288:	2302      	movs	r3, #2
  40128a:	6003      	str	r3, [r0, #0]
  40128c:	4770      	bx	lr
  40128e:	bf00      	nop

00401290 <ssc_enable_tx>:
 *
 * \param p_ssc Pointer to an SSC instance.
 */
void ssc_enable_tx(Ssc *p_ssc)
{
	p_ssc->SSC_CR = SSC_CR_TXEN;
  401290:	f44f 7380 	mov.w	r3, #256	; 0x100
  401294:	6003      	str	r3, [r0, #0]
  401296:	4770      	bx	lr

00401298 <ssc_disable_tx>:
 *
 * \param p_ssc Pointer to an SSC instance.
 */
void ssc_disable_tx(Ssc *p_ssc)
{
	p_ssc->SSC_CR = SSC_CR_TXDIS;
  401298:	f44f 7300 	mov.w	r3, #512	; 0x200
  40129c:	6003      	str	r3, [r0, #0]
  40129e:	4770      	bx	lr

004012a0 <ssc_set_receiver>:
 * \param p_rx_clk_opt Pointer to the receiver clock configuration structure.
 * \param p_rx_data_frame Pointer to the receiver data frame configuration structure.
 */
void ssc_set_receiver(Ssc *p_ssc, clock_opt_t *p_rx_clk_opt,
		data_frame_opt_t *p_rx_data_frame)
{
  4012a0:	b4f0      	push	{r4, r5, r6, r7}
	if (p_rx_clk_opt == NULL) {
  4012a2:	2900      	cmp	r1, #0
  4012a4:	d02f      	beq.n	401306 <ssc_set_receiver+0x66>
		p_ssc->SSC_RCMR = 0;
	} else {
		p_ssc->SSC_RCMR |= p_rx_clk_opt->ul_cks |
  4012a6:	6904      	ldr	r4, [r0, #16]
  4012a8:	68cf      	ldr	r7, [r1, #12]
  4012aa:	698e      	ldr	r6, [r1, #24]
  4012ac:	e891 0028 	ldmia.w	r1, {r3, r5}
  4012b0:	432b      	orrs	r3, r5
  4012b2:	688d      	ldr	r5, [r1, #8]
  4012b4:	4323      	orrs	r3, r4
				p_rx_clk_opt->ul_cko | p_rx_clk_opt->ul_cki |
				p_rx_clk_opt->ul_ckg |
				p_rx_clk_opt->ul_start_sel |
				SSC_RCMR_PERIOD(p_rx_clk_opt->ul_period) |
				SSC_RCMR_STTDLY(p_rx_clk_opt->ul_sttdly);
  4012b6:	694c      	ldr	r4, [r1, #20]
		p_ssc->SSC_RCMR |= p_rx_clk_opt->ul_cks |
  4012b8:	432b      	orrs	r3, r5
				SSC_RCMR_PERIOD(p_rx_clk_opt->ul_period) |
  4012ba:	690d      	ldr	r5, [r1, #16]
				SSC_RCMR_STTDLY(p_rx_clk_opt->ul_sttdly);
  4012bc:	0421      	lsls	r1, r4, #16
		p_ssc->SSC_RCMR |= p_rx_clk_opt->ul_cks |
  4012be:	433b      	orrs	r3, r7
				SSC_RCMR_STTDLY(p_rx_clk_opt->ul_sttdly);
  4012c0:	f401 017f 	and.w	r1, r1, #16711680	; 0xff0000
		p_ssc->SSC_RCMR |= p_rx_clk_opt->ul_cks |
  4012c4:	4333      	orrs	r3, r6
  4012c6:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
  4012ca:	430b      	orrs	r3, r1
  4012cc:	6103      	str	r3, [r0, #16]
	}

	if (p_rx_data_frame == NULL) {
  4012ce:	b1ea      	cbz	r2, 40130c <ssc_set_receiver+0x6c>
		p_ssc->SSC_RFMR = 0;
	} else {
		p_ssc->SSC_RFMR |= SSC_RFMR_DATLEN(p_rx_data_frame->ul_datlen) |
  4012d0:	6954      	ldr	r4, [r2, #20]
  4012d2:	6853      	ldr	r3, [r2, #4]
  4012d4:	6991      	ldr	r1, [r2, #24]
  4012d6:	4323      	orrs	r3, r4
  4012d8:	6946      	ldr	r6, [r0, #20]
  4012da:	6814      	ldr	r4, [r2, #0]
  4012dc:	430b      	orrs	r3, r1
				p_rx_data_frame->ul_msbf |
				SSC_RFMR_DATNB(p_rx_data_frame->ul_datnb) |
  4012de:	6891      	ldr	r1, [r2, #8]
		p_ssc->SSC_RFMR |= SSC_RFMR_DATLEN(p_rx_data_frame->ul_datlen) |
  4012e0:	f004 041f 	and.w	r4, r4, #31
				SSC_RFMR_FSLEN(p_rx_data_frame->ul_fslen) |
				SSC_RFMR_FSLEN_EXT(p_rx_data_frame->ul_fslen_ext) |
  4012e4:	6915      	ldr	r5, [r2, #16]
		p_ssc->SSC_RFMR |= SSC_RFMR_DATLEN(p_rx_data_frame->ul_datlen) |
  4012e6:	4333      	orrs	r3, r6
				SSC_RFMR_FSLEN(p_rx_data_frame->ul_fslen) |
  4012e8:	68d2      	ldr	r2, [r2, #12]
				SSC_RFMR_DATNB(p_rx_data_frame->ul_datnb) |
  4012ea:	0209      	lsls	r1, r1, #8
		p_ssc->SSC_RFMR |= SSC_RFMR_DATLEN(p_rx_data_frame->ul_datlen) |
  4012ec:	4323      	orrs	r3, r4
				SSC_RFMR_FSLEN(p_rx_data_frame->ul_fslen) |
  4012ee:	0412      	lsls	r2, r2, #16
				SSC_RFMR_DATNB(p_rx_data_frame->ul_datnb) |
  4012f0:	f401 6170 	and.w	r1, r1, #3840	; 0xf00
		p_ssc->SSC_RFMR |= SSC_RFMR_DATLEN(p_rx_data_frame->ul_datlen) |
  4012f4:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
				SSC_RFMR_FSLEN(p_rx_data_frame->ul_fslen) |
  4012f8:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
		p_ssc->SSC_RFMR |= SSC_RFMR_DATLEN(p_rx_data_frame->ul_datlen) |
  4012fc:	430b      	orrs	r3, r1
  4012fe:	4313      	orrs	r3, r2
				p_rx_data_frame->ul_fsos |
				p_rx_data_frame->ul_fsedge;
	}
}
  401300:	bcf0      	pop	{r4, r5, r6, r7}
		p_ssc->SSC_RFMR |= SSC_RFMR_DATLEN(p_rx_data_frame->ul_datlen) |
  401302:	6143      	str	r3, [r0, #20]
}
  401304:	4770      	bx	lr
		p_ssc->SSC_RCMR = 0;
  401306:	6101      	str	r1, [r0, #16]
	if (p_rx_data_frame == NULL) {
  401308:	2a00      	cmp	r2, #0
  40130a:	d1e1      	bne.n	4012d0 <ssc_set_receiver+0x30>
		p_ssc->SSC_RFMR = 0;
  40130c:	6142      	str	r2, [r0, #20]
}
  40130e:	bcf0      	pop	{r4, r5, r6, r7}
  401310:	4770      	bx	lr
  401312:	bf00      	nop

00401314 <ssc_set_transmitter>:
 * \param p_tx_clk_opt Pointer to the transmitter clock configuration structure.
 * \param p_tx_data_frame Pointer to the transmitter data frame configuration structure.
 */
void ssc_set_transmitter(Ssc *p_ssc, clock_opt_t *p_tx_clk_opt,
		data_frame_opt_t *p_tx_data_frame)
{
  401314:	b4f0      	push	{r4, r5, r6, r7}
	if (p_tx_clk_opt == NULL) {
  401316:	2900      	cmp	r1, #0
  401318:	d02f      	beq.n	40137a <ssc_set_transmitter+0x66>
		p_ssc->SSC_TCMR = 0;
	} else {
		p_ssc->SSC_TCMR |= p_tx_clk_opt->ul_cks |
  40131a:	6984      	ldr	r4, [r0, #24]
  40131c:	68cf      	ldr	r7, [r1, #12]
  40131e:	698e      	ldr	r6, [r1, #24]
  401320:	e891 0028 	ldmia.w	r1, {r3, r5}
  401324:	432b      	orrs	r3, r5
  401326:	688d      	ldr	r5, [r1, #8]
  401328:	4323      	orrs	r3, r4
				p_tx_clk_opt->ul_cko | p_tx_clk_opt->ul_cki |
				p_tx_clk_opt->ul_ckg |
				p_tx_clk_opt->ul_start_sel |
				SSC_TCMR_PERIOD(p_tx_clk_opt->ul_period) |
				SSC_TCMR_STTDLY(p_tx_clk_opt->ul_sttdly);
  40132a:	694c      	ldr	r4, [r1, #20]
		p_ssc->SSC_TCMR |= p_tx_clk_opt->ul_cks |
  40132c:	432b      	orrs	r3, r5
				SSC_TCMR_PERIOD(p_tx_clk_opt->ul_period) |
  40132e:	690d      	ldr	r5, [r1, #16]
				SSC_TCMR_STTDLY(p_tx_clk_opt->ul_sttdly);
  401330:	0421      	lsls	r1, r4, #16
		p_ssc->SSC_TCMR |= p_tx_clk_opt->ul_cks |
  401332:	433b      	orrs	r3, r7
				SSC_TCMR_STTDLY(p_tx_clk_opt->ul_sttdly);
  401334:	f401 017f 	and.w	r1, r1, #16711680	; 0xff0000
		p_ssc->SSC_TCMR |= p_tx_clk_opt->ul_cks |
  401338:	4333      	orrs	r3, r6
  40133a:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
  40133e:	430b      	orrs	r3, r1
  401340:	6183      	str	r3, [r0, #24]
	}

	if (p_tx_data_frame == NULL) {
  401342:	b1ea      	cbz	r2, 401380 <ssc_set_transmitter+0x6c>
		p_ssc->SSC_TFMR = 0;
	} else {
		p_ssc->SSC_TFMR |= SSC_RFMR_DATLEN(p_tx_data_frame->ul_datlen) |
  401344:	6954      	ldr	r4, [r2, #20]
  401346:	6853      	ldr	r3, [r2, #4]
  401348:	6991      	ldr	r1, [r2, #24]
  40134a:	4323      	orrs	r3, r4
  40134c:	69c6      	ldr	r6, [r0, #28]
  40134e:	6814      	ldr	r4, [r2, #0]
  401350:	430b      	orrs	r3, r1
				p_tx_data_frame->ul_msbf |
				SSC_TFMR_DATNB(p_tx_data_frame->ul_datnb) |
  401352:	6891      	ldr	r1, [r2, #8]
		p_ssc->SSC_TFMR |= SSC_RFMR_DATLEN(p_tx_data_frame->ul_datlen) |
  401354:	f004 041f 	and.w	r4, r4, #31
				SSC_TFMR_FSLEN(p_tx_data_frame->ul_fslen) |
				SSC_TFMR_FSLEN_EXT(p_tx_data_frame->ul_fslen_ext) |
  401358:	6915      	ldr	r5, [r2, #16]
		p_ssc->SSC_TFMR |= SSC_RFMR_DATLEN(p_tx_data_frame->ul_datlen) |
  40135a:	4333      	orrs	r3, r6
				SSC_TFMR_FSLEN(p_tx_data_frame->ul_fslen) |
  40135c:	68d2      	ldr	r2, [r2, #12]
				SSC_TFMR_DATNB(p_tx_data_frame->ul_datnb) |
  40135e:	0209      	lsls	r1, r1, #8
		p_ssc->SSC_TFMR |= SSC_RFMR_DATLEN(p_tx_data_frame->ul_datlen) |
  401360:	4323      	orrs	r3, r4
				SSC_TFMR_FSLEN(p_tx_data_frame->ul_fslen) |
  401362:	0412      	lsls	r2, r2, #16
				SSC_TFMR_DATNB(p_tx_data_frame->ul_datnb) |
  401364:	f401 6170 	and.w	r1, r1, #3840	; 0xf00
		p_ssc->SSC_TFMR |= SSC_RFMR_DATLEN(p_tx_data_frame->ul_datlen) |
  401368:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
				SSC_TFMR_FSLEN(p_tx_data_frame->ul_fslen) |
  40136c:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
		p_ssc->SSC_TFMR |= SSC_RFMR_DATLEN(p_tx_data_frame->ul_datlen) |
  401370:	430b      	orrs	r3, r1
  401372:	4313      	orrs	r3, r2
				p_tx_data_frame->ul_fsos |
				p_tx_data_frame->ul_fsedge;
	}
}
  401374:	bcf0      	pop	{r4, r5, r6, r7}
		p_ssc->SSC_TFMR |= SSC_RFMR_DATLEN(p_tx_data_frame->ul_datlen) |
  401376:	61c3      	str	r3, [r0, #28]
}
  401378:	4770      	bx	lr
		p_ssc->SSC_TCMR = 0;
  40137a:	6181      	str	r1, [r0, #24]
	if (p_tx_data_frame == NULL) {
  40137c:	2a00      	cmp	r2, #0
  40137e:	d1e1      	bne.n	401344 <ssc_set_transmitter+0x30>
		p_ssc->SSC_TFMR = 0;
  401380:	61c2      	str	r2, [r0, #28]
}
  401382:	bcf0      	pop	{r4, r5, r6, r7}
  401384:	4770      	bx	lr
  401386:	bf00      	nop

00401388 <ssc_disable_interrupt>:
 * \param p_ssc Pointer to an SSC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void ssc_disable_interrupt(Ssc *p_ssc, uint32_t ul_sources)
{
	p_ssc->SSC_IDR = ul_sources;
  401388:	6481      	str	r1, [r0, #72]	; 0x48
  40138a:	4770      	bx	lr

0040138c <twihs_master_init>:
 * \param p_opt Options for initializing the TWIHS module (see \ref twihs_options_t).
 *
 * \return TWIHS_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twihs_master_init(Twihs *p_twihs, const twihs_options_t *p_opt)
{
  40138c:	b4f0      	push	{r4, r5, r6, r7}
	uint32_t status = TWIHS_SUCCESS;

	/* Disable TWIHS interrupts */
	p_twihs->TWIHS_IDR = ~0UL;
  40138e:	f04f 33ff 	mov.w	r3, #4294967295
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_reset(Twihs *p_twihs)
{
	/* Set SWRST bit to reset TWIHS peripheral */
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  401392:	2680      	movs	r6, #128	; 0x80
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  401394:	2204      	movs	r2, #4
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  401396:	2508      	movs	r5, #8
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  401398:	2420      	movs	r4, #32
	p_twihs->TWIHS_IDR = ~0UL;
  40139a:	6283      	str	r3, [r0, #40]	; 0x28
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  40139c:	4b2f      	ldr	r3, [pc, #188]	; (40145c <twihs_master_init+0xd0>)
	p_twihs->TWIHS_SR;
  40139e:	6a07      	ldr	r7, [r0, #32]
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  4013a0:	6006      	str	r6, [r0, #0]
	p_twihs->TWIHS_RHR;
  4013a2:	6b06      	ldr	r6, [r0, #48]	; 0x30
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  4013a4:	6005      	str	r5, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  4013a6:	6004      	str	r4, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  4013a8:	6002      	str	r2, [r0, #0]
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  4013aa:	684a      	ldr	r2, [r1, #4]
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  4013ac:	429a      	cmp	r2, r3
  4013ae:	d84d      	bhi.n	40144c <twihs_master_init+0xc0>
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  4013b0:	4c2b      	ldr	r4, [pc, #172]	; (401460 <twihs_master_init+0xd4>)
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  4013b2:	680b      	ldr	r3, [r1, #0]
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  4013b4:	42a2      	cmp	r2, r4
  4013b6:	d92e      	bls.n	401416 <twihs_master_init+0x8a>
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4013b8:	4c2a      	ldr	r4, [pc, #168]	; (401464 <twihs_master_init+0xd8>)
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4013ba:	492b      	ldr	r1, [pc, #172]	; (401468 <twihs_master_init+0xdc>)
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4013bc:	4414      	add	r4, r2
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4013be:	fba1 2103 	umull	r2, r1, r1, r3
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4013c2:	00a4      	lsls	r4, r4, #2
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4013c4:	0b89      	lsrs	r1, r1, #14
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4013c6:	fbb3 f3f4 	udiv	r3, r3, r4
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4013ca:	3903      	subs	r1, #3
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4013cc:	3b03      	subs	r3, #3
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4013ce:	29ff      	cmp	r1, #255	; 0xff
  4013d0:	d940      	bls.n	401454 <twihs_master_init+0xc8>
  4013d2:	2200      	movs	r2, #0
  4013d4:	e000      	b.n	4013d8 <twihs_master_init+0x4c>
  4013d6:	b13c      	cbz	r4, 4013e8 <twihs_master_init+0x5c>
			ckdiv++;
  4013d8:	3201      	adds	r2, #1
			cldiv /= TWIHS_CLK_DIVIDER;
  4013da:	0849      	lsrs	r1, r1, #1
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4013dc:	2a06      	cmp	r2, #6
  4013de:	bf8c      	ite	hi
  4013e0:	2400      	movhi	r4, #0
  4013e2:	2401      	movls	r4, #1
  4013e4:	29ff      	cmp	r1, #255	; 0xff
  4013e6:	d8f6      	bhi.n	4013d6 <twihs_master_init+0x4a>
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4013e8:	2bff      	cmp	r3, #255	; 0xff
  4013ea:	d907      	bls.n	4013fc <twihs_master_init+0x70>
  4013ec:	b914      	cbnz	r4, 4013f4 <twihs_master_init+0x68>
  4013ee:	e005      	b.n	4013fc <twihs_master_init+0x70>
  4013f0:	2a06      	cmp	r2, #6
  4013f2:	d803      	bhi.n	4013fc <twihs_master_init+0x70>
			chdiv /= TWIHS_CLK_DIVIDER;
  4013f4:	085b      	lsrs	r3, r3, #1
			ckdiv++;
  4013f6:	3201      	adds	r2, #1
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4013f8:	2bff      	cmp	r3, #255	; 0xff
  4013fa:	d8f9      	bhi.n	4013f0 <twihs_master_init+0x64>
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  4013fc:	021b      	lsls	r3, r3, #8
	uint32_t status = TWIHS_SUCCESS;
  4013fe:	2400      	movs	r4, #0
				TWIHS_CWGR_CKDIV(ckdiv);
  401400:	0412      	lsls	r2, r2, #16
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  401402:	b29b      	uxth	r3, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  401404:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  401408:	b2c9      	uxtb	r1, r1
  40140a:	4313      	orrs	r3, r2
  40140c:	430b      	orrs	r3, r1
		p_twihs->TWIHS_CWGR =
  40140e:	6103      	str	r3, [r0, #16]
}
  401410:	4620      	mov	r0, r4
  401412:	bcf0      	pop	{r4, r5, r6, r7}
  401414:	4770      	bx	lr
		c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401416:	0052      	lsls	r2, r2, #1
  401418:	fbb3 f3f2 	udiv	r3, r3, r2
  40141c:	3b03      	subs	r3, #3
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  40141e:	2200      	movs	r2, #0
  401420:	2bff      	cmp	r3, #255	; 0xff
  401422:	d802      	bhi.n	40142a <twihs_master_init+0x9e>
  401424:	e008      	b.n	401438 <twihs_master_init+0xac>
  401426:	2a06      	cmp	r2, #6
  401428:	d803      	bhi.n	401432 <twihs_master_init+0xa6>
			c_lh_div /= TWIHS_CLK_DIVIDER;
  40142a:	085b      	lsrs	r3, r3, #1
			ckdiv++;
  40142c:	3201      	adds	r2, #1
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  40142e:	2bff      	cmp	r3, #255	; 0xff
  401430:	d8f9      	bhi.n	401426 <twihs_master_init+0x9a>
  401432:	0412      	lsls	r2, r2, #16
  401434:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  401438:	0219      	lsls	r1, r3, #8
	uint32_t status = TWIHS_SUCCESS;
  40143a:	2400      	movs	r4, #0
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  40143c:	b2db      	uxtb	r3, r3
  40143e:	b289      	uxth	r1, r1
  401440:	4313      	orrs	r3, r2
  401442:	430b      	orrs	r3, r1
		p_twihs->TWIHS_CWGR =
  401444:	6103      	str	r3, [r0, #16]
}
  401446:	4620      	mov	r0, r4
  401448:	bcf0      	pop	{r4, r5, r6, r7}
  40144a:	4770      	bx	lr
		status = TWIHS_INVALID_ARGUMENT;
  40144c:	2401      	movs	r4, #1
}
  40144e:	4620      	mov	r0, r4
  401450:	bcf0      	pop	{r4, r5, r6, r7}
  401452:	4770      	bx	lr
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401454:	2401      	movs	r4, #1
	uint32_t ckdiv = 0;
  401456:	2200      	movs	r2, #0
  401458:	e7c6      	b.n	4013e8 <twihs_master_init+0x5c>
  40145a:	bf00      	nop
  40145c:	00061a80 	.word	0x00061a80
  401460:	0005dc00 	.word	0x0005dc00
  401464:	3ffd1200 	.word	0x3ffd1200
  401468:	057619f1 	.word	0x057619f1

0040146c <twihs_master_read>:
	uint32_t status, cnt = p_packet->length;
  40146c:	68ca      	ldr	r2, [r1, #12]
	if (cnt == 0) {
  40146e:	2a00      	cmp	r2, #0
  401470:	d053      	beq.n	40151a <twihs_master_read+0xae>
{
  401472:	b470      	push	{r4, r5, r6}
	p_twihs->TWIHS_MMR = 0;
  401474:	2600      	movs	r6, #0
	uint8_t *buffer = p_packet->buffer;
  401476:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  401478:	6046      	str	r6, [r0, #4]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  40147a:	684b      	ldr	r3, [r1, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  40147c:	7c0d      	ldrb	r5, [r1, #16]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  40147e:	021b      	lsls	r3, r3, #8
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  401480:	042d      	lsls	r5, r5, #16
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401482:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  401486:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
  40148a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  40148e:	432b      	orrs	r3, r5
  401490:	6043      	str	r3, [r0, #4]
	p_twihs->TWIHS_IADR = 0;
  401492:	60c6      	str	r6, [r0, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401494:	684b      	ldr	r3, [r1, #4]
	if (len == 0)
  401496:	b99b      	cbnz	r3, 4014c0 <twihs_master_read+0x54>
		return 0;
  401498:	461d      	mov	r5, r3
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  40149a:	2301      	movs	r3, #1
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  40149c:	60c5      	str	r5, [r0, #12]
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  40149e:	6003      	str	r3, [r0, #0]
		status = p_twihs->TWIHS_SR;
  4014a0:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  4014a2:	05d9      	lsls	r1, r3, #23
  4014a4:	d41f      	bmi.n	4014e6 <twihs_master_read+0x7a>
  4014a6:	2a01      	cmp	r2, #1
  4014a8:	d020      	beq.n	4014ec <twihs_master_read+0x80>
  4014aa:	f247 5130 	movw	r1, #30000	; 0x7530
		if (!(status & TWIHS_SR_RXRDY)) {
  4014ae:	079e      	lsls	r6, r3, #30
  4014b0:	d412      	bmi.n	4014d8 <twihs_master_read+0x6c>
		status = p_twihs->TWIHS_SR;
  4014b2:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  4014b4:	05dd      	lsls	r5, r3, #23
  4014b6:	d416      	bmi.n	4014e6 <twihs_master_read+0x7a>
		if (!timeout--) {
  4014b8:	3901      	subs	r1, #1
  4014ba:	d1f8      	bne.n	4014ae <twihs_master_read+0x42>
			return TWIHS_ERROR_TIMEOUT;
  4014bc:	2009      	movs	r0, #9
  4014be:	e02a      	b.n	401516 <twihs_master_read+0xaa>
	if (len > 1) {
  4014c0:	2b01      	cmp	r3, #1
	val = addr[0];
  4014c2:	780d      	ldrb	r5, [r1, #0]
	if (len > 1) {
  4014c4:	dde9      	ble.n	40149a <twihs_master_read+0x2e>
		val |= addr[1];
  4014c6:	784e      	ldrb	r6, [r1, #1]
	if (len > 2) {
  4014c8:	2b02      	cmp	r3, #2
		val |= addr[1];
  4014ca:	ea46 2505 	orr.w	r5, r6, r5, lsl #8
	if (len > 2) {
  4014ce:	d0e4      	beq.n	40149a <twihs_master_read+0x2e>
		val |= addr[2];
  4014d0:	788b      	ldrb	r3, [r1, #2]
  4014d2:	ea43 2505 	orr.w	r5, r3, r5, lsl #8
  4014d6:	e7e0      	b.n	40149a <twihs_master_read+0x2e>
		*buffer++ = p_twihs->TWIHS_RHR;
  4014d8:	6b03      	ldr	r3, [r0, #48]	; 0x30
		cnt--;
  4014da:	3a01      	subs	r2, #1
		*buffer++ = p_twihs->TWIHS_RHR;
  4014dc:	f804 3b01 	strb.w	r3, [r4], #1
		status = p_twihs->TWIHS_SR;
  4014e0:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  4014e2:	05d9      	lsls	r1, r3, #23
  4014e4:	d5df      	bpl.n	4014a6 <twihs_master_read+0x3a>
			return TWIHS_RECEIVE_NACK;
  4014e6:	2005      	movs	r0, #5
}
  4014e8:	bc70      	pop	{r4, r5, r6}
  4014ea:	4770      	bx	lr
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  4014ec:	2102      	movs	r1, #2
		if (!(status & TWIHS_SR_RXRDY)) {
  4014ee:	079d      	lsls	r5, r3, #30
		if (status & TWIHS_SR_NACK) {
  4014f0:	f247 5230 	movw	r2, #30000	; 0x7530
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  4014f4:	6001      	str	r1, [r0, #0]
		if (!(status & TWIHS_SR_RXRDY)) {
  4014f6:	d407      	bmi.n	401508 <twihs_master_read+0x9c>
		status = p_twihs->TWIHS_SR;
  4014f8:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  4014fa:	05de      	lsls	r6, r3, #23
  4014fc:	d4f3      	bmi.n	4014e6 <twihs_master_read+0x7a>
		if (!timeout--) {
  4014fe:	3a01      	subs	r2, #1
  401500:	d0dc      	beq.n	4014bc <twihs_master_read+0x50>
		if (!(status & TWIHS_SR_RXRDY)) {
  401502:	079d      	lsls	r5, r3, #30
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401504:	6001      	str	r1, [r0, #0]
		if (!(status & TWIHS_SR_RXRDY)) {
  401506:	d5f7      	bpl.n	4014f8 <twihs_master_read+0x8c>
		*buffer++ = p_twihs->TWIHS_RHR;
  401508:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40150a:	7023      	strb	r3, [r4, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  40150c:	6a03      	ldr	r3, [r0, #32]
  40150e:	07db      	lsls	r3, r3, #31
  401510:	d5fc      	bpl.n	40150c <twihs_master_read+0xa0>
	p_twihs->TWIHS_SR;
  401512:	6a03      	ldr	r3, [r0, #32]
	return TWIHS_SUCCESS;
  401514:	2000      	movs	r0, #0
}
  401516:	bc70      	pop	{r4, r5, r6}
  401518:	4770      	bx	lr
		return TWIHS_INVALID_ARGUMENT;
  40151a:	2001      	movs	r0, #1
  40151c:	4770      	bx	lr
  40151e:	bf00      	nop

00401520 <twihs_master_write>:
{
  401520:	4603      	mov	r3, r0
	uint32_t status, cnt = p_packet->length;
  401522:	68c8      	ldr	r0, [r1, #12]
	if (cnt == 0) {
  401524:	2800      	cmp	r0, #0
  401526:	d034      	beq.n	401592 <twihs_master_write+0x72>
{
  401528:	b470      	push	{r4, r5, r6}
	p_twihs->TWIHS_MMR = 0;
  40152a:	2600      	movs	r6, #0
	uint8_t *buffer = p_packet->buffer;
  40152c:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  40152e:	605e      	str	r6, [r3, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401530:	7c0a      	ldrb	r2, [r1, #16]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401532:	684d      	ldr	r5, [r1, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401534:	0412      	lsls	r2, r2, #16
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401536:	022d      	lsls	r5, r5, #8
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401538:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  40153c:	f405 7540 	and.w	r5, r5, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401540:	432a      	orrs	r2, r5
  401542:	605a      	str	r2, [r3, #4]
	p_twihs->TWIHS_IADR = 0;
  401544:	60de      	str	r6, [r3, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401546:	684a      	ldr	r2, [r1, #4]
	if (len == 0)
  401548:	b98a      	cbnz	r2, 40156e <twihs_master_write+0x4e>
		return 0;
  40154a:	4615      	mov	r5, r2
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  40154c:	60dd      	str	r5, [r3, #12]
		status = p_twihs->TWIHS_SR;
  40154e:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWIHS_SR_NACK) {
  401550:	05d6      	lsls	r6, r2, #23
  401552:	d409      	bmi.n	401568 <twihs_master_write+0x48>
		if (!(status & TWIHS_SR_TXRDY)) {
  401554:	0755      	lsls	r5, r2, #29
  401556:	d5fa      	bpl.n	40154e <twihs_master_write+0x2e>
		p_twihs->TWIHS_THR = *buffer++;
  401558:	f814 2b01 	ldrb.w	r2, [r4], #1
	while (cnt > 0) {
  40155c:	3801      	subs	r0, #1
		p_twihs->TWIHS_THR = *buffer++;
  40155e:	635a      	str	r2, [r3, #52]	; 0x34
	while (cnt > 0) {
  401560:	d013      	beq.n	40158a <twihs_master_write+0x6a>
		status = p_twihs->TWIHS_SR;
  401562:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWIHS_SR_NACK) {
  401564:	05d6      	lsls	r6, r2, #23
  401566:	d5f5      	bpl.n	401554 <twihs_master_write+0x34>
			return TWIHS_RECEIVE_NACK;
  401568:	2005      	movs	r0, #5
}
  40156a:	bc70      	pop	{r4, r5, r6}
  40156c:	4770      	bx	lr
	if (len > 1) {
  40156e:	2a01      	cmp	r2, #1
	val = addr[0];
  401570:	780d      	ldrb	r5, [r1, #0]
	if (len > 1) {
  401572:	ddeb      	ble.n	40154c <twihs_master_write+0x2c>
		val |= addr[1];
  401574:	784e      	ldrb	r6, [r1, #1]
	if (len > 2) {
  401576:	2a02      	cmp	r2, #2
		val |= addr[1];
  401578:	ea46 2505 	orr.w	r5, r6, r5, lsl #8
	if (len > 2) {
  40157c:	d0e6      	beq.n	40154c <twihs_master_write+0x2c>
		val |= addr[2];
  40157e:	788a      	ldrb	r2, [r1, #2]
  401580:	ea42 2505 	orr.w	r5, r2, r5, lsl #8
  401584:	e7e2      	b.n	40154c <twihs_master_write+0x2c>
		if (status & TWIHS_SR_TXRDY) {
  401586:	0751      	lsls	r1, r2, #29
  401588:	d405      	bmi.n	401596 <twihs_master_write+0x76>
		status = p_twihs->TWIHS_SR;
  40158a:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWIHS_SR_NACK) {
  40158c:	05d4      	lsls	r4, r2, #23
  40158e:	d4eb      	bmi.n	401568 <twihs_master_write+0x48>
  401590:	e7f9      	b.n	401586 <twihs_master_write+0x66>
		return TWIHS_INVALID_ARGUMENT;
  401592:	2001      	movs	r0, #1
  401594:	4770      	bx	lr
	p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401596:	2202      	movs	r2, #2
  401598:	601a      	str	r2, [r3, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  40159a:	6a1a      	ldr	r2, [r3, #32]
  40159c:	07d2      	lsls	r2, r2, #31
  40159e:	d5fc      	bpl.n	40159a <twihs_master_write+0x7a>
}
  4015a0:	bc70      	pop	{r4, r5, r6}
  4015a2:	4770      	bx	lr

004015a4 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  4015a4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4015a6:	4603      	mov	r3, r0
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4015a8:	4c24      	ldr	r4, [pc, #144]	; (40163c <usart_init_rs232+0x98>)
	p_usart->US_MR = 0;
  4015aa:	2000      	movs	r0, #0
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4015ac:	f04f 0e88 	mov.w	lr, #136	; 0x88
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4015b0:	f8c3 40e4 	str.w	r4, [r3, #228]	; 0xe4
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4015b4:	2724      	movs	r7, #36	; 0x24
	p_usart->US_CR = US_CR_RSTSTA;
  4015b6:	f44f 7680 	mov.w	r6, #256	; 0x100
	p_usart->US_CR = US_CR_RTSDIS;
  4015ba:	f44f 2500 	mov.w	r5, #524288	; 0x80000
	ul_reg_val = 0;
  4015be:	4c20      	ldr	r4, [pc, #128]	; (401640 <usart_init_rs232+0x9c>)
	p_usart->US_MR = 0;
  4015c0:	6058      	str	r0, [r3, #4]
	ul_reg_val = 0;
  4015c2:	6020      	str	r0, [r4, #0]
	p_usart->US_RTOR = 0;
  4015c4:	6258      	str	r0, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4015c6:	6298      	str	r0, [r3, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4015c8:	f8c3 e000 	str.w	lr, [r3]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4015cc:	601f      	str	r7, [r3, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  4015ce:	601e      	str	r6, [r3, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  4015d0:	601d      	str	r5, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4015d2:	b361      	cbz	r1, 40162e <usart_init_rs232+0x8a>
  4015d4:	6808      	ldr	r0, [r1, #0]
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4015d6:	0105      	lsls	r5, r0, #4
  4015d8:	42aa      	cmp	r2, r5
  4015da:	d31c      	bcc.n	401616 <usart_init_rs232+0x72>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4015dc:	0868      	lsrs	r0, r5, #1
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4015de:	f64f 76fe 	movw	r6, #65534	; 0xfffe
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4015e2:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
  4015e6:	fbb2 f2f5 	udiv	r2, r2, r5
	cd = cd_fp >> 3;
  4015ea:	08d5      	lsrs	r5, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4015ec:	1e68      	subs	r0, r5, #1
  4015ee:	42b0      	cmp	r0, r6
  4015f0:	d81d      	bhi.n	40162e <usart_init_rs232+0x8a>
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  4015f2:	0412      	lsls	r2, r2, #16
	p_usart->US_MR |= ul_reg_val;
  4015f4:	2000      	movs	r0, #0
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  4015f6:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  4015fa:	432a      	orrs	r2, r5
  4015fc:	621a      	str	r2, [r3, #32]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4015fe:	684d      	ldr	r5, [r1, #4]
  401600:	688a      	ldr	r2, [r1, #8]
  401602:	690f      	ldr	r7, [r1, #16]
  401604:	432a      	orrs	r2, r5
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401606:	68ce      	ldr	r6, [r1, #12]
	p_usart->US_MR |= ul_reg_val;
  401608:	6859      	ldr	r1, [r3, #4]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40160a:	433a      	orrs	r2, r7
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40160c:	4332      	orrs	r2, r6
	p_usart->US_MR |= ul_reg_val;
  40160e:	4311      	orrs	r1, r2
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401610:	6022      	str	r2, [r4, #0]
	p_usart->US_MR |= ul_reg_val;
  401612:	6059      	str	r1, [r3, #4]
  401614:	bdf0      	pop	{r4, r5, r6, r7, pc}
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401616:	00c0      	lsls	r0, r0, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401618:	f64f 76fe 	movw	r6, #65534	; 0xfffe
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  40161c:	00d2      	lsls	r2, r2, #3
  40161e:	eb02 0250 	add.w	r2, r2, r0, lsr #1
  401622:	fbb2 f2f0 	udiv	r2, r2, r0
	cd = cd_fp >> 3;
  401626:	08d5      	lsrs	r5, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401628:	1e68      	subs	r0, r5, #1
  40162a:	42b0      	cmp	r0, r6
  40162c:	d901      	bls.n	401632 <usart_init_rs232+0x8e>
		return 1;
  40162e:	2001      	movs	r0, #1
  401630:	bdf0      	pop	{r4, r5, r6, r7, pc}
		p_usart->US_MR |= US_MR_OVER;
  401632:	6858      	ldr	r0, [r3, #4]
  401634:	f440 2000 	orr.w	r0, r0, #524288	; 0x80000
  401638:	6058      	str	r0, [r3, #4]
  40163a:	e7da      	b.n	4015f2 <usart_init_rs232+0x4e>
  40163c:	55534100 	.word	0x55534100
  401640:	2041c09c 	.word	0x2041c09c

00401644 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  401644:	2340      	movs	r3, #64	; 0x40
  401646:	6003      	str	r3, [r0, #0]
  401648:	4770      	bx	lr
  40164a:	bf00      	nop

0040164c <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  40164c:	2310      	movs	r3, #16
  40164e:	6003      	str	r3, [r0, #0]
  401650:	4770      	bx	lr
  401652:	bf00      	nop

00401654 <usart_enable_interrupt>:
	p_usart->US_IER = ul_sources;
  401654:	6081      	str	r1, [r0, #8]
  401656:	4770      	bx	lr

00401658 <usart_get_status>:
	return p_usart->US_CSR;
  401658:	6940      	ldr	r0, [r0, #20]
}
  40165a:	4770      	bx	lr

0040165c <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  40165c:	6942      	ldr	r2, [r0, #20]
{
  40165e:	4603      	mov	r3, r0
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401660:	0792      	lsls	r2, r2, #30
  401662:	d504      	bpl.n	40166e <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  401664:	f3c1 0108 	ubfx	r1, r1, #0, #9
	return 0;
  401668:	2000      	movs	r0, #0
	p_usart->US_THR = US_THR_TXCHR(c);
  40166a:	61d9      	str	r1, [r3, #28]
	return 0;
  40166c:	4770      	bx	lr
		return 1;
  40166e:	2001      	movs	r0, #1
}
  401670:	4770      	bx	lr
  401672:	bf00      	nop

00401674 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401674:	6943      	ldr	r3, [r0, #20]
  401676:	07db      	lsls	r3, r3, #31
  401678:	d505      	bpl.n	401686 <usart_read+0x12>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40167a:	6983      	ldr	r3, [r0, #24]
	return 0;
  40167c:	2000      	movs	r0, #0
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40167e:	f3c3 0308 	ubfx	r3, r3, #0, #9
  401682:	600b      	str	r3, [r1, #0]
	return 0;
  401684:	4770      	bx	lr
		return 1;
  401686:	2001      	movs	r0, #1
}
  401688:	4770      	bx	lr
  40168a:	bf00      	nop

0040168c <xdmac_configure_transfer>:
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  40168c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	Assert(cfg);
	
	xdmac_channel_get_interrupt_status( xdmac, channel_num);
	xdmac_channel_set_source_addr(xdmac, channel_num, cfg->mbr_sa);
  401690:	6853      	ldr	r3, [r2, #4]
  401692:	6dc8      	ldr	r0, [r1, #92]	; 0x5c
	xdmac->XDMAC_CHID[channel_num].XDMAC_CSA = src_addr;
  401694:	660b      	str	r3, [r1, #96]	; 0x60
	xdmac_channel_set_destination_addr(xdmac, channel_num, cfg->mbr_da);
  401696:	6893      	ldr	r3, [r2, #8]
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDA = dst_addr;
  401698:	664b      	str	r3, [r1, #100]	; 0x64
 */
static inline void xdmac_channel_set_microblock_control(Xdmac *xdmac, uint32_t channel_num, uint32_t ublen)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CUBC = XDMAC_CUBC_UBLEN(ublen);
  40169a:	6813      	ldr	r3, [r2, #0]
  40169c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4016a0:	670b      	str	r3, [r1, #112]	; 0x70
 */
static inline void xdmac_channel_set_block_control(Xdmac *xdmac, uint32_t channel_num, uint32_t blen)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CBC = XDMAC_CBC_BLEN(blen);
  4016a2:	6913      	ldr	r3, [r2, #16]
  4016a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
  4016a8:	674b      	str	r3, [r1, #116]	; 0x74
	xdmac_channel_set_microblock_control(xdmac, channel_num, cfg->mbr_ubc);
	xdmac_channel_set_block_control(xdmac, channel_num, cfg->mbr_bc);
	xdmac_channel_set_datastride_mempattern(xdmac, channel_num, cfg->mbr_ds);
  4016aa:	6953      	ldr	r3, [r2, #20]
 */
static inline void xdmac_channel_set_datastride_mempattern(Xdmac *xdmac, uint32_t channel_num, uint32_t dds_msp)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDS_MSP = dds_msp;
  4016ac:	67cb      	str	r3, [r1, #124]	; 0x7c
static inline void xdmac_channel_set_source_microblock_stride(Xdmac *xdmac,
		uint32_t channel_num, uint32_t subs)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CSUS = XDMAC_CSUS_SUBS(subs);
  4016ae:	6993      	ldr	r3, [r2, #24]
  4016b0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4016b4:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
static inline void xdmac_channel_set_destination_microblock_stride(Xdmac *xdmac,
		uint32_t channel_num, uint32_t dubs)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDUS = XDMAC_CDUS_DUBS(dubs);
  4016b8:	69d3      	ldr	r3, [r2, #28]
  4016ba:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4016be:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
	xdmac_channel_set_source_microblock_stride(xdmac, channel_num, cfg->mbr_sus);
	xdmac_channel_set_destination_microblock_stride(xdmac, channel_num, cfg->mbr_dus);
	xdmac_channel_set_config(xdmac, channel_num, cfg->mbr_cfg );
  4016c2:	68d3      	ldr	r3, [r2, #12]
	xdmac->XDMAC_CHID[channel_num].XDMAC_CC = config;
  4016c4:	678b      	str	r3, [r1, #120]	; 0x78
  4016c6:	4770      	bx	lr

004016c8 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4016c8:	b570      	push	{r4, r5, r6, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4016ca:	4810      	ldr	r0, [pc, #64]	; (40170c <sysclk_init+0x44>)
  4016cc:	4d10      	ldr	r5, [pc, #64]	; (401710 <sysclk_init+0x48>)
  4016ce:	47a8      	blx	r5
	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
		break;

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4016d0:	2020      	movs	r0, #32
  4016d2:	4b10      	ldr	r3, [pc, #64]	; (401714 <sysclk_init+0x4c>)
  4016d4:	4c10      	ldr	r4, [pc, #64]	; (401718 <sysclk_init+0x50>)
  4016d6:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4016d8:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4016da:	2800      	cmp	r0, #0
  4016dc:	d0fc      	beq.n	4016d8 <sysclk_init+0x10>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4016de:	4b0f      	ldr	r3, [pc, #60]	; (40171c <sysclk_init+0x54>)
  4016e0:	4798      	blx	r3
  4016e2:	4c0f      	ldr	r4, [pc, #60]	; (401720 <sysclk_init+0x58>)
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4016e4:	4b0f      	ldr	r3, [pc, #60]	; (401724 <sysclk_init+0x5c>)
  4016e6:	4a10      	ldr	r2, [pc, #64]	; (401728 <sysclk_init+0x60>)
  4016e8:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4016ea:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4016ec:	2800      	cmp	r0, #0
  4016ee:	d0fc      	beq.n	4016ea <sysclk_init+0x22>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4016f0:	2002      	movs	r0, #2
  4016f2:	4b0e      	ldr	r3, [pc, #56]	; (40172c <sysclk_init+0x64>)
  4016f4:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4016f6:	4b0e      	ldr	r3, [pc, #56]	; (401730 <sysclk_init+0x68>)
  4016f8:	2000      	movs	r0, #0
  4016fa:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4016fc:	4b0d      	ldr	r3, [pc, #52]	; (401734 <sysclk_init+0x6c>)
  4016fe:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  401700:	462b      	mov	r3, r5
  401702:	4802      	ldr	r0, [pc, #8]	; (40170c <sysclk_init+0x44>)

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  401704:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	system_init_flash(sysclk_get_cpu_hz());
  401708:	4718      	bx	r3
  40170a:	bf00      	nop
  40170c:	11e1a300 	.word	0x11e1a300
  401710:	0040247d 	.word	0x0040247d
  401714:	00402195 	.word	0x00402195
  401718:	004021e1 	.word	0x004021e1
  40171c:	004021f1 	.word	0x004021f1
  401720:	00402201 	.word	0x00402201
  401724:	400e0600 	.word	0x400e0600
  401728:	20183f01 	.word	0x20183f01
  40172c:	00402111 	.word	0x00402111
  401730:	00402141 	.word	0x00402141
  401734:	00402395 	.word	0x00402395

00401738 <board_init>:

void board_init(void)
{
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401738:	4ba4      	ldr	r3, [pc, #656]	; (4019cc <board_init+0x294>)
  40173a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
{
  40173e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	WDT->WDT_MR = WDT_MR_WDDIS;
  401742:	605a      	str	r2, [r3, #4]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  401744:	f3bf 8f5f 	dmb	sy
		mpu_cal_mpu_region_size(ITCM_END_ADDRESS - ITCM_START_ADDRESS) |
  401748:	f8df 82f4 	ldr.w	r8, [pc, #756]	; 401a40 <board_init+0x308>
	dw_region_attr =
  40174c:	4fa0      	ldr	r7, [pc, #640]	; (4019d0 <board_init+0x298>)
		mpu_cal_mpu_region_size(ITCM_END_ADDRESS - ITCM_START_ADDRESS) |
  40174e:	4ea1      	ldr	r6, [pc, #644]	; (4019d4 <board_init+0x29c>)
  401750:	4640      	mov	r0, r8
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  401752:	4da1      	ldr	r5, [pc, #644]	; (4019d8 <board_init+0x2a0>)
		mpu_cal_mpu_region_size(ITCM_END_ADDRESS - ITCM_START_ADDRESS) |
  401754:	47b0      	blx	r6
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  401756:	ea40 0107 	orr.w	r1, r0, r7
  40175a:	2011      	movs	r0, #17
  40175c:	47a8      	blx	r5
		mpu_cal_mpu_region_size(IFLASH_END_ADDRESS - IFLASH_START_ADDRESS) |
  40175e:	489f      	ldr	r0, [pc, #636]	; (4019dc <board_init+0x2a4>)
  401760:	47b0      	blx	r6
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  401762:	499f      	ldr	r1, [pc, #636]	; (4019e0 <board_init+0x2a8>)
	dw_region_attr =
  401764:	4c9f      	ldr	r4, [pc, #636]	; (4019e4 <board_init+0x2ac>)
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  401766:	4301      	orrs	r1, r0
  401768:	489f      	ldr	r0, [pc, #636]	; (4019e8 <board_init+0x2b0>)
  40176a:	47a8      	blx	r5
		mpu_cal_mpu_region_size(DTCM_END_ADDRESS - DTCM_START_ADDRESS) |
  40176c:	4640      	mov	r0, r8
  40176e:	47b0      	blx	r6
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  401770:	ea40 0107 	orr.w	r1, r0, r7
  401774:	489d      	ldr	r0, [pc, #628]	; (4019ec <board_init+0x2b4>)
  401776:	47a8      	blx	r5
		mpu_cal_mpu_region_size(SRAM_FIRST_END_ADDRESS - SRAM_FIRST_START_ADDRESS)
  401778:	489d      	ldr	r0, [pc, #628]	; (4019f0 <board_init+0x2b8>)
  40177a:	47b0      	blx	r6
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  40177c:	ea40 0104 	orr.w	r1, r0, r4
  401780:	489c      	ldr	r0, [pc, #624]	; (4019f4 <board_init+0x2bc>)
  401782:	47a8      	blx	r5
		mpu_cal_mpu_region_size(SRAM_SECOND_END_ADDRESS - SRAM_SECOND_START_ADDRESS) |
  401784:	489c      	ldr	r0, [pc, #624]	; (4019f8 <board_init+0x2c0>)
  401786:	47b0      	blx	r6
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  401788:	ea40 0104 	orr.w	r1, r0, r4
  40178c:	489b      	ldr	r0, [pc, #620]	; (4019fc <board_init+0x2c4>)
  40178e:	47a8      	blx	r5
		mpu_cal_mpu_region_size(PERIPHERALS_END_ADDRESS - PERIPHERALS_START_ADDRESS)
  401790:	f06f 4060 	mvn.w	r0, #3758096384	; 0xe0000000
  401794:	47b0      	blx	r6
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  401796:	499a      	ldr	r1, [pc, #616]	; (401a00 <board_init+0x2c8>)
	SCB->SHCSR |= (SCB_SHCSR_MEMFAULTENA_Msk | SCB_SHCSR_BUSFAULTENA_Msk
  401798:	4c9a      	ldr	r4, [pc, #616]	; (401a04 <board_init+0x2cc>)
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  40179a:	4301      	orrs	r1, r0
  40179c:	489a      	ldr	r0, [pc, #616]	; (401a08 <board_init+0x2d0>)
  40179e:	47a8      	blx	r5
		mpu_cal_mpu_region_size(EXT_EBI_END_ADDRESS - EXT_EBI_START_ADDRESS) |
  4017a0:	f06f 4070 	mvn.w	r0, #4026531840	; 0xf0000000
  4017a4:	47b0      	blx	r6
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  4017a6:	4999      	ldr	r1, [pc, #612]	; (401a0c <board_init+0x2d4>)
  4017a8:	4301      	orrs	r1, r0
  4017aa:	4899      	ldr	r0, [pc, #612]	; (401a10 <board_init+0x2d8>)
  4017ac:	47a8      	blx	r5
	SCB->SHCSR |= (SCB_SHCSR_MEMFAULTENA_Msk | SCB_SHCSR_BUSFAULTENA_Msk
  4017ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
	mpu_enable( MPU_ENABLE | MPU_PRIVDEFENA);
  4017b0:	2005      	movs	r0, #5
  4017b2:	4a98      	ldr	r2, [pc, #608]	; (401a14 <board_init+0x2dc>)
	SCB->SHCSR |= (SCB_SHCSR_MEMFAULTENA_Msk | SCB_SHCSR_BUSFAULTENA_Msk
  4017b4:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
  4017b8:	6263      	str	r3, [r4, #36]	; 0x24
	mpu_enable( MPU_ENABLE | MPU_PRIVDEFENA);
  4017ba:	4790      	blx	r2
  __ASM volatile ("dsb");
  4017bc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4017c0:	f3bf 8f6f 	isb	sy
  __ASM volatile ("dsb");
  4017c4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4017c8:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4017cc:	f04f 0900 	mov.w	r9, #0
  4017d0:	f8c4 9250 	str.w	r9, [r4, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4017d4:	6963      	ldr	r3, [r4, #20]
  4017d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  4017da:	6163      	str	r3, [r4, #20]
  __ASM volatile ("dsb");
  4017dc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4017e0:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4017e4:	4b8c      	ldr	r3, [pc, #560]	; (401a18 <board_init+0x2e0>)
  4017e6:	498d      	ldr	r1, [pc, #564]	; (401a1c <board_init+0x2e4>)
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4017e8:	4a8d      	ldr	r2, [pc, #564]	; (401a20 <board_init+0x2e8>)
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4017ea:	6059      	str	r1, [r3, #4]
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4017ec:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb");
  4017ee:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4017f2:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  4017f6:	f8d4 3290 	ldr.w	r3, [r4, #656]	; 0x290
  4017fa:	f023 0301 	bic.w	r3, r3, #1
  4017fe:	f8c4 3290 	str.w	r3, [r4, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  401802:	f8d4 3294 	ldr.w	r3, [r4, #660]	; 0x294
  401806:	f023 0301 	bic.w	r3, r3, #1
  40180a:	f8c4 3294 	str.w	r3, [r4, #660]	; 0x294
  __ASM volatile ("dsb");
  40180e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401812:	f3bf 8f6f 	isb	sy
  401816:	4c83      	ldr	r4, [pc, #524]	; (401a24 <board_init+0x2ec>)
  401818:	200a      	movs	r0, #10
  40181a:	47a0      	blx	r4
  40181c:	200b      	movs	r0, #11
  40181e:	47a0      	blx	r4
  401820:	200c      	movs	r0, #12
  401822:	47a0      	blx	r4
  401824:	2010      	movs	r0, #16
  401826:	47a0      	blx	r4
  401828:	2011      	movs	r0, #17
  40182a:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40182c:	f44f 7500 	mov.w	r5, #512	; 0x200
  401830:	4c7d      	ldr	r4, [pc, #500]	; (401a28 <board_init+0x2f0>)
  401832:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
  401836:	4f7d      	ldr	r7, [pc, #500]	; (401a2c <board_init+0x2f4>)
		base->PIO_PUDR = mask;
  401838:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40183c:	6123      	str	r3, [r4, #16]
		base->PIO_PUDR = mask;
  40183e:	2610      	movs	r6, #16
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401840:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
		base->PIO_PUDR = mask;
  401844:	f04f 0e08 	mov.w	lr, #8
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401848:	6323      	str	r3, [r4, #48]	; 0x30
	ioport_set_pin_mode(SD_MMC_0_CD_GPIO, SD_MMC_0_CD_FLAGS);
#endif

#ifdef CONF_BOARD_ILI9488
	/**LCD pin configure on EBI*/
	pio_configure(PIN_EBI_RESET_PIO, PIN_EBI_RESET_TYPE, PIN_EBI_RESET_MASK, PIN_EBI_RESET_ATTRI);
  40184a:	4638      	mov	r0, r7
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40184c:	613d      	str	r5, [r7, #16]
  40184e:	464b      	mov	r3, r9
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401850:	f8c7 50a0 	str.w	r5, [r7, #160]	; 0xa0
  401854:	f44f 5200 	mov.w	r2, #8192	; 0x2000
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401858:	633d      	str	r5, [r7, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40185a:	6165      	str	r5, [r4, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40185c:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
		base->PIO_PUER = mask;
  401860:	6665      	str	r5, [r4, #100]	; 0x64
		base->PIO_PPDDR = mask;
  401862:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  401866:	6565      	str	r5, [r4, #84]	; 0x54
		base->PIO_IFER = mask;
  401868:	6225      	str	r5, [r4, #32]
		base->PIO_IFSCER = mask;
  40186a:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  40186e:	f8d4 c070 	ldr.w	ip, [r4, #112]	; 0x70
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  401872:	f8df 81d0 	ldr.w	r8, [pc, #464]	; 401a44 <board_init+0x30c>
  401876:	f42c 7c00 	bic.w	ip, ip, #512	; 0x200
  40187a:	f8c4 c070 	str.w	ip, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40187e:	f8d4 c074 	ldr.w	ip, [r4, #116]	; 0x74
  401882:	f42c 7c00 	bic.w	ip, ip, #512	; 0x200
  401886:	f8c4 c074 	str.w	ip, [r4, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  40188a:	f8c4 50c0 	str.w	r5, [r4, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  40188e:	f8c4 50d4 	str.w	r5, [r4, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  401892:	f8c4 50b0 	str.w	r5, [r4, #176]	; 0xb0
		base->PIO_PUDR = mask;
  401896:	6621      	str	r1, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401898:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  40189c:	6561      	str	r1, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  40189e:	6261      	str	r1, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4018a0:	f8c4 1080 	str.w	r1, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4018a4:	f8d4 c070 	ldr.w	ip, [r4, #112]	; 0x70
  4018a8:	f42c 1c00 	bic.w	ip, ip, #2097152	; 0x200000
  4018ac:	f8c4 c070 	str.w	ip, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4018b0:	f8d4 c074 	ldr.w	ip, [r4, #116]	; 0x74
  4018b4:	f42c 1c00 	bic.w	ip, ip, #2097152	; 0x200000
  4018b8:	f8c4 c074 	str.w	ip, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4018bc:	6061      	str	r1, [r4, #4]
  4018be:	f8d8 1114 	ldr.w	r1, [r8, #276]	; 0x114
  4018c2:	ea41 0c06 	orr.w	ip, r1, r6
		base->PIO_PUDR = mask;
  4018c6:	495a      	ldr	r1, [pc, #360]	; (401a30 <board_init+0x2f8>)
  4018c8:	f8c8 c114 	str.w	ip, [r8, #276]	; 0x114
  4018cc:	660e      	str	r6, [r1, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4018ce:	f8c1 6090 	str.w	r6, [r1, #144]	; 0x90
		base->PIO_MDDR = mask;
  4018d2:	654e      	str	r6, [r1, #84]	; 0x54
		base->PIO_IFDR = mask;
  4018d4:	624e      	str	r6, [r1, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4018d6:	f8c1 6080 	str.w	r6, [r1, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  4018da:	f8d1 c070 	ldr.w	ip, [r1, #112]	; 0x70
	pio_configure(PIN_EBI_RESET_PIO, PIN_EBI_RESET_TYPE, PIN_EBI_RESET_MASK, PIN_EBI_RESET_ATTRI);
  4018de:	f8df 8168 	ldr.w	r8, [pc, #360]	; 401a48 <board_init+0x310>
  4018e2:	ea4c 0c06 	orr.w	ip, ip, r6
  4018e6:	f8c1 c070 	str.w	ip, [r1, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  4018ea:	f8d1 c074 	ldr.w	ip, [r1, #116]	; 0x74
  4018ee:	ea4c 0c06 	orr.w	ip, ip, r6
  4018f2:	f8c1 c074 	str.w	ip, [r1, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4018f6:	604e      	str	r6, [r1, #4]
  4018f8:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
		base->PIO_PUDR = mask;
  4018fc:	f8c4 e060 	str.w	lr, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401900:	f8c4 e090 	str.w	lr, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  401904:	f8c4 e054 	str.w	lr, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  401908:	f8c4 e024 	str.w	lr, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40190c:	f8c4 e080 	str.w	lr, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401910:	f8d4 c070 	ldr.w	ip, [r4, #112]	; 0x70
  401914:	f02c 0c08 	bic.w	ip, ip, #8
  401918:	f8c4 c070 	str.w	ip, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40191c:	f8d4 c074 	ldr.w	ip, [r4, #116]	; 0x74
  401920:	f02c 0c08 	bic.w	ip, ip, #8
  401924:	f8c4 c074 	str.w	ip, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401928:	f8c4 e004 	str.w	lr, [r4, #4]
		base->PIO_PUDR = mask;
  40192c:	6626      	str	r6, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  40192e:	f8c4 6090 	str.w	r6, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  401932:	6566      	str	r6, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  401934:	6266      	str	r6, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401936:	f8c4 6080 	str.w	r6, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40193a:	f8d4 e070 	ldr.w	lr, [r4, #112]	; 0x70
  40193e:	f02e 0e10 	bic.w	lr, lr, #16
  401942:	f8c4 e070 	str.w	lr, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401946:	f8d4 e074 	ldr.w	lr, [r4, #116]	; 0x74
  40194a:	f02e 0e10 	bic.w	lr, lr, #16
  40194e:	f8c4 e074 	str.w	lr, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401952:	6066      	str	r6, [r4, #4]
  401954:	47c0      	blx	r8
	pio_configure(PIN_EBI_CDS_PIO, PIN_EBI_CDS_TYPE, PIN_EBI_CDS_MASK, PIN_EBI_CDS_ATTRI);
  401956:	464b      	mov	r3, r9
  401958:	4638      	mov	r0, r7
  40195a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  40195e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401962:	47c0      	blx	r8
	pio_configure(PIN_EBI_DATAL_PIO, PIN_EBI_DATAL_TYPE, PIN_EBI_DATAL_MASK, PIN_EBI_DATAL_ATTRI);
  401964:	4638      	mov	r0, r7
  401966:	2301      	movs	r3, #1
  401968:	22ff      	movs	r2, #255	; 0xff
  40196a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40196e:	47c0      	blx	r8
	pio_configure(PIN_EBI_DATAH_0_PIO, PIN_EBI_DATAH_0_TYPE, PIN_EBI_DATAH_0_MASK, PIN_EBI_DATAH_0_ATTRI);
  401970:	2301      	movs	r3, #1
  401972:	223f      	movs	r2, #63	; 0x3f
  401974:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401978:	482e      	ldr	r0, [pc, #184]	; (401a34 <board_init+0x2fc>)
  40197a:	47c0      	blx	r8
	pio_configure(PIN_EBI_DATAH_1_PIO, PIN_EBI_DATAH_1_TYPE, PIN_EBI_DATAH_1_MASK, PIN_EBI_DATAH_1_ATTRI);
  40197c:	4620      	mov	r0, r4
  40197e:	2301      	movs	r3, #1
  401980:	f44f 32c0 	mov.w	r2, #98304	; 0x18000
  401984:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401988:	47c0      	blx	r8
	pio_configure(PIN_EBI_NWE_PIO, PIN_EBI_NWE_TYPE, PIN_EBI_NWE_MASK, PIN_EBI_NWE_ATTRI);
  40198a:	4638      	mov	r0, r7
  40198c:	2301      	movs	r3, #1
  40198e:	f44f 7280 	mov.w	r2, #256	; 0x100
  401992:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401996:	47c0      	blx	r8
	pio_configure(PIN_EBI_NRD_PIO, PIN_EBI_NRD_TYPE, PIN_EBI_NRD_MASK, PIN_EBI_NRD_ATTRI);
  401998:	4638      	mov	r0, r7
  40199a:	2301      	movs	r3, #1
  40199c:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4019a0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4019a4:	47c0      	blx	r8
	pio_configure(PIN_EBI_CS_PIO, PIN_EBI_CS_TYPE, PIN_EBI_CS_MASK, PIN_EBI_CS_ATTRI);
  4019a6:	2301      	movs	r3, #1
  4019a8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4019ac:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4019b0:	4821      	ldr	r0, [pc, #132]	; (401a38 <board_init+0x300>)
  4019b2:	47c0      	blx	r8
	pio_configure(PIN_EBI_BACKLIGHT_PIO, PIN_EBI_BACKLIGHT_TYPE, PIN_EBI_BACKLIGHT_MASK, PIN_EBI_BACKLIGHT_ATTRI);
  4019b4:	464b      	mov	r3, r9
  4019b6:	462a      	mov	r2, r5
  4019b8:	4638      	mov	r0, r7
  4019ba:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4019be:	47c0      	blx	r8
	pio_set(PIN_EBI_BACKLIGHT_PIO, PIN_EBI_BACKLIGHT_MASK);
  4019c0:	4629      	mov	r1, r5
  4019c2:	4638      	mov	r0, r7
  4019c4:	4b1d      	ldr	r3, [pc, #116]	; (401a3c <board_init+0x304>)
	pio_configure_pin(ISI_PCK_PIO, ISI_PCK_FLAGS);
	pio_configure_pin(ISI_PCK0_PIO, ISI_PCK0_FLAGS);
	pio_configure_pin(OV_PWD_GPIO, OV_PWD_FLAGS);
	pio_configure_pin(OV_RST_GPIO, OV_RST_FLAGS);
#endif
}
  4019c6:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	pio_set(PIN_EBI_BACKLIGHT_PIO, PIN_EBI_BACKLIGHT_MASK);
  4019ca:	4718      	bx	r3
  4019cc:	400e1850 	.word	0x400e1850
  4019d0:	01000001 	.word	0x01000001
  4019d4:	00401a65 	.word	0x00401a65
  4019d8:	00401a59 	.word	0x00401a59
  4019dc:	001fffff 	.word	0x001fffff
  4019e0:	06230001 	.word	0x06230001
  4019e4:	03230001 	.word	0x03230001
  4019e8:	00400012 	.word	0x00400012
  4019ec:	20000013 	.word	0x20000013
  4019f0:	0003ffff 	.word	0x0003ffff
  4019f4:	20400014 	.word	0x20400014
  4019f8:	0001ffff 	.word	0x0001ffff
  4019fc:	20440015 	.word	0x20440015
  401a00:	13010001 	.word	0x13010001
  401a04:	e000ed00 	.word	0xe000ed00
  401a08:	40000016 	.word	0x40000016
  401a0c:	03000001 	.word	0x03000001
  401a10:	60000017 	.word	0x60000017
  401a14:	00401a4d 	.word	0x00401a4d
  401a18:	400e0c00 	.word	0x400e0c00
  401a1c:	5a00080c 	.word	0x5a00080c
  401a20:	5a00070c 	.word	0x5a00070c
  401a24:	00402211 	.word	0x00402211
  401a28:	400e0e00 	.word	0x400e0e00
  401a2c:	400e1200 	.word	0x400e1200
  401a30:	400e1000 	.word	0x400e1000
  401a34:	400e1600 	.word	0x400e1600
  401a38:	400e1400 	.word	0x400e1400
  401a3c:	00401a89 	.word	0x00401a89
  401a40:	003fffff 	.word	0x003fffff
  401a44:	40088000 	.word	0x40088000
  401a48:	00401a8d 	.word	0x00401a8d

00401a4c <mpu_enable>:
 *
 * \param dwMPUEnable  Enable/Disable the memory region.
 */
void mpu_enable(uint32_t dw_mpu_enable)
{
	MPU->CTRL = dw_mpu_enable ;
  401a4c:	4b01      	ldr	r3, [pc, #4]	; (401a54 <mpu_enable+0x8>)
  401a4e:	6058      	str	r0, [r3, #4]
  401a50:	4770      	bx	lr
  401a52:	bf00      	nop
  401a54:	e000ed90 	.word	0xe000ed90

00401a58 <mpu_set_region>:
 * \param dwRegionBaseAddr  Memory region base address.
 * \param dwRegionAttr  Memory region attributes.
 */
void mpu_set_region(uint32_t dw_region_base_addr, uint32_t dw_region_attr)
{
	MPU->RBAR = dw_region_base_addr;
  401a58:	4b01      	ldr	r3, [pc, #4]	; (401a60 <mpu_set_region+0x8>)
  401a5a:	60d8      	str	r0, [r3, #12]
	MPU->RASR = dw_region_attr;
  401a5c:	6119      	str	r1, [r3, #16]
  401a5e:	4770      	bx	lr
  401a60:	e000ed90 	.word	0xe000ed90

00401a64 <mpu_cal_mpu_region_size>:
{
	uint32_t dwRegionSize = 32;
	uint32_t dwReturnValue = 4;

	while( dwReturnValue < 31 ) {
		if( dw_actual_size_in_bytes <= dwRegionSize ) {
  401a64:	2820      	cmp	r0, #32
  401a66:	d90d      	bls.n	401a84 <mpu_cal_mpu_region_size+0x20>
  401a68:	2240      	movs	r2, #64	; 0x40
  401a6a:	2305      	movs	r3, #5
  401a6c:	e002      	b.n	401a74 <mpu_cal_mpu_region_size+0x10>
			break;
		} else {
			dwReturnValue++;
  401a6e:	3301      	adds	r3, #1
	while( dwReturnValue < 31 ) {
  401a70:	2b1f      	cmp	r3, #31
  401a72:	d005      	beq.n	401a80 <mpu_cal_mpu_region_size+0x1c>
		if( dw_actual_size_in_bytes <= dwRegionSize ) {
  401a74:	4290      	cmp	r0, r2
		}
		dwRegionSize <<= 1;
  401a76:	ea4f 0242 	mov.w	r2, r2, lsl #1
		if( dw_actual_size_in_bytes <= dwRegionSize ) {
  401a7a:	d8f8      	bhi.n	401a6e <mpu_cal_mpu_region_size+0xa>
  401a7c:	0058      	lsls	r0, r3, #1
  401a7e:	4770      	bx	lr
  401a80:	203e      	movs	r0, #62	; 0x3e
  401a82:	4770      	bx	lr
  401a84:	2008      	movs	r0, #8
	}

	return ( dwReturnValue << 1 );
}
  401a86:	4770      	bx	lr

00401a88 <pio_set>:
  401a88:	6301      	str	r1, [r0, #48]	; 0x30
  401a8a:	4770      	bx	lr

00401a8c <pio_configure>:
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
	/* Configure pins */
	switch (ul_type) {
  401a8c:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
{
  401a90:	b430      	push	{r4, r5}
	switch (ul_type) {
  401a92:	d03b      	beq.n	401b0c <pio_configure+0x80>
  401a94:	d931      	bls.n	401afa <pio_configure+0x6e>
  401a96:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  401a9a:	d01b      	beq.n	401ad4 <pio_configure+0x48>
  401a9c:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401aa0:	d018      	beq.n	401ad4 <pio_configure+0x48>
  401aa2:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  401aa6:	d003      	beq.n	401ab0 <pio_configure+0x24>
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
		break;

	default:
		return 0;
  401aa8:	2300      	movs	r3, #0
	}

	return 1;
}
  401aaa:	bc30      	pop	{r4, r5}
  401aac:	4618      	mov	r0, r3
  401aae:	4770      	bx	lr
	if (ul_pull_up_enable) {
  401ab0:	07dd      	lsls	r5, r3, #31
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401ab2:	6442      	str	r2, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  401ab4:	d448      	bmi.n	401b48 <pio_configure+0xbc>
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401ab6:	f013 0f0a 	tst.w	r3, #10
		p_pio->PIO_PUDR = ul_mask;
  401aba:	6602      	str	r2, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401abc:	d048      	beq.n	401b50 <pio_configure+0xc4>
	if (ul_attribute & PIO_DEGLITCH) {
  401abe:	079c      	lsls	r4, r3, #30
		p_pio->PIO_IFER = ul_mask;
  401ac0:	6202      	str	r2, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  401ac2:	d548      	bpl.n	401b56 <pio_configure+0xca>
		p_pio->PIO_IFSCDR = ul_mask;
  401ac4:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
	return 1;
  401ac8:	2301      	movs	r3, #1
	p_pio->PIO_ODR = ul_mask;
  401aca:	6142      	str	r2, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  401acc:	6002      	str	r2, [r0, #0]
}
  401ace:	4618      	mov	r0, r3
  401ad0:	bc30      	pop	{r4, r5}
  401ad2:	4770      	bx	lr
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
  401ad4:	f003 0404 	and.w	r4, r3, #4
	if (ul_pull_up_enable) {
  401ad8:	07db      	lsls	r3, r3, #31
	p_pio->PIO_IDR = ul_mask;
  401ada:	6442      	str	r2, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  401adc:	d52f      	bpl.n	401b3e <pio_configure+0xb2>
		p_pio->PIO_PUER = ul_mask;
  401ade:	6642      	str	r2, [r0, #100]	; 0x64
	if (ul_multidrive_enable) {
  401ae0:	2c00      	cmp	r4, #0
  401ae2:	d02f      	beq.n	401b44 <pio_configure+0xb8>
		p_pio->PIO_MDER = ul_mask;
  401ae4:	6502      	str	r2, [r0, #80]	; 0x50
	if (ul_default_level) {
  401ae6:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401aea:	d04e      	beq.n	401b8a <pio_configure+0xfe>
		p_pio->PIO_CODR = ul_mask;
  401aec:	6342      	str	r2, [r0, #52]	; 0x34
	return 1;
  401aee:	2301      	movs	r3, #1
	p_pio->PIO_OER = ul_mask;
  401af0:	6102      	str	r2, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  401af2:	6002      	str	r2, [r0, #0]
}
  401af4:	4618      	mov	r0, r3
  401af6:	bc30      	pop	{r4, r5}
  401af8:	4770      	bx	lr
	switch (ul_type) {
  401afa:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  401afe:	d005      	beq.n	401b0c <pio_configure+0x80>
  401b00:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  401b04:	d002      	beq.n	401b0c <pio_configure+0x80>
  401b06:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401b0a:	d1cd      	bne.n	401aa8 <pio_configure+0x1c>
	switch (ul_type) {
  401b0c:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
	p_pio->PIO_IDR = ul_mask;
  401b10:	6442      	str	r2, [r0, #68]	; 0x44
	switch (ul_type) {
  401b12:	d03c      	beq.n	401b8e <pio_configure+0x102>
  401b14:	d924      	bls.n	401b60 <pio_configure+0xd4>
  401b16:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  401b1a:	d042      	beq.n	401ba2 <pio_configure+0x116>
  401b1c:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  401b20:	d105      	bne.n	401b2e <pio_configure+0xa2>
		ul_sr = p_pio->PIO_ABCDSR[0];
  401b22:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401b24:	4311      	orrs	r1, r2
  401b26:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401b28:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401b2a:	4311      	orrs	r1, r2
  401b2c:	6741      	str	r1, [r0, #116]	; 0x74
	if (ul_pull_up_enable) {
  401b2e:	07db      	lsls	r3, r3, #31
	p_pio->PIO_PDR = ul_mask;
  401b30:	6042      	str	r2, [r0, #4]
	if (ul_pull_up_enable) {
  401b32:	d525      	bpl.n	401b80 <pio_configure+0xf4>
	return 1;
  401b34:	2301      	movs	r3, #1
		p_pio->PIO_PUER = ul_mask;
  401b36:	6642      	str	r2, [r0, #100]	; 0x64
}
  401b38:	4618      	mov	r0, r3
  401b3a:	bc30      	pop	{r4, r5}
  401b3c:	4770      	bx	lr
		p_pio->PIO_PUDR = ul_mask;
  401b3e:	6602      	str	r2, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  401b40:	2c00      	cmp	r4, #0
  401b42:	d1cf      	bne.n	401ae4 <pio_configure+0x58>
		p_pio->PIO_MDDR = ul_mask;
  401b44:	6542      	str	r2, [r0, #84]	; 0x54
  401b46:	e7ce      	b.n	401ae6 <pio_configure+0x5a>
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401b48:	f013 0f0a 	tst.w	r3, #10
		p_pio->PIO_PUER = ul_mask;
  401b4c:	6642      	str	r2, [r0, #100]	; 0x64
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401b4e:	d1b6      	bne.n	401abe <pio_configure+0x32>
	if (ul_attribute & PIO_DEGLITCH) {
  401b50:	079c      	lsls	r4, r3, #30
		p_pio->PIO_IFDR = ul_mask;
  401b52:	6242      	str	r2, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
  401b54:	d4b6      	bmi.n	401ac4 <pio_configure+0x38>
		if (ul_attribute & PIO_DEBOUNCE) {
  401b56:	0719      	lsls	r1, r3, #28
  401b58:	d5b6      	bpl.n	401ac8 <pio_configure+0x3c>
			p_pio->PIO_IFSCER = ul_mask;
  401b5a:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
  401b5e:	e7b3      	b.n	401ac8 <pio_configure+0x3c>
	switch (ul_type) {
  401b60:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401b64:	d1e3      	bne.n	401b2e <pio_configure+0xa2>
		ul_sr = p_pio->PIO_ABCDSR[0];
  401b66:	6f04      	ldr	r4, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401b68:	43d1      	mvns	r1, r2
  401b6a:	6f05      	ldr	r5, [r0, #112]	; 0x70
  401b6c:	402c      	ands	r4, r5
  401b6e:	460d      	mov	r5, r1
  401b70:	400c      	ands	r4, r1
  401b72:	6704      	str	r4, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401b74:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401b76:	6f44      	ldr	r4, [r0, #116]	; 0x74
  401b78:	4021      	ands	r1, r4
  401b7a:	4029      	ands	r1, r5
  401b7c:	6741      	str	r1, [r0, #116]	; 0x74
  401b7e:	e7d6      	b.n	401b2e <pio_configure+0xa2>
	return 1;
  401b80:	2301      	movs	r3, #1
		p_pio->PIO_PUDR = ul_mask;
  401b82:	6602      	str	r2, [r0, #96]	; 0x60
}
  401b84:	4618      	mov	r0, r3
  401b86:	bc30      	pop	{r4, r5}
  401b88:	4770      	bx	lr
		p_pio->PIO_SODR = ul_mask;
  401b8a:	6302      	str	r2, [r0, #48]	; 0x30
  401b8c:	e7af      	b.n	401aee <pio_configure+0x62>
		ul_sr = p_pio->PIO_ABCDSR[0];
  401b8e:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401b90:	4311      	orrs	r1, r2
  401b92:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401b94:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401b96:	6f44      	ldr	r4, [r0, #116]	; 0x74
  401b98:	4021      	ands	r1, r4
  401b9a:	ea21 0102 	bic.w	r1, r1, r2
  401b9e:	6741      	str	r1, [r0, #116]	; 0x74
  401ba0:	e7c5      	b.n	401b2e <pio_configure+0xa2>
		ul_sr = p_pio->PIO_ABCDSR[0];
  401ba2:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401ba4:	6f04      	ldr	r4, [r0, #112]	; 0x70
  401ba6:	4021      	ands	r1, r4
  401ba8:	ea21 0102 	bic.w	r1, r1, r2
  401bac:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401bae:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401bb0:	4311      	orrs	r1, r2
  401bb2:	6741      	str	r1, [r0, #116]	; 0x74
  401bb4:	e7bb      	b.n	401b2e <pio_configure+0xa2>
  401bb6:	bf00      	nop

00401bb8 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  401bb8:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  401bba:	4770      	bx	lr

00401bbc <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  401bbc:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  401bbe:	4770      	bx	lr

00401bc0 <pio_configure_pin>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401bc0:	4b53      	ldr	r3, [pc, #332]	; (401d10 <pio_configure_pin+0x150>)
	switch (ul_flags & PIO_TYPE_Msk) {
  401bc2:	f001 42f0 	and.w	r2, r1, #2013265920	; 0x78000000
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401bc6:	eb03 1350 	add.w	r3, r3, r0, lsr #5
	switch (ul_flags & PIO_TYPE_Msk) {
  401bca:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
{
  401bce:	b470      	push	{r4, r5, r6}
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401bd0:	ea4f 2343 	mov.w	r3, r3, lsl #9
	switch (ul_flags & PIO_TYPE_Msk) {
  401bd4:	d06d      	beq.n	401cb2 <pio_configure_pin+0xf2>
  401bd6:	d80b      	bhi.n	401bf0 <pio_configure_pin+0x30>
  401bd8:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
  401bdc:	d027      	beq.n	401c2e <pio_configure_pin+0x6e>
  401bde:	f1b2 5fc0 	cmp.w	r2, #402653184	; 0x18000000
  401be2:	d052      	beq.n	401c8a <pio_configure_pin+0xca>
  401be4:	f1b2 6f00 	cmp.w	r2, #134217728	; 0x8000000
  401be8:	d038      	beq.n	401c5c <pio_configure_pin+0x9c>
		return 0;
  401bea:	2000      	movs	r0, #0
}
  401bec:	bc70      	pop	{r4, r5, r6}
  401bee:	4770      	bx	lr
	switch (ul_flags & PIO_TYPE_Msk) {
  401bf0:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
  401bf4:	d066      	beq.n	401cc4 <pio_configure_pin+0x104>
  401bf6:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  401bfa:	d063      	beq.n	401cc4 <pio_configure_pin+0x104>
  401bfc:	f1b2 5f20 	cmp.w	r2, #671088640	; 0x28000000
  401c00:	d1f3      	bne.n	401bea <pio_configure_pin+0x2a>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  401c02:	f000 001f 	and.w	r0, r0, #31
  401c06:	2201      	movs	r2, #1
	if (ul_pull_up_enable) {
  401c08:	07cd      	lsls	r5, r1, #31
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  401c0a:	fa02 f200 	lsl.w	r2, r2, r0
	p_pio->PIO_IDR = ul_mask;
  401c0e:	645a      	str	r2, [r3, #68]	; 0x44
	if (ul_pull_up_enable) {
  401c10:	d573      	bpl.n	401cfa <pio_configure_pin+0x13a>
		p_pio->PIO_PUER = ul_mask;
  401c12:	665a      	str	r2, [r3, #100]	; 0x64
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401c14:	f011 0f0a 	tst.w	r1, #10
  401c18:	d06d      	beq.n	401cf6 <pio_configure_pin+0x136>
		p_pio->PIO_IFER = ul_mask;
  401c1a:	621a      	str	r2, [r3, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  401c1c:	078c      	lsls	r4, r1, #30
  401c1e:	d56e      	bpl.n	401cfe <pio_configure_pin+0x13e>
		p_pio->PIO_IFSCDR = ul_mask;
  401c20:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  401c24:	615a      	str	r2, [r3, #20]
	return 1;
  401c26:	2001      	movs	r0, #1
	p_pio->PIO_PER = ul_mask;
  401c28:	601a      	str	r2, [r3, #0]
}
  401c2a:	bc70      	pop	{r4, r5, r6}
  401c2c:	4770      	bx	lr
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  401c2e:	f000 021f 	and.w	r2, r0, #31
  401c32:	2001      	movs	r0, #1
	if (ul_pull_up_enable) {
  401c34:	07c9      	lsls	r1, r1, #31
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  401c36:	fa00 f202 	lsl.w	r2, r0, r2
	p_pio->PIO_IDR = ul_mask;
  401c3a:	645a      	str	r2, [r3, #68]	; 0x44
		ul_sr = p_pio->PIO_ABCDSR[0];
  401c3c:	6f1c      	ldr	r4, [r3, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401c3e:	ea44 0402 	orr.w	r4, r4, r2
  401c42:	671c      	str	r4, [r3, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401c44:	6f5c      	ldr	r4, [r3, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401c46:	6f5d      	ldr	r5, [r3, #116]	; 0x74
  401c48:	ea04 0405 	and.w	r4, r4, r5
  401c4c:	ea24 0402 	bic.w	r4, r4, r2
  401c50:	675c      	str	r4, [r3, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  401c52:	605a      	str	r2, [r3, #4]
	if (ul_pull_up_enable) {
  401c54:	d516      	bpl.n	401c84 <pio_configure_pin+0xc4>
		p_pio->PIO_PUER = ul_mask;
  401c56:	665a      	str	r2, [r3, #100]	; 0x64
}
  401c58:	bc70      	pop	{r4, r5, r6}
  401c5a:	4770      	bx	lr
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  401c5c:	f000 021f 	and.w	r2, r0, #31
  401c60:	2001      	movs	r0, #1
  401c62:	fa00 f202 	lsl.w	r2, r0, r2
	p_pio->PIO_IDR = ul_mask;
  401c66:	645a      	str	r2, [r3, #68]	; 0x44
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401c68:	43d6      	mvns	r6, r2
		ul_sr = p_pio->PIO_ABCDSR[0];
  401c6a:	6f1d      	ldr	r5, [r3, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401c6c:	6f1c      	ldr	r4, [r3, #112]	; 0x70
  401c6e:	4025      	ands	r5, r4
  401c70:	4035      	ands	r5, r6
  401c72:	671d      	str	r5, [r3, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401c74:	6f5c      	ldr	r4, [r3, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401c76:	6f5d      	ldr	r5, [r3, #116]	; 0x74
  401c78:	402c      	ands	r4, r5
  401c7a:	4034      	ands	r4, r6
  401c7c:	675c      	str	r4, [r3, #116]	; 0x74
	if (ul_pull_up_enable) {
  401c7e:	07cc      	lsls	r4, r1, #31
	p_pio->PIO_PDR = ul_mask;
  401c80:	605a      	str	r2, [r3, #4]
	if (ul_pull_up_enable) {
  401c82:	d4e8      	bmi.n	401c56 <pio_configure_pin+0x96>
		p_pio->PIO_PUDR = ul_mask;
  401c84:	661a      	str	r2, [r3, #96]	; 0x60
}
  401c86:	bc70      	pop	{r4, r5, r6}
  401c88:	4770      	bx	lr
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  401c8a:	f000 021f 	and.w	r2, r0, #31
  401c8e:	2001      	movs	r0, #1
  401c90:	fa00 f202 	lsl.w	r2, r0, r2
	p_pio->PIO_IDR = ul_mask;
  401c94:	645a      	str	r2, [r3, #68]	; 0x44
		ul_sr = p_pio->PIO_ABCDSR[0];
  401c96:	6f1c      	ldr	r4, [r3, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401c98:	6f1d      	ldr	r5, [r3, #112]	; 0x70
  401c9a:	402c      	ands	r4, r5
  401c9c:	ea24 0402 	bic.w	r4, r4, r2
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401ca0:	671c      	str	r4, [r3, #112]	; 0x70
	if (ul_pull_up_enable) {
  401ca2:	07ce      	lsls	r6, r1, #31
		ul_sr = p_pio->PIO_ABCDSR[1];
  401ca4:	6f5c      	ldr	r4, [r3, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401ca6:	ea44 0402 	orr.w	r4, r4, r2
  401caa:	675c      	str	r4, [r3, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  401cac:	605a      	str	r2, [r3, #4]
	if (ul_pull_up_enable) {
  401cae:	d5e9      	bpl.n	401c84 <pio_configure_pin+0xc4>
  401cb0:	e7d1      	b.n	401c56 <pio_configure_pin+0x96>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  401cb2:	f000 021f 	and.w	r2, r0, #31
  401cb6:	2001      	movs	r0, #1
  401cb8:	fa00 f202 	lsl.w	r2, r0, r2
	p_pio->PIO_IDR = ul_mask;
  401cbc:	645a      	str	r2, [r3, #68]	; 0x44
		ul_sr = p_pio->PIO_ABCDSR[0];
  401cbe:	6f1c      	ldr	r4, [r3, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401cc0:	4314      	orrs	r4, r2
  401cc2:	e7ed      	b.n	401ca0 <pio_configure_pin+0xe0>
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401cc4:	f000 001f 	and.w	r0, r0, #31
  401cc8:	2201      	movs	r2, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401cca:	f001 5460 	and.w	r4, r1, #939524096	; 0x38000000
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  401cce:	f001 0504 	and.w	r5, r1, #4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401cd2:	4082      	lsls	r2, r0
	if (ul_pull_up_enable) {
  401cd4:	07c9      	lsls	r1, r1, #31
	p_pio->PIO_IDR = ul_mask;
  401cd6:	645a      	str	r2, [r3, #68]	; 0x44
	if (ul_pull_up_enable) {
  401cd8:	d50b      	bpl.n	401cf2 <pio_configure_pin+0x132>
		p_pio->PIO_PUER = ul_mask;
  401cda:	665a      	str	r2, [r3, #100]	; 0x64
	if (ul_multidrive_enable) {
  401cdc:	b1a5      	cbz	r5, 401d08 <pio_configure_pin+0x148>
		p_pio->PIO_MDER = ul_mask;
  401cde:	651a      	str	r2, [r3, #80]	; 0x50
	if (ul_default_level) {
  401ce0:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  401ce4:	d012      	beq.n	401d0c <pio_configure_pin+0x14c>
		p_pio->PIO_CODR = ul_mask;
  401ce6:	635a      	str	r2, [r3, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  401ce8:	611a      	str	r2, [r3, #16]
	return 1;
  401cea:	2001      	movs	r0, #1
	p_pio->PIO_PER = ul_mask;
  401cec:	601a      	str	r2, [r3, #0]
}
  401cee:	bc70      	pop	{r4, r5, r6}
  401cf0:	4770      	bx	lr
		p_pio->PIO_PUDR = ul_mask;
  401cf2:	661a      	str	r2, [r3, #96]	; 0x60
  401cf4:	e7f2      	b.n	401cdc <pio_configure_pin+0x11c>
		p_pio->PIO_IFDR = ul_mask;
  401cf6:	625a      	str	r2, [r3, #36]	; 0x24
  401cf8:	e790      	b.n	401c1c <pio_configure_pin+0x5c>
		p_pio->PIO_PUDR = ul_mask;
  401cfa:	661a      	str	r2, [r3, #96]	; 0x60
  401cfc:	e78a      	b.n	401c14 <pio_configure_pin+0x54>
		if (ul_attribute & PIO_DEBOUNCE) {
  401cfe:	0708      	lsls	r0, r1, #28
  401d00:	d590      	bpl.n	401c24 <pio_configure_pin+0x64>
			p_pio->PIO_IFSCER = ul_mask;
  401d02:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  401d06:	e78d      	b.n	401c24 <pio_configure_pin+0x64>
		p_pio->PIO_MDDR = ul_mask;
  401d08:	655a      	str	r2, [r3, #84]	; 0x54
  401d0a:	e7e9      	b.n	401ce0 <pio_configure_pin+0x120>
		p_pio->PIO_SODR = ul_mask;
  401d0c:	631a      	str	r2, [r3, #48]	; 0x30
  401d0e:	e7eb      	b.n	401ce8 <pio_configure_pin+0x128>
  401d10:	00200707 	.word	0x00200707

00401d14 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401d14:	b570      	push	{r4, r5, r6, lr}
	status = pio_get_interrupt_status(p_pio);
  401d16:	4b2e      	ldr	r3, [pc, #184]	; (401dd0 <PIOA_Handler+0xbc>)
  401d18:	482e      	ldr	r0, [pc, #184]	; (401dd4 <PIOA_Handler+0xc0>)
  401d1a:	4798      	blx	r3
  401d1c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401d1e:	4b2e      	ldr	r3, [pc, #184]	; (401dd8 <PIOA_Handler+0xc4>)
  401d20:	482c      	ldr	r0, [pc, #176]	; (401dd4 <PIOA_Handler+0xc0>)
  401d22:	4798      	blx	r3
	if (status != 0) {
  401d24:	4005      	ands	r5, r0
  401d26:	d015      	beq.n	401d54 <PIOA_Handler+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401d28:	4c2c      	ldr	r4, [pc, #176]	; (401ddc <PIOA_Handler+0xc8>)
  401d2a:	6820      	ldr	r0, [r4, #0]
  401d2c:	280a      	cmp	r0, #10
  401d2e:	d019      	beq.n	401d64 <PIOA_Handler+0x50>
  401d30:	6920      	ldr	r0, [r4, #16]
  401d32:	280a      	cmp	r0, #10
  401d34:	d01f      	beq.n	401d76 <PIOA_Handler+0x62>
  401d36:	6a20      	ldr	r0, [r4, #32]
  401d38:	280a      	cmp	r0, #10
  401d3a:	d025      	beq.n	401d88 <PIOA_Handler+0x74>
  401d3c:	6b20      	ldr	r0, [r4, #48]	; 0x30
  401d3e:	280a      	cmp	r0, #10
  401d40:	d02b      	beq.n	401d9a <PIOA_Handler+0x86>
  401d42:	6c20      	ldr	r0, [r4, #64]	; 0x40
  401d44:	280a      	cmp	r0, #10
  401d46:	d031      	beq.n	401dac <PIOA_Handler+0x98>
  401d48:	6d20      	ldr	r0, [r4, #80]	; 0x50
  401d4a:	280a      	cmp	r0, #10
  401d4c:	d037      	beq.n	401dbe <PIOA_Handler+0xaa>
  401d4e:	6e20      	ldr	r0, [r4, #96]	; 0x60
  401d50:	280a      	cmp	r0, #10
  401d52:	d000      	beq.n	401d56 <PIOA_Handler+0x42>
  401d54:	bd70      	pop	{r4, r5, r6, pc}
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401d56:	6e61      	ldr	r1, [r4, #100]	; 0x64
  401d58:	4229      	tst	r1, r5
  401d5a:	d0fb      	beq.n	401d54 <PIOA_Handler+0x40>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401d5c:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
	pio_handler_process(PIOA, ID_PIOA);
}
  401d5e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401d62:	4718      	bx	r3
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401d64:	6861      	ldr	r1, [r4, #4]
  401d66:	420d      	tst	r5, r1
  401d68:	d0e2      	beq.n	401d30 <PIOA_Handler+0x1c>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401d6a:	68e3      	ldr	r3, [r4, #12]
  401d6c:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401d6e:	6863      	ldr	r3, [r4, #4]
		while (status != 0) {
  401d70:	439d      	bics	r5, r3
  401d72:	d0ef      	beq.n	401d54 <PIOA_Handler+0x40>
  401d74:	e7dc      	b.n	401d30 <PIOA_Handler+0x1c>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401d76:	6961      	ldr	r1, [r4, #20]
  401d78:	4229      	tst	r1, r5
  401d7a:	d0dc      	beq.n	401d36 <PIOA_Handler+0x22>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401d7c:	69e3      	ldr	r3, [r4, #28]
  401d7e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401d80:	6963      	ldr	r3, [r4, #20]
		while (status != 0) {
  401d82:	439d      	bics	r5, r3
  401d84:	d0e6      	beq.n	401d54 <PIOA_Handler+0x40>
  401d86:	e7d6      	b.n	401d36 <PIOA_Handler+0x22>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401d88:	6a61      	ldr	r1, [r4, #36]	; 0x24
  401d8a:	4229      	tst	r1, r5
  401d8c:	d0d6      	beq.n	401d3c <PIOA_Handler+0x28>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401d8e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  401d90:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401d92:	6a63      	ldr	r3, [r4, #36]	; 0x24
		while (status != 0) {
  401d94:	439d      	bics	r5, r3
  401d96:	d0dd      	beq.n	401d54 <PIOA_Handler+0x40>
  401d98:	e7d0      	b.n	401d3c <PIOA_Handler+0x28>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401d9a:	6b61      	ldr	r1, [r4, #52]	; 0x34
  401d9c:	4229      	tst	r1, r5
  401d9e:	d0d0      	beq.n	401d42 <PIOA_Handler+0x2e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401da0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401da2:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401da4:	6b63      	ldr	r3, [r4, #52]	; 0x34
		while (status != 0) {
  401da6:	439d      	bics	r5, r3
  401da8:	d0d4      	beq.n	401d54 <PIOA_Handler+0x40>
  401daa:	e7ca      	b.n	401d42 <PIOA_Handler+0x2e>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401dac:	6c61      	ldr	r1, [r4, #68]	; 0x44
  401dae:	4229      	tst	r1, r5
  401db0:	d0ca      	beq.n	401d48 <PIOA_Handler+0x34>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401db2:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
  401db4:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401db6:	6c63      	ldr	r3, [r4, #68]	; 0x44
		while (status != 0) {
  401db8:	439d      	bics	r5, r3
  401dba:	d0cb      	beq.n	401d54 <PIOA_Handler+0x40>
  401dbc:	e7c4      	b.n	401d48 <PIOA_Handler+0x34>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401dbe:	6d61      	ldr	r1, [r4, #84]	; 0x54
  401dc0:	4229      	tst	r1, r5
  401dc2:	d0c4      	beq.n	401d4e <PIOA_Handler+0x3a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401dc4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
  401dc6:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401dc8:	6d63      	ldr	r3, [r4, #84]	; 0x54
		while (status != 0) {
  401dca:	439d      	bics	r5, r3
  401dcc:	d0c2      	beq.n	401d54 <PIOA_Handler+0x40>
  401dce:	e7be      	b.n	401d4e <PIOA_Handler+0x3a>
  401dd0:	00401bb9 	.word	0x00401bb9
  401dd4:	400e0e00 	.word	0x400e0e00
  401dd8:	00401bbd 	.word	0x00401bbd
  401ddc:	2041c0a0 	.word	0x2041c0a0

00401de0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401de0:	b570      	push	{r4, r5, r6, lr}
	status = pio_get_interrupt_status(p_pio);
  401de2:	4b2e      	ldr	r3, [pc, #184]	; (401e9c <PIOB_Handler+0xbc>)
  401de4:	482e      	ldr	r0, [pc, #184]	; (401ea0 <PIOB_Handler+0xc0>)
  401de6:	4798      	blx	r3
  401de8:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401dea:	4b2e      	ldr	r3, [pc, #184]	; (401ea4 <PIOB_Handler+0xc4>)
  401dec:	482c      	ldr	r0, [pc, #176]	; (401ea0 <PIOB_Handler+0xc0>)
  401dee:	4798      	blx	r3
	if (status != 0) {
  401df0:	4005      	ands	r5, r0
  401df2:	d015      	beq.n	401e20 <PIOB_Handler+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401df4:	4c2c      	ldr	r4, [pc, #176]	; (401ea8 <PIOB_Handler+0xc8>)
  401df6:	6820      	ldr	r0, [r4, #0]
  401df8:	280b      	cmp	r0, #11
  401dfa:	d019      	beq.n	401e30 <PIOB_Handler+0x50>
  401dfc:	6920      	ldr	r0, [r4, #16]
  401dfe:	280b      	cmp	r0, #11
  401e00:	d01f      	beq.n	401e42 <PIOB_Handler+0x62>
  401e02:	6a20      	ldr	r0, [r4, #32]
  401e04:	280b      	cmp	r0, #11
  401e06:	d025      	beq.n	401e54 <PIOB_Handler+0x74>
  401e08:	6b20      	ldr	r0, [r4, #48]	; 0x30
  401e0a:	280b      	cmp	r0, #11
  401e0c:	d02b      	beq.n	401e66 <PIOB_Handler+0x86>
  401e0e:	6c20      	ldr	r0, [r4, #64]	; 0x40
  401e10:	280b      	cmp	r0, #11
  401e12:	d031      	beq.n	401e78 <PIOB_Handler+0x98>
  401e14:	6d20      	ldr	r0, [r4, #80]	; 0x50
  401e16:	280b      	cmp	r0, #11
  401e18:	d037      	beq.n	401e8a <PIOB_Handler+0xaa>
  401e1a:	6e20      	ldr	r0, [r4, #96]	; 0x60
  401e1c:	280b      	cmp	r0, #11
  401e1e:	d000      	beq.n	401e22 <PIOB_Handler+0x42>
  401e20:	bd70      	pop	{r4, r5, r6, pc}
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401e22:	6e61      	ldr	r1, [r4, #100]	; 0x64
  401e24:	4229      	tst	r1, r5
  401e26:	d0fb      	beq.n	401e20 <PIOB_Handler+0x40>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401e28:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
    pio_handler_process(PIOB, ID_PIOB);
}
  401e2a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401e2e:	4718      	bx	r3
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401e30:	6861      	ldr	r1, [r4, #4]
  401e32:	420d      	tst	r5, r1
  401e34:	d0e2      	beq.n	401dfc <PIOB_Handler+0x1c>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401e36:	68e3      	ldr	r3, [r4, #12]
  401e38:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401e3a:	6863      	ldr	r3, [r4, #4]
		while (status != 0) {
  401e3c:	439d      	bics	r5, r3
  401e3e:	d0ef      	beq.n	401e20 <PIOB_Handler+0x40>
  401e40:	e7dc      	b.n	401dfc <PIOB_Handler+0x1c>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401e42:	6961      	ldr	r1, [r4, #20]
  401e44:	4229      	tst	r1, r5
  401e46:	d0dc      	beq.n	401e02 <PIOB_Handler+0x22>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401e48:	69e3      	ldr	r3, [r4, #28]
  401e4a:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401e4c:	6963      	ldr	r3, [r4, #20]
		while (status != 0) {
  401e4e:	439d      	bics	r5, r3
  401e50:	d0e6      	beq.n	401e20 <PIOB_Handler+0x40>
  401e52:	e7d6      	b.n	401e02 <PIOB_Handler+0x22>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401e54:	6a61      	ldr	r1, [r4, #36]	; 0x24
  401e56:	4229      	tst	r1, r5
  401e58:	d0d6      	beq.n	401e08 <PIOB_Handler+0x28>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401e5a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  401e5c:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401e5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
		while (status != 0) {
  401e60:	439d      	bics	r5, r3
  401e62:	d0dd      	beq.n	401e20 <PIOB_Handler+0x40>
  401e64:	e7d0      	b.n	401e08 <PIOB_Handler+0x28>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401e66:	6b61      	ldr	r1, [r4, #52]	; 0x34
  401e68:	4229      	tst	r1, r5
  401e6a:	d0d0      	beq.n	401e0e <PIOB_Handler+0x2e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401e6c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401e6e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401e70:	6b63      	ldr	r3, [r4, #52]	; 0x34
		while (status != 0) {
  401e72:	439d      	bics	r5, r3
  401e74:	d0d4      	beq.n	401e20 <PIOB_Handler+0x40>
  401e76:	e7ca      	b.n	401e0e <PIOB_Handler+0x2e>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401e78:	6c61      	ldr	r1, [r4, #68]	; 0x44
  401e7a:	4229      	tst	r1, r5
  401e7c:	d0ca      	beq.n	401e14 <PIOB_Handler+0x34>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401e7e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
  401e80:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401e82:	6c63      	ldr	r3, [r4, #68]	; 0x44
		while (status != 0) {
  401e84:	439d      	bics	r5, r3
  401e86:	d0cb      	beq.n	401e20 <PIOB_Handler+0x40>
  401e88:	e7c4      	b.n	401e14 <PIOB_Handler+0x34>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401e8a:	6d61      	ldr	r1, [r4, #84]	; 0x54
  401e8c:	4229      	tst	r1, r5
  401e8e:	d0c4      	beq.n	401e1a <PIOB_Handler+0x3a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401e90:	6de3      	ldr	r3, [r4, #92]	; 0x5c
  401e92:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401e94:	6d63      	ldr	r3, [r4, #84]	; 0x54
		while (status != 0) {
  401e96:	439d      	bics	r5, r3
  401e98:	d0c2      	beq.n	401e20 <PIOB_Handler+0x40>
  401e9a:	e7be      	b.n	401e1a <PIOB_Handler+0x3a>
  401e9c:	00401bb9 	.word	0x00401bb9
  401ea0:	400e1000 	.word	0x400e1000
  401ea4:	00401bbd 	.word	0x00401bbd
  401ea8:	2041c0a0 	.word	0x2041c0a0

00401eac <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401eac:	b570      	push	{r4, r5, r6, lr}
	status = pio_get_interrupt_status(p_pio);
  401eae:	4b2e      	ldr	r3, [pc, #184]	; (401f68 <PIOC_Handler+0xbc>)
  401eb0:	482e      	ldr	r0, [pc, #184]	; (401f6c <PIOC_Handler+0xc0>)
  401eb2:	4798      	blx	r3
  401eb4:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401eb6:	4b2e      	ldr	r3, [pc, #184]	; (401f70 <PIOC_Handler+0xc4>)
  401eb8:	482c      	ldr	r0, [pc, #176]	; (401f6c <PIOC_Handler+0xc0>)
  401eba:	4798      	blx	r3
	if (status != 0) {
  401ebc:	4005      	ands	r5, r0
  401ebe:	d015      	beq.n	401eec <PIOC_Handler+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401ec0:	4c2c      	ldr	r4, [pc, #176]	; (401f74 <PIOC_Handler+0xc8>)
  401ec2:	6820      	ldr	r0, [r4, #0]
  401ec4:	280c      	cmp	r0, #12
  401ec6:	d019      	beq.n	401efc <PIOC_Handler+0x50>
  401ec8:	6920      	ldr	r0, [r4, #16]
  401eca:	280c      	cmp	r0, #12
  401ecc:	d01f      	beq.n	401f0e <PIOC_Handler+0x62>
  401ece:	6a20      	ldr	r0, [r4, #32]
  401ed0:	280c      	cmp	r0, #12
  401ed2:	d025      	beq.n	401f20 <PIOC_Handler+0x74>
  401ed4:	6b20      	ldr	r0, [r4, #48]	; 0x30
  401ed6:	280c      	cmp	r0, #12
  401ed8:	d02b      	beq.n	401f32 <PIOC_Handler+0x86>
  401eda:	6c20      	ldr	r0, [r4, #64]	; 0x40
  401edc:	280c      	cmp	r0, #12
  401ede:	d031      	beq.n	401f44 <PIOC_Handler+0x98>
  401ee0:	6d20      	ldr	r0, [r4, #80]	; 0x50
  401ee2:	280c      	cmp	r0, #12
  401ee4:	d037      	beq.n	401f56 <PIOC_Handler+0xaa>
  401ee6:	6e20      	ldr	r0, [r4, #96]	; 0x60
  401ee8:	280c      	cmp	r0, #12
  401eea:	d000      	beq.n	401eee <PIOC_Handler+0x42>
  401eec:	bd70      	pop	{r4, r5, r6, pc}
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401eee:	6e61      	ldr	r1, [r4, #100]	; 0x64
  401ef0:	4229      	tst	r1, r5
  401ef2:	d0fb      	beq.n	401eec <PIOC_Handler+0x40>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401ef4:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
	pio_handler_process(PIOC, ID_PIOC);
}
  401ef6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401efa:	4718      	bx	r3
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401efc:	6861      	ldr	r1, [r4, #4]
  401efe:	420d      	tst	r5, r1
  401f00:	d0e2      	beq.n	401ec8 <PIOC_Handler+0x1c>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401f02:	68e3      	ldr	r3, [r4, #12]
  401f04:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401f06:	6863      	ldr	r3, [r4, #4]
		while (status != 0) {
  401f08:	439d      	bics	r5, r3
  401f0a:	d0ef      	beq.n	401eec <PIOC_Handler+0x40>
  401f0c:	e7dc      	b.n	401ec8 <PIOC_Handler+0x1c>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401f0e:	6961      	ldr	r1, [r4, #20]
  401f10:	4229      	tst	r1, r5
  401f12:	d0dc      	beq.n	401ece <PIOC_Handler+0x22>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401f14:	69e3      	ldr	r3, [r4, #28]
  401f16:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401f18:	6963      	ldr	r3, [r4, #20]
		while (status != 0) {
  401f1a:	439d      	bics	r5, r3
  401f1c:	d0e6      	beq.n	401eec <PIOC_Handler+0x40>
  401f1e:	e7d6      	b.n	401ece <PIOC_Handler+0x22>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401f20:	6a61      	ldr	r1, [r4, #36]	; 0x24
  401f22:	4229      	tst	r1, r5
  401f24:	d0d6      	beq.n	401ed4 <PIOC_Handler+0x28>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401f26:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  401f28:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401f2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
		while (status != 0) {
  401f2c:	439d      	bics	r5, r3
  401f2e:	d0dd      	beq.n	401eec <PIOC_Handler+0x40>
  401f30:	e7d0      	b.n	401ed4 <PIOC_Handler+0x28>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401f32:	6b61      	ldr	r1, [r4, #52]	; 0x34
  401f34:	4229      	tst	r1, r5
  401f36:	d0d0      	beq.n	401eda <PIOC_Handler+0x2e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401f38:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401f3a:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401f3c:	6b63      	ldr	r3, [r4, #52]	; 0x34
		while (status != 0) {
  401f3e:	439d      	bics	r5, r3
  401f40:	d0d4      	beq.n	401eec <PIOC_Handler+0x40>
  401f42:	e7ca      	b.n	401eda <PIOC_Handler+0x2e>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401f44:	6c61      	ldr	r1, [r4, #68]	; 0x44
  401f46:	4229      	tst	r1, r5
  401f48:	d0ca      	beq.n	401ee0 <PIOC_Handler+0x34>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401f4a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
  401f4c:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401f4e:	6c63      	ldr	r3, [r4, #68]	; 0x44
		while (status != 0) {
  401f50:	439d      	bics	r5, r3
  401f52:	d0cb      	beq.n	401eec <PIOC_Handler+0x40>
  401f54:	e7c4      	b.n	401ee0 <PIOC_Handler+0x34>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401f56:	6d61      	ldr	r1, [r4, #84]	; 0x54
  401f58:	4229      	tst	r1, r5
  401f5a:	d0c4      	beq.n	401ee6 <PIOC_Handler+0x3a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401f5c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
  401f5e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401f60:	6d63      	ldr	r3, [r4, #84]	; 0x54
		while (status != 0) {
  401f62:	439d      	bics	r5, r3
  401f64:	d0c2      	beq.n	401eec <PIOC_Handler+0x40>
  401f66:	e7be      	b.n	401ee6 <PIOC_Handler+0x3a>
  401f68:	00401bb9 	.word	0x00401bb9
  401f6c:	400e1200 	.word	0x400e1200
  401f70:	00401bbd 	.word	0x00401bbd
  401f74:	2041c0a0 	.word	0x2041c0a0

00401f78 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  401f78:	b570      	push	{r4, r5, r6, lr}
	status = pio_get_interrupt_status(p_pio);
  401f7a:	4b2e      	ldr	r3, [pc, #184]	; (402034 <PIOD_Handler+0xbc>)
  401f7c:	482e      	ldr	r0, [pc, #184]	; (402038 <PIOD_Handler+0xc0>)
  401f7e:	4798      	blx	r3
  401f80:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401f82:	4b2e      	ldr	r3, [pc, #184]	; (40203c <PIOD_Handler+0xc4>)
  401f84:	482c      	ldr	r0, [pc, #176]	; (402038 <PIOD_Handler+0xc0>)
  401f86:	4798      	blx	r3
	if (status != 0) {
  401f88:	4005      	ands	r5, r0
  401f8a:	d015      	beq.n	401fb8 <PIOD_Handler+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401f8c:	4c2c      	ldr	r4, [pc, #176]	; (402040 <PIOD_Handler+0xc8>)
  401f8e:	6820      	ldr	r0, [r4, #0]
  401f90:	2810      	cmp	r0, #16
  401f92:	d019      	beq.n	401fc8 <PIOD_Handler+0x50>
  401f94:	6920      	ldr	r0, [r4, #16]
  401f96:	2810      	cmp	r0, #16
  401f98:	d01f      	beq.n	401fda <PIOD_Handler+0x62>
  401f9a:	6a20      	ldr	r0, [r4, #32]
  401f9c:	2810      	cmp	r0, #16
  401f9e:	d025      	beq.n	401fec <PIOD_Handler+0x74>
  401fa0:	6b20      	ldr	r0, [r4, #48]	; 0x30
  401fa2:	2810      	cmp	r0, #16
  401fa4:	d02b      	beq.n	401ffe <PIOD_Handler+0x86>
  401fa6:	6c20      	ldr	r0, [r4, #64]	; 0x40
  401fa8:	2810      	cmp	r0, #16
  401faa:	d031      	beq.n	402010 <PIOD_Handler+0x98>
  401fac:	6d20      	ldr	r0, [r4, #80]	; 0x50
  401fae:	2810      	cmp	r0, #16
  401fb0:	d037      	beq.n	402022 <PIOD_Handler+0xaa>
  401fb2:	6e20      	ldr	r0, [r4, #96]	; 0x60
  401fb4:	2810      	cmp	r0, #16
  401fb6:	d000      	beq.n	401fba <PIOD_Handler+0x42>
  401fb8:	bd70      	pop	{r4, r5, r6, pc}
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401fba:	6e61      	ldr	r1, [r4, #100]	; 0x64
  401fbc:	4229      	tst	r1, r5
  401fbe:	d0fb      	beq.n	401fb8 <PIOD_Handler+0x40>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401fc0:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
	pio_handler_process(PIOD, ID_PIOD);
}
  401fc2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401fc6:	4718      	bx	r3
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401fc8:	6861      	ldr	r1, [r4, #4]
  401fca:	420d      	tst	r5, r1
  401fcc:	d0e2      	beq.n	401f94 <PIOD_Handler+0x1c>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401fce:	68e3      	ldr	r3, [r4, #12]
  401fd0:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401fd2:	6863      	ldr	r3, [r4, #4]
		while (status != 0) {
  401fd4:	439d      	bics	r5, r3
  401fd6:	d0ef      	beq.n	401fb8 <PIOD_Handler+0x40>
  401fd8:	e7dc      	b.n	401f94 <PIOD_Handler+0x1c>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401fda:	6961      	ldr	r1, [r4, #20]
  401fdc:	4229      	tst	r1, r5
  401fde:	d0dc      	beq.n	401f9a <PIOD_Handler+0x22>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401fe0:	69e3      	ldr	r3, [r4, #28]
  401fe2:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401fe4:	6963      	ldr	r3, [r4, #20]
		while (status != 0) {
  401fe6:	439d      	bics	r5, r3
  401fe8:	d0e6      	beq.n	401fb8 <PIOD_Handler+0x40>
  401fea:	e7d6      	b.n	401f9a <PIOD_Handler+0x22>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401fec:	6a61      	ldr	r1, [r4, #36]	; 0x24
  401fee:	4229      	tst	r1, r5
  401ff0:	d0d6      	beq.n	401fa0 <PIOD_Handler+0x28>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401ff2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  401ff4:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401ff6:	6a63      	ldr	r3, [r4, #36]	; 0x24
		while (status != 0) {
  401ff8:	439d      	bics	r5, r3
  401ffa:	d0dd      	beq.n	401fb8 <PIOD_Handler+0x40>
  401ffc:	e7d0      	b.n	401fa0 <PIOD_Handler+0x28>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401ffe:	6b61      	ldr	r1, [r4, #52]	; 0x34
  402000:	4229      	tst	r1, r5
  402002:	d0d0      	beq.n	401fa6 <PIOD_Handler+0x2e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  402004:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  402006:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  402008:	6b63      	ldr	r3, [r4, #52]	; 0x34
		while (status != 0) {
  40200a:	439d      	bics	r5, r3
  40200c:	d0d4      	beq.n	401fb8 <PIOD_Handler+0x40>
  40200e:	e7ca      	b.n	401fa6 <PIOD_Handler+0x2e>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  402010:	6c61      	ldr	r1, [r4, #68]	; 0x44
  402012:	4229      	tst	r1, r5
  402014:	d0ca      	beq.n	401fac <PIOD_Handler+0x34>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  402016:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
  402018:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  40201a:	6c63      	ldr	r3, [r4, #68]	; 0x44
		while (status != 0) {
  40201c:	439d      	bics	r5, r3
  40201e:	d0cb      	beq.n	401fb8 <PIOD_Handler+0x40>
  402020:	e7c4      	b.n	401fac <PIOD_Handler+0x34>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  402022:	6d61      	ldr	r1, [r4, #84]	; 0x54
  402024:	4229      	tst	r1, r5
  402026:	d0c4      	beq.n	401fb2 <PIOD_Handler+0x3a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  402028:	6de3      	ldr	r3, [r4, #92]	; 0x5c
  40202a:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  40202c:	6d63      	ldr	r3, [r4, #84]	; 0x54
		while (status != 0) {
  40202e:	439d      	bics	r5, r3
  402030:	d0c2      	beq.n	401fb8 <PIOD_Handler+0x40>
  402032:	e7be      	b.n	401fb2 <PIOD_Handler+0x3a>
  402034:	00401bb9 	.word	0x00401bb9
  402038:	400e1400 	.word	0x400e1400
  40203c:	00401bbd 	.word	0x00401bbd
  402040:	2041c0a0 	.word	0x2041c0a0

00402044 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  402044:	b570      	push	{r4, r5, r6, lr}
	status = pio_get_interrupt_status(p_pio);
  402046:	4b2e      	ldr	r3, [pc, #184]	; (402100 <PIOE_Handler+0xbc>)
  402048:	482e      	ldr	r0, [pc, #184]	; (402104 <PIOE_Handler+0xc0>)
  40204a:	4798      	blx	r3
  40204c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40204e:	4b2e      	ldr	r3, [pc, #184]	; (402108 <PIOE_Handler+0xc4>)
  402050:	482c      	ldr	r0, [pc, #176]	; (402104 <PIOE_Handler+0xc0>)
  402052:	4798      	blx	r3
	if (status != 0) {
  402054:	4005      	ands	r5, r0
  402056:	d015      	beq.n	402084 <PIOE_Handler+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  402058:	4c2c      	ldr	r4, [pc, #176]	; (40210c <PIOE_Handler+0xc8>)
  40205a:	6820      	ldr	r0, [r4, #0]
  40205c:	2811      	cmp	r0, #17
  40205e:	d019      	beq.n	402094 <PIOE_Handler+0x50>
  402060:	6920      	ldr	r0, [r4, #16]
  402062:	2811      	cmp	r0, #17
  402064:	d01f      	beq.n	4020a6 <PIOE_Handler+0x62>
  402066:	6a20      	ldr	r0, [r4, #32]
  402068:	2811      	cmp	r0, #17
  40206a:	d025      	beq.n	4020b8 <PIOE_Handler+0x74>
  40206c:	6b20      	ldr	r0, [r4, #48]	; 0x30
  40206e:	2811      	cmp	r0, #17
  402070:	d02b      	beq.n	4020ca <PIOE_Handler+0x86>
  402072:	6c20      	ldr	r0, [r4, #64]	; 0x40
  402074:	2811      	cmp	r0, #17
  402076:	d031      	beq.n	4020dc <PIOE_Handler+0x98>
  402078:	6d20      	ldr	r0, [r4, #80]	; 0x50
  40207a:	2811      	cmp	r0, #17
  40207c:	d037      	beq.n	4020ee <PIOE_Handler+0xaa>
  40207e:	6e20      	ldr	r0, [r4, #96]	; 0x60
  402080:	2811      	cmp	r0, #17
  402082:	d000      	beq.n	402086 <PIOE_Handler+0x42>
  402084:	bd70      	pop	{r4, r5, r6, pc}
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  402086:	6e61      	ldr	r1, [r4, #100]	; 0x64
  402088:	4229      	tst	r1, r5
  40208a:	d0fb      	beq.n	402084 <PIOE_Handler+0x40>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40208c:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
	pio_handler_process(PIOE, ID_PIOE);
}
  40208e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  402092:	4718      	bx	r3
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  402094:	6861      	ldr	r1, [r4, #4]
  402096:	420d      	tst	r5, r1
  402098:	d0e2      	beq.n	402060 <PIOE_Handler+0x1c>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40209a:	68e3      	ldr	r3, [r4, #12]
  40209c:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  40209e:	6863      	ldr	r3, [r4, #4]
		while (status != 0) {
  4020a0:	439d      	bics	r5, r3
  4020a2:	d0ef      	beq.n	402084 <PIOE_Handler+0x40>
  4020a4:	e7dc      	b.n	402060 <PIOE_Handler+0x1c>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4020a6:	6961      	ldr	r1, [r4, #20]
  4020a8:	4229      	tst	r1, r5
  4020aa:	d0dc      	beq.n	402066 <PIOE_Handler+0x22>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4020ac:	69e3      	ldr	r3, [r4, #28]
  4020ae:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4020b0:	6963      	ldr	r3, [r4, #20]
		while (status != 0) {
  4020b2:	439d      	bics	r5, r3
  4020b4:	d0e6      	beq.n	402084 <PIOE_Handler+0x40>
  4020b6:	e7d6      	b.n	402066 <PIOE_Handler+0x22>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4020b8:	6a61      	ldr	r1, [r4, #36]	; 0x24
  4020ba:	4229      	tst	r1, r5
  4020bc:	d0d6      	beq.n	40206c <PIOE_Handler+0x28>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4020be:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4020c0:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4020c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
		while (status != 0) {
  4020c4:	439d      	bics	r5, r3
  4020c6:	d0dd      	beq.n	402084 <PIOE_Handler+0x40>
  4020c8:	e7d0      	b.n	40206c <PIOE_Handler+0x28>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4020ca:	6b61      	ldr	r1, [r4, #52]	; 0x34
  4020cc:	4229      	tst	r1, r5
  4020ce:	d0d0      	beq.n	402072 <PIOE_Handler+0x2e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4020d0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4020d2:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4020d4:	6b63      	ldr	r3, [r4, #52]	; 0x34
		while (status != 0) {
  4020d6:	439d      	bics	r5, r3
  4020d8:	d0d4      	beq.n	402084 <PIOE_Handler+0x40>
  4020da:	e7ca      	b.n	402072 <PIOE_Handler+0x2e>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4020dc:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4020de:	4229      	tst	r1, r5
  4020e0:	d0ca      	beq.n	402078 <PIOE_Handler+0x34>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4020e2:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
  4020e4:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4020e6:	6c63      	ldr	r3, [r4, #68]	; 0x44
		while (status != 0) {
  4020e8:	439d      	bics	r5, r3
  4020ea:	d0cb      	beq.n	402084 <PIOE_Handler+0x40>
  4020ec:	e7c4      	b.n	402078 <PIOE_Handler+0x34>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4020ee:	6d61      	ldr	r1, [r4, #84]	; 0x54
  4020f0:	4229      	tst	r1, r5
  4020f2:	d0c4      	beq.n	40207e <PIOE_Handler+0x3a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4020f4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
  4020f6:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4020f8:	6d63      	ldr	r3, [r4, #84]	; 0x54
		while (status != 0) {
  4020fa:	439d      	bics	r5, r3
  4020fc:	d0c2      	beq.n	402084 <PIOE_Handler+0x40>
  4020fe:	e7be      	b.n	40207e <PIOE_Handler+0x3a>
  402100:	00401bb9 	.word	0x00401bb9
  402104:	400e1600 	.word	0x400e1600
  402108:	00401bbd 	.word	0x00401bbd
  40210c:	2041c0a0 	.word	0x2041c0a0

00402110 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  402110:	3802      	subs	r0, #2
  402112:	2802      	cmp	r0, #2
  402114:	d80d      	bhi.n	402132 <pmc_mck_set_division+0x22>
  402116:	4b08      	ldr	r3, [pc, #32]	; (402138 <pmc_mck_set_division+0x28>)
  402118:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  40211c:	4907      	ldr	r1, [pc, #28]	; (40213c <pmc_mck_set_division+0x2c>)
  40211e:	6b0b      	ldr	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402120:	460a      	mov	r2, r1
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  402122:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  402126:	4303      	orrs	r3, r0
	PMC->PMC_MCKR =
  402128:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40212a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40212c:	071b      	lsls	r3, r3, #28
  40212e:	d5fc      	bpl.n	40212a <pmc_mck_set_division+0x1a>
}
  402130:	4770      	bx	lr
{
  402132:	2000      	movs	r0, #0
  402134:	e7f2      	b.n	40211c <pmc_mck_set_division+0xc>
  402136:	bf00      	nop
  402138:	0040762c 	.word	0x0040762c
  40213c:	400e0600 	.word	0x400e0600

00402140 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  402140:	4913      	ldr	r1, [pc, #76]	; (402190 <pmc_switch_mck_to_pllack+0x50>)
  402142:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  402144:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  402148:	4318      	orrs	r0, r3
  40214a:	6308      	str	r0, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40214c:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  40214e:	0718      	lsls	r0, r3, #28
  402150:	d407      	bmi.n	402162 <pmc_switch_mck_to_pllack+0x22>
  402152:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402156:	e001      	b.n	40215c <pmc_switch_mck_to_pllack+0x1c>
			--ul_timeout) {
		if (ul_timeout == 0) {
  402158:	3b01      	subs	r3, #1
  40215a:	d016      	beq.n	40218a <pmc_switch_mck_to_pllack+0x4a>
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40215c:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40215e:	0712      	lsls	r2, r2, #28
  402160:	d5fa      	bpl.n	402158 <pmc_switch_mck_to_pllack+0x18>
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  402162:	490b      	ldr	r1, [pc, #44]	; (402190 <pmc_switch_mck_to_pllack+0x50>)
  402164:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  402166:	f023 0303 	bic.w	r3, r3, #3
  40216a:	f043 0302 	orr.w	r3, r3, #2
  40216e:	630b      	str	r3, [r1, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402170:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  402172:	0718      	lsls	r0, r3, #28
  402174:	d407      	bmi.n	402186 <pmc_switch_mck_to_pllack+0x46>
  402176:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40217a:	e001      	b.n	402180 <pmc_switch_mck_to_pllack+0x40>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40217c:	3b01      	subs	r3, #1
  40217e:	d004      	beq.n	40218a <pmc_switch_mck_to_pllack+0x4a>
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402180:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  402182:	0712      	lsls	r2, r2, #28
  402184:	d5fa      	bpl.n	40217c <pmc_switch_mck_to_pllack+0x3c>
			return 1;
		}
	}

	return 0;
  402186:	2000      	movs	r0, #0
}
  402188:	4770      	bx	lr
			return 1;
  40218a:	2001      	movs	r0, #1
  40218c:	4770      	bx	lr
  40218e:	bf00      	nop
  402190:	400e0600 	.word	0x400e0600

00402194 <pmc_switch_mainck_to_fastrc>:
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  402194:	4a0e      	ldr	r2, [pc, #56]	; (4021d0 <pmc_switch_mainck_to_fastrc+0x3c>)
{
  402196:	b410      	push	{r4}
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  402198:	4c0e      	ldr	r4, [pc, #56]	; (4021d4 <pmc_switch_mainck_to_fastrc+0x40>)

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  40219a:	4611      	mov	r1, r2
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  40219c:	6a13      	ldr	r3, [r2, #32]
  40219e:	431c      	orrs	r4, r3
  4021a0:	6214      	str	r4, [r2, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4021a2:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  4021a4:	039a      	lsls	r2, r3, #14
  4021a6:	d5fc      	bpl.n	4021a2 <pmc_switch_mainck_to_fastrc+0xe>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4021a8:	6a0c      	ldr	r4, [r1, #32]
  4021aa:	4b0b      	ldr	r3, [pc, #44]	; (4021d8 <pmc_switch_mainck_to_fastrc+0x44>)
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4021ac:	4a08      	ldr	r2, [pc, #32]	; (4021d0 <pmc_switch_mainck_to_fastrc+0x3c>)
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4021ae:	4023      	ands	r3, r4
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  4021b0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4021b4:	4318      	orrs	r0, r3
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4021b6:	6208      	str	r0, [r1, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4021b8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4021ba:	039b      	lsls	r3, r3, #14
  4021bc:	d5fc      	bpl.n	4021b8 <pmc_switch_mainck_to_fastrc+0x24>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4021be:	6a11      	ldr	r1, [r2, #32]
  4021c0:	4b06      	ldr	r3, [pc, #24]	; (4021dc <pmc_switch_mainck_to_fastrc+0x48>)
  4021c2:	400b      	ands	r3, r1
  4021c4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4021c8:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  4021ca:	f85d 4b04 	ldr.w	r4, [sp], #4
  4021ce:	4770      	bx	lr
  4021d0:	400e0600 	.word	0x400e0600
  4021d4:	00370008 	.word	0x00370008
  4021d8:	ffc8ff8f 	.word	0xffc8ff8f
  4021dc:	fec8ffff 	.word	0xfec8ffff

004021e0 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4021e0:	4b02      	ldr	r3, [pc, #8]	; (4021ec <pmc_osc_is_ready_mainck+0xc>)
  4021e2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4021e4:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4021e8:	4770      	bx	lr
  4021ea:	bf00      	nop
  4021ec:	400e0600 	.word	0x400e0600

004021f0 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4021f0:	4b02      	ldr	r3, [pc, #8]	; (4021fc <pmc_disable_pllack+0xc>)
  4021f2:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4021f6:	629a      	str	r2, [r3, #40]	; 0x28
  4021f8:	4770      	bx	lr
  4021fa:	bf00      	nop
  4021fc:	400e0600 	.word	0x400e0600

00402200 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  402200:	4b02      	ldr	r3, [pc, #8]	; (40220c <pmc_is_locked_pllack+0xc>)
  402202:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  402204:	f000 0002 	and.w	r0, r0, #2
  402208:	4770      	bx	lr
  40220a:	bf00      	nop
  40220c:	400e0600 	.word	0x400e0600

00402210 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  402210:	283f      	cmp	r0, #63	; 0x3f
  402212:	d81a      	bhi.n	40224a <pmc_enable_periph_clk+0x3a>
		return 1;
	}

	if (ul_id < 32) {
  402214:	281f      	cmp	r0, #31
  402216:	d80a      	bhi.n	40222e <pmc_enable_periph_clk+0x1e>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  402218:	2301      	movs	r3, #1
  40221a:	4a0e      	ldr	r2, [pc, #56]	; (402254 <pmc_enable_periph_clk+0x44>)
  40221c:	fa03 f000 	lsl.w	r0, r3, r0
  402220:	6991      	ldr	r1, [r2, #24]
  402222:	ea30 0301 	bics.w	r3, r0, r1
  402226:	d012      	beq.n	40224e <pmc_enable_periph_clk+0x3e>
			PMC->PMC_PCER0 = 1 << ul_id;
  402228:	6110      	str	r0, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40222a:	2000      	movs	r0, #0
  40222c:	4770      	bx	lr
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40222e:	2301      	movs	r3, #1
		ul_id -= 32;
  402230:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  402232:	4a08      	ldr	r2, [pc, #32]	; (402254 <pmc_enable_periph_clk+0x44>)
  402234:	fa03 f000 	lsl.w	r0, r3, r0
  402238:	f8d2 3108 	ldr.w	r3, [r2, #264]	; 0x108
  40223c:	ea30 0303 	bics.w	r3, r0, r3
  402240:	d005      	beq.n	40224e <pmc_enable_periph_clk+0x3e>
			PMC->PMC_PCER1 = 1 << ul_id;
  402242:	f8c2 0100 	str.w	r0, [r2, #256]	; 0x100
	return 0;
  402246:	2000      	movs	r0, #0
  402248:	4770      	bx	lr
		return 1;
  40224a:	2001      	movs	r0, #1
  40224c:	4770      	bx	lr
	return 0;
  40224e:	2000      	movs	r0, #0
}
  402250:	4770      	bx	lr
  402252:	bf00      	nop
  402254:	400e0600 	.word	0x400e0600

00402258 <pmc_pck_set_prescaler>:
 *
 * \param ul_id Peripheral ID.
 * \param ul_pres Prescaler value.
 */
void pmc_pck_set_prescaler(uint32_t ul_id, uint32_t ul_pres)
{
  402258:	4b0b      	ldr	r3, [pc, #44]	; (402288 <pmc_pck_set_prescaler+0x30>)
  40225a:	f44f 7280 	mov.w	r2, #256	; 0x100
  40225e:	b410      	push	{r4}
  402260:	eb03 0480 	add.w	r4, r3, r0, lsl #2
  402264:	fa02 f000 	lsl.w	r0, r2, r0
	PMC->PMC_PCK[ul_id] =
			(PMC->PMC_PCK[ul_id] & ~PMC_PCK_PRES_Msk) | ul_pres;
  402268:	6c22      	ldr	r2, [r4, #64]	; 0x40
  40226a:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  40226e:	4311      	orrs	r1, r2
	PMC->PMC_PCK[ul_id] =
  402270:	6421      	str	r1, [r4, #64]	; 0x40
	while ((PMC->PMC_SCER & (PMC_SCER_PCK0 << ul_id))
  402272:	e002      	b.n	40227a <pmc_pck_set_prescaler+0x22>
			&& !(PMC->PMC_SR & (PMC_SR_PCKRDY0 << ul_id)));
  402274:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  402276:	4202      	tst	r2, r0
  402278:	d102      	bne.n	402280 <pmc_pck_set_prescaler+0x28>
	while ((PMC->PMC_SCER & (PMC_SCER_PCK0 << ul_id))
  40227a:	681a      	ldr	r2, [r3, #0]
  40227c:	4202      	tst	r2, r0
  40227e:	d1f9      	bne.n	402274 <pmc_pck_set_prescaler+0x1c>
}
  402280:	f85d 4b04 	ldr.w	r4, [sp], #4
  402284:	4770      	bx	lr
  402286:	bf00      	nop
  402288:	400e0600 	.word	0x400e0600

0040228c <pmc_pck_set_source>:
 *
 * \param ul_id Peripheral ID.
 * \param ul_source Source selection value.
 */
void pmc_pck_set_source(uint32_t ul_id, uint32_t ul_source)
{
  40228c:	4b0b      	ldr	r3, [pc, #44]	; (4022bc <pmc_pck_set_source+0x30>)
  40228e:	f44f 7280 	mov.w	r2, #256	; 0x100
  402292:	b410      	push	{r4}
  402294:	eb03 0480 	add.w	r4, r3, r0, lsl #2
  402298:	fa02 f000 	lsl.w	r0, r2, r0
	PMC->PMC_PCK[ul_id] =
			(PMC->PMC_PCK[ul_id] & ~PMC_PCK_CSS_Msk) | ul_source;
  40229c:	6c22      	ldr	r2, [r4, #64]	; 0x40
  40229e:	f022 0207 	bic.w	r2, r2, #7
  4022a2:	4311      	orrs	r1, r2
	PMC->PMC_PCK[ul_id] =
  4022a4:	6421      	str	r1, [r4, #64]	; 0x40
	while ((PMC->PMC_SCER & (PMC_SCER_PCK0 << ul_id))
  4022a6:	e002      	b.n	4022ae <pmc_pck_set_source+0x22>
			&& !(PMC->PMC_SR & (PMC_SR_PCKRDY0 << ul_id)));
  4022a8:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  4022aa:	4202      	tst	r2, r0
  4022ac:	d102      	bne.n	4022b4 <pmc_pck_set_source+0x28>
	while ((PMC->PMC_SCER & (PMC_SCER_PCK0 << ul_id))
  4022ae:	681a      	ldr	r2, [r3, #0]
  4022b0:	4202      	tst	r2, r0
  4022b2:	d1f9      	bne.n	4022a8 <pmc_pck_set_source+0x1c>
}
  4022b4:	f85d 4b04 	ldr.w	r4, [sp], #4
  4022b8:	4770      	bx	lr
  4022ba:	bf00      	nop
  4022bc:	400e0600 	.word	0x400e0600

004022c0 <pmc_enable_pck>:
 *
 * \param ul_id Id of the programmable clock.
 */
void pmc_enable_pck(uint32_t ul_id)
{
	PMC->PMC_SCER = PMC_SCER_PCK0 << ul_id;
  4022c0:	f44f 7380 	mov.w	r3, #256	; 0x100
  4022c4:	4a02      	ldr	r2, [pc, #8]	; (4022d0 <pmc_enable_pck+0x10>)
  4022c6:	fa03 f000 	lsl.w	r0, r3, r0
  4022ca:	6010      	str	r0, [r2, #0]
  4022cc:	4770      	bx	lr
  4022ce:	bf00      	nop
  4022d0:	400e0600 	.word	0x400e0600

004022d4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4022d4:	e7fe      	b.n	4022d4 <Dummy_Handler>
  4022d6:	bf00      	nop

004022d8 <Dummy_Handler2>:
	while (1) {
	}
}

void Dummy_Handler2(void)
{
  4022d8:	e7fe      	b.n	4022d8 <Dummy_Handler2>
  4022da:	bf00      	nop

004022dc <Reset_Handler>:
        if (pSrc != pDest) {
  4022dc:	4920      	ldr	r1, [pc, #128]	; (402360 <Reset_Handler+0x84>)
  4022de:	4821      	ldr	r0, [pc, #132]	; (402364 <Reset_Handler+0x88>)
  4022e0:	4281      	cmp	r1, r0
{
  4022e2:	b510      	push	{r4, lr}
  4022e4:	b082      	sub	sp, #8
        if (pSrc != pDest) {
  4022e6:	d009      	beq.n	4022fc <Reset_Handler+0x20>
                for (; pDest < &_erelocate;) {
  4022e8:	4b1f      	ldr	r3, [pc, #124]	; (402368 <Reset_Handler+0x8c>)
  4022ea:	4298      	cmp	r0, r3
  4022ec:	d206      	bcs.n	4022fc <Reset_Handler+0x20>
                        *pDest++ = *pSrc++;
  4022ee:	43c2      	mvns	r2, r0
  4022f0:	4c1e      	ldr	r4, [pc, #120]	; (40236c <Reset_Handler+0x90>)
  4022f2:	441a      	add	r2, r3
  4022f4:	f022 0203 	bic.w	r2, r2, #3
  4022f8:	3204      	adds	r2, #4
  4022fa:	47a0      	blx	r4
        for (pDest = &_szero; pDest < &_ezero;) {
  4022fc:	481c      	ldr	r0, [pc, #112]	; (402370 <Reset_Handler+0x94>)
  4022fe:	4b1d      	ldr	r3, [pc, #116]	; (402374 <Reset_Handler+0x98>)
  402300:	4298      	cmp	r0, r3
  402302:	d207      	bcs.n	402314 <Reset_Handler+0x38>
                *pDest++ = 0;
  402304:	43c2      	mvns	r2, r0
  402306:	2100      	movs	r1, #0
  402308:	4c1b      	ldr	r4, [pc, #108]	; (402378 <Reset_Handler+0x9c>)
  40230a:	441a      	add	r2, r3
  40230c:	f022 0203 	bic.w	r2, r2, #3
  402310:	3204      	adds	r2, #4
  402312:	47a0      	blx	r4
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  402314:	4b19      	ldr	r3, [pc, #100]	; (40237c <Reset_Handler+0xa0>)
  402316:	4a1a      	ldr	r2, [pc, #104]	; (402380 <Reset_Handler+0xa4>)
  402318:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  40231c:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40231e:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  402322:	fab3 f383 	clz	r3, r3
  402326:	095b      	lsrs	r3, r3, #5
  402328:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  40232a:	b672      	cpsid	i
  __ASM volatile ("dmb");
  40232c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  402330:	4a14      	ldr	r2, [pc, #80]	; (402384 <Reset_Handler+0xa8>)
  402332:	2300      	movs	r3, #0
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  402334:	4914      	ldr	r1, [pc, #80]	; (402388 <Reset_Handler+0xac>)
  402336:	7013      	strb	r3, [r2, #0]
	return flags;
  402338:	9801      	ldr	r0, [sp, #4]
  40233a:	680b      	ldr	r3, [r1, #0]
  40233c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  402340:	600b      	str	r3, [r1, #0]
  __ASM volatile ("dsb");
  402342:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  402346:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40234a:	b120      	cbz	r0, 402356 <Reset_Handler+0x7a>
		cpu_irq_enable();
  40234c:	2301      	movs	r3, #1
  40234e:	7013      	strb	r3, [r2, #0]
  __ASM volatile ("dmb");
  402350:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402354:	b662      	cpsie	i
        __libc_init_array();
  402356:	4b0d      	ldr	r3, [pc, #52]	; (40238c <Reset_Handler+0xb0>)
  402358:	4798      	blx	r3
        main();
  40235a:	4b0d      	ldr	r3, [pc, #52]	; (402390 <Reset_Handler+0xb4>)
  40235c:	4798      	blx	r3
  40235e:	e7fe      	b.n	40235e <Reset_Handler+0x82>
  402360:	00408200 	.word	0x00408200
  402364:	20400000 	.word	0x20400000
  402368:	20400a00 	.word	0x20400a00
  40236c:	00404de9 	.word	0x00404de9
  402370:	20404000 	.word	0x20404000
  402374:	2044a8b8 	.word	0x2044a8b8
  402378:	00404f1d 	.word	0x00404f1d
  40237c:	00400000 	.word	0x00400000
  402380:	e000ed00 	.word	0xe000ed00
  402384:	20400024 	.word	0x20400024
  402388:	e000ed88 	.word	0xe000ed88
  40238c:	00404801 	.word	0x00404801
  402390:	00402a49 	.word	0x00402a49

00402394 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  402394:	4a32      	ldr	r2, [pc, #200]	; (402460 <SystemCoreClockUpdate+0xcc>)
  402396:	6b13      	ldr	r3, [r2, #48]	; 0x30
  402398:	f003 0303 	and.w	r3, r3, #3
  40239c:	2b01      	cmp	r3, #1
  40239e:	d03c      	beq.n	40241a <SystemCoreClockUpdate+0x86>
  4023a0:	d325      	bcc.n	4023ee <SystemCoreClockUpdate+0x5a>
  4023a2:	2b02      	cmp	r3, #2
  4023a4:	d00d      	beq.n	4023c2 <SystemCoreClockUpdate+0x2e>
  4023a6:	482f      	ldr	r0, [pc, #188]	; (402464 <SystemCoreClockUpdate+0xd0>)
  4023a8:	6803      	ldr	r3, [r0, #0]

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4023aa:	492d      	ldr	r1, [pc, #180]	; (402460 <SystemCoreClockUpdate+0xcc>)
  4023ac:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4023ae:	f002 0270 	and.w	r2, r2, #112	; 0x70
  4023b2:	2a70      	cmp	r2, #112	; 0x70
  4023b4:	d02b      	beq.n	40240e <SystemCoreClockUpdate+0x7a>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4023b6:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4023b8:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4023bc:	40d3      	lsrs	r3, r2
  4023be:	6003      	str	r3, [r0, #0]
  4023c0:	4770      	bx	lr
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4023c2:	6a13      	ldr	r3, [r2, #32]
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4023c4:	4827      	ldr	r0, [pc, #156]	; (402464 <SystemCoreClockUpdate+0xd0>)
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4023c6:	01db      	lsls	r3, r3, #7
  4023c8:	d53a      	bpl.n	402440 <SystemCoreClockUpdate+0xac>
            SystemCoreClock *= 3U;
  4023ca:	4b27      	ldr	r3, [pc, #156]	; (402468 <SystemCoreClockUpdate+0xd4>)
  4023cc:	6003      	str	r3, [r0, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4023ce:	4924      	ldr	r1, [pc, #144]	; (402460 <SystemCoreClockUpdate+0xcc>)
  4023d0:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4023d2:	f002 0203 	and.w	r2, r2, #3
  4023d6:	2a02      	cmp	r2, #2
  4023d8:	d1e7      	bne.n	4023aa <SystemCoreClockUpdate+0x16>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4023da:	6a8a      	ldr	r2, [r1, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4023dc:	6a89      	ldr	r1, [r1, #40]	; 0x28
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4023de:	f3c2 420a 	ubfx	r2, r2, #16, #11
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4023e2:	b2c9      	uxtb	r1, r1
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4023e4:	fb02 3303 	mla	r3, r2, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4023e8:	fbb3 f3f1 	udiv	r3, r3, r1
  4023ec:	e7dd      	b.n	4023aa <SystemCoreClockUpdate+0x16>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4023ee:	4b1f      	ldr	r3, [pc, #124]	; (40246c <SystemCoreClockUpdate+0xd8>)
  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4023f0:	491b      	ldr	r1, [pc, #108]	; (402460 <SystemCoreClockUpdate+0xcc>)
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4023f2:	695b      	ldr	r3, [r3, #20]
  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4023f4:	6b0a      	ldr	r2, [r1, #48]	; 0x30
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4023f6:	f013 0f80 	tst.w	r3, #128	; 0x80
  4023fa:	481a      	ldr	r0, [pc, #104]	; (402464 <SystemCoreClockUpdate+0xd0>)
  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4023fc:	f002 0270 	and.w	r2, r2, #112	; 0x70
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  402400:	bf14      	ite	ne
  402402:	f44f 4300 	movne.w	r3, #32768	; 0x8000
  402406:	f44f 43fa 	moveq.w	r3, #32000	; 0x7d00
  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  40240a:	2a70      	cmp	r2, #112	; 0x70
  40240c:	d1d3      	bne.n	4023b6 <SystemCoreClockUpdate+0x22>
    SystemCoreClock /= 3U;
  40240e:	4a18      	ldr	r2, [pc, #96]	; (402470 <SystemCoreClockUpdate+0xdc>)
  402410:	fba2 2303 	umull	r2, r3, r2, r3
  402414:	085b      	lsrs	r3, r3, #1
  402416:	6003      	str	r3, [r0, #0]
  402418:	4770      	bx	lr
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40241a:	6a13      	ldr	r3, [r2, #32]
  40241c:	01d9      	lsls	r1, r3, #7
  40241e:	d40c      	bmi.n	40243a <SystemCoreClockUpdate+0xa6>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402420:	4810      	ldr	r0, [pc, #64]	; (402464 <SystemCoreClockUpdate+0xd0>)
  402422:	4914      	ldr	r1, [pc, #80]	; (402474 <SystemCoreClockUpdate+0xe0>)
  402424:	6001      	str	r1, [r0, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402426:	6a12      	ldr	r2, [r2, #32]
  402428:	f002 0270 	and.w	r2, r2, #112	; 0x70
  40242c:	2a10      	cmp	r2, #16
  40242e:	d011      	beq.n	402454 <SystemCoreClockUpdate+0xc0>
  402430:	4b0d      	ldr	r3, [pc, #52]	; (402468 <SystemCoreClockUpdate+0xd4>)
  402432:	2a20      	cmp	r2, #32
  402434:	bf18      	it	ne
  402436:	460b      	movne	r3, r1
  402438:	e7b7      	b.n	4023aa <SystemCoreClockUpdate+0x16>
  40243a:	4b0b      	ldr	r3, [pc, #44]	; (402468 <SystemCoreClockUpdate+0xd4>)
  40243c:	4809      	ldr	r0, [pc, #36]	; (402464 <SystemCoreClockUpdate+0xd0>)
  40243e:	e7b4      	b.n	4023aa <SystemCoreClockUpdate+0x16>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402440:	4b0c      	ldr	r3, [pc, #48]	; (402474 <SystemCoreClockUpdate+0xe0>)
  402442:	6003      	str	r3, [r0, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402444:	6a12      	ldr	r2, [r2, #32]
  402446:	f002 0270 	and.w	r2, r2, #112	; 0x70
  40244a:	2a10      	cmp	r2, #16
  40244c:	d004      	beq.n	402458 <SystemCoreClockUpdate+0xc4>
  40244e:	2a20      	cmp	r2, #32
  402450:	d0bb      	beq.n	4023ca <SystemCoreClockUpdate+0x36>
  402452:	e7bc      	b.n	4023ce <SystemCoreClockUpdate+0x3a>
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402454:	4b08      	ldr	r3, [pc, #32]	; (402478 <SystemCoreClockUpdate+0xe4>)
  402456:	e7a8      	b.n	4023aa <SystemCoreClockUpdate+0x16>
            SystemCoreClock *= 2U;
  402458:	4b07      	ldr	r3, [pc, #28]	; (402478 <SystemCoreClockUpdate+0xe4>)
  40245a:	6003      	str	r3, [r0, #0]
          break;
  40245c:	e7b7      	b.n	4023ce <SystemCoreClockUpdate+0x3a>
  40245e:	bf00      	nop
  402460:	400e0600 	.word	0x400e0600
  402464:	20400028 	.word	0x20400028
  402468:	00b71b00 	.word	0x00b71b00
  40246c:	400e1810 	.word	0x400e1810
  402470:	aaaaaaab 	.word	0xaaaaaaab
  402474:	003d0900 	.word	0x003d0900
  402478:	007a1200 	.word	0x007a1200

0040247c <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  40247c:	4b16      	ldr	r3, [pc, #88]	; (4024d8 <system_init_flash+0x5c>)
  40247e:	4298      	cmp	r0, r3
  402480:	d917      	bls.n	4024b2 <system_init_flash+0x36>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  402482:	4b16      	ldr	r3, [pc, #88]	; (4024dc <system_init_flash+0x60>)
  402484:	4298      	cmp	r0, r3
  402486:	d910      	bls.n	4024aa <system_init_flash+0x2e>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  402488:	4b15      	ldr	r3, [pc, #84]	; (4024e0 <system_init_flash+0x64>)
  40248a:	4298      	cmp	r0, r3
  40248c:	d91a      	bls.n	4024c4 <system_init_flash+0x48>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40248e:	4b15      	ldr	r3, [pc, #84]	; (4024e4 <system_init_flash+0x68>)
  402490:	4298      	cmp	r0, r3
  402492:	d913      	bls.n	4024bc <system_init_flash+0x40>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  402494:	4b14      	ldr	r3, [pc, #80]	; (4024e8 <system_init_flash+0x6c>)
  402496:	4298      	cmp	r0, r3
  402498:	d918      	bls.n	4024cc <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  40249a:	4b14      	ldr	r3, [pc, #80]	; (4024ec <system_init_flash+0x70>)
  40249c:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40249e:	4b14      	ldr	r3, [pc, #80]	; (4024f0 <system_init_flash+0x74>)
  4024a0:	bf94      	ite	ls
  4024a2:	4a14      	ldrls	r2, [pc, #80]	; (4024f4 <system_init_flash+0x78>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4024a4:	4a14      	ldrhi	r2, [pc, #80]	; (4024f8 <system_init_flash+0x7c>)
  4024a6:	601a      	str	r2, [r3, #0]
  4024a8:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4024aa:	4b11      	ldr	r3, [pc, #68]	; (4024f0 <system_init_flash+0x74>)
  4024ac:	4a13      	ldr	r2, [pc, #76]	; (4024fc <system_init_flash+0x80>)
  4024ae:	601a      	str	r2, [r3, #0]
  4024b0:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4024b2:	4b0f      	ldr	r3, [pc, #60]	; (4024f0 <system_init_flash+0x74>)
  4024b4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4024b8:	601a      	str	r2, [r3, #0]
  4024ba:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4024bc:	4b0c      	ldr	r3, [pc, #48]	; (4024f0 <system_init_flash+0x74>)
  4024be:	4a10      	ldr	r2, [pc, #64]	; (402500 <system_init_flash+0x84>)
  4024c0:	601a      	str	r2, [r3, #0]
  4024c2:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4024c4:	4b0a      	ldr	r3, [pc, #40]	; (4024f0 <system_init_flash+0x74>)
  4024c6:	4a0f      	ldr	r2, [pc, #60]	; (402504 <system_init_flash+0x88>)
  4024c8:	601a      	str	r2, [r3, #0]
  4024ca:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4024cc:	4b08      	ldr	r3, [pc, #32]	; (4024f0 <system_init_flash+0x74>)
  4024ce:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4024d2:	601a      	str	r2, [r3, #0]
  4024d4:	4770      	bx	lr
  4024d6:	bf00      	nop
  4024d8:	015ef3bf 	.word	0x015ef3bf
  4024dc:	02bde77f 	.word	0x02bde77f
  4024e0:	041cdb3f 	.word	0x041cdb3f
  4024e4:	057bceff 	.word	0x057bceff
  4024e8:	06dac2bf 	.word	0x06dac2bf
  4024ec:	0839b67f 	.word	0x0839b67f
  4024f0:	400e0c00 	.word	0x400e0c00
  4024f4:	04000500 	.word	0x04000500
  4024f8:	04000600 	.word	0x04000600
  4024fc:	04000100 	.word	0x04000100
  402500:	04000300 	.word	0x04000300
  402504:	04000200 	.word	0x04000200

00402508 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  402508:	4a0d      	ldr	r2, [pc, #52]	; (402540 <_sbrk+0x38>)
	int ramend = (int)&__ram_end__;
  40250a:	490e      	ldr	r1, [pc, #56]	; (402544 <_sbrk+0x3c>)
	if (heap == NULL) {
  40250c:	6813      	ldr	r3, [r2, #0]
  40250e:	b143      	cbz	r3, 402522 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
  402510:	4418      	add	r0, r3
  402512:	4281      	cmp	r1, r0
  402514:	db02      	blt.n	40251c <_sbrk+0x14>
		return (caddr_t) -1;	
	}

	heap += incr;
  402516:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  402518:	4618      	mov	r0, r3
  40251a:	4770      	bx	lr
		return (caddr_t) -1;	
  40251c:	f04f 30ff 	mov.w	r0, #4294967295
  402520:	4770      	bx	lr
{
  402522:	b410      	push	{r4}
		heap = (unsigned char *)&_end;
  402524:	4c08      	ldr	r4, [pc, #32]	; (402548 <_sbrk+0x40>)
	if (((int)prev_heap + incr) > ramend) {
  402526:	4420      	add	r0, r4
		heap = (unsigned char *)&_end;
  402528:	6014      	str	r4, [r2, #0]
	if (((int)prev_heap + incr) > ramend) {
  40252a:	4281      	cmp	r1, r0
  40252c:	db04      	blt.n	402538 <_sbrk+0x30>
	heap += incr;
  40252e:	6010      	str	r0, [r2, #0]
	return (caddr_t) prev_heap;
  402530:	4620      	mov	r0, r4
}
  402532:	f85d 4b04 	ldr.w	r4, [sp], #4
  402536:	4770      	bx	lr
		return (caddr_t) -1;	
  402538:	f04f 30ff 	mov.w	r0, #4294967295
  40253c:	e7f9      	b.n	402532 <_sbrk+0x2a>
  40253e:	bf00      	nop
  402540:	2041c110 	.word	0x2041c110
  402544:	2045fffc 	.word	0x2045fffc
  402548:	2044cab8 	.word	0x2044cab8

0040254c <_close>:
}

extern int _close(int file)
{
	return -1;
}
  40254c:	f04f 30ff 	mov.w	r0, #4294967295
  402550:	4770      	bx	lr
  402552:	bf00      	nop

00402554 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  402554:	f44f 5300 	mov.w	r3, #8192	; 0x2000

	return 0;
}
  402558:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
  40255a:	604b      	str	r3, [r1, #4]
}
  40255c:	4770      	bx	lr
  40255e:	bf00      	nop

00402560 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  402560:	2001      	movs	r0, #1
  402562:	4770      	bx	lr

00402564 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  402564:	2000      	movs	r0, #0
  402566:	4770      	bx	lr

00402568 <USART1_Handler>:
volatile uint32_t uart_cnt = 0;
volatile uint32_t waiting_for_button_press = 0;
volatile bool chord_harmonies[9] = {false, false, false, false, false, false, false, false, false}; // last one is autotune  
volatile uint32_t prev_midi_status = 0; 
void USART_SERIAL_ISR_HANDLER(void)
{
  402568:	b538      	push	{r3, r4, r5, lr}
	
	uint32_t dw_status = usart_get_status(USART_SERIAL);
  40256a:	48ce      	ldr	r0, [pc, #824]	; (4028a4 <USART1_Handler+0x33c>)
  40256c:	4bce      	ldr	r3, [pc, #824]	; (4028a8 <USART1_Handler+0x340>)
  40256e:	4798      	blx	r3
	if (dw_status & US_CSR_RXRDY) {
  402570:	07c3      	lsls	r3, r0, #31
  402572:	d400      	bmi.n	402576 <USART1_Handler+0xe>
  402574:	bd38      	pop	{r3, r4, r5, pc}
		usart_read(USART_SERIAL, (uint32_t *)&received_bytes[uart_cnt++]);
  402576:	4ccd      	ldr	r4, [pc, #820]	; (4028ac <USART1_Handler+0x344>)
  402578:	4dcd      	ldr	r5, [pc, #820]	; (4028b0 <USART1_Handler+0x348>)
  40257a:	6821      	ldr	r1, [r4, #0]
  40257c:	4bcd      	ldr	r3, [pc, #820]	; (4028b4 <USART1_Handler+0x34c>)
  40257e:	1c4a      	adds	r2, r1, #1
  402580:	48c8      	ldr	r0, [pc, #800]	; (4028a4 <USART1_Handler+0x33c>)
  402582:	eb05 0181 	add.w	r1, r5, r1, lsl #2
  402586:	6022      	str	r2, [r4, #0]
  402588:	4798      	blx	r3
			68 Ab
			69 A  
			70 Bb
			71 B
		*/ 
		if (received_bytes[0] == CH_BUTTON && uart_cnt == 2 && prev_midi_status == 176)
  40258a:	682b      	ldr	r3, [r5, #0]
  40258c:	2bc0      	cmp	r3, #192	; 0xc0
  40258e:	f000 80cd 	beq.w	40272c <USART1_Handler+0x1c4>
		{
			uart_cnt = 0; 
			uint32_t *data1 = (uint32_t *)&received_bytes[1];
			chord_harmonies[*data1] = !chord_harmonies[*data1];
		}
		else if (uart_cnt == 3)
  402592:	6823      	ldr	r3, [r4, #0]
  402594:	2b03      	cmp	r3, #3
  402596:	d1ed      	bne.n	402574 <USART1_Handler+0xc>
		{
			uart_cnt = 0; 
			uint32_t *message = (uint32_t *)&received_bytes[0]; 
			uint32_t *data1 = (uint32_t *)&received_bytes[1]; 
			uint32_t *data2 = (uint32_t *)&received_bytes[2];
			prev_midi_status = *message;  
  402598:	682a      	ldr	r2, [r5, #0]
			uart_cnt = 0; 
  40259a:	2100      	movs	r1, #0
			prev_midi_status = *message;  
  40259c:	48c6      	ldr	r0, [pc, #792]	; (4028b8 <USART1_Handler+0x350>)
			if (*message == 255 && *data1 == 255 && *data2 == 255)
  40259e:	2aff      	cmp	r2, #255	; 0xff
			uart_cnt = 0; 
  4025a0:	6021      	str	r1, [r4, #0]
			prev_midi_status = *message;  
  4025a2:	6002      	str	r2, [r0, #0]
			if (*message == 255 && *data1 == 255 && *data2 == 255)
  4025a4:	f000 81c8 	beq.w	402938 <USART1_Handler+0x3d0>
			}
			else if (*message == 255 && *data1 == 255)
			{
				key_root = *data2; 
			}
			else if (*message == NOTE_ON)
  4025a8:	2a90      	cmp	r2, #144	; 0x90
  4025aa:	f000 81cf 	beq.w	40294c <USART1_Handler+0x3e4>
						harmony_list[i].idx = *data1; 
						break; 
					}
				}
			}
			else if (*message == NOTE_OFF)
  4025ae:	2a80      	cmp	r2, #128	; 0x80
  4025b0:	f000 80ce 	beq.w	402750 <USART1_Handler+0x1e8>
						harmony_list[i].active = false; 
						break; 
					}
				}
			}
			else if (*message == SLIDER) 
  4025b4:	2ab0      	cmp	r2, #176	; 0xb0
  4025b6:	f040 8201 	bne.w	4029bc <USART1_Handler+0x454>
			{
				switch(*data1)
  4025ba:	686b      	ldr	r3, [r5, #4]
  4025bc:	3b05      	subs	r3, #5
  4025be:	2b58      	cmp	r3, #88	; 0x58
  4025c0:	d8d8      	bhi.n	402574 <USART1_Handler+0xc>
  4025c2:	a201      	add	r2, pc, #4	; (adr r2, 4025c8 <USART1_Handler+0x60>)
  4025c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4025c8:	00402921 	.word	0x00402921
  4025cc:	00402575 	.word	0x00402575
  4025d0:	00402905 	.word	0x00402905
  4025d4:	00402575 	.word	0x00402575
  4025d8:	00402575 	.word	0x00402575
  4025dc:	00402575 	.word	0x00402575
  4025e0:	00402575 	.word	0x00402575
  4025e4:	00402575 	.word	0x00402575
  4025e8:	00402575 	.word	0x00402575
  4025ec:	00402575 	.word	0x00402575
  4025f0:	00402575 	.word	0x00402575
  4025f4:	00402575 	.word	0x00402575
  4025f8:	00402575 	.word	0x00402575
  4025fc:	00402575 	.word	0x00402575
  402600:	00402575 	.word	0x00402575
  402604:	00402575 	.word	0x00402575
  402608:	00402575 	.word	0x00402575
  40260c:	00402575 	.word	0x00402575
  402610:	00402575 	.word	0x00402575
  402614:	00402575 	.word	0x00402575
  402618:	00402575 	.word	0x00402575
  40261c:	00402575 	.word	0x00402575
  402620:	00402575 	.word	0x00402575
  402624:	00402575 	.word	0x00402575
  402628:	00402575 	.word	0x00402575
  40262c:	00402575 	.word	0x00402575
  402630:	00402575 	.word	0x00402575
  402634:	00402575 	.word	0x00402575
  402638:	00402575 	.word	0x00402575
  40263c:	00402575 	.word	0x00402575
  402640:	00402575 	.word	0x00402575
  402644:	00402575 	.word	0x00402575
  402648:	00402575 	.word	0x00402575
  40264c:	00402575 	.word	0x00402575
  402650:	00402575 	.word	0x00402575
  402654:	00402575 	.word	0x00402575
  402658:	00402575 	.word	0x00402575
  40265c:	00402575 	.word	0x00402575
  402660:	00402575 	.word	0x00402575
  402664:	00402575 	.word	0x00402575
  402668:	00402575 	.word	0x00402575
  40266c:	00402575 	.word	0x00402575
  402670:	00402575 	.word	0x00402575
  402674:	00402575 	.word	0x00402575
  402678:	00402575 	.word	0x00402575
  40267c:	00402575 	.word	0x00402575
  402680:	00402575 	.word	0x00402575
  402684:	00402575 	.word	0x00402575
  402688:	00402575 	.word	0x00402575
  40268c:	00402575 	.word	0x00402575
  402690:	00402575 	.word	0x00402575
  402694:	00402575 	.word	0x00402575
  402698:	00402575 	.word	0x00402575
  40269c:	00402575 	.word	0x00402575
  4026a0:	00402575 	.word	0x00402575
  4026a4:	00402575 	.word	0x00402575
  4026a8:	00402575 	.word	0x00402575
  4026ac:	00402575 	.word	0x00402575
  4026b0:	00402575 	.word	0x00402575
  4026b4:	00402575 	.word	0x00402575
  4026b8:	00402575 	.word	0x00402575
  4026bc:	00402575 	.word	0x00402575
  4026c0:	00402575 	.word	0x00402575
  4026c4:	00402575 	.word	0x00402575
  4026c8:	00402575 	.word	0x00402575
  4026cc:	00402575 	.word	0x00402575
  4026d0:	00402883 	.word	0x00402883
  4026d4:	00402837 	.word	0x00402837
  4026d8:	0040281f 	.word	0x0040281f
  4026dc:	00402807 	.word	0x00402807
  4026e0:	00402575 	.word	0x00402575
  4026e4:	00402575 	.word	0x00402575
  4026e8:	00402575 	.word	0x00402575
  4026ec:	00402575 	.word	0x00402575
  4026f0:	00402575 	.word	0x00402575
  4026f4:	00402575 	.word	0x00402575
  4026f8:	00402575 	.word	0x00402575
  4026fc:	00402575 	.word	0x00402575
  402700:	00402575 	.word	0x00402575
  402704:	004027ef 	.word	0x004027ef
  402708:	00402575 	.word	0x00402575
  40270c:	00402575 	.word	0x00402575
  402710:	00402575 	.word	0x00402575
  402714:	00402575 	.word	0x00402575
  402718:	00402575 	.word	0x00402575
  40271c:	00402575 	.word	0x00402575
  402720:	0040286b 	.word	0x0040286b
  402724:	00402575 	.word	0x00402575
  402728:	0040284f 	.word	0x0040284f
		if (received_bytes[0] == CH_BUTTON && uart_cnt == 2 && prev_midi_status == 176)
  40272c:	6823      	ldr	r3, [r4, #0]
  40272e:	2b02      	cmp	r3, #2
  402730:	f47f af2f 	bne.w	402592 <USART1_Handler+0x2a>
  402734:	4b60      	ldr	r3, [pc, #384]	; (4028b8 <USART1_Handler+0x350>)
  402736:	681b      	ldr	r3, [r3, #0]
  402738:	2bb0      	cmp	r3, #176	; 0xb0
  40273a:	f47f af2a 	bne.w	402592 <USART1_Handler+0x2a>
			chord_harmonies[*data1] = !chord_harmonies[*data1];
  40273e:	686a      	ldr	r2, [r5, #4]
			uart_cnt = 0; 
  402740:	2300      	movs	r3, #0
			chord_harmonies[*data1] = !chord_harmonies[*data1];
  402742:	495e      	ldr	r1, [pc, #376]	; (4028bc <USART1_Handler+0x354>)
			uart_cnt = 0; 
  402744:	6023      	str	r3, [r4, #0]
			chord_harmonies[*data1] = !chord_harmonies[*data1];
  402746:	5c8b      	ldrb	r3, [r1, r2]
  402748:	f083 0301 	eor.w	r3, r3, #1
  40274c:	548b      	strb	r3, [r1, r2]
		{
  40274e:	bd38      	pop	{r3, r4, r5, pc}
					if (harmony_list[i].active == true && harmony_list[i].idx == *data1)
  402750:	4a5b      	ldr	r2, [pc, #364]	; (4028c0 <USART1_Handler+0x358>)
  402752:	686b      	ldr	r3, [r5, #4]
  402754:	7a10      	ldrb	r0, [r2, #8]
  402756:	b110      	cbz	r0, 40275e <USART1_Handler+0x1f6>
  402758:	6850      	ldr	r0, [r2, #4]
  40275a:	4283      	cmp	r3, r0
  40275c:	d040      	beq.n	4027e0 <USART1_Handler+0x278>
  40275e:	7d11      	ldrb	r1, [r2, #20]
  402760:	b119      	cbz	r1, 40276a <USART1_Handler+0x202>
  402762:	6911      	ldr	r1, [r2, #16]
  402764:	428b      	cmp	r3, r1
  402766:	f000 814e 	beq.w	402a06 <USART1_Handler+0x49e>
  40276a:	f892 1020 	ldrb.w	r1, [r2, #32]
  40276e:	b119      	cbz	r1, 402778 <USART1_Handler+0x210>
  402770:	69d1      	ldr	r1, [r2, #28]
  402772:	428b      	cmp	r3, r1
  402774:	f000 8149 	beq.w	402a0a <USART1_Handler+0x4a2>
  402778:	f892 102c 	ldrb.w	r1, [r2, #44]	; 0x2c
  40277c:	b119      	cbz	r1, 402786 <USART1_Handler+0x21e>
  40277e:	6a91      	ldr	r1, [r2, #40]	; 0x28
  402780:	428b      	cmp	r3, r1
  402782:	f000 8144 	beq.w	402a0e <USART1_Handler+0x4a6>
  402786:	f892 1038 	ldrb.w	r1, [r2, #56]	; 0x38
  40278a:	b119      	cbz	r1, 402794 <USART1_Handler+0x22c>
  40278c:	6b51      	ldr	r1, [r2, #52]	; 0x34
  40278e:	428b      	cmp	r3, r1
  402790:	f000 8141 	beq.w	402a16 <USART1_Handler+0x4ae>
  402794:	f892 1044 	ldrb.w	r1, [r2, #68]	; 0x44
  402798:	b119      	cbz	r1, 4027a2 <USART1_Handler+0x23a>
  40279a:	6c11      	ldr	r1, [r2, #64]	; 0x40
  40279c:	428b      	cmp	r3, r1
  40279e:	f000 813c 	beq.w	402a1a <USART1_Handler+0x4b2>
  4027a2:	f892 1050 	ldrb.w	r1, [r2, #80]	; 0x50
  4027a6:	b119      	cbz	r1, 4027b0 <USART1_Handler+0x248>
  4027a8:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
  4027aa:	428b      	cmp	r3, r1
  4027ac:	f000 8137 	beq.w	402a1e <USART1_Handler+0x4b6>
  4027b0:	f892 105c 	ldrb.w	r1, [r2, #92]	; 0x5c
  4027b4:	b119      	cbz	r1, 4027be <USART1_Handler+0x256>
  4027b6:	6d91      	ldr	r1, [r2, #88]	; 0x58
  4027b8:	428b      	cmp	r3, r1
  4027ba:	f000 8132 	beq.w	402a22 <USART1_Handler+0x4ba>
  4027be:	f892 1068 	ldrb.w	r1, [r2, #104]	; 0x68
  4027c2:	b119      	cbz	r1, 4027cc <USART1_Handler+0x264>
  4027c4:	6e51      	ldr	r1, [r2, #100]	; 0x64
  4027c6:	428b      	cmp	r3, r1
  4027c8:	f000 8123 	beq.w	402a12 <USART1_Handler+0x4aa>
  4027cc:	f892 1074 	ldrb.w	r1, [r2, #116]	; 0x74
  4027d0:	2900      	cmp	r1, #0
  4027d2:	f43f aecf 	beq.w	402574 <USART1_Handler+0xc>
  4027d6:	6f11      	ldr	r1, [r2, #112]	; 0x70
  4027d8:	4299      	cmp	r1, r3
  4027da:	f47f aecb 	bne.w	402574 <USART1_Handler+0xc>
				for (int i = 0; i < MAX_NUM_KEYS_HARMONIES; i++)
  4027de:	2109      	movs	r1, #9
						harmony_list[i].active = false; 
  4027e0:	eb01 0141 	add.w	r1, r1, r1, lsl #1
  4027e4:	2000      	movs	r0, #0
  4027e6:	eb02 0381 	add.w	r3, r2, r1, lsl #2
  4027ea:	7218      	strb	r0, [r3, #8]
						break; 
  4027ec:	bd38      	pop	{r3, r4, r5, pc}
				{
					case DRY_VOLUME_CH: 
						dry_volume = 0.1f + 0.9f*(float)*data2 / 127.0f; break; 
					case HARM_VOLUME_CH: 
						harm_volume = (float)*data2 / 127.0f; break; 
  4027ee:	edd5 7a02 	vldr	s15, [r5, #8]
  4027f2:	ed9f 7a34 	vldr	s14, [pc, #208]	; 4028c4 <USART1_Handler+0x35c>
  4027f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
  4027fa:	4b33      	ldr	r3, [pc, #204]	; (4028c8 <USART1_Handler+0x360>)
  4027fc:	ee67 7a87 	vmul.f32	s15, s15, s14
  402800:	edc3 7a00 	vstr	s15, [r3]
  402804:	bd38      	pop	{r3, r4, r5, pc}
					case DELAY_FEEDBACK_CH: 
						delay_feedback = 0.8f * (float)*data2 / 127.0f; break;
					case DELAY_SPEED_CH: 
						delay_speed = 16200 - 14000 * (float)*data2 / 127.0f; break; 
					case DELAY_VOLUME_CH: 
						delay_volume = 0.7f * (float)*data2 / 127.0f; break; 
  402806:	edd5 7a02 	vldr	s15, [r5, #8]
  40280a:	ed9f 7a30 	vldr	s14, [pc, #192]	; 4028cc <USART1_Handler+0x364>
  40280e:	eef8 7a67 	vcvt.f32.u32	s15, s15
  402812:	4b2f      	ldr	r3, [pc, #188]	; (4028d0 <USART1_Handler+0x368>)
  402814:	ee67 7a87 	vmul.f32	s15, s15, s14
  402818:	edc3 7a00 	vstr	s15, [r3]
  40281c:	bd38      	pop	{r3, r4, r5, pc}
						chorus_volume = (float)*data2 / 127.0f; break;
  40281e:	edd5 7a02 	vldr	s15, [r5, #8]
  402822:	ed9f 7a28 	vldr	s14, [pc, #160]	; 4028c4 <USART1_Handler+0x35c>
  402826:	eef8 7a67 	vcvt.f32.u32	s15, s15
  40282a:	4b2a      	ldr	r3, [pc, #168]	; (4028d4 <USART1_Handler+0x36c>)
  40282c:	ee67 7a87 	vmul.f32	s15, s15, s14
  402830:	edc3 7a00 	vstr	s15, [r3]
  402834:	bd38      	pop	{r3, r4, r5, pc}
						reverb_volume = (float)*data2 / 127.0f; break; 
  402836:	edd5 7a02 	vldr	s15, [r5, #8]
  40283a:	ed9f 7a22 	vldr	s14, [pc, #136]	; 4028c4 <USART1_Handler+0x35c>
  40283e:	eef8 7a67 	vcvt.f32.u32	s15, s15
  402842:	4b25      	ldr	r3, [pc, #148]	; (4028d8 <USART1_Handler+0x370>)
  402844:	ee67 7a87 	vmul.f32	s15, s15, s14
  402848:	edc3 7a00 	vstr	s15, [r3]
  40284c:	bd38      	pop	{r3, r4, r5, pc}
						chorus_speed = 0.05f + 2.0f*(float)*data2 / 127.0f; break;
  40284e:	ed95 7a02 	vldr	s14, [r5, #8]
  402852:	eddf 6a22 	vldr	s13, [pc, #136]	; 4028dc <USART1_Handler+0x374>
  402856:	eeb8 7a47 	vcvt.f32.u32	s14, s14
  40285a:	eddf 7a21 	vldr	s15, [pc, #132]	; 4028e0 <USART1_Handler+0x378>
  40285e:	4b21      	ldr	r3, [pc, #132]	; (4028e4 <USART1_Handler+0x37c>)
  402860:	eee7 7a26 	vfma.f32	s15, s14, s13
  402864:	edc3 7a00 	vstr	s15, [r3]
  402868:	bd38      	pop	{r3, r4, r5, pc}
						delay_feedback = 0.8f * (float)*data2 / 127.0f; break;
  40286a:	edd5 7a02 	vldr	s15, [r5, #8]
  40286e:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 4028e8 <USART1_Handler+0x380>
  402872:	eef8 7a67 	vcvt.f32.u32	s15, s15
  402876:	4b1d      	ldr	r3, [pc, #116]	; (4028ec <USART1_Handler+0x384>)
  402878:	ee67 7a87 	vmul.f32	s15, s15, s14
  40287c:	edc3 7a00 	vstr	s15, [r3]
  402880:	bd38      	pop	{r3, r4, r5, pc}
						delay_speed = 16200 - 14000 * (float)*data2 / 127.0f; break; 
  402882:	ed95 7a02 	vldr	s14, [r5, #8]
  402886:	eddf 6a1a 	vldr	s13, [pc, #104]	; 4028f0 <USART1_Handler+0x388>
  40288a:	eeb8 7a47 	vcvt.f32.u32	s14, s14
  40288e:	eddf 7a19 	vldr	s15, [pc, #100]	; 4028f4 <USART1_Handler+0x38c>
  402892:	4b19      	ldr	r3, [pc, #100]	; (4028f8 <USART1_Handler+0x390>)
  402894:	eee7 7a66 	vfms.f32	s15, s14, s13
  402898:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  40289c:	edc3 7a00 	vstr	s15, [r3]
  4028a0:	bd38      	pop	{r3, r4, r5, pc}
  4028a2:	bf00      	nop
  4028a4:	40028000 	.word	0x40028000
  4028a8:	00401659 	.word	0x00401659
  4028ac:	20445008 	.word	0x20445008
  4028b0:	2044a80c 	.word	0x2044a80c
  4028b4:	00401675 	.word	0x00401675
  4028b8:	20445000 	.word	0x20445000
  4028bc:	2041c114 	.word	0x2041c114
  4028c0:	2044a818 	.word	0x2044a818
  4028c4:	3c010204 	.word	0x3c010204
  4028c8:	2040003c 	.word	0x2040003c
  4028cc:	3bb49c6c 	.word	0x3bb49c6c
  4028d0:	20430000 	.word	0x20430000
  4028d4:	2041c120 	.word	0x2041c120
  4028d8:	20445004 	.word	0x20445004
  4028dc:	3c810204 	.word	0x3c810204
  4028e0:	3d4ccccd 	.word	0x3d4ccccd
  4028e4:	2040002c 	.word	0x2040002c
  4028e8:	3bce69a0 	.word	0x3bce69a0
  4028ec:	20400030 	.word	0x20400030
  4028f0:	42dc78f2 	.word	0x42dc78f2
  4028f4:	467d2000 	.word	0x467d2000
  4028f8:	20400034 	.word	0x20400034
  4028fc:	3be836d4 	.word	0x3be836d4
  402900:	3dcccccd 	.word	0x3dcccccd
						dry_volume = 0.1f + 0.9f*(float)*data2 / 127.0f; break; 
  402904:	ed95 7a02 	vldr	s14, [r5, #8]
  402908:	ed5f 6a04 	vldr	s13, [pc, #-16]	; 4028fc <USART1_Handler+0x394>
  40290c:	eeb8 7a47 	vcvt.f32.u32	s14, s14
  402910:	ed5f 7a05 	vldr	s15, [pc, #-20]	; 402900 <USART1_Handler+0x398>
  402914:	4b44      	ldr	r3, [pc, #272]	; (402a28 <USART1_Handler+0x4c0>)
  402916:	eee7 7a26 	vfma.f32	s15, s14, s13
  40291a:	edc3 7a00 	vstr	s15, [r3]
  40291e:	bd38      	pop	{r3, r4, r5, pc}
						master_volume = MASTER_VOL_BASE*(float)*data2 / 127.0f; break; 
  402920:	edd5 7a02 	vldr	s15, [r5, #8]
  402924:	ed9f 7a41 	vldr	s14, [pc, #260]	; 402a2c <USART1_Handler+0x4c4>
  402928:	eef8 7a67 	vcvt.f32.u32	s15, s15
  40292c:	4b40      	ldr	r3, [pc, #256]	; (402a30 <USART1_Handler+0x4c8>)
  40292e:	ee67 7a87 	vmul.f32	s15, s15, s14
  402932:	edc3 7a00 	vstr	s15, [r3]
  402936:	bd38      	pop	{r3, r4, r5, pc}
			if (*message == 255 && *data1 == 255 && *data2 == 255)
  402938:	686b      	ldr	r3, [r5, #4]
  40293a:	2bff      	cmp	r3, #255	; 0xff
  40293c:	f47f ae1a 	bne.w	402574 <USART1_Handler+0xc>
  402940:	68ab      	ldr	r3, [r5, #8]
  402942:	2bff      	cmp	r3, #255	; 0xff
  402944:	d041      	beq.n	4029ca <USART1_Handler+0x462>
				key_root = *data2; 
  402946:	4a3b      	ldr	r2, [pc, #236]	; (402a34 <USART1_Handler+0x4cc>)
  402948:	6013      	str	r3, [r2, #0]
  40294a:	e613      	b.n	402574 <USART1_Handler+0xc>
					if (harmony_list[i].active == false)
  40294c:	4a3a      	ldr	r2, [pc, #232]	; (402a38 <USART1_Handler+0x4d0>)
  40294e:	7a11      	ldrb	r1, [r2, #8]
  402950:	f001 00ff 	and.w	r0, r1, #255	; 0xff
  402954:	2900      	cmp	r1, #0
  402956:	d046      	beq.n	4029e6 <USART1_Handler+0x47e>
  402958:	7d11      	ldrb	r1, [r2, #20]
  40295a:	2900      	cmp	r1, #0
  40295c:	d045      	beq.n	4029ea <USART1_Handler+0x482>
  40295e:	f892 1020 	ldrb.w	r1, [r2, #32]
  402962:	2900      	cmp	r1, #0
  402964:	d043      	beq.n	4029ee <USART1_Handler+0x486>
  402966:	f892 102c 	ldrb.w	r1, [r2, #44]	; 0x2c
  40296a:	b1c9      	cbz	r1, 4029a0 <USART1_Handler+0x438>
  40296c:	f892 3038 	ldrb.w	r3, [r2, #56]	; 0x38
  402970:	2b00      	cmp	r3, #0
  402972:	d03e      	beq.n	4029f2 <USART1_Handler+0x48a>
  402974:	f892 3044 	ldrb.w	r3, [r2, #68]	; 0x44
  402978:	2b00      	cmp	r3, #0
  40297a:	d03c      	beq.n	4029f6 <USART1_Handler+0x48e>
  40297c:	f892 3050 	ldrb.w	r3, [r2, #80]	; 0x50
  402980:	2b00      	cmp	r3, #0
  402982:	d03a      	beq.n	4029fa <USART1_Handler+0x492>
  402984:	f892 305c 	ldrb.w	r3, [r2, #92]	; 0x5c
  402988:	2b00      	cmp	r3, #0
  40298a:	d03a      	beq.n	402a02 <USART1_Handler+0x49a>
  40298c:	f892 3068 	ldrb.w	r3, [r2, #104]	; 0x68
  402990:	2b00      	cmp	r3, #0
  402992:	d034      	beq.n	4029fe <USART1_Handler+0x496>
  402994:	f892 3074 	ldrb.w	r3, [r2, #116]	; 0x74
  402998:	2b00      	cmp	r3, #0
  40299a:	f47f adeb 	bne.w	402574 <USART1_Handler+0xc>
				for(int i = 0; i < MAX_NUM_KEYS_HARMONIES; i++)
  40299e:	2309      	movs	r3, #9
						harmony_list[i].freq = midi_note_frequencies[*data1]; 
  4029a0:	6868      	ldr	r0, [r5, #4]
						harmony_list[i].active = true; 
  4029a2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
						harmony_list[i].freq = midi_note_frequencies[*data1]; 
  4029a6:	4925      	ldr	r1, [pc, #148]	; (402a3c <USART1_Handler+0x4d4>)
						harmony_list[i].active = true; 
  4029a8:	2401      	movs	r4, #1
  4029aa:	eb02 0383 	add.w	r3, r2, r3, lsl #2
						harmony_list[i].freq = midi_note_frequencies[*data1]; 
  4029ae:	eb01 0280 	add.w	r2, r1, r0, lsl #2
						harmony_list[i].active = true; 
  4029b2:	721c      	strb	r4, [r3, #8]
						harmony_list[i].freq = midi_note_frequencies[*data1]; 
  4029b4:	6812      	ldr	r2, [r2, #0]
  4029b6:	601a      	str	r2, [r3, #0]
						harmony_list[i].idx = *data1; 
  4029b8:	6058      	str	r0, [r3, #4]
						break; 
  4029ba:	bd38      	pop	{r3, r4, r5, pc}
					default: break; 
				}
			}
			else if (*message == PITCH_WHEEL)
  4029bc:	2ae0      	cmp	r2, #224	; 0xe0
  4029be:	f47f add9 	bne.w	402574 <USART1_Handler+0xc>
			{
				pitch_bend = *data2; 
  4029c2:	68aa      	ldr	r2, [r5, #8]
  4029c4:	4b1e      	ldr	r3, [pc, #120]	; (402a40 <USART1_Handler+0x4d8>)
  4029c6:	601a      	str	r2, [r3, #0]
			}
		} 
	}
}
  4029c8:	bd38      	pop	{r3, r4, r5, pc}
					chord_harmonies[i] = false; 
  4029ca:	4b1e      	ldr	r3, [pc, #120]	; (402a44 <USART1_Handler+0x4dc>)
				key_root = KEY_OF_E; 
  4029cc:	2040      	movs	r0, #64	; 0x40
  4029ce:	4a19      	ldr	r2, [pc, #100]	; (402a34 <USART1_Handler+0x4cc>)
					chord_harmonies[i] = false; 
  4029d0:	7019      	strb	r1, [r3, #0]
  4029d2:	7059      	strb	r1, [r3, #1]
  4029d4:	7099      	strb	r1, [r3, #2]
  4029d6:	70d9      	strb	r1, [r3, #3]
  4029d8:	7119      	strb	r1, [r3, #4]
  4029da:	7159      	strb	r1, [r3, #5]
  4029dc:	7199      	strb	r1, [r3, #6]
  4029de:	71d9      	strb	r1, [r3, #7]
  4029e0:	7219      	strb	r1, [r3, #8]
				key_root = KEY_OF_E; 
  4029e2:	6010      	str	r0, [r2, #0]
  4029e4:	bd38      	pop	{r3, r4, r5, pc}
					if (harmony_list[i].active == false)
  4029e6:	4603      	mov	r3, r0
  4029e8:	e7da      	b.n	4029a0 <USART1_Handler+0x438>
				for(int i = 0; i < MAX_NUM_KEYS_HARMONIES; i++)
  4029ea:	2301      	movs	r3, #1
  4029ec:	e7d8      	b.n	4029a0 <USART1_Handler+0x438>
  4029ee:	2302      	movs	r3, #2
  4029f0:	e7d6      	b.n	4029a0 <USART1_Handler+0x438>
  4029f2:	2304      	movs	r3, #4
  4029f4:	e7d4      	b.n	4029a0 <USART1_Handler+0x438>
  4029f6:	2305      	movs	r3, #5
  4029f8:	e7d2      	b.n	4029a0 <USART1_Handler+0x438>
  4029fa:	2306      	movs	r3, #6
  4029fc:	e7d0      	b.n	4029a0 <USART1_Handler+0x438>
  4029fe:	2308      	movs	r3, #8
  402a00:	e7ce      	b.n	4029a0 <USART1_Handler+0x438>
  402a02:	2307      	movs	r3, #7
  402a04:	e7cc      	b.n	4029a0 <USART1_Handler+0x438>
				for (int i = 0; i < MAX_NUM_KEYS_HARMONIES; i++)
  402a06:	2101      	movs	r1, #1
  402a08:	e6ea      	b.n	4027e0 <USART1_Handler+0x278>
  402a0a:	2102      	movs	r1, #2
  402a0c:	e6e8      	b.n	4027e0 <USART1_Handler+0x278>
  402a0e:	2103      	movs	r1, #3
  402a10:	e6e6      	b.n	4027e0 <USART1_Handler+0x278>
  402a12:	2108      	movs	r1, #8
  402a14:	e6e4      	b.n	4027e0 <USART1_Handler+0x278>
  402a16:	2104      	movs	r1, #4
  402a18:	e6e2      	b.n	4027e0 <USART1_Handler+0x278>
  402a1a:	2105      	movs	r1, #5
  402a1c:	e6e0      	b.n	4027e0 <USART1_Handler+0x278>
  402a1e:	2106      	movs	r1, #6
  402a20:	e6de      	b.n	4027e0 <USART1_Handler+0x278>
  402a22:	2107      	movs	r1, #7
  402a24:	e6dc      	b.n	4027e0 <USART1_Handler+0x278>
  402a26:	bf00      	nop
  402a28:	20400038 	.word	0x20400038
  402a2c:	3b9acf38 	.word	0x3b9acf38
  402a30:	20400044 	.word	0x20400044
  402a34:	20400040 	.word	0x20400040
  402a38:	2044a818 	.word	0x2044a818
  402a3c:	00407660 	.word	0x00407660
  402a40:	20400048 	.word	0x20400048
  402a44:	2041c114 	.word	0x2041c114

00402a48 <main>:

// uncomment to communicate to pc console over uart for debug 
//#define USING_CONSOLE

int main(void)
{
  402a48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	sysclk_init();
  402a4c:	4b6c      	ldr	r3, [pc, #432]	; (402c00 <main+0x1b8>)

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
	usart_settings.char_length = opt->charlength;
	usart_settings.parity_type = opt->paritytype;
	usart_settings.stop_bits= opt->stopbits;
  402a4e:	2400      	movs	r4, #0
	usart_settings.baudrate = opt->baudrate;
  402a50:	f44f 35e1 	mov.w	r5, #115200	; 0x1c200
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  402a54:	4f6b      	ldr	r7, [pc, #428]	; (402c04 <main+0x1bc>)
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  402a56:	f44f 4680 	mov.w	r6, #16384	; 0x4000
	} 
	uint32_t circ_buf_idx = 0; 
	float closest_note_freq = 0; 
	uint32_t closest_note_number = 0; 
	float desired_pitch; 
	uint32_t sin_cnt = 0; 
  402a5a:	46a2      	mov	sl, r4
  402a5c:	f8df 91e4 	ldr.w	r9, [pc, #484]	; 402c44 <main+0x1fc>
  402a60:	f8df b208 	ldr.w	fp, [pc, #520]	; 402c6c <main+0x224>
{
  402a64:	ed2d 8b06 	vpush	{d8-d10}
  402a68:	b0bb      	sub	sp, #236	; 0xec
  402a6a:	eddf aa67 	vldr	s21, [pc, #412]	; 402c08 <main+0x1c0>
	sysclk_init();
  402a6e:	4798      	blx	r3
	board_init();
  402a70:	4b66      	ldr	r3, [pc, #408]	; (402c0c <main+0x1c4>)
  402a72:	4798      	blx	r3
	audio_init();
  402a74:	4b66      	ldr	r3, [pc, #408]	; (402c10 <main+0x1c8>)
  402a76:	4798      	blx	r3
	PSOLA_init(); 
  402a78:	4b66      	ldr	r3, [pc, #408]	; (402c14 <main+0x1cc>)
  402a7a:	4798      	blx	r3
	usart_settings.char_length = opt->charlength;
  402a7c:	21c0      	movs	r1, #192	; 0xc0
	usart_settings.parity_type = opt->paritytype;
  402a7e:	f44f 6200 	mov.w	r2, #2048	; 0x800
  402a82:	4b65      	ldr	r3, [pc, #404]	; (402c18 <main+0x1d0>)
	usart_settings.char_length = opt->charlength;
  402a84:	9127      	str	r1, [sp, #156]	; 0x9c
  402a86:	f06f 0101 	mvn.w	r1, #1
  402a8a:	200e      	movs	r0, #14
	usart_settings.baudrate = opt->baudrate;
  402a8c:	9526      	str	r5, [sp, #152]	; 0x98
	uint32_t sin_cnt = 0; 
  402a8e:	9405      	str	r4, [sp, #20]
  402a90:	9107      	str	r1, [sp, #28]
	usart_settings.parity_type = opt->paritytype;
  402a92:	9228      	str	r2, [sp, #160]	; 0xa0
	usart_settings.stop_bits= opt->stopbits;
  402a94:	9429      	str	r4, [sp, #164]	; 0xa4
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  402a96:	942a      	str	r4, [sp, #168]	; 0xa8
  402a98:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  402a9a:	ab26      	add	r3, sp, #152	; 0x98
  402a9c:	4a5f      	ldr	r2, [pc, #380]	; (402c1c <main+0x1d4>)
  402a9e:	4860      	ldr	r0, [pc, #384]	; (402c20 <main+0x1d8>)
  402aa0:	4619      	mov	r1, r3
  402aa2:	4b60      	ldr	r3, [pc, #384]	; (402c24 <main+0x1dc>)
  402aa4:	4798      	blx	r3
		usart_enable_tx(p_usart);
  402aa6:	485e      	ldr	r0, [pc, #376]	; (402c20 <main+0x1d8>)
  402aa8:	47b8      	blx	r7
		usart_enable_rx(p_usart);
  402aaa:	4d5f      	ldr	r5, [pc, #380]	; (402c28 <main+0x1e0>)
  402aac:	485c      	ldr	r0, [pc, #368]	; (402c20 <main+0x1d8>)
  402aae:	47a8      	blx	r5
	usart_enable_tx(USART_SERIAL);
  402ab0:	485b      	ldr	r0, [pc, #364]	; (402c20 <main+0x1d8>)
  402ab2:	47b8      	blx	r7
	usart_enable_rx(USART_SERIAL);
  402ab4:	485a      	ldr	r0, [pc, #360]	; (402c20 <main+0x1d8>)
  402ab6:	47a8      	blx	r5
	usart_enable_interrupt(USART_SERIAL, US_IER_RXRDY);
  402ab8:	2101      	movs	r1, #1
  402aba:	4859      	ldr	r0, [pc, #356]	; (402c20 <main+0x1d8>)
		harmony_list[i].freq = 0.0f; 
  402abc:	2500      	movs	r5, #0
	usart_enable_interrupt(USART_SERIAL, US_IER_RXRDY);
  402abe:	4b5b      	ldr	r3, [pc, #364]	; (402c2c <main+0x1e4>)
  402ac0:	4798      	blx	r3
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  402ac2:	4b5b      	ldr	r3, [pc, #364]	; (402c30 <main+0x1e8>)
  402ac4:	2240      	movs	r2, #64	; 0x40
	usart_write(USART_SERIAL, 0x30);
  402ac6:	2130      	movs	r1, #48	; 0x30
  402ac8:	4855      	ldr	r0, [pc, #340]	; (402c20 <main+0x1d8>)
  402aca:	f883 230e 	strb.w	r2, [r3, #782]	; 0x30e
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  402ace:	f8c3 6180 	str.w	r6, [r3, #384]	; 0x180
  402ad2:	4a58      	ldr	r2, [pc, #352]	; (402c34 <main+0x1ec>)
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  402ad4:	601e      	str	r6, [r3, #0]
  402ad6:	4790      	blx	r2
	float harmony_shifts[MAX_NUM_SHIFTS+1]; arm_fill_f32(1.0f, harmony_shifts, MAX_NUM_SHIFTS); 
  402ad8:	ab26      	add	r3, sp, #152	; 0x98
  402ada:	4f57      	ldr	r7, [pc, #348]	; (402c38 <main+0x1f0>)
  402adc:	2213      	movs	r2, #19
  402ade:	4619      	mov	r1, r3
		harmony_list[i].freq = 0.0f; 
  402ae0:	4b56      	ldr	r3, [pc, #344]	; (402c3c <main+0x1f4>)
	float harmony_shifts[MAX_NUM_SHIFTS+1]; arm_fill_f32(1.0f, harmony_shifts, MAX_NUM_SHIFTS); 
  402ae2:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
		harmony_list[i].freq = 0.0f; 
  402ae6:	601d      	str	r5, [r3, #0]
		harmony_list[i].idx = 0; 
  402ae8:	605c      	str	r4, [r3, #4]
		harmony_list[i].active = false; 
  402aea:	721c      	strb	r4, [r3, #8]
		harmony_list[i].freq = 0.0f; 
  402aec:	60dd      	str	r5, [r3, #12]
		harmony_list[i].idx = 0; 
  402aee:	611c      	str	r4, [r3, #16]
		harmony_list[i].active = false; 
  402af0:	751c      	strb	r4, [r3, #20]
		harmony_list[i].freq = 0.0f; 
  402af2:	619d      	str	r5, [r3, #24]
		harmony_list[i].idx = 0; 
  402af4:	61dc      	str	r4, [r3, #28]
		harmony_list[i].active = false; 
  402af6:	f883 4020 	strb.w	r4, [r3, #32]
		harmony_list[i].freq = 0.0f; 
  402afa:	625d      	str	r5, [r3, #36]	; 0x24
		harmony_list[i].idx = 0; 
  402afc:	629c      	str	r4, [r3, #40]	; 0x28
		harmony_list[i].active = false; 
  402afe:	f883 402c 	strb.w	r4, [r3, #44]	; 0x2c
		harmony_list[i].freq = 0.0f; 
  402b02:	631d      	str	r5, [r3, #48]	; 0x30
		harmony_list[i].idx = 0; 
  402b04:	635c      	str	r4, [r3, #52]	; 0x34
		harmony_list[i].active = false; 
  402b06:	f883 4038 	strb.w	r4, [r3, #56]	; 0x38
		harmony_list[i].freq = 0.0f; 
  402b0a:	63dd      	str	r5, [r3, #60]	; 0x3c
		harmony_list[i].idx = 0; 
  402b0c:	641c      	str	r4, [r3, #64]	; 0x40
		harmony_list[i].active = false; 
  402b0e:	f883 4044 	strb.w	r4, [r3, #68]	; 0x44
		harmony_list[i].freq = 0.0f; 
  402b12:	649d      	str	r5, [r3, #72]	; 0x48
		harmony_list[i].idx = 0; 
  402b14:	64dc      	str	r4, [r3, #76]	; 0x4c
		harmony_list[i].active = false; 
  402b16:	f883 4050 	strb.w	r4, [r3, #80]	; 0x50
		harmony_list[i].freq = 0.0f; 
  402b1a:	655d      	str	r5, [r3, #84]	; 0x54
		harmony_list[i].idx = 0; 
  402b1c:	659c      	str	r4, [r3, #88]	; 0x58
		harmony_list[i].active = false; 
  402b1e:	f883 405c 	strb.w	r4, [r3, #92]	; 0x5c
		harmony_list[i].freq = 0.0f; 
  402b22:	661d      	str	r5, [r3, #96]	; 0x60
		harmony_list[i].idx = 0; 
  402b24:	665c      	str	r4, [r3, #100]	; 0x64
		harmony_list[i].active = false; 
  402b26:	f883 4068 	strb.w	r4, [r3, #104]	; 0x68
		harmony_list[i].freq = 0.0f; 
  402b2a:	66dd      	str	r5, [r3, #108]	; 0x6c
		harmony_list[i].idx = 0; 
  402b2c:	671c      	str	r4, [r3, #112]	; 0x70
		harmony_list[i].active = false; 
  402b2e:	f883 4074 	strb.w	r4, [r3, #116]	; 0x74
	float harmony_shifts[MAX_NUM_SHIFTS+1]; arm_fill_f32(1.0f, harmony_shifts, MAX_NUM_SHIFTS); 
  402b32:	47b8      	blx	r7
	harmony_shifts[1] = END_OF_SHIFTS; 
  402b34:	4b42      	ldr	r3, [pc, #264]	; (402c40 <main+0x1f8>)
	harmony_shifts[0] = NO_SHIFT;
  402b36:	f04f 5e7e 	mov.w	lr, #1065353216	; 0x3f800000
	uint32_t chorus_delay; 
	arm_fill_f32(0.0f, dry_circ_buffer, CIRC_BUF_SIZE);
  402b3a:	4628      	mov	r0, r5
  402b3c:	4632      	mov	r2, r6
  402b3e:	4941      	ldr	r1, [pc, #260]	; (402c44 <main+0x1fc>)
		chord_freqs[i].freq = 0.0f; chord_freqs[i].active = false; 
  402b40:	9516      	str	r5, [sp, #88]	; 0x58
  402b42:	f88d 405c 	strb.w	r4, [sp, #92]	; 0x5c
  402b46:	9518      	str	r5, [sp, #96]	; 0x60
  402b48:	f88d 4064 	strb.w	r4, [sp, #100]	; 0x64
  402b4c:	951a      	str	r5, [sp, #104]	; 0x68
  402b4e:	f88d 406c 	strb.w	r4, [sp, #108]	; 0x6c
  402b52:	951c      	str	r5, [sp, #112]	; 0x70
  402b54:	f88d 4074 	strb.w	r4, [sp, #116]	; 0x74
  402b58:	951e      	str	r5, [sp, #120]	; 0x78
  402b5a:	f88d 407c 	strb.w	r4, [sp, #124]	; 0x7c
  402b5e:	9520      	str	r5, [sp, #128]	; 0x80
  402b60:	f88d 4084 	strb.w	r4, [sp, #132]	; 0x84
  402b64:	9522      	str	r5, [sp, #136]	; 0x88
  402b66:	f88d 408c 	strb.w	r4, [sp, #140]	; 0x8c
  402b6a:	9524      	str	r5, [sp, #144]	; 0x90
  402b6c:	f88d 4094 	strb.w	r4, [sp, #148]	; 0x94
	harmony_shifts[1] = END_OF_SHIFTS; 
  402b70:	9327      	str	r3, [sp, #156]	; 0x9c
	harmony_shifts[MAX_NUM_SHIFTS] = END_OF_SHIFTS; // should never change 
  402b72:	9339      	str	r3, [sp, #228]	; 0xe4
	harmony_shifts[0] = NO_SHIFT;
  402b74:	f8cd e098 	str.w	lr, [sp, #152]	; 0x98
	arm_fill_f32(0.0f, dry_circ_buffer, CIRC_BUF_SIZE);
  402b78:	47b8      	blx	r7
	arm_fill_f32(0.0f, delay_circ_buffer, CIRC_BUF_SIZE);
  402b7a:	4628      	mov	r0, r5
  402b7c:	4632      	mov	r2, r6
  402b7e:	4932      	ldr	r1, [pc, #200]	; (402c48 <main+0x200>)
	scale_t major[] = {W,W,H,W,W,W,H}; 
  402b80:	ad0f      	add	r5, sp, #60	; 0x3c
	arm_fill_f32(0.0f, delay_circ_buffer, CIRC_BUF_SIZE);
  402b82:	47b8      	blx	r7
  402b84:	9907      	ldr	r1, [sp, #28]
  402b86:	4b31      	ldr	r3, [pc, #196]	; (402c4c <main+0x204>)
	scale_t major[] = {W,W,H,W,W,W,H}; 
  402b88:	4c31      	ldr	r4, [pc, #196]	; (402c50 <main+0x208>)
  402b8a:	1acb      	subs	r3, r1, r3
  402b8c:	9307      	str	r3, [sp, #28]
  402b8e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
  402b90:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  402b92:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
	uint32_t harmony_steps[] = {2, 2, 1}; // third, fifth, sixth
  402b96:	340c      	adds	r4, #12
  402b98:	ab0c      	add	r3, sp, #48	; 0x30
	scale_t major[] = {W,W,H,W,W,W,H}; 
  402b9a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	uint32_t harmony_steps[] = {2, 2, 1}; // third, fifth, sixth
  402b9e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
  402ba2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	/*************** Application code variables end ***************/
	
	while(1)
	{
		if (dataReceived)
  402ba6:	4b2b      	ldr	r3, [pc, #172]	; (402c54 <main+0x20c>)
  402ba8:	781b      	ldrb	r3, [r3, #0]
  402baa:	2b00      	cmp	r3, #0
  402bac:	d0fb      	beq.n	402ba6 <main+0x15e>
		{	
			dataReceived = false; 
  402bae:	4a29      	ldr	r2, [pc, #164]	; (402c54 <main+0x20c>)
  402bb0:	2300      	movs	r3, #0
			
			// get pitch 
			inputPitch = computeWaveletPitch(processBuffer);
  402bb2:	4829      	ldr	r0, [pc, #164]	; (402c58 <main+0x210>)
	uint32_t hi = 127;
  402bb4:	257f      	movs	r5, #127	; 0x7f
			dataReceived = false; 
  402bb6:	7013      	strb	r3, [r2, #0]
			inputPitch = computeWaveletPitch(processBuffer);
  402bb8:	4b28      	ldr	r3, [pc, #160]	; (402c5c <main+0x214>)
  402bba:	4798      	blx	r3
  402bbc:	ee07 0a90 	vmov	s15, r0
  402bc0:	eddf 8a27 	vldr	s17, [pc, #156]	; 402c60 <main+0x218>
	uint32_t lo = 12; // lowest at C0
  402bc4:	220c      	movs	r2, #12
  402bc6:	fe87 8aaa 	vmaxnm.f32	s16, s15, s21
			inputPitch = computeWaveletPitch(processBuffer);
  402bca:	eddf 6a26 	vldr	s13, [pc, #152]	; 402c64 <main+0x21c>
  402bce:	eddf 7a26 	vldr	s15, [pc, #152]	; 402c68 <main+0x220>
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402bd2:	ee37 7ac8 	vsub.f32	s14, s15, s16
		mid = (hi + lo) >> 1;
  402bd6:	1953      	adds	r3, r2, r5
		d1 = Abs(midi_note_frequencies[mid] - frequency);
  402bd8:	ee76 7ac8 	vsub.f32	s15, s13, s16
		mid = (hi + lo) >> 1;
  402bdc:	085b      	lsrs	r3, r3, #1
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402bde:	eeb0 7ac7 	vabs.f32	s14, s14
		d1 = Abs(midi_note_frequencies[mid] - frequency);
  402be2:	eef0 7ae7 	vabs.f32	s15, s15
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402be6:	1c59      	adds	r1, r3, #1
  402be8:	eebc 7ac7 	vcvt.u32.f32	s14, s14
		d1 = Abs(midi_note_frequencies[mid] - frequency);
  402bec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
		if (d2 <= d1)
  402bf0:	ee17 0a10 	vmov	r0, s14
  402bf4:	ee17 4a90 	vmov	r4, s15
  402bf8:	42a0      	cmp	r0, r4
  402bfa:	d958      	bls.n	402cae <main+0x266>
  402bfc:	e3f1      	b.n	4033e2 <main+0x99a>
  402bfe:	bf00      	nop
  402c00:	004016c9 	.word	0x004016c9
  402c04:	00401645 	.word	0x00401645
  402c08:	42c80000 	.word	0x42c80000
  402c0c:	00401739 	.word	0x00401739
  402c10:	00400361 	.word	0x00400361
  402c14:	00400d21 	.word	0x00400d21
  402c18:	00402211 	.word	0x00402211
  402c1c:	08f0d180 	.word	0x08f0d180
  402c20:	40028000 	.word	0x40028000
  402c24:	004015a5 	.word	0x004015a5
  402c28:	0040164d 	.word	0x0040164d
  402c2c:	00401655 	.word	0x00401655
  402c30:	e000e100 	.word	0xe000e100
  402c34:	0040165d 	.word	0x0040165d
  402c38:	00403875 	.word	0x00403875
  402c3c:	2044a818 	.word	0x2044a818
  402c40:	bf800000 	.word	0xbf800000
  402c44:	20434000 	.word	0x20434000
  402c48:	20420000 	.word	0x20420000
  402c4c:	20444000 	.word	0x20444000
  402c50:	00407638 	.word	0x00407638
  402c54:	2040401c 	.word	0x2040401c
  402c58:	20446800 	.word	0x20446800
  402c5c:	004005c1 	.word	0x004005c1
  402c60:	4643ff66 	.word	0x4643ff66
  402c64:	43dc0000 	.word	0x43dc0000
  402c68:	43e914fe 	.word	0x43e914fe
  402c6c:	20400014 	.word	0x20400014
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402c70:	1c58      	adds	r0, r3, #1
		d1 = Abs(midi_note_frequencies[mid] - frequency);
  402c72:	4acd      	ldr	r2, [pc, #820]	; (402fa8 <main+0x560>)
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402c74:	4ccc      	ldr	r4, [pc, #816]	; (402fa8 <main+0x560>)
		d1 = Abs(midi_note_frequencies[mid] - frequency);
  402c76:	eb02 0283 	add.w	r2, r2, r3, lsl #2
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402c7a:	eb04 0480 	add.w	r4, r4, r0, lsl #2
		d1 = Abs(midi_note_frequencies[mid] - frequency);
  402c7e:	edd2 6a00 	vldr	s13, [r2]
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402c82:	edd4 7a00 	vldr	s15, [r4]
		d1 = Abs(midi_note_frequencies[mid] - frequency);
  402c86:	ee36 7ac8 	vsub.f32	s14, s13, s16
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402c8a:	ee77 7ac8 	vsub.f32	s15, s15, s16
		d1 = Abs(midi_note_frequencies[mid] - frequency);
  402c8e:	eeb0 7ac7 	vabs.f32	s14, s14
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402c92:	eef0 7ae7 	vabs.f32	s15, s15
		d1 = Abs(midi_note_frequencies[mid] - frequency);
  402c96:	eebc 7ac7 	vcvt.u32.f32	s14, s14
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402c9a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
		if (d2 <= d1)
  402c9e:	ee17 2a10 	vmov	r2, s14
  402ca2:	ee17 4a90 	vmov	r4, s15
  402ca6:	42a2      	cmp	r2, r4
  402ca8:	f0c0 839c 	bcc.w	4033e4 <main+0x99c>
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402cac:	4601      	mov	r1, r0
		mid = (hi + lo) >> 1;
  402cae:	186b      	adds	r3, r5, r1
	while (lo < hi)
  402cb0:	428d      	cmp	r5, r1
		mid = (hi + lo) >> 1;
  402cb2:	ea4f 0353 	mov.w	r3, r3, lsr #1
	while (lo < hi)
  402cb6:	d8db      	bhi.n	402c70 <main+0x228>
			get_frequency_from_all(inputPitch, &closest_note_freq, &closest_note_number);
				
			// find number of semitones from root 
			float scale_pitch = closest_note_freq;
			uint32_t shifted_note_number = closest_note_number; 
			while (shifted_note_number < key_root)
  402cb8:	4bbc      	ldr	r3, [pc, #752]	; (402fac <main+0x564>)
  402cba:	462c      	mov	r4, r5
  402cbc:	681b      	ldr	r3, [r3, #0]
  402cbe:	42ab      	cmp	r3, r5
  402cc0:	d904      	bls.n	402ccc <main+0x284>
  402cc2:	4bba      	ldr	r3, [pc, #744]	; (402fac <main+0x564>)
				shifted_note_number += 12; 
  402cc4:	340c      	adds	r4, #12
			while (shifted_note_number < key_root)
  402cc6:	681b      	ldr	r3, [r3, #0]
  402cc8:	42a3      	cmp	r3, r4
  402cca:	d8fa      	bhi.n	402cc2 <main+0x27a>
			uint32_t number_of_semitones_from_root = shifted_note_number - key_root;
  402ccc:	4bb7      	ldr	r3, [pc, #732]	; (402fac <main+0x564>)
  402cce:	681b      	ldr	r3, [r3, #0]
  402cd0:	1ae4      	subs	r4, r4, r3
			while(number_of_semitones_from_root > 12)
  402cd2:	2c0c      	cmp	r4, #12
  402cd4:	d902      	bls.n	402cdc <main+0x294>
				number_of_semitones_from_root -= 12;
  402cd6:	3c0c      	subs	r4, #12
			while(number_of_semitones_from_root > 12)
  402cd8:	2c0c      	cmp	r4, #12
  402cda:	d8fc      	bhi.n	402cd6 <main+0x28e>
						
			// adjust for pitch in between notes in major scale 	
			if (number_of_semitones_from_root == 1 || number_of_semitones_from_root == 3 ||
  402cdc:	1e62      	subs	r2, r4, #1
  402cde:	2a09      	cmp	r2, #9
  402ce0:	f200 84d4 	bhi.w	40368c <main+0xc44>
  402ce4:	f240 23a5 	movw	r3, #677	; 0x2a5
  402ce8:	40d3      	lsrs	r3, r2
  402cea:	07db      	lsls	r3, r3, #31
  402cec:	f140 84ce 	bpl.w	40368c <main+0xc44>
			number_of_semitones_from_root == 6 || number_of_semitones_from_root == 8 || number_of_semitones_from_root == 10 )
			{
				
				if (inputPitch < midi_note_frequencies[closest_note_number])
  402cf0:	eeb4 8ae8 	vcmpe.f32	s16, s17
				{
					number_of_semitones_from_root -=1;
					scale_pitch = midi_note_frequencies[closest_note_number - 1];
  402cf4:	4bac      	ldr	r3, [pc, #688]	; (402fa8 <main+0x560>)
  402cf6:	eb03 0385 	add.w	r3, r3, r5, lsl #2
				if (inputPitch < midi_note_frequencies[closest_note_number])
  402cfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  402cfe:	f140 84bb 	bpl.w	403678 <main+0xc30>
  402d02:	4614      	mov	r4, r2
					scale_pitch = midi_note_frequencies[closest_note_number - 1];
  402d04:	ed53 9a01 	vldr	s19, [r3, #-4]
			// find index in scale where the pitch lies 
			uint32_t interval_idx = 0;
			uint32_t scale_step = 0;
			for (i = 0; i < 7; i++)
			{
				scale_step += major[i];
  402d08:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
				if (number_of_semitones_from_root == scale_step)
  402d0a:	429c      	cmp	r4, r3
  402d0c:	f000 84bb 	beq.w	403686 <main+0xc3e>
				scale_step += major[i];
  402d10:	9a10      	ldr	r2, [sp, #64]	; 0x40
  402d12:	4413      	add	r3, r2
				if (number_of_semitones_from_root == scale_step)
  402d14:	429c      	cmp	r4, r3
  402d16:	f000 8565 	beq.w	4037e4 <main+0xd9c>
				scale_step += major[i];
  402d1a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402d1c:	4413      	add	r3, r2
				if (number_of_semitones_from_root == scale_step)
  402d1e:	429c      	cmp	r4, r3
  402d20:	f000 855d 	beq.w	4037de <main+0xd96>
				scale_step += major[i];
  402d24:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402d26:	4413      	add	r3, r2
				if (number_of_semitones_from_root == scale_step)
  402d28:	429c      	cmp	r4, r3
  402d2a:	f000 8555 	beq.w	4037d8 <main+0xd90>
				scale_step += major[i];
  402d2e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402d30:	4413      	add	r3, r2
				if (number_of_semitones_from_root == scale_step)
  402d32:	429c      	cmp	r4, r3
  402d34:	f000 854d 	beq.w	4037d2 <main+0xd8a>
				scale_step += major[i];
  402d38:	9a14      	ldr	r2, [sp, #80]	; 0x50
  402d3a:	4413      	add	r3, r2
			uint32_t interval_idx = 0;
  402d3c:	429c      	cmp	r4, r3
  402d3e:	bf0c      	ite	eq
  402d40:	2406      	moveq	r4, #6
  402d42:	2400      	movne	r4, #0
					break;
				}
			}
			
			// regular voice 
			harmony_shifts[0] = 1.0f; 
  402d44:	eeb7 9a00 	vmov.f32	s18, #112	; 0x3f800000  1.0
			num_of_shifts = 1;  
			
			// calculate power 
			arm_power_f32(processBuffer, WIN_SIZE>>2, &power);
  402d48:	aa0b      	add	r2, sp, #44	; 0x2c
  402d4a:	f44f 7180 	mov.w	r1, #256	; 0x100
  402d4e:	4898      	ldr	r0, [pc, #608]	; (402fb0 <main+0x568>)
  402d50:	4b98      	ldr	r3, [pc, #608]	; (402fb4 <main+0x56c>)
			harmony_shifts[0] = 1.0f; 
  402d52:	ed8d 9a26 	vstr	s18, [sp, #152]	; 0x98
			arm_power_f32(processBuffer, WIN_SIZE>>2, &power);
  402d56:	4798      	blx	r3
		
			// determine whether you should add any harmonies 
			if (inputPitch > MINIMUM_PITCH && power > POWER_THRESHOLD)
  402d58:	eeb4 8aea 	vcmpe.f32	s16, s21
  402d5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  402d60:	f340 8352 	ble.w	403408 <main+0x9c0>
  402d64:	eddf 7a94 	vldr	s15, [pc, #592]	; 402fb8 <main+0x570>
  402d68:	ed9d 7a0b 	vldr	s14, [sp, #44]	; 0x2c
  402d6c:	eeb4 7ae7 	vcmpe.f32	s14, s15
  402d70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  402d74:	f340 8348 	ble.w	403408 <main+0x9c0>
				uint32_t chord_idx = 0;	
				uint32_t saved_interval_idx = interval_idx; 	
				
				// autotune 
				bool *autotune = (bool *)&chord_harmonies[8]; 
				if (*autotune)
  402d78:	4b90      	ldr	r3, [pc, #576]	; (402fbc <main+0x574>)
			oneOverInputPitch = 1.0f / inputPitch;
  402d7a:	eec9 5a08 	vdiv.f32	s11, s18, s16
				if (*autotune)
  402d7e:	7a1b      	ldrb	r3, [r3, #8]
  402d80:	2b00      	cmp	r3, #0
  402d82:	f000 84d1 	beq.w	403728 <main+0xce0>
				{
					desired_pitch = scale_pitch;
	
					if (pitch_bend < 56 || pitch_bend > 72) 
  402d86:	4b8e      	ldr	r3, [pc, #568]	; (402fc0 <main+0x578>)
  402d88:	681b      	ldr	r3, [r3, #0]
  402d8a:	2b37      	cmp	r3, #55	; 0x37
  402d8c:	d904      	bls.n	402d98 <main+0x350>
  402d8e:	4b8c      	ldr	r3, [pc, #560]	; (402fc0 <main+0x578>)
  402d90:	681b      	ldr	r3, [r3, #0]
  402d92:	2b48      	cmp	r3, #72	; 0x48
  402d94:	f240 84de 	bls.w	403754 <main+0xd0c>
						bend_pitch(&desired_pitch, closest_note_number, (uint32_t)pitch_bend);
  402d98:	4b89      	ldr	r3, [pc, #548]	; (402fc0 <main+0x578>)
  402d9a:	681b      	ldr	r3, [r3, #0]
	if (pitch_idx < 0 || pitch_idx > 127 || bend < 0 || bend > 127)
  402d9c:	2b7f      	cmp	r3, #127	; 0x7f
  402d9e:	f200 84d9 	bhi.w	403754 <main+0xd0c>
	if (pitch_bend > 64)
  402da2:	4b87      	ldr	r3, [pc, #540]	; (402fc0 <main+0x578>)
  402da4:	681b      	ldr	r3, [r3, #0]
  402da6:	2b40      	cmp	r3, #64	; 0x40
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  402da8:	4b85      	ldr	r3, [pc, #532]	; (402fc0 <main+0x578>)
  402daa:	ed93 7a00 	vldr	s14, [r3]
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  402dae:	4b7e      	ldr	r3, [pc, #504]	; (402fa8 <main+0x560>)
  402db0:	eb03 0385 	add.w	r3, r3, r5, lsl #2
	if (pitch_bend > 64)
  402db4:	f200 852c 	bhi.w	403810 <main+0xdc8>
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402db8:	eeb8 7a47 	vcvt.f32.u32	s14, s14
  402dbc:	eddf 6a81 	vldr	s13, [pc, #516]	; 402fc4 <main+0x57c>
  402dc0:	eddf 7a81 	vldr	s15, [pc, #516]	; 402fc8 <main+0x580>
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402dc4:	ed13 6a02 	vldr	s12, [r3, #-8]
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402dc8:	ee37 7a66 	vsub.f32	s14, s14, s13
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402dcc:	ee78 6ac6 	vsub.f32	s13, s17, s12
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402dd0:	ee67 7a27 	vmul.f32	s15, s14, s15
  402dd4:	eeb0 7a69 	vmov.f32	s14, s19
  402dd8:	eea7 7aa6 	vfma.f32	s14, s15, s13
  402ddc:	eef0 7a47 	vmov.f32	s15, s14
				
					harmony_shifts[0] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402de0:	ee77 7ac8 	vsub.f32	s15, s15, s16
				}
				
				// octave down
				if(chord_harmonies[chord_idx] == true)
  402de4:	4b75      	ldr	r3, [pc, #468]	; (402fbc <main+0x574>)
					harmony_shifts[0] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402de6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
				if(chord_harmonies[chord_idx] == true)
  402dea:	781b      	ldrb	r3, [r3, #0]
					harmony_shifts[0] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402dec:	eea5 7aa7 	vfma.f32	s14, s11, s15
  402df0:	ed8d 7a26 	vstr	s14, [sp, #152]	; 0x98
				if(chord_harmonies[chord_idx] == true)
  402df4:	2b00      	cmp	r3, #0
  402df6:	f000 844d 	beq.w	403694 <main+0xc4c>
				{
					if (*autotune)
						desired_pitch = scale_pitch*powerf(1.059463094359f, -12);
  402dfa:	eddf 7a74 	vldr	s15, [pc, #464]	; 402fcc <main+0x584>
  402dfe:	ee69 7aa7 	vmul.f32	s15, s19, s15
					else
						desired_pitch = closest_note_freq*powerf(1.059463094359f, -12);
					if (pitch_bend < 56 || pitch_bend > 72)
  402e02:	4b6f      	ldr	r3, [pc, #444]	; (402fc0 <main+0x578>)
  402e04:	681b      	ldr	r3, [r3, #0]
  402e06:	2b37      	cmp	r3, #55	; 0x37
  402e08:	d903      	bls.n	402e12 <main+0x3ca>
  402e0a:	4b6d      	ldr	r3, [pc, #436]	; (402fc0 <main+0x578>)
  402e0c:	681b      	ldr	r3, [r3, #0]
  402e0e:	2b48      	cmp	r3, #72	; 0x48
  402e10:	d91e      	bls.n	402e50 <main+0x408>
						bend_pitch(&desired_pitch, closest_note_number, (uint32_t)pitch_bend);
  402e12:	4b6b      	ldr	r3, [pc, #428]	; (402fc0 <main+0x578>)
  402e14:	681b      	ldr	r3, [r3, #0]
	if (pitch_idx < 0 || pitch_idx > 127 || bend < 0 || bend > 127)
  402e16:	2b7f      	cmp	r3, #127	; 0x7f
  402e18:	d81a      	bhi.n	402e50 <main+0x408>
	if (pitch_bend > 64)
  402e1a:	4b69      	ldr	r3, [pc, #420]	; (402fc0 <main+0x578>)
  402e1c:	681b      	ldr	r3, [r3, #0]
  402e1e:	2b40      	cmp	r3, #64	; 0x40
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  402e20:	4b67      	ldr	r3, [pc, #412]	; (402fc0 <main+0x578>)
  402e22:	edd3 6a00 	vldr	s13, [r3]
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  402e26:	4b60      	ldr	r3, [pc, #384]	; (402fa8 <main+0x560>)
  402e28:	eb03 0385 	add.w	r3, r3, r5, lsl #2
	if (pitch_bend > 64)
  402e2c:	f200 8506 	bhi.w	40383c <main+0xdf4>
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402e30:	eef8 6a66 	vcvt.f32.u32	s13, s13
  402e34:	ed9f 6a63 	vldr	s12, [pc, #396]	; 402fc4 <main+0x57c>
  402e38:	ed9f 7a63 	vldr	s14, [pc, #396]	; 402fc8 <main+0x580>
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402e3c:	ed13 5a02 	vldr	s10, [r3, #-8]
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402e40:	ee76 6ac6 	vsub.f32	s13, s13, s12
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402e44:	ee38 6ac5 	vsub.f32	s12, s17, s10
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402e48:	ee26 7a87 	vmul.f32	s14, s13, s14
  402e4c:	eee6 7a07 	vfma.f32	s15, s12, s14
					harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402e50:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
					chord_freqs[chord_idx].active = true;
					chord_freqs[chord_idx].freq = desired_pitch;
  402e54:	edcd 7a16 	vstr	s15, [sp, #88]	; 0x58
					harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402e58:	ee77 6ac8 	vsub.f32	s13, s15, s16
					chord_freqs[chord_idx].active = true;
  402e5c:	2301      	movs	r3, #1
					harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402e5e:	eef0 7a47 	vmov.f32	s15, s14
					chord_freqs[chord_idx].active = true;
  402e62:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
					harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402e66:	2302      	movs	r3, #2
  402e68:	eee5 7aa6 	vfma.f32	s15, s11, s13
  402e6c:	461e      	mov	r6, r3
  402e6e:	edcd 7a27 	vstr	s15, [sp, #156]	; 0x9c
  402e72:	a90c      	add	r1, sp, #48	; 0x30
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  402e74:	1cab      	adds	r3, r5, #2
  402e76:	f10d 0858 	add.w	r8, sp, #88	; 0x58
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402e7a:	1eaa      	subs	r2, r5, #2
  402e7c:	9103      	str	r1, [sp, #12]
			num_of_shifts = 1;  
  402e7e:	f06f 000b 	mvn.w	r0, #11
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402e82:	4949      	ldr	r1, [pc, #292]	; (402fa8 <main+0x560>)
			num_of_shifts = 1;  
  402e84:	46c4      	mov	ip, r8
  402e86:	f8cd 8018 	str.w	r8, [sp, #24]
  402e8a:	46b0      	mov	r8, r6
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  402e8c:	eb01 0383 	add.w	r3, r1, r3, lsl #2
  402e90:	9404      	str	r4, [sp, #16]
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402e92:	eb01 0282 	add.w	r2, r1, r2, lsl #2
			num_of_shifts = 1;  
  402e96:	4621      	mov	r1, r4
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  402e98:	9309      	str	r3, [sp, #36]	; 0x24
			num_of_shifts = 1;  
  402e9a:	ab0c      	add	r3, sp, #48	; 0x30
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402e9c:	9208      	str	r2, [sp, #32]
			num_of_shifts = 1;  
  402e9e:	f04f 0e01 	mov.w	lr, #1
  402ea2:	461e      	mov	r6, r3
				// low harmonies 
				int32_t steps_to_harmony = -12;
				for (i = 0; i < 3; i++, chord_idx++)
				{
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
						steps_to_harmony += major[interval_idx % 7];
  402ea4:	4f4a      	ldr	r7, [pc, #296]	; (402fd0 <main+0x588>)
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402ea6:	ed9f 4a47 	vldr	s8, [pc, #284]	; 402fc4 <main+0x57c>
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  402eaa:	f856 4b04 	ldr.w	r4, [r6], #4
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402eae:	eddf 4a46 	vldr	s9, [pc, #280]	; 402fc8 <main+0x580>
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  402eb2:	2c00      	cmp	r4, #0
  402eb4:	d071      	beq.n	402f9a <main+0x552>
  402eb6:	440c      	add	r4, r1
						steps_to_harmony += major[interval_idx % 7];
  402eb8:	fba7 2301 	umull	r2, r3, r7, r1
  402ebc:	1aca      	subs	r2, r1, r3
  402ebe:	eb03 0352 	add.w	r3, r3, r2, lsr #1
  402ec2:	aa3a      	add	r2, sp, #232	; 0xe8
  402ec4:	089b      	lsrs	r3, r3, #2
  402ec6:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
  402eca:	1acb      	subs	r3, r1, r3
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  402ecc:	3101      	adds	r1, #1
						steps_to_harmony += major[interval_idx % 7];
  402ece:	eb02 0383 	add.w	r3, r2, r3, lsl #2
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  402ed2:	42a1      	cmp	r1, r4
						steps_to_harmony += major[interval_idx % 7];
  402ed4:	f853 3cac 	ldr.w	r3, [r3, #-172]
  402ed8:	4418      	add	r0, r3
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  402eda:	d1ed      	bne.n	402eb8 <main+0x470>
					if(chord_harmonies[chord_idx] == true)
  402edc:	4b37      	ldr	r3, [pc, #220]	; (402fbc <main+0x574>)
  402ede:	f813 300e 	ldrb.w	r3, [r3, lr]
  402ee2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
  402ee6:	2b00      	cmp	r3, #0
  402ee8:	d078      	beq.n	402fdc <main+0x594>
	uint32_t exp_abs = Abs(exponent);
  402eea:	ea80 73e0 	eor.w	r3, r0, r0, asr #31
	while (exp_abs)
  402eee:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
	uint32_t exp_abs = Abs(exponent);
  402ef2:	eba3 73e0 	sub.w	r3, r3, r0, asr #31
	while (exp_abs)
  402ef6:	b140      	cbz	r0, 402f0a <main+0x4c2>
		result *= base;
  402ef8:	ed9f 7a36 	vldr	s14, [pc, #216]	; 402fd4 <main+0x58c>
	while (exp_abs)
  402efc:	3b01      	subs	r3, #1
		result *= base;
  402efe:	ee67 7a87 	vmul.f32	s15, s15, s14
	while (exp_abs)
  402f02:	d1fb      	bne.n	402efc <main+0x4b4>
	if (exponent < 0)
  402f04:	2800      	cmp	r0, #0
  402f06:	f2c0 841f 	blt.w	403748 <main+0xd00>
					{
						desired_pitch = scale_pitch*powerf(1.059463094359f, steps_to_harmony);
						if (pitch_bend < 56 || pitch_bend > 72)
  402f0a:	4b2d      	ldr	r3, [pc, #180]	; (402fc0 <main+0x578>)
						desired_pitch = scale_pitch*powerf(1.059463094359f, steps_to_harmony);
  402f0c:	ee69 7aa7 	vmul.f32	s15, s19, s15
						if (pitch_bend < 56 || pitch_bend > 72)
  402f10:	681b      	ldr	r3, [r3, #0]
  402f12:	2b37      	cmp	r3, #55	; 0x37
  402f14:	d903      	bls.n	402f1e <main+0x4d6>
  402f16:	4b2a      	ldr	r3, [pc, #168]	; (402fc0 <main+0x578>)
  402f18:	681b      	ldr	r3, [r3, #0]
  402f1a:	2b48      	cmp	r3, #72	; 0x48
  402f1c:	d91d      	bls.n	402f5a <main+0x512>
							bend_pitch(&desired_pitch, closest_note_number, (uint32_t)pitch_bend);
  402f1e:	4b28      	ldr	r3, [pc, #160]	; (402fc0 <main+0x578>)
  402f20:	681b      	ldr	r3, [r3, #0]
	if (pitch_idx < 0 || pitch_idx > 127 || bend < 0 || bend > 127)
  402f22:	2b7f      	cmp	r3, #127	; 0x7f
  402f24:	d819      	bhi.n	402f5a <main+0x512>
	if (pitch_bend > 64)
  402f26:	4b26      	ldr	r3, [pc, #152]	; (402fc0 <main+0x578>)
  402f28:	681b      	ldr	r3, [r3, #0]
  402f2a:	2b40      	cmp	r3, #64	; 0x40
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  402f2c:	4b24      	ldr	r3, [pc, #144]	; (402fc0 <main+0x578>)
  402f2e:	ed93 7a00 	vldr	s14, [r3]
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  402f32:	4b1d      	ldr	r3, [pc, #116]	; (402fa8 <main+0x560>)
  402f34:	eb03 0385 	add.w	r3, r3, r5, lsl #2
	if (pitch_bend > 64)
  402f38:	f200 8410 	bhi.w	40375c <main+0xd14>
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402f3c:	eeb8 7a47 	vcvt.f32.u32	s14, s14
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402f40:	9a08      	ldr	r2, [sp, #32]
  402f42:	ed93 6a00 	vldr	s12, [r3]
  402f46:	edd2 6a00 	vldr	s13, [r2]
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402f4a:	ee37 7a44 	vsub.f32	s14, s14, s8
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402f4e:	ee76 6a66 	vsub.f32	s13, s12, s13
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402f52:	ee27 7a24 	vmul.f32	s14, s14, s9
  402f56:	eee6 7a87 	vfma.f32	s15, s13, s14
						harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402f5a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
						chord_freqs[chord_idx].active = true;
						chord_freqs[chord_idx].freq = desired_pitch;
  402f5e:	edcc 7a02 	vstr	s15, [ip, #8]
						harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402f62:	ee77 6ac8 	vsub.f32	s13, s15, s16
  402f66:	ab3a      	add	r3, sp, #232	; 0xe8
				for (i = 0; i < 3; i++, chord_idx++)
  402f68:	f10e 0e01 	add.w	lr, lr, #1
						chord_freqs[chord_idx].active = true;
  402f6c:	2201      	movs	r2, #1
						harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402f6e:	eef0 7a47 	vmov.f32	s15, s14
  402f72:	eb03 0388 	add.w	r3, r3, r8, lsl #2
				for (i = 0; i < 3; i++, chord_idx++)
  402f76:	f1be 0f04 	cmp.w	lr, #4
						chord_freqs[chord_idx].active = true;
  402f7a:	f88c 200c 	strb.w	r2, [ip, #12]
						harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402f7e:	f108 0801 	add.w	r8, r8, #1
  402f82:	f10c 0c08 	add.w	ip, ip, #8
  402f86:	eee5 7aa6 	vfma.f32	s15, s11, s13
  402f8a:	ed43 7a14 	vstr	s15, [r3, #-80]	; 0xffffffb0
				for (i = 0; i < 3; i++, chord_idx++)
  402f8e:	d02e      	beq.n	402fee <main+0x5a6>
  402f90:	4621      	mov	r1, r4
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  402f92:	f856 4b04 	ldr.w	r4, [r6], #4
  402f96:	2c00      	cmp	r4, #0
  402f98:	d18d      	bne.n	402eb6 <main+0x46e>
					if(chord_harmonies[chord_idx] == true)
  402f9a:	4b08      	ldr	r3, [pc, #32]	; (402fbc <main+0x574>)
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  402f9c:	460c      	mov	r4, r1
					if(chord_harmonies[chord_idx] == true)
  402f9e:	f813 300e 	ldrb.w	r3, [r3, lr]
  402fa2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
  402fa6:	e017      	b.n	402fd8 <main+0x590>
  402fa8:	00407660 	.word	0x00407660
  402fac:	20400040 	.word	0x20400040
  402fb0:	20446800 	.word	0x20446800
  402fb4:	004038f9 	.word	0x004038f9
  402fb8:	358637bd 	.word	0x358637bd
  402fbc:	2041c114 	.word	0x2041c114
  402fc0:	20400048 	.word	0x20400048
  402fc4:	42800000 	.word	0x42800000
  402fc8:	3c800000 	.word	0x3c800000
  402fcc:	3efffff5 	.word	0x3efffff5
  402fd0:	24924925 	.word	0x24924925
  402fd4:	3f879c7d 	.word	0x3f879c7d
  402fd8:	2b00      	cmp	r3, #0
  402fda:	d186      	bne.n	402eea <main+0x4a2>
				for (i = 0; i < 3; i++, chord_idx++)
  402fdc:	f10e 0e01 	add.w	lr, lr, #1
					} else chord_freqs[chord_idx].active = false;
  402fe0:	f88c 200c 	strb.w	r2, [ip, #12]
  402fe4:	f10c 0c08 	add.w	ip, ip, #8
				for (i = 0; i < 3; i++, chord_idx++)
  402fe8:	f1be 0f04 	cmp.w	lr, #4
  402fec:	d1d0      	bne.n	402f90 <main+0x548>
  402fee:	f8dd c00c 	ldr.w	ip, [sp, #12]
  402ff2:	4642      	mov	r2, r8
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402ff4:	1eaf      	subs	r7, r5, #2
  402ff6:	4bcf      	ldr	r3, [pc, #828]	; (403334 <main+0x8ec>)
				// high harmonies 
				steps_to_harmony = 0;
				interval_idx = saved_interval_idx;  	
				for (i = 0; i < 3; i++, chord_idx++)
				{
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  402ff8:	f85c 0b04 	ldr.w	r0, [ip], #4
  402ffc:	2100      	movs	r1, #0
  402ffe:	9c04      	ldr	r4, [sp, #16]
					if(chord_harmonies[chord_idx] == true)
					{
						desired_pitch = scale_pitch*powerf(1.059463094359f, steps_to_harmony);
						if (pitch_bend < 56 || pitch_bend > 72)
							bend_pitch(&desired_pitch, closest_note_number, (uint32_t)pitch_bend);
						harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  403000:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
  403004:	f8cd a010 	str.w	sl, [sp, #16]
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  403008:	eb03 0787 	add.w	r7, r3, r7, lsl #2
  40300c:	f8dd 8018 	ldr.w	r8, [sp, #24]
  403010:	4692      	mov	sl, r2
						steps_to_harmony += major[interval_idx % 7];
  403012:	4ec9      	ldr	r6, [pc, #804]	; (403338 <main+0x8f0>)
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  403014:	ed9f 3ac9 	vldr	s6, [pc, #804]	; 40333c <main+0x8f4>
  403018:	ed9f 4ac9 	vldr	s8, [pc, #804]	; 403340 <main+0x8f8>
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  40301c:	eddf 3ac9 	vldr	s7, [pc, #804]	; 403344 <main+0x8fc>
		result *= base;
  403020:	ed9f 7ac9 	vldr	s14, [pc, #804]	; 403348 <main+0x900>
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  403024:	2800      	cmp	r0, #0
  403026:	d06d      	beq.n	403104 <main+0x6bc>
  403028:	4420      	add	r0, r4
						steps_to_harmony += major[interval_idx % 7];
  40302a:	fba6 2304 	umull	r2, r3, r6, r4
  40302e:	1ae2      	subs	r2, r4, r3
  403030:	eb03 0352 	add.w	r3, r3, r2, lsr #1
  403034:	aa3a      	add	r2, sp, #232	; 0xe8
  403036:	089b      	lsrs	r3, r3, #2
  403038:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
  40303c:	1ae3      	subs	r3, r4, r3
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  40303e:	3401      	adds	r4, #1
						steps_to_harmony += major[interval_idx % 7];
  403040:	eb02 0383 	add.w	r3, r2, r3, lsl #2
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  403044:	4284      	cmp	r4, r0
						steps_to_harmony += major[interval_idx % 7];
  403046:	f853 3cac 	ldr.w	r3, [r3, #-172]
  40304a:	4419      	add	r1, r3
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  40304c:	d1ed      	bne.n	40302a <main+0x5e2>
					if(chord_harmonies[chord_idx] == true)
  40304e:	4bbf      	ldr	r3, [pc, #764]	; (40334c <main+0x904>)
  403050:	f813 300e 	ldrb.w	r3, [r3, lr]
  403054:	f003 02ff 	and.w	r2, r3, #255	; 0xff
  403058:	2b00      	cmp	r3, #0
  40305a:	d05b      	beq.n	403114 <main+0x6cc>
	uint32_t exp_abs = Abs(exponent);
  40305c:	ea81 73e1 	eor.w	r3, r1, r1, asr #31
	while (exp_abs)
  403060:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
	uint32_t exp_abs = Abs(exponent);
  403064:	eba3 73e1 	sub.w	r3, r3, r1, asr #31
	while (exp_abs)
  403068:	b139      	cbz	r1, 40307a <main+0x632>
  40306a:	3b01      	subs	r3, #1
		result *= base;
  40306c:	ee67 7a87 	vmul.f32	s15, s15, s14
	while (exp_abs)
  403070:	d1fb      	bne.n	40306a <main+0x622>
	if (exponent < 0)
  403072:	2900      	cmp	r1, #0
	return 1.0/result;
  403074:	bfb8      	it	lt
  403076:	eec6 7a27 	vdivlt.f32	s15, s12, s15
						if (pitch_bend < 56 || pitch_bend > 72)
  40307a:	4bb5      	ldr	r3, [pc, #724]	; (403350 <main+0x908>)
  40307c:	681b      	ldr	r3, [r3, #0]
  40307e:	2b37      	cmp	r3, #55	; 0x37
						desired_pitch = scale_pitch*powerf(1.059463094359f, steps_to_harmony);
  403080:	ee69 7aa7 	vmul.f32	s15, s19, s15
						if (pitch_bend < 56 || pitch_bend > 72)
  403084:	d903      	bls.n	40308e <main+0x646>
  403086:	4bb2      	ldr	r3, [pc, #712]	; (403350 <main+0x908>)
  403088:	681b      	ldr	r3, [r3, #0]
  40308a:	2b48      	cmp	r3, #72	; 0x48
  40308c:	d91c      	bls.n	4030c8 <main+0x680>
							bend_pitch(&desired_pitch, closest_note_number, (uint32_t)pitch_bend);
  40308e:	4bb0      	ldr	r3, [pc, #704]	; (403350 <main+0x908>)
  403090:	681b      	ldr	r3, [r3, #0]
	if (pitch_idx < 0 || pitch_idx > 127 || bend < 0 || bend > 127)
  403092:	2b7f      	cmp	r3, #127	; 0x7f
  403094:	d818      	bhi.n	4030c8 <main+0x680>
	if (pitch_bend > 64)
  403096:	4bae      	ldr	r3, [pc, #696]	; (403350 <main+0x908>)
  403098:	681b      	ldr	r3, [r3, #0]
  40309a:	2b40      	cmp	r3, #64	; 0x40
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  40309c:	4bac      	ldr	r3, [pc, #688]	; (403350 <main+0x908>)
  40309e:	edd3 6a00 	vldr	s13, [r3]
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  4030a2:	4ba4      	ldr	r3, [pc, #656]	; (403334 <main+0x8ec>)
	if (pitch_bend > 64)
  4030a4:	f200 8377 	bhi.w	403796 <main+0xd4e>
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  4030a8:	eef8 6a66 	vcvt.f32.u32	s13, s13
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  4030ac:	eb03 0385 	add.w	r3, r3, r5, lsl #2
  4030b0:	ed97 5a00 	vldr	s10, [r7]
  4030b4:	edd3 4a00 	vldr	s9, [r3]
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  4030b8:	ee76 6ac3 	vsub.f32	s13, s13, s6
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  4030bc:	ee34 5ac5 	vsub.f32	s10, s9, s10
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  4030c0:	ee66 6a84 	vmul.f32	s13, s13, s8
  4030c4:	eee5 7a26 	vfma.f32	s15, s10, s13
						harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  4030c8:	ee77 6ac8 	vsub.f32	s13, s15, s16
						chord_freqs[chord_idx].active = true;
						chord_freqs[chord_idx].freq = desired_pitch;
  4030cc:	edc8 7a08 	vstr	s15, [r8, #32]
						harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  4030d0:	eef0 7a46 	vmov.f32	s15, s12
  4030d4:	ab3a      	add	r3, sp, #232	; 0xe8
				for (i = 0; i < 3; i++, chord_idx++)
  4030d6:	f10e 0e01 	add.w	lr, lr, #1
						chord_freqs[chord_idx].active = true;
  4030da:	2201      	movs	r2, #1
						harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  4030dc:	eb03 038a 	add.w	r3, r3, sl, lsl #2
  4030e0:	f108 0808 	add.w	r8, r8, #8
  4030e4:	eee5 7aa6 	vfma.f32	s15, s11, s13
				for (i = 0; i < 3; i++, chord_idx++)
  4030e8:	f1be 0f07 	cmp.w	lr, #7
						chord_freqs[chord_idx].active = true;
  4030ec:	f888 201c 	strb.w	r2, [r8, #28]
						harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  4030f0:	f10a 0a01 	add.w	sl, sl, #1
  4030f4:	ed43 7a14 	vstr	s15, [r3, #-80]	; 0xffffffb0
				for (i = 0; i < 3; i++, chord_idx++)
  4030f8:	d015      	beq.n	403126 <main+0x6de>
  4030fa:	4604      	mov	r4, r0
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  4030fc:	f85c 0b04 	ldr.w	r0, [ip], #4
  403100:	2800      	cmp	r0, #0
  403102:	d191      	bne.n	403028 <main+0x5e0>
					if(chord_harmonies[chord_idx] == true)
  403104:	4b91      	ldr	r3, [pc, #580]	; (40334c <main+0x904>)
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  403106:	4620      	mov	r0, r4
					if(chord_harmonies[chord_idx] == true)
  403108:	f813 300e 	ldrb.w	r3, [r3, lr]
  40310c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
  403110:	2b00      	cmp	r3, #0
  403112:	d1a3      	bne.n	40305c <main+0x614>
				for (i = 0; i < 3; i++, chord_idx++)
  403114:	f10e 0e01 	add.w	lr, lr, #1
					} else chord_freqs[chord_idx].active = false; 
  403118:	f888 2024 	strb.w	r2, [r8, #36]	; 0x24
  40311c:	f108 0808 	add.w	r8, r8, #8
				for (i = 0; i < 3; i++, chord_idx++)
  403120:	f1be 0f07 	cmp.w	lr, #7
  403124:	d1e9      	bne.n	4030fa <main+0x6b2>
				}
				
				// octave up
				if(chord_harmonies[chord_idx] == true)
  403126:	4b89      	ldr	r3, [pc, #548]	; (40334c <main+0x904>)
  403128:	4656      	mov	r6, sl
  40312a:	f8dd a010 	ldr.w	sl, [sp, #16]
  40312e:	79db      	ldrb	r3, [r3, #7]
  403130:	f003 02ff 	and.w	r2, r3, #255	; 0xff
  403134:	2b00      	cmp	r3, #0
  403136:	f000 8301 	beq.w	40373c <main+0xcf4>
				{
					if (*autotune)
  40313a:	4b84      	ldr	r3, [pc, #528]	; (40334c <main+0x904>)
  40313c:	7a1b      	ldrb	r3, [r3, #8]
  40313e:	2b00      	cmp	r3, #0
  403140:	f040 8324 	bne.w	40378c <main+0xd44>
						desired_pitch = scale_pitch*powerf(1.059463094359f, 12);
					else
						desired_pitch = closest_note_freq*powerf(1.059463094359f, 12);
  403144:	eddf 9a83 	vldr	s19, [pc, #524]	; 403354 <main+0x90c>
  403148:	ee68 8aa9 	vmul.f32	s17, s17, s19
					if (pitch_bend < 56 || pitch_bend > 72)
  40314c:	4b80      	ldr	r3, [pc, #512]	; (403350 <main+0x908>)
  40314e:	681b      	ldr	r3, [r3, #0]
  403150:	2b37      	cmp	r3, #55	; 0x37
  403152:	d903      	bls.n	40315c <main+0x714>
  403154:	4b7e      	ldr	r3, [pc, #504]	; (403350 <main+0x908>)
  403156:	681b      	ldr	r3, [r3, #0]
  403158:	2b48      	cmp	r3, #72	; 0x48
  40315a:	d920      	bls.n	40319e <main+0x756>
						bend_pitch(&desired_pitch, closest_note_number, (uint32_t)pitch_bend);
  40315c:	4b7c      	ldr	r3, [pc, #496]	; (403350 <main+0x908>)
  40315e:	681b      	ldr	r3, [r3, #0]
	if (pitch_idx < 0 || pitch_idx > 127 || bend < 0 || bend > 127)
  403160:	2b7f      	cmp	r3, #127	; 0x7f
  403162:	d81c      	bhi.n	40319e <main+0x756>
	if (pitch_bend > 64)
  403164:	4b7a      	ldr	r3, [pc, #488]	; (403350 <main+0x908>)
  403166:	681b      	ldr	r3, [r3, #0]
  403168:	2b40      	cmp	r3, #64	; 0x40
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  40316a:	4b79      	ldr	r3, [pc, #484]	; (403350 <main+0x908>)
  40316c:	ed93 7a00 	vldr	s14, [r3]
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  403170:	4b70      	ldr	r3, [pc, #448]	; (403334 <main+0x8ec>)
  403172:	eb03 0385 	add.w	r3, r3, r5, lsl #2
	if (pitch_bend > 64)
  403176:	f200 8338 	bhi.w	4037ea <main+0xda2>
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  40317a:	eeb8 7a47 	vcvt.f32.u32	s14, s14
  40317e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 40333c <main+0x8f4>
  403182:	eddf 7a6f 	vldr	s15, [pc, #444]	; 403340 <main+0x8f8>
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  403186:	ed93 5a00 	vldr	s10, [r3]
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  40318a:	ee37 7a66 	vsub.f32	s14, s14, s13
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  40318e:	ed13 6a02 	vldr	s12, [r3, #-8]
  403192:	ee75 6a46 	vsub.f32	s13, s10, s12
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  403196:	ee67 7a27 	vmul.f32	s15, s14, s15
  40319a:	eee6 8aa7 	vfma.f32	s17, s13, s15
					harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  40319e:	ee38 7ac8 	vsub.f32	s14, s17, s16
  4031a2:	a93a      	add	r1, sp, #232	; 0xe8
  4031a4:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
					chord_freqs[chord_idx].active = true;
  4031a8:	2201      	movs	r2, #1
  4031aa:	eeb0 2a68 	vmov.f32	s4, s17
					harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  4031ae:	eb01 0386 	add.w	r3, r1, r6, lsl #2
  4031b2:	f106 0e01 	add.w	lr, r6, #1
					chord_freqs[chord_idx].freq = desired_pitch;
  4031b6:	edcd 8a24 	vstr	s17, [sp, #144]	; 0x90
					harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  4031ba:	eee5 7a87 	vfma.f32	s15, s11, s14
					chord_freqs[chord_idx].active = true;
  4031be:	f88d 2094 	strb.w	r2, [sp, #148]	; 0x94
					harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  4031c2:	ed43 7a14 	vstr	s15, [r3, #-80]	; 0xffffffb0
						{
							desired_pitch = harmony_list[i].freq;
							bool already_harmonized = false; 
							for (int k = 0; k < 8; k++)
							{
								if (chord_freqs[k].active && Abs(desired_pitch - chord_freqs[k].freq) < 1.0f)
  4031c6:	f89d 207c 	ldrb.w	r2, [sp, #124]	; 0x7c
								if (pitch_bend != 64)
									bend_pitch(&desired_pitch, harmony_list[i].idx, (uint32_t)pitch_bend);
							
								pitch_shift = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
							
								if (pitch_shift > 0.1f && pitch_shift < 6.0f) // range check
  4031ca:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
								pitch_shift = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  4031ce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
								if (chord_freqs[k].active && Abs(desired_pitch - chord_freqs[k].freq) < 1.0f)
  4031d2:	f89d 605c 	ldrb.w	r6, [sp, #92]	; 0x5c
						if (Abs(harmony_list[i].freq - harmony_shifts[0]) > 8.0f) // don't harmonize input pitch twice
  4031d6:	eeb2 6a00 	vmov.f32	s12, #32	; 0x41000000  8.0
								if (chord_freqs[k].active && Abs(desired_pitch - chord_freqs[k].freq) < 1.0f)
  4031da:	9203      	str	r2, [sp, #12]
  4031dc:	ed9d 3a16 	vldr	s6, [sp, #88]	; 0x58
  4031e0:	2300      	movs	r3, #0
  4031e2:	f89d 2094 	ldrb.w	r2, [sp, #148]	; 0x94
  4031e6:	f89d 5064 	ldrb.w	r5, [sp, #100]	; 0x64
  4031ea:	eddd 3a18 	vldr	s7, [sp, #96]	; 0x60
  4031ee:	f89d 406c 	ldrb.w	r4, [sp, #108]	; 0x6c
  4031f2:	ed9d 4a1a 	vldr	s8, [sp, #104]	; 0x68
  4031f6:	f89d 7074 	ldrb.w	r7, [sp, #116]	; 0x74
  4031fa:	eddd 4a1c 	vldr	s9, [sp, #112]	; 0x70
  4031fe:	eddd 0a1e 	vldr	s1, [sp, #120]	; 0x78
  403202:	f89d c084 	ldrb.w	ip, [sp, #132]	; 0x84
  403206:	ed9d 1a20 	vldr	s2, [sp, #128]	; 0x80
  40320a:	f89d 808c 	ldrb.w	r8, [sp, #140]	; 0x8c
  40320e:	eddd 1a22 	vldr	s3, [sp, #136]	; 0x88
								if (pitch_shift > 0.1f && pitch_shift < 6.0f) // range check
  403212:	ed9f 5a51 	vldr	s10, [pc, #324]	; 403358 <main+0x910>
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  403216:	ed9f 9a49 	vldr	s18, [pc, #292]	; 40333c <main+0x8f4>
  40321a:	eddf 2a49 	vldr	s5, [pc, #292]	; 403340 <main+0x8f8>
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  40321e:	eddf 8a49 	vldr	s17, [pc, #292]	; 403344 <main+0x8fc>
								if (chord_freqs[k].active && Abs(desired_pitch - chord_freqs[k].freq) < 1.0f)
  403222:	9204      	str	r2, [sp, #16]
					if (harmony_list[i].active)
  403224:	0059      	lsls	r1, r3, #1
  403226:	484d      	ldr	r0, [pc, #308]	; (40335c <main+0x914>)
  403228:	18ca      	adds	r2, r1, r3
  40322a:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  40322e:	7a10      	ldrb	r0, [r2, #8]
  403230:	2800      	cmp	r0, #0
  403232:	f000 80d1 	beq.w	4033d8 <main+0x990>
						if (Abs(harmony_list[i].freq - harmony_shifts[0]) > 8.0f) // don't harmonize input pitch twice
  403236:	ed92 7a00 	vldr	s14, [r2]
  40323a:	eddd 7a26 	vldr	s15, [sp, #152]	; 0x98
  40323e:	ee37 7a67 	vsub.f32	s14, s14, s15
  403242:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
  403246:	ed92 7a00 	vldr	s14, [r2]
  40324a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40324e:	bf4c      	ite	mi
  403250:	ee77 7ac7 	vsubmi.f32	s15, s15, s14
  403254:	ee77 7a67 	vsubpl.f32	s15, s14, s15
  403258:	eef4 7ac6 	vcmpe.f32	s15, s12
  40325c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403260:	bfcc      	ite	gt
  403262:	2201      	movgt	r2, #1
  403264:	2200      	movle	r2, #0
  403266:	2a00      	cmp	r2, #0
  403268:	f000 80b6 	beq.w	4033d8 <main+0x990>
							desired_pitch = harmony_list[i].freq;
  40326c:	18ca      	adds	r2, r1, r3
  40326e:	483b      	ldr	r0, [pc, #236]	; (40335c <main+0x914>)
  403270:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  403274:	edd2 7a00 	vldr	s15, [r2]
								if (chord_freqs[k].active && Abs(desired_pitch - chord_freqs[k].freq) < 1.0f)
  403278:	b14e      	cbz	r6, 40328e <main+0x846>
  40327a:	ee37 7ac3 	vsub.f32	s14, s15, s6
  40327e:	eeb0 7ac7 	vabs.f32	s14, s14
  403282:	eeb4 7ae6 	vcmpe.f32	s14, s13
  403286:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40328a:	f100 80a5 	bmi.w	4033d8 <main+0x990>
  40328e:	b14d      	cbz	r5, 4032a4 <main+0x85c>
  403290:	ee37 7ae3 	vsub.f32	s14, s15, s7
  403294:	eeb0 7ac7 	vabs.f32	s14, s14
  403298:	eeb4 7ae6 	vcmpe.f32	s14, s13
  40329c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4032a0:	f100 809a 	bmi.w	4033d8 <main+0x990>
  4032a4:	b14c      	cbz	r4, 4032ba <main+0x872>
  4032a6:	ee37 7ac4 	vsub.f32	s14, s15, s8
  4032aa:	eeb0 7ac7 	vabs.f32	s14, s14
  4032ae:	eeb4 7ae6 	vcmpe.f32	s14, s13
  4032b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4032b6:	f100 808f 	bmi.w	4033d8 <main+0x990>
  4032ba:	b14f      	cbz	r7, 4032d0 <main+0x888>
  4032bc:	ee37 7ae4 	vsub.f32	s14, s15, s9
  4032c0:	eeb0 7ac7 	vabs.f32	s14, s14
  4032c4:	eeb4 7ae6 	vcmpe.f32	s14, s13
  4032c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4032cc:	f100 8084 	bmi.w	4033d8 <main+0x990>
  4032d0:	9a03      	ldr	r2, [sp, #12]
  4032d2:	b142      	cbz	r2, 4032e6 <main+0x89e>
  4032d4:	ee37 7ae0 	vsub.f32	s14, s15, s1
  4032d8:	eeb0 7ac7 	vabs.f32	s14, s14
  4032dc:	eeb4 7ae6 	vcmpe.f32	s14, s13
  4032e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4032e4:	d478      	bmi.n	4033d8 <main+0x990>
  4032e6:	f1bc 0f00 	cmp.w	ip, #0
  4032ea:	d008      	beq.n	4032fe <main+0x8b6>
  4032ec:	ee37 7ac1 	vsub.f32	s14, s15, s2
  4032f0:	eeb0 7ac7 	vabs.f32	s14, s14
  4032f4:	eeb4 7ae6 	vcmpe.f32	s14, s13
  4032f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4032fc:	d46c      	bmi.n	4033d8 <main+0x990>
  4032fe:	f1b8 0f00 	cmp.w	r8, #0
  403302:	d008      	beq.n	403316 <main+0x8ce>
  403304:	ee37 7ae1 	vsub.f32	s14, s15, s3
  403308:	eeb0 7ac7 	vabs.f32	s14, s14
  40330c:	eeb4 7ae6 	vcmpe.f32	s14, s13
  403310:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403314:	d460      	bmi.n	4033d8 <main+0x990>
  403316:	9a04      	ldr	r2, [sp, #16]
  403318:	b142      	cbz	r2, 40332c <main+0x8e4>
  40331a:	ee37 7ac2 	vsub.f32	s14, s15, s4
  40331e:	eeb0 7ac7 	vabs.f32	s14, s14
  403322:	eeb4 7ae6 	vcmpe.f32	s14, s13
  403326:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40332a:	d455      	bmi.n	4033d8 <main+0x990>
								if (pitch_bend != 64)
  40332c:	4a08      	ldr	r2, [pc, #32]	; (403350 <main+0x908>)
  40332e:	6812      	ldr	r2, [r2, #0]
  403330:	2a40      	cmp	r2, #64	; 0x40
  403332:	e015      	b.n	403360 <main+0x918>
  403334:	00407660 	.word	0x00407660
  403338:	24924925 	.word	0x24924925
  40333c:	42800000 	.word	0x42800000
  403340:	3c800000 	.word	0x3c800000
  403344:	427c0000 	.word	0x427c0000
  403348:	3f879c7d 	.word	0x3f879c7d
  40334c:	2041c114 	.word	0x2041c114
  403350:	20400048 	.word	0x20400048
  403354:	40000005 	.word	0x40000005
  403358:	bf666666 	.word	0xbf666666
  40335c:	2044a818 	.word	0x2044a818
  403360:	d023      	beq.n	4033aa <main+0x962>
									bend_pitch(&desired_pitch, harmony_list[i].idx, (uint32_t)pitch_bend);
  403362:	18ca      	adds	r2, r1, r3
  403364:	49cf      	ldr	r1, [pc, #828]	; (4036a4 <main+0xc5c>)
  403366:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  40336a:	49cf      	ldr	r1, [pc, #828]	; (4036a8 <main+0xc60>)
  40336c:	6852      	ldr	r2, [r2, #4]
  40336e:	6809      	ldr	r1, [r1, #0]
	if (pitch_idx < 0 || pitch_idx > 127 || bend < 0 || bend > 127)
  403370:	2a7f      	cmp	r2, #127	; 0x7f
  403372:	d81a      	bhi.n	4033aa <main+0x962>
  403374:	297f      	cmp	r1, #127	; 0x7f
  403376:	d818      	bhi.n	4033aa <main+0x962>
	if (pitch_bend > 64)
  403378:	49cb      	ldr	r1, [pc, #812]	; (4036a8 <main+0xc60>)
  40337a:	6809      	ldr	r1, [r1, #0]
  40337c:	2940      	cmp	r1, #64	; 0x40
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  40337e:	49ca      	ldr	r1, [pc, #808]	; (4036a8 <main+0xc60>)
  403380:	ed91 7a00 	vldr	s14, [r1]
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  403384:	49c9      	ldr	r1, [pc, #804]	; (4036ac <main+0xc64>)
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  403386:	eeb8 7a47 	vcvt.f32.u32	s14, s14
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  40338a:	eb01 0182 	add.w	r1, r1, r2, lsl #2
	if (pitch_bend > 64)
  40338e:	f200 8213 	bhi.w	4037b8 <main+0xd70>
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  403392:	ee37 7a49 	vsub.f32	s14, s14, s18
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  403396:	ed91 aa00 	vldr	s20, [r1]
  40339a:	ed51 9a02 	vldr	s19, [r1, #-8]
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  40339e:	ee27 7a22 	vmul.f32	s14, s14, s5
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  4033a2:	ee7a 9a69 	vsub.f32	s19, s20, s19
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  4033a6:	eee9 7a87 	vfma.f32	s15, s19, s14
								pitch_shift = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  4033aa:	ee77 7ac8 	vsub.f32	s15, s15, s16
  4033ae:	ee67 7aa5 	vmul.f32	s15, s15, s11
								if (pitch_shift > 0.1f && pitch_shift < 6.0f) // range check
  4033b2:	eef4 7a45 	vcmp.f32	s15, s10
  4033b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4033ba:	dd0d      	ble.n	4033d8 <main+0x990>
  4033bc:	eef4 7a40 	vcmp.f32	s15, s0
  4033c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4033c4:	d508      	bpl.n	4033d8 <main+0x990>
									harmony_shifts[num_of_shifts++] = pitch_shift;
  4033c6:	aa3a      	add	r2, sp, #232	; 0xe8
								pitch_shift = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  4033c8:	ee77 7aa6 	vadd.f32	s15, s15, s13
									harmony_shifts[num_of_shifts++] = pitch_shift;
  4033cc:	eb02 028e 	add.w	r2, r2, lr, lsl #2
  4033d0:	f10e 0e01 	add.w	lr, lr, #1
  4033d4:	ed42 7a14 	vstr	s15, [r2, #-80]	; 0xffffffb0
				for (i = 0; i < MAX_NUM_KEYS_HARMONIES; i++)
  4033d8:	3301      	adds	r3, #1
  4033da:	2b0a      	cmp	r3, #10
  4033dc:	f47f af22 	bne.w	403224 <main+0x7dc>
  4033e0:	e014      	b.n	40340c <main+0x9c4>
		if (d2 <= d1)
  4033e2:	4611      	mov	r1, r2
	while (lo < hi)
  4033e4:	4299      	cmp	r1, r3
  4033e6:	f080 81cc 	bcs.w	403782 <main+0xd3a>
  4033ea:	18c8      	adds	r0, r1, r3
  4033ec:	461d      	mov	r5, r3
  4033ee:	460a      	mov	r2, r1
  4033f0:	49ae      	ldr	r1, [pc, #696]	; (4036ac <main+0xc64>)
  4033f2:	0843      	lsrs	r3, r0, #1
  4033f4:	eef0 8a66 	vmov.f32	s17, s13
  4033f8:	eb01 0183 	add.w	r1, r1, r3, lsl #2
  4033fc:	edd1 7a01 	vldr	s15, [r1, #4]
  403400:	edd1 6a00 	vldr	s13, [r1]
  403404:	f7ff bbe5 	b.w	402bd2 <main+0x18a>
			num_of_shifts = 1;  
  403408:	f04f 0e01 	mov.w	lr, #1
						}
					}
				}
			} 
			
			harmony_shifts[num_of_shifts] = END_OF_SHIFTS; 
  40340c:	a93a      	add	r1, sp, #232	; 0xe8
			
			create_harmonies(processBuffer, out_buffer, inputPitch, harmony_shifts, (float)harm_volume, (float)dry_volume); 
  40340e:	4ba8      	ldr	r3, [pc, #672]	; (4036b0 <main+0xc68>)
  403410:	4aa8      	ldr	r2, [pc, #672]	; (4036b4 <main+0xc6c>)
  403412:	681b      	ldr	r3, [r3, #0]
			harmony_shifts[num_of_shifts] = END_OF_SHIFTS; 
  403414:	eb01 048e 	add.w	r4, r1, lr, lsl #2
			create_harmonies(processBuffer, out_buffer, inputPitch, harmony_shifts, (float)harm_volume, (float)dry_volume); 
  403418:	6812      	ldr	r2, [r2, #0]
			harmony_shifts[num_of_shifts] = END_OF_SHIFTS; 
  40341a:	48a7      	ldr	r0, [pc, #668]	; (4036b8 <main+0xc70>)
			create_harmonies(processBuffer, out_buffer, inputPitch, harmony_shifts, (float)harm_volume, (float)dry_volume); 
  40341c:	49a7      	ldr	r1, [pc, #668]	; (4036bc <main+0xc74>)
  40341e:	9300      	str	r3, [sp, #0]
  403420:	ab26      	add	r3, sp, #152	; 0x98
  403422:	9201      	str	r2, [sp, #4]
  403424:	ee18 2a10 	vmov	r2, s16
			harmony_shifts[num_of_shifts] = END_OF_SHIFTS; 
  403428:	f844 0c50 	str.w	r0, [r4, #-80]
			create_harmonies(processBuffer, out_buffer, inputPitch, harmony_shifts, (float)harm_volume, (float)dry_volume); 
  40342c:	460d      	mov	r5, r1
  40342e:	48a4      	ldr	r0, [pc, #656]	; (4036c0 <main+0xc78>)
  403430:	4ca4      	ldr	r4, [pc, #656]	; (4036c4 <main+0xc7c>)
  403432:	47a0      	blx	r4
  403434:	4652      	mov	r2, sl
			
			// save dry audio 
			for (i = 0; i < WIN_SIZE; i++)
			{
				dry_circ_buffer[circ_buf_idx++ & CIRC_MASK] = out_buffer[i];
  403436:	f3c2 030d 	ubfx	r3, r2, #0, #14
  40343a:	f855 1b04 	ldr.w	r1, [r5], #4
  40343e:	3201      	adds	r2, #1
  403440:	eb09 0383 	add.w	r3, r9, r3, lsl #2
  403444:	6019      	str	r1, [r3, #0]
			for (i = 0; i < WIN_SIZE; i++)
  403446:	4ba0      	ldr	r3, [pc, #640]	; (4036c8 <main+0xc80>)
  403448:	42ab      	cmp	r3, r5
  40344a:	d1f4      	bne.n	403436 <main+0x9ee>
			}
			
			// Add audio effects 
			uint32_t curr_idx = circ_buf_idx - (uint32_t)WIN_SIZE;
			// chorus params 
			float n_freq = chorus_speed / SAMPLE_RATE; 
  40344c:	4b9f      	ldr	r3, [pc, #636]	; (4036cc <main+0xc84>)
			uint32_t num_samples_in_period = 1 / n_freq; 
  40344e:	eddf 8aa0 	vldr	s17, [pc, #640]	; 4036d0 <main+0xc88>
			float n_freq = chorus_speed / SAMPLE_RATE; 
  403452:	edd3 7a00 	vldr	s15, [r3]
  403456:	f50a 6380 	add.w	r3, sl, #1024	; 0x400
  40345a:	ed9f 8a9e 	vldr	s16, [pc, #632]	; 4036d4 <main+0xc8c>
			uint32_t num_samples_in_period = 1 / n_freq; 
  40345e:	ee88 7aa7 	vdiv.f32	s14, s17, s15
  403462:	9506      	str	r5, [sp, #24]
  403464:	4c95      	ldr	r4, [pc, #596]	; (4036bc <main+0xc74>)
			for (i = 0; i < WIN_SIZE; i++, curr_idx++)
			{				
				out_buffer[i] = (1.0f - 0.5*(delay_volume + 0.5f*(chorus_volume + reverb_volume))) * out_buffer[i]; 
						
				// chorus
				chorus_delay = (0.008f + 0.003f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * SAMPLE_RATE;
  403466:	ed9f aa9c 	vldr	s20, [pc, #624]	; 4036d8 <main+0xc90>
  40346a:	eddf 9a9c 	vldr	s19, [pc, #624]	; 4036dc <main+0xc94>
				if (sin_cnt == num_samples_in_period)
					sin_cnt = 0;
				out_buffer[i] += chorus_volume * (0.2f* (dry_circ_buffer[(curr_idx - chorus_delay)  & CIRC_MASK] +
  40346e:	ed9f 9a9c 	vldr	s18, [pc, #624]	; 4036e0 <main+0xc98>
  403472:	ee27 8a88 	vmul.f32	s16, s15, s16
			uint32_t num_samples_in_period = 1 / n_freq; 
  403476:	9d05      	ldr	r5, [sp, #20]
  403478:	9304      	str	r3, [sp, #16]
  40347a:	eefc 7ac7 	vcvt.u32.f32	s15, s14
  40347e:	edcd 7a03 	vstr	s15, [sp, #12]
				out_buffer[i] = (1.0f - 0.5*(delay_volume + 0.5f*(chorus_volume + reverb_volume))) * out_buffer[i]; 
  403482:	4b98      	ldr	r3, [pc, #608]	; (4036e4 <main+0xc9c>)
  403484:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
  403488:	4e97      	ldr	r6, [pc, #604]	; (4036e8 <main+0xca0>)
				chorus_delay = (0.008f + 0.003f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * SAMPLE_RATE;
  40348a:	f105 0801 	add.w	r8, r5, #1
				out_buffer[i] = (1.0f - 0.5*(delay_volume + 0.5f*(chorus_volume + reverb_volume))) * out_buffer[i]; 
  40348e:	ed93 7a00 	vldr	s14, [r3]
  403492:	4b96      	ldr	r3, [pc, #600]	; (4036ec <main+0xca4>)
  403494:	edd3 7a00 	vldr	s15, [r3]
  403498:	4b95      	ldr	r3, [pc, #596]	; (4036f0 <main+0xca8>)
  40349a:	ee77 7a27 	vadd.f32	s15, s14, s15
  40349e:	edd3 6a00 	vldr	s13, [r3]
  4034a2:	4b94      	ldr	r3, [pc, #592]	; (4036f4 <main+0xcac>)
  4034a4:	eee7 6a86 	vfma.f32	s13, s15, s12
  4034a8:	ee16 0a90 	vmov	r0, s13
  4034ac:	4798      	blx	r3
  4034ae:	2200      	movs	r2, #0
  4034b0:	4b91      	ldr	r3, [pc, #580]	; (4036f8 <main+0xcb0>)
  4034b2:	47b0      	blx	r6
  4034b4:	4e91      	ldr	r6, [pc, #580]	; (4036fc <main+0xcb4>)
  4034b6:	4602      	mov	r2, r0
  4034b8:	460b      	mov	r3, r1
  4034ba:	2000      	movs	r0, #0
  4034bc:	4990      	ldr	r1, [pc, #576]	; (403700 <main+0xcb8>)
  4034be:	47b0      	blx	r6
  4034c0:	4606      	mov	r6, r0
  4034c2:	460f      	mov	r7, r1
  4034c4:	6820      	ldr	r0, [r4, #0]
  4034c6:	4b8b      	ldr	r3, [pc, #556]	; (4036f4 <main+0xcac>)
  4034c8:	4798      	blx	r3
  4034ca:	4602      	mov	r2, r0
  4034cc:	460b      	mov	r3, r1
  4034ce:	4630      	mov	r0, r6
  4034d0:	4639      	mov	r1, r7
  4034d2:	4e85      	ldr	r6, [pc, #532]	; (4036e8 <main+0xca0>)
  4034d4:	47b0      	blx	r6
  4034d6:	4b8b      	ldr	r3, [pc, #556]	; (403704 <main+0xcbc>)
  4034d8:	4798      	blx	r3
				chorus_delay = (0.008f + 0.003f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * SAMPLE_RATE;
  4034da:	ee07 5a90 	vmov	s15, r5
				if (sin_cnt == num_samples_in_period)
  4034de:	9b03      	ldr	r3, [sp, #12]
				chorus_delay = (0.008f + 0.003f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * SAMPLE_RATE;
  4034e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
				out_buffer[i] = (1.0f - 0.5*(delay_volume + 0.5f*(chorus_volume + reverb_volume))) * out_buffer[i]; 
  4034e4:	6020      	str	r0, [r4, #0]
				if (sin_cnt == num_samples_in_period)
  4034e6:	4543      	cmp	r3, r8
  4034e8:	bf14      	ite	ne
  4034ea:	4645      	movne	r5, r8
  4034ec:	2500      	moveq	r5, #0
				chorus_delay = (0.008f + 0.003f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * SAMPLE_RATE;
  4034ee:	4b86      	ldr	r3, [pc, #536]	; (403708 <main+0xcc0>)
				// delay
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
				out_buffer[i] += delay_volume * delay_circ_buffer[curr_idx & CIRC_MASK];
				
				// reverb
				out_buffer[i] += reverb_volume * 0.33f *
  4034f0:	4f7e      	ldr	r7, [pc, #504]	; (4036ec <main+0xca4>)
				chorus_delay = (0.008f + 0.003f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * SAMPLE_RATE;
  4034f2:	ee67 7a88 	vmul.f32	s15, s15, s16
  4034f6:	ee17 0a90 	vmov	r0, s15
  4034fa:	4798      	blx	r3
  4034fc:	eef0 7a69 	vmov.f32	s15, s19
  403500:	ee07 0a10 	vmov	s14, r0
						(dry_circ_buffer[(curr_idx - 2001)  & CIRC_MASK] +
  403504:	f46f 63fa 	mvn.w	r3, #2000	; 0x7d0
				out_buffer[i] += chorus_volume * (0.2f* (dry_circ_buffer[(curr_idx - chorus_delay)  & CIRC_MASK] +
  403508:	4a76      	ldr	r2, [pc, #472]	; (4036e4 <main+0xc9c>)
														dry_circ_buffer[(curr_idx - 809 - chorus_delay)  & CIRC_MASK]));			
  40350a:	f46f 7e4a 	mvn.w	lr, #808	; 0x328
				chorus_delay = (0.008f + 0.003f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * SAMPLE_RATE;
  40350e:	eee7 7a0a 	vfma.f32	s15, s14, s20
						(dry_circ_buffer[(curr_idx - 2001)  & CIRC_MASK] +
  403512:	eb0a 0103 	add.w	r1, sl, r3
				out_buffer[i] += chorus_volume * (0.2f* (dry_circ_buffer[(curr_idx - chorus_delay)  & CIRC_MASK] +
  403516:	edd2 4a00 	vldr	s9, [r2]
						dry_circ_buffer[(curr_idx - 1503)  & CIRC_MASK] + 
  40351a:	f2aa 53df 	subw	r3, sl, #1503	; 0x5df
						dry_circ_buffer[(curr_idx - 1203)  & CIRC_MASK] ); 
  40351e:	f2aa 42b3 	subw	r2, sl, #1203	; 0x4b3
						(dry_circ_buffer[(curr_idx - 2001)  & CIRC_MASK] +
  403522:	f3c1 010d 	ubfx	r1, r1, #0, #14
						dry_circ_buffer[(curr_idx - 1503)  & CIRC_MASK] + 
  403526:	f3c3 030d 	ubfx	r3, r3, #0, #14
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  40352a:	4878      	ldr	r0, [pc, #480]	; (40370c <main+0xcc4>)
						dry_circ_buffer[(curr_idx - 1203)  & CIRC_MASK] ); 
  40352c:	f3c2 020d 	ubfx	r2, r2, #0, #14
						(dry_circ_buffer[(curr_idx - 2001)  & CIRC_MASK] +
  403530:	eb09 0181 	add.w	r1, r9, r1, lsl #2
						dry_circ_buffer[(curr_idx - 1503)  & CIRC_MASK] + 
  403534:	eb09 0383 	add.w	r3, r9, r3, lsl #2
				out_buffer[i] += chorus_volume * (0.2f* (dry_circ_buffer[(curr_idx - chorus_delay)  & CIRC_MASK] +
  403538:	ee64 4a89 	vmul.f32	s9, s9, s18
				chorus_delay = (0.008f + 0.003f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * SAMPLE_RATE;
  40353c:	ee67 7aa8 	vmul.f32	s15, s15, s17
						dry_circ_buffer[(curr_idx - 1203)  & CIRC_MASK] ); 
  403540:	eb09 0282 	add.w	r2, r9, r2, lsl #2
						(dry_circ_buffer[(curr_idx - 2001)  & CIRC_MASK] +
  403544:	ed93 7a00 	vldr	s14, [r3]
  403548:	ed91 6a00 	vldr	s12, [r1]
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  40354c:	f3ca 010d 	ubfx	r1, sl, #0, #14
				chorus_delay = (0.008f + 0.003f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * SAMPLE_RATE;
  403550:	eefc 7ae7 	vcvt.u32.f32	s15, s15
				out_buffer[i] += chorus_volume * (0.2f* (dry_circ_buffer[(curr_idx - chorus_delay)  & CIRC_MASK] +
  403554:	edd4 5a00 	vldr	s11, [r4]
						(dry_circ_buffer[(curr_idx - 2001)  & CIRC_MASK] +
  403558:	ee36 6a07 	vadd.f32	s12, s12, s14
				chorus_delay = (0.008f + 0.003f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * SAMPLE_RATE;
  40355c:	ee17 3a90 	vmov	r3, s15
						dry_circ_buffer[(curr_idx - 1503)  & CIRC_MASK] + 
  403560:	edd2 7a00 	vldr	s15, [r2]
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  403564:	4a6a      	ldr	r2, [pc, #424]	; (403710 <main+0xcc8>)
				out_buffer[i] += chorus_volume * (0.2f* (dry_circ_buffer[(curr_idx - chorus_delay)  & CIRC_MASK] +
  403566:	ebaa 0303 	sub.w	r3, sl, r3
						dry_circ_buffer[(curr_idx - 1503)  & CIRC_MASK] + 
  40356a:	ee36 6a27 	vadd.f32	s12, s12, s15
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  40356e:	6812      	ldr	r2, [r2, #0]
  403570:	edd0 3a00 	vldr	s7, [r0]
														dry_circ_buffer[(curr_idx - 199 - chorus_delay)  & CIRC_MASK] +
  403574:	f1a3 06c7 	sub.w	r6, r3, #199	; 0xc7
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  403578:	4866      	ldr	r0, [pc, #408]	; (403714 <main+0xccc>)
  40357a:	ebaa 0202 	sub.w	r2, sl, r2
														dry_circ_buffer[(curr_idx - 199 - chorus_delay)  & CIRC_MASK] +
  40357e:	f3c6 060d 	ubfx	r6, r6, #0, #14
				out_buffer[i] += reverb_volume * 0.33f *
  403582:	eddf 7a65 	vldr	s15, [pc, #404]	; 403718 <main+0xcd0>
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  403586:	eb00 0181 	add.w	r1, r0, r1, lsl #2
				out_buffer[i] += delay_volume * delay_circ_buffer[curr_idx & CIRC_MASK];
  40358a:	4859      	ldr	r0, [pc, #356]	; (4036f0 <main+0xca8>)
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  40358c:	f3c2 020d 	ubfx	r2, r2, #0, #14
														dry_circ_buffer[(curr_idx - 199 - chorus_delay)  & CIRC_MASK] +
  403590:	eb09 0686 	add.w	r6, r9, r6, lsl #2
				out_buffer[i] += delay_volume * delay_circ_buffer[curr_idx & CIRC_MASK];
  403594:	ed90 4a00 	vldr	s8, [r0]
														dry_circ_buffer[(curr_idx - 401 - chorus_delay)  & CIRC_MASK] +
  403598:	f46f 70c8 	mvn.w	r0, #400	; 0x190
				out_buffer[i] += reverb_volume * 0.33f *
  40359c:	ed97 5a00 	vldr	s10, [r7]
			for (i = 0; i < WIN_SIZE; i++, curr_idx++)
  4035a0:	f10a 0a01 	add.w	sl, sl, #1
														dry_circ_buffer[(curr_idx - 401 - chorus_delay)  & CIRC_MASK] +
  4035a4:	1818      	adds	r0, r3, r0
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  4035a6:	4f5b      	ldr	r7, [pc, #364]	; (403714 <main+0xccc>)
														dry_circ_buffer[(curr_idx - 199 - chorus_delay)  & CIRC_MASK] +
  4035a8:	ed96 7a00 	vldr	s14, [r6]
				out_buffer[i] += chorus_volume * (0.2f* (dry_circ_buffer[(curr_idx - chorus_delay)  & CIRC_MASK] +
  4035ac:	f3c3 060d 	ubfx	r6, r3, #0, #14
														dry_circ_buffer[(curr_idx - 401 - chorus_delay)  & CIRC_MASK] +
  4035b0:	f3c0 000d 	ubfx	r0, r0, #0, #14
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  4035b4:	eb07 0282 	add.w	r2, r7, r2, lsl #2
														dry_circ_buffer[(curr_idx - 601 - chorus_delay)  & CIRC_MASK] +
  4035b8:	f46f 7716 	mvn.w	r7, #600	; 0x258
				out_buffer[i] += reverb_volume * 0.33f *
  4035bc:	ee25 5a27 	vmul.f32	s10, s10, s15
														dry_circ_buffer[(curr_idx - 401 - chorus_delay)  & CIRC_MASK] +
  4035c0:	eb09 0080 	add.w	r0, r9, r0, lsl #2
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  4035c4:	ed92 3a00 	vldr	s6, [r2]
				out_buffer[i] += chorus_volume * (0.2f* (dry_circ_buffer[(curr_idx - chorus_delay)  & CIRC_MASK] +
  4035c8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
														dry_circ_buffer[(curr_idx - 199 - chorus_delay)  & CIRC_MASK] +
  4035cc:	edd0 7a00 	vldr	s15, [r0]
														dry_circ_buffer[(curr_idx - 601 - chorus_delay)  & CIRC_MASK] +
  4035d0:	19d8      	adds	r0, r3, r7
														dry_circ_buffer[(curr_idx - 809 - chorus_delay)  & CIRC_MASK]));			
  4035d2:	4473      	add	r3, lr
														dry_circ_buffer[(curr_idx - 199 - chorus_delay)  & CIRC_MASK] +
  4035d4:	ee77 7a27 	vadd.f32	s15, s14, s15
														dry_circ_buffer[(curr_idx - 601 - chorus_delay)  & CIRC_MASK] +
  4035d8:	f3c0 000d 	ubfx	r0, r0, #0, #14
														dry_circ_buffer[(curr_idx - 199 - chorus_delay)  & CIRC_MASK] +
  4035dc:	ed96 7a00 	vldr	s14, [r6]
														dry_circ_buffer[(curr_idx - 809 - chorus_delay)  & CIRC_MASK]));			
  4035e0:	f3c3 030d 	ubfx	r3, r3, #0, #14
														dry_circ_buffer[(curr_idx - 601 - chorus_delay)  & CIRC_MASK] +
  4035e4:	eb09 0080 	add.w	r0, r9, r0, lsl #2
														dry_circ_buffer[(curr_idx - 199 - chorus_delay)  & CIRC_MASK] +
  4035e8:	ee77 7a87 	vadd.f32	s15, s15, s14
														dry_circ_buffer[(curr_idx - 809 - chorus_delay)  & CIRC_MASK]));			
  4035ec:	eb09 0383 	add.w	r3, r9, r3, lsl #2
														dry_circ_buffer[(curr_idx - 401 - chorus_delay)  & CIRC_MASK] +
  4035f0:	edd0 6a00 	vldr	s13, [r0]
														dry_circ_buffer[(curr_idx - 601 - chorus_delay)  & CIRC_MASK] +
  4035f4:	ed93 7a00 	vldr	s14, [r3]
														dry_circ_buffer[(curr_idx - 401 - chorus_delay)  & CIRC_MASK] +
  4035f8:	ee77 7aa6 	vadd.f32	s15, s15, s13
			for (i = 0; i < WIN_SIZE; i++, curr_idx++)
  4035fc:	9b04      	ldr	r3, [sp, #16]
  4035fe:	459a      	cmp	sl, r3
														dry_circ_buffer[(curr_idx - 601 - chorus_delay)  & CIRC_MASK] +
  403600:	ee77 7a87 	vadd.f32	s15, s15, s14
				out_buffer[i] += chorus_volume * (0.2f* (dry_circ_buffer[(curr_idx - chorus_delay)  & CIRC_MASK] +
  403604:	eee4 5aa7 	vfma.f32	s11, s9, s15
  403608:	eef0 7a65 	vmov.f32	s15, s11
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  40360c:	eeb0 7a65 	vmov.f32	s14, s11
				out_buffer[i] += reverb_volume * 0.33f *
  403610:	eee6 7a05 	vfma.f32	s15, s12, s10
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  403614:	eea3 7a23 	vfma.f32	s14, s6, s7
				out_buffer[i] += reverb_volume * 0.33f *
  403618:	eee7 7a04 	vfma.f32	s15, s14, s8
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  40361c:	ed81 7a00 	vstr	s14, [r1]
				out_buffer[i] += reverb_volume * 0.33f *
  403620:	ece4 7a01 	vstmia	r4!, {s15}
			for (i = 0; i < WIN_SIZE; i++, curr_idx++)
  403624:	f47f af2d 	bne.w	403482 <main+0xa3a>
			}
	
			// scale output 
			arm_scale_f32(out_buffer, (float)INT16_MAX * master_volume, out_buffer, WIN_SIZE);
  403628:	4b3c      	ldr	r3, [pc, #240]	; (40371c <main+0xcd4>)
  40362a:	eddf 7a3d 	vldr	s15, [pc, #244]	; 403720 <main+0xcd8>
  40362e:	ed93 7a00 	vldr	s14, [r3]
  403632:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403636:	4a21      	ldr	r2, [pc, #132]	; (4036bc <main+0xc74>)
  403638:	ee67 7a27 	vmul.f32	s15, s14, s15
  40363c:	4c39      	ldr	r4, [pc, #228]	; (403724 <main+0xcdc>)
  40363e:	4610      	mov	r0, r2
  403640:	9505      	str	r5, [sp, #20]
  403642:	9d06      	ldr	r5, [sp, #24]
  403644:	ee17 1a90 	vmov	r1, s15
  403648:	47a0      	blx	r4
  40364a:	4b1c      	ldr	r3, [pc, #112]	; (4036bc <main+0xc74>)
  40364c:	9f07      	ldr	r7, [sp, #28]
  40364e:	4a1b      	ldr	r2, [pc, #108]	; (4036bc <main+0xc74>)
			
			// Sound out 
			uint32_t idx = 0; 
			for(i = 0; i < IO_BUF_SIZE; i+=2)
			{
				outBuffer[i] = (uint16_t)(int16_t)(out_buffer[idx++]);  
  403650:	f8db 6000 	ldr.w	r6, [fp]
  403654:	1a98      	subs	r0, r3, r2
  403656:	ecf3 7a01 	vldmia	r3!, {s15}
  40365a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
				outBuffer[i+1] = outBuffer[i]; 
  40365e:	18fc      	adds	r4, r7, r3
			for(i = 0; i < IO_BUF_SIZE; i+=2)
  403660:	42ab      	cmp	r3, r5
				outBuffer[i] = (uint16_t)(int16_t)(out_buffer[idx++]);  
  403662:	edcd 7a03 	vstr	s15, [sp, #12]
  403666:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  40366a:	5232      	strh	r2, [r6, r0]
				outBuffer[i+1] = outBuffer[i]; 
  40366c:	5a32      	ldrh	r2, [r6, r0]
  40366e:	b292      	uxth	r2, r2
  403670:	5332      	strh	r2, [r6, r4]
			for(i = 0; i < IO_BUF_SIZE; i+=2)
  403672:	d1ec      	bne.n	40364e <main+0xc06>
  403674:	f7ff ba97 	b.w	402ba6 <main+0x15e>
					number_of_semitones_from_root +=1;
  403678:	3401      	adds	r4, #1
					scale_pitch = midi_note_frequencies[closest_note_number + 1];
  40367a:	edd3 9a01 	vldr	s19, [r3, #4]
				scale_step += major[i];
  40367e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
				if (number_of_semitones_from_root == scale_step)
  403680:	429c      	cmp	r4, r3
  403682:	f47f ab45 	bne.w	402d10 <main+0x2c8>
  403686:	2401      	movs	r4, #1
  403688:	f7ff bb5c 	b.w	402d44 <main+0x2fc>
			float scale_pitch = closest_note_freq;
  40368c:	eef0 9a68 	vmov.f32	s19, s17
  403690:	f7ff bb3a 	b.w	402d08 <main+0x2c0>
				} else chord_freqs[chord_idx].active = false;
  403694:	2300      	movs	r3, #0
			num_of_shifts = 1;  
  403696:	2201      	movs	r2, #1
				} else chord_freqs[chord_idx].active = false;
  403698:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
			num_of_shifts = 1;  
  40369c:	4616      	mov	r6, r2
  40369e:	f7ff bbe8 	b.w	402e72 <main+0x42a>
  4036a2:	bf00      	nop
  4036a4:	2044a818 	.word	0x2044a818
  4036a8:	20400048 	.word	0x20400048
  4036ac:	00407660 	.word	0x00407660
  4036b0:	2040003c 	.word	0x2040003c
  4036b4:	20400038 	.word	0x20400038
  4036b8:	bf800000 	.word	0xbf800000
  4036bc:	20444000 	.word	0x20444000
  4036c0:	20446800 	.word	0x20446800
  4036c4:	00400dc1 	.word	0x00400dc1
  4036c8:	20445000 	.word	0x20445000
  4036cc:	2040002c 	.word	0x2040002c
  4036d0:	4732b600 	.word	0x4732b600
  4036d4:	3910023a 	.word	0x3910023a
  4036d8:	3b449ba6 	.word	0x3b449ba6
  4036dc:	3c03126f 	.word	0x3c03126f
  4036e0:	3e4ccccd 	.word	0x3e4ccccd
  4036e4:	2041c120 	.word	0x2041c120
  4036e8:	00404331 	.word	0x00404331
  4036ec:	20445004 	.word	0x20445004
  4036f0:	20430000 	.word	0x20430000
  4036f4:	00404289 	.word	0x00404289
  4036f8:	3fe00000 	.word	0x3fe00000
  4036fc:	00403fc9 	.word	0x00403fc9
  403700:	3ff00000 	.word	0x3ff00000
  403704:	00404755 	.word	0x00404755
  403708:	00403b81 	.word	0x00403b81
  40370c:	20400030 	.word	0x20400030
  403710:	20400034 	.word	0x20400034
  403714:	20420000 	.word	0x20420000
  403718:	3ea8f5c3 	.word	0x3ea8f5c3
  40371c:	20400044 	.word	0x20400044
  403720:	46fffe00 	.word	0x46fffe00
  403724:	00403c09 	.word	0x00403c09
				if(chord_harmonies[chord_idx] == true)
  403728:	4b4d      	ldr	r3, [pc, #308]	; (403860 <main+0xe18>)
  40372a:	781b      	ldrb	r3, [r3, #0]
  40372c:	2b00      	cmp	r3, #0
  40372e:	d0b1      	beq.n	403694 <main+0xc4c>
						desired_pitch = closest_note_freq*powerf(1.059463094359f, -12);
  403730:	eddf 7a4c 	vldr	s15, [pc, #304]	; 403864 <main+0xe1c>
  403734:	ee68 7aa7 	vmul.f32	s15, s17, s15
  403738:	f7ff bb63 	b.w	402e02 <main+0x3ba>
				} else chord_freqs[chord_idx].active = false;
  40373c:	46b6      	mov	lr, r6
  40373e:	f88d 2094 	strb.w	r2, [sp, #148]	; 0x94
  403742:	ed9d 2a24 	vldr	s4, [sp, #144]	; 0x90
  403746:	e53e      	b.n	4031c6 <main+0x77e>
	return 1.0/result;
  403748:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
  40374c:	eec7 7a27 	vdiv.f32	s15, s14, s15
  403750:	f7ff bbdb 	b.w	402f0a <main+0x4c2>
					desired_pitch = scale_pitch;
  403754:	eef0 7a69 	vmov.f32	s15, s19
  403758:	f7ff bb42 	b.w	402de0 <main+0x398>
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  40375c:	eeb8 7a47 	vcvt.f32.u32	s14, s14
  403760:	eddf 6a41 	vldr	s13, [pc, #260]	; 403868 <main+0xe20>
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  403764:	ed93 6a00 	vldr	s12, [r3]
  403768:	9b09      	ldr	r3, [sp, #36]	; 0x24
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  40376a:	ee37 7a66 	vsub.f32	s14, s14, s13
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  40376e:	ed93 5a00 	vldr	s10, [r3]
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  403772:	ee27 7a24 	vmul.f32	s14, s14, s9
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  403776:	ee75 6a46 	vsub.f32	s13, s10, s12
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  40377a:	eee6 7a87 	vfma.f32	s15, s13, s14
  40377e:	f7ff bbec 	b.w	402f5a <main+0x512>
	while (lo < hi)
  403782:	eef0 8a66 	vmov.f32	s17, s13
  403786:	461d      	mov	r5, r3
  403788:	f7ff ba96 	b.w	402cb8 <main+0x270>
						desired_pitch = scale_pitch*powerf(1.059463094359f, 12);
  40378c:	eddf 8a37 	vldr	s17, [pc, #220]	; 40386c <main+0xe24>
  403790:	ee69 8aa8 	vmul.f32	s17, s19, s17
  403794:	e4da      	b.n	40314c <main+0x704>
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  403796:	eef8 6a66 	vcvt.f32.u32	s13, s13
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  40379a:	eb03 0285 	add.w	r2, r3, r5, lsl #2
  40379e:	edd2 4a02 	vldr	s9, [r2, #8]
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  4037a2:	ee76 6ae3 	vsub.f32	s13, s13, s7
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  4037a6:	ed92 5a00 	vldr	s10, [r2]
  4037aa:	ee34 5ac5 	vsub.f32	s10, s9, s10
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  4037ae:	ee66 6a84 	vmul.f32	s13, s13, s8
  4037b2:	eee6 7a85 	vfma.f32	s15, s13, s10
  4037b6:	e487      	b.n	4030c8 <main+0x680>
  4037b8:	ee37 7a68 	vsub.f32	s14, s14, s17
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  4037bc:	ed91 aa02 	vldr	s20, [r1, #8]
  4037c0:	edd1 9a00 	vldr	s19, [r1]
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  4037c4:	ee27 7a22 	vmul.f32	s14, s14, s5
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  4037c8:	ee7a 9a69 	vsub.f32	s19, s20, s19
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  4037cc:	eee9 7a87 	vfma.f32	s15, s19, s14
  4037d0:	e5eb      	b.n	4033aa <main+0x962>
				if (number_of_semitones_from_root == scale_step)
  4037d2:	2405      	movs	r4, #5
  4037d4:	f7ff bab6 	b.w	402d44 <main+0x2fc>
  4037d8:	2404      	movs	r4, #4
  4037da:	f7ff bab3 	b.w	402d44 <main+0x2fc>
  4037de:	2403      	movs	r4, #3
  4037e0:	f7ff bab0 	b.w	402d44 <main+0x2fc>
  4037e4:	2402      	movs	r4, #2
  4037e6:	f7ff baad 	b.w	402d44 <main+0x2fc>
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  4037ea:	eeb8 7a47 	vcvt.f32.u32	s14, s14
  4037ee:	eddf 6a1e 	vldr	s13, [pc, #120]	; 403868 <main+0xe20>
  4037f2:	eddf 7a1f 	vldr	s15, [pc, #124]	; 403870 <main+0xe28>
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  4037f6:	ed93 5a02 	vldr	s10, [r3, #8]
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  4037fa:	ee37 7a66 	vsub.f32	s14, s14, s13
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  4037fe:	ed93 6a00 	vldr	s12, [r3]
  403802:	ee75 6a46 	vsub.f32	s13, s10, s12
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  403806:	ee67 7a27 	vmul.f32	s15, s14, s15
  40380a:	eee6 8aa7 	vfma.f32	s17, s13, s15
  40380e:	e4c6      	b.n	40319e <main+0x756>
  403810:	eeb8 7a47 	vcvt.f32.u32	s14, s14
  403814:	eddf 6a14 	vldr	s13, [pc, #80]	; 403868 <main+0xe20>
  403818:	eddf 7a15 	vldr	s15, [pc, #84]	; 403870 <main+0xe28>
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  40381c:	ed93 6a02 	vldr	s12, [r3, #8]
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  403820:	ee37 7a66 	vsub.f32	s14, s14, s13
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  403824:	ee76 6a68 	vsub.f32	s13, s12, s17
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  403828:	ee67 7a27 	vmul.f32	s15, s14, s15
  40382c:	eeb0 7a69 	vmov.f32	s14, s19
  403830:	eea6 7aa7 	vfma.f32	s14, s13, s15
  403834:	eef0 7a47 	vmov.f32	s15, s14
  403838:	f7ff bad2 	b.w	402de0 <main+0x398>
  40383c:	eef8 6a66 	vcvt.f32.u32	s13, s13
  403840:	ed9f 6a09 	vldr	s12, [pc, #36]	; 403868 <main+0xe20>
  403844:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 403870 <main+0xe28>
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  403848:	ed93 5a02 	vldr	s10, [r3, #8]
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  40384c:	ee76 6ac6 	vsub.f32	s13, s13, s12
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  403850:	ee35 6a68 	vsub.f32	s12, s10, s17
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  403854:	ee26 7a87 	vmul.f32	s14, s13, s14
  403858:	eee6 7a07 	vfma.f32	s15, s12, s14
  40385c:	f7ff baf8 	b.w	402e50 <main+0x408>
  403860:	2041c114 	.word	0x2041c114
  403864:	3efffff5 	.word	0x3efffff5
  403868:	427c0000 	.word	0x427c0000
  40386c:	40000005 	.word	0x40000005
  403870:	3c800000 	.word	0x3c800000

00403874 <arm_fill_f32>:
  403874:	b430      	push	{r4, r5}
  403876:	0895      	lsrs	r5, r2, #2
  403878:	d00b      	beq.n	403892 <arm_fill_f32+0x1e>
  40387a:	460b      	mov	r3, r1
  40387c:	462c      	mov	r4, r5
  40387e:	3c01      	subs	r4, #1
  403880:	6018      	str	r0, [r3, #0]
  403882:	6058      	str	r0, [r3, #4]
  403884:	6098      	str	r0, [r3, #8]
  403886:	60d8      	str	r0, [r3, #12]
  403888:	f103 0310 	add.w	r3, r3, #16
  40388c:	d1f7      	bne.n	40387e <arm_fill_f32+0xa>
  40388e:	eb01 1105 	add.w	r1, r1, r5, lsl #4
  403892:	f012 0203 	ands.w	r2, r2, #3
  403896:	d003      	beq.n	4038a0 <arm_fill_f32+0x2c>
  403898:	3a01      	subs	r2, #1
  40389a:	f841 0b04 	str.w	r0, [r1], #4
  40389e:	d1fb      	bne.n	403898 <arm_fill_f32+0x24>
  4038a0:	bc30      	pop	{r4, r5}
  4038a2:	4770      	bx	lr

004038a4 <arm_copy_f32>:
  4038a4:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
  4038a8:	ea5f 0992 	movs.w	r9, r2, lsr #2
  4038ac:	d018      	beq.n	4038e0 <arm_copy_f32+0x3c>
  4038ae:	4604      	mov	r4, r0
  4038b0:	460b      	mov	r3, r1
  4038b2:	464d      	mov	r5, r9
  4038b4:	f8d4 8000 	ldr.w	r8, [r4]
  4038b8:	f8d4 c004 	ldr.w	ip, [r4, #4]
  4038bc:	68a7      	ldr	r7, [r4, #8]
  4038be:	68e6      	ldr	r6, [r4, #12]
  4038c0:	3d01      	subs	r5, #1
  4038c2:	f8c3 8000 	str.w	r8, [r3]
  4038c6:	f8c3 c004 	str.w	ip, [r3, #4]
  4038ca:	609f      	str	r7, [r3, #8]
  4038cc:	60de      	str	r6, [r3, #12]
  4038ce:	f104 0410 	add.w	r4, r4, #16
  4038d2:	f103 0310 	add.w	r3, r3, #16
  4038d6:	d1ed      	bne.n	4038b4 <arm_copy_f32+0x10>
  4038d8:	ea4f 1909 	mov.w	r9, r9, lsl #4
  4038dc:	4448      	add	r0, r9
  4038de:	4449      	add	r1, r9
  4038e0:	f012 0203 	ands.w	r2, r2, #3
  4038e4:	d005      	beq.n	4038f2 <arm_copy_f32+0x4e>
  4038e6:	f850 3b04 	ldr.w	r3, [r0], #4
  4038ea:	3a01      	subs	r2, #1
  4038ec:	f841 3b04 	str.w	r3, [r1], #4
  4038f0:	d1f9      	bne.n	4038e6 <arm_copy_f32+0x42>
  4038f2:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
  4038f6:	4770      	bx	lr

004038f8 <arm_power_f32>:
  4038f8:	b430      	push	{r4, r5}
  4038fa:	088d      	lsrs	r5, r1, #2
  4038fc:	eddf 7a18 	vldr	s15, [pc, #96]	; 403960 <arm_power_f32+0x68>
  403900:	d01f      	beq.n	403942 <arm_power_f32+0x4a>
  403902:	4603      	mov	r3, r0
  403904:	462c      	mov	r4, r5
  403906:	edd3 6a00 	vldr	s13, [r3]
  40390a:	ed93 7a01 	vldr	s14, [r3, #4]
  40390e:	ee66 6aa6 	vmul.f32	s13, s13, s13
  403912:	ee27 6a07 	vmul.f32	s12, s14, s14
  403916:	ee76 7aa7 	vadd.f32	s15, s13, s15
  40391a:	ed93 7a02 	vldr	s14, [r3, #8]
  40391e:	ee76 7a27 	vadd.f32	s15, s12, s15
  403922:	ee67 6a07 	vmul.f32	s13, s14, s14
  403926:	ed93 7a03 	vldr	s14, [r3, #12]
  40392a:	ee76 6aa7 	vadd.f32	s13, s13, s15
  40392e:	ee27 7a07 	vmul.f32	s14, s14, s14
  403932:	3c01      	subs	r4, #1
  403934:	f103 0310 	add.w	r3, r3, #16
  403938:	ee77 7a26 	vadd.f32	s15, s14, s13
  40393c:	d1e3      	bne.n	403906 <arm_power_f32+0xe>
  40393e:	eb00 1005 	add.w	r0, r0, r5, lsl #4
  403942:	f011 0103 	ands.w	r1, r1, #3
  403946:	d007      	beq.n	403958 <arm_power_f32+0x60>
  403948:	ecb0 7a01 	vldmia	r0!, {s14}
  40394c:	ee27 7a07 	vmul.f32	s14, s14, s14
  403950:	3901      	subs	r1, #1
  403952:	ee77 7a87 	vadd.f32	s15, s15, s14
  403956:	d1f7      	bne.n	403948 <arm_power_f32+0x50>
  403958:	edc2 7a00 	vstr	s15, [r2]
  40395c:	bc30      	pop	{r4, r5}
  40395e:	4770      	bx	lr
  403960:	00000000 	.word	0x00000000

00403964 <arm_min_f32>:
  403964:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
  403968:	f101 3cff 	add.w	ip, r1, #4294967295
  40396c:	ea5f 099c 	movs.w	r9, ip, lsr #2
  403970:	f100 0704 	add.w	r7, r0, #4
  403974:	edd0 7a00 	vldr	s15, [r0]
  403978:	d05c      	beq.n	403a34 <arm_min_f32+0xd0>
  40397a:	463c      	mov	r4, r7
  40397c:	464e      	mov	r6, r9
  40397e:	2004      	movs	r0, #4
  403980:	2500      	movs	r5, #0
  403982:	edd4 6a00 	vldr	s13, [r4]
  403986:	eef4 6ae7 	vcmpe.f32	s13, s15
  40398a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40398e:	ed94 7a01 	vldr	s14, [r4, #4]
  403992:	bf48      	it	mi
  403994:	eef0 7a66 	vmovmi.f32	s15, s13
  403998:	eef4 7ac7 	vcmpe.f32	s15, s14
  40399c:	f1a0 0803 	sub.w	r8, r0, #3
  4039a0:	bf48      	it	mi
  4039a2:	4645      	movmi	r5, r8
  4039a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4039a8:	edd4 6a02 	vldr	s13, [r4, #8]
  4039ac:	bfc8      	it	gt
  4039ae:	eef0 7a47 	vmovgt.f32	s15, s14
  4039b2:	eef4 7ae6 	vcmpe.f32	s15, s13
  4039b6:	f1a0 0802 	sub.w	r8, r0, #2
  4039ba:	bfc8      	it	gt
  4039bc:	4645      	movgt	r5, r8
  4039be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4039c2:	ed94 7a03 	vldr	s14, [r4, #12]
  4039c6:	bfc8      	it	gt
  4039c8:	eef0 7a66 	vmovgt.f32	s15, s13
  4039cc:	eef4 7ac7 	vcmpe.f32	s15, s14
  4039d0:	f100 38ff 	add.w	r8, r0, #4294967295
  4039d4:	bfc8      	it	gt
  4039d6:	4645      	movgt	r5, r8
  4039d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4039dc:	bfc8      	it	gt
  4039de:	4605      	movgt	r5, r0
  4039e0:	bfc8      	it	gt
  4039e2:	eef0 7a47 	vmovgt.f32	s15, s14
  4039e6:	3e01      	subs	r6, #1
  4039e8:	f104 0410 	add.w	r4, r4, #16
  4039ec:	f100 0004 	add.w	r0, r0, #4
  4039f0:	d1c7      	bne.n	403982 <arm_min_f32+0x1e>
  4039f2:	eb07 1709 	add.w	r7, r7, r9, lsl #4
  4039f6:	f01c 0c03 	ands.w	ip, ip, #3
  4039fa:	d01d      	beq.n	403a38 <arm_min_f32+0xd4>
  4039fc:	ebcc 0101 	rsb	r1, ip, r1
  403a00:	2000      	movs	r0, #0
  403a02:	ecb7 7a01 	vldmia	r7!, {s14}
  403a06:	eeb4 7ae7 	vcmpe.f32	s14, s15
  403a0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403a0e:	bf48      	it	mi
  403a10:	eef0 7a47 	vmovmi.f32	s15, s14
  403a14:	eb01 0400 	add.w	r4, r1, r0
  403a18:	f100 0001 	add.w	r0, r0, #1
  403a1c:	bf48      	it	mi
  403a1e:	4625      	movmi	r5, r4
  403a20:	4560      	cmp	r0, ip
  403a22:	eeb0 7a67 	vmov.f32	s14, s15
  403a26:	d1ec      	bne.n	403a02 <arm_min_f32+0x9e>
  403a28:	ed82 7a00 	vstr	s14, [r2]
  403a2c:	601d      	str	r5, [r3, #0]
  403a2e:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
  403a32:	4770      	bx	lr
  403a34:	464d      	mov	r5, r9
  403a36:	e7de      	b.n	4039f6 <arm_min_f32+0x92>
  403a38:	eeb0 7a67 	vmov.f32	s14, s15
  403a3c:	e7f4      	b.n	403a28 <arm_min_f32+0xc4>
  403a3e:	bf00      	nop

00403a40 <arm_mean_f32>:
  403a40:	b430      	push	{r4, r5}
  403a42:	088d      	lsrs	r5, r1, #2
  403a44:	eddf 7a16 	vldr	s15, [pc, #88]	; 403aa0 <arm_mean_f32+0x60>
  403a48:	d017      	beq.n	403a7a <arm_mean_f32+0x3a>
  403a4a:	4603      	mov	r3, r0
  403a4c:	462c      	mov	r4, r5
  403a4e:	edd3 6a00 	vldr	s13, [r3]
  403a52:	ed93 7a01 	vldr	s14, [r3, #4]
  403a56:	ee77 7aa6 	vadd.f32	s15, s15, s13
  403a5a:	edd3 6a02 	vldr	s13, [r3, #8]
  403a5e:	ee77 7a87 	vadd.f32	s15, s15, s14
  403a62:	ed93 7a03 	vldr	s14, [r3, #12]
  403a66:	ee77 7aa6 	vadd.f32	s15, s15, s13
  403a6a:	3c01      	subs	r4, #1
  403a6c:	f103 0310 	add.w	r3, r3, #16
  403a70:	ee77 7a87 	vadd.f32	s15, s15, s14
  403a74:	d1eb      	bne.n	403a4e <arm_mean_f32+0xe>
  403a76:	eb00 1005 	add.w	r0, r0, r5, lsl #4
  403a7a:	f011 0303 	ands.w	r3, r1, #3
  403a7e:	d005      	beq.n	403a8c <arm_mean_f32+0x4c>
  403a80:	ecb0 7a01 	vldmia	r0!, {s14}
  403a84:	3b01      	subs	r3, #1
  403a86:	ee77 7a87 	vadd.f32	s15, s15, s14
  403a8a:	d1f9      	bne.n	403a80 <arm_mean_f32+0x40>
  403a8c:	ee06 1a90 	vmov	s13, r1
  403a90:	bc30      	pop	{r4, r5}
  403a92:	eeb8 7a66 	vcvt.f32.u32	s14, s13
  403a96:	eec7 7a87 	vdiv.f32	s15, s15, s14
  403a9a:	edc2 7a00 	vstr	s15, [r2]
  403a9e:	4770      	bx	lr
  403aa0:	00000000 	.word	0x00000000

00403aa4 <arm_max_f32>:
  403aa4:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
  403aa8:	f101 3cff 	add.w	ip, r1, #4294967295
  403aac:	ea5f 099c 	movs.w	r9, ip, lsr #2
  403ab0:	f100 0704 	add.w	r7, r0, #4
  403ab4:	edd0 7a00 	vldr	s15, [r0]
  403ab8:	d05c      	beq.n	403b74 <arm_max_f32+0xd0>
  403aba:	463c      	mov	r4, r7
  403abc:	464e      	mov	r6, r9
  403abe:	2004      	movs	r0, #4
  403ac0:	2500      	movs	r5, #0
  403ac2:	edd4 6a00 	vldr	s13, [r4]
  403ac6:	eef4 6ae7 	vcmpe.f32	s13, s15
  403aca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403ace:	ed94 7a01 	vldr	s14, [r4, #4]
  403ad2:	bfc8      	it	gt
  403ad4:	eef0 7a66 	vmovgt.f32	s15, s13
  403ad8:	eef4 7ac7 	vcmpe.f32	s15, s14
  403adc:	f1a0 0803 	sub.w	r8, r0, #3
  403ae0:	bfc8      	it	gt
  403ae2:	4645      	movgt	r5, r8
  403ae4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403ae8:	edd4 6a02 	vldr	s13, [r4, #8]
  403aec:	bf48      	it	mi
  403aee:	eef0 7a47 	vmovmi.f32	s15, s14
  403af2:	eef4 7ae6 	vcmpe.f32	s15, s13
  403af6:	f1a0 0802 	sub.w	r8, r0, #2
  403afa:	bf48      	it	mi
  403afc:	4645      	movmi	r5, r8
  403afe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403b02:	ed94 7a03 	vldr	s14, [r4, #12]
  403b06:	bf48      	it	mi
  403b08:	eef0 7a66 	vmovmi.f32	s15, s13
  403b0c:	eef4 7ac7 	vcmpe.f32	s15, s14
  403b10:	f100 38ff 	add.w	r8, r0, #4294967295
  403b14:	bf48      	it	mi
  403b16:	4645      	movmi	r5, r8
  403b18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403b1c:	bf48      	it	mi
  403b1e:	4605      	movmi	r5, r0
  403b20:	bf48      	it	mi
  403b22:	eef0 7a47 	vmovmi.f32	s15, s14
  403b26:	3e01      	subs	r6, #1
  403b28:	f104 0410 	add.w	r4, r4, #16
  403b2c:	f100 0004 	add.w	r0, r0, #4
  403b30:	d1c7      	bne.n	403ac2 <arm_max_f32+0x1e>
  403b32:	eb07 1709 	add.w	r7, r7, r9, lsl #4
  403b36:	f01c 0c03 	ands.w	ip, ip, #3
  403b3a:	d01d      	beq.n	403b78 <arm_max_f32+0xd4>
  403b3c:	ebcc 0101 	rsb	r1, ip, r1
  403b40:	2000      	movs	r0, #0
  403b42:	ecb7 7a01 	vldmia	r7!, {s14}
  403b46:	eeb4 7ae7 	vcmpe.f32	s14, s15
  403b4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403b4e:	bfc8      	it	gt
  403b50:	eef0 7a47 	vmovgt.f32	s15, s14
  403b54:	eb01 0400 	add.w	r4, r1, r0
  403b58:	f100 0001 	add.w	r0, r0, #1
  403b5c:	bfc8      	it	gt
  403b5e:	4625      	movgt	r5, r4
  403b60:	4560      	cmp	r0, ip
  403b62:	eeb0 7a67 	vmov.f32	s14, s15
  403b66:	d1ec      	bne.n	403b42 <arm_max_f32+0x9e>
  403b68:	ed82 7a00 	vstr	s14, [r2]
  403b6c:	601d      	str	r5, [r3, #0]
  403b6e:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
  403b72:	4770      	bx	lr
  403b74:	464d      	mov	r5, r9
  403b76:	e7de      	b.n	403b36 <arm_max_f32+0x92>
  403b78:	eeb0 7a67 	vmov.f32	s14, s15
  403b7c:	e7f4      	b.n	403b68 <arm_max_f32+0xc4>
  403b7e:	bf00      	nop

00403b80 <arm_cos_f32>:
  403b80:	eddf 7a1e 	vldr	s15, [pc, #120]	; 403bfc <arm_cos_f32+0x7c>
  403b84:	ee06 0a90 	vmov	s13, r0
  403b88:	eeb5 7a00 	vmov.f32	s14, #80	; 0x3e800000  0.250
  403b8c:	ee66 7aa7 	vmul.f32	s15, s13, s15
  403b90:	ee77 7a87 	vadd.f32	s15, s15, s14
  403b94:	eef5 7ac0 	vcmpe.f32	s15, #0.0
  403b98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403b9c:	eebd 7ae7 	vcvt.s32.f32	s14, s15
  403ba0:	d504      	bpl.n	403bac <arm_cos_f32+0x2c>
  403ba2:	ee17 3a10 	vmov	r3, s14
  403ba6:	3b01      	subs	r3, #1
  403ba8:	ee07 3a10 	vmov	s14, r3
  403bac:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
  403bb0:	eddf 6a13 	vldr	s13, [pc, #76]	; 403c00 <arm_cos_f32+0x80>
  403bb4:	ee77 7ac7 	vsub.f32	s15, s15, s14
  403bb8:	ee67 7aa6 	vmul.f32	s15, s15, s13
  403bbc:	eefc 6ae7 	vcvt.u32.f32	s13, s15
  403bc0:	ee16 3a90 	vmov	r3, s13
  403bc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
  403bc8:	ee07 3a10 	vmov	s14, r3
  403bcc:	eef8 6a47 	vcvt.f32.u32	s13, s14
  403bd0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
  403bd4:	ee77 7ae6 	vsub.f32	s15, s15, s13
  403bd8:	4a0a      	ldr	r2, [pc, #40]	; (403c04 <arm_cos_f32+0x84>)
  403bda:	ee37 7a67 	vsub.f32	s14, s14, s15
  403bde:	eb02 0183 	add.w	r1, r2, r3, lsl #2
  403be2:	ed91 6a00 	vldr	s12, [r1]
  403be6:	edd1 6a01 	vldr	s13, [r1, #4]
  403bea:	ee27 7a06 	vmul.f32	s14, s14, s12
  403bee:	ee67 7aa6 	vmul.f32	s15, s15, s13
  403bf2:	ee77 7a27 	vadd.f32	s15, s14, s15
  403bf6:	ee17 0a90 	vmov	r0, s15
  403bfa:	4770      	bx	lr
  403bfc:	3e22f983 	.word	0x3e22f983
  403c00:	44000000 	.word	0x44000000
  403c04:	00407860 	.word	0x00407860

00403c08 <arm_scale_f32>:
  403c08:	b470      	push	{r4, r5, r6}
  403c0a:	089e      	lsrs	r6, r3, #2
  403c0c:	ee07 1a90 	vmov	s15, r1
  403c10:	d023      	beq.n	403c5a <arm_scale_f32+0x52>
  403c12:	4635      	mov	r5, r6
  403c14:	4614      	mov	r4, r2
  403c16:	4601      	mov	r1, r0
  403c18:	edd1 5a00 	vldr	s11, [r1]
  403c1c:	ed91 6a01 	vldr	s12, [r1, #4]
  403c20:	edd1 6a02 	vldr	s13, [r1, #8]
  403c24:	ed91 7a03 	vldr	s14, [r1, #12]
  403c28:	ee65 5aa7 	vmul.f32	s11, s11, s15
  403c2c:	ee26 6a27 	vmul.f32	s12, s12, s15
  403c30:	ee66 6aa7 	vmul.f32	s13, s13, s15
  403c34:	ee27 7a27 	vmul.f32	s14, s14, s15
  403c38:	3d01      	subs	r5, #1
  403c3a:	edc4 5a00 	vstr	s11, [r4]
  403c3e:	ed84 6a01 	vstr	s12, [r4, #4]
  403c42:	edc4 6a02 	vstr	s13, [r4, #8]
  403c46:	ed84 7a03 	vstr	s14, [r4, #12]
  403c4a:	f101 0110 	add.w	r1, r1, #16
  403c4e:	f104 0410 	add.w	r4, r4, #16
  403c52:	d1e1      	bne.n	403c18 <arm_scale_f32+0x10>
  403c54:	0136      	lsls	r6, r6, #4
  403c56:	4430      	add	r0, r6
  403c58:	4432      	add	r2, r6
  403c5a:	f013 0303 	ands.w	r3, r3, #3
  403c5e:	d007      	beq.n	403c70 <arm_scale_f32+0x68>
  403c60:	ecb0 7a01 	vldmia	r0!, {s14}
  403c64:	ee27 7a27 	vmul.f32	s14, s14, s15
  403c68:	3b01      	subs	r3, #1
  403c6a:	eca2 7a01 	vstmia	r2!, {s14}
  403c6e:	d1f7      	bne.n	403c60 <arm_scale_f32+0x58>
  403c70:	bc70      	pop	{r4, r5, r6}
  403c72:	4770      	bx	lr

00403c74 <log2f>:
  403c74:	b508      	push	{r3, lr}
  403c76:	f000 f80b 	bl	403c90 <logf>
  403c7a:	eddf 7a04 	vldr	s15, [pc, #16]	; 403c8c <log2f+0x18>
  403c7e:	ee06 0a90 	vmov	s13, r0
  403c82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
  403c86:	ee17 0a10 	vmov	r0, s14
  403c8a:	bd08      	pop	{r3, pc}
  403c8c:	3f317218 	.word	0x3f317218

00403c90 <logf>:
  403c90:	b510      	push	{r4, lr}
  403c92:	ed2d 8b02 	vpush	{d8}
  403c96:	b08a      	sub	sp, #40	; 0x28
  403c98:	ee08 0a10 	vmov	s16, r0
  403c9c:	f000 f872 	bl	403d84 <__ieee754_logf>
  403ca0:	4b33      	ldr	r3, [pc, #204]	; (403d70 <logf+0xe0>)
  403ca2:	f993 4000 	ldrsb.w	r4, [r3]
  403ca6:	1c63      	adds	r3, r4, #1
  403ca8:	d009      	beq.n	403cbe <logf+0x2e>
  403caa:	eeb4 8a48 	vcmp.f32	s16, s16
  403cae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403cb2:	d604      	bvs.n	403cbe <logf+0x2e>
  403cb4:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
  403cb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403cbc:	dd03      	ble.n	403cc6 <logf+0x36>
  403cbe:	b00a      	add	sp, #40	; 0x28
  403cc0:	ecbd 8b02 	vpop	{d8}
  403cc4:	bd10      	pop	{r4, pc}
  403cc6:	4b2b      	ldr	r3, [pc, #172]	; (403d74 <logf+0xe4>)
  403cc8:	9301      	str	r3, [sp, #4]
  403cca:	ee18 0a10 	vmov	r0, s16
  403cce:	2300      	movs	r3, #0
  403cd0:	9308      	str	r3, [sp, #32]
  403cd2:	f000 fad9 	bl	404288 <__aeabi_f2d>
  403cd6:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403cda:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403cde:	b9cc      	cbnz	r4, 403d14 <logf+0x84>
  403ce0:	4b25      	ldr	r3, [pc, #148]	; (403d78 <logf+0xe8>)
  403ce2:	eeb5 8a40 	vcmp.f32	s16, #0.0
  403ce6:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
  403cea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403cee:	e9cd 2306 	strd	r2, r3, [sp, #24]
  403cf2:	d134      	bne.n	403d5e <logf+0xce>
  403cf4:	2302      	movs	r3, #2
  403cf6:	9300      	str	r3, [sp, #0]
  403cf8:	4668      	mov	r0, sp
  403cfa:	f000 f959 	bl	403fb0 <matherr>
  403cfe:	b1b0      	cbz	r0, 403d2e <logf+0x9e>
  403d00:	9b08      	ldr	r3, [sp, #32]
  403d02:	b9cb      	cbnz	r3, 403d38 <logf+0xa8>
  403d04:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  403d08:	f000 fd24 	bl	404754 <__aeabi_d2f>
  403d0c:	b00a      	add	sp, #40	; 0x28
  403d0e:	ecbd 8b02 	vpop	{d8}
  403d12:	bd10      	pop	{r4, pc}
  403d14:	4b19      	ldr	r3, [pc, #100]	; (403d7c <logf+0xec>)
  403d16:	eeb5 8a40 	vcmp.f32	s16, #0.0
  403d1a:	2200      	movs	r2, #0
  403d1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403d20:	e9cd 2306 	strd	r2, r3, [sp, #24]
  403d24:	d10d      	bne.n	403d42 <logf+0xb2>
  403d26:	2302      	movs	r3, #2
  403d28:	429c      	cmp	r4, r3
  403d2a:	9300      	str	r3, [sp, #0]
  403d2c:	d1e4      	bne.n	403cf8 <logf+0x68>
  403d2e:	f000 fd61 	bl	4047f4 <__errno>
  403d32:	2322      	movs	r3, #34	; 0x22
  403d34:	6003      	str	r3, [r0, #0]
  403d36:	e7e3      	b.n	403d00 <logf+0x70>
  403d38:	f000 fd5c 	bl	4047f4 <__errno>
  403d3c:	9b08      	ldr	r3, [sp, #32]
  403d3e:	6003      	str	r3, [r0, #0]
  403d40:	e7e0      	b.n	403d04 <logf+0x74>
  403d42:	2301      	movs	r3, #1
  403d44:	2c02      	cmp	r4, #2
  403d46:	9300      	str	r3, [sp, #0]
  403d48:	d10b      	bne.n	403d62 <logf+0xd2>
  403d4a:	f000 fd53 	bl	4047f4 <__errno>
  403d4e:	2321      	movs	r3, #33	; 0x21
  403d50:	6003      	str	r3, [r0, #0]
  403d52:	480b      	ldr	r0, [pc, #44]	; (403d80 <logf+0xf0>)
  403d54:	f000 f92e 	bl	403fb4 <nan>
  403d58:	e9cd 0106 	strd	r0, r1, [sp, #24]
  403d5c:	e7d0      	b.n	403d00 <logf+0x70>
  403d5e:	2301      	movs	r3, #1
  403d60:	9300      	str	r3, [sp, #0]
  403d62:	4668      	mov	r0, sp
  403d64:	f000 f924 	bl	403fb0 <matherr>
  403d68:	2800      	cmp	r0, #0
  403d6a:	d1f2      	bne.n	403d52 <logf+0xc2>
  403d6c:	e7ed      	b.n	403d4a <logf+0xba>
  403d6e:	bf00      	nop
  403d70:	2040004c 	.word	0x2040004c
  403d74:	00408064 	.word	0x00408064
  403d78:	c7efffff 	.word	0xc7efffff
  403d7c:	fff00000 	.word	0xfff00000
  403d80:	00408080 	.word	0x00408080

00403d84 <__ieee754_logf>:
  403d84:	b430      	push	{r4, r5}
  403d86:	b082      	sub	sp, #8
  403d88:	9001      	str	r0, [sp, #4]
  403d8a:	9b01      	ldr	r3, [sp, #4]
  403d8c:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
  403d90:	d02d      	beq.n	403dee <__ieee754_logf+0x6a>
  403d92:	2b00      	cmp	r3, #0
  403d94:	db41      	blt.n	403e1a <__ieee754_logf+0x96>
  403d96:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
  403d9a:	da4b      	bge.n	403e34 <__ieee754_logf+0xb0>
  403d9c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
  403da0:	db30      	blt.n	403e04 <__ieee754_logf+0x80>
  403da2:	2500      	movs	r5, #0
  403da4:	4a73      	ldr	r2, [pc, #460]	; (403f74 <__ieee754_logf+0x1f0>)
  403da6:	f3c3 0416 	ubfx	r4, r3, #0, #23
  403daa:	4422      	add	r2, r4
  403dac:	f402 0200 	and.w	r2, r2, #8388608	; 0x800000
  403db0:	f082 507e 	eor.w	r0, r2, #1065353216	; 0x3f800000
  403db4:	15db      	asrs	r3, r3, #23
  403db6:	f104 010f 	add.w	r1, r4, #15
  403dba:	4320      	orrs	r0, r4
  403dbc:	3b7f      	subs	r3, #127	; 0x7f
  403dbe:	ee07 0a90 	vmov	s15, r0
  403dc2:	f3c1 0116 	ubfx	r1, r1, #0, #23
  403dc6:	442b      	add	r3, r5
  403dc8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
  403dcc:	290f      	cmp	r1, #15
  403dce:	eb03 53d2 	add.w	r3, r3, r2, lsr #23
  403dd2:	ee37 7ac7 	vsub.f32	s14, s15, s14
  403dd6:	dc36      	bgt.n	403e46 <__ieee754_logf+0xc2>
  403dd8:	eeb5 7a40 	vcmp.f32	s14, #0.0
  403ddc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403de0:	d172      	bne.n	403ec8 <__ieee754_logf+0x144>
  403de2:	2b00      	cmp	r3, #0
  403de4:	f040 80a0 	bne.w	403f28 <__ieee754_logf+0x1a4>
  403de8:	eddf 7a63 	vldr	s15, [pc, #396]	; 403f78 <__ieee754_logf+0x1f4>
  403dec:	e005      	b.n	403dfa <__ieee754_logf+0x76>
  403dee:	eddf 6a63 	vldr	s13, [pc, #396]	; 403f7c <__ieee754_logf+0x1f8>
  403df2:	ed9f 7a61 	vldr	s14, [pc, #388]	; 403f78 <__ieee754_logf+0x1f4>
  403df6:	eec6 7a87 	vdiv.f32	s15, s13, s14
  403dfa:	ee17 0a90 	vmov	r0, s15
  403dfe:	b002      	add	sp, #8
  403e00:	bc30      	pop	{r4, r5}
  403e02:	4770      	bx	lr
  403e04:	eddf 7a5e 	vldr	s15, [pc, #376]	; 403f80 <__ieee754_logf+0x1fc>
  403e08:	ed9d 7a01 	vldr	s14, [sp, #4]
  403e0c:	ee67 7a27 	vmul.f32	s15, s14, s15
  403e10:	f06f 0518 	mvn.w	r5, #24
  403e14:	ee17 3a90 	vmov	r3, s15
  403e18:	e7c4      	b.n	403da4 <__ieee754_logf+0x20>
  403e1a:	eddd 7a01 	vldr	s15, [sp, #4]
  403e1e:	ed9f 7a56 	vldr	s14, [pc, #344]	; 403f78 <__ieee754_logf+0x1f4>
  403e22:	ee77 6ae7 	vsub.f32	s13, s15, s15
  403e26:	eec6 7a87 	vdiv.f32	s15, s13, s14
  403e2a:	ee17 0a90 	vmov	r0, s15
  403e2e:	b002      	add	sp, #8
  403e30:	bc30      	pop	{r4, r5}
  403e32:	4770      	bx	lr
  403e34:	eddd 7a01 	vldr	s15, [sp, #4]
  403e38:	ee77 7aa7 	vadd.f32	s15, s15, s15
  403e3c:	ee17 0a90 	vmov	r0, s15
  403e40:	b002      	add	sp, #8
  403e42:	bc30      	pop	{r4, r5}
  403e44:	4770      	bx	lr
  403e46:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
  403e4a:	ee77 6a26 	vadd.f32	s13, s14, s13
  403e4e:	ed9f 2a4d 	vldr	s4, [pc, #308]	; 403f84 <__ieee754_logf+0x200>
  403e52:	ed9f 4a4d 	vldr	s8, [pc, #308]	; 403f88 <__ieee754_logf+0x204>
  403e56:	ed9f 5a4d 	vldr	s10, [pc, #308]	; 403f8c <__ieee754_logf+0x208>
  403e5a:	eddf 2a4d 	vldr	s5, [pc, #308]	; 403f90 <__ieee754_logf+0x20c>
  403e5e:	eddf 4a4d 	vldr	s9, [pc, #308]	; 403f94 <__ieee754_logf+0x210>
  403e62:	eddf 7a4d 	vldr	s15, [pc, #308]	; 403f98 <__ieee754_logf+0x214>
  403e66:	ed9f 6a4d 	vldr	s12, [pc, #308]	; 403f9c <__ieee754_logf+0x218>
  403e6a:	494d      	ldr	r1, [pc, #308]	; (403fa0 <__ieee754_logf+0x21c>)
  403e6c:	eec7 3a26 	vdiv.f32	s7, s14, s13
  403e70:	f5c4 1257 	rsb	r2, r4, #3522560	; 0x35c000
  403e74:	4421      	add	r1, r4
  403e76:	f502 7222 	add.w	r2, r2, #648	; 0x288
  403e7a:	430a      	orrs	r2, r1
  403e7c:	2a00      	cmp	r2, #0
  403e7e:	ee06 3a90 	vmov	s13, r3
  403e82:	ee63 5aa3 	vmul.f32	s11, s7, s7
  403e86:	eeb8 3ae6 	vcvt.f32.s32	s6, s13
  403e8a:	ee65 6aa5 	vmul.f32	s13, s11, s11
  403e8e:	eea6 4a82 	vfma.f32	s8, s13, s4
  403e92:	eee6 4aa2 	vfma.f32	s9, s13, s5
  403e96:	eea6 5a84 	vfma.f32	s10, s13, s8
  403e9a:	eea6 6aa4 	vfma.f32	s12, s13, s9
  403e9e:	eee6 7a85 	vfma.f32	s15, s13, s10
  403ea2:	ee67 7aa5 	vmul.f32	s15, s15, s11
  403ea6:	eee6 7a86 	vfma.f32	s15, s13, s12
  403eaa:	dd4c      	ble.n	403f46 <__ieee754_logf+0x1c2>
  403eac:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
  403eb0:	ee27 6a06 	vmul.f32	s12, s14, s12
  403eb4:	ee26 6a07 	vmul.f32	s12, s12, s14
  403eb8:	b9a3      	cbnz	r3, 403ee4 <__ieee754_logf+0x160>
  403eba:	ee77 6a86 	vadd.f32	s13, s15, s12
  403ebe:	eea3 6ae6 	vfms.f32	s12, s7, s13
  403ec2:	ee77 7a46 	vsub.f32	s15, s14, s12
  403ec6:	e798      	b.n	403dfa <__ieee754_logf+0x76>
  403ec8:	eddf 6a36 	vldr	s13, [pc, #216]	; 403fa4 <__ieee754_logf+0x220>
  403ecc:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
  403ed0:	eee7 7a66 	vfms.f32	s15, s14, s13
  403ed4:	ee67 6a07 	vmul.f32	s13, s14, s14
  403ed8:	ee67 6aa6 	vmul.f32	s13, s15, s13
  403edc:	b99b      	cbnz	r3, 403f06 <__ieee754_logf+0x182>
  403ede:	ee77 7a66 	vsub.f32	s15, s14, s13
  403ee2:	e78a      	b.n	403dfa <__ieee754_logf+0x76>
  403ee4:	eddf 5a30 	vldr	s11, [pc, #192]	; 403fa8 <__ieee754_logf+0x224>
  403ee8:	ed9f 5a30 	vldr	s10, [pc, #192]	; 403fac <__ieee754_logf+0x228>
  403eec:	ee77 6a86 	vadd.f32	s13, s15, s12
  403ef0:	ee63 7a25 	vmul.f32	s15, s6, s11
  403ef4:	eee3 7aa6 	vfma.f32	s15, s7, s13
  403ef8:	ee76 7a67 	vsub.f32	s15, s12, s15
  403efc:	ee77 7ac7 	vsub.f32	s15, s15, s14
  403f00:	eed3 7a05 	vfnms.f32	s15, s6, s10
  403f04:	e779      	b.n	403dfa <__ieee754_logf+0x76>
  403f06:	ee07 3a90 	vmov	s15, r3
  403f0a:	eddf 5a27 	vldr	s11, [pc, #156]	; 403fa8 <__ieee754_logf+0x224>
  403f0e:	ed9f 6a27 	vldr	s12, [pc, #156]	; 403fac <__ieee754_logf+0x228>
  403f12:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  403f16:	eee7 6ae5 	vfms.f32	s13, s15, s11
  403f1a:	ee36 7ac7 	vsub.f32	s14, s13, s14
  403f1e:	ee97 7a86 	vfnms.f32	s14, s15, s12
  403f22:	eef0 7a47 	vmov.f32	s15, s14
  403f26:	e768      	b.n	403dfa <__ieee754_logf+0x76>
  403f28:	ee07 3a90 	vmov	s15, r3
  403f2c:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 403fa8 <__ieee754_logf+0x224>
  403f30:	eddf 6a1e 	vldr	s13, [pc, #120]	; 403fac <__ieee754_logf+0x228>
  403f34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  403f38:	ee27 7a87 	vmul.f32	s14, s15, s14
  403f3c:	eea7 7aa6 	vfma.f32	s14, s15, s13
  403f40:	eef0 7a47 	vmov.f32	s15, s14
  403f44:	e759      	b.n	403dfa <__ieee754_logf+0x76>
  403f46:	b173      	cbz	r3, 403f66 <__ieee754_logf+0x1e2>
  403f48:	ed9f 6a17 	vldr	s12, [pc, #92]	; 403fa8 <__ieee754_logf+0x224>
  403f4c:	eddf 5a17 	vldr	s11, [pc, #92]	; 403fac <__ieee754_logf+0x228>
  403f50:	ee77 6a67 	vsub.f32	s13, s14, s15
  403f54:	ee66 7a43 	vnmul.f32	s15, s12, s6
  403f58:	eee3 7aa6 	vfma.f32	s15, s7, s13
  403f5c:	ee77 7ac7 	vsub.f32	s15, s15, s14
  403f60:	eed3 7a25 	vfnms.f32	s15, s6, s11
  403f64:	e749      	b.n	403dfa <__ieee754_logf+0x76>
  403f66:	ee77 7a67 	vsub.f32	s15, s14, s15
  403f6a:	eea3 7ae7 	vfms.f32	s14, s7, s15
  403f6e:	eef0 7a47 	vmov.f32	s15, s14
  403f72:	e742      	b.n	403dfa <__ieee754_logf+0x76>
  403f74:	004afb20 	.word	0x004afb20
  403f78:	00000000 	.word	0x00000000
  403f7c:	cc000000 	.word	0xcc000000
  403f80:	4c000000 	.word	0x4c000000
  403f84:	3e178897 	.word	0x3e178897
  403f88:	3e3a3325 	.word	0x3e3a3325
  403f8c:	3e924925 	.word	0x3e924925
  403f90:	3e1cd04f 	.word	0x3e1cd04f
  403f94:	3e638e29 	.word	0x3e638e29
  403f98:	3f2aaaab 	.word	0x3f2aaaab
  403f9c:	3ecccccd 	.word	0x3ecccccd
  403fa0:	ffcf5c30 	.word	0xffcf5c30
  403fa4:	3eaaaaab 	.word	0x3eaaaaab
  403fa8:	3717f7d1 	.word	0x3717f7d1
  403fac:	3f317180 	.word	0x3f317180

00403fb0 <matherr>:
  403fb0:	2000      	movs	r0, #0
  403fb2:	4770      	bx	lr

00403fb4 <nan>:
  403fb4:	2000      	movs	r0, #0
  403fb6:	4901      	ldr	r1, [pc, #4]	; (403fbc <nan+0x8>)
  403fb8:	4770      	bx	lr
  403fba:	bf00      	nop
  403fbc:	7ff80000 	.word	0x7ff80000

00403fc0 <__aeabi_drsub>:
  403fc0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  403fc4:	e002      	b.n	403fcc <__adddf3>
  403fc6:	bf00      	nop

00403fc8 <__aeabi_dsub>:
  403fc8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00403fcc <__adddf3>:
  403fcc:	b530      	push	{r4, r5, lr}
  403fce:	ea4f 0441 	mov.w	r4, r1, lsl #1
  403fd2:	ea4f 0543 	mov.w	r5, r3, lsl #1
  403fd6:	ea94 0f05 	teq	r4, r5
  403fda:	bf08      	it	eq
  403fdc:	ea90 0f02 	teqeq	r0, r2
  403fe0:	bf1f      	itttt	ne
  403fe2:	ea54 0c00 	orrsne.w	ip, r4, r0
  403fe6:	ea55 0c02 	orrsne.w	ip, r5, r2
  403fea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  403fee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  403ff2:	f000 80e2 	beq.w	4041ba <__adddf3+0x1ee>
  403ff6:	ea4f 5454 	mov.w	r4, r4, lsr #21
  403ffa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  403ffe:	bfb8      	it	lt
  404000:	426d      	neglt	r5, r5
  404002:	dd0c      	ble.n	40401e <__adddf3+0x52>
  404004:	442c      	add	r4, r5
  404006:	ea80 0202 	eor.w	r2, r0, r2
  40400a:	ea81 0303 	eor.w	r3, r1, r3
  40400e:	ea82 0000 	eor.w	r0, r2, r0
  404012:	ea83 0101 	eor.w	r1, r3, r1
  404016:	ea80 0202 	eor.w	r2, r0, r2
  40401a:	ea81 0303 	eor.w	r3, r1, r3
  40401e:	2d36      	cmp	r5, #54	; 0x36
  404020:	bf88      	it	hi
  404022:	bd30      	pophi	{r4, r5, pc}
  404024:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  404028:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40402c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  404030:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  404034:	d002      	beq.n	40403c <__adddf3+0x70>
  404036:	4240      	negs	r0, r0
  404038:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40403c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  404040:	ea4f 3303 	mov.w	r3, r3, lsl #12
  404044:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  404048:	d002      	beq.n	404050 <__adddf3+0x84>
  40404a:	4252      	negs	r2, r2
  40404c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  404050:	ea94 0f05 	teq	r4, r5
  404054:	f000 80a7 	beq.w	4041a6 <__adddf3+0x1da>
  404058:	f1a4 0401 	sub.w	r4, r4, #1
  40405c:	f1d5 0e20 	rsbs	lr, r5, #32
  404060:	db0d      	blt.n	40407e <__adddf3+0xb2>
  404062:	fa02 fc0e 	lsl.w	ip, r2, lr
  404066:	fa22 f205 	lsr.w	r2, r2, r5
  40406a:	1880      	adds	r0, r0, r2
  40406c:	f141 0100 	adc.w	r1, r1, #0
  404070:	fa03 f20e 	lsl.w	r2, r3, lr
  404074:	1880      	adds	r0, r0, r2
  404076:	fa43 f305 	asr.w	r3, r3, r5
  40407a:	4159      	adcs	r1, r3
  40407c:	e00e      	b.n	40409c <__adddf3+0xd0>
  40407e:	f1a5 0520 	sub.w	r5, r5, #32
  404082:	f10e 0e20 	add.w	lr, lr, #32
  404086:	2a01      	cmp	r2, #1
  404088:	fa03 fc0e 	lsl.w	ip, r3, lr
  40408c:	bf28      	it	cs
  40408e:	f04c 0c02 	orrcs.w	ip, ip, #2
  404092:	fa43 f305 	asr.w	r3, r3, r5
  404096:	18c0      	adds	r0, r0, r3
  404098:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  40409c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4040a0:	d507      	bpl.n	4040b2 <__adddf3+0xe6>
  4040a2:	f04f 0e00 	mov.w	lr, #0
  4040a6:	f1dc 0c00 	rsbs	ip, ip, #0
  4040aa:	eb7e 0000 	sbcs.w	r0, lr, r0
  4040ae:	eb6e 0101 	sbc.w	r1, lr, r1
  4040b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4040b6:	d31b      	bcc.n	4040f0 <__adddf3+0x124>
  4040b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4040bc:	d30c      	bcc.n	4040d8 <__adddf3+0x10c>
  4040be:	0849      	lsrs	r1, r1, #1
  4040c0:	ea5f 0030 	movs.w	r0, r0, rrx
  4040c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4040c8:	f104 0401 	add.w	r4, r4, #1
  4040cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4040d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4040d4:	f080 809a 	bcs.w	40420c <__adddf3+0x240>
  4040d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4040dc:	bf08      	it	eq
  4040de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4040e2:	f150 0000 	adcs.w	r0, r0, #0
  4040e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4040ea:	ea41 0105 	orr.w	r1, r1, r5
  4040ee:	bd30      	pop	{r4, r5, pc}
  4040f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4040f4:	4140      	adcs	r0, r0
  4040f6:	eb41 0101 	adc.w	r1, r1, r1
  4040fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4040fe:	f1a4 0401 	sub.w	r4, r4, #1
  404102:	d1e9      	bne.n	4040d8 <__adddf3+0x10c>
  404104:	f091 0f00 	teq	r1, #0
  404108:	bf04      	itt	eq
  40410a:	4601      	moveq	r1, r0
  40410c:	2000      	moveq	r0, #0
  40410e:	fab1 f381 	clz	r3, r1
  404112:	bf08      	it	eq
  404114:	3320      	addeq	r3, #32
  404116:	f1a3 030b 	sub.w	r3, r3, #11
  40411a:	f1b3 0220 	subs.w	r2, r3, #32
  40411e:	da0c      	bge.n	40413a <__adddf3+0x16e>
  404120:	320c      	adds	r2, #12
  404122:	dd08      	ble.n	404136 <__adddf3+0x16a>
  404124:	f102 0c14 	add.w	ip, r2, #20
  404128:	f1c2 020c 	rsb	r2, r2, #12
  40412c:	fa01 f00c 	lsl.w	r0, r1, ip
  404130:	fa21 f102 	lsr.w	r1, r1, r2
  404134:	e00c      	b.n	404150 <__adddf3+0x184>
  404136:	f102 0214 	add.w	r2, r2, #20
  40413a:	bfd8      	it	le
  40413c:	f1c2 0c20 	rsble	ip, r2, #32
  404140:	fa01 f102 	lsl.w	r1, r1, r2
  404144:	fa20 fc0c 	lsr.w	ip, r0, ip
  404148:	bfdc      	itt	le
  40414a:	ea41 010c 	orrle.w	r1, r1, ip
  40414e:	4090      	lslle	r0, r2
  404150:	1ae4      	subs	r4, r4, r3
  404152:	bfa2      	ittt	ge
  404154:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  404158:	4329      	orrge	r1, r5
  40415a:	bd30      	popge	{r4, r5, pc}
  40415c:	ea6f 0404 	mvn.w	r4, r4
  404160:	3c1f      	subs	r4, #31
  404162:	da1c      	bge.n	40419e <__adddf3+0x1d2>
  404164:	340c      	adds	r4, #12
  404166:	dc0e      	bgt.n	404186 <__adddf3+0x1ba>
  404168:	f104 0414 	add.w	r4, r4, #20
  40416c:	f1c4 0220 	rsb	r2, r4, #32
  404170:	fa20 f004 	lsr.w	r0, r0, r4
  404174:	fa01 f302 	lsl.w	r3, r1, r2
  404178:	ea40 0003 	orr.w	r0, r0, r3
  40417c:	fa21 f304 	lsr.w	r3, r1, r4
  404180:	ea45 0103 	orr.w	r1, r5, r3
  404184:	bd30      	pop	{r4, r5, pc}
  404186:	f1c4 040c 	rsb	r4, r4, #12
  40418a:	f1c4 0220 	rsb	r2, r4, #32
  40418e:	fa20 f002 	lsr.w	r0, r0, r2
  404192:	fa01 f304 	lsl.w	r3, r1, r4
  404196:	ea40 0003 	orr.w	r0, r0, r3
  40419a:	4629      	mov	r1, r5
  40419c:	bd30      	pop	{r4, r5, pc}
  40419e:	fa21 f004 	lsr.w	r0, r1, r4
  4041a2:	4629      	mov	r1, r5
  4041a4:	bd30      	pop	{r4, r5, pc}
  4041a6:	f094 0f00 	teq	r4, #0
  4041aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4041ae:	bf06      	itte	eq
  4041b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4041b4:	3401      	addeq	r4, #1
  4041b6:	3d01      	subne	r5, #1
  4041b8:	e74e      	b.n	404058 <__adddf3+0x8c>
  4041ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4041be:	bf18      	it	ne
  4041c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4041c4:	d029      	beq.n	40421a <__adddf3+0x24e>
  4041c6:	ea94 0f05 	teq	r4, r5
  4041ca:	bf08      	it	eq
  4041cc:	ea90 0f02 	teqeq	r0, r2
  4041d0:	d005      	beq.n	4041de <__adddf3+0x212>
  4041d2:	ea54 0c00 	orrs.w	ip, r4, r0
  4041d6:	bf04      	itt	eq
  4041d8:	4619      	moveq	r1, r3
  4041da:	4610      	moveq	r0, r2
  4041dc:	bd30      	pop	{r4, r5, pc}
  4041de:	ea91 0f03 	teq	r1, r3
  4041e2:	bf1e      	ittt	ne
  4041e4:	2100      	movne	r1, #0
  4041e6:	2000      	movne	r0, #0
  4041e8:	bd30      	popne	{r4, r5, pc}
  4041ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4041ee:	d105      	bne.n	4041fc <__adddf3+0x230>
  4041f0:	0040      	lsls	r0, r0, #1
  4041f2:	4149      	adcs	r1, r1
  4041f4:	bf28      	it	cs
  4041f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4041fa:	bd30      	pop	{r4, r5, pc}
  4041fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  404200:	bf3c      	itt	cc
  404202:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  404206:	bd30      	popcc	{r4, r5, pc}
  404208:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40420c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  404210:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  404214:	f04f 0000 	mov.w	r0, #0
  404218:	bd30      	pop	{r4, r5, pc}
  40421a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40421e:	bf1a      	itte	ne
  404220:	4619      	movne	r1, r3
  404222:	4610      	movne	r0, r2
  404224:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  404228:	bf1c      	itt	ne
  40422a:	460b      	movne	r3, r1
  40422c:	4602      	movne	r2, r0
  40422e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  404232:	bf06      	itte	eq
  404234:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  404238:	ea91 0f03 	teqeq	r1, r3
  40423c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  404240:	bd30      	pop	{r4, r5, pc}
  404242:	bf00      	nop

00404244 <__aeabi_ui2d>:
  404244:	f090 0f00 	teq	r0, #0
  404248:	bf04      	itt	eq
  40424a:	2100      	moveq	r1, #0
  40424c:	4770      	bxeq	lr
  40424e:	b530      	push	{r4, r5, lr}
  404250:	f44f 6480 	mov.w	r4, #1024	; 0x400
  404254:	f104 0432 	add.w	r4, r4, #50	; 0x32
  404258:	f04f 0500 	mov.w	r5, #0
  40425c:	f04f 0100 	mov.w	r1, #0
  404260:	e750      	b.n	404104 <__adddf3+0x138>
  404262:	bf00      	nop

00404264 <__aeabi_i2d>:
  404264:	f090 0f00 	teq	r0, #0
  404268:	bf04      	itt	eq
  40426a:	2100      	moveq	r1, #0
  40426c:	4770      	bxeq	lr
  40426e:	b530      	push	{r4, r5, lr}
  404270:	f44f 6480 	mov.w	r4, #1024	; 0x400
  404274:	f104 0432 	add.w	r4, r4, #50	; 0x32
  404278:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  40427c:	bf48      	it	mi
  40427e:	4240      	negmi	r0, r0
  404280:	f04f 0100 	mov.w	r1, #0
  404284:	e73e      	b.n	404104 <__adddf3+0x138>
  404286:	bf00      	nop

00404288 <__aeabi_f2d>:
  404288:	0042      	lsls	r2, r0, #1
  40428a:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40428e:	ea4f 0131 	mov.w	r1, r1, rrx
  404292:	ea4f 7002 	mov.w	r0, r2, lsl #28
  404296:	bf1f      	itttt	ne
  404298:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40429c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4042a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4042a4:	4770      	bxne	lr
  4042a6:	f092 0f00 	teq	r2, #0
  4042aa:	bf14      	ite	ne
  4042ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4042b0:	4770      	bxeq	lr
  4042b2:	b530      	push	{r4, r5, lr}
  4042b4:	f44f 7460 	mov.w	r4, #896	; 0x380
  4042b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4042bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4042c0:	e720      	b.n	404104 <__adddf3+0x138>
  4042c2:	bf00      	nop

004042c4 <__aeabi_ul2d>:
  4042c4:	ea50 0201 	orrs.w	r2, r0, r1
  4042c8:	bf08      	it	eq
  4042ca:	4770      	bxeq	lr
  4042cc:	b530      	push	{r4, r5, lr}
  4042ce:	f04f 0500 	mov.w	r5, #0
  4042d2:	e00a      	b.n	4042ea <__aeabi_l2d+0x16>

004042d4 <__aeabi_l2d>:
  4042d4:	ea50 0201 	orrs.w	r2, r0, r1
  4042d8:	bf08      	it	eq
  4042da:	4770      	bxeq	lr
  4042dc:	b530      	push	{r4, r5, lr}
  4042de:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4042e2:	d502      	bpl.n	4042ea <__aeabi_l2d+0x16>
  4042e4:	4240      	negs	r0, r0
  4042e6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4042ea:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4042ee:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4042f2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4042f6:	f43f aedc 	beq.w	4040b2 <__adddf3+0xe6>
  4042fa:	f04f 0203 	mov.w	r2, #3
  4042fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  404302:	bf18      	it	ne
  404304:	3203      	addne	r2, #3
  404306:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40430a:	bf18      	it	ne
  40430c:	3203      	addne	r2, #3
  40430e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  404312:	f1c2 0320 	rsb	r3, r2, #32
  404316:	fa00 fc03 	lsl.w	ip, r0, r3
  40431a:	fa20 f002 	lsr.w	r0, r0, r2
  40431e:	fa01 fe03 	lsl.w	lr, r1, r3
  404322:	ea40 000e 	orr.w	r0, r0, lr
  404326:	fa21 f102 	lsr.w	r1, r1, r2
  40432a:	4414      	add	r4, r2
  40432c:	e6c1      	b.n	4040b2 <__adddf3+0xe6>
  40432e:	bf00      	nop

00404330 <__aeabi_dmul>:
  404330:	b570      	push	{r4, r5, r6, lr}
  404332:	f04f 0cff 	mov.w	ip, #255	; 0xff
  404336:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40433a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40433e:	bf1d      	ittte	ne
  404340:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  404344:	ea94 0f0c 	teqne	r4, ip
  404348:	ea95 0f0c 	teqne	r5, ip
  40434c:	f000 f8de 	bleq	40450c <__aeabi_dmul+0x1dc>
  404350:	442c      	add	r4, r5
  404352:	ea81 0603 	eor.w	r6, r1, r3
  404356:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40435a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40435e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  404362:	bf18      	it	ne
  404364:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  404368:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40436c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  404370:	d038      	beq.n	4043e4 <__aeabi_dmul+0xb4>
  404372:	fba0 ce02 	umull	ip, lr, r0, r2
  404376:	f04f 0500 	mov.w	r5, #0
  40437a:	fbe1 e502 	umlal	lr, r5, r1, r2
  40437e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  404382:	fbe0 e503 	umlal	lr, r5, r0, r3
  404386:	f04f 0600 	mov.w	r6, #0
  40438a:	fbe1 5603 	umlal	r5, r6, r1, r3
  40438e:	f09c 0f00 	teq	ip, #0
  404392:	bf18      	it	ne
  404394:	f04e 0e01 	orrne.w	lr, lr, #1
  404398:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40439c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4043a0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4043a4:	d204      	bcs.n	4043b0 <__aeabi_dmul+0x80>
  4043a6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4043aa:	416d      	adcs	r5, r5
  4043ac:	eb46 0606 	adc.w	r6, r6, r6
  4043b0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4043b4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4043b8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4043bc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4043c0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4043c4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4043c8:	bf88      	it	hi
  4043ca:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4043ce:	d81e      	bhi.n	40440e <__aeabi_dmul+0xde>
  4043d0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4043d4:	bf08      	it	eq
  4043d6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4043da:	f150 0000 	adcs.w	r0, r0, #0
  4043de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4043e2:	bd70      	pop	{r4, r5, r6, pc}
  4043e4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4043e8:	ea46 0101 	orr.w	r1, r6, r1
  4043ec:	ea40 0002 	orr.w	r0, r0, r2
  4043f0:	ea81 0103 	eor.w	r1, r1, r3
  4043f4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4043f8:	bfc2      	ittt	gt
  4043fa:	ebd4 050c 	rsbsgt	r5, r4, ip
  4043fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  404402:	bd70      	popgt	{r4, r5, r6, pc}
  404404:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404408:	f04f 0e00 	mov.w	lr, #0
  40440c:	3c01      	subs	r4, #1
  40440e:	f300 80ab 	bgt.w	404568 <__aeabi_dmul+0x238>
  404412:	f114 0f36 	cmn.w	r4, #54	; 0x36
  404416:	bfde      	ittt	le
  404418:	2000      	movle	r0, #0
  40441a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40441e:	bd70      	pople	{r4, r5, r6, pc}
  404420:	f1c4 0400 	rsb	r4, r4, #0
  404424:	3c20      	subs	r4, #32
  404426:	da35      	bge.n	404494 <__aeabi_dmul+0x164>
  404428:	340c      	adds	r4, #12
  40442a:	dc1b      	bgt.n	404464 <__aeabi_dmul+0x134>
  40442c:	f104 0414 	add.w	r4, r4, #20
  404430:	f1c4 0520 	rsb	r5, r4, #32
  404434:	fa00 f305 	lsl.w	r3, r0, r5
  404438:	fa20 f004 	lsr.w	r0, r0, r4
  40443c:	fa01 f205 	lsl.w	r2, r1, r5
  404440:	ea40 0002 	orr.w	r0, r0, r2
  404444:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  404448:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40444c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  404450:	fa21 f604 	lsr.w	r6, r1, r4
  404454:	eb42 0106 	adc.w	r1, r2, r6
  404458:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40445c:	bf08      	it	eq
  40445e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  404462:	bd70      	pop	{r4, r5, r6, pc}
  404464:	f1c4 040c 	rsb	r4, r4, #12
  404468:	f1c4 0520 	rsb	r5, r4, #32
  40446c:	fa00 f304 	lsl.w	r3, r0, r4
  404470:	fa20 f005 	lsr.w	r0, r0, r5
  404474:	fa01 f204 	lsl.w	r2, r1, r4
  404478:	ea40 0002 	orr.w	r0, r0, r2
  40447c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404480:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  404484:	f141 0100 	adc.w	r1, r1, #0
  404488:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40448c:	bf08      	it	eq
  40448e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  404492:	bd70      	pop	{r4, r5, r6, pc}
  404494:	f1c4 0520 	rsb	r5, r4, #32
  404498:	fa00 f205 	lsl.w	r2, r0, r5
  40449c:	ea4e 0e02 	orr.w	lr, lr, r2
  4044a0:	fa20 f304 	lsr.w	r3, r0, r4
  4044a4:	fa01 f205 	lsl.w	r2, r1, r5
  4044a8:	ea43 0302 	orr.w	r3, r3, r2
  4044ac:	fa21 f004 	lsr.w	r0, r1, r4
  4044b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4044b4:	fa21 f204 	lsr.w	r2, r1, r4
  4044b8:	ea20 0002 	bic.w	r0, r0, r2
  4044bc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4044c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4044c4:	bf08      	it	eq
  4044c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4044ca:	bd70      	pop	{r4, r5, r6, pc}
  4044cc:	f094 0f00 	teq	r4, #0
  4044d0:	d10f      	bne.n	4044f2 <__aeabi_dmul+0x1c2>
  4044d2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4044d6:	0040      	lsls	r0, r0, #1
  4044d8:	eb41 0101 	adc.w	r1, r1, r1
  4044dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4044e0:	bf08      	it	eq
  4044e2:	3c01      	subeq	r4, #1
  4044e4:	d0f7      	beq.n	4044d6 <__aeabi_dmul+0x1a6>
  4044e6:	ea41 0106 	orr.w	r1, r1, r6
  4044ea:	f095 0f00 	teq	r5, #0
  4044ee:	bf18      	it	ne
  4044f0:	4770      	bxne	lr
  4044f2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4044f6:	0052      	lsls	r2, r2, #1
  4044f8:	eb43 0303 	adc.w	r3, r3, r3
  4044fc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  404500:	bf08      	it	eq
  404502:	3d01      	subeq	r5, #1
  404504:	d0f7      	beq.n	4044f6 <__aeabi_dmul+0x1c6>
  404506:	ea43 0306 	orr.w	r3, r3, r6
  40450a:	4770      	bx	lr
  40450c:	ea94 0f0c 	teq	r4, ip
  404510:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  404514:	bf18      	it	ne
  404516:	ea95 0f0c 	teqne	r5, ip
  40451a:	d00c      	beq.n	404536 <__aeabi_dmul+0x206>
  40451c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  404520:	bf18      	it	ne
  404522:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  404526:	d1d1      	bne.n	4044cc <__aeabi_dmul+0x19c>
  404528:	ea81 0103 	eor.w	r1, r1, r3
  40452c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404530:	f04f 0000 	mov.w	r0, #0
  404534:	bd70      	pop	{r4, r5, r6, pc}
  404536:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40453a:	bf06      	itte	eq
  40453c:	4610      	moveq	r0, r2
  40453e:	4619      	moveq	r1, r3
  404540:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  404544:	d019      	beq.n	40457a <__aeabi_dmul+0x24a>
  404546:	ea94 0f0c 	teq	r4, ip
  40454a:	d102      	bne.n	404552 <__aeabi_dmul+0x222>
  40454c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  404550:	d113      	bne.n	40457a <__aeabi_dmul+0x24a>
  404552:	ea95 0f0c 	teq	r5, ip
  404556:	d105      	bne.n	404564 <__aeabi_dmul+0x234>
  404558:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  40455c:	bf1c      	itt	ne
  40455e:	4610      	movne	r0, r2
  404560:	4619      	movne	r1, r3
  404562:	d10a      	bne.n	40457a <__aeabi_dmul+0x24a>
  404564:	ea81 0103 	eor.w	r1, r1, r3
  404568:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40456c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  404570:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  404574:	f04f 0000 	mov.w	r0, #0
  404578:	bd70      	pop	{r4, r5, r6, pc}
  40457a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40457e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  404582:	bd70      	pop	{r4, r5, r6, pc}

00404584 <__aeabi_ddiv>:
  404584:	b570      	push	{r4, r5, r6, lr}
  404586:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40458a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40458e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  404592:	bf1d      	ittte	ne
  404594:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  404598:	ea94 0f0c 	teqne	r4, ip
  40459c:	ea95 0f0c 	teqne	r5, ip
  4045a0:	f000 f8a7 	bleq	4046f2 <__aeabi_ddiv+0x16e>
  4045a4:	eba4 0405 	sub.w	r4, r4, r5
  4045a8:	ea81 0e03 	eor.w	lr, r1, r3
  4045ac:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4045b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4045b4:	f000 8088 	beq.w	4046c8 <__aeabi_ddiv+0x144>
  4045b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4045bc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4045c0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4045c4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4045c8:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4045cc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4045d0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4045d4:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4045d8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4045dc:	429d      	cmp	r5, r3
  4045de:	bf08      	it	eq
  4045e0:	4296      	cmpeq	r6, r2
  4045e2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4045e6:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4045ea:	d202      	bcs.n	4045f2 <__aeabi_ddiv+0x6e>
  4045ec:	085b      	lsrs	r3, r3, #1
  4045ee:	ea4f 0232 	mov.w	r2, r2, rrx
  4045f2:	1ab6      	subs	r6, r6, r2
  4045f4:	eb65 0503 	sbc.w	r5, r5, r3
  4045f8:	085b      	lsrs	r3, r3, #1
  4045fa:	ea4f 0232 	mov.w	r2, r2, rrx
  4045fe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  404602:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  404606:	ebb6 0e02 	subs.w	lr, r6, r2
  40460a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40460e:	bf22      	ittt	cs
  404610:	1ab6      	subcs	r6, r6, r2
  404612:	4675      	movcs	r5, lr
  404614:	ea40 000c 	orrcs.w	r0, r0, ip
  404618:	085b      	lsrs	r3, r3, #1
  40461a:	ea4f 0232 	mov.w	r2, r2, rrx
  40461e:	ebb6 0e02 	subs.w	lr, r6, r2
  404622:	eb75 0e03 	sbcs.w	lr, r5, r3
  404626:	bf22      	ittt	cs
  404628:	1ab6      	subcs	r6, r6, r2
  40462a:	4675      	movcs	r5, lr
  40462c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  404630:	085b      	lsrs	r3, r3, #1
  404632:	ea4f 0232 	mov.w	r2, r2, rrx
  404636:	ebb6 0e02 	subs.w	lr, r6, r2
  40463a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40463e:	bf22      	ittt	cs
  404640:	1ab6      	subcs	r6, r6, r2
  404642:	4675      	movcs	r5, lr
  404644:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  404648:	085b      	lsrs	r3, r3, #1
  40464a:	ea4f 0232 	mov.w	r2, r2, rrx
  40464e:	ebb6 0e02 	subs.w	lr, r6, r2
  404652:	eb75 0e03 	sbcs.w	lr, r5, r3
  404656:	bf22      	ittt	cs
  404658:	1ab6      	subcs	r6, r6, r2
  40465a:	4675      	movcs	r5, lr
  40465c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  404660:	ea55 0e06 	orrs.w	lr, r5, r6
  404664:	d018      	beq.n	404698 <__aeabi_ddiv+0x114>
  404666:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40466a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40466e:	ea4f 1606 	mov.w	r6, r6, lsl #4
  404672:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  404676:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40467a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40467e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  404682:	d1c0      	bne.n	404606 <__aeabi_ddiv+0x82>
  404684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404688:	d10b      	bne.n	4046a2 <__aeabi_ddiv+0x11e>
  40468a:	ea41 0100 	orr.w	r1, r1, r0
  40468e:	f04f 0000 	mov.w	r0, #0
  404692:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  404696:	e7b6      	b.n	404606 <__aeabi_ddiv+0x82>
  404698:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40469c:	bf04      	itt	eq
  40469e:	4301      	orreq	r1, r0
  4046a0:	2000      	moveq	r0, #0
  4046a2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4046a6:	bf88      	it	hi
  4046a8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4046ac:	f63f aeaf 	bhi.w	40440e <__aeabi_dmul+0xde>
  4046b0:	ebb5 0c03 	subs.w	ip, r5, r3
  4046b4:	bf04      	itt	eq
  4046b6:	ebb6 0c02 	subseq.w	ip, r6, r2
  4046ba:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4046be:	f150 0000 	adcs.w	r0, r0, #0
  4046c2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4046c6:	bd70      	pop	{r4, r5, r6, pc}
  4046c8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4046cc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4046d0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4046d4:	bfc2      	ittt	gt
  4046d6:	ebd4 050c 	rsbsgt	r5, r4, ip
  4046da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4046de:	bd70      	popgt	{r4, r5, r6, pc}
  4046e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4046e4:	f04f 0e00 	mov.w	lr, #0
  4046e8:	3c01      	subs	r4, #1
  4046ea:	e690      	b.n	40440e <__aeabi_dmul+0xde>
  4046ec:	ea45 0e06 	orr.w	lr, r5, r6
  4046f0:	e68d      	b.n	40440e <__aeabi_dmul+0xde>
  4046f2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4046f6:	ea94 0f0c 	teq	r4, ip
  4046fa:	bf08      	it	eq
  4046fc:	ea95 0f0c 	teqeq	r5, ip
  404700:	f43f af3b 	beq.w	40457a <__aeabi_dmul+0x24a>
  404704:	ea94 0f0c 	teq	r4, ip
  404708:	d10a      	bne.n	404720 <__aeabi_ddiv+0x19c>
  40470a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40470e:	f47f af34 	bne.w	40457a <__aeabi_dmul+0x24a>
  404712:	ea95 0f0c 	teq	r5, ip
  404716:	f47f af25 	bne.w	404564 <__aeabi_dmul+0x234>
  40471a:	4610      	mov	r0, r2
  40471c:	4619      	mov	r1, r3
  40471e:	e72c      	b.n	40457a <__aeabi_dmul+0x24a>
  404720:	ea95 0f0c 	teq	r5, ip
  404724:	d106      	bne.n	404734 <__aeabi_ddiv+0x1b0>
  404726:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40472a:	f43f aefd 	beq.w	404528 <__aeabi_dmul+0x1f8>
  40472e:	4610      	mov	r0, r2
  404730:	4619      	mov	r1, r3
  404732:	e722      	b.n	40457a <__aeabi_dmul+0x24a>
  404734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  404738:	bf18      	it	ne
  40473a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40473e:	f47f aec5 	bne.w	4044cc <__aeabi_dmul+0x19c>
  404742:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  404746:	f47f af0d 	bne.w	404564 <__aeabi_dmul+0x234>
  40474a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40474e:	f47f aeeb 	bne.w	404528 <__aeabi_dmul+0x1f8>
  404752:	e712      	b.n	40457a <__aeabi_dmul+0x24a>

00404754 <__aeabi_d2f>:
  404754:	ea4f 0241 	mov.w	r2, r1, lsl #1
  404758:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  40475c:	bf24      	itt	cs
  40475e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  404762:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  404766:	d90d      	bls.n	404784 <__aeabi_d2f+0x30>
  404768:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40476c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  404770:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  404774:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  404778:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  40477c:	bf08      	it	eq
  40477e:	f020 0001 	biceq.w	r0, r0, #1
  404782:	4770      	bx	lr
  404784:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  404788:	d121      	bne.n	4047ce <__aeabi_d2f+0x7a>
  40478a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  40478e:	bfbc      	itt	lt
  404790:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  404794:	4770      	bxlt	lr
  404796:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40479a:	ea4f 5252 	mov.w	r2, r2, lsr #21
  40479e:	f1c2 0218 	rsb	r2, r2, #24
  4047a2:	f1c2 0c20 	rsb	ip, r2, #32
  4047a6:	fa10 f30c 	lsls.w	r3, r0, ip
  4047aa:	fa20 f002 	lsr.w	r0, r0, r2
  4047ae:	bf18      	it	ne
  4047b0:	f040 0001 	orrne.w	r0, r0, #1
  4047b4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4047b8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  4047bc:	fa03 fc0c 	lsl.w	ip, r3, ip
  4047c0:	ea40 000c 	orr.w	r0, r0, ip
  4047c4:	fa23 f302 	lsr.w	r3, r3, r2
  4047c8:	ea4f 0343 	mov.w	r3, r3, lsl #1
  4047cc:	e7cc      	b.n	404768 <__aeabi_d2f+0x14>
  4047ce:	ea7f 5362 	mvns.w	r3, r2, asr #21
  4047d2:	d107      	bne.n	4047e4 <__aeabi_d2f+0x90>
  4047d4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  4047d8:	bf1e      	ittt	ne
  4047da:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  4047de:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  4047e2:	4770      	bxne	lr
  4047e4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  4047e8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4047ec:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4047f0:	4770      	bx	lr
  4047f2:	bf00      	nop

004047f4 <__errno>:
  4047f4:	4b01      	ldr	r3, [pc, #4]	; (4047fc <__errno+0x8>)
  4047f6:	6818      	ldr	r0, [r3, #0]
  4047f8:	4770      	bx	lr
  4047fa:	bf00      	nop
  4047fc:	20400050 	.word	0x20400050

00404800 <__libc_init_array>:
  404800:	b570      	push	{r4, r5, r6, lr}
  404802:	4e0f      	ldr	r6, [pc, #60]	; (404840 <__libc_init_array+0x40>)
  404804:	4d0f      	ldr	r5, [pc, #60]	; (404844 <__libc_init_array+0x44>)
  404806:	1b76      	subs	r6, r6, r5
  404808:	10b6      	asrs	r6, r6, #2
  40480a:	bf18      	it	ne
  40480c:	2400      	movne	r4, #0
  40480e:	d005      	beq.n	40481c <__libc_init_array+0x1c>
  404810:	3401      	adds	r4, #1
  404812:	f855 3b04 	ldr.w	r3, [r5], #4
  404816:	4798      	blx	r3
  404818:	42a6      	cmp	r6, r4
  40481a:	d1f9      	bne.n	404810 <__libc_init_array+0x10>
  40481c:	4e0a      	ldr	r6, [pc, #40]	; (404848 <__libc_init_array+0x48>)
  40481e:	4d0b      	ldr	r5, [pc, #44]	; (40484c <__libc_init_array+0x4c>)
  404820:	1b76      	subs	r6, r6, r5
  404822:	f003 fcd7 	bl	4081d4 <_init>
  404826:	10b6      	asrs	r6, r6, #2
  404828:	bf18      	it	ne
  40482a:	2400      	movne	r4, #0
  40482c:	d006      	beq.n	40483c <__libc_init_array+0x3c>
  40482e:	3401      	adds	r4, #1
  404830:	f855 3b04 	ldr.w	r3, [r5], #4
  404834:	4798      	blx	r3
  404836:	42a6      	cmp	r6, r4
  404838:	d1f9      	bne.n	40482e <__libc_init_array+0x2e>
  40483a:	bd70      	pop	{r4, r5, r6, pc}
  40483c:	bd70      	pop	{r4, r5, r6, pc}
  40483e:	bf00      	nop
  404840:	004081e0 	.word	0x004081e0
  404844:	004081e0 	.word	0x004081e0
  404848:	004081e8 	.word	0x004081e8
  40484c:	004081e0 	.word	0x004081e0

00404850 <iprintf>:
  404850:	b40f      	push	{r0, r1, r2, r3}
  404852:	b500      	push	{lr}
  404854:	4907      	ldr	r1, [pc, #28]	; (404874 <iprintf+0x24>)
  404856:	b083      	sub	sp, #12
  404858:	ab04      	add	r3, sp, #16
  40485a:	6808      	ldr	r0, [r1, #0]
  40485c:	f853 2b04 	ldr.w	r2, [r3], #4
  404860:	6881      	ldr	r1, [r0, #8]
  404862:	9301      	str	r3, [sp, #4]
  404864:	f000 fc06 	bl	405074 <_vfiprintf_r>
  404868:	b003      	add	sp, #12
  40486a:	f85d eb04 	ldr.w	lr, [sp], #4
  40486e:	b004      	add	sp, #16
  404870:	4770      	bx	lr
  404872:	bf00      	nop
  404874:	20400050 	.word	0x20400050

00404878 <malloc>:
  404878:	4b02      	ldr	r3, [pc, #8]	; (404884 <malloc+0xc>)
  40487a:	4601      	mov	r1, r0
  40487c:	6818      	ldr	r0, [r3, #0]
  40487e:	f000 b803 	b.w	404888 <_malloc_r>
  404882:	bf00      	nop
  404884:	20400050 	.word	0x20400050

00404888 <_malloc_r>:
  404888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40488c:	f101 060b 	add.w	r6, r1, #11
  404890:	2e16      	cmp	r6, #22
  404892:	b083      	sub	sp, #12
  404894:	4605      	mov	r5, r0
  404896:	f240 809e 	bls.w	4049d6 <_malloc_r+0x14e>
  40489a:	f036 0607 	bics.w	r6, r6, #7
  40489e:	f100 80bd 	bmi.w	404a1c <_malloc_r+0x194>
  4048a2:	42b1      	cmp	r1, r6
  4048a4:	f200 80ba 	bhi.w	404a1c <_malloc_r+0x194>
  4048a8:	f000 fb86 	bl	404fb8 <__malloc_lock>
  4048ac:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  4048b0:	f0c0 8293 	bcc.w	404dda <_malloc_r+0x552>
  4048b4:	0a73      	lsrs	r3, r6, #9
  4048b6:	f000 80b8 	beq.w	404a2a <_malloc_r+0x1a2>
  4048ba:	2b04      	cmp	r3, #4
  4048bc:	f200 8179 	bhi.w	404bb2 <_malloc_r+0x32a>
  4048c0:	09b3      	lsrs	r3, r6, #6
  4048c2:	f103 0039 	add.w	r0, r3, #57	; 0x39
  4048c6:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  4048ca:	00c3      	lsls	r3, r0, #3
  4048cc:	4fbf      	ldr	r7, [pc, #764]	; (404bcc <_malloc_r+0x344>)
  4048ce:	443b      	add	r3, r7
  4048d0:	f1a3 0108 	sub.w	r1, r3, #8
  4048d4:	685c      	ldr	r4, [r3, #4]
  4048d6:	42a1      	cmp	r1, r4
  4048d8:	d106      	bne.n	4048e8 <_malloc_r+0x60>
  4048da:	e00c      	b.n	4048f6 <_malloc_r+0x6e>
  4048dc:	2a00      	cmp	r2, #0
  4048de:	f280 80aa 	bge.w	404a36 <_malloc_r+0x1ae>
  4048e2:	68e4      	ldr	r4, [r4, #12]
  4048e4:	42a1      	cmp	r1, r4
  4048e6:	d006      	beq.n	4048f6 <_malloc_r+0x6e>
  4048e8:	6863      	ldr	r3, [r4, #4]
  4048ea:	f023 0303 	bic.w	r3, r3, #3
  4048ee:	1b9a      	subs	r2, r3, r6
  4048f0:	2a0f      	cmp	r2, #15
  4048f2:	ddf3      	ble.n	4048dc <_malloc_r+0x54>
  4048f4:	4670      	mov	r0, lr
  4048f6:	693c      	ldr	r4, [r7, #16]
  4048f8:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404be0 <_malloc_r+0x358>
  4048fc:	4574      	cmp	r4, lr
  4048fe:	f000 81ab 	beq.w	404c58 <_malloc_r+0x3d0>
  404902:	6863      	ldr	r3, [r4, #4]
  404904:	f023 0303 	bic.w	r3, r3, #3
  404908:	1b9a      	subs	r2, r3, r6
  40490a:	2a0f      	cmp	r2, #15
  40490c:	f300 8190 	bgt.w	404c30 <_malloc_r+0x3a8>
  404910:	2a00      	cmp	r2, #0
  404912:	f8c7 e014 	str.w	lr, [r7, #20]
  404916:	f8c7 e010 	str.w	lr, [r7, #16]
  40491a:	f280 809d 	bge.w	404a58 <_malloc_r+0x1d0>
  40491e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404922:	f080 8161 	bcs.w	404be8 <_malloc_r+0x360>
  404926:	08db      	lsrs	r3, r3, #3
  404928:	f103 0c01 	add.w	ip, r3, #1
  40492c:	1099      	asrs	r1, r3, #2
  40492e:	687a      	ldr	r2, [r7, #4]
  404930:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404934:	f8c4 8008 	str.w	r8, [r4, #8]
  404938:	2301      	movs	r3, #1
  40493a:	408b      	lsls	r3, r1
  40493c:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  404940:	4313      	orrs	r3, r2
  404942:	3908      	subs	r1, #8
  404944:	60e1      	str	r1, [r4, #12]
  404946:	607b      	str	r3, [r7, #4]
  404948:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  40494c:	f8c8 400c 	str.w	r4, [r8, #12]
  404950:	1082      	asrs	r2, r0, #2
  404952:	2401      	movs	r4, #1
  404954:	4094      	lsls	r4, r2
  404956:	429c      	cmp	r4, r3
  404958:	f200 808b 	bhi.w	404a72 <_malloc_r+0x1ea>
  40495c:	421c      	tst	r4, r3
  40495e:	d106      	bne.n	40496e <_malloc_r+0xe6>
  404960:	f020 0003 	bic.w	r0, r0, #3
  404964:	0064      	lsls	r4, r4, #1
  404966:	421c      	tst	r4, r3
  404968:	f100 0004 	add.w	r0, r0, #4
  40496c:	d0fa      	beq.n	404964 <_malloc_r+0xdc>
  40496e:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  404972:	46cc      	mov	ip, r9
  404974:	4680      	mov	r8, r0
  404976:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40497a:	459c      	cmp	ip, r3
  40497c:	d107      	bne.n	40498e <_malloc_r+0x106>
  40497e:	e16d      	b.n	404c5c <_malloc_r+0x3d4>
  404980:	2a00      	cmp	r2, #0
  404982:	f280 817b 	bge.w	404c7c <_malloc_r+0x3f4>
  404986:	68db      	ldr	r3, [r3, #12]
  404988:	459c      	cmp	ip, r3
  40498a:	f000 8167 	beq.w	404c5c <_malloc_r+0x3d4>
  40498e:	6859      	ldr	r1, [r3, #4]
  404990:	f021 0103 	bic.w	r1, r1, #3
  404994:	1b8a      	subs	r2, r1, r6
  404996:	2a0f      	cmp	r2, #15
  404998:	ddf2      	ble.n	404980 <_malloc_r+0xf8>
  40499a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40499e:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4049a2:	9300      	str	r3, [sp, #0]
  4049a4:	199c      	adds	r4, r3, r6
  4049a6:	4628      	mov	r0, r5
  4049a8:	f046 0601 	orr.w	r6, r6, #1
  4049ac:	f042 0501 	orr.w	r5, r2, #1
  4049b0:	605e      	str	r6, [r3, #4]
  4049b2:	f8c8 c00c 	str.w	ip, [r8, #12]
  4049b6:	f8cc 8008 	str.w	r8, [ip, #8]
  4049ba:	617c      	str	r4, [r7, #20]
  4049bc:	613c      	str	r4, [r7, #16]
  4049be:	f8c4 e00c 	str.w	lr, [r4, #12]
  4049c2:	f8c4 e008 	str.w	lr, [r4, #8]
  4049c6:	6065      	str	r5, [r4, #4]
  4049c8:	505a      	str	r2, [r3, r1]
  4049ca:	f000 fafb 	bl	404fc4 <__malloc_unlock>
  4049ce:	9b00      	ldr	r3, [sp, #0]
  4049d0:	f103 0408 	add.w	r4, r3, #8
  4049d4:	e01e      	b.n	404a14 <_malloc_r+0x18c>
  4049d6:	2910      	cmp	r1, #16
  4049d8:	d820      	bhi.n	404a1c <_malloc_r+0x194>
  4049da:	f000 faed 	bl	404fb8 <__malloc_lock>
  4049de:	2610      	movs	r6, #16
  4049e0:	2318      	movs	r3, #24
  4049e2:	2002      	movs	r0, #2
  4049e4:	4f79      	ldr	r7, [pc, #484]	; (404bcc <_malloc_r+0x344>)
  4049e6:	443b      	add	r3, r7
  4049e8:	f1a3 0208 	sub.w	r2, r3, #8
  4049ec:	685c      	ldr	r4, [r3, #4]
  4049ee:	4294      	cmp	r4, r2
  4049f0:	f000 813d 	beq.w	404c6e <_malloc_r+0x3e6>
  4049f4:	6863      	ldr	r3, [r4, #4]
  4049f6:	68e1      	ldr	r1, [r4, #12]
  4049f8:	68a6      	ldr	r6, [r4, #8]
  4049fa:	f023 0303 	bic.w	r3, r3, #3
  4049fe:	4423      	add	r3, r4
  404a00:	4628      	mov	r0, r5
  404a02:	685a      	ldr	r2, [r3, #4]
  404a04:	60f1      	str	r1, [r6, #12]
  404a06:	f042 0201 	orr.w	r2, r2, #1
  404a0a:	608e      	str	r6, [r1, #8]
  404a0c:	605a      	str	r2, [r3, #4]
  404a0e:	f000 fad9 	bl	404fc4 <__malloc_unlock>
  404a12:	3408      	adds	r4, #8
  404a14:	4620      	mov	r0, r4
  404a16:	b003      	add	sp, #12
  404a18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a1c:	2400      	movs	r4, #0
  404a1e:	230c      	movs	r3, #12
  404a20:	4620      	mov	r0, r4
  404a22:	602b      	str	r3, [r5, #0]
  404a24:	b003      	add	sp, #12
  404a26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a2a:	2040      	movs	r0, #64	; 0x40
  404a2c:	f44f 7300 	mov.w	r3, #512	; 0x200
  404a30:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404a34:	e74a      	b.n	4048cc <_malloc_r+0x44>
  404a36:	4423      	add	r3, r4
  404a38:	68e1      	ldr	r1, [r4, #12]
  404a3a:	685a      	ldr	r2, [r3, #4]
  404a3c:	68a6      	ldr	r6, [r4, #8]
  404a3e:	f042 0201 	orr.w	r2, r2, #1
  404a42:	60f1      	str	r1, [r6, #12]
  404a44:	4628      	mov	r0, r5
  404a46:	608e      	str	r6, [r1, #8]
  404a48:	605a      	str	r2, [r3, #4]
  404a4a:	f000 fabb 	bl	404fc4 <__malloc_unlock>
  404a4e:	3408      	adds	r4, #8
  404a50:	4620      	mov	r0, r4
  404a52:	b003      	add	sp, #12
  404a54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a58:	4423      	add	r3, r4
  404a5a:	4628      	mov	r0, r5
  404a5c:	685a      	ldr	r2, [r3, #4]
  404a5e:	f042 0201 	orr.w	r2, r2, #1
  404a62:	605a      	str	r2, [r3, #4]
  404a64:	f000 faae 	bl	404fc4 <__malloc_unlock>
  404a68:	3408      	adds	r4, #8
  404a6a:	4620      	mov	r0, r4
  404a6c:	b003      	add	sp, #12
  404a6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a72:	68bc      	ldr	r4, [r7, #8]
  404a74:	6863      	ldr	r3, [r4, #4]
  404a76:	f023 0803 	bic.w	r8, r3, #3
  404a7a:	45b0      	cmp	r8, r6
  404a7c:	d304      	bcc.n	404a88 <_malloc_r+0x200>
  404a7e:	eba8 0306 	sub.w	r3, r8, r6
  404a82:	2b0f      	cmp	r3, #15
  404a84:	f300 8085 	bgt.w	404b92 <_malloc_r+0x30a>
  404a88:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404be4 <_malloc_r+0x35c>
  404a8c:	4b50      	ldr	r3, [pc, #320]	; (404bd0 <_malloc_r+0x348>)
  404a8e:	f8d9 2000 	ldr.w	r2, [r9]
  404a92:	681b      	ldr	r3, [r3, #0]
  404a94:	3201      	adds	r2, #1
  404a96:	4433      	add	r3, r6
  404a98:	eb04 0a08 	add.w	sl, r4, r8
  404a9c:	f000 8155 	beq.w	404d4a <_malloc_r+0x4c2>
  404aa0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404aa4:	330f      	adds	r3, #15
  404aa6:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  404aaa:	f02b 0b0f 	bic.w	fp, fp, #15
  404aae:	4659      	mov	r1, fp
  404ab0:	4628      	mov	r0, r5
  404ab2:	f000 fa8d 	bl	404fd0 <_sbrk_r>
  404ab6:	1c41      	adds	r1, r0, #1
  404ab8:	4602      	mov	r2, r0
  404aba:	f000 80fc 	beq.w	404cb6 <_malloc_r+0x42e>
  404abe:	4582      	cmp	sl, r0
  404ac0:	f200 80f7 	bhi.w	404cb2 <_malloc_r+0x42a>
  404ac4:	4b43      	ldr	r3, [pc, #268]	; (404bd4 <_malloc_r+0x34c>)
  404ac6:	6819      	ldr	r1, [r3, #0]
  404ac8:	4459      	add	r1, fp
  404aca:	6019      	str	r1, [r3, #0]
  404acc:	f000 814d 	beq.w	404d6a <_malloc_r+0x4e2>
  404ad0:	f8d9 0000 	ldr.w	r0, [r9]
  404ad4:	3001      	adds	r0, #1
  404ad6:	bf1b      	ittet	ne
  404ad8:	eba2 0a0a 	subne.w	sl, r2, sl
  404adc:	4451      	addne	r1, sl
  404ade:	f8c9 2000 	streq.w	r2, [r9]
  404ae2:	6019      	strne	r1, [r3, #0]
  404ae4:	f012 0107 	ands.w	r1, r2, #7
  404ae8:	f000 8115 	beq.w	404d16 <_malloc_r+0x48e>
  404aec:	f1c1 0008 	rsb	r0, r1, #8
  404af0:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404af4:	4402      	add	r2, r0
  404af6:	3108      	adds	r1, #8
  404af8:	eb02 090b 	add.w	r9, r2, fp
  404afc:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404b00:	eba1 0909 	sub.w	r9, r1, r9
  404b04:	4649      	mov	r1, r9
  404b06:	4628      	mov	r0, r5
  404b08:	9301      	str	r3, [sp, #4]
  404b0a:	9200      	str	r2, [sp, #0]
  404b0c:	f000 fa60 	bl	404fd0 <_sbrk_r>
  404b10:	1c43      	adds	r3, r0, #1
  404b12:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404b16:	f000 8143 	beq.w	404da0 <_malloc_r+0x518>
  404b1a:	1a80      	subs	r0, r0, r2
  404b1c:	4448      	add	r0, r9
  404b1e:	f040 0001 	orr.w	r0, r0, #1
  404b22:	6819      	ldr	r1, [r3, #0]
  404b24:	60ba      	str	r2, [r7, #8]
  404b26:	4449      	add	r1, r9
  404b28:	42bc      	cmp	r4, r7
  404b2a:	6050      	str	r0, [r2, #4]
  404b2c:	6019      	str	r1, [r3, #0]
  404b2e:	d017      	beq.n	404b60 <_malloc_r+0x2d8>
  404b30:	f1b8 0f0f 	cmp.w	r8, #15
  404b34:	f240 80fb 	bls.w	404d2e <_malloc_r+0x4a6>
  404b38:	6860      	ldr	r0, [r4, #4]
  404b3a:	f1a8 020c 	sub.w	r2, r8, #12
  404b3e:	f022 0207 	bic.w	r2, r2, #7
  404b42:	eb04 0e02 	add.w	lr, r4, r2
  404b46:	f000 0001 	and.w	r0, r0, #1
  404b4a:	f04f 0c05 	mov.w	ip, #5
  404b4e:	4310      	orrs	r0, r2
  404b50:	2a0f      	cmp	r2, #15
  404b52:	6060      	str	r0, [r4, #4]
  404b54:	f8ce c004 	str.w	ip, [lr, #4]
  404b58:	f8ce c008 	str.w	ip, [lr, #8]
  404b5c:	f200 8117 	bhi.w	404d8e <_malloc_r+0x506>
  404b60:	4b1d      	ldr	r3, [pc, #116]	; (404bd8 <_malloc_r+0x350>)
  404b62:	68bc      	ldr	r4, [r7, #8]
  404b64:	681a      	ldr	r2, [r3, #0]
  404b66:	4291      	cmp	r1, r2
  404b68:	bf88      	it	hi
  404b6a:	6019      	strhi	r1, [r3, #0]
  404b6c:	4b1b      	ldr	r3, [pc, #108]	; (404bdc <_malloc_r+0x354>)
  404b6e:	681a      	ldr	r2, [r3, #0]
  404b70:	4291      	cmp	r1, r2
  404b72:	6862      	ldr	r2, [r4, #4]
  404b74:	bf88      	it	hi
  404b76:	6019      	strhi	r1, [r3, #0]
  404b78:	f022 0203 	bic.w	r2, r2, #3
  404b7c:	4296      	cmp	r6, r2
  404b7e:	eba2 0306 	sub.w	r3, r2, r6
  404b82:	d801      	bhi.n	404b88 <_malloc_r+0x300>
  404b84:	2b0f      	cmp	r3, #15
  404b86:	dc04      	bgt.n	404b92 <_malloc_r+0x30a>
  404b88:	4628      	mov	r0, r5
  404b8a:	f000 fa1b 	bl	404fc4 <__malloc_unlock>
  404b8e:	2400      	movs	r4, #0
  404b90:	e740      	b.n	404a14 <_malloc_r+0x18c>
  404b92:	19a2      	adds	r2, r4, r6
  404b94:	f043 0301 	orr.w	r3, r3, #1
  404b98:	f046 0601 	orr.w	r6, r6, #1
  404b9c:	6066      	str	r6, [r4, #4]
  404b9e:	4628      	mov	r0, r5
  404ba0:	60ba      	str	r2, [r7, #8]
  404ba2:	6053      	str	r3, [r2, #4]
  404ba4:	f000 fa0e 	bl	404fc4 <__malloc_unlock>
  404ba8:	3408      	adds	r4, #8
  404baa:	4620      	mov	r0, r4
  404bac:	b003      	add	sp, #12
  404bae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404bb2:	2b14      	cmp	r3, #20
  404bb4:	d971      	bls.n	404c9a <_malloc_r+0x412>
  404bb6:	2b54      	cmp	r3, #84	; 0x54
  404bb8:	f200 80a3 	bhi.w	404d02 <_malloc_r+0x47a>
  404bbc:	0b33      	lsrs	r3, r6, #12
  404bbe:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404bc2:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404bc6:	00c3      	lsls	r3, r0, #3
  404bc8:	e680      	b.n	4048cc <_malloc_r+0x44>
  404bca:	bf00      	nop
  404bcc:	20400480 	.word	0x20400480
  404bd0:	2044503c 	.word	0x2044503c
  404bd4:	2044500c 	.word	0x2044500c
  404bd8:	20445034 	.word	0x20445034
  404bdc:	20445038 	.word	0x20445038
  404be0:	20400488 	.word	0x20400488
  404be4:	20400888 	.word	0x20400888
  404be8:	0a5a      	lsrs	r2, r3, #9
  404bea:	2a04      	cmp	r2, #4
  404bec:	d95b      	bls.n	404ca6 <_malloc_r+0x41e>
  404bee:	2a14      	cmp	r2, #20
  404bf0:	f200 80ae 	bhi.w	404d50 <_malloc_r+0x4c8>
  404bf4:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404bf8:	00c9      	lsls	r1, r1, #3
  404bfa:	325b      	adds	r2, #91	; 0x5b
  404bfc:	eb07 0c01 	add.w	ip, r7, r1
  404c00:	5879      	ldr	r1, [r7, r1]
  404c02:	f1ac 0c08 	sub.w	ip, ip, #8
  404c06:	458c      	cmp	ip, r1
  404c08:	f000 8088 	beq.w	404d1c <_malloc_r+0x494>
  404c0c:	684a      	ldr	r2, [r1, #4]
  404c0e:	f022 0203 	bic.w	r2, r2, #3
  404c12:	4293      	cmp	r3, r2
  404c14:	d273      	bcs.n	404cfe <_malloc_r+0x476>
  404c16:	6889      	ldr	r1, [r1, #8]
  404c18:	458c      	cmp	ip, r1
  404c1a:	d1f7      	bne.n	404c0c <_malloc_r+0x384>
  404c1c:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404c20:	687b      	ldr	r3, [r7, #4]
  404c22:	60e2      	str	r2, [r4, #12]
  404c24:	f8c4 c008 	str.w	ip, [r4, #8]
  404c28:	6094      	str	r4, [r2, #8]
  404c2a:	f8cc 400c 	str.w	r4, [ip, #12]
  404c2e:	e68f      	b.n	404950 <_malloc_r+0xc8>
  404c30:	19a1      	adds	r1, r4, r6
  404c32:	f046 0c01 	orr.w	ip, r6, #1
  404c36:	f042 0601 	orr.w	r6, r2, #1
  404c3a:	f8c4 c004 	str.w	ip, [r4, #4]
  404c3e:	4628      	mov	r0, r5
  404c40:	6179      	str	r1, [r7, #20]
  404c42:	6139      	str	r1, [r7, #16]
  404c44:	f8c1 e00c 	str.w	lr, [r1, #12]
  404c48:	f8c1 e008 	str.w	lr, [r1, #8]
  404c4c:	604e      	str	r6, [r1, #4]
  404c4e:	50e2      	str	r2, [r4, r3]
  404c50:	f000 f9b8 	bl	404fc4 <__malloc_unlock>
  404c54:	3408      	adds	r4, #8
  404c56:	e6dd      	b.n	404a14 <_malloc_r+0x18c>
  404c58:	687b      	ldr	r3, [r7, #4]
  404c5a:	e679      	b.n	404950 <_malloc_r+0xc8>
  404c5c:	f108 0801 	add.w	r8, r8, #1
  404c60:	f018 0f03 	tst.w	r8, #3
  404c64:	f10c 0c08 	add.w	ip, ip, #8
  404c68:	f47f ae85 	bne.w	404976 <_malloc_r+0xee>
  404c6c:	e02d      	b.n	404cca <_malloc_r+0x442>
  404c6e:	68dc      	ldr	r4, [r3, #12]
  404c70:	42a3      	cmp	r3, r4
  404c72:	bf08      	it	eq
  404c74:	3002      	addeq	r0, #2
  404c76:	f43f ae3e 	beq.w	4048f6 <_malloc_r+0x6e>
  404c7a:	e6bb      	b.n	4049f4 <_malloc_r+0x16c>
  404c7c:	4419      	add	r1, r3
  404c7e:	461c      	mov	r4, r3
  404c80:	684a      	ldr	r2, [r1, #4]
  404c82:	68db      	ldr	r3, [r3, #12]
  404c84:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404c88:	f042 0201 	orr.w	r2, r2, #1
  404c8c:	604a      	str	r2, [r1, #4]
  404c8e:	4628      	mov	r0, r5
  404c90:	60f3      	str	r3, [r6, #12]
  404c92:	609e      	str	r6, [r3, #8]
  404c94:	f000 f996 	bl	404fc4 <__malloc_unlock>
  404c98:	e6bc      	b.n	404a14 <_malloc_r+0x18c>
  404c9a:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404c9e:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404ca2:	00c3      	lsls	r3, r0, #3
  404ca4:	e612      	b.n	4048cc <_malloc_r+0x44>
  404ca6:	099a      	lsrs	r2, r3, #6
  404ca8:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404cac:	00c9      	lsls	r1, r1, #3
  404cae:	3238      	adds	r2, #56	; 0x38
  404cb0:	e7a4      	b.n	404bfc <_malloc_r+0x374>
  404cb2:	42bc      	cmp	r4, r7
  404cb4:	d054      	beq.n	404d60 <_malloc_r+0x4d8>
  404cb6:	68bc      	ldr	r4, [r7, #8]
  404cb8:	6862      	ldr	r2, [r4, #4]
  404cba:	f022 0203 	bic.w	r2, r2, #3
  404cbe:	e75d      	b.n	404b7c <_malloc_r+0x2f4>
  404cc0:	f859 3908 	ldr.w	r3, [r9], #-8
  404cc4:	4599      	cmp	r9, r3
  404cc6:	f040 8086 	bne.w	404dd6 <_malloc_r+0x54e>
  404cca:	f010 0f03 	tst.w	r0, #3
  404cce:	f100 30ff 	add.w	r0, r0, #4294967295
  404cd2:	d1f5      	bne.n	404cc0 <_malloc_r+0x438>
  404cd4:	687b      	ldr	r3, [r7, #4]
  404cd6:	ea23 0304 	bic.w	r3, r3, r4
  404cda:	607b      	str	r3, [r7, #4]
  404cdc:	0064      	lsls	r4, r4, #1
  404cde:	429c      	cmp	r4, r3
  404ce0:	f63f aec7 	bhi.w	404a72 <_malloc_r+0x1ea>
  404ce4:	2c00      	cmp	r4, #0
  404ce6:	f43f aec4 	beq.w	404a72 <_malloc_r+0x1ea>
  404cea:	421c      	tst	r4, r3
  404cec:	4640      	mov	r0, r8
  404cee:	f47f ae3e 	bne.w	40496e <_malloc_r+0xe6>
  404cf2:	0064      	lsls	r4, r4, #1
  404cf4:	421c      	tst	r4, r3
  404cf6:	f100 0004 	add.w	r0, r0, #4
  404cfa:	d0fa      	beq.n	404cf2 <_malloc_r+0x46a>
  404cfc:	e637      	b.n	40496e <_malloc_r+0xe6>
  404cfe:	468c      	mov	ip, r1
  404d00:	e78c      	b.n	404c1c <_malloc_r+0x394>
  404d02:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404d06:	d815      	bhi.n	404d34 <_malloc_r+0x4ac>
  404d08:	0bf3      	lsrs	r3, r6, #15
  404d0a:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404d0e:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404d12:	00c3      	lsls	r3, r0, #3
  404d14:	e5da      	b.n	4048cc <_malloc_r+0x44>
  404d16:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404d1a:	e6ed      	b.n	404af8 <_malloc_r+0x270>
  404d1c:	687b      	ldr	r3, [r7, #4]
  404d1e:	1092      	asrs	r2, r2, #2
  404d20:	2101      	movs	r1, #1
  404d22:	fa01 f202 	lsl.w	r2, r1, r2
  404d26:	4313      	orrs	r3, r2
  404d28:	607b      	str	r3, [r7, #4]
  404d2a:	4662      	mov	r2, ip
  404d2c:	e779      	b.n	404c22 <_malloc_r+0x39a>
  404d2e:	2301      	movs	r3, #1
  404d30:	6053      	str	r3, [r2, #4]
  404d32:	e729      	b.n	404b88 <_malloc_r+0x300>
  404d34:	f240 5254 	movw	r2, #1364	; 0x554
  404d38:	4293      	cmp	r3, r2
  404d3a:	d822      	bhi.n	404d82 <_malloc_r+0x4fa>
  404d3c:	0cb3      	lsrs	r3, r6, #18
  404d3e:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404d42:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  404d46:	00c3      	lsls	r3, r0, #3
  404d48:	e5c0      	b.n	4048cc <_malloc_r+0x44>
  404d4a:	f103 0b10 	add.w	fp, r3, #16
  404d4e:	e6ae      	b.n	404aae <_malloc_r+0x226>
  404d50:	2a54      	cmp	r2, #84	; 0x54
  404d52:	d829      	bhi.n	404da8 <_malloc_r+0x520>
  404d54:	0b1a      	lsrs	r2, r3, #12
  404d56:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404d5a:	00c9      	lsls	r1, r1, #3
  404d5c:	326e      	adds	r2, #110	; 0x6e
  404d5e:	e74d      	b.n	404bfc <_malloc_r+0x374>
  404d60:	4b20      	ldr	r3, [pc, #128]	; (404de4 <_malloc_r+0x55c>)
  404d62:	6819      	ldr	r1, [r3, #0]
  404d64:	4459      	add	r1, fp
  404d66:	6019      	str	r1, [r3, #0]
  404d68:	e6b2      	b.n	404ad0 <_malloc_r+0x248>
  404d6a:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404d6e:	2800      	cmp	r0, #0
  404d70:	f47f aeae 	bne.w	404ad0 <_malloc_r+0x248>
  404d74:	eb08 030b 	add.w	r3, r8, fp
  404d78:	68ba      	ldr	r2, [r7, #8]
  404d7a:	f043 0301 	orr.w	r3, r3, #1
  404d7e:	6053      	str	r3, [r2, #4]
  404d80:	e6ee      	b.n	404b60 <_malloc_r+0x2d8>
  404d82:	207f      	movs	r0, #127	; 0x7f
  404d84:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404d88:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404d8c:	e59e      	b.n	4048cc <_malloc_r+0x44>
  404d8e:	f104 0108 	add.w	r1, r4, #8
  404d92:	4628      	mov	r0, r5
  404d94:	9300      	str	r3, [sp, #0]
  404d96:	f001 fa89 	bl	4062ac <_free_r>
  404d9a:	9b00      	ldr	r3, [sp, #0]
  404d9c:	6819      	ldr	r1, [r3, #0]
  404d9e:	e6df      	b.n	404b60 <_malloc_r+0x2d8>
  404da0:	2001      	movs	r0, #1
  404da2:	f04f 0900 	mov.w	r9, #0
  404da6:	e6bc      	b.n	404b22 <_malloc_r+0x29a>
  404da8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404dac:	d805      	bhi.n	404dba <_malloc_r+0x532>
  404dae:	0bda      	lsrs	r2, r3, #15
  404db0:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404db4:	00c9      	lsls	r1, r1, #3
  404db6:	3277      	adds	r2, #119	; 0x77
  404db8:	e720      	b.n	404bfc <_malloc_r+0x374>
  404dba:	f240 5154 	movw	r1, #1364	; 0x554
  404dbe:	428a      	cmp	r2, r1
  404dc0:	d805      	bhi.n	404dce <_malloc_r+0x546>
  404dc2:	0c9a      	lsrs	r2, r3, #18
  404dc4:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404dc8:	00c9      	lsls	r1, r1, #3
  404dca:	327c      	adds	r2, #124	; 0x7c
  404dcc:	e716      	b.n	404bfc <_malloc_r+0x374>
  404dce:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404dd2:	227e      	movs	r2, #126	; 0x7e
  404dd4:	e712      	b.n	404bfc <_malloc_r+0x374>
  404dd6:	687b      	ldr	r3, [r7, #4]
  404dd8:	e780      	b.n	404cdc <_malloc_r+0x454>
  404dda:	08f0      	lsrs	r0, r6, #3
  404ddc:	f106 0308 	add.w	r3, r6, #8
  404de0:	e600      	b.n	4049e4 <_malloc_r+0x15c>
  404de2:	bf00      	nop
  404de4:	2044500c 	.word	0x2044500c

00404de8 <memcpy>:
  404de8:	4684      	mov	ip, r0
  404dea:	ea41 0300 	orr.w	r3, r1, r0
  404dee:	f013 0303 	ands.w	r3, r3, #3
  404df2:	d16d      	bne.n	404ed0 <memcpy+0xe8>
  404df4:	3a40      	subs	r2, #64	; 0x40
  404df6:	d341      	bcc.n	404e7c <memcpy+0x94>
  404df8:	f851 3b04 	ldr.w	r3, [r1], #4
  404dfc:	f840 3b04 	str.w	r3, [r0], #4
  404e00:	f851 3b04 	ldr.w	r3, [r1], #4
  404e04:	f840 3b04 	str.w	r3, [r0], #4
  404e08:	f851 3b04 	ldr.w	r3, [r1], #4
  404e0c:	f840 3b04 	str.w	r3, [r0], #4
  404e10:	f851 3b04 	ldr.w	r3, [r1], #4
  404e14:	f840 3b04 	str.w	r3, [r0], #4
  404e18:	f851 3b04 	ldr.w	r3, [r1], #4
  404e1c:	f840 3b04 	str.w	r3, [r0], #4
  404e20:	f851 3b04 	ldr.w	r3, [r1], #4
  404e24:	f840 3b04 	str.w	r3, [r0], #4
  404e28:	f851 3b04 	ldr.w	r3, [r1], #4
  404e2c:	f840 3b04 	str.w	r3, [r0], #4
  404e30:	f851 3b04 	ldr.w	r3, [r1], #4
  404e34:	f840 3b04 	str.w	r3, [r0], #4
  404e38:	f851 3b04 	ldr.w	r3, [r1], #4
  404e3c:	f840 3b04 	str.w	r3, [r0], #4
  404e40:	f851 3b04 	ldr.w	r3, [r1], #4
  404e44:	f840 3b04 	str.w	r3, [r0], #4
  404e48:	f851 3b04 	ldr.w	r3, [r1], #4
  404e4c:	f840 3b04 	str.w	r3, [r0], #4
  404e50:	f851 3b04 	ldr.w	r3, [r1], #4
  404e54:	f840 3b04 	str.w	r3, [r0], #4
  404e58:	f851 3b04 	ldr.w	r3, [r1], #4
  404e5c:	f840 3b04 	str.w	r3, [r0], #4
  404e60:	f851 3b04 	ldr.w	r3, [r1], #4
  404e64:	f840 3b04 	str.w	r3, [r0], #4
  404e68:	f851 3b04 	ldr.w	r3, [r1], #4
  404e6c:	f840 3b04 	str.w	r3, [r0], #4
  404e70:	f851 3b04 	ldr.w	r3, [r1], #4
  404e74:	f840 3b04 	str.w	r3, [r0], #4
  404e78:	3a40      	subs	r2, #64	; 0x40
  404e7a:	d2bd      	bcs.n	404df8 <memcpy+0x10>
  404e7c:	3230      	adds	r2, #48	; 0x30
  404e7e:	d311      	bcc.n	404ea4 <memcpy+0xbc>
  404e80:	f851 3b04 	ldr.w	r3, [r1], #4
  404e84:	f840 3b04 	str.w	r3, [r0], #4
  404e88:	f851 3b04 	ldr.w	r3, [r1], #4
  404e8c:	f840 3b04 	str.w	r3, [r0], #4
  404e90:	f851 3b04 	ldr.w	r3, [r1], #4
  404e94:	f840 3b04 	str.w	r3, [r0], #4
  404e98:	f851 3b04 	ldr.w	r3, [r1], #4
  404e9c:	f840 3b04 	str.w	r3, [r0], #4
  404ea0:	3a10      	subs	r2, #16
  404ea2:	d2ed      	bcs.n	404e80 <memcpy+0x98>
  404ea4:	320c      	adds	r2, #12
  404ea6:	d305      	bcc.n	404eb4 <memcpy+0xcc>
  404ea8:	f851 3b04 	ldr.w	r3, [r1], #4
  404eac:	f840 3b04 	str.w	r3, [r0], #4
  404eb0:	3a04      	subs	r2, #4
  404eb2:	d2f9      	bcs.n	404ea8 <memcpy+0xc0>
  404eb4:	3204      	adds	r2, #4
  404eb6:	d008      	beq.n	404eca <memcpy+0xe2>
  404eb8:	07d2      	lsls	r2, r2, #31
  404eba:	bf1c      	itt	ne
  404ebc:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404ec0:	f800 3b01 	strbne.w	r3, [r0], #1
  404ec4:	d301      	bcc.n	404eca <memcpy+0xe2>
  404ec6:	880b      	ldrh	r3, [r1, #0]
  404ec8:	8003      	strh	r3, [r0, #0]
  404eca:	4660      	mov	r0, ip
  404ecc:	4770      	bx	lr
  404ece:	bf00      	nop
  404ed0:	2a08      	cmp	r2, #8
  404ed2:	d313      	bcc.n	404efc <memcpy+0x114>
  404ed4:	078b      	lsls	r3, r1, #30
  404ed6:	d08d      	beq.n	404df4 <memcpy+0xc>
  404ed8:	f010 0303 	ands.w	r3, r0, #3
  404edc:	d08a      	beq.n	404df4 <memcpy+0xc>
  404ede:	f1c3 0304 	rsb	r3, r3, #4
  404ee2:	1ad2      	subs	r2, r2, r3
  404ee4:	07db      	lsls	r3, r3, #31
  404ee6:	bf1c      	itt	ne
  404ee8:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404eec:	f800 3b01 	strbne.w	r3, [r0], #1
  404ef0:	d380      	bcc.n	404df4 <memcpy+0xc>
  404ef2:	f831 3b02 	ldrh.w	r3, [r1], #2
  404ef6:	f820 3b02 	strh.w	r3, [r0], #2
  404efa:	e77b      	b.n	404df4 <memcpy+0xc>
  404efc:	3a04      	subs	r2, #4
  404efe:	d3d9      	bcc.n	404eb4 <memcpy+0xcc>
  404f00:	3a01      	subs	r2, #1
  404f02:	f811 3b01 	ldrb.w	r3, [r1], #1
  404f06:	f800 3b01 	strb.w	r3, [r0], #1
  404f0a:	d2f9      	bcs.n	404f00 <memcpy+0x118>
  404f0c:	780b      	ldrb	r3, [r1, #0]
  404f0e:	7003      	strb	r3, [r0, #0]
  404f10:	784b      	ldrb	r3, [r1, #1]
  404f12:	7043      	strb	r3, [r0, #1]
  404f14:	788b      	ldrb	r3, [r1, #2]
  404f16:	7083      	strb	r3, [r0, #2]
  404f18:	4660      	mov	r0, ip
  404f1a:	4770      	bx	lr

00404f1c <memset>:
  404f1c:	b470      	push	{r4, r5, r6}
  404f1e:	0786      	lsls	r6, r0, #30
  404f20:	d046      	beq.n	404fb0 <memset+0x94>
  404f22:	1e54      	subs	r4, r2, #1
  404f24:	2a00      	cmp	r2, #0
  404f26:	d041      	beq.n	404fac <memset+0x90>
  404f28:	b2ca      	uxtb	r2, r1
  404f2a:	4603      	mov	r3, r0
  404f2c:	e002      	b.n	404f34 <memset+0x18>
  404f2e:	f114 34ff 	adds.w	r4, r4, #4294967295
  404f32:	d33b      	bcc.n	404fac <memset+0x90>
  404f34:	f803 2b01 	strb.w	r2, [r3], #1
  404f38:	079d      	lsls	r5, r3, #30
  404f3a:	d1f8      	bne.n	404f2e <memset+0x12>
  404f3c:	2c03      	cmp	r4, #3
  404f3e:	d92e      	bls.n	404f9e <memset+0x82>
  404f40:	b2cd      	uxtb	r5, r1
  404f42:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  404f46:	2c0f      	cmp	r4, #15
  404f48:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  404f4c:	d919      	bls.n	404f82 <memset+0x66>
  404f4e:	f103 0210 	add.w	r2, r3, #16
  404f52:	4626      	mov	r6, r4
  404f54:	3e10      	subs	r6, #16
  404f56:	2e0f      	cmp	r6, #15
  404f58:	f842 5c10 	str.w	r5, [r2, #-16]
  404f5c:	f842 5c0c 	str.w	r5, [r2, #-12]
  404f60:	f842 5c08 	str.w	r5, [r2, #-8]
  404f64:	f842 5c04 	str.w	r5, [r2, #-4]
  404f68:	f102 0210 	add.w	r2, r2, #16
  404f6c:	d8f2      	bhi.n	404f54 <memset+0x38>
  404f6e:	f1a4 0210 	sub.w	r2, r4, #16
  404f72:	f022 020f 	bic.w	r2, r2, #15
  404f76:	f004 040f 	and.w	r4, r4, #15
  404f7a:	3210      	adds	r2, #16
  404f7c:	2c03      	cmp	r4, #3
  404f7e:	4413      	add	r3, r2
  404f80:	d90d      	bls.n	404f9e <memset+0x82>
  404f82:	461e      	mov	r6, r3
  404f84:	4622      	mov	r2, r4
  404f86:	3a04      	subs	r2, #4
  404f88:	2a03      	cmp	r2, #3
  404f8a:	f846 5b04 	str.w	r5, [r6], #4
  404f8e:	d8fa      	bhi.n	404f86 <memset+0x6a>
  404f90:	1f22      	subs	r2, r4, #4
  404f92:	f022 0203 	bic.w	r2, r2, #3
  404f96:	3204      	adds	r2, #4
  404f98:	4413      	add	r3, r2
  404f9a:	f004 0403 	and.w	r4, r4, #3
  404f9e:	b12c      	cbz	r4, 404fac <memset+0x90>
  404fa0:	b2c9      	uxtb	r1, r1
  404fa2:	441c      	add	r4, r3
  404fa4:	f803 1b01 	strb.w	r1, [r3], #1
  404fa8:	429c      	cmp	r4, r3
  404faa:	d1fb      	bne.n	404fa4 <memset+0x88>
  404fac:	bc70      	pop	{r4, r5, r6}
  404fae:	4770      	bx	lr
  404fb0:	4614      	mov	r4, r2
  404fb2:	4603      	mov	r3, r0
  404fb4:	e7c2      	b.n	404f3c <memset+0x20>
  404fb6:	bf00      	nop

00404fb8 <__malloc_lock>:
  404fb8:	4801      	ldr	r0, [pc, #4]	; (404fc0 <__malloc_lock+0x8>)
  404fba:	f001 bc11 	b.w	4067e0 <__retarget_lock_acquire_recursive>
  404fbe:	bf00      	nop
  404fc0:	2044a8a0 	.word	0x2044a8a0

00404fc4 <__malloc_unlock>:
  404fc4:	4801      	ldr	r0, [pc, #4]	; (404fcc <__malloc_unlock+0x8>)
  404fc6:	f001 bc0d 	b.w	4067e4 <__retarget_lock_release_recursive>
  404fca:	bf00      	nop
  404fcc:	2044a8a0 	.word	0x2044a8a0

00404fd0 <_sbrk_r>:
  404fd0:	b538      	push	{r3, r4, r5, lr}
  404fd2:	4c07      	ldr	r4, [pc, #28]	; (404ff0 <_sbrk_r+0x20>)
  404fd4:	2300      	movs	r3, #0
  404fd6:	4605      	mov	r5, r0
  404fd8:	4608      	mov	r0, r1
  404fda:	6023      	str	r3, [r4, #0]
  404fdc:	f7fd fa94 	bl	402508 <_sbrk>
  404fe0:	1c43      	adds	r3, r0, #1
  404fe2:	d000      	beq.n	404fe6 <_sbrk_r+0x16>
  404fe4:	bd38      	pop	{r3, r4, r5, pc}
  404fe6:	6823      	ldr	r3, [r4, #0]
  404fe8:	2b00      	cmp	r3, #0
  404fea:	d0fb      	beq.n	404fe4 <_sbrk_r+0x14>
  404fec:	602b      	str	r3, [r5, #0]
  404fee:	bd38      	pop	{r3, r4, r5, pc}
  404ff0:	2044a8b4 	.word	0x2044a8b4

00404ff4 <__sprint_r.part.0>:
  404ff4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404ff8:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  404ffa:	049c      	lsls	r4, r3, #18
  404ffc:	4693      	mov	fp, r2
  404ffe:	d52f      	bpl.n	405060 <__sprint_r.part.0+0x6c>
  405000:	6893      	ldr	r3, [r2, #8]
  405002:	6812      	ldr	r2, [r2, #0]
  405004:	b353      	cbz	r3, 40505c <__sprint_r.part.0+0x68>
  405006:	460e      	mov	r6, r1
  405008:	4607      	mov	r7, r0
  40500a:	f102 0908 	add.w	r9, r2, #8
  40500e:	e919 0420 	ldmdb	r9, {r5, sl}
  405012:	ea5f 089a 	movs.w	r8, sl, lsr #2
  405016:	d017      	beq.n	405048 <__sprint_r.part.0+0x54>
  405018:	3d04      	subs	r5, #4
  40501a:	2400      	movs	r4, #0
  40501c:	e001      	b.n	405022 <__sprint_r.part.0+0x2e>
  40501e:	45a0      	cmp	r8, r4
  405020:	d010      	beq.n	405044 <__sprint_r.part.0+0x50>
  405022:	4632      	mov	r2, r6
  405024:	f855 1f04 	ldr.w	r1, [r5, #4]!
  405028:	4638      	mov	r0, r7
  40502a:	f001 f8bb 	bl	4061a4 <_fputwc_r>
  40502e:	1c43      	adds	r3, r0, #1
  405030:	f104 0401 	add.w	r4, r4, #1
  405034:	d1f3      	bne.n	40501e <__sprint_r.part.0+0x2a>
  405036:	2300      	movs	r3, #0
  405038:	f8cb 3008 	str.w	r3, [fp, #8]
  40503c:	f8cb 3004 	str.w	r3, [fp, #4]
  405040:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405044:	f8db 3008 	ldr.w	r3, [fp, #8]
  405048:	f02a 0a03 	bic.w	sl, sl, #3
  40504c:	eba3 030a 	sub.w	r3, r3, sl
  405050:	f8cb 3008 	str.w	r3, [fp, #8]
  405054:	f109 0908 	add.w	r9, r9, #8
  405058:	2b00      	cmp	r3, #0
  40505a:	d1d8      	bne.n	40500e <__sprint_r.part.0+0x1a>
  40505c:	2000      	movs	r0, #0
  40505e:	e7ea      	b.n	405036 <__sprint_r.part.0+0x42>
  405060:	f001 fa0a 	bl	406478 <__sfvwrite_r>
  405064:	2300      	movs	r3, #0
  405066:	f8cb 3008 	str.w	r3, [fp, #8]
  40506a:	f8cb 3004 	str.w	r3, [fp, #4]
  40506e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405072:	bf00      	nop

00405074 <_vfiprintf_r>:
  405074:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405078:	b0ad      	sub	sp, #180	; 0xb4
  40507a:	461d      	mov	r5, r3
  40507c:	468b      	mov	fp, r1
  40507e:	4690      	mov	r8, r2
  405080:	9307      	str	r3, [sp, #28]
  405082:	9006      	str	r0, [sp, #24]
  405084:	b118      	cbz	r0, 40508e <_vfiprintf_r+0x1a>
  405086:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405088:	2b00      	cmp	r3, #0
  40508a:	f000 80f3 	beq.w	405274 <_vfiprintf_r+0x200>
  40508e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  405092:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  405096:	07df      	lsls	r7, r3, #31
  405098:	b281      	uxth	r1, r0
  40509a:	d402      	bmi.n	4050a2 <_vfiprintf_r+0x2e>
  40509c:	058e      	lsls	r6, r1, #22
  40509e:	f140 80fc 	bpl.w	40529a <_vfiprintf_r+0x226>
  4050a2:	048c      	lsls	r4, r1, #18
  4050a4:	d40a      	bmi.n	4050bc <_vfiprintf_r+0x48>
  4050a6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4050aa:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  4050ae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  4050b2:	f8ab 100c 	strh.w	r1, [fp, #12]
  4050b6:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  4050ba:	b289      	uxth	r1, r1
  4050bc:	0708      	lsls	r0, r1, #28
  4050be:	f140 80b3 	bpl.w	405228 <_vfiprintf_r+0x1b4>
  4050c2:	f8db 3010 	ldr.w	r3, [fp, #16]
  4050c6:	2b00      	cmp	r3, #0
  4050c8:	f000 80ae 	beq.w	405228 <_vfiprintf_r+0x1b4>
  4050cc:	f001 031a 	and.w	r3, r1, #26
  4050d0:	2b0a      	cmp	r3, #10
  4050d2:	f000 80b5 	beq.w	405240 <_vfiprintf_r+0x1cc>
  4050d6:	2300      	movs	r3, #0
  4050d8:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  4050dc:	930b      	str	r3, [sp, #44]	; 0x2c
  4050de:	9311      	str	r3, [sp, #68]	; 0x44
  4050e0:	9310      	str	r3, [sp, #64]	; 0x40
  4050e2:	9303      	str	r3, [sp, #12]
  4050e4:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  4050e8:	46ca      	mov	sl, r9
  4050ea:	f8cd b010 	str.w	fp, [sp, #16]
  4050ee:	f898 3000 	ldrb.w	r3, [r8]
  4050f2:	4644      	mov	r4, r8
  4050f4:	b1fb      	cbz	r3, 405136 <_vfiprintf_r+0xc2>
  4050f6:	2b25      	cmp	r3, #37	; 0x25
  4050f8:	d102      	bne.n	405100 <_vfiprintf_r+0x8c>
  4050fa:	e01c      	b.n	405136 <_vfiprintf_r+0xc2>
  4050fc:	2b25      	cmp	r3, #37	; 0x25
  4050fe:	d003      	beq.n	405108 <_vfiprintf_r+0x94>
  405100:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  405104:	2b00      	cmp	r3, #0
  405106:	d1f9      	bne.n	4050fc <_vfiprintf_r+0x88>
  405108:	eba4 0508 	sub.w	r5, r4, r8
  40510c:	b19d      	cbz	r5, 405136 <_vfiprintf_r+0xc2>
  40510e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405110:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405112:	f8ca 8000 	str.w	r8, [sl]
  405116:	3301      	adds	r3, #1
  405118:	442a      	add	r2, r5
  40511a:	2b07      	cmp	r3, #7
  40511c:	f8ca 5004 	str.w	r5, [sl, #4]
  405120:	9211      	str	r2, [sp, #68]	; 0x44
  405122:	9310      	str	r3, [sp, #64]	; 0x40
  405124:	dd7a      	ble.n	40521c <_vfiprintf_r+0x1a8>
  405126:	2a00      	cmp	r2, #0
  405128:	f040 84b0 	bne.w	405a8c <_vfiprintf_r+0xa18>
  40512c:	9b03      	ldr	r3, [sp, #12]
  40512e:	9210      	str	r2, [sp, #64]	; 0x40
  405130:	442b      	add	r3, r5
  405132:	46ca      	mov	sl, r9
  405134:	9303      	str	r3, [sp, #12]
  405136:	7823      	ldrb	r3, [r4, #0]
  405138:	2b00      	cmp	r3, #0
  40513a:	f000 83e0 	beq.w	4058fe <_vfiprintf_r+0x88a>
  40513e:	2000      	movs	r0, #0
  405140:	f04f 0300 	mov.w	r3, #0
  405144:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  405148:	f104 0801 	add.w	r8, r4, #1
  40514c:	7862      	ldrb	r2, [r4, #1]
  40514e:	4605      	mov	r5, r0
  405150:	4606      	mov	r6, r0
  405152:	4603      	mov	r3, r0
  405154:	f04f 34ff 	mov.w	r4, #4294967295
  405158:	f108 0801 	add.w	r8, r8, #1
  40515c:	f1a2 0120 	sub.w	r1, r2, #32
  405160:	2958      	cmp	r1, #88	; 0x58
  405162:	f200 82de 	bhi.w	405722 <_vfiprintf_r+0x6ae>
  405166:	e8df f011 	tbh	[pc, r1, lsl #1]
  40516a:	0221      	.short	0x0221
  40516c:	02dc02dc 	.word	0x02dc02dc
  405170:	02dc0229 	.word	0x02dc0229
  405174:	02dc02dc 	.word	0x02dc02dc
  405178:	02dc02dc 	.word	0x02dc02dc
  40517c:	028902dc 	.word	0x028902dc
  405180:	02dc0295 	.word	0x02dc0295
  405184:	02bd00a2 	.word	0x02bd00a2
  405188:	019f02dc 	.word	0x019f02dc
  40518c:	01a401a4 	.word	0x01a401a4
  405190:	01a401a4 	.word	0x01a401a4
  405194:	01a401a4 	.word	0x01a401a4
  405198:	01a401a4 	.word	0x01a401a4
  40519c:	02dc01a4 	.word	0x02dc01a4
  4051a0:	02dc02dc 	.word	0x02dc02dc
  4051a4:	02dc02dc 	.word	0x02dc02dc
  4051a8:	02dc02dc 	.word	0x02dc02dc
  4051ac:	02dc02dc 	.word	0x02dc02dc
  4051b0:	01b202dc 	.word	0x01b202dc
  4051b4:	02dc02dc 	.word	0x02dc02dc
  4051b8:	02dc02dc 	.word	0x02dc02dc
  4051bc:	02dc02dc 	.word	0x02dc02dc
  4051c0:	02dc02dc 	.word	0x02dc02dc
  4051c4:	02dc02dc 	.word	0x02dc02dc
  4051c8:	02dc0197 	.word	0x02dc0197
  4051cc:	02dc02dc 	.word	0x02dc02dc
  4051d0:	02dc02dc 	.word	0x02dc02dc
  4051d4:	02dc019b 	.word	0x02dc019b
  4051d8:	025302dc 	.word	0x025302dc
  4051dc:	02dc02dc 	.word	0x02dc02dc
  4051e0:	02dc02dc 	.word	0x02dc02dc
  4051e4:	02dc02dc 	.word	0x02dc02dc
  4051e8:	02dc02dc 	.word	0x02dc02dc
  4051ec:	02dc02dc 	.word	0x02dc02dc
  4051f0:	021b025a 	.word	0x021b025a
  4051f4:	02dc02dc 	.word	0x02dc02dc
  4051f8:	026e02dc 	.word	0x026e02dc
  4051fc:	02dc021b 	.word	0x02dc021b
  405200:	027302dc 	.word	0x027302dc
  405204:	01f502dc 	.word	0x01f502dc
  405208:	02090182 	.word	0x02090182
  40520c:	02dc02d7 	.word	0x02dc02d7
  405210:	02dc029a 	.word	0x02dc029a
  405214:	02dc00a7 	.word	0x02dc00a7
  405218:	022e02dc 	.word	0x022e02dc
  40521c:	f10a 0a08 	add.w	sl, sl, #8
  405220:	9b03      	ldr	r3, [sp, #12]
  405222:	442b      	add	r3, r5
  405224:	9303      	str	r3, [sp, #12]
  405226:	e786      	b.n	405136 <_vfiprintf_r+0xc2>
  405228:	4659      	mov	r1, fp
  40522a:	9806      	ldr	r0, [sp, #24]
  40522c:	f000 fdac 	bl	405d88 <__swsetup_r>
  405230:	bb18      	cbnz	r0, 40527a <_vfiprintf_r+0x206>
  405232:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  405236:	f001 031a 	and.w	r3, r1, #26
  40523a:	2b0a      	cmp	r3, #10
  40523c:	f47f af4b 	bne.w	4050d6 <_vfiprintf_r+0x62>
  405240:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  405244:	2b00      	cmp	r3, #0
  405246:	f6ff af46 	blt.w	4050d6 <_vfiprintf_r+0x62>
  40524a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40524e:	07db      	lsls	r3, r3, #31
  405250:	d405      	bmi.n	40525e <_vfiprintf_r+0x1ea>
  405252:	058f      	lsls	r7, r1, #22
  405254:	d403      	bmi.n	40525e <_vfiprintf_r+0x1ea>
  405256:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40525a:	f001 fac3 	bl	4067e4 <__retarget_lock_release_recursive>
  40525e:	462b      	mov	r3, r5
  405260:	4642      	mov	r2, r8
  405262:	4659      	mov	r1, fp
  405264:	9806      	ldr	r0, [sp, #24]
  405266:	f000 fd4d 	bl	405d04 <__sbprintf>
  40526a:	9003      	str	r0, [sp, #12]
  40526c:	9803      	ldr	r0, [sp, #12]
  40526e:	b02d      	add	sp, #180	; 0xb4
  405270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405274:	f000 fef4 	bl	406060 <__sinit>
  405278:	e709      	b.n	40508e <_vfiprintf_r+0x1a>
  40527a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40527e:	07d9      	lsls	r1, r3, #31
  405280:	d404      	bmi.n	40528c <_vfiprintf_r+0x218>
  405282:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  405286:	059a      	lsls	r2, r3, #22
  405288:	f140 84aa 	bpl.w	405be0 <_vfiprintf_r+0xb6c>
  40528c:	f04f 33ff 	mov.w	r3, #4294967295
  405290:	9303      	str	r3, [sp, #12]
  405292:	9803      	ldr	r0, [sp, #12]
  405294:	b02d      	add	sp, #180	; 0xb4
  405296:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40529a:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40529e:	f001 fa9f 	bl	4067e0 <__retarget_lock_acquire_recursive>
  4052a2:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  4052a6:	b281      	uxth	r1, r0
  4052a8:	e6fb      	b.n	4050a2 <_vfiprintf_r+0x2e>
  4052aa:	4276      	negs	r6, r6
  4052ac:	9207      	str	r2, [sp, #28]
  4052ae:	f043 0304 	orr.w	r3, r3, #4
  4052b2:	f898 2000 	ldrb.w	r2, [r8]
  4052b6:	e74f      	b.n	405158 <_vfiprintf_r+0xe4>
  4052b8:	9608      	str	r6, [sp, #32]
  4052ba:	069e      	lsls	r6, r3, #26
  4052bc:	f100 8450 	bmi.w	405b60 <_vfiprintf_r+0xaec>
  4052c0:	9907      	ldr	r1, [sp, #28]
  4052c2:	06dd      	lsls	r5, r3, #27
  4052c4:	460a      	mov	r2, r1
  4052c6:	f100 83ef 	bmi.w	405aa8 <_vfiprintf_r+0xa34>
  4052ca:	0658      	lsls	r0, r3, #25
  4052cc:	f140 83ec 	bpl.w	405aa8 <_vfiprintf_r+0xa34>
  4052d0:	880e      	ldrh	r6, [r1, #0]
  4052d2:	3104      	adds	r1, #4
  4052d4:	2700      	movs	r7, #0
  4052d6:	2201      	movs	r2, #1
  4052d8:	9107      	str	r1, [sp, #28]
  4052da:	f04f 0100 	mov.w	r1, #0
  4052de:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  4052e2:	2500      	movs	r5, #0
  4052e4:	1c61      	adds	r1, r4, #1
  4052e6:	f000 8116 	beq.w	405516 <_vfiprintf_r+0x4a2>
  4052ea:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  4052ee:	9102      	str	r1, [sp, #8]
  4052f0:	ea56 0107 	orrs.w	r1, r6, r7
  4052f4:	f040 8114 	bne.w	405520 <_vfiprintf_r+0x4ac>
  4052f8:	2c00      	cmp	r4, #0
  4052fa:	f040 835c 	bne.w	4059b6 <_vfiprintf_r+0x942>
  4052fe:	2a00      	cmp	r2, #0
  405300:	f040 83b7 	bne.w	405a72 <_vfiprintf_r+0x9fe>
  405304:	f013 0301 	ands.w	r3, r3, #1
  405308:	9305      	str	r3, [sp, #20]
  40530a:	f000 8457 	beq.w	405bbc <_vfiprintf_r+0xb48>
  40530e:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  405312:	2330      	movs	r3, #48	; 0x30
  405314:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  405318:	9b05      	ldr	r3, [sp, #20]
  40531a:	42a3      	cmp	r3, r4
  40531c:	bfb8      	it	lt
  40531e:	4623      	movlt	r3, r4
  405320:	9301      	str	r3, [sp, #4]
  405322:	b10d      	cbz	r5, 405328 <_vfiprintf_r+0x2b4>
  405324:	3301      	adds	r3, #1
  405326:	9301      	str	r3, [sp, #4]
  405328:	9b02      	ldr	r3, [sp, #8]
  40532a:	f013 0302 	ands.w	r3, r3, #2
  40532e:	9309      	str	r3, [sp, #36]	; 0x24
  405330:	d002      	beq.n	405338 <_vfiprintf_r+0x2c4>
  405332:	9b01      	ldr	r3, [sp, #4]
  405334:	3302      	adds	r3, #2
  405336:	9301      	str	r3, [sp, #4]
  405338:	9b02      	ldr	r3, [sp, #8]
  40533a:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  40533e:	930a      	str	r3, [sp, #40]	; 0x28
  405340:	f040 8217 	bne.w	405772 <_vfiprintf_r+0x6fe>
  405344:	9b08      	ldr	r3, [sp, #32]
  405346:	9a01      	ldr	r2, [sp, #4]
  405348:	1a9d      	subs	r5, r3, r2
  40534a:	2d00      	cmp	r5, #0
  40534c:	f340 8211 	ble.w	405772 <_vfiprintf_r+0x6fe>
  405350:	2d10      	cmp	r5, #16
  405352:	f340 8490 	ble.w	405c76 <_vfiprintf_r+0xc02>
  405356:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405358:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40535a:	4ec4      	ldr	r6, [pc, #784]	; (40566c <_vfiprintf_r+0x5f8>)
  40535c:	46d6      	mov	lr, sl
  40535e:	2710      	movs	r7, #16
  405360:	46a2      	mov	sl, r4
  405362:	4619      	mov	r1, r3
  405364:	9c06      	ldr	r4, [sp, #24]
  405366:	e007      	b.n	405378 <_vfiprintf_r+0x304>
  405368:	f101 0c02 	add.w	ip, r1, #2
  40536c:	f10e 0e08 	add.w	lr, lr, #8
  405370:	4601      	mov	r1, r0
  405372:	3d10      	subs	r5, #16
  405374:	2d10      	cmp	r5, #16
  405376:	dd11      	ble.n	40539c <_vfiprintf_r+0x328>
  405378:	1c48      	adds	r0, r1, #1
  40537a:	3210      	adds	r2, #16
  40537c:	2807      	cmp	r0, #7
  40537e:	9211      	str	r2, [sp, #68]	; 0x44
  405380:	e88e 00c0 	stmia.w	lr, {r6, r7}
  405384:	9010      	str	r0, [sp, #64]	; 0x40
  405386:	ddef      	ble.n	405368 <_vfiprintf_r+0x2f4>
  405388:	2a00      	cmp	r2, #0
  40538a:	f040 81e4 	bne.w	405756 <_vfiprintf_r+0x6e2>
  40538e:	3d10      	subs	r5, #16
  405390:	2d10      	cmp	r5, #16
  405392:	4611      	mov	r1, r2
  405394:	f04f 0c01 	mov.w	ip, #1
  405398:	46ce      	mov	lr, r9
  40539a:	dced      	bgt.n	405378 <_vfiprintf_r+0x304>
  40539c:	4654      	mov	r4, sl
  40539e:	4661      	mov	r1, ip
  4053a0:	46f2      	mov	sl, lr
  4053a2:	442a      	add	r2, r5
  4053a4:	2907      	cmp	r1, #7
  4053a6:	9211      	str	r2, [sp, #68]	; 0x44
  4053a8:	f8ca 6000 	str.w	r6, [sl]
  4053ac:	f8ca 5004 	str.w	r5, [sl, #4]
  4053b0:	9110      	str	r1, [sp, #64]	; 0x40
  4053b2:	f300 82ec 	bgt.w	40598e <_vfiprintf_r+0x91a>
  4053b6:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4053ba:	f10a 0a08 	add.w	sl, sl, #8
  4053be:	1c48      	adds	r0, r1, #1
  4053c0:	2d00      	cmp	r5, #0
  4053c2:	f040 81de 	bne.w	405782 <_vfiprintf_r+0x70e>
  4053c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4053c8:	2b00      	cmp	r3, #0
  4053ca:	f000 81f8 	beq.w	4057be <_vfiprintf_r+0x74a>
  4053ce:	3202      	adds	r2, #2
  4053d0:	a90e      	add	r1, sp, #56	; 0x38
  4053d2:	2302      	movs	r3, #2
  4053d4:	2807      	cmp	r0, #7
  4053d6:	9211      	str	r2, [sp, #68]	; 0x44
  4053d8:	9010      	str	r0, [sp, #64]	; 0x40
  4053da:	e88a 000a 	stmia.w	sl, {r1, r3}
  4053de:	f340 81ea 	ble.w	4057b6 <_vfiprintf_r+0x742>
  4053e2:	2a00      	cmp	r2, #0
  4053e4:	f040 838c 	bne.w	405b00 <_vfiprintf_r+0xa8c>
  4053e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4053ea:	2b80      	cmp	r3, #128	; 0x80
  4053ec:	f04f 0001 	mov.w	r0, #1
  4053f0:	4611      	mov	r1, r2
  4053f2:	46ca      	mov	sl, r9
  4053f4:	f040 81e7 	bne.w	4057c6 <_vfiprintf_r+0x752>
  4053f8:	9b08      	ldr	r3, [sp, #32]
  4053fa:	9d01      	ldr	r5, [sp, #4]
  4053fc:	1b5e      	subs	r6, r3, r5
  4053fe:	2e00      	cmp	r6, #0
  405400:	f340 81e1 	ble.w	4057c6 <_vfiprintf_r+0x752>
  405404:	2e10      	cmp	r6, #16
  405406:	4d9a      	ldr	r5, [pc, #616]	; (405670 <_vfiprintf_r+0x5fc>)
  405408:	f340 8450 	ble.w	405cac <_vfiprintf_r+0xc38>
  40540c:	46d4      	mov	ip, sl
  40540e:	2710      	movs	r7, #16
  405410:	46a2      	mov	sl, r4
  405412:	9c06      	ldr	r4, [sp, #24]
  405414:	e007      	b.n	405426 <_vfiprintf_r+0x3b2>
  405416:	f101 0e02 	add.w	lr, r1, #2
  40541a:	f10c 0c08 	add.w	ip, ip, #8
  40541e:	4601      	mov	r1, r0
  405420:	3e10      	subs	r6, #16
  405422:	2e10      	cmp	r6, #16
  405424:	dd11      	ble.n	40544a <_vfiprintf_r+0x3d6>
  405426:	1c48      	adds	r0, r1, #1
  405428:	3210      	adds	r2, #16
  40542a:	2807      	cmp	r0, #7
  40542c:	9211      	str	r2, [sp, #68]	; 0x44
  40542e:	e88c 00a0 	stmia.w	ip, {r5, r7}
  405432:	9010      	str	r0, [sp, #64]	; 0x40
  405434:	ddef      	ble.n	405416 <_vfiprintf_r+0x3a2>
  405436:	2a00      	cmp	r2, #0
  405438:	f040 829d 	bne.w	405976 <_vfiprintf_r+0x902>
  40543c:	3e10      	subs	r6, #16
  40543e:	2e10      	cmp	r6, #16
  405440:	f04f 0e01 	mov.w	lr, #1
  405444:	4611      	mov	r1, r2
  405446:	46cc      	mov	ip, r9
  405448:	dced      	bgt.n	405426 <_vfiprintf_r+0x3b2>
  40544a:	4654      	mov	r4, sl
  40544c:	46e2      	mov	sl, ip
  40544e:	4432      	add	r2, r6
  405450:	f1be 0f07 	cmp.w	lr, #7
  405454:	9211      	str	r2, [sp, #68]	; 0x44
  405456:	e88a 0060 	stmia.w	sl, {r5, r6}
  40545a:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  40545e:	f300 8369 	bgt.w	405b34 <_vfiprintf_r+0xac0>
  405462:	f10a 0a08 	add.w	sl, sl, #8
  405466:	f10e 0001 	add.w	r0, lr, #1
  40546a:	4671      	mov	r1, lr
  40546c:	e1ab      	b.n	4057c6 <_vfiprintf_r+0x752>
  40546e:	9608      	str	r6, [sp, #32]
  405470:	f013 0220 	ands.w	r2, r3, #32
  405474:	f040 838c 	bne.w	405b90 <_vfiprintf_r+0xb1c>
  405478:	f013 0110 	ands.w	r1, r3, #16
  40547c:	f040 831a 	bne.w	405ab4 <_vfiprintf_r+0xa40>
  405480:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  405484:	f000 8316 	beq.w	405ab4 <_vfiprintf_r+0xa40>
  405488:	9807      	ldr	r0, [sp, #28]
  40548a:	460a      	mov	r2, r1
  40548c:	4601      	mov	r1, r0
  40548e:	3104      	adds	r1, #4
  405490:	8806      	ldrh	r6, [r0, #0]
  405492:	9107      	str	r1, [sp, #28]
  405494:	2700      	movs	r7, #0
  405496:	e720      	b.n	4052da <_vfiprintf_r+0x266>
  405498:	9608      	str	r6, [sp, #32]
  40549a:	f043 0310 	orr.w	r3, r3, #16
  40549e:	e7e7      	b.n	405470 <_vfiprintf_r+0x3fc>
  4054a0:	9608      	str	r6, [sp, #32]
  4054a2:	f043 0310 	orr.w	r3, r3, #16
  4054a6:	e708      	b.n	4052ba <_vfiprintf_r+0x246>
  4054a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4054ac:	f898 2000 	ldrb.w	r2, [r8]
  4054b0:	e652      	b.n	405158 <_vfiprintf_r+0xe4>
  4054b2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4054b6:	2600      	movs	r6, #0
  4054b8:	f818 2b01 	ldrb.w	r2, [r8], #1
  4054bc:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4054c0:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  4054c4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4054c8:	2909      	cmp	r1, #9
  4054ca:	d9f5      	bls.n	4054b8 <_vfiprintf_r+0x444>
  4054cc:	e646      	b.n	40515c <_vfiprintf_r+0xe8>
  4054ce:	9608      	str	r6, [sp, #32]
  4054d0:	2800      	cmp	r0, #0
  4054d2:	f040 8408 	bne.w	405ce6 <_vfiprintf_r+0xc72>
  4054d6:	f043 0310 	orr.w	r3, r3, #16
  4054da:	069e      	lsls	r6, r3, #26
  4054dc:	f100 834c 	bmi.w	405b78 <_vfiprintf_r+0xb04>
  4054e0:	06dd      	lsls	r5, r3, #27
  4054e2:	f100 82f3 	bmi.w	405acc <_vfiprintf_r+0xa58>
  4054e6:	0658      	lsls	r0, r3, #25
  4054e8:	f140 82f0 	bpl.w	405acc <_vfiprintf_r+0xa58>
  4054ec:	9d07      	ldr	r5, [sp, #28]
  4054ee:	f9b5 6000 	ldrsh.w	r6, [r5]
  4054f2:	462a      	mov	r2, r5
  4054f4:	17f7      	asrs	r7, r6, #31
  4054f6:	3204      	adds	r2, #4
  4054f8:	4630      	mov	r0, r6
  4054fa:	4639      	mov	r1, r7
  4054fc:	9207      	str	r2, [sp, #28]
  4054fe:	2800      	cmp	r0, #0
  405500:	f171 0200 	sbcs.w	r2, r1, #0
  405504:	f2c0 835d 	blt.w	405bc2 <_vfiprintf_r+0xb4e>
  405508:	1c61      	adds	r1, r4, #1
  40550a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40550e:	f04f 0201 	mov.w	r2, #1
  405512:	f47f aeea 	bne.w	4052ea <_vfiprintf_r+0x276>
  405516:	ea56 0107 	orrs.w	r1, r6, r7
  40551a:	f000 824d 	beq.w	4059b8 <_vfiprintf_r+0x944>
  40551e:	9302      	str	r3, [sp, #8]
  405520:	2a01      	cmp	r2, #1
  405522:	f000 828c 	beq.w	405a3e <_vfiprintf_r+0x9ca>
  405526:	2a02      	cmp	r2, #2
  405528:	f040 825c 	bne.w	4059e4 <_vfiprintf_r+0x970>
  40552c:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40552e:	46cb      	mov	fp, r9
  405530:	0933      	lsrs	r3, r6, #4
  405532:	f006 010f 	and.w	r1, r6, #15
  405536:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  40553a:	093a      	lsrs	r2, r7, #4
  40553c:	461e      	mov	r6, r3
  40553e:	4617      	mov	r7, r2
  405540:	5c43      	ldrb	r3, [r0, r1]
  405542:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  405546:	ea56 0307 	orrs.w	r3, r6, r7
  40554a:	d1f1      	bne.n	405530 <_vfiprintf_r+0x4bc>
  40554c:	eba9 030b 	sub.w	r3, r9, fp
  405550:	9305      	str	r3, [sp, #20]
  405552:	e6e1      	b.n	405318 <_vfiprintf_r+0x2a4>
  405554:	2800      	cmp	r0, #0
  405556:	f040 83c0 	bne.w	405cda <_vfiprintf_r+0xc66>
  40555a:	0699      	lsls	r1, r3, #26
  40555c:	f100 8367 	bmi.w	405c2e <_vfiprintf_r+0xbba>
  405560:	06da      	lsls	r2, r3, #27
  405562:	f100 80f1 	bmi.w	405748 <_vfiprintf_r+0x6d4>
  405566:	065b      	lsls	r3, r3, #25
  405568:	f140 80ee 	bpl.w	405748 <_vfiprintf_r+0x6d4>
  40556c:	9a07      	ldr	r2, [sp, #28]
  40556e:	6813      	ldr	r3, [r2, #0]
  405570:	3204      	adds	r2, #4
  405572:	9207      	str	r2, [sp, #28]
  405574:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  405578:	801a      	strh	r2, [r3, #0]
  40557a:	e5b8      	b.n	4050ee <_vfiprintf_r+0x7a>
  40557c:	9807      	ldr	r0, [sp, #28]
  40557e:	4a3d      	ldr	r2, [pc, #244]	; (405674 <_vfiprintf_r+0x600>)
  405580:	9608      	str	r6, [sp, #32]
  405582:	920b      	str	r2, [sp, #44]	; 0x2c
  405584:	6806      	ldr	r6, [r0, #0]
  405586:	2278      	movs	r2, #120	; 0x78
  405588:	2130      	movs	r1, #48	; 0x30
  40558a:	3004      	adds	r0, #4
  40558c:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  405590:	f043 0302 	orr.w	r3, r3, #2
  405594:	9007      	str	r0, [sp, #28]
  405596:	2700      	movs	r7, #0
  405598:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  40559c:	2202      	movs	r2, #2
  40559e:	e69c      	b.n	4052da <_vfiprintf_r+0x266>
  4055a0:	9608      	str	r6, [sp, #32]
  4055a2:	2800      	cmp	r0, #0
  4055a4:	d099      	beq.n	4054da <_vfiprintf_r+0x466>
  4055a6:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4055aa:	e796      	b.n	4054da <_vfiprintf_r+0x466>
  4055ac:	f898 2000 	ldrb.w	r2, [r8]
  4055b0:	2d00      	cmp	r5, #0
  4055b2:	f47f add1 	bne.w	405158 <_vfiprintf_r+0xe4>
  4055b6:	2001      	movs	r0, #1
  4055b8:	2520      	movs	r5, #32
  4055ba:	e5cd      	b.n	405158 <_vfiprintf_r+0xe4>
  4055bc:	f043 0301 	orr.w	r3, r3, #1
  4055c0:	f898 2000 	ldrb.w	r2, [r8]
  4055c4:	e5c8      	b.n	405158 <_vfiprintf_r+0xe4>
  4055c6:	9608      	str	r6, [sp, #32]
  4055c8:	2800      	cmp	r0, #0
  4055ca:	f040 8393 	bne.w	405cf4 <_vfiprintf_r+0xc80>
  4055ce:	4929      	ldr	r1, [pc, #164]	; (405674 <_vfiprintf_r+0x600>)
  4055d0:	910b      	str	r1, [sp, #44]	; 0x2c
  4055d2:	069f      	lsls	r7, r3, #26
  4055d4:	f100 82e8 	bmi.w	405ba8 <_vfiprintf_r+0xb34>
  4055d8:	9807      	ldr	r0, [sp, #28]
  4055da:	06de      	lsls	r6, r3, #27
  4055dc:	4601      	mov	r1, r0
  4055de:	f100 8270 	bmi.w	405ac2 <_vfiprintf_r+0xa4e>
  4055e2:	065d      	lsls	r5, r3, #25
  4055e4:	f140 826d 	bpl.w	405ac2 <_vfiprintf_r+0xa4e>
  4055e8:	3104      	adds	r1, #4
  4055ea:	8806      	ldrh	r6, [r0, #0]
  4055ec:	9107      	str	r1, [sp, #28]
  4055ee:	2700      	movs	r7, #0
  4055f0:	07d8      	lsls	r0, r3, #31
  4055f2:	f140 8222 	bpl.w	405a3a <_vfiprintf_r+0x9c6>
  4055f6:	ea56 0107 	orrs.w	r1, r6, r7
  4055fa:	f000 821e 	beq.w	405a3a <_vfiprintf_r+0x9c6>
  4055fe:	2130      	movs	r1, #48	; 0x30
  405600:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  405604:	f043 0302 	orr.w	r3, r3, #2
  405608:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  40560c:	2202      	movs	r2, #2
  40560e:	e664      	b.n	4052da <_vfiprintf_r+0x266>
  405610:	9608      	str	r6, [sp, #32]
  405612:	2800      	cmp	r0, #0
  405614:	f040 836b 	bne.w	405cee <_vfiprintf_r+0xc7a>
  405618:	4917      	ldr	r1, [pc, #92]	; (405678 <_vfiprintf_r+0x604>)
  40561a:	910b      	str	r1, [sp, #44]	; 0x2c
  40561c:	e7d9      	b.n	4055d2 <_vfiprintf_r+0x55e>
  40561e:	9907      	ldr	r1, [sp, #28]
  405620:	9608      	str	r6, [sp, #32]
  405622:	680a      	ldr	r2, [r1, #0]
  405624:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  405628:	f04f 0000 	mov.w	r0, #0
  40562c:	460a      	mov	r2, r1
  40562e:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  405632:	3204      	adds	r2, #4
  405634:	2001      	movs	r0, #1
  405636:	9001      	str	r0, [sp, #4]
  405638:	9207      	str	r2, [sp, #28]
  40563a:	9005      	str	r0, [sp, #20]
  40563c:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  405640:	9302      	str	r3, [sp, #8]
  405642:	2400      	movs	r4, #0
  405644:	e670      	b.n	405328 <_vfiprintf_r+0x2b4>
  405646:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40564a:	f898 2000 	ldrb.w	r2, [r8]
  40564e:	e583      	b.n	405158 <_vfiprintf_r+0xe4>
  405650:	f898 2000 	ldrb.w	r2, [r8]
  405654:	2a6c      	cmp	r2, #108	; 0x6c
  405656:	bf03      	ittte	eq
  405658:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  40565c:	f043 0320 	orreq.w	r3, r3, #32
  405660:	f108 0801 	addeq.w	r8, r8, #1
  405664:	f043 0310 	orrne.w	r3, r3, #16
  405668:	e576      	b.n	405158 <_vfiprintf_r+0xe4>
  40566a:	bf00      	nop
  40566c:	004080a0 	.word	0x004080a0
  405670:	004080b0 	.word	0x004080b0
  405674:	00408084 	.word	0x00408084
  405678:	00408070 	.word	0x00408070
  40567c:	9907      	ldr	r1, [sp, #28]
  40567e:	680e      	ldr	r6, [r1, #0]
  405680:	460a      	mov	r2, r1
  405682:	2e00      	cmp	r6, #0
  405684:	f102 0204 	add.w	r2, r2, #4
  405688:	f6ff ae0f 	blt.w	4052aa <_vfiprintf_r+0x236>
  40568c:	9207      	str	r2, [sp, #28]
  40568e:	f898 2000 	ldrb.w	r2, [r8]
  405692:	e561      	b.n	405158 <_vfiprintf_r+0xe4>
  405694:	f898 2000 	ldrb.w	r2, [r8]
  405698:	2001      	movs	r0, #1
  40569a:	252b      	movs	r5, #43	; 0x2b
  40569c:	e55c      	b.n	405158 <_vfiprintf_r+0xe4>
  40569e:	9907      	ldr	r1, [sp, #28]
  4056a0:	9608      	str	r6, [sp, #32]
  4056a2:	f8d1 b000 	ldr.w	fp, [r1]
  4056a6:	f04f 0200 	mov.w	r2, #0
  4056aa:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4056ae:	1d0e      	adds	r6, r1, #4
  4056b0:	f1bb 0f00 	cmp.w	fp, #0
  4056b4:	f000 82e5 	beq.w	405c82 <_vfiprintf_r+0xc0e>
  4056b8:	1c67      	adds	r7, r4, #1
  4056ba:	f000 82c4 	beq.w	405c46 <_vfiprintf_r+0xbd2>
  4056be:	4622      	mov	r2, r4
  4056c0:	2100      	movs	r1, #0
  4056c2:	4658      	mov	r0, fp
  4056c4:	9301      	str	r3, [sp, #4]
  4056c6:	f001 f923 	bl	406910 <memchr>
  4056ca:	9b01      	ldr	r3, [sp, #4]
  4056cc:	2800      	cmp	r0, #0
  4056ce:	f000 82e5 	beq.w	405c9c <_vfiprintf_r+0xc28>
  4056d2:	eba0 020b 	sub.w	r2, r0, fp
  4056d6:	9205      	str	r2, [sp, #20]
  4056d8:	9607      	str	r6, [sp, #28]
  4056da:	9302      	str	r3, [sp, #8]
  4056dc:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4056e0:	2400      	movs	r4, #0
  4056e2:	e619      	b.n	405318 <_vfiprintf_r+0x2a4>
  4056e4:	f898 2000 	ldrb.w	r2, [r8]
  4056e8:	2a2a      	cmp	r2, #42	; 0x2a
  4056ea:	f108 0701 	add.w	r7, r8, #1
  4056ee:	f000 82e9 	beq.w	405cc4 <_vfiprintf_r+0xc50>
  4056f2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4056f6:	2909      	cmp	r1, #9
  4056f8:	46b8      	mov	r8, r7
  4056fa:	f04f 0400 	mov.w	r4, #0
  4056fe:	f63f ad2d 	bhi.w	40515c <_vfiprintf_r+0xe8>
  405702:	f818 2b01 	ldrb.w	r2, [r8], #1
  405706:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40570a:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  40570e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  405712:	2909      	cmp	r1, #9
  405714:	d9f5      	bls.n	405702 <_vfiprintf_r+0x68e>
  405716:	e521      	b.n	40515c <_vfiprintf_r+0xe8>
  405718:	f043 0320 	orr.w	r3, r3, #32
  40571c:	f898 2000 	ldrb.w	r2, [r8]
  405720:	e51a      	b.n	405158 <_vfiprintf_r+0xe4>
  405722:	9608      	str	r6, [sp, #32]
  405724:	2800      	cmp	r0, #0
  405726:	f040 82db 	bne.w	405ce0 <_vfiprintf_r+0xc6c>
  40572a:	2a00      	cmp	r2, #0
  40572c:	f000 80e7 	beq.w	4058fe <_vfiprintf_r+0x88a>
  405730:	2101      	movs	r1, #1
  405732:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  405736:	f04f 0200 	mov.w	r2, #0
  40573a:	9101      	str	r1, [sp, #4]
  40573c:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  405740:	9105      	str	r1, [sp, #20]
  405742:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  405746:	e77b      	b.n	405640 <_vfiprintf_r+0x5cc>
  405748:	9a07      	ldr	r2, [sp, #28]
  40574a:	6813      	ldr	r3, [r2, #0]
  40574c:	3204      	adds	r2, #4
  40574e:	9207      	str	r2, [sp, #28]
  405750:	9a03      	ldr	r2, [sp, #12]
  405752:	601a      	str	r2, [r3, #0]
  405754:	e4cb      	b.n	4050ee <_vfiprintf_r+0x7a>
  405756:	aa0f      	add	r2, sp, #60	; 0x3c
  405758:	9904      	ldr	r1, [sp, #16]
  40575a:	4620      	mov	r0, r4
  40575c:	f7ff fc4a 	bl	404ff4 <__sprint_r.part.0>
  405760:	2800      	cmp	r0, #0
  405762:	f040 8139 	bne.w	4059d8 <_vfiprintf_r+0x964>
  405766:	9910      	ldr	r1, [sp, #64]	; 0x40
  405768:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40576a:	f101 0c01 	add.w	ip, r1, #1
  40576e:	46ce      	mov	lr, r9
  405770:	e5ff      	b.n	405372 <_vfiprintf_r+0x2fe>
  405772:	9910      	ldr	r1, [sp, #64]	; 0x40
  405774:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405776:	1c48      	adds	r0, r1, #1
  405778:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40577c:	2d00      	cmp	r5, #0
  40577e:	f43f ae22 	beq.w	4053c6 <_vfiprintf_r+0x352>
  405782:	3201      	adds	r2, #1
  405784:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  405788:	2101      	movs	r1, #1
  40578a:	2807      	cmp	r0, #7
  40578c:	9211      	str	r2, [sp, #68]	; 0x44
  40578e:	9010      	str	r0, [sp, #64]	; 0x40
  405790:	f8ca 5000 	str.w	r5, [sl]
  405794:	f8ca 1004 	str.w	r1, [sl, #4]
  405798:	f340 8108 	ble.w	4059ac <_vfiprintf_r+0x938>
  40579c:	2a00      	cmp	r2, #0
  40579e:	f040 81bc 	bne.w	405b1a <_vfiprintf_r+0xaa6>
  4057a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4057a4:	2b00      	cmp	r3, #0
  4057a6:	f43f ae1f 	beq.w	4053e8 <_vfiprintf_r+0x374>
  4057aa:	ab0e      	add	r3, sp, #56	; 0x38
  4057ac:	2202      	movs	r2, #2
  4057ae:	4608      	mov	r0, r1
  4057b0:	931c      	str	r3, [sp, #112]	; 0x70
  4057b2:	921d      	str	r2, [sp, #116]	; 0x74
  4057b4:	46ca      	mov	sl, r9
  4057b6:	4601      	mov	r1, r0
  4057b8:	f10a 0a08 	add.w	sl, sl, #8
  4057bc:	3001      	adds	r0, #1
  4057be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4057c0:	2b80      	cmp	r3, #128	; 0x80
  4057c2:	f43f ae19 	beq.w	4053f8 <_vfiprintf_r+0x384>
  4057c6:	9b05      	ldr	r3, [sp, #20]
  4057c8:	1ae4      	subs	r4, r4, r3
  4057ca:	2c00      	cmp	r4, #0
  4057cc:	dd2e      	ble.n	40582c <_vfiprintf_r+0x7b8>
  4057ce:	2c10      	cmp	r4, #16
  4057d0:	4db3      	ldr	r5, [pc, #716]	; (405aa0 <_vfiprintf_r+0xa2c>)
  4057d2:	dd1e      	ble.n	405812 <_vfiprintf_r+0x79e>
  4057d4:	46d6      	mov	lr, sl
  4057d6:	2610      	movs	r6, #16
  4057d8:	9f06      	ldr	r7, [sp, #24]
  4057da:	f8dd a010 	ldr.w	sl, [sp, #16]
  4057de:	e006      	b.n	4057ee <_vfiprintf_r+0x77a>
  4057e0:	1c88      	adds	r0, r1, #2
  4057e2:	f10e 0e08 	add.w	lr, lr, #8
  4057e6:	4619      	mov	r1, r3
  4057e8:	3c10      	subs	r4, #16
  4057ea:	2c10      	cmp	r4, #16
  4057ec:	dd10      	ble.n	405810 <_vfiprintf_r+0x79c>
  4057ee:	1c4b      	adds	r3, r1, #1
  4057f0:	3210      	adds	r2, #16
  4057f2:	2b07      	cmp	r3, #7
  4057f4:	9211      	str	r2, [sp, #68]	; 0x44
  4057f6:	e88e 0060 	stmia.w	lr, {r5, r6}
  4057fa:	9310      	str	r3, [sp, #64]	; 0x40
  4057fc:	ddf0      	ble.n	4057e0 <_vfiprintf_r+0x76c>
  4057fe:	2a00      	cmp	r2, #0
  405800:	d165      	bne.n	4058ce <_vfiprintf_r+0x85a>
  405802:	3c10      	subs	r4, #16
  405804:	2c10      	cmp	r4, #16
  405806:	f04f 0001 	mov.w	r0, #1
  40580a:	4611      	mov	r1, r2
  40580c:	46ce      	mov	lr, r9
  40580e:	dcee      	bgt.n	4057ee <_vfiprintf_r+0x77a>
  405810:	46f2      	mov	sl, lr
  405812:	4422      	add	r2, r4
  405814:	2807      	cmp	r0, #7
  405816:	9211      	str	r2, [sp, #68]	; 0x44
  405818:	f8ca 5000 	str.w	r5, [sl]
  40581c:	f8ca 4004 	str.w	r4, [sl, #4]
  405820:	9010      	str	r0, [sp, #64]	; 0x40
  405822:	f300 8085 	bgt.w	405930 <_vfiprintf_r+0x8bc>
  405826:	f10a 0a08 	add.w	sl, sl, #8
  40582a:	3001      	adds	r0, #1
  40582c:	9905      	ldr	r1, [sp, #20]
  40582e:	f8ca b000 	str.w	fp, [sl]
  405832:	440a      	add	r2, r1
  405834:	2807      	cmp	r0, #7
  405836:	9211      	str	r2, [sp, #68]	; 0x44
  405838:	f8ca 1004 	str.w	r1, [sl, #4]
  40583c:	9010      	str	r0, [sp, #64]	; 0x40
  40583e:	f340 8082 	ble.w	405946 <_vfiprintf_r+0x8d2>
  405842:	2a00      	cmp	r2, #0
  405844:	f040 8118 	bne.w	405a78 <_vfiprintf_r+0xa04>
  405848:	9b02      	ldr	r3, [sp, #8]
  40584a:	9210      	str	r2, [sp, #64]	; 0x40
  40584c:	0758      	lsls	r0, r3, #29
  40584e:	d535      	bpl.n	4058bc <_vfiprintf_r+0x848>
  405850:	9b08      	ldr	r3, [sp, #32]
  405852:	9901      	ldr	r1, [sp, #4]
  405854:	1a5c      	subs	r4, r3, r1
  405856:	2c00      	cmp	r4, #0
  405858:	f340 80e7 	ble.w	405a2a <_vfiprintf_r+0x9b6>
  40585c:	46ca      	mov	sl, r9
  40585e:	2c10      	cmp	r4, #16
  405860:	f340 8218 	ble.w	405c94 <_vfiprintf_r+0xc20>
  405864:	9910      	ldr	r1, [sp, #64]	; 0x40
  405866:	4e8f      	ldr	r6, [pc, #572]	; (405aa4 <_vfiprintf_r+0xa30>)
  405868:	9f06      	ldr	r7, [sp, #24]
  40586a:	f8dd b010 	ldr.w	fp, [sp, #16]
  40586e:	2510      	movs	r5, #16
  405870:	e006      	b.n	405880 <_vfiprintf_r+0x80c>
  405872:	1c88      	adds	r0, r1, #2
  405874:	f10a 0a08 	add.w	sl, sl, #8
  405878:	4619      	mov	r1, r3
  40587a:	3c10      	subs	r4, #16
  40587c:	2c10      	cmp	r4, #16
  40587e:	dd11      	ble.n	4058a4 <_vfiprintf_r+0x830>
  405880:	1c4b      	adds	r3, r1, #1
  405882:	3210      	adds	r2, #16
  405884:	2b07      	cmp	r3, #7
  405886:	9211      	str	r2, [sp, #68]	; 0x44
  405888:	f8ca 6000 	str.w	r6, [sl]
  40588c:	f8ca 5004 	str.w	r5, [sl, #4]
  405890:	9310      	str	r3, [sp, #64]	; 0x40
  405892:	ddee      	ble.n	405872 <_vfiprintf_r+0x7fe>
  405894:	bb42      	cbnz	r2, 4058e8 <_vfiprintf_r+0x874>
  405896:	3c10      	subs	r4, #16
  405898:	2c10      	cmp	r4, #16
  40589a:	f04f 0001 	mov.w	r0, #1
  40589e:	4611      	mov	r1, r2
  4058a0:	46ca      	mov	sl, r9
  4058a2:	dced      	bgt.n	405880 <_vfiprintf_r+0x80c>
  4058a4:	4422      	add	r2, r4
  4058a6:	2807      	cmp	r0, #7
  4058a8:	9211      	str	r2, [sp, #68]	; 0x44
  4058aa:	f8ca 6000 	str.w	r6, [sl]
  4058ae:	f8ca 4004 	str.w	r4, [sl, #4]
  4058b2:	9010      	str	r0, [sp, #64]	; 0x40
  4058b4:	dd51      	ble.n	40595a <_vfiprintf_r+0x8e6>
  4058b6:	2a00      	cmp	r2, #0
  4058b8:	f040 819b 	bne.w	405bf2 <_vfiprintf_r+0xb7e>
  4058bc:	9b03      	ldr	r3, [sp, #12]
  4058be:	9a08      	ldr	r2, [sp, #32]
  4058c0:	9901      	ldr	r1, [sp, #4]
  4058c2:	428a      	cmp	r2, r1
  4058c4:	bfac      	ite	ge
  4058c6:	189b      	addge	r3, r3, r2
  4058c8:	185b      	addlt	r3, r3, r1
  4058ca:	9303      	str	r3, [sp, #12]
  4058cc:	e04e      	b.n	40596c <_vfiprintf_r+0x8f8>
  4058ce:	aa0f      	add	r2, sp, #60	; 0x3c
  4058d0:	4651      	mov	r1, sl
  4058d2:	4638      	mov	r0, r7
  4058d4:	f7ff fb8e 	bl	404ff4 <__sprint_r.part.0>
  4058d8:	2800      	cmp	r0, #0
  4058da:	f040 813f 	bne.w	405b5c <_vfiprintf_r+0xae8>
  4058de:	9910      	ldr	r1, [sp, #64]	; 0x40
  4058e0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4058e2:	1c48      	adds	r0, r1, #1
  4058e4:	46ce      	mov	lr, r9
  4058e6:	e77f      	b.n	4057e8 <_vfiprintf_r+0x774>
  4058e8:	aa0f      	add	r2, sp, #60	; 0x3c
  4058ea:	4659      	mov	r1, fp
  4058ec:	4638      	mov	r0, r7
  4058ee:	f7ff fb81 	bl	404ff4 <__sprint_r.part.0>
  4058f2:	b960      	cbnz	r0, 40590e <_vfiprintf_r+0x89a>
  4058f4:	9910      	ldr	r1, [sp, #64]	; 0x40
  4058f6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4058f8:	1c48      	adds	r0, r1, #1
  4058fa:	46ca      	mov	sl, r9
  4058fc:	e7bd      	b.n	40587a <_vfiprintf_r+0x806>
  4058fe:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405900:	f8dd b010 	ldr.w	fp, [sp, #16]
  405904:	2b00      	cmp	r3, #0
  405906:	f040 81d4 	bne.w	405cb2 <_vfiprintf_r+0xc3e>
  40590a:	2300      	movs	r3, #0
  40590c:	9310      	str	r3, [sp, #64]	; 0x40
  40590e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  405912:	f013 0f01 	tst.w	r3, #1
  405916:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40591a:	d102      	bne.n	405922 <_vfiprintf_r+0x8ae>
  40591c:	059a      	lsls	r2, r3, #22
  40591e:	f140 80de 	bpl.w	405ade <_vfiprintf_r+0xa6a>
  405922:	065b      	lsls	r3, r3, #25
  405924:	f53f acb2 	bmi.w	40528c <_vfiprintf_r+0x218>
  405928:	9803      	ldr	r0, [sp, #12]
  40592a:	b02d      	add	sp, #180	; 0xb4
  40592c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405930:	2a00      	cmp	r2, #0
  405932:	f040 8106 	bne.w	405b42 <_vfiprintf_r+0xace>
  405936:	9a05      	ldr	r2, [sp, #20]
  405938:	921d      	str	r2, [sp, #116]	; 0x74
  40593a:	2301      	movs	r3, #1
  40593c:	9211      	str	r2, [sp, #68]	; 0x44
  40593e:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  405942:	9310      	str	r3, [sp, #64]	; 0x40
  405944:	46ca      	mov	sl, r9
  405946:	f10a 0a08 	add.w	sl, sl, #8
  40594a:	9b02      	ldr	r3, [sp, #8]
  40594c:	0759      	lsls	r1, r3, #29
  40594e:	d504      	bpl.n	40595a <_vfiprintf_r+0x8e6>
  405950:	9b08      	ldr	r3, [sp, #32]
  405952:	9901      	ldr	r1, [sp, #4]
  405954:	1a5c      	subs	r4, r3, r1
  405956:	2c00      	cmp	r4, #0
  405958:	dc81      	bgt.n	40585e <_vfiprintf_r+0x7ea>
  40595a:	9b03      	ldr	r3, [sp, #12]
  40595c:	9908      	ldr	r1, [sp, #32]
  40595e:	9801      	ldr	r0, [sp, #4]
  405960:	4281      	cmp	r1, r0
  405962:	bfac      	ite	ge
  405964:	185b      	addge	r3, r3, r1
  405966:	181b      	addlt	r3, r3, r0
  405968:	9303      	str	r3, [sp, #12]
  40596a:	bb72      	cbnz	r2, 4059ca <_vfiprintf_r+0x956>
  40596c:	2300      	movs	r3, #0
  40596e:	9310      	str	r3, [sp, #64]	; 0x40
  405970:	46ca      	mov	sl, r9
  405972:	f7ff bbbc 	b.w	4050ee <_vfiprintf_r+0x7a>
  405976:	aa0f      	add	r2, sp, #60	; 0x3c
  405978:	9904      	ldr	r1, [sp, #16]
  40597a:	4620      	mov	r0, r4
  40597c:	f7ff fb3a 	bl	404ff4 <__sprint_r.part.0>
  405980:	bb50      	cbnz	r0, 4059d8 <_vfiprintf_r+0x964>
  405982:	9910      	ldr	r1, [sp, #64]	; 0x40
  405984:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405986:	f101 0e01 	add.w	lr, r1, #1
  40598a:	46cc      	mov	ip, r9
  40598c:	e548      	b.n	405420 <_vfiprintf_r+0x3ac>
  40598e:	2a00      	cmp	r2, #0
  405990:	f040 8140 	bne.w	405c14 <_vfiprintf_r+0xba0>
  405994:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  405998:	2900      	cmp	r1, #0
  40599a:	f000 811b 	beq.w	405bd4 <_vfiprintf_r+0xb60>
  40599e:	2201      	movs	r2, #1
  4059a0:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  4059a4:	4610      	mov	r0, r2
  4059a6:	921d      	str	r2, [sp, #116]	; 0x74
  4059a8:	911c      	str	r1, [sp, #112]	; 0x70
  4059aa:	46ca      	mov	sl, r9
  4059ac:	4601      	mov	r1, r0
  4059ae:	f10a 0a08 	add.w	sl, sl, #8
  4059b2:	3001      	adds	r0, #1
  4059b4:	e507      	b.n	4053c6 <_vfiprintf_r+0x352>
  4059b6:	9b02      	ldr	r3, [sp, #8]
  4059b8:	2a01      	cmp	r2, #1
  4059ba:	f000 8098 	beq.w	405aee <_vfiprintf_r+0xa7a>
  4059be:	2a02      	cmp	r2, #2
  4059c0:	d10d      	bne.n	4059de <_vfiprintf_r+0x96a>
  4059c2:	9302      	str	r3, [sp, #8]
  4059c4:	2600      	movs	r6, #0
  4059c6:	2700      	movs	r7, #0
  4059c8:	e5b0      	b.n	40552c <_vfiprintf_r+0x4b8>
  4059ca:	aa0f      	add	r2, sp, #60	; 0x3c
  4059cc:	9904      	ldr	r1, [sp, #16]
  4059ce:	9806      	ldr	r0, [sp, #24]
  4059d0:	f7ff fb10 	bl	404ff4 <__sprint_r.part.0>
  4059d4:	2800      	cmp	r0, #0
  4059d6:	d0c9      	beq.n	40596c <_vfiprintf_r+0x8f8>
  4059d8:	f8dd b010 	ldr.w	fp, [sp, #16]
  4059dc:	e797      	b.n	40590e <_vfiprintf_r+0x89a>
  4059de:	9302      	str	r3, [sp, #8]
  4059e0:	2600      	movs	r6, #0
  4059e2:	2700      	movs	r7, #0
  4059e4:	4649      	mov	r1, r9
  4059e6:	e000      	b.n	4059ea <_vfiprintf_r+0x976>
  4059e8:	4659      	mov	r1, fp
  4059ea:	08f2      	lsrs	r2, r6, #3
  4059ec:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  4059f0:	08f8      	lsrs	r0, r7, #3
  4059f2:	f006 0307 	and.w	r3, r6, #7
  4059f6:	4607      	mov	r7, r0
  4059f8:	4616      	mov	r6, r2
  4059fa:	3330      	adds	r3, #48	; 0x30
  4059fc:	ea56 0207 	orrs.w	r2, r6, r7
  405a00:	f801 3c01 	strb.w	r3, [r1, #-1]
  405a04:	f101 3bff 	add.w	fp, r1, #4294967295
  405a08:	d1ee      	bne.n	4059e8 <_vfiprintf_r+0x974>
  405a0a:	9a02      	ldr	r2, [sp, #8]
  405a0c:	07d6      	lsls	r6, r2, #31
  405a0e:	f57f ad9d 	bpl.w	40554c <_vfiprintf_r+0x4d8>
  405a12:	2b30      	cmp	r3, #48	; 0x30
  405a14:	f43f ad9a 	beq.w	40554c <_vfiprintf_r+0x4d8>
  405a18:	3902      	subs	r1, #2
  405a1a:	2330      	movs	r3, #48	; 0x30
  405a1c:	f80b 3c01 	strb.w	r3, [fp, #-1]
  405a20:	eba9 0301 	sub.w	r3, r9, r1
  405a24:	9305      	str	r3, [sp, #20]
  405a26:	468b      	mov	fp, r1
  405a28:	e476      	b.n	405318 <_vfiprintf_r+0x2a4>
  405a2a:	9b03      	ldr	r3, [sp, #12]
  405a2c:	9a08      	ldr	r2, [sp, #32]
  405a2e:	428a      	cmp	r2, r1
  405a30:	bfac      	ite	ge
  405a32:	189b      	addge	r3, r3, r2
  405a34:	185b      	addlt	r3, r3, r1
  405a36:	9303      	str	r3, [sp, #12]
  405a38:	e798      	b.n	40596c <_vfiprintf_r+0x8f8>
  405a3a:	2202      	movs	r2, #2
  405a3c:	e44d      	b.n	4052da <_vfiprintf_r+0x266>
  405a3e:	2f00      	cmp	r7, #0
  405a40:	bf08      	it	eq
  405a42:	2e0a      	cmpeq	r6, #10
  405a44:	d352      	bcc.n	405aec <_vfiprintf_r+0xa78>
  405a46:	46cb      	mov	fp, r9
  405a48:	4630      	mov	r0, r6
  405a4a:	4639      	mov	r1, r7
  405a4c:	220a      	movs	r2, #10
  405a4e:	2300      	movs	r3, #0
  405a50:	f001 fc52 	bl	4072f8 <__aeabi_uldivmod>
  405a54:	3230      	adds	r2, #48	; 0x30
  405a56:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  405a5a:	4630      	mov	r0, r6
  405a5c:	4639      	mov	r1, r7
  405a5e:	2300      	movs	r3, #0
  405a60:	220a      	movs	r2, #10
  405a62:	f001 fc49 	bl	4072f8 <__aeabi_uldivmod>
  405a66:	4606      	mov	r6, r0
  405a68:	460f      	mov	r7, r1
  405a6a:	ea56 0307 	orrs.w	r3, r6, r7
  405a6e:	d1eb      	bne.n	405a48 <_vfiprintf_r+0x9d4>
  405a70:	e56c      	b.n	40554c <_vfiprintf_r+0x4d8>
  405a72:	9405      	str	r4, [sp, #20]
  405a74:	46cb      	mov	fp, r9
  405a76:	e44f      	b.n	405318 <_vfiprintf_r+0x2a4>
  405a78:	aa0f      	add	r2, sp, #60	; 0x3c
  405a7a:	9904      	ldr	r1, [sp, #16]
  405a7c:	9806      	ldr	r0, [sp, #24]
  405a7e:	f7ff fab9 	bl	404ff4 <__sprint_r.part.0>
  405a82:	2800      	cmp	r0, #0
  405a84:	d1a8      	bne.n	4059d8 <_vfiprintf_r+0x964>
  405a86:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405a88:	46ca      	mov	sl, r9
  405a8a:	e75e      	b.n	40594a <_vfiprintf_r+0x8d6>
  405a8c:	aa0f      	add	r2, sp, #60	; 0x3c
  405a8e:	9904      	ldr	r1, [sp, #16]
  405a90:	9806      	ldr	r0, [sp, #24]
  405a92:	f7ff faaf 	bl	404ff4 <__sprint_r.part.0>
  405a96:	2800      	cmp	r0, #0
  405a98:	d19e      	bne.n	4059d8 <_vfiprintf_r+0x964>
  405a9a:	46ca      	mov	sl, r9
  405a9c:	f7ff bbc0 	b.w	405220 <_vfiprintf_r+0x1ac>
  405aa0:	004080b0 	.word	0x004080b0
  405aa4:	004080a0 	.word	0x004080a0
  405aa8:	3104      	adds	r1, #4
  405aaa:	6816      	ldr	r6, [r2, #0]
  405aac:	9107      	str	r1, [sp, #28]
  405aae:	2201      	movs	r2, #1
  405ab0:	2700      	movs	r7, #0
  405ab2:	e412      	b.n	4052da <_vfiprintf_r+0x266>
  405ab4:	9807      	ldr	r0, [sp, #28]
  405ab6:	4601      	mov	r1, r0
  405ab8:	3104      	adds	r1, #4
  405aba:	6806      	ldr	r6, [r0, #0]
  405abc:	9107      	str	r1, [sp, #28]
  405abe:	2700      	movs	r7, #0
  405ac0:	e40b      	b.n	4052da <_vfiprintf_r+0x266>
  405ac2:	680e      	ldr	r6, [r1, #0]
  405ac4:	3104      	adds	r1, #4
  405ac6:	9107      	str	r1, [sp, #28]
  405ac8:	2700      	movs	r7, #0
  405aca:	e591      	b.n	4055f0 <_vfiprintf_r+0x57c>
  405acc:	9907      	ldr	r1, [sp, #28]
  405ace:	680e      	ldr	r6, [r1, #0]
  405ad0:	460a      	mov	r2, r1
  405ad2:	17f7      	asrs	r7, r6, #31
  405ad4:	3204      	adds	r2, #4
  405ad6:	9207      	str	r2, [sp, #28]
  405ad8:	4630      	mov	r0, r6
  405ada:	4639      	mov	r1, r7
  405adc:	e50f      	b.n	4054fe <_vfiprintf_r+0x48a>
  405ade:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  405ae2:	f000 fe7f 	bl	4067e4 <__retarget_lock_release_recursive>
  405ae6:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  405aea:	e71a      	b.n	405922 <_vfiprintf_r+0x8ae>
  405aec:	9b02      	ldr	r3, [sp, #8]
  405aee:	9302      	str	r3, [sp, #8]
  405af0:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  405af4:	3630      	adds	r6, #48	; 0x30
  405af6:	2301      	movs	r3, #1
  405af8:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  405afc:	9305      	str	r3, [sp, #20]
  405afe:	e40b      	b.n	405318 <_vfiprintf_r+0x2a4>
  405b00:	aa0f      	add	r2, sp, #60	; 0x3c
  405b02:	9904      	ldr	r1, [sp, #16]
  405b04:	9806      	ldr	r0, [sp, #24]
  405b06:	f7ff fa75 	bl	404ff4 <__sprint_r.part.0>
  405b0a:	2800      	cmp	r0, #0
  405b0c:	f47f af64 	bne.w	4059d8 <_vfiprintf_r+0x964>
  405b10:	9910      	ldr	r1, [sp, #64]	; 0x40
  405b12:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405b14:	1c48      	adds	r0, r1, #1
  405b16:	46ca      	mov	sl, r9
  405b18:	e651      	b.n	4057be <_vfiprintf_r+0x74a>
  405b1a:	aa0f      	add	r2, sp, #60	; 0x3c
  405b1c:	9904      	ldr	r1, [sp, #16]
  405b1e:	9806      	ldr	r0, [sp, #24]
  405b20:	f7ff fa68 	bl	404ff4 <__sprint_r.part.0>
  405b24:	2800      	cmp	r0, #0
  405b26:	f47f af57 	bne.w	4059d8 <_vfiprintf_r+0x964>
  405b2a:	9910      	ldr	r1, [sp, #64]	; 0x40
  405b2c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405b2e:	1c48      	adds	r0, r1, #1
  405b30:	46ca      	mov	sl, r9
  405b32:	e448      	b.n	4053c6 <_vfiprintf_r+0x352>
  405b34:	2a00      	cmp	r2, #0
  405b36:	f040 8091 	bne.w	405c5c <_vfiprintf_r+0xbe8>
  405b3a:	2001      	movs	r0, #1
  405b3c:	4611      	mov	r1, r2
  405b3e:	46ca      	mov	sl, r9
  405b40:	e641      	b.n	4057c6 <_vfiprintf_r+0x752>
  405b42:	aa0f      	add	r2, sp, #60	; 0x3c
  405b44:	9904      	ldr	r1, [sp, #16]
  405b46:	9806      	ldr	r0, [sp, #24]
  405b48:	f7ff fa54 	bl	404ff4 <__sprint_r.part.0>
  405b4c:	2800      	cmp	r0, #0
  405b4e:	f47f af43 	bne.w	4059d8 <_vfiprintf_r+0x964>
  405b52:	9810      	ldr	r0, [sp, #64]	; 0x40
  405b54:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405b56:	3001      	adds	r0, #1
  405b58:	46ca      	mov	sl, r9
  405b5a:	e667      	b.n	40582c <_vfiprintf_r+0x7b8>
  405b5c:	46d3      	mov	fp, sl
  405b5e:	e6d6      	b.n	40590e <_vfiprintf_r+0x89a>
  405b60:	9e07      	ldr	r6, [sp, #28]
  405b62:	3607      	adds	r6, #7
  405b64:	f026 0207 	bic.w	r2, r6, #7
  405b68:	f102 0108 	add.w	r1, r2, #8
  405b6c:	e9d2 6700 	ldrd	r6, r7, [r2]
  405b70:	9107      	str	r1, [sp, #28]
  405b72:	2201      	movs	r2, #1
  405b74:	f7ff bbb1 	b.w	4052da <_vfiprintf_r+0x266>
  405b78:	9e07      	ldr	r6, [sp, #28]
  405b7a:	3607      	adds	r6, #7
  405b7c:	f026 0607 	bic.w	r6, r6, #7
  405b80:	e9d6 0100 	ldrd	r0, r1, [r6]
  405b84:	f106 0208 	add.w	r2, r6, #8
  405b88:	9207      	str	r2, [sp, #28]
  405b8a:	4606      	mov	r6, r0
  405b8c:	460f      	mov	r7, r1
  405b8e:	e4b6      	b.n	4054fe <_vfiprintf_r+0x48a>
  405b90:	9e07      	ldr	r6, [sp, #28]
  405b92:	3607      	adds	r6, #7
  405b94:	f026 0207 	bic.w	r2, r6, #7
  405b98:	f102 0108 	add.w	r1, r2, #8
  405b9c:	e9d2 6700 	ldrd	r6, r7, [r2]
  405ba0:	9107      	str	r1, [sp, #28]
  405ba2:	2200      	movs	r2, #0
  405ba4:	f7ff bb99 	b.w	4052da <_vfiprintf_r+0x266>
  405ba8:	9e07      	ldr	r6, [sp, #28]
  405baa:	3607      	adds	r6, #7
  405bac:	f026 0107 	bic.w	r1, r6, #7
  405bb0:	f101 0008 	add.w	r0, r1, #8
  405bb4:	9007      	str	r0, [sp, #28]
  405bb6:	e9d1 6700 	ldrd	r6, r7, [r1]
  405bba:	e519      	b.n	4055f0 <_vfiprintf_r+0x57c>
  405bbc:	46cb      	mov	fp, r9
  405bbe:	f7ff bbab 	b.w	405318 <_vfiprintf_r+0x2a4>
  405bc2:	252d      	movs	r5, #45	; 0x2d
  405bc4:	4276      	negs	r6, r6
  405bc6:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  405bca:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405bce:	2201      	movs	r2, #1
  405bd0:	f7ff bb88 	b.w	4052e4 <_vfiprintf_r+0x270>
  405bd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405bd6:	b9b3      	cbnz	r3, 405c06 <_vfiprintf_r+0xb92>
  405bd8:	4611      	mov	r1, r2
  405bda:	2001      	movs	r0, #1
  405bdc:	46ca      	mov	sl, r9
  405bde:	e5f2      	b.n	4057c6 <_vfiprintf_r+0x752>
  405be0:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  405be4:	f000 fdfe 	bl	4067e4 <__retarget_lock_release_recursive>
  405be8:	f04f 33ff 	mov.w	r3, #4294967295
  405bec:	9303      	str	r3, [sp, #12]
  405bee:	f7ff bb50 	b.w	405292 <_vfiprintf_r+0x21e>
  405bf2:	aa0f      	add	r2, sp, #60	; 0x3c
  405bf4:	9904      	ldr	r1, [sp, #16]
  405bf6:	9806      	ldr	r0, [sp, #24]
  405bf8:	f7ff f9fc 	bl	404ff4 <__sprint_r.part.0>
  405bfc:	2800      	cmp	r0, #0
  405bfe:	f47f aeeb 	bne.w	4059d8 <_vfiprintf_r+0x964>
  405c02:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405c04:	e6a9      	b.n	40595a <_vfiprintf_r+0x8e6>
  405c06:	ab0e      	add	r3, sp, #56	; 0x38
  405c08:	2202      	movs	r2, #2
  405c0a:	931c      	str	r3, [sp, #112]	; 0x70
  405c0c:	921d      	str	r2, [sp, #116]	; 0x74
  405c0e:	2001      	movs	r0, #1
  405c10:	46ca      	mov	sl, r9
  405c12:	e5d0      	b.n	4057b6 <_vfiprintf_r+0x742>
  405c14:	aa0f      	add	r2, sp, #60	; 0x3c
  405c16:	9904      	ldr	r1, [sp, #16]
  405c18:	9806      	ldr	r0, [sp, #24]
  405c1a:	f7ff f9eb 	bl	404ff4 <__sprint_r.part.0>
  405c1e:	2800      	cmp	r0, #0
  405c20:	f47f aeda 	bne.w	4059d8 <_vfiprintf_r+0x964>
  405c24:	9910      	ldr	r1, [sp, #64]	; 0x40
  405c26:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405c28:	1c48      	adds	r0, r1, #1
  405c2a:	46ca      	mov	sl, r9
  405c2c:	e5a4      	b.n	405778 <_vfiprintf_r+0x704>
  405c2e:	9a07      	ldr	r2, [sp, #28]
  405c30:	9903      	ldr	r1, [sp, #12]
  405c32:	6813      	ldr	r3, [r2, #0]
  405c34:	17cd      	asrs	r5, r1, #31
  405c36:	4608      	mov	r0, r1
  405c38:	3204      	adds	r2, #4
  405c3a:	4629      	mov	r1, r5
  405c3c:	9207      	str	r2, [sp, #28]
  405c3e:	e9c3 0100 	strd	r0, r1, [r3]
  405c42:	f7ff ba54 	b.w	4050ee <_vfiprintf_r+0x7a>
  405c46:	4658      	mov	r0, fp
  405c48:	9607      	str	r6, [sp, #28]
  405c4a:	9302      	str	r3, [sp, #8]
  405c4c:	f001 f918 	bl	406e80 <strlen>
  405c50:	2400      	movs	r4, #0
  405c52:	9005      	str	r0, [sp, #20]
  405c54:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405c58:	f7ff bb5e 	b.w	405318 <_vfiprintf_r+0x2a4>
  405c5c:	aa0f      	add	r2, sp, #60	; 0x3c
  405c5e:	9904      	ldr	r1, [sp, #16]
  405c60:	9806      	ldr	r0, [sp, #24]
  405c62:	f7ff f9c7 	bl	404ff4 <__sprint_r.part.0>
  405c66:	2800      	cmp	r0, #0
  405c68:	f47f aeb6 	bne.w	4059d8 <_vfiprintf_r+0x964>
  405c6c:	9910      	ldr	r1, [sp, #64]	; 0x40
  405c6e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405c70:	1c48      	adds	r0, r1, #1
  405c72:	46ca      	mov	sl, r9
  405c74:	e5a7      	b.n	4057c6 <_vfiprintf_r+0x752>
  405c76:	9910      	ldr	r1, [sp, #64]	; 0x40
  405c78:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405c7a:	4e20      	ldr	r6, [pc, #128]	; (405cfc <_vfiprintf_r+0xc88>)
  405c7c:	3101      	adds	r1, #1
  405c7e:	f7ff bb90 	b.w	4053a2 <_vfiprintf_r+0x32e>
  405c82:	2c06      	cmp	r4, #6
  405c84:	bf28      	it	cs
  405c86:	2406      	movcs	r4, #6
  405c88:	9405      	str	r4, [sp, #20]
  405c8a:	9607      	str	r6, [sp, #28]
  405c8c:	9401      	str	r4, [sp, #4]
  405c8e:	f8df b070 	ldr.w	fp, [pc, #112]	; 405d00 <_vfiprintf_r+0xc8c>
  405c92:	e4d5      	b.n	405640 <_vfiprintf_r+0x5cc>
  405c94:	9810      	ldr	r0, [sp, #64]	; 0x40
  405c96:	4e19      	ldr	r6, [pc, #100]	; (405cfc <_vfiprintf_r+0xc88>)
  405c98:	3001      	adds	r0, #1
  405c9a:	e603      	b.n	4058a4 <_vfiprintf_r+0x830>
  405c9c:	9405      	str	r4, [sp, #20]
  405c9e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405ca2:	9607      	str	r6, [sp, #28]
  405ca4:	9302      	str	r3, [sp, #8]
  405ca6:	4604      	mov	r4, r0
  405ca8:	f7ff bb36 	b.w	405318 <_vfiprintf_r+0x2a4>
  405cac:	4686      	mov	lr, r0
  405cae:	f7ff bbce 	b.w	40544e <_vfiprintf_r+0x3da>
  405cb2:	9806      	ldr	r0, [sp, #24]
  405cb4:	aa0f      	add	r2, sp, #60	; 0x3c
  405cb6:	4659      	mov	r1, fp
  405cb8:	f7ff f99c 	bl	404ff4 <__sprint_r.part.0>
  405cbc:	2800      	cmp	r0, #0
  405cbe:	f43f ae24 	beq.w	40590a <_vfiprintf_r+0x896>
  405cc2:	e624      	b.n	40590e <_vfiprintf_r+0x89a>
  405cc4:	9907      	ldr	r1, [sp, #28]
  405cc6:	f898 2001 	ldrb.w	r2, [r8, #1]
  405cca:	680c      	ldr	r4, [r1, #0]
  405ccc:	3104      	adds	r1, #4
  405cce:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  405cd2:	46b8      	mov	r8, r7
  405cd4:	9107      	str	r1, [sp, #28]
  405cd6:	f7ff ba3f 	b.w	405158 <_vfiprintf_r+0xe4>
  405cda:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405cde:	e43c      	b.n	40555a <_vfiprintf_r+0x4e6>
  405ce0:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405ce4:	e521      	b.n	40572a <_vfiprintf_r+0x6b6>
  405ce6:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405cea:	f7ff bbf4 	b.w	4054d6 <_vfiprintf_r+0x462>
  405cee:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405cf2:	e491      	b.n	405618 <_vfiprintf_r+0x5a4>
  405cf4:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405cf8:	e469      	b.n	4055ce <_vfiprintf_r+0x55a>
  405cfa:	bf00      	nop
  405cfc:	004080a0 	.word	0x004080a0
  405d00:	00408098 	.word	0x00408098

00405d04 <__sbprintf>:
  405d04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405d08:	460c      	mov	r4, r1
  405d0a:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  405d0e:	8989      	ldrh	r1, [r1, #12]
  405d10:	6e66      	ldr	r6, [r4, #100]	; 0x64
  405d12:	89e5      	ldrh	r5, [r4, #14]
  405d14:	9619      	str	r6, [sp, #100]	; 0x64
  405d16:	f021 0102 	bic.w	r1, r1, #2
  405d1a:	4606      	mov	r6, r0
  405d1c:	69e0      	ldr	r0, [r4, #28]
  405d1e:	f8ad 100c 	strh.w	r1, [sp, #12]
  405d22:	4617      	mov	r7, r2
  405d24:	f44f 6180 	mov.w	r1, #1024	; 0x400
  405d28:	6a62      	ldr	r2, [r4, #36]	; 0x24
  405d2a:	f8ad 500e 	strh.w	r5, [sp, #14]
  405d2e:	4698      	mov	r8, r3
  405d30:	ad1a      	add	r5, sp, #104	; 0x68
  405d32:	2300      	movs	r3, #0
  405d34:	9007      	str	r0, [sp, #28]
  405d36:	a816      	add	r0, sp, #88	; 0x58
  405d38:	9209      	str	r2, [sp, #36]	; 0x24
  405d3a:	9306      	str	r3, [sp, #24]
  405d3c:	9500      	str	r5, [sp, #0]
  405d3e:	9504      	str	r5, [sp, #16]
  405d40:	9102      	str	r1, [sp, #8]
  405d42:	9105      	str	r1, [sp, #20]
  405d44:	f000 fd48 	bl	4067d8 <__retarget_lock_init_recursive>
  405d48:	4643      	mov	r3, r8
  405d4a:	463a      	mov	r2, r7
  405d4c:	4669      	mov	r1, sp
  405d4e:	4630      	mov	r0, r6
  405d50:	f7ff f990 	bl	405074 <_vfiprintf_r>
  405d54:	1e05      	subs	r5, r0, #0
  405d56:	db07      	blt.n	405d68 <__sbprintf+0x64>
  405d58:	4630      	mov	r0, r6
  405d5a:	4669      	mov	r1, sp
  405d5c:	f000 f928 	bl	405fb0 <_fflush_r>
  405d60:	2800      	cmp	r0, #0
  405d62:	bf18      	it	ne
  405d64:	f04f 35ff 	movne.w	r5, #4294967295
  405d68:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  405d6c:	065b      	lsls	r3, r3, #25
  405d6e:	d503      	bpl.n	405d78 <__sbprintf+0x74>
  405d70:	89a3      	ldrh	r3, [r4, #12]
  405d72:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405d76:	81a3      	strh	r3, [r4, #12]
  405d78:	9816      	ldr	r0, [sp, #88]	; 0x58
  405d7a:	f000 fd2f 	bl	4067dc <__retarget_lock_close_recursive>
  405d7e:	4628      	mov	r0, r5
  405d80:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  405d84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00405d88 <__swsetup_r>:
  405d88:	b538      	push	{r3, r4, r5, lr}
  405d8a:	4b30      	ldr	r3, [pc, #192]	; (405e4c <__swsetup_r+0xc4>)
  405d8c:	681b      	ldr	r3, [r3, #0]
  405d8e:	4605      	mov	r5, r0
  405d90:	460c      	mov	r4, r1
  405d92:	b113      	cbz	r3, 405d9a <__swsetup_r+0x12>
  405d94:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  405d96:	2a00      	cmp	r2, #0
  405d98:	d038      	beq.n	405e0c <__swsetup_r+0x84>
  405d9a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405d9e:	b293      	uxth	r3, r2
  405da0:	0718      	lsls	r0, r3, #28
  405da2:	d50c      	bpl.n	405dbe <__swsetup_r+0x36>
  405da4:	6920      	ldr	r0, [r4, #16]
  405da6:	b1a8      	cbz	r0, 405dd4 <__swsetup_r+0x4c>
  405da8:	f013 0201 	ands.w	r2, r3, #1
  405dac:	d01e      	beq.n	405dec <__swsetup_r+0x64>
  405dae:	6963      	ldr	r3, [r4, #20]
  405db0:	2200      	movs	r2, #0
  405db2:	425b      	negs	r3, r3
  405db4:	61a3      	str	r3, [r4, #24]
  405db6:	60a2      	str	r2, [r4, #8]
  405db8:	b1f0      	cbz	r0, 405df8 <__swsetup_r+0x70>
  405dba:	2000      	movs	r0, #0
  405dbc:	bd38      	pop	{r3, r4, r5, pc}
  405dbe:	06d9      	lsls	r1, r3, #27
  405dc0:	d53c      	bpl.n	405e3c <__swsetup_r+0xb4>
  405dc2:	0758      	lsls	r0, r3, #29
  405dc4:	d426      	bmi.n	405e14 <__swsetup_r+0x8c>
  405dc6:	6920      	ldr	r0, [r4, #16]
  405dc8:	f042 0308 	orr.w	r3, r2, #8
  405dcc:	81a3      	strh	r3, [r4, #12]
  405dce:	b29b      	uxth	r3, r3
  405dd0:	2800      	cmp	r0, #0
  405dd2:	d1e9      	bne.n	405da8 <__swsetup_r+0x20>
  405dd4:	f403 7220 	and.w	r2, r3, #640	; 0x280
  405dd8:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  405ddc:	d0e4      	beq.n	405da8 <__swsetup_r+0x20>
  405dde:	4628      	mov	r0, r5
  405de0:	4621      	mov	r1, r4
  405de2:	f000 fd2f 	bl	406844 <__smakebuf_r>
  405de6:	89a3      	ldrh	r3, [r4, #12]
  405de8:	6920      	ldr	r0, [r4, #16]
  405dea:	e7dd      	b.n	405da8 <__swsetup_r+0x20>
  405dec:	0799      	lsls	r1, r3, #30
  405dee:	bf58      	it	pl
  405df0:	6962      	ldrpl	r2, [r4, #20]
  405df2:	60a2      	str	r2, [r4, #8]
  405df4:	2800      	cmp	r0, #0
  405df6:	d1e0      	bne.n	405dba <__swsetup_r+0x32>
  405df8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405dfc:	061a      	lsls	r2, r3, #24
  405dfe:	d5dd      	bpl.n	405dbc <__swsetup_r+0x34>
  405e00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405e04:	81a3      	strh	r3, [r4, #12]
  405e06:	f04f 30ff 	mov.w	r0, #4294967295
  405e0a:	bd38      	pop	{r3, r4, r5, pc}
  405e0c:	4618      	mov	r0, r3
  405e0e:	f000 f927 	bl	406060 <__sinit>
  405e12:	e7c2      	b.n	405d9a <__swsetup_r+0x12>
  405e14:	6b21      	ldr	r1, [r4, #48]	; 0x30
  405e16:	b151      	cbz	r1, 405e2e <__swsetup_r+0xa6>
  405e18:	f104 0340 	add.w	r3, r4, #64	; 0x40
  405e1c:	4299      	cmp	r1, r3
  405e1e:	d004      	beq.n	405e2a <__swsetup_r+0xa2>
  405e20:	4628      	mov	r0, r5
  405e22:	f000 fa43 	bl	4062ac <_free_r>
  405e26:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405e2a:	2300      	movs	r3, #0
  405e2c:	6323      	str	r3, [r4, #48]	; 0x30
  405e2e:	2300      	movs	r3, #0
  405e30:	6920      	ldr	r0, [r4, #16]
  405e32:	6063      	str	r3, [r4, #4]
  405e34:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  405e38:	6020      	str	r0, [r4, #0]
  405e3a:	e7c5      	b.n	405dc8 <__swsetup_r+0x40>
  405e3c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  405e40:	2309      	movs	r3, #9
  405e42:	602b      	str	r3, [r5, #0]
  405e44:	f04f 30ff 	mov.w	r0, #4294967295
  405e48:	81a2      	strh	r2, [r4, #12]
  405e4a:	bd38      	pop	{r3, r4, r5, pc}
  405e4c:	20400050 	.word	0x20400050

00405e50 <register_fini>:
  405e50:	4b02      	ldr	r3, [pc, #8]	; (405e5c <register_fini+0xc>)
  405e52:	b113      	cbz	r3, 405e5a <register_fini+0xa>
  405e54:	4802      	ldr	r0, [pc, #8]	; (405e60 <register_fini+0x10>)
  405e56:	f000 b805 	b.w	405e64 <atexit>
  405e5a:	4770      	bx	lr
  405e5c:	00000000 	.word	0x00000000
  405e60:	004060d1 	.word	0x004060d1

00405e64 <atexit>:
  405e64:	2300      	movs	r3, #0
  405e66:	4601      	mov	r1, r0
  405e68:	461a      	mov	r2, r3
  405e6a:	4618      	mov	r0, r3
  405e6c:	f001 b91c 	b.w	4070a8 <__register_exitproc>

00405e70 <__sflush_r>:
  405e70:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  405e74:	b29a      	uxth	r2, r3
  405e76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405e7a:	460d      	mov	r5, r1
  405e7c:	0711      	lsls	r1, r2, #28
  405e7e:	4680      	mov	r8, r0
  405e80:	d43a      	bmi.n	405ef8 <__sflush_r+0x88>
  405e82:	686a      	ldr	r2, [r5, #4]
  405e84:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  405e88:	2a00      	cmp	r2, #0
  405e8a:	81ab      	strh	r3, [r5, #12]
  405e8c:	dd6f      	ble.n	405f6e <__sflush_r+0xfe>
  405e8e:	6aac      	ldr	r4, [r5, #40]	; 0x28
  405e90:	2c00      	cmp	r4, #0
  405e92:	d049      	beq.n	405f28 <__sflush_r+0xb8>
  405e94:	2200      	movs	r2, #0
  405e96:	b29b      	uxth	r3, r3
  405e98:	f8d8 6000 	ldr.w	r6, [r8]
  405e9c:	f8c8 2000 	str.w	r2, [r8]
  405ea0:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  405ea4:	d067      	beq.n	405f76 <__sflush_r+0x106>
  405ea6:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  405ea8:	075f      	lsls	r7, r3, #29
  405eaa:	d505      	bpl.n	405eb8 <__sflush_r+0x48>
  405eac:	6869      	ldr	r1, [r5, #4]
  405eae:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  405eb0:	1a52      	subs	r2, r2, r1
  405eb2:	b10b      	cbz	r3, 405eb8 <__sflush_r+0x48>
  405eb4:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  405eb6:	1ad2      	subs	r2, r2, r3
  405eb8:	2300      	movs	r3, #0
  405eba:	69e9      	ldr	r1, [r5, #28]
  405ebc:	4640      	mov	r0, r8
  405ebe:	47a0      	blx	r4
  405ec0:	1c44      	adds	r4, r0, #1
  405ec2:	d03c      	beq.n	405f3e <__sflush_r+0xce>
  405ec4:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  405ec8:	692a      	ldr	r2, [r5, #16]
  405eca:	602a      	str	r2, [r5, #0]
  405ecc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  405ed0:	2200      	movs	r2, #0
  405ed2:	81ab      	strh	r3, [r5, #12]
  405ed4:	04db      	lsls	r3, r3, #19
  405ed6:	606a      	str	r2, [r5, #4]
  405ed8:	d447      	bmi.n	405f6a <__sflush_r+0xfa>
  405eda:	6b29      	ldr	r1, [r5, #48]	; 0x30
  405edc:	f8c8 6000 	str.w	r6, [r8]
  405ee0:	b311      	cbz	r1, 405f28 <__sflush_r+0xb8>
  405ee2:	f105 0340 	add.w	r3, r5, #64	; 0x40
  405ee6:	4299      	cmp	r1, r3
  405ee8:	d002      	beq.n	405ef0 <__sflush_r+0x80>
  405eea:	4640      	mov	r0, r8
  405eec:	f000 f9de 	bl	4062ac <_free_r>
  405ef0:	2000      	movs	r0, #0
  405ef2:	6328      	str	r0, [r5, #48]	; 0x30
  405ef4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405ef8:	692e      	ldr	r6, [r5, #16]
  405efa:	b1ae      	cbz	r6, 405f28 <__sflush_r+0xb8>
  405efc:	682c      	ldr	r4, [r5, #0]
  405efe:	602e      	str	r6, [r5, #0]
  405f00:	0791      	lsls	r1, r2, #30
  405f02:	bf0c      	ite	eq
  405f04:	696b      	ldreq	r3, [r5, #20]
  405f06:	2300      	movne	r3, #0
  405f08:	1ba4      	subs	r4, r4, r6
  405f0a:	60ab      	str	r3, [r5, #8]
  405f0c:	e00a      	b.n	405f24 <__sflush_r+0xb4>
  405f0e:	4623      	mov	r3, r4
  405f10:	4632      	mov	r2, r6
  405f12:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  405f14:	69e9      	ldr	r1, [r5, #28]
  405f16:	4640      	mov	r0, r8
  405f18:	47b8      	blx	r7
  405f1a:	2800      	cmp	r0, #0
  405f1c:	eba4 0400 	sub.w	r4, r4, r0
  405f20:	4406      	add	r6, r0
  405f22:	dd04      	ble.n	405f2e <__sflush_r+0xbe>
  405f24:	2c00      	cmp	r4, #0
  405f26:	dcf2      	bgt.n	405f0e <__sflush_r+0x9e>
  405f28:	2000      	movs	r0, #0
  405f2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405f2e:	89ab      	ldrh	r3, [r5, #12]
  405f30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405f34:	81ab      	strh	r3, [r5, #12]
  405f36:	f04f 30ff 	mov.w	r0, #4294967295
  405f3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405f3e:	f8d8 4000 	ldr.w	r4, [r8]
  405f42:	2c1d      	cmp	r4, #29
  405f44:	d8f3      	bhi.n	405f2e <__sflush_r+0xbe>
  405f46:	4b19      	ldr	r3, [pc, #100]	; (405fac <__sflush_r+0x13c>)
  405f48:	40e3      	lsrs	r3, r4
  405f4a:	43db      	mvns	r3, r3
  405f4c:	f013 0301 	ands.w	r3, r3, #1
  405f50:	d1ed      	bne.n	405f2e <__sflush_r+0xbe>
  405f52:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  405f56:	606b      	str	r3, [r5, #4]
  405f58:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  405f5c:	6929      	ldr	r1, [r5, #16]
  405f5e:	81ab      	strh	r3, [r5, #12]
  405f60:	04da      	lsls	r2, r3, #19
  405f62:	6029      	str	r1, [r5, #0]
  405f64:	d5b9      	bpl.n	405eda <__sflush_r+0x6a>
  405f66:	2c00      	cmp	r4, #0
  405f68:	d1b7      	bne.n	405eda <__sflush_r+0x6a>
  405f6a:	6528      	str	r0, [r5, #80]	; 0x50
  405f6c:	e7b5      	b.n	405eda <__sflush_r+0x6a>
  405f6e:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  405f70:	2a00      	cmp	r2, #0
  405f72:	dc8c      	bgt.n	405e8e <__sflush_r+0x1e>
  405f74:	e7d8      	b.n	405f28 <__sflush_r+0xb8>
  405f76:	2301      	movs	r3, #1
  405f78:	69e9      	ldr	r1, [r5, #28]
  405f7a:	4640      	mov	r0, r8
  405f7c:	47a0      	blx	r4
  405f7e:	1c43      	adds	r3, r0, #1
  405f80:	4602      	mov	r2, r0
  405f82:	d002      	beq.n	405f8a <__sflush_r+0x11a>
  405f84:	89ab      	ldrh	r3, [r5, #12]
  405f86:	6aac      	ldr	r4, [r5, #40]	; 0x28
  405f88:	e78e      	b.n	405ea8 <__sflush_r+0x38>
  405f8a:	f8d8 3000 	ldr.w	r3, [r8]
  405f8e:	2b00      	cmp	r3, #0
  405f90:	d0f8      	beq.n	405f84 <__sflush_r+0x114>
  405f92:	2b1d      	cmp	r3, #29
  405f94:	d001      	beq.n	405f9a <__sflush_r+0x12a>
  405f96:	2b16      	cmp	r3, #22
  405f98:	d102      	bne.n	405fa0 <__sflush_r+0x130>
  405f9a:	f8c8 6000 	str.w	r6, [r8]
  405f9e:	e7c3      	b.n	405f28 <__sflush_r+0xb8>
  405fa0:	89ab      	ldrh	r3, [r5, #12]
  405fa2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405fa6:	81ab      	strh	r3, [r5, #12]
  405fa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405fac:	20400001 	.word	0x20400001

00405fb0 <_fflush_r>:
  405fb0:	b538      	push	{r3, r4, r5, lr}
  405fb2:	460d      	mov	r5, r1
  405fb4:	4604      	mov	r4, r0
  405fb6:	b108      	cbz	r0, 405fbc <_fflush_r+0xc>
  405fb8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405fba:	b1bb      	cbz	r3, 405fec <_fflush_r+0x3c>
  405fbc:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  405fc0:	b188      	cbz	r0, 405fe6 <_fflush_r+0x36>
  405fc2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  405fc4:	07db      	lsls	r3, r3, #31
  405fc6:	d401      	bmi.n	405fcc <_fflush_r+0x1c>
  405fc8:	0581      	lsls	r1, r0, #22
  405fca:	d517      	bpl.n	405ffc <_fflush_r+0x4c>
  405fcc:	4620      	mov	r0, r4
  405fce:	4629      	mov	r1, r5
  405fd0:	f7ff ff4e 	bl	405e70 <__sflush_r>
  405fd4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  405fd6:	07da      	lsls	r2, r3, #31
  405fd8:	4604      	mov	r4, r0
  405fda:	d402      	bmi.n	405fe2 <_fflush_r+0x32>
  405fdc:	89ab      	ldrh	r3, [r5, #12]
  405fde:	059b      	lsls	r3, r3, #22
  405fe0:	d507      	bpl.n	405ff2 <_fflush_r+0x42>
  405fe2:	4620      	mov	r0, r4
  405fe4:	bd38      	pop	{r3, r4, r5, pc}
  405fe6:	4604      	mov	r4, r0
  405fe8:	4620      	mov	r0, r4
  405fea:	bd38      	pop	{r3, r4, r5, pc}
  405fec:	f000 f838 	bl	406060 <__sinit>
  405ff0:	e7e4      	b.n	405fbc <_fflush_r+0xc>
  405ff2:	6da8      	ldr	r0, [r5, #88]	; 0x58
  405ff4:	f000 fbf6 	bl	4067e4 <__retarget_lock_release_recursive>
  405ff8:	4620      	mov	r0, r4
  405ffa:	bd38      	pop	{r3, r4, r5, pc}
  405ffc:	6da8      	ldr	r0, [r5, #88]	; 0x58
  405ffe:	f000 fbef 	bl	4067e0 <__retarget_lock_acquire_recursive>
  406002:	e7e3      	b.n	405fcc <_fflush_r+0x1c>

00406004 <_cleanup_r>:
  406004:	4901      	ldr	r1, [pc, #4]	; (40600c <_cleanup_r+0x8>)
  406006:	f000 bbaf 	b.w	406768 <_fwalk_reent>
  40600a:	bf00      	nop
  40600c:	00407191 	.word	0x00407191

00406010 <std.isra.0>:
  406010:	b510      	push	{r4, lr}
  406012:	2300      	movs	r3, #0
  406014:	4604      	mov	r4, r0
  406016:	8181      	strh	r1, [r0, #12]
  406018:	81c2      	strh	r2, [r0, #14]
  40601a:	6003      	str	r3, [r0, #0]
  40601c:	6043      	str	r3, [r0, #4]
  40601e:	6083      	str	r3, [r0, #8]
  406020:	6643      	str	r3, [r0, #100]	; 0x64
  406022:	6103      	str	r3, [r0, #16]
  406024:	6143      	str	r3, [r0, #20]
  406026:	6183      	str	r3, [r0, #24]
  406028:	4619      	mov	r1, r3
  40602a:	2208      	movs	r2, #8
  40602c:	305c      	adds	r0, #92	; 0x5c
  40602e:	f7fe ff75 	bl	404f1c <memset>
  406032:	4807      	ldr	r0, [pc, #28]	; (406050 <std.isra.0+0x40>)
  406034:	4907      	ldr	r1, [pc, #28]	; (406054 <std.isra.0+0x44>)
  406036:	4a08      	ldr	r2, [pc, #32]	; (406058 <std.isra.0+0x48>)
  406038:	4b08      	ldr	r3, [pc, #32]	; (40605c <std.isra.0+0x4c>)
  40603a:	6220      	str	r0, [r4, #32]
  40603c:	61e4      	str	r4, [r4, #28]
  40603e:	6261      	str	r1, [r4, #36]	; 0x24
  406040:	62a2      	str	r2, [r4, #40]	; 0x28
  406042:	62e3      	str	r3, [r4, #44]	; 0x2c
  406044:	f104 0058 	add.w	r0, r4, #88	; 0x58
  406048:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40604c:	f000 bbc4 	b.w	4067d8 <__retarget_lock_init_recursive>
  406050:	00406dc5 	.word	0x00406dc5
  406054:	00406de9 	.word	0x00406de9
  406058:	00406e25 	.word	0x00406e25
  40605c:	00406e45 	.word	0x00406e45

00406060 <__sinit>:
  406060:	b510      	push	{r4, lr}
  406062:	4604      	mov	r4, r0
  406064:	4812      	ldr	r0, [pc, #72]	; (4060b0 <__sinit+0x50>)
  406066:	f000 fbbb 	bl	4067e0 <__retarget_lock_acquire_recursive>
  40606a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  40606c:	b9d2      	cbnz	r2, 4060a4 <__sinit+0x44>
  40606e:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  406072:	4810      	ldr	r0, [pc, #64]	; (4060b4 <__sinit+0x54>)
  406074:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  406078:	2103      	movs	r1, #3
  40607a:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  40607e:	63e0      	str	r0, [r4, #60]	; 0x3c
  406080:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  406084:	6860      	ldr	r0, [r4, #4]
  406086:	2104      	movs	r1, #4
  406088:	f7ff ffc2 	bl	406010 <std.isra.0>
  40608c:	2201      	movs	r2, #1
  40608e:	2109      	movs	r1, #9
  406090:	68a0      	ldr	r0, [r4, #8]
  406092:	f7ff ffbd 	bl	406010 <std.isra.0>
  406096:	2202      	movs	r2, #2
  406098:	2112      	movs	r1, #18
  40609a:	68e0      	ldr	r0, [r4, #12]
  40609c:	f7ff ffb8 	bl	406010 <std.isra.0>
  4060a0:	2301      	movs	r3, #1
  4060a2:	63a3      	str	r3, [r4, #56]	; 0x38
  4060a4:	4802      	ldr	r0, [pc, #8]	; (4060b0 <__sinit+0x50>)
  4060a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4060aa:	f000 bb9b 	b.w	4067e4 <__retarget_lock_release_recursive>
  4060ae:	bf00      	nop
  4060b0:	2044a89c 	.word	0x2044a89c
  4060b4:	00406005 	.word	0x00406005

004060b8 <__sfp_lock_acquire>:
  4060b8:	4801      	ldr	r0, [pc, #4]	; (4060c0 <__sfp_lock_acquire+0x8>)
  4060ba:	f000 bb91 	b.w	4067e0 <__retarget_lock_acquire_recursive>
  4060be:	bf00      	nop
  4060c0:	2044a8b0 	.word	0x2044a8b0

004060c4 <__sfp_lock_release>:
  4060c4:	4801      	ldr	r0, [pc, #4]	; (4060cc <__sfp_lock_release+0x8>)
  4060c6:	f000 bb8d 	b.w	4067e4 <__retarget_lock_release_recursive>
  4060ca:	bf00      	nop
  4060cc:	2044a8b0 	.word	0x2044a8b0

004060d0 <__libc_fini_array>:
  4060d0:	b538      	push	{r3, r4, r5, lr}
  4060d2:	4c0a      	ldr	r4, [pc, #40]	; (4060fc <__libc_fini_array+0x2c>)
  4060d4:	4d0a      	ldr	r5, [pc, #40]	; (406100 <__libc_fini_array+0x30>)
  4060d6:	1b64      	subs	r4, r4, r5
  4060d8:	10a4      	asrs	r4, r4, #2
  4060da:	d00a      	beq.n	4060f2 <__libc_fini_array+0x22>
  4060dc:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4060e0:	3b01      	subs	r3, #1
  4060e2:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4060e6:	3c01      	subs	r4, #1
  4060e8:	f855 3904 	ldr.w	r3, [r5], #-4
  4060ec:	4798      	blx	r3
  4060ee:	2c00      	cmp	r4, #0
  4060f0:	d1f9      	bne.n	4060e6 <__libc_fini_array+0x16>
  4060f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4060f6:	f002 b877 	b.w	4081e8 <_fini>
  4060fa:	bf00      	nop
  4060fc:	004081f8 	.word	0x004081f8
  406100:	004081f4 	.word	0x004081f4

00406104 <__fputwc>:
  406104:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406108:	b082      	sub	sp, #8
  40610a:	4680      	mov	r8, r0
  40610c:	4689      	mov	r9, r1
  40610e:	4614      	mov	r4, r2
  406110:	f000 fb54 	bl	4067bc <__locale_mb_cur_max>
  406114:	2801      	cmp	r0, #1
  406116:	d036      	beq.n	406186 <__fputwc+0x82>
  406118:	464a      	mov	r2, r9
  40611a:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40611e:	a901      	add	r1, sp, #4
  406120:	4640      	mov	r0, r8
  406122:	f000 ff73 	bl	40700c <_wcrtomb_r>
  406126:	1c42      	adds	r2, r0, #1
  406128:	4606      	mov	r6, r0
  40612a:	d025      	beq.n	406178 <__fputwc+0x74>
  40612c:	b3a8      	cbz	r0, 40619a <__fputwc+0x96>
  40612e:	f89d e004 	ldrb.w	lr, [sp, #4]
  406132:	2500      	movs	r5, #0
  406134:	f10d 0a04 	add.w	sl, sp, #4
  406138:	e009      	b.n	40614e <__fputwc+0x4a>
  40613a:	6823      	ldr	r3, [r4, #0]
  40613c:	1c5a      	adds	r2, r3, #1
  40613e:	6022      	str	r2, [r4, #0]
  406140:	f883 e000 	strb.w	lr, [r3]
  406144:	3501      	adds	r5, #1
  406146:	42b5      	cmp	r5, r6
  406148:	d227      	bcs.n	40619a <__fputwc+0x96>
  40614a:	f815 e00a 	ldrb.w	lr, [r5, sl]
  40614e:	68a3      	ldr	r3, [r4, #8]
  406150:	3b01      	subs	r3, #1
  406152:	2b00      	cmp	r3, #0
  406154:	60a3      	str	r3, [r4, #8]
  406156:	daf0      	bge.n	40613a <__fputwc+0x36>
  406158:	69a7      	ldr	r7, [r4, #24]
  40615a:	42bb      	cmp	r3, r7
  40615c:	4671      	mov	r1, lr
  40615e:	4622      	mov	r2, r4
  406160:	4640      	mov	r0, r8
  406162:	db02      	blt.n	40616a <__fputwc+0x66>
  406164:	f1be 0f0a 	cmp.w	lr, #10
  406168:	d1e7      	bne.n	40613a <__fputwc+0x36>
  40616a:	f000 fef7 	bl	406f5c <__swbuf_r>
  40616e:	1c43      	adds	r3, r0, #1
  406170:	d1e8      	bne.n	406144 <__fputwc+0x40>
  406172:	b002      	add	sp, #8
  406174:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406178:	89a3      	ldrh	r3, [r4, #12]
  40617a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40617e:	81a3      	strh	r3, [r4, #12]
  406180:	b002      	add	sp, #8
  406182:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406186:	f109 33ff 	add.w	r3, r9, #4294967295
  40618a:	2bfe      	cmp	r3, #254	; 0xfe
  40618c:	d8c4      	bhi.n	406118 <__fputwc+0x14>
  40618e:	fa5f fe89 	uxtb.w	lr, r9
  406192:	4606      	mov	r6, r0
  406194:	f88d e004 	strb.w	lr, [sp, #4]
  406198:	e7cb      	b.n	406132 <__fputwc+0x2e>
  40619a:	4648      	mov	r0, r9
  40619c:	b002      	add	sp, #8
  40619e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4061a2:	bf00      	nop

004061a4 <_fputwc_r>:
  4061a4:	b530      	push	{r4, r5, lr}
  4061a6:	6e53      	ldr	r3, [r2, #100]	; 0x64
  4061a8:	f013 0f01 	tst.w	r3, #1
  4061ac:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  4061b0:	4614      	mov	r4, r2
  4061b2:	b083      	sub	sp, #12
  4061b4:	4605      	mov	r5, r0
  4061b6:	b29a      	uxth	r2, r3
  4061b8:	d101      	bne.n	4061be <_fputwc_r+0x1a>
  4061ba:	0590      	lsls	r0, r2, #22
  4061bc:	d51c      	bpl.n	4061f8 <_fputwc_r+0x54>
  4061be:	0490      	lsls	r0, r2, #18
  4061c0:	d406      	bmi.n	4061d0 <_fputwc_r+0x2c>
  4061c2:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4061c4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4061c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4061cc:	81a3      	strh	r3, [r4, #12]
  4061ce:	6662      	str	r2, [r4, #100]	; 0x64
  4061d0:	4628      	mov	r0, r5
  4061d2:	4622      	mov	r2, r4
  4061d4:	f7ff ff96 	bl	406104 <__fputwc>
  4061d8:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4061da:	07da      	lsls	r2, r3, #31
  4061dc:	4605      	mov	r5, r0
  4061de:	d402      	bmi.n	4061e6 <_fputwc_r+0x42>
  4061e0:	89a3      	ldrh	r3, [r4, #12]
  4061e2:	059b      	lsls	r3, r3, #22
  4061e4:	d502      	bpl.n	4061ec <_fputwc_r+0x48>
  4061e6:	4628      	mov	r0, r5
  4061e8:	b003      	add	sp, #12
  4061ea:	bd30      	pop	{r4, r5, pc}
  4061ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4061ee:	f000 faf9 	bl	4067e4 <__retarget_lock_release_recursive>
  4061f2:	4628      	mov	r0, r5
  4061f4:	b003      	add	sp, #12
  4061f6:	bd30      	pop	{r4, r5, pc}
  4061f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4061fa:	9101      	str	r1, [sp, #4]
  4061fc:	f000 faf0 	bl	4067e0 <__retarget_lock_acquire_recursive>
  406200:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406204:	9901      	ldr	r1, [sp, #4]
  406206:	b29a      	uxth	r2, r3
  406208:	e7d9      	b.n	4061be <_fputwc_r+0x1a>
  40620a:	bf00      	nop

0040620c <_malloc_trim_r>:
  40620c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40620e:	4f24      	ldr	r7, [pc, #144]	; (4062a0 <_malloc_trim_r+0x94>)
  406210:	460c      	mov	r4, r1
  406212:	4606      	mov	r6, r0
  406214:	f7fe fed0 	bl	404fb8 <__malloc_lock>
  406218:	68bb      	ldr	r3, [r7, #8]
  40621a:	685d      	ldr	r5, [r3, #4]
  40621c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  406220:	310f      	adds	r1, #15
  406222:	f025 0503 	bic.w	r5, r5, #3
  406226:	4429      	add	r1, r5
  406228:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40622c:	f021 010f 	bic.w	r1, r1, #15
  406230:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  406234:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  406238:	db07      	blt.n	40624a <_malloc_trim_r+0x3e>
  40623a:	2100      	movs	r1, #0
  40623c:	4630      	mov	r0, r6
  40623e:	f7fe fec7 	bl	404fd0 <_sbrk_r>
  406242:	68bb      	ldr	r3, [r7, #8]
  406244:	442b      	add	r3, r5
  406246:	4298      	cmp	r0, r3
  406248:	d004      	beq.n	406254 <_malloc_trim_r+0x48>
  40624a:	4630      	mov	r0, r6
  40624c:	f7fe feba 	bl	404fc4 <__malloc_unlock>
  406250:	2000      	movs	r0, #0
  406252:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406254:	4261      	negs	r1, r4
  406256:	4630      	mov	r0, r6
  406258:	f7fe feba 	bl	404fd0 <_sbrk_r>
  40625c:	3001      	adds	r0, #1
  40625e:	d00d      	beq.n	40627c <_malloc_trim_r+0x70>
  406260:	4b10      	ldr	r3, [pc, #64]	; (4062a4 <_malloc_trim_r+0x98>)
  406262:	68ba      	ldr	r2, [r7, #8]
  406264:	6819      	ldr	r1, [r3, #0]
  406266:	1b2d      	subs	r5, r5, r4
  406268:	f045 0501 	orr.w	r5, r5, #1
  40626c:	4630      	mov	r0, r6
  40626e:	1b09      	subs	r1, r1, r4
  406270:	6055      	str	r5, [r2, #4]
  406272:	6019      	str	r1, [r3, #0]
  406274:	f7fe fea6 	bl	404fc4 <__malloc_unlock>
  406278:	2001      	movs	r0, #1
  40627a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40627c:	2100      	movs	r1, #0
  40627e:	4630      	mov	r0, r6
  406280:	f7fe fea6 	bl	404fd0 <_sbrk_r>
  406284:	68ba      	ldr	r2, [r7, #8]
  406286:	1a83      	subs	r3, r0, r2
  406288:	2b0f      	cmp	r3, #15
  40628a:	ddde      	ble.n	40624a <_malloc_trim_r+0x3e>
  40628c:	4c06      	ldr	r4, [pc, #24]	; (4062a8 <_malloc_trim_r+0x9c>)
  40628e:	4905      	ldr	r1, [pc, #20]	; (4062a4 <_malloc_trim_r+0x98>)
  406290:	6824      	ldr	r4, [r4, #0]
  406292:	f043 0301 	orr.w	r3, r3, #1
  406296:	1b00      	subs	r0, r0, r4
  406298:	6053      	str	r3, [r2, #4]
  40629a:	6008      	str	r0, [r1, #0]
  40629c:	e7d5      	b.n	40624a <_malloc_trim_r+0x3e>
  40629e:	bf00      	nop
  4062a0:	20400480 	.word	0x20400480
  4062a4:	2044500c 	.word	0x2044500c
  4062a8:	20400888 	.word	0x20400888

004062ac <_free_r>:
  4062ac:	2900      	cmp	r1, #0
  4062ae:	d044      	beq.n	40633a <_free_r+0x8e>
  4062b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4062b4:	460d      	mov	r5, r1
  4062b6:	4680      	mov	r8, r0
  4062b8:	f7fe fe7e 	bl	404fb8 <__malloc_lock>
  4062bc:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4062c0:	4969      	ldr	r1, [pc, #420]	; (406468 <_free_r+0x1bc>)
  4062c2:	f027 0301 	bic.w	r3, r7, #1
  4062c6:	f1a5 0408 	sub.w	r4, r5, #8
  4062ca:	18e2      	adds	r2, r4, r3
  4062cc:	688e      	ldr	r6, [r1, #8]
  4062ce:	6850      	ldr	r0, [r2, #4]
  4062d0:	42b2      	cmp	r2, r6
  4062d2:	f020 0003 	bic.w	r0, r0, #3
  4062d6:	d05e      	beq.n	406396 <_free_r+0xea>
  4062d8:	07fe      	lsls	r6, r7, #31
  4062da:	6050      	str	r0, [r2, #4]
  4062dc:	d40b      	bmi.n	4062f6 <_free_r+0x4a>
  4062de:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4062e2:	1be4      	subs	r4, r4, r7
  4062e4:	f101 0e08 	add.w	lr, r1, #8
  4062e8:	68a5      	ldr	r5, [r4, #8]
  4062ea:	4575      	cmp	r5, lr
  4062ec:	443b      	add	r3, r7
  4062ee:	d06d      	beq.n	4063cc <_free_r+0x120>
  4062f0:	68e7      	ldr	r7, [r4, #12]
  4062f2:	60ef      	str	r7, [r5, #12]
  4062f4:	60bd      	str	r5, [r7, #8]
  4062f6:	1815      	adds	r5, r2, r0
  4062f8:	686d      	ldr	r5, [r5, #4]
  4062fa:	07ed      	lsls	r5, r5, #31
  4062fc:	d53e      	bpl.n	40637c <_free_r+0xd0>
  4062fe:	f043 0201 	orr.w	r2, r3, #1
  406302:	6062      	str	r2, [r4, #4]
  406304:	50e3      	str	r3, [r4, r3]
  406306:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40630a:	d217      	bcs.n	40633c <_free_r+0x90>
  40630c:	08db      	lsrs	r3, r3, #3
  40630e:	1c58      	adds	r0, r3, #1
  406310:	109a      	asrs	r2, r3, #2
  406312:	684d      	ldr	r5, [r1, #4]
  406314:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  406318:	60a7      	str	r7, [r4, #8]
  40631a:	2301      	movs	r3, #1
  40631c:	4093      	lsls	r3, r2
  40631e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  406322:	432b      	orrs	r3, r5
  406324:	3a08      	subs	r2, #8
  406326:	60e2      	str	r2, [r4, #12]
  406328:	604b      	str	r3, [r1, #4]
  40632a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40632e:	60fc      	str	r4, [r7, #12]
  406330:	4640      	mov	r0, r8
  406332:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406336:	f7fe be45 	b.w	404fc4 <__malloc_unlock>
  40633a:	4770      	bx	lr
  40633c:	0a5a      	lsrs	r2, r3, #9
  40633e:	2a04      	cmp	r2, #4
  406340:	d852      	bhi.n	4063e8 <_free_r+0x13c>
  406342:	099a      	lsrs	r2, r3, #6
  406344:	f102 0739 	add.w	r7, r2, #57	; 0x39
  406348:	00ff      	lsls	r7, r7, #3
  40634a:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40634e:	19c8      	adds	r0, r1, r7
  406350:	59ca      	ldr	r2, [r1, r7]
  406352:	3808      	subs	r0, #8
  406354:	4290      	cmp	r0, r2
  406356:	d04f      	beq.n	4063f8 <_free_r+0x14c>
  406358:	6851      	ldr	r1, [r2, #4]
  40635a:	f021 0103 	bic.w	r1, r1, #3
  40635e:	428b      	cmp	r3, r1
  406360:	d232      	bcs.n	4063c8 <_free_r+0x11c>
  406362:	6892      	ldr	r2, [r2, #8]
  406364:	4290      	cmp	r0, r2
  406366:	d1f7      	bne.n	406358 <_free_r+0xac>
  406368:	68c3      	ldr	r3, [r0, #12]
  40636a:	60a0      	str	r0, [r4, #8]
  40636c:	60e3      	str	r3, [r4, #12]
  40636e:	609c      	str	r4, [r3, #8]
  406370:	60c4      	str	r4, [r0, #12]
  406372:	4640      	mov	r0, r8
  406374:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406378:	f7fe be24 	b.w	404fc4 <__malloc_unlock>
  40637c:	6895      	ldr	r5, [r2, #8]
  40637e:	4f3b      	ldr	r7, [pc, #236]	; (40646c <_free_r+0x1c0>)
  406380:	42bd      	cmp	r5, r7
  406382:	4403      	add	r3, r0
  406384:	d040      	beq.n	406408 <_free_r+0x15c>
  406386:	68d0      	ldr	r0, [r2, #12]
  406388:	60e8      	str	r0, [r5, #12]
  40638a:	f043 0201 	orr.w	r2, r3, #1
  40638e:	6085      	str	r5, [r0, #8]
  406390:	6062      	str	r2, [r4, #4]
  406392:	50e3      	str	r3, [r4, r3]
  406394:	e7b7      	b.n	406306 <_free_r+0x5a>
  406396:	07ff      	lsls	r7, r7, #31
  406398:	4403      	add	r3, r0
  40639a:	d407      	bmi.n	4063ac <_free_r+0x100>
  40639c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4063a0:	1aa4      	subs	r4, r4, r2
  4063a2:	4413      	add	r3, r2
  4063a4:	68a0      	ldr	r0, [r4, #8]
  4063a6:	68e2      	ldr	r2, [r4, #12]
  4063a8:	60c2      	str	r2, [r0, #12]
  4063aa:	6090      	str	r0, [r2, #8]
  4063ac:	4a30      	ldr	r2, [pc, #192]	; (406470 <_free_r+0x1c4>)
  4063ae:	6812      	ldr	r2, [r2, #0]
  4063b0:	f043 0001 	orr.w	r0, r3, #1
  4063b4:	4293      	cmp	r3, r2
  4063b6:	6060      	str	r0, [r4, #4]
  4063b8:	608c      	str	r4, [r1, #8]
  4063ba:	d3b9      	bcc.n	406330 <_free_r+0x84>
  4063bc:	4b2d      	ldr	r3, [pc, #180]	; (406474 <_free_r+0x1c8>)
  4063be:	4640      	mov	r0, r8
  4063c0:	6819      	ldr	r1, [r3, #0]
  4063c2:	f7ff ff23 	bl	40620c <_malloc_trim_r>
  4063c6:	e7b3      	b.n	406330 <_free_r+0x84>
  4063c8:	4610      	mov	r0, r2
  4063ca:	e7cd      	b.n	406368 <_free_r+0xbc>
  4063cc:	1811      	adds	r1, r2, r0
  4063ce:	6849      	ldr	r1, [r1, #4]
  4063d0:	07c9      	lsls	r1, r1, #31
  4063d2:	d444      	bmi.n	40645e <_free_r+0x1b2>
  4063d4:	6891      	ldr	r1, [r2, #8]
  4063d6:	68d2      	ldr	r2, [r2, #12]
  4063d8:	60ca      	str	r2, [r1, #12]
  4063da:	4403      	add	r3, r0
  4063dc:	f043 0001 	orr.w	r0, r3, #1
  4063e0:	6091      	str	r1, [r2, #8]
  4063e2:	6060      	str	r0, [r4, #4]
  4063e4:	50e3      	str	r3, [r4, r3]
  4063e6:	e7a3      	b.n	406330 <_free_r+0x84>
  4063e8:	2a14      	cmp	r2, #20
  4063ea:	d816      	bhi.n	40641a <_free_r+0x16e>
  4063ec:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4063f0:	00ff      	lsls	r7, r7, #3
  4063f2:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4063f6:	e7aa      	b.n	40634e <_free_r+0xa2>
  4063f8:	10aa      	asrs	r2, r5, #2
  4063fa:	2301      	movs	r3, #1
  4063fc:	684d      	ldr	r5, [r1, #4]
  4063fe:	4093      	lsls	r3, r2
  406400:	432b      	orrs	r3, r5
  406402:	604b      	str	r3, [r1, #4]
  406404:	4603      	mov	r3, r0
  406406:	e7b0      	b.n	40636a <_free_r+0xbe>
  406408:	f043 0201 	orr.w	r2, r3, #1
  40640c:	614c      	str	r4, [r1, #20]
  40640e:	610c      	str	r4, [r1, #16]
  406410:	60e5      	str	r5, [r4, #12]
  406412:	60a5      	str	r5, [r4, #8]
  406414:	6062      	str	r2, [r4, #4]
  406416:	50e3      	str	r3, [r4, r3]
  406418:	e78a      	b.n	406330 <_free_r+0x84>
  40641a:	2a54      	cmp	r2, #84	; 0x54
  40641c:	d806      	bhi.n	40642c <_free_r+0x180>
  40641e:	0b1a      	lsrs	r2, r3, #12
  406420:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  406424:	00ff      	lsls	r7, r7, #3
  406426:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40642a:	e790      	b.n	40634e <_free_r+0xa2>
  40642c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406430:	d806      	bhi.n	406440 <_free_r+0x194>
  406432:	0bda      	lsrs	r2, r3, #15
  406434:	f102 0778 	add.w	r7, r2, #120	; 0x78
  406438:	00ff      	lsls	r7, r7, #3
  40643a:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40643e:	e786      	b.n	40634e <_free_r+0xa2>
  406440:	f240 5054 	movw	r0, #1364	; 0x554
  406444:	4282      	cmp	r2, r0
  406446:	d806      	bhi.n	406456 <_free_r+0x1aa>
  406448:	0c9a      	lsrs	r2, r3, #18
  40644a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40644e:	00ff      	lsls	r7, r7, #3
  406450:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  406454:	e77b      	b.n	40634e <_free_r+0xa2>
  406456:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40645a:	257e      	movs	r5, #126	; 0x7e
  40645c:	e777      	b.n	40634e <_free_r+0xa2>
  40645e:	f043 0101 	orr.w	r1, r3, #1
  406462:	6061      	str	r1, [r4, #4]
  406464:	6013      	str	r3, [r2, #0]
  406466:	e763      	b.n	406330 <_free_r+0x84>
  406468:	20400480 	.word	0x20400480
  40646c:	20400488 	.word	0x20400488
  406470:	2040088c 	.word	0x2040088c
  406474:	2044503c 	.word	0x2044503c

00406478 <__sfvwrite_r>:
  406478:	6893      	ldr	r3, [r2, #8]
  40647a:	2b00      	cmp	r3, #0
  40647c:	d073      	beq.n	406566 <__sfvwrite_r+0xee>
  40647e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406482:	898b      	ldrh	r3, [r1, #12]
  406484:	b083      	sub	sp, #12
  406486:	460c      	mov	r4, r1
  406488:	0719      	lsls	r1, r3, #28
  40648a:	9000      	str	r0, [sp, #0]
  40648c:	4616      	mov	r6, r2
  40648e:	d526      	bpl.n	4064de <__sfvwrite_r+0x66>
  406490:	6922      	ldr	r2, [r4, #16]
  406492:	b322      	cbz	r2, 4064de <__sfvwrite_r+0x66>
  406494:	f013 0002 	ands.w	r0, r3, #2
  406498:	6835      	ldr	r5, [r6, #0]
  40649a:	d02c      	beq.n	4064f6 <__sfvwrite_r+0x7e>
  40649c:	f04f 0900 	mov.w	r9, #0
  4064a0:	4fb0      	ldr	r7, [pc, #704]	; (406764 <__sfvwrite_r+0x2ec>)
  4064a2:	46c8      	mov	r8, r9
  4064a4:	46b2      	mov	sl, r6
  4064a6:	45b8      	cmp	r8, r7
  4064a8:	4643      	mov	r3, r8
  4064aa:	464a      	mov	r2, r9
  4064ac:	bf28      	it	cs
  4064ae:	463b      	movcs	r3, r7
  4064b0:	9800      	ldr	r0, [sp, #0]
  4064b2:	f1b8 0f00 	cmp.w	r8, #0
  4064b6:	d050      	beq.n	40655a <__sfvwrite_r+0xe2>
  4064b8:	69e1      	ldr	r1, [r4, #28]
  4064ba:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4064bc:	47b0      	blx	r6
  4064be:	2800      	cmp	r0, #0
  4064c0:	dd58      	ble.n	406574 <__sfvwrite_r+0xfc>
  4064c2:	f8da 3008 	ldr.w	r3, [sl, #8]
  4064c6:	1a1b      	subs	r3, r3, r0
  4064c8:	4481      	add	r9, r0
  4064ca:	eba8 0800 	sub.w	r8, r8, r0
  4064ce:	f8ca 3008 	str.w	r3, [sl, #8]
  4064d2:	2b00      	cmp	r3, #0
  4064d4:	d1e7      	bne.n	4064a6 <__sfvwrite_r+0x2e>
  4064d6:	2000      	movs	r0, #0
  4064d8:	b003      	add	sp, #12
  4064da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4064de:	4621      	mov	r1, r4
  4064e0:	9800      	ldr	r0, [sp, #0]
  4064e2:	f7ff fc51 	bl	405d88 <__swsetup_r>
  4064e6:	2800      	cmp	r0, #0
  4064e8:	f040 8133 	bne.w	406752 <__sfvwrite_r+0x2da>
  4064ec:	89a3      	ldrh	r3, [r4, #12]
  4064ee:	6835      	ldr	r5, [r6, #0]
  4064f0:	f013 0002 	ands.w	r0, r3, #2
  4064f4:	d1d2      	bne.n	40649c <__sfvwrite_r+0x24>
  4064f6:	f013 0901 	ands.w	r9, r3, #1
  4064fa:	d145      	bne.n	406588 <__sfvwrite_r+0x110>
  4064fc:	464f      	mov	r7, r9
  4064fe:	9601      	str	r6, [sp, #4]
  406500:	b337      	cbz	r7, 406550 <__sfvwrite_r+0xd8>
  406502:	059a      	lsls	r2, r3, #22
  406504:	f8d4 8008 	ldr.w	r8, [r4, #8]
  406508:	f140 8083 	bpl.w	406612 <__sfvwrite_r+0x19a>
  40650c:	4547      	cmp	r7, r8
  40650e:	46c3      	mov	fp, r8
  406510:	f0c0 80ab 	bcc.w	40666a <__sfvwrite_r+0x1f2>
  406514:	f413 6f90 	tst.w	r3, #1152	; 0x480
  406518:	f040 80ac 	bne.w	406674 <__sfvwrite_r+0x1fc>
  40651c:	6820      	ldr	r0, [r4, #0]
  40651e:	46ba      	mov	sl, r7
  406520:	465a      	mov	r2, fp
  406522:	4649      	mov	r1, r9
  406524:	f000 fa44 	bl	4069b0 <memmove>
  406528:	68a2      	ldr	r2, [r4, #8]
  40652a:	6823      	ldr	r3, [r4, #0]
  40652c:	eba2 0208 	sub.w	r2, r2, r8
  406530:	445b      	add	r3, fp
  406532:	60a2      	str	r2, [r4, #8]
  406534:	6023      	str	r3, [r4, #0]
  406536:	9a01      	ldr	r2, [sp, #4]
  406538:	6893      	ldr	r3, [r2, #8]
  40653a:	eba3 030a 	sub.w	r3, r3, sl
  40653e:	44d1      	add	r9, sl
  406540:	eba7 070a 	sub.w	r7, r7, sl
  406544:	6093      	str	r3, [r2, #8]
  406546:	2b00      	cmp	r3, #0
  406548:	d0c5      	beq.n	4064d6 <__sfvwrite_r+0x5e>
  40654a:	89a3      	ldrh	r3, [r4, #12]
  40654c:	2f00      	cmp	r7, #0
  40654e:	d1d8      	bne.n	406502 <__sfvwrite_r+0x8a>
  406550:	f8d5 9000 	ldr.w	r9, [r5]
  406554:	686f      	ldr	r7, [r5, #4]
  406556:	3508      	adds	r5, #8
  406558:	e7d2      	b.n	406500 <__sfvwrite_r+0x88>
  40655a:	f8d5 9000 	ldr.w	r9, [r5]
  40655e:	f8d5 8004 	ldr.w	r8, [r5, #4]
  406562:	3508      	adds	r5, #8
  406564:	e79f      	b.n	4064a6 <__sfvwrite_r+0x2e>
  406566:	2000      	movs	r0, #0
  406568:	4770      	bx	lr
  40656a:	4621      	mov	r1, r4
  40656c:	9800      	ldr	r0, [sp, #0]
  40656e:	f7ff fd1f 	bl	405fb0 <_fflush_r>
  406572:	b370      	cbz	r0, 4065d2 <__sfvwrite_r+0x15a>
  406574:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406578:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40657c:	f04f 30ff 	mov.w	r0, #4294967295
  406580:	81a3      	strh	r3, [r4, #12]
  406582:	b003      	add	sp, #12
  406584:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406588:	4681      	mov	r9, r0
  40658a:	4633      	mov	r3, r6
  40658c:	464e      	mov	r6, r9
  40658e:	46a8      	mov	r8, r5
  406590:	469a      	mov	sl, r3
  406592:	464d      	mov	r5, r9
  406594:	b34e      	cbz	r6, 4065ea <__sfvwrite_r+0x172>
  406596:	b380      	cbz	r0, 4065fa <__sfvwrite_r+0x182>
  406598:	6820      	ldr	r0, [r4, #0]
  40659a:	6923      	ldr	r3, [r4, #16]
  40659c:	6962      	ldr	r2, [r4, #20]
  40659e:	45b1      	cmp	r9, r6
  4065a0:	46cb      	mov	fp, r9
  4065a2:	bf28      	it	cs
  4065a4:	46b3      	movcs	fp, r6
  4065a6:	4298      	cmp	r0, r3
  4065a8:	465f      	mov	r7, fp
  4065aa:	d904      	bls.n	4065b6 <__sfvwrite_r+0x13e>
  4065ac:	68a3      	ldr	r3, [r4, #8]
  4065ae:	4413      	add	r3, r2
  4065b0:	459b      	cmp	fp, r3
  4065b2:	f300 80a6 	bgt.w	406702 <__sfvwrite_r+0x28a>
  4065b6:	4593      	cmp	fp, r2
  4065b8:	db4b      	blt.n	406652 <__sfvwrite_r+0x1da>
  4065ba:	4613      	mov	r3, r2
  4065bc:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4065be:	69e1      	ldr	r1, [r4, #28]
  4065c0:	9800      	ldr	r0, [sp, #0]
  4065c2:	462a      	mov	r2, r5
  4065c4:	47b8      	blx	r7
  4065c6:	1e07      	subs	r7, r0, #0
  4065c8:	ddd4      	ble.n	406574 <__sfvwrite_r+0xfc>
  4065ca:	ebb9 0907 	subs.w	r9, r9, r7
  4065ce:	d0cc      	beq.n	40656a <__sfvwrite_r+0xf2>
  4065d0:	2001      	movs	r0, #1
  4065d2:	f8da 3008 	ldr.w	r3, [sl, #8]
  4065d6:	1bdb      	subs	r3, r3, r7
  4065d8:	443d      	add	r5, r7
  4065da:	1bf6      	subs	r6, r6, r7
  4065dc:	f8ca 3008 	str.w	r3, [sl, #8]
  4065e0:	2b00      	cmp	r3, #0
  4065e2:	f43f af78 	beq.w	4064d6 <__sfvwrite_r+0x5e>
  4065e6:	2e00      	cmp	r6, #0
  4065e8:	d1d5      	bne.n	406596 <__sfvwrite_r+0x11e>
  4065ea:	f108 0308 	add.w	r3, r8, #8
  4065ee:	e913 0060 	ldmdb	r3, {r5, r6}
  4065f2:	4698      	mov	r8, r3
  4065f4:	3308      	adds	r3, #8
  4065f6:	2e00      	cmp	r6, #0
  4065f8:	d0f9      	beq.n	4065ee <__sfvwrite_r+0x176>
  4065fa:	4632      	mov	r2, r6
  4065fc:	210a      	movs	r1, #10
  4065fe:	4628      	mov	r0, r5
  406600:	f000 f986 	bl	406910 <memchr>
  406604:	2800      	cmp	r0, #0
  406606:	f000 80a1 	beq.w	40674c <__sfvwrite_r+0x2d4>
  40660a:	3001      	adds	r0, #1
  40660c:	eba0 0905 	sub.w	r9, r0, r5
  406610:	e7c2      	b.n	406598 <__sfvwrite_r+0x120>
  406612:	6820      	ldr	r0, [r4, #0]
  406614:	6923      	ldr	r3, [r4, #16]
  406616:	4298      	cmp	r0, r3
  406618:	d802      	bhi.n	406620 <__sfvwrite_r+0x1a8>
  40661a:	6963      	ldr	r3, [r4, #20]
  40661c:	429f      	cmp	r7, r3
  40661e:	d25d      	bcs.n	4066dc <__sfvwrite_r+0x264>
  406620:	45b8      	cmp	r8, r7
  406622:	bf28      	it	cs
  406624:	46b8      	movcs	r8, r7
  406626:	4642      	mov	r2, r8
  406628:	4649      	mov	r1, r9
  40662a:	f000 f9c1 	bl	4069b0 <memmove>
  40662e:	68a3      	ldr	r3, [r4, #8]
  406630:	6822      	ldr	r2, [r4, #0]
  406632:	eba3 0308 	sub.w	r3, r3, r8
  406636:	4442      	add	r2, r8
  406638:	60a3      	str	r3, [r4, #8]
  40663a:	6022      	str	r2, [r4, #0]
  40663c:	b10b      	cbz	r3, 406642 <__sfvwrite_r+0x1ca>
  40663e:	46c2      	mov	sl, r8
  406640:	e779      	b.n	406536 <__sfvwrite_r+0xbe>
  406642:	4621      	mov	r1, r4
  406644:	9800      	ldr	r0, [sp, #0]
  406646:	f7ff fcb3 	bl	405fb0 <_fflush_r>
  40664a:	2800      	cmp	r0, #0
  40664c:	d192      	bne.n	406574 <__sfvwrite_r+0xfc>
  40664e:	46c2      	mov	sl, r8
  406650:	e771      	b.n	406536 <__sfvwrite_r+0xbe>
  406652:	465a      	mov	r2, fp
  406654:	4629      	mov	r1, r5
  406656:	f000 f9ab 	bl	4069b0 <memmove>
  40665a:	68a2      	ldr	r2, [r4, #8]
  40665c:	6823      	ldr	r3, [r4, #0]
  40665e:	eba2 020b 	sub.w	r2, r2, fp
  406662:	445b      	add	r3, fp
  406664:	60a2      	str	r2, [r4, #8]
  406666:	6023      	str	r3, [r4, #0]
  406668:	e7af      	b.n	4065ca <__sfvwrite_r+0x152>
  40666a:	6820      	ldr	r0, [r4, #0]
  40666c:	46b8      	mov	r8, r7
  40666e:	46ba      	mov	sl, r7
  406670:	46bb      	mov	fp, r7
  406672:	e755      	b.n	406520 <__sfvwrite_r+0xa8>
  406674:	6962      	ldr	r2, [r4, #20]
  406676:	6820      	ldr	r0, [r4, #0]
  406678:	6921      	ldr	r1, [r4, #16]
  40667a:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  40667e:	eba0 0a01 	sub.w	sl, r0, r1
  406682:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  406686:	f10a 0001 	add.w	r0, sl, #1
  40668a:	ea4f 0868 	mov.w	r8, r8, asr #1
  40668e:	4438      	add	r0, r7
  406690:	4540      	cmp	r0, r8
  406692:	4642      	mov	r2, r8
  406694:	bf84      	itt	hi
  406696:	4680      	movhi	r8, r0
  406698:	4642      	movhi	r2, r8
  40669a:	055b      	lsls	r3, r3, #21
  40669c:	d544      	bpl.n	406728 <__sfvwrite_r+0x2b0>
  40669e:	4611      	mov	r1, r2
  4066a0:	9800      	ldr	r0, [sp, #0]
  4066a2:	f7fe f8f1 	bl	404888 <_malloc_r>
  4066a6:	4683      	mov	fp, r0
  4066a8:	2800      	cmp	r0, #0
  4066aa:	d055      	beq.n	406758 <__sfvwrite_r+0x2e0>
  4066ac:	4652      	mov	r2, sl
  4066ae:	6921      	ldr	r1, [r4, #16]
  4066b0:	f7fe fb9a 	bl	404de8 <memcpy>
  4066b4:	89a3      	ldrh	r3, [r4, #12]
  4066b6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  4066ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4066be:	81a3      	strh	r3, [r4, #12]
  4066c0:	eb0b 000a 	add.w	r0, fp, sl
  4066c4:	eba8 030a 	sub.w	r3, r8, sl
  4066c8:	f8c4 b010 	str.w	fp, [r4, #16]
  4066cc:	f8c4 8014 	str.w	r8, [r4, #20]
  4066d0:	6020      	str	r0, [r4, #0]
  4066d2:	60a3      	str	r3, [r4, #8]
  4066d4:	46b8      	mov	r8, r7
  4066d6:	46ba      	mov	sl, r7
  4066d8:	46bb      	mov	fp, r7
  4066da:	e721      	b.n	406520 <__sfvwrite_r+0xa8>
  4066dc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  4066e0:	42b9      	cmp	r1, r7
  4066e2:	bf28      	it	cs
  4066e4:	4639      	movcs	r1, r7
  4066e6:	464a      	mov	r2, r9
  4066e8:	fb91 f1f3 	sdiv	r1, r1, r3
  4066ec:	9800      	ldr	r0, [sp, #0]
  4066ee:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4066f0:	fb03 f301 	mul.w	r3, r3, r1
  4066f4:	69e1      	ldr	r1, [r4, #28]
  4066f6:	47b0      	blx	r6
  4066f8:	f1b0 0a00 	subs.w	sl, r0, #0
  4066fc:	f73f af1b 	bgt.w	406536 <__sfvwrite_r+0xbe>
  406700:	e738      	b.n	406574 <__sfvwrite_r+0xfc>
  406702:	461a      	mov	r2, r3
  406704:	4629      	mov	r1, r5
  406706:	9301      	str	r3, [sp, #4]
  406708:	f000 f952 	bl	4069b0 <memmove>
  40670c:	6822      	ldr	r2, [r4, #0]
  40670e:	9b01      	ldr	r3, [sp, #4]
  406710:	9800      	ldr	r0, [sp, #0]
  406712:	441a      	add	r2, r3
  406714:	6022      	str	r2, [r4, #0]
  406716:	4621      	mov	r1, r4
  406718:	f7ff fc4a 	bl	405fb0 <_fflush_r>
  40671c:	9b01      	ldr	r3, [sp, #4]
  40671e:	2800      	cmp	r0, #0
  406720:	f47f af28 	bne.w	406574 <__sfvwrite_r+0xfc>
  406724:	461f      	mov	r7, r3
  406726:	e750      	b.n	4065ca <__sfvwrite_r+0x152>
  406728:	9800      	ldr	r0, [sp, #0]
  40672a:	f000 f9a5 	bl	406a78 <_realloc_r>
  40672e:	4683      	mov	fp, r0
  406730:	2800      	cmp	r0, #0
  406732:	d1c5      	bne.n	4066c0 <__sfvwrite_r+0x248>
  406734:	9d00      	ldr	r5, [sp, #0]
  406736:	6921      	ldr	r1, [r4, #16]
  406738:	4628      	mov	r0, r5
  40673a:	f7ff fdb7 	bl	4062ac <_free_r>
  40673e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406742:	220c      	movs	r2, #12
  406744:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  406748:	602a      	str	r2, [r5, #0]
  40674a:	e715      	b.n	406578 <__sfvwrite_r+0x100>
  40674c:	f106 0901 	add.w	r9, r6, #1
  406750:	e722      	b.n	406598 <__sfvwrite_r+0x120>
  406752:	f04f 30ff 	mov.w	r0, #4294967295
  406756:	e6bf      	b.n	4064d8 <__sfvwrite_r+0x60>
  406758:	9a00      	ldr	r2, [sp, #0]
  40675a:	230c      	movs	r3, #12
  40675c:	6013      	str	r3, [r2, #0]
  40675e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406762:	e709      	b.n	406578 <__sfvwrite_r+0x100>
  406764:	7ffffc00 	.word	0x7ffffc00

00406768 <_fwalk_reent>:
  406768:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40676c:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  406770:	d01f      	beq.n	4067b2 <_fwalk_reent+0x4a>
  406772:	4688      	mov	r8, r1
  406774:	4606      	mov	r6, r0
  406776:	f04f 0900 	mov.w	r9, #0
  40677a:	687d      	ldr	r5, [r7, #4]
  40677c:	68bc      	ldr	r4, [r7, #8]
  40677e:	3d01      	subs	r5, #1
  406780:	d411      	bmi.n	4067a6 <_fwalk_reent+0x3e>
  406782:	89a3      	ldrh	r3, [r4, #12]
  406784:	2b01      	cmp	r3, #1
  406786:	f105 35ff 	add.w	r5, r5, #4294967295
  40678a:	d908      	bls.n	40679e <_fwalk_reent+0x36>
  40678c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  406790:	3301      	adds	r3, #1
  406792:	4621      	mov	r1, r4
  406794:	4630      	mov	r0, r6
  406796:	d002      	beq.n	40679e <_fwalk_reent+0x36>
  406798:	47c0      	blx	r8
  40679a:	ea49 0900 	orr.w	r9, r9, r0
  40679e:	1c6b      	adds	r3, r5, #1
  4067a0:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4067a4:	d1ed      	bne.n	406782 <_fwalk_reent+0x1a>
  4067a6:	683f      	ldr	r7, [r7, #0]
  4067a8:	2f00      	cmp	r7, #0
  4067aa:	d1e6      	bne.n	40677a <_fwalk_reent+0x12>
  4067ac:	4648      	mov	r0, r9
  4067ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4067b2:	46b9      	mov	r9, r7
  4067b4:	4648      	mov	r0, r9
  4067b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4067ba:	bf00      	nop

004067bc <__locale_mb_cur_max>:
  4067bc:	4b04      	ldr	r3, [pc, #16]	; (4067d0 <__locale_mb_cur_max+0x14>)
  4067be:	4a05      	ldr	r2, [pc, #20]	; (4067d4 <__locale_mb_cur_max+0x18>)
  4067c0:	681b      	ldr	r3, [r3, #0]
  4067c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  4067c4:	2b00      	cmp	r3, #0
  4067c6:	bf08      	it	eq
  4067c8:	4613      	moveq	r3, r2
  4067ca:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  4067ce:	4770      	bx	lr
  4067d0:	20400050 	.word	0x20400050
  4067d4:	20400894 	.word	0x20400894

004067d8 <__retarget_lock_init_recursive>:
  4067d8:	4770      	bx	lr
  4067da:	bf00      	nop

004067dc <__retarget_lock_close_recursive>:
  4067dc:	4770      	bx	lr
  4067de:	bf00      	nop

004067e0 <__retarget_lock_acquire_recursive>:
  4067e0:	4770      	bx	lr
  4067e2:	bf00      	nop

004067e4 <__retarget_lock_release_recursive>:
  4067e4:	4770      	bx	lr
  4067e6:	bf00      	nop

004067e8 <__swhatbuf_r>:
  4067e8:	b570      	push	{r4, r5, r6, lr}
  4067ea:	460c      	mov	r4, r1
  4067ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4067f0:	2900      	cmp	r1, #0
  4067f2:	b090      	sub	sp, #64	; 0x40
  4067f4:	4615      	mov	r5, r2
  4067f6:	461e      	mov	r6, r3
  4067f8:	db14      	blt.n	406824 <__swhatbuf_r+0x3c>
  4067fa:	aa01      	add	r2, sp, #4
  4067fc:	f000 fd2a 	bl	407254 <_fstat_r>
  406800:	2800      	cmp	r0, #0
  406802:	db0f      	blt.n	406824 <__swhatbuf_r+0x3c>
  406804:	9a02      	ldr	r2, [sp, #8]
  406806:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  40680a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  40680e:	fab2 f282 	clz	r2, r2
  406812:	0952      	lsrs	r2, r2, #5
  406814:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406818:	f44f 6000 	mov.w	r0, #2048	; 0x800
  40681c:	6032      	str	r2, [r6, #0]
  40681e:	602b      	str	r3, [r5, #0]
  406820:	b010      	add	sp, #64	; 0x40
  406822:	bd70      	pop	{r4, r5, r6, pc}
  406824:	89a2      	ldrh	r2, [r4, #12]
  406826:	2300      	movs	r3, #0
  406828:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  40682c:	6033      	str	r3, [r6, #0]
  40682e:	d004      	beq.n	40683a <__swhatbuf_r+0x52>
  406830:	2240      	movs	r2, #64	; 0x40
  406832:	4618      	mov	r0, r3
  406834:	602a      	str	r2, [r5, #0]
  406836:	b010      	add	sp, #64	; 0x40
  406838:	bd70      	pop	{r4, r5, r6, pc}
  40683a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40683e:	602b      	str	r3, [r5, #0]
  406840:	b010      	add	sp, #64	; 0x40
  406842:	bd70      	pop	{r4, r5, r6, pc}

00406844 <__smakebuf_r>:
  406844:	898a      	ldrh	r2, [r1, #12]
  406846:	0792      	lsls	r2, r2, #30
  406848:	460b      	mov	r3, r1
  40684a:	d506      	bpl.n	40685a <__smakebuf_r+0x16>
  40684c:	f101 0243 	add.w	r2, r1, #67	; 0x43
  406850:	2101      	movs	r1, #1
  406852:	601a      	str	r2, [r3, #0]
  406854:	611a      	str	r2, [r3, #16]
  406856:	6159      	str	r1, [r3, #20]
  406858:	4770      	bx	lr
  40685a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40685c:	b083      	sub	sp, #12
  40685e:	ab01      	add	r3, sp, #4
  406860:	466a      	mov	r2, sp
  406862:	460c      	mov	r4, r1
  406864:	4606      	mov	r6, r0
  406866:	f7ff ffbf 	bl	4067e8 <__swhatbuf_r>
  40686a:	9900      	ldr	r1, [sp, #0]
  40686c:	4605      	mov	r5, r0
  40686e:	4630      	mov	r0, r6
  406870:	f7fe f80a 	bl	404888 <_malloc_r>
  406874:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406878:	b1d8      	cbz	r0, 4068b2 <__smakebuf_r+0x6e>
  40687a:	9a01      	ldr	r2, [sp, #4]
  40687c:	4f15      	ldr	r7, [pc, #84]	; (4068d4 <__smakebuf_r+0x90>)
  40687e:	9900      	ldr	r1, [sp, #0]
  406880:	63f7      	str	r7, [r6, #60]	; 0x3c
  406882:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  406886:	81a3      	strh	r3, [r4, #12]
  406888:	6020      	str	r0, [r4, #0]
  40688a:	6120      	str	r0, [r4, #16]
  40688c:	6161      	str	r1, [r4, #20]
  40688e:	b91a      	cbnz	r2, 406898 <__smakebuf_r+0x54>
  406890:	432b      	orrs	r3, r5
  406892:	81a3      	strh	r3, [r4, #12]
  406894:	b003      	add	sp, #12
  406896:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406898:	4630      	mov	r0, r6
  40689a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40689e:	f000 fced 	bl	40727c <_isatty_r>
  4068a2:	b1a0      	cbz	r0, 4068ce <__smakebuf_r+0x8a>
  4068a4:	89a3      	ldrh	r3, [r4, #12]
  4068a6:	f023 0303 	bic.w	r3, r3, #3
  4068aa:	f043 0301 	orr.w	r3, r3, #1
  4068ae:	b21b      	sxth	r3, r3
  4068b0:	e7ee      	b.n	406890 <__smakebuf_r+0x4c>
  4068b2:	059a      	lsls	r2, r3, #22
  4068b4:	d4ee      	bmi.n	406894 <__smakebuf_r+0x50>
  4068b6:	f023 0303 	bic.w	r3, r3, #3
  4068ba:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4068be:	f043 0302 	orr.w	r3, r3, #2
  4068c2:	2101      	movs	r1, #1
  4068c4:	81a3      	strh	r3, [r4, #12]
  4068c6:	6022      	str	r2, [r4, #0]
  4068c8:	6122      	str	r2, [r4, #16]
  4068ca:	6161      	str	r1, [r4, #20]
  4068cc:	e7e2      	b.n	406894 <__smakebuf_r+0x50>
  4068ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4068d2:	e7dd      	b.n	406890 <__smakebuf_r+0x4c>
  4068d4:	00406005 	.word	0x00406005

004068d8 <__ascii_mbtowc>:
  4068d8:	b082      	sub	sp, #8
  4068da:	b149      	cbz	r1, 4068f0 <__ascii_mbtowc+0x18>
  4068dc:	b15a      	cbz	r2, 4068f6 <__ascii_mbtowc+0x1e>
  4068de:	b16b      	cbz	r3, 4068fc <__ascii_mbtowc+0x24>
  4068e0:	7813      	ldrb	r3, [r2, #0]
  4068e2:	600b      	str	r3, [r1, #0]
  4068e4:	7812      	ldrb	r2, [r2, #0]
  4068e6:	1c10      	adds	r0, r2, #0
  4068e8:	bf18      	it	ne
  4068ea:	2001      	movne	r0, #1
  4068ec:	b002      	add	sp, #8
  4068ee:	4770      	bx	lr
  4068f0:	a901      	add	r1, sp, #4
  4068f2:	2a00      	cmp	r2, #0
  4068f4:	d1f3      	bne.n	4068de <__ascii_mbtowc+0x6>
  4068f6:	4610      	mov	r0, r2
  4068f8:	b002      	add	sp, #8
  4068fa:	4770      	bx	lr
  4068fc:	f06f 0001 	mvn.w	r0, #1
  406900:	e7f4      	b.n	4068ec <__ascii_mbtowc+0x14>
  406902:	bf00      	nop
	...

00406910 <memchr>:
  406910:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406914:	2a10      	cmp	r2, #16
  406916:	db2b      	blt.n	406970 <memchr+0x60>
  406918:	f010 0f07 	tst.w	r0, #7
  40691c:	d008      	beq.n	406930 <memchr+0x20>
  40691e:	f810 3b01 	ldrb.w	r3, [r0], #1
  406922:	3a01      	subs	r2, #1
  406924:	428b      	cmp	r3, r1
  406926:	d02d      	beq.n	406984 <memchr+0x74>
  406928:	f010 0f07 	tst.w	r0, #7
  40692c:	b342      	cbz	r2, 406980 <memchr+0x70>
  40692e:	d1f6      	bne.n	40691e <memchr+0xe>
  406930:	b4f0      	push	{r4, r5, r6, r7}
  406932:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  406936:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40693a:	f022 0407 	bic.w	r4, r2, #7
  40693e:	f07f 0700 	mvns.w	r7, #0
  406942:	2300      	movs	r3, #0
  406944:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  406948:	3c08      	subs	r4, #8
  40694a:	ea85 0501 	eor.w	r5, r5, r1
  40694e:	ea86 0601 	eor.w	r6, r6, r1
  406952:	fa85 f547 	uadd8	r5, r5, r7
  406956:	faa3 f587 	sel	r5, r3, r7
  40695a:	fa86 f647 	uadd8	r6, r6, r7
  40695e:	faa5 f687 	sel	r6, r5, r7
  406962:	b98e      	cbnz	r6, 406988 <memchr+0x78>
  406964:	d1ee      	bne.n	406944 <memchr+0x34>
  406966:	bcf0      	pop	{r4, r5, r6, r7}
  406968:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40696c:	f002 0207 	and.w	r2, r2, #7
  406970:	b132      	cbz	r2, 406980 <memchr+0x70>
  406972:	f810 3b01 	ldrb.w	r3, [r0], #1
  406976:	3a01      	subs	r2, #1
  406978:	ea83 0301 	eor.w	r3, r3, r1
  40697c:	b113      	cbz	r3, 406984 <memchr+0x74>
  40697e:	d1f8      	bne.n	406972 <memchr+0x62>
  406980:	2000      	movs	r0, #0
  406982:	4770      	bx	lr
  406984:	3801      	subs	r0, #1
  406986:	4770      	bx	lr
  406988:	2d00      	cmp	r5, #0
  40698a:	bf06      	itte	eq
  40698c:	4635      	moveq	r5, r6
  40698e:	3803      	subeq	r0, #3
  406990:	3807      	subne	r0, #7
  406992:	f015 0f01 	tst.w	r5, #1
  406996:	d107      	bne.n	4069a8 <memchr+0x98>
  406998:	3001      	adds	r0, #1
  40699a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40699e:	bf02      	ittt	eq
  4069a0:	3001      	addeq	r0, #1
  4069a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4069a6:	3001      	addeq	r0, #1
  4069a8:	bcf0      	pop	{r4, r5, r6, r7}
  4069aa:	3801      	subs	r0, #1
  4069ac:	4770      	bx	lr
  4069ae:	bf00      	nop

004069b0 <memmove>:
  4069b0:	4288      	cmp	r0, r1
  4069b2:	b5f0      	push	{r4, r5, r6, r7, lr}
  4069b4:	d90d      	bls.n	4069d2 <memmove+0x22>
  4069b6:	188b      	adds	r3, r1, r2
  4069b8:	4298      	cmp	r0, r3
  4069ba:	d20a      	bcs.n	4069d2 <memmove+0x22>
  4069bc:	1884      	adds	r4, r0, r2
  4069be:	2a00      	cmp	r2, #0
  4069c0:	d051      	beq.n	406a66 <memmove+0xb6>
  4069c2:	4622      	mov	r2, r4
  4069c4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4069c8:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4069cc:	4299      	cmp	r1, r3
  4069ce:	d1f9      	bne.n	4069c4 <memmove+0x14>
  4069d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4069d2:	2a0f      	cmp	r2, #15
  4069d4:	d948      	bls.n	406a68 <memmove+0xb8>
  4069d6:	ea41 0300 	orr.w	r3, r1, r0
  4069da:	079b      	lsls	r3, r3, #30
  4069dc:	d146      	bne.n	406a6c <memmove+0xbc>
  4069de:	f100 0410 	add.w	r4, r0, #16
  4069e2:	f101 0310 	add.w	r3, r1, #16
  4069e6:	4615      	mov	r5, r2
  4069e8:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4069ec:	f844 6c10 	str.w	r6, [r4, #-16]
  4069f0:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4069f4:	f844 6c0c 	str.w	r6, [r4, #-12]
  4069f8:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4069fc:	f844 6c08 	str.w	r6, [r4, #-8]
  406a00:	3d10      	subs	r5, #16
  406a02:	f853 6c04 	ldr.w	r6, [r3, #-4]
  406a06:	f844 6c04 	str.w	r6, [r4, #-4]
  406a0a:	2d0f      	cmp	r5, #15
  406a0c:	f103 0310 	add.w	r3, r3, #16
  406a10:	f104 0410 	add.w	r4, r4, #16
  406a14:	d8e8      	bhi.n	4069e8 <memmove+0x38>
  406a16:	f1a2 0310 	sub.w	r3, r2, #16
  406a1a:	f023 030f 	bic.w	r3, r3, #15
  406a1e:	f002 0e0f 	and.w	lr, r2, #15
  406a22:	3310      	adds	r3, #16
  406a24:	f1be 0f03 	cmp.w	lr, #3
  406a28:	4419      	add	r1, r3
  406a2a:	4403      	add	r3, r0
  406a2c:	d921      	bls.n	406a72 <memmove+0xc2>
  406a2e:	1f1e      	subs	r6, r3, #4
  406a30:	460d      	mov	r5, r1
  406a32:	4674      	mov	r4, lr
  406a34:	3c04      	subs	r4, #4
  406a36:	f855 7b04 	ldr.w	r7, [r5], #4
  406a3a:	f846 7f04 	str.w	r7, [r6, #4]!
  406a3e:	2c03      	cmp	r4, #3
  406a40:	d8f8      	bhi.n	406a34 <memmove+0x84>
  406a42:	f1ae 0404 	sub.w	r4, lr, #4
  406a46:	f024 0403 	bic.w	r4, r4, #3
  406a4a:	3404      	adds	r4, #4
  406a4c:	4421      	add	r1, r4
  406a4e:	4423      	add	r3, r4
  406a50:	f002 0203 	and.w	r2, r2, #3
  406a54:	b162      	cbz	r2, 406a70 <memmove+0xc0>
  406a56:	3b01      	subs	r3, #1
  406a58:	440a      	add	r2, r1
  406a5a:	f811 4b01 	ldrb.w	r4, [r1], #1
  406a5e:	f803 4f01 	strb.w	r4, [r3, #1]!
  406a62:	428a      	cmp	r2, r1
  406a64:	d1f9      	bne.n	406a5a <memmove+0xaa>
  406a66:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406a68:	4603      	mov	r3, r0
  406a6a:	e7f3      	b.n	406a54 <memmove+0xa4>
  406a6c:	4603      	mov	r3, r0
  406a6e:	e7f2      	b.n	406a56 <memmove+0xa6>
  406a70:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406a72:	4672      	mov	r2, lr
  406a74:	e7ee      	b.n	406a54 <memmove+0xa4>
  406a76:	bf00      	nop

00406a78 <_realloc_r>:
  406a78:	2900      	cmp	r1, #0
  406a7a:	f000 8095 	beq.w	406ba8 <_realloc_r+0x130>
  406a7e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406a82:	460d      	mov	r5, r1
  406a84:	4616      	mov	r6, r2
  406a86:	b083      	sub	sp, #12
  406a88:	4680      	mov	r8, r0
  406a8a:	f106 070b 	add.w	r7, r6, #11
  406a8e:	f7fe fa93 	bl	404fb8 <__malloc_lock>
  406a92:	f855 ec04 	ldr.w	lr, [r5, #-4]
  406a96:	2f16      	cmp	r7, #22
  406a98:	f02e 0403 	bic.w	r4, lr, #3
  406a9c:	f1a5 0908 	sub.w	r9, r5, #8
  406aa0:	d83c      	bhi.n	406b1c <_realloc_r+0xa4>
  406aa2:	2210      	movs	r2, #16
  406aa4:	4617      	mov	r7, r2
  406aa6:	42be      	cmp	r6, r7
  406aa8:	d83d      	bhi.n	406b26 <_realloc_r+0xae>
  406aaa:	4294      	cmp	r4, r2
  406aac:	da43      	bge.n	406b36 <_realloc_r+0xbe>
  406aae:	4bc4      	ldr	r3, [pc, #784]	; (406dc0 <_realloc_r+0x348>)
  406ab0:	6899      	ldr	r1, [r3, #8]
  406ab2:	eb09 0004 	add.w	r0, r9, r4
  406ab6:	4288      	cmp	r0, r1
  406ab8:	f000 80b4 	beq.w	406c24 <_realloc_r+0x1ac>
  406abc:	6843      	ldr	r3, [r0, #4]
  406abe:	f023 0101 	bic.w	r1, r3, #1
  406ac2:	4401      	add	r1, r0
  406ac4:	6849      	ldr	r1, [r1, #4]
  406ac6:	07c9      	lsls	r1, r1, #31
  406ac8:	d54c      	bpl.n	406b64 <_realloc_r+0xec>
  406aca:	f01e 0f01 	tst.w	lr, #1
  406ace:	f000 809b 	beq.w	406c08 <_realloc_r+0x190>
  406ad2:	4631      	mov	r1, r6
  406ad4:	4640      	mov	r0, r8
  406ad6:	f7fd fed7 	bl	404888 <_malloc_r>
  406ada:	4606      	mov	r6, r0
  406adc:	2800      	cmp	r0, #0
  406ade:	d03a      	beq.n	406b56 <_realloc_r+0xde>
  406ae0:	f855 3c04 	ldr.w	r3, [r5, #-4]
  406ae4:	f023 0301 	bic.w	r3, r3, #1
  406ae8:	444b      	add	r3, r9
  406aea:	f1a0 0208 	sub.w	r2, r0, #8
  406aee:	429a      	cmp	r2, r3
  406af0:	f000 8121 	beq.w	406d36 <_realloc_r+0x2be>
  406af4:	1f22      	subs	r2, r4, #4
  406af6:	2a24      	cmp	r2, #36	; 0x24
  406af8:	f200 8107 	bhi.w	406d0a <_realloc_r+0x292>
  406afc:	2a13      	cmp	r2, #19
  406afe:	f200 80db 	bhi.w	406cb8 <_realloc_r+0x240>
  406b02:	4603      	mov	r3, r0
  406b04:	462a      	mov	r2, r5
  406b06:	6811      	ldr	r1, [r2, #0]
  406b08:	6019      	str	r1, [r3, #0]
  406b0a:	6851      	ldr	r1, [r2, #4]
  406b0c:	6059      	str	r1, [r3, #4]
  406b0e:	6892      	ldr	r2, [r2, #8]
  406b10:	609a      	str	r2, [r3, #8]
  406b12:	4629      	mov	r1, r5
  406b14:	4640      	mov	r0, r8
  406b16:	f7ff fbc9 	bl	4062ac <_free_r>
  406b1a:	e01c      	b.n	406b56 <_realloc_r+0xde>
  406b1c:	f027 0707 	bic.w	r7, r7, #7
  406b20:	2f00      	cmp	r7, #0
  406b22:	463a      	mov	r2, r7
  406b24:	dabf      	bge.n	406aa6 <_realloc_r+0x2e>
  406b26:	2600      	movs	r6, #0
  406b28:	230c      	movs	r3, #12
  406b2a:	4630      	mov	r0, r6
  406b2c:	f8c8 3000 	str.w	r3, [r8]
  406b30:	b003      	add	sp, #12
  406b32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406b36:	462e      	mov	r6, r5
  406b38:	1be3      	subs	r3, r4, r7
  406b3a:	2b0f      	cmp	r3, #15
  406b3c:	d81e      	bhi.n	406b7c <_realloc_r+0x104>
  406b3e:	f8d9 3004 	ldr.w	r3, [r9, #4]
  406b42:	f003 0301 	and.w	r3, r3, #1
  406b46:	4323      	orrs	r3, r4
  406b48:	444c      	add	r4, r9
  406b4a:	f8c9 3004 	str.w	r3, [r9, #4]
  406b4e:	6863      	ldr	r3, [r4, #4]
  406b50:	f043 0301 	orr.w	r3, r3, #1
  406b54:	6063      	str	r3, [r4, #4]
  406b56:	4640      	mov	r0, r8
  406b58:	f7fe fa34 	bl	404fc4 <__malloc_unlock>
  406b5c:	4630      	mov	r0, r6
  406b5e:	b003      	add	sp, #12
  406b60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406b64:	f023 0303 	bic.w	r3, r3, #3
  406b68:	18e1      	adds	r1, r4, r3
  406b6a:	4291      	cmp	r1, r2
  406b6c:	db1f      	blt.n	406bae <_realloc_r+0x136>
  406b6e:	68c3      	ldr	r3, [r0, #12]
  406b70:	6882      	ldr	r2, [r0, #8]
  406b72:	462e      	mov	r6, r5
  406b74:	60d3      	str	r3, [r2, #12]
  406b76:	460c      	mov	r4, r1
  406b78:	609a      	str	r2, [r3, #8]
  406b7a:	e7dd      	b.n	406b38 <_realloc_r+0xc0>
  406b7c:	f8d9 2004 	ldr.w	r2, [r9, #4]
  406b80:	eb09 0107 	add.w	r1, r9, r7
  406b84:	f002 0201 	and.w	r2, r2, #1
  406b88:	444c      	add	r4, r9
  406b8a:	f043 0301 	orr.w	r3, r3, #1
  406b8e:	4317      	orrs	r7, r2
  406b90:	f8c9 7004 	str.w	r7, [r9, #4]
  406b94:	604b      	str	r3, [r1, #4]
  406b96:	6863      	ldr	r3, [r4, #4]
  406b98:	f043 0301 	orr.w	r3, r3, #1
  406b9c:	3108      	adds	r1, #8
  406b9e:	6063      	str	r3, [r4, #4]
  406ba0:	4640      	mov	r0, r8
  406ba2:	f7ff fb83 	bl	4062ac <_free_r>
  406ba6:	e7d6      	b.n	406b56 <_realloc_r+0xde>
  406ba8:	4611      	mov	r1, r2
  406baa:	f7fd be6d 	b.w	404888 <_malloc_r>
  406bae:	f01e 0f01 	tst.w	lr, #1
  406bb2:	d18e      	bne.n	406ad2 <_realloc_r+0x5a>
  406bb4:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406bb8:	eba9 0a01 	sub.w	sl, r9, r1
  406bbc:	f8da 1004 	ldr.w	r1, [sl, #4]
  406bc0:	f021 0103 	bic.w	r1, r1, #3
  406bc4:	440b      	add	r3, r1
  406bc6:	4423      	add	r3, r4
  406bc8:	4293      	cmp	r3, r2
  406bca:	db25      	blt.n	406c18 <_realloc_r+0x1a0>
  406bcc:	68c2      	ldr	r2, [r0, #12]
  406bce:	6881      	ldr	r1, [r0, #8]
  406bd0:	4656      	mov	r6, sl
  406bd2:	60ca      	str	r2, [r1, #12]
  406bd4:	6091      	str	r1, [r2, #8]
  406bd6:	f8da 100c 	ldr.w	r1, [sl, #12]
  406bda:	f856 0f08 	ldr.w	r0, [r6, #8]!
  406bde:	1f22      	subs	r2, r4, #4
  406be0:	2a24      	cmp	r2, #36	; 0x24
  406be2:	60c1      	str	r1, [r0, #12]
  406be4:	6088      	str	r0, [r1, #8]
  406be6:	f200 8094 	bhi.w	406d12 <_realloc_r+0x29a>
  406bea:	2a13      	cmp	r2, #19
  406bec:	d96f      	bls.n	406cce <_realloc_r+0x256>
  406bee:	6829      	ldr	r1, [r5, #0]
  406bf0:	f8ca 1008 	str.w	r1, [sl, #8]
  406bf4:	6869      	ldr	r1, [r5, #4]
  406bf6:	f8ca 100c 	str.w	r1, [sl, #12]
  406bfa:	2a1b      	cmp	r2, #27
  406bfc:	f200 80a2 	bhi.w	406d44 <_realloc_r+0x2cc>
  406c00:	3508      	adds	r5, #8
  406c02:	f10a 0210 	add.w	r2, sl, #16
  406c06:	e063      	b.n	406cd0 <_realloc_r+0x258>
  406c08:	f855 3c08 	ldr.w	r3, [r5, #-8]
  406c0c:	eba9 0a03 	sub.w	sl, r9, r3
  406c10:	f8da 1004 	ldr.w	r1, [sl, #4]
  406c14:	f021 0103 	bic.w	r1, r1, #3
  406c18:	1863      	adds	r3, r4, r1
  406c1a:	4293      	cmp	r3, r2
  406c1c:	f6ff af59 	blt.w	406ad2 <_realloc_r+0x5a>
  406c20:	4656      	mov	r6, sl
  406c22:	e7d8      	b.n	406bd6 <_realloc_r+0x15e>
  406c24:	6841      	ldr	r1, [r0, #4]
  406c26:	f021 0b03 	bic.w	fp, r1, #3
  406c2a:	44a3      	add	fp, r4
  406c2c:	f107 0010 	add.w	r0, r7, #16
  406c30:	4583      	cmp	fp, r0
  406c32:	da56      	bge.n	406ce2 <_realloc_r+0x26a>
  406c34:	f01e 0f01 	tst.w	lr, #1
  406c38:	f47f af4b 	bne.w	406ad2 <_realloc_r+0x5a>
  406c3c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406c40:	eba9 0a01 	sub.w	sl, r9, r1
  406c44:	f8da 1004 	ldr.w	r1, [sl, #4]
  406c48:	f021 0103 	bic.w	r1, r1, #3
  406c4c:	448b      	add	fp, r1
  406c4e:	4558      	cmp	r0, fp
  406c50:	dce2      	bgt.n	406c18 <_realloc_r+0x1a0>
  406c52:	4656      	mov	r6, sl
  406c54:	f8da 100c 	ldr.w	r1, [sl, #12]
  406c58:	f856 0f08 	ldr.w	r0, [r6, #8]!
  406c5c:	1f22      	subs	r2, r4, #4
  406c5e:	2a24      	cmp	r2, #36	; 0x24
  406c60:	60c1      	str	r1, [r0, #12]
  406c62:	6088      	str	r0, [r1, #8]
  406c64:	f200 808f 	bhi.w	406d86 <_realloc_r+0x30e>
  406c68:	2a13      	cmp	r2, #19
  406c6a:	f240 808a 	bls.w	406d82 <_realloc_r+0x30a>
  406c6e:	6829      	ldr	r1, [r5, #0]
  406c70:	f8ca 1008 	str.w	r1, [sl, #8]
  406c74:	6869      	ldr	r1, [r5, #4]
  406c76:	f8ca 100c 	str.w	r1, [sl, #12]
  406c7a:	2a1b      	cmp	r2, #27
  406c7c:	f200 808a 	bhi.w	406d94 <_realloc_r+0x31c>
  406c80:	3508      	adds	r5, #8
  406c82:	f10a 0210 	add.w	r2, sl, #16
  406c86:	6829      	ldr	r1, [r5, #0]
  406c88:	6011      	str	r1, [r2, #0]
  406c8a:	6869      	ldr	r1, [r5, #4]
  406c8c:	6051      	str	r1, [r2, #4]
  406c8e:	68a9      	ldr	r1, [r5, #8]
  406c90:	6091      	str	r1, [r2, #8]
  406c92:	eb0a 0107 	add.w	r1, sl, r7
  406c96:	ebab 0207 	sub.w	r2, fp, r7
  406c9a:	f042 0201 	orr.w	r2, r2, #1
  406c9e:	6099      	str	r1, [r3, #8]
  406ca0:	604a      	str	r2, [r1, #4]
  406ca2:	f8da 3004 	ldr.w	r3, [sl, #4]
  406ca6:	f003 0301 	and.w	r3, r3, #1
  406caa:	431f      	orrs	r7, r3
  406cac:	4640      	mov	r0, r8
  406cae:	f8ca 7004 	str.w	r7, [sl, #4]
  406cb2:	f7fe f987 	bl	404fc4 <__malloc_unlock>
  406cb6:	e751      	b.n	406b5c <_realloc_r+0xe4>
  406cb8:	682b      	ldr	r3, [r5, #0]
  406cba:	6003      	str	r3, [r0, #0]
  406cbc:	686b      	ldr	r3, [r5, #4]
  406cbe:	6043      	str	r3, [r0, #4]
  406cc0:	2a1b      	cmp	r2, #27
  406cc2:	d82d      	bhi.n	406d20 <_realloc_r+0x2a8>
  406cc4:	f100 0308 	add.w	r3, r0, #8
  406cc8:	f105 0208 	add.w	r2, r5, #8
  406ccc:	e71b      	b.n	406b06 <_realloc_r+0x8e>
  406cce:	4632      	mov	r2, r6
  406cd0:	6829      	ldr	r1, [r5, #0]
  406cd2:	6011      	str	r1, [r2, #0]
  406cd4:	6869      	ldr	r1, [r5, #4]
  406cd6:	6051      	str	r1, [r2, #4]
  406cd8:	68a9      	ldr	r1, [r5, #8]
  406cda:	6091      	str	r1, [r2, #8]
  406cdc:	461c      	mov	r4, r3
  406cde:	46d1      	mov	r9, sl
  406ce0:	e72a      	b.n	406b38 <_realloc_r+0xc0>
  406ce2:	eb09 0107 	add.w	r1, r9, r7
  406ce6:	ebab 0b07 	sub.w	fp, fp, r7
  406cea:	f04b 0201 	orr.w	r2, fp, #1
  406cee:	6099      	str	r1, [r3, #8]
  406cf0:	604a      	str	r2, [r1, #4]
  406cf2:	f855 3c04 	ldr.w	r3, [r5, #-4]
  406cf6:	f003 0301 	and.w	r3, r3, #1
  406cfa:	431f      	orrs	r7, r3
  406cfc:	4640      	mov	r0, r8
  406cfe:	f845 7c04 	str.w	r7, [r5, #-4]
  406d02:	f7fe f95f 	bl	404fc4 <__malloc_unlock>
  406d06:	462e      	mov	r6, r5
  406d08:	e728      	b.n	406b5c <_realloc_r+0xe4>
  406d0a:	4629      	mov	r1, r5
  406d0c:	f7ff fe50 	bl	4069b0 <memmove>
  406d10:	e6ff      	b.n	406b12 <_realloc_r+0x9a>
  406d12:	4629      	mov	r1, r5
  406d14:	4630      	mov	r0, r6
  406d16:	461c      	mov	r4, r3
  406d18:	46d1      	mov	r9, sl
  406d1a:	f7ff fe49 	bl	4069b0 <memmove>
  406d1e:	e70b      	b.n	406b38 <_realloc_r+0xc0>
  406d20:	68ab      	ldr	r3, [r5, #8]
  406d22:	6083      	str	r3, [r0, #8]
  406d24:	68eb      	ldr	r3, [r5, #12]
  406d26:	60c3      	str	r3, [r0, #12]
  406d28:	2a24      	cmp	r2, #36	; 0x24
  406d2a:	d017      	beq.n	406d5c <_realloc_r+0x2e4>
  406d2c:	f100 0310 	add.w	r3, r0, #16
  406d30:	f105 0210 	add.w	r2, r5, #16
  406d34:	e6e7      	b.n	406b06 <_realloc_r+0x8e>
  406d36:	f850 3c04 	ldr.w	r3, [r0, #-4]
  406d3a:	f023 0303 	bic.w	r3, r3, #3
  406d3e:	441c      	add	r4, r3
  406d40:	462e      	mov	r6, r5
  406d42:	e6f9      	b.n	406b38 <_realloc_r+0xc0>
  406d44:	68a9      	ldr	r1, [r5, #8]
  406d46:	f8ca 1010 	str.w	r1, [sl, #16]
  406d4a:	68e9      	ldr	r1, [r5, #12]
  406d4c:	f8ca 1014 	str.w	r1, [sl, #20]
  406d50:	2a24      	cmp	r2, #36	; 0x24
  406d52:	d00c      	beq.n	406d6e <_realloc_r+0x2f6>
  406d54:	3510      	adds	r5, #16
  406d56:	f10a 0218 	add.w	r2, sl, #24
  406d5a:	e7b9      	b.n	406cd0 <_realloc_r+0x258>
  406d5c:	692b      	ldr	r3, [r5, #16]
  406d5e:	6103      	str	r3, [r0, #16]
  406d60:	696b      	ldr	r3, [r5, #20]
  406d62:	6143      	str	r3, [r0, #20]
  406d64:	f105 0218 	add.w	r2, r5, #24
  406d68:	f100 0318 	add.w	r3, r0, #24
  406d6c:	e6cb      	b.n	406b06 <_realloc_r+0x8e>
  406d6e:	692a      	ldr	r2, [r5, #16]
  406d70:	f8ca 2018 	str.w	r2, [sl, #24]
  406d74:	696a      	ldr	r2, [r5, #20]
  406d76:	f8ca 201c 	str.w	r2, [sl, #28]
  406d7a:	3518      	adds	r5, #24
  406d7c:	f10a 0220 	add.w	r2, sl, #32
  406d80:	e7a6      	b.n	406cd0 <_realloc_r+0x258>
  406d82:	4632      	mov	r2, r6
  406d84:	e77f      	b.n	406c86 <_realloc_r+0x20e>
  406d86:	4629      	mov	r1, r5
  406d88:	4630      	mov	r0, r6
  406d8a:	9301      	str	r3, [sp, #4]
  406d8c:	f7ff fe10 	bl	4069b0 <memmove>
  406d90:	9b01      	ldr	r3, [sp, #4]
  406d92:	e77e      	b.n	406c92 <_realloc_r+0x21a>
  406d94:	68a9      	ldr	r1, [r5, #8]
  406d96:	f8ca 1010 	str.w	r1, [sl, #16]
  406d9a:	68e9      	ldr	r1, [r5, #12]
  406d9c:	f8ca 1014 	str.w	r1, [sl, #20]
  406da0:	2a24      	cmp	r2, #36	; 0x24
  406da2:	d003      	beq.n	406dac <_realloc_r+0x334>
  406da4:	3510      	adds	r5, #16
  406da6:	f10a 0218 	add.w	r2, sl, #24
  406daa:	e76c      	b.n	406c86 <_realloc_r+0x20e>
  406dac:	692a      	ldr	r2, [r5, #16]
  406dae:	f8ca 2018 	str.w	r2, [sl, #24]
  406db2:	696a      	ldr	r2, [r5, #20]
  406db4:	f8ca 201c 	str.w	r2, [sl, #28]
  406db8:	3518      	adds	r5, #24
  406dba:	f10a 0220 	add.w	r2, sl, #32
  406dbe:	e762      	b.n	406c86 <_realloc_r+0x20e>
  406dc0:	20400480 	.word	0x20400480

00406dc4 <__sread>:
  406dc4:	b510      	push	{r4, lr}
  406dc6:	460c      	mov	r4, r1
  406dc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406dcc:	f000 fa7e 	bl	4072cc <_read_r>
  406dd0:	2800      	cmp	r0, #0
  406dd2:	db03      	blt.n	406ddc <__sread+0x18>
  406dd4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  406dd6:	4403      	add	r3, r0
  406dd8:	6523      	str	r3, [r4, #80]	; 0x50
  406dda:	bd10      	pop	{r4, pc}
  406ddc:	89a3      	ldrh	r3, [r4, #12]
  406dde:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  406de2:	81a3      	strh	r3, [r4, #12]
  406de4:	bd10      	pop	{r4, pc}
  406de6:	bf00      	nop

00406de8 <__swrite>:
  406de8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406dec:	4616      	mov	r6, r2
  406dee:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  406df2:	461f      	mov	r7, r3
  406df4:	05d3      	lsls	r3, r2, #23
  406df6:	460c      	mov	r4, r1
  406df8:	4605      	mov	r5, r0
  406dfa:	d507      	bpl.n	406e0c <__swrite+0x24>
  406dfc:	2200      	movs	r2, #0
  406dfe:	2302      	movs	r3, #2
  406e00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406e04:	f000 fa4c 	bl	4072a0 <_lseek_r>
  406e08:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406e0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406e10:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  406e14:	81a2      	strh	r2, [r4, #12]
  406e16:	463b      	mov	r3, r7
  406e18:	4632      	mov	r2, r6
  406e1a:	4628      	mov	r0, r5
  406e1c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406e20:	f000 b92c 	b.w	40707c <_write_r>

00406e24 <__sseek>:
  406e24:	b510      	push	{r4, lr}
  406e26:	460c      	mov	r4, r1
  406e28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406e2c:	f000 fa38 	bl	4072a0 <_lseek_r>
  406e30:	89a3      	ldrh	r3, [r4, #12]
  406e32:	1c42      	adds	r2, r0, #1
  406e34:	bf0e      	itee	eq
  406e36:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  406e3a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  406e3e:	6520      	strne	r0, [r4, #80]	; 0x50
  406e40:	81a3      	strh	r3, [r4, #12]
  406e42:	bd10      	pop	{r4, pc}

00406e44 <__sclose>:
  406e44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406e48:	f000 b990 	b.w	40716c <_close_r>
	...

00406e80 <strlen>:
  406e80:	f890 f000 	pld	[r0]
  406e84:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  406e88:	f020 0107 	bic.w	r1, r0, #7
  406e8c:	f06f 0c00 	mvn.w	ip, #0
  406e90:	f010 0407 	ands.w	r4, r0, #7
  406e94:	f891 f020 	pld	[r1, #32]
  406e98:	f040 8049 	bne.w	406f2e <strlen+0xae>
  406e9c:	f04f 0400 	mov.w	r4, #0
  406ea0:	f06f 0007 	mvn.w	r0, #7
  406ea4:	e9d1 2300 	ldrd	r2, r3, [r1]
  406ea8:	f891 f040 	pld	[r1, #64]	; 0x40
  406eac:	f100 0008 	add.w	r0, r0, #8
  406eb0:	fa82 f24c 	uadd8	r2, r2, ip
  406eb4:	faa4 f28c 	sel	r2, r4, ip
  406eb8:	fa83 f34c 	uadd8	r3, r3, ip
  406ebc:	faa2 f38c 	sel	r3, r2, ip
  406ec0:	bb4b      	cbnz	r3, 406f16 <strlen+0x96>
  406ec2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  406ec6:	fa82 f24c 	uadd8	r2, r2, ip
  406eca:	f100 0008 	add.w	r0, r0, #8
  406ece:	faa4 f28c 	sel	r2, r4, ip
  406ed2:	fa83 f34c 	uadd8	r3, r3, ip
  406ed6:	faa2 f38c 	sel	r3, r2, ip
  406eda:	b9e3      	cbnz	r3, 406f16 <strlen+0x96>
  406edc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  406ee0:	fa82 f24c 	uadd8	r2, r2, ip
  406ee4:	f100 0008 	add.w	r0, r0, #8
  406ee8:	faa4 f28c 	sel	r2, r4, ip
  406eec:	fa83 f34c 	uadd8	r3, r3, ip
  406ef0:	faa2 f38c 	sel	r3, r2, ip
  406ef4:	b97b      	cbnz	r3, 406f16 <strlen+0x96>
  406ef6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  406efa:	f101 0120 	add.w	r1, r1, #32
  406efe:	fa82 f24c 	uadd8	r2, r2, ip
  406f02:	f100 0008 	add.w	r0, r0, #8
  406f06:	faa4 f28c 	sel	r2, r4, ip
  406f0a:	fa83 f34c 	uadd8	r3, r3, ip
  406f0e:	faa2 f38c 	sel	r3, r2, ip
  406f12:	2b00      	cmp	r3, #0
  406f14:	d0c6      	beq.n	406ea4 <strlen+0x24>
  406f16:	2a00      	cmp	r2, #0
  406f18:	bf04      	itt	eq
  406f1a:	3004      	addeq	r0, #4
  406f1c:	461a      	moveq	r2, r3
  406f1e:	ba12      	rev	r2, r2
  406f20:	fab2 f282 	clz	r2, r2
  406f24:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  406f28:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  406f2c:	4770      	bx	lr
  406f2e:	e9d1 2300 	ldrd	r2, r3, [r1]
  406f32:	f004 0503 	and.w	r5, r4, #3
  406f36:	f1c4 0000 	rsb	r0, r4, #0
  406f3a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  406f3e:	f014 0f04 	tst.w	r4, #4
  406f42:	f891 f040 	pld	[r1, #64]	; 0x40
  406f46:	fa0c f505 	lsl.w	r5, ip, r5
  406f4a:	ea62 0205 	orn	r2, r2, r5
  406f4e:	bf1c      	itt	ne
  406f50:	ea63 0305 	ornne	r3, r3, r5
  406f54:	4662      	movne	r2, ip
  406f56:	f04f 0400 	mov.w	r4, #0
  406f5a:	e7a9      	b.n	406eb0 <strlen+0x30>

00406f5c <__swbuf_r>:
  406f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406f5e:	460d      	mov	r5, r1
  406f60:	4614      	mov	r4, r2
  406f62:	4606      	mov	r6, r0
  406f64:	b110      	cbz	r0, 406f6c <__swbuf_r+0x10>
  406f66:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406f68:	2b00      	cmp	r3, #0
  406f6a:	d04b      	beq.n	407004 <__swbuf_r+0xa8>
  406f6c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406f70:	69a3      	ldr	r3, [r4, #24]
  406f72:	60a3      	str	r3, [r4, #8]
  406f74:	b291      	uxth	r1, r2
  406f76:	0708      	lsls	r0, r1, #28
  406f78:	d539      	bpl.n	406fee <__swbuf_r+0x92>
  406f7a:	6923      	ldr	r3, [r4, #16]
  406f7c:	2b00      	cmp	r3, #0
  406f7e:	d036      	beq.n	406fee <__swbuf_r+0x92>
  406f80:	b2ed      	uxtb	r5, r5
  406f82:	0489      	lsls	r1, r1, #18
  406f84:	462f      	mov	r7, r5
  406f86:	d515      	bpl.n	406fb4 <__swbuf_r+0x58>
  406f88:	6822      	ldr	r2, [r4, #0]
  406f8a:	6961      	ldr	r1, [r4, #20]
  406f8c:	1ad3      	subs	r3, r2, r3
  406f8e:	428b      	cmp	r3, r1
  406f90:	da1c      	bge.n	406fcc <__swbuf_r+0x70>
  406f92:	3301      	adds	r3, #1
  406f94:	68a1      	ldr	r1, [r4, #8]
  406f96:	1c50      	adds	r0, r2, #1
  406f98:	3901      	subs	r1, #1
  406f9a:	60a1      	str	r1, [r4, #8]
  406f9c:	6020      	str	r0, [r4, #0]
  406f9e:	7015      	strb	r5, [r2, #0]
  406fa0:	6962      	ldr	r2, [r4, #20]
  406fa2:	429a      	cmp	r2, r3
  406fa4:	d01a      	beq.n	406fdc <__swbuf_r+0x80>
  406fa6:	89a3      	ldrh	r3, [r4, #12]
  406fa8:	07db      	lsls	r3, r3, #31
  406faa:	d501      	bpl.n	406fb0 <__swbuf_r+0x54>
  406fac:	2d0a      	cmp	r5, #10
  406fae:	d015      	beq.n	406fdc <__swbuf_r+0x80>
  406fb0:	4638      	mov	r0, r7
  406fb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406fb4:	6e61      	ldr	r1, [r4, #100]	; 0x64
  406fb6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  406fba:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  406fbe:	81a2      	strh	r2, [r4, #12]
  406fc0:	6822      	ldr	r2, [r4, #0]
  406fc2:	6661      	str	r1, [r4, #100]	; 0x64
  406fc4:	6961      	ldr	r1, [r4, #20]
  406fc6:	1ad3      	subs	r3, r2, r3
  406fc8:	428b      	cmp	r3, r1
  406fca:	dbe2      	blt.n	406f92 <__swbuf_r+0x36>
  406fcc:	4621      	mov	r1, r4
  406fce:	4630      	mov	r0, r6
  406fd0:	f7fe ffee 	bl	405fb0 <_fflush_r>
  406fd4:	b940      	cbnz	r0, 406fe8 <__swbuf_r+0x8c>
  406fd6:	6822      	ldr	r2, [r4, #0]
  406fd8:	2301      	movs	r3, #1
  406fda:	e7db      	b.n	406f94 <__swbuf_r+0x38>
  406fdc:	4621      	mov	r1, r4
  406fde:	4630      	mov	r0, r6
  406fe0:	f7fe ffe6 	bl	405fb0 <_fflush_r>
  406fe4:	2800      	cmp	r0, #0
  406fe6:	d0e3      	beq.n	406fb0 <__swbuf_r+0x54>
  406fe8:	f04f 37ff 	mov.w	r7, #4294967295
  406fec:	e7e0      	b.n	406fb0 <__swbuf_r+0x54>
  406fee:	4621      	mov	r1, r4
  406ff0:	4630      	mov	r0, r6
  406ff2:	f7fe fec9 	bl	405d88 <__swsetup_r>
  406ff6:	2800      	cmp	r0, #0
  406ff8:	d1f6      	bne.n	406fe8 <__swbuf_r+0x8c>
  406ffa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406ffe:	6923      	ldr	r3, [r4, #16]
  407000:	b291      	uxth	r1, r2
  407002:	e7bd      	b.n	406f80 <__swbuf_r+0x24>
  407004:	f7ff f82c 	bl	406060 <__sinit>
  407008:	e7b0      	b.n	406f6c <__swbuf_r+0x10>
  40700a:	bf00      	nop

0040700c <_wcrtomb_r>:
  40700c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40700e:	4606      	mov	r6, r0
  407010:	b085      	sub	sp, #20
  407012:	461f      	mov	r7, r3
  407014:	b189      	cbz	r1, 40703a <_wcrtomb_r+0x2e>
  407016:	4c10      	ldr	r4, [pc, #64]	; (407058 <_wcrtomb_r+0x4c>)
  407018:	4d10      	ldr	r5, [pc, #64]	; (40705c <_wcrtomb_r+0x50>)
  40701a:	6824      	ldr	r4, [r4, #0]
  40701c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40701e:	2c00      	cmp	r4, #0
  407020:	bf08      	it	eq
  407022:	462c      	moveq	r4, r5
  407024:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  407028:	47a0      	blx	r4
  40702a:	1c43      	adds	r3, r0, #1
  40702c:	d103      	bne.n	407036 <_wcrtomb_r+0x2a>
  40702e:	2200      	movs	r2, #0
  407030:	238a      	movs	r3, #138	; 0x8a
  407032:	603a      	str	r2, [r7, #0]
  407034:	6033      	str	r3, [r6, #0]
  407036:	b005      	add	sp, #20
  407038:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40703a:	460c      	mov	r4, r1
  40703c:	4906      	ldr	r1, [pc, #24]	; (407058 <_wcrtomb_r+0x4c>)
  40703e:	4a07      	ldr	r2, [pc, #28]	; (40705c <_wcrtomb_r+0x50>)
  407040:	6809      	ldr	r1, [r1, #0]
  407042:	6b49      	ldr	r1, [r1, #52]	; 0x34
  407044:	2900      	cmp	r1, #0
  407046:	bf08      	it	eq
  407048:	4611      	moveq	r1, r2
  40704a:	4622      	mov	r2, r4
  40704c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  407050:	a901      	add	r1, sp, #4
  407052:	47a0      	blx	r4
  407054:	e7e9      	b.n	40702a <_wcrtomb_r+0x1e>
  407056:	bf00      	nop
  407058:	20400050 	.word	0x20400050
  40705c:	20400894 	.word	0x20400894

00407060 <__ascii_wctomb>:
  407060:	b121      	cbz	r1, 40706c <__ascii_wctomb+0xc>
  407062:	2aff      	cmp	r2, #255	; 0xff
  407064:	d804      	bhi.n	407070 <__ascii_wctomb+0x10>
  407066:	700a      	strb	r2, [r1, #0]
  407068:	2001      	movs	r0, #1
  40706a:	4770      	bx	lr
  40706c:	4608      	mov	r0, r1
  40706e:	4770      	bx	lr
  407070:	238a      	movs	r3, #138	; 0x8a
  407072:	6003      	str	r3, [r0, #0]
  407074:	f04f 30ff 	mov.w	r0, #4294967295
  407078:	4770      	bx	lr
  40707a:	bf00      	nop

0040707c <_write_r>:
  40707c:	b570      	push	{r4, r5, r6, lr}
  40707e:	460d      	mov	r5, r1
  407080:	4c08      	ldr	r4, [pc, #32]	; (4070a4 <_write_r+0x28>)
  407082:	4611      	mov	r1, r2
  407084:	4606      	mov	r6, r0
  407086:	461a      	mov	r2, r3
  407088:	4628      	mov	r0, r5
  40708a:	2300      	movs	r3, #0
  40708c:	6023      	str	r3, [r4, #0]
  40708e:	f7fa f84b 	bl	401128 <_write>
  407092:	1c43      	adds	r3, r0, #1
  407094:	d000      	beq.n	407098 <_write_r+0x1c>
  407096:	bd70      	pop	{r4, r5, r6, pc}
  407098:	6823      	ldr	r3, [r4, #0]
  40709a:	2b00      	cmp	r3, #0
  40709c:	d0fb      	beq.n	407096 <_write_r+0x1a>
  40709e:	6033      	str	r3, [r6, #0]
  4070a0:	bd70      	pop	{r4, r5, r6, pc}
  4070a2:	bf00      	nop
  4070a4:	2044a8b4 	.word	0x2044a8b4

004070a8 <__register_exitproc>:
  4070a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4070ac:	4d2c      	ldr	r5, [pc, #176]	; (407160 <__register_exitproc+0xb8>)
  4070ae:	4606      	mov	r6, r0
  4070b0:	6828      	ldr	r0, [r5, #0]
  4070b2:	4698      	mov	r8, r3
  4070b4:	460f      	mov	r7, r1
  4070b6:	4691      	mov	r9, r2
  4070b8:	f7ff fb92 	bl	4067e0 <__retarget_lock_acquire_recursive>
  4070bc:	4b29      	ldr	r3, [pc, #164]	; (407164 <__register_exitproc+0xbc>)
  4070be:	681c      	ldr	r4, [r3, #0]
  4070c0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4070c4:	2b00      	cmp	r3, #0
  4070c6:	d03e      	beq.n	407146 <__register_exitproc+0x9e>
  4070c8:	685a      	ldr	r2, [r3, #4]
  4070ca:	2a1f      	cmp	r2, #31
  4070cc:	dc1c      	bgt.n	407108 <__register_exitproc+0x60>
  4070ce:	f102 0e01 	add.w	lr, r2, #1
  4070d2:	b176      	cbz	r6, 4070f2 <__register_exitproc+0x4a>
  4070d4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4070d8:	2401      	movs	r4, #1
  4070da:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4070de:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4070e2:	4094      	lsls	r4, r2
  4070e4:	4320      	orrs	r0, r4
  4070e6:	2e02      	cmp	r6, #2
  4070e8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4070ec:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4070f0:	d023      	beq.n	40713a <__register_exitproc+0x92>
  4070f2:	3202      	adds	r2, #2
  4070f4:	f8c3 e004 	str.w	lr, [r3, #4]
  4070f8:	6828      	ldr	r0, [r5, #0]
  4070fa:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4070fe:	f7ff fb71 	bl	4067e4 <__retarget_lock_release_recursive>
  407102:	2000      	movs	r0, #0
  407104:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407108:	4b17      	ldr	r3, [pc, #92]	; (407168 <__register_exitproc+0xc0>)
  40710a:	b30b      	cbz	r3, 407150 <__register_exitproc+0xa8>
  40710c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  407110:	f7fd fbb2 	bl	404878 <malloc>
  407114:	4603      	mov	r3, r0
  407116:	b1d8      	cbz	r0, 407150 <__register_exitproc+0xa8>
  407118:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40711c:	6002      	str	r2, [r0, #0]
  40711e:	2100      	movs	r1, #0
  407120:	6041      	str	r1, [r0, #4]
  407122:	460a      	mov	r2, r1
  407124:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  407128:	f04f 0e01 	mov.w	lr, #1
  40712c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  407130:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  407134:	2e00      	cmp	r6, #0
  407136:	d0dc      	beq.n	4070f2 <__register_exitproc+0x4a>
  407138:	e7cc      	b.n	4070d4 <__register_exitproc+0x2c>
  40713a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40713e:	430c      	orrs	r4, r1
  407140:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  407144:	e7d5      	b.n	4070f2 <__register_exitproc+0x4a>
  407146:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40714a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40714e:	e7bb      	b.n	4070c8 <__register_exitproc+0x20>
  407150:	6828      	ldr	r0, [r5, #0]
  407152:	f7ff fb47 	bl	4067e4 <__retarget_lock_release_recursive>
  407156:	f04f 30ff 	mov.w	r0, #4294967295
  40715a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40715e:	bf00      	nop
  407160:	20400890 	.word	0x20400890
  407164:	0040806c 	.word	0x0040806c
  407168:	00404879 	.word	0x00404879

0040716c <_close_r>:
  40716c:	b538      	push	{r3, r4, r5, lr}
  40716e:	4c07      	ldr	r4, [pc, #28]	; (40718c <_close_r+0x20>)
  407170:	2300      	movs	r3, #0
  407172:	4605      	mov	r5, r0
  407174:	4608      	mov	r0, r1
  407176:	6023      	str	r3, [r4, #0]
  407178:	f7fb f9e8 	bl	40254c <_close>
  40717c:	1c43      	adds	r3, r0, #1
  40717e:	d000      	beq.n	407182 <_close_r+0x16>
  407180:	bd38      	pop	{r3, r4, r5, pc}
  407182:	6823      	ldr	r3, [r4, #0]
  407184:	2b00      	cmp	r3, #0
  407186:	d0fb      	beq.n	407180 <_close_r+0x14>
  407188:	602b      	str	r3, [r5, #0]
  40718a:	bd38      	pop	{r3, r4, r5, pc}
  40718c:	2044a8b4 	.word	0x2044a8b4

00407190 <_fclose_r>:
  407190:	b570      	push	{r4, r5, r6, lr}
  407192:	b159      	cbz	r1, 4071ac <_fclose_r+0x1c>
  407194:	4605      	mov	r5, r0
  407196:	460c      	mov	r4, r1
  407198:	b110      	cbz	r0, 4071a0 <_fclose_r+0x10>
  40719a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40719c:	2b00      	cmp	r3, #0
  40719e:	d03c      	beq.n	40721a <_fclose_r+0x8a>
  4071a0:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4071a2:	07d8      	lsls	r0, r3, #31
  4071a4:	d505      	bpl.n	4071b2 <_fclose_r+0x22>
  4071a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4071aa:	b92b      	cbnz	r3, 4071b8 <_fclose_r+0x28>
  4071ac:	2600      	movs	r6, #0
  4071ae:	4630      	mov	r0, r6
  4071b0:	bd70      	pop	{r4, r5, r6, pc}
  4071b2:	89a3      	ldrh	r3, [r4, #12]
  4071b4:	0599      	lsls	r1, r3, #22
  4071b6:	d53c      	bpl.n	407232 <_fclose_r+0xa2>
  4071b8:	4621      	mov	r1, r4
  4071ba:	4628      	mov	r0, r5
  4071bc:	f7fe fe58 	bl	405e70 <__sflush_r>
  4071c0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4071c2:	4606      	mov	r6, r0
  4071c4:	b133      	cbz	r3, 4071d4 <_fclose_r+0x44>
  4071c6:	69e1      	ldr	r1, [r4, #28]
  4071c8:	4628      	mov	r0, r5
  4071ca:	4798      	blx	r3
  4071cc:	2800      	cmp	r0, #0
  4071ce:	bfb8      	it	lt
  4071d0:	f04f 36ff 	movlt.w	r6, #4294967295
  4071d4:	89a3      	ldrh	r3, [r4, #12]
  4071d6:	061a      	lsls	r2, r3, #24
  4071d8:	d422      	bmi.n	407220 <_fclose_r+0x90>
  4071da:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4071dc:	b141      	cbz	r1, 4071f0 <_fclose_r+0x60>
  4071de:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4071e2:	4299      	cmp	r1, r3
  4071e4:	d002      	beq.n	4071ec <_fclose_r+0x5c>
  4071e6:	4628      	mov	r0, r5
  4071e8:	f7ff f860 	bl	4062ac <_free_r>
  4071ec:	2300      	movs	r3, #0
  4071ee:	6323      	str	r3, [r4, #48]	; 0x30
  4071f0:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4071f2:	b121      	cbz	r1, 4071fe <_fclose_r+0x6e>
  4071f4:	4628      	mov	r0, r5
  4071f6:	f7ff f859 	bl	4062ac <_free_r>
  4071fa:	2300      	movs	r3, #0
  4071fc:	6463      	str	r3, [r4, #68]	; 0x44
  4071fe:	f7fe ff5b 	bl	4060b8 <__sfp_lock_acquire>
  407202:	6e63      	ldr	r3, [r4, #100]	; 0x64
  407204:	2200      	movs	r2, #0
  407206:	07db      	lsls	r3, r3, #31
  407208:	81a2      	strh	r2, [r4, #12]
  40720a:	d50e      	bpl.n	40722a <_fclose_r+0x9a>
  40720c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40720e:	f7ff fae5 	bl	4067dc <__retarget_lock_close_recursive>
  407212:	f7fe ff57 	bl	4060c4 <__sfp_lock_release>
  407216:	4630      	mov	r0, r6
  407218:	bd70      	pop	{r4, r5, r6, pc}
  40721a:	f7fe ff21 	bl	406060 <__sinit>
  40721e:	e7bf      	b.n	4071a0 <_fclose_r+0x10>
  407220:	6921      	ldr	r1, [r4, #16]
  407222:	4628      	mov	r0, r5
  407224:	f7ff f842 	bl	4062ac <_free_r>
  407228:	e7d7      	b.n	4071da <_fclose_r+0x4a>
  40722a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40722c:	f7ff fada 	bl	4067e4 <__retarget_lock_release_recursive>
  407230:	e7ec      	b.n	40720c <_fclose_r+0x7c>
  407232:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407234:	f7ff fad4 	bl	4067e0 <__retarget_lock_acquire_recursive>
  407238:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40723c:	2b00      	cmp	r3, #0
  40723e:	d1bb      	bne.n	4071b8 <_fclose_r+0x28>
  407240:	6e66      	ldr	r6, [r4, #100]	; 0x64
  407242:	f016 0601 	ands.w	r6, r6, #1
  407246:	d1b1      	bne.n	4071ac <_fclose_r+0x1c>
  407248:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40724a:	f7ff facb 	bl	4067e4 <__retarget_lock_release_recursive>
  40724e:	4630      	mov	r0, r6
  407250:	bd70      	pop	{r4, r5, r6, pc}
  407252:	bf00      	nop

00407254 <_fstat_r>:
  407254:	b538      	push	{r3, r4, r5, lr}
  407256:	460b      	mov	r3, r1
  407258:	4c07      	ldr	r4, [pc, #28]	; (407278 <_fstat_r+0x24>)
  40725a:	4605      	mov	r5, r0
  40725c:	4611      	mov	r1, r2
  40725e:	4618      	mov	r0, r3
  407260:	2300      	movs	r3, #0
  407262:	6023      	str	r3, [r4, #0]
  407264:	f7fb f976 	bl	402554 <_fstat>
  407268:	1c43      	adds	r3, r0, #1
  40726a:	d000      	beq.n	40726e <_fstat_r+0x1a>
  40726c:	bd38      	pop	{r3, r4, r5, pc}
  40726e:	6823      	ldr	r3, [r4, #0]
  407270:	2b00      	cmp	r3, #0
  407272:	d0fb      	beq.n	40726c <_fstat_r+0x18>
  407274:	602b      	str	r3, [r5, #0]
  407276:	bd38      	pop	{r3, r4, r5, pc}
  407278:	2044a8b4 	.word	0x2044a8b4

0040727c <_isatty_r>:
  40727c:	b538      	push	{r3, r4, r5, lr}
  40727e:	4c07      	ldr	r4, [pc, #28]	; (40729c <_isatty_r+0x20>)
  407280:	2300      	movs	r3, #0
  407282:	4605      	mov	r5, r0
  407284:	4608      	mov	r0, r1
  407286:	6023      	str	r3, [r4, #0]
  407288:	f7fb f96a 	bl	402560 <_isatty>
  40728c:	1c43      	adds	r3, r0, #1
  40728e:	d000      	beq.n	407292 <_isatty_r+0x16>
  407290:	bd38      	pop	{r3, r4, r5, pc}
  407292:	6823      	ldr	r3, [r4, #0]
  407294:	2b00      	cmp	r3, #0
  407296:	d0fb      	beq.n	407290 <_isatty_r+0x14>
  407298:	602b      	str	r3, [r5, #0]
  40729a:	bd38      	pop	{r3, r4, r5, pc}
  40729c:	2044a8b4 	.word	0x2044a8b4

004072a0 <_lseek_r>:
  4072a0:	b570      	push	{r4, r5, r6, lr}
  4072a2:	460d      	mov	r5, r1
  4072a4:	4c08      	ldr	r4, [pc, #32]	; (4072c8 <_lseek_r+0x28>)
  4072a6:	4611      	mov	r1, r2
  4072a8:	4606      	mov	r6, r0
  4072aa:	461a      	mov	r2, r3
  4072ac:	4628      	mov	r0, r5
  4072ae:	2300      	movs	r3, #0
  4072b0:	6023      	str	r3, [r4, #0]
  4072b2:	f7fb f957 	bl	402564 <_lseek>
  4072b6:	1c43      	adds	r3, r0, #1
  4072b8:	d000      	beq.n	4072bc <_lseek_r+0x1c>
  4072ba:	bd70      	pop	{r4, r5, r6, pc}
  4072bc:	6823      	ldr	r3, [r4, #0]
  4072be:	2b00      	cmp	r3, #0
  4072c0:	d0fb      	beq.n	4072ba <_lseek_r+0x1a>
  4072c2:	6033      	str	r3, [r6, #0]
  4072c4:	bd70      	pop	{r4, r5, r6, pc}
  4072c6:	bf00      	nop
  4072c8:	2044a8b4 	.word	0x2044a8b4

004072cc <_read_r>:
  4072cc:	b570      	push	{r4, r5, r6, lr}
  4072ce:	460d      	mov	r5, r1
  4072d0:	4c08      	ldr	r4, [pc, #32]	; (4072f4 <_read_r+0x28>)
  4072d2:	4611      	mov	r1, r2
  4072d4:	4606      	mov	r6, r0
  4072d6:	461a      	mov	r2, r3
  4072d8:	4628      	mov	r0, r5
  4072da:	2300      	movs	r3, #0
  4072dc:	6023      	str	r3, [r4, #0]
  4072de:	f7f9 ff05 	bl	4010ec <_read>
  4072e2:	1c43      	adds	r3, r0, #1
  4072e4:	d000      	beq.n	4072e8 <_read_r+0x1c>
  4072e6:	bd70      	pop	{r4, r5, r6, pc}
  4072e8:	6823      	ldr	r3, [r4, #0]
  4072ea:	2b00      	cmp	r3, #0
  4072ec:	d0fb      	beq.n	4072e6 <_read_r+0x1a>
  4072ee:	6033      	str	r3, [r6, #0]
  4072f0:	bd70      	pop	{r4, r5, r6, pc}
  4072f2:	bf00      	nop
  4072f4:	2044a8b4 	.word	0x2044a8b4

004072f8 <__aeabi_uldivmod>:
  4072f8:	b953      	cbnz	r3, 407310 <__aeabi_uldivmod+0x18>
  4072fa:	b94a      	cbnz	r2, 407310 <__aeabi_uldivmod+0x18>
  4072fc:	2900      	cmp	r1, #0
  4072fe:	bf08      	it	eq
  407300:	2800      	cmpeq	r0, #0
  407302:	bf1c      	itt	ne
  407304:	f04f 31ff 	movne.w	r1, #4294967295
  407308:	f04f 30ff 	movne.w	r0, #4294967295
  40730c:	f000 b97a 	b.w	407604 <__aeabi_idiv0>
  407310:	f1ad 0c08 	sub.w	ip, sp, #8
  407314:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  407318:	f000 f806 	bl	407328 <__udivmoddi4>
  40731c:	f8dd e004 	ldr.w	lr, [sp, #4]
  407320:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  407324:	b004      	add	sp, #16
  407326:	4770      	bx	lr

00407328 <__udivmoddi4>:
  407328:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40732c:	468c      	mov	ip, r1
  40732e:	460d      	mov	r5, r1
  407330:	4604      	mov	r4, r0
  407332:	9e08      	ldr	r6, [sp, #32]
  407334:	2b00      	cmp	r3, #0
  407336:	d151      	bne.n	4073dc <__udivmoddi4+0xb4>
  407338:	428a      	cmp	r2, r1
  40733a:	4617      	mov	r7, r2
  40733c:	d96d      	bls.n	40741a <__udivmoddi4+0xf2>
  40733e:	fab2 fe82 	clz	lr, r2
  407342:	f1be 0f00 	cmp.w	lr, #0
  407346:	d00b      	beq.n	407360 <__udivmoddi4+0x38>
  407348:	f1ce 0c20 	rsb	ip, lr, #32
  40734c:	fa01 f50e 	lsl.w	r5, r1, lr
  407350:	fa20 fc0c 	lsr.w	ip, r0, ip
  407354:	fa02 f70e 	lsl.w	r7, r2, lr
  407358:	ea4c 0c05 	orr.w	ip, ip, r5
  40735c:	fa00 f40e 	lsl.w	r4, r0, lr
  407360:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  407364:	0c25      	lsrs	r5, r4, #16
  407366:	fbbc f8fa 	udiv	r8, ip, sl
  40736a:	fa1f f987 	uxth.w	r9, r7
  40736e:	fb0a cc18 	mls	ip, sl, r8, ip
  407372:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  407376:	fb08 f309 	mul.w	r3, r8, r9
  40737a:	42ab      	cmp	r3, r5
  40737c:	d90a      	bls.n	407394 <__udivmoddi4+0x6c>
  40737e:	19ed      	adds	r5, r5, r7
  407380:	f108 32ff 	add.w	r2, r8, #4294967295
  407384:	f080 8123 	bcs.w	4075ce <__udivmoddi4+0x2a6>
  407388:	42ab      	cmp	r3, r5
  40738a:	f240 8120 	bls.w	4075ce <__udivmoddi4+0x2a6>
  40738e:	f1a8 0802 	sub.w	r8, r8, #2
  407392:	443d      	add	r5, r7
  407394:	1aed      	subs	r5, r5, r3
  407396:	b2a4      	uxth	r4, r4
  407398:	fbb5 f0fa 	udiv	r0, r5, sl
  40739c:	fb0a 5510 	mls	r5, sl, r0, r5
  4073a0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4073a4:	fb00 f909 	mul.w	r9, r0, r9
  4073a8:	45a1      	cmp	r9, r4
  4073aa:	d909      	bls.n	4073c0 <__udivmoddi4+0x98>
  4073ac:	19e4      	adds	r4, r4, r7
  4073ae:	f100 33ff 	add.w	r3, r0, #4294967295
  4073b2:	f080 810a 	bcs.w	4075ca <__udivmoddi4+0x2a2>
  4073b6:	45a1      	cmp	r9, r4
  4073b8:	f240 8107 	bls.w	4075ca <__udivmoddi4+0x2a2>
  4073bc:	3802      	subs	r0, #2
  4073be:	443c      	add	r4, r7
  4073c0:	eba4 0409 	sub.w	r4, r4, r9
  4073c4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4073c8:	2100      	movs	r1, #0
  4073ca:	2e00      	cmp	r6, #0
  4073cc:	d061      	beq.n	407492 <__udivmoddi4+0x16a>
  4073ce:	fa24 f40e 	lsr.w	r4, r4, lr
  4073d2:	2300      	movs	r3, #0
  4073d4:	6034      	str	r4, [r6, #0]
  4073d6:	6073      	str	r3, [r6, #4]
  4073d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4073dc:	428b      	cmp	r3, r1
  4073de:	d907      	bls.n	4073f0 <__udivmoddi4+0xc8>
  4073e0:	2e00      	cmp	r6, #0
  4073e2:	d054      	beq.n	40748e <__udivmoddi4+0x166>
  4073e4:	2100      	movs	r1, #0
  4073e6:	e886 0021 	stmia.w	r6, {r0, r5}
  4073ea:	4608      	mov	r0, r1
  4073ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4073f0:	fab3 f183 	clz	r1, r3
  4073f4:	2900      	cmp	r1, #0
  4073f6:	f040 808e 	bne.w	407516 <__udivmoddi4+0x1ee>
  4073fa:	42ab      	cmp	r3, r5
  4073fc:	d302      	bcc.n	407404 <__udivmoddi4+0xdc>
  4073fe:	4282      	cmp	r2, r0
  407400:	f200 80fa 	bhi.w	4075f8 <__udivmoddi4+0x2d0>
  407404:	1a84      	subs	r4, r0, r2
  407406:	eb65 0503 	sbc.w	r5, r5, r3
  40740a:	2001      	movs	r0, #1
  40740c:	46ac      	mov	ip, r5
  40740e:	2e00      	cmp	r6, #0
  407410:	d03f      	beq.n	407492 <__udivmoddi4+0x16a>
  407412:	e886 1010 	stmia.w	r6, {r4, ip}
  407416:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40741a:	b912      	cbnz	r2, 407422 <__udivmoddi4+0xfa>
  40741c:	2701      	movs	r7, #1
  40741e:	fbb7 f7f2 	udiv	r7, r7, r2
  407422:	fab7 fe87 	clz	lr, r7
  407426:	f1be 0f00 	cmp.w	lr, #0
  40742a:	d134      	bne.n	407496 <__udivmoddi4+0x16e>
  40742c:	1beb      	subs	r3, r5, r7
  40742e:	0c3a      	lsrs	r2, r7, #16
  407430:	fa1f fc87 	uxth.w	ip, r7
  407434:	2101      	movs	r1, #1
  407436:	fbb3 f8f2 	udiv	r8, r3, r2
  40743a:	0c25      	lsrs	r5, r4, #16
  40743c:	fb02 3318 	mls	r3, r2, r8, r3
  407440:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  407444:	fb0c f308 	mul.w	r3, ip, r8
  407448:	42ab      	cmp	r3, r5
  40744a:	d907      	bls.n	40745c <__udivmoddi4+0x134>
  40744c:	19ed      	adds	r5, r5, r7
  40744e:	f108 30ff 	add.w	r0, r8, #4294967295
  407452:	d202      	bcs.n	40745a <__udivmoddi4+0x132>
  407454:	42ab      	cmp	r3, r5
  407456:	f200 80d1 	bhi.w	4075fc <__udivmoddi4+0x2d4>
  40745a:	4680      	mov	r8, r0
  40745c:	1aed      	subs	r5, r5, r3
  40745e:	b2a3      	uxth	r3, r4
  407460:	fbb5 f0f2 	udiv	r0, r5, r2
  407464:	fb02 5510 	mls	r5, r2, r0, r5
  407468:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  40746c:	fb0c fc00 	mul.w	ip, ip, r0
  407470:	45a4      	cmp	ip, r4
  407472:	d907      	bls.n	407484 <__udivmoddi4+0x15c>
  407474:	19e4      	adds	r4, r4, r7
  407476:	f100 33ff 	add.w	r3, r0, #4294967295
  40747a:	d202      	bcs.n	407482 <__udivmoddi4+0x15a>
  40747c:	45a4      	cmp	ip, r4
  40747e:	f200 80b8 	bhi.w	4075f2 <__udivmoddi4+0x2ca>
  407482:	4618      	mov	r0, r3
  407484:	eba4 040c 	sub.w	r4, r4, ip
  407488:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40748c:	e79d      	b.n	4073ca <__udivmoddi4+0xa2>
  40748e:	4631      	mov	r1, r6
  407490:	4630      	mov	r0, r6
  407492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407496:	f1ce 0420 	rsb	r4, lr, #32
  40749a:	fa05 f30e 	lsl.w	r3, r5, lr
  40749e:	fa07 f70e 	lsl.w	r7, r7, lr
  4074a2:	fa20 f804 	lsr.w	r8, r0, r4
  4074a6:	0c3a      	lsrs	r2, r7, #16
  4074a8:	fa25 f404 	lsr.w	r4, r5, r4
  4074ac:	ea48 0803 	orr.w	r8, r8, r3
  4074b0:	fbb4 f1f2 	udiv	r1, r4, r2
  4074b4:	ea4f 4518 	mov.w	r5, r8, lsr #16
  4074b8:	fb02 4411 	mls	r4, r2, r1, r4
  4074bc:	fa1f fc87 	uxth.w	ip, r7
  4074c0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4074c4:	fb01 f30c 	mul.w	r3, r1, ip
  4074c8:	42ab      	cmp	r3, r5
  4074ca:	fa00 f40e 	lsl.w	r4, r0, lr
  4074ce:	d909      	bls.n	4074e4 <__udivmoddi4+0x1bc>
  4074d0:	19ed      	adds	r5, r5, r7
  4074d2:	f101 30ff 	add.w	r0, r1, #4294967295
  4074d6:	f080 808a 	bcs.w	4075ee <__udivmoddi4+0x2c6>
  4074da:	42ab      	cmp	r3, r5
  4074dc:	f240 8087 	bls.w	4075ee <__udivmoddi4+0x2c6>
  4074e0:	3902      	subs	r1, #2
  4074e2:	443d      	add	r5, r7
  4074e4:	1aeb      	subs	r3, r5, r3
  4074e6:	fa1f f588 	uxth.w	r5, r8
  4074ea:	fbb3 f0f2 	udiv	r0, r3, r2
  4074ee:	fb02 3310 	mls	r3, r2, r0, r3
  4074f2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4074f6:	fb00 f30c 	mul.w	r3, r0, ip
  4074fa:	42ab      	cmp	r3, r5
  4074fc:	d907      	bls.n	40750e <__udivmoddi4+0x1e6>
  4074fe:	19ed      	adds	r5, r5, r7
  407500:	f100 38ff 	add.w	r8, r0, #4294967295
  407504:	d26f      	bcs.n	4075e6 <__udivmoddi4+0x2be>
  407506:	42ab      	cmp	r3, r5
  407508:	d96d      	bls.n	4075e6 <__udivmoddi4+0x2be>
  40750a:	3802      	subs	r0, #2
  40750c:	443d      	add	r5, r7
  40750e:	1aeb      	subs	r3, r5, r3
  407510:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  407514:	e78f      	b.n	407436 <__udivmoddi4+0x10e>
  407516:	f1c1 0720 	rsb	r7, r1, #32
  40751a:	fa22 f807 	lsr.w	r8, r2, r7
  40751e:	408b      	lsls	r3, r1
  407520:	fa05 f401 	lsl.w	r4, r5, r1
  407524:	ea48 0303 	orr.w	r3, r8, r3
  407528:	fa20 fe07 	lsr.w	lr, r0, r7
  40752c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  407530:	40fd      	lsrs	r5, r7
  407532:	ea4e 0e04 	orr.w	lr, lr, r4
  407536:	fbb5 f9fc 	udiv	r9, r5, ip
  40753a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40753e:	fb0c 5519 	mls	r5, ip, r9, r5
  407542:	fa1f f883 	uxth.w	r8, r3
  407546:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40754a:	fb09 f408 	mul.w	r4, r9, r8
  40754e:	42ac      	cmp	r4, r5
  407550:	fa02 f201 	lsl.w	r2, r2, r1
  407554:	fa00 fa01 	lsl.w	sl, r0, r1
  407558:	d908      	bls.n	40756c <__udivmoddi4+0x244>
  40755a:	18ed      	adds	r5, r5, r3
  40755c:	f109 30ff 	add.w	r0, r9, #4294967295
  407560:	d243      	bcs.n	4075ea <__udivmoddi4+0x2c2>
  407562:	42ac      	cmp	r4, r5
  407564:	d941      	bls.n	4075ea <__udivmoddi4+0x2c2>
  407566:	f1a9 0902 	sub.w	r9, r9, #2
  40756a:	441d      	add	r5, r3
  40756c:	1b2d      	subs	r5, r5, r4
  40756e:	fa1f fe8e 	uxth.w	lr, lr
  407572:	fbb5 f0fc 	udiv	r0, r5, ip
  407576:	fb0c 5510 	mls	r5, ip, r0, r5
  40757a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40757e:	fb00 f808 	mul.w	r8, r0, r8
  407582:	45a0      	cmp	r8, r4
  407584:	d907      	bls.n	407596 <__udivmoddi4+0x26e>
  407586:	18e4      	adds	r4, r4, r3
  407588:	f100 35ff 	add.w	r5, r0, #4294967295
  40758c:	d229      	bcs.n	4075e2 <__udivmoddi4+0x2ba>
  40758e:	45a0      	cmp	r8, r4
  407590:	d927      	bls.n	4075e2 <__udivmoddi4+0x2ba>
  407592:	3802      	subs	r0, #2
  407594:	441c      	add	r4, r3
  407596:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40759a:	eba4 0408 	sub.w	r4, r4, r8
  40759e:	fba0 8902 	umull	r8, r9, r0, r2
  4075a2:	454c      	cmp	r4, r9
  4075a4:	46c6      	mov	lr, r8
  4075a6:	464d      	mov	r5, r9
  4075a8:	d315      	bcc.n	4075d6 <__udivmoddi4+0x2ae>
  4075aa:	d012      	beq.n	4075d2 <__udivmoddi4+0x2aa>
  4075ac:	b156      	cbz	r6, 4075c4 <__udivmoddi4+0x29c>
  4075ae:	ebba 030e 	subs.w	r3, sl, lr
  4075b2:	eb64 0405 	sbc.w	r4, r4, r5
  4075b6:	fa04 f707 	lsl.w	r7, r4, r7
  4075ba:	40cb      	lsrs	r3, r1
  4075bc:	431f      	orrs	r7, r3
  4075be:	40cc      	lsrs	r4, r1
  4075c0:	6037      	str	r7, [r6, #0]
  4075c2:	6074      	str	r4, [r6, #4]
  4075c4:	2100      	movs	r1, #0
  4075c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4075ca:	4618      	mov	r0, r3
  4075cc:	e6f8      	b.n	4073c0 <__udivmoddi4+0x98>
  4075ce:	4690      	mov	r8, r2
  4075d0:	e6e0      	b.n	407394 <__udivmoddi4+0x6c>
  4075d2:	45c2      	cmp	sl, r8
  4075d4:	d2ea      	bcs.n	4075ac <__udivmoddi4+0x284>
  4075d6:	ebb8 0e02 	subs.w	lr, r8, r2
  4075da:	eb69 0503 	sbc.w	r5, r9, r3
  4075de:	3801      	subs	r0, #1
  4075e0:	e7e4      	b.n	4075ac <__udivmoddi4+0x284>
  4075e2:	4628      	mov	r0, r5
  4075e4:	e7d7      	b.n	407596 <__udivmoddi4+0x26e>
  4075e6:	4640      	mov	r0, r8
  4075e8:	e791      	b.n	40750e <__udivmoddi4+0x1e6>
  4075ea:	4681      	mov	r9, r0
  4075ec:	e7be      	b.n	40756c <__udivmoddi4+0x244>
  4075ee:	4601      	mov	r1, r0
  4075f0:	e778      	b.n	4074e4 <__udivmoddi4+0x1bc>
  4075f2:	3802      	subs	r0, #2
  4075f4:	443c      	add	r4, r7
  4075f6:	e745      	b.n	407484 <__udivmoddi4+0x15c>
  4075f8:	4608      	mov	r0, r1
  4075fa:	e708      	b.n	40740e <__udivmoddi4+0xe6>
  4075fc:	f1a8 0802 	sub.w	r8, r8, #2
  407600:	443d      	add	r5, r7
  407602:	e72b      	b.n	40745c <__udivmoddi4+0x134>

00407604 <__aeabi_idiv0>:
  407604:	4770      	bx	lr
  407606:	bf00      	nop
  407608:	092d452d 	.word	0x092d452d
  40760c:	39384d57 	.word	0x39384d57
  407610:	69203430 	.word	0x69203430
  407614:	6974696e 	.word	0x6974696e
  407618:	7a696c61 	.word	0x7a696c61
  40761c:	6f697461 	.word	0x6f697461
  407620:	6166206e 	.word	0x6166206e
  407624:	64656c69 	.word	0x64656c69
  407628:	00000d2e 	.word	0x00000d2e

0040762c <CSWTCH.7>:
  40762c:	00000100 00000300 00000200 00000002     ................
  40763c:	00000002 00000001 00000002 00000002     ................
  40764c:	00000002 00000001 00000002 00000002     ................
  40765c:	00000001                                ....

00407660 <midi_note_frequencies>:
  407660:	4102d0e5 410a978d 4112d4fe 411b9168     ...A...A...Ah..A
  407670:	4124d0e5 412e9ba6 4138fdf4 41440000     ..$A...A..8A..DA
  407680:	414fa5e3 415c0000 41691687 4176f1aa     ..OA..\A..iA..vA
  407690:	4182d0e5 418a978d 4192d4fe 419b8f5c     ...A...A...A\..A
  4076a0:	41a4d0e5 41ae9db2 41b90000 41c40000     ...A...A...A...A
  4076b0:	41cfa7f0 41dc0000 41e9147b 41f6f1aa     ...A...A{..A...A
  4076c0:	4202cfdf 420a978d 4212d4fe 421b9062     ...B...B...Bb..B
  4076d0:	4224cfdf 422e9db2 4238fefa 4243fefa     ..$B...B..8B..CB
  4076e0:	424fa6e9 425c0000 4269147b 4276f0a4     ..OB..\B{.iB..vB
  4076f0:	4282cfdf 428a978d 4292d4fe 429b9062     ...B...B...Bb..B
  407700:	42a4d062 42ae9d2f 42b8ff7d 42c3ff7d     b..B/..B}..B}..B
  407710:	42cfa6e9 42dc0000 42e914fe 42f6f127     ...B...B...B'..B
  407720:	4302d021 430a974c 4312d4fe 431b9021     !..CL..C...C!..C
  407730:	4324d062 432e9d2f 4338ff3b 4343ff7d     b.$C/..C;.8C}.CC
  407740:	434fa6e9 435c0000 436914fe 4376f127     ..OC..\C..iC'.vC
  407750:	4382d021 438a976d 4392d51f 439b9042     !..Cm..C...CB..C
  407760:	43a4d062 43ae9d2f 43b8ff3b 43c3ff5c     b..C/..C;..C\..C
  407770:	43cfa70a 43dc0000 43e914fe 43f6f106     ...C...C...C...C
  407780:	4402d010 440a975c 4412d51f 441b9042     ...D\..D...DB..D
  407790:	4424d052 442e9d2f 4438ff4c 4443ff6d     R.$D/..DL.8Dm.CD
  4077a0:	444fa6fa 445c0000 446914fe 4476f117     ..OD..\D..iD..vD
  4077b0:	4482d010 448a9764 4492d517 449b9042     ...Dd..D...DB..D
  4077c0:	44a4d052 44ae9d37 44b8ff4c 44c3ff6d     R..D7..DL..Dm..D
  4077d0:	44cfa702 44dc0000 44e914f6 44f6f10e     ...D...D...D...D
  4077e0:	4502d014 450a9760 4512d517 451b9042     ...E`..E...EB..E
  4077f0:	4524d052 452e9d37 4538ff48 4543ff68     R.$E7..EH.8Eh.CE
  407800:	454fa702 455c0000 456914f6 4576f10e     ..OE..\E..iE..vE
  407810:	4582d012 458a9760 4592d517 459b9042     ...E`..E...EB..E
  407820:	45a4d054 45ae9d37 45b8ff4a 45c3ff6a     T..E7..EJ..Ej..E
  407830:	45cfa700 45dc0000 45e914f6 45f6f110     ...E...E...E...E
  407840:	4602d012 460a9760 4612d518 461b9041     ...F`..F...FA..F
  407850:	4624d052 462e9d33 4638ff48 4643ff66     R.$F3..FH.8Ff.CF

00407860 <sinTable_f32>:
  407860:	00000000 3c490e92 3cc90ab1 3d16c32b     ......I<...<+..=
  407870:	3d48fb2e 3d7b2b75 3d96a904 3dafb680     ..H=u+{=...=...=
  407880:	3dc8bd36 3de1bc2f 3dfab273 3e09cf87     6..=/..=s..=...>
  407890:	3e164083 3e22abb5 3e2f10a2 3e3b6ecf     .@.>..">../>.n;>
  4078a0:	3e47c5c2 3e541501 3e605c13 3e6c9a7f     ..G>..T>.\`>..l>
  4078b0:	3e78cfcc 3e827dc0 3e888e93 3e8e9a22     ..x>.}.>...>"..>
  4078c0:	3e94a032 3e9aa086 3ea09ae5 3ea68f12     2..>...>...>...>
  4078d0:	3eac7cd4 3eb263ef 3eb8442a 3ebe1d49     .|.>.c.>*D.>I..>
  4078e0:	3ec3ef15 3ec9b953 3ecf7bca 3ed53641     ...>S..>.{.>A6.>
  4078f0:	3edae880 3ee0924f 3ee63375 3eebcbbb     ...>O..>u3.>...>
  407900:	3ef15aea 3ef6e0cb 3efc5d27 3f00e7e4     .Z.>...>'].>...?
  407910:	3f039c3d 3f064b82 3f08f59b 3f0b9a6b     =..?.K.?...?k..?
  407920:	3f0e39da 3f10d3cd 3f13682a 3f15f6d9     .9.?...?*h.?...?
  407930:	3f187fc0 3f1b02c6 3f1d7fd1 3f1ff6cb     ...?...?...?...?
  407940:	3f226799 3f24d225 3f273656 3f299415     .g"?%.$?V6'?..)?
  407950:	3f2beb4a 3f2e3bde 3f3085bb 3f32c8c9     J.+?.;.?..0?..2?
  407960:	3f3504f3 3f373a23 3f396842 3f3b8f3b     ..5?#:7?Bh9?;.;?
  407970:	3f3daef9 3f3fc767 3f41d870 3f43e201     ..=?g.??p.A?..C?
  407980:	3f45e403 3f47de65 3f49d112 3f4bbbf8     ..E?e.G?..I?..K?
  407990:	3f4d9f02 3f4f7a20 3f514d3d 3f531849     ..M? zO?=MQ?I.S?
  4079a0:	3f54db31 3f5695e5 3f584853 3f59f26a     1.T?..V?SHX?j.Y?
  4079b0:	3f5b941a 3f5d2d53 3f5ebe05 3f604621     ..[?S-]?..^?!F`?
  4079c0:	3f61c597 3f633c5a 3f64aa59 3f660f88     ..a?Z<c?Y.d?..f?
  4079d0:	3f676bd8 3f68bf3c 3f6a09a7 3f6b4b0c     .kg?<.h?..j?.Kk?
  4079e0:	3f6c835e 3f6db293 3f6ed89e 3f6ff573     ^.l?..m?..n?s.o?
  4079f0:	3f710908 3f721352 3f731447 3f740bdd     ..q?R.r?G.s?..t?
  407a00:	3f74fa0b 3f75dec6 3f76ba07 3f778bc5     ..t?..u?..v?..w?
  407a10:	3f7853f8 3f791298 3f79c79d 3f7a7302     .Sx?..y?..y?.sz?
  407a20:	3f7b14be 3f7baccd 3f7c3b28 3f7cbfc9     ..{?..{?(;|?..|?
  407a30:	3f7d3aac 3f7dabcc 3f7e1323 3f7e70b0     .:}?..}?#.~?.p~?
  407a40:	3f7ec46d 3f7f0e58 3f7f4e6d 3f7f84ab     m.~?X..?mN.?...?
  407a50:	3f7fb10f 3f7fd397 3f7fec43 3f7ffb11     ...?...?C..?...?
  407a60:	3f800000 3f7ffb11 3f7fec43 3f7fd397     ...?...?C..?...?
  407a70:	3f7fb10f 3f7f84ab 3f7f4e6d 3f7f0e58     ...?...?mN.?X..?
  407a80:	3f7ec46d 3f7e70b0 3f7e1323 3f7dabcc     m.~?.p~?#.~?..}?
  407a90:	3f7d3aac 3f7cbfc9 3f7c3b28 3f7baccd     .:}?..|?(;|?..{?
  407aa0:	3f7b14be 3f7a7302 3f79c79d 3f791298     ..{?.sz?..y?..y?
  407ab0:	3f7853f8 3f778bc5 3f76ba07 3f75dec6     .Sx?..w?..v?..u?
  407ac0:	3f74fa0b 3f740bdd 3f731447 3f721352     ..t?..t?G.s?R.r?
  407ad0:	3f710908 3f6ff573 3f6ed89e 3f6db293     ..q?s.o?..n?..m?
  407ae0:	3f6c835e 3f6b4b0c 3f6a09a7 3f68bf3c     ^.l?.Kk?..j?<.h?
  407af0:	3f676bd8 3f660f88 3f64aa59 3f633c5a     .kg?..f?Y.d?Z<c?
  407b00:	3f61c597 3f604621 3f5ebe05 3f5d2d53     ..a?!F`?..^?S-]?
  407b10:	3f5b941a 3f59f26a 3f584853 3f5695e5     ..[?j.Y?SHX?..V?
  407b20:	3f54db31 3f531849 3f514d3d 3f4f7a20     1.T?I.S?=MQ? zO?
  407b30:	3f4d9f02 3f4bbbf8 3f49d112 3f47de65     ..M?..K?..I?e.G?
  407b40:	3f45e403 3f43e201 3f41d870 3f3fc767     ..E?..C?p.A?g.??
  407b50:	3f3daef9 3f3b8f3b 3f396842 3f373a23     ..=?;.;?Bh9?#:7?
  407b60:	3f3504f3 3f32c8c9 3f3085bb 3f2e3bde     ..5?..2?..0?.;.?
  407b70:	3f2beb4a 3f299415 3f273656 3f24d225     J.+?..)?V6'?%.$?
  407b80:	3f226799 3f1ff6cb 3f1d7fd1 3f1b02c6     .g"?...?...?...?
  407b90:	3f187fc0 3f15f6d9 3f13682a 3f10d3cd     ...?...?*h.?...?
  407ba0:	3f0e39da 3f0b9a6b 3f08f59b 3f064b82     .9.?k..?...?.K.?
  407bb0:	3f039c3d 3f00e7e4 3efc5d27 3ef6e0cb     =..?...?'].>...>
  407bc0:	3ef15aea 3eebcbbb 3ee63375 3ee0924f     .Z.>...>u3.>O..>
  407bd0:	3edae880 3ed53641 3ecf7bca 3ec9b953     ...>A6.>.{.>S..>
  407be0:	3ec3ef15 3ebe1d49 3eb8442a 3eb263ef     ...>I..>*D.>.c.>
  407bf0:	3eac7cd4 3ea68f12 3ea09ae5 3e9aa086     .|.>...>...>...>
  407c00:	3e94a032 3e8e9a22 3e888e93 3e827dc0     2..>"..>...>.}.>
  407c10:	3e78cfcc 3e6c9a7f 3e605c13 3e541501     ..x>..l>.\`>..T>
  407c20:	3e47c5c2 3e3b6ecf 3e2f10a2 3e22abb5     ..G>.n;>../>..">
  407c30:	3e164083 3e09cf87 3dfab273 3de1bc2f     .@.>...>s..=/..=
  407c40:	3dc8bd36 3dafb680 3d96a904 3d7b2b75     6..=...=...=u+{=
  407c50:	3d48fb2e 3d16c32b 3cc90ab1 3c490e92     ..H=+..=...<..I<
  407c60:	00000000 bc490e92 bcc90ab1 bd16c32b     ......I.....+...
  407c70:	bd48fb2e bd7b2b75 bd96a904 bdafb680     ..H.u+{.........
  407c80:	bdc8bd36 bde1bc2f bdfab273 be09cf87     6.../...s.......
  407c90:	be164083 be22abb5 be2f10a2 be3b6ecf     .@....".../..n;.
  407ca0:	be47c5c2 be541501 be605c13 be6c9a7f     ..G...T..\`...l.
  407cb0:	be78cfcc be827dc0 be888e93 be8e9a22     ..x..}......"...
  407cc0:	be94a032 be9aa086 bea09ae5 bea68f12     2...............
  407cd0:	beac7cd4 beb263ef beb8442a bebe1d49     .|...c..*D..I...
  407ce0:	bec3ef15 bec9b953 becf7bca bed53641     ....S....{..A6..
  407cf0:	bedae880 bee0924f bee63375 beebcbbb     ....O...u3......
  407d00:	bef15aea bef6e0cb befc5d27 bf00e7e4     .Z......']......
  407d10:	bf039c3d bf064b82 bf08f59b bf0b9a6b     =....K......k...
  407d20:	bf0e39da bf10d3cd bf13682a bf15f6d9     .9......*h......
  407d30:	bf187fc0 bf1b02c6 bf1d7fd1 bf1ff6cb     ................
  407d40:	bf226799 bf24d225 bf273656 bf299415     .g".%.$.V6'...).
  407d50:	bf2beb4a bf2e3bde bf3085bb bf32c8c9     J.+..;....0...2.
  407d60:	bf3504f3 bf373a23 bf396842 bf3b8f3b     ..5.#:7.Bh9.;.;.
  407d70:	bf3daef9 bf3fc767 bf41d870 bf43e201     ..=.g.?.p.A...C.
  407d80:	bf45e403 bf47de65 bf49d112 bf4bbbf8     ..E.e.G...I...K.
  407d90:	bf4d9f02 bf4f7a20 bf514d3d bf531849     ..M. zO.=MQ.I.S.
  407da0:	bf54db31 bf5695e5 bf584853 bf59f26a     1.T...V.SHX.j.Y.
  407db0:	bf5b941a bf5d2d53 bf5ebe05 bf604621     ..[.S-]...^.!F`.
  407dc0:	bf61c597 bf633c5a bf64aa59 bf660f88     ..a.Z<c.Y.d...f.
  407dd0:	bf676bd8 bf68bf3c bf6a09a7 bf6b4b0c     .kg.<.h...j..Kk.
  407de0:	bf6c835e bf6db293 bf6ed89e bf6ff573     ^.l...m...n.s.o.
  407df0:	bf710908 bf721352 bf731447 bf740bdd     ..q.R.r.G.s...t.
  407e00:	bf74fa0b bf75dec6 bf76ba07 bf778bc5     ..t...u...v...w.
  407e10:	bf7853f8 bf791298 bf79c79d bf7a7302     .Sx...y...y..sz.
  407e20:	bf7b14be bf7baccd bf7c3b28 bf7cbfc9     ..{...{.(;|...|.
  407e30:	bf7d3aac bf7dabcc bf7e1323 bf7e70b0     .:}...}.#.~..p~.
  407e40:	bf7ec46d bf7f0e58 bf7f4e6d bf7f84ab     m.~.X...mN......
  407e50:	bf7fb10f bf7fd397 bf7fec43 bf7ffb11     ........C.......
  407e60:	bf800000 bf7ffb11 bf7fec43 bf7fd397     ........C.......
  407e70:	bf7fb10f bf7f84ab bf7f4e6d bf7f0e58     ........mN..X...
  407e80:	bf7ec46d bf7e70b0 bf7e1323 bf7dabcc     m.~..p~.#.~...}.
  407e90:	bf7d3aac bf7cbfc9 bf7c3b28 bf7baccd     .:}...|.(;|...{.
  407ea0:	bf7b14be bf7a7302 bf79c79d bf791298     ..{..sz...y...y.
  407eb0:	bf7853f8 bf778bc5 bf76ba07 bf75dec6     .Sx...w...v...u.
  407ec0:	bf74fa0b bf740bdd bf731447 bf721352     ..t...t.G.s.R.r.
  407ed0:	bf710908 bf6ff573 bf6ed89e bf6db293     ..q.s.o...n...m.
  407ee0:	bf6c835e bf6b4b0c bf6a09a7 bf68bf3c     ^.l..Kk...j.<.h.
  407ef0:	bf676bd8 bf660f88 bf64aa59 bf633c5a     .kg...f.Y.d.Z<c.
  407f00:	bf61c597 bf604621 bf5ebe05 bf5d2d53     ..a.!F`...^.S-].
  407f10:	bf5b941a bf59f26a bf584853 bf5695e5     ..[.j.Y.SHX...V.
  407f20:	bf54db31 bf531849 bf514d3d bf4f7a20     1.T.I.S.=MQ. zO.
  407f30:	bf4d9f02 bf4bbbf8 bf49d112 bf47de65     ..M...K...I.e.G.
  407f40:	bf45e403 bf43e201 bf41d870 bf3fc767     ..E...C.p.A.g.?.
  407f50:	bf3daef9 bf3b8f3b bf396842 bf373a23     ..=.;.;.Bh9.#:7.
  407f60:	bf3504f3 bf32c8c9 bf3085bb bf2e3bde     ..5...2...0..;..
  407f70:	bf2beb4a bf299415 bf273656 bf24d225     J.+...).V6'.%.$.
  407f80:	bf226799 bf1ff6cb bf1d7fd1 bf1b02c6     .g".............
  407f90:	bf187fc0 bf15f6d9 bf13682a bf10d3cd     ........*h......
  407fa0:	bf0e39da bf0b9a6b bf08f59b bf064b82     .9..k........K..
  407fb0:	bf039c3d bf00e7e4 befc5d27 bef6e0cb     =.......']......
  407fc0:	bef15aea beebcbbb bee63375 bee0924f     .Z......u3..O...
  407fd0:	bedae880 bed53641 becf7bca bec9b953     ....A6...{..S...
  407fe0:	bec3ef15 bebe1d49 beb8442a beb263ef     ....I...*D...c..
  407ff0:	beac7cd4 bea68f12 bea09ae5 be9aa086     .|..............
  408000:	be94a032 be8e9a22 be888e93 be827dc0     2..."........}..
  408010:	be78cfcc be6c9a7f be605c13 be541501     ..x...l..\`...T.
  408020:	be47c5c2 be3b6ecf be2f10a2 be22abb5     ..G..n;.../...".
  408030:	be164083 be09cf87 bdfab273 bde1bc2f     .@......s.../...
  408040:	bdc8bd36 bdafb680 bd96a904 bd7b2b75     6...........u+{.
  408050:	bd48fb2e bd16c32b bcc90ab1 bc490e92     ..H.+.........I.
  408060:	80000000 66676f6c 00000000              ....logf....

0040806c <_global_impure_ptr>:
  40806c:	20400058 33323130 37363534 42413938     X.@ 0123456789AB
  40807c:	46454443 00000000 33323130 37363534     CDEF....01234567
  40808c:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  40809c:	0000296c                                l)..

004080a0 <blanks.8340>:
  4080a0:	20202020 20202020 20202020 20202020                     

004080b0 <zeroes.8341>:
  4080b0:	30303030 30303030 30303030 30303030     0000000000000000
  4080c0:	00000043 49534f50 00000058 0000002e     C...POSIX.......

004080d0 <_ctype_>:
  4080d0:	20202000 20202020 28282020 20282828     .         ((((( 
  4080e0:	20202020 20202020 20202020 20202020                     
  4080f0:	10108820 10101010 10101010 10101010      ...............
  408100:	04040410 04040404 10040404 10101010     ................
  408110:	41411010 41414141 01010101 01010101     ..AAAAAA........
  408120:	01010101 01010101 01010101 10101010     ................
  408130:	42421010 42424242 02020202 02020202     ..BBBBBB........
  408140:	02020202 02020202 02020202 10101010     ................
  408150:	00000020 00000000 00000000 00000000      ...............
	...

004081d4 <_init>:
  4081d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4081d6:	bf00      	nop
  4081d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4081da:	bc08      	pop	{r3}
  4081dc:	469e      	mov	lr, r3
  4081de:	4770      	bx	lr

004081e0 <__init_array_start>:
  4081e0:	00405e51 	.word	0x00405e51

004081e4 <__frame_dummy_init_array_entry>:
  4081e4:	00400165                                e.@.

004081e8 <_fini>:
  4081e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4081ea:	bf00      	nop
  4081ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4081ee:	bc08      	pop	{r3}
  4081f0:	469e      	mov	lr, r3
  4081f2:	4770      	bx	lr

004081f4 <__fini_array_start>:
  4081f4:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <inBuffer>:
2040000c:	9800 2044                                   ..D 

20400010 <inPingMode>:
20400010:	0001 0000                                   ....

20400014 <outBuffer>:
20400014:	7800 2044                                   .xD 

20400018 <outPingMode>:
20400018:	0001 0000                                   ....

2040001c <pitchtracker>:
2040001c:	0000 bf80 ffff ffff                         ........

20400024 <g_interrupt_enabled>:
20400024:	0001 0000                                   ....

20400028 <SystemCoreClock>:
20400028:	0900 003d                                   ..=.

2040002c <chorus_speed>:
2040002c:	d70a 3ca3                                   ...<

20400030 <delay_feedback>:
20400030:	cccd 3e4c                                   ..L>

20400034 <delay_speed>:
20400034:	3c8c 0000                                   .<..

20400038 <dry_volume>:
20400038:	0000 3f80                                   ...?

2040003c <harm_volume>:
2040003c:	0000 3f80                                   ...?

20400040 <key_root>:
20400040:	0040 0000                                   @...

20400044 <master_volume>:
20400044:	999a 3f19                                   ...?

20400048 <pitch_bend>:
20400048:	0040 0000                                   @...

2040004c <__fdlib_version>:
2040004c:	0001 0000                                   ....

20400050 <_impure_ptr>:
20400050:	0058 2040 0000 0000                         X.@ ....

20400058 <impure_data>:
20400058:	0000 0000 0344 2040 03ac 2040 0414 2040     ....D.@ ..@ ..@ 
	...
20400100:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20400110:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400480 <__malloc_av_>:
	...
20400488:	0480 2040 0480 2040 0488 2040 0488 2040     ..@ ..@ ..@ ..@ 
20400498:	0490 2040 0490 2040 0498 2040 0498 2040     ..@ ..@ ..@ ..@ 
204004a8:	04a0 2040 04a0 2040 04a8 2040 04a8 2040     ..@ ..@ ..@ ..@ 
204004b8:	04b0 2040 04b0 2040 04b8 2040 04b8 2040     ..@ ..@ ..@ ..@ 
204004c8:	04c0 2040 04c0 2040 04c8 2040 04c8 2040     ..@ ..@ ..@ ..@ 
204004d8:	04d0 2040 04d0 2040 04d8 2040 04d8 2040     ..@ ..@ ..@ ..@ 
204004e8:	04e0 2040 04e0 2040 04e8 2040 04e8 2040     ..@ ..@ ..@ ..@ 
204004f8:	04f0 2040 04f0 2040 04f8 2040 04f8 2040     ..@ ..@ ..@ ..@ 
20400508:	0500 2040 0500 2040 0508 2040 0508 2040     ..@ ..@ ..@ ..@ 
20400518:	0510 2040 0510 2040 0518 2040 0518 2040     ..@ ..@ ..@ ..@ 
20400528:	0520 2040 0520 2040 0528 2040 0528 2040      .@  .@ (.@ (.@ 
20400538:	0530 2040 0530 2040 0538 2040 0538 2040     0.@ 0.@ 8.@ 8.@ 
20400548:	0540 2040 0540 2040 0548 2040 0548 2040     @.@ @.@ H.@ H.@ 
20400558:	0550 2040 0550 2040 0558 2040 0558 2040     P.@ P.@ X.@ X.@ 
20400568:	0560 2040 0560 2040 0568 2040 0568 2040     `.@ `.@ h.@ h.@ 
20400578:	0570 2040 0570 2040 0578 2040 0578 2040     p.@ p.@ x.@ x.@ 
20400588:	0580 2040 0580 2040 0588 2040 0588 2040     ..@ ..@ ..@ ..@ 
20400598:	0590 2040 0590 2040 0598 2040 0598 2040     ..@ ..@ ..@ ..@ 
204005a8:	05a0 2040 05a0 2040 05a8 2040 05a8 2040     ..@ ..@ ..@ ..@ 
204005b8:	05b0 2040 05b0 2040 05b8 2040 05b8 2040     ..@ ..@ ..@ ..@ 
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 
20400848:	0840 2040 0840 2040 0848 2040 0848 2040     @.@ @.@ H.@ H.@ 
20400858:	0850 2040 0850 2040 0858 2040 0858 2040     P.@ P.@ X.@ X.@ 
20400868:	0860 2040 0860 2040 0868 2040 0868 2040     `.@ `.@ h.@ h.@ 
20400878:	0870 2040 0870 2040 0878 2040 0878 2040     p.@ p.@ x.@ x.@ 

20400888 <__malloc_sbrk_base>:
20400888:	ffff ffff                                   ....

2040088c <__malloc_trim_threshold>:
2040088c:	0000 0002                                   ....

20400890 <__atexit_recursive_mutex>:
20400890:	a890 2044                                   ..D 

20400894 <__global_locale>:
20400894:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008b4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008d4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008f4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400914:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400934:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400954:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400974:	7061 0040 68d9 0040 0000 0000 80d0 0040     ap@..h@.......@.
20400984:	80cc 0040 8080 0040 8080 0040 8080 0040     ..@...@...@...@.
20400994:	8080 0040 8080 0040 8080 0040 8080 0040     ..@...@...@...@.
204009a4:	8080 0040 8080 0040 ffff ffff ffff ffff     ..@...@.........
204009b4:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009dc:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
