<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › include › arch-v32 › arch › hwregs › iop › asm › iop_fifo_in_defs_asm.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../../../index.html"></a><h1>iop_fifo_in_defs_asm.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __iop_fifo_in_defs_asm_h</span>
<span class="cp">#define __iop_fifo_in_defs_asm_h</span>

<span class="cm">/*</span>
<span class="cm"> * This file is autogenerated from</span>
<span class="cm"> *   file:           ../../inst/io_proc/rtl/iop_fifo_in.r</span>
<span class="cm"> *     id:           &lt;not found&gt;</span>
<span class="cm"> *     last modfied: Mon Apr 11 16:10:07 2005</span>
<span class="cm"> *</span>
<span class="cm"> *   by /n/asic/design/tools/rdesc/src/rdes2c -asm --outfile asm/iop_fifo_in_defs_asm.h ../../inst/io_proc/rtl/iop_fifo_in.r</span>
<span class="cm"> *      id: $Id: iop_fifo_in_defs_asm.h,v 1.5 2005/04/24 18:31:06 starvik Exp $</span>
<span class="cm"> * Any changes here will be lost.</span>
<span class="cm"> *</span>
<span class="cm"> * -*- buffer-read-only: t -*-</span>
<span class="cm"> */</span>

<span class="cp">#ifndef REG_FIELD</span>
<span class="cp">#define REG_FIELD( scope, reg, field, value ) \</span>
<span class="cp">  REG_FIELD_X_( value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_FIELD_X_( value, shift ) ((value) &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_STATE</span>
<span class="cp">#define REG_STATE( scope, reg, field, symbolic_value ) \</span>
<span class="cp">  REG_STATE_X_( regk_##scope##_##symbolic_value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_STATE_X_( k, shift ) (k &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_MASK</span>
<span class="cp">#define REG_MASK( scope, reg, field ) \</span>
<span class="cp">  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_MASK_X_( width, lsb ) (((1 &lt;&lt; width)-1) &lt;&lt; lsb)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_LSB</span>
<span class="cp">#define REG_LSB( scope, reg, field ) reg_##scope##_##reg##___##field##___lsb</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_BIT</span>
<span class="cp">#define REG_BIT( scope, reg, field ) reg_##scope##_##reg##___##field##___bit</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR</span>
<span class="cp">#define REG_ADDR( scope, inst, reg ) REG_ADDR_X_(inst, reg_##scope##_##reg##_offset)</span>
<span class="cp">#define REG_ADDR_X_( inst, offs ) ((inst) + offs)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR_VECT</span>
<span class="cp">#define REG_ADDR_VECT( scope, inst, reg, index ) \</span>
<span class="cp">         REG_ADDR_VECT_X_(inst, reg_##scope##_##reg##_offset, index, \</span>
<span class="cp">			 STRIDE_##scope##_##reg )</span>
<span class="cp">#define REG_ADDR_VECT_X_( inst, offs, index, stride ) \</span>
<span class="cp">                          ((inst) + offs + (index) * stride)</span>
<span class="cp">#endif</span>

<span class="cm">/* Register rw_cfg, scope iop_fifo_in, type rw */</span>
<span class="cp">#define reg_iop_fifo_in_rw_cfg___avail_lim___lsb 0</span>
<span class="cp">#define reg_iop_fifo_in_rw_cfg___avail_lim___width 3</span>
<span class="cp">#define reg_iop_fifo_in_rw_cfg___byte_order___lsb 3</span>
<span class="cp">#define reg_iop_fifo_in_rw_cfg___byte_order___width 2</span>
<span class="cp">#define reg_iop_fifo_in_rw_cfg___trig___lsb 5</span>
<span class="cp">#define reg_iop_fifo_in_rw_cfg___trig___width 2</span>
<span class="cp">#define reg_iop_fifo_in_rw_cfg___last_dis_dif_in___lsb 7</span>
<span class="cp">#define reg_iop_fifo_in_rw_cfg___last_dis_dif_in___width 1</span>
<span class="cp">#define reg_iop_fifo_in_rw_cfg___last_dis_dif_in___bit 7</span>
<span class="cp">#define reg_iop_fifo_in_rw_cfg___mode___lsb 8</span>
<span class="cp">#define reg_iop_fifo_in_rw_cfg___mode___width 2</span>
<span class="cp">#define reg_iop_fifo_in_rw_cfg_offset 0</span>

<span class="cm">/* Register rw_ctrl, scope iop_fifo_in, type rw */</span>
<span class="cp">#define reg_iop_fifo_in_rw_ctrl___dif_in_en___lsb 0</span>
<span class="cp">#define reg_iop_fifo_in_rw_ctrl___dif_in_en___width 1</span>
<span class="cp">#define reg_iop_fifo_in_rw_ctrl___dif_in_en___bit 0</span>
<span class="cp">#define reg_iop_fifo_in_rw_ctrl___dif_out_en___lsb 1</span>
<span class="cp">#define reg_iop_fifo_in_rw_ctrl___dif_out_en___width 1</span>
<span class="cp">#define reg_iop_fifo_in_rw_ctrl___dif_out_en___bit 1</span>
<span class="cp">#define reg_iop_fifo_in_rw_ctrl_offset 4</span>

<span class="cm">/* Register r_stat, scope iop_fifo_in, type r */</span>
<span class="cp">#define reg_iop_fifo_in_r_stat___avail_bytes___lsb 0</span>
<span class="cp">#define reg_iop_fifo_in_r_stat___avail_bytes___width 4</span>
<span class="cp">#define reg_iop_fifo_in_r_stat___last___lsb 4</span>
<span class="cp">#define reg_iop_fifo_in_r_stat___last___width 8</span>
<span class="cp">#define reg_iop_fifo_in_r_stat___dif_in_en___lsb 12</span>
<span class="cp">#define reg_iop_fifo_in_r_stat___dif_in_en___width 1</span>
<span class="cp">#define reg_iop_fifo_in_r_stat___dif_in_en___bit 12</span>
<span class="cp">#define reg_iop_fifo_in_r_stat___dif_out_en___lsb 13</span>
<span class="cp">#define reg_iop_fifo_in_r_stat___dif_out_en___width 1</span>
<span class="cp">#define reg_iop_fifo_in_r_stat___dif_out_en___bit 13</span>
<span class="cp">#define reg_iop_fifo_in_r_stat_offset 8</span>

<span class="cm">/* Register rs_rd1byte, scope iop_fifo_in, type rs */</span>
<span class="cp">#define reg_iop_fifo_in_rs_rd1byte___data___lsb 0</span>
<span class="cp">#define reg_iop_fifo_in_rs_rd1byte___data___width 8</span>
<span class="cp">#define reg_iop_fifo_in_rs_rd1byte_offset 12</span>

<span class="cm">/* Register r_rd1byte, scope iop_fifo_in, type r */</span>
<span class="cp">#define reg_iop_fifo_in_r_rd1byte___data___lsb 0</span>
<span class="cp">#define reg_iop_fifo_in_r_rd1byte___data___width 8</span>
<span class="cp">#define reg_iop_fifo_in_r_rd1byte_offset 16</span>

<span class="cm">/* Register rs_rd2byte, scope iop_fifo_in, type rs */</span>
<span class="cp">#define reg_iop_fifo_in_rs_rd2byte___data___lsb 0</span>
<span class="cp">#define reg_iop_fifo_in_rs_rd2byte___data___width 16</span>
<span class="cp">#define reg_iop_fifo_in_rs_rd2byte_offset 20</span>

<span class="cm">/* Register r_rd2byte, scope iop_fifo_in, type r */</span>
<span class="cp">#define reg_iop_fifo_in_r_rd2byte___data___lsb 0</span>
<span class="cp">#define reg_iop_fifo_in_r_rd2byte___data___width 16</span>
<span class="cp">#define reg_iop_fifo_in_r_rd2byte_offset 24</span>

<span class="cm">/* Register rs_rd3byte, scope iop_fifo_in, type rs */</span>
<span class="cp">#define reg_iop_fifo_in_rs_rd3byte___data___lsb 0</span>
<span class="cp">#define reg_iop_fifo_in_rs_rd3byte___data___width 24</span>
<span class="cp">#define reg_iop_fifo_in_rs_rd3byte_offset 28</span>

<span class="cm">/* Register r_rd3byte, scope iop_fifo_in, type r */</span>
<span class="cp">#define reg_iop_fifo_in_r_rd3byte___data___lsb 0</span>
<span class="cp">#define reg_iop_fifo_in_r_rd3byte___data___width 24</span>
<span class="cp">#define reg_iop_fifo_in_r_rd3byte_offset 32</span>

<span class="cm">/* Register rs_rd4byte, scope iop_fifo_in, type rs */</span>
<span class="cp">#define reg_iop_fifo_in_rs_rd4byte___data___lsb 0</span>
<span class="cp">#define reg_iop_fifo_in_rs_rd4byte___data___width 32</span>
<span class="cp">#define reg_iop_fifo_in_rs_rd4byte_offset 36</span>

<span class="cm">/* Register r_rd4byte, scope iop_fifo_in, type r */</span>
<span class="cp">#define reg_iop_fifo_in_r_rd4byte___data___lsb 0</span>
<span class="cp">#define reg_iop_fifo_in_r_rd4byte___data___width 32</span>
<span class="cp">#define reg_iop_fifo_in_r_rd4byte_offset 40</span>

<span class="cm">/* Register rw_set_last, scope iop_fifo_in, type rw */</span>
<span class="cp">#define reg_iop_fifo_in_rw_set_last_offset 44</span>

<span class="cm">/* Register rw_strb_dif_in, scope iop_fifo_in, type rw */</span>
<span class="cp">#define reg_iop_fifo_in_rw_strb_dif_in___last___lsb 0</span>
<span class="cp">#define reg_iop_fifo_in_rw_strb_dif_in___last___width 2</span>
<span class="cp">#define reg_iop_fifo_in_rw_strb_dif_in_offset 48</span>

<span class="cm">/* Register rw_intr_mask, scope iop_fifo_in, type rw */</span>
<span class="cp">#define reg_iop_fifo_in_rw_intr_mask___urun___lsb 0</span>
<span class="cp">#define reg_iop_fifo_in_rw_intr_mask___urun___width 1</span>
<span class="cp">#define reg_iop_fifo_in_rw_intr_mask___urun___bit 0</span>
<span class="cp">#define reg_iop_fifo_in_rw_intr_mask___last_data___lsb 1</span>
<span class="cp">#define reg_iop_fifo_in_rw_intr_mask___last_data___width 1</span>
<span class="cp">#define reg_iop_fifo_in_rw_intr_mask___last_data___bit 1</span>
<span class="cp">#define reg_iop_fifo_in_rw_intr_mask___dav___lsb 2</span>
<span class="cp">#define reg_iop_fifo_in_rw_intr_mask___dav___width 1</span>
<span class="cp">#define reg_iop_fifo_in_rw_intr_mask___dav___bit 2</span>
<span class="cp">#define reg_iop_fifo_in_rw_intr_mask___avail___lsb 3</span>
<span class="cp">#define reg_iop_fifo_in_rw_intr_mask___avail___width 1</span>
<span class="cp">#define reg_iop_fifo_in_rw_intr_mask___avail___bit 3</span>
<span class="cp">#define reg_iop_fifo_in_rw_intr_mask___orun___lsb 4</span>
<span class="cp">#define reg_iop_fifo_in_rw_intr_mask___orun___width 1</span>
<span class="cp">#define reg_iop_fifo_in_rw_intr_mask___orun___bit 4</span>
<span class="cp">#define reg_iop_fifo_in_rw_intr_mask_offset 52</span>

<span class="cm">/* Register rw_ack_intr, scope iop_fifo_in, type rw */</span>
<span class="cp">#define reg_iop_fifo_in_rw_ack_intr___urun___lsb 0</span>
<span class="cp">#define reg_iop_fifo_in_rw_ack_intr___urun___width 1</span>
<span class="cp">#define reg_iop_fifo_in_rw_ack_intr___urun___bit 0</span>
<span class="cp">#define reg_iop_fifo_in_rw_ack_intr___last_data___lsb 1</span>
<span class="cp">#define reg_iop_fifo_in_rw_ack_intr___last_data___width 1</span>
<span class="cp">#define reg_iop_fifo_in_rw_ack_intr___last_data___bit 1</span>
<span class="cp">#define reg_iop_fifo_in_rw_ack_intr___dav___lsb 2</span>
<span class="cp">#define reg_iop_fifo_in_rw_ack_intr___dav___width 1</span>
<span class="cp">#define reg_iop_fifo_in_rw_ack_intr___dav___bit 2</span>
<span class="cp">#define reg_iop_fifo_in_rw_ack_intr___avail___lsb 3</span>
<span class="cp">#define reg_iop_fifo_in_rw_ack_intr___avail___width 1</span>
<span class="cp">#define reg_iop_fifo_in_rw_ack_intr___avail___bit 3</span>
<span class="cp">#define reg_iop_fifo_in_rw_ack_intr___orun___lsb 4</span>
<span class="cp">#define reg_iop_fifo_in_rw_ack_intr___orun___width 1</span>
<span class="cp">#define reg_iop_fifo_in_rw_ack_intr___orun___bit 4</span>
<span class="cp">#define reg_iop_fifo_in_rw_ack_intr_offset 56</span>

<span class="cm">/* Register r_intr, scope iop_fifo_in, type r */</span>
<span class="cp">#define reg_iop_fifo_in_r_intr___urun___lsb 0</span>
<span class="cp">#define reg_iop_fifo_in_r_intr___urun___width 1</span>
<span class="cp">#define reg_iop_fifo_in_r_intr___urun___bit 0</span>
<span class="cp">#define reg_iop_fifo_in_r_intr___last_data___lsb 1</span>
<span class="cp">#define reg_iop_fifo_in_r_intr___last_data___width 1</span>
<span class="cp">#define reg_iop_fifo_in_r_intr___last_data___bit 1</span>
<span class="cp">#define reg_iop_fifo_in_r_intr___dav___lsb 2</span>
<span class="cp">#define reg_iop_fifo_in_r_intr___dav___width 1</span>
<span class="cp">#define reg_iop_fifo_in_r_intr___dav___bit 2</span>
<span class="cp">#define reg_iop_fifo_in_r_intr___avail___lsb 3</span>
<span class="cp">#define reg_iop_fifo_in_r_intr___avail___width 1</span>
<span class="cp">#define reg_iop_fifo_in_r_intr___avail___bit 3</span>
<span class="cp">#define reg_iop_fifo_in_r_intr___orun___lsb 4</span>
<span class="cp">#define reg_iop_fifo_in_r_intr___orun___width 1</span>
<span class="cp">#define reg_iop_fifo_in_r_intr___orun___bit 4</span>
<span class="cp">#define reg_iop_fifo_in_r_intr_offset 60</span>

<span class="cm">/* Register r_masked_intr, scope iop_fifo_in, type r */</span>
<span class="cp">#define reg_iop_fifo_in_r_masked_intr___urun___lsb 0</span>
<span class="cp">#define reg_iop_fifo_in_r_masked_intr___urun___width 1</span>
<span class="cp">#define reg_iop_fifo_in_r_masked_intr___urun___bit 0</span>
<span class="cp">#define reg_iop_fifo_in_r_masked_intr___last_data___lsb 1</span>
<span class="cp">#define reg_iop_fifo_in_r_masked_intr___last_data___width 1</span>
<span class="cp">#define reg_iop_fifo_in_r_masked_intr___last_data___bit 1</span>
<span class="cp">#define reg_iop_fifo_in_r_masked_intr___dav___lsb 2</span>
<span class="cp">#define reg_iop_fifo_in_r_masked_intr___dav___width 1</span>
<span class="cp">#define reg_iop_fifo_in_r_masked_intr___dav___bit 2</span>
<span class="cp">#define reg_iop_fifo_in_r_masked_intr___avail___lsb 3</span>
<span class="cp">#define reg_iop_fifo_in_r_masked_intr___avail___width 1</span>
<span class="cp">#define reg_iop_fifo_in_r_masked_intr___avail___bit 3</span>
<span class="cp">#define reg_iop_fifo_in_r_masked_intr___orun___lsb 4</span>
<span class="cp">#define reg_iop_fifo_in_r_masked_intr___orun___width 1</span>
<span class="cp">#define reg_iop_fifo_in_r_masked_intr___orun___bit 4</span>
<span class="cp">#define reg_iop_fifo_in_r_masked_intr_offset 64</span>


<span class="cm">/* Constants */</span>
<span class="cp">#define regk_iop_fifo_in_dif_in                   0x00000002</span>
<span class="cp">#define regk_iop_fifo_in_hi                       0x00000000</span>
<span class="cp">#define regk_iop_fifo_in_neg                      0x00000002</span>
<span class="cp">#define regk_iop_fifo_in_no                       0x00000000</span>
<span class="cp">#define regk_iop_fifo_in_order16                  0x00000001</span>
<span class="cp">#define regk_iop_fifo_in_order24                  0x00000002</span>
<span class="cp">#define regk_iop_fifo_in_order32                  0x00000003</span>
<span class="cp">#define regk_iop_fifo_in_order8                   0x00000000</span>
<span class="cp">#define regk_iop_fifo_in_pos                      0x00000001</span>
<span class="cp">#define regk_iop_fifo_in_pos_neg                  0x00000003</span>
<span class="cp">#define regk_iop_fifo_in_rw_cfg_default           0x00000024</span>
<span class="cp">#define regk_iop_fifo_in_rw_ctrl_default          0x00000000</span>
<span class="cp">#define regk_iop_fifo_in_rw_intr_mask_default     0x00000000</span>
<span class="cp">#define regk_iop_fifo_in_rw_set_last_default      0x00000000</span>
<span class="cp">#define regk_iop_fifo_in_rw_strb_dif_in_default   0x00000000</span>
<span class="cp">#define regk_iop_fifo_in_size16                   0x00000002</span>
<span class="cp">#define regk_iop_fifo_in_size24                   0x00000001</span>
<span class="cp">#define regk_iop_fifo_in_size32                   0x00000000</span>
<span class="cp">#define regk_iop_fifo_in_size8                    0x00000003</span>
<span class="cp">#define regk_iop_fifo_in_yes                      0x00000001</span>
<span class="cp">#endif </span><span class="cm">/* __iop_fifo_in_defs_asm_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:8}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../../../javascript/docco.min.js"></script>
</html>
