-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

-- DATE "07/06/2016 21:00:18"

-- 
-- Device: Altera EP2C70F896C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	pipeline IS
    PORT (
	entSEL : IN std_logic_vector(2 DOWNTO 0);
	clkIN : IN std_logic;
	rst : IN std_logic;
	op_ula : OUT std_logic_vector(3 DOWNTO 0);
	ula_out : OUT std_logic_vector(31 DOWNTO 0);
	ctr : OUT std_logic;
	inst_out : OUT std_logic_vector(31 DOWNTO 0);
	data : OUT std_logic_vector(31 DOWNTO 0);
	s1 : OUT std_logic_vector(31 DOWNTO 0);
	s2 : OUT std_logic_vector(31 DOWNTO 0);
	t1 : OUT std_logic_vector(4 DOWNTO 0);
	t2 : OUT std_logic_vector(4 DOWNTO 0);
	pc_out : OUT std_logic_vector(31 DOWNTO 0);
	s7seg0 : OUT std_logic_vector(7 DOWNTO 0);
	s7seg1 : OUT std_logic_vector(7 DOWNTO 0);
	s7seg2 : OUT std_logic_vector(7 DOWNTO 0);
	s7seg3 : OUT std_logic_vector(7 DOWNTO 0);
	s7seg4 : OUT std_logic_vector(7 DOWNTO 0);
	s7seg5 : OUT std_logic_vector(7 DOWNTO 0);
	s7seg6 : OUT std_logic_vector(7 DOWNTO 0);
	s7seg7 : OUT std_logic_vector(7 DOWNTO 0)
	);
END pipeline;

-- Design Ports Information
-- ula_out[0]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- ula_out[1]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- ula_out[2]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- ula_out[3]	=>  Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- ula_out[4]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- ula_out[5]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- ula_out[6]	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- ula_out[7]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- ula_out[8]	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- ula_out[9]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- ula_out[10]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- ula_out[11]	=>  Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- ula_out[12]	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- ula_out[13]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- ula_out[14]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- ula_out[15]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- ula_out[16]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- ula_out[17]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- ula_out[18]	=>  Location: PIN_AA29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- ula_out[19]	=>  Location: PIN_Y28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- ula_out[20]	=>  Location: PIN_V28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- ula_out[21]	=>  Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- ula_out[22]	=>  Location: PIN_V27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- ula_out[23]	=>  Location: PIN_W30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- ula_out[24]	=>  Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- ula_out[25]	=>  Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- ula_out[26]	=>  Location: PIN_V29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- ula_out[27]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- ula_out[28]	=>  Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- ula_out[29]	=>  Location: PIN_Y29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- ula_out[30]	=>  Location: PIN_Y30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- ula_out[31]	=>  Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s1[0]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s1[1]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s1[2]	=>  Location: PIN_T27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s1[3]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s1[4]	=>  Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s1[5]	=>  Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s1[6]	=>  Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s1[7]	=>  Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s1[8]	=>  Location: PIN_AJ23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s1[9]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s1[10]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s1[11]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s1[12]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s1[13]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s1[14]	=>  Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s1[15]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s1[16]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s1[17]	=>  Location: PIN_N29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s1[18]	=>  Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s1[19]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s1[20]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s1[21]	=>  Location: PIN_J29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s1[22]	=>  Location: PIN_N28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s1[23]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s1[24]	=>  Location: PIN_M30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s1[25]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s1[26]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s1[27]	=>  Location: PIN_M29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s1[28]	=>  Location: PIN_AE30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s1[29]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s1[30]	=>  Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s1[31]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s2[0]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s2[1]	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s2[2]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s2[3]	=>  Location: PIN_L28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s2[4]	=>  Location: PIN_K30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s2[5]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s2[6]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s2[7]	=>  Location: PIN_K29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s2[8]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s2[9]	=>  Location: PIN_J30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s2[10]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s2[11]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s2[12]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s2[13]	=>  Location: PIN_M27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s2[14]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s2[15]	=>  Location: PIN_M26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s2[16]	=>  Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s2[17]	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s2[18]	=>  Location: PIN_AJ28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s2[19]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s2[20]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s2[21]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s2[22]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s2[23]	=>  Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s2[24]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s2[25]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s2[26]	=>  Location: PIN_L27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s2[27]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s2[28]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s2[29]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s2[30]	=>  Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s2[31]	=>  Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- t1[0]	=>  Location: PIN_AK3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- t1[1]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- t1[2]	=>  Location: PIN_AJ3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- t1[3]	=>  Location: PIN_AJ2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- t1[4]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- t2[0]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- t2[1]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- t2[2]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- t2[3]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- t2[4]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- op_ula[0]	=>  Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- op_ula[1]	=>  Location: PIN_AK5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- op_ula[2]	=>  Location: PIN_AJ5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- op_ula[3]	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- ctr	=>  Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- inst_out[0]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- inst_out[1]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- inst_out[2]	=>  Location: PIN_AB29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- inst_out[3]	=>  Location: PIN_AD28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- inst_out[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- inst_out[5]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- inst_out[6]	=>  Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- inst_out[7]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- inst_out[8]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- inst_out[9]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- inst_out[10]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- inst_out[11]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- inst_out[12]	=>  Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- inst_out[13]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- inst_out[14]	=>  Location: PIN_M28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- inst_out[15]	=>  Location: PIN_L30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- inst_out[16]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- inst_out[17]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- inst_out[18]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- inst_out[19]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- inst_out[20]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- inst_out[21]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- inst_out[22]	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- inst_out[23]	=>  Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- inst_out[24]	=>  Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- inst_out[25]	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- inst_out[26]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- inst_out[27]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- inst_out[28]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- inst_out[29]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- inst_out[30]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- inst_out[31]	=>  Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data[0]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data[1]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data[2]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data[3]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data[4]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data[5]	=>  Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data[6]	=>  Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data[7]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data[8]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data[9]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data[10]	=>  Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data[11]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data[12]	=>  Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data[13]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data[14]	=>  Location: PIN_L29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data[15]	=>  Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data[16]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data[17]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data[18]	=>  Location: PIN_K27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data[19]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data[20]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data[21]	=>  Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data[22]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data[23]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data[24]	=>  Location: PIN_AG29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data[25]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data[26]	=>  Location: PIN_AK25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data[27]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data[28]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data[29]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data[30]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- data[31]	=>  Location: PIN_K28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- pc_out[0]	=>  Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- pc_out[1]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- pc_out[2]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- pc_out[3]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- pc_out[4]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- pc_out[5]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- pc_out[6]	=>  Location: PIN_AA27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- pc_out[7]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- pc_out[8]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- pc_out[9]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- pc_out[10]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- pc_out[11]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- pc_out[12]	=>  Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- pc_out[13]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- pc_out[14]	=>  Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- pc_out[15]	=>  Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- pc_out[16]	=>  Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- pc_out[17]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- pc_out[18]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- pc_out[19]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- pc_out[20]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- pc_out[21]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- pc_out[22]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- pc_out[23]	=>  Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- pc_out[24]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- pc_out[25]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- pc_out[26]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- pc_out[27]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- pc_out[28]	=>  Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- pc_out[29]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- pc_out[30]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- pc_out[31]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg0[0]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg0[1]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg0[2]	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg0[3]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg0[4]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg0[5]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg0[6]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg0[7]	=>  Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg1[0]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg1[1]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg1[2]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg1[3]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg1[4]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg1[5]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg1[6]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg1[7]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg2[0]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg2[1]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg2[2]	=>  Location: PIN_AH5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg2[3]	=>  Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg2[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg2[5]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg2[6]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg2[7]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg3[0]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg3[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg3[2]	=>  Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg3[3]	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg3[4]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg3[5]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg3[6]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg3[7]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg4[0]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg4[1]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg4[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg4[3]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg4[4]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg4[5]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg4[6]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg4[7]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg5[0]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg5[1]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg5[2]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg5[3]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg5[4]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg5[5]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg5[6]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg5[7]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg6[0]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg6[1]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg6[2]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg6[3]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg6[4]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg6[5]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg6[6]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg6[7]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg7[0]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg7[1]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg7[2]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg7[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg7[4]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg7[5]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg7[6]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- s7seg7[7]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
-- rst	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- entSEL[2]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- entSEL[0]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- entSEL[1]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- clkIN	=>  Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF pipeline IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_entSEL : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_clkIN : std_logic;
SIGNAL ww_rst : std_logic;
SIGNAL ww_op_ula : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_ula_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ctr : std_logic;
SIGNAL ww_inst_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_data : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_s1 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_s2 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_t1 : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_t2 : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_pc_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_s7seg0 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_s7seg1 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_s7seg2 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_s7seg3 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_s7seg4 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_s7seg5 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_s7seg6 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_s7seg7 : std_logic_vector(7 DOWNTO 0);
SIGNAL \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \PIP2|clk2~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \PIP3|EXMEM|ResultULA[12]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[22]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|ULA|Add0~10_combout\ : std_logic;
SIGNAL \PIP3|ULA|Add0~20_combout\ : std_logic;
SIGNAL \PIP3|ULA|Add0~26_combout\ : std_logic;
SIGNAL \PIP3|ULA|Add0~28_combout\ : std_logic;
SIGNAL \PIP3|ULA|Add0~30_combout\ : std_logic;
SIGNAL \PIP3|ULA|Add0~32_combout\ : std_logic;
SIGNAL \PIP3|ULA|Add0~38_combout\ : std_logic;
SIGNAL \PIP3|ULA|Add0~42_combout\ : std_logic;
SIGNAL \PIP3|ULA|Add0~44_combout\ : std_logic;
SIGNAL \PIP3|ULA|Add0~46_combout\ : std_logic;
SIGNAL \PIP3|ULA|Add0~48_combout\ : std_logic;
SIGNAL \PIP3|ULA|Add0~54_combout\ : std_logic;
SIGNAL \PIP3|ULA|Add0~60_combout\ : std_logic;
SIGNAL \PIP2|SOMB|result[2]~0_combout\ : std_logic;
SIGNAL \PIP2|IDEX|PCbranch[2]~0_combout\ : std_logic;
SIGNAL \PIP2|SOMB|result[4]~4_combout\ : std_logic;
SIGNAL \PIP2|IDEX|PCbranch[4]~2_combout\ : std_logic;
SIGNAL \PIP2|SOMB|result[8]~12_combout\ : std_logic;
SIGNAL \PIP2|IDEX|PCbranch[8]~6_combout\ : std_logic;
SIGNAL \PIP2|SOMB|result[14]~24_combout\ : std_logic;
SIGNAL \PIP2|SOMB|result[15]~26_combout\ : std_logic;
SIGNAL \PIP2|SOMB|result[18]~32_combout\ : std_logic;
SIGNAL \PIP2|SOMB|result[25]~46_combout\ : std_logic;
SIGNAL \PIP1|IFID|PCatualOUT[3]~_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP1|IFID|PCatualOUT[6]~_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP1|IFID|PCatualOUT[10]~_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP1|IFID|PCatualOUT[11]~_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP1|IFID|PCatualOUT[13]~_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP1|IFID|PCatualOUT[14]~_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP1|IFID|PCatualOUT[18]~_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP1|IFID|PCatualOUT[21]~_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP1|IFID|PCatualOUT[23]~_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP1|IFID|PCatualOUT[24]~_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP1|IFID|PCatualOUT[28]~_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[0]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[0]~32_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[0]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[1]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[1]~33_combout\ : std_logic;
SIGNAL \MUXAO|Mux1~1_combout\ : std_logic;
SIGNAL \MUXAO|Mux1~2_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[3]~35_combout\ : std_logic;
SIGNAL \MUXAO|Mux3~1_combout\ : std_logic;
SIGNAL \MUXAO|Mux3~2_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[4]~36_combout\ : std_logic;
SIGNAL \MUXAO|Mux4~1_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[4]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[5]~37_combout\ : std_logic;
SIGNAL \MUXAO|Mux5~1_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[6]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[6]~38_combout\ : std_logic;
SIGNAL \MUXAO|Mux6~1_combout\ : std_logic;
SIGNAL \MUXAO|Mux6~2_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[7]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[10]~42_combout\ : std_logic;
SIGNAL \MUXAO|Mux10~1_combout\ : std_logic;
SIGNAL \MUXAO|Mux10~2_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[11]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[11]~43_combout\ : std_logic;
SIGNAL \MUXAO|Mux11~1_combout\ : std_logic;
SIGNAL \MUXAO|Mux11~2_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[13]~45_combout\ : std_logic;
SIGNAL \MUXAO|Mux13~1_combout\ : std_logic;
SIGNAL \MUXAO|Mux13~2_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[14]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[14]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[14]~46_combout\ : std_logic;
SIGNAL \MUXAO|Mux14~1_combout\ : std_logic;
SIGNAL \MUXAO|Mux14~2_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[15]~47_combout\ : std_logic;
SIGNAL \MUXAO|Mux15~1_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[18]~50_combout\ : std_logic;
SIGNAL \MUXAO|Mux18~1_combout\ : std_logic;
SIGNAL \MUXAO|Mux18~2_combout\ : std_logic;
SIGNAL \MUXAO|Mux20~0_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[22]~54_combout\ : std_logic;
SIGNAL \MUXAO|Mux22~1_combout\ : std_logic;
SIGNAL \MUXAO|Mux23~0_combout\ : std_logic;
SIGNAL \MUXAO|Mux24~0_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[24]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[25]~57_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[26]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[26]~58_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[26]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[27]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[27]~59_combout\ : std_logic;
SIGNAL \MUXAO|Mux27~1_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[28]~60_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[29]~61_combout\ : std_logic;
SIGNAL \MUXAO|Mux29~1_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[31]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[31]~63_combout\ : std_logic;
SIGNAL \MUXAO|Mux31~1_combout\ : std_logic;
SIGNAL \PIP2|CTRL|Mux3~0_combout\ : std_logic;
SIGNAL \PIP2|IDEX|ula_ctr[0]~0_combout\ : std_logic;
SIGNAL \PIP2|ULACONTR|alu_ctr[1]~18_combout\ : std_logic;
SIGNAL \PIP2|ULACONTR|alu_ctr~19_combout\ : std_logic;
SIGNAL \PIP2|ULACONTR|Equal16~12_combout\ : std_logic;
SIGNAL \PIP2|ULACONTR|alu_ctr[2]~23_combout\ : std_logic;
SIGNAL \PIP2|ULACONTR|alu_ctr~25_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][0]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][0]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][0]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][0]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][0]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux31~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][0]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux31~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][0]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][0]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux31~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][0]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux31~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][0]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][0]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][0]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][1]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux30~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux30~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][1]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][1]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux30~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][1]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux30~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][1]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][1]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux30~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][1]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux30~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux30~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][1]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux30~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][1]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux30~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux30~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][1]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux30~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][1]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][1]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][1]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux62~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux62~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux62~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux62~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux62~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux63~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux63~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux63~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux63~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux63~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux63~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux63~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[18][2]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][2]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][2]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][2]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][2]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][2]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][2]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][2]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][2]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux29~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux29~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][2]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux29~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][2]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux29~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][2]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux29~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][2]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux29~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux29~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][2]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][2]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux29~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][2]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux29~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux29~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][3]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][3]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][3]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][3]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][3]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux28~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][3]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux28~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][3]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][3]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][3]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux60~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux60~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux61~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux61~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux61~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux61~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux61~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux61~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux61~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux61~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux61~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][4]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][4]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][4]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][4]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][4]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux27~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux27~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][4]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][4]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][4]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][4]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[18][5]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][5]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][5]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][5]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][5]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux58~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux58~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux58~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux58~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux58~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux58~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux59~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux59~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux59~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux59~15_combout\ : std_logic;
SIGNAL \PIP2|Equal1~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][6]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][6]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[18][6]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux25~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][6]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux25~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][6]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][6]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][6]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][6]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][6]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][6]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux24~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux24~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][7]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][7]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][7]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux24~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux24~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][7]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][7]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][7]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux57~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux57~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux57~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux57~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux57~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux57~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][8]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][8]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][8]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][8]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[18][9]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][9]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][9]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][9]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux22~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux22~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][9]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][9]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][9]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux22~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux22~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][9]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux22~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux22~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux54~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux54~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux55~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux55~1_combout\ : std_logic;
SIGNAL \PIP2|Equal1~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][10]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][10]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][10]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][10]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][10]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux21~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][10]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux21~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][10]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][10]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux21~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][10]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux21~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][10]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][10]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][10]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][10]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][10]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][10]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][10]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][11]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][11]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][11]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][11]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][11]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][11]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][11]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][11]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux52~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux52~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux53~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux53~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux53~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux53~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux53~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux53~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux53~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux53~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux53~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux53~16_combout\ : std_logic;
SIGNAL \PIP2|Equal1~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][12]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][12]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][12]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][12]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][12]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][12]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][12]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][12]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux18~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][13]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux18~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][13]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][13]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux18~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux18~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][13]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][13]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][13]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux18~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux18~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux51~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux51~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux51~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux51~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux51~18_combout\ : std_logic;
SIGNAL \PIP2|Equal1~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux17~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux17~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][14]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][14]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][14]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][14]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][14]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][14]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][14]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][14]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux16~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][15]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][15]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][15]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux16~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][15]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][15]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][15]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][15]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux48~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux48~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux48~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux48~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux48~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux48~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux48~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux48~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux48~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux48~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux48~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux48~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux49~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux49~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux49~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux49~18_combout\ : std_logic;
SIGNAL \PIP2|Equal1~8_combout\ : std_logic;
SIGNAL \PIP2|Equal1~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][16]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][16]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][16]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux15~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux15~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][16]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][16]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][16]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][17]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][17]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][17]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][17]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][17]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux46~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux47~14_combout\ : std_logic;
SIGNAL \PIP2|Equal1~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][18]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][18]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][18]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][18]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][18]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][18]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][18]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux13~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux13~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][18]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][18]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux13~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux13~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][19]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux12~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][19]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux12~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][19]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][19]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux12~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux12~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][19]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux12~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][19]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux44~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux44~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux44~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux44~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux45~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux45~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux45~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux45~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux45~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux45~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][20]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][20]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][20]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][20]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux11~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux11~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][20]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][21]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][21]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][21]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][21]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][21]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][21]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][21]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux42~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux42~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux42~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux42~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux42~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux42~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux42~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][22]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][22]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][22]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][22]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux9~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][22]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][22]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][23]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][23]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][23]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][23]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][23]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][23]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux8~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][23]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux8~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][23]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][23]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][23]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux40~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux40~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux40~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux40~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux40~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux40~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux40~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux40~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][24]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux7~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][24]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux7~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux7~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][24]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux7~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][24]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux7~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux7~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux7~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][24]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][24]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux7~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux7~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux7~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][24]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][24]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][25]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux6~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][25]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux6~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][25]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][25]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][25]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][25]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][25]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][25]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux6~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][25]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux6~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][25]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux6~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][25]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux6~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux6~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][25]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][25]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux38~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux38~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux38~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux38~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux38~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux38~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux39~17_combout\ : std_logic;
SIGNAL \PIP2|Equal1~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux5~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux5~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][26]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux5~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][26]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux5~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][26]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux5~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][26]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux5~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][26]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux5~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux5~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux5~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][26]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][27]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][27]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux4~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux4~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux4~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][27]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux4~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][27]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][27]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux4~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux4~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][27]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][27]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][28]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][28]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][28]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][28]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][28]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][28]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux3~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux3~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][28]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux3~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux3~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][29]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux2~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux2~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][29]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux2~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][29]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux2~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux2~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][29]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][29]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][29]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux2~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][29]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux2~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][29]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][29]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][29]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][29]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][29]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux34~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux34~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux34~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux34~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux34~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux34~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux34~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux34~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux34~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux34~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux34~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux35~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux35~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux35~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux35~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux35~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux35~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux35~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux35~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux35~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux35~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux1~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][30]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][30]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][30]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][30]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][31]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][31]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][31]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][31]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][31]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][31]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux0~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux0~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][31]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux0~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux0~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux0~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][31]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][31]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux32~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux32~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux33~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux33~18_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|EscreveMem~regout\ : std_logic;
SIGNAL \PIP2|IDEX|instrAUX[16]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|instrAUX[17]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|instrAUX[19]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~72_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~44_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~47_combout\ : std_logic;
SIGNAL \PIP3|ULA|tmp~6_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~29_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~38_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~40_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux54~7_combout\ : std_logic;
SIGNAL \PIP3|ULA|tmp~9_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~39_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~80_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux53~1_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~62_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~71_combout\ : std_logic;
SIGNAL \PIP3|ULA|tmp~13_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~72_combout\ : std_logic;
SIGNAL \PIP3|ULA|tmp~14_combout\ : std_logic;
SIGNAL \PIP3|ULA|tmp~15_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~75_combout\ : std_logic;
SIGNAL \PIP3|ULA|tmp~16_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~79_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~80_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~81_combout\ : std_logic;
SIGNAL \PIP3|ULA|tmp~17_combout\ : std_logic;
SIGNAL \PIP3|ULA|tmp~18_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~40_combout\ : std_logic;
SIGNAL \PIP3|ULA|tmp~19_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux53~2_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~42_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~44_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~46_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~48_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux53~6_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux53~7_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux53~8_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~84_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~89_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux52~0_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~90_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~84_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~7_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[2]~89_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[2]~90_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux52~2_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux52~4_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux52~5_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~45_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux52~6_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux52~7_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft2~5_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~99_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux51~0_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~100_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~101_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~102_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux51~1_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~86_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~10_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux51~2_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux51~3_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft2~6_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux51~12_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux51~13_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux51~14_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux51~15_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~103_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~104_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux50~6_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux50~7_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~68_combout\ : std_logic;
SIGNAL \PIP3|ULA|soma~2_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux50~16_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~14_combout\ : std_logic;
SIGNAL \PIP3|ULA|soma~3_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux50~17_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux49~6_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~109_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~110_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~111_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux49~7_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux49~8_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux49~9_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux49~10_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux55~0_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft2~10_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft2~11_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft2~12_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~15_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux49~15_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux49~16_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux49~17_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux49~18_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~114_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~115_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux48~8_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~75_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~59_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~60_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~77_combout\ : std_logic;
SIGNAL \PIP3|ULA|soma~4_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux48~16_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~18_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~19_combout\ : std_logic;
SIGNAL \PIP3|ULA|soma~5_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux48~17_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux47~6_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~120_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux47~7_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~23_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux47~15_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux47~16_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux47~17_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux47~18_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~62_combout\ : std_logic;
SIGNAL \PIP3|ULA|tmp~21_combout\ : std_logic;
SIGNAL \PIP3|ULA|soma~6_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux46~10_combout\ : std_logic;
SIGNAL \PIP3|ULA|soma~7_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux46~11_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux46~12_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft2~19_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~63_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux45~1_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux45~2_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~107_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux45~5_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux45~8_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux44~0_combout\ : std_logic;
SIGNAL \PIP3|ULA|tmp~22_combout\ : std_logic;
SIGNAL \PIP3|ULA|soma~8_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux44~8_combout\ : std_logic;
SIGNAL \PIP3|ULA|soma~9_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux44~9_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux44~10_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~115_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux43~5_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~42_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~35_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux42~10_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft2~25_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux39~2_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux39~10_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~46_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~49_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux38~3_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~125_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux38~9_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux38~10_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux38~11_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~50_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux36~3_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~54_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~55_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux36~13_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux36~14_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux35~0_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~57_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux35~1_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux35~2_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~126_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux35~5_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux35~6_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~51_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~59_combout\ : std_logic;
SIGNAL \PIP3|MUX1|S[16]~32_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~55_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~61_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux33~3_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux33~4_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~137_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux33~9_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux33~11_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~63_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~64_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux0~6_combout\ : std_logic;
SIGNAL \PIP3|ULA|tmp~34_combout\ : std_logic;
SIGNAL \PIP3|ULA|soma~17_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux55~1_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux56~2_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~68_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~69_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~70_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux56~7_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux56~8_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux56~9_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~71_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~72_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~73_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[26]~121_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux58~8_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux58~9_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux58~10_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux58~11_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[26]~123_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux58~13_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux58~14_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux58~15_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~74_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux58~16_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux58~17_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux58~19_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux59~6_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux59~7_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux59~11_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux59~12_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~75_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux59~13_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux59~14_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~81_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~82_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~83_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux60~8_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux60~10_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux60~13_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~76_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux60~15_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux60~16_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux60~17_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux60~18_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux60~19_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux60~20_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~154_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux61~8_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux61~9_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux61~10_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux61~11_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux61~12_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[29]~128_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~88_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux62~24_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux62~25_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux62~26_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux63~24_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux63~25_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux63~26_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~78_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~79_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~80_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~81_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux64~0_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux64~1_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux64~2_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux64~3_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux64~4_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux64~5_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux64~6_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux64~7_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux64~8_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~158_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux64~14_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~82_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~83_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~84_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~85_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~86_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux65~0_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux65~1_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux65~2_combout\ : std_logic;
SIGNAL \PIP3|ULA|tmp~36_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~163_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~164_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~165_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~166_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux65~6_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[3]~30_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[2]~31_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[4]~32_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[6]~34_combout\ : std_logic;
SIGNAL \PIP2|imm32[5]~5_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[9]~37_combout\ : std_logic;
SIGNAL \PIP2|IDEX|EscreveMem~regout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[10]~38_combout\ : std_logic;
SIGNAL \PIP2|imm32[9]~9_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[12]~40_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[15]~43_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[17]~45_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[18]~46_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[20]~48_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[21]~49_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[22]~50_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[23]~51_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[25]~53_combout\ : std_logic;
SIGNAL \PIP2|CTRL|Mux9~0_combout\ : std_logic;
SIGNAL \PIP2|CTRL|Mux0~1_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux38~16_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~85_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~136_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~137_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~90_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux50~21_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~140_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux49~21_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux49~22_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~141_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~93_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~73_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~142_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~143_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~145_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~76_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~87_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~171_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux56~13_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~88_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux58~24_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux58~25_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~89_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~90_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux59~18_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~91_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~92_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux60~26_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux60~28_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux61~23_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux61~24_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux63~32_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~177_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux63~33_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux63~34_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[14]~reg0_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[14]~reg0_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[24]~reg0_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[26]~reg0_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[27]~reg0_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[31]~reg0_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP1|IFID|PCatualOUT[6]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP1|IFID|PCatualOUT[23]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][0]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][0]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][0]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][0]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][1]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][1]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][1]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][1]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][1]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][1]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][1]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][1]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][1]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][1]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][1]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][2]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][2]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][2]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][2]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][2]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][2]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][2]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][2]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][2]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][3]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][3]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][3]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][4]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][4]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][4]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][4]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][4]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][5]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][5]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][5]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][5]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][6]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][6]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][6]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][6]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[18][6]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][6]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][7]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][7]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][7]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][7]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][7]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][8]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][8]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[18][9]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][9]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][9]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][9]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][9]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][10]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][10]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][10]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][10]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][10]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][10]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][10]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][10]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][10]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][10]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][10]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][10]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][11]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][11]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][11]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][11]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][11]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][12]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][12]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][12]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][13]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][13]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][13]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][14]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][14]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][14]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][14]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][15]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][15]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][15]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][15]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][16]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][16]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][16]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][16]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][17]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][18]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][18]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][18]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][18]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][19]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][19]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][19]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][19]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][20]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][20]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][20]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][20]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][20]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][21]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][21]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][21]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][21]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][22]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][22]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][23]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][23]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][23]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][23]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][24]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][24]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][24]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][24]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][24]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][25]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][25]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][25]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][25]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][25]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][25]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][26]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][26]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][26]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][27]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][27]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][27]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][28]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][28]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][28]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][28]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][28]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][28]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][29]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][29]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][29]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][29]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][29]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][29]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][29]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][30]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][30]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][31]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][31]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][31]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][31]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][31]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][31]~feeder_combout\ : std_logic;
SIGNAL \clkIN~combout\ : std_logic;
SIGNAL \inicio~feeder_combout\ : std_logic;
SIGNAL \inicio~regout\ : std_logic;
SIGNAL \PIP2|riseMark~0_combout\ : std_logic;
SIGNAL \PIP1|IFID|PCatualOUT[2]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \rst~combout\ : std_logic;
SIGNAL \PIP1|IFID|PCatualOUT[2]~_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[3]~30_cout\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[3]~31_combout\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[3]~32\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[4]~33_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[4]~2_combout\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[4]~34\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[5]~36\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[6]~37_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[7]~35_combout\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[6]~38\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[7]~39_combout\ : std_logic;
SIGNAL \PIP2|SOMB|result[6]~9\ : std_logic;
SIGNAL \PIP2|SOMB|result[7]~10_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[0]~enfeeder_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[0]~en_regout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[7]~59_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[8]~36_combout\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[7]~40\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[8]~41_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[8]~6_combout\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[8]~42\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[9]~43_combout\ : std_logic;
SIGNAL \PIP2|imm32[6]~6_combout\ : std_logic;
SIGNAL \PIP2|SOMB|result[7]~11\ : std_logic;
SIGNAL \PIP2|SOMB|result[8]~13\ : std_logic;
SIGNAL \PIP2|SOMB|result[9]~14_combout\ : std_logic;
SIGNAL \PIP2|CTRL|Mux2~0_combout\ : std_logic;
SIGNAL \PIP2|CTRL|Mux2~1_combout\ : std_logic;
SIGNAL \PIP2|CTRL|Mux4~1_combout\ : std_logic;
SIGNAL \PIP2|CTRL|Mux4~0_combout\ : std_logic;
SIGNAL \PIP2|CTRL|Mux4~2_combout\ : std_logic;
SIGNAL \PIP2|ULACONTR|alu_ctr~4_combout\ : std_logic;
SIGNAL \PIP2|ULACONTR|alu_ctr~5_combout\ : std_logic;
SIGNAL \PIP2|ULACONTR|alu_ctr~13_combout\ : std_logic;
SIGNAL \PIP2|CTRL|Mux3~1_combout\ : std_logic;
SIGNAL \PIP2|ULACONTR|alu_ctr~11_combout\ : std_logic;
SIGNAL \PIP2|ULACONTR|Equal16~3_combout\ : std_logic;
SIGNAL \PIP2|ULACONTR|Equal16~13_combout\ : std_logic;
SIGNAL \PIP2|process_1~1_combout\ : std_logic;
SIGNAL \PIP2|ULACONTR|alu_ctr~12_combout\ : std_logic;
SIGNAL \PIP2|ULACONTR|alu_ctr[0]~27_combout\ : std_logic;
SIGNAL \PIP2|ULACONTR|alu_ctr[0]~14_combout\ : std_logic;
SIGNAL \PIP2|ULACONTR|alu_ctr~2_combout\ : std_logic;
SIGNAL \PIP2|ULACONTR|alu_ctr~15_combout\ : std_logic;
SIGNAL \PIP2|CTRL|Mux5~0_combout\ : std_logic;
SIGNAL \PIP2|ULACONTR|alu_ctr~3_combout\ : std_logic;
SIGNAL \PIP2|ULACONTR|alu_ctr[0]~6_combout\ : std_logic;
SIGNAL \PIP2|ULACONTR|alu_ctr[0]~8_combout\ : std_logic;
SIGNAL \PIP2|IDEX|ula_ctr[0]~1_combout\ : std_logic;
SIGNAL \PIP2|ULACONTR|alu_ctr[0]~16_combout\ : std_logic;
SIGNAL \PIP2|ULACONTR|alu_ctr[3]~26_combout\ : std_logic;
SIGNAL \PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|process_1~0_combout\ : std_logic;
SIGNAL \PIP2|ULACONTR|alu_ctr[0]~9_combout\ : std_logic;
SIGNAL \PIP2|ULACONTR|alu_ctr[0]~10_combout\ : std_logic;
SIGNAL \PIP2|ULACONTR|alu_ctr~7_combout\ : std_logic;
SIGNAL \PIP2|ULACONTR|alu_ctr[1]~20_combout\ : std_logic;
SIGNAL \PIP2|ULACONTR|alu_ctr[1]~21_combout\ : std_logic;
SIGNAL \PIP2|ULACONTR|alu_ctr[1]~22_combout\ : std_logic;
SIGNAL \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|ULACONTR|alu_ctr[2]~24_combout\ : std_logic;
SIGNAL \PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|ULACONTR|alu_ctr[0]~17_combout\ : std_logic;
SIGNAL \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[14]~113_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[14]~112_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[9]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[5]~enfeeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[5]~en_regout\ : std_logic;
SIGNAL \PIP3|MUX1|S[9]~23_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][9]~feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|instrAUX[18]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|instrAUX[13]~reg0_regout\ : std_logic;
SIGNAL \PIP3|MUXRegDst|S[2]~3_combout\ : std_logic;
SIGNAL \PIP2|RegEscrita[2]~1_combout\ : std_logic;
SIGNAL \PIP2|IDEX|instrAUX[15]~reg0feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|instrAUX[15]~reg0_regout\ : std_logic;
SIGNAL \PIP2|IDEX|instrAUX[20]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|MUXRegDst|S[4]~2_combout\ : std_logic;
SIGNAL \PIP2|RegEscrita[4]~0_combout\ : std_logic;
SIGNAL \PIP2|process_1~3_combout\ : std_logic;
SIGNAL \PIP2|IDEX|RegDst~regout\ : std_logic;
SIGNAL \PIP2|IDEX|instrAUX[12]~reg0feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|instrAUX[12]~reg0_regout\ : std_logic;
SIGNAL \PIP3|MUXRegDst|S[1]~0_combout\ : std_logic;
SIGNAL \PIP2|IDEX|instrAUX[11]~reg0feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|instrAUX[11]~reg0_regout\ : std_logic;
SIGNAL \PIP3|MUXRegDst|S[0]~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|Decoder0~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|Decoder0~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][9]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][9]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|Decoder0~21_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][9]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][9]~feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|instrAUX[14]~reg0feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|instrAUX[14]~reg0_regout\ : std_logic;
SIGNAL \PIP3|MUXRegDst|S[3]~4_combout\ : std_logic;
SIGNAL \PIP2|CTRL|Mux8~2_combout\ : std_logic;
SIGNAL \PIP2|CTRL|Mux8~5_combout\ : std_logic;
SIGNAL \PIP2|CTRL|Mux0~2_combout\ : std_logic;
SIGNAL \PIP2|IDEX|EscreveRegFwd~regout\ : std_logic;
SIGNAL \PIP3|EXMEM|EscreveRegOUT~regout\ : std_logic;
SIGNAL \PIP4|MEMWB|EscreveRegOUT~regout\ : std_logic;
SIGNAL \PIP2|BREG|Decoder0~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|Decoder0~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][9]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux54~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux54~8_combout\ : std_logic;
SIGNAL \PIP2|process_1~2_combout\ : std_logic;
SIGNAL \PIP2|isJALout~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|Decoder0~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Decoder0~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][9]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][9]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|Decoder0~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][9]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux54~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux54~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|Decoder0~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Decoder0~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][9]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux54~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux54~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Decoder0~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Decoder0~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][9]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][9]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|Decoder0~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][9]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux54~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux54~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux54~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Decoder0~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|Decoder0~36_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][9]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Decoder0~29_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][9]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Decoder0~33_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][9]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][9]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|Decoder0~26_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][9]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux54~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux54~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|Decoder0~32_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][9]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux54~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Decoder0~34_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][9]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Decoder0~28_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][9]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux54~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux54~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux54~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][9]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|Decoder0~23_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][9]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][9]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|Decoder0~31_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][9]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux54~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux54~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux54~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux54~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[9]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|CTRL|Mux8~3_combout\ : std_logic;
SIGNAL \PIP2|CTRL|Mux8~4_combout\ : std_logic;
SIGNAL \PIP2|IDEX|OrigAALU~regout\ : std_logic;
SIGNAL \PIP3|MUX2|S[9]~15_combout\ : std_logic;
SIGNAL \PIP2|imm32[29]~14_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~96_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[3]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|MUX1|S[3]~30_combout\ : std_logic;
SIGNAL \PIP2|imm32[7]~7_combout\ : std_logic;
SIGNAL \PIP3|MUX1|S[7]~25_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[5]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|MUX1|S[5]~27_combout\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[9]~44\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[10]~45_combout\ : std_logic;
SIGNAL \PIP2|CTRL|Mux0~0_combout\ : std_logic;
SIGNAL \PIP2|CTRL|Mux6~0_combout\ : std_logic;
SIGNAL \PIP2|IDEX|MemparaReg~regout\ : std_logic;
SIGNAL \PIP3|EXMEM|MemparaRegOUT~0_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|MemparaRegOUT~regout\ : std_logic;
SIGNAL \PIP4|MEMWB|MemparaRegOUT~feeder_combout\ : std_logic;
SIGNAL \PIP4|MEMWB|MemparaRegOUT~regout\ : std_logic;
SIGNAL \PIP2|imm32[2]~2_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[2]~88_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[2]~84_combout\ : std_logic;
SIGNAL \PIP3|MUX1|S[6]~26_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[2]~91_combout\ : std_logic;
SIGNAL \PIP2|imm32[14]~13_combout\ : std_logic;
SIGNAL \PIP3|MUX1|S[14]~18_combout\ : std_logic;
SIGNAL \PIP2|imm32[13]~12_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux37~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][16]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][16]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][16]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][16]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux47~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux47~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][16]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][16]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][16]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][16]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][16]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux47~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux47~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][16]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][16]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux47~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Decoder0~25_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][16]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][16]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux47~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux47~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux47~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux47~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][16]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|Decoder0~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][16]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux47~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][16]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux47~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|Decoder0~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][16]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][16]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux47~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux47~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][16]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|Decoder0~20_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][16]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][16]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Decoder0~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[18][16]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux47~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux47~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux47~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][16]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][16]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|Decoder0~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][16]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][16]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][16]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux47~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux47~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux47~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux47~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[16]~reg0_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[16]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|MUX2|S[16]~32_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~49_combout\ : std_logic;
SIGNAL \PIP2|imm32[0]~0_combout\ : std_logic;
SIGNAL \PIP3|MUX1|S[0]~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][18]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][18]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][18]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|Decoder0~22_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][18]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Decoder0~24_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][18]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][18]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux13~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux13~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][18]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Decoder0~30_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][18]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux13~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux13~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux13~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux13~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|Decoder0~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][18]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][18]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux13~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][18]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux13~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][18]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|Decoder0~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][18]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][18]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Decoder0~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][18]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux13~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux13~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux13~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][18]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[18][18]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux13~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux13~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][18]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][18]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux13~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux13~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux13~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux13~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[18]~reg0_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[18]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|MUX1|S[18]~14_combout\ : std_logic;
SIGNAL \PIP3|MUX2|S[18]~30_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~52_combout\ : std_logic;
SIGNAL \PIP2|imm32[1]~1_combout\ : std_logic;
SIGNAL \PIP3|MUX1|S[1]~28_combout\ : std_logic;
SIGNAL \PIP2|imm32[11]~10_combout\ : std_logic;
SIGNAL \PIP2|imm32[8]~8_combout\ : std_logic;
SIGNAL \PIP2|SOMB|result[9]~15\ : std_logic;
SIGNAL \PIP2|SOMB|result[10]~17\ : std_logic;
SIGNAL \PIP2|SOMB|result[11]~18_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[4]~56_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[4]~103_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[4]~102_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[4]~104_combout\ : std_logic;
SIGNAL \PIP3|ULA|Add0~1_cout\ : std_logic;
SIGNAL \PIP3|ULA|Add0~3\ : std_logic;
SIGNAL \PIP3|ULA|Add0~5\ : std_logic;
SIGNAL \PIP3|ULA|Add0~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][1]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][1]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][1]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][1]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux30~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux30~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][1]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][1]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|Decoder0~27_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][1]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux30~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux30~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux30~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][1]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][1]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][1]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][1]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux30~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][1]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][1]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][1]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][1]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux30~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux30~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux30~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux30~20_combout\ : std_logic;
SIGNAL \PIP2|PCbranchIN[1]~1_combout\ : std_logic;
SIGNAL \PIP1|IFID|PCatualOUT[1]~0_combout\ : std_logic;
SIGNAL \PIP1|IFID|PCatualOUT[1]~_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|ULA|Mux53~4_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux53~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][29]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][29]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][29]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux34~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux34~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][29]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][29]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[18][29]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux34~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux34~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux34~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][29]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][29]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux34~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][29]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][29]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][29]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][29]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][29]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux34~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux34~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux34~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux34~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[29]~reg0_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[29]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|MUX2|S[29]~19_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux63~23_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[2]~96_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[26]~78_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[18]~50_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux48~20_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[4]~100_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[4]~101_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux48~9_combout\ : std_logic;
SIGNAL \PIP3|MUX2|S[31]~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][11]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][11]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][11]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][11]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][11]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux52~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux52~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][11]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][11]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][11]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux52~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux52~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][11]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][11]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][11]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][11]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux52~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux52~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][11]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Decoder0~35_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][11]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux52~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux52~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux52~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux52~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][11]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][11]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][11]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux52~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux52~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][11]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][11]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][11]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux52~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][11]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][11]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux52~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][11]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][11]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux52~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux52~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux52~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux52~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux52~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[11]~reg0_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[11]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|MUX2|S[11]~13_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[12]~64_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[1]~33_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|wrtData[1]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][2]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][2]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][2]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux61~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][2]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux61~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][2]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][2]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][2]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux61~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux61~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux61~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux61~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][2]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][2]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][2]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][2]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][2]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux61~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux61~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][2]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][2]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][2]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux61~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux61~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux61~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux61~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[2]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[2]~34_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|wrtData[2]~feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[3]~35_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][4]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][4]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux59~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux59~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][4]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][4]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][4]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][4]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux59~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux59~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux59~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux59~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][4]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][4]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][4]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux59~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux59~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][4]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[18][4]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux59~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux59~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][4]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][4]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][4]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux59~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux59~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux59~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][4]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][4]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][4]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux59~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux59~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux59~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux59~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[4]~reg0_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[4]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[4]~36_combout\ : std_logic;
SIGNAL \PIP5|WriData[6]~6_combout\ : std_logic;
SIGNAL \PIP2|DataEscrita[6]~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][6]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][6]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][6]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux57~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux57~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][6]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][6]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][6]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][6]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][6]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux57~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux57~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][6]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][6]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][6]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][6]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux57~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux57~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux57~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux57~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][6]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][6]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][6]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][6]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux57~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][6]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][6]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux57~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux57~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][6]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][6]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][6]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux57~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux57~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux57~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux57~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[6]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[6]~38_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][7]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][7]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][7]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][7]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][7]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux56~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux56~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][7]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][7]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][7]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux56~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux56~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][7]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][7]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[18][7]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux56~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux56~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][7]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][7]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][7]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][7]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux56~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux56~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux56~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux56~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][7]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][7]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][7]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux56~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux56~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][7]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][7]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux56~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux56~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][7]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][7]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux56~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux56~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux56~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][7]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][7]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][7]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux56~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux56~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux56~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux56~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[7]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[7]~39_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|wrtData[7]~feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[8]~40_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[9]~41_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][10]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][10]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][10]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux53~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux53~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][10]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][10]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux53~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux53~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux53~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][10]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][10]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux53~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux53~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][10]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][10]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][10]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux53~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][10]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux53~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux53~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux53~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[10]~reg0_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[10]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[10]~42_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[11]~43_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[12]~44_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][13]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][13]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][13]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][13]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux50~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux50~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][13]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][13]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][13]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][13]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux50~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux50~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][13]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][13]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][13]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][13]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][13]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux50~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux50~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux50~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][13]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][13]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][13]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][13]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux50~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux50~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux50~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][13]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][13]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][13]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][13]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][13]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][13]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux50~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux50~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][13]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][13]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][13]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][13]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[18][13]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux50~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux50~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux50~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][13]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][13]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][13]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][13]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux50~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux50~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][13]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][13]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][13]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux50~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux50~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux50~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux50~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[13]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[13]~45_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|wrtData[13]~feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[14]~46_combout\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[15]~55_combout\ : std_logic;
SIGNAL \PIP3|ULA|Add0~7\ : std_logic;
SIGNAL \PIP3|ULA|Add0~8_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[2]~97_combout\ : std_logic;
SIGNAL \PIP3|ULA|tmp~29_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~64_combout\ : std_logic;
SIGNAL \PIP2|SOMB|result[13]~23\ : std_logic;
SIGNAL \PIP2|SOMB|result[14]~25\ : std_logic;
SIGNAL \PIP2|SOMB|result[15]~27\ : std_logic;
SIGNAL \PIP2|SOMB|result[16]~29\ : std_logic;
SIGNAL \PIP2|SOMB|result[17]~31\ : std_logic;
SIGNAL \PIP2|SOMB|result[18]~33\ : std_logic;
SIGNAL \PIP2|SOMB|result[19]~34_combout\ : std_logic;
SIGNAL \PIP2|IDEX|PCbranch[19]~17_combout\ : std_logic;
SIGNAL \PIP2|CTRL|Mux11~0_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[19]~47_combout\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[17]~60\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[18]~62\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[19]~64\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[20]~66\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[21]~68\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[22]~70\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[23]~71_combout\ : std_logic;
SIGNAL \PIP2|DataEscrita[23]~23_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[18][23]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[18][23]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][23]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][23]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux40~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][23]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux40~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][23]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][23]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][23]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][23]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux40~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux40~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux40~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][23]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][23]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][23]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux40~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux40~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux40~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][23]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][23]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][23]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux40~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][23]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][23]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][23]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux40~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux40~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux40~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux40~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[23]~reg0_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[23]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~69_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~63_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[28]~56_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[31]~63_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~127_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~88_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~62_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux61~13_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[18]~115_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[26]~127_combout\ : std_logic;
SIGNAL \PIP3|ULA|tmp~26_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~83_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~65_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~78_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux61~14_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux61~15_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[26]~125_combout\ : std_logic;
SIGNAL \PIP3|ULA|Add0~2_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[26]~122_combout\ : std_logic;
SIGNAL \PIP3|MUX2|S[25]~23_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux59~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][25]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][25]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][25]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][25]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][25]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux6~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux6~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][25]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][25]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][25]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux6~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux6~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][25]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][25]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][25]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux6~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux6~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux6~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux6~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][25]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][25]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux6~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux6~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][25]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][25]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][25]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux6~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux6~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux6~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux6~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[25]~reg0_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[25]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|MUX1|S[25]~7_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux59~8_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~65_combout\ : std_logic;
SIGNAL \PIP3|ULA|Add0~4_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~66_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~121_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux59~9_combout\ : std_logic;
SIGNAL \PIP3|MUX2|S[6]~6_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft2~16_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~30_combout\ : std_logic;
SIGNAL \PIP3|MUX2|S[5]~7_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft2~9_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~20_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~31_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~12_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~32_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~50_combout\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[19]~63_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~103_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~37_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~25_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~38_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[18]~117_combout\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[22]~69_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[22]~74_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[20]~52_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|wrtData[20]~feeder_combout\ : std_logic;
SIGNAL \PIP3|MUX2|S[13]~11_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~119_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~43_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~44_combout\ : std_logic;
SIGNAL \PIP3|MUX2|S[14]~10_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~125_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~175_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~168_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~65_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~179_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~66_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~67_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[18]~116_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~57_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~58_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~72_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux55~2_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux55~3_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux55~4_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[18]~114_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux55~5_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[21]~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][21]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][21]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][21]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux10~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux10~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][21]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][21]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][21]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][21]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux10~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux10~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux10~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][21]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][21]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][21]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux10~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux10~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][21]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][21]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[18][21]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux10~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux10~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux10~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][21]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][21]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][21]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][21]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux10~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux10~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][21]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][21]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][21]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux10~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux10~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][21]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][21]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][21]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][21]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux10~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux10~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][21]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][21]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux10~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux10~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux10~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux10~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux10~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[21]~reg0_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[21]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|MUX1|S[21]~11_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux55~9_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux55~11_combout\ : std_logic;
SIGNAL \PIP3|MUX2|S[19]~29_combout\ : std_logic;
SIGNAL \PIP3|MUX1|S[19]~13_combout\ : std_logic;
SIGNAL \PIP3|MUX2|S[17]~31_combout\ : std_logic;
SIGNAL \PIP3|MUX2|S[15]~9_combout\ : std_logic;
SIGNAL \PIP2|imm32[12]~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][12]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux19~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][12]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][12]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux19~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][12]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][12]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][12]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][12]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux19~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux19~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][12]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][12]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][12]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][12]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][12]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux19~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux19~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][12]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux19~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux19~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux19~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux19~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][12]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][12]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux19~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux19~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][12]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][12]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux19~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux19~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][12]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][12]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][12]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][12]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux19~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux19~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][12]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][12]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][12]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux19~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux19~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux19~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux19~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux19~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[12]~reg0_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[12]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|MUX1|S[12]~20_combout\ : std_logic;
SIGNAL \PIP3|MUX2|S[2]~3_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~8_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~11_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~12_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~16_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~17_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~25_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~26_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~31_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~32_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~36_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~37_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~42_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~43_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux37~1_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~50_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~53_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~54_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~61_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~62_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][17]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][17]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][17]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][17]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux14~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux14~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][17]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][17]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][17]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux14~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux14~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][17]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][17]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][17]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux14~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux14~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux14~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][17]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][17]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[18][17]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux14~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux14~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux14~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][17]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][17]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][17]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][17]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux14~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux14~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][17]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][17]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux14~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][17]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux14~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux14~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][17]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][17]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][17]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][17]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux14~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux14~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][17]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux14~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux14~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux14~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux14~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[17]~reg0_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[17]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|MUX1|S[17]~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][15]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][15]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][15]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux16~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][15]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][15]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][15]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux16~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][15]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][15]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][15]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][15]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux16~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux16~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][15]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][15]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][15]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux16~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux16~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux16~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux16~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][15]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][15]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][15]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][15]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][15]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux16~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux16~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][15]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][15]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux16~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][15]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux16~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][15]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][15]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][15]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux16~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux16~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux16~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][15]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][15]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][15]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux16~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux16~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux16~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux16~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[15]~reg0_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[15]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|MUX1|S[15]~17_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~56_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~44_combout\ : std_logic;
SIGNAL \PIP3|MUX1|S[11]~21_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][8]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][8]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][8]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][8]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux23~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux23~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][8]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][8]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][8]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux23~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux23~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][8]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][8]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][8]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][8]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][8]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux23~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux23~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux23~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][8]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][8]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][8]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][8]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux23~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux23~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux23~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][8]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][8]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[18][8]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[18][8]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][8]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][8]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux23~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][8]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][8]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux23~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][8]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][8]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux23~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux23~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][8]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][8]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][8]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][8]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][8]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux23~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux23~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][8]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][8]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][8]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][8]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][8]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux23~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux23~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux23~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux23~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux23~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[8]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|MUX1|S[8]~24_combout\ : std_logic;
SIGNAL \PIP3|MUX2|S[7]~5_combout\ : std_logic;
SIGNAL \PIP2|imm32[4]~4_combout\ : std_logic;
SIGNAL \PIP3|MUX2|S[4]~8_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~20_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~21_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~13_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~22_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~27_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~28_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~29_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~33_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~34_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~38_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~45_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~46_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~47_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~57_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~58_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~63_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~64_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~65_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux55~10_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux55~12_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux55~13_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux55~14_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~105_combout\ : std_logic;
SIGNAL \PIP3|MUX2|S[10]~14_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~112_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~120_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~121_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[18]~118_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~89_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~90_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux55~6_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[18]~119_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux55~7_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux55~8_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux55~15_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[21]~reg0_Duplicate_1SLOAD_MUX_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[21]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[21]~73_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[22]~54_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[23]~55_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][24]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][24]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][24]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][24]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux7~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux7~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][24]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][24]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][24]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][24]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux7~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux7~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][24]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][24]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][24]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux7~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux7~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][24]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][24]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][24]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux7~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux7~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux7~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux7~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux7~20_combout\ : std_logic;
SIGNAL \PIP2|SOMB|result[19]~35\ : std_logic;
SIGNAL \PIP2|SOMB|result[20]~37\ : std_logic;
SIGNAL \PIP2|SOMB|result[21]~39\ : std_logic;
SIGNAL \PIP2|SOMB|result[22]~41\ : std_logic;
SIGNAL \PIP2|SOMB|result[23]~43\ : std_logic;
SIGNAL \PIP2|SOMB|result[24]~44_combout\ : std_logic;
SIGNAL \PIP2|IDEX|PCbranch[24]~22_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[24]~52_combout\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[23]~72\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[24]~73_combout\ : std_logic;
SIGNAL \PIP3|MUX2|S[0]~0_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~6_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft2~13_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~98_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~27_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~28_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~29_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~36_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~35_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~36_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~34_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~33_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~35_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux46~14_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux58~12_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[26]~126_combout\ : std_logic;
SIGNAL \PIP3|MUX1|S[23]~9_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~78_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux58~20_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][22]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][22]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][22]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][22]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][22]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux9~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux9~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][22]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][22]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux9~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][22]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][22]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux9~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux9~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux9~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][22]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][22]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][22]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux9~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux9~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux9~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][22]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][22]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux9~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux9~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][22]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][22]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][22]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux9~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux9~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][22]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][22]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux9~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux9~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux9~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][22]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][22]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][22]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][22]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux9~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux9~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux9~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux9~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[22]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|MUX1|S[22]~33_combout\ : std_logic;
SIGNAL \PIP3|MUX2|S[22]~26_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~73_combout\ : std_logic;
SIGNAL \PIP3|MUX2|S[21]~27_combout\ : std_logic;
SIGNAL \PIP3|MUX2|S[20]~28_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][20]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][20]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][20]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux11~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux11~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][20]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][20]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][20]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux11~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux11~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux11~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][20]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][20]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux11~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][20]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux11~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][20]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][20]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][20]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][20]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux11~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux11~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux11~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][20]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][20]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[18][20]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux11~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux11~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][20]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][20]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][20]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][20]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux11~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux11~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][20]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][20]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][20]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux11~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][20]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux11~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux11~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux11~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux11~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[20]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|MUX1|S[20]~12_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~69_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~71_combout\ : std_logic;
SIGNAL \PIP3|MUX2|S[22]~33_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~74_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~75_combout\ : std_logic;
SIGNAL \PIP3|MUX2|S[24]~24_combout\ : std_logic;
SIGNAL \PIP3|MUX2|S[23]~25_combout\ : std_logic;
SIGNAL \PIP3|MUX1|S[22]~10_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~67_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~68_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~76_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~77_combout\ : std_logic;
SIGNAL \PIP3|MUX1|S[24]~8_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux58~18_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux58~21_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux58~22_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux58~23_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux58~26_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[24]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[24]~76_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[25]~57_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|wrtData[25]~feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[26]~58_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|wrtData[26]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][27]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][27]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][27]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][27]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux36~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux36~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][27]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][27]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux36~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux36~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][27]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][27]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][27]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux36~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux36~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux36~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][27]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][27]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux36~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux36~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux36~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][27]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][27]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[18][27]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][27]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux36~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux36~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][27]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][27]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux36~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux36~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux36~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][27]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][27]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux36~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][27]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux36~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][27]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux36~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][27]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][27]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux36~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux36~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux36~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[27]~reg0_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[27]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[27]~59_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[28]~60_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[29]~61_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[30]~62_combout\ : std_logic;
SIGNAL \PIP5|WriData[24]~24_combout\ : std_logic;
SIGNAL \PIP2|DataEscrita[24]~24_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][24]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][24]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][24]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][24]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux39~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux39~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][24]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][24]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[18][24]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux39~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux39~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux39~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][24]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][24]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux39~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][24]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][24]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux39~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][24]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][24]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux39~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux39~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux39~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][24]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux39~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][24]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][24]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux39~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][24]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux39~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][24]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][24]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux39~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux39~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux39~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux39~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux39~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux39~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux39~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[24]~reg0_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[24]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[24]~56_combout\ : std_logic;
SIGNAL \PIP5|WriData[21]~21_combout\ : std_logic;
SIGNAL \PIP2|DataEscrita[21]~21_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][21]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][21]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][21]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux42~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux42~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux42~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][21]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux42~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux42~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][21]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][21]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux42~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux42~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux42~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux42~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux42~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][21]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][21]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux42~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux42~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux42~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux42~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[21]~reg0_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[21]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[21]~53_combout\ : std_logic;
SIGNAL \PIP5|WriData[22]~22_combout\ : std_logic;
SIGNAL \PIP2|DataEscrita[22]~22_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][22]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][22]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][22]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux41~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux41~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][22]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][22]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][22]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux41~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux41~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux41~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux41~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux41~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][22]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux41~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux41~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux41~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][22]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][22]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux41~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux41~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[18][22]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux41~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux41~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux41~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux41~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux41~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][22]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][22]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux41~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][22]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][22]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux41~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux41~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux41~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[22]~reg0_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[22]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~70_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~64_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~65_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~89_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux33~2_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~51_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~62_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux33~5_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~16_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux33~6_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[19]~9_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[14]~111_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~126_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~138_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~130_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~96_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~95_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~97_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~94_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~98_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux42~2_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux33~16_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux33~7_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~113_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~96_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~114_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux33~8_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~59_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux33~10_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux33~12_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux33~13_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux33~14_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux33~15_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[19]~reg0_Duplicate_1SLOAD_MUX_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[19]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[19]~71_combout\ : std_logic;
SIGNAL \PIP5|WriData[19]~19_combout\ : std_logic;
SIGNAL \PIP2|DataEscrita[19]~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][19]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][19]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][19]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux44~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux44~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][19]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][19]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[18][19]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux44~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux44~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux44~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][19]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][19]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux44~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux44~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux44~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][19]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][19]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][19]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][19]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][19]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux44~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux44~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][19]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][19]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][19]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux44~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux44~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][19]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux44~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][19]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux44~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux44~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux44~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux44~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[19]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[19]~51_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux64~16_combout\ : std_logic;
SIGNAL \PIP3|MUX2|S[30]~18_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~95_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~123_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~108_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~109_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~124_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft2~7_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~92_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~93_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~157_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~159_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft2~28_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~151_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~152_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~160_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~129_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~143_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~180_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~178_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~144_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~145_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~161_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~162_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux64~9_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~82_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[2]~85_combout\ : std_logic;
SIGNAL \PIP3|ULA|tmp~20_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux64~10_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux64~11_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[29]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|MUX1|S[29]~3_combout\ : std_logic;
SIGNAL \PIP3|MUX2|S[28]~20_combout\ : std_logic;
SIGNAL \PIP3|MUX1|S[27]~5_combout\ : std_logic;
SIGNAL \PIP3|MUX2|S[27]~21_combout\ : std_logic;
SIGNAL \PIP3|MUX2|S[26]~22_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~79_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~72_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~80_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~84_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~92_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~93_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~94_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][28]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][28]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][28]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][28]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux3~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux3~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux3~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][28]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][28]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][28]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][28]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux3~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux3~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux3~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][28]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][28]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][28]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][28]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux3~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux3~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][28]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][28]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[18][28]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][28]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux3~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][28]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][28]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux3~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][28]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][28]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux3~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux3~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][28]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][28]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][28]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux3~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux3~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux3~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux3~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux3~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[28]~reg0_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[28]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|MUX1|S[28]~4_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~98_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux64~12_combout\ : std_logic;
SIGNAL \PIP3|MUX1|S[26]~6_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~86_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~87_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux61~18_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~89_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~96_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~97_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux64~13_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux64~15_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux64~17_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[30]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[30]~82_combout\ : std_logic;
SIGNAL \PIP5|WriData[30]~30_combout\ : std_logic;
SIGNAL \PIP2|DataEscrita[30]~30_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][30]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][30]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][30]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux33~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux33~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][30]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][30]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][30]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][30]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux33~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux33~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][30]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][30]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][30]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux33~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux33~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux33~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux33~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][30]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux33~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][30]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux33~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][30]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][30]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][30]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux33~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux33~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][30]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][30]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[18][30]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux33~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux33~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][30]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][30]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][30]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][30]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][30]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux33~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux33~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux33~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux33~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux33~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[30]~reg0_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[30]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~128_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~129_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~49_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~51_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux59~10_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux59~15_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux59~21_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux59~22_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux59~16_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux59~17_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux59~20_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[25]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[25]~77_combout\ : std_logic;
SIGNAL \PIP5|WriData[25]~25_combout\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[24]~74\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[25]~75_combout\ : std_logic;
SIGNAL \PIP2|DataEscrita[25]~25_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][25]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux38~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][25]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux38~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][25]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux38~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux38~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux38~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux38~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][25]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[18][25]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux38~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux38~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][25]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux38~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux38~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux38~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux38~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux38~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux38~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux38~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[25]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft2~27_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~77_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[26]~124_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux61~16_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux61~25_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux61~17_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux61~19_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux61~20_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux61~27_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux61~28_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux61~21_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux61~22_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux61~26_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[27]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[27]~79_combout\ : std_logic;
SIGNAL \PIP5|WriData[27]~27_combout\ : std_logic;
SIGNAL \PIP2|DataEscrita[27]~27_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][27]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][27]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux4~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux4~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][27]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux4~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux4~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux4~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux4~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux4~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux4~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][27]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux4~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux4~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][27]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux4~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][27]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][27]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux4~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux4~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux4~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux4~20_combout\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[25]~76\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[26]~77_combout\ : std_logic;
SIGNAL \PIP2|SOMB|result[24]~45\ : std_logic;
SIGNAL \PIP2|SOMB|result[25]~47\ : std_logic;
SIGNAL \PIP2|SOMB|result[26]~48_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][26]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][26]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][26]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux5~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux5~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][26]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][26]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][26]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][26]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux5~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux5~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux5~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][26]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][26]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux5~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux5~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux5~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][26]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux5~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux5~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux5~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux5~20_combout\ : std_logic;
SIGNAL \PIP2|SOMB|Add0~0_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[26]~54_combout\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[26]~78\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[27]~79_combout\ : std_logic;
SIGNAL \PIP2|SOMB|result[26]~49\ : std_logic;
SIGNAL \PIP2|SOMB|result[27]~50_combout\ : std_logic;
SIGNAL \PIP2|SOMB|Add0~1_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[27]~55_combout\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[27]~80\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[28]~81_combout\ : std_logic;
SIGNAL \PIP2|DataEscrita[28]~28_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][28]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][28]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux35~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux35~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][28]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][28]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][28]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][28]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux35~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux35~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][28]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][28]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][28]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][28]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux35~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux35~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][28]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][28]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][28]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux35~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux35~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux35~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux35~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux35~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[28]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~63_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~50_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~79_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~67_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~132_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~81_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~82_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux37~11_combout\ : std_logic;
SIGNAL \PIP3|ULA|tmp~39_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~52_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~53_combout\ : std_logic;
SIGNAL \PIP3|ULA|tmp~30_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux37~10_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux37~12_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux37~13_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux37~14_combout\ : std_logic;
SIGNAL \PIP3|ULA|tmp~25_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~48_combout\ : std_logic;
SIGNAL \PIP3|ULA|soma~14_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux37~2_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux37~3_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux37~4_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~127_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~128_combout\ : std_logic;
SIGNAL \PIP3|ULA|tmp~27_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~117_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~118_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~93_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~119_combout\ : std_logic;
SIGNAL \PIP3|ULA|tmp~28_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux37~5_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux37~6_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux37~7_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux37~8_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux37~9_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux37~15_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[15]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[15]~67_combout\ : std_logic;
SIGNAL \PIP5|WriData[15]~15_combout\ : std_logic;
SIGNAL \PIP2|DataEscrita[15]~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][15]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux48~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux48~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][15]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][15]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][15]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][15]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux48~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux48~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][15]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][15]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[18][15]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux48~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux48~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux48~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux48~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux48~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[15]~reg0_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[15]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[15]~47_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|wrtData[15]~feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[16]~48_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[17]~49_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|wrtData[17]~feeder_combout\ : std_logic;
SIGNAL \PIP5|WriData[5]~5_combout\ : std_logic;
SIGNAL \PIP2|DataEscrita[5]~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][5]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][5]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][5]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][5]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux58~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux58~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][5]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][5]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][5]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux58~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux58~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][5]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][5]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][5]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][5]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux58~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux58~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][5]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][5]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][5]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][5]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux58~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux58~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux58~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux58~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][5]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][5]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][5]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux58~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][5]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][5]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][5]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][5]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][5]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][5]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux58~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux58~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux58~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux58~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[5]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[5]~37_combout\ : std_logic;
SIGNAL \PIP5|WriData[12]~12_combout\ : std_logic;
SIGNAL \PIP2|DataEscrita[12]~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][12]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][12]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux51~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux51~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux51~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][12]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][12]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][12]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][12]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[18][12]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux51~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux51~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux51~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux51~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux51~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux51~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][12]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][12]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux51~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux51~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux51~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][12]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][12]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux51~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux51~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux51~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux51~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[12]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|MUX2|S[12]~12_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~116_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~117_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~100_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~118_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~37_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~54_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~52_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~105_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~138_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~51_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~139_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~106_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux0~7_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux0~8_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~60_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux0~9_combout\ : std_logic;
SIGNAL \PIP3|ULA|soma~18_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux0~10_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux0~11_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux0~12_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~40_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~41_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~18_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~19_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~39_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~55_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~56_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~71_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~82_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~17_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft2~8_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux0~2_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux0~3_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux0~4_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~91_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux0~0_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux0~1_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux0~5_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[20]~10_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[20]~reg0_Duplicate_1SLOAD_MUX_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[20]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[20]~72_combout\ : std_logic;
SIGNAL \PIP5|WriData[20]~20_combout\ : std_logic;
SIGNAL \PIP2|DataEscrita[20]~20_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][20]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux43~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux43~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][20]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][20]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux43~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux43~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][20]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux43~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux43~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][20]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][20]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux43~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux43~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux43~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux43~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][20]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux43~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux43~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][20]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][20]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux43~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux43~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux43~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][20]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux43~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux43~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux43~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][20]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][20]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux43~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux43~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux43~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[20]~reg0_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[20]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~38_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~112_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~113_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~134_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~116_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~31_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~30_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~91_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[4]~98_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[4]~99_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux48~6_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux48~7_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[4]~132_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux48~10_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~74_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~76_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux48~21_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[4]~105_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~29_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~60_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~78_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[4]~106_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft2~14_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~23_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft2~15_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux48~11_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux48~12_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux48~13_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux48~14_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux48~15_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux48~18_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux48~19_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux48~22_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[6]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[6]~58_combout\ : std_logic;
SIGNAL \PIP5|WriData[26]~26_combout\ : std_logic;
SIGNAL \PIP2|DataEscrita[26]~26_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][26]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][26]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][26]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][26]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][26]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux37~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][26]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][26]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux37~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][26]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][26]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux37~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux37~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][26]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[18][26]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux37~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux37~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][26]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][26]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][26]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][26]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][26]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux37~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux37~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux37~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux37~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][26]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][26]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][26]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux37~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux37~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][26]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux37~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux37~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][26]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux37~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux37~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux37~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][26]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][26]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux37~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux37~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux37~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux37~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[26]~reg0_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[26]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~153_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux63~18_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~141_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~170_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~133_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~142_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~181_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~150_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~174_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux63~19_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux63~20_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[29]~131_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~102_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[2]~87_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~124_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux63~21_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~156_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux63~22_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~45_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~67_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~80_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux63~27_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux63~28_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux63~29_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux63~30_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~90_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~101_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~91_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~103_combout\ : std_logic;
SIGNAL \PIP3|ULA|soma~24_combout\ : std_logic;
SIGNAL \PIP3|ULA|soma~23_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux63~35_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux63~31_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux63~combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[29]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[29]~81_combout\ : std_logic;
SIGNAL \PIP5|WriData[29]~29_combout\ : std_logic;
SIGNAL \PIP2|DataEscrita[29]~29_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][29]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][29]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][29]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux2~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux2~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][29]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][29]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][29]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux2~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux2~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][29]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux2~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][29]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux2~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux2~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux2~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][29]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][29]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][29]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][29]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux2~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux2~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][29]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][29]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux2~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux2~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux2~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux2~20_combout\ : std_logic;
SIGNAL \PIP2|SOMB|result[27]~51\ : std_logic;
SIGNAL \PIP2|SOMB|result[28]~53\ : std_logic;
SIGNAL \PIP2|SOMB|result[29]~54_combout\ : std_logic;
SIGNAL \PIP2|SOMB|Add0~3_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[29]~57_combout\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[28]~82\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[29]~83_combout\ : std_logic;
SIGNAL \PIP2|SOMB|result[29]~55\ : std_logic;
SIGNAL \PIP2|SOMB|result[30]~56_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][30]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][30]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux1~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux1~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][30]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux1~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][30]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][30]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux1~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux1~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][30]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][30]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][30]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux1~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux1~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux1~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux1~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][30]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux1~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux1~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][30]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux1~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux1~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][30]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][30]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][30]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][30]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux1~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux1~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux1~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux1~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux1~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux1~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux1~20_combout\ : std_logic;
SIGNAL \PIP2|SOMB|Add0~4_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[30]~58_combout\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[29]~84\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[30]~85_combout\ : std_logic;
SIGNAL \PIP2|SOMB|result[30]~57\ : std_logic;
SIGNAL \PIP2|SOMB|result[31]~58_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][31]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][31]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux0~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux0~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][31]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][31]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][31]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux0~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux0~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux0~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][31]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][31]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][31]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux0~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux0~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][31]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux0~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux0~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][31]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][31]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][31]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux0~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux0~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][31]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux0~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][31]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux0~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux0~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux0~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux0~20_combout\ : std_logic;
SIGNAL \PIP2|SOMB|Add0~5_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[31]~59_combout\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[30]~86\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[31]~87_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~167_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux65~3_combout\ : std_logic;
SIGNAL \PIP3|ULA|tmp~7_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux65~4_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux65~5_combout\ : std_logic;
SIGNAL \PIP3|MUX1|S[30]~2_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~99_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~100_combout\ : std_logic;
SIGNAL \PIP3|ULA|soma~26_combout\ : std_logic;
SIGNAL \PIP3|ULA|soma~25_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux65~7_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux65~8_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[31]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[31]~83_combout\ : std_logic;
SIGNAL \PIP5|WriData[31]~31_combout\ : std_logic;
SIGNAL \PIP2|DataEscrita[31]~31_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][31]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[18][31]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux32~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux32~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][31]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux32~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux32~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux32~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][31]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux32~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux32~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux32~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][31]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][31]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux32~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux32~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][31]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux32~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux32~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][31]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][31]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux32~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux32~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux32~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][31]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][31]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux32~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux32~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux32~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux32~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[31]~reg0_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[31]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|MUX2|S[31]~1_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~41_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~55_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~42_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~52_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~53_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~54_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~43_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux53~9_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux53~10_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft2~2_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft2~3_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux53~11_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux53~12_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux53~13_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux53~0_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux53~3_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux53~14_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[1]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[1]~53_combout\ : std_logic;
SIGNAL \PIP4|MEMWB|ResultULA[1]~feeder_combout\ : std_logic;
SIGNAL \PIP5|WriData[1]~1_combout\ : std_logic;
SIGNAL \PIP2|DataEscrita[1]~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][1]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][1]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][1]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][1]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux62~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux62~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][1]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][1]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][1]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][1]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux62~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux62~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][1]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][1]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[18][1]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[18][1]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][1]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux62~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux62~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux62~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux62~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][1]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][1]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux62~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][1]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux62~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux62~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][1]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][1]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux62~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux62~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux62~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux62~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux62~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[1]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|MUX2|S[1]~4_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~81_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~21_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~22_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~74_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~73_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~43_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux49~13_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~72_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~133_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~76_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~45_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~73_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux49~11_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux49~12_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux49~14_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux49~19_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux49~20_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux49~23_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[5]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[5]~57_combout\ : std_logic;
SIGNAL \PIP5|WriData[3]~3_combout\ : std_logic;
SIGNAL \PIP2|DataEscrita[3]~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][3]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][3]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][3]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux60~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux60~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][3]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][3]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux60~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux60~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux60~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][3]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][3]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux60~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux60~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux60~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][3]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][3]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][3]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux60~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux60~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][3]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][3]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux60~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux60~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][3]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][3]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][3]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux60~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux60~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux60~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][3]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][3]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][3]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux60~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][3]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][3]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux60~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux60~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux60~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[3]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|MUX2|S[3]~2_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~85_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~15_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~39_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux43~0_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~66_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~67_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft2~21_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft2~22_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux43~1_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux43~2_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[2]~94_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux43~3_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux43~4_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[11]~3_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux43~10_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux43~9_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux43~11_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux43~12_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux43~8_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux43~13_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~146_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[14]~108_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[14]~109_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~123_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[14]~110_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux43~6_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux43~7_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux43~14_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[11]~reg0_Duplicate_1SLOAD_MUX_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[11]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[11]~63_combout\ : std_logic;
SIGNAL \PIP5|WriData[11]~11_combout\ : std_logic;
SIGNAL \PIP2|DataEscrita[11]~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][11]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][11]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux20~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux20~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][11]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[18][11]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[18][11]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux20~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux20~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][11]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][11]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux20~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux20~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][11]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux20~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux20~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux20~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux20~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux20~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux20~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux20~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux20~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][11]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][11]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux20~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux20~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux20~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux20~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux20~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux20~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux20~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|PCbranch[11]~9_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[11]~39_combout\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[10]~46\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[11]~47_combout\ : std_logic;
SIGNAL \PIP2|SOMB|result[11]~19\ : std_logic;
SIGNAL \PIP2|SOMB|result[12]~21\ : std_logic;
SIGNAL \PIP2|SOMB|result[13]~22_combout\ : std_logic;
SIGNAL \PIP2|IDEX|PCbranch[13]~11_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[13]~41_combout\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[11]~48\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[12]~50\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[13]~52\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[14]~53_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~41_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux38~12_combout\ : std_logic;
SIGNAL \PIP3|ULA|soma~13_combout\ : std_logic;
SIGNAL \PIP3|ULA|soma~12_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux38~13_combout\ : std_logic;
SIGNAL \PIP3|ULA|tmp~24_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux38~14_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux38~15_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux38~2_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[2]~93_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[2]~95_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux38~5_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~122_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~47_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~34_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~48_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft2~26_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux38~4_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux38~6_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux38~7_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux38~8_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[14]~6_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[14]~reg0_Duplicate_1SLOAD_MUX_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[14]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[14]~66_combout\ : std_logic;
SIGNAL \PIP5|WriData[14]~14_combout\ : std_logic;
SIGNAL \PIP2|DataEscrita[14]~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][14]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][14]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][14]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][14]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux17~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux17~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][14]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][14]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][14]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux17~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux17~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][14]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][14]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][14]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux17~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux17~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][14]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][14]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][14]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux17~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux17~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux17~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux17~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][14]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][14]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][14]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][14]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][14]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux17~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux17~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][14]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][14]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux17~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux17~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux17~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][14]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][14]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][14]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux17~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux17~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux17~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux17~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|PCbranch[14]~12_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[14]~42_combout\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[14]~54\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[15]~56\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[16]~57_combout\ : std_logic;
SIGNAL \PIP2|SOMB|result[16]~28_combout\ : std_logic;
SIGNAL \PIP2|IDEX|PCbranch[16]~14_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[16]~44_combout\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[16]~58\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[17]~59_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux35~8_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux35~9_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux35~10_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux35~11_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux35~13_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux35~12_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux35~14_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~134_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~104_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~106_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux35~7_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux35~15_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~56_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~58_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux35~3_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux35~4_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[17]~7_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[17]~reg0_Duplicate_1SLOAD_MUX_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[17]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[17]~69_combout\ : std_logic;
SIGNAL \PIP5|WriData[17]~17_combout\ : std_logic;
SIGNAL \PIP2|DataEscrita[17]~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][17]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux46~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][17]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][17]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux46~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux46~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux46~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][17]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][17]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux46~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux46~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][17]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux46~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux46~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux46~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux46~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][17]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][17]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][17]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][17]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux46~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux46~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][17]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][17]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux46~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux46~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux46~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][17]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][17]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux46~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][17]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux46~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux46~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux46~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux46~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[17]~reg0_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[17]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~176_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~135_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~136_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~86_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~87_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~135_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~83_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~85_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~88_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~91_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux34~5_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux34~6_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux34~7_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux34~8_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux34~9_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux34~10_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux34~11_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux34~12_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux34~13_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux34~14_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~33_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~35_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~13_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~14_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~60_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~44_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~47_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~48_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~49_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~69_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux34~1_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux34~2_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux34~3_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~86_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~56_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux34~0_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux34~4_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[18]~8_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[18]~reg0_Duplicate_1SLOAD_MUX_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[18]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[18]~70_combout\ : std_logic;
SIGNAL \PIP5|WriData[18]~18_combout\ : std_logic;
SIGNAL \PIP2|DataEscrita[18]~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][18]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][18]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][18]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][18]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][18]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][18]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][18]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux45~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux45~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][18]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux45~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux45~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux45~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux45~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][18]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux45~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux45~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux45~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux45~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux45~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux45~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux45~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux45~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux45~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[18]~reg0_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[18]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~68_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~83_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~55_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~56_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~53_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~57_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~130_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~131_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~132_combout\ : std_logic;
SIGNAL \PIP3|ULA|tmp~31_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~99_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~101_combout\ : std_logic;
SIGNAL \PIP3|ULA|tmp~32_combout\ : std_logic;
SIGNAL \PIP3|ULA|tmp~33_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux36~4_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux36~5_combout\ : std_logic;
SIGNAL \PIP3|ULA|soma~16_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux36~6_combout\ : std_logic;
SIGNAL \PIP3|ULA|soma~15_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux36~7_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux36~8_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux36~11_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux36~12_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~37_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux36~2_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~84_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux36~9_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux36~17_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux36~10_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux36~15_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux36~16_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[16]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[16]~68_combout\ : std_logic;
SIGNAL \PIP5|WriData[16]~16_combout\ : std_logic;
SIGNAL \PIP2|DataEscrita[16]~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][16]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux15~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux15~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][16]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux15~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux15~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux15~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][16]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][16]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][16]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][16]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux15~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux15~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux15~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux15~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux15~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux15~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux15~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][16]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][16]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][16]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux15~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux15~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][16]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux15~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux15~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux15~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux15~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux15~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[16]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|MUX1|S[16]~16_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~73_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~71_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~70_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~74_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~79_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[14]~107_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~71_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~92_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux39~16_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux39~3_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux39~4_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux39~5_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[13]~5_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~39_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~40_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux39~9_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux39~11_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux39~12_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux39~13_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux39~14_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~77_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~107_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~108_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux39~6_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux39~7_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux39~8_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux39~15_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[13]~reg0_Duplicate_1SLOAD_MUX_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[13]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[13]~65_combout\ : std_logic;
SIGNAL \PIP5|WriData[13]~13_combout\ : std_logic;
SIGNAL \PIP2|DataEscrita[13]~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][13]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][13]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux18~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux18~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][13]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][13]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux18~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux18~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux18~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][13]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux18~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux18~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux18~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux18~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux18~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux18~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux18~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux18~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux18~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux18~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[13]~reg0_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[13]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|MUX1|S[13]~19_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~75_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~78_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux51~5_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~51_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux51~6_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux51~7_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~53_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~54_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~70_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux51~8_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux51~9_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux51~10_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux51~11_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux51~16_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux51~4_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux51~combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[3]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[3]~55_combout\ : std_logic;
SIGNAL \PIP5|WriData[4]~4_combout\ : std_logic;
SIGNAL \PIP2|DataEscrita[4]~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][4]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][4]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux27~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux27~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux27~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux27~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][4]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][4]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][4]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux27~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux27~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux27~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux27~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][4]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux27~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][4]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][4]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux27~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][4]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][4]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][4]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux27~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux27~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][4]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][4]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux27~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux27~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux27~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][4]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][4]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][4]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][4]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux27~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux27~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux27~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux27~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[4]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|MUX1|S[4]~31_combout\ : std_logic;
SIGNAL \PIP3|ULA|Add0~9\ : std_logic;
SIGNAL \PIP3|ULA|Add0~11\ : std_logic;
SIGNAL \PIP3|ULA|Add0~13\ : std_logic;
SIGNAL \PIP3|ULA|Add0~15\ : std_logic;
SIGNAL \PIP3|ULA|Add0~17\ : std_logic;
SIGNAL \PIP3|ULA|Add0~19\ : std_logic;
SIGNAL \PIP3|ULA|Add0~21\ : std_logic;
SIGNAL \PIP3|ULA|Add0~23\ : std_logic;
SIGNAL \PIP3|ULA|Add0~24_combout\ : std_logic;
SIGNAL \PIP3|ULA|Add0~22_combout\ : std_logic;
SIGNAL \PIP3|ULA|Add0~18_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~43_combout\ : std_logic;
SIGNAL \PIP3|ULA|Add0~12_combout\ : std_logic;
SIGNAL \PIP3|ULA|Add0~14_combout\ : std_logic;
SIGNAL \PIP3|ULA|Add0~16_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~42_combout\ : std_logic;
SIGNAL \PIP3|ULA|Add0~25\ : std_logic;
SIGNAL \PIP3|ULA|Add0~27\ : std_logic;
SIGNAL \PIP3|ULA|Add0~29\ : std_logic;
SIGNAL \PIP3|ULA|Add0~31\ : std_logic;
SIGNAL \PIP3|ULA|Add0~33\ : std_logic;
SIGNAL \PIP3|ULA|Add0~35\ : std_logic;
SIGNAL \PIP3|ULA|Add0~37\ : std_logic;
SIGNAL \PIP3|ULA|Add0~39\ : std_logic;
SIGNAL \PIP3|ULA|Add0~40_combout\ : std_logic;
SIGNAL \PIP3|ULA|Add0~34_combout\ : std_logic;
SIGNAL \PIP3|ULA|Add0~36_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~45_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~46_combout\ : std_logic;
SIGNAL \PIP3|ULA|Add0~41\ : std_logic;
SIGNAL \PIP3|ULA|Add0~43\ : std_logic;
SIGNAL \PIP3|ULA|Add0~45\ : std_logic;
SIGNAL \PIP3|ULA|Add0~47\ : std_logic;
SIGNAL \PIP3|ULA|Add0~49\ : std_logic;
SIGNAL \PIP3|ULA|Add0~51\ : std_logic;
SIGNAL \PIP3|ULA|Add0~53\ : std_logic;
SIGNAL \PIP3|ULA|Add0~55\ : std_logic;
SIGNAL \PIP3|ULA|Add0~56_combout\ : std_logic;
SIGNAL \PIP3|ULA|Add0~52_combout\ : std_logic;
SIGNAL \PIP3|ULA|Add0~50_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~48_combout\ : std_logic;
SIGNAL \PIP3|ULA|Add0~57\ : std_logic;
SIGNAL \PIP3|ULA|Add0~59\ : std_logic;
SIGNAL \PIP3|ULA|Add0~61\ : std_logic;
SIGNAL \PIP3|ULA|Add0~62_combout\ : std_logic;
SIGNAL \PIP3|ULA|Add0~63\ : std_logic;
SIGNAL \PIP3|ULA|Add0~64_combout\ : std_logic;
SIGNAL \PIP3|ULA|Add0~58_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~49_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~50_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[2]~92_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[2]~86_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~28_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~92_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux52~1_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux52~3_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~9_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux52~13_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux52~14_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux52~8_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux52~9_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux52~10_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux52~11_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux52~12_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux52~combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[2]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[2]~54_combout\ : std_logic;
SIGNAL \PIP5|WriData[2]~2_combout\ : std_logic;
SIGNAL \PIP2|DataEscrita[2]~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][2]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][2]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux29~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux29~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][2]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][2]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][2]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux29~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux29~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux29~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][2]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux29~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux29~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][2]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux29~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux29~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux29~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux29~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[2]~reg0_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[2]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|MUX1|S[2]~29_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~57_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~58_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~59_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~87_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~36_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~46_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~61_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~64_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~77_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft2~4_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft2~20_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux44~1_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux44~2_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux44~3_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux44~4_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[10]~2_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~30_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~122_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~110_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~111_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux44~5_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux44~6_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux44~7_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux44~11_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[10]~reg0_Duplicate_1SLOAD_MUX_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[10]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[10]~62_combout\ : std_logic;
SIGNAL \PIP5|WriData[10]~10_combout\ : std_logic;
SIGNAL \PIP2|DataEscrita[10]~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][10]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][10]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux21~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux21~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][10]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][10]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][10]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][10]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux21~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux21~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][10]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux21~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux21~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux21~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux21~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux21~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux21~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][10]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[18][10]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux21~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux21~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][10]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux21~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux21~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux21~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux21~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux21~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[10]~reg0_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[10]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|MUX1|S[10]~22_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~76_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~77_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux46~2_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux46~15_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~31_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~32_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~32_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~33_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft2~18_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~75_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux46~3_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux46~4_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux46~5_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux46~6_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[8]~0_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~24_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~144_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~94_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~102_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux46~7_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux46~8_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux46~9_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux46~13_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[8]~reg0_Duplicate_1SLOAD_MUX_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[8]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[8]~60_combout\ : std_logic;
SIGNAL \PIP5|WriData[8]~8_combout\ : std_logic;
SIGNAL \PIP2|DataEscrita[8]~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][8]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][8]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux55~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux55~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux55~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux55~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux55~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux55~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux55~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux55~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux55~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux55~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux55~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux55~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][8]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux55~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux55~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux55~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][8]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][8]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][8]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux55~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux55~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux55~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux55~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[8]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|MUX2|S[8]~16_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux45~10_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux45~9_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux45~11_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux45~12_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux45~13_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~68_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~131_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux45~6_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux45~7_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux45~14_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux45~0_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~47_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux45~3_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux45~4_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[9]~1_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[9]~reg0_Duplicate_1SLOAD_MUX_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[9]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[9]~61_combout\ : std_logic;
SIGNAL \PIP5|WriData[9]~9_combout\ : std_logic;
SIGNAL \PIP2|DataEscrita[9]~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][9]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][9]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][9]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux22~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux22~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][9]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][9]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux22~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux22~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux22~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][9]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][9]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux22~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux22~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux22~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][9]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][9]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][9]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[1][9]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux22~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux22~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux22~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux22~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux22~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux22~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux22~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|PCbranch[9]~7_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[9]~7_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[0]~52_combout\ : std_logic;
SIGNAL \PIP5|WriData[0]~0_combout\ : std_logic;
SIGNAL \PIP2|DataEscrita[0]~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][0]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux63~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux63~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux63~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][0]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][0]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][0]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux63~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux63~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux63~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][0]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][0]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][0]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux63~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][0]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][0]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][0]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][0]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux63~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux63~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux63~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][0]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][0]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[25][0]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux63~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux63~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux63~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux63~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[0]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|saida2[0]~32_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|wrtData[0]~feeder_combout\ : std_logic;
SIGNAL \PIP5|WriData[7]~7_combout\ : std_logic;
SIGNAL \PIP2|DataEscrita[7]~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][7]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux24~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux24~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][7]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][7]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux24~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux24~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][7]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux24~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux24~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][7]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][7]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux24~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux24~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux24~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux24~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][7]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][7]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[26][7]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux24~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux24~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][7]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux24~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux24~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux24~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux24~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux24~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|PCbranch[7]~5_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[7]~5_combout\ : std_logic;
SIGNAL \PIP2|imm32[3]~3_combout\ : std_logic;
SIGNAL \PIP2|SOMB|result[2]~1\ : std_logic;
SIGNAL \PIP2|SOMB|result[3]~3\ : std_logic;
SIGNAL \PIP2|SOMB|result[4]~5\ : std_logic;
SIGNAL \PIP2|SOMB|result[5]~7\ : std_logic;
SIGNAL \PIP2|SOMB|result[6]~8_combout\ : std_logic;
SIGNAL \PIP2|IDEX|PCbranch[6]~4_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[6]~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][5]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][5]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux26~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux26~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][5]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][5]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][5]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][5]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux26~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux26~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][5]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][5]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][5]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][5]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux26~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux26~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][5]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][5]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][5]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux26~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux26~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux26~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux26~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[11][5]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux26~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux26~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][5]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][5]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[13][5]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][5]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][5]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux26~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux26~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux26~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux26~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][5]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][5]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][5]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux26~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux26~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux26~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux26~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux26~20_combout\ : std_logic;
SIGNAL \PIP2|SOMB|result[5]~6_combout\ : std_logic;
SIGNAL \PIP2|IDEX|PCbranch[5]~3_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[5]~33_combout\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[5]~35_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[5]~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][3]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[3][3]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][3]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[9][3]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux28~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux28~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux28~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux28~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][3]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux28~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux28~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux28~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux28~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux28~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux28~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][3]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[18][3]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux28~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux28~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][3]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][3]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][3]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][3]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux28~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux28~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux28~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux28~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux28~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux28~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux28~20_combout\ : std_logic;
SIGNAL \PIP2|SOMB|result[3]~2_combout\ : std_logic;
SIGNAL \PIP2|IDEX|PCbranch[3]~1_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[3]~1_combout\ : std_logic;
SIGNAL \PIP2|process_1~4_combout\ : std_logic;
SIGNAL \PIP2|Equal1~17_combout\ : std_logic;
SIGNAL \PIP2|Equal1~18_combout\ : std_logic;
SIGNAL \PIP2|Equal1~16_combout\ : std_logic;
SIGNAL \PIP2|Equal1~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][0]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][0]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][0]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][0]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][0]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][0]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux31~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux31~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][0]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[8][0]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[10][0]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux31~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux31~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux31~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][0]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][0]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux31~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux31~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux31~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[18][0]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux31~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][0]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][0]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux31~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][0]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][0]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux31~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux31~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][0]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux31~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux31~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux31~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux31~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux31~20_combout\ : std_logic;
SIGNAL \PIP2|Equal1~0_combout\ : std_logic;
SIGNAL \PIP2|Equal1~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][6]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][6]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux25~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux25~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux25~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux25~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[14][6]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[6][6]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux25~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux25~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux25~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux25~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux25~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux25~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][6]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][6]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][6]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux25~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux25~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][6]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux25~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux25~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[20][6]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][6]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux25~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux25~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux25~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux25~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux25~20_combout\ : std_logic;
SIGNAL \PIP2|Equal1~3_combout\ : std_logic;
SIGNAL \PIP2|Equal1~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][19]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][19]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux12~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux12~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux12~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux12~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][19]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[15][19]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][19]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][19]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux12~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux12~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux12~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][19]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[30][19]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[27][19]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux12~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux12~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][19]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][19]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][19]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[28][19]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[24][19]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux12~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux12~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[17][19]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux12~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux12~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux12~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux12~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux12~20_combout\ : std_logic;
SIGNAL \PIP2|Equal1~11_combout\ : std_logic;
SIGNAL \PIP2|Equal1~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][23]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[7][23]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][23]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux8~17_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux8~18_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[2][23]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux8~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux8~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[12][23]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][23]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[4][23]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux8~12_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux8~13_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux8~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux8~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[31][23]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux8~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux8~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][23]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux8~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux8~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][23]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[16][23]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux8~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux8~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[29][23]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux8~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux8~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux8~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux8~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux8~20_combout\ : std_logic;
SIGNAL \PIP2|Equal1~13_combout\ : std_logic;
SIGNAL \PIP2|Equal1~14_combout\ : std_logic;
SIGNAL \PIP2|Equal1~20_combout\ : std_logic;
SIGNAL \PIP2|OrigPCIN~0_combout\ : std_logic;
SIGNAL \PIP2|OrigPCIN~1_combout\ : std_logic;
SIGNAL \PIP2|IDEX|OrigPC~_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[2]~0_combout\ : std_logic;
SIGNAL \PIP2|isJALout~4_combout\ : std_logic;
SIGNAL \PIP2|riseMark~regout\ : std_logic;
SIGNAL \PIP2|isJALout~2_combout\ : std_logic;
SIGNAL \PIP2|clk2~combout\ : std_logic;
SIGNAL \clk~combout\ : std_logic;
SIGNAL \clk~clkctrl_outclk\ : std_logic;
SIGNAL \PIP2|CTRL|Mux5~1_combout\ : std_logic;
SIGNAL \PIP2|CTRL|Mux5~2_combout\ : std_logic;
SIGNAL \PIP2|IDEX|isShift~regout\ : std_logic;
SIGNAL \PIP3|MUX1|S[31]~0_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux54~0_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~26_combout\ : std_logic;
SIGNAL \PIP3|ULA|tmp~8_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~28_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~30_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~34_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~41_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux54~1_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux54~2_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux54~3_combout\ : std_logic;
SIGNAL \PIP3|ULA|LessThan0~1_cout\ : std_logic;
SIGNAL \PIP3|ULA|LessThan0~3_cout\ : std_logic;
SIGNAL \PIP3|ULA|LessThan0~5_cout\ : std_logic;
SIGNAL \PIP3|ULA|LessThan0~7_cout\ : std_logic;
SIGNAL \PIP3|ULA|LessThan0~9_cout\ : std_logic;
SIGNAL \PIP3|ULA|LessThan0~11_cout\ : std_logic;
SIGNAL \PIP3|ULA|LessThan0~13_cout\ : std_logic;
SIGNAL \PIP3|ULA|LessThan0~15_cout\ : std_logic;
SIGNAL \PIP3|ULA|LessThan0~17_cout\ : std_logic;
SIGNAL \PIP3|ULA|LessThan0~19_cout\ : std_logic;
SIGNAL \PIP3|ULA|LessThan0~21_cout\ : std_logic;
SIGNAL \PIP3|ULA|LessThan0~23_cout\ : std_logic;
SIGNAL \PIP3|ULA|LessThan0~25_cout\ : std_logic;
SIGNAL \PIP3|ULA|LessThan0~27_cout\ : std_logic;
SIGNAL \PIP3|ULA|LessThan0~29_cout\ : std_logic;
SIGNAL \PIP3|ULA|LessThan0~31_cout\ : std_logic;
SIGNAL \PIP3|ULA|LessThan0~33_cout\ : std_logic;
SIGNAL \PIP3|ULA|LessThan0~35_cout\ : std_logic;
SIGNAL \PIP3|ULA|LessThan0~37_cout\ : std_logic;
SIGNAL \PIP3|ULA|LessThan0~39_cout\ : std_logic;
SIGNAL \PIP3|ULA|LessThan0~41_cout\ : std_logic;
SIGNAL \PIP3|ULA|LessThan0~43_cout\ : std_logic;
SIGNAL \PIP3|ULA|LessThan0~45_cout\ : std_logic;
SIGNAL \PIP3|ULA|LessThan0~47_cout\ : std_logic;
SIGNAL \PIP3|ULA|LessThan0~49_cout\ : std_logic;
SIGNAL \PIP3|ULA|LessThan0~51_cout\ : std_logic;
SIGNAL \PIP3|ULA|LessThan0~53_cout\ : std_logic;
SIGNAL \PIP3|ULA|LessThan0~55_cout\ : std_logic;
SIGNAL \PIP3|ULA|LessThan0~57_cout\ : std_logic;
SIGNAL \PIP3|ULA|LessThan0~59_cout\ : std_logic;
SIGNAL \PIP3|ULA|LessThan0~61_cout\ : std_logic;
SIGNAL \PIP3|ULA|LessThan0~62_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux54~5_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux54~4_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux54~6_combout\ : std_logic;
SIGNAL \PIP3|ULA|tmp~38_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~27_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~58_combout\ : std_logic;
SIGNAL \PIP3|ULA|tmp~10_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~59_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~60_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~61_combout\ : std_logic;
SIGNAL \PIP3|ULA|tmp~11_combout\ : std_logic;
SIGNAL \PIP3|ULA|tmp~37_combout\ : std_logic;
SIGNAL \PIP3|ULA|tmp~12_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux54~8_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux54~9_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux54~10_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux50~20_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux50~9_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux50~8_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux50~10_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~69_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~70_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux50~11_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux50~12_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux50~13_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux50~14_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux50~15_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux50~18_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux50~19_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux50~22_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux47~21_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux47~9_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~95_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~97_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux47~8_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux47~10_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~94_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~80_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux47~22_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~78_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~52_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux47~13_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight1~95_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~26_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft2~17_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux47~11_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux47~12_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux47~14_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux47~19_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux47~20_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux47~23_combout\ : std_logic;
SIGNAL \PIP3|ULA|tmp~23_combout\ : std_logic;
SIGNAL \PIP3|ULA|soma~11_combout\ : std_logic;
SIGNAL \PIP3|ULA|soma~10_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux42~11_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux42~12_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight0~147_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~87_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~88_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux42~7_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux42~8_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux42~9_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux42~13_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux42~14_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~66_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~79_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft2~23_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft2~24_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux42~3_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux42~4_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux42~5_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux42~6_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[12]~4_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[12]~reg0_Duplicate_1SLOAD_MUX_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~66_combout\ : std_logic;
SIGNAL \PIP3|ULA|tmp~35_combout\ : std_logic;
SIGNAL \PIP3|ULA|soma~20_combout\ : std_logic;
SIGNAL \PIP3|ULA|soma~19_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux56~10_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux56~11_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux56~12_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft1~24_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux56~3_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux56~4_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux56~5_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux56~6_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[22]~12_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[22]~reg0_Duplicate_1SLOAD_MUX_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux57~2_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~61_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftRight2~74_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux57~3_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux57~4_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux57~5_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux57~6_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[23]~13_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~70_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~146_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~147_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~148_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~172_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux57~16_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux57~7_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux57~8_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux57~10_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux57~9_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux57~11_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux57~12_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux57~13_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux57~14_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux57~15_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[23]~reg0_Duplicate_1SLOAD_MUX_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[26]~120_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux60~9_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux60~27_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux60~11_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux60~21_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux60~22_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux60~23_combout\ : std_logic;
SIGNAL \PIP3|ULA|cout~85_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux60~14_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux60~24_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux60~12_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux60~25_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux60~29_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[29]~130_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux62~23_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~149_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~173_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~139_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~169_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~140_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux62~19_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux62~35_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux62~18_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux62~20_combout\ : std_logic;
SIGNAL \PIP3|ULA|ShiftLeft0~155_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[29]~129_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux62~21_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux62~22_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux62~34_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux62~27_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux62~28_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux62~29_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux62~30_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux62~31_combout\ : std_logic;
SIGNAL \PIP3|ULA|soma~27_combout\ : std_logic;
SIGNAL \PIP3|ULA|soma~22_combout\ : std_logic;
SIGNAL \PIP3|ULA|soma~21_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux62~32_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux62~33_combout\ : std_logic;
SIGNAL \PIP3|ULA|Mux62~combout\ : std_logic;
SIGNAL \PIP2|clk2~clkctrl_outclk\ : std_logic;
SIGNAL \PIP2|BREG|Mux49~14_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux49~15_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux49~16_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][14]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[5][14]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux49~10_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux49~11_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux49~19_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][14]~feeder_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[21][14]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux49~0_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux49~1_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[18][14]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[22][14]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux49~2_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux49~3_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux49~4_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux49~5_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux49~6_combout\ : std_logic;
SIGNAL \PIP2|BREG|regs[23][14]~regout\ : std_logic;
SIGNAL \PIP2|BREG|regs[19][14]~regout\ : std_logic;
SIGNAL \PIP2|BREG|Mux49~7_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux49~8_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux49~9_combout\ : std_logic;
SIGNAL \PIP2|BREG|Mux49~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|instrAUX[21]~enfeeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|instrAUX[21]~en_regout\ : std_logic;
SIGNAL \PIP2|IDEX|instrAUX[22]~enfeeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|instrAUX[22]~en_regout\ : std_logic;
SIGNAL \PIP2|IDEX|instrAUX[23]~enfeeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|instrAUX[23]~en_regout\ : std_logic;
SIGNAL \PIP2|IDEX|instrAUX[24]~enfeeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|instrAUX[24]~en_regout\ : std_logic;
SIGNAL \PIP2|IDEX|instrAUX[25]~enfeeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|instrAUX[25]~en_regout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[23]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[23]~75_combout\ : std_logic;
SIGNAL \PIP5|WriData[23]~23_combout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[28]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP3|EXMEM|ResultULA[28]~80_combout\ : std_logic;
SIGNAL \PIP5|WriData[28]~28_combout\ : std_logic;
SIGNAL \PIP2|PCbranchIN[0]~0_combout\ : std_logic;
SIGNAL \PIP2|SOMB|result[10]~16_combout\ : std_logic;
SIGNAL \PIP2|IDEX|PCbranch[10]~8_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[10]~8_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[11]~9_combout\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[12]~49_combout\ : std_logic;
SIGNAL \PIP2|SOMB|result[12]~20_combout\ : std_logic;
SIGNAL \PIP2|IDEX|PCbranch[12]~10_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[12]~10_combout\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[13]~51_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[13]~11_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[14]~12_combout\ : std_logic;
SIGNAL \PIP2|IDEX|PCbranch[15]~13_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[15]~13_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[16]~14_combout\ : std_logic;
SIGNAL \PIP2|SOMB|result[17]~30_combout\ : std_logic;
SIGNAL \PIP2|IDEX|PCbranch[17]~15_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[17]~15_combout\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[18]~61_combout\ : std_logic;
SIGNAL \PIP2|IDEX|PCbranch[18]~16_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[18]~16_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[19]~17_combout\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[20]~65_combout\ : std_logic;
SIGNAL \PIP2|SOMB|result[20]~36_combout\ : std_logic;
SIGNAL \PIP2|IDEX|PCbranch[20]~18_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[20]~18_combout\ : std_logic;
SIGNAL \PIP2|SOMB|result[21]~38_combout\ : std_logic;
SIGNAL \PIP2|IDEX|PCbranch[21]~19_combout\ : std_logic;
SIGNAL \PIP1|IFID|PC4OUT[21]~67_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[21]~19_combout\ : std_logic;
SIGNAL \PIP2|SOMB|result[22]~40_combout\ : std_logic;
SIGNAL \PIP2|IDEX|PCbranch[22]~20_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[22]~20_combout\ : std_logic;
SIGNAL \PIP2|SOMB|result[23]~42_combout\ : std_logic;
SIGNAL \PIP2|IDEX|PCbranch[23]~21_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[23]~21_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[24]~22_combout\ : std_logic;
SIGNAL \PIP2|IDEX|PCbranch[25]~23_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[25]~23_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[26]~24_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[27]~25_combout\ : std_logic;
SIGNAL \PIP2|SOMB|result[28]~52_combout\ : std_logic;
SIGNAL \PIP2|SOMB|Add0~2_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[28]~26_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[29]~27_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[30]~28_combout\ : std_logic;
SIGNAL \PIP1|PCatualaux2[31]~29_combout\ : std_logic;
SIGNAL \PIP1|IFID|PCatualOUT[0]~_Duplicate_1_regout\ : std_logic;
SIGNAL \MUXAO|Mux0~1_combout\ : std_logic;
SIGNAL \MUXAO|Mux0~2_combout\ : std_logic;
SIGNAL \MUXAO|Mux0~0_combout\ : std_logic;
SIGNAL \MUXAO|Mux0~3_combout\ : std_logic;
SIGNAL \MUXAO|Mux3~0_combout\ : std_logic;
SIGNAL \MUXAO|Mux3~3_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[2]~34_combout\ : std_logic;
SIGNAL \MUXAO|Mux2~1_combout\ : std_logic;
SIGNAL \MUXAO|Mux2~2_combout\ : std_logic;
SIGNAL \MUXAO|Mux2~0_combout\ : std_logic;
SIGNAL \MUXAO|Mux2~3_combout\ : std_logic;
SIGNAL \MUXAO|Mux1~0_combout\ : std_logic;
SIGNAL \MUXAO|Mux1~3_combout\ : std_logic;
SIGNAL \SEG70|Mux6~0_combout\ : std_logic;
SIGNAL \SEG70|Mux5~0_combout\ : std_logic;
SIGNAL \SEG70|Mux4~0_combout\ : std_logic;
SIGNAL \SEG70|Mux3~0_combout\ : std_logic;
SIGNAL \SEG70|Mux2~0_combout\ : std_logic;
SIGNAL \SEG70|Mux1~0_combout\ : std_logic;
SIGNAL \SEG70|Mux0~0_combout\ : std_logic;
SIGNAL \PIP1|IFID|PCatualOUT[5]~_Duplicate_1_regout\ : std_logic;
SIGNAL \MUXAO|Mux5~2_combout\ : std_logic;
SIGNAL \MUXAO|Mux5~0_combout\ : std_logic;
SIGNAL \MUXAO|Mux5~3_combout\ : std_logic;
SIGNAL \MUXAO|Mux7~0_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[7]~reg0_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[7]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[7]~39_combout\ : std_logic;
SIGNAL \MUXAO|Mux7~1_combout\ : std_logic;
SIGNAL \PIP1|IFID|PCatualOUT[7]~_Duplicate_1_regout\ : std_logic;
SIGNAL \MUXAO|Mux7~2_combout\ : std_logic;
SIGNAL \MUXAO|Mux7~3_combout\ : std_logic;
SIGNAL \MUXAO|Mux6~0_combout\ : std_logic;
SIGNAL \MUXAO|Mux6~3_combout\ : std_logic;
SIGNAL \PIP1|IFID|PCatualOUT[4]~_Duplicate_1_regout\ : std_logic;
SIGNAL \MUXAO|Mux4~2_combout\ : std_logic;
SIGNAL \MUXAO|Mux4~0_combout\ : std_logic;
SIGNAL \MUXAO|Mux4~3_combout\ : std_logic;
SIGNAL \SEG71|Mux6~0_combout\ : std_logic;
SIGNAL \SEG71|Mux5~0_combout\ : std_logic;
SIGNAL \SEG71|Mux4~0_combout\ : std_logic;
SIGNAL \SEG71|Mux3~0_combout\ : std_logic;
SIGNAL \SEG71|Mux2~0_combout\ : std_logic;
SIGNAL \SEG71|Mux1~0_combout\ : std_logic;
SIGNAL \SEG71|Mux0~0_combout\ : std_logic;
SIGNAL \MUXAO|Mux9~0_combout\ : std_logic;
SIGNAL \PIP1|IFID|PCatualOUT[9]~_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[9]~41_combout\ : std_logic;
SIGNAL \MUXAO|Mux9~1_combout\ : std_logic;
SIGNAL \MUXAO|Mux9~2_combout\ : std_logic;
SIGNAL \MUXAO|Mux9~3_combout\ : std_logic;
SIGNAL \MUXAO|Mux8~0_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[8]~40_combout\ : std_logic;
SIGNAL \MUXAO|Mux8~1_combout\ : std_logic;
SIGNAL \PIP1|IFID|PCatualOUT[8]~_Duplicate_1_regout\ : std_logic;
SIGNAL \MUXAO|Mux8~2_combout\ : std_logic;
SIGNAL \MUXAO|Mux8~3_combout\ : std_logic;
SIGNAL \MUXAO|Mux11~0_combout\ : std_logic;
SIGNAL \MUXAO|Mux11~3_combout\ : std_logic;
SIGNAL \MUXAO|Mux10~0_combout\ : std_logic;
SIGNAL \MUXAO|Mux10~3_combout\ : std_logic;
SIGNAL \SEG72|Mux6~0_combout\ : std_logic;
SIGNAL \SEG72|Mux5~0_combout\ : std_logic;
SIGNAL \SEG72|Mux4~0_combout\ : std_logic;
SIGNAL \SEG72|Mux3~0_combout\ : std_logic;
SIGNAL \SEG72|Mux2~0_combout\ : std_logic;
SIGNAL \SEG72|Mux1~0_combout\ : std_logic;
SIGNAL \SEG72|Mux0~0_combout\ : std_logic;
SIGNAL \MUXAO|Mux14~0_combout\ : std_logic;
SIGNAL \MUXAO|Mux14~3_combout\ : std_logic;
SIGNAL \MUXAO|Mux12~0_combout\ : std_logic;
SIGNAL \PIP1|IFID|PCatualOUT[12]~_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[12]~44_combout\ : std_logic;
SIGNAL \MUXAO|Mux12~1_combout\ : std_logic;
SIGNAL \MUXAO|Mux12~2_combout\ : std_logic;
SIGNAL \MUXAO|Mux12~3_combout\ : std_logic;
SIGNAL \MUXAO|Mux13~0_combout\ : std_logic;
SIGNAL \MUXAO|Mux13~3_combout\ : std_logic;
SIGNAL \MUXAO|Mux15~0_combout\ : std_logic;
SIGNAL \PIP1|IFID|PCatualOUT[15]~_Duplicate_1_regout\ : std_logic;
SIGNAL \MUXAO|Mux15~2_combout\ : std_logic;
SIGNAL \MUXAO|Mux15~3_combout\ : std_logic;
SIGNAL \SEG73|Mux6~0_combout\ : std_logic;
SIGNAL \SEG73|Mux5~0_combout\ : std_logic;
SIGNAL \SEG73|Mux4~0_combout\ : std_logic;
SIGNAL \SEG73|Mux3~0_combout\ : std_logic;
SIGNAL \SEG73|Mux2~0_combout\ : std_logic;
SIGNAL \SEG73|Mux1~0_combout\ : std_logic;
SIGNAL \SEG73|Mux0~0_combout\ : std_logic;
SIGNAL \MUXAO|Mux16~0_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[16]~48_combout\ : std_logic;
SIGNAL \MUXAO|Mux16~1_combout\ : std_logic;
SIGNAL \PIP1|IFID|PCatualOUT[16]~_Duplicate_1_regout\ : std_logic;
SIGNAL \MUXAO|Mux16~2_combout\ : std_logic;
SIGNAL \MUXAO|Mux16~3_combout\ : std_logic;
SIGNAL \MUXAO|Mux18~0_combout\ : std_logic;
SIGNAL \MUXAO|Mux18~3_combout\ : std_logic;
SIGNAL \PIP1|IFID|PCatualOUT[19]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP1|IFID|PCatualOUT[19]~_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[19]~reg0_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[19]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[19]~51_combout\ : std_logic;
SIGNAL \MUXAO|Mux19~1_combout\ : std_logic;
SIGNAL \MUXAO|Mux19~2_combout\ : std_logic;
SIGNAL \MUXAO|Mux19~0_combout\ : std_logic;
SIGNAL \MUXAO|Mux19~3_combout\ : std_logic;
SIGNAL \MUXAO|Mux17~0_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[17]~49_combout\ : std_logic;
SIGNAL \MUXAO|Mux17~1_combout\ : std_logic;
SIGNAL \PIP1|IFID|PCatualOUT[17]~_Duplicate_1_regout\ : std_logic;
SIGNAL \MUXAO|Mux17~2_combout\ : std_logic;
SIGNAL \MUXAO|Mux17~3_combout\ : std_logic;
SIGNAL \SEG74|Mux6~0_combout\ : std_logic;
SIGNAL \SEG74|Mux5~0_combout\ : std_logic;
SIGNAL \SEG74|Mux4~0_combout\ : std_logic;
SIGNAL \SEG74|Mux3~0_combout\ : std_logic;
SIGNAL \SEG74|Mux2~0_combout\ : std_logic;
SIGNAL \SEG74|Mux1~0_combout\ : std_logic;
SIGNAL \SEG74|Mux0~0_combout\ : std_logic;
SIGNAL \MUXAO|Mux22~0_combout\ : std_logic;
SIGNAL \PIP1|IFID|PCatualOUT[22]~_Duplicate_1_regout\ : std_logic;
SIGNAL \MUXAO|Mux22~2_combout\ : std_logic;
SIGNAL \MUXAO|Mux22~3_combout\ : std_logic;
SIGNAL \MUXAO|Mux21~0_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[21]~53_combout\ : std_logic;
SIGNAL \MUXAO|Mux21~1_combout\ : std_logic;
SIGNAL \MUXAO|Mux21~2_combout\ : std_logic;
SIGNAL \MUXAO|Mux21~3_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[23]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[23]~55_combout\ : std_logic;
SIGNAL \MUXAO|Mux23~1_combout\ : std_logic;
SIGNAL \MUXAO|Mux23~2_combout\ : std_logic;
SIGNAL \MUXAO|Mux23~3_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[20]~52_combout\ : std_logic;
SIGNAL \MUXAO|Mux20~1_combout\ : std_logic;
SIGNAL \PIP1|IFID|PCatualOUT[20]~_Duplicate_1_regout\ : std_logic;
SIGNAL \MUXAO|Mux20~2_combout\ : std_logic;
SIGNAL \MUXAO|Mux20~3_combout\ : std_logic;
SIGNAL \SEG75|Mux6~0_combout\ : std_logic;
SIGNAL \SEG75|Mux5~0_combout\ : std_logic;
SIGNAL \SEG75|Mux4~0_combout\ : std_logic;
SIGNAL \SEG75|Mux3~0_combout\ : std_logic;
SIGNAL \SEG75|Mux2~0_combout\ : std_logic;
SIGNAL \SEG75|Mux1~0_combout\ : std_logic;
SIGNAL \SEG75|Mux0~0_combout\ : std_logic;
SIGNAL \PIP1|IFID|PCatualOUT[27]~_Duplicate_1_regout\ : std_logic;
SIGNAL \MUXAO|Mux27~2_combout\ : std_logic;
SIGNAL \MUXAO|Mux27~0_combout\ : std_logic;
SIGNAL \MUXAO|Mux27~3_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[24]~56_combout\ : std_logic;
SIGNAL \MUXAO|Mux24~1_combout\ : std_logic;
SIGNAL \MUXAO|Mux24~2_combout\ : std_logic;
SIGNAL \MUXAO|Mux24~3_combout\ : std_logic;
SIGNAL \MUXAO|Mux25~1_combout\ : std_logic;
SIGNAL \PIP1|IFID|PCatualOUT[25]~_Duplicate_1_regout\ : std_logic;
SIGNAL \MUXAO|Mux25~2_combout\ : std_logic;
SIGNAL \MUXAO|Mux25~0_combout\ : std_logic;
SIGNAL \MUXAO|Mux25~3_combout\ : std_logic;
SIGNAL \MUXAO|Mux26~0_combout\ : std_logic;
SIGNAL \MUXAO|Mux26~1_combout\ : std_logic;
SIGNAL \PIP1|IFID|PCatualOUT[26]~_Duplicate_1_regout\ : std_logic;
SIGNAL \MUXAO|Mux26~2_combout\ : std_logic;
SIGNAL \MUXAO|Mux26~3_combout\ : std_logic;
SIGNAL \SEG76|Mux6~0_combout\ : std_logic;
SIGNAL \SEG76|Mux5~0_combout\ : std_logic;
SIGNAL \SEG76|Mux4~0_combout\ : std_logic;
SIGNAL \SEG76|Mux3~0_combout\ : std_logic;
SIGNAL \SEG76|Mux2~0_combout\ : std_logic;
SIGNAL \SEG76|Mux1~0_combout\ : std_logic;
SIGNAL \SEG76|Mux0~0_combout\ : std_logic;
SIGNAL \MUXAO|Mux28~1_combout\ : std_logic;
SIGNAL \MUXAO|Mux28~2_combout\ : std_logic;
SIGNAL \MUXAO|Mux28~0_combout\ : std_logic;
SIGNAL \MUXAO|Mux28~3_combout\ : std_logic;
SIGNAL \MUXAO|Mux30~0_combout\ : std_logic;
SIGNAL \PIP1|IFID|PCatualOUT[30]~_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[30]~reg0_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[30]~reg0_Duplicate_1_regout\ : std_logic;
SIGNAL \PIP2|IDEX|saida1[30]~62_combout\ : std_logic;
SIGNAL \MUXAO|Mux30~1_combout\ : std_logic;
SIGNAL \MUXAO|Mux30~2_combout\ : std_logic;
SIGNAL \MUXAO|Mux30~3_combout\ : std_logic;
SIGNAL \PIP1|IFID|PCatualOUT[29]~_Duplicate_1_regout\ : std_logic;
SIGNAL \MUXAO|Mux29~2_combout\ : std_logic;
SIGNAL \MUXAO|Mux29~0_combout\ : std_logic;
SIGNAL \MUXAO|Mux29~3_combout\ : std_logic;
SIGNAL \PIP1|IFID|PCatualOUT[31]~_Duplicate_1_regout\ : std_logic;
SIGNAL \MUXAO|Mux31~2_combout\ : std_logic;
SIGNAL \MUXAO|Mux31~0_combout\ : std_logic;
SIGNAL \MUXAO|Mux31~3_combout\ : std_logic;
SIGNAL \SEG77|Mux6~0_combout\ : std_logic;
SIGNAL \SEG77|Mux5~0_combout\ : std_logic;
SIGNAL \SEG77|Mux4~0_combout\ : std_logic;
SIGNAL \SEG77|Mux3~0_combout\ : std_logic;
SIGNAL \SEG77|Mux2~0_combout\ : std_logic;
SIGNAL \SEG77|Mux1~0_combout\ : std_logic;
SIGNAL \SEG77|Mux0~0_combout\ : std_logic;
SIGNAL \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \PIP1|IFID|PC4OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \PIP2|IDEX|signImm\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \PIP2|IDEX|PCbranch\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \PIP3|EXMEM|wrtData\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \PIP3|EXMEM|fwdWrtReg1\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \entSEL~combout\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \PIP4|MEMWB|fwdWrtReg2\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \PIP4|MEMWB|ResultULA\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_clkIN~combout\ : std_logic;
SIGNAL \ALT_INV_inicio~regout\ : std_logic;
SIGNAL \PIP2|ALT_INV_OrigPCIN~1_combout\ : std_logic;
SIGNAL \PIP2|ULACONTR|ALT_INV_alu_ctr[3]~26_combout\ : std_logic;
SIGNAL \PIP2|ULACONTR|ALT_INV_alu_ctr[2]~24_combout\ : std_logic;
SIGNAL \PIP2|ULACONTR|ALT_INV_alu_ctr[1]~22_combout\ : std_logic;
SIGNAL \PIP2|ULACONTR|ALT_INV_alu_ctr[0]~17_combout\ : std_logic;
SIGNAL \SEG77|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \SEG76|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \SEG75|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \SEG74|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \SEG73|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \SEG72|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \SEG71|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \SEG70|ALT_INV_Mux0~0_combout\ : std_logic;

BEGIN

ww_entSEL <= entSEL;
ww_clkIN <= clkIN;
ww_rst <= rst;
op_ula <= ww_op_ula;
ula_out <= ww_ula_out;
ctr <= ww_ctr;
inst_out <= ww_inst_out;
data <= ww_data;
s1 <= ww_s1;
s2 <= ww_s2;
t1 <= ww_t1;
t2 <= ww_t2;
pc_out <= ww_pc_out;
s7seg0 <= ww_s7seg0;
s7seg1 <= ww_s7seg1;
s7seg2 <= ww_s7seg2;
s7seg3 <= ww_s7seg3;
s7seg4 <= ww_s7seg4;
s7seg5 <= ww_s7seg5;
s7seg6 <= ww_s7seg6;
s7seg7 <= ww_s7seg7;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\PIP1|PCatualaux2[9]~7_combout\ & \PIP1|PCatualaux2[8]~6_combout\ & \PIP1|PCatualaux2[7]~5_combout\ & \PIP1|PCatualaux2[6]~4_combout\ & \PIP1|PCatualaux2[5]~3_combout\ & 
\PIP1|PCatualaux2[4]~2_combout\ & \PIP1|PCatualaux2[3]~1_combout\ & \PIP1|PCatualaux2[2]~0_combout\);

\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(0) <= \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(1) <= \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(2) <= \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(3) <= \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(4) <= \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(5) <= \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(6) <= \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(7) <= \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(8) <= \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(9) <= \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(10) <= \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(11) <= \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(12) <= \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(13) <= \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(14) <= \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(15) <= \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) <= \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) <= \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\PIP1|PCatualaux2[9]~7_combout\ & \PIP1|PCatualaux2[8]~6_combout\ & \PIP1|PCatualaux2[7]~5_combout\ & \PIP1|PCatualaux2[6]~4_combout\ & \PIP1|PCatualaux2[5]~3_combout\ & 
\PIP1|PCatualaux2[4]~2_combout\ & \PIP1|PCatualaux2[3]~1_combout\ & \PIP1|PCatualaux2[2]~0_combout\);

\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) <= \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);
\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) <= \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(1);
\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) <= \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(2);
\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) <= \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(3);
\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) <= \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(4);
\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) <= \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(5);
\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) <= \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(6);
\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) <= \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(7);

\PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\PIP1|PCatualaux2[9]~7_combout\ & \PIP1|PCatualaux2[8]~6_combout\ & \PIP1|PCatualaux2[7]~5_combout\ & \PIP1|PCatualaux2[6]~4_combout\ & \PIP1|PCatualaux2[5]~3_combout\ & 
\PIP1|PCatualaux2[4]~2_combout\ & \PIP1|PCatualaux2[3]~1_combout\ & \PIP1|PCatualaux2[2]~0_combout\);

\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(26) <= \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);
\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27) <= \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(1);
\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(28) <= \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(2);
\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(29) <= \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(3);
\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(30) <= \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(4);
\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(31) <= \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(5);

\PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\PIP3|EXMEM|wrtData\(17) & \PIP3|EXMEM|wrtData\(16) & \PIP3|EXMEM|wrtData\(15) & \PIP3|EXMEM|wrtData\(14) & \PIP3|EXMEM|wrtData\(13) & \PIP3|EXMEM|wrtData\(12) & 
\PIP3|EXMEM|wrtData\(11) & \PIP3|EXMEM|wrtData\(10) & \PIP3|EXMEM|wrtData\(9) & \PIP3|EXMEM|wrtData\(8) & \PIP3|EXMEM|wrtData\(7) & \PIP3|EXMEM|wrtData\(6) & \PIP3|EXMEM|wrtData\(5) & \PIP3|EXMEM|wrtData\(4) & \PIP3|EXMEM|wrtData\(3) & 
\PIP3|EXMEM|wrtData\(2) & \PIP3|EXMEM|wrtData\(1) & \PIP3|EXMEM|wrtData\(0));

\PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\PIP3|EXMEM|ResultULA[9]~61_combout\ & \PIP3|EXMEM|ResultULA[8]~60_combout\ & \PIP3|EXMEM|ResultULA[7]~59_combout\ & \PIP3|EXMEM|ResultULA[6]~58_combout\ & 
\PIP3|EXMEM|ResultULA[5]~57_combout\ & \PIP3|EXMEM|ResultULA[4]~56_combout\ & \PIP3|EXMEM|ResultULA[3]~55_combout\ & \PIP3|EXMEM|ResultULA[2]~54_combout\);

\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(0) <= \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(1) <= \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(2) <= \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(3) <= \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(4) <= \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(5) <= \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(6) <= \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(7) <= \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(8) <= \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(9) <= \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(10) <= \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(11) <= \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(12) <= \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(13) <= \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(14) <= \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(15) <= \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(16) <= \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(17) <= \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ <= (\PIP3|EXMEM|wrtData\(31) & \PIP3|EXMEM|wrtData\(30) & \PIP3|EXMEM|wrtData\(29) & \PIP3|EXMEM|wrtData\(28) & \PIP3|EXMEM|wrtData\(27) & \PIP3|EXMEM|wrtData\(26) & 
\PIP3|EXMEM|wrtData\(25) & \PIP3|EXMEM|wrtData\(24) & \PIP3|EXMEM|wrtData\(23) & \PIP3|EXMEM|wrtData\(22) & \PIP3|EXMEM|wrtData\(21) & \PIP3|EXMEM|wrtData\(20) & \PIP3|EXMEM|wrtData\(19) & \PIP3|EXMEM|wrtData\(18));

\PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\PIP3|EXMEM|ResultULA[9]~61_combout\ & \PIP3|EXMEM|ResultULA[8]~60_combout\ & \PIP3|EXMEM|ResultULA[7]~59_combout\ & \PIP3|EXMEM|ResultULA[6]~58_combout\ & 
\PIP3|EXMEM|ResultULA[5]~57_combout\ & \PIP3|EXMEM|ResultULA[4]~56_combout\ & \PIP3|EXMEM|ResultULA[3]~55_combout\ & \PIP3|EXMEM|ResultULA[2]~54_combout\);

\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(18) <= \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);
\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(19) <= \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(1);
\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(20) <= \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(2);
\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(21) <= \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(3);
\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(22) <= \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(4);
\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(23) <= \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(5);
\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(24) <= \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(6);
\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(25) <= \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(7);
\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(26) <= \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(8);
\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(27) <= \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(9);
\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(28) <= \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(10);
\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(29) <= \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(11);
\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(30) <= \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(12);
\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(31) <= \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(13);

\PIP2|clk2~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \PIP2|clk2~combout\);

\clk~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clk~combout\);
\ALT_INV_clkIN~combout\ <= NOT \clkIN~combout\;
\ALT_INV_inicio~regout\ <= NOT \inicio~regout\;
\PIP2|ALT_INV_OrigPCIN~1_combout\ <= NOT \PIP2|OrigPCIN~1_combout\;
\PIP2|ULACONTR|ALT_INV_alu_ctr[3]~26_combout\ <= NOT \PIP2|ULACONTR|alu_ctr[3]~26_combout\;
\PIP2|ULACONTR|ALT_INV_alu_ctr[2]~24_combout\ <= NOT \PIP2|ULACONTR|alu_ctr[2]~24_combout\;
\PIP2|ULACONTR|ALT_INV_alu_ctr[1]~22_combout\ <= NOT \PIP2|ULACONTR|alu_ctr[1]~22_combout\;
\PIP2|ULACONTR|ALT_INV_alu_ctr[0]~17_combout\ <= NOT \PIP2|ULACONTR|alu_ctr[0]~17_combout\;
\SEG77|ALT_INV_Mux0~0_combout\ <= NOT \SEG77|Mux0~0_combout\;
\SEG76|ALT_INV_Mux0~0_combout\ <= NOT \SEG76|Mux0~0_combout\;
\SEG75|ALT_INV_Mux0~0_combout\ <= NOT \SEG75|Mux0~0_combout\;
\SEG74|ALT_INV_Mux0~0_combout\ <= NOT \SEG74|Mux0~0_combout\;
\SEG73|ALT_INV_Mux0~0_combout\ <= NOT \SEG73|Mux0~0_combout\;
\SEG72|ALT_INV_Mux0~0_combout\ <= NOT \SEG72|Mux0~0_combout\;
\SEG71|ALT_INV_Mux0~0_combout\ <= NOT \SEG71|Mux0~0_combout\;
\SEG70|ALT_INV_Mux0~0_combout\ <= NOT \SEG70|Mux0~0_combout\;

-- Location: M4K_X84_Y19
\PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005000100003000080001",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MEMDADOS:PIP4|MemDad:MEM_DADO|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \PIP3|EXMEM|EscreveMem~regout\,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M4K_X84_Y18
\PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a18\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MEMDADOS:PIP4|MemDad:MEM_DADO|altsyncram:altsyncram_component|altsyncram_lnc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 14,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 14,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \PIP3|EXMEM|EscreveMem~regout\,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \PIP4|MEM_DADO|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCFF_X66_Y19_N21
\PIP3|EXMEM|ResultULA[12]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|EXMEM|ResultULA[12]~reg0_Duplicate_1SLOAD_MUX_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|ResultULA[12]~reg0_Duplicate_1_regout\);

-- Location: LCFF_X75_Y21_N13
\PIP3|EXMEM|ResultULA[22]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|EXMEM|ResultULA[22]~reg0_Duplicate_1SLOAD_MUX_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|ResultULA[22]~reg0_Duplicate_1_regout\);

-- Location: LCFF_X77_Y22_N25
\PIP2|IDEX|PCbranch[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|PCbranch[2]~0_combout\,
	sdata => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(0),
	aclr => \rst~combout\,
	sload => \PIP2|CTRL|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|PCbranch\(2));

-- Location: LCFF_X77_Y22_N13
\PIP2|IDEX|PCbranch[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|PCbranch[4]~2_combout\,
	sdata => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(2),
	aclr => \rst~combout\,
	sload => \PIP2|CTRL|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|PCbranch\(4));

-- Location: LCFF_X76_Y21_N27
\PIP2|IDEX|PCbranch[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|PCbranch[8]~6_combout\,
	sdata => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(6),
	aclr => \rst~combout\,
	sload => \PIP2|CTRL|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|PCbranch\(8));

-- Location: LCCOMB_X70_Y25_N26
\PIP3|ULA|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Add0~10_combout\ = (\PIP3|MUX1|S[5]~27_combout\ & ((\PIP3|ULA|Add0~9\) # (GND))) # (!\PIP3|MUX1|S[5]~27_combout\ & (!\PIP3|ULA|Add0~9\))
-- \PIP3|ULA|Add0~11\ = CARRY((\PIP3|MUX1|S[5]~27_combout\) # (!\PIP3|ULA|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[5]~27_combout\,
	datad => VCC,
	cin => \PIP3|ULA|Add0~9\,
	combout => \PIP3|ULA|Add0~10_combout\,
	cout => \PIP3|ULA|Add0~11\);

-- Location: LCCOMB_X70_Y24_N4
\PIP3|ULA|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Add0~20_combout\ = (\PIP3|MUX1|S[10]~22_combout\ & (!\PIP3|ULA|Add0~19\ & VCC)) # (!\PIP3|MUX1|S[10]~22_combout\ & (\PIP3|ULA|Add0~19\ $ (GND)))
-- \PIP3|ULA|Add0~21\ = CARRY((!\PIP3|MUX1|S[10]~22_combout\ & !\PIP3|ULA|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[10]~22_combout\,
	datad => VCC,
	cin => \PIP3|ULA|Add0~19\,
	combout => \PIP3|ULA|Add0~20_combout\,
	cout => \PIP3|ULA|Add0~21\);

-- Location: LCCOMB_X70_Y24_N10
\PIP3|ULA|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Add0~26_combout\ = (\PIP3|MUX1|S[13]~19_combout\ & ((\PIP3|ULA|Add0~25\) # (GND))) # (!\PIP3|MUX1|S[13]~19_combout\ & (!\PIP3|ULA|Add0~25\))
-- \PIP3|ULA|Add0~27\ = CARRY((\PIP3|MUX1|S[13]~19_combout\) # (!\PIP3|ULA|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[13]~19_combout\,
	datad => VCC,
	cin => \PIP3|ULA|Add0~25\,
	combout => \PIP3|ULA|Add0~26_combout\,
	cout => \PIP3|ULA|Add0~27\);

-- Location: LCCOMB_X70_Y24_N12
\PIP3|ULA|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Add0~28_combout\ = (\PIP3|MUX1|S[14]~18_combout\ & (!\PIP3|ULA|Add0~27\ & VCC)) # (!\PIP3|MUX1|S[14]~18_combout\ & (\PIP3|ULA|Add0~27\ $ (GND)))
-- \PIP3|ULA|Add0~29\ = CARRY((!\PIP3|MUX1|S[14]~18_combout\ & !\PIP3|ULA|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[14]~18_combout\,
	datad => VCC,
	cin => \PIP3|ULA|Add0~27\,
	combout => \PIP3|ULA|Add0~28_combout\,
	cout => \PIP3|ULA|Add0~29\);

-- Location: LCCOMB_X70_Y24_N14
\PIP3|ULA|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Add0~30_combout\ = (\PIP3|MUX1|S[15]~17_combout\ & ((\PIP3|ULA|Add0~29\) # (GND))) # (!\PIP3|MUX1|S[15]~17_combout\ & (!\PIP3|ULA|Add0~29\))
-- \PIP3|ULA|Add0~31\ = CARRY((\PIP3|MUX1|S[15]~17_combout\) # (!\PIP3|ULA|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[15]~17_combout\,
	datad => VCC,
	cin => \PIP3|ULA|Add0~29\,
	combout => \PIP3|ULA|Add0~30_combout\,
	cout => \PIP3|ULA|Add0~31\);

-- Location: LCCOMB_X70_Y24_N16
\PIP3|ULA|Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Add0~32_combout\ = (\PIP3|MUX1|S[16]~16_combout\ & (!\PIP3|ULA|Add0~31\ & VCC)) # (!\PIP3|MUX1|S[16]~16_combout\ & (\PIP3|ULA|Add0~31\ $ (GND)))
-- \PIP3|ULA|Add0~33\ = CARRY((!\PIP3|MUX1|S[16]~16_combout\ & !\PIP3|ULA|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[16]~16_combout\,
	datad => VCC,
	cin => \PIP3|ULA|Add0~31\,
	combout => \PIP3|ULA|Add0~32_combout\,
	cout => \PIP3|ULA|Add0~33\);

-- Location: LCCOMB_X70_Y24_N22
\PIP3|ULA|Add0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Add0~38_combout\ = (\PIP3|MUX1|S[19]~13_combout\ & ((\PIP3|ULA|Add0~37\) # (GND))) # (!\PIP3|MUX1|S[19]~13_combout\ & (!\PIP3|ULA|Add0~37\))
-- \PIP3|ULA|Add0~39\ = CARRY((\PIP3|MUX1|S[19]~13_combout\) # (!\PIP3|ULA|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[19]~13_combout\,
	datad => VCC,
	cin => \PIP3|ULA|Add0~37\,
	combout => \PIP3|ULA|Add0~38_combout\,
	cout => \PIP3|ULA|Add0~39\);

-- Location: LCCOMB_X70_Y24_N26
\PIP3|ULA|Add0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Add0~42_combout\ = (\PIP3|MUX1|S[21]~11_combout\ & ((\PIP3|ULA|Add0~41\) # (GND))) # (!\PIP3|MUX1|S[21]~11_combout\ & (!\PIP3|ULA|Add0~41\))
-- \PIP3|ULA|Add0~43\ = CARRY((\PIP3|MUX1|S[21]~11_combout\) # (!\PIP3|ULA|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[21]~11_combout\,
	datad => VCC,
	cin => \PIP3|ULA|Add0~41\,
	combout => \PIP3|ULA|Add0~42_combout\,
	cout => \PIP3|ULA|Add0~43\);

-- Location: LCCOMB_X70_Y24_N28
\PIP3|ULA|Add0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Add0~44_combout\ = (\PIP3|MUX1|S[22]~10_combout\ & (!\PIP3|ULA|Add0~43\ & VCC)) # (!\PIP3|MUX1|S[22]~10_combout\ & (\PIP3|ULA|Add0~43\ $ (GND)))
-- \PIP3|ULA|Add0~45\ = CARRY((!\PIP3|MUX1|S[22]~10_combout\ & !\PIP3|ULA|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[22]~10_combout\,
	datad => VCC,
	cin => \PIP3|ULA|Add0~43\,
	combout => \PIP3|ULA|Add0~44_combout\,
	cout => \PIP3|ULA|Add0~45\);

-- Location: LCCOMB_X70_Y24_N30
\PIP3|ULA|Add0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Add0~46_combout\ = (\PIP3|MUX1|S[23]~9_combout\ & ((\PIP3|ULA|Add0~45\) # (GND))) # (!\PIP3|MUX1|S[23]~9_combout\ & (!\PIP3|ULA|Add0~45\))
-- \PIP3|ULA|Add0~47\ = CARRY((\PIP3|MUX1|S[23]~9_combout\) # (!\PIP3|ULA|Add0~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[23]~9_combout\,
	datad => VCC,
	cin => \PIP3|ULA|Add0~45\,
	combout => \PIP3|ULA|Add0~46_combout\,
	cout => \PIP3|ULA|Add0~47\);

-- Location: LCCOMB_X70_Y23_N0
\PIP3|ULA|Add0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Add0~48_combout\ = (\PIP3|MUX1|S[24]~8_combout\ & (!\PIP3|ULA|Add0~47\ & VCC)) # (!\PIP3|MUX1|S[24]~8_combout\ & (\PIP3|ULA|Add0~47\ $ (GND)))
-- \PIP3|ULA|Add0~49\ = CARRY((!\PIP3|MUX1|S[24]~8_combout\ & !\PIP3|ULA|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[24]~8_combout\,
	datad => VCC,
	cin => \PIP3|ULA|Add0~47\,
	combout => \PIP3|ULA|Add0~48_combout\,
	cout => \PIP3|ULA|Add0~49\);

-- Location: LCCOMB_X70_Y23_N6
\PIP3|ULA|Add0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Add0~54_combout\ = (\PIP3|MUX1|S[27]~5_combout\ & ((\PIP3|ULA|Add0~53\) # (GND))) # (!\PIP3|MUX1|S[27]~5_combout\ & (!\PIP3|ULA|Add0~53\))
-- \PIP3|ULA|Add0~55\ = CARRY((\PIP3|MUX1|S[27]~5_combout\) # (!\PIP3|ULA|Add0~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[27]~5_combout\,
	datad => VCC,
	cin => \PIP3|ULA|Add0~53\,
	combout => \PIP3|ULA|Add0~54_combout\,
	cout => \PIP3|ULA|Add0~55\);

-- Location: LCCOMB_X70_Y23_N12
\PIP3|ULA|Add0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Add0~60_combout\ = (\PIP3|MUX1|S[30]~2_combout\ & (!\PIP3|ULA|Add0~59\ & VCC)) # (!\PIP3|MUX1|S[30]~2_combout\ & (\PIP3|ULA|Add0~59\ $ (GND)))
-- \PIP3|ULA|Add0~61\ = CARRY((!\PIP3|MUX1|S[30]~2_combout\ & !\PIP3|ULA|Add0~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[30]~2_combout\,
	datad => VCC,
	cin => \PIP3|ULA|Add0~59\,
	combout => \PIP3|ULA|Add0~60_combout\,
	cout => \PIP3|ULA|Add0~61\);

-- Location: LCCOMB_X78_Y21_N2
\PIP2|SOMB|result[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|SOMB|result[2]~0_combout\ = (\PIP2|imm32[0]~0_combout\ & (\PIP1|IFID|PCatualOUT[2]~_Duplicate_1_regout\ $ (GND))) # (!\PIP2|imm32[0]~0_combout\ & (!\PIP1|IFID|PCatualOUT[2]~_Duplicate_1_regout\ & VCC))
-- \PIP2|SOMB|result[2]~1\ = CARRY((\PIP2|imm32[0]~0_combout\ & !\PIP1|IFID|PCatualOUT[2]~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|imm32[0]~0_combout\,
	datab => \PIP1|IFID|PCatualOUT[2]~_Duplicate_1_regout\,
	datad => VCC,
	combout => \PIP2|SOMB|result[2]~0_combout\,
	cout => \PIP2|SOMB|result[2]~1\);

-- Location: LCCOMB_X77_Y22_N24
\PIP2|IDEX|PCbranch[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|PCbranch[2]~0_combout\ = (\PIP2|process_1~4_combout\ & ((\PIP2|BREG|Mux29~20_combout\))) # (!\PIP2|process_1~4_combout\ & (\PIP2|SOMB|result[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|process_1~4_combout\,
	datab => \PIP2|SOMB|result[2]~0_combout\,
	datad => \PIP2|BREG|Mux29~20_combout\,
	combout => \PIP2|IDEX|PCbranch[2]~0_combout\);

-- Location: LCCOMB_X78_Y21_N6
\PIP2|SOMB|result[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|SOMB|result[4]~4_combout\ = ((\PIP2|imm32[2]~2_combout\ $ (\PIP1|IFID|PC4OUT\(4) $ (!\PIP2|SOMB|result[3]~3\)))) # (GND)
-- \PIP2|SOMB|result[4]~5\ = CARRY((\PIP2|imm32[2]~2_combout\ & ((\PIP1|IFID|PC4OUT\(4)) # (!\PIP2|SOMB|result[3]~3\))) # (!\PIP2|imm32[2]~2_combout\ & (\PIP1|IFID|PC4OUT\(4) & !\PIP2|SOMB|result[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|imm32[2]~2_combout\,
	datab => \PIP1|IFID|PC4OUT\(4),
	datad => VCC,
	cin => \PIP2|SOMB|result[3]~3\,
	combout => \PIP2|SOMB|result[4]~4_combout\,
	cout => \PIP2|SOMB|result[4]~5\);

-- Location: LCCOMB_X77_Y22_N12
\PIP2|IDEX|PCbranch[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|PCbranch[4]~2_combout\ = (\PIP2|process_1~4_combout\ & (\PIP2|BREG|Mux27~20_combout\)) # (!\PIP2|process_1~4_combout\ & ((\PIP2|SOMB|result[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|process_1~4_combout\,
	datab => \PIP2|BREG|Mux27~20_combout\,
	datad => \PIP2|SOMB|result[4]~4_combout\,
	combout => \PIP2|IDEX|PCbranch[4]~2_combout\);

-- Location: LCCOMB_X78_Y21_N14
\PIP2|SOMB|result[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|SOMB|result[8]~12_combout\ = ((\PIP1|IFID|PC4OUT\(8) $ (\PIP2|imm32[6]~6_combout\ $ (!\PIP2|SOMB|result[7]~11\)))) # (GND)
-- \PIP2|SOMB|result[8]~13\ = CARRY((\PIP1|IFID|PC4OUT\(8) & ((\PIP2|imm32[6]~6_combout\) # (!\PIP2|SOMB|result[7]~11\))) # (!\PIP1|IFID|PC4OUT\(8) & (\PIP2|imm32[6]~6_combout\ & !\PIP2|SOMB|result[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(8),
	datab => \PIP2|imm32[6]~6_combout\,
	datad => VCC,
	cin => \PIP2|SOMB|result[7]~11\,
	combout => \PIP2|SOMB|result[8]~12_combout\,
	cout => \PIP2|SOMB|result[8]~13\);

-- Location: LCCOMB_X76_Y21_N26
\PIP2|IDEX|PCbranch[8]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|PCbranch[8]~6_combout\ = (\PIP2|process_1~4_combout\ & ((\PIP2|BREG|Mux23~20_combout\))) # (!\PIP2|process_1~4_combout\ & (\PIP2|SOMB|result[8]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|SOMB|result[8]~12_combout\,
	datab => \PIP2|process_1~4_combout\,
	datad => \PIP2|BREG|Mux23~20_combout\,
	combout => \PIP2|IDEX|PCbranch[8]~6_combout\);

-- Location: LCCOMB_X78_Y21_N26
\PIP2|SOMB|result[14]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|SOMB|result[14]~24_combout\ = ((\PIP2|imm32[12]~11_combout\ $ (\PIP1|IFID|PC4OUT\(14) $ (!\PIP2|SOMB|result[13]~23\)))) # (GND)
-- \PIP2|SOMB|result[14]~25\ = CARRY((\PIP2|imm32[12]~11_combout\ & ((\PIP1|IFID|PC4OUT\(14)) # (!\PIP2|SOMB|result[13]~23\))) # (!\PIP2|imm32[12]~11_combout\ & (\PIP1|IFID|PC4OUT\(14) & !\PIP2|SOMB|result[13]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|imm32[12]~11_combout\,
	datab => \PIP1|IFID|PC4OUT\(14),
	datad => VCC,
	cin => \PIP2|SOMB|result[13]~23\,
	combout => \PIP2|SOMB|result[14]~24_combout\,
	cout => \PIP2|SOMB|result[14]~25\);

-- Location: LCCOMB_X78_Y21_N28
\PIP2|SOMB|result[15]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|SOMB|result[15]~26_combout\ = (\PIP2|imm32[13]~12_combout\ & ((\PIP1|IFID|PC4OUT\(15) & (\PIP2|SOMB|result[14]~25\ & VCC)) # (!\PIP1|IFID|PC4OUT\(15) & (!\PIP2|SOMB|result[14]~25\)))) # (!\PIP2|imm32[13]~12_combout\ & ((\PIP1|IFID|PC4OUT\(15) & 
-- (!\PIP2|SOMB|result[14]~25\)) # (!\PIP1|IFID|PC4OUT\(15) & ((\PIP2|SOMB|result[14]~25\) # (GND)))))
-- \PIP2|SOMB|result[15]~27\ = CARRY((\PIP2|imm32[13]~12_combout\ & (!\PIP1|IFID|PC4OUT\(15) & !\PIP2|SOMB|result[14]~25\)) # (!\PIP2|imm32[13]~12_combout\ & ((!\PIP2|SOMB|result[14]~25\) # (!\PIP1|IFID|PC4OUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|imm32[13]~12_combout\,
	datab => \PIP1|IFID|PC4OUT\(15),
	datad => VCC,
	cin => \PIP2|SOMB|result[14]~25\,
	combout => \PIP2|SOMB|result[15]~26_combout\,
	cout => \PIP2|SOMB|result[15]~27\);

-- Location: LCCOMB_X78_Y20_N2
\PIP2|SOMB|result[18]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|SOMB|result[18]~32_combout\ = ((\PIP1|IFID|PC4OUT\(18) $ (\PIP2|imm32[29]~14_combout\ $ (!\PIP2|SOMB|result[17]~31\)))) # (GND)
-- \PIP2|SOMB|result[18]~33\ = CARRY((\PIP1|IFID|PC4OUT\(18) & ((\PIP2|imm32[29]~14_combout\) # (!\PIP2|SOMB|result[17]~31\))) # (!\PIP1|IFID|PC4OUT\(18) & (\PIP2|imm32[29]~14_combout\ & !\PIP2|SOMB|result[17]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(18),
	datab => \PIP2|imm32[29]~14_combout\,
	datad => VCC,
	cin => \PIP2|SOMB|result[17]~31\,
	combout => \PIP2|SOMB|result[18]~32_combout\,
	cout => \PIP2|SOMB|result[18]~33\);

-- Location: LCCOMB_X78_Y20_N16
\PIP2|SOMB|result[25]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|SOMB|result[25]~46_combout\ = (\PIP2|imm32[29]~14_combout\ & ((\PIP1|IFID|PC4OUT\(25) & (\PIP2|SOMB|result[24]~45\ & VCC)) # (!\PIP1|IFID|PC4OUT\(25) & (!\PIP2|SOMB|result[24]~45\)))) # (!\PIP2|imm32[29]~14_combout\ & ((\PIP1|IFID|PC4OUT\(25) & 
-- (!\PIP2|SOMB|result[24]~45\)) # (!\PIP1|IFID|PC4OUT\(25) & ((\PIP2|SOMB|result[24]~45\) # (GND)))))
-- \PIP2|SOMB|result[25]~47\ = CARRY((\PIP2|imm32[29]~14_combout\ & (!\PIP1|IFID|PC4OUT\(25) & !\PIP2|SOMB|result[24]~45\)) # (!\PIP2|imm32[29]~14_combout\ & ((!\PIP2|SOMB|result[24]~45\) # (!\PIP1|IFID|PC4OUT\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|imm32[29]~14_combout\,
	datab => \PIP1|IFID|PC4OUT\(25),
	datad => VCC,
	cin => \PIP2|SOMB|result[24]~45\,
	combout => \PIP2|SOMB|result[25]~46_combout\,
	cout => \PIP2|SOMB|result[25]~47\);

-- Location: LCFF_X85_Y20_N25
\PIP1|IFID|PCatualOUT[3]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP1|PCatualaux2[3]~1_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PCatualOUT[3]~_Duplicate_1_regout\);

-- Location: LCFF_X81_Y22_N5
\PIP1|IFID|PCatualOUT[6]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP1|IFID|PCatualOUT[6]~_Duplicate_1feeder_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PCatualOUT[6]~_Duplicate_1_regout\);

-- Location: LCFF_X75_Y22_N11
\PIP1|IFID|PCatualOUT[10]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP1|PCatualaux2[10]~8_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PCatualOUT[10]~_Duplicate_1_regout\);

-- Location: LCFF_X76_Y22_N29
\PIP1|IFID|PCatualOUT[11]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP1|PCatualaux2[11]~9_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PCatualOUT[11]~_Duplicate_1_regout\);

-- Location: LCFF_X80_Y21_N1
\PIP1|IFID|PCatualOUT[13]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP1|PCatualaux2[13]~11_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PCatualOUT[13]~_Duplicate_1_regout\);

-- Location: LCFF_X77_Y20_N9
\PIP1|IFID|PCatualOUT[14]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP1|PCatualaux2[14]~12_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PCatualOUT[14]~_Duplicate_1_regout\);

-- Location: LCFF_X80_Y18_N29
\PIP1|IFID|PCatualOUT[18]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP1|PCatualaux2[18]~16_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PCatualOUT[18]~_Duplicate_1_regout\);

-- Location: LCFF_X74_Y23_N17
\PIP1|IFID|PCatualOUT[21]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP1|PCatualaux2[21]~19_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PCatualOUT[21]~_Duplicate_1_regout\);

-- Location: LCFF_X79_Y18_N29
\PIP1|IFID|PCatualOUT[23]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP1|IFID|PCatualOUT[23]~_Duplicate_1feeder_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PCatualOUT[23]~_Duplicate_1_regout\);

-- Location: LCFF_X78_Y19_N13
\PIP1|IFID|PCatualOUT[24]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP1|PCatualaux2[24]~22_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PCatualOUT[24]~_Duplicate_1_regout\);

-- Location: LCFF_X81_Y22_N11
\PIP1|IFID|PCatualOUT[28]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP1|PCatualaux2[28]~26_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PCatualOUT[28]~_Duplicate_1_regout\);

-- Location: LCFF_X70_Y21_N9
\PIP2|IDEX|saida1[0]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP2|BREG|Mux31~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida1[0]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X74_Y21_N8
\PIP2|IDEX|saida1[0]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[0]~32_combout\ = (\PIP2|IDEX|saida1[0]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|saida1[0]~reg0_Duplicate_1_regout\,
	combout => \PIP2|IDEX|saida1[0]~32_combout\);

-- Location: LCFF_X74_Y23_N31
\PIP3|EXMEM|ResultULA[0]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|ULA|Mux54~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|ResultULA[0]~reg0_Duplicate_1_regout\);

-- Location: LCFF_X71_Y21_N5
\PIP2|IDEX|saida1[1]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP2|BREG|Mux30~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida1[1]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X80_Y18_N8
\PIP2|IDEX|saida1[1]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[1]~33_combout\ = (\PIP2|IDEX|saida1[1]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datac => \PIP2|IDEX|saida1[1]~reg0_Duplicate_1_regout\,
	combout => \PIP2|IDEX|saida1[1]~33_combout\);

-- Location: LCCOMB_X81_Y18_N30
\MUXAO|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux1~1_combout\ = (\entSEL~combout\(0) & ((\PIP2|IDEX|saida2[1]~33_combout\) # ((\entSEL~combout\(1))))) # (!\entSEL~combout\(0) & (((!\entSEL~combout\(1) & \PIP2|IDEX|saida1[1]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[1]~33_combout\,
	datab => \entSEL~combout\(0),
	datac => \entSEL~combout\(1),
	datad => \PIP2|IDEX|saida1[1]~33_combout\,
	combout => \MUXAO|Mux1~1_combout\);

-- Location: LCCOMB_X81_Y18_N4
\MUXAO|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux1~2_combout\ = (\entSEL~combout\(1) & ((\MUXAO|Mux1~1_combout\ & (\PIP3|EXMEM|ResultULA[1]~53_combout\)) # (!\MUXAO|Mux1~1_combout\ & ((\PIP1|IFID|PCatualOUT[1]~_Duplicate_1_regout\))))) # (!\entSEL~combout\(1) & (((\MUXAO|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[1]~53_combout\,
	datab => \entSEL~combout\(1),
	datac => \PIP1|IFID|PCatualOUT[1]~_Duplicate_1_regout\,
	datad => \MUXAO|Mux1~1_combout\,
	combout => \MUXAO|Mux1~2_combout\);

-- Location: LCCOMB_X81_Y18_N2
\PIP2|IDEX|saida1[3]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[3]~35_combout\ = (\PIP2|IDEX|saida1[3]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|saida1[3]~reg0_Duplicate_1_regout\,
	datac => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP2|IDEX|saida1[3]~35_combout\);

-- Location: LCCOMB_X81_Y18_N16
\MUXAO|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux3~1_combout\ = (\entSEL~combout\(1) & (((\entSEL~combout\(0))))) # (!\entSEL~combout\(1) & ((\entSEL~combout\(0) & (\PIP2|IDEX|saida2[3]~35_combout\)) # (!\entSEL~combout\(0) & ((\PIP2|IDEX|saida1[3]~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[3]~35_combout\,
	datab => \PIP2|IDEX|saida1[3]~35_combout\,
	datac => \entSEL~combout\(1),
	datad => \entSEL~combout\(0),
	combout => \MUXAO|Mux3~1_combout\);

-- Location: LCCOMB_X81_Y18_N6
\MUXAO|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux3~2_combout\ = (\MUXAO|Mux3~1_combout\ & ((\PIP3|EXMEM|ResultULA[3]~55_combout\) # ((!\entSEL~combout\(1))))) # (!\MUXAO|Mux3~1_combout\ & (((\entSEL~combout\(1) & \PIP1|IFID|PCatualOUT[3]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux3~1_combout\,
	datab => \PIP3|EXMEM|ResultULA[3]~55_combout\,
	datac => \entSEL~combout\(1),
	datad => \PIP1|IFID|PCatualOUT[3]~_Duplicate_1_regout\,
	combout => \MUXAO|Mux3~2_combout\);

-- Location: LCCOMB_X80_Y18_N18
\PIP2|IDEX|saida1[4]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[4]~36_combout\ = (\PIP2|IDEX|saida1[4]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|saida1[4]~reg0_Duplicate_1_regout\,
	combout => \PIP2|IDEX|saida1[4]~36_combout\);

-- Location: LCCOMB_X80_Y18_N16
\MUXAO|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux4~1_combout\ = (\entSEL~combout\(1) & (((\entSEL~combout\(0))))) # (!\entSEL~combout\(1) & ((\entSEL~combout\(0) & (\PIP2|IDEX|saida2[4]~36_combout\)) # (!\entSEL~combout\(0) & ((\PIP2|IDEX|saida1[4]~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(1),
	datab => \PIP2|IDEX|saida2[4]~36_combout\,
	datac => \PIP2|IDEX|saida1[4]~36_combout\,
	datad => \entSEL~combout\(0),
	combout => \MUXAO|Mux4~1_combout\);

-- Location: LCFF_X71_Y19_N5
\PIP3|EXMEM|ResultULA[4]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|ULA|Mux50~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|ResultULA[4]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X78_Y19_N16
\PIP2|IDEX|saida1[5]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[5]~37_combout\ = (\PIP2|IDEX|saida1[5]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|saida1[5]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP2|IDEX|saida1[5]~37_combout\);

-- Location: LCCOMB_X78_Y19_N10
\MUXAO|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux5~1_combout\ = (\entSEL~combout\(0) & ((\entSEL~combout\(1)) # ((\PIP2|IDEX|saida2[5]~37_combout\)))) # (!\entSEL~combout\(0) & (!\entSEL~combout\(1) & (\PIP2|IDEX|saida1[5]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(0),
	datab => \entSEL~combout\(1),
	datac => \PIP2|IDEX|saida1[5]~37_combout\,
	datad => \PIP2|IDEX|saida2[5]~37_combout\,
	combout => \MUXAO|Mux5~1_combout\);

-- Location: LCFF_X76_Y21_N25
\PIP2|IDEX|saida1[6]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|BREG|Mux25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida1[6]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X76_Y20_N18
\PIP2|IDEX|saida1[6]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[6]~38_combout\ = (\PIP2|IDEX|saida1[6]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP2|IDEX|saida1[6]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP2|IDEX|saida1[6]~38_combout\);

-- Location: LCCOMB_X76_Y20_N16
\MUXAO|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux6~1_combout\ = (\entSEL~combout\(1) & (\entSEL~combout\(0))) # (!\entSEL~combout\(1) & ((\entSEL~combout\(0) & ((\PIP2|IDEX|saida2[6]~38_combout\))) # (!\entSEL~combout\(0) & (\PIP2|IDEX|saida1[6]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(1),
	datab => \entSEL~combout\(0),
	datac => \PIP2|IDEX|saida1[6]~38_combout\,
	datad => \PIP2|IDEX|saida2[6]~38_combout\,
	combout => \MUXAO|Mux6~1_combout\);

-- Location: LCCOMB_X76_Y20_N10
\MUXAO|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux6~2_combout\ = (\MUXAO|Mux6~1_combout\ & ((\PIP3|EXMEM|ResultULA[6]~58_combout\) # ((!\entSEL~combout\(1))))) # (!\MUXAO|Mux6~1_combout\ & (((\PIP1|IFID|PCatualOUT[6]~_Duplicate_1_regout\ & \entSEL~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[6]~58_combout\,
	datab => \PIP1|IFID|PCatualOUT[6]~_Duplicate_1_regout\,
	datac => \MUXAO|Mux6~1_combout\,
	datad => \entSEL~combout\(1),
	combout => \MUXAO|Mux6~2_combout\);

-- Location: LCFF_X74_Y20_N17
\PIP3|EXMEM|ResultULA[7]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|ULA|Mux47~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|ResultULA[7]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X75_Y22_N10
\PIP2|IDEX|saida1[10]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[10]~42_combout\ = (\PIP2|IDEX|saida1[10]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|saida1[10]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP2|IDEX|saida1[10]~42_combout\);

-- Location: LCCOMB_X75_Y22_N4
\MUXAO|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux10~1_combout\ = (\entSEL~combout\(0) & ((\PIP2|IDEX|saida2[10]~42_combout\) # ((\entSEL~combout\(1))))) # (!\entSEL~combout\(0) & (((\PIP2|IDEX|saida1[10]~42_combout\ & !\entSEL~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(0),
	datab => \PIP2|IDEX|saida2[10]~42_combout\,
	datac => \PIP2|IDEX|saida1[10]~42_combout\,
	datad => \entSEL~combout\(1),
	combout => \MUXAO|Mux10~1_combout\);

-- Location: LCCOMB_X75_Y22_N6
\MUXAO|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux10~2_combout\ = (\MUXAO|Mux10~1_combout\ & (((\PIP3|EXMEM|ResultULA[10]~62_combout\) # (!\entSEL~combout\(1))))) # (!\MUXAO|Mux10~1_combout\ & (\PIP1|IFID|PCatualOUT[10]~_Duplicate_1_regout\ & ((\entSEL~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PCatualOUT[10]~_Duplicate_1_regout\,
	datab => \PIP3|EXMEM|ResultULA[10]~62_combout\,
	datac => \MUXAO|Mux10~1_combout\,
	datad => \entSEL~combout\(1),
	combout => \MUXAO|Mux10~2_combout\);

-- Location: LCFF_X89_Y21_N13
\PIP2|IDEX|saida1[11]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP2|BREG|Mux20~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida1[11]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X89_Y21_N12
\PIP2|IDEX|saida1[11]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[11]~43_combout\ = (\PIP2|IDEX|saida1[11]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP2|IDEX|saida1[11]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP2|IDEX|saida1[11]~43_combout\);

-- Location: LCCOMB_X76_Y20_N4
\MUXAO|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux11~1_combout\ = (\entSEL~combout\(0) & (((\PIP2|IDEX|saida2[11]~43_combout\) # (\entSEL~combout\(1))))) # (!\entSEL~combout\(0) & (\PIP2|IDEX|saida1[11]~43_combout\ & ((!\entSEL~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida1[11]~43_combout\,
	datab => \PIP2|IDEX|saida2[11]~43_combout\,
	datac => \entSEL~combout\(0),
	datad => \entSEL~combout\(1),
	combout => \MUXAO|Mux11~1_combout\);

-- Location: LCCOMB_X76_Y22_N28
\MUXAO|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux11~2_combout\ = (\entSEL~combout\(1) & ((\MUXAO|Mux11~1_combout\ & (\PIP3|EXMEM|ResultULA[11]~63_combout\)) # (!\MUXAO|Mux11~1_combout\ & ((\PIP1|IFID|PCatualOUT[11]~_Duplicate_1_regout\))))) # (!\entSEL~combout\(1) & 
-- (((\MUXAO|Mux11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(1),
	datab => \PIP3|EXMEM|ResultULA[11]~63_combout\,
	datac => \PIP1|IFID|PCatualOUT[11]~_Duplicate_1_regout\,
	datad => \MUXAO|Mux11~1_combout\,
	combout => \MUXAO|Mux11~2_combout\);

-- Location: LCCOMB_X80_Y21_N0
\PIP2|IDEX|saida1[13]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[13]~45_combout\ = (\PIP2|IDEX|saida1[13]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|saida1[13]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP2|IDEX|saida1[13]~45_combout\);

-- Location: LCCOMB_X80_Y21_N12
\MUXAO|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux13~1_combout\ = (\entSEL~combout\(0) & (((\entSEL~combout\(1)) # (\PIP2|IDEX|saida2[13]~45_combout\)))) # (!\entSEL~combout\(0) & (\PIP2|IDEX|saida1[13]~45_combout\ & (!\entSEL~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(0),
	datab => \PIP2|IDEX|saida1[13]~45_combout\,
	datac => \entSEL~combout\(1),
	datad => \PIP2|IDEX|saida2[13]~45_combout\,
	combout => \MUXAO|Mux13~1_combout\);

-- Location: LCCOMB_X80_Y21_N6
\MUXAO|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux13~2_combout\ = (\MUXAO|Mux13~1_combout\ & (((\PIP3|EXMEM|ResultULA[13]~65_combout\)) # (!\entSEL~combout\(1)))) # (!\MUXAO|Mux13~1_combout\ & (\entSEL~combout\(1) & ((\PIP1|IFID|PCatualOUT[13]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux13~1_combout\,
	datab => \entSEL~combout\(1),
	datac => \PIP3|EXMEM|ResultULA[13]~65_combout\,
	datad => \PIP1|IFID|PCatualOUT[13]~_Duplicate_1_regout\,
	combout => \MUXAO|Mux13~2_combout\);

-- Location: LCFF_X82_Y22_N17
\PIP2|IDEX|saida2[14]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida2[14]~reg0_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida2[14]~reg0_Duplicate_1_regout\);

-- Location: LCFF_X82_Y22_N19
\PIP2|IDEX|saida1[14]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida1[14]~reg0_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida1[14]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X77_Y20_N12
\PIP2|IDEX|saida1[14]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[14]~46_combout\ = (\PIP2|IDEX|saida1[14]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida1[14]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP2|IDEX|saida1[14]~46_combout\);

-- Location: LCCOMB_X76_Y20_N14
\MUXAO|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux14~1_combout\ = (\entSEL~combout\(0) & ((\PIP2|IDEX|saida2[14]~46_combout\) # ((\entSEL~combout\(1))))) # (!\entSEL~combout\(0) & (((\PIP2|IDEX|saida1[14]~46_combout\ & !\entSEL~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[14]~46_combout\,
	datab => \entSEL~combout\(0),
	datac => \PIP2|IDEX|saida1[14]~46_combout\,
	datad => \entSEL~combout\(1),
	combout => \MUXAO|Mux14~1_combout\);

-- Location: LCCOMB_X76_Y20_N26
\MUXAO|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux14~2_combout\ = (\MUXAO|Mux14~1_combout\ & ((\PIP3|EXMEM|ResultULA[14]~66_combout\) # ((!\entSEL~combout\(1))))) # (!\MUXAO|Mux14~1_combout\ & (((\PIP1|IFID|PCatualOUT[14]~_Duplicate_1_regout\ & \entSEL~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[14]~66_combout\,
	datab => \MUXAO|Mux14~1_combout\,
	datac => \PIP1|IFID|PCatualOUT[14]~_Duplicate_1_regout\,
	datad => \entSEL~combout\(1),
	combout => \MUXAO|Mux14~2_combout\);

-- Location: LCCOMB_X79_Y21_N14
\PIP2|IDEX|saida1[15]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[15]~47_combout\ = (\PIP2|IDEX|saida1[15]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|saida1[15]~reg0_Duplicate_1_regout\,
	combout => \PIP2|IDEX|saida1[15]~47_combout\);

-- Location: LCCOMB_X79_Y21_N30
\MUXAO|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux15~1_combout\ = (\entSEL~combout\(1) & (((\entSEL~combout\(0))))) # (!\entSEL~combout\(1) & ((\entSEL~combout\(0) & (\PIP2|IDEX|saida2[15]~47_combout\)) # (!\entSEL~combout\(0) & ((\PIP2|IDEX|saida1[15]~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[15]~47_combout\,
	datab => \entSEL~combout\(1),
	datac => \PIP2|IDEX|saida1[15]~47_combout\,
	datad => \entSEL~combout\(0),
	combout => \MUXAO|Mux15~1_combout\);

-- Location: LCCOMB_X80_Y18_N28
\PIP2|IDEX|saida1[18]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[18]~50_combout\ = (\PIP2|IDEX|saida1[18]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|saida1[18]~reg0_Duplicate_1_regout\,
	combout => \PIP2|IDEX|saida1[18]~50_combout\);

-- Location: LCCOMB_X80_Y18_N12
\MUXAO|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux18~1_combout\ = (\entSEL~combout\(0) & ((\PIP2|IDEX|saida2[18]~50_combout\) # ((\entSEL~combout\(1))))) # (!\entSEL~combout\(0) & (((\PIP2|IDEX|saida1[18]~50_combout\ & !\entSEL~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[18]~50_combout\,
	datab => \entSEL~combout\(0),
	datac => \PIP2|IDEX|saida1[18]~50_combout\,
	datad => \entSEL~combout\(1),
	combout => \MUXAO|Mux18~1_combout\);

-- Location: LCCOMB_X80_Y18_N24
\MUXAO|Mux18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux18~2_combout\ = (\entSEL~combout\(1) & ((\MUXAO|Mux18~1_combout\ & (\PIP3|EXMEM|ResultULA[18]~70_combout\)) # (!\MUXAO|Mux18~1_combout\ & ((\PIP1|IFID|PCatualOUT[18]~_Duplicate_1_regout\))))) # (!\entSEL~combout\(1) & 
-- (((\MUXAO|Mux18~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(1),
	datab => \PIP3|EXMEM|ResultULA[18]~70_combout\,
	datac => \MUXAO|Mux18~1_combout\,
	datad => \PIP1|IFID|PCatualOUT[18]~_Duplicate_1_regout\,
	combout => \MUXAO|Mux18~2_combout\);

-- Location: LCCOMB_X81_Y19_N20
\MUXAO|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux20~0_combout\ = (\entSEL~combout\(2) & ((\entSEL~combout\(0) & ((\PIP5|WriData[20]~20_combout\))) # (!\entSEL~combout\(0) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(0),
	datab => \entSEL~combout\(2),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20),
	datad => \PIP5|WriData[20]~20_combout\,
	combout => \MUXAO|Mux20~0_combout\);

-- Location: LCCOMB_X75_Y20_N10
\PIP2|IDEX|saida1[22]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[22]~54_combout\ = (\PIP2|IDEX|saida1[22]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|saida1[22]~reg0_Duplicate_1_regout\,
	combout => \PIP2|IDEX|saida1[22]~54_combout\);

-- Location: LCCOMB_X75_Y21_N24
\MUXAO|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux22~1_combout\ = (\entSEL~combout\(0) & (((\PIP2|IDEX|saida2[22]~54_combout\) # (\entSEL~combout\(1))))) # (!\entSEL~combout\(0) & (\PIP2|IDEX|saida1[22]~54_combout\ & ((!\entSEL~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(0),
	datab => \PIP2|IDEX|saida1[22]~54_combout\,
	datac => \PIP2|IDEX|saida2[22]~54_combout\,
	datad => \entSEL~combout\(1),
	combout => \MUXAO|Mux22~1_combout\);

-- Location: LCCOMB_X76_Y18_N16
\MUXAO|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux23~0_combout\ = (\entSEL~combout\(2) & ((\entSEL~combout\(0) & ((\PIP5|WriData[23]~23_combout\))) # (!\entSEL~combout\(0) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \entSEL~combout\(2),
	datac => \PIP5|WriData[23]~23_combout\,
	datad => \entSEL~combout\(0),
	combout => \MUXAO|Mux23~0_combout\);

-- Location: LCCOMB_X80_Y21_N2
\MUXAO|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux24~0_combout\ = (\entSEL~combout\(2) & ((\entSEL~combout\(0) & ((\PIP5|WriData[24]~24_combout\))) # (!\entSEL~combout\(0) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(0),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP5|WriData[24]~24_combout\,
	datad => \entSEL~combout\(2),
	combout => \MUXAO|Mux24~0_combout\);

-- Location: LCFF_X78_Y23_N25
\PIP2|IDEX|saida1[24]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida1[24]~reg0_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida1[24]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X74_Y24_N26
\PIP2|IDEX|saida1[25]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[25]~57_combout\ = (\PIP2|IDEX|saida1[25]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|saida1[25]~reg0_Duplicate_1_regout\,
	combout => \PIP2|IDEX|saida1[25]~57_combout\);

-- Location: LCFF_X91_Y22_N29
\PIP2|IDEX|saida1[26]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida1[26]~reg0_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida1[26]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X74_Y24_N8
\PIP2|IDEX|saida1[26]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[26]~58_combout\ = (\PIP2|IDEX|saida1[26]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|saida1[26]~reg0_Duplicate_1_regout\,
	combout => \PIP2|IDEX|saida1[26]~58_combout\);

-- Location: LCFF_X69_Y21_N25
\PIP3|EXMEM|ResultULA[26]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|ULA|Mux60~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|ResultULA[26]~reg0_Duplicate_1_regout\);

-- Location: LCFF_X85_Y24_N5
\PIP2|IDEX|saida1[27]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida1[27]~reg0_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida1[27]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X74_Y24_N12
\PIP2|IDEX|saida1[27]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[27]~59_combout\ = (\PIP2|IDEX|saida1[27]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|saida1[27]~reg0_Duplicate_1_regout\,
	combout => \PIP2|IDEX|saida1[27]~59_combout\);

-- Location: LCCOMB_X75_Y24_N4
\MUXAO|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux27~1_combout\ = (\entSEL~combout\(1) & (((\entSEL~combout\(0))))) # (!\entSEL~combout\(1) & ((\entSEL~combout\(0) & ((\PIP2|IDEX|saida2[27]~59_combout\))) # (!\entSEL~combout\(0) & (\PIP2|IDEX|saida1[27]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida1[27]~59_combout\,
	datab => \entSEL~combout\(1),
	datac => \PIP2|IDEX|saida2[27]~59_combout\,
	datad => \entSEL~combout\(0),
	combout => \MUXAO|Mux27~1_combout\);

-- Location: LCCOMB_X77_Y19_N30
\PIP2|IDEX|saida1[28]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[28]~60_combout\ = (\PIP2|IDEX|saida1[28]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|saida1[28]~reg0_Duplicate_1_regout\,
	combout => \PIP2|IDEX|saida1[28]~60_combout\);

-- Location: LCCOMB_X74_Y18_N28
\PIP2|IDEX|saida1[29]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[29]~61_combout\ = (\PIP2|IDEX|saida1[29]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP2|IDEX|saida1[29]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP2|IDEX|saida1[29]~61_combout\);

-- Location: LCCOMB_X75_Y18_N24
\MUXAO|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux29~1_combout\ = (\entSEL~combout\(0) & ((\PIP2|IDEX|saida2[29]~61_combout\) # ((\entSEL~combout\(1))))) # (!\entSEL~combout\(0) & (((!\entSEL~combout\(1) & \PIP2|IDEX|saida1[29]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[29]~61_combout\,
	datab => \entSEL~combout\(0),
	datac => \entSEL~combout\(1),
	datad => \PIP2|IDEX|saida1[29]~61_combout\,
	combout => \MUXAO|Mux29~1_combout\);

-- Location: LCFF_X89_Y22_N25
\PIP2|IDEX|saida1[31]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida1[31]~reg0_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida1[31]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X75_Y19_N10
\PIP2|IDEX|saida1[31]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[31]~63_combout\ = (\PIP2|IDEX|saida1[31]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP2|IDEX|saida1[31]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP2|IDEX|saida1[31]~63_combout\);

-- Location: LCCOMB_X75_Y19_N12
\MUXAO|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux31~1_combout\ = (\entSEL~combout\(0) & ((\entSEL~combout\(1)) # ((\PIP2|IDEX|saida2[31]~63_combout\)))) # (!\entSEL~combout\(0) & (!\entSEL~combout\(1) & ((\PIP2|IDEX|saida1[31]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(0),
	datab => \entSEL~combout\(1),
	datac => \PIP2|IDEX|saida2[31]~63_combout\,
	datad => \PIP2|IDEX|saida1[31]~63_combout\,
	combout => \MUXAO|Mux31~1_combout\);

-- Location: LCCOMB_X83_Y20_N8
\PIP2|CTRL|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|CTRL|Mux3~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(31) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(28) & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(26)))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(31) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(26)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(28)))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27) & 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(28) & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(31),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(28),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(26),
	combout => \PIP2|CTRL|Mux3~0_combout\);

-- Location: LCCOMB_X77_Y18_N20
\PIP2|IDEX|ula_ctr[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|ula_ctr[0]~0_combout\ = (\PIP2|CTRL|Mux4~2_combout\ & ((\PIP2|CTRL|Mux2~1_combout\) # (!\PIP2|CTRL|Mux3~1_combout\))) # (!\PIP2|CTRL|Mux4~2_combout\ & ((\PIP2|CTRL|Mux3~1_combout\) # (!\PIP2|CTRL|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|CTRL|Mux4~2_combout\,
	datac => \PIP2|CTRL|Mux3~1_combout\,
	datad => \PIP2|CTRL|Mux2~1_combout\,
	combout => \PIP2|IDEX|ula_ctr[0]~0_combout\);

-- Location: LCCOMB_X77_Y18_N6
\PIP2|ULACONTR|alu_ctr[1]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|ULACONTR|alu_ctr[1]~18_combout\ = (\PIP2|CTRL|Mux4~2_combout\ & ((\PIP2|ULACONTR|Equal16~13_combout\) # ((\PIP2|ULACONTR|alu_ctr~11_combout\ & \PIP2|ULACONTR|alu_ctr~7_combout\)))) # (!\PIP2|CTRL|Mux4~2_combout\ & (\PIP2|ULACONTR|alu_ctr~11_combout\ 
-- & ((\PIP2|ULACONTR|alu_ctr~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|CTRL|Mux4~2_combout\,
	datab => \PIP2|ULACONTR|alu_ctr~11_combout\,
	datac => \PIP2|ULACONTR|Equal16~13_combout\,
	datad => \PIP2|ULACONTR|alu_ctr~7_combout\,
	combout => \PIP2|ULACONTR|alu_ctr[1]~18_combout\);

-- Location: LCCOMB_X78_Y18_N6
\PIP2|ULACONTR|alu_ctr~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|ULACONTR|alu_ctr~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(2) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(5) & (\PIP2|ULACONTR|alu_ctr~5_combout\ & 
-- !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(2),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(5),
	datac => \PIP2|ULACONTR|alu_ctr~5_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(0),
	combout => \PIP2|ULACONTR|alu_ctr~19_combout\);

-- Location: LCCOMB_X77_Y18_N12
\PIP2|ULACONTR|Equal16~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|ULACONTR|Equal16~12_combout\ = (!\PIP2|CTRL|Mux3~1_combout\ & (\PIP2|CTRL|Mux4~2_combout\ & !\PIP2|CTRL|Mux2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|CTRL|Mux3~1_combout\,
	datac => \PIP2|CTRL|Mux4~2_combout\,
	datad => \PIP2|CTRL|Mux2~1_combout\,
	combout => \PIP2|ULACONTR|Equal16~12_combout\);

-- Location: LCCOMB_X77_Y18_N24
\PIP2|ULACONTR|alu_ctr[2]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|ULACONTR|alu_ctr[2]~23_combout\ = (\PIP2|IDEX|ula_ctr[0]~1_combout\ & ((\PIP2|CTRL|Mux3~1_combout\) # (!\PIP2|CTRL|Mux4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|CTRL|Mux3~1_combout\,
	datac => \PIP2|CTRL|Mux4~2_combout\,
	datad => \PIP2|IDEX|ula_ctr[0]~1_combout\,
	combout => \PIP2|ULACONTR|alu_ctr[2]~23_combout\);

-- Location: LCCOMB_X77_Y18_N10
\PIP2|ULACONTR|alu_ctr~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|ULACONTR|alu_ctr~25_combout\ = (\PIP2|ULACONTR|alu_ctr~3_combout\ & \PIP2|ULACONTR|alu_ctr~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|ULACONTR|alu_ctr~3_combout\,
	datad => \PIP2|ULACONTR|alu_ctr~5_combout\,
	combout => \PIP2|ULACONTR|alu_ctr~25_combout\);

-- Location: LCFF_X89_Y18_N1
\PIP2|BREG|regs[22][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[22][0]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[22][0]~regout\);

-- Location: LCFF_X85_Y19_N15
\PIP2|BREG|regs[19][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[0]~0_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[19][0]~regout\);

-- Location: LCFF_X94_Y19_N21
\PIP2|BREG|regs[28][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[0]~0_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[28][0]~regout\);

-- Location: LCFF_X93_Y21_N13
\PIP2|BREG|regs[17][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[0]~0_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[17][0]~regout\);

-- Location: LCFF_X82_Y21_N11
\PIP2|BREG|regs[27][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[0]~0_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[27][0]~regout\);

-- Location: LCCOMB_X85_Y21_N26
\PIP2|BREG|Mux31~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux31~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|regs[30][0]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|regs[26][0]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[26][0]~regout\,
	datab => \PIP2|BREG|regs[30][0]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux31~7_combout\);

-- Location: LCFF_X82_Y18_N21
\PIP2|BREG|regs[31][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[0]~0_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[31][0]~regout\);

-- Location: LCCOMB_X82_Y21_N16
\PIP2|BREG|Mux31~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux31~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux31~7_combout\ & ((\PIP2|BREG|regs[31][0]~regout\))) # (!\PIP2|BREG|Mux31~7_combout\ & (\PIP2|BREG|regs[27][0]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux31~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[27][0]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|regs[31][0]~regout\,
	datad => \PIP2|BREG|Mux31~7_combout\,
	combout => \PIP2|BREG|Mux31~8_combout\);

-- Location: LCFF_X81_Y20_N21
\PIP2|BREG|regs[9][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[9][0]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[9][0]~regout\);

-- Location: LCFF_X81_Y25_N21
\PIP2|BREG|regs[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[1][0]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[1][0]~regout\);

-- Location: LCCOMB_X81_Y25_N22
\PIP2|BREG|Mux31~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux31~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)) # (\PIP2|BREG|regs[9][0]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|regs[1][0]~regout\ & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[1][0]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP2|BREG|regs[9][0]~regout\,
	combout => \PIP2|BREG|Mux31~10_combout\);

-- Location: LCFF_X85_Y25_N15
\PIP2|BREG|regs[11][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[11][0]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[11][0]~regout\);

-- Location: LCCOMB_X82_Y25_N14
\PIP2|BREG|Mux31~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux31~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux31~10_combout\ & ((\PIP2|BREG|regs[11][0]~regout\))) # (!\PIP2|BREG|Mux31~10_combout\ & (\PIP2|BREG|regs[3][0]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux31~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|regs[3][0]~regout\,
	datac => \PIP2|BREG|regs[11][0]~regout\,
	datad => \PIP2|BREG|Mux31~10_combout\,
	combout => \PIP2|BREG|Mux31~11_combout\);

-- Location: LCFF_X94_Y27_N25
\PIP2|BREG|regs[6][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[0]~0_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[6][0]~regout\);

-- Location: LCFF_X80_Y25_N13
\PIP2|BREG|regs[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[0]~0_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[2][0]~regout\);

-- Location: LCFF_X94_Y26_N29
\PIP2|BREG|regs[13][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[0]~0_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[13][0]~regout\);

-- Location: LCFF_X87_Y17_N1
\PIP2|BREG|regs[19][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[19][1]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[19][1]~regout\);

-- Location: LCCOMB_X86_Y18_N28
\PIP2|BREG|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux30~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|regs[22][1]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & \PIP2|BREG|regs[18][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP2|BREG|regs[22][1]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP2|BREG|regs[18][1]~regout\,
	combout => \PIP2|BREG|Mux30~0_combout\);

-- Location: LCCOMB_X85_Y18_N28
\PIP2|BREG|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux30~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux30~0_combout\ & ((\PIP2|BREG|regs[23][1]~regout\))) # (!\PIP2|BREG|Mux30~0_combout\ & (\PIP2|BREG|regs[19][1]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[19][1]~regout\,
	datab => \PIP2|BREG|regs[23][1]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP2|BREG|Mux30~0_combout\,
	combout => \PIP2|BREG|Mux30~1_combout\);

-- Location: LCFF_X94_Y19_N3
\PIP2|BREG|regs[28][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[1]~1_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[28][1]~regout\);

-- Location: LCFF_X94_Y20_N21
\PIP2|BREG|regs[24][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[24][1]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[24][1]~regout\);

-- Location: LCCOMB_X92_Y17_N12
\PIP2|BREG|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux30~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[25][1]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[24][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[24][1]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|regs[25][1]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux30~2_combout\);

-- Location: LCFF_X92_Y18_N17
\PIP2|BREG|regs[29][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[29][1]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[29][1]~regout\);

-- Location: LCCOMB_X92_Y17_N18
\PIP2|BREG|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux30~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux30~2_combout\ & (\PIP2|BREG|regs[29][1]~regout\)) # (!\PIP2|BREG|Mux30~2_combout\ & ((\PIP2|BREG|regs[28][1]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[29][1]~regout\,
	datab => \PIP2|BREG|regs[28][1]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux30~2_combout\,
	combout => \PIP2|BREG|Mux30~3_combout\);

-- Location: LCFF_X93_Y20_N15
\PIP2|BREG|regs[20][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[20][1]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[20][1]~regout\);

-- Location: LCFF_X94_Y21_N27
\PIP2|BREG|regs[16][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[16][1]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[16][1]~regout\);

-- Location: LCCOMB_X93_Y21_N6
\PIP2|BREG|Mux30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux30~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|regs[17][1]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[16][1]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[16][1]~regout\,
	datab => \PIP2|BREG|regs[17][1]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux30~4_combout\);

-- Location: LCFF_X92_Y21_N13
\PIP2|BREG|regs[21][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[21][1]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[21][1]~regout\);

-- Location: LCCOMB_X85_Y21_N0
\PIP2|BREG|Mux30~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux30~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux30~4_combout\ & (\PIP2|BREG|regs[21][1]~regout\)) # (!\PIP2|BREG|Mux30~4_combout\ & ((\PIP2|BREG|regs[20][1]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux30~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[21][1]~regout\,
	datab => \PIP2|BREG|regs[20][1]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux30~4_combout\,
	combout => \PIP2|BREG|Mux30~5_combout\);

-- Location: LCCOMB_X85_Y21_N2
\PIP2|BREG|Mux30~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux30~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)) # ((\PIP2|BREG|Mux30~3_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux30~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|Mux30~3_combout\,
	datad => \PIP2|BREG|Mux30~5_combout\,
	combout => \PIP2|BREG|Mux30~6_combout\);

-- Location: LCFF_X86_Y21_N31
\PIP2|BREG|regs[30][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[30][1]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[30][1]~regout\);

-- Location: LCCOMB_X85_Y21_N22
\PIP2|BREG|Mux30~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux30~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[27][1]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[26][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[27][1]~regout\,
	datab => \PIP2|BREG|regs[26][1]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux30~7_combout\);

-- Location: LCFF_X82_Y18_N11
\PIP2|BREG|regs[31][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[31][1]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[31][1]~regout\);

-- Location: LCCOMB_X85_Y21_N4
\PIP2|BREG|Mux30~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux30~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux30~7_combout\ & (\PIP2|BREG|regs[31][1]~regout\)) # (!\PIP2|BREG|Mux30~7_combout\ & ((\PIP2|BREG|regs[30][1]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux30~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[31][1]~regout\,
	datab => \PIP2|BREG|regs[30][1]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux30~7_combout\,
	combout => \PIP2|BREG|Mux30~8_combout\);

-- Location: LCCOMB_X85_Y21_N6
\PIP2|BREG|Mux30~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux30~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux30~6_combout\ & ((\PIP2|BREG|Mux30~8_combout\))) # (!\PIP2|BREG|Mux30~6_combout\ & (\PIP2|BREG|Mux30~1_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux30~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux30~1_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|Mux30~8_combout\,
	datad => \PIP2|BREG|Mux30~6_combout\,
	combout => \PIP2|BREG|Mux30~9_combout\);

-- Location: LCFF_X81_Y26_N13
\PIP2|BREG|regs[9][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[9][1]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[9][1]~regout\);

-- Location: LCCOMB_X81_Y26_N26
\PIP2|BREG|Mux30~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux30~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|regs[9][1]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|regs[1][1]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[9][1]~regout\,
	datab => \PIP2|BREG|regs[1][1]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux30~10_combout\);

-- Location: LCFF_X80_Y24_N21
\PIP2|BREG|regs[10][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[10][1]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[10][1]~regout\);

-- Location: LCFF_X94_Y26_N19
\PIP2|BREG|regs[13][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[13][1]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[13][1]~regout\);

-- Location: LCFF_X91_Y26_N13
\PIP2|BREG|regs[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[1]~1_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[5][1]~regout\);

-- Location: LCCOMB_X94_Y21_N4
\PIP2|BREG|Mux62~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux62~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[24][1]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|regs[16][1]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[24][1]~regout\,
	datab => \PIP2|BREG|regs[16][1]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux62~4_combout\);

-- Location: LCCOMB_X93_Y20_N0
\PIP2|BREG|Mux62~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux62~5_combout\ = (\PIP2|BREG|Mux62~4_combout\ & ((\PIP2|BREG|regs[28][1]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP2|BREG|Mux62~4_combout\ & (((\PIP2|BREG|regs[20][1]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux62~4_combout\,
	datab => \PIP2|BREG|regs[28][1]~regout\,
	datac => \PIP2|BREG|regs[20][1]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux62~5_combout\);

-- Location: LCCOMB_X80_Y24_N0
\PIP2|BREG|Mux62~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux62~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[10][1]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|regs[8][1]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[10][1]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|regs[8][1]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux62~10_combout\);

-- Location: LCCOMB_X85_Y25_N6
\PIP2|BREG|Mux62~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux62~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux62~10_combout\ & (\PIP2|BREG|regs[11][1]~regout\)) # (!\PIP2|BREG|Mux62~10_combout\ & ((\PIP2|BREG|regs[9][1]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux62~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|regs[11][1]~regout\,
	datac => \PIP2|BREG|regs[9][1]~regout\,
	datad => \PIP2|BREG|Mux62~10_combout\,
	combout => \PIP2|BREG|Mux62~11_combout\);

-- Location: LCCOMB_X87_Y25_N10
\PIP2|BREG|Mux62~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux62~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|regs[13][1]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[12][1]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[12][1]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|regs[13][1]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux62~17_combout\);

-- Location: LCCOMB_X85_Y18_N24
\PIP2|BREG|Mux63~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux63~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[22][0]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|regs[18][0]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[22][0]~regout\,
	datab => \PIP2|BREG|regs[18][0]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux63~2_combout\);

-- Location: LCCOMB_X82_Y18_N18
\PIP2|BREG|Mux63~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux63~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)) # (\PIP2|BREG|regs[27][0]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[19][0]~regout\ & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[19][0]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP2|BREG|regs[27][0]~regout\,
	combout => \PIP2|BREG|Mux63~7_combout\);

-- Location: LCCOMB_X82_Y18_N4
\PIP2|BREG|Mux63~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux63~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux63~7_combout\ & (\PIP2|BREG|regs[31][0]~regout\)) # (!\PIP2|BREG|Mux63~7_combout\ & ((\PIP2|BREG|regs[23][0]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux63~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[31][0]~regout\,
	datab => \PIP2|BREG|regs[23][0]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP2|BREG|Mux63~7_combout\,
	combout => \PIP2|BREG|Mux63~8_combout\);

-- Location: LCCOMB_X80_Y23_N28
\PIP2|BREG|Mux63~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux63~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[10][0]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[8][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[8][0]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|regs[10][0]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux63~12_combout\);

-- Location: LCCOMB_X81_Y20_N6
\PIP2|BREG|Mux63~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux63~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux63~12_combout\ & ((\PIP2|BREG|regs[11][0]~regout\))) # (!\PIP2|BREG|Mux63~12_combout\ & (\PIP2|BREG|regs[9][0]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux63~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[9][0]~regout\,
	datab => \PIP2|BREG|regs[11][0]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP2|BREG|Mux63~12_combout\,
	combout => \PIP2|BREG|Mux63~13_combout\);

-- Location: LCCOMB_X86_Y25_N24
\PIP2|BREG|Mux63~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux63~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[13][0]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|regs[12][0]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[13][0]~regout\,
	datab => \PIP2|BREG|regs[12][0]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux63~17_combout\);

-- Location: LCCOMB_X86_Y25_N22
\PIP2|BREG|Mux63~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux63~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux63~17_combout\ & (\PIP2|BREG|regs[15][0]~regout\)) # (!\PIP2|BREG|Mux63~17_combout\ & ((\PIP2|BREG|regs[14][0]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux63~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[15][0]~regout\,
	datac => \PIP2|BREG|Mux63~17_combout\,
	datad => \PIP2|BREG|regs[14][0]~regout\,
	combout => \PIP2|BREG|Mux63~18_combout\);

-- Location: LCFF_X85_Y17_N17
\PIP2|BREG|regs[18][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[2]~2_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[18][2]~regout\);

-- Location: LCFF_X85_Y18_N17
\PIP2|BREG|regs[23][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[2]~2_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[23][2]~regout\);

-- Location: LCFF_X94_Y22_N25
\PIP2|BREG|regs[28][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[28][2]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[28][2]~regout\);

-- Location: LCFF_X93_Y20_N23
\PIP2|BREG|regs[20][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[20][2]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[20][2]~regout\);

-- Location: LCFF_X93_Y19_N25
\PIP2|BREG|regs[16][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[2]~2_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[16][2]~regout\);

-- Location: LCFF_X85_Y21_N25
\PIP2|BREG|regs[26][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[26][2]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[26][2]~regout\);

-- Location: LCFF_X82_Y25_N21
\PIP2|BREG|regs[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[2]~2_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[3][2]~regout\);

-- Location: LCFF_X81_Y20_N31
\PIP2|BREG|regs[9][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[9][2]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[9][2]~regout\);

-- Location: LCFF_X83_Y25_N25
\PIP2|BREG|regs[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[1][2]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[1][2]~regout\);

-- Location: LCCOMB_X83_Y25_N10
\PIP2|BREG|Mux29~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux29~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|regs[9][2]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|regs[1][2]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[1][2]~regout\,
	datab => \PIP2|BREG|regs[9][2]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux29~10_combout\);

-- Location: LCCOMB_X85_Y25_N22
\PIP2|BREG|Mux29~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux29~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux29~10_combout\ & (\PIP2|BREG|regs[11][2]~regout\)) # (!\PIP2|BREG|Mux29~10_combout\ & ((\PIP2|BREG|regs[3][2]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[11][2]~regout\,
	datab => \PIP2|BREG|regs[3][2]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP2|BREG|Mux29~10_combout\,
	combout => \PIP2|BREG|Mux29~11_combout\);

-- Location: LCFF_X88_Y26_N23
\PIP2|BREG|regs[12][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[12][2]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[12][2]~regout\);

-- Location: LCCOMB_X86_Y27_N26
\PIP2|BREG|Mux29~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux29~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[6][2]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[4][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[4][2]~regout\,
	datab => \PIP2|BREG|regs[6][2]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux29~12_combout\);

-- Location: LCFF_X92_Y25_N3
\PIP2|BREG|regs[14][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[2]~2_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[14][2]~regout\);

-- Location: LCCOMB_X86_Y25_N0
\PIP2|BREG|Mux29~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux29~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux29~12_combout\ & ((\PIP2|BREG|regs[14][2]~regout\))) # (!\PIP2|BREG|Mux29~12_combout\ & (\PIP2|BREG|regs[12][2]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux29~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[12][2]~regout\,
	datab => \PIP2|BREG|regs[14][2]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux29~12_combout\,
	combout => \PIP2|BREG|Mux29~13_combout\);

-- Location: LCFF_X80_Y23_N7
\PIP2|BREG|regs[8][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[8][2]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[8][2]~regout\);

-- Location: LCCOMB_X80_Y24_N8
\PIP2|BREG|Mux29~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux29~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[10][2]~regout\))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[8][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[8][2]~regout\,
	datab => \PIP2|BREG|regs[10][2]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux29~14_combout\);

-- Location: LCFF_X82_Y24_N5
\PIP2|BREG|regs[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[2][2]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[2][2]~regout\);

-- Location: LCCOMB_X82_Y24_N18
\PIP2|BREG|Mux29~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux29~15_combout\ = (\PIP2|BREG|Mux29~14_combout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|regs[2][2]~regout\ & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[2][2]~regout\,
	datac => \PIP2|BREG|Mux29~14_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux29~15_combout\);

-- Location: LCCOMB_X86_Y25_N30
\PIP2|BREG|Mux29~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux29~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux29~13_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|Mux29~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|Mux29~15_combout\,
	datad => \PIP2|BREG|Mux29~13_combout\,
	combout => \PIP2|BREG|Mux29~16_combout\);

-- Location: LCFF_X88_Y25_N17
\PIP2|BREG|regs[13][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[2]~2_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[13][2]~regout\);

-- Location: LCFF_X92_Y27_N25
\PIP2|BREG|regs[7][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[2]~2_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[7][2]~regout\);

-- Location: LCCOMB_X88_Y27_N28
\PIP2|BREG|Mux29~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux29~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[7][2]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[5][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[7][2]~regout\,
	datab => \PIP2|BREG|regs[5][2]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux29~17_combout\);

-- Location: LCFF_X87_Y25_N3
\PIP2|BREG|regs[15][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[15][2]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[15][2]~regout\);

-- Location: LCCOMB_X87_Y25_N12
\PIP2|BREG|Mux29~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux29~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux29~17_combout\ & ((\PIP2|BREG|regs[15][2]~regout\))) # (!\PIP2|BREG|Mux29~17_combout\ & (\PIP2|BREG|regs[13][2]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux29~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[13][2]~regout\,
	datab => \PIP2|BREG|regs[15][2]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux29~17_combout\,
	combout => \PIP2|BREG|Mux29~18_combout\);

-- Location: LCCOMB_X86_Y25_N8
\PIP2|BREG|Mux29~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux29~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux29~16_combout\ & (\PIP2|BREG|Mux29~18_combout\)) # (!\PIP2|BREG|Mux29~16_combout\ & ((\PIP2|BREG|Mux29~11_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|Mux29~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP2|BREG|Mux29~16_combout\,
	datac => \PIP2|BREG|Mux29~18_combout\,
	datad => \PIP2|BREG|Mux29~11_combout\,
	combout => \PIP2|BREG|Mux29~19_combout\);

-- Location: LCFF_X87_Y20_N7
\PIP2|BREG|regs[22][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[3]~3_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[22][3]~regout\);

-- Location: LCFF_X88_Y17_N17
\PIP2|BREG|regs[23][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[23][3]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[23][3]~regout\);

-- Location: LCFF_X94_Y19_N5
\PIP2|BREG|regs[28][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[3]~3_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[28][3]~regout\);

-- Location: LCFF_X85_Y20_N27
\PIP2|BREG|regs[21][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|DataEscrita[3]~3_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[21][3]~regout\);

-- Location: LCFF_X90_Y17_N27
\PIP2|BREG|regs[27][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[3]~3_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[27][3]~regout\);

-- Location: LCCOMB_X85_Y21_N30
\PIP2|BREG|Mux28~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux28~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[27][3]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[26][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[26][3]~regout\,
	datab => \PIP2|BREG|regs[27][3]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux28~7_combout\);

-- Location: LCFF_X91_Y17_N29
\PIP2|BREG|regs[31][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[31][3]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[31][3]~regout\);

-- Location: LCCOMB_X91_Y17_N30
\PIP2|BREG|Mux28~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux28~8_combout\ = (\PIP2|BREG|Mux28~7_combout\ & (((\PIP2|BREG|regs[31][3]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP2|BREG|Mux28~7_combout\ & (\PIP2|BREG|regs[30][3]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[30][3]~regout\,
	datab => \PIP2|BREG|regs[31][3]~regout\,
	datac => \PIP2|BREG|Mux28~7_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux28~8_combout\);

-- Location: LCFF_X91_Y27_N3
\PIP2|BREG|regs[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[4][3]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[4][3]~regout\);

-- Location: LCFF_X91_Y25_N9
\PIP2|BREG|regs[7][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[3]~3_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[7][3]~regout\);

-- Location: LCFF_X87_Y25_N15
\PIP2|BREG|regs[15][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[3]~3_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[15][3]~regout\);

-- Location: LCCOMB_X89_Y17_N0
\PIP2|BREG|Mux60~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux60~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[23][3]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[19][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[23][3]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[19][3]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux60~7_combout\);

-- Location: LCCOMB_X90_Y17_N12
\PIP2|BREG|Mux60~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux60~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux60~7_combout\ & (\PIP2|BREG|regs[31][3]~regout\)) # (!\PIP2|BREG|Mux60~7_combout\ & ((\PIP2|BREG|regs[27][3]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux60~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|regs[31][3]~regout\,
	datac => \PIP2|BREG|Mux60~7_combout\,
	datad => \PIP2|BREG|regs[27][3]~regout\,
	combout => \PIP2|BREG|Mux60~8_combout\);

-- Location: LCCOMB_X89_Y18_N8
\PIP2|BREG|Mux61~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux61~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[22][2]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[18][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[18][2]~regout\,
	datab => \PIP2|BREG|regs[22][2]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux61~2_combout\);

-- Location: LCCOMB_X85_Y21_N16
\PIP2|BREG|Mux61~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux61~3_combout\ = (\PIP2|BREG|Mux61~2_combout\ & (((\PIP2|BREG|regs[30][2]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP2|BREG|Mux61~2_combout\ & (\PIP2|BREG|regs[26][2]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[26][2]~regout\,
	datab => \PIP2|BREG|regs[30][2]~regout\,
	datac => \PIP2|BREG|Mux61~2_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux61~3_combout\);

-- Location: LCCOMB_X93_Y18_N16
\PIP2|BREG|Mux61~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux61~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[20][2]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[16][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[20][2]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[16][2]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux61~4_combout\);

-- Location: LCCOMB_X93_Y18_N6
\PIP2|BREG|Mux61~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux61~5_combout\ = (\PIP2|BREG|Mux61~4_combout\ & ((\PIP2|BREG|regs[28][2]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP2|BREG|Mux61~4_combout\ & (((\PIP2|BREG|regs[24][2]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[28][2]~regout\,
	datab => \PIP2|BREG|regs[24][2]~regout\,
	datac => \PIP2|BREG|Mux61~4_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux61~5_combout\);

-- Location: LCCOMB_X81_Y20_N16
\PIP2|BREG|Mux61~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux61~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|Mux61~3_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux61~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux61~3_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP2|BREG|Mux61~5_combout\,
	combout => \PIP2|BREG|Mux61~6_combout\);

-- Location: LCCOMB_X85_Y25_N18
\PIP2|BREG|Mux61~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux61~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[3][2]~regout\)) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[1][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[3][2]~regout\,
	datac => \PIP2|BREG|regs[1][2]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux61~14_combout\);

-- Location: LCCOMB_X82_Y24_N28
\PIP2|BREG|Mux61~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux61~15_combout\ = (\PIP2|BREG|Mux61~14_combout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & \PIP2|BREG|regs[2][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|regs[2][2]~regout\,
	datad => \PIP2|BREG|Mux61~14_combout\,
	combout => \PIP2|BREG|Mux61~15_combout\);

-- Location: LCCOMB_X87_Y25_N8
\PIP2|BREG|Mux61~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux61~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[13][2]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|regs[12][2]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[13][2]~regout\,
	datab => \PIP2|BREG|regs[12][2]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux61~17_combout\);

-- Location: LCCOMB_X87_Y25_N6
\PIP2|BREG|Mux61~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux61~18_combout\ = (\PIP2|BREG|Mux61~17_combout\ & (((\PIP2|BREG|regs[15][2]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP2|BREG|Mux61~17_combout\ & (\PIP2|BREG|regs[14][2]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[14][2]~regout\,
	datab => \PIP2|BREG|regs[15][2]~regout\,
	datac => \PIP2|BREG|Mux61~17_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux61~18_combout\);

-- Location: LCFF_X94_Y17_N1
\PIP2|BREG|regs[23][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[23][4]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[23][4]~regout\);

-- Location: LCFF_X92_Y20_N31
\PIP2|BREG|regs[25][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[25][4]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[25][4]~regout\);

-- Location: LCFF_X91_Y23_N17
\PIP2|BREG|regs[20][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[4]~4_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[20][4]~regout\);

-- Location: LCFF_X89_Y19_N7
\PIP2|BREG|regs[27][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[27][4]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[27][4]~regout\);

-- Location: LCFF_X83_Y21_N13
\PIP2|BREG|regs[26][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[4]~4_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[26][4]~regout\);

-- Location: LCCOMB_X90_Y18_N22
\PIP2|BREG|Mux27~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux27~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|regs[30][4]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|regs[26][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[26][4]~regout\,
	datab => \PIP2|BREG|regs[30][4]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux27~7_combout\);

-- Location: LCCOMB_X86_Y18_N24
\PIP2|BREG|Mux27~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux27~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux27~7_combout\ & ((\PIP2|BREG|regs[31][4]~regout\))) # (!\PIP2|BREG|Mux27~7_combout\ & (\PIP2|BREG|regs[27][4]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[27][4]~regout\,
	datab => \PIP2|BREG|regs[31][4]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP2|BREG|Mux27~7_combout\,
	combout => \PIP2|BREG|Mux27~8_combout\);

-- Location: LCFF_X81_Y24_N21
\PIP2|BREG|regs[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[4]~4_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[1][4]~regout\);

-- Location: LCFF_X86_Y22_N21
\PIP2|BREG|regs[12][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[12][4]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[12][4]~regout\);

-- Location: LCFF_X86_Y27_N1
\PIP2|BREG|regs[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[4][4]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[4][4]~regout\);

-- Location: LCFF_X82_Y24_N17
\PIP2|BREG|regs[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[4]~4_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[2][4]~regout\);

-- Location: LCFF_X87_Y21_N17
\PIP2|BREG|regs[18][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[5]~5_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[18][5]~regout\);

-- Location: LCFF_X93_Y20_N17
\PIP2|BREG|regs[20][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[20][5]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[20][5]~regout\);

-- Location: LCFF_X93_Y19_N7
\PIP2|BREG|regs[16][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[16][5]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[16][5]~regout\);

-- Location: LCFF_X92_Y17_N7
\PIP2|BREG|regs[26][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[26][5]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[26][5]~regout\);

-- Location: LCFF_X89_Y26_N17
\PIP2|BREG|regs[6][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[6][5]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[6][5]~regout\);

-- Location: LCCOMB_X92_Y21_N2
\PIP2|BREG|Mux58~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux58~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[21][5]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[17][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[17][5]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[21][5]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux58~0_combout\);

-- Location: LCCOMB_X88_Y22_N14
\PIP2|BREG|Mux58~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux58~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[26][5]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[18][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|regs[26][5]~regout\,
	datac => \PIP2|BREG|regs[18][5]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux58~2_combout\);

-- Location: LCCOMB_X89_Y18_N28
\PIP2|BREG|Mux58~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux58~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux58~2_combout\ & ((\PIP2|BREG|regs[30][5]~regout\))) # (!\PIP2|BREG|Mux58~2_combout\ & (\PIP2|BREG|regs[22][5]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux58~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|regs[22][5]~regout\,
	datac => \PIP2|BREG|regs[30][5]~regout\,
	datad => \PIP2|BREG|Mux58~2_combout\,
	combout => \PIP2|BREG|Mux58~3_combout\);

-- Location: LCCOMB_X93_Y19_N28
\PIP2|BREG|Mux58~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux58~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|regs[24][5]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[16][5]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[16][5]~regout\,
	datab => \PIP2|BREG|regs[24][5]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux58~4_combout\);

-- Location: LCCOMB_X93_Y19_N22
\PIP2|BREG|Mux58~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux58~5_combout\ = (\PIP2|BREG|Mux58~4_combout\ & ((\PIP2|BREG|regs[28][5]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP2|BREG|Mux58~4_combout\ & (((\PIP2|BREG|regs[20][5]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[28][5]~regout\,
	datab => \PIP2|BREG|Mux58~4_combout\,
	datac => \PIP2|BREG|regs[20][5]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux58~5_combout\);

-- Location: LCCOMB_X89_Y18_N6
\PIP2|BREG|Mux58~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux58~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux58~3_combout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & \PIP2|BREG|Mux58~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|Mux58~3_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP2|BREG|Mux58~5_combout\,
	combout => \PIP2|BREG|Mux58~6_combout\);

-- Location: LCCOMB_X87_Y27_N22
\PIP2|BREG|Mux59~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux59~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[5][4]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[4][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[5][4]~regout\,
	datac => \PIP2|BREG|regs[4][4]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux59~10_combout\);

-- Location: LCCOMB_X87_Y27_N4
\PIP2|BREG|Mux59~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux59~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux59~10_combout\ & ((\PIP2|BREG|regs[7][4]~regout\))) # (!\PIP2|BREG|Mux59~10_combout\ & (\PIP2|BREG|regs[6][4]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux59~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[6][4]~regout\,
	datac => \PIP2|BREG|regs[7][4]~regout\,
	datad => \PIP2|BREG|Mux59~10_combout\,
	combout => \PIP2|BREG|Mux59~11_combout\);

-- Location: LCCOMB_X83_Y24_N20
\PIP2|BREG|Mux59~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux59~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[3][4]~regout\))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[1][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[1][4]~regout\,
	datab => \PIP2|BREG|regs[3][4]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux59~14_combout\);

-- Location: LCCOMB_X82_Y24_N26
\PIP2|BREG|Mux59~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux59~15_combout\ = (\PIP2|BREG|Mux59~14_combout\) # ((\PIP2|BREG|regs[2][4]~regout\ & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[2][4]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP2|BREG|Mux59~14_combout\,
	combout => \PIP2|BREG|Mux59~15_combout\);

-- Location: LCCOMB_X82_Y21_N24
\PIP2|Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|Equal1~2_combout\ = (\PIP2|BREG|Mux27~20_combout\ & (\PIP2|BREG|Mux59~20_combout\ & (\PIP2|BREG|Mux26~20_combout\ $ (!\PIP2|BREG|Mux58~20_combout\)))) # (!\PIP2|BREG|Mux27~20_combout\ & (!\PIP2|BREG|Mux59~20_combout\ & (\PIP2|BREG|Mux26~20_combout\ 
-- $ (!\PIP2|BREG|Mux58~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux27~20_combout\,
	datab => \PIP2|BREG|Mux59~20_combout\,
	datac => \PIP2|BREG|Mux26~20_combout\,
	datad => \PIP2|BREG|Mux58~20_combout\,
	combout => \PIP2|Equal1~2_combout\);

-- Location: LCFF_X87_Y19_N31
\PIP2|BREG|regs[22][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[6]~6_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[22][6]~regout\);

-- Location: LCFF_X86_Y18_N3
\PIP2|BREG|regs[19][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[19][6]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[19][6]~regout\);

-- Location: LCFF_X87_Y21_N23
\PIP2|BREG|regs[18][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[18][6]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[18][6]~regout\);

-- Location: LCCOMB_X86_Y19_N12
\PIP2|BREG|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux25~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[19][6]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[18][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[18][6]~regout\,
	datab => \PIP2|BREG|regs[19][6]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux25~0_combout\);

-- Location: LCFF_X86_Y19_N15
\PIP2|BREG|regs[23][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[23][6]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[23][6]~regout\);

-- Location: LCCOMB_X86_Y19_N24
\PIP2|BREG|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux25~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux25~0_combout\ & ((\PIP2|BREG|regs[23][6]~regout\))) # (!\PIP2|BREG|Mux25~0_combout\ & (\PIP2|BREG|regs[22][6]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP2|BREG|regs[22][6]~regout\,
	datac => \PIP2|BREG|regs[23][6]~regout\,
	datad => \PIP2|BREG|Mux25~0_combout\,
	combout => \PIP2|BREG|Mux25~1_combout\);

-- Location: LCFF_X83_Y21_N7
\PIP2|BREG|regs[26][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[26][6]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[26][6]~regout\);

-- Location: LCFF_X89_Y20_N5
\PIP2|BREG|regs[31][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[6]~6_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[31][6]~regout\);

-- Location: LCFF_X79_Y26_N5
\PIP2|BREG|regs[11][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[11][6]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[11][6]~regout\);

-- Location: LCFF_X86_Y24_N21
\PIP2|BREG|regs[12][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[6]~6_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[12][6]~regout\);

-- Location: LCFF_X86_Y27_N31
\PIP2|BREG|regs[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[6]~6_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[4][6]~regout\);

-- Location: LCFF_X89_Y27_N3
\PIP2|BREG|regs[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[5][6]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[5][6]~regout\);

-- Location: LCCOMB_X87_Y18_N30
\PIP2|BREG|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux24~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|regs[22][7]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|regs[18][7]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[18][7]~regout\,
	datab => \PIP2|BREG|regs[22][7]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux24~0_combout\);

-- Location: LCCOMB_X88_Y17_N12
\PIP2|BREG|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux24~1_combout\ = (\PIP2|BREG|Mux24~0_combout\ & ((\PIP2|BREG|regs[23][7]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP2|BREG|Mux24~0_combout\ & (((\PIP2|BREG|regs[19][7]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux24~0_combout\,
	datab => \PIP2|BREG|regs[23][7]~regout\,
	datac => \PIP2|BREG|regs[19][7]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux24~1_combout\);

-- Location: LCFF_X94_Y19_N15
\PIP2|BREG|regs[28][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[28][7]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[28][7]~regout\);

-- Location: LCFF_X90_Y21_N13
\PIP2|BREG|regs[25][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[25][7]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[25][7]~regout\);

-- Location: LCFF_X91_Y21_N25
\PIP2|BREG|regs[17][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[7]~7_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[17][7]~regout\);

-- Location: LCCOMB_X91_Y21_N18
\PIP2|BREG|Mux24~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux24~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[17][7]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[16][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[17][7]~regout\,
	datab => \PIP2|BREG|regs[16][7]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux24~4_combout\);

-- Location: LCCOMB_X91_Y21_N12
\PIP2|BREG|Mux24~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux24~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux24~4_combout\ & (\PIP2|BREG|regs[21][7]~regout\)) # (!\PIP2|BREG|Mux24~4_combout\ & ((\PIP2|BREG|regs[20][7]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP2|BREG|regs[21][7]~regout\,
	datac => \PIP2|BREG|regs[20][7]~regout\,
	datad => \PIP2|BREG|Mux24~4_combout\,
	combout => \PIP2|BREG|Mux24~5_combout\);

-- Location: LCFF_X90_Y17_N25
\PIP2|BREG|regs[27][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[27][7]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[27][7]~regout\);

-- Location: LCFF_X77_Y25_N13
\PIP2|BREG|regs[11][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[11][7]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[11][7]~regout\);

-- Location: LCFF_X93_Y26_N11
\PIP2|BREG|regs[7][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[7][7]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[7][7]~regout\);

-- Location: LCCOMB_X87_Y21_N8
\PIP2|BREG|Mux57~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux57~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[22][6]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|regs[18][6]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[22][6]~regout\,
	datab => \PIP2|BREG|regs[18][6]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux57~2_combout\);

-- Location: LCCOMB_X83_Y21_N20
\PIP2|BREG|Mux57~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux57~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux57~2_combout\ & (\PIP2|BREG|regs[30][6]~regout\)) # (!\PIP2|BREG|Mux57~2_combout\ & ((\PIP2|BREG|regs[26][6]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux57~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[30][6]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|Mux57~2_combout\,
	datad => \PIP2|BREG|regs[26][6]~regout\,
	combout => \PIP2|BREG|Mux57~3_combout\);

-- Location: LCCOMB_X86_Y18_N10
\PIP2|BREG|Mux57~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux57~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[27][6]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & \PIP2|BREG|regs[19][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|regs[27][6]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP2|BREG|regs[19][6]~regout\,
	combout => \PIP2|BREG|Mux57~7_combout\);

-- Location: LCCOMB_X75_Y20_N2
\PIP2|BREG|Mux57~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux57~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux57~7_combout\ & ((\PIP2|BREG|regs[31][6]~regout\))) # (!\PIP2|BREG|Mux57~7_combout\ & (\PIP2|BREG|regs[23][6]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux57~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[23][6]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP2|BREG|regs[31][6]~regout\,
	datad => \PIP2|BREG|Mux57~7_combout\,
	combout => \PIP2|BREG|Mux57~8_combout\);

-- Location: LCCOMB_X89_Y27_N28
\PIP2|BREG|Mux57~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux57~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[5][6]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|regs[4][6]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|regs[5][6]~regout\,
	datac => \PIP2|BREG|regs[4][6]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux57~10_combout\);

-- Location: LCCOMB_X88_Y27_N8
\PIP2|BREG|Mux57~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux57~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux57~10_combout\ & ((\PIP2|BREG|regs[7][6]~regout\))) # (!\PIP2|BREG|Mux57~10_combout\ & (\PIP2|BREG|regs[6][6]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux57~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[6][6]~regout\,
	datac => \PIP2|BREG|regs[7][6]~regout\,
	datad => \PIP2|BREG|Mux57~10_combout\,
	combout => \PIP2|BREG|Mux57~11_combout\);

-- Location: LCFF_X93_Y20_N31
\PIP2|BREG|regs[20][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[20][8]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[20][8]~regout\);

-- Location: LCFF_X91_Y18_N9
\PIP2|BREG|regs[26][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[8]~8_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[26][8]~regout\);

-- Location: LCFF_X82_Y25_N3
\PIP2|BREG|regs[3][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[3][8]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[3][8]~regout\);

-- Location: LCFF_X78_Y25_N13
\PIP2|BREG|regs[9][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[8]~8_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[9][8]~regout\);

-- Location: LCFF_X87_Y21_N7
\PIP2|BREG|regs[18][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[18][9]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[18][9]~regout\);

-- Location: LCFF_X94_Y22_N31
\PIP2|BREG|regs[28][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[28][9]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[28][9]~regout\);

-- Location: LCFF_X92_Y24_N9
\PIP2|BREG|regs[25][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[25][9]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[25][9]~regout\);

-- Location: LCFF_X88_Y21_N23
\PIP2|BREG|regs[26][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[9]~9_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[26][9]~regout\);

-- Location: LCCOMB_X88_Y21_N28
\PIP2|BREG|Mux22~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux22~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[27][9]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[26][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[27][9]~regout\,
	datab => \PIP2|BREG|regs[26][9]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux22~7_combout\);

-- Location: LCCOMB_X88_Y21_N26
\PIP2|BREG|Mux22~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux22~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux22~7_combout\ & (\PIP2|BREG|regs[31][9]~regout\)) # (!\PIP2|BREG|Mux22~7_combout\ & ((\PIP2|BREG|regs[30][9]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux22~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[31][9]~regout\,
	datab => \PIP2|BREG|regs[30][9]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux22~7_combout\,
	combout => \PIP2|BREG|Mux22~8_combout\);

-- Location: LCFF_X79_Y25_N25
\PIP2|BREG|regs[3][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[9]~9_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[3][9]~regout\);

-- Location: LCFF_X89_Y26_N29
\PIP2|BREG|regs[6][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[6][9]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[6][9]~regout\);

-- Location: LCFF_X79_Y22_N21
\PIP2|BREG|regs[10][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[9]~9_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[10][9]~regout\);

-- Location: LCCOMB_X77_Y24_N20
\PIP2|BREG|Mux22~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux22~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[10][9]~regout\)) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[8][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[10][9]~regout\,
	datab => \PIP2|BREG|regs[8][9]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux22~14_combout\);

-- Location: LCCOMB_X77_Y24_N6
\PIP2|BREG|Mux22~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux22~15_combout\ = (\PIP2|BREG|Mux22~14_combout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|regs[2][9]~regout\ & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[2][9]~regout\,
	datac => \PIP2|BREG|Mux22~14_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux22~15_combout\);

-- Location: LCFF_X91_Y26_N17
\PIP2|BREG|regs[5][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[5][9]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[5][9]~regout\);

-- Location: LCCOMB_X91_Y26_N18
\PIP2|BREG|Mux22~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux22~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[7][9]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|regs[5][9]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[7][9]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|regs[5][9]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux22~17_combout\);

-- Location: LCCOMB_X78_Y24_N16
\PIP2|BREG|Mux22~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux22~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux22~17_combout\ & ((\PIP2|BREG|regs[15][9]~regout\))) # (!\PIP2|BREG|Mux22~17_combout\ & (\PIP2|BREG|regs[13][9]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux22~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[13][9]~regout\,
	datac => \PIP2|BREG|regs[15][9]~regout\,
	datad => \PIP2|BREG|Mux22~17_combout\,
	combout => \PIP2|BREG|Mux22~18_combout\);

-- Location: LCCOMB_X87_Y21_N4
\PIP2|BREG|Mux54~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux54~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[26][9]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[18][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[18][9]~regout\,
	datab => \PIP2|BREG|regs[26][9]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux54~2_combout\);

-- Location: LCCOMB_X81_Y24_N8
\PIP2|BREG|Mux54~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux54~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[3][9]~regout\)) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[1][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[3][9]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|regs[1][9]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux54~14_combout\);

-- Location: LCCOMB_X90_Y21_N8
\PIP2|BREG|Mux55~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux55~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|regs[25][8]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[17][8]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[17][8]~regout\,
	datab => \PIP2|BREG|regs[25][8]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux55~0_combout\);

-- Location: LCCOMB_X90_Y21_N10
\PIP2|BREG|Mux55~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux55~1_combout\ = (\PIP2|BREG|Mux55~0_combout\ & ((\PIP2|BREG|regs[29][8]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP2|BREG|Mux55~0_combout\ & (((\PIP2|BREG|regs[21][8]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[29][8]~regout\,
	datab => \PIP2|BREG|regs[21][8]~regout\,
	datac => \PIP2|BREG|Mux55~0_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux55~1_combout\);

-- Location: LCCOMB_X77_Y22_N22
\PIP2|Equal1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|Equal1~5_combout\ = (\PIP2|BREG|Mux54~20_combout\ & (\PIP2|BREG|Mux22~20_combout\ & (\PIP2|BREG|Mux55~20_combout\ $ (!\PIP2|BREG|Mux23~20_combout\)))) # (!\PIP2|BREG|Mux54~20_combout\ & (!\PIP2|BREG|Mux22~20_combout\ & (\PIP2|BREG|Mux55~20_combout\ 
-- $ (!\PIP2|BREG|Mux23~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux54~20_combout\,
	datab => \PIP2|BREG|Mux55~20_combout\,
	datac => \PIP2|BREG|Mux23~20_combout\,
	datad => \PIP2|BREG|Mux22~20_combout\,
	combout => \PIP2|Equal1~5_combout\);

-- Location: LCFF_X89_Y17_N21
\PIP2|BREG|regs[19][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[19][10]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[19][10]~regout\);

-- Location: LCFF_X94_Y18_N7
\PIP2|BREG|regs[28][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[28][10]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[28][10]~regout\);

-- Location: LCFF_X89_Y21_N27
\PIP2|BREG|regs[20][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[10]~10_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[20][10]~regout\);

-- Location: LCFF_X93_Y21_N5
\PIP2|BREG|regs[17][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[10]~10_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[17][10]~regout\);

-- Location: LCFF_X93_Y19_N9
\PIP2|BREG|regs[16][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[16][10]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[16][10]~regout\);

-- Location: LCCOMB_X93_Y21_N4
\PIP2|BREG|Mux21~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux21~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[17][10]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[16][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[16][10]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|regs[17][10]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux21~4_combout\);

-- Location: LCFF_X91_Y24_N17
\PIP2|BREG|regs[21][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[21][10]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[21][10]~regout\);

-- Location: LCCOMB_X89_Y21_N0
\PIP2|BREG|Mux21~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux21~5_combout\ = (\PIP2|BREG|Mux21~4_combout\ & (((\PIP2|BREG|regs[21][10]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP2|BREG|Mux21~4_combout\ & (\PIP2|BREG|regs[20][10]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux21~4_combout\,
	datab => \PIP2|BREG|regs[20][10]~regout\,
	datac => \PIP2|BREG|regs[21][10]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux21~5_combout\);

-- Location: LCFF_X90_Y18_N9
\PIP2|BREG|regs[30][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[10]~10_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[30][10]~regout\);

-- Location: LCFF_X91_Y18_N19
\PIP2|BREG|regs[26][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[26][10]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[26][10]~regout\);

-- Location: LCCOMB_X91_Y18_N16
\PIP2|BREG|Mux21~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux21~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|regs[30][10]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|regs[26][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[30][10]~regout\,
	datab => \PIP2|BREG|regs[26][10]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux21~7_combout\);

-- Location: LCFF_X91_Y17_N21
\PIP2|BREG|regs[31][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[31][10]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[31][10]~regout\);

-- Location: LCCOMB_X87_Y18_N10
\PIP2|BREG|Mux21~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux21~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux21~7_combout\ & ((\PIP2|BREG|regs[31][10]~regout\))) # (!\PIP2|BREG|Mux21~7_combout\ & (\PIP2|BREG|regs[27][10]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux21~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[27][10]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|regs[31][10]~regout\,
	datad => \PIP2|BREG|Mux21~7_combout\,
	combout => \PIP2|BREG|Mux21~8_combout\);

-- Location: LCFF_X81_Y27_N13
\PIP2|BREG|regs[3][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[3][10]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[3][10]~regout\);

-- Location: LCFF_X81_Y24_N27
\PIP2|BREG|regs[1][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[1][10]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[1][10]~regout\);

-- Location: LCFF_X88_Y26_N17
\PIP2|BREG|regs[12][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[12][10]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[12][10]~regout\);

-- Location: LCFF_X94_Y27_N1
\PIP2|BREG|regs[6][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[6][10]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[6][10]~regout\);

-- Location: LCFF_X85_Y22_N21
\PIP2|BREG|regs[10][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[10][10]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[10][10]~regout\);

-- Location: LCFF_X82_Y24_N25
\PIP2|BREG|regs[2][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[10]~10_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[2][10]~regout\);

-- Location: LCFF_X76_Y22_N25
\PIP2|BREG|regs[15][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[15][10]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[15][10]~regout\);

-- Location: LCFF_X87_Y17_N15
\PIP2|BREG|regs[19][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[19][11]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[19][11]~regout\);

-- Location: LCFF_X89_Y18_N11
\PIP2|BREG|regs[22][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[22][11]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[22][11]~regout\);

-- Location: LCFF_X94_Y20_N19
\PIP2|BREG|regs[24][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[24][11]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[24][11]~regout\);

-- Location: LCFF_X89_Y20_N15
\PIP2|BREG|regs[31][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[11]~11_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[31][11]~regout\);

-- Location: LCFF_X78_Y25_N11
\PIP2|BREG|regs[9][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[11]~11_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[9][11]~regout\);

-- Location: LCFF_X89_Y26_N21
\PIP2|BREG|regs[6][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[11]~11_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[6][11]~regout\);

-- Location: LCFF_X86_Y23_N1
\PIP2|BREG|regs[14][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[14][11]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[14][11]~regout\);

-- Location: LCFF_X94_Y26_N15
\PIP2|BREG|regs[13][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[13][11]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[13][11]~regout\);

-- Location: LCCOMB_X87_Y17_N12
\PIP2|BREG|Mux52~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux52~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[23][11]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[19][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|regs[19][11]~regout\,
	datac => \PIP2|BREG|regs[23][11]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux52~7_combout\);

-- Location: LCCOMB_X89_Y20_N24
\PIP2|BREG|Mux52~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux52~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux52~7_combout\ & (\PIP2|BREG|regs[31][11]~regout\)) # (!\PIP2|BREG|Mux52~7_combout\ & ((\PIP2|BREG|regs[27][11]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux52~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[31][11]~regout\,
	datab => \PIP2|BREG|regs[27][11]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP2|BREG|Mux52~7_combout\,
	combout => \PIP2|BREG|Mux52~8_combout\);

-- Location: LCCOMB_X88_Y18_N20
\PIP2|BREG|Mux53~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux53~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[22][10]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[18][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[22][10]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[18][10]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux53~2_combout\);

-- Location: LCCOMB_X91_Y18_N10
\PIP2|BREG|Mux53~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux53~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux53~2_combout\ & (\PIP2|BREG|regs[30][10]~regout\)) # (!\PIP2|BREG|Mux53~2_combout\ & ((\PIP2|BREG|regs[26][10]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux53~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[30][10]~regout\,
	datab => \PIP2|BREG|regs[26][10]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP2|BREG|Mux53~2_combout\,
	combout => \PIP2|BREG|Mux53~3_combout\);

-- Location: LCCOMB_X94_Y18_N0
\PIP2|BREG|Mux53~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux53~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[20][10]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[16][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[16][10]~regout\,
	datab => \PIP2|BREG|regs[20][10]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux53~4_combout\);

-- Location: LCCOMB_X94_Y18_N10
\PIP2|BREG|Mux53~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux53~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux53~4_combout\ & (\PIP2|BREG|regs[28][10]~regout\)) # (!\PIP2|BREG|Mux53~4_combout\ & ((\PIP2|BREG|regs[24][10]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux53~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[28][10]~regout\,
	datab => \PIP2|BREG|regs[24][10]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP2|BREG|Mux53~4_combout\,
	combout => \PIP2|BREG|Mux53~5_combout\);

-- Location: LCCOMB_X94_Y18_N16
\PIP2|BREG|Mux53~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux53~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|Mux53~3_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux53~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|Mux53~3_combout\,
	datad => \PIP2|BREG|Mux53~5_combout\,
	combout => \PIP2|BREG|Mux53~6_combout\);

-- Location: LCCOMB_X80_Y23_N10
\PIP2|BREG|Mux53~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux53~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[10][10]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|regs[8][10]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[10][10]~regout\,
	datac => \PIP2|BREG|regs[8][10]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux53~12_combout\);

-- Location: LCCOMB_X80_Y27_N26
\PIP2|BREG|Mux53~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux53~13_combout\ = (\PIP2|BREG|Mux53~12_combout\ & ((\PIP2|BREG|regs[11][10]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP2|BREG|Mux53~12_combout\ & (((\PIP2|BREG|regs[9][10]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[11][10]~regout\,
	datab => \PIP2|BREG|regs[9][10]~regout\,
	datac => \PIP2|BREG|Mux53~12_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux53~13_combout\);

-- Location: LCCOMB_X81_Y24_N28
\PIP2|BREG|Mux53~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux53~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[3][10]~regout\))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[1][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|regs[1][10]~regout\,
	datac => \PIP2|BREG|regs[3][10]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux53~14_combout\);

-- Location: LCCOMB_X82_Y24_N24
\PIP2|BREG|Mux53~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux53~15_combout\ = (\PIP2|BREG|Mux53~14_combout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & \PIP2|BREG|regs[2][10]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|regs[2][10]~regout\,
	datad => \PIP2|BREG|Mux53~14_combout\,
	combout => \PIP2|BREG|Mux53~15_combout\);

-- Location: LCCOMB_X80_Y27_N20
\PIP2|BREG|Mux53~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux53~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)) # ((\PIP2|BREG|Mux53~13_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|Mux53~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP2|BREG|Mux53~15_combout\,
	datad => \PIP2|BREG|Mux53~13_combout\,
	combout => \PIP2|BREG|Mux53~16_combout\);

-- Location: LCCOMB_X78_Y22_N6
\PIP2|Equal1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|Equal1~6_combout\ = (\PIP2|BREG|Mux52~20_combout\ & (\PIP2|BREG|Mux20~20_combout\ & (\PIP2|BREG|Mux21~20_combout\ $ (!\PIP2|BREG|Mux53~20_combout\)))) # (!\PIP2|BREG|Mux52~20_combout\ & (!\PIP2|BREG|Mux20~20_combout\ & (\PIP2|BREG|Mux21~20_combout\ 
-- $ (!\PIP2|BREG|Mux53~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux52~20_combout\,
	datab => \PIP2|BREG|Mux21~20_combout\,
	datac => \PIP2|BREG|Mux53~20_combout\,
	datad => \PIP2|BREG|Mux20~20_combout\,
	combout => \PIP2|Equal1~6_combout\);

-- Location: LCFF_X92_Y24_N13
\PIP2|BREG|regs[25][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[25][12]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[25][12]~regout\);

-- Location: LCFF_X94_Y23_N11
\PIP2|BREG|regs[24][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[12]~12_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[24][12]~regout\);

-- Location: LCFF_X93_Y19_N11
\PIP2|BREG|regs[16][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[12]~12_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[16][12]~regout\);

-- Location: LCFF_X86_Y17_N21
\PIP2|BREG|regs[31][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[12]~12_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[31][12]~regout\);

-- Location: LCFF_X82_Y25_N11
\PIP2|BREG|regs[3][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[3][12]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[3][12]~regout\);

-- Location: LCFF_X79_Y22_N11
\PIP2|BREG|regs[10][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[10][12]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[10][12]~regout\);

-- Location: LCFF_X80_Y25_N21
\PIP2|BREG|regs[2][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[12]~12_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[2][12]~regout\);

-- Location: LCFF_X81_Y22_N13
\PIP2|BREG|regs[15][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[12]~12_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[15][12]~regout\);

-- Location: LCCOMB_X87_Y20_N14
\PIP2|BREG|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux18~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|regs[22][13]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|regs[18][13]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[22][13]~regout\,
	datab => \PIP2|BREG|regs[18][13]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux18~0_combout\);

-- Location: LCFF_X94_Y17_N21
\PIP2|BREG|regs[23][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[23][13]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[23][13]~regout\);

-- Location: LCCOMB_X88_Y17_N2
\PIP2|BREG|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux18~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux18~0_combout\ & ((\PIP2|BREG|regs[23][13]~regout\))) # (!\PIP2|BREG|Mux18~0_combout\ & (\PIP2|BREG|regs[19][13]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[19][13]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|regs[23][13]~regout\,
	datad => \PIP2|BREG|Mux18~0_combout\,
	combout => \PIP2|BREG|Mux18~1_combout\);

-- Location: LCFF_X92_Y24_N3
\PIP2|BREG|regs[25][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[25][13]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[25][13]~regout\);

-- Location: LCFF_X91_Y21_N15
\PIP2|BREG|regs[17][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[17][13]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[17][13]~regout\);

-- Location: LCCOMB_X91_Y21_N0
\PIP2|BREG|Mux18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux18~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[17][13]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[16][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP2|BREG|regs[16][13]~regout\,
	datac => \PIP2|BREG|regs[17][13]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux18~4_combout\);

-- Location: LCCOMB_X91_Y21_N6
\PIP2|BREG|Mux18~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux18~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux18~4_combout\ & ((\PIP2|BREG|regs[21][13]~regout\))) # (!\PIP2|BREG|Mux18~4_combout\ & (\PIP2|BREG|regs[20][13]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux18~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[20][13]~regout\,
	datab => \PIP2|BREG|regs[21][13]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux18~4_combout\,
	combout => \PIP2|BREG|Mux18~5_combout\);

-- Location: LCFF_X90_Y18_N31
\PIP2|BREG|regs[30][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[13]~13_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[30][13]~regout\);

-- Location: LCFF_X89_Y24_N15
\PIP2|BREG|regs[13][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[13]~13_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[13][13]~regout\);

-- Location: LCFF_X91_Y26_N23
\PIP2|BREG|regs[5][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[13]~13_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[5][13]~regout\);

-- Location: LCCOMB_X90_Y25_N10
\PIP2|BREG|Mux18~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux18~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[7][13]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[5][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[5][13]~regout\,
	datab => \PIP2|BREG|regs[7][13]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux18~17_combout\);

-- Location: LCCOMB_X89_Y24_N0
\PIP2|BREG|Mux18~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux18~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux18~17_combout\ & (\PIP2|BREG|regs[15][13]~regout\)) # (!\PIP2|BREG|Mux18~17_combout\ & ((\PIP2|BREG|regs[13][13]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux18~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[15][13]~regout\,
	datab => \PIP2|BREG|regs[13][13]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux18~17_combout\,
	combout => \PIP2|BREG|Mux18~18_combout\);

-- Location: LCCOMB_X86_Y17_N6
\PIP2|BREG|Mux51~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux51~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[25][12]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|regs[17][12]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[25][12]~regout\,
	datab => \PIP2|BREG|regs[17][12]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux51~0_combout\);

-- Location: LCCOMB_X83_Y25_N12
\PIP2|BREG|Mux51~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux51~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[3][12]~regout\)) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[1][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[3][12]~regout\,
	datab => \PIP2|BREG|regs[1][12]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux51~14_combout\);

-- Location: LCCOMB_X80_Y25_N20
\PIP2|BREG|Mux51~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux51~15_combout\ = (\PIP2|BREG|Mux51~14_combout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & \PIP2|BREG|regs[2][12]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|regs[2][12]~regout\,
	datad => \PIP2|BREG|Mux51~14_combout\,
	combout => \PIP2|BREG|Mux51~15_combout\);

-- Location: LCCOMB_X86_Y26_N10
\PIP2|BREG|Mux51~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux51~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[13][12]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[12][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[12][12]~regout\,
	datac => \PIP2|BREG|regs[13][12]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux51~17_combout\);

-- Location: LCCOMB_X87_Y26_N6
\PIP2|BREG|Mux51~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux51~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux51~17_combout\ & (\PIP2|BREG|regs[15][12]~regout\)) # (!\PIP2|BREG|Mux51~17_combout\ & ((\PIP2|BREG|regs[14][12]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux51~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[15][12]~regout\,
	datab => \PIP2|BREG|regs[14][12]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP2|BREG|Mux51~17_combout\,
	combout => \PIP2|BREG|Mux51~18_combout\);

-- Location: LCCOMB_X82_Y22_N28
\PIP2|Equal1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|Equal1~7_combout\ = (\PIP2|BREG|Mux50~20_combout\ & (\PIP2|BREG|Mux18~20_combout\ & (\PIP2|BREG|Mux19~20_combout\ $ (!\PIP2|BREG|Mux51~20_combout\)))) # (!\PIP2|BREG|Mux50~20_combout\ & (!\PIP2|BREG|Mux18~20_combout\ & (\PIP2|BREG|Mux19~20_combout\ 
-- $ (!\PIP2|BREG|Mux51~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux50~20_combout\,
	datab => \PIP2|BREG|Mux18~20_combout\,
	datac => \PIP2|BREG|Mux19~20_combout\,
	datad => \PIP2|BREG|Mux51~20_combout\,
	combout => \PIP2|Equal1~7_combout\);

-- Location: LCCOMB_X86_Y20_N8
\PIP2|BREG|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux17~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[19][14]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[18][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP2|BREG|regs[18][14]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP2|BREG|regs[19][14]~regout\,
	combout => \PIP2|BREG|Mux17~0_combout\);

-- Location: LCCOMB_X86_Y20_N12
\PIP2|BREG|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux17~1_combout\ = (\PIP2|BREG|Mux17~0_combout\ & (((\PIP2|BREG|regs[23][14]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP2|BREG|Mux17~0_combout\ & (\PIP2|BREG|regs[22][14]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[22][14]~regout\,
	datab => \PIP2|BREG|regs[23][14]~regout\,
	datac => \PIP2|BREG|Mux17~0_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux17~1_combout\);

-- Location: LCFF_X82_Y22_N11
\PIP2|BREG|regs[29][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[29][14]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[29][14]~regout\);

-- Location: LCFF_X93_Y19_N31
\PIP2|BREG|regs[16][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[16][14]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[16][14]~regout\);

-- Location: LCFF_X90_Y18_N17
\PIP2|BREG|regs[30][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[30][14]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[30][14]~regout\);

-- Location: LCFF_X89_Y20_N11
\PIP2|BREG|regs[31][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[14]~14_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[31][14]~regout\);

-- Location: LCFF_X83_Y22_N13
\PIP2|BREG|regs[9][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[14]~14_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[9][14]~regout\);

-- Location: LCFF_X88_Y26_N3
\PIP2|BREG|regs[12][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[14]~14_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[12][14]~regout\);

-- Location: LCFF_X92_Y26_N3
\PIP2|BREG|regs[4][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[14]~14_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[4][14]~regout\);

-- Location: LCFF_X89_Y24_N7
\PIP2|BREG|regs[13][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[13][14]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[13][14]~regout\);

-- Location: LCCOMB_X88_Y18_N22
\PIP2|BREG|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux16~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)) # (\PIP2|BREG|regs[22][15]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|regs[18][15]~regout\ & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[18][15]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP2|BREG|regs[22][15]~regout\,
	combout => \PIP2|BREG|Mux16~0_combout\);

-- Location: LCFF_X94_Y19_N7
\PIP2|BREG|regs[28][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[15]~15_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[28][15]~regout\);

-- Location: LCFF_X93_Y25_N17
\PIP2|BREG|regs[25][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[25][15]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[25][15]~regout\);

-- Location: LCFF_X92_Y17_N1
\PIP2|BREG|regs[26][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[26][15]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[26][15]~regout\);

-- Location: LCCOMB_X91_Y18_N4
\PIP2|BREG|Mux16~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux16~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|regs[27][15]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[26][15]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP2|BREG|regs[26][15]~regout\,
	datac => \PIP2|BREG|regs[27][15]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux16~7_combout\);

-- Location: LCFF_X79_Y24_N25
\PIP2|BREG|regs[3][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[3][15]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[3][15]~regout\);

-- Location: LCFF_X92_Y26_N13
\PIP2|BREG|regs[4][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[4][15]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[4][15]~regout\);

-- Location: LCFF_X86_Y23_N7
\PIP2|BREG|regs[14][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[15]~15_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[14][15]~regout\);

-- Location: LCFF_X80_Y19_N9
\PIP2|BREG|regs[15][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[15]~15_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[15][15]~regout\);

-- Location: LCCOMB_X91_Y24_N22
\PIP2|BREG|Mux48~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux48~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[21][15]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[17][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[17][15]~regout\,
	datab => \PIP2|BREG|regs[21][15]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux48~0_combout\);

-- Location: LCCOMB_X91_Y24_N8
\PIP2|BREG|Mux48~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux48~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux48~0_combout\ & ((\PIP2|BREG|regs[29][15]~regout\))) # (!\PIP2|BREG|Mux48~0_combout\ & (\PIP2|BREG|regs[25][15]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux48~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[25][15]~regout\,
	datab => \PIP2|BREG|regs[29][15]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP2|BREG|Mux48~0_combout\,
	combout => \PIP2|BREG|Mux48~1_combout\);

-- Location: LCCOMB_X79_Y22_N4
\PIP2|BREG|Mux48~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux48~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|regs[10][15]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[8][15]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[8][15]~regout\,
	datac => \PIP2|BREG|regs[10][15]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux48~10_combout\);

-- Location: LCCOMB_X79_Y24_N16
\PIP2|BREG|Mux48~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux48~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux48~10_combout\ & ((\PIP2|BREG|regs[11][15]~regout\))) # (!\PIP2|BREG|Mux48~10_combout\ & (\PIP2|BREG|regs[9][15]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux48~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[9][15]~regout\,
	datab => \PIP2|BREG|regs[11][15]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP2|BREG|Mux48~10_combout\,
	combout => \PIP2|BREG|Mux48~11_combout\);

-- Location: LCCOMB_X90_Y26_N0
\PIP2|BREG|Mux48~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux48~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[5][15]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[4][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[4][15]~regout\,
	datab => \PIP2|BREG|regs[5][15]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux48~12_combout\);

-- Location: LCCOMB_X90_Y26_N6
\PIP2|BREG|Mux48~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux48~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux48~12_combout\ & ((\PIP2|BREG|regs[7][15]~regout\))) # (!\PIP2|BREG|Mux48~12_combout\ & (\PIP2|BREG|regs[6][15]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux48~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[6][15]~regout\,
	datab => \PIP2|BREG|regs[7][15]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP2|BREG|Mux48~12_combout\,
	combout => \PIP2|BREG|Mux48~13_combout\);

-- Location: LCCOMB_X81_Y24_N18
\PIP2|BREG|Mux48~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux48~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[3][15]~regout\)) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[1][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[3][15]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|regs[1][15]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux48~14_combout\);

-- Location: LCCOMB_X81_Y24_N12
\PIP2|BREG|Mux48~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux48~15_combout\ = (\PIP2|BREG|Mux48~14_combout\) # ((\PIP2|BREG|regs[2][15]~regout\ & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[2][15]~regout\,
	datab => \PIP2|BREG|Mux48~14_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux48~15_combout\);

-- Location: LCCOMB_X88_Y24_N20
\PIP2|BREG|Mux48~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux48~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|Mux48~13_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux48~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux48~13_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP2|BREG|Mux48~15_combout\,
	combout => \PIP2|BREG|Mux48~16_combout\);

-- Location: LCCOMB_X88_Y24_N6
\PIP2|BREG|Mux48~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux48~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[13][15]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[12][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[12][15]~regout\,
	datac => \PIP2|BREG|regs[13][15]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux48~17_combout\);

-- Location: LCCOMB_X88_Y24_N0
\PIP2|BREG|Mux48~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux48~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux48~17_combout\ & (\PIP2|BREG|regs[15][15]~regout\)) # (!\PIP2|BREG|Mux48~17_combout\ & ((\PIP2|BREG|regs[14][15]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux48~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[15][15]~regout\,
	datac => \PIP2|BREG|regs[14][15]~regout\,
	datad => \PIP2|BREG|Mux48~17_combout\,
	combout => \PIP2|BREG|Mux48~18_combout\);

-- Location: LCCOMB_X88_Y24_N10
\PIP2|BREG|Mux48~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux48~19_combout\ = (\PIP2|BREG|Mux48~16_combout\ & ((\PIP2|BREG|Mux48~18_combout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP2|BREG|Mux48~16_combout\ & 
-- (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & \PIP2|BREG|Mux48~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux48~16_combout\,
	datab => \PIP2|BREG|Mux48~18_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP2|BREG|Mux48~11_combout\,
	combout => \PIP2|BREG|Mux48~19_combout\);

-- Location: LCCOMB_X80_Y22_N4
\PIP2|BREG|Mux49~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux49~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16)) # (\PIP2|BREG|regs[10][14]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[8][14]~regout\ & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[8][14]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP2|BREG|regs[10][14]~regout\,
	combout => \PIP2|BREG|Mux49~12_combout\);

-- Location: LCCOMB_X83_Y22_N10
\PIP2|BREG|Mux49~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux49~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux49~12_combout\ & ((\PIP2|BREG|regs[11][14]~regout\))) # (!\PIP2|BREG|Mux49~12_combout\ & (\PIP2|BREG|regs[9][14]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux49~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[9][14]~regout\,
	datab => \PIP2|BREG|regs[11][14]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP2|BREG|Mux49~12_combout\,
	combout => \PIP2|BREG|Mux49~13_combout\);

-- Location: LCCOMB_X86_Y26_N8
\PIP2|BREG|Mux49~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux49~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|regs[13][14]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[12][14]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[12][14]~regout\,
	datab => \PIP2|BREG|regs[13][14]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux49~17_combout\);

-- Location: LCCOMB_X83_Y22_N6
\PIP2|BREG|Mux49~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux49~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux49~17_combout\ & ((\PIP2|BREG|regs[15][14]~regout\))) # (!\PIP2|BREG|Mux49~17_combout\ & (\PIP2|BREG|regs[14][14]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux49~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[14][14]~regout\,
	datab => \PIP2|BREG|regs[15][14]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP2|BREG|Mux49~17_combout\,
	combout => \PIP2|BREG|Mux49~18_combout\);

-- Location: LCCOMB_X82_Y22_N20
\PIP2|Equal1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|Equal1~8_combout\ = (\PIP2|BREG|Mux48~20_combout\ & (\PIP2|BREG|Mux16~20_combout\ & (\PIP2|BREG|Mux17~20_combout\ $ (!\PIP2|BREG|Mux49~20_combout\)))) # (!\PIP2|BREG|Mux48~20_combout\ & (!\PIP2|BREG|Mux16~20_combout\ & (\PIP2|BREG|Mux17~20_combout\ 
-- $ (!\PIP2|BREG|Mux49~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux48~20_combout\,
	datab => \PIP2|BREG|Mux17~20_combout\,
	datac => \PIP2|BREG|Mux16~20_combout\,
	datad => \PIP2|BREG|Mux49~20_combout\,
	combout => \PIP2|Equal1~8_combout\);

-- Location: LCCOMB_X82_Y22_N14
\PIP2|Equal1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|Equal1~9_combout\ = (\PIP2|Equal1~8_combout\ & (\PIP2|Equal1~7_combout\ & (\PIP2|Equal1~5_combout\ & \PIP2|Equal1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|Equal1~8_combout\,
	datab => \PIP2|Equal1~7_combout\,
	datac => \PIP2|Equal1~5_combout\,
	datad => \PIP2|Equal1~6_combout\,
	combout => \PIP2|Equal1~9_combout\);

-- Location: LCFF_X94_Y17_N9
\PIP2|BREG|regs[23][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[23][16]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[23][16]~regout\);

-- Location: LCFF_X94_Y24_N5
\PIP2|BREG|regs[17][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[17][16]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[17][16]~regout\);

-- Location: LCFF_X88_Y22_N11
\PIP2|BREG|regs[30][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[30][16]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[30][16]~regout\);

-- Location: LCCOMB_X88_Y22_N24
\PIP2|BREG|Mux15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux15~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|regs[30][16]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|regs[26][16]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[30][16]~regout\,
	datab => \PIP2|BREG|regs[26][16]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux15~7_combout\);

-- Location: LCCOMB_X88_Y22_N26
\PIP2|BREG|Mux15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux15~8_combout\ = (\PIP2|BREG|Mux15~7_combout\ & (((\PIP2|BREG|regs[31][16]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP2|BREG|Mux15~7_combout\ & (\PIP2|BREG|regs[27][16]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[27][16]~regout\,
	datab => \PIP2|BREG|regs[31][16]~regout\,
	datac => \PIP2|BREG|Mux15~7_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux15~8_combout\);

-- Location: LCFF_X81_Y24_N15
\PIP2|BREG|regs[1][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[16]~16_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[1][16]~regout\);

-- Location: LCFF_X94_Y27_N7
\PIP2|BREG|regs[6][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[6][16]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[6][16]~regout\);

-- Location: LCFF_X93_Y27_N11
\PIP2|BREG|regs[5][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[16]~16_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[5][16]~regout\);

-- Location: LCFF_X87_Y20_N21
\PIP2|BREG|regs[22][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[17]~17_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[22][17]~regout\);

-- Location: LCFF_X85_Y20_N7
\PIP2|BREG|regs[21][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[17]~17_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[21][17]~regout\);

-- Location: LCFF_X79_Y26_N9
\PIP2|BREG|regs[11][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[11][17]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[11][17]~regout\);

-- Location: LCFF_X89_Y26_N11
\PIP2|BREG|regs[6][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[17]~17_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[6][17]~regout\);

-- Location: LCFF_X92_Y25_N13
\PIP2|BREG|regs[14][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[17]~17_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[14][17]~regout\);

-- Location: LCCOMB_X92_Y19_N10
\PIP2|BREG|Mux46~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux46~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[21][17]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|regs[17][17]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[21][17]~regout\,
	datab => \PIP2|BREG|regs[17][17]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux46~0_combout\);

-- Location: LCCOMB_X81_Y24_N14
\PIP2|BREG|Mux47~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux47~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[3][16]~regout\)) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[1][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|regs[3][16]~regout\,
	datac => \PIP2|BREG|regs[1][16]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux47~14_combout\);

-- Location: LCCOMB_X82_Y19_N8
\PIP2|Equal1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|Equal1~10_combout\ = (\PIP2|BREG|Mux15~20_combout\ & (\PIP2|BREG|Mux47~20_combout\ & (\PIP2|BREG|Mux46~20_combout\ $ (!\PIP2|BREG|Mux14~20_combout\)))) # (!\PIP2|BREG|Mux15~20_combout\ & (!\PIP2|BREG|Mux47~20_combout\ & (\PIP2|BREG|Mux46~20_combout\ 
-- $ (!\PIP2|BREG|Mux14~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux15~20_combout\,
	datab => \PIP2|BREG|Mux46~20_combout\,
	datac => \PIP2|BREG|Mux14~20_combout\,
	datad => \PIP2|BREG|Mux47~20_combout\,
	combout => \PIP2|Equal1~10_combout\);

-- Location: LCFF_X81_Y19_N7
\PIP2|BREG|regs[22][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[18]~18_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[22][18]~regout\);

-- Location: LCFF_X83_Y18_N23
\PIP2|BREG|regs[19][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[18]~18_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[19][18]~regout\);

-- Location: LCFF_X92_Y23_N7
\PIP2|BREG|regs[29][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[18]~18_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[29][18]~regout\);

-- Location: LCFF_X90_Y18_N13
\PIP2|BREG|regs[30][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[18]~18_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[30][18]~regout\);

-- Location: LCFF_X91_Y17_N17
\PIP2|BREG|regs[31][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[18]~18_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[31][18]~regout\);

-- Location: LCFF_X88_Y27_N27
\PIP2|BREG|regs[6][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[6][18]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[6][18]~regout\);

-- Location: LCFF_X86_Y27_N29
\PIP2|BREG|regs[4][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[4][18]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[4][18]~regout\);

-- Location: LCCOMB_X88_Y27_N20
\PIP2|BREG|Mux13~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux13~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[6][18]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[4][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[4][18]~regout\,
	datab => \PIP2|BREG|regs[6][18]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux13~12_combout\);

-- Location: LCCOMB_X87_Y24_N20
\PIP2|BREG|Mux13~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux13~13_combout\ = (\PIP2|BREG|Mux13~12_combout\ & ((\PIP2|BREG|regs[14][18]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # (!\PIP2|BREG|Mux13~12_combout\ & (((\PIP2|BREG|regs[12][18]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[14][18]~regout\,
	datab => \PIP2|BREG|Mux13~12_combout\,
	datac => \PIP2|BREG|regs[12][18]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux13~13_combout\);

-- Location: LCFF_X91_Y25_N3
\PIP2|BREG|regs[7][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[7][18]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[7][18]~regout\);

-- Location: LCFF_X93_Y27_N25
\PIP2|BREG|regs[5][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[5][18]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[5][18]~regout\);

-- Location: LCCOMB_X90_Y27_N28
\PIP2|BREG|Mux13~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux13~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[7][18]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[5][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[7][18]~regout\,
	datab => \PIP2|BREG|regs[5][18]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux13~17_combout\);

-- Location: LCCOMB_X89_Y24_N2
\PIP2|BREG|Mux13~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux13~18_combout\ = (\PIP2|BREG|Mux13~17_combout\ & (((\PIP2|BREG|regs[15][18]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # (!\PIP2|BREG|Mux13~17_combout\ & (\PIP2|BREG|regs[13][18]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[13][18]~regout\,
	datab => \PIP2|BREG|regs[15][18]~regout\,
	datac => \PIP2|BREG|Mux13~17_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux13~18_combout\);

-- Location: LCFF_X87_Y17_N17
\PIP2|BREG|regs[19][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[19][19]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[19][19]~regout\);

-- Location: LCCOMB_X86_Y20_N2
\PIP2|BREG|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux12~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|regs[22][19]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|regs[18][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[18][19]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|regs[22][19]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux12~0_combout\);

-- Location: LCFF_X86_Y20_N5
\PIP2|BREG|regs[23][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[23][19]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[23][19]~regout\);

-- Location: LCCOMB_X86_Y20_N10
\PIP2|BREG|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux12~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux12~0_combout\ & ((\PIP2|BREG|regs[23][19]~regout\))) # (!\PIP2|BREG|Mux12~0_combout\ & (\PIP2|BREG|regs[19][19]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[19][19]~regout\,
	datab => \PIP2|BREG|regs[23][19]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP2|BREG|Mux12~0_combout\,
	combout => \PIP2|BREG|Mux12~1_combout\);

-- Location: LCFF_X90_Y19_N23
\PIP2|BREG|regs[31][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[19]~19_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[31][19]~regout\);

-- Location: LCFF_X79_Y24_N31
\PIP2|BREG|regs[3][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[19]~19_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[3][19]~regout\);

-- Location: LCCOMB_X81_Y26_N6
\PIP2|BREG|Mux12~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux12~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|regs[9][19]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|regs[1][19]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[1][19]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP2|BREG|regs[9][19]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux12~10_combout\);

-- Location: LCCOMB_X81_Y26_N16
\PIP2|BREG|Mux12~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux12~11_combout\ = (\PIP2|BREG|Mux12~10_combout\ & ((\PIP2|BREG|regs[11][19]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP2|BREG|Mux12~10_combout\ & (((\PIP2|BREG|regs[3][19]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux12~10_combout\,
	datab => \PIP2|BREG|regs[11][19]~regout\,
	datac => \PIP2|BREG|regs[3][19]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux12~11_combout\);

-- Location: LCFF_X86_Y26_N13
\PIP2|BREG|regs[14][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[14][19]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[14][19]~regout\);

-- Location: LCCOMB_X79_Y22_N28
\PIP2|BREG|Mux12~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux12~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[10][19]~regout\))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[8][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[8][19]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP2|BREG|regs[10][19]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux12~14_combout\);

-- Location: LCFF_X94_Y26_N11
\PIP2|BREG|regs[13][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[13][19]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[13][19]~regout\);

-- Location: LCCOMB_X87_Y17_N2
\PIP2|BREG|Mux44~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux44~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[23][19]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[19][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[19][19]~regout\,
	datab => \PIP2|BREG|regs[23][19]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux44~7_combout\);

-- Location: LCCOMB_X90_Y19_N28
\PIP2|BREG|Mux44~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux44~8_combout\ = (\PIP2|BREG|Mux44~7_combout\ & (((\PIP2|BREG|regs[31][19]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP2|BREG|Mux44~7_combout\ & (\PIP2|BREG|regs[27][19]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[27][19]~regout\,
	datab => \PIP2|BREG|regs[31][19]~regout\,
	datac => \PIP2|BREG|Mux44~7_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux44~8_combout\);

-- Location: LCCOMB_X86_Y22_N18
\PIP2|BREG|Mux44~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux44~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[13][19]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|regs[12][19]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[13][19]~regout\,
	datab => \PIP2|BREG|regs[12][19]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux44~17_combout\);

-- Location: LCCOMB_X86_Y22_N4
\PIP2|BREG|Mux44~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux44~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux44~17_combout\ & ((\PIP2|BREG|regs[15][19]~regout\))) # (!\PIP2|BREG|Mux44~17_combout\ & (\PIP2|BREG|regs[14][19]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux44~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[14][19]~regout\,
	datab => \PIP2|BREG|regs[15][19]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP2|BREG|Mux44~17_combout\,
	combout => \PIP2|BREG|Mux44~18_combout\);

-- Location: LCCOMB_X83_Y18_N24
\PIP2|BREG|Mux45~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux45~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[27][18]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|regs[19][18]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[27][18]~regout\,
	datab => \PIP2|BREG|regs[19][18]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux45~7_combout\);

-- Location: LCCOMB_X82_Y18_N2
\PIP2|BREG|Mux45~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux45~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux45~7_combout\ & ((\PIP2|BREG|regs[31][18]~regout\))) # (!\PIP2|BREG|Mux45~7_combout\ & (\PIP2|BREG|regs[23][18]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux45~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[23][18]~regout\,
	datab => \PIP2|BREG|regs[31][18]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP2|BREG|Mux45~7_combout\,
	combout => \PIP2|BREG|Mux45~8_combout\);

-- Location: LCCOMB_X89_Y27_N12
\PIP2|BREG|Mux45~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux45~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[5][18]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|regs[4][18]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[5][18]~regout\,
	datab => \PIP2|BREG|regs[4][18]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux45~10_combout\);

-- Location: LCCOMB_X89_Y27_N10
\PIP2|BREG|Mux45~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux45~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux45~10_combout\ & (\PIP2|BREG|regs[7][18]~regout\)) # (!\PIP2|BREG|Mux45~10_combout\ & ((\PIP2|BREG|regs[6][18]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux45~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[7][18]~regout\,
	datab => \PIP2|BREG|regs[6][18]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP2|BREG|Mux45~10_combout\,
	combout => \PIP2|BREG|Mux45~11_combout\);

-- Location: LCCOMB_X81_Y24_N2
\PIP2|BREG|Mux45~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux45~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[3][18]~regout\)) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[1][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|regs[3][18]~regout\,
	datac => \PIP2|BREG|regs[1][18]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux45~14_combout\);

-- Location: LCCOMB_X80_Y25_N8
\PIP2|BREG|Mux45~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux45~15_combout\ = (\PIP2|BREG|Mux45~14_combout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & \PIP2|BREG|regs[2][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|regs[2][18]~regout\,
	datad => \PIP2|BREG|Mux45~14_combout\,
	combout => \PIP2|BREG|Mux45~15_combout\);

-- Location: LCFF_X86_Y19_N17
\PIP2|BREG|regs[23][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[23][20]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[23][20]~regout\);

-- Location: LCFF_X94_Y24_N21
\PIP2|BREG|regs[17][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[17][20]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[17][20]~regout\);

-- Location: LCFF_X87_Y18_N29
\PIP2|BREG|regs[27][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[27][20]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[27][20]~regout\);

-- Location: LCFF_X90_Y18_N11
\PIP2|BREG|regs[30][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[30][20]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[30][20]~regout\);

-- Location: LCCOMB_X91_Y18_N28
\PIP2|BREG|Mux11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux11~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|regs[30][20]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|regs[26][20]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[30][20]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|regs[26][20]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux11~7_combout\);

-- Location: LCCOMB_X87_Y18_N22
\PIP2|BREG|Mux11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux11~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux11~7_combout\ & (\PIP2|BREG|regs[31][20]~regout\)) # (!\PIP2|BREG|Mux11~7_combout\ & ((\PIP2|BREG|regs[27][20]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux11~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[31][20]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|Mux11~7_combout\,
	datad => \PIP2|BREG|regs[27][20]~regout\,
	combout => \PIP2|BREG|Mux11~8_combout\);

-- Location: LCFF_X86_Y27_N15
\PIP2|BREG|regs[4][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[4][20]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[4][20]~regout\);

-- Location: LCFF_X80_Y20_N27
\PIP2|BREG|regs[19][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[21]~21_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[19][21]~regout\);

-- Location: LCFF_X89_Y18_N3
\PIP2|BREG|regs[22][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[22][21]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[22][21]~regout\);

-- Location: LCFF_X94_Y25_N21
\PIP2|BREG|regs[27][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[21]~21_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[27][21]~regout\);

-- Location: LCFF_X90_Y19_N15
\PIP2|BREG|regs[31][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[31][21]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[31][21]~regout\);

-- Location: LCFF_X86_Y24_N9
\PIP2|BREG|regs[12][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[21]~21_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[12][21]~regout\);

-- Location: LCFF_X91_Y26_N3
\PIP2|BREG|regs[5][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[5][21]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[5][21]~regout\);

-- Location: LCFF_X79_Y21_N7
\PIP2|BREG|regs[15][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[15][21]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[15][21]~regout\);

-- Location: LCCOMB_X92_Y21_N16
\PIP2|BREG|Mux42~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux42~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[21][21]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[17][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[17][21]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[21][21]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux42~0_combout\);

-- Location: LCCOMB_X88_Y18_N18
\PIP2|BREG|Mux42~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux42~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[26][21]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|regs[18][21]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[26][21]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[18][21]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux42~2_combout\);

-- Location: LCCOMB_X89_Y18_N24
\PIP2|BREG|Mux42~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux42~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux42~2_combout\ & (\PIP2|BREG|regs[30][21]~regout\)) # (!\PIP2|BREG|Mux42~2_combout\ & ((\PIP2|BREG|regs[22][21]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux42~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|regs[30][21]~regout\,
	datac => \PIP2|BREG|regs[22][21]~regout\,
	datad => \PIP2|BREG|Mux42~2_combout\,
	combout => \PIP2|BREG|Mux42~3_combout\);

-- Location: LCCOMB_X89_Y17_N28
\PIP2|BREG|Mux42~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux42~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[23][21]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[19][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[23][21]~regout\,
	datab => \PIP2|BREG|regs[19][21]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux42~7_combout\);

-- Location: LCCOMB_X90_Y19_N10
\PIP2|BREG|Mux42~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux42~8_combout\ = (\PIP2|BREG|Mux42~7_combout\ & (((\PIP2|BREG|regs[31][21]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP2|BREG|Mux42~7_combout\ & (\PIP2|BREG|regs[27][21]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux42~7_combout\,
	datab => \PIP2|BREG|regs[27][21]~regout\,
	datac => \PIP2|BREG|regs[31][21]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux42~8_combout\);

-- Location: LCCOMB_X86_Y24_N8
\PIP2|BREG|Mux42~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux42~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[13][21]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[12][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[13][21]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|regs[12][21]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux42~17_combout\);

-- Location: LCCOMB_X79_Y21_N20
\PIP2|BREG|Mux42~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux42~18_combout\ = (\PIP2|BREG|Mux42~17_combout\ & ((\PIP2|BREG|regs[15][21]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP2|BREG|Mux42~17_combout\ & (((\PIP2|BREG|regs[14][21]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[15][21]~regout\,
	datab => \PIP2|BREG|regs[14][21]~regout\,
	datac => \PIP2|BREG|Mux42~17_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux42~18_combout\);

-- Location: LCFF_X94_Y22_N29
\PIP2|BREG|regs[28][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[22]~22_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[28][22]~regout\);

-- Location: LCFF_X93_Y19_N27
\PIP2|BREG|regs[16][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[16][22]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[16][22]~regout\);

-- Location: LCFF_X88_Y21_N9
\PIP2|BREG|regs[26][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[26][22]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[26][22]~regout\);

-- Location: LCFF_X78_Y23_N23
\PIP2|BREG|regs[10][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[22]~22_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[10][22]~regout\);

-- Location: LCCOMB_X82_Y23_N20
\PIP2|BREG|Mux9~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux9~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[10][22]~regout\))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[8][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[8][22]~regout\,
	datab => \PIP2|BREG|regs[10][22]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux9~14_combout\);

-- Location: LCFF_X85_Y24_N25
\PIP2|BREG|regs[13][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[22]~22_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[13][22]~regout\);

-- Location: LCFF_X91_Y25_N23
\PIP2|BREG|regs[7][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[22]~22_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[7][22]~regout\);

-- Location: LCFF_X85_Y19_N21
\PIP2|BREG|regs[19][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[19][23]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[19][23]~regout\);

-- Location: LCFF_X87_Y19_N15
\PIP2|BREG|regs[22][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[22][23]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[22][23]~regout\);

-- Location: LCFF_X94_Y24_N19
\PIP2|BREG|regs[17][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[23]~23_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[17][23]~regout\);

-- Location: LCFF_X93_Y17_N11
\PIP2|BREG|regs[27][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[27][23]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[27][23]~regout\);

-- Location: LCFF_X82_Y26_N7
\PIP2|BREG|regs[3][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[3][23]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[3][23]~regout\);

-- Location: LCFF_X81_Y25_N25
\PIP2|BREG|regs[1][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[23]~23_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[1][23]~regout\);

-- Location: LCCOMB_X80_Y26_N6
\PIP2|BREG|Mux8~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux8~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|regs[9][23]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|regs[1][23]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[9][23]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP2|BREG|regs[1][23]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux8~10_combout\);

-- Location: LCFF_X83_Y26_N11
\PIP2|BREG|regs[11][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[23]~23_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[11][23]~regout\);

-- Location: LCCOMB_X82_Y26_N24
\PIP2|BREG|Mux8~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux8~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux8~10_combout\ & ((\PIP2|BREG|regs[11][23]~regout\))) # (!\PIP2|BREG|Mux8~10_combout\ & (\PIP2|BREG|regs[3][23]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux8~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[3][23]~regout\,
	datab => \PIP2|BREG|regs[11][23]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP2|BREG|Mux8~10_combout\,
	combout => \PIP2|BREG|Mux8~11_combout\);

-- Location: LCFF_X89_Y26_N3
\PIP2|BREG|regs[6][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[23]~23_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[6][23]~regout\);

-- Location: LCFF_X78_Y23_N13
\PIP2|BREG|regs[10][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[23]~23_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[10][23]~regout\);

-- Location: LCFF_X85_Y24_N29
\PIP2|BREG|regs[13][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[23]~23_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[13][23]~regout\);

-- Location: LCCOMB_X89_Y17_N30
\PIP2|BREG|Mux40~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux40~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[23][23]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[19][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|regs[23][23]~regout\,
	datac => \PIP2|BREG|regs[19][23]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux40~7_combout\);

-- Location: LCCOMB_X90_Y17_N28
\PIP2|BREG|Mux40~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux40~8_combout\ = (\PIP2|BREG|Mux40~7_combout\ & ((\PIP2|BREG|regs[31][23]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP2|BREG|Mux40~7_combout\ & (((\PIP2|BREG|regs[27][23]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[31][23]~regout\,
	datab => \PIP2|BREG|regs[27][23]~regout\,
	datac => \PIP2|BREG|Mux40~7_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux40~8_combout\);

-- Location: LCCOMB_X91_Y26_N28
\PIP2|BREG|Mux40~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux40~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[5][23]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[4][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[4][23]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|regs[5][23]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux40~12_combout\);

-- Location: LCCOMB_X90_Y26_N14
\PIP2|BREG|Mux40~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux40~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux40~12_combout\ & ((\PIP2|BREG|regs[7][23]~regout\))) # (!\PIP2|BREG|Mux40~12_combout\ & (\PIP2|BREG|regs[6][23]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux40~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[6][23]~regout\,
	datab => \PIP2|BREG|regs[7][23]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP2|BREG|Mux40~12_combout\,
	combout => \PIP2|BREG|Mux40~13_combout\);

-- Location: LCCOMB_X81_Y25_N24
\PIP2|BREG|Mux40~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux40~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[3][23]~regout\)) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[1][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[3][23]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|regs[1][23]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux40~14_combout\);

-- Location: LCCOMB_X86_Y23_N4
\PIP2|BREG|Mux40~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux40~15_combout\ = (\PIP2|BREG|Mux40~14_combout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[2][23]~regout\ & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|regs[2][23]~regout\,
	datac => \PIP2|BREG|Mux40~14_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux40~15_combout\);

-- Location: LCCOMB_X90_Y26_N12
\PIP2|BREG|Mux40~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux40~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)) # ((\PIP2|BREG|Mux40~13_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux40~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|Mux40~13_combout\,
	datad => \PIP2|BREG|Mux40~15_combout\,
	combout => \PIP2|BREG|Mux40~16_combout\);

-- Location: LCCOMB_X78_Y24_N24
\PIP2|BREG|Mux40~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux40~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[13][23]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[12][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[13][23]~regout\,
	datab => \PIP2|BREG|regs[12][23]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux40~17_combout\);

-- Location: LCFF_X87_Y19_N1
\PIP2|BREG|regs[22][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[24]~24_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[22][24]~regout\);

-- Location: LCCOMB_X87_Y19_N18
\PIP2|BREG|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux7~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[19][24]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[18][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[19][24]~regout\,
	datab => \PIP2|BREG|regs[18][24]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux7~0_combout\);

-- Location: LCFF_X94_Y17_N17
\PIP2|BREG|regs[23][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[23][24]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[23][24]~regout\);

-- Location: LCCOMB_X87_Y19_N8
\PIP2|BREG|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux7~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux7~0_combout\ & ((\PIP2|BREG|regs[23][24]~regout\))) # (!\PIP2|BREG|Mux7~0_combout\ & (\PIP2|BREG|regs[22][24]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP2|BREG|regs[22][24]~regout\,
	datac => \PIP2|BREG|regs[23][24]~regout\,
	datad => \PIP2|BREG|Mux7~0_combout\,
	combout => \PIP2|BREG|Mux7~1_combout\);

-- Location: LCCOMB_X94_Y20_N8
\PIP2|BREG|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux7~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|regs[28][24]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|regs[24][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[28][24]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|regs[24][24]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux7~2_combout\);

-- Location: LCFF_X92_Y23_N9
\PIP2|BREG|regs[29][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[29][24]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[29][24]~regout\);

-- Location: LCCOMB_X92_Y23_N22
\PIP2|BREG|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux7~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux7~2_combout\ & ((\PIP2|BREG|regs[29][24]~regout\))) # (!\PIP2|BREG|Mux7~2_combout\ & (\PIP2|BREG|regs[25][24]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[25][24]~regout\,
	datab => \PIP2|BREG|regs[29][24]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP2|BREG|Mux7~2_combout\,
	combout => \PIP2|BREG|Mux7~3_combout\);

-- Location: LCFF_X91_Y22_N11
\PIP2|BREG|regs[20][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[24]~24_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[20][24]~regout\);

-- Location: LCCOMB_X92_Y22_N4
\PIP2|BREG|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux7~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[17][24]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[16][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[16][24]~regout\,
	datab => \PIP2|BREG|regs[17][24]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux7~4_combout\);

-- Location: LCCOMB_X91_Y22_N4
\PIP2|BREG|Mux7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux7~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux7~4_combout\ & ((\PIP2|BREG|regs[21][24]~regout\))) # (!\PIP2|BREG|Mux7~4_combout\ & (\PIP2|BREG|regs[20][24]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[20][24]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|regs[21][24]~regout\,
	datad => \PIP2|BREG|Mux7~4_combout\,
	combout => \PIP2|BREG|Mux7~5_combout\);

-- Location: LCCOMB_X78_Y23_N20
\PIP2|BREG|Mux7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux7~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|Mux7~3_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux7~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux7~3_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux7~5_combout\,
	combout => \PIP2|BREG|Mux7~6_combout\);

-- Location: LCFF_X87_Y18_N17
\PIP2|BREG|regs[27][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[27][24]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[27][24]~regout\);

-- Location: LCFF_X88_Y22_N3
\PIP2|BREG|regs[30][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[30][24]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[30][24]~regout\);

-- Location: LCCOMB_X88_Y22_N12
\PIP2|BREG|Mux7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux7~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)) # ((\PIP2|BREG|regs[30][24]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[26][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|regs[30][24]~regout\,
	datad => \PIP2|BREG|regs[26][24]~regout\,
	combout => \PIP2|BREG|Mux7~7_combout\);

-- Location: LCCOMB_X87_Y18_N18
\PIP2|BREG|Mux7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux7~8_combout\ = (\PIP2|BREG|Mux7~7_combout\ & (((\PIP2|BREG|regs[31][24]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP2|BREG|Mux7~7_combout\ & (\PIP2|BREG|regs[27][24]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[27][24]~regout\,
	datab => \PIP2|BREG|regs[31][24]~regout\,
	datac => \PIP2|BREG|Mux7~7_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux7~8_combout\);

-- Location: LCCOMB_X78_Y23_N10
\PIP2|BREG|Mux7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux7~9_combout\ = (\PIP2|BREG|Mux7~6_combout\ & (((\PIP2|BREG|Mux7~8_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)))) # (!\PIP2|BREG|Mux7~6_combout\ & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & 
-- (\PIP2|BREG|Mux7~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux7~6_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|Mux7~1_combout\,
	datad => \PIP2|BREG|Mux7~8_combout\,
	combout => \PIP2|BREG|Mux7~9_combout\);

-- Location: LCFF_X88_Y26_N9
\PIP2|BREG|regs[12][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[24]~24_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[12][24]~regout\);

-- Location: LCFF_X77_Y23_N1
\PIP2|BREG|regs[8][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[8][24]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[8][24]~regout\);

-- Location: LCFF_X89_Y17_N17
\PIP2|BREG|regs[19][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[19][25]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[19][25]~regout\);

-- Location: LCCOMB_X88_Y19_N2
\PIP2|BREG|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux6~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|regs[22][25]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|regs[18][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[18][25]~regout\,
	datab => \PIP2|BREG|regs[22][25]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux6~0_combout\);

-- Location: LCFF_X94_Y17_N11
\PIP2|BREG|regs[23][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[23][25]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[23][25]~regout\);

-- Location: LCCOMB_X88_Y17_N10
\PIP2|BREG|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux6~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux6~0_combout\ & ((\PIP2|BREG|regs[23][25]~regout\))) # (!\PIP2|BREG|Mux6~0_combout\ & (\PIP2|BREG|regs[19][25]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[19][25]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|Mux6~0_combout\,
	datad => \PIP2|BREG|regs[23][25]~regout\,
	combout => \PIP2|BREG|Mux6~1_combout\);

-- Location: LCFF_X94_Y22_N9
\PIP2|BREG|regs[28][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[25]~25_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[28][25]~regout\);

-- Location: LCFF_X92_Y19_N25
\PIP2|BREG|regs[25][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[25][25]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[25][25]~regout\);

-- Location: LCFF_X90_Y19_N7
\PIP2|BREG|regs[31][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[31][25]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[31][25]~regout\);

-- Location: LCFF_X82_Y26_N31
\PIP2|BREG|regs[3][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[25]~25_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[3][25]~regout\);

-- Location: LCFF_X86_Y24_N11
\PIP2|BREG|regs[12][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[25]~25_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[12][25]~regout\);

-- Location: LCFF_X91_Y27_N11
\PIP2|BREG|regs[4][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[25]~25_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[4][25]~regout\);

-- Location: LCCOMB_X89_Y26_N0
\PIP2|BREG|Mux6~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux6~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[6][25]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[4][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[4][25]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP2|BREG|regs[6][25]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux6~12_combout\);

-- Location: LCFF_X85_Y26_N21
\PIP2|BREG|regs[14][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[14][25]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[14][25]~regout\);

-- Location: LCCOMB_X85_Y26_N22
\PIP2|BREG|Mux6~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux6~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux6~12_combout\ & (\PIP2|BREG|regs[14][25]~regout\)) # (!\PIP2|BREG|Mux6~12_combout\ & ((\PIP2|BREG|regs[12][25]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux6~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[14][25]~regout\,
	datab => \PIP2|BREG|regs[12][25]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux6~12_combout\,
	combout => \PIP2|BREG|Mux6~13_combout\);

-- Location: LCFF_X78_Y23_N27
\PIP2|BREG|regs[10][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[25]~25_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[10][25]~regout\);

-- Location: LCCOMB_X78_Y23_N26
\PIP2|BREG|Mux6~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux6~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[10][25]~regout\))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[8][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[8][25]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP2|BREG|regs[10][25]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux6~14_combout\);

-- Location: LCFF_X79_Y23_N9
\PIP2|BREG|regs[2][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[25]~25_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[2][25]~regout\);

-- Location: LCCOMB_X83_Y25_N20
\PIP2|BREG|Mux6~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux6~15_combout\ = (\PIP2|BREG|Mux6~14_combout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[2][25]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|regs[2][25]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux6~14_combout\,
	combout => \PIP2|BREG|Mux6~15_combout\);

-- Location: LCCOMB_X83_Y24_N18
\PIP2|BREG|Mux6~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux6~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux6~13_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|Mux6~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|Mux6~15_combout\,
	datad => \PIP2|BREG|Mux6~13_combout\,
	combout => \PIP2|BREG|Mux6~16_combout\);

-- Location: LCFF_X92_Y27_N9
\PIP2|BREG|regs[7][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[7][25]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[7][25]~regout\);

-- Location: LCFF_X81_Y22_N27
\PIP2|BREG|regs[15][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[25]~25_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[15][25]~regout\);

-- Location: LCCOMB_X89_Y17_N6
\PIP2|BREG|Mux38~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux38~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[23][25]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[19][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[23][25]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[19][25]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux38~7_combout\);

-- Location: LCCOMB_X90_Y17_N16
\PIP2|BREG|Mux38~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux38~8_combout\ = (\PIP2|BREG|Mux38~7_combout\ & ((\PIP2|BREG|regs[31][25]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP2|BREG|Mux38~7_combout\ & (((\PIP2|BREG|regs[27][25]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[31][25]~regout\,
	datab => \PIP2|BREG|regs[27][25]~regout\,
	datac => \PIP2|BREG|Mux38~7_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux38~8_combout\);

-- Location: LCCOMB_X83_Y25_N4
\PIP2|BREG|Mux38~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux38~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[3][25]~regout\))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[1][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[1][25]~regout\,
	datab => \PIP2|BREG|regs[3][25]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux38~14_combout\);

-- Location: LCCOMB_X83_Y25_N22
\PIP2|BREG|Mux38~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux38~15_combout\ = (\PIP2|BREG|Mux38~14_combout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[2][25]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[2][25]~regout\,
	datac => \PIP2|BREG|Mux38~14_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux38~15_combout\);

-- Location: LCCOMB_X86_Y24_N10
\PIP2|BREG|Mux38~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux38~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[13][25]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[12][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[13][25]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|regs[12][25]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux38~17_combout\);

-- Location: LCCOMB_X85_Y23_N14
\PIP2|BREG|Mux38~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux38~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux38~17_combout\ & (\PIP2|BREG|regs[15][25]~regout\)) # (!\PIP2|BREG|Mux38~17_combout\ & ((\PIP2|BREG|regs[14][25]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux38~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[15][25]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|regs[14][25]~regout\,
	datad => \PIP2|BREG|Mux38~17_combout\,
	combout => \PIP2|BREG|Mux38~18_combout\);

-- Location: LCCOMB_X85_Y26_N24
\PIP2|BREG|Mux39~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux39~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[13][24]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[12][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[12][24]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|regs[13][24]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux39~17_combout\);

-- Location: LCCOMB_X82_Y19_N30
\PIP2|Equal1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|Equal1~15_combout\ = (\PIP2|BREG|Mux7~20_combout\ & (\PIP2|BREG|Mux39~20_combout\ & (\PIP2|BREG|Mux38~20_combout\ $ (!\PIP2|BREG|Mux6~20_combout\)))) # (!\PIP2|BREG|Mux7~20_combout\ & (!\PIP2|BREG|Mux39~20_combout\ & (\PIP2|BREG|Mux38~20_combout\ $ 
-- (!\PIP2|BREG|Mux6~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux7~20_combout\,
	datab => \PIP2|BREG|Mux38~20_combout\,
	datac => \PIP2|BREG|Mux39~20_combout\,
	datad => \PIP2|BREG|Mux6~20_combout\,
	combout => \PIP2|Equal1~15_combout\);

-- Location: LCCOMB_X87_Y20_N30
\PIP2|BREG|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux5~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[19][26]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[18][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[18][26]~regout\,
	datab => \PIP2|BREG|regs[19][26]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux5~0_combout\);

-- Location: LCCOMB_X87_Y20_N8
\PIP2|BREG|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux5~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux5~0_combout\ & (\PIP2|BREG|regs[23][26]~regout\)) # (!\PIP2|BREG|Mux5~0_combout\ & ((\PIP2|BREG|regs[22][26]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[23][26]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|regs[22][26]~regout\,
	datad => \PIP2|BREG|Mux5~0_combout\,
	combout => \PIP2|BREG|Mux5~1_combout\);

-- Location: LCFF_X92_Y22_N25
\PIP2|BREG|regs[17][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[26]~26_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[17][26]~regout\);

-- Location: LCCOMB_X92_Y22_N24
\PIP2|BREG|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux5~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[17][26]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[16][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP2|BREG|regs[16][26]~regout\,
	datac => \PIP2|BREG|regs[17][26]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux5~4_combout\);

-- Location: LCFF_X91_Y24_N21
\PIP2|BREG|regs[21][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[21][26]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[21][26]~regout\);

-- Location: LCCOMB_X91_Y22_N6
\PIP2|BREG|Mux5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux5~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux5~4_combout\ & ((\PIP2|BREG|regs[21][26]~regout\))) # (!\PIP2|BREG|Mux5~4_combout\ & (\PIP2|BREG|regs[20][26]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[20][26]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|regs[21][26]~regout\,
	datad => \PIP2|BREG|Mux5~4_combout\,
	combout => \PIP2|BREG|Mux5~5_combout\);

-- Location: LCFF_X88_Y22_N7
\PIP2|BREG|regs[30][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[26]~26_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[30][26]~regout\);

-- Location: LCCOMB_X88_Y27_N14
\PIP2|BREG|Mux5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux5~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[6][26]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[4][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[4][26]~regout\,
	datab => \PIP2|BREG|regs[6][26]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux5~12_combout\);

-- Location: LCFF_X86_Y23_N31
\PIP2|BREG|regs[14][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[14][26]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[14][26]~regout\);

-- Location: LCCOMB_X88_Y24_N8
\PIP2|BREG|Mux5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux5~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux5~12_combout\ & (\PIP2|BREG|regs[14][26]~regout\)) # (!\PIP2|BREG|Mux5~12_combout\ & ((\PIP2|BREG|regs[12][26]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[14][26]~regout\,
	datab => \PIP2|BREG|regs[12][26]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux5~12_combout\,
	combout => \PIP2|BREG|Mux5~13_combout\);

-- Location: LCFF_X85_Y23_N9
\PIP2|BREG|regs[10][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[26]~26_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[10][26]~regout\);

-- Location: LCCOMB_X85_Y23_N26
\PIP2|BREG|Mux5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux5~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[10][26]~regout\))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[8][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[8][26]~regout\,
	datab => \PIP2|BREG|regs[10][26]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux5~14_combout\);

-- Location: LCCOMB_X87_Y22_N20
\PIP2|BREG|Mux5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux5~15_combout\ = (\PIP2|BREG|Mux5~14_combout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & \PIP2|BREG|regs[2][26]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP2|BREG|regs[2][26]~regout\,
	datad => \PIP2|BREG|Mux5~14_combout\,
	combout => \PIP2|BREG|Mux5~15_combout\);

-- Location: LCCOMB_X87_Y22_N2
\PIP2|BREG|Mux5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux5~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux5~13_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|Mux5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|Mux5~15_combout\,
	datad => \PIP2|BREG|Mux5~13_combout\,
	combout => \PIP2|BREG|Mux5~16_combout\);

-- Location: LCFF_X93_Y27_N23
\PIP2|BREG|regs[5][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[5][26]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[5][26]~regout\);

-- Location: LCFF_X88_Y20_N21
\PIP2|BREG|regs[23][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[23][27]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[23][27]~regout\);

-- Location: LCFF_X92_Y22_N23
\PIP2|BREG|regs[17][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[27]~27_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[17][27]~regout\);

-- Location: LCCOMB_X92_Y22_N22
\PIP2|BREG|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux4~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[17][27]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[16][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP2|BREG|regs[16][27]~regout\,
	datac => \PIP2|BREG|regs[17][27]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux4~4_combout\);

-- Location: LCCOMB_X93_Y23_N6
\PIP2|BREG|Mux4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux4~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux4~4_combout\ & (\PIP2|BREG|regs[21][27]~regout\)) # (!\PIP2|BREG|Mux4~4_combout\ & ((\PIP2|BREG|regs[20][27]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[21][27]~regout\,
	datab => \PIP2|BREG|regs[20][27]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux4~4_combout\,
	combout => \PIP2|BREG|Mux4~5_combout\);

-- Location: LCCOMB_X88_Y21_N2
\PIP2|BREG|Mux4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux4~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[27][27]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[26][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP2|BREG|regs[27][27]~regout\,
	datac => \PIP2|BREG|regs[26][27]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux4~7_combout\);

-- Location: LCFF_X89_Y20_N3
\PIP2|BREG|regs[31][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[31][27]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[31][27]~regout\);

-- Location: LCCOMB_X88_Y21_N4
\PIP2|BREG|Mux4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux4~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux4~7_combout\ & (\PIP2|BREG|regs[31][27]~regout\)) # (!\PIP2|BREG|Mux4~7_combout\ & ((\PIP2|BREG|regs[30][27]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[31][27]~regout\,
	datab => \PIP2|BREG|regs[30][27]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux4~7_combout\,
	combout => \PIP2|BREG|Mux4~8_combout\);

-- Location: LCFF_X81_Y20_N11
\PIP2|BREG|regs[9][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[27]~27_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[9][27]~regout\);

-- Location: LCFF_X77_Y24_N15
\PIP2|BREG|regs[8][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[27]~27_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[8][27]~regout\);

-- Location: LCCOMB_X77_Y24_N16
\PIP2|BREG|Mux4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux4~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[10][27]~regout\)) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[8][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[10][27]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|regs[8][27]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux4~14_combout\);

-- Location: LCCOMB_X77_Y24_N10
\PIP2|BREG|Mux4~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux4~15_combout\ = (\PIP2|BREG|Mux4~14_combout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|regs[2][27]~regout\ & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[2][27]~regout\,
	datac => \PIP2|BREG|Mux4~14_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux4~15_combout\);

-- Location: LCFF_X92_Y27_N7
\PIP2|BREG|regs[7][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[27]~27_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[7][27]~regout\);

-- Location: LCFF_X87_Y25_N17
\PIP2|BREG|regs[15][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[15][27]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[15][27]~regout\);

-- Location: LCFF_X90_Y23_N17
\PIP2|BREG|regs[25][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[25][28]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[25][28]~regout\);

-- Location: LCFF_X93_Y23_N11
\PIP2|BREG|regs[28][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[28][28]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[28][28]~regout\);

-- Location: LCFF_X94_Y21_N9
\PIP2|BREG|regs[16][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[28]~28_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[16][28]~regout\);

-- Location: LCFF_X92_Y21_N5
\PIP2|BREG|regs[21][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[21][28]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[21][28]~regout\);

-- Location: LCFF_X89_Y20_N21
\PIP2|BREG|regs[31][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[31][28]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[31][28]~regout\);

-- Location: LCFF_X80_Y26_N13
\PIP2|BREG|regs[9][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[9][28]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[9][28]~regout\);

-- Location: LCCOMB_X80_Y26_N18
\PIP2|BREG|Mux3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux3~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|regs[9][28]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|regs[1][28]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[1][28]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP2|BREG|regs[9][28]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux3~10_combout\);

-- Location: LCCOMB_X82_Y26_N16
\PIP2|BREG|Mux3~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux3~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux3~10_combout\ & (\PIP2|BREG|regs[11][28]~regout\)) # (!\PIP2|BREG|Mux3~10_combout\ & ((\PIP2|BREG|regs[3][28]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[11][28]~regout\,
	datab => \PIP2|BREG|regs[3][28]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP2|BREG|Mux3~10_combout\,
	combout => \PIP2|BREG|Mux3~11_combout\);

-- Location: LCFF_X85_Y27_N11
\PIP2|BREG|regs[8][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[8][28]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[8][28]~regout\);

-- Location: LCCOMB_X78_Y23_N6
\PIP2|BREG|Mux3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux3~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[10][28]~regout\))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[8][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[8][28]~regout\,
	datab => \PIP2|BREG|regs[10][28]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux3~14_combout\);

-- Location: LCCOMB_X77_Y23_N4
\PIP2|BREG|Mux3~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux3~15_combout\ = (\PIP2|BREG|Mux3~14_combout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|regs[2][28]~regout\ & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[2][28]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP2|BREG|Mux3~14_combout\,
	combout => \PIP2|BREG|Mux3~15_combout\);

-- Location: LCFF_X94_Y19_N19
\PIP2|BREG|regs[28][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[28][29]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[28][29]~regout\);

-- Location: LCCOMB_X94_Y20_N30
\PIP2|BREG|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux2~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[25][29]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|regs[24][29]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[25][29]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|regs[24][29]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux2~2_combout\);

-- Location: LCCOMB_X93_Y17_N4
\PIP2|BREG|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux2~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux2~2_combout\ & (\PIP2|BREG|regs[29][29]~regout\)) # (!\PIP2|BREG|Mux2~2_combout\ & ((\PIP2|BREG|regs[28][29]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[29][29]~regout\,
	datab => \PIP2|BREG|regs[28][29]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux2~2_combout\,
	combout => \PIP2|BREG|Mux2~3_combout\);

-- Location: LCFF_X94_Y24_N27
\PIP2|BREG|regs[17][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[17][29]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[17][29]~regout\);

-- Location: LCCOMB_X90_Y24_N18
\PIP2|BREG|Mux2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux2~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[17][29]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[16][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[17][29]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|regs[16][29]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux2~4_combout\);

-- Location: LCFF_X90_Y24_N21
\PIP2|BREG|regs[21][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[21][29]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[21][29]~regout\);

-- Location: LCCOMB_X90_Y24_N22
\PIP2|BREG|Mux2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux2~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux2~4_combout\ & (\PIP2|BREG|regs[21][29]~regout\)) # (!\PIP2|BREG|Mux2~4_combout\ & ((\PIP2|BREG|regs[20][29]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[21][29]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|regs[20][29]~regout\,
	datad => \PIP2|BREG|Mux2~4_combout\,
	combout => \PIP2|BREG|Mux2~5_combout\);

-- Location: LCCOMB_X86_Y19_N20
\PIP2|BREG|Mux2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux2~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)) # ((\PIP2|BREG|Mux2~3_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|Mux2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|Mux2~5_combout\,
	datad => \PIP2|BREG|Mux2~3_combout\,
	combout => \PIP2|BREG|Mux2~6_combout\);

-- Location: LCFF_X82_Y26_N11
\PIP2|BREG|regs[3][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[29]~29_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[3][29]~regout\);

-- Location: LCFF_X81_Y26_N25
\PIP2|BREG|regs[9][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[9][29]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[9][29]~regout\);

-- Location: LCFF_X81_Y23_N15
\PIP2|BREG|regs[1][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[1][29]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[1][29]~regout\);

-- Location: LCCOMB_X80_Y26_N0
\PIP2|BREG|Mux2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux2~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|regs[9][29]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|regs[1][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|regs[9][29]~regout\,
	datac => \PIP2|BREG|regs[1][29]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux2~10_combout\);

-- Location: LCFF_X85_Y25_N27
\PIP2|BREG|regs[11][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[11][29]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[11][29]~regout\);

-- Location: LCCOMB_X82_Y26_N12
\PIP2|BREG|Mux2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux2~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux2~10_combout\ & ((\PIP2|BREG|regs[11][29]~regout\))) # (!\PIP2|BREG|Mux2~10_combout\ & (\PIP2|BREG|regs[3][29]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[3][29]~regout\,
	datab => \PIP2|BREG|regs[11][29]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP2|BREG|Mux2~10_combout\,
	combout => \PIP2|BREG|Mux2~11_combout\);

-- Location: LCFF_X86_Y24_N17
\PIP2|BREG|regs[12][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[12][29]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[12][29]~regout\);

-- Location: LCFF_X91_Y27_N17
\PIP2|BREG|regs[4][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[29]~29_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[4][29]~regout\);

-- Location: LCFF_X88_Y23_N23
\PIP2|BREG|regs[2][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[29]~29_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[2][29]~regout\);

-- Location: LCFF_X92_Y27_N17
\PIP2|BREG|regs[7][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[29]~29_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[7][29]~regout\);

-- Location: LCFF_X81_Y22_N7
\PIP2|BREG|regs[15][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|DataEscrita[29]~29_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[15][29]~regout\);

-- Location: LCCOMB_X90_Y24_N16
\PIP2|BREG|Mux34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux34~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[21][29]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[17][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[17][29]~regout\,
	datab => \PIP2|BREG|regs[21][29]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux34~0_combout\);

-- Location: LCCOMB_X85_Y23_N20
\PIP2|BREG|Mux34~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux34~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[10][29]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[8][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|regs[10][29]~regout\,
	datad => \PIP2|BREG|regs[8][29]~regout\,
	combout => \PIP2|BREG|Mux34~10_combout\);

-- Location: LCCOMB_X85_Y23_N10
\PIP2|BREG|Mux34~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux34~11_combout\ = (\PIP2|BREG|Mux34~10_combout\ & ((\PIP2|BREG|regs[11][29]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP2|BREG|Mux34~10_combout\ & (((\PIP2|BREG|regs[9][29]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[11][29]~regout\,
	datab => \PIP2|BREG|regs[9][29]~regout\,
	datac => \PIP2|BREG|Mux34~10_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux34~11_combout\);

-- Location: LCCOMB_X91_Y27_N14
\PIP2|BREG|Mux34~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux34~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|regs[5][29]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[4][29]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[4][29]~regout\,
	datab => \PIP2|BREG|regs[5][29]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux34~12_combout\);

-- Location: LCCOMB_X92_Y27_N14
\PIP2|BREG|Mux34~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux34~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux34~12_combout\ & (\PIP2|BREG|regs[7][29]~regout\)) # (!\PIP2|BREG|Mux34~12_combout\ & ((\PIP2|BREG|regs[6][29]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux34~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[7][29]~regout\,
	datab => \PIP2|BREG|regs[6][29]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP2|BREG|Mux34~12_combout\,
	combout => \PIP2|BREG|Mux34~13_combout\);

-- Location: LCCOMB_X81_Y23_N8
\PIP2|BREG|Mux34~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux34~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[3][29]~regout\))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[1][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|regs[1][29]~regout\,
	datad => \PIP2|BREG|regs[3][29]~regout\,
	combout => \PIP2|BREG|Mux34~14_combout\);

-- Location: LCCOMB_X88_Y23_N22
\PIP2|BREG|Mux34~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux34~15_combout\ = (\PIP2|BREG|Mux34~14_combout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & \PIP2|BREG|regs[2][29]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|regs[2][29]~regout\,
	datad => \PIP2|BREG|Mux34~14_combout\,
	combout => \PIP2|BREG|Mux34~15_combout\);

-- Location: LCCOMB_X93_Y23_N20
\PIP2|BREG|Mux34~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux34~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux34~13_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|Mux34~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|Mux34~15_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP2|BREG|Mux34~13_combout\,
	combout => \PIP2|BREG|Mux34~16_combout\);

-- Location: LCCOMB_X85_Y26_N0
\PIP2|BREG|Mux34~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux34~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[13][29]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[12][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[12][29]~regout\,
	datab => \PIP2|BREG|regs[13][29]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux34~17_combout\);

-- Location: LCCOMB_X85_Y26_N14
\PIP2|BREG|Mux34~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux34~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux34~17_combout\ & ((\PIP2|BREG|regs[15][29]~regout\))) # (!\PIP2|BREG|Mux34~17_combout\ & (\PIP2|BREG|regs[14][29]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux34~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[14][29]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|regs[15][29]~regout\,
	datad => \PIP2|BREG|Mux34~17_combout\,
	combout => \PIP2|BREG|Mux34~18_combout\);

-- Location: LCCOMB_X93_Y23_N14
\PIP2|BREG|Mux34~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux34~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux34~16_combout\ & ((\PIP2|BREG|Mux34~18_combout\))) # (!\PIP2|BREG|Mux34~16_combout\ & (\PIP2|BREG|Mux34~11_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux34~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|Mux34~11_combout\,
	datac => \PIP2|BREG|Mux34~16_combout\,
	datad => \PIP2|BREG|Mux34~18_combout\,
	combout => \PIP2|BREG|Mux34~19_combout\);

-- Location: LCCOMB_X90_Y23_N30
\PIP2|BREG|Mux35~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux35~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[25][28]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[17][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[25][28]~regout\,
	datab => \PIP2|BREG|regs[17][28]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux35~0_combout\);

-- Location: LCCOMB_X89_Y20_N26
\PIP2|BREG|Mux35~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux35~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux35~0_combout\ & (\PIP2|BREG|regs[29][28]~regout\)) # (!\PIP2|BREG|Mux35~0_combout\ & ((\PIP2|BREG|regs[21][28]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux35~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|regs[29][28]~regout\,
	datac => \PIP2|BREG|regs[21][28]~regout\,
	datad => \PIP2|BREG|Mux35~0_combout\,
	combout => \PIP2|BREG|Mux35~1_combout\);

-- Location: LCCOMB_X87_Y19_N2
\PIP2|BREG|Mux35~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux35~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|regs[22][28]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[18][28]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[18][28]~regout\,
	datab => \PIP2|BREG|regs[22][28]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux35~2_combout\);

-- Location: LCCOMB_X86_Y21_N18
\PIP2|BREG|Mux35~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux35~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux35~2_combout\ & ((\PIP2|BREG|regs[30][28]~regout\))) # (!\PIP2|BREG|Mux35~2_combout\ & (\PIP2|BREG|regs[26][28]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux35~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[26][28]~regout\,
	datab => \PIP2|BREG|regs[30][28]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP2|BREG|Mux35~2_combout\,
	combout => \PIP2|BREG|Mux35~3_combout\);

-- Location: LCCOMB_X94_Y21_N8
\PIP2|BREG|Mux35~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux35~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[20][28]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|regs[16][28]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[20][28]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP2|BREG|regs[16][28]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux35~4_combout\);

-- Location: LCCOMB_X93_Y23_N24
\PIP2|BREG|Mux35~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux35~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux35~4_combout\ & ((\PIP2|BREG|regs[28][28]~regout\))) # (!\PIP2|BREG|Mux35~4_combout\ & (\PIP2|BREG|regs[24][28]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux35~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|regs[24][28]~regout\,
	datac => \PIP2|BREG|Mux35~4_combout\,
	datad => \PIP2|BREG|regs[28][28]~regout\,
	combout => \PIP2|BREG|Mux35~5_combout\);

-- Location: LCCOMB_X93_Y23_N30
\PIP2|BREG|Mux35~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux35~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16)) # ((\PIP2|BREG|Mux35~3_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|Mux35~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|Mux35~5_combout\,
	datad => \PIP2|BREG|Mux35~3_combout\,
	combout => \PIP2|BREG|Mux35~6_combout\);

-- Location: LCCOMB_X89_Y19_N12
\PIP2|BREG|Mux35~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux35~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[27][28]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[19][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[19][28]~regout\,
	datab => \PIP2|BREG|regs[27][28]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux35~7_combout\);

-- Location: LCCOMB_X89_Y20_N8
\PIP2|BREG|Mux35~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux35~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux35~7_combout\ & (\PIP2|BREG|regs[31][28]~regout\)) # (!\PIP2|BREG|Mux35~7_combout\ & ((\PIP2|BREG|regs[23][28]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux35~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[31][28]~regout\,
	datab => \PIP2|BREG|regs[23][28]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP2|BREG|Mux35~7_combout\,
	combout => \PIP2|BREG|Mux35~8_combout\);

-- Location: LCCOMB_X89_Y20_N30
\PIP2|BREG|Mux35~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux35~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux35~6_combout\ & ((\PIP2|BREG|Mux35~8_combout\))) # (!\PIP2|BREG|Mux35~6_combout\ & (\PIP2|BREG|Mux35~1_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux35~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|Mux35~1_combout\,
	datac => \PIP2|BREG|Mux35~8_combout\,
	datad => \PIP2|BREG|Mux35~6_combout\,
	combout => \PIP2|BREG|Mux35~9_combout\);

-- Location: LCCOMB_X87_Y20_N10
\PIP2|BREG|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux1~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[19][30]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[18][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[18][30]~regout\,
	datab => \PIP2|BREG|regs[19][30]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux1~0_combout\);

-- Location: LCFF_X88_Y26_N5
\PIP2|BREG|regs[12][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[30]~30_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[12][30]~regout\);

-- Location: LCFF_X85_Y27_N7
\PIP2|BREG|regs[8][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[30]~30_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[8][30]~regout\);

-- Location: LCFF_X94_Y26_N13
\PIP2|BREG|regs[13][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[13][30]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[13][30]~regout\);

-- Location: LCFF_X89_Y27_N17
\PIP2|BREG|regs[5][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[5][30]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[5][30]~regout\);

-- Location: LCFF_X85_Y19_N25
\PIP2|BREG|regs[19][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[31]~31_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[19][31]~regout\);

-- Location: LCFF_X93_Y25_N13
\PIP2|BREG|regs[25][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[25][31]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[25][31]~regout\);

-- Location: LCFF_X92_Y17_N11
\PIP2|BREG|regs[26][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[26][31]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[26][31]~regout\);

-- Location: LCFF_X90_Y19_N3
\PIP2|BREG|regs[31][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[31]~31_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[31][31]~regout\);

-- Location: LCFF_X80_Y27_N31
\PIP2|BREG|regs[11][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[11][31]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[11][31]~regout\);

-- Location: LCFF_X91_Y27_N21
\PIP2|BREG|regs[4][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[31]~31_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[4][31]~regout\);

-- Location: LCCOMB_X91_Y27_N18
\PIP2|BREG|Mux0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux0~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|regs[6][31]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[4][31]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[4][31]~regout\,
	datab => \PIP2|BREG|regs[6][31]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux0~12_combout\);

-- Location: LCCOMB_X92_Y25_N24
\PIP2|BREG|Mux0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux0~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux0~12_combout\ & ((\PIP2|BREG|regs[14][31]~regout\))) # (!\PIP2|BREG|Mux0~12_combout\ & (\PIP2|BREG|regs[12][31]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[12][31]~regout\,
	datab => \PIP2|BREG|regs[14][31]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux0~12_combout\,
	combout => \PIP2|BREG|Mux0~13_combout\);

-- Location: LCFF_X85_Y27_N25
\PIP2|BREG|regs[8][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[8][31]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[8][31]~regout\);

-- Location: LCCOMB_X85_Y27_N22
\PIP2|BREG|Mux0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux0~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[10][31]~regout\))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[8][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[8][31]~regout\,
	datab => \PIP2|BREG|regs[10][31]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux0~14_combout\);

-- Location: LCCOMB_X89_Y22_N12
\PIP2|BREG|Mux0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux0~15_combout\ = (\PIP2|BREG|Mux0~14_combout\) # ((\PIP2|BREG|regs[2][31]~regout\ & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[2][31]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP2|BREG|Mux0~14_combout\,
	combout => \PIP2|BREG|Mux0~15_combout\);

-- Location: LCCOMB_X89_Y22_N10
\PIP2|BREG|Mux0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux0~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)) # ((\PIP2|BREG|Mux0~13_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|Mux0~13_combout\,
	datad => \PIP2|BREG|Mux0~15_combout\,
	combout => \PIP2|BREG|Mux0~16_combout\);

-- Location: LCFF_X94_Y26_N1
\PIP2|BREG|regs[13][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[13][31]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[13][31]~regout\);

-- Location: LCFF_X92_Y27_N1
\PIP2|BREG|regs[7][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[7][31]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[7][31]~regout\);

-- Location: LCCOMB_X87_Y23_N22
\PIP2|BREG|Mux32~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux32~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[23][31]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[19][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP2|BREG|regs[23][31]~regout\,
	datad => \PIP2|BREG|regs[19][31]~regout\,
	combout => \PIP2|BREG|Mux32~7_combout\);

-- Location: LCCOMB_X90_Y19_N24
\PIP2|BREG|Mux32~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux32~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux32~7_combout\ & ((\PIP2|BREG|regs[31][31]~regout\))) # (!\PIP2|BREG|Mux32~7_combout\ & (\PIP2|BREG|regs[27][31]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux32~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[27][31]~regout\,
	datab => \PIP2|BREG|regs[31][31]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP2|BREG|Mux32~7_combout\,
	combout => \PIP2|BREG|Mux32~8_combout\);

-- Location: LCCOMB_X88_Y26_N18
\PIP2|BREG|Mux33~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux33~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[13][30]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|regs[12][30]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[13][30]~regout\,
	datab => \PIP2|BREG|regs[12][30]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux33~17_combout\);

-- Location: LCCOMB_X88_Y25_N14
\PIP2|BREG|Mux33~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux33~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux33~17_combout\ & ((\PIP2|BREG|regs[15][30]~regout\))) # (!\PIP2|BREG|Mux33~17_combout\ & (\PIP2|BREG|regs[14][30]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux33~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[14][30]~regout\,
	datac => \PIP2|BREG|regs[15][30]~regout\,
	datad => \PIP2|BREG|Mux33~17_combout\,
	combout => \PIP2|BREG|Mux33~18_combout\);

-- Location: LCFF_X83_Y19_N27
\PIP3|EXMEM|EscreveMem\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP2|IDEX|EscreveMem~regout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|EscreveMem~regout\);

-- Location: LCFF_X86_Y22_N23
\PIP2|IDEX|instrAUX[16]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|instrAUX[16]~reg0_Duplicate_1_regout\);

-- Location: LCFF_X86_Y22_N5
\PIP2|IDEX|instrAUX[17]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|instrAUX[17]~reg0_Duplicate_1_regout\);

-- Location: LCFF_X87_Y21_N29
\PIP2|IDEX|instrAUX[19]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|instrAUX[19]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X74_Y23_N10
\PIP3|ULA|ShiftLeft0~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~72_combout\ = (\PIP3|MUX1|S[23]~9_combout\) # ((\PIP3|MUX1|S[22]~10_combout\) # ((\PIP3|MUX1|S[21]~11_combout\) # (\PIP3|MUX1|S[20]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[23]~9_combout\,
	datab => \PIP3|MUX1|S[22]~10_combout\,
	datac => \PIP3|MUX1|S[21]~11_combout\,
	datad => \PIP3|MUX1|S[20]~12_combout\,
	combout => \PIP3|ULA|ShiftLeft0~72_combout\);

-- Location: LCFF_X74_Y24_N13
\PIP2|IDEX|signImm[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP2|imm32[9]~9_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|signImm\(9));

-- Location: LCFF_X74_Y21_N17
\PIP2|IDEX|signImm[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP2|imm32[5]~5_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|signImm\(5));

-- Location: LCFF_X72_Y21_N17
\PIP2|IDEX|signImm[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP2|imm32[3]~3_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|signImm\(3));

-- Location: LCCOMB_X69_Y24_N10
\PIP3|ULA|ShiftRight0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~44_combout\ = (\PIP3|ULA|Add0~32_combout\) # ((\PIP3|ULA|Add0~28_combout\) # ((\PIP3|ULA|Add0~30_combout\) # (\PIP3|ULA|Add0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~32_combout\,
	datab => \PIP3|ULA|Add0~28_combout\,
	datac => \PIP3|ULA|Add0~30_combout\,
	datad => \PIP3|ULA|Add0~26_combout\,
	combout => \PIP3|ULA|ShiftRight0~44_combout\);

-- Location: LCCOMB_X69_Y24_N12
\PIP3|ULA|ShiftRight0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~47_combout\ = (\PIP3|ULA|Add0~42_combout\) # ((\PIP3|ULA|Add0~46_combout\) # ((\PIP3|ULA|Add0~48_combout\) # (\PIP3|ULA|Add0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~42_combout\,
	datab => \PIP3|ULA|Add0~46_combout\,
	datac => \PIP3|ULA|Add0~48_combout\,
	datad => \PIP3|ULA|Add0~44_combout\,
	combout => \PIP3|ULA|ShiftRight0~47_combout\);

-- Location: LCCOMB_X68_Y22_N24
\PIP3|ULA|tmp~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|tmp~6_combout\ = (\PIP3|ULA|ShiftLeft1~12_combout\ & (!\PIP3|ULA|Add0~6_combout\ & (!\PIP3|ULA|Add0~8_combout\ & !\PIP3|ULA|ShiftRight0~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft1~12_combout\,
	datab => \PIP3|ULA|Add0~6_combout\,
	datac => \PIP3|ULA|Add0~8_combout\,
	datad => \PIP3|ULA|ShiftRight0~50_combout\,
	combout => \PIP3|ULA|tmp~6_combout\);

-- Location: LCCOMB_X66_Y19_N8
\PIP3|ULA|ShiftRight1~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~29_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftRight2~27_combout\)) # (!\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftRight2~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftRight2~27_combout\,
	datac => \PIP3|ULA|ShiftRight2~28_combout\,
	datad => \PIP3|MUX1|S[1]~28_combout\,
	combout => \PIP3|ULA|ShiftRight1~29_combout\);

-- Location: LCCOMB_X63_Y18_N4
\PIP3|ULA|ShiftRight1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~38_combout\ = (!\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftRight2~68_combout\)) # (!\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftRight1~83_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[1]~28_combout\,
	datab => \PIP3|MUX1|S[2]~29_combout\,
	datac => \PIP3|ULA|ShiftRight2~68_combout\,
	datad => \PIP3|ULA|ShiftRight1~83_combout\,
	combout => \PIP3|ULA|ShiftRight1~38_combout\);

-- Location: LCCOMB_X62_Y20_N10
\PIP3|ULA|ShiftRight1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~40_combout\ = (\PIP3|ULA|ShiftRight1~38_combout\) # ((\PIP3|MUX1|S[2]~29_combout\ & \PIP3|ULA|ShiftRight1~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[2]~29_combout\,
	datac => \PIP3|ULA|ShiftRight1~39_combout\,
	datad => \PIP3|ULA|ShiftRight1~38_combout\,
	combout => \PIP3|ULA|ShiftRight1~40_combout\);

-- Location: LCCOMB_X75_Y23_N12
\PIP3|ULA|Mux54~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux54~7_combout\ = (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (\PIP3|MUX2|S[0]~0_combout\ $ ((\PIP3|MUX1|S[0]~1_combout\)))) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (\PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\ & 
-- (\PIP3|MUX2|S[0]~0_combout\ $ (\PIP3|MUX1|S[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datab => \PIP3|MUX2|S[0]~0_combout\,
	datac => \PIP3|MUX1|S[0]~1_combout\,
	datad => \PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux54~7_combout\);

-- Location: LCCOMB_X66_Y19_N24
\PIP3|ULA|tmp~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|tmp~9_combout\ = (\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftRight2~26_combout\)) # (!\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|tmp~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight2~26_combout\,
	datac => \PIP3|ULA|Add0~2_combout\,
	datad => \PIP3|ULA|tmp~8_combout\,
	combout => \PIP3|ULA|tmp~9_combout\);

-- Location: LCCOMB_X69_Y24_N8
\PIP3|ULA|ShiftRight2~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~39_combout\ = (!\PIP3|MUX1|S[1]~28_combout\ & (!\PIP3|MUX1|S[3]~30_combout\ & (!\PIP3|MUX1|S[2]~29_combout\ & !\PIP3|MUX1|S[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[1]~28_combout\,
	datab => \PIP3|MUX1|S[3]~30_combout\,
	datac => \PIP3|MUX1|S[2]~29_combout\,
	datad => \PIP3|MUX1|S[0]~1_combout\,
	combout => \PIP3|ULA|ShiftRight2~39_combout\);

-- Location: LCCOMB_X68_Y24_N12
\PIP3|ULA|ShiftLeft0~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~80_combout\ = (!\PIP3|ULA|ShiftLeft0~79_combout\) # (!\PIP3|ULA|ShiftRight2~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|ULA|ShiftRight2~39_combout\,
	datad => \PIP3|ULA|ShiftLeft0~79_combout\,
	combout => \PIP3|ULA|ShiftLeft0~80_combout\);

-- Location: LCCOMB_X69_Y22_N10
\PIP3|ULA|Mux53~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux53~1_combout\ = (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (\PIP3|MUX2|S[1]~4_combout\ $ (\PIP3|MUX1|S[1]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datac => \PIP3|MUX2|S[1]~4_combout\,
	datad => \PIP3|MUX1|S[1]~28_combout\,
	combout => \PIP3|ULA|Mux53~1_combout\);

-- Location: LCCOMB_X68_Y22_N10
\PIP3|ULA|ShiftRight0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~62_combout\ = (\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftRight0~127_combout\)) # (!\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftRight0~129_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~127_combout\,
	datab => \PIP3|ULA|Add0~2_combout\,
	datad => \PIP3|ULA|ShiftRight0~129_combout\,
	combout => \PIP3|ULA|ShiftRight0~62_combout\);

-- Location: LCCOMB_X71_Y25_N10
\PIP3|ULA|ShiftRight0~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~71_combout\ = (\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftRight0~69_combout\))) # (!\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftRight0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~4_combout\,
	datab => \PIP3|ULA|ShiftRight0~70_combout\,
	datac => \PIP3|ULA|ShiftRight0~69_combout\,
	datad => \PIP3|ULA|Add0~2_combout\,
	combout => \PIP3|ULA|ShiftRight0~71_combout\);

-- Location: LCCOMB_X66_Y18_N2
\PIP3|ULA|tmp~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|tmp~13_combout\ = (\PIP3|ULA|Add0~8_combout\ & ((\PIP3|ULA|Add0~6_combout\ & (\PIP3|ULA|ShiftRight0~66_combout\)) # (!\PIP3|ULA|Add0~6_combout\ & ((\PIP3|ULA|ShiftRight0~131_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~66_combout\,
	datab => \PIP3|ULA|Add0~6_combout\,
	datac => \PIP3|ULA|ShiftRight0~131_combout\,
	datad => \PIP3|ULA|Add0~8_combout\,
	combout => \PIP3|ULA|tmp~13_combout\);

-- Location: LCCOMB_X70_Y22_N20
\PIP3|ULA|ShiftRight0~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~72_combout\ = (\PIP3|MUX1|S[0]~1_combout\ & ((\PIP3|MUX2|S[4]~8_combout\))) # (!\PIP3|MUX1|S[0]~1_combout\ & (\PIP3|MUX2|S[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX2|S[3]~2_combout\,
	datac => \PIP3|MUX1|S[0]~1_combout\,
	datad => \PIP3|MUX2|S[4]~8_combout\,
	combout => \PIP3|ULA|ShiftRight0~72_combout\);

-- Location: LCCOMB_X71_Y22_N28
\PIP3|ULA|tmp~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|tmp~14_combout\ = (\PIP3|MUX1|S[0]~1_combout\ & (\PIP3|MUX2|S[2]~3_combout\)) # (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP3|MUX2|S[1]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[2]~3_combout\,
	datab => \PIP3|MUX1|S[0]~1_combout\,
	datad => \PIP3|MUX2|S[1]~4_combout\,
	combout => \PIP3|ULA|tmp~14_combout\);

-- Location: LCCOMB_X70_Y22_N6
\PIP3|ULA|tmp~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|tmp~15_combout\ = (!\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftRight0~72_combout\)) # (!\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|tmp~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~4_combout\,
	datab => \PIP3|ULA|Add0~2_combout\,
	datac => \PIP3|ULA|ShiftRight0~72_combout\,
	datad => \PIP3|ULA|tmp~14_combout\,
	combout => \PIP3|ULA|tmp~15_combout\);

-- Location: LCCOMB_X67_Y18_N22
\PIP3|ULA|ShiftRight0~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~75_combout\ = (\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftRight0~73_combout\)) # (!\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftRight0~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~73_combout\,
	datac => \PIP3|ULA|ShiftRight0~74_combout\,
	datad => \PIP3|ULA|Add0~2_combout\,
	combout => \PIP3|ULA|ShiftRight0~75_combout\);

-- Location: LCCOMB_X70_Y25_N12
\PIP3|ULA|tmp~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|tmp~16_combout\ = (!\PIP3|ULA|Add0~6_combout\ & ((\PIP3|ULA|tmp~15_combout\) # ((\PIP3|ULA|ShiftRight0~75_combout\ & \PIP3|ULA|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|tmp~15_combout\,
	datab => \PIP3|ULA|ShiftRight0~75_combout\,
	datac => \PIP3|ULA|Add0~4_combout\,
	datad => \PIP3|ULA|Add0~6_combout\,
	combout => \PIP3|ULA|tmp~16_combout\);

-- Location: LCCOMB_X74_Y22_N6
\PIP3|ULA|ShiftRight0~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~79_combout\ = (\PIP3|MUX1|S[0]~1_combout\ & (\PIP3|MUX2|S[10]~14_combout\)) # (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP3|MUX2|S[9]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[10]~14_combout\,
	datab => \PIP3|MUX1|S[0]~1_combout\,
	datad => \PIP3|MUX2|S[9]~15_combout\,
	combout => \PIP3|ULA|ShiftRight0~79_combout\);

-- Location: LCCOMB_X68_Y22_N2
\PIP3|ULA|ShiftRight0~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~80_combout\ = (\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftRight0~78_combout\))) # (!\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftRight0~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|Add0~2_combout\,
	datac => \PIP3|ULA|ShiftRight0~79_combout\,
	datad => \PIP3|ULA|ShiftRight0~78_combout\,
	combout => \PIP3|ULA|ShiftRight0~80_combout\);

-- Location: LCCOMB_X69_Y25_N20
\PIP3|ULA|ShiftRight0~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~81_combout\ = (\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|ShiftRight0~77_combout\))) # (!\PIP3|ULA|Add0~4_combout\ & (\PIP3|ULA|ShiftRight0~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|Add0~4_combout\,
	datac => \PIP3|ULA|ShiftRight0~80_combout\,
	datad => \PIP3|ULA|ShiftRight0~77_combout\,
	combout => \PIP3|ULA|ShiftRight0~81_combout\);

-- Location: LCCOMB_X69_Y25_N14
\PIP3|ULA|tmp~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|tmp~17_combout\ = (!\PIP3|ULA|Add0~8_combout\ & ((\PIP3|ULA|tmp~16_combout\) # ((\PIP3|ULA|ShiftRight0~81_combout\ & \PIP3|ULA|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~81_combout\,
	datab => \PIP3|ULA|Add0~6_combout\,
	datac => \PIP3|ULA|tmp~16_combout\,
	datad => \PIP3|ULA|Add0~8_combout\,
	combout => \PIP3|ULA|tmp~17_combout\);

-- Location: LCCOMB_X69_Y22_N14
\PIP3|ULA|tmp~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|tmp~18_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & (((\PIP3|ULA|tmp~17_combout\) # (\PIP3|ULA|tmp~13_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & (\PIP3|ULA|ShiftLeft0~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~81_combout\,
	datab => \PIP3|MUX1|S[31]~0_combout\,
	datac => \PIP3|ULA|tmp~17_combout\,
	datad => \PIP3|ULA|tmp~13_combout\,
	combout => \PIP3|ULA|tmp~18_combout\);

-- Location: LCCOMB_X68_Y25_N20
\PIP3|ULA|ShiftRight2~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~40_combout\ = (!\PIP3|MUX1|S[1]~28_combout\ & !\PIP3|MUX1|S[2]~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|MUX1|S[1]~28_combout\,
	datad => \PIP3|MUX1|S[2]~29_combout\,
	combout => \PIP3|ULA|ShiftRight2~40_combout\);

-- Location: LCCOMB_X69_Y24_N14
\PIP3|ULA|tmp~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|tmp~19_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & (((\PIP3|ULA|ShiftRight0~50_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & ((\PIP3|MUX1|S[4]~31_combout\) # ((!\PIP3|ULA|Mux38~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[4]~31_combout\,
	datab => \PIP3|ULA|ShiftRight0~50_combout\,
	datac => \PIP3|MUX1|S[31]~0_combout\,
	datad => \PIP3|ULA|Mux38~16_combout\,
	combout => \PIP3|ULA|tmp~19_combout\);

-- Location: LCCOMB_X69_Y22_N20
\PIP3|ULA|Mux53~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux53~2_combout\ = (\PIP3|ULA|Mux53~1_combout\) # ((\PIP3|ULA|tmp~18_combout\ & (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & !\PIP3|ULA|tmp~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux53~1_combout\,
	datab => \PIP3|ULA|tmp~18_combout\,
	datac => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datad => \PIP3|ULA|tmp~19_combout\,
	combout => \PIP3|ULA|Mux53~2_combout\);

-- Location: LCCOMB_X63_Y22_N8
\PIP3|ULA|ShiftRight1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~42_combout\ = (!\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftRight0~72_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|tmp~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|tmp~14_combout\,
	datab => \PIP3|ULA|ShiftRight0~72_combout\,
	datac => \PIP3|MUX1|S[2]~29_combout\,
	datad => \PIP3|MUX1|S[1]~28_combout\,
	combout => \PIP3|ULA|ShiftRight1~42_combout\);

-- Location: LCCOMB_X65_Y22_N4
\PIP3|ULA|ShiftRight1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~44_combout\ = (!\PIP3|MUX1|S[3]~30_combout\ & ((\PIP3|ULA|ShiftRight1~42_combout\) # ((\PIP3|ULA|ShiftRight1~43_combout\ & \PIP3|MUX1|S[2]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[3]~30_combout\,
	datab => \PIP3|ULA|ShiftRight1~43_combout\,
	datac => \PIP3|ULA|ShiftRight1~42_combout\,
	datad => \PIP3|MUX1|S[2]~29_combout\,
	combout => \PIP3|ULA|ShiftRight1~44_combout\);

-- Location: LCCOMB_X66_Y22_N6
\PIP3|ULA|ShiftRight1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~46_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftRight0~78_combout\)) # (!\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftRight0~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~78_combout\,
	datac => \PIP3|MUX1|S[1]~28_combout\,
	datad => \PIP3|ULA|ShiftRight0~79_combout\,
	combout => \PIP3|ULA|ShiftRight1~46_combout\);

-- Location: LCCOMB_X65_Y22_N20
\PIP3|ULA|ShiftRight1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~48_combout\ = (!\PIP3|MUX1|S[4]~31_combout\ & ((\PIP3|ULA|ShiftRight1~44_combout\) # ((\PIP3|MUX1|S[3]~30_combout\ & \PIP3|ULA|ShiftRight1~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[4]~31_combout\,
	datab => \PIP3|ULA|ShiftRight1~44_combout\,
	datac => \PIP3|MUX1|S[3]~30_combout\,
	datad => \PIP3|ULA|ShiftRight1~47_combout\,
	combout => \PIP3|ULA|ShiftRight1~48_combout\);

-- Location: LCCOMB_X66_Y20_N6
\PIP3|ULA|Mux53~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux53~6_combout\ = (\PIP3|MUX1|S[4]~31_combout\ & ((\PIP3|MUX1|S[3]~30_combout\ & ((\PIP3|ULA|ShiftRight1~51_combout\))) # (!\PIP3|MUX1|S[3]~30_combout\ & (\PIP3|ULA|ShiftRight1~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight1~85_combout\,
	datab => \PIP3|MUX1|S[4]~31_combout\,
	datac => \PIP3|MUX1|S[3]~30_combout\,
	datad => \PIP3|ULA|ShiftRight1~51_combout\,
	combout => \PIP3|ULA|Mux53~6_combout\);

-- Location: LCCOMB_X66_Y24_N20
\PIP3|ULA|Mux53~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux53~7_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & (((\PIP3|ULA|ShiftLeft0~81_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & ((\PIP3|ULA|ShiftRight1~48_combout\) # ((\PIP3|ULA|Mux53~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight1~48_combout\,
	datab => \PIP3|MUX1|S[31]~0_combout\,
	datac => \PIP3|ULA|ShiftLeft0~81_combout\,
	datad => \PIP3|ULA|Mux53~6_combout\,
	combout => \PIP3|ULA|Mux53~7_combout\);

-- Location: LCCOMB_X66_Y24_N10
\PIP3|ULA|Mux53~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux53~8_combout\ = (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (\PIP3|ULA|Mux53~7_combout\ & !\PIP3|ULA|tmp~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|Mux53~7_combout\,
	datad => \PIP3|ULA|tmp~20_combout\,
	combout => \PIP3|ULA|Mux53~8_combout\);

-- Location: LCCOMB_X63_Y21_N24
\PIP3|ULA|ShiftRight0~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~84_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftRight2~34_combout\)) # (!\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftRight2~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP3|ULA|Add0~2_combout\,
	datac => \PIP3|ULA|ShiftRight2~34_combout\,
	datad => \PIP3|ULA|ShiftRight2~35_combout\,
	combout => \PIP3|ULA|ShiftRight0~84_combout\);

-- Location: LCCOMB_X66_Y19_N14
\PIP3|ULA|ShiftRight0~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~89_combout\ = (\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftRight2~32_combout\)) # (!\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftRight2~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight2~32_combout\,
	datab => \PIP3|ULA|ShiftRight2~27_combout\,
	datac => \PIP3|ULA|Add0~2_combout\,
	combout => \PIP3|ULA|ShiftRight0~89_combout\);

-- Location: LCCOMB_X66_Y21_N20
\PIP3|ULA|Mux52~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux52~0_combout\ = (\PIP3|EXMEM|ResultULA[2]~87_combout\ & (((\PIP3|EXMEM|ResultULA[2]~86_combout\) # (\PIP3|ULA|ShiftRight0~89_combout\)))) # (!\PIP3|EXMEM|ResultULA[2]~87_combout\ & (\PIP3|ULA|ShiftRight2~26_combout\ & 
-- (!\PIP3|EXMEM|ResultULA[2]~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[2]~87_combout\,
	datab => \PIP3|ULA|ShiftRight2~26_combout\,
	datac => \PIP3|EXMEM|ResultULA[2]~86_combout\,
	datad => \PIP3|ULA|ShiftRight0~89_combout\,
	combout => \PIP3|ULA|Mux52~0_combout\);

-- Location: LCCOMB_X63_Y18_N2
\PIP3|ULA|ShiftRight0~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~90_combout\ = (\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftRight0~136_combout\)) # (!\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftRight2~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~136_combout\,
	datac => \PIP3|ULA|Add0~2_combout\,
	datad => \PIP3|ULA|ShiftRight2~29_combout\,
	combout => \PIP3|ULA|ShiftRight0~90_combout\);

-- Location: LCCOMB_X65_Y18_N0
\PIP3|ULA|ShiftLeft0~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~84_combout\ = (!\PIP3|ULA|ShiftLeft0~83_combout\ & ((\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|cout~6_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftLeft0~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~82_combout\,
	datab => \PIP3|ULA|cout~6_combout\,
	datac => \PIP3|MUX1|S[1]~28_combout\,
	datad => \PIP3|ULA|ShiftLeft0~83_combout\,
	combout => \PIP3|ULA|ShiftLeft0~84_combout\);

-- Location: LCCOMB_X63_Y19_N2
\PIP3|ULA|cout~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~7_combout\ = \PIP3|MUX1|S[2]~29_combout\ $ (\PIP3|MUX2|S[2]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[2]~29_combout\,
	datac => \PIP3|MUX2|S[2]~3_combout\,
	combout => \PIP3|ULA|cout~7_combout\);

-- Location: LCCOMB_X63_Y19_N4
\PIP3|EXMEM|ResultULA[2]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[2]~89_combout\ = (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\) # ((!\PIP3|MUX1|S[31]~0_combout\ & \PIP3|ULA|ShiftLeft0~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[31]~0_combout\,
	datab => \PIP3|ULA|ShiftLeft0~79_combout\,
	datac => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	combout => \PIP3|EXMEM|ResultULA[2]~89_combout\);

-- Location: LCCOMB_X63_Y19_N10
\PIP3|EXMEM|ResultULA[2]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[2]~90_combout\ = (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & ((\PIP3|ULA|Add0~8_combout\) # (!\PIP3|MUX1|S[31]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|Add0~8_combout\,
	datad => \PIP3|MUX1|S[31]~0_combout\,
	combout => \PIP3|EXMEM|ResultULA[2]~90_combout\);

-- Location: LCCOMB_X63_Y19_N16
\PIP3|ULA|Mux52~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux52~2_combout\ = (\PIP3|EXMEM|ResultULA[2]~90_combout\ & (((\PIP3|EXMEM|ResultULA[2]~89_combout\ & \PIP3|ULA|ShiftLeft0~84_combout\)))) # (!\PIP3|EXMEM|ResultULA[2]~90_combout\ & ((\PIP3|ULA|cout~7_combout\) # 
-- ((!\PIP3|EXMEM|ResultULA[2]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[2]~90_combout\,
	datab => \PIP3|ULA|cout~7_combout\,
	datac => \PIP3|EXMEM|ResultULA[2]~89_combout\,
	datad => \PIP3|ULA|ShiftLeft0~84_combout\,
	combout => \PIP3|ULA|Mux52~2_combout\);

-- Location: LCCOMB_X62_Y19_N12
\PIP3|ULA|Mux52~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux52~4_combout\ = (\PIP3|MUX1|S[2]~29_combout\) # ((\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\) # (\PIP3|MUX2|S[2]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[2]~29_combout\,
	datab => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datad => \PIP3|MUX2|S[2]~3_combout\,
	combout => \PIP3|ULA|Mux52~4_combout\);

-- Location: LCCOMB_X65_Y20_N16
\PIP3|ULA|Mux52~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux52~5_combout\ = (!\PIP3|ULA|ShiftLeft0~78_combout\ & ((\PIP3|MUX1|S[3]~30_combout\ & (\PIP3|ULA|ShiftRight1~56_combout\)) # (!\PIP3|MUX1|S[3]~30_combout\ & ((\PIP3|ULA|ShiftRight1~87_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~78_combout\,
	datab => \PIP3|ULA|ShiftRight1~56_combout\,
	datac => \PIP3|MUX1|S[3]~30_combout\,
	datad => \PIP3|ULA|ShiftRight1~87_combout\,
	combout => \PIP3|ULA|Mux52~5_combout\);

-- Location: LCCOMB_X66_Y19_N12
\PIP3|ULA|ShiftRight2~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~45_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftRight2~32_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftRight2~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[1]~28_combout\,
	datac => \PIP3|ULA|ShiftRight2~27_combout\,
	datad => \PIP3|ULA|ShiftRight2~32_combout\,
	combout => \PIP3|ULA|ShiftRight2~45_combout\);

-- Location: LCCOMB_X66_Y19_N26
\PIP3|ULA|Mux52~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux52~6_combout\ = (\PIP3|EXMEM|ResultULA[2]~96_combout\ & (\PIP3|ULA|ShiftLeft0~83_combout\)) # (!\PIP3|EXMEM|ResultULA[2]~96_combout\ & ((\PIP3|ULA|ShiftLeft0~83_combout\ & ((\PIP3|ULA|ShiftRight2~45_combout\))) # 
-- (!\PIP3|ULA|ShiftLeft0~83_combout\ & (\PIP3|ULA|ShiftRight2~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[2]~96_combout\,
	datab => \PIP3|ULA|ShiftLeft0~83_combout\,
	datac => \PIP3|ULA|ShiftRight2~26_combout\,
	datad => \PIP3|ULA|ShiftRight2~45_combout\,
	combout => \PIP3|ULA|Mux52~6_combout\);

-- Location: LCCOMB_X66_Y19_N2
\PIP3|ULA|Mux52~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux52~7_combout\ = (\PIP3|EXMEM|ResultULA[2]~96_combout\ & ((\PIP3|ULA|Mux52~6_combout\ & (\PIP3|ULA|ShiftRight1~61_combout\)) # (!\PIP3|ULA|Mux52~6_combout\ & ((\PIP3|ULA|ShiftRight2~28_combout\))))) # (!\PIP3|EXMEM|ResultULA[2]~96_combout\ & 
-- (((\PIP3|ULA|Mux52~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[2]~96_combout\,
	datab => \PIP3|ULA|ShiftRight1~61_combout\,
	datac => \PIP3|ULA|ShiftRight2~28_combout\,
	datad => \PIP3|ULA|Mux52~6_combout\,
	combout => \PIP3|ULA|Mux52~7_combout\);

-- Location: LCCOMB_X65_Y21_N6
\PIP3|ULA|ShiftLeft2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft2~5_combout\ = (\PIP3|ULA|Add0~6_combout\ & (\PIP3|MUX2|S[0]~0_combout\)) # (!\PIP3|ULA|Add0~6_combout\ & ((\PIP3|ULA|ShiftLeft2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[0]~0_combout\,
	datab => \PIP3|ULA|ShiftLeft2~4_combout\,
	datac => \PIP3|ULA|Add0~6_combout\,
	combout => \PIP3|ULA|ShiftLeft2~5_combout\);

-- Location: LCCOMB_X66_Y22_N0
\PIP3|ULA|ShiftRight0~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~99_combout\ = (\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftRight0~79_combout\))) # (!\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftRight0~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~73_combout\,
	datac => \PIP3|ULA|Add0~2_combout\,
	datad => \PIP3|ULA|ShiftRight0~79_combout\,
	combout => \PIP3|ULA|ShiftRight0~99_combout\);

-- Location: LCCOMB_X65_Y22_N22
\PIP3|ULA|Mux51~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux51~0_combout\ = (\PIP3|EXMEM|ResultULA[2]~86_combout\ & (((\PIP3|EXMEM|ResultULA[2]~87_combout\)))) # (!\PIP3|EXMEM|ResultULA[2]~86_combout\ & ((\PIP3|EXMEM|ResultULA[2]~87_combout\ & ((\PIP3|ULA|ShiftRight0~99_combout\))) # 
-- (!\PIP3|EXMEM|ResultULA[2]~87_combout\ & (\PIP3|ULA|ShiftRight0~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~72_combout\,
	datab => \PIP3|ULA|ShiftRight0~99_combout\,
	datac => \PIP3|EXMEM|ResultULA[2]~86_combout\,
	datad => \PIP3|EXMEM|ResultULA[2]~87_combout\,
	combout => \PIP3|ULA|Mux51~0_combout\);

-- Location: LCCOMB_X66_Y22_N30
\PIP3|ULA|ShiftRight0~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~100_combout\ = (\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftRight0~76_combout\)) # (!\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftRight0~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftRight0~76_combout\,
	datac => \PIP3|ULA|Add0~2_combout\,
	datad => \PIP3|ULA|ShiftRight0~78_combout\,
	combout => \PIP3|ULA|ShiftRight0~100_combout\);

-- Location: LCCOMB_X67_Y18_N20
\PIP3|ULA|ShiftRight0~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~101_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftRight0~67_combout\)) # (!\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftRight0~132_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP3|ULA|Add0~2_combout\,
	datac => \PIP3|ULA|ShiftRight0~67_combout\,
	datad => \PIP3|ULA|ShiftRight0~132_combout\,
	combout => \PIP3|ULA|ShiftRight0~101_combout\);

-- Location: LCCOMB_X65_Y22_N8
\PIP3|ULA|ShiftRight0~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~102_combout\ = (\PIP3|ULA|Add0~4_combout\ & ((\PIP3|MUX2|S[31]~17_combout\) # ((\PIP3|ULA|ShiftRight0~101_combout\)))) # (!\PIP3|ULA|Add0~4_combout\ & (((\PIP3|ULA|ShiftRight0~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~4_combout\,
	datab => \PIP3|MUX2|S[31]~17_combout\,
	datac => \PIP3|ULA|ShiftRight0~101_combout\,
	datad => \PIP3|ULA|ShiftRight0~100_combout\,
	combout => \PIP3|ULA|ShiftRight0~102_combout\);

-- Location: LCCOMB_X65_Y22_N6
\PIP3|ULA|Mux51~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux51~1_combout\ = (\PIP3|EXMEM|ResultULA[2]~86_combout\ & ((\PIP3|ULA|Mux51~0_combout\ & ((\PIP3|ULA|ShiftRight0~102_combout\))) # (!\PIP3|ULA|Mux51~0_combout\ & (\PIP3|ULA|ShiftRight0~74_combout\)))) # (!\PIP3|EXMEM|ResultULA[2]~86_combout\ & 
-- (((\PIP3|ULA|Mux51~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~74_combout\,
	datab => \PIP3|EXMEM|ResultULA[2]~86_combout\,
	datac => \PIP3|ULA|ShiftRight0~102_combout\,
	datad => \PIP3|ULA|Mux51~0_combout\,
	combout => \PIP3|ULA|Mux51~1_combout\);

-- Location: LCCOMB_X67_Y19_N4
\PIP3|ULA|ShiftLeft0~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~86_combout\ = (!\PIP3|ULA|ShiftLeft0~83_combout\ & ((\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftLeft0~81_combout\)) # (!\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftLeft0~85_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[1]~28_combout\,
	datab => \PIP3|ULA|ShiftLeft0~81_combout\,
	datac => \PIP3|ULA|ShiftLeft0~83_combout\,
	datad => \PIP3|ULA|ShiftLeft0~85_combout\,
	combout => \PIP3|ULA|ShiftLeft0~86_combout\);

-- Location: LCCOMB_X63_Y19_N30
\PIP3|ULA|cout~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~10_combout\ = \PIP3|MUX2|S[3]~2_combout\ $ (\PIP3|MUX1|S[3]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[3]~2_combout\,
	datac => \PIP3|MUX1|S[3]~30_combout\,
	combout => \PIP3|ULA|cout~10_combout\);

-- Location: LCCOMB_X63_Y19_N12
\PIP3|ULA|Mux51~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux51~2_combout\ = (\PIP3|EXMEM|ResultULA[2]~90_combout\ & (((\PIP3|EXMEM|ResultULA[2]~89_combout\ & \PIP3|ULA|ShiftLeft0~86_combout\)))) # (!\PIP3|EXMEM|ResultULA[2]~90_combout\ & ((\PIP3|ULA|cout~10_combout\) # 
-- ((!\PIP3|EXMEM|ResultULA[2]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[2]~90_combout\,
	datab => \PIP3|ULA|cout~10_combout\,
	datac => \PIP3|EXMEM|ResultULA[2]~89_combout\,
	datad => \PIP3|ULA|ShiftLeft0~86_combout\,
	combout => \PIP3|ULA|Mux51~2_combout\);

-- Location: LCCOMB_X63_Y19_N26
\PIP3|ULA|Mux51~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux51~3_combout\ = (\PIP3|ULA|Mux51~2_combout\ & (((\PIP3|ULA|Mux51~1_combout\)) # (!\PIP3|EXMEM|ResultULA[2]~88_combout\))) # (!\PIP3|ULA|Mux51~2_combout\ & (\PIP3|EXMEM|ResultULA[2]~88_combout\ & (\PIP3|ULA|ShiftRight0~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux51~2_combout\,
	datab => \PIP3|EXMEM|ResultULA[2]~88_combout\,
	datac => \PIP3|ULA|ShiftRight0~98_combout\,
	datad => \PIP3|ULA|Mux51~1_combout\,
	combout => \PIP3|ULA|Mux51~3_combout\);

-- Location: LCCOMB_X65_Y21_N24
\PIP3|ULA|ShiftLeft2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft2~6_combout\ = (\PIP3|ULA|Add0~6_combout\ & (((\PIP3|MUX2|S[0]~0_combout\)))) # (!\PIP3|ULA|Add0~6_combout\ & ((\PIP3|ULA|Add0~4_combout\ & (\PIP3|MUX2|S[0]~0_combout\)) # (!\PIP3|ULA|Add0~4_combout\ & 
-- ((\PIP3|ULA|ShiftLeft1~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~6_combout\,
	datab => \PIP3|ULA|Add0~4_combout\,
	datac => \PIP3|MUX2|S[0]~0_combout\,
	datad => \PIP3|ULA|ShiftLeft1~15_combout\,
	combout => \PIP3|ULA|ShiftLeft2~6_combout\);

-- Location: LCCOMB_X62_Y19_N16
\PIP3|ULA|Mux51~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux51~12_combout\ = (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (\PIP3|ULA|cout~8_combout\)) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & ((\PIP3|ULA|cout~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|cout~8_combout\,
	datac => \PIP3|ULA|cout~9_combout\,
	datad => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux51~12_combout\);

-- Location: LCCOMB_X62_Y19_N18
\PIP3|ULA|Mux51~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux51~13_combout\ = \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ $ (((\PIP3|MUX1|S[2]~29_combout\ & !\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[2]~29_combout\,
	datac => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datad => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux51~13_combout\);

-- Location: LCCOMB_X62_Y19_N20
\PIP3|ULA|Mux51~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux51~14_combout\ = (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (((\PIP3|ULA|Mux51~13_combout\)))) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((\PIP3|MUX2|S[2]~3_combout\ & ((\PIP3|ULA|Mux51~12_combout\) # 
-- (!\PIP3|ULA|Mux51~13_combout\))) # (!\PIP3|MUX2|S[2]~3_combout\ & (\PIP3|ULA|Mux51~12_combout\ & !\PIP3|ULA|Mux51~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[2]~3_combout\,
	datab => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|Mux51~12_combout\,
	datad => \PIP3|ULA|Mux51~13_combout\,
	combout => \PIP3|ULA|Mux51~14_combout\);

-- Location: LCCOMB_X62_Y19_N10
\PIP3|ULA|Mux51~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux51~15_combout\ = (\PIP3|MUX2|S[3]~2_combout\ & ((\PIP3|MUX1|S[3]~30_combout\ & ((\PIP3|ULA|Mux51~14_combout\) # (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\))) # (!\PIP3|MUX1|S[3]~30_combout\ & (!\PIP3|ULA|Mux51~14_combout\)))) # 
-- (!\PIP3|MUX2|S[3]~2_combout\ & ((\PIP3|MUX1|S[3]~30_combout\ & (!\PIP3|ULA|Mux51~14_combout\)) # (!\PIP3|MUX1|S[3]~30_combout\ & (\PIP3|ULA|Mux51~14_combout\ & !\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[3]~2_combout\,
	datab => \PIP3|MUX1|S[3]~30_combout\,
	datac => \PIP3|ULA|Mux51~14_combout\,
	datad => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux51~15_combout\);

-- Location: LCCOMB_X68_Y19_N24
\PIP3|ULA|ShiftRight0~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~103_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftRight2~68_combout\))) # (!\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftRight1~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP3|ULA|ShiftRight1~83_combout\,
	datac => \PIP3|ULA|ShiftRight2~68_combout\,
	datad => \PIP3|ULA|Add0~2_combout\,
	combout => \PIP3|ULA|ShiftRight0~103_combout\);

-- Location: LCCOMB_X68_Y19_N6
\PIP3|ULA|ShiftRight0~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~104_combout\ = (\PIP3|ULA|Add0~4_combout\ & ((\PIP3|MUX2|S[31]~17_combout\) # ((\PIP3|ULA|ShiftRight0~103_combout\)))) # (!\PIP3|ULA|Add0~4_combout\ & (((\PIP3|ULA|ShiftRight0~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[31]~17_combout\,
	datab => \PIP3|ULA|ShiftRight0~59_combout\,
	datac => \PIP3|ULA|ShiftRight0~103_combout\,
	datad => \PIP3|ULA|Add0~4_combout\,
	combout => \PIP3|ULA|ShiftRight0~104_combout\);

-- Location: LCCOMB_X68_Y19_N12
\PIP3|ULA|Mux50~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux50~6_combout\ = (\PIP3|EXMEM|ResultULA[4]~98_combout\ & (((\PIP3|EXMEM|ResultULA[4]~99_combout\)))) # (!\PIP3|EXMEM|ResultULA[4]~98_combout\ & ((\PIP3|EXMEM|ResultULA[4]~99_combout\ & (\PIP3|ULA|ShiftRight0~60_combout\)) # 
-- (!\PIP3|EXMEM|ResultULA[4]~99_combout\ & ((\PIP3|ULA|ShiftRight0~58_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~60_combout\,
	datab => \PIP3|EXMEM|ResultULA[4]~98_combout\,
	datac => \PIP3|EXMEM|ResultULA[4]~99_combout\,
	datad => \PIP3|ULA|ShiftRight0~58_combout\,
	combout => \PIP3|ULA|Mux50~6_combout\);

-- Location: LCCOMB_X68_Y19_N18
\PIP3|ULA|Mux50~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux50~7_combout\ = (\PIP3|ULA|Mux50~6_combout\ & (((\PIP3|ULA|ShiftRight0~106_combout\)) # (!\PIP3|EXMEM|ResultULA[4]~98_combout\))) # (!\PIP3|ULA|Mux50~6_combout\ & (\PIP3|EXMEM|ResultULA[4]~98_combout\ & 
-- ((\PIP3|ULA|ShiftRight0~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux50~6_combout\,
	datab => \PIP3|EXMEM|ResultULA[4]~98_combout\,
	datac => \PIP3|ULA|ShiftRight0~106_combout\,
	datad => \PIP3|ULA|ShiftRight0~104_combout\,
	combout => \PIP3|ULA|Mux50~7_combout\);

-- Location: LCCOMB_X62_Y20_N4
\PIP3|ULA|ShiftRight1~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~68_combout\ = (\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|ULA|ShiftRight1~36_combout\))) # (!\PIP3|MUX1|S[2]~29_combout\ & (\PIP3|ULA|ShiftRight1~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftRight1~39_combout\,
	datac => \PIP3|MUX1|S[2]~29_combout\,
	datad => \PIP3|ULA|ShiftRight1~36_combout\,
	combout => \PIP3|ULA|ShiftRight1~68_combout\);

-- Location: LCCOMB_X70_Y25_N10
\PIP3|ULA|soma~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|soma~2_combout\ = \PIP3|MUX2|S[4]~8_combout\ $ (\PIP3|MUX1|S[4]~31_combout\ $ (\PIP3|ULA|cout~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[4]~8_combout\,
	datab => \PIP3|MUX1|S[4]~31_combout\,
	datac => \PIP3|ULA|cout~12_combout\,
	combout => \PIP3|ULA|soma~2_combout\);

-- Location: LCCOMB_X70_Y22_N12
\PIP3|ULA|Mux50~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux50~16_combout\ = (\PIP3|MUX2|S[4]~8_combout\ & (((\PIP3|MUX1|S[4]~31_combout\ & \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\)) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\))) # (!\PIP3|MUX2|S[4]~8_combout\ & 
-- (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & ((\PIP3|MUX1|S[4]~31_combout\) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[4]~8_combout\,
	datab => \PIP3|MUX1|S[4]~31_combout\,
	datac => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datad => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux50~16_combout\);

-- Location: LCCOMB_X70_Y22_N18
\PIP3|ULA|cout~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~14_combout\ = \PIP3|MUX1|S[4]~31_combout\ $ (\PIP3|MUX2|S[4]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|MUX1|S[4]~31_combout\,
	datad => \PIP3|MUX2|S[4]~8_combout\,
	combout => \PIP3|ULA|cout~14_combout\);

-- Location: LCCOMB_X70_Y22_N16
\PIP3|ULA|soma~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|soma~3_combout\ = \PIP3|ULA|cout~14_combout\ $ (((\PIP3|MUX2|S[3]~2_combout\ & ((\PIP3|ULA|cout~13_combout\) # (!\PIP3|MUX1|S[3]~30_combout\))) # (!\PIP3|MUX2|S[3]~2_combout\ & (!\PIP3|MUX1|S[3]~30_combout\ & \PIP3|ULA|cout~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[3]~2_combout\,
	datab => \PIP3|ULA|cout~14_combout\,
	datac => \PIP3|MUX1|S[3]~30_combout\,
	datad => \PIP3|ULA|cout~13_combout\,
	combout => \PIP3|ULA|soma~3_combout\);

-- Location: LCCOMB_X70_Y22_N10
\PIP3|ULA|Mux50~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux50~17_combout\ = (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (((\PIP3|ULA|Mux50~16_combout\)))) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((\PIP3|ULA|Mux50~16_combout\ & ((\PIP3|ULA|soma~3_combout\))) # (!\PIP3|ULA|Mux50~16_combout\ 
-- & (\PIP3|ULA|soma~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datab => \PIP3|ULA|soma~2_combout\,
	datac => \PIP3|ULA|soma~3_combout\,
	datad => \PIP3|ULA|Mux50~16_combout\,
	combout => \PIP3|ULA|Mux50~17_combout\);

-- Location: LCCOMB_X68_Y22_N8
\PIP3|ULA|Mux49~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux49~6_combout\ = (\PIP3|EXMEM|ResultULA[4]~99_combout\ & (((\PIP3|EXMEM|ResultULA[4]~98_combout\)))) # (!\PIP3|EXMEM|ResultULA[4]~99_combout\ & ((\PIP3|EXMEM|ResultULA[4]~98_combout\ & ((\PIP3|ULA|ShiftRight0~108_combout\))) # 
-- (!\PIP3|EXMEM|ResultULA[4]~98_combout\ & (\PIP3|ULA|ShiftRight0~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[4]~99_combout\,
	datab => \PIP3|ULA|ShiftRight0~75_combout\,
	datac => \PIP3|ULA|ShiftRight0~108_combout\,
	datad => \PIP3|EXMEM|ResultULA[4]~98_combout\,
	combout => \PIP3|ULA|Mux49~6_combout\);

-- Location: LCCOMB_X71_Y25_N8
\PIP3|ULA|ShiftRight0~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~109_combout\ = (!\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftRight0~69_combout\))) # (!\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftRight0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~4_combout\,
	datab => \PIP3|ULA|ShiftRight0~70_combout\,
	datac => \PIP3|ULA|ShiftRight0~69_combout\,
	datad => \PIP3|ULA|Add0~2_combout\,
	combout => \PIP3|ULA|ShiftRight0~109_combout\);

-- Location: LCCOMB_X71_Y25_N2
\PIP3|ULA|ShiftRight0~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~110_combout\ = (\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftRight0~63_combout\))) # (!\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftRight0~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~4_combout\,
	datab => \PIP3|ULA|ShiftRight0~64_combout\,
	datac => \PIP3|ULA|ShiftRight0~63_combout\,
	datad => \PIP3|ULA|Add0~2_combout\,
	combout => \PIP3|ULA|ShiftRight0~110_combout\);

-- Location: LCCOMB_X68_Y22_N26
\PIP3|ULA|ShiftRight0~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~111_combout\ = (\PIP3|ULA|Add0~6_combout\ & (\PIP3|ULA|ShiftRight0~62_combout\ & (!\PIP3|ULA|Add0~4_combout\))) # (!\PIP3|ULA|Add0~6_combout\ & (((\PIP3|ULA|ShiftRight0~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~62_combout\,
	datab => \PIP3|ULA|Add0~4_combout\,
	datac => \PIP3|ULA|ShiftRight0~140_combout\,
	datad => \PIP3|ULA|Add0~6_combout\,
	combout => \PIP3|ULA|ShiftRight0~111_combout\);

-- Location: LCCOMB_X68_Y22_N0
\PIP3|ULA|Mux49~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux49~7_combout\ = (\PIP3|EXMEM|ResultULA[4]~99_combout\ & ((\PIP3|ULA|Mux49~6_combout\ & ((\PIP3|ULA|ShiftRight0~111_combout\))) # (!\PIP3|ULA|Mux49~6_combout\ & (\PIP3|ULA|ShiftRight0~80_combout\)))) # (!\PIP3|EXMEM|ResultULA[4]~99_combout\ & 
-- (((\PIP3|ULA|Mux49~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[4]~99_combout\,
	datab => \PIP3|ULA|ShiftRight0~80_combout\,
	datac => \PIP3|ULA|Mux49~6_combout\,
	datad => \PIP3|ULA|ShiftRight0~111_combout\,
	combout => \PIP3|ULA|Mux49~7_combout\);

-- Location: LCCOMB_X72_Y19_N30
\PIP3|ULA|Mux49~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux49~8_combout\ = (\PIP3|ULA|ShiftLeft0~90_combout\ & (!\PIP3|MUX1|S[3]~30_combout\ & \PIP3|ULA|ShiftLeft0~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft0~90_combout\,
	datac => \PIP3|MUX1|S[3]~30_combout\,
	datad => \PIP3|ULA|ShiftLeft0~79_combout\,
	combout => \PIP3|ULA|Mux49~8_combout\);

-- Location: LCCOMB_X72_Y24_N14
\PIP3|ULA|Mux49~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux49~9_combout\ = (\PIP3|EXMEM|ResultULA[4]~100_combout\ & (((!\PIP3|EXMEM|ResultULA[4]~101_combout\)))) # (!\PIP3|EXMEM|ResultULA[4]~100_combout\ & ((\PIP3|MUX2|S[5]~7_combout\ & (!\PIP3|ULA|Mux49~21_combout\ & 
-- \PIP3|EXMEM|ResultULA[4]~101_combout\)) # (!\PIP3|MUX2|S[5]~7_combout\ & (\PIP3|ULA|Mux49~21_combout\ $ (!\PIP3|EXMEM|ResultULA[4]~101_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[4]~100_combout\,
	datab => \PIP3|MUX2|S[5]~7_combout\,
	datac => \PIP3|ULA|Mux49~21_combout\,
	datad => \PIP3|EXMEM|ResultULA[4]~101_combout\,
	combout => \PIP3|ULA|Mux49~9_combout\);

-- Location: LCCOMB_X72_Y19_N24
\PIP3|ULA|Mux49~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux49~10_combout\ = (\PIP3|ULA|Mux49~9_combout\ & (((\PIP3|ULA|Mux49~8_combout\) # (!\PIP3|EXMEM|ResultULA[4]~132_combout\)))) # (!\PIP3|ULA|Mux49~9_combout\ & (\PIP3|ULA|Mux49~7_combout\ & ((\PIP3|EXMEM|ResultULA[4]~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux49~7_combout\,
	datab => \PIP3|ULA|Mux49~8_combout\,
	datac => \PIP3|ULA|Mux49~9_combout\,
	datad => \PIP3|EXMEM|ResultULA[4]~132_combout\,
	combout => \PIP3|ULA|Mux49~10_combout\);

-- Location: LCCOMB_X67_Y19_N14
\PIP3|ULA|Mux55~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux55~0_combout\ = (\PIP3|MUX1|S[3]~30_combout\ & (\PIP3|ULA|ShiftRight1~49_combout\ & (!\PIP3|MUX1|S[2]~29_combout\))) # (!\PIP3|MUX1|S[3]~30_combout\ & (((\PIP3|ULA|ShiftRight1~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[3]~30_combout\,
	datab => \PIP3|ULA|ShiftRight1~49_combout\,
	datac => \PIP3|MUX1|S[2]~29_combout\,
	datad => \PIP3|ULA|ShiftRight1~92_combout\,
	combout => \PIP3|ULA|Mux55~0_combout\);

-- Location: LCCOMB_X68_Y23_N8
\PIP3|ULA|ShiftLeft2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft2~10_combout\ = (\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|Add0~2_combout\ & (\PIP3|MUX2|S[0]~0_combout\)) # (!\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftLeft0~81_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[0]~0_combout\,
	datab => \PIP3|ULA|Add0~2_combout\,
	datac => \PIP3|ULA|ShiftLeft0~81_combout\,
	datad => \PIP3|ULA|Add0~4_combout\,
	combout => \PIP3|ULA|ShiftLeft2~10_combout\);

-- Location: LCCOMB_X68_Y23_N26
\PIP3|ULA|ShiftLeft2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft2~11_combout\ = (\PIP3|ULA|ShiftLeft2~10_combout\) # ((\PIP3|ULA|ShiftLeft1~20_combout\ & !\PIP3|ULA|Add0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft1~20_combout\,
	datac => \PIP3|ULA|ShiftLeft2~10_combout\,
	datad => \PIP3|ULA|Add0~4_combout\,
	combout => \PIP3|ULA|ShiftLeft2~11_combout\);

-- Location: LCCOMB_X69_Y23_N6
\PIP3|ULA|ShiftLeft2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft2~12_combout\ = (\PIP3|ULA|Add0~6_combout\ & (\PIP3|MUX2|S[0]~0_combout\)) # (!\PIP3|ULA|Add0~6_combout\ & ((\PIP3|ULA|ShiftLeft2~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX2|S[0]~0_combout\,
	datac => \PIP3|ULA|Add0~6_combout\,
	datad => \PIP3|ULA|ShiftLeft2~11_combout\,
	combout => \PIP3|ULA|ShiftLeft2~12_combout\);

-- Location: LCCOMB_X70_Y22_N8
\PIP3|ULA|cout~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~15_combout\ = (\PIP3|ULA|cout~13_combout\ & ((\PIP3|MUX2|S[3]~2_combout\) # (!\PIP3|MUX1|S[3]~30_combout\))) # (!\PIP3|ULA|cout~13_combout\ & (!\PIP3|MUX1|S[3]~30_combout\ & \PIP3|MUX2|S[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|cout~13_combout\,
	datac => \PIP3|MUX1|S[3]~30_combout\,
	datad => \PIP3|MUX2|S[3]~2_combout\,
	combout => \PIP3|ULA|cout~15_combout\);

-- Location: LCCOMB_X71_Y24_N20
\PIP3|ULA|Mux49~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux49~15_combout\ = (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (\PIP3|ULA|cout~12_combout\)) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & ((\PIP3|ULA|cout~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|cout~12_combout\,
	datad => \PIP3|ULA|cout~15_combout\,
	combout => \PIP3|ULA|Mux49~15_combout\);

-- Location: LCCOMB_X71_Y24_N18
\PIP3|ULA|Mux49~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux49~16_combout\ = \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ $ (((\PIP3|MUX1|S[4]~31_combout\ & !\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datac => \PIP3|MUX1|S[4]~31_combout\,
	datad => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux49~16_combout\);

-- Location: LCCOMB_X71_Y24_N0
\PIP3|ULA|Mux49~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux49~17_combout\ = (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (((\PIP3|ULA|Mux49~16_combout\)))) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((\PIP3|ULA|Mux49~15_combout\ & ((\PIP3|MUX2|S[4]~8_combout\) # 
-- (!\PIP3|ULA|Mux49~16_combout\))) # (!\PIP3|ULA|Mux49~15_combout\ & (\PIP3|MUX2|S[4]~8_combout\ & !\PIP3|ULA|Mux49~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datab => \PIP3|ULA|Mux49~15_combout\,
	datac => \PIP3|MUX2|S[4]~8_combout\,
	datad => \PIP3|ULA|Mux49~16_combout\,
	combout => \PIP3|ULA|Mux49~17_combout\);

-- Location: LCCOMB_X71_Y24_N22
\PIP3|ULA|Mux49~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux49~18_combout\ = (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((\PIP3|MUX2|S[5]~7_combout\ & ((\PIP3|MUX1|S[5]~27_combout\) # (!\PIP3|ULA|Mux49~17_combout\))) # (!\PIP3|MUX2|S[5]~7_combout\ & (\PIP3|MUX1|S[5]~27_combout\ & 
-- !\PIP3|ULA|Mux49~17_combout\)))) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (\PIP3|MUX2|S[5]~7_combout\ $ (\PIP3|MUX1|S[5]~27_combout\ $ (\PIP3|ULA|Mux49~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000110111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datab => \PIP3|MUX2|S[5]~7_combout\,
	datac => \PIP3|MUX1|S[5]~27_combout\,
	datad => \PIP3|ULA|Mux49~17_combout\,
	combout => \PIP3|ULA|Mux49~18_combout\);

-- Location: LCCOMB_X63_Y20_N4
\PIP3|ULA|ShiftRight0~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~114_combout\ = (!\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftRight2~36_combout\))) # (!\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftRight2~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~2_combout\,
	datab => \PIP3|ULA|ShiftRight2~37_combout\,
	datac => \PIP3|ULA|Add0~4_combout\,
	datad => \PIP3|ULA|ShiftRight2~36_combout\,
	combout => \PIP3|ULA|ShiftRight0~114_combout\);

-- Location: LCCOMB_X63_Y20_N30
\PIP3|ULA|ShiftRight0~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~115_combout\ = (\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftRight2~34_combout\))) # (!\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftRight2~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~2_combout\,
	datab => \PIP3|ULA|ShiftRight2~35_combout\,
	datac => \PIP3|ULA|Add0~4_combout\,
	datad => \PIP3|ULA|ShiftRight2~34_combout\,
	combout => \PIP3|ULA|ShiftRight0~115_combout\);

-- Location: LCCOMB_X72_Y19_N10
\PIP3|ULA|Mux48~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux48~8_combout\ = (\PIP3|ULA|ShiftLeft0~79_combout\ & (!\PIP3|MUX1|S[3]~30_combout\ & \PIP3|ULA|ShiftLeft0~93_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft0~79_combout\,
	datac => \PIP3|MUX1|S[3]~30_combout\,
	datad => \PIP3|ULA|ShiftLeft0~93_combout\,
	combout => \PIP3|ULA|Mux48~8_combout\);

-- Location: LCCOMB_X63_Y22_N28
\PIP3|ULA|ShiftRight1~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~75_combout\ = (\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|ULA|ShiftRight2~44_combout\))) # (!\PIP3|MUX1|S[2]~29_combout\ & (\PIP3|ULA|ShiftRight1~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftRight1~58_combout\,
	datac => \PIP3|MUX1|S[2]~29_combout\,
	datad => \PIP3|ULA|ShiftRight2~44_combout\,
	combout => \PIP3|ULA|ShiftRight1~75_combout\);

-- Location: LCCOMB_X63_Y22_N14
\PIP3|ULA|ShiftRight2~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~59_combout\ = (\PIP3|MUX1|S[3]~30_combout\ & ((\PIP3|ULA|ShiftLeft0~94_combout\ & (\PIP2|IDEX|saida2[31]~63_combout\)) # (!\PIP3|ULA|ShiftLeft0~94_combout\ & ((\PIP2|IDEX|saida2[30]~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[31]~63_combout\,
	datab => \PIP3|MUX1|S[3]~30_combout\,
	datac => \PIP2|IDEX|saida2[30]~62_combout\,
	datad => \PIP3|ULA|ShiftLeft0~94_combout\,
	combout => \PIP3|ULA|ShiftRight2~59_combout\);

-- Location: LCCOMB_X63_Y22_N16
\PIP3|ULA|ShiftRight2~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~60_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|ShiftRight2~59_combout\) # ((!\PIP3|MUX1|S[3]~30_combout\ & \PIP3|ULA|ShiftRight1~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP3|ULA|ShiftRight2~59_combout\,
	datac => \PIP3|MUX1|S[3]~30_combout\,
	datad => \PIP3|ULA|ShiftRight1~75_combout\,
	combout => \PIP3|ULA|ShiftRight2~60_combout\);

-- Location: LCCOMB_X63_Y20_N16
\PIP3|ULA|ShiftRight1~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~77_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftRight2~38_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftRight2~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[1]~28_combout\,
	datab => \PIP3|ULA|ShiftRight2~68_combout\,
	datac => \PIP2|IDEX|OrigAALU~regout\,
	datad => \PIP3|ULA|ShiftRight2~38_combout\,
	combout => \PIP3|ULA|ShiftRight1~77_combout\);

-- Location: LCCOMB_X71_Y24_N8
\PIP3|ULA|soma~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|soma~4_combout\ = \PIP3|MUX1|S[6]~26_combout\ $ (\PIP3|ULA|cout~17_combout\ $ (\PIP3|MUX2|S[6]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[6]~26_combout\,
	datac => \PIP3|ULA|cout~17_combout\,
	datad => \PIP3|MUX2|S[6]~6_combout\,
	combout => \PIP3|ULA|soma~4_combout\);

-- Location: LCCOMB_X71_Y24_N26
\PIP3|ULA|Mux48~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux48~16_combout\ = (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((\PIP3|MUX1|S[6]~26_combout\ & ((\PIP3|MUX2|S[6]~6_combout\) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\))) # (!\PIP3|MUX1|S[6]~26_combout\ & 
-- (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & \PIP3|MUX2|S[6]~6_combout\)))) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (((!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datab => \PIP3|MUX1|S[6]~26_combout\,
	datac => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datad => \PIP3|MUX2|S[6]~6_combout\,
	combout => \PIP3|ULA|Mux48~16_combout\);

-- Location: LCCOMB_X71_Y24_N28
\PIP3|ULA|cout~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~18_combout\ = (\PIP3|MUX1|S[4]~31_combout\ & (\PIP3|MUX2|S[4]~8_combout\ & \PIP3|ULA|cout~15_combout\)) # (!\PIP3|MUX1|S[4]~31_combout\ & ((\PIP3|MUX2|S[4]~8_combout\) # (\PIP3|ULA|cout~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[4]~31_combout\,
	datac => \PIP3|MUX2|S[4]~8_combout\,
	datad => \PIP3|ULA|cout~15_combout\,
	combout => \PIP3|ULA|cout~18_combout\);

-- Location: LCCOMB_X71_Y24_N6
\PIP3|ULA|cout~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~19_combout\ = \PIP3|MUX1|S[6]~26_combout\ $ (\PIP3|MUX2|S[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[6]~26_combout\,
	datad => \PIP3|MUX2|S[6]~6_combout\,
	combout => \PIP3|ULA|cout~19_combout\);

-- Location: LCCOMB_X71_Y24_N4
\PIP3|ULA|soma~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|soma~5_combout\ = \PIP3|ULA|cout~19_combout\ $ (((\PIP3|ULA|cout~18_combout\ & ((\PIP3|MUX2|S[5]~7_combout\) # (!\PIP3|MUX1|S[5]~27_combout\))) # (!\PIP3|ULA|cout~18_combout\ & (!\PIP3|MUX1|S[5]~27_combout\ & \PIP3|MUX2|S[5]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|cout~19_combout\,
	datab => \PIP3|ULA|cout~18_combout\,
	datac => \PIP3|MUX1|S[5]~27_combout\,
	datad => \PIP3|MUX2|S[5]~7_combout\,
	combout => \PIP3|ULA|soma~5_combout\);

-- Location: LCCOMB_X71_Y24_N10
\PIP3|ULA|Mux48~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux48~17_combout\ = (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (((\PIP3|ULA|Mux48~16_combout\)))) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((\PIP3|ULA|Mux48~16_combout\ & (\PIP3|ULA|soma~5_combout\)) # (!\PIP3|ULA|Mux48~16_combout\ & 
-- ((\PIP3|ULA|soma~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datab => \PIP3|ULA|soma~5_combout\,
	datac => \PIP3|ULA|soma~4_combout\,
	datad => \PIP3|ULA|Mux48~16_combout\,
	combout => \PIP3|ULA|Mux48~17_combout\);

-- Location: LCCOMB_X66_Y22_N14
\PIP3|ULA|Mux47~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux47~6_combout\ = (\PIP3|EXMEM|ResultULA[4]~99_combout\ & (\PIP3|EXMEM|ResultULA[4]~98_combout\)) # (!\PIP3|EXMEM|ResultULA[4]~99_combout\ & ((\PIP3|EXMEM|ResultULA[4]~98_combout\ & (\PIP3|ULA|ShiftRight0~142_combout\)) # 
-- (!\PIP3|EXMEM|ResultULA[4]~98_combout\ & ((\PIP3|ULA|ShiftRight0~99_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[4]~99_combout\,
	datab => \PIP3|EXMEM|ResultULA[4]~98_combout\,
	datac => \PIP3|ULA|ShiftRight0~142_combout\,
	datad => \PIP3|ULA|ShiftRight0~99_combout\,
	combout => \PIP3|ULA|Mux47~6_combout\);

-- Location: LCCOMB_X67_Y25_N30
\PIP3|ULA|ShiftRight0~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~120_combout\ = (\PIP3|ULA|ShiftRight0~143_combout\) # ((\PIP3|ULA|ShiftLeft1~12_combout\ & (\PIP3|ULA|ShiftRight0~127_combout\ & \PIP3|ULA|Add0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft1~12_combout\,
	datab => \PIP3|ULA|ShiftRight0~127_combout\,
	datac => \PIP3|ULA|Add0~6_combout\,
	datad => \PIP3|ULA|ShiftRight0~143_combout\,
	combout => \PIP3|ULA|ShiftRight0~120_combout\);

-- Location: LCCOMB_X66_Y22_N4
\PIP3|ULA|Mux47~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux47~7_combout\ = (\PIP3|EXMEM|ResultULA[4]~99_combout\ & ((\PIP3|ULA|Mux47~6_combout\ & ((\PIP3|ULA|ShiftRight0~120_combout\))) # (!\PIP3|ULA|Mux47~6_combout\ & (\PIP3|ULA|ShiftRight0~100_combout\)))) # (!\PIP3|EXMEM|ResultULA[4]~99_combout\ & 
-- (((\PIP3|ULA|Mux47~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[4]~99_combout\,
	datab => \PIP3|ULA|ShiftRight0~100_combout\,
	datac => \PIP3|ULA|Mux47~6_combout\,
	datad => \PIP3|ULA|ShiftRight0~120_combout\,
	combout => \PIP3|ULA|Mux47~7_combout\);

-- Location: LCCOMB_X72_Y24_N20
\PIP3|ULA|cout~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~23_combout\ = (\PIP3|MUX1|S[5]~27_combout\ & (\PIP3|MUX2|S[5]~7_combout\ & ((\PIP3|ULA|cout~22_combout\) # (\PIP3|ULA|cout~20_combout\)))) # (!\PIP3|MUX1|S[5]~27_combout\ & ((\PIP3|MUX2|S[5]~7_combout\) # ((\PIP3|ULA|cout~22_combout\) # 
-- (\PIP3|ULA|cout~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[5]~27_combout\,
	datab => \PIP3|MUX2|S[5]~7_combout\,
	datac => \PIP3|ULA|cout~22_combout\,
	datad => \PIP3|ULA|cout~20_combout\,
	combout => \PIP3|ULA|cout~23_combout\);

-- Location: LCCOMB_X71_Y24_N30
\PIP3|ULA|Mux47~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux47~15_combout\ = (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (\PIP3|ULA|cout~17_combout\)) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & ((\PIP3|ULA|cout~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|cout~17_combout\,
	datac => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datad => \PIP3|ULA|cout~23_combout\,
	combout => \PIP3|ULA|Mux47~15_combout\);

-- Location: LCCOMB_X71_Y24_N24
\PIP3|ULA|Mux47~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux47~16_combout\ = \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ $ (((\PIP3|MUX1|S[6]~26_combout\ & !\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datab => \PIP3|MUX1|S[6]~26_combout\,
	datad => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux47~16_combout\);

-- Location: LCCOMB_X71_Y24_N14
\PIP3|ULA|Mux47~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux47~17_combout\ = (\PIP3|ULA|Mux47~16_combout\ & ((\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\) # ((\PIP3|MUX2|S[6]~6_combout\ & \PIP3|ULA|Mux47~15_combout\)))) # (!\PIP3|ULA|Mux47~16_combout\ & (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & 
-- ((\PIP3|MUX2|S[6]~6_combout\) # (\PIP3|ULA|Mux47~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[6]~6_combout\,
	datab => \PIP3|ULA|Mux47~15_combout\,
	datac => \PIP3|ULA|Mux47~16_combout\,
	datad => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux47~17_combout\);

-- Location: LCCOMB_X71_Y24_N12
\PIP3|ULA|Mux47~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux47~18_combout\ = (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((\PIP3|MUX1|S[7]~25_combout\ & ((\PIP3|MUX2|S[7]~5_combout\) # (!\PIP3|ULA|Mux47~17_combout\))) # (!\PIP3|MUX1|S[7]~25_combout\ & (\PIP3|MUX2|S[7]~5_combout\ & 
-- !\PIP3|ULA|Mux47~17_combout\)))) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (\PIP3|MUX1|S[7]~25_combout\ $ (\PIP3|MUX2|S[7]~5_combout\ $ (\PIP3|ULA|Mux47~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000110111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datab => \PIP3|MUX1|S[7]~25_combout\,
	datac => \PIP3|MUX2|S[7]~5_combout\,
	datad => \PIP3|ULA|Mux47~17_combout\,
	combout => \PIP3|ULA|Mux47~18_combout\);

-- Location: LCCOMB_X62_Y20_N26
\PIP3|ULA|ShiftRight2~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~62_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|MUX1|S[3]~30_combout\ & (\PIP2|IDEX|saida2[31]~63_combout\)) # (!\PIP3|MUX1|S[3]~30_combout\ & ((\PIP3|ULA|ShiftRight1~37_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[31]~63_combout\,
	datab => \PIP3|MUX1|S[3]~30_combout\,
	datac => \PIP2|IDEX|OrigAALU~regout\,
	datad => \PIP3|ULA|ShiftRight1~37_combout\,
	combout => \PIP3|ULA|ShiftRight2~62_combout\);

-- Location: LCCOMB_X70_Y20_N8
\PIP3|ULA|tmp~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|tmp~21_combout\ = (\PIP3|MUX2|S[8]~16_combout\) # (\PIP3|MUX1|S[8]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|MUX2|S[8]~16_combout\,
	datad => \PIP3|MUX1|S[8]~24_combout\,
	combout => \PIP3|ULA|tmp~21_combout\);

-- Location: LCCOMB_X70_Y20_N30
\PIP3|ULA|soma~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|soma~6_combout\ = \PIP3|MUX2|S[8]~16_combout\ $ (\PIP3|ULA|cout~26_combout\ $ (\PIP3|MUX1|S[8]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[8]~16_combout\,
	datab => \PIP3|ULA|cout~26_combout\,
	datad => \PIP3|MUX1|S[8]~24_combout\,
	combout => \PIP3|ULA|soma~6_combout\);

-- Location: LCCOMB_X70_Y20_N24
\PIP3|ULA|Mux46~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux46~10_combout\ = (\PIP3|MUX2|S[8]~16_combout\ & (((\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & \PIP3|MUX1|S[8]~24_combout\)) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\))) # (!\PIP3|MUX2|S[8]~16_combout\ & 
-- (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & ((\PIP3|MUX1|S[8]~24_combout\) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[8]~16_combout\,
	datab => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datac => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datad => \PIP3|MUX1|S[8]~24_combout\,
	combout => \PIP3|ULA|Mux46~10_combout\);

-- Location: LCCOMB_X70_Y20_N22
\PIP3|ULA|soma~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|soma~7_combout\ = \PIP3|ULA|cout~24_combout\ $ (((\PIP3|MUX1|S[7]~25_combout\ & (\PIP3|MUX2|S[7]~5_combout\ & \PIP3|ULA|cout~28_combout\)) # (!\PIP3|MUX1|S[7]~25_combout\ & ((\PIP3|MUX2|S[7]~5_combout\) # (\PIP3|ULA|cout~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[7]~25_combout\,
	datab => \PIP3|ULA|cout~24_combout\,
	datac => \PIP3|MUX2|S[7]~5_combout\,
	datad => \PIP3|ULA|cout~28_combout\,
	combout => \PIP3|ULA|soma~7_combout\);

-- Location: LCCOMB_X70_Y20_N4
\PIP3|ULA|Mux46~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux46~11_combout\ = (\PIP3|ULA|Mux46~10_combout\ & ((\PIP3|ULA|soma~7_combout\) # ((\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\)))) # (!\PIP3|ULA|Mux46~10_combout\ & (((!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & \PIP3|ULA|soma~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux46~10_combout\,
	datab => \PIP3|ULA|soma~7_combout\,
	datac => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datad => \PIP3|ULA|soma~6_combout\,
	combout => \PIP3|ULA|Mux46~11_combout\);

-- Location: LCCOMB_X70_Y20_N10
\PIP3|ULA|Mux46~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux46~12_combout\ = (\PIP3|EXMEM|ResultULA[14]~113_combout\ & (((!\PIP3|ULA|tmp~21_combout\ & \PIP3|EXMEM|ResultULA[14]~112_combout\)))) # (!\PIP3|EXMEM|ResultULA[14]~113_combout\ & ((\PIP3|ULA|Mux46~11_combout\) # 
-- ((!\PIP3|EXMEM|ResultULA[14]~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[14]~113_combout\,
	datab => \PIP3|ULA|Mux46~11_combout\,
	datac => \PIP3|ULA|tmp~21_combout\,
	datad => \PIP3|EXMEM|ResultULA[14]~112_combout\,
	combout => \PIP3|ULA|Mux46~12_combout\);

-- Location: LCCOMB_X65_Y24_N4
\PIP3|ULA|ShiftLeft2~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft2~19_combout\ = (\PIP3|ULA|Add0~6_combout\ & (\PIP3|ULA|ShiftLeft2~2_combout\)) # (!\PIP3|ULA|Add0~6_combout\ & ((\PIP3|ULA|ShiftLeft1~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft2~2_combout\,
	datac => \PIP3|ULA|ShiftLeft1~31_combout\,
	datad => \PIP3|ULA|Add0~6_combout\,
	combout => \PIP3|ULA|ShiftLeft2~19_combout\);

-- Location: LCCOMB_X68_Y25_N16
\PIP3|ULA|ShiftRight2~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~63_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|MUX1|S[3]~30_combout\ & (\PIP2|IDEX|saida2[31]~63_combout\)) # (!\PIP3|MUX1|S[3]~30_combout\ & ((\PIP3|ULA|ShiftRight2~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP3|MUX1|S[3]~30_combout\,
	datac => \PIP2|IDEX|saida2[31]~63_combout\,
	datad => \PIP3|ULA|ShiftRight2~42_combout\,
	combout => \PIP3|ULA|ShiftRight2~63_combout\);

-- Location: LCCOMB_X65_Y24_N18
\PIP3|ULA|Mux45~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux45~1_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & (((\PIP3|ULA|ShiftLeft2~19_combout\) # (\PIP3|EXMEM|ResultULA[2]~97_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & (\PIP3|ULA|ShiftRight2~76_combout\ & ((!\PIP3|EXMEM|ResultULA[2]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[31]~0_combout\,
	datab => \PIP3|ULA|ShiftRight2~76_combout\,
	datac => \PIP3|ULA|ShiftLeft2~19_combout\,
	datad => \PIP3|EXMEM|ResultULA[2]~97_combout\,
	combout => \PIP3|ULA|Mux45~1_combout\);

-- Location: LCCOMB_X65_Y24_N20
\PIP3|ULA|Mux45~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux45~2_combout\ = (\PIP3|EXMEM|ResultULA[2]~97_combout\ & ((\PIP3|ULA|Mux45~1_combout\ & ((\PIP3|MUX2|S[0]~0_combout\))) # (!\PIP3|ULA|Mux45~1_combout\ & (\PIP3|MUX2|S[31]~1_combout\)))) # (!\PIP3|EXMEM|ResultULA[2]~97_combout\ & 
-- (((\PIP3|ULA|Mux45~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[2]~97_combout\,
	datab => \PIP3|MUX2|S[31]~1_combout\,
	datac => \PIP3|MUX2|S[0]~0_combout\,
	datad => \PIP3|ULA|Mux45~1_combout\,
	combout => \PIP3|ULA|Mux45~2_combout\);

-- Location: LCCOMB_X67_Y20_N28
\PIP3|ULA|ShiftLeft0~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~107_combout\ = (\PIP3|MUX1|S[3]~30_combout\ & (\PIP3|ULA|ShiftRight1~74_combout\ & ((\PIP3|ULA|ShiftLeft0~81_combout\)))) # (!\PIP3|MUX1|S[3]~30_combout\ & ((\PIP3|ULA|ShiftLeft0~106_combout\) # ((\PIP3|ULA|ShiftRight1~74_combout\ & 
-- \PIP3|ULA|ShiftLeft0~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[3]~30_combout\,
	datab => \PIP3|ULA|ShiftRight1~74_combout\,
	datac => \PIP3|ULA|ShiftLeft0~106_combout\,
	datad => \PIP3|ULA|ShiftLeft0~81_combout\,
	combout => \PIP3|ULA|ShiftLeft0~107_combout\);

-- Location: LCCOMB_X68_Y20_N16
\PIP3|ULA|Mux45~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux45~5_combout\ = (\PIP3|ULA|ShiftLeft0~79_combout\ & \PIP3|ULA|ShiftLeft0~107_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft0~79_combout\,
	datad => \PIP3|ULA|ShiftLeft0~107_combout\,
	combout => \PIP3|ULA|Mux45~5_combout\);

-- Location: LCCOMB_X74_Y22_N12
\PIP3|ULA|Mux45~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux45~8_combout\ = (\PIP3|MUX1|S[9]~23_combout\ & ((\PIP3|EXMEM|ResultULA[14]~113_combout\) # (!\PIP3|MUX2|S[9]~15_combout\))) # (!\PIP3|MUX1|S[9]~23_combout\ & (\PIP3|MUX2|S[9]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[9]~23_combout\,
	datac => \PIP3|MUX2|S[9]~15_combout\,
	datad => \PIP3|EXMEM|ResultULA[14]~113_combout\,
	combout => \PIP3|ULA|Mux45~8_combout\);

-- Location: LCCOMB_X65_Y20_N6
\PIP3|ULA|Mux44~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux44~0_combout\ = (\PIP3|ULA|ShiftRight1~56_combout\ & !\PIP3|ULA|Mux46~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftRight1~56_combout\,
	datac => \PIP3|ULA|Mux46~2_combout\,
	combout => \PIP3|ULA|Mux44~0_combout\);

-- Location: LCCOMB_X75_Y22_N12
\PIP3|ULA|tmp~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|tmp~22_combout\ = (\PIP3|MUX1|S[10]~22_combout\) # (\PIP3|MUX2|S[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|MUX1|S[10]~22_combout\,
	datad => \PIP3|MUX2|S[10]~14_combout\,
	combout => \PIP3|ULA|tmp~22_combout\);

-- Location: LCCOMB_X74_Y22_N8
\PIP3|ULA|soma~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|soma~8_combout\ = \PIP3|MUX2|S[10]~14_combout\ $ (\PIP3|MUX1|S[10]~22_combout\ $ (\PIP3|ULA|cout~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[10]~14_combout\,
	datac => \PIP3|MUX1|S[10]~22_combout\,
	datad => \PIP3|ULA|cout~32_combout\,
	combout => \PIP3|ULA|soma~8_combout\);

-- Location: LCCOMB_X75_Y22_N30
\PIP3|ULA|Mux44~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux44~8_combout\ = (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (\PIP3|MUX1|S[10]~22_combout\ & \PIP3|MUX2|S[10]~14_combout\)) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & 
-- ((\PIP3|MUX1|S[10]~22_combout\) # (\PIP3|MUX2|S[10]~14_combout\))))) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datab => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datac => \PIP3|MUX1|S[10]~22_combout\,
	datad => \PIP3|MUX2|S[10]~14_combout\,
	combout => \PIP3|ULA|Mux44~8_combout\);

-- Location: LCCOMB_X74_Y22_N30
\PIP3|ULA|soma~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|soma~9_combout\ = \PIP3|ULA|cout~30_combout\ $ (((\PIP3|MUX1|S[9]~23_combout\ & (\PIP3|MUX2|S[9]~15_combout\ & \PIP3|ULA|cout~33_combout\)) # (!\PIP3|MUX1|S[9]~23_combout\ & ((\PIP3|MUX2|S[9]~15_combout\) # (\PIP3|ULA|cout~33_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[9]~23_combout\,
	datab => \PIP3|MUX2|S[9]~15_combout\,
	datac => \PIP3|ULA|cout~33_combout\,
	datad => \PIP3|ULA|cout~30_combout\,
	combout => \PIP3|ULA|soma~9_combout\);

-- Location: LCCOMB_X75_Y22_N0
\PIP3|ULA|Mux44~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux44~9_combout\ = (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (\PIP3|ULA|Mux44~8_combout\)) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((\PIP3|ULA|Mux44~8_combout\ & (\PIP3|ULA|soma~9_combout\)) # (!\PIP3|ULA|Mux44~8_combout\ & 
-- ((\PIP3|ULA|soma~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datab => \PIP3|ULA|Mux44~8_combout\,
	datac => \PIP3|ULA|soma~9_combout\,
	datad => \PIP3|ULA|soma~8_combout\,
	combout => \PIP3|ULA|Mux44~9_combout\);

-- Location: LCCOMB_X75_Y22_N26
\PIP3|ULA|Mux44~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux44~10_combout\ = (\PIP3|EXMEM|ResultULA[14]~113_combout\ & (!\PIP3|ULA|tmp~22_combout\ & (\PIP3|EXMEM|ResultULA[14]~112_combout\))) # (!\PIP3|EXMEM|ResultULA[14]~113_combout\ & (((\PIP3|ULA|Mux44~9_combout\) # 
-- (!\PIP3|EXMEM|ResultULA[14]~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|tmp~22_combout\,
	datab => \PIP3|EXMEM|ResultULA[14]~113_combout\,
	datac => \PIP3|EXMEM|ResultULA[14]~112_combout\,
	datad => \PIP3|ULA|Mux44~9_combout\,
	combout => \PIP3|ULA|Mux44~10_combout\);

-- Location: LCCOMB_X68_Y17_N8
\PIP3|ULA|ShiftLeft0~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~115_combout\ = (\PIP3|MUX1|S[3]~30_combout\ & (!\PIP3|MUX1|S[2]~29_combout\ & (\PIP3|ULA|ShiftLeft0~95_combout\))) # (!\PIP3|MUX1|S[3]~30_combout\ & (((\PIP3|ULA|ShiftLeft0~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[2]~29_combout\,
	datab => \PIP3|MUX1|S[3]~30_combout\,
	datac => \PIP3|ULA|ShiftLeft0~95_combout\,
	datad => \PIP3|ULA|ShiftLeft0~114_combout\,
	combout => \PIP3|ULA|ShiftLeft0~115_combout\);

-- Location: LCCOMB_X67_Y22_N10
\PIP3|ULA|Mux43~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux43~5_combout\ = (\PIP3|ULA|ShiftLeft0~79_combout\ & \PIP3|ULA|ShiftLeft0~115_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~79_combout\,
	datad => \PIP3|ULA|ShiftLeft0~115_combout\,
	combout => \PIP3|ULA|Mux43~5_combout\);

-- Location: LCCOMB_X65_Y19_N6
\PIP3|ULA|ShiftLeft1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~42_combout\ = (\PIP3|ULA|Add0~6_combout\ & ((\PIP3|ULA|ShiftLeft1~18_combout\))) # (!\PIP3|ULA|Add0~6_combout\ & (\PIP3|ULA|ShiftLeft1~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|Add0~6_combout\,
	datac => \PIP3|ULA|ShiftLeft1~41_combout\,
	datad => \PIP3|ULA|ShiftLeft1~18_combout\,
	combout => \PIP3|ULA|ShiftLeft1~42_combout\);

-- Location: LCCOMB_X71_Y22_N12
\PIP3|ULA|cout~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~35_combout\ = \PIP3|MUX1|S[12]~20_combout\ $ (\PIP3|MUX2|S[12]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|MUX1|S[12]~20_combout\,
	datad => \PIP3|MUX2|S[12]~12_combout\,
	combout => \PIP3|ULA|cout~35_combout\);

-- Location: LCCOMB_X71_Y22_N10
\PIP3|ULA|Mux42~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux42~10_combout\ = (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (\PIP3|MUX2|S[12]~12_combout\ & (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & \PIP3|MUX1|S[12]~20_combout\))) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & 
-- ((\PIP3|MUX2|S[12]~12_combout\) # ((\PIP3|MUX1|S[12]~20_combout\) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datab => \PIP3|MUX2|S[12]~12_combout\,
	datac => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datad => \PIP3|MUX1|S[12]~20_combout\,
	combout => \PIP3|ULA|Mux42~10_combout\);

-- Location: LCCOMB_X66_Y23_N10
\PIP3|ULA|ShiftLeft2~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft2~25_combout\ = (\PIP3|ULA|Add0~6_combout\ & ((\PIP3|ULA|ShiftLeft2~11_combout\))) # (!\PIP3|ULA|Add0~6_combout\ & (\PIP3|ULA|ShiftLeft1~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft1~44_combout\,
	datac => \PIP3|ULA|ShiftLeft2~11_combout\,
	datad => \PIP3|ULA|Add0~6_combout\,
	combout => \PIP3|ULA|ShiftLeft2~25_combout\);

-- Location: LCCOMB_X65_Y24_N24
\PIP3|ULA|Mux39~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux39~2_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & ((\PIP3|ULA|ShiftLeft2~25_combout\) # ((\PIP3|EXMEM|ResultULA[2]~97_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & (((\PIP3|ULA|ShiftRight2~80_combout\ & !\PIP3|EXMEM|ResultULA[2]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[31]~0_combout\,
	datab => \PIP3|ULA|ShiftLeft2~25_combout\,
	datac => \PIP3|ULA|ShiftRight2~80_combout\,
	datad => \PIP3|EXMEM|ResultULA[2]~97_combout\,
	combout => \PIP3|ULA|Mux39~2_combout\);

-- Location: LCCOMB_X71_Y22_N16
\PIP3|ULA|Mux39~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux39~10_combout\ = \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ $ (((!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & \PIP3|MUX1|S[12]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datac => \PIP3|MUX1|S[12]~20_combout\,
	datad => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux39~10_combout\);

-- Location: LCCOMB_X65_Y20_N20
\PIP3|ULA|ShiftLeft1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~46_combout\ = (\PIP3|ULA|Add0~6_combout\ & ((\PIP3|ULA|ShiftLeft1~23_combout\) # ((\PIP3|ULA|Add0~4_combout\ & \PIP3|ULA|ShiftLeft1~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~4_combout\,
	datab => \PIP3|ULA|ShiftLeft1~13_combout\,
	datac => \PIP3|ULA|ShiftLeft1~23_combout\,
	datad => \PIP3|ULA|Add0~6_combout\,
	combout => \PIP3|ULA|ShiftLeft1~46_combout\);

-- Location: LCCOMB_X65_Y20_N10
\PIP3|ULA|ShiftLeft1~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~49_combout\ = (\PIP3|ULA|ShiftLeft1~46_combout\) # ((!\PIP3|ULA|Add0~6_combout\ & \PIP3|ULA|ShiftLeft1~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|Add0~6_combout\,
	datac => \PIP3|ULA|ShiftLeft1~46_combout\,
	datad => \PIP3|ULA|ShiftLeft1~48_combout\,
	combout => \PIP3|ULA|ShiftLeft1~49_combout\);

-- Location: LCCOMB_X67_Y24_N30
\PIP3|ULA|Mux38~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux38~3_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|ShiftRight2~39_combout\ & ((\PIP2|IDEX|saida2[30]~62_combout\))) # (!\PIP3|ULA|ShiftRight2~39_combout\ & (\PIP2|IDEX|saida2[31]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight2~39_combout\,
	datab => \PIP2|IDEX|saida2[31]~63_combout\,
	datac => \PIP2|IDEX|OrigAALU~regout\,
	datad => \PIP2|IDEX|saida2[30]~62_combout\,
	combout => \PIP3|ULA|Mux38~3_combout\);

-- Location: LCCOMB_X66_Y21_N28
\PIP3|ULA|ShiftRight0~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~125_combout\ = (!\PIP3|ULA|Add0~2_combout\ & (!\PIP3|ULA|Add0~4_combout\ & (!\PIP3|ULA|Add0~6_combout\ & \PIP3|ULA|ShiftRight0~134_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~2_combout\,
	datab => \PIP3|ULA|Add0~4_combout\,
	datac => \PIP3|ULA|Add0~6_combout\,
	datad => \PIP3|ULA|ShiftRight0~134_combout\,
	combout => \PIP3|ULA|ShiftRight0~125_combout\);

-- Location: LCCOMB_X66_Y22_N18
\PIP3|ULA|Mux38~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux38~9_combout\ = (\PIP3|ULA|ShiftLeft0~79_combout\ & ((\PIP3|MUX1|S[3]~30_combout\ & ((\PIP3|ULA|ShiftLeft0~93_combout\))) # (!\PIP3|MUX1|S[3]~30_combout\ & (\PIP3|ULA|ShiftLeft0~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~79_combout\,
	datab => \PIP3|MUX1|S[3]~30_combout\,
	datac => \PIP3|ULA|ShiftLeft0~124_combout\,
	datad => \PIP3|ULA|ShiftLeft0~93_combout\,
	combout => \PIP3|ULA|Mux38~9_combout\);

-- Location: LCCOMB_X66_Y21_N22
\PIP3|ULA|Mux38~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux38~10_combout\ = (\PIP3|EXMEM|ResultULA[14]~109_combout\ & ((\PIP3|EXMEM|ResultULA[14]~110_combout\ & (\PIP3|ULA|ShiftRight0~125_combout\)) # (!\PIP3|EXMEM|ResultULA[14]~110_combout\ & ((\PIP3|ULA|Mux38~9_combout\))))) # 
-- (!\PIP3|EXMEM|ResultULA[14]~109_combout\ & (((!\PIP3|EXMEM|ResultULA[14]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[14]~109_combout\,
	datab => \PIP3|ULA|ShiftRight0~125_combout\,
	datac => \PIP3|ULA|Mux38~9_combout\,
	datad => \PIP3|EXMEM|ResultULA[14]~110_combout\,
	combout => \PIP3|ULA|Mux38~10_combout\);

-- Location: LCCOMB_X66_Y21_N16
\PIP3|ULA|Mux38~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux38~11_combout\ = (\PIP3|ULA|Mux38~10_combout\ & ((\PIP3|ULA|ShiftRight0~113_combout\) # ((\PIP3|EXMEM|ResultULA[14]~108_combout\)))) # (!\PIP3|ULA|Mux38~10_combout\ & (((\PIP3|ULA|ShiftRight0~141_combout\ & 
-- !\PIP3|EXMEM|ResultULA[14]~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~113_combout\,
	datab => \PIP3|ULA|Mux38~10_combout\,
	datac => \PIP3|ULA|ShiftRight0~141_combout\,
	datad => \PIP3|EXMEM|ResultULA[14]~108_combout\,
	combout => \PIP3|ULA|Mux38~11_combout\);

-- Location: LCCOMB_X67_Y23_N16
\PIP3|ULA|ShiftLeft1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~50_combout\ = (\PIP3|ULA|Add0~6_combout\ & ((\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|ShiftLeft1~15_combout\))) # (!\PIP3|ULA|Add0~4_combout\ & (\PIP3|ULA|ShiftLeft1~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~4_combout\,
	datab => \PIP3|ULA|ShiftLeft1~25_combout\,
	datac => \PIP3|ULA|ShiftLeft1~15_combout\,
	datad => \PIP3|ULA|Add0~6_combout\,
	combout => \PIP3|ULA|ShiftLeft1~50_combout\);

-- Location: LCCOMB_X70_Y18_N16
\PIP3|ULA|Mux36~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux36~3_combout\ = (!\PIP3|MUX2|S[16]~32_combout\ & (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (!\PIP3|MUX1|S[16]~16_combout\ & \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[16]~32_combout\,
	datab => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datac => \PIP3|MUX1|S[16]~16_combout\,
	datad => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux36~3_combout\);

-- Location: LCCOMB_X65_Y18_N20
\PIP3|ULA|ShiftLeft1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~54_combout\ = (\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftLeft0~122_combout\))) # (!\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftLeft0~130_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~130_combout\,
	datac => \PIP3|ULA|ShiftLeft0~122_combout\,
	datad => \PIP3|ULA|Add0~2_combout\,
	combout => \PIP3|ULA|ShiftLeft1~54_combout\);

-- Location: LCCOMB_X65_Y18_N30
\PIP3|ULA|ShiftLeft1~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~55_combout\ = (\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|ShiftLeft1~40_combout\))) # (!\PIP3|ULA|Add0~4_combout\ & (\PIP3|ULA|ShiftLeft1~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft1~54_combout\,
	datab => \PIP3|ULA|ShiftLeft1~40_combout\,
	datad => \PIP3|ULA|Add0~4_combout\,
	combout => \PIP3|ULA|ShiftLeft1~55_combout\);

-- Location: LCCOMB_X65_Y18_N24
\PIP3|ULA|Mux36~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux36~13_combout\ = (!\PIP3|ULA|Add0~8_combout\ & ((\PIP3|ULA|Add0~6_combout\ & (\PIP3|ULA|ShiftLeft1~28_combout\)) # (!\PIP3|ULA|Add0~6_combout\ & ((\PIP3|ULA|ShiftLeft1~55_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~6_combout\,
	datab => \PIP3|ULA|ShiftLeft1~28_combout\,
	datac => \PIP3|ULA|Add0~8_combout\,
	datad => \PIP3|ULA|ShiftLeft1~55_combout\,
	combout => \PIP3|ULA|Mux36~13_combout\);

-- Location: LCCOMB_X65_Y24_N30
\PIP3|ULA|Mux36~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux36~14_combout\ = (\PIP3|ULA|Mux36~13_combout\ & ((\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (!\PIP3|ULA|tmp~26_combout\)) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & ((!\PIP3|ULA|ShiftRight0~50_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datab => \PIP3|ULA|tmp~26_combout\,
	datac => \PIP3|ULA|Mux36~13_combout\,
	datad => \PIP3|ULA|ShiftRight0~50_combout\,
	combout => \PIP3|ULA|Mux36~14_combout\);

-- Location: LCCOMB_X66_Y20_N20
\PIP3|ULA|Mux35~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux35~0_combout\ = (\PIP3|ULA|ShiftLeft0~79_combout\ & ((\PIP3|MUX1|S[3]~30_combout\ & (\PIP3|ULA|ShiftRight1~51_combout\)) # (!\PIP3|MUX1|S[3]~30_combout\ & ((\PIP3|ULA|ShiftRight1~85_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~79_combout\,
	datab => \PIP3|ULA|ShiftRight1~51_combout\,
	datac => \PIP3|MUX1|S[3]~30_combout\,
	datad => \PIP3|ULA|ShiftRight1~85_combout\,
	combout => \PIP3|ULA|Mux35~0_combout\);

-- Location: LCCOMB_X67_Y17_N16
\PIP3|ULA|ShiftLeft1~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~57_combout\ = (\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftLeft0~112_combout\))) # (!\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftLeft0~119_combout\)))) # (!\PIP3|ULA|Add0~4_combout\ & 
-- (((\PIP3|ULA|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~119_combout\,
	datab => \PIP3|ULA|ShiftLeft0~112_combout\,
	datac => \PIP3|ULA|Add0~4_combout\,
	datad => \PIP3|ULA|Add0~2_combout\,
	combout => \PIP3|ULA|ShiftLeft1~57_combout\);

-- Location: LCCOMB_X66_Y24_N16
\PIP3|ULA|Mux35~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux35~1_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & (((\PIP3|ULA|ShiftLeft2~3_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & ((\PIP3|ULA|ShiftRight2~43_combout\) # ((\PIP3|MUX2|S[31]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight2~43_combout\,
	datab => \PIP3|ULA|ShiftLeft2~3_combout\,
	datac => \PIP3|MUX1|S[31]~0_combout\,
	datad => \PIP3|MUX2|S[31]~17_combout\,
	combout => \PIP3|ULA|Mux35~1_combout\);

-- Location: LCCOMB_X66_Y23_N24
\PIP3|ULA|Mux35~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux35~2_combout\ = (\PIP3|ULA|tmp~26_combout\ & (\PIP3|ULA|Mux38~5_combout\)) # (!\PIP3|ULA|tmp~26_combout\ & ((\PIP3|ULA|Mux35~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|Mux38~5_combout\,
	datac => \PIP3|ULA|Mux35~1_combout\,
	datad => \PIP3|ULA|tmp~26_combout\,
	combout => \PIP3|ULA|Mux35~2_combout\);

-- Location: LCCOMB_X66_Y18_N0
\PIP3|ULA|ShiftRight0~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~126_combout\ = (\PIP3|ULA|Add0~6_combout\ & ((\PIP3|ULA|ShiftRight0~66_combout\))) # (!\PIP3|ULA|Add0~6_combout\ & (\PIP3|ULA|ShiftRight0~131_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|Add0~6_combout\,
	datac => \PIP3|ULA|ShiftRight0~131_combout\,
	datad => \PIP3|ULA|ShiftRight0~66_combout\,
	combout => \PIP3|ULA|ShiftRight0~126_combout\);

-- Location: LCCOMB_X66_Y18_N10
\PIP3|ULA|Mux35~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux35~5_combout\ = (\PIP3|ULA|ShiftRight2~40_combout\ & (\PIP3|ULA|ShiftLeft0~81_combout\ & (!\PIP3|ULA|ShiftLeft0~78_combout\ & !\PIP3|MUX1|S[3]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight2~40_combout\,
	datab => \PIP3|ULA|ShiftLeft0~81_combout\,
	datac => \PIP3|ULA|ShiftLeft0~78_combout\,
	datad => \PIP3|MUX1|S[3]~30_combout\,
	combout => \PIP3|ULA|Mux35~5_combout\);

-- Location: LCCOMB_X66_Y18_N20
\PIP3|ULA|Mux35~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux35~6_combout\ = (\PIP3|EXMEM|ResultULA[18]~119_combout\ & ((\PIP3|EXMEM|ResultULA[18]~118_combout\ & ((\PIP3|ULA|ShiftRight0~126_combout\))) # (!\PIP3|EXMEM|ResultULA[18]~118_combout\ & (\PIP3|ULA|Mux35~5_combout\)))) # 
-- (!\PIP3|EXMEM|ResultULA[18]~119_combout\ & (((!\PIP3|EXMEM|ResultULA[18]~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux35~5_combout\,
	datab => \PIP3|EXMEM|ResultULA[18]~119_combout\,
	datac => \PIP3|EXMEM|ResultULA[18]~118_combout\,
	datad => \PIP3|ULA|ShiftRight0~126_combout\,
	combout => \PIP3|ULA|Mux35~6_combout\);

-- Location: LCCOMB_X67_Y20_N10
\PIP3|ULA|cout~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~51_combout\ = \PIP3|MUX2|S[17]~31_combout\ $ (\PIP3|MUX1|S[17]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|MUX2|S[17]~31_combout\,
	datad => \PIP3|MUX1|S[17]~15_combout\,
	combout => \PIP3|ULA|cout~51_combout\);

-- Location: LCCOMB_X65_Y17_N30
\PIP3|ULA|ShiftLeft1~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~59_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftLeft0~129_combout\)) # (!\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftLeft0~176_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~129_combout\,
	datab => \PIP3|ULA|Add0~2_combout\,
	datac => \PIP2|IDEX|OrigAALU~regout\,
	datad => \PIP3|ULA|ShiftLeft0~176_combout\,
	combout => \PIP3|ULA|ShiftLeft1~59_combout\);

-- Location: LCCOMB_X70_Y18_N18
\PIP3|MUX1|S[16]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX1|S[16]~32_combout\ = (!\PIP2|IDEX|isShift~regout\ & ((\PIP2|IDEX|saida1[16]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida1[16]~reg0_Duplicate_1_regout\,
	datac => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|isShift~regout\,
	combout => \PIP3|MUX1|S[16]~32_combout\);

-- Location: LCCOMB_X70_Y18_N24
\PIP3|ULA|cout~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~55_combout\ = (\PIP3|MUX2|S[16]~32_combout\ & (!\PIP3|MUX1|S[16]~32_combout\ & ((!\PIP2|IDEX|signImm\(15)) # (!\PIP2|IDEX|isShift~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[16]~32_combout\,
	datab => \PIP2|IDEX|isShift~regout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP3|MUX1|S[16]~32_combout\,
	combout => \PIP3|ULA|cout~55_combout\);

-- Location: LCCOMB_X70_Y17_N10
\PIP3|ULA|ShiftLeft1~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~61_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftLeft0~175_combout\))) # (!\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftLeft0~177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~177_combout\,
	datab => \PIP3|ULA|Add0~2_combout\,
	datac => \PIP2|IDEX|OrigAALU~regout\,
	datad => \PIP3|ULA|ShiftLeft0~175_combout\,
	combout => \PIP3|ULA|ShiftLeft1~61_combout\);

-- Location: LCCOMB_X65_Y21_N26
\PIP3|ULA|Mux33~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux33~3_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & (((\PIP3|ULA|ShiftLeft2~6_combout\) # (\PIP3|ULA|tmp~26_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & (\PIP3|ULA|ShiftRight2~70_combout\ & ((!\PIP3|ULA|tmp~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight2~70_combout\,
	datab => \PIP3|MUX1|S[31]~0_combout\,
	datac => \PIP3|ULA|ShiftLeft2~6_combout\,
	datad => \PIP3|ULA|tmp~26_combout\,
	combout => \PIP3|ULA|Mux33~3_combout\);

-- Location: LCCOMB_X65_Y21_N20
\PIP3|ULA|Mux33~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux33~4_combout\ = (\PIP3|ULA|Mux33~3_combout\ & (((\PIP3|MUX2|S[0]~0_combout\) # (!\PIP3|ULA|tmp~26_combout\)))) # (!\PIP3|ULA|Mux33~3_combout\ & (\PIP3|MUX2|S[31]~1_combout\ & ((\PIP3|ULA|tmp~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[31]~1_combout\,
	datab => \PIP3|ULA|Mux33~3_combout\,
	datac => \PIP3|MUX2|S[0]~0_combout\,
	datad => \PIP3|ULA|tmp~26_combout\,
	combout => \PIP3|ULA|Mux33~4_combout\);

-- Location: LCCOMB_X70_Y17_N24
\PIP3|ULA|ShiftLeft0~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~137_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftLeft0~175_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftLeft0~177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~177_combout\,
	datab => \PIP3|MUX1|S[1]~28_combout\,
	datac => \PIP2|IDEX|OrigAALU~regout\,
	datad => \PIP3|ULA|ShiftLeft0~175_combout\,
	combout => \PIP3|ULA|ShiftLeft0~137_combout\);

-- Location: LCCOMB_X72_Y18_N20
\PIP3|ULA|Mux33~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux33~9_combout\ = (\PIP3|MUX2|S[19]~29_combout\ & ((\PIP3|EXMEM|ResultULA[14]~113_combout\) # (!\PIP3|MUX1|S[19]~13_combout\))) # (!\PIP3|MUX2|S[19]~29_combout\ & ((\PIP3|MUX1|S[19]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[19]~29_combout\,
	datab => \PIP3|EXMEM|ResultULA[14]~113_combout\,
	datad => \PIP3|MUX1|S[19]~13_combout\,
	combout => \PIP3|ULA|Mux33~9_combout\);

-- Location: LCCOMB_X71_Y18_N20
\PIP3|ULA|Mux33~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux33~11_combout\ = \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ $ (((\PIP3|MUX1|S[18]~14_combout\ & !\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[18]~14_combout\,
	datac => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datad => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux33~11_combout\);

-- Location: LCCOMB_X65_Y17_N12
\PIP3|ULA|ShiftLeft1~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~63_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftLeft0~176_combout\))) # (!\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftLeft0~178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~178_combout\,
	datab => \PIP3|ULA|Add0~2_combout\,
	datac => \PIP2|IDEX|OrigAALU~regout\,
	datad => \PIP3|ULA|ShiftLeft0~176_combout\,
	combout => \PIP3|ULA|ShiftLeft1~63_combout\);

-- Location: LCCOMB_X65_Y18_N10
\PIP3|ULA|ShiftLeft1~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~64_combout\ = (\PIP3|ULA|Add0~4_combout\ & (((\PIP3|ULA|ShiftLeft1~54_combout\)))) # (!\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|ShiftLeft1~63_combout\) # ((\PIP3|MUX2|S[31]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft1~63_combout\,
	datab => \PIP3|MUX2|S[31]~17_combout\,
	datac => \PIP3|ULA|ShiftLeft1~54_combout\,
	datad => \PIP3|ULA|Add0~4_combout\,
	combout => \PIP3|ULA|ShiftLeft1~64_combout\);

-- Location: LCCOMB_X68_Y18_N2
\PIP3|ULA|Mux0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux0~6_combout\ = (\PIP3|ULA|ShiftLeft0~88_combout\ & !\PIP3|ULA|Mux46~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft0~88_combout\,
	datad => \PIP3|ULA|Mux46~2_combout\,
	combout => \PIP3|ULA|Mux0~6_combout\);

-- Location: LCCOMB_X74_Y23_N18
\PIP3|ULA|tmp~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|tmp~34_combout\ = (\PIP3|MUX2|S[20]~28_combout\) # (\PIP3|MUX1|S[20]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|MUX2|S[20]~28_combout\,
	datad => \PIP3|MUX1|S[20]~12_combout\,
	combout => \PIP3|ULA|tmp~34_combout\);

-- Location: LCCOMB_X70_Y21_N8
\PIP3|ULA|soma~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|soma~17_combout\ = \PIP3|MUX2|S[20]~28_combout\ $ (\PIP3|MUX1|S[20]~12_combout\ $ (\PIP3|ULA|cout~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[20]~28_combout\,
	datab => \PIP3|MUX1|S[20]~12_combout\,
	datad => \PIP3|ULA|cout~62_combout\,
	combout => \PIP3|ULA|soma~17_combout\);

-- Location: LCCOMB_X71_Y19_N18
\PIP3|ULA|Mux55~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux55~1_combout\ = (\PIP3|ULA|Mux55~0_combout\ & \PIP3|ULA|ShiftLeft0~79_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|ULA|Mux55~0_combout\,
	datad => \PIP3|ULA|ShiftLeft0~79_combout\,
	combout => \PIP3|ULA|Mux55~1_combout\);

-- Location: LCCOMB_X66_Y20_N16
\PIP3|ULA|Mux56~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux56~2_combout\ = (\PIP3|ULA|ShiftLeft0~79_combout\ & \PIP3|ULA|ShiftRight1~76_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|ULA|ShiftLeft0~79_combout\,
	datad => \PIP3|ULA|ShiftRight1~76_combout\,
	combout => \PIP3|ULA|Mux56~2_combout\);

-- Location: LCCOMB_X63_Y17_N26
\PIP3|ULA|ShiftLeft1~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~68_combout\ = (\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftLeft0~129_combout\))) # (!\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftLeft0~176_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|Add0~2_combout\,
	datac => \PIP3|ULA|ShiftLeft0~176_combout\,
	datad => \PIP3|ULA|ShiftLeft0~129_combout\,
	combout => \PIP3|ULA|ShiftLeft1~68_combout\);

-- Location: LCCOMB_X63_Y17_N20
\PIP3|ULA|ShiftLeft1~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~69_combout\ = (\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftLeft0~178_combout\))) # (!\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftLeft0~180_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|Add0~2_combout\,
	datac => \PIP3|ULA|ShiftLeft0~180_combout\,
	datad => \PIP3|ULA|ShiftLeft0~178_combout\,
	combout => \PIP3|ULA|ShiftLeft1~69_combout\);

-- Location: LCCOMB_X63_Y17_N6
\PIP3|ULA|ShiftLeft1~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~70_combout\ = (\PIP3|ULA|Add0~4_combout\ & (\PIP3|ULA|ShiftLeft1~68_combout\)) # (!\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|ShiftLeft1~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft1~68_combout\,
	datac => \PIP3|ULA|ShiftLeft1~69_combout\,
	datad => \PIP3|ULA|Add0~4_combout\,
	combout => \PIP3|ULA|ShiftLeft1~70_combout\);

-- Location: LCCOMB_X66_Y18_N12
\PIP3|ULA|Mux56~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux56~7_combout\ = (\PIP3|EXMEM|ResultULA[18]~118_combout\ & (((\PIP3|EXMEM|ResultULA[18]~119_combout\ & \PIP3|ULA|ShiftRight0~116_combout\)))) # (!\PIP3|EXMEM|ResultULA[18]~118_combout\ & ((\PIP3|ULA|Mux56~13_combout\) # 
-- ((!\PIP3|EXMEM|ResultULA[18]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[18]~118_combout\,
	datab => \PIP3|ULA|Mux56~13_combout\,
	datac => \PIP3|EXMEM|ResultULA[18]~119_combout\,
	datad => \PIP3|ULA|ShiftRight0~116_combout\,
	combout => \PIP3|ULA|Mux56~7_combout\);

-- Location: LCCOMB_X66_Y18_N6
\PIP3|ULA|Mux56~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux56~8_combout\ = (\PIP3|ULA|Mux56~7_combout\ & (((\PIP3|ULA|ShiftLeft0~171_combout\)) # (!\PIP3|ULA|ShiftLeft0~79_combout\))) # (!\PIP3|ULA|Mux56~7_combout\ & (\PIP3|ULA|ShiftLeft0~79_combout\ & ((\PIP3|ULA|ShiftLeft0~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux56~7_combout\,
	datab => \PIP3|ULA|ShiftLeft0~79_combout\,
	datac => \PIP3|ULA|ShiftLeft0~171_combout\,
	datad => \PIP3|ULA|ShiftLeft0~124_combout\,
	combout => \PIP3|ULA|Mux56~8_combout\);

-- Location: LCCOMB_X75_Y21_N6
\PIP3|ULA|Mux56~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux56~9_combout\ = (\PIP3|MUX1|S[22]~10_combout\ & (((\PIP3|MUX2|S[22]~26_combout\ & \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\)) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\))) # (!\PIP3|MUX1|S[22]~10_combout\ & 
-- (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & ((\PIP3|MUX2|S[22]~26_combout\) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[22]~10_combout\,
	datab => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datac => \PIP3|MUX2|S[22]~26_combout\,
	datad => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux56~9_combout\);

-- Location: LCCOMB_X70_Y17_N6
\PIP3|ULA|ShiftLeft1~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~71_combout\ = (\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftLeft0~175_combout\)) # (!\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftLeft0~177_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft0~175_combout\,
	datac => \PIP3|ULA|ShiftLeft0~177_combout\,
	datad => \PIP3|ULA|Add0~2_combout\,
	combout => \PIP3|ULA|ShiftLeft1~71_combout\);

-- Location: LCCOMB_X70_Y17_N8
\PIP3|ULA|ShiftLeft1~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~72_combout\ = (\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftLeft0~179_combout\))) # (!\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftLeft0~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~181_combout\,
	datab => \PIP3|ULA|Add0~2_combout\,
	datad => \PIP3|ULA|ShiftLeft0~179_combout\,
	combout => \PIP3|ULA|ShiftLeft1~72_combout\);

-- Location: LCCOMB_X70_Y17_N14
\PIP3|ULA|ShiftLeft1~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~73_combout\ = (\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|ShiftLeft1~71_combout\))) # (!\PIP3|ULA|Add0~4_combout\ & (\PIP3|ULA|ShiftLeft1~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|Add0~4_combout\,
	datac => \PIP3|ULA|ShiftLeft1~72_combout\,
	datad => \PIP3|ULA|ShiftLeft1~71_combout\,
	combout => \PIP3|ULA|ShiftLeft1~73_combout\);

-- Location: LCCOMB_X67_Y17_N0
\PIP3|EXMEM|ResultULA[26]~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[26]~121_combout\ = (\PIP3|MUX1|S[4]~31_combout\) # ((!\PIP3|MUX1|S[3]~30_combout\ & \PIP3|MUX1|S[2]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[4]~31_combout\,
	datac => \PIP3|MUX1|S[3]~30_combout\,
	datad => \PIP3|MUX1|S[2]~29_combout\,
	combout => \PIP3|EXMEM|ResultULA[26]~121_combout\);

-- Location: LCCOMB_X69_Y18_N22
\PIP3|ULA|Mux58~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux58~8_combout\ = (\PIP3|EXMEM|ResultULA[26]~120_combout\ & (((\PIP3|EXMEM|ResultULA[26]~121_combout\)))) # (!\PIP3|EXMEM|ResultULA[26]~120_combout\ & ((\PIP3|EXMEM|ResultULA[26]~121_combout\ & (\PIP3|ULA|ShiftLeft0~169_combout\)) # 
-- (!\PIP3|EXMEM|ResultULA[26]~121_combout\ & ((\PIP3|ULA|ShiftLeft0~173_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[26]~120_combout\,
	datab => \PIP3|ULA|ShiftLeft0~169_combout\,
	datac => \PIP3|EXMEM|ResultULA[26]~121_combout\,
	datad => \PIP3|ULA|ShiftLeft0~173_combout\,
	combout => \PIP3|ULA|Mux58~8_combout\);

-- Location: LCCOMB_X69_Y18_N8
\PIP3|ULA|Mux58~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux58~9_combout\ = (\PIP3|ULA|Mux58~8_combout\ & (((\PIP3|ULA|ShiftLeft0~102_combout\) # (!\PIP3|EXMEM|ResultULA[26]~120_combout\)))) # (!\PIP3|ULA|Mux58~8_combout\ & (\PIP3|ULA|ShiftLeft0~132_combout\ & 
-- (\PIP3|EXMEM|ResultULA[26]~120_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~132_combout\,
	datab => \PIP3|ULA|Mux58~8_combout\,
	datac => \PIP3|EXMEM|ResultULA[26]~120_combout\,
	datad => \PIP3|ULA|ShiftLeft0~102_combout\,
	combout => \PIP3|ULA|Mux58~9_combout\);

-- Location: LCCOMB_X69_Y20_N8
\PIP3|ULA|Mux58~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux58~10_combout\ = (\PIP3|EXMEM|ResultULA[4]~100_combout\ & (((!\PIP3|EXMEM|ResultULA[4]~101_combout\)))) # (!\PIP3|EXMEM|ResultULA[4]~100_combout\ & ((\PIP3|MUX1|S[24]~8_combout\ & (\PIP3|EXMEM|ResultULA[4]~101_combout\ & 
-- !\PIP3|ULA|Mux58~25_combout\)) # (!\PIP3|MUX1|S[24]~8_combout\ & (\PIP3|EXMEM|ResultULA[4]~101_combout\ $ (!\PIP3|ULA|Mux58~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101001001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[4]~100_combout\,
	datab => \PIP3|MUX1|S[24]~8_combout\,
	datac => \PIP3|EXMEM|ResultULA[4]~101_combout\,
	datad => \PIP3|ULA|Mux58~25_combout\,
	combout => \PIP3|ULA|Mux58~10_combout\);

-- Location: LCCOMB_X68_Y20_N6
\PIP3|ULA|Mux58~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux58~11_combout\ = (\PIP3|EXMEM|ResultULA[26]~122_combout\ & ((\PIP3|ULA|Mux58~10_combout\ & ((\PIP3|ULA|Mux58~24_combout\))) # (!\PIP3|ULA|Mux58~10_combout\ & (\PIP3|ULA|ShiftRight0~145_combout\)))) # (!\PIP3|EXMEM|ResultULA[26]~122_combout\ & 
-- (((\PIP3|ULA|Mux58~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~145_combout\,
	datab => \PIP3|EXMEM|ResultULA[26]~122_combout\,
	datac => \PIP3|ULA|Mux58~10_combout\,
	datad => \PIP3|ULA|Mux58~24_combout\,
	combout => \PIP3|ULA|Mux58~11_combout\);

-- Location: LCCOMB_X68_Y20_N12
\PIP3|EXMEM|ResultULA[26]~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[26]~123_combout\ = (!\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & (\PIP3|EXMEM|ResultULA[18]~115_combout\ & ((!\PIP3|ULA|ShiftRight0~50_combout\) # (!\PIP3|MUX1|S[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[31]~0_combout\,
	datab => \PIP3|ULA|ShiftRight0~50_combout\,
	datac => \PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\,
	datad => \PIP3|EXMEM|ResultULA[18]~115_combout\,
	combout => \PIP3|EXMEM|ResultULA[26]~123_combout\);

-- Location: LCCOMB_X65_Y17_N26
\PIP3|ULA|Mux58~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux58~13_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & (((\PIP3|ULA|ShiftLeft2~18_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & (!\PIP3|MUX1|S[4]~31_combout\ & ((!\PIP3|ULA|ShiftLeft0~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[31]~0_combout\,
	datab => \PIP3|MUX1|S[4]~31_combout\,
	datac => \PIP3|ULA|ShiftLeft2~18_combout\,
	datad => \PIP3|ULA|ShiftLeft0~78_combout\,
	combout => \PIP3|ULA|Mux58~13_combout\);

-- Location: LCCOMB_X65_Y17_N28
\PIP3|ULA|Mux58~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux58~14_combout\ = (\PIP3|ULA|Mux58~13_combout\ & ((\PIP3|ULA|ShiftRight2~75_combout\) # ((\PIP3|MUX1|S[31]~0_combout\)))) # (!\PIP3|ULA|Mux58~13_combout\ & (((\PIP3|MUX1|S[31]~0_combout\ & \PIP3|ULA|ShiftRight0~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight2~75_combout\,
	datab => \PIP3|ULA|Mux58~13_combout\,
	datac => \PIP3|MUX1|S[31]~0_combout\,
	datad => \PIP3|ULA|ShiftRight0~50_combout\,
	combout => \PIP3|ULA|Mux58~14_combout\);

-- Location: LCCOMB_X65_Y17_N18
\PIP3|ULA|Mux58~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux58~15_combout\ = (\PIP3|ULA|tmp~26_combout\ & ((\PIP3|ULA|Mux58~14_combout\ & ((\PIP3|MUX2|S[0]~0_combout\))) # (!\PIP3|ULA|Mux58~14_combout\ & (\PIP3|MUX2|S[31]~1_combout\)))) # (!\PIP3|ULA|tmp~26_combout\ & 
-- (((\PIP3|ULA|Mux58~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[31]~1_combout\,
	datab => \PIP3|MUX2|S[0]~0_combout\,
	datac => \PIP3|ULA|tmp~26_combout\,
	datad => \PIP3|ULA|Mux58~14_combout\,
	combout => \PIP3|ULA|Mux58~15_combout\);

-- Location: LCCOMB_X63_Y17_N12
\PIP3|ULA|ShiftLeft1~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~74_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftLeft0~180_combout\)) # (!\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftLeft2~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP3|ULA|Add0~2_combout\,
	datac => \PIP3|ULA|ShiftLeft0~180_combout\,
	datad => \PIP3|ULA|ShiftLeft2~28_combout\,
	combout => \PIP3|ULA|ShiftLeft1~74_combout\);

-- Location: LCCOMB_X66_Y17_N2
\PIP3|ULA|Mux58~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux58~16_combout\ = (\PIP3|EXMEM|ResultULA[26]~124_combout\ & (((\PIP3|EXMEM|ResultULA[26]~125_combout\)))) # (!\PIP3|EXMEM|ResultULA[26]~124_combout\ & ((\PIP3|EXMEM|ResultULA[26]~125_combout\ & ((\PIP3|ULA|Mux58~15_combout\))) # 
-- (!\PIP3|EXMEM|ResultULA[26]~125_combout\ & (\PIP3|ULA|ShiftLeft1~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft1~90_combout\,
	datab => \PIP3|EXMEM|ResultULA[26]~124_combout\,
	datac => \PIP3|EXMEM|ResultULA[26]~125_combout\,
	datad => \PIP3|ULA|Mux58~15_combout\,
	combout => \PIP3|ULA|Mux58~16_combout\);

-- Location: LCCOMB_X66_Y17_N4
\PIP3|ULA|Mux58~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux58~17_combout\ = (\PIP3|EXMEM|ResultULA[26]~124_combout\ & ((\PIP3|ULA|Mux58~16_combout\ & ((\PIP3|ULA|ShiftLeft1~55_combout\))) # (!\PIP3|ULA|Mux58~16_combout\ & (\PIP3|ULA|ShiftLeft1~89_combout\)))) # 
-- (!\PIP3|EXMEM|ResultULA[26]~124_combout\ & (((\PIP3|ULA|Mux58~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft1~89_combout\,
	datab => \PIP3|EXMEM|ResultULA[26]~124_combout\,
	datac => \PIP3|ULA|ShiftLeft1~55_combout\,
	datad => \PIP3|ULA|Mux58~16_combout\,
	combout => \PIP3|ULA|Mux58~17_combout\);

-- Location: LCCOMB_X69_Y20_N24
\PIP3|ULA|Mux58~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux58~19_combout\ = (\PIP3|MUX1|S[24]~8_combout\ & ((\PIP3|MUX2|S[24]~24_combout\) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\))) # (!\PIP3|MUX1|S[24]~8_combout\ & (\PIP3|MUX2|S[24]~24_combout\ & !\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[24]~8_combout\,
	datac => \PIP3|MUX2|S[24]~24_combout\,
	datad => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux58~19_combout\);

-- Location: LCCOMB_X67_Y20_N20
\PIP3|ULA|Mux59~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux59~6_combout\ = (\PIP3|EXMEM|ResultULA[26]~120_combout\ & ((\PIP3|ULA|ShiftLeft0~134_combout\) # ((\PIP3|EXMEM|ResultULA[26]~121_combout\)))) # (!\PIP3|EXMEM|ResultULA[26]~120_combout\ & (((!\PIP3|EXMEM|ResultULA[26]~121_combout\ & 
-- \PIP3|ULA|ShiftLeft0~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[26]~120_combout\,
	datab => \PIP3|ULA|ShiftLeft0~134_combout\,
	datac => \PIP3|EXMEM|ResultULA[26]~121_combout\,
	datad => \PIP3|ULA|ShiftLeft0~174_combout\,
	combout => \PIP3|ULA|Mux59~6_combout\);

-- Location: LCCOMB_X67_Y20_N26
\PIP3|ULA|Mux59~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux59~7_combout\ = (\PIP3|EXMEM|ResultULA[26]~121_combout\ & ((\PIP3|ULA|Mux59~6_combout\ & ((\PIP3|ULA|ShiftLeft0~107_combout\))) # (!\PIP3|ULA|Mux59~6_combout\ & (\PIP3|ULA|ShiftLeft0~170_combout\)))) # (!\PIP3|EXMEM|ResultULA[26]~121_combout\ 
-- & (((\PIP3|ULA|Mux59~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~170_combout\,
	datab => \PIP3|EXMEM|ResultULA[26]~121_combout\,
	datac => \PIP3|ULA|Mux59~6_combout\,
	datad => \PIP3|ULA|ShiftLeft0~107_combout\,
	combout => \PIP3|ULA|Mux59~7_combout\);

-- Location: LCCOMB_X65_Y24_N8
\PIP3|ULA|Mux59~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux59~11_combout\ = (\PIP3|ULA|tmp~26_combout\ & (((\PIP3|MUX1|S[31]~0_combout\)))) # (!\PIP3|ULA|tmp~26_combout\ & ((\PIP3|MUX1|S[31]~0_combout\ & ((\PIP3|ULA|ShiftLeft2~19_combout\))) # (!\PIP3|MUX1|S[31]~0_combout\ & 
-- (\PIP3|ULA|ShiftRight2~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|tmp~26_combout\,
	datab => \PIP3|ULA|ShiftRight2~76_combout\,
	datac => \PIP3|ULA|ShiftLeft2~19_combout\,
	datad => \PIP3|MUX1|S[31]~0_combout\,
	combout => \PIP3|ULA|Mux59~11_combout\);

-- Location: LCCOMB_X65_Y24_N22
\PIP3|ULA|Mux59~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux59~12_combout\ = (\PIP3|ULA|tmp~26_combout\ & ((\PIP3|ULA|Mux59~11_combout\ & (\PIP3|MUX2|S[0]~0_combout\)) # (!\PIP3|ULA|Mux59~11_combout\ & ((\PIP3|MUX2|S[31]~1_combout\))))) # (!\PIP3|ULA|tmp~26_combout\ & 
-- (((\PIP3|ULA|Mux59~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|tmp~26_combout\,
	datab => \PIP3|MUX2|S[0]~0_combout\,
	datac => \PIP3|ULA|Mux59~11_combout\,
	datad => \PIP3|MUX2|S[31]~1_combout\,
	combout => \PIP3|ULA|Mux59~12_combout\);

-- Location: LCCOMB_X69_Y17_N12
\PIP3|ULA|ShiftLeft1~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~75_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftLeft0~181_combout\)) # (!\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftLeft2~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP3|ULA|Add0~2_combout\,
	datac => \PIP3|ULA|ShiftLeft0~181_combout\,
	datad => \PIP3|ULA|ShiftLeft2~27_combout\,
	combout => \PIP3|ULA|ShiftLeft1~75_combout\);

-- Location: LCCOMB_X66_Y17_N18
\PIP3|ULA|Mux59~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux59~13_combout\ = (\PIP3|EXMEM|ResultULA[26]~125_combout\ & (((\PIP3|EXMEM|ResultULA[26]~124_combout\)))) # (!\PIP3|EXMEM|ResultULA[26]~125_combout\ & ((\PIP3|EXMEM|ResultULA[26]~124_combout\ & ((\PIP3|ULA|ShiftLeft1~91_combout\))) # 
-- (!\PIP3|EXMEM|ResultULA[26]~124_combout\ & (\PIP3|ULA|ShiftLeft1~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft1~92_combout\,
	datab => \PIP3|ULA|ShiftLeft1~91_combout\,
	datac => \PIP3|EXMEM|ResultULA[26]~125_combout\,
	datad => \PIP3|EXMEM|ResultULA[26]~124_combout\,
	combout => \PIP3|ULA|Mux59~13_combout\);

-- Location: LCCOMB_X66_Y17_N0
\PIP3|ULA|Mux59~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux59~14_combout\ = (\PIP3|EXMEM|ResultULA[26]~125_combout\ & ((\PIP3|ULA|Mux59~13_combout\ & ((\PIP3|ULA|ShiftLeft1~58_combout\))) # (!\PIP3|ULA|Mux59~13_combout\ & (\PIP3|ULA|Mux59~12_combout\)))) # (!\PIP3|EXMEM|ResultULA[26]~125_combout\ & 
-- (((\PIP3|ULA|Mux59~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux59~12_combout\,
	datab => \PIP3|ULA|ShiftLeft1~58_combout\,
	datac => \PIP3|EXMEM|ResultULA[26]~125_combout\,
	datad => \PIP3|ULA|Mux59~13_combout\,
	combout => \PIP3|ULA|Mux59~14_combout\);

-- Location: LCCOMB_X77_Y19_N16
\PIP3|ULA|cout~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~81_combout\ = (\PIP2|IDEX|isShift~regout\ & (((!\PIP2|IDEX|saida2[5]~en_regout\) # (!\PIP2|IDEX|signImm\(15))))) # (!\PIP2|IDEX|isShift~regout\ & ((\PIP2|IDEX|saida2[5]~en_regout\ & (!\PIP2|IDEX|saida1[24]~reg0_Duplicate_1_regout\)) # 
-- (!\PIP2|IDEX|saida2[5]~en_regout\ & ((\PIP2|IDEX|signImm\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida1[24]~reg0_Duplicate_1_regout\,
	datab => \PIP2|IDEX|signImm\(15),
	datac => \PIP2|IDEX|isShift~regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP3|ULA|cout~81_combout\);

-- Location: LCCOMB_X76_Y20_N6
\PIP3|ULA|cout~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~82_combout\ = (\PIP3|MUX2|S[24]~24_combout\ & (\PIP3|ULA|cout~81_combout\ & ((\PIP2|IDEX|saida2[5]~en_regout\) # (!\PIP2|IDEX|signImm\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[24]~24_combout\,
	datab => \PIP3|ULA|cout~81_combout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP3|ULA|cout~82_combout\);

-- Location: LCCOMB_X71_Y20_N6
\PIP3|ULA|cout~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~83_combout\ = (\PIP3|ULA|cout~82_combout\) # ((\PIP3|ULA|cout~80_combout\ & ((\PIP3|ULA|cout~78_combout\) # (\PIP3|ULA|cout~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|cout~78_combout\,
	datab => \PIP3|ULA|cout~80_combout\,
	datac => \PIP3|ULA|cout~73_combout\,
	datad => \PIP3|ULA|cout~82_combout\,
	combout => \PIP3|ULA|cout~83_combout\);

-- Location: LCCOMB_X69_Y18_N30
\PIP3|ULA|Mux60~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux60~8_combout\ = (\PIP3|EXMEM|ResultULA[26]~120_combout\ & (((\PIP3|EXMEM|ResultULA[26]~121_combout\)))) # (!\PIP3|EXMEM|ResultULA[26]~120_combout\ & ((\PIP3|EXMEM|ResultULA[26]~121_combout\ & (\PIP3|ULA|ShiftLeft0~144_combout\)) # 
-- (!\PIP3|EXMEM|ResultULA[26]~121_combout\ & ((\PIP3|ULA|ShiftLeft0~152_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[26]~120_combout\,
	datab => \PIP3|ULA|ShiftLeft0~144_combout\,
	datac => \PIP3|EXMEM|ResultULA[26]~121_combout\,
	datad => \PIP3|ULA|ShiftLeft0~152_combout\,
	combout => \PIP3|ULA|Mux60~8_combout\);

-- Location: LCCOMB_X72_Y24_N8
\PIP3|ULA|Mux60~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux60~10_combout\ = (\PIP3|EXMEM|ResultULA[4]~100_combout\ & (!\PIP3|EXMEM|ResultULA[4]~101_combout\)) # (!\PIP3|EXMEM|ResultULA[4]~100_combout\ & ((\PIP3|EXMEM|ResultULA[4]~101_combout\ & (\PIP3|ULA|Mux60~28_combout\ $ 
-- (\PIP3|MUX1|S[26]~6_combout\))) # (!\PIP3|EXMEM|ResultULA[4]~101_combout\ & (!\PIP3|ULA|Mux60~28_combout\ & !\PIP3|MUX1|S[26]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011001100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[4]~100_combout\,
	datab => \PIP3|EXMEM|ResultULA[4]~101_combout\,
	datac => \PIP3|ULA|Mux60~28_combout\,
	datad => \PIP3|MUX1|S[26]~6_combout\,
	combout => \PIP3|ULA|Mux60~10_combout\);

-- Location: LCCOMB_X69_Y20_N16
\PIP3|ULA|Mux60~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux60~13_combout\ = (\PIP3|MUX1|S[26]~6_combout\ & (((\PIP3|MUX2|S[26]~22_combout\ & \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\)) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\))) # (!\PIP3|MUX1|S[26]~6_combout\ & 
-- (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & ((\PIP3|MUX2|S[26]~22_combout\) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[26]~6_combout\,
	datab => \PIP3|MUX2|S[26]~22_combout\,
	datac => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datad => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux60~13_combout\);

-- Location: LCCOMB_X63_Y21_N20
\PIP3|ULA|ShiftLeft1~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~76_combout\ = (\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftLeft2~28_combout\)) # (!\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftLeft0~151_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft2~28_combout\,
	datab => \PIP3|ULA|Add0~2_combout\,
	datac => \PIP3|ULA|ShiftLeft0~151_combout\,
	combout => \PIP3|ULA|ShiftLeft1~76_combout\);

-- Location: LCCOMB_X66_Y17_N26
\PIP3|ULA|Mux60~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux60~15_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|EXMEM|ResultULA[26]~124_combout\ & (\PIP3|ULA|ShiftLeft1~69_combout\)) # (!\PIP3|EXMEM|ResultULA[26]~124_combout\ & ((\PIP3|ULA|ShiftLeft1~76_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft1~69_combout\,
	datab => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP3|ULA|ShiftLeft1~76_combout\,
	datad => \PIP3|EXMEM|ResultULA[26]~124_combout\,
	combout => \PIP3|ULA|Mux60~15_combout\);

-- Location: LCCOMB_X65_Y17_N4
\PIP3|ULA|Mux60~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux60~16_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & (((\PIP3|ULA|ShiftLeft2~20_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & (!\PIP3|MUX1|S[4]~31_combout\ & ((!\PIP3|ULA|ShiftLeft0~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[31]~0_combout\,
	datab => \PIP3|MUX1|S[4]~31_combout\,
	datac => \PIP3|ULA|ShiftLeft2~20_combout\,
	datad => \PIP3|ULA|ShiftLeft0~78_combout\,
	combout => \PIP3|ULA|Mux60~16_combout\);

-- Location: LCCOMB_X65_Y17_N22
\PIP3|ULA|Mux60~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux60~17_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & (((\PIP3|ULA|Mux60~16_combout\) # (\PIP3|ULA|ShiftRight0~50_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & (\PIP3|ULA|ShiftRight2~77_combout\ & (\PIP3|ULA|Mux60~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[31]~0_combout\,
	datab => \PIP3|ULA|ShiftRight2~77_combout\,
	datac => \PIP3|ULA|Mux60~16_combout\,
	datad => \PIP3|ULA|ShiftRight0~50_combout\,
	combout => \PIP3|ULA|Mux60~17_combout\);

-- Location: LCCOMB_X65_Y17_N16
\PIP3|ULA|Mux60~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux60~18_combout\ = (\PIP3|ULA|tmp~26_combout\ & ((\PIP3|ULA|Mux60~17_combout\ & ((\PIP3|MUX2|S[0]~0_combout\))) # (!\PIP3|ULA|Mux60~17_combout\ & (\PIP3|MUX2|S[31]~1_combout\)))) # (!\PIP3|ULA|tmp~26_combout\ & 
-- (((\PIP3|ULA|Mux60~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[31]~1_combout\,
	datab => \PIP3|MUX2|S[0]~0_combout\,
	datac => \PIP3|ULA|tmp~26_combout\,
	datad => \PIP3|ULA|Mux60~17_combout\,
	combout => \PIP3|ULA|Mux60~18_combout\);

-- Location: LCCOMB_X66_Y17_N20
\PIP3|ULA|Mux60~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux60~19_combout\ = (\PIP3|EXMEM|ResultULA[26]~124_combout\ & (\PIP3|ULA|ShiftLeft1~60_combout\)) # (!\PIP3|EXMEM|ResultULA[26]~124_combout\ & ((\PIP3|ULA|Mux60~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft1~60_combout\,
	datab => \PIP3|ULA|Mux60~18_combout\,
	datad => \PIP3|EXMEM|ResultULA[26]~124_combout\,
	combout => \PIP3|ULA|Mux60~19_combout\);

-- Location: LCCOMB_X66_Y17_N10
\PIP3|ULA|Mux60~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux60~20_combout\ = (\PIP3|EXMEM|ResultULA[26]~125_combout\ & (((\PIP3|ULA|Mux60~19_combout\)))) # (!\PIP3|EXMEM|ResultULA[26]~125_combout\ & ((\PIP3|MUX2|S[31]~17_combout\) # ((\PIP3|ULA|Mux60~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[31]~17_combout\,
	datab => \PIP3|EXMEM|ResultULA[26]~125_combout\,
	datac => \PIP3|ULA|Mux60~19_combout\,
	datad => \PIP3|ULA|Mux60~15_combout\,
	combout => \PIP3|ULA|Mux60~20_combout\);

-- Location: LCCOMB_X69_Y17_N26
\PIP3|ULA|ShiftLeft0~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~154_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftLeft2~27_combout\)) # (!\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftLeft0~153_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft2~27_combout\,
	datac => \PIP3|ULA|ShiftLeft0~153_combout\,
	datad => \PIP3|MUX1|S[1]~28_combout\,
	combout => \PIP3|ULA|ShiftLeft0~154_combout\);

-- Location: LCCOMB_X69_Y17_N16
\PIP3|ULA|Mux61~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux61~8_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|EXMEM|ResultULA[26]~121_combout\ & (\PIP3|ULA|ShiftLeft0~147_combout\)) # (!\PIP3|EXMEM|ResultULA[26]~121_combout\ & ((\PIP3|ULA|ShiftLeft0~154_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[26]~121_combout\,
	datab => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP3|ULA|ShiftLeft0~147_combout\,
	datad => \PIP3|ULA|ShiftLeft0~154_combout\,
	combout => \PIP3|ULA|Mux61~8_combout\);

-- Location: LCCOMB_X68_Y17_N2
\PIP3|ULA|Mux61~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux61~9_combout\ = (\PIP3|EXMEM|ResultULA[26]~121_combout\ & (\PIP3|ULA|ShiftLeft0~115_combout\)) # (!\PIP3|EXMEM|ResultULA[26]~121_combout\ & ((\PIP3|ULA|ShiftLeft0~138_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[26]~121_combout\,
	datac => \PIP3|ULA|ShiftLeft0~115_combout\,
	datad => \PIP3|ULA|ShiftLeft0~138_combout\,
	combout => \PIP3|ULA|Mux61~9_combout\);

-- Location: LCCOMB_X68_Y17_N4
\PIP3|ULA|Mux61~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux61~10_combout\ = (\PIP3|EXMEM|ResultULA[26]~120_combout\ & (((\PIP3|ULA|Mux61~9_combout\)))) # (!\PIP3|EXMEM|ResultULA[26]~120_combout\ & ((\PIP3|MUX2|S[31]~17_combout\) # ((\PIP3|ULA|Mux61~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[26]~120_combout\,
	datab => \PIP3|MUX2|S[31]~17_combout\,
	datac => \PIP3|ULA|Mux61~8_combout\,
	datad => \PIP3|ULA|Mux61~9_combout\,
	combout => \PIP3|ULA|Mux61~10_combout\);

-- Location: LCCOMB_X72_Y24_N30
\PIP3|ULA|Mux61~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux61~11_combout\ = (\PIP3|EXMEM|ResultULA[4]~100_combout\ & (!\PIP3|EXMEM|ResultULA[4]~101_combout\)) # (!\PIP3|EXMEM|ResultULA[4]~100_combout\ & ((\PIP3|EXMEM|ResultULA[4]~101_combout\ & (\PIP3|MUX1|S[27]~5_combout\ $ 
-- (\PIP3|ULA|Mux61~24_combout\))) # (!\PIP3|EXMEM|ResultULA[4]~101_combout\ & (!\PIP3|MUX1|S[27]~5_combout\ & !\PIP3|ULA|Mux61~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011001100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[4]~100_combout\,
	datab => \PIP3|EXMEM|ResultULA[4]~101_combout\,
	datac => \PIP3|MUX1|S[27]~5_combout\,
	datad => \PIP3|ULA|Mux61~24_combout\,
	combout => \PIP3|ULA|Mux61~11_combout\);

-- Location: LCCOMB_X68_Y21_N20
\PIP3|ULA|Mux61~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux61~12_combout\ = (\PIP3|ULA|Mux61~11_combout\ & (((\PIP3|ULA|Mux61~23_combout\) # (!\PIP3|EXMEM|ResultULA[26]~122_combout\)))) # (!\PIP3|ULA|Mux61~11_combout\ & (\PIP3|ULA|ShiftRight0~123_combout\ & 
-- ((\PIP3|EXMEM|ResultULA[26]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~123_combout\,
	datab => \PIP3|ULA|Mux61~23_combout\,
	datac => \PIP3|ULA|Mux61~11_combout\,
	datad => \PIP3|EXMEM|ResultULA[26]~122_combout\,
	combout => \PIP3|ULA|Mux61~12_combout\);

-- Location: LCCOMB_X72_Y19_N4
\PIP3|EXMEM|ResultULA[29]~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[29]~128_combout\ = (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\) # (\PIP3|MUX1|S[31]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datad => \PIP3|MUX1|S[31]~0_combout\,
	combout => \PIP3|EXMEM|ResultULA[29]~128_combout\);

-- Location: LCCOMB_X67_Y22_N12
\PIP3|ULA|cout~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~88_combout\ = \PIP3|MUX1|S[28]~4_combout\ $ (\PIP3|MUX2|S[28]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|MUX1|S[28]~4_combout\,
	datad => \PIP3|MUX2|S[28]~20_combout\,
	combout => \PIP3|ULA|cout~88_combout\);

-- Location: LCCOMB_X65_Y22_N24
\PIP3|ULA|Mux62~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux62~24_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|EXMEM|ResultULA[2]~86_combout\ & (\PIP3|ULA|ShiftLeft0~151_combout\)) # (!\PIP3|EXMEM|ResultULA[2]~86_combout\ & ((\PIP3|ULA|Mux62~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP3|EXMEM|ResultULA[2]~86_combout\,
	datac => \PIP3|ULA|ShiftLeft0~151_combout\,
	datad => \PIP3|ULA|Mux62~35_combout\,
	combout => \PIP3|ULA|Mux62~24_combout\);

-- Location: LCCOMB_X65_Y22_N2
\PIP3|ULA|Mux62~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux62~25_combout\ = (\PIP3|EXMEM|ResultULA[2]~86_combout\ & (\PIP3|ULA|ShiftLeft1~64_combout\)) # (!\PIP3|EXMEM|ResultULA[2]~86_combout\ & ((\PIP3|ULA|ShiftLeft1~90_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft1~64_combout\,
	datab => \PIP3|EXMEM|ResultULA[2]~86_combout\,
	datac => \PIP3|ULA|ShiftLeft1~90_combout\,
	combout => \PIP3|ULA|Mux62~25_combout\);

-- Location: LCCOMB_X65_Y22_N12
\PIP3|ULA|Mux62~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux62~26_combout\ = (\PIP3|EXMEM|ResultULA[2]~87_combout\ & (((\PIP3|ULA|Mux62~25_combout\)))) # (!\PIP3|EXMEM|ResultULA[2]~87_combout\ & ((\PIP3|ULA|Mux62~24_combout\) # ((\PIP3|MUX2|S[31]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux62~24_combout\,
	datab => \PIP3|EXMEM|ResultULA[2]~87_combout\,
	datac => \PIP3|MUX2|S[31]~17_combout\,
	datad => \PIP3|ULA|Mux62~25_combout\,
	combout => \PIP3|ULA|Mux62~26_combout\);

-- Location: LCCOMB_X66_Y23_N4
\PIP3|ULA|Mux63~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux63~24_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|EXMEM|ResultULA[2]~86_combout\ & ((\PIP3|ULA|ShiftLeft0~153_combout\))) # (!\PIP3|EXMEM|ResultULA[2]~86_combout\ & (\PIP3|ULA|Mux63~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[2]~86_combout\,
	datab => \PIP3|ULA|Mux63~33_combout\,
	datac => \PIP3|ULA|ShiftLeft0~153_combout\,
	datad => \PIP2|IDEX|OrigAALU~regout\,
	combout => \PIP3|ULA|Mux63~24_combout\);

-- Location: LCCOMB_X66_Y23_N26
\PIP3|ULA|Mux63~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux63~25_combout\ = (\PIP3|EXMEM|ResultULA[2]~86_combout\ & ((\PIP3|ULA|ShiftLeft1~67_combout\))) # (!\PIP3|EXMEM|ResultULA[2]~86_combout\ & (\PIP3|ULA|ShiftLeft1~92_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[2]~86_combout\,
	datab => \PIP3|ULA|ShiftLeft1~92_combout\,
	datad => \PIP3|ULA|ShiftLeft1~67_combout\,
	combout => \PIP3|ULA|Mux63~25_combout\);

-- Location: LCCOMB_X66_Y23_N20
\PIP3|ULA|Mux63~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux63~26_combout\ = (\PIP3|EXMEM|ResultULA[2]~87_combout\ & (((\PIP3|ULA|Mux63~25_combout\)))) # (!\PIP3|EXMEM|ResultULA[2]~87_combout\ & ((\PIP3|ULA|Mux63~24_combout\) # ((\PIP3|MUX2|S[31]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[2]~87_combout\,
	datab => \PIP3|ULA|Mux63~24_combout\,
	datac => \PIP3|MUX2|S[31]~17_combout\,
	datad => \PIP3|ULA|Mux63~25_combout\,
	combout => \PIP3|ULA|Mux63~26_combout\);

-- Location: LCCOMB_X69_Y17_N4
\PIP3|ULA|ShiftLeft1~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~78_combout\ = (\PIP3|ULA|Add0~2_combout\ & ((\PIP3|MUX1|S[0]~1_combout\ & (\PIP2|IDEX|saida2[27]~59_combout\)) # (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP2|IDEX|saida2[28]~60_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[27]~59_combout\,
	datab => \PIP3|MUX1|S[0]~1_combout\,
	datac => \PIP2|IDEX|saida2[28]~60_combout\,
	datad => \PIP3|ULA|Add0~2_combout\,
	combout => \PIP3|ULA|ShiftLeft1~78_combout\);

-- Location: LCCOMB_X63_Y21_N14
\PIP3|ULA|ShiftLeft1~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~79_combout\ = (!\PIP3|ULA|Add0~2_combout\ & ((\PIP3|MUX1|S[0]~1_combout\ & ((\PIP2|IDEX|saida2[29]~61_combout\))) # (!\PIP3|MUX1|S[0]~1_combout\ & (\PIP2|IDEX|saida2[30]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[0]~1_combout\,
	datab => \PIP2|IDEX|saida2[30]~62_combout\,
	datac => \PIP2|IDEX|saida2[29]~61_combout\,
	datad => \PIP3|ULA|Add0~2_combout\,
	combout => \PIP3|ULA|ShiftLeft1~79_combout\);

-- Location: LCCOMB_X63_Y21_N28
\PIP3|ULA|ShiftLeft1~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~80_combout\ = (\PIP3|ULA|Add0~4_combout\ & (\PIP3|ULA|ShiftLeft1~76_combout\)) # (!\PIP3|ULA|Add0~4_combout\ & (((\PIP3|ULA|ShiftLeft1~79_combout\) # (\PIP3|ULA|ShiftLeft1~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft1~76_combout\,
	datab => \PIP3|ULA|ShiftLeft1~79_combout\,
	datac => \PIP3|ULA|ShiftLeft1~78_combout\,
	datad => \PIP3|ULA|Add0~4_combout\,
	combout => \PIP3|ULA|ShiftLeft1~80_combout\);

-- Location: LCCOMB_X63_Y21_N10
\PIP3|ULA|ShiftLeft1~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~81_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|Add0~6_combout\ & ((\PIP3|ULA|ShiftLeft1~70_combout\))) # (!\PIP3|ULA|Add0~6_combout\ & (\PIP3|ULA|ShiftLeft1~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP3|ULA|ShiftLeft1~80_combout\,
	datac => \PIP3|ULA|Add0~6_combout\,
	datad => \PIP3|ULA|ShiftLeft1~70_combout\,
	combout => \PIP3|ULA|ShiftLeft1~81_combout\);

-- Location: LCCOMB_X66_Y21_N8
\PIP3|ULA|Mux64~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux64~0_combout\ = (\PIP3|ULA|Add0~8_combout\ & (((\PIP3|ULA|ShiftLeft1~49_combout\)))) # (!\PIP3|ULA|Add0~8_combout\ & ((\PIP3|MUX2|S[31]~17_combout\) # ((\PIP3|ULA|ShiftLeft1~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[31]~17_combout\,
	datab => \PIP3|ULA|Add0~8_combout\,
	datac => \PIP3|ULA|ShiftLeft1~81_combout\,
	datad => \PIP3|ULA|ShiftLeft1~49_combout\,
	combout => \PIP3|ULA|Mux64~0_combout\);

-- Location: LCCOMB_X66_Y21_N30
\PIP3|ULA|Mux64~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux64~1_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & ((\PIP3|ULA|Mux64~0_combout\))) # (!\PIP3|MUX1|S[31]~0_combout\ & (\PIP3|ULA|ShiftRight0~134_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftRight0~134_combout\,
	datac => \PIP3|ULA|Mux64~0_combout\,
	datad => \PIP3|MUX1|S[31]~0_combout\,
	combout => \PIP3|ULA|Mux64~1_combout\);

-- Location: LCCOMB_X69_Y22_N2
\PIP3|ULA|Mux64~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux64~2_combout\ = (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (\PIP3|ULA|Mux64~1_combout\ & !\PIP3|ULA|tmp~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|Mux64~1_combout\,
	datad => \PIP3|ULA|tmp~19_combout\,
	combout => \PIP3|ULA|Mux64~2_combout\);

-- Location: LCCOMB_X67_Y24_N0
\PIP3|ULA|Mux64~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux64~3_combout\ = (\PIP3|ULA|Add0~8_combout\ & (((\PIP3|ULA|ShiftLeft2~26_combout\)))) # (!\PIP3|ULA|Add0~8_combout\ & ((\PIP3|ULA|ShiftLeft1~81_combout\) # ((\PIP3|MUX2|S[31]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft1~81_combout\,
	datab => \PIP3|MUX2|S[31]~17_combout\,
	datac => \PIP3|ULA|Add0~8_combout\,
	datad => \PIP3|ULA|ShiftLeft2~26_combout\,
	combout => \PIP3|ULA|Mux64~3_combout\);

-- Location: LCCOMB_X67_Y24_N10
\PIP3|ULA|Mux64~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux64~4_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & ((\PIP3|ULA|ShiftRight0~50_combout\ & (\PIP3|MUX2|S[0]~0_combout\)) # (!\PIP3|ULA|ShiftRight0~50_combout\ & ((\PIP3|ULA|Mux64~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[0]~0_combout\,
	datab => \PIP3|ULA|ShiftRight0~50_combout\,
	datac => \PIP3|MUX1|S[31]~0_combout\,
	datad => \PIP3|ULA|Mux64~3_combout\,
	combout => \PIP3|ULA|Mux64~4_combout\);

-- Location: LCCOMB_X67_Y24_N24
\PIP3|ULA|Mux64~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux64~5_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|ShiftLeft0~80_combout\ & (\PIP2|IDEX|saida2[31]~63_combout\)) # (!\PIP3|ULA|ShiftLeft0~80_combout\ & ((\PIP2|IDEX|saida2[30]~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP2|IDEX|saida2[31]~63_combout\,
	datac => \PIP3|ULA|ShiftLeft0~80_combout\,
	datad => \PIP2|IDEX|saida2[30]~62_combout\,
	combout => \PIP3|ULA|Mux64~5_combout\);

-- Location: LCCOMB_X67_Y24_N18
\PIP3|ULA|Mux64~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux64~6_combout\ = (\PIP3|ULA|Mux64~4_combout\) # ((!\PIP3|MUX1|S[31]~0_combout\ & ((\PIP3|ULA|Mux64~5_combout\) # (\PIP3|MUX2|S[31]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux64~5_combout\,
	datab => \PIP3|MUX2|S[31]~17_combout\,
	datac => \PIP3|MUX1|S[31]~0_combout\,
	datad => \PIP3|ULA|Mux64~4_combout\,
	combout => \PIP3|ULA|Mux64~6_combout\);

-- Location: LCCOMB_X69_Y22_N0
\PIP3|ULA|Mux64~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux64~7_combout\ = (\PIP3|ULA|Mux37~0_combout\ & ((\PIP3|ULA|Mux64~2_combout\) # ((!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & \PIP3|ULA|Mux64~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux37~0_combout\,
	datab => \PIP3|ULA|Mux64~2_combout\,
	datac => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datad => \PIP3|ULA|Mux64~6_combout\,
	combout => \PIP3|ULA|Mux64~7_combout\);

-- Location: LCCOMB_X74_Y21_N6
\PIP3|ULA|Mux64~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux64~8_combout\ = (!\PIP3|MUX1|S[30]~2_combout\ & (!\PIP3|MUX2|S[30]~18_combout\ & (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & !\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[30]~2_combout\,
	datab => \PIP3|MUX2|S[30]~18_combout\,
	datac => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datad => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux64~8_combout\);

-- Location: LCCOMB_X68_Y24_N10
\PIP3|ULA|ShiftLeft0~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~158_combout\ = (\PIP3|MUX1|S[0]~1_combout\ & ((\PIP3|MUX1|S[1]~28_combout\ & ((\PIP2|IDEX|saida2[27]~59_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (\PIP2|IDEX|saida2[29]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[1]~28_combout\,
	datab => \PIP3|MUX1|S[0]~1_combout\,
	datac => \PIP2|IDEX|saida2[29]~61_combout\,
	datad => \PIP2|IDEX|saida2[27]~59_combout\,
	combout => \PIP3|ULA|ShiftLeft0~158_combout\);

-- Location: LCCOMB_X74_Y19_N14
\PIP3|ULA|Mux64~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux64~14_combout\ = (\PIP3|MUX2|S[30]~18_combout\ & (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ $ (((\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & !\PIP3|MUX1|S[30]~2_combout\))))) # (!\PIP3|MUX2|S[30]~18_combout\ & (\PIP3|MUX1|S[30]~2_combout\ & 
-- (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ $ (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datab => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datac => \PIP3|MUX2|S[30]~18_combout\,
	datad => \PIP3|MUX1|S[30]~2_combout\,
	combout => \PIP3|ULA|Mux64~14_combout\);

-- Location: LCCOMB_X69_Y17_N30
\PIP3|ULA|ShiftLeft1~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~82_combout\ = (!\PIP3|ULA|Add0~2_combout\ & ((\PIP3|MUX1|S[0]~1_combout\ & ((\PIP2|IDEX|saida2[30]~62_combout\))) # (!\PIP3|MUX1|S[0]~1_combout\ & (\PIP2|IDEX|saida2[31]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[31]~63_combout\,
	datab => \PIP2|IDEX|saida2[30]~62_combout\,
	datac => \PIP3|MUX1|S[0]~1_combout\,
	datad => \PIP3|ULA|Add0~2_combout\,
	combout => \PIP3|ULA|ShiftLeft1~82_combout\);

-- Location: LCCOMB_X69_Y17_N8
\PIP3|ULA|ShiftLeft1~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~83_combout\ = (\PIP3|ULA|Add0~2_combout\ & ((\PIP3|MUX1|S[0]~1_combout\ & (\PIP2|IDEX|saida2[28]~60_combout\)) # (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP2|IDEX|saida2[29]~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[0]~1_combout\,
	datab => \PIP3|ULA|Add0~2_combout\,
	datac => \PIP2|IDEX|saida2[28]~60_combout\,
	datad => \PIP2|IDEX|saida2[29]~61_combout\,
	combout => \PIP3|ULA|ShiftLeft1~83_combout\);

-- Location: LCCOMB_X69_Y17_N18
\PIP3|ULA|ShiftLeft1~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~84_combout\ = (\PIP3|ULA|Add0~4_combout\ & (\PIP3|ULA|ShiftLeft1~77_combout\)) # (!\PIP3|ULA|Add0~4_combout\ & (((\PIP3|ULA|ShiftLeft1~82_combout\) # (\PIP3|ULA|ShiftLeft1~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft1~77_combout\,
	datab => \PIP3|ULA|ShiftLeft1~82_combout\,
	datac => \PIP3|ULA|ShiftLeft1~83_combout\,
	datad => \PIP3|ULA|Add0~4_combout\,
	combout => \PIP3|ULA|ShiftLeft1~84_combout\);

-- Location: LCCOMB_X69_Y17_N20
\PIP3|ULA|ShiftLeft1~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~85_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|Add0~6_combout\ & ((\PIP3|ULA|ShiftLeft1~73_combout\))) # (!\PIP3|ULA|Add0~6_combout\ & (\PIP3|ULA|ShiftLeft1~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP3|ULA|ShiftLeft1~84_combout\,
	datac => \PIP3|ULA|ShiftLeft1~73_combout\,
	datad => \PIP3|ULA|Add0~6_combout\,
	combout => \PIP3|ULA|ShiftLeft1~85_combout\);

-- Location: LCCOMB_X69_Y23_N8
\PIP3|ULA|ShiftLeft1~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~86_combout\ = (\PIP3|ULA|Add0~8_combout\ & (\PIP3|ULA|ShiftLeft1~53_combout\)) # (!\PIP3|ULA|Add0~8_combout\ & (((\PIP3|ULA|ShiftLeft1~85_combout\) # (\PIP3|MUX2|S[31]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft1~53_combout\,
	datab => \PIP3|ULA|ShiftLeft1~85_combout\,
	datac => \PIP3|MUX2|S[31]~17_combout\,
	datad => \PIP3|ULA|Add0~8_combout\,
	combout => \PIP3|ULA|ShiftLeft1~86_combout\);

-- Location: LCCOMB_X69_Y23_N14
\PIP3|ULA|Mux65~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux65~0_combout\ = (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (\PIP3|ULA|ShiftLeft1~86_combout\)) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & ((\PIP3|ULA|ShiftRight0~50_combout\ & ((\PIP3|MUX2|S[0]~0_combout\))) # 
-- (!\PIP3|ULA|ShiftRight0~50_combout\ & (\PIP3|ULA|ShiftLeft1~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datab => \PIP3|ULA|ShiftLeft1~86_combout\,
	datac => \PIP3|MUX2|S[0]~0_combout\,
	datad => \PIP3|ULA|ShiftRight0~50_combout\,
	combout => \PIP3|ULA|Mux65~0_combout\);

-- Location: LCCOMB_X74_Y23_N20
\PIP3|ULA|Mux65~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux65~1_combout\ = (\PIP3|ULA|Mux37~0_combout\ & ((!\PIP3|ULA|tmp~38_combout\) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux37~0_combout\,
	datab => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|tmp~38_combout\,
	combout => \PIP3|ULA|Mux65~1_combout\);

-- Location: LCCOMB_X70_Y23_N26
\PIP3|ULA|Mux65~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux65~2_combout\ = (\PIP3|ULA|Mux65~1_combout\ & ((\PIP3|MUX1|S[31]~0_combout\ & ((\PIP3|ULA|Mux65~0_combout\))) # (!\PIP3|MUX1|S[31]~0_combout\ & (\PIP3|MUX2|S[31]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[31]~1_combout\,
	datab => \PIP3|MUX1|S[31]~0_combout\,
	datac => \PIP3|ULA|Mux65~1_combout\,
	datad => \PIP3|ULA|Mux65~0_combout\,
	combout => \PIP3|ULA|Mux65~2_combout\);

-- Location: LCCOMB_X69_Y22_N12
\PIP3|ULA|tmp~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|tmp~36_combout\ = \PIP3|MUX2|S[31]~1_combout\ $ (\PIP3|MUX1|S[31]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|MUX2|S[31]~1_combout\,
	datad => \PIP3|MUX1|S[31]~0_combout\,
	combout => \PIP3|ULA|tmp~36_combout\);

-- Location: LCCOMB_X69_Y17_N10
\PIP3|ULA|ShiftLeft0~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~163_combout\ = (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP3|MUX1|S[1]~28_combout\ & ((\PIP2|IDEX|saida2[29]~61_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (\PIP2|IDEX|saida2[31]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[1]~28_combout\,
	datab => \PIP3|MUX1|S[0]~1_combout\,
	datac => \PIP2|IDEX|saida2[31]~63_combout\,
	datad => \PIP2|IDEX|saida2[29]~61_combout\,
	combout => \PIP3|ULA|ShiftLeft0~163_combout\);

-- Location: LCCOMB_X69_Y17_N28
\PIP3|ULA|ShiftLeft0~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~164_combout\ = (\PIP3|MUX1|S[0]~1_combout\ & ((\PIP3|MUX1|S[1]~28_combout\ & ((\PIP2|IDEX|saida2[28]~60_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (\PIP2|IDEX|saida2[30]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[0]~1_combout\,
	datab => \PIP2|IDEX|saida2[30]~62_combout\,
	datac => \PIP2|IDEX|saida2[28]~60_combout\,
	datad => \PIP3|MUX1|S[1]~28_combout\,
	combout => \PIP3|ULA|ShiftLeft0~164_combout\);

-- Location: LCCOMB_X70_Y17_N22
\PIP3|ULA|ShiftLeft0~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~165_combout\ = (\PIP3|MUX1|S[2]~29_combout\ & (((\PIP3|ULA|ShiftLeft0~154_combout\)))) # (!\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|ULA|ShiftLeft0~163_combout\) # ((\PIP3|ULA|ShiftLeft0~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~163_combout\,
	datab => \PIP3|ULA|ShiftLeft0~164_combout\,
	datac => \PIP3|MUX1|S[2]~29_combout\,
	datad => \PIP3|ULA|ShiftLeft0~154_combout\,
	combout => \PIP3|ULA|ShiftLeft0~165_combout\);

-- Location: LCCOMB_X70_Y17_N12
\PIP3|ULA|ShiftLeft0~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~166_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|MUX1|S[3]~30_combout\ & ((\PIP3|ULA|ShiftLeft0~148_combout\))) # (!\PIP3|MUX1|S[3]~30_combout\ & (\PIP3|ULA|ShiftLeft0~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[3]~30_combout\,
	datab => \PIP3|ULA|ShiftLeft0~165_combout\,
	datac => \PIP2|IDEX|OrigAALU~regout\,
	datad => \PIP3|ULA|ShiftLeft0~148_combout\,
	combout => \PIP3|ULA|ShiftLeft0~166_combout\);

-- Location: LCCOMB_X70_Y22_N22
\PIP3|ULA|Mux65~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux65~6_combout\ = (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (\PIP3|MUX1|S[31]~0_combout\ & (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & \PIP3|MUX2|S[31]~1_combout\))) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & 
-- ((\PIP3|MUX1|S[31]~0_combout\) # ((\PIP3|MUX2|S[31]~1_combout\) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datab => \PIP3|MUX1|S[31]~0_combout\,
	datac => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datad => \PIP3|MUX2|S[31]~1_combout\,
	combout => \PIP3|ULA|Mux65~6_combout\);

-- Location: LCCOMB_X85_Y20_N28
\PIP1|PCatualaux2[3]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[3]~30_combout\ = (\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP2|IDEX|PCbranch\(3))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP1|IFID|PC4OUT\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|PCbranch\(3),
	datab => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datac => \PIP1|IFID|PC4OUT\(3),
	combout => \PIP1|PCatualaux2[3]~30_combout\);

-- Location: LCCOMB_X77_Y20_N0
\PIP1|PCatualaux2[2]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[2]~31_combout\ = (\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP2|IDEX|PCbranch\(2)))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (!\PIP1|IFID|PCatualOUT[2]~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datab => \PIP1|IFID|PCatualOUT[2]~_Duplicate_1_regout\,
	datad => \PIP2|IDEX|PCbranch\(2),
	combout => \PIP1|PCatualaux2[2]~31_combout\);

-- Location: LCCOMB_X77_Y22_N10
\PIP1|PCatualaux2[4]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[4]~32_combout\ = (\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP2|IDEX|PCbranch\(4))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP1|IFID|PC4OUT\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|PCbranch\(4),
	datac => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datad => \PIP1|IFID|PC4OUT\(4),
	combout => \PIP1|PCatualaux2[4]~32_combout\);

-- Location: LCCOMB_X80_Y20_N26
\PIP1|PCatualaux2[6]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[6]~34_combout\ = (\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP2|IDEX|PCbranch\(6)))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP1|IFID|PC4OUT\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(6),
	datab => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datad => \PIP2|IDEX|PCbranch\(6),
	combout => \PIP1|PCatualaux2[6]~34_combout\);

-- Location: LCCOMB_X74_Y21_N0
\PIP2|imm32[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|imm32[5]~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(5)) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(10) & \PIP2|CTRL|Mux5~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(5),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(10),
	datad => \PIP2|CTRL|Mux5~2_combout\,
	combout => \PIP2|imm32[5]~5_combout\);

-- Location: LCCOMB_X81_Y22_N28
\PIP1|PCatualaux2[9]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[9]~37_combout\ = (\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP2|IDEX|PCbranch\(9)))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP1|IFID|PC4OUT\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(9),
	datab => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datad => \PIP2|IDEX|PCbranch\(9),
	combout => \PIP1|PCatualaux2[9]~37_combout\);

-- Location: LCFF_X83_Y19_N9
\PIP2|IDEX|EscreveMem\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|CTRL|Mux9~0_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|EscreveMem~regout\);

-- Location: LCCOMB_X75_Y22_N18
\PIP1|PCatualaux2[10]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[10]~38_combout\ = (\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP2|IDEX|PCbranch\(10))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP1|IFID|PC4OUT\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|PCbranch\(10),
	datac => \PIP1|IFID|PC4OUT\(10),
	datad => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	combout => \PIP1|PCatualaux2[10]~38_combout\);

-- Location: LCCOMB_X77_Y21_N12
\PIP2|imm32[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|imm32[9]~9_combout\ = (\PIP2|CTRL|Mux5~2_combout\ & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(10)))) # (!\PIP2|CTRL|Mux5~2_combout\ & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(9),
	datac => \PIP2|CTRL|Mux5~2_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(10),
	combout => \PIP2|imm32[9]~9_combout\);

-- Location: LCCOMB_X77_Y20_N16
\PIP1|PCatualaux2[12]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[12]~40_combout\ = (\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP2|IDEX|PCbranch\(12))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP1|IFID|PC4OUT\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datab => \PIP2|IDEX|PCbranch\(12),
	datad => \PIP1|IFID|PC4OUT\(12),
	combout => \PIP1|PCatualaux2[12]~40_combout\);

-- Location: LCCOMB_X80_Y20_N2
\PIP1|PCatualaux2[15]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[15]~43_combout\ = (\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP2|IDEX|PCbranch\(15))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP1|IFID|PC4OUT\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datac => \PIP2|IDEX|PCbranch\(15),
	datad => \PIP1|IFID|PC4OUT\(15),
	combout => \PIP1|PCatualaux2[15]~43_combout\);

-- Location: LCCOMB_X78_Y19_N8
\PIP1|PCatualaux2[17]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[17]~45_combout\ = (\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP2|IDEX|PCbranch\(17)))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP1|IFID|PC4OUT\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datac => \PIP1|IFID|PC4OUT\(17),
	datad => \PIP2|IDEX|PCbranch\(17),
	combout => \PIP1|PCatualaux2[17]~45_combout\);

-- Location: LCCOMB_X79_Y18_N6
\PIP1|PCatualaux2[18]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[18]~46_combout\ = (\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP2|IDEX|PCbranch\(18))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP1|IFID|PC4OUT\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|PCbranch\(18),
	datab => \PIP1|IFID|PC4OUT\(18),
	datad => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	combout => \PIP1|PCatualaux2[18]~46_combout\);

-- Location: LCCOMB_X81_Y19_N26
\PIP1|PCatualaux2[20]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[20]~48_combout\ = (\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP2|IDEX|PCbranch\(20)))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP1|IFID|PC4OUT\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datab => \PIP1|IFID|PC4OUT\(20),
	datad => \PIP2|IDEX|PCbranch\(20),
	combout => \PIP1|PCatualaux2[20]~48_combout\);

-- Location: LCCOMB_X77_Y19_N22
\PIP1|PCatualaux2[21]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[21]~49_combout\ = (\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP2|IDEX|PCbranch\(21))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP1|IFID|PC4OUT\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|PCbranch\(21),
	datab => \PIP1|IFID|PC4OUT\(21),
	datad => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	combout => \PIP1|PCatualaux2[21]~49_combout\);

-- Location: LCCOMB_X75_Y21_N26
\PIP1|PCatualaux2[22]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[22]~50_combout\ = (\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP2|IDEX|PCbranch\(22))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP1|IFID|PC4OUT\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datab => \PIP2|IDEX|PCbranch\(22),
	datad => \PIP1|IFID|PC4OUT\(22),
	combout => \PIP1|PCatualaux2[22]~50_combout\);

-- Location: LCCOMB_X78_Y19_N14
\PIP1|PCatualaux2[23]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[23]~51_combout\ = (\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP2|IDEX|PCbranch\(23)))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP1|IFID|PC4OUT\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(23),
	datab => \PIP2|IDEX|PCbranch\(23),
	datad => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	combout => \PIP1|PCatualaux2[23]~51_combout\);

-- Location: LCCOMB_X79_Y23_N2
\PIP1|PCatualaux2[25]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[25]~53_combout\ = (\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP2|IDEX|PCbranch\(25))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP1|IFID|PC4OUT\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|PCbranch\(25),
	datac => \PIP1|IFID|PC4OUT\(25),
	datad => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	combout => \PIP1|PCatualaux2[25]~53_combout\);

-- Location: LCCOMB_X83_Y19_N8
\PIP2|CTRL|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|CTRL|Mux9~0_combout\ = (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(30) & (\PIP2|CTRL|Mux0~0_combout\ & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(29) & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(30),
	datab => \PIP2|CTRL|Mux0~0_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(29),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(28),
	combout => \PIP2|CTRL|Mux9~0_combout\);

-- Location: LCCOMB_X83_Y19_N12
\PIP2|CTRL|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|CTRL|Mux0~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(26) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(29) & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(31)))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(26) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(31) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(29)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(26),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(29),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(31),
	combout => \PIP2|CTRL|Mux0~1_combout\);

-- Location: LCCOMB_X69_Y24_N6
\PIP3|ULA|Mux38~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux38~16_combout\ = (!\PIP3|MUX1|S[2]~29_combout\ & (!\PIP3|MUX1|S[3]~30_combout\ & (!\PIP3|ULA|ShiftLeft0~78_combout\ & !\PIP3|MUX1|S[1]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[2]~29_combout\,
	datab => \PIP3|MUX1|S[3]~30_combout\,
	datac => \PIP3|ULA|ShiftLeft0~78_combout\,
	datad => \PIP3|MUX1|S[1]~28_combout\,
	combout => \PIP3|ULA|Mux38~16_combout\);

-- Location: LCCOMB_X67_Y25_N22
\PIP3|ULA|ShiftRight1~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~85_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & ((\PIP2|IDEX|signImm\(15)))) # (!\PIP2|IDEX|OrigAALU~regout\ & (\PIP3|ULA|ShiftRight1~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP3|ULA|ShiftRight1~54_combout\,
	datac => \PIP2|IDEX|signImm\(15),
	combout => \PIP3|ULA|ShiftRight1~85_combout\);

-- Location: LCCOMB_X63_Y18_N10
\PIP3|ULA|ShiftRight0~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~136_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|ShiftRight1~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|signImm\(15),
	datac => \PIP2|IDEX|OrigAALU~regout\,
	datad => \PIP3|ULA|ShiftRight1~83_combout\,
	combout => \PIP3|ULA|ShiftRight0~136_combout\);

-- Location: LCCOMB_X67_Y25_N20
\PIP3|ULA|ShiftRight0~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~137_combout\ = (!\PIP3|ULA|Add0~4_combout\ & ((\PIP2|IDEX|OrigAALU~regout\ & ((\PIP2|IDEX|signImm\(15)))) # (!\PIP2|IDEX|OrigAALU~regout\ & (\PIP3|ULA|ShiftRight0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~93_combout\,
	datab => \PIP3|ULA|Add0~4_combout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP2|IDEX|OrigAALU~regout\,
	combout => \PIP3|ULA|ShiftRight0~137_combout\);

-- Location: LCCOMB_X62_Y20_N18
\PIP3|ULA|ShiftRight1~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~90_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & ((\PIP2|IDEX|signImm\(15)))) # (!\PIP2|IDEX|OrigAALU~regout\ & (\PIP3|ULA|ShiftRight1~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP3|ULA|ShiftRight1~68_combout\,
	datad => \PIP2|IDEX|signImm\(15),
	combout => \PIP3|ULA|ShiftRight1~90_combout\);

-- Location: LCCOMB_X71_Y19_N6
\PIP3|ULA|Mux50~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux50~21_combout\ = (!\PIP3|ULA|ShiftLeft0~75_combout\ & (!\PIP3|ULA|ShiftLeft0~77_combout\ & (!\PIP3|ULA|ShiftLeft0~74_combout\ & \PIP3|ULA|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~75_combout\,
	datab => \PIP3|ULA|ShiftLeft0~77_combout\,
	datac => \PIP3|ULA|ShiftLeft0~74_combout\,
	datad => \PIP3|ULA|Mux0~0_combout\,
	combout => \PIP3|ULA|Mux50~21_combout\);

-- Location: LCCOMB_X71_Y25_N26
\PIP3|ULA|ShiftRight0~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~140_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|OrigAALU~regout\ & (((\PIP3|ULA|ShiftRight0~109_combout\) # (\PIP3|ULA|ShiftRight0~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP2|IDEX|signImm\(15),
	datac => \PIP3|ULA|ShiftRight0~109_combout\,
	datad => \PIP3|ULA|ShiftRight0~110_combout\,
	combout => \PIP3|ULA|ShiftRight0~140_combout\);

-- Location: LCCOMB_X72_Y24_N22
\PIP3|ULA|Mux49~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux49~21_combout\ = (\PIP3|MUX1|S[5]~27_combout\) # ((\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[5]~27_combout\,
	datac => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datad => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux49~21_combout\);

-- Location: LCCOMB_X71_Y19_N20
\PIP3|ULA|Mux49~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux49~22_combout\ = (!\PIP3|ULA|ShiftLeft0~75_combout\ & (\PIP3|ULA|Mux55~0_combout\ & (!\PIP3|ULA|ShiftLeft0~74_combout\ & !\PIP3|ULA|ShiftLeft0~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~75_combout\,
	datab => \PIP3|ULA|Mux55~0_combout\,
	datac => \PIP3|ULA|ShiftLeft0~74_combout\,
	datad => \PIP3|ULA|ShiftLeft0~77_combout\,
	combout => \PIP3|ULA|Mux49~22_combout\);

-- Location: LCCOMB_X63_Y20_N22
\PIP3|ULA|ShiftRight0~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~141_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|OrigAALU~regout\ & (((\PIP3|ULA|ShiftRight0~114_combout\) # (\PIP3|ULA|ShiftRight0~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP2|IDEX|signImm\(15),
	datac => \PIP3|ULA|ShiftRight0~114_combout\,
	datad => \PIP3|ULA|ShiftRight0~115_combout\,
	combout => \PIP3|ULA|ShiftRight0~141_combout\);

-- Location: LCCOMB_X63_Y22_N4
\PIP3|ULA|ShiftRight1~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~93_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|ShiftRight1~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP3|ULA|ShiftRight1~75_combout\,
	combout => \PIP3|ULA|ShiftRight1~93_combout\);

-- Location: LCCOMB_X63_Y21_N4
\PIP3|ULA|ShiftRight2~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~73_combout\ = (\PIP3|ULA|ShiftRight2~60_combout\) # ((\PIP2|IDEX|signImm\(15) & \PIP2|IDEX|OrigAALU~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|signImm\(15),
	datac => \PIP3|ULA|ShiftRight2~60_combout\,
	datad => \PIP2|IDEX|OrigAALU~regout\,
	combout => \PIP3|ULA|ShiftRight2~73_combout\);

-- Location: LCCOMB_X67_Y25_N26
\PIP3|ULA|ShiftRight0~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~142_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|ShiftRight0~118_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP2|IDEX|signImm\(15),
	datac => \PIP3|ULA|ShiftRight0~118_combout\,
	combout => \PIP3|ULA|ShiftRight0~142_combout\);

-- Location: LCCOMB_X67_Y25_N0
\PIP3|ULA|ShiftRight0~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~143_combout\ = (!\PIP3|ULA|Add0~6_combout\ & ((\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|ShiftRight0~119_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP2|IDEX|signImm\(15),
	datac => \PIP3|ULA|Add0~6_combout\,
	datad => \PIP3|ULA|ShiftRight0~119_combout\,
	combout => \PIP3|ULA|ShiftRight0~143_combout\);

-- Location: LCCOMB_X63_Y18_N22
\PIP3|ULA|ShiftRight0~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~145_combout\ = (!\PIP3|ULA|Add0~6_combout\ & ((\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|ShiftRight0~53_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP2|IDEX|signImm\(15),
	datac => \PIP3|ULA|Add0~6_combout\,
	datad => \PIP3|ULA|ShiftRight0~53_combout\,
	combout => \PIP3|ULA|ShiftRight0~145_combout\);

-- Location: LCCOMB_X68_Y24_N0
\PIP3|ULA|ShiftRight2~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~76_combout\ = (\PIP3|ULA|ShiftRight2~63_combout\) # ((\PIP2|IDEX|signImm\(15) & \PIP2|IDEX|OrigAALU~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|signImm\(15),
	datac => \PIP3|ULA|ShiftRight2~63_combout\,
	datad => \PIP2|IDEX|OrigAALU~regout\,
	combout => \PIP3|ULA|ShiftRight2~76_combout\);

-- Location: LCCOMB_X63_Y21_N26
\PIP3|ULA|ShiftLeft1~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~87_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|ShiftLeft1~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP3|ULA|ShiftLeft1~70_combout\,
	combout => \PIP3|ULA|ShiftLeft1~87_combout\);

-- Location: LCCOMB_X63_Y18_N24
\PIP3|ULA|ShiftLeft0~171\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~171_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|ShiftLeft0~145_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|signImm\(15),
	datac => \PIP2|IDEX|OrigAALU~regout\,
	datad => \PIP3|ULA|ShiftLeft0~145_combout\,
	combout => \PIP3|ULA|ShiftLeft0~171_combout\);

-- Location: LCCOMB_X68_Y18_N10
\PIP3|ULA|Mux56~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux56~13_combout\ = (!\PIP3|ULA|Mux46~2_combout\ & ((\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|ULA|ShiftLeft0~91_combout\))) # (!\PIP3|MUX1|S[2]~29_combout\ & (\PIP3|ULA|ShiftLeft0~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[2]~29_combout\,
	datab => \PIP3|ULA|ShiftLeft0~92_combout\,
	datac => \PIP3|ULA|ShiftLeft0~91_combout\,
	datad => \PIP3|ULA|Mux46~2_combout\,
	combout => \PIP3|ULA|Mux56~13_combout\);

-- Location: LCCOMB_X70_Y17_N30
\PIP3|ULA|ShiftLeft1~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~88_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|ShiftLeft1~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|signImm\(15),
	datac => \PIP2|IDEX|OrigAALU~regout\,
	datad => \PIP3|ULA|ShiftLeft1~73_combout\,
	combout => \PIP3|ULA|ShiftLeft1~88_combout\);

-- Location: LCCOMB_X68_Y21_N6
\PIP3|ULA|Mux58~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux58~24_combout\ = (!\PIP3|ULA|ShiftLeft0~75_combout\ & (\PIP3|ULA|Mux58~9_combout\ & (!\PIP3|ULA|ShiftLeft0~77_combout\ & !\PIP3|ULA|ShiftLeft0~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~75_combout\,
	datab => \PIP3|ULA|Mux58~9_combout\,
	datac => \PIP3|ULA|ShiftLeft0~77_combout\,
	datad => \PIP3|ULA|ShiftLeft0~74_combout\,
	combout => \PIP3|ULA|Mux58~24_combout\);

-- Location: LCCOMB_X69_Y20_N30
\PIP3|ULA|Mux58~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux58~25_combout\ = (\PIP3|MUX2|S[24]~24_combout\) # ((\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datac => \PIP3|MUX2|S[24]~24_combout\,
	datad => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux58~25_combout\);

-- Location: LCCOMB_X65_Y17_N14
\PIP3|ULA|ShiftLeft1~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~89_combout\ = (\PIP3|ULA|ShiftLeft1~63_combout\) # ((\PIP2|IDEX|signImm\(15) & \PIP2|IDEX|OrigAALU~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|signImm\(15),
	datac => \PIP2|IDEX|OrigAALU~regout\,
	datad => \PIP3|ULA|ShiftLeft1~63_combout\,
	combout => \PIP3|ULA|ShiftLeft1~89_combout\);

-- Location: LCCOMB_X63_Y17_N2
\PIP3|ULA|ShiftLeft1~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~90_combout\ = (\PIP3|ULA|ShiftLeft1~74_combout\) # ((\PIP2|IDEX|OrigAALU~regout\ & \PIP2|IDEX|signImm\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP3|ULA|ShiftLeft1~74_combout\,
	combout => \PIP3|ULA|ShiftLeft1~90_combout\);

-- Location: LCCOMB_X70_Y20_N6
\PIP3|ULA|Mux59~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux59~18_combout\ = (\PIP3|ULA|Mux59~7_combout\ & (!\PIP3|ULA|ShiftLeft0~74_combout\ & (!\PIP3|ULA|ShiftLeft0~75_combout\ & !\PIP3|ULA|ShiftLeft0~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux59~7_combout\,
	datab => \PIP3|ULA|ShiftLeft0~74_combout\,
	datac => \PIP3|ULA|ShiftLeft0~75_combout\,
	datad => \PIP3|ULA|ShiftLeft0~77_combout\,
	combout => \PIP3|ULA|Mux59~18_combout\);

-- Location: LCCOMB_X66_Y17_N14
\PIP3|ULA|ShiftLeft1~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~91_combout\ = (\PIP3|ULA|ShiftLeft1~66_combout\) # ((\PIP2|IDEX|OrigAALU~regout\ & \PIP2|IDEX|signImm\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP3|ULA|ShiftLeft1~66_combout\,
	combout => \PIP3|ULA|ShiftLeft1~91_combout\);

-- Location: LCCOMB_X66_Y17_N24
\PIP3|ULA|ShiftLeft1~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~92_combout\ = (\PIP3|ULA|ShiftLeft1~75_combout\) # ((\PIP2|IDEX|OrigAALU~regout\ & \PIP2|IDEX|signImm\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP3|ULA|ShiftLeft1~75_combout\,
	combout => \PIP3|ULA|ShiftLeft1~92_combout\);

-- Location: LCCOMB_X70_Y18_N2
\PIP3|ULA|Mux60~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux60~26_combout\ = (\PIP3|EXMEM|ResultULA[26]~120_combout\ & (((\PIP3|ULA|Mux60~8_combout\)))) # (!\PIP3|EXMEM|ResultULA[26]~120_combout\ & ((\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|OrigAALU~regout\ & 
-- ((\PIP3|ULA|Mux60~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|signImm\(15),
	datab => \PIP3|EXMEM|ResultULA[26]~120_combout\,
	datac => \PIP3|ULA|Mux60~8_combout\,
	datad => \PIP2|IDEX|OrigAALU~regout\,
	combout => \PIP3|ULA|Mux60~26_combout\);

-- Location: LCCOMB_X72_Y24_N24
\PIP3|ULA|Mux60~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux60~28_combout\ = (\PIP3|MUX2|S[26]~22_combout\) # ((\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datac => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datad => \PIP3|MUX2|S[26]~22_combout\,
	combout => \PIP3|ULA|Mux60~28_combout\);

-- Location: LCCOMB_X68_Y21_N26
\PIP3|ULA|Mux61~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux61~23_combout\ = (!\PIP3|ULA|ShiftLeft0~75_combout\ & (!\PIP3|ULA|ShiftLeft0~74_combout\ & (!\PIP3|ULA|ShiftLeft0~77_combout\ & \PIP3|ULA|Mux61~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~75_combout\,
	datab => \PIP3|ULA|ShiftLeft0~74_combout\,
	datac => \PIP3|ULA|ShiftLeft0~77_combout\,
	datad => \PIP3|ULA|Mux61~10_combout\,
	combout => \PIP3|ULA|Mux61~23_combout\);

-- Location: LCCOMB_X72_Y24_N6
\PIP3|ULA|Mux61~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux61~24_combout\ = (\PIP3|MUX2|S[27]~21_combout\) # ((\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[27]~21_combout\,
	datac => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datad => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux61~24_combout\);

-- Location: LCCOMB_X65_Y23_N10
\PIP3|ULA|Mux63~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux63~32_combout\ = (\PIP3|ULA|ShiftLeft0~79_combout\ & (!\PIP3|MUX1|S[2]~29_combout\ & (!\PIP3|MUX1|S[3]~30_combout\ & \PIP3|ULA|ShiftRight1~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~79_combout\,
	datab => \PIP3|MUX1|S[2]~29_combout\,
	datac => \PIP3|MUX1|S[3]~30_combout\,
	datad => \PIP3|ULA|ShiftRight1~49_combout\,
	combout => \PIP3|ULA|Mux63~32_combout\);

-- Location: LCCOMB_X71_Y17_N16
\PIP3|ULA|ShiftLeft0~177\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~177_combout\ = ((\PIP3|MUX1|S[0]~1_combout\ & ((\PIP2|IDEX|saida2[18]~reg0_Duplicate_1_regout\))) # (!\PIP3|MUX1|S[0]~1_combout\ & (\PIP2|IDEX|saida2[19]~reg0_Duplicate_1_regout\))) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[19]~reg0_Duplicate_1_regout\,
	datab => \PIP3|MUX1|S[0]~1_combout\,
	datac => \PIP2|IDEX|saida2[18]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP3|ULA|ShiftLeft0~177_combout\);

-- Location: LCCOMB_X74_Y18_N6
\PIP3|ULA|Mux63~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux63~33_combout\ = ((\PIP3|MUX1|S[0]~1_combout\ & (\PIP2|IDEX|saida2[28]~reg0_Duplicate_1_regout\)) # (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP2|IDEX|saida2[29]~reg0_Duplicate_1_regout\)))) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[28]~reg0_Duplicate_1_regout\,
	datab => \PIP2|IDEX|saida2[5]~en_regout\,
	datac => \PIP2|IDEX|saida2[29]~reg0_Duplicate_1_regout\,
	datad => \PIP3|MUX1|S[0]~1_combout\,
	combout => \PIP3|ULA|Mux63~33_combout\);

-- Location: LCCOMB_X72_Y19_N6
\PIP3|ULA|Mux63~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux63~34_combout\ = (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((\PIP3|MUX1|S[29]~3_combout\ & ((\PIP3|MUX2|S[29]~19_combout\) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\))) # (!\PIP3|MUX1|S[29]~3_combout\ & (\PIP3|MUX2|S[29]~19_combout\ & 
-- !\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\)))) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (((\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[29]~3_combout\,
	datab => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datac => \PIP3|MUX2|S[29]~19_combout\,
	datad => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux63~34_combout\);

-- Location: LCCOMB_X82_Y22_N18
\PIP2|IDEX|saida1[14]~reg0_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[14]~reg0_Duplicate_1feeder_combout\ = \PIP2|BREG|Mux17~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|BREG|Mux17~20_combout\,
	combout => \PIP2|IDEX|saida1[14]~reg0_Duplicate_1feeder_combout\);

-- Location: LCCOMB_X82_Y22_N16
\PIP2|IDEX|saida2[14]~reg0_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[14]~reg0_Duplicate_1feeder_combout\ = \PIP2|BREG|Mux49~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|BREG|Mux49~20_combout\,
	combout => \PIP2|IDEX|saida2[14]~reg0_Duplicate_1feeder_combout\);

-- Location: LCCOMB_X78_Y23_N24
\PIP2|IDEX|saida1[24]~reg0_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[24]~reg0_Duplicate_1feeder_combout\ = \PIP2|BREG|Mux7~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|BREG|Mux7~20_combout\,
	combout => \PIP2|IDEX|saida1[24]~reg0_Duplicate_1feeder_combout\);

-- Location: LCCOMB_X91_Y22_N28
\PIP2|IDEX|saida1[26]~reg0_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[26]~reg0_Duplicate_1feeder_combout\ = \PIP2|BREG|Mux5~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|BREG|Mux5~20_combout\,
	combout => \PIP2|IDEX|saida1[26]~reg0_Duplicate_1feeder_combout\);

-- Location: LCCOMB_X85_Y24_N4
\PIP2|IDEX|saida1[27]~reg0_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[27]~reg0_Duplicate_1feeder_combout\ = \PIP2|BREG|Mux4~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|BREG|Mux4~20_combout\,
	combout => \PIP2|IDEX|saida1[27]~reg0_Duplicate_1feeder_combout\);

-- Location: LCCOMB_X89_Y22_N24
\PIP2|IDEX|saida1[31]~reg0_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[31]~reg0_Duplicate_1feeder_combout\ = \PIP2|BREG|Mux0~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|BREG|Mux0~20_combout\,
	combout => \PIP2|IDEX|saida1[31]~reg0_Duplicate_1feeder_combout\);

-- Location: LCCOMB_X81_Y22_N4
\PIP1|IFID|PCatualOUT[6]~_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|IFID|PCatualOUT[6]~_Duplicate_1feeder_combout\ = \PIP1|PCatualaux2[6]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP1|PCatualaux2[6]~4_combout\,
	combout => \PIP1|IFID|PCatualOUT[6]~_Duplicate_1feeder_combout\);

-- Location: LCCOMB_X79_Y18_N28
\PIP1|IFID|PCatualOUT[23]~_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|IFID|PCatualOUT[23]~_Duplicate_1feeder_combout\ = \PIP1|PCatualaux2[23]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP1|PCatualaux2[23]~21_combout\,
	combout => \PIP1|IFID|PCatualOUT[23]~_Duplicate_1feeder_combout\);

-- Location: LCCOMB_X81_Y25_N20
\PIP2|BREG|regs[1][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[1][0]~feeder_combout\ = \PIP2|DataEscrita[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[0]~0_combout\,
	combout => \PIP2|BREG|regs[1][0]~feeder_combout\);

-- Location: LCCOMB_X81_Y20_N20
\PIP2|BREG|regs[9][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[9][0]~feeder_combout\ = \PIP2|DataEscrita[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[0]~0_combout\,
	combout => \PIP2|BREG|regs[9][0]~feeder_combout\);

-- Location: LCCOMB_X89_Y18_N0
\PIP2|BREG|regs[22][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[22][0]~feeder_combout\ = \PIP2|DataEscrita[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[0]~0_combout\,
	combout => \PIP2|BREG|regs[22][0]~feeder_combout\);

-- Location: LCCOMB_X85_Y25_N14
\PIP2|BREG|regs[11][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[11][0]~feeder_combout\ = \PIP2|DataEscrita[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[0]~0_combout\,
	combout => \PIP2|BREG|regs[11][0]~feeder_combout\);

-- Location: LCCOMB_X92_Y21_N12
\PIP2|BREG|regs[21][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[21][1]~feeder_combout\ = \PIP2|DataEscrita[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[1]~1_combout\,
	combout => \PIP2|BREG|regs[21][1]~feeder_combout\);

-- Location: LCCOMB_X94_Y21_N26
\PIP2|BREG|regs[16][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[16][1]~feeder_combout\ = \PIP2|DataEscrita[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[1]~1_combout\,
	combout => \PIP2|BREG|regs[16][1]~feeder_combout\);

-- Location: LCCOMB_X87_Y17_N0
\PIP2|BREG|regs[19][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[19][1]~feeder_combout\ = \PIP2|DataEscrita[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[1]~1_combout\,
	combout => \PIP2|BREG|regs[19][1]~feeder_combout\);

-- Location: LCCOMB_X86_Y21_N30
\PIP2|BREG|regs[30][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[30][1]~feeder_combout\ = \PIP2|DataEscrita[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[1]~1_combout\,
	combout => \PIP2|BREG|regs[30][1]~feeder_combout\);

-- Location: LCCOMB_X93_Y20_N14
\PIP2|BREG|regs[20][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[20][1]~feeder_combout\ = \PIP2|DataEscrita[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[1]~1_combout\,
	combout => \PIP2|BREG|regs[20][1]~feeder_combout\);

-- Location: LCCOMB_X94_Y20_N20
\PIP2|BREG|regs[24][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[24][1]~feeder_combout\ = \PIP2|DataEscrita[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[1]~1_combout\,
	combout => \PIP2|BREG|regs[24][1]~feeder_combout\);

-- Location: LCCOMB_X92_Y18_N16
\PIP2|BREG|regs[29][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[29][1]~feeder_combout\ = \PIP2|DataEscrita[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[1]~1_combout\,
	combout => \PIP2|BREG|regs[29][1]~feeder_combout\);

-- Location: LCCOMB_X82_Y18_N10
\PIP2|BREG|regs[31][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[31][1]~feeder_combout\ = \PIP2|DataEscrita[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[1]~1_combout\,
	combout => \PIP2|BREG|regs[31][1]~feeder_combout\);

-- Location: LCCOMB_X80_Y24_N20
\PIP2|BREG|regs[10][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[10][1]~feeder_combout\ = \PIP2|DataEscrita[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[1]~1_combout\,
	combout => \PIP2|BREG|regs[10][1]~feeder_combout\);

-- Location: LCCOMB_X81_Y26_N12
\PIP2|BREG|regs[9][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[9][1]~feeder_combout\ = \PIP2|DataEscrita[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[1]~1_combout\,
	combout => \PIP2|BREG|regs[9][1]~feeder_combout\);

-- Location: LCCOMB_X94_Y26_N18
\PIP2|BREG|regs[13][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[13][1]~feeder_combout\ = \PIP2|DataEscrita[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[1]~1_combout\,
	combout => \PIP2|BREG|regs[13][1]~feeder_combout\);

-- Location: LCCOMB_X81_Y20_N30
\PIP2|BREG|regs[9][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[9][2]~feeder_combout\ = \PIP2|DataEscrita[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[2]~2_combout\,
	combout => \PIP2|BREG|regs[9][2]~feeder_combout\);

-- Location: LCCOMB_X82_Y24_N4
\PIP2|BREG|regs[2][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[2][2]~feeder_combout\ = \PIP2|DataEscrita[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[2]~2_combout\,
	combout => \PIP2|BREG|regs[2][2]~feeder_combout\);

-- Location: LCCOMB_X85_Y21_N24
\PIP2|BREG|regs[26][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[26][2]~feeder_combout\ = \PIP2|DataEscrita[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[2]~2_combout\,
	combout => \PIP2|BREG|regs[26][2]~feeder_combout\);

-- Location: LCCOMB_X87_Y25_N2
\PIP2|BREG|regs[15][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[15][2]~feeder_combout\ = \PIP2|DataEscrita[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[2]~2_combout\,
	combout => \PIP2|BREG|regs[15][2]~feeder_combout\);

-- Location: LCCOMB_X93_Y20_N22
\PIP2|BREG|regs[20][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[20][2]~feeder_combout\ = \PIP2|DataEscrita[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[2]~2_combout\,
	combout => \PIP2|BREG|regs[20][2]~feeder_combout\);

-- Location: LCCOMB_X94_Y22_N24
\PIP2|BREG|regs[28][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[28][2]~feeder_combout\ = \PIP2|DataEscrita[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[2]~2_combout\,
	combout => \PIP2|BREG|regs[28][2]~feeder_combout\);

-- Location: LCCOMB_X80_Y23_N6
\PIP2|BREG|regs[8][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[8][2]~feeder_combout\ = \PIP2|DataEscrita[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[2]~2_combout\,
	combout => \PIP2|BREG|regs[8][2]~feeder_combout\);

-- Location: LCCOMB_X83_Y25_N24
\PIP2|BREG|regs[1][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[1][2]~feeder_combout\ = \PIP2|DataEscrita[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[2]~2_combout\,
	combout => \PIP2|BREG|regs[1][2]~feeder_combout\);

-- Location: LCCOMB_X88_Y26_N22
\PIP2|BREG|regs[12][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[12][2]~feeder_combout\ = \PIP2|DataEscrita[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[2]~2_combout\,
	combout => \PIP2|BREG|regs[12][2]~feeder_combout\);

-- Location: LCCOMB_X88_Y17_N16
\PIP2|BREG|regs[23][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[23][3]~feeder_combout\ = \PIP2|DataEscrita[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[3]~3_combout\,
	combout => \PIP2|BREG|regs[23][3]~feeder_combout\);

-- Location: LCCOMB_X91_Y17_N28
\PIP2|BREG|regs[31][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[31][3]~feeder_combout\ = \PIP2|DataEscrita[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[3]~3_combout\,
	combout => \PIP2|BREG|regs[31][3]~feeder_combout\);

-- Location: LCCOMB_X91_Y27_N2
\PIP2|BREG|regs[4][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[4][3]~feeder_combout\ = \PIP2|DataEscrita[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[3]~3_combout\,
	combout => \PIP2|BREG|regs[4][3]~feeder_combout\);

-- Location: LCCOMB_X86_Y22_N20
\PIP2|BREG|regs[12][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[12][4]~feeder_combout\ = \PIP2|DataEscrita[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[4]~4_combout\,
	combout => \PIP2|BREG|regs[12][4]~feeder_combout\);

-- Location: LCCOMB_X86_Y27_N0
\PIP2|BREG|regs[4][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[4][4]~feeder_combout\ = \PIP2|DataEscrita[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[4]~4_combout\,
	combout => \PIP2|BREG|regs[4][4]~feeder_combout\);

-- Location: LCCOMB_X89_Y19_N6
\PIP2|BREG|regs[27][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[27][4]~feeder_combout\ = \PIP2|DataEscrita[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[4]~4_combout\,
	combout => \PIP2|BREG|regs[27][4]~feeder_combout\);

-- Location: LCCOMB_X94_Y17_N0
\PIP2|BREG|regs[23][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[23][4]~feeder_combout\ = \PIP2|DataEscrita[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[4]~4_combout\,
	combout => \PIP2|BREG|regs[23][4]~feeder_combout\);

-- Location: LCCOMB_X92_Y20_N30
\PIP2|BREG|regs[25][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[25][4]~feeder_combout\ = \PIP2|DataEscrita[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[4]~4_combout\,
	combout => \PIP2|BREG|regs[25][4]~feeder_combout\);

-- Location: LCCOMB_X93_Y20_N16
\PIP2|BREG|regs[20][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[20][5]~feeder_combout\ = \PIP2|DataEscrita[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[5]~5_combout\,
	combout => \PIP2|BREG|regs[20][5]~feeder_combout\);

-- Location: LCCOMB_X92_Y17_N6
\PIP2|BREG|regs[26][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[26][5]~feeder_combout\ = \PIP2|DataEscrita[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[5]~5_combout\,
	combout => \PIP2|BREG|regs[26][5]~feeder_combout\);

-- Location: LCCOMB_X93_Y19_N6
\PIP2|BREG|regs[16][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[16][5]~feeder_combout\ = \PIP2|DataEscrita[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[5]~5_combout\,
	combout => \PIP2|BREG|regs[16][5]~feeder_combout\);

-- Location: LCCOMB_X89_Y26_N16
\PIP2|BREG|regs[6][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[6][5]~feeder_combout\ = \PIP2|DataEscrita[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[5]~5_combout\,
	combout => \PIP2|BREG|regs[6][5]~feeder_combout\);

-- Location: LCCOMB_X79_Y26_N4
\PIP2|BREG|regs[11][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[11][6]~feeder_combout\ = \PIP2|DataEscrita[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[6]~6_combout\,
	combout => \PIP2|BREG|regs[11][6]~feeder_combout\);

-- Location: LCCOMB_X83_Y21_N6
\PIP2|BREG|regs[26][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[26][6]~feeder_combout\ = \PIP2|DataEscrita[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[6]~6_combout\,
	combout => \PIP2|BREG|regs[26][6]~feeder_combout\);

-- Location: LCCOMB_X89_Y27_N2
\PIP2|BREG|regs[5][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[5][6]~feeder_combout\ = \PIP2|DataEscrita[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[6]~6_combout\,
	combout => \PIP2|BREG|regs[5][6]~feeder_combout\);

-- Location: LCCOMB_X86_Y18_N2
\PIP2|BREG|regs[19][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[19][6]~feeder_combout\ = \PIP2|DataEscrita[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[6]~6_combout\,
	combout => \PIP2|BREG|regs[19][6]~feeder_combout\);

-- Location: LCCOMB_X87_Y21_N22
\PIP2|BREG|regs[18][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[18][6]~feeder_combout\ = \PIP2|DataEscrita[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[6]~6_combout\,
	combout => \PIP2|BREG|regs[18][6]~feeder_combout\);

-- Location: LCCOMB_X86_Y19_N14
\PIP2|BREG|regs[23][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[23][6]~feeder_combout\ = \PIP2|DataEscrita[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[6]~6_combout\,
	combout => \PIP2|BREG|regs[23][6]~feeder_combout\);

-- Location: LCCOMB_X77_Y25_N12
\PIP2|BREG|regs[11][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[11][7]~feeder_combout\ = \PIP2|DataEscrita[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[7]~7_combout\,
	combout => \PIP2|BREG|regs[11][7]~feeder_combout\);

-- Location: LCCOMB_X90_Y21_N12
\PIP2|BREG|regs[25][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[25][7]~feeder_combout\ = \PIP2|DataEscrita[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[7]~7_combout\,
	combout => \PIP2|BREG|regs[25][7]~feeder_combout\);

-- Location: LCCOMB_X94_Y19_N14
\PIP2|BREG|regs[28][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[28][7]~feeder_combout\ = \PIP2|DataEscrita[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[7]~7_combout\,
	combout => \PIP2|BREG|regs[28][7]~feeder_combout\);

-- Location: LCCOMB_X90_Y17_N24
\PIP2|BREG|regs[27][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[27][7]~feeder_combout\ = \PIP2|DataEscrita[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[7]~7_combout\,
	combout => \PIP2|BREG|regs[27][7]~feeder_combout\);

-- Location: LCCOMB_X93_Y26_N10
\PIP2|BREG|regs[7][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[7][7]~feeder_combout\ = \PIP2|DataEscrita[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[7]~7_combout\,
	combout => \PIP2|BREG|regs[7][7]~feeder_combout\);

-- Location: LCCOMB_X82_Y25_N2
\PIP2|BREG|regs[3][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[3][8]~feeder_combout\ = \PIP2|DataEscrita[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[8]~8_combout\,
	combout => \PIP2|BREG|regs[3][8]~feeder_combout\);

-- Location: LCCOMB_X93_Y20_N30
\PIP2|BREG|regs[20][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[20][8]~feeder_combout\ = \PIP2|DataEscrita[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[8]~8_combout\,
	combout => \PIP2|BREG|regs[20][8]~feeder_combout\);

-- Location: LCCOMB_X87_Y21_N6
\PIP2|BREG|regs[18][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[18][9]~feeder_combout\ = \PIP2|DataEscrita[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[9]~9_combout\,
	combout => \PIP2|BREG|regs[18][9]~feeder_combout\);

-- Location: LCCOMB_X89_Y26_N28
\PIP2|BREG|regs[6][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[6][9]~feeder_combout\ = \PIP2|DataEscrita[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[9]~9_combout\,
	combout => \PIP2|BREG|regs[6][9]~feeder_combout\);

-- Location: LCCOMB_X91_Y26_N16
\PIP2|BREG|regs[5][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[5][9]~feeder_combout\ = \PIP2|DataEscrita[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[9]~9_combout\,
	combout => \PIP2|BREG|regs[5][9]~feeder_combout\);

-- Location: LCCOMB_X94_Y22_N30
\PIP2|BREG|regs[28][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[28][9]~feeder_combout\ = \PIP2|DataEscrita[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[9]~9_combout\,
	combout => \PIP2|BREG|regs[28][9]~feeder_combout\);

-- Location: LCCOMB_X92_Y24_N8
\PIP2|BREG|regs[25][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[25][9]~feeder_combout\ = \PIP2|DataEscrita[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[9]~9_combout\,
	combout => \PIP2|BREG|regs[25][9]~feeder_combout\);

-- Location: LCCOMB_X76_Y22_N24
\PIP2|BREG|regs[15][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[15][10]~feeder_combout\ = \PIP2|DataEscrita[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[10]~10_combout\,
	combout => \PIP2|BREG|regs[15][10]~feeder_combout\);

-- Location: LCCOMB_X85_Y22_N20
\PIP2|BREG|regs[10][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[10][10]~feeder_combout\ = \PIP2|DataEscrita[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[10]~10_combout\,
	combout => \PIP2|BREG|regs[10][10]~feeder_combout\);

-- Location: LCCOMB_X91_Y17_N20
\PIP2|BREG|regs[31][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[31][10]~feeder_combout\ = \PIP2|DataEscrita[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[10]~10_combout\,
	combout => \PIP2|BREG|regs[31][10]~feeder_combout\);

-- Location: LCCOMB_X89_Y17_N20
\PIP2|BREG|regs[19][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[19][10]~feeder_combout\ = \PIP2|DataEscrita[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[10]~10_combout\,
	combout => \PIP2|BREG|regs[19][10]~feeder_combout\);

-- Location: LCCOMB_X91_Y18_N18
\PIP2|BREG|regs[26][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[26][10]~feeder_combout\ = \PIP2|DataEscrita[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[10]~10_combout\,
	combout => \PIP2|BREG|regs[26][10]~feeder_combout\);

-- Location: LCCOMB_X81_Y27_N12
\PIP2|BREG|regs[3][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[3][10]~feeder_combout\ = \PIP2|DataEscrita[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[10]~10_combout\,
	combout => \PIP2|BREG|regs[3][10]~feeder_combout\);

-- Location: LCCOMB_X88_Y26_N16
\PIP2|BREG|regs[12][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[12][10]~feeder_combout\ = \PIP2|DataEscrita[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[10]~10_combout\,
	combout => \PIP2|BREG|regs[12][10]~feeder_combout\);

-- Location: LCCOMB_X94_Y18_N6
\PIP2|BREG|regs[28][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[28][10]~feeder_combout\ = \PIP2|DataEscrita[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[10]~10_combout\,
	combout => \PIP2|BREG|regs[28][10]~feeder_combout\);

-- Location: LCCOMB_X93_Y19_N8
\PIP2|BREG|regs[16][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[16][10]~feeder_combout\ = \PIP2|DataEscrita[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[10]~10_combout\,
	combout => \PIP2|BREG|regs[16][10]~feeder_combout\);

-- Location: LCCOMB_X91_Y24_N16
\PIP2|BREG|regs[21][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[21][10]~feeder_combout\ = \PIP2|DataEscrita[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[10]~10_combout\,
	combout => \PIP2|BREG|regs[21][10]~feeder_combout\);

-- Location: LCCOMB_X81_Y24_N26
\PIP2|BREG|regs[1][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[1][10]~feeder_combout\ = \PIP2|DataEscrita[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[10]~10_combout\,
	combout => \PIP2|BREG|regs[1][10]~feeder_combout\);

-- Location: LCCOMB_X94_Y27_N0
\PIP2|BREG|regs[6][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[6][10]~feeder_combout\ = \PIP2|DataEscrita[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[10]~10_combout\,
	combout => \PIP2|BREG|regs[6][10]~feeder_combout\);

-- Location: LCCOMB_X86_Y23_N0
\PIP2|BREG|regs[14][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[14][11]~feeder_combout\ = \PIP2|DataEscrita[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[11]~11_combout\,
	combout => \PIP2|BREG|regs[14][11]~feeder_combout\);

-- Location: LCCOMB_X89_Y18_N10
\PIP2|BREG|regs[22][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[22][11]~feeder_combout\ = \PIP2|DataEscrita[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[11]~11_combout\,
	combout => \PIP2|BREG|regs[22][11]~feeder_combout\);

-- Location: LCCOMB_X87_Y17_N14
\PIP2|BREG|regs[19][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[19][11]~feeder_combout\ = \PIP2|DataEscrita[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[11]~11_combout\,
	combout => \PIP2|BREG|regs[19][11]~feeder_combout\);

-- Location: LCCOMB_X94_Y26_N14
\PIP2|BREG|regs[13][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[13][11]~feeder_combout\ = \PIP2|DataEscrita[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[11]~11_combout\,
	combout => \PIP2|BREG|regs[13][11]~feeder_combout\);

-- Location: LCCOMB_X94_Y20_N18
\PIP2|BREG|regs[24][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[24][11]~feeder_combout\ = \PIP2|DataEscrita[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[11]~11_combout\,
	combout => \PIP2|BREG|regs[24][11]~feeder_combout\);

-- Location: LCCOMB_X79_Y22_N10
\PIP2|BREG|regs[10][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[10][12]~feeder_combout\ = \PIP2|DataEscrita[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[12]~12_combout\,
	combout => \PIP2|BREG|regs[10][12]~feeder_combout\);

-- Location: LCCOMB_X82_Y25_N10
\PIP2|BREG|regs[3][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[3][12]~feeder_combout\ = \PIP2|DataEscrita[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[12]~12_combout\,
	combout => \PIP2|BREG|regs[3][12]~feeder_combout\);

-- Location: LCCOMB_X92_Y24_N12
\PIP2|BREG|regs[25][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[25][12]~feeder_combout\ = \PIP2|DataEscrita[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[12]~12_combout\,
	combout => \PIP2|BREG|regs[25][12]~feeder_combout\);

-- Location: LCCOMB_X91_Y21_N14
\PIP2|BREG|regs[17][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[17][13]~feeder_combout\ = \PIP2|DataEscrita[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[13]~13_combout\,
	combout => \PIP2|BREG|regs[17][13]~feeder_combout\);

-- Location: LCCOMB_X94_Y17_N20
\PIP2|BREG|regs[23][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[23][13]~feeder_combout\ = \PIP2|DataEscrita[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[13]~13_combout\,
	combout => \PIP2|BREG|regs[23][13]~feeder_combout\);

-- Location: LCCOMB_X92_Y24_N2
\PIP2|BREG|regs[25][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[25][13]~feeder_combout\ = \PIP2|DataEscrita[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[13]~13_combout\,
	combout => \PIP2|BREG|regs[25][13]~feeder_combout\);

-- Location: LCCOMB_X90_Y18_N16
\PIP2|BREG|regs[30][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[30][14]~feeder_combout\ = \PIP2|DataEscrita[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[14]~14_combout\,
	combout => \PIP2|BREG|regs[30][14]~feeder_combout\);

-- Location: LCCOMB_X89_Y24_N6
\PIP2|BREG|regs[13][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[13][14]~feeder_combout\ = \PIP2|DataEscrita[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[14]~14_combout\,
	combout => \PIP2|BREG|regs[13][14]~feeder_combout\);

-- Location: LCCOMB_X82_Y22_N10
\PIP2|BREG|regs[29][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[29][14]~feeder_combout\ = \PIP2|DataEscrita[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[14]~14_combout\,
	combout => \PIP2|BREG|regs[29][14]~feeder_combout\);

-- Location: LCCOMB_X93_Y19_N30
\PIP2|BREG|regs[16][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[16][14]~feeder_combout\ = \PIP2|DataEscrita[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[14]~14_combout\,
	combout => \PIP2|BREG|regs[16][14]~feeder_combout\);

-- Location: LCCOMB_X79_Y24_N24
\PIP2|BREG|regs[3][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[3][15]~feeder_combout\ = \PIP2|DataEscrita[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[15]~15_combout\,
	combout => \PIP2|BREG|regs[3][15]~feeder_combout\);

-- Location: LCCOMB_X92_Y17_N0
\PIP2|BREG|regs[26][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[26][15]~feeder_combout\ = \PIP2|DataEscrita[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[15]~15_combout\,
	combout => \PIP2|BREG|regs[26][15]~feeder_combout\);

-- Location: LCCOMB_X93_Y25_N16
\PIP2|BREG|regs[25][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[25][15]~feeder_combout\ = \PIP2|DataEscrita[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[15]~15_combout\,
	combout => \PIP2|BREG|regs[25][15]~feeder_combout\);

-- Location: LCCOMB_X92_Y26_N12
\PIP2|BREG|regs[4][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[4][15]~feeder_combout\ = \PIP2|DataEscrita[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[15]~15_combout\,
	combout => \PIP2|BREG|regs[4][15]~feeder_combout\);

-- Location: LCCOMB_X88_Y22_N10
\PIP2|BREG|regs[30][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[30][16]~feeder_combout\ = \PIP2|DataEscrita[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[16]~16_combout\,
	combout => \PIP2|BREG|regs[30][16]~feeder_combout\);

-- Location: LCCOMB_X94_Y24_N4
\PIP2|BREG|regs[17][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[17][16]~feeder_combout\ = \PIP2|DataEscrita[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[16]~16_combout\,
	combout => \PIP2|BREG|regs[17][16]~feeder_combout\);

-- Location: LCCOMB_X94_Y27_N6
\PIP2|BREG|regs[6][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[6][16]~feeder_combout\ = \PIP2|DataEscrita[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[16]~16_combout\,
	combout => \PIP2|BREG|regs[6][16]~feeder_combout\);

-- Location: LCCOMB_X94_Y17_N8
\PIP2|BREG|regs[23][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[23][16]~feeder_combout\ = \PIP2|DataEscrita[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[16]~16_combout\,
	combout => \PIP2|BREG|regs[23][16]~feeder_combout\);

-- Location: LCCOMB_X79_Y26_N8
\PIP2|BREG|regs[11][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[11][17]~feeder_combout\ = \PIP2|DataEscrita[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[17]~17_combout\,
	combout => \PIP2|BREG|regs[11][17]~feeder_combout\);

-- Location: LCCOMB_X91_Y25_N2
\PIP2|BREG|regs[7][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[7][18]~feeder_combout\ = \PIP2|DataEscrita[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[18]~18_combout\,
	combout => \PIP2|BREG|regs[7][18]~feeder_combout\);

-- Location: LCCOMB_X86_Y27_N28
\PIP2|BREG|regs[4][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[4][18]~feeder_combout\ = \PIP2|DataEscrita[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[18]~18_combout\,
	combout => \PIP2|BREG|regs[4][18]~feeder_combout\);

-- Location: LCCOMB_X93_Y27_N24
\PIP2|BREG|regs[5][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[5][18]~feeder_combout\ = \PIP2|DataEscrita[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[18]~18_combout\,
	combout => \PIP2|BREG|regs[5][18]~feeder_combout\);

-- Location: LCCOMB_X88_Y27_N26
\PIP2|BREG|regs[6][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[6][18]~feeder_combout\ = \PIP2|DataEscrita[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[18]~18_combout\,
	combout => \PIP2|BREG|regs[6][18]~feeder_combout\);

-- Location: LCCOMB_X86_Y26_N12
\PIP2|BREG|regs[14][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[14][19]~feeder_combout\ = \PIP2|DataEscrita[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[19]~19_combout\,
	combout => \PIP2|BREG|regs[14][19]~feeder_combout\);

-- Location: LCCOMB_X94_Y26_N10
\PIP2|BREG|regs[13][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[13][19]~feeder_combout\ = \PIP2|DataEscrita[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[19]~19_combout\,
	combout => \PIP2|BREG|regs[13][19]~feeder_combout\);

-- Location: LCCOMB_X87_Y17_N16
\PIP2|BREG|regs[19][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[19][19]~feeder_combout\ = \PIP2|DataEscrita[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[19]~19_combout\,
	combout => \PIP2|BREG|regs[19][19]~feeder_combout\);

-- Location: LCCOMB_X86_Y20_N4
\PIP2|BREG|regs[23][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[23][19]~feeder_combout\ = \PIP2|DataEscrita[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[19]~19_combout\,
	combout => \PIP2|BREG|regs[23][19]~feeder_combout\);

-- Location: LCCOMB_X87_Y18_N28
\PIP2|BREG|regs[27][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[27][20]~feeder_combout\ = \PIP2|DataEscrita[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[20]~20_combout\,
	combout => \PIP2|BREG|regs[27][20]~feeder_combout\);

-- Location: LCCOMB_X86_Y19_N16
\PIP2|BREG|regs[23][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[23][20]~feeder_combout\ = \PIP2|DataEscrita[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[20]~20_combout\,
	combout => \PIP2|BREG|regs[23][20]~feeder_combout\);

-- Location: LCCOMB_X90_Y18_N10
\PIP2|BREG|regs[30][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[30][20]~feeder_combout\ = \PIP2|DataEscrita[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[20]~20_combout\,
	combout => \PIP2|BREG|regs[30][20]~feeder_combout\);

-- Location: LCCOMB_X86_Y27_N14
\PIP2|BREG|regs[4][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[4][20]~feeder_combout\ = \PIP2|DataEscrita[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[20]~20_combout\,
	combout => \PIP2|BREG|regs[4][20]~feeder_combout\);

-- Location: LCCOMB_X94_Y24_N20
\PIP2|BREG|regs[17][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[17][20]~feeder_combout\ = \PIP2|DataEscrita[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[20]~20_combout\,
	combout => \PIP2|BREG|regs[17][20]~feeder_combout\);

-- Location: LCCOMB_X79_Y21_N6
\PIP2|BREG|regs[15][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[15][21]~feeder_combout\ = \PIP2|DataEscrita[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[21]~21_combout\,
	combout => \PIP2|BREG|regs[15][21]~feeder_combout\);

-- Location: LCCOMB_X90_Y19_N14
\PIP2|BREG|regs[31][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[31][21]~feeder_combout\ = \PIP2|DataEscrita[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[21]~21_combout\,
	combout => \PIP2|BREG|regs[31][21]~feeder_combout\);

-- Location: LCCOMB_X89_Y18_N2
\PIP2|BREG|regs[22][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[22][21]~feeder_combout\ = \PIP2|DataEscrita[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[21]~21_combout\,
	combout => \PIP2|BREG|regs[22][21]~feeder_combout\);

-- Location: LCCOMB_X91_Y26_N2
\PIP2|BREG|regs[5][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[5][21]~feeder_combout\ = \PIP2|DataEscrita[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[21]~21_combout\,
	combout => \PIP2|BREG|regs[5][21]~feeder_combout\);

-- Location: LCCOMB_X93_Y19_N26
\PIP2|BREG|regs[16][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[16][22]~feeder_combout\ = \PIP2|DataEscrita[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[22]~22_combout\,
	combout => \PIP2|BREG|regs[16][22]~feeder_combout\);

-- Location: LCCOMB_X88_Y21_N8
\PIP2|BREG|regs[26][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[26][22]~feeder_combout\ = \PIP2|DataEscrita[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[22]~22_combout\,
	combout => \PIP2|BREG|regs[26][22]~feeder_combout\);

-- Location: LCCOMB_X87_Y19_N14
\PIP2|BREG|regs[22][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[22][23]~feeder_combout\ = \PIP2|DataEscrita[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[23]~23_combout\,
	combout => \PIP2|BREG|regs[22][23]~feeder_combout\);

-- Location: LCCOMB_X85_Y19_N20
\PIP2|BREG|regs[19][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[19][23]~feeder_combout\ = \PIP2|DataEscrita[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[23]~23_combout\,
	combout => \PIP2|BREG|regs[19][23]~feeder_combout\);

-- Location: LCCOMB_X93_Y17_N10
\PIP2|BREG|regs[27][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[27][23]~feeder_combout\ = \PIP2|DataEscrita[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[23]~23_combout\,
	combout => \PIP2|BREG|regs[27][23]~feeder_combout\);

-- Location: LCCOMB_X82_Y26_N6
\PIP2|BREG|regs[3][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[3][23]~feeder_combout\ = \PIP2|DataEscrita[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[23]~23_combout\,
	combout => \PIP2|BREG|regs[3][23]~feeder_combout\);

-- Location: LCCOMB_X77_Y23_N0
\PIP2|BREG|regs[8][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[8][24]~feeder_combout\ = \PIP2|DataEscrita[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[24]~24_combout\,
	combout => \PIP2|BREG|regs[8][24]~feeder_combout\);

-- Location: LCCOMB_X87_Y18_N16
\PIP2|BREG|regs[27][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[27][24]~feeder_combout\ = \PIP2|DataEscrita[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[24]~24_combout\,
	combout => \PIP2|BREG|regs[27][24]~feeder_combout\);

-- Location: LCCOMB_X88_Y22_N2
\PIP2|BREG|regs[30][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[30][24]~feeder_combout\ = \PIP2|DataEscrita[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[24]~24_combout\,
	combout => \PIP2|BREG|regs[30][24]~feeder_combout\);

-- Location: LCCOMB_X92_Y23_N8
\PIP2|BREG|regs[29][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[29][24]~feeder_combout\ = \PIP2|DataEscrita[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[24]~24_combout\,
	combout => \PIP2|BREG|regs[29][24]~feeder_combout\);

-- Location: LCCOMB_X94_Y17_N16
\PIP2|BREG|regs[23][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[23][24]~feeder_combout\ = \PIP2|DataEscrita[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[24]~24_combout\,
	combout => \PIP2|BREG|regs[23][24]~feeder_combout\);

-- Location: LCCOMB_X89_Y17_N16
\PIP2|BREG|regs[19][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[19][25]~feeder_combout\ = \PIP2|DataEscrita[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[25]~25_combout\,
	combout => \PIP2|BREG|regs[19][25]~feeder_combout\);

-- Location: LCCOMB_X90_Y19_N6
\PIP2|BREG|regs[31][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[31][25]~feeder_combout\ = \PIP2|DataEscrita[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[25]~25_combout\,
	combout => \PIP2|BREG|regs[31][25]~feeder_combout\);

-- Location: LCCOMB_X92_Y19_N24
\PIP2|BREG|regs[25][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[25][25]~feeder_combout\ = \PIP2|DataEscrita[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[25]~25_combout\,
	combout => \PIP2|BREG|regs[25][25]~feeder_combout\);

-- Location: LCCOMB_X92_Y27_N8
\PIP2|BREG|regs[7][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[7][25]~feeder_combout\ = \PIP2|DataEscrita[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[25]~25_combout\,
	combout => \PIP2|BREG|regs[7][25]~feeder_combout\);

-- Location: LCCOMB_X94_Y17_N10
\PIP2|BREG|regs[23][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[23][25]~feeder_combout\ = \PIP2|DataEscrita[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[25]~25_combout\,
	combout => \PIP2|BREG|regs[23][25]~feeder_combout\);

-- Location: LCCOMB_X85_Y26_N20
\PIP2|BREG|regs[14][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[14][25]~feeder_combout\ = \PIP2|DataEscrita[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[25]~25_combout\,
	combout => \PIP2|BREG|regs[14][25]~feeder_combout\);

-- Location: LCCOMB_X86_Y23_N30
\PIP2|BREG|regs[14][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[14][26]~feeder_combout\ = \PIP2|DataEscrita[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[26]~26_combout\,
	combout => \PIP2|BREG|regs[14][26]~feeder_combout\);

-- Location: LCCOMB_X93_Y27_N22
\PIP2|BREG|regs[5][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[5][26]~feeder_combout\ = \PIP2|DataEscrita[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[26]~26_combout\,
	combout => \PIP2|BREG|regs[5][26]~feeder_combout\);

-- Location: LCCOMB_X91_Y24_N20
\PIP2|BREG|regs[21][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[21][26]~feeder_combout\ = \PIP2|DataEscrita[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[26]~26_combout\,
	combout => \PIP2|BREG|regs[21][26]~feeder_combout\);

-- Location: LCCOMB_X88_Y20_N20
\PIP2|BREG|regs[23][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[23][27]~feeder_combout\ = \PIP2|DataEscrita[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[27]~27_combout\,
	combout => \PIP2|BREG|regs[23][27]~feeder_combout\);

-- Location: LCCOMB_X89_Y20_N2
\PIP2|BREG|regs[31][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[31][27]~feeder_combout\ = \PIP2|DataEscrita[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[27]~27_combout\,
	combout => \PIP2|BREG|regs[31][27]~feeder_combout\);

-- Location: LCCOMB_X87_Y25_N16
\PIP2|BREG|regs[15][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[15][27]~feeder_combout\ = \PIP2|DataEscrita[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[27]~27_combout\,
	combout => \PIP2|BREG|regs[15][27]~feeder_combout\);

-- Location: LCCOMB_X89_Y20_N20
\PIP2|BREG|regs[31][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[31][28]~feeder_combout\ = \PIP2|DataEscrita[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[28]~28_combout\,
	combout => \PIP2|BREG|regs[31][28]~feeder_combout\);

-- Location: LCCOMB_X90_Y23_N16
\PIP2|BREG|regs[25][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[25][28]~feeder_combout\ = \PIP2|DataEscrita[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[28]~28_combout\,
	combout => \PIP2|BREG|regs[25][28]~feeder_combout\);

-- Location: LCCOMB_X92_Y21_N4
\PIP2|BREG|regs[21][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[21][28]~feeder_combout\ = \PIP2|DataEscrita[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[28]~28_combout\,
	combout => \PIP2|BREG|regs[21][28]~feeder_combout\);

-- Location: LCCOMB_X80_Y26_N12
\PIP2|BREG|regs[9][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[9][28]~feeder_combout\ = \PIP2|DataEscrita[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[28]~28_combout\,
	combout => \PIP2|BREG|regs[9][28]~feeder_combout\);

-- Location: LCCOMB_X85_Y27_N10
\PIP2|BREG|regs[8][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[8][28]~feeder_combout\ = \PIP2|DataEscrita[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[28]~28_combout\,
	combout => \PIP2|BREG|regs[8][28]~feeder_combout\);

-- Location: LCCOMB_X93_Y23_N10
\PIP2|BREG|regs[28][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[28][28]~feeder_combout\ = \PIP2|DataEscrita[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[28]~28_combout\,
	combout => \PIP2|BREG|regs[28][28]~feeder_combout\);

-- Location: LCCOMB_X94_Y19_N18
\PIP2|BREG|regs[28][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[28][29]~feeder_combout\ = \PIP2|DataEscrita[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[29]~29_combout\,
	combout => \PIP2|BREG|regs[28][29]~feeder_combout\);

-- Location: LCCOMB_X81_Y23_N14
\PIP2|BREG|regs[1][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[1][29]~feeder_combout\ = \PIP2|DataEscrita[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[29]~29_combout\,
	combout => \PIP2|BREG|regs[1][29]~feeder_combout\);

-- Location: LCCOMB_X85_Y25_N26
\PIP2|BREG|regs[11][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[11][29]~feeder_combout\ = \PIP2|DataEscrita[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[29]~29_combout\,
	combout => \PIP2|BREG|regs[11][29]~feeder_combout\);

-- Location: LCCOMB_X81_Y26_N24
\PIP2|BREG|regs[9][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[9][29]~feeder_combout\ = \PIP2|DataEscrita[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[29]~29_combout\,
	combout => \PIP2|BREG|regs[9][29]~feeder_combout\);

-- Location: LCCOMB_X86_Y24_N16
\PIP2|BREG|regs[12][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[12][29]~feeder_combout\ = \PIP2|DataEscrita[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[29]~29_combout\,
	combout => \PIP2|BREG|regs[12][29]~feeder_combout\);

-- Location: LCCOMB_X90_Y24_N20
\PIP2|BREG|regs[21][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[21][29]~feeder_combout\ = \PIP2|DataEscrita[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[29]~29_combout\,
	combout => \PIP2|BREG|regs[21][29]~feeder_combout\);

-- Location: LCCOMB_X94_Y24_N26
\PIP2|BREG|regs[17][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[17][29]~feeder_combout\ = \PIP2|DataEscrita[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[29]~29_combout\,
	combout => \PIP2|BREG|regs[17][29]~feeder_combout\);

-- Location: LCCOMB_X89_Y27_N16
\PIP2|BREG|regs[5][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[5][30]~feeder_combout\ = \PIP2|DataEscrita[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[30]~30_combout\,
	combout => \PIP2|BREG|regs[5][30]~feeder_combout\);

-- Location: LCCOMB_X94_Y26_N12
\PIP2|BREG|regs[13][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[13][30]~feeder_combout\ = \PIP2|DataEscrita[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[30]~30_combout\,
	combout => \PIP2|BREG|regs[13][30]~feeder_combout\);

-- Location: LCCOMB_X85_Y27_N24
\PIP2|BREG|regs[8][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[8][31]~feeder_combout\ = \PIP2|DataEscrita[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[31]~31_combout\,
	combout => \PIP2|BREG|regs[8][31]~feeder_combout\);

-- Location: LCCOMB_X80_Y27_N30
\PIP2|BREG|regs[11][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[11][31]~feeder_combout\ = \PIP2|DataEscrita[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[31]~31_combout\,
	combout => \PIP2|BREG|regs[11][31]~feeder_combout\);

-- Location: LCCOMB_X92_Y17_N10
\PIP2|BREG|regs[26][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[26][31]~feeder_combout\ = \PIP2|DataEscrita[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[31]~31_combout\,
	combout => \PIP2|BREG|regs[26][31]~feeder_combout\);

-- Location: LCCOMB_X93_Y25_N12
\PIP2|BREG|regs[25][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[25][31]~feeder_combout\ = \PIP2|DataEscrita[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[31]~31_combout\,
	combout => \PIP2|BREG|regs[25][31]~feeder_combout\);

-- Location: LCCOMB_X92_Y27_N0
\PIP2|BREG|regs[7][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[7][31]~feeder_combout\ = \PIP2|DataEscrita[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[31]~31_combout\,
	combout => \PIP2|BREG|regs[7][31]~feeder_combout\);

-- Location: LCCOMB_X94_Y26_N0
\PIP2|BREG|regs[13][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[13][31]~feeder_combout\ = \PIP2|DataEscrita[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[31]~31_combout\,
	combout => \PIP2|BREG|regs[13][31]~feeder_combout\);

-- Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clkIN~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clkIN,
	combout => \clkIN~combout\);

-- Location: LCCOMB_X79_Y20_N0
\inicio~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inicio~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inicio~feeder_combout\);

-- Location: LCFF_X79_Y20_N1
inicio : cycloneii_lcell_ff
PORT MAP (
	clk => \clkIN~combout\,
	datain => \inicio~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inicio~regout\);

-- Location: LCCOMB_X85_Y20_N22
\PIP2|riseMark~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|riseMark~0_combout\ = !\PIP2|riseMark~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|riseMark~regout\,
	combout => \PIP2|riseMark~0_combout\);

-- Location: LCCOMB_X77_Y20_N18
\PIP1|IFID|PCatualOUT[2]~_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|IFID|PCatualOUT[2]~_Duplicate_1feeder_combout\ = \PIP1|PCatualaux2[2]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP1|PCatualaux2[2]~0_combout\,
	combout => \PIP1|IFID|PCatualOUT[2]~_Duplicate_1feeder_combout\);

-- Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\rst~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_rst,
	combout => \rst~combout\);

-- Location: LCFF_X77_Y20_N19
\PIP1|IFID|PCatualOUT[2]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP1|IFID|PCatualOUT[2]~_Duplicate_1feeder_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PCatualOUT[2]~_Duplicate_1_regout\);

-- Location: LCCOMB_X79_Y20_N2
\PIP1|IFID|PC4OUT[3]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|IFID|PC4OUT[3]~30_cout\ = CARRY((\PIP1|PCatualaux2[2]~31_combout\ & \inicio~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|PCatualaux2[2]~31_combout\,
	datab => \inicio~regout\,
	datad => VCC,
	cout => \PIP1|IFID|PC4OUT[3]~30_cout\);

-- Location: LCCOMB_X79_Y20_N4
\PIP1|IFID|PC4OUT[3]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|IFID|PC4OUT[3]~31_combout\ = (\PIP1|IFID|PC4OUT[3]~30_cout\ & (((!\inicio~regout\)) # (!\PIP1|PCatualaux2[3]~30_combout\))) # (!\PIP1|IFID|PC4OUT[3]~30_cout\ & (((\PIP1|PCatualaux2[3]~30_combout\ & \inicio~regout\)) # (GND)))
-- \PIP1|IFID|PC4OUT[3]~32\ = CARRY(((!\PIP1|IFID|PC4OUT[3]~30_cout\) # (!\inicio~regout\)) # (!\PIP1|PCatualaux2[3]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|PCatualaux2[3]~30_combout\,
	datab => \inicio~regout\,
	datad => VCC,
	cin => \PIP1|IFID|PC4OUT[3]~30_cout\,
	combout => \PIP1|IFID|PC4OUT[3]~31_combout\,
	cout => \PIP1|IFID|PC4OUT[3]~32\);

-- Location: LCFF_X79_Y20_N5
\PIP1|IFID|PC4OUT[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP1|IFID|PC4OUT[3]~31_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PC4OUT\(3));

-- Location: LCCOMB_X79_Y20_N6
\PIP1|IFID|PC4OUT[4]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|IFID|PC4OUT[4]~33_combout\ = (\PIP1|IFID|PC4OUT[3]~32\ & (\PIP1|PCatualaux2[4]~32_combout\ & (\inicio~regout\ & VCC))) # (!\PIP1|IFID|PC4OUT[3]~32\ & ((((\PIP1|PCatualaux2[4]~32_combout\ & \inicio~regout\)))))
-- \PIP1|IFID|PC4OUT[4]~34\ = CARRY((\PIP1|PCatualaux2[4]~32_combout\ & (\inicio~regout\ & !\PIP1|IFID|PC4OUT[3]~32\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|PCatualaux2[4]~32_combout\,
	datab => \inicio~regout\,
	datad => VCC,
	cin => \PIP1|IFID|PC4OUT[3]~32\,
	combout => \PIP1|IFID|PC4OUT[4]~33_combout\,
	cout => \PIP1|IFID|PC4OUT[4]~34\);

-- Location: LCFF_X79_Y20_N7
\PIP1|IFID|PC4OUT[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP1|IFID|PC4OUT[4]~33_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PC4OUT\(4));

-- Location: LCCOMB_X77_Y22_N8
\PIP1|PCatualaux2[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[4]~2_combout\ = (\inicio~regout\ & ((\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP2|IDEX|PCbranch\(4))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP1|IFID|PC4OUT\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|PCbranch\(4),
	datab => \PIP1|IFID|PC4OUT\(4),
	datac => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datad => \inicio~regout\,
	combout => \PIP1|PCatualaux2[4]~2_combout\);

-- Location: LCCOMB_X79_Y20_N8
\PIP1|IFID|PC4OUT[5]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|IFID|PC4OUT[5]~35_combout\ = (\PIP1|IFID|PC4OUT[4]~34\ & (((!\PIP1|PCatualaux2[5]~33_combout\)) # (!\inicio~regout\))) # (!\PIP1|IFID|PC4OUT[4]~34\ & (((\inicio~regout\ & \PIP1|PCatualaux2[5]~33_combout\)) # (GND)))
-- \PIP1|IFID|PC4OUT[5]~36\ = CARRY(((!\PIP1|IFID|PC4OUT[4]~34\) # (!\PIP1|PCatualaux2[5]~33_combout\)) # (!\inicio~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inicio~regout\,
	datab => \PIP1|PCatualaux2[5]~33_combout\,
	datad => VCC,
	cin => \PIP1|IFID|PC4OUT[4]~34\,
	combout => \PIP1|IFID|PC4OUT[5]~35_combout\,
	cout => \PIP1|IFID|PC4OUT[5]~36\);

-- Location: LCCOMB_X79_Y20_N10
\PIP1|IFID|PC4OUT[6]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|IFID|PC4OUT[6]~37_combout\ = (\PIP1|IFID|PC4OUT[5]~36\ & (\PIP1|PCatualaux2[6]~34_combout\ & (\inicio~regout\ & VCC))) # (!\PIP1|IFID|PC4OUT[5]~36\ & ((((\PIP1|PCatualaux2[6]~34_combout\ & \inicio~regout\)))))
-- \PIP1|IFID|PC4OUT[6]~38\ = CARRY((\PIP1|PCatualaux2[6]~34_combout\ & (\inicio~regout\ & !\PIP1|IFID|PC4OUT[5]~36\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|PCatualaux2[6]~34_combout\,
	datab => \inicio~regout\,
	datad => VCC,
	cin => \PIP1|IFID|PC4OUT[5]~36\,
	combout => \PIP1|IFID|PC4OUT[6]~37_combout\,
	cout => \PIP1|IFID|PC4OUT[6]~38\);

-- Location: LCFF_X79_Y20_N11
\PIP1|IFID|PC4OUT[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP1|IFID|PC4OUT[6]~37_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PC4OUT\(6));

-- Location: LCCOMB_X75_Y20_N20
\PIP1|PCatualaux2[7]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[7]~35_combout\ = (\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP2|IDEX|PCbranch\(7))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP1|IFID|PC4OUT\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|PCbranch\(7),
	datab => \PIP1|IFID|PC4OUT\(7),
	datac => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	combout => \PIP1|PCatualaux2[7]~35_combout\);

-- Location: LCCOMB_X79_Y20_N12
\PIP1|IFID|PC4OUT[7]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|IFID|PC4OUT[7]~39_combout\ = (\PIP1|IFID|PC4OUT[6]~38\ & (((!\PIP1|PCatualaux2[7]~35_combout\)) # (!\inicio~regout\))) # (!\PIP1|IFID|PC4OUT[6]~38\ & (((\inicio~regout\ & \PIP1|PCatualaux2[7]~35_combout\)) # (GND)))
-- \PIP1|IFID|PC4OUT[7]~40\ = CARRY(((!\PIP1|IFID|PC4OUT[6]~38\) # (!\PIP1|PCatualaux2[7]~35_combout\)) # (!\inicio~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inicio~regout\,
	datab => \PIP1|PCatualaux2[7]~35_combout\,
	datad => VCC,
	cin => \PIP1|IFID|PC4OUT[6]~38\,
	combout => \PIP1|IFID|PC4OUT[7]~39_combout\,
	cout => \PIP1|IFID|PC4OUT[7]~40\);

-- Location: LCFF_X79_Y20_N13
\PIP1|IFID|PC4OUT[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP1|IFID|PC4OUT[7]~39_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PC4OUT\(7));

-- Location: LCCOMB_X78_Y21_N10
\PIP2|SOMB|result[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|SOMB|result[6]~8_combout\ = ((\PIP2|imm32[4]~4_combout\ $ (\PIP1|IFID|PC4OUT\(6) $ (!\PIP2|SOMB|result[5]~7\)))) # (GND)
-- \PIP2|SOMB|result[6]~9\ = CARRY((\PIP2|imm32[4]~4_combout\ & ((\PIP1|IFID|PC4OUT\(6)) # (!\PIP2|SOMB|result[5]~7\))) # (!\PIP2|imm32[4]~4_combout\ & (\PIP1|IFID|PC4OUT\(6) & !\PIP2|SOMB|result[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|imm32[4]~4_combout\,
	datab => \PIP1|IFID|PC4OUT\(6),
	datad => VCC,
	cin => \PIP2|SOMB|result[5]~7\,
	combout => \PIP2|SOMB|result[6]~8_combout\,
	cout => \PIP2|SOMB|result[6]~9\);

-- Location: LCCOMB_X78_Y21_N12
\PIP2|SOMB|result[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|SOMB|result[7]~10_combout\ = (\PIP2|imm32[5]~5_combout\ & ((\PIP1|IFID|PC4OUT\(7) & (\PIP2|SOMB|result[6]~9\ & VCC)) # (!\PIP1|IFID|PC4OUT\(7) & (!\PIP2|SOMB|result[6]~9\)))) # (!\PIP2|imm32[5]~5_combout\ & ((\PIP1|IFID|PC4OUT\(7) & 
-- (!\PIP2|SOMB|result[6]~9\)) # (!\PIP1|IFID|PC4OUT\(7) & ((\PIP2|SOMB|result[6]~9\) # (GND)))))
-- \PIP2|SOMB|result[7]~11\ = CARRY((\PIP2|imm32[5]~5_combout\ & (!\PIP1|IFID|PC4OUT\(7) & !\PIP2|SOMB|result[6]~9\)) # (!\PIP2|imm32[5]~5_combout\ & ((!\PIP2|SOMB|result[6]~9\) # (!\PIP1|IFID|PC4OUT\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|imm32[5]~5_combout\,
	datab => \PIP1|IFID|PC4OUT\(7),
	datad => VCC,
	cin => \PIP2|SOMB|result[6]~9\,
	combout => \PIP2|SOMB|result[7]~10_combout\,
	cout => \PIP2|SOMB|result[7]~11\);

-- Location: LCCOMB_X75_Y21_N10
\PIP3|EXMEM|ResultULA[0]~enfeeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[0]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \PIP3|EXMEM|ResultULA[0]~enfeeder_combout\);

-- Location: LCFF_X75_Y21_N11
\PIP3|EXMEM|ResultULA[0]~en\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|EXMEM|ResultULA[0]~enfeeder_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|ResultULA[0]~en_regout\);

-- Location: LCCOMB_X74_Y20_N2
\PIP3|EXMEM|ResultULA[7]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[7]~59_combout\ = (\PIP3|EXMEM|ResultULA[7]~reg0_Duplicate_1_regout\) # (!\PIP3|EXMEM|ResultULA[0]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[7]~reg0_Duplicate_1_regout\,
	datad => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	combout => \PIP3|EXMEM|ResultULA[7]~59_combout\);

-- Location: LCFF_X78_Y19_N5
\PIP4|MEMWB|ResultULA[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP3|EXMEM|ResultULA[7]~59_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|ResultULA\(7));

-- Location: LCCOMB_X79_Y21_N18
\PIP1|PCatualaux2[8]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[8]~36_combout\ = (\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP2|IDEX|PCbranch\(8))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP1|IFID|PC4OUT\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|PCbranch\(8),
	datab => \PIP1|IFID|PC4OUT\(8),
	datac => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	combout => \PIP1|PCatualaux2[8]~36_combout\);

-- Location: LCCOMB_X79_Y20_N14
\PIP1|IFID|PC4OUT[8]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|IFID|PC4OUT[8]~41_combout\ = (\PIP1|IFID|PC4OUT[7]~40\ & (\inicio~regout\ & (\PIP1|PCatualaux2[8]~36_combout\ & VCC))) # (!\PIP1|IFID|PC4OUT[7]~40\ & ((((\inicio~regout\ & \PIP1|PCatualaux2[8]~36_combout\)))))
-- \PIP1|IFID|PC4OUT[8]~42\ = CARRY((\inicio~regout\ & (\PIP1|PCatualaux2[8]~36_combout\ & !\PIP1|IFID|PC4OUT[7]~40\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inicio~regout\,
	datab => \PIP1|PCatualaux2[8]~36_combout\,
	datad => VCC,
	cin => \PIP1|IFID|PC4OUT[7]~40\,
	combout => \PIP1|IFID|PC4OUT[8]~41_combout\,
	cout => \PIP1|IFID|PC4OUT[8]~42\);

-- Location: LCFF_X79_Y20_N15
\PIP1|IFID|PC4OUT[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP1|IFID|PC4OUT[8]~41_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PC4OUT\(8));

-- Location: LCCOMB_X79_Y21_N24
\PIP1|PCatualaux2[8]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[8]~6_combout\ = (\inicio~regout\ & ((\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP2|IDEX|PCbranch\(8))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP1|IFID|PC4OUT\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|PCbranch\(8),
	datab => \PIP1|IFID|PC4OUT\(8),
	datac => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datad => \inicio~regout\,
	combout => \PIP1|PCatualaux2[8]~6_combout\);

-- Location: LCCOMB_X79_Y20_N16
\PIP1|IFID|PC4OUT[9]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|IFID|PC4OUT[9]~43_combout\ = (\PIP1|IFID|PC4OUT[8]~42\ & (((!\inicio~regout\)) # (!\PIP1|PCatualaux2[9]~37_combout\))) # (!\PIP1|IFID|PC4OUT[8]~42\ & (((\PIP1|PCatualaux2[9]~37_combout\ & \inicio~regout\)) # (GND)))
-- \PIP1|IFID|PC4OUT[9]~44\ = CARRY(((!\PIP1|IFID|PC4OUT[8]~42\) # (!\inicio~regout\)) # (!\PIP1|PCatualaux2[9]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|PCatualaux2[9]~37_combout\,
	datab => \inicio~regout\,
	datad => VCC,
	cin => \PIP1|IFID|PC4OUT[8]~42\,
	combout => \PIP1|IFID|PC4OUT[9]~43_combout\,
	cout => \PIP1|IFID|PC4OUT[9]~44\);

-- Location: LCFF_X79_Y20_N17
\PIP1|IFID|PC4OUT[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP1|IFID|PC4OUT[9]~43_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PC4OUT\(9));

-- Location: M4K_X84_Y23
\PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000023000480000000000000000048000000000022A043A610891000004C00000001C00000007C0000000680000000140000000000000620A8000A200A878261C09C682518090582254081502054081502040094000F",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "text.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FETCH:PIP1|MemInst:MEM_INSTR|altsyncram:altsyncram_component|altsyncram_tl71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \clk~clkctrl_outclk\,
	portaaddr => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X76_Y21_N0
\PIP2|imm32[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|imm32[6]~6_combout\ = (\PIP2|CTRL|Mux5~2_combout\ & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(10)))) # (!\PIP2|CTRL|Mux5~2_combout\ & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(6),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(10),
	datad => \PIP2|CTRL|Mux5~2_combout\,
	combout => \PIP2|imm32[6]~6_combout\);

-- Location: LCCOMB_X78_Y21_N16
\PIP2|SOMB|result[9]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|SOMB|result[9]~14_combout\ = (\PIP2|imm32[7]~7_combout\ & ((\PIP1|IFID|PC4OUT\(9) & (\PIP2|SOMB|result[8]~13\ & VCC)) # (!\PIP1|IFID|PC4OUT\(9) & (!\PIP2|SOMB|result[8]~13\)))) # (!\PIP2|imm32[7]~7_combout\ & ((\PIP1|IFID|PC4OUT\(9) & 
-- (!\PIP2|SOMB|result[8]~13\)) # (!\PIP1|IFID|PC4OUT\(9) & ((\PIP2|SOMB|result[8]~13\) # (GND)))))
-- \PIP2|SOMB|result[9]~15\ = CARRY((\PIP2|imm32[7]~7_combout\ & (!\PIP1|IFID|PC4OUT\(9) & !\PIP2|SOMB|result[8]~13\)) # (!\PIP2|imm32[7]~7_combout\ & ((!\PIP2|SOMB|result[8]~13\) # (!\PIP1|IFID|PC4OUT\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|imm32[7]~7_combout\,
	datab => \PIP1|IFID|PC4OUT\(9),
	datad => VCC,
	cin => \PIP2|SOMB|result[8]~13\,
	combout => \PIP2|SOMB|result[9]~14_combout\,
	cout => \PIP2|SOMB|result[9]~15\);

-- Location: M4K_X84_Y22
\PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a18\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ABADAD0000000500F803030200008800000000008800000042804A4A4A4A4A4A424242420202",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "text.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FETCH:PIP1|MemInst:MEM_INSTR|altsyncram:altsyncram_component|altsyncram_tl71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 8,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \clk~clkctrl_outclk\,
	portaaddr => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: M4K_X84_Y20
\PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a26\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AE38C00002000000000801000800C0140000005000000000000000208",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "text.mif",
	init_file_layout => "port_a",
	logical_ram_name => "FETCH:PIP1|MemInst:MEM_INSTR|altsyncram:altsyncram_component|altsyncram_tl71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 6,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 6,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \clk~combout\,
	portaaddr => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LCCOMB_X83_Y20_N2
\PIP2|CTRL|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|CTRL|Mux2~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(28) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(31)) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27)) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(29))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(28) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(31) $ 
-- (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(31),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(29),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(28),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27),
	combout => \PIP2|CTRL|Mux2~0_combout\);

-- Location: LCCOMB_X83_Y20_N28
\PIP2|CTRL|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|CTRL|Mux2~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(30)) # ((\PIP2|CTRL|Mux2~0_combout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(31) $ (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(31),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(30),
	datac => \PIP2|CTRL|Mux2~0_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(26),
	combout => \PIP2|CTRL|Mux2~1_combout\);

-- Location: LCCOMB_X83_Y20_N14
\PIP2|CTRL|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|CTRL|Mux4~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(26) & (((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(31))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(26) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(31)) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(29) & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(26),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(29),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(31),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27),
	combout => \PIP2|CTRL|Mux4~1_combout\);

-- Location: LCCOMB_X83_Y20_N12
\PIP2|CTRL|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|CTRL|Mux4~0_combout\ = (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(31)) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(29))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(26),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(29),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(31),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27),
	combout => \PIP2|CTRL|Mux4~0_combout\);

-- Location: LCCOMB_X83_Y20_N16
\PIP2|CTRL|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|CTRL|Mux4~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(30)) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(28) & ((\PIP2|CTRL|Mux4~0_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(28) 
-- & (\PIP2|CTRL|Mux4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(28),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(30),
	datac => \PIP2|CTRL|Mux4~1_combout\,
	datad => \PIP2|CTRL|Mux4~0_combout\,
	combout => \PIP2|CTRL|Mux4~2_combout\);

-- Location: LCCOMB_X77_Y22_N0
\PIP2|ULACONTR|alu_ctr~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|ULACONTR|alu_ctr~4_combout\ = (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(4) & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(4),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(3),
	combout => \PIP2|ULACONTR|alu_ctr~4_combout\);

-- Location: LCCOMB_X77_Y18_N0
\PIP2|ULACONTR|alu_ctr~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|ULACONTR|alu_ctr~5_combout\ = (\PIP2|CTRL|Mux3~1_combout\ & (!\PIP2|CTRL|Mux2~1_combout\ & (!\PIP2|CTRL|Mux4~2_combout\ & \PIP2|ULACONTR|alu_ctr~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|CTRL|Mux3~1_combout\,
	datab => \PIP2|CTRL|Mux2~1_combout\,
	datac => \PIP2|CTRL|Mux4~2_combout\,
	datad => \PIP2|ULACONTR|alu_ctr~4_combout\,
	combout => \PIP2|ULACONTR|alu_ctr~5_combout\);

-- Location: LCCOMB_X78_Y18_N18
\PIP2|ULACONTR|alu_ctr~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|ULACONTR|alu_ctr~13_combout\ = (\PIP2|process_1~0_combout\ & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(5) & (\PIP2|ULACONTR|alu_ctr~5_combout\ & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|process_1~0_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(5),
	datac => \PIP2|ULACONTR|alu_ctr~5_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(1),
	combout => \PIP2|ULACONTR|alu_ctr~13_combout\);

-- Location: LCCOMB_X83_Y20_N0
\PIP2|CTRL|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|CTRL|Mux3~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(30)) # ((\PIP2|CTRL|Mux3~0_combout\ & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(31))) # (!\PIP2|CTRL|Mux3~0_combout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(31)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|CTRL|Mux3~0_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(30),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(31),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(29),
	combout => \PIP2|CTRL|Mux3~1_combout\);

-- Location: LCCOMB_X78_Y18_N28
\PIP2|ULACONTR|alu_ctr~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|ULACONTR|alu_ctr~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(5) & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(5),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(1),
	combout => \PIP2|ULACONTR|alu_ctr~11_combout\);

-- Location: LCCOMB_X83_Y20_N6
\PIP2|ULACONTR|Equal16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|ULACONTR|Equal16~3_combout\ = (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(26) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27) & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(26),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(28),
	combout => \PIP2|ULACONTR|Equal16~3_combout\);

-- Location: LCCOMB_X83_Y20_N4
\PIP2|ULACONTR|Equal16~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|ULACONTR|Equal16~13_combout\ = (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(31) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(29) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(30) & 
-- \PIP2|ULACONTR|Equal16~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(31),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(29),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(30),
	datad => \PIP2|ULACONTR|Equal16~3_combout\,
	combout => \PIP2|ULACONTR|Equal16~13_combout\);

-- Location: LCCOMB_X77_Y22_N6
\PIP2|process_1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|process_1~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(3) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(2) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(4) & 
-- !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(3),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(2),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(4),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(0),
	combout => \PIP2|process_1~1_combout\);

-- Location: LCCOMB_X77_Y18_N28
\PIP2|ULACONTR|alu_ctr~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|ULACONTR|alu_ctr~12_combout\ = (!\PIP2|CTRL|Mux4~2_combout\ & (\PIP2|ULACONTR|alu_ctr~11_combout\ & (\PIP2|ULACONTR|Equal16~13_combout\ & \PIP2|process_1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|CTRL|Mux4~2_combout\,
	datab => \PIP2|ULACONTR|alu_ctr~11_combout\,
	datac => \PIP2|ULACONTR|Equal16~13_combout\,
	datad => \PIP2|process_1~1_combout\,
	combout => \PIP2|ULACONTR|alu_ctr~12_combout\);

-- Location: LCCOMB_X78_Y18_N14
\PIP2|ULACONTR|alu_ctr[0]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|ULACONTR|alu_ctr[0]~27_combout\ = (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(0)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(2))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(5))) # 
-- (!\PIP2|ULACONTR|alu_ctr~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|ULACONTR|alu_ctr~5_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(5),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(2),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(0),
	combout => \PIP2|ULACONTR|alu_ctr[0]~27_combout\);

-- Location: LCCOMB_X77_Y18_N30
\PIP2|ULACONTR|alu_ctr[0]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|ULACONTR|alu_ctr[0]~14_combout\ = (\PIP2|ULACONTR|alu_ctr[0]~10_combout\ & (!\PIP2|ULACONTR|alu_ctr~12_combout\ & (\PIP2|ULACONTR|alu_ctr[0]~27_combout\ & !\PIP2|ULACONTR|alu_ctr~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|ULACONTR|alu_ctr[0]~10_combout\,
	datab => \PIP2|ULACONTR|alu_ctr~12_combout\,
	datac => \PIP2|ULACONTR|alu_ctr[0]~27_combout\,
	datad => \PIP2|ULACONTR|alu_ctr~13_combout\,
	combout => \PIP2|ULACONTR|alu_ctr[0]~14_combout\);

-- Location: LCCOMB_X78_Y18_N26
\PIP2|ULACONTR|alu_ctr~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|ULACONTR|alu_ctr~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(5) & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(5),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(2),
	combout => \PIP2|ULACONTR|alu_ctr~2_combout\);

-- Location: LCCOMB_X78_Y18_N0
\PIP2|ULACONTR|alu_ctr~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|ULACONTR|alu_ctr~15_combout\ = (\PIP2|ULACONTR|alu_ctr~5_combout\ & (\PIP2|ULACONTR|alu_ctr~2_combout\ & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(0) & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|ULACONTR|alu_ctr~5_combout\,
	datab => \PIP2|ULACONTR|alu_ctr~2_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(0),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(1),
	combout => \PIP2|ULACONTR|alu_ctr~15_combout\);

-- Location: LCCOMB_X78_Y18_N24
\PIP2|CTRL|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|CTRL|Mux5~0_combout\ = (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(1) & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(1),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(0),
	combout => \PIP2|CTRL|Mux5~0_combout\);

-- Location: LCCOMB_X78_Y18_N12
\PIP2|ULACONTR|alu_ctr~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|ULACONTR|alu_ctr~3_combout\ = (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(2) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(0) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(5) & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(2),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(0),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(5),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(1),
	combout => \PIP2|ULACONTR|alu_ctr~3_combout\);

-- Location: LCCOMB_X78_Y18_N22
\PIP2|ULACONTR|alu_ctr[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|ULACONTR|alu_ctr[0]~6_combout\ = ((!\PIP2|ULACONTR|alu_ctr~3_combout\ & ((!\PIP2|CTRL|Mux5~0_combout\) # (!\PIP2|ULACONTR|alu_ctr~2_combout\)))) # (!\PIP2|ULACONTR|alu_ctr~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|ULACONTR|alu_ctr~5_combout\,
	datab => \PIP2|ULACONTR|alu_ctr~2_combout\,
	datac => \PIP2|CTRL|Mux5~0_combout\,
	datad => \PIP2|ULACONTR|alu_ctr~3_combout\,
	combout => \PIP2|ULACONTR|alu_ctr[0]~6_combout\);

-- Location: LCCOMB_X78_Y18_N2
\PIP2|ULACONTR|alu_ctr[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|ULACONTR|alu_ctr[0]~8_combout\ = (\PIP2|ULACONTR|alu_ctr[0]~6_combout\ & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(5) $ (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(1))) # (!\PIP2|ULACONTR|alu_ctr~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|ULACONTR|alu_ctr~7_combout\,
	datab => \PIP2|ULACONTR|alu_ctr[0]~6_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(5),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(1),
	combout => \PIP2|ULACONTR|alu_ctr[0]~8_combout\);

-- Location: LCCOMB_X77_Y18_N2
\PIP2|IDEX|ula_ctr[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|ula_ctr[0]~1_combout\ = (\PIP2|IDEX|ula_ctr[0]~0_combout\ & (\PIP2|ULACONTR|alu_ctr[0]~14_combout\ & (!\PIP2|ULACONTR|alu_ctr~15_combout\ & \PIP2|ULACONTR|alu_ctr[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~0_combout\,
	datab => \PIP2|ULACONTR|alu_ctr[0]~14_combout\,
	datac => \PIP2|ULACONTR|alu_ctr~15_combout\,
	datad => \PIP2|ULACONTR|alu_ctr[0]~8_combout\,
	combout => \PIP2|IDEX|ula_ctr[0]~1_combout\);

-- Location: LCCOMB_X77_Y18_N4
\PIP2|ULACONTR|alu_ctr[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|ULACONTR|alu_ctr[0]~16_combout\ = (\PIP2|IDEX|ula_ctr[0]~1_combout\ & ((\PIP2|CTRL|Mux4~2_combout\ & ((\PIP2|CTRL|Mux3~1_combout\))) # (!\PIP2|CTRL|Mux4~2_combout\ & ((!\PIP2|CTRL|Mux3~1_combout\) # (!\PIP2|CTRL|Mux2~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|CTRL|Mux4~2_combout\,
	datab => \PIP2|CTRL|Mux2~1_combout\,
	datac => \PIP2|CTRL|Mux3~1_combout\,
	datad => \PIP2|IDEX|ula_ctr[0]~1_combout\,
	combout => \PIP2|ULACONTR|alu_ctr[0]~16_combout\);

-- Location: LCCOMB_X77_Y18_N14
\PIP2|ULACONTR|alu_ctr[3]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|ULACONTR|alu_ctr[3]~26_combout\ = (!\PIP2|ULACONTR|alu_ctr[0]~16_combout\ & ((\PIP2|IDEX|ula_ctr[0]~1_combout\) # ((!\PIP2|ULACONTR|alu_ctr~25_combout\ & !\PIP2|ULACONTR|alu_ctr~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|ULACONTR|alu_ctr~25_combout\,
	datab => \PIP2|ULACONTR|alu_ctr~13_combout\,
	datac => \PIP2|ULACONTR|alu_ctr[0]~16_combout\,
	datad => \PIP2|IDEX|ula_ctr[0]~1_combout\,
	combout => \PIP2|ULACONTR|alu_ctr[3]~26_combout\);

-- Location: LCFF_X77_Y18_N11
\PIP2|IDEX|ula_ctr[3]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP2|ULACONTR|alu_ctr[3]~26_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\);

-- Location: LCCOMB_X78_Y18_N16
\PIP2|process_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|process_1~0_combout\ = (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(2) & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(2),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(0),
	combout => \PIP2|process_1~0_combout\);

-- Location: LCCOMB_X78_Y18_N30
\PIP2|ULACONTR|alu_ctr[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|ULACONTR|alu_ctr[0]~9_combout\ = (\PIP2|ULACONTR|alu_ctr~5_combout\ & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(5) & (\PIP2|process_1~0_combout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|ULACONTR|alu_ctr~5_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(5),
	datac => \PIP2|process_1~0_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(1),
	combout => \PIP2|ULACONTR|alu_ctr[0]~9_combout\);

-- Location: LCCOMB_X77_Y18_N26
\PIP2|ULACONTR|alu_ctr[0]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|ULACONTR|alu_ctr[0]~10_combout\ = (!\PIP2|ULACONTR|alu_ctr[0]~9_combout\ & ((\PIP2|CTRL|Mux3~1_combout\) # ((\PIP2|CTRL|Mux2~1_combout\) # (\PIP2|CTRL|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|CTRL|Mux3~1_combout\,
	datab => \PIP2|CTRL|Mux2~1_combout\,
	datac => \PIP2|CTRL|Mux4~2_combout\,
	datad => \PIP2|ULACONTR|alu_ctr[0]~9_combout\,
	combout => \PIP2|ULACONTR|alu_ctr[0]~10_combout\);

-- Location: LCCOMB_X78_Y18_N20
\PIP2|ULACONTR|alu_ctr~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|ULACONTR|alu_ctr~7_combout\ = (\PIP2|ULACONTR|alu_ctr~5_combout\ & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(2) & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|ULACONTR|alu_ctr~5_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(2),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(0),
	combout => \PIP2|ULACONTR|alu_ctr~7_combout\);

-- Location: LCCOMB_X78_Y18_N8
\PIP2|ULACONTR|alu_ctr[1]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|ULACONTR|alu_ctr[1]~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(1) & (!\PIP2|ULACONTR|alu_ctr~19_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(1) & 
-- (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(5)) # (!\PIP2|ULACONTR|alu_ctr~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|ULACONTR|alu_ctr~19_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(5),
	datac => \PIP2|ULACONTR|alu_ctr~7_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(1),
	combout => \PIP2|ULACONTR|alu_ctr[1]~20_combout\);

-- Location: LCCOMB_X77_Y18_N22
\PIP2|ULACONTR|alu_ctr[1]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|ULACONTR|alu_ctr[1]~21_combout\ = (\PIP2|ULACONTR|alu_ctr[1]~20_combout\ & ((!\PIP2|IDEX|ula_ctr[0]~1_combout\) # (!\PIP2|ULACONTR|Equal16~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|ULACONTR|Equal16~12_combout\,
	datac => \PIP2|ULACONTR|alu_ctr[1]~20_combout\,
	datad => \PIP2|IDEX|ula_ctr[0]~1_combout\,
	combout => \PIP2|ULACONTR|alu_ctr[1]~21_combout\);

-- Location: LCCOMB_X77_Y18_N18
\PIP2|ULACONTR|alu_ctr[1]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|ULACONTR|alu_ctr[1]~22_combout\ = (!\PIP2|ULACONTR|alu_ctr[1]~18_combout\ & (\PIP2|ULACONTR|alu_ctr[0]~10_combout\ & (!\PIP2|ULACONTR|alu_ctr[0]~16_combout\ & \PIP2|ULACONTR|alu_ctr[1]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|ULACONTR|alu_ctr[1]~18_combout\,
	datab => \PIP2|ULACONTR|alu_ctr[0]~10_combout\,
	datac => \PIP2|ULACONTR|alu_ctr[0]~16_combout\,
	datad => \PIP2|ULACONTR|alu_ctr[1]~21_combout\,
	combout => \PIP2|ULACONTR|alu_ctr[1]~22_combout\);

-- Location: LCFF_X77_Y18_N19
\PIP2|IDEX|ula_ctr[1]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|ULACONTR|alu_ctr[1]~22_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\);

-- Location: LCCOMB_X77_Y18_N16
\PIP2|ULACONTR|alu_ctr[2]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|ULACONTR|alu_ctr[2]~24_combout\ = (!\PIP2|ULACONTR|alu_ctr[2]~23_combout\ & (!\PIP2|ULACONTR|alu_ctr~12_combout\ & (!\PIP2|ULACONTR|alu_ctr~15_combout\ & \PIP2|ULACONTR|alu_ctr[1]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|ULACONTR|alu_ctr[2]~23_combout\,
	datab => \PIP2|ULACONTR|alu_ctr~12_combout\,
	datac => \PIP2|ULACONTR|alu_ctr~15_combout\,
	datad => \PIP2|ULACONTR|alu_ctr[1]~21_combout\,
	combout => \PIP2|ULACONTR|alu_ctr[2]~24_combout\);

-- Location: LCFF_X77_Y18_N17
\PIP2|IDEX|ula_ctr[2]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|ULACONTR|alu_ctr[2]~24_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\);

-- Location: LCCOMB_X77_Y18_N8
\PIP2|ULACONTR|alu_ctr[0]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|ULACONTR|alu_ctr[0]~17_combout\ = (\PIP2|ULACONTR|alu_ctr[0]~8_combout\ & (!\PIP2|ULACONTR|alu_ctr[0]~16_combout\ & ((\PIP2|IDEX|ula_ctr[0]~1_combout\) # (!\PIP2|ULACONTR|alu_ctr[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|ULACONTR|alu_ctr[0]~8_combout\,
	datab => \PIP2|IDEX|ula_ctr[0]~1_combout\,
	datac => \PIP2|ULACONTR|alu_ctr[0]~16_combout\,
	datad => \PIP2|ULACONTR|alu_ctr[0]~14_combout\,
	combout => \PIP2|ULACONTR|alu_ctr[0]~17_combout\);

-- Location: LCFF_X77_Y18_N9
\PIP2|IDEX|ula_ctr[0]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|ULACONTR|alu_ctr[0]~17_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\);

-- Location: LCCOMB_X72_Y18_N30
\PIP3|EXMEM|ResultULA[14]~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[14]~113_combout\ = (!\PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\ & ((\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datac => \PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\,
	datad => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	combout => \PIP3|EXMEM|ResultULA[14]~113_combout\);

-- Location: LCCOMB_X72_Y18_N24
\PIP3|EXMEM|ResultULA[14]~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[14]~112_combout\ = (\PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\) # ((\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & !\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datac => \PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\,
	datad => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	combout => \PIP3|EXMEM|ResultULA[14]~112_combout\);

-- Location: LCFF_X74_Y24_N27
\PIP2|IDEX|saida1[9]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP2|BREG|Mux22~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida1[9]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X72_Y21_N4
\PIP2|IDEX|saida2[5]~enfeeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[5]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \PIP2|IDEX|saida2[5]~enfeeder_combout\);

-- Location: LCFF_X72_Y21_N5
\PIP2|IDEX|saida2[5]~en\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida2[5]~enfeeder_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida2[5]~en_regout\);

-- Location: LCCOMB_X74_Y24_N2
\PIP3|MUX1|S[9]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX1|S[9]~23_combout\ = (\PIP2|IDEX|isShift~regout\ & (\PIP2|IDEX|signImm\(9))) # (!\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|saida1[9]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|signImm\(9),
	datab => \PIP2|IDEX|saida1[9]~reg0_Duplicate_1_regout\,
	datac => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|isShift~regout\,
	combout => \PIP3|MUX1|S[9]~23_combout\);

-- Location: LCCOMB_X93_Y17_N2
\PIP2|BREG|regs[27][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[27][9]~feeder_combout\ = \PIP2|DataEscrita[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[9]~9_combout\,
	combout => \PIP2|BREG|regs[27][9]~feeder_combout\);

-- Location: LCFF_X88_Y24_N21
\PIP2|IDEX|instrAUX[18]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|instrAUX[18]~reg0_Duplicate_1_regout\);

-- Location: LCFF_X83_Y22_N1
\PIP2|IDEX|instrAUX[13]~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|instrAUX[13]~reg0_regout\);

-- Location: LCCOMB_X87_Y23_N2
\PIP3|MUXRegDst|S[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUXRegDst|S[2]~3_combout\ = (\PIP2|IDEX|RegDst~regout\ & (((\PIP2|IDEX|instrAUX[13]~reg0_regout\)))) # (!\PIP2|IDEX|RegDst~regout\ & ((\PIP2|IDEX|instrAUX[18]~reg0_Duplicate_1_regout\) # ((!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|RegDst~regout\,
	datab => \PIP2|IDEX|instrAUX[18]~reg0_Duplicate_1_regout\,
	datac => \PIP2|IDEX|instrAUX[13]~reg0_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP3|MUXRegDst|S[2]~3_combout\);

-- Location: LCFF_X87_Y23_N3
\PIP3|EXMEM|fwdWrtReg1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|MUXRegDst|S[2]~3_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|fwdWrtReg1\(2));

-- Location: LCFF_X87_Y23_N5
\PIP4|MEMWB|fwdWrtReg2[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP3|EXMEM|fwdWrtReg1\(2),
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|fwdWrtReg2\(2));

-- Location: LCCOMB_X87_Y23_N4
\PIP2|RegEscrita[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|RegEscrita[2]~1_combout\ = ((!\rst~combout\ & \PIP4|MEMWB|fwdWrtReg2\(2))) # (!\PIP2|isJALout~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|isJALout~3_combout\,
	datab => \rst~combout\,
	datac => \PIP4|MEMWB|fwdWrtReg2\(2),
	combout => \PIP2|RegEscrita[2]~1_combout\);

-- Location: LCCOMB_X78_Y22_N28
\PIP2|IDEX|instrAUX[15]~reg0feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|instrAUX[15]~reg0feeder_combout\ = \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(15),
	combout => \PIP2|IDEX|instrAUX[15]~reg0feeder_combout\);

-- Location: LCFF_X78_Y22_N29
\PIP2|IDEX|instrAUX[15]~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|instrAUX[15]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|instrAUX[15]~reg0_regout\);

-- Location: LCFF_X90_Y21_N15
\PIP2|IDEX|instrAUX[20]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|instrAUX[20]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X87_Y23_N24
\PIP3|MUXRegDst|S[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUXRegDst|S[4]~2_combout\ = (\PIP2|IDEX|RegDst~regout\ & (((\PIP2|IDEX|instrAUX[15]~reg0_regout\)))) # (!\PIP2|IDEX|RegDst~regout\ & (((\PIP2|IDEX|instrAUX[20]~reg0_Duplicate_1_regout\)) # (!\PIP2|IDEX|saida2[5]~en_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|RegDst~regout\,
	datab => \PIP2|IDEX|saida2[5]~en_regout\,
	datac => \PIP2|IDEX|instrAUX[15]~reg0_regout\,
	datad => \PIP2|IDEX|instrAUX[20]~reg0_Duplicate_1_regout\,
	combout => \PIP3|MUXRegDst|S[4]~2_combout\);

-- Location: LCFF_X87_Y23_N25
\PIP3|EXMEM|fwdWrtReg1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|MUXRegDst|S[4]~2_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|fwdWrtReg1\(4));

-- Location: LCFF_X87_Y23_N13
\PIP4|MEMWB|fwdWrtReg2[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP3|EXMEM|fwdWrtReg1\(4),
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|fwdWrtReg2\(4));

-- Location: LCCOMB_X87_Y23_N12
\PIP2|RegEscrita[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|RegEscrita[4]~0_combout\ = ((!\rst~combout\ & \PIP4|MEMWB|fwdWrtReg2\(4))) # (!\PIP2|isJALout~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|isJALout~3_combout\,
	datab => \rst~combout\,
	datac => \PIP4|MEMWB|fwdWrtReg2\(4),
	combout => \PIP2|RegEscrita[4]~0_combout\);

-- Location: LCCOMB_X83_Y19_N16
\PIP2|process_1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|process_1~3_combout\ = (\PIP2|process_1~2_combout\ & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(26) & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|process_1~2_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(26),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27),
	combout => \PIP2|process_1~3_combout\);

-- Location: LCFF_X83_Y19_N7
\PIP2|IDEX|RegDst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP2|process_1~3_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|RegDst~regout\);

-- Location: LCCOMB_X79_Y18_N26
\PIP2|IDEX|instrAUX[12]~reg0feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|instrAUX[12]~reg0feeder_combout\ = \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(12),
	combout => \PIP2|IDEX|instrAUX[12]~reg0feeder_combout\);

-- Location: LCFF_X79_Y18_N27
\PIP2|IDEX|instrAUX[12]~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|instrAUX[12]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|instrAUX[12]~reg0_regout\);

-- Location: LCCOMB_X87_Y23_N8
\PIP3|MUXRegDst|S[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUXRegDst|S[1]~0_combout\ = (\PIP2|IDEX|RegDst~regout\ & (((\PIP2|IDEX|instrAUX[12]~reg0_regout\)))) # (!\PIP2|IDEX|RegDst~regout\ & ((\PIP2|IDEX|instrAUX[17]~reg0_Duplicate_1_regout\) # ((!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|instrAUX[17]~reg0_Duplicate_1_regout\,
	datab => \PIP2|IDEX|saida2[5]~en_regout\,
	datac => \PIP2|IDEX|RegDst~regout\,
	datad => \PIP2|IDEX|instrAUX[12]~reg0_regout\,
	combout => \PIP3|MUXRegDst|S[1]~0_combout\);

-- Location: LCFF_X87_Y23_N9
\PIP3|EXMEM|fwdWrtReg1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|MUXRegDst|S[1]~0_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|fwdWrtReg1\(1));

-- Location: LCFF_X87_Y23_N21
\PIP4|MEMWB|fwdWrtReg2[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP3|EXMEM|fwdWrtReg1\(1),
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|fwdWrtReg2\(1));

-- Location: LCCOMB_X77_Y21_N10
\PIP2|IDEX|instrAUX[11]~reg0feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|instrAUX[11]~reg0feeder_combout\ = \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(11),
	combout => \PIP2|IDEX|instrAUX[11]~reg0feeder_combout\);

-- Location: LCFF_X77_Y21_N11
\PIP2|IDEX|instrAUX[11]~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|instrAUX[11]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|instrAUX[11]~reg0_regout\);

-- Location: LCCOMB_X87_Y23_N30
\PIP3|MUXRegDst|S[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUXRegDst|S[0]~1_combout\ = (\PIP2|IDEX|RegDst~regout\ & (((\PIP2|IDEX|instrAUX[11]~reg0_regout\)))) # (!\PIP2|IDEX|RegDst~regout\ & ((\PIP2|IDEX|instrAUX[16]~reg0_Duplicate_1_regout\) # ((!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|instrAUX[16]~reg0_Duplicate_1_regout\,
	datab => \PIP2|IDEX|saida2[5]~en_regout\,
	datac => \PIP2|IDEX|RegDst~regout\,
	datad => \PIP2|IDEX|instrAUX[11]~reg0_regout\,
	combout => \PIP3|MUXRegDst|S[0]~1_combout\);

-- Location: LCFF_X87_Y23_N31
\PIP3|EXMEM|fwdWrtReg1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|MUXRegDst|S[0]~1_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|fwdWrtReg1\(0));

-- Location: LCFF_X88_Y23_N25
\PIP4|MEMWB|fwdWrtReg2[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP3|EXMEM|fwdWrtReg1\(0),
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|fwdWrtReg2\(0));

-- Location: LCCOMB_X87_Y23_N20
\PIP2|BREG|Decoder0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Decoder0~3_combout\ = ((!\rst~combout\ & (\PIP4|MEMWB|fwdWrtReg2\(1) & \PIP4|MEMWB|fwdWrtReg2\(0)))) # (!\PIP2|isJALout~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|isJALout~3_combout\,
	datab => \rst~combout\,
	datac => \PIP4|MEMWB|fwdWrtReg2\(1),
	datad => \PIP4|MEMWB|fwdWrtReg2\(0),
	combout => \PIP2|BREG|Decoder0~3_combout\);

-- Location: LCCOMB_X89_Y23_N8
\PIP2|BREG|Decoder0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Decoder0~18_combout\ = (\PIP2|BREG|Decoder0~8_combout\ & (!\PIP2|RegEscrita[2]~1_combout\ & (\PIP2|RegEscrita[4]~0_combout\ & \PIP2|BREG|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Decoder0~8_combout\,
	datab => \PIP2|RegEscrita[2]~1_combout\,
	datac => \PIP2|RegEscrita[4]~0_combout\,
	datad => \PIP2|BREG|Decoder0~3_combout\,
	combout => \PIP2|BREG|Decoder0~18_combout\);

-- Location: LCFF_X93_Y17_N3
\PIP2|BREG|regs[27][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[27][9]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[27][9]~regout\);

-- Location: LCCOMB_X91_Y17_N22
\PIP2|BREG|regs[31][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[31][9]~feeder_combout\ = \PIP2|DataEscrita[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[9]~9_combout\,
	combout => \PIP2|BREG|regs[31][9]~feeder_combout\);

-- Location: LCCOMB_X89_Y23_N22
\PIP2|BREG|Decoder0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Decoder0~21_combout\ = (\PIP2|BREG|Decoder0~8_combout\ & (\PIP2|RegEscrita[2]~1_combout\ & (\PIP2|RegEscrita[4]~0_combout\ & \PIP2|BREG|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Decoder0~8_combout\,
	datab => \PIP2|RegEscrita[2]~1_combout\,
	datac => \PIP2|RegEscrita[4]~0_combout\,
	datad => \PIP2|BREG|Decoder0~3_combout\,
	combout => \PIP2|BREG|Decoder0~21_combout\);

-- Location: LCFF_X91_Y17_N23
\PIP2|BREG|regs[31][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[31][9]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[31][9]~regout\);

-- Location: LCCOMB_X94_Y17_N4
\PIP2|BREG|regs[23][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[23][9]~feeder_combout\ = \PIP2|DataEscrita[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[9]~9_combout\,
	combout => \PIP2|BREG|regs[23][9]~feeder_combout\);

-- Location: LCCOMB_X78_Y22_N10
\PIP2|IDEX|instrAUX[14]~reg0feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|instrAUX[14]~reg0feeder_combout\ = \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(14),
	combout => \PIP2|IDEX|instrAUX[14]~reg0feeder_combout\);

-- Location: LCFF_X78_Y22_N11
\PIP2|IDEX|instrAUX[14]~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|instrAUX[14]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|instrAUX[14]~reg0_regout\);

-- Location: LCCOMB_X87_Y23_N0
\PIP3|MUXRegDst|S[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUXRegDst|S[3]~4_combout\ = (\PIP2|IDEX|RegDst~regout\ & (((\PIP2|IDEX|instrAUX[14]~reg0_regout\)))) # (!\PIP2|IDEX|RegDst~regout\ & ((\PIP2|IDEX|instrAUX[19]~reg0_Duplicate_1_regout\) # ((!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|instrAUX[19]~reg0_Duplicate_1_regout\,
	datab => \PIP2|IDEX|saida2[5]~en_regout\,
	datac => \PIP2|IDEX|RegDst~regout\,
	datad => \PIP2|IDEX|instrAUX[14]~reg0_regout\,
	combout => \PIP3|MUXRegDst|S[3]~4_combout\);

-- Location: LCFF_X87_Y23_N1
\PIP3|EXMEM|fwdWrtReg1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|MUXRegDst|S[3]~4_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|fwdWrtReg1\(3));

-- Location: LCFF_X87_Y23_N19
\PIP4|MEMWB|fwdWrtReg2[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP3|EXMEM|fwdWrtReg1\(3),
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|fwdWrtReg2\(3));

-- Location: LCCOMB_X83_Y19_N14
\PIP2|CTRL|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|CTRL|Mux8~2_combout\ = (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(31) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(28) & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(31),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(28),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(30),
	combout => \PIP2|CTRL|Mux8~2_combout\);

-- Location: LCCOMB_X83_Y19_N20
\PIP2|CTRL|Mux8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|CTRL|Mux8~5_combout\ = (\PIP2|CTRL|Mux8~2_combout\ & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(29) & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(26)) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27),
	datab => \PIP2|CTRL|Mux8~2_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(29),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(26),
	combout => \PIP2|CTRL|Mux8~5_combout\);

-- Location: LCCOMB_X83_Y19_N24
\PIP2|CTRL|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|CTRL|Mux0~2_combout\ = (\PIP2|CTRL|Mux8~5_combout\) # ((\PIP2|CTRL|Mux0~1_combout\ & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(28) & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|CTRL|Mux0~1_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(28),
	datac => \PIP2|CTRL|Mux8~5_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(30),
	combout => \PIP2|CTRL|Mux0~2_combout\);

-- Location: LCFF_X83_Y19_N25
\PIP2|IDEX|EscreveRegFwd\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|CTRL|Mux0~2_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|EscreveRegFwd~regout\);

-- Location: LCFF_X83_Y19_N3
\PIP3|EXMEM|EscreveRegOUT\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP2|IDEX|EscreveRegFwd~regout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|EscreveRegOUT~regout\);

-- Location: LCFF_X87_Y23_N7
\PIP4|MEMWB|EscreveRegOUT\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP3|EXMEM|EscreveRegOUT~regout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|EscreveRegOUT~regout\);

-- Location: LCCOMB_X87_Y23_N18
\PIP2|BREG|Decoder0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Decoder0~1_combout\ = (\PIP2|isJALout~3_combout\ & (!\rst~combout\ & (!\PIP4|MEMWB|fwdWrtReg2\(3) & \PIP4|MEMWB|EscreveRegOUT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|isJALout~3_combout\,
	datab => \rst~combout\,
	datac => \PIP4|MEMWB|fwdWrtReg2\(3),
	datad => \PIP4|MEMWB|EscreveRegOUT~regout\,
	combout => \PIP2|BREG|Decoder0~1_combout\);

-- Location: LCCOMB_X89_Y23_N28
\PIP2|BREG|Decoder0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Decoder0~6_combout\ = (\PIP2|BREG|Decoder0~3_combout\ & (\PIP2|RegEscrita[2]~1_combout\ & (\PIP2|RegEscrita[4]~0_combout\ & \PIP2|BREG|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Decoder0~3_combout\,
	datab => \PIP2|RegEscrita[2]~1_combout\,
	datac => \PIP2|RegEscrita[4]~0_combout\,
	datad => \PIP2|BREG|Decoder0~1_combout\,
	combout => \PIP2|BREG|Decoder0~6_combout\);

-- Location: LCFF_X94_Y17_N5
\PIP2|BREG|regs[23][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[23][9]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[23][9]~regout\);

-- Location: LCCOMB_X89_Y17_N4
\PIP2|BREG|Mux54~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux54~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[23][9]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[19][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[19][9]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[23][9]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux54~7_combout\);

-- Location: LCCOMB_X89_Y17_N26
\PIP2|BREG|Mux54~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux54~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux54~7_combout\ & ((\PIP2|BREG|regs[31][9]~regout\))) # (!\PIP2|BREG|Mux54~7_combout\ & (\PIP2|BREG|regs[27][9]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux54~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|regs[27][9]~regout\,
	datac => \PIP2|BREG|regs[31][9]~regout\,
	datad => \PIP2|BREG|Mux54~7_combout\,
	combout => \PIP2|BREG|Mux54~8_combout\);

-- Location: LCCOMB_X83_Y20_N10
\PIP2|process_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|process_1~2_combout\ = (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(30) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(31) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(28) & 
-- !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(30),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(31),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(28),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(29),
	combout => \PIP2|process_1~2_combout\);

-- Location: LCCOMB_X83_Y20_N30
\PIP2|isJALout~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|isJALout~3_combout\ = (((\PIP2|riseMark~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(26))) # (!\PIP2|process_1~2_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27),
	datab => \PIP2|process_1~2_combout\,
	datac => \PIP2|riseMark~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(26),
	combout => \PIP2|isJALout~3_combout\);

-- Location: LCCOMB_X91_Y23_N10
\PIP2|BREG|Decoder0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Decoder0~7_combout\ = (!\rst~combout\ & (\PIP2|isJALout~3_combout\ & (\PIP4|MEMWB|fwdWrtReg2\(0) & !\PIP4|MEMWB|fwdWrtReg2\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \PIP2|isJALout~3_combout\,
	datac => \PIP4|MEMWB|fwdWrtReg2\(0),
	datad => \PIP4|MEMWB|fwdWrtReg2\(1),
	combout => \PIP2|BREG|Decoder0~7_combout\);

-- Location: LCCOMB_X89_Y23_N2
\PIP2|BREG|Decoder0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Decoder0~13_combout\ = (\PIP2|BREG|Decoder0~8_combout\ & (\PIP2|RegEscrita[4]~0_combout\ & (\PIP2|RegEscrita[2]~1_combout\ & \PIP2|BREG|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Decoder0~8_combout\,
	datab => \PIP2|RegEscrita[4]~0_combout\,
	datac => \PIP2|RegEscrita[2]~1_combout\,
	datad => \PIP2|BREG|Decoder0~7_combout\,
	combout => \PIP2|BREG|Decoder0~13_combout\);

-- Location: LCFF_X93_Y24_N31
\PIP2|BREG|regs[29][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[9]~9_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[29][9]~regout\);

-- Location: LCCOMB_X92_Y21_N0
\PIP2|BREG|regs[21][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[21][9]~feeder_combout\ = \PIP2|DataEscrita[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[9]~9_combout\,
	combout => \PIP2|BREG|regs[21][9]~feeder_combout\);

-- Location: LCCOMB_X91_Y23_N30
\PIP2|BREG|Decoder0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Decoder0~17_combout\ = (\PIP2|RegEscrita[4]~0_combout\ & (\PIP2|RegEscrita[2]~1_combout\ & (\PIP2|BREG|Decoder0~1_combout\ & \PIP2|BREG|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|RegEscrita[4]~0_combout\,
	datab => \PIP2|RegEscrita[2]~1_combout\,
	datac => \PIP2|BREG|Decoder0~1_combout\,
	datad => \PIP2|BREG|Decoder0~7_combout\,
	combout => \PIP2|BREG|Decoder0~17_combout\);

-- Location: LCFF_X92_Y21_N1
\PIP2|BREG|regs[21][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[21][9]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[21][9]~regout\);

-- Location: LCCOMB_X92_Y21_N14
\PIP2|BREG|Mux54~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux54~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|regs[21][9]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[17][9]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[17][9]~regout\,
	datab => \PIP2|BREG|regs[21][9]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux54~0_combout\);

-- Location: LCCOMB_X92_Y24_N14
\PIP2|BREG|Mux54~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux54~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux54~0_combout\ & ((\PIP2|BREG|regs[29][9]~regout\))) # (!\PIP2|BREG|Mux54~0_combout\ & (\PIP2|BREG|regs[25][9]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux54~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[25][9]~regout\,
	datab => \PIP2|BREG|regs[29][9]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP2|BREG|Mux54~0_combout\,
	combout => \PIP2|BREG|Mux54~1_combout\);

-- Location: LCCOMB_X91_Y23_N18
\PIP2|BREG|Decoder0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Decoder0~10_combout\ = (\PIP2|isJALout~3_combout\ & ((\rst~combout\) # ((!\PIP4|MEMWB|fwdWrtReg2\(0) & !\PIP4|MEMWB|fwdWrtReg2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \PIP2|isJALout~3_combout\,
	datac => \PIP4|MEMWB|fwdWrtReg2\(0),
	datad => \PIP4|MEMWB|fwdWrtReg2\(1),
	combout => \PIP2|BREG|Decoder0~10_combout\);

-- Location: LCCOMB_X91_Y23_N0
\PIP2|BREG|Decoder0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Decoder0~16_combout\ = (\PIP2|BREG|Decoder0~1_combout\ & (\PIP2|BREG|Decoder0~10_combout\ & (!\PIP2|RegEscrita[2]~1_combout\ & \PIP2|RegEscrita[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Decoder0~1_combout\,
	datab => \PIP2|BREG|Decoder0~10_combout\,
	datac => \PIP2|RegEscrita[2]~1_combout\,
	datad => \PIP2|RegEscrita[4]~0_combout\,
	combout => \PIP2|BREG|Decoder0~16_combout\);

-- Location: LCFF_X94_Y21_N29
\PIP2|BREG|regs[16][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[9]~9_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[16][9]~regout\);

-- Location: LCCOMB_X94_Y21_N28
\PIP2|BREG|Mux54~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux54~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[24][9]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|regs[16][9]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[24][9]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[16][9]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux54~4_combout\);

-- Location: LCCOMB_X94_Y24_N22
\PIP2|BREG|Mux54~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux54~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux54~4_combout\ & (\PIP2|BREG|regs[28][9]~regout\)) # (!\PIP2|BREG|Mux54~4_combout\ & ((\PIP2|BREG|regs[20][9]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux54~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[28][9]~regout\,
	datab => \PIP2|BREG|regs[20][9]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP2|BREG|Mux54~4_combout\,
	combout => \PIP2|BREG|Mux54~5_combout\);

-- Location: LCCOMB_X88_Y23_N24
\PIP2|BREG|Decoder0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Decoder0~0_combout\ = (\PIP2|isJALout~3_combout\ & (!\rst~combout\ & (!\PIP4|MEMWB|fwdWrtReg2\(0) & \PIP4|MEMWB|fwdWrtReg2\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|isJALout~3_combout\,
	datab => \rst~combout\,
	datac => \PIP4|MEMWB|fwdWrtReg2\(0),
	datad => \PIP4|MEMWB|fwdWrtReg2\(1),
	combout => \PIP2|BREG|Decoder0~0_combout\);

-- Location: LCCOMB_X89_Y23_N26
\PIP2|BREG|Decoder0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Decoder0~19_combout\ = (\PIP2|BREG|Decoder0~8_combout\ & (\PIP2|RegEscrita[4]~0_combout\ & (\PIP2|RegEscrita[2]~1_combout\ & \PIP2|BREG|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Decoder0~8_combout\,
	datab => \PIP2|RegEscrita[4]~0_combout\,
	datac => \PIP2|RegEscrita[2]~1_combout\,
	datad => \PIP2|BREG|Decoder0~0_combout\,
	combout => \PIP2|BREG|Decoder0~19_combout\);

-- Location: LCFF_X86_Y21_N27
\PIP2|BREG|regs[30][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[9]~9_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[30][9]~regout\);

-- Location: LCCOMB_X87_Y20_N28
\PIP2|BREG|regs[22][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[22][9]~feeder_combout\ = \PIP2|DataEscrita[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[9]~9_combout\,
	combout => \PIP2|BREG|regs[22][9]~feeder_combout\);

-- Location: LCCOMB_X88_Y23_N26
\PIP2|BREG|Decoder0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Decoder0~2_combout\ = (\PIP2|BREG|Decoder0~0_combout\ & (\PIP2|BREG|Decoder0~1_combout\ & (\PIP2|RegEscrita[2]~1_combout\ & \PIP2|RegEscrita[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Decoder0~0_combout\,
	datab => \PIP2|BREG|Decoder0~1_combout\,
	datac => \PIP2|RegEscrita[2]~1_combout\,
	datad => \PIP2|RegEscrita[4]~0_combout\,
	combout => \PIP2|BREG|Decoder0~2_combout\);

-- Location: LCFF_X87_Y20_N29
\PIP2|BREG|regs[22][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[22][9]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[22][9]~regout\);

-- Location: LCCOMB_X86_Y21_N8
\PIP2|BREG|Mux54~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux54~3_combout\ = (\PIP2|BREG|Mux54~2_combout\ & ((\PIP2|BREG|regs[30][9]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP2|BREG|Mux54~2_combout\ & (((\PIP2|BREG|regs[22][9]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux54~2_combout\,
	datab => \PIP2|BREG|regs[30][9]~regout\,
	datac => \PIP2|BREG|regs[22][9]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux54~3_combout\);

-- Location: LCCOMB_X78_Y24_N6
\PIP2|BREG|Mux54~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux54~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux54~3_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|Mux54~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|Mux54~5_combout\,
	datad => \PIP2|BREG|Mux54~3_combout\,
	combout => \PIP2|BREG|Mux54~6_combout\);

-- Location: LCCOMB_X78_Y24_N20
\PIP2|BREG|Mux54~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux54~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux54~6_combout\ & (\PIP2|BREG|Mux54~8_combout\)) # (!\PIP2|BREG|Mux54~6_combout\ & ((\PIP2|BREG|Mux54~1_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux54~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|Mux54~8_combout\,
	datac => \PIP2|BREG|Mux54~1_combout\,
	datad => \PIP2|BREG|Mux54~6_combout\,
	combout => \PIP2|BREG|Mux54~9_combout\);

-- Location: LCCOMB_X87_Y23_N6
\PIP2|BREG|Decoder0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Decoder0~8_combout\ = ((!\rst~combout\ & (\PIP4|MEMWB|EscreveRegOUT~regout\ & \PIP4|MEMWB|fwdWrtReg2\(3)))) # (!\PIP2|isJALout~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|isJALout~3_combout\,
	datab => \rst~combout\,
	datac => \PIP4|MEMWB|EscreveRegOUT~regout\,
	datad => \PIP4|MEMWB|fwdWrtReg2\(3),
	combout => \PIP2|BREG|Decoder0~8_combout\);

-- Location: LCCOMB_X88_Y23_N30
\PIP2|BREG|Decoder0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Decoder0~36_combout\ = (!\PIP2|RegEscrita[4]~0_combout\ & (\PIP2|RegEscrita[2]~1_combout\ & (\PIP2|BREG|Decoder0~3_combout\ & \PIP2|BREG|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|RegEscrita[4]~0_combout\,
	datab => \PIP2|RegEscrita[2]~1_combout\,
	datac => \PIP2|BREG|Decoder0~3_combout\,
	datad => \PIP2|BREG|Decoder0~8_combout\,
	combout => \PIP2|BREG|Decoder0~36_combout\);

-- Location: LCFF_X81_Y22_N3
\PIP2|BREG|regs[15][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|DataEscrita[9]~9_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[15][9]~regout\);

-- Location: LCCOMB_X89_Y23_N6
\PIP2|BREG|Decoder0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Decoder0~29_combout\ = (\PIP2|BREG|Decoder0~8_combout\ & (!\PIP2|RegEscrita[4]~0_combout\ & (\PIP2|RegEscrita[2]~1_combout\ & \PIP2|BREG|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Decoder0~8_combout\,
	datab => \PIP2|RegEscrita[4]~0_combout\,
	datac => \PIP2|RegEscrita[2]~1_combout\,
	datad => \PIP2|BREG|Decoder0~0_combout\,
	combout => \PIP2|BREG|Decoder0~29_combout\);

-- Location: LCFF_X92_Y25_N17
\PIP2|BREG|regs[14][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[9]~9_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[14][9]~regout\);

-- Location: LCCOMB_X91_Y23_N4
\PIP2|BREG|Decoder0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Decoder0~33_combout\ = (\PIP2|BREG|Decoder0~8_combout\ & (\PIP2|RegEscrita[2]~1_combout\ & (!\PIP2|RegEscrita[4]~0_combout\ & \PIP2|BREG|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Decoder0~8_combout\,
	datab => \PIP2|RegEscrita[2]~1_combout\,
	datac => \PIP2|RegEscrita[4]~0_combout\,
	datad => \PIP2|BREG|Decoder0~7_combout\,
	combout => \PIP2|BREG|Decoder0~33_combout\);

-- Location: LCFF_X89_Y24_N13
\PIP2|BREG|regs[13][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[9]~9_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[13][9]~regout\);

-- Location: LCCOMB_X78_Y24_N8
\PIP2|BREG|regs[12][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[12][9]~feeder_combout\ = \PIP2|DataEscrita[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[9]~9_combout\,
	combout => \PIP2|BREG|regs[12][9]~feeder_combout\);

-- Location: LCCOMB_X88_Y23_N14
\PIP2|BREG|Decoder0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Decoder0~26_combout\ = (!\PIP2|RegEscrita[4]~0_combout\ & (\PIP2|RegEscrita[2]~1_combout\ & (\PIP2|BREG|Decoder0~10_combout\ & \PIP2|BREG|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|RegEscrita[4]~0_combout\,
	datab => \PIP2|RegEscrita[2]~1_combout\,
	datac => \PIP2|BREG|Decoder0~10_combout\,
	datad => \PIP2|BREG|Decoder0~8_combout\,
	combout => \PIP2|BREG|Decoder0~26_combout\);

-- Location: LCFF_X78_Y24_N9
\PIP2|BREG|regs[12][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[12][9]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[12][9]~regout\);

-- Location: LCCOMB_X78_Y24_N28
\PIP2|BREG|Mux54~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux54~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[13][9]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|regs[12][9]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|regs[13][9]~regout\,
	datac => \PIP2|BREG|regs[12][9]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux54~17_combout\);

-- Location: LCCOMB_X78_Y24_N2
\PIP2|BREG|Mux54~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux54~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux54~17_combout\ & (\PIP2|BREG|regs[15][9]~regout\)) # (!\PIP2|BREG|Mux54~17_combout\ & ((\PIP2|BREG|regs[14][9]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux54~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[15][9]~regout\,
	datac => \PIP2|BREG|regs[14][9]~regout\,
	datad => \PIP2|BREG|Mux54~17_combout\,
	combout => \PIP2|BREG|Mux54~18_combout\);

-- Location: LCCOMB_X88_Y23_N12
\PIP2|BREG|Decoder0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Decoder0~32_combout\ = (\PIP2|BREG|Decoder0~0_combout\ & (\PIP2|BREG|Decoder0~1_combout\ & (!\PIP2|RegEscrita[2]~1_combout\ & !\PIP2|RegEscrita[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Decoder0~0_combout\,
	datab => \PIP2|BREG|Decoder0~1_combout\,
	datac => \PIP2|RegEscrita[2]~1_combout\,
	datad => \PIP2|RegEscrita[4]~0_combout\,
	combout => \PIP2|BREG|Decoder0~32_combout\);

-- Location: LCFF_X82_Y24_N21
\PIP2|BREG|regs[2][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[9]~9_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[2][9]~regout\);

-- Location: LCCOMB_X82_Y24_N30
\PIP2|BREG|Mux54~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux54~15_combout\ = (\PIP2|BREG|Mux54~14_combout\) # ((\PIP2|BREG|regs[2][9]~regout\ & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux54~14_combout\,
	datab => \PIP2|BREG|regs[2][9]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux54~15_combout\);

-- Location: LCCOMB_X89_Y23_N30
\PIP2|BREG|Decoder0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Decoder0~34_combout\ = (\PIP2|BREG|Decoder0~3_combout\ & (\PIP2|RegEscrita[2]~1_combout\ & (!\PIP2|RegEscrita[4]~0_combout\ & \PIP2|BREG|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Decoder0~3_combout\,
	datab => \PIP2|RegEscrita[2]~1_combout\,
	datac => \PIP2|RegEscrita[4]~0_combout\,
	datad => \PIP2|BREG|Decoder0~1_combout\,
	combout => \PIP2|BREG|Decoder0~34_combout\);

-- Location: LCFF_X93_Y26_N15
\PIP2|BREG|regs[7][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[9]~9_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[7][9]~regout\);

-- Location: LCCOMB_X89_Y23_N12
\PIP2|BREG|Decoder0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Decoder0~28_combout\ = (\PIP2|BREG|Decoder0~10_combout\ & (\PIP2|RegEscrita[2]~1_combout\ & (!\PIP2|RegEscrita[4]~0_combout\ & \PIP2|BREG|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Decoder0~10_combout\,
	datab => \PIP2|RegEscrita[2]~1_combout\,
	datac => \PIP2|RegEscrita[4]~0_combout\,
	datad => \PIP2|BREG|Decoder0~1_combout\,
	combout => \PIP2|BREG|Decoder0~28_combout\);

-- Location: LCFF_X92_Y26_N5
\PIP2|BREG|regs[4][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[9]~9_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[4][9]~regout\);

-- Location: LCCOMB_X92_Y26_N22
\PIP2|BREG|Mux54~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux54~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[5][9]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[4][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[5][9]~regout\,
	datab => \PIP2|BREG|regs[4][9]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux54~12_combout\);

-- Location: LCCOMB_X93_Y26_N16
\PIP2|BREG|Mux54~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux54~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux54~12_combout\ & ((\PIP2|BREG|regs[7][9]~regout\))) # (!\PIP2|BREG|Mux54~12_combout\ & (\PIP2|BREG|regs[6][9]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux54~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[6][9]~regout\,
	datab => \PIP2|BREG|regs[7][9]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP2|BREG|Mux54~12_combout\,
	combout => \PIP2|BREG|Mux54~13_combout\);

-- Location: LCCOMB_X78_Y24_N14
\PIP2|BREG|Mux54~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux54~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux54~13_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|Mux54~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP2|BREG|Mux54~15_combout\,
	datad => \PIP2|BREG|Mux54~13_combout\,
	combout => \PIP2|BREG|Mux54~16_combout\);

-- Location: LCCOMB_X80_Y26_N24
\PIP2|BREG|regs[9][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[9][9]~feeder_combout\ = \PIP2|DataEscrita[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[9]~9_combout\,
	combout => \PIP2|BREG|regs[9][9]~feeder_combout\);

-- Location: LCCOMB_X88_Y23_N10
\PIP2|BREG|Decoder0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Decoder0~23_combout\ = (!\PIP2|RegEscrita[4]~0_combout\ & (!\PIP2|RegEscrita[2]~1_combout\ & (\PIP2|BREG|Decoder0~7_combout\ & \PIP2|BREG|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|RegEscrita[4]~0_combout\,
	datab => \PIP2|RegEscrita[2]~1_combout\,
	datac => \PIP2|BREG|Decoder0~7_combout\,
	datad => \PIP2|BREG|Decoder0~8_combout\,
	combout => \PIP2|BREG|Decoder0~23_combout\);

-- Location: LCFF_X80_Y26_N25
\PIP2|BREG|regs[9][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[9][9]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[9][9]~regout\);

-- Location: LCCOMB_X77_Y24_N18
\PIP2|BREG|regs[8][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[8][9]~feeder_combout\ = \PIP2|DataEscrita[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[9]~9_combout\,
	combout => \PIP2|BREG|regs[8][9]~feeder_combout\);

-- Location: LCCOMB_X89_Y23_N16
\PIP2|BREG|Decoder0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Decoder0~31_combout\ = (\PIP2|BREG|Decoder0~10_combout\ & (!\PIP2|RegEscrita[2]~1_combout\ & (!\PIP2|RegEscrita[4]~0_combout\ & \PIP2|BREG|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Decoder0~10_combout\,
	datab => \PIP2|RegEscrita[2]~1_combout\,
	datac => \PIP2|RegEscrita[4]~0_combout\,
	datad => \PIP2|BREG|Decoder0~8_combout\,
	combout => \PIP2|BREG|Decoder0~31_combout\);

-- Location: LCFF_X77_Y24_N19
\PIP2|BREG|regs[8][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[8][9]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[8][9]~regout\);

-- Location: LCCOMB_X79_Y26_N10
\PIP2|BREG|Mux54~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux54~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[10][9]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & \PIP2|BREG|regs[8][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[10][9]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP2|BREG|regs[8][9]~regout\,
	combout => \PIP2|BREG|Mux54~10_combout\);

-- Location: LCCOMB_X79_Y26_N12
\PIP2|BREG|Mux54~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux54~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux54~10_combout\ & (\PIP2|BREG|regs[11][9]~regout\)) # (!\PIP2|BREG|Mux54~10_combout\ & ((\PIP2|BREG|regs[9][9]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux54~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[11][9]~regout\,
	datab => \PIP2|BREG|regs[9][9]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP2|BREG|Mux54~10_combout\,
	combout => \PIP2|BREG|Mux54~11_combout\);

-- Location: LCCOMB_X78_Y24_N12
\PIP2|BREG|Mux54~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux54~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux54~16_combout\ & (\PIP2|BREG|Mux54~18_combout\)) # (!\PIP2|BREG|Mux54~16_combout\ & ((\PIP2|BREG|Mux54~11_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux54~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|Mux54~18_combout\,
	datac => \PIP2|BREG|Mux54~16_combout\,
	datad => \PIP2|BREG|Mux54~11_combout\,
	combout => \PIP2|BREG|Mux54~19_combout\);

-- Location: LCCOMB_X78_Y24_N26
\PIP2|BREG|Mux54~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux54~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & (\PIP2|BREG|Mux54~9_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & ((\PIP2|BREG|Mux54~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20),
	datac => \PIP2|BREG|Mux54~9_combout\,
	datad => \PIP2|BREG|Mux54~19_combout\,
	combout => \PIP2|BREG|Mux54~20_combout\);

-- Location: LCFF_X74_Y24_N9
\PIP2|IDEX|saida2[9]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP2|BREG|Mux54~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida2[9]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X83_Y20_N18
\PIP2|CTRL|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|CTRL|Mux8~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(26) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(31)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(26) & (((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(31) & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(26),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(31),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(29),
	combout => \PIP2|CTRL|Mux8~3_combout\);

-- Location: LCCOMB_X71_Y21_N8
\PIP2|CTRL|Mux8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|CTRL|Mux8~4_combout\ = (\PIP2|CTRL|Mux8~5_combout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(30) & (\PIP2|CTRL|Mux8~3_combout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(30),
	datab => \PIP2|CTRL|Mux8~3_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(28),
	datad => \PIP2|CTRL|Mux8~5_combout\,
	combout => \PIP2|CTRL|Mux8~4_combout\);

-- Location: LCFF_X71_Y21_N9
\PIP2|IDEX|OrigAALU\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|CTRL|Mux8~4_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|OrigAALU~regout\);

-- Location: LCCOMB_X74_Y24_N24
\PIP3|MUX2|S[9]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX2|S[9]~15_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(9))) # (!\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|saida2[9]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|signImm\(9),
	datab => \PIP2|IDEX|saida2[9]~reg0_Duplicate_1_regout\,
	datac => \PIP2|IDEX|OrigAALU~regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP3|MUX2|S[9]~15_combout\);

-- Location: LCCOMB_X78_Y22_N14
\PIP2|imm32[29]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|imm32[29]~14_combout\ = (\PIP2|CTRL|Mux5~2_combout\ & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(10))) # (!\PIP2|CTRL|Mux5~2_combout\ & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(10),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(15),
	datac => \PIP2|CTRL|Mux5~2_combout\,
	combout => \PIP2|imm32[29]~14_combout\);

-- Location: LCFF_X78_Y21_N31
\PIP2|IDEX|signImm[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP2|imm32[29]~14_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|signImm\(15));

-- Location: LCCOMB_X62_Y20_N20
\PIP3|ULA|ShiftRight1~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~96_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & ((\PIP2|IDEX|signImm\(15)))) # (!\PIP2|IDEX|OrigAALU~regout\ & (\PIP3|ULA|ShiftRight1~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight1~40_combout\,
	datac => \PIP2|IDEX|OrigAALU~regout\,
	datad => \PIP2|IDEX|signImm\(15),
	combout => \PIP3|ULA|ShiftRight1~96_combout\);

-- Location: LCFF_X85_Y25_N25
\PIP2|IDEX|saida1[3]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP2|BREG|Mux28~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida1[3]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X72_Y21_N26
\PIP3|MUX1|S[3]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX1|S[3]~30_combout\ = (\PIP2|IDEX|isShift~regout\ & (\PIP2|IDEX|signImm\(3))) # (!\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|saida1[3]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|signImm\(3),
	datab => \PIP2|IDEX|saida2[5]~en_regout\,
	datac => \PIP2|IDEX|isShift~regout\,
	datad => \PIP2|IDEX|saida1[3]~reg0_Duplicate_1_regout\,
	combout => \PIP3|MUX1|S[3]~30_combout\);

-- Location: LCCOMB_X76_Y21_N4
\PIP2|imm32[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|imm32[7]~7_combout\ = (\PIP2|CTRL|Mux5~2_combout\ & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(10))) # (!\PIP2|CTRL|Mux5~2_combout\ & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|CTRL|Mux5~2_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(10),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(7),
	combout => \PIP2|imm32[7]~7_combout\);

-- Location: LCFF_X76_Y21_N5
\PIP2|IDEX|signImm[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|imm32[7]~7_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|signImm\(7));

-- Location: LCCOMB_X76_Y21_N22
\PIP3|MUX1|S[7]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX1|S[7]~25_combout\ = (\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|signImm\(7))))) # (!\PIP2|IDEX|isShift~regout\ & ((\PIP2|IDEX|saida1[7]~reg0_Duplicate_1_regout\) # ((!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida1[7]~reg0_Duplicate_1_regout\,
	datab => \PIP2|IDEX|saida2[5]~en_regout\,
	datac => \PIP2|IDEX|signImm\(7),
	datad => \PIP2|IDEX|isShift~regout\,
	combout => \PIP3|MUX1|S[7]~25_combout\);

-- Location: LCFF_X74_Y21_N5
\PIP2|IDEX|saida1[5]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|BREG|Mux26~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida1[5]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X74_Y21_N10
\PIP3|MUX1|S[5]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX1|S[5]~27_combout\ = (\PIP2|IDEX|isShift~regout\ & (\PIP2|IDEX|signImm\(5))) # (!\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|saida1[5]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|signImm\(5),
	datab => \PIP2|IDEX|saida1[5]~reg0_Duplicate_1_regout\,
	datac => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|isShift~regout\,
	combout => \PIP3|MUX1|S[5]~27_combout\);

-- Location: LCCOMB_X79_Y20_N18
\PIP1|IFID|PC4OUT[10]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|IFID|PC4OUT[10]~45_combout\ = (\PIP1|IFID|PC4OUT[9]~44\ & (\PIP1|PCatualaux2[10]~38_combout\ & (\inicio~regout\ & VCC))) # (!\PIP1|IFID|PC4OUT[9]~44\ & ((((\PIP1|PCatualaux2[10]~38_combout\ & \inicio~regout\)))))
-- \PIP1|IFID|PC4OUT[10]~46\ = CARRY((\PIP1|PCatualaux2[10]~38_combout\ & (\inicio~regout\ & !\PIP1|IFID|PC4OUT[9]~44\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|PCatualaux2[10]~38_combout\,
	datab => \inicio~regout\,
	datad => VCC,
	cin => \PIP1|IFID|PC4OUT[9]~44\,
	combout => \PIP1|IFID|PC4OUT[10]~45_combout\,
	cout => \PIP1|IFID|PC4OUT[10]~46\);

-- Location: LCFF_X79_Y20_N19
\PIP1|IFID|PC4OUT[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP1|IFID|PC4OUT[10]~45_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PC4OUT\(10));

-- Location: LCCOMB_X83_Y19_N2
\PIP2|CTRL|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|CTRL|Mux0~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(31) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(26) & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(31),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(26),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27),
	combout => \PIP2|CTRL|Mux0~0_combout\);

-- Location: LCCOMB_X83_Y19_N10
\PIP2|CTRL|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|CTRL|Mux6~0_combout\ = (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(30) & (\PIP2|CTRL|Mux0~0_combout\ & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(29) & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(30),
	datab => \PIP2|CTRL|Mux0~0_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(29),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(28),
	combout => \PIP2|CTRL|Mux6~0_combout\);

-- Location: LCFF_X83_Y19_N11
\PIP2|IDEX|MemparaReg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|CTRL|Mux6~0_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|MemparaReg~regout\);

-- Location: LCCOMB_X85_Y19_N26
\PIP3|EXMEM|MemparaRegOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|MemparaRegOUT~0_combout\ = !\PIP2|IDEX|MemparaReg~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|IDEX|MemparaReg~regout\,
	combout => \PIP3|EXMEM|MemparaRegOUT~0_combout\);

-- Location: LCFF_X85_Y19_N27
\PIP3|EXMEM|MemparaRegOUT\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|EXMEM|MemparaRegOUT~0_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|MemparaRegOUT~regout\);

-- Location: LCCOMB_X85_Y19_N4
\PIP4|MEMWB|MemparaRegOUT~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP4|MEMWB|MemparaRegOUT~feeder_combout\ = \PIP3|EXMEM|MemparaRegOUT~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP3|EXMEM|MemparaRegOUT~regout\,
	combout => \PIP4|MEMWB|MemparaRegOUT~feeder_combout\);

-- Location: LCFF_X85_Y19_N5
\PIP4|MEMWB|MemparaRegOUT\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP4|MEMWB|MemparaRegOUT~feeder_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|MemparaRegOUT~regout\);

-- Location: LCCOMB_X78_Y22_N2
\PIP2|imm32[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|imm32[2]~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(2)) # ((\PIP2|CTRL|Mux5~2_combout\ & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|CTRL|Mux5~2_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(2),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(8),
	combout => \PIP2|imm32[2]~2_combout\);

-- Location: LCFF_X71_Y21_N1
\PIP2|IDEX|signImm[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP2|imm32[2]~2_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|signImm\(2));

-- Location: LCCOMB_X63_Y19_N28
\PIP3|EXMEM|ResultULA[2]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[2]~88_combout\ = (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & \PIP3|MUX1|S[31]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datad => \PIP3|MUX1|S[31]~0_combout\,
	combout => \PIP3|EXMEM|ResultULA[2]~88_combout\);

-- Location: LCCOMB_X68_Y20_N20
\PIP3|EXMEM|ResultULA[2]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[2]~84_combout\ = (\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & !\PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\,
	datad => \PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\,
	combout => \PIP3|EXMEM|ResultULA[2]~84_combout\);

-- Location: LCFF_X76_Y21_N1
\PIP2|IDEX|signImm[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|imm32[6]~6_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|signImm\(6));

-- Location: LCCOMB_X76_Y21_N6
\PIP3|MUX1|S[6]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX1|S[6]~26_combout\ = (\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|signImm\(6))))) # (!\PIP2|IDEX|isShift~regout\ & ((\PIP2|IDEX|saida1[6]~reg0_Duplicate_1_regout\) # ((!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida1[6]~reg0_Duplicate_1_regout\,
	datab => \PIP2|IDEX|signImm\(6),
	datac => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|isShift~regout\,
	combout => \PIP3|MUX1|S[6]~26_combout\);

-- Location: LCCOMB_X72_Y19_N8
\PIP3|EXMEM|ResultULA[2]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[2]~91_combout\ = ((!\PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\ & !\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\)) # (!\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\,
	datac => \PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\,
	datad => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	combout => \PIP3|EXMEM|ResultULA[2]~91_combout\);

-- Location: LCCOMB_X78_Y22_N16
\PIP2|imm32[14]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|imm32[14]~13_combout\ = (\PIP2|CTRL|Mux5~2_combout\ & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(10))) # (!\PIP2|CTRL|Mux5~2_combout\ & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(10),
	datac => \PIP2|CTRL|Mux5~2_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(14),
	combout => \PIP2|imm32[14]~13_combout\);

-- Location: LCFF_X78_Y21_N29
\PIP2|IDEX|signImm[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP2|imm32[14]~13_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|signImm\(14));

-- Location: LCCOMB_X77_Y20_N20
\PIP3|MUX1|S[14]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX1|S[14]~18_combout\ = (\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|signImm\(14))))) # (!\PIP2|IDEX|isShift~regout\ & ((\PIP2|IDEX|saida1[14]~reg0_Duplicate_1_regout\) # ((!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida1[14]~reg0_Duplicate_1_regout\,
	datab => \PIP2|IDEX|signImm\(14),
	datac => \PIP2|IDEX|isShift~regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP3|MUX1|S[14]~18_combout\);

-- Location: LCCOMB_X77_Y21_N14
\PIP2|imm32[13]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|imm32[13]~12_combout\ = (\PIP2|CTRL|Mux5~2_combout\ & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(10))) # (!\PIP2|CTRL|Mux5~2_combout\ & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(10),
	datac => \PIP2|CTRL|Mux5~2_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(13),
	combout => \PIP2|imm32[13]~12_combout\);

-- Location: LCFF_X77_Y21_N15
\PIP2|IDEX|signImm[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|imm32[13]~12_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|signImm\(13));

-- Location: LCCOMB_X74_Y19_N28
\PIP3|ULA|Mux37~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux37~0_combout\ = (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (!\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & \PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datac => \PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\,
	datad => \PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux37~0_combout\);

-- Location: LCCOMB_X91_Y25_N0
\PIP2|BREG|regs[7][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[7][16]~feeder_combout\ = \PIP2|DataEscrita[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[16]~16_combout\,
	combout => \PIP2|BREG|regs[7][16]~feeder_combout\);

-- Location: LCFF_X91_Y25_N1
\PIP2|BREG|regs[7][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[7][16]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[7][16]~regout\);

-- Location: LCCOMB_X91_Y27_N30
\PIP2|BREG|regs[4][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[4][16]~feeder_combout\ = \PIP2|DataEscrita[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[16]~16_combout\,
	combout => \PIP2|BREG|regs[4][16]~feeder_combout\);

-- Location: LCFF_X91_Y27_N31
\PIP2|BREG|regs[4][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[4][16]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[4][16]~regout\);

-- Location: LCCOMB_X90_Y27_N0
\PIP2|BREG|Mux47~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux47~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[5][16]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[4][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[5][16]~regout\,
	datab => \PIP2|BREG|regs[4][16]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux47~10_combout\);

-- Location: LCCOMB_X90_Y27_N14
\PIP2|BREG|Mux47~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux47~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux47~10_combout\ & ((\PIP2|BREG|regs[7][16]~regout\))) # (!\PIP2|BREG|Mux47~10_combout\ & (\PIP2|BREG|regs[6][16]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux47~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[6][16]~regout\,
	datab => \PIP2|BREG|regs[7][16]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP2|BREG|Mux47~10_combout\,
	combout => \PIP2|BREG|Mux47~11_combout\);

-- Location: LCCOMB_X76_Y24_N16
\PIP2|BREG|regs[15][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[15][16]~feeder_combout\ = \PIP2|DataEscrita[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[16]~16_combout\,
	combout => \PIP2|BREG|regs[15][16]~feeder_combout\);

-- Location: LCFF_X76_Y24_N17
\PIP2|BREG|regs[15][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[15][16]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[15][16]~regout\);

-- Location: LCCOMB_X89_Y24_N28
\PIP2|BREG|regs[13][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[13][16]~feeder_combout\ = \PIP2|DataEscrita[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[16]~16_combout\,
	combout => \PIP2|BREG|regs[13][16]~feeder_combout\);

-- Location: LCFF_X89_Y24_N29
\PIP2|BREG|regs[13][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[13][16]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[13][16]~regout\);

-- Location: LCFF_X86_Y24_N31
\PIP2|BREG|regs[12][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[16]~16_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[12][16]~regout\);

-- Location: LCCOMB_X86_Y24_N30
\PIP2|BREG|Mux47~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux47~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[13][16]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|regs[12][16]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|regs[13][16]~regout\,
	datac => \PIP2|BREG|regs[12][16]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux47~17_combout\);

-- Location: LCCOMB_X88_Y24_N16
\PIP2|BREG|Mux47~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux47~18_combout\ = (\PIP2|BREG|Mux47~17_combout\ & (((\PIP2|BREG|regs[15][16]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP2|BREG|Mux47~17_combout\ & (\PIP2|BREG|regs[14][16]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[14][16]~regout\,
	datab => \PIP2|BREG|regs[15][16]~regout\,
	datac => \PIP2|BREG|Mux47~17_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux47~18_combout\);

-- Location: LCCOMB_X83_Y24_N28
\PIP2|BREG|regs[2][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[2][16]~feeder_combout\ = \PIP2|DataEscrita[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[16]~16_combout\,
	combout => \PIP2|BREG|regs[2][16]~feeder_combout\);

-- Location: LCFF_X83_Y24_N29
\PIP2|BREG|regs[2][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[2][16]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[2][16]~regout\);

-- Location: LCCOMB_X83_Y24_N2
\PIP2|BREG|Mux47~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux47~15_combout\ = (\PIP2|BREG|Mux47~14_combout\) # ((\PIP2|BREG|regs[2][16]~regout\ & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux47~14_combout\,
	datab => \PIP2|BREG|regs[2][16]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux47~15_combout\);

-- Location: LCCOMB_X87_Y23_N28
\PIP2|BREG|Decoder0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Decoder0~25_combout\ = (\PIP2|BREG|Decoder0~8_combout\ & (!\PIP2|RegEscrita[2]~1_combout\ & (\PIP2|BREG|Decoder0~3_combout\ & !\PIP2|RegEscrita[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Decoder0~8_combout\,
	datab => \PIP2|RegEscrita[2]~1_combout\,
	datac => \PIP2|BREG|Decoder0~3_combout\,
	datad => \PIP2|RegEscrita[4]~0_combout\,
	combout => \PIP2|BREG|Decoder0~25_combout\);

-- Location: LCFF_X83_Y26_N1
\PIP2|BREG|regs[11][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[16]~16_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[11][16]~regout\);

-- Location: LCFF_X80_Y23_N23
\PIP2|BREG|regs[8][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[16]~16_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[8][16]~regout\);

-- Location: LCCOMB_X80_Y23_N22
\PIP2|BREG|Mux47~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux47~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[10][16]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[8][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[10][16]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|regs[8][16]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux47~12_combout\);

-- Location: LCCOMB_X83_Y22_N26
\PIP2|BREG|Mux47~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux47~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux47~12_combout\ & ((\PIP2|BREG|regs[11][16]~regout\))) # (!\PIP2|BREG|Mux47~12_combout\ & (\PIP2|BREG|regs[9][16]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux47~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[9][16]~regout\,
	datab => \PIP2|BREG|regs[11][16]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP2|BREG|Mux47~12_combout\,
	combout => \PIP2|BREG|Mux47~13_combout\);

-- Location: LCCOMB_X83_Y22_N20
\PIP2|BREG|Mux47~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux47~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux47~13_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|Mux47~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|Mux47~15_combout\,
	datad => \PIP2|BREG|Mux47~13_combout\,
	combout => \PIP2|BREG|Mux47~16_combout\);

-- Location: LCCOMB_X82_Y19_N20
\PIP2|BREG|Mux47~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux47~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux47~16_combout\ & ((\PIP2|BREG|Mux47~18_combout\))) # (!\PIP2|BREG|Mux47~16_combout\ & (\PIP2|BREG|Mux47~11_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux47~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|Mux47~11_combout\,
	datac => \PIP2|BREG|Mux47~18_combout\,
	datad => \PIP2|BREG|Mux47~16_combout\,
	combout => \PIP2|BREG|Mux47~19_combout\);

-- Location: LCCOMB_X92_Y20_N28
\PIP2|BREG|regs[25][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[25][16]~feeder_combout\ = \PIP2|DataEscrita[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[16]~16_combout\,
	combout => \PIP2|BREG|regs[25][16]~feeder_combout\);

-- Location: LCCOMB_X91_Y23_N24
\PIP2|BREG|Decoder0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Decoder0~9_combout\ = (\PIP2|BREG|Decoder0~8_combout\ & (!\PIP2|RegEscrita[2]~1_combout\ & (\PIP2|RegEscrita[4]~0_combout\ & \PIP2|BREG|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Decoder0~8_combout\,
	datab => \PIP2|RegEscrita[2]~1_combout\,
	datac => \PIP2|RegEscrita[4]~0_combout\,
	datad => \PIP2|BREG|Decoder0~7_combout\,
	combout => \PIP2|BREG|Decoder0~9_combout\);

-- Location: LCFF_X92_Y20_N29
\PIP2|BREG|regs[25][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[25][16]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[25][16]~regout\);

-- Location: LCCOMB_X92_Y20_N14
\PIP2|BREG|Mux47~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux47~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|regs[25][16]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[17][16]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[17][16]~regout\,
	datab => \PIP2|BREG|regs[25][16]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux47~0_combout\);

-- Location: LCFF_X91_Y20_N17
\PIP2|BREG|regs[29][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[16]~16_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[29][16]~regout\);

-- Location: LCCOMB_X92_Y20_N16
\PIP2|BREG|Mux47~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux47~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux47~0_combout\ & ((\PIP2|BREG|regs[29][16]~regout\))) # (!\PIP2|BREG|Mux47~0_combout\ & (\PIP2|BREG|regs[21][16]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux47~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[21][16]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP2|BREG|Mux47~0_combout\,
	datad => \PIP2|BREG|regs[29][16]~regout\,
	combout => \PIP2|BREG|Mux47~1_combout\);

-- Location: LCCOMB_X91_Y23_N14
\PIP2|BREG|Decoder0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Decoder0~12_combout\ = (\PIP2|BREG|Decoder0~8_combout\ & (!\PIP2|RegEscrita[2]~1_combout\ & (\PIP2|RegEscrita[4]~0_combout\ & \PIP2|BREG|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Decoder0~8_combout\,
	datab => \PIP2|RegEscrita[2]~1_combout\,
	datac => \PIP2|RegEscrita[4]~0_combout\,
	datad => \PIP2|BREG|Decoder0~10_combout\,
	combout => \PIP2|BREG|Decoder0~12_combout\);

-- Location: LCFF_X94_Y23_N1
\PIP2|BREG|regs[24][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[16]~16_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[24][16]~regout\);

-- Location: LCFF_X93_Y19_N3
\PIP2|BREG|regs[16][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[16]~16_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[16][16]~regout\);

-- Location: LCCOMB_X93_Y19_N2
\PIP2|BREG|Mux47~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux47~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[20][16]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[16][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[20][16]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[16][16]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux47~4_combout\);

-- Location: LCCOMB_X94_Y19_N30
\PIP2|BREG|Mux47~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux47~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux47~4_combout\ & (\PIP2|BREG|regs[28][16]~regout\)) # (!\PIP2|BREG|Mux47~4_combout\ & ((\PIP2|BREG|regs[24][16]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux47~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[28][16]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[24][16]~regout\,
	datad => \PIP2|BREG|Mux47~4_combout\,
	combout => \PIP2|BREG|Mux47~5_combout\);

-- Location: LCCOMB_X88_Y21_N10
\PIP2|BREG|regs[26][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[26][16]~feeder_combout\ = \PIP2|DataEscrita[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[16]~16_combout\,
	combout => \PIP2|BREG|regs[26][16]~feeder_combout\);

-- Location: LCCOMB_X89_Y23_N4
\PIP2|BREG|Decoder0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Decoder0~20_combout\ = (\PIP2|BREG|Decoder0~8_combout\ & (\PIP2|RegEscrita[4]~0_combout\ & (!\PIP2|RegEscrita[2]~1_combout\ & \PIP2|BREG|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Decoder0~8_combout\,
	datab => \PIP2|RegEscrita[4]~0_combout\,
	datac => \PIP2|RegEscrita[2]~1_combout\,
	datad => \PIP2|BREG|Decoder0~0_combout\,
	combout => \PIP2|BREG|Decoder0~20_combout\);

-- Location: LCFF_X88_Y21_N11
\PIP2|BREG|regs[26][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[26][16]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[26][16]~regout\);

-- Location: LCFF_X87_Y19_N5
\PIP2|BREG|regs[22][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[16]~16_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[22][16]~regout\);

-- Location: LCCOMB_X88_Y23_N20
\PIP2|BREG|Decoder0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Decoder0~5_combout\ = (\PIP2|BREG|Decoder0~0_combout\ & (\PIP2|BREG|Decoder0~1_combout\ & (!\PIP2|RegEscrita[2]~1_combout\ & \PIP2|RegEscrita[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Decoder0~0_combout\,
	datab => \PIP2|BREG|Decoder0~1_combout\,
	datac => \PIP2|RegEscrita[2]~1_combout\,
	datad => \PIP2|RegEscrita[4]~0_combout\,
	combout => \PIP2|BREG|Decoder0~5_combout\);

-- Location: LCFF_X88_Y18_N13
\PIP2|BREG|regs[18][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[16]~16_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[18][16]~regout\);

-- Location: LCCOMB_X88_Y18_N12
\PIP2|BREG|Mux47~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux47~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[22][16]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|regs[18][16]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|regs[22][16]~regout\,
	datac => \PIP2|BREG|regs[18][16]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux47~2_combout\);

-- Location: LCCOMB_X88_Y22_N4
\PIP2|BREG|Mux47~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux47~3_combout\ = (\PIP2|BREG|Mux47~2_combout\ & ((\PIP2|BREG|regs[30][16]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP2|BREG|Mux47~2_combout\ & (((\PIP2|BREG|regs[26][16]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[30][16]~regout\,
	datab => \PIP2|BREG|regs[26][16]~regout\,
	datac => \PIP2|BREG|Mux47~2_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux47~3_combout\);

-- Location: LCCOMB_X94_Y19_N12
\PIP2|BREG|Mux47~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux47~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux47~3_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|Mux47~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|Mux47~5_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP2|BREG|Mux47~3_combout\,
	combout => \PIP2|BREG|Mux47~6_combout\);

-- Location: LCFF_X89_Y20_N23
\PIP2|BREG|regs[31][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[16]~16_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[31][16]~regout\);

-- Location: LCCOMB_X89_Y17_N24
\PIP2|BREG|regs[19][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[19][16]~feeder_combout\ = \PIP2|DataEscrita[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[16]~16_combout\,
	combout => \PIP2|BREG|regs[19][16]~feeder_combout\);

-- Location: LCCOMB_X89_Y23_N10
\PIP2|BREG|Decoder0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Decoder0~4_combout\ = (\PIP2|BREG|Decoder0~3_combout\ & (!\PIP2|RegEscrita[2]~1_combout\ & (\PIP2|RegEscrita[4]~0_combout\ & \PIP2|BREG|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Decoder0~3_combout\,
	datab => \PIP2|RegEscrita[2]~1_combout\,
	datac => \PIP2|RegEscrita[4]~0_combout\,
	datad => \PIP2|BREG|Decoder0~1_combout\,
	combout => \PIP2|BREG|Decoder0~4_combout\);

-- Location: LCFF_X89_Y17_N25
\PIP2|BREG|regs[19][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[19][16]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[19][16]~regout\);

-- Location: LCCOMB_X87_Y18_N8
\PIP2|BREG|regs[27][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[27][16]~feeder_combout\ = \PIP2|DataEscrita[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[16]~16_combout\,
	combout => \PIP2|BREG|regs[27][16]~feeder_combout\);

-- Location: LCFF_X87_Y18_N9
\PIP2|BREG|regs[27][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[27][16]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[27][16]~regout\);

-- Location: LCCOMB_X88_Y20_N12
\PIP2|BREG|Mux47~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux47~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[27][16]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[19][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|regs[19][16]~regout\,
	datac => \PIP2|BREG|regs[27][16]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux47~7_combout\);

-- Location: LCCOMB_X89_Y20_N16
\PIP2|BREG|Mux47~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux47~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux47~7_combout\ & ((\PIP2|BREG|regs[31][16]~regout\))) # (!\PIP2|BREG|Mux47~7_combout\ & (\PIP2|BREG|regs[23][16]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux47~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[23][16]~regout\,
	datab => \PIP2|BREG|regs[31][16]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP2|BREG|Mux47~7_combout\,
	combout => \PIP2|BREG|Mux47~8_combout\);

-- Location: LCCOMB_X82_Y19_N2
\PIP2|BREG|Mux47~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux47~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux47~6_combout\ & ((\PIP2|BREG|Mux47~8_combout\))) # (!\PIP2|BREG|Mux47~6_combout\ & (\PIP2|BREG|Mux47~1_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux47~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|Mux47~1_combout\,
	datac => \PIP2|BREG|Mux47~6_combout\,
	datad => \PIP2|BREG|Mux47~8_combout\,
	combout => \PIP2|BREG|Mux47~9_combout\);

-- Location: LCCOMB_X82_Y19_N22
\PIP2|BREG|Mux47~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux47~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & ((\PIP2|BREG|Mux47~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & (\PIP2|BREG|Mux47~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20),
	datac => \PIP2|BREG|Mux47~19_combout\,
	datad => \PIP2|BREG|Mux47~9_combout\,
	combout => \PIP2|BREG|Mux47~20_combout\);

-- Location: LCCOMB_X82_Y19_N16
\PIP2|IDEX|saida2[16]~reg0_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[16]~reg0_Duplicate_1feeder_combout\ = \PIP2|BREG|Mux47~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|BREG|Mux47~20_combout\,
	combout => \PIP2|IDEX|saida2[16]~reg0_Duplicate_1feeder_combout\);

-- Location: LCFF_X82_Y19_N17
\PIP2|IDEX|saida2[16]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida2[16]~reg0_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida2[16]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X70_Y18_N10
\PIP3|MUX2|S[16]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX2|S[16]~32_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|saida2[16]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|signImm\(15),
	datab => \PIP2|IDEX|saida2[16]~reg0_Duplicate_1_regout\,
	datac => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|OrigAALU~regout\,
	combout => \PIP3|MUX2|S[16]~32_combout\);

-- Location: LCCOMB_X70_Y18_N22
\PIP3|ULA|cout~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~49_combout\ = \PIP3|MUX1|S[16]~16_combout\ $ (\PIP3|MUX2|S[16]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|MUX1|S[16]~16_combout\,
	datad => \PIP3|MUX2|S[16]~32_combout\,
	combout => \PIP3|ULA|cout~49_combout\);

-- Location: LCCOMB_X77_Y22_N18
\PIP2|imm32[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|imm32[0]~0_combout\ = (\PIP2|CTRL|Mux5~2_combout\ & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(6))) # (!\PIP2|CTRL|Mux5~2_combout\ & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|CTRL|Mux5~2_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(6),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(0),
	combout => \PIP2|imm32[0]~0_combout\);

-- Location: LCFF_X71_Y21_N19
\PIP2|IDEX|signImm[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP2|imm32[0]~0_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|signImm\(0));

-- Location: LCCOMB_X71_Y21_N20
\PIP3|MUX1|S[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX1|S[0]~1_combout\ = (\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|signImm\(0))))) # (!\PIP2|IDEX|isShift~regout\ & ((\PIP2|IDEX|saida1[0]~reg0_Duplicate_1_regout\) # ((!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida1[0]~reg0_Duplicate_1_regout\,
	datab => \PIP2|IDEX|signImm\(0),
	datac => \PIP2|IDEX|isShift~regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP3|MUX1|S[0]~1_combout\);

-- Location: LCCOMB_X79_Y26_N26
\PIP2|BREG|regs[11][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[11][18]~feeder_combout\ = \PIP2|DataEscrita[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[18]~18_combout\,
	combout => \PIP2|BREG|regs[11][18]~feeder_combout\);

-- Location: LCFF_X79_Y26_N27
\PIP2|BREG|regs[11][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[11][18]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[11][18]~regout\);

-- Location: LCCOMB_X81_Y27_N10
\PIP2|BREG|regs[3][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[3][18]~feeder_combout\ = \PIP2|DataEscrita[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[18]~18_combout\,
	combout => \PIP2|BREG|regs[3][18]~feeder_combout\);

-- Location: LCCOMB_X87_Y23_N14
\PIP2|BREG|Decoder0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Decoder0~22_combout\ = (!\PIP2|RegEscrita[4]~0_combout\ & (!\PIP2|RegEscrita[2]~1_combout\ & (\PIP2|BREG|Decoder0~3_combout\ & \PIP2|BREG|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|RegEscrita[4]~0_combout\,
	datab => \PIP2|RegEscrita[2]~1_combout\,
	datac => \PIP2|BREG|Decoder0~3_combout\,
	datad => \PIP2|BREG|Decoder0~1_combout\,
	combout => \PIP2|BREG|Decoder0~22_combout\);

-- Location: LCFF_X81_Y27_N11
\PIP2|BREG|regs[3][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[3][18]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[3][18]~regout\);

-- Location: LCCOMB_X88_Y23_N28
\PIP2|BREG|Decoder0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Decoder0~24_combout\ = (!\PIP2|RegEscrita[4]~0_combout\ & (!\PIP2|RegEscrita[2]~1_combout\ & (\PIP2|BREG|Decoder0~7_combout\ & \PIP2|BREG|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|RegEscrita[4]~0_combout\,
	datab => \PIP2|RegEscrita[2]~1_combout\,
	datac => \PIP2|BREG|Decoder0~7_combout\,
	datad => \PIP2|BREG|Decoder0~1_combout\,
	combout => \PIP2|BREG|Decoder0~24_combout\);

-- Location: LCFF_X81_Y24_N3
\PIP2|BREG|regs[1][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[18]~18_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[1][18]~regout\);

-- Location: LCFF_X81_Y26_N29
\PIP2|BREG|regs[9][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[18]~18_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[9][18]~regout\);

-- Location: LCCOMB_X81_Y26_N28
\PIP2|BREG|Mux13~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux13~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|regs[9][18]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|regs[1][18]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[1][18]~regout\,
	datac => \PIP2|BREG|regs[9][18]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux13~10_combout\);

-- Location: LCCOMB_X80_Y26_N8
\PIP2|BREG|Mux13~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux13~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux13~10_combout\ & (\PIP2|BREG|regs[11][18]~regout\)) # (!\PIP2|BREG|Mux13~10_combout\ & ((\PIP2|BREG|regs[3][18]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux13~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|regs[11][18]~regout\,
	datac => \PIP2|BREG|regs[3][18]~regout\,
	datad => \PIP2|BREG|Mux13~10_combout\,
	combout => \PIP2|BREG|Mux13~11_combout\);

-- Location: LCFF_X80_Y25_N9
\PIP2|BREG|regs[2][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[18]~18_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[2][18]~regout\);

-- Location: LCCOMB_X88_Y23_N6
\PIP2|BREG|Decoder0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Decoder0~30_combout\ = (!\PIP2|RegEscrita[4]~0_combout\ & (!\PIP2|RegEscrita[2]~1_combout\ & (\PIP2|BREG|Decoder0~0_combout\ & \PIP2|BREG|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|RegEscrita[4]~0_combout\,
	datab => \PIP2|RegEscrita[2]~1_combout\,
	datac => \PIP2|BREG|Decoder0~0_combout\,
	datad => \PIP2|BREG|Decoder0~8_combout\,
	combout => \PIP2|BREG|Decoder0~30_combout\);

-- Location: LCFF_X79_Y22_N19
\PIP2|BREG|regs[10][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[18]~18_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[10][18]~regout\);

-- Location: LCCOMB_X79_Y22_N18
\PIP2|BREG|Mux13~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux13~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[10][18]~regout\))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[8][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[8][18]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP2|BREG|regs[10][18]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux13~14_combout\);

-- Location: LCCOMB_X83_Y18_N8
\PIP2|BREG|Mux13~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux13~15_combout\ = (\PIP2|BREG|Mux13~14_combout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & \PIP2|BREG|regs[2][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP2|BREG|regs[2][18]~regout\,
	datad => \PIP2|BREG|Mux13~14_combout\,
	combout => \PIP2|BREG|Mux13~15_combout\);

-- Location: LCCOMB_X83_Y18_N2
\PIP2|BREG|Mux13~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux13~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|Mux13~13_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux13~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux13~13_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|Mux13~15_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux13~16_combout\);

-- Location: LCCOMB_X83_Y18_N20
\PIP2|BREG|Mux13~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux13~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux13~16_combout\ & (\PIP2|BREG|Mux13~18_combout\)) # (!\PIP2|BREG|Mux13~16_combout\ & ((\PIP2|BREG|Mux13~11_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux13~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux13~18_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|Mux13~11_combout\,
	datad => \PIP2|BREG|Mux13~16_combout\,
	combout => \PIP2|BREG|Mux13~19_combout\);

-- Location: LCCOMB_X91_Y23_N20
\PIP2|BREG|Decoder0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Decoder0~11_combout\ = (\PIP2|BREG|Decoder0~8_combout\ & (\PIP2|RegEscrita[2]~1_combout\ & (\PIP2|RegEscrita[4]~0_combout\ & \PIP2|BREG|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Decoder0~8_combout\,
	datab => \PIP2|RegEscrita[2]~1_combout\,
	datac => \PIP2|RegEscrita[4]~0_combout\,
	datad => \PIP2|BREG|Decoder0~10_combout\,
	combout => \PIP2|BREG|Decoder0~11_combout\);

-- Location: LCFF_X93_Y23_N17
\PIP2|BREG|regs[28][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[18]~18_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[28][18]~regout\);

-- Location: LCFF_X93_Y18_N25
\PIP2|BREG|regs[24][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[18]~18_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[24][18]~regout\);

-- Location: LCCOMB_X93_Y18_N24
\PIP2|BREG|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux13~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|regs[28][18]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|regs[24][18]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP2|BREG|regs[28][18]~regout\,
	datac => \PIP2|BREG|regs[24][18]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux13~2_combout\);

-- Location: LCFF_X92_Y20_N27
\PIP2|BREG|regs[25][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[18]~18_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[25][18]~regout\);

-- Location: LCCOMB_X85_Y20_N16
\PIP2|BREG|Mux13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux13~3_combout\ = (\PIP2|BREG|Mux13~2_combout\ & ((\PIP2|BREG|regs[29][18]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP2|BREG|Mux13~2_combout\ & (((\PIP2|BREG|regs[25][18]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[29][18]~regout\,
	datab => \PIP2|BREG|Mux13~2_combout\,
	datac => \PIP2|BREG|regs[25][18]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux13~3_combout\);

-- Location: LCCOMB_X93_Y20_N18
\PIP2|BREG|regs[20][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[20][18]~feeder_combout\ = \PIP2|DataEscrita[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[18]~18_combout\,
	combout => \PIP2|BREG|regs[20][18]~feeder_combout\);

-- Location: LCCOMB_X91_Y23_N8
\PIP2|BREG|Decoder0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Decoder0~14_combout\ = (\PIP2|RegEscrita[4]~0_combout\ & (\PIP2|RegEscrita[2]~1_combout\ & (\PIP2|BREG|Decoder0~1_combout\ & \PIP2|BREG|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|RegEscrita[4]~0_combout\,
	datab => \PIP2|RegEscrita[2]~1_combout\,
	datac => \PIP2|BREG|Decoder0~1_combout\,
	datad => \PIP2|BREG|Decoder0~10_combout\,
	combout => \PIP2|BREG|Decoder0~14_combout\);

-- Location: LCFF_X93_Y20_N19
\PIP2|BREG|regs[20][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[20][18]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[20][18]~regout\);

-- Location: LCFF_X94_Y21_N21
\PIP2|BREG|regs[16][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[18]~18_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[16][18]~regout\);

-- Location: LCCOMB_X91_Y23_N2
\PIP2|BREG|Decoder0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Decoder0~15_combout\ = (\PIP2|RegEscrita[4]~0_combout\ & (!\PIP2|RegEscrita[2]~1_combout\ & (\PIP2|BREG|Decoder0~1_combout\ & \PIP2|BREG|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|RegEscrita[4]~0_combout\,
	datab => \PIP2|RegEscrita[2]~1_combout\,
	datac => \PIP2|BREG|Decoder0~1_combout\,
	datad => \PIP2|BREG|Decoder0~7_combout\,
	combout => \PIP2|BREG|Decoder0~15_combout\);

-- Location: LCFF_X93_Y21_N29
\PIP2|BREG|regs[17][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[18]~18_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[17][18]~regout\);

-- Location: LCCOMB_X93_Y21_N28
\PIP2|BREG|Mux13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux13~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|regs[17][18]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[16][18]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP2|BREG|regs[16][18]~regout\,
	datac => \PIP2|BREG|regs[17][18]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux13~4_combout\);

-- Location: LCCOMB_X93_Y20_N20
\PIP2|BREG|Mux13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux13~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux13~4_combout\ & (\PIP2|BREG|regs[21][18]~regout\)) # (!\PIP2|BREG|Mux13~4_combout\ & ((\PIP2|BREG|regs[20][18]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[21][18]~regout\,
	datab => \PIP2|BREG|regs[20][18]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux13~4_combout\,
	combout => \PIP2|BREG|Mux13~5_combout\);

-- Location: LCCOMB_X83_Y18_N4
\PIP2|BREG|Mux13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux13~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|Mux13~3_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux13~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP2|BREG|Mux13~3_combout\,
	datad => \PIP2|BREG|Mux13~5_combout\,
	combout => \PIP2|BREG|Mux13~6_combout\);

-- Location: LCFF_X94_Y17_N19
\PIP2|BREG|regs[23][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[18]~18_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[23][18]~regout\);

-- Location: LCFF_X85_Y17_N27
\PIP2|BREG|regs[18][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[18]~18_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[18][18]~regout\);

-- Location: LCCOMB_X83_Y18_N0
\PIP2|BREG|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux13~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[19][18]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[18][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[19][18]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|regs[18][18]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux13~0_combout\);

-- Location: LCCOMB_X83_Y18_N14
\PIP2|BREG|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux13~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux13~0_combout\ & ((\PIP2|BREG|regs[23][18]~regout\))) # (!\PIP2|BREG|Mux13~0_combout\ & (\PIP2|BREG|regs[22][18]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[22][18]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|regs[23][18]~regout\,
	datad => \PIP2|BREG|Mux13~0_combout\,
	combout => \PIP2|BREG|Mux13~1_combout\);

-- Location: LCFF_X93_Y17_N1
\PIP2|BREG|regs[27][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[18]~18_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[27][18]~regout\);

-- Location: LCFF_X91_Y18_N27
\PIP2|BREG|regs[26][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[18]~18_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[26][18]~regout\);

-- Location: LCCOMB_X91_Y18_N24
\PIP2|BREG|Mux13~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux13~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|regs[30][18]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & \PIP2|BREG|regs[26][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[30][18]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP2|BREG|regs[26][18]~regout\,
	combout => \PIP2|BREG|Mux13~7_combout\);

-- Location: LCCOMB_X87_Y18_N26
\PIP2|BREG|Mux13~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux13~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux13~7_combout\ & (\PIP2|BREG|regs[31][18]~regout\)) # (!\PIP2|BREG|Mux13~7_combout\ & ((\PIP2|BREG|regs[27][18]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux13~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[31][18]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|regs[27][18]~regout\,
	datad => \PIP2|BREG|Mux13~7_combout\,
	combout => \PIP2|BREG|Mux13~8_combout\);

-- Location: LCCOMB_X83_Y18_N18
\PIP2|BREG|Mux13~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux13~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux13~6_combout\ & ((\PIP2|BREG|Mux13~8_combout\))) # (!\PIP2|BREG|Mux13~6_combout\ & (\PIP2|BREG|Mux13~1_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|Mux13~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|Mux13~6_combout\,
	datac => \PIP2|BREG|Mux13~1_combout\,
	datad => \PIP2|BREG|Mux13~8_combout\,
	combout => \PIP2|BREG|Mux13~9_combout\);

-- Location: LCCOMB_X83_Y18_N6
\PIP2|BREG|Mux13~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux13~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & ((\PIP2|BREG|Mux13~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & (\PIP2|BREG|Mux13~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25),
	datac => \PIP2|BREG|Mux13~19_combout\,
	datad => \PIP2|BREG|Mux13~9_combout\,
	combout => \PIP2|BREG|Mux13~20_combout\);

-- Location: LCCOMB_X79_Y18_N18
\PIP2|IDEX|saida1[18]~reg0_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[18]~reg0_Duplicate_1feeder_combout\ = \PIP2|BREG|Mux13~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|BREG|Mux13~20_combout\,
	combout => \PIP2|IDEX|saida1[18]~reg0_Duplicate_1feeder_combout\);

-- Location: LCFF_X79_Y18_N19
\PIP2|IDEX|saida1[18]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida1[18]~reg0_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida1[18]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X74_Y18_N24
\PIP3|MUX1|S[18]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX1|S[18]~14_combout\ = (\PIP2|IDEX|isShift~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|saida1[18]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|isShift~regout\,
	datab => \PIP2|IDEX|signImm\(15),
	datac => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|saida1[18]~reg0_Duplicate_1_regout\,
	combout => \PIP3|MUX1|S[18]~14_combout\);

-- Location: LCCOMB_X74_Y21_N24
\PIP3|MUX2|S[18]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX2|S[18]~30_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|signImm\(15))))) # (!\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|saida2[18]~reg0_Duplicate_1_regout\)) # (!\PIP2|IDEX|saida2[5]~en_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datab => \PIP2|IDEX|signImm\(15),
	datac => \PIP2|IDEX|saida2[18]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|OrigAALU~regout\,
	combout => \PIP3|MUX2|S[18]~30_combout\);

-- Location: LCCOMB_X71_Y18_N30
\PIP3|ULA|cout~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~52_combout\ = \PIP3|MUX1|S[18]~14_combout\ $ (\PIP3|MUX2|S[18]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|MUX1|S[18]~14_combout\,
	datad => \PIP3|MUX2|S[18]~30_combout\,
	combout => \PIP3|ULA|cout~52_combout\);

-- Location: LCCOMB_X77_Y22_N4
\PIP2|imm32[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|imm32[1]~1_combout\ = (\PIP2|CTRL|Mux5~2_combout\ & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(7))) # (!\PIP2|CTRL|Mux5~2_combout\ & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|CTRL|Mux5~2_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(7),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(1),
	combout => \PIP2|imm32[1]~1_combout\);

-- Location: LCFF_X71_Y21_N3
\PIP2|IDEX|signImm[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP2|imm32[1]~1_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|signImm\(1));

-- Location: LCCOMB_X71_Y21_N2
\PIP3|MUX1|S[1]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX1|S[1]~28_combout\ = (\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|signImm\(1))))) # (!\PIP2|IDEX|isShift~regout\ & ((\PIP2|IDEX|saida1[1]~reg0_Duplicate_1_regout\) # ((!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida1[1]~reg0_Duplicate_1_regout\,
	datab => \PIP2|IDEX|isShift~regout\,
	datac => \PIP2|IDEX|signImm\(1),
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP3|MUX1|S[1]~28_combout\);

-- Location: LCCOMB_X77_Y21_N26
\PIP2|imm32[11]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|imm32[11]~10_combout\ = (\PIP2|CTRL|Mux5~2_combout\ & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(10)))) # (!\PIP2|CTRL|Mux5~2_combout\ & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(11),
	datac => \PIP2|CTRL|Mux5~2_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(10),
	combout => \PIP2|imm32[11]~10_combout\);

-- Location: LCCOMB_X76_Y21_N14
\PIP2|imm32[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|imm32[8]~8_combout\ = (\PIP2|CTRL|Mux5~2_combout\ & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(10))) # (!\PIP2|CTRL|Mux5~2_combout\ & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|CTRL|Mux5~2_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(10),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(8),
	combout => \PIP2|imm32[8]~8_combout\);

-- Location: LCCOMB_X78_Y21_N18
\PIP2|SOMB|result[10]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|SOMB|result[10]~16_combout\ = ((\PIP1|IFID|PC4OUT\(10) $ (\PIP2|imm32[8]~8_combout\ $ (!\PIP2|SOMB|result[9]~15\)))) # (GND)
-- \PIP2|SOMB|result[10]~17\ = CARRY((\PIP1|IFID|PC4OUT\(10) & ((\PIP2|imm32[8]~8_combout\) # (!\PIP2|SOMB|result[9]~15\))) # (!\PIP1|IFID|PC4OUT\(10) & (\PIP2|imm32[8]~8_combout\ & !\PIP2|SOMB|result[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(10),
	datab => \PIP2|imm32[8]~8_combout\,
	datad => VCC,
	cin => \PIP2|SOMB|result[9]~15\,
	combout => \PIP2|SOMB|result[10]~16_combout\,
	cout => \PIP2|SOMB|result[10]~17\);

-- Location: LCCOMB_X78_Y21_N20
\PIP2|SOMB|result[11]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|SOMB|result[11]~18_combout\ = (\PIP2|imm32[9]~9_combout\ & ((\PIP1|IFID|PC4OUT\(11) & (\PIP2|SOMB|result[10]~17\ & VCC)) # (!\PIP1|IFID|PC4OUT\(11) & (!\PIP2|SOMB|result[10]~17\)))) # (!\PIP2|imm32[9]~9_combout\ & ((\PIP1|IFID|PC4OUT\(11) & 
-- (!\PIP2|SOMB|result[10]~17\)) # (!\PIP1|IFID|PC4OUT\(11) & ((\PIP2|SOMB|result[10]~17\) # (GND)))))
-- \PIP2|SOMB|result[11]~19\ = CARRY((\PIP2|imm32[9]~9_combout\ & (!\PIP1|IFID|PC4OUT\(11) & !\PIP2|SOMB|result[10]~17\)) # (!\PIP2|imm32[9]~9_combout\ & ((!\PIP2|SOMB|result[10]~17\) # (!\PIP1|IFID|PC4OUT\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|imm32[9]~9_combout\,
	datab => \PIP1|IFID|PC4OUT\(11),
	datad => VCC,
	cin => \PIP2|SOMB|result[10]~17\,
	combout => \PIP2|SOMB|result[11]~18_combout\,
	cout => \PIP2|SOMB|result[11]~19\);

-- Location: LCFF_X80_Y18_N21
\PIP4|MEMWB|ResultULA[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP3|EXMEM|ResultULA[3]~55_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|ResultULA\(3));

-- Location: LCCOMB_X77_Y19_N4
\PIP3|EXMEM|ResultULA[4]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[4]~56_combout\ = (\PIP3|EXMEM|ResultULA[4]~reg0_Duplicate_1_regout\) # (!\PIP3|EXMEM|ResultULA[0]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[4]~reg0_Duplicate_1_regout\,
	datac => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	combout => \PIP3|EXMEM|ResultULA[4]~56_combout\);

-- Location: LCCOMB_X71_Y19_N2
\PIP3|EXMEM|ResultULA[4]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[4]~103_combout\ = ((\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\) # ((!\PIP3|MUX1|S[31]~0_combout\ & \PIP3|ULA|ShiftLeft0~79_combout\))) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datab => \PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\,
	datac => \PIP3|MUX1|S[31]~0_combout\,
	datad => \PIP3|ULA|ShiftLeft0~79_combout\,
	combout => \PIP3|EXMEM|ResultULA[4]~103_combout\);

-- Location: LCCOMB_X71_Y19_N8
\PIP3|EXMEM|ResultULA[4]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[4]~102_combout\ = (!\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & (((\PIP3|MUX1|S[31]~0_combout\) # (\PIP3|ULA|ShiftLeft0~79_combout\)) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datab => \PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\,
	datac => \PIP3|MUX1|S[31]~0_combout\,
	datad => \PIP3|ULA|ShiftLeft0~79_combout\,
	combout => \PIP3|EXMEM|ResultULA[4]~102_combout\);

-- Location: LCCOMB_X71_Y19_N0
\PIP3|EXMEM|ResultULA[4]~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[4]~104_combout\ = (!\PIP3|EXMEM|ResultULA[4]~103_combout\ & (((!\PIP3|ULA|Add0~8_combout\ & !\PIP3|ULA|ShiftRight0~50_combout\)) # (!\PIP3|EXMEM|ResultULA[4]~102_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~8_combout\,
	datab => \PIP3|EXMEM|ResultULA[4]~103_combout\,
	datac => \PIP3|EXMEM|ResultULA[4]~102_combout\,
	datad => \PIP3|ULA|ShiftRight0~50_combout\,
	combout => \PIP3|EXMEM|ResultULA[4]~104_combout\);

-- Location: LCCOMB_X70_Y25_N16
\PIP3|ULA|Add0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Add0~1_cout\ = CARRY(!\PIP3|MUX1|S[0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[0]~1_combout\,
	datad => VCC,
	cout => \PIP3|ULA|Add0~1_cout\);

-- Location: LCCOMB_X70_Y25_N18
\PIP3|ULA|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Add0~2_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|Add0~1_cout\) # (GND))) # (!\PIP3|MUX1|S[1]~28_combout\ & (!\PIP3|ULA|Add0~1_cout\))
-- \PIP3|ULA|Add0~3\ = CARRY((\PIP3|MUX1|S[1]~28_combout\) # (!\PIP3|ULA|Add0~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[1]~28_combout\,
	datad => VCC,
	cin => \PIP3|ULA|Add0~1_cout\,
	combout => \PIP3|ULA|Add0~2_combout\,
	cout => \PIP3|ULA|Add0~3\);

-- Location: LCCOMB_X70_Y25_N20
\PIP3|ULA|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Add0~4_combout\ = (\PIP3|MUX1|S[2]~29_combout\ & (!\PIP3|ULA|Add0~3\ & VCC)) # (!\PIP3|MUX1|S[2]~29_combout\ & (\PIP3|ULA|Add0~3\ $ (GND)))
-- \PIP3|ULA|Add0~5\ = CARRY((!\PIP3|MUX1|S[2]~29_combout\ & !\PIP3|ULA|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[2]~29_combout\,
	datad => VCC,
	cin => \PIP3|ULA|Add0~3\,
	combout => \PIP3|ULA|Add0~4_combout\,
	cout => \PIP3|ULA|Add0~5\);

-- Location: LCCOMB_X70_Y25_N22
\PIP3|ULA|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Add0~6_combout\ = (\PIP3|MUX1|S[3]~30_combout\ & ((\PIP3|ULA|Add0~5\) # (GND))) # (!\PIP3|MUX1|S[3]~30_combout\ & (!\PIP3|ULA|Add0~5\))
-- \PIP3|ULA|Add0~7\ = CARRY((\PIP3|MUX1|S[3]~30_combout\) # (!\PIP3|ULA|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[3]~30_combout\,
	datad => VCC,
	cin => \PIP3|ULA|Add0~5\,
	combout => \PIP3|ULA|Add0~6_combout\,
	cout => \PIP3|ULA|Add0~7\);

-- Location: LCCOMB_X82_Y24_N0
\PIP2|BREG|regs[2][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[2][1]~feeder_combout\ = \PIP2|DataEscrita[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[1]~1_combout\,
	combout => \PIP2|BREG|regs[2][1]~feeder_combout\);

-- Location: LCFF_X82_Y24_N1
\PIP2|BREG|regs[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[2][1]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[2][1]~regout\);

-- Location: LCCOMB_X80_Y23_N18
\PIP2|BREG|regs[8][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[8][1]~feeder_combout\ = \PIP2|DataEscrita[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[1]~1_combout\,
	combout => \PIP2|BREG|regs[8][1]~feeder_combout\);

-- Location: LCFF_X80_Y23_N19
\PIP2|BREG|regs[8][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[8][1]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[8][1]~regout\);

-- Location: LCCOMB_X80_Y24_N10
\PIP2|BREG|Mux30~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux30~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[10][1]~regout\)) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[8][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[10][1]~regout\,
	datab => \PIP2|BREG|regs[8][1]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux30~14_combout\);

-- Location: LCCOMB_X82_Y24_N6
\PIP2|BREG|Mux30~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux30~15_combout\ = (\PIP2|BREG|Mux30~14_combout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|regs[2][1]~regout\ & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[2][1]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP2|BREG|Mux30~14_combout\,
	combout => \PIP2|BREG|Mux30~15_combout\);

-- Location: LCFF_X88_Y26_N21
\PIP2|BREG|regs[12][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[1]~1_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[12][1]~regout\);

-- Location: LCCOMB_X89_Y25_N24
\PIP2|BREG|regs[6][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[6][1]~feeder_combout\ = \PIP2|DataEscrita[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[1]~1_combout\,
	combout => \PIP2|BREG|regs[6][1]~feeder_combout\);

-- Location: LCCOMB_X88_Y23_N8
\PIP2|BREG|Decoder0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Decoder0~27_combout\ = (\PIP2|BREG|Decoder0~0_combout\ & (\PIP2|BREG|Decoder0~1_combout\ & (\PIP2|RegEscrita[2]~1_combout\ & !\PIP2|RegEscrita[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Decoder0~0_combout\,
	datab => \PIP2|BREG|Decoder0~1_combout\,
	datac => \PIP2|RegEscrita[2]~1_combout\,
	datad => \PIP2|RegEscrita[4]~0_combout\,
	combout => \PIP2|BREG|Decoder0~27_combout\);

-- Location: LCFF_X89_Y25_N25
\PIP2|BREG|regs[6][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[6][1]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[6][1]~regout\);

-- Location: LCCOMB_X89_Y25_N10
\PIP2|BREG|Mux30~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux30~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|regs[6][1]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[4][1]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[4][1]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|regs[6][1]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux30~12_combout\);

-- Location: LCCOMB_X86_Y25_N6
\PIP2|BREG|Mux30~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux30~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux30~12_combout\ & (\PIP2|BREG|regs[14][1]~regout\)) # (!\PIP2|BREG|Mux30~12_combout\ & ((\PIP2|BREG|regs[12][1]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux30~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[14][1]~regout\,
	datab => \PIP2|BREG|regs[12][1]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux30~12_combout\,
	combout => \PIP2|BREG|Mux30~13_combout\);

-- Location: LCCOMB_X86_Y25_N4
\PIP2|BREG|Mux30~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux30~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)) # (\PIP2|BREG|Mux30~13_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|Mux30~15_combout\ & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP2|BREG|Mux30~15_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP2|BREG|Mux30~13_combout\,
	combout => \PIP2|BREG|Mux30~16_combout\);

-- Location: LCCOMB_X85_Y25_N28
\PIP2|BREG|regs[11][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[11][1]~feeder_combout\ = \PIP2|DataEscrita[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[1]~1_combout\,
	combout => \PIP2|BREG|regs[11][1]~feeder_combout\);

-- Location: LCFF_X85_Y25_N29
\PIP2|BREG|regs[11][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[11][1]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[11][1]~regout\);

-- Location: LCCOMB_X82_Y26_N0
\PIP2|BREG|regs[3][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[3][1]~feeder_combout\ = \PIP2|DataEscrita[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[1]~1_combout\,
	combout => \PIP2|BREG|regs[3][1]~feeder_combout\);

-- Location: LCFF_X82_Y26_N1
\PIP2|BREG|regs[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[3][1]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[3][1]~regout\);

-- Location: LCCOMB_X81_Y25_N10
\PIP2|BREG|Mux30~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux30~11_combout\ = (\PIP2|BREG|Mux30~10_combout\ & ((\PIP2|BREG|regs[11][1]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP2|BREG|Mux30~10_combout\ & 
-- (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & \PIP2|BREG|regs[3][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux30~10_combout\,
	datab => \PIP2|BREG|regs[11][1]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP2|BREG|regs[3][1]~regout\,
	combout => \PIP2|BREG|Mux30~11_combout\);

-- Location: LCCOMB_X87_Y25_N22
\PIP2|BREG|regs[15][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[15][1]~feeder_combout\ = \PIP2|DataEscrita[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[1]~1_combout\,
	combout => \PIP2|BREG|regs[15][1]~feeder_combout\);

-- Location: LCFF_X87_Y25_N23
\PIP2|BREG|regs[15][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[15][1]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[15][1]~regout\);

-- Location: LCCOMB_X91_Y25_N16
\PIP2|BREG|regs[7][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[7][1]~feeder_combout\ = \PIP2|DataEscrita[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[1]~1_combout\,
	combout => \PIP2|BREG|regs[7][1]~feeder_combout\);

-- Location: LCFF_X91_Y25_N17
\PIP2|BREG|regs[7][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[7][1]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[7][1]~regout\);

-- Location: LCCOMB_X91_Y26_N6
\PIP2|BREG|Mux30~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux30~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|regs[7][1]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[5][1]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[5][1]~regout\,
	datab => \PIP2|BREG|regs[7][1]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux30~17_combout\);

-- Location: LCCOMB_X87_Y25_N4
\PIP2|BREG|Mux30~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux30~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux30~17_combout\ & ((\PIP2|BREG|regs[15][1]~regout\))) # (!\PIP2|BREG|Mux30~17_combout\ & (\PIP2|BREG|regs[13][1]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux30~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[13][1]~regout\,
	datab => \PIP2|BREG|regs[15][1]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux30~17_combout\,
	combout => \PIP2|BREG|Mux30~18_combout\);

-- Location: LCCOMB_X86_Y25_N2
\PIP2|BREG|Mux30~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux30~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux30~16_combout\ & ((\PIP2|BREG|Mux30~18_combout\))) # (!\PIP2|BREG|Mux30~16_combout\ & (\PIP2|BREG|Mux30~11_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|Mux30~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP2|BREG|Mux30~16_combout\,
	datac => \PIP2|BREG|Mux30~11_combout\,
	datad => \PIP2|BREG|Mux30~18_combout\,
	combout => \PIP2|BREG|Mux30~19_combout\);

-- Location: LCCOMB_X82_Y21_N8
\PIP2|BREG|Mux30~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux30~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & (\PIP2|BREG|Mux30~9_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & ((\PIP2|BREG|Mux30~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux30~9_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25),
	datad => \PIP2|BREG|Mux30~19_combout\,
	combout => \PIP2|BREG|Mux30~20_combout\);

-- Location: LCCOMB_X82_Y18_N6
\PIP2|PCbranchIN[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|PCbranchIN[1]~1_combout\ = (!\PIP2|CTRL|Mux11~0_combout\ & ((\PIP2|process_1~4_combout\ & ((\PIP2|BREG|Mux30~20_combout\))) # (!\PIP2|process_1~4_combout\ & (\PIP1|IFID|PCatualOUT[1]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|CTRL|Mux11~0_combout\,
	datab => \PIP2|process_1~4_combout\,
	datac => \PIP1|IFID|PCatualOUT[1]~_Duplicate_1_regout\,
	datad => \PIP2|BREG|Mux30~20_combout\,
	combout => \PIP2|PCbranchIN[1]~1_combout\);

-- Location: LCFF_X82_Y18_N7
\PIP2|IDEX|PCbranch[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|PCbranchIN[1]~1_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|PCbranch\(1));

-- Location: LCCOMB_X85_Y20_N30
\PIP1|IFID|PCatualOUT[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|IFID|PCatualOUT[1]~0_combout\ = (\PIP2|IDEX|OrigPC~_Duplicate_1_regout\) # (!\inicio~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datad => \inicio~regout\,
	combout => \PIP1|IFID|PCatualOUT[1]~0_combout\);

-- Location: LCFF_X81_Y18_N15
\PIP1|IFID|PCatualOUT[1]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP2|IDEX|PCbranch\(1),
	aclr => \rst~combout\,
	sclr => \ALT_INV_inicio~regout\,
	sload => VCC,
	ena => \PIP1|IFID|PCatualOUT[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PCatualOUT[1]~_Duplicate_1_regout\);

-- Location: LCCOMB_X74_Y22_N4
\PIP3|ULA|Mux53~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux53~4_combout\ = (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (((\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\)))) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (\PIP3|MUX2|S[0]~0_combout\ & (\PIP3|MUX1|S[0]~1_combout\ $ 
-- (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[0]~0_combout\,
	datab => \PIP3|MUX1|S[0]~1_combout\,
	datac => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datad => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux53~4_combout\);

-- Location: LCCOMB_X74_Y22_N26
\PIP3|ULA|Mux53~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux53~5_combout\ = (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|MUX2|S[1]~4_combout\) # (!\PIP3|ULA|Mux53~4_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (!\PIP3|ULA|Mux53~4_combout\ & 
-- \PIP3|MUX2|S[1]~4_combout\)))) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (\PIP3|MUX1|S[1]~28_combout\ $ (\PIP3|ULA|Mux53~4_combout\ $ (\PIP3|MUX2|S[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datab => \PIP3|MUX1|S[1]~28_combout\,
	datac => \PIP3|ULA|Mux53~4_combout\,
	datad => \PIP3|MUX2|S[1]~4_combout\,
	combout => \PIP3|ULA|Mux53~5_combout\);

-- Location: LCFF_X91_Y23_N29
\PIP2|BREG|regs[20][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[29]~29_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[20][29]~regout\);

-- Location: LCFF_X94_Y20_N31
\PIP2|BREG|regs[24][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[29]~29_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[24][29]~regout\);

-- Location: LCFF_X93_Y22_N11
\PIP2|BREG|regs[16][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[29]~29_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[16][29]~regout\);

-- Location: LCCOMB_X93_Y22_N10
\PIP2|BREG|Mux34~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux34~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[24][29]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|regs[16][29]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|regs[24][29]~regout\,
	datac => \PIP2|BREG|regs[16][29]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux34~4_combout\);

-- Location: LCCOMB_X91_Y23_N28
\PIP2|BREG|Mux34~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux34~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux34~4_combout\ & (\PIP2|BREG|regs[28][29]~regout\)) # (!\PIP2|BREG|Mux34~4_combout\ & ((\PIP2|BREG|regs[20][29]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux34~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[28][29]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP2|BREG|regs[20][29]~regout\,
	datad => \PIP2|BREG|Mux34~4_combout\,
	combout => \PIP2|BREG|Mux34~5_combout\);

-- Location: LCCOMB_X89_Y22_N18
\PIP2|BREG|regs[30][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[30][29]~feeder_combout\ = \PIP2|DataEscrita[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[29]~29_combout\,
	combout => \PIP2|BREG|regs[30][29]~feeder_combout\);

-- Location: LCFF_X89_Y22_N19
\PIP2|BREG|regs[30][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[30][29]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[30][29]~regout\);

-- Location: LCFF_X88_Y19_N13
\PIP2|BREG|regs[18][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[29]~29_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[18][29]~regout\);

-- Location: LCCOMB_X88_Y19_N12
\PIP2|BREG|Mux34~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux34~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[26][29]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|regs[18][29]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[26][29]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[18][29]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux34~2_combout\);

-- Location: LCCOMB_X89_Y22_N20
\PIP2|BREG|Mux34~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux34~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux34~2_combout\ & ((\PIP2|BREG|regs[30][29]~regout\))) # (!\PIP2|BREG|Mux34~2_combout\ & (\PIP2|BREG|regs[22][29]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux34~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[22][29]~regout\,
	datab => \PIP2|BREG|regs[30][29]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP2|BREG|Mux34~2_combout\,
	combout => \PIP2|BREG|Mux34~3_combout\);

-- Location: LCCOMB_X90_Y23_N22
\PIP2|BREG|Mux34~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux34~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux34~3_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|Mux34~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|Mux34~5_combout\,
	datac => \PIP2|BREG|Mux34~3_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux34~6_combout\);

-- Location: LCFF_X90_Y23_N15
\PIP2|BREG|regs[25][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[29]~29_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[25][29]~regout\);

-- Location: LCFF_X92_Y23_N27
\PIP2|BREG|regs[29][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[29]~29_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[29][29]~regout\);

-- Location: LCCOMB_X90_Y23_N20
\PIP2|BREG|Mux34~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux34~1_combout\ = (\PIP2|BREG|Mux34~0_combout\ & (((\PIP2|BREG|regs[29][29]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP2|BREG|Mux34~0_combout\ & (\PIP2|BREG|regs[25][29]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux34~0_combout\,
	datab => \PIP2|BREG|regs[25][29]~regout\,
	datac => \PIP2|BREG|regs[29][29]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux34~1_combout\);

-- Location: LCCOMB_X91_Y17_N24
\PIP2|BREG|regs[31][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[31][29]~feeder_combout\ = \PIP2|DataEscrita[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[29]~29_combout\,
	combout => \PIP2|BREG|regs[31][29]~feeder_combout\);

-- Location: LCFF_X91_Y17_N25
\PIP2|BREG|regs[31][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[31][29]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[31][29]~regout\);

-- Location: LCFF_X85_Y19_N13
\PIP2|BREG|regs[19][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[29]~29_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[19][29]~regout\);

-- Location: LCCOMB_X86_Y19_N28
\PIP2|BREG|regs[23][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[23][29]~feeder_combout\ = \PIP2|DataEscrita[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[29]~29_combout\,
	combout => \PIP2|BREG|regs[23][29]~feeder_combout\);

-- Location: LCFF_X86_Y19_N29
\PIP2|BREG|regs[23][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[23][29]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[23][29]~regout\);

-- Location: LCCOMB_X85_Y19_N12
\PIP2|BREG|Mux34~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux34~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[23][29]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[19][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP2|BREG|regs[19][29]~regout\,
	datad => \PIP2|BREG|regs[23][29]~regout\,
	combout => \PIP2|BREG|Mux34~7_combout\);

-- Location: LCCOMB_X90_Y19_N4
\PIP2|BREG|Mux34~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux34~8_combout\ = (\PIP2|BREG|Mux34~7_combout\ & (((\PIP2|BREG|regs[31][29]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP2|BREG|Mux34~7_combout\ & (\PIP2|BREG|regs[27][29]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[27][29]~regout\,
	datab => \PIP2|BREG|regs[31][29]~regout\,
	datac => \PIP2|BREG|Mux34~7_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux34~8_combout\);

-- Location: LCCOMB_X90_Y23_N24
\PIP2|BREG|Mux34~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux34~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux34~6_combout\ & ((\PIP2|BREG|Mux34~8_combout\))) # (!\PIP2|BREG|Mux34~6_combout\ & (\PIP2|BREG|Mux34~1_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|Mux34~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|Mux34~6_combout\,
	datac => \PIP2|BREG|Mux34~1_combout\,
	datad => \PIP2|BREG|Mux34~8_combout\,
	combout => \PIP2|BREG|Mux34~9_combout\);

-- Location: LCCOMB_X91_Y23_N16
\PIP2|BREG|Mux34~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux34~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & ((\PIP2|BREG|Mux34~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & (\PIP2|BREG|Mux34~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux34~19_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20),
	datad => \PIP2|BREG|Mux34~9_combout\,
	combout => \PIP2|BREG|Mux34~20_combout\);

-- Location: LCCOMB_X93_Y22_N20
\PIP2|IDEX|saida2[29]~reg0_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[29]~reg0_Duplicate_1feeder_combout\ = \PIP2|BREG|Mux34~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|BREG|Mux34~20_combout\,
	combout => \PIP2|IDEX|saida2[29]~reg0_Duplicate_1feeder_combout\);

-- Location: LCFF_X93_Y22_N21
\PIP2|IDEX|saida2[29]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida2[29]~reg0_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida2[29]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X74_Y18_N8
\PIP3|MUX2|S[29]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX2|S[29]~19_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|saida2[29]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|signImm\(15),
	datab => \PIP2|IDEX|saida2[29]~reg0_Duplicate_1_regout\,
	datac => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|OrigAALU~regout\,
	combout => \PIP3|MUX2|S[29]~19_combout\);

-- Location: LCCOMB_X72_Y19_N18
\PIP3|ULA|Mux63~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux63~23_combout\ = (\PIP3|MUX1|S[29]~3_combout\) # ((\PIP3|MUX2|S[29]~19_combout\) # (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[29]~3_combout\,
	datab => \PIP3|MUX2|S[29]~19_combout\,
	datad => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux63~23_combout\);

-- Location: LCCOMB_X65_Y22_N0
\PIP3|EXMEM|ResultULA[2]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[2]~96_combout\ = (\PIP3|MUX1|S[3]~30_combout\) # ((\PIP3|MUX1|S[1]~28_combout\ & !\PIP3|MUX1|S[2]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[1]~28_combout\,
	datac => \PIP3|MUX1|S[3]~30_combout\,
	datad => \PIP3|MUX1|S[2]~29_combout\,
	combout => \PIP3|EXMEM|ResultULA[2]~96_combout\);

-- Location: LCCOMB_X77_Y21_N4
\PIP3|EXMEM|ResultULA[26]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[26]~78_combout\ = (\PIP3|EXMEM|ResultULA[26]~reg0_Duplicate_1_regout\) # (!\PIP3|EXMEM|ResultULA[0]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[26]~reg0_Duplicate_1_regout\,
	datad => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	combout => \PIP3|EXMEM|ResultULA[26]~78_combout\);

-- Location: LCFF_X80_Y20_N29
\PIP4|MEMWB|ResultULA[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP3|EXMEM|ResultULA[26]~78_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|ResultULA\(26));

-- Location: LCCOMB_X80_Y18_N20
\PIP2|IDEX|saida2[18]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[18]~50_combout\ = (\PIP2|IDEX|saida2[18]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|saida2[18]~reg0_Duplicate_1_regout\,
	combout => \PIP2|IDEX|saida2[18]~50_combout\);

-- Location: LCFF_X80_Y18_N11
\PIP3|EXMEM|wrtData[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP2|IDEX|saida2[18]~50_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|wrtData\(18));

-- Location: LCCOMB_X72_Y24_N4
\PIP3|ULA|Mux48~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux48~20_combout\ = (\PIP3|MUX1|S[6]~26_combout\) # ((\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datac => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datad => \PIP3|MUX1|S[6]~26_combout\,
	combout => \PIP3|ULA|Mux48~20_combout\);

-- Location: LCCOMB_X72_Y24_N16
\PIP3|EXMEM|ResultULA[4]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[4]~100_combout\ = (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & !\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datad => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	combout => \PIP3|EXMEM|ResultULA[4]~100_combout\);

-- Location: LCCOMB_X72_Y24_N18
\PIP3|EXMEM|ResultULA[4]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[4]~101_combout\ = (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((\PIP3|MUX1|S[31]~0_combout\) # (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datac => \PIP3|MUX1|S[31]~0_combout\,
	datad => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	combout => \PIP3|EXMEM|ResultULA[4]~101_combout\);

-- Location: LCCOMB_X72_Y24_N12
\PIP3|ULA|Mux48~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux48~9_combout\ = (\PIP3|EXMEM|ResultULA[4]~100_combout\ & (((!\PIP3|EXMEM|ResultULA[4]~101_combout\)))) # (!\PIP3|EXMEM|ResultULA[4]~100_combout\ & ((\PIP3|MUX2|S[6]~6_combout\ & (!\PIP3|ULA|Mux48~20_combout\ & 
-- \PIP3|EXMEM|ResultULA[4]~101_combout\)) # (!\PIP3|MUX2|S[6]~6_combout\ & (\PIP3|ULA|Mux48~20_combout\ $ (!\PIP3|EXMEM|ResultULA[4]~101_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[6]~6_combout\,
	datab => \PIP3|ULA|Mux48~20_combout\,
	datac => \PIP3|EXMEM|ResultULA[4]~100_combout\,
	datad => \PIP3|EXMEM|ResultULA[4]~101_combout\,
	combout => \PIP3|ULA|Mux48~9_combout\);

-- Location: LCCOMB_X63_Y21_N8
\PIP3|MUX2|S[31]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX2|S[31]~17_combout\ = (\PIP2|IDEX|signImm\(15) & \PIP2|IDEX|OrigAALU~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP2|IDEX|OrigAALU~regout\,
	combout => \PIP3|MUX2|S[31]~17_combout\);

-- Location: LCFF_X77_Y21_N27
\PIP2|IDEX|signImm[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|imm32[11]~10_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|signImm\(11));

-- Location: LCFF_X79_Y26_N15
\PIP2|BREG|regs[11][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[11]~11_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[11][11]~regout\);

-- Location: LCCOMB_X79_Y22_N30
\PIP2|BREG|regs[10][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[10][11]~feeder_combout\ = \PIP2|DataEscrita[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[11]~11_combout\,
	combout => \PIP2|BREG|regs[10][11]~feeder_combout\);

-- Location: LCFF_X79_Y22_N31
\PIP2|BREG|regs[10][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[10][11]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[10][11]~regout\);

-- Location: LCCOMB_X80_Y22_N8
\PIP2|BREG|regs[8][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[8][11]~feeder_combout\ = \PIP2|DataEscrita[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[11]~11_combout\,
	combout => \PIP2|BREG|regs[8][11]~feeder_combout\);

-- Location: LCFF_X80_Y22_N9
\PIP2|BREG|regs[8][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[8][11]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[8][11]~regout\);

-- Location: LCCOMB_X79_Y22_N12
\PIP2|BREG|Mux52~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux52~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[10][11]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|regs[8][11]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[10][11]~regout\,
	datac => \PIP2|BREG|regs[8][11]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux52~10_combout\);

-- Location: LCCOMB_X79_Y25_N26
\PIP2|BREG|Mux52~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux52~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux52~10_combout\ & ((\PIP2|BREG|regs[11][11]~regout\))) # (!\PIP2|BREG|Mux52~10_combout\ & (\PIP2|BREG|regs[9][11]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux52~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[9][11]~regout\,
	datab => \PIP2|BREG|regs[11][11]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP2|BREG|Mux52~10_combout\,
	combout => \PIP2|BREG|Mux52~11_combout\);

-- Location: LCFF_X76_Y22_N23
\PIP2|BREG|regs[15][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[11]~11_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[15][11]~regout\);

-- Location: LCCOMB_X88_Y26_N30
\PIP2|BREG|regs[12][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[12][11]~feeder_combout\ = \PIP2|DataEscrita[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[11]~11_combout\,
	combout => \PIP2|BREG|regs[12][11]~feeder_combout\);

-- Location: LCFF_X88_Y26_N31
\PIP2|BREG|regs[12][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[12][11]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[12][11]~regout\);

-- Location: LCCOMB_X87_Y26_N20
\PIP2|BREG|Mux52~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux52~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[13][11]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[12][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[13][11]~regout\,
	datab => \PIP2|BREG|regs[12][11]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux52~17_combout\);

-- Location: LCCOMB_X87_Y26_N14
\PIP2|BREG|Mux52~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux52~18_combout\ = (\PIP2|BREG|Mux52~17_combout\ & (((\PIP2|BREG|regs[15][11]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP2|BREG|Mux52~17_combout\ & (\PIP2|BREG|regs[14][11]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[14][11]~regout\,
	datab => \PIP2|BREG|regs[15][11]~regout\,
	datac => \PIP2|BREG|Mux52~17_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux52~18_combout\);

-- Location: LCCOMB_X83_Y24_N22
\PIP2|BREG|regs[2][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[2][11]~feeder_combout\ = \PIP2|DataEscrita[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[11]~11_combout\,
	combout => \PIP2|BREG|regs[2][11]~feeder_combout\);

-- Location: LCFF_X83_Y24_N23
\PIP2|BREG|regs[2][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[2][11]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[2][11]~regout\);

-- Location: LCFF_X82_Y25_N13
\PIP2|BREG|regs[3][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[11]~11_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[3][11]~regout\);

-- Location: LCFF_X83_Y25_N9
\PIP2|BREG|regs[1][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[11]~11_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[1][11]~regout\);

-- Location: LCCOMB_X83_Y25_N8
\PIP2|BREG|Mux52~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux52~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[3][11]~regout\)) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[1][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[3][11]~regout\,
	datac => \PIP2|BREG|regs[1][11]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux52~14_combout\);

-- Location: LCCOMB_X83_Y25_N2
\PIP2|BREG|Mux52~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux52~15_combout\ = (\PIP2|BREG|Mux52~14_combout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[2][11]~regout\ & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|regs[2][11]~regout\,
	datac => \PIP2|BREG|Mux52~14_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux52~15_combout\);

-- Location: LCFF_X93_Y26_N31
\PIP2|BREG|regs[7][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[11]~11_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[7][11]~regout\);

-- Location: LCCOMB_X91_Y23_N6
\PIP2|BREG|Decoder0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Decoder0~35_combout\ = (!\PIP2|RegEscrita[4]~0_combout\ & (\PIP2|RegEscrita[2]~1_combout\ & (\PIP2|BREG|Decoder0~1_combout\ & \PIP2|BREG|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|RegEscrita[4]~0_combout\,
	datab => \PIP2|RegEscrita[2]~1_combout\,
	datac => \PIP2|BREG|Decoder0~1_combout\,
	datad => \PIP2|BREG|Decoder0~7_combout\,
	combout => \PIP2|BREG|Decoder0~35_combout\);

-- Location: LCFF_X91_Y26_N1
\PIP2|BREG|regs[5][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[11]~11_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[5][11]~regout\);

-- Location: LCCOMB_X91_Y26_N0
\PIP2|BREG|Mux52~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux52~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[5][11]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[4][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[4][11]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|regs[5][11]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux52~12_combout\);

-- Location: LCCOMB_X91_Y26_N8
\PIP2|BREG|Mux52~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux52~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux52~12_combout\ & ((\PIP2|BREG|regs[7][11]~regout\))) # (!\PIP2|BREG|Mux52~12_combout\ & (\PIP2|BREG|regs[6][11]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux52~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[6][11]~regout\,
	datab => \PIP2|BREG|regs[7][11]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP2|BREG|Mux52~12_combout\,
	combout => \PIP2|BREG|Mux52~13_combout\);

-- Location: LCCOMB_X91_Y25_N30
\PIP2|BREG|Mux52~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux52~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)) # (\PIP2|BREG|Mux52~13_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|Mux52~15_combout\ & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|Mux52~15_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP2|BREG|Mux52~13_combout\,
	combout => \PIP2|BREG|Mux52~16_combout\);

-- Location: LCCOMB_X90_Y25_N4
\PIP2|BREG|Mux52~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux52~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux52~16_combout\ & ((\PIP2|BREG|Mux52~18_combout\))) # (!\PIP2|BREG|Mux52~16_combout\ & (\PIP2|BREG|Mux52~11_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux52~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|Mux52~11_combout\,
	datac => \PIP2|BREG|Mux52~18_combout\,
	datad => \PIP2|BREG|Mux52~16_combout\,
	combout => \PIP2|BREG|Mux52~19_combout\);

-- Location: LCCOMB_X93_Y24_N10
\PIP2|BREG|regs[29][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[29][11]~feeder_combout\ = \PIP2|DataEscrita[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[11]~11_combout\,
	combout => \PIP2|BREG|regs[29][11]~feeder_combout\);

-- Location: LCFF_X93_Y24_N11
\PIP2|BREG|regs[29][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[29][11]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[29][11]~regout\);

-- Location: LCFF_X90_Y24_N11
\PIP2|BREG|regs[21][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[11]~11_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[21][11]~regout\);

-- Location: LCCOMB_X90_Y24_N24
\PIP2|BREG|Mux52~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux52~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[21][11]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[17][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[17][11]~regout\,
	datab => \PIP2|BREG|regs[21][11]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux52~0_combout\);

-- Location: LCCOMB_X92_Y24_N0
\PIP2|BREG|Mux52~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux52~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux52~0_combout\ & ((\PIP2|BREG|regs[29][11]~regout\))) # (!\PIP2|BREG|Mux52~0_combout\ & (\PIP2|BREG|regs[25][11]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux52~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[25][11]~regout\,
	datab => \PIP2|BREG|regs[29][11]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP2|BREG|Mux52~0_combout\,
	combout => \PIP2|BREG|Mux52~1_combout\);

-- Location: LCCOMB_X89_Y21_N10
\PIP2|BREG|regs[20][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[20][11]~feeder_combout\ = \PIP2|DataEscrita[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[11]~11_combout\,
	combout => \PIP2|BREG|regs[20][11]~feeder_combout\);

-- Location: LCFF_X89_Y21_N11
\PIP2|BREG|regs[20][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[20][11]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[20][11]~regout\);

-- Location: LCFF_X94_Y21_N11
\PIP2|BREG|regs[16][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[11]~11_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[16][11]~regout\);

-- Location: LCCOMB_X94_Y21_N10
\PIP2|BREG|Mux52~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux52~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[24][11]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[16][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[24][11]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP2|BREG|regs[16][11]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux52~4_combout\);

-- Location: LCCOMB_X93_Y23_N26
\PIP2|BREG|regs[28][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[28][11]~feeder_combout\ = \PIP2|DataEscrita[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[11]~11_combout\,
	combout => \PIP2|BREG|regs[28][11]~feeder_combout\);

-- Location: LCFF_X93_Y23_N27
\PIP2|BREG|regs[28][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[28][11]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[28][11]~regout\);

-- Location: LCCOMB_X90_Y25_N2
\PIP2|BREG|Mux52~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux52~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux52~4_combout\ & ((\PIP2|BREG|regs[28][11]~regout\))) # (!\PIP2|BREG|Mux52~4_combout\ & (\PIP2|BREG|regs[20][11]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux52~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|regs[20][11]~regout\,
	datac => \PIP2|BREG|Mux52~4_combout\,
	datad => \PIP2|BREG|regs[28][11]~regout\,
	combout => \PIP2|BREG|Mux52~5_combout\);

-- Location: LCCOMB_X91_Y18_N14
\PIP2|BREG|regs[26][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[26][11]~feeder_combout\ = \PIP2|DataEscrita[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[11]~11_combout\,
	combout => \PIP2|BREG|regs[26][11]~feeder_combout\);

-- Location: LCFF_X91_Y18_N15
\PIP2|BREG|regs[26][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[26][11]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[26][11]~regout\);

-- Location: LCCOMB_X88_Y18_N24
\PIP2|BREG|Mux52~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux52~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|regs[26][11]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[18][11]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[18][11]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[26][11]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux52~2_combout\);

-- Location: LCCOMB_X89_Y18_N20
\PIP2|BREG|Mux52~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux52~3_combout\ = (\PIP2|BREG|Mux52~2_combout\ & (((\PIP2|BREG|regs[30][11]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP2|BREG|Mux52~2_combout\ & (\PIP2|BREG|regs[22][11]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[22][11]~regout\,
	datab => \PIP2|BREG|Mux52~2_combout\,
	datac => \PIP2|BREG|regs[30][11]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux52~3_combout\);

-- Location: LCCOMB_X90_Y25_N0
\PIP2|BREG|Mux52~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux52~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16)) # (\PIP2|BREG|Mux52~3_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|Mux52~5_combout\ & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|Mux52~5_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP2|BREG|Mux52~3_combout\,
	combout => \PIP2|BREG|Mux52~6_combout\);

-- Location: LCCOMB_X90_Y25_N30
\PIP2|BREG|Mux52~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux52~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux52~6_combout\ & (\PIP2|BREG|Mux52~8_combout\)) # (!\PIP2|BREG|Mux52~6_combout\ & ((\PIP2|BREG|Mux52~1_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux52~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux52~8_combout\,
	datab => \PIP2|BREG|Mux52~1_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP2|BREG|Mux52~6_combout\,
	combout => \PIP2|BREG|Mux52~9_combout\);

-- Location: LCCOMB_X90_Y25_N26
\PIP2|BREG|Mux52~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux52~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & ((\PIP2|BREG|Mux52~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & (\PIP2|BREG|Mux52~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20),
	datac => \PIP2|BREG|Mux52~19_combout\,
	datad => \PIP2|BREG|Mux52~9_combout\,
	combout => \PIP2|BREG|Mux52~20_combout\);

-- Location: LCCOMB_X77_Y23_N24
\PIP2|IDEX|saida2[11]~reg0_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[11]~reg0_Duplicate_1feeder_combout\ = \PIP2|BREG|Mux52~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|BREG|Mux52~20_combout\,
	combout => \PIP2|IDEX|saida2[11]~reg0_Duplicate_1feeder_combout\);

-- Location: LCFF_X77_Y23_N25
\PIP2|IDEX|saida2[11]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida2[11]~reg0_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida2[11]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X77_Y21_N20
\PIP3|MUX2|S[11]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX2|S[11]~13_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(11))) # (!\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|saida2[11]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP2|IDEX|signImm\(11),
	datac => \PIP2|IDEX|saida2[11]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP3|MUX2|S[11]~13_combout\);

-- Location: LCCOMB_X76_Y19_N16
\PIP3|EXMEM|ResultULA[12]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[12]~64_combout\ = (\PIP3|EXMEM|ResultULA[12]~reg0_Duplicate_1_regout\) # (!\PIP3|EXMEM|ResultULA[0]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[12]~reg0_Duplicate_1_regout\,
	datad => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	combout => \PIP3|EXMEM|ResultULA[12]~64_combout\);

-- Location: LCFF_X77_Y19_N25
\PIP4|MEMWB|ResultULA[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP3|EXMEM|ResultULA[12]~64_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|ResultULA\(12));

-- Location: LCCOMB_X74_Y21_N14
\PIP2|IDEX|saida2[1]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[1]~33_combout\ = (\PIP2|IDEX|saida2[1]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|saida2[1]~reg0_Duplicate_1_regout\,
	combout => \PIP2|IDEX|saida2[1]~33_combout\);

-- Location: LCCOMB_X81_Y18_N10
\PIP3|EXMEM|wrtData[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|wrtData[1]~feeder_combout\ = \PIP2|IDEX|saida2[1]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|IDEX|saida2[1]~33_combout\,
	combout => \PIP3|EXMEM|wrtData[1]~feeder_combout\);

-- Location: LCFF_X81_Y18_N11
\PIP3|EXMEM|wrtData[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|EXMEM|wrtData[1]~feeder_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|wrtData\(1));

-- Location: LCCOMB_X86_Y27_N24
\PIP2|BREG|regs[4][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[4][2]~feeder_combout\ = \PIP2|DataEscrita[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[2]~2_combout\,
	combout => \PIP2|BREG|regs[4][2]~feeder_combout\);

-- Location: LCFF_X86_Y27_N25
\PIP2|BREG|regs[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[4][2]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[4][2]~regout\);

-- Location: LCFF_X89_Y27_N25
\PIP2|BREG|regs[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[2]~2_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[5][2]~regout\);

-- Location: LCCOMB_X87_Y27_N16
\PIP2|BREG|Mux61~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux61~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[5][2]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[4][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[4][2]~regout\,
	datac => \PIP2|BREG|regs[5][2]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux61~10_combout\);

-- Location: LCFF_X94_Y27_N11
\PIP2|BREG|regs[6][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[2]~2_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[6][2]~regout\);

-- Location: LCCOMB_X88_Y27_N6
\PIP2|BREG|Mux61~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux61~11_combout\ = (\PIP2|BREG|Mux61~10_combout\ & ((\PIP2|BREG|regs[7][2]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP2|BREG|Mux61~10_combout\ & (((\PIP2|BREG|regs[6][2]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[7][2]~regout\,
	datab => \PIP2|BREG|Mux61~10_combout\,
	datac => \PIP2|BREG|regs[6][2]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux61~11_combout\);

-- Location: LCCOMB_X85_Y25_N16
\PIP2|BREG|regs[11][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[11][2]~feeder_combout\ = \PIP2|DataEscrita[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[2]~2_combout\,
	combout => \PIP2|BREG|regs[11][2]~feeder_combout\);

-- Location: LCFF_X85_Y25_N17
\PIP2|BREG|regs[11][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[11][2]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[11][2]~regout\);

-- Location: LCFF_X80_Y24_N19
\PIP2|BREG|regs[10][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[2]~2_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[10][2]~regout\);

-- Location: LCCOMB_X80_Y23_N8
\PIP2|BREG|Mux61~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux61~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[10][2]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[8][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[8][2]~regout\,
	datab => \PIP2|BREG|regs[10][2]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux61~12_combout\);

-- Location: LCCOMB_X81_Y20_N4
\PIP2|BREG|Mux61~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux61~13_combout\ = (\PIP2|BREG|Mux61~12_combout\ & (((\PIP2|BREG|regs[11][2]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP2|BREG|Mux61~12_combout\ & (\PIP2|BREG|regs[9][2]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[9][2]~regout\,
	datab => \PIP2|BREG|regs[11][2]~regout\,
	datac => \PIP2|BREG|Mux61~12_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux61~13_combout\);

-- Location: LCCOMB_X81_Y20_N26
\PIP2|BREG|Mux61~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux61~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux61~13_combout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|Mux61~15_combout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux61~15_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|Mux61~13_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux61~16_combout\);

-- Location: LCCOMB_X81_Y20_N24
\PIP2|BREG|Mux61~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux61~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux61~16_combout\ & (\PIP2|BREG|Mux61~18_combout\)) # (!\PIP2|BREG|Mux61~16_combout\ & ((\PIP2|BREG|Mux61~11_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux61~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux61~18_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP2|BREG|Mux61~11_combout\,
	datad => \PIP2|BREG|Mux61~16_combout\,
	combout => \PIP2|BREG|Mux61~19_combout\);

-- Location: LCCOMB_X91_Y17_N8
\PIP2|BREG|regs[31][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[31][2]~feeder_combout\ = \PIP2|DataEscrita[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[2]~2_combout\,
	combout => \PIP2|BREG|regs[31][2]~feeder_combout\);

-- Location: LCFF_X91_Y17_N9
\PIP2|BREG|regs[31][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[31][2]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[31][2]~regout\);

-- Location: LCFF_X87_Y17_N23
\PIP2|BREG|regs[19][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[2]~2_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[19][2]~regout\);

-- Location: LCCOMB_X90_Y17_N0
\PIP2|BREG|regs[27][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[27][2]~feeder_combout\ = \PIP2|DataEscrita[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[2]~2_combout\,
	combout => \PIP2|BREG|regs[27][2]~feeder_combout\);

-- Location: LCFF_X90_Y17_N1
\PIP2|BREG|regs[27][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[27][2]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[27][2]~regout\);

-- Location: LCCOMB_X87_Y17_N28
\PIP2|BREG|Mux61~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux61~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|regs[27][2]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[19][2]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|regs[19][2]~regout\,
	datac => \PIP2|BREG|regs[27][2]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux61~7_combout\);

-- Location: LCCOMB_X86_Y17_N12
\PIP2|BREG|Mux61~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux61~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux61~7_combout\ & ((\PIP2|BREG|regs[31][2]~regout\))) # (!\PIP2|BREG|Mux61~7_combout\ & (\PIP2|BREG|regs[23][2]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux61~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[23][2]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP2|BREG|regs[31][2]~regout\,
	datad => \PIP2|BREG|Mux61~7_combout\,
	combout => \PIP2|BREG|Mux61~8_combout\);

-- Location: LCFF_X92_Y18_N21
\PIP2|BREG|regs[29][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[2]~2_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[29][2]~regout\);

-- Location: LCCOMB_X93_Y21_N8
\PIP2|BREG|regs[17][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[17][2]~feeder_combout\ = \PIP2|DataEscrita[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[2]~2_combout\,
	combout => \PIP2|BREG|regs[17][2]~feeder_combout\);

-- Location: LCFF_X93_Y21_N9
\PIP2|BREG|regs[17][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[17][2]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[17][2]~regout\);

-- Location: LCCOMB_X92_Y20_N12
\PIP2|BREG|Mux61~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux61~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[25][2]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|regs[17][2]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[25][2]~regout\,
	datab => \PIP2|BREG|regs[17][2]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux61~0_combout\);

-- Location: LCCOMB_X85_Y20_N20
\PIP2|BREG|Mux61~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux61~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux61~0_combout\ & ((\PIP2|BREG|regs[29][2]~regout\))) # (!\PIP2|BREG|Mux61~0_combout\ & (\PIP2|BREG|regs[21][2]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux61~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[21][2]~regout\,
	datab => \PIP2|BREG|regs[29][2]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP2|BREG|Mux61~0_combout\,
	combout => \PIP2|BREG|Mux61~1_combout\);

-- Location: LCCOMB_X81_Y20_N22
\PIP2|BREG|Mux61~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux61~9_combout\ = (\PIP2|BREG|Mux61~6_combout\ & (((\PIP2|BREG|Mux61~8_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16)))) # (!\PIP2|BREG|Mux61~6_combout\ & 
-- (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux61~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux61~6_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|Mux61~8_combout\,
	datad => \PIP2|BREG|Mux61~1_combout\,
	combout => \PIP2|BREG|Mux61~9_combout\);

-- Location: LCCOMB_X81_Y20_N14
\PIP2|BREG|Mux61~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux61~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & ((\PIP2|BREG|Mux61~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & (\PIP2|BREG|Mux61~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20),
	datac => \PIP2|BREG|Mux61~19_combout\,
	datad => \PIP2|BREG|Mux61~9_combout\,
	combout => \PIP2|BREG|Mux61~20_combout\);

-- Location: LCFF_X74_Y21_N15
\PIP2|IDEX|saida2[2]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP2|BREG|Mux61~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida2[2]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X85_Y17_N18
\PIP2|IDEX|saida2[2]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[2]~34_combout\ = (\PIP2|IDEX|saida2[2]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|saida2[2]~reg0_Duplicate_1_regout\,
	combout => \PIP2|IDEX|saida2[2]~34_combout\);

-- Location: LCCOMB_X85_Y17_N24
\PIP3|EXMEM|wrtData[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|wrtData[2]~feeder_combout\ = \PIP2|IDEX|saida2[2]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|IDEX|saida2[2]~34_combout\,
	combout => \PIP3|EXMEM|wrtData[2]~feeder_combout\);

-- Location: LCFF_X85_Y17_N25
\PIP3|EXMEM|wrtData[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|EXMEM|wrtData[2]~feeder_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|wrtData\(2));

-- Location: LCCOMB_X80_Y21_N14
\PIP2|IDEX|saida2[3]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[3]~35_combout\ = (\PIP2|IDEX|saida2[3]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[3]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP2|IDEX|saida2[3]~35_combout\);

-- Location: LCFF_X83_Y19_N15
\PIP3|EXMEM|wrtData[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP2|IDEX|saida2[3]~35_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|wrtData\(3));

-- Location: LCFF_X87_Y25_N1
\PIP2|BREG|regs[15][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[4]~4_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[15][4]~regout\);

-- Location: LCFF_X94_Y26_N25
\PIP2|BREG|regs[13][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[4]~4_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[13][4]~regout\);

-- Location: LCCOMB_X86_Y22_N12
\PIP2|BREG|Mux59~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux59~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|regs[13][4]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[12][4]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[12][4]~regout\,
	datab => \PIP2|BREG|regs[13][4]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux59~17_combout\);

-- Location: LCCOMB_X86_Y22_N14
\PIP2|BREG|Mux59~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux59~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux59~17_combout\ & ((\PIP2|BREG|regs[15][4]~regout\))) # (!\PIP2|BREG|Mux59~17_combout\ & (\PIP2|BREG|regs[14][4]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux59~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[14][4]~regout\,
	datab => \PIP2|BREG|regs[15][4]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP2|BREG|Mux59~17_combout\,
	combout => \PIP2|BREG|Mux59~18_combout\);

-- Location: LCCOMB_X81_Y20_N12
\PIP2|BREG|regs[9][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[9][4]~feeder_combout\ = \PIP2|DataEscrita[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[4]~4_combout\,
	combout => \PIP2|BREG|regs[9][4]~feeder_combout\);

-- Location: LCFF_X81_Y20_N13
\PIP2|BREG|regs[9][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[9][4]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[9][4]~regout\);

-- Location: LCCOMB_X80_Y23_N26
\PIP2|BREG|regs[8][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[8][4]~feeder_combout\ = \PIP2|DataEscrita[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[4]~4_combout\,
	combout => \PIP2|BREG|regs[8][4]~feeder_combout\);

-- Location: LCFF_X80_Y23_N27
\PIP2|BREG|regs[8][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[8][4]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[8][4]~regout\);

-- Location: LCCOMB_X80_Y23_N0
\PIP2|BREG|Mux59~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux59~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[10][4]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[8][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[10][4]~regout\,
	datab => \PIP2|BREG|regs[8][4]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux59~12_combout\);

-- Location: LCCOMB_X81_Y21_N6
\PIP2|BREG|Mux59~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux59~13_combout\ = (\PIP2|BREG|Mux59~12_combout\ & ((\PIP2|BREG|regs[11][4]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP2|BREG|Mux59~12_combout\ & (((\PIP2|BREG|regs[9][4]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[11][4]~regout\,
	datab => \PIP2|BREG|regs[9][4]~regout\,
	datac => \PIP2|BREG|Mux59~12_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux59~13_combout\);

-- Location: LCCOMB_X83_Y23_N14
\PIP2|BREG|Mux59~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux59~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux59~13_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|Mux59~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux59~15_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP2|BREG|Mux59~13_combout\,
	combout => \PIP2|BREG|Mux59~16_combout\);

-- Location: LCCOMB_X86_Y22_N8
\PIP2|BREG|Mux59~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux59~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux59~16_combout\ & ((\PIP2|BREG|Mux59~18_combout\))) # (!\PIP2|BREG|Mux59~16_combout\ & (\PIP2|BREG|Mux59~11_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux59~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux59~11_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP2|BREG|Mux59~18_combout\,
	datad => \PIP2|BREG|Mux59~16_combout\,
	combout => \PIP2|BREG|Mux59~19_combout\);

-- Location: LCFF_X86_Y17_N27
\PIP2|BREG|regs[31][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[4]~4_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[31][4]~regout\);

-- Location: LCCOMB_X86_Y18_N22
\PIP2|BREG|regs[19][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[19][4]~feeder_combout\ = \PIP2|DataEscrita[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[4]~4_combout\,
	combout => \PIP2|BREG|regs[19][4]~feeder_combout\);

-- Location: LCFF_X86_Y18_N23
\PIP2|BREG|regs[19][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[19][4]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[19][4]~regout\);

-- Location: LCCOMB_X86_Y18_N26
\PIP2|BREG|Mux59~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux59~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[27][4]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[19][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[27][4]~regout\,
	datab => \PIP2|BREG|regs[19][4]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux59~7_combout\);

-- Location: LCCOMB_X86_Y18_N16
\PIP2|BREG|Mux59~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux59~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux59~7_combout\ & ((\PIP2|BREG|regs[31][4]~regout\))) # (!\PIP2|BREG|Mux59~7_combout\ & (\PIP2|BREG|regs[23][4]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux59~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[23][4]~regout\,
	datab => \PIP2|BREG|regs[31][4]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP2|BREG|Mux59~7_combout\,
	combout => \PIP2|BREG|Mux59~8_combout\);

-- Location: LCFF_X90_Y18_N1
\PIP2|BREG|regs[30][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[4]~4_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[30][4]~regout\);

-- Location: LCFF_X88_Y19_N17
\PIP2|BREG|regs[18][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[4]~4_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[18][4]~regout\);

-- Location: LCCOMB_X88_Y19_N16
\PIP2|BREG|Mux59~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux59~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[22][4]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|regs[18][4]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|regs[22][4]~regout\,
	datac => \PIP2|BREG|regs[18][4]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux59~2_combout\);

-- Location: LCCOMB_X90_Y18_N0
\PIP2|BREG|Mux59~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux59~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux59~2_combout\ & ((\PIP2|BREG|regs[30][4]~regout\))) # (!\PIP2|BREG|Mux59~2_combout\ & (\PIP2|BREG|regs[26][4]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux59~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[26][4]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[30][4]~regout\,
	datad => \PIP2|BREG|Mux59~2_combout\,
	combout => \PIP2|BREG|Mux59~3_combout\);

-- Location: LCCOMB_X94_Y23_N20
\PIP2|BREG|regs[24][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[24][4]~feeder_combout\ = \PIP2|DataEscrita[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[4]~4_combout\,
	combout => \PIP2|BREG|regs[24][4]~feeder_combout\);

-- Location: LCFF_X94_Y23_N21
\PIP2|BREG|regs[24][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[24][4]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[24][4]~regout\);

-- Location: LCFF_X94_Y21_N31
\PIP2|BREG|regs[16][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[4]~4_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[16][4]~regout\);

-- Location: LCCOMB_X94_Y21_N0
\PIP2|BREG|Mux59~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux59~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[20][4]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|regs[16][4]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[20][4]~regout\,
	datab => \PIP2|BREG|regs[16][4]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux59~4_combout\);

-- Location: LCCOMB_X94_Y22_N20
\PIP2|BREG|Mux59~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux59~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux59~4_combout\ & (\PIP2|BREG|regs[28][4]~regout\)) # (!\PIP2|BREG|Mux59~4_combout\ & ((\PIP2|BREG|regs[24][4]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux59~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[28][4]~regout\,
	datab => \PIP2|BREG|regs[24][4]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP2|BREG|Mux59~4_combout\,
	combout => \PIP2|BREG|Mux59~5_combout\);

-- Location: LCCOMB_X86_Y22_N24
\PIP2|BREG|Mux59~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux59~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16)) # ((\PIP2|BREG|Mux59~3_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux59~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|Mux59~3_combout\,
	datad => \PIP2|BREG|Mux59~5_combout\,
	combout => \PIP2|BREG|Mux59~6_combout\);

-- Location: LCCOMB_X90_Y24_N8
\PIP2|BREG|regs[21][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[21][4]~feeder_combout\ = \PIP2|DataEscrita[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[4]~4_combout\,
	combout => \PIP2|BREG|regs[21][4]~feeder_combout\);

-- Location: LCFF_X90_Y24_N9
\PIP2|BREG|regs[21][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[21][4]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[21][4]~regout\);

-- Location: LCFF_X94_Y24_N31
\PIP2|BREG|regs[17][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[4]~4_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[17][4]~regout\);

-- Location: LCCOMB_X92_Y20_N4
\PIP2|BREG|Mux59~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux59~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[25][4]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|regs[17][4]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[25][4]~regout\,
	datab => \PIP2|BREG|regs[17][4]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux59~0_combout\);

-- Location: LCCOMB_X92_Y20_N2
\PIP2|BREG|Mux59~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux59~1_combout\ = (\PIP2|BREG|Mux59~0_combout\ & ((\PIP2|BREG|regs[29][4]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP2|BREG|Mux59~0_combout\ & (((\PIP2|BREG|regs[21][4]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[29][4]~regout\,
	datab => \PIP2|BREG|regs[21][4]~regout\,
	datac => \PIP2|BREG|Mux59~0_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux59~1_combout\);

-- Location: LCCOMB_X86_Y22_N2
\PIP2|BREG|Mux59~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux59~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux59~6_combout\ & (\PIP2|BREG|Mux59~8_combout\)) # (!\PIP2|BREG|Mux59~6_combout\ & ((\PIP2|BREG|Mux59~1_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux59~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|Mux59~8_combout\,
	datac => \PIP2|BREG|Mux59~6_combout\,
	datad => \PIP2|BREG|Mux59~1_combout\,
	combout => \PIP2|BREG|Mux59~9_combout\);

-- Location: LCCOMB_X86_Y22_N22
\PIP2|BREG|Mux59~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux59~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & ((\PIP2|BREG|Mux59~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & (\PIP2|BREG|Mux59~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20),
	datab => \PIP2|BREG|Mux59~19_combout\,
	datad => \PIP2|BREG|Mux59~9_combout\,
	combout => \PIP2|BREG|Mux59~20_combout\);

-- Location: LCCOMB_X86_Y22_N16
\PIP2|IDEX|saida2[4]~reg0_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[4]~reg0_Duplicate_1feeder_combout\ = \PIP2|BREG|Mux59~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|BREG|Mux59~20_combout\,
	combout => \PIP2|IDEX|saida2[4]~reg0_Duplicate_1feeder_combout\);

-- Location: LCFF_X86_Y22_N17
\PIP2|IDEX|saida2[4]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida2[4]~reg0_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida2[4]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X80_Y18_N4
\PIP2|IDEX|saida2[4]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[4]~36_combout\ = (\PIP2|IDEX|saida2[4]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|saida2[4]~reg0_Duplicate_1_regout\,
	combout => \PIP2|IDEX|saida2[4]~36_combout\);

-- Location: LCFF_X80_Y18_N19
\PIP3|EXMEM|wrtData[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP2|IDEX|saida2[4]~36_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|wrtData\(4));

-- Location: LCFF_X80_Y19_N19
\PIP4|MEMWB|ResultULA[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP3|EXMEM|ResultULA[5]~57_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|ResultULA\(5));

-- Location: LCFF_X85_Y19_N7
\PIP4|MEMWB|ResultULA[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP3|EXMEM|ResultULA[6]~58_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|ResultULA\(6));

-- Location: LCCOMB_X85_Y19_N6
\PIP5|WriData[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP5|WriData[6]~6_combout\ = (!\rst~combout\ & ((\PIP4|MEMWB|MemparaRegOUT~regout\ & ((\PIP4|MEMWB|ResultULA\(6)))) # (!\PIP4|MEMWB|MemparaRegOUT~regout\ & (\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(6),
	datab => \rst~combout\,
	datac => \PIP4|MEMWB|ResultULA\(6),
	datad => \PIP4|MEMWB|MemparaRegOUT~regout\,
	combout => \PIP5|WriData[6]~6_combout\);

-- Location: LCCOMB_X81_Y22_N24
\PIP2|DataEscrita[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|DataEscrita[6]~6_combout\ = (\PIP2|isJALout~3_combout\ & (\PIP5|WriData[6]~6_combout\)) # (!\PIP2|isJALout~3_combout\ & ((\PIP1|IFID|PC4OUT\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|isJALout~3_combout\,
	datac => \PIP5|WriData[6]~6_combout\,
	datad => \PIP1|IFID|PC4OUT\(6),
	combout => \PIP2|DataEscrita[6]~6_combout\);

-- Location: LCFF_X81_Y22_N25
\PIP2|BREG|regs[15][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|DataEscrita[6]~6_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[15][6]~regout\);

-- Location: LCCOMB_X85_Y24_N14
\PIP2|BREG|regs[13][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[13][6]~feeder_combout\ = \PIP2|DataEscrita[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[6]~6_combout\,
	combout => \PIP2|BREG|regs[13][6]~feeder_combout\);

-- Location: LCFF_X85_Y24_N15
\PIP2|BREG|regs[13][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[13][6]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[13][6]~regout\);

-- Location: LCCOMB_X86_Y24_N12
\PIP2|BREG|Mux57~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux57~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[13][6]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[12][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[12][6]~regout\,
	datab => \PIP2|BREG|regs[13][6]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux57~17_combout\);

-- Location: LCCOMB_X86_Y24_N26
\PIP2|BREG|Mux57~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux57~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux57~17_combout\ & ((\PIP2|BREG|regs[15][6]~regout\))) # (!\PIP2|BREG|Mux57~17_combout\ & (\PIP2|BREG|regs[14][6]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux57~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[14][6]~regout\,
	datab => \PIP2|BREG|regs[15][6]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP2|BREG|Mux57~17_combout\,
	combout => \PIP2|BREG|Mux57~18_combout\);

-- Location: LCCOMB_X80_Y25_N0
\PIP2|BREG|regs[2][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[2][6]~feeder_combout\ = \PIP2|DataEscrita[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[6]~6_combout\,
	combout => \PIP2|BREG|regs[2][6]~feeder_combout\);

-- Location: LCFF_X80_Y25_N1
\PIP2|BREG|regs[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[2][6]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[2][6]~regout\);

-- Location: LCCOMB_X79_Y25_N12
\PIP2|BREG|regs[3][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[3][6]~feeder_combout\ = \PIP2|DataEscrita[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[6]~6_combout\,
	combout => \PIP2|BREG|regs[3][6]~feeder_combout\);

-- Location: LCFF_X79_Y25_N13
\PIP2|BREG|regs[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[3][6]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[3][6]~regout\);

-- Location: LCFF_X81_Y25_N5
\PIP2|BREG|regs[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[6]~6_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[1][6]~regout\);

-- Location: LCCOMB_X81_Y25_N4
\PIP2|BREG|Mux57~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux57~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[3][6]~regout\)) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[1][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[3][6]~regout\,
	datac => \PIP2|BREG|regs[1][6]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux57~14_combout\);

-- Location: LCCOMB_X80_Y25_N4
\PIP2|BREG|Mux57~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux57~15_combout\ = (\PIP2|BREG|Mux57~14_combout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[2][6]~regout\ & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|regs[2][6]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP2|BREG|Mux57~14_combout\,
	combout => \PIP2|BREG|Mux57~15_combout\);

-- Location: LCFF_X78_Y25_N23
\PIP2|BREG|regs[9][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[6]~6_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[9][6]~regout\);

-- Location: LCFF_X80_Y24_N5
\PIP2|BREG|regs[10][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[6]~6_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[10][6]~regout\);

-- Location: LCCOMB_X80_Y23_N14
\PIP2|BREG|regs[8][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[8][6]~feeder_combout\ = \PIP2|DataEscrita[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[6]~6_combout\,
	combout => \PIP2|BREG|regs[8][6]~feeder_combout\);

-- Location: LCFF_X80_Y23_N15
\PIP2|BREG|regs[8][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[8][6]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[8][6]~regout\);

-- Location: LCCOMB_X80_Y23_N12
\PIP2|BREG|Mux57~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux57~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[10][6]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[8][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|regs[10][6]~regout\,
	datac => \PIP2|BREG|regs[8][6]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux57~12_combout\);

-- Location: LCCOMB_X79_Y25_N2
\PIP2|BREG|Mux57~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux57~13_combout\ = (\PIP2|BREG|Mux57~12_combout\ & ((\PIP2|BREG|regs[11][6]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP2|BREG|Mux57~12_combout\ & (((\PIP2|BREG|regs[9][6]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[11][6]~regout\,
	datab => \PIP2|BREG|regs[9][6]~regout\,
	datac => \PIP2|BREG|Mux57~12_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux57~13_combout\);

-- Location: LCCOMB_X77_Y25_N22
\PIP2|BREG|Mux57~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux57~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux57~13_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|Mux57~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|Mux57~15_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP2|BREG|Mux57~13_combout\,
	combout => \PIP2|BREG|Mux57~16_combout\);

-- Location: LCCOMB_X83_Y27_N12
\PIP2|BREG|Mux57~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux57~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux57~16_combout\ & ((\PIP2|BREG|Mux57~18_combout\))) # (!\PIP2|BREG|Mux57~16_combout\ & (\PIP2|BREG|Mux57~11_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux57~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux57~11_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP2|BREG|Mux57~18_combout\,
	datad => \PIP2|BREG|Mux57~16_combout\,
	combout => \PIP2|BREG|Mux57~19_combout\);

-- Location: LCCOMB_X94_Y22_N26
\PIP2|BREG|regs[28][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[28][6]~feeder_combout\ = \PIP2|DataEscrita[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[6]~6_combout\,
	combout => \PIP2|BREG|regs[28][6]~feeder_combout\);

-- Location: LCFF_X94_Y22_N27
\PIP2|BREG|regs[28][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[28][6]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[28][6]~regout\);

-- Location: LCCOMB_X93_Y19_N4
\PIP2|BREG|regs[16][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[16][6]~feeder_combout\ = \PIP2|DataEscrita[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[6]~6_combout\,
	combout => \PIP2|BREG|regs[16][6]~feeder_combout\);

-- Location: LCFF_X93_Y19_N5
\PIP2|BREG|regs[16][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[16][6]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[16][6]~regout\);

-- Location: LCCOMB_X93_Y19_N18
\PIP2|BREG|Mux57~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux57~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[20][6]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|regs[16][6]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[20][6]~regout\,
	datab => \PIP2|BREG|regs[16][6]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux57~4_combout\);

-- Location: LCCOMB_X94_Y20_N12
\PIP2|BREG|regs[24][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[24][6]~feeder_combout\ = \PIP2|DataEscrita[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[6]~6_combout\,
	combout => \PIP2|BREG|regs[24][6]~feeder_combout\);

-- Location: LCFF_X94_Y20_N13
\PIP2|BREG|regs[24][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[24][6]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[24][6]~regout\);

-- Location: LCCOMB_X94_Y22_N22
\PIP2|BREG|Mux57~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux57~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux57~4_combout\ & (\PIP2|BREG|regs[28][6]~regout\)) # (!\PIP2|BREG|Mux57~4_combout\ & ((\PIP2|BREG|regs[24][6]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux57~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|regs[28][6]~regout\,
	datac => \PIP2|BREG|Mux57~4_combout\,
	datad => \PIP2|BREG|regs[24][6]~regout\,
	combout => \PIP2|BREG|Mux57~5_combout\);

-- Location: LCCOMB_X83_Y21_N14
\PIP2|BREG|Mux57~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux57~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|Mux57~3_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux57~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux57~3_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|Mux57~5_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux57~6_combout\);

-- Location: LCCOMB_X90_Y20_N24
\PIP2|BREG|regs[21][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[21][6]~feeder_combout\ = \PIP2|DataEscrita[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[6]~6_combout\,
	combout => \PIP2|BREG|regs[21][6]~feeder_combout\);

-- Location: LCFF_X90_Y20_N25
\PIP2|BREG|regs[21][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[21][6]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[21][6]~regout\);

-- Location: LCFF_X90_Y21_N3
\PIP2|BREG|regs[25][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[6]~6_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[25][6]~regout\);

-- Location: LCCOMB_X90_Y21_N24
\PIP2|BREG|Mux57~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux57~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|regs[25][6]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[17][6]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[17][6]~regout\,
	datab => \PIP2|BREG|regs[25][6]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux57~0_combout\);

-- Location: LCCOMB_X83_Y21_N22
\PIP2|BREG|Mux57~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux57~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux57~0_combout\ & (\PIP2|BREG|regs[29][6]~regout\)) # (!\PIP2|BREG|Mux57~0_combout\ & ((\PIP2|BREG|regs[21][6]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux57~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[29][6]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP2|BREG|regs[21][6]~regout\,
	datad => \PIP2|BREG|Mux57~0_combout\,
	combout => \PIP2|BREG|Mux57~1_combout\);

-- Location: LCCOMB_X83_Y21_N0
\PIP2|BREG|Mux57~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux57~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux57~6_combout\ & (\PIP2|BREG|Mux57~8_combout\)) # (!\PIP2|BREG|Mux57~6_combout\ & ((\PIP2|BREG|Mux57~1_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux57~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux57~8_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|Mux57~6_combout\,
	datad => \PIP2|BREG|Mux57~1_combout\,
	combout => \PIP2|BREG|Mux57~9_combout\);

-- Location: LCCOMB_X83_Y21_N10
\PIP2|BREG|Mux57~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux57~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & ((\PIP2|BREG|Mux57~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & (\PIP2|BREG|Mux57~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20),
	datac => \PIP2|BREG|Mux57~19_combout\,
	datad => \PIP2|BREG|Mux57~9_combout\,
	combout => \PIP2|BREG|Mux57~20_combout\);

-- Location: LCFF_X78_Y21_N11
\PIP2|IDEX|saida2[6]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP2|BREG|Mux57~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida2[6]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X77_Y20_N30
\PIP2|IDEX|saida2[6]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[6]~38_combout\ = (\PIP2|IDEX|saida2[6]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP2|IDEX|saida2[6]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP2|IDEX|saida2[6]~38_combout\);

-- Location: LCFF_X77_Y20_N13
\PIP3|EXMEM|wrtData[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP2|IDEX|saida2[6]~38_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|wrtData\(6));

-- Location: LCFF_X86_Y17_N29
\PIP2|BREG|regs[31][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[7]~7_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[31][7]~regout\);

-- Location: LCCOMB_X87_Y17_N30
\PIP2|BREG|regs[19][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[19][7]~feeder_combout\ = \PIP2|DataEscrita[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[7]~7_combout\,
	combout => \PIP2|BREG|regs[19][7]~feeder_combout\);

-- Location: LCFF_X87_Y17_N31
\PIP2|BREG|regs[19][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[19][7]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[19][7]~regout\);

-- Location: LCCOMB_X94_Y17_N6
\PIP2|BREG|regs[23][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[23][7]~feeder_combout\ = \PIP2|DataEscrita[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[7]~7_combout\,
	combout => \PIP2|BREG|regs[23][7]~feeder_combout\);

-- Location: LCFF_X94_Y17_N7
\PIP2|BREG|regs[23][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[23][7]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[23][7]~regout\);

-- Location: LCCOMB_X87_Y17_N4
\PIP2|BREG|Mux56~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux56~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[23][7]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[19][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|regs[19][7]~regout\,
	datac => \PIP2|BREG|regs[23][7]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux56~7_combout\);

-- Location: LCCOMB_X86_Y17_N4
\PIP2|BREG|Mux56~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux56~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux56~7_combout\ & ((\PIP2|BREG|regs[31][7]~regout\))) # (!\PIP2|BREG|Mux56~7_combout\ & (\PIP2|BREG|regs[27][7]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux56~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[27][7]~regout\,
	datab => \PIP2|BREG|regs[31][7]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP2|BREG|Mux56~7_combout\,
	combout => \PIP2|BREG|Mux56~8_combout\);

-- Location: LCFF_X92_Y18_N1
\PIP2|BREG|regs[29][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[7]~7_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[29][7]~regout\);

-- Location: LCCOMB_X92_Y21_N20
\PIP2|BREG|regs[21][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[21][7]~feeder_combout\ = \PIP2|DataEscrita[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[7]~7_combout\,
	combout => \PIP2|BREG|regs[21][7]~feeder_combout\);

-- Location: LCFF_X92_Y21_N21
\PIP2|BREG|regs[21][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[21][7]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[21][7]~regout\);

-- Location: LCCOMB_X92_Y21_N30
\PIP2|BREG|Mux56~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux56~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|regs[21][7]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[17][7]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[17][7]~regout\,
	datab => \PIP2|BREG|regs[21][7]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux56~0_combout\);

-- Location: LCCOMB_X90_Y21_N6
\PIP2|BREG|Mux56~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux56~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux56~0_combout\ & ((\PIP2|BREG|regs[29][7]~regout\))) # (!\PIP2|BREG|Mux56~0_combout\ & (\PIP2|BREG|regs[25][7]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux56~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[25][7]~regout\,
	datab => \PIP2|BREG|regs[29][7]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP2|BREG|Mux56~0_combout\,
	combout => \PIP2|BREG|Mux56~1_combout\);

-- Location: LCCOMB_X89_Y18_N14
\PIP2|BREG|regs[22][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[22][7]~feeder_combout\ = \PIP2|DataEscrita[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[7]~7_combout\,
	combout => \PIP2|BREG|regs[22][7]~feeder_combout\);

-- Location: LCFF_X89_Y18_N15
\PIP2|BREG|regs[22][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[22][7]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[22][7]~regout\);

-- Location: LCFF_X88_Y18_N5
\PIP2|BREG|regs[18][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[7]~7_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[18][7]~regout\);

-- Location: LCCOMB_X88_Y18_N6
\PIP2|BREG|Mux56~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux56~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[26][7]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[18][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[26][7]~regout\,
	datab => \PIP2|BREG|regs[18][7]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux56~2_combout\);

-- Location: LCCOMB_X89_Y18_N16
\PIP2|BREG|Mux56~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux56~3_combout\ = (\PIP2|BREG|Mux56~2_combout\ & ((\PIP2|BREG|regs[30][7]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP2|BREG|Mux56~2_combout\ & (((\PIP2|BREG|regs[22][7]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[30][7]~regout\,
	datab => \PIP2|BREG|regs[22][7]~regout\,
	datac => \PIP2|BREG|Mux56~2_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux56~3_combout\);

-- Location: LCCOMB_X89_Y21_N2
\PIP2|BREG|regs[20][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[20][7]~feeder_combout\ = \PIP2|DataEscrita[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[7]~7_combout\,
	combout => \PIP2|BREG|regs[20][7]~feeder_combout\);

-- Location: LCFF_X89_Y21_N3
\PIP2|BREG|regs[20][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[20][7]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[20][7]~regout\);

-- Location: LCCOMB_X93_Y22_N26
\PIP2|BREG|regs[16][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[16][7]~feeder_combout\ = \PIP2|DataEscrita[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[7]~7_combout\,
	combout => \PIP2|BREG|regs[16][7]~feeder_combout\);

-- Location: LCFF_X93_Y22_N27
\PIP2|BREG|regs[16][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[16][7]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[16][7]~regout\);

-- Location: LCCOMB_X93_Y22_N16
\PIP2|BREG|Mux56~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux56~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[24][7]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|regs[16][7]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[24][7]~regout\,
	datab => \PIP2|BREG|regs[16][7]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux56~4_combout\);

-- Location: LCCOMB_X89_Y21_N24
\PIP2|BREG|Mux56~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux56~5_combout\ = (\PIP2|BREG|Mux56~4_combout\ & ((\PIP2|BREG|regs[28][7]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP2|BREG|Mux56~4_combout\ & (((\PIP2|BREG|regs[20][7]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[28][7]~regout\,
	datab => \PIP2|BREG|regs[20][7]~regout\,
	datac => \PIP2|BREG|Mux56~4_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux56~5_combout\);

-- Location: LCCOMB_X86_Y17_N30
\PIP2|BREG|Mux56~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux56~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|Mux56~3_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux56~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|Mux56~3_combout\,
	datad => \PIP2|BREG|Mux56~5_combout\,
	combout => \PIP2|BREG|Mux56~6_combout\);

-- Location: LCCOMB_X86_Y17_N10
\PIP2|BREG|Mux56~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux56~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux56~6_combout\ & (\PIP2|BREG|Mux56~8_combout\)) # (!\PIP2|BREG|Mux56~6_combout\ & ((\PIP2|BREG|Mux56~1_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux56~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|Mux56~8_combout\,
	datac => \PIP2|BREG|Mux56~1_combout\,
	datad => \PIP2|BREG|Mux56~6_combout\,
	combout => \PIP2|BREG|Mux56~9_combout\);

-- Location: LCFF_X77_Y20_N11
\PIP2|BREG|regs[15][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[7]~7_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[15][7]~regout\);

-- Location: LCCOMB_X94_Y26_N2
\PIP2|BREG|regs[13][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[13][7]~feeder_combout\ = \PIP2|DataEscrita[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[7]~7_combout\,
	combout => \PIP2|BREG|regs[13][7]~feeder_combout\);

-- Location: LCFF_X94_Y26_N3
\PIP2|BREG|regs[13][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[13][7]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[13][7]~regout\);

-- Location: LCCOMB_X79_Y26_N28
\PIP2|BREG|Mux56~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux56~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[13][7]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[12][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[12][7]~regout\,
	datab => \PIP2|BREG|regs[13][7]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux56~17_combout\);

-- Location: LCCOMB_X79_Y26_N30
\PIP2|BREG|Mux56~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux56~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux56~17_combout\ & ((\PIP2|BREG|regs[15][7]~regout\))) # (!\PIP2|BREG|Mux56~17_combout\ & (\PIP2|BREG|regs[14][7]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux56~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[14][7]~regout\,
	datab => \PIP2|BREG|regs[15][7]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP2|BREG|Mux56~17_combout\,
	combout => \PIP2|BREG|Mux56~18_combout\);

-- Location: LCFF_X80_Y25_N23
\PIP2|BREG|regs[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[7]~7_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[2][7]~regout\);

-- Location: LCFF_X81_Y25_N19
\PIP2|BREG|regs[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[7]~7_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[1][7]~regout\);

-- Location: LCCOMB_X81_Y25_N18
\PIP2|BREG|Mux56~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux56~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[3][7]~regout\)) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[1][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[3][7]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|regs[1][7]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux56~14_combout\);

-- Location: LCCOMB_X80_Y25_N22
\PIP2|BREG|Mux56~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux56~15_combout\ = (\PIP2|BREG|Mux56~14_combout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & \PIP2|BREG|regs[2][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|regs[2][7]~regout\,
	datad => \PIP2|BREG|Mux56~14_combout\,
	combout => \PIP2|BREG|Mux56~15_combout\);

-- Location: LCFF_X89_Y26_N25
\PIP2|BREG|regs[6][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[7]~7_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[6][7]~regout\);

-- Location: LCFF_X92_Y26_N1
\PIP2|BREG|regs[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[7]~7_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[4][7]~regout\);

-- Location: LCCOMB_X92_Y26_N18
\PIP2|BREG|Mux56~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux56~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[5][7]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[4][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[5][7]~regout\,
	datab => \PIP2|BREG|regs[4][7]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux56~12_combout\);

-- Location: LCCOMB_X93_Y26_N20
\PIP2|BREG|Mux56~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux56~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux56~12_combout\ & (\PIP2|BREG|regs[7][7]~regout\)) # (!\PIP2|BREG|Mux56~12_combout\ & ((\PIP2|BREG|regs[6][7]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux56~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[7][7]~regout\,
	datab => \PIP2|BREG|regs[6][7]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP2|BREG|Mux56~12_combout\,
	combout => \PIP2|BREG|Mux56~13_combout\);

-- Location: LCCOMB_X77_Y25_N24
\PIP2|BREG|Mux56~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux56~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)) # (\PIP2|BREG|Mux56~13_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|Mux56~15_combout\ & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|Mux56~15_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP2|BREG|Mux56~13_combout\,
	combout => \PIP2|BREG|Mux56~16_combout\);

-- Location: LCCOMB_X78_Y25_N24
\PIP2|BREG|regs[9][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[9][7]~feeder_combout\ = \PIP2|DataEscrita[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[7]~7_combout\,
	combout => \PIP2|BREG|regs[9][7]~feeder_combout\);

-- Location: LCFF_X78_Y25_N25
\PIP2|BREG|regs[9][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[9][7]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[9][7]~regout\);

-- Location: LCFF_X79_Y22_N1
\PIP2|BREG|regs[10][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[7]~7_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[10][7]~regout\);

-- Location: LCCOMB_X79_Y22_N14
\PIP2|BREG|Mux56~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux56~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|regs[10][7]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[8][7]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[8][7]~regout\,
	datab => \PIP2|BREG|regs[10][7]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux56~10_combout\);

-- Location: LCCOMB_X77_Y25_N6
\PIP2|BREG|Mux56~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux56~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux56~10_combout\ & (\PIP2|BREG|regs[11][7]~regout\)) # (!\PIP2|BREG|Mux56~10_combout\ & ((\PIP2|BREG|regs[9][7]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux56~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[11][7]~regout\,
	datab => \PIP2|BREG|regs[9][7]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP2|BREG|Mux56~10_combout\,
	combout => \PIP2|BREG|Mux56~11_combout\);

-- Location: LCCOMB_X77_Y25_N2
\PIP2|BREG|Mux56~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux56~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux56~16_combout\ & (\PIP2|BREG|Mux56~18_combout\)) # (!\PIP2|BREG|Mux56~16_combout\ & ((\PIP2|BREG|Mux56~11_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux56~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|Mux56~18_combout\,
	datac => \PIP2|BREG|Mux56~16_combout\,
	datad => \PIP2|BREG|Mux56~11_combout\,
	combout => \PIP2|BREG|Mux56~19_combout\);

-- Location: LCCOMB_X77_Y25_N20
\PIP2|BREG|Mux56~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux56~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & (\PIP2|BREG|Mux56~9_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & ((\PIP2|BREG|Mux56~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20),
	datac => \PIP2|BREG|Mux56~9_combout\,
	datad => \PIP2|BREG|Mux56~19_combout\,
	combout => \PIP2|BREG|Mux56~20_combout\);

-- Location: LCFF_X77_Y25_N1
\PIP2|IDEX|saida2[7]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP2|BREG|Mux56~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida2[7]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X76_Y21_N10
\PIP2|IDEX|saida2[7]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[7]~39_combout\ = (\PIP2|IDEX|saida2[7]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP2|IDEX|saida2[7]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP2|IDEX|saida2[7]~39_combout\);

-- Location: LCCOMB_X76_Y19_N12
\PIP3|EXMEM|wrtData[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|wrtData[7]~feeder_combout\ = \PIP2|IDEX|saida2[7]~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|IDEX|saida2[7]~39_combout\,
	combout => \PIP3|EXMEM|wrtData[7]~feeder_combout\);

-- Location: LCFF_X76_Y19_N13
\PIP3|EXMEM|wrtData[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|EXMEM|wrtData[7]~feeder_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|wrtData\(7));

-- Location: LCCOMB_X79_Y21_N16
\PIP2|IDEX|saida2[8]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[8]~40_combout\ = (\PIP2|IDEX|saida2[8]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|saida2[8]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP2|IDEX|saida2[8]~40_combout\);

-- Location: LCFF_X79_Y20_N3
\PIP3|EXMEM|wrtData[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP2|IDEX|saida2[8]~40_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|wrtData\(8));

-- Location: LCCOMB_X76_Y23_N20
\PIP2|IDEX|saida2[9]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[9]~41_combout\ = (\PIP2|IDEX|saida2[9]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP2|IDEX|saida2[9]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP2|IDEX|saida2[9]~41_combout\);

-- Location: LCFF_X77_Y19_N9
\PIP3|EXMEM|wrtData[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP2|IDEX|saida2[9]~41_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|wrtData\(9));

-- Location: LCCOMB_X93_Y24_N14
\PIP2|BREG|regs[29][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[29][10]~feeder_combout\ = \PIP2|DataEscrita[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[10]~10_combout\,
	combout => \PIP2|BREG|regs[29][10]~feeder_combout\);

-- Location: LCFF_X93_Y24_N15
\PIP2|BREG|regs[29][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[29][10]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[29][10]~regout\);

-- Location: LCFF_X92_Y24_N5
\PIP2|BREG|regs[25][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[10]~10_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[25][10]~regout\);

-- Location: LCCOMB_X92_Y24_N18
\PIP2|BREG|Mux53~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux53~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|regs[25][10]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[17][10]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[17][10]~regout\,
	datab => \PIP2|BREG|regs[25][10]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux53~0_combout\);

-- Location: LCCOMB_X91_Y24_N26
\PIP2|BREG|Mux53~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux53~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux53~0_combout\ & ((\PIP2|BREG|regs[29][10]~regout\))) # (!\PIP2|BREG|Mux53~0_combout\ & (\PIP2|BREG|regs[21][10]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux53~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[21][10]~regout\,
	datab => \PIP2|BREG|regs[29][10]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP2|BREG|Mux53~0_combout\,
	combout => \PIP2|BREG|Mux53~1_combout\);

-- Location: LCFF_X86_Y19_N9
\PIP2|BREG|regs[23][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[10]~10_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[23][10]~regout\);

-- Location: LCFF_X87_Y18_N25
\PIP2|BREG|regs[27][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[10]~10_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[27][10]~regout\);

-- Location: LCCOMB_X89_Y17_N22
\PIP2|BREG|Mux53~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux53~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|regs[27][10]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[19][10]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[19][10]~regout\,
	datab => \PIP2|BREG|regs[27][10]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux53~7_combout\);

-- Location: LCCOMB_X89_Y17_N8
\PIP2|BREG|Mux53~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux53~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux53~7_combout\ & (\PIP2|BREG|regs[31][10]~regout\)) # (!\PIP2|BREG|Mux53~7_combout\ & ((\PIP2|BREG|regs[23][10]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux53~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[31][10]~regout\,
	datab => \PIP2|BREG|regs[23][10]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP2|BREG|Mux53~7_combout\,
	combout => \PIP2|BREG|Mux53~8_combout\);

-- Location: LCCOMB_X90_Y17_N22
\PIP2|BREG|Mux53~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux53~9_combout\ = (\PIP2|BREG|Mux53~6_combout\ & (((\PIP2|BREG|Mux53~8_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16)))) # (!\PIP2|BREG|Mux53~6_combout\ & 
-- (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|Mux53~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux53~6_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|Mux53~1_combout\,
	datad => \PIP2|BREG|Mux53~8_combout\,
	combout => \PIP2|BREG|Mux53~9_combout\);

-- Location: LCCOMB_X86_Y26_N16
\PIP2|BREG|regs[14][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[14][10]~feeder_combout\ = \PIP2|DataEscrita[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[10]~10_combout\,
	combout => \PIP2|BREG|regs[14][10]~feeder_combout\);

-- Location: LCFF_X86_Y26_N17
\PIP2|BREG|regs[14][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[14][10]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[14][10]~regout\);

-- Location: LCCOMB_X87_Y26_N24
\PIP2|BREG|Mux53~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux53~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[13][10]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[12][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[12][10]~regout\,
	datab => \PIP2|BREG|regs[13][10]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux53~17_combout\);

-- Location: LCCOMB_X87_Y26_N10
\PIP2|BREG|Mux53~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux53~18_combout\ = (\PIP2|BREG|Mux53~17_combout\ & ((\PIP2|BREG|regs[15][10]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP2|BREG|Mux53~17_combout\ & (((\PIP2|BREG|regs[14][10]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[15][10]~regout\,
	datab => \PIP2|BREG|regs[14][10]~regout\,
	datac => \PIP2|BREG|Mux53~17_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux53~18_combout\);

-- Location: LCFF_X89_Y27_N19
\PIP2|BREG|regs[5][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[10]~10_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[5][10]~regout\);

-- Location: LCCOMB_X91_Y27_N12
\PIP2|BREG|regs[4][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[4][10]~feeder_combout\ = \PIP2|DataEscrita[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[10]~10_combout\,
	combout => \PIP2|BREG|regs[4][10]~feeder_combout\);

-- Location: LCFF_X91_Y27_N13
\PIP2|BREG|regs[4][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[4][10]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[4][10]~regout\);

-- Location: LCCOMB_X90_Y27_N20
\PIP2|BREG|Mux53~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux53~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[5][10]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[4][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[5][10]~regout\,
	datac => \PIP2|BREG|regs[4][10]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux53~10_combout\);

-- Location: LCFF_X91_Y25_N13
\PIP2|BREG|regs[7][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[10]~10_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[7][10]~regout\);

-- Location: LCCOMB_X90_Y27_N30
\PIP2|BREG|Mux53~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux53~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux53~10_combout\ & ((\PIP2|BREG|regs[7][10]~regout\))) # (!\PIP2|BREG|Mux53~10_combout\ & (\PIP2|BREG|regs[6][10]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux53~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[6][10]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|Mux53~10_combout\,
	datad => \PIP2|BREG|regs[7][10]~regout\,
	combout => \PIP2|BREG|Mux53~11_combout\);

-- Location: LCCOMB_X80_Y27_N6
\PIP2|BREG|Mux53~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux53~19_combout\ = (\PIP2|BREG|Mux53~16_combout\ & (((\PIP2|BREG|Mux53~18_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))) # (!\PIP2|BREG|Mux53~16_combout\ & 
-- (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux53~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux53~16_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP2|BREG|Mux53~18_combout\,
	datad => \PIP2|BREG|Mux53~11_combout\,
	combout => \PIP2|BREG|Mux53~19_combout\);

-- Location: LCCOMB_X78_Y22_N20
\PIP2|BREG|Mux53~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux53~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & (\PIP2|BREG|Mux53~9_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & ((\PIP2|BREG|Mux53~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20),
	datac => \PIP2|BREG|Mux53~9_combout\,
	datad => \PIP2|BREG|Mux53~19_combout\,
	combout => \PIP2|BREG|Mux53~20_combout\);

-- Location: LCCOMB_X78_Y22_N4
\PIP2|IDEX|saida2[10]~reg0_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[10]~reg0_Duplicate_1feeder_combout\ = \PIP2|BREG|Mux53~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP2|BREG|Mux53~20_combout\,
	combout => \PIP2|IDEX|saida2[10]~reg0_Duplicate_1feeder_combout\);

-- Location: LCFF_X78_Y22_N5
\PIP2|IDEX|saida2[10]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida2[10]~reg0_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida2[10]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X75_Y22_N2
\PIP2|IDEX|saida2[10]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[10]~42_combout\ = (\PIP2|IDEX|saida2[10]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|saida2[10]~reg0_Duplicate_1_regout\,
	combout => \PIP2|IDEX|saida2[10]~42_combout\);

-- Location: LCFF_X77_Y19_N15
\PIP3|EXMEM|wrtData[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP2|IDEX|saida2[10]~42_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|wrtData\(10));

-- Location: LCCOMB_X77_Y20_N24
\PIP2|IDEX|saida2[11]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[11]~43_combout\ = (\PIP2|IDEX|saida2[11]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[11]~reg0_Duplicate_1_regout\,
	datab => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP2|IDEX|saida2[11]~43_combout\);

-- Location: LCFF_X77_Y20_N7
\PIP3|EXMEM|wrtData[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP2|IDEX|saida2[11]~43_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|wrtData\(11));

-- Location: LCCOMB_X77_Y19_N14
\PIP2|IDEX|saida2[12]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[12]~44_combout\ = (\PIP2|IDEX|saida2[12]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|saida2[12]~reg0_Duplicate_1_regout\,
	combout => \PIP2|IDEX|saida2[12]~44_combout\);

-- Location: LCFF_X77_Y19_N13
\PIP3|EXMEM|wrtData[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP2|IDEX|saida2[12]~44_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|wrtData\(12));

-- Location: LCCOMB_X81_Y26_N0
\PIP2|BREG|regs[9][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[9][13]~feeder_combout\ = \PIP2|DataEscrita[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[13]~13_combout\,
	combout => \PIP2|BREG|regs[9][13]~feeder_combout\);

-- Location: LCFF_X81_Y26_N1
\PIP2|BREG|regs[9][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[9][13]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[9][13]~regout\);

-- Location: LCCOMB_X79_Y22_N6
\PIP2|BREG|regs[10][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[10][13]~feeder_combout\ = \PIP2|DataEscrita[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[13]~13_combout\,
	combout => \PIP2|BREG|regs[10][13]~feeder_combout\);

-- Location: LCFF_X79_Y22_N7
\PIP2|BREG|regs[10][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[10][13]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[10][13]~regout\);

-- Location: LCCOMB_X80_Y22_N26
\PIP2|BREG|Mux50~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux50~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[10][13]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[8][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[8][13]~regout\,
	datab => \PIP2|BREG|regs[10][13]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux50~10_combout\);

-- Location: LCCOMB_X80_Y26_N4
\PIP2|BREG|Mux50~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux50~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux50~10_combout\ & (\PIP2|BREG|regs[11][13]~regout\)) # (!\PIP2|BREG|Mux50~10_combout\ & ((\PIP2|BREG|regs[9][13]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux50~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[11][13]~regout\,
	datab => \PIP2|BREG|regs[9][13]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP2|BREG|Mux50~10_combout\,
	combout => \PIP2|BREG|Mux50~11_combout\);

-- Location: LCCOMB_X79_Y24_N22
\PIP2|BREG|regs[3][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[3][13]~feeder_combout\ = \PIP2|DataEscrita[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[13]~13_combout\,
	combout => \PIP2|BREG|regs[3][13]~feeder_combout\);

-- Location: LCFF_X79_Y24_N23
\PIP2|BREG|regs[3][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[3][13]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[3][13]~regout\);

-- Location: LCCOMB_X81_Y24_N22
\PIP2|BREG|regs[1][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[1][13]~feeder_combout\ = \PIP2|DataEscrita[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[13]~13_combout\,
	combout => \PIP2|BREG|regs[1][13]~feeder_combout\);

-- Location: LCFF_X81_Y24_N23
\PIP2|BREG|regs[1][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[1][13]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[1][13]~regout\);

-- Location: LCCOMB_X81_Y24_N16
\PIP2|BREG|Mux50~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux50~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[3][13]~regout\)) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[1][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|regs[3][13]~regout\,
	datac => \PIP2|BREG|regs[1][13]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux50~14_combout\);

-- Location: LCCOMB_X82_Y24_N10
\PIP2|BREG|Mux50~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux50~15_combout\ = (\PIP2|BREG|Mux50~14_combout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & \PIP2|BREG|regs[2][13]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|regs[2][13]~regout\,
	datad => \PIP2|BREG|Mux50~14_combout\,
	combout => \PIP2|BREG|Mux50~15_combout\);

-- Location: LCFF_X80_Y21_N19
\PIP2|BREG|regs[7][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[13]~13_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[7][13]~regout\);

-- Location: LCCOMB_X89_Y26_N4
\PIP2|BREG|regs[6][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[6][13]~feeder_combout\ = \PIP2|DataEscrita[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[13]~13_combout\,
	combout => \PIP2|BREG|regs[6][13]~feeder_combout\);

-- Location: LCFF_X89_Y26_N5
\PIP2|BREG|regs[6][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[6][13]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[6][13]~regout\);

-- Location: LCCOMB_X90_Y25_N24
\PIP2|BREG|regs[4][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[4][13]~feeder_combout\ = \PIP2|DataEscrita[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[13]~13_combout\,
	combout => \PIP2|BREG|regs[4][13]~feeder_combout\);

-- Location: LCFF_X90_Y25_N25
\PIP2|BREG|regs[4][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[4][13]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[4][13]~regout\);

-- Location: LCCOMB_X90_Y25_N12
\PIP2|BREG|Mux50~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux50~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[5][13]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|regs[4][13]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[5][13]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|regs[4][13]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux50~12_combout\);

-- Location: LCCOMB_X90_Y25_N22
\PIP2|BREG|Mux50~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux50~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux50~12_combout\ & (\PIP2|BREG|regs[7][13]~regout\)) # (!\PIP2|BREG|Mux50~12_combout\ & ((\PIP2|BREG|regs[6][13]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux50~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[7][13]~regout\,
	datac => \PIP2|BREG|regs[6][13]~regout\,
	datad => \PIP2|BREG|Mux50~12_combout\,
	combout => \PIP2|BREG|Mux50~13_combout\);

-- Location: LCCOMB_X90_Y25_N20
\PIP2|BREG|Mux50~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux50~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)) # (\PIP2|BREG|Mux50~13_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|Mux50~15_combout\ & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|Mux50~15_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP2|BREG|Mux50~13_combout\,
	combout => \PIP2|BREG|Mux50~16_combout\);

-- Location: LCCOMB_X87_Y25_N26
\PIP2|BREG|regs[15][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[15][13]~feeder_combout\ = \PIP2|DataEscrita[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[13]~13_combout\,
	combout => \PIP2|BREG|regs[15][13]~feeder_combout\);

-- Location: LCFF_X87_Y25_N27
\PIP2|BREG|regs[15][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[15][13]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[15][13]~regout\);

-- Location: LCCOMB_X86_Y24_N14
\PIP2|BREG|regs[12][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[12][13]~feeder_combout\ = \PIP2|DataEscrita[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[13]~13_combout\,
	combout => \PIP2|BREG|regs[12][13]~feeder_combout\);

-- Location: LCFF_X86_Y24_N15
\PIP2|BREG|regs[12][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[12][13]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[12][13]~regout\);

-- Location: LCCOMB_X86_Y24_N0
\PIP2|BREG|Mux50~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux50~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[13][13]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[12][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[13][13]~regout\,
	datab => \PIP2|BREG|regs[12][13]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux50~17_combout\);

-- Location: LCCOMB_X87_Y25_N20
\PIP2|BREG|Mux50~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux50~18_combout\ = (\PIP2|BREG|Mux50~17_combout\ & (((\PIP2|BREG|regs[15][13]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP2|BREG|Mux50~17_combout\ & (\PIP2|BREG|regs[14][13]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[14][13]~regout\,
	datab => \PIP2|BREG|regs[15][13]~regout\,
	datac => \PIP2|BREG|Mux50~17_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux50~18_combout\);

-- Location: LCCOMB_X90_Y25_N14
\PIP2|BREG|Mux50~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux50~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux50~16_combout\ & ((\PIP2|BREG|Mux50~18_combout\))) # (!\PIP2|BREG|Mux50~16_combout\ & (\PIP2|BREG|Mux50~11_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux50~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|Mux50~11_combout\,
	datac => \PIP2|BREG|Mux50~16_combout\,
	datad => \PIP2|BREG|Mux50~18_combout\,
	combout => \PIP2|BREG|Mux50~19_combout\);

-- Location: LCCOMB_X90_Y22_N10
\PIP2|BREG|regs[20][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[20][13]~feeder_combout\ = \PIP2|DataEscrita[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[13]~13_combout\,
	combout => \PIP2|BREG|regs[20][13]~feeder_combout\);

-- Location: LCFF_X90_Y22_N11
\PIP2|BREG|regs[20][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[20][13]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[20][13]~regout\);

-- Location: LCCOMB_X94_Y22_N4
\PIP2|BREG|regs[28][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[28][13]~feeder_combout\ = \PIP2|DataEscrita[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[13]~13_combout\,
	combout => \PIP2|BREG|regs[28][13]~feeder_combout\);

-- Location: LCFF_X94_Y22_N5
\PIP2|BREG|regs[28][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[28][13]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[28][13]~regout\);

-- Location: LCFF_X94_Y23_N27
\PIP2|BREG|regs[24][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[13]~13_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[24][13]~regout\);

-- Location: LCFF_X94_Y21_N25
\PIP2|BREG|regs[16][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[13]~13_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[16][13]~regout\);

-- Location: LCCOMB_X94_Y21_N24
\PIP2|BREG|Mux50~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux50~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[24][13]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|regs[16][13]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|regs[24][13]~regout\,
	datac => \PIP2|BREG|regs[16][13]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux50~4_combout\);

-- Location: LCCOMB_X91_Y25_N24
\PIP2|BREG|Mux50~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux50~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux50~4_combout\ & ((\PIP2|BREG|regs[28][13]~regout\))) # (!\PIP2|BREG|Mux50~4_combout\ & (\PIP2|BREG|regs[20][13]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux50~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|regs[20][13]~regout\,
	datac => \PIP2|BREG|regs[28][13]~regout\,
	datad => \PIP2|BREG|Mux50~4_combout\,
	combout => \PIP2|BREG|Mux50~5_combout\);

-- Location: LCCOMB_X87_Y20_N4
\PIP2|BREG|regs[22][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[22][13]~feeder_combout\ = \PIP2|DataEscrita[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[13]~13_combout\,
	combout => \PIP2|BREG|regs[22][13]~feeder_combout\);

-- Location: LCFF_X87_Y20_N5
\PIP2|BREG|regs[22][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[22][13]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[22][13]~regout\);

-- Location: LCCOMB_X91_Y18_N12
\PIP2|BREG|regs[26][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[26][13]~feeder_combout\ = \PIP2|DataEscrita[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[13]~13_combout\,
	combout => \PIP2|BREG|regs[26][13]~feeder_combout\);

-- Location: LCFF_X91_Y18_N13
\PIP2|BREG|regs[26][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[26][13]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[26][13]~regout\);

-- Location: LCFF_X87_Y21_N27
\PIP2|BREG|regs[18][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[13]~13_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[18][13]~regout\);

-- Location: LCCOMB_X87_Y21_N26
\PIP2|BREG|Mux50~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux50~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[26][13]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[18][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|regs[26][13]~regout\,
	datac => \PIP2|BREG|regs[18][13]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux50~2_combout\);

-- Location: LCCOMB_X86_Y21_N22
\PIP2|BREG|Mux50~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux50~3_combout\ = (\PIP2|BREG|Mux50~2_combout\ & ((\PIP2|BREG|regs[30][13]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP2|BREG|Mux50~2_combout\ & (((\PIP2|BREG|regs[22][13]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[30][13]~regout\,
	datab => \PIP2|BREG|regs[22][13]~regout\,
	datac => \PIP2|BREG|Mux50~2_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux50~3_combout\);

-- Location: LCCOMB_X90_Y25_N28
\PIP2|BREG|Mux50~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux50~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux50~3_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|Mux50~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|Mux50~5_combout\,
	datac => \PIP2|BREG|Mux50~3_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux50~6_combout\);

-- Location: LCFF_X90_Y17_N5
\PIP2|BREG|regs[27][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[13]~13_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[27][13]~regout\);

-- Location: LCCOMB_X90_Y19_N18
\PIP2|BREG|regs[31][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[31][13]~feeder_combout\ = \PIP2|DataEscrita[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[13]~13_combout\,
	combout => \PIP2|BREG|regs[31][13]~feeder_combout\);

-- Location: LCFF_X90_Y19_N19
\PIP2|BREG|regs[31][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[31][13]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[31][13]~regout\);

-- Location: LCFF_X89_Y17_N3
\PIP2|BREG|regs[19][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[13]~13_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[19][13]~regout\);

-- Location: LCCOMB_X89_Y17_N12
\PIP2|BREG|Mux50~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux50~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[23][13]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[19][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[23][13]~regout\,
	datab => \PIP2|BREG|regs[19][13]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux50~7_combout\);

-- Location: LCCOMB_X90_Y17_N18
\PIP2|BREG|Mux50~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux50~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux50~7_combout\ & ((\PIP2|BREG|regs[31][13]~regout\))) # (!\PIP2|BREG|Mux50~7_combout\ & (\PIP2|BREG|regs[27][13]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux50~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|regs[27][13]~regout\,
	datac => \PIP2|BREG|regs[31][13]~regout\,
	datad => \PIP2|BREG|Mux50~7_combout\,
	combout => \PIP2|BREG|Mux50~8_combout\);

-- Location: LCCOMB_X93_Y24_N12
\PIP2|BREG|regs[29][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[29][13]~feeder_combout\ = \PIP2|DataEscrita[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[13]~13_combout\,
	combout => \PIP2|BREG|regs[29][13]~feeder_combout\);

-- Location: LCFF_X93_Y24_N13
\PIP2|BREG|regs[29][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[29][13]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[29][13]~regout\);

-- Location: LCFF_X92_Y21_N29
\PIP2|BREG|regs[21][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[13]~13_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[21][13]~regout\);

-- Location: LCCOMB_X92_Y21_N28
\PIP2|BREG|Mux50~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux50~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[21][13]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[17][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[17][13]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[21][13]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux50~0_combout\);

-- Location: LCCOMB_X92_Y24_N16
\PIP2|BREG|Mux50~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux50~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux50~0_combout\ & ((\PIP2|BREG|regs[29][13]~regout\))) # (!\PIP2|BREG|Mux50~0_combout\ & (\PIP2|BREG|regs[25][13]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux50~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[25][13]~regout\,
	datab => \PIP2|BREG|regs[29][13]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP2|BREG|Mux50~0_combout\,
	combout => \PIP2|BREG|Mux50~1_combout\);

-- Location: LCCOMB_X90_Y25_N18
\PIP2|BREG|Mux50~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux50~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux50~6_combout\ & (\PIP2|BREG|Mux50~8_combout\)) # (!\PIP2|BREG|Mux50~6_combout\ & ((\PIP2|BREG|Mux50~1_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|Mux50~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|Mux50~6_combout\,
	datac => \PIP2|BREG|Mux50~8_combout\,
	datad => \PIP2|BREG|Mux50~1_combout\,
	combout => \PIP2|BREG|Mux50~9_combout\);

-- Location: LCCOMB_X90_Y25_N16
\PIP2|BREG|Mux50~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux50~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & ((\PIP2|BREG|Mux50~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & (\PIP2|BREG|Mux50~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20),
	datac => \PIP2|BREG|Mux50~19_combout\,
	datad => \PIP2|BREG|Mux50~9_combout\,
	combout => \PIP2|BREG|Mux50~20_combout\);

-- Location: LCFF_X90_Y25_N9
\PIP2|IDEX|saida2[13]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP2|BREG|Mux50~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida2[13]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X80_Y21_N30
\PIP2|IDEX|saida2[13]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[13]~45_combout\ = (\PIP2|IDEX|saida2[13]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|saida2[13]~reg0_Duplicate_1_regout\,
	combout => \PIP2|IDEX|saida2[13]~45_combout\);

-- Location: LCCOMB_X80_Y21_N20
\PIP3|EXMEM|wrtData[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|wrtData[13]~feeder_combout\ = \PIP2|IDEX|saida2[13]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|IDEX|saida2[13]~45_combout\,
	combout => \PIP3|EXMEM|wrtData[13]~feeder_combout\);

-- Location: LCFF_X80_Y21_N21
\PIP3|EXMEM|wrtData[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|EXMEM|wrtData[13]~feeder_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|wrtData\(13));

-- Location: LCCOMB_X77_Y20_N6
\PIP2|IDEX|saida2[14]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[14]~46_combout\ = (\PIP2|IDEX|saida2[14]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[14]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP2|IDEX|saida2[14]~46_combout\);

-- Location: LCFF_X77_Y20_N17
\PIP3|EXMEM|wrtData[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP2|IDEX|saida2[14]~46_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|wrtData\(14));

-- Location: LCCOMB_X79_Y20_N28
\PIP1|IFID|PC4OUT[15]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|IFID|PC4OUT[15]~55_combout\ = (\PIP1|IFID|PC4OUT[14]~54\ & (((!\inicio~regout\)) # (!\PIP1|PCatualaux2[15]~43_combout\))) # (!\PIP1|IFID|PC4OUT[14]~54\ & (((\PIP1|PCatualaux2[15]~43_combout\ & \inicio~regout\)) # (GND)))
-- \PIP1|IFID|PC4OUT[15]~56\ = CARRY(((!\PIP1|IFID|PC4OUT[14]~54\) # (!\inicio~regout\)) # (!\PIP1|PCatualaux2[15]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|PCatualaux2[15]~43_combout\,
	datab => \inicio~regout\,
	datad => VCC,
	cin => \PIP1|IFID|PC4OUT[14]~54\,
	combout => \PIP1|IFID|PC4OUT[15]~55_combout\,
	cout => \PIP1|IFID|PC4OUT[15]~56\);

-- Location: LCFF_X79_Y20_N29
\PIP1|IFID|PC4OUT[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP1|IFID|PC4OUT[15]~55_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PC4OUT\(15));

-- Location: LCCOMB_X70_Y25_N24
\PIP3|ULA|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Add0~8_combout\ = (\PIP3|MUX1|S[4]~31_combout\ & (!\PIP3|ULA|Add0~7\ & VCC)) # (!\PIP3|MUX1|S[4]~31_combout\ & (\PIP3|ULA|Add0~7\ $ (GND)))
-- \PIP3|ULA|Add0~9\ = CARRY((!\PIP3|MUX1|S[4]~31_combout\ & !\PIP3|ULA|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[4]~31_combout\,
	datad => VCC,
	cin => \PIP3|ULA|Add0~7\,
	combout => \PIP3|ULA|Add0~8_combout\,
	cout => \PIP3|ULA|Add0~9\);

-- Location: LCCOMB_X69_Y24_N30
\PIP3|EXMEM|ResultULA[2]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[2]~97_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & (((\PIP3|ULA|Add0~8_combout\) # (\PIP3|ULA|ShiftRight0~50_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & (\PIP3|ULA|ShiftLeft0~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~78_combout\,
	datab => \PIP3|MUX1|S[31]~0_combout\,
	datac => \PIP3|ULA|Add0~8_combout\,
	datad => \PIP3|ULA|ShiftRight0~50_combout\,
	combout => \PIP3|EXMEM|ResultULA[2]~97_combout\);

-- Location: LCCOMB_X67_Y24_N4
\PIP3|ULA|tmp~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|tmp~29_combout\ = (\PIP3|ULA|ShiftRight2~39_combout\ & (\PIP3|MUX2|S[31]~1_combout\ & \PIP3|MUX1|S[4]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight2~39_combout\,
	datac => \PIP3|MUX2|S[31]~1_combout\,
	datad => \PIP3|MUX1|S[4]~31_combout\,
	combout => \PIP3|ULA|tmp~29_combout\);

-- Location: LCCOMB_X75_Y24_N8
\PIP3|ULA|ShiftRight0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~64_combout\ = ((\PIP3|MUX1|S[0]~1_combout\ & ((\PIP2|IDEX|saida2[26]~reg0_Duplicate_1_regout\))) # (!\PIP3|MUX1|S[0]~1_combout\ & (\PIP2|IDEX|saida2[25]~reg0_Duplicate_1_regout\))) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[25]~reg0_Duplicate_1_regout\,
	datab => \PIP3|MUX1|S[0]~1_combout\,
	datac => \PIP2|IDEX|saida2[26]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP3|ULA|ShiftRight0~64_combout\);

-- Location: LCCOMB_X78_Y21_N24
\PIP2|SOMB|result[13]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|SOMB|result[13]~22_combout\ = (\PIP1|IFID|PC4OUT\(13) & ((\PIP2|imm32[11]~10_combout\ & (\PIP2|SOMB|result[12]~21\ & VCC)) # (!\PIP2|imm32[11]~10_combout\ & (!\PIP2|SOMB|result[12]~21\)))) # (!\PIP1|IFID|PC4OUT\(13) & ((\PIP2|imm32[11]~10_combout\ & 
-- (!\PIP2|SOMB|result[12]~21\)) # (!\PIP2|imm32[11]~10_combout\ & ((\PIP2|SOMB|result[12]~21\) # (GND)))))
-- \PIP2|SOMB|result[13]~23\ = CARRY((\PIP1|IFID|PC4OUT\(13) & (!\PIP2|imm32[11]~10_combout\ & !\PIP2|SOMB|result[12]~21\)) # (!\PIP1|IFID|PC4OUT\(13) & ((!\PIP2|SOMB|result[12]~21\) # (!\PIP2|imm32[11]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(13),
	datab => \PIP2|imm32[11]~10_combout\,
	datad => VCC,
	cin => \PIP2|SOMB|result[12]~21\,
	combout => \PIP2|SOMB|result[13]~22_combout\,
	cout => \PIP2|SOMB|result[13]~23\);

-- Location: LCCOMB_X78_Y21_N30
\PIP2|SOMB|result[16]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|SOMB|result[16]~28_combout\ = ((\PIP2|imm32[14]~13_combout\ $ (\PIP1|IFID|PC4OUT\(16) $ (!\PIP2|SOMB|result[15]~27\)))) # (GND)
-- \PIP2|SOMB|result[16]~29\ = CARRY((\PIP2|imm32[14]~13_combout\ & ((\PIP1|IFID|PC4OUT\(16)) # (!\PIP2|SOMB|result[15]~27\))) # (!\PIP2|imm32[14]~13_combout\ & (\PIP1|IFID|PC4OUT\(16) & !\PIP2|SOMB|result[15]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|imm32[14]~13_combout\,
	datab => \PIP1|IFID|PC4OUT\(16),
	datad => VCC,
	cin => \PIP2|SOMB|result[15]~27\,
	combout => \PIP2|SOMB|result[16]~28_combout\,
	cout => \PIP2|SOMB|result[16]~29\);

-- Location: LCCOMB_X78_Y20_N0
\PIP2|SOMB|result[17]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|SOMB|result[17]~30_combout\ = (\PIP1|IFID|PC4OUT\(17) & ((\PIP2|imm32[29]~14_combout\ & (\PIP2|SOMB|result[16]~29\ & VCC)) # (!\PIP2|imm32[29]~14_combout\ & (!\PIP2|SOMB|result[16]~29\)))) # (!\PIP1|IFID|PC4OUT\(17) & ((\PIP2|imm32[29]~14_combout\ & 
-- (!\PIP2|SOMB|result[16]~29\)) # (!\PIP2|imm32[29]~14_combout\ & ((\PIP2|SOMB|result[16]~29\) # (GND)))))
-- \PIP2|SOMB|result[17]~31\ = CARRY((\PIP1|IFID|PC4OUT\(17) & (!\PIP2|imm32[29]~14_combout\ & !\PIP2|SOMB|result[16]~29\)) # (!\PIP1|IFID|PC4OUT\(17) & ((!\PIP2|SOMB|result[16]~29\) # (!\PIP2|imm32[29]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(17),
	datab => \PIP2|imm32[29]~14_combout\,
	datad => VCC,
	cin => \PIP2|SOMB|result[16]~29\,
	combout => \PIP2|SOMB|result[17]~30_combout\,
	cout => \PIP2|SOMB|result[17]~31\);

-- Location: LCCOMB_X78_Y20_N4
\PIP2|SOMB|result[19]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|SOMB|result[19]~34_combout\ = (\PIP1|IFID|PC4OUT\(19) & ((\PIP2|imm32[29]~14_combout\ & (\PIP2|SOMB|result[18]~33\ & VCC)) # (!\PIP2|imm32[29]~14_combout\ & (!\PIP2|SOMB|result[18]~33\)))) # (!\PIP1|IFID|PC4OUT\(19) & ((\PIP2|imm32[29]~14_combout\ & 
-- (!\PIP2|SOMB|result[18]~33\)) # (!\PIP2|imm32[29]~14_combout\ & ((\PIP2|SOMB|result[18]~33\) # (GND)))))
-- \PIP2|SOMB|result[19]~35\ = CARRY((\PIP1|IFID|PC4OUT\(19) & (!\PIP2|imm32[29]~14_combout\ & !\PIP2|SOMB|result[18]~33\)) # (!\PIP1|IFID|PC4OUT\(19) & ((!\PIP2|SOMB|result[18]~33\) # (!\PIP2|imm32[29]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(19),
	datab => \PIP2|imm32[29]~14_combout\,
	datad => VCC,
	cin => \PIP2|SOMB|result[18]~33\,
	combout => \PIP2|SOMB|result[19]~34_combout\,
	cout => \PIP2|SOMB|result[19]~35\);

-- Location: LCCOMB_X79_Y18_N22
\PIP2|IDEX|PCbranch[19]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|PCbranch[19]~17_combout\ = (\PIP2|process_1~4_combout\ & (\PIP2|BREG|Mux12~20_combout\)) # (!\PIP2|process_1~4_combout\ & ((\PIP2|SOMB|result[19]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux12~20_combout\,
	datab => \PIP2|process_1~4_combout\,
	datad => \PIP2|SOMB|result[19]~34_combout\,
	combout => \PIP2|IDEX|PCbranch[19]~17_combout\);

-- Location: LCCOMB_X83_Y19_N26
\PIP2|CTRL|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|CTRL|Mux11~0_combout\ = (\PIP2|process_1~2_combout\ & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|process_1~2_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27),
	combout => \PIP2|CTRL|Mux11~0_combout\);

-- Location: LCFF_X79_Y18_N23
\PIP2|IDEX|PCbranch[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|PCbranch[19]~17_combout\,
	sdata => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	aclr => \rst~combout\,
	sload => \PIP2|CTRL|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|PCbranch\(19));

-- Location: LCCOMB_X79_Y18_N0
\PIP1|PCatualaux2[19]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[19]~47_combout\ = (\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP2|IDEX|PCbranch\(19)))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP1|IFID|PC4OUT\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(19),
	datab => \PIP2|IDEX|PCbranch\(19),
	datad => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	combout => \PIP1|PCatualaux2[19]~47_combout\);

-- Location: LCCOMB_X79_Y19_N0
\PIP1|IFID|PC4OUT[17]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|IFID|PC4OUT[17]~59_combout\ = (\PIP1|IFID|PC4OUT[16]~58\ & (((!\inicio~regout\)) # (!\PIP1|PCatualaux2[17]~45_combout\))) # (!\PIP1|IFID|PC4OUT[16]~58\ & (((\PIP1|PCatualaux2[17]~45_combout\ & \inicio~regout\)) # (GND)))
-- \PIP1|IFID|PC4OUT[17]~60\ = CARRY(((!\PIP1|IFID|PC4OUT[16]~58\) # (!\inicio~regout\)) # (!\PIP1|PCatualaux2[17]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|PCatualaux2[17]~45_combout\,
	datab => \inicio~regout\,
	datad => VCC,
	cin => \PIP1|IFID|PC4OUT[16]~58\,
	combout => \PIP1|IFID|PC4OUT[17]~59_combout\,
	cout => \PIP1|IFID|PC4OUT[17]~60\);

-- Location: LCCOMB_X79_Y19_N2
\PIP1|IFID|PC4OUT[18]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|IFID|PC4OUT[18]~61_combout\ = (\PIP1|IFID|PC4OUT[17]~60\ & (\PIP1|PCatualaux2[18]~46_combout\ & (\inicio~regout\ & VCC))) # (!\PIP1|IFID|PC4OUT[17]~60\ & ((((\PIP1|PCatualaux2[18]~46_combout\ & \inicio~regout\)))))
-- \PIP1|IFID|PC4OUT[18]~62\ = CARRY((\PIP1|PCatualaux2[18]~46_combout\ & (\inicio~regout\ & !\PIP1|IFID|PC4OUT[17]~60\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|PCatualaux2[18]~46_combout\,
	datab => \inicio~regout\,
	datad => VCC,
	cin => \PIP1|IFID|PC4OUT[17]~60\,
	combout => \PIP1|IFID|PC4OUT[18]~61_combout\,
	cout => \PIP1|IFID|PC4OUT[18]~62\);

-- Location: LCCOMB_X79_Y19_N4
\PIP1|IFID|PC4OUT[19]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|IFID|PC4OUT[19]~63_combout\ = (\PIP1|IFID|PC4OUT[18]~62\ & (((!\PIP1|PCatualaux2[19]~47_combout\)) # (!\inicio~regout\))) # (!\PIP1|IFID|PC4OUT[18]~62\ & (((\inicio~regout\ & \PIP1|PCatualaux2[19]~47_combout\)) # (GND)))
-- \PIP1|IFID|PC4OUT[19]~64\ = CARRY(((!\PIP1|IFID|PC4OUT[18]~62\) # (!\PIP1|PCatualaux2[19]~47_combout\)) # (!\inicio~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inicio~regout\,
	datab => \PIP1|PCatualaux2[19]~47_combout\,
	datad => VCC,
	cin => \PIP1|IFID|PC4OUT[18]~62\,
	combout => \PIP1|IFID|PC4OUT[19]~63_combout\,
	cout => \PIP1|IFID|PC4OUT[19]~64\);

-- Location: LCCOMB_X79_Y19_N6
\PIP1|IFID|PC4OUT[20]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|IFID|PC4OUT[20]~65_combout\ = (\PIP1|IFID|PC4OUT[19]~64\ & (\PIP1|PCatualaux2[20]~48_combout\ & (\inicio~regout\ & VCC))) # (!\PIP1|IFID|PC4OUT[19]~64\ & ((((\PIP1|PCatualaux2[20]~48_combout\ & \inicio~regout\)))))
-- \PIP1|IFID|PC4OUT[20]~66\ = CARRY((\PIP1|PCatualaux2[20]~48_combout\ & (\inicio~regout\ & !\PIP1|IFID|PC4OUT[19]~64\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|PCatualaux2[20]~48_combout\,
	datab => \inicio~regout\,
	datad => VCC,
	cin => \PIP1|IFID|PC4OUT[19]~64\,
	combout => \PIP1|IFID|PC4OUT[20]~65_combout\,
	cout => \PIP1|IFID|PC4OUT[20]~66\);

-- Location: LCCOMB_X79_Y19_N8
\PIP1|IFID|PC4OUT[21]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|IFID|PC4OUT[21]~67_combout\ = (\PIP1|IFID|PC4OUT[20]~66\ & (((!\inicio~regout\)) # (!\PIP1|PCatualaux2[21]~49_combout\))) # (!\PIP1|IFID|PC4OUT[20]~66\ & (((\PIP1|PCatualaux2[21]~49_combout\ & \inicio~regout\)) # (GND)))
-- \PIP1|IFID|PC4OUT[21]~68\ = CARRY(((!\PIP1|IFID|PC4OUT[20]~66\) # (!\inicio~regout\)) # (!\PIP1|PCatualaux2[21]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|PCatualaux2[21]~49_combout\,
	datab => \inicio~regout\,
	datad => VCC,
	cin => \PIP1|IFID|PC4OUT[20]~66\,
	combout => \PIP1|IFID|PC4OUT[21]~67_combout\,
	cout => \PIP1|IFID|PC4OUT[21]~68\);

-- Location: LCCOMB_X79_Y19_N10
\PIP1|IFID|PC4OUT[22]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|IFID|PC4OUT[22]~69_combout\ = (\PIP1|IFID|PC4OUT[21]~68\ & (\PIP1|PCatualaux2[22]~50_combout\ & (\inicio~regout\ & VCC))) # (!\PIP1|IFID|PC4OUT[21]~68\ & ((((\PIP1|PCatualaux2[22]~50_combout\ & \inicio~regout\)))))
-- \PIP1|IFID|PC4OUT[22]~70\ = CARRY((\PIP1|PCatualaux2[22]~50_combout\ & (\inicio~regout\ & !\PIP1|IFID|PC4OUT[21]~68\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|PCatualaux2[22]~50_combout\,
	datab => \inicio~regout\,
	datad => VCC,
	cin => \PIP1|IFID|PC4OUT[21]~68\,
	combout => \PIP1|IFID|PC4OUT[22]~69_combout\,
	cout => \PIP1|IFID|PC4OUT[22]~70\);

-- Location: LCCOMB_X79_Y19_N12
\PIP1|IFID|PC4OUT[23]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|IFID|PC4OUT[23]~71_combout\ = (\PIP1|IFID|PC4OUT[22]~70\ & (((!\inicio~regout\)) # (!\PIP1|PCatualaux2[23]~51_combout\))) # (!\PIP1|IFID|PC4OUT[22]~70\ & (((\PIP1|PCatualaux2[23]~51_combout\ & \inicio~regout\)) # (GND)))
-- \PIP1|IFID|PC4OUT[23]~72\ = CARRY(((!\PIP1|IFID|PC4OUT[22]~70\) # (!\inicio~regout\)) # (!\PIP1|PCatualaux2[23]~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|PCatualaux2[23]~51_combout\,
	datab => \inicio~regout\,
	datad => VCC,
	cin => \PIP1|IFID|PC4OUT[22]~70\,
	combout => \PIP1|IFID|PC4OUT[23]~71_combout\,
	cout => \PIP1|IFID|PC4OUT[23]~72\);

-- Location: LCFF_X79_Y19_N13
\PIP1|IFID|PC4OUT[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP1|IFID|PC4OUT[23]~71_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PC4OUT\(23));

-- Location: LCCOMB_X80_Y18_N26
\PIP2|DataEscrita[23]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|DataEscrita[23]~23_combout\ = (\PIP2|isJALout~3_combout\ & (\PIP5|WriData[23]~23_combout\)) # (!\PIP2|isJALout~3_combout\ & ((\PIP1|IFID|PC4OUT\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP5|WriData[23]~23_combout\,
	datab => \PIP1|IFID|PC4OUT\(23),
	datac => \PIP2|isJALout~3_combout\,
	combout => \PIP2|DataEscrita[23]~23_combout\);

-- Location: LCCOMB_X88_Y19_N18
\PIP2|BREG|regs[18][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[18][23]~feeder_combout\ = \PIP2|DataEscrita[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[23]~23_combout\,
	combout => \PIP2|BREG|regs[18][23]~feeder_combout\);

-- Location: LCFF_X88_Y19_N19
\PIP2|BREG|regs[18][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[18][23]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[18][23]~regout\);

-- Location: LCCOMB_X92_Y17_N30
\PIP2|BREG|regs[26][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[26][23]~feeder_combout\ = \PIP2|DataEscrita[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[23]~23_combout\,
	combout => \PIP2|BREG|regs[26][23]~feeder_combout\);

-- Location: LCFF_X92_Y17_N31
\PIP2|BREG|regs[26][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[26][23]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[26][23]~regout\);

-- Location: LCCOMB_X88_Y19_N22
\PIP2|BREG|Mux40~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux40~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[26][23]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[18][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|regs[18][23]~regout\,
	datac => \PIP2|BREG|regs[26][23]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux40~2_combout\);

-- Location: LCFF_X86_Y21_N3
\PIP2|BREG|regs[30][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[23]~23_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[30][23]~regout\);

-- Location: LCCOMB_X88_Y19_N4
\PIP2|BREG|Mux40~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux40~3_combout\ = (\PIP2|BREG|Mux40~2_combout\ & (((\PIP2|BREG|regs[30][23]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP2|BREG|Mux40~2_combout\ & (\PIP2|BREG|regs[22][23]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[22][23]~regout\,
	datab => \PIP2|BREG|Mux40~2_combout\,
	datac => \PIP2|BREG|regs[30][23]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux40~3_combout\);

-- Location: LCCOMB_X91_Y19_N0
\PIP2|BREG|regs[28][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[28][23]~feeder_combout\ = \PIP2|DataEscrita[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[23]~23_combout\,
	combout => \PIP2|BREG|regs[28][23]~feeder_combout\);

-- Location: LCFF_X91_Y19_N1
\PIP2|BREG|regs[28][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[28][23]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[28][23]~regout\);

-- Location: LCFF_X91_Y22_N15
\PIP2|BREG|regs[20][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[23]~23_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[20][23]~regout\);

-- Location: LCFF_X93_Y18_N13
\PIP2|BREG|regs[24][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[23]~23_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[24][23]~regout\);

-- Location: LCCOMB_X93_Y22_N2
\PIP2|BREG|Mux40~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux40~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|regs[24][23]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[16][23]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[16][23]~regout\,
	datab => \PIP2|BREG|regs[24][23]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux40~4_combout\);

-- Location: LCCOMB_X91_Y19_N6
\PIP2|BREG|Mux40~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux40~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux40~4_combout\ & (\PIP2|BREG|regs[28][23]~regout\)) # (!\PIP2|BREG|Mux40~4_combout\ & ((\PIP2|BREG|regs[20][23]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux40~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|regs[28][23]~regout\,
	datac => \PIP2|BREG|regs[20][23]~regout\,
	datad => \PIP2|BREG|Mux40~4_combout\,
	combout => \PIP2|BREG|Mux40~5_combout\);

-- Location: LCCOMB_X91_Y19_N8
\PIP2|BREG|Mux40~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux40~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16)) # ((\PIP2|BREG|Mux40~3_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux40~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|Mux40~3_combout\,
	datad => \PIP2|BREG|Mux40~5_combout\,
	combout => \PIP2|BREG|Mux40~6_combout\);

-- Location: LCCOMB_X92_Y19_N18
\PIP2|BREG|regs[25][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[25][23]~feeder_combout\ = \PIP2|DataEscrita[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[23]~23_combout\,
	combout => \PIP2|BREG|regs[25][23]~feeder_combout\);

-- Location: LCFF_X92_Y19_N19
\PIP2|BREG|regs[25][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[25][23]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[25][23]~regout\);

-- Location: LCFF_X92_Y21_N7
\PIP2|BREG|regs[21][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[23]~23_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[21][23]~regout\);

-- Location: LCCOMB_X92_Y21_N6
\PIP2|BREG|Mux40~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux40~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[21][23]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[17][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[17][23]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[21][23]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux40~0_combout\);

-- Location: LCCOMB_X92_Y19_N28
\PIP2|BREG|Mux40~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux40~1_combout\ = (\PIP2|BREG|Mux40~0_combout\ & ((\PIP2|BREG|regs[29][23]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP2|BREG|Mux40~0_combout\ & (((\PIP2|BREG|regs[25][23]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[29][23]~regout\,
	datab => \PIP2|BREG|regs[25][23]~regout\,
	datac => \PIP2|BREG|Mux40~0_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux40~1_combout\);

-- Location: LCCOMB_X91_Y19_N22
\PIP2|BREG|Mux40~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux40~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux40~6_combout\ & (\PIP2|BREG|Mux40~8_combout\)) # (!\PIP2|BREG|Mux40~6_combout\ & ((\PIP2|BREG|Mux40~1_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux40~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux40~8_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|Mux40~6_combout\,
	datad => \PIP2|BREG|Mux40~1_combout\,
	combout => \PIP2|BREG|Mux40~9_combout\);

-- Location: LCCOMB_X86_Y23_N10
\PIP2|BREG|regs[14][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[14][23]~feeder_combout\ = \PIP2|DataEscrita[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[23]~23_combout\,
	combout => \PIP2|BREG|regs[14][23]~feeder_combout\);

-- Location: LCFF_X86_Y23_N11
\PIP2|BREG|regs[14][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[14][23]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[14][23]~regout\);

-- Location: LCFF_X79_Y21_N11
\PIP2|BREG|regs[15][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[23]~23_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[15][23]~regout\);

-- Location: LCCOMB_X79_Y21_N10
\PIP2|BREG|Mux40~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux40~18_combout\ = (\PIP2|BREG|Mux40~17_combout\ & (((\PIP2|BREG|regs[15][23]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP2|BREG|Mux40~17_combout\ & (\PIP2|BREG|regs[14][23]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux40~17_combout\,
	datab => \PIP2|BREG|regs[14][23]~regout\,
	datac => \PIP2|BREG|regs[15][23]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux40~18_combout\);

-- Location: LCCOMB_X80_Y26_N16
\PIP2|BREG|regs[9][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[9][23]~feeder_combout\ = \PIP2|DataEscrita[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[23]~23_combout\,
	combout => \PIP2|BREG|regs[9][23]~feeder_combout\);

-- Location: LCFF_X80_Y26_N17
\PIP2|BREG|regs[9][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[9][23]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[9][23]~regout\);

-- Location: LCFF_X77_Y23_N27
\PIP2|BREG|regs[8][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[23]~23_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[8][23]~regout\);

-- Location: LCCOMB_X78_Y23_N2
\PIP2|BREG|Mux40~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux40~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[10][23]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[8][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[10][23]~regout\,
	datab => \PIP2|BREG|regs[8][23]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux40~10_combout\);

-- Location: LCCOMB_X83_Y26_N4
\PIP2|BREG|Mux40~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux40~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux40~10_combout\ & (\PIP2|BREG|regs[11][23]~regout\)) # (!\PIP2|BREG|Mux40~10_combout\ & ((\PIP2|BREG|regs[9][23]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux40~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[11][23]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|regs[9][23]~regout\,
	datad => \PIP2|BREG|Mux40~10_combout\,
	combout => \PIP2|BREG|Mux40~11_combout\);

-- Location: LCCOMB_X90_Y26_N10
\PIP2|BREG|Mux40~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux40~19_combout\ = (\PIP2|BREG|Mux40~16_combout\ & (((\PIP2|BREG|Mux40~18_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))) # (!\PIP2|BREG|Mux40~16_combout\ & 
-- (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux40~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux40~16_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|Mux40~18_combout\,
	datad => \PIP2|BREG|Mux40~11_combout\,
	combout => \PIP2|BREG|Mux40~19_combout\);

-- Location: LCCOMB_X91_Y19_N28
\PIP2|BREG|Mux40~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux40~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & (\PIP2|BREG|Mux40~9_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & ((\PIP2|BREG|Mux40~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20),
	datab => \PIP2|BREG|Mux40~9_combout\,
	datad => \PIP2|BREG|Mux40~19_combout\,
	combout => \PIP2|BREG|Mux40~20_combout\);

-- Location: LCCOMB_X91_Y19_N2
\PIP2|IDEX|saida2[23]~reg0_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[23]~reg0_Duplicate_1feeder_combout\ = \PIP2|BREG|Mux40~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|BREG|Mux40~20_combout\,
	combout => \PIP2|IDEX|saida2[23]~reg0_Duplicate_1feeder_combout\);

-- Location: LCFF_X91_Y19_N3
\PIP2|IDEX|saida2[23]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida2[23]~reg0_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida2[23]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X75_Y20_N22
\PIP3|ULA|ShiftRight0~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~69_combout\ = ((\PIP3|MUX1|S[0]~1_combout\ & (\PIP2|IDEX|saida2[24]~reg0_Duplicate_1_regout\)) # (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP2|IDEX|saida2[23]~reg0_Duplicate_1_regout\)))) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[24]~reg0_Duplicate_1_regout\,
	datab => \PIP2|IDEX|saida2[5]~en_regout\,
	datac => \PIP3|MUX1|S[0]~1_combout\,
	datad => \PIP2|IDEX|saida2[23]~reg0_Duplicate_1_regout\,
	combout => \PIP3|ULA|ShiftRight0~69_combout\);

-- Location: LCCOMB_X71_Y25_N6
\PIP3|ULA|ShiftRight1~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~63_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftRight0~64_combout\)) # (!\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftRight0~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftRight0~64_combout\,
	datac => \PIP3|ULA|ShiftRight0~69_combout\,
	datad => \PIP3|MUX1|S[1]~28_combout\,
	combout => \PIP3|ULA|ShiftRight1~63_combout\);

-- Location: LCCOMB_X81_Y22_N26
\PIP1|PCatualaux2[28]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[28]~56_combout\ = (\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP2|IDEX|PCbranch\(28))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP1|IFID|PC4OUT\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|PCbranch\(28),
	datab => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datad => \PIP1|IFID|PC4OUT\(28),
	combout => \PIP1|PCatualaux2[28]~56_combout\);

-- Location: LCCOMB_X75_Y19_N16
\PIP2|IDEX|saida2[31]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[31]~63_combout\ = (\PIP2|IDEX|saida2[31]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datac => \PIP2|IDEX|saida2[31]~reg0_Duplicate_1_regout\,
	combout => \PIP2|IDEX|saida2[31]~63_combout\);

-- Location: LCCOMB_X63_Y22_N24
\PIP3|ULA|ShiftRight0~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~127_combout\ = (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP2|IDEX|saida2[31]~63_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP3|MUX1|S[0]~1_combout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP2|IDEX|saida2[31]~63_combout\,
	combout => \PIP3|ULA|ShiftRight0~127_combout\);

-- Location: LCCOMB_X68_Y24_N22
\PIP3|ULA|ShiftRight1~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~88_combout\ = (!\PIP3|MUX1|S[2]~29_combout\ & ((\PIP2|IDEX|OrigAALU~regout\ & ((\PIP2|IDEX|signImm\(15)))) # (!\PIP2|IDEX|OrigAALU~regout\ & (\PIP3|ULA|ShiftRight2~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[2]~29_combout\,
	datab => \PIP3|ULA|ShiftRight2~50_combout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP2|IDEX|OrigAALU~regout\,
	combout => \PIP3|ULA|ShiftRight1~88_combout\);

-- Location: LCCOMB_X68_Y24_N20
\PIP3|ULA|ShiftRight1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~62_combout\ = (\PIP3|ULA|ShiftRight1~88_combout\) # ((!\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftRight0~127_combout\ & \PIP3|MUX1|S[2]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[1]~28_combout\,
	datab => \PIP3|ULA|ShiftRight0~127_combout\,
	datac => \PIP3|MUX1|S[2]~29_combout\,
	datad => \PIP3|ULA|ShiftRight1~88_combout\,
	combout => \PIP3|ULA|ShiftRight1~62_combout\);

-- Location: LCCOMB_X68_Y21_N14
\PIP3|ULA|Mux61~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux61~13_combout\ = (\PIP3|ULA|ShiftLeft0~79_combout\ & (!\PIP3|MUX1|S[3]~30_combout\ & \PIP3|ULA|ShiftRight1~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~79_combout\,
	datac => \PIP3|MUX1|S[3]~30_combout\,
	datad => \PIP3|ULA|ShiftRight1~62_combout\,
	combout => \PIP3|ULA|Mux61~13_combout\);

-- Location: LCCOMB_X69_Y24_N18
\PIP3|EXMEM|ResultULA[18]~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[18]~115_combout\ = (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (((\PIP3|ULA|Add0~8_combout\) # (\PIP3|ULA|ShiftRight0~50_combout\)) # (!\PIP3|MUX1|S[31]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datab => \PIP3|MUX1|S[31]~0_combout\,
	datac => \PIP3|ULA|Add0~8_combout\,
	datad => \PIP3|ULA|ShiftRight0~50_combout\,
	combout => \PIP3|EXMEM|ResultULA[18]~115_combout\);

-- Location: LCCOMB_X68_Y21_N4
\PIP3|EXMEM|ResultULA[26]~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[26]~127_combout\ = (!\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & ((\PIP3|MUX1|S[31]~0_combout\) # (!\PIP3|EXMEM|ResultULA[18]~115_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[31]~0_combout\,
	datac => \PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\,
	datad => \PIP3|EXMEM|ResultULA[18]~115_combout\,
	combout => \PIP3|EXMEM|ResultULA[26]~127_combout\);

-- Location: LCCOMB_X69_Y24_N4
\PIP3|ULA|tmp~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|tmp~26_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & (((\PIP3|ULA|ShiftRight0~50_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & ((\PIP3|MUX1|S[4]~31_combout\) # ((\PIP3|ULA|ShiftLeft0~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[4]~31_combout\,
	datab => \PIP3|MUX1|S[31]~0_combout\,
	datac => \PIP3|ULA|ShiftLeft0~78_combout\,
	datad => \PIP3|ULA|ShiftRight0~50_combout\,
	combout => \PIP3|ULA|tmp~26_combout\);

-- Location: LCCOMB_X69_Y24_N24
\PIP3|ULA|ShiftLeft0~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~83_combout\ = (\PIP3|MUX1|S[2]~29_combout\) # (\PIP3|MUX1|S[3]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|MUX1|S[2]~29_combout\,
	datad => \PIP3|MUX1|S[3]~30_combout\,
	combout => \PIP3|ULA|ShiftLeft0~83_combout\);

-- Location: LCCOMB_X68_Y24_N16
\PIP3|ULA|ShiftRight2~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~65_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|ShiftLeft0~83_combout\ & ((\PIP2|IDEX|saida2[31]~63_combout\))) # (!\PIP3|ULA|ShiftLeft0~83_combout\ & (\PIP3|ULA|ShiftRight2~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP3|ULA|ShiftRight2~50_combout\,
	datac => \PIP2|IDEX|saida2[31]~63_combout\,
	datad => \PIP3|ULA|ShiftLeft0~83_combout\,
	combout => \PIP3|ULA|ShiftRight2~65_combout\);

-- Location: LCCOMB_X67_Y24_N16
\PIP3|ULA|ShiftRight2~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~78_combout\ = (\PIP3|ULA|ShiftRight2~65_combout\) # ((\PIP2|IDEX|signImm\(15) & \PIP2|IDEX|OrigAALU~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|signImm\(15),
	datab => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP3|ULA|ShiftRight2~65_combout\,
	combout => \PIP3|ULA|ShiftRight2~78_combout\);

-- Location: LCCOMB_X67_Y24_N12
\PIP3|ULA|Mux61~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux61~14_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & ((\PIP3|ULA|ShiftLeft2~22_combout\) # ((\PIP3|ULA|tmp~26_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & (((!\PIP3|ULA|tmp~26_combout\ & \PIP3|ULA|ShiftRight2~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft2~22_combout\,
	datab => \PIP3|MUX1|S[31]~0_combout\,
	datac => \PIP3|ULA|tmp~26_combout\,
	datad => \PIP3|ULA|ShiftRight2~78_combout\,
	combout => \PIP3|ULA|Mux61~14_combout\);

-- Location: LCCOMB_X67_Y24_N2
\PIP3|ULA|Mux61~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux61~15_combout\ = (\PIP3|ULA|tmp~26_combout\ & ((\PIP3|ULA|Mux61~14_combout\ & (\PIP3|MUX2|S[0]~0_combout\)) # (!\PIP3|ULA|Mux61~14_combout\ & ((\PIP3|MUX2|S[31]~1_combout\))))) # (!\PIP3|ULA|tmp~26_combout\ & 
-- (((\PIP3|ULA|Mux61~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[0]~0_combout\,
	datab => \PIP3|MUX2|S[31]~1_combout\,
	datac => \PIP3|ULA|tmp~26_combout\,
	datad => \PIP3|ULA|Mux61~14_combout\,
	combout => \PIP3|ULA|Mux61~15_combout\);

-- Location: LCCOMB_X66_Y17_N8
\PIP3|EXMEM|ResultULA[26]~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[26]~125_combout\ = (\PIP3|ULA|Add0~6_combout\) # (((\PIP3|ULA|ShiftRight0~50_combout\) # (\PIP3|ULA|Add0~8_combout\)) # (!\PIP3|MUX1|S[31]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~6_combout\,
	datab => \PIP3|MUX1|S[31]~0_combout\,
	datac => \PIP3|ULA|ShiftRight0~50_combout\,
	datad => \PIP3|ULA|Add0~8_combout\,
	combout => \PIP3|EXMEM|ResultULA[26]~125_combout\);

-- Location: LCCOMB_X68_Y20_N0
\PIP3|EXMEM|ResultULA[26]~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[26]~122_combout\ = (\PIP3|EXMEM|ResultULA[4]~100_combout\ & (((!\PIP3|ULA|Add0~8_combout\ & !\PIP3|ULA|ShiftRight0~50_combout\)) # (!\PIP3|EXMEM|ResultULA[4]~101_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~8_combout\,
	datab => \PIP3|EXMEM|ResultULA[4]~101_combout\,
	datac => \PIP3|EXMEM|ResultULA[4]~100_combout\,
	datad => \PIP3|ULA|ShiftRight0~50_combout\,
	combout => \PIP3|EXMEM|ResultULA[26]~122_combout\);

-- Location: LCCOMB_X74_Y20_N8
\PIP3|MUX2|S[25]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX2|S[25]~23_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|signImm\(15))))) # (!\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|saida2[25]~reg0_Duplicate_1_regout\)) # (!\PIP2|IDEX|saida2[5]~en_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP2|IDEX|saida2[5]~en_regout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP2|IDEX|saida2[25]~reg0_Duplicate_1_regout\,
	combout => \PIP3|MUX2|S[25]~23_combout\);

-- Location: LCCOMB_X72_Y24_N2
\PIP3|ULA|Mux59~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux59~19_combout\ = (\PIP3|MUX2|S[25]~23_combout\) # ((\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datac => \PIP3|MUX2|S[25]~23_combout\,
	datad => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux59~19_combout\);

-- Location: LCCOMB_X90_Y18_N24
\PIP2|BREG|regs[30][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[30][25]~feeder_combout\ = \PIP2|DataEscrita[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[25]~25_combout\,
	combout => \PIP2|BREG|regs[30][25]~feeder_combout\);

-- Location: LCFF_X90_Y18_N25
\PIP2|BREG|regs[30][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[30][25]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[30][25]~regout\);

-- Location: LCCOMB_X90_Y17_N30
\PIP2|BREG|regs[27][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[27][25]~feeder_combout\ = \PIP2|DataEscrita[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[25]~25_combout\,
	combout => \PIP2|BREG|regs[27][25]~feeder_combout\);

-- Location: LCFF_X90_Y17_N31
\PIP2|BREG|regs[27][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[27][25]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[27][25]~regout\);

-- Location: LCFF_X91_Y18_N1
\PIP2|BREG|regs[26][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[25]~25_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[26][25]~regout\);

-- Location: LCCOMB_X91_Y18_N0
\PIP2|BREG|Mux6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux6~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[27][25]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|regs[26][25]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP2|BREG|regs[27][25]~regout\,
	datac => \PIP2|BREG|regs[26][25]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux6~7_combout\);

-- Location: LCCOMB_X91_Y18_N30
\PIP2|BREG|Mux6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux6~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux6~7_combout\ & (\PIP2|BREG|regs[31][25]~regout\)) # (!\PIP2|BREG|Mux6~7_combout\ & ((\PIP2|BREG|regs[30][25]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux6~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[31][25]~regout\,
	datab => \PIP2|BREG|regs[30][25]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux6~7_combout\,
	combout => \PIP2|BREG|Mux6~8_combout\);

-- Location: LCFF_X91_Y22_N31
\PIP2|BREG|regs[20][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[25]~25_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[20][25]~regout\);

-- Location: LCFF_X92_Y21_N9
\PIP2|BREG|regs[21][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[25]~25_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[21][25]~regout\);

-- Location: LCFF_X92_Y22_N19
\PIP2|BREG|regs[17][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[25]~25_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[17][25]~regout\);

-- Location: LCCOMB_X92_Y22_N18
\PIP2|BREG|Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux6~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[17][25]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[16][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[16][25]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|regs[17][25]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux6~4_combout\);

-- Location: LCCOMB_X91_Y22_N8
\PIP2|BREG|Mux6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux6~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux6~4_combout\ & ((\PIP2|BREG|regs[21][25]~regout\))) # (!\PIP2|BREG|Mux6~4_combout\ & (\PIP2|BREG|regs[20][25]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP2|BREG|regs[20][25]~regout\,
	datac => \PIP2|BREG|regs[21][25]~regout\,
	datad => \PIP2|BREG|Mux6~4_combout\,
	combout => \PIP2|BREG|Mux6~5_combout\);

-- Location: LCCOMB_X92_Y23_N12
\PIP2|BREG|regs[29][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[29][25]~feeder_combout\ = \PIP2|DataEscrita[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[25]~25_combout\,
	combout => \PIP2|BREG|regs[29][25]~feeder_combout\);

-- Location: LCFF_X92_Y23_N13
\PIP2|BREG|regs[29][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[29][25]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[29][25]~regout\);

-- Location: LCFF_X94_Y23_N15
\PIP2|BREG|regs[24][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[25]~25_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[24][25]~regout\);

-- Location: LCCOMB_X94_Y23_N14
\PIP2|BREG|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux6~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[25][25]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|regs[24][25]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[25][25]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|regs[24][25]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux6~2_combout\);

-- Location: LCCOMB_X94_Y23_N8
\PIP2|BREG|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux6~3_combout\ = (\PIP2|BREG|Mux6~2_combout\ & (((\PIP2|BREG|regs[29][25]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP2|BREG|Mux6~2_combout\ & (\PIP2|BREG|regs[28][25]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[28][25]~regout\,
	datab => \PIP2|BREG|regs[29][25]~regout\,
	datac => \PIP2|BREG|Mux6~2_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux6~3_combout\);

-- Location: LCCOMB_X91_Y22_N2
\PIP2|BREG|Mux6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux6~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux6~3_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|Mux6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP2|BREG|Mux6~5_combout\,
	datad => \PIP2|BREG|Mux6~3_combout\,
	combout => \PIP2|BREG|Mux6~6_combout\);

-- Location: LCCOMB_X85_Y22_N26
\PIP2|BREG|Mux6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux6~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux6~6_combout\ & ((\PIP2|BREG|Mux6~8_combout\))) # (!\PIP2|BREG|Mux6~6_combout\ & (\PIP2|BREG|Mux6~1_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux6~1_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|Mux6~8_combout\,
	datad => \PIP2|BREG|Mux6~6_combout\,
	combout => \PIP2|BREG|Mux6~9_combout\);

-- Location: LCFF_X83_Y23_N31
\PIP2|BREG|regs[11][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[25]~25_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[11][25]~regout\);

-- Location: LCFF_X83_Y25_N7
\PIP2|BREG|regs[1][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[25]~25_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[1][25]~regout\);

-- Location: LCCOMB_X83_Y25_N6
\PIP2|BREG|Mux6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux6~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|regs[9][25]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|regs[1][25]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[9][25]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP2|BREG|regs[1][25]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux6~10_combout\);

-- Location: LCCOMB_X82_Y26_N8
\PIP2|BREG|Mux6~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux6~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux6~10_combout\ & ((\PIP2|BREG|regs[11][25]~regout\))) # (!\PIP2|BREG|Mux6~10_combout\ & (\PIP2|BREG|regs[3][25]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[3][25]~regout\,
	datab => \PIP2|BREG|regs[11][25]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP2|BREG|Mux6~10_combout\,
	combout => \PIP2|BREG|Mux6~11_combout\);

-- Location: LCFF_X85_Y24_N21
\PIP2|BREG|regs[13][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[25]~25_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[13][25]~regout\);

-- Location: LCCOMB_X93_Y27_N18
\PIP2|BREG|regs[5][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[5][25]~feeder_combout\ = \PIP2|DataEscrita[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[25]~25_combout\,
	combout => \PIP2|BREG|regs[5][25]~feeder_combout\);

-- Location: LCFF_X93_Y27_N19
\PIP2|BREG|regs[5][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[5][25]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[5][25]~regout\);

-- Location: LCCOMB_X93_Y27_N8
\PIP2|BREG|Mux6~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux6~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[7][25]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|regs[5][25]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[7][25]~regout\,
	datab => \PIP2|BREG|regs[5][25]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux6~17_combout\);

-- Location: LCCOMB_X85_Y24_N10
\PIP2|BREG|Mux6~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux6~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux6~17_combout\ & (\PIP2|BREG|regs[15][25]~regout\)) # (!\PIP2|BREG|Mux6~17_combout\ & ((\PIP2|BREG|regs[13][25]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux6~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[15][25]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP2|BREG|regs[13][25]~regout\,
	datad => \PIP2|BREG|Mux6~17_combout\,
	combout => \PIP2|BREG|Mux6~18_combout\);

-- Location: LCCOMB_X83_Y25_N30
\PIP2|BREG|Mux6~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux6~19_combout\ = (\PIP2|BREG|Mux6~16_combout\ & (((\PIP2|BREG|Mux6~18_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))) # (!\PIP2|BREG|Mux6~16_combout\ & 
-- (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|Mux6~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux6~16_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|Mux6~11_combout\,
	datad => \PIP2|BREG|Mux6~18_combout\,
	combout => \PIP2|BREG|Mux6~19_combout\);

-- Location: LCCOMB_X82_Y25_N8
\PIP2|BREG|Mux6~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux6~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & (\PIP2|BREG|Mux6~9_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & ((\PIP2|BREG|Mux6~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25),
	datab => \PIP2|BREG|Mux6~9_combout\,
	datad => \PIP2|BREG|Mux6~19_combout\,
	combout => \PIP2|BREG|Mux6~20_combout\);

-- Location: LCCOMB_X82_Y25_N30
\PIP2|IDEX|saida1[25]~reg0_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[25]~reg0_Duplicate_1feeder_combout\ = \PIP2|BREG|Mux6~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|BREG|Mux6~20_combout\,
	combout => \PIP2|IDEX|saida1[25]~reg0_Duplicate_1feeder_combout\);

-- Location: LCFF_X82_Y25_N31
\PIP2|IDEX|saida1[25]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida1[25]~reg0_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida1[25]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X74_Y24_N22
\PIP3|MUX1|S[25]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX1|S[25]~7_combout\ = (\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|signImm\(15))))) # (!\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|saida1[25]~reg0_Duplicate_1_regout\)) # (!\PIP2|IDEX|saida2[5]~en_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datab => \PIP2|IDEX|isShift~regout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP2|IDEX|saida1[25]~reg0_Duplicate_1_regout\,
	combout => \PIP3|MUX1|S[25]~7_combout\);

-- Location: LCCOMB_X72_Y24_N10
\PIP3|ULA|Mux59~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux59~8_combout\ = (\PIP3|EXMEM|ResultULA[4]~100_combout\ & (!\PIP3|EXMEM|ResultULA[4]~101_combout\)) # (!\PIP3|EXMEM|ResultULA[4]~100_combout\ & ((\PIP3|EXMEM|ResultULA[4]~101_combout\ & (\PIP3|ULA|Mux59~19_combout\ $ 
-- (\PIP3|MUX1|S[25]~7_combout\))) # (!\PIP3|EXMEM|ResultULA[4]~101_combout\ & (!\PIP3|ULA|Mux59~19_combout\ & !\PIP3|MUX1|S[25]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011001100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[4]~100_combout\,
	datab => \PIP3|EXMEM|ResultULA[4]~101_combout\,
	datac => \PIP3|ULA|Mux59~19_combout\,
	datad => \PIP3|MUX1|S[25]~7_combout\,
	combout => \PIP3|ULA|Mux59~8_combout\);

-- Location: LCCOMB_X71_Y25_N0
\PIP3|ULA|ShiftRight0~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~65_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftRight0~63_combout\))) # (!\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftRight0~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP3|ULA|Add0~2_combout\,
	datac => \PIP3|ULA|ShiftRight0~64_combout\,
	datad => \PIP3|ULA|ShiftRight0~63_combout\,
	combout => \PIP3|ULA|ShiftRight0~65_combout\);

-- Location: LCCOMB_X68_Y22_N16
\PIP3|ULA|ShiftRight0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~66_combout\ = (\PIP3|ULA|Add0~4_combout\ & (\PIP3|ULA|ShiftRight0~62_combout\)) # (!\PIP3|ULA|Add0~4_combout\ & (((\PIP3|MUX2|S[31]~17_combout\) # (\PIP3|ULA|ShiftRight0~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~62_combout\,
	datab => \PIP3|MUX2|S[31]~17_combout\,
	datac => \PIP3|ULA|ShiftRight0~65_combout\,
	datad => \PIP3|ULA|Add0~4_combout\,
	combout => \PIP3|ULA|ShiftRight0~66_combout\);

-- Location: LCCOMB_X67_Y22_N8
\PIP3|ULA|ShiftRight0~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~121_combout\ = (\PIP3|ULA|ShiftRight0~66_combout\ & !\PIP3|ULA|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|ULA|ShiftRight0~66_combout\,
	datad => \PIP3|ULA|Add0~6_combout\,
	combout => \PIP3|ULA|ShiftRight0~121_combout\);

-- Location: LCCOMB_X68_Y20_N8
\PIP3|ULA|Mux59~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux59~9_combout\ = (\PIP3|EXMEM|ResultULA[26]~122_combout\ & ((\PIP3|ULA|Mux59~8_combout\ & (\PIP3|ULA|Mux59~18_combout\)) # (!\PIP3|ULA|Mux59~8_combout\ & ((\PIP3|ULA|ShiftRight0~121_combout\))))) # (!\PIP3|EXMEM|ResultULA[26]~122_combout\ & 
-- (((\PIP3|ULA|Mux59~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux59~18_combout\,
	datab => \PIP3|EXMEM|ResultULA[26]~122_combout\,
	datac => \PIP3|ULA|Mux59~8_combout\,
	datad => \PIP3|ULA|ShiftRight0~121_combout\,
	combout => \PIP3|ULA|Mux59~9_combout\);

-- Location: LCCOMB_X76_Y21_N16
\PIP3|MUX2|S[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX2|S[6]~6_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|signImm\(6))))) # (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP2|IDEX|saida2[6]~reg0_Duplicate_1_regout\) # ((!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[6]~reg0_Duplicate_1_regout\,
	datab => \PIP2|IDEX|signImm\(6),
	datac => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|OrigAALU~regout\,
	combout => \PIP3|MUX2|S[6]~6_combout\);

-- Location: LCCOMB_X71_Y24_N16
\PIP3|ULA|ShiftLeft2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft2~16_combout\ = (\PIP3|MUX1|S[0]~1_combout\ & ((\PIP3|MUX2|S[6]~6_combout\))) # (!\PIP3|MUX1|S[0]~1_combout\ & (\PIP3|MUX2|S[7]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[7]~5_combout\,
	datac => \PIP3|MUX1|S[0]~1_combout\,
	datad => \PIP3|MUX2|S[6]~6_combout\,
	combout => \PIP3|ULA|ShiftLeft2~16_combout\);

-- Location: LCCOMB_X68_Y23_N18
\PIP3|ULA|ShiftLeft1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~30_combout\ = (\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftLeft2~16_combout\))) # (!\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftLeft0~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~103_combout\,
	datab => \PIP3|ULA|Add0~2_combout\,
	datac => \PIP3|ULA|ShiftLeft2~16_combout\,
	combout => \PIP3|ULA|ShiftLeft1~30_combout\);

-- Location: LCCOMB_X74_Y21_N26
\PIP3|MUX2|S[5]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX2|S[5]~7_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(5))) # (!\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|saida2[5]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|signImm\(5),
	datab => \PIP2|IDEX|saida2[5]~reg0_Duplicate_1_regout\,
	datac => \PIP2|IDEX|OrigAALU~regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP3|MUX2|S[5]~7_combout\);

-- Location: LCCOMB_X70_Y25_N0
\PIP3|ULA|ShiftLeft2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft2~9_combout\ = (\PIP3|MUX1|S[0]~1_combout\ & (\PIP3|MUX2|S[4]~8_combout\)) # (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP3|MUX2|S[5]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[4]~8_combout\,
	datac => \PIP3|MUX2|S[5]~7_combout\,
	datad => \PIP3|MUX1|S[0]~1_combout\,
	combout => \PIP3|ULA|ShiftLeft2~9_combout\);

-- Location: LCCOMB_X68_Y23_N4
\PIP3|ULA|ShiftLeft1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~20_combout\ = (\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftLeft0~85_combout\)) # (!\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftLeft2~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft0~85_combout\,
	datac => \PIP3|ULA|Add0~2_combout\,
	datad => \PIP3|ULA|ShiftLeft2~9_combout\,
	combout => \PIP3|ULA|ShiftLeft1~20_combout\);

-- Location: LCCOMB_X68_Y23_N0
\PIP3|ULA|ShiftLeft1~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~31_combout\ = (\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|ShiftLeft1~20_combout\))) # (!\PIP3|ULA|Add0~4_combout\ & (\PIP3|ULA|ShiftLeft1~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft1~30_combout\,
	datac => \PIP3|ULA|ShiftLeft1~20_combout\,
	datad => \PIP3|ULA|Add0~4_combout\,
	combout => \PIP3|ULA|ShiftLeft1~31_combout\);

-- Location: LCCOMB_X68_Y18_N4
\PIP3|ULA|ShiftLeft1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~12_combout\ = (!\PIP3|ULA|Add0~2_combout\ & !\PIP3|ULA|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|ULA|Add0~2_combout\,
	datad => \PIP3|ULA|Add0~4_combout\,
	combout => \PIP3|ULA|ShiftLeft1~12_combout\);

-- Location: LCCOMB_X66_Y20_N8
\PIP3|ULA|ShiftLeft1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~32_combout\ = (\PIP3|ULA|Add0~6_combout\ & (\PIP3|ULA|ShiftLeft0~81_combout\ & ((\PIP3|ULA|ShiftLeft1~12_combout\)))) # (!\PIP3|ULA|Add0~6_combout\ & (((\PIP3|ULA|ShiftLeft1~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~81_combout\,
	datab => \PIP3|ULA|ShiftLeft1~31_combout\,
	datac => \PIP3|ULA|ShiftLeft1~12_combout\,
	datad => \PIP3|ULA|Add0~6_combout\,
	combout => \PIP3|ULA|ShiftLeft1~32_combout\);

-- Location: LCCOMB_X71_Y25_N16
\PIP3|ULA|ShiftRight1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~50_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftRight0~63_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftRight0~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP3|ULA|ShiftRight0~64_combout\,
	datac => \PIP3|ULA|ShiftRight0~63_combout\,
	datad => \PIP3|MUX1|S[1]~28_combout\,
	combout => \PIP3|ULA|ShiftRight1~50_combout\);

-- Location: LCFF_X79_Y19_N5
\PIP1|IFID|PC4OUT[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP1|IFID|PC4OUT[19]~63_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PC4OUT\(19));

-- Location: LCCOMB_X68_Y23_N16
\PIP3|ULA|ShiftLeft0~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~103_combout\ = (\PIP3|MUX1|S[0]~1_combout\ & (\PIP3|MUX2|S[8]~16_combout\)) # (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP3|MUX2|S[9]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[8]~16_combout\,
	datac => \PIP3|MUX2|S[9]~15_combout\,
	datad => \PIP3|MUX1|S[0]~1_combout\,
	combout => \PIP3|ULA|ShiftLeft0~103_combout\);

-- Location: LCCOMB_X68_Y23_N22
\PIP3|ULA|ShiftLeft1~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~37_combout\ = (\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftLeft0~103_combout\))) # (!\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftLeft0~112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~112_combout\,
	datab => \PIP3|ULA|Add0~2_combout\,
	datac => \PIP3|ULA|ShiftLeft0~103_combout\,
	combout => \PIP3|ULA|ShiftLeft1~37_combout\);

-- Location: LCCOMB_X70_Y25_N8
\PIP3|ULA|ShiftLeft1~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~25_combout\ = (\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftLeft2~9_combout\)) # (!\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftLeft2~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft2~9_combout\,
	datac => \PIP3|ULA|ShiftLeft2~16_combout\,
	datad => \PIP3|ULA|Add0~2_combout\,
	combout => \PIP3|ULA|ShiftLeft1~25_combout\);

-- Location: LCCOMB_X67_Y23_N8
\PIP3|ULA|ShiftLeft1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~38_combout\ = (\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|ShiftLeft1~25_combout\))) # (!\PIP3|ULA|Add0~4_combout\ & (\PIP3|ULA|ShiftLeft1~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft1~37_combout\,
	datac => \PIP3|ULA|Add0~4_combout\,
	datad => \PIP3|ULA|ShiftLeft1~25_combout\,
	combout => \PIP3|ULA|ShiftLeft1~38_combout\);

-- Location: LCCOMB_X66_Y21_N10
\PIP3|EXMEM|ResultULA[18]~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[18]~117_combout\ = (\PIP3|ULA|Add0~6_combout\ & (\PIP3|MUX1|S[31]~0_combout\ & (!\PIP3|ULA|ShiftRight0~50_combout\ & !\PIP3|ULA|Add0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~6_combout\,
	datab => \PIP3|MUX1|S[31]~0_combout\,
	datac => \PIP3|ULA|ShiftRight0~50_combout\,
	datad => \PIP3|ULA|Add0~8_combout\,
	combout => \PIP3|EXMEM|ResultULA[18]~117_combout\);

-- Location: LCFF_X79_Y19_N11
\PIP1|IFID|PC4OUT[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP1|IFID|PC4OUT[22]~69_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PC4OUT\(22));

-- Location: LCCOMB_X75_Y21_N18
\PIP3|EXMEM|ResultULA[22]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[22]~74_combout\ = (\PIP3|EXMEM|ResultULA[22]~reg0_Duplicate_1_regout\) # (!\PIP3|EXMEM|ResultULA[0]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[22]~reg0_Duplicate_1_regout\,
	datad => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	combout => \PIP3|EXMEM|ResultULA[22]~74_combout\);

-- Location: LCFF_X75_Y21_N3
\PIP4|MEMWB|ResultULA[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP3|EXMEM|ResultULA[22]~74_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|ResultULA\(22));

-- Location: LCCOMB_X81_Y19_N2
\PIP2|IDEX|saida2[20]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[20]~52_combout\ = (\PIP2|IDEX|saida2[20]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP2|IDEX|saida2[20]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP2|IDEX|saida2[20]~52_combout\);

-- Location: LCCOMB_X81_Y19_N22
\PIP3|EXMEM|wrtData[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|wrtData[20]~feeder_combout\ = \PIP2|IDEX|saida2[20]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|IDEX|saida2[20]~52_combout\,
	combout => \PIP3|EXMEM|wrtData[20]~feeder_combout\);

-- Location: LCFF_X81_Y19_N23
\PIP3|EXMEM|wrtData[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|EXMEM|wrtData[20]~feeder_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|wrtData\(20));

-- Location: LCCOMB_X77_Y21_N8
\PIP3|MUX2|S[13]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX2|S[13]~11_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(13))) # (!\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|saida2[13]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP2|IDEX|signImm\(13),
	datac => \PIP2|IDEX|saida2[13]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP3|MUX2|S[13]~11_combout\);

-- Location: LCCOMB_X67_Y17_N28
\PIP3|ULA|ShiftLeft0~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~119_combout\ = (\PIP3|MUX1|S[0]~1_combout\ & (\PIP3|MUX2|S[12]~12_combout\)) # (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP3|MUX2|S[13]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[0]~1_combout\,
	datac => \PIP3|MUX2|S[12]~12_combout\,
	datad => \PIP3|MUX2|S[13]~11_combout\,
	combout => \PIP3|ULA|ShiftLeft0~119_combout\);

-- Location: LCCOMB_X68_Y23_N24
\PIP3|ULA|ShiftLeft1~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~43_combout\ = (!\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftLeft0~112_combout\)) # (!\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftLeft0~119_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~112_combout\,
	datab => \PIP3|ULA|Add0~2_combout\,
	datac => \PIP3|ULA|ShiftLeft0~119_combout\,
	datad => \PIP3|ULA|Add0~4_combout\,
	combout => \PIP3|ULA|ShiftLeft1~43_combout\);

-- Location: LCCOMB_X68_Y23_N6
\PIP3|ULA|ShiftLeft1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~44_combout\ = (\PIP3|ULA|ShiftLeft1~43_combout\) # ((\PIP3|ULA|ShiftLeft1~30_combout\ & \PIP3|ULA|Add0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft1~30_combout\,
	datac => \PIP3|ULA|ShiftLeft1~43_combout\,
	datad => \PIP3|ULA|Add0~4_combout\,
	combout => \PIP3|ULA|ShiftLeft1~44_combout\);

-- Location: LCCOMB_X77_Y20_N2
\PIP3|MUX2|S[14]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX2|S[14]~10_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|signImm\(14))))) # (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP2|IDEX|saida2[14]~reg0_Duplicate_1_regout\) # ((!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[14]~reg0_Duplicate_1_regout\,
	datab => \PIP2|IDEX|signImm\(14),
	datac => \PIP2|IDEX|OrigAALU~regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP3|MUX2|S[14]~10_combout\);

-- Location: LCCOMB_X67_Y17_N22
\PIP3|ULA|ShiftLeft0~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~125_combout\ = (\PIP3|MUX1|S[0]~1_combout\ & ((\PIP3|MUX2|S[14]~10_combout\))) # (!\PIP3|MUX1|S[0]~1_combout\ & (\PIP3|MUX2|S[15]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[15]~9_combout\,
	datab => \PIP3|MUX1|S[0]~1_combout\,
	datad => \PIP3|MUX2|S[14]~10_combout\,
	combout => \PIP3|ULA|ShiftLeft0~125_combout\);

-- Location: LCCOMB_X71_Y17_N20
\PIP3|ULA|ShiftLeft0~175\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~175_combout\ = ((\PIP3|MUX1|S[0]~1_combout\ & (\PIP2|IDEX|saida2[16]~reg0_Duplicate_1_regout\)) # (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP2|IDEX|saida2[17]~reg0_Duplicate_1_regout\)))) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datab => \PIP3|MUX1|S[0]~1_combout\,
	datac => \PIP2|IDEX|saida2[16]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[17]~reg0_Duplicate_1_regout\,
	combout => \PIP3|ULA|ShiftLeft0~175_combout\);

-- Location: LCCOMB_X70_Y17_N2
\PIP3|ULA|ShiftLeft0~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~168_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|ShiftLeft0~175_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|signImm\(15),
	datac => \PIP2|IDEX|OrigAALU~regout\,
	datad => \PIP3|ULA|ShiftLeft0~175_combout\,
	combout => \PIP3|ULA|ShiftLeft0~168_combout\);

-- Location: LCCOMB_X67_Y17_N14
\PIP3|ULA|ShiftLeft1~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~65_combout\ = (\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftLeft0~125_combout\)) # (!\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftLeft0~168_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~2_combout\,
	datab => \PIP3|ULA|ShiftLeft0~125_combout\,
	datac => \PIP3|ULA|ShiftLeft0~168_combout\,
	datad => \PIP3|ULA|Add0~4_combout\,
	combout => \PIP3|ULA|ShiftLeft1~65_combout\);

-- Location: LCCOMB_X71_Y17_N4
\PIP3|ULA|ShiftLeft0~179\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~179_combout\ = ((\PIP3|MUX1|S[0]~1_combout\ & (\PIP2|IDEX|saida2[20]~reg0_Duplicate_1_regout\)) # (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP2|IDEX|saida2[21]~reg0_Duplicate_1_regout\)))) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datab => \PIP3|MUX1|S[0]~1_combout\,
	datac => \PIP2|IDEX|saida2[20]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[21]~reg0_Duplicate_1_regout\,
	combout => \PIP3|ULA|ShiftLeft0~179_combout\);

-- Location: LCCOMB_X70_Y17_N18
\PIP3|ULA|ShiftLeft1~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~66_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftLeft0~177_combout\)) # (!\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftLeft0~179_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~177_combout\,
	datab => \PIP3|ULA|Add0~2_combout\,
	datac => \PIP2|IDEX|OrigAALU~regout\,
	datad => \PIP3|ULA|ShiftLeft0~179_combout\,
	combout => \PIP3|ULA|ShiftLeft1~66_combout\);

-- Location: LCCOMB_X66_Y17_N16
\PIP3|ULA|ShiftLeft1~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~67_combout\ = (\PIP3|ULA|ShiftLeft1~65_combout\) # ((!\PIP3|ULA|Add0~4_combout\ & ((\PIP3|MUX2|S[31]~17_combout\) # (\PIP3|ULA|ShiftLeft1~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[31]~17_combout\,
	datab => \PIP3|ULA|Add0~4_combout\,
	datac => \PIP3|ULA|ShiftLeft1~65_combout\,
	datad => \PIP3|ULA|ShiftLeft1~66_combout\,
	combout => \PIP3|ULA|ShiftLeft1~67_combout\);

-- Location: LCCOMB_X67_Y21_N8
\PIP3|EXMEM|ResultULA[18]~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[18]~116_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & ((\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\) # ((!\PIP3|ULA|Add0~8_combout\ & !\PIP3|ULA|ShiftRight0~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datab => \PIP3|MUX1|S[31]~0_combout\,
	datac => \PIP3|ULA|Add0~8_combout\,
	datad => \PIP3|ULA|ShiftRight0~50_combout\,
	combout => \PIP3|EXMEM|ResultULA[18]~116_combout\);

-- Location: LCCOMB_X68_Y25_N26
\PIP3|ULA|ShiftRight2~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~57_combout\ = (\PIP3|MUX1|S[3]~30_combout\ & ((\PIP3|ULA|ShiftRight2~40_combout\ & (\PIP3|ULA|ShiftRight0~128_combout\)) # (!\PIP3|ULA|ShiftRight2~40_combout\ & ((\PIP2|IDEX|saida2[31]~63_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight2~40_combout\,
	datab => \PIP3|ULA|ShiftRight0~128_combout\,
	datac => \PIP2|IDEX|saida2[31]~63_combout\,
	datad => \PIP3|MUX1|S[3]~30_combout\,
	combout => \PIP3|ULA|ShiftRight2~57_combout\);

-- Location: LCCOMB_X68_Y25_N24
\PIP3|ULA|ShiftRight2~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~58_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|ShiftRight2~57_combout\) # ((\PIP3|ULA|ShiftRight1~71_combout\ & !\PIP3|MUX1|S[3]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight1~71_combout\,
	datab => \PIP3|MUX1|S[3]~30_combout\,
	datac => \PIP2|IDEX|OrigAALU~regout\,
	datad => \PIP3|ULA|ShiftRight2~57_combout\,
	combout => \PIP3|ULA|ShiftRight2~58_combout\);

-- Location: LCCOMB_X69_Y25_N6
\PIP3|ULA|ShiftRight2~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~72_combout\ = (\PIP3|ULA|ShiftRight2~58_combout\) # ((\PIP2|IDEX|OrigAALU~regout\ & \PIP2|IDEX|signImm\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP3|ULA|ShiftRight2~58_combout\,
	combout => \PIP3|ULA|ShiftRight2~72_combout\);

-- Location: LCCOMB_X69_Y23_N2
\PIP3|ULA|Mux55~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux55~2_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & ((\PIP3|ULA|ShiftLeft2~12_combout\) # ((\PIP3|ULA|tmp~26_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & (((\PIP3|ULA|ShiftRight2~72_combout\ & !\PIP3|ULA|tmp~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft2~12_combout\,
	datab => \PIP3|ULA|ShiftRight2~72_combout\,
	datac => \PIP3|MUX1|S[31]~0_combout\,
	datad => \PIP3|ULA|tmp~26_combout\,
	combout => \PIP3|ULA|Mux55~2_combout\);

-- Location: LCCOMB_X66_Y23_N28
\PIP3|ULA|Mux55~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux55~3_combout\ = (\PIP3|ULA|Mux55~2_combout\ & ((\PIP3|MUX2|S[0]~0_combout\) # ((!\PIP3|ULA|tmp~26_combout\)))) # (!\PIP3|ULA|Mux55~2_combout\ & (((\PIP3|MUX2|S[31]~1_combout\ & \PIP3|ULA|tmp~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[0]~0_combout\,
	datab => \PIP3|MUX2|S[31]~1_combout\,
	datac => \PIP3|ULA|Mux55~2_combout\,
	datad => \PIP3|ULA|tmp~26_combout\,
	combout => \PIP3|ULA|Mux55~3_combout\);

-- Location: LCCOMB_X66_Y23_N30
\PIP3|ULA|Mux55~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux55~4_combout\ = (\PIP3|EXMEM|ResultULA[18]~115_combout\ & (((!\PIP3|EXMEM|ResultULA[18]~116_combout\)))) # (!\PIP3|EXMEM|ResultULA[18]~115_combout\ & ((\PIP3|EXMEM|ResultULA[18]~116_combout\ & (\PIP3|ULA|ShiftLeft1~67_combout\)) # 
-- (!\PIP3|EXMEM|ResultULA[18]~116_combout\ & ((\PIP3|ULA|Mux55~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[18]~115_combout\,
	datab => \PIP3|ULA|ShiftLeft1~67_combout\,
	datac => \PIP3|EXMEM|ResultULA[18]~116_combout\,
	datad => \PIP3|ULA|Mux55~3_combout\,
	combout => \PIP3|ULA|Mux55~4_combout\);

-- Location: LCCOMB_X68_Y21_N2
\PIP3|EXMEM|ResultULA[18]~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[18]~114_combout\ = (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (((\PIP3|ULA|Add0~8_combout\ & !\PIP3|ULA|ShiftRight0~50_combout\)) # (!\PIP3|MUX1|S[31]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datab => \PIP3|ULA|Add0~8_combout\,
	datac => \PIP3|ULA|ShiftRight0~50_combout\,
	datad => \PIP3|MUX1|S[31]~0_combout\,
	combout => \PIP3|EXMEM|ResultULA[18]~114_combout\);

-- Location: LCCOMB_X67_Y23_N30
\PIP3|ULA|Mux55~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux55~5_combout\ = (\PIP3|ULA|Mux55~4_combout\ & ((\PIP3|ULA|Mux55~1_combout\) # ((!\PIP3|EXMEM|ResultULA[18]~114_combout\)))) # (!\PIP3|ULA|Mux55~4_combout\ & (((\PIP3|ULA|ShiftLeft1~22_combout\ & \PIP3|EXMEM|ResultULA[18]~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux55~1_combout\,
	datab => \PIP3|ULA|ShiftLeft1~22_combout\,
	datac => \PIP3|ULA|Mux55~4_combout\,
	datad => \PIP3|EXMEM|ResultULA[18]~114_combout\,
	combout => \PIP3|ULA|Mux55~5_combout\);

-- Location: LCCOMB_X67_Y23_N4
\PIP3|EXMEM|ResultULA[21]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[21]~11_combout\ = (\PIP3|EXMEM|ResultULA[18]~117_combout\ & (\PIP3|ULA|ShiftLeft1~44_combout\)) # (!\PIP3|EXMEM|ResultULA[18]~117_combout\ & ((\PIP3|ULA|Mux55~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[18]~117_combout\,
	datac => \PIP3|ULA|ShiftLeft1~44_combout\,
	datad => \PIP3|ULA|Mux55~5_combout\,
	combout => \PIP3|EXMEM|ResultULA[21]~11_combout\);

-- Location: LCCOMB_X91_Y20_N8
\PIP2|BREG|regs[29][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[29][21]~feeder_combout\ = \PIP2|DataEscrita[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[21]~21_combout\,
	combout => \PIP2|BREG|regs[29][21]~feeder_combout\);

-- Location: LCFF_X91_Y20_N9
\PIP2|BREG|regs[29][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[29][21]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[29][21]~regout\);

-- Location: LCFF_X94_Y20_N3
\PIP2|BREG|regs[24][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[21]~21_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[24][21]~regout\);

-- Location: LCCOMB_X94_Y20_N2
\PIP2|BREG|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux10~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[25][21]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|regs[24][21]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[25][21]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|regs[24][21]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux10~2_combout\);

-- Location: LCCOMB_X91_Y20_N2
\PIP2|BREG|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux10~3_combout\ = (\PIP2|BREG|Mux10~2_combout\ & (((\PIP2|BREG|regs[29][21]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP2|BREG|Mux10~2_combout\ & (\PIP2|BREG|regs[28][21]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[28][21]~regout\,
	datab => \PIP2|BREG|regs[29][21]~regout\,
	datac => \PIP2|BREG|Mux10~2_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux10~3_combout\);

-- Location: LCFF_X92_Y21_N17
\PIP2|BREG|regs[21][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[21]~21_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[21][21]~regout\);

-- Location: LCFF_X93_Y19_N13
\PIP2|BREG|regs[16][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[21]~21_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[16][21]~regout\);

-- Location: LCCOMB_X92_Y22_N16
\PIP2|BREG|regs[17][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[17][21]~feeder_combout\ = \PIP2|DataEscrita[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[21]~21_combout\,
	combout => \PIP2|BREG|regs[17][21]~feeder_combout\);

-- Location: LCFF_X92_Y22_N17
\PIP2|BREG|regs[17][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[17][21]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[17][21]~regout\);

-- Location: LCCOMB_X92_Y22_N2
\PIP2|BREG|Mux10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux10~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[17][21]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[16][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP2|BREG|regs[16][21]~regout\,
	datac => \PIP2|BREG|regs[17][21]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux10~4_combout\);

-- Location: LCCOMB_X92_Y22_N12
\PIP2|BREG|Mux10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux10~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux10~4_combout\ & ((\PIP2|BREG|regs[21][21]~regout\))) # (!\PIP2|BREG|Mux10~4_combout\ & (\PIP2|BREG|regs[20][21]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[20][21]~regout\,
	datab => \PIP2|BREG|regs[21][21]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux10~4_combout\,
	combout => \PIP2|BREG|Mux10~5_combout\);

-- Location: LCCOMB_X90_Y22_N4
\PIP2|BREG|Mux10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux10~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|Mux10~3_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux10~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP2|BREG|Mux10~3_combout\,
	datad => \PIP2|BREG|Mux10~5_combout\,
	combout => \PIP2|BREG|Mux10~6_combout\);

-- Location: LCFF_X90_Y18_N29
\PIP2|BREG|regs[30][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[21]~21_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[30][21]~regout\);

-- Location: LCCOMB_X91_Y18_N2
\PIP2|BREG|regs[26][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[26][21]~feeder_combout\ = \PIP2|DataEscrita[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[21]~21_combout\,
	combout => \PIP2|BREG|regs[26][21]~feeder_combout\);

-- Location: LCFF_X91_Y18_N3
\PIP2|BREG|regs[26][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[26][21]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[26][21]~regout\);

-- Location: LCCOMB_X90_Y18_N26
\PIP2|BREG|Mux10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux10~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[27][21]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[26][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[27][21]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|regs[26][21]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux10~7_combout\);

-- Location: LCCOMB_X90_Y18_N28
\PIP2|BREG|Mux10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux10~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux10~7_combout\ & (\PIP2|BREG|regs[31][21]~regout\)) # (!\PIP2|BREG|Mux10~7_combout\ & ((\PIP2|BREG|regs[30][21]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[31][21]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|regs[30][21]~regout\,
	datad => \PIP2|BREG|Mux10~7_combout\,
	combout => \PIP2|BREG|Mux10~8_combout\);

-- Location: LCCOMB_X88_Y20_N14
\PIP2|BREG|regs[23][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[23][21]~feeder_combout\ = \PIP2|DataEscrita[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[21]~21_combout\,
	combout => \PIP2|BREG|regs[23][21]~feeder_combout\);

-- Location: LCFF_X88_Y20_N15
\PIP2|BREG|regs[23][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[23][21]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[23][21]~regout\);

-- Location: LCFF_X88_Y18_N19
\PIP2|BREG|regs[18][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[21]~21_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[18][21]~regout\);

-- Location: LCCOMB_X88_Y18_N0
\PIP2|BREG|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux10~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|regs[22][21]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|regs[18][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[22][21]~regout\,
	datab => \PIP2|BREG|regs[18][21]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux10~0_combout\);

-- Location: LCCOMB_X88_Y18_N2
\PIP2|BREG|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux10~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux10~0_combout\ & ((\PIP2|BREG|regs[23][21]~regout\))) # (!\PIP2|BREG|Mux10~0_combout\ & (\PIP2|BREG|regs[19][21]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[19][21]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|regs[23][21]~regout\,
	datad => \PIP2|BREG|Mux10~0_combout\,
	combout => \PIP2|BREG|Mux10~1_combout\);

-- Location: LCCOMB_X90_Y22_N18
\PIP2|BREG|Mux10~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux10~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux10~6_combout\ & (\PIP2|BREG|Mux10~8_combout\)) # (!\PIP2|BREG|Mux10~6_combout\ & ((\PIP2|BREG|Mux10~1_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|Mux10~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|Mux10~6_combout\,
	datac => \PIP2|BREG|Mux10~8_combout\,
	datad => \PIP2|BREG|Mux10~1_combout\,
	combout => \PIP2|BREG|Mux10~9_combout\);

-- Location: LCFF_X82_Y23_N3
\PIP2|BREG|regs[3][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[21]~21_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[3][21]~regout\);

-- Location: LCFF_X79_Y26_N3
\PIP2|BREG|regs[11][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[21]~21_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[11][21]~regout\);

-- Location: LCFF_X81_Y26_N11
\PIP2|BREG|regs[9][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[21]~21_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[9][21]~regout\);

-- Location: LCFF_X81_Y25_N3
\PIP2|BREG|regs[1][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[21]~21_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[1][21]~regout\);

-- Location: LCCOMB_X81_Y26_N10
\PIP2|BREG|Mux10~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux10~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)) # ((\PIP2|BREG|regs[9][21]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[1][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|regs[9][21]~regout\,
	datad => \PIP2|BREG|regs[1][21]~regout\,
	combout => \PIP2|BREG|Mux10~10_combout\);

-- Location: LCCOMB_X82_Y23_N8
\PIP2|BREG|Mux10~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux10~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux10~10_combout\ & ((\PIP2|BREG|regs[11][21]~regout\))) # (!\PIP2|BREG|Mux10~10_combout\ & (\PIP2|BREG|regs[3][21]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux10~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|regs[3][21]~regout\,
	datac => \PIP2|BREG|regs[11][21]~regout\,
	datad => \PIP2|BREG|Mux10~10_combout\,
	combout => \PIP2|BREG|Mux10~11_combout\);

-- Location: LCCOMB_X89_Y24_N4
\PIP2|BREG|regs[13][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[13][21]~feeder_combout\ = \PIP2|DataEscrita[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[21]~21_combout\,
	combout => \PIP2|BREG|regs[13][21]~feeder_combout\);

-- Location: LCFF_X89_Y24_N5
\PIP2|BREG|regs[13][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[13][21]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[13][21]~regout\);

-- Location: LCFF_X90_Y26_N23
\PIP2|BREG|regs[7][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[21]~21_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[7][21]~regout\);

-- Location: LCCOMB_X90_Y26_N24
\PIP2|BREG|Mux10~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux10~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[7][21]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[5][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[5][21]~regout\,
	datab => \PIP2|BREG|regs[7][21]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux10~17_combout\);

-- Location: LCCOMB_X89_Y24_N22
\PIP2|BREG|Mux10~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux10~18_combout\ = (\PIP2|BREG|Mux10~17_combout\ & ((\PIP2|BREG|regs[15][21]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # (!\PIP2|BREG|Mux10~17_combout\ & (((\PIP2|BREG|regs[13][21]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[15][21]~regout\,
	datab => \PIP2|BREG|regs[13][21]~regout\,
	datac => \PIP2|BREG|Mux10~17_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux10~18_combout\);

-- Location: LCCOMB_X86_Y23_N26
\PIP2|BREG|regs[14][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[14][21]~feeder_combout\ = \PIP2|DataEscrita[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[21]~21_combout\,
	combout => \PIP2|BREG|regs[14][21]~feeder_combout\);

-- Location: LCFF_X86_Y23_N27
\PIP2|BREG|regs[14][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[14][21]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[14][21]~regout\);

-- Location: LCCOMB_X94_Y27_N16
\PIP2|BREG|regs[6][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[6][21]~feeder_combout\ = \PIP2|DataEscrita[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[21]~21_combout\,
	combout => \PIP2|BREG|regs[6][21]~feeder_combout\);

-- Location: LCFF_X94_Y27_N17
\PIP2|BREG|regs[6][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[6][21]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[6][21]~regout\);

-- Location: LCCOMB_X90_Y26_N28
\PIP2|BREG|Mux10~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux10~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[6][21]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[4][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[4][21]~regout\,
	datab => \PIP2|BREG|regs[6][21]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux10~12_combout\);

-- Location: LCCOMB_X86_Y23_N8
\PIP2|BREG|Mux10~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux10~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux10~12_combout\ & ((\PIP2|BREG|regs[14][21]~regout\))) # (!\PIP2|BREG|Mux10~12_combout\ & (\PIP2|BREG|regs[12][21]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux10~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[12][21]~regout\,
	datab => \PIP2|BREG|regs[14][21]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux10~12_combout\,
	combout => \PIP2|BREG|Mux10~13_combout\);

-- Location: LCFF_X79_Y23_N27
\PIP2|BREG|regs[2][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|DataEscrita[21]~21_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[2][21]~regout\);

-- Location: LCFF_X78_Y23_N15
\PIP2|BREG|regs[10][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[21]~21_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[10][21]~regout\);

-- Location: LCCOMB_X78_Y23_N8
\PIP2|BREG|Mux10~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux10~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[10][21]~regout\))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[8][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[8][21]~regout\,
	datab => \PIP2|BREG|regs[10][21]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux10~14_combout\);

-- Location: LCCOMB_X82_Y23_N10
\PIP2|BREG|Mux10~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux10~15_combout\ = (\PIP2|BREG|Mux10~14_combout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|regs[2][21]~regout\ & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[2][21]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP2|BREG|Mux10~14_combout\,
	combout => \PIP2|BREG|Mux10~15_combout\);

-- Location: LCCOMB_X82_Y23_N12
\PIP2|BREG|Mux10~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux10~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|Mux10~13_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux10~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|Mux10~13_combout\,
	datad => \PIP2|BREG|Mux10~15_combout\,
	combout => \PIP2|BREG|Mux10~16_combout\);

-- Location: LCCOMB_X82_Y23_N14
\PIP2|BREG|Mux10~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux10~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux10~16_combout\ & ((\PIP2|BREG|Mux10~18_combout\))) # (!\PIP2|BREG|Mux10~16_combout\ & (\PIP2|BREG|Mux10~11_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux10~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP2|BREG|Mux10~11_combout\,
	datac => \PIP2|BREG|Mux10~18_combout\,
	datad => \PIP2|BREG|Mux10~16_combout\,
	combout => \PIP2|BREG|Mux10~19_combout\);

-- Location: LCCOMB_X90_Y22_N6
\PIP2|BREG|Mux10~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux10~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & (\PIP2|BREG|Mux10~9_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & ((\PIP2|BREG|Mux10~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25),
	datab => \PIP2|BREG|Mux10~9_combout\,
	datad => \PIP2|BREG|Mux10~19_combout\,
	combout => \PIP2|BREG|Mux10~20_combout\);

-- Location: LCCOMB_X90_Y22_N28
\PIP2|IDEX|saida1[21]~reg0_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[21]~reg0_Duplicate_1feeder_combout\ = \PIP2|BREG|Mux10~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|BREG|Mux10~20_combout\,
	combout => \PIP2|IDEX|saida1[21]~reg0_Duplicate_1feeder_combout\);

-- Location: LCFF_X90_Y22_N29
\PIP2|IDEX|saida1[21]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida1[21]~reg0_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida1[21]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X74_Y23_N4
\PIP3|MUX1|S[21]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX1|S[21]~11_combout\ = (\PIP2|IDEX|isShift~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|saida1[21]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|isShift~regout\,
	datab => \PIP2|IDEX|signImm\(15),
	datac => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|saida1[21]~reg0_Duplicate_1_regout\,
	combout => \PIP3|MUX1|S[21]~11_combout\);

-- Location: LCCOMB_X71_Y23_N26
\PIP3|ULA|Mux55~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux55~9_combout\ = (\PIP3|MUX2|S[21]~27_combout\ & ((\PIP3|EXMEM|ResultULA[14]~113_combout\) # (!\PIP3|MUX1|S[21]~11_combout\))) # (!\PIP3|MUX2|S[21]~27_combout\ & ((\PIP3|MUX1|S[21]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[21]~27_combout\,
	datab => \PIP3|EXMEM|ResultULA[14]~113_combout\,
	datac => \PIP3|MUX1|S[21]~11_combout\,
	combout => \PIP3|ULA|Mux55~9_combout\);

-- Location: LCCOMB_X71_Y23_N14
\PIP3|ULA|Mux55~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux55~11_combout\ = \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ $ (((\PIP3|MUX1|S[20]~12_combout\ & !\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[20]~12_combout\,
	datab => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datad => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux55~11_combout\);

-- Location: LCCOMB_X71_Y17_N12
\PIP3|MUX2|S[19]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX2|S[19]~29_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|signImm\(15))))) # (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP2|IDEX|saida2[19]~reg0_Duplicate_1_regout\) # ((!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[19]~reg0_Duplicate_1_regout\,
	datab => \PIP2|IDEX|signImm\(15),
	datac => \PIP2|IDEX|OrigAALU~regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP3|MUX2|S[19]~29_combout\);

-- Location: LCCOMB_X74_Y24_N16
\PIP3|MUX1|S[19]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX1|S[19]~13_combout\ = (\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|signImm\(15))))) # (!\PIP2|IDEX|isShift~regout\ & ((\PIP2|IDEX|saida1[19]~reg0_Duplicate_1_regout\) # ((!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida1[19]~reg0_Duplicate_1_regout\,
	datab => \PIP2|IDEX|isShift~regout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP3|MUX1|S[19]~13_combout\);

-- Location: LCCOMB_X71_Y17_N22
\PIP3|MUX2|S[17]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX2|S[17]~31_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|saida2[17]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|signImm\(15),
	datab => \PIP2|IDEX|saida2[5]~en_regout\,
	datac => \PIP2|IDEX|OrigAALU~regout\,
	datad => \PIP2|IDEX|saida2[17]~reg0_Duplicate_1_regout\,
	combout => \PIP3|MUX2|S[17]~31_combout\);

-- Location: LCCOMB_X71_Y17_N8
\PIP3|MUX2|S[15]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX2|S[15]~9_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|saida2[15]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|signImm\(15),
	datab => \PIP2|IDEX|saida2[5]~en_regout\,
	datac => \PIP2|IDEX|OrigAALU~regout\,
	datad => \PIP2|IDEX|saida2[15]~reg0_Duplicate_1_regout\,
	combout => \PIP3|MUX2|S[15]~9_combout\);

-- Location: LCCOMB_X77_Y21_N6
\PIP2|imm32[12]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|imm32[12]~11_combout\ = (\PIP2|CTRL|Mux5~2_combout\ & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(10)))) # (!\PIP2|CTRL|Mux5~2_combout\ & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|CTRL|Mux5~2_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(12),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(10),
	combout => \PIP2|imm32[12]~11_combout\);

-- Location: LCFF_X77_Y21_N7
\PIP2|IDEX|signImm[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|imm32[12]~11_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|signImm\(12));

-- Location: LCFF_X83_Y25_N1
\PIP2|BREG|regs[1][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[12]~12_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[1][12]~regout\);

-- Location: LCCOMB_X83_Y25_N0
\PIP2|BREG|Mux19~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux19~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|regs[9][12]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|regs[1][12]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[9][12]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP2|BREG|regs[1][12]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux19~10_combout\);

-- Location: LCCOMB_X83_Y23_N12
\PIP2|BREG|regs[11][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[11][12]~feeder_combout\ = \PIP2|DataEscrita[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[12]~12_combout\,
	combout => \PIP2|BREG|regs[11][12]~feeder_combout\);

-- Location: LCFF_X83_Y23_N13
\PIP2|BREG|regs[11][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[11][12]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[11][12]~regout\);

-- Location: LCCOMB_X83_Y25_N18
\PIP2|BREG|Mux19~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux19~11_combout\ = (\PIP2|BREG|Mux19~10_combout\ & (((\PIP2|BREG|regs[11][12]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP2|BREG|Mux19~10_combout\ & (\PIP2|BREG|regs[3][12]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[3][12]~regout\,
	datab => \PIP2|BREG|Mux19~10_combout\,
	datac => \PIP2|BREG|regs[11][12]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux19~11_combout\);

-- Location: LCFF_X94_Y26_N5
\PIP2|BREG|regs[13][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[12]~12_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[13][12]~regout\);

-- Location: LCFF_X93_Y27_N3
\PIP2|BREG|regs[5][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[12]~12_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[5][12]~regout\);

-- Location: LCCOMB_X92_Y27_N12
\PIP2|BREG|regs[7][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[7][12]~feeder_combout\ = \PIP2|DataEscrita[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[12]~12_combout\,
	combout => \PIP2|BREG|regs[7][12]~feeder_combout\);

-- Location: LCFF_X92_Y27_N13
\PIP2|BREG|regs[7][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[7][12]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[7][12]~regout\);

-- Location: LCCOMB_X88_Y27_N18
\PIP2|BREG|Mux19~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux19~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[7][12]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[5][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[5][12]~regout\,
	datac => \PIP2|BREG|regs[7][12]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux19~17_combout\);

-- Location: LCCOMB_X87_Y26_N0
\PIP2|BREG|Mux19~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux19~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux19~17_combout\ & (\PIP2|BREG|regs[15][12]~regout\)) # (!\PIP2|BREG|Mux19~17_combout\ & ((\PIP2|BREG|regs[13][12]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux19~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[15][12]~regout\,
	datab => \PIP2|BREG|regs[13][12]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux19~17_combout\,
	combout => \PIP2|BREG|Mux19~18_combout\);

-- Location: LCCOMB_X86_Y26_N28
\PIP2|BREG|regs[14][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[14][12]~feeder_combout\ = \PIP2|DataEscrita[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[12]~12_combout\,
	combout => \PIP2|BREG|regs[14][12]~feeder_combout\);

-- Location: LCFF_X86_Y26_N29
\PIP2|BREG|regs[14][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[14][12]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[14][12]~regout\);

-- Location: LCCOMB_X88_Y26_N12
\PIP2|BREG|regs[12][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[12][12]~feeder_combout\ = \PIP2|DataEscrita[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[12]~12_combout\,
	combout => \PIP2|BREG|regs[12][12]~feeder_combout\);

-- Location: LCFF_X88_Y26_N13
\PIP2|BREG|regs[12][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[12][12]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[12][12]~regout\);

-- Location: LCFF_X94_Y27_N15
\PIP2|BREG|regs[6][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[12]~12_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[6][12]~regout\);

-- Location: LCCOMB_X86_Y27_N10
\PIP2|BREG|Mux19~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux19~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[6][12]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[4][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[4][12]~regout\,
	datab => \PIP2|BREG|regs[6][12]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux19~12_combout\);

-- Location: LCCOMB_X86_Y26_N6
\PIP2|BREG|Mux19~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux19~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux19~12_combout\ & (\PIP2|BREG|regs[14][12]~regout\)) # (!\PIP2|BREG|Mux19~12_combout\ & ((\PIP2|BREG|regs[12][12]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux19~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[14][12]~regout\,
	datac => \PIP2|BREG|regs[12][12]~regout\,
	datad => \PIP2|BREG|Mux19~12_combout\,
	combout => \PIP2|BREG|Mux19~13_combout\);

-- Location: LCFF_X80_Y23_N21
\PIP2|BREG|regs[8][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[12]~12_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[8][12]~regout\);

-- Location: LCCOMB_X79_Y22_N16
\PIP2|BREG|Mux19~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux19~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[10][12]~regout\)) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[8][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[10][12]~regout\,
	datab => \PIP2|BREG|regs[8][12]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux19~14_combout\);

-- Location: LCCOMB_X87_Y22_N12
\PIP2|BREG|Mux19~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux19~15_combout\ = (\PIP2|BREG|Mux19~14_combout\) # ((\PIP2|BREG|regs[2][12]~regout\ & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[2][12]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP2|BREG|Mux19~14_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux19~15_combout\);

-- Location: LCCOMB_X87_Y22_N22
\PIP2|BREG|Mux19~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux19~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|Mux19~13_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux19~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|Mux19~13_combout\,
	datad => \PIP2|BREG|Mux19~15_combout\,
	combout => \PIP2|BREG|Mux19~16_combout\);

-- Location: LCCOMB_X87_Y22_N8
\PIP2|BREG|Mux19~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux19~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux19~16_combout\ & ((\PIP2|BREG|Mux19~18_combout\))) # (!\PIP2|BREG|Mux19~16_combout\ & (\PIP2|BREG|Mux19~11_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux19~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP2|BREG|Mux19~11_combout\,
	datac => \PIP2|BREG|Mux19~18_combout\,
	datad => \PIP2|BREG|Mux19~16_combout\,
	combout => \PIP2|BREG|Mux19~19_combout\);

-- Location: LCCOMB_X86_Y18_N8
\PIP2|BREG|regs[19][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[19][12]~feeder_combout\ = \PIP2|DataEscrita[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[12]~12_combout\,
	combout => \PIP2|BREG|regs[19][12]~feeder_combout\);

-- Location: LCFF_X86_Y18_N9
\PIP2|BREG|regs[19][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[19][12]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[19][12]~regout\);

-- Location: LCCOMB_X87_Y18_N0
\PIP2|BREG|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux19~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)) # (\PIP2|BREG|regs[19][12]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[18][12]~regout\ & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[18][12]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|regs[19][12]~regout\,
	combout => \PIP2|BREG|Mux19~0_combout\);

-- Location: LCCOMB_X87_Y19_N10
\PIP2|BREG|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux19~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux19~0_combout\ & ((\PIP2|BREG|regs[23][12]~regout\))) # (!\PIP2|BREG|Mux19~0_combout\ & (\PIP2|BREG|regs[22][12]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[22][12]~regout\,
	datab => \PIP2|BREG|regs[23][12]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux19~0_combout\,
	combout => \PIP2|BREG|Mux19~1_combout\);

-- Location: LCFF_X87_Y22_N31
\PIP2|BREG|regs[27][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[12]~12_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[27][12]~regout\);

-- Location: LCFF_X83_Y21_N19
\PIP2|BREG|regs[26][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[12]~12_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[26][12]~regout\);

-- Location: LCCOMB_X83_Y21_N16
\PIP2|BREG|Mux19~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux19~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|regs[30][12]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|regs[26][12]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[30][12]~regout\,
	datab => \PIP2|BREG|regs[26][12]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux19~7_combout\);

-- Location: LCCOMB_X87_Y22_N16
\PIP2|BREG|Mux19~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux19~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux19~7_combout\ & (\PIP2|BREG|regs[31][12]~regout\)) # (!\PIP2|BREG|Mux19~7_combout\ & ((\PIP2|BREG|regs[27][12]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux19~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[31][12]~regout\,
	datab => \PIP2|BREG|regs[27][12]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP2|BREG|Mux19~7_combout\,
	combout => \PIP2|BREG|Mux19~8_combout\);

-- Location: LCCOMB_X82_Y22_N8
\PIP2|BREG|regs[29][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[29][12]~feeder_combout\ = \PIP2|DataEscrita[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[12]~12_combout\,
	combout => \PIP2|BREG|regs[29][12]~feeder_combout\);

-- Location: LCFF_X82_Y22_N9
\PIP2|BREG|regs[29][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[29][12]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[29][12]~regout\);

-- Location: LCCOMB_X94_Y19_N0
\PIP2|BREG|regs[28][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[28][12]~feeder_combout\ = \PIP2|DataEscrita[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[12]~12_combout\,
	combout => \PIP2|BREG|regs[28][12]~feeder_combout\);

-- Location: LCFF_X94_Y19_N1
\PIP2|BREG|regs[28][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[28][12]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[28][12]~regout\);

-- Location: LCCOMB_X94_Y23_N16
\PIP2|BREG|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux19~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|regs[28][12]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|regs[24][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[24][12]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|regs[28][12]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux19~2_combout\);

-- Location: LCCOMB_X82_Y22_N2
\PIP2|BREG|Mux19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux19~3_combout\ = (\PIP2|BREG|Mux19~2_combout\ & (((\PIP2|BREG|regs[29][12]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP2|BREG|Mux19~2_combout\ & (\PIP2|BREG|regs[25][12]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[25][12]~regout\,
	datab => \PIP2|BREG|regs[29][12]~regout\,
	datac => \PIP2|BREG|Mux19~2_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux19~3_combout\);

-- Location: LCFF_X90_Y20_N5
\PIP2|BREG|regs[21][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[12]~12_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[21][12]~regout\);

-- Location: LCFF_X90_Y22_N1
\PIP2|BREG|regs[20][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[12]~12_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[20][12]~regout\);

-- Location: LCFF_X93_Y21_N31
\PIP2|BREG|regs[17][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[12]~12_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[17][12]~regout\);

-- Location: LCCOMB_X93_Y21_N30
\PIP2|BREG|Mux19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux19~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|regs[17][12]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[16][12]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[16][12]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|regs[17][12]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux19~4_combout\);

-- Location: LCCOMB_X87_Y18_N14
\PIP2|BREG|Mux19~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux19~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux19~4_combout\ & (\PIP2|BREG|regs[21][12]~regout\)) # (!\PIP2|BREG|Mux19~4_combout\ & ((\PIP2|BREG|regs[20][12]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP2|BREG|regs[21][12]~regout\,
	datac => \PIP2|BREG|regs[20][12]~regout\,
	datad => \PIP2|BREG|Mux19~4_combout\,
	combout => \PIP2|BREG|Mux19~5_combout\);

-- Location: LCCOMB_X87_Y22_N0
\PIP2|BREG|Mux19~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux19~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|Mux19~3_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux19~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP2|BREG|Mux19~3_combout\,
	datad => \PIP2|BREG|Mux19~5_combout\,
	combout => \PIP2|BREG|Mux19~6_combout\);

-- Location: LCCOMB_X87_Y22_N18
\PIP2|BREG|Mux19~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux19~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux19~6_combout\ & ((\PIP2|BREG|Mux19~8_combout\))) # (!\PIP2|BREG|Mux19~6_combout\ & (\PIP2|BREG|Mux19~1_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|Mux19~1_combout\,
	datac => \PIP2|BREG|Mux19~8_combout\,
	datad => \PIP2|BREG|Mux19~6_combout\,
	combout => \PIP2|BREG|Mux19~9_combout\);

-- Location: LCCOMB_X87_Y22_N26
\PIP2|BREG|Mux19~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux19~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & ((\PIP2|BREG|Mux19~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & (\PIP2|BREG|Mux19~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25),
	datac => \PIP2|BREG|Mux19~19_combout\,
	datad => \PIP2|BREG|Mux19~9_combout\,
	combout => \PIP2|BREG|Mux19~20_combout\);

-- Location: LCCOMB_X78_Y22_N18
\PIP2|IDEX|saida1[12]~reg0_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[12]~reg0_Duplicate_1feeder_combout\ = \PIP2|BREG|Mux19~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP2|BREG|Mux19~20_combout\,
	combout => \PIP2|IDEX|saida1[12]~reg0_Duplicate_1feeder_combout\);

-- Location: LCFF_X78_Y22_N19
\PIP2|IDEX|saida1[12]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida1[12]~reg0_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida1[12]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X77_Y21_N16
\PIP3|MUX1|S[12]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX1|S[12]~20_combout\ = (\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|signImm\(12))))) # (!\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|saida1[12]~reg0_Duplicate_1_regout\)) # (!\PIP2|IDEX|saida2[5]~en_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datab => \PIP2|IDEX|signImm\(12),
	datac => \PIP2|IDEX|isShift~regout\,
	datad => \PIP2|IDEX|saida1[12]~reg0_Duplicate_1_regout\,
	combout => \PIP3|MUX1|S[12]~20_combout\);

-- Location: LCCOMB_X74_Y21_N20
\PIP3|MUX2|S[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX2|S[2]~3_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(2))) # (!\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|saida2[2]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|signImm\(2),
	datab => \PIP2|IDEX|saida2[2]~reg0_Duplicate_1_regout\,
	datac => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|OrigAALU~regout\,
	combout => \PIP3|MUX2|S[2]~3_combout\);

-- Location: LCCOMB_X71_Y21_N14
\PIP3|ULA|cout~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~8_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|MUX2|S[1]~4_combout\) # ((\PIP3|MUX2|S[0]~0_combout\ & \PIP3|MUX1|S[0]~1_combout\)))) # (!\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|MUX2|S[0]~0_combout\ & (\PIP3|MUX1|S[0]~1_combout\ & 
-- \PIP3|MUX2|S[1]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[0]~0_combout\,
	datab => \PIP3|MUX1|S[1]~28_combout\,
	datac => \PIP3|MUX1|S[0]~1_combout\,
	datad => \PIP3|MUX2|S[1]~4_combout\,
	combout => \PIP3|ULA|cout~8_combout\);

-- Location: LCCOMB_X71_Y21_N22
\PIP3|ULA|cout~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~11_combout\ = (\PIP3|MUX2|S[2]~3_combout\ & ((\PIP3|ULA|cout~8_combout\) # (\PIP3|MUX1|S[2]~29_combout\))) # (!\PIP3|MUX2|S[2]~3_combout\ & (\PIP3|ULA|cout~8_combout\ & \PIP3|MUX1|S[2]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX2|S[2]~3_combout\,
	datac => \PIP3|ULA|cout~8_combout\,
	datad => \PIP3|MUX1|S[2]~29_combout\,
	combout => \PIP3|ULA|cout~11_combout\);

-- Location: LCCOMB_X71_Y21_N28
\PIP3|ULA|cout~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~12_combout\ = (\PIP3|MUX2|S[3]~2_combout\ & ((\PIP3|MUX1|S[3]~30_combout\) # (\PIP3|ULA|cout~11_combout\))) # (!\PIP3|MUX2|S[3]~2_combout\ & (\PIP3|MUX1|S[3]~30_combout\ & \PIP3|ULA|cout~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX2|S[3]~2_combout\,
	datac => \PIP3|MUX1|S[3]~30_combout\,
	datad => \PIP3|ULA|cout~11_combout\,
	combout => \PIP3|ULA|cout~12_combout\);

-- Location: LCCOMB_X71_Y21_N4
\PIP3|ULA|cout~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~16_combout\ = (\PIP3|MUX2|S[4]~8_combout\ & ((\PIP3|MUX1|S[4]~31_combout\) # (\PIP3|ULA|cout~12_combout\))) # (!\PIP3|MUX2|S[4]~8_combout\ & (\PIP3|MUX1|S[4]~31_combout\ & \PIP3|ULA|cout~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[4]~8_combout\,
	datab => \PIP3|MUX1|S[4]~31_combout\,
	datad => \PIP3|ULA|cout~12_combout\,
	combout => \PIP3|ULA|cout~16_combout\);

-- Location: LCCOMB_X71_Y21_N30
\PIP3|ULA|cout~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~17_combout\ = (\PIP3|MUX1|S[5]~27_combout\ & ((\PIP3|ULA|cout~16_combout\) # (\PIP3|MUX2|S[5]~7_combout\))) # (!\PIP3|MUX1|S[5]~27_combout\ & (\PIP3|ULA|cout~16_combout\ & \PIP3|MUX2|S[5]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[5]~27_combout\,
	datac => \PIP3|ULA|cout~16_combout\,
	datad => \PIP3|MUX2|S[5]~7_combout\,
	combout => \PIP3|ULA|cout~17_combout\);

-- Location: LCCOMB_X71_Y21_N12
\PIP3|ULA|cout~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~25_combout\ = (\PIP3|MUX1|S[6]~26_combout\ & ((\PIP3|MUX2|S[6]~6_combout\) # (\PIP3|ULA|cout~17_combout\))) # (!\PIP3|MUX1|S[6]~26_combout\ & (\PIP3|MUX2|S[6]~6_combout\ & \PIP3|ULA|cout~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[6]~26_combout\,
	datac => \PIP3|MUX2|S[6]~6_combout\,
	datad => \PIP3|ULA|cout~17_combout\,
	combout => \PIP3|ULA|cout~25_combout\);

-- Location: LCCOMB_X71_Y21_N6
\PIP3|ULA|cout~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~26_combout\ = (\PIP3|MUX2|S[7]~5_combout\ & ((\PIP3|MUX1|S[7]~25_combout\) # (\PIP3|ULA|cout~25_combout\))) # (!\PIP3|MUX2|S[7]~5_combout\ & (\PIP3|MUX1|S[7]~25_combout\ & \PIP3|ULA|cout~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[7]~5_combout\,
	datab => \PIP3|MUX1|S[7]~25_combout\,
	datad => \PIP3|ULA|cout~25_combout\,
	combout => \PIP3|ULA|cout~26_combout\);

-- Location: LCCOMB_X70_Y21_N0
\PIP3|ULA|cout~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~31_combout\ = (\PIP3|MUX1|S[8]~24_combout\ & ((\PIP3|MUX2|S[8]~16_combout\) # (\PIP3|ULA|cout~26_combout\))) # (!\PIP3|MUX1|S[8]~24_combout\ & (\PIP3|MUX2|S[8]~16_combout\ & \PIP3|ULA|cout~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[8]~24_combout\,
	datac => \PIP3|MUX2|S[8]~16_combout\,
	datad => \PIP3|ULA|cout~26_combout\,
	combout => \PIP3|ULA|cout~31_combout\);

-- Location: LCCOMB_X70_Y21_N2
\PIP3|ULA|cout~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~32_combout\ = (\PIP3|MUX2|S[9]~15_combout\ & ((\PIP3|MUX1|S[9]~23_combout\) # (\PIP3|ULA|cout~31_combout\))) # (!\PIP3|MUX2|S[9]~15_combout\ & (\PIP3|MUX1|S[9]~23_combout\ & \PIP3|ULA|cout~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX2|S[9]~15_combout\,
	datac => \PIP3|MUX1|S[9]~23_combout\,
	datad => \PIP3|ULA|cout~31_combout\,
	combout => \PIP3|ULA|cout~32_combout\);

-- Location: LCCOMB_X70_Y21_N28
\PIP3|ULA|cout~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~36_combout\ = (\PIP3|MUX2|S[10]~14_combout\ & ((\PIP3|MUX1|S[10]~22_combout\) # (\PIP3|ULA|cout~32_combout\))) # (!\PIP3|MUX2|S[10]~14_combout\ & (\PIP3|MUX1|S[10]~22_combout\ & \PIP3|ULA|cout~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[10]~14_combout\,
	datab => \PIP3|MUX1|S[10]~22_combout\,
	datad => \PIP3|ULA|cout~32_combout\,
	combout => \PIP3|ULA|cout~36_combout\);

-- Location: LCCOMB_X70_Y21_N10
\PIP3|ULA|cout~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~37_combout\ = (\PIP3|MUX1|S[11]~21_combout\ & ((\PIP3|MUX2|S[11]~13_combout\) # (\PIP3|ULA|cout~36_combout\))) # (!\PIP3|MUX1|S[11]~21_combout\ & (\PIP3|MUX2|S[11]~13_combout\ & \PIP3|ULA|cout~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[11]~21_combout\,
	datab => \PIP3|MUX2|S[11]~13_combout\,
	datad => \PIP3|ULA|cout~36_combout\,
	combout => \PIP3|ULA|cout~37_combout\);

-- Location: LCCOMB_X70_Y21_N24
\PIP3|ULA|cout~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~42_combout\ = (\PIP3|MUX2|S[12]~12_combout\ & ((\PIP3|MUX1|S[12]~20_combout\) # (\PIP3|ULA|cout~37_combout\))) # (!\PIP3|MUX2|S[12]~12_combout\ & (\PIP3|MUX1|S[12]~20_combout\ & \PIP3|ULA|cout~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[12]~12_combout\,
	datac => \PIP3|MUX1|S[12]~20_combout\,
	datad => \PIP3|ULA|cout~37_combout\,
	combout => \PIP3|ULA|cout~42_combout\);

-- Location: LCCOMB_X70_Y21_N6
\PIP3|ULA|cout~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~43_combout\ = (\PIP3|MUX1|S[13]~19_combout\ & ((\PIP3|MUX2|S[13]~11_combout\) # (\PIP3|ULA|cout~42_combout\))) # (!\PIP3|MUX1|S[13]~19_combout\ & (\PIP3|MUX2|S[13]~11_combout\ & \PIP3|ULA|cout~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[13]~19_combout\,
	datab => \PIP3|MUX2|S[13]~11_combout\,
	datac => \PIP3|ULA|cout~42_combout\,
	combout => \PIP3|ULA|cout~43_combout\);

-- Location: LCCOMB_X70_Y21_N16
\PIP3|ULA|Mux37~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux37~1_combout\ = (\PIP3|MUX1|S[14]~18_combout\ & ((\PIP3|MUX2|S[14]~10_combout\) # (\PIP3|ULA|cout~43_combout\))) # (!\PIP3|MUX1|S[14]~18_combout\ & (\PIP3|MUX2|S[14]~10_combout\ & \PIP3|ULA|cout~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[14]~18_combout\,
	datac => \PIP3|MUX2|S[14]~10_combout\,
	datad => \PIP3|ULA|cout~43_combout\,
	combout => \PIP3|ULA|Mux37~1_combout\);

-- Location: LCCOMB_X70_Y21_N22
\PIP3|ULA|cout~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~50_combout\ = (\PIP3|MUX1|S[15]~17_combout\ & ((\PIP3|MUX2|S[15]~9_combout\) # (\PIP3|ULA|Mux37~1_combout\))) # (!\PIP3|MUX1|S[15]~17_combout\ & (\PIP3|MUX2|S[15]~9_combout\ & \PIP3|ULA|Mux37~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[15]~17_combout\,
	datab => \PIP3|MUX2|S[15]~9_combout\,
	datac => \PIP3|ULA|Mux37~1_combout\,
	combout => \PIP3|ULA|cout~50_combout\);

-- Location: LCCOMB_X70_Y21_N4
\PIP3|ULA|cout~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~53_combout\ = (\PIP3|MUX2|S[16]~32_combout\ & ((\PIP3|MUX1|S[16]~16_combout\) # (\PIP3|ULA|cout~50_combout\))) # (!\PIP3|MUX2|S[16]~32_combout\ & (\PIP3|MUX1|S[16]~16_combout\ & \PIP3|ULA|cout~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX2|S[16]~32_combout\,
	datac => \PIP3|MUX1|S[16]~16_combout\,
	datad => \PIP3|ULA|cout~50_combout\,
	combout => \PIP3|ULA|cout~53_combout\);

-- Location: LCCOMB_X70_Y21_N18
\PIP3|ULA|cout~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~54_combout\ = (\PIP3|MUX1|S[17]~15_combout\ & ((\PIP3|MUX2|S[17]~31_combout\) # (\PIP3|ULA|cout~53_combout\))) # (!\PIP3|MUX1|S[17]~15_combout\ & (\PIP3|MUX2|S[17]~31_combout\ & \PIP3|ULA|cout~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[17]~15_combout\,
	datab => \PIP3|MUX2|S[17]~31_combout\,
	datac => \PIP3|ULA|cout~53_combout\,
	combout => \PIP3|ULA|cout~54_combout\);

-- Location: LCCOMB_X70_Y21_N12
\PIP3|ULA|cout~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~61_combout\ = (\PIP3|MUX2|S[18]~30_combout\ & ((\PIP3|MUX1|S[18]~14_combout\) # (\PIP3|ULA|cout~54_combout\))) # (!\PIP3|MUX2|S[18]~30_combout\ & (\PIP3|MUX1|S[18]~14_combout\ & \PIP3|ULA|cout~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX2|S[18]~30_combout\,
	datac => \PIP3|MUX1|S[18]~14_combout\,
	datad => \PIP3|ULA|cout~54_combout\,
	combout => \PIP3|ULA|cout~61_combout\);

-- Location: LCCOMB_X70_Y21_N26
\PIP3|ULA|cout~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~62_combout\ = (\PIP3|MUX2|S[19]~29_combout\ & ((\PIP3|MUX1|S[19]~13_combout\) # (\PIP3|ULA|cout~61_combout\))) # (!\PIP3|MUX2|S[19]~29_combout\ & (\PIP3|MUX1|S[19]~13_combout\ & \PIP3|ULA|cout~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX2|S[19]~29_combout\,
	datac => \PIP3|MUX1|S[19]~13_combout\,
	datad => \PIP3|ULA|cout~61_combout\,
	combout => \PIP3|ULA|cout~62_combout\);

-- Location: LCCOMB_X82_Y18_N30
\PIP2|BREG|regs[31][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[31][17]~feeder_combout\ = \PIP2|DataEscrita[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[17]~17_combout\,
	combout => \PIP2|BREG|regs[31][17]~feeder_combout\);

-- Location: LCFF_X82_Y18_N31
\PIP2|BREG|regs[31][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[31][17]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[31][17]~regout\);

-- Location: LCCOMB_X82_Y21_N20
\PIP2|BREG|regs[27][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[27][17]~feeder_combout\ = \PIP2|DataEscrita[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[17]~17_combout\,
	combout => \PIP2|BREG|regs[27][17]~feeder_combout\);

-- Location: LCFF_X82_Y21_N21
\PIP2|BREG|regs[27][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[27][17]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[27][17]~regout\);

-- Location: LCCOMB_X85_Y21_N8
\PIP2|BREG|Mux14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux14~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)) # (\PIP2|BREG|regs[27][17]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[26][17]~regout\ & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[26][17]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|regs[27][17]~regout\,
	combout => \PIP2|BREG|Mux14~7_combout\);

-- Location: LCCOMB_X83_Y18_N12
\PIP2|BREG|Mux14~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux14~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux14~7_combout\ & ((\PIP2|BREG|regs[31][17]~regout\))) # (!\PIP2|BREG|Mux14~7_combout\ & (\PIP2|BREG|regs[30][17]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux14~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[30][17]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|regs[31][17]~regout\,
	datad => \PIP2|BREG|Mux14~7_combout\,
	combout => \PIP2|BREG|Mux14~8_combout\);

-- Location: LCCOMB_X91_Y20_N4
\PIP2|BREG|regs[29][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[29][17]~feeder_combout\ = \PIP2|DataEscrita[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[17]~17_combout\,
	combout => \PIP2|BREG|regs[29][17]~feeder_combout\);

-- Location: LCFF_X91_Y20_N5
\PIP2|BREG|regs[29][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[29][17]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[29][17]~regout\);

-- Location: LCFF_X94_Y20_N1
\PIP2|BREG|regs[24][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[17]~17_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[24][17]~regout\);

-- Location: LCCOMB_X94_Y20_N0
\PIP2|BREG|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux14~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[25][17]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|regs[24][17]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[25][17]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|regs[24][17]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux14~2_combout\);

-- Location: LCCOMB_X91_Y20_N10
\PIP2|BREG|Mux14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux14~3_combout\ = (\PIP2|BREG|Mux14~2_combout\ & (((\PIP2|BREG|regs[29][17]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP2|BREG|Mux14~2_combout\ & (\PIP2|BREG|regs[28][17]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[28][17]~regout\,
	datab => \PIP2|BREG|regs[29][17]~regout\,
	datac => \PIP2|BREG|Mux14~2_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux14~3_combout\);

-- Location: LCCOMB_X90_Y22_N22
\PIP2|BREG|regs[20][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[20][17]~feeder_combout\ = \PIP2|DataEscrita[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[17]~17_combout\,
	combout => \PIP2|BREG|regs[20][17]~feeder_combout\);

-- Location: LCFF_X90_Y22_N23
\PIP2|BREG|regs[20][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[20][17]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[20][17]~regout\);

-- Location: LCFF_X94_Y24_N11
\PIP2|BREG|regs[17][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[17]~17_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[17][17]~regout\);

-- Location: LCCOMB_X90_Y22_N24
\PIP2|BREG|Mux14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux14~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|regs[17][17]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[16][17]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[16][17]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|regs[17][17]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux14~4_combout\);

-- Location: LCCOMB_X90_Y22_N2
\PIP2|BREG|Mux14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux14~5_combout\ = (\PIP2|BREG|Mux14~4_combout\ & ((\PIP2|BREG|regs[21][17]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP2|BREG|Mux14~4_combout\ & (((\PIP2|BREG|regs[20][17]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[21][17]~regout\,
	datab => \PIP2|BREG|regs[20][17]~regout\,
	datac => \PIP2|BREG|Mux14~4_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux14~5_combout\);

-- Location: LCCOMB_X90_Y24_N6
\PIP2|BREG|Mux14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux14~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|Mux14~3_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux14~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP2|BREG|Mux14~3_combout\,
	datad => \PIP2|BREG|Mux14~5_combout\,
	combout => \PIP2|BREG|Mux14~6_combout\);

-- Location: LCCOMB_X88_Y17_N30
\PIP2|BREG|regs[23][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[23][17]~feeder_combout\ = \PIP2|DataEscrita[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[17]~17_combout\,
	combout => \PIP2|BREG|regs[23][17]~feeder_combout\);

-- Location: LCFF_X88_Y17_N31
\PIP2|BREG|regs[23][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[23][17]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[23][17]~regout\);

-- Location: LCFF_X87_Y21_N3
\PIP2|BREG|regs[18][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[17]~17_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[18][17]~regout\);

-- Location: LCCOMB_X87_Y20_N22
\PIP2|BREG|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux14~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|regs[22][17]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|regs[18][17]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[22][17]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|regs[18][17]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux14~0_combout\);

-- Location: LCCOMB_X88_Y17_N20
\PIP2|BREG|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux14~1_combout\ = (\PIP2|BREG|Mux14~0_combout\ & (((\PIP2|BREG|regs[23][17]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP2|BREG|Mux14~0_combout\ & (\PIP2|BREG|regs[19][17]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[19][17]~regout\,
	datab => \PIP2|BREG|regs[23][17]~regout\,
	datac => \PIP2|BREG|Mux14~0_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux14~1_combout\);

-- Location: LCCOMB_X82_Y25_N0
\PIP2|BREG|Mux14~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux14~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux14~6_combout\ & (\PIP2|BREG|Mux14~8_combout\)) # (!\PIP2|BREG|Mux14~6_combout\ & ((\PIP2|BREG|Mux14~1_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|Mux14~8_combout\,
	datac => \PIP2|BREG|Mux14~6_combout\,
	datad => \PIP2|BREG|Mux14~1_combout\,
	combout => \PIP2|BREG|Mux14~9_combout\);

-- Location: LCFF_X80_Y25_N31
\PIP2|BREG|regs[2][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[17]~17_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[2][17]~regout\);

-- Location: LCCOMB_X78_Y22_N0
\PIP2|BREG|regs[10][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[10][17]~feeder_combout\ = \PIP2|DataEscrita[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP2|DataEscrita[17]~17_combout\,
	combout => \PIP2|BREG|regs[10][17]~feeder_combout\);

-- Location: LCFF_X78_Y22_N1
\PIP2|BREG|regs[10][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[10][17]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[10][17]~regout\);

-- Location: LCFF_X77_Y23_N9
\PIP2|BREG|regs[8][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[17]~17_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[8][17]~regout\);

-- Location: LCCOMB_X77_Y23_N10
\PIP2|BREG|Mux14~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux14~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[10][17]~regout\)) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[8][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[10][17]~regout\,
	datac => \PIP2|BREG|regs[8][17]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux14~14_combout\);

-- Location: LCCOMB_X78_Y25_N4
\PIP2|BREG|Mux14~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux14~15_combout\ = (\PIP2|BREG|Mux14~14_combout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[2][17]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|regs[2][17]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux14~14_combout\,
	combout => \PIP2|BREG|Mux14~15_combout\);

-- Location: LCCOMB_X92_Y26_N26
\PIP2|BREG|regs[4][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[4][17]~feeder_combout\ = \PIP2|DataEscrita[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[17]~17_combout\,
	combout => \PIP2|BREG|regs[4][17]~feeder_combout\);

-- Location: LCFF_X92_Y26_N27
\PIP2|BREG|regs[4][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[4][17]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[4][17]~regout\);

-- Location: LCCOMB_X89_Y26_N8
\PIP2|BREG|Mux14~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux14~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[6][17]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[4][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[6][17]~regout\,
	datab => \PIP2|BREG|regs[4][17]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux14~12_combout\);

-- Location: LCFF_X86_Y22_N1
\PIP2|BREG|regs[12][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[17]~17_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[12][17]~regout\);

-- Location: LCCOMB_X88_Y25_N28
\PIP2|BREG|Mux14~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux14~13_combout\ = (\PIP2|BREG|Mux14~12_combout\ & ((\PIP2|BREG|regs[14][17]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # (!\PIP2|BREG|Mux14~12_combout\ & (((\PIP2|BREG|regs[12][17]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[14][17]~regout\,
	datab => \PIP2|BREG|Mux14~12_combout\,
	datac => \PIP2|BREG|regs[12][17]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux14~13_combout\);

-- Location: LCCOMB_X82_Y25_N26
\PIP2|BREG|Mux14~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux14~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux14~13_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|Mux14~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|Mux14~15_combout\,
	datad => \PIP2|BREG|Mux14~13_combout\,
	combout => \PIP2|BREG|Mux14~16_combout\);

-- Location: LCCOMB_X82_Y25_N18
\PIP2|BREG|regs[3][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[3][17]~feeder_combout\ = \PIP2|DataEscrita[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[17]~17_combout\,
	combout => \PIP2|BREG|regs[3][17]~feeder_combout\);

-- Location: LCFF_X82_Y25_N19
\PIP2|BREG|regs[3][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[3][17]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[3][17]~regout\);

-- Location: LCCOMB_X81_Y26_N8
\PIP2|BREG|regs[9][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[9][17]~feeder_combout\ = \PIP2|DataEscrita[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[17]~17_combout\,
	combout => \PIP2|BREG|regs[9][17]~feeder_combout\);

-- Location: LCFF_X81_Y26_N9
\PIP2|BREG|regs[9][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[9][17]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[9][17]~regout\);

-- Location: LCCOMB_X81_Y26_N18
\PIP2|BREG|Mux14~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux14~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|regs[9][17]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|regs[1][17]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[1][17]~regout\,
	datab => \PIP2|BREG|regs[9][17]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux14~10_combout\);

-- Location: LCCOMB_X82_Y25_N4
\PIP2|BREG|Mux14~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux14~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux14~10_combout\ & (\PIP2|BREG|regs[11][17]~regout\)) # (!\PIP2|BREG|Mux14~10_combout\ & ((\PIP2|BREG|regs[3][17]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux14~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[11][17]~regout\,
	datab => \PIP2|BREG|regs[3][17]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP2|BREG|Mux14~10_combout\,
	combout => \PIP2|BREG|Mux14~11_combout\);

-- Location: LCFF_X91_Y26_N15
\PIP2|BREG|regs[5][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[17]~17_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[5][17]~regout\);

-- Location: LCCOMB_X91_Y26_N14
\PIP2|BREG|Mux14~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux14~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[7][17]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|regs[5][17]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[7][17]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|regs[5][17]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux14~17_combout\);

-- Location: LCCOMB_X88_Y25_N20
\PIP2|BREG|Mux14~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux14~18_combout\ = (\PIP2|BREG|Mux14~17_combout\ & ((\PIP2|BREG|regs[15][17]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # (!\PIP2|BREG|Mux14~17_combout\ & (((\PIP2|BREG|regs[13][17]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[15][17]~regout\,
	datab => \PIP2|BREG|regs[13][17]~regout\,
	datac => \PIP2|BREG|Mux14~17_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux14~18_combout\);

-- Location: LCCOMB_X82_Y25_N28
\PIP2|BREG|Mux14~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux14~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux14~16_combout\ & ((\PIP2|BREG|Mux14~18_combout\))) # (!\PIP2|BREG|Mux14~16_combout\ & (\PIP2|BREG|Mux14~11_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|Mux14~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP2|BREG|Mux14~16_combout\,
	datac => \PIP2|BREG|Mux14~11_combout\,
	datad => \PIP2|BREG|Mux14~18_combout\,
	combout => \PIP2|BREG|Mux14~19_combout\);

-- Location: LCCOMB_X82_Y25_N6
\PIP2|BREG|Mux14~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux14~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & (\PIP2|BREG|Mux14~9_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & ((\PIP2|BREG|Mux14~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25),
	datab => \PIP2|BREG|Mux14~9_combout\,
	datad => \PIP2|BREG|Mux14~19_combout\,
	combout => \PIP2|BREG|Mux14~20_combout\);

-- Location: LCCOMB_X82_Y25_N16
\PIP2|IDEX|saida1[17]~reg0_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[17]~reg0_Duplicate_1feeder_combout\ = \PIP2|BREG|Mux14~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|BREG|Mux14~20_combout\,
	combout => \PIP2|IDEX|saida1[17]~reg0_Duplicate_1feeder_combout\);

-- Location: LCFF_X82_Y25_N17
\PIP2|IDEX|saida1[17]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida1[17]~reg0_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida1[17]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X74_Y24_N18
\PIP3|MUX1|S[17]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX1|S[17]~15_combout\ = (\PIP2|IDEX|isShift~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|saida1[17]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|signImm\(15),
	datab => \PIP2|IDEX|saida2[5]~en_regout\,
	datac => \PIP2|IDEX|saida1[17]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|isShift~regout\,
	combout => \PIP3|MUX1|S[17]~15_combout\);

-- Location: LCCOMB_X91_Y17_N14
\PIP2|BREG|regs[31][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[31][15]~feeder_combout\ = \PIP2|DataEscrita[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[15]~15_combout\,
	combout => \PIP2|BREG|regs[31][15]~feeder_combout\);

-- Location: LCFF_X91_Y17_N15
\PIP2|BREG|regs[31][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[31][15]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[31][15]~regout\);

-- Location: LCFF_X90_Y18_N15
\PIP2|BREG|regs[30][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[15]~15_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[30][15]~regout\);

-- Location: LCCOMB_X90_Y18_N14
\PIP2|BREG|Mux16~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux16~8_combout\ = (\PIP2|BREG|Mux16~7_combout\ & ((\PIP2|BREG|regs[31][15]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP2|BREG|Mux16~7_combout\ & (((\PIP2|BREG|regs[30][15]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux16~7_combout\,
	datab => \PIP2|BREG|regs[31][15]~regout\,
	datac => \PIP2|BREG|regs[30][15]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux16~8_combout\);

-- Location: LCCOMB_X87_Y17_N6
\PIP2|BREG|regs[19][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[19][15]~feeder_combout\ = \PIP2|DataEscrita[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[15]~15_combout\,
	combout => \PIP2|BREG|regs[19][15]~feeder_combout\);

-- Location: LCFF_X87_Y17_N7
\PIP2|BREG|regs[19][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[19][15]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[19][15]~regout\);

-- Location: LCFF_X94_Y17_N23
\PIP2|BREG|regs[23][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[15]~15_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[23][15]~regout\);

-- Location: LCCOMB_X88_Y17_N0
\PIP2|BREG|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux16~1_combout\ = (\PIP2|BREG|Mux16~0_combout\ & (((\PIP2|BREG|regs[23][15]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP2|BREG|Mux16~0_combout\ & (\PIP2|BREG|regs[19][15]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux16~0_combout\,
	datab => \PIP2|BREG|regs[19][15]~regout\,
	datac => \PIP2|BREG|regs[23][15]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux16~1_combout\);

-- Location: LCCOMB_X91_Y20_N28
\PIP2|BREG|regs[29][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[29][15]~feeder_combout\ = \PIP2|DataEscrita[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[15]~15_combout\,
	combout => \PIP2|BREG|regs[29][15]~feeder_combout\);

-- Location: LCFF_X91_Y20_N29
\PIP2|BREG|regs[29][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[29][15]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[29][15]~regout\);

-- Location: LCCOMB_X94_Y20_N28
\PIP2|BREG|regs[24][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[24][15]~feeder_combout\ = \PIP2|DataEscrita[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[15]~15_combout\,
	combout => \PIP2|BREG|regs[24][15]~feeder_combout\);

-- Location: LCFF_X94_Y20_N29
\PIP2|BREG|regs[24][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[24][15]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[24][15]~regout\);

-- Location: LCCOMB_X94_Y20_N10
\PIP2|BREG|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux16~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[25][15]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|regs[24][15]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[25][15]~regout\,
	datab => \PIP2|BREG|regs[24][15]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux16~2_combout\);

-- Location: LCCOMB_X91_Y20_N6
\PIP2|BREG|Mux16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux16~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux16~2_combout\ & ((\PIP2|BREG|regs[29][15]~regout\))) # (!\PIP2|BREG|Mux16~2_combout\ & (\PIP2|BREG|regs[28][15]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[28][15]~regout\,
	datab => \PIP2|BREG|regs[29][15]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux16~2_combout\,
	combout => \PIP2|BREG|Mux16~3_combout\);

-- Location: LCFF_X91_Y24_N1
\PIP2|BREG|regs[21][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[15]~15_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[21][15]~regout\);

-- Location: LCCOMB_X92_Y22_N10
\PIP2|BREG|regs[17][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[17][15]~feeder_combout\ = \PIP2|DataEscrita[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[15]~15_combout\,
	combout => \PIP2|BREG|regs[17][15]~feeder_combout\);

-- Location: LCFF_X92_Y22_N11
\PIP2|BREG|regs[17][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[17][15]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[17][15]~regout\);

-- Location: LCCOMB_X92_Y22_N0
\PIP2|BREG|Mux16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux16~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[17][15]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[16][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[16][15]~regout\,
	datab => \PIP2|BREG|regs[17][15]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux16~4_combout\);

-- Location: LCCOMB_X92_Y22_N6
\PIP2|BREG|Mux16~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux16~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux16~4_combout\ & ((\PIP2|BREG|regs[21][15]~regout\))) # (!\PIP2|BREG|Mux16~4_combout\ & (\PIP2|BREG|regs[20][15]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[20][15]~regout\,
	datab => \PIP2|BREG|regs[21][15]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux16~4_combout\,
	combout => \PIP2|BREG|Mux16~5_combout\);

-- Location: LCCOMB_X80_Y22_N6
\PIP2|BREG|Mux16~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux16~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|Mux16~3_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux16~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|Mux16~3_combout\,
	datac => \PIP2|BREG|Mux16~5_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux16~6_combout\);

-- Location: LCCOMB_X80_Y22_N0
\PIP2|BREG|Mux16~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux16~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux16~6_combout\ & (\PIP2|BREG|Mux16~8_combout\)) # (!\PIP2|BREG|Mux16~6_combout\ & ((\PIP2|BREG|Mux16~1_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|Mux16~8_combout\,
	datac => \PIP2|BREG|Mux16~1_combout\,
	datad => \PIP2|BREG|Mux16~6_combout\,
	combout => \PIP2|BREG|Mux16~9_combout\);

-- Location: LCCOMB_X89_Y24_N26
\PIP2|BREG|regs[13][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[13][15]~feeder_combout\ = \PIP2|DataEscrita[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[15]~15_combout\,
	combout => \PIP2|BREG|regs[13][15]~feeder_combout\);

-- Location: LCFF_X89_Y24_N27
\PIP2|BREG|regs[13][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[13][15]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[13][15]~regout\);

-- Location: LCCOMB_X91_Y26_N24
\PIP2|BREG|regs[5][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[5][15]~feeder_combout\ = \PIP2|DataEscrita[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[15]~15_combout\,
	combout => \PIP2|BREG|regs[5][15]~feeder_combout\);

-- Location: LCFF_X91_Y26_N25
\PIP2|BREG|regs[5][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[5][15]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[5][15]~regout\);

-- Location: LCFF_X90_Y26_N5
\PIP2|BREG|regs[7][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[15]~15_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[7][15]~regout\);

-- Location: LCCOMB_X90_Y26_N18
\PIP2|BREG|Mux16~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux16~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[7][15]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[5][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[5][15]~regout\,
	datac => \PIP2|BREG|regs[7][15]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux16~17_combout\);

-- Location: LCCOMB_X89_Y24_N20
\PIP2|BREG|Mux16~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux16~18_combout\ = (\PIP2|BREG|Mux16~17_combout\ & ((\PIP2|BREG|regs[15][15]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # (!\PIP2|BREG|Mux16~17_combout\ & (((\PIP2|BREG|regs[13][15]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[15][15]~regout\,
	datab => \PIP2|BREG|regs[13][15]~regout\,
	datac => \PIP2|BREG|Mux16~17_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux16~18_combout\);

-- Location: LCFF_X79_Y22_N5
\PIP2|BREG|regs[10][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[15]~15_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[10][15]~regout\);

-- Location: LCFF_X80_Y22_N23
\PIP2|BREG|regs[8][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[15]~15_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[8][15]~regout\);

-- Location: LCCOMB_X80_Y22_N22
\PIP2|BREG|Mux16~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux16~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[10][15]~regout\)) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[8][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|regs[10][15]~regout\,
	datac => \PIP2|BREG|regs[8][15]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux16~14_combout\);

-- Location: LCFF_X80_Y25_N29
\PIP2|BREG|regs[2][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[15]~15_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[2][15]~regout\);

-- Location: LCCOMB_X80_Y22_N28
\PIP2|BREG|Mux16~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux16~15_combout\ = (\PIP2|BREG|Mux16~14_combout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[2][15]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|Mux16~14_combout\,
	datac => \PIP2|BREG|regs[2][15]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux16~15_combout\);

-- Location: LCCOMB_X88_Y24_N18
\PIP2|BREG|regs[12][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[12][15]~feeder_combout\ = \PIP2|DataEscrita[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[15]~15_combout\,
	combout => \PIP2|BREG|regs[12][15]~feeder_combout\);

-- Location: LCFF_X88_Y24_N19
\PIP2|BREG|regs[12][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[12][15]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[12][15]~regout\);

-- Location: LCFF_X94_Y27_N5
\PIP2|BREG|regs[6][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[15]~15_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[6][15]~regout\);

-- Location: LCCOMB_X89_Y26_N12
\PIP2|BREG|Mux16~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux16~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[6][15]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[4][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[4][15]~regout\,
	datab => \PIP2|BREG|regs[6][15]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux16~12_combout\);

-- Location: LCCOMB_X85_Y24_N26
\PIP2|BREG|Mux16~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux16~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux16~12_combout\ & (\PIP2|BREG|regs[14][15]~regout\)) # (!\PIP2|BREG|Mux16~12_combout\ & ((\PIP2|BREG|regs[12][15]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux16~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[14][15]~regout\,
	datab => \PIP2|BREG|regs[12][15]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux16~12_combout\,
	combout => \PIP2|BREG|Mux16~13_combout\);

-- Location: LCCOMB_X80_Y22_N14
\PIP2|BREG|Mux16~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux16~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux16~13_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|Mux16~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP2|BREG|Mux16~15_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux16~13_combout\,
	combout => \PIP2|BREG|Mux16~16_combout\);

-- Location: LCFF_X83_Y26_N19
\PIP2|BREG|regs[11][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[15]~15_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[11][15]~regout\);

-- Location: LCFF_X81_Y24_N19
\PIP2|BREG|regs[1][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[15]~15_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[1][15]~regout\);

-- Location: LCFF_X80_Y26_N27
\PIP2|BREG|regs[9][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[15]~15_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[9][15]~regout\);

-- Location: LCCOMB_X80_Y24_N2
\PIP2|BREG|Mux16~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux16~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|regs[9][15]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|regs[1][15]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[1][15]~regout\,
	datac => \PIP2|BREG|regs[9][15]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux16~10_combout\);

-- Location: LCCOMB_X79_Y24_N18
\PIP2|BREG|Mux16~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux16~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux16~10_combout\ & ((\PIP2|BREG|regs[11][15]~regout\))) # (!\PIP2|BREG|Mux16~10_combout\ & (\PIP2|BREG|regs[3][15]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux16~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[3][15]~regout\,
	datab => \PIP2|BREG|regs[11][15]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP2|BREG|Mux16~10_combout\,
	combout => \PIP2|BREG|Mux16~11_combout\);

-- Location: LCCOMB_X80_Y22_N12
\PIP2|BREG|Mux16~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux16~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux16~16_combout\ & (\PIP2|BREG|Mux16~18_combout\)) # (!\PIP2|BREG|Mux16~16_combout\ & ((\PIP2|BREG|Mux16~11_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux16~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP2|BREG|Mux16~18_combout\,
	datac => \PIP2|BREG|Mux16~16_combout\,
	datad => \PIP2|BREG|Mux16~11_combout\,
	combout => \PIP2|BREG|Mux16~19_combout\);

-- Location: LCCOMB_X80_Y22_N2
\PIP2|BREG|Mux16~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux16~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & (\PIP2|BREG|Mux16~9_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & ((\PIP2|BREG|Mux16~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25),
	datab => \PIP2|BREG|Mux16~9_combout\,
	datad => \PIP2|BREG|Mux16~19_combout\,
	combout => \PIP2|BREG|Mux16~20_combout\);

-- Location: LCCOMB_X80_Y22_N16
\PIP2|IDEX|saida1[15]~reg0_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[15]~reg0_Duplicate_1feeder_combout\ = \PIP2|BREG|Mux16~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|BREG|Mux16~20_combout\,
	combout => \PIP2|IDEX|saida1[15]~reg0_Duplicate_1feeder_combout\);

-- Location: LCFF_X80_Y22_N17
\PIP2|IDEX|saida1[15]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida1[15]~reg0_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida1[15]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X74_Y24_N0
\PIP3|MUX1|S[15]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX1|S[15]~17_combout\ = (\PIP2|IDEX|isShift~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|saida1[15]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|signImm\(15),
	datab => \PIP2|IDEX|isShift~regout\,
	datac => \PIP2|IDEX|saida1[15]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP3|MUX1|S[15]~17_combout\);

-- Location: LCCOMB_X70_Y18_N26
\PIP3|ULA|cout~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~56_combout\ = (\PIP3|MUX1|S[16]~16_combout\ & !\PIP3|MUX2|S[16]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|MUX1|S[16]~16_combout\,
	datad => \PIP3|MUX2|S[16]~32_combout\,
	combout => \PIP3|ULA|cout~56_combout\);

-- Location: LCCOMB_X76_Y23_N26
\PIP3|ULA|cout~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~44_combout\ = (\PIP3|MUX2|S[13]~11_combout\ & !\PIP3|MUX1|S[13]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|MUX2|S[13]~11_combout\,
	datad => \PIP3|MUX1|S[13]~19_combout\,
	combout => \PIP3|ULA|cout~44_combout\);

-- Location: LCCOMB_X89_Y21_N8
\PIP3|MUX1|S[11]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX1|S[11]~21_combout\ = (\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|signImm\(11))))) # (!\PIP2|IDEX|isShift~regout\ & ((\PIP2|IDEX|saida1[11]~reg0_Duplicate_1_regout\) # ((!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida1[11]~reg0_Duplicate_1_regout\,
	datab => \PIP2|IDEX|signImm\(11),
	datac => \PIP2|IDEX|isShift~regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP3|MUX1|S[11]~21_combout\);

-- Location: LCFF_X76_Y21_N15
\PIP2|IDEX|signImm[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|imm32[8]~8_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|signImm\(8));

-- Location: LCCOMB_X85_Y25_N20
\PIP2|BREG|regs[11][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[11][8]~feeder_combout\ = \PIP2|DataEscrita[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[8]~8_combout\,
	combout => \PIP2|BREG|regs[11][8]~feeder_combout\);

-- Location: LCFF_X85_Y25_N21
\PIP2|BREG|regs[11][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[11][8]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[11][8]~regout\);

-- Location: LCCOMB_X83_Y25_N28
\PIP2|BREG|regs[1][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[1][8]~feeder_combout\ = \PIP2|DataEscrita[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[8]~8_combout\,
	combout => \PIP2|BREG|regs[1][8]~feeder_combout\);

-- Location: LCFF_X83_Y25_N29
\PIP2|BREG|regs[1][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[1][8]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[1][8]~regout\);

-- Location: LCCOMB_X83_Y25_N14
\PIP2|BREG|Mux23~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux23~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|regs[9][8]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|regs[1][8]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[9][8]~regout\,
	datab => \PIP2|BREG|regs[1][8]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux23~10_combout\);

-- Location: LCCOMB_X83_Y25_N16
\PIP2|BREG|Mux23~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux23~11_combout\ = (\PIP2|BREG|Mux23~10_combout\ & (((\PIP2|BREG|regs[11][8]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP2|BREG|Mux23~10_combout\ & (\PIP2|BREG|regs[3][8]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[3][8]~regout\,
	datab => \PIP2|BREG|regs[11][8]~regout\,
	datac => \PIP2|BREG|Mux23~10_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux23~11_combout\);

-- Location: LCFF_X80_Y25_N11
\PIP2|BREG|regs[2][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[8]~8_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[2][8]~regout\);

-- Location: LCCOMB_X80_Y22_N10
\PIP2|BREG|regs[8][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[8][8]~feeder_combout\ = \PIP2|DataEscrita[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[8]~8_combout\,
	combout => \PIP2|BREG|regs[8][8]~feeder_combout\);

-- Location: LCFF_X80_Y22_N11
\PIP2|BREG|regs[8][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[8][8]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[8][8]~regout\);

-- Location: LCCOMB_X79_Y22_N26
\PIP2|BREG|Mux23~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux23~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[10][8]~regout\)) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[8][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[10][8]~regout\,
	datab => \PIP2|BREG|regs[8][8]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux23~14_combout\);

-- Location: LCCOMB_X80_Y24_N28
\PIP2|BREG|Mux23~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux23~15_combout\ = (\PIP2|BREG|Mux23~14_combout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|regs[2][8]~regout\ & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[2][8]~regout\,
	datac => \PIP2|BREG|Mux23~14_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux23~15_combout\);

-- Location: LCCOMB_X87_Y24_N8
\PIP2|BREG|regs[14][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[14][8]~feeder_combout\ = \PIP2|DataEscrita[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[8]~8_combout\,
	combout => \PIP2|BREG|regs[14][8]~feeder_combout\);

-- Location: LCFF_X87_Y24_N9
\PIP2|BREG|regs[14][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[14][8]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[14][8]~regout\);

-- Location: LCFF_X86_Y24_N5
\PIP2|BREG|regs[12][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[8]~8_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[12][8]~regout\);

-- Location: LCCOMB_X86_Y27_N16
\PIP2|BREG|regs[4][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[4][8]~feeder_combout\ = \PIP2|DataEscrita[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[8]~8_combout\,
	combout => \PIP2|BREG|regs[4][8]~feeder_combout\);

-- Location: LCFF_X86_Y27_N17
\PIP2|BREG|regs[4][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[4][8]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[4][8]~regout\);

-- Location: LCCOMB_X86_Y27_N18
\PIP2|BREG|Mux23~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux23~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[6][8]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[4][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[6][8]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP2|BREG|regs[4][8]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux23~12_combout\);

-- Location: LCCOMB_X87_Y24_N30
\PIP2|BREG|Mux23~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux23~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux23~12_combout\ & (\PIP2|BREG|regs[14][8]~regout\)) # (!\PIP2|BREG|Mux23~12_combout\ & ((\PIP2|BREG|regs[12][8]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux23~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[14][8]~regout\,
	datac => \PIP2|BREG|regs[12][8]~regout\,
	datad => \PIP2|BREG|Mux23~12_combout\,
	combout => \PIP2|BREG|Mux23~13_combout\);

-- Location: LCCOMB_X87_Y24_N24
\PIP2|BREG|Mux23~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux23~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux23~13_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|Mux23~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|Mux23~15_combout\,
	datad => \PIP2|BREG|Mux23~13_combout\,
	combout => \PIP2|BREG|Mux23~16_combout\);

-- Location: LCFF_X94_Y26_N17
\PIP2|BREG|regs[13][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[8]~8_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[13][8]~regout\);

-- Location: LCCOMB_X79_Y21_N8
\PIP2|BREG|regs[15][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[15][8]~feeder_combout\ = \PIP2|DataEscrita[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[8]~8_combout\,
	combout => \PIP2|BREG|regs[15][8]~feeder_combout\);

-- Location: LCFF_X79_Y21_N9
\PIP2|BREG|regs[15][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[15][8]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[15][8]~regout\);

-- Location: LCFF_X91_Y25_N7
\PIP2|BREG|regs[7][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[8]~8_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[7][8]~regout\);

-- Location: LCCOMB_X90_Y27_N10
\PIP2|BREG|Mux23~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux23~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[7][8]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[5][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[5][8]~regout\,
	datab => \PIP2|BREG|regs[7][8]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux23~17_combout\);

-- Location: LCCOMB_X87_Y24_N6
\PIP2|BREG|Mux23~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux23~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux23~17_combout\ & ((\PIP2|BREG|regs[15][8]~regout\))) # (!\PIP2|BREG|Mux23~17_combout\ & (\PIP2|BREG|regs[13][8]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux23~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[13][8]~regout\,
	datac => \PIP2|BREG|regs[15][8]~regout\,
	datad => \PIP2|BREG|Mux23~17_combout\,
	combout => \PIP2|BREG|Mux23~18_combout\);

-- Location: LCCOMB_X87_Y24_N12
\PIP2|BREG|Mux23~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux23~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux23~16_combout\ & ((\PIP2|BREG|Mux23~18_combout\))) # (!\PIP2|BREG|Mux23~16_combout\ & (\PIP2|BREG|Mux23~11_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux23~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP2|BREG|Mux23~11_combout\,
	datac => \PIP2|BREG|Mux23~16_combout\,
	datad => \PIP2|BREG|Mux23~18_combout\,
	combout => \PIP2|BREG|Mux23~19_combout\);

-- Location: LCCOMB_X88_Y20_N28
\PIP2|BREG|regs[23][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[23][8]~feeder_combout\ = \PIP2|DataEscrita[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[8]~8_combout\,
	combout => \PIP2|BREG|regs[23][8]~feeder_combout\);

-- Location: LCFF_X88_Y20_N29
\PIP2|BREG|regs[23][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[23][8]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[23][8]~regout\);

-- Location: LCCOMB_X88_Y18_N28
\PIP2|BREG|regs[18][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[18][8]~feeder_combout\ = \PIP2|DataEscrita[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[8]~8_combout\,
	combout => \PIP2|BREG|regs[18][8]~feeder_combout\);

-- Location: LCFF_X88_Y18_N29
\PIP2|BREG|regs[18][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[18][8]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[18][8]~regout\);

-- Location: LCCOMB_X85_Y19_N8
\PIP2|BREG|regs[19][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[19][8]~feeder_combout\ = \PIP2|DataEscrita[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[8]~8_combout\,
	combout => \PIP2|BREG|regs[19][8]~feeder_combout\);

-- Location: LCFF_X85_Y19_N9
\PIP2|BREG|regs[19][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[19][8]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[19][8]~regout\);

-- Location: LCCOMB_X87_Y19_N6
\PIP2|BREG|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux23~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[19][8]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[18][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP2|BREG|regs[18][8]~regout\,
	datac => \PIP2|BREG|regs[19][8]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux23~0_combout\);

-- Location: LCCOMB_X87_Y19_N16
\PIP2|BREG|regs[22][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[22][8]~feeder_combout\ = \PIP2|DataEscrita[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[8]~8_combout\,
	combout => \PIP2|BREG|regs[22][8]~feeder_combout\);

-- Location: LCFF_X87_Y19_N17
\PIP2|BREG|regs[22][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[22][8]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[22][8]~regout\);

-- Location: LCCOMB_X88_Y20_N30
\PIP2|BREG|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux23~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux23~0_combout\ & (\PIP2|BREG|regs[23][8]~regout\)) # (!\PIP2|BREG|Mux23~0_combout\ & ((\PIP2|BREG|regs[22][8]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP2|BREG|regs[23][8]~regout\,
	datac => \PIP2|BREG|Mux23~0_combout\,
	datad => \PIP2|BREG|regs[22][8]~regout\,
	combout => \PIP2|BREG|Mux23~1_combout\);

-- Location: LCFF_X89_Y19_N21
\PIP2|BREG|regs[27][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[8]~8_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[27][8]~regout\);

-- Location: LCFF_X90_Y18_N5
\PIP2|BREG|regs[30][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[8]~8_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[30][8]~regout\);

-- Location: LCCOMB_X90_Y18_N2
\PIP2|BREG|Mux23~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux23~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|regs[30][8]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|regs[26][8]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[26][8]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|regs[30][8]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux23~7_combout\);

-- Location: LCCOMB_X89_Y19_N2
\PIP2|BREG|Mux23~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux23~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux23~7_combout\ & (\PIP2|BREG|regs[31][8]~regout\)) # (!\PIP2|BREG|Mux23~7_combout\ & ((\PIP2|BREG|regs[27][8]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[31][8]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|regs[27][8]~regout\,
	datad => \PIP2|BREG|Mux23~7_combout\,
	combout => \PIP2|BREG|Mux23~8_combout\);

-- Location: LCCOMB_X93_Y24_N18
\PIP2|BREG|regs[29][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[29][8]~feeder_combout\ = \PIP2|DataEscrita[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[8]~8_combout\,
	combout => \PIP2|BREG|regs[29][8]~feeder_combout\);

-- Location: LCFF_X93_Y24_N19
\PIP2|BREG|regs[29][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[29][8]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[29][8]~regout\);

-- Location: LCFF_X90_Y21_N27
\PIP2|BREG|regs[25][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[8]~8_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[25][8]~regout\);

-- Location: LCFF_X94_Y22_N1
\PIP2|BREG|regs[28][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[8]~8_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[28][8]~regout\);

-- Location: LCFF_X94_Y20_N23
\PIP2|BREG|regs[24][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[8]~8_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[24][8]~regout\);

-- Location: LCCOMB_X94_Y20_N22
\PIP2|BREG|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux23~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|regs[28][8]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|regs[24][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP2|BREG|regs[28][8]~regout\,
	datac => \PIP2|BREG|regs[24][8]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux23~2_combout\);

-- Location: LCCOMB_X94_Y20_N16
\PIP2|BREG|Mux23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux23~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux23~2_combout\ & (\PIP2|BREG|regs[29][8]~regout\)) # (!\PIP2|BREG|Mux23~2_combout\ & ((\PIP2|BREG|regs[25][8]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP2|BREG|regs[29][8]~regout\,
	datac => \PIP2|BREG|regs[25][8]~regout\,
	datad => \PIP2|BREG|Mux23~2_combout\,
	combout => \PIP2|BREG|Mux23~3_combout\);

-- Location: LCCOMB_X90_Y20_N30
\PIP2|BREG|regs[21][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[21][8]~feeder_combout\ = \PIP2|DataEscrita[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[8]~8_combout\,
	combout => \PIP2|BREG|regs[21][8]~feeder_combout\);

-- Location: LCFF_X90_Y20_N31
\PIP2|BREG|regs[21][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[21][8]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[21][8]~regout\);

-- Location: LCFF_X94_Y21_N19
\PIP2|BREG|regs[16][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[8]~8_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[16][8]~regout\);

-- Location: LCCOMB_X93_Y21_N18
\PIP2|BREG|regs[17][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[17][8]~feeder_combout\ = \PIP2|DataEscrita[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[8]~8_combout\,
	combout => \PIP2|BREG|regs[17][8]~feeder_combout\);

-- Location: LCFF_X93_Y21_N19
\PIP2|BREG|regs[17][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[17][8]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[17][8]~regout\);

-- Location: LCCOMB_X93_Y21_N16
\PIP2|BREG|Mux23~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux23~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[17][8]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[16][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP2|BREG|regs[16][8]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP2|BREG|regs[17][8]~regout\,
	combout => \PIP2|BREG|Mux23~4_combout\);

-- Location: LCCOMB_X90_Y20_N28
\PIP2|BREG|Mux23~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux23~5_combout\ = (\PIP2|BREG|Mux23~4_combout\ & (((\PIP2|BREG|regs[21][8]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP2|BREG|Mux23~4_combout\ & (\PIP2|BREG|regs[20][8]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[20][8]~regout\,
	datab => \PIP2|BREG|regs[21][8]~regout\,
	datac => \PIP2|BREG|Mux23~4_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux23~5_combout\);

-- Location: LCCOMB_X90_Y20_N26
\PIP2|BREG|Mux23~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux23~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)) # ((\PIP2|BREG|Mux23~3_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|Mux23~3_combout\,
	datad => \PIP2|BREG|Mux23~5_combout\,
	combout => \PIP2|BREG|Mux23~6_combout\);

-- Location: LCCOMB_X90_Y20_N0
\PIP2|BREG|Mux23~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux23~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux23~6_combout\ & ((\PIP2|BREG|Mux23~8_combout\))) # (!\PIP2|BREG|Mux23~6_combout\ & (\PIP2|BREG|Mux23~1_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|Mux23~1_combout\,
	datac => \PIP2|BREG|Mux23~8_combout\,
	datad => \PIP2|BREG|Mux23~6_combout\,
	combout => \PIP2|BREG|Mux23~9_combout\);

-- Location: LCCOMB_X76_Y21_N28
\PIP2|BREG|Mux23~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux23~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & ((\PIP2|BREG|Mux23~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & (\PIP2|BREG|Mux23~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25),
	datac => \PIP2|BREG|Mux23~19_combout\,
	datad => \PIP2|BREG|Mux23~9_combout\,
	combout => \PIP2|BREG|Mux23~20_combout\);

-- Location: LCFF_X76_Y21_N29
\PIP2|IDEX|saida1[8]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|BREG|Mux23~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida1[8]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X76_Y21_N12
\PIP3|MUX1|S[8]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX1|S[8]~24_combout\ = (\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|signImm\(8))))) # (!\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|saida1[8]~reg0_Duplicate_1_regout\)) # (!\PIP2|IDEX|saida2[5]~en_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datab => \PIP2|IDEX|signImm\(8),
	datac => \PIP2|IDEX|saida1[8]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|isShift~regout\,
	combout => \PIP3|MUX1|S[8]~24_combout\);

-- Location: LCCOMB_X76_Y21_N2
\PIP3|MUX2|S[7]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX2|S[7]~5_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|signImm\(7))))) # (!\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|saida2[7]~reg0_Duplicate_1_regout\)) # (!\PIP2|IDEX|saida2[5]~en_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datab => \PIP2|IDEX|signImm\(7),
	datac => \PIP2|IDEX|saida2[7]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|OrigAALU~regout\,
	combout => \PIP3|MUX2|S[7]~5_combout\);

-- Location: LCCOMB_X76_Y21_N18
\PIP2|imm32[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|imm32[4]~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(4)) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(10) & \PIP2|CTRL|Mux5~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(4),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(10),
	datad => \PIP2|CTRL|Mux5~2_combout\,
	combout => \PIP2|imm32[4]~4_combout\);

-- Location: LCFF_X72_Y21_N21
\PIP2|IDEX|signImm[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP2|imm32[4]~4_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|signImm\(4));

-- Location: LCCOMB_X72_Y21_N8
\PIP3|MUX2|S[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX2|S[4]~8_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(4))) # (!\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|saida2[4]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP2|IDEX|signImm\(4),
	datac => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|saida2[4]~reg0_Duplicate_1_regout\,
	combout => \PIP3|MUX2|S[4]~8_combout\);

-- Location: LCCOMB_X72_Y21_N16
\PIP3|ULA|cout~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~20_combout\ = (\PIP3|MUX2|S[4]~8_combout\ & !\PIP3|MUX1|S[4]~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX2|S[4]~8_combout\,
	datad => \PIP3|MUX1|S[4]~31_combout\,
	combout => \PIP3|ULA|cout~20_combout\);

-- Location: LCCOMB_X72_Y21_N14
\PIP3|ULA|cout~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~21_combout\ = (\PIP3|MUX2|S[4]~8_combout\) # (!\PIP3|MUX1|S[4]~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|MUX2|S[4]~8_combout\,
	datad => \PIP3|MUX1|S[4]~31_combout\,
	combout => \PIP3|ULA|cout~21_combout\);

-- Location: LCCOMB_X71_Y21_N18
\PIP3|ULA|cout~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~13_combout\ = (\PIP3|ULA|cout~9_combout\ & ((\PIP3|MUX2|S[2]~3_combout\) # (!\PIP3|MUX1|S[2]~29_combout\))) # (!\PIP3|ULA|cout~9_combout\ & (\PIP3|MUX2|S[2]~3_combout\ & !\PIP3|MUX1|S[2]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|cout~9_combout\,
	datab => \PIP3|MUX2|S[2]~3_combout\,
	datad => \PIP3|MUX1|S[2]~29_combout\,
	combout => \PIP3|ULA|cout~13_combout\);

-- Location: LCCOMB_X72_Y21_N0
\PIP3|ULA|cout~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~22_combout\ = (\PIP3|ULA|cout~21_combout\ & ((\PIP3|MUX2|S[3]~2_combout\ & ((\PIP3|ULA|cout~13_combout\) # (!\PIP3|MUX1|S[3]~30_combout\))) # (!\PIP3|MUX2|S[3]~2_combout\ & (!\PIP3|MUX1|S[3]~30_combout\ & \PIP3|ULA|cout~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[3]~2_combout\,
	datab => \PIP3|MUX1|S[3]~30_combout\,
	datac => \PIP3|ULA|cout~21_combout\,
	datad => \PIP3|ULA|cout~13_combout\,
	combout => \PIP3|ULA|cout~22_combout\);

-- Location: LCCOMB_X72_Y21_N2
\PIP3|ULA|cout~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~27_combout\ = (\PIP3|MUX2|S[5]~7_combout\ & ((\PIP3|ULA|cout~20_combout\) # ((\PIP3|ULA|cout~22_combout\) # (!\PIP3|MUX1|S[5]~27_combout\)))) # (!\PIP3|MUX2|S[5]~7_combout\ & (!\PIP3|MUX1|S[5]~27_combout\ & ((\PIP3|ULA|cout~20_combout\) # 
-- (\PIP3|ULA|cout~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[5]~7_combout\,
	datab => \PIP3|ULA|cout~20_combout\,
	datac => \PIP3|MUX1|S[5]~27_combout\,
	datad => \PIP3|ULA|cout~22_combout\,
	combout => \PIP3|ULA|cout~27_combout\);

-- Location: LCCOMB_X72_Y21_N12
\PIP3|ULA|cout~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~28_combout\ = (\PIP3|MUX2|S[6]~6_combout\ & ((\PIP3|ULA|cout~27_combout\) # (!\PIP3|MUX1|S[6]~26_combout\))) # (!\PIP3|MUX2|S[6]~6_combout\ & (!\PIP3|MUX1|S[6]~26_combout\ & \PIP3|ULA|cout~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[6]~6_combout\,
	datac => \PIP3|MUX1|S[6]~26_combout\,
	datad => \PIP3|ULA|cout~27_combout\,
	combout => \PIP3|ULA|cout~28_combout\);

-- Location: LCCOMB_X72_Y21_N22
\PIP3|ULA|cout~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~29_combout\ = (\PIP3|MUX1|S[7]~25_combout\ & (\PIP3|MUX2|S[7]~5_combout\ & \PIP3|ULA|cout~28_combout\)) # (!\PIP3|MUX1|S[7]~25_combout\ & ((\PIP3|MUX2|S[7]~5_combout\) # (\PIP3|ULA|cout~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[7]~25_combout\,
	datac => \PIP3|MUX2|S[7]~5_combout\,
	datad => \PIP3|ULA|cout~28_combout\,
	combout => \PIP3|ULA|cout~29_combout\);

-- Location: LCCOMB_X72_Y21_N28
\PIP3|ULA|cout~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~33_combout\ = (\PIP3|MUX1|S[8]~24_combout\ & (\PIP3|MUX2|S[8]~16_combout\ & \PIP3|ULA|cout~29_combout\)) # (!\PIP3|MUX1|S[8]~24_combout\ & ((\PIP3|MUX2|S[8]~16_combout\) # (\PIP3|ULA|cout~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[8]~24_combout\,
	datac => \PIP3|MUX2|S[8]~16_combout\,
	datad => \PIP3|ULA|cout~29_combout\,
	combout => \PIP3|ULA|cout~33_combout\);

-- Location: LCCOMB_X72_Y21_N6
\PIP3|ULA|cout~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~34_combout\ = (\PIP3|MUX2|S[9]~15_combout\ & ((\PIP3|ULA|cout~33_combout\) # (!\PIP3|MUX1|S[9]~23_combout\))) # (!\PIP3|MUX2|S[9]~15_combout\ & (!\PIP3|MUX1|S[9]~23_combout\ & \PIP3|ULA|cout~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX2|S[9]~15_combout\,
	datac => \PIP3|MUX1|S[9]~23_combout\,
	datad => \PIP3|ULA|cout~33_combout\,
	combout => \PIP3|ULA|cout~34_combout\);

-- Location: LCCOMB_X72_Y21_N20
\PIP3|ULA|cout~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~38_combout\ = (\PIP3|MUX2|S[10]~14_combout\ & ((\PIP3|ULA|cout~34_combout\) # (!\PIP3|MUX1|S[10]~22_combout\))) # (!\PIP3|MUX2|S[10]~14_combout\ & (!\PIP3|MUX1|S[10]~22_combout\ & \PIP3|ULA|cout~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[10]~14_combout\,
	datab => \PIP3|MUX1|S[10]~22_combout\,
	datad => \PIP3|ULA|cout~34_combout\,
	combout => \PIP3|ULA|cout~38_combout\);

-- Location: LCCOMB_X72_Y21_N24
\PIP3|ULA|cout~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~45_combout\ = (\PIP3|MUX1|S[11]~21_combout\ & (\PIP3|ULA|cout~38_combout\ & \PIP3|MUX2|S[11]~13_combout\)) # (!\PIP3|MUX1|S[11]~21_combout\ & ((\PIP3|ULA|cout~38_combout\) # (\PIP3|MUX2|S[11]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[11]~21_combout\,
	datac => \PIP3|ULA|cout~38_combout\,
	datad => \PIP3|MUX2|S[11]~13_combout\,
	combout => \PIP3|ULA|cout~45_combout\);

-- Location: LCCOMB_X72_Y21_N30
\PIP3|ULA|cout~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~46_combout\ = (\PIP3|MUX2|S[12]~12_combout\ & ((\PIP3|ULA|cout~45_combout\) # (!\PIP3|MUX1|S[12]~20_combout\))) # (!\PIP3|MUX2|S[12]~12_combout\ & (!\PIP3|MUX1|S[12]~20_combout\ & \PIP3|ULA|cout~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[12]~12_combout\,
	datab => \PIP3|MUX1|S[12]~20_combout\,
	datac => \PIP3|ULA|cout~45_combout\,
	combout => \PIP3|ULA|cout~46_combout\);

-- Location: LCCOMB_X72_Y21_N18
\PIP3|ULA|cout~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~47_combout\ = (\PIP3|ULA|cout~46_combout\ & ((\PIP3|MUX2|S[13]~11_combout\) # (!\PIP3|MUX1|S[13]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[13]~11_combout\,
	datab => \PIP3|MUX1|S[13]~19_combout\,
	datad => \PIP3|ULA|cout~46_combout\,
	combout => \PIP3|ULA|cout~47_combout\);

-- Location: LCCOMB_X72_Y20_N28
\PIP3|ULA|cout~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~57_combout\ = (\PIP3|MUX2|S[14]~10_combout\ & (((\PIP3|ULA|cout~44_combout\) # (\PIP3|ULA|cout~47_combout\)) # (!\PIP3|MUX1|S[14]~18_combout\))) # (!\PIP3|MUX2|S[14]~10_combout\ & (!\PIP3|MUX1|S[14]~18_combout\ & 
-- ((\PIP3|ULA|cout~44_combout\) # (\PIP3|ULA|cout~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[14]~10_combout\,
	datab => \PIP3|MUX1|S[14]~18_combout\,
	datac => \PIP3|ULA|cout~44_combout\,
	datad => \PIP3|ULA|cout~47_combout\,
	combout => \PIP3|ULA|cout~57_combout\);

-- Location: LCCOMB_X72_Y20_N10
\PIP3|ULA|cout~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~58_combout\ = (!\PIP3|ULA|cout~56_combout\ & ((\PIP3|MUX2|S[15]~9_combout\ & ((\PIP3|ULA|cout~57_combout\) # (!\PIP3|MUX1|S[15]~17_combout\))) # (!\PIP3|MUX2|S[15]~9_combout\ & (!\PIP3|MUX1|S[15]~17_combout\ & \PIP3|ULA|cout~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[15]~9_combout\,
	datab => \PIP3|MUX1|S[15]~17_combout\,
	datac => \PIP3|ULA|cout~56_combout\,
	datad => \PIP3|ULA|cout~57_combout\,
	combout => \PIP3|ULA|cout~58_combout\);

-- Location: LCCOMB_X72_Y20_N6
\PIP3|ULA|cout~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~63_combout\ = (\PIP3|MUX2|S[17]~31_combout\ & ((\PIP3|ULA|cout~55_combout\) # ((\PIP3|ULA|cout~58_combout\) # (!\PIP3|MUX1|S[17]~15_combout\)))) # (!\PIP3|MUX2|S[17]~31_combout\ & (!\PIP3|MUX1|S[17]~15_combout\ & 
-- ((\PIP3|ULA|cout~55_combout\) # (\PIP3|ULA|cout~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|cout~55_combout\,
	datab => \PIP3|MUX2|S[17]~31_combout\,
	datac => \PIP3|MUX1|S[17]~15_combout\,
	datad => \PIP3|ULA|cout~58_combout\,
	combout => \PIP3|ULA|cout~63_combout\);

-- Location: LCCOMB_X72_Y20_N0
\PIP3|ULA|cout~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~64_combout\ = (\PIP3|MUX1|S[18]~14_combout\ & (\PIP3|MUX2|S[18]~30_combout\ & \PIP3|ULA|cout~63_combout\)) # (!\PIP3|MUX1|S[18]~14_combout\ & ((\PIP3|MUX2|S[18]~30_combout\) # (\PIP3|ULA|cout~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[18]~14_combout\,
	datac => \PIP3|MUX2|S[18]~30_combout\,
	datad => \PIP3|ULA|cout~63_combout\,
	combout => \PIP3|ULA|cout~64_combout\);

-- Location: LCCOMB_X72_Y20_N2
\PIP3|ULA|cout~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~65_combout\ = (\PIP3|MUX2|S[19]~29_combout\ & ((\PIP3|ULA|cout~64_combout\) # (!\PIP3|MUX1|S[19]~13_combout\))) # (!\PIP3|MUX2|S[19]~29_combout\ & (!\PIP3|MUX1|S[19]~13_combout\ & \PIP3|ULA|cout~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[19]~29_combout\,
	datac => \PIP3|MUX1|S[19]~13_combout\,
	datad => \PIP3|ULA|cout~64_combout\,
	combout => \PIP3|ULA|cout~65_combout\);

-- Location: LCCOMB_X71_Y23_N0
\PIP3|ULA|Mux55~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux55~10_combout\ = (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (\PIP3|ULA|cout~62_combout\)) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & ((\PIP3|ULA|cout~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|cout~62_combout\,
	datad => \PIP3|ULA|cout~65_combout\,
	combout => \PIP3|ULA|Mux55~10_combout\);

-- Location: LCCOMB_X71_Y23_N12
\PIP3|ULA|Mux55~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux55~12_combout\ = (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (((\PIP3|ULA|Mux55~11_combout\)))) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((\PIP3|MUX2|S[20]~28_combout\ & ((\PIP3|ULA|Mux55~10_combout\) # 
-- (!\PIP3|ULA|Mux55~11_combout\))) # (!\PIP3|MUX2|S[20]~28_combout\ & (!\PIP3|ULA|Mux55~11_combout\ & \PIP3|ULA|Mux55~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[20]~28_combout\,
	datab => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|Mux55~11_combout\,
	datad => \PIP3|ULA|Mux55~10_combout\,
	combout => \PIP3|ULA|Mux55~12_combout\);

-- Location: LCCOMB_X71_Y23_N6
\PIP3|ULA|Mux55~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux55~13_combout\ = (\PIP3|MUX2|S[21]~27_combout\ & ((\PIP3|MUX1|S[21]~11_combout\ & ((\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\) # (\PIP3|ULA|Mux55~12_combout\))) # (!\PIP3|MUX1|S[21]~11_combout\ & ((!\PIP3|ULA|Mux55~12_combout\))))) # 
-- (!\PIP3|MUX2|S[21]~27_combout\ & ((\PIP3|MUX1|S[21]~11_combout\ & ((!\PIP3|ULA|Mux55~12_combout\))) # (!\PIP3|MUX1|S[21]~11_combout\ & (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & \PIP3|ULA|Mux55~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[21]~27_combout\,
	datab => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datac => \PIP3|MUX1|S[21]~11_combout\,
	datad => \PIP3|ULA|Mux55~12_combout\,
	combout => \PIP3|ULA|Mux55~13_combout\);

-- Location: LCCOMB_X71_Y23_N4
\PIP3|ULA|Mux55~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux55~14_combout\ = (\PIP3|EXMEM|ResultULA[14]~113_combout\ & ((\PIP3|ULA|Mux55~9_combout\) # ((!\PIP3|EXMEM|ResultULA[14]~112_combout\)))) # (!\PIP3|EXMEM|ResultULA[14]~113_combout\ & (((\PIP3|EXMEM|ResultULA[14]~112_combout\ & 
-- !\PIP3|ULA|Mux55~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[14]~113_combout\,
	datab => \PIP3|ULA|Mux55~9_combout\,
	datac => \PIP3|EXMEM|ResultULA[14]~112_combout\,
	datad => \PIP3|ULA|Mux55~13_combout\,
	combout => \PIP3|ULA|Mux55~14_combout\);

-- Location: LCCOMB_X68_Y23_N14
\PIP3|ULA|ShiftLeft0~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~105_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftLeft2~16_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftLeft0~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~103_combout\,
	datab => \PIP3|MUX1|S[1]~28_combout\,
	datac => \PIP3|ULA|ShiftLeft2~16_combout\,
	combout => \PIP3|ULA|ShiftLeft0~105_combout\);

-- Location: LCFF_X74_Y21_N1
\PIP2|IDEX|signImm[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(10),
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|signImm\(10));

-- Location: LCCOMB_X74_Y22_N16
\PIP3|MUX2|S[10]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX2|S[10]~14_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|signImm\(10))))) # (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP2|IDEX|saida2[10]~reg0_Duplicate_1_regout\) # ((!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[10]~reg0_Duplicate_1_regout\,
	datab => \PIP2|IDEX|signImm\(10),
	datac => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|OrigAALU~regout\,
	combout => \PIP3|MUX2|S[10]~14_combout\);

-- Location: LCCOMB_X68_Y23_N20
\PIP3|ULA|ShiftLeft0~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~112_combout\ = (\PIP3|MUX1|S[0]~1_combout\ & ((\PIP3|MUX2|S[10]~14_combout\))) # (!\PIP3|MUX1|S[0]~1_combout\ & (\PIP3|MUX2|S[11]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[0]~1_combout\,
	datac => \PIP3|MUX2|S[11]~13_combout\,
	datad => \PIP3|MUX2|S[10]~14_combout\,
	combout => \PIP3|ULA|ShiftLeft0~112_combout\);

-- Location: LCCOMB_X67_Y17_N30
\PIP3|ULA|ShiftLeft0~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~120_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftLeft0~112_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftLeft0~119_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft0~119_combout\,
	datac => \PIP3|MUX1|S[1]~28_combout\,
	datad => \PIP3|ULA|ShiftLeft0~112_combout\,
	combout => \PIP3|ULA|ShiftLeft0~120_combout\);

-- Location: LCCOMB_X67_Y19_N28
\PIP3|ULA|ShiftLeft0~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~121_combout\ = (\PIP3|MUX1|S[2]~29_combout\ & (\PIP3|ULA|ShiftLeft0~105_combout\)) # (!\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|ULA|ShiftLeft0~120_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft0~105_combout\,
	datac => \PIP3|ULA|ShiftLeft0~120_combout\,
	datad => \PIP3|MUX1|S[2]~29_combout\,
	combout => \PIP3|ULA|ShiftLeft0~121_combout\);

-- Location: LCCOMB_X66_Y18_N16
\PIP3|EXMEM|ResultULA[18]~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[18]~118_combout\ = (\PIP3|MUX1|S[31]~0_combout\) # ((\PIP3|MUX1|S[3]~30_combout\ & \PIP3|ULA|ShiftLeft0~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[3]~30_combout\,
	datab => \PIP3|MUX1|S[31]~0_combout\,
	datac => \PIP3|ULA|ShiftLeft0~79_combout\,
	combout => \PIP3|EXMEM|ResultULA[18]~118_combout\);

-- Location: LCCOMB_X67_Y19_N30
\PIP3|ULA|ShiftLeft0~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~89_combout\ = (!\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|MUX1|S[2]~29_combout\ & (\PIP3|ULA|ShiftLeft0~81_combout\)) # (!\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|ULA|ShiftLeft2~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[1]~28_combout\,
	datab => \PIP3|ULA|ShiftLeft0~81_combout\,
	datac => \PIP3|MUX1|S[2]~29_combout\,
	datad => \PIP3|ULA|ShiftLeft2~9_combout\,
	combout => \PIP3|ULA|ShiftLeft0~89_combout\);

-- Location: LCCOMB_X67_Y19_N8
\PIP3|ULA|ShiftLeft0~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~90_combout\ = (\PIP3|ULA|ShiftLeft0~89_combout\) # ((\PIP3|MUX1|S[1]~28_combout\ & (!\PIP3|MUX1|S[2]~29_combout\ & \PIP3|ULA|ShiftLeft0~85_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[1]~28_combout\,
	datab => \PIP3|ULA|ShiftLeft0~89_combout\,
	datac => \PIP3|MUX1|S[2]~29_combout\,
	datad => \PIP3|ULA|ShiftLeft0~85_combout\,
	combout => \PIP3|ULA|ShiftLeft0~90_combout\);

-- Location: LCCOMB_X68_Y18_N8
\PIP3|ULA|Mux55~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux55~6_combout\ = (\PIP3|ULA|ShiftLeft0~90_combout\ & !\PIP3|ULA|Mux46~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|ULA|ShiftLeft0~90_combout\,
	datad => \PIP3|ULA|Mux46~2_combout\,
	combout => \PIP3|ULA|Mux55~6_combout\);

-- Location: LCCOMB_X66_Y18_N14
\PIP3|EXMEM|ResultULA[18]~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[18]~119_combout\ = (!\PIP3|ULA|ShiftLeft0~79_combout\ & (((!\PIP3|ULA|Add0~8_combout\ & !\PIP3|ULA|ShiftRight0~50_combout\)) # (!\PIP3|EXMEM|ResultULA[18]~118_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[18]~118_combout\,
	datab => \PIP3|ULA|Add0~8_combout\,
	datac => \PIP3|ULA|ShiftLeft0~79_combout\,
	datad => \PIP3|ULA|ShiftRight0~50_combout\,
	combout => \PIP3|EXMEM|ResultULA[18]~119_combout\);

-- Location: LCCOMB_X67_Y18_N0
\PIP3|ULA|Mux55~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux55~7_combout\ = (\PIP3|EXMEM|ResultULA[18]~118_combout\ & (\PIP3|ULA|ShiftRight0~111_combout\ & ((\PIP3|EXMEM|ResultULA[18]~119_combout\)))) # (!\PIP3|EXMEM|ResultULA[18]~118_combout\ & (((\PIP3|ULA|Mux55~6_combout\) # 
-- (!\PIP3|EXMEM|ResultULA[18]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~111_combout\,
	datab => \PIP3|EXMEM|ResultULA[18]~118_combout\,
	datac => \PIP3|ULA|Mux55~6_combout\,
	datad => \PIP3|EXMEM|ResultULA[18]~119_combout\,
	combout => \PIP3|ULA|Mux55~7_combout\);

-- Location: LCCOMB_X67_Y19_N12
\PIP3|ULA|Mux55~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux55~8_combout\ = (\PIP3|ULA|ShiftLeft0~79_combout\ & ((\PIP3|ULA|Mux55~7_combout\ & (\PIP3|ULA|ShiftLeft0~142_combout\)) # (!\PIP3|ULA|Mux55~7_combout\ & ((\PIP3|ULA|ShiftLeft0~121_combout\))))) # (!\PIP3|ULA|ShiftLeft0~79_combout\ & 
-- (((\PIP3|ULA|Mux55~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~142_combout\,
	datab => \PIP3|ULA|ShiftLeft0~79_combout\,
	datac => \PIP3|ULA|ShiftLeft0~121_combout\,
	datad => \PIP3|ULA|Mux55~7_combout\,
	combout => \PIP3|ULA|Mux55~8_combout\);

-- Location: LCCOMB_X71_Y23_N22
\PIP3|ULA|Mux55~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux55~15_combout\ = (\PIP3|EXMEM|ResultULA[14]~111_combout\ & ((\PIP3|ULA|Mux55~14_combout\ & ((\PIP3|ULA|Mux55~8_combout\))) # (!\PIP3|ULA|Mux55~14_combout\ & (\PIP3|ULA|Mux55~9_combout\)))) # (!\PIP3|EXMEM|ResultULA[14]~111_combout\ & 
-- (((!\PIP3|ULA|Mux55~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[14]~111_combout\,
	datab => \PIP3|ULA|Mux55~9_combout\,
	datac => \PIP3|ULA|Mux55~14_combout\,
	datad => \PIP3|ULA|Mux55~8_combout\,
	combout => \PIP3|ULA|Mux55~15_combout\);

-- Location: LCCOMB_X71_Y23_N30
\PIP3|EXMEM|ResultULA[21]~reg0_Duplicate_1SLOAD_MUX\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[21]~reg0_Duplicate_1SLOAD_MUX_combout\ = (\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & ((\PIP3|ULA|Mux55~15_combout\))) # (!\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & (\PIP3|EXMEM|ResultULA[21]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\,
	datac => \PIP3|EXMEM|ResultULA[21]~11_combout\,
	datad => \PIP3|ULA|Mux55~15_combout\,
	combout => \PIP3|EXMEM|ResultULA[21]~reg0_Duplicate_1SLOAD_MUX_combout\);

-- Location: LCFF_X71_Y23_N31
\PIP3|EXMEM|ResultULA[21]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|EXMEM|ResultULA[21]~reg0_Duplicate_1SLOAD_MUX_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|ResultULA[21]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X75_Y23_N30
\PIP3|EXMEM|ResultULA[21]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[21]~73_combout\ = (\PIP3|EXMEM|ResultULA[21]~reg0_Duplicate_1_regout\) # (!\PIP3|EXMEM|ResultULA[0]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	datac => \PIP3|EXMEM|ResultULA[21]~reg0_Duplicate_1_regout\,
	combout => \PIP3|EXMEM|ResultULA[21]~73_combout\);

-- Location: LCFF_X79_Y23_N29
\PIP4|MEMWB|ResultULA[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP3|EXMEM|ResultULA[21]~73_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|ResultULA\(21));

-- Location: LCCOMB_X74_Y18_N0
\PIP2|IDEX|saida2[22]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[22]~54_combout\ = (\PIP2|IDEX|saida2[22]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|saida2[22]~reg0_Duplicate_1_regout\,
	combout => \PIP2|IDEX|saida2[22]~54_combout\);

-- Location: LCFF_X75_Y21_N19
\PIP3|EXMEM|wrtData[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP2|IDEX|saida2[22]~54_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|wrtData\(22));

-- Location: LCCOMB_X75_Y20_N8
\PIP2|IDEX|saida2[23]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[23]~55_combout\ = (\PIP2|IDEX|saida2[23]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|saida2[23]~reg0_Duplicate_1_regout\,
	combout => \PIP2|IDEX|saida2[23]~55_combout\);

-- Location: LCFF_X77_Y20_N25
\PIP3|EXMEM|wrtData[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP2|IDEX|saida2[23]~55_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|wrtData\(23));

-- Location: LCCOMB_X82_Y26_N14
\PIP2|BREG|regs[3][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[3][24]~feeder_combout\ = \PIP2|DataEscrita[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[24]~24_combout\,
	combout => \PIP2|BREG|regs[3][24]~feeder_combout\);

-- Location: LCFF_X82_Y26_N15
\PIP2|BREG|regs[3][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[3][24]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[3][24]~regout\);

-- Location: LCFF_X81_Y25_N7
\PIP2|BREG|regs[1][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[24]~24_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[1][24]~regout\);

-- Location: LCFF_X81_Y26_N15
\PIP2|BREG|regs[9][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[24]~24_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[9][24]~regout\);

-- Location: LCCOMB_X81_Y26_N14
\PIP2|BREG|Mux7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux7~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|regs[9][24]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|regs[1][24]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[1][24]~regout\,
	datac => \PIP2|BREG|regs[9][24]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux7~10_combout\);

-- Location: LCCOMB_X82_Y26_N4
\PIP2|BREG|Mux7~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux7~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux7~10_combout\ & (\PIP2|BREG|regs[11][24]~regout\)) # (!\PIP2|BREG|Mux7~10_combout\ & ((\PIP2|BREG|regs[3][24]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux7~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[11][24]~regout\,
	datab => \PIP2|BREG|regs[3][24]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP2|BREG|Mux7~10_combout\,
	combout => \PIP2|BREG|Mux7~11_combout\);

-- Location: LCCOMB_X85_Y24_N2
\PIP2|BREG|regs[13][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[13][24]~feeder_combout\ = \PIP2|DataEscrita[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[24]~24_combout\,
	combout => \PIP2|BREG|regs[13][24]~feeder_combout\);

-- Location: LCFF_X85_Y24_N3
\PIP2|BREG|regs[13][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[13][24]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[13][24]~regout\);

-- Location: LCCOMB_X91_Y25_N26
\PIP2|BREG|regs[7][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[7][24]~feeder_combout\ = \PIP2|DataEscrita[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[24]~24_combout\,
	combout => \PIP2|BREG|regs[7][24]~feeder_combout\);

-- Location: LCFF_X91_Y25_N27
\PIP2|BREG|regs[7][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[7][24]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[7][24]~regout\);

-- Location: LCCOMB_X85_Y24_N0
\PIP2|BREG|Mux7~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux7~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[7][24]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[5][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[5][24]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP2|BREG|regs[7][24]~regout\,
	combout => \PIP2|BREG|Mux7~17_combout\);

-- Location: LCCOMB_X85_Y24_N22
\PIP2|BREG|Mux7~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux7~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux7~17_combout\ & (\PIP2|BREG|regs[15][24]~regout\)) # (!\PIP2|BREG|Mux7~17_combout\ & ((\PIP2|BREG|regs[13][24]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux7~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[15][24]~regout\,
	datab => \PIP2|BREG|regs[13][24]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux7~17_combout\,
	combout => \PIP2|BREG|Mux7~18_combout\);

-- Location: LCFF_X79_Y23_N15
\PIP2|BREG|regs[2][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[24]~24_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[2][24]~regout\);

-- Location: LCCOMB_X78_Y23_N0
\PIP2|BREG|regs[10][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[10][24]~feeder_combout\ = \PIP2|DataEscrita[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[24]~24_combout\,
	combout => \PIP2|BREG|regs[10][24]~feeder_combout\);

-- Location: LCFF_X78_Y23_N1
\PIP2|BREG|regs[10][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[10][24]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[10][24]~regout\);

-- Location: LCCOMB_X78_Y23_N18
\PIP2|BREG|Mux7~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux7~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[10][24]~regout\))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[8][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[8][24]~regout\,
	datab => \PIP2|BREG|regs[10][24]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux7~14_combout\);

-- Location: LCCOMB_X78_Y23_N16
\PIP2|BREG|Mux7~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux7~15_combout\ = (\PIP2|BREG|Mux7~14_combout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & \PIP2|BREG|regs[2][24]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|regs[2][24]~regout\,
	datad => \PIP2|BREG|Mux7~14_combout\,
	combout => \PIP2|BREG|Mux7~15_combout\);

-- Location: LCCOMB_X85_Y26_N28
\PIP2|BREG|regs[14][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[14][24]~feeder_combout\ = \PIP2|DataEscrita[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[24]~24_combout\,
	combout => \PIP2|BREG|regs[14][24]~feeder_combout\);

-- Location: LCFF_X85_Y26_N29
\PIP2|BREG|regs[14][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[14][24]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[14][24]~regout\);

-- Location: LCFF_X86_Y27_N23
\PIP2|BREG|regs[4][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[24]~24_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[4][24]~regout\);

-- Location: LCCOMB_X86_Y27_N8
\PIP2|BREG|Mux7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux7~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[6][24]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[4][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[6][24]~regout\,
	datab => \PIP2|BREG|regs[4][24]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux7~12_combout\);

-- Location: LCCOMB_X85_Y26_N26
\PIP2|BREG|Mux7~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux7~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux7~12_combout\ & ((\PIP2|BREG|regs[14][24]~regout\))) # (!\PIP2|BREG|Mux7~12_combout\ & (\PIP2|BREG|regs[12][24]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[12][24]~regout\,
	datab => \PIP2|BREG|regs[14][24]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux7~12_combout\,
	combout => \PIP2|BREG|Mux7~13_combout\);

-- Location: LCCOMB_X78_Y23_N30
\PIP2|BREG|Mux7~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux7~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux7~13_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|Mux7~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|Mux7~15_combout\,
	datad => \PIP2|BREG|Mux7~13_combout\,
	combout => \PIP2|BREG|Mux7~16_combout\);

-- Location: LCCOMB_X78_Y23_N28
\PIP2|BREG|Mux7~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux7~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux7~16_combout\ & ((\PIP2|BREG|Mux7~18_combout\))) # (!\PIP2|BREG|Mux7~16_combout\ & (\PIP2|BREG|Mux7~11_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux7~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP2|BREG|Mux7~11_combout\,
	datac => \PIP2|BREG|Mux7~18_combout\,
	datad => \PIP2|BREG|Mux7~16_combout\,
	combout => \PIP2|BREG|Mux7~19_combout\);

-- Location: LCCOMB_X78_Y23_N22
\PIP2|BREG|Mux7~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux7~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & (\PIP2|BREG|Mux7~9_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & ((\PIP2|BREG|Mux7~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux7~9_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25),
	datad => \PIP2|BREG|Mux7~19_combout\,
	combout => \PIP2|BREG|Mux7~20_combout\);

-- Location: LCCOMB_X78_Y20_N6
\PIP2|SOMB|result[20]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|SOMB|result[20]~36_combout\ = ((\PIP1|IFID|PC4OUT\(20) $ (\PIP2|imm32[29]~14_combout\ $ (!\PIP2|SOMB|result[19]~35\)))) # (GND)
-- \PIP2|SOMB|result[20]~37\ = CARRY((\PIP1|IFID|PC4OUT\(20) & ((\PIP2|imm32[29]~14_combout\) # (!\PIP2|SOMB|result[19]~35\))) # (!\PIP1|IFID|PC4OUT\(20) & (\PIP2|imm32[29]~14_combout\ & !\PIP2|SOMB|result[19]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(20),
	datab => \PIP2|imm32[29]~14_combout\,
	datad => VCC,
	cin => \PIP2|SOMB|result[19]~35\,
	combout => \PIP2|SOMB|result[20]~36_combout\,
	cout => \PIP2|SOMB|result[20]~37\);

-- Location: LCCOMB_X78_Y20_N8
\PIP2|SOMB|result[21]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|SOMB|result[21]~38_combout\ = (\PIP1|IFID|PC4OUT\(21) & ((\PIP2|imm32[29]~14_combout\ & (\PIP2|SOMB|result[20]~37\ & VCC)) # (!\PIP2|imm32[29]~14_combout\ & (!\PIP2|SOMB|result[20]~37\)))) # (!\PIP1|IFID|PC4OUT\(21) & ((\PIP2|imm32[29]~14_combout\ & 
-- (!\PIP2|SOMB|result[20]~37\)) # (!\PIP2|imm32[29]~14_combout\ & ((\PIP2|SOMB|result[20]~37\) # (GND)))))
-- \PIP2|SOMB|result[21]~39\ = CARRY((\PIP1|IFID|PC4OUT\(21) & (!\PIP2|imm32[29]~14_combout\ & !\PIP2|SOMB|result[20]~37\)) # (!\PIP1|IFID|PC4OUT\(21) & ((!\PIP2|SOMB|result[20]~37\) # (!\PIP2|imm32[29]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(21),
	datab => \PIP2|imm32[29]~14_combout\,
	datad => VCC,
	cin => \PIP2|SOMB|result[20]~37\,
	combout => \PIP2|SOMB|result[21]~38_combout\,
	cout => \PIP2|SOMB|result[21]~39\);

-- Location: LCCOMB_X78_Y20_N10
\PIP2|SOMB|result[22]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|SOMB|result[22]~40_combout\ = ((\PIP1|IFID|PC4OUT\(22) $ (\PIP2|imm32[29]~14_combout\ $ (!\PIP2|SOMB|result[21]~39\)))) # (GND)
-- \PIP2|SOMB|result[22]~41\ = CARRY((\PIP1|IFID|PC4OUT\(22) & ((\PIP2|imm32[29]~14_combout\) # (!\PIP2|SOMB|result[21]~39\))) # (!\PIP1|IFID|PC4OUT\(22) & (\PIP2|imm32[29]~14_combout\ & !\PIP2|SOMB|result[21]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(22),
	datab => \PIP2|imm32[29]~14_combout\,
	datad => VCC,
	cin => \PIP2|SOMB|result[21]~39\,
	combout => \PIP2|SOMB|result[22]~40_combout\,
	cout => \PIP2|SOMB|result[22]~41\);

-- Location: LCCOMB_X78_Y20_N12
\PIP2|SOMB|result[23]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|SOMB|result[23]~42_combout\ = (\PIP1|IFID|PC4OUT\(23) & ((\PIP2|imm32[29]~14_combout\ & (\PIP2|SOMB|result[22]~41\ & VCC)) # (!\PIP2|imm32[29]~14_combout\ & (!\PIP2|SOMB|result[22]~41\)))) # (!\PIP1|IFID|PC4OUT\(23) & ((\PIP2|imm32[29]~14_combout\ & 
-- (!\PIP2|SOMB|result[22]~41\)) # (!\PIP2|imm32[29]~14_combout\ & ((\PIP2|SOMB|result[22]~41\) # (GND)))))
-- \PIP2|SOMB|result[23]~43\ = CARRY((\PIP1|IFID|PC4OUT\(23) & (!\PIP2|imm32[29]~14_combout\ & !\PIP2|SOMB|result[22]~41\)) # (!\PIP1|IFID|PC4OUT\(23) & ((!\PIP2|SOMB|result[22]~41\) # (!\PIP2|imm32[29]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(23),
	datab => \PIP2|imm32[29]~14_combout\,
	datad => VCC,
	cin => \PIP2|SOMB|result[22]~41\,
	combout => \PIP2|SOMB|result[23]~42_combout\,
	cout => \PIP2|SOMB|result[23]~43\);

-- Location: LCCOMB_X78_Y20_N14
\PIP2|SOMB|result[24]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|SOMB|result[24]~44_combout\ = ((\PIP2|imm32[29]~14_combout\ $ (\PIP1|IFID|PC4OUT\(24) $ (!\PIP2|SOMB|result[23]~43\)))) # (GND)
-- \PIP2|SOMB|result[24]~45\ = CARRY((\PIP2|imm32[29]~14_combout\ & ((\PIP1|IFID|PC4OUT\(24)) # (!\PIP2|SOMB|result[23]~43\))) # (!\PIP2|imm32[29]~14_combout\ & (\PIP1|IFID|PC4OUT\(24) & !\PIP2|SOMB|result[23]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|imm32[29]~14_combout\,
	datab => \PIP1|IFID|PC4OUT\(24),
	datad => VCC,
	cin => \PIP2|SOMB|result[23]~43\,
	combout => \PIP2|SOMB|result[24]~44_combout\,
	cout => \PIP2|SOMB|result[24]~45\);

-- Location: LCCOMB_X78_Y22_N26
\PIP2|IDEX|PCbranch[24]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|PCbranch[24]~22_combout\ = (\PIP2|process_1~4_combout\ & (\PIP2|BREG|Mux7~20_combout\)) # (!\PIP2|process_1~4_combout\ & ((\PIP2|SOMB|result[24]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|process_1~4_combout\,
	datab => \PIP2|BREG|Mux7~20_combout\,
	datad => \PIP2|SOMB|result[24]~44_combout\,
	combout => \PIP2|IDEX|PCbranch[24]~22_combout\);

-- Location: LCFF_X78_Y22_N27
\PIP2|IDEX|PCbranch[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|PCbranch[24]~22_combout\,
	sdata => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	aclr => \rst~combout\,
	sload => \PIP2|CTRL|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|PCbranch\(24));

-- Location: LCCOMB_X78_Y19_N22
\PIP1|PCatualaux2[24]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[24]~52_combout\ = (\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP2|IDEX|PCbranch\(24)))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP1|IFID|PC4OUT\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datac => \PIP1|IFID|PC4OUT\(24),
	datad => \PIP2|IDEX|PCbranch\(24),
	combout => \PIP1|PCatualaux2[24]~52_combout\);

-- Location: LCCOMB_X79_Y19_N14
\PIP1|IFID|PC4OUT[24]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|IFID|PC4OUT[24]~73_combout\ = (\PIP1|IFID|PC4OUT[23]~72\ & (\inicio~regout\ & (\PIP1|PCatualaux2[24]~52_combout\ & VCC))) # (!\PIP1|IFID|PC4OUT[23]~72\ & ((((\inicio~regout\ & \PIP1|PCatualaux2[24]~52_combout\)))))
-- \PIP1|IFID|PC4OUT[24]~74\ = CARRY((\inicio~regout\ & (\PIP1|PCatualaux2[24]~52_combout\ & !\PIP1|IFID|PC4OUT[23]~72\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inicio~regout\,
	datab => \PIP1|PCatualaux2[24]~52_combout\,
	datad => VCC,
	cin => \PIP1|IFID|PC4OUT[23]~72\,
	combout => \PIP1|IFID|PC4OUT[24]~73_combout\,
	cout => \PIP1|IFID|PC4OUT[24]~74\);

-- Location: LCFF_X79_Y19_N15
\PIP1|IFID|PC4OUT[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP1|IFID|PC4OUT[24]~73_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PC4OUT\(24));

-- Location: LCCOMB_X71_Y21_N16
\PIP3|MUX2|S[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX2|S[0]~0_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(0))) # (!\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|saida2[0]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|signImm\(0),
	datab => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP2|IDEX|saida2[0]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP3|MUX2|S[0]~0_combout\);

-- Location: LCCOMB_X68_Y18_N22
\PIP3|ULA|cout~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~6_combout\ = (!\PIP3|MUX1|S[0]~1_combout\ & \PIP3|MUX2|S[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|MUX1|S[0]~1_combout\,
	datad => \PIP3|MUX2|S[0]~0_combout\,
	combout => \PIP3|ULA|cout~6_combout\);

-- Location: LCCOMB_X67_Y18_N14
\PIP3|ULA|ShiftLeft2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft2~13_combout\ = (\PIP3|MUX1|S[0]~1_combout\ & (\PIP3|MUX2|S[5]~7_combout\)) # (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP3|MUX2|S[6]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[5]~7_combout\,
	datab => \PIP3|MUX2|S[6]~6_combout\,
	datad => \PIP3|MUX1|S[0]~1_combout\,
	combout => \PIP3|ULA|ShiftLeft2~13_combout\);

-- Location: LCCOMB_X67_Y18_N16
\PIP3|ULA|ShiftLeft0~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~98_combout\ = (\PIP3|MUX1|S[0]~1_combout\ & ((\PIP3|MUX2|S[7]~5_combout\))) # (!\PIP3|MUX1|S[0]~1_combout\ & (\PIP3|MUX2|S[8]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[0]~1_combout\,
	datac => \PIP3|MUX2|S[8]~16_combout\,
	datad => \PIP3|MUX2|S[7]~5_combout\,
	combout => \PIP3|ULA|ShiftLeft0~98_combout\);

-- Location: LCCOMB_X66_Y18_N8
\PIP3|ULA|ShiftLeft1~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~27_combout\ = (\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftLeft2~13_combout\)) # (!\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftLeft0~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft2~13_combout\,
	datac => \PIP3|ULA|ShiftLeft0~98_combout\,
	datad => \PIP3|ULA|Add0~2_combout\,
	combout => \PIP3|ULA|ShiftLeft1~27_combout\);

-- Location: LCCOMB_X65_Y18_N28
\PIP3|ULA|ShiftLeft1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~28_combout\ = (\PIP3|ULA|Add0~4_combout\ & (\PIP3|ULA|ShiftLeft1~17_combout\)) # (!\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|ShiftLeft1~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft1~17_combout\,
	datac => \PIP3|ULA|ShiftLeft1~27_combout\,
	datad => \PIP3|ULA|Add0~4_combout\,
	combout => \PIP3|ULA|ShiftLeft1~28_combout\);

-- Location: LCCOMB_X65_Y18_N2
\PIP3|ULA|ShiftLeft1~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~29_combout\ = (\PIP3|ULA|Add0~6_combout\ & (\PIP3|ULA|ShiftLeft1~12_combout\ & (\PIP3|ULA|cout~6_combout\))) # (!\PIP3|ULA|Add0~6_combout\ & (((\PIP3|ULA|ShiftLeft1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft1~12_combout\,
	datab => \PIP3|ULA|cout~6_combout\,
	datac => \PIP3|ULA|Add0~6_combout\,
	datad => \PIP3|ULA|ShiftLeft1~28_combout\,
	combout => \PIP3|ULA|ShiftLeft1~29_combout\);

-- Location: LCCOMB_X74_Y20_N24
\PIP3|ULA|ShiftRight2~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~36_combout\ = ((\PIP3|MUX1|S[0]~1_combout\ & ((\PIP2|IDEX|saida2[25]~reg0_Duplicate_1_regout\))) # (!\PIP3|MUX1|S[0]~1_combout\ & (\PIP2|IDEX|saida2[24]~reg0_Duplicate_1_regout\))) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[24]~reg0_Duplicate_1_regout\,
	datab => \PIP2|IDEX|saida2[25]~reg0_Duplicate_1_regout\,
	datac => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP3|MUX1|S[0]~1_combout\,
	combout => \PIP3|ULA|ShiftRight2~36_combout\);

-- Location: LCCOMB_X75_Y24_N20
\PIP3|ULA|ShiftRight2~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~35_combout\ = ((\PIP3|MUX1|S[0]~1_combout\ & (\PIP2|IDEX|saida2[27]~reg0_Duplicate_1_regout\)) # (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP2|IDEX|saida2[26]~reg0_Duplicate_1_regout\)))) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[27]~reg0_Duplicate_1_regout\,
	datab => \PIP2|IDEX|saida2[26]~reg0_Duplicate_1_regout\,
	datac => \PIP3|MUX1|S[0]~1_combout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP3|ULA|ShiftRight2~35_combout\);

-- Location: LCCOMB_X63_Y20_N24
\PIP3|ULA|ShiftRight1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~36_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftRight2~35_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftRight2~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftRight2~36_combout\,
	datac => \PIP3|MUX1|S[1]~28_combout\,
	datad => \PIP3|ULA|ShiftRight2~35_combout\,
	combout => \PIP3|ULA|ShiftRight1~36_combout\);

-- Location: LCCOMB_X74_Y18_N22
\PIP3|ULA|ShiftRight2~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~34_combout\ = ((\PIP3|MUX1|S[0]~1_combout\ & ((\PIP2|IDEX|saida2[29]~reg0_Duplicate_1_regout\))) # (!\PIP3|MUX1|S[0]~1_combout\ & (\PIP2|IDEX|saida2[28]~reg0_Duplicate_1_regout\))) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[28]~reg0_Duplicate_1_regout\,
	datab => \PIP2|IDEX|saida2[29]~reg0_Duplicate_1_regout\,
	datac => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP3|MUX1|S[0]~1_combout\,
	combout => \PIP3|ULA|ShiftRight2~34_combout\);

-- Location: LCCOMB_X75_Y19_N26
\PIP3|ULA|ShiftRight2~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~33_combout\ = ((\PIP3|MUX1|S[0]~1_combout\ & ((\PIP2|IDEX|saida2[31]~reg0_Duplicate_1_regout\))) # (!\PIP3|MUX1|S[0]~1_combout\ & (\PIP2|IDEX|saida2[30]~reg0_Duplicate_1_regout\))) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[30]~reg0_Duplicate_1_regout\,
	datab => \PIP2|IDEX|saida2[5]~en_regout\,
	datac => \PIP3|MUX1|S[0]~1_combout\,
	datad => \PIP2|IDEX|saida2[31]~reg0_Duplicate_1_regout\,
	combout => \PIP3|ULA|ShiftRight2~33_combout\);

-- Location: LCCOMB_X63_Y21_N18
\PIP3|ULA|ShiftRight1~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~35_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftRight2~33_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftRight2~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[1]~28_combout\,
	datac => \PIP3|ULA|ShiftRight2~34_combout\,
	datad => \PIP3|ULA|ShiftRight2~33_combout\,
	combout => \PIP3|ULA|ShiftRight1~35_combout\);

-- Location: LCCOMB_X62_Y20_N28
\PIP3|ULA|Mux46~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux46~14_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|ULA|ShiftRight1~35_combout\))) # (!\PIP3|MUX1|S[2]~29_combout\ & (\PIP3|ULA|ShiftRight1~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[2]~29_combout\,
	datab => \PIP3|ULA|ShiftRight1~36_combout\,
	datac => \PIP2|IDEX|OrigAALU~regout\,
	datad => \PIP3|ULA|ShiftRight1~35_combout\,
	combout => \PIP3|ULA|Mux46~14_combout\);

-- Location: LCCOMB_X63_Y19_N0
\PIP3|ULA|Mux58~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux58~12_combout\ = (!\PIP3|MUX1|S[3]~30_combout\ & (\PIP3|ULA|ShiftLeft0~79_combout\ & ((\PIP3|ULA|Mux46~14_combout\) # (\PIP3|MUX2|S[31]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[3]~30_combout\,
	datab => \PIP3|ULA|ShiftLeft0~79_combout\,
	datac => \PIP3|ULA|Mux46~14_combout\,
	datad => \PIP3|MUX2|S[31]~17_combout\,
	combout => \PIP3|ULA|Mux58~12_combout\);

-- Location: LCCOMB_X68_Y21_N22
\PIP3|EXMEM|ResultULA[26]~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[26]~126_combout\ = (\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\) # (!\PIP3|EXMEM|ResultULA[18]~115_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\,
	datad => \PIP3|EXMEM|ResultULA[18]~115_combout\,
	combout => \PIP3|EXMEM|ResultULA[26]~126_combout\);

-- Location: LCCOMB_X75_Y20_N6
\PIP3|MUX1|S[23]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX1|S[23]~9_combout\ = (\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|signImm\(15))))) # (!\PIP2|IDEX|isShift~regout\ & ((\PIP2|IDEX|saida1[23]~reg0_Duplicate_1_regout\) # ((!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida1[23]~reg0_Duplicate_1_regout\,
	datab => \PIP2|IDEX|signImm\(15),
	datac => \PIP2|IDEX|isShift~regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP3|MUX1|S[23]~9_combout\);

-- Location: LCCOMB_X71_Y20_N10
\PIP3|ULA|cout~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~78_combout\ = (!\PIP3|MUX1|S[23]~9_combout\ & ((\PIP2|IDEX|OrigAALU~regout\ & ((\PIP2|IDEX|signImm\(15)))) # (!\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|saida2[23]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[23]~55_combout\,
	datab => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP3|MUX1|S[23]~9_combout\,
	combout => \PIP3|ULA|cout~78_combout\);

-- Location: LCCOMB_X69_Y20_N14
\PIP3|ULA|Mux58~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux58~20_combout\ = (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (\PIP3|ULA|Mux58~19_combout\)) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (((\PIP3|ULA|cout~78_combout\) # (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux58~19_combout\,
	datab => \PIP3|ULA|cout~78_combout\,
	datac => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datad => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux58~20_combout\);

-- Location: LCCOMB_X82_Y23_N28
\PIP2|BREG|regs[3][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[3][22]~feeder_combout\ = \PIP2|DataEscrita[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[22]~22_combout\,
	combout => \PIP2|BREG|regs[3][22]~feeder_combout\);

-- Location: LCFF_X82_Y23_N29
\PIP2|BREG|regs[3][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[3][22]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[3][22]~regout\);

-- Location: LCCOMB_X81_Y23_N24
\PIP2|BREG|regs[1][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[1][22]~feeder_combout\ = \PIP2|DataEscrita[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[22]~22_combout\,
	combout => \PIP2|BREG|regs[1][22]~feeder_combout\);

-- Location: LCFF_X81_Y23_N25
\PIP2|BREG|regs[1][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[1][22]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[1][22]~regout\);

-- Location: LCFF_X81_Y26_N21
\PIP2|BREG|regs[9][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[22]~22_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[9][22]~regout\);

-- Location: LCCOMB_X81_Y26_N20
\PIP2|BREG|Mux9~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux9~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|regs[9][22]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|regs[1][22]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[1][22]~regout\,
	datac => \PIP2|BREG|regs[9][22]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux9~10_combout\);

-- Location: LCCOMB_X82_Y23_N30
\PIP2|BREG|Mux9~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux9~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux9~10_combout\ & (\PIP2|BREG|regs[11][22]~regout\)) # (!\PIP2|BREG|Mux9~10_combout\ & ((\PIP2|BREG|regs[3][22]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux9~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[11][22]~regout\,
	datab => \PIP2|BREG|regs[3][22]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP2|BREG|Mux9~10_combout\,
	combout => \PIP2|BREG|Mux9~11_combout\);

-- Location: LCCOMB_X79_Y23_N24
\PIP2|BREG|regs[2][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[2][22]~feeder_combout\ = \PIP2|DataEscrita[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[22]~22_combout\,
	combout => \PIP2|BREG|regs[2][22]~feeder_combout\);

-- Location: LCFF_X79_Y23_N25
\PIP2|BREG|regs[2][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[2][22]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[2][22]~regout\);

-- Location: LCCOMB_X82_Y23_N18
\PIP2|BREG|Mux9~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux9~15_combout\ = (\PIP2|BREG|Mux9~14_combout\) # ((\PIP2|BREG|regs[2][22]~regout\ & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux9~14_combout\,
	datab => \PIP2|BREG|regs[2][22]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux9~15_combout\);

-- Location: LCCOMB_X86_Y27_N4
\PIP2|BREG|regs[4][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[4][22]~feeder_combout\ = \PIP2|DataEscrita[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[22]~22_combout\,
	combout => \PIP2|BREG|regs[4][22]~feeder_combout\);

-- Location: LCFF_X86_Y27_N5
\PIP2|BREG|regs[4][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[4][22]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[4][22]~regout\);

-- Location: LCCOMB_X85_Y27_N18
\PIP2|BREG|Mux9~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux9~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[6][22]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[4][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[6][22]~regout\,
	datab => \PIP2|BREG|regs[4][22]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux9~12_combout\);

-- Location: LCCOMB_X85_Y27_N8
\PIP2|BREG|Mux9~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux9~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux9~12_combout\ & ((\PIP2|BREG|regs[14][22]~regout\))) # (!\PIP2|BREG|Mux9~12_combout\ & (\PIP2|BREG|regs[12][22]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux9~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[12][22]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP2|BREG|regs[14][22]~regout\,
	datad => \PIP2|BREG|Mux9~12_combout\,
	combout => \PIP2|BREG|Mux9~13_combout\);

-- Location: LCCOMB_X82_Y23_N4
\PIP2|BREG|Mux9~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux9~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux9~13_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|Mux9~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP2|BREG|Mux9~15_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux9~13_combout\,
	combout => \PIP2|BREG|Mux9~16_combout\);

-- Location: LCFF_X81_Y22_N19
\PIP2|BREG|regs[15][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[22]~22_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[15][22]~regout\);

-- Location: LCCOMB_X89_Y27_N22
\PIP2|BREG|regs[5][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[5][22]~feeder_combout\ = \PIP2|DataEscrita[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[22]~22_combout\,
	combout => \PIP2|BREG|regs[5][22]~feeder_combout\);

-- Location: LCFF_X89_Y27_N23
\PIP2|BREG|regs[5][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[5][22]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[5][22]~regout\);

-- Location: LCCOMB_X90_Y26_N20
\PIP2|BREG|Mux9~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux9~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[7][22]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[5][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[7][22]~regout\,
	datab => \PIP2|BREG|regs[5][22]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux9~17_combout\);

-- Location: LCCOMB_X85_Y24_N18
\PIP2|BREG|Mux9~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux9~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux9~17_combout\ & ((\PIP2|BREG|regs[15][22]~regout\))) # (!\PIP2|BREG|Mux9~17_combout\ & (\PIP2|BREG|regs[13][22]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux9~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[13][22]~regout\,
	datab => \PIP2|BREG|regs[15][22]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux9~17_combout\,
	combout => \PIP2|BREG|Mux9~18_combout\);

-- Location: LCCOMB_X82_Y23_N22
\PIP2|BREG|Mux9~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux9~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux9~16_combout\ & ((\PIP2|BREG|Mux9~18_combout\))) # (!\PIP2|BREG|Mux9~16_combout\ & (\PIP2|BREG|Mux9~11_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux9~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP2|BREG|Mux9~11_combout\,
	datac => \PIP2|BREG|Mux9~16_combout\,
	datad => \PIP2|BREG|Mux9~18_combout\,
	combout => \PIP2|BREG|Mux9~19_combout\);

-- Location: LCFF_X78_Y19_N15
\PIP2|BREG|regs[31][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[22]~22_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[31][22]~regout\);

-- Location: LCFF_X88_Y22_N19
\PIP2|BREG|regs[30][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[22]~22_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[30][22]~regout\);

-- Location: LCCOMB_X88_Y22_N28
\PIP2|BREG|Mux9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux9~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|regs[30][22]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|regs[26][22]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[26][22]~regout\,
	datab => \PIP2|BREG|regs[30][22]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux9~7_combout\);

-- Location: LCCOMB_X87_Y22_N4
\PIP2|BREG|Mux9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux9~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux9~7_combout\ & ((\PIP2|BREG|regs[31][22]~regout\))) # (!\PIP2|BREG|Mux9~7_combout\ & (\PIP2|BREG|regs[27][22]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[27][22]~regout\,
	datab => \PIP2|BREG|regs[31][22]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP2|BREG|Mux9~7_combout\,
	combout => \PIP2|BREG|Mux9~8_combout\);

-- Location: LCCOMB_X91_Y22_N18
\PIP2|BREG|regs[20][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[20][22]~feeder_combout\ = \PIP2|DataEscrita[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[22]~22_combout\,
	combout => \PIP2|BREG|regs[20][22]~feeder_combout\);

-- Location: LCFF_X91_Y22_N19
\PIP2|BREG|regs[20][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[20][22]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[20][22]~regout\);

-- Location: LCFF_X92_Y22_N15
\PIP2|BREG|regs[17][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[22]~22_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[17][22]~regout\);

-- Location: LCCOMB_X92_Y22_N20
\PIP2|BREG|Mux9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux9~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[17][22]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[16][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[16][22]~regout\,
	datab => \PIP2|BREG|regs[17][22]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux9~4_combout\);

-- Location: LCCOMB_X91_Y22_N24
\PIP2|BREG|Mux9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux9~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux9~4_combout\ & (\PIP2|BREG|regs[21][22]~regout\)) # (!\PIP2|BREG|Mux9~4_combout\ & ((\PIP2|BREG|regs[20][22]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[21][22]~regout\,
	datab => \PIP2|BREG|regs[20][22]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux9~4_combout\,
	combout => \PIP2|BREG|Mux9~5_combout\);

-- Location: LCFF_X92_Y20_N11
\PIP2|BREG|regs[25][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[22]~22_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[25][22]~regout\);

-- Location: LCFF_X94_Y20_N5
\PIP2|BREG|regs[24][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[22]~22_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[24][22]~regout\);

-- Location: LCCOMB_X94_Y20_N14
\PIP2|BREG|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux9~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|regs[28][22]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|regs[24][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[28][22]~regout\,
	datab => \PIP2|BREG|regs[24][22]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux9~2_combout\);

-- Location: LCCOMB_X91_Y20_N18
\PIP2|BREG|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux9~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux9~2_combout\ & (\PIP2|BREG|regs[29][22]~regout\)) # (!\PIP2|BREG|Mux9~2_combout\ & ((\PIP2|BREG|regs[25][22]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[29][22]~regout\,
	datab => \PIP2|BREG|regs[25][22]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP2|BREG|Mux9~2_combout\,
	combout => \PIP2|BREG|Mux9~3_combout\);

-- Location: LCCOMB_X87_Y22_N24
\PIP2|BREG|Mux9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux9~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux9~3_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|Mux9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP2|BREG|Mux9~5_combout\,
	datad => \PIP2|BREG|Mux9~3_combout\,
	combout => \PIP2|BREG|Mux9~6_combout\);

-- Location: LCFF_X88_Y20_N3
\PIP2|BREG|regs[23][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[22]~22_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[23][22]~regout\);

-- Location: LCFF_X75_Y21_N9
\PIP2|BREG|regs[22][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|DataEscrita[22]~22_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[22][22]~regout\);

-- Location: LCCOMB_X85_Y19_N2
\PIP2|BREG|regs[19][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[19][22]~feeder_combout\ = \PIP2|DataEscrita[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[22]~22_combout\,
	combout => \PIP2|BREG|regs[19][22]~feeder_combout\);

-- Location: LCFF_X85_Y19_N3
\PIP2|BREG|regs[19][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[19][22]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[19][22]~regout\);

-- Location: LCCOMB_X88_Y20_N0
\PIP2|BREG|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux9~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|regs[19][22]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[18][22]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[18][22]~regout\,
	datab => \PIP2|BREG|regs[19][22]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux9~0_combout\);

-- Location: LCCOMB_X88_Y20_N8
\PIP2|BREG|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux9~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux9~0_combout\ & (\PIP2|BREG|regs[23][22]~regout\)) # (!\PIP2|BREG|Mux9~0_combout\ & ((\PIP2|BREG|regs[22][22]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP2|BREG|regs[23][22]~regout\,
	datac => \PIP2|BREG|regs[22][22]~regout\,
	datad => \PIP2|BREG|Mux9~0_combout\,
	combout => \PIP2|BREG|Mux9~1_combout\);

-- Location: LCCOMB_X87_Y22_N10
\PIP2|BREG|Mux9~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux9~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux9~6_combout\ & (\PIP2|BREG|Mux9~8_combout\)) # (!\PIP2|BREG|Mux9~6_combout\ & ((\PIP2|BREG|Mux9~1_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|Mux9~8_combout\,
	datac => \PIP2|BREG|Mux9~6_combout\,
	datad => \PIP2|BREG|Mux9~1_combout\,
	combout => \PIP2|BREG|Mux9~9_combout\);

-- Location: LCCOMB_X82_Y23_N24
\PIP2|BREG|Mux9~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux9~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & ((\PIP2|BREG|Mux9~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & (\PIP2|BREG|Mux9~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25),
	datab => \PIP2|BREG|Mux9~19_combout\,
	datad => \PIP2|BREG|Mux9~9_combout\,
	combout => \PIP2|BREG|Mux9~20_combout\);

-- Location: LCFF_X82_Y23_N25
\PIP2|IDEX|saida1[22]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|BREG|Mux9~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida1[22]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X75_Y20_N0
\PIP3|MUX1|S[22]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX1|S[22]~33_combout\ = (!\PIP2|IDEX|isShift~regout\ & ((\PIP2|IDEX|saida1[22]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datac => \PIP2|IDEX|isShift~regout\,
	datad => \PIP2|IDEX|saida1[22]~reg0_Duplicate_1_regout\,
	combout => \PIP3|MUX1|S[22]~33_combout\);

-- Location: LCCOMB_X75_Y20_N28
\PIP3|MUX2|S[22]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX2|S[22]~26_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|signImm\(15))))) # (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP2|IDEX|saida2[22]~reg0_Duplicate_1_regout\) # ((!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[22]~reg0_Duplicate_1_regout\,
	datab => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP3|MUX2|S[22]~26_combout\);

-- Location: LCCOMB_X74_Y20_N10
\PIP3|ULA|cout~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~73_combout\ = (!\PIP3|MUX1|S[22]~33_combout\ & (\PIP3|MUX2|S[22]~26_combout\ & ((!\PIP2|IDEX|isShift~regout\) # (!\PIP2|IDEX|signImm\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|signImm\(15),
	datab => \PIP3|MUX1|S[22]~33_combout\,
	datac => \PIP2|IDEX|isShift~regout\,
	datad => \PIP3|MUX2|S[22]~26_combout\,
	combout => \PIP3|ULA|cout~73_combout\);

-- Location: LCCOMB_X74_Y23_N24
\PIP3|MUX2|S[21]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX2|S[21]~27_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|signImm\(15))))) # (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP2|IDEX|saida2[21]~reg0_Duplicate_1_regout\) # ((!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP2|IDEX|saida2[21]~reg0_Duplicate_1_regout\,
	datac => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|signImm\(15),
	combout => \PIP3|MUX2|S[21]~27_combout\);

-- Location: LCCOMB_X74_Y20_N20
\PIP3|MUX2|S[20]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX2|S[20]~28_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|signImm\(15))))) # (!\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|saida2[20]~reg0_Duplicate_1_regout\)) # (!\PIP2|IDEX|saida2[5]~en_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP2|IDEX|saida2[5]~en_regout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP2|IDEX|saida2[20]~reg0_Duplicate_1_regout\,
	combout => \PIP3|MUX2|S[20]~28_combout\);

-- Location: LCCOMB_X83_Y24_N16
\PIP2|BREG|regs[2][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[2][20]~feeder_combout\ = \PIP2|DataEscrita[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[20]~20_combout\,
	combout => \PIP2|BREG|regs[2][20]~feeder_combout\);

-- Location: LCFF_X83_Y24_N17
\PIP2|BREG|regs[2][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[2][20]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[2][20]~regout\);

-- Location: LCFF_X85_Y23_N29
\PIP2|BREG|regs[10][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[20]~20_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[10][20]~regout\);

-- Location: LCCOMB_X85_Y23_N6
\PIP2|BREG|Mux11~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux11~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[10][20]~regout\))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[8][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[8][20]~regout\,
	datab => \PIP2|BREG|regs[10][20]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux11~14_combout\);

-- Location: LCCOMB_X83_Y24_N14
\PIP2|BREG|Mux11~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux11~15_combout\ = (\PIP2|BREG|Mux11~14_combout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & \PIP2|BREG|regs[2][20]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP2|BREG|regs[2][20]~regout\,
	datad => \PIP2|BREG|Mux11~14_combout\,
	combout => \PIP2|BREG|Mux11~15_combout\);

-- Location: LCFF_X86_Y23_N17
\PIP2|BREG|regs[14][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[20]~20_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[14][20]~regout\);

-- Location: LCCOMB_X94_Y27_N22
\PIP2|BREG|regs[6][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[6][20]~feeder_combout\ = \PIP2|DataEscrita[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[20]~20_combout\,
	combout => \PIP2|BREG|regs[6][20]~feeder_combout\);

-- Location: LCFF_X94_Y27_N23
\PIP2|BREG|regs[6][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[6][20]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[6][20]~regout\);

-- Location: LCCOMB_X87_Y27_N8
\PIP2|BREG|Mux11~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux11~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[6][20]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[4][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[4][20]~regout\,
	datab => \PIP2|BREG|regs[6][20]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux11~12_combout\);

-- Location: LCCOMB_X87_Y24_N2
\PIP2|BREG|Mux11~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux11~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux11~12_combout\ & ((\PIP2|BREG|regs[14][20]~regout\))) # (!\PIP2|BREG|Mux11~12_combout\ & (\PIP2|BREG|regs[12][20]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux11~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[12][20]~regout\,
	datac => \PIP2|BREG|regs[14][20]~regout\,
	datad => \PIP2|BREG|Mux11~12_combout\,
	combout => \PIP2|BREG|Mux11~13_combout\);

-- Location: LCCOMB_X83_Y24_N4
\PIP2|BREG|Mux11~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux11~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux11~13_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|Mux11~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|Mux11~15_combout\,
	datad => \PIP2|BREG|Mux11~13_combout\,
	combout => \PIP2|BREG|Mux11~16_combout\);

-- Location: LCCOMB_X80_Y26_N22
\PIP2|BREG|regs[9][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[9][20]~feeder_combout\ = \PIP2|DataEscrita[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[20]~20_combout\,
	combout => \PIP2|BREG|regs[9][20]~feeder_combout\);

-- Location: LCFF_X80_Y26_N23
\PIP2|BREG|regs[9][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[9][20]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[9][20]~regout\);

-- Location: LCCOMB_X79_Y25_N22
\PIP2|BREG|Mux11~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux11~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|regs[9][20]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|regs[1][20]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[1][20]~regout\,
	datab => \PIP2|BREG|regs[9][20]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux11~10_combout\);

-- Location: LCFF_X80_Y27_N5
\PIP2|BREG|regs[11][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[20]~20_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[11][20]~regout\);

-- Location: LCCOMB_X79_Y25_N8
\PIP2|BREG|Mux11~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux11~11_combout\ = (\PIP2|BREG|Mux11~10_combout\ & (((\PIP2|BREG|regs[11][20]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP2|BREG|Mux11~10_combout\ & (\PIP2|BREG|regs[3][20]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[3][20]~regout\,
	datab => \PIP2|BREG|Mux11~10_combout\,
	datac => \PIP2|BREG|regs[11][20]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux11~11_combout\);

-- Location: LCCOMB_X89_Y24_N8
\PIP2|BREG|regs[13][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[13][20]~feeder_combout\ = \PIP2|DataEscrita[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[20]~20_combout\,
	combout => \PIP2|BREG|regs[13][20]~feeder_combout\);

-- Location: LCFF_X89_Y24_N9
\PIP2|BREG|regs[13][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[13][20]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[13][20]~regout\);

-- Location: LCFF_X81_Y22_N21
\PIP2|BREG|regs[15][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[20]~20_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[15][20]~regout\);

-- Location: LCFF_X92_Y27_N27
\PIP2|BREG|regs[7][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[20]~20_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[7][20]~regout\);

-- Location: LCCOMB_X90_Y27_N26
\PIP2|BREG|Mux11~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux11~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[7][20]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[5][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[5][20]~regout\,
	datab => \PIP2|BREG|regs[7][20]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux11~17_combout\);

-- Location: LCCOMB_X89_Y24_N30
\PIP2|BREG|Mux11~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux11~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux11~17_combout\ & ((\PIP2|BREG|regs[15][20]~regout\))) # (!\PIP2|BREG|Mux11~17_combout\ & (\PIP2|BREG|regs[13][20]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux11~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[13][20]~regout\,
	datac => \PIP2|BREG|regs[15][20]~regout\,
	datad => \PIP2|BREG|Mux11~17_combout\,
	combout => \PIP2|BREG|Mux11~18_combout\);

-- Location: LCCOMB_X83_Y24_N10
\PIP2|BREG|Mux11~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux11~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux11~16_combout\ & ((\PIP2|BREG|Mux11~18_combout\))) # (!\PIP2|BREG|Mux11~16_combout\ & (\PIP2|BREG|Mux11~11_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|Mux11~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP2|BREG|Mux11~16_combout\,
	datac => \PIP2|BREG|Mux11~11_combout\,
	datad => \PIP2|BREG|Mux11~18_combout\,
	combout => \PIP2|BREG|Mux11~19_combout\);

-- Location: LCFF_X81_Y19_N17
\PIP2|BREG|regs[22][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|DataEscrita[20]~20_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[22][20]~regout\);

-- Location: LCFF_X86_Y18_N21
\PIP2|BREG|regs[19][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[20]~20_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[19][20]~regout\);

-- Location: LCFF_X87_Y21_N31
\PIP2|BREG|regs[18][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[20]~20_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[18][20]~regout\);

-- Location: LCCOMB_X86_Y19_N26
\PIP2|BREG|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux11~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[19][20]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & \PIP2|BREG|regs[18][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP2|BREG|regs[19][20]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|regs[18][20]~regout\,
	combout => \PIP2|BREG|Mux11~0_combout\);

-- Location: LCCOMB_X86_Y19_N18
\PIP2|BREG|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux11~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux11~0_combout\ & (\PIP2|BREG|regs[23][20]~regout\)) # (!\PIP2|BREG|Mux11~0_combout\ & ((\PIP2|BREG|regs[22][20]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[23][20]~regout\,
	datab => \PIP2|BREG|regs[22][20]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux11~0_combout\,
	combout => \PIP2|BREG|Mux11~1_combout\);

-- Location: LCCOMB_X91_Y24_N18
\PIP2|BREG|regs[21][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[21][20]~feeder_combout\ = \PIP2|DataEscrita[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[20]~20_combout\,
	combout => \PIP2|BREG|regs[21][20]~feeder_combout\);

-- Location: LCFF_X91_Y24_N19
\PIP2|BREG|regs[21][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[21][20]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[21][20]~regout\);

-- Location: LCCOMB_X93_Y22_N18
\PIP2|BREG|regs[16][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[16][20]~feeder_combout\ = \PIP2|DataEscrita[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[20]~20_combout\,
	combout => \PIP2|BREG|regs[16][20]~feeder_combout\);

-- Location: LCFF_X93_Y22_N19
\PIP2|BREG|regs[16][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[16][20]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[16][20]~regout\);

-- Location: LCCOMB_X92_Y22_N28
\PIP2|BREG|Mux11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux11~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[17][20]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[16][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[17][20]~regout\,
	datab => \PIP2|BREG|regs[16][20]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux11~4_combout\);

-- Location: LCCOMB_X92_Y22_N26
\PIP2|BREG|Mux11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux11~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux11~4_combout\ & ((\PIP2|BREG|regs[21][20]~regout\))) # (!\PIP2|BREG|Mux11~4_combout\ & (\PIP2|BREG|regs[20][20]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[20][20]~regout\,
	datab => \PIP2|BREG|regs[21][20]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux11~4_combout\,
	combout => \PIP2|BREG|Mux11~5_combout\);

-- Location: LCCOMB_X94_Y22_N18
\PIP2|BREG|regs[28][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[28][20]~feeder_combout\ = \PIP2|DataEscrita[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[20]~20_combout\,
	combout => \PIP2|BREG|regs[28][20]~feeder_combout\);

-- Location: LCFF_X94_Y22_N19
\PIP2|BREG|regs[28][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[28][20]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[28][20]~regout\);

-- Location: LCFF_X94_Y20_N25
\PIP2|BREG|regs[24][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[20]~20_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[24][20]~regout\);

-- Location: LCCOMB_X94_Y20_N24
\PIP2|BREG|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux11~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|regs[28][20]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|regs[24][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP2|BREG|regs[28][20]~regout\,
	datac => \PIP2|BREG|regs[24][20]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux11~2_combout\);

-- Location: LCFF_X92_Y24_N21
\PIP2|BREG|regs[25][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[20]~20_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[25][20]~regout\);

-- Location: LCCOMB_X82_Y22_N22
\PIP2|BREG|Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux11~3_combout\ = (\PIP2|BREG|Mux11~2_combout\ & ((\PIP2|BREG|regs[29][20]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP2|BREG|Mux11~2_combout\ & (((\PIP2|BREG|regs[25][20]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[29][20]~regout\,
	datab => \PIP2|BREG|Mux11~2_combout\,
	datac => \PIP2|BREG|regs[25][20]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux11~3_combout\);

-- Location: LCCOMB_X86_Y22_N6
\PIP2|BREG|Mux11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux11~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)) # ((\PIP2|BREG|Mux11~3_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|Mux11~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|Mux11~5_combout\,
	datad => \PIP2|BREG|Mux11~3_combout\,
	combout => \PIP2|BREG|Mux11~6_combout\);

-- Location: LCCOMB_X86_Y19_N0
\PIP2|BREG|Mux11~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux11~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux11~6_combout\ & (\PIP2|BREG|Mux11~8_combout\)) # (!\PIP2|BREG|Mux11~6_combout\ & ((\PIP2|BREG|Mux11~1_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux11~8_combout\,
	datab => \PIP2|BREG|Mux11~1_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP2|BREG|Mux11~6_combout\,
	combout => \PIP2|BREG|Mux11~9_combout\);

-- Location: LCCOMB_X82_Y20_N10
\PIP2|BREG|Mux11~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux11~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & ((\PIP2|BREG|Mux11~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & (\PIP2|BREG|Mux11~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25),
	datac => \PIP2|BREG|Mux11~19_combout\,
	datad => \PIP2|BREG|Mux11~9_combout\,
	combout => \PIP2|BREG|Mux11~20_combout\);

-- Location: LCFF_X82_Y20_N11
\PIP2|IDEX|saida1[20]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|BREG|Mux11~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida1[20]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X76_Y23_N0
\PIP3|MUX1|S[20]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX1|S[20]~12_combout\ = (\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|signImm\(15))))) # (!\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|saida1[20]~reg0_Duplicate_1_regout\)) # (!\PIP2|IDEX|saida2[5]~en_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datab => \PIP2|IDEX|isShift~regout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP2|IDEX|saida1[20]~reg0_Duplicate_1_regout\,
	combout => \PIP3|MUX1|S[20]~12_combout\);

-- Location: LCCOMB_X72_Y20_N24
\PIP3|ULA|cout~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~69_combout\ = (\PIP3|MUX2|S[20]~28_combout\ & ((\PIP3|ULA|cout~65_combout\) # (!\PIP3|MUX1|S[20]~12_combout\))) # (!\PIP3|MUX2|S[20]~28_combout\ & (!\PIP3|MUX1|S[20]~12_combout\ & \PIP3|ULA|cout~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX2|S[20]~28_combout\,
	datac => \PIP3|MUX1|S[20]~12_combout\,
	datad => \PIP3|ULA|cout~65_combout\,
	combout => \PIP3|ULA|cout~69_combout\);

-- Location: LCCOMB_X71_Y20_N4
\PIP3|ULA|cout~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~71_combout\ = (\PIP3|MUX1|S[21]~11_combout\ & (\PIP3|MUX2|S[21]~27_combout\ & \PIP3|ULA|cout~69_combout\)) # (!\PIP3|MUX1|S[21]~11_combout\ & ((\PIP3|MUX2|S[21]~27_combout\) # (\PIP3|ULA|cout~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[21]~11_combout\,
	datab => \PIP3|MUX2|S[21]~27_combout\,
	datad => \PIP3|ULA|cout~69_combout\,
	combout => \PIP3|ULA|cout~71_combout\);

-- Location: LCCOMB_X75_Y20_N14
\PIP3|MUX2|S[22]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX2|S[22]~33_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP2|IDEX|saida2[22]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datac => \PIP2|IDEX|saida2[22]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|OrigAALU~regout\,
	combout => \PIP3|MUX2|S[22]~33_combout\);

-- Location: LCCOMB_X71_Y20_N30
\PIP3|ULA|cout~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~74_combout\ = ((\PIP3|MUX2|S[22]~33_combout\) # ((\PIP2|IDEX|signImm\(15) & \PIP2|IDEX|OrigAALU~regout\))) # (!\PIP3|MUX1|S[22]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[22]~10_combout\,
	datab => \PIP3|MUX2|S[22]~33_combout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP2|IDEX|OrigAALU~regout\,
	combout => \PIP3|ULA|cout~74_combout\);

-- Location: LCCOMB_X71_Y20_N28
\PIP3|ULA|cout~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~75_combout\ = (\PIP3|ULA|cout~72_combout\ & ((\PIP3|ULA|cout~73_combout\) # ((\PIP3|ULA|cout~71_combout\ & \PIP3|ULA|cout~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|cout~72_combout\,
	datab => \PIP3|ULA|cout~73_combout\,
	datac => \PIP3|ULA|cout~71_combout\,
	datad => \PIP3|ULA|cout~74_combout\,
	combout => \PIP3|ULA|cout~75_combout\);

-- Location: LCCOMB_X74_Y20_N14
\PIP3|MUX2|S[24]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX2|S[24]~24_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|signImm\(15))))) # (!\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|saida2[24]~reg0_Duplicate_1_regout\)) # (!\PIP2|IDEX|saida2[5]~en_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP2|IDEX|saida2[5]~en_regout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP2|IDEX|saida2[24]~reg0_Duplicate_1_regout\,
	combout => \PIP3|MUX2|S[24]~24_combout\);

-- Location: LCCOMB_X75_Y20_N18
\PIP3|MUX2|S[23]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX2|S[23]~25_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|signImm\(15))))) # (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP2|IDEX|saida2[23]~reg0_Duplicate_1_regout\) # ((!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[23]~reg0_Duplicate_1_regout\,
	datab => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP3|MUX2|S[23]~25_combout\);

-- Location: LCCOMB_X75_Y20_N24
\PIP3|MUX1|S[22]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX1|S[22]~10_combout\ = (\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|signImm\(15))))) # (!\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|saida1[22]~reg0_Duplicate_1_regout\)) # (!\PIP2|IDEX|saida2[5]~en_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|isShift~regout\,
	datab => \PIP2|IDEX|saida2[5]~en_regout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP2|IDEX|saida1[22]~reg0_Duplicate_1_regout\,
	combout => \PIP3|MUX1|S[22]~10_combout\);

-- Location: LCCOMB_X70_Y21_N20
\PIP3|ULA|cout~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~67_combout\ = (\PIP3|MUX1|S[20]~12_combout\ & ((\PIP3|MUX2|S[20]~28_combout\) # (\PIP3|ULA|cout~62_combout\))) # (!\PIP3|MUX1|S[20]~12_combout\ & (\PIP3|MUX2|S[20]~28_combout\ & \PIP3|ULA|cout~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[20]~12_combout\,
	datac => \PIP3|MUX2|S[20]~28_combout\,
	datad => \PIP3|ULA|cout~62_combout\,
	combout => \PIP3|ULA|cout~67_combout\);

-- Location: LCCOMB_X70_Y21_N30
\PIP3|ULA|cout~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~68_combout\ = (\PIP3|MUX2|S[21]~27_combout\ & ((\PIP3|MUX1|S[21]~11_combout\) # (\PIP3|ULA|cout~67_combout\))) # (!\PIP3|MUX2|S[21]~27_combout\ & (\PIP3|MUX1|S[21]~11_combout\ & \PIP3|ULA|cout~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[21]~27_combout\,
	datab => \PIP3|MUX1|S[21]~11_combout\,
	datac => \PIP3|ULA|cout~67_combout\,
	combout => \PIP3|ULA|cout~68_combout\);

-- Location: LCCOMB_X69_Y21_N6
\PIP3|ULA|cout~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~76_combout\ = (\PIP3|MUX2|S[22]~26_combout\ & ((\PIP3|MUX1|S[22]~10_combout\) # (\PIP3|ULA|cout~68_combout\))) # (!\PIP3|MUX2|S[22]~26_combout\ & (\PIP3|MUX1|S[22]~10_combout\ & \PIP3|ULA|cout~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX2|S[22]~26_combout\,
	datac => \PIP3|MUX1|S[22]~10_combout\,
	datad => \PIP3|ULA|cout~68_combout\,
	combout => \PIP3|ULA|cout~76_combout\);

-- Location: LCCOMB_X69_Y21_N28
\PIP3|ULA|cout~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~77_combout\ = (\PIP3|MUX2|S[23]~25_combout\ & ((\PIP3|MUX1|S[23]~9_combout\) # (\PIP3|ULA|cout~76_combout\))) # (!\PIP3|MUX2|S[23]~25_combout\ & (\PIP3|MUX1|S[23]~9_combout\ & \PIP3|ULA|cout~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX2|S[23]~25_combout\,
	datac => \PIP3|MUX1|S[23]~9_combout\,
	datad => \PIP3|ULA|cout~76_combout\,
	combout => \PIP3|ULA|cout~77_combout\);

-- Location: LCCOMB_X74_Y21_N30
\PIP3|MUX1|S[24]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX1|S[24]~8_combout\ = (\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|signImm\(15))))) # (!\PIP2|IDEX|isShift~regout\ & ((\PIP2|IDEX|saida1[24]~reg0_Duplicate_1_regout\) # ((!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida1[24]~reg0_Duplicate_1_regout\,
	datab => \PIP2|IDEX|isShift~regout\,
	datac => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|signImm\(15),
	combout => \PIP3|MUX1|S[24]~8_combout\);

-- Location: LCCOMB_X69_Y20_N22
\PIP3|ULA|Mux58~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux58~18_combout\ = \PIP3|MUX2|S[24]~24_combout\ $ (\PIP3|MUX1|S[24]~8_combout\ $ (((\PIP3|ULA|cout~77_combout\) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011000111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datab => \PIP3|MUX2|S[24]~24_combout\,
	datac => \PIP3|ULA|cout~77_combout\,
	datad => \PIP3|MUX1|S[24]~8_combout\,
	combout => \PIP3|ULA|Mux58~18_combout\);

-- Location: LCCOMB_X68_Y20_N2
\PIP3|ULA|Mux58~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux58~21_combout\ = (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (\PIP3|ULA|Mux58~20_combout\)) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (\PIP3|ULA|Mux58~18_combout\ $ (((!\PIP3|ULA|Mux58~20_combout\ & !\PIP3|ULA|cout~75_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datab => \PIP3|ULA|Mux58~20_combout\,
	datac => \PIP3|ULA|cout~75_combout\,
	datad => \PIP3|ULA|Mux58~18_combout\,
	combout => \PIP3|ULA|Mux58~21_combout\);

-- Location: LCCOMB_X68_Y20_N28
\PIP3|ULA|Mux58~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux58~22_combout\ = (\PIP3|EXMEM|ResultULA[26]~126_combout\ & ((\PIP3|EXMEM|ResultULA[26]~127_combout\ & (\PIP3|ULA|Mux58~17_combout\)) # (!\PIP3|EXMEM|ResultULA[26]~127_combout\ & ((\PIP3|ULA|Mux58~21_combout\))))) # 
-- (!\PIP3|EXMEM|ResultULA[26]~126_combout\ & (((!\PIP3|EXMEM|ResultULA[26]~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux58~17_combout\,
	datab => \PIP3|EXMEM|ResultULA[26]~126_combout\,
	datac => \PIP3|EXMEM|ResultULA[26]~127_combout\,
	datad => \PIP3|ULA|Mux58~21_combout\,
	combout => \PIP3|ULA|Mux58~22_combout\);

-- Location: LCCOMB_X68_Y20_N18
\PIP3|ULA|Mux58~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux58~23_combout\ = (\PIP3|EXMEM|ResultULA[26]~123_combout\ & ((\PIP3|ULA|Mux58~22_combout\ & ((\PIP3|ULA|Mux58~12_combout\))) # (!\PIP3|ULA|Mux58~22_combout\ & (\PIP3|ULA|ShiftLeft1~29_combout\)))) # (!\PIP3|EXMEM|ResultULA[26]~123_combout\ & 
-- (((\PIP3|ULA|Mux58~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[26]~123_combout\,
	datab => \PIP3|ULA|ShiftLeft1~29_combout\,
	datac => \PIP3|ULA|Mux58~12_combout\,
	datad => \PIP3|ULA|Mux58~22_combout\,
	combout => \PIP3|ULA|Mux58~23_combout\);

-- Location: LCCOMB_X68_Y20_N24
\PIP3|ULA|Mux58~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux58~26_combout\ = (\PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\ & (((\PIP3|ULA|Mux58~23_combout\)))) # (!\PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\ & ((\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & (\PIP3|ULA|Mux58~11_combout\)) # 
-- (!\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & ((\PIP3|ULA|Mux58~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux58~11_combout\,
	datab => \PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\,
	datac => \PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\,
	datad => \PIP3|ULA|Mux58~23_combout\,
	combout => \PIP3|ULA|Mux58~26_combout\);

-- Location: LCFF_X68_Y20_N25
\PIP3|EXMEM|ResultULA[24]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|ULA|Mux58~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|ResultULA[24]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X74_Y19_N2
\PIP3|EXMEM|ResultULA[24]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[24]~76_combout\ = (\PIP3|EXMEM|ResultULA[24]~reg0_Duplicate_1_regout\) # (!\PIP3|EXMEM|ResultULA[0]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|EXMEM|ResultULA[24]~reg0_Duplicate_1_regout\,
	datad => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	combout => \PIP3|EXMEM|ResultULA[24]~76_combout\);

-- Location: LCFF_X78_Y19_N31
\PIP4|MEMWB|ResultULA[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP3|EXMEM|ResultULA[24]~76_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|ResultULA\(24));

-- Location: LCCOMB_X75_Y24_N22
\PIP2|IDEX|saida2[25]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[25]~57_combout\ = (\PIP2|IDEX|saida2[25]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[25]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP2|IDEX|saida2[25]~57_combout\);

-- Location: LCCOMB_X89_Y18_N30
\PIP3|EXMEM|wrtData[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|wrtData[25]~feeder_combout\ = \PIP2|IDEX|saida2[25]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|IDEX|saida2[25]~57_combout\,
	combout => \PIP3|EXMEM|wrtData[25]~feeder_combout\);

-- Location: LCFF_X89_Y18_N31
\PIP3|EXMEM|wrtData[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|EXMEM|wrtData[25]~feeder_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|wrtData\(25));

-- Location: LCCOMB_X75_Y24_N30
\PIP2|IDEX|saida2[26]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[26]~58_combout\ = (\PIP2|IDEX|saida2[26]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP2|IDEX|saida2[26]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP2|IDEX|saida2[26]~58_combout\);

-- Location: LCCOMB_X79_Y18_N24
\PIP3|EXMEM|wrtData[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|wrtData[26]~feeder_combout\ = \PIP2|IDEX|saida2[26]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP2|IDEX|saida2[26]~58_combout\,
	combout => \PIP3|EXMEM|wrtData[26]~feeder_combout\);

-- Location: LCFF_X79_Y18_N25
\PIP3|EXMEM|wrtData[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|EXMEM|wrtData[26]~feeder_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|wrtData\(26));

-- Location: LCCOMB_X83_Y26_N24
\PIP2|BREG|regs[11][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[11][27]~feeder_combout\ = \PIP2|DataEscrita[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[27]~27_combout\,
	combout => \PIP2|BREG|regs[11][27]~feeder_combout\);

-- Location: LCFF_X83_Y26_N25
\PIP2|BREG|regs[11][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[11][27]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[11][27]~regout\);

-- Location: LCCOMB_X85_Y23_N12
\PIP2|BREG|regs[10][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[10][27]~feeder_combout\ = \PIP2|DataEscrita[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[27]~27_combout\,
	combout => \PIP2|BREG|regs[10][27]~feeder_combout\);

-- Location: LCFF_X85_Y23_N13
\PIP2|BREG|regs[10][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[10][27]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[10][27]~regout\);

-- Location: LCCOMB_X83_Y23_N20
\PIP2|BREG|Mux36~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux36~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[10][27]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[8][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[8][27]~regout\,
	datab => \PIP2|BREG|regs[10][27]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux36~10_combout\);

-- Location: LCCOMB_X83_Y26_N30
\PIP2|BREG|Mux36~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux36~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux36~10_combout\ & ((\PIP2|BREG|regs[11][27]~regout\))) # (!\PIP2|BREG|Mux36~10_combout\ & (\PIP2|BREG|regs[9][27]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux36~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[9][27]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|regs[11][27]~regout\,
	datad => \PIP2|BREG|Mux36~10_combout\,
	combout => \PIP2|BREG|Mux36~11_combout\);

-- Location: LCFF_X88_Y27_N5
\PIP2|BREG|regs[6][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[27]~27_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[6][27]~regout\);

-- Location: LCFF_X91_Y27_N27
\PIP2|BREG|regs[4][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[27]~27_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[4][27]~regout\);

-- Location: LCCOMB_X91_Y27_N22
\PIP2|BREG|Mux36~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux36~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[5][27]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|regs[4][27]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[5][27]~regout\,
	datab => \PIP2|BREG|regs[4][27]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux36~12_combout\);

-- Location: LCCOMB_X91_Y27_N24
\PIP2|BREG|Mux36~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux36~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux36~12_combout\ & (\PIP2|BREG|regs[7][27]~regout\)) # (!\PIP2|BREG|Mux36~12_combout\ & ((\PIP2|BREG|regs[6][27]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux36~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[7][27]~regout\,
	datab => \PIP2|BREG|regs[6][27]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP2|BREG|Mux36~12_combout\,
	combout => \PIP2|BREG|Mux36~13_combout\);

-- Location: LCFF_X88_Y23_N3
\PIP2|BREG|regs[2][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[27]~27_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[2][27]~regout\);

-- Location: LCCOMB_X82_Y26_N22
\PIP2|BREG|regs[3][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[3][27]~feeder_combout\ = \PIP2|DataEscrita[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[27]~27_combout\,
	combout => \PIP2|BREG|regs[3][27]~feeder_combout\);

-- Location: LCFF_X82_Y26_N23
\PIP2|BREG|regs[3][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[3][27]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[3][27]~regout\);

-- Location: LCCOMB_X81_Y23_N28
\PIP2|BREG|Mux36~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux36~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[3][27]~regout\))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[1][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[1][27]~regout\,
	datab => \PIP2|BREG|regs[3][27]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux36~14_combout\);

-- Location: LCCOMB_X88_Y23_N2
\PIP2|BREG|Mux36~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux36~15_combout\ = (\PIP2|BREG|Mux36~14_combout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & \PIP2|BREG|regs[2][27]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|regs[2][27]~regout\,
	datad => \PIP2|BREG|Mux36~14_combout\,
	combout => \PIP2|BREG|Mux36~15_combout\);

-- Location: LCCOMB_X92_Y23_N20
\PIP2|BREG|Mux36~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux36~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux36~13_combout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & \PIP2|BREG|Mux36~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|Mux36~13_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP2|BREG|Mux36~15_combout\,
	combout => \PIP2|BREG|Mux36~16_combout\);

-- Location: LCFF_X92_Y25_N5
\PIP2|BREG|regs[14][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[27]~27_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[14][27]~regout\);

-- Location: LCFF_X86_Y24_N29
\PIP2|BREG|regs[12][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[27]~27_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[12][27]~regout\);

-- Location: LCCOMB_X86_Y24_N28
\PIP2|BREG|Mux36~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux36~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[13][27]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[12][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[13][27]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|regs[12][27]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux36~17_combout\);

-- Location: LCCOMB_X86_Y24_N2
\PIP2|BREG|Mux36~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux36~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux36~17_combout\ & (\PIP2|BREG|regs[15][27]~regout\)) # (!\PIP2|BREG|Mux36~17_combout\ & ((\PIP2|BREG|regs[14][27]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux36~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[15][27]~regout\,
	datab => \PIP2|BREG|regs[14][27]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP2|BREG|Mux36~17_combout\,
	combout => \PIP2|BREG|Mux36~18_combout\);

-- Location: LCCOMB_X92_Y23_N30
\PIP2|BREG|Mux36~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux36~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux36~16_combout\ & ((\PIP2|BREG|Mux36~18_combout\))) # (!\PIP2|BREG|Mux36~16_combout\ & (\PIP2|BREG|Mux36~11_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux36~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|Mux36~11_combout\,
	datac => \PIP2|BREG|Mux36~16_combout\,
	datad => \PIP2|BREG|Mux36~18_combout\,
	combout => \PIP2|BREG|Mux36~19_combout\);

-- Location: LCCOMB_X89_Y22_N26
\PIP2|BREG|regs[30][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[30][27]~feeder_combout\ = \PIP2|DataEscrita[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[27]~27_combout\,
	combout => \PIP2|BREG|regs[30][27]~feeder_combout\);

-- Location: LCFF_X89_Y22_N27
\PIP2|BREG|regs[30][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[30][27]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[30][27]~regout\);

-- Location: LCFF_X87_Y21_N1
\PIP2|BREG|regs[18][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[27]~27_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[18][27]~regout\);

-- Location: LCFF_X88_Y21_N3
\PIP2|BREG|regs[26][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[27]~27_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[26][27]~regout\);

-- Location: LCCOMB_X87_Y21_N0
\PIP2|BREG|Mux36~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux36~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[26][27]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[18][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[18][27]~regout\,
	datad => \PIP2|BREG|regs[26][27]~regout\,
	combout => \PIP2|BREG|Mux36~2_combout\);

-- Location: LCCOMB_X89_Y22_N0
\PIP2|BREG|Mux36~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux36~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux36~2_combout\ & ((\PIP2|BREG|regs[30][27]~regout\))) # (!\PIP2|BREG|Mux36~2_combout\ & (\PIP2|BREG|regs[22][27]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux36~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[22][27]~regout\,
	datab => \PIP2|BREG|regs[30][27]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP2|BREG|Mux36~2_combout\,
	combout => \PIP2|BREG|Mux36~3_combout\);

-- Location: LCFF_X91_Y23_N27
\PIP2|BREG|regs[20][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[27]~27_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[20][27]~regout\);

-- Location: LCFF_X93_Y22_N1
\PIP2|BREG|regs[16][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[27]~27_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[16][27]~regout\);

-- Location: LCCOMB_X93_Y22_N0
\PIP2|BREG|Mux36~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux36~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[24][27]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|regs[16][27]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[24][27]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[16][27]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux36~4_combout\);

-- Location: LCCOMB_X92_Y23_N18
\PIP2|BREG|Mux36~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux36~5_combout\ = (\PIP2|BREG|Mux36~4_combout\ & ((\PIP2|BREG|regs[28][27]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP2|BREG|Mux36~4_combout\ & (((\PIP2|BREG|regs[20][27]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[28][27]~regout\,
	datab => \PIP2|BREG|regs[20][27]~regout\,
	datac => \PIP2|BREG|Mux36~4_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux36~5_combout\);

-- Location: LCCOMB_X92_Y23_N0
\PIP2|BREG|Mux36~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux36~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|Mux36~3_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux36~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|Mux36~3_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP2|BREG|Mux36~5_combout\,
	combout => \PIP2|BREG|Mux36~6_combout\);

-- Location: LCFF_X93_Y25_N23
\PIP2|BREG|regs[25][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[27]~27_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[25][27]~regout\);

-- Location: LCFF_X92_Y21_N19
\PIP2|BREG|regs[21][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[27]~27_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[21][27]~regout\);

-- Location: LCCOMB_X92_Y21_N18
\PIP2|BREG|Mux36~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux36~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[21][27]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[17][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[17][27]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[21][27]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux36~0_combout\);

-- Location: LCFF_X92_Y23_N15
\PIP2|BREG|regs[29][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[27]~27_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[29][27]~regout\);

-- Location: LCCOMB_X92_Y23_N24
\PIP2|BREG|Mux36~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux36~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux36~0_combout\ & ((\PIP2|BREG|regs[29][27]~regout\))) # (!\PIP2|BREG|Mux36~0_combout\ & (\PIP2|BREG|regs[25][27]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux36~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|regs[25][27]~regout\,
	datac => \PIP2|BREG|Mux36~0_combout\,
	datad => \PIP2|BREG|regs[29][27]~regout\,
	combout => \PIP2|BREG|Mux36~1_combout\);

-- Location: LCFF_X85_Y19_N1
\PIP2|BREG|regs[19][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|DataEscrita[27]~27_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[19][27]~regout\);

-- Location: LCCOMB_X88_Y20_N4
\PIP2|BREG|Mux36~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux36~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[23][27]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|regs[19][27]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[23][27]~regout\,
	datab => \PIP2|BREG|regs[19][27]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux36~7_combout\);

-- Location: LCCOMB_X94_Y25_N6
\PIP2|BREG|regs[27][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[27][27]~feeder_combout\ = \PIP2|DataEscrita[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[27]~27_combout\,
	combout => \PIP2|BREG|regs[27][27]~feeder_combout\);

-- Location: LCFF_X94_Y25_N7
\PIP2|BREG|regs[27][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[27][27]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[27][27]~regout\);

-- Location: LCCOMB_X88_Y20_N10
\PIP2|BREG|Mux36~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux36~8_combout\ = (\PIP2|BREG|Mux36~7_combout\ & ((\PIP2|BREG|regs[31][27]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP2|BREG|Mux36~7_combout\ & (((\PIP2|BREG|regs[27][27]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[31][27]~regout\,
	datab => \PIP2|BREG|Mux36~7_combout\,
	datac => \PIP2|BREG|regs[27][27]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux36~8_combout\);

-- Location: LCCOMB_X92_Y23_N10
\PIP2|BREG|Mux36~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux36~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux36~6_combout\ & ((\PIP2|BREG|Mux36~8_combout\))) # (!\PIP2|BREG|Mux36~6_combout\ & (\PIP2|BREG|Mux36~1_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|Mux36~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|Mux36~6_combout\,
	datac => \PIP2|BREG|Mux36~1_combout\,
	datad => \PIP2|BREG|Mux36~8_combout\,
	combout => \PIP2|BREG|Mux36~9_combout\);

-- Location: LCCOMB_X92_Y23_N28
\PIP2|BREG|Mux36~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux36~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & ((\PIP2|BREG|Mux36~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & (\PIP2|BREG|Mux36~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|BREG|Mux36~19_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20),
	datad => \PIP2|BREG|Mux36~9_combout\,
	combout => \PIP2|BREG|Mux36~20_combout\);

-- Location: LCCOMB_X92_Y23_N4
\PIP2|IDEX|saida2[27]~reg0_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[27]~reg0_Duplicate_1feeder_combout\ = \PIP2|BREG|Mux36~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|BREG|Mux36~20_combout\,
	combout => \PIP2|IDEX|saida2[27]~reg0_Duplicate_1feeder_combout\);

-- Location: LCFF_X92_Y23_N5
\PIP2|IDEX|saida2[27]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida2[27]~reg0_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida2[27]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X75_Y24_N6
\PIP2|IDEX|saida2[27]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[27]~59_combout\ = (\PIP2|IDEX|saida2[27]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|saida2[27]~reg0_Duplicate_1_regout\,
	combout => \PIP2|IDEX|saida2[27]~59_combout\);

-- Location: LCFF_X76_Y19_N7
\PIP3|EXMEM|wrtData[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP2|IDEX|saida2[27]~59_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|wrtData\(27));

-- Location: LCCOMB_X75_Y24_N18
\PIP2|IDEX|saida2[28]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[28]~60_combout\ = (\PIP2|IDEX|saida2[28]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|saida2[28]~reg0_Duplicate_1_regout\,
	combout => \PIP2|IDEX|saida2[28]~60_combout\);

-- Location: LCFF_X76_Y19_N17
\PIP3|EXMEM|wrtData[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP2|IDEX|saida2[28]~60_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|wrtData\(28));

-- Location: LCCOMB_X74_Y18_N30
\PIP2|IDEX|saida2[29]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[29]~61_combout\ = (\PIP2|IDEX|saida2[29]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP2|IDEX|saida2[29]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP2|IDEX|saida2[29]~61_combout\);

-- Location: LCFF_X75_Y18_N23
\PIP3|EXMEM|wrtData[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP2|IDEX|saida2[29]~61_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|wrtData\(29));

-- Location: LCCOMB_X75_Y19_N22
\PIP2|IDEX|saida2[30]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[30]~62_combout\ = (\PIP2|IDEX|saida2[30]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|saida2[30]~reg0_Duplicate_1_regout\,
	combout => \PIP2|IDEX|saida2[30]~62_combout\);

-- Location: LCFF_X76_Y18_N23
\PIP3|EXMEM|wrtData[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP2|IDEX|saida2[30]~62_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|wrtData\(30));

-- Location: LCFF_X75_Y19_N17
\PIP3|EXMEM|wrtData[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida2[31]~63_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|wrtData\(31));

-- Location: LCCOMB_X78_Y19_N30
\PIP5|WriData[24]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP5|WriData[24]~24_combout\ = (!\rst~combout\ & ((\PIP4|MEMWB|MemparaRegOUT~regout\ & (\PIP4|MEMWB|ResultULA\(24))) # (!\PIP4|MEMWB|MemparaRegOUT~regout\ & ((\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP4|MEMWB|MemparaRegOUT~regout\,
	datab => \rst~combout\,
	datac => \PIP4|MEMWB|ResultULA\(24),
	datad => \PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP5|WriData[24]~24_combout\);

-- Location: LCCOMB_X78_Y19_N28
\PIP2|DataEscrita[24]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|DataEscrita[24]~24_combout\ = (\PIP2|isJALout~3_combout\ & ((\PIP5|WriData[24]~24_combout\))) # (!\PIP2|isJALout~3_combout\ & (\PIP1|IFID|PC4OUT\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|isJALout~3_combout\,
	datac => \PIP1|IFID|PC4OUT\(24),
	datad => \PIP5|WriData[24]~24_combout\,
	combout => \PIP2|DataEscrita[24]~24_combout\);

-- Location: LCFF_X94_Y20_N9
\PIP2|BREG|regs[24][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[24]~24_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[24][24]~regout\);

-- Location: LCFF_X94_Y22_N7
\PIP2|BREG|regs[28][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[24]~24_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[28][24]~regout\);

-- Location: LCCOMB_X93_Y22_N4
\PIP2|BREG|regs[16][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[16][24]~feeder_combout\ = \PIP2|DataEscrita[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[24]~24_combout\,
	combout => \PIP2|BREG|regs[16][24]~feeder_combout\);

-- Location: LCFF_X93_Y22_N5
\PIP2|BREG|regs[16][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[16][24]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[16][24]~regout\);

-- Location: LCCOMB_X93_Y22_N28
\PIP2|BREG|Mux39~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux39~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[20][24]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[16][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[20][24]~regout\,
	datab => \PIP2|BREG|regs[16][24]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux39~4_combout\);

-- Location: LCCOMB_X94_Y22_N6
\PIP2|BREG|Mux39~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux39~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux39~4_combout\ & ((\PIP2|BREG|regs[28][24]~regout\))) # (!\PIP2|BREG|Mux39~4_combout\ & (\PIP2|BREG|regs[24][24]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux39~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|regs[24][24]~regout\,
	datac => \PIP2|BREG|regs[28][24]~regout\,
	datad => \PIP2|BREG|Mux39~4_combout\,
	combout => \PIP2|BREG|Mux39~5_combout\);

-- Location: LCCOMB_X88_Y21_N0
\PIP2|BREG|regs[26][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[26][24]~feeder_combout\ = \PIP2|DataEscrita[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[24]~24_combout\,
	combout => \PIP2|BREG|regs[26][24]~feeder_combout\);

-- Location: LCFF_X88_Y21_N1
\PIP2|BREG|regs[26][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[26][24]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[26][24]~regout\);

-- Location: LCFF_X88_Y19_N11
\PIP2|BREG|regs[18][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[24]~24_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[18][24]~regout\);

-- Location: LCCOMB_X88_Y19_N10
\PIP2|BREG|Mux39~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux39~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[22][24]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[18][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[22][24]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[18][24]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux39~2_combout\);

-- Location: LCCOMB_X88_Y22_N30
\PIP2|BREG|Mux39~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux39~3_combout\ = (\PIP2|BREG|Mux39~2_combout\ & ((\PIP2|BREG|regs[30][24]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP2|BREG|Mux39~2_combout\ & (((\PIP2|BREG|regs[26][24]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[30][24]~regout\,
	datab => \PIP2|BREG|regs[26][24]~regout\,
	datac => \PIP2|BREG|Mux39~2_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux39~3_combout\);

-- Location: LCCOMB_X88_Y22_N8
\PIP2|BREG|Mux39~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux39~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux39~3_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|Mux39~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|Mux39~5_combout\,
	datad => \PIP2|BREG|Mux39~3_combout\,
	combout => \PIP2|BREG|Mux39~6_combout\);

-- Location: LCFF_X94_Y24_N1
\PIP2|BREG|regs[17][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[24]~24_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[17][24]~regout\);

-- Location: LCFF_X92_Y24_N27
\PIP2|BREG|regs[25][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[24]~24_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[25][24]~regout\);

-- Location: LCCOMB_X92_Y24_N26
\PIP2|BREG|Mux39~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux39~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|regs[25][24]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[17][24]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|regs[17][24]~regout\,
	datac => \PIP2|BREG|regs[25][24]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux39~0_combout\);

-- Location: LCCOMB_X91_Y24_N30
\PIP2|BREG|regs[21][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[21][24]~feeder_combout\ = \PIP2|DataEscrita[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[24]~24_combout\,
	combout => \PIP2|BREG|regs[21][24]~feeder_combout\);

-- Location: LCFF_X91_Y24_N31
\PIP2|BREG|regs[21][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[21][24]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[21][24]~regout\);

-- Location: LCCOMB_X92_Y24_N28
\PIP2|BREG|Mux39~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux39~1_combout\ = (\PIP2|BREG|Mux39~0_combout\ & ((\PIP2|BREG|regs[29][24]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP2|BREG|Mux39~0_combout\ & (((\PIP2|BREG|regs[21][24]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[29][24]~regout\,
	datab => \PIP2|BREG|Mux39~0_combout\,
	datac => \PIP2|BREG|regs[21][24]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux39~1_combout\);

-- Location: LCFF_X78_Y19_N29
\PIP2|BREG|regs[31][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|DataEscrita[24]~24_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[31][24]~regout\);

-- Location: LCFF_X87_Y17_N11
\PIP2|BREG|regs[19][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[24]~24_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[19][24]~regout\);

-- Location: LCCOMB_X87_Y17_N10
\PIP2|BREG|Mux39~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux39~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[27][24]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[19][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[27][24]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP2|BREG|regs[19][24]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux39~7_combout\);

-- Location: LCCOMB_X87_Y19_N12
\PIP2|BREG|Mux39~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux39~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux39~7_combout\ & ((\PIP2|BREG|regs[31][24]~regout\))) # (!\PIP2|BREG|Mux39~7_combout\ & (\PIP2|BREG|regs[23][24]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux39~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[23][24]~regout\,
	datab => \PIP2|BREG|regs[31][24]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP2|BREG|Mux39~7_combout\,
	combout => \PIP2|BREG|Mux39~8_combout\);

-- Location: LCCOMB_X88_Y22_N22
\PIP2|BREG|Mux39~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux39~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux39~6_combout\ & ((\PIP2|BREG|Mux39~8_combout\))) # (!\PIP2|BREG|Mux39~6_combout\ & (\PIP2|BREG|Mux39~1_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|Mux39~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|Mux39~6_combout\,
	datac => \PIP2|BREG|Mux39~1_combout\,
	datad => \PIP2|BREG|Mux39~8_combout\,
	combout => \PIP2|BREG|Mux39~9_combout\);

-- Location: LCFF_X89_Y27_N15
\PIP2|BREG|regs[5][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[24]~24_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[5][24]~regout\);

-- Location: LCCOMB_X89_Y27_N0
\PIP2|BREG|Mux39~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux39~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|regs[5][24]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[4][24]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[4][24]~regout\,
	datab => \PIP2|BREG|regs[5][24]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux39~10_combout\);

-- Location: LCCOMB_X94_Y27_N30
\PIP2|BREG|regs[6][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[6][24]~feeder_combout\ = \PIP2|DataEscrita[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[24]~24_combout\,
	combout => \PIP2|BREG|regs[6][24]~feeder_combout\);

-- Location: LCFF_X94_Y27_N31
\PIP2|BREG|regs[6][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[6][24]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[6][24]~regout\);

-- Location: LCCOMB_X89_Y27_N26
\PIP2|BREG|Mux39~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux39~11_combout\ = (\PIP2|BREG|Mux39~10_combout\ & ((\PIP2|BREG|regs[7][24]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP2|BREG|Mux39~10_combout\ & (((\PIP2|BREG|regs[6][24]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[7][24]~regout\,
	datab => \PIP2|BREG|Mux39~10_combout\,
	datac => \PIP2|BREG|regs[6][24]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux39~11_combout\);

-- Location: LCFF_X81_Y22_N29
\PIP2|BREG|regs[15][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[24]~24_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[15][24]~regout\);

-- Location: LCCOMB_X85_Y26_N2
\PIP2|BREG|Mux39~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux39~18_combout\ = (\PIP2|BREG|Mux39~17_combout\ & ((\PIP2|BREG|regs[15][24]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP2|BREG|Mux39~17_combout\ & 
-- (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & \PIP2|BREG|regs[14][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux39~17_combout\,
	datab => \PIP2|BREG|regs[15][24]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP2|BREG|regs[14][24]~regout\,
	combout => \PIP2|BREG|Mux39~18_combout\);

-- Location: LCCOMB_X77_Y25_N28
\PIP2|BREG|regs[11][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[11][24]~feeder_combout\ = \PIP2|DataEscrita[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[24]~24_combout\,
	combout => \PIP2|BREG|regs[11][24]~feeder_combout\);

-- Location: LCFF_X77_Y25_N29
\PIP2|BREG|regs[11][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[11][24]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[11][24]~regout\);

-- Location: LCCOMB_X77_Y23_N6
\PIP2|BREG|Mux39~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux39~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[10][24]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[8][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[8][24]~regout\,
	datab => \PIP2|BREG|regs[10][24]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux39~12_combout\);

-- Location: LCCOMB_X77_Y25_N30
\PIP2|BREG|Mux39~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux39~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux39~12_combout\ & (\PIP2|BREG|regs[11][24]~regout\)) # (!\PIP2|BREG|Mux39~12_combout\ & ((\PIP2|BREG|regs[9][24]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux39~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|regs[11][24]~regout\,
	datac => \PIP2|BREG|regs[9][24]~regout\,
	datad => \PIP2|BREG|Mux39~12_combout\,
	combout => \PIP2|BREG|Mux39~13_combout\);

-- Location: LCCOMB_X81_Y25_N6
\PIP2|BREG|Mux39~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux39~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[3][24]~regout\)) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[1][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[3][24]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|regs[1][24]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux39~14_combout\);

-- Location: LCCOMB_X78_Y23_N4
\PIP2|BREG|Mux39~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux39~15_combout\ = (\PIP2|BREG|Mux39~14_combout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[2][24]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[2][24]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP2|BREG|Mux39~14_combout\,
	combout => \PIP2|BREG|Mux39~15_combout\);

-- Location: LCCOMB_X77_Y25_N16
\PIP2|BREG|Mux39~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux39~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|Mux39~13_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux39~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|Mux39~13_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP2|BREG|Mux39~15_combout\,
	combout => \PIP2|BREG|Mux39~16_combout\);

-- Location: LCCOMB_X88_Y22_N0
\PIP2|BREG|Mux39~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux39~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux39~16_combout\ & ((\PIP2|BREG|Mux39~18_combout\))) # (!\PIP2|BREG|Mux39~16_combout\ & (\PIP2|BREG|Mux39~11_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux39~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|Mux39~11_combout\,
	datac => \PIP2|BREG|Mux39~18_combout\,
	datad => \PIP2|BREG|Mux39~16_combout\,
	combout => \PIP2|BREG|Mux39~19_combout\);

-- Location: LCCOMB_X88_Y22_N6
\PIP2|BREG|Mux39~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux39~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & (\PIP2|BREG|Mux39~9_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & ((\PIP2|BREG|Mux39~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20),
	datab => \PIP2|BREG|Mux39~9_combout\,
	datad => \PIP2|BREG|Mux39~19_combout\,
	combout => \PIP2|BREG|Mux39~20_combout\);

-- Location: LCCOMB_X88_Y22_N20
\PIP2|IDEX|saida2[24]~reg0_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[24]~reg0_Duplicate_1feeder_combout\ = \PIP2|BREG|Mux39~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|BREG|Mux39~20_combout\,
	combout => \PIP2|IDEX|saida2[24]~reg0_Duplicate_1feeder_combout\);

-- Location: LCFF_X88_Y22_N21
\PIP2|IDEX|saida2[24]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida2[24]~reg0_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida2[24]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X78_Y19_N0
\PIP2|IDEX|saida2[24]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[24]~56_combout\ = (\PIP2|IDEX|saida2[24]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|saida2[24]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP2|IDEX|saida2[24]~56_combout\);

-- Location: LCFF_X78_Y19_N17
\PIP3|EXMEM|wrtData[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP2|IDEX|saida2[24]~56_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|wrtData\(24));

-- Location: LCCOMB_X79_Y23_N28
\PIP5|WriData[21]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP5|WriData[21]~21_combout\ = (!\rst~combout\ & ((\PIP4|MEMWB|MemparaRegOUT~regout\ & (\PIP4|MEMWB|ResultULA\(21))) # (!\PIP4|MEMWB|MemparaRegOUT~regout\ & ((\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \PIP4|MEMWB|MemparaRegOUT~regout\,
	datac => \PIP4|MEMWB|ResultULA\(21),
	datad => \PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP5|WriData[21]~21_combout\);

-- Location: LCCOMB_X79_Y23_N26
\PIP2|DataEscrita[21]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|DataEscrita[21]~21_combout\ = (\PIP2|isJALout~3_combout\ & ((\PIP5|WriData[21]~21_combout\))) # (!\PIP2|isJALout~3_combout\ & (\PIP1|IFID|PC4OUT\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(21),
	datab => \PIP2|isJALout~3_combout\,
	datad => \PIP5|WriData[21]~21_combout\,
	combout => \PIP2|DataEscrita[21]~21_combout\);

-- Location: LCCOMB_X90_Y22_N26
\PIP2|BREG|regs[20][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[20][21]~feeder_combout\ = \PIP2|DataEscrita[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[21]~21_combout\,
	combout => \PIP2|BREG|regs[20][21]~feeder_combout\);

-- Location: LCFF_X90_Y22_N27
\PIP2|BREG|regs[20][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[20][21]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[20][21]~regout\);

-- Location: LCFF_X91_Y19_N5
\PIP2|BREG|regs[28][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[21]~21_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[28][21]~regout\);

-- Location: LCCOMB_X93_Y19_N12
\PIP2|BREG|Mux42~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux42~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[24][21]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|regs[16][21]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[24][21]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[16][21]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux42~4_combout\);

-- Location: LCCOMB_X91_Y19_N30
\PIP2|BREG|Mux42~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux42~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux42~4_combout\ & ((\PIP2|BREG|regs[28][21]~regout\))) # (!\PIP2|BREG|Mux42~4_combout\ & (\PIP2|BREG|regs[20][21]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux42~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|regs[20][21]~regout\,
	datac => \PIP2|BREG|regs[28][21]~regout\,
	datad => \PIP2|BREG|Mux42~4_combout\,
	combout => \PIP2|BREG|Mux42~5_combout\);

-- Location: LCCOMB_X90_Y19_N20
\PIP2|BREG|Mux42~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux42~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|Mux42~3_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux42~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux42~3_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP2|BREG|Mux42~5_combout\,
	combout => \PIP2|BREG|Mux42~6_combout\);

-- Location: LCFF_X92_Y20_N25
\PIP2|BREG|regs[25][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[21]~21_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[25][21]~regout\);

-- Location: LCCOMB_X92_Y20_N24
\PIP2|BREG|Mux42~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux42~1_combout\ = (\PIP2|BREG|Mux42~0_combout\ & (((\PIP2|BREG|regs[29][21]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))) # (!\PIP2|BREG|Mux42~0_combout\ & 
-- (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[25][21]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux42~0_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[25][21]~regout\,
	datad => \PIP2|BREG|regs[29][21]~regout\,
	combout => \PIP2|BREG|Mux42~1_combout\);

-- Location: LCCOMB_X90_Y19_N8
\PIP2|BREG|Mux42~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux42~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux42~6_combout\ & (\PIP2|BREG|Mux42~8_combout\)) # (!\PIP2|BREG|Mux42~6_combout\ & ((\PIP2|BREG|Mux42~1_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux42~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux42~8_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|Mux42~6_combout\,
	datad => \PIP2|BREG|Mux42~1_combout\,
	combout => \PIP2|BREG|Mux42~9_combout\);

-- Location: LCCOMB_X92_Y26_N16
\PIP2|BREG|regs[4][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[4][21]~feeder_combout\ = \PIP2|DataEscrita[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[21]~21_combout\,
	combout => \PIP2|BREG|regs[4][21]~feeder_combout\);

-- Location: LCFF_X92_Y26_N17
\PIP2|BREG|regs[4][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[4][21]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[4][21]~regout\);

-- Location: LCCOMB_X90_Y26_N30
\PIP2|BREG|Mux42~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux42~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[5][21]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[4][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[5][21]~regout\,
	datab => \PIP2|BREG|regs[4][21]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux42~12_combout\);

-- Location: LCCOMB_X90_Y26_N8
\PIP2|BREG|Mux42~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux42~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux42~12_combout\ & ((\PIP2|BREG|regs[7][21]~regout\))) # (!\PIP2|BREG|Mux42~12_combout\ & (\PIP2|BREG|regs[6][21]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux42~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[6][21]~regout\,
	datab => \PIP2|BREG|regs[7][21]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP2|BREG|Mux42~12_combout\,
	combout => \PIP2|BREG|Mux42~13_combout\);

-- Location: LCCOMB_X81_Y25_N2
\PIP2|BREG|Mux42~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux42~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[3][21]~regout\)) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[1][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[3][21]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|regs[1][21]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux42~14_combout\);

-- Location: LCCOMB_X79_Y23_N6
\PIP2|BREG|Mux42~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux42~15_combout\ = (\PIP2|BREG|Mux42~14_combout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[2][21]~regout\ & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|regs[2][21]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP2|BREG|Mux42~14_combout\,
	combout => \PIP2|BREG|Mux42~15_combout\);

-- Location: LCCOMB_X90_Y26_N2
\PIP2|BREG|Mux42~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux42~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)) # ((\PIP2|BREG|Mux42~13_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux42~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|Mux42~13_combout\,
	datad => \PIP2|BREG|Mux42~15_combout\,
	combout => \PIP2|BREG|Mux42~16_combout\);

-- Location: LCCOMB_X77_Y23_N20
\PIP2|BREG|regs[8][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[8][21]~feeder_combout\ = \PIP2|DataEscrita[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[21]~21_combout\,
	combout => \PIP2|BREG|regs[8][21]~feeder_combout\);

-- Location: LCFF_X77_Y23_N21
\PIP2|BREG|regs[8][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[8][21]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[8][21]~regout\);

-- Location: LCCOMB_X79_Y23_N12
\PIP2|BREG|Mux42~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux42~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[10][21]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|regs[8][21]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[10][21]~regout\,
	datab => \PIP2|BREG|regs[8][21]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux42~10_combout\);

-- Location: LCCOMB_X79_Y26_N20
\PIP2|BREG|Mux42~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux42~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux42~10_combout\ & ((\PIP2|BREG|regs[11][21]~regout\))) # (!\PIP2|BREG|Mux42~10_combout\ & (\PIP2|BREG|regs[9][21]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux42~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[9][21]~regout\,
	datab => \PIP2|BREG|regs[11][21]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP2|BREG|Mux42~10_combout\,
	combout => \PIP2|BREG|Mux42~11_combout\);

-- Location: LCCOMB_X90_Y19_N26
\PIP2|BREG|Mux42~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux42~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux42~16_combout\ & (\PIP2|BREG|Mux42~18_combout\)) # (!\PIP2|BREG|Mux42~16_combout\ & ((\PIP2|BREG|Mux42~11_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux42~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux42~18_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|Mux42~16_combout\,
	datad => \PIP2|BREG|Mux42~11_combout\,
	combout => \PIP2|BREG|Mux42~19_combout\);

-- Location: LCCOMB_X90_Y19_N0
\PIP2|BREG|Mux42~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux42~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & (\PIP2|BREG|Mux42~9_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & ((\PIP2|BREG|Mux42~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20),
	datac => \PIP2|BREG|Mux42~9_combout\,
	datad => \PIP2|BREG|Mux42~19_combout\,
	combout => \PIP2|BREG|Mux42~20_combout\);

-- Location: LCCOMB_X90_Y19_N12
\PIP2|IDEX|saida2[21]~reg0_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[21]~reg0_Duplicate_1feeder_combout\ = \PIP2|BREG|Mux42~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|BREG|Mux42~20_combout\,
	combout => \PIP2|IDEX|saida2[21]~reg0_Duplicate_1feeder_combout\);

-- Location: LCFF_X90_Y19_N13
\PIP2|IDEX|saida2[21]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida2[21]~reg0_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida2[21]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X74_Y23_N12
\PIP2|IDEX|saida2[21]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[21]~53_combout\ = (\PIP2|IDEX|saida2[21]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|saida2[21]~reg0_Duplicate_1_regout\,
	datac => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP2|IDEX|saida2[21]~53_combout\);

-- Location: LCFF_X80_Y21_N29
\PIP3|EXMEM|wrtData[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP2|IDEX|saida2[21]~53_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|wrtData\(21));

-- Location: LCCOMB_X75_Y21_N2
\PIP5|WriData[22]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP5|WriData[22]~22_combout\ = (!\rst~combout\ & ((\PIP4|MEMWB|MemparaRegOUT~regout\ & (\PIP4|MEMWB|ResultULA\(22))) # (!\PIP4|MEMWB|MemparaRegOUT~regout\ & ((\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP4|MEMWB|MemparaRegOUT~regout\,
	datab => \rst~combout\,
	datac => \PIP4|MEMWB|ResultULA\(22),
	datad => \PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP5|WriData[22]~22_combout\);

-- Location: LCCOMB_X75_Y21_N8
\PIP2|DataEscrita[22]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|DataEscrita[22]~22_combout\ = (\PIP2|isJALout~3_combout\ & ((\PIP5|WriData[22]~22_combout\))) # (!\PIP2|isJALout~3_combout\ & (\PIP1|IFID|PC4OUT\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP1|IFID|PC4OUT\(22),
	datac => \PIP2|isJALout~3_combout\,
	datad => \PIP5|WriData[22]~22_combout\,
	combout => \PIP2|DataEscrita[22]~22_combout\);

-- Location: LCCOMB_X92_Y25_N10
\PIP2|BREG|regs[14][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[14][22]~feeder_combout\ = \PIP2|DataEscrita[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[22]~22_combout\,
	combout => \PIP2|BREG|regs[14][22]~feeder_combout\);

-- Location: LCFF_X92_Y25_N11
\PIP2|BREG|regs[14][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[14][22]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[14][22]~regout\);

-- Location: LCFF_X78_Y24_N5
\PIP2|BREG|regs[12][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[22]~22_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[12][22]~regout\);

-- Location: LCCOMB_X78_Y24_N10
\PIP2|BREG|Mux41~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux41~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[13][22]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[12][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[13][22]~regout\,
	datab => \PIP2|BREG|regs[12][22]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux41~17_combout\);

-- Location: LCCOMB_X81_Y22_N18
\PIP2|BREG|Mux41~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux41~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux41~17_combout\ & ((\PIP2|BREG|regs[15][22]~regout\))) # (!\PIP2|BREG|Mux41~17_combout\ & (\PIP2|BREG|regs[14][22]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux41~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[14][22]~regout\,
	datac => \PIP2|BREG|regs[15][22]~regout\,
	datad => \PIP2|BREG|Mux41~17_combout\,
	combout => \PIP2|BREG|Mux41~18_combout\);

-- Location: LCCOMB_X83_Y26_N28
\PIP2|BREG|regs[11][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[11][22]~feeder_combout\ = \PIP2|DataEscrita[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[22]~22_combout\,
	combout => \PIP2|BREG|regs[11][22]~feeder_combout\);

-- Location: LCFF_X83_Y26_N29
\PIP2|BREG|regs[11][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[11][22]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[11][22]~regout\);

-- Location: LCFF_X80_Y23_N25
\PIP2|BREG|regs[8][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[22]~22_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[8][22]~regout\);

-- Location: LCCOMB_X80_Y23_N24
\PIP2|BREG|Mux41~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux41~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[10][22]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[8][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[10][22]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|regs[8][22]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux41~12_combout\);

-- Location: LCCOMB_X83_Y26_N22
\PIP2|BREG|Mux41~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux41~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux41~12_combout\ & ((\PIP2|BREG|regs[11][22]~regout\))) # (!\PIP2|BREG|Mux41~12_combout\ & (\PIP2|BREG|regs[9][22]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux41~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[9][22]~regout\,
	datab => \PIP2|BREG|regs[11][22]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP2|BREG|Mux41~12_combout\,
	combout => \PIP2|BREG|Mux41~13_combout\);

-- Location: LCCOMB_X81_Y23_N18
\PIP2|BREG|Mux41~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux41~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[3][22]~regout\))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[1][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[1][22]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|regs[3][22]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux41~14_combout\);

-- Location: LCCOMB_X79_Y23_N4
\PIP2|BREG|Mux41~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux41~15_combout\ = (\PIP2|BREG|Mux41~14_combout\) # ((\PIP2|BREG|regs[2][22]~regout\ & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[2][22]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|Mux41~14_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux41~15_combout\);

-- Location: LCCOMB_X91_Y19_N24
\PIP2|BREG|Mux41~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux41~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux41~13_combout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux41~15_combout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|Mux41~13_combout\,
	datac => \PIP2|BREG|Mux41~15_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux41~16_combout\);

-- Location: LCFF_X89_Y25_N23
\PIP2|BREG|regs[6][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[22]~22_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[6][22]~regout\);

-- Location: LCCOMB_X89_Y27_N8
\PIP2|BREG|Mux41~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux41~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|regs[5][22]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[4][22]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[4][22]~regout\,
	datab => \PIP2|BREG|regs[5][22]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux41~10_combout\);

-- Location: LCCOMB_X89_Y25_N4
\PIP2|BREG|Mux41~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux41~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux41~10_combout\ & (\PIP2|BREG|regs[7][22]~regout\)) # (!\PIP2|BREG|Mux41~10_combout\ & ((\PIP2|BREG|regs[6][22]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux41~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[7][22]~regout\,
	datab => \PIP2|BREG|regs[6][22]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP2|BREG|Mux41~10_combout\,
	combout => \PIP2|BREG|Mux41~11_combout\);

-- Location: LCCOMB_X91_Y19_N14
\PIP2|BREG|Mux41~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux41~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux41~16_combout\ & (\PIP2|BREG|Mux41~18_combout\)) # (!\PIP2|BREG|Mux41~16_combout\ & ((\PIP2|BREG|Mux41~11_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux41~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|Mux41~18_combout\,
	datac => \PIP2|BREG|Mux41~16_combout\,
	datad => \PIP2|BREG|Mux41~11_combout\,
	combout => \PIP2|BREG|Mux41~19_combout\);

-- Location: LCCOMB_X87_Y22_N6
\PIP2|BREG|regs[27][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[27][22]~feeder_combout\ = \PIP2|DataEscrita[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[22]~22_combout\,
	combout => \PIP2|BREG|regs[27][22]~feeder_combout\);

-- Location: LCFF_X87_Y22_N7
\PIP2|BREG|regs[27][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[27][22]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[27][22]~regout\);

-- Location: LCCOMB_X87_Y17_N24
\PIP2|BREG|Mux41~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux41~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|regs[27][22]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[19][22]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|regs[19][22]~regout\,
	datac => \PIP2|BREG|regs[27][22]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux41~7_combout\);

-- Location: LCCOMB_X88_Y20_N16
\PIP2|BREG|Mux41~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux41~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux41~7_combout\ & ((\PIP2|BREG|regs[31][22]~regout\))) # (!\PIP2|BREG|Mux41~7_combout\ & (\PIP2|BREG|regs[23][22]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux41~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|regs[23][22]~regout\,
	datac => \PIP2|BREG|Mux41~7_combout\,
	datad => \PIP2|BREG|regs[31][22]~regout\,
	combout => \PIP2|BREG|Mux41~8_combout\);

-- Location: LCFF_X87_Y21_N11
\PIP2|BREG|regs[18][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[22]~22_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[18][22]~regout\);

-- Location: LCCOMB_X87_Y21_N10
\PIP2|BREG|Mux41~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux41~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)) # ((\PIP2|BREG|regs[22][22]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[18][22]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[18][22]~regout\,
	datad => \PIP2|BREG|regs[22][22]~regout\,
	combout => \PIP2|BREG|Mux41~2_combout\);

-- Location: LCCOMB_X88_Y21_N6
\PIP2|BREG|Mux41~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux41~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux41~2_combout\ & ((\PIP2|BREG|regs[30][22]~regout\))) # (!\PIP2|BREG|Mux41~2_combout\ & (\PIP2|BREG|regs[26][22]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux41~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[26][22]~regout\,
	datab => \PIP2|BREG|regs[30][22]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP2|BREG|Mux41~2_combout\,
	combout => \PIP2|BREG|Mux41~3_combout\);

-- Location: LCCOMB_X92_Y19_N30
\PIP2|BREG|Mux41~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux41~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|regs[20][22]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[16][22]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[16][22]~regout\,
	datab => \PIP2|BREG|regs[20][22]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux41~4_combout\);

-- Location: LCCOMB_X91_Y19_N18
\PIP2|BREG|Mux41~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux41~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux41~4_combout\ & (\PIP2|BREG|regs[28][22]~regout\)) # (!\PIP2|BREG|Mux41~4_combout\ & ((\PIP2|BREG|regs[24][22]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux41~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[28][22]~regout\,
	datab => \PIP2|BREG|regs[24][22]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP2|BREG|Mux41~4_combout\,
	combout => \PIP2|BREG|Mux41~5_combout\);

-- Location: LCCOMB_X91_Y19_N16
\PIP2|BREG|Mux41~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux41~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16)) # ((\PIP2|BREG|Mux41~3_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux41~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|Mux41~3_combout\,
	datad => \PIP2|BREG|Mux41~5_combout\,
	combout => \PIP2|BREG|Mux41~6_combout\);

-- Location: LCCOMB_X91_Y20_N24
\PIP2|BREG|regs[29][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[29][22]~feeder_combout\ = \PIP2|DataEscrita[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[22]~22_combout\,
	combout => \PIP2|BREG|regs[29][22]~feeder_combout\);

-- Location: LCFF_X91_Y20_N25
\PIP2|BREG|regs[29][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[29][22]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[29][22]~regout\);

-- Location: LCCOMB_X92_Y20_N10
\PIP2|BREG|Mux41~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux41~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|regs[25][22]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[17][22]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|regs[17][22]~regout\,
	datac => \PIP2|BREG|regs[25][22]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux41~0_combout\);

-- Location: LCCOMB_X91_Y24_N6
\PIP2|BREG|regs[21][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[21][22]~feeder_combout\ = \PIP2|DataEscrita[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[22]~22_combout\,
	combout => \PIP2|BREG|regs[21][22]~feeder_combout\);

-- Location: LCFF_X91_Y24_N7
\PIP2|BREG|regs[21][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[21][22]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[21][22]~regout\);

-- Location: LCCOMB_X91_Y24_N12
\PIP2|BREG|Mux41~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux41~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux41~0_combout\ & (\PIP2|BREG|regs[29][22]~regout\)) # (!\PIP2|BREG|Mux41~0_combout\ & ((\PIP2|BREG|regs[21][22]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux41~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|regs[29][22]~regout\,
	datac => \PIP2|BREG|Mux41~0_combout\,
	datad => \PIP2|BREG|regs[21][22]~regout\,
	combout => \PIP2|BREG|Mux41~1_combout\);

-- Location: LCCOMB_X91_Y19_N10
\PIP2|BREG|Mux41~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux41~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux41~6_combout\ & (\PIP2|BREG|Mux41~8_combout\)) # (!\PIP2|BREG|Mux41~6_combout\ & ((\PIP2|BREG|Mux41~1_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux41~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|Mux41~8_combout\,
	datac => \PIP2|BREG|Mux41~6_combout\,
	datad => \PIP2|BREG|Mux41~1_combout\,
	combout => \PIP2|BREG|Mux41~9_combout\);

-- Location: LCCOMB_X91_Y19_N12
\PIP2|BREG|Mux41~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux41~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & ((\PIP2|BREG|Mux41~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & (\PIP2|BREG|Mux41~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20),
	datac => \PIP2|BREG|Mux41~19_combout\,
	datad => \PIP2|BREG|Mux41~9_combout\,
	combout => \PIP2|BREG|Mux41~20_combout\);

-- Location: LCCOMB_X91_Y19_N20
\PIP2|IDEX|saida2[22]~reg0_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[22]~reg0_Duplicate_1feeder_combout\ = \PIP2|BREG|Mux41~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|BREG|Mux41~20_combout\,
	combout => \PIP2|IDEX|saida2[22]~reg0_Duplicate_1feeder_combout\);

-- Location: LCFF_X91_Y19_N21
\PIP2|IDEX|saida2[22]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida2[22]~reg0_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida2[22]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X71_Y17_N2
\PIP3|ULA|ShiftRight0~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~70_combout\ = ((\PIP3|MUX1|S[0]~1_combout\ & (\PIP2|IDEX|saida2[22]~reg0_Duplicate_1_regout\)) # (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP2|IDEX|saida2[21]~reg0_Duplicate_1_regout\)))) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datab => \PIP3|MUX1|S[0]~1_combout\,
	datac => \PIP2|IDEX|saida2[22]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[21]~reg0_Duplicate_1_regout\,
	combout => \PIP3|ULA|ShiftRight0~70_combout\);

-- Location: LCCOMB_X71_Y25_N24
\PIP3|ULA|ShiftRight1~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~64_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftRight0~70_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftRight0~130_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~130_combout\,
	datab => \PIP3|MUX1|S[1]~28_combout\,
	datac => \PIP3|ULA|ShiftRight0~70_combout\,
	combout => \PIP3|ULA|ShiftRight1~64_combout\);

-- Location: LCCOMB_X71_Y25_N14
\PIP3|ULA|ShiftRight1~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~65_combout\ = (\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|ULA|ShiftRight1~63_combout\))) # (!\PIP3|MUX1|S[2]~29_combout\ & (\PIP3|ULA|ShiftRight1~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[2]~29_combout\,
	datac => \PIP3|ULA|ShiftRight1~64_combout\,
	datad => \PIP3|ULA|ShiftRight1~63_combout\,
	combout => \PIP3|ULA|ShiftRight1~65_combout\);

-- Location: LCCOMB_X68_Y25_N6
\PIP3|ULA|ShiftRight1~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~89_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|ShiftRight1~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP3|ULA|ShiftRight1~65_combout\,
	combout => \PIP3|ULA|ShiftRight1~89_combout\);

-- Location: LCCOMB_X67_Y23_N18
\PIP3|ULA|Mux33~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux33~2_combout\ = (\PIP3|ULA|ShiftLeft0~79_combout\ & ((\PIP3|MUX1|S[3]~30_combout\ & (\PIP3|ULA|ShiftRight1~62_combout\)) # (!\PIP3|MUX1|S[3]~30_combout\ & ((\PIP3|ULA|ShiftRight1~89_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[3]~30_combout\,
	datab => \PIP3|ULA|ShiftRight1~62_combout\,
	datac => \PIP3|ULA|ShiftLeft0~79_combout\,
	datad => \PIP3|ULA|ShiftRight1~89_combout\,
	combout => \PIP3|ULA|Mux33~2_combout\);

-- Location: LCCOMB_X67_Y17_N2
\PIP3|ULA|ShiftLeft1~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~51_combout\ = (\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftLeft0~119_combout\))) # (!\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftLeft0~125_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft0~125_combout\,
	datac => \PIP3|ULA|ShiftLeft0~119_combout\,
	datad => \PIP3|ULA|Add0~2_combout\,
	combout => \PIP3|ULA|ShiftLeft1~51_combout\);

-- Location: LCCOMB_X67_Y17_N12
\PIP3|ULA|ShiftLeft1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~62_combout\ = (\PIP3|ULA|Add0~4_combout\ & (((\PIP3|ULA|ShiftLeft1~51_combout\)))) # (!\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|ShiftLeft1~61_combout\) # ((\PIP3|MUX2|S[31]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft1~61_combout\,
	datab => \PIP3|ULA|ShiftLeft1~51_combout\,
	datac => \PIP3|MUX2|S[31]~17_combout\,
	datad => \PIP3|ULA|Add0~4_combout\,
	combout => \PIP3|ULA|ShiftLeft1~62_combout\);

-- Location: LCCOMB_X66_Y21_N0
\PIP3|ULA|Mux33~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux33~5_combout\ = (\PIP3|EXMEM|ResultULA[18]~115_combout\ & (((!\PIP3|EXMEM|ResultULA[18]~116_combout\)))) # (!\PIP3|EXMEM|ResultULA[18]~115_combout\ & ((\PIP3|EXMEM|ResultULA[18]~116_combout\ & ((\PIP3|ULA|ShiftLeft1~62_combout\))) # 
-- (!\PIP3|EXMEM|ResultULA[18]~116_combout\ & (\PIP3|ULA|Mux33~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux33~4_combout\,
	datab => \PIP3|EXMEM|ResultULA[18]~115_combout\,
	datac => \PIP3|ULA|ShiftLeft1~62_combout\,
	datad => \PIP3|EXMEM|ResultULA[18]~116_combout\,
	combout => \PIP3|ULA|Mux33~5_combout\);

-- Location: LCCOMB_X66_Y23_N16
\PIP3|ULA|ShiftLeft1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~16_combout\ = (\PIP3|ULA|ShiftLeft1~15_combout\ & (!\PIP3|ULA|Add0~4_combout\ & !\PIP3|ULA|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft1~15_combout\,
	datac => \PIP3|ULA|Add0~4_combout\,
	datad => \PIP3|ULA|Add0~6_combout\,
	combout => \PIP3|ULA|ShiftLeft1~16_combout\);

-- Location: LCCOMB_X67_Y23_N12
\PIP3|ULA|Mux33~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux33~6_combout\ = (\PIP3|EXMEM|ResultULA[18]~114_combout\ & ((\PIP3|ULA|Mux33~5_combout\ & (\PIP3|ULA|Mux33~2_combout\)) # (!\PIP3|ULA|Mux33~5_combout\ & ((\PIP3|ULA|ShiftLeft1~16_combout\))))) # (!\PIP3|EXMEM|ResultULA[18]~114_combout\ & 
-- (((\PIP3|ULA|Mux33~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[18]~114_combout\,
	datab => \PIP3|ULA|Mux33~2_combout\,
	datac => \PIP3|ULA|Mux33~5_combout\,
	datad => \PIP3|ULA|ShiftLeft1~16_combout\,
	combout => \PIP3|ULA|Mux33~6_combout\);

-- Location: LCCOMB_X71_Y23_N8
\PIP3|EXMEM|ResultULA[19]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[19]~9_combout\ = (\PIP3|EXMEM|ResultULA[18]~117_combout\ & (\PIP3|ULA|ShiftLeft1~38_combout\)) # (!\PIP3|EXMEM|ResultULA[18]~117_combout\ & ((\PIP3|ULA|Mux33~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft1~38_combout\,
	datac => \PIP3|EXMEM|ResultULA[18]~117_combout\,
	datad => \PIP3|ULA|Mux33~6_combout\,
	combout => \PIP3|EXMEM|ResultULA[19]~9_combout\);

-- Location: LCCOMB_X72_Y18_N2
\PIP3|EXMEM|ResultULA[14]~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[14]~111_combout\ = (!\PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\ & !\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\,
	datad => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	combout => \PIP3|EXMEM|ResultULA[14]~111_combout\);

-- Location: LCCOMB_X67_Y17_N8
\PIP3|ULA|ShiftLeft0~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~126_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftLeft0~119_combout\)) # (!\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftLeft0~125_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft0~119_combout\,
	datac => \PIP3|MUX1|S[1]~28_combout\,
	datad => \PIP3|ULA|ShiftLeft0~125_combout\,
	combout => \PIP3|ULA|ShiftLeft0~126_combout\);

-- Location: LCCOMB_X68_Y17_N0
\PIP3|ULA|ShiftLeft0~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~138_combout\ = (\PIP3|MUX1|S[2]~29_combout\ & (((\PIP3|ULA|ShiftLeft0~126_combout\)))) # (!\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|ULA|ShiftLeft0~137_combout\) # ((\PIP3|MUX2|S[31]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~137_combout\,
	datab => \PIP3|MUX1|S[2]~29_combout\,
	datac => \PIP3|MUX2|S[31]~17_combout\,
	datad => \PIP3|ULA|ShiftLeft0~126_combout\,
	combout => \PIP3|ULA|ShiftLeft0~138_combout\);

-- Location: LCCOMB_X71_Y25_N20
\PIP3|ULA|ShiftRight0~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~130_combout\ = ((\PIP3|MUX1|S[0]~1_combout\ & (\PIP2|IDEX|saida2[20]~reg0_Duplicate_1_regout\)) # (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP2|IDEX|saida2[19]~reg0_Duplicate_1_regout\)))) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datab => \PIP2|IDEX|saida2[20]~reg0_Duplicate_1_regout\,
	datac => \PIP3|MUX1|S[0]~1_combout\,
	datad => \PIP2|IDEX|saida2[19]~reg0_Duplicate_1_regout\,
	combout => \PIP3|ULA|ShiftRight0~130_combout\);

-- Location: LCCOMB_X71_Y25_N28
\PIP3|ULA|ShiftRight0~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~96_combout\ = (\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftRight0~70_combout\)) # (!\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftRight0~130_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftRight0~70_combout\,
	datac => \PIP3|ULA|ShiftRight0~130_combout\,
	datad => \PIP3|ULA|Add0~2_combout\,
	combout => \PIP3|ULA|ShiftRight0~96_combout\);

-- Location: LCCOMB_X71_Y25_N30
\PIP3|ULA|ShiftRight0~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~95_combout\ = (\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftRight0~64_combout\)) # (!\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftRight0~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftRight0~64_combout\,
	datac => \PIP3|ULA|ShiftRight0~69_combout\,
	datad => \PIP3|ULA|Add0~2_combout\,
	combout => \PIP3|ULA|ShiftRight0~95_combout\);

-- Location: LCCOMB_X67_Y25_N8
\PIP3|ULA|ShiftRight0~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~97_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|ShiftRight0~95_combout\))) # (!\PIP3|ULA|Add0~4_combout\ & (\PIP3|ULA|ShiftRight0~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~4_combout\,
	datab => \PIP3|ULA|ShiftRight0~96_combout\,
	datac => \PIP3|ULA|ShiftRight0~95_combout\,
	datad => \PIP2|IDEX|OrigAALU~regout\,
	combout => \PIP3|ULA|ShiftRight0~97_combout\);

-- Location: LCCOMB_X67_Y25_N10
\PIP3|ULA|ShiftRight0~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~94_combout\ = (\PIP3|ULA|ShiftRight0~137_combout\) # ((!\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|Add0~4_combout\ & \PIP3|ULA|ShiftRight0~127_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~137_combout\,
	datab => \PIP3|ULA|Add0~2_combout\,
	datac => \PIP3|ULA|Add0~4_combout\,
	datad => \PIP3|ULA|ShiftRight0~127_combout\,
	combout => \PIP3|ULA|ShiftRight0~94_combout\);

-- Location: LCCOMB_X67_Y25_N2
\PIP3|ULA|ShiftRight0~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~98_combout\ = (\PIP3|ULA|Add0~6_combout\ & (((\PIP3|ULA|ShiftRight0~94_combout\)))) # (!\PIP3|ULA|Add0~6_combout\ & ((\PIP3|MUX2|S[31]~17_combout\) # ((\PIP3|ULA|ShiftRight0~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[31]~17_combout\,
	datab => \PIP3|ULA|ShiftRight0~97_combout\,
	datac => \PIP3|ULA|Add0~6_combout\,
	datad => \PIP3|ULA|ShiftRight0~94_combout\,
	combout => \PIP3|ULA|ShiftRight0~98_combout\);

-- Location: LCCOMB_X68_Y21_N12
\PIP3|ULA|Mux42~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux42~2_combout\ = (!\PIP3|ULA|ShiftLeft0~83_combout\ & (!\PIP3|ULA|ShiftLeft0~74_combout\ & (!\PIP3|ULA|ShiftLeft0~77_combout\ & !\PIP3|ULA|ShiftLeft0~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~83_combout\,
	datab => \PIP3|ULA|ShiftLeft0~74_combout\,
	datac => \PIP3|ULA|ShiftLeft0~77_combout\,
	datad => \PIP3|ULA|ShiftLeft0~75_combout\,
	combout => \PIP3|ULA|Mux42~2_combout\);

-- Location: LCCOMB_X67_Y19_N26
\PIP3|ULA|Mux33~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux33~16_combout\ = (\PIP3|ULA|Mux42~2_combout\ & ((\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftLeft0~81_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftLeft0~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[1]~28_combout\,
	datab => \PIP3|ULA|ShiftLeft0~85_combout\,
	datac => \PIP3|ULA|ShiftLeft0~81_combout\,
	datad => \PIP3|ULA|Mux42~2_combout\,
	combout => \PIP3|ULA|Mux33~16_combout\);

-- Location: LCCOMB_X67_Y18_N24
\PIP3|ULA|Mux33~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux33~7_combout\ = (\PIP3|EXMEM|ResultULA[18]~119_combout\ & ((\PIP3|EXMEM|ResultULA[18]~118_combout\ & (\PIP3|ULA|ShiftRight0~98_combout\)) # (!\PIP3|EXMEM|ResultULA[18]~118_combout\ & ((\PIP3|ULA|Mux33~16_combout\))))) # 
-- (!\PIP3|EXMEM|ResultULA[18]~119_combout\ & (((!\PIP3|EXMEM|ResultULA[18]~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[18]~119_combout\,
	datab => \PIP3|ULA|ShiftRight0~98_combout\,
	datac => \PIP3|ULA|Mux33~16_combout\,
	datad => \PIP3|EXMEM|ResultULA[18]~118_combout\,
	combout => \PIP3|ULA|Mux33~7_combout\);

-- Location: LCCOMB_X68_Y17_N16
\PIP3|ULA|ShiftLeft0~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~113_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftLeft0~103_combout\)) # (!\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftLeft0~112_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[1]~28_combout\,
	datac => \PIP3|ULA|ShiftLeft0~103_combout\,
	datad => \PIP3|ULA|ShiftLeft0~112_combout\,
	combout => \PIP3|ULA|ShiftLeft0~113_combout\);

-- Location: LCCOMB_X70_Y25_N2
\PIP3|ULA|ShiftLeft0~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~96_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftLeft2~9_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftLeft2~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[1]~28_combout\,
	datac => \PIP3|ULA|ShiftLeft2~16_combout\,
	datad => \PIP3|ULA|ShiftLeft2~9_combout\,
	combout => \PIP3|ULA|ShiftLeft0~96_combout\);

-- Location: LCCOMB_X68_Y17_N30
\PIP3|ULA|ShiftLeft0~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~114_combout\ = (\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|ULA|ShiftLeft0~96_combout\))) # (!\PIP3|MUX1|S[2]~29_combout\ & (\PIP3|ULA|ShiftLeft0~113_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[2]~29_combout\,
	datac => \PIP3|ULA|ShiftLeft0~113_combout\,
	datad => \PIP3|ULA|ShiftLeft0~96_combout\,
	combout => \PIP3|ULA|ShiftLeft0~114_combout\);

-- Location: LCCOMB_X68_Y17_N14
\PIP3|ULA|Mux33~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux33~8_combout\ = (\PIP3|ULA|ShiftLeft0~79_combout\ & ((\PIP3|ULA|Mux33~7_combout\ & (\PIP3|ULA|ShiftLeft0~138_combout\)) # (!\PIP3|ULA|Mux33~7_combout\ & ((\PIP3|ULA|ShiftLeft0~114_combout\))))) # (!\PIP3|ULA|ShiftLeft0~79_combout\ & 
-- (((\PIP3|ULA|Mux33~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~79_combout\,
	datab => \PIP3|ULA|ShiftLeft0~138_combout\,
	datac => \PIP3|ULA|Mux33~7_combout\,
	datad => \PIP3|ULA|ShiftLeft0~114_combout\,
	combout => \PIP3|ULA|Mux33~8_combout\);

-- Location: LCCOMB_X72_Y20_N20
\PIP3|ULA|cout~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~59_combout\ = (\PIP3|MUX2|S[17]~31_combout\ & ((\PIP3|ULA|cout~55_combout\) # ((\PIP3|ULA|cout~58_combout\) # (!\PIP3|MUX1|S[17]~15_combout\)))) # (!\PIP3|MUX2|S[17]~31_combout\ & (!\PIP3|MUX1|S[17]~15_combout\ & 
-- ((\PIP3|ULA|cout~55_combout\) # (\PIP3|ULA|cout~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|cout~55_combout\,
	datab => \PIP3|MUX2|S[17]~31_combout\,
	datac => \PIP3|MUX1|S[17]~15_combout\,
	datad => \PIP3|ULA|cout~58_combout\,
	combout => \PIP3|ULA|cout~59_combout\);

-- Location: LCCOMB_X71_Y18_N26
\PIP3|ULA|Mux33~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux33~10_combout\ = (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & ((\PIP3|ULA|cout~54_combout\))) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (\PIP3|ULA|cout~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|cout~59_combout\,
	datad => \PIP3|ULA|cout~54_combout\,
	combout => \PIP3|ULA|Mux33~10_combout\);

-- Location: LCCOMB_X71_Y18_N6
\PIP3|ULA|Mux33~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux33~12_combout\ = (\PIP3|ULA|Mux33~11_combout\ & ((\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\) # ((\PIP3|MUX2|S[18]~30_combout\ & \PIP3|ULA|Mux33~10_combout\)))) # (!\PIP3|ULA|Mux33~11_combout\ & (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & 
-- ((\PIP3|MUX2|S[18]~30_combout\) # (\PIP3|ULA|Mux33~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux33~11_combout\,
	datab => \PIP3|MUX2|S[18]~30_combout\,
	datac => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datad => \PIP3|ULA|Mux33~10_combout\,
	combout => \PIP3|ULA|Mux33~12_combout\);

-- Location: LCCOMB_X72_Y18_N22
\PIP3|ULA|Mux33~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux33~13_combout\ = (\PIP3|MUX2|S[19]~29_combout\ & ((\PIP3|ULA|Mux33~12_combout\ & ((\PIP3|MUX1|S[19]~13_combout\))) # (!\PIP3|ULA|Mux33~12_combout\ & ((\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\) # (!\PIP3|MUX1|S[19]~13_combout\))))) # 
-- (!\PIP3|MUX2|S[19]~29_combout\ & ((\PIP3|ULA|Mux33~12_combout\ & (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & !\PIP3|MUX1|S[19]~13_combout\)) # (!\PIP3|ULA|Mux33~12_combout\ & ((\PIP3|MUX1|S[19]~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110100011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[19]~29_combout\,
	datab => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|Mux33~12_combout\,
	datad => \PIP3|MUX1|S[19]~13_combout\,
	combout => \PIP3|ULA|Mux33~13_combout\);

-- Location: LCCOMB_X72_Y18_N28
\PIP3|ULA|Mux33~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux33~14_combout\ = (\PIP3|EXMEM|ResultULA[14]~113_combout\ & ((\PIP3|ULA|Mux33~9_combout\) # ((!\PIP3|EXMEM|ResultULA[14]~112_combout\)))) # (!\PIP3|EXMEM|ResultULA[14]~113_combout\ & (((\PIP3|EXMEM|ResultULA[14]~112_combout\ & 
-- !\PIP3|ULA|Mux33~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux33~9_combout\,
	datab => \PIP3|EXMEM|ResultULA[14]~113_combout\,
	datac => \PIP3|EXMEM|ResultULA[14]~112_combout\,
	datad => \PIP3|ULA|Mux33~13_combout\,
	combout => \PIP3|ULA|Mux33~14_combout\);

-- Location: LCCOMB_X72_Y18_N18
\PIP3|ULA|Mux33~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux33~15_combout\ = (\PIP3|EXMEM|ResultULA[14]~111_combout\ & ((\PIP3|ULA|Mux33~14_combout\ & ((\PIP3|ULA|Mux33~8_combout\))) # (!\PIP3|ULA|Mux33~14_combout\ & (\PIP3|ULA|Mux33~9_combout\)))) # (!\PIP3|EXMEM|ResultULA[14]~111_combout\ & 
-- (((!\PIP3|ULA|Mux33~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux33~9_combout\,
	datab => \PIP3|EXMEM|ResultULA[14]~111_combout\,
	datac => \PIP3|ULA|Mux33~8_combout\,
	datad => \PIP3|ULA|Mux33~14_combout\,
	combout => \PIP3|ULA|Mux33~15_combout\);

-- Location: LCCOMB_X72_Y18_N16
\PIP3|EXMEM|ResultULA[19]~reg0_Duplicate_1SLOAD_MUX\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[19]~reg0_Duplicate_1SLOAD_MUX_combout\ = (\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & ((\PIP3|ULA|Mux33~15_combout\))) # (!\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & (\PIP3|EXMEM|ResultULA[19]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\,
	datac => \PIP3|EXMEM|ResultULA[19]~9_combout\,
	datad => \PIP3|ULA|Mux33~15_combout\,
	combout => \PIP3|EXMEM|ResultULA[19]~reg0_Duplicate_1SLOAD_MUX_combout\);

-- Location: LCFF_X72_Y18_N17
\PIP3|EXMEM|ResultULA[19]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|EXMEM|ResultULA[19]~reg0_Duplicate_1SLOAD_MUX_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|ResultULA[19]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X76_Y18_N14
\PIP3|EXMEM|ResultULA[19]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[19]~71_combout\ = (\PIP3|EXMEM|ResultULA[19]~reg0_Duplicate_1_regout\) # (!\PIP3|EXMEM|ResultULA[0]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	datad => \PIP3|EXMEM|ResultULA[19]~reg0_Duplicate_1_regout\,
	combout => \PIP3|EXMEM|ResultULA[19]~71_combout\);

-- Location: LCFF_X76_Y18_N7
\PIP4|MEMWB|ResultULA[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP3|EXMEM|ResultULA[19]~71_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|ResultULA\(19));

-- Location: LCCOMB_X76_Y18_N6
\PIP5|WriData[19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP5|WriData[19]~19_combout\ = (!\rst~combout\ & ((\PIP4|MEMWB|MemparaRegOUT~regout\ & ((\PIP4|MEMWB|ResultULA\(19)))) # (!\PIP4|MEMWB|MemparaRegOUT~regout\ & (\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(19),
	datab => \rst~combout\,
	datac => \PIP4|MEMWB|ResultULA\(19),
	datad => \PIP4|MEMWB|MemparaRegOUT~regout\,
	combout => \PIP5|WriData[19]~19_combout\);

-- Location: LCCOMB_X79_Y19_N30
\PIP2|DataEscrita[19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|DataEscrita[19]~19_combout\ = (\PIP2|isJALout~3_combout\ & ((\PIP5|WriData[19]~19_combout\))) # (!\PIP2|isJALout~3_combout\ & (\PIP1|IFID|PC4OUT\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|isJALout~3_combout\,
	datab => \PIP1|IFID|PC4OUT\(19),
	datad => \PIP5|WriData[19]~19_combout\,
	combout => \PIP2|DataEscrita[19]~19_combout\);

-- Location: LCCOMB_X89_Y21_N16
\PIP2|BREG|regs[20][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[20][19]~feeder_combout\ = \PIP2|DataEscrita[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[19]~19_combout\,
	combout => \PIP2|BREG|regs[20][19]~feeder_combout\);

-- Location: LCFF_X89_Y21_N17
\PIP2|BREG|regs[20][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[20][19]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[20][19]~regout\);

-- Location: LCFF_X94_Y21_N23
\PIP2|BREG|regs[16][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[19]~19_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[16][19]~regout\);

-- Location: LCCOMB_X94_Y21_N22
\PIP2|BREG|Mux44~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux44~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[24][19]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|regs[16][19]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[24][19]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[16][19]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux44~4_combout\);

-- Location: LCCOMB_X89_Y21_N30
\PIP2|BREG|Mux44~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux44~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux44~4_combout\ & (\PIP2|BREG|regs[28][19]~regout\)) # (!\PIP2|BREG|Mux44~4_combout\ & ((\PIP2|BREG|regs[20][19]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux44~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[28][19]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP2|BREG|regs[20][19]~regout\,
	datad => \PIP2|BREG|Mux44~4_combout\,
	combout => \PIP2|BREG|Mux44~5_combout\);

-- Location: LCFF_X81_Y19_N1
\PIP2|BREG|regs[22][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[19]~19_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[22][19]~regout\);

-- Location: LCFF_X79_Y19_N31
\PIP2|BREG|regs[26][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|DataEscrita[19]~19_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[26][19]~regout\);

-- Location: LCFF_X87_Y21_N13
\PIP2|BREG|regs[18][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[19]~19_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[18][19]~regout\);

-- Location: LCCOMB_X87_Y21_N12
\PIP2|BREG|Mux44~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux44~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[26][19]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[18][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|regs[26][19]~regout\,
	datac => \PIP2|BREG|regs[18][19]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux44~2_combout\);

-- Location: LCCOMB_X86_Y21_N24
\PIP2|BREG|Mux44~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux44~3_combout\ = (\PIP2|BREG|Mux44~2_combout\ & ((\PIP2|BREG|regs[30][19]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP2|BREG|Mux44~2_combout\ & (((\PIP2|BREG|regs[22][19]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[30][19]~regout\,
	datab => \PIP2|BREG|regs[22][19]~regout\,
	datac => \PIP2|BREG|Mux44~2_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux44~3_combout\);

-- Location: LCCOMB_X90_Y21_N16
\PIP2|BREG|Mux44~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux44~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16)) # ((\PIP2|BREG|Mux44~3_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|Mux44~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|Mux44~5_combout\,
	datad => \PIP2|BREG|Mux44~3_combout\,
	combout => \PIP2|BREG|Mux44~6_combout\);

-- Location: LCFF_X90_Y21_N19
\PIP2|BREG|regs[25][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[19]~19_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[25][19]~regout\);

-- Location: LCFF_X92_Y21_N27
\PIP2|BREG|regs[21][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[19]~19_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[21][19]~regout\);

-- Location: LCCOMB_X92_Y21_N26
\PIP2|BREG|Mux44~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux44~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[21][19]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[17][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[17][19]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[21][19]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux44~0_combout\);

-- Location: LCCOMB_X90_Y21_N18
\PIP2|BREG|Mux44~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux44~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux44~0_combout\ & (\PIP2|BREG|regs[29][19]~regout\)) # (!\PIP2|BREG|Mux44~0_combout\ & ((\PIP2|BREG|regs[25][19]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[29][19]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[25][19]~regout\,
	datad => \PIP2|BREG|Mux44~0_combout\,
	combout => \PIP2|BREG|Mux44~1_combout\);

-- Location: LCCOMB_X90_Y21_N22
\PIP2|BREG|Mux44~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux44~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux44~6_combout\ & (\PIP2|BREG|Mux44~8_combout\)) # (!\PIP2|BREG|Mux44~6_combout\ & ((\PIP2|BREG|Mux44~1_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux44~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux44~8_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|Mux44~6_combout\,
	datad => \PIP2|BREG|Mux44~1_combout\,
	combout => \PIP2|BREG|Mux44~9_combout\);

-- Location: LCCOMB_X79_Y26_N16
\PIP2|BREG|regs[11][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[11][19]~feeder_combout\ = \PIP2|DataEscrita[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[19]~19_combout\,
	combout => \PIP2|BREG|regs[11][19]~feeder_combout\);

-- Location: LCFF_X79_Y26_N17
\PIP2|BREG|regs[11][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[11][19]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[11][19]~regout\);

-- Location: LCFF_X81_Y26_N7
\PIP2|BREG|regs[9][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[19]~19_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[9][19]~regout\);

-- Location: LCFF_X79_Y22_N29
\PIP2|BREG|regs[10][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[19]~19_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[10][19]~regout\);

-- Location: LCFF_X80_Y22_N19
\PIP2|BREG|regs[8][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[19]~19_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[8][19]~regout\);

-- Location: LCCOMB_X80_Y22_N18
\PIP2|BREG|Mux44~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux44~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[10][19]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[8][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|regs[10][19]~regout\,
	datac => \PIP2|BREG|regs[8][19]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux44~10_combout\);

-- Location: LCCOMB_X79_Y22_N22
\PIP2|BREG|Mux44~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux44~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux44~10_combout\ & (\PIP2|BREG|regs[11][19]~regout\)) # (!\PIP2|BREG|Mux44~10_combout\ & ((\PIP2|BREG|regs[9][19]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux44~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|regs[11][19]~regout\,
	datac => \PIP2|BREG|regs[9][19]~regout\,
	datad => \PIP2|BREG|Mux44~10_combout\,
	combout => \PIP2|BREG|Mux44~11_combout\);

-- Location: LCCOMB_X94_Y27_N8
\PIP2|BREG|regs[6][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[6][19]~feeder_combout\ = \PIP2|DataEscrita[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[19]~19_combout\,
	combout => \PIP2|BREG|regs[6][19]~feeder_combout\);

-- Location: LCFF_X94_Y27_N9
\PIP2|BREG|regs[6][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[6][19]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[6][19]~regout\);

-- Location: LCFF_X92_Y26_N31
\PIP2|BREG|regs[4][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[19]~19_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[4][19]~regout\);

-- Location: LCCOMB_X92_Y26_N30
\PIP2|BREG|Mux44~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux44~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[5][19]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[4][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[5][19]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|regs[4][19]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux44~12_combout\);

-- Location: LCCOMB_X91_Y27_N28
\PIP2|BREG|Mux44~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux44~13_combout\ = (\PIP2|BREG|Mux44~12_combout\ & ((\PIP2|BREG|regs[7][19]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP2|BREG|Mux44~12_combout\ & (((\PIP2|BREG|regs[6][19]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[7][19]~regout\,
	datab => \PIP2|BREG|regs[6][19]~regout\,
	datac => \PIP2|BREG|Mux44~12_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux44~13_combout\);

-- Location: LCFF_X81_Y24_N25
\PIP2|BREG|regs[1][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[19]~19_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[1][19]~regout\);

-- Location: LCCOMB_X81_Y24_N24
\PIP2|BREG|Mux44~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux44~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[3][19]~regout\)) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[1][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[3][19]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|regs[1][19]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux44~14_combout\);

-- Location: LCFF_X80_Y25_N3
\PIP2|BREG|regs[2][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[19]~19_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[2][19]~regout\);

-- Location: LCCOMB_X80_Y25_N2
\PIP2|BREG|Mux44~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux44~15_combout\ = (\PIP2|BREG|Mux44~14_combout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[2][19]~regout\ & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|Mux44~14_combout\,
	datac => \PIP2|BREG|regs[2][19]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux44~15_combout\);

-- Location: LCCOMB_X90_Y21_N28
\PIP2|BREG|Mux44~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux44~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux44~13_combout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & \PIP2|BREG|Mux44~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|Mux44~13_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP2|BREG|Mux44~15_combout\,
	combout => \PIP2|BREG|Mux44~16_combout\);

-- Location: LCCOMB_X90_Y21_N30
\PIP2|BREG|Mux44~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux44~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux44~16_combout\ & (\PIP2|BREG|Mux44~18_combout\)) # (!\PIP2|BREG|Mux44~16_combout\ & ((\PIP2|BREG|Mux44~11_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux44~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux44~18_combout\,
	datab => \PIP2|BREG|Mux44~11_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP2|BREG|Mux44~16_combout\,
	combout => \PIP2|BREG|Mux44~19_combout\);

-- Location: LCCOMB_X90_Y21_N4
\PIP2|BREG|Mux44~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux44~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & (\PIP2|BREG|Mux44~9_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & ((\PIP2|BREG|Mux44~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|BREG|Mux44~9_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20),
	datad => \PIP2|BREG|Mux44~19_combout\,
	combout => \PIP2|BREG|Mux44~20_combout\);

-- Location: LCFF_X90_Y21_N21
\PIP2|IDEX|saida2[19]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP2|BREG|Mux44~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida2[19]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X76_Y23_N18
\PIP2|IDEX|saida2[19]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[19]~51_combout\ = (\PIP2|IDEX|saida2[19]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP2|IDEX|saida2[19]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP2|IDEX|saida2[19]~51_combout\);

-- Location: LCFF_X76_Y22_N11
\PIP3|EXMEM|wrtData[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP2|IDEX|saida2[19]~51_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|wrtData\(19));

-- Location: LCCOMB_X71_Y19_N24
\PIP3|ULA|Mux64~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux64~16_combout\ = (\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & \PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\,
	datad => \PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux64~16_combout\);

-- Location: LCCOMB_X74_Y21_N18
\PIP3|MUX2|S[30]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX2|S[30]~18_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|saida2[30]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP2|IDEX|signImm\(15),
	datac => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|saida2[30]~reg0_Duplicate_1_regout\,
	combout => \PIP3|MUX2|S[30]~18_combout\);

-- Location: LCCOMB_X74_Y21_N16
\PIP3|ULA|cout~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~95_combout\ = \PIP3|MUX1|S[30]~2_combout\ $ (\PIP3|MUX2|S[30]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[30]~2_combout\,
	datad => \PIP3|MUX2|S[30]~18_combout\,
	combout => \PIP3|ULA|cout~95_combout\);

-- Location: LCCOMB_X67_Y18_N8
\PIP3|ULA|ShiftLeft0~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~123_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftLeft0~116_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftLeft0~122_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~122_combout\,
	datac => \PIP3|ULA|ShiftLeft0~116_combout\,
	datad => \PIP3|MUX1|S[1]~28_combout\,
	combout => \PIP3|ULA|ShiftLeft0~123_combout\);

-- Location: LCCOMB_X68_Y18_N14
\PIP3|ULA|ShiftLeft0~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~108_combout\ = (\PIP3|MUX1|S[0]~1_combout\ & ((\PIP3|MUX2|S[9]~15_combout\))) # (!\PIP3|MUX1|S[0]~1_combout\ & (\PIP3|MUX2|S[10]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[10]~14_combout\,
	datac => \PIP3|MUX1|S[0]~1_combout\,
	datad => \PIP3|MUX2|S[9]~15_combout\,
	combout => \PIP3|ULA|ShiftLeft0~108_combout\);

-- Location: LCCOMB_X68_Y18_N24
\PIP3|ULA|ShiftLeft0~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~109_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftLeft0~98_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftLeft0~108_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[1]~28_combout\,
	datac => \PIP3|ULA|ShiftLeft0~108_combout\,
	datad => \PIP3|ULA|ShiftLeft0~98_combout\,
	combout => \PIP3|ULA|ShiftLeft0~109_combout\);

-- Location: LCCOMB_X66_Y18_N18
\PIP3|ULA|ShiftLeft0~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~124_combout\ = (\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|ULA|ShiftLeft0~109_combout\))) # (!\PIP3|MUX1|S[2]~29_combout\ & (\PIP3|ULA|ShiftLeft0~123_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[2]~29_combout\,
	datac => \PIP3|ULA|ShiftLeft0~123_combout\,
	datad => \PIP3|ULA|ShiftLeft0~109_combout\,
	combout => \PIP3|ULA|ShiftLeft0~124_combout\);

-- Location: LCCOMB_X70_Y22_N26
\PIP3|ULA|ShiftLeft2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft2~7_combout\ = (\PIP3|MUX1|S[0]~1_combout\ & (\PIP3|MUX2|S[3]~2_combout\)) # (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP3|MUX2|S[4]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX2|S[3]~2_combout\,
	datac => \PIP3|MUX1|S[0]~1_combout\,
	datad => \PIP3|MUX2|S[4]~8_combout\,
	combout => \PIP3|ULA|ShiftLeft2~7_combout\);

-- Location: LCCOMB_X68_Y18_N18
\PIP3|ULA|ShiftLeft0~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~92_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftLeft2~7_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftLeft2~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft2~13_combout\,
	datac => \PIP3|MUX1|S[1]~28_combout\,
	datad => \PIP3|ULA|ShiftLeft2~7_combout\,
	combout => \PIP3|ULA|ShiftLeft0~92_combout\);

-- Location: LCCOMB_X71_Y18_N10
\PIP3|ULA|ShiftLeft0~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~93_combout\ = (\PIP3|MUX1|S[2]~29_combout\ & (\PIP3|ULA|ShiftLeft0~91_combout\)) # (!\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|ULA|ShiftLeft0~92_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~91_combout\,
	datac => \PIP3|MUX1|S[2]~29_combout\,
	datad => \PIP3|ULA|ShiftLeft0~92_combout\,
	combout => \PIP3|ULA|ShiftLeft0~93_combout\);

-- Location: LCCOMB_X66_Y22_N26
\PIP3|ULA|ShiftLeft0~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~157_combout\ = (\PIP3|MUX1|S[4]~31_combout\ & ((\PIP3|MUX1|S[3]~30_combout\ & ((\PIP3|ULA|ShiftLeft0~93_combout\))) # (!\PIP3|MUX1|S[3]~30_combout\ & (\PIP3|ULA|ShiftLeft0~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[4]~31_combout\,
	datab => \PIP3|MUX1|S[3]~30_combout\,
	datac => \PIP3|ULA|ShiftLeft0~124_combout\,
	datad => \PIP3|ULA|ShiftLeft0~93_combout\,
	combout => \PIP3|ULA|ShiftLeft0~157_combout\);

-- Location: LCCOMB_X75_Y24_N14
\PIP3|ULA|ShiftLeft0~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~159_combout\ = (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP3|MUX1|S[1]~28_combout\ & (\PIP2|IDEX|saida2[28]~60_combout\)) # (!\PIP3|MUX1|S[1]~28_combout\ & ((\PIP2|IDEX|saida2[30]~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[1]~28_combout\,
	datab => \PIP2|IDEX|saida2[28]~60_combout\,
	datac => \PIP3|MUX1|S[0]~1_combout\,
	datad => \PIP2|IDEX|saida2[30]~62_combout\,
	combout => \PIP3|ULA|ShiftLeft0~159_combout\);

-- Location: LCCOMB_X75_Y20_N30
\PIP3|ULA|ShiftLeft2~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft2~28_combout\ = ((\PIP3|MUX1|S[0]~1_combout\ & ((\PIP2|IDEX|saida2[23]~reg0_Duplicate_1_regout\))) # (!\PIP3|MUX1|S[0]~1_combout\ & (\PIP2|IDEX|saida2[24]~reg0_Duplicate_1_regout\))) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[24]~reg0_Duplicate_1_regout\,
	datab => \PIP2|IDEX|saida2[5]~en_regout\,
	datac => \PIP3|MUX1|S[0]~1_combout\,
	datad => \PIP2|IDEX|saida2[23]~reg0_Duplicate_1_regout\,
	combout => \PIP3|ULA|ShiftLeft2~28_combout\);

-- Location: LCCOMB_X75_Y24_N26
\PIP3|ULA|ShiftLeft0~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~151_combout\ = ((\PIP3|MUX1|S[0]~1_combout\ & (\PIP2|IDEX|saida2[25]~reg0_Duplicate_1_regout\)) # (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP2|IDEX|saida2[26]~reg0_Duplicate_1_regout\)))) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[25]~reg0_Duplicate_1_regout\,
	datab => \PIP3|MUX1|S[0]~1_combout\,
	datac => \PIP2|IDEX|saida2[26]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP3|ULA|ShiftLeft0~151_combout\);

-- Location: LCCOMB_X68_Y24_N4
\PIP3|ULA|ShiftLeft0~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~152_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftLeft2~28_combout\)) # (!\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftLeft0~151_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[1]~28_combout\,
	datac => \PIP3|ULA|ShiftLeft2~28_combout\,
	datad => \PIP3|ULA|ShiftLeft0~151_combout\,
	combout => \PIP3|ULA|ShiftLeft0~152_combout\);

-- Location: LCCOMB_X68_Y24_N8
\PIP3|ULA|ShiftLeft0~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~160_combout\ = (\PIP3|MUX1|S[2]~29_combout\ & (((\PIP3|ULA|ShiftLeft0~152_combout\)))) # (!\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|ULA|ShiftLeft0~158_combout\) # ((\PIP3|ULA|ShiftLeft0~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~158_combout\,
	datab => \PIP3|ULA|ShiftLeft0~159_combout\,
	datac => \PIP3|ULA|ShiftLeft0~152_combout\,
	datad => \PIP3|MUX1|S[2]~29_combout\,
	combout => \PIP3|ULA|ShiftLeft0~160_combout\);

-- Location: LCCOMB_X71_Y17_N28
\PIP3|ULA|ShiftLeft0~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~129_combout\ = ((\PIP3|MUX1|S[0]~1_combout\ & ((\PIP2|IDEX|saida2[15]~reg0_Duplicate_1_regout\))) # (!\PIP3|MUX1|S[0]~1_combout\ & (\PIP2|IDEX|saida2[16]~reg0_Duplicate_1_regout\))) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datab => \PIP3|MUX1|S[0]~1_combout\,
	datac => \PIP2|IDEX|saida2[16]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[15]~reg0_Duplicate_1_regout\,
	combout => \PIP3|ULA|ShiftLeft0~129_combout\);

-- Location: LCCOMB_X63_Y17_N24
\PIP3|ULA|ShiftLeft0~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~143_combout\ = (\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftLeft0~129_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftLeft0~176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[1]~28_combout\,
	datab => \PIP3|MUX1|S[2]~29_combout\,
	datac => \PIP3|ULA|ShiftLeft0~176_combout\,
	datad => \PIP3|ULA|ShiftLeft0~129_combout\,
	combout => \PIP3|ULA|ShiftLeft0~143_combout\);

-- Location: LCCOMB_X71_Y17_N30
\PIP3|ULA|ShiftLeft0~180\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~180_combout\ = ((\PIP3|MUX1|S[0]~1_combout\ & (\PIP2|IDEX|saida2[21]~reg0_Duplicate_1_regout\)) # (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP2|IDEX|saida2[22]~reg0_Duplicate_1_regout\)))) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[21]~reg0_Duplicate_1_regout\,
	datab => \PIP3|MUX1|S[0]~1_combout\,
	datac => \PIP2|IDEX|saida2[22]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP3|ULA|ShiftLeft0~180_combout\);

-- Location: LCCOMB_X71_Y17_N6
\PIP3|ULA|ShiftLeft0~178\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~178_combout\ = ((\PIP3|MUX1|S[0]~1_combout\ & (\PIP2|IDEX|saida2[19]~reg0_Duplicate_1_regout\)) # (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP2|IDEX|saida2[20]~reg0_Duplicate_1_regout\)))) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[19]~reg0_Duplicate_1_regout\,
	datab => \PIP3|MUX1|S[0]~1_combout\,
	datac => \PIP2|IDEX|saida2[20]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP3|ULA|ShiftLeft0~178_combout\);

-- Location: LCCOMB_X63_Y17_N18
\PIP3|ULA|ShiftLeft0~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~144_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftLeft0~178_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftLeft0~180_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[1]~28_combout\,
	datac => \PIP3|ULA|ShiftLeft0~180_combout\,
	datad => \PIP3|ULA|ShiftLeft0~178_combout\,
	combout => \PIP3|ULA|ShiftLeft0~144_combout\);

-- Location: LCCOMB_X63_Y17_N28
\PIP3|ULA|ShiftLeft0~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~145_combout\ = (\PIP3|ULA|ShiftLeft0~143_combout\) # ((!\PIP3|MUX1|S[2]~29_combout\ & \PIP3|ULA|ShiftLeft0~144_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[2]~29_combout\,
	datac => \PIP3|ULA|ShiftLeft0~143_combout\,
	datad => \PIP3|ULA|ShiftLeft0~144_combout\,
	combout => \PIP3|ULA|ShiftLeft0~145_combout\);

-- Location: LCCOMB_X67_Y24_N20
\PIP3|ULA|ShiftLeft0~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~161_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|MUX1|S[3]~30_combout\ & ((\PIP3|ULA|ShiftLeft0~145_combout\))) # (!\PIP3|MUX1|S[3]~30_combout\ & (\PIP3|ULA|ShiftLeft0~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[3]~30_combout\,
	datab => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP3|ULA|ShiftLeft0~160_combout\,
	datad => \PIP3|ULA|ShiftLeft0~145_combout\,
	combout => \PIP3|ULA|ShiftLeft0~161_combout\);

-- Location: LCCOMB_X67_Y24_N22
\PIP3|ULA|ShiftLeft0~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~162_combout\ = (!\PIP3|MUX1|S[4]~31_combout\ & ((\PIP3|ULA|ShiftLeft0~161_combout\) # ((\PIP2|IDEX|signImm\(15) & \PIP2|IDEX|OrigAALU~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|signImm\(15),
	datab => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP3|ULA|ShiftLeft0~161_combout\,
	datad => \PIP3|MUX1|S[4]~31_combout\,
	combout => \PIP3|ULA|ShiftLeft0~162_combout\);

-- Location: LCCOMB_X66_Y22_N16
\PIP3|ULA|Mux64~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux64~9_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & (\PIP3|ULA|ShiftRight0~134_combout\)) # (!\PIP3|MUX1|S[31]~0_combout\ & (((\PIP3|ULA|ShiftLeft0~157_combout\) # (\PIP3|ULA|ShiftLeft0~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~134_combout\,
	datab => \PIP3|ULA|ShiftLeft0~157_combout\,
	datac => \PIP3|MUX1|S[31]~0_combout\,
	datad => \PIP3|ULA|ShiftLeft0~162_combout\,
	combout => \PIP3|ULA|Mux64~9_combout\);

-- Location: LCCOMB_X66_Y24_N30
\PIP3|ULA|ShiftRight0~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~82_combout\ = (!\PIP3|ULA|Add0~6_combout\ & (!\PIP3|ULA|Add0~2_combout\ & !\PIP3|ULA|Add0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|Add0~6_combout\,
	datac => \PIP3|ULA|Add0~2_combout\,
	datad => \PIP3|ULA|Add0~4_combout\,
	combout => \PIP3|ULA|ShiftRight0~82_combout\);

-- Location: LCCOMB_X66_Y17_N12
\PIP3|EXMEM|ResultULA[2]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[2]~85_combout\ = (!\PIP3|ULA|ShiftRight0~50_combout\ & !\PIP3|ULA|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|ULA|ShiftRight0~50_combout\,
	datad => \PIP3|ULA|Add0~8_combout\,
	combout => \PIP3|EXMEM|ResultULA[2]~85_combout\);

-- Location: LCCOMB_X66_Y24_N12
\PIP3|ULA|tmp~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|tmp~20_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & (((!\PIP3|EXMEM|ResultULA[2]~85_combout\) # (!\PIP3|ULA|ShiftRight0~82_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & (\PIP3|ULA|ShiftLeft0~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~78_combout\,
	datab => \PIP3|ULA|ShiftRight0~82_combout\,
	datac => \PIP3|MUX1|S[31]~0_combout\,
	datad => \PIP3|EXMEM|ResultULA[2]~85_combout\,
	combout => \PIP3|ULA|tmp~20_combout\);

-- Location: LCCOMB_X66_Y22_N10
\PIP3|ULA|Mux64~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux64~10_combout\ = (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (\PIP3|ULA|cout~95_combout\)) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (((\PIP3|ULA|Mux64~9_combout\ & !\PIP3|ULA|tmp~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datab => \PIP3|ULA|cout~95_combout\,
	datac => \PIP3|ULA|Mux64~9_combout\,
	datad => \PIP3|ULA|tmp~20_combout\,
	combout => \PIP3|ULA|Mux64~10_combout\);

-- Location: LCCOMB_X69_Y22_N6
\PIP3|ULA|Mux64~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux64~11_combout\ = (\PIP3|EXMEM|ResultULA[2]~84_combout\ & ((\PIP3|ULA|Mux64~8_combout\) # ((!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & \PIP3|ULA|Mux64~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux64~8_combout\,
	datab => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datac => \PIP3|EXMEM|ResultULA[2]~84_combout\,
	datad => \PIP3|ULA|Mux64~10_combout\,
	combout => \PIP3|ULA|Mux64~11_combout\);

-- Location: LCFF_X82_Y20_N5
\PIP2|IDEX|saida1[29]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|BREG|Mux2~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida1[29]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X74_Y18_N10
\PIP3|MUX1|S[29]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX1|S[29]~3_combout\ = (\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|signImm\(15))))) # (!\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|saida1[29]~reg0_Duplicate_1_regout\)) # (!\PIP2|IDEX|saida2[5]~en_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|isShift~regout\,
	datab => \PIP2|IDEX|saida2[5]~en_regout\,
	datac => \PIP2|IDEX|saida1[29]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|signImm\(15),
	combout => \PIP3|MUX1|S[29]~3_combout\);

-- Location: LCCOMB_X74_Y20_N26
\PIP3|MUX2|S[28]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX2|S[28]~20_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|saida2[28]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|signImm\(15),
	datab => \PIP2|IDEX|saida2[5]~en_regout\,
	datac => \PIP2|IDEX|OrigAALU~regout\,
	datad => \PIP2|IDEX|saida2[28]~reg0_Duplicate_1_regout\,
	combout => \PIP3|MUX2|S[28]~20_combout\);

-- Location: LCCOMB_X74_Y24_N6
\PIP3|MUX1|S[27]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX1|S[27]~5_combout\ = (\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|signImm\(15))))) # (!\PIP2|IDEX|isShift~regout\ & ((\PIP2|IDEX|saida1[27]~reg0_Duplicate_1_regout\) # ((!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida1[27]~reg0_Duplicate_1_regout\,
	datab => \PIP2|IDEX|isShift~regout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP3|MUX1|S[27]~5_combout\);

-- Location: LCCOMB_X74_Y24_N10
\PIP3|MUX2|S[27]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX2|S[27]~21_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|signImm\(15))))) # (!\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|saida2[27]~reg0_Duplicate_1_regout\)) # (!\PIP2|IDEX|saida2[5]~en_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP2|IDEX|saida2[5]~en_regout\,
	datac => \PIP2|IDEX|saida2[27]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|signImm\(15),
	combout => \PIP3|MUX2|S[27]~21_combout\);

-- Location: LCCOMB_X74_Y24_N28
\PIP3|MUX2|S[26]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX2|S[26]~22_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|signImm\(15))))) # (!\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|saida2[26]~reg0_Duplicate_1_regout\)) # (!\PIP2|IDEX|saida2[5]~en_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP2|IDEX|saida2[5]~en_regout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP2|IDEX|saida2[26]~reg0_Duplicate_1_regout\,
	combout => \PIP3|MUX2|S[26]~22_combout\);

-- Location: LCCOMB_X74_Y20_N30
\PIP3|ULA|cout~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~79_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|signImm\(15))))) # (!\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|saida2[24]~reg0_Duplicate_1_regout\)) # (!\PIP2|IDEX|saida2[5]~en_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP2|IDEX|saida2[5]~en_regout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP2|IDEX|saida2[24]~reg0_Duplicate_1_regout\,
	combout => \PIP3|ULA|cout~79_combout\);

-- Location: LCCOMB_X71_Y20_N16
\PIP3|ULA|cout~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~72_combout\ = (\PIP3|MUX2|S[23]~25_combout\) # (!\PIP3|MUX1|S[23]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|MUX2|S[23]~25_combout\,
	datad => \PIP3|MUX1|S[23]~9_combout\,
	combout => \PIP3|ULA|cout~72_combout\);

-- Location: LCCOMB_X71_Y20_N8
\PIP3|ULA|cout~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~80_combout\ = (\PIP3|ULA|cout~78_combout\ & ((\PIP3|ULA|cout~79_combout\) # ((!\PIP3|MUX1|S[24]~8_combout\)))) # (!\PIP3|ULA|cout~78_combout\ & (\PIP3|ULA|cout~72_combout\ & ((\PIP3|ULA|cout~79_combout\) # (!\PIP3|MUX1|S[24]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|cout~78_combout\,
	datab => \PIP3|ULA|cout~79_combout\,
	datac => \PIP3|ULA|cout~72_combout\,
	datad => \PIP3|MUX1|S[24]~8_combout\,
	combout => \PIP3|ULA|cout~80_combout\);

-- Location: LCCOMB_X70_Y20_N16
\PIP3|ULA|cout~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~84_combout\ = (\PIP3|ULA|cout~83_combout\) # ((\PIP3|ULA|cout~74_combout\ & (\PIP3|ULA|cout~80_combout\ & \PIP3|ULA|cout~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|cout~83_combout\,
	datab => \PIP3|ULA|cout~74_combout\,
	datac => \PIP3|ULA|cout~80_combout\,
	datad => \PIP3|ULA|cout~71_combout\,
	combout => \PIP3|ULA|cout~84_combout\);

-- Location: LCCOMB_X70_Y19_N0
\PIP3|ULA|cout~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~92_combout\ = (\PIP3|MUX2|S[25]~23_combout\ & ((\PIP3|ULA|cout~84_combout\) # (!\PIP3|MUX1|S[25]~7_combout\))) # (!\PIP3|MUX2|S[25]~23_combout\ & (!\PIP3|MUX1|S[25]~7_combout\ & \PIP3|ULA|cout~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[25]~23_combout\,
	datab => \PIP3|MUX1|S[25]~7_combout\,
	datac => \PIP3|ULA|cout~84_combout\,
	combout => \PIP3|ULA|cout~92_combout\);

-- Location: LCCOMB_X70_Y19_N30
\PIP3|ULA|cout~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~93_combout\ = (\PIP3|MUX1|S[26]~6_combout\ & (\PIP3|MUX2|S[26]~22_combout\ & \PIP3|ULA|cout~92_combout\)) # (!\PIP3|MUX1|S[26]~6_combout\ & ((\PIP3|MUX2|S[26]~22_combout\) # (\PIP3|ULA|cout~92_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[26]~6_combout\,
	datac => \PIP3|MUX2|S[26]~22_combout\,
	datad => \PIP3|ULA|cout~92_combout\,
	combout => \PIP3|ULA|cout~93_combout\);

-- Location: LCCOMB_X70_Y19_N4
\PIP3|ULA|cout~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~94_combout\ = (\PIP3|ULA|cout~93_combout\ & ((\PIP3|MUX2|S[27]~21_combout\) # (!\PIP3|MUX1|S[27]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[27]~5_combout\,
	datac => \PIP3|MUX2|S[27]~21_combout\,
	datad => \PIP3|ULA|cout~93_combout\,
	combout => \PIP3|ULA|cout~94_combout\);

-- Location: LCCOMB_X88_Y26_N14
\PIP2|BREG|regs[12][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[12][28]~feeder_combout\ = \PIP2|DataEscrita[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[28]~28_combout\,
	combout => \PIP2|BREG|regs[12][28]~feeder_combout\);

-- Location: LCFF_X88_Y26_N15
\PIP2|BREG|regs[12][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[12][28]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[12][28]~regout\);

-- Location: LCCOMB_X87_Y27_N28
\PIP2|BREG|regs[6][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[6][28]~feeder_combout\ = \PIP2|DataEscrita[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[28]~28_combout\,
	combout => \PIP2|BREG|regs[6][28]~feeder_combout\);

-- Location: LCFF_X87_Y27_N29
\PIP2|BREG|regs[6][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[6][28]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[6][28]~regout\);

-- Location: LCCOMB_X87_Y27_N10
\PIP2|BREG|Mux3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux3~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[6][28]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[4][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[4][28]~regout\,
	datab => \PIP2|BREG|regs[6][28]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux3~12_combout\);

-- Location: LCCOMB_X88_Y26_N28
\PIP2|BREG|Mux3~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux3~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux3~12_combout\ & ((\PIP2|BREG|regs[14][28]~regout\))) # (!\PIP2|BREG|Mux3~12_combout\ & (\PIP2|BREG|regs[12][28]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[12][28]~regout\,
	datac => \PIP2|BREG|regs[14][28]~regout\,
	datad => \PIP2|BREG|Mux3~12_combout\,
	combout => \PIP2|BREG|Mux3~13_combout\);

-- Location: LCCOMB_X89_Y23_N14
\PIP2|BREG|Mux3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux3~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux3~13_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|Mux3~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux3~15_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux3~13_combout\,
	combout => \PIP2|BREG|Mux3~16_combout\);

-- Location: LCCOMB_X94_Y26_N8
\PIP2|BREG|regs[13][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[13][28]~feeder_combout\ = \PIP2|DataEscrita[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[28]~28_combout\,
	combout => \PIP2|BREG|regs[13][28]~feeder_combout\);

-- Location: LCFF_X94_Y26_N9
\PIP2|BREG|regs[13][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[13][28]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[13][28]~regout\);

-- Location: LCFF_X81_Y22_N17
\PIP2|BREG|regs[15][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|DataEscrita[28]~28_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[15][28]~regout\);

-- Location: LCFF_X80_Y21_N15
\PIP2|BREG|regs[7][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[28]~28_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[7][28]~regout\);

-- Location: LCCOMB_X87_Y27_N0
\PIP2|BREG|Mux3~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux3~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[7][28]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[5][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[5][28]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP2|BREG|regs[7][28]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux3~17_combout\);

-- Location: LCCOMB_X88_Y26_N26
\PIP2|BREG|Mux3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux3~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux3~17_combout\ & ((\PIP2|BREG|regs[15][28]~regout\))) # (!\PIP2|BREG|Mux3~17_combout\ & (\PIP2|BREG|regs[13][28]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux3~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[13][28]~regout\,
	datac => \PIP2|BREG|regs[15][28]~regout\,
	datad => \PIP2|BREG|Mux3~17_combout\,
	combout => \PIP2|BREG|Mux3~18_combout\);

-- Location: LCCOMB_X89_Y19_N16
\PIP2|BREG|Mux3~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux3~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux3~16_combout\ & ((\PIP2|BREG|Mux3~18_combout\))) # (!\PIP2|BREG|Mux3~16_combout\ & (\PIP2|BREG|Mux3~11_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux3~11_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|Mux3~16_combout\,
	datad => \PIP2|BREG|Mux3~18_combout\,
	combout => \PIP2|BREG|Mux3~19_combout\);

-- Location: LCFF_X89_Y19_N23
\PIP2|BREG|regs[27][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[28]~28_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[27][28]~regout\);

-- Location: LCCOMB_X86_Y21_N0
\PIP2|BREG|regs[30][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[30][28]~feeder_combout\ = \PIP2|DataEscrita[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[28]~28_combout\,
	combout => \PIP2|BREG|regs[30][28]~feeder_combout\);

-- Location: LCFF_X86_Y21_N1
\PIP2|BREG|regs[30][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[30][28]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[30][28]~regout\);

-- Location: LCFF_X85_Y21_N15
\PIP2|BREG|regs[26][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[28]~28_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[26][28]~regout\);

-- Location: LCCOMB_X85_Y21_N14
\PIP2|BREG|Mux3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux3~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|regs[30][28]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|regs[26][28]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP2|BREG|regs[30][28]~regout\,
	datac => \PIP2|BREG|regs[26][28]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux3~7_combout\);

-- Location: LCCOMB_X89_Y19_N4
\PIP2|BREG|Mux3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux3~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux3~7_combout\ & (\PIP2|BREG|regs[31][28]~regout\)) # (!\PIP2|BREG|Mux3~7_combout\ & ((\PIP2|BREG|regs[27][28]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[31][28]~regout\,
	datab => \PIP2|BREG|regs[27][28]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP2|BREG|Mux3~7_combout\,
	combout => \PIP2|BREG|Mux3~8_combout\);

-- Location: LCCOMB_X87_Y19_N26
\PIP2|BREG|regs[22][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[22][28]~feeder_combout\ = \PIP2|DataEscrita[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[28]~28_combout\,
	combout => \PIP2|BREG|regs[22][28]~feeder_combout\);

-- Location: LCFF_X87_Y19_N27
\PIP2|BREG|regs[22][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[22][28]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[22][28]~regout\);

-- Location: LCFF_X88_Y19_N15
\PIP2|BREG|regs[18][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[28]~28_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[18][28]~regout\);

-- Location: LCFF_X85_Y19_N11
\PIP2|BREG|regs[19][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[28]~28_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[19][28]~regout\);

-- Location: LCCOMB_X88_Y19_N14
\PIP2|BREG|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux3~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[19][28]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[18][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|regs[18][28]~regout\,
	datad => \PIP2|BREG|regs[19][28]~regout\,
	combout => \PIP2|BREG|Mux3~0_combout\);

-- Location: LCCOMB_X86_Y19_N6
\PIP2|BREG|regs[23][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[23][28]~feeder_combout\ = \PIP2|DataEscrita[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[28]~28_combout\,
	combout => \PIP2|BREG|regs[23][28]~feeder_combout\);

-- Location: LCFF_X86_Y19_N7
\PIP2|BREG|regs[23][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[23][28]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[23][28]~regout\);

-- Location: LCCOMB_X87_Y19_N28
\PIP2|BREG|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux3~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux3~0_combout\ & ((\PIP2|BREG|regs[23][28]~regout\))) # (!\PIP2|BREG|Mux3~0_combout\ & (\PIP2|BREG|regs[22][28]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP2|BREG|regs[22][28]~regout\,
	datac => \PIP2|BREG|Mux3~0_combout\,
	datad => \PIP2|BREG|regs[23][28]~regout\,
	combout => \PIP2|BREG|Mux3~1_combout\);

-- Location: LCFF_X89_Y23_N21
\PIP2|BREG|regs[29][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[28]~28_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[29][28]~regout\);

-- Location: LCFF_X94_Y23_N13
\PIP2|BREG|regs[24][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[28]~28_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[24][28]~regout\);

-- Location: LCCOMB_X94_Y23_N12
\PIP2|BREG|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux3~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|regs[28][28]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|regs[24][28]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[28][28]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|regs[24][28]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux3~2_combout\);

-- Location: LCCOMB_X89_Y23_N20
\PIP2|BREG|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux3~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux3~2_combout\ & ((\PIP2|BREG|regs[29][28]~regout\))) # (!\PIP2|BREG|Mux3~2_combout\ & (\PIP2|BREG|regs[25][28]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[25][28]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|regs[29][28]~regout\,
	datad => \PIP2|BREG|Mux3~2_combout\,
	combout => \PIP2|BREG|Mux3~3_combout\);

-- Location: LCFF_X93_Y20_N11
\PIP2|BREG|regs[20][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[28]~28_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[20][28]~regout\);

-- Location: LCCOMB_X94_Y24_N6
\PIP2|BREG|regs[17][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[17][28]~feeder_combout\ = \PIP2|DataEscrita[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[28]~28_combout\,
	combout => \PIP2|BREG|regs[17][28]~feeder_combout\);

-- Location: LCFF_X94_Y24_N7
\PIP2|BREG|regs[17][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[17][28]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[17][28]~regout\);

-- Location: LCCOMB_X94_Y24_N8
\PIP2|BREG|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux3~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[17][28]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[16][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[16][28]~regout\,
	datab => \PIP2|BREG|regs[17][28]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux3~4_combout\);

-- Location: LCCOMB_X90_Y20_N12
\PIP2|BREG|Mux3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux3~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux3~4_combout\ & (\PIP2|BREG|regs[21][28]~regout\)) # (!\PIP2|BREG|Mux3~4_combout\ & ((\PIP2|BREG|regs[20][28]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[21][28]~regout\,
	datab => \PIP2|BREG|regs[20][28]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux3~4_combout\,
	combout => \PIP2|BREG|Mux3~5_combout\);

-- Location: LCCOMB_X89_Y19_N28
\PIP2|BREG|Mux3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux3~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|Mux3~3_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux3~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|Mux3~3_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux3~5_combout\,
	combout => \PIP2|BREG|Mux3~6_combout\);

-- Location: LCCOMB_X89_Y19_N26
\PIP2|BREG|Mux3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux3~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux3~6_combout\ & (\PIP2|BREG|Mux3~8_combout\)) # (!\PIP2|BREG|Mux3~6_combout\ & ((\PIP2|BREG|Mux3~1_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|Mux3~8_combout\,
	datac => \PIP2|BREG|Mux3~1_combout\,
	datad => \PIP2|BREG|Mux3~6_combout\,
	combout => \PIP2|BREG|Mux3~9_combout\);

-- Location: LCCOMB_X89_Y19_N30
\PIP2|BREG|Mux3~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux3~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & ((\PIP2|BREG|Mux3~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & (\PIP2|BREG|Mux3~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25),
	datac => \PIP2|BREG|Mux3~19_combout\,
	datad => \PIP2|BREG|Mux3~9_combout\,
	combout => \PIP2|BREG|Mux3~20_combout\);

-- Location: LCCOMB_X89_Y19_N8
\PIP2|IDEX|saida1[28]~reg0_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[28]~reg0_Duplicate_1feeder_combout\ = \PIP2|BREG|Mux3~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|BREG|Mux3~20_combout\,
	combout => \PIP2|IDEX|saida1[28]~reg0_Duplicate_1feeder_combout\);

-- Location: LCFF_X89_Y19_N9
\PIP2|IDEX|saida1[28]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida1[28]~reg0_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida1[28]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X77_Y19_N6
\PIP3|MUX1|S[28]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX1|S[28]~4_combout\ = (\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|signImm\(15))))) # (!\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|saida1[28]~reg0_Duplicate_1_regout\)) # (!\PIP2|IDEX|saida2[5]~en_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|isShift~regout\,
	datab => \PIP2|IDEX|saida2[5]~en_regout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP2|IDEX|saida1[28]~reg0_Duplicate_1_regout\,
	combout => \PIP3|MUX1|S[28]~4_combout\);

-- Location: LCCOMB_X70_Y19_N14
\PIP3|ULA|cout~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~98_combout\ = (\PIP3|MUX2|S[28]~20_combout\ & ((\PIP3|ULA|cout~91_combout\) # ((\PIP3|ULA|cout~94_combout\) # (!\PIP3|MUX1|S[28]~4_combout\)))) # (!\PIP3|MUX2|S[28]~20_combout\ & (!\PIP3|MUX1|S[28]~4_combout\ & ((\PIP3|ULA|cout~91_combout\) 
-- # (\PIP3|ULA|cout~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|cout~91_combout\,
	datab => \PIP3|MUX2|S[28]~20_combout\,
	datac => \PIP3|ULA|cout~94_combout\,
	datad => \PIP3|MUX1|S[28]~4_combout\,
	combout => \PIP3|ULA|cout~98_combout\);

-- Location: LCCOMB_X70_Y19_N8
\PIP3|ULA|Mux64~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux64~12_combout\ = (\PIP3|MUX1|S[29]~3_combout\ & (\PIP3|ULA|cout~98_combout\ & \PIP3|MUX2|S[29]~19_combout\)) # (!\PIP3|MUX1|S[29]~3_combout\ & ((\PIP3|ULA|cout~98_combout\) # (\PIP3|MUX2|S[29]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[29]~3_combout\,
	datac => \PIP3|ULA|cout~98_combout\,
	datad => \PIP3|MUX2|S[29]~19_combout\,
	combout => \PIP3|ULA|Mux64~12_combout\);

-- Location: LCCOMB_X74_Y24_N20
\PIP3|MUX1|S[26]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX1|S[26]~6_combout\ = (\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|signImm\(15))))) # (!\PIP2|IDEX|isShift~regout\ & ((\PIP2|IDEX|saida1[26]~reg0_Duplicate_1_regout\) # ((!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida1[26]~reg0_Duplicate_1_regout\,
	datab => \PIP2|IDEX|isShift~regout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP3|MUX1|S[26]~6_combout\);

-- Location: LCCOMB_X69_Y21_N30
\PIP3|ULA|cout~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~86_combout\ = (\PIP3|MUX1|S[24]~8_combout\ & ((\PIP3|MUX2|S[24]~24_combout\) # (\PIP3|ULA|cout~77_combout\))) # (!\PIP3|MUX1|S[24]~8_combout\ & (\PIP3|MUX2|S[24]~24_combout\ & \PIP3|ULA|cout~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[24]~8_combout\,
	datac => \PIP3|MUX2|S[24]~24_combout\,
	datad => \PIP3|ULA|cout~77_combout\,
	combout => \PIP3|ULA|cout~86_combout\);

-- Location: LCCOMB_X69_Y21_N12
\PIP3|ULA|cout~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~87_combout\ = (\PIP3|MUX2|S[25]~23_combout\ & ((\PIP3|MUX1|S[25]~7_combout\) # (\PIP3|ULA|cout~86_combout\))) # (!\PIP3|MUX2|S[25]~23_combout\ & (\PIP3|MUX1|S[25]~7_combout\ & \PIP3|ULA|cout~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX2|S[25]~23_combout\,
	datac => \PIP3|MUX1|S[25]~7_combout\,
	datad => \PIP3|ULA|cout~86_combout\,
	combout => \PIP3|ULA|cout~87_combout\);

-- Location: LCCOMB_X69_Y21_N0
\PIP3|ULA|Mux61~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux61~18_combout\ = (\PIP3|MUX2|S[26]~22_combout\ & ((\PIP3|MUX1|S[26]~6_combout\) # (\PIP3|ULA|cout~87_combout\))) # (!\PIP3|MUX2|S[26]~22_combout\ & (\PIP3|MUX1|S[26]~6_combout\ & \PIP3|ULA|cout~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX2|S[26]~22_combout\,
	datac => \PIP3|MUX1|S[26]~6_combout\,
	datad => \PIP3|ULA|cout~87_combout\,
	combout => \PIP3|ULA|Mux61~18_combout\);

-- Location: LCCOMB_X69_Y21_N10
\PIP3|ULA|cout~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~89_combout\ = (\PIP3|MUX2|S[27]~21_combout\ & ((\PIP3|MUX1|S[27]~5_combout\) # (\PIP3|ULA|Mux61~18_combout\))) # (!\PIP3|MUX2|S[27]~21_combout\ & (\PIP3|MUX1|S[27]~5_combout\ & \PIP3|ULA|Mux61~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[27]~21_combout\,
	datac => \PIP3|MUX1|S[27]~5_combout\,
	datad => \PIP3|ULA|Mux61~18_combout\,
	combout => \PIP3|ULA|cout~89_combout\);

-- Location: LCCOMB_X70_Y19_N26
\PIP3|ULA|cout~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~96_combout\ = (\PIP3|MUX1|S[28]~4_combout\ & ((\PIP3|MUX2|S[28]~20_combout\) # (\PIP3|ULA|cout~89_combout\))) # (!\PIP3|MUX1|S[28]~4_combout\ & (\PIP3|MUX2|S[28]~20_combout\ & \PIP3|ULA|cout~89_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[28]~4_combout\,
	datac => \PIP3|MUX2|S[28]~20_combout\,
	datad => \PIP3|ULA|cout~89_combout\,
	combout => \PIP3|ULA|cout~96_combout\);

-- Location: LCCOMB_X70_Y19_N12
\PIP3|ULA|cout~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~97_combout\ = (\PIP3|MUX1|S[29]~3_combout\ & ((\PIP3|MUX2|S[29]~19_combout\) # (\PIP3|ULA|cout~96_combout\))) # (!\PIP3|MUX1|S[29]~3_combout\ & (\PIP3|MUX2|S[29]~19_combout\ & \PIP3|ULA|cout~96_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[29]~3_combout\,
	datac => \PIP3|MUX2|S[29]~19_combout\,
	datad => \PIP3|ULA|cout~96_combout\,
	combout => \PIP3|ULA|cout~97_combout\);

-- Location: LCCOMB_X70_Y19_N2
\PIP3|ULA|Mux64~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux64~13_combout\ = (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (((\PIP3|ULA|cout~97_combout\)))) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (\PIP3|ULA|cout~95_combout\ $ ((\PIP3|ULA|Mux64~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|cout~95_combout\,
	datab => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|Mux64~12_combout\,
	datad => \PIP3|ULA|cout~97_combout\,
	combout => \PIP3|ULA|Mux64~13_combout\);

-- Location: LCCOMB_X70_Y19_N28
\PIP3|ULA|Mux64~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux64~15_combout\ = \PIP3|ULA|Mux64~14_combout\ $ (((!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & \PIP3|ULA|Mux64~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux64~14_combout\,
	datab => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datad => \PIP3|ULA|Mux64~13_combout\,
	combout => \PIP3|ULA|Mux64~15_combout\);

-- Location: LCCOMB_X70_Y19_N24
\PIP3|ULA|Mux64~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux64~17_combout\ = (\PIP3|ULA|Mux64~7_combout\) # ((\PIP3|ULA|Mux64~11_combout\) # ((\PIP3|ULA|Mux64~16_combout\ & \PIP3|ULA|Mux64~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux64~7_combout\,
	datab => \PIP3|ULA|Mux64~16_combout\,
	datac => \PIP3|ULA|Mux64~11_combout\,
	datad => \PIP3|ULA|Mux64~15_combout\,
	combout => \PIP3|ULA|Mux64~17_combout\);

-- Location: LCFF_X70_Y19_N25
\PIP3|EXMEM|ResultULA[30]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|ULA|Mux64~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|ResultULA[30]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X74_Y19_N0
\PIP3|EXMEM|ResultULA[30]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[30]~82_combout\ = (\PIP3|EXMEM|ResultULA[30]~reg0_Duplicate_1_regout\) # (!\PIP3|EXMEM|ResultULA[0]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|EXMEM|ResultULA[30]~reg0_Duplicate_1_regout\,
	datad => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	combout => \PIP3|EXMEM|ResultULA[30]~82_combout\);

-- Location: LCFF_X75_Y19_N1
\PIP4|MEMWB|ResultULA[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP3|EXMEM|ResultULA[30]~82_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|ResultULA\(30));

-- Location: LCCOMB_X75_Y19_N0
\PIP5|WriData[30]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP5|WriData[30]~30_combout\ = (!\rst~combout\ & ((\PIP4|MEMWB|MemparaRegOUT~regout\ & ((\PIP4|MEMWB|ResultULA\(30)))) # (!\PIP4|MEMWB|MemparaRegOUT~regout\ & (\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(30),
	datac => \PIP4|MEMWB|ResultULA\(30),
	datad => \PIP4|MEMWB|MemparaRegOUT~regout\,
	combout => \PIP5|WriData[30]~30_combout\);

-- Location: LCCOMB_X75_Y19_N20
\PIP2|DataEscrita[30]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|DataEscrita[30]~30_combout\ = (\PIP2|isJALout~3_combout\ & (\PIP5|WriData[30]~30_combout\)) # (!\PIP2|isJALout~3_combout\ & ((\PIP1|IFID|PC4OUT\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP5|WriData[30]~30_combout\,
	datac => \PIP1|IFID|PC4OUT\(30),
	datad => \PIP2|isJALout~3_combout\,
	combout => \PIP2|DataEscrita[30]~30_combout\);

-- Location: LCFF_X93_Y26_N1
\PIP2|BREG|regs[7][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[30]~30_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[7][30]~regout\);

-- Location: LCCOMB_X86_Y27_N6
\PIP2|BREG|regs[4][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[4][30]~feeder_combout\ = \PIP2|DataEscrita[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[30]~30_combout\,
	combout => \PIP2|BREG|regs[4][30]~feeder_combout\);

-- Location: LCFF_X86_Y27_N7
\PIP2|BREG|regs[4][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[4][30]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[4][30]~regout\);

-- Location: LCCOMB_X89_Y27_N30
\PIP2|BREG|Mux33~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux33~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[5][30]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|regs[4][30]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[5][30]~regout\,
	datab => \PIP2|BREG|regs[4][30]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux33~10_combout\);

-- Location: LCCOMB_X90_Y27_N8
\PIP2|BREG|Mux33~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux33~11_combout\ = (\PIP2|BREG|Mux33~10_combout\ & (((\PIP2|BREG|regs[7][30]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP2|BREG|Mux33~10_combout\ & (\PIP2|BREG|regs[6][30]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[6][30]~regout\,
	datab => \PIP2|BREG|regs[7][30]~regout\,
	datac => \PIP2|BREG|Mux33~10_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux33~11_combout\);

-- Location: LCFF_X88_Y23_N17
\PIP2|BREG|regs[2][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[30]~30_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[2][30]~regout\);

-- Location: LCFF_X81_Y23_N27
\PIP2|BREG|regs[1][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[30]~30_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[1][30]~regout\);

-- Location: LCCOMB_X81_Y27_N0
\PIP2|BREG|regs[3][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[3][30]~feeder_combout\ = \PIP2|DataEscrita[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[30]~30_combout\,
	combout => \PIP2|BREG|regs[3][30]~feeder_combout\);

-- Location: LCFF_X81_Y27_N1
\PIP2|BREG|regs[3][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[3][30]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[3][30]~regout\);

-- Location: LCCOMB_X81_Y23_N26
\PIP2|BREG|Mux33~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux33~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[3][30]~regout\))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[1][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|regs[1][30]~regout\,
	datad => \PIP2|BREG|regs[3][30]~regout\,
	combout => \PIP2|BREG|Mux33~14_combout\);

-- Location: LCCOMB_X88_Y23_N16
\PIP2|BREG|Mux33~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux33~15_combout\ = (\PIP2|BREG|Mux33~14_combout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & \PIP2|BREG|regs[2][30]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|regs[2][30]~regout\,
	datad => \PIP2|BREG|Mux33~14_combout\,
	combout => \PIP2|BREG|Mux33~15_combout\);

-- Location: LCCOMB_X83_Y26_N8
\PIP2|BREG|regs[11][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[11][30]~feeder_combout\ = \PIP2|DataEscrita[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[30]~30_combout\,
	combout => \PIP2|BREG|regs[11][30]~feeder_combout\);

-- Location: LCFF_X83_Y26_N9
\PIP2|BREG|regs[11][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[11][30]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[11][30]~regout\);

-- Location: LCFF_X85_Y23_N25
\PIP2|BREG|regs[10][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[30]~30_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[10][30]~regout\);

-- Location: LCCOMB_X85_Y23_N24
\PIP2|BREG|Mux33~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux33~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|regs[10][30]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[8][30]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[8][30]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|regs[10][30]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux33~12_combout\);

-- Location: LCCOMB_X83_Y26_N20
\PIP2|BREG|Mux33~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux33~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux33~12_combout\ & ((\PIP2|BREG|regs[11][30]~regout\))) # (!\PIP2|BREG|Mux33~12_combout\ & (\PIP2|BREG|regs[9][30]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux33~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[9][30]~regout\,
	datab => \PIP2|BREG|regs[11][30]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP2|BREG|Mux33~12_combout\,
	combout => \PIP2|BREG|Mux33~13_combout\);

-- Location: LCCOMB_X90_Y23_N2
\PIP2|BREG|Mux33~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux33~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)) # (\PIP2|BREG|Mux33~13_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|Mux33~15_combout\ & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|Mux33~15_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP2|BREG|Mux33~13_combout\,
	combout => \PIP2|BREG|Mux33~16_combout\);

-- Location: LCCOMB_X90_Y23_N8
\PIP2|BREG|Mux33~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux33~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux33~16_combout\ & (\PIP2|BREG|Mux33~18_combout\)) # (!\PIP2|BREG|Mux33~16_combout\ & ((\PIP2|BREG|Mux33~11_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux33~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux33~18_combout\,
	datab => \PIP2|BREG|Mux33~11_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP2|BREG|Mux33~16_combout\,
	combout => \PIP2|BREG|Mux33~19_combout\);

-- Location: LCFF_X90_Y23_N5
\PIP2|BREG|regs[25][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[30]~30_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[25][30]~regout\);

-- Location: LCCOMB_X90_Y23_N4
\PIP2|BREG|Mux33~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux33~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[25][30]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[17][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[17][30]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP2|BREG|regs[25][30]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux33~0_combout\);

-- Location: LCFF_X89_Y23_N1
\PIP2|BREG|regs[29][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[30]~30_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[29][30]~regout\);

-- Location: LCCOMB_X90_Y23_N28
\PIP2|BREG|Mux33~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux33~1_combout\ = (\PIP2|BREG|Mux33~0_combout\ & (((\PIP2|BREG|regs[29][30]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP2|BREG|Mux33~0_combout\ & (\PIP2|BREG|regs[21][30]~regout\ & 
-- (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[21][30]~regout\,
	datab => \PIP2|BREG|Mux33~0_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP2|BREG|regs[29][30]~regout\,
	combout => \PIP2|BREG|Mux33~1_combout\);

-- Location: LCCOMB_X91_Y17_N12
\PIP2|BREG|regs[31][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[31][30]~feeder_combout\ = \PIP2|DataEscrita[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[30]~30_combout\,
	combout => \PIP2|BREG|regs[31][30]~feeder_combout\);

-- Location: LCFF_X91_Y17_N13
\PIP2|BREG|regs[31][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[31][30]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[31][30]~regout\);

-- Location: LCFF_X85_Y19_N23
\PIP2|BREG|regs[19][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[30]~30_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[19][30]~regout\);

-- Location: LCCOMB_X85_Y19_N22
\PIP2|BREG|Mux33~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux33~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[27][30]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[19][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[27][30]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP2|BREG|regs[19][30]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux33~7_combout\);

-- Location: LCCOMB_X87_Y23_N10
\PIP2|BREG|Mux33~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux33~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux33~7_combout\ & ((\PIP2|BREG|regs[31][30]~regout\))) # (!\PIP2|BREG|Mux33~7_combout\ & (\PIP2|BREG|regs[23][30]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux33~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[23][30]~regout\,
	datab => \PIP2|BREG|regs[31][30]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP2|BREG|Mux33~7_combout\,
	combout => \PIP2|BREG|Mux33~8_combout\);

-- Location: LCFF_X88_Y21_N19
\PIP2|BREG|regs[26][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[30]~30_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[26][30]~regout\);

-- Location: LCFF_X87_Y20_N1
\PIP2|BREG|regs[22][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[30]~30_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[22][30]~regout\);

-- Location: LCFF_X87_Y21_N19
\PIP2|BREG|regs[18][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[30]~30_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[18][30]~regout\);

-- Location: LCCOMB_X87_Y21_N18
\PIP2|BREG|Mux33~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux33~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[22][30]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|regs[18][30]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|regs[22][30]~regout\,
	datac => \PIP2|BREG|regs[18][30]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux33~2_combout\);

-- Location: LCCOMB_X88_Y21_N18
\PIP2|BREG|Mux33~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux33~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux33~2_combout\ & (\PIP2|BREG|regs[30][30]~regout\)) # (!\PIP2|BREG|Mux33~2_combout\ & ((\PIP2|BREG|regs[26][30]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux33~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[30][30]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[26][30]~regout\,
	datad => \PIP2|BREG|Mux33~2_combout\,
	combout => \PIP2|BREG|Mux33~3_combout\);

-- Location: LCCOMB_X94_Y22_N14
\PIP2|BREG|regs[28][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[28][30]~feeder_combout\ = \PIP2|DataEscrita[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[30]~30_combout\,
	combout => \PIP2|BREG|regs[28][30]~feeder_combout\);

-- Location: LCFF_X94_Y22_N15
\PIP2|BREG|regs[28][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[28][30]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[28][30]~regout\);

-- Location: LCCOMB_X91_Y23_N22
\PIP2|BREG|regs[20][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[20][30]~feeder_combout\ = \PIP2|DataEscrita[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[30]~30_combout\,
	combout => \PIP2|BREG|regs[20][30]~feeder_combout\);

-- Location: LCFF_X91_Y23_N23
\PIP2|BREG|regs[20][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[20][30]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[20][30]~regout\);

-- Location: LCFF_X93_Y22_N25
\PIP2|BREG|regs[16][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[30]~30_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[16][30]~regout\);

-- Location: LCCOMB_X93_Y22_N24
\PIP2|BREG|Mux33~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux33~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[20][30]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[16][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|regs[20][30]~regout\,
	datac => \PIP2|BREG|regs[16][30]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux33~4_combout\);

-- Location: LCCOMB_X93_Y22_N22
\PIP2|BREG|Mux33~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux33~5_combout\ = (\PIP2|BREG|Mux33~4_combout\ & (((\PIP2|BREG|regs[28][30]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP2|BREG|Mux33~4_combout\ & (\PIP2|BREG|regs[24][30]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[24][30]~regout\,
	datab => \PIP2|BREG|regs[28][30]~regout\,
	datac => \PIP2|BREG|Mux33~4_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux33~5_combout\);

-- Location: LCCOMB_X90_Y23_N10
\PIP2|BREG|Mux33~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux33~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|Mux33~3_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux33~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|Mux33~3_combout\,
	datac => \PIP2|BREG|Mux33~5_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux33~6_combout\);

-- Location: LCCOMB_X90_Y23_N0
\PIP2|BREG|Mux33~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux33~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux33~6_combout\ & ((\PIP2|BREG|Mux33~8_combout\))) # (!\PIP2|BREG|Mux33~6_combout\ & (\PIP2|BREG|Mux33~1_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux33~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|Mux33~1_combout\,
	datac => \PIP2|BREG|Mux33~8_combout\,
	datad => \PIP2|BREG|Mux33~6_combout\,
	combout => \PIP2|BREG|Mux33~9_combout\);

-- Location: LCCOMB_X90_Y23_N26
\PIP2|BREG|Mux33~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux33~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & ((\PIP2|BREG|Mux33~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & (\PIP2|BREG|Mux33~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20),
	datac => \PIP2|BREG|Mux33~19_combout\,
	datad => \PIP2|BREG|Mux33~9_combout\,
	combout => \PIP2|BREG|Mux33~20_combout\);

-- Location: LCCOMB_X90_Y23_N12
\PIP2|IDEX|saida2[30]~reg0_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[30]~reg0_Duplicate_1feeder_combout\ = \PIP2|BREG|Mux33~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|BREG|Mux33~20_combout\,
	combout => \PIP2|IDEX|saida2[30]~reg0_Duplicate_1feeder_combout\);

-- Location: LCFF_X90_Y23_N13
\PIP2|IDEX|saida2[30]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida2[30]~reg0_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida2[30]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X75_Y19_N6
\PIP3|ULA|ShiftRight0~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~128_combout\ = ((\PIP3|MUX1|S[0]~1_combout\ & ((\PIP2|IDEX|saida2[30]~reg0_Duplicate_1_regout\))) # (!\PIP3|MUX1|S[0]~1_combout\ & (\PIP2|IDEX|saida2[29]~reg0_Duplicate_1_regout\))) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datab => \PIP3|MUX1|S[0]~1_combout\,
	datac => \PIP2|IDEX|saida2[29]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[30]~reg0_Duplicate_1_regout\,
	combout => \PIP3|ULA|ShiftRight0~128_combout\);

-- Location: LCCOMB_X68_Y25_N8
\PIP3|ULA|ShiftRight0~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~129_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|ShiftRight0~128_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP3|ULA|ShiftRight0~128_combout\,
	combout => \PIP3|ULA|ShiftRight0~129_combout\);

-- Location: LCCOMB_X65_Y23_N18
\PIP3|ULA|ShiftRight1~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~49_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftRight0~127_combout\)) # (!\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftRight0~129_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[1]~28_combout\,
	datac => \PIP3|ULA|ShiftRight0~127_combout\,
	datad => \PIP3|ULA|ShiftRight0~129_combout\,
	combout => \PIP3|ULA|ShiftRight1~49_combout\);

-- Location: LCCOMB_X67_Y20_N30
\PIP3|ULA|ShiftRight1~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~51_combout\ = (\PIP3|MUX1|S[2]~29_combout\ & (((\PIP3|ULA|ShiftRight1~49_combout\)))) # (!\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|ULA|ShiftRight1~50_combout\) # ((\PIP3|MUX2|S[31]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[2]~29_combout\,
	datab => \PIP3|ULA|ShiftRight1~50_combout\,
	datac => \PIP3|MUX2|S[31]~17_combout\,
	datad => \PIP3|ULA|ShiftRight1~49_combout\,
	combout => \PIP3|ULA|ShiftRight1~51_combout\);

-- Location: LCCOMB_X66_Y20_N2
\PIP3|ULA|Mux59~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux59~10_combout\ = (!\PIP3|MUX1|S[3]~30_combout\ & (\PIP3|ULA|ShiftLeft0~79_combout\ & \PIP3|ULA|ShiftRight1~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[3]~30_combout\,
	datac => \PIP3|ULA|ShiftLeft0~79_combout\,
	datad => \PIP3|ULA|ShiftRight1~51_combout\,
	combout => \PIP3|ULA|Mux59~10_combout\);

-- Location: LCCOMB_X69_Y21_N18
\PIP3|ULA|Mux59~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux59~15_combout\ = (\PIP3|MUX1|S[24]~8_combout\ & (!\PIP3|MUX2|S[24]~24_combout\ & !\PIP3|ULA|cout~77_combout\)) # (!\PIP3|MUX1|S[24]~8_combout\ & ((!\PIP3|ULA|cout~77_combout\) # (!\PIP3|MUX2|S[24]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[24]~8_combout\,
	datac => \PIP3|MUX2|S[24]~24_combout\,
	datad => \PIP3|ULA|cout~77_combout\,
	combout => \PIP3|ULA|Mux59~15_combout\);

-- Location: LCCOMB_X69_Y21_N4
\PIP3|ULA|Mux59~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux59~21_combout\ = (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((!\PIP3|ULA|Mux59~15_combout\)))) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & ((\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\) # 
-- ((\PIP3|ULA|cout~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datab => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|cout~84_combout\,
	datad => \PIP3|ULA|Mux59~15_combout\,
	combout => \PIP3|ULA|Mux59~21_combout\);

-- Location: LCCOMB_X69_Y21_N2
\PIP3|ULA|Mux59~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux59~22_combout\ = (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((\PIP3|MUX1|S[25]~7_combout\ & ((\PIP3|MUX2|S[25]~23_combout\) # (\PIP3|ULA|Mux59~21_combout\))) # (!\PIP3|MUX1|S[25]~7_combout\ & (\PIP3|MUX2|S[25]~23_combout\ & 
-- \PIP3|ULA|Mux59~21_combout\)))) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (\PIP3|MUX1|S[25]~7_combout\ $ (\PIP3|MUX2|S[25]~23_combout\ $ (\PIP3|ULA|Mux59~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[25]~7_combout\,
	datab => \PIP3|MUX2|S[25]~23_combout\,
	datac => \PIP3|ULA|Mux59~21_combout\,
	datad => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux59~22_combout\);

-- Location: LCCOMB_X69_Y21_N8
\PIP3|ULA|Mux59~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux59~16_combout\ = (\PIP3|EXMEM|ResultULA[26]~126_combout\ & ((\PIP3|EXMEM|ResultULA[26]~127_combout\ & (\PIP3|ULA|Mux59~14_combout\)) # (!\PIP3|EXMEM|ResultULA[26]~127_combout\ & ((\PIP3|ULA|Mux59~22_combout\))))) # 
-- (!\PIP3|EXMEM|ResultULA[26]~126_combout\ & (((!\PIP3|EXMEM|ResultULA[26]~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux59~14_combout\,
	datab => \PIP3|EXMEM|ResultULA[26]~126_combout\,
	datac => \PIP3|EXMEM|ResultULA[26]~127_combout\,
	datad => \PIP3|ULA|Mux59~22_combout\,
	combout => \PIP3|ULA|Mux59~16_combout\);

-- Location: LCCOMB_X68_Y20_N22
\PIP3|ULA|Mux59~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux59~17_combout\ = (\PIP3|EXMEM|ResultULA[26]~123_combout\ & ((\PIP3|ULA|Mux59~16_combout\ & ((\PIP3|ULA|Mux59~10_combout\))) # (!\PIP3|ULA|Mux59~16_combout\ & (\PIP3|ULA|ShiftLeft1~32_combout\)))) # (!\PIP3|EXMEM|ResultULA[26]~123_combout\ & 
-- (((\PIP3|ULA|Mux59~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[26]~123_combout\,
	datab => \PIP3|ULA|ShiftLeft1~32_combout\,
	datac => \PIP3|ULA|Mux59~10_combout\,
	datad => \PIP3|ULA|Mux59~16_combout\,
	combout => \PIP3|ULA|Mux59~17_combout\);

-- Location: LCCOMB_X68_Y20_N10
\PIP3|ULA|Mux59~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux59~20_combout\ = (\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & ((\PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\ & ((\PIP3|ULA|Mux59~17_combout\))) # (!\PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\ & (\PIP3|ULA|Mux59~9_combout\)))) # 
-- (!\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & (((\PIP3|ULA|Mux59~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\,
	datab => \PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|Mux59~9_combout\,
	datad => \PIP3|ULA|Mux59~17_combout\,
	combout => \PIP3|ULA|Mux59~20_combout\);

-- Location: LCFF_X68_Y20_N11
\PIP3|EXMEM|ResultULA[25]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|ULA|Mux59~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|ResultULA[25]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X75_Y23_N4
\PIP3|EXMEM|ResultULA[25]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[25]~77_combout\ = (\PIP3|EXMEM|ResultULA[25]~reg0_Duplicate_1_regout\) # (!\PIP3|EXMEM|ResultULA[0]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	datad => \PIP3|EXMEM|ResultULA[25]~reg0_Duplicate_1_regout\,
	combout => \PIP3|EXMEM|ResultULA[25]~77_combout\);

-- Location: LCFF_X79_Y23_N23
\PIP4|MEMWB|ResultULA[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP3|EXMEM|ResultULA[25]~77_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|ResultULA\(25));

-- Location: LCCOMB_X79_Y23_N22
\PIP5|WriData[25]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP5|WriData[25]~25_combout\ = (!\rst~combout\ & ((\PIP4|MEMWB|MemparaRegOUT~regout\ & (\PIP4|MEMWB|ResultULA\(25))) # (!\PIP4|MEMWB|MemparaRegOUT~regout\ & ((\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \PIP4|MEMWB|MemparaRegOUT~regout\,
	datac => \PIP4|MEMWB|ResultULA\(25),
	datad => \PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(25),
	combout => \PIP5|WriData[25]~25_combout\);

-- Location: LCCOMB_X79_Y19_N16
\PIP1|IFID|PC4OUT[25]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|IFID|PC4OUT[25]~75_combout\ = (\PIP1|IFID|PC4OUT[24]~74\ & (((!\inicio~regout\)) # (!\PIP1|PCatualaux2[25]~53_combout\))) # (!\PIP1|IFID|PC4OUT[24]~74\ & (((\PIP1|PCatualaux2[25]~53_combout\ & \inicio~regout\)) # (GND)))
-- \PIP1|IFID|PC4OUT[25]~76\ = CARRY(((!\PIP1|IFID|PC4OUT[24]~74\) # (!\inicio~regout\)) # (!\PIP1|PCatualaux2[25]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|PCatualaux2[25]~53_combout\,
	datab => \inicio~regout\,
	datad => VCC,
	cin => \PIP1|IFID|PC4OUT[24]~74\,
	combout => \PIP1|IFID|PC4OUT[25]~75_combout\,
	cout => \PIP1|IFID|PC4OUT[25]~76\);

-- Location: LCFF_X79_Y19_N17
\PIP1|IFID|PC4OUT[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP1|IFID|PC4OUT[25]~75_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PC4OUT\(25));

-- Location: LCCOMB_X79_Y23_N20
\PIP2|DataEscrita[25]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|DataEscrita[25]~25_combout\ = (\PIP2|isJALout~3_combout\ & (\PIP5|WriData[25]~25_combout\)) # (!\PIP2|isJALout~3_combout\ & ((\PIP1|IFID|PC4OUT\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP5|WriData[25]~25_combout\,
	datac => \PIP1|IFID|PC4OUT\(25),
	datad => \PIP2|isJALout~3_combout\,
	combout => \PIP2|DataEscrita[25]~25_combout\);

-- Location: LCFF_X77_Y23_N15
\PIP2|BREG|regs[8][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[25]~25_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[8][25]~regout\);

-- Location: LCCOMB_X77_Y23_N12
\PIP2|BREG|Mux38~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux38~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[10][25]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[8][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[10][25]~regout\,
	datab => \PIP2|BREG|regs[8][25]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux38~10_combout\);

-- Location: LCFF_X81_Y20_N1
\PIP2|BREG|regs[9][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[25]~25_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[9][25]~regout\);

-- Location: LCCOMB_X83_Y23_N8
\PIP2|BREG|Mux38~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux38~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux38~10_combout\ & (\PIP2|BREG|regs[11][25]~regout\)) # (!\PIP2|BREG|Mux38~10_combout\ & ((\PIP2|BREG|regs[9][25]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux38~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[11][25]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|Mux38~10_combout\,
	datad => \PIP2|BREG|regs[9][25]~regout\,
	combout => \PIP2|BREG|Mux38~11_combout\);

-- Location: LCFF_X89_Y26_N1
\PIP2|BREG|regs[6][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[25]~25_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[6][25]~regout\);

-- Location: LCCOMB_X92_Y27_N10
\PIP2|BREG|Mux38~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux38~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[5][25]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[4][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[4][25]~regout\,
	datab => \PIP2|BREG|regs[5][25]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux38~12_combout\);

-- Location: LCCOMB_X92_Y27_N20
\PIP2|BREG|Mux38~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux38~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux38~12_combout\ & (\PIP2|BREG|regs[7][25]~regout\)) # (!\PIP2|BREG|Mux38~12_combout\ & ((\PIP2|BREG|regs[6][25]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux38~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[7][25]~regout\,
	datab => \PIP2|BREG|regs[6][25]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP2|BREG|Mux38~12_combout\,
	combout => \PIP2|BREG|Mux38~13_combout\);

-- Location: LCCOMB_X83_Y23_N2
\PIP2|BREG|Mux38~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux38~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)) # (\PIP2|BREG|Mux38~13_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|Mux38~15_combout\ & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux38~15_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP2|BREG|Mux38~13_combout\,
	combout => \PIP2|BREG|Mux38~16_combout\);

-- Location: LCCOMB_X83_Y23_N4
\PIP2|BREG|Mux38~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux38~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux38~16_combout\ & (\PIP2|BREG|Mux38~18_combout\)) # (!\PIP2|BREG|Mux38~16_combout\ & ((\PIP2|BREG|Mux38~11_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux38~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux38~18_combout\,
	datab => \PIP2|BREG|Mux38~11_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP2|BREG|Mux38~16_combout\,
	combout => \PIP2|BREG|Mux38~19_combout\);

-- Location: LCFF_X87_Y19_N23
\PIP2|BREG|regs[22][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[25]~25_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[22][25]~regout\);

-- Location: LCFF_X88_Y19_N21
\PIP2|BREG|regs[18][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[25]~25_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[18][25]~regout\);

-- Location: LCCOMB_X88_Y19_N20
\PIP2|BREG|Mux38~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux38~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[26][25]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[18][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|regs[26][25]~regout\,
	datac => \PIP2|BREG|regs[18][25]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux38~2_combout\);

-- Location: LCCOMB_X87_Y19_N22
\PIP2|BREG|Mux38~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux38~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux38~2_combout\ & (\PIP2|BREG|regs[30][25]~regout\)) # (!\PIP2|BREG|Mux38~2_combout\ & ((\PIP2|BREG|regs[22][25]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux38~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[30][25]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP2|BREG|regs[22][25]~regout\,
	datad => \PIP2|BREG|Mux38~2_combout\,
	combout => \PIP2|BREG|Mux38~3_combout\);

-- Location: LCFF_X93_Y22_N31
\PIP2|BREG|regs[16][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[25]~25_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[16][25]~regout\);

-- Location: LCCOMB_X93_Y22_N30
\PIP2|BREG|Mux38~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux38~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[24][25]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|regs[16][25]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[24][25]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[16][25]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux38~4_combout\);

-- Location: LCCOMB_X92_Y19_N12
\PIP2|BREG|Mux38~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux38~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux38~4_combout\ & (\PIP2|BREG|regs[28][25]~regout\)) # (!\PIP2|BREG|Mux38~4_combout\ & ((\PIP2|BREG|regs[20][25]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux38~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[28][25]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP2|BREG|regs[20][25]~regout\,
	datad => \PIP2|BREG|Mux38~4_combout\,
	combout => \PIP2|BREG|Mux38~5_combout\);

-- Location: LCCOMB_X92_Y19_N14
\PIP2|BREG|Mux38~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux38~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16)) # ((\PIP2|BREG|Mux38~3_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux38~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|Mux38~3_combout\,
	datad => \PIP2|BREG|Mux38~5_combout\,
	combout => \PIP2|BREG|Mux38~6_combout\);

-- Location: LCCOMB_X92_Y21_N8
\PIP2|BREG|Mux38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux38~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[21][25]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[17][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|regs[17][25]~regout\,
	datac => \PIP2|BREG|regs[21][25]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux38~0_combout\);

-- Location: LCCOMB_X92_Y19_N2
\PIP2|BREG|Mux38~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux38~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux38~0_combout\ & ((\PIP2|BREG|regs[29][25]~regout\))) # (!\PIP2|BREG|Mux38~0_combout\ & (\PIP2|BREG|regs[25][25]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[25][25]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[29][25]~regout\,
	datad => \PIP2|BREG|Mux38~0_combout\,
	combout => \PIP2|BREG|Mux38~1_combout\);

-- Location: LCCOMB_X92_Y19_N4
\PIP2|BREG|Mux38~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux38~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux38~6_combout\ & (\PIP2|BREG|Mux38~8_combout\)) # (!\PIP2|BREG|Mux38~6_combout\ & ((\PIP2|BREG|Mux38~1_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux38~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux38~8_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|Mux38~6_combout\,
	datad => \PIP2|BREG|Mux38~1_combout\,
	combout => \PIP2|BREG|Mux38~9_combout\);

-- Location: LCCOMB_X83_Y23_N18
\PIP2|BREG|Mux38~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux38~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & ((\PIP2|BREG|Mux38~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & (\PIP2|BREG|Mux38~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20),
	datac => \PIP2|BREG|Mux38~19_combout\,
	datad => \PIP2|BREG|Mux38~9_combout\,
	combout => \PIP2|BREG|Mux38~20_combout\);

-- Location: LCFF_X74_Y20_N3
\PIP2|IDEX|saida2[25]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP2|BREG|Mux38~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida2[25]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X74_Y20_N12
\PIP3|ULA|ShiftLeft2~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft2~27_combout\ = ((\PIP3|MUX1|S[0]~1_combout\ & (\PIP2|IDEX|saida2[24]~reg0_Duplicate_1_regout\)) # (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP2|IDEX|saida2[25]~reg0_Duplicate_1_regout\)))) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[24]~reg0_Duplicate_1_regout\,
	datab => \PIP2|IDEX|saida2[25]~reg0_Duplicate_1_regout\,
	datac => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP3|MUX1|S[0]~1_combout\,
	combout => \PIP3|ULA|ShiftLeft2~27_combout\);

-- Location: LCCOMB_X69_Y17_N6
\PIP3|ULA|ShiftLeft1~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~77_combout\ = (\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftLeft2~27_combout\))) # (!\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftLeft0~153_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|Add0~2_combout\,
	datac => \PIP3|ULA|ShiftLeft0~153_combout\,
	datad => \PIP3|ULA|ShiftLeft2~27_combout\,
	combout => \PIP3|ULA|ShiftLeft1~77_combout\);

-- Location: LCCOMB_X66_Y17_N22
\PIP3|EXMEM|ResultULA[26]~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[26]~124_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & (\PIP3|EXMEM|ResultULA[2]~85_combout\ & ((\PIP3|ULA|Add0~6_combout\) # (\PIP3|ULA|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~6_combout\,
	datab => \PIP3|MUX1|S[31]~0_combout\,
	datac => \PIP3|ULA|Add0~4_combout\,
	datad => \PIP3|EXMEM|ResultULA[2]~85_combout\,
	combout => \PIP3|EXMEM|ResultULA[26]~124_combout\);

-- Location: LCCOMB_X66_Y17_N28
\PIP3|ULA|Mux61~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux61~16_combout\ = (\PIP3|EXMEM|ResultULA[26]~125_combout\ & (((\PIP3|EXMEM|ResultULA[26]~124_combout\)))) # (!\PIP3|EXMEM|ResultULA[26]~125_combout\ & ((\PIP3|EXMEM|ResultULA[26]~124_combout\ & (\PIP3|ULA|ShiftLeft1~72_combout\)) # 
-- (!\PIP3|EXMEM|ResultULA[26]~124_combout\ & ((\PIP3|ULA|ShiftLeft1~77_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft1~72_combout\,
	datab => \PIP3|ULA|ShiftLeft1~77_combout\,
	datac => \PIP3|EXMEM|ResultULA[26]~125_combout\,
	datad => \PIP3|EXMEM|ResultULA[26]~124_combout\,
	combout => \PIP3|ULA|Mux61~16_combout\);

-- Location: LCCOMB_X66_Y17_N30
\PIP3|ULA|Mux61~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux61~25_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|EXMEM|ResultULA[26]~125_combout\ & ((\PIP3|ULA|Mux61~16_combout\))) # (!\PIP3|EXMEM|ResultULA[26]~125_combout\ & (\PIP2|IDEX|signImm\(15))))) # (!\PIP2|IDEX|OrigAALU~regout\ & 
-- (((\PIP3|ULA|Mux61~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|signImm\(15),
	datab => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP3|EXMEM|ResultULA[26]~125_combout\,
	datad => \PIP3|ULA|Mux61~16_combout\,
	combout => \PIP3|ULA|Mux61~25_combout\);

-- Location: LCCOMB_X67_Y17_N6
\PIP3|ULA|Mux61~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux61~17_combout\ = (\PIP3|ULA|Mux61~25_combout\ & ((\PIP3|ULA|ShiftLeft1~62_combout\) # ((!\PIP3|EXMEM|ResultULA[26]~125_combout\)))) # (!\PIP3|ULA|Mux61~25_combout\ & (((\PIP3|ULA|Mux61~15_combout\ & \PIP3|EXMEM|ResultULA[26]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft1~62_combout\,
	datab => \PIP3|ULA|Mux61~15_combout\,
	datac => \PIP3|ULA|Mux61~25_combout\,
	datad => \PIP3|EXMEM|ResultULA[26]~125_combout\,
	combout => \PIP3|ULA|Mux61~17_combout\);

-- Location: LCCOMB_X69_Y20_N18
\PIP3|ULA|Mux61~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux61~19_combout\ = (\PIP3|MUX1|S[25]~7_combout\ & (\PIP3|ULA|cout~84_combout\ & \PIP3|MUX2|S[25]~23_combout\)) # (!\PIP3|MUX1|S[25]~7_combout\ & ((\PIP3|ULA|cout~84_combout\) # (\PIP3|MUX2|S[25]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[25]~7_combout\,
	datac => \PIP3|ULA|cout~84_combout\,
	datad => \PIP3|MUX2|S[25]~23_combout\,
	combout => \PIP3|ULA|Mux61~19_combout\);

-- Location: LCCOMB_X69_Y20_N12
\PIP3|ULA|Mux61~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux61~20_combout\ = (\PIP3|MUX1|S[26]~6_combout\ & (\PIP3|MUX2|S[26]~22_combout\ & \PIP3|ULA|Mux61~19_combout\)) # (!\PIP3|MUX1|S[26]~6_combout\ & ((\PIP3|MUX2|S[26]~22_combout\) # (\PIP3|ULA|Mux61~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[26]~6_combout\,
	datab => \PIP3|MUX2|S[26]~22_combout\,
	datad => \PIP3|ULA|Mux61~19_combout\,
	combout => \PIP3|ULA|Mux61~20_combout\);

-- Location: LCCOMB_X69_Y20_N0
\PIP3|ULA|Mux61~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux61~27_combout\ = (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (\PIP3|ULA|Mux61~18_combout\))) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & ((\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\) # 
-- ((\PIP3|ULA|Mux61~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datab => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|Mux61~18_combout\,
	datad => \PIP3|ULA|Mux61~20_combout\,
	combout => \PIP3|ULA|Mux61~27_combout\);

-- Location: LCCOMB_X69_Y20_N6
\PIP3|ULA|Mux61~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux61~28_combout\ = (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((\PIP3|MUX2|S[27]~21_combout\ & ((\PIP3|MUX1|S[27]~5_combout\) # (\PIP3|ULA|Mux61~27_combout\))) # (!\PIP3|MUX2|S[27]~21_combout\ & (\PIP3|MUX1|S[27]~5_combout\ & 
-- \PIP3|ULA|Mux61~27_combout\)))) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (\PIP3|MUX2|S[27]~21_combout\ $ (\PIP3|MUX1|S[27]~5_combout\ $ (\PIP3|ULA|Mux61~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100110010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[27]~21_combout\,
	datab => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datac => \PIP3|MUX1|S[27]~5_combout\,
	datad => \PIP3|ULA|Mux61~27_combout\,
	combout => \PIP3|ULA|Mux61~28_combout\);

-- Location: LCCOMB_X69_Y20_N26
\PIP3|ULA|Mux61~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux61~21_combout\ = (\PIP3|EXMEM|ResultULA[26]~126_combout\ & ((\PIP3|EXMEM|ResultULA[26]~127_combout\ & (\PIP3|ULA|Mux61~17_combout\)) # (!\PIP3|EXMEM|ResultULA[26]~127_combout\ & ((\PIP3|ULA|Mux61~28_combout\))))) # 
-- (!\PIP3|EXMEM|ResultULA[26]~126_combout\ & (!\PIP3|EXMEM|ResultULA[26]~127_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[26]~126_combout\,
	datab => \PIP3|EXMEM|ResultULA[26]~127_combout\,
	datac => \PIP3|ULA|Mux61~17_combout\,
	datad => \PIP3|ULA|Mux61~28_combout\,
	combout => \PIP3|ULA|Mux61~21_combout\);

-- Location: LCCOMB_X69_Y20_N28
\PIP3|ULA|Mux61~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux61~22_combout\ = (\PIP3|EXMEM|ResultULA[26]~123_combout\ & ((\PIP3|ULA|Mux61~21_combout\ & ((\PIP3|ULA|Mux61~13_combout\))) # (!\PIP3|ULA|Mux61~21_combout\ & (\PIP3|ULA|ShiftLeft1~39_combout\)))) # (!\PIP3|EXMEM|ResultULA[26]~123_combout\ & 
-- (((\PIP3|ULA|Mux61~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[26]~123_combout\,
	datab => \PIP3|ULA|ShiftLeft1~39_combout\,
	datac => \PIP3|ULA|Mux61~13_combout\,
	datad => \PIP3|ULA|Mux61~21_combout\,
	combout => \PIP3|ULA|Mux61~22_combout\);

-- Location: LCCOMB_X69_Y20_N20
\PIP3|ULA|Mux61~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux61~26_combout\ = (\PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\ & (((\PIP3|ULA|Mux61~22_combout\)))) # (!\PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\ & ((\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & (\PIP3|ULA|Mux61~12_combout\)) # 
-- (!\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & ((\PIP3|ULA|Mux61~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux61~12_combout\,
	datab => \PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\,
	datac => \PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\,
	datad => \PIP3|ULA|Mux61~22_combout\,
	combout => \PIP3|ULA|Mux61~26_combout\);

-- Location: LCFF_X69_Y20_N21
\PIP3|EXMEM|ResultULA[27]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|ULA|Mux61~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|ResultULA[27]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X80_Y20_N30
\PIP3|EXMEM|ResultULA[27]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[27]~79_combout\ = (\PIP3|EXMEM|ResultULA[27]~reg0_Duplicate_1_regout\) # (!\PIP3|EXMEM|ResultULA[0]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|EXMEM|ResultULA[27]~reg0_Duplicate_1_regout\,
	datad => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	combout => \PIP3|EXMEM|ResultULA[27]~79_combout\);

-- Location: LCFF_X85_Y19_N29
\PIP4|MEMWB|ResultULA[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP3|EXMEM|ResultULA[27]~79_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|ResultULA\(27));

-- Location: LCCOMB_X85_Y19_N28
\PIP5|WriData[27]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP5|WriData[27]~27_combout\ = (!\rst~combout\ & ((\PIP4|MEMWB|MemparaRegOUT~regout\ & (\PIP4|MEMWB|ResultULA\(27))) # (!\PIP4|MEMWB|MemparaRegOUT~regout\ & ((\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP4|MEMWB|MemparaRegOUT~regout\,
	datab => \rst~combout\,
	datac => \PIP4|MEMWB|ResultULA\(27),
	datad => \PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(27),
	combout => \PIP5|WriData[27]~27_combout\);

-- Location: LCCOMB_X85_Y19_N0
\PIP2|DataEscrita[27]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|DataEscrita[27]~27_combout\ = (\PIP2|isJALout~3_combout\ & ((\PIP5|WriData[27]~27_combout\))) # (!\PIP2|isJALout~3_combout\ & (\PIP1|IFID|PC4OUT\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(27),
	datab => \PIP2|isJALout~3_combout\,
	datad => \PIP5|WriData[27]~27_combout\,
	combout => \PIP2|DataEscrita[27]~27_combout\);

-- Location: LCFF_X85_Y24_N9
\PIP2|BREG|regs[13][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[27]~27_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[13][27]~regout\);

-- Location: LCFF_X93_Y27_N5
\PIP2|BREG|regs[5][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[27]~27_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[5][27]~regout\);

-- Location: LCCOMB_X91_Y27_N8
\PIP2|BREG|Mux4~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux4~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[7][27]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|regs[5][27]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[7][27]~regout\,
	datab => \PIP2|BREG|regs[5][27]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux4~17_combout\);

-- Location: LCCOMB_X85_Y24_N30
\PIP2|BREG|Mux4~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux4~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux4~17_combout\ & (\PIP2|BREG|regs[15][27]~regout\)) # (!\PIP2|BREG|Mux4~17_combout\ & ((\PIP2|BREG|regs[13][27]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux4~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[15][27]~regout\,
	datab => \PIP2|BREG|regs[13][27]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux4~17_combout\,
	combout => \PIP2|BREG|Mux4~18_combout\);

-- Location: LCFF_X81_Y23_N11
\PIP2|BREG|regs[1][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[27]~27_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[1][27]~regout\);

-- Location: LCCOMB_X81_Y20_N28
\PIP2|BREG|Mux4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux4~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|regs[9][27]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|regs[1][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[9][27]~regout\,
	datab => \PIP2|BREG|regs[1][27]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux4~10_combout\);

-- Location: LCCOMB_X82_Y26_N28
\PIP2|BREG|Mux4~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux4~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux4~10_combout\ & ((\PIP2|BREG|regs[11][27]~regout\))) # (!\PIP2|BREG|Mux4~10_combout\ & (\PIP2|BREG|regs[3][27]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[3][27]~regout\,
	datab => \PIP2|BREG|regs[11][27]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP2|BREG|Mux4~10_combout\,
	combout => \PIP2|BREG|Mux4~11_combout\);

-- Location: LCCOMB_X88_Y27_N2
\PIP2|BREG|Mux4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux4~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|regs[6][27]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[4][27]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[4][27]~regout\,
	datab => \PIP2|BREG|regs[6][27]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux4~12_combout\);

-- Location: LCCOMB_X88_Y27_N16
\PIP2|BREG|Mux4~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux4~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux4~12_combout\ & (\PIP2|BREG|regs[14][27]~regout\)) # (!\PIP2|BREG|Mux4~12_combout\ & ((\PIP2|BREG|regs[12][27]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[14][27]~regout\,
	datab => \PIP2|BREG|regs[12][27]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux4~12_combout\,
	combout => \PIP2|BREG|Mux4~13_combout\);

-- Location: LCCOMB_X77_Y24_N24
\PIP2|BREG|Mux4~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux4~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)) # (\PIP2|BREG|Mux4~13_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|Mux4~15_combout\ & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux4~15_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP2|BREG|Mux4~13_combout\,
	combout => \PIP2|BREG|Mux4~16_combout\);

-- Location: LCCOMB_X85_Y24_N16
\PIP2|BREG|Mux4~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux4~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux4~16_combout\ & (\PIP2|BREG|Mux4~18_combout\)) # (!\PIP2|BREG|Mux4~16_combout\ & ((\PIP2|BREG|Mux4~11_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP2|BREG|Mux4~18_combout\,
	datac => \PIP2|BREG|Mux4~11_combout\,
	datad => \PIP2|BREG|Mux4~16_combout\,
	combout => \PIP2|BREG|Mux4~19_combout\);

-- Location: LCFF_X87_Y20_N17
\PIP2|BREG|regs[22][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[27]~27_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[22][27]~regout\);

-- Location: LCCOMB_X87_Y20_N16
\PIP2|BREG|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux4~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|regs[22][27]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|regs[18][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|regs[22][27]~regout\,
	datad => \PIP2|BREG|regs[18][27]~regout\,
	combout => \PIP2|BREG|Mux4~0_combout\);

-- Location: LCCOMB_X88_Y20_N18
\PIP2|BREG|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux4~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux4~0_combout\ & (\PIP2|BREG|regs[23][27]~regout\)) # (!\PIP2|BREG|Mux4~0_combout\ & ((\PIP2|BREG|regs[19][27]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[23][27]~regout\,
	datab => \PIP2|BREG|regs[19][27]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP2|BREG|Mux4~0_combout\,
	combout => \PIP2|BREG|Mux4~1_combout\);

-- Location: LCFF_X93_Y18_N19
\PIP2|BREG|regs[24][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[27]~27_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[24][27]~regout\);

-- Location: LCCOMB_X93_Y18_N18
\PIP2|BREG|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux4~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[25][27]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[24][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP2|BREG|regs[25][27]~regout\,
	datac => \PIP2|BREG|regs[24][27]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux4~2_combout\);

-- Location: LCCOMB_X93_Y23_N2
\PIP2|BREG|regs[28][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[28][27]~feeder_combout\ = \PIP2|DataEscrita[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[27]~27_combout\,
	combout => \PIP2|BREG|regs[28][27]~feeder_combout\);

-- Location: LCFF_X93_Y23_N3
\PIP2|BREG|regs[28][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[28][27]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[28][27]~regout\);

-- Location: LCCOMB_X93_Y23_N12
\PIP2|BREG|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux4~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux4~2_combout\ & (\PIP2|BREG|regs[29][27]~regout\)) # (!\PIP2|BREG|Mux4~2_combout\ & ((\PIP2|BREG|regs[28][27]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP2|BREG|regs[29][27]~regout\,
	datac => \PIP2|BREG|Mux4~2_combout\,
	datad => \PIP2|BREG|regs[28][27]~regout\,
	combout => \PIP2|BREG|Mux4~3_combout\);

-- Location: LCCOMB_X93_Y23_N8
\PIP2|BREG|Mux4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux4~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux4~3_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|Mux4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux4~5_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux4~3_combout\,
	combout => \PIP2|BREG|Mux4~6_combout\);

-- Location: LCCOMB_X89_Y25_N6
\PIP2|BREG|Mux4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux4~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux4~6_combout\ & (\PIP2|BREG|Mux4~8_combout\)) # (!\PIP2|BREG|Mux4~6_combout\ & ((\PIP2|BREG|Mux4~1_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux4~8_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|Mux4~1_combout\,
	datad => \PIP2|BREG|Mux4~6_combout\,
	combout => \PIP2|BREG|Mux4~9_combout\);

-- Location: LCCOMB_X85_Y24_N6
\PIP2|BREG|Mux4~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux4~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & ((\PIP2|BREG|Mux4~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & (\PIP2|BREG|Mux4~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25),
	datac => \PIP2|BREG|Mux4~19_combout\,
	datad => \PIP2|BREG|Mux4~9_combout\,
	combout => \PIP2|BREG|Mux4~20_combout\);

-- Location: LCCOMB_X79_Y19_N18
\PIP1|IFID|PC4OUT[26]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|IFID|PC4OUT[26]~77_combout\ = (\PIP1|IFID|PC4OUT[25]~76\ & (\inicio~regout\ & (\PIP1|PCatualaux2[26]~54_combout\ & VCC))) # (!\PIP1|IFID|PC4OUT[25]~76\ & ((((\inicio~regout\ & \PIP1|PCatualaux2[26]~54_combout\)))))
-- \PIP1|IFID|PC4OUT[26]~78\ = CARRY((\inicio~regout\ & (\PIP1|PCatualaux2[26]~54_combout\ & !\PIP1|IFID|PC4OUT[25]~76\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inicio~regout\,
	datab => \PIP1|PCatualaux2[26]~54_combout\,
	datad => VCC,
	cin => \PIP1|IFID|PC4OUT[25]~76\,
	combout => \PIP1|IFID|PC4OUT[26]~77_combout\,
	cout => \PIP1|IFID|PC4OUT[26]~78\);

-- Location: LCFF_X79_Y19_N19
\PIP1|IFID|PC4OUT[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP1|IFID|PC4OUT[26]~77_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PC4OUT\(26));

-- Location: LCCOMB_X78_Y20_N18
\PIP2|SOMB|result[26]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|SOMB|result[26]~48_combout\ = ((\PIP2|imm32[29]~14_combout\ $ (\PIP1|IFID|PC4OUT\(26) $ (!\PIP2|SOMB|result[25]~47\)))) # (GND)
-- \PIP2|SOMB|result[26]~49\ = CARRY((\PIP2|imm32[29]~14_combout\ & ((\PIP1|IFID|PC4OUT\(26)) # (!\PIP2|SOMB|result[25]~47\))) # (!\PIP2|imm32[29]~14_combout\ & (\PIP1|IFID|PC4OUT\(26) & !\PIP2|SOMB|result[25]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|imm32[29]~14_combout\,
	datab => \PIP1|IFID|PC4OUT\(26),
	datad => VCC,
	cin => \PIP2|SOMB|result[25]~47\,
	combout => \PIP2|SOMB|result[26]~48_combout\,
	cout => \PIP2|SOMB|result[26]~49\);

-- Location: LCFF_X80_Y19_N27
\PIP2|BREG|regs[15][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[26]~26_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[15][26]~regout\);

-- Location: LCCOMB_X91_Y25_N20
\PIP2|BREG|regs[7][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[7][26]~feeder_combout\ = \PIP2|DataEscrita[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[26]~26_combout\,
	combout => \PIP2|BREG|regs[7][26]~feeder_combout\);

-- Location: LCFF_X91_Y25_N21
\PIP2|BREG|regs[7][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[7][26]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[7][26]~regout\);

-- Location: LCCOMB_X87_Y26_N30
\PIP2|BREG|Mux5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux5~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[7][26]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[5][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[5][26]~regout\,
	datab => \PIP2|BREG|regs[7][26]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux5~17_combout\);

-- Location: LCCOMB_X87_Y26_N8
\PIP2|BREG|Mux5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux5~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux5~17_combout\ & ((\PIP2|BREG|regs[15][26]~regout\))) # (!\PIP2|BREG|Mux5~17_combout\ & (\PIP2|BREG|regs[13][26]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[13][26]~regout\,
	datab => \PIP2|BREG|regs[15][26]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux5~17_combout\,
	combout => \PIP2|BREG|Mux5~18_combout\);

-- Location: LCFF_X80_Y27_N23
\PIP2|BREG|regs[11][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[26]~26_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[11][26]~regout\);

-- Location: LCFF_X82_Y25_N7
\PIP2|BREG|regs[3][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[26]~26_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[3][26]~regout\);

-- Location: LCFF_X81_Y23_N1
\PIP2|BREG|regs[1][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[26]~26_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[1][26]~regout\);

-- Location: LCFF_X80_Y26_N21
\PIP2|BREG|regs[9][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[26]~26_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[9][26]~regout\);

-- Location: LCCOMB_X80_Y26_N2
\PIP2|BREG|Mux5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux5~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|regs[9][26]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|regs[1][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|regs[1][26]~regout\,
	datac => \PIP2|BREG|regs[9][26]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux5~10_combout\);

-- Location: LCCOMB_X79_Y25_N4
\PIP2|BREG|Mux5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux5~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux5~10_combout\ & (\PIP2|BREG|regs[11][26]~regout\)) # (!\PIP2|BREG|Mux5~10_combout\ & ((\PIP2|BREG|regs[3][26]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|regs[11][26]~regout\,
	datac => \PIP2|BREG|regs[3][26]~regout\,
	datad => \PIP2|BREG|Mux5~10_combout\,
	combout => \PIP2|BREG|Mux5~11_combout\);

-- Location: LCCOMB_X91_Y22_N0
\PIP2|BREG|Mux5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux5~19_combout\ = (\PIP2|BREG|Mux5~16_combout\ & (((\PIP2|BREG|Mux5~18_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))) # (!\PIP2|BREG|Mux5~16_combout\ & 
-- (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux5~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux5~16_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|Mux5~18_combout\,
	datad => \PIP2|BREG|Mux5~11_combout\,
	combout => \PIP2|BREG|Mux5~19_combout\);

-- Location: LCFF_X92_Y23_N3
\PIP2|BREG|regs[29][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[26]~26_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[29][26]~regout\);

-- Location: LCFF_X94_Y23_N3
\PIP2|BREG|regs[24][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[26]~26_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[24][26]~regout\);

-- Location: LCCOMB_X94_Y23_N2
\PIP2|BREG|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux5~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|regs[28][26]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|regs[24][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[28][26]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|regs[24][26]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux5~2_combout\);

-- Location: LCCOMB_X92_Y23_N16
\PIP2|BREG|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux5~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux5~2_combout\ & ((\PIP2|BREG|regs[29][26]~regout\))) # (!\PIP2|BREG|Mux5~2_combout\ & (\PIP2|BREG|regs[25][26]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[25][26]~regout\,
	datab => \PIP2|BREG|regs[29][26]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP2|BREG|Mux5~2_combout\,
	combout => \PIP2|BREG|Mux5~3_combout\);

-- Location: LCCOMB_X91_Y22_N20
\PIP2|BREG|Mux5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux5~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux5~3_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|Mux5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux5~5_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|Mux5~3_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux5~6_combout\);

-- Location: LCFF_X88_Y21_N15
\PIP2|BREG|regs[26][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[26]~26_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[26][26]~regout\);

-- Location: LCCOMB_X88_Y21_N12
\PIP2|BREG|Mux5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux5~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|regs[30][26]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|regs[26][26]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[30][26]~regout\,
	datab => \PIP2|BREG|regs[26][26]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux5~7_combout\);

-- Location: LCCOMB_X89_Y19_N10
\PIP2|BREG|Mux5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux5~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux5~7_combout\ & ((\PIP2|BREG|regs[31][26]~regout\))) # (!\PIP2|BREG|Mux5~7_combout\ & (\PIP2|BREG|regs[27][26]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[27][26]~regout\,
	datab => \PIP2|BREG|regs[31][26]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP2|BREG|Mux5~7_combout\,
	combout => \PIP2|BREG|Mux5~8_combout\);

-- Location: LCCOMB_X91_Y22_N26
\PIP2|BREG|Mux5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux5~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux5~6_combout\ & ((\PIP2|BREG|Mux5~8_combout\))) # (!\PIP2|BREG|Mux5~6_combout\ & (\PIP2|BREG|Mux5~1_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux5~1_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|Mux5~6_combout\,
	datad => \PIP2|BREG|Mux5~8_combout\,
	combout => \PIP2|BREG|Mux5~9_combout\);

-- Location: LCCOMB_X91_Y22_N22
\PIP2|BREG|Mux5~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux5~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & ((\PIP2|BREG|Mux5~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & (\PIP2|BREG|Mux5~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|BREG|Mux5~19_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25),
	datad => \PIP2|BREG|Mux5~9_combout\,
	combout => \PIP2|BREG|Mux5~20_combout\);

-- Location: LCCOMB_X82_Y20_N28
\PIP2|SOMB|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|SOMB|Add0~0_combout\ = (!\PIP2|CTRL|Mux11~0_combout\ & ((\PIP2|process_1~4_combout\ & ((\PIP2|BREG|Mux5~20_combout\))) # (!\PIP2|process_1~4_combout\ & (\PIP2|SOMB|result[26]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|CTRL|Mux11~0_combout\,
	datab => \PIP2|SOMB|result[26]~48_combout\,
	datac => \PIP2|process_1~4_combout\,
	datad => \PIP2|BREG|Mux5~20_combout\,
	combout => \PIP2|SOMB|Add0~0_combout\);

-- Location: LCFF_X82_Y20_N29
\PIP2|IDEX|PCbranch[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|SOMB|Add0~0_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|PCbranch\(26));

-- Location: LCCOMB_X80_Y20_N0
\PIP1|PCatualaux2[26]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[26]~54_combout\ = (\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP2|IDEX|PCbranch\(26)))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP1|IFID|PC4OUT\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(26),
	datab => \PIP2|IDEX|PCbranch\(26),
	datac => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	combout => \PIP1|PCatualaux2[26]~54_combout\);

-- Location: LCCOMB_X79_Y19_N20
\PIP1|IFID|PC4OUT[27]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|IFID|PC4OUT[27]~79_combout\ = (\PIP1|IFID|PC4OUT[26]~78\ & (((!\PIP1|PCatualaux2[27]~55_combout\)) # (!\inicio~regout\))) # (!\PIP1|IFID|PC4OUT[26]~78\ & (((\inicio~regout\ & \PIP1|PCatualaux2[27]~55_combout\)) # (GND)))
-- \PIP1|IFID|PC4OUT[27]~80\ = CARRY(((!\PIP1|IFID|PC4OUT[26]~78\) # (!\PIP1|PCatualaux2[27]~55_combout\)) # (!\inicio~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inicio~regout\,
	datab => \PIP1|PCatualaux2[27]~55_combout\,
	datad => VCC,
	cin => \PIP1|IFID|PC4OUT[26]~78\,
	combout => \PIP1|IFID|PC4OUT[27]~79_combout\,
	cout => \PIP1|IFID|PC4OUT[27]~80\);

-- Location: LCFF_X79_Y19_N21
\PIP1|IFID|PC4OUT[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP1|IFID|PC4OUT[27]~79_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PC4OUT\(27));

-- Location: LCCOMB_X78_Y20_N20
\PIP2|SOMB|result[27]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|SOMB|result[27]~50_combout\ = (\PIP2|imm32[29]~14_combout\ & ((\PIP1|IFID|PC4OUT\(27) & (\PIP2|SOMB|result[26]~49\ & VCC)) # (!\PIP1|IFID|PC4OUT\(27) & (!\PIP2|SOMB|result[26]~49\)))) # (!\PIP2|imm32[29]~14_combout\ & ((\PIP1|IFID|PC4OUT\(27) & 
-- (!\PIP2|SOMB|result[26]~49\)) # (!\PIP1|IFID|PC4OUT\(27) & ((\PIP2|SOMB|result[26]~49\) # (GND)))))
-- \PIP2|SOMB|result[27]~51\ = CARRY((\PIP2|imm32[29]~14_combout\ & (!\PIP1|IFID|PC4OUT\(27) & !\PIP2|SOMB|result[26]~49\)) # (!\PIP2|imm32[29]~14_combout\ & ((!\PIP2|SOMB|result[26]~49\) # (!\PIP1|IFID|PC4OUT\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|imm32[29]~14_combout\,
	datab => \PIP1|IFID|PC4OUT\(27),
	datad => VCC,
	cin => \PIP2|SOMB|result[26]~49\,
	combout => \PIP2|SOMB|result[27]~50_combout\,
	cout => \PIP2|SOMB|result[27]~51\);

-- Location: LCCOMB_X82_Y20_N14
\PIP2|SOMB|Add0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|SOMB|Add0~1_combout\ = (!\PIP2|CTRL|Mux11~0_combout\ & ((\PIP2|process_1~4_combout\ & (\PIP2|BREG|Mux4~20_combout\)) # (!\PIP2|process_1~4_combout\ & ((\PIP2|SOMB|result[27]~50_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|CTRL|Mux11~0_combout\,
	datab => \PIP2|BREG|Mux4~20_combout\,
	datac => \PIP2|process_1~4_combout\,
	datad => \PIP2|SOMB|result[27]~50_combout\,
	combout => \PIP2|SOMB|Add0~1_combout\);

-- Location: LCFF_X82_Y20_N15
\PIP2|IDEX|PCbranch[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|SOMB|Add0~1_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|PCbranch\(27));

-- Location: LCCOMB_X80_Y20_N10
\PIP1|PCatualaux2[27]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[27]~55_combout\ = (\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP2|IDEX|PCbranch\(27)))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP1|IFID|PC4OUT\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(27),
	datab => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datac => \PIP2|IDEX|PCbranch\(27),
	combout => \PIP1|PCatualaux2[27]~55_combout\);

-- Location: LCCOMB_X79_Y19_N22
\PIP1|IFID|PC4OUT[28]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|IFID|PC4OUT[28]~81_combout\ = (\PIP1|IFID|PC4OUT[27]~80\ & (\inicio~regout\ & (\PIP1|PCatualaux2[28]~56_combout\ & VCC))) # (!\PIP1|IFID|PC4OUT[27]~80\ & ((((\inicio~regout\ & \PIP1|PCatualaux2[28]~56_combout\)))))
-- \PIP1|IFID|PC4OUT[28]~82\ = CARRY((\inicio~regout\ & (\PIP1|PCatualaux2[28]~56_combout\ & !\PIP1|IFID|PC4OUT[27]~80\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inicio~regout\,
	datab => \PIP1|PCatualaux2[28]~56_combout\,
	datad => VCC,
	cin => \PIP1|IFID|PC4OUT[27]~80\,
	combout => \PIP1|IFID|PC4OUT[28]~81_combout\,
	cout => \PIP1|IFID|PC4OUT[28]~82\);

-- Location: LCFF_X79_Y19_N23
\PIP1|IFID|PC4OUT[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP1|IFID|PC4OUT[28]~81_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PC4OUT\(28));

-- Location: LCCOMB_X81_Y22_N16
\PIP2|DataEscrita[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|DataEscrita[28]~28_combout\ = (\PIP2|isJALout~3_combout\ & (\PIP5|WriData[28]~28_combout\)) # (!\PIP2|isJALout~3_combout\ & ((\PIP1|IFID|PC4OUT\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP5|WriData[28]~28_combout\,
	datab => \PIP1|IFID|PC4OUT\(28),
	datad => \PIP2|isJALout~3_combout\,
	combout => \PIP2|DataEscrita[28]~28_combout\);

-- Location: LCCOMB_X92_Y25_N22
\PIP2|BREG|regs[14][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[14][28]~feeder_combout\ = \PIP2|DataEscrita[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[28]~28_combout\,
	combout => \PIP2|BREG|regs[14][28]~feeder_combout\);

-- Location: LCFF_X92_Y25_N23
\PIP2|BREG|regs[14][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[14][28]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[14][28]~regout\);

-- Location: LCCOMB_X88_Y26_N0
\PIP2|BREG|Mux35~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux35~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[13][28]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|regs[12][28]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|regs[13][28]~regout\,
	datac => \PIP2|BREG|regs[12][28]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux35~17_combout\);

-- Location: LCCOMB_X88_Y26_N10
\PIP2|BREG|Mux35~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux35~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux35~17_combout\ & ((\PIP2|BREG|regs[15][28]~regout\))) # (!\PIP2|BREG|Mux35~17_combout\ & (\PIP2|BREG|regs[14][28]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux35~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[14][28]~regout\,
	datac => \PIP2|BREG|regs[15][28]~regout\,
	datad => \PIP2|BREG|Mux35~17_combout\,
	combout => \PIP2|BREG|Mux35~18_combout\);

-- Location: LCCOMB_X91_Y27_N6
\PIP2|BREG|regs[4][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[4][28]~feeder_combout\ = \PIP2|DataEscrita[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[28]~28_combout\,
	combout => \PIP2|BREG|regs[4][28]~feeder_combout\);

-- Location: LCFF_X91_Y27_N7
\PIP2|BREG|regs[4][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[4][28]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[4][28]~regout\);

-- Location: LCCOMB_X93_Y27_N30
\PIP2|BREG|regs[5][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[5][28]~feeder_combout\ = \PIP2|DataEscrita[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[28]~28_combout\,
	combout => \PIP2|BREG|regs[5][28]~feeder_combout\);

-- Location: LCFF_X93_Y27_N31
\PIP2|BREG|regs[5][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[5][28]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[5][28]~regout\);

-- Location: LCCOMB_X87_Y27_N18
\PIP2|BREG|Mux35~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux35~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[5][28]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[4][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[4][28]~regout\,
	datac => \PIP2|BREG|regs[5][28]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux35~10_combout\);

-- Location: LCCOMB_X87_Y27_N20
\PIP2|BREG|Mux35~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux35~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux35~10_combout\ & ((\PIP2|BREG|regs[7][28]~regout\))) # (!\PIP2|BREG|Mux35~10_combout\ & (\PIP2|BREG|regs[6][28]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux35~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[6][28]~regout\,
	datac => \PIP2|BREG|regs[7][28]~regout\,
	datad => \PIP2|BREG|Mux35~10_combout\,
	combout => \PIP2|BREG|Mux35~11_combout\);

-- Location: LCCOMB_X83_Y23_N26
\PIP2|BREG|regs[11][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[11][28]~feeder_combout\ = \PIP2|DataEscrita[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[28]~28_combout\,
	combout => \PIP2|BREG|regs[11][28]~feeder_combout\);

-- Location: LCFF_X83_Y23_N27
\PIP2|BREG|regs[11][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[11][28]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[11][28]~regout\);

-- Location: LCCOMB_X85_Y23_N18
\PIP2|BREG|regs[10][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[10][28]~feeder_combout\ = \PIP2|DataEscrita[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[28]~28_combout\,
	combout => \PIP2|BREG|regs[10][28]~feeder_combout\);

-- Location: LCFF_X85_Y23_N19
\PIP2|BREG|regs[10][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[10][28]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[10][28]~regout\);

-- Location: LCCOMB_X83_Y23_N28
\PIP2|BREG|Mux35~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux35~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[10][28]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[8][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[8][28]~regout\,
	datab => \PIP2|BREG|regs[10][28]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux35~12_combout\);

-- Location: LCCOMB_X83_Y23_N6
\PIP2|BREG|Mux35~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux35~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux35~12_combout\ & ((\PIP2|BREG|regs[11][28]~regout\))) # (!\PIP2|BREG|Mux35~12_combout\ & (\PIP2|BREG|regs[9][28]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux35~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[9][28]~regout\,
	datab => \PIP2|BREG|regs[11][28]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP2|BREG|Mux35~12_combout\,
	combout => \PIP2|BREG|Mux35~13_combout\);

-- Location: LCFF_X88_Y23_N5
\PIP2|BREG|regs[2][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[28]~28_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[2][28]~regout\);

-- Location: LCFF_X81_Y23_N5
\PIP2|BREG|regs[1][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[28]~28_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[1][28]~regout\);

-- Location: LCFF_X82_Y26_N19
\PIP2|BREG|regs[3][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[28]~28_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[3][28]~regout\);

-- Location: LCCOMB_X81_Y23_N4
\PIP2|BREG|Mux35~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux35~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[3][28]~regout\))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[1][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|regs[1][28]~regout\,
	datad => \PIP2|BREG|regs[3][28]~regout\,
	combout => \PIP2|BREG|Mux35~14_combout\);

-- Location: LCCOMB_X88_Y23_N4
\PIP2|BREG|Mux35~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux35~15_combout\ = (\PIP2|BREG|Mux35~14_combout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & \PIP2|BREG|regs[2][28]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|regs[2][28]~regout\,
	datad => \PIP2|BREG|Mux35~14_combout\,
	combout => \PIP2|BREG|Mux35~15_combout\);

-- Location: LCCOMB_X87_Y23_N26
\PIP2|BREG|Mux35~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux35~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux35~13_combout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & \PIP2|BREG|Mux35~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|Mux35~13_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP2|BREG|Mux35~15_combout\,
	combout => \PIP2|BREG|Mux35~16_combout\);

-- Location: LCCOMB_X87_Y27_N6
\PIP2|BREG|Mux35~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux35~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux35~16_combout\ & (\PIP2|BREG|Mux35~18_combout\)) # (!\PIP2|BREG|Mux35~16_combout\ & ((\PIP2|BREG|Mux35~11_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux35~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|Mux35~18_combout\,
	datac => \PIP2|BREG|Mux35~11_combout\,
	datad => \PIP2|BREG|Mux35~16_combout\,
	combout => \PIP2|BREG|Mux35~19_combout\);

-- Location: LCCOMB_X83_Y19_N6
\PIP2|BREG|Mux35~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux35~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & (\PIP2|BREG|Mux35~9_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & ((\PIP2|BREG|Mux35~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux35~9_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20),
	datad => \PIP2|BREG|Mux35~19_combout\,
	combout => \PIP2|BREG|Mux35~20_combout\);

-- Location: LCFF_X83_Y19_N17
\PIP2|IDEX|saida2[28]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP2|BREG|Mux35~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida2[28]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X75_Y24_N10
\PIP3|ULA|ShiftRight0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~63_combout\ = ((\PIP3|MUX1|S[0]~1_combout\ & (\PIP2|IDEX|saida2[28]~reg0_Duplicate_1_regout\)) # (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP2|IDEX|saida2[27]~reg0_Duplicate_1_regout\)))) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datab => \PIP2|IDEX|saida2[28]~reg0_Duplicate_1_regout\,
	datac => \PIP3|MUX1|S[0]~1_combout\,
	datad => \PIP2|IDEX|saida2[27]~reg0_Duplicate_1_regout\,
	combout => \PIP3|ULA|ShiftRight0~63_combout\);

-- Location: LCCOMB_X68_Y24_N2
\PIP3|ULA|ShiftRight2~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~50_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftRight0~128_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftRight0~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftRight0~63_combout\,
	datac => \PIP3|MUX1|S[1]~28_combout\,
	datad => \PIP3|ULA|ShiftRight0~128_combout\,
	combout => \PIP3|ULA|ShiftRight2~50_combout\);

-- Location: LCCOMB_X68_Y24_N28
\PIP3|ULA|ShiftRight1~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~79_combout\ = (\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|ULA|ShiftRight2~50_combout\))) # (!\PIP3|MUX1|S[2]~29_combout\ & (\PIP3|ULA|ShiftRight1~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[2]~29_combout\,
	datac => \PIP3|ULA|ShiftRight1~63_combout\,
	datad => \PIP3|ULA|ShiftRight2~50_combout\,
	combout => \PIP3|ULA|ShiftRight1~79_combout\);

-- Location: LCCOMB_X71_Y17_N24
\PIP3|ULA|ShiftRight0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~67_combout\ = ((\PIP3|MUX1|S[0]~1_combout\ & (\PIP2|IDEX|saida2[18]~reg0_Duplicate_1_regout\)) # (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP2|IDEX|saida2[17]~reg0_Duplicate_1_regout\)))) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datab => \PIP3|MUX1|S[0]~1_combout\,
	datac => \PIP2|IDEX|saida2[18]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[17]~reg0_Duplicate_1_regout\,
	combout => \PIP3|ULA|ShiftRight0~67_combout\);

-- Location: LCCOMB_X71_Y17_N10
\PIP3|ULA|ShiftRight0~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~132_combout\ = ((\PIP3|MUX1|S[0]~1_combout\ & (\PIP2|IDEX|saida2[16]~reg0_Duplicate_1_regout\)) # (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP2|IDEX|saida2[15]~reg0_Duplicate_1_regout\)))) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datab => \PIP3|MUX1|S[0]~1_combout\,
	datac => \PIP2|IDEX|saida2[16]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[15]~reg0_Duplicate_1_regout\,
	combout => \PIP3|ULA|ShiftRight0~132_combout\);

-- Location: LCCOMB_X69_Y25_N24
\PIP3|ULA|ShiftRight1~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~81_combout\ = (!\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftRight0~67_combout\)) # (!\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftRight0~132_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[2]~29_combout\,
	datab => \PIP3|ULA|ShiftRight0~67_combout\,
	datac => \PIP3|MUX1|S[1]~28_combout\,
	datad => \PIP3|ULA|ShiftRight0~132_combout\,
	combout => \PIP3|ULA|ShiftRight1~81_combout\);

-- Location: LCCOMB_X70_Y25_N14
\PIP3|ULA|ShiftRight1~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~82_combout\ = (\PIP3|ULA|ShiftRight1~81_combout\) # ((\PIP3|MUX1|S[2]~29_combout\ & \PIP3|ULA|ShiftRight1~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[2]~29_combout\,
	datab => \PIP3|ULA|ShiftRight1~81_combout\,
	datad => \PIP3|ULA|ShiftRight1~64_combout\,
	combout => \PIP3|ULA|ShiftRight1~82_combout\);

-- Location: LCCOMB_X68_Y24_N24
\PIP3|ULA|Mux37~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux37~11_combout\ = (\PIP3|MUX1|S[3]~30_combout\ & (\PIP3|ULA|ShiftRight1~79_combout\)) # (!\PIP3|MUX1|S[3]~30_combout\ & ((\PIP3|ULA|ShiftRight1~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftRight1~79_combout\,
	datac => \PIP3|ULA|ShiftRight1~82_combout\,
	datad => \PIP3|MUX1|S[3]~30_combout\,
	combout => \PIP3|ULA|Mux37~11_combout\);

-- Location: LCCOMB_X67_Y24_N26
\PIP3|ULA|tmp~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|tmp~39_combout\ = (!\PIP3|MUX1|S[4]~31_combout\ & ((\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|Mux37~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|signImm\(15),
	datab => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP3|MUX1|S[4]~31_combout\,
	datad => \PIP3|ULA|Mux37~11_combout\,
	combout => \PIP3|ULA|tmp~39_combout\);

-- Location: LCCOMB_X67_Y23_N10
\PIP3|ULA|ShiftLeft1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~52_combout\ = (\PIP3|ULA|Add0~4_combout\ & (\PIP3|ULA|ShiftLeft1~37_combout\)) # (!\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|ShiftLeft1~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft1~37_combout\,
	datac => \PIP3|ULA|Add0~4_combout\,
	datad => \PIP3|ULA|ShiftLeft1~51_combout\,
	combout => \PIP3|ULA|ShiftLeft1~52_combout\);

-- Location: LCCOMB_X67_Y23_N28
\PIP3|ULA|ShiftLeft1~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~53_combout\ = (\PIP3|ULA|ShiftLeft1~50_combout\) # ((!\PIP3|ULA|Add0~6_combout\ & \PIP3|ULA|ShiftLeft1~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft1~50_combout\,
	datac => \PIP3|ULA|Add0~6_combout\,
	datad => \PIP3|ULA|ShiftLeft1~52_combout\,
	combout => \PIP3|ULA|ShiftLeft1~53_combout\);

-- Location: LCCOMB_X68_Y23_N30
\PIP3|ULA|tmp~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|tmp~30_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & (((\PIP3|ULA|ShiftLeft1~53_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & ((\PIP3|ULA|tmp~29_combout\) # ((\PIP3|ULA|tmp~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[31]~0_combout\,
	datab => \PIP3|ULA|tmp~29_combout\,
	datac => \PIP3|ULA|tmp~39_combout\,
	datad => \PIP3|ULA|ShiftLeft1~53_combout\,
	combout => \PIP3|ULA|tmp~30_combout\);

-- Location: LCCOMB_X69_Y23_N16
\PIP3|ULA|Mux37~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux37~10_combout\ = (\PIP3|ULA|Add0~8_combout\ & (((\PIP3|MUX2|S[0]~0_combout\)))) # (!\PIP3|ULA|Add0~8_combout\ & ((\PIP3|ULA|ShiftRight0~50_combout\ & ((\PIP3|MUX2|S[0]~0_combout\))) # (!\PIP3|ULA|ShiftRight0~50_combout\ & 
-- (\PIP3|ULA|ShiftLeft1~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft1~53_combout\,
	datab => \PIP3|ULA|Add0~8_combout\,
	datac => \PIP3|MUX2|S[0]~0_combout\,
	datad => \PIP3|ULA|ShiftRight0~50_combout\,
	combout => \PIP3|ULA|Mux37~10_combout\);

-- Location: LCCOMB_X68_Y24_N6
\PIP3|ULA|Mux37~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux37~12_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|ShiftLeft0~79_combout\ & ((\PIP3|ULA|Mux37~11_combout\))) # (!\PIP3|ULA|ShiftLeft0~79_combout\ & (\PIP2|IDEX|saida2[31]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP2|IDEX|saida2[31]~63_combout\,
	datac => \PIP3|ULA|Mux37~11_combout\,
	datad => \PIP3|ULA|ShiftLeft0~79_combout\,
	combout => \PIP3|ULA|Mux37~12_combout\);

-- Location: LCCOMB_X69_Y23_N10
\PIP3|ULA|Mux37~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux37~13_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & (((\PIP3|ULA|Mux37~10_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & ((\PIP3|MUX2|S[31]~17_combout\) # ((\PIP3|ULA|Mux37~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[31]~0_combout\,
	datab => \PIP3|MUX2|S[31]~17_combout\,
	datac => \PIP3|ULA|Mux37~10_combout\,
	datad => \PIP3|ULA|Mux37~12_combout\,
	combout => \PIP3|ULA|Mux37~13_combout\);

-- Location: LCCOMB_X69_Y23_N4
\PIP3|ULA|Mux37~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux37~14_combout\ = (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (!\PIP3|EXMEM|ResultULA[2]~97_combout\ & (\PIP3|ULA|tmp~30_combout\))) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (((\PIP3|ULA|Mux37~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datab => \PIP3|EXMEM|ResultULA[2]~97_combout\,
	datac => \PIP3|ULA|tmp~30_combout\,
	datad => \PIP3|ULA|Mux37~13_combout\,
	combout => \PIP3|ULA|Mux37~14_combout\);

-- Location: LCCOMB_X69_Y23_N18
\PIP3|ULA|tmp~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|tmp~25_combout\ = (\PIP3|MUX1|S[15]~17_combout\) # (\PIP3|MUX2|S[15]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|MUX1|S[15]~17_combout\,
	datad => \PIP3|MUX2|S[15]~9_combout\,
	combout => \PIP3|ULA|tmp~25_combout\);

-- Location: LCCOMB_X72_Y20_N30
\PIP3|ULA|cout~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~48_combout\ = (\PIP3|MUX2|S[14]~10_combout\ & (((\PIP3|ULA|cout~44_combout\) # (\PIP3|ULA|cout~47_combout\)) # (!\PIP3|MUX1|S[14]~18_combout\))) # (!\PIP3|MUX2|S[14]~10_combout\ & (!\PIP3|MUX1|S[14]~18_combout\ & 
-- ((\PIP3|ULA|cout~44_combout\) # (\PIP3|ULA|cout~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[14]~10_combout\,
	datab => \PIP3|MUX1|S[14]~18_combout\,
	datac => \PIP3|ULA|cout~44_combout\,
	datad => \PIP3|ULA|cout~47_combout\,
	combout => \PIP3|ULA|cout~48_combout\);

-- Location: LCCOMB_X72_Y20_N4
\PIP3|ULA|soma~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|soma~14_combout\ = \PIP3|MUX2|S[15]~9_combout\ $ (\PIP3|MUX1|S[15]~17_combout\ $ (\PIP3|ULA|cout~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[15]~9_combout\,
	datab => \PIP3|MUX1|S[15]~17_combout\,
	datad => \PIP3|ULA|cout~48_combout\,
	combout => \PIP3|ULA|soma~14_combout\);

-- Location: LCCOMB_X69_Y23_N24
\PIP3|ULA|Mux37~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux37~2_combout\ = (\PIP3|MUX2|S[15]~9_combout\ & (\PIP3|MUX1|S[15]~17_combout\ $ (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\))) # (!\PIP3|MUX2|S[15]~9_combout\ & (\PIP3|MUX1|S[15]~17_combout\ & !\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX2|S[15]~9_combout\,
	datac => \PIP3|MUX1|S[15]~17_combout\,
	datad => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux37~2_combout\);

-- Location: LCCOMB_X69_Y23_N30
\PIP3|ULA|Mux37~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux37~3_combout\ = (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (\PIP3|ULA|Mux37~2_combout\ $ (((!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & \PIP3|ULA|Mux37~1_combout\))))) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & 
-- (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datab => \PIP3|ULA|Mux37~1_combout\,
	datac => \PIP3|ULA|Mux37~2_combout\,
	datad => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux37~3_combout\);

-- Location: LCCOMB_X69_Y23_N0
\PIP3|ULA|Mux37~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux37~4_combout\ = (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (((\PIP3|ULA|Mux37~3_combout\)))) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & ((\PIP3|ULA|Mux37~3_combout\ & ((\PIP3|ULA|soma~14_combout\))) # (!\PIP3|ULA|Mux37~3_combout\ & 
-- (\PIP3|ULA|tmp~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datab => \PIP3|ULA|tmp~25_combout\,
	datac => \PIP3|ULA|soma~14_combout\,
	datad => \PIP3|ULA|Mux37~3_combout\,
	combout => \PIP3|ULA|Mux37~4_combout\);

-- Location: LCCOMB_X68_Y17_N18
\PIP3|ULA|ShiftLeft0~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~127_combout\ = (\PIP3|MUX1|S[2]~29_combout\ & (\PIP3|ULA|ShiftLeft0~113_combout\)) # (!\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|ULA|ShiftLeft0~126_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[2]~29_combout\,
	datac => \PIP3|ULA|ShiftLeft0~113_combout\,
	datad => \PIP3|ULA|ShiftLeft0~126_combout\,
	combout => \PIP3|ULA|ShiftLeft0~127_combout\);

-- Location: LCCOMB_X68_Y17_N28
\PIP3|ULA|ShiftLeft0~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~128_combout\ = (\PIP3|MUX1|S[3]~30_combout\ & (\PIP3|ULA|ShiftLeft0~97_combout\)) # (!\PIP3|MUX1|S[3]~30_combout\ & ((\PIP3|ULA|ShiftLeft0~127_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~97_combout\,
	datab => \PIP3|MUX1|S[3]~30_combout\,
	datad => \PIP3|ULA|ShiftLeft0~127_combout\,
	combout => \PIP3|ULA|ShiftLeft0~128_combout\);

-- Location: LCCOMB_X67_Y25_N4
\PIP3|ULA|tmp~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|tmp~27_combout\ = (!\PIP3|ULA|Add0~6_combout\ & (\PIP3|ULA|ShiftRight0~127_combout\ & (\PIP3|ULA|Add0~8_combout\ & \PIP3|ULA|ShiftLeft1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~6_combout\,
	datab => \PIP3|ULA|ShiftRight0~127_combout\,
	datac => \PIP3|ULA|Add0~8_combout\,
	datad => \PIP3|ULA|ShiftLeft1~12_combout\,
	combout => \PIP3|ULA|tmp~27_combout\);

-- Location: LCCOMB_X69_Y25_N2
\PIP3|ULA|ShiftRight0~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~117_combout\ = (\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftRight0~67_combout\)) # (!\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftRight0~132_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftRight0~67_combout\,
	datac => \PIP3|ULA|Add0~2_combout\,
	datad => \PIP3|ULA|ShiftRight0~132_combout\,
	combout => \PIP3|ULA|ShiftRight0~117_combout\);

-- Location: LCCOMB_X68_Y25_N10
\PIP3|ULA|ShiftRight0~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~118_combout\ = (\PIP3|ULA|Add0~4_combout\ & (\PIP3|ULA|ShiftRight0~96_combout\)) # (!\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|ShiftRight0~117_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~96_combout\,
	datac => \PIP3|ULA|Add0~4_combout\,
	datad => \PIP3|ULA|ShiftRight0~117_combout\,
	combout => \PIP3|ULA|ShiftRight0~118_combout\);

-- Location: LCCOMB_X68_Y25_N4
\PIP3|ULA|ShiftRight0~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~93_combout\ = (\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftRight0~128_combout\))) # (!\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftRight0~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|Add0~2_combout\,
	datac => \PIP3|ULA|ShiftRight0~63_combout\,
	datad => \PIP3|ULA|ShiftRight0~128_combout\,
	combout => \PIP3|ULA|ShiftRight0~93_combout\);

-- Location: LCCOMB_X67_Y25_N28
\PIP3|ULA|ShiftRight0~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~119_combout\ = (\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|ShiftRight0~93_combout\))) # (!\PIP3|ULA|Add0~4_combout\ & (\PIP3|ULA|ShiftRight0~95_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~4_combout\,
	datac => \PIP3|ULA|ShiftRight0~95_combout\,
	datad => \PIP3|ULA|ShiftRight0~93_combout\,
	combout => \PIP3|ULA|ShiftRight0~119_combout\);

-- Location: LCCOMB_X67_Y25_N18
\PIP3|ULA|tmp~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|tmp~28_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|Add0~6_combout\ & ((\PIP3|ULA|ShiftRight0~119_combout\))) # (!\PIP3|ULA|Add0~6_combout\ & (\PIP3|ULA|ShiftRight0~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP3|ULA|ShiftRight0~118_combout\,
	datac => \PIP3|ULA|Add0~6_combout\,
	datad => \PIP3|ULA|ShiftRight0~119_combout\,
	combout => \PIP3|ULA|tmp~28_combout\);

-- Location: LCCOMB_X67_Y25_N24
\PIP3|ULA|Mux37~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux37~5_combout\ = (\PIP3|ULA|tmp~27_combout\) # ((!\PIP3|ULA|Add0~8_combout\ & ((\PIP3|MUX2|S[31]~17_combout\) # (\PIP3|ULA|tmp~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[31]~17_combout\,
	datab => \PIP3|ULA|tmp~27_combout\,
	datac => \PIP3|ULA|Add0~8_combout\,
	datad => \PIP3|ULA|tmp~28_combout\,
	combout => \PIP3|ULA|Mux37~5_combout\);

-- Location: LCCOMB_X68_Y23_N28
\PIP3|ULA|Mux37~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux37~6_combout\ = (!\PIP3|ULA|tmp~26_combout\ & ((\PIP3|MUX1|S[31]~0_combout\ & ((\PIP3|ULA|Mux37~5_combout\))) # (!\PIP3|MUX1|S[31]~0_combout\ & (\PIP3|ULA|ShiftLeft0~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[31]~0_combout\,
	datab => \PIP3|ULA|ShiftLeft0~128_combout\,
	datac => \PIP3|ULA|tmp~26_combout\,
	datad => \PIP3|ULA|Mux37~5_combout\,
	combout => \PIP3|ULA|Mux37~6_combout\);

-- Location: LCCOMB_X69_Y23_N22
\PIP3|ULA|Mux37~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux37~7_combout\ = (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (\PIP3|MUX2|S[15]~9_combout\ $ ((\PIP3|MUX1|S[15]~17_combout\)))) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (((\PIP3|ULA|Mux37~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datab => \PIP3|MUX2|S[15]~9_combout\,
	datac => \PIP3|MUX1|S[15]~17_combout\,
	datad => \PIP3|ULA|Mux37~6_combout\,
	combout => \PIP3|ULA|Mux37~7_combout\);

-- Location: LCCOMB_X69_Y23_N12
\PIP3|ULA|Mux37~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux37~8_combout\ = (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (!\PIP3|ULA|tmp~25_combout\))) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (((\PIP3|ULA|Mux37~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datab => \PIP3|ULA|tmp~25_combout\,
	datac => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datad => \PIP3|ULA|Mux37~7_combout\,
	combout => \PIP3|ULA|Mux37~8_combout\);

-- Location: LCCOMB_X69_Y23_N26
\PIP3|ULA|Mux37~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux37~9_combout\ = (\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & ((\PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\ & (\PIP3|ULA|Mux37~4_combout\)) # (!\PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\ & ((\PIP3|ULA|Mux37~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\,
	datab => \PIP3|ULA|Mux37~4_combout\,
	datac => \PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\,
	datad => \PIP3|ULA|Mux37~8_combout\,
	combout => \PIP3|ULA|Mux37~9_combout\);

-- Location: LCCOMB_X69_Y23_N20
\PIP3|ULA|Mux37~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux37~15_combout\ = (\PIP3|ULA|Mux37~9_combout\) # ((\PIP3|ULA|Mux37~0_combout\ & \PIP3|ULA|Mux37~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux37~0_combout\,
	datac => \PIP3|ULA|Mux37~14_combout\,
	datad => \PIP3|ULA|Mux37~9_combout\,
	combout => \PIP3|ULA|Mux37~15_combout\);

-- Location: LCFF_X69_Y23_N21
\PIP3|EXMEM|ResultULA[15]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|ULA|Mux37~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|ResultULA[15]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X79_Y21_N4
\PIP3|EXMEM|ResultULA[15]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[15]~67_combout\ = (\PIP3|EXMEM|ResultULA[15]~reg0_Duplicate_1_regout\) # (!\PIP3|EXMEM|ResultULA[0]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|EXMEM|ResultULA[15]~reg0_Duplicate_1_regout\,
	datac => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	combout => \PIP3|EXMEM|ResultULA[15]~67_combout\);

-- Location: LCFF_X80_Y21_N11
\PIP4|MEMWB|ResultULA[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP3|EXMEM|ResultULA[15]~67_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|ResultULA\(15));

-- Location: LCCOMB_X80_Y21_N10
\PIP5|WriData[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP5|WriData[15]~15_combout\ = (!\rst~combout\ & ((\PIP4|MEMWB|MemparaRegOUT~regout\ & ((\PIP4|MEMWB|ResultULA\(15)))) # (!\PIP4|MEMWB|MemparaRegOUT~regout\ & (\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(15),
	datab => \rst~combout\,
	datac => \PIP4|MEMWB|ResultULA\(15),
	datad => \PIP4|MEMWB|MemparaRegOUT~regout\,
	combout => \PIP5|WriData[15]~15_combout\);

-- Location: LCCOMB_X80_Y21_N18
\PIP2|DataEscrita[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|DataEscrita[15]~15_combout\ = (\PIP2|isJALout~3_combout\ & ((\PIP5|WriData[15]~15_combout\))) # (!\PIP2|isJALout~3_combout\ & (\PIP1|IFID|PC4OUT\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|isJALout~3_combout\,
	datab => \PIP1|IFID|PC4OUT\(15),
	datad => \PIP5|WriData[15]~15_combout\,
	combout => \PIP2|DataEscrita[15]~15_combout\);

-- Location: LCFF_X89_Y19_N15
\PIP2|BREG|regs[27][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[15]~15_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[27][15]~regout\);

-- Location: LCCOMB_X87_Y17_N20
\PIP2|BREG|Mux48~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux48~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[23][15]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[19][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[19][15]~regout\,
	datab => \PIP2|BREG|regs[23][15]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux48~7_combout\);

-- Location: LCCOMB_X89_Y17_N18
\PIP2|BREG|Mux48~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux48~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux48~7_combout\ & (\PIP2|BREG|regs[31][15]~regout\)) # (!\PIP2|BREG|Mux48~7_combout\ & ((\PIP2|BREG|regs[27][15]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux48~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[31][15]~regout\,
	datab => \PIP2|BREG|regs[27][15]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP2|BREG|Mux48~7_combout\,
	combout => \PIP2|BREG|Mux48~8_combout\);

-- Location: LCCOMB_X90_Y22_N12
\PIP2|BREG|regs[20][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[20][15]~feeder_combout\ = \PIP2|DataEscrita[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[15]~15_combout\,
	combout => \PIP2|BREG|regs[20][15]~feeder_combout\);

-- Location: LCFF_X90_Y22_N13
\PIP2|BREG|regs[20][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[20][15]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[20][15]~regout\);

-- Location: LCCOMB_X93_Y19_N16
\PIP2|BREG|regs[16][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[16][15]~feeder_combout\ = \PIP2|DataEscrita[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[15]~15_combout\,
	combout => \PIP2|BREG|regs[16][15]~feeder_combout\);

-- Location: LCFF_X93_Y19_N17
\PIP2|BREG|regs[16][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[16][15]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[16][15]~regout\);

-- Location: LCCOMB_X93_Y19_N14
\PIP2|BREG|Mux48~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux48~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[24][15]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|regs[16][15]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[24][15]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[16][15]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux48~4_combout\);

-- Location: LCCOMB_X94_Y19_N16
\PIP2|BREG|Mux48~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux48~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux48~4_combout\ & (\PIP2|BREG|regs[28][15]~regout\)) # (!\PIP2|BREG|Mux48~4_combout\ & ((\PIP2|BREG|regs[20][15]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux48~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[28][15]~regout\,
	datab => \PIP2|BREG|regs[20][15]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP2|BREG|Mux48~4_combout\,
	combout => \PIP2|BREG|Mux48~5_combout\);

-- Location: LCCOMB_X89_Y18_N18
\PIP2|BREG|regs[22][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[22][15]~feeder_combout\ = \PIP2|DataEscrita[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[15]~15_combout\,
	combout => \PIP2|BREG|regs[22][15]~feeder_combout\);

-- Location: LCFF_X89_Y18_N19
\PIP2|BREG|regs[22][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[22][15]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[22][15]~regout\);

-- Location: LCFF_X88_Y18_N17
\PIP2|BREG|regs[18][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[15]~15_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[18][15]~regout\);

-- Location: LCCOMB_X88_Y18_N16
\PIP2|BREG|Mux48~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux48~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[26][15]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|regs[18][15]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[26][15]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[18][15]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux48~2_combout\);

-- Location: LCCOMB_X89_Y18_N4
\PIP2|BREG|Mux48~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux48~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux48~2_combout\ & ((\PIP2|BREG|regs[30][15]~regout\))) # (!\PIP2|BREG|Mux48~2_combout\ & (\PIP2|BREG|regs[22][15]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux48~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|regs[22][15]~regout\,
	datac => \PIP2|BREG|regs[30][15]~regout\,
	datad => \PIP2|BREG|Mux48~2_combout\,
	combout => \PIP2|BREG|Mux48~3_combout\);

-- Location: LCCOMB_X94_Y18_N18
\PIP2|BREG|Mux48~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux48~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux48~3_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|Mux48~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|Mux48~5_combout\,
	datad => \PIP2|BREG|Mux48~3_combout\,
	combout => \PIP2|BREG|Mux48~6_combout\);

-- Location: LCCOMB_X89_Y24_N18
\PIP2|BREG|Mux48~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux48~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux48~6_combout\ & ((\PIP2|BREG|Mux48~8_combout\))) # (!\PIP2|BREG|Mux48~6_combout\ & (\PIP2|BREG|Mux48~1_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux48~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux48~1_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|Mux48~8_combout\,
	datad => \PIP2|BREG|Mux48~6_combout\,
	combout => \PIP2|BREG|Mux48~9_combout\);

-- Location: LCCOMB_X88_Y24_N12
\PIP2|BREG|Mux48~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux48~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & ((\PIP2|BREG|Mux48~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & (\PIP2|BREG|Mux48~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux48~19_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20),
	datad => \PIP2|BREG|Mux48~9_combout\,
	combout => \PIP2|BREG|Mux48~20_combout\);

-- Location: LCCOMB_X88_Y24_N4
\PIP2|IDEX|saida2[15]~reg0_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[15]~reg0_Duplicate_1feeder_combout\ = \PIP2|BREG|Mux48~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|BREG|Mux48~20_combout\,
	combout => \PIP2|IDEX|saida2[15]~reg0_Duplicate_1feeder_combout\);

-- Location: LCFF_X88_Y24_N5
\PIP2|IDEX|saida2[15]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida2[15]~reg0_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida2[15]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X81_Y19_N6
\PIP2|IDEX|saida2[15]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[15]~47_combout\ = (\PIP2|IDEX|saida2[15]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|saida2[15]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP2|IDEX|saida2[15]~47_combout\);

-- Location: LCCOMB_X81_Y19_N24
\PIP3|EXMEM|wrtData[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|wrtData[15]~feeder_combout\ = \PIP2|IDEX|saida2[15]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|IDEX|saida2[15]~47_combout\,
	combout => \PIP3|EXMEM|wrtData[15]~feeder_combout\);

-- Location: LCFF_X81_Y19_N25
\PIP3|EXMEM|wrtData[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|EXMEM|wrtData[15]~feeder_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|wrtData\(15));

-- Location: LCCOMB_X75_Y19_N24
\PIP2|IDEX|saida2[16]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[16]~48_combout\ = (\PIP2|IDEX|saida2[16]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|saida2[16]~reg0_Duplicate_1_regout\,
	combout => \PIP2|IDEX|saida2[16]~48_combout\);

-- Location: LCFF_X78_Y19_N1
\PIP3|EXMEM|wrtData[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP2|IDEX|saida2[16]~48_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|wrtData\(16));

-- Location: LCCOMB_X77_Y19_N0
\PIP2|IDEX|saida2[17]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[17]~49_combout\ = (\PIP2|IDEX|saida2[17]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|saida2[17]~reg0_Duplicate_1_regout\,
	combout => \PIP2|IDEX|saida2[17]~49_combout\);

-- Location: LCCOMB_X77_Y19_N10
\PIP3|EXMEM|wrtData[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|wrtData[17]~feeder_combout\ = \PIP2|IDEX|saida2[17]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|IDEX|saida2[17]~49_combout\,
	combout => \PIP3|EXMEM|wrtData[17]~feeder_combout\);

-- Location: LCFF_X77_Y19_N11
\PIP3|EXMEM|wrtData[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|EXMEM|wrtData[17]~feeder_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|wrtData\(17));

-- Location: LCCOMB_X80_Y19_N18
\PIP5|WriData[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP5|WriData[5]~5_combout\ = (!\rst~combout\ & ((\PIP4|MEMWB|MemparaRegOUT~regout\ & (\PIP4|MEMWB|ResultULA\(5))) # (!\PIP4|MEMWB|MemparaRegOUT~regout\ & ((\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP4|MEMWB|MemparaRegOUT~regout\,
	datab => \rst~combout\,
	datac => \PIP4|MEMWB|ResultULA\(5),
	datad => \PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(5),
	combout => \PIP5|WriData[5]~5_combout\);

-- Location: LCCOMB_X80_Y19_N30
\PIP2|DataEscrita[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|DataEscrita[5]~5_combout\ = (\PIP2|isJALout~3_combout\ & ((\PIP5|WriData[5]~5_combout\))) # (!\PIP2|isJALout~3_combout\ & (\PIP1|IFID|PC4OUT\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP1|IFID|PC4OUT\(5),
	datac => \PIP2|isJALout~3_combout\,
	datad => \PIP5|WriData[5]~5_combout\,
	combout => \PIP2|DataEscrita[5]~5_combout\);

-- Location: LCCOMB_X78_Y25_N0
\PIP2|BREG|regs[9][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[9][5]~feeder_combout\ = \PIP2|DataEscrita[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[5]~5_combout\,
	combout => \PIP2|BREG|regs[9][5]~feeder_combout\);

-- Location: LCFF_X78_Y25_N1
\PIP2|BREG|regs[9][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[9][5]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[9][5]~regout\);

-- Location: LCCOMB_X85_Y27_N0
\PIP2|BREG|regs[8][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[8][5]~feeder_combout\ = \PIP2|DataEscrita[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[5]~5_combout\,
	combout => \PIP2|BREG|regs[8][5]~feeder_combout\);

-- Location: LCFF_X85_Y27_N1
\PIP2|BREG|regs[8][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[8][5]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[8][5]~regout\);

-- Location: LCCOMB_X80_Y24_N14
\PIP2|BREG|Mux58~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux58~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[10][5]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|regs[8][5]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[10][5]~regout\,
	datab => \PIP2|BREG|regs[8][5]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux58~10_combout\);

-- Location: LCCOMB_X81_Y21_N0
\PIP2|BREG|Mux58~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux58~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux58~10_combout\ & (\PIP2|BREG|regs[11][5]~regout\)) # (!\PIP2|BREG|Mux58~10_combout\ & ((\PIP2|BREG|regs[9][5]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux58~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[11][5]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|regs[9][5]~regout\,
	datad => \PIP2|BREG|Mux58~10_combout\,
	combout => \PIP2|BREG|Mux58~11_combout\);

-- Location: LCFF_X92_Y25_N27
\PIP2|BREG|regs[14][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[5]~5_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[14][5]~regout\);

-- Location: LCCOMB_X88_Y26_N24
\PIP2|BREG|regs[12][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[12][5]~feeder_combout\ = \PIP2|DataEscrita[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[5]~5_combout\,
	combout => \PIP2|BREG|regs[12][5]~feeder_combout\);

-- Location: LCFF_X88_Y26_N25
\PIP2|BREG|regs[12][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[12][5]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[12][5]~regout\);

-- Location: LCCOMB_X88_Y25_N12
\PIP2|BREG|Mux58~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux58~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[13][5]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[12][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[13][5]~regout\,
	datab => \PIP2|BREG|regs[12][5]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux58~17_combout\);

-- Location: LCCOMB_X88_Y25_N10
\PIP2|BREG|Mux58~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux58~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux58~17_combout\ & (\PIP2|BREG|regs[15][5]~regout\)) # (!\PIP2|BREG|Mux58~17_combout\ & ((\PIP2|BREG|regs[14][5]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux58~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[15][5]~regout\,
	datab => \PIP2|BREG|regs[14][5]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP2|BREG|Mux58~17_combout\,
	combout => \PIP2|BREG|Mux58~18_combout\);

-- Location: LCCOMB_X93_Y26_N22
\PIP2|BREG|regs[7][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[7][5]~feeder_combout\ = \PIP2|DataEscrita[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[5]~5_combout\,
	combout => \PIP2|BREG|regs[7][5]~feeder_combout\);

-- Location: LCFF_X93_Y26_N23
\PIP2|BREG|regs[7][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[7][5]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[7][5]~regout\);

-- Location: LCCOMB_X92_Y26_N8
\PIP2|BREG|regs[4][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[4][5]~feeder_combout\ = \PIP2|DataEscrita[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[5]~5_combout\,
	combout => \PIP2|BREG|regs[4][5]~feeder_combout\);

-- Location: LCFF_X92_Y26_N9
\PIP2|BREG|regs[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[4][5]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[4][5]~regout\);

-- Location: LCCOMB_X92_Y26_N10
\PIP2|BREG|Mux58~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux58~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[5][5]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[4][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[5][5]~regout\,
	datab => \PIP2|BREG|regs[4][5]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux58~12_combout\);

-- Location: LCCOMB_X93_Y26_N8
\PIP2|BREG|Mux58~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux58~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux58~12_combout\ & ((\PIP2|BREG|regs[7][5]~regout\))) # (!\PIP2|BREG|Mux58~12_combout\ & (\PIP2|BREG|regs[6][5]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux58~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[6][5]~regout\,
	datab => \PIP2|BREG|regs[7][5]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP2|BREG|Mux58~12_combout\,
	combout => \PIP2|BREG|Mux58~13_combout\);

-- Location: LCCOMB_X81_Y25_N28
\PIP2|BREG|regs[1][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[1][5]~feeder_combout\ = \PIP2|DataEscrita[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[5]~5_combout\,
	combout => \PIP2|BREG|regs[1][5]~feeder_combout\);

-- Location: LCFF_X81_Y25_N29
\PIP2|BREG|regs[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[1][5]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[1][5]~regout\);

-- Location: LCCOMB_X79_Y25_N18
\PIP2|BREG|regs[3][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[3][5]~feeder_combout\ = \PIP2|DataEscrita[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[5]~5_combout\,
	combout => \PIP2|BREG|regs[3][5]~feeder_combout\);

-- Location: LCFF_X79_Y25_N19
\PIP2|BREG|regs[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[3][5]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[3][5]~regout\);

-- Location: LCCOMB_X81_Y25_N26
\PIP2|BREG|Mux58~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux58~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[3][5]~regout\))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[1][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[1][5]~regout\,
	datac => \PIP2|BREG|regs[3][5]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux58~14_combout\);

-- Location: LCCOMB_X80_Y25_N18
\PIP2|BREG|Mux58~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux58~15_combout\ = (\PIP2|BREG|Mux58~14_combout\) # ((\PIP2|BREG|regs[2][5]~regout\ & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[2][5]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|Mux58~14_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux58~15_combout\);

-- Location: LCCOMB_X81_Y21_N26
\PIP2|BREG|Mux58~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux58~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|Mux58~13_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux58~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP2|BREG|Mux58~13_combout\,
	datad => \PIP2|BREG|Mux58~15_combout\,
	combout => \PIP2|BREG|Mux58~16_combout\);

-- Location: LCCOMB_X81_Y21_N4
\PIP2|BREG|Mux58~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux58~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux58~16_combout\ & ((\PIP2|BREG|Mux58~18_combout\))) # (!\PIP2|BREG|Mux58~16_combout\ & (\PIP2|BREG|Mux58~11_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux58~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|Mux58~11_combout\,
	datac => \PIP2|BREG|Mux58~18_combout\,
	datad => \PIP2|BREG|Mux58~16_combout\,
	combout => \PIP2|BREG|Mux58~19_combout\);

-- Location: LCCOMB_X93_Y24_N24
\PIP2|BREG|regs[29][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[29][5]~feeder_combout\ = \PIP2|DataEscrita[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[5]~5_combout\,
	combout => \PIP2|BREG|regs[29][5]~feeder_combout\);

-- Location: LCFF_X93_Y24_N25
\PIP2|BREG|regs[29][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[29][5]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[29][5]~regout\);

-- Location: LCFF_X92_Y19_N17
\PIP2|BREG|regs[25][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[5]~5_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[25][5]~regout\);

-- Location: LCCOMB_X92_Y19_N22
\PIP2|BREG|Mux58~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux58~1_combout\ = (\PIP2|BREG|Mux58~0_combout\ & ((\PIP2|BREG|regs[29][5]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP2|BREG|Mux58~0_combout\ & (((\PIP2|BREG|regs[25][5]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux58~0_combout\,
	datab => \PIP2|BREG|regs[29][5]~regout\,
	datac => \PIP2|BREG|regs[25][5]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux58~1_combout\);

-- Location: LCCOMB_X91_Y17_N26
\PIP2|BREG|regs[31][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[31][5]~feeder_combout\ = \PIP2|DataEscrita[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[5]~5_combout\,
	combout => \PIP2|BREG|regs[31][5]~feeder_combout\);

-- Location: LCFF_X91_Y17_N27
\PIP2|BREG|regs[31][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[31][5]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[31][5]~regout\);

-- Location: LCCOMB_X87_Y17_N26
\PIP2|BREG|regs[19][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[19][5]~feeder_combout\ = \PIP2|DataEscrita[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[5]~5_combout\,
	combout => \PIP2|BREG|regs[19][5]~feeder_combout\);

-- Location: LCFF_X87_Y17_N27
\PIP2|BREG|regs[19][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[19][5]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[19][5]~regout\);

-- Location: LCCOMB_X86_Y20_N24
\PIP2|BREG|regs[23][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[23][5]~feeder_combout\ = \PIP2|DataEscrita[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[5]~5_combout\,
	combout => \PIP2|BREG|regs[23][5]~feeder_combout\);

-- Location: LCFF_X86_Y20_N25
\PIP2|BREG|regs[23][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[23][5]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[23][5]~regout\);

-- Location: LCCOMB_X87_Y17_N8
\PIP2|BREG|Mux58~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux58~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[23][5]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[19][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|regs[19][5]~regout\,
	datac => \PIP2|BREG|regs[23][5]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux58~7_combout\);

-- Location: LCCOMB_X90_Y17_N2
\PIP2|BREG|Mux58~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux58~8_combout\ = (\PIP2|BREG|Mux58~7_combout\ & (((\PIP2|BREG|regs[31][5]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP2|BREG|Mux58~7_combout\ & (\PIP2|BREG|regs[27][5]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[27][5]~regout\,
	datab => \PIP2|BREG|regs[31][5]~regout\,
	datac => \PIP2|BREG|Mux58~7_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux58~8_combout\);

-- Location: LCCOMB_X89_Y18_N12
\PIP2|BREG|Mux58~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux58~9_combout\ = (\PIP2|BREG|Mux58~6_combout\ & (((\PIP2|BREG|Mux58~8_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16)))) # (!\PIP2|BREG|Mux58~6_combout\ & 
-- (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|Mux58~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux58~6_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|Mux58~1_combout\,
	datad => \PIP2|BREG|Mux58~8_combout\,
	combout => \PIP2|BREG|Mux58~9_combout\);

-- Location: LCCOMB_X81_Y20_N2
\PIP2|BREG|Mux58~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux58~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & ((\PIP2|BREG|Mux58~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & (\PIP2|BREG|Mux58~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20),
	datac => \PIP2|BREG|Mux58~19_combout\,
	datad => \PIP2|BREG|Mux58~9_combout\,
	combout => \PIP2|BREG|Mux58~20_combout\);

-- Location: LCFF_X74_Y21_N9
\PIP2|IDEX|saida2[5]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP2|BREG|Mux58~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida2[5]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X78_Y19_N26
\PIP2|IDEX|saida2[5]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[5]~37_combout\ = (\PIP2|IDEX|saida2[5]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP2|IDEX|saida2[5]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP2|IDEX|saida2[5]~37_combout\);

-- Location: LCFF_X78_Y19_N27
\PIP3|EXMEM|wrtData[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida2[5]~37_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|wrtData\(5));

-- Location: LCCOMB_X77_Y19_N24
\PIP5|WriData[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP5|WriData[12]~12_combout\ = (!\rst~combout\ & ((\PIP4|MEMWB|MemparaRegOUT~regout\ & (\PIP4|MEMWB|ResultULA\(12))) # (!\PIP4|MEMWB|MemparaRegOUT~regout\ & ((\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP4|MEMWB|MemparaRegOUT~regout\,
	datab => \rst~combout\,
	datac => \PIP4|MEMWB|ResultULA\(12),
	datad => \PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(12),
	combout => \PIP5|WriData[12]~12_combout\);

-- Location: LCCOMB_X80_Y19_N26
\PIP2|DataEscrita[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|DataEscrita[12]~12_combout\ = (\PIP2|isJALout~3_combout\ & ((\PIP5|WriData[12]~12_combout\))) # (!\PIP2|isJALout~3_combout\ & (\PIP1|IFID|PC4OUT\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(12),
	datab => \PIP2|isJALout~3_combout\,
	datad => \PIP5|WriData[12]~12_combout\,
	combout => \PIP2|DataEscrita[12]~12_combout\);

-- Location: LCCOMB_X86_Y19_N4
\PIP2|BREG|regs[23][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[23][12]~feeder_combout\ = \PIP2|DataEscrita[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[12]~12_combout\,
	combout => \PIP2|BREG|regs[23][12]~feeder_combout\);

-- Location: LCFF_X86_Y19_N5
\PIP2|BREG|regs[23][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[23][12]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[23][12]~regout\);

-- Location: LCCOMB_X86_Y18_N18
\PIP2|BREG|Mux51~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux51~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[27][12]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[19][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[19][12]~regout\,
	datab => \PIP2|BREG|regs[27][12]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux51~7_combout\);

-- Location: LCCOMB_X86_Y17_N22
\PIP2|BREG|Mux51~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux51~8_combout\ = (\PIP2|BREG|Mux51~7_combout\ & ((\PIP2|BREG|regs[31][12]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP2|BREG|Mux51~7_combout\ & (((\PIP2|BREG|regs[23][12]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[31][12]~regout\,
	datab => \PIP2|BREG|regs[23][12]~regout\,
	datac => \PIP2|BREG|Mux51~7_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux51~8_combout\);

-- Location: LCCOMB_X86_Y17_N16
\PIP2|BREG|Mux51~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux51~1_combout\ = (\PIP2|BREG|Mux51~0_combout\ & ((\PIP2|BREG|regs[29][12]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP2|BREG|Mux51~0_combout\ & (((\PIP2|BREG|regs[21][12]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux51~0_combout\,
	datab => \PIP2|BREG|regs[29][12]~regout\,
	datac => \PIP2|BREG|regs[21][12]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux51~1_combout\);

-- Location: LCCOMB_X88_Y22_N16
\PIP2|BREG|regs[30][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[30][12]~feeder_combout\ = \PIP2|DataEscrita[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[12]~12_combout\,
	combout => \PIP2|BREG|regs[30][12]~feeder_combout\);

-- Location: LCFF_X88_Y22_N17
\PIP2|BREG|regs[30][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[30][12]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[30][12]~regout\);

-- Location: LCCOMB_X87_Y19_N24
\PIP2|BREG|regs[22][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[22][12]~feeder_combout\ = \PIP2|DataEscrita[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[12]~12_combout\,
	combout => \PIP2|BREG|regs[22][12]~feeder_combout\);

-- Location: LCFF_X87_Y19_N25
\PIP2|BREG|regs[22][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[22][12]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[22][12]~regout\);

-- Location: LCFF_X88_Y18_N27
\PIP2|BREG|regs[18][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[12]~12_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[18][12]~regout\);

-- Location: LCCOMB_X88_Y18_N26
\PIP2|BREG|Mux51~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux51~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[22][12]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|regs[18][12]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|regs[22][12]~regout\,
	datac => \PIP2|BREG|regs[18][12]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux51~2_combout\);

-- Location: LCCOMB_X86_Y17_N18
\PIP2|BREG|Mux51~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux51~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux51~2_combout\ & ((\PIP2|BREG|regs[30][12]~regout\))) # (!\PIP2|BREG|Mux51~2_combout\ & (\PIP2|BREG|regs[26][12]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux51~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[26][12]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[30][12]~regout\,
	datad => \PIP2|BREG|Mux51~2_combout\,
	combout => \PIP2|BREG|Mux51~3_combout\);

-- Location: LCCOMB_X93_Y19_N0
\PIP2|BREG|Mux51~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux51~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|regs[20][12]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[16][12]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[16][12]~regout\,
	datab => \PIP2|BREG|regs[20][12]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux51~4_combout\);

-- Location: LCCOMB_X94_Y19_N22
\PIP2|BREG|Mux51~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux51~5_combout\ = (\PIP2|BREG|Mux51~4_combout\ & (((\PIP2|BREG|regs[28][12]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP2|BREG|Mux51~4_combout\ & (\PIP2|BREG|regs[24][12]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[24][12]~regout\,
	datab => \PIP2|BREG|regs[28][12]~regout\,
	datac => \PIP2|BREG|Mux51~4_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux51~5_combout\);

-- Location: LCCOMB_X86_Y17_N0
\PIP2|BREG|Mux51~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux51~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|Mux51~3_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux51~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|Mux51~3_combout\,
	datac => \PIP2|BREG|Mux51~5_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux51~6_combout\);

-- Location: LCCOMB_X86_Y17_N24
\PIP2|BREG|Mux51~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux51~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux51~6_combout\ & (\PIP2|BREG|Mux51~8_combout\)) # (!\PIP2|BREG|Mux51~6_combout\ & ((\PIP2|BREG|Mux51~1_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux51~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|Mux51~8_combout\,
	datac => \PIP2|BREG|Mux51~1_combout\,
	datad => \PIP2|BREG|Mux51~6_combout\,
	combout => \PIP2|BREG|Mux51~9_combout\);

-- Location: LCCOMB_X80_Y26_N30
\PIP2|BREG|regs[9][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[9][12]~feeder_combout\ = \PIP2|DataEscrita[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[12]~12_combout\,
	combout => \PIP2|BREG|regs[9][12]~feeder_combout\);

-- Location: LCFF_X80_Y26_N31
\PIP2|BREG|regs[9][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[9][12]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[9][12]~regout\);

-- Location: LCCOMB_X80_Y23_N20
\PIP2|BREG|Mux51~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux51~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[10][12]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[8][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[10][12]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|regs[8][12]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux51~12_combout\);

-- Location: LCCOMB_X83_Y23_N10
\PIP2|BREG|Mux51~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux51~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux51~12_combout\ & (\PIP2|BREG|regs[11][12]~regout\)) # (!\PIP2|BREG|Mux51~12_combout\ & ((\PIP2|BREG|regs[9][12]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux51~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[11][12]~regout\,
	datab => \PIP2|BREG|regs[9][12]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP2|BREG|Mux51~12_combout\,
	combout => \PIP2|BREG|Mux51~13_combout\);

-- Location: LCCOMB_X83_Y23_N16
\PIP2|BREG|Mux51~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux51~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux51~13_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|Mux51~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux51~15_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP2|BREG|Mux51~13_combout\,
	combout => \PIP2|BREG|Mux51~16_combout\);

-- Location: LCCOMB_X86_Y27_N20
\PIP2|BREG|regs[4][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[4][12]~feeder_combout\ = \PIP2|DataEscrita[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[12]~12_combout\,
	combout => \PIP2|BREG|regs[4][12]~feeder_combout\);

-- Location: LCFF_X86_Y27_N21
\PIP2|BREG|regs[4][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[4][12]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[4][12]~regout\);

-- Location: LCCOMB_X87_Y27_N14
\PIP2|BREG|Mux51~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux51~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[5][12]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[4][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[5][12]~regout\,
	datac => \PIP2|BREG|regs[4][12]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux51~10_combout\);

-- Location: LCCOMB_X88_Y27_N24
\PIP2|BREG|Mux51~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux51~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux51~10_combout\ & ((\PIP2|BREG|regs[7][12]~regout\))) # (!\PIP2|BREG|Mux51~10_combout\ & (\PIP2|BREG|regs[6][12]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux51~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[6][12]~regout\,
	datac => \PIP2|BREG|regs[7][12]~regout\,
	datad => \PIP2|BREG|Mux51~10_combout\,
	combout => \PIP2|BREG|Mux51~11_combout\);

-- Location: LCCOMB_X83_Y23_N22
\PIP2|BREG|Mux51~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux51~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux51~16_combout\ & (\PIP2|BREG|Mux51~18_combout\)) # (!\PIP2|BREG|Mux51~16_combout\ & ((\PIP2|BREG|Mux51~11_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux51~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux51~18_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP2|BREG|Mux51~16_combout\,
	datad => \PIP2|BREG|Mux51~11_combout\,
	combout => \PIP2|BREG|Mux51~19_combout\);

-- Location: LCCOMB_X83_Y23_N24
\PIP2|BREG|Mux51~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux51~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & (\PIP2|BREG|Mux51~9_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & ((\PIP2|BREG|Mux51~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20),
	datac => \PIP2|BREG|Mux51~9_combout\,
	datad => \PIP2|BREG|Mux51~19_combout\,
	combout => \PIP2|BREG|Mux51~20_combout\);

-- Location: LCFF_X83_Y23_N1
\PIP2|IDEX|saida2[12]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP2|BREG|Mux51~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida2[12]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X77_Y21_N2
\PIP3|MUX2|S[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX2|S[12]~12_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|signImm\(12))))) # (!\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|saida2[12]~reg0_Duplicate_1_regout\)) # (!\PIP2|IDEX|saida2[5]~en_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datab => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP2|IDEX|saida2[12]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|signImm\(12),
	combout => \PIP3|MUX2|S[12]~12_combout\);

-- Location: LCCOMB_X71_Y22_N2
\PIP3|ULA|ShiftLeft0~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~116_combout\ = (\PIP3|MUX1|S[0]~1_combout\ & (\PIP3|MUX2|S[11]~13_combout\)) # (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP3|MUX2|S[12]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[0]~1_combout\,
	datac => \PIP3|MUX2|S[11]~13_combout\,
	datad => \PIP3|MUX2|S[12]~12_combout\,
	combout => \PIP3|ULA|ShiftLeft0~116_combout\);

-- Location: LCCOMB_X67_Y18_N26
\PIP3|ULA|ShiftLeft0~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~117_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftLeft0~108_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftLeft0~116_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft0~116_combout\,
	datac => \PIP3|ULA|ShiftLeft0~108_combout\,
	datad => \PIP3|MUX1|S[1]~28_combout\,
	combout => \PIP3|ULA|ShiftLeft0~117_combout\);

-- Location: LCCOMB_X68_Y18_N12
\PIP3|ULA|ShiftLeft0~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~100_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftLeft2~13_combout\)) # (!\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftLeft0~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft2~13_combout\,
	datac => \PIP3|MUX1|S[1]~28_combout\,
	datad => \PIP3|ULA|ShiftLeft0~98_combout\,
	combout => \PIP3|ULA|ShiftLeft0~100_combout\);

-- Location: LCCOMB_X71_Y18_N18
\PIP3|ULA|ShiftLeft0~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~118_combout\ = (\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|ULA|ShiftLeft0~100_combout\))) # (!\PIP3|MUX1|S[2]~29_combout\ & (\PIP3|ULA|ShiftLeft0~117_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft0~117_combout\,
	datac => \PIP3|MUX1|S[2]~29_combout\,
	datad => \PIP3|ULA|ShiftLeft0~100_combout\,
	combout => \PIP3|ULA|ShiftLeft0~118_combout\);

-- Location: LCCOMB_X69_Y17_N24
\PIP3|ULA|ShiftRight2~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~37_combout\ = ((\PIP3|MUX1|S[0]~1_combout\ & (\PIP2|IDEX|saida2[23]~reg0_Duplicate_1_regout\)) # (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP2|IDEX|saida2[22]~reg0_Duplicate_1_regout\)))) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datab => \PIP3|MUX1|S[0]~1_combout\,
	datac => \PIP2|IDEX|saida2[23]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[22]~reg0_Duplicate_1_regout\,
	combout => \PIP3|ULA|ShiftRight2~37_combout\);

-- Location: LCCOMB_X63_Y20_N18
\PIP3|ULA|ShiftRight0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~54_combout\ = (\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftRight2~37_combout\))) # (!\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftRight2~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~2_combout\,
	datab => \PIP3|ULA|ShiftRight2~38_combout\,
	datad => \PIP3|ULA|ShiftRight2~37_combout\,
	combout => \PIP3|ULA|ShiftRight0~54_combout\);

-- Location: LCCOMB_X63_Y20_N20
\PIP3|ULA|ShiftRight0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~52_combout\ = (\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftRight2~35_combout\)) # (!\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftRight2~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~2_combout\,
	datab => \PIP3|ULA|ShiftRight2~35_combout\,
	datad => \PIP3|ULA|ShiftRight2~36_combout\,
	combout => \PIP3|ULA|ShiftRight0~52_combout\);

-- Location: LCCOMB_X63_Y18_N6
\PIP3|ULA|ShiftRight0~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~105_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|ShiftRight0~52_combout\))) # (!\PIP3|ULA|Add0~4_combout\ & (\PIP3|ULA|ShiftRight0~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP3|ULA|Add0~4_combout\,
	datac => \PIP3|ULA|ShiftRight0~54_combout\,
	datad => \PIP3|ULA|ShiftRight0~52_combout\,
	combout => \PIP3|ULA|ShiftRight0~105_combout\);

-- Location: LCCOMB_X63_Y18_N8
\PIP3|ULA|ShiftRight0~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~138_combout\ = (\PIP3|ULA|ShiftRight0~105_combout\) # ((\PIP2|IDEX|signImm\(15) & \PIP2|IDEX|OrigAALU~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|signImm\(15),
	datac => \PIP2|IDEX|OrigAALU~regout\,
	datad => \PIP3|ULA|ShiftRight0~105_combout\,
	combout => \PIP3|ULA|ShiftRight0~138_combout\);

-- Location: LCCOMB_X63_Y21_N12
\PIP3|ULA|ShiftRight0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~51_combout\ = (\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftRight2~33_combout\))) # (!\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftRight2~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|Add0~2_combout\,
	datac => \PIP3|ULA|ShiftRight2~34_combout\,
	datad => \PIP3|ULA|ShiftRight2~33_combout\,
	combout => \PIP3|ULA|ShiftRight0~51_combout\);

-- Location: LCCOMB_X63_Y18_N26
\PIP3|ULA|ShiftRight0~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~139_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & ((\PIP2|IDEX|signImm\(15)))) # (!\PIP2|IDEX|OrigAALU~regout\ & (\PIP3|ULA|ShiftRight0~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP3|ULA|ShiftRight0~51_combout\,
	datad => \PIP2|IDEX|signImm\(15),
	combout => \PIP3|ULA|ShiftRight0~139_combout\);

-- Location: LCCOMB_X63_Y18_N12
\PIP3|ULA|ShiftRight0~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~106_combout\ = (\PIP3|ULA|Add0~6_combout\ & (!\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|ShiftRight0~139_combout\)))) # (!\PIP3|ULA|Add0~6_combout\ & (((\PIP3|ULA|ShiftRight0~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~6_combout\,
	datab => \PIP3|ULA|Add0~4_combout\,
	datac => \PIP3|ULA|ShiftRight0~138_combout\,
	datad => \PIP3|ULA|ShiftRight0~139_combout\,
	combout => \PIP3|ULA|ShiftRight0~106_combout\);

-- Location: LCCOMB_X67_Y18_N2
\PIP3|ULA|Mux0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux0~7_combout\ = (\PIP3|EXMEM|ResultULA[18]~118_combout\ & (((\PIP3|ULA|ShiftRight0~106_combout\ & \PIP3|EXMEM|ResultULA[18]~119_combout\)))) # (!\PIP3|EXMEM|ResultULA[18]~118_combout\ & ((\PIP3|ULA|Mux0~6_combout\) # 
-- ((!\PIP3|EXMEM|ResultULA[18]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux0~6_combout\,
	datab => \PIP3|EXMEM|ResultULA[18]~118_combout\,
	datac => \PIP3|ULA|ShiftRight0~106_combout\,
	datad => \PIP3|EXMEM|ResultULA[18]~119_combout\,
	combout => \PIP3|ULA|Mux0~7_combout\);

-- Location: LCCOMB_X71_Y18_N4
\PIP3|ULA|Mux0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux0~8_combout\ = (\PIP3|ULA|ShiftLeft0~79_combout\ & ((\PIP3|ULA|Mux0~7_combout\ & (\PIP3|ULA|ShiftLeft0~140_combout\)) # (!\PIP3|ULA|Mux0~7_combout\ & ((\PIP3|ULA|ShiftLeft0~118_combout\))))) # (!\PIP3|ULA|ShiftLeft0~79_combout\ & 
-- (((\PIP3|ULA|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~140_combout\,
	datab => \PIP3|ULA|ShiftLeft0~118_combout\,
	datac => \PIP3|ULA|ShiftLeft0~79_combout\,
	datad => \PIP3|ULA|Mux0~7_combout\,
	combout => \PIP3|ULA|Mux0~8_combout\);

-- Location: LCCOMB_X74_Y23_N28
\PIP3|ULA|cout~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~60_combout\ = \PIP3|MUX2|S[20]~28_combout\ $ (\PIP3|MUX1|S[20]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|MUX2|S[20]~28_combout\,
	datad => \PIP3|MUX1|S[20]~12_combout\,
	combout => \PIP3|ULA|cout~60_combout\);

-- Location: LCCOMB_X71_Y23_N16
\PIP3|ULA|Mux0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux0~9_combout\ = (\PIP3|MUX1|S[20]~12_combout\ & (((\PIP3|MUX2|S[20]~28_combout\ & \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\)) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\))) # (!\PIP3|MUX1|S[20]~12_combout\ & 
-- (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & ((\PIP3|MUX2|S[20]~28_combout\) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[20]~12_combout\,
	datab => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datac => \PIP3|MUX2|S[20]~28_combout\,
	datad => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux0~9_combout\);

-- Location: LCCOMB_X71_Y23_N18
\PIP3|ULA|soma~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|soma~18_combout\ = \PIP3|ULA|cout~60_combout\ $ (((\PIP3|MUX2|S[19]~29_combout\ & ((\PIP3|ULA|cout~64_combout\) # (!\PIP3|MUX1|S[19]~13_combout\))) # (!\PIP3|MUX2|S[19]~29_combout\ & (!\PIP3|MUX1|S[19]~13_combout\ & 
-- \PIP3|ULA|cout~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[19]~29_combout\,
	datab => \PIP3|MUX1|S[19]~13_combout\,
	datac => \PIP3|ULA|cout~60_combout\,
	datad => \PIP3|ULA|cout~64_combout\,
	combout => \PIP3|ULA|soma~18_combout\);

-- Location: LCCOMB_X71_Y23_N28
\PIP3|ULA|Mux0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux0~10_combout\ = (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (((\PIP3|ULA|Mux0~9_combout\)))) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((\PIP3|ULA|Mux0~9_combout\ & ((\PIP3|ULA|soma~18_combout\))) # (!\PIP3|ULA|Mux0~9_combout\ & 
-- (\PIP3|ULA|soma~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|soma~17_combout\,
	datab => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|Mux0~9_combout\,
	datad => \PIP3|ULA|soma~18_combout\,
	combout => \PIP3|ULA|Mux0~10_combout\);

-- Location: LCCOMB_X71_Y23_N10
\PIP3|ULA|Mux0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux0~11_combout\ = (\PIP3|EXMEM|ResultULA[14]~112_combout\ & ((\PIP3|EXMEM|ResultULA[14]~113_combout\ & (!\PIP3|ULA|tmp~34_combout\)) # (!\PIP3|EXMEM|ResultULA[14]~113_combout\ & ((\PIP3|ULA|Mux0~10_combout\))))) # 
-- (!\PIP3|EXMEM|ResultULA[14]~112_combout\ & (((!\PIP3|EXMEM|ResultULA[14]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|tmp~34_combout\,
	datab => \PIP3|EXMEM|ResultULA[14]~112_combout\,
	datac => \PIP3|EXMEM|ResultULA[14]~113_combout\,
	datad => \PIP3|ULA|Mux0~10_combout\,
	combout => \PIP3|ULA|Mux0~11_combout\);

-- Location: LCCOMB_X71_Y23_N24
\PIP3|ULA|Mux0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux0~12_combout\ = (\PIP3|EXMEM|ResultULA[14]~111_combout\ & ((\PIP3|ULA|Mux0~11_combout\ & ((\PIP3|ULA|cout~60_combout\))) # (!\PIP3|ULA|Mux0~11_combout\ & (\PIP3|ULA|Mux0~8_combout\)))) # (!\PIP3|EXMEM|ResultULA[14]~111_combout\ & 
-- (((\PIP3|ULA|Mux0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[14]~111_combout\,
	datab => \PIP3|ULA|Mux0~8_combout\,
	datac => \PIP3|ULA|cout~60_combout\,
	datad => \PIP3|ULA|Mux0~11_combout\,
	combout => \PIP3|ULA|Mux0~12_combout\);

-- Location: LCCOMB_X67_Y18_N28
\PIP3|ULA|ShiftLeft1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~40_combout\ = (\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftLeft0~108_combout\)) # (!\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftLeft0~116_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft0~108_combout\,
	datac => \PIP3|ULA|ShiftLeft0~116_combout\,
	datad => \PIP3|ULA|Add0~2_combout\,
	combout => \PIP3|ULA|ShiftLeft1~40_combout\);

-- Location: LCCOMB_X65_Y18_N12
\PIP3|ULA|ShiftLeft1~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~41_combout\ = (\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|ShiftLeft1~27_combout\))) # (!\PIP3|ULA|Add0~4_combout\ & (\PIP3|ULA|ShiftLeft1~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft1~40_combout\,
	datac => \PIP3|ULA|ShiftLeft1~27_combout\,
	datad => \PIP3|ULA|Add0~4_combout\,
	combout => \PIP3|ULA|ShiftLeft1~41_combout\);

-- Location: LCCOMB_X65_Y18_N26
\PIP3|ULA|ShiftLeft1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~18_combout\ = (\PIP3|ULA|Add0~4_combout\ & (((\PIP3|ULA|cout~6_combout\ & !\PIP3|ULA|Add0~2_combout\)))) # (!\PIP3|ULA|Add0~4_combout\ & (\PIP3|ULA|ShiftLeft1~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft1~17_combout\,
	datab => \PIP3|ULA|Add0~4_combout\,
	datac => \PIP3|ULA|cout~6_combout\,
	datad => \PIP3|ULA|Add0~2_combout\,
	combout => \PIP3|ULA|ShiftLeft1~18_combout\);

-- Location: LCCOMB_X65_Y19_N18
\PIP3|ULA|ShiftLeft1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~19_combout\ = (!\PIP3|ULA|Add0~6_combout\ & \PIP3|ULA|ShiftLeft1~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|ULA|Add0~6_combout\,
	datad => \PIP3|ULA|ShiftLeft1~18_combout\,
	combout => \PIP3|ULA|ShiftLeft1~19_combout\);

-- Location: LCCOMB_X63_Y20_N10
\PIP3|ULA|ShiftRight1~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~39_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftRight2~37_combout\)) # (!\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftRight2~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftRight2~37_combout\,
	datac => \PIP3|MUX1|S[1]~28_combout\,
	datad => \PIP3|ULA|ShiftRight2~38_combout\,
	combout => \PIP3|ULA|ShiftRight1~39_combout\);

-- Location: LCCOMB_X62_Y20_N6
\PIP3|ULA|ShiftRight2~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~55_combout\ = (!\PIP3|MUX1|S[3]~30_combout\ & ((\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|ULA|ShiftRight1~36_combout\))) # (!\PIP3|MUX1|S[2]~29_combout\ & (\PIP3|ULA|ShiftRight1~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[2]~29_combout\,
	datab => \PIP3|ULA|ShiftRight1~39_combout\,
	datac => \PIP3|MUX1|S[3]~30_combout\,
	datad => \PIP3|ULA|ShiftRight1~36_combout\,
	combout => \PIP3|ULA|ShiftRight2~55_combout\);

-- Location: LCCOMB_X62_Y20_N8
\PIP3|ULA|ShiftRight2~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~56_combout\ = (\PIP3|MUX1|S[3]~30_combout\ & ((\PIP3|MUX1|S[2]~29_combout\ & ((\PIP2|IDEX|saida2[31]~63_combout\))) # (!\PIP3|MUX1|S[2]~29_combout\ & (\PIP3|ULA|ShiftRight1~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[2]~29_combout\,
	datab => \PIP3|ULA|ShiftRight1~35_combout\,
	datac => \PIP3|MUX1|S[3]~30_combout\,
	datad => \PIP2|IDEX|saida2[31]~63_combout\,
	combout => \PIP3|ULA|ShiftRight2~56_combout\);

-- Location: LCCOMB_X63_Y20_N0
\PIP3|ULA|ShiftRight2~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~71_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|OrigAALU~regout\ & (((\PIP3|ULA|ShiftRight2~55_combout\) # (\PIP3|ULA|ShiftRight2~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP2|IDEX|signImm\(15),
	datac => \PIP3|ULA|ShiftRight2~55_combout\,
	datad => \PIP3|ULA|ShiftRight2~56_combout\,
	combout => \PIP3|ULA|ShiftRight2~71_combout\);

-- Location: LCCOMB_X69_Y22_N22
\PIP3|ULA|ShiftLeft0~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~82_combout\ = (\PIP3|MUX1|S[0]~1_combout\ & (\PIP3|MUX2|S[1]~4_combout\)) # (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP3|MUX2|S[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[0]~1_combout\,
	datac => \PIP3|MUX2|S[1]~4_combout\,
	datad => \PIP3|MUX2|S[2]~3_combout\,
	combout => \PIP3|ULA|ShiftLeft0~82_combout\);

-- Location: LCCOMB_X66_Y18_N4
\PIP3|ULA|ShiftLeft1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~17_combout\ = (\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftLeft0~82_combout\)) # (!\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftLeft2~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|Add0~2_combout\,
	datac => \PIP3|ULA|ShiftLeft0~82_combout\,
	datad => \PIP3|ULA|ShiftLeft2~7_combout\,
	combout => \PIP3|ULA|ShiftLeft1~17_combout\);

-- Location: LCCOMB_X66_Y18_N22
\PIP3|ULA|ShiftLeft2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft2~8_combout\ = (\PIP3|ULA|Add0~4_combout\ & (\PIP3|MUX2|S[0]~0_combout\)) # (!\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|Add0~6_combout\ & (\PIP3|MUX2|S[0]~0_combout\)) # (!\PIP3|ULA|Add0~6_combout\ & 
-- ((\PIP3|ULA|ShiftLeft1~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[0]~0_combout\,
	datab => \PIP3|ULA|Add0~4_combout\,
	datac => \PIP3|ULA|ShiftLeft1~17_combout\,
	datad => \PIP3|ULA|Add0~6_combout\,
	combout => \PIP3|ULA|ShiftLeft2~8_combout\);

-- Location: LCCOMB_X67_Y21_N22
\PIP3|ULA|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux0~2_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & (((\PIP3|ULA|ShiftLeft2~8_combout\) # (\PIP3|ULA|tmp~26_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & (\PIP3|ULA|ShiftRight2~71_combout\ & ((!\PIP3|ULA|tmp~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[31]~0_combout\,
	datab => \PIP3|ULA|ShiftRight2~71_combout\,
	datac => \PIP3|ULA|ShiftLeft2~8_combout\,
	datad => \PIP3|ULA|tmp~26_combout\,
	combout => \PIP3|ULA|Mux0~2_combout\);

-- Location: LCCOMB_X67_Y21_N12
\PIP3|ULA|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux0~3_combout\ = (\PIP3|ULA|Mux0~2_combout\ & ((\PIP3|MUX2|S[0]~0_combout\) # ((!\PIP3|ULA|tmp~26_combout\)))) # (!\PIP3|ULA|Mux0~2_combout\ & (((\PIP3|MUX2|S[31]~1_combout\ & \PIP3|ULA|tmp~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[0]~0_combout\,
	datab => \PIP3|ULA|Mux0~2_combout\,
	datac => \PIP3|MUX2|S[31]~1_combout\,
	datad => \PIP3|ULA|tmp~26_combout\,
	combout => \PIP3|ULA|Mux0~3_combout\);

-- Location: LCCOMB_X67_Y21_N6
\PIP3|ULA|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux0~4_combout\ = (\PIP3|EXMEM|ResultULA[18]~115_combout\ & (((!\PIP3|EXMEM|ResultULA[18]~116_combout\)))) # (!\PIP3|EXMEM|ResultULA[18]~115_combout\ & ((\PIP3|EXMEM|ResultULA[18]~116_combout\ & (\PIP3|ULA|ShiftLeft1~64_combout\)) # 
-- (!\PIP3|EXMEM|ResultULA[18]~116_combout\ & ((\PIP3|ULA|Mux0~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft1~64_combout\,
	datab => \PIP3|EXMEM|ResultULA[18]~115_combout\,
	datac => \PIP3|EXMEM|ResultULA[18]~116_combout\,
	datad => \PIP3|ULA|Mux0~3_combout\,
	combout => \PIP3|ULA|Mux0~4_combout\);

-- Location: LCCOMB_X65_Y19_N12
\PIP3|ULA|ShiftRight1~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~91_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|ShiftRight1~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP3|ULA|ShiftRight1~35_combout\,
	combout => \PIP3|ULA|ShiftRight1~91_combout\);

-- Location: LCCOMB_X65_Y19_N8
\PIP3|ULA|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux0~0_combout\ = (\PIP3|MUX1|S[3]~30_combout\ & (((!\PIP3|MUX1|S[2]~29_combout\ & \PIP3|ULA|ShiftRight1~91_combout\)))) # (!\PIP3|MUX1|S[3]~30_combout\ & (\PIP3|ULA|ShiftRight1~90_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight1~90_combout\,
	datab => \PIP3|MUX1|S[2]~29_combout\,
	datac => \PIP3|MUX1|S[3]~30_combout\,
	datad => \PIP3|ULA|ShiftRight1~91_combout\,
	combout => \PIP3|ULA|Mux0~0_combout\);

-- Location: LCCOMB_X65_Y21_N2
\PIP3|ULA|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux0~1_combout\ = (\PIP3|ULA|ShiftLeft0~79_combout\ & \PIP3|ULA|Mux0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|ULA|ShiftLeft0~79_combout\,
	datad => \PIP3|ULA|Mux0~0_combout\,
	combout => \PIP3|ULA|Mux0~1_combout\);

-- Location: LCCOMB_X68_Y21_N0
\PIP3|ULA|Mux0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux0~5_combout\ = (\PIP3|EXMEM|ResultULA[18]~114_combout\ & ((\PIP3|ULA|Mux0~4_combout\ & ((\PIP3|ULA|Mux0~1_combout\))) # (!\PIP3|ULA|Mux0~4_combout\ & (\PIP3|ULA|ShiftLeft1~19_combout\)))) # (!\PIP3|EXMEM|ResultULA[18]~114_combout\ & 
-- (((\PIP3|ULA|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[18]~114_combout\,
	datab => \PIP3|ULA|ShiftLeft1~19_combout\,
	datac => \PIP3|ULA|Mux0~4_combout\,
	datad => \PIP3|ULA|Mux0~1_combout\,
	combout => \PIP3|ULA|Mux0~5_combout\);

-- Location: LCCOMB_X71_Y23_N2
\PIP3|EXMEM|ResultULA[20]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[20]~10_combout\ = (\PIP3|EXMEM|ResultULA[18]~117_combout\ & (\PIP3|ULA|ShiftLeft1~41_combout\)) # (!\PIP3|EXMEM|ResultULA[18]~117_combout\ & ((\PIP3|ULA|Mux0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[18]~117_combout\,
	datac => \PIP3|ULA|ShiftLeft1~41_combout\,
	datad => \PIP3|ULA|Mux0~5_combout\,
	combout => \PIP3|EXMEM|ResultULA[20]~10_combout\);

-- Location: LCCOMB_X71_Y23_N20
\PIP3|EXMEM|ResultULA[20]~reg0_Duplicate_1SLOAD_MUX\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[20]~reg0_Duplicate_1SLOAD_MUX_combout\ = (\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & (\PIP3|ULA|Mux0~12_combout\)) # (!\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & ((\PIP3|EXMEM|ResultULA[20]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|Mux0~12_combout\,
	datad => \PIP3|EXMEM|ResultULA[20]~10_combout\,
	combout => \PIP3|EXMEM|ResultULA[20]~reg0_Duplicate_1SLOAD_MUX_combout\);

-- Location: LCFF_X71_Y23_N21
\PIP3|EXMEM|ResultULA[20]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|EXMEM|ResultULA[20]~reg0_Duplicate_1SLOAD_MUX_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|ResultULA[20]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X80_Y20_N22
\PIP3|EXMEM|ResultULA[20]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[20]~72_combout\ = (\PIP3|EXMEM|ResultULA[20]~reg0_Duplicate_1_regout\) # (!\PIP3|EXMEM|ResultULA[0]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|EXMEM|ResultULA[20]~reg0_Duplicate_1_regout\,
	datad => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	combout => \PIP3|EXMEM|ResultULA[20]~72_combout\);

-- Location: LCFF_X81_Y19_N19
\PIP4|MEMWB|ResultULA[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP3|EXMEM|ResultULA[20]~72_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|ResultULA\(20));

-- Location: LCCOMB_X81_Y19_N18
\PIP5|WriData[20]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP5|WriData[20]~20_combout\ = (!\rst~combout\ & ((\PIP4|MEMWB|MemparaRegOUT~regout\ & (\PIP4|MEMWB|ResultULA\(20))) # (!\PIP4|MEMWB|MemparaRegOUT~regout\ & ((\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \PIP4|MEMWB|MemparaRegOUT~regout\,
	datac => \PIP4|MEMWB|ResultULA\(20),
	datad => \PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(20),
	combout => \PIP5|WriData[20]~20_combout\);

-- Location: LCCOMB_X81_Y19_N16
\PIP2|DataEscrita[20]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|DataEscrita[20]~20_combout\ = (\PIP2|isJALout~3_combout\ & ((\PIP5|WriData[20]~20_combout\))) # (!\PIP2|isJALout~3_combout\ & (\PIP1|IFID|PC4OUT\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(20),
	datab => \PIP2|isJALout~3_combout\,
	datad => \PIP5|WriData[20]~20_combout\,
	combout => \PIP2|DataEscrita[20]~20_combout\);

-- Location: LCFF_X86_Y24_N23
\PIP2|BREG|regs[12][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[20]~20_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[12][20]~regout\);

-- Location: LCCOMB_X86_Y24_N22
\PIP2|BREG|Mux43~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux43~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[13][20]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[12][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[13][20]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|regs[12][20]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux43~17_combout\);

-- Location: LCCOMB_X85_Y23_N16
\PIP2|BREG|Mux43~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux43~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux43~17_combout\ & (\PIP2|BREG|regs[15][20]~regout\)) # (!\PIP2|BREG|Mux43~17_combout\ & ((\PIP2|BREG|regs[14][20]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux43~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[15][20]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|Mux43~17_combout\,
	datad => \PIP2|BREG|regs[14][20]~regout\,
	combout => \PIP2|BREG|Mux43~18_combout\);

-- Location: LCCOMB_X89_Y27_N20
\PIP2|BREG|regs[5][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[5][20]~feeder_combout\ = \PIP2|DataEscrita[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[20]~20_combout\,
	combout => \PIP2|BREG|regs[5][20]~feeder_combout\);

-- Location: LCFF_X89_Y27_N21
\PIP2|BREG|regs[5][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[5][20]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[5][20]~regout\);

-- Location: LCCOMB_X87_Y27_N30
\PIP2|BREG|Mux43~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux43~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[5][20]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[4][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[4][20]~regout\,
	datab => \PIP2|BREG|regs[5][20]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux43~10_combout\);

-- Location: LCCOMB_X87_Y27_N12
\PIP2|BREG|Mux43~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux43~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux43~10_combout\ & ((\PIP2|BREG|regs[7][20]~regout\))) # (!\PIP2|BREG|Mux43~10_combout\ & (\PIP2|BREG|regs[6][20]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux43~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[6][20]~regout\,
	datac => \PIP2|BREG|regs[7][20]~regout\,
	datad => \PIP2|BREG|Mux43~10_combout\,
	combout => \PIP2|BREG|Mux43~11_combout\);

-- Location: LCFF_X80_Y23_N31
\PIP2|BREG|regs[8][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[20]~20_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[8][20]~regout\);

-- Location: LCCOMB_X80_Y23_N30
\PIP2|BREG|Mux43~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux43~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[10][20]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[8][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[10][20]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|regs[8][20]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux43~12_combout\);

-- Location: LCCOMB_X79_Y25_N14
\PIP2|BREG|Mux43~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux43~13_combout\ = (\PIP2|BREG|Mux43~12_combout\ & ((\PIP2|BREG|regs[11][20]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP2|BREG|Mux43~12_combout\ & (((\PIP2|BREG|regs[9][20]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[11][20]~regout\,
	datab => \PIP2|BREG|regs[9][20]~regout\,
	datac => \PIP2|BREG|Mux43~12_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux43~13_combout\);

-- Location: LCFF_X79_Y25_N21
\PIP2|BREG|regs[3][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[20]~20_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[3][20]~regout\);

-- Location: LCFF_X81_Y25_N17
\PIP2|BREG|regs[1][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[20]~20_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[1][20]~regout\);

-- Location: LCCOMB_X81_Y25_N16
\PIP2|BREG|Mux43~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux43~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[3][20]~regout\)) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[1][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[3][20]~regout\,
	datac => \PIP2|BREG|regs[1][20]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux43~14_combout\);

-- Location: LCCOMB_X83_Y24_N0
\PIP2|BREG|Mux43~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux43~15_combout\ = (\PIP2|BREG|Mux43~14_combout\) # ((\PIP2|BREG|regs[2][20]~regout\ & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[2][20]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|Mux43~14_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux43~15_combout\);

-- Location: LCCOMB_X83_Y22_N18
\PIP2|BREG|Mux43~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux43~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|Mux43~13_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux43~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|Mux43~13_combout\,
	datad => \PIP2|BREG|Mux43~15_combout\,
	combout => \PIP2|BREG|Mux43~16_combout\);

-- Location: LCCOMB_X83_Y22_N4
\PIP2|BREG|Mux43~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux43~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux43~16_combout\ & (\PIP2|BREG|Mux43~18_combout\)) # (!\PIP2|BREG|Mux43~16_combout\ & ((\PIP2|BREG|Mux43~11_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux43~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|Mux43~18_combout\,
	datac => \PIP2|BREG|Mux43~11_combout\,
	datad => \PIP2|BREG|Mux43~16_combout\,
	combout => \PIP2|BREG|Mux43~19_combout\);

-- Location: LCFF_X91_Y18_N29
\PIP2|BREG|regs[26][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[20]~20_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[26][20]~regout\);

-- Location: LCCOMB_X87_Y21_N30
\PIP2|BREG|Mux43~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux43~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)) # ((\PIP2|BREG|regs[22][20]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[18][20]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[18][20]~regout\,
	datad => \PIP2|BREG|regs[22][20]~regout\,
	combout => \PIP2|BREG|Mux43~2_combout\);

-- Location: LCCOMB_X87_Y21_N28
\PIP2|BREG|Mux43~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux43~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux43~2_combout\ & (\PIP2|BREG|regs[30][20]~regout\)) # (!\PIP2|BREG|Mux43~2_combout\ & ((\PIP2|BREG|regs[26][20]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux43~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[30][20]~regout\,
	datab => \PIP2|BREG|regs[26][20]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP2|BREG|Mux43~2_combout\,
	combout => \PIP2|BREG|Mux43~3_combout\);

-- Location: LCCOMB_X90_Y22_N20
\PIP2|BREG|regs[20][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[20][20]~feeder_combout\ = \PIP2|DataEscrita[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[20]~20_combout\,
	combout => \PIP2|BREG|regs[20][20]~feeder_combout\);

-- Location: LCFF_X90_Y22_N21
\PIP2|BREG|regs[20][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[20][20]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[20][20]~regout\);

-- Location: LCCOMB_X93_Y22_N8
\PIP2|BREG|Mux43~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux43~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[20][20]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[16][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[16][20]~regout\,
	datab => \PIP2|BREG|regs[20][20]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux43~4_combout\);

-- Location: LCCOMB_X93_Y22_N6
\PIP2|BREG|Mux43~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux43~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux43~4_combout\ & (\PIP2|BREG|regs[28][20]~regout\)) # (!\PIP2|BREG|Mux43~4_combout\ & ((\PIP2|BREG|regs[24][20]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux43~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|regs[28][20]~regout\,
	datac => \PIP2|BREG|regs[24][20]~regout\,
	datad => \PIP2|BREG|Mux43~4_combout\,
	combout => \PIP2|BREG|Mux43~5_combout\);

-- Location: LCCOMB_X83_Y22_N22
\PIP2|BREG|Mux43~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux43~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|Mux43~3_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux43~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|Mux43~3_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP2|BREG|Mux43~5_combout\,
	combout => \PIP2|BREG|Mux43~6_combout\);

-- Location: LCFF_X82_Y22_N25
\PIP2|BREG|regs[29][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[20]~20_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[29][20]~regout\);

-- Location: LCCOMB_X92_Y24_N20
\PIP2|BREG|Mux43~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux43~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|regs[25][20]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[17][20]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[17][20]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[25][20]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux43~0_combout\);

-- Location: LCCOMB_X91_Y24_N24
\PIP2|BREG|Mux43~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux43~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux43~0_combout\ & ((\PIP2|BREG|regs[29][20]~regout\))) # (!\PIP2|BREG|Mux43~0_combout\ & (\PIP2|BREG|regs[21][20]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux43~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|regs[21][20]~regout\,
	datac => \PIP2|BREG|regs[29][20]~regout\,
	datad => \PIP2|BREG|Mux43~0_combout\,
	combout => \PIP2|BREG|Mux43~1_combout\);

-- Location: LCCOMB_X86_Y18_N20
\PIP2|BREG|Mux43~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux43~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[27][20]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[19][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[27][20]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP2|BREG|regs[19][20]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux43~7_combout\);

-- Location: LCCOMB_X89_Y20_N6
\PIP2|BREG|regs[31][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[31][20]~feeder_combout\ = \PIP2|DataEscrita[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[20]~20_combout\,
	combout => \PIP2|BREG|regs[31][20]~feeder_combout\);

-- Location: LCFF_X89_Y20_N7
\PIP2|BREG|regs[31][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[31][20]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[31][20]~regout\);

-- Location: LCCOMB_X86_Y18_N14
\PIP2|BREG|Mux43~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux43~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux43~7_combout\ & ((\PIP2|BREG|regs[31][20]~regout\))) # (!\PIP2|BREG|Mux43~7_combout\ & (\PIP2|BREG|regs[23][20]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux43~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[23][20]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP2|BREG|Mux43~7_combout\,
	datad => \PIP2|BREG|regs[31][20]~regout\,
	combout => \PIP2|BREG|Mux43~8_combout\);

-- Location: LCCOMB_X83_Y22_N28
\PIP2|BREG|Mux43~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux43~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux43~6_combout\ & ((\PIP2|BREG|Mux43~8_combout\))) # (!\PIP2|BREG|Mux43~6_combout\ & (\PIP2|BREG|Mux43~1_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|Mux43~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|Mux43~6_combout\,
	datac => \PIP2|BREG|Mux43~1_combout\,
	datad => \PIP2|BREG|Mux43~8_combout\,
	combout => \PIP2|BREG|Mux43~9_combout\);

-- Location: LCCOMB_X83_Y22_N14
\PIP2|BREG|Mux43~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux43~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & ((\PIP2|BREG|Mux43~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & (\PIP2|BREG|Mux43~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20),
	datac => \PIP2|BREG|Mux43~19_combout\,
	datad => \PIP2|BREG|Mux43~9_combout\,
	combout => \PIP2|BREG|Mux43~20_combout\);

-- Location: LCCOMB_X82_Y20_N8
\PIP2|IDEX|saida2[20]~reg0_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[20]~reg0_Duplicate_1feeder_combout\ = \PIP2|BREG|Mux43~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|BREG|Mux43~20_combout\,
	combout => \PIP2|IDEX|saida2[20]~reg0_Duplicate_1feeder_combout\);

-- Location: LCFF_X82_Y20_N9
\PIP2|IDEX|saida2[20]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida2[20]~reg0_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida2[20]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X71_Y17_N18
\PIP3|ULA|ShiftRight2~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~38_combout\ = ((\PIP3|MUX1|S[0]~1_combout\ & (\PIP2|IDEX|saida2[21]~reg0_Duplicate_1_regout\)) # (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP2|IDEX|saida2[20]~reg0_Duplicate_1_regout\)))) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[21]~reg0_Duplicate_1_regout\,
	datab => \PIP3|MUX1|S[0]~1_combout\,
	datac => \PIP2|IDEX|saida2[20]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP3|ULA|ShiftRight2~38_combout\);

-- Location: LCCOMB_X63_Y20_N26
\PIP3|ULA|ShiftRight0~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~112_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftRight2~38_combout\))) # (!\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftRight2~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~2_combout\,
	datab => \PIP3|ULA|ShiftRight2~68_combout\,
	datac => \PIP2|IDEX|OrigAALU~regout\,
	datad => \PIP3|ULA|ShiftRight2~38_combout\,
	combout => \PIP3|ULA|ShiftRight0~112_combout\);

-- Location: LCCOMB_X63_Y21_N2
\PIP3|ULA|ShiftRight0~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~113_combout\ = (\PIP3|ULA|Add0~4_combout\ & (((\PIP3|MUX2|S[31]~17_combout\) # (\PIP3|ULA|ShiftRight0~112_combout\)))) # (!\PIP3|ULA|Add0~4_combout\ & (\PIP3|ULA|ShiftRight0~90_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~90_combout\,
	datab => \PIP3|MUX2|S[31]~17_combout\,
	datac => \PIP3|ULA|ShiftRight0~112_combout\,
	datad => \PIP3|ULA|Add0~4_combout\,
	combout => \PIP3|ULA|ShiftRight0~113_combout\);

-- Location: LCCOMB_X63_Y21_N16
\PIP3|ULA|ShiftRight0~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~134_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|ShiftRight2~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP3|ULA|ShiftRight2~33_combout\,
	combout => \PIP3|ULA|ShiftRight0~134_combout\);

-- Location: LCCOMB_X66_Y21_N14
\PIP3|ULA|ShiftRight0~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~116_combout\ = (\PIP3|ULA|Add0~6_combout\ & (((\PIP3|ULA|ShiftLeft1~12_combout\ & \PIP3|ULA|ShiftRight0~134_combout\)))) # (!\PIP3|ULA|Add0~6_combout\ & (\PIP3|ULA|ShiftRight0~141_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~141_combout\,
	datab => \PIP3|ULA|Add0~6_combout\,
	datac => \PIP3|ULA|ShiftLeft1~12_combout\,
	datad => \PIP3|ULA|ShiftRight0~134_combout\,
	combout => \PIP3|ULA|ShiftRight0~116_combout\);

-- Location: LCCOMB_X68_Y23_N12
\PIP3|ULA|ShiftRight2~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~31_combout\ = (\PIP3|MUX1|S[0]~1_combout\ & (\PIP3|MUX2|S[11]~13_combout\)) # (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP3|MUX2|S[10]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[0]~1_combout\,
	datac => \PIP3|MUX2|S[11]~13_combout\,
	datad => \PIP3|MUX2|S[10]~14_combout\,
	combout => \PIP3|ULA|ShiftRight2~31_combout\);

-- Location: LCCOMB_X67_Y17_N18
\PIP3|ULA|ShiftRight2~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~30_combout\ = (\PIP3|MUX1|S[0]~1_combout\ & ((\PIP3|MUX2|S[13]~11_combout\))) # (!\PIP3|MUX1|S[0]~1_combout\ & (\PIP3|MUX2|S[12]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[0]~1_combout\,
	datac => \PIP3|MUX2|S[12]~12_combout\,
	datad => \PIP3|MUX2|S[13]~11_combout\,
	combout => \PIP3|ULA|ShiftRight2~30_combout\);

-- Location: LCCOMB_X68_Y19_N0
\PIP3|ULA|ShiftRight0~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~91_combout\ = (\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftRight2~30_combout\))) # (!\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftRight2~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|Add0~2_combout\,
	datac => \PIP3|ULA|ShiftRight2~31_combout\,
	datad => \PIP3|ULA|ShiftRight2~30_combout\,
	combout => \PIP3|ULA|ShiftRight0~91_combout\);

-- Location: LCCOMB_X66_Y19_N4
\PIP3|EXMEM|ResultULA[4]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[4]~98_combout\ = (\PIP3|ULA|Add0~6_combout\) # (\PIP3|ULA|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~6_combout\,
	datad => \PIP3|ULA|Add0~8_combout\,
	combout => \PIP3|EXMEM|ResultULA[4]~98_combout\);

-- Location: LCCOMB_X66_Y21_N6
\PIP3|EXMEM|ResultULA[4]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[4]~99_combout\ = (\PIP3|ULA|Add0~8_combout\) # ((\PIP3|ULA|Add0~4_combout\ & !\PIP3|ULA|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|Add0~4_combout\,
	datac => \PIP3|ULA|Add0~6_combout\,
	datad => \PIP3|ULA|Add0~8_combout\,
	combout => \PIP3|EXMEM|ResultULA[4]~99_combout\);

-- Location: LCCOMB_X66_Y21_N12
\PIP3|ULA|Mux48~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux48~6_combout\ = (\PIP3|EXMEM|ResultULA[4]~98_combout\ & (((\PIP3|EXMEM|ResultULA[4]~99_combout\)))) # (!\PIP3|EXMEM|ResultULA[4]~98_combout\ & ((\PIP3|EXMEM|ResultULA[4]~99_combout\ & ((\PIP3|ULA|ShiftRight0~91_combout\))) # 
-- (!\PIP3|EXMEM|ResultULA[4]~99_combout\ & (\PIP3|ULA|ShiftRight0~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~89_combout\,
	datab => \PIP3|ULA|ShiftRight0~91_combout\,
	datac => \PIP3|EXMEM|ResultULA[4]~98_combout\,
	datad => \PIP3|EXMEM|ResultULA[4]~99_combout\,
	combout => \PIP3|ULA|Mux48~6_combout\);

-- Location: LCCOMB_X66_Y21_N4
\PIP3|ULA|Mux48~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux48~7_combout\ = (\PIP3|EXMEM|ResultULA[4]~98_combout\ & ((\PIP3|ULA|Mux48~6_combout\ & ((\PIP3|ULA|ShiftRight0~116_combout\))) # (!\PIP3|ULA|Mux48~6_combout\ & (\PIP3|ULA|ShiftRight0~113_combout\)))) # (!\PIP3|EXMEM|ResultULA[4]~98_combout\ & 
-- (((\PIP3|ULA|Mux48~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[4]~98_combout\,
	datab => \PIP3|ULA|ShiftRight0~113_combout\,
	datac => \PIP3|ULA|ShiftRight0~116_combout\,
	datad => \PIP3|ULA|Mux48~6_combout\,
	combout => \PIP3|ULA|Mux48~7_combout\);

-- Location: LCCOMB_X72_Y19_N0
\PIP3|EXMEM|ResultULA[4]~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[4]~132_combout\ = (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((!\PIP3|MUX1|S[31]~0_combout\) # (!\PIP3|ULA|ShiftRight0~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datab => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|ShiftRight0~50_combout\,
	datad => \PIP3|MUX1|S[31]~0_combout\,
	combout => \PIP3|EXMEM|ResultULA[4]~132_combout\);

-- Location: LCCOMB_X72_Y19_N28
\PIP3|ULA|Mux48~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux48~10_combout\ = (\PIP3|ULA|Mux48~9_combout\ & ((\PIP3|ULA|Mux48~8_combout\) # ((!\PIP3|EXMEM|ResultULA[4]~132_combout\)))) # (!\PIP3|ULA|Mux48~9_combout\ & (((\PIP3|ULA|Mux48~7_combout\ & \PIP3|EXMEM|ResultULA[4]~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux48~8_combout\,
	datab => \PIP3|ULA|Mux48~9_combout\,
	datac => \PIP3|ULA|Mux48~7_combout\,
	datad => \PIP3|EXMEM|ResultULA[4]~132_combout\,
	combout => \PIP3|ULA|Mux48~10_combout\);

-- Location: LCCOMB_X66_Y20_N28
\PIP3|ULA|ShiftRight1~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~74_combout\ = (!\PIP3|MUX1|S[2]~29_combout\ & (!\PIP3|MUX1|S[1]~28_combout\ & \PIP3|MUX1|S[3]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[2]~29_combout\,
	datac => \PIP3|MUX1|S[1]~28_combout\,
	datad => \PIP3|MUX1|S[3]~30_combout\,
	combout => \PIP3|ULA|ShiftRight1~74_combout\);

-- Location: LCCOMB_X66_Y20_N22
\PIP3|ULA|ShiftRight1~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~76_combout\ = (\PIP3|ULA|ShiftRight1~93_combout\ & (((\PIP3|ULA|ShiftRight0~134_combout\ & \PIP3|ULA|ShiftRight1~74_combout\)) # (!\PIP3|MUX1|S[3]~30_combout\))) # (!\PIP3|ULA|ShiftRight1~93_combout\ & 
-- (((\PIP3|ULA|ShiftRight0~134_combout\ & \PIP3|ULA|ShiftRight1~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight1~93_combout\,
	datab => \PIP3|MUX1|S[3]~30_combout\,
	datac => \PIP3|ULA|ShiftRight0~134_combout\,
	datad => \PIP3|ULA|ShiftRight1~74_combout\,
	combout => \PIP3|ULA|ShiftRight1~76_combout\);

-- Location: LCCOMB_X71_Y19_N26
\PIP3|ULA|Mux48~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux48~21_combout\ = (!\PIP3|ULA|ShiftLeft0~74_combout\ & (\PIP3|ULA|ShiftRight1~76_combout\ & (!\PIP3|ULA|ShiftLeft0~75_combout\ & !\PIP3|ULA|ShiftLeft0~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~74_combout\,
	datab => \PIP3|ULA|ShiftRight1~76_combout\,
	datac => \PIP3|ULA|ShiftLeft0~75_combout\,
	datad => \PIP3|ULA|ShiftLeft0~77_combout\,
	combout => \PIP3|ULA|Mux48~21_combout\);

-- Location: LCCOMB_X63_Y19_N8
\PIP3|EXMEM|ResultULA[4]~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[4]~105_combout\ = (!\PIP3|MUX1|S[31]~0_combout\ & (\PIP3|ULA|ShiftLeft0~79_combout\ & ((\PIP3|MUX1|S[3]~30_combout\) # (\PIP3|MUX1|S[2]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[3]~30_combout\,
	datab => \PIP3|MUX1|S[2]~29_combout\,
	datac => \PIP3|MUX1|S[31]~0_combout\,
	datad => \PIP3|ULA|ShiftLeft0~79_combout\,
	combout => \PIP3|EXMEM|ResultULA[4]~105_combout\);

-- Location: LCCOMB_X67_Y17_N20
\PIP3|ULA|ShiftRight2~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~29_combout\ = (\PIP3|MUX1|S[0]~1_combout\ & (\PIP3|MUX2|S[15]~9_combout\)) # (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP3|MUX2|S[14]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[15]~9_combout\,
	datab => \PIP3|MUX1|S[0]~1_combout\,
	datad => \PIP3|MUX2|S[14]~10_combout\,
	combout => \PIP3|ULA|ShiftRight2~29_combout\);

-- Location: LCCOMB_X63_Y18_N0
\PIP3|ULA|ShiftRight1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~60_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftRight0~136_combout\)) # (!\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftRight2~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~136_combout\,
	datac => \PIP3|MUX1|S[1]~28_combout\,
	datad => \PIP3|ULA|ShiftRight2~29_combout\,
	combout => \PIP3|ULA|ShiftRight1~60_combout\);

-- Location: LCCOMB_X63_Y19_N22
\PIP3|ULA|ShiftRight1~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~78_combout\ = (\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|ULA|ShiftRight1~77_combout\) # ((\PIP3|MUX2|S[31]~17_combout\)))) # (!\PIP3|MUX1|S[2]~29_combout\ & (((\PIP3|ULA|ShiftRight1~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight1~77_combout\,
	datab => \PIP3|MUX2|S[31]~17_combout\,
	datac => \PIP3|MUX1|S[2]~29_combout\,
	datad => \PIP3|ULA|ShiftRight1~60_combout\,
	combout => \PIP3|ULA|ShiftRight1~78_combout\);

-- Location: LCCOMB_X67_Y19_N2
\PIP3|EXMEM|ResultULA[4]~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[4]~106_combout\ = (\PIP3|MUX1|S[3]~30_combout\) # ((\PIP3|MUX1|S[31]~0_combout\) # (!\PIP3|ULA|ShiftLeft0~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[3]~30_combout\,
	datac => \PIP3|MUX1|S[31]~0_combout\,
	datad => \PIP3|ULA|ShiftLeft0~79_combout\,
	combout => \PIP3|EXMEM|ResultULA[4]~106_combout\);

-- Location: LCCOMB_X68_Y18_N0
\PIP3|ULA|ShiftLeft2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft2~14_combout\ = (\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|Add0~2_combout\ & (\PIP3|MUX2|S[0]~0_combout\)) # (!\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftLeft0~82_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[0]~0_combout\,
	datab => \PIP3|ULA|ShiftLeft0~82_combout\,
	datac => \PIP3|ULA|Add0~2_combout\,
	datad => \PIP3|ULA|Add0~4_combout\,
	combout => \PIP3|ULA|ShiftLeft2~14_combout\);

-- Location: LCCOMB_X68_Y18_N28
\PIP3|ULA|ShiftLeft1~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~23_combout\ = (!\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftLeft2~7_combout\))) # (!\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftLeft2~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft2~13_combout\,
	datab => \PIP3|ULA|Add0~4_combout\,
	datac => \PIP3|ULA|Add0~2_combout\,
	datad => \PIP3|ULA|ShiftLeft2~7_combout\,
	combout => \PIP3|ULA|ShiftLeft1~23_combout\);

-- Location: LCCOMB_X67_Y21_N18
\PIP3|ULA|ShiftLeft2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft2~15_combout\ = (\PIP3|ULA|Add0~6_combout\ & (\PIP3|MUX2|S[0]~0_combout\)) # (!\PIP3|ULA|Add0~6_combout\ & (((\PIP3|ULA|ShiftLeft2~14_combout\) # (\PIP3|ULA|ShiftLeft1~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[0]~0_combout\,
	datab => \PIP3|ULA|ShiftLeft2~14_combout\,
	datac => \PIP3|ULA|ShiftLeft1~23_combout\,
	datad => \PIP3|ULA|Add0~6_combout\,
	combout => \PIP3|ULA|ShiftLeft2~15_combout\);

-- Location: LCCOMB_X67_Y21_N16
\PIP3|ULA|Mux48~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux48~11_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & ((\PIP3|ULA|Add0~8_combout\) # ((\PIP3|ULA|ShiftLeft2~15_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & (((!\PIP3|ULA|ShiftLeft0~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~8_combout\,
	datab => \PIP3|ULA|ShiftLeft2~15_combout\,
	datac => \PIP3|MUX1|S[31]~0_combout\,
	datad => \PIP3|ULA|ShiftLeft0~78_combout\,
	combout => \PIP3|ULA|Mux48~11_combout\);

-- Location: LCCOMB_X67_Y21_N2
\PIP3|ULA|Mux48~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux48~12_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & (((\PIP3|ULA|Mux48~11_combout\) # (\PIP3|ULA|ShiftRight0~50_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & (\PIP3|ULA|ShiftRight2~73_combout\ & (\PIP3|ULA|Mux48~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight2~73_combout\,
	datab => \PIP3|MUX1|S[31]~0_combout\,
	datac => \PIP3|ULA|Mux48~11_combout\,
	datad => \PIP3|ULA|ShiftRight0~50_combout\,
	combout => \PIP3|ULA|Mux48~12_combout\);

-- Location: LCCOMB_X67_Y21_N24
\PIP3|ULA|Mux48~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux48~13_combout\ = (\PIP3|EXMEM|ResultULA[2]~97_combout\ & ((\PIP3|ULA|Mux48~12_combout\ & (\PIP3|MUX2|S[0]~0_combout\)) # (!\PIP3|ULA|Mux48~12_combout\ & ((\PIP3|MUX2|S[31]~1_combout\))))) # (!\PIP3|EXMEM|ResultULA[2]~97_combout\ & 
-- (((\PIP3|ULA|Mux48~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[0]~0_combout\,
	datab => \PIP3|MUX2|S[31]~1_combout\,
	datac => \PIP3|EXMEM|ResultULA[2]~97_combout\,
	datad => \PIP3|ULA|Mux48~12_combout\,
	combout => \PIP3|ULA|Mux48~13_combout\);

-- Location: LCCOMB_X67_Y19_N20
\PIP3|ULA|Mux48~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux48~14_combout\ = (\PIP3|EXMEM|ResultULA[4]~106_combout\ & (((\PIP3|EXMEM|ResultULA[4]~105_combout\) # (\PIP3|ULA|Mux48~13_combout\)))) # (!\PIP3|EXMEM|ResultULA[4]~106_combout\ & (\PIP3|ULA|ShiftRight2~45_combout\ & 
-- (!\PIP3|EXMEM|ResultULA[4]~105_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight2~45_combout\,
	datab => \PIP3|EXMEM|ResultULA[4]~106_combout\,
	datac => \PIP3|EXMEM|ResultULA[4]~105_combout\,
	datad => \PIP3|ULA|Mux48~13_combout\,
	combout => \PIP3|ULA|Mux48~14_combout\);

-- Location: LCCOMB_X66_Y19_N10
\PIP3|ULA|Mux48~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux48~15_combout\ = (\PIP3|EXMEM|ResultULA[4]~105_combout\ & ((\PIP3|ULA|Mux48~14_combout\ & ((\PIP3|ULA|ShiftRight1~78_combout\))) # (!\PIP3|ULA|Mux48~14_combout\ & (\PIP3|ULA|ShiftRight2~46_combout\)))) # 
-- (!\PIP3|EXMEM|ResultULA[4]~105_combout\ & (((\PIP3|ULA|Mux48~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight2~46_combout\,
	datab => \PIP3|EXMEM|ResultULA[4]~105_combout\,
	datac => \PIP3|ULA|ShiftRight1~78_combout\,
	datad => \PIP3|ULA|Mux48~14_combout\,
	combout => \PIP3|ULA|Mux48~15_combout\);

-- Location: LCCOMB_X71_Y19_N14
\PIP3|ULA|Mux48~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux48~18_combout\ = (\PIP3|EXMEM|ResultULA[4]~103_combout\ & ((\PIP3|EXMEM|ResultULA[4]~102_combout\ & ((\PIP3|ULA|Mux48~15_combout\))) # (!\PIP3|EXMEM|ResultULA[4]~102_combout\ & (\PIP3|ULA|Mux48~17_combout\)))) # 
-- (!\PIP3|EXMEM|ResultULA[4]~103_combout\ & (((!\PIP3|EXMEM|ResultULA[4]~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux48~17_combout\,
	datab => \PIP3|EXMEM|ResultULA[4]~103_combout\,
	datac => \PIP3|EXMEM|ResultULA[4]~102_combout\,
	datad => \PIP3|ULA|Mux48~15_combout\,
	combout => \PIP3|ULA|Mux48~18_combout\);

-- Location: LCCOMB_X71_Y19_N12
\PIP3|ULA|Mux48~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux48~19_combout\ = (\PIP3|ULA|Mux48~18_combout\ & (((\PIP3|ULA|Mux48~21_combout\) # (!\PIP3|EXMEM|ResultULA[4]~104_combout\)))) # (!\PIP3|ULA|Mux48~18_combout\ & (\PIP3|ULA|ShiftLeft1~24_combout\ & ((\PIP3|EXMEM|ResultULA[4]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft1~24_combout\,
	datab => \PIP3|ULA|Mux48~21_combout\,
	datac => \PIP3|ULA|Mux48~18_combout\,
	datad => \PIP3|EXMEM|ResultULA[4]~104_combout\,
	combout => \PIP3|ULA|Mux48~19_combout\);

-- Location: LCCOMB_X71_Y19_N22
\PIP3|ULA|Mux48~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux48~22_combout\ = (\PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\ & (((\PIP3|ULA|Mux48~19_combout\)))) # (!\PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\ & ((\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & (\PIP3|ULA|Mux48~10_combout\)) # 
-- (!\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & ((\PIP3|ULA|Mux48~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\,
	datab => \PIP3|ULA|Mux48~10_combout\,
	datac => \PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\,
	datad => \PIP3|ULA|Mux48~19_combout\,
	combout => \PIP3|ULA|Mux48~22_combout\);

-- Location: LCFF_X71_Y19_N23
\PIP3|EXMEM|ResultULA[6]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|ULA|Mux48~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|ResultULA[6]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X74_Y19_N12
\PIP3|EXMEM|ResultULA[6]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[6]~58_combout\ = (\PIP3|EXMEM|ResultULA[6]~reg0_Duplicate_1_regout\) # (!\PIP3|EXMEM|ResultULA[0]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|EXMEM|ResultULA[6]~reg0_Duplicate_1_regout\,
	datad => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	combout => \PIP3|EXMEM|ResultULA[6]~58_combout\);

-- Location: LCCOMB_X80_Y20_N28
\PIP5|WriData[26]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP5|WriData[26]~26_combout\ = (!\rst~combout\ & ((\PIP4|MEMWB|MemparaRegOUT~regout\ & (\PIP4|MEMWB|ResultULA\(26))) # (!\PIP4|MEMWB|MemparaRegOUT~regout\ & ((\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \PIP4|MEMWB|MemparaRegOUT~regout\,
	datac => \PIP4|MEMWB|ResultULA\(26),
	datad => \PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(26),
	combout => \PIP5|WriData[26]~26_combout\);

-- Location: LCCOMB_X80_Y20_N16
\PIP2|DataEscrita[26]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|DataEscrita[26]~26_combout\ = (\PIP2|isJALout~3_combout\ & ((\PIP5|WriData[26]~26_combout\))) # (!\PIP2|isJALout~3_combout\ & (\PIP1|IFID|PC4OUT\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(26),
	datab => \PIP2|isJALout~3_combout\,
	datad => \PIP5|WriData[26]~26_combout\,
	combout => \PIP2|DataEscrita[26]~26_combout\);

-- Location: LCCOMB_X89_Y20_N28
\PIP2|BREG|regs[31][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[31][26]~feeder_combout\ = \PIP2|DataEscrita[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[26]~26_combout\,
	combout => \PIP2|BREG|regs[31][26]~feeder_combout\);

-- Location: LCFF_X89_Y20_N29
\PIP2|BREG|regs[31][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[31][26]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[31][26]~regout\);

-- Location: LCCOMB_X89_Y19_N24
\PIP2|BREG|regs[27][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[27][26]~feeder_combout\ = \PIP2|DataEscrita[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[26]~26_combout\,
	combout => \PIP2|BREG|regs[27][26]~feeder_combout\);

-- Location: LCFF_X89_Y19_N25
\PIP2|BREG|regs[27][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[27][26]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[27][26]~regout\);

-- Location: LCFF_X85_Y19_N31
\PIP2|BREG|regs[19][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[26]~26_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[19][26]~regout\);

-- Location: LCCOMB_X88_Y20_N24
\PIP2|BREG|Mux37~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux37~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[27][26]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & \PIP2|BREG|regs[19][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|regs[27][26]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP2|BREG|regs[19][26]~regout\,
	combout => \PIP2|BREG|Mux37~7_combout\);

-- Location: LCCOMB_X88_Y20_N6
\PIP2|BREG|regs[23][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[23][26]~feeder_combout\ = \PIP2|DataEscrita[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[26]~26_combout\,
	combout => \PIP2|BREG|regs[23][26]~feeder_combout\);

-- Location: LCFF_X88_Y20_N7
\PIP2|BREG|regs[23][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[23][26]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[23][26]~regout\);

-- Location: LCCOMB_X88_Y20_N22
\PIP2|BREG|Mux37~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux37~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux37~7_combout\ & (\PIP2|BREG|regs[31][26]~regout\)) # (!\PIP2|BREG|Mux37~7_combout\ & ((\PIP2|BREG|regs[23][26]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux37~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|regs[31][26]~regout\,
	datac => \PIP2|BREG|Mux37~7_combout\,
	datad => \PIP2|BREG|regs[23][26]~regout\,
	combout => \PIP2|BREG|Mux37~8_combout\);

-- Location: LCCOMB_X90_Y23_N18
\PIP2|BREG|regs[25][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[25][26]~feeder_combout\ = \PIP2|DataEscrita[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[26]~26_combout\,
	combout => \PIP2|BREG|regs[25][26]~feeder_combout\);

-- Location: LCFF_X90_Y23_N19
\PIP2|BREG|regs[25][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[25][26]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[25][26]~regout\);

-- Location: LCCOMB_X90_Y24_N28
\PIP2|BREG|Mux37~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux37~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|regs[25][26]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[17][26]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[17][26]~regout\,
	datab => \PIP2|BREG|regs[25][26]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux37~0_combout\);

-- Location: LCCOMB_X92_Y24_N10
\PIP2|BREG|Mux37~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux37~1_combout\ = (\PIP2|BREG|Mux37~0_combout\ & (((\PIP2|BREG|regs[29][26]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP2|BREG|Mux37~0_combout\ & (\PIP2|BREG|regs[21][26]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[21][26]~regout\,
	datab => \PIP2|BREG|regs[29][26]~regout\,
	datac => \PIP2|BREG|Mux37~0_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux37~1_combout\);

-- Location: LCFF_X87_Y20_N9
\PIP2|BREG|regs[22][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[26]~26_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[22][26]~regout\);

-- Location: LCFF_X88_Y19_N9
\PIP2|BREG|regs[18][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[26]~26_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[18][26]~regout\);

-- Location: LCCOMB_X88_Y19_N8
\PIP2|BREG|Mux37~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux37~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[22][26]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[18][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|regs[22][26]~regout\,
	datac => \PIP2|BREG|regs[18][26]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux37~2_combout\);

-- Location: LCCOMB_X88_Y21_N14
\PIP2|BREG|Mux37~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux37~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux37~2_combout\ & (\PIP2|BREG|regs[30][26]~regout\)) # (!\PIP2|BREG|Mux37~2_combout\ & ((\PIP2|BREG|regs[26][26]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux37~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[30][26]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[26][26]~regout\,
	datad => \PIP2|BREG|Mux37~2_combout\,
	combout => \PIP2|BREG|Mux37~3_combout\);

-- Location: LCCOMB_X94_Y22_N2
\PIP2|BREG|regs[28][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[28][26]~feeder_combout\ = \PIP2|DataEscrita[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[26]~26_combout\,
	combout => \PIP2|BREG|regs[28][26]~feeder_combout\);

-- Location: LCFF_X94_Y22_N3
\PIP2|BREG|regs[28][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[28][26]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[28][26]~regout\);

-- Location: LCCOMB_X91_Y22_N12
\PIP2|BREG|regs[20][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[20][26]~feeder_combout\ = \PIP2|DataEscrita[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[26]~26_combout\,
	combout => \PIP2|BREG|regs[20][26]~feeder_combout\);

-- Location: LCFF_X91_Y22_N13
\PIP2|BREG|regs[20][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[20][26]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[20][26]~regout\);

-- Location: LCFF_X93_Y22_N15
\PIP2|BREG|regs[16][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[26]~26_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[16][26]~regout\);

-- Location: LCCOMB_X93_Y22_N14
\PIP2|BREG|Mux37~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux37~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[20][26]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[16][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|regs[20][26]~regout\,
	datac => \PIP2|BREG|regs[16][26]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux37~4_combout\);

-- Location: LCCOMB_X94_Y22_N12
\PIP2|BREG|Mux37~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux37~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux37~4_combout\ & ((\PIP2|BREG|regs[28][26]~regout\))) # (!\PIP2|BREG|Mux37~4_combout\ & (\PIP2|BREG|regs[24][26]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux37~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[24][26]~regout\,
	datab => \PIP2|BREG|regs[28][26]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP2|BREG|Mux37~4_combout\,
	combout => \PIP2|BREG|Mux37~5_combout\);

-- Location: LCCOMB_X91_Y24_N2
\PIP2|BREG|Mux37~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux37~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|Mux37~3_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux37~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|Mux37~3_combout\,
	datad => \PIP2|BREG|Mux37~5_combout\,
	combout => \PIP2|BREG|Mux37~6_combout\);

-- Location: LCCOMB_X91_Y24_N28
\PIP2|BREG|Mux37~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux37~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux37~6_combout\ & (\PIP2|BREG|Mux37~8_combout\)) # (!\PIP2|BREG|Mux37~6_combout\ & ((\PIP2|BREG|Mux37~1_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux37~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|Mux37~8_combout\,
	datac => \PIP2|BREG|Mux37~1_combout\,
	datad => \PIP2|BREG|Mux37~6_combout\,
	combout => \PIP2|BREG|Mux37~9_combout\);

-- Location: LCFF_X88_Y24_N31
\PIP2|BREG|regs[12][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[26]~26_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[12][26]~regout\);

-- Location: LCCOMB_X87_Y26_N12
\PIP2|BREG|regs[13][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[13][26]~feeder_combout\ = \PIP2|DataEscrita[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[26]~26_combout\,
	combout => \PIP2|BREG|regs[13][26]~feeder_combout\);

-- Location: LCFF_X87_Y26_N13
\PIP2|BREG|regs[13][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[13][26]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[13][26]~regout\);

-- Location: LCCOMB_X88_Y24_N24
\PIP2|BREG|Mux37~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux37~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[13][26]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[12][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[12][26]~regout\,
	datac => \PIP2|BREG|regs[13][26]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux37~17_combout\);

-- Location: LCCOMB_X88_Y24_N2
\PIP2|BREG|Mux37~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux37~18_combout\ = (\PIP2|BREG|Mux37~17_combout\ & (((\PIP2|BREG|regs[15][26]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP2|BREG|Mux37~17_combout\ & (\PIP2|BREG|regs[14][26]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[14][26]~regout\,
	datab => \PIP2|BREG|regs[15][26]~regout\,
	datac => \PIP2|BREG|Mux37~17_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux37~18_combout\);

-- Location: LCFF_X88_Y23_N1
\PIP2|BREG|regs[2][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[26]~26_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[2][26]~regout\);

-- Location: LCCOMB_X81_Y23_N22
\PIP2|BREG|Mux37~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux37~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[3][26]~regout\)) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[1][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[3][26]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP2|BREG|regs[1][26]~regout\,
	combout => \PIP2|BREG|Mux37~14_combout\);

-- Location: LCCOMB_X88_Y23_N0
\PIP2|BREG|Mux37~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux37~15_combout\ = (\PIP2|BREG|Mux37~14_combout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & \PIP2|BREG|regs[2][26]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|regs[2][26]~regout\,
	datad => \PIP2|BREG|Mux37~14_combout\,
	combout => \PIP2|BREG|Mux37~15_combout\);

-- Location: LCFF_X80_Y23_N3
\PIP2|BREG|regs[8][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[26]~26_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[8][26]~regout\);

-- Location: LCCOMB_X80_Y23_N2
\PIP2|BREG|Mux37~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux37~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[10][26]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[8][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[10][26]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|regs[8][26]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux37~12_combout\);

-- Location: LCCOMB_X80_Y27_N24
\PIP2|BREG|Mux37~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux37~13_combout\ = (\PIP2|BREG|Mux37~12_combout\ & (((\PIP2|BREG|regs[11][26]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP2|BREG|Mux37~12_combout\ & (\PIP2|BREG|regs[9][26]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[9][26]~regout\,
	datab => \PIP2|BREG|regs[11][26]~regout\,
	datac => \PIP2|BREG|Mux37~12_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux37~13_combout\);

-- Location: LCCOMB_X88_Y24_N14
\PIP2|BREG|Mux37~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux37~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux37~13_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|Mux37~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|Mux37~15_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP2|BREG|Mux37~13_combout\,
	combout => \PIP2|BREG|Mux37~16_combout\);

-- Location: LCFF_X94_Y27_N13
\PIP2|BREG|regs[6][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[26]~26_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[6][26]~regout\);

-- Location: LCFF_X91_Y27_N5
\PIP2|BREG|regs[4][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[26]~26_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[4][26]~regout\);

-- Location: LCCOMB_X87_Y27_N26
\PIP2|BREG|Mux37~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux37~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[5][26]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[4][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[5][26]~regout\,
	datab => \PIP2|BREG|regs[4][26]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux37~10_combout\);

-- Location: LCCOMB_X88_Y27_N30
\PIP2|BREG|Mux37~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux37~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux37~10_combout\ & ((\PIP2|BREG|regs[7][26]~regout\))) # (!\PIP2|BREG|Mux37~10_combout\ & (\PIP2|BREG|regs[6][26]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux37~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[6][26]~regout\,
	datac => \PIP2|BREG|regs[7][26]~regout\,
	datad => \PIP2|BREG|Mux37~10_combout\,
	combout => \PIP2|BREG|Mux37~11_combout\);

-- Location: LCCOMB_X88_Y24_N28
\PIP2|BREG|Mux37~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux37~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux37~16_combout\ & (\PIP2|BREG|Mux37~18_combout\)) # (!\PIP2|BREG|Mux37~16_combout\ & ((\PIP2|BREG|Mux37~11_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux37~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|Mux37~18_combout\,
	datac => \PIP2|BREG|Mux37~16_combout\,
	datad => \PIP2|BREG|Mux37~11_combout\,
	combout => \PIP2|BREG|Mux37~19_combout\);

-- Location: LCCOMB_X88_Y24_N22
\PIP2|BREG|Mux37~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux37~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & (\PIP2|BREG|Mux37~9_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & ((\PIP2|BREG|Mux37~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20),
	datac => \PIP2|BREG|Mux37~9_combout\,
	datad => \PIP2|BREG|Mux37~19_combout\,
	combout => \PIP2|BREG|Mux37~20_combout\);

-- Location: LCCOMB_X88_Y24_N26
\PIP2|IDEX|saida2[26]~reg0_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[26]~reg0_Duplicate_1feeder_combout\ = \PIP2|BREG|Mux37~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|BREG|Mux37~20_combout\,
	combout => \PIP2|IDEX|saida2[26]~reg0_Duplicate_1feeder_combout\);

-- Location: LCFF_X88_Y24_N27
\PIP2|IDEX|saida2[26]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida2[26]~reg0_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida2[26]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X75_Y24_N12
\PIP3|ULA|ShiftLeft0~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~153_combout\ = ((\PIP3|MUX1|S[0]~1_combout\ & (\PIP2|IDEX|saida2[26]~reg0_Duplicate_1_regout\)) # (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP2|IDEX|saida2[27]~reg0_Duplicate_1_regout\)))) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datab => \PIP2|IDEX|saida2[26]~reg0_Duplicate_1_regout\,
	datac => \PIP3|MUX1|S[0]~1_combout\,
	datad => \PIP2|IDEX|saida2[27]~reg0_Duplicate_1_regout\,
	combout => \PIP3|ULA|ShiftLeft0~153_combout\);

-- Location: LCCOMB_X69_Y18_N4
\PIP3|ULA|Mux63~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux63~18_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|EXMEM|ResultULA[2]~96_combout\ & ((\PIP3|ULA|ShiftLeft0~153_combout\))) # (!\PIP3|EXMEM|ResultULA[2]~96_combout\ & (\PIP3|ULA|Mux63~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux63~33_combout\,
	datab => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP3|EXMEM|ResultULA[2]~96_combout\,
	datad => \PIP3|ULA|ShiftLeft0~153_combout\,
	combout => \PIP3|ULA|Mux63~18_combout\);

-- Location: LCCOMB_X70_Y17_N16
\PIP3|ULA|ShiftLeft0~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~141_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftLeft0~177_combout\)) # (!\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftLeft0~179_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~177_combout\,
	datab => \PIP3|MUX1|S[1]~28_combout\,
	datac => \PIP2|IDEX|OrigAALU~regout\,
	datad => \PIP3|ULA|ShiftLeft0~179_combout\,
	combout => \PIP3|ULA|ShiftLeft0~141_combout\);

-- Location: LCCOMB_X70_Y17_N20
\PIP3|ULA|ShiftLeft0~170\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~170_combout\ = (\PIP3|ULA|ShiftLeft0~141_combout\) # ((\PIP2|IDEX|OrigAALU~regout\ & \PIP2|IDEX|signImm\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP3|ULA|ShiftLeft0~141_combout\,
	datad => \PIP2|IDEX|signImm\(15),
	combout => \PIP3|ULA|ShiftLeft0~170_combout\);

-- Location: LCCOMB_X68_Y17_N22
\PIP3|ULA|ShiftLeft0~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~133_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftLeft0~125_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftLeft0~168_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~168_combout\,
	datab => \PIP3|ULA|ShiftLeft0~125_combout\,
	datac => \PIP3|MUX1|S[1]~28_combout\,
	combout => \PIP3|ULA|ShiftLeft0~133_combout\);

-- Location: LCCOMB_X67_Y20_N22
\PIP3|ULA|ShiftLeft0~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~142_combout\ = (\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|ULA|ShiftLeft0~133_combout\))) # (!\PIP3|MUX1|S[2]~29_combout\ & (\PIP3|ULA|ShiftLeft0~170_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[2]~29_combout\,
	datac => \PIP3|ULA|ShiftLeft0~170_combout\,
	datad => \PIP3|ULA|ShiftLeft0~133_combout\,
	combout => \PIP3|ULA|ShiftLeft0~142_combout\);

-- Location: LCCOMB_X69_Y17_N14
\PIP3|ULA|ShiftLeft0~181\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~181_combout\ = ((\PIP3|MUX1|S[0]~1_combout\ & ((\PIP2|IDEX|saida2[22]~reg0_Duplicate_1_regout\))) # (!\PIP3|MUX1|S[0]~1_combout\ & (\PIP2|IDEX|saida2[23]~reg0_Duplicate_1_regout\))) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[23]~reg0_Duplicate_1_regout\,
	datab => \PIP3|MUX1|S[0]~1_combout\,
	datac => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|saida2[22]~reg0_Duplicate_1_regout\,
	combout => \PIP3|ULA|ShiftLeft0~181_combout\);

-- Location: LCCOMB_X69_Y17_N2
\PIP3|ULA|ShiftLeft0~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~150_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftLeft0~181_combout\)) # (!\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftLeft2~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[1]~28_combout\,
	datab => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP3|ULA|ShiftLeft0~181_combout\,
	datad => \PIP3|ULA|ShiftLeft2~27_combout\,
	combout => \PIP3|ULA|ShiftLeft0~150_combout\);

-- Location: LCCOMB_X69_Y17_N0
\PIP3|ULA|ShiftLeft0~174\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~174_combout\ = (\PIP3|ULA|ShiftLeft0~150_combout\) # ((\PIP2|IDEX|signImm\(15) & \PIP2|IDEX|OrigAALU~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|signImm\(15),
	datac => \PIP2|IDEX|OrigAALU~regout\,
	datad => \PIP3|ULA|ShiftLeft0~150_combout\,
	combout => \PIP3|ULA|ShiftLeft0~174_combout\);

-- Location: LCCOMB_X69_Y18_N26
\PIP3|ULA|Mux63~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux63~19_combout\ = (\PIP3|EXMEM|ResultULA[2]~96_combout\ & (\PIP3|ULA|ShiftLeft0~142_combout\)) # (!\PIP3|EXMEM|ResultULA[2]~96_combout\ & ((\PIP3|ULA|ShiftLeft0~174_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[2]~96_combout\,
	datac => \PIP3|ULA|ShiftLeft0~142_combout\,
	datad => \PIP3|ULA|ShiftLeft0~174_combout\,
	combout => \PIP3|ULA|Mux63~19_combout\);

-- Location: LCCOMB_X69_Y18_N0
\PIP3|ULA|Mux63~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux63~20_combout\ = (\PIP3|ULA|ShiftLeft0~83_combout\ & (((\PIP3|ULA|Mux63~19_combout\)))) # (!\PIP3|ULA|ShiftLeft0~83_combout\ & ((\PIP3|ULA|Mux63~18_combout\) # ((\PIP3|MUX2|S[31]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~83_combout\,
	datab => \PIP3|ULA|Mux63~18_combout\,
	datac => \PIP3|MUX2|S[31]~17_combout\,
	datad => \PIP3|ULA|Mux63~19_combout\,
	combout => \PIP3|ULA|Mux63~20_combout\);

-- Location: LCCOMB_X67_Y22_N26
\PIP3|EXMEM|ResultULA[29]~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[29]~131_combout\ = (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\) # ((!\PIP3|ULA|Add0~8_combout\ & (\PIP3|MUX1|S[31]~0_combout\ & !\PIP3|ULA|ShiftRight0~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~8_combout\,
	datab => \PIP3|MUX1|S[31]~0_combout\,
	datac => \PIP3|ULA|ShiftRight0~50_combout\,
	datad => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	combout => \PIP3|EXMEM|ResultULA[29]~131_combout\);

-- Location: LCCOMB_X74_Y18_N4
\PIP3|ULA|cout~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~102_combout\ = \PIP3|MUX1|S[29]~3_combout\ $ (((\PIP2|IDEX|OrigAALU~regout\ & ((\PIP2|IDEX|signImm\(15)))) # (!\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|saida2[29]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP2|IDEX|saida2[29]~61_combout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP3|MUX1|S[29]~3_combout\,
	combout => \PIP3|ULA|cout~102_combout\);

-- Location: LCCOMB_X65_Y21_N0
\PIP3|EXMEM|ResultULA[2]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[2]~87_combout\ = (\PIP3|ULA|Add0~6_combout\) # (\PIP3|ULA|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|ULA|Add0~6_combout\,
	datad => \PIP3|ULA|Add0~4_combout\,
	combout => \PIP3|EXMEM|ResultULA[2]~87_combout\);

-- Location: LCCOMB_X67_Y25_N6
\PIP3|ULA|ShiftRight0~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~124_combout\ = (!\PIP3|EXMEM|ResultULA[2]~87_combout\ & ((\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftRight0~127_combout\))) # (!\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftRight0~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~2_combout\,
	datab => \PIP3|ULA|ShiftRight0~129_combout\,
	datac => \PIP3|EXMEM|ResultULA[2]~87_combout\,
	datad => \PIP3|ULA|ShiftRight0~127_combout\,
	combout => \PIP3|ULA|ShiftRight0~124_combout\);

-- Location: LCCOMB_X67_Y22_N28
\PIP3|ULA|Mux63~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux63~21_combout\ = (\PIP3|EXMEM|ResultULA[29]~129_combout\ & (\PIP3|EXMEM|ResultULA[29]~131_combout\ & ((\PIP3|ULA|ShiftRight0~124_combout\)))) # (!\PIP3|EXMEM|ResultULA[29]~129_combout\ & (((\PIP3|ULA|cout~102_combout\)) # 
-- (!\PIP3|EXMEM|ResultULA[29]~131_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[29]~129_combout\,
	datab => \PIP3|EXMEM|ResultULA[29]~131_combout\,
	datac => \PIP3|ULA|cout~102_combout\,
	datad => \PIP3|ULA|ShiftRight0~124_combout\,
	combout => \PIP3|ULA|Mux63~21_combout\);

-- Location: LCCOMB_X68_Y19_N14
\PIP3|ULA|ShiftLeft0~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~156_combout\ = (\PIP3|MUX1|S[3]~30_combout\ & ((\PIP3|ULA|ShiftLeft0~90_combout\))) # (!\PIP3|MUX1|S[3]~30_combout\ & (\PIP3|ULA|ShiftLeft0~121_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft0~121_combout\,
	datac => \PIP3|MUX1|S[3]~30_combout\,
	datad => \PIP3|ULA|ShiftLeft0~90_combout\,
	combout => \PIP3|ULA|ShiftLeft0~156_combout\);

-- Location: LCCOMB_X69_Y19_N28
\PIP3|ULA|Mux63~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux63~22_combout\ = (\PIP3|EXMEM|ResultULA[29]~128_combout\ & (((\PIP3|ULA|Mux63~21_combout\)))) # (!\PIP3|EXMEM|ResultULA[29]~128_combout\ & ((\PIP3|ULA|Mux63~21_combout\ & (\PIP3|ULA|Mux63~20_combout\)) # (!\PIP3|ULA|Mux63~21_combout\ & 
-- ((\PIP3|ULA|ShiftLeft0~156_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[29]~128_combout\,
	datab => \PIP3|ULA|Mux63~20_combout\,
	datac => \PIP3|ULA|Mux63~21_combout\,
	datad => \PIP3|ULA|ShiftLeft0~156_combout\,
	combout => \PIP3|ULA|Mux63~22_combout\);

-- Location: LCCOMB_X65_Y23_N24
\PIP3|ULA|ShiftLeft1~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~45_combout\ = (\PIP3|ULA|Add0~6_combout\ & (\PIP3|ULA|ShiftLeft1~21_combout\)) # (!\PIP3|ULA|Add0~6_combout\ & ((\PIP3|ULA|ShiftLeft1~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft1~21_combout\,
	datac => \PIP3|ULA|Add0~6_combout\,
	datad => \PIP3|ULA|ShiftLeft1~44_combout\,
	combout => \PIP3|ULA|ShiftLeft1~45_combout\);

-- Location: LCCOMB_X68_Y25_N22
\PIP3|ULA|ShiftRight2~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~67_combout\ = (\PIP3|ULA|ShiftRight2~40_combout\ & ((\PIP3|MUX1|S[3]~30_combout\ & (\PIP2|IDEX|saida2[31]~63_combout\)) # (!\PIP3|MUX1|S[3]~30_combout\ & ((\PIP3|ULA|ShiftRight0~128_combout\))))) # (!\PIP3|ULA|ShiftRight2~40_combout\ 
-- & (((\PIP2|IDEX|saida2[31]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight2~40_combout\,
	datab => \PIP3|MUX1|S[3]~30_combout\,
	datac => \PIP2|IDEX|saida2[31]~63_combout\,
	datad => \PIP3|ULA|ShiftRight0~128_combout\,
	combout => \PIP3|ULA|ShiftRight2~67_combout\);

-- Location: LCCOMB_X68_Y25_N18
\PIP3|ULA|ShiftRight2~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~80_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|ShiftRight2~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP3|ULA|ShiftRight2~67_combout\,
	combout => \PIP3|ULA|ShiftRight2~80_combout\);

-- Location: LCCOMB_X66_Y23_N2
\PIP3|ULA|Mux63~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux63~27_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & ((\PIP3|ULA|ShiftLeft2~25_combout\) # ((\PIP3|ULA|tmp~26_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & (((\PIP3|ULA|ShiftRight2~80_combout\ & !\PIP3|ULA|tmp~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft2~25_combout\,
	datab => \PIP3|MUX1|S[31]~0_combout\,
	datac => \PIP3|ULA|ShiftRight2~80_combout\,
	datad => \PIP3|ULA|tmp~26_combout\,
	combout => \PIP3|ULA|Mux63~27_combout\);

-- Location: LCCOMB_X66_Y23_N8
\PIP3|ULA|Mux63~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux63~28_combout\ = (\PIP3|ULA|tmp~26_combout\ & ((\PIP3|ULA|Mux63~27_combout\ & (\PIP3|MUX2|S[0]~0_combout\)) # (!\PIP3|ULA|Mux63~27_combout\ & ((\PIP3|MUX2|S[31]~1_combout\))))) # (!\PIP3|ULA|tmp~26_combout\ & 
-- (((\PIP3|ULA|Mux63~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[0]~0_combout\,
	datab => \PIP3|ULA|tmp~26_combout\,
	datac => \PIP3|MUX2|S[31]~1_combout\,
	datad => \PIP3|ULA|Mux63~27_combout\,
	combout => \PIP3|ULA|Mux63~28_combout\);

-- Location: LCCOMB_X66_Y23_N18
\PIP3|ULA|Mux63~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux63~29_combout\ = (\PIP3|EXMEM|ResultULA[18]~116_combout\ & (\PIP3|ULA|Mux63~26_combout\ & ((!\PIP3|EXMEM|ResultULA[18]~115_combout\)))) # (!\PIP3|EXMEM|ResultULA[18]~116_combout\ & (((\PIP3|ULA|Mux63~28_combout\) # 
-- (\PIP3|EXMEM|ResultULA[18]~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux63~26_combout\,
	datab => \PIP3|EXMEM|ResultULA[18]~116_combout\,
	datac => \PIP3|ULA|Mux63~28_combout\,
	datad => \PIP3|EXMEM|ResultULA[18]~115_combout\,
	combout => \PIP3|ULA|Mux63~29_combout\);

-- Location: LCCOMB_X65_Y23_N22
\PIP3|ULA|Mux63~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux63~30_combout\ = (\PIP3|EXMEM|ResultULA[18]~114_combout\ & ((\PIP3|ULA|Mux63~29_combout\ & (\PIP3|ULA|Mux63~32_combout\)) # (!\PIP3|ULA|Mux63~29_combout\ & ((\PIP3|ULA|ShiftLeft1~45_combout\))))) # (!\PIP3|EXMEM|ResultULA[18]~114_combout\ & 
-- (((\PIP3|ULA|Mux63~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux63~32_combout\,
	datab => \PIP3|EXMEM|ResultULA[18]~114_combout\,
	datac => \PIP3|ULA|ShiftLeft1~45_combout\,
	datad => \PIP3|ULA|Mux63~29_combout\,
	combout => \PIP3|ULA|Mux63~30_combout\);

-- Location: LCCOMB_X74_Y24_N30
\PIP3|ULA|cout~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~90_combout\ = (\PIP2|IDEX|saida2[5]~en_regout\ & ((\PIP2|IDEX|isShift~regout\) # (!\PIP2|IDEX|saida1[27]~reg0_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida1[27]~reg0_Duplicate_1_regout\,
	datac => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|isShift~regout\,
	combout => \PIP3|ULA|cout~90_combout\);

-- Location: LCCOMB_X74_Y24_N14
\PIP3|ULA|cout~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~101_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(15) $ (((!\PIP3|ULA|cout~90_combout\))))) # (!\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|saida2[27]~reg0_Duplicate_1_regout\ & \PIP3|ULA|cout~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|signImm\(15),
	datab => \PIP2|IDEX|saida2[27]~reg0_Duplicate_1_regout\,
	datac => \PIP2|IDEX|OrigAALU~regout\,
	datad => \PIP3|ULA|cout~90_combout\,
	combout => \PIP3|ULA|cout~101_combout\);

-- Location: LCCOMB_X74_Y24_N4
\PIP3|ULA|cout~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~91_combout\ = (\PIP2|IDEX|isShift~regout\ & (!\PIP2|IDEX|signImm\(15) & (\PIP3|ULA|cout~101_combout\ $ (!\PIP3|ULA|cout~90_combout\)))) # (!\PIP2|IDEX|isShift~regout\ & (((\PIP3|ULA|cout~101_combout\ & \PIP3|ULA|cout~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|signImm\(15),
	datab => \PIP2|IDEX|isShift~regout\,
	datac => \PIP3|ULA|cout~101_combout\,
	datad => \PIP3|ULA|cout~90_combout\,
	combout => \PIP3|ULA|cout~91_combout\);

-- Location: LCCOMB_X69_Y19_N0
\PIP3|ULA|cout~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~103_combout\ = (\PIP3|ULA|cout~91_combout\) # ((\PIP3|ULA|cout~93_combout\ & ((\PIP3|MUX2|S[27]~21_combout\) # (!\PIP3|MUX1|S[27]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[27]~5_combout\,
	datab => \PIP3|MUX2|S[27]~21_combout\,
	datac => \PIP3|ULA|cout~91_combout\,
	datad => \PIP3|ULA|cout~93_combout\,
	combout => \PIP3|ULA|cout~103_combout\);

-- Location: LCCOMB_X69_Y19_N24
\PIP3|ULA|soma~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|soma~24_combout\ = \PIP3|ULA|cout~102_combout\ $ (((\PIP3|MUX1|S[28]~4_combout\ & (\PIP3|MUX2|S[28]~20_combout\ & \PIP3|ULA|cout~103_combout\)) # (!\PIP3|MUX1|S[28]~4_combout\ & ((\PIP3|MUX2|S[28]~20_combout\) # (\PIP3|ULA|cout~103_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|cout~102_combout\,
	datab => \PIP3|MUX1|S[28]~4_combout\,
	datac => \PIP3|MUX2|S[28]~20_combout\,
	datad => \PIP3|ULA|cout~103_combout\,
	combout => \PIP3|ULA|soma~24_combout\);

-- Location: LCCOMB_X69_Y19_N2
\PIP3|ULA|soma~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|soma~23_combout\ = \PIP3|ULA|cout~102_combout\ $ (((\PIP3|MUX1|S[28]~4_combout\ & ((\PIP3|MUX2|S[28]~20_combout\) # (\PIP3|ULA|cout~89_combout\))) # (!\PIP3|MUX1|S[28]~4_combout\ & (\PIP3|MUX2|S[28]~20_combout\ & \PIP3|ULA|cout~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|cout~102_combout\,
	datab => \PIP3|MUX1|S[28]~4_combout\,
	datac => \PIP3|MUX2|S[28]~20_combout\,
	datad => \PIP3|ULA|cout~89_combout\,
	combout => \PIP3|ULA|soma~23_combout\);

-- Location: LCCOMB_X69_Y19_N26
\PIP3|ULA|Mux63~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux63~35_combout\ = (\PIP3|ULA|Mux63~34_combout\ & ((\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\) # ((\PIP3|ULA|soma~23_combout\)))) # (!\PIP3|ULA|Mux63~34_combout\ & (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (\PIP3|ULA|soma~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux63~34_combout\,
	datab => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|soma~24_combout\,
	datad => \PIP3|ULA|soma~23_combout\,
	combout => \PIP3|ULA|Mux63~35_combout\);

-- Location: LCCOMB_X69_Y19_N6
\PIP3|ULA|Mux63~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux63~31_combout\ = (\PIP3|EXMEM|ResultULA[2]~84_combout\ & (!\PIP3|EXMEM|ResultULA[2]~91_combout\)) # (!\PIP3|EXMEM|ResultULA[2]~84_combout\ & ((\PIP3|EXMEM|ResultULA[2]~91_combout\ & (\PIP3|ULA|Mux63~30_combout\)) # 
-- (!\PIP3|EXMEM|ResultULA[2]~91_combout\ & ((\PIP3|ULA|Mux63~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[2]~84_combout\,
	datab => \PIP3|EXMEM|ResultULA[2]~91_combout\,
	datac => \PIP3|ULA|Mux63~30_combout\,
	datad => \PIP3|ULA|Mux63~35_combout\,
	combout => \PIP3|ULA|Mux63~31_combout\);

-- Location: LCCOMB_X69_Y19_N22
\PIP3|ULA|Mux63\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux63~combout\ = (\PIP3|EXMEM|ResultULA[29]~130_combout\ & ((\PIP3|ULA|Mux63~31_combout\ & (!\PIP3|ULA|Mux63~23_combout\)) # (!\PIP3|ULA|Mux63~31_combout\ & ((\PIP3|ULA|Mux63~22_combout\))))) # (!\PIP3|EXMEM|ResultULA[29]~130_combout\ & 
-- (((\PIP3|ULA|Mux63~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[29]~130_combout\,
	datab => \PIP3|ULA|Mux63~23_combout\,
	datac => \PIP3|ULA|Mux63~22_combout\,
	datad => \PIP3|ULA|Mux63~31_combout\,
	combout => \PIP3|ULA|Mux63~combout\);

-- Location: LCFF_X69_Y19_N23
\PIP3|EXMEM|ResultULA[29]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|ULA|Mux63~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|ResultULA[29]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X76_Y18_N30
\PIP3|EXMEM|ResultULA[29]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[29]~81_combout\ = (\PIP3|EXMEM|ResultULA[29]~reg0_Duplicate_1_regout\) # (!\PIP3|EXMEM|ResultULA[0]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	datad => \PIP3|EXMEM|ResultULA[29]~reg0_Duplicate_1_regout\,
	combout => \PIP3|EXMEM|ResultULA[29]~81_combout\);

-- Location: LCFF_X76_Y18_N27
\PIP4|MEMWB|ResultULA[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP3|EXMEM|ResultULA[29]~81_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|ResultULA\(29));

-- Location: LCCOMB_X76_Y18_N26
\PIP5|WriData[29]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP5|WriData[29]~29_combout\ = (!\rst~combout\ & ((\PIP4|MEMWB|MemparaRegOUT~regout\ & ((\PIP4|MEMWB|ResultULA\(29)))) # (!\PIP4|MEMWB|MemparaRegOUT~regout\ & (\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(29),
	datab => \rst~combout\,
	datac => \PIP4|MEMWB|ResultULA\(29),
	datad => \PIP4|MEMWB|MemparaRegOUT~regout\,
	combout => \PIP5|WriData[29]~29_combout\);

-- Location: LCCOMB_X81_Y22_N6
\PIP2|DataEscrita[29]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|DataEscrita[29]~29_combout\ = (\PIP2|isJALout~3_combout\ & ((\PIP5|WriData[29]~29_combout\))) # (!\PIP2|isJALout~3_combout\ & (\PIP1|IFID|PC4OUT\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|isJALout~3_combout\,
	datac => \PIP1|IFID|PC4OUT\(29),
	datad => \PIP5|WriData[29]~29_combout\,
	combout => \PIP2|DataEscrita[29]~29_combout\);

-- Location: LCCOMB_X94_Y26_N22
\PIP2|BREG|regs[13][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[13][29]~feeder_combout\ = \PIP2|DataEscrita[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[29]~29_combout\,
	combout => \PIP2|BREG|regs[13][29]~feeder_combout\);

-- Location: LCFF_X94_Y26_N23
\PIP2|BREG|regs[13][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[13][29]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[13][29]~regout\);

-- Location: LCFF_X91_Y26_N27
\PIP2|BREG|regs[5][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[29]~29_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[5][29]~regout\);

-- Location: LCCOMB_X91_Y26_N26
\PIP2|BREG|Mux2~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux2~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[7][29]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|regs[5][29]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[7][29]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|regs[5][29]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux2~17_combout\);

-- Location: LCCOMB_X85_Y26_N10
\PIP2|BREG|Mux2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux2~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux2~17_combout\ & (\PIP2|BREG|regs[15][29]~regout\)) # (!\PIP2|BREG|Mux2~17_combout\ & ((\PIP2|BREG|regs[13][29]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux2~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[15][29]~regout\,
	datab => \PIP2|BREG|regs[13][29]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux2~17_combout\,
	combout => \PIP2|BREG|Mux2~18_combout\);

-- Location: LCFF_X85_Y23_N5
\PIP2|BREG|regs[10][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[29]~29_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[10][29]~regout\);

-- Location: LCCOMB_X85_Y27_N20
\PIP2|BREG|regs[8][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[8][29]~feeder_combout\ = \PIP2|DataEscrita[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[29]~29_combout\,
	combout => \PIP2|BREG|regs[8][29]~feeder_combout\);

-- Location: LCFF_X85_Y27_N21
\PIP2|BREG|regs[8][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[8][29]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[8][29]~regout\);

-- Location: LCCOMB_X85_Y23_N4
\PIP2|BREG|Mux2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux2~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[10][29]~regout\)) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[8][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|regs[10][29]~regout\,
	datad => \PIP2|BREG|regs[8][29]~regout\,
	combout => \PIP2|BREG|Mux2~14_combout\);

-- Location: LCCOMB_X85_Y23_N2
\PIP2|BREG|Mux2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux2~15_combout\ = (\PIP2|BREG|Mux2~14_combout\) # ((\PIP2|BREG|regs[2][29]~regout\ & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[2][29]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP2|BREG|Mux2~14_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux2~15_combout\);

-- Location: LCFF_X89_Y26_N7
\PIP2|BREG|regs[6][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[29]~29_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[6][29]~regout\);

-- Location: LCCOMB_X89_Y26_N6
\PIP2|BREG|Mux2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux2~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[6][29]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[4][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[4][29]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP2|BREG|regs[6][29]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux2~12_combout\);

-- Location: LCFF_X85_Y26_N13
\PIP2|BREG|regs[14][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[29]~29_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[14][29]~regout\);

-- Location: LCCOMB_X85_Y26_N6
\PIP2|BREG|Mux2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux2~13_combout\ = (\PIP2|BREG|Mux2~12_combout\ & (((\PIP2|BREG|regs[14][29]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # (!\PIP2|BREG|Mux2~12_combout\ & (\PIP2|BREG|regs[12][29]~regout\ & 
-- (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[12][29]~regout\,
	datab => \PIP2|BREG|Mux2~12_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|regs[14][29]~regout\,
	combout => \PIP2|BREG|Mux2~13_combout\);

-- Location: LCCOMB_X85_Y26_N16
\PIP2|BREG|Mux2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux2~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)) # ((\PIP2|BREG|Mux2~13_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|Mux2~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|Mux2~15_combout\,
	datad => \PIP2|BREG|Mux2~13_combout\,
	combout => \PIP2|BREG|Mux2~16_combout\);

-- Location: LCCOMB_X82_Y26_N26
\PIP2|BREG|Mux2~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux2~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux2~16_combout\ & ((\PIP2|BREG|Mux2~18_combout\))) # (!\PIP2|BREG|Mux2~16_combout\ & (\PIP2|BREG|Mux2~11_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux2~11_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|Mux2~18_combout\,
	datad => \PIP2|BREG|Mux2~16_combout\,
	combout => \PIP2|BREG|Mux2~19_combout\);

-- Location: LCCOMB_X93_Y17_N30
\PIP2|BREG|regs[27][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[27][29]~feeder_combout\ = \PIP2|DataEscrita[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[29]~29_combout\,
	combout => \PIP2|BREG|regs[27][29]~feeder_combout\);

-- Location: LCFF_X93_Y17_N31
\PIP2|BREG|regs[27][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[27][29]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[27][29]~regout\);

-- Location: LCCOMB_X92_Y17_N26
\PIP2|BREG|regs[26][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[26][29]~feeder_combout\ = \PIP2|DataEscrita[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[29]~29_combout\,
	combout => \PIP2|BREG|regs[26][29]~feeder_combout\);

-- Location: LCFF_X92_Y17_N27
\PIP2|BREG|regs[26][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[26][29]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[26][29]~regout\);

-- Location: LCCOMB_X92_Y17_N28
\PIP2|BREG|Mux2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux2~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[27][29]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & \PIP2|BREG|regs[26][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP2|BREG|regs[27][29]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|regs[26][29]~regout\,
	combout => \PIP2|BREG|Mux2~7_combout\);

-- Location: LCCOMB_X91_Y17_N10
\PIP2|BREG|Mux2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux2~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux2~7_combout\ & ((\PIP2|BREG|regs[31][29]~regout\))) # (!\PIP2|BREG|Mux2~7_combout\ & (\PIP2|BREG|regs[30][29]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP2|BREG|regs[30][29]~regout\,
	datac => \PIP2|BREG|regs[31][29]~regout\,
	datad => \PIP2|BREG|Mux2~7_combout\,
	combout => \PIP2|BREG|Mux2~8_combout\);

-- Location: LCCOMB_X87_Y20_N2
\PIP2|BREG|regs[22][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[22][29]~feeder_combout\ = \PIP2|DataEscrita[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[29]~29_combout\,
	combout => \PIP2|BREG|regs[22][29]~feeder_combout\);

-- Location: LCFF_X87_Y20_N3
\PIP2|BREG|regs[22][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[22][29]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[22][29]~regout\);

-- Location: LCCOMB_X88_Y19_N26
\PIP2|BREG|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux2~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|regs[22][29]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|regs[18][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[18][29]~regout\,
	datab => \PIP2|BREG|regs[22][29]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux2~0_combout\);

-- Location: LCCOMB_X86_Y19_N22
\PIP2|BREG|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux2~1_combout\ = (\PIP2|BREG|Mux2~0_combout\ & (((\PIP2|BREG|regs[23][29]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP2|BREG|Mux2~0_combout\ & (\PIP2|BREG|regs[19][29]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[19][29]~regout\,
	datab => \PIP2|BREG|regs[23][29]~regout\,
	datac => \PIP2|BREG|Mux2~0_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux2~1_combout\);

-- Location: LCCOMB_X86_Y19_N30
\PIP2|BREG|Mux2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux2~9_combout\ = (\PIP2|BREG|Mux2~6_combout\ & (((\PIP2|BREG|Mux2~8_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)))) # (!\PIP2|BREG|Mux2~6_combout\ & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\PIP2|BREG|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux2~6_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|Mux2~8_combout\,
	datad => \PIP2|BREG|Mux2~1_combout\,
	combout => \PIP2|BREG|Mux2~9_combout\);

-- Location: LCCOMB_X82_Y20_N4
\PIP2|BREG|Mux2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux2~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & ((\PIP2|BREG|Mux2~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & (\PIP2|BREG|Mux2~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25),
	datac => \PIP2|BREG|Mux2~19_combout\,
	datad => \PIP2|BREG|Mux2~9_combout\,
	combout => \PIP2|BREG|Mux2~20_combout\);

-- Location: LCCOMB_X78_Y20_N22
\PIP2|SOMB|result[28]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|SOMB|result[28]~52_combout\ = ((\PIP2|imm32[29]~14_combout\ $ (\PIP1|IFID|PC4OUT\(28) $ (!\PIP2|SOMB|result[27]~51\)))) # (GND)
-- \PIP2|SOMB|result[28]~53\ = CARRY((\PIP2|imm32[29]~14_combout\ & ((\PIP1|IFID|PC4OUT\(28)) # (!\PIP2|SOMB|result[27]~51\))) # (!\PIP2|imm32[29]~14_combout\ & (\PIP1|IFID|PC4OUT\(28) & !\PIP2|SOMB|result[27]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|imm32[29]~14_combout\,
	datab => \PIP1|IFID|PC4OUT\(28),
	datad => VCC,
	cin => \PIP2|SOMB|result[27]~51\,
	combout => \PIP2|SOMB|result[28]~52_combout\,
	cout => \PIP2|SOMB|result[28]~53\);

-- Location: LCCOMB_X78_Y20_N24
\PIP2|SOMB|result[29]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|SOMB|result[29]~54_combout\ = (\PIP2|imm32[29]~14_combout\ & ((\PIP1|IFID|PC4OUT\(29) & (\PIP2|SOMB|result[28]~53\ & VCC)) # (!\PIP1|IFID|PC4OUT\(29) & (!\PIP2|SOMB|result[28]~53\)))) # (!\PIP2|imm32[29]~14_combout\ & ((\PIP1|IFID|PC4OUT\(29) & 
-- (!\PIP2|SOMB|result[28]~53\)) # (!\PIP1|IFID|PC4OUT\(29) & ((\PIP2|SOMB|result[28]~53\) # (GND)))))
-- \PIP2|SOMB|result[29]~55\ = CARRY((\PIP2|imm32[29]~14_combout\ & (!\PIP1|IFID|PC4OUT\(29) & !\PIP2|SOMB|result[28]~53\)) # (!\PIP2|imm32[29]~14_combout\ & ((!\PIP2|SOMB|result[28]~53\) # (!\PIP1|IFID|PC4OUT\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|imm32[29]~14_combout\,
	datab => \PIP1|IFID|PC4OUT\(29),
	datad => VCC,
	cin => \PIP2|SOMB|result[28]~53\,
	combout => \PIP2|SOMB|result[29]~54_combout\,
	cout => \PIP2|SOMB|result[29]~55\);

-- Location: LCCOMB_X82_Y20_N30
\PIP2|SOMB|Add0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|SOMB|Add0~3_combout\ = (!\PIP2|CTRL|Mux11~0_combout\ & ((\PIP2|process_1~4_combout\ & (\PIP2|BREG|Mux2~20_combout\)) # (!\PIP2|process_1~4_combout\ & ((\PIP2|SOMB|result[29]~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|CTRL|Mux11~0_combout\,
	datab => \PIP2|BREG|Mux2~20_combout\,
	datac => \PIP2|process_1~4_combout\,
	datad => \PIP2|SOMB|result[29]~54_combout\,
	combout => \PIP2|SOMB|Add0~3_combout\);

-- Location: LCFF_X82_Y20_N31
\PIP2|IDEX|PCbranch[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|SOMB|Add0~3_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|PCbranch\(29));

-- Location: LCCOMB_X81_Y22_N20
\PIP1|PCatualaux2[29]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[29]~57_combout\ = (\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP2|IDEX|PCbranch\(29)))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP1|IFID|PC4OUT\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(29),
	datab => \PIP2|IDEX|PCbranch\(29),
	datad => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	combout => \PIP1|PCatualaux2[29]~57_combout\);

-- Location: LCCOMB_X79_Y19_N24
\PIP1|IFID|PC4OUT[29]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|IFID|PC4OUT[29]~83_combout\ = (\PIP1|IFID|PC4OUT[28]~82\ & (((!\PIP1|PCatualaux2[29]~57_combout\)) # (!\inicio~regout\))) # (!\PIP1|IFID|PC4OUT[28]~82\ & (((\inicio~regout\ & \PIP1|PCatualaux2[29]~57_combout\)) # (GND)))
-- \PIP1|IFID|PC4OUT[29]~84\ = CARRY(((!\PIP1|IFID|PC4OUT[28]~82\) # (!\PIP1|PCatualaux2[29]~57_combout\)) # (!\inicio~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inicio~regout\,
	datab => \PIP1|PCatualaux2[29]~57_combout\,
	datad => VCC,
	cin => \PIP1|IFID|PC4OUT[28]~82\,
	combout => \PIP1|IFID|PC4OUT[29]~83_combout\,
	cout => \PIP1|IFID|PC4OUT[29]~84\);

-- Location: LCFF_X79_Y19_N25
\PIP1|IFID|PC4OUT[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP1|IFID|PC4OUT[29]~83_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PC4OUT\(29));

-- Location: LCCOMB_X78_Y20_N26
\PIP2|SOMB|result[30]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|SOMB|result[30]~56_combout\ = ((\PIP2|imm32[29]~14_combout\ $ (\PIP1|IFID|PC4OUT\(30) $ (!\PIP2|SOMB|result[29]~55\)))) # (GND)
-- \PIP2|SOMB|result[30]~57\ = CARRY((\PIP2|imm32[29]~14_combout\ & ((\PIP1|IFID|PC4OUT\(30)) # (!\PIP2|SOMB|result[29]~55\))) # (!\PIP2|imm32[29]~14_combout\ & (\PIP1|IFID|PC4OUT\(30) & !\PIP2|SOMB|result[29]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|imm32[29]~14_combout\,
	datab => \PIP1|IFID|PC4OUT\(30),
	datad => VCC,
	cin => \PIP2|SOMB|result[29]~55\,
	combout => \PIP2|SOMB|result[30]~56_combout\,
	cout => \PIP2|SOMB|result[30]~57\);

-- Location: LCFF_X87_Y18_N21
\PIP2|BREG|regs[27][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[30]~30_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[27][30]~regout\);

-- Location: LCFF_X89_Y22_N15
\PIP2|BREG|regs[30][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[30]~30_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[30][30]~regout\);

-- Location: LCCOMB_X89_Y22_N16
\PIP2|BREG|Mux1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux1~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|regs[30][30]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|regs[26][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[26][30]~regout\,
	datab => \PIP2|BREG|regs[30][30]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux1~7_combout\);

-- Location: LCCOMB_X91_Y17_N6
\PIP2|BREG|Mux1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux1~8_combout\ = (\PIP2|BREG|Mux1~7_combout\ & ((\PIP2|BREG|regs[31][30]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP2|BREG|Mux1~7_combout\ & (((\PIP2|BREG|regs[27][30]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[31][30]~regout\,
	datab => \PIP2|BREG|regs[27][30]~regout\,
	datac => \PIP2|BREG|Mux1~7_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux1~8_combout\);

-- Location: LCFF_X87_Y23_N17
\PIP2|BREG|regs[23][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[30]~30_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[23][30]~regout\);

-- Location: LCCOMB_X87_Y20_N0
\PIP2|BREG|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux1~1_combout\ = (\PIP2|BREG|Mux1~0_combout\ & (((\PIP2|BREG|regs[23][30]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))) # (!\PIP2|BREG|Mux1~0_combout\ & 
-- (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|regs[22][30]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux1~0_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|regs[22][30]~regout\,
	datad => \PIP2|BREG|regs[23][30]~regout\,
	combout => \PIP2|BREG|Mux1~1_combout\);

-- Location: LCCOMB_X94_Y23_N6
\PIP2|BREG|regs[24][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[24][30]~feeder_combout\ = \PIP2|DataEscrita[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[30]~30_combout\,
	combout => \PIP2|BREG|regs[24][30]~feeder_combout\);

-- Location: LCFF_X94_Y23_N7
\PIP2|BREG|regs[24][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[24][30]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[24][30]~regout\);

-- Location: LCCOMB_X90_Y22_N8
\PIP2|BREG|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux1~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|regs[28][30]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|regs[24][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[28][30]~regout\,
	datab => \PIP2|BREG|regs[24][30]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux1~2_combout\);

-- Location: LCCOMB_X89_Y23_N0
\PIP2|BREG|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux1~3_combout\ = (\PIP2|BREG|Mux1~2_combout\ & (((\PIP2|BREG|regs[29][30]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP2|BREG|Mux1~2_combout\ & (\PIP2|BREG|regs[25][30]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[25][30]~regout\,
	datab => \PIP2|BREG|Mux1~2_combout\,
	datac => \PIP2|BREG|regs[29][30]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux1~3_combout\);

-- Location: LCFF_X90_Y24_N27
\PIP2|BREG|regs[21][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[30]~30_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[21][30]~regout\);

-- Location: LCCOMB_X94_Y24_N16
\PIP2|BREG|regs[17][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[17][30]~feeder_combout\ = \PIP2|DataEscrita[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[30]~30_combout\,
	combout => \PIP2|BREG|regs[17][30]~feeder_combout\);

-- Location: LCFF_X94_Y24_N17
\PIP2|BREG|regs[17][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[17][30]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[17][30]~regout\);

-- Location: LCCOMB_X94_Y24_N14
\PIP2|BREG|Mux1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux1~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[17][30]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[16][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[16][30]~regout\,
	datab => \PIP2|BREG|regs[17][30]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux1~4_combout\);

-- Location: LCCOMB_X90_Y24_N0
\PIP2|BREG|Mux1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux1~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux1~4_combout\ & ((\PIP2|BREG|regs[21][30]~regout\))) # (!\PIP2|BREG|Mux1~4_combout\ & (\PIP2|BREG|regs[20][30]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[20][30]~regout\,
	datab => \PIP2|BREG|regs[21][30]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux1~4_combout\,
	combout => \PIP2|BREG|Mux1~5_combout\);

-- Location: LCCOMB_X90_Y24_N30
\PIP2|BREG|Mux1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux1~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|Mux1~3_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux1~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP2|BREG|Mux1~3_combout\,
	datad => \PIP2|BREG|Mux1~5_combout\,
	combout => \PIP2|BREG|Mux1~6_combout\);

-- Location: LCCOMB_X90_Y24_N12
\PIP2|BREG|Mux1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux1~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux1~6_combout\ & (\PIP2|BREG|Mux1~8_combout\)) # (!\PIP2|BREG|Mux1~6_combout\ & ((\PIP2|BREG|Mux1~1_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|Mux1~8_combout\,
	datac => \PIP2|BREG|Mux1~1_combout\,
	datad => \PIP2|BREG|Mux1~6_combout\,
	combout => \PIP2|BREG|Mux1~9_combout\);

-- Location: LCFF_X76_Y19_N11
\PIP2|BREG|regs[15][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[30]~30_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[15][30]~regout\);

-- Location: LCCOMB_X93_Y26_N18
\PIP2|BREG|Mux1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux1~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[7][30]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[5][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[5][30]~regout\,
	datab => \PIP2|BREG|regs[7][30]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux1~17_combout\);

-- Location: LCCOMB_X93_Y26_N4
\PIP2|BREG|Mux1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux1~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux1~17_combout\ & ((\PIP2|BREG|regs[15][30]~regout\))) # (!\PIP2|BREG|Mux1~17_combout\ & (\PIP2|BREG|regs[13][30]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[13][30]~regout\,
	datab => \PIP2|BREG|regs[15][30]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux1~17_combout\,
	combout => \PIP2|BREG|Mux1~18_combout\);

-- Location: LCFF_X80_Y26_N11
\PIP2|BREG|regs[9][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[30]~30_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[9][30]~regout\);

-- Location: LCCOMB_X80_Y26_N10
\PIP2|BREG|Mux1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux1~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|regs[9][30]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|regs[1][30]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[1][30]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP2|BREG|regs[9][30]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux1~10_combout\);

-- Location: LCCOMB_X83_Y26_N2
\PIP2|BREG|Mux1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux1~11_combout\ = (\PIP2|BREG|Mux1~10_combout\ & (((\PIP2|BREG|regs[11][30]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP2|BREG|Mux1~10_combout\ & (\PIP2|BREG|regs[3][30]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[3][30]~regout\,
	datab => \PIP2|BREG|regs[11][30]~regout\,
	datac => \PIP2|BREG|Mux1~10_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux1~11_combout\);

-- Location: LCCOMB_X92_Y25_N28
\PIP2|BREG|regs[14][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[14][30]~feeder_combout\ = \PIP2|DataEscrita[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[30]~30_combout\,
	combout => \PIP2|BREG|regs[14][30]~feeder_combout\);

-- Location: LCFF_X92_Y25_N29
\PIP2|BREG|regs[14][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[14][30]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[14][30]~regout\);

-- Location: LCCOMB_X94_Y27_N18
\PIP2|BREG|regs[6][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[6][30]~feeder_combout\ = \PIP2|DataEscrita[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[30]~30_combout\,
	combout => \PIP2|BREG|regs[6][30]~feeder_combout\);

-- Location: LCFF_X94_Y27_N19
\PIP2|BREG|regs[6][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[6][30]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[6][30]~regout\);

-- Location: LCCOMB_X86_Y27_N12
\PIP2|BREG|Mux1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux1~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[6][30]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[4][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[4][30]~regout\,
	datab => \PIP2|BREG|regs[6][30]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux1~12_combout\);

-- Location: LCCOMB_X85_Y26_N4
\PIP2|BREG|Mux1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux1~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux1~12_combout\ & ((\PIP2|BREG|regs[14][30]~regout\))) # (!\PIP2|BREG|Mux1~12_combout\ & (\PIP2|BREG|regs[12][30]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[12][30]~regout\,
	datab => \PIP2|BREG|regs[14][30]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux1~12_combout\,
	combout => \PIP2|BREG|Mux1~13_combout\);

-- Location: LCCOMB_X85_Y23_N30
\PIP2|BREG|Mux1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux1~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[10][30]~regout\))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[8][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[8][30]~regout\,
	datab => \PIP2|BREG|regs[10][30]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux1~14_combout\);

-- Location: LCCOMB_X85_Y23_N0
\PIP2|BREG|Mux1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux1~15_combout\ = (\PIP2|BREG|Mux1~14_combout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|regs[2][30]~regout\ & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[2][30]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP2|BREG|Mux1~14_combout\,
	combout => \PIP2|BREG|Mux1~15_combout\);

-- Location: LCCOMB_X85_Y26_N18
\PIP2|BREG|Mux1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux1~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)) # ((\PIP2|BREG|Mux1~13_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux1~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|Mux1~13_combout\,
	datad => \PIP2|BREG|Mux1~15_combout\,
	combout => \PIP2|BREG|Mux1~16_combout\);

-- Location: LCCOMB_X94_Y26_N26
\PIP2|BREG|Mux1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux1~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux1~16_combout\ & (\PIP2|BREG|Mux1~18_combout\)) # (!\PIP2|BREG|Mux1~16_combout\ & ((\PIP2|BREG|Mux1~11_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP2|BREG|Mux1~18_combout\,
	datac => \PIP2|BREG|Mux1~11_combout\,
	datad => \PIP2|BREG|Mux1~16_combout\,
	combout => \PIP2|BREG|Mux1~19_combout\);

-- Location: LCCOMB_X82_Y20_N12
\PIP2|BREG|Mux1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux1~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & (\PIP2|BREG|Mux1~9_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & ((\PIP2|BREG|Mux1~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25),
	datac => \PIP2|BREG|Mux1~9_combout\,
	datad => \PIP2|BREG|Mux1~19_combout\,
	combout => \PIP2|BREG|Mux1~20_combout\);

-- Location: LCCOMB_X82_Y20_N20
\PIP2|SOMB|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|SOMB|Add0~4_combout\ = (!\PIP2|CTRL|Mux11~0_combout\ & ((\PIP2|process_1~4_combout\ & ((\PIP2|BREG|Mux1~20_combout\))) # (!\PIP2|process_1~4_combout\ & (\PIP2|SOMB|result[30]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|CTRL|Mux11~0_combout\,
	datab => \PIP2|SOMB|result[30]~56_combout\,
	datac => \PIP2|process_1~4_combout\,
	datad => \PIP2|BREG|Mux1~20_combout\,
	combout => \PIP2|SOMB|Add0~4_combout\);

-- Location: LCFF_X82_Y20_N21
\PIP2|IDEX|PCbranch[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|SOMB|Add0~4_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|PCbranch\(30));

-- Location: LCCOMB_X76_Y19_N10
\PIP1|PCatualaux2[30]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[30]~58_combout\ = (\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP2|IDEX|PCbranch\(30)))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP1|IFID|PC4OUT\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datab => \PIP1|IFID|PC4OUT\(30),
	datad => \PIP2|IDEX|PCbranch\(30),
	combout => \PIP1|PCatualaux2[30]~58_combout\);

-- Location: LCCOMB_X79_Y19_N26
\PIP1|IFID|PC4OUT[30]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|IFID|PC4OUT[30]~85_combout\ = (\PIP1|IFID|PC4OUT[29]~84\ & (\inicio~regout\ & (\PIP1|PCatualaux2[30]~58_combout\ & VCC))) # (!\PIP1|IFID|PC4OUT[29]~84\ & ((((\inicio~regout\ & \PIP1|PCatualaux2[30]~58_combout\)))))
-- \PIP1|IFID|PC4OUT[30]~86\ = CARRY((\inicio~regout\ & (\PIP1|PCatualaux2[30]~58_combout\ & !\PIP1|IFID|PC4OUT[29]~84\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inicio~regout\,
	datab => \PIP1|PCatualaux2[30]~58_combout\,
	datad => VCC,
	cin => \PIP1|IFID|PC4OUT[29]~84\,
	combout => \PIP1|IFID|PC4OUT[30]~85_combout\,
	cout => \PIP1|IFID|PC4OUT[30]~86\);

-- Location: LCFF_X79_Y19_N27
\PIP1|IFID|PC4OUT[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP1|IFID|PC4OUT[30]~85_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PC4OUT\(30));

-- Location: LCCOMB_X78_Y20_N28
\PIP2|SOMB|result[31]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|SOMB|result[31]~58_combout\ = \PIP1|IFID|PC4OUT\(31) $ (\PIP2|SOMB|result[30]~57\ $ (\PIP2|imm32[29]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PIP1|IFID|PC4OUT\(31),
	datad => \PIP2|imm32[29]~14_combout\,
	cin => \PIP2|SOMB|result[30]~57\,
	combout => \PIP2|SOMB|result[31]~58_combout\);

-- Location: LCFF_X81_Y27_N19
\PIP2|BREG|regs[3][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[31]~31_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[3][31]~regout\);

-- Location: LCFF_X81_Y26_N23
\PIP2|BREG|regs[9][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[31]~31_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[9][31]~regout\);

-- Location: LCCOMB_X81_Y26_N22
\PIP2|BREG|Mux0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux0~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|regs[9][31]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|regs[1][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[1][31]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|regs[9][31]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux0~10_combout\);

-- Location: LCCOMB_X81_Y27_N16
\PIP2|BREG|Mux0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux0~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux0~10_combout\ & (\PIP2|BREG|regs[11][31]~regout\)) # (!\PIP2|BREG|Mux0~10_combout\ & ((\PIP2|BREG|regs[3][31]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[11][31]~regout\,
	datab => \PIP2|BREG|regs[3][31]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP2|BREG|Mux0~10_combout\,
	combout => \PIP2|BREG|Mux0~11_combout\);

-- Location: LCFF_X80_Y19_N13
\PIP2|BREG|regs[15][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|DataEscrita[31]~31_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[15][31]~regout\);

-- Location: LCCOMB_X93_Y27_N28
\PIP2|BREG|regs[5][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[5][31]~feeder_combout\ = \PIP2|DataEscrita[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[31]~31_combout\,
	combout => \PIP2|BREG|regs[5][31]~feeder_combout\);

-- Location: LCFF_X93_Y27_N29
\PIP2|BREG|regs[5][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[5][31]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[5][31]~regout\);

-- Location: LCCOMB_X93_Y27_N26
\PIP2|BREG|Mux0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux0~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[7][31]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|regs[5][31]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[7][31]~regout\,
	datab => \PIP2|BREG|regs[5][31]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux0~17_combout\);

-- Location: LCCOMB_X92_Y25_N6
\PIP2|BREG|Mux0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux0~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux0~17_combout\ & ((\PIP2|BREG|regs[15][31]~regout\))) # (!\PIP2|BREG|Mux0~17_combout\ & (\PIP2|BREG|regs[13][31]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[13][31]~regout\,
	datab => \PIP2|BREG|regs[15][31]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux0~17_combout\,
	combout => \PIP2|BREG|Mux0~18_combout\);

-- Location: LCCOMB_X89_Y22_N4
\PIP2|BREG|Mux0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux0~19_combout\ = (\PIP2|BREG|Mux0~16_combout\ & (((\PIP2|BREG|Mux0~18_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))) # (!\PIP2|BREG|Mux0~16_combout\ & 
-- (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|Mux0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux0~16_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|Mux0~11_combout\,
	datad => \PIP2|BREG|Mux0~18_combout\,
	combout => \PIP2|BREG|Mux0~19_combout\);

-- Location: LCCOMB_X89_Y22_N30
\PIP2|BREG|regs[30][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[30][31]~feeder_combout\ = \PIP2|DataEscrita[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[31]~31_combout\,
	combout => \PIP2|BREG|regs[30][31]~feeder_combout\);

-- Location: LCFF_X89_Y22_N31
\PIP2|BREG|regs[30][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[30][31]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[30][31]~regout\);

-- Location: LCFF_X94_Y25_N5
\PIP2|BREG|regs[27][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[31]~31_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[27][31]~regout\);

-- Location: LCCOMB_X90_Y18_N6
\PIP2|BREG|Mux0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux0~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|regs[27][31]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[26][31]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[26][31]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|regs[27][31]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux0~7_combout\);

-- Location: LCCOMB_X89_Y22_N28
\PIP2|BREG|Mux0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux0~8_combout\ = (\PIP2|BREG|Mux0~7_combout\ & ((\PIP2|BREG|regs[31][31]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP2|BREG|Mux0~7_combout\ & (((\PIP2|BREG|regs[30][31]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[31][31]~regout\,
	datab => \PIP2|BREG|regs[30][31]~regout\,
	datac => \PIP2|BREG|Mux0~7_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux0~8_combout\);

-- Location: LCFF_X87_Y23_N23
\PIP2|BREG|regs[23][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[31]~31_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[23][31]~regout\);

-- Location: LCCOMB_X88_Y19_N30
\PIP2|BREG|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux0~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|regs[22][31]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|regs[18][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[18][31]~regout\,
	datab => \PIP2|BREG|regs[22][31]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux0~0_combout\);

-- Location: LCCOMB_X89_Y23_N18
\PIP2|BREG|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux0~1_combout\ = (\PIP2|BREG|Mux0~0_combout\ & (((\PIP2|BREG|regs[23][31]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP2|BREG|Mux0~0_combout\ & (\PIP2|BREG|regs[19][31]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[19][31]~regout\,
	datab => \PIP2|BREG|regs[23][31]~regout\,
	datac => \PIP2|BREG|Mux0~0_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux0~1_combout\);

-- Location: LCFF_X94_Y19_N9
\PIP2|BREG|regs[28][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[31]~31_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[28][31]~regout\);

-- Location: LCFF_X89_Y23_N25
\PIP2|BREG|regs[29][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[31]~31_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[29][31]~regout\);

-- Location: LCFF_X94_Y23_N29
\PIP2|BREG|regs[24][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[31]~31_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[24][31]~regout\);

-- Location: LCCOMB_X94_Y23_N28
\PIP2|BREG|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux0~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[25][31]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|regs[24][31]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[25][31]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|regs[24][31]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux0~2_combout\);

-- Location: LCCOMB_X89_Y23_N24
\PIP2|BREG|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux0~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux0~2_combout\ & ((\PIP2|BREG|regs[29][31]~regout\))) # (!\PIP2|BREG|Mux0~2_combout\ & (\PIP2|BREG|regs[28][31]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP2|BREG|regs[28][31]~regout\,
	datac => \PIP2|BREG|regs[29][31]~regout\,
	datad => \PIP2|BREG|Mux0~2_combout\,
	combout => \PIP2|BREG|Mux0~3_combout\);

-- Location: LCFF_X94_Y24_N13
\PIP2|BREG|regs[17][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[31]~31_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[17][31]~regout\);

-- Location: LCCOMB_X94_Y23_N18
\PIP2|BREG|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux0~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[17][31]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[16][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[16][31]~regout\,
	datab => \PIP2|BREG|regs[17][31]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux0~4_combout\);

-- Location: LCFF_X91_Y23_N13
\PIP2|BREG|regs[20][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[31]~31_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[20][31]~regout\);

-- Location: LCCOMB_X91_Y23_N12
\PIP2|BREG|Mux0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux0~5_combout\ = (\PIP2|BREG|Mux0~4_combout\ & ((\PIP2|BREG|regs[21][31]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP2|BREG|Mux0~4_combout\ & (((\PIP2|BREG|regs[20][31]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[21][31]~regout\,
	datab => \PIP2|BREG|Mux0~4_combout\,
	datac => \PIP2|BREG|regs[20][31]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux0~5_combout\);

-- Location: LCCOMB_X90_Y22_N30
\PIP2|BREG|Mux0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux0~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|Mux0~3_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux0~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP2|BREG|Mux0~3_combout\,
	datad => \PIP2|BREG|Mux0~5_combout\,
	combout => \PIP2|BREG|Mux0~6_combout\);

-- Location: LCCOMB_X89_Y22_N6
\PIP2|BREG|Mux0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux0~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux0~6_combout\ & (\PIP2|BREG|Mux0~8_combout\)) # (!\PIP2|BREG|Mux0~6_combout\ & ((\PIP2|BREG|Mux0~1_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|Mux0~8_combout\,
	datac => \PIP2|BREG|Mux0~1_combout\,
	datad => \PIP2|BREG|Mux0~6_combout\,
	combout => \PIP2|BREG|Mux0~9_combout\);

-- Location: LCCOMB_X89_Y22_N22
\PIP2|BREG|Mux0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux0~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & ((\PIP2|BREG|Mux0~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & (\PIP2|BREG|Mux0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25),
	datac => \PIP2|BREG|Mux0~19_combout\,
	datad => \PIP2|BREG|Mux0~9_combout\,
	combout => \PIP2|BREG|Mux0~20_combout\);

-- Location: LCCOMB_X82_Y20_N26
\PIP2|SOMB|Add0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|SOMB|Add0~5_combout\ = (!\PIP2|CTRL|Mux11~0_combout\ & ((\PIP2|process_1~4_combout\ & ((\PIP2|BREG|Mux0~20_combout\))) # (!\PIP2|process_1~4_combout\ & (\PIP2|SOMB|result[31]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|CTRL|Mux11~0_combout\,
	datab => \PIP2|SOMB|result[31]~58_combout\,
	datac => \PIP2|process_1~4_combout\,
	datad => \PIP2|BREG|Mux0~20_combout\,
	combout => \PIP2|SOMB|Add0~5_combout\);

-- Location: LCFF_X82_Y20_N27
\PIP2|IDEX|PCbranch[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|SOMB|Add0~5_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|PCbranch\(31));

-- Location: LCCOMB_X80_Y19_N22
\PIP1|PCatualaux2[31]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[31]~59_combout\ = (\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP2|IDEX|PCbranch\(31)))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP1|IFID|PC4OUT\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datab => \PIP1|IFID|PC4OUT\(31),
	datac => \PIP2|IDEX|PCbranch\(31),
	combout => \PIP1|PCatualaux2[31]~59_combout\);

-- Location: LCCOMB_X79_Y19_N28
\PIP1|IFID|PC4OUT[31]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|IFID|PC4OUT[31]~87_combout\ = \PIP1|IFID|PC4OUT[30]~86\ $ (((\PIP1|PCatualaux2[31]~59_combout\ & \inicio~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PIP1|PCatualaux2[31]~59_combout\,
	datad => \inicio~regout\,
	cin => \PIP1|IFID|PC4OUT[30]~86\,
	combout => \PIP1|IFID|PC4OUT[31]~87_combout\);

-- Location: LCFF_X79_Y19_N29
\PIP1|IFID|PC4OUT[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP1|IFID|PC4OUT[31]~87_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PC4OUT\(31));

-- Location: LCCOMB_X69_Y18_N10
\PIP3|ULA|ShiftLeft0~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~167_combout\ = (\PIP3|MUX1|S[4]~31_combout\ & (((\PIP3|ULA|ShiftLeft0~128_combout\)))) # (!\PIP3|MUX1|S[4]~31_combout\ & ((\PIP3|ULA|ShiftLeft0~166_combout\) # ((\PIP3|MUX2|S[31]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~166_combout\,
	datab => \PIP3|MUX2|S[31]~17_combout\,
	datac => \PIP3|MUX1|S[4]~31_combout\,
	datad => \PIP3|ULA|ShiftLeft0~128_combout\,
	combout => \PIP3|ULA|ShiftLeft0~167_combout\);

-- Location: LCCOMB_X70_Y22_N14
\PIP3|ULA|Mux65~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux65~3_combout\ = (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((\PIP3|MUX1|S[31]~0_combout\) # ((\PIP3|MUX2|S[31]~1_combout\)))) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((\PIP3|MUX1|S[31]~0_combout\ & (\PIP3|MUX2|S[31]~1_combout\)) # 
-- (!\PIP3|MUX1|S[31]~0_combout\ & ((\PIP3|ULA|ShiftLeft0~167_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datab => \PIP3|MUX1|S[31]~0_combout\,
	datac => \PIP3|MUX2|S[31]~1_combout\,
	datad => \PIP3|ULA|ShiftLeft0~167_combout\,
	combout => \PIP3|ULA|Mux65~3_combout\);

-- Location: LCCOMB_X70_Y22_N0
\PIP3|ULA|tmp~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|tmp~7_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & (((\PIP3|MUX1|S[0]~1_combout\)) # (!\PIP3|ULA|tmp~6_combout\))) # (!\PIP3|MUX1|S[31]~0_combout\ & (((\PIP3|ULA|ShiftLeft0~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|tmp~6_combout\,
	datab => \PIP3|MUX1|S[31]~0_combout\,
	datac => \PIP3|MUX1|S[0]~1_combout\,
	datad => \PIP3|ULA|ShiftLeft0~78_combout\,
	combout => \PIP3|ULA|tmp~7_combout\);

-- Location: LCCOMB_X70_Y22_N24
\PIP3|ULA|Mux65~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux65~4_combout\ = (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (((\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\)))) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & ((\PIP3|ULA|Mux65~3_combout\ & (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & 
-- !\PIP3|ULA|tmp~7_combout\)) # (!\PIP3|ULA|Mux65~3_combout\ & (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datab => \PIP3|ULA|Mux65~3_combout\,
	datac => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datad => \PIP3|ULA|tmp~7_combout\,
	combout => \PIP3|ULA|Mux65~4_combout\);

-- Location: LCCOMB_X69_Y22_N26
\PIP3|ULA|Mux65~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux65~5_combout\ = (\PIP3|EXMEM|ResultULA[2]~84_combout\ & ((\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (\PIP3|ULA|tmp~36_combout\ & !\PIP3|ULA|Mux65~4_combout\)) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & 
-- ((\PIP3|ULA|Mux65~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|tmp~36_combout\,
	datab => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datac => \PIP3|EXMEM|ResultULA[2]~84_combout\,
	datad => \PIP3|ULA|Mux65~4_combout\,
	combout => \PIP3|ULA|Mux65~5_combout\);

-- Location: LCCOMB_X74_Y21_N12
\PIP3|MUX1|S[30]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX1|S[30]~2_combout\ = (\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|signImm\(15))))) # (!\PIP2|IDEX|isShift~regout\ & ((\PIP2|IDEX|saida1[30]~reg0_Duplicate_1_regout\) # ((!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida1[30]~reg0_Duplicate_1_regout\,
	datab => \PIP2|IDEX|isShift~regout\,
	datac => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|signImm\(15),
	combout => \PIP3|MUX1|S[30]~2_combout\);

-- Location: LCCOMB_X70_Y19_N20
\PIP3|ULA|cout~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~99_combout\ = (\PIP3|MUX2|S[28]~20_combout\ & ((\PIP3|ULA|cout~91_combout\) # ((\PIP3|ULA|cout~94_combout\) # (!\PIP3|MUX1|S[28]~4_combout\)))) # (!\PIP3|MUX2|S[28]~20_combout\ & (!\PIP3|MUX1|S[28]~4_combout\ & ((\PIP3|ULA|cout~91_combout\) 
-- # (\PIP3|ULA|cout~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|cout~91_combout\,
	datab => \PIP3|MUX2|S[28]~20_combout\,
	datac => \PIP3|ULA|cout~94_combout\,
	datad => \PIP3|MUX1|S[28]~4_combout\,
	combout => \PIP3|ULA|cout~99_combout\);

-- Location: LCCOMB_X70_Y19_N10
\PIP3|ULA|cout~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~100_combout\ = (\PIP3|MUX1|S[29]~3_combout\ & (\PIP3|ULA|cout~99_combout\ & \PIP3|MUX2|S[29]~19_combout\)) # (!\PIP3|MUX1|S[29]~3_combout\ & ((\PIP3|ULA|cout~99_combout\) # (\PIP3|MUX2|S[29]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[29]~3_combout\,
	datac => \PIP3|ULA|cout~99_combout\,
	datad => \PIP3|MUX2|S[29]~19_combout\,
	combout => \PIP3|ULA|cout~100_combout\);

-- Location: LCCOMB_X70_Y19_N16
\PIP3|ULA|soma~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|soma~26_combout\ = \PIP3|ULA|tmp~36_combout\ $ (((\PIP3|MUX1|S[30]~2_combout\ & (\PIP3|MUX2|S[30]~18_combout\ & \PIP3|ULA|cout~100_combout\)) # (!\PIP3|MUX1|S[30]~2_combout\ & ((\PIP3|MUX2|S[30]~18_combout\) # (\PIP3|ULA|cout~100_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|tmp~36_combout\,
	datab => \PIP3|MUX1|S[30]~2_combout\,
	datac => \PIP3|MUX2|S[30]~18_combout\,
	datad => \PIP3|ULA|cout~100_combout\,
	combout => \PIP3|ULA|soma~26_combout\);

-- Location: LCCOMB_X70_Y19_N6
\PIP3|ULA|soma~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|soma~25_combout\ = \PIP3|ULA|tmp~36_combout\ $ (((\PIP3|MUX1|S[30]~2_combout\ & ((\PIP3|MUX2|S[30]~18_combout\) # (\PIP3|ULA|cout~97_combout\))) # (!\PIP3|MUX1|S[30]~2_combout\ & (\PIP3|MUX2|S[30]~18_combout\ & \PIP3|ULA|cout~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|tmp~36_combout\,
	datab => \PIP3|MUX1|S[30]~2_combout\,
	datac => \PIP3|MUX2|S[30]~18_combout\,
	datad => \PIP3|ULA|cout~97_combout\,
	combout => \PIP3|ULA|soma~25_combout\);

-- Location: LCCOMB_X70_Y19_N18
\PIP3|ULA|Mux65~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux65~7_combout\ = (\PIP3|ULA|Mux65~6_combout\ & ((\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\) # ((\PIP3|ULA|soma~26_combout\)))) # (!\PIP3|ULA|Mux65~6_combout\ & (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((\PIP3|ULA|soma~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux65~6_combout\,
	datab => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|soma~26_combout\,
	datad => \PIP3|ULA|soma~25_combout\,
	combout => \PIP3|ULA|Mux65~7_combout\);

-- Location: LCCOMB_X70_Y19_N22
\PIP3|ULA|Mux65~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux65~8_combout\ = (\PIP3|ULA|Mux65~2_combout\) # ((\PIP3|ULA|Mux65~5_combout\) # ((\PIP3|ULA|Mux64~16_combout\ & \PIP3|ULA|Mux65~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux65~2_combout\,
	datab => \PIP3|ULA|Mux64~16_combout\,
	datac => \PIP3|ULA|Mux65~5_combout\,
	datad => \PIP3|ULA|Mux65~7_combout\,
	combout => \PIP3|ULA|Mux65~8_combout\);

-- Location: LCFF_X70_Y19_N23
\PIP3|EXMEM|ResultULA[31]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|ULA|Mux65~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|ResultULA[31]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X77_Y19_N12
\PIP3|EXMEM|ResultULA[31]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[31]~83_combout\ = (\PIP3|EXMEM|ResultULA[31]~reg0_Duplicate_1_regout\) # (!\PIP3|EXMEM|ResultULA[0]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	datad => \PIP3|EXMEM|ResultULA[31]~reg0_Duplicate_1_regout\,
	combout => \PIP3|EXMEM|ResultULA[31]~83_combout\);

-- Location: LCFF_X80_Y19_N11
\PIP4|MEMWB|ResultULA[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP3|EXMEM|ResultULA[31]~83_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|ResultULA\(31));

-- Location: LCCOMB_X80_Y19_N10
\PIP5|WriData[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP5|WriData[31]~31_combout\ = (!\rst~combout\ & ((\PIP4|MEMWB|MemparaRegOUT~regout\ & (\PIP4|MEMWB|ResultULA\(31))) # (!\PIP4|MEMWB|MemparaRegOUT~regout\ & ((\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP4|MEMWB|MemparaRegOUT~regout\,
	datab => \rst~combout\,
	datac => \PIP4|MEMWB|ResultULA\(31),
	datad => \PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(31),
	combout => \PIP5|WriData[31]~31_combout\);

-- Location: LCCOMB_X80_Y19_N12
\PIP2|DataEscrita[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|DataEscrita[31]~31_combout\ = (\PIP2|isJALout~3_combout\ & ((\PIP5|WriData[31]~31_combout\))) # (!\PIP2|isJALout~3_combout\ & (\PIP1|IFID|PC4OUT\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP1|IFID|PC4OUT\(31),
	datac => \PIP2|isJALout~3_combout\,
	datad => \PIP5|WriData[31]~31_combout\,
	combout => \PIP2|DataEscrita[31]~31_combout\);

-- Location: LCFF_X81_Y19_N31
\PIP2|BREG|regs[22][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[31]~31_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[22][31]~regout\);

-- Location: LCFF_X88_Y19_N25
\PIP2|BREG|regs[18][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[31]~31_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[18][31]~regout\);

-- Location: LCCOMB_X88_Y19_N24
\PIP2|BREG|Mux32~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux32~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[26][31]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|regs[18][31]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[26][31]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[18][31]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux32~2_combout\);

-- Location: LCCOMB_X81_Y19_N30
\PIP2|BREG|Mux32~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux32~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux32~2_combout\ & (\PIP2|BREG|regs[30][31]~regout\)) # (!\PIP2|BREG|Mux32~2_combout\ & ((\PIP2|BREG|regs[22][31]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux32~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[30][31]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP2|BREG|regs[22][31]~regout\,
	datad => \PIP2|BREG|Mux32~2_combout\,
	combout => \PIP2|BREG|Mux32~3_combout\);

-- Location: LCFF_X94_Y21_N7
\PIP2|BREG|regs[16][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[31]~31_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[16][31]~regout\);

-- Location: LCCOMB_X94_Y21_N6
\PIP2|BREG|Mux32~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux32~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[24][31]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|regs[16][31]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|regs[24][31]~regout\,
	datac => \PIP2|BREG|regs[16][31]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux32~4_combout\);

-- Location: LCCOMB_X94_Y19_N26
\PIP2|BREG|Mux32~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux32~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux32~4_combout\ & (\PIP2|BREG|regs[28][31]~regout\)) # (!\PIP2|BREG|Mux32~4_combout\ & ((\PIP2|BREG|regs[20][31]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux32~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[28][31]~regout\,
	datab => \PIP2|BREG|regs[20][31]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP2|BREG|Mux32~4_combout\,
	combout => \PIP2|BREG|Mux32~5_combout\);

-- Location: LCCOMB_X81_Y23_N2
\PIP2|BREG|Mux32~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux32~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16)) # ((\PIP2|BREG|Mux32~3_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux32~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|Mux32~3_combout\,
	datad => \PIP2|BREG|Mux32~5_combout\,
	combout => \PIP2|BREG|Mux32~6_combout\);

-- Location: LCFF_X92_Y21_N11
\PIP2|BREG|regs[21][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[31]~31_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[21][31]~regout\);

-- Location: LCCOMB_X92_Y21_N10
\PIP2|BREG|Mux32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux32~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[21][31]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[17][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[17][31]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[21][31]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux32~0_combout\);

-- Location: LCCOMB_X93_Y25_N10
\PIP2|BREG|Mux32~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux32~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux32~0_combout\ & ((\PIP2|BREG|regs[29][31]~regout\))) # (!\PIP2|BREG|Mux32~0_combout\ & (\PIP2|BREG|regs[25][31]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[25][31]~regout\,
	datab => \PIP2|BREG|regs[29][31]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP2|BREG|Mux32~0_combout\,
	combout => \PIP2|BREG|Mux32~1_combout\);

-- Location: LCCOMB_X81_Y23_N16
\PIP2|BREG|Mux32~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux32~9_combout\ = (\PIP2|BREG|Mux32~6_combout\ & ((\PIP2|BREG|Mux32~8_combout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP2|BREG|Mux32~6_combout\ & 
-- (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & \PIP2|BREG|Mux32~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux32~8_combout\,
	datab => \PIP2|BREG|Mux32~6_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP2|BREG|Mux32~1_combout\,
	combout => \PIP2|BREG|Mux32~9_combout\);

-- Location: LCFF_X92_Y25_N19
\PIP2|BREG|regs[14][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[31]~31_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[14][31]~regout\);

-- Location: LCFF_X86_Y24_N19
\PIP2|BREG|regs[12][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[31]~31_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[12][31]~regout\);

-- Location: LCCOMB_X86_Y24_N18
\PIP2|BREG|Mux32~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux32~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[13][31]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[12][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[13][31]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|regs[12][31]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux32~17_combout\);

-- Location: LCCOMB_X81_Y23_N30
\PIP2|BREG|Mux32~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux32~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux32~17_combout\ & (\PIP2|BREG|regs[15][31]~regout\)) # (!\PIP2|BREG|Mux32~17_combout\ & ((\PIP2|BREG|regs[14][31]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux32~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[15][31]~regout\,
	datab => \PIP2|BREG|regs[14][31]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP2|BREG|Mux32~17_combout\,
	combout => \PIP2|BREG|Mux32~18_combout\);

-- Location: LCFF_X94_Y27_N21
\PIP2|BREG|regs[6][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[31]~31_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[6][31]~regout\);

-- Location: LCCOMB_X92_Y27_N2
\PIP2|BREG|Mux32~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux32~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[5][31]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[4][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[4][31]~regout\,
	datab => \PIP2|BREG|regs[5][31]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux32~12_combout\);

-- Location: LCCOMB_X92_Y27_N4
\PIP2|BREG|Mux32~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux32~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux32~12_combout\ & (\PIP2|BREG|regs[7][31]~regout\)) # (!\PIP2|BREG|Mux32~12_combout\ & ((\PIP2|BREG|regs[6][31]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux32~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[7][31]~regout\,
	datab => \PIP2|BREG|regs[6][31]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP2|BREG|Mux32~12_combout\,
	combout => \PIP2|BREG|Mux32~13_combout\);

-- Location: LCFF_X88_Y23_N19
\PIP2|BREG|regs[2][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[31]~31_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[2][31]~regout\);

-- Location: LCFF_X81_Y23_N21
\PIP2|BREG|regs[1][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[31]~31_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[1][31]~regout\);

-- Location: LCCOMB_X81_Y23_N20
\PIP2|BREG|Mux32~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux32~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[3][31]~regout\))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[1][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|regs[1][31]~regout\,
	datad => \PIP2|BREG|regs[3][31]~regout\,
	combout => \PIP2|BREG|Mux32~14_combout\);

-- Location: LCCOMB_X88_Y23_N18
\PIP2|BREG|Mux32~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux32~15_combout\ = (\PIP2|BREG|Mux32~14_combout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & \PIP2|BREG|regs[2][31]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|regs[2][31]~regout\,
	datad => \PIP2|BREG|Mux32~14_combout\,
	combout => \PIP2|BREG|Mux32~15_combout\);

-- Location: LCCOMB_X90_Y23_N6
\PIP2|BREG|Mux32~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux32~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|Mux32~13_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux32~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|Mux32~13_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP2|BREG|Mux32~15_combout\,
	combout => \PIP2|BREG|Mux32~16_combout\);

-- Location: LCCOMB_X85_Y23_N22
\PIP2|BREG|regs[10][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[10][31]~feeder_combout\ = \PIP2|DataEscrita[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[31]~31_combout\,
	combout => \PIP2|BREG|regs[10][31]~feeder_combout\);

-- Location: LCFF_X85_Y23_N23
\PIP2|BREG|regs[10][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[10][31]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[10][31]~regout\);

-- Location: LCCOMB_X85_Y27_N12
\PIP2|BREG|Mux32~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux32~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[10][31]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[8][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[8][31]~regout\,
	datab => \PIP2|BREG|regs[10][31]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux32~10_combout\);

-- Location: LCCOMB_X81_Y27_N26
\PIP2|BREG|Mux32~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux32~11_combout\ = (\PIP2|BREG|Mux32~10_combout\ & ((\PIP2|BREG|regs[11][31]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP2|BREG|Mux32~10_combout\ & (((\PIP2|BREG|regs[9][31]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[11][31]~regout\,
	datab => \PIP2|BREG|Mux32~10_combout\,
	datac => \PIP2|BREG|regs[9][31]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux32~11_combout\);

-- Location: LCCOMB_X81_Y23_N12
\PIP2|BREG|Mux32~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux32~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux32~16_combout\ & (\PIP2|BREG|Mux32~18_combout\)) # (!\PIP2|BREG|Mux32~16_combout\ & ((\PIP2|BREG|Mux32~11_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux32~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|Mux32~18_combout\,
	datac => \PIP2|BREG|Mux32~16_combout\,
	datad => \PIP2|BREG|Mux32~11_combout\,
	combout => \PIP2|BREG|Mux32~19_combout\);

-- Location: LCCOMB_X81_Y23_N6
\PIP2|BREG|Mux32~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux32~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & (\PIP2|BREG|Mux32~9_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & ((\PIP2|BREG|Mux32~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20),
	datac => \PIP2|BREG|Mux32~9_combout\,
	datad => \PIP2|BREG|Mux32~19_combout\,
	combout => \PIP2|BREG|Mux32~20_combout\);

-- Location: LCCOMB_X82_Y20_N16
\PIP2|IDEX|saida2[31]~reg0_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[31]~reg0_Duplicate_1feeder_combout\ = \PIP2|BREG|Mux32~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP2|BREG|Mux32~20_combout\,
	combout => \PIP2|IDEX|saida2[31]~reg0_Duplicate_1feeder_combout\);

-- Location: LCFF_X82_Y20_N17
\PIP2|IDEX|saida2[31]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida2[31]~reg0_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida2[31]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X75_Y19_N4
\PIP3|MUX2|S[31]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX2|S[31]~1_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|saida2[31]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP2|IDEX|signImm\(15),
	datac => \PIP2|IDEX|saida2[31]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP3|MUX2|S[31]~1_combout\);

-- Location: LCCOMB_X68_Y25_N0
\PIP3|ULA|ShiftRight2~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~41_combout\ = (\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|MUX1|S[1]~28_combout\ & (\PIP2|IDEX|saida2[31]~63_combout\)) # (!\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftRight0~128_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[2]~29_combout\,
	datab => \PIP3|MUX1|S[1]~28_combout\,
	datac => \PIP2|IDEX|saida2[31]~63_combout\,
	datad => \PIP3|ULA|ShiftRight0~128_combout\,
	combout => \PIP3|ULA|ShiftRight2~41_combout\);

-- Location: LCCOMB_X71_Y25_N4
\PIP3|ULA|ShiftRight1~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~55_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftRight0~63_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftRight0~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[1]~28_combout\,
	datac => \PIP3|ULA|ShiftRight0~64_combout\,
	datad => \PIP3|ULA|ShiftRight0~63_combout\,
	combout => \PIP3|ULA|ShiftRight1~55_combout\);

-- Location: LCCOMB_X68_Y25_N14
\PIP3|ULA|ShiftRight2~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~42_combout\ = (\PIP3|ULA|ShiftRight2~41_combout\) # ((!\PIP3|MUX1|S[2]~29_combout\ & \PIP3|ULA|ShiftRight1~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftRight2~41_combout\,
	datac => \PIP3|MUX1|S[2]~29_combout\,
	datad => \PIP3|ULA|ShiftRight1~55_combout\,
	combout => \PIP3|ULA|ShiftRight2~42_combout\);

-- Location: LCCOMB_X69_Y25_N18
\PIP3|ULA|ShiftRight1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~52_combout\ = (!\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftRight0~130_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftRight0~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[2]~29_combout\,
	datab => \PIP3|ULA|ShiftRight0~67_combout\,
	datac => \PIP3|MUX1|S[1]~28_combout\,
	datad => \PIP3|ULA|ShiftRight0~130_combout\,
	combout => \PIP3|ULA|ShiftRight1~52_combout\);

-- Location: LCCOMB_X71_Y25_N22
\PIP3|ULA|ShiftRight1~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~53_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftRight0~69_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftRight0~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftRight0~70_combout\,
	datac => \PIP3|MUX1|S[1]~28_combout\,
	datad => \PIP3|ULA|ShiftRight0~69_combout\,
	combout => \PIP3|ULA|ShiftRight1~53_combout\);

-- Location: LCCOMB_X68_Y25_N30
\PIP3|ULA|ShiftRight1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~54_combout\ = (\PIP3|ULA|ShiftRight1~52_combout\) # ((\PIP3|MUX1|S[2]~29_combout\ & \PIP3|ULA|ShiftRight1~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftRight1~52_combout\,
	datac => \PIP3|MUX1|S[2]~29_combout\,
	datad => \PIP3|ULA|ShiftRight1~53_combout\,
	combout => \PIP3|ULA|ShiftRight1~54_combout\);

-- Location: LCCOMB_X67_Y25_N16
\PIP3|ULA|ShiftRight2~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~43_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|MUX1|S[3]~30_combout\ & (\PIP3|ULA|ShiftRight2~42_combout\)) # (!\PIP3|MUX1|S[3]~30_combout\ & ((\PIP3|ULA|ShiftRight1~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP3|MUX1|S[3]~30_combout\,
	datac => \PIP3|ULA|ShiftRight2~42_combout\,
	datad => \PIP3|ULA|ShiftRight1~54_combout\,
	combout => \PIP3|ULA|ShiftRight2~43_combout\);

-- Location: LCCOMB_X66_Y24_N0
\PIP3|ULA|Mux53~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux53~9_combout\ = (\PIP3|ULA|ShiftRight1~48_combout\) # ((\PIP3|MUX1|S[4]~31_combout\ & ((\PIP3|MUX2|S[31]~17_combout\) # (\PIP3|ULA|ShiftRight2~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight1~48_combout\,
	datab => \PIP3|MUX2|S[31]~17_combout\,
	datac => \PIP3|MUX1|S[4]~31_combout\,
	datad => \PIP3|ULA|ShiftRight2~43_combout\,
	combout => \PIP3|ULA|Mux53~9_combout\);

-- Location: LCCOMB_X66_Y24_N26
\PIP3|ULA|Mux53~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux53~10_combout\ = (!\PIP3|MUX1|S[31]~0_combout\ & ((\PIP3|ULA|ShiftLeft0~78_combout\ & (\PIP3|MUX2|S[31]~1_combout\)) # (!\PIP3|ULA|ShiftLeft0~78_combout\ & ((\PIP3|ULA|Mux53~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~78_combout\,
	datab => \PIP3|MUX2|S[31]~1_combout\,
	datac => \PIP3|MUX1|S[31]~0_combout\,
	datad => \PIP3|ULA|Mux53~9_combout\,
	combout => \PIP3|ULA|Mux53~10_combout\);

-- Location: LCCOMB_X66_Y24_N8
\PIP3|ULA|ShiftLeft2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft2~2_combout\ = (\PIP3|ULA|Add0~2_combout\ & (\PIP3|MUX2|S[0]~0_combout\)) # (!\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|Add0~4_combout\ & (\PIP3|MUX2|S[0]~0_combout\)) # (!\PIP3|ULA|Add0~4_combout\ & 
-- ((\PIP3|ULA|ShiftLeft0~81_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[0]~0_combout\,
	datab => \PIP3|ULA|ShiftLeft0~81_combout\,
	datac => \PIP3|ULA|Add0~2_combout\,
	datad => \PIP3|ULA|Add0~4_combout\,
	combout => \PIP3|ULA|ShiftLeft2~2_combout\);

-- Location: LCCOMB_X65_Y24_N16
\PIP3|ULA|ShiftLeft2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft2~3_combout\ = (\PIP3|ULA|Add0~6_combout\ & ((\PIP3|MUX2|S[0]~0_combout\))) # (!\PIP3|ULA|Add0~6_combout\ & (\PIP3|ULA|ShiftLeft2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft2~2_combout\,
	datac => \PIP3|MUX2|S[0]~0_combout\,
	datad => \PIP3|ULA|Add0~6_combout\,
	combout => \PIP3|ULA|ShiftLeft2~3_combout\);

-- Location: LCCOMB_X66_Y24_N2
\PIP3|ULA|Mux53~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux53~11_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & ((\PIP3|EXMEM|ResultULA[2]~85_combout\ & ((\PIP3|ULA|ShiftLeft2~3_combout\))) # (!\PIP3|EXMEM|ResultULA[2]~85_combout\ & (\PIP3|MUX2|S[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[0]~0_combout\,
	datab => \PIP3|ULA|ShiftLeft2~3_combout\,
	datac => \PIP3|MUX1|S[31]~0_combout\,
	datad => \PIP3|EXMEM|ResultULA[2]~85_combout\,
	combout => \PIP3|ULA|Mux53~11_combout\);

-- Location: LCCOMB_X66_Y24_N24
\PIP3|ULA|Mux53~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux53~12_combout\ = (\PIP3|ULA|Mux53~8_combout\) # ((!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & ((\PIP3|ULA|Mux53~10_combout\) # (\PIP3|ULA|Mux53~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux53~8_combout\,
	datab => \PIP3|ULA|Mux53~10_combout\,
	datac => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datad => \PIP3|ULA|Mux53~11_combout\,
	combout => \PIP3|ULA|Mux53~12_combout\);

-- Location: LCCOMB_X69_Y22_N24
\PIP3|ULA|Mux53~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux53~13_combout\ = (\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & (((\PIP3|ULA|Mux53~5_combout\)))) # (!\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((\PIP3|ULA|Mux53~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\,
	datab => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|Mux53~5_combout\,
	datad => \PIP3|ULA|Mux53~12_combout\,
	combout => \PIP3|ULA|Mux53~13_combout\);

-- Location: LCCOMB_X69_Y22_N16
\PIP3|ULA|Mux53~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux53~0_combout\ = (!\PIP3|MUX1|S[1]~28_combout\ & (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (!\PIP3|MUX2|S[1]~4_combout\ & \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[1]~28_combout\,
	datab => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datac => \PIP3|MUX2|S[1]~4_combout\,
	datad => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux53~0_combout\);

-- Location: LCCOMB_X69_Y22_N30
\PIP3|ULA|Mux53~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux53~3_combout\ = (\PIP3|EXMEM|ResultULA[2]~84_combout\ & ((\PIP3|ULA|Mux53~0_combout\) # ((\PIP3|ULA|Mux53~2_combout\ & !\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux53~2_combout\,
	datab => \PIP3|EXMEM|ResultULA[2]~84_combout\,
	datac => \PIP3|ULA|Mux53~0_combout\,
	datad => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux53~3_combout\);

-- Location: LCCOMB_X69_Y22_N8
\PIP3|ULA|Mux53~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux53~14_combout\ = (\PIP3|ULA|Mux53~3_combout\) # ((\PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\ & \PIP3|ULA|Mux53~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|Mux53~13_combout\,
	datad => \PIP3|ULA|Mux53~3_combout\,
	combout => \PIP3|ULA|Mux53~14_combout\);

-- Location: LCFF_X69_Y22_N9
\PIP3|EXMEM|ResultULA[1]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|ULA|Mux53~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|ResultULA[1]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X77_Y19_N8
\PIP3|EXMEM|ResultULA[1]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[1]~53_combout\ = (\PIP3|EXMEM|ResultULA[1]~reg0_Duplicate_1_regout\) # (!\PIP3|EXMEM|ResultULA[0]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	datad => \PIP3|EXMEM|ResultULA[1]~reg0_Duplicate_1_regout\,
	combout => \PIP3|EXMEM|ResultULA[1]~53_combout\);

-- Location: LCCOMB_X81_Y18_N8
\PIP4|MEMWB|ResultULA[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP4|MEMWB|ResultULA[1]~feeder_combout\ = \PIP3|EXMEM|ResultULA[1]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP3|EXMEM|ResultULA[1]~53_combout\,
	combout => \PIP4|MEMWB|ResultULA[1]~feeder_combout\);

-- Location: LCFF_X81_Y18_N9
\PIP4|MEMWB|ResultULA[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP4|MEMWB|ResultULA[1]~feeder_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|ResultULA\(1));

-- Location: LCCOMB_X81_Y18_N18
\PIP5|WriData[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP5|WriData[1]~1_combout\ = (!\rst~combout\ & ((\PIP4|MEMWB|MemparaRegOUT~regout\ & (\PIP4|MEMWB|ResultULA\(1))) # (!\PIP4|MEMWB|MemparaRegOUT~regout\ & ((\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \PIP4|MEMWB|ResultULA\(1),
	datac => \PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(1),
	datad => \PIP4|MEMWB|MemparaRegOUT~regout\,
	combout => \PIP5|WriData[1]~1_combout\);

-- Location: LCCOMB_X81_Y18_N24
\PIP2|DataEscrita[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|DataEscrita[1]~1_combout\ = (\PIP2|isJALout~3_combout\ & ((\PIP5|WriData[1]~1_combout\))) # (!\PIP2|isJALout~3_combout\ & (\PIP1|IFID|PCatualOUT[1]~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|isJALout~3_combout\,
	datac => \PIP1|IFID|PCatualOUT[1]~_Duplicate_1_regout\,
	datad => \PIP5|WriData[1]~1_combout\,
	combout => \PIP2|DataEscrita[1]~1_combout\);

-- Location: LCCOMB_X94_Y25_N0
\PIP2|BREG|regs[27][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[27][1]~feeder_combout\ = \PIP2|DataEscrita[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[1]~1_combout\,
	combout => \PIP2|BREG|regs[27][1]~feeder_combout\);

-- Location: LCFF_X94_Y25_N1
\PIP2|BREG|regs[27][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[27][1]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[27][1]~regout\);

-- Location: LCCOMB_X85_Y18_N18
\PIP2|BREG|regs[23][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[23][1]~feeder_combout\ = \PIP2|DataEscrita[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[1]~1_combout\,
	combout => \PIP2|BREG|regs[23][1]~feeder_combout\);

-- Location: LCFF_X85_Y18_N19
\PIP2|BREG|regs[23][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[23][1]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[23][1]~regout\);

-- Location: LCCOMB_X85_Y18_N26
\PIP2|BREG|Mux62~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux62~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|regs[23][1]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[19][1]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[19][1]~regout\,
	datab => \PIP2|BREG|regs[23][1]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux62~7_combout\);

-- Location: LCCOMB_X82_Y18_N28
\PIP2|BREG|Mux62~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux62~8_combout\ = (\PIP2|BREG|Mux62~7_combout\ & ((\PIP2|BREG|regs[31][1]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP2|BREG|Mux62~7_combout\ & (((\PIP2|BREG|regs[27][1]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[31][1]~regout\,
	datab => \PIP2|BREG|regs[27][1]~regout\,
	datac => \PIP2|BREG|Mux62~7_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux62~8_combout\);

-- Location: LCCOMB_X92_Y19_N20
\PIP2|BREG|regs[25][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[25][1]~feeder_combout\ = \PIP2|DataEscrita[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[1]~1_combout\,
	combout => \PIP2|BREG|regs[25][1]~feeder_combout\);

-- Location: LCFF_X92_Y19_N21
\PIP2|BREG|regs[25][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[25][1]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[25][1]~regout\);

-- Location: LCCOMB_X93_Y21_N0
\PIP2|BREG|regs[17][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[17][1]~feeder_combout\ = \PIP2|DataEscrita[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[1]~1_combout\,
	combout => \PIP2|BREG|regs[17][1]~feeder_combout\);

-- Location: LCFF_X93_Y21_N1
\PIP2|BREG|regs[17][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[17][1]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[17][1]~regout\);

-- Location: LCCOMB_X92_Y21_N22
\PIP2|BREG|Mux62~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux62~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[21][1]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[17][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[21][1]~regout\,
	datab => \PIP2|BREG|regs[17][1]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux62~0_combout\);

-- Location: LCCOMB_X92_Y19_N6
\PIP2|BREG|Mux62~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux62~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux62~0_combout\ & (\PIP2|BREG|regs[29][1]~regout\)) # (!\PIP2|BREG|Mux62~0_combout\ & ((\PIP2|BREG|regs[25][1]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux62~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[29][1]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[25][1]~regout\,
	datad => \PIP2|BREG|Mux62~0_combout\,
	combout => \PIP2|BREG|Mux62~1_combout\);

-- Location: LCCOMB_X87_Y20_N24
\PIP2|BREG|regs[22][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[22][1]~feeder_combout\ = \PIP2|DataEscrita[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[1]~1_combout\,
	combout => \PIP2|BREG|regs[22][1]~feeder_combout\);

-- Location: LCFF_X87_Y20_N25
\PIP2|BREG|regs[22][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[22][1]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[22][1]~regout\);

-- Location: LCCOMB_X85_Y17_N10
\PIP2|BREG|regs[18][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[18][1]~feeder_combout\ = \PIP2|DataEscrita[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[1]~1_combout\,
	combout => \PIP2|BREG|regs[18][1]~feeder_combout\);

-- Location: LCFF_X85_Y17_N11
\PIP2|BREG|regs[18][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[18][1]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[18][1]~regout\);

-- Location: LCFF_X85_Y21_N29
\PIP2|BREG|regs[26][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[1]~1_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[26][1]~regout\);

-- Location: LCCOMB_X85_Y21_N28
\PIP2|BREG|Mux62~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux62~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|regs[26][1]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[18][1]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|regs[18][1]~regout\,
	datac => \PIP2|BREG|regs[26][1]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux62~2_combout\);

-- Location: LCCOMB_X86_Y21_N16
\PIP2|BREG|Mux62~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux62~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux62~2_combout\ & (\PIP2|BREG|regs[30][1]~regout\)) # (!\PIP2|BREG|Mux62~2_combout\ & ((\PIP2|BREG|regs[22][1]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux62~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[30][1]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP2|BREG|regs[22][1]~regout\,
	datad => \PIP2|BREG|Mux62~2_combout\,
	combout => \PIP2|BREG|Mux62~3_combout\);

-- Location: LCCOMB_X85_Y25_N30
\PIP2|BREG|Mux62~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux62~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux62~3_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|Mux62~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux62~5_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|Mux62~3_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux62~6_combout\);

-- Location: LCCOMB_X85_Y25_N4
\PIP2|BREG|Mux62~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux62~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux62~6_combout\ & (\PIP2|BREG|Mux62~8_combout\)) # (!\PIP2|BREG|Mux62~6_combout\ & ((\PIP2|BREG|Mux62~1_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux62~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|Mux62~8_combout\,
	datac => \PIP2|BREG|Mux62~1_combout\,
	datad => \PIP2|BREG|Mux62~6_combout\,
	combout => \PIP2|BREG|Mux62~9_combout\);

-- Location: LCCOMB_X92_Y25_N0
\PIP2|BREG|regs[14][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[14][1]~feeder_combout\ = \PIP2|DataEscrita[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[1]~1_combout\,
	combout => \PIP2|BREG|regs[14][1]~feeder_combout\);

-- Location: LCFF_X92_Y25_N1
\PIP2|BREG|regs[14][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[14][1]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[14][1]~regout\);

-- Location: LCCOMB_X87_Y25_N24
\PIP2|BREG|Mux62~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux62~18_combout\ = (\PIP2|BREG|Mux62~17_combout\ & ((\PIP2|BREG|regs[15][1]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP2|BREG|Mux62~17_combout\ & (((\PIP2|BREG|regs[14][1]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux62~17_combout\,
	datab => \PIP2|BREG|regs[15][1]~regout\,
	datac => \PIP2|BREG|regs[14][1]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux62~18_combout\);

-- Location: LCFF_X92_Y26_N25
\PIP2|BREG|regs[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[1]~1_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[4][1]~regout\);

-- Location: LCCOMB_X92_Y26_N6
\PIP2|BREG|Mux62~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux62~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[5][1]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[4][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[5][1]~regout\,
	datab => \PIP2|BREG|regs[4][1]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux62~12_combout\);

-- Location: LCCOMB_X91_Y25_N10
\PIP2|BREG|Mux62~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux62~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux62~12_combout\ & (\PIP2|BREG|regs[7][1]~regout\)) # (!\PIP2|BREG|Mux62~12_combout\ & ((\PIP2|BREG|regs[6][1]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux62~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[7][1]~regout\,
	datab => \PIP2|BREG|regs[6][1]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP2|BREG|Mux62~12_combout\,
	combout => \PIP2|BREG|Mux62~13_combout\);

-- Location: LCCOMB_X81_Y25_N12
\PIP2|BREG|regs[1][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[1][1]~feeder_combout\ = \PIP2|DataEscrita[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[1]~1_combout\,
	combout => \PIP2|BREG|regs[1][1]~feeder_combout\);

-- Location: LCFF_X81_Y25_N13
\PIP2|BREG|regs[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[1][1]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[1][1]~regout\);

-- Location: LCCOMB_X81_Y25_N8
\PIP2|BREG|Mux62~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux62~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[3][1]~regout\)) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[1][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[3][1]~regout\,
	datac => \PIP2|BREG|regs[1][1]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux62~14_combout\);

-- Location: LCCOMB_X85_Y25_N0
\PIP2|BREG|Mux62~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux62~15_combout\ = (\PIP2|BREG|Mux62~14_combout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[2][1]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[2][1]~regout\,
	datac => \PIP2|BREG|Mux62~14_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux62~15_combout\);

-- Location: LCCOMB_X85_Y25_N2
\PIP2|BREG|Mux62~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux62~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)) # ((\PIP2|BREG|Mux62~13_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux62~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|Mux62~13_combout\,
	datad => \PIP2|BREG|Mux62~15_combout\,
	combout => \PIP2|BREG|Mux62~16_combout\);

-- Location: LCCOMB_X85_Y25_N12
\PIP2|BREG|Mux62~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux62~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux62~16_combout\ & ((\PIP2|BREG|Mux62~18_combout\))) # (!\PIP2|BREG|Mux62~16_combout\ & (\PIP2|BREG|Mux62~11_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux62~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux62~11_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|Mux62~18_combout\,
	datad => \PIP2|BREG|Mux62~16_combout\,
	combout => \PIP2|BREG|Mux62~19_combout\);

-- Location: LCCOMB_X85_Y25_N10
\PIP2|BREG|Mux62~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux62~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & (\PIP2|BREG|Mux62~9_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & ((\PIP2|BREG|Mux62~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20),
	datac => \PIP2|BREG|Mux62~9_combout\,
	datad => \PIP2|BREG|Mux62~19_combout\,
	combout => \PIP2|BREG|Mux62~20_combout\);

-- Location: LCFF_X71_Y21_N27
\PIP2|IDEX|saida2[1]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP2|BREG|Mux62~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida2[1]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X71_Y21_N26
\PIP3|MUX2|S[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX2|S[1]~4_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(1))) # (!\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|saida2[1]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|signImm\(1),
	datab => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP2|IDEX|saida2[1]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP3|MUX2|S[1]~4_combout\);

-- Location: LCCOMB_X69_Y22_N4
\PIP3|ULA|ShiftLeft0~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~81_combout\ = (\PIP3|MUX1|S[0]~1_combout\ & ((\PIP3|MUX2|S[0]~0_combout\))) # (!\PIP3|MUX1|S[0]~1_combout\ & (\PIP3|MUX2|S[1]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[0]~1_combout\,
	datac => \PIP3|MUX2|S[1]~4_combout\,
	datad => \PIP3|MUX2|S[0]~0_combout\,
	combout => \PIP3|ULA|ShiftLeft0~81_combout\);

-- Location: LCCOMB_X68_Y23_N2
\PIP3|ULA|ShiftLeft1~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~21_combout\ = (\PIP3|ULA|Add0~4_combout\ & (!\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftLeft0~81_combout\))) # (!\PIP3|ULA|Add0~4_combout\ & (((\PIP3|ULA|ShiftLeft1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~2_combout\,
	datab => \PIP3|ULA|ShiftLeft0~81_combout\,
	datac => \PIP3|ULA|ShiftLeft1~20_combout\,
	datad => \PIP3|ULA|Add0~4_combout\,
	combout => \PIP3|ULA|ShiftLeft1~21_combout\);

-- Location: LCCOMB_X65_Y23_N26
\PIP3|ULA|ShiftLeft1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~22_combout\ = (!\PIP3|ULA|Add0~6_combout\ & \PIP3|ULA|ShiftLeft1~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|ULA|Add0~6_combout\,
	datad => \PIP3|ULA|ShiftLeft1~21_combout\,
	combout => \PIP3|ULA|ShiftLeft1~22_combout\);

-- Location: LCCOMB_X67_Y18_N4
\PIP3|ULA|ShiftRight0~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~74_combout\ = (\PIP3|MUX1|S[0]~1_combout\ & ((\PIP3|MUX2|S[6]~6_combout\))) # (!\PIP3|MUX1|S[0]~1_combout\ & (\PIP3|MUX2|S[5]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[5]~7_combout\,
	datab => \PIP3|MUX2|S[6]~6_combout\,
	datad => \PIP3|MUX1|S[0]~1_combout\,
	combout => \PIP3|ULA|ShiftRight0~74_combout\);

-- Location: LCCOMB_X67_Y18_N6
\PIP3|ULA|ShiftRight0~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~73_combout\ = (\PIP3|MUX1|S[0]~1_combout\ & (\PIP3|MUX2|S[8]~16_combout\)) # (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP3|MUX2|S[7]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[0]~1_combout\,
	datac => \PIP3|MUX2|S[8]~16_combout\,
	datad => \PIP3|MUX2|S[7]~5_combout\,
	combout => \PIP3|ULA|ShiftRight0~73_combout\);

-- Location: LCCOMB_X66_Y22_N24
\PIP3|ULA|ShiftRight1~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~43_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftRight0~73_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftRight0~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[1]~28_combout\,
	datac => \PIP3|ULA|ShiftRight0~74_combout\,
	datad => \PIP3|ULA|ShiftRight0~73_combout\,
	combout => \PIP3|ULA|ShiftRight1~43_combout\);

-- Location: LCCOMB_X66_Y22_N28
\PIP3|ULA|Mux49~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux49~13_combout\ = (\PIP3|EXMEM|ResultULA[4]~105_combout\ & ((\PIP3|ULA|ShiftRight1~46_combout\) # ((\PIP3|EXMEM|ResultULA[4]~106_combout\)))) # (!\PIP3|EXMEM|ResultULA[4]~105_combout\ & (((\PIP3|ULA|ShiftRight1~43_combout\ & 
-- !\PIP3|EXMEM|ResultULA[4]~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight1~46_combout\,
	datab => \PIP3|EXMEM|ResultULA[4]~105_combout\,
	datac => \PIP3|ULA|ShiftRight1~43_combout\,
	datad => \PIP3|EXMEM|ResultULA[4]~106_combout\,
	combout => \PIP3|ULA|Mux49~13_combout\);

-- Location: LCCOMB_X69_Y25_N30
\PIP3|ULA|ShiftRight1~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~72_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftRight0~130_combout\)) # (!\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftRight0~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~130_combout\,
	datab => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP3|MUX1|S[1]~28_combout\,
	datad => \PIP3|ULA|ShiftRight0~67_combout\,
	combout => \PIP3|ULA|ShiftRight1~72_combout\);

-- Location: LCCOMB_X69_Y25_N0
\PIP3|ULA|ShiftRight0~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~133_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|ShiftRight0~132_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP3|ULA|ShiftRight0~132_combout\,
	combout => \PIP3|ULA|ShiftRight0~133_combout\);

-- Location: LCCOMB_X70_Y22_N28
\PIP3|ULA|ShiftRight0~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~76_combout\ = (\PIP3|MUX1|S[0]~1_combout\ & ((\PIP3|MUX2|S[14]~10_combout\))) # (!\PIP3|MUX1|S[0]~1_combout\ & (\PIP3|MUX2|S[13]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[0]~1_combout\,
	datac => \PIP3|MUX2|S[13]~11_combout\,
	datad => \PIP3|MUX2|S[14]~10_combout\,
	combout => \PIP3|ULA|ShiftRight0~76_combout\);

-- Location: LCCOMB_X69_Y25_N16
\PIP3|ULA|ShiftRight1~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~45_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftRight0~133_combout\)) # (!\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftRight0~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftRight0~133_combout\,
	datac => \PIP3|MUX1|S[1]~28_combout\,
	datad => \PIP3|ULA|ShiftRight0~76_combout\,
	combout => \PIP3|ULA|ShiftRight1~45_combout\);

-- Location: LCCOMB_X69_Y25_N12
\PIP3|ULA|ShiftRight1~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~73_combout\ = (\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|ULA|ShiftRight1~72_combout\) # ((\PIP3|MUX2|S[31]~17_combout\)))) # (!\PIP3|MUX1|S[2]~29_combout\ & (((\PIP3|ULA|ShiftRight1~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[2]~29_combout\,
	datab => \PIP3|ULA|ShiftRight1~72_combout\,
	datac => \PIP3|ULA|ShiftRight1~45_combout\,
	datad => \PIP3|MUX2|S[31]~17_combout\,
	combout => \PIP3|ULA|ShiftRight1~73_combout\);

-- Location: LCCOMB_X69_Y23_N28
\PIP3|ULA|Mux49~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux49~11_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & ((\PIP3|ULA|ShiftLeft2~12_combout\) # ((\PIP3|EXMEM|ResultULA[2]~97_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & (((!\PIP3|EXMEM|ResultULA[2]~97_combout\ & 
-- \PIP3|ULA|ShiftRight2~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft2~12_combout\,
	datab => \PIP3|MUX1|S[31]~0_combout\,
	datac => \PIP3|EXMEM|ResultULA[2]~97_combout\,
	datad => \PIP3|ULA|ShiftRight2~72_combout\,
	combout => \PIP3|ULA|Mux49~11_combout\);

-- Location: LCCOMB_X66_Y23_N12
\PIP3|ULA|Mux49~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux49~12_combout\ = (\PIP3|EXMEM|ResultULA[2]~97_combout\ & ((\PIP3|ULA|Mux49~11_combout\ & (\PIP3|MUX2|S[0]~0_combout\)) # (!\PIP3|ULA|Mux49~11_combout\ & ((\PIP3|MUX2|S[31]~1_combout\))))) # (!\PIP3|EXMEM|ResultULA[2]~97_combout\ & 
-- (((\PIP3|ULA|Mux49~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[0]~0_combout\,
	datab => \PIP3|MUX2|S[31]~1_combout\,
	datac => \PIP3|EXMEM|ResultULA[2]~97_combout\,
	datad => \PIP3|ULA|Mux49~11_combout\,
	combout => \PIP3|ULA|Mux49~12_combout\);

-- Location: LCCOMB_X67_Y22_N30
\PIP3|ULA|Mux49~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux49~14_combout\ = (\PIP3|EXMEM|ResultULA[4]~106_combout\ & ((\PIP3|ULA|Mux49~13_combout\ & (\PIP3|ULA|ShiftRight1~73_combout\)) # (!\PIP3|ULA|Mux49~13_combout\ & ((\PIP3|ULA|Mux49~12_combout\))))) # (!\PIP3|EXMEM|ResultULA[4]~106_combout\ & 
-- (\PIP3|ULA|Mux49~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[4]~106_combout\,
	datab => \PIP3|ULA|Mux49~13_combout\,
	datac => \PIP3|ULA|ShiftRight1~73_combout\,
	datad => \PIP3|ULA|Mux49~12_combout\,
	combout => \PIP3|ULA|Mux49~14_combout\);

-- Location: LCCOMB_X71_Y19_N10
\PIP3|ULA|Mux49~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux49~19_combout\ = (\PIP3|EXMEM|ResultULA[4]~103_combout\ & ((\PIP3|EXMEM|ResultULA[4]~102_combout\ & ((\PIP3|ULA|Mux49~14_combout\))) # (!\PIP3|EXMEM|ResultULA[4]~102_combout\ & (\PIP3|ULA|Mux49~18_combout\)))) # 
-- (!\PIP3|EXMEM|ResultULA[4]~103_combout\ & (((!\PIP3|EXMEM|ResultULA[4]~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux49~18_combout\,
	datab => \PIP3|EXMEM|ResultULA[4]~103_combout\,
	datac => \PIP3|EXMEM|ResultULA[4]~102_combout\,
	datad => \PIP3|ULA|Mux49~14_combout\,
	combout => \PIP3|ULA|Mux49~19_combout\);

-- Location: LCCOMB_X71_Y19_N16
\PIP3|ULA|Mux49~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux49~20_combout\ = (\PIP3|EXMEM|ResultULA[4]~104_combout\ & ((\PIP3|ULA|Mux49~19_combout\ & (\PIP3|ULA|Mux49~22_combout\)) # (!\PIP3|ULA|Mux49~19_combout\ & ((\PIP3|ULA|ShiftLeft1~22_combout\))))) # (!\PIP3|EXMEM|ResultULA[4]~104_combout\ & 
-- (((\PIP3|ULA|Mux49~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux49~22_combout\,
	datab => \PIP3|EXMEM|ResultULA[4]~104_combout\,
	datac => \PIP3|ULA|ShiftLeft1~22_combout\,
	datad => \PIP3|ULA|Mux49~19_combout\,
	combout => \PIP3|ULA|Mux49~20_combout\);

-- Location: LCCOMB_X72_Y19_N26
\PIP3|ULA|Mux49~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux49~23_combout\ = (\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & ((\PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\ & ((\PIP3|ULA|Mux49~20_combout\))) # (!\PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\ & (\PIP3|ULA|Mux49~10_combout\)))) # 
-- (!\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & (((\PIP3|ULA|Mux49~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux49~10_combout\,
	datab => \PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\,
	datac => \PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\,
	datad => \PIP3|ULA|Mux49~20_combout\,
	combout => \PIP3|ULA|Mux49~23_combout\);

-- Location: LCFF_X72_Y19_N27
\PIP3|EXMEM|ResultULA[5]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|ULA|Mux49~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|ResultULA[5]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X72_Y19_N16
\PIP3|EXMEM|ResultULA[5]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[5]~57_combout\ = (\PIP3|EXMEM|ResultULA[5]~reg0_Duplicate_1_regout\) # (!\PIP3|EXMEM|ResultULA[0]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|EXMEM|ResultULA[5]~reg0_Duplicate_1_regout\,
	datac => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	combout => \PIP3|EXMEM|ResultULA[5]~57_combout\);

-- Location: LCCOMB_X81_Y18_N20
\PIP5|WriData[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP5|WriData[3]~3_combout\ = (!\rst~combout\ & ((\PIP4|MEMWB|MemparaRegOUT~regout\ & (\PIP4|MEMWB|ResultULA\(3))) # (!\PIP4|MEMWB|MemparaRegOUT~regout\ & ((\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \PIP4|MEMWB|MemparaRegOUT~regout\,
	datac => \PIP4|MEMWB|ResultULA\(3),
	datad => \PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(3),
	combout => \PIP5|WriData[3]~3_combout\);

-- Location: LCCOMB_X85_Y20_N26
\PIP2|DataEscrita[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|DataEscrita[3]~3_combout\ = (\PIP2|isJALout~3_combout\ & ((\PIP5|WriData[3]~3_combout\))) # (!\PIP2|isJALout~3_combout\ & (\PIP1|IFID|PC4OUT\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP1|IFID|PC4OUT\(3),
	datac => \PIP5|WriData[3]~3_combout\,
	datad => \PIP2|isJALout~3_combout\,
	combout => \PIP2|DataEscrita[3]~3_combout\);

-- Location: LCFF_X93_Y20_N5
\PIP2|BREG|regs[20][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[3]~3_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[20][3]~regout\);

-- Location: LCCOMB_X94_Y21_N16
\PIP2|BREG|regs[16][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[16][3]~feeder_combout\ = \PIP2|DataEscrita[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[3]~3_combout\,
	combout => \PIP2|BREG|regs[16][3]~feeder_combout\);

-- Location: LCFF_X94_Y21_N17
\PIP2|BREG|regs[16][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[16][3]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[16][3]~regout\);

-- Location: LCCOMB_X94_Y18_N4
\PIP2|BREG|Mux60~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux60~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[24][3]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|regs[16][3]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[24][3]~regout\,
	datab => \PIP2|BREG|regs[16][3]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux60~4_combout\);

-- Location: LCCOMB_X94_Y18_N2
\PIP2|BREG|Mux60~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux60~5_combout\ = (\PIP2|BREG|Mux60~4_combout\ & ((\PIP2|BREG|regs[28][3]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP2|BREG|Mux60~4_combout\ & (((\PIP2|BREG|regs[20][3]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[28][3]~regout\,
	datab => \PIP2|BREG|regs[20][3]~regout\,
	datac => \PIP2|BREG|Mux60~4_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux60~5_combout\);

-- Location: LCFF_X86_Y21_N29
\PIP2|BREG|regs[30][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[3]~3_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[30][3]~regout\);

-- Location: LCFF_X85_Y21_N21
\PIP2|BREG|regs[26][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[3]~3_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[26][3]~regout\);

-- Location: LCCOMB_X87_Y21_N14
\PIP2|BREG|Mux60~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux60~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[26][3]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[18][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[18][3]~regout\,
	datab => \PIP2|BREG|regs[26][3]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux60~2_combout\);

-- Location: LCCOMB_X86_Y21_N6
\PIP2|BREG|Mux60~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux60~3_combout\ = (\PIP2|BREG|Mux60~2_combout\ & (((\PIP2|BREG|regs[30][3]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP2|BREG|Mux60~2_combout\ & (\PIP2|BREG|regs[22][3]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[22][3]~regout\,
	datab => \PIP2|BREG|regs[30][3]~regout\,
	datac => \PIP2|BREG|Mux60~2_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux60~3_combout\);

-- Location: LCCOMB_X81_Y21_N14
\PIP2|BREG|Mux60~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux60~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16)) # ((\PIP2|BREG|Mux60~3_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|Mux60~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|Mux60~5_combout\,
	datad => \PIP2|BREG|Mux60~3_combout\,
	combout => \PIP2|BREG|Mux60~6_combout\);

-- Location: LCFF_X92_Y20_N23
\PIP2|BREG|regs[25][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[3]~3_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[25][3]~regout\);

-- Location: LCFF_X94_Y24_N29
\PIP2|BREG|regs[17][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[3]~3_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[17][3]~regout\);

-- Location: LCCOMB_X92_Y20_N8
\PIP2|BREG|Mux60~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux60~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[21][3]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[17][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[21][3]~regout\,
	datab => \PIP2|BREG|regs[17][3]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux60~0_combout\);

-- Location: LCCOMB_X92_Y20_N6
\PIP2|BREG|Mux60~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux60~1_combout\ = (\PIP2|BREG|Mux60~0_combout\ & ((\PIP2|BREG|regs[29][3]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP2|BREG|Mux60~0_combout\ & (((\PIP2|BREG|regs[25][3]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[29][3]~regout\,
	datab => \PIP2|BREG|regs[25][3]~regout\,
	datac => \PIP2|BREG|Mux60~0_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux60~1_combout\);

-- Location: LCCOMB_X81_Y21_N8
\PIP2|BREG|Mux60~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux60~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux60~6_combout\ & (\PIP2|BREG|Mux60~8_combout\)) # (!\PIP2|BREG|Mux60~6_combout\ & ((\PIP2|BREG|Mux60~1_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux60~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux60~8_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|Mux60~6_combout\,
	datad => \PIP2|BREG|Mux60~1_combout\,
	combout => \PIP2|BREG|Mux60~9_combout\);

-- Location: LCFF_X81_Y21_N29
\PIP2|BREG|regs[11][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[3]~3_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[11][3]~regout\);

-- Location: LCFF_X80_Y24_N7
\PIP2|BREG|regs[10][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[3]~3_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[10][3]~regout\);

-- Location: LCFF_X77_Y23_N3
\PIP2|BREG|regs[8][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[3]~3_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[8][3]~regout\);

-- Location: LCCOMB_X77_Y23_N16
\PIP2|BREG|Mux60~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux60~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[10][3]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & \PIP2|BREG|regs[8][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[10][3]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP2|BREG|regs[8][3]~regout\,
	combout => \PIP2|BREG|Mux60~10_combout\);

-- Location: LCCOMB_X81_Y21_N22
\PIP2|BREG|Mux60~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux60~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux60~10_combout\ & ((\PIP2|BREG|regs[11][3]~regout\))) # (!\PIP2|BREG|Mux60~10_combout\ & (\PIP2|BREG|regs[9][3]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux60~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[9][3]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|regs[11][3]~regout\,
	datad => \PIP2|BREG|Mux60~10_combout\,
	combout => \PIP2|BREG|Mux60~11_combout\);

-- Location: LCCOMB_X81_Y25_N0
\PIP2|BREG|regs[1][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[1][3]~feeder_combout\ = \PIP2|DataEscrita[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[3]~3_combout\,
	combout => \PIP2|BREG|regs[1][3]~feeder_combout\);

-- Location: LCFF_X81_Y25_N1
\PIP2|BREG|regs[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[1][3]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[1][3]~regout\);

-- Location: LCCOMB_X81_Y25_N14
\PIP2|BREG|Mux60~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux60~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[3][3]~regout\)) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[1][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[3][3]~regout\,
	datab => \PIP2|BREG|regs[1][3]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux60~14_combout\);

-- Location: LCCOMB_X80_Y25_N6
\PIP2|BREG|Mux60~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux60~15_combout\ = (\PIP2|BREG|Mux60~14_combout\) # ((\PIP2|BREG|regs[2][3]~regout\ & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[2][3]~regout\,
	datab => \PIP2|BREG|Mux60~14_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux60~15_combout\);

-- Location: LCCOMB_X89_Y25_N28
\PIP2|BREG|regs[6][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[6][3]~feeder_combout\ = \PIP2|DataEscrita[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[3]~3_combout\,
	combout => \PIP2|BREG|regs[6][3]~feeder_combout\);

-- Location: LCFF_X89_Y25_N29
\PIP2|BREG|regs[6][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[6][3]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[6][3]~regout\);

-- Location: LCFF_X93_Y27_N7
\PIP2|BREG|regs[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[3]~3_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[5][3]~regout\);

-- Location: LCCOMB_X89_Y25_N18
\PIP2|BREG|Mux60~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux60~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[5][3]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[4][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[4][3]~regout\,
	datab => \PIP2|BREG|regs[5][3]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux60~12_combout\);

-- Location: LCCOMB_X89_Y25_N0
\PIP2|BREG|Mux60~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux60~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux60~12_combout\ & (\PIP2|BREG|regs[7][3]~regout\)) # (!\PIP2|BREG|Mux60~12_combout\ & ((\PIP2|BREG|regs[6][3]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux60~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[7][3]~regout\,
	datab => \PIP2|BREG|regs[6][3]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP2|BREG|Mux60~12_combout\,
	combout => \PIP2|BREG|Mux60~13_combout\);

-- Location: LCCOMB_X81_Y21_N24
\PIP2|BREG|Mux60~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux60~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux60~13_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|Mux60~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP2|BREG|Mux60~15_combout\,
	datad => \PIP2|BREG|Mux60~13_combout\,
	combout => \PIP2|BREG|Mux60~16_combout\);

-- Location: LCCOMB_X88_Y25_N0
\PIP2|BREG|regs[13][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[13][3]~feeder_combout\ = \PIP2|DataEscrita[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[3]~3_combout\,
	combout => \PIP2|BREG|regs[13][3]~feeder_combout\);

-- Location: LCFF_X88_Y25_N1
\PIP2|BREG|regs[13][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[13][3]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[13][3]~regout\);

-- Location: LCFF_X88_Y24_N13
\PIP2|BREG|regs[12][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[3]~3_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[12][3]~regout\);

-- Location: LCCOMB_X88_Y25_N8
\PIP2|BREG|Mux60~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux60~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[13][3]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[12][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[13][3]~regout\,
	datac => \PIP2|BREG|regs[12][3]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux60~17_combout\);

-- Location: LCCOMB_X92_Y25_N20
\PIP2|BREG|regs[14][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[14][3]~feeder_combout\ = \PIP2|DataEscrita[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[3]~3_combout\,
	combout => \PIP2|BREG|regs[14][3]~feeder_combout\);

-- Location: LCFF_X92_Y25_N21
\PIP2|BREG|regs[14][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[14][3]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[14][3]~regout\);

-- Location: LCCOMB_X88_Y25_N30
\PIP2|BREG|Mux60~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux60~18_combout\ = (\PIP2|BREG|Mux60~17_combout\ & ((\PIP2|BREG|regs[15][3]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP2|BREG|Mux60~17_combout\ & (((\PIP2|BREG|regs[14][3]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[15][3]~regout\,
	datab => \PIP2|BREG|Mux60~17_combout\,
	datac => \PIP2|BREG|regs[14][3]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux60~18_combout\);

-- Location: LCCOMB_X81_Y21_N2
\PIP2|BREG|Mux60~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux60~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux60~16_combout\ & ((\PIP2|BREG|Mux60~18_combout\))) # (!\PIP2|BREG|Mux60~16_combout\ & (\PIP2|BREG|Mux60~11_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux60~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|Mux60~11_combout\,
	datac => \PIP2|BREG|Mux60~16_combout\,
	datad => \PIP2|BREG|Mux60~18_combout\,
	combout => \PIP2|BREG|Mux60~19_combout\);

-- Location: LCCOMB_X81_Y21_N12
\PIP2|BREG|Mux60~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux60~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & (\PIP2|BREG|Mux60~9_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & ((\PIP2|BREG|Mux60~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20),
	datac => \PIP2|BREG|Mux60~9_combout\,
	datad => \PIP2|BREG|Mux60~19_combout\,
	combout => \PIP2|BREG|Mux60~20_combout\);

-- Location: LCFF_X72_Y21_N19
\PIP2|IDEX|saida2[3]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP2|BREG|Mux60~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida2[3]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X72_Y21_N10
\PIP3|MUX2|S[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX2|S[3]~2_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(3))) # (!\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|saida2[3]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|signImm\(3),
	datab => \PIP2|IDEX|saida2[3]~reg0_Duplicate_1_regout\,
	datac => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|OrigAALU~regout\,
	combout => \PIP3|MUX2|S[3]~2_combout\);

-- Location: LCCOMB_X67_Y19_N22
\PIP3|ULA|ShiftLeft0~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~85_combout\ = (\PIP3|MUX1|S[0]~1_combout\ & ((\PIP3|MUX2|S[2]~3_combout\))) # (!\PIP3|MUX1|S[0]~1_combout\ & (\PIP3|MUX2|S[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX2|S[3]~2_combout\,
	datac => \PIP3|MUX1|S[0]~1_combout\,
	datad => \PIP3|MUX2|S[2]~3_combout\,
	combout => \PIP3|ULA|ShiftLeft0~85_combout\);

-- Location: LCCOMB_X68_Y23_N10
\PIP3|ULA|ShiftLeft1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~15_combout\ = (\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftLeft0~81_combout\))) # (!\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftLeft0~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft0~85_combout\,
	datac => \PIP3|ULA|Add0~2_combout\,
	datad => \PIP3|ULA|ShiftLeft0~81_combout\,
	combout => \PIP3|ULA|ShiftLeft1~15_combout\);

-- Location: LCCOMB_X67_Y23_N22
\PIP3|ULA|ShiftLeft1~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~39_combout\ = (\PIP3|ULA|Add0~6_combout\ & (!\PIP3|ULA|Add0~4_combout\ & (\PIP3|ULA|ShiftLeft1~15_combout\))) # (!\PIP3|ULA|Add0~6_combout\ & (((\PIP3|ULA|ShiftLeft1~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~4_combout\,
	datab => \PIP3|ULA|ShiftLeft1~15_combout\,
	datac => \PIP3|ULA|ShiftLeft1~38_combout\,
	datad => \PIP3|ULA|Add0~6_combout\,
	combout => \PIP3|ULA|ShiftLeft1~39_combout\);

-- Location: LCCOMB_X68_Y21_N18
\PIP3|ULA|Mux43~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux43~0_combout\ = (!\PIP3|ULA|Mux46~2_combout\ & \PIP3|ULA|ShiftRight1~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|ULA|Mux46~2_combout\,
	datad => \PIP3|ULA|ShiftRight1~62_combout\,
	combout => \PIP3|ULA|Mux43~0_combout\);

-- Location: LCCOMB_X69_Y25_N8
\PIP3|ULA|ShiftRight1~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~66_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftRight0~67_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftRight0~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~132_combout\,
	datab => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP3|MUX1|S[1]~28_combout\,
	datad => \PIP3|ULA|ShiftRight0~67_combout\,
	combout => \PIP3|ULA|ShiftRight1~66_combout\);

-- Location: LCCOMB_X65_Y22_N10
\PIP3|ULA|ShiftRight1~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~67_combout\ = (\PIP3|MUX1|S[2]~29_combout\ & (((\PIP3|MUX2|S[31]~17_combout\) # (\PIP3|ULA|ShiftRight1~66_combout\)))) # (!\PIP3|MUX1|S[2]~29_combout\ & (\PIP3|ULA|ShiftRight2~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight2~52_combout\,
	datab => \PIP3|MUX1|S[2]~29_combout\,
	datac => \PIP3|MUX2|S[31]~17_combout\,
	datad => \PIP3|ULA|ShiftRight1~66_combout\,
	combout => \PIP3|ULA|ShiftRight1~67_combout\);

-- Location: LCCOMB_X67_Y23_N0
\PIP3|ULA|ShiftLeft2~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft2~21_combout\ = (\PIP3|ULA|Add0~6_combout\ & ((\PIP3|ULA|Add0~4_combout\ & (\PIP3|MUX2|S[0]~0_combout\)) # (!\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|ShiftLeft1~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~4_combout\,
	datab => \PIP3|MUX2|S[0]~0_combout\,
	datac => \PIP3|ULA|ShiftLeft1~15_combout\,
	datad => \PIP3|ULA|Add0~6_combout\,
	combout => \PIP3|ULA|ShiftLeft2~21_combout\);

-- Location: LCCOMB_X67_Y23_N6
\PIP3|ULA|ShiftLeft2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft2~22_combout\ = (\PIP3|ULA|ShiftLeft2~21_combout\) # ((\PIP3|ULA|ShiftLeft1~38_combout\ & !\PIP3|ULA|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft1~38_combout\,
	datac => \PIP3|ULA|Add0~6_combout\,
	datad => \PIP3|ULA|ShiftLeft2~21_combout\,
	combout => \PIP3|ULA|ShiftLeft2~22_combout\);

-- Location: LCCOMB_X66_Y24_N6
\PIP3|ULA|Mux43~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux43~1_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & (((\PIP3|ULA|ShiftLeft2~22_combout\) # (\PIP3|EXMEM|ResultULA[2]~97_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & (\PIP3|ULA|ShiftRight2~78_combout\ & ((!\PIP3|EXMEM|ResultULA[2]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight2~78_combout\,
	datab => \PIP3|ULA|ShiftLeft2~22_combout\,
	datac => \PIP3|MUX1|S[31]~0_combout\,
	datad => \PIP3|EXMEM|ResultULA[2]~97_combout\,
	combout => \PIP3|ULA|Mux43~1_combout\);

-- Location: LCCOMB_X65_Y24_N26
\PIP3|ULA|Mux43~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux43~2_combout\ = (\PIP3|EXMEM|ResultULA[2]~97_combout\ & ((\PIP3|ULA|Mux43~1_combout\ & ((\PIP3|MUX2|S[0]~0_combout\))) # (!\PIP3|ULA|Mux43~1_combout\ & (\PIP3|MUX2|S[31]~1_combout\)))) # (!\PIP3|EXMEM|ResultULA[2]~97_combout\ & 
-- (((\PIP3|ULA|Mux43~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[2]~97_combout\,
	datab => \PIP3|MUX2|S[31]~1_combout\,
	datac => \PIP3|MUX2|S[0]~0_combout\,
	datad => \PIP3|ULA|Mux43~1_combout\,
	combout => \PIP3|ULA|Mux43~2_combout\);

-- Location: LCCOMB_X65_Y20_N14
\PIP3|EXMEM|ResultULA[2]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[2]~94_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\)) # (!\PIP3|MUX1|S[31]~0_combout\ & ((\PIP3|ULA|ShiftLeft0~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|ShiftLeft0~79_combout\,
	datad => \PIP3|MUX1|S[31]~0_combout\,
	combout => \PIP3|EXMEM|ResultULA[2]~94_combout\);

-- Location: LCCOMB_X65_Y23_N6
\PIP3|ULA|Mux43~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux43~3_combout\ = (\PIP3|EXMEM|ResultULA[2]~93_combout\ & (((!\PIP3|EXMEM|ResultULA[2]~94_combout\)))) # (!\PIP3|EXMEM|ResultULA[2]~93_combout\ & ((\PIP3|EXMEM|ResultULA[2]~94_combout\ & (\PIP3|ULA|ShiftRight1~67_combout\)) # 
-- (!\PIP3|EXMEM|ResultULA[2]~94_combout\ & ((\PIP3|ULA|Mux43~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[2]~93_combout\,
	datab => \PIP3|ULA|ShiftRight1~67_combout\,
	datac => \PIP3|ULA|Mux43~2_combout\,
	datad => \PIP3|EXMEM|ResultULA[2]~94_combout\,
	combout => \PIP3|ULA|Mux43~3_combout\);

-- Location: LCCOMB_X65_Y23_N0
\PIP3|ULA|Mux43~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux43~4_combout\ = (\PIP3|EXMEM|ResultULA[2]~95_combout\ & ((\PIP3|ULA|Mux43~3_combout\ & ((\PIP3|ULA|Mux43~0_combout\))) # (!\PIP3|ULA|Mux43~3_combout\ & (\PIP3|ULA|ShiftLeft1~39_combout\)))) # (!\PIP3|EXMEM|ResultULA[2]~95_combout\ & 
-- (((\PIP3|ULA|Mux43~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[2]~95_combout\,
	datab => \PIP3|ULA|ShiftLeft1~39_combout\,
	datac => \PIP3|ULA|Mux43~0_combout\,
	datad => \PIP3|ULA|Mux43~3_combout\,
	combout => \PIP3|ULA|Mux43~4_combout\);

-- Location: LCCOMB_X65_Y23_N16
\PIP3|EXMEM|ResultULA[11]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[11]~3_combout\ = (\PIP3|EXMEM|ResultULA[14]~107_combout\ & (\PIP3|ULA|ShiftRight1~89_combout\)) # (!\PIP3|EXMEM|ResultULA[14]~107_combout\ & ((\PIP3|ULA|Mux43~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight1~89_combout\,
	datac => \PIP3|EXMEM|ResultULA[14]~107_combout\,
	datad => \PIP3|ULA|Mux43~4_combout\,
	combout => \PIP3|EXMEM|ResultULA[11]~3_combout\);

-- Location: LCCOMB_X75_Y22_N8
\PIP3|ULA|Mux43~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux43~10_combout\ = \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ $ (((!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & \PIP3|MUX1|S[10]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datab => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datac => \PIP3|MUX1|S[10]~22_combout\,
	combout => \PIP3|ULA|Mux43~10_combout\);

-- Location: LCCOMB_X74_Y22_N14
\PIP3|ULA|Mux43~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux43~9_combout\ = (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (\PIP3|ULA|cout~32_combout\)) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & ((\PIP3|ULA|cout~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|cout~32_combout\,
	datad => \PIP3|ULA|cout~34_combout\,
	combout => \PIP3|ULA|Mux43~9_combout\);

-- Location: LCCOMB_X75_Y22_N14
\PIP3|ULA|Mux43~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux43~11_combout\ = (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (((\PIP3|ULA|Mux43~10_combout\)))) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((\PIP3|MUX2|S[10]~14_combout\ & ((\PIP3|ULA|Mux43~9_combout\) # 
-- (!\PIP3|ULA|Mux43~10_combout\))) # (!\PIP3|MUX2|S[10]~14_combout\ & (!\PIP3|ULA|Mux43~10_combout\ & \PIP3|ULA|Mux43~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datab => \PIP3|MUX2|S[10]~14_combout\,
	datac => \PIP3|ULA|Mux43~10_combout\,
	datad => \PIP3|ULA|Mux43~9_combout\,
	combout => \PIP3|ULA|Mux43~11_combout\);

-- Location: LCCOMB_X76_Y22_N20
\PIP3|ULA|Mux43~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux43~12_combout\ = (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((\PIP3|MUX1|S[11]~21_combout\ & ((\PIP3|MUX2|S[11]~13_combout\) # (!\PIP3|ULA|Mux43~11_combout\))) # (!\PIP3|MUX1|S[11]~21_combout\ & (\PIP3|MUX2|S[11]~13_combout\ & 
-- !\PIP3|ULA|Mux43~11_combout\)))) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (\PIP3|MUX1|S[11]~21_combout\ $ (\PIP3|MUX2|S[11]~13_combout\ $ (\PIP3|ULA|Mux43~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000110111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datab => \PIP3|MUX1|S[11]~21_combout\,
	datac => \PIP3|MUX2|S[11]~13_combout\,
	datad => \PIP3|ULA|Mux43~11_combout\,
	combout => \PIP3|ULA|Mux43~12_combout\);

-- Location: LCCOMB_X76_Y22_N6
\PIP3|ULA|Mux43~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux43~8_combout\ = (\PIP3|MUX1|S[11]~21_combout\ & ((\PIP3|EXMEM|ResultULA[14]~113_combout\) # (!\PIP3|MUX2|S[11]~13_combout\))) # (!\PIP3|MUX1|S[11]~21_combout\ & ((\PIP3|MUX2|S[11]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[14]~113_combout\,
	datab => \PIP3|MUX1|S[11]~21_combout\,
	datac => \PIP3|MUX2|S[11]~13_combout\,
	combout => \PIP3|ULA|Mux43~8_combout\);

-- Location: LCCOMB_X76_Y22_N30
\PIP3|ULA|Mux43~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux43~13_combout\ = (\PIP3|EXMEM|ResultULA[14]~113_combout\ & (((\PIP3|ULA|Mux43~8_combout\)) # (!\PIP3|EXMEM|ResultULA[14]~112_combout\))) # (!\PIP3|EXMEM|ResultULA[14]~113_combout\ & (\PIP3|EXMEM|ResultULA[14]~112_combout\ & 
-- (!\PIP3|ULA|Mux43~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[14]~113_combout\,
	datab => \PIP3|EXMEM|ResultULA[14]~112_combout\,
	datac => \PIP3|ULA|Mux43~12_combout\,
	datad => \PIP3|ULA|Mux43~8_combout\,
	combout => \PIP3|ULA|Mux43~13_combout\);

-- Location: LCCOMB_X71_Y25_N12
\PIP3|ULA|ShiftRight0~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~146_combout\ = (\PIP3|ULA|ShiftRight0~97_combout\) # ((\PIP2|IDEX|OrigAALU~regout\ & \PIP2|IDEX|signImm\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP3|ULA|ShiftRight0~97_combout\,
	combout => \PIP3|ULA|ShiftRight0~146_combout\);

-- Location: LCCOMB_X68_Y22_N6
\PIP3|EXMEM|ResultULA[14]~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[14]~108_combout\ = ((\PIP3|ULA|Add0~8_combout\) # (\PIP3|ULA|ShiftRight0~50_combout\)) # (!\PIP3|MUX1|S[31]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[31]~0_combout\,
	datac => \PIP3|ULA|Add0~8_combout\,
	datad => \PIP3|ULA|ShiftRight0~50_combout\,
	combout => \PIP3|EXMEM|ResultULA[14]~108_combout\);

-- Location: LCCOMB_X68_Y20_N4
\PIP3|EXMEM|ResultULA[14]~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[14]~109_combout\ = ((\PIP3|ULA|Add0~8_combout\ & !\PIP3|ULA|ShiftRight0~50_combout\)) # (!\PIP3|MUX1|S[31]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~8_combout\,
	datac => \PIP3|MUX1|S[31]~0_combout\,
	datad => \PIP3|ULA|ShiftRight0~50_combout\,
	combout => \PIP3|EXMEM|ResultULA[14]~109_combout\);

-- Location: LCCOMB_X67_Y25_N12
\PIP3|ULA|ShiftRight0~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~123_combout\ = (!\PIP3|ULA|Add0~6_combout\ & \PIP3|ULA|ShiftRight0~94_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|ULA|Add0~6_combout\,
	datad => \PIP3|ULA|ShiftRight0~94_combout\,
	combout => \PIP3|ULA|ShiftRight0~123_combout\);

-- Location: LCCOMB_X66_Y21_N26
\PIP3|EXMEM|ResultULA[14]~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[14]~110_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & ((\PIP3|ULA|Add0~6_combout\) # ((\PIP3|ULA|ShiftRight0~50_combout\) # (\PIP3|ULA|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~6_combout\,
	datab => \PIP3|MUX1|S[31]~0_combout\,
	datac => \PIP3|ULA|ShiftRight0~50_combout\,
	datad => \PIP3|ULA|Add0~8_combout\,
	combout => \PIP3|EXMEM|ResultULA[14]~110_combout\);

-- Location: LCCOMB_X67_Y22_N24
\PIP3|ULA|Mux43~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux43~6_combout\ = (\PIP3|EXMEM|ResultULA[14]~109_combout\ & ((\PIP3|EXMEM|ResultULA[14]~110_combout\ & ((\PIP3|ULA|ShiftRight0~123_combout\))) # (!\PIP3|EXMEM|ResultULA[14]~110_combout\ & (\PIP3|ULA|Mux43~5_combout\)))) # 
-- (!\PIP3|EXMEM|ResultULA[14]~109_combout\ & (((!\PIP3|EXMEM|ResultULA[14]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux43~5_combout\,
	datab => \PIP3|EXMEM|ResultULA[14]~109_combout\,
	datac => \PIP3|ULA|ShiftRight0~123_combout\,
	datad => \PIP3|EXMEM|ResultULA[14]~110_combout\,
	combout => \PIP3|ULA|Mux43~6_combout\);

-- Location: LCCOMB_X71_Y22_N24
\PIP3|ULA|Mux43~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux43~7_combout\ = (\PIP3|EXMEM|ResultULA[14]~108_combout\ & (((\PIP3|ULA|Mux43~6_combout\)))) # (!\PIP3|EXMEM|ResultULA[14]~108_combout\ & ((\PIP3|ULA|Mux43~6_combout\ & (\PIP3|ULA|ShiftRight0~102_combout\)) # (!\PIP3|ULA|Mux43~6_combout\ & 
-- ((\PIP3|ULA|ShiftRight0~146_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~102_combout\,
	datab => \PIP3|ULA|ShiftRight0~146_combout\,
	datac => \PIP3|EXMEM|ResultULA[14]~108_combout\,
	datad => \PIP3|ULA|Mux43~6_combout\,
	combout => \PIP3|ULA|Mux43~7_combout\);

-- Location: LCCOMB_X75_Y22_N16
\PIP3|ULA|Mux43~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux43~14_combout\ = (\PIP3|ULA|Mux43~13_combout\ & (((\PIP3|EXMEM|ResultULA[14]~111_combout\ & \PIP3|ULA|Mux43~7_combout\)))) # (!\PIP3|ULA|Mux43~13_combout\ & ((\PIP3|ULA|Mux43~8_combout\) # ((!\PIP3|EXMEM|ResultULA[14]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux43~8_combout\,
	datab => \PIP3|ULA|Mux43~13_combout\,
	datac => \PIP3|EXMEM|ResultULA[14]~111_combout\,
	datad => \PIP3|ULA|Mux43~7_combout\,
	combout => \PIP3|ULA|Mux43~14_combout\);

-- Location: LCCOMB_X76_Y22_N12
\PIP3|EXMEM|ResultULA[11]~reg0_Duplicate_1SLOAD_MUX\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[11]~reg0_Duplicate_1SLOAD_MUX_combout\ = (\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & ((\PIP3|ULA|Mux43~14_combout\))) # (!\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & (\PIP3|EXMEM|ResultULA[11]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\,
	datac => \PIP3|EXMEM|ResultULA[11]~3_combout\,
	datad => \PIP3|ULA|Mux43~14_combout\,
	combout => \PIP3|EXMEM|ResultULA[11]~reg0_Duplicate_1SLOAD_MUX_combout\);

-- Location: LCFF_X76_Y22_N13
\PIP3|EXMEM|ResultULA[11]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|EXMEM|ResultULA[11]~reg0_Duplicate_1SLOAD_MUX_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|ResultULA[11]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X76_Y22_N14
\PIP3|EXMEM|ResultULA[11]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[11]~63_combout\ = (\PIP3|EXMEM|ResultULA[11]~reg0_Duplicate_1_regout\) # (!\PIP3|EXMEM|ResultULA[0]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	datad => \PIP3|EXMEM|ResultULA[11]~reg0_Duplicate_1_regout\,
	combout => \PIP3|EXMEM|ResultULA[11]~63_combout\);

-- Location: LCFF_X76_Y22_N27
\PIP4|MEMWB|ResultULA[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP3|EXMEM|ResultULA[11]~63_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|ResultULA\(11));

-- Location: LCCOMB_X76_Y22_N26
\PIP5|WriData[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP5|WriData[11]~11_combout\ = (!\rst~combout\ & ((\PIP4|MEMWB|MemparaRegOUT~regout\ & ((\PIP4|MEMWB|ResultULA\(11)))) # (!\PIP4|MEMWB|MemparaRegOUT~regout\ & (\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(11),
	datab => \rst~combout\,
	datac => \PIP4|MEMWB|ResultULA\(11),
	datad => \PIP4|MEMWB|MemparaRegOUT~regout\,
	combout => \PIP5|WriData[11]~11_combout\);

-- Location: LCCOMB_X76_Y22_N8
\PIP2|DataEscrita[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|DataEscrita[11]~11_combout\ = (\PIP2|isJALout~3_combout\ & ((\PIP5|WriData[11]~11_combout\))) # (!\PIP2|isJALout~3_combout\ & (\PIP1|IFID|PC4OUT\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(11),
	datab => \PIP5|WriData[11]~11_combout\,
	datad => \PIP2|isJALout~3_combout\,
	combout => \PIP2|DataEscrita[11]~11_combout\);

-- Location: LCFF_X89_Y22_N3
\PIP2|BREG|regs[30][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[11]~11_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[30][11]~regout\);

-- Location: LCFF_X94_Y25_N19
\PIP2|BREG|regs[27][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[11]~11_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[27][11]~regout\);

-- Location: LCCOMB_X91_Y18_N20
\PIP2|BREG|Mux20~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux20~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[27][11]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|regs[26][11]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP2|BREG|regs[27][11]~regout\,
	datac => \PIP2|BREG|regs[26][11]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux20~7_combout\);

-- Location: LCCOMB_X90_Y20_N10
\PIP2|BREG|Mux20~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux20~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux20~7_combout\ & (\PIP2|BREG|regs[31][11]~regout\)) # (!\PIP2|BREG|Mux20~7_combout\ & ((\PIP2|BREG|regs[30][11]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux20~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[31][11]~regout\,
	datab => \PIP2|BREG|regs[30][11]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux20~7_combout\,
	combout => \PIP2|BREG|Mux20~8_combout\);

-- Location: LCFF_X94_Y17_N31
\PIP2|BREG|regs[23][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[11]~11_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[23][11]~regout\);

-- Location: LCCOMB_X88_Y19_N6
\PIP2|BREG|regs[18][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[18][11]~feeder_combout\ = \PIP2|DataEscrita[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[11]~11_combout\,
	combout => \PIP2|BREG|regs[18][11]~feeder_combout\);

-- Location: LCFF_X88_Y19_N7
\PIP2|BREG|regs[18][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[18][11]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[18][11]~regout\);

-- Location: LCCOMB_X88_Y19_N28
\PIP2|BREG|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux20~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|regs[22][11]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|regs[18][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[22][11]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|regs[18][11]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux20~0_combout\);

-- Location: LCCOMB_X88_Y17_N28
\PIP2|BREG|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux20~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux20~0_combout\ & ((\PIP2|BREG|regs[23][11]~regout\))) # (!\PIP2|BREG|Mux20~0_combout\ & (\PIP2|BREG|regs[19][11]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[19][11]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|regs[23][11]~regout\,
	datad => \PIP2|BREG|Mux20~0_combout\,
	combout => \PIP2|BREG|Mux20~1_combout\);

-- Location: LCCOMB_X92_Y24_N6
\PIP2|BREG|regs[25][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[25][11]~feeder_combout\ = \PIP2|DataEscrita[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[11]~11_combout\,
	combout => \PIP2|BREG|regs[25][11]~feeder_combout\);

-- Location: LCFF_X92_Y24_N7
\PIP2|BREG|regs[25][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[25][11]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[25][11]~regout\);

-- Location: LCCOMB_X93_Y21_N26
\PIP2|BREG|Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux20~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|regs[25][11]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[24][11]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[24][11]~regout\,
	datab => \PIP2|BREG|regs[25][11]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux20~2_combout\);

-- Location: LCCOMB_X93_Y24_N0
\PIP2|BREG|Mux20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux20~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux20~2_combout\ & (\PIP2|BREG|regs[29][11]~regout\)) # (!\PIP2|BREG|Mux20~2_combout\ & ((\PIP2|BREG|regs[28][11]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[29][11]~regout\,
	datab => \PIP2|BREG|regs[28][11]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux20~2_combout\,
	combout => \PIP2|BREG|Mux20~3_combout\);

-- Location: LCFF_X93_Y21_N25
\PIP2|BREG|regs[17][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[11]~11_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[17][11]~regout\);

-- Location: LCCOMB_X93_Y21_N24
\PIP2|BREG|Mux20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux20~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[17][11]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[16][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[16][11]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|regs[17][11]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux20~4_combout\);

-- Location: LCCOMB_X89_Y21_N28
\PIP2|BREG|Mux20~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux20~5_combout\ = (\PIP2|BREG|Mux20~4_combout\ & (((\PIP2|BREG|regs[21][11]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP2|BREG|Mux20~4_combout\ & (\PIP2|BREG|regs[20][11]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[20][11]~regout\,
	datab => \PIP2|BREG|Mux20~4_combout\,
	datac => \PIP2|BREG|regs[21][11]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux20~5_combout\);

-- Location: LCCOMB_X89_Y21_N18
\PIP2|BREG|Mux20~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux20~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|Mux20~3_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux20~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|Mux20~3_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux20~5_combout\,
	combout => \PIP2|BREG|Mux20~6_combout\);

-- Location: LCCOMB_X89_Y21_N20
\PIP2|BREG|Mux20~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux20~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux20~6_combout\ & (\PIP2|BREG|Mux20~8_combout\)) # (!\PIP2|BREG|Mux20~6_combout\ & ((\PIP2|BREG|Mux20~1_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|Mux20~8_combout\,
	datac => \PIP2|BREG|Mux20~1_combout\,
	datad => \PIP2|BREG|Mux20~6_combout\,
	combout => \PIP2|BREG|Mux20~9_combout\);

-- Location: LCCOMB_X91_Y26_N30
\PIP2|BREG|Mux20~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux20~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|regs[7][11]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[5][11]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[5][11]~regout\,
	datab => \PIP2|BREG|regs[7][11]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux20~17_combout\);

-- Location: LCCOMB_X87_Y26_N18
\PIP2|BREG|Mux20~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux20~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux20~17_combout\ & ((\PIP2|BREG|regs[15][11]~regout\))) # (!\PIP2|BREG|Mux20~17_combout\ & (\PIP2|BREG|regs[13][11]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux20~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[13][11]~regout\,
	datab => \PIP2|BREG|regs[15][11]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux20~17_combout\,
	combout => \PIP2|BREG|Mux20~18_combout\);

-- Location: LCCOMB_X79_Y25_N6
\PIP2|BREG|Mux20~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux20~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|regs[9][11]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|regs[1][11]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[9][11]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP2|BREG|regs[1][11]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux20~10_combout\);

-- Location: LCCOMB_X79_Y25_N28
\PIP2|BREG|Mux20~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux20~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux20~10_combout\ & ((\PIP2|BREG|regs[11][11]~regout\))) # (!\PIP2|BREG|Mux20~10_combout\ & (\PIP2|BREG|regs[3][11]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux20~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|regs[3][11]~regout\,
	datac => \PIP2|BREG|regs[11][11]~regout\,
	datad => \PIP2|BREG|Mux20~10_combout\,
	combout => \PIP2|BREG|Mux20~11_combout\);

-- Location: LCCOMB_X92_Y26_N20
\PIP2|BREG|regs[4][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[4][11]~feeder_combout\ = \PIP2|DataEscrita[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[11]~11_combout\,
	combout => \PIP2|BREG|regs[4][11]~feeder_combout\);

-- Location: LCFF_X92_Y26_N21
\PIP2|BREG|regs[4][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[4][11]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[4][11]~regout\);

-- Location: LCCOMB_X89_Y26_N30
\PIP2|BREG|Mux20~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux20~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[6][11]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|regs[4][11]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[6][11]~regout\,
	datab => \PIP2|BREG|regs[4][11]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux20~12_combout\);

-- Location: LCCOMB_X87_Y26_N28
\PIP2|BREG|Mux20~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux20~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux20~12_combout\ & (\PIP2|BREG|regs[14][11]~regout\)) # (!\PIP2|BREG|Mux20~12_combout\ & ((\PIP2|BREG|regs[12][11]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux20~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[14][11]~regout\,
	datab => \PIP2|BREG|regs[12][11]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux20~12_combout\,
	combout => \PIP2|BREG|Mux20~13_combout\);

-- Location: LCCOMB_X80_Y22_N30
\PIP2|BREG|Mux20~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux20~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[10][11]~regout\))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[8][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[8][11]~regout\,
	datac => \PIP2|BREG|regs[10][11]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux20~14_combout\);

-- Location: LCCOMB_X83_Y24_N12
\PIP2|BREG|Mux20~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux20~15_combout\ = (\PIP2|BREG|Mux20~14_combout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[2][11]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|regs[2][11]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux20~14_combout\,
	combout => \PIP2|BREG|Mux20~15_combout\);

-- Location: LCCOMB_X83_Y24_N6
\PIP2|BREG|Mux20~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux20~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|Mux20~13_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux20~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|Mux20~13_combout\,
	datad => \PIP2|BREG|Mux20~15_combout\,
	combout => \PIP2|BREG|Mux20~16_combout\);

-- Location: LCCOMB_X83_Y24_N24
\PIP2|BREG|Mux20~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux20~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux20~16_combout\ & (\PIP2|BREG|Mux20~18_combout\)) # (!\PIP2|BREG|Mux20~16_combout\ & ((\PIP2|BREG|Mux20~11_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux20~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP2|BREG|Mux20~18_combout\,
	datac => \PIP2|BREG|Mux20~11_combout\,
	datad => \PIP2|BREG|Mux20~16_combout\,
	combout => \PIP2|BREG|Mux20~19_combout\);

-- Location: LCCOMB_X89_Y21_N6
\PIP2|BREG|Mux20~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux20~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & (\PIP2|BREG|Mux20~9_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & ((\PIP2|BREG|Mux20~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25),
	datac => \PIP2|BREG|Mux20~9_combout\,
	datad => \PIP2|BREG|Mux20~19_combout\,
	combout => \PIP2|BREG|Mux20~20_combout\);

-- Location: LCCOMB_X77_Y21_N30
\PIP2|IDEX|PCbranch[11]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|PCbranch[11]~9_combout\ = (\PIP2|process_1~4_combout\ & ((\PIP2|BREG|Mux20~20_combout\))) # (!\PIP2|process_1~4_combout\ & (\PIP2|SOMB|result[11]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|process_1~4_combout\,
	datab => \PIP2|SOMB|result[11]~18_combout\,
	datad => \PIP2|BREG|Mux20~20_combout\,
	combout => \PIP2|IDEX|PCbranch[11]~9_combout\);

-- Location: LCFF_X77_Y21_N31
\PIP2|IDEX|PCbranch[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|PCbranch[11]~9_combout\,
	sdata => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(9),
	aclr => \rst~combout\,
	sload => \PIP2|CTRL|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|PCbranch\(11));

-- Location: LCCOMB_X76_Y22_N2
\PIP1|PCatualaux2[11]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[11]~39_combout\ = (\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP2|IDEX|PCbranch\(11))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP1|IFID|PC4OUT\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datab => \PIP2|IDEX|PCbranch\(11),
	datad => \PIP1|IFID|PC4OUT\(11),
	combout => \PIP1|PCatualaux2[11]~39_combout\);

-- Location: LCCOMB_X79_Y20_N20
\PIP1|IFID|PC4OUT[11]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|IFID|PC4OUT[11]~47_combout\ = (\PIP1|IFID|PC4OUT[10]~46\ & (((!\PIP1|PCatualaux2[11]~39_combout\)) # (!\inicio~regout\))) # (!\PIP1|IFID|PC4OUT[10]~46\ & (((\inicio~regout\ & \PIP1|PCatualaux2[11]~39_combout\)) # (GND)))
-- \PIP1|IFID|PC4OUT[11]~48\ = CARRY(((!\PIP1|IFID|PC4OUT[10]~46\) # (!\PIP1|PCatualaux2[11]~39_combout\)) # (!\inicio~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inicio~regout\,
	datab => \PIP1|PCatualaux2[11]~39_combout\,
	datad => VCC,
	cin => \PIP1|IFID|PC4OUT[10]~46\,
	combout => \PIP1|IFID|PC4OUT[11]~47_combout\,
	cout => \PIP1|IFID|PC4OUT[11]~48\);

-- Location: LCFF_X79_Y20_N21
\PIP1|IFID|PC4OUT[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP1|IFID|PC4OUT[11]~47_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PC4OUT\(11));

-- Location: LCCOMB_X78_Y21_N22
\PIP2|SOMB|result[12]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|SOMB|result[12]~20_combout\ = ((\PIP1|IFID|PC4OUT\(12) $ (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(10) $ (!\PIP2|SOMB|result[11]~19\)))) # (GND)
-- \PIP2|SOMB|result[12]~21\ = CARRY((\PIP1|IFID|PC4OUT\(12) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(10)) # (!\PIP2|SOMB|result[11]~19\))) # (!\PIP1|IFID|PC4OUT\(12) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(10) & 
-- !\PIP2|SOMB|result[11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(12),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(10),
	datad => VCC,
	cin => \PIP2|SOMB|result[11]~19\,
	combout => \PIP2|SOMB|result[12]~20_combout\,
	cout => \PIP2|SOMB|result[12]~21\);

-- Location: LCCOMB_X77_Y21_N28
\PIP2|IDEX|PCbranch[13]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|PCbranch[13]~11_combout\ = (\PIP2|process_1~4_combout\ & ((\PIP2|BREG|Mux18~20_combout\))) # (!\PIP2|process_1~4_combout\ & (\PIP2|SOMB|result[13]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|process_1~4_combout\,
	datab => \PIP2|SOMB|result[13]~22_combout\,
	datad => \PIP2|BREG|Mux18~20_combout\,
	combout => \PIP2|IDEX|PCbranch[13]~11_combout\);

-- Location: LCFF_X77_Y21_N29
\PIP2|IDEX|PCbranch[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|PCbranch[13]~11_combout\,
	sdata => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(11),
	aclr => \rst~combout\,
	sload => \PIP2|CTRL|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|PCbranch\(13));

-- Location: LCCOMB_X80_Y21_N26
\PIP1|PCatualaux2[13]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[13]~41_combout\ = (\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP2|IDEX|PCbranch\(13)))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP1|IFID|PC4OUT\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(13),
	datab => \PIP2|IDEX|PCbranch\(13),
	datac => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	combout => \PIP1|PCatualaux2[13]~41_combout\);

-- Location: LCCOMB_X79_Y20_N22
\PIP1|IFID|PC4OUT[12]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|IFID|PC4OUT[12]~49_combout\ = (\PIP1|IFID|PC4OUT[11]~48\ & (\PIP1|PCatualaux2[12]~40_combout\ & (\inicio~regout\ & VCC))) # (!\PIP1|IFID|PC4OUT[11]~48\ & ((((\PIP1|PCatualaux2[12]~40_combout\ & \inicio~regout\)))))
-- \PIP1|IFID|PC4OUT[12]~50\ = CARRY((\PIP1|PCatualaux2[12]~40_combout\ & (\inicio~regout\ & !\PIP1|IFID|PC4OUT[11]~48\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|PCatualaux2[12]~40_combout\,
	datab => \inicio~regout\,
	datad => VCC,
	cin => \PIP1|IFID|PC4OUT[11]~48\,
	combout => \PIP1|IFID|PC4OUT[12]~49_combout\,
	cout => \PIP1|IFID|PC4OUT[12]~50\);

-- Location: LCCOMB_X79_Y20_N24
\PIP1|IFID|PC4OUT[13]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|IFID|PC4OUT[13]~51_combout\ = (\PIP1|IFID|PC4OUT[12]~50\ & (((!\PIP1|PCatualaux2[13]~41_combout\)) # (!\inicio~regout\))) # (!\PIP1|IFID|PC4OUT[12]~50\ & (((\inicio~regout\ & \PIP1|PCatualaux2[13]~41_combout\)) # (GND)))
-- \PIP1|IFID|PC4OUT[13]~52\ = CARRY(((!\PIP1|IFID|PC4OUT[12]~50\) # (!\PIP1|PCatualaux2[13]~41_combout\)) # (!\inicio~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inicio~regout\,
	datab => \PIP1|PCatualaux2[13]~41_combout\,
	datad => VCC,
	cin => \PIP1|IFID|PC4OUT[12]~50\,
	combout => \PIP1|IFID|PC4OUT[13]~51_combout\,
	cout => \PIP1|IFID|PC4OUT[13]~52\);

-- Location: LCCOMB_X79_Y20_N26
\PIP1|IFID|PC4OUT[14]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|IFID|PC4OUT[14]~53_combout\ = (\PIP1|IFID|PC4OUT[13]~52\ & (\inicio~regout\ & (\PIP1|PCatualaux2[14]~42_combout\ & VCC))) # (!\PIP1|IFID|PC4OUT[13]~52\ & ((((\inicio~regout\ & \PIP1|PCatualaux2[14]~42_combout\)))))
-- \PIP1|IFID|PC4OUT[14]~54\ = CARRY((\inicio~regout\ & (\PIP1|PCatualaux2[14]~42_combout\ & !\PIP1|IFID|PC4OUT[13]~52\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inicio~regout\,
	datab => \PIP1|PCatualaux2[14]~42_combout\,
	datad => VCC,
	cin => \PIP1|IFID|PC4OUT[13]~52\,
	combout => \PIP1|IFID|PC4OUT[14]~53_combout\,
	cout => \PIP1|IFID|PC4OUT[14]~54\);

-- Location: LCFF_X79_Y20_N27
\PIP1|IFID|PC4OUT[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP1|IFID|PC4OUT[14]~53_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PC4OUT\(14));

-- Location: LCCOMB_X72_Y20_N14
\PIP3|ULA|cout~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~41_combout\ = \PIP3|MUX2|S[14]~10_combout\ $ (\PIP3|MUX1|S[14]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|MUX2|S[14]~10_combout\,
	datad => \PIP3|MUX1|S[14]~18_combout\,
	combout => \PIP3|ULA|cout~41_combout\);

-- Location: LCCOMB_X71_Y20_N14
\PIP3|ULA|Mux38~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux38~12_combout\ = (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((\PIP3|MUX1|S[14]~18_combout\ & ((\PIP3|MUX2|S[14]~10_combout\) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\))) # (!\PIP3|MUX1|S[14]~18_combout\ & (\PIP3|MUX2|S[14]~10_combout\ 
-- & !\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\)))) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (((!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datab => \PIP3|MUX1|S[14]~18_combout\,
	datac => \PIP3|MUX2|S[14]~10_combout\,
	datad => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux38~12_combout\);

-- Location: LCCOMB_X72_Y20_N12
\PIP3|ULA|soma~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|soma~13_combout\ = \PIP3|MUX2|S[14]~10_combout\ $ (\PIP3|MUX1|S[14]~18_combout\ $ (((\PIP3|ULA|cout~44_combout\) # (\PIP3|ULA|cout~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[14]~10_combout\,
	datab => \PIP3|MUX1|S[14]~18_combout\,
	datac => \PIP3|ULA|cout~44_combout\,
	datad => \PIP3|ULA|cout~47_combout\,
	combout => \PIP3|ULA|soma~13_combout\);

-- Location: LCCOMB_X71_Y20_N12
\PIP3|ULA|soma~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|soma~12_combout\ = \PIP3|MUX2|S[14]~10_combout\ $ (\PIP3|ULA|cout~43_combout\ $ (\PIP3|MUX1|S[14]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[14]~10_combout\,
	datac => \PIP3|ULA|cout~43_combout\,
	datad => \PIP3|MUX1|S[14]~18_combout\,
	combout => \PIP3|ULA|soma~12_combout\);

-- Location: LCCOMB_X71_Y20_N20
\PIP3|ULA|Mux38~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux38~13_combout\ = (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (\PIP3|ULA|Mux38~12_combout\)) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((\PIP3|ULA|Mux38~12_combout\ & (\PIP3|ULA|soma~13_combout\)) # (!\PIP3|ULA|Mux38~12_combout\ & 
-- ((\PIP3|ULA|soma~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datab => \PIP3|ULA|Mux38~12_combout\,
	datac => \PIP3|ULA|soma~13_combout\,
	datad => \PIP3|ULA|soma~12_combout\,
	combout => \PIP3|ULA|Mux38~13_combout\);

-- Location: LCCOMB_X77_Y20_N10
\PIP3|ULA|tmp~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|tmp~24_combout\ = (\PIP3|MUX1|S[14]~18_combout\) # (\PIP3|MUX2|S[14]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[14]~18_combout\,
	datad => \PIP3|MUX2|S[14]~10_combout\,
	combout => \PIP3|ULA|tmp~24_combout\);

-- Location: LCCOMB_X67_Y20_N18
\PIP3|ULA|Mux38~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux38~14_combout\ = (\PIP3|EXMEM|ResultULA[14]~113_combout\ & (\PIP3|EXMEM|ResultULA[14]~112_combout\ & ((!\PIP3|ULA|tmp~24_combout\)))) # (!\PIP3|EXMEM|ResultULA[14]~113_combout\ & (((\PIP3|ULA|Mux38~13_combout\)) # 
-- (!\PIP3|EXMEM|ResultULA[14]~112_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000111011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[14]~113_combout\,
	datab => \PIP3|EXMEM|ResultULA[14]~112_combout\,
	datac => \PIP3|ULA|Mux38~13_combout\,
	datad => \PIP3|ULA|tmp~24_combout\,
	combout => \PIP3|ULA|Mux38~14_combout\);

-- Location: LCCOMB_X67_Y20_N8
\PIP3|ULA|Mux38~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux38~15_combout\ = (\PIP3|EXMEM|ResultULA[14]~111_combout\ & ((\PIP3|ULA|Mux38~14_combout\ & ((\PIP3|ULA|cout~41_combout\))) # (!\PIP3|ULA|Mux38~14_combout\ & (\PIP3|ULA|Mux38~11_combout\)))) # (!\PIP3|EXMEM|ResultULA[14]~111_combout\ & 
-- (((\PIP3|ULA|Mux38~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux38~11_combout\,
	datab => \PIP3|ULA|cout~41_combout\,
	datac => \PIP3|EXMEM|ResultULA[14]~111_combout\,
	datad => \PIP3|ULA|Mux38~14_combout\,
	combout => \PIP3|ULA|Mux38~15_combout\);

-- Location: LCCOMB_X66_Y20_N30
\PIP3|ULA|Mux38~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux38~2_combout\ = (\PIP3|ULA|ShiftRight2~40_combout\ & (!\PIP3|MUX1|S[3]~30_combout\ & (\PIP3|ULA|ShiftRight0~134_combout\ & !\PIP3|ULA|ShiftLeft0~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight2~40_combout\,
	datab => \PIP3|MUX1|S[3]~30_combout\,
	datac => \PIP3|ULA|ShiftRight0~134_combout\,
	datad => \PIP3|ULA|ShiftLeft0~78_combout\,
	combout => \PIP3|ULA|Mux38~2_combout\);

-- Location: LCCOMB_X63_Y19_N20
\PIP3|EXMEM|ResultULA[2]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[2]~93_combout\ = (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & ((\PIP3|MUX1|S[31]~0_combout\) # (!\PIP3|ULA|ShiftLeft0~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[31]~0_combout\,
	datac => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datad => \PIP3|ULA|ShiftLeft0~79_combout\,
	combout => \PIP3|EXMEM|ResultULA[2]~93_combout\);

-- Location: LCCOMB_X65_Y23_N12
\PIP3|EXMEM|ResultULA[2]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[2]~95_combout\ = (\PIP3|EXMEM|ResultULA[2]~93_combout\ & (((!\PIP3|ULA|Add0~8_combout\ & !\PIP3|ULA|ShiftRight0~50_combout\)) # (!\PIP3|EXMEM|ResultULA[2]~94_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[2]~94_combout\,
	datab => \PIP3|ULA|Add0~8_combout\,
	datac => \PIP3|EXMEM|ResultULA[2]~93_combout\,
	datad => \PIP3|ULA|ShiftRight0~50_combout\,
	combout => \PIP3|EXMEM|ResultULA[2]~95_combout\);

-- Location: LCCOMB_X66_Y23_N14
\PIP3|ULA|Mux38~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux38~5_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & (\PIP3|MUX2|S[0]~0_combout\)) # (!\PIP3|MUX1|S[31]~0_combout\ & ((\PIP3|MUX2|S[31]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[0]~0_combout\,
	datab => \PIP3|MUX1|S[31]~0_combout\,
	datad => \PIP3|MUX2|S[31]~1_combout\,
	combout => \PIP3|ULA|Mux38~5_combout\);

-- Location: LCCOMB_X67_Y17_N4
\PIP3|ULA|ShiftLeft0~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~122_combout\ = (\PIP3|MUX1|S[0]~1_combout\ & (\PIP3|MUX2|S[13]~11_combout\)) # (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP3|MUX2|S[14]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[13]~11_combout\,
	datab => \PIP3|MUX1|S[0]~1_combout\,
	datad => \PIP3|MUX2|S[14]~10_combout\,
	combout => \PIP3|ULA|ShiftLeft0~122_combout\);

-- Location: LCCOMB_X67_Y17_N26
\PIP3|ULA|ShiftLeft1~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~47_combout\ = (\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftLeft0~116_combout\))) # (!\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftLeft0~122_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|Add0~2_combout\,
	datac => \PIP3|ULA|ShiftLeft0~122_combout\,
	datad => \PIP3|ULA|ShiftLeft0~116_combout\,
	combout => \PIP3|ULA|ShiftLeft1~47_combout\);

-- Location: LCCOMB_X67_Y18_N10
\PIP3|ULA|ShiftLeft1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~34_combout\ = (\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftLeft0~98_combout\)) # (!\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftLeft0~108_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~98_combout\,
	datac => \PIP3|ULA|ShiftLeft0~108_combout\,
	datad => \PIP3|ULA|Add0~2_combout\,
	combout => \PIP3|ULA|ShiftLeft1~34_combout\);

-- Location: LCCOMB_X67_Y17_N24
\PIP3|ULA|ShiftLeft1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~48_combout\ = (\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|ShiftLeft1~34_combout\))) # (!\PIP3|ULA|Add0~4_combout\ & (\PIP3|ULA|ShiftLeft1~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft1~47_combout\,
	datac => \PIP3|ULA|ShiftLeft1~34_combout\,
	datad => \PIP3|ULA|Add0~4_combout\,
	combout => \PIP3|ULA|ShiftLeft1~48_combout\);

-- Location: LCCOMB_X67_Y21_N26
\PIP3|ULA|ShiftLeft2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft2~26_combout\ = (\PIP3|ULA|Add0~6_combout\ & ((\PIP3|ULA|ShiftLeft1~23_combout\) # ((\PIP3|ULA|ShiftLeft2~14_combout\)))) # (!\PIP3|ULA|Add0~6_combout\ & (((\PIP3|ULA|ShiftLeft1~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft1~23_combout\,
	datab => \PIP3|ULA|Add0~6_combout\,
	datac => \PIP3|ULA|ShiftLeft2~14_combout\,
	datad => \PIP3|ULA|ShiftLeft1~48_combout\,
	combout => \PIP3|ULA|ShiftLeft2~26_combout\);

-- Location: LCCOMB_X66_Y23_N0
\PIP3|ULA|Mux38~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux38~4_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & (((\PIP3|ULA|ShiftLeft2~26_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & ((\PIP3|ULA|Mux38~3_combout\) # ((\PIP3|MUX2|S[31]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux38~3_combout\,
	datab => \PIP3|MUX2|S[31]~17_combout\,
	datac => \PIP3|ULA|ShiftLeft2~26_combout\,
	datad => \PIP3|MUX1|S[31]~0_combout\,
	combout => \PIP3|ULA|Mux38~4_combout\);

-- Location: LCCOMB_X65_Y23_N2
\PIP3|ULA|Mux38~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux38~6_combout\ = (\PIP3|EXMEM|ResultULA[2]~97_combout\ & (\PIP3|ULA|Mux38~5_combout\)) # (!\PIP3|EXMEM|ResultULA[2]~97_combout\ & ((\PIP3|ULA|Mux38~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|Mux38~5_combout\,
	datac => \PIP3|ULA|Mux38~4_combout\,
	datad => \PIP3|EXMEM|ResultULA[2]~97_combout\,
	combout => \PIP3|ULA|Mux38~6_combout\);

-- Location: LCCOMB_X65_Y23_N20
\PIP3|ULA|Mux38~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux38~7_combout\ = (\PIP3|EXMEM|ResultULA[2]~94_combout\ & (\PIP3|ULA|ShiftRight1~78_combout\ & (!\PIP3|EXMEM|ResultULA[2]~93_combout\))) # (!\PIP3|EXMEM|ResultULA[2]~94_combout\ & (((\PIP3|EXMEM|ResultULA[2]~93_combout\) # 
-- (\PIP3|ULA|Mux38~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[2]~94_combout\,
	datab => \PIP3|ULA|ShiftRight1~78_combout\,
	datac => \PIP3|EXMEM|ResultULA[2]~93_combout\,
	datad => \PIP3|ULA|Mux38~6_combout\,
	combout => \PIP3|ULA|Mux38~7_combout\);

-- Location: LCCOMB_X65_Y20_N8
\PIP3|ULA|Mux38~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux38~8_combout\ = (\PIP3|EXMEM|ResultULA[2]~95_combout\ & ((\PIP3|ULA|Mux38~7_combout\ & ((\PIP3|ULA|Mux38~2_combout\))) # (!\PIP3|ULA|Mux38~7_combout\ & (\PIP3|ULA|ShiftLeft1~49_combout\)))) # (!\PIP3|EXMEM|ResultULA[2]~95_combout\ & 
-- (((\PIP3|ULA|Mux38~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft1~49_combout\,
	datab => \PIP3|ULA|Mux38~2_combout\,
	datac => \PIP3|EXMEM|ResultULA[2]~95_combout\,
	datad => \PIP3|ULA|Mux38~7_combout\,
	combout => \PIP3|ULA|Mux38~8_combout\);

-- Location: LCCOMB_X66_Y20_N12
\PIP3|EXMEM|ResultULA[14]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[14]~6_combout\ = (\PIP3|EXMEM|ResultULA[14]~107_combout\ & (\PIP3|ULA|ShiftRight1~93_combout\)) # (!\PIP3|EXMEM|ResultULA[14]~107_combout\ & ((\PIP3|ULA|Mux38~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight1~93_combout\,
	datac => \PIP3|EXMEM|ResultULA[14]~107_combout\,
	datad => \PIP3|ULA|Mux38~8_combout\,
	combout => \PIP3|EXMEM|ResultULA[14]~6_combout\);

-- Location: LCCOMB_X66_Y20_N24
\PIP3|EXMEM|ResultULA[14]~reg0_Duplicate_1SLOAD_MUX\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[14]~reg0_Duplicate_1SLOAD_MUX_combout\ = (\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & (\PIP3|ULA|Mux38~15_combout\)) # (!\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & ((\PIP3|EXMEM|ResultULA[14]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|Mux38~15_combout\,
	datad => \PIP3|EXMEM|ResultULA[14]~6_combout\,
	combout => \PIP3|EXMEM|ResultULA[14]~reg0_Duplicate_1SLOAD_MUX_combout\);

-- Location: LCFF_X66_Y20_N25
\PIP3|EXMEM|ResultULA[14]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|EXMEM|ResultULA[14]~reg0_Duplicate_1SLOAD_MUX_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|ResultULA[14]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X76_Y20_N20
\PIP3|EXMEM|ResultULA[14]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[14]~66_combout\ = (\PIP3|EXMEM|ResultULA[14]~reg0_Duplicate_1_regout\) # (!\PIP3|EXMEM|ResultULA[0]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	datad => \PIP3|EXMEM|ResultULA[14]~reg0_Duplicate_1_regout\,
	combout => \PIP3|EXMEM|ResultULA[14]~66_combout\);

-- Location: LCFF_X77_Y20_N29
\PIP4|MEMWB|ResultULA[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP3|EXMEM|ResultULA[14]~66_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|ResultULA\(14));

-- Location: LCCOMB_X77_Y20_N28
\PIP5|WriData[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP5|WriData[14]~14_combout\ = (!\rst~combout\ & ((\PIP4|MEMWB|MemparaRegOUT~regout\ & (\PIP4|MEMWB|ResultULA\(14))) # (!\PIP4|MEMWB|MemparaRegOUT~regout\ & ((\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \PIP4|MEMWB|MemparaRegOUT~regout\,
	datac => \PIP4|MEMWB|ResultULA\(14),
	datad => \PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(14),
	combout => \PIP5|WriData[14]~14_combout\);

-- Location: LCCOMB_X77_Y20_N4
\PIP2|DataEscrita[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|DataEscrita[14]~14_combout\ = (\PIP2|isJALout~3_combout\ & ((\PIP5|WriData[14]~14_combout\))) # (!\PIP2|isJALout~3_combout\ & (\PIP1|IFID|PC4OUT\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP1|IFID|PC4OUT\(14),
	datac => \PIP2|isJALout~3_combout\,
	datad => \PIP5|WriData[14]~14_combout\,
	combout => \PIP2|DataEscrita[14]~14_combout\);

-- Location: LCFF_X82_Y23_N7
\PIP2|BREG|regs[3][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[14]~14_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[3][14]~regout\);

-- Location: LCCOMB_X83_Y26_N12
\PIP2|BREG|regs[11][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[11][14]~feeder_combout\ = \PIP2|DataEscrita[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[14]~14_combout\,
	combout => \PIP2|BREG|regs[11][14]~feeder_combout\);

-- Location: LCFF_X83_Y26_N13
\PIP2|BREG|regs[11][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[11][14]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[11][14]~regout\);

-- Location: LCFF_X81_Y24_N11
\PIP2|BREG|regs[1][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[14]~14_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[1][14]~regout\);

-- Location: LCCOMB_X81_Y24_N4
\PIP2|BREG|Mux17~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux17~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|regs[9][14]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|regs[1][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[9][14]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|regs[1][14]~regout\,
	combout => \PIP2|BREG|Mux17~10_combout\);

-- Location: LCCOMB_X82_Y23_N0
\PIP2|BREG|Mux17~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux17~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux17~10_combout\ & ((\PIP2|BREG|regs[11][14]~regout\))) # (!\PIP2|BREG|Mux17~10_combout\ & (\PIP2|BREG|regs[3][14]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux17~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|regs[3][14]~regout\,
	datac => \PIP2|BREG|regs[11][14]~regout\,
	datad => \PIP2|BREG|Mux17~10_combout\,
	combout => \PIP2|BREG|Mux17~11_combout\);

-- Location: LCFF_X77_Y20_N5
\PIP2|BREG|regs[15][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|DataEscrita[14]~14_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[15][14]~regout\);

-- Location: LCCOMB_X91_Y25_N18
\PIP2|BREG|regs[7][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[7][14]~feeder_combout\ = \PIP2|DataEscrita[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[14]~14_combout\,
	combout => \PIP2|BREG|regs[7][14]~feeder_combout\);

-- Location: LCFF_X91_Y25_N19
\PIP2|BREG|regs[7][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[7][14]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[7][14]~regout\);

-- Location: LCCOMB_X89_Y25_N16
\PIP2|BREG|Mux17~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux17~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|regs[7][14]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[5][14]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[5][14]~regout\,
	datab => \PIP2|BREG|regs[7][14]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux17~17_combout\);

-- Location: LCCOMB_X89_Y24_N16
\PIP2|BREG|Mux17~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux17~18_combout\ = (\PIP2|BREG|Mux17~17_combout\ & (((\PIP2|BREG|regs[15][14]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # (!\PIP2|BREG|Mux17~17_combout\ & (\PIP2|BREG|regs[13][14]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[13][14]~regout\,
	datab => \PIP2|BREG|regs[15][14]~regout\,
	datac => \PIP2|BREG|Mux17~17_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux17~18_combout\);

-- Location: LCFF_X80_Y25_N15
\PIP2|BREG|regs[2][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[14]~14_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[2][14]~regout\);

-- Location: LCFF_X80_Y22_N25
\PIP2|BREG|regs[8][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[14]~14_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[8][14]~regout\);

-- Location: LCFF_X79_Y22_N9
\PIP2|BREG|regs[10][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[14]~14_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[10][14]~regout\);

-- Location: LCCOMB_X79_Y22_N8
\PIP2|BREG|Mux17~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux17~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[10][14]~regout\))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[8][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[8][14]~regout\,
	datac => \PIP2|BREG|regs[10][14]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux17~14_combout\);

-- Location: LCCOMB_X79_Y22_N2
\PIP2|BREG|Mux17~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux17~15_combout\ = (\PIP2|BREG|Mux17~14_combout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[2][14]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|regs[2][14]~regout\,
	datac => \PIP2|BREG|Mux17~14_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux17~15_combout\);

-- Location: LCFF_X86_Y26_N5
\PIP2|BREG|regs[14][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[14]~14_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[14][14]~regout\);

-- Location: LCCOMB_X89_Y25_N20
\PIP2|BREG|regs[6][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[6][14]~feeder_combout\ = \PIP2|DataEscrita[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[14]~14_combout\,
	combout => \PIP2|BREG|regs[6][14]~feeder_combout\);

-- Location: LCFF_X89_Y25_N21
\PIP2|BREG|regs[6][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[6][14]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[6][14]~regout\);

-- Location: LCCOMB_X89_Y25_N26
\PIP2|BREG|Mux17~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux17~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|regs[6][14]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[4][14]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[4][14]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|regs[6][14]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux17~12_combout\);

-- Location: LCCOMB_X86_Y26_N18
\PIP2|BREG|Mux17~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux17~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux17~12_combout\ & ((\PIP2|BREG|regs[14][14]~regout\))) # (!\PIP2|BREG|Mux17~12_combout\ & (\PIP2|BREG|regs[12][14]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux17~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[12][14]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP2|BREG|regs[14][14]~regout\,
	datad => \PIP2|BREG|Mux17~12_combout\,
	combout => \PIP2|BREG|Mux17~13_combout\);

-- Location: LCCOMB_X82_Y23_N26
\PIP2|BREG|Mux17~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux17~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux17~13_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|Mux17~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP2|BREG|Mux17~15_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux17~13_combout\,
	combout => \PIP2|BREG|Mux17~16_combout\);

-- Location: LCCOMB_X82_Y23_N16
\PIP2|BREG|Mux17~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux17~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux17~16_combout\ & ((\PIP2|BREG|Mux17~18_combout\))) # (!\PIP2|BREG|Mux17~16_combout\ & (\PIP2|BREG|Mux17~11_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux17~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP2|BREG|Mux17~11_combout\,
	datac => \PIP2|BREG|Mux17~18_combout\,
	datad => \PIP2|BREG|Mux17~16_combout\,
	combout => \PIP2|BREG|Mux17~19_combout\);

-- Location: LCCOMB_X92_Y24_N22
\PIP2|BREG|regs[25][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[25][14]~feeder_combout\ = \PIP2|DataEscrita[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[14]~14_combout\,
	combout => \PIP2|BREG|regs[25][14]~feeder_combout\);

-- Location: LCFF_X92_Y24_N23
\PIP2|BREG|regs[25][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[25][14]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[25][14]~regout\);

-- Location: LCCOMB_X94_Y19_N28
\PIP2|BREG|regs[28][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[28][14]~feeder_combout\ = \PIP2|DataEscrita[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[14]~14_combout\,
	combout => \PIP2|BREG|regs[28][14]~feeder_combout\);

-- Location: LCFF_X94_Y19_N29
\PIP2|BREG|regs[28][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[28][14]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[28][14]~regout\);

-- Location: LCFF_X94_Y23_N25
\PIP2|BREG|regs[24][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[14]~14_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[24][14]~regout\);

-- Location: LCCOMB_X94_Y23_N30
\PIP2|BREG|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux17~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|regs[28][14]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|regs[24][14]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP2|BREG|regs[28][14]~regout\,
	datac => \PIP2|BREG|regs[24][14]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux17~2_combout\);

-- Location: LCCOMB_X82_Y22_N4
\PIP2|BREG|Mux17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux17~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux17~2_combout\ & (\PIP2|BREG|regs[29][14]~regout\)) # (!\PIP2|BREG|Mux17~2_combout\ & ((\PIP2|BREG|regs[25][14]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[29][14]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|regs[25][14]~regout\,
	datad => \PIP2|BREG|Mux17~2_combout\,
	combout => \PIP2|BREG|Mux17~3_combout\);

-- Location: LCFF_X93_Y20_N13
\PIP2|BREG|regs[20][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[14]~14_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[20][14]~regout\);

-- Location: LCFF_X92_Y22_N9
\PIP2|BREG|regs[17][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[14]~14_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[17][14]~regout\);

-- Location: LCCOMB_X89_Y22_N8
\PIP2|BREG|Mux17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux17~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|regs[17][14]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[16][14]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[16][14]~regout\,
	datab => \PIP2|BREG|regs[17][14]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux17~4_combout\);

-- Location: LCCOMB_X90_Y20_N8
\PIP2|BREG|Mux17~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux17~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux17~4_combout\ & (\PIP2|BREG|regs[21][14]~regout\)) # (!\PIP2|BREG|Mux17~4_combout\ & ((\PIP2|BREG|regs[20][14]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[21][14]~regout\,
	datab => \PIP2|BREG|regs[20][14]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux17~4_combout\,
	combout => \PIP2|BREG|Mux17~5_combout\);

-- Location: LCCOMB_X82_Y22_N30
\PIP2|BREG|Mux17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux17~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)) # ((\PIP2|BREG|Mux17~3_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux17~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|Mux17~3_combout\,
	datad => \PIP2|BREG|Mux17~5_combout\,
	combout => \PIP2|BREG|Mux17~6_combout\);

-- Location: LCFF_X87_Y18_N5
\PIP2|BREG|regs[27][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[14]~14_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[27][14]~regout\);

-- Location: LCCOMB_X88_Y21_N16
\PIP2|BREG|regs[26][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[26][14]~feeder_combout\ = \PIP2|DataEscrita[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[14]~14_combout\,
	combout => \PIP2|BREG|regs[26][14]~feeder_combout\);

-- Location: LCFF_X88_Y21_N17
\PIP2|BREG|regs[26][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[26][14]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[26][14]~regout\);

-- Location: LCCOMB_X88_Y21_N30
\PIP2|BREG|Mux17~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux17~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|regs[30][14]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|regs[26][14]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[30][14]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|regs[26][14]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux17~7_combout\);

-- Location: LCCOMB_X87_Y18_N6
\PIP2|BREG|Mux17~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux17~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux17~7_combout\ & (\PIP2|BREG|regs[31][14]~regout\)) # (!\PIP2|BREG|Mux17~7_combout\ & ((\PIP2|BREG|regs[27][14]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux17~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[31][14]~regout\,
	datab => \PIP2|BREG|regs[27][14]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP2|BREG|Mux17~7_combout\,
	combout => \PIP2|BREG|Mux17~8_combout\);

-- Location: LCCOMB_X82_Y22_N12
\PIP2|BREG|Mux17~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux17~9_combout\ = (\PIP2|BREG|Mux17~6_combout\ & (((\PIP2|BREG|Mux17~8_combout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP2|BREG|Mux17~6_combout\ & (\PIP2|BREG|Mux17~1_combout\ & 
-- (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux17~1_combout\,
	datab => \PIP2|BREG|Mux17~6_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP2|BREG|Mux17~8_combout\,
	combout => \PIP2|BREG|Mux17~9_combout\);

-- Location: LCCOMB_X82_Y22_N26
\PIP2|BREG|Mux17~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux17~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & ((\PIP2|BREG|Mux17~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & (\PIP2|BREG|Mux17~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25),
	datac => \PIP2|BREG|Mux17~19_combout\,
	datad => \PIP2|BREG|Mux17~9_combout\,
	combout => \PIP2|BREG|Mux17~20_combout\);

-- Location: LCCOMB_X79_Y18_N20
\PIP2|IDEX|PCbranch[14]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|PCbranch[14]~12_combout\ = (\PIP2|process_1~4_combout\ & ((\PIP2|BREG|Mux17~20_combout\))) # (!\PIP2|process_1~4_combout\ & (\PIP2|SOMB|result[14]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|SOMB|result[14]~24_combout\,
	datab => \PIP2|process_1~4_combout\,
	datad => \PIP2|BREG|Mux17~20_combout\,
	combout => \PIP2|IDEX|PCbranch[14]~12_combout\);

-- Location: LCFF_X79_Y18_N21
\PIP2|IDEX|PCbranch[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|PCbranch[14]~12_combout\,
	sdata => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(12),
	aclr => \rst~combout\,
	sload => \PIP2|CTRL|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|PCbranch\(14));

-- Location: LCCOMB_X77_Y20_N22
\PIP1|PCatualaux2[14]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[14]~42_combout\ = (\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP2|IDEX|PCbranch\(14))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP1|IFID|PC4OUT\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datac => \PIP2|IDEX|PCbranch\(14),
	datad => \PIP1|IFID|PC4OUT\(14),
	combout => \PIP1|PCatualaux2[14]~42_combout\);

-- Location: LCCOMB_X79_Y20_N30
\PIP1|IFID|PC4OUT[16]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|IFID|PC4OUT[16]~57_combout\ = (\PIP1|IFID|PC4OUT[15]~56\ & (\inicio~regout\ & (\PIP1|PCatualaux2[16]~44_combout\ & VCC))) # (!\PIP1|IFID|PC4OUT[15]~56\ & ((((\inicio~regout\ & \PIP1|PCatualaux2[16]~44_combout\)))))
-- \PIP1|IFID|PC4OUT[16]~58\ = CARRY((\inicio~regout\ & (\PIP1|PCatualaux2[16]~44_combout\ & !\PIP1|IFID|PC4OUT[15]~56\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inicio~regout\,
	datab => \PIP1|PCatualaux2[16]~44_combout\,
	datad => VCC,
	cin => \PIP1|IFID|PC4OUT[15]~56\,
	combout => \PIP1|IFID|PC4OUT[16]~57_combout\,
	cout => \PIP1|IFID|PC4OUT[16]~58\);

-- Location: LCFF_X79_Y20_N31
\PIP1|IFID|PC4OUT[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP1|IFID|PC4OUT[16]~57_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PC4OUT\(16));

-- Location: LCCOMB_X78_Y22_N8
\PIP2|IDEX|PCbranch[16]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|PCbranch[16]~14_combout\ = (\PIP2|process_1~4_combout\ & ((\PIP2|BREG|Mux15~20_combout\))) # (!\PIP2|process_1~4_combout\ & (\PIP2|SOMB|result[16]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|process_1~4_combout\,
	datab => \PIP2|SOMB|result[16]~28_combout\,
	datad => \PIP2|BREG|Mux15~20_combout\,
	combout => \PIP2|IDEX|PCbranch[16]~14_combout\);

-- Location: LCFF_X78_Y22_N9
\PIP2|IDEX|PCbranch[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|PCbranch[16]~14_combout\,
	sdata => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(14),
	aclr => \rst~combout\,
	sload => \PIP2|CTRL|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|PCbranch\(16));

-- Location: LCCOMB_X74_Y19_N6
\PIP1|PCatualaux2[16]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[16]~44_combout\ = (\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP2|IDEX|PCbranch\(16)))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP1|IFID|PC4OUT\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(16),
	datac => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datad => \PIP2|IDEX|PCbranch\(16),
	combout => \PIP1|PCatualaux2[16]~44_combout\);

-- Location: LCFF_X79_Y19_N1
\PIP1|IFID|PC4OUT[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP1|IFID|PC4OUT[17]~59_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PC4OUT\(17));

-- Location: LCCOMB_X71_Y20_N22
\PIP3|ULA|Mux35~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux35~8_combout\ = (\PIP3|MUX1|S[15]~17_combout\ & ((!\PIP3|ULA|cout~48_combout\) # (!\PIP3|MUX2|S[15]~9_combout\))) # (!\PIP3|MUX1|S[15]~17_combout\ & (!\PIP3|MUX2|S[15]~9_combout\ & !\PIP3|ULA|cout~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[15]~17_combout\,
	datac => \PIP3|MUX2|S[15]~9_combout\,
	datad => \PIP3|ULA|cout~48_combout\,
	combout => \PIP3|ULA|Mux35~8_combout\);

-- Location: LCCOMB_X71_Y20_N24
\PIP3|ULA|Mux35~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux35~9_combout\ = (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (\PIP3|ULA|cout~50_combout\)) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & ((\PIP3|ULA|Mux35~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|cout~50_combout\,
	datad => \PIP3|ULA|Mux35~8_combout\,
	combout => \PIP3|ULA|Mux35~9_combout\);

-- Location: LCCOMB_X71_Y20_N26
\PIP3|ULA|Mux35~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux35~10_combout\ = (\PIP3|ULA|Mux35~9_combout\ & ((\PIP3|MUX1|S[16]~16_combout\) # (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ $ (!\PIP3|MUX2|S[16]~32_combout\)))) # (!\PIP3|ULA|Mux35~9_combout\ & (\PIP3|MUX1|S[16]~16_combout\ & 
-- (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ $ (!\PIP3|MUX2|S[16]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datab => \PIP3|MUX2|S[16]~32_combout\,
	datac => \PIP3|ULA|Mux35~9_combout\,
	datad => \PIP3|MUX1|S[16]~16_combout\,
	combout => \PIP3|ULA|Mux35~10_combout\);

-- Location: LCCOMB_X67_Y20_N0
\PIP3|ULA|Mux35~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux35~11_combout\ = \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ $ (((!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & \PIP3|ULA|Mux35~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datac => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datad => \PIP3|ULA|Mux35~10_combout\,
	combout => \PIP3|ULA|Mux35~11_combout\);

-- Location: LCCOMB_X67_Y20_N16
\PIP3|ULA|Mux35~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux35~13_combout\ = (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((\PIP3|MUX2|S[17]~31_combout\ $ (!\PIP3|MUX1|S[17]~15_combout\)) # (!\PIP3|ULA|Mux35~11_combout\))) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (\PIP3|ULA|Mux35~11_combout\ 
-- $ (((\PIP3|MUX2|S[17]~31_combout\ & \PIP3|MUX1|S[17]~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[17]~31_combout\,
	datab => \PIP3|MUX1|S[17]~15_combout\,
	datac => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datad => \PIP3|ULA|Mux35~11_combout\,
	combout => \PIP3|ULA|Mux35~13_combout\);

-- Location: LCCOMB_X67_Y20_N6
\PIP3|ULA|Mux35~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux35~12_combout\ = (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((\PIP3|MUX2|S[17]~31_combout\ & (!\PIP3|MUX1|S[17]~15_combout\ & \PIP3|ULA|Mux35~11_combout\)) # (!\PIP3|MUX2|S[17]~31_combout\ & ((\PIP3|ULA|Mux35~11_combout\) # 
-- (!\PIP3|MUX1|S[17]~15_combout\))))) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (\PIP3|MUX2|S[17]~31_combout\ $ (\PIP3|MUX1|S[17]~15_combout\ $ (\PIP3|ULA|Mux35~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100100010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[17]~31_combout\,
	datab => \PIP3|MUX1|S[17]~15_combout\,
	datac => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datad => \PIP3|ULA|Mux35~11_combout\,
	combout => \PIP3|ULA|Mux35~12_combout\);

-- Location: LCCOMB_X67_Y20_N14
\PIP3|ULA|Mux35~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux35~14_combout\ = (\PIP3|EXMEM|ResultULA[14]~112_combout\ & (\PIP3|ULA|Mux35~12_combout\ $ (((!\PIP3|ULA|Mux35~13_combout\) # (!\PIP3|EXMEM|ResultULA[14]~113_combout\))))) # (!\PIP3|EXMEM|ResultULA[14]~112_combout\ & 
-- (!\PIP3|EXMEM|ResultULA[14]~113_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[14]~113_combout\,
	datab => \PIP3|EXMEM|ResultULA[14]~112_combout\,
	datac => \PIP3|ULA|Mux35~13_combout\,
	datad => \PIP3|ULA|Mux35~12_combout\,
	combout => \PIP3|ULA|Mux35~14_combout\);

-- Location: LCCOMB_X67_Y20_N2
\PIP3|ULA|ShiftLeft0~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~134_combout\ = (\PIP3|MUX1|S[2]~29_combout\ & (\PIP3|ULA|ShiftLeft0~120_combout\)) # (!\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|ULA|ShiftLeft0~133_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft0~120_combout\,
	datac => \PIP3|MUX1|S[2]~29_combout\,
	datad => \PIP3|ULA|ShiftLeft0~133_combout\,
	combout => \PIP3|ULA|ShiftLeft0~134_combout\);

-- Location: LCCOMB_X67_Y19_N0
\PIP3|ULA|ShiftLeft0~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~104_combout\ = (\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftLeft0~85_combout\)) # (!\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftLeft2~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[1]~28_combout\,
	datab => \PIP3|ULA|ShiftLeft0~85_combout\,
	datac => \PIP3|MUX1|S[2]~29_combout\,
	datad => \PIP3|ULA|ShiftLeft2~9_combout\,
	combout => \PIP3|ULA|ShiftLeft0~104_combout\);

-- Location: LCCOMB_X67_Y19_N10
\PIP3|ULA|ShiftLeft0~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~106_combout\ = (\PIP3|ULA|ShiftLeft0~104_combout\) # ((!\PIP3|MUX1|S[2]~29_combout\ & \PIP3|ULA|ShiftLeft0~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[2]~29_combout\,
	datac => \PIP3|ULA|ShiftLeft0~105_combout\,
	datad => \PIP3|ULA|ShiftLeft0~104_combout\,
	combout => \PIP3|ULA|ShiftLeft0~106_combout\);

-- Location: LCCOMB_X67_Y20_N12
\PIP3|ULA|Mux35~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux35~7_combout\ = (\PIP3|ULA|Mux35~6_combout\ & ((\PIP3|ULA|ShiftLeft0~134_combout\) # ((!\PIP3|ULA|ShiftLeft0~79_combout\)))) # (!\PIP3|ULA|Mux35~6_combout\ & (((\PIP3|ULA|ShiftLeft0~106_combout\ & \PIP3|ULA|ShiftLeft0~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux35~6_combout\,
	datab => \PIP3|ULA|ShiftLeft0~134_combout\,
	datac => \PIP3|ULA|ShiftLeft0~106_combout\,
	datad => \PIP3|ULA|ShiftLeft0~79_combout\,
	combout => \PIP3|ULA|Mux35~7_combout\);

-- Location: LCCOMB_X67_Y20_N4
\PIP3|ULA|Mux35~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux35~15_combout\ = (\PIP3|EXMEM|ResultULA[14]~111_combout\ & ((\PIP3|ULA|Mux35~14_combout\ & (\PIP3|ULA|cout~51_combout\)) # (!\PIP3|ULA|Mux35~14_combout\ & ((\PIP3|ULA|Mux35~7_combout\))))) # (!\PIP3|EXMEM|ResultULA[14]~111_combout\ & 
-- (((\PIP3|ULA|Mux35~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|cout~51_combout\,
	datab => \PIP3|EXMEM|ResultULA[14]~111_combout\,
	datac => \PIP3|ULA|Mux35~14_combout\,
	datad => \PIP3|ULA|Mux35~7_combout\,
	combout => \PIP3|ULA|Mux35~15_combout\);

-- Location: LCCOMB_X66_Y22_N12
\PIP3|ULA|ShiftLeft1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~56_combout\ = (!\PIP3|ULA|Add0~2_combout\ & (!\PIP3|ULA|Add0~4_combout\ & (\PIP3|ULA|ShiftLeft0~81_combout\ & !\PIP3|ULA|Add0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~2_combout\,
	datab => \PIP3|ULA|Add0~4_combout\,
	datac => \PIP3|ULA|ShiftLeft0~81_combout\,
	datad => \PIP3|ULA|Add0~6_combout\,
	combout => \PIP3|ULA|ShiftLeft1~56_combout\);

-- Location: LCCOMB_X67_Y17_N10
\PIP3|ULA|ShiftLeft1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~58_combout\ = (\PIP3|ULA|ShiftLeft1~57_combout\ & ((\PIP3|ULA|ShiftLeft0~125_combout\) # ((\PIP3|ULA|Add0~4_combout\)))) # (!\PIP3|ULA|ShiftLeft1~57_combout\ & (((\PIP3|ULA|ShiftLeft0~168_combout\ & !\PIP3|ULA|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft1~57_combout\,
	datab => \PIP3|ULA|ShiftLeft0~125_combout\,
	datac => \PIP3|ULA|ShiftLeft0~168_combout\,
	datad => \PIP3|ULA|Add0~4_combout\,
	combout => \PIP3|ULA|ShiftLeft1~58_combout\);

-- Location: LCCOMB_X66_Y23_N22
\PIP3|ULA|Mux35~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux35~3_combout\ = (\PIP3|EXMEM|ResultULA[18]~116_combout\ & (((\PIP3|ULA|ShiftLeft1~58_combout\ & !\PIP3|EXMEM|ResultULA[18]~115_combout\)))) # (!\PIP3|EXMEM|ResultULA[18]~116_combout\ & ((\PIP3|ULA|Mux35~2_combout\) # 
-- ((\PIP3|EXMEM|ResultULA[18]~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux35~2_combout\,
	datab => \PIP3|ULA|ShiftLeft1~58_combout\,
	datac => \PIP3|EXMEM|ResultULA[18]~116_combout\,
	datad => \PIP3|EXMEM|ResultULA[18]~115_combout\,
	combout => \PIP3|ULA|Mux35~3_combout\);

-- Location: LCCOMB_X66_Y20_N14
\PIP3|ULA|Mux35~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux35~4_combout\ = (\PIP3|EXMEM|ResultULA[18]~114_combout\ & ((\PIP3|ULA|Mux35~3_combout\ & (\PIP3|ULA|Mux35~0_combout\)) # (!\PIP3|ULA|Mux35~3_combout\ & ((\PIP3|ULA|ShiftLeft1~56_combout\))))) # (!\PIP3|EXMEM|ResultULA[18]~114_combout\ & 
-- (((\PIP3|ULA|Mux35~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux35~0_combout\,
	datab => \PIP3|ULA|ShiftLeft1~56_combout\,
	datac => \PIP3|EXMEM|ResultULA[18]~114_combout\,
	datad => \PIP3|ULA|Mux35~3_combout\,
	combout => \PIP3|ULA|Mux35~4_combout\);

-- Location: LCCOMB_X66_Y20_N10
\PIP3|EXMEM|ResultULA[17]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[17]~7_combout\ = (\PIP3|EXMEM|ResultULA[18]~117_combout\ & (\PIP3|ULA|ShiftLeft1~31_combout\)) # (!\PIP3|EXMEM|ResultULA[18]~117_combout\ & ((\PIP3|ULA|Mux35~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft1~31_combout\,
	datac => \PIP3|ULA|Mux35~4_combout\,
	datad => \PIP3|EXMEM|ResultULA[18]~117_combout\,
	combout => \PIP3|EXMEM|ResultULA[17]~7_combout\);

-- Location: LCCOMB_X67_Y20_N24
\PIP3|EXMEM|ResultULA[17]~reg0_Duplicate_1SLOAD_MUX\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[17]~reg0_Duplicate_1SLOAD_MUX_combout\ = (\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & (\PIP3|ULA|Mux35~15_combout\)) # (!\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & ((\PIP3|EXMEM|ResultULA[17]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|Mux35~15_combout\,
	datad => \PIP3|EXMEM|ResultULA[17]~7_combout\,
	combout => \PIP3|EXMEM|ResultULA[17]~reg0_Duplicate_1SLOAD_MUX_combout\);

-- Location: LCFF_X67_Y20_N25
\PIP3|EXMEM|ResultULA[17]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|EXMEM|ResultULA[17]~reg0_Duplicate_1SLOAD_MUX_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|ResultULA[17]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X72_Y19_N2
\PIP3|EXMEM|ResultULA[17]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[17]~69_combout\ = (\PIP3|EXMEM|ResultULA[17]~reg0_Duplicate_1_regout\) # (!\PIP3|EXMEM|ResultULA[0]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	datac => \PIP3|EXMEM|ResultULA[17]~reg0_Duplicate_1_regout\,
	combout => \PIP3|EXMEM|ResultULA[17]~69_combout\);

-- Location: LCFF_X76_Y19_N9
\PIP4|MEMWB|ResultULA[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP3|EXMEM|ResultULA[17]~69_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|ResultULA\(17));

-- Location: LCCOMB_X76_Y19_N8
\PIP5|WriData[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP5|WriData[17]~17_combout\ = (!\rst~combout\ & ((\PIP4|MEMWB|MemparaRegOUT~regout\ & (\PIP4|MEMWB|ResultULA\(17))) # (!\PIP4|MEMWB|MemparaRegOUT~regout\ & ((\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP4|MEMWB|MemparaRegOUT~regout\,
	datab => \rst~combout\,
	datac => \PIP4|MEMWB|ResultULA\(17),
	datad => \PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP5|WriData[17]~17_combout\);

-- Location: LCCOMB_X78_Y19_N18
\PIP2|DataEscrita[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|DataEscrita[17]~17_combout\ = (\PIP2|isJALout~3_combout\ & ((\PIP5|WriData[17]~17_combout\))) # (!\PIP2|isJALout~3_combout\ & (\PIP1|IFID|PC4OUT\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|isJALout~3_combout\,
	datac => \PIP1|IFID|PC4OUT\(17),
	datad => \PIP5|WriData[17]~17_combout\,
	combout => \PIP2|DataEscrita[17]~17_combout\);

-- Location: LCFF_X88_Y25_N3
\PIP2|BREG|regs[13][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[17]~17_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[13][17]~regout\);

-- Location: LCCOMB_X88_Y25_N18
\PIP2|BREG|Mux46~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux46~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[13][17]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[12][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[12][17]~regout\,
	datab => \PIP2|BREG|regs[13][17]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux46~17_combout\);

-- Location: LCCOMB_X87_Y25_N30
\PIP2|BREG|regs[15][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[15][17]~feeder_combout\ = \PIP2|DataEscrita[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[17]~17_combout\,
	combout => \PIP2|BREG|regs[15][17]~feeder_combout\);

-- Location: LCFF_X87_Y25_N31
\PIP2|BREG|regs[15][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[15][17]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[15][17]~regout\);

-- Location: LCCOMB_X88_Y25_N4
\PIP2|BREG|Mux46~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux46~18_combout\ = (\PIP2|BREG|Mux46~17_combout\ & (((\PIP2|BREG|regs[15][17]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP2|BREG|Mux46~17_combout\ & (\PIP2|BREG|regs[14][17]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[14][17]~regout\,
	datab => \PIP2|BREG|Mux46~17_combout\,
	datac => \PIP2|BREG|regs[15][17]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux46~18_combout\);

-- Location: LCCOMB_X77_Y23_N28
\PIP2|BREG|Mux46~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux46~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[10][17]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[8][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|regs[10][17]~regout\,
	datac => \PIP2|BREG|regs[8][17]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux46~10_combout\);

-- Location: LCCOMB_X77_Y23_N30
\PIP2|BREG|Mux46~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux46~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux46~10_combout\ & (\PIP2|BREG|regs[11][17]~regout\)) # (!\PIP2|BREG|Mux46~10_combout\ & ((\PIP2|BREG|regs[9][17]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux46~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[11][17]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|regs[9][17]~regout\,
	datad => \PIP2|BREG|Mux46~10_combout\,
	combout => \PIP2|BREG|Mux46~11_combout\);

-- Location: LCCOMB_X93_Y26_N24
\PIP2|BREG|regs[7][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[7][17]~feeder_combout\ = \PIP2|DataEscrita[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[17]~17_combout\,
	combout => \PIP2|BREG|regs[7][17]~feeder_combout\);

-- Location: LCFF_X93_Y26_N25
\PIP2|BREG|regs[7][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[7][17]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[7][17]~regout\);

-- Location: LCCOMB_X92_Y26_N28
\PIP2|BREG|Mux46~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux46~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[5][17]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[4][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[5][17]~regout\,
	datab => \PIP2|BREG|regs[4][17]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux46~12_combout\);

-- Location: LCCOMB_X93_Y26_N6
\PIP2|BREG|Mux46~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux46~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux46~12_combout\ & ((\PIP2|BREG|regs[7][17]~regout\))) # (!\PIP2|BREG|Mux46~12_combout\ & (\PIP2|BREG|regs[6][17]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux46~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[6][17]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|regs[7][17]~regout\,
	datad => \PIP2|BREG|Mux46~12_combout\,
	combout => \PIP2|BREG|Mux46~13_combout\);

-- Location: LCFF_X81_Y24_N1
\PIP2|BREG|regs[1][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[17]~17_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[1][17]~regout\);

-- Location: LCCOMB_X81_Y24_N0
\PIP2|BREG|Mux46~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux46~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[3][17]~regout\)) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[1][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|regs[3][17]~regout\,
	datac => \PIP2|BREG|regs[1][17]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux46~14_combout\);

-- Location: LCCOMB_X80_Y25_N30
\PIP2|BREG|Mux46~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux46~15_combout\ = (\PIP2|BREG|Mux46~14_combout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & \PIP2|BREG|regs[2][17]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|regs[2][17]~regout\,
	datad => \PIP2|BREG|Mux46~14_combout\,
	combout => \PIP2|BREG|Mux46~15_combout\);

-- Location: LCCOMB_X82_Y19_N12
\PIP2|BREG|Mux46~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux46~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux46~13_combout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux46~15_combout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|Mux46~13_combout\,
	datac => \PIP2|BREG|Mux46~15_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux46~16_combout\);

-- Location: LCCOMB_X82_Y19_N14
\PIP2|BREG|Mux46~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux46~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux46~16_combout\ & (\PIP2|BREG|Mux46~18_combout\)) # (!\PIP2|BREG|Mux46~16_combout\ & ((\PIP2|BREG|Mux46~11_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux46~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|Mux46~18_combout\,
	datac => \PIP2|BREG|Mux46~11_combout\,
	datad => \PIP2|BREG|Mux46~16_combout\,
	combout => \PIP2|BREG|Mux46~19_combout\);

-- Location: LCCOMB_X82_Y19_N0
\PIP2|BREG|regs[30][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[30][17]~feeder_combout\ = \PIP2|DataEscrita[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[17]~17_combout\,
	combout => \PIP2|BREG|regs[30][17]~feeder_combout\);

-- Location: LCFF_X82_Y19_N1
\PIP2|BREG|regs[30][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[30][17]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[30][17]~regout\);

-- Location: LCCOMB_X85_Y21_N10
\PIP2|BREG|regs[26][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[26][17]~feeder_combout\ = \PIP2|DataEscrita[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[17]~17_combout\,
	combout => \PIP2|BREG|regs[26][17]~feeder_combout\);

-- Location: LCFF_X85_Y21_N11
\PIP2|BREG|regs[26][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[26][17]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[26][17]~regout\);

-- Location: LCCOMB_X86_Y21_N20
\PIP2|BREG|Mux46~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux46~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[26][17]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[18][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[18][17]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP2|BREG|regs[26][17]~regout\,
	combout => \PIP2|BREG|Mux46~2_combout\);

-- Location: LCCOMB_X82_Y19_N18
\PIP2|BREG|Mux46~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux46~3_combout\ = (\PIP2|BREG|Mux46~2_combout\ & (((\PIP2|BREG|regs[30][17]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP2|BREG|Mux46~2_combout\ & (\PIP2|BREG|regs[22][17]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[22][17]~regout\,
	datab => \PIP2|BREG|regs[30][17]~regout\,
	datac => \PIP2|BREG|Mux46~2_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux46~3_combout\);

-- Location: LCFF_X93_Y23_N5
\PIP2|BREG|regs[28][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[17]~17_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[28][17]~regout\);

-- Location: LCFF_X94_Y21_N3
\PIP2|BREG|regs[16][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[17]~17_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[16][17]~regout\);

-- Location: LCCOMB_X94_Y21_N2
\PIP2|BREG|Mux46~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux46~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[24][17]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[16][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|regs[24][17]~regout\,
	datac => \PIP2|BREG|regs[16][17]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux46~4_combout\);

-- Location: LCCOMB_X93_Y23_N22
\PIP2|BREG|Mux46~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux46~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux46~4_combout\ & (\PIP2|BREG|regs[28][17]~regout\)) # (!\PIP2|BREG|Mux46~4_combout\ & ((\PIP2|BREG|regs[20][17]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux46~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|regs[28][17]~regout\,
	datac => \PIP2|BREG|regs[20][17]~regout\,
	datad => \PIP2|BREG|Mux46~4_combout\,
	combout => \PIP2|BREG|Mux46~5_combout\);

-- Location: LCCOMB_X82_Y19_N4
\PIP2|BREG|Mux46~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux46~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|Mux46~3_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux46~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|Mux46~3_combout\,
	datac => \PIP2|BREG|Mux46~5_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux46~6_combout\);

-- Location: LCCOMB_X92_Y19_N0
\PIP2|BREG|regs[25][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[25][17]~feeder_combout\ = \PIP2|DataEscrita[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[17]~17_combout\,
	combout => \PIP2|BREG|regs[25][17]~feeder_combout\);

-- Location: LCFF_X92_Y19_N1
\PIP2|BREG|regs[25][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[25][17]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[25][17]~regout\);

-- Location: LCCOMB_X92_Y19_N8
\PIP2|BREG|Mux46~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux46~1_combout\ = (\PIP2|BREG|Mux46~0_combout\ & (((\PIP2|BREG|regs[29][17]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP2|BREG|Mux46~0_combout\ & (\PIP2|BREG|regs[25][17]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux46~0_combout\,
	datab => \PIP2|BREG|regs[25][17]~regout\,
	datac => \PIP2|BREG|regs[29][17]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux46~1_combout\);

-- Location: LCFF_X89_Y17_N15
\PIP2|BREG|regs[19][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[17]~17_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[19][17]~regout\);

-- Location: LCCOMB_X87_Y17_N18
\PIP2|BREG|Mux46~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux46~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[23][17]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[19][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|regs[23][17]~regout\,
	datac => \PIP2|BREG|regs[19][17]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux46~7_combout\);

-- Location: LCCOMB_X82_Y18_N0
\PIP2|BREG|Mux46~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux46~8_combout\ = (\PIP2|BREG|Mux46~7_combout\ & (((\PIP2|BREG|regs[31][17]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP2|BREG|Mux46~7_combout\ & (\PIP2|BREG|regs[27][17]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[27][17]~regout\,
	datab => \PIP2|BREG|regs[31][17]~regout\,
	datac => \PIP2|BREG|Mux46~7_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux46~8_combout\);

-- Location: LCCOMB_X82_Y19_N10
\PIP2|BREG|Mux46~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux46~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux46~6_combout\ & ((\PIP2|BREG|Mux46~8_combout\))) # (!\PIP2|BREG|Mux46~6_combout\ & (\PIP2|BREG|Mux46~1_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|Mux46~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|Mux46~6_combout\,
	datac => \PIP2|BREG|Mux46~1_combout\,
	datad => \PIP2|BREG|Mux46~8_combout\,
	combout => \PIP2|BREG|Mux46~9_combout\);

-- Location: LCCOMB_X82_Y19_N28
\PIP2|BREG|Mux46~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux46~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & ((\PIP2|BREG|Mux46~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & (\PIP2|BREG|Mux46~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20),
	datac => \PIP2|BREG|Mux46~19_combout\,
	datad => \PIP2|BREG|Mux46~9_combout\,
	combout => \PIP2|BREG|Mux46~20_combout\);

-- Location: LCCOMB_X82_Y19_N6
\PIP2|IDEX|saida2[17]~reg0_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[17]~reg0_Duplicate_1feeder_combout\ = \PIP2|BREG|Mux46~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|BREG|Mux46~20_combout\,
	combout => \PIP2|IDEX|saida2[17]~reg0_Duplicate_1feeder_combout\);

-- Location: LCFF_X82_Y19_N7
\PIP2|IDEX|saida2[17]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida2[17]~reg0_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida2[17]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X71_Y17_N26
\PIP3|ULA|ShiftLeft0~176\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~176_combout\ = ((\PIP3|MUX1|S[0]~1_combout\ & ((\PIP2|IDEX|saida2[17]~reg0_Duplicate_1_regout\))) # (!\PIP3|MUX1|S[0]~1_combout\ & (\PIP2|IDEX|saida2[18]~reg0_Duplicate_1_regout\))) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datab => \PIP3|MUX1|S[0]~1_combout\,
	datac => \PIP2|IDEX|saida2[18]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[17]~reg0_Duplicate_1_regout\,
	combout => \PIP3|ULA|ShiftLeft0~176_combout\);

-- Location: LCCOMB_X70_Y17_N0
\PIP3|ULA|ShiftLeft0~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~135_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftLeft0~129_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftLeft0~176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP3|MUX1|S[1]~28_combout\,
	datac => \PIP3|ULA|ShiftLeft0~176_combout\,
	datad => \PIP3|ULA|ShiftLeft0~129_combout\,
	combout => \PIP3|ULA|ShiftLeft0~135_combout\);

-- Location: LCCOMB_X70_Y18_N30
\PIP3|ULA|ShiftLeft0~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~136_combout\ = (\PIP3|MUX1|S[2]~29_combout\ & (((\PIP3|ULA|ShiftLeft0~123_combout\)))) # (!\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|MUX2|S[31]~17_combout\) # ((\PIP3|ULA|ShiftLeft0~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[31]~17_combout\,
	datab => \PIP3|ULA|ShiftLeft0~135_combout\,
	datac => \PIP3|MUX1|S[2]~29_combout\,
	datad => \PIP3|ULA|ShiftLeft0~123_combout\,
	combout => \PIP3|ULA|ShiftLeft0~136_combout\);

-- Location: LCCOMB_X63_Y20_N8
\PIP3|ULA|ShiftRight0~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~86_combout\ = (!\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftRight2~38_combout\))) # (!\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftRight2~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~2_combout\,
	datab => \PIP3|ULA|ShiftRight2~68_combout\,
	datac => \PIP3|ULA|Add0~4_combout\,
	datad => \PIP3|ULA|ShiftRight2~38_combout\,
	combout => \PIP3|ULA|ShiftRight0~86_combout\);

-- Location: LCCOMB_X63_Y20_N6
\PIP3|ULA|ShiftRight0~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~87_combout\ = (\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftRight2~36_combout\))) # (!\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftRight2~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~2_combout\,
	datab => \PIP3|ULA|ShiftRight2~37_combout\,
	datac => \PIP3|ULA|Add0~4_combout\,
	datad => \PIP3|ULA|ShiftRight2~36_combout\,
	combout => \PIP3|ULA|ShiftRight0~87_combout\);

-- Location: LCCOMB_X63_Y20_N14
\PIP3|ULA|ShiftRight0~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~135_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|OrigAALU~regout\ & (((\PIP3|ULA|ShiftRight0~86_combout\) # (\PIP3|ULA|ShiftRight0~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP2|IDEX|signImm\(15),
	datac => \PIP3|ULA|ShiftRight0~86_combout\,
	datad => \PIP3|ULA|ShiftRight0~87_combout\,
	combout => \PIP3|ULA|ShiftRight0~135_combout\);

-- Location: LCCOMB_X63_Y21_N22
\PIP3|ULA|ShiftRight0~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~83_combout\ = (\PIP3|ULA|ShiftRight0~134_combout\ & (\PIP3|ULA|Add0~4_combout\ & !\PIP3|ULA|Add0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~134_combout\,
	datab => \PIP3|ULA|Add0~4_combout\,
	datad => \PIP3|ULA|Add0~2_combout\,
	combout => \PIP3|ULA|ShiftRight0~83_combout\);

-- Location: LCCOMB_X63_Y21_N6
\PIP3|ULA|ShiftRight0~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~85_combout\ = (\PIP3|ULA|ShiftRight0~83_combout\) # ((!\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|ShiftRight0~84_combout\) # (\PIP3|MUX2|S[31]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~84_combout\,
	datab => \PIP3|ULA|Add0~4_combout\,
	datac => \PIP3|MUX2|S[31]~17_combout\,
	datad => \PIP3|ULA|ShiftRight0~83_combout\,
	combout => \PIP3|ULA|ShiftRight0~85_combout\);

-- Location: LCCOMB_X67_Y22_N0
\PIP3|ULA|ShiftRight0~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~88_combout\ = (\PIP3|ULA|Add0~6_combout\ & ((\PIP3|ULA|ShiftRight0~85_combout\))) # (!\PIP3|ULA|Add0~6_combout\ & (\PIP3|ULA|ShiftRight0~135_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftRight0~135_combout\,
	datac => \PIP3|ULA|ShiftRight0~85_combout\,
	datad => \PIP3|ULA|Add0~6_combout\,
	combout => \PIP3|ULA|ShiftRight0~88_combout\);

-- Location: LCCOMB_X68_Y18_N16
\PIP3|ULA|ShiftLeft0~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~91_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP3|MUX2|S[0]~0_combout\)))) # (!\PIP3|MUX1|S[1]~28_combout\ & (((\PIP3|ULA|ShiftLeft0~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[0]~1_combout\,
	datab => \PIP3|ULA|ShiftLeft0~82_combout\,
	datac => \PIP3|MUX1|S[1]~28_combout\,
	datad => \PIP3|MUX2|S[0]~0_combout\,
	combout => \PIP3|ULA|ShiftLeft0~91_combout\);

-- Location: LCCOMB_X67_Y18_N30
\PIP3|ULA|Mux34~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux34~5_combout\ = (\PIP3|ULA|ShiftLeft0~91_combout\ & \PIP3|ULA|Mux42~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|ULA|ShiftLeft0~91_combout\,
	datad => \PIP3|ULA|Mux42~2_combout\,
	combout => \PIP3|ULA|Mux34~5_combout\);

-- Location: LCCOMB_X66_Y18_N26
\PIP3|ULA|Mux34~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux34~6_combout\ = (\PIP3|EXMEM|ResultULA[18]~118_combout\ & (\PIP3|EXMEM|ResultULA[18]~119_combout\ & (\PIP3|ULA|ShiftRight0~88_combout\))) # (!\PIP3|EXMEM|ResultULA[18]~118_combout\ & (((\PIP3|ULA|Mux34~5_combout\)) # 
-- (!\PIP3|EXMEM|ResultULA[18]~119_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[18]~118_combout\,
	datab => \PIP3|EXMEM|ResultULA[18]~119_combout\,
	datac => \PIP3|ULA|ShiftRight0~88_combout\,
	datad => \PIP3|ULA|Mux34~5_combout\,
	combout => \PIP3|ULA|Mux34~6_combout\);

-- Location: LCCOMB_X70_Y18_N4
\PIP3|ULA|Mux34~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux34~7_combout\ = (\PIP3|ULA|ShiftLeft0~79_combout\ & ((\PIP3|ULA|Mux34~6_combout\ & ((\PIP3|ULA|ShiftLeft0~136_combout\))) # (!\PIP3|ULA|Mux34~6_combout\ & (\PIP3|ULA|ShiftLeft0~110_combout\)))) # (!\PIP3|ULA|ShiftLeft0~79_combout\ & 
-- (((\PIP3|ULA|Mux34~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~110_combout\,
	datab => \PIP3|ULA|ShiftLeft0~136_combout\,
	datac => \PIP3|ULA|ShiftLeft0~79_combout\,
	datad => \PIP3|ULA|Mux34~6_combout\,
	combout => \PIP3|ULA|Mux34~7_combout\);

-- Location: LCCOMB_X71_Y18_N8
\PIP3|ULA|Mux34~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux34~8_combout\ = (\PIP3|MUX1|S[18]~14_combout\ & (!\PIP3|EXMEM|ResultULA[14]~113_combout\ & ((\PIP3|MUX2|S[18]~30_combout\) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\)))) # (!\PIP3|MUX1|S[18]~14_combout\ & 
-- ((\PIP3|EXMEM|ResultULA[14]~113_combout\ & ((!\PIP3|MUX2|S[18]~30_combout\))) # (!\PIP3|EXMEM|ResultULA[14]~113_combout\ & (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & \PIP3|MUX2|S[18]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001101000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[18]~14_combout\,
	datab => \PIP3|EXMEM|ResultULA[14]~113_combout\,
	datac => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datad => \PIP3|MUX2|S[18]~30_combout\,
	combout => \PIP3|ULA|Mux34~8_combout\);

-- Location: LCCOMB_X71_Y18_N14
\PIP3|ULA|Mux34~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux34~9_combout\ = \PIP3|MUX1|S[18]~14_combout\ $ (\PIP3|MUX2|S[18]~30_combout\ $ (((\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & \PIP3|ULA|cout~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[18]~14_combout\,
	datab => \PIP3|MUX2|S[18]~30_combout\,
	datac => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datad => \PIP3|ULA|cout~54_combout\,
	combout => \PIP3|ULA|Mux34~9_combout\);

-- Location: LCCOMB_X72_Y20_N16
\PIP3|ULA|Mux34~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux34~10_combout\ = (\PIP3|ULA|cout~55_combout\) # (\PIP3|ULA|cout~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|cout~55_combout\,
	datad => \PIP3|ULA|cout~58_combout\,
	combout => \PIP3|ULA|Mux34~10_combout\);

-- Location: LCCOMB_X72_Y20_N26
\PIP3|ULA|Mux34~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux34~11_combout\ = (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\) # ((\PIP3|MUX1|S[17]~15_combout\ & ((!\PIP3|MUX2|S[17]~31_combout\) # (!\PIP3|ULA|Mux34~10_combout\))) # (!\PIP3|MUX1|S[17]~15_combout\ & (!\PIP3|ULA|Mux34~10_combout\ & 
-- !\PIP3|MUX2|S[17]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[17]~15_combout\,
	datab => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|Mux34~10_combout\,
	datad => \PIP3|MUX2|S[17]~31_combout\,
	combout => \PIP3|ULA|Mux34~11_combout\);

-- Location: LCCOMB_X71_Y18_N28
\PIP3|ULA|Mux34~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux34~12_combout\ = (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (\PIP3|ULA|Mux34~8_combout\)) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((\PIP3|ULA|Mux34~9_combout\ $ (!\PIP3|ULA|Mux34~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datab => \PIP3|ULA|Mux34~8_combout\,
	datac => \PIP3|ULA|Mux34~9_combout\,
	datad => \PIP3|ULA|Mux34~11_combout\,
	combout => \PIP3|ULA|Mux34~12_combout\);

-- Location: LCCOMB_X71_Y18_N2
\PIP3|ULA|Mux34~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux34~13_combout\ = (\PIP3|EXMEM|ResultULA[14]~112_combout\ & ((\PIP3|EXMEM|ResultULA[14]~113_combout\ & (\PIP3|ULA|Mux34~8_combout\)) # (!\PIP3|EXMEM|ResultULA[14]~113_combout\ & ((\PIP3|ULA|Mux34~12_combout\))))) # 
-- (!\PIP3|EXMEM|ResultULA[14]~112_combout\ & (!\PIP3|EXMEM|ResultULA[14]~113_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[14]~112_combout\,
	datab => \PIP3|EXMEM|ResultULA[14]~113_combout\,
	datac => \PIP3|ULA|Mux34~8_combout\,
	datad => \PIP3|ULA|Mux34~12_combout\,
	combout => \PIP3|ULA|Mux34~13_combout\);

-- Location: LCCOMB_X71_Y18_N16
\PIP3|ULA|Mux34~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux34~14_combout\ = (\PIP3|EXMEM|ResultULA[14]~111_combout\ & ((\PIP3|ULA|Mux34~13_combout\ & (\PIP3|ULA|cout~52_combout\)) # (!\PIP3|ULA|Mux34~13_combout\ & ((\PIP3|ULA|Mux34~7_combout\))))) # (!\PIP3|EXMEM|ResultULA[14]~111_combout\ & 
-- (((\PIP3|ULA|Mux34~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[14]~111_combout\,
	datab => \PIP3|ULA|cout~52_combout\,
	datac => \PIP3|ULA|Mux34~7_combout\,
	datad => \PIP3|ULA|Mux34~13_combout\,
	combout => \PIP3|ULA|Mux34~14_combout\);

-- Location: LCCOMB_X66_Y18_N30
\PIP3|ULA|ShiftLeft1~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~33_combout\ = (\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftLeft2~7_combout\)) # (!\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftLeft2~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~2_combout\,
	datab => \PIP3|ULA|ShiftLeft2~7_combout\,
	datac => \PIP3|ULA|ShiftLeft2~13_combout\,
	datad => \PIP3|ULA|Add0~4_combout\,
	combout => \PIP3|ULA|ShiftLeft1~33_combout\);

-- Location: LCCOMB_X66_Y18_N28
\PIP3|ULA|ShiftLeft1~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~35_combout\ = (\PIP3|ULA|ShiftLeft1~33_combout\) # ((!\PIP3|ULA|Add0~4_combout\ & \PIP3|ULA|ShiftLeft1~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|Add0~4_combout\,
	datac => \PIP3|ULA|ShiftLeft1~34_combout\,
	datad => \PIP3|ULA|ShiftLeft1~33_combout\,
	combout => \PIP3|ULA|ShiftLeft1~35_combout\);

-- Location: LCCOMB_X65_Y18_N22
\PIP3|ULA|ShiftLeft1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~13_combout\ = (\PIP3|ULA|Add0~2_combout\ & (((!\PIP3|MUX1|S[0]~1_combout\ & \PIP3|MUX2|S[0]~0_combout\)))) # (!\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftLeft0~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~82_combout\,
	datab => \PIP3|MUX1|S[0]~1_combout\,
	datac => \PIP3|MUX2|S[0]~0_combout\,
	datad => \PIP3|ULA|Add0~2_combout\,
	combout => \PIP3|ULA|ShiftLeft1~13_combout\);

-- Location: LCCOMB_X65_Y20_N26
\PIP3|ULA|ShiftLeft1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~14_combout\ = (!\PIP3|ULA|Add0~4_combout\ & (!\PIP3|ULA|Add0~6_combout\ & \PIP3|ULA|ShiftLeft1~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~4_combout\,
	datab => \PIP3|ULA|Add0~6_combout\,
	datad => \PIP3|ULA|ShiftLeft1~13_combout\,
	combout => \PIP3|ULA|ShiftLeft1~14_combout\);

-- Location: LCCOMB_X66_Y17_N6
\PIP3|ULA|ShiftLeft1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~60_combout\ = (\PIP3|ULA|Add0~4_combout\ & (((\PIP3|ULA|ShiftLeft1~47_combout\)))) # (!\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|ShiftLeft1~59_combout\) # ((\PIP3|MUX2|S[31]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft1~59_combout\,
	datab => \PIP3|ULA|Add0~4_combout\,
	datac => \PIP3|ULA|ShiftLeft1~47_combout\,
	datad => \PIP3|MUX2|S[31]~17_combout\,
	combout => \PIP3|ULA|ShiftLeft1~60_combout\);

-- Location: LCCOMB_X63_Y21_N0
\PIP3|ULA|ShiftRight2~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~44_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftRight2~34_combout\)) # (!\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftRight2~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[1]~28_combout\,
	datac => \PIP3|ULA|ShiftRight2~34_combout\,
	datad => \PIP3|ULA|ShiftRight2~35_combout\,
	combout => \PIP3|ULA|ShiftRight2~44_combout\);

-- Location: LCCOMB_X63_Y22_N12
\PIP3|ULA|ShiftRight2~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~47_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & (((\PIP2|IDEX|saida2[31]~63_combout\)))) # (!\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|MUX1|S[0]~1_combout\ & ((\PIP2|IDEX|saida2[31]~63_combout\))) # (!\PIP3|MUX1|S[0]~1_combout\ & 
-- (\PIP2|IDEX|saida2[30]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[1]~28_combout\,
	datab => \PIP3|MUX1|S[0]~1_combout\,
	datac => \PIP2|IDEX|saida2[30]~62_combout\,
	datad => \PIP2|IDEX|saida2[31]~63_combout\,
	combout => \PIP3|ULA|ShiftRight2~47_combout\);

-- Location: LCCOMB_X63_Y22_N18
\PIP3|ULA|ShiftRight2~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~48_combout\ = (\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|ULA|ShiftRight2~47_combout\))) # (!\PIP3|MUX1|S[2]~29_combout\ & (\PIP3|ULA|ShiftRight2~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftRight2~44_combout\,
	datac => \PIP3|MUX1|S[2]~29_combout\,
	datad => \PIP3|ULA|ShiftRight2~47_combout\,
	combout => \PIP3|ULA|ShiftRight2~48_combout\);

-- Location: LCCOMB_X62_Y20_N2
\PIP3|ULA|ShiftRight2~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~49_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|MUX1|S[3]~30_combout\ & ((\PIP3|ULA|ShiftRight2~48_combout\))) # (!\PIP3|MUX1|S[3]~30_combout\ & (\PIP3|ULA|ShiftRight1~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP3|MUX1|S[3]~30_combout\,
	datac => \PIP3|ULA|ShiftRight1~59_combout\,
	datad => \PIP3|ULA|ShiftRight2~48_combout\,
	combout => \PIP3|ULA|ShiftRight2~49_combout\);

-- Location: LCCOMB_X63_Y21_N30
\PIP3|ULA|ShiftRight2~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~69_combout\ = (\PIP3|ULA|ShiftRight2~49_combout\) # ((\PIP2|IDEX|signImm\(15) & \PIP2|IDEX|OrigAALU~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|signImm\(15),
	datac => \PIP3|ULA|ShiftRight2~49_combout\,
	datad => \PIP2|IDEX|OrigAALU~regout\,
	combout => \PIP3|ULA|ShiftRight2~69_combout\);

-- Location: LCCOMB_X65_Y21_N4
\PIP3|ULA|Mux34~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux34~1_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & ((\PIP3|ULA|ShiftLeft2~5_combout\) # ((\PIP3|ULA|tmp~26_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & (((\PIP3|ULA|ShiftRight2~69_combout\ & !\PIP3|ULA|tmp~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft2~5_combout\,
	datab => \PIP3|MUX1|S[31]~0_combout\,
	datac => \PIP3|ULA|ShiftRight2~69_combout\,
	datad => \PIP3|ULA|tmp~26_combout\,
	combout => \PIP3|ULA|Mux34~1_combout\);

-- Location: LCCOMB_X65_Y21_N14
\PIP3|ULA|Mux34~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux34~2_combout\ = (\PIP3|ULA|Mux34~1_combout\ & (((\PIP3|MUX2|S[0]~0_combout\) # (!\PIP3|ULA|tmp~26_combout\)))) # (!\PIP3|ULA|Mux34~1_combout\ & (\PIP3|MUX2|S[31]~1_combout\ & ((\PIP3|ULA|tmp~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[31]~1_combout\,
	datab => \PIP3|MUX2|S[0]~0_combout\,
	datac => \PIP3|ULA|Mux34~1_combout\,
	datad => \PIP3|ULA|tmp~26_combout\,
	combout => \PIP3|ULA|Mux34~2_combout\);

-- Location: LCCOMB_X65_Y21_N16
\PIP3|ULA|Mux34~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux34~3_combout\ = (\PIP3|EXMEM|ResultULA[18]~116_combout\ & (\PIP3|ULA|ShiftLeft1~60_combout\ & ((!\PIP3|EXMEM|ResultULA[18]~115_combout\)))) # (!\PIP3|EXMEM|ResultULA[18]~116_combout\ & (((\PIP3|ULA|Mux34~2_combout\) # 
-- (\PIP3|EXMEM|ResultULA[18]~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[18]~116_combout\,
	datab => \PIP3|ULA|ShiftLeft1~60_combout\,
	datac => \PIP3|ULA|Mux34~2_combout\,
	datad => \PIP3|EXMEM|ResultULA[18]~115_combout\,
	combout => \PIP3|ULA|Mux34~3_combout\);

-- Location: LCCOMB_X63_Y22_N2
\PIP3|ULA|ShiftRight1~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~86_combout\ = (!\PIP3|MUX1|S[2]~29_combout\ & ((\PIP2|IDEX|OrigAALU~regout\ & ((\PIP2|IDEX|signImm\(15)))) # (!\PIP2|IDEX|OrigAALU~regout\ & (\PIP3|ULA|ShiftRight2~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[2]~29_combout\,
	datab => \PIP3|ULA|ShiftRight2~44_combout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP2|IDEX|OrigAALU~regout\,
	combout => \PIP3|ULA|ShiftRight1~86_combout\);

-- Location: LCCOMB_X63_Y22_N10
\PIP3|ULA|ShiftRight1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~56_combout\ = (\PIP3|ULA|ShiftRight1~86_combout\) # ((!\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftRight0~134_combout\ & \PIP3|MUX1|S[2]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[1]~28_combout\,
	datab => \PIP3|ULA|ShiftRight0~134_combout\,
	datac => \PIP3|MUX1|S[2]~29_combout\,
	datad => \PIP3|ULA|ShiftRight1~86_combout\,
	combout => \PIP3|ULA|ShiftRight1~56_combout\);

-- Location: LCCOMB_X65_Y20_N22
\PIP3|ULA|Mux34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux34~0_combout\ = (\PIP3|ULA|ShiftLeft0~79_combout\ & ((\PIP3|MUX1|S[3]~30_combout\ & (\PIP3|ULA|ShiftRight1~56_combout\)) # (!\PIP3|MUX1|S[3]~30_combout\ & ((\PIP3|ULA|ShiftRight1~87_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[3]~30_combout\,
	datab => \PIP3|ULA|ShiftRight1~56_combout\,
	datac => \PIP3|ULA|ShiftLeft0~79_combout\,
	datad => \PIP3|ULA|ShiftRight1~87_combout\,
	combout => \PIP3|ULA|Mux34~0_combout\);

-- Location: LCCOMB_X65_Y20_N28
\PIP3|ULA|Mux34~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux34~4_combout\ = (\PIP3|EXMEM|ResultULA[18]~114_combout\ & ((\PIP3|ULA|Mux34~3_combout\ & ((\PIP3|ULA|Mux34~0_combout\))) # (!\PIP3|ULA|Mux34~3_combout\ & (\PIP3|ULA|ShiftLeft1~14_combout\)))) # (!\PIP3|EXMEM|ResultULA[18]~114_combout\ & 
-- (((\PIP3|ULA|Mux34~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[18]~114_combout\,
	datab => \PIP3|ULA|ShiftLeft1~14_combout\,
	datac => \PIP3|ULA|Mux34~3_combout\,
	datad => \PIP3|ULA|Mux34~0_combout\,
	combout => \PIP3|ULA|Mux34~4_combout\);

-- Location: LCCOMB_X66_Y18_N24
\PIP3|EXMEM|ResultULA[18]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[18]~8_combout\ = (\PIP3|EXMEM|ResultULA[18]~117_combout\ & (\PIP3|ULA|ShiftLeft1~35_combout\)) # (!\PIP3|EXMEM|ResultULA[18]~117_combout\ & ((\PIP3|ULA|Mux34~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft1~35_combout\,
	datac => \PIP3|EXMEM|ResultULA[18]~117_combout\,
	datad => \PIP3|ULA|Mux34~4_combout\,
	combout => \PIP3|EXMEM|ResultULA[18]~8_combout\);

-- Location: LCCOMB_X71_Y18_N0
\PIP3|EXMEM|ResultULA[18]~reg0_Duplicate_1SLOAD_MUX\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[18]~reg0_Duplicate_1SLOAD_MUX_combout\ = (\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & (\PIP3|ULA|Mux34~14_combout\)) # (!\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & ((\PIP3|EXMEM|ResultULA[18]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|Mux34~14_combout\,
	datad => \PIP3|EXMEM|ResultULA[18]~8_combout\,
	combout => \PIP3|EXMEM|ResultULA[18]~reg0_Duplicate_1SLOAD_MUX_combout\);

-- Location: LCFF_X71_Y18_N1
\PIP3|EXMEM|ResultULA[18]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|EXMEM|ResultULA[18]~reg0_Duplicate_1SLOAD_MUX_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|ResultULA[18]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X80_Y18_N22
\PIP3|EXMEM|ResultULA[18]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[18]~70_combout\ = (\PIP3|EXMEM|ResultULA[18]~reg0_Duplicate_1_regout\) # (!\PIP3|EXMEM|ResultULA[0]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	datad => \PIP3|EXMEM|ResultULA[18]~reg0_Duplicate_1_regout\,
	combout => \PIP3|EXMEM|ResultULA[18]~70_combout\);

-- Location: LCFF_X81_Y19_N13
\PIP4|MEMWB|ResultULA[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP3|EXMEM|ResultULA[18]~70_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|ResultULA\(18));

-- Location: LCCOMB_X81_Y19_N12
\PIP5|WriData[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP5|WriData[18]~18_combout\ = (!\rst~combout\ & ((\PIP4|MEMWB|MemparaRegOUT~regout\ & (\PIP4|MEMWB|ResultULA\(18))) # (!\PIP4|MEMWB|MemparaRegOUT~regout\ & ((\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \PIP4|MEMWB|MemparaRegOUT~regout\,
	datac => \PIP4|MEMWB|ResultULA\(18),
	datad => \PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP5|WriData[18]~18_combout\);

-- Location: LCCOMB_X81_Y19_N14
\PIP2|DataEscrita[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|DataEscrita[18]~18_combout\ = (\PIP2|isJALout~3_combout\ & ((\PIP5|WriData[18]~18_combout\))) # (!\PIP2|isJALout~3_combout\ & (\PIP1|IFID|PC4OUT\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(18),
	datab => \PIP2|isJALout~3_combout\,
	datad => \PIP5|WriData[18]~18_combout\,
	combout => \PIP2|DataEscrita[18]~18_combout\);

-- Location: LCCOMB_X87_Y24_N10
\PIP2|BREG|regs[14][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[14][18]~feeder_combout\ = \PIP2|DataEscrita[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[18]~18_combout\,
	combout => \PIP2|BREG|regs[14][18]~feeder_combout\);

-- Location: LCFF_X87_Y24_N11
\PIP2|BREG|regs[14][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[14][18]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[14][18]~regout\);

-- Location: LCFF_X81_Y22_N31
\PIP2|BREG|regs[15][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[18]~18_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[15][18]~regout\);

-- Location: LCCOMB_X89_Y24_N24
\PIP2|BREG|regs[13][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[13][18]~feeder_combout\ = \PIP2|DataEscrita[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[18]~18_combout\,
	combout => \PIP2|BREG|regs[13][18]~feeder_combout\);

-- Location: LCFF_X89_Y24_N25
\PIP2|BREG|regs[13][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[13][18]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[13][18]~regout\);

-- Location: LCCOMB_X86_Y24_N24
\PIP2|BREG|regs[12][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[12][18]~feeder_combout\ = \PIP2|DataEscrita[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[18]~18_combout\,
	combout => \PIP2|BREG|regs[12][18]~feeder_combout\);

-- Location: LCFF_X86_Y24_N25
\PIP2|BREG|regs[12][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[12][18]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[12][18]~regout\);

-- Location: LCCOMB_X81_Y24_N6
\PIP2|BREG|Mux45~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux45~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[13][18]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|regs[12][18]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|regs[13][18]~regout\,
	datac => \PIP2|BREG|regs[12][18]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux45~17_combout\);

-- Location: LCCOMB_X81_Y22_N30
\PIP2|BREG|Mux45~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux45~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux45~17_combout\ & ((\PIP2|BREG|regs[15][18]~regout\))) # (!\PIP2|BREG|Mux45~17_combout\ & (\PIP2|BREG|regs[14][18]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux45~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[14][18]~regout\,
	datac => \PIP2|BREG|regs[15][18]~regout\,
	datad => \PIP2|BREG|Mux45~17_combout\,
	combout => \PIP2|BREG|Mux45~18_combout\);

-- Location: LCFF_X80_Y23_N5
\PIP2|BREG|regs[8][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[18]~18_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[8][18]~regout\);

-- Location: LCCOMB_X80_Y23_N4
\PIP2|BREG|Mux45~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux45~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[10][18]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[8][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[10][18]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|regs[8][18]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux45~12_combout\);

-- Location: LCCOMB_X79_Y26_N6
\PIP2|BREG|Mux45~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux45~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux45~12_combout\ & ((\PIP2|BREG|regs[11][18]~regout\))) # (!\PIP2|BREG|Mux45~12_combout\ & (\PIP2|BREG|regs[9][18]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux45~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[9][18]~regout\,
	datab => \PIP2|BREG|regs[11][18]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP2|BREG|Mux45~12_combout\,
	combout => \PIP2|BREG|Mux45~13_combout\);

-- Location: LCCOMB_X79_Y26_N0
\PIP2|BREG|Mux45~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux45~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux45~13_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|Mux45~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux45~15_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP2|BREG|Mux45~13_combout\,
	combout => \PIP2|BREG|Mux45~16_combout\);

-- Location: LCCOMB_X85_Y18_N14
\PIP2|BREG|Mux45~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux45~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux45~16_combout\ & ((\PIP2|BREG|Mux45~18_combout\))) # (!\PIP2|BREG|Mux45~16_combout\ & (\PIP2|BREG|Mux45~11_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux45~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux45~11_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP2|BREG|Mux45~18_combout\,
	datad => \PIP2|BREG|Mux45~16_combout\,
	combout => \PIP2|BREG|Mux45~19_combout\);

-- Location: LCFF_X85_Y20_N19
\PIP2|BREG|regs[21][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[18]~18_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[21][18]~regout\);

-- Location: LCCOMB_X92_Y20_N26
\PIP2|BREG|Mux45~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux45~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|regs[25][18]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[17][18]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[17][18]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[25][18]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux45~0_combout\);

-- Location: LCCOMB_X85_Y20_N8
\PIP2|BREG|Mux45~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux45~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux45~0_combout\ & (\PIP2|BREG|regs[29][18]~regout\)) # (!\PIP2|BREG|Mux45~0_combout\ & ((\PIP2|BREG|regs[21][18]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[29][18]~regout\,
	datab => \PIP2|BREG|regs[21][18]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP2|BREG|Mux45~0_combout\,
	combout => \PIP2|BREG|Mux45~1_combout\);

-- Location: LCCOMB_X83_Y18_N10
\PIP2|BREG|Mux45~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux45~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[22][18]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[18][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[22][18]~regout\,
	datab => \PIP2|BREG|regs[18][18]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux45~2_combout\);

-- Location: LCCOMB_X91_Y18_N22
\PIP2|BREG|Mux45~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux45~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux45~2_combout\ & (\PIP2|BREG|regs[30][18]~regout\)) # (!\PIP2|BREG|Mux45~2_combout\ & ((\PIP2|BREG|regs[26][18]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux45~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[30][18]~regout\,
	datab => \PIP2|BREG|regs[26][18]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP2|BREG|Mux45~2_combout\,
	combout => \PIP2|BREG|Mux45~3_combout\);

-- Location: LCCOMB_X94_Y21_N20
\PIP2|BREG|Mux45~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux45~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[20][18]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|regs[16][18]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|regs[20][18]~regout\,
	datac => \PIP2|BREG|regs[16][18]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux45~4_combout\);

-- Location: LCCOMB_X93_Y18_N10
\PIP2|BREG|Mux45~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux45~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux45~4_combout\ & ((\PIP2|BREG|regs[28][18]~regout\))) # (!\PIP2|BREG|Mux45~4_combout\ & (\PIP2|BREG|regs[24][18]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux45~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[24][18]~regout\,
	datab => \PIP2|BREG|regs[28][18]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP2|BREG|Mux45~4_combout\,
	combout => \PIP2|BREG|Mux45~5_combout\);

-- Location: LCCOMB_X85_Y18_N10
\PIP2|BREG|Mux45~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux45~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux45~3_combout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & \PIP2|BREG|Mux45~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|Mux45~3_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP2|BREG|Mux45~5_combout\,
	combout => \PIP2|BREG|Mux45~6_combout\);

-- Location: LCCOMB_X85_Y18_N12
\PIP2|BREG|Mux45~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux45~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux45~6_combout\ & (\PIP2|BREG|Mux45~8_combout\)) # (!\PIP2|BREG|Mux45~6_combout\ & ((\PIP2|BREG|Mux45~1_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux45~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux45~8_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|Mux45~1_combout\,
	datad => \PIP2|BREG|Mux45~6_combout\,
	combout => \PIP2|BREG|Mux45~9_combout\);

-- Location: LCCOMB_X85_Y18_N20
\PIP2|BREG|Mux45~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux45~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & ((\PIP2|BREG|Mux45~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & (\PIP2|BREG|Mux45~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20),
	datac => \PIP2|BREG|Mux45~19_combout\,
	datad => \PIP2|BREG|Mux45~9_combout\,
	combout => \PIP2|BREG|Mux45~20_combout\);

-- Location: LCCOMB_X83_Y18_N16
\PIP2|IDEX|saida2[18]~reg0_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[18]~reg0_Duplicate_1feeder_combout\ = \PIP2|BREG|Mux45~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|BREG|Mux45~20_combout\,
	combout => \PIP2|IDEX|saida2[18]~reg0_Duplicate_1feeder_combout\);

-- Location: LCFF_X83_Y18_N17
\PIP2|IDEX|saida2[18]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida2[18]~reg0_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida2[18]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X71_Y17_N14
\PIP3|ULA|ShiftRight2~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~68_combout\ = ((\PIP3|MUX1|S[0]~1_combout\ & (\PIP2|IDEX|saida2[19]~reg0_Duplicate_1_regout\)) # (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP2|IDEX|saida2[18]~reg0_Duplicate_1_regout\)))) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[19]~reg0_Duplicate_1_regout\,
	datab => \PIP3|MUX1|S[0]~1_combout\,
	datac => \PIP2|IDEX|saida2[18]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP3|ULA|ShiftRight2~68_combout\);

-- Location: LCCOMB_X71_Y17_N0
\PIP3|ULA|ShiftRight1~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~83_combout\ = ((\PIP3|MUX1|S[0]~1_combout\ & ((\PIP2|IDEX|saida2[17]~reg0_Duplicate_1_regout\))) # (!\PIP3|MUX1|S[0]~1_combout\ & (\PIP2|IDEX|saida2[16]~reg0_Duplicate_1_regout\))) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datab => \PIP3|MUX1|S[0]~1_combout\,
	datac => \PIP2|IDEX|saida2[16]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[17]~reg0_Duplicate_1_regout\,
	combout => \PIP3|ULA|ShiftRight1~83_combout\);

-- Location: LCCOMB_X63_Y18_N28
\PIP3|ULA|ShiftRight0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~55_combout\ = (\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftRight2~68_combout\)) # (!\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftRight1~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~2_combout\,
	datac => \PIP3|ULA|ShiftRight2~68_combout\,
	datad => \PIP3|ULA|ShiftRight1~83_combout\,
	combout => \PIP3|ULA|ShiftRight0~55_combout\);

-- Location: LCCOMB_X63_Y18_N30
\PIP3|ULA|ShiftRight0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~56_combout\ = (\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|ShiftRight0~54_combout\))) # (!\PIP3|ULA|Add0~4_combout\ & (\PIP3|ULA|ShiftRight0~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftRight0~55_combout\,
	datac => \PIP3|ULA|ShiftRight0~54_combout\,
	datad => \PIP3|ULA|Add0~4_combout\,
	combout => \PIP3|ULA|ShiftRight0~56_combout\);

-- Location: LCCOMB_X63_Y18_N18
\PIP3|ULA|ShiftRight0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~53_combout\ = (\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|ShiftRight0~51_combout\))) # (!\PIP3|ULA|Add0~4_combout\ & (\PIP3|ULA|ShiftRight0~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~52_combout\,
	datac => \PIP3|ULA|ShiftRight0~51_combout\,
	datad => \PIP3|ULA|Add0~4_combout\,
	combout => \PIP3|ULA|ShiftRight0~53_combout\);

-- Location: LCCOMB_X63_Y18_N20
\PIP3|ULA|ShiftRight0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~57_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|Add0~6_combout\ & ((\PIP3|ULA|ShiftRight0~53_combout\))) # (!\PIP3|ULA|Add0~6_combout\ & (\PIP3|ULA|ShiftRight0~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP3|ULA|ShiftRight0~56_combout\,
	datac => \PIP3|ULA|Add0~6_combout\,
	datad => \PIP3|ULA|ShiftRight0~53_combout\,
	combout => \PIP3|ULA|ShiftRight0~57_combout\);

-- Location: LCCOMB_X65_Y17_N24
\PIP3|ULA|ShiftLeft0~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~130_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & ((\PIP2|IDEX|signImm\(15)))) # (!\PIP2|IDEX|OrigAALU~regout\ & (\PIP3|ULA|ShiftLeft0~129_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP3|ULA|ShiftLeft0~129_combout\,
	datad => \PIP2|IDEX|signImm\(15),
	combout => \PIP3|ULA|ShiftLeft0~130_combout\);

-- Location: LCCOMB_X65_Y18_N6
\PIP3|ULA|ShiftLeft0~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~131_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftLeft0~122_combout\)) # (!\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftLeft0~130_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[1]~28_combout\,
	datac => \PIP3|ULA|ShiftLeft0~122_combout\,
	datad => \PIP3|ULA|ShiftLeft0~130_combout\,
	combout => \PIP3|ULA|ShiftLeft0~131_combout\);

-- Location: LCCOMB_X69_Y18_N16
\PIP3|ULA|ShiftLeft0~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~132_combout\ = (\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|ULA|ShiftLeft0~117_combout\))) # (!\PIP3|MUX1|S[2]~29_combout\ & (\PIP3|ULA|ShiftLeft0~131_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[2]~29_combout\,
	datac => \PIP3|ULA|ShiftLeft0~131_combout\,
	datad => \PIP3|ULA|ShiftLeft0~117_combout\,
	combout => \PIP3|ULA|ShiftLeft0~132_combout\);

-- Location: LCCOMB_X69_Y18_N14
\PIP3|ULA|tmp~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|tmp~31_combout\ = (\PIP3|MUX1|S[4]~31_combout\ & (!\PIP3|ULA|ShiftLeft0~94_combout\ & ((\PIP3|MUX2|S[0]~0_combout\)))) # (!\PIP3|MUX1|S[4]~31_combout\ & (((\PIP3|ULA|ShiftLeft0~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~94_combout\,
	datab => \PIP3|MUX1|S[4]~31_combout\,
	datac => \PIP3|ULA|ShiftLeft0~132_combout\,
	datad => \PIP3|MUX2|S[0]~0_combout\,
	combout => \PIP3|ULA|tmp~31_combout\);

-- Location: LCCOMB_X68_Y18_N6
\PIP3|ULA|ShiftLeft0~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~99_combout\ = (\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftLeft0~82_combout\)) # (!\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftLeft2~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[2]~29_combout\,
	datab => \PIP3|ULA|ShiftLeft0~82_combout\,
	datac => \PIP3|MUX1|S[1]~28_combout\,
	datad => \PIP3|ULA|ShiftLeft2~7_combout\,
	combout => \PIP3|ULA|ShiftLeft0~99_combout\);

-- Location: LCCOMB_X69_Y18_N12
\PIP3|ULA|ShiftLeft0~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~101_combout\ = (\PIP3|ULA|ShiftLeft0~99_combout\) # ((!\PIP3|MUX1|S[2]~29_combout\ & \PIP3|ULA|ShiftLeft0~100_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[2]~29_combout\,
	datac => \PIP3|ULA|ShiftLeft0~99_combout\,
	datad => \PIP3|ULA|ShiftLeft0~100_combout\,
	combout => \PIP3|ULA|ShiftLeft0~101_combout\);

-- Location: LCCOMB_X69_Y18_N28
\PIP3|ULA|tmp~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|tmp~32_combout\ = (\PIP3|MUX1|S[3]~30_combout\ & (((!\PIP3|MUX1|S[4]~31_combout\ & \PIP3|ULA|ShiftLeft0~101_combout\)))) # (!\PIP3|MUX1|S[3]~30_combout\ & (\PIP3|ULA|tmp~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[3]~30_combout\,
	datab => \PIP3|ULA|tmp~31_combout\,
	datac => \PIP3|MUX1|S[4]~31_combout\,
	datad => \PIP3|ULA|ShiftLeft0~101_combout\,
	combout => \PIP3|ULA|tmp~32_combout\);

-- Location: LCCOMB_X70_Y18_N12
\PIP3|ULA|tmp~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|tmp~33_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & ((\PIP3|MUX2|S[31]~17_combout\) # ((\PIP3|ULA|ShiftRight0~57_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & (((\PIP3|ULA|tmp~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[31]~17_combout\,
	datab => \PIP3|ULA|ShiftRight0~57_combout\,
	datac => \PIP3|MUX1|S[31]~0_combout\,
	datad => \PIP3|ULA|tmp~32_combout\,
	combout => \PIP3|ULA|tmp~33_combout\);

-- Location: LCCOMB_X70_Y18_N6
\PIP3|ULA|Mux36~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux36~4_combout\ = (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (((\PIP3|ULA|cout~49_combout\)))) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (!\PIP3|EXMEM|ResultULA[2]~97_combout\ & ((\PIP3|ULA|tmp~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[2]~97_combout\,
	datab => \PIP3|ULA|cout~49_combout\,
	datac => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datad => \PIP3|ULA|tmp~33_combout\,
	combout => \PIP3|ULA|Mux36~4_combout\);

-- Location: LCCOMB_X70_Y18_N0
\PIP3|ULA|Mux36~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux36~5_combout\ = (!\PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\ & ((\PIP3|ULA|Mux36~3_combout\) # ((!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & \PIP3|ULA|Mux36~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux36~3_combout\,
	datab => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datac => \PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\,
	datad => \PIP3|ULA|Mux36~4_combout\,
	combout => \PIP3|ULA|Mux36~5_combout\);

-- Location: LCCOMB_X72_Y20_N22
\PIP3|ULA|soma~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|soma~16_combout\ = \PIP3|ULA|cout~49_combout\ $ (((\PIP3|MUX2|S[15]~9_combout\ & ((\PIP3|ULA|cout~48_combout\) # (!\PIP3|MUX1|S[15]~17_combout\))) # (!\PIP3|MUX2|S[15]~9_combout\ & (!\PIP3|MUX1|S[15]~17_combout\ & \PIP3|ULA|cout~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[15]~9_combout\,
	datab => \PIP3|ULA|cout~49_combout\,
	datac => \PIP3|MUX1|S[15]~17_combout\,
	datad => \PIP3|ULA|cout~48_combout\,
	combout => \PIP3|ULA|soma~16_combout\);

-- Location: LCCOMB_X74_Y19_N16
\PIP3|ULA|Mux36~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux36~6_combout\ = (\PIP3|MUX1|S[16]~16_combout\ & (((\PIP3|MUX2|S[16]~32_combout\ & \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\)) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\))) # (!\PIP3|MUX1|S[16]~16_combout\ & 
-- (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & ((\PIP3|MUX2|S[16]~32_combout\) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[16]~16_combout\,
	datab => \PIP3|MUX2|S[16]~32_combout\,
	datac => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datad => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux36~6_combout\);

-- Location: LCCOMB_X74_Y19_N18
\PIP3|ULA|soma~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|soma~15_combout\ = \PIP3|MUX2|S[16]~32_combout\ $ (\PIP3|MUX1|S[16]~16_combout\ $ (\PIP3|ULA|cout~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[16]~32_combout\,
	datac => \PIP3|MUX1|S[16]~16_combout\,
	datad => \PIP3|ULA|cout~50_combout\,
	combout => \PIP3|ULA|soma~15_combout\);

-- Location: LCCOMB_X74_Y19_N10
\PIP3|ULA|Mux36~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux36~7_combout\ = (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (((\PIP3|ULA|Mux36~6_combout\)))) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((\PIP3|ULA|Mux36~6_combout\ & (\PIP3|ULA|soma~16_combout\)) # (!\PIP3|ULA|Mux36~6_combout\ & 
-- ((\PIP3|ULA|soma~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datab => \PIP3|ULA|soma~16_combout\,
	datac => \PIP3|ULA|Mux36~6_combout\,
	datad => \PIP3|ULA|soma~15_combout\,
	combout => \PIP3|ULA|Mux36~7_combout\);

-- Location: LCCOMB_X74_Y19_N4
\PIP3|ULA|Mux36~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux36~8_combout\ = (\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & ((\PIP3|ULA|Mux36~5_combout\) # ((\PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\ & \PIP3|ULA|Mux36~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\,
	datab => \PIP3|ULA|Mux36~5_combout\,
	datac => \PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\,
	datad => \PIP3|ULA|Mux36~7_combout\,
	combout => \PIP3|ULA|Mux36~8_combout\);

-- Location: LCCOMB_X65_Y24_N0
\PIP3|ULA|Mux36~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux36~11_combout\ = (!\PIP3|MUX1|S[0]~1_combout\ & (\PIP3|ULA|Add0~8_combout\ & (!\PIP3|ULA|tmp~26_combout\ & \PIP3|ULA|ShiftRight0~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[0]~1_combout\,
	datab => \PIP3|ULA|Add0~8_combout\,
	datac => \PIP3|ULA|tmp~26_combout\,
	datad => \PIP3|ULA|ShiftRight0~82_combout\,
	combout => \PIP3|ULA|Mux36~11_combout\);

-- Location: LCCOMB_X66_Y24_N4
\PIP3|ULA|Mux36~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux36~12_combout\ = (\PIP3|MUX2|S[0]~0_combout\ & ((\PIP3|ULA|Mux36~11_combout\) # ((!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & !\PIP3|EXMEM|ResultULA[2]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[0]~0_combout\,
	datab => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|Mux36~11_combout\,
	datad => \PIP3|EXMEM|ResultULA[2]~85_combout\,
	combout => \PIP3|ULA|Mux36~12_combout\);

-- Location: LCCOMB_X62_Y20_N0
\PIP3|ULA|ShiftRight1~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~37_combout\ = (\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|ULA|ShiftRight1~35_combout\))) # (!\PIP3|MUX1|S[2]~29_combout\ & (\PIP3|ULA|ShiftRight1~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftRight1~36_combout\,
	datac => \PIP3|MUX1|S[2]~29_combout\,
	datad => \PIP3|ULA|ShiftRight1~35_combout\,
	combout => \PIP3|ULA|ShiftRight1~37_combout\);

-- Location: LCCOMB_X62_Y20_N12
\PIP3|ULA|Mux36~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux36~2_combout\ = (\PIP3|MUX1|S[3]~30_combout\ & ((\PIP3|ULA|ShiftRight1~37_combout\))) # (!\PIP3|MUX1|S[3]~30_combout\ & (\PIP3|ULA|ShiftRight1~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight1~40_combout\,
	datac => \PIP3|MUX1|S[3]~30_combout\,
	datad => \PIP3|ULA|ShiftRight1~37_combout\,
	combout => \PIP3|ULA|Mux36~2_combout\);

-- Location: LCCOMB_X62_Y20_N30
\PIP3|ULA|ShiftRight1~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~84_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|Mux36~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|signImm\(15),
	datac => \PIP2|IDEX|OrigAALU~regout\,
	datad => \PIP3|ULA|Mux36~2_combout\,
	combout => \PIP3|ULA|ShiftRight1~84_combout\);

-- Location: LCCOMB_X62_Y20_N16
\PIP3|ULA|Mux36~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux36~9_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|ShiftLeft0~79_combout\ & (\PIP3|ULA|Mux36~2_combout\)) # (!\PIP3|ULA|ShiftLeft0~79_combout\ & ((\PIP2|IDEX|saida2[31]~63_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux36~2_combout\,
	datab => \PIP2|IDEX|saida2[31]~63_combout\,
	datac => \PIP2|IDEX|OrigAALU~regout\,
	datad => \PIP3|ULA|ShiftLeft0~79_combout\,
	combout => \PIP3|ULA|Mux36~9_combout\);

-- Location: LCCOMB_X62_Y20_N14
\PIP3|ULA|Mux36~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux36~17_combout\ = (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & ((\PIP3|ULA|Mux36~9_combout\) # ((\PIP2|IDEX|OrigAALU~regout\ & \PIP2|IDEX|signImm\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|Mux36~9_combout\,
	datad => \PIP2|IDEX|signImm\(15),
	combout => \PIP3|ULA|Mux36~17_combout\);

-- Location: LCCOMB_X62_Y20_N22
\PIP3|ULA|Mux36~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux36~10_combout\ = (\PIP3|ULA|Mux36~17_combout\) # ((\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (\PIP3|ULA|ShiftRight1~84_combout\ & !\PIP3|ULA|tmp~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datab => \PIP3|ULA|ShiftRight1~84_combout\,
	datac => \PIP3|ULA|Mux36~17_combout\,
	datad => \PIP3|ULA|tmp~26_combout\,
	combout => \PIP3|ULA|Mux36~10_combout\);

-- Location: LCCOMB_X66_Y24_N18
\PIP3|ULA|Mux36~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux36~15_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & ((\PIP3|ULA|Mux36~14_combout\) # ((\PIP3|ULA|Mux36~12_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & (((\PIP3|ULA|Mux36~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux36~14_combout\,
	datab => \PIP3|MUX1|S[31]~0_combout\,
	datac => \PIP3|ULA|Mux36~12_combout\,
	datad => \PIP3|ULA|Mux36~10_combout\,
	combout => \PIP3|ULA|Mux36~15_combout\);

-- Location: LCCOMB_X74_Y19_N30
\PIP3|ULA|Mux36~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux36~16_combout\ = (\PIP3|ULA|Mux36~8_combout\) # ((\PIP3|ULA|Mux37~0_combout\ & \PIP3|ULA|Mux36~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|Mux37~0_combout\,
	datac => \PIP3|ULA|Mux36~8_combout\,
	datad => \PIP3|ULA|Mux36~15_combout\,
	combout => \PIP3|ULA|Mux36~16_combout\);

-- Location: LCFF_X74_Y19_N31
\PIP3|EXMEM|ResultULA[16]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|ULA|Mux36~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|ResultULA[16]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X74_Y19_N20
\PIP3|EXMEM|ResultULA[16]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[16]~68_combout\ = (\PIP3|EXMEM|ResultULA[16]~reg0_Duplicate_1_regout\) # (!\PIP3|EXMEM|ResultULA[0]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|EXMEM|ResultULA[16]~reg0_Duplicate_1_regout\,
	datad => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	combout => \PIP3|EXMEM|ResultULA[16]~68_combout\);

-- Location: LCFF_X74_Y19_N9
\PIP4|MEMWB|ResultULA[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP3|EXMEM|ResultULA[16]~68_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|ResultULA\(16));

-- Location: LCCOMB_X74_Y19_N8
\PIP5|WriData[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP5|WriData[16]~16_combout\ = (!\rst~combout\ & ((\PIP4|MEMWB|MemparaRegOUT~regout\ & (\PIP4|MEMWB|ResultULA\(16))) # (!\PIP4|MEMWB|MemparaRegOUT~regout\ & ((\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP4|MEMWB|MemparaRegOUT~regout\,
	datab => \rst~combout\,
	datac => \PIP4|MEMWB|ResultULA\(16),
	datad => \PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP5|WriData[16]~16_combout\);

-- Location: LCCOMB_X74_Y19_N24
\PIP2|DataEscrita[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|DataEscrita[16]~16_combout\ = (\PIP2|isJALout~3_combout\ & ((\PIP5|WriData[16]~16_combout\))) # (!\PIP2|isJALout~3_combout\ & (\PIP1|IFID|PC4OUT\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(16),
	datac => \PIP5|WriData[16]~16_combout\,
	datad => \PIP2|isJALout~3_combout\,
	combout => \PIP2|DataEscrita[16]~16_combout\);

-- Location: LCFF_X85_Y22_N15
\PIP2|BREG|regs[10][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[16]~16_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[10][16]~regout\);

-- Location: LCCOMB_X85_Y22_N14
\PIP2|BREG|Mux15~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux15~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[10][16]~regout\))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[8][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[8][16]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|regs[10][16]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux15~14_combout\);

-- Location: LCCOMB_X85_Y22_N4
\PIP2|BREG|Mux15~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux15~15_combout\ = (\PIP2|BREG|Mux15~14_combout\) # ((\PIP2|BREG|regs[2][16]~regout\ & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[2][16]~regout\,
	datab => \PIP2|BREG|Mux15~14_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux15~15_combout\);

-- Location: LCFF_X86_Y23_N29
\PIP2|BREG|regs[14][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[16]~16_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[14][16]~regout\);

-- Location: LCCOMB_X90_Y27_N4
\PIP2|BREG|Mux15~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux15~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[6][16]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[4][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[6][16]~regout\,
	datab => \PIP2|BREG|regs[4][16]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux15~12_combout\);

-- Location: LCCOMB_X86_Y23_N18
\PIP2|BREG|Mux15~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux15~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux15~12_combout\ & ((\PIP2|BREG|regs[14][16]~regout\))) # (!\PIP2|BREG|Mux15~12_combout\ & (\PIP2|BREG|regs[12][16]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux15~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[12][16]~regout\,
	datab => \PIP2|BREG|regs[14][16]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux15~12_combout\,
	combout => \PIP2|BREG|Mux15~13_combout\);

-- Location: LCCOMB_X85_Y22_N30
\PIP2|BREG|Mux15~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux15~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux15~13_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|Mux15~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|Mux15~15_combout\,
	datad => \PIP2|BREG|Mux15~13_combout\,
	combout => \PIP2|BREG|Mux15~16_combout\);

-- Location: LCCOMB_X81_Y27_N20
\PIP2|BREG|regs[3][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[3][16]~feeder_combout\ = \PIP2|DataEscrita[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[16]~16_combout\,
	combout => \PIP2|BREG|regs[3][16]~feeder_combout\);

-- Location: LCFF_X81_Y27_N21
\PIP2|BREG|regs[3][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[3][16]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[3][16]~regout\);

-- Location: LCCOMB_X83_Y22_N24
\PIP2|BREG|regs[9][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[9][16]~feeder_combout\ = \PIP2|DataEscrita[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[16]~16_combout\,
	combout => \PIP2|BREG|regs[9][16]~feeder_combout\);

-- Location: LCFF_X83_Y22_N25
\PIP2|BREG|regs[9][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[9][16]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[9][16]~regout\);

-- Location: LCCOMB_X83_Y24_N26
\PIP2|BREG|Mux15~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux15~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|regs[9][16]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|regs[1][16]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[1][16]~regout\,
	datab => \PIP2|BREG|regs[9][16]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux15~10_combout\);

-- Location: LCCOMB_X83_Y26_N14
\PIP2|BREG|Mux15~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux15~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux15~10_combout\ & (\PIP2|BREG|regs[11][16]~regout\)) # (!\PIP2|BREG|Mux15~10_combout\ & ((\PIP2|BREG|regs[3][16]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux15~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|regs[11][16]~regout\,
	datac => \PIP2|BREG|regs[3][16]~regout\,
	datad => \PIP2|BREG|Mux15~10_combout\,
	combout => \PIP2|BREG|Mux15~11_combout\);

-- Location: LCCOMB_X90_Y27_N18
\PIP2|BREG|Mux15~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux15~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[7][16]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[5][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[5][16]~regout\,
	datab => \PIP2|BREG|regs[7][16]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux15~17_combout\);

-- Location: LCCOMB_X89_Y24_N10
\PIP2|BREG|Mux15~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux15~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux15~17_combout\ & ((\PIP2|BREG|regs[15][16]~regout\))) # (!\PIP2|BREG|Mux15~17_combout\ & (\PIP2|BREG|regs[13][16]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux15~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[13][16]~regout\,
	datac => \PIP2|BREG|regs[15][16]~regout\,
	datad => \PIP2|BREG|Mux15~17_combout\,
	combout => \PIP2|BREG|Mux15~18_combout\);

-- Location: LCCOMB_X85_Y22_N8
\PIP2|BREG|Mux15~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux15~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux15~16_combout\ & ((\PIP2|BREG|Mux15~18_combout\))) # (!\PIP2|BREG|Mux15~16_combout\ & (\PIP2|BREG|Mux15~11_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|Mux15~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP2|BREG|Mux15~16_combout\,
	datac => \PIP2|BREG|Mux15~11_combout\,
	datad => \PIP2|BREG|Mux15~18_combout\,
	combout => \PIP2|BREG|Mux15~19_combout\);

-- Location: LCCOMB_X88_Y18_N14
\PIP2|BREG|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux15~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|regs[19][16]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[18][16]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[18][16]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|regs[19][16]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux15~0_combout\);

-- Location: LCCOMB_X88_Y18_N8
\PIP2|BREG|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux15~1_combout\ = (\PIP2|BREG|Mux15~0_combout\ & ((\PIP2|BREG|regs[23][16]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP2|BREG|Mux15~0_combout\ & (((\PIP2|BREG|regs[22][16]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[23][16]~regout\,
	datab => \PIP2|BREG|regs[22][16]~regout\,
	datac => \PIP2|BREG|Mux15~0_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux15~1_combout\);

-- Location: LCFF_X90_Y22_N15
\PIP2|BREG|regs[20][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[16]~16_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[20][16]~regout\);

-- Location: LCCOMB_X90_Y20_N14
\PIP2|BREG|regs[21][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[21][16]~feeder_combout\ = \PIP2|DataEscrita[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[16]~16_combout\,
	combout => \PIP2|BREG|regs[21][16]~feeder_combout\);

-- Location: LCFF_X90_Y20_N15
\PIP2|BREG|regs[21][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[21][16]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[21][16]~regout\);

-- Location: LCCOMB_X90_Y22_N16
\PIP2|BREG|Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux15~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[17][16]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|regs[16][16]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[17][16]~regout\,
	datab => \PIP2|BREG|regs[16][16]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux15~4_combout\);

-- Location: LCCOMB_X90_Y20_N20
\PIP2|BREG|Mux15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux15~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux15~4_combout\ & ((\PIP2|BREG|regs[21][16]~regout\))) # (!\PIP2|BREG|Mux15~4_combout\ & (\PIP2|BREG|regs[20][16]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP2|BREG|regs[20][16]~regout\,
	datac => \PIP2|BREG|regs[21][16]~regout\,
	datad => \PIP2|BREG|Mux15~4_combout\,
	combout => \PIP2|BREG|Mux15~5_combout\);

-- Location: LCFF_X94_Y19_N25
\PIP2|BREG|regs[28][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[16]~16_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[28][16]~regout\);

-- Location: LCCOMB_X94_Y23_N0
\PIP2|BREG|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux15~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|regs[28][16]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|regs[24][16]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP2|BREG|regs[28][16]~regout\,
	datac => \PIP2|BREG|regs[24][16]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux15~2_combout\);

-- Location: LCCOMB_X91_Y20_N30
\PIP2|BREG|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux15~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux15~2_combout\ & (\PIP2|BREG|regs[29][16]~regout\)) # (!\PIP2|BREG|Mux15~2_combout\ & ((\PIP2|BREG|regs[25][16]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[29][16]~regout\,
	datab => \PIP2|BREG|regs[25][16]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP2|BREG|Mux15~2_combout\,
	combout => \PIP2|BREG|Mux15~3_combout\);

-- Location: LCCOMB_X90_Y20_N2
\PIP2|BREG|Mux15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux15~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)) # ((\PIP2|BREG|Mux15~3_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|Mux15~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|Mux15~5_combout\,
	datad => \PIP2|BREG|Mux15~3_combout\,
	combout => \PIP2|BREG|Mux15~6_combout\);

-- Location: LCCOMB_X85_Y22_N12
\PIP2|BREG|Mux15~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux15~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux15~6_combout\ & (\PIP2|BREG|Mux15~8_combout\)) # (!\PIP2|BREG|Mux15~6_combout\ & ((\PIP2|BREG|Mux15~1_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux15~8_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|Mux15~1_combout\,
	datad => \PIP2|BREG|Mux15~6_combout\,
	combout => \PIP2|BREG|Mux15~9_combout\);

-- Location: LCCOMB_X85_Y22_N6
\PIP2|BREG|Mux15~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux15~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & ((\PIP2|BREG|Mux15~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & (\PIP2|BREG|Mux15~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25),
	datac => \PIP2|BREG|Mux15~19_combout\,
	datad => \PIP2|BREG|Mux15~9_combout\,
	combout => \PIP2|BREG|Mux15~20_combout\);

-- Location: LCFF_X85_Y22_N7
\PIP2|IDEX|saida1[16]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|BREG|Mux15~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida1[16]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X70_Y18_N20
\PIP3|MUX1|S[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX1|S[16]~16_combout\ = (\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|signImm\(15))))) # (!\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|saida1[16]~reg0_Duplicate_1_regout\)) # (!\PIP2|IDEX|saida2[5]~en_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datab => \PIP2|IDEX|isShift~regout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP2|IDEX|saida1[16]~reg0_Duplicate_1_regout\,
	combout => \PIP3|MUX1|S[16]~16_combout\);

-- Location: LCCOMB_X70_Y23_N18
\PIP3|ULA|ShiftLeft0~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~73_combout\ = (\PIP3|MUX1|S[18]~14_combout\) # ((\PIP3|MUX1|S[16]~16_combout\) # ((\PIP3|MUX1|S[17]~15_combout\) # (\PIP3|MUX1|S[19]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[18]~14_combout\,
	datab => \PIP3|MUX1|S[16]~16_combout\,
	datac => \PIP3|MUX1|S[17]~15_combout\,
	datad => \PIP3|MUX1|S[19]~13_combout\,
	combout => \PIP3|ULA|ShiftLeft0~73_combout\);

-- Location: LCCOMB_X70_Y23_N20
\PIP3|ULA|ShiftLeft0~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~71_combout\ = (\PIP3|MUX1|S[24]~8_combout\) # ((\PIP3|MUX1|S[25]~7_combout\) # ((\PIP3|MUX1|S[26]~6_combout\) # (\PIP3|MUX1|S[27]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[24]~8_combout\,
	datab => \PIP3|MUX1|S[25]~7_combout\,
	datac => \PIP3|MUX1|S[26]~6_combout\,
	datad => \PIP3|MUX1|S[27]~5_combout\,
	combout => \PIP3|ULA|ShiftLeft0~71_combout\);

-- Location: LCCOMB_X70_Y23_N22
\PIP3|ULA|ShiftLeft0~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~70_combout\ = (\PIP3|MUX1|S[30]~2_combout\) # ((\PIP3|MUX1|S[28]~4_combout\) # ((\PIP3|MUX1|S[29]~3_combout\) # (\PIP3|MUX1|S[31]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[30]~2_combout\,
	datab => \PIP3|MUX1|S[28]~4_combout\,
	datac => \PIP3|MUX1|S[29]~3_combout\,
	datad => \PIP3|MUX1|S[31]~0_combout\,
	combout => \PIP3|ULA|ShiftLeft0~70_combout\);

-- Location: LCCOMB_X70_Y23_N24
\PIP3|ULA|ShiftLeft0~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~74_combout\ = (\PIP3|ULA|ShiftLeft0~72_combout\) # ((\PIP3|ULA|ShiftLeft0~73_combout\) # ((\PIP3|ULA|ShiftLeft0~71_combout\) # (\PIP3|ULA|ShiftLeft0~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~72_combout\,
	datab => \PIP3|ULA|ShiftLeft0~73_combout\,
	datac => \PIP3|ULA|ShiftLeft0~71_combout\,
	datad => \PIP3|ULA|ShiftLeft0~70_combout\,
	combout => \PIP3|ULA|ShiftLeft0~74_combout\);

-- Location: LCCOMB_X68_Y21_N10
\PIP3|ULA|ShiftLeft0~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~79_combout\ = (!\PIP3|MUX1|S[4]~31_combout\ & (!\PIP3|ULA|ShiftLeft0~75_combout\ & (!\PIP3|ULA|ShiftLeft0~77_combout\ & !\PIP3|ULA|ShiftLeft0~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[4]~31_combout\,
	datab => \PIP3|ULA|ShiftLeft0~75_combout\,
	datac => \PIP3|ULA|ShiftLeft0~77_combout\,
	datad => \PIP3|ULA|ShiftLeft0~74_combout\,
	combout => \PIP3|ULA|ShiftLeft0~79_combout\);

-- Location: LCCOMB_X65_Y23_N8
\PIP3|EXMEM|ResultULA[14]~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[14]~107_combout\ = (!\PIP3|MUX1|S[31]~0_combout\ & (\PIP3|MUX1|S[3]~30_combout\ & \PIP3|ULA|ShiftLeft0~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[31]~0_combout\,
	datac => \PIP3|MUX1|S[3]~30_combout\,
	datad => \PIP3|ULA|ShiftLeft0~79_combout\,
	combout => \PIP3|EXMEM|ResultULA[14]~107_combout\);

-- Location: LCCOMB_X68_Y25_N12
\PIP3|ULA|ShiftRight1~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~71_combout\ = (\PIP3|MUX1|S[2]~29_combout\ & (\PIP3|ULA|ShiftRight1~55_combout\)) # (!\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|ULA|ShiftRight1~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight1~55_combout\,
	datac => \PIP3|MUX1|S[2]~29_combout\,
	datad => \PIP3|ULA|ShiftRight1~53_combout\,
	combout => \PIP3|ULA|ShiftRight1~71_combout\);

-- Location: LCCOMB_X68_Y25_N28
\PIP3|ULA|ShiftRight1~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~92_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|ShiftRight1~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP3|ULA|ShiftRight1~71_combout\,
	combout => \PIP3|ULA|ShiftRight1~92_combout\);

-- Location: LCCOMB_X65_Y23_N28
\PIP3|ULA|Mux39~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux39~16_combout\ = (\PIP3|ULA|Mux42~2_combout\ & ((\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftRight0~127_combout\)) # (!\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftRight0~129_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[1]~28_combout\,
	datab => \PIP3|ULA|ShiftRight0~127_combout\,
	datac => \PIP3|ULA|Mux42~2_combout\,
	datad => \PIP3|ULA|ShiftRight0~129_combout\,
	combout => \PIP3|ULA|Mux39~16_combout\);

-- Location: LCCOMB_X65_Y24_N14
\PIP3|ULA|Mux39~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux39~3_combout\ = (\PIP3|ULA|Mux39~2_combout\ & (((\PIP3|MUX2|S[0]~0_combout\) # (!\PIP3|EXMEM|ResultULA[2]~97_combout\)))) # (!\PIP3|ULA|Mux39~2_combout\ & (\PIP3|MUX2|S[31]~1_combout\ & ((\PIP3|EXMEM|ResultULA[2]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux39~2_combout\,
	datab => \PIP3|MUX2|S[31]~1_combout\,
	datac => \PIP3|MUX2|S[0]~0_combout\,
	datad => \PIP3|EXMEM|ResultULA[2]~97_combout\,
	combout => \PIP3|ULA|Mux39~3_combout\);

-- Location: LCCOMB_X65_Y23_N14
\PIP3|ULA|Mux39~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux39~4_combout\ = (\PIP3|EXMEM|ResultULA[2]~94_combout\ & (\PIP3|ULA|ShiftRight1~73_combout\ & (!\PIP3|EXMEM|ResultULA[2]~93_combout\))) # (!\PIP3|EXMEM|ResultULA[2]~94_combout\ & (((\PIP3|EXMEM|ResultULA[2]~93_combout\) # 
-- (\PIP3|ULA|Mux39~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[2]~94_combout\,
	datab => \PIP3|ULA|ShiftRight1~73_combout\,
	datac => \PIP3|EXMEM|ResultULA[2]~93_combout\,
	datad => \PIP3|ULA|Mux39~3_combout\,
	combout => \PIP3|ULA|Mux39~4_combout\);

-- Location: LCCOMB_X65_Y23_N4
\PIP3|ULA|Mux39~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux39~5_combout\ = (\PIP3|ULA|Mux39~4_combout\ & (((\PIP3|ULA|Mux39~16_combout\) # (!\PIP3|EXMEM|ResultULA[2]~95_combout\)))) # (!\PIP3|ULA|Mux39~4_combout\ & (\PIP3|ULA|ShiftLeft1~45_combout\ & ((\PIP3|EXMEM|ResultULA[2]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft1~45_combout\,
	datab => \PIP3|ULA|Mux39~16_combout\,
	datac => \PIP3|ULA|Mux39~4_combout\,
	datad => \PIP3|EXMEM|ResultULA[2]~95_combout\,
	combout => \PIP3|ULA|Mux39~5_combout\);

-- Location: LCCOMB_X68_Y22_N14
\PIP3|EXMEM|ResultULA[13]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[13]~5_combout\ = (\PIP3|EXMEM|ResultULA[14]~107_combout\ & (\PIP3|ULA|ShiftRight1~92_combout\)) # (!\PIP3|EXMEM|ResultULA[14]~107_combout\ & ((\PIP3|ULA|Mux39~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|EXMEM|ResultULA[14]~107_combout\,
	datac => \PIP3|ULA|ShiftRight1~92_combout\,
	datad => \PIP3|ULA|Mux39~5_combout\,
	combout => \PIP3|EXMEM|ResultULA[13]~5_combout\);

-- Location: LCCOMB_X68_Y22_N22
\PIP3|ULA|cout~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~39_combout\ = \PIP3|MUX1|S[13]~19_combout\ $ (\PIP3|MUX2|S[13]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[13]~19_combout\,
	datad => \PIP3|MUX2|S[13]~11_combout\,
	combout => \PIP3|ULA|cout~39_combout\);

-- Location: LCCOMB_X71_Y22_N4
\PIP3|ULA|cout~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~40_combout\ = (\PIP3|MUX1|S[11]~21_combout\ & (\PIP3|ULA|cout~38_combout\ & \PIP3|MUX2|S[11]~13_combout\)) # (!\PIP3|MUX1|S[11]~21_combout\ & ((\PIP3|ULA|cout~38_combout\) # (\PIP3|MUX2|S[11]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[11]~21_combout\,
	datab => \PIP3|ULA|cout~38_combout\,
	datac => \PIP3|MUX2|S[11]~13_combout\,
	combout => \PIP3|ULA|cout~40_combout\);

-- Location: LCCOMB_X71_Y22_N18
\PIP3|ULA|Mux39~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux39~9_combout\ = (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & ((\PIP3|ULA|cout~37_combout\))) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (\PIP3|ULA|cout~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|cout~40_combout\,
	datad => \PIP3|ULA|cout~37_combout\,
	combout => \PIP3|ULA|Mux39~9_combout\);

-- Location: LCCOMB_X71_Y22_N22
\PIP3|ULA|Mux39~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux39~11_combout\ = (\PIP3|ULA|Mux39~10_combout\ & ((\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\) # ((\PIP3|MUX2|S[12]~12_combout\ & \PIP3|ULA|Mux39~9_combout\)))) # (!\PIP3|ULA|Mux39~10_combout\ & (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & 
-- ((\PIP3|MUX2|S[12]~12_combout\) # (\PIP3|ULA|Mux39~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux39~10_combout\,
	datab => \PIP3|MUX2|S[12]~12_combout\,
	datac => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datad => \PIP3|ULA|Mux39~9_combout\,
	combout => \PIP3|ULA|Mux39~11_combout\);

-- Location: LCCOMB_X68_Y22_N4
\PIP3|ULA|Mux39~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux39~12_combout\ = (\PIP3|MUX2|S[13]~11_combout\ & ((\PIP3|MUX1|S[13]~19_combout\ & ((\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\) # (\PIP3|ULA|Mux39~11_combout\))) # (!\PIP3|MUX1|S[13]~19_combout\ & ((!\PIP3|ULA|Mux39~11_combout\))))) # 
-- (!\PIP3|MUX2|S[13]~11_combout\ & ((\PIP3|MUX1|S[13]~19_combout\ & ((!\PIP3|ULA|Mux39~11_combout\))) # (!\PIP3|MUX1|S[13]~19_combout\ & (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & \PIP3|ULA|Mux39~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[13]~11_combout\,
	datab => \PIP3|MUX1|S[13]~19_combout\,
	datac => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datad => \PIP3|ULA|Mux39~11_combout\,
	combout => \PIP3|ULA|Mux39~12_combout\);

-- Location: LCCOMB_X68_Y22_N18
\PIP3|ULA|Mux39~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux39~13_combout\ = (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (\PIP3|ULA|Mux39~11_combout\ & (\PIP3|MUX2|S[13]~11_combout\ $ (\PIP3|MUX1|S[13]~19_combout\)))) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (\PIP3|ULA|Mux39~11_combout\ $ 
-- (((\PIP3|MUX2|S[13]~11_combout\ & \PIP3|MUX1|S[13]~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[13]~11_combout\,
	datab => \PIP3|MUX1|S[13]~19_combout\,
	datac => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datad => \PIP3|ULA|Mux39~11_combout\,
	combout => \PIP3|ULA|Mux39~13_combout\);

-- Location: LCCOMB_X68_Y22_N20
\PIP3|ULA|Mux39~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux39~14_combout\ = (\PIP3|EXMEM|ResultULA[14]~112_combout\ & (\PIP3|ULA|Mux39~12_combout\ $ (((\PIP3|EXMEM|ResultULA[14]~113_combout\ & !\PIP3|ULA|Mux39~13_combout\))))) # (!\PIP3|EXMEM|ResultULA[14]~112_combout\ & 
-- (!\PIP3|EXMEM|ResultULA[14]~113_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000101011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[14]~113_combout\,
	datab => \PIP3|EXMEM|ResultULA[14]~112_combout\,
	datac => \PIP3|ULA|Mux39~12_combout\,
	datad => \PIP3|ULA|Mux39~13_combout\,
	combout => \PIP3|ULA|Mux39~14_combout\);

-- Location: LCCOMB_X69_Y25_N26
\PIP3|ULA|ShiftRight0~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~77_combout\ = (\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftRight0~133_combout\))) # (!\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftRight0~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftRight0~76_combout\,
	datac => \PIP3|ULA|Add0~2_combout\,
	datad => \PIP3|ULA|ShiftRight0~133_combout\,
	combout => \PIP3|ULA|ShiftRight0~77_combout\);

-- Location: LCCOMB_X69_Y25_N22
\PIP3|ULA|ShiftRight0~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~107_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftRight0~130_combout\)) # (!\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftRight0~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~130_combout\,
	datab => \PIP3|ULA|Add0~2_combout\,
	datac => \PIP2|IDEX|OrigAALU~regout\,
	datad => \PIP3|ULA|ShiftRight0~67_combout\,
	combout => \PIP3|ULA|ShiftRight0~107_combout\);

-- Location: LCCOMB_X69_Y25_N4
\PIP3|ULA|ShiftRight0~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~108_combout\ = (\PIP3|ULA|Add0~4_combout\ & ((\PIP3|MUX2|S[31]~17_combout\) # ((\PIP3|ULA|ShiftRight0~107_combout\)))) # (!\PIP3|ULA|Add0~4_combout\ & (((\PIP3|ULA|ShiftRight0~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[31]~17_combout\,
	datab => \PIP3|ULA|ShiftRight0~77_combout\,
	datac => \PIP3|ULA|ShiftRight0~107_combout\,
	datad => \PIP3|ULA|Add0~4_combout\,
	combout => \PIP3|ULA|ShiftRight0~108_combout\);

-- Location: LCCOMB_X67_Y19_N6
\PIP3|ULA|Mux39~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux39~6_combout\ = (\PIP3|ULA|ShiftLeft0~79_combout\ & ((\PIP3|MUX1|S[3]~30_combout\ & (\PIP3|ULA|ShiftLeft0~90_combout\)) # (!\PIP3|MUX1|S[3]~30_combout\ & ((\PIP3|ULA|ShiftLeft0~121_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[3]~30_combout\,
	datab => \PIP3|ULA|ShiftLeft0~79_combout\,
	datac => \PIP3|ULA|ShiftLeft0~90_combout\,
	datad => \PIP3|ULA|ShiftLeft0~121_combout\,
	combout => \PIP3|ULA|Mux39~6_combout\);

-- Location: LCCOMB_X67_Y22_N6
\PIP3|ULA|Mux39~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux39~7_combout\ = (\PIP3|EXMEM|ResultULA[14]~110_combout\ & (\PIP3|EXMEM|ResultULA[14]~109_combout\ & ((\PIP3|ULA|ShiftRight0~124_combout\)))) # (!\PIP3|EXMEM|ResultULA[14]~110_combout\ & (((\PIP3|ULA|Mux39~6_combout\)) # 
-- (!\PIP3|EXMEM|ResultULA[14]~109_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[14]~110_combout\,
	datab => \PIP3|EXMEM|ResultULA[14]~109_combout\,
	datac => \PIP3|ULA|Mux39~6_combout\,
	datad => \PIP3|ULA|ShiftRight0~124_combout\,
	combout => \PIP3|ULA|Mux39~7_combout\);

-- Location: LCCOMB_X68_Y22_N28
\PIP3|ULA|Mux39~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux39~8_combout\ = (\PIP3|ULA|Mux39~7_combout\ & (((\PIP3|ULA|ShiftRight0~108_combout\) # (\PIP3|EXMEM|ResultULA[14]~108_combout\)))) # (!\PIP3|ULA|Mux39~7_combout\ & (\PIP3|ULA|ShiftRight0~140_combout\ & 
-- ((!\PIP3|EXMEM|ResultULA[14]~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~140_combout\,
	datab => \PIP3|ULA|ShiftRight0~108_combout\,
	datac => \PIP3|ULA|Mux39~7_combout\,
	datad => \PIP3|EXMEM|ResultULA[14]~108_combout\,
	combout => \PIP3|ULA|Mux39~8_combout\);

-- Location: LCCOMB_X68_Y22_N30
\PIP3|ULA|Mux39~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux39~15_combout\ = (\PIP3|EXMEM|ResultULA[14]~111_combout\ & ((\PIP3|ULA|Mux39~14_combout\ & (\PIP3|ULA|cout~39_combout\)) # (!\PIP3|ULA|Mux39~14_combout\ & ((\PIP3|ULA|Mux39~8_combout\))))) # (!\PIP3|EXMEM|ResultULA[14]~111_combout\ & 
-- (((\PIP3|ULA|Mux39~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[14]~111_combout\,
	datab => \PIP3|ULA|cout~39_combout\,
	datac => \PIP3|ULA|Mux39~14_combout\,
	datad => \PIP3|ULA|Mux39~8_combout\,
	combout => \PIP3|ULA|Mux39~15_combout\);

-- Location: LCCOMB_X68_Y22_N12
\PIP3|EXMEM|ResultULA[13]~reg0_Duplicate_1SLOAD_MUX\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[13]~reg0_Duplicate_1SLOAD_MUX_combout\ = (\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & ((\PIP3|ULA|Mux39~15_combout\))) # (!\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & (\PIP3|EXMEM|ResultULA[13]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\,
	datac => \PIP3|EXMEM|ResultULA[13]~5_combout\,
	datad => \PIP3|ULA|Mux39~15_combout\,
	combout => \PIP3|EXMEM|ResultULA[13]~reg0_Duplicate_1SLOAD_MUX_combout\);

-- Location: LCFF_X68_Y22_N13
\PIP3|EXMEM|ResultULA[13]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|EXMEM|ResultULA[13]~reg0_Duplicate_1SLOAD_MUX_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|ResultULA[13]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X77_Y21_N18
\PIP3|EXMEM|ResultULA[13]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[13]~65_combout\ = (\PIP3|EXMEM|ResultULA[13]~reg0_Duplicate_1_regout\) # (!\PIP3|EXMEM|ResultULA[0]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	datad => \PIP3|EXMEM|ResultULA[13]~reg0_Duplicate_1_regout\,
	combout => \PIP3|EXMEM|ResultULA[13]~65_combout\);

-- Location: LCFF_X80_Y21_N17
\PIP4|MEMWB|ResultULA[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP3|EXMEM|ResultULA[13]~65_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|ResultULA\(13));

-- Location: LCCOMB_X80_Y21_N16
\PIP5|WriData[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP5|WriData[13]~13_combout\ = (!\rst~combout\ & ((\PIP4|MEMWB|MemparaRegOUT~regout\ & ((\PIP4|MEMWB|ResultULA\(13)))) # (!\PIP4|MEMWB|MemparaRegOUT~regout\ & (\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(13),
	datab => \rst~combout\,
	datac => \PIP4|MEMWB|ResultULA\(13),
	datad => \PIP4|MEMWB|MemparaRegOUT~regout\,
	combout => \PIP5|WriData[13]~13_combout\);

-- Location: LCCOMB_X80_Y21_N4
\PIP2|DataEscrita[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|DataEscrita[13]~13_combout\ = (\PIP2|isJALout~3_combout\ & ((\PIP5|WriData[13]~13_combout\))) # (!\PIP2|isJALout~3_combout\ & (\PIP1|IFID|PC4OUT\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(13),
	datac => \PIP5|WriData[13]~13_combout\,
	datad => \PIP2|isJALout~3_combout\,
	combout => \PIP2|DataEscrita[13]~13_combout\);

-- Location: LCFF_X82_Y24_N11
\PIP2|BREG|regs[2][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[13]~13_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[2][13]~regout\);

-- Location: LCFF_X80_Y22_N21
\PIP2|BREG|regs[8][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[13]~13_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[8][13]~regout\);

-- Location: LCCOMB_X80_Y22_N20
\PIP2|BREG|Mux18~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux18~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[10][13]~regout\)) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[8][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[10][13]~regout\,
	datac => \PIP2|BREG|regs[8][13]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux18~14_combout\);

-- Location: LCCOMB_X86_Y26_N14
\PIP2|BREG|Mux18~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux18~15_combout\ = (\PIP2|BREG|Mux18~14_combout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|regs[2][13]~regout\ & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[2][13]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP2|BREG|Mux18~14_combout\,
	combout => \PIP2|BREG|Mux18~15_combout\);

-- Location: LCCOMB_X92_Y25_N30
\PIP2|BREG|regs[14][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[14][13]~feeder_combout\ = \PIP2|DataEscrita[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[13]~13_combout\,
	combout => \PIP2|BREG|regs[14][13]~feeder_combout\);

-- Location: LCFF_X92_Y25_N31
\PIP2|BREG|regs[14][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[14][13]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[14][13]~regout\);

-- Location: LCCOMB_X89_Y26_N26
\PIP2|BREG|Mux18~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux18~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|regs[6][13]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[4][13]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[4][13]~regout\,
	datab => \PIP2|BREG|regs[6][13]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux18~12_combout\);

-- Location: LCCOMB_X86_Y26_N0
\PIP2|BREG|Mux18~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux18~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux18~12_combout\ & ((\PIP2|BREG|regs[14][13]~regout\))) # (!\PIP2|BREG|Mux18~12_combout\ & (\PIP2|BREG|regs[12][13]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux18~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[12][13]~regout\,
	datab => \PIP2|BREG|regs[14][13]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux18~12_combout\,
	combout => \PIP2|BREG|Mux18~13_combout\);

-- Location: LCCOMB_X86_Y26_N20
\PIP2|BREG|Mux18~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux18~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)) # ((\PIP2|BREG|Mux18~13_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|Mux18~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|Mux18~15_combout\,
	datad => \PIP2|BREG|Mux18~13_combout\,
	combout => \PIP2|BREG|Mux18~16_combout\);

-- Location: LCFF_X83_Y26_N17
\PIP2|BREG|regs[11][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[13]~13_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[11][13]~regout\);

-- Location: LCCOMB_X81_Y26_N30
\PIP2|BREG|Mux18~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux18~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|regs[9][13]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|regs[1][13]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[1][13]~regout\,
	datab => \PIP2|BREG|regs[9][13]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux18~10_combout\);

-- Location: LCCOMB_X83_Y26_N6
\PIP2|BREG|Mux18~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux18~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux18~10_combout\ & ((\PIP2|BREG|regs[11][13]~regout\))) # (!\PIP2|BREG|Mux18~10_combout\ & (\PIP2|BREG|regs[3][13]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux18~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|regs[3][13]~regout\,
	datac => \PIP2|BREG|regs[11][13]~regout\,
	datad => \PIP2|BREG|Mux18~10_combout\,
	combout => \PIP2|BREG|Mux18~11_combout\);

-- Location: LCCOMB_X91_Y21_N8
\PIP2|BREG|Mux18~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux18~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux18~16_combout\ & (\PIP2|BREG|Mux18~18_combout\)) # (!\PIP2|BREG|Mux18~16_combout\ & ((\PIP2|BREG|Mux18~11_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux18~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux18~18_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|Mux18~16_combout\,
	datad => \PIP2|BREG|Mux18~11_combout\,
	combout => \PIP2|BREG|Mux18~19_combout\);

-- Location: LCCOMB_X93_Y24_N22
\PIP2|BREG|Mux18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux18~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[25][13]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[24][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[25][13]~regout\,
	datab => \PIP2|BREG|regs[24][13]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux18~2_combout\);

-- Location: LCCOMB_X93_Y24_N6
\PIP2|BREG|Mux18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux18~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux18~2_combout\ & (\PIP2|BREG|regs[29][13]~regout\)) # (!\PIP2|BREG|Mux18~2_combout\ & ((\PIP2|BREG|regs[28][13]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[29][13]~regout\,
	datab => \PIP2|BREG|regs[28][13]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux18~2_combout\,
	combout => \PIP2|BREG|Mux18~3_combout\);

-- Location: LCCOMB_X91_Y21_N20
\PIP2|BREG|Mux18~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux18~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)) # (\PIP2|BREG|Mux18~3_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|Mux18~5_combout\ & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux18~5_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP2|BREG|Mux18~3_combout\,
	combout => \PIP2|BREG|Mux18~6_combout\);

-- Location: LCCOMB_X91_Y18_N6
\PIP2|BREG|Mux18~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux18~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[27][13]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|regs[26][13]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[27][13]~regout\,
	datab => \PIP2|BREG|regs[26][13]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux18~7_combout\);

-- Location: LCCOMB_X90_Y19_N16
\PIP2|BREG|Mux18~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux18~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux18~7_combout\ & ((\PIP2|BREG|regs[31][13]~regout\))) # (!\PIP2|BREG|Mux18~7_combout\ & (\PIP2|BREG|regs[30][13]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux18~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[30][13]~regout\,
	datab => \PIP2|BREG|regs[31][13]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux18~7_combout\,
	combout => \PIP2|BREG|Mux18~8_combout\);

-- Location: LCCOMB_X91_Y21_N30
\PIP2|BREG|Mux18~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux18~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux18~6_combout\ & ((\PIP2|BREG|Mux18~8_combout\))) # (!\PIP2|BREG|Mux18~6_combout\ & (\PIP2|BREG|Mux18~1_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux18~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux18~1_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|Mux18~6_combout\,
	datad => \PIP2|BREG|Mux18~8_combout\,
	combout => \PIP2|BREG|Mux18~9_combout\);

-- Location: LCCOMB_X91_Y21_N26
\PIP2|BREG|Mux18~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux18~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & ((\PIP2|BREG|Mux18~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & (\PIP2|BREG|Mux18~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25),
	datac => \PIP2|BREG|Mux18~19_combout\,
	datad => \PIP2|BREG|Mux18~9_combout\,
	combout => \PIP2|BREG|Mux18~20_combout\);

-- Location: LCCOMB_X91_Y21_N10
\PIP2|IDEX|saida1[13]~reg0_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[13]~reg0_Duplicate_1feeder_combout\ = \PIP2|BREG|Mux18~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|BREG|Mux18~20_combout\,
	combout => \PIP2|IDEX|saida1[13]~reg0_Duplicate_1feeder_combout\);

-- Location: LCFF_X91_Y21_N11
\PIP2|IDEX|saida1[13]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida1[13]~reg0_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida1[13]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X77_Y21_N0
\PIP3|MUX1|S[13]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX1|S[13]~19_combout\ = (\PIP2|IDEX|isShift~regout\ & (\PIP2|IDEX|signImm\(13))) # (!\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|saida1[13]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|isShift~regout\,
	datab => \PIP2|IDEX|signImm\(13),
	datac => \PIP2|IDEX|saida1[13]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP3|MUX1|S[13]~19_combout\);

-- Location: LCCOMB_X70_Y21_N14
\PIP3|ULA|ShiftLeft0~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~75_combout\ = (\PIP3|MUX1|S[12]~20_combout\) # ((\PIP3|MUX1|S[14]~18_combout\) # ((\PIP3|MUX1|S[13]~19_combout\) # (\PIP3|MUX1|S[15]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[12]~20_combout\,
	datab => \PIP3|MUX1|S[14]~18_combout\,
	datac => \PIP3|MUX1|S[13]~19_combout\,
	datad => \PIP3|MUX1|S[15]~17_combout\,
	combout => \PIP3|ULA|ShiftLeft0~75_combout\);

-- Location: LCCOMB_X68_Y21_N24
\PIP3|ULA|ShiftLeft0~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~78_combout\ = (\PIP3|ULA|ShiftLeft0~75_combout\) # ((\PIP3|ULA|ShiftLeft0~77_combout\) # (\PIP3|ULA|ShiftLeft0~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft0~75_combout\,
	datac => \PIP3|ULA|ShiftLeft0~77_combout\,
	datad => \PIP3|ULA|ShiftLeft0~74_combout\,
	combout => \PIP3|ULA|ShiftLeft0~78_combout\);

-- Location: LCCOMB_X67_Y23_N20
\PIP3|ULA|Mux51~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux51~5_combout\ = (!\PIP3|ULA|ShiftLeft0~78_combout\ & ((\PIP3|MUX1|S[3]~30_combout\ & (\PIP3|ULA|ShiftRight1~62_combout\)) # (!\PIP3|MUX1|S[3]~30_combout\ & ((\PIP3|ULA|ShiftRight1~89_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[3]~30_combout\,
	datab => \PIP3|ULA|ShiftLeft0~78_combout\,
	datac => \PIP3|ULA|ShiftRight1~62_combout\,
	datad => \PIP3|ULA|ShiftRight1~89_combout\,
	combout => \PIP3|ULA|Mux51~5_combout\);

-- Location: LCCOMB_X66_Y22_N8
\PIP3|ULA|ShiftRight2~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~51_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftRight0~79_combout\)) # (!\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftRight0~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~79_combout\,
	datac => \PIP3|MUX1|S[1]~28_combout\,
	datad => \PIP3|ULA|ShiftRight0~73_combout\,
	combout => \PIP3|ULA|ShiftRight2~51_combout\);

-- Location: LCCOMB_X65_Y22_N28
\PIP3|ULA|Mux51~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux51~6_combout\ = (\PIP3|ULA|ShiftLeft0~83_combout\ & (((\PIP3|ULA|ShiftRight2~51_combout\) # (\PIP3|EXMEM|ResultULA[2]~96_combout\)))) # (!\PIP3|ULA|ShiftLeft0~83_combout\ & (\PIP3|ULA|ShiftRight0~72_combout\ & 
-- ((!\PIP3|EXMEM|ResultULA[2]~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~72_combout\,
	datab => \PIP3|ULA|ShiftLeft0~83_combout\,
	datac => \PIP3|ULA|ShiftRight2~51_combout\,
	datad => \PIP3|EXMEM|ResultULA[2]~96_combout\,
	combout => \PIP3|ULA|Mux51~6_combout\);

-- Location: LCCOMB_X65_Y22_N16
\PIP3|ULA|Mux51~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux51~7_combout\ = (\PIP3|EXMEM|ResultULA[2]~96_combout\ & ((\PIP3|ULA|Mux51~6_combout\ & (\PIP3|ULA|ShiftRight1~67_combout\)) # (!\PIP3|ULA|Mux51~6_combout\ & ((\PIP3|ULA|ShiftRight0~74_combout\))))) # (!\PIP3|EXMEM|ResultULA[2]~96_combout\ & 
-- (((\PIP3|ULA|Mux51~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight1~67_combout\,
	datab => \PIP3|EXMEM|ResultULA[2]~96_combout\,
	datac => \PIP3|ULA|ShiftRight0~74_combout\,
	datad => \PIP3|ULA|Mux51~6_combout\,
	combout => \PIP3|ULA|Mux51~7_combout\);

-- Location: LCCOMB_X68_Y24_N14
\PIP3|ULA|ShiftRight2~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~53_combout\ = (\PIP3|MUX1|S[3]~30_combout\ & ((\PIP3|MUX1|S[2]~29_combout\ & (\PIP2|IDEX|saida2[31]~63_combout\)) # (!\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|ULA|ShiftRight2~50_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[2]~29_combout\,
	datab => \PIP3|MUX1|S[3]~30_combout\,
	datac => \PIP2|IDEX|saida2[31]~63_combout\,
	datad => \PIP3|ULA|ShiftRight2~50_combout\,
	combout => \PIP3|ULA|ShiftRight2~53_combout\);

-- Location: LCCOMB_X68_Y25_N2
\PIP3|ULA|ShiftRight2~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~54_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|ShiftRight2~53_combout\) # ((!\PIP3|MUX1|S[3]~30_combout\ & \PIP3|ULA|ShiftRight1~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP3|MUX1|S[3]~30_combout\,
	datac => \PIP3|ULA|ShiftRight2~53_combout\,
	datad => \PIP3|ULA|ShiftRight1~65_combout\,
	combout => \PIP3|ULA|ShiftRight2~54_combout\);

-- Location: LCCOMB_X65_Y21_N10
\PIP3|ULA|ShiftRight2~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~70_combout\ = (\PIP3|ULA|ShiftRight2~54_combout\) # ((\PIP2|IDEX|OrigAALU~regout\ & \PIP2|IDEX|signImm\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP3|ULA|ShiftRight2~54_combout\,
	combout => \PIP3|ULA|ShiftRight2~70_combout\);

-- Location: LCCOMB_X65_Y21_N30
\PIP3|ULA|Mux51~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux51~8_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & ((\PIP3|ULA|ShiftLeft2~6_combout\) # ((\PIP3|EXMEM|ResultULA[2]~97_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & (((!\PIP3|EXMEM|ResultULA[2]~97_combout\ & \PIP3|ULA|ShiftRight2~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft2~6_combout\,
	datab => \PIP3|MUX1|S[31]~0_combout\,
	datac => \PIP3|EXMEM|ResultULA[2]~97_combout\,
	datad => \PIP3|ULA|ShiftRight2~70_combout\,
	combout => \PIP3|ULA|Mux51~8_combout\);

-- Location: LCCOMB_X65_Y21_N12
\PIP3|ULA|Mux51~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux51~9_combout\ = (\PIP3|EXMEM|ResultULA[2]~97_combout\ & ((\PIP3|ULA|Mux51~8_combout\ & ((\PIP3|MUX2|S[0]~0_combout\))) # (!\PIP3|ULA|Mux51~8_combout\ & (\PIP3|MUX2|S[31]~1_combout\)))) # (!\PIP3|EXMEM|ResultULA[2]~97_combout\ & 
-- (((\PIP3|ULA|Mux51~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[31]~1_combout\,
	datab => \PIP3|MUX2|S[0]~0_combout\,
	datac => \PIP3|EXMEM|ResultULA[2]~97_combout\,
	datad => \PIP3|ULA|Mux51~8_combout\,
	combout => \PIP3|ULA|Mux51~9_combout\);

-- Location: LCCOMB_X65_Y21_N22
\PIP3|ULA|Mux51~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux51~10_combout\ = (\PIP3|EXMEM|ResultULA[2]~93_combout\ & (!\PIP3|EXMEM|ResultULA[2]~94_combout\)) # (!\PIP3|EXMEM|ResultULA[2]~93_combout\ & ((\PIP3|EXMEM|ResultULA[2]~94_combout\ & (\PIP3|ULA|Mux51~7_combout\)) # 
-- (!\PIP3|EXMEM|ResultULA[2]~94_combout\ & ((\PIP3|ULA|Mux51~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[2]~93_combout\,
	datab => \PIP3|EXMEM|ResultULA[2]~94_combout\,
	datac => \PIP3|ULA|Mux51~7_combout\,
	datad => \PIP3|ULA|Mux51~9_combout\,
	combout => \PIP3|ULA|Mux51~10_combout\);

-- Location: LCCOMB_X66_Y23_N6
\PIP3|ULA|Mux51~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux51~11_combout\ = (\PIP3|EXMEM|ResultULA[2]~95_combout\ & ((\PIP3|ULA|Mux51~10_combout\ & (\PIP3|ULA|Mux51~5_combout\)) # (!\PIP3|ULA|Mux51~10_combout\ & ((\PIP3|ULA|ShiftLeft1~16_combout\))))) # (!\PIP3|EXMEM|ResultULA[2]~95_combout\ & 
-- (((\PIP3|ULA|Mux51~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[2]~95_combout\,
	datab => \PIP3|ULA|Mux51~5_combout\,
	datac => \PIP3|ULA|ShiftLeft1~16_combout\,
	datad => \PIP3|ULA|Mux51~10_combout\,
	combout => \PIP3|ULA|Mux51~11_combout\);

-- Location: LCCOMB_X62_Y19_N4
\PIP3|ULA|Mux51~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux51~16_combout\ = (\PIP3|EXMEM|ResultULA[2]~84_combout\ & (((!\PIP3|EXMEM|ResultULA[2]~91_combout\)))) # (!\PIP3|EXMEM|ResultULA[2]~84_combout\ & ((\PIP3|EXMEM|ResultULA[2]~91_combout\ & ((\PIP3|ULA|Mux51~11_combout\))) # 
-- (!\PIP3|EXMEM|ResultULA[2]~91_combout\ & (\PIP3|ULA|Mux51~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux51~15_combout\,
	datab => \PIP3|EXMEM|ResultULA[2]~84_combout\,
	datac => \PIP3|EXMEM|ResultULA[2]~91_combout\,
	datad => \PIP3|ULA|Mux51~11_combout\,
	combout => \PIP3|ULA|Mux51~16_combout\);

-- Location: LCCOMB_X62_Y19_N30
\PIP3|ULA|Mux51~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux51~4_combout\ = (!\PIP3|MUX1|S[3]~30_combout\ & (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & !\PIP3|MUX2|S[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[3]~30_combout\,
	datac => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datad => \PIP3|MUX2|S[3]~2_combout\,
	combout => \PIP3|ULA|Mux51~4_combout\);

-- Location: LCCOMB_X62_Y19_N22
\PIP3|ULA|Mux51\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux51~combout\ = (\PIP3|EXMEM|ResultULA[2]~92_combout\ & ((\PIP3|ULA|Mux51~16_combout\ & ((\PIP3|ULA|Mux51~4_combout\))) # (!\PIP3|ULA|Mux51~16_combout\ & (\PIP3|ULA|Mux51~3_combout\)))) # (!\PIP3|EXMEM|ResultULA[2]~92_combout\ & 
-- (((\PIP3|ULA|Mux51~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux51~3_combout\,
	datab => \PIP3|EXMEM|ResultULA[2]~92_combout\,
	datac => \PIP3|ULA|Mux51~16_combout\,
	datad => \PIP3|ULA|Mux51~4_combout\,
	combout => \PIP3|ULA|Mux51~combout\);

-- Location: LCFF_X62_Y19_N23
\PIP3|EXMEM|ResultULA[3]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|ULA|Mux51~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|ResultULA[3]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X77_Y19_N26
\PIP3|EXMEM|ResultULA[3]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[3]~55_combout\ = (\PIP3|EXMEM|ResultULA[3]~reg0_Duplicate_1_regout\) # (!\PIP3|EXMEM|ResultULA[0]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	datad => \PIP3|EXMEM|ResultULA[3]~reg0_Duplicate_1_regout\,
	combout => \PIP3|EXMEM|ResultULA[3]~55_combout\);

-- Location: LCFF_X85_Y19_N17
\PIP4|MEMWB|ResultULA[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP3|EXMEM|ResultULA[4]~56_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|ResultULA\(4));

-- Location: LCCOMB_X85_Y19_N16
\PIP5|WriData[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP5|WriData[4]~4_combout\ = (!\rst~combout\ & ((\PIP4|MEMWB|MemparaRegOUT~regout\ & ((\PIP4|MEMWB|ResultULA\(4)))) # (!\PIP4|MEMWB|MemparaRegOUT~regout\ & (\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP4|MEMWB|MemparaRegOUT~regout\,
	datab => \PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(4),
	datac => \PIP4|MEMWB|ResultULA\(4),
	datad => \rst~combout\,
	combout => \PIP5|WriData[4]~4_combout\);

-- Location: LCCOMB_X80_Y18_N0
\PIP2|DataEscrita[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|DataEscrita[4]~4_combout\ = (\PIP2|isJALout~3_combout\ & ((\PIP5|WriData[4]~4_combout\))) # (!\PIP2|isJALout~3_combout\ & (\PIP1|IFID|PC4OUT\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|isJALout~3_combout\,
	datac => \PIP1|IFID|PC4OUT\(4),
	datad => \PIP5|WriData[4]~4_combout\,
	combout => \PIP2|DataEscrita[4]~4_combout\);

-- Location: LCCOMB_X87_Y19_N20
\PIP2|BREG|regs[22][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[22][4]~feeder_combout\ = \PIP2|DataEscrita[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[4]~4_combout\,
	combout => \PIP2|BREG|regs[22][4]~feeder_combout\);

-- Location: LCFF_X87_Y19_N21
\PIP2|BREG|regs[22][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[22][4]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[22][4]~regout\);

-- Location: LCCOMB_X86_Y18_N12
\PIP2|BREG|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux27~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[19][4]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[18][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP2|BREG|regs[18][4]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP2|BREG|regs[19][4]~regout\,
	combout => \PIP2|BREG|Mux27~0_combout\);

-- Location: LCCOMB_X86_Y18_N6
\PIP2|BREG|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux27~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux27~0_combout\ & (\PIP2|BREG|regs[23][4]~regout\)) # (!\PIP2|BREG|Mux27~0_combout\ & ((\PIP2|BREG|regs[22][4]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[23][4]~regout\,
	datab => \PIP2|BREG|regs[22][4]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux27~0_combout\,
	combout => \PIP2|BREG|Mux27~1_combout\);

-- Location: LCCOMB_X94_Y24_N24
\PIP2|BREG|Mux27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux27~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[17][4]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[16][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[16][4]~regout\,
	datab => \PIP2|BREG|regs[17][4]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux27~4_combout\);

-- Location: LCCOMB_X90_Y24_N14
\PIP2|BREG|Mux27~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux27~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux27~4_combout\ & ((\PIP2|BREG|regs[21][4]~regout\))) # (!\PIP2|BREG|Mux27~4_combout\ & (\PIP2|BREG|regs[20][4]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux27~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[20][4]~regout\,
	datab => \PIP2|BREG|regs[21][4]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux27~4_combout\,
	combout => \PIP2|BREG|Mux27~5_combout\);

-- Location: LCCOMB_X93_Y24_N20
\PIP2|BREG|regs[29][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[29][4]~feeder_combout\ = \PIP2|DataEscrita[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[4]~4_combout\,
	combout => \PIP2|BREG|regs[29][4]~feeder_combout\);

-- Location: LCFF_X93_Y24_N21
\PIP2|BREG|regs[29][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[29][4]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[29][4]~regout\);

-- Location: LCFF_X94_Y22_N11
\PIP2|BREG|regs[28][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[4]~4_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[28][4]~regout\);

-- Location: LCCOMB_X93_Y18_N4
\PIP2|BREG|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux27~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|regs[28][4]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|regs[24][4]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[24][4]~regout\,
	datab => \PIP2|BREG|regs[28][4]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux27~2_combout\);

-- Location: LCCOMB_X93_Y24_N26
\PIP2|BREG|Mux27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux27~3_combout\ = (\PIP2|BREG|Mux27~2_combout\ & (((\PIP2|BREG|regs[29][4]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP2|BREG|Mux27~2_combout\ & (\PIP2|BREG|regs[25][4]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[25][4]~regout\,
	datab => \PIP2|BREG|regs[29][4]~regout\,
	datac => \PIP2|BREG|Mux27~2_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux27~3_combout\);

-- Location: LCCOMB_X90_Y24_N4
\PIP2|BREG|Mux27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux27~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux27~3_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|Mux27~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP2|BREG|Mux27~5_combout\,
	datad => \PIP2|BREG|Mux27~3_combout\,
	combout => \PIP2|BREG|Mux27~6_combout\);

-- Location: LCCOMB_X82_Y24_N14
\PIP2|BREG|Mux27~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux27~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux27~6_combout\ & (\PIP2|BREG|Mux27~8_combout\)) # (!\PIP2|BREG|Mux27~6_combout\ & ((\PIP2|BREG|Mux27~1_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux27~8_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|Mux27~1_combout\,
	datad => \PIP2|BREG|Mux27~6_combout\,
	combout => \PIP2|BREG|Mux27~9_combout\);

-- Location: LCFF_X81_Y21_N17
\PIP2|BREG|regs[11][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[4]~4_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[11][4]~regout\);

-- Location: LCCOMB_X83_Y24_N8
\PIP2|BREG|Mux27~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux27~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|regs[9][4]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|regs[1][4]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[1][4]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP2|BREG|regs[9][4]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux27~10_combout\);

-- Location: LCCOMB_X79_Y24_N28
\PIP2|BREG|regs[3][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[3][4]~feeder_combout\ = \PIP2|DataEscrita[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[4]~4_combout\,
	combout => \PIP2|BREG|regs[3][4]~feeder_combout\);

-- Location: LCFF_X79_Y24_N29
\PIP2|BREG|regs[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[3][4]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[3][4]~regout\);

-- Location: LCCOMB_X83_Y24_N30
\PIP2|BREG|Mux27~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux27~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux27~10_combout\ & (\PIP2|BREG|regs[11][4]~regout\)) # (!\PIP2|BREG|Mux27~10_combout\ & ((\PIP2|BREG|regs[3][4]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux27~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|regs[11][4]~regout\,
	datac => \PIP2|BREG|Mux27~10_combout\,
	datad => \PIP2|BREG|regs[3][4]~regout\,
	combout => \PIP2|BREG|Mux27~11_combout\);

-- Location: LCFF_X87_Y24_N29
\PIP2|BREG|regs[14][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[4]~4_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[14][4]~regout\);

-- Location: LCCOMB_X87_Y27_N2
\PIP2|BREG|regs[6][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[6][4]~feeder_combout\ = \PIP2|DataEscrita[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[4]~4_combout\,
	combout => \PIP2|BREG|regs[6][4]~feeder_combout\);

-- Location: LCFF_X87_Y27_N3
\PIP2|BREG|regs[6][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[6][4]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[6][4]~regout\);

-- Location: LCCOMB_X87_Y27_N24
\PIP2|BREG|Mux27~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux27~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[6][4]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[4][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[4][4]~regout\,
	datab => \PIP2|BREG|regs[6][4]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux27~12_combout\);

-- Location: LCCOMB_X87_Y24_N22
\PIP2|BREG|Mux27~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux27~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux27~12_combout\ & ((\PIP2|BREG|regs[14][4]~regout\))) # (!\PIP2|BREG|Mux27~12_combout\ & (\PIP2|BREG|regs[12][4]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux27~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[12][4]~regout\,
	datab => \PIP2|BREG|regs[14][4]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux27~12_combout\,
	combout => \PIP2|BREG|Mux27~13_combout\);

-- Location: LCCOMB_X80_Y24_N12
\PIP2|BREG|regs[10][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[10][4]~feeder_combout\ = \PIP2|DataEscrita[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[4]~4_combout\,
	combout => \PIP2|BREG|regs[10][4]~feeder_combout\);

-- Location: LCFF_X80_Y24_N13
\PIP2|BREG|regs[10][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[10][4]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[10][4]~regout\);

-- Location: LCCOMB_X80_Y24_N30
\PIP2|BREG|Mux27~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux27~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[10][4]~regout\))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[8][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[8][4]~regout\,
	datac => \PIP2|BREG|regs[10][4]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux27~14_combout\);

-- Location: LCCOMB_X82_Y24_N22
\PIP2|BREG|Mux27~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux27~15_combout\ = (\PIP2|BREG|Mux27~14_combout\) # ((\PIP2|BREG|regs[2][4]~regout\ & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[2][4]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux27~14_combout\,
	combout => \PIP2|BREG|Mux27~15_combout\);

-- Location: LCCOMB_X82_Y24_N8
\PIP2|BREG|Mux27~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux27~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|Mux27~13_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux27~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|Mux27~13_combout\,
	datad => \PIP2|BREG|Mux27~15_combout\,
	combout => \PIP2|BREG|Mux27~16_combout\);

-- Location: LCCOMB_X93_Y26_N2
\PIP2|BREG|regs[7][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[7][4]~feeder_combout\ = \PIP2|DataEscrita[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[4]~4_combout\,
	combout => \PIP2|BREG|regs[7][4]~feeder_combout\);

-- Location: LCFF_X93_Y26_N3
\PIP2|BREG|regs[7][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[7][4]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[7][4]~regout\);

-- Location: LCCOMB_X93_Y27_N16
\PIP2|BREG|regs[5][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[5][4]~feeder_combout\ = \PIP2|DataEscrita[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[4]~4_combout\,
	combout => \PIP2|BREG|regs[5][4]~feeder_combout\);

-- Location: LCFF_X93_Y27_N17
\PIP2|BREG|regs[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[5][4]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[5][4]~regout\);

-- Location: LCCOMB_X93_Y26_N12
\PIP2|BREG|Mux27~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux27~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[7][4]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[5][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[7][4]~regout\,
	datac => \PIP2|BREG|regs[5][4]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux27~17_combout\);

-- Location: LCCOMB_X86_Y22_N26
\PIP2|BREG|Mux27~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux27~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux27~17_combout\ & (\PIP2|BREG|regs[15][4]~regout\)) # (!\PIP2|BREG|Mux27~17_combout\ & ((\PIP2|BREG|regs[13][4]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux27~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[15][4]~regout\,
	datac => \PIP2|BREG|regs[13][4]~regout\,
	datad => \PIP2|BREG|Mux27~17_combout\,
	combout => \PIP2|BREG|Mux27~18_combout\);

-- Location: LCCOMB_X82_Y24_N2
\PIP2|BREG|Mux27~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux27~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux27~16_combout\ & ((\PIP2|BREG|Mux27~18_combout\))) # (!\PIP2|BREG|Mux27~16_combout\ & (\PIP2|BREG|Mux27~11_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux27~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP2|BREG|Mux27~11_combout\,
	datac => \PIP2|BREG|Mux27~16_combout\,
	datad => \PIP2|BREG|Mux27~18_combout\,
	combout => \PIP2|BREG|Mux27~19_combout\);

-- Location: LCCOMB_X82_Y24_N12
\PIP2|BREG|Mux27~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux27~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & (\PIP2|BREG|Mux27~9_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & ((\PIP2|BREG|Mux27~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25),
	datac => \PIP2|BREG|Mux27~9_combout\,
	datad => \PIP2|BREG|Mux27~19_combout\,
	combout => \PIP2|BREG|Mux27~20_combout\);

-- Location: LCFF_X71_Y21_N11
\PIP2|IDEX|saida1[4]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP2|BREG|Mux27~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida1[4]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X71_Y21_N10
\PIP3|MUX1|S[4]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX1|S[4]~31_combout\ = (\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|signImm\(4))))) # (!\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|saida1[4]~reg0_Duplicate_1_regout\)) # (!\PIP2|IDEX|saida2[5]~en_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datab => \PIP2|IDEX|isShift~regout\,
	datac => \PIP2|IDEX|saida1[4]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|signImm\(4),
	combout => \PIP3|MUX1|S[4]~31_combout\);

-- Location: LCCOMB_X70_Y25_N28
\PIP3|ULA|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Add0~12_combout\ = (\PIP3|MUX1|S[6]~26_combout\ & (!\PIP3|ULA|Add0~11\ & VCC)) # (!\PIP3|MUX1|S[6]~26_combout\ & (\PIP3|ULA|Add0~11\ $ (GND)))
-- \PIP3|ULA|Add0~13\ = CARRY((!\PIP3|MUX1|S[6]~26_combout\ & !\PIP3|ULA|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[6]~26_combout\,
	datad => VCC,
	cin => \PIP3|ULA|Add0~11\,
	combout => \PIP3|ULA|Add0~12_combout\,
	cout => \PIP3|ULA|Add0~13\);

-- Location: LCCOMB_X70_Y25_N30
\PIP3|ULA|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Add0~14_combout\ = (\PIP3|MUX1|S[7]~25_combout\ & ((\PIP3|ULA|Add0~13\) # (GND))) # (!\PIP3|MUX1|S[7]~25_combout\ & (!\PIP3|ULA|Add0~13\))
-- \PIP3|ULA|Add0~15\ = CARRY((\PIP3|MUX1|S[7]~25_combout\) # (!\PIP3|ULA|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[7]~25_combout\,
	datad => VCC,
	cin => \PIP3|ULA|Add0~13\,
	combout => \PIP3|ULA|Add0~14_combout\,
	cout => \PIP3|ULA|Add0~15\);

-- Location: LCCOMB_X70_Y24_N0
\PIP3|ULA|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Add0~16_combout\ = (\PIP3|MUX1|S[8]~24_combout\ & (!\PIP3|ULA|Add0~15\ & VCC)) # (!\PIP3|MUX1|S[8]~24_combout\ & (\PIP3|ULA|Add0~15\ $ (GND)))
-- \PIP3|ULA|Add0~17\ = CARRY((!\PIP3|MUX1|S[8]~24_combout\ & !\PIP3|ULA|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[8]~24_combout\,
	datad => VCC,
	cin => \PIP3|ULA|Add0~15\,
	combout => \PIP3|ULA|Add0~16_combout\,
	cout => \PIP3|ULA|Add0~17\);

-- Location: LCCOMB_X70_Y24_N2
\PIP3|ULA|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Add0~18_combout\ = (\PIP3|MUX1|S[9]~23_combout\ & ((\PIP3|ULA|Add0~17\) # (GND))) # (!\PIP3|MUX1|S[9]~23_combout\ & (!\PIP3|ULA|Add0~17\))
-- \PIP3|ULA|Add0~19\ = CARRY((\PIP3|MUX1|S[9]~23_combout\) # (!\PIP3|ULA|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[9]~23_combout\,
	datad => VCC,
	cin => \PIP3|ULA|Add0~17\,
	combout => \PIP3|ULA|Add0~18_combout\,
	cout => \PIP3|ULA|Add0~19\);

-- Location: LCCOMB_X70_Y24_N6
\PIP3|ULA|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Add0~22_combout\ = (\PIP3|MUX1|S[11]~21_combout\ & ((\PIP3|ULA|Add0~21\) # (GND))) # (!\PIP3|MUX1|S[11]~21_combout\ & (!\PIP3|ULA|Add0~21\))
-- \PIP3|ULA|Add0~23\ = CARRY((\PIP3|MUX1|S[11]~21_combout\) # (!\PIP3|ULA|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[11]~21_combout\,
	datad => VCC,
	cin => \PIP3|ULA|Add0~21\,
	combout => \PIP3|ULA|Add0~22_combout\,
	cout => \PIP3|ULA|Add0~23\);

-- Location: LCCOMB_X70_Y24_N8
\PIP3|ULA|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Add0~24_combout\ = (\PIP3|MUX1|S[12]~20_combout\ & (!\PIP3|ULA|Add0~23\ & VCC)) # (!\PIP3|MUX1|S[12]~20_combout\ & (\PIP3|ULA|Add0~23\ $ (GND)))
-- \PIP3|ULA|Add0~25\ = CARRY((!\PIP3|MUX1|S[12]~20_combout\ & !\PIP3|ULA|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[12]~20_combout\,
	datad => VCC,
	cin => \PIP3|ULA|Add0~23\,
	combout => \PIP3|ULA|Add0~24_combout\,
	cout => \PIP3|ULA|Add0~25\);

-- Location: LCCOMB_X69_Y24_N0
\PIP3|ULA|ShiftRight0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~43_combout\ = (\PIP3|ULA|Add0~20_combout\) # ((\PIP3|ULA|Add0~24_combout\) # ((\PIP3|ULA|Add0~22_combout\) # (\PIP3|ULA|Add0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~20_combout\,
	datab => \PIP3|ULA|Add0~24_combout\,
	datac => \PIP3|ULA|Add0~22_combout\,
	datad => \PIP3|ULA|Add0~18_combout\,
	combout => \PIP3|ULA|ShiftRight0~43_combout\);

-- Location: LCCOMB_X70_Y25_N4
\PIP3|ULA|ShiftRight0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~42_combout\ = (\PIP3|ULA|Add0~10_combout\) # ((\PIP3|ULA|Add0~12_combout\) # ((\PIP3|ULA|Add0~14_combout\) # (\PIP3|ULA|Add0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~10_combout\,
	datab => \PIP3|ULA|Add0~12_combout\,
	datac => \PIP3|ULA|Add0~14_combout\,
	datad => \PIP3|ULA|Add0~16_combout\,
	combout => \PIP3|ULA|ShiftRight0~42_combout\);

-- Location: LCCOMB_X70_Y24_N18
\PIP3|ULA|Add0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Add0~34_combout\ = (\PIP3|MUX1|S[17]~15_combout\ & ((\PIP3|ULA|Add0~33\) # (GND))) # (!\PIP3|MUX1|S[17]~15_combout\ & (!\PIP3|ULA|Add0~33\))
-- \PIP3|ULA|Add0~35\ = CARRY((\PIP3|MUX1|S[17]~15_combout\) # (!\PIP3|ULA|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[17]~15_combout\,
	datad => VCC,
	cin => \PIP3|ULA|Add0~33\,
	combout => \PIP3|ULA|Add0~34_combout\,
	cout => \PIP3|ULA|Add0~35\);

-- Location: LCCOMB_X70_Y24_N20
\PIP3|ULA|Add0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Add0~36_combout\ = (\PIP3|MUX1|S[18]~14_combout\ & (!\PIP3|ULA|Add0~35\ & VCC)) # (!\PIP3|MUX1|S[18]~14_combout\ & (\PIP3|ULA|Add0~35\ $ (GND)))
-- \PIP3|ULA|Add0~37\ = CARRY((!\PIP3|MUX1|S[18]~14_combout\ & !\PIP3|ULA|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[18]~14_combout\,
	datad => VCC,
	cin => \PIP3|ULA|Add0~35\,
	combout => \PIP3|ULA|Add0~36_combout\,
	cout => \PIP3|ULA|Add0~37\);

-- Location: LCCOMB_X70_Y24_N24
\PIP3|ULA|Add0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Add0~40_combout\ = (\PIP3|MUX1|S[20]~12_combout\ & (!\PIP3|ULA|Add0~39\ & VCC)) # (!\PIP3|MUX1|S[20]~12_combout\ & (\PIP3|ULA|Add0~39\ $ (GND)))
-- \PIP3|ULA|Add0~41\ = CARRY((!\PIP3|MUX1|S[20]~12_combout\ & !\PIP3|ULA|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[20]~12_combout\,
	datad => VCC,
	cin => \PIP3|ULA|Add0~39\,
	combout => \PIP3|ULA|Add0~40_combout\,
	cout => \PIP3|ULA|Add0~41\);

-- Location: LCCOMB_X69_Y24_N28
\PIP3|ULA|ShiftRight0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~45_combout\ = (\PIP3|ULA|Add0~38_combout\) # ((\PIP3|ULA|Add0~40_combout\) # ((\PIP3|ULA|Add0~34_combout\) # (\PIP3|ULA|Add0~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~38_combout\,
	datab => \PIP3|ULA|Add0~40_combout\,
	datac => \PIP3|ULA|Add0~34_combout\,
	datad => \PIP3|ULA|Add0~36_combout\,
	combout => \PIP3|ULA|ShiftRight0~45_combout\);

-- Location: LCCOMB_X69_Y24_N22
\PIP3|ULA|ShiftRight0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~46_combout\ = (\PIP3|ULA|ShiftRight0~44_combout\) # ((\PIP3|ULA|ShiftRight0~43_combout\) # ((\PIP3|ULA|ShiftRight0~42_combout\) # (\PIP3|ULA|ShiftRight0~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~44_combout\,
	datab => \PIP3|ULA|ShiftRight0~43_combout\,
	datac => \PIP3|ULA|ShiftRight0~42_combout\,
	datad => \PIP3|ULA|ShiftRight0~45_combout\,
	combout => \PIP3|ULA|ShiftRight0~46_combout\);

-- Location: LCCOMB_X70_Y23_N2
\PIP3|ULA|Add0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Add0~50_combout\ = (\PIP3|MUX1|S[25]~7_combout\ & ((\PIP3|ULA|Add0~49\) # (GND))) # (!\PIP3|MUX1|S[25]~7_combout\ & (!\PIP3|ULA|Add0~49\))
-- \PIP3|ULA|Add0~51\ = CARRY((\PIP3|MUX1|S[25]~7_combout\) # (!\PIP3|ULA|Add0~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[25]~7_combout\,
	datad => VCC,
	cin => \PIP3|ULA|Add0~49\,
	combout => \PIP3|ULA|Add0~50_combout\,
	cout => \PIP3|ULA|Add0~51\);

-- Location: LCCOMB_X70_Y23_N4
\PIP3|ULA|Add0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Add0~52_combout\ = (\PIP3|MUX1|S[26]~6_combout\ & (!\PIP3|ULA|Add0~51\ & VCC)) # (!\PIP3|MUX1|S[26]~6_combout\ & (\PIP3|ULA|Add0~51\ $ (GND)))
-- \PIP3|ULA|Add0~53\ = CARRY((!\PIP3|MUX1|S[26]~6_combout\ & !\PIP3|ULA|Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[26]~6_combout\,
	datad => VCC,
	cin => \PIP3|ULA|Add0~51\,
	combout => \PIP3|ULA|Add0~52_combout\,
	cout => \PIP3|ULA|Add0~53\);

-- Location: LCCOMB_X70_Y23_N8
\PIP3|ULA|Add0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Add0~56_combout\ = (\PIP3|MUX1|S[28]~4_combout\ & (!\PIP3|ULA|Add0~55\ & VCC)) # (!\PIP3|MUX1|S[28]~4_combout\ & (\PIP3|ULA|Add0~55\ $ (GND)))
-- \PIP3|ULA|Add0~57\ = CARRY((!\PIP3|MUX1|S[28]~4_combout\ & !\PIP3|ULA|Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[28]~4_combout\,
	datad => VCC,
	cin => \PIP3|ULA|Add0~55\,
	combout => \PIP3|ULA|Add0~56_combout\,
	cout => \PIP3|ULA|Add0~57\);

-- Location: LCCOMB_X70_Y23_N30
\PIP3|ULA|ShiftRight0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~48_combout\ = (\PIP3|ULA|Add0~54_combout\) # ((\PIP3|ULA|Add0~56_combout\) # ((\PIP3|ULA|Add0~52_combout\) # (\PIP3|ULA|Add0~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~54_combout\,
	datab => \PIP3|ULA|Add0~56_combout\,
	datac => \PIP3|ULA|Add0~52_combout\,
	datad => \PIP3|ULA|Add0~50_combout\,
	combout => \PIP3|ULA|ShiftRight0~48_combout\);

-- Location: LCCOMB_X70_Y23_N10
\PIP3|ULA|Add0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Add0~58_combout\ = (\PIP3|MUX1|S[29]~3_combout\ & ((\PIP3|ULA|Add0~57\) # (GND))) # (!\PIP3|MUX1|S[29]~3_combout\ & (!\PIP3|ULA|Add0~57\))
-- \PIP3|ULA|Add0~59\ = CARRY((\PIP3|MUX1|S[29]~3_combout\) # (!\PIP3|ULA|Add0~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[29]~3_combout\,
	datad => VCC,
	cin => \PIP3|ULA|Add0~57\,
	combout => \PIP3|ULA|Add0~58_combout\,
	cout => \PIP3|ULA|Add0~59\);

-- Location: LCCOMB_X70_Y23_N14
\PIP3|ULA|Add0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Add0~62_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & ((\PIP3|ULA|Add0~61\) # (GND))) # (!\PIP3|MUX1|S[31]~0_combout\ & (!\PIP3|ULA|Add0~61\))
-- \PIP3|ULA|Add0~63\ = CARRY((\PIP3|MUX1|S[31]~0_combout\) # (!\PIP3|ULA|Add0~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[31]~0_combout\,
	datad => VCC,
	cin => \PIP3|ULA|Add0~61\,
	combout => \PIP3|ULA|Add0~62_combout\,
	cout => \PIP3|ULA|Add0~63\);

-- Location: LCCOMB_X70_Y23_N16
\PIP3|ULA|Add0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Add0~64_combout\ = \PIP3|ULA|Add0~63\ $ (\PIP3|MUX1|S[31]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \PIP3|MUX1|S[31]~0_combout\,
	cin => \PIP3|ULA|Add0~63\,
	combout => \PIP3|ULA|Add0~64_combout\);

-- Location: LCCOMB_X70_Y23_N28
\PIP3|ULA|ShiftRight0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~49_combout\ = (\PIP3|ULA|Add0~60_combout\) # ((\PIP3|ULA|Add0~62_combout\) # ((\PIP3|ULA|Add0~64_combout\) # (\PIP3|ULA|Add0~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~60_combout\,
	datab => \PIP3|ULA|Add0~62_combout\,
	datac => \PIP3|ULA|Add0~64_combout\,
	datad => \PIP3|ULA|Add0~58_combout\,
	combout => \PIP3|ULA|ShiftRight0~49_combout\);

-- Location: LCCOMB_X69_Y24_N26
\PIP3|ULA|ShiftRight0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~50_combout\ = (\PIP3|ULA|ShiftRight0~47_combout\) # ((\PIP3|ULA|ShiftRight0~46_combout\) # ((\PIP3|ULA|ShiftRight0~48_combout\) # (\PIP3|ULA|ShiftRight0~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~47_combout\,
	datab => \PIP3|ULA|ShiftRight0~46_combout\,
	datac => \PIP3|ULA|ShiftRight0~48_combout\,
	datad => \PIP3|ULA|ShiftRight0~49_combout\,
	combout => \PIP3|ULA|ShiftRight0~50_combout\);

-- Location: LCCOMB_X62_Y19_N14
\PIP3|EXMEM|ResultULA[2]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[2]~92_combout\ = (\PIP3|EXMEM|ResultULA[2]~84_combout\ & (((!\PIP3|ULA|ShiftRight0~50_combout\) # (!\PIP3|EXMEM|ResultULA[2]~88_combout\)) # (!\PIP3|EXMEM|ResultULA[2]~91_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[2]~91_combout\,
	datab => \PIP3|EXMEM|ResultULA[2]~88_combout\,
	datac => \PIP3|EXMEM|ResultULA[2]~84_combout\,
	datad => \PIP3|ULA|ShiftRight0~50_combout\,
	combout => \PIP3|EXMEM|ResultULA[2]~92_combout\);

-- Location: LCCOMB_X65_Y22_N14
\PIP3|EXMEM|ResultULA[2]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[2]~86_combout\ = (\PIP3|ULA|Add0~6_combout\) # ((\PIP3|ULA|Add0~2_combout\ & !\PIP3|ULA|Add0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|Add0~2_combout\,
	datac => \PIP3|ULA|Add0~4_combout\,
	datad => \PIP3|ULA|Add0~6_combout\,
	combout => \PIP3|EXMEM|ResultULA[2]~86_combout\);

-- Location: LCCOMB_X70_Y25_N6
\PIP3|ULA|ShiftRight2~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~28_combout\ = (\PIP3|MUX1|S[0]~1_combout\ & ((\PIP3|MUX2|S[5]~7_combout\))) # (!\PIP3|MUX1|S[0]~1_combout\ & (\PIP3|MUX2|S[4]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[4]~8_combout\,
	datac => \PIP3|MUX2|S[5]~7_combout\,
	datad => \PIP3|MUX1|S[0]~1_combout\,
	combout => \PIP3|ULA|ShiftRight2~28_combout\);

-- Location: LCCOMB_X66_Y21_N18
\PIP3|ULA|ShiftRight0~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~92_combout\ = (\PIP3|ULA|Add0~4_combout\ & (\PIP3|ULA|ShiftRight0~90_combout\)) # (!\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|ShiftRight0~91_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~90_combout\,
	datab => \PIP3|ULA|Add0~4_combout\,
	datad => \PIP3|ULA|ShiftRight0~91_combout\,
	combout => \PIP3|ULA|ShiftRight0~92_combout\);

-- Location: LCCOMB_X66_Y21_N24
\PIP3|ULA|Mux52~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux52~1_combout\ = (\PIP3|ULA|Mux52~0_combout\ & (((\PIP3|ULA|ShiftRight0~92_combout\)) # (!\PIP3|EXMEM|ResultULA[2]~86_combout\))) # (!\PIP3|ULA|Mux52~0_combout\ & (\PIP3|EXMEM|ResultULA[2]~86_combout\ & (\PIP3|ULA|ShiftRight2~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux52~0_combout\,
	datab => \PIP3|EXMEM|ResultULA[2]~86_combout\,
	datac => \PIP3|ULA|ShiftRight2~28_combout\,
	datad => \PIP3|ULA|ShiftRight0~92_combout\,
	combout => \PIP3|ULA|Mux52~1_combout\);

-- Location: LCCOMB_X63_Y19_N14
\PIP3|ULA|Mux52~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux52~3_combout\ = (\PIP3|ULA|Mux52~2_combout\ & (((\PIP3|ULA|Mux52~1_combout\) # (!\PIP3|EXMEM|ResultULA[2]~88_combout\)))) # (!\PIP3|ULA|Mux52~2_combout\ & (\PIP3|ULA|ShiftRight0~88_combout\ & ((\PIP3|EXMEM|ResultULA[2]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux52~2_combout\,
	datab => \PIP3|ULA|ShiftRight0~88_combout\,
	datac => \PIP3|ULA|Mux52~1_combout\,
	datad => \PIP3|EXMEM|ResultULA[2]~88_combout\,
	combout => \PIP3|ULA|Mux52~3_combout\);

-- Location: LCCOMB_X71_Y21_N24
\PIP3|ULA|cout~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~9_combout\ = (\PIP3|MUX2|S[1]~4_combout\ & (((!\PIP3|MUX1|S[0]~1_combout\ & \PIP3|MUX2|S[0]~0_combout\)) # (!\PIP3|MUX1|S[1]~28_combout\))) # (!\PIP3|MUX2|S[1]~4_combout\ & (!\PIP3|MUX1|S[0]~1_combout\ & (\PIP3|MUX2|S[0]~0_combout\ & 
-- !\PIP3|MUX1|S[1]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[0]~1_combout\,
	datab => \PIP3|MUX2|S[1]~4_combout\,
	datac => \PIP3|MUX2|S[0]~0_combout\,
	datad => \PIP3|MUX1|S[1]~28_combout\,
	combout => \PIP3|ULA|cout~9_combout\);

-- Location: LCCOMB_X62_Y19_N26
\PIP3|ULA|Mux52~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux52~13_combout\ = (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (\PIP3|ULA|cout~8_combout\ & ((!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\)))) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (((\PIP3|ULA|cout~9_combout\) # 
-- (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datab => \PIP3|ULA|cout~8_combout\,
	datac => \PIP3|ULA|cout~9_combout\,
	datad => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux52~13_combout\);

-- Location: LCCOMB_X62_Y19_N28
\PIP3|ULA|Mux52~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux52~14_combout\ = (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|ULA|Mux52~13_combout\) # (\PIP3|MUX2|S[2]~3_combout\))) # (!\PIP3|MUX1|S[2]~29_combout\ & (\PIP3|ULA|Mux52~13_combout\ & 
-- \PIP3|MUX2|S[2]~3_combout\)))) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (\PIP3|MUX1|S[2]~29_combout\ $ (\PIP3|ULA|Mux52~13_combout\ $ (\PIP3|MUX2|S[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[2]~29_combout\,
	datab => \PIP3|ULA|Mux52~13_combout\,
	datac => \PIP3|MUX2|S[2]~3_combout\,
	datad => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux52~14_combout\);

-- Location: LCCOMB_X65_Y21_N8
\PIP3|ULA|Mux52~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux52~8_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & ((\PIP3|ULA|ShiftLeft2~5_combout\) # ((\PIP3|EXMEM|ResultULA[2]~97_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & (((\PIP3|ULA|ShiftRight2~69_combout\ & !\PIP3|EXMEM|ResultULA[2]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft2~5_combout\,
	datab => \PIP3|MUX1|S[31]~0_combout\,
	datac => \PIP3|ULA|ShiftRight2~69_combout\,
	datad => \PIP3|EXMEM|ResultULA[2]~97_combout\,
	combout => \PIP3|ULA|Mux52~8_combout\);

-- Location: LCCOMB_X65_Y21_N18
\PIP3|ULA|Mux52~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux52~9_combout\ = (\PIP3|ULA|Mux52~8_combout\ & (((\PIP3|MUX2|S[0]~0_combout\) # (!\PIP3|EXMEM|ResultULA[2]~97_combout\)))) # (!\PIP3|ULA|Mux52~8_combout\ & (\PIP3|MUX2|S[31]~1_combout\ & (\PIP3|EXMEM|ResultULA[2]~97_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[31]~1_combout\,
	datab => \PIP3|ULA|Mux52~8_combout\,
	datac => \PIP3|EXMEM|ResultULA[2]~97_combout\,
	datad => \PIP3|MUX2|S[0]~0_combout\,
	combout => \PIP3|ULA|Mux52~9_combout\);

-- Location: LCCOMB_X65_Y19_N30
\PIP3|ULA|Mux52~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux52~10_combout\ = (\PIP3|EXMEM|ResultULA[2]~94_combout\ & (\PIP3|ULA|Mux52~7_combout\ & ((!\PIP3|EXMEM|ResultULA[2]~93_combout\)))) # (!\PIP3|EXMEM|ResultULA[2]~94_combout\ & (((\PIP3|ULA|Mux52~9_combout\) # 
-- (\PIP3|EXMEM|ResultULA[2]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux52~7_combout\,
	datab => \PIP3|EXMEM|ResultULA[2]~94_combout\,
	datac => \PIP3|ULA|Mux52~9_combout\,
	datad => \PIP3|EXMEM|ResultULA[2]~93_combout\,
	combout => \PIP3|ULA|Mux52~10_combout\);

-- Location: LCCOMB_X65_Y19_N4
\PIP3|ULA|Mux52~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux52~11_combout\ = (\PIP3|EXMEM|ResultULA[2]~95_combout\ & ((\PIP3|ULA|Mux52~10_combout\ & (\PIP3|ULA|Mux52~5_combout\)) # (!\PIP3|ULA|Mux52~10_combout\ & ((\PIP3|ULA|ShiftLeft1~14_combout\))))) # (!\PIP3|EXMEM|ResultULA[2]~95_combout\ & 
-- (((\PIP3|ULA|Mux52~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux52~5_combout\,
	datab => \PIP3|ULA|ShiftLeft1~14_combout\,
	datac => \PIP3|EXMEM|ResultULA[2]~95_combout\,
	datad => \PIP3|ULA|Mux52~10_combout\,
	combout => \PIP3|ULA|Mux52~11_combout\);

-- Location: LCCOMB_X62_Y19_N0
\PIP3|ULA|Mux52~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux52~12_combout\ = (\PIP3|EXMEM|ResultULA[2]~91_combout\ & (((!\PIP3|EXMEM|ResultULA[2]~84_combout\ & \PIP3|ULA|Mux52~11_combout\)))) # (!\PIP3|EXMEM|ResultULA[2]~91_combout\ & ((\PIP3|ULA|Mux52~14_combout\) # 
-- ((\PIP3|EXMEM|ResultULA[2]~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[2]~91_combout\,
	datab => \PIP3|ULA|Mux52~14_combout\,
	datac => \PIP3|EXMEM|ResultULA[2]~84_combout\,
	datad => \PIP3|ULA|Mux52~11_combout\,
	combout => \PIP3|ULA|Mux52~12_combout\);

-- Location: LCCOMB_X62_Y19_N24
\PIP3|ULA|Mux52\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux52~combout\ = (\PIP3|EXMEM|ResultULA[2]~92_combout\ & ((\PIP3|ULA|Mux52~12_combout\ & (!\PIP3|ULA|Mux52~4_combout\)) # (!\PIP3|ULA|Mux52~12_combout\ & ((\PIP3|ULA|Mux52~3_combout\))))) # (!\PIP3|EXMEM|ResultULA[2]~92_combout\ & 
-- (((\PIP3|ULA|Mux52~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux52~4_combout\,
	datab => \PIP3|EXMEM|ResultULA[2]~92_combout\,
	datac => \PIP3|ULA|Mux52~3_combout\,
	datad => \PIP3|ULA|Mux52~12_combout\,
	combout => \PIP3|ULA|Mux52~combout\);

-- Location: LCFF_X62_Y19_N25
\PIP3|EXMEM|ResultULA[2]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|ULA|Mux52~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|ResultULA[2]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X85_Y19_N14
\PIP3|EXMEM|ResultULA[2]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[2]~54_combout\ = (\PIP3|EXMEM|ResultULA[2]~reg0_Duplicate_1_regout\) # (!\PIP3|EXMEM|ResultULA[0]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|EXMEM|ResultULA[2]~reg0_Duplicate_1_regout\,
	datad => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	combout => \PIP3|EXMEM|ResultULA[2]~54_combout\);

-- Location: LCFF_X85_Y19_N19
\PIP4|MEMWB|ResultULA[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP3|EXMEM|ResultULA[2]~54_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|ResultULA\(2));

-- Location: LCCOMB_X85_Y19_N18
\PIP5|WriData[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP5|WriData[2]~2_combout\ = (!\rst~combout\ & ((\PIP4|MEMWB|MemparaRegOUT~regout\ & ((\PIP4|MEMWB|ResultULA\(2)))) # (!\PIP4|MEMWB|MemparaRegOUT~regout\ & (\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(2),
	datab => \rst~combout\,
	datac => \PIP4|MEMWB|ResultULA\(2),
	datad => \PIP4|MEMWB|MemparaRegOUT~regout\,
	combout => \PIP5|WriData[2]~2_combout\);

-- Location: LCCOMB_X85_Y19_N24
\PIP2|DataEscrita[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|DataEscrita[2]~2_combout\ = (\PIP2|isJALout~3_combout\ & ((\PIP5|WriData[2]~2_combout\))) # (!\PIP2|isJALout~3_combout\ & (!\PIP1|IFID|PCatualOUT[2]~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PCatualOUT[2]~_Duplicate_1_regout\,
	datab => \PIP2|isJALout~3_combout\,
	datad => \PIP5|WriData[2]~2_combout\,
	combout => \PIP2|DataEscrita[2]~2_combout\);

-- Location: LCCOMB_X85_Y20_N12
\PIP2|BREG|regs[21][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[21][2]~feeder_combout\ = \PIP2|DataEscrita[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[2]~2_combout\,
	combout => \PIP2|BREG|regs[21][2]~feeder_combout\);

-- Location: LCFF_X85_Y20_N13
\PIP2|BREG|regs[21][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[21][2]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[21][2]~regout\);

-- Location: LCCOMB_X94_Y20_N6
\PIP2|BREG|Mux29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux29~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|regs[17][2]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[16][2]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[16][2]~regout\,
	datab => \PIP2|BREG|regs[17][2]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux29~4_combout\);

-- Location: LCCOMB_X93_Y18_N0
\PIP2|BREG|Mux29~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux29~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux29~4_combout\ & ((\PIP2|BREG|regs[21][2]~regout\))) # (!\PIP2|BREG|Mux29~4_combout\ & (\PIP2|BREG|regs[20][2]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[20][2]~regout\,
	datab => \PIP2|BREG|regs[21][2]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux29~4_combout\,
	combout => \PIP2|BREG|Mux29~5_combout\);

-- Location: LCCOMB_X92_Y20_N20
\PIP2|BREG|regs[25][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[25][2]~feeder_combout\ = \PIP2|DataEscrita[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[2]~2_combout\,
	combout => \PIP2|BREG|regs[25][2]~feeder_combout\);

-- Location: LCFF_X92_Y20_N21
\PIP2|BREG|regs[25][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[25][2]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[25][2]~regout\);

-- Location: LCFF_X93_Y18_N31
\PIP2|BREG|regs[24][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[2]~2_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[24][2]~regout\);

-- Location: LCCOMB_X92_Y18_N6
\PIP2|BREG|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux29~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|regs[28][2]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|regs[24][2]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[28][2]~regout\,
	datab => \PIP2|BREG|regs[24][2]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux29~2_combout\);

-- Location: LCCOMB_X92_Y18_N30
\PIP2|BREG|Mux29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux29~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux29~2_combout\ & (\PIP2|BREG|regs[29][2]~regout\)) # (!\PIP2|BREG|Mux29~2_combout\ & ((\PIP2|BREG|regs[25][2]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[29][2]~regout\,
	datab => \PIP2|BREG|regs[25][2]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP2|BREG|Mux29~2_combout\,
	combout => \PIP2|BREG|Mux29~3_combout\);

-- Location: LCCOMB_X92_Y18_N28
\PIP2|BREG|Mux29~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux29~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux29~3_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP2|BREG|Mux29~5_combout\,
	datad => \PIP2|BREG|Mux29~3_combout\,
	combout => \PIP2|BREG|Mux29~6_combout\);

-- Location: LCFF_X89_Y18_N27
\PIP2|BREG|regs[22][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[2]~2_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[22][2]~regout\);

-- Location: LCCOMB_X92_Y18_N26
\PIP2|BREG|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux29~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[19][2]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[18][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[18][2]~regout\,
	datab => \PIP2|BREG|regs[19][2]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux29~0_combout\);

-- Location: LCCOMB_X92_Y18_N8
\PIP2|BREG|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux29~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux29~0_combout\ & (\PIP2|BREG|regs[23][2]~regout\)) # (!\PIP2|BREG|Mux29~0_combout\ & ((\PIP2|BREG|regs[22][2]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[23][2]~regout\,
	datab => \PIP2|BREG|regs[22][2]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux29~0_combout\,
	combout => \PIP2|BREG|Mux29~1_combout\);

-- Location: LCFF_X86_Y21_N15
\PIP2|BREG|regs[30][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[2]~2_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[30][2]~regout\);

-- Location: LCCOMB_X85_Y21_N18
\PIP2|BREG|Mux29~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux29~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|regs[30][2]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|regs[26][2]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[26][2]~regout\,
	datab => \PIP2|BREG|regs[30][2]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux29~7_combout\);

-- Location: LCCOMB_X91_Y17_N18
\PIP2|BREG|Mux29~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux29~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux29~7_combout\ & (\PIP2|BREG|regs[31][2]~regout\)) # (!\PIP2|BREG|Mux29~7_combout\ & ((\PIP2|BREG|regs[27][2]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux29~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[31][2]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|regs[27][2]~regout\,
	datad => \PIP2|BREG|Mux29~7_combout\,
	combout => \PIP2|BREG|Mux29~8_combout\);

-- Location: LCCOMB_X92_Y18_N22
\PIP2|BREG|Mux29~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux29~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux29~6_combout\ & ((\PIP2|BREG|Mux29~8_combout\))) # (!\PIP2|BREG|Mux29~6_combout\ & (\PIP2|BREG|Mux29~1_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|Mux29~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|Mux29~6_combout\,
	datac => \PIP2|BREG|Mux29~1_combout\,
	datad => \PIP2|BREG|Mux29~8_combout\,
	combout => \PIP2|BREG|Mux29~9_combout\);

-- Location: LCCOMB_X91_Y21_N28
\PIP2|BREG|Mux29~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux29~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & ((\PIP2|BREG|Mux29~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & (\PIP2|BREG|Mux29~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux29~19_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25),
	datad => \PIP2|BREG|Mux29~9_combout\,
	combout => \PIP2|BREG|Mux29~20_combout\);

-- Location: LCCOMB_X91_Y21_N4
\PIP2|IDEX|saida1[2]~reg0_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[2]~reg0_Duplicate_1feeder_combout\ = \PIP2|BREG|Mux29~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|BREG|Mux29~20_combout\,
	combout => \PIP2|IDEX|saida1[2]~reg0_Duplicate_1feeder_combout\);

-- Location: LCFF_X91_Y21_N5
\PIP2|IDEX|saida1[2]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida1[2]~reg0_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida1[2]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X71_Y21_N0
\PIP3|MUX1|S[2]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX1|S[2]~29_combout\ = (\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|signImm\(2))))) # (!\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|saida1[2]~reg0_Duplicate_1_regout\)) # (!\PIP2|IDEX|saida2[5]~en_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datab => \PIP2|IDEX|isShift~regout\,
	datac => \PIP2|IDEX|signImm\(2),
	datad => \PIP2|IDEX|saida1[2]~reg0_Duplicate_1_regout\,
	combout => \PIP3|MUX1|S[2]~29_combout\);

-- Location: LCCOMB_X63_Y20_N28
\PIP3|ULA|ShiftRight1~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~57_combout\ = (!\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftRight2~38_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftRight2~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[1]~28_combout\,
	datab => \PIP3|MUX1|S[2]~29_combout\,
	datac => \PIP3|ULA|ShiftRight2~68_combout\,
	datad => \PIP3|ULA|ShiftRight2~38_combout\,
	combout => \PIP3|ULA|ShiftRight1~57_combout\);

-- Location: LCCOMB_X63_Y20_N2
\PIP3|ULA|ShiftRight1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~58_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftRight2~36_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftRight2~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftRight2~37_combout\,
	datac => \PIP3|MUX1|S[1]~28_combout\,
	datad => \PIP3|ULA|ShiftRight2~36_combout\,
	combout => \PIP3|ULA|ShiftRight1~58_combout\);

-- Location: LCCOMB_X63_Y20_N12
\PIP3|ULA|ShiftRight1~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~59_combout\ = (\PIP3|ULA|ShiftRight1~57_combout\) # ((\PIP3|MUX1|S[2]~29_combout\ & \PIP3|ULA|ShiftRight1~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftRight1~57_combout\,
	datac => \PIP3|MUX1|S[2]~29_combout\,
	datad => \PIP3|ULA|ShiftRight1~58_combout\,
	combout => \PIP3|ULA|ShiftRight1~59_combout\);

-- Location: LCCOMB_X62_Y20_N24
\PIP3|ULA|ShiftRight1~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~87_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & ((\PIP2|IDEX|signImm\(15)))) # (!\PIP2|IDEX|OrigAALU~regout\ & (\PIP3|ULA|ShiftRight1~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP3|ULA|ShiftRight1~59_combout\,
	datad => \PIP2|IDEX|signImm\(15),
	combout => \PIP3|ULA|ShiftRight1~87_combout\);

-- Location: LCCOMB_X65_Y20_N0
\PIP3|ULA|ShiftLeft1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~36_combout\ = (\PIP3|ULA|Add0~6_combout\ & (!\PIP3|ULA|Add0~4_combout\ & (\PIP3|ULA|ShiftLeft1~13_combout\))) # (!\PIP3|ULA|Add0~6_combout\ & (((\PIP3|ULA|ShiftLeft1~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~4_combout\,
	datab => \PIP3|ULA|ShiftLeft1~13_combout\,
	datac => \PIP3|ULA|Add0~6_combout\,
	datad => \PIP3|ULA|ShiftLeft1~35_combout\,
	combout => \PIP3|ULA|ShiftLeft1~36_combout\);

-- Location: LCCOMB_X68_Y19_N30
\PIP3|ULA|ShiftRight2~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~46_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftRight2~30_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftRight2~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[1]~28_combout\,
	datac => \PIP3|ULA|ShiftRight2~31_combout\,
	datad => \PIP3|ULA|ShiftRight2~30_combout\,
	combout => \PIP3|ULA|ShiftRight2~46_combout\);

-- Location: LCCOMB_X66_Y19_N0
\PIP3|ULA|ShiftRight1~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~61_combout\ = (\PIP3|MUX1|S[2]~29_combout\ & (\PIP3|ULA|ShiftRight1~60_combout\)) # (!\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|ULA|ShiftRight2~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[2]~29_combout\,
	datac => \PIP3|ULA|ShiftRight1~60_combout\,
	datad => \PIP3|ULA|ShiftRight2~46_combout\,
	combout => \PIP3|ULA|ShiftRight1~61_combout\);

-- Location: LCCOMB_X63_Y22_N6
\PIP3|ULA|ShiftRight2~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~64_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|MUX1|S[3]~30_combout\ & (\PIP2|IDEX|saida2[31]~63_combout\)) # (!\PIP3|MUX1|S[3]~30_combout\ & ((\PIP3|ULA|ShiftRight2~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[31]~63_combout\,
	datab => \PIP3|ULA|ShiftRight2~48_combout\,
	datac => \PIP3|MUX1|S[3]~30_combout\,
	datad => \PIP2|IDEX|OrigAALU~regout\,
	combout => \PIP3|ULA|ShiftRight2~64_combout\);

-- Location: LCCOMB_X65_Y17_N8
\PIP3|ULA|ShiftRight2~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~77_combout\ = (\PIP3|ULA|ShiftRight2~64_combout\) # ((\PIP2|IDEX|signImm\(15) & \PIP2|IDEX|OrigAALU~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|signImm\(15),
	datac => \PIP2|IDEX|OrigAALU~regout\,
	datad => \PIP3|ULA|ShiftRight2~64_combout\,
	combout => \PIP3|ULA|ShiftRight2~77_combout\);

-- Location: LCCOMB_X65_Y18_N4
\PIP3|ULA|ShiftLeft2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft2~4_combout\ = (\PIP3|ULA|Add0~4_combout\ & (((\PIP3|MUX2|S[0]~0_combout\)))) # (!\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|Add0~2_combout\ & ((\PIP3|MUX2|S[0]~0_combout\))) # (!\PIP3|ULA|Add0~2_combout\ & 
-- (\PIP3|ULA|ShiftLeft0~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~82_combout\,
	datab => \PIP3|ULA|Add0~4_combout\,
	datac => \PIP3|MUX2|S[0]~0_combout\,
	datad => \PIP3|ULA|Add0~2_combout\,
	combout => \PIP3|ULA|ShiftLeft2~4_combout\);

-- Location: LCCOMB_X65_Y18_N18
\PIP3|ULA|ShiftLeft2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft2~20_combout\ = (\PIP3|ULA|Add0~6_combout\ & (\PIP3|ULA|ShiftLeft2~4_combout\)) # (!\PIP3|ULA|Add0~6_combout\ & ((\PIP3|ULA|ShiftLeft1~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft2~4_combout\,
	datac => \PIP3|ULA|Add0~6_combout\,
	datad => \PIP3|ULA|ShiftLeft1~35_combout\,
	combout => \PIP3|ULA|ShiftLeft2~20_combout\);

-- Location: LCCOMB_X65_Y17_N0
\PIP3|ULA|Mux44~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux44~1_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & (((\PIP3|ULA|ShiftLeft2~20_combout\) # (\PIP3|EXMEM|ResultULA[2]~97_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & (\PIP3|ULA|ShiftRight2~77_combout\ & ((!\PIP3|EXMEM|ResultULA[2]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[31]~0_combout\,
	datab => \PIP3|ULA|ShiftRight2~77_combout\,
	datac => \PIP3|ULA|ShiftLeft2~20_combout\,
	datad => \PIP3|EXMEM|ResultULA[2]~97_combout\,
	combout => \PIP3|ULA|Mux44~1_combout\);

-- Location: LCCOMB_X65_Y17_N10
\PIP3|ULA|Mux44~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux44~2_combout\ = (\PIP3|EXMEM|ResultULA[2]~97_combout\ & ((\PIP3|ULA|Mux44~1_combout\ & ((\PIP3|MUX2|S[0]~0_combout\))) # (!\PIP3|ULA|Mux44~1_combout\ & (\PIP3|MUX2|S[31]~1_combout\)))) # (!\PIP3|EXMEM|ResultULA[2]~97_combout\ & 
-- (((\PIP3|ULA|Mux44~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[31]~1_combout\,
	datab => \PIP3|MUX2|S[0]~0_combout\,
	datac => \PIP3|EXMEM|ResultULA[2]~97_combout\,
	datad => \PIP3|ULA|Mux44~1_combout\,
	combout => \PIP3|ULA|Mux44~2_combout\);

-- Location: LCCOMB_X65_Y20_N12
\PIP3|ULA|Mux44~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux44~3_combout\ = (\PIP3|EXMEM|ResultULA[2]~93_combout\ & (!\PIP3|EXMEM|ResultULA[2]~94_combout\)) # (!\PIP3|EXMEM|ResultULA[2]~93_combout\ & ((\PIP3|EXMEM|ResultULA[2]~94_combout\ & (\PIP3|ULA|ShiftRight1~61_combout\)) # 
-- (!\PIP3|EXMEM|ResultULA[2]~94_combout\ & ((\PIP3|ULA|Mux44~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[2]~93_combout\,
	datab => \PIP3|EXMEM|ResultULA[2]~94_combout\,
	datac => \PIP3|ULA|ShiftRight1~61_combout\,
	datad => \PIP3|ULA|Mux44~2_combout\,
	combout => \PIP3|ULA|Mux44~3_combout\);

-- Location: LCCOMB_X65_Y20_N18
\PIP3|ULA|Mux44~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux44~4_combout\ = (\PIP3|EXMEM|ResultULA[2]~95_combout\ & ((\PIP3|ULA|Mux44~3_combout\ & (\PIP3|ULA|Mux44~0_combout\)) # (!\PIP3|ULA|Mux44~3_combout\ & ((\PIP3|ULA|ShiftLeft1~36_combout\))))) # (!\PIP3|EXMEM|ResultULA[2]~95_combout\ & 
-- (((\PIP3|ULA|Mux44~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux44~0_combout\,
	datab => \PIP3|ULA|ShiftLeft1~36_combout\,
	datac => \PIP3|EXMEM|ResultULA[2]~95_combout\,
	datad => \PIP3|ULA|Mux44~3_combout\,
	combout => \PIP3|ULA|Mux44~4_combout\);

-- Location: LCCOMB_X65_Y20_N24
\PIP3|EXMEM|ResultULA[10]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[10]~2_combout\ = (\PIP3|EXMEM|ResultULA[14]~107_combout\ & (\PIP3|ULA|ShiftRight1~87_combout\)) # (!\PIP3|EXMEM|ResultULA[14]~107_combout\ & ((\PIP3|ULA|Mux44~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftRight1~87_combout\,
	datac => \PIP3|EXMEM|ResultULA[14]~107_combout\,
	datad => \PIP3|ULA|Mux44~4_combout\,
	combout => \PIP3|EXMEM|ResultULA[10]~2_combout\);

-- Location: LCCOMB_X74_Y22_N22
\PIP3|ULA|cout~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~30_combout\ = \PIP3|MUX2|S[10]~14_combout\ $ (\PIP3|MUX1|S[10]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[10]~14_combout\,
	datac => \PIP3|MUX1|S[10]~22_combout\,
	combout => \PIP3|ULA|cout~30_combout\);

-- Location: LCCOMB_X67_Y22_N18
\PIP3|ULA|ShiftRight0~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~122_combout\ = (\PIP3|ULA|ShiftRight0~85_combout\ & !\PIP3|ULA|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|ULA|ShiftRight0~85_combout\,
	datad => \PIP3|ULA|Add0~6_combout\,
	combout => \PIP3|ULA|ShiftRight0~122_combout\);

-- Location: LCCOMB_X70_Y18_N14
\PIP3|ULA|ShiftLeft0~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~110_combout\ = (\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|ULA|ShiftLeft0~92_combout\))) # (!\PIP3|MUX1|S[2]~29_combout\ & (\PIP3|ULA|ShiftLeft0~109_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~109_combout\,
	datac => \PIP3|ULA|ShiftLeft0~92_combout\,
	datad => \PIP3|MUX1|S[2]~29_combout\,
	combout => \PIP3|ULA|ShiftLeft0~110_combout\);

-- Location: LCCOMB_X71_Y18_N12
\PIP3|ULA|ShiftLeft0~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~111_combout\ = (\PIP3|MUX1|S[3]~30_combout\ & (!\PIP3|MUX1|S[2]~29_combout\ & (\PIP3|ULA|ShiftLeft0~91_combout\))) # (!\PIP3|MUX1|S[3]~30_combout\ & (((\PIP3|ULA|ShiftLeft0~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[3]~30_combout\,
	datab => \PIP3|MUX1|S[2]~29_combout\,
	datac => \PIP3|ULA|ShiftLeft0~91_combout\,
	datad => \PIP3|ULA|ShiftLeft0~110_combout\,
	combout => \PIP3|ULA|ShiftLeft0~111_combout\);

-- Location: LCCOMB_X67_Y22_N20
\PIP3|ULA|Mux44~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux44~5_combout\ = (\PIP3|ULA|ShiftLeft0~79_combout\ & \PIP3|ULA|ShiftLeft0~111_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~79_combout\,
	datad => \PIP3|ULA|ShiftLeft0~111_combout\,
	combout => \PIP3|ULA|Mux44~5_combout\);

-- Location: LCCOMB_X67_Y22_N2
\PIP3|ULA|Mux44~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux44~6_combout\ = (\PIP3|EXMEM|ResultULA[14]~110_combout\ & (\PIP3|ULA|ShiftRight0~122_combout\ & ((\PIP3|EXMEM|ResultULA[14]~109_combout\)))) # (!\PIP3|EXMEM|ResultULA[14]~110_combout\ & (((\PIP3|ULA|Mux44~5_combout\) # 
-- (!\PIP3|EXMEM|ResultULA[14]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[14]~110_combout\,
	datab => \PIP3|ULA|ShiftRight0~122_combout\,
	datac => \PIP3|ULA|Mux44~5_combout\,
	datad => \PIP3|EXMEM|ResultULA[14]~109_combout\,
	combout => \PIP3|ULA|Mux44~6_combout\);

-- Location: LCCOMB_X67_Y22_N16
\PIP3|ULA|Mux44~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux44~7_combout\ = (\PIP3|EXMEM|ResultULA[14]~108_combout\ & (((\PIP3|ULA|Mux44~6_combout\)))) # (!\PIP3|EXMEM|ResultULA[14]~108_combout\ & ((\PIP3|ULA|Mux44~6_combout\ & (\PIP3|ULA|ShiftRight0~92_combout\)) # (!\PIP3|ULA|Mux44~6_combout\ & 
-- ((\PIP3|ULA|ShiftRight0~135_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~92_combout\,
	datab => \PIP3|EXMEM|ResultULA[14]~108_combout\,
	datac => \PIP3|ULA|ShiftRight0~135_combout\,
	datad => \PIP3|ULA|Mux44~6_combout\,
	combout => \PIP3|ULA|Mux44~7_combout\);

-- Location: LCCOMB_X74_Y22_N0
\PIP3|ULA|Mux44~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux44~11_combout\ = (\PIP3|ULA|Mux44~10_combout\ & ((\PIP3|ULA|cout~30_combout\) # ((!\PIP3|EXMEM|ResultULA[14]~111_combout\)))) # (!\PIP3|ULA|Mux44~10_combout\ & (((\PIP3|EXMEM|ResultULA[14]~111_combout\ & \PIP3|ULA|Mux44~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux44~10_combout\,
	datab => \PIP3|ULA|cout~30_combout\,
	datac => \PIP3|EXMEM|ResultULA[14]~111_combout\,
	datad => \PIP3|ULA|Mux44~7_combout\,
	combout => \PIP3|ULA|Mux44~11_combout\);

-- Location: LCCOMB_X74_Y20_N22
\PIP3|EXMEM|ResultULA[10]~reg0_Duplicate_1SLOAD_MUX\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[10]~reg0_Duplicate_1SLOAD_MUX_combout\ = (\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & ((\PIP3|ULA|Mux44~11_combout\))) # (!\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & (\PIP3|EXMEM|ResultULA[10]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\,
	datac => \PIP3|EXMEM|ResultULA[10]~2_combout\,
	datad => \PIP3|ULA|Mux44~11_combout\,
	combout => \PIP3|EXMEM|ResultULA[10]~reg0_Duplicate_1SLOAD_MUX_combout\);

-- Location: LCFF_X74_Y20_N23
\PIP3|EXMEM|ResultULA[10]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|EXMEM|ResultULA[10]~reg0_Duplicate_1SLOAD_MUX_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|ResultULA[10]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X74_Y20_N18
\PIP3|EXMEM|ResultULA[10]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[10]~62_combout\ = (\PIP3|EXMEM|ResultULA[10]~reg0_Duplicate_1_regout\) # (!\PIP3|EXMEM|ResultULA[0]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|EXMEM|ResultULA[10]~reg0_Duplicate_1_regout\,
	datad => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	combout => \PIP3|EXMEM|ResultULA[10]~62_combout\);

-- Location: LCFF_X75_Y22_N25
\PIP4|MEMWB|ResultULA[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP3|EXMEM|ResultULA[10]~62_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|ResultULA\(10));

-- Location: LCCOMB_X75_Y22_N24
\PIP5|WriData[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP5|WriData[10]~10_combout\ = (!\rst~combout\ & ((\PIP4|MEMWB|MemparaRegOUT~regout\ & ((\PIP4|MEMWB|ResultULA\(10)))) # (!\PIP4|MEMWB|MemparaRegOUT~regout\ & (\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(10),
	datab => \PIP4|MEMWB|MemparaRegOUT~regout\,
	datac => \PIP4|MEMWB|ResultULA\(10),
	datad => \rst~combout\,
	combout => \PIP5|WriData[10]~10_combout\);

-- Location: LCCOMB_X76_Y22_N10
\PIP2|DataEscrita[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|DataEscrita[10]~10_combout\ = (\PIP2|isJALout~3_combout\ & ((\PIP5|WriData[10]~10_combout\))) # (!\PIP2|isJALout~3_combout\ & (\PIP1|IFID|PC4OUT\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|isJALout~3_combout\,
	datab => \PIP1|IFID|PC4OUT\(10),
	datad => \PIP5|WriData[10]~10_combout\,
	combout => \PIP2|DataEscrita[10]~10_combout\);

-- Location: LCCOMB_X87_Y26_N4
\PIP2|BREG|regs[13][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[13][10]~feeder_combout\ = \PIP2|DataEscrita[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[10]~10_combout\,
	combout => \PIP2|BREG|regs[13][10]~feeder_combout\);

-- Location: LCFF_X87_Y26_N5
\PIP2|BREG|regs[13][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[13][10]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[13][10]~regout\);

-- Location: LCCOMB_X90_Y27_N2
\PIP2|BREG|Mux21~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux21~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[7][10]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|regs[5][10]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[7][10]~regout\,
	datab => \PIP2|BREG|regs[5][10]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux21~17_combout\);

-- Location: LCCOMB_X87_Y26_N22
\PIP2|BREG|Mux21~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux21~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux21~17_combout\ & (\PIP2|BREG|regs[15][10]~regout\)) # (!\PIP2|BREG|Mux21~17_combout\ & ((\PIP2|BREG|regs[13][10]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux21~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[15][10]~regout\,
	datab => \PIP2|BREG|regs[13][10]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux21~17_combout\,
	combout => \PIP2|BREG|Mux21~18_combout\);

-- Location: LCCOMB_X80_Y27_N16
\PIP2|BREG|regs[11][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[11][10]~feeder_combout\ = \PIP2|DataEscrita[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[10]~10_combout\,
	combout => \PIP2|BREG|regs[11][10]~feeder_combout\);

-- Location: LCFF_X80_Y27_N17
\PIP2|BREG|regs[11][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[11][10]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[11][10]~regout\);

-- Location: LCCOMB_X81_Y26_N4
\PIP2|BREG|regs[9][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[9][10]~feeder_combout\ = \PIP2|DataEscrita[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[10]~10_combout\,
	combout => \PIP2|BREG|regs[9][10]~feeder_combout\);

-- Location: LCFF_X81_Y26_N5
\PIP2|BREG|regs[9][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[9][10]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[9][10]~regout\);

-- Location: LCCOMB_X81_Y26_N2
\PIP2|BREG|Mux21~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux21~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|regs[9][10]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|regs[1][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[1][10]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|regs[9][10]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux21~10_combout\);

-- Location: LCCOMB_X81_Y27_N22
\PIP2|BREG|Mux21~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux21~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux21~10_combout\ & ((\PIP2|BREG|regs[11][10]~regout\))) # (!\PIP2|BREG|Mux21~10_combout\ & (\PIP2|BREG|regs[3][10]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux21~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[3][10]~regout\,
	datab => \PIP2|BREG|regs[11][10]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP2|BREG|Mux21~10_combout\,
	combout => \PIP2|BREG|Mux21~11_combout\);

-- Location: LCFF_X80_Y23_N11
\PIP2|BREG|regs[8][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[10]~10_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[8][10]~regout\);

-- Location: LCCOMB_X85_Y22_N18
\PIP2|BREG|Mux21~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux21~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[10][10]~regout\)) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[8][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[10][10]~regout\,
	datab => \PIP2|BREG|regs[8][10]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux21~14_combout\);

-- Location: LCCOMB_X85_Y22_N24
\PIP2|BREG|Mux21~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux21~15_combout\ = (\PIP2|BREG|Mux21~14_combout\) # ((\PIP2|BREG|regs[2][10]~regout\ & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[2][10]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP2|BREG|Mux21~14_combout\,
	combout => \PIP2|BREG|Mux21~15_combout\);

-- Location: LCCOMB_X90_Y27_N16
\PIP2|BREG|Mux21~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux21~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[6][10]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|regs[4][10]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[6][10]~regout\,
	datab => \PIP2|BREG|regs[4][10]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux21~12_combout\);

-- Location: LCCOMB_X86_Y26_N22
\PIP2|BREG|Mux21~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux21~13_combout\ = (\PIP2|BREG|Mux21~12_combout\ & (((\PIP2|BREG|regs[14][10]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # (!\PIP2|BREG|Mux21~12_combout\ & (\PIP2|BREG|regs[12][10]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[12][10]~regout\,
	datab => \PIP2|BREG|Mux21~12_combout\,
	datac => \PIP2|BREG|regs[14][10]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux21~13_combout\);

-- Location: LCCOMB_X85_Y22_N10
\PIP2|BREG|Mux21~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux21~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux21~13_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|Mux21~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|Mux21~15_combout\,
	datad => \PIP2|BREG|Mux21~13_combout\,
	combout => \PIP2|BREG|Mux21~16_combout\);

-- Location: LCCOMB_X85_Y22_N28
\PIP2|BREG|Mux21~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux21~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux21~16_combout\ & (\PIP2|BREG|Mux21~18_combout\)) # (!\PIP2|BREG|Mux21~16_combout\ & ((\PIP2|BREG|Mux21~11_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux21~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP2|BREG|Mux21~18_combout\,
	datac => \PIP2|BREG|Mux21~11_combout\,
	datad => \PIP2|BREG|Mux21~16_combout\,
	combout => \PIP2|BREG|Mux21~19_combout\);

-- Location: LCFF_X81_Y19_N27
\PIP2|BREG|regs[22][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[10]~10_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[22][10]~regout\);

-- Location: LCFF_X88_Y18_N21
\PIP2|BREG|regs[18][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[10]~10_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[18][10]~regout\);

-- Location: LCCOMB_X88_Y18_N30
\PIP2|BREG|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux21~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[19][10]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|regs[18][10]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[19][10]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|regs[18][10]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux21~0_combout\);

-- Location: LCCOMB_X86_Y19_N2
\PIP2|BREG|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux21~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux21~0_combout\ & ((\PIP2|BREG|regs[23][10]~regout\))) # (!\PIP2|BREG|Mux21~0_combout\ & (\PIP2|BREG|regs[22][10]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP2|BREG|regs[22][10]~regout\,
	datac => \PIP2|BREG|regs[23][10]~regout\,
	datad => \PIP2|BREG|Mux21~0_combout\,
	combout => \PIP2|BREG|Mux21~1_combout\);

-- Location: LCFF_X93_Y18_N27
\PIP2|BREG|regs[24][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[10]~10_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[24][10]~regout\);

-- Location: LCCOMB_X93_Y18_N26
\PIP2|BREG|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux21~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|regs[28][10]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|regs[24][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[28][10]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|regs[24][10]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux21~2_combout\);

-- Location: LCCOMB_X93_Y24_N4
\PIP2|BREG|Mux21~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux21~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux21~2_combout\ & ((\PIP2|BREG|regs[29][10]~regout\))) # (!\PIP2|BREG|Mux21~2_combout\ & (\PIP2|BREG|regs[25][10]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP2|BREG|regs[25][10]~regout\,
	datac => \PIP2|BREG|regs[29][10]~regout\,
	datad => \PIP2|BREG|Mux21~2_combout\,
	combout => \PIP2|BREG|Mux21~3_combout\);

-- Location: LCCOMB_X85_Y22_N0
\PIP2|BREG|Mux21~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux21~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux21~3_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|Mux21~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux21~5_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|Mux21~3_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux21~6_combout\);

-- Location: LCCOMB_X85_Y22_N2
\PIP2|BREG|Mux21~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux21~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux21~6_combout\ & (\PIP2|BREG|Mux21~8_combout\)) # (!\PIP2|BREG|Mux21~6_combout\ & ((\PIP2|BREG|Mux21~1_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux21~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux21~8_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|Mux21~1_combout\,
	datad => \PIP2|BREG|Mux21~6_combout\,
	combout => \PIP2|BREG|Mux21~9_combout\);

-- Location: LCCOMB_X85_Y22_N22
\PIP2|BREG|Mux21~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux21~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & ((\PIP2|BREG|Mux21~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & (\PIP2|BREG|Mux21~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25),
	datab => \PIP2|BREG|Mux21~19_combout\,
	datad => \PIP2|BREG|Mux21~9_combout\,
	combout => \PIP2|BREG|Mux21~20_combout\);

-- Location: LCCOMB_X85_Y22_N16
\PIP2|IDEX|saida1[10]~reg0_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[10]~reg0_Duplicate_1feeder_combout\ = \PIP2|BREG|Mux21~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|BREG|Mux21~20_combout\,
	combout => \PIP2|IDEX|saida1[10]~reg0_Duplicate_1feeder_combout\);

-- Location: LCFF_X85_Y22_N17
\PIP2|IDEX|saida1[10]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida1[10]~reg0_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida1[10]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X74_Y21_N2
\PIP3|MUX1|S[10]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX1|S[10]~22_combout\ = (\PIP2|IDEX|isShift~regout\ & (\PIP2|IDEX|signImm\(10))) # (!\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|saida1[10]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|signImm\(10),
	datab => \PIP2|IDEX|isShift~regout\,
	datac => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|saida1[10]~reg0_Duplicate_1_regout\,
	combout => \PIP3|MUX1|S[10]~22_combout\);

-- Location: LCCOMB_X76_Y21_N30
\PIP3|ULA|ShiftLeft0~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~76_combout\ = (\PIP3|MUX1|S[8]~24_combout\) # ((\PIP3|MUX1|S[9]~23_combout\) # ((\PIP3|MUX1|S[10]~22_combout\) # (\PIP3|MUX1|S[11]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[8]~24_combout\,
	datab => \PIP3|MUX1|S[9]~23_combout\,
	datac => \PIP3|MUX1|S[10]~22_combout\,
	datad => \PIP3|MUX1|S[11]~21_combout\,
	combout => \PIP3|ULA|ShiftLeft0~76_combout\);

-- Location: LCCOMB_X76_Y21_N8
\PIP3|ULA|ShiftLeft0~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~77_combout\ = (\PIP3|MUX1|S[6]~26_combout\) # ((\PIP3|MUX1|S[7]~25_combout\) # ((\PIP3|MUX1|S[5]~27_combout\) # (\PIP3|ULA|ShiftLeft0~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[6]~26_combout\,
	datab => \PIP3|MUX1|S[7]~25_combout\,
	datac => \PIP3|MUX1|S[5]~27_combout\,
	datad => \PIP3|ULA|ShiftLeft0~76_combout\,
	combout => \PIP3|ULA|ShiftLeft0~77_combout\);

-- Location: LCCOMB_X68_Y21_N8
\PIP3|ULA|Mux46~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux46~2_combout\ = (\PIP3|ULA|ShiftLeft0~75_combout\) # ((\PIP3|MUX1|S[3]~30_combout\) # ((\PIP3|ULA|ShiftLeft0~77_combout\) # (\PIP3|ULA|ShiftLeft0~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~75_combout\,
	datab => \PIP3|MUX1|S[3]~30_combout\,
	datac => \PIP3|ULA|ShiftLeft0~77_combout\,
	datad => \PIP3|ULA|ShiftLeft0~74_combout\,
	combout => \PIP3|ULA|Mux46~2_combout\);

-- Location: LCCOMB_X65_Y19_N26
\PIP3|ULA|Mux46~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux46~15_combout\ = (!\PIP3|ULA|Mux46~2_combout\ & ((\PIP2|IDEX|OrigAALU~regout\ & ((\PIP2|IDEX|signImm\(15)))) # (!\PIP2|IDEX|OrigAALU~regout\ & (\PIP3|ULA|ShiftRight1~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight1~37_combout\,
	datab => \PIP2|IDEX|signImm\(15),
	datac => \PIP2|IDEX|OrigAALU~regout\,
	datad => \PIP3|ULA|Mux46~2_combout\,
	combout => \PIP3|ULA|Mux46~15_combout\);

-- Location: LCCOMB_X68_Y19_N28
\PIP3|ULA|ShiftRight1~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~31_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftRight2~29_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftRight2~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight2~30_combout\,
	datac => \PIP3|ULA|ShiftRight2~29_combout\,
	datad => \PIP3|MUX1|S[1]~28_combout\,
	combout => \PIP3|ULA|ShiftRight1~31_combout\);

-- Location: LCCOMB_X68_Y19_N2
\PIP3|ULA|ShiftRight2~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~32_combout\ = (\PIP3|MUX1|S[0]~1_combout\ & (\PIP3|MUX2|S[9]~15_combout\)) # (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP3|MUX2|S[8]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[0]~1_combout\,
	datac => \PIP3|MUX2|S[9]~15_combout\,
	datad => \PIP3|MUX2|S[8]~16_combout\,
	combout => \PIP3|ULA|ShiftRight2~32_combout\);

-- Location: LCCOMB_X68_Y19_N20
\PIP3|ULA|ShiftRight1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~32_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftRight2~31_combout\)) # (!\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftRight2~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[1]~28_combout\,
	datac => \PIP3|ULA|ShiftRight2~31_combout\,
	datad => \PIP3|ULA|ShiftRight2~32_combout\,
	combout => \PIP3|ULA|ShiftRight1~32_combout\);

-- Location: LCCOMB_X65_Y19_N0
\PIP3|ULA|ShiftRight1~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~33_combout\ = (\PIP3|MUX1|S[2]~29_combout\ & (\PIP3|ULA|ShiftRight1~31_combout\)) # (!\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|ULA|ShiftRight1~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[2]~29_combout\,
	datac => \PIP3|ULA|ShiftRight1~31_combout\,
	datad => \PIP3|ULA|ShiftRight1~32_combout\,
	combout => \PIP3|ULA|ShiftRight1~33_combout\);

-- Location: LCCOMB_X65_Y18_N16
\PIP3|ULA|ShiftLeft2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft2~18_combout\ = (\PIP3|ULA|Add0~6_combout\ & (\PIP3|MUX2|S[0]~0_combout\)) # (!\PIP3|ULA|Add0~6_combout\ & ((\PIP3|ULA|ShiftLeft1~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[0]~0_combout\,
	datac => \PIP3|ULA|Add0~6_combout\,
	datad => \PIP3|ULA|ShiftLeft1~28_combout\,
	combout => \PIP3|ULA|ShiftLeft2~18_combout\);

-- Location: LCCOMB_X65_Y17_N6
\PIP3|ULA|ShiftRight2~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~75_combout\ = (\PIP3|ULA|ShiftRight2~62_combout\) # ((\PIP2|IDEX|signImm\(15) & \PIP2|IDEX|OrigAALU~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight2~62_combout\,
	datab => \PIP2|IDEX|signImm\(15),
	datac => \PIP2|IDEX|OrigAALU~regout\,
	combout => \PIP3|ULA|ShiftRight2~75_combout\);

-- Location: LCCOMB_X65_Y17_N20
\PIP3|ULA|Mux46~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux46~3_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & ((\PIP3|EXMEM|ResultULA[2]~97_combout\) # ((\PIP3|ULA|ShiftLeft2~18_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & (!\PIP3|EXMEM|ResultULA[2]~97_combout\ & ((\PIP3|ULA|ShiftRight2~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[31]~0_combout\,
	datab => \PIP3|EXMEM|ResultULA[2]~97_combout\,
	datac => \PIP3|ULA|ShiftLeft2~18_combout\,
	datad => \PIP3|ULA|ShiftRight2~75_combout\,
	combout => \PIP3|ULA|Mux46~3_combout\);

-- Location: LCCOMB_X65_Y17_N2
\PIP3|ULA|Mux46~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux46~4_combout\ = (\PIP3|ULA|Mux46~3_combout\ & (((\PIP3|MUX2|S[0]~0_combout\) # (!\PIP3|EXMEM|ResultULA[2]~97_combout\)))) # (!\PIP3|ULA|Mux46~3_combout\ & (\PIP3|MUX2|S[31]~1_combout\ & ((\PIP3|EXMEM|ResultULA[2]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[31]~1_combout\,
	datab => \PIP3|MUX2|S[0]~0_combout\,
	datac => \PIP3|ULA|Mux46~3_combout\,
	datad => \PIP3|EXMEM|ResultULA[2]~97_combout\,
	combout => \PIP3|ULA|Mux46~4_combout\);

-- Location: LCCOMB_X65_Y19_N10
\PIP3|ULA|Mux46~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux46~5_combout\ = (\PIP3|EXMEM|ResultULA[2]~93_combout\ & (((!\PIP3|EXMEM|ResultULA[2]~94_combout\)))) # (!\PIP3|EXMEM|ResultULA[2]~93_combout\ & ((\PIP3|EXMEM|ResultULA[2]~94_combout\ & (\PIP3|ULA|ShiftRight1~33_combout\)) # 
-- (!\PIP3|EXMEM|ResultULA[2]~94_combout\ & ((\PIP3|ULA|Mux46~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[2]~93_combout\,
	datab => \PIP3|ULA|ShiftRight1~33_combout\,
	datac => \PIP3|ULA|Mux46~4_combout\,
	datad => \PIP3|EXMEM|ResultULA[2]~94_combout\,
	combout => \PIP3|ULA|Mux46~5_combout\);

-- Location: LCCOMB_X65_Y19_N28
\PIP3|ULA|Mux46~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux46~6_combout\ = (\PIP3|EXMEM|ResultULA[2]~95_combout\ & ((\PIP3|ULA|Mux46~5_combout\ & ((\PIP3|ULA|Mux46~15_combout\))) # (!\PIP3|ULA|Mux46~5_combout\ & (\PIP3|ULA|ShiftLeft1~29_combout\)))) # (!\PIP3|EXMEM|ResultULA[2]~95_combout\ & 
-- (((\PIP3|ULA|Mux46~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft1~29_combout\,
	datab => \PIP3|ULA|Mux46~15_combout\,
	datac => \PIP3|EXMEM|ResultULA[2]~95_combout\,
	datad => \PIP3|ULA|Mux46~5_combout\,
	combout => \PIP3|ULA|Mux46~6_combout\);

-- Location: LCCOMB_X65_Y19_N20
\PIP3|EXMEM|ResultULA[8]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[8]~0_combout\ = (\PIP3|EXMEM|ResultULA[14]~107_combout\ & (\PIP3|ULA|ShiftRight1~96_combout\)) # (!\PIP3|EXMEM|ResultULA[14]~107_combout\ & ((\PIP3|ULA|Mux46~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[14]~107_combout\,
	datac => \PIP3|ULA|ShiftRight1~96_combout\,
	datad => \PIP3|ULA|Mux46~6_combout\,
	combout => \PIP3|EXMEM|ResultULA[8]~0_combout\);

-- Location: LCCOMB_X70_Y20_N26
\PIP3|ULA|cout~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~24_combout\ = \PIP3|MUX2|S[8]~16_combout\ $ (\PIP3|MUX1|S[8]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|MUX2|S[8]~16_combout\,
	datad => \PIP3|MUX1|S[8]~24_combout\,
	combout => \PIP3|ULA|cout~24_combout\);

-- Location: LCCOMB_X63_Y18_N16
\PIP3|ULA|ShiftRight0~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~144_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|ShiftRight0~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|signImm\(15),
	datac => \PIP2|IDEX|OrigAALU~regout\,
	datad => \PIP3|ULA|ShiftRight0~56_combout\,
	combout => \PIP3|ULA|ShiftRight0~144_combout\);

-- Location: LCCOMB_X68_Y18_N30
\PIP3|ULA|ShiftLeft0~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~94_combout\ = (\PIP3|MUX1|S[0]~1_combout\) # ((\PIP3|MUX1|S[1]~28_combout\) # (\PIP3|MUX1|S[2]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[0]~1_combout\,
	datac => \PIP3|MUX1|S[1]~28_combout\,
	datad => \PIP3|MUX1|S[2]~29_combout\,
	combout => \PIP3|ULA|ShiftLeft0~94_combout\);

-- Location: LCCOMB_X69_Y18_N2
\PIP3|ULA|ShiftLeft0~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~102_combout\ = (\PIP3|MUX1|S[3]~30_combout\ & (\PIP3|MUX2|S[0]~0_combout\ & (!\PIP3|ULA|ShiftLeft0~94_combout\))) # (!\PIP3|MUX1|S[3]~30_combout\ & (((\PIP3|ULA|ShiftLeft0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[3]~30_combout\,
	datab => \PIP3|MUX2|S[0]~0_combout\,
	datac => \PIP3|ULA|ShiftLeft0~94_combout\,
	datad => \PIP3|ULA|ShiftLeft0~101_combout\,
	combout => \PIP3|ULA|ShiftLeft0~102_combout\);

-- Location: LCCOMB_X68_Y20_N14
\PIP3|ULA|Mux46~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux46~7_combout\ = (\PIP3|ULA|ShiftLeft0~79_combout\ & \PIP3|ULA|ShiftLeft0~102_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft0~79_combout\,
	datad => \PIP3|ULA|ShiftLeft0~102_combout\,
	combout => \PIP3|ULA|Mux46~7_combout\);

-- Location: LCCOMB_X68_Y20_N26
\PIP3|ULA|Mux46~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux46~8_combout\ = (\PIP3|EXMEM|ResultULA[14]~109_combout\ & ((\PIP3|EXMEM|ResultULA[14]~110_combout\ & (\PIP3|ULA|ShiftRight0~145_combout\)) # (!\PIP3|EXMEM|ResultULA[14]~110_combout\ & ((\PIP3|ULA|Mux46~7_combout\))))) # 
-- (!\PIP3|EXMEM|ResultULA[14]~109_combout\ & (((!\PIP3|EXMEM|ResultULA[14]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~145_combout\,
	datab => \PIP3|ULA|Mux46~7_combout\,
	datac => \PIP3|EXMEM|ResultULA[14]~109_combout\,
	datad => \PIP3|EXMEM|ResultULA[14]~110_combout\,
	combout => \PIP3|ULA|Mux46~8_combout\);

-- Location: LCCOMB_X69_Y20_N2
\PIP3|ULA|Mux46~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux46~9_combout\ = (\PIP3|EXMEM|ResultULA[14]~108_combout\ & (((\PIP3|ULA|Mux46~8_combout\)))) # (!\PIP3|EXMEM|ResultULA[14]~108_combout\ & ((\PIP3|ULA|Mux46~8_combout\ & (\PIP3|ULA|ShiftRight0~61_combout\)) # (!\PIP3|ULA|Mux46~8_combout\ & 
-- ((\PIP3|ULA|ShiftRight0~144_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~61_combout\,
	datab => \PIP3|EXMEM|ResultULA[14]~108_combout\,
	datac => \PIP3|ULA|ShiftRight0~144_combout\,
	datad => \PIP3|ULA|Mux46~8_combout\,
	combout => \PIP3|ULA|Mux46~9_combout\);

-- Location: LCCOMB_X70_Y20_N0
\PIP3|ULA|Mux46~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux46~13_combout\ = (\PIP3|ULA|Mux46~12_combout\ & ((\PIP3|ULA|cout~24_combout\) # ((!\PIP3|EXMEM|ResultULA[14]~111_combout\)))) # (!\PIP3|ULA|Mux46~12_combout\ & (((\PIP3|EXMEM|ResultULA[14]~111_combout\ & \PIP3|ULA|Mux46~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux46~12_combout\,
	datab => \PIP3|ULA|cout~24_combout\,
	datac => \PIP3|EXMEM|ResultULA[14]~111_combout\,
	datad => \PIP3|ULA|Mux46~9_combout\,
	combout => \PIP3|ULA|Mux46~13_combout\);

-- Location: LCCOMB_X72_Y19_N20
\PIP3|EXMEM|ResultULA[8]~reg0_Duplicate_1SLOAD_MUX\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[8]~reg0_Duplicate_1SLOAD_MUX_combout\ = (\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & ((\PIP3|ULA|Mux46~13_combout\))) # (!\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & (\PIP3|EXMEM|ResultULA[8]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\,
	datac => \PIP3|EXMEM|ResultULA[8]~0_combout\,
	datad => \PIP3|ULA|Mux46~13_combout\,
	combout => \PIP3|EXMEM|ResultULA[8]~reg0_Duplicate_1SLOAD_MUX_combout\);

-- Location: LCFF_X72_Y19_N21
\PIP3|EXMEM|ResultULA[8]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|EXMEM|ResultULA[8]~reg0_Duplicate_1SLOAD_MUX_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|ResultULA[8]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X76_Y19_N26
\PIP3|EXMEM|ResultULA[8]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[8]~60_combout\ = (\PIP3|EXMEM|ResultULA[8]~reg0_Duplicate_1_regout\) # (!\PIP3|EXMEM|ResultULA[0]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|EXMEM|ResultULA[8]~reg0_Duplicate_1_regout\,
	datad => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	combout => \PIP3|EXMEM|ResultULA[8]~60_combout\);

-- Location: LCFF_X80_Y19_N1
\PIP4|MEMWB|ResultULA[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP3|EXMEM|ResultULA[8]~60_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|ResultULA\(8));

-- Location: LCCOMB_X80_Y19_N0
\PIP5|WriData[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP5|WriData[8]~8_combout\ = (!\rst~combout\ & ((\PIP4|MEMWB|MemparaRegOUT~regout\ & (\PIP4|MEMWB|ResultULA\(8))) # (!\PIP4|MEMWB|MemparaRegOUT~regout\ & ((\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP4|MEMWB|MemparaRegOUT~regout\,
	datab => \rst~combout\,
	datac => \PIP4|MEMWB|ResultULA\(8),
	datad => \PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(8),
	combout => \PIP5|WriData[8]~8_combout\);

-- Location: LCCOMB_X79_Y21_N12
\PIP2|DataEscrita[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|DataEscrita[8]~8_combout\ = (\PIP2|isJALout~3_combout\ & ((\PIP5|WriData[8]~8_combout\))) # (!\PIP2|isJALout~3_combout\ & (\PIP1|IFID|PC4OUT\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|isJALout~3_combout\,
	datab => \PIP1|IFID|PC4OUT\(8),
	datad => \PIP5|WriData[8]~8_combout\,
	combout => \PIP2|DataEscrita[8]~8_combout\);

-- Location: LCCOMB_X89_Y20_N18
\PIP2|BREG|regs[31][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[31][8]~feeder_combout\ = \PIP2|DataEscrita[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[8]~8_combout\,
	combout => \PIP2|BREG|regs[31][8]~feeder_combout\);

-- Location: LCFF_X89_Y20_N19
\PIP2|BREG|regs[31][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[31][8]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[31][8]~regout\);

-- Location: LCCOMB_X89_Y19_N0
\PIP2|BREG|Mux55~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux55~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[27][8]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[19][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[27][8]~regout\,
	datab => \PIP2|BREG|regs[19][8]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux55~7_combout\);

-- Location: LCCOMB_X89_Y20_N0
\PIP2|BREG|Mux55~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux55~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux55~7_combout\ & ((\PIP2|BREG|regs[31][8]~regout\))) # (!\PIP2|BREG|Mux55~7_combout\ & (\PIP2|BREG|regs[23][8]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux55~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[23][8]~regout\,
	datab => \PIP2|BREG|regs[31][8]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP2|BREG|Mux55~7_combout\,
	combout => \PIP2|BREG|Mux55~8_combout\);

-- Location: LCCOMB_X88_Y18_N10
\PIP2|BREG|Mux55~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux55~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[22][8]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|regs[18][8]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[22][8]~regout\,
	datab => \PIP2|BREG|regs[18][8]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux55~2_combout\);

-- Location: LCCOMB_X90_Y18_N4
\PIP2|BREG|Mux55~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux55~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux55~2_combout\ & ((\PIP2|BREG|regs[30][8]~regout\))) # (!\PIP2|BREG|Mux55~2_combout\ & (\PIP2|BREG|regs[26][8]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux55~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[26][8]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[30][8]~regout\,
	datad => \PIP2|BREG|Mux55~2_combout\,
	combout => \PIP2|BREG|Mux55~3_combout\);

-- Location: LCCOMB_X94_Y21_N18
\PIP2|BREG|Mux55~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux55~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[20][8]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|regs[16][8]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[20][8]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP2|BREG|regs[16][8]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux55~4_combout\);

-- Location: LCCOMB_X94_Y18_N30
\PIP2|BREG|Mux55~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux55~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux55~4_combout\ & ((\PIP2|BREG|regs[28][8]~regout\))) # (!\PIP2|BREG|Mux55~4_combout\ & (\PIP2|BREG|regs[24][8]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|Mux55~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datab => \PIP2|BREG|regs[24][8]~regout\,
	datac => \PIP2|BREG|regs[28][8]~regout\,
	datad => \PIP2|BREG|Mux55~4_combout\,
	combout => \PIP2|BREG|Mux55~5_combout\);

-- Location: LCCOMB_X94_Y18_N24
\PIP2|BREG|Mux55~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux55~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|Mux55~3_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux55~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|Mux55~3_combout\,
	datad => \PIP2|BREG|Mux55~5_combout\,
	combout => \PIP2|BREG|Mux55~6_combout\);

-- Location: LCCOMB_X90_Y21_N0
\PIP2|BREG|Mux55~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux55~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux55~6_combout\ & ((\PIP2|BREG|Mux55~8_combout\))) # (!\PIP2|BREG|Mux55~6_combout\ & (\PIP2|BREG|Mux55~1_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux55~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux55~1_combout\,
	datab => \PIP2|BREG|Mux55~8_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP2|BREG|Mux55~6_combout\,
	combout => \PIP2|BREG|Mux55~9_combout\);

-- Location: LCCOMB_X86_Y24_N4
\PIP2|BREG|Mux55~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux55~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[13][8]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|regs[12][8]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|regs[13][8]~regout\,
	datac => \PIP2|BREG|regs[12][8]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux55~17_combout\);

-- Location: LCCOMB_X78_Y25_N14
\PIP2|BREG|Mux55~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux55~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux55~17_combout\ & (\PIP2|BREG|regs[15][8]~regout\)) # (!\PIP2|BREG|Mux55~17_combout\ & ((\PIP2|BREG|regs[14][8]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux55~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[15][8]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|regs[14][8]~regout\,
	datad => \PIP2|BREG|Mux55~17_combout\,
	combout => \PIP2|BREG|Mux55~18_combout\);

-- Location: LCCOMB_X83_Y25_N26
\PIP2|BREG|Mux55~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux55~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[3][8]~regout\)) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[1][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[3][8]~regout\,
	datab => \PIP2|BREG|regs[1][8]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux55~14_combout\);

-- Location: LCCOMB_X80_Y25_N10
\PIP2|BREG|Mux55~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux55~15_combout\ = (\PIP2|BREG|Mux55~14_combout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & \PIP2|BREG|regs[2][8]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|regs[2][8]~regout\,
	datad => \PIP2|BREG|Mux55~14_combout\,
	combout => \PIP2|BREG|Mux55~15_combout\);

-- Location: LCFF_X79_Y22_N25
\PIP2|BREG|regs[10][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[8]~8_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[10][8]~regout\);

-- Location: LCCOMB_X79_Y22_N24
\PIP2|BREG|Mux55~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux55~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|regs[10][8]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[8][8]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[8][8]~regout\,
	datac => \PIP2|BREG|regs[10][8]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux55~12_combout\);

-- Location: LCCOMB_X78_Y25_N2
\PIP2|BREG|Mux55~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux55~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux55~12_combout\ & ((\PIP2|BREG|regs[11][8]~regout\))) # (!\PIP2|BREG|Mux55~12_combout\ & (\PIP2|BREG|regs[9][8]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux55~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[9][8]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|regs[11][8]~regout\,
	datad => \PIP2|BREG|Mux55~12_combout\,
	combout => \PIP2|BREG|Mux55~13_combout\);

-- Location: LCCOMB_X78_Y25_N20
\PIP2|BREG|Mux55~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux55~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux55~13_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|Mux55~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|Mux55~15_combout\,
	datad => \PIP2|BREG|Mux55~13_combout\,
	combout => \PIP2|BREG|Mux55~16_combout\);

-- Location: LCCOMB_X94_Y27_N26
\PIP2|BREG|regs[6][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[6][8]~feeder_combout\ = \PIP2|DataEscrita[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[8]~8_combout\,
	combout => \PIP2|BREG|regs[6][8]~feeder_combout\);

-- Location: LCFF_X94_Y27_N27
\PIP2|BREG|regs[6][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[6][8]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[6][8]~regout\);

-- Location: LCFF_X93_Y27_N21
\PIP2|BREG|regs[5][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[8]~8_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[5][8]~regout\);

-- Location: LCCOMB_X90_Y27_N12
\PIP2|BREG|Mux55~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux55~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[5][8]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[4][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[4][8]~regout\,
	datac => \PIP2|BREG|regs[5][8]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux55~10_combout\);

-- Location: LCCOMB_X90_Y27_N22
\PIP2|BREG|Mux55~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux55~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux55~10_combout\ & ((\PIP2|BREG|regs[7][8]~regout\))) # (!\PIP2|BREG|Mux55~10_combout\ & (\PIP2|BREG|regs[6][8]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux55~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[6][8]~regout\,
	datac => \PIP2|BREG|regs[7][8]~regout\,
	datad => \PIP2|BREG|Mux55~10_combout\,
	combout => \PIP2|BREG|Mux55~11_combout\);

-- Location: LCCOMB_X78_Y25_N28
\PIP2|BREG|Mux55~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux55~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux55~16_combout\ & (\PIP2|BREG|Mux55~18_combout\)) # (!\PIP2|BREG|Mux55~16_combout\ & ((\PIP2|BREG|Mux55~11_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux55~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP2|BREG|Mux55~18_combout\,
	datac => \PIP2|BREG|Mux55~16_combout\,
	datad => \PIP2|BREG|Mux55~11_combout\,
	combout => \PIP2|BREG|Mux55~19_combout\);

-- Location: LCCOMB_X77_Y22_N30
\PIP2|BREG|Mux55~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux55~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & (\PIP2|BREG|Mux55~9_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & ((\PIP2|BREG|Mux55~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20),
	datac => \PIP2|BREG|Mux55~9_combout\,
	datad => \PIP2|BREG|Mux55~19_combout\,
	combout => \PIP2|BREG|Mux55~20_combout\);

-- Location: LCFF_X77_Y22_N31
\PIP2|IDEX|saida2[8]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|BREG|Mux55~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida2[8]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X74_Y21_N28
\PIP3|MUX2|S[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX2|S[8]~16_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(8))) # (!\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|saida2[8]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|signImm\(8),
	datab => \PIP2|IDEX|saida2[8]~reg0_Duplicate_1_regout\,
	datac => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|OrigAALU~regout\,
	combout => \PIP3|MUX2|S[8]~16_combout\);

-- Location: LCCOMB_X74_Y22_N24
\PIP3|ULA|Mux45~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux45~10_combout\ = \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ $ (((!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & \PIP3|MUX1|S[8]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datac => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datad => \PIP3|MUX1|S[8]~24_combout\,
	combout => \PIP3|ULA|Mux45~10_combout\);

-- Location: LCCOMB_X74_Y22_N18
\PIP3|ULA|Mux45~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux45~9_combout\ = (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (\PIP3|ULA|cout~26_combout\)) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & ((\PIP3|ULA|cout~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datab => \PIP3|ULA|cout~26_combout\,
	datac => \PIP3|ULA|cout~29_combout\,
	combout => \PIP3|ULA|Mux45~9_combout\);

-- Location: LCCOMB_X74_Y22_N10
\PIP3|ULA|Mux45~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux45~11_combout\ = (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (((\PIP3|ULA|Mux45~10_combout\)))) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((\PIP3|MUX2|S[8]~16_combout\ & ((\PIP3|ULA|Mux45~9_combout\) # 
-- (!\PIP3|ULA|Mux45~10_combout\))) # (!\PIP3|MUX2|S[8]~16_combout\ & (!\PIP3|ULA|Mux45~10_combout\ & \PIP3|ULA|Mux45~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datab => \PIP3|MUX2|S[8]~16_combout\,
	datac => \PIP3|ULA|Mux45~10_combout\,
	datad => \PIP3|ULA|Mux45~9_combout\,
	combout => \PIP3|ULA|Mux45~11_combout\);

-- Location: LCCOMB_X74_Y22_N28
\PIP3|ULA|Mux45~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux45~12_combout\ = (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((\PIP3|MUX1|S[9]~23_combout\ & ((\PIP3|MUX2|S[9]~15_combout\) # (!\PIP3|ULA|Mux45~11_combout\))) # (!\PIP3|MUX1|S[9]~23_combout\ & (\PIP3|MUX2|S[9]~15_combout\ & 
-- !\PIP3|ULA|Mux45~11_combout\)))) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (\PIP3|MUX1|S[9]~23_combout\ $ (\PIP3|MUX2|S[9]~15_combout\ $ (\PIP3|ULA|Mux45~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000110111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datab => \PIP3|MUX1|S[9]~23_combout\,
	datac => \PIP3|MUX2|S[9]~15_combout\,
	datad => \PIP3|ULA|Mux45~11_combout\,
	combout => \PIP3|ULA|Mux45~12_combout\);

-- Location: LCCOMB_X74_Y22_N2
\PIP3|ULA|Mux45~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux45~13_combout\ = (\PIP3|EXMEM|ResultULA[14]~113_combout\ & ((\PIP3|ULA|Mux45~8_combout\) # ((!\PIP3|EXMEM|ResultULA[14]~112_combout\)))) # (!\PIP3|EXMEM|ResultULA[14]~113_combout\ & (((\PIP3|EXMEM|ResultULA[14]~112_combout\ & 
-- !\PIP3|ULA|Mux45~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux45~8_combout\,
	datab => \PIP3|EXMEM|ResultULA[14]~113_combout\,
	datac => \PIP3|EXMEM|ResultULA[14]~112_combout\,
	datad => \PIP3|ULA|Mux45~12_combout\,
	combout => \PIP3|ULA|Mux45~13_combout\);

-- Location: LCCOMB_X69_Y25_N28
\PIP3|ULA|ShiftRight0~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~68_combout\ = (!\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftRight0~130_combout\)) # (!\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftRight0~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~130_combout\,
	datab => \PIP3|ULA|Add0~4_combout\,
	datac => \PIP3|ULA|Add0~2_combout\,
	datad => \PIP3|ULA|ShiftRight0~67_combout\,
	combout => \PIP3|ULA|ShiftRight0~68_combout\);

-- Location: LCCOMB_X69_Y25_N10
\PIP3|ULA|ShiftRight0~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~131_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|signImm\(15))))) # (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|ShiftRight0~71_combout\) # ((\PIP3|ULA|ShiftRight0~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~71_combout\,
	datab => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP3|ULA|ShiftRight0~68_combout\,
	combout => \PIP3|ULA|ShiftRight0~131_combout\);

-- Location: LCCOMB_X68_Y20_N30
\PIP3|ULA|Mux45~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux45~6_combout\ = (\PIP3|EXMEM|ResultULA[14]~109_combout\ & ((\PIP3|EXMEM|ResultULA[14]~110_combout\ & ((\PIP3|ULA|ShiftRight0~121_combout\))) # (!\PIP3|EXMEM|ResultULA[14]~110_combout\ & (\PIP3|ULA|Mux45~5_combout\)))) # 
-- (!\PIP3|EXMEM|ResultULA[14]~109_combout\ & (((!\PIP3|EXMEM|ResultULA[14]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux45~5_combout\,
	datab => \PIP3|ULA|ShiftRight0~121_combout\,
	datac => \PIP3|EXMEM|ResultULA[14]~109_combout\,
	datad => \PIP3|EXMEM|ResultULA[14]~110_combout\,
	combout => \PIP3|ULA|Mux45~6_combout\);

-- Location: LCCOMB_X69_Y22_N28
\PIP3|ULA|Mux45~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux45~7_combout\ = (\PIP3|EXMEM|ResultULA[14]~108_combout\ & (((\PIP3|ULA|Mux45~6_combout\)))) # (!\PIP3|EXMEM|ResultULA[14]~108_combout\ & ((\PIP3|ULA|Mux45~6_combout\ & (\PIP3|ULA|ShiftRight0~81_combout\)) # (!\PIP3|ULA|Mux45~6_combout\ & 
-- ((\PIP3|ULA|ShiftRight0~131_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~81_combout\,
	datab => \PIP3|ULA|ShiftRight0~131_combout\,
	datac => \PIP3|EXMEM|ResultULA[14]~108_combout\,
	datad => \PIP3|ULA|Mux45~6_combout\,
	combout => \PIP3|ULA|Mux45~7_combout\);

-- Location: LCCOMB_X74_Y22_N20
\PIP3|ULA|Mux45~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux45~14_combout\ = (\PIP3|ULA|Mux45~13_combout\ & (((\PIP3|EXMEM|ResultULA[14]~111_combout\ & \PIP3|ULA|Mux45~7_combout\)))) # (!\PIP3|ULA|Mux45~13_combout\ & ((\PIP3|ULA|Mux45~8_combout\) # ((!\PIP3|EXMEM|ResultULA[14]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux45~8_combout\,
	datab => \PIP3|ULA|Mux45~13_combout\,
	datac => \PIP3|EXMEM|ResultULA[14]~111_combout\,
	datad => \PIP3|ULA|Mux45~7_combout\,
	combout => \PIP3|ULA|Mux45~14_combout\);

-- Location: LCCOMB_X66_Y20_N26
\PIP3|ULA|Mux45~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux45~0_combout\ = (!\PIP3|ULA|Mux46~2_combout\ & \PIP3|ULA|ShiftRight1~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|ULA|Mux46~2_combout\,
	datad => \PIP3|ULA|ShiftRight1~51_combout\,
	combout => \PIP3|ULA|Mux45~0_combout\);

-- Location: LCCOMB_X65_Y22_N18
\PIP3|ULA|ShiftRight1~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~47_combout\ = (\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|ULA|ShiftRight1~45_combout\))) # (!\PIP3|MUX1|S[2]~29_combout\ & (\PIP3|ULA|ShiftRight1~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight1~46_combout\,
	datab => \PIP3|MUX1|S[2]~29_combout\,
	datad => \PIP3|ULA|ShiftRight1~45_combout\,
	combout => \PIP3|ULA|ShiftRight1~47_combout\);

-- Location: LCCOMB_X65_Y20_N2
\PIP3|ULA|Mux45~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux45~3_combout\ = (\PIP3|EXMEM|ResultULA[2]~94_combout\ & (((\PIP3|ULA|ShiftRight1~47_combout\ & !\PIP3|EXMEM|ResultULA[2]~93_combout\)))) # (!\PIP3|EXMEM|ResultULA[2]~94_combout\ & ((\PIP3|ULA|Mux45~2_combout\) # 
-- ((\PIP3|EXMEM|ResultULA[2]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux45~2_combout\,
	datab => \PIP3|ULA|ShiftRight1~47_combout\,
	datac => \PIP3|EXMEM|ResultULA[2]~94_combout\,
	datad => \PIP3|EXMEM|ResultULA[2]~93_combout\,
	combout => \PIP3|ULA|Mux45~3_combout\);

-- Location: LCCOMB_X66_Y20_N4
\PIP3|ULA|Mux45~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux45~4_combout\ = (\PIP3|EXMEM|ResultULA[2]~95_combout\ & ((\PIP3|ULA|Mux45~3_combout\ & (\PIP3|ULA|Mux45~0_combout\)) # (!\PIP3|ULA|Mux45~3_combout\ & ((\PIP3|ULA|ShiftLeft1~32_combout\))))) # (!\PIP3|EXMEM|ResultULA[2]~95_combout\ & 
-- (((\PIP3|ULA|Mux45~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[2]~95_combout\,
	datab => \PIP3|ULA|Mux45~0_combout\,
	datac => \PIP3|ULA|ShiftLeft1~32_combout\,
	datad => \PIP3|ULA|Mux45~3_combout\,
	combout => \PIP3|ULA|Mux45~4_combout\);

-- Location: LCCOMB_X66_Y20_N18
\PIP3|EXMEM|ResultULA[9]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[9]~1_combout\ = (\PIP3|EXMEM|ResultULA[14]~107_combout\ & (\PIP3|ULA|ShiftRight1~85_combout\)) # (!\PIP3|EXMEM|ResultULA[14]~107_combout\ & ((\PIP3|ULA|Mux45~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight1~85_combout\,
	datab => \PIP3|ULA|Mux45~4_combout\,
	datac => \PIP3|EXMEM|ResultULA[14]~107_combout\,
	combout => \PIP3|EXMEM|ResultULA[9]~1_combout\);

-- Location: LCCOMB_X74_Y20_N28
\PIP3|EXMEM|ResultULA[9]~reg0_Duplicate_1SLOAD_MUX\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[9]~reg0_Duplicate_1SLOAD_MUX_combout\ = (\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & (\PIP3|ULA|Mux45~14_combout\)) # (!\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & ((\PIP3|EXMEM|ResultULA[9]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|Mux45~14_combout\,
	datad => \PIP3|EXMEM|ResultULA[9]~1_combout\,
	combout => \PIP3|EXMEM|ResultULA[9]~reg0_Duplicate_1SLOAD_MUX_combout\);

-- Location: LCFF_X74_Y20_N29
\PIP3|EXMEM|ResultULA[9]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|EXMEM|ResultULA[9]~reg0_Duplicate_1SLOAD_MUX_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|ResultULA[9]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X74_Y20_N4
\PIP3|EXMEM|ResultULA[9]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[9]~61_combout\ = (\PIP3|EXMEM|ResultULA[9]~reg0_Duplicate_1_regout\) # (!\PIP3|EXMEM|ResultULA[0]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|EXMEM|ResultULA[9]~reg0_Duplicate_1_regout\,
	datad => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	combout => \PIP3|EXMEM|ResultULA[9]~61_combout\);

-- Location: LCFF_X76_Y18_N5
\PIP4|MEMWB|ResultULA[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP3|EXMEM|ResultULA[9]~61_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|ResultULA\(9));

-- Location: LCCOMB_X76_Y18_N4
\PIP5|WriData[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP5|WriData[9]~9_combout\ = (!\rst~combout\ & ((\PIP4|MEMWB|MemparaRegOUT~regout\ & (\PIP4|MEMWB|ResultULA\(9))) # (!\PIP4|MEMWB|MemparaRegOUT~regout\ & ((\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP4|MEMWB|MemparaRegOUT~regout\,
	datab => \rst~combout\,
	datac => \PIP4|MEMWB|ResultULA\(9),
	datad => \PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(9),
	combout => \PIP5|WriData[9]~9_combout\);

-- Location: LCCOMB_X81_Y22_N2
\PIP2|DataEscrita[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|DataEscrita[9]~9_combout\ = (\PIP2|isJALout~3_combout\ & ((\PIP5|WriData[9]~9_combout\))) # (!\PIP2|isJALout~3_combout\ & (\PIP1|IFID|PC4OUT\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(9),
	datac => \PIP5|WriData[9]~9_combout\,
	datad => \PIP2|isJALout~3_combout\,
	combout => \PIP2|DataEscrita[9]~9_combout\);

-- Location: LCCOMB_X89_Y21_N22
\PIP2|BREG|regs[20][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[20][9]~feeder_combout\ = \PIP2|DataEscrita[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[9]~9_combout\,
	combout => \PIP2|BREG|regs[20][9]~feeder_combout\);

-- Location: LCFF_X89_Y21_N23
\PIP2|BREG|regs[20][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[20][9]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[20][9]~regout\);

-- Location: LCFF_X93_Y21_N15
\PIP2|BREG|regs[17][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[9]~9_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[17][9]~regout\);

-- Location: LCCOMB_X93_Y21_N14
\PIP2|BREG|Mux22~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux22~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[17][9]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[16][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP2|BREG|regs[16][9]~regout\,
	datac => \PIP2|BREG|regs[17][9]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux22~4_combout\);

-- Location: LCCOMB_X89_Y21_N4
\PIP2|BREG|Mux22~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux22~5_combout\ = (\PIP2|BREG|Mux22~4_combout\ & ((\PIP2|BREG|regs[21][9]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP2|BREG|Mux22~4_combout\ & (((\PIP2|BREG|regs[20][9]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[21][9]~regout\,
	datab => \PIP2|BREG|regs[20][9]~regout\,
	datac => \PIP2|BREG|Mux22~4_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux22~5_combout\);

-- Location: LCCOMB_X94_Y23_N4
\PIP2|BREG|regs[24][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[24][9]~feeder_combout\ = \PIP2|DataEscrita[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[9]~9_combout\,
	combout => \PIP2|BREG|regs[24][9]~feeder_combout\);

-- Location: LCFF_X94_Y23_N5
\PIP2|BREG|regs[24][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[24][9]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[24][9]~regout\);

-- Location: LCCOMB_X93_Y24_N28
\PIP2|BREG|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux22~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[25][9]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[24][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[25][9]~regout\,
	datab => \PIP2|BREG|regs[24][9]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux22~2_combout\);

-- Location: LCCOMB_X93_Y24_N16
\PIP2|BREG|Mux22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux22~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux22~2_combout\ & ((\PIP2|BREG|regs[29][9]~regout\))) # (!\PIP2|BREG|Mux22~2_combout\ & (\PIP2|BREG|regs[28][9]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[28][9]~regout\,
	datab => \PIP2|BREG|regs[29][9]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux22~2_combout\,
	combout => \PIP2|BREG|Mux22~3_combout\);

-- Location: LCCOMB_X79_Y24_N8
\PIP2|BREG|Mux22~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux22~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux22~3_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|Mux22~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP2|BREG|Mux22~5_combout\,
	datad => \PIP2|BREG|Mux22~3_combout\,
	combout => \PIP2|BREG|Mux22~6_combout\);

-- Location: LCCOMB_X89_Y17_N10
\PIP2|BREG|regs[19][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[19][9]~feeder_combout\ = \PIP2|DataEscrita[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[9]~9_combout\,
	combout => \PIP2|BREG|regs[19][9]~feeder_combout\);

-- Location: LCFF_X89_Y17_N11
\PIP2|BREG|regs[19][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[19][9]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[19][9]~regout\);

-- Location: LCCOMB_X87_Y20_N18
\PIP2|BREG|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux22~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|regs[22][9]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|regs[18][9]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[18][9]~regout\,
	datab => \PIP2|BREG|regs[22][9]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux22~0_combout\);

-- Location: LCCOMB_X88_Y17_N22
\PIP2|BREG|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux22~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux22~0_combout\ & (\PIP2|BREG|regs[23][9]~regout\)) # (!\PIP2|BREG|Mux22~0_combout\ & ((\PIP2|BREG|regs[19][9]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[23][9]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|regs[19][9]~regout\,
	datad => \PIP2|BREG|Mux22~0_combout\,
	combout => \PIP2|BREG|Mux22~1_combout\);

-- Location: LCCOMB_X77_Y24_N4
\PIP2|BREG|Mux22~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux22~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux22~6_combout\ & (\PIP2|BREG|Mux22~8_combout\)) # (!\PIP2|BREG|Mux22~6_combout\ & ((\PIP2|BREG|Mux22~1_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux22~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux22~8_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|Mux22~6_combout\,
	datad => \PIP2|BREG|Mux22~1_combout\,
	combout => \PIP2|BREG|Mux22~9_combout\);

-- Location: LCCOMB_X79_Y26_N24
\PIP2|BREG|regs[11][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[11][9]~feeder_combout\ = \PIP2|DataEscrita[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[9]~9_combout\,
	combout => \PIP2|BREG|regs[11][9]~feeder_combout\);

-- Location: LCFF_X79_Y26_N25
\PIP2|BREG|regs[11][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[11][9]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[11][9]~regout\);

-- Location: LCCOMB_X81_Y24_N30
\PIP2|BREG|regs[1][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[1][9]~feeder_combout\ = \PIP2|DataEscrita[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[9]~9_combout\,
	combout => \PIP2|BREG|regs[1][9]~feeder_combout\);

-- Location: LCFF_X81_Y24_N31
\PIP2|BREG|regs[1][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[1][9]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[1][9]~regout\);

-- Location: LCCOMB_X80_Y26_N14
\PIP2|BREG|Mux22~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux22~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|regs[9][9]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|regs[1][9]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[9][9]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP2|BREG|regs[1][9]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux22~10_combout\);

-- Location: LCCOMB_X80_Y26_N28
\PIP2|BREG|Mux22~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux22~11_combout\ = (\PIP2|BREG|Mux22~10_combout\ & (((\PIP2|BREG|regs[11][9]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP2|BREG|Mux22~10_combout\ & (\PIP2|BREG|regs[3][9]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[3][9]~regout\,
	datab => \PIP2|BREG|regs[11][9]~regout\,
	datac => \PIP2|BREG|Mux22~10_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux22~11_combout\);

-- Location: LCCOMB_X89_Y26_N18
\PIP2|BREG|Mux22~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux22~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[6][9]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[4][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[6][9]~regout\,
	datab => \PIP2|BREG|regs[4][9]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux22~12_combout\);

-- Location: LCCOMB_X78_Y24_N30
\PIP2|BREG|Mux22~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux22~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux22~12_combout\ & (\PIP2|BREG|regs[14][9]~regout\)) # (!\PIP2|BREG|Mux22~12_combout\ & ((\PIP2|BREG|regs[12][9]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux22~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[14][9]~regout\,
	datac => \PIP2|BREG|regs[12][9]~regout\,
	datad => \PIP2|BREG|Mux22~12_combout\,
	combout => \PIP2|BREG|Mux22~13_combout\);

-- Location: LCCOMB_X77_Y24_N12
\PIP2|BREG|Mux22~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux22~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)) # (\PIP2|BREG|Mux22~13_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|Mux22~15_combout\ & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux22~15_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP2|BREG|Mux22~13_combout\,
	combout => \PIP2|BREG|Mux22~16_combout\);

-- Location: LCCOMB_X77_Y24_N2
\PIP2|BREG|Mux22~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux22~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux22~16_combout\ & (\PIP2|BREG|Mux22~18_combout\)) # (!\PIP2|BREG|Mux22~16_combout\ & ((\PIP2|BREG|Mux22~11_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux22~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux22~18_combout\,
	datab => \PIP2|BREG|Mux22~11_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP2|BREG|Mux22~16_combout\,
	combout => \PIP2|BREG|Mux22~19_combout\);

-- Location: LCCOMB_X77_Y24_N8
\PIP2|BREG|Mux22~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux22~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & (\PIP2|BREG|Mux22~9_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & ((\PIP2|BREG|Mux22~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25),
	datac => \PIP2|BREG|Mux22~9_combout\,
	datad => \PIP2|BREG|Mux22~19_combout\,
	combout => \PIP2|BREG|Mux22~20_combout\);

-- Location: LCCOMB_X77_Y22_N28
\PIP2|IDEX|PCbranch[9]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|PCbranch[9]~7_combout\ = (\PIP2|process_1~4_combout\ & ((\PIP2|BREG|Mux22~20_combout\))) # (!\PIP2|process_1~4_combout\ & (\PIP2|SOMB|result[9]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|process_1~4_combout\,
	datab => \PIP2|SOMB|result[9]~14_combout\,
	datad => \PIP2|BREG|Mux22~20_combout\,
	combout => \PIP2|IDEX|PCbranch[9]~7_combout\);

-- Location: LCFF_X77_Y22_N29
\PIP2|IDEX|PCbranch[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|PCbranch[9]~7_combout\,
	sdata => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(7),
	aclr => \rst~combout\,
	sload => \PIP2|CTRL|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|PCbranch\(9));

-- Location: LCCOMB_X81_Y22_N14
\PIP1|PCatualaux2[9]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[9]~7_combout\ = (\inicio~regout\ & ((\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP2|IDEX|PCbranch\(9)))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP1|IFID|PC4OUT\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(9),
	datab => \PIP2|IDEX|PCbranch\(9),
	datac => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datad => \inicio~regout\,
	combout => \PIP1|PCatualaux2[9]~7_combout\);

-- Location: LCCOMB_X75_Y23_N16
\PIP3|EXMEM|ResultULA[0]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[0]~52_combout\ = (\PIP3|EXMEM|ResultULA[0]~reg0_Duplicate_1_regout\) # (!\PIP3|EXMEM|ResultULA[0]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[0]~reg0_Duplicate_1_regout\,
	datac => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	combout => \PIP3|EXMEM|ResultULA[0]~52_combout\);

-- Location: LCFF_X80_Y19_N17
\PIP4|MEMWB|ResultULA[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP3|EXMEM|ResultULA[0]~52_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|ResultULA\(0));

-- Location: LCCOMB_X80_Y19_N16
\PIP5|WriData[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP5|WriData[0]~0_combout\ = (!\rst~combout\ & ((\PIP4|MEMWB|MemparaRegOUT~regout\ & (\PIP4|MEMWB|ResultULA\(0))) # (!\PIP4|MEMWB|MemparaRegOUT~regout\ & ((\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP4|MEMWB|MemparaRegOUT~regout\,
	datab => \rst~combout\,
	datac => \PIP4|MEMWB|ResultULA\(0),
	datad => \PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(0),
	combout => \PIP5|WriData[0]~0_combout\);

-- Location: LCCOMB_X82_Y18_N16
\PIP2|DataEscrita[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|DataEscrita[0]~0_combout\ = (\PIP2|isJALout~3_combout\ & ((\PIP5|WriData[0]~0_combout\))) # (!\PIP2|isJALout~3_combout\ & (\PIP1|IFID|PCatualOUT[0]~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PCatualOUT[0]~_Duplicate_1_regout\,
	datac => \PIP5|WriData[0]~0_combout\,
	datad => \PIP2|isJALout~3_combout\,
	combout => \PIP2|DataEscrita[0]~0_combout\);

-- Location: LCFF_X82_Y25_N9
\PIP2|BREG|regs[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[0]~0_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[3][0]~regout\);

-- Location: LCCOMB_X81_Y25_N30
\PIP2|BREG|Mux63~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux63~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[3][0]~regout\))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[1][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[1][0]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|regs[3][0]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \PIP2|BREG|Mux63~14_combout\);

-- Location: LCCOMB_X80_Y25_N26
\PIP2|BREG|Mux63~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux63~15_combout\ = (\PIP2|BREG|Mux63~14_combout\) # ((\PIP2|BREG|regs[2][0]~regout\ & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[2][0]~regout\,
	datab => \PIP2|BREG|Mux63~14_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux63~15_combout\);

-- Location: LCCOMB_X81_Y20_N8
\PIP2|BREG|Mux63~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux63~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|Mux63~13_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux63~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux63~13_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP2|BREG|Mux63~15_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux63~16_combout\);

-- Location: LCCOMB_X93_Y26_N28
\PIP2|BREG|regs[7][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[7][0]~feeder_combout\ = \PIP2|DataEscrita[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[0]~0_combout\,
	combout => \PIP2|BREG|regs[7][0]~feeder_combout\);

-- Location: LCFF_X93_Y26_N29
\PIP2|BREG|regs[7][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[7][0]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[7][0]~regout\);

-- Location: LCFF_X93_Y27_N13
\PIP2|BREG|regs[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[0]~0_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[5][0]~regout\);

-- Location: LCCOMB_X92_Y27_N28
\PIP2|BREG|Mux63~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux63~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[5][0]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[4][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[4][0]~regout\,
	datab => \PIP2|BREG|regs[5][0]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux63~10_combout\);

-- Location: LCCOMB_X92_Y27_N22
\PIP2|BREG|Mux63~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux63~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux63~10_combout\ & ((\PIP2|BREG|regs[7][0]~regout\))) # (!\PIP2|BREG|Mux63~10_combout\ & (\PIP2|BREG|regs[6][0]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux63~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[6][0]~regout\,
	datab => \PIP2|BREG|regs[7][0]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP2|BREG|Mux63~10_combout\,
	combout => \PIP2|BREG|Mux63~11_combout\);

-- Location: LCCOMB_X82_Y18_N14
\PIP2|BREG|Mux63~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux63~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux63~16_combout\ & (\PIP2|BREG|Mux63~18_combout\)) # (!\PIP2|BREG|Mux63~16_combout\ & ((\PIP2|BREG|Mux63~11_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux63~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux63~18_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP2|BREG|Mux63~16_combout\,
	datad => \PIP2|BREG|Mux63~11_combout\,
	combout => \PIP2|BREG|Mux63~19_combout\);

-- Location: LCFF_X86_Y21_N13
\PIP2|BREG|regs[30][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[0]~0_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[30][0]~regout\);

-- Location: LCCOMB_X85_Y21_N12
\PIP2|BREG|regs[26][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[26][0]~feeder_combout\ = \PIP2|DataEscrita[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[0]~0_combout\,
	combout => \PIP2|BREG|regs[26][0]~feeder_combout\);

-- Location: LCFF_X85_Y21_N13
\PIP2|BREG|regs[26][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[26][0]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[26][0]~regout\);

-- Location: LCCOMB_X85_Y18_N2
\PIP2|BREG|Mux63~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux63~3_combout\ = (\PIP2|BREG|Mux63~2_combout\ & ((\PIP2|BREG|regs[30][0]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP2|BREG|Mux63~2_combout\ & (((\PIP2|BREG|regs[26][0]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux63~2_combout\,
	datab => \PIP2|BREG|regs[30][0]~regout\,
	datac => \PIP2|BREG|regs[26][0]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux63~3_combout\);

-- Location: LCCOMB_X93_Y18_N28
\PIP2|BREG|regs[24][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[24][0]~feeder_combout\ = \PIP2|DataEscrita[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[0]~0_combout\,
	combout => \PIP2|BREG|regs[24][0]~feeder_combout\);

-- Location: LCFF_X93_Y18_N29
\PIP2|BREG|regs[24][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[24][0]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[24][0]~regout\);

-- Location: LCCOMB_X93_Y20_N24
\PIP2|BREG|regs[20][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[20][0]~feeder_combout\ = \PIP2|DataEscrita[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[0]~0_combout\,
	combout => \PIP2|BREG|regs[20][0]~feeder_combout\);

-- Location: LCFF_X93_Y20_N25
\PIP2|BREG|regs[20][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[20][0]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[20][0]~regout\);

-- Location: LCCOMB_X94_Y21_N14
\PIP2|BREG|Mux63~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux63~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|regs[20][0]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[16][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[16][0]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[20][0]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux63~4_combout\);

-- Location: LCCOMB_X93_Y18_N20
\PIP2|BREG|Mux63~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux63~5_combout\ = (\PIP2|BREG|Mux63~4_combout\ & ((\PIP2|BREG|regs[28][0]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP2|BREG|Mux63~4_combout\ & (((\PIP2|BREG|regs[24][0]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[28][0]~regout\,
	datab => \PIP2|BREG|regs[24][0]~regout\,
	datac => \PIP2|BREG|Mux63~4_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux63~5_combout\);

-- Location: LCCOMB_X85_Y18_N4
\PIP2|BREG|Mux63~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux63~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux63~3_combout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & \PIP2|BREG|Mux63~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|Mux63~3_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \PIP2|BREG|Mux63~5_combout\,
	combout => \PIP2|BREG|Mux63~6_combout\);

-- Location: LCFF_X85_Y20_N3
\PIP2|BREG|regs[21][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[0]~0_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[21][0]~regout\);

-- Location: LCCOMB_X92_Y20_N0
\PIP2|BREG|regs[25][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[25][0]~feeder_combout\ = \PIP2|DataEscrita[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[0]~0_combout\,
	combout => \PIP2|BREG|regs[25][0]~feeder_combout\);

-- Location: LCFF_X92_Y20_N1
\PIP2|BREG|regs[25][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[25][0]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[25][0]~regout\);

-- Location: LCCOMB_X92_Y20_N18
\PIP2|BREG|Mux63~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux63~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|regs[25][0]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[17][0]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[17][0]~regout\,
	datab => \PIP2|BREG|regs[25][0]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux63~0_combout\);

-- Location: LCCOMB_X85_Y20_N14
\PIP2|BREG|Mux63~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux63~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux63~0_combout\ & (\PIP2|BREG|regs[29][0]~regout\)) # (!\PIP2|BREG|Mux63~0_combout\ & ((\PIP2|BREG|regs[21][0]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux63~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[29][0]~regout\,
	datab => \PIP2|BREG|regs[21][0]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP2|BREG|Mux63~0_combout\,
	combout => \PIP2|BREG|Mux63~1_combout\);

-- Location: LCCOMB_X85_Y18_N30
\PIP2|BREG|Mux63~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux63~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux63~6_combout\ & (\PIP2|BREG|Mux63~8_combout\)) # (!\PIP2|BREG|Mux63~6_combout\ & ((\PIP2|BREG|Mux63~1_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux63~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux63~8_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datac => \PIP2|BREG|Mux63~6_combout\,
	datad => \PIP2|BREG|Mux63~1_combout\,
	combout => \PIP2|BREG|Mux63~9_combout\);

-- Location: LCCOMB_X82_Y18_N8
\PIP2|BREG|Mux63~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux63~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & ((\PIP2|BREG|Mux63~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & (\PIP2|BREG|Mux63~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20),
	datac => \PIP2|BREG|Mux63~19_combout\,
	datad => \PIP2|BREG|Mux63~9_combout\,
	combout => \PIP2|BREG|Mux63~20_combout\);

-- Location: LCFF_X71_Y21_N17
\PIP2|IDEX|saida2[0]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP2|BREG|Mux63~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida2[0]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X81_Y18_N22
\PIP2|IDEX|saida2[0]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida2[0]~32_combout\ = (\PIP2|IDEX|saida2[0]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datac => \PIP2|IDEX|saida2[0]~reg0_Duplicate_1_regout\,
	combout => \PIP2|IDEX|saida2[0]~32_combout\);

-- Location: LCCOMB_X81_Y18_N12
\PIP3|EXMEM|wrtData[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|wrtData[0]~feeder_combout\ = \PIP2|IDEX|saida2[0]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|IDEX|saida2[0]~32_combout\,
	combout => \PIP3|EXMEM|wrtData[0]~feeder_combout\);

-- Location: LCFF_X81_Y18_N13
\PIP3|EXMEM|wrtData[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|EXMEM|wrtData[0]~feeder_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|wrtData\(0));

-- Location: LCCOMB_X78_Y19_N4
\PIP5|WriData[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP5|WriData[7]~7_combout\ = (!\rst~combout\ & ((\PIP4|MEMWB|MemparaRegOUT~regout\ & (\PIP4|MEMWB|ResultULA\(7))) # (!\PIP4|MEMWB|MemparaRegOUT~regout\ & ((\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP4|MEMWB|MemparaRegOUT~regout\,
	datab => \rst~combout\,
	datac => \PIP4|MEMWB|ResultULA\(7),
	datad => \PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(7),
	combout => \PIP5|WriData[7]~7_combout\);

-- Location: LCCOMB_X77_Y20_N8
\PIP2|DataEscrita[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|DataEscrita[7]~7_combout\ = (\PIP2|isJALout~3_combout\ & ((\PIP5|WriData[7]~7_combout\))) # (!\PIP2|isJALout~3_combout\ & (\PIP1|IFID|PC4OUT\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(7),
	datab => \PIP5|WriData[7]~7_combout\,
	datad => \PIP2|isJALout~3_combout\,
	combout => \PIP2|DataEscrita[7]~7_combout\);

-- Location: LCFF_X79_Y24_N3
\PIP2|BREG|regs[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[7]~7_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[3][7]~regout\);

-- Location: LCCOMB_X78_Y25_N26
\PIP2|BREG|Mux24~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux24~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|regs[9][7]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|regs[1][7]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[9][7]~regout\,
	datab => \PIP2|BREG|regs[1][7]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux24~10_combout\);

-- Location: LCCOMB_X79_Y24_N0
\PIP2|BREG|Mux24~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux24~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux24~10_combout\ & (\PIP2|BREG|regs[11][7]~regout\)) # (!\PIP2|BREG|Mux24~10_combout\ & ((\PIP2|BREG|regs[3][7]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux24~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[11][7]~regout\,
	datab => \PIP2|BREG|regs[3][7]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP2|BREG|Mux24~10_combout\,
	combout => \PIP2|BREG|Mux24~11_combout\);

-- Location: LCCOMB_X91_Y26_N20
\PIP2|BREG|regs[5][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[5][7]~feeder_combout\ = \PIP2|DataEscrita[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[7]~7_combout\,
	combout => \PIP2|BREG|regs[5][7]~feeder_combout\);

-- Location: LCFF_X91_Y26_N21
\PIP2|BREG|regs[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[5][7]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[5][7]~regout\);

-- Location: LCCOMB_X91_Y26_N10
\PIP2|BREG|Mux24~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux24~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[7][7]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|regs[5][7]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[7][7]~regout\,
	datab => \PIP2|BREG|regs[5][7]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux24~17_combout\);

-- Location: LCCOMB_X79_Y26_N22
\PIP2|BREG|Mux24~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux24~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux24~17_combout\ & ((\PIP2|BREG|regs[15][7]~regout\))) # (!\PIP2|BREG|Mux24~17_combout\ & (\PIP2|BREG|regs[13][7]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux24~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[13][7]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP2|BREG|regs[15][7]~regout\,
	datad => \PIP2|BREG|Mux24~17_combout\,
	combout => \PIP2|BREG|Mux24~18_combout\);

-- Location: LCFF_X77_Y23_N19
\PIP2|BREG|regs[8][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[7]~7_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[8][7]~regout\);

-- Location: LCCOMB_X79_Y22_N0
\PIP2|BREG|Mux24~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux24~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[10][7]~regout\))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[8][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|regs[8][7]~regout\,
	datac => \PIP2|BREG|regs[10][7]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux24~14_combout\);

-- Location: LCCOMB_X79_Y24_N26
\PIP2|BREG|Mux24~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux24~15_combout\ = (\PIP2|BREG|Mux24~14_combout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[2][7]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|regs[2][7]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux24~14_combout\,
	combout => \PIP2|BREG|Mux24~15_combout\);

-- Location: LCFF_X86_Y24_N7
\PIP2|BREG|regs[12][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[7]~7_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[12][7]~regout\);

-- Location: LCFF_X87_Y24_N17
\PIP2|BREG|regs[14][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[7]~7_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[14][7]~regout\);

-- Location: LCCOMB_X89_Y26_N22
\PIP2|BREG|Mux24~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux24~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|regs[6][7]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[4][7]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[4][7]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|regs[6][7]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux24~12_combout\);

-- Location: LCCOMB_X87_Y24_N26
\PIP2|BREG|Mux24~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux24~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux24~12_combout\ & ((\PIP2|BREG|regs[14][7]~regout\))) # (!\PIP2|BREG|Mux24~12_combout\ & (\PIP2|BREG|regs[12][7]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux24~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[12][7]~regout\,
	datac => \PIP2|BREG|regs[14][7]~regout\,
	datad => \PIP2|BREG|Mux24~12_combout\,
	combout => \PIP2|BREG|Mux24~13_combout\);

-- Location: LCCOMB_X79_Y24_N12
\PIP2|BREG|Mux24~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux24~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux24~13_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|Mux24~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP2|BREG|Mux24~15_combout\,
	datac => \PIP2|BREG|Mux24~13_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux24~16_combout\);

-- Location: LCCOMB_X79_Y24_N14
\PIP2|BREG|Mux24~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux24~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux24~16_combout\ & ((\PIP2|BREG|Mux24~18_combout\))) # (!\PIP2|BREG|Mux24~16_combout\ & (\PIP2|BREG|Mux24~11_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux24~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP2|BREG|Mux24~11_combout\,
	datac => \PIP2|BREG|Mux24~18_combout\,
	datad => \PIP2|BREG|Mux24~16_combout\,
	combout => \PIP2|BREG|Mux24~19_combout\);

-- Location: LCCOMB_X90_Y18_N18
\PIP2|BREG|regs[30][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[30][7]~feeder_combout\ = \PIP2|DataEscrita[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[7]~7_combout\,
	combout => \PIP2|BREG|regs[30][7]~feeder_combout\);

-- Location: LCFF_X90_Y18_N19
\PIP2|BREG|regs[30][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[30][7]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[30][7]~regout\);

-- Location: LCFF_X88_Y21_N21
\PIP2|BREG|regs[26][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[7]~7_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[26][7]~regout\);

-- Location: LCCOMB_X90_Y17_N10
\PIP2|BREG|Mux24~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux24~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[27][7]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[26][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[27][7]~regout\,
	datab => \PIP2|BREG|regs[26][7]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux24~7_combout\);

-- Location: LCCOMB_X90_Y17_N20
\PIP2|BREG|Mux24~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux24~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux24~7_combout\ & (\PIP2|BREG|regs[31][7]~regout\)) # (!\PIP2|BREG|Mux24~7_combout\ & ((\PIP2|BREG|regs[30][7]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux24~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[31][7]~regout\,
	datab => \PIP2|BREG|regs[30][7]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux24~7_combout\,
	combout => \PIP2|BREG|Mux24~8_combout\);

-- Location: LCFF_X94_Y23_N23
\PIP2|BREG|regs[24][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[7]~7_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[24][7]~regout\);

-- Location: LCCOMB_X94_Y23_N22
\PIP2|BREG|Mux24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux24~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[25][7]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[24][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[25][7]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|regs[24][7]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux24~2_combout\);

-- Location: LCCOMB_X94_Y18_N20
\PIP2|BREG|Mux24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux24~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux24~2_combout\ & ((\PIP2|BREG|regs[29][7]~regout\))) # (!\PIP2|BREG|Mux24~2_combout\ & (\PIP2|BREG|regs[28][7]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[28][7]~regout\,
	datab => \PIP2|BREG|regs[29][7]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux24~2_combout\,
	combout => \PIP2|BREG|Mux24~3_combout\);

-- Location: LCCOMB_X91_Y21_N22
\PIP2|BREG|Mux24~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux24~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)) # (\PIP2|BREG|Mux24~3_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|Mux24~5_combout\ & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux24~5_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP2|BREG|Mux24~3_combout\,
	combout => \PIP2|BREG|Mux24~6_combout\);

-- Location: LCCOMB_X91_Y21_N16
\PIP2|BREG|Mux24~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux24~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux24~6_combout\ & ((\PIP2|BREG|Mux24~8_combout\))) # (!\PIP2|BREG|Mux24~6_combout\ & (\PIP2|BREG|Mux24~1_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux24~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux24~1_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|Mux24~8_combout\,
	datad => \PIP2|BREG|Mux24~6_combout\,
	combout => \PIP2|BREG|Mux24~9_combout\);

-- Location: LCCOMB_X77_Y24_N26
\PIP2|BREG|Mux24~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux24~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & ((\PIP2|BREG|Mux24~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & (\PIP2|BREG|Mux24~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25),
	datac => \PIP2|BREG|Mux24~19_combout\,
	datad => \PIP2|BREG|Mux24~9_combout\,
	combout => \PIP2|BREG|Mux24~20_combout\);

-- Location: LCCOMB_X77_Y22_N26
\PIP2|IDEX|PCbranch[7]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|PCbranch[7]~5_combout\ = (\PIP2|process_1~4_combout\ & ((\PIP2|BREG|Mux24~20_combout\))) # (!\PIP2|process_1~4_combout\ & (\PIP2|SOMB|result[7]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|process_1~4_combout\,
	datab => \PIP2|SOMB|result[7]~10_combout\,
	datad => \PIP2|BREG|Mux24~20_combout\,
	combout => \PIP2|IDEX|PCbranch[7]~5_combout\);

-- Location: LCFF_X77_Y22_N27
\PIP2|IDEX|PCbranch[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|PCbranch[7]~5_combout\,
	sdata => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(5),
	aclr => \rst~combout\,
	sload => \PIP2|CTRL|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|PCbranch\(7));

-- Location: LCCOMB_X75_Y20_N16
\PIP1|PCatualaux2[7]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[7]~5_combout\ = (\inicio~regout\ & ((\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP2|IDEX|PCbranch\(7)))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP1|IFID|PC4OUT\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datab => \PIP1|IFID|PC4OUT\(7),
	datac => \PIP2|IDEX|PCbranch\(7),
	datad => \inicio~regout\,
	combout => \PIP1|PCatualaux2[7]~5_combout\);

-- Location: LCCOMB_X77_Y21_N22
\PIP2|imm32[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|imm32[3]~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(3)) # ((\PIP2|CTRL|Mux5~2_combout\ & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|CTRL|Mux5~2_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(9),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(3),
	combout => \PIP2|imm32[3]~3_combout\);

-- Location: LCCOMB_X78_Y21_N4
\PIP2|SOMB|result[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|SOMB|result[3]~2_combout\ = (\PIP2|imm32[1]~1_combout\ & ((\PIP1|IFID|PC4OUT\(3) & (\PIP2|SOMB|result[2]~1\ & VCC)) # (!\PIP1|IFID|PC4OUT\(3) & (!\PIP2|SOMB|result[2]~1\)))) # (!\PIP2|imm32[1]~1_combout\ & ((\PIP1|IFID|PC4OUT\(3) & 
-- (!\PIP2|SOMB|result[2]~1\)) # (!\PIP1|IFID|PC4OUT\(3) & ((\PIP2|SOMB|result[2]~1\) # (GND)))))
-- \PIP2|SOMB|result[3]~3\ = CARRY((\PIP2|imm32[1]~1_combout\ & (!\PIP1|IFID|PC4OUT\(3) & !\PIP2|SOMB|result[2]~1\)) # (!\PIP2|imm32[1]~1_combout\ & ((!\PIP2|SOMB|result[2]~1\) # (!\PIP1|IFID|PC4OUT\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|imm32[1]~1_combout\,
	datab => \PIP1|IFID|PC4OUT\(3),
	datad => VCC,
	cin => \PIP2|SOMB|result[2]~1\,
	combout => \PIP2|SOMB|result[3]~2_combout\,
	cout => \PIP2|SOMB|result[3]~3\);

-- Location: LCCOMB_X78_Y21_N8
\PIP2|SOMB|result[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|SOMB|result[5]~6_combout\ = (\PIP1|IFID|PC4OUT\(5) & ((\PIP2|imm32[3]~3_combout\ & (\PIP2|SOMB|result[4]~5\ & VCC)) # (!\PIP2|imm32[3]~3_combout\ & (!\PIP2|SOMB|result[4]~5\)))) # (!\PIP1|IFID|PC4OUT\(5) & ((\PIP2|imm32[3]~3_combout\ & 
-- (!\PIP2|SOMB|result[4]~5\)) # (!\PIP2|imm32[3]~3_combout\ & ((\PIP2|SOMB|result[4]~5\) # (GND)))))
-- \PIP2|SOMB|result[5]~7\ = CARRY((\PIP1|IFID|PC4OUT\(5) & (!\PIP2|imm32[3]~3_combout\ & !\PIP2|SOMB|result[4]~5\)) # (!\PIP1|IFID|PC4OUT\(5) & ((!\PIP2|SOMB|result[4]~5\) # (!\PIP2|imm32[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(5),
	datab => \PIP2|imm32[3]~3_combout\,
	datad => VCC,
	cin => \PIP2|SOMB|result[4]~5\,
	combout => \PIP2|SOMB|result[5]~6_combout\,
	cout => \PIP2|SOMB|result[5]~7\);

-- Location: LCCOMB_X76_Y21_N20
\PIP2|IDEX|PCbranch[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|PCbranch[6]~4_combout\ = (\PIP2|process_1~4_combout\ & (\PIP2|BREG|Mux25~20_combout\)) # (!\PIP2|process_1~4_combout\ & ((\PIP2|SOMB|result[6]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux25~20_combout\,
	datab => \PIP2|process_1~4_combout\,
	datad => \PIP2|SOMB|result[6]~8_combout\,
	combout => \PIP2|IDEX|PCbranch[6]~4_combout\);

-- Location: LCFF_X76_Y21_N21
\PIP2|IDEX|PCbranch[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|PCbranch[6]~4_combout\,
	sdata => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(4),
	aclr => \rst~combout\,
	sload => \PIP2|CTRL|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|PCbranch\(6));

-- Location: LCCOMB_X81_Y22_N0
\PIP1|PCatualaux2[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[6]~4_combout\ = (\inicio~regout\ & ((\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP2|IDEX|PCbranch\(6)))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP1|IFID|PC4OUT\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(6),
	datab => \PIP2|IDEX|PCbranch\(6),
	datac => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datad => \inicio~regout\,
	combout => \PIP1|PCatualaux2[6]~4_combout\);

-- Location: LCCOMB_X89_Y18_N22
\PIP2|BREG|regs[22][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[22][5]~feeder_combout\ = \PIP2|DataEscrita[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[5]~5_combout\,
	combout => \PIP2|BREG|regs[22][5]~feeder_combout\);

-- Location: LCFF_X89_Y18_N23
\PIP2|BREG|regs[22][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[22][5]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[22][5]~regout\);

-- Location: LCCOMB_X87_Y20_N26
\PIP2|BREG|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux26~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|regs[22][5]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|regs[18][5]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[18][5]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|regs[22][5]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux26~0_combout\);

-- Location: LCCOMB_X86_Y20_N26
\PIP2|BREG|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux26~1_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux26~0_combout\ & (\PIP2|BREG|regs[23][5]~regout\)) # (!\PIP2|BREG|Mux26~0_combout\ & ((\PIP2|BREG|regs[19][5]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[23][5]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|Mux26~0_combout\,
	datad => \PIP2|BREG|regs[19][5]~regout\,
	combout => \PIP2|BREG|Mux26~1_combout\);

-- Location: LCCOMB_X90_Y18_N20
\PIP2|BREG|regs[30][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[30][5]~feeder_combout\ = \PIP2|DataEscrita[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[5]~5_combout\,
	combout => \PIP2|BREG|regs[30][5]~feeder_combout\);

-- Location: LCFF_X90_Y18_N21
\PIP2|BREG|regs[30][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[30][5]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[30][5]~regout\);

-- Location: LCCOMB_X93_Y17_N16
\PIP2|BREG|regs[27][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[27][5]~feeder_combout\ = \PIP2|DataEscrita[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[5]~5_combout\,
	combout => \PIP2|BREG|regs[27][5]~feeder_combout\);

-- Location: LCFF_X93_Y17_N17
\PIP2|BREG|regs[27][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[27][5]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[27][5]~regout\);

-- Location: LCCOMB_X91_Y17_N0
\PIP2|BREG|Mux26~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux26~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[27][5]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[26][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[26][5]~regout\,
	datab => \PIP2|BREG|regs[27][5]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux26~7_combout\);

-- Location: LCCOMB_X91_Y17_N4
\PIP2|BREG|Mux26~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux26~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux26~7_combout\ & (\PIP2|BREG|regs[31][5]~regout\)) # (!\PIP2|BREG|Mux26~7_combout\ & ((\PIP2|BREG|regs[30][5]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux26~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP2|BREG|regs[31][5]~regout\,
	datac => \PIP2|BREG|regs[30][5]~regout\,
	datad => \PIP2|BREG|Mux26~7_combout\,
	combout => \PIP2|BREG|Mux26~8_combout\);

-- Location: LCCOMB_X93_Y23_N0
\PIP2|BREG|regs[28][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[28][5]~feeder_combout\ = \PIP2|DataEscrita[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[5]~5_combout\,
	combout => \PIP2|BREG|regs[28][5]~feeder_combout\);

-- Location: LCFF_X93_Y23_N1
\PIP2|BREG|regs[28][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[28][5]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[28][5]~regout\);

-- Location: LCCOMB_X93_Y18_N2
\PIP2|BREG|regs[24][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[24][5]~feeder_combout\ = \PIP2|DataEscrita[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[5]~5_combout\,
	combout => \PIP2|BREG|regs[24][5]~feeder_combout\);

-- Location: LCFF_X93_Y18_N3
\PIP2|BREG|regs[24][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[24][5]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[24][5]~regout\);

-- Location: LCCOMB_X93_Y18_N8
\PIP2|BREG|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux26~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[25][5]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[24][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[25][5]~regout\,
	datab => \PIP2|BREG|regs[24][5]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux26~2_combout\);

-- Location: LCCOMB_X93_Y20_N2
\PIP2|BREG|Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux26~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux26~2_combout\ & (\PIP2|BREG|regs[29][5]~regout\)) # (!\PIP2|BREG|Mux26~2_combout\ & ((\PIP2|BREG|regs[28][5]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[29][5]~regout\,
	datab => \PIP2|BREG|regs[28][5]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux26~2_combout\,
	combout => \PIP2|BREG|Mux26~3_combout\);

-- Location: LCFF_X92_Y21_N25
\PIP2|BREG|regs[21][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[5]~5_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[21][5]~regout\);

-- Location: LCCOMB_X93_Y21_N2
\PIP2|BREG|regs[17][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[17][5]~feeder_combout\ = \PIP2|DataEscrita[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[5]~5_combout\,
	combout => \PIP2|BREG|regs[17][5]~feeder_combout\);

-- Location: LCFF_X93_Y21_N3
\PIP2|BREG|regs[17][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[17][5]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[17][5]~regout\);

-- Location: LCCOMB_X93_Y21_N20
\PIP2|BREG|Mux26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux26~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|regs[17][5]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[16][5]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[16][5]~regout\,
	datab => \PIP2|BREG|regs[17][5]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux26~4_combout\);

-- Location: LCCOMB_X93_Y20_N26
\PIP2|BREG|Mux26~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux26~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux26~4_combout\ & ((\PIP2|BREG|regs[21][5]~regout\))) # (!\PIP2|BREG|Mux26~4_combout\ & (\PIP2|BREG|regs[20][5]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux26~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[20][5]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|regs[21][5]~regout\,
	datad => \PIP2|BREG|Mux26~4_combout\,
	combout => \PIP2|BREG|Mux26~5_combout\);

-- Location: LCCOMB_X93_Y20_N28
\PIP2|BREG|Mux26~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux26~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux26~3_combout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & \PIP2|BREG|Mux26~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|Mux26~3_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP2|BREG|Mux26~5_combout\,
	combout => \PIP2|BREG|Mux26~6_combout\);

-- Location: LCCOMB_X75_Y20_N12
\PIP2|BREG|Mux26~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux26~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux26~6_combout\ & ((\PIP2|BREG|Mux26~8_combout\))) # (!\PIP2|BREG|Mux26~6_combout\ & (\PIP2|BREG|Mux26~1_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux26~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|Mux26~1_combout\,
	datac => \PIP2|BREG|Mux26~8_combout\,
	datad => \PIP2|BREG|Mux26~6_combout\,
	combout => \PIP2|BREG|Mux26~9_combout\);

-- Location: LCFF_X81_Y21_N11
\PIP2|BREG|regs[11][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[5]~5_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[11][5]~regout\);

-- Location: LCCOMB_X78_Y25_N30
\PIP2|BREG|Mux26~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux26~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|regs[9][5]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|regs[1][5]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[1][5]~regout\,
	datab => \PIP2|BREG|regs[9][5]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux26~10_combout\);

-- Location: LCCOMB_X78_Y25_N8
\PIP2|BREG|Mux26~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux26~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux26~10_combout\ & (\PIP2|BREG|regs[11][5]~regout\)) # (!\PIP2|BREG|Mux26~10_combout\ & ((\PIP2|BREG|regs[3][5]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux26~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|regs[11][5]~regout\,
	datac => \PIP2|BREG|regs[3][5]~regout\,
	datad => \PIP2|BREG|Mux26~10_combout\,
	combout => \PIP2|BREG|Mux26~11_combout\);

-- Location: LCCOMB_X81_Y22_N22
\PIP2|BREG|regs[15][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[15][5]~feeder_combout\ = \PIP2|DataEscrita[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[5]~5_combout\,
	combout => \PIP2|BREG|regs[15][5]~feeder_combout\);

-- Location: LCFF_X81_Y22_N23
\PIP2|BREG|regs[15][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[15][5]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[15][5]~regout\);

-- Location: LCFF_X88_Y25_N25
\PIP2|BREG|regs[13][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[5]~5_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[13][5]~regout\);

-- Location: LCCOMB_X93_Y27_N14
\PIP2|BREG|regs[5][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[5][5]~feeder_combout\ = \PIP2|DataEscrita[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[5]~5_combout\,
	combout => \PIP2|BREG|regs[5][5]~feeder_combout\);

-- Location: LCFF_X93_Y27_N15
\PIP2|BREG|regs[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[5][5]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[5][5]~regout\);

-- Location: LCCOMB_X89_Y25_N2
\PIP2|BREG|Mux26~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux26~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[7][5]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|regs[5][5]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[7][5]~regout\,
	datab => \PIP2|BREG|regs[5][5]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux26~17_combout\);

-- Location: LCCOMB_X88_Y25_N26
\PIP2|BREG|Mux26~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux26~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux26~17_combout\ & (\PIP2|BREG|regs[15][5]~regout\)) # (!\PIP2|BREG|Mux26~17_combout\ & ((\PIP2|BREG|regs[13][5]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux26~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[15][5]~regout\,
	datac => \PIP2|BREG|regs[13][5]~regout\,
	datad => \PIP2|BREG|Mux26~17_combout\,
	combout => \PIP2|BREG|Mux26~18_combout\);

-- Location: LCCOMB_X89_Y26_N14
\PIP2|BREG|Mux26~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux26~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[6][5]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[4][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[6][5]~regout\,
	datab => \PIP2|BREG|regs[4][5]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux26~12_combout\);

-- Location: LCCOMB_X88_Y26_N6
\PIP2|BREG|Mux26~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux26~13_combout\ = (\PIP2|BREG|Mux26~12_combout\ & (((\PIP2|BREG|regs[14][5]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # (!\PIP2|BREG|Mux26~12_combout\ & (\PIP2|BREG|regs[12][5]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[12][5]~regout\,
	datab => \PIP2|BREG|regs[14][5]~regout\,
	datac => \PIP2|BREG|Mux26~12_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux26~13_combout\);

-- Location: LCCOMB_X80_Y25_N16
\PIP2|BREG|regs[2][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[2][5]~feeder_combout\ = \PIP2|DataEscrita[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[5]~5_combout\,
	combout => \PIP2|BREG|regs[2][5]~feeder_combout\);

-- Location: LCFF_X80_Y25_N17
\PIP2|BREG|regs[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[2][5]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[2][5]~regout\);

-- Location: LCFF_X80_Y24_N25
\PIP2|BREG|regs[10][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[5]~5_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[10][5]~regout\);

-- Location: LCCOMB_X80_Y24_N24
\PIP2|BREG|Mux26~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux26~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[10][5]~regout\))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[8][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[8][5]~regout\,
	datac => \PIP2|BREG|regs[10][5]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux26~14_combout\);

-- Location: LCCOMB_X77_Y24_N22
\PIP2|BREG|Mux26~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux26~15_combout\ = (\PIP2|BREG|Mux26~14_combout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|regs[2][5]~regout\ & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[2][5]~regout\,
	datac => \PIP2|BREG|Mux26~14_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux26~15_combout\);

-- Location: LCCOMB_X77_Y24_N0
\PIP2|BREG|Mux26~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux26~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)) # ((\PIP2|BREG|Mux26~13_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux26~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|Mux26~13_combout\,
	datad => \PIP2|BREG|Mux26~15_combout\,
	combout => \PIP2|BREG|Mux26~16_combout\);

-- Location: LCCOMB_X77_Y25_N18
\PIP2|BREG|Mux26~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux26~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux26~16_combout\ & ((\PIP2|BREG|Mux26~18_combout\))) # (!\PIP2|BREG|Mux26~16_combout\ & (\PIP2|BREG|Mux26~11_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux26~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP2|BREG|Mux26~11_combout\,
	datac => \PIP2|BREG|Mux26~18_combout\,
	datad => \PIP2|BREG|Mux26~16_combout\,
	combout => \PIP2|BREG|Mux26~19_combout\);

-- Location: LCCOMB_X74_Y21_N4
\PIP2|BREG|Mux26~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux26~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & (\PIP2|BREG|Mux26~9_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & ((\PIP2|BREG|Mux26~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25),
	datac => \PIP2|BREG|Mux26~9_combout\,
	datad => \PIP2|BREG|Mux26~19_combout\,
	combout => \PIP2|BREG|Mux26~20_combout\);

-- Location: LCCOMB_X77_Y21_N24
\PIP2|IDEX|PCbranch[5]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|PCbranch[5]~3_combout\ = (\PIP2|process_1~4_combout\ & (\PIP2|BREG|Mux26~20_combout\)) # (!\PIP2|process_1~4_combout\ & ((\PIP2|SOMB|result[5]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|process_1~4_combout\,
	datab => \PIP2|BREG|Mux26~20_combout\,
	datad => \PIP2|SOMB|result[5]~6_combout\,
	combout => \PIP2|IDEX|PCbranch[5]~3_combout\);

-- Location: LCFF_X77_Y21_N25
\PIP2|IDEX|PCbranch[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|PCbranch[5]~3_combout\,
	sdata => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(3),
	aclr => \rst~combout\,
	sload => \PIP2|CTRL|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|PCbranch\(5));

-- Location: LCCOMB_X80_Y19_N4
\PIP1|PCatualaux2[5]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[5]~33_combout\ = (\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP2|IDEX|PCbranch\(5)))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP1|IFID|PC4OUT\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datab => \PIP1|IFID|PC4OUT\(5),
	datac => \PIP2|IDEX|PCbranch\(5),
	combout => \PIP1|PCatualaux2[5]~33_combout\);

-- Location: LCFF_X79_Y20_N9
\PIP1|IFID|PC4OUT[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP1|IFID|PC4OUT[5]~35_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PC4OUT\(5));

-- Location: LCCOMB_X80_Y19_N14
\PIP1|PCatualaux2[5]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[5]~3_combout\ = (\inicio~regout\ & ((\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP2|IDEX|PCbranch\(5)))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP1|IFID|PC4OUT\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datab => \PIP1|IFID|PC4OUT\(5),
	datac => \PIP2|IDEX|PCbranch\(5),
	datad => \inicio~regout\,
	combout => \PIP1|PCatualaux2[5]~3_combout\);

-- Location: LCCOMB_X82_Y25_N22
\PIP2|BREG|regs[3][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[3][3]~feeder_combout\ = \PIP2|DataEscrita[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[3]~3_combout\,
	combout => \PIP2|BREG|regs[3][3]~feeder_combout\);

-- Location: LCFF_X82_Y25_N23
\PIP2|BREG|regs[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[3][3]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[3][3]~regout\);

-- Location: LCCOMB_X78_Y25_N16
\PIP2|BREG|regs[9][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[9][3]~feeder_combout\ = \PIP2|DataEscrita[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[3]~3_combout\,
	combout => \PIP2|BREG|regs[9][3]~feeder_combout\);

-- Location: LCFF_X78_Y25_N17
\PIP2|BREG|regs[9][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[9][3]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[9][3]~regout\);

-- Location: LCCOMB_X78_Y25_N18
\PIP2|BREG|Mux28~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux28~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|regs[9][3]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|regs[1][3]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[1][3]~regout\,
	datac => \PIP2|BREG|regs[9][3]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux28~10_combout\);

-- Location: LCCOMB_X82_Y25_N24
\PIP2|BREG|Mux28~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux28~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux28~10_combout\ & (\PIP2|BREG|regs[11][3]~regout\)) # (!\PIP2|BREG|Mux28~10_combout\ & ((\PIP2|BREG|regs[3][3]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux28~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[11][3]~regout\,
	datab => \PIP2|BREG|regs[3][3]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP2|BREG|Mux28~10_combout\,
	combout => \PIP2|BREG|Mux28~11_combout\);

-- Location: LCCOMB_X89_Y25_N8
\PIP2|BREG|Mux28~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux28~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[7][3]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|regs[5][3]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[7][3]~regout\,
	datab => \PIP2|BREG|regs[5][3]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux28~17_combout\);

-- Location: LCCOMB_X88_Y25_N22
\PIP2|BREG|Mux28~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux28~18_combout\ = (\PIP2|BREG|Mux28~17_combout\ & ((\PIP2|BREG|regs[15][3]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # (!\PIP2|BREG|Mux28~17_combout\ & (((\PIP2|BREG|regs[13][3]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[15][3]~regout\,
	datab => \PIP2|BREG|regs[13][3]~regout\,
	datac => \PIP2|BREG|Mux28~17_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux28~18_combout\);

-- Location: LCFF_X80_Y25_N25
\PIP2|BREG|regs[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[3]~3_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[2][3]~regout\);

-- Location: LCCOMB_X80_Y24_N6
\PIP2|BREG|Mux28~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux28~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[10][3]~regout\))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[8][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[8][3]~regout\,
	datac => \PIP2|BREG|regs[10][3]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux28~14_combout\);

-- Location: LCCOMB_X79_Y25_N0
\PIP2|BREG|Mux28~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux28~15_combout\ = (\PIP2|BREG|Mux28~14_combout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[2][3]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|regs[2][3]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux28~14_combout\,
	combout => \PIP2|BREG|Mux28~15_combout\);

-- Location: LCCOMB_X89_Y25_N14
\PIP2|BREG|Mux28~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux28~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|regs[6][3]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[4][3]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[4][3]~regout\,
	datab => \PIP2|BREG|regs[6][3]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux28~12_combout\);

-- Location: LCCOMB_X88_Y25_N6
\PIP2|BREG|Mux28~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux28~13_combout\ = (\PIP2|BREG|Mux28~12_combout\ & ((\PIP2|BREG|regs[14][3]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # (!\PIP2|BREG|Mux28~12_combout\ & (((\PIP2|BREG|regs[12][3]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[14][3]~regout\,
	datab => \PIP2|BREG|regs[12][3]~regout\,
	datac => \PIP2|BREG|Mux28~12_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux28~13_combout\);

-- Location: LCCOMB_X86_Y25_N18
\PIP2|BREG|Mux28~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux28~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)) # (\PIP2|BREG|Mux28~13_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|Mux28~15_combout\ & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP2|BREG|Mux28~15_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP2|BREG|Mux28~13_combout\,
	combout => \PIP2|BREG|Mux28~16_combout\);

-- Location: LCCOMB_X86_Y25_N12
\PIP2|BREG|Mux28~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux28~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux28~16_combout\ & ((\PIP2|BREG|Mux28~18_combout\))) # (!\PIP2|BREG|Mux28~16_combout\ & (\PIP2|BREG|Mux28~11_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux28~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP2|BREG|Mux28~11_combout\,
	datac => \PIP2|BREG|Mux28~18_combout\,
	datad => \PIP2|BREG|Mux28~16_combout\,
	combout => \PIP2|BREG|Mux28~19_combout\);

-- Location: LCFF_X89_Y17_N1
\PIP2|BREG|regs[19][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[3]~3_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[19][3]~regout\);

-- Location: LCFF_X87_Y21_N21
\PIP2|BREG|regs[18][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[3]~3_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[18][3]~regout\);

-- Location: LCCOMB_X87_Y20_N12
\PIP2|BREG|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux28~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|regs[22][3]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|regs[18][3]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[22][3]~regout\,
	datab => \PIP2|BREG|regs[18][3]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux28~0_combout\);

-- Location: LCCOMB_X88_Y17_N26
\PIP2|BREG|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux28~1_combout\ = (\PIP2|BREG|Mux28~0_combout\ & ((\PIP2|BREG|regs[23][3]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP2|BREG|Mux28~0_combout\ & (((\PIP2|BREG|regs[19][3]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[23][3]~regout\,
	datab => \PIP2|BREG|regs[19][3]~regout\,
	datac => \PIP2|BREG|Mux28~0_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux28~1_combout\);

-- Location: LCCOMB_X92_Y18_N2
\PIP2|BREG|regs[29][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[29][3]~feeder_combout\ = \PIP2|DataEscrita[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[3]~3_combout\,
	combout => \PIP2|BREG|regs[29][3]~feeder_combout\);

-- Location: LCFF_X92_Y18_N3
\PIP2|BREG|regs[29][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[29][3]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[29][3]~regout\);

-- Location: LCCOMB_X93_Y18_N14
\PIP2|BREG|regs[24][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[24][3]~feeder_combout\ = \PIP2|DataEscrita[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[3]~3_combout\,
	combout => \PIP2|BREG|regs[24][3]~feeder_combout\);

-- Location: LCFF_X93_Y18_N15
\PIP2|BREG|regs[24][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[24][3]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[24][3]~regout\);

-- Location: LCCOMB_X92_Y18_N12
\PIP2|BREG|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux28~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[25][3]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[24][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[25][3]~regout\,
	datab => \PIP2|BREG|regs[24][3]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux28~2_combout\);

-- Location: LCCOMB_X92_Y18_N4
\PIP2|BREG|Mux28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux28~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux28~2_combout\ & ((\PIP2|BREG|regs[29][3]~regout\))) # (!\PIP2|BREG|Mux28~2_combout\ & (\PIP2|BREG|regs[28][3]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[28][3]~regout\,
	datab => \PIP2|BREG|regs[29][3]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux28~2_combout\,
	combout => \PIP2|BREG|Mux28~3_combout\);

-- Location: LCCOMB_X93_Y20_N6
\PIP2|BREG|Mux28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux28~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|regs[17][3]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[16][3]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[16][3]~regout\,
	datab => \PIP2|BREG|regs[17][3]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux28~4_combout\);

-- Location: LCCOMB_X93_Y20_N8
\PIP2|BREG|Mux28~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux28~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux28~4_combout\ & (\PIP2|BREG|regs[21][3]~regout\)) # (!\PIP2|BREG|Mux28~4_combout\ & ((\PIP2|BREG|regs[20][3]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[21][3]~regout\,
	datab => \PIP2|BREG|regs[20][3]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux28~4_combout\,
	combout => \PIP2|BREG|Mux28~5_combout\);

-- Location: LCCOMB_X92_Y18_N10
\PIP2|BREG|Mux28~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux28~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|Mux28~3_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux28~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP2|BREG|Mux28~3_combout\,
	datad => \PIP2|BREG|Mux28~5_combout\,
	combout => \PIP2|BREG|Mux28~6_combout\);

-- Location: LCCOMB_X92_Y17_N4
\PIP2|BREG|Mux28~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux28~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux28~6_combout\ & (\PIP2|BREG|Mux28~8_combout\)) # (!\PIP2|BREG|Mux28~6_combout\ & ((\PIP2|BREG|Mux28~1_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux28~8_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|Mux28~1_combout\,
	datad => \PIP2|BREG|Mux28~6_combout\,
	combout => \PIP2|BREG|Mux28~9_combout\);

-- Location: LCCOMB_X85_Y25_N8
\PIP2|BREG|Mux28~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux28~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & ((\PIP2|BREG|Mux28~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & (\PIP2|BREG|Mux28~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25),
	datac => \PIP2|BREG|Mux28~19_combout\,
	datad => \PIP2|BREG|Mux28~9_combout\,
	combout => \PIP2|BREG|Mux28~20_combout\);

-- Location: LCCOMB_X77_Y22_N14
\PIP2|IDEX|PCbranch[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|PCbranch[3]~1_combout\ = (\PIP2|process_1~4_combout\ & (\PIP2|BREG|Mux28~20_combout\)) # (!\PIP2|process_1~4_combout\ & ((\PIP2|SOMB|result[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|process_1~4_combout\,
	datab => \PIP2|BREG|Mux28~20_combout\,
	datad => \PIP2|SOMB|result[3]~2_combout\,
	combout => \PIP2|IDEX|PCbranch[3]~1_combout\);

-- Location: LCFF_X77_Y22_N15
\PIP2|IDEX|PCbranch[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|PCbranch[3]~1_combout\,
	sdata => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(1),
	aclr => \rst~combout\,
	sload => \PIP2|CTRL|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|PCbranch\(3));

-- Location: LCCOMB_X85_Y20_N4
\PIP1|PCatualaux2[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[3]~1_combout\ = (\inicio~regout\ & ((\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP2|IDEX|PCbranch\(3)))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP1|IFID|PC4OUT\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inicio~regout\,
	datab => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datac => \PIP1|IFID|PC4OUT\(3),
	datad => \PIP2|IDEX|PCbranch\(3),
	combout => \PIP1|PCatualaux2[3]~1_combout\);

-- Location: LCCOMB_X77_Y22_N16
\PIP2|process_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|process_1~4_combout\ = (\PIP2|process_1~3_combout\ & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(1) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(5) & \PIP2|process_1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|process_1~3_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(1),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(5),
	datad => \PIP2|process_1~1_combout\,
	combout => \PIP2|process_1~4_combout\);

-- Location: LCCOMB_X83_Y19_N0
\PIP2|Equal1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|Equal1~17_combout\ = (\PIP2|BREG|Mux35~20_combout\ & (\PIP2|BREG|Mux3~20_combout\ & (\PIP2|BREG|Mux34~20_combout\ $ (!\PIP2|BREG|Mux2~20_combout\)))) # (!\PIP2|BREG|Mux35~20_combout\ & (!\PIP2|BREG|Mux3~20_combout\ & (\PIP2|BREG|Mux34~20_combout\ $ 
-- (!\PIP2|BREG|Mux2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux35~20_combout\,
	datab => \PIP2|BREG|Mux34~20_combout\,
	datac => \PIP2|BREG|Mux3~20_combout\,
	datad => \PIP2|BREG|Mux2~20_combout\,
	combout => \PIP2|Equal1~17_combout\);

-- Location: LCCOMB_X82_Y20_N18
\PIP2|Equal1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|Equal1~18_combout\ = (\PIP2|BREG|Mux0~20_combout\ & (\PIP2|BREG|Mux32~20_combout\ & (\PIP2|BREG|Mux33~20_combout\ $ (!\PIP2|BREG|Mux1~20_combout\)))) # (!\PIP2|BREG|Mux0~20_combout\ & (!\PIP2|BREG|Mux32~20_combout\ & (\PIP2|BREG|Mux33~20_combout\ $ 
-- (!\PIP2|BREG|Mux1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux0~20_combout\,
	datab => \PIP2|BREG|Mux32~20_combout\,
	datac => \PIP2|BREG|Mux33~20_combout\,
	datad => \PIP2|BREG|Mux1~20_combout\,
	combout => \PIP2|Equal1~18_combout\);

-- Location: LCCOMB_X83_Y21_N26
\PIP2|Equal1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|Equal1~16_combout\ = (\PIP2|BREG|Mux37~20_combout\ & (\PIP2|BREG|Mux5~20_combout\ & (\PIP2|BREG|Mux36~20_combout\ $ (!\PIP2|BREG|Mux4~20_combout\)))) # (!\PIP2|BREG|Mux37~20_combout\ & (!\PIP2|BREG|Mux5~20_combout\ & (\PIP2|BREG|Mux36~20_combout\ $ 
-- (!\PIP2|BREG|Mux4~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux37~20_combout\,
	datab => \PIP2|BREG|Mux36~20_combout\,
	datac => \PIP2|BREG|Mux5~20_combout\,
	datad => \PIP2|BREG|Mux4~20_combout\,
	combout => \PIP2|Equal1~16_combout\);

-- Location: LCCOMB_X83_Y19_N30
\PIP2|Equal1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|Equal1~19_combout\ = (\PIP2|Equal1~15_combout\ & (\PIP2|Equal1~17_combout\ & (\PIP2|Equal1~18_combout\ & \PIP2|Equal1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|Equal1~15_combout\,
	datab => \PIP2|Equal1~17_combout\,
	datac => \PIP2|Equal1~18_combout\,
	datad => \PIP2|Equal1~16_combout\,
	combout => \PIP2|Equal1~19_combout\);

-- Location: LCCOMB_X86_Y25_N28
\PIP2|BREG|regs[14][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[14][0]~feeder_combout\ = \PIP2|DataEscrita[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[0]~0_combout\,
	combout => \PIP2|BREG|regs[14][0]~feeder_combout\);

-- Location: LCFF_X86_Y25_N29
\PIP2|BREG|regs[14][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[14][0]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[14][0]~regout\);

-- Location: LCCOMB_X86_Y22_N10
\PIP2|BREG|regs[12][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[12][0]~feeder_combout\ = \PIP2|DataEscrita[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[0]~0_combout\,
	combout => \PIP2|BREG|regs[12][0]~feeder_combout\);

-- Location: LCFF_X86_Y22_N11
\PIP2|BREG|regs[12][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[12][0]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[12][0]~regout\);

-- Location: LCCOMB_X91_Y27_N0
\PIP2|BREG|regs[4][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[4][0]~feeder_combout\ = \PIP2|DataEscrita[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[0]~0_combout\,
	combout => \PIP2|BREG|regs[4][0]~feeder_combout\);

-- Location: LCFF_X91_Y27_N1
\PIP2|BREG|regs[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[4][0]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[4][0]~regout\);

-- Location: LCCOMB_X90_Y27_N24
\PIP2|BREG|Mux31~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux31~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[6][0]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[4][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[6][0]~regout\,
	datab => \PIP2|BREG|regs[4][0]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux31~12_combout\);

-- Location: LCCOMB_X86_Y25_N10
\PIP2|BREG|Mux31~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux31~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux31~12_combout\ & (\PIP2|BREG|regs[14][0]~regout\)) # (!\PIP2|BREG|Mux31~12_combout\ & ((\PIP2|BREG|regs[12][0]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[14][0]~regout\,
	datac => \PIP2|BREG|regs[12][0]~regout\,
	datad => \PIP2|BREG|Mux31~12_combout\,
	combout => \PIP2|BREG|Mux31~13_combout\);

-- Location: LCCOMB_X80_Y23_N16
\PIP2|BREG|regs[8][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[8][0]~feeder_combout\ = \PIP2|DataEscrita[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[0]~0_combout\,
	combout => \PIP2|BREG|regs[8][0]~feeder_combout\);

-- Location: LCFF_X80_Y23_N17
\PIP2|BREG|regs[8][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[8][0]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[8][0]~regout\);

-- Location: LCFF_X80_Y24_N17
\PIP2|BREG|regs[10][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[0]~0_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[10][0]~regout\);

-- Location: LCCOMB_X80_Y24_N22
\PIP2|BREG|Mux31~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux31~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[10][0]~regout\))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[8][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[8][0]~regout\,
	datac => \PIP2|BREG|regs[10][0]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux31~14_combout\);

-- Location: LCCOMB_X82_Y21_N12
\PIP2|BREG|Mux31~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux31~15_combout\ = (\PIP2|BREG|Mux31~14_combout\) # ((\PIP2|BREG|regs[2][0]~regout\ & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[2][0]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP2|BREG|Mux31~14_combout\,
	combout => \PIP2|BREG|Mux31~15_combout\);

-- Location: LCCOMB_X82_Y21_N26
\PIP2|BREG|Mux31~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux31~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)) # ((\PIP2|BREG|Mux31~13_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux31~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|Mux31~13_combout\,
	datad => \PIP2|BREG|Mux31~15_combout\,
	combout => \PIP2|BREG|Mux31~16_combout\);

-- Location: LCCOMB_X87_Y25_N28
\PIP2|BREG|regs[15][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[15][0]~feeder_combout\ = \PIP2|DataEscrita[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[0]~0_combout\,
	combout => \PIP2|BREG|regs[15][0]~feeder_combout\);

-- Location: LCFF_X87_Y25_N29
\PIP2|BREG|regs[15][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[15][0]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[15][0]~regout\);

-- Location: LCCOMB_X93_Y27_N12
\PIP2|BREG|Mux31~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux31~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[7][0]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|regs[5][0]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[7][0]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|regs[5][0]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux31~17_combout\);

-- Location: LCCOMB_X86_Y25_N20
\PIP2|BREG|Mux31~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux31~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux31~17_combout\ & ((\PIP2|BREG|regs[15][0]~regout\))) # (!\PIP2|BREG|Mux31~17_combout\ & (\PIP2|BREG|regs[13][0]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux31~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[13][0]~regout\,
	datab => \PIP2|BREG|regs[15][0]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux31~17_combout\,
	combout => \PIP2|BREG|Mux31~18_combout\);

-- Location: LCCOMB_X82_Y21_N0
\PIP2|BREG|Mux31~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux31~19_combout\ = (\PIP2|BREG|Mux31~16_combout\ & (((\PIP2|BREG|Mux31~18_combout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP2|BREG|Mux31~16_combout\ & (\PIP2|BREG|Mux31~11_combout\ & 
-- (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux31~11_combout\,
	datab => \PIP2|BREG|Mux31~16_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP2|BREG|Mux31~18_combout\,
	combout => \PIP2|BREG|Mux31~19_combout\);

-- Location: LCFF_X85_Y17_N1
\PIP2|BREG|regs[18][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[0]~0_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[18][0]~regout\);

-- Location: LCCOMB_X85_Y18_N8
\PIP2|BREG|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux31~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[19][0]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[18][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[19][0]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP2|BREG|regs[18][0]~regout\,
	combout => \PIP2|BREG|Mux31~0_combout\);

-- Location: LCCOMB_X85_Y18_N6
\PIP2|BREG|regs[23][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[23][0]~feeder_combout\ = \PIP2|DataEscrita[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[0]~0_combout\,
	combout => \PIP2|BREG|regs[23][0]~feeder_combout\);

-- Location: LCFF_X85_Y18_N7
\PIP2|BREG|regs[23][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[23][0]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[23][0]~regout\);

-- Location: LCCOMB_X85_Y18_N0
\PIP2|BREG|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux31~1_combout\ = (\PIP2|BREG|Mux31~0_combout\ & (((\PIP2|BREG|regs[23][0]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP2|BREG|Mux31~0_combout\ & (\PIP2|BREG|regs[22][0]~regout\ & 
-- (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[22][0]~regout\,
	datab => \PIP2|BREG|Mux31~0_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|regs[23][0]~regout\,
	combout => \PIP2|BREG|Mux31~1_combout\);

-- Location: LCCOMB_X92_Y18_N24
\PIP2|BREG|regs[29][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[29][0]~feeder_combout\ = \PIP2|DataEscrita[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[0]~0_combout\,
	combout => \PIP2|BREG|regs[29][0]~feeder_combout\);

-- Location: LCFF_X92_Y18_N25
\PIP2|BREG|regs[29][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[29][0]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[29][0]~regout\);

-- Location: LCCOMB_X93_Y18_N22
\PIP2|BREG|Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux31~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|regs[28][0]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|regs[24][0]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[28][0]~regout\,
	datab => \PIP2|BREG|regs[24][0]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux31~2_combout\);

-- Location: LCCOMB_X92_Y18_N18
\PIP2|BREG|Mux31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux31~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux31~2_combout\ & ((\PIP2|BREG|regs[29][0]~regout\))) # (!\PIP2|BREG|Mux31~2_combout\ & (\PIP2|BREG|regs[25][0]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[25][0]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|regs[29][0]~regout\,
	datad => \PIP2|BREG|Mux31~2_combout\,
	combout => \PIP2|BREG|Mux31~3_combout\);

-- Location: LCFF_X94_Y21_N13
\PIP2|BREG|regs[16][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[0]~0_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[16][0]~regout\);

-- Location: LCCOMB_X93_Y21_N10
\PIP2|BREG|Mux31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux31~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[17][0]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|regs[16][0]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[17][0]~regout\,
	datab => \PIP2|BREG|regs[16][0]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux31~4_combout\);

-- Location: LCCOMB_X85_Y20_N0
\PIP2|BREG|Mux31~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux31~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux31~4_combout\ & ((\PIP2|BREG|regs[21][0]~regout\))) # (!\PIP2|BREG|Mux31~4_combout\ & (\PIP2|BREG|regs[20][0]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux31~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[20][0]~regout\,
	datab => \PIP2|BREG|regs[21][0]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux31~4_combout\,
	combout => \PIP2|BREG|Mux31~5_combout\);

-- Location: LCCOMB_X82_Y21_N28
\PIP2|BREG|Mux31~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux31~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|Mux31~3_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux31~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|Mux31~3_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux31~5_combout\,
	combout => \PIP2|BREG|Mux31~6_combout\);

-- Location: LCCOMB_X82_Y21_N2
\PIP2|BREG|Mux31~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux31~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux31~6_combout\ & (\PIP2|BREG|Mux31~8_combout\)) # (!\PIP2|BREG|Mux31~6_combout\ & ((\PIP2|BREG|Mux31~1_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux31~8_combout\,
	datab => \PIP2|BREG|Mux31~1_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP2|BREG|Mux31~6_combout\,
	combout => \PIP2|BREG|Mux31~9_combout\);

-- Location: LCCOMB_X82_Y21_N22
\PIP2|BREG|Mux31~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux31~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & ((\PIP2|BREG|Mux31~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & (\PIP2|BREG|Mux31~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|BREG|Mux31~19_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25),
	datad => \PIP2|BREG|Mux31~9_combout\,
	combout => \PIP2|BREG|Mux31~20_combout\);

-- Location: LCCOMB_X82_Y21_N30
\PIP2|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|Equal1~0_combout\ = (\PIP2|BREG|Mux62~20_combout\ & (\PIP2|BREG|Mux30~20_combout\ & (\PIP2|BREG|Mux63~20_combout\ $ (!\PIP2|BREG|Mux31~20_combout\)))) # (!\PIP2|BREG|Mux62~20_combout\ & (!\PIP2|BREG|Mux30~20_combout\ & (\PIP2|BREG|Mux63~20_combout\ 
-- $ (!\PIP2|BREG|Mux31~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux62~20_combout\,
	datab => \PIP2|BREG|Mux63~20_combout\,
	datac => \PIP2|BREG|Mux30~20_combout\,
	datad => \PIP2|BREG|Mux31~20_combout\,
	combout => \PIP2|Equal1~0_combout\);

-- Location: LCCOMB_X81_Y21_N30
\PIP2|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|Equal1~1_combout\ = (\PIP2|BREG|Mux60~20_combout\ & (\PIP2|BREG|Mux28~20_combout\ & (\PIP2|BREG|Mux29~20_combout\ $ (!\PIP2|BREG|Mux61~20_combout\)))) # (!\PIP2|BREG|Mux60~20_combout\ & (!\PIP2|BREG|Mux28~20_combout\ & (\PIP2|BREG|Mux29~20_combout\ 
-- $ (!\PIP2|BREG|Mux61~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux60~20_combout\,
	datab => \PIP2|BREG|Mux29~20_combout\,
	datac => \PIP2|BREG|Mux61~20_combout\,
	datad => \PIP2|BREG|Mux28~20_combout\,
	combout => \PIP2|Equal1~1_combout\);

-- Location: LCCOMB_X92_Y27_N18
\PIP2|BREG|regs[7][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[7][6]~feeder_combout\ = \PIP2|DataEscrita[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[6]~6_combout\,
	combout => \PIP2|BREG|regs[7][6]~feeder_combout\);

-- Location: LCFF_X92_Y27_N19
\PIP2|BREG|regs[7][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[7][6]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[7][6]~regout\);

-- Location: LCCOMB_X88_Y27_N22
\PIP2|BREG|Mux25~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux25~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[7][6]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[5][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[5][6]~regout\,
	datab => \PIP2|BREG|regs[7][6]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux25~17_combout\);

-- Location: LCCOMB_X85_Y24_N12
\PIP2|BREG|Mux25~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux25~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux25~17_combout\ & (\PIP2|BREG|regs[15][6]~regout\)) # (!\PIP2|BREG|Mux25~17_combout\ & ((\PIP2|BREG|regs[13][6]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux25~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[15][6]~regout\,
	datab => \PIP2|BREG|regs[13][6]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux25~17_combout\,
	combout => \PIP2|BREG|Mux25~18_combout\);

-- Location: LCCOMB_X79_Y25_N10
\PIP2|BREG|Mux25~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux25~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|regs[9][6]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|regs[1][6]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[9][6]~regout\,
	datac => \PIP2|BREG|regs[1][6]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux25~10_combout\);

-- Location: LCCOMB_X79_Y25_N16
\PIP2|BREG|Mux25~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux25~11_combout\ = (\PIP2|BREG|Mux25~10_combout\ & ((\PIP2|BREG|regs[11][6]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP2|BREG|Mux25~10_combout\ & (((\PIP2|BREG|regs[3][6]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[11][6]~regout\,
	datab => \PIP2|BREG|regs[3][6]~regout\,
	datac => \PIP2|BREG|Mux25~10_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux25~11_combout\);

-- Location: LCFF_X87_Y24_N5
\PIP2|BREG|regs[14][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[6]~6_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[14][6]~regout\);

-- Location: LCFF_X94_Y27_N29
\PIP2|BREG|regs[6][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[6]~6_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[6][6]~regout\);

-- Location: LCCOMB_X88_Y27_N12
\PIP2|BREG|Mux25~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux25~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|regs[6][6]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[4][6]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[4][6]~regout\,
	datab => \PIP2|BREG|regs[6][6]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux25~12_combout\);

-- Location: LCCOMB_X87_Y24_N18
\PIP2|BREG|Mux25~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux25~13_combout\ = (\PIP2|BREG|Mux25~12_combout\ & (((\PIP2|BREG|regs[14][6]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # (!\PIP2|BREG|Mux25~12_combout\ & (\PIP2|BREG|regs[12][6]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[12][6]~regout\,
	datab => \PIP2|BREG|regs[14][6]~regout\,
	datac => \PIP2|BREG|Mux25~12_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux25~13_combout\);

-- Location: LCCOMB_X80_Y24_N4
\PIP2|BREG|Mux25~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux25~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[10][6]~regout\))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[8][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[8][6]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|regs[10][6]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux25~14_combout\);

-- Location: LCCOMB_X80_Y24_N26
\PIP2|BREG|Mux25~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux25~15_combout\ = (\PIP2|BREG|Mux25~14_combout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|regs[2][6]~regout\ & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|Mux25~14_combout\,
	datac => \PIP2|BREG|regs[2][6]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux25~15_combout\);

-- Location: LCCOMB_X79_Y24_N10
\PIP2|BREG|Mux25~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux25~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|Mux25~13_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux25~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP2|BREG|Mux25~13_combout\,
	datac => \PIP2|BREG|Mux25~15_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux25~16_combout\);

-- Location: LCCOMB_X79_Y24_N20
\PIP2|BREG|Mux25~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux25~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux25~16_combout\ & (\PIP2|BREG|Mux25~18_combout\)) # (!\PIP2|BREG|Mux25~16_combout\ & ((\PIP2|BREG|Mux25~11_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux25~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP2|BREG|Mux25~18_combout\,
	datac => \PIP2|BREG|Mux25~11_combout\,
	datad => \PIP2|BREG|Mux25~16_combout\,
	combout => \PIP2|BREG|Mux25~19_combout\);

-- Location: LCFF_X87_Y18_N13
\PIP2|BREG|regs[27][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[6]~6_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[27][6]~regout\);

-- Location: LCCOMB_X86_Y21_N4
\PIP2|BREG|regs[30][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[30][6]~feeder_combout\ = \PIP2|DataEscrita[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[6]~6_combout\,
	combout => \PIP2|BREG|regs[30][6]~feeder_combout\);

-- Location: LCFF_X86_Y21_N5
\PIP2|BREG|regs[30][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[30][6]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[30][6]~regout\);

-- Location: LCCOMB_X83_Y21_N24
\PIP2|BREG|Mux25~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux25~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|regs[30][6]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|regs[26][6]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[26][6]~regout\,
	datab => \PIP2|BREG|regs[30][6]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux25~7_combout\);

-- Location: LCCOMB_X86_Y18_N0
\PIP2|BREG|Mux25~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux25~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux25~7_combout\ & (\PIP2|BREG|regs[31][6]~regout\)) # (!\PIP2|BREG|Mux25~7_combout\ & ((\PIP2|BREG|regs[27][6]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux25~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[31][6]~regout\,
	datab => \PIP2|BREG|regs[27][6]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP2|BREG|Mux25~7_combout\,
	combout => \PIP2|BREG|Mux25~8_combout\);

-- Location: LCFF_X93_Y24_N3
\PIP2|BREG|regs[29][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[6]~6_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[29][6]~regout\);

-- Location: LCCOMB_X94_Y22_N16
\PIP2|BREG|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux25~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|regs[28][6]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|regs[24][6]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[24][6]~regout\,
	datab => \PIP2|BREG|regs[28][6]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux25~2_combout\);

-- Location: LCCOMB_X93_Y24_N8
\PIP2|BREG|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux25~3_combout\ = (\PIP2|BREG|Mux25~2_combout\ & (((\PIP2|BREG|regs[29][6]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP2|BREG|Mux25~2_combout\ & (\PIP2|BREG|regs[25][6]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[25][6]~regout\,
	datab => \PIP2|BREG|regs[29][6]~regout\,
	datac => \PIP2|BREG|Mux25~2_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux25~3_combout\);

-- Location: LCFF_X90_Y22_N7
\PIP2|BREG|regs[20][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[6]~6_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[20][6]~regout\);

-- Location: LCFF_X91_Y21_N29
\PIP2|BREG|regs[17][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[6]~6_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[17][6]~regout\);

-- Location: LCCOMB_X91_Y21_N2
\PIP2|BREG|Mux25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux25~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[17][6]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[16][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[16][6]~regout\,
	datab => \PIP2|BREG|regs[17][6]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux25~4_combout\);

-- Location: LCCOMB_X90_Y20_N6
\PIP2|BREG|Mux25~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux25~5_combout\ = (\PIP2|BREG|Mux25~4_combout\ & ((\PIP2|BREG|regs[21][6]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP2|BREG|Mux25~4_combout\ & (((\PIP2|BREG|regs[20][6]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[21][6]~regout\,
	datab => \PIP2|BREG|regs[20][6]~regout\,
	datac => \PIP2|BREG|Mux25~4_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux25~5_combout\);

-- Location: LCCOMB_X90_Y20_N16
\PIP2|BREG|Mux25~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux25~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)) # ((\PIP2|BREG|Mux25~3_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux25~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|Mux25~3_combout\,
	datad => \PIP2|BREG|Mux25~5_combout\,
	combout => \PIP2|BREG|Mux25~6_combout\);

-- Location: LCCOMB_X86_Y19_N10
\PIP2|BREG|Mux25~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux25~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux25~6_combout\ & ((\PIP2|BREG|Mux25~8_combout\))) # (!\PIP2|BREG|Mux25~6_combout\ & (\PIP2|BREG|Mux25~1_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux25~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux25~1_combout\,
	datab => \PIP2|BREG|Mux25~8_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP2|BREG|Mux25~6_combout\,
	combout => \PIP2|BREG|Mux25~9_combout\);

-- Location: LCCOMB_X76_Y21_N24
\PIP2|BREG|Mux25~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux25~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & ((\PIP2|BREG|Mux25~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & (\PIP2|BREG|Mux25~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25),
	datac => \PIP2|BREG|Mux25~19_combout\,
	datad => \PIP2|BREG|Mux25~9_combout\,
	combout => \PIP2|BREG|Mux25~20_combout\);

-- Location: LCCOMB_X83_Y21_N28
\PIP2|Equal1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|Equal1~3_combout\ = (\PIP2|BREG|Mux57~20_combout\ & (\PIP2|BREG|Mux25~20_combout\ & (\PIP2|BREG|Mux56~20_combout\ $ (!\PIP2|BREG|Mux24~20_combout\)))) # (!\PIP2|BREG|Mux57~20_combout\ & (!\PIP2|BREG|Mux25~20_combout\ & (\PIP2|BREG|Mux56~20_combout\ 
-- $ (!\PIP2|BREG|Mux24~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux57~20_combout\,
	datab => \PIP2|BREG|Mux56~20_combout\,
	datac => \PIP2|BREG|Mux25~20_combout\,
	datad => \PIP2|BREG|Mux24~20_combout\,
	combout => \PIP2|Equal1~3_combout\);

-- Location: LCCOMB_X82_Y21_N14
\PIP2|Equal1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|Equal1~4_combout\ = (\PIP2|Equal1~2_combout\ & (\PIP2|Equal1~0_combout\ & (\PIP2|Equal1~1_combout\ & \PIP2|Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|Equal1~2_combout\,
	datab => \PIP2|Equal1~0_combout\,
	datac => \PIP2|Equal1~1_combout\,
	datad => \PIP2|Equal1~3_combout\,
	combout => \PIP2|Equal1~4_combout\);

-- Location: LCCOMB_X86_Y22_N30
\PIP2|BREG|regs[12][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[12][19]~feeder_combout\ = \PIP2|DataEscrita[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[19]~19_combout\,
	combout => \PIP2|BREG|regs[12][19]~feeder_combout\);

-- Location: LCFF_X86_Y22_N31
\PIP2|BREG|regs[12][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[12][19]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[12][19]~regout\);

-- Location: LCCOMB_X86_Y26_N26
\PIP2|BREG|Mux12~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux12~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[6][19]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|regs[4][19]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[6][19]~regout\,
	datab => \PIP2|BREG|regs[4][19]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux12~12_combout\);

-- Location: LCCOMB_X86_Y26_N2
\PIP2|BREG|Mux12~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux12~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux12~12_combout\ & (\PIP2|BREG|regs[14][19]~regout\)) # (!\PIP2|BREG|Mux12~12_combout\ & ((\PIP2|BREG|regs[12][19]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux12~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[14][19]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP2|BREG|regs[12][19]~regout\,
	datad => \PIP2|BREG|Mux12~12_combout\,
	combout => \PIP2|BREG|Mux12~13_combout\);

-- Location: LCCOMB_X86_Y20_N28
\PIP2|BREG|Mux12~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux12~15_combout\ = (\PIP2|BREG|Mux12~14_combout\) # ((\PIP2|BREG|regs[2][19]~regout\ & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux12~14_combout\,
	datab => \PIP2|BREG|regs[2][19]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux12~15_combout\);

-- Location: LCCOMB_X86_Y20_N14
\PIP2|BREG|Mux12~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux12~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)) # ((\PIP2|BREG|Mux12~13_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux12~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|Mux12~13_combout\,
	datad => \PIP2|BREG|Mux12~15_combout\,
	combout => \PIP2|BREG|Mux12~16_combout\);

-- Location: LCCOMB_X76_Y22_N4
\PIP2|BREG|regs[15][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[15][19]~feeder_combout\ = \PIP2|DataEscrita[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[19]~19_combout\,
	combout => \PIP2|BREG|regs[15][19]~feeder_combout\);

-- Location: LCFF_X76_Y22_N5
\PIP2|BREG|regs[15][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[15][19]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[15][19]~regout\);

-- Location: LCFF_X91_Y25_N29
\PIP2|BREG|regs[7][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[19]~19_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[7][19]~regout\);

-- Location: LCFF_X91_Y26_N5
\PIP2|BREG|regs[5][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[19]~19_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[5][19]~regout\);

-- Location: LCCOMB_X91_Y26_N4
\PIP2|BREG|Mux12~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux12~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[7][19]~regout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|regs[5][19]~regout\ & !\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|regs[7][19]~regout\,
	datac => \PIP2|BREG|regs[5][19]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	combout => \PIP2|BREG|Mux12~17_combout\);

-- Location: LCCOMB_X86_Y22_N28
\PIP2|BREG|Mux12~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux12~18_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux12~17_combout\ & ((\PIP2|BREG|regs[15][19]~regout\))) # (!\PIP2|BREG|Mux12~17_combout\ & (\PIP2|BREG|regs[13][19]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux12~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[13][19]~regout\,
	datab => \PIP2|BREG|regs[15][19]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux12~17_combout\,
	combout => \PIP2|BREG|Mux12~18_combout\);

-- Location: LCCOMB_X86_Y20_N20
\PIP2|BREG|Mux12~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux12~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux12~16_combout\ & ((\PIP2|BREG|Mux12~18_combout\))) # (!\PIP2|BREG|Mux12~16_combout\ & (\PIP2|BREG|Mux12~11_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux12~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux12~11_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|Mux12~16_combout\,
	datad => \PIP2|BREG|Mux12~18_combout\,
	combout => \PIP2|BREG|Mux12~19_combout\);

-- Location: LCCOMB_X86_Y21_N10
\PIP2|BREG|regs[30][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[30][19]~feeder_combout\ = \PIP2|DataEscrita[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[19]~19_combout\,
	combout => \PIP2|BREG|regs[30][19]~feeder_combout\);

-- Location: LCFF_X86_Y21_N11
\PIP2|BREG|regs[30][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[30][19]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[30][19]~regout\);

-- Location: LCFF_X87_Y22_N29
\PIP2|BREG|regs[27][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[19]~19_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[27][19]~regout\);

-- Location: LCCOMB_X87_Y22_N14
\PIP2|BREG|Mux12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux12~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|regs[27][19]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[26][19]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[26][19]~regout\,
	datab => \PIP2|BREG|regs[27][19]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux12~7_combout\);

-- Location: LCCOMB_X86_Y20_N16
\PIP2|BREG|Mux12~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux12~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux12~7_combout\ & (\PIP2|BREG|regs[31][19]~regout\)) # (!\PIP2|BREG|Mux12~7_combout\ & ((\PIP2|BREG|regs[30][19]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux12~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[31][19]~regout\,
	datab => \PIP2|BREG|regs[30][19]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux12~7_combout\,
	combout => \PIP2|BREG|Mux12~8_combout\);

-- Location: LCCOMB_X92_Y18_N14
\PIP2|BREG|regs[29][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[29][19]~feeder_combout\ = \PIP2|DataEscrita[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[19]~19_combout\,
	combout => \PIP2|BREG|regs[29][19]~feeder_combout\);

-- Location: LCFF_X92_Y18_N15
\PIP2|BREG|regs[29][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[29][19]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[29][19]~regout\);

-- Location: LCCOMB_X94_Y18_N8
\PIP2|BREG|regs[28][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[28][19]~feeder_combout\ = \PIP2|DataEscrita[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[19]~19_combout\,
	combout => \PIP2|BREG|regs[28][19]~feeder_combout\);

-- Location: LCFF_X94_Y18_N9
\PIP2|BREG|regs[28][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[28][19]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[28][19]~regout\);

-- Location: LCFF_X94_Y20_N27
\PIP2|BREG|regs[24][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[19]~19_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[24][19]~regout\);

-- Location: LCCOMB_X94_Y20_N26
\PIP2|BREG|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux12~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[25][19]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[24][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[25][19]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|regs[24][19]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux12~2_combout\);

-- Location: LCCOMB_X94_Y18_N26
\PIP2|BREG|Mux12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux12~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux12~2_combout\ & (\PIP2|BREG|regs[29][19]~regout\)) # (!\PIP2|BREG|Mux12~2_combout\ & ((\PIP2|BREG|regs[28][19]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP2|BREG|regs[29][19]~regout\,
	datac => \PIP2|BREG|regs[28][19]~regout\,
	datad => \PIP2|BREG|Mux12~2_combout\,
	combout => \PIP2|BREG|Mux12~3_combout\);

-- Location: LCFF_X93_Y21_N23
\PIP2|BREG|regs[17][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[19]~19_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[17][19]~regout\);

-- Location: LCCOMB_X93_Y21_N22
\PIP2|BREG|Mux12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux12~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|regs[17][19]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[16][19]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datab => \PIP2|BREG|regs[16][19]~regout\,
	datac => \PIP2|BREG|regs[17][19]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux12~4_combout\);

-- Location: LCCOMB_X86_Y20_N0
\PIP2|BREG|Mux12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux12~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux12~4_combout\ & (\PIP2|BREG|regs[21][19]~regout\)) # (!\PIP2|BREG|Mux12~4_combout\ & ((\PIP2|BREG|regs[20][19]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[21][19]~regout\,
	datab => \PIP2|BREG|regs[20][19]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux12~4_combout\,
	combout => \PIP2|BREG|Mux12~5_combout\);

-- Location: LCCOMB_X86_Y20_N22
\PIP2|BREG|Mux12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux12~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)) # ((\PIP2|BREG|Mux12~3_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux12~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|Mux12~3_combout\,
	datad => \PIP2|BREG|Mux12~5_combout\,
	combout => \PIP2|BREG|Mux12~6_combout\);

-- Location: LCCOMB_X86_Y20_N6
\PIP2|BREG|Mux12~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux12~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux12~6_combout\ & ((\PIP2|BREG|Mux12~8_combout\))) # (!\PIP2|BREG|Mux12~6_combout\ & (\PIP2|BREG|Mux12~1_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux12~1_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \PIP2|BREG|Mux12~8_combout\,
	datad => \PIP2|BREG|Mux12~6_combout\,
	combout => \PIP2|BREG|Mux12~9_combout\);

-- Location: LCCOMB_X83_Y18_N28
\PIP2|BREG|Mux12~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux12~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & ((\PIP2|BREG|Mux12~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & (\PIP2|BREG|Mux12~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25),
	datac => \PIP2|BREG|Mux12~19_combout\,
	datad => \PIP2|BREG|Mux12~9_combout\,
	combout => \PIP2|BREG|Mux12~20_combout\);

-- Location: LCCOMB_X83_Y18_N30
\PIP2|Equal1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|Equal1~11_combout\ = (\PIP2|BREG|Mux13~20_combout\ & (\PIP2|BREG|Mux45~20_combout\ & (\PIP2|BREG|Mux12~20_combout\ $ (!\PIP2|BREG|Mux44~20_combout\)))) # (!\PIP2|BREG|Mux13~20_combout\ & (!\PIP2|BREG|Mux45~20_combout\ & (\PIP2|BREG|Mux12~20_combout\ 
-- $ (!\PIP2|BREG|Mux44~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux13~20_combout\,
	datab => \PIP2|BREG|Mux12~20_combout\,
	datac => \PIP2|BREG|Mux44~20_combout\,
	datad => \PIP2|BREG|Mux45~20_combout\,
	combout => \PIP2|Equal1~11_combout\);

-- Location: LCCOMB_X82_Y20_N22
\PIP2|Equal1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|Equal1~12_combout\ = (\PIP2|BREG|Mux11~20_combout\ & (\PIP2|BREG|Mux43~20_combout\ & (\PIP2|BREG|Mux42~20_combout\ $ (!\PIP2|BREG|Mux10~20_combout\)))) # (!\PIP2|BREG|Mux11~20_combout\ & (!\PIP2|BREG|Mux43~20_combout\ & (\PIP2|BREG|Mux42~20_combout\ 
-- $ (!\PIP2|BREG|Mux10~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux11~20_combout\,
	datab => \PIP2|BREG|Mux43~20_combout\,
	datac => \PIP2|BREG|Mux42~20_combout\,
	datad => \PIP2|BREG|Mux10~20_combout\,
	combout => \PIP2|Equal1~12_combout\);

-- Location: LCCOMB_X91_Y25_N4
\PIP2|BREG|regs[7][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[7][23]~feeder_combout\ = \PIP2|DataEscrita[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[23]~23_combout\,
	combout => \PIP2|BREG|regs[7][23]~feeder_combout\);

-- Location: LCFF_X91_Y25_N5
\PIP2|BREG|regs[7][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[7][23]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[7][23]~regout\);

-- Location: LCFF_X91_Y26_N29
\PIP2|BREG|regs[5][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[23]~23_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[5][23]~regout\);

-- Location: LCCOMB_X90_Y26_N16
\PIP2|BREG|Mux8~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux8~17_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[7][23]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[5][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[7][23]~regout\,
	datac => \PIP2|BREG|regs[5][23]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux8~17_combout\);

-- Location: LCCOMB_X86_Y23_N24
\PIP2|BREG|Mux8~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux8~18_combout\ = (\PIP2|BREG|Mux8~17_combout\ & (((\PIP2|BREG|regs[15][23]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))) # (!\PIP2|BREG|Mux8~17_combout\ & (\PIP2|BREG|regs[13][23]~regout\ & 
-- (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[13][23]~regout\,
	datab => \PIP2|BREG|Mux8~17_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|regs[15][23]~regout\,
	combout => \PIP2|BREG|Mux8~18_combout\);

-- Location: LCFF_X79_Y23_N11
\PIP2|BREG|regs[2][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[23]~23_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[2][23]~regout\);

-- Location: LCCOMB_X86_Y23_N22
\PIP2|BREG|Mux8~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux8~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[10][23]~regout\)) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[8][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[10][23]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP2|BREG|regs[8][23]~regout\,
	combout => \PIP2|BREG|Mux8~14_combout\);

-- Location: LCCOMB_X86_Y23_N20
\PIP2|BREG|Mux8~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux8~15_combout\ = (\PIP2|BREG|Mux8~14_combout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|regs[2][23]~regout\ & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|regs[2][23]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP2|BREG|Mux8~14_combout\,
	combout => \PIP2|BREG|Mux8~15_combout\);

-- Location: LCFF_X78_Y24_N23
\PIP2|BREG|regs[12][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[23]~23_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[12][23]~regout\);

-- Location: LCCOMB_X92_Y26_N14
\PIP2|BREG|regs[4][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[4][23]~feeder_combout\ = \PIP2|DataEscrita[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[23]~23_combout\,
	combout => \PIP2|BREG|regs[4][23]~feeder_combout\);

-- Location: LCFF_X92_Y26_N15
\PIP2|BREG|regs[4][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[4][23]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[4][23]~regout\);

-- Location: LCCOMB_X90_Y26_N26
\PIP2|BREG|Mux8~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux8~12_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (\PIP2|BREG|regs[6][23]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|regs[4][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[6][23]~regout\,
	datab => \PIP2|BREG|regs[4][23]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	combout => \PIP2|BREG|Mux8~12_combout\);

-- Location: LCCOMB_X86_Y23_N12
\PIP2|BREG|Mux8~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux8~13_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & ((\PIP2|BREG|Mux8~12_combout\ & (\PIP2|BREG|regs[14][23]~regout\)) # (!\PIP2|BREG|Mux8~12_combout\ & ((\PIP2|BREG|regs[12][23]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP2|BREG|Mux8~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[14][23]~regout\,
	datab => \PIP2|BREG|regs[12][23]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datad => \PIP2|BREG|Mux8~12_combout\,
	combout => \PIP2|BREG|Mux8~13_combout\);

-- Location: LCCOMB_X86_Y23_N2
\PIP2|BREG|Mux8~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux8~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)) # ((\PIP2|BREG|Mux8~13_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|Mux8~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|Mux8~15_combout\,
	datad => \PIP2|BREG|Mux8~13_combout\,
	combout => \PIP2|BREG|Mux8~16_combout\);

-- Location: LCCOMB_X86_Y23_N14
\PIP2|BREG|Mux8~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux8~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|Mux8~16_combout\ & ((\PIP2|BREG|Mux8~18_combout\))) # (!\PIP2|BREG|Mux8~16_combout\ & (\PIP2|BREG|Mux8~11_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP2|BREG|Mux8~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux8~11_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datac => \PIP2|BREG|Mux8~18_combout\,
	datad => \PIP2|BREG|Mux8~16_combout\,
	combout => \PIP2|BREG|Mux8~19_combout\);

-- Location: LCFF_X91_Y17_N3
\PIP2|BREG|regs[31][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[23]~23_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[31][23]~regout\);

-- Location: LCCOMB_X92_Y17_N24
\PIP2|BREG|Mux8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux8~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[27][23]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[26][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[27][23]~regout\,
	datab => \PIP2|BREG|regs[26][23]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux8~7_combout\);

-- Location: LCCOMB_X91_Y17_N2
\PIP2|BREG|Mux8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux8~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux8~7_combout\ & ((\PIP2|BREG|regs[31][23]~regout\))) # (!\PIP2|BREG|Mux8~7_combout\ & (\PIP2|BREG|regs[30][23]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux8~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datab => \PIP2|BREG|regs[30][23]~regout\,
	datac => \PIP2|BREG|regs[31][23]~regout\,
	datad => \PIP2|BREG|Mux8~7_combout\,
	combout => \PIP2|BREG|Mux8~8_combout\);

-- Location: LCFF_X88_Y20_N27
\PIP2|BREG|regs[23][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[23]~23_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[23][23]~regout\);

-- Location: LCCOMB_X88_Y19_N0
\PIP2|BREG|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux8~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (\PIP2|BREG|regs[22][23]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|regs[18][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[22][23]~regout\,
	datab => \PIP2|BREG|regs[18][23]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	combout => \PIP2|BREG|Mux8~0_combout\);

-- Location: LCCOMB_X91_Y20_N20
\PIP2|BREG|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux8~1_combout\ = (\PIP2|BREG|Mux8~0_combout\ & (((\PIP2|BREG|regs[23][23]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP2|BREG|Mux8~0_combout\ & (\PIP2|BREG|regs[19][23]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[19][23]~regout\,
	datab => \PIP2|BREG|regs[23][23]~regout\,
	datac => \PIP2|BREG|Mux8~0_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux8~1_combout\);

-- Location: LCCOMB_X93_Y22_N12
\PIP2|BREG|regs[16][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[16][23]~feeder_combout\ = \PIP2|DataEscrita[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[23]~23_combout\,
	combout => \PIP2|BREG|regs[16][23]~feeder_combout\);

-- Location: LCFF_X93_Y22_N13
\PIP2|BREG|regs[16][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[16][23]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[16][23]~regout\);

-- Location: LCCOMB_X92_Y22_N30
\PIP2|BREG|Mux8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux8~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[17][23]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[16][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[17][23]~regout\,
	datab => \PIP2|BREG|regs[16][23]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux8~4_combout\);

-- Location: LCCOMB_X91_Y22_N16
\PIP2|BREG|Mux8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux8~5_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux8~4_combout\ & (\PIP2|BREG|regs[21][23]~regout\)) # (!\PIP2|BREG|Mux8~4_combout\ & ((\PIP2|BREG|regs[20][23]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[21][23]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|regs[20][23]~regout\,
	datad => \PIP2|BREG|Mux8~4_combout\,
	combout => \PIP2|BREG|Mux8~5_combout\);

-- Location: LCFF_X91_Y20_N27
\PIP2|BREG|regs[29][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[23]~23_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[29][23]~regout\);

-- Location: LCCOMB_X93_Y18_N12
\PIP2|BREG|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux8~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & (\PIP2|BREG|regs[25][23]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21) & ((\PIP2|BREG|regs[24][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[25][23]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datac => \PIP2|BREG|regs[24][23]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \PIP2|BREG|Mux8~2_combout\);

-- Location: LCCOMB_X91_Y20_N12
\PIP2|BREG|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux8~3_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & ((\PIP2|BREG|Mux8~2_combout\ & ((\PIP2|BREG|regs[29][23]~regout\))) # (!\PIP2|BREG|Mux8~2_combout\ & (\PIP2|BREG|regs[28][23]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23) & (((\PIP2|BREG|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[28][23]~regout\,
	datab => \PIP2|BREG|regs[29][23]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	datad => \PIP2|BREG|Mux8~2_combout\,
	combout => \PIP2|BREG|Mux8~3_combout\);

-- Location: LCCOMB_X91_Y20_N22
\PIP2|BREG|Mux8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux8~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)) # (\PIP2|BREG|Mux8~3_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24) & (\PIP2|BREG|Mux8~5_combout\ & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	datab => \PIP2|BREG|Mux8~5_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datad => \PIP2|BREG|Mux8~3_combout\,
	combout => \PIP2|BREG|Mux8~6_combout\);

-- Location: LCCOMB_X91_Y20_N0
\PIP2|BREG|Mux8~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux8~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & ((\PIP2|BREG|Mux8~6_combout\ & (\PIP2|BREG|Mux8~8_combout\)) # (!\PIP2|BREG|Mux8~6_combout\ & ((\PIP2|BREG|Mux8~1_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22) & (((\PIP2|BREG|Mux8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datab => \PIP2|BREG|Mux8~8_combout\,
	datac => \PIP2|BREG|Mux8~1_combout\,
	datad => \PIP2|BREG|Mux8~6_combout\,
	combout => \PIP2|BREG|Mux8~9_combout\);

-- Location: LCCOMB_X85_Y20_N10
\PIP2|BREG|Mux8~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux8~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & ((\PIP2|BREG|Mux8~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25) & (\PIP2|BREG|Mux8~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|BREG|Mux8~19_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25),
	datad => \PIP2|BREG|Mux8~9_combout\,
	combout => \PIP2|BREG|Mux8~20_combout\);

-- Location: LCCOMB_X91_Y19_N26
\PIP2|Equal1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|Equal1~13_combout\ = (\PIP2|BREG|Mux41~20_combout\ & (\PIP2|BREG|Mux9~20_combout\ & (\PIP2|BREG|Mux8~20_combout\ $ (!\PIP2|BREG|Mux40~20_combout\)))) # (!\PIP2|BREG|Mux41~20_combout\ & (!\PIP2|BREG|Mux9~20_combout\ & (\PIP2|BREG|Mux8~20_combout\ $ 
-- (!\PIP2|BREG|Mux40~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux41~20_combout\,
	datab => \PIP2|BREG|Mux8~20_combout\,
	datac => \PIP2|BREG|Mux9~20_combout\,
	datad => \PIP2|BREG|Mux40~20_combout\,
	combout => \PIP2|Equal1~13_combout\);

-- Location: LCCOMB_X83_Y19_N22
\PIP2|Equal1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|Equal1~14_combout\ = (\PIP2|Equal1~10_combout\ & (\PIP2|Equal1~11_combout\ & (\PIP2|Equal1~12_combout\ & \PIP2|Equal1~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|Equal1~10_combout\,
	datab => \PIP2|Equal1~11_combout\,
	datac => \PIP2|Equal1~12_combout\,
	datad => \PIP2|Equal1~13_combout\,
	combout => \PIP2|Equal1~14_combout\);

-- Location: LCCOMB_X83_Y19_N28
\PIP2|Equal1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|Equal1~20_combout\ = (\PIP2|Equal1~9_combout\ & (\PIP2|Equal1~19_combout\ & (\PIP2|Equal1~4_combout\ & \PIP2|Equal1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|Equal1~9_combout\,
	datab => \PIP2|Equal1~19_combout\,
	datac => \PIP2|Equal1~4_combout\,
	datad => \PIP2|Equal1~14_combout\,
	combout => \PIP2|Equal1~20_combout\);

-- Location: LCCOMB_X83_Y19_N18
\PIP2|OrigPCIN~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|OrigPCIN~0_combout\ = (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(29) & (\PIP2|CTRL|Mux8~2_combout\ & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(26) $ (\PIP2|Equal1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(29),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(26),
	datac => \PIP2|CTRL|Mux8~2_combout\,
	datad => \PIP2|Equal1~20_combout\,
	combout => \PIP2|OrigPCIN~0_combout\);

-- Location: LCCOMB_X83_Y19_N4
\PIP2|OrigPCIN~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|OrigPCIN~1_combout\ = (\PIP2|process_1~4_combout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27) & (\PIP2|process_1~2_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27) & ((\PIP2|OrigPCIN~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27),
	datab => \PIP2|process_1~4_combout\,
	datac => \PIP2|process_1~2_combout\,
	datad => \PIP2|OrigPCIN~0_combout\,
	combout => \PIP2|OrigPCIN~1_combout\);

-- Location: LCFF_X83_Y19_N5
\PIP2|IDEX|OrigPC~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|OrigPCIN~1_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\);

-- Location: LCCOMB_X77_Y20_N26
\PIP1|PCatualaux2[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[2]~0_combout\ = (\inicio~regout\ & ((\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP2|IDEX|PCbranch\(2))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((!\PIP1|IFID|PCatualOUT[2]~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|PCbranch\(2),
	datab => \PIP1|IFID|PCatualOUT[2]~_Duplicate_1_regout\,
	datac => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datad => \inicio~regout\,
	combout => \PIP1|PCatualaux2[2]~0_combout\);

-- Location: LCCOMB_X83_Y20_N26
\PIP2|isJALout~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|isJALout~4_combout\ = ((!\PIP2|process_1~2_combout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(26),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27),
	datad => \PIP2|process_1~2_combout\,
	combout => \PIP2|isJALout~4_combout\);

-- Location: LCFF_X83_Y20_N7
\PIP2|riseMark\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|riseMark~0_combout\,
	aclr => \PIP2|isJALout~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|riseMark~regout\);

-- Location: LCCOMB_X83_Y20_N20
\PIP2|isJALout~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|isJALout~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(26) & \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(26),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27),
	combout => \PIP2|isJALout~2_combout\);

-- Location: LCCOMB_X83_Y20_N24
\PIP2|clk2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|clk2~combout\ = LCELL(((!\PIP2|riseMark~regout\ & (\PIP2|isJALout~2_combout\ & \PIP2|process_1~2_combout\))) # (!\clkIN~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clkIN~combout\,
	datab => \PIP2|riseMark~regout\,
	datac => \PIP2|isJALout~2_combout\,
	datad => \PIP2|process_1~2_combout\,
	combout => \PIP2|clk2~combout\);

-- Location: LCCOMB_X83_Y20_N22
clk : cycloneii_lcell_comb
-- Equation(s):
-- \clk~combout\ = LCELL((\inicio~regout\ & ((\PIP2|clk2~combout\))) # (!\inicio~regout\ & (!\clkIN~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clkIN~combout\,
	datac => \inicio~regout\,
	datad => \PIP2|clk2~combout\,
	combout => \clk~combout\);

-- Location: CLKCTRL_G7
\clk~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~clkctrl_outclk\);

-- Location: LCCOMB_X77_Y22_N2
\PIP2|CTRL|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|CTRL|Mux5~1_combout\ = (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(3) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(4) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(1)) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(3),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(0),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(4),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(1),
	combout => \PIP2|CTRL|Mux5~1_combout\);

-- Location: LCCOMB_X77_Y22_N20
\PIP2|CTRL|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|CTRL|Mux5~2_combout\ = (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(5) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(2) & (\PIP2|process_1~3_combout\ & \PIP2|CTRL|Mux5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(5),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(2),
	datac => \PIP2|process_1~3_combout\,
	datad => \PIP2|CTRL|Mux5~1_combout\,
	combout => \PIP2|CTRL|Mux5~2_combout\);

-- Location: LCFF_X71_Y21_N21
\PIP2|IDEX|isShift\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP2|CTRL|Mux5~2_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|isShift~regout\);

-- Location: LCCOMB_X74_Y21_N22
\PIP3|MUX1|S[31]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|MUX1|S[31]~0_combout\ = (\PIP2|IDEX|isShift~regout\ & (((\PIP2|IDEX|signImm\(15))))) # (!\PIP2|IDEX|isShift~regout\ & ((\PIP2|IDEX|saida1[31]~reg0_Duplicate_1_regout\) # ((!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida1[31]~reg0_Duplicate_1_regout\,
	datab => \PIP2|IDEX|isShift~regout\,
	datac => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|signImm\(15),
	combout => \PIP3|MUX1|S[31]~0_combout\);

-- Location: LCCOMB_X74_Y23_N8
\PIP3|ULA|Mux54~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux54~0_combout\ = (\PIP3|MUX2|S[0]~0_combout\ & (\PIP3|MUX1|S[31]~0_combout\ & ((!\PIP3|ULA|tmp~7_combout\) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[0]~0_combout\,
	datab => \PIP3|MUX1|S[31]~0_combout\,
	datac => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datad => \PIP3|ULA|tmp~7_combout\,
	combout => \PIP3|ULA|Mux54~0_combout\);

-- Location: LCCOMB_X67_Y19_N16
\PIP3|ULA|ShiftRight2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~26_combout\ = (\PIP3|MUX1|S[0]~1_combout\ & (\PIP3|MUX2|S[3]~2_combout\)) # (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP3|MUX2|S[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX2|S[3]~2_combout\,
	datac => \PIP3|MUX1|S[0]~1_combout\,
	datad => \PIP3|MUX2|S[2]~3_combout\,
	combout => \PIP3|ULA|ShiftRight2~26_combout\);

-- Location: LCCOMB_X69_Y22_N18
\PIP3|ULA|tmp~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|tmp~8_combout\ = (\PIP3|MUX1|S[0]~1_combout\ & (\PIP3|MUX2|S[1]~4_combout\)) # (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP3|MUX2|S[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[1]~4_combout\,
	datac => \PIP3|MUX2|S[0]~0_combout\,
	datad => \PIP3|MUX1|S[0]~1_combout\,
	combout => \PIP3|ULA|tmp~8_combout\);

-- Location: LCCOMB_X66_Y19_N6
\PIP3|ULA|ShiftRight1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~28_combout\ = (!\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftRight2~26_combout\)) # (!\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|tmp~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[2]~29_combout\,
	datab => \PIP3|MUX1|S[1]~28_combout\,
	datac => \PIP3|ULA|ShiftRight2~26_combout\,
	datad => \PIP3|ULA|tmp~8_combout\,
	combout => \PIP3|ULA|ShiftRight1~28_combout\);

-- Location: LCCOMB_X66_Y19_N22
\PIP3|ULA|ShiftRight1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~30_combout\ = (!\PIP3|MUX1|S[3]~30_combout\ & ((\PIP3|ULA|ShiftRight1~28_combout\) # ((\PIP3|ULA|ShiftRight1~29_combout\ & \PIP3|MUX1|S[2]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight1~29_combout\,
	datab => \PIP3|MUX1|S[3]~30_combout\,
	datac => \PIP3|MUX1|S[2]~29_combout\,
	datad => \PIP3|ULA|ShiftRight1~28_combout\,
	combout => \PIP3|ULA|ShiftRight1~30_combout\);

-- Location: LCCOMB_X66_Y19_N28
\PIP3|ULA|ShiftRight1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~34_combout\ = (!\PIP3|MUX1|S[4]~31_combout\ & ((\PIP3|ULA|ShiftRight1~30_combout\) # ((\PIP3|MUX1|S[3]~30_combout\ & \PIP3|ULA|ShiftRight1~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[4]~31_combout\,
	datab => \PIP3|MUX1|S[3]~30_combout\,
	datac => \PIP3|ULA|ShiftRight1~33_combout\,
	datad => \PIP3|ULA|ShiftRight1~30_combout\,
	combout => \PIP3|ULA|ShiftRight1~34_combout\);

-- Location: LCCOMB_X70_Y22_N30
\PIP3|ULA|ShiftRight1~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~41_combout\ = (\PIP3|ULA|ShiftRight1~34_combout\) # ((\PIP3|MUX1|S[4]~31_combout\ & \PIP3|ULA|ShiftRight1~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[4]~31_combout\,
	datac => \PIP3|ULA|ShiftRight1~84_combout\,
	datad => \PIP3|ULA|ShiftRight1~34_combout\,
	combout => \PIP3|ULA|ShiftRight1~41_combout\);

-- Location: LCCOMB_X70_Y22_N4
\PIP3|ULA|Mux54~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux54~1_combout\ = (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & ((\PIP3|ULA|ShiftLeft0~78_combout\ & ((\PIP3|MUX2|S[31]~1_combout\))) # (!\PIP3|ULA|ShiftLeft0~78_combout\ & (\PIP3|ULA|ShiftRight1~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datab => \PIP3|ULA|ShiftRight1~41_combout\,
	datac => \PIP3|MUX2|S[31]~1_combout\,
	datad => \PIP3|ULA|ShiftLeft0~78_combout\,
	combout => \PIP3|ULA|Mux54~1_combout\);

-- Location: LCCOMB_X70_Y22_N2
\PIP3|ULA|Mux54~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux54~2_combout\ = (\PIP3|ULA|Mux54~1_combout\) # ((\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (\PIP3|ULA|ShiftRight1~41_combout\ & !\PIP3|ULA|tmp~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datab => \PIP3|ULA|ShiftRight1~41_combout\,
	datac => \PIP3|ULA|Mux54~1_combout\,
	datad => \PIP3|ULA|tmp~7_combout\,
	combout => \PIP3|ULA|Mux54~2_combout\);

-- Location: LCCOMB_X74_Y23_N6
\PIP3|ULA|Mux54~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux54~3_combout\ = (\PIP3|ULA|Mux37~0_combout\ & ((\PIP3|ULA|Mux54~0_combout\) # ((!\PIP3|MUX1|S[31]~0_combout\ & \PIP3|ULA|Mux54~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux37~0_combout\,
	datab => \PIP3|MUX1|S[31]~0_combout\,
	datac => \PIP3|ULA|Mux54~0_combout\,
	datad => \PIP3|ULA|Mux54~2_combout\,
	combout => \PIP3|ULA|Mux54~3_combout\);

-- Location: LCCOMB_X72_Y23_N0
\PIP3|ULA|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|LessThan0~1_cout\ = CARRY((!\PIP3|MUX1|S[0]~1_combout\ & \PIP3|MUX2|S[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[0]~1_combout\,
	datab => \PIP3|MUX2|S[0]~0_combout\,
	datad => VCC,
	cout => \PIP3|ULA|LessThan0~1_cout\);

-- Location: LCCOMB_X72_Y23_N2
\PIP3|ULA|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|LessThan0~3_cout\ = CARRY((\PIP3|MUX1|S[1]~28_combout\ & ((!\PIP3|ULA|LessThan0~1_cout\) # (!\PIP3|MUX2|S[1]~4_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (!\PIP3|MUX2|S[1]~4_combout\ & !\PIP3|ULA|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[1]~28_combout\,
	datab => \PIP3|MUX2|S[1]~4_combout\,
	datad => VCC,
	cin => \PIP3|ULA|LessThan0~1_cout\,
	cout => \PIP3|ULA|LessThan0~3_cout\);

-- Location: LCCOMB_X72_Y23_N4
\PIP3|ULA|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|LessThan0~5_cout\ = CARRY((\PIP3|MUX1|S[2]~29_combout\ & (\PIP3|MUX2|S[2]~3_combout\ & !\PIP3|ULA|LessThan0~3_cout\)) # (!\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|MUX2|S[2]~3_combout\) # (!\PIP3|ULA|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[2]~29_combout\,
	datab => \PIP3|MUX2|S[2]~3_combout\,
	datad => VCC,
	cin => \PIP3|ULA|LessThan0~3_cout\,
	cout => \PIP3|ULA|LessThan0~5_cout\);

-- Location: LCCOMB_X72_Y23_N6
\PIP3|ULA|LessThan0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|LessThan0~7_cout\ = CARRY((\PIP3|MUX2|S[3]~2_combout\ & (\PIP3|MUX1|S[3]~30_combout\ & !\PIP3|ULA|LessThan0~5_cout\)) # (!\PIP3|MUX2|S[3]~2_combout\ & ((\PIP3|MUX1|S[3]~30_combout\) # (!\PIP3|ULA|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[3]~2_combout\,
	datab => \PIP3|MUX1|S[3]~30_combout\,
	datad => VCC,
	cin => \PIP3|ULA|LessThan0~5_cout\,
	cout => \PIP3|ULA|LessThan0~7_cout\);

-- Location: LCCOMB_X72_Y23_N8
\PIP3|ULA|LessThan0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|LessThan0~9_cout\ = CARRY((\PIP3|MUX2|S[4]~8_combout\ & ((!\PIP3|ULA|LessThan0~7_cout\) # (!\PIP3|MUX1|S[4]~31_combout\))) # (!\PIP3|MUX2|S[4]~8_combout\ & (!\PIP3|MUX1|S[4]~31_combout\ & !\PIP3|ULA|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[4]~8_combout\,
	datab => \PIP3|MUX1|S[4]~31_combout\,
	datad => VCC,
	cin => \PIP3|ULA|LessThan0~7_cout\,
	cout => \PIP3|ULA|LessThan0~9_cout\);

-- Location: LCCOMB_X72_Y23_N10
\PIP3|ULA|LessThan0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|LessThan0~11_cout\ = CARRY((\PIP3|MUX2|S[5]~7_combout\ & (\PIP3|MUX1|S[5]~27_combout\ & !\PIP3|ULA|LessThan0~9_cout\)) # (!\PIP3|MUX2|S[5]~7_combout\ & ((\PIP3|MUX1|S[5]~27_combout\) # (!\PIP3|ULA|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[5]~7_combout\,
	datab => \PIP3|MUX1|S[5]~27_combout\,
	datad => VCC,
	cin => \PIP3|ULA|LessThan0~9_cout\,
	cout => \PIP3|ULA|LessThan0~11_cout\);

-- Location: LCCOMB_X72_Y23_N12
\PIP3|ULA|LessThan0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|LessThan0~13_cout\ = CARRY((\PIP3|MUX2|S[6]~6_combout\ & ((!\PIP3|ULA|LessThan0~11_cout\) # (!\PIP3|MUX1|S[6]~26_combout\))) # (!\PIP3|MUX2|S[6]~6_combout\ & (!\PIP3|MUX1|S[6]~26_combout\ & !\PIP3|ULA|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[6]~6_combout\,
	datab => \PIP3|MUX1|S[6]~26_combout\,
	datad => VCC,
	cin => \PIP3|ULA|LessThan0~11_cout\,
	cout => \PIP3|ULA|LessThan0~13_cout\);

-- Location: LCCOMB_X72_Y23_N14
\PIP3|ULA|LessThan0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|LessThan0~15_cout\ = CARRY((\PIP3|MUX1|S[7]~25_combout\ & ((!\PIP3|ULA|LessThan0~13_cout\) # (!\PIP3|MUX2|S[7]~5_combout\))) # (!\PIP3|MUX1|S[7]~25_combout\ & (!\PIP3|MUX2|S[7]~5_combout\ & !\PIP3|ULA|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[7]~25_combout\,
	datab => \PIP3|MUX2|S[7]~5_combout\,
	datad => VCC,
	cin => \PIP3|ULA|LessThan0~13_cout\,
	cout => \PIP3|ULA|LessThan0~15_cout\);

-- Location: LCCOMB_X72_Y23_N16
\PIP3|ULA|LessThan0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|LessThan0~17_cout\ = CARRY((\PIP3|MUX2|S[8]~16_combout\ & ((!\PIP3|ULA|LessThan0~15_cout\) # (!\PIP3|MUX1|S[8]~24_combout\))) # (!\PIP3|MUX2|S[8]~16_combout\ & (!\PIP3|MUX1|S[8]~24_combout\ & !\PIP3|ULA|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[8]~16_combout\,
	datab => \PIP3|MUX1|S[8]~24_combout\,
	datad => VCC,
	cin => \PIP3|ULA|LessThan0~15_cout\,
	cout => \PIP3|ULA|LessThan0~17_cout\);

-- Location: LCCOMB_X72_Y23_N18
\PIP3|ULA|LessThan0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|LessThan0~19_cout\ = CARRY((\PIP3|MUX2|S[9]~15_combout\ & (\PIP3|MUX1|S[9]~23_combout\ & !\PIP3|ULA|LessThan0~17_cout\)) # (!\PIP3|MUX2|S[9]~15_combout\ & ((\PIP3|MUX1|S[9]~23_combout\) # (!\PIP3|ULA|LessThan0~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[9]~15_combout\,
	datab => \PIP3|MUX1|S[9]~23_combout\,
	datad => VCC,
	cin => \PIP3|ULA|LessThan0~17_cout\,
	cout => \PIP3|ULA|LessThan0~19_cout\);

-- Location: LCCOMB_X72_Y23_N20
\PIP3|ULA|LessThan0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|LessThan0~21_cout\ = CARRY((\PIP3|MUX2|S[10]~14_combout\ & ((!\PIP3|ULA|LessThan0~19_cout\) # (!\PIP3|MUX1|S[10]~22_combout\))) # (!\PIP3|MUX2|S[10]~14_combout\ & (!\PIP3|MUX1|S[10]~22_combout\ & !\PIP3|ULA|LessThan0~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[10]~14_combout\,
	datab => \PIP3|MUX1|S[10]~22_combout\,
	datad => VCC,
	cin => \PIP3|ULA|LessThan0~19_cout\,
	cout => \PIP3|ULA|LessThan0~21_cout\);

-- Location: LCCOMB_X72_Y23_N22
\PIP3|ULA|LessThan0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|LessThan0~23_cout\ = CARRY((\PIP3|MUX1|S[11]~21_combout\ & ((!\PIP3|ULA|LessThan0~21_cout\) # (!\PIP3|MUX2|S[11]~13_combout\))) # (!\PIP3|MUX1|S[11]~21_combout\ & (!\PIP3|MUX2|S[11]~13_combout\ & !\PIP3|ULA|LessThan0~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[11]~21_combout\,
	datab => \PIP3|MUX2|S[11]~13_combout\,
	datad => VCC,
	cin => \PIP3|ULA|LessThan0~21_cout\,
	cout => \PIP3|ULA|LessThan0~23_cout\);

-- Location: LCCOMB_X72_Y23_N24
\PIP3|ULA|LessThan0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|LessThan0~25_cout\ = CARRY((\PIP3|MUX1|S[12]~20_combout\ & (\PIP3|MUX2|S[12]~12_combout\ & !\PIP3|ULA|LessThan0~23_cout\)) # (!\PIP3|MUX1|S[12]~20_combout\ & ((\PIP3|MUX2|S[12]~12_combout\) # (!\PIP3|ULA|LessThan0~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[12]~20_combout\,
	datab => \PIP3|MUX2|S[12]~12_combout\,
	datad => VCC,
	cin => \PIP3|ULA|LessThan0~23_cout\,
	cout => \PIP3|ULA|LessThan0~25_cout\);

-- Location: LCCOMB_X72_Y23_N26
\PIP3|ULA|LessThan0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|LessThan0~27_cout\ = CARRY((\PIP3|MUX2|S[13]~11_combout\ & (\PIP3|MUX1|S[13]~19_combout\ & !\PIP3|ULA|LessThan0~25_cout\)) # (!\PIP3|MUX2|S[13]~11_combout\ & ((\PIP3|MUX1|S[13]~19_combout\) # (!\PIP3|ULA|LessThan0~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[13]~11_combout\,
	datab => \PIP3|MUX1|S[13]~19_combout\,
	datad => VCC,
	cin => \PIP3|ULA|LessThan0~25_cout\,
	cout => \PIP3|ULA|LessThan0~27_cout\);

-- Location: LCCOMB_X72_Y23_N28
\PIP3|ULA|LessThan0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|LessThan0~29_cout\ = CARRY((\PIP3|MUX1|S[14]~18_combout\ & (\PIP3|MUX2|S[14]~10_combout\ & !\PIP3|ULA|LessThan0~27_cout\)) # (!\PIP3|MUX1|S[14]~18_combout\ & ((\PIP3|MUX2|S[14]~10_combout\) # (!\PIP3|ULA|LessThan0~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[14]~18_combout\,
	datab => \PIP3|MUX2|S[14]~10_combout\,
	datad => VCC,
	cin => \PIP3|ULA|LessThan0~27_cout\,
	cout => \PIP3|ULA|LessThan0~29_cout\);

-- Location: LCCOMB_X72_Y23_N30
\PIP3|ULA|LessThan0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|LessThan0~31_cout\ = CARRY((\PIP3|MUX2|S[15]~9_combout\ & (\PIP3|MUX1|S[15]~17_combout\ & !\PIP3|ULA|LessThan0~29_cout\)) # (!\PIP3|MUX2|S[15]~9_combout\ & ((\PIP3|MUX1|S[15]~17_combout\) # (!\PIP3|ULA|LessThan0~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[15]~9_combout\,
	datab => \PIP3|MUX1|S[15]~17_combout\,
	datad => VCC,
	cin => \PIP3|ULA|LessThan0~29_cout\,
	cout => \PIP3|ULA|LessThan0~31_cout\);

-- Location: LCCOMB_X72_Y22_N0
\PIP3|ULA|LessThan0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|LessThan0~33_cout\ = CARRY((\PIP3|MUX2|S[16]~32_combout\ & ((!\PIP3|ULA|LessThan0~31_cout\) # (!\PIP3|MUX1|S[16]~16_combout\))) # (!\PIP3|MUX2|S[16]~32_combout\ & (!\PIP3|MUX1|S[16]~16_combout\ & !\PIP3|ULA|LessThan0~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[16]~32_combout\,
	datab => \PIP3|MUX1|S[16]~16_combout\,
	datad => VCC,
	cin => \PIP3|ULA|LessThan0~31_cout\,
	cout => \PIP3|ULA|LessThan0~33_cout\);

-- Location: LCCOMB_X72_Y22_N2
\PIP3|ULA|LessThan0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|LessThan0~35_cout\ = CARRY((\PIP3|MUX2|S[17]~31_combout\ & (\PIP3|MUX1|S[17]~15_combout\ & !\PIP3|ULA|LessThan0~33_cout\)) # (!\PIP3|MUX2|S[17]~31_combout\ & ((\PIP3|MUX1|S[17]~15_combout\) # (!\PIP3|ULA|LessThan0~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[17]~31_combout\,
	datab => \PIP3|MUX1|S[17]~15_combout\,
	datad => VCC,
	cin => \PIP3|ULA|LessThan0~33_cout\,
	cout => \PIP3|ULA|LessThan0~35_cout\);

-- Location: LCCOMB_X72_Y22_N4
\PIP3|ULA|LessThan0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|LessThan0~37_cout\ = CARRY((\PIP3|MUX1|S[18]~14_combout\ & (\PIP3|MUX2|S[18]~30_combout\ & !\PIP3|ULA|LessThan0~35_cout\)) # (!\PIP3|MUX1|S[18]~14_combout\ & ((\PIP3|MUX2|S[18]~30_combout\) # (!\PIP3|ULA|LessThan0~35_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[18]~14_combout\,
	datab => \PIP3|MUX2|S[18]~30_combout\,
	datad => VCC,
	cin => \PIP3|ULA|LessThan0~35_cout\,
	cout => \PIP3|ULA|LessThan0~37_cout\);

-- Location: LCCOMB_X72_Y22_N6
\PIP3|ULA|LessThan0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|LessThan0~39_cout\ = CARRY((\PIP3|MUX1|S[19]~13_combout\ & ((!\PIP3|ULA|LessThan0~37_cout\) # (!\PIP3|MUX2|S[19]~29_combout\))) # (!\PIP3|MUX1|S[19]~13_combout\ & (!\PIP3|MUX2|S[19]~29_combout\ & !\PIP3|ULA|LessThan0~37_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[19]~13_combout\,
	datab => \PIP3|MUX2|S[19]~29_combout\,
	datad => VCC,
	cin => \PIP3|ULA|LessThan0~37_cout\,
	cout => \PIP3|ULA|LessThan0~39_cout\);

-- Location: LCCOMB_X72_Y22_N8
\PIP3|ULA|LessThan0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|LessThan0~41_cout\ = CARRY((\PIP3|MUX1|S[20]~12_combout\ & (\PIP3|MUX2|S[20]~28_combout\ & !\PIP3|ULA|LessThan0~39_cout\)) # (!\PIP3|MUX1|S[20]~12_combout\ & ((\PIP3|MUX2|S[20]~28_combout\) # (!\PIP3|ULA|LessThan0~39_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[20]~12_combout\,
	datab => \PIP3|MUX2|S[20]~28_combout\,
	datad => VCC,
	cin => \PIP3|ULA|LessThan0~39_cout\,
	cout => \PIP3|ULA|LessThan0~41_cout\);

-- Location: LCCOMB_X72_Y22_N10
\PIP3|ULA|LessThan0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|LessThan0~43_cout\ = CARRY((\PIP3|MUX1|S[21]~11_combout\ & ((!\PIP3|ULA|LessThan0~41_cout\) # (!\PIP3|MUX2|S[21]~27_combout\))) # (!\PIP3|MUX1|S[21]~11_combout\ & (!\PIP3|MUX2|S[21]~27_combout\ & !\PIP3|ULA|LessThan0~41_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[21]~11_combout\,
	datab => \PIP3|MUX2|S[21]~27_combout\,
	datad => VCC,
	cin => \PIP3|ULA|LessThan0~41_cout\,
	cout => \PIP3|ULA|LessThan0~43_cout\);

-- Location: LCCOMB_X72_Y22_N12
\PIP3|ULA|LessThan0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|LessThan0~45_cout\ = CARRY((\PIP3|MUX2|S[22]~26_combout\ & ((!\PIP3|ULA|LessThan0~43_cout\) # (!\PIP3|MUX1|S[22]~10_combout\))) # (!\PIP3|MUX2|S[22]~26_combout\ & (!\PIP3|MUX1|S[22]~10_combout\ & !\PIP3|ULA|LessThan0~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[22]~26_combout\,
	datab => \PIP3|MUX1|S[22]~10_combout\,
	datad => VCC,
	cin => \PIP3|ULA|LessThan0~43_cout\,
	cout => \PIP3|ULA|LessThan0~45_cout\);

-- Location: LCCOMB_X72_Y22_N14
\PIP3|ULA|LessThan0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|LessThan0~47_cout\ = CARRY((\PIP3|MUX2|S[23]~25_combout\ & (\PIP3|MUX1|S[23]~9_combout\ & !\PIP3|ULA|LessThan0~45_cout\)) # (!\PIP3|MUX2|S[23]~25_combout\ & ((\PIP3|MUX1|S[23]~9_combout\) # (!\PIP3|ULA|LessThan0~45_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[23]~25_combout\,
	datab => \PIP3|MUX1|S[23]~9_combout\,
	datad => VCC,
	cin => \PIP3|ULA|LessThan0~45_cout\,
	cout => \PIP3|ULA|LessThan0~47_cout\);

-- Location: LCCOMB_X72_Y22_N16
\PIP3|ULA|LessThan0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|LessThan0~49_cout\ = CARRY((\PIP3|MUX2|S[24]~24_combout\ & ((!\PIP3|ULA|LessThan0~47_cout\) # (!\PIP3|MUX1|S[24]~8_combout\))) # (!\PIP3|MUX2|S[24]~24_combout\ & (!\PIP3|MUX1|S[24]~8_combout\ & !\PIP3|ULA|LessThan0~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[24]~24_combout\,
	datab => \PIP3|MUX1|S[24]~8_combout\,
	datad => VCC,
	cin => \PIP3|ULA|LessThan0~47_cout\,
	cout => \PIP3|ULA|LessThan0~49_cout\);

-- Location: LCCOMB_X72_Y22_N18
\PIP3|ULA|LessThan0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|LessThan0~51_cout\ = CARRY((\PIP3|MUX2|S[25]~23_combout\ & (\PIP3|MUX1|S[25]~7_combout\ & !\PIP3|ULA|LessThan0~49_cout\)) # (!\PIP3|MUX2|S[25]~23_combout\ & ((\PIP3|MUX1|S[25]~7_combout\) # (!\PIP3|ULA|LessThan0~49_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[25]~23_combout\,
	datab => \PIP3|MUX1|S[25]~7_combout\,
	datad => VCC,
	cin => \PIP3|ULA|LessThan0~49_cout\,
	cout => \PIP3|ULA|LessThan0~51_cout\);

-- Location: LCCOMB_X72_Y22_N20
\PIP3|ULA|LessThan0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|LessThan0~53_cout\ = CARRY((\PIP3|MUX2|S[26]~22_combout\ & ((!\PIP3|ULA|LessThan0~51_cout\) # (!\PIP3|MUX1|S[26]~6_combout\))) # (!\PIP3|MUX2|S[26]~22_combout\ & (!\PIP3|MUX1|S[26]~6_combout\ & !\PIP3|ULA|LessThan0~51_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[26]~22_combout\,
	datab => \PIP3|MUX1|S[26]~6_combout\,
	datad => VCC,
	cin => \PIP3|ULA|LessThan0~51_cout\,
	cout => \PIP3|ULA|LessThan0~53_cout\);

-- Location: LCCOMB_X72_Y22_N22
\PIP3|ULA|LessThan0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|LessThan0~55_cout\ = CARRY((\PIP3|MUX2|S[27]~21_combout\ & (\PIP3|MUX1|S[27]~5_combout\ & !\PIP3|ULA|LessThan0~53_cout\)) # (!\PIP3|MUX2|S[27]~21_combout\ & ((\PIP3|MUX1|S[27]~5_combout\) # (!\PIP3|ULA|LessThan0~53_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[27]~21_combout\,
	datab => \PIP3|MUX1|S[27]~5_combout\,
	datad => VCC,
	cin => \PIP3|ULA|LessThan0~53_cout\,
	cout => \PIP3|ULA|LessThan0~55_cout\);

-- Location: LCCOMB_X72_Y22_N24
\PIP3|ULA|LessThan0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|LessThan0~57_cout\ = CARRY((\PIP3|MUX2|S[28]~20_combout\ & ((!\PIP3|ULA|LessThan0~55_cout\) # (!\PIP3|MUX1|S[28]~4_combout\))) # (!\PIP3|MUX2|S[28]~20_combout\ & (!\PIP3|MUX1|S[28]~4_combout\ & !\PIP3|ULA|LessThan0~55_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[28]~20_combout\,
	datab => \PIP3|MUX1|S[28]~4_combout\,
	datad => VCC,
	cin => \PIP3|ULA|LessThan0~55_cout\,
	cout => \PIP3|ULA|LessThan0~57_cout\);

-- Location: LCCOMB_X72_Y22_N26
\PIP3|ULA|LessThan0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|LessThan0~59_cout\ = CARRY((\PIP3|MUX1|S[29]~3_combout\ & ((!\PIP3|ULA|LessThan0~57_cout\) # (!\PIP3|MUX2|S[29]~19_combout\))) # (!\PIP3|MUX1|S[29]~3_combout\ & (!\PIP3|MUX2|S[29]~19_combout\ & !\PIP3|ULA|LessThan0~57_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[29]~3_combout\,
	datab => \PIP3|MUX2|S[29]~19_combout\,
	datad => VCC,
	cin => \PIP3|ULA|LessThan0~57_cout\,
	cout => \PIP3|ULA|LessThan0~59_cout\);

-- Location: LCCOMB_X72_Y22_N28
\PIP3|ULA|LessThan0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|LessThan0~61_cout\ = CARRY((\PIP3|MUX1|S[30]~2_combout\ & (\PIP3|MUX2|S[30]~18_combout\ & !\PIP3|ULA|LessThan0~59_cout\)) # (!\PIP3|MUX1|S[30]~2_combout\ & ((\PIP3|MUX2|S[30]~18_combout\) # (!\PIP3|ULA|LessThan0~59_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[30]~2_combout\,
	datab => \PIP3|MUX2|S[30]~18_combout\,
	datad => VCC,
	cin => \PIP3|ULA|LessThan0~59_cout\,
	cout => \PIP3|ULA|LessThan0~61_cout\);

-- Location: LCCOMB_X72_Y22_N30
\PIP3|ULA|LessThan0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|LessThan0~62_combout\ = (\PIP3|MUX2|S[31]~1_combout\ & (\PIP3|MUX1|S[31]~0_combout\ & \PIP3|ULA|LessThan0~61_cout\)) # (!\PIP3|MUX2|S[31]~1_combout\ & ((\PIP3|MUX1|S[31]~0_combout\) # (\PIP3|ULA|LessThan0~61_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011010100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[31]~1_combout\,
	datab => \PIP3|MUX1|S[31]~0_combout\,
	cin => \PIP3|ULA|LessThan0~61_cout\,
	combout => \PIP3|ULA|LessThan0~62_combout\);

-- Location: LCCOMB_X75_Y23_N20
\PIP3|ULA|Mux54~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux54~5_combout\ = (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (((\PIP3|ULA|LessThan0~62_combout\)))) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (!\PIP3|MUX2|S[0]~0_combout\ & (!\PIP3|MUX1|S[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datab => \PIP3|MUX2|S[0]~0_combout\,
	datac => \PIP3|MUX1|S[0]~1_combout\,
	datad => \PIP3|ULA|LessThan0~62_combout\,
	combout => \PIP3|ULA|Mux54~5_combout\);

-- Location: LCCOMB_X75_Y23_N2
\PIP3|ULA|Mux54~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux54~4_combout\ = (\PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\ & ((\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (\PIP3|MUX2|S[0]~0_combout\ & \PIP3|MUX1|S[0]~1_combout\)) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & 
-- ((\PIP3|MUX2|S[0]~0_combout\) # (\PIP3|MUX1|S[0]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datab => \PIP3|MUX2|S[0]~0_combout\,
	datac => \PIP3|MUX1|S[0]~1_combout\,
	datad => \PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux54~4_combout\);

-- Location: LCCOMB_X75_Y23_N26
\PIP3|ULA|Mux54~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux54~6_combout\ = (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((\PIP3|ULA|Mux54~4_combout\) # ((!\PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\ & \PIP3|ULA|Mux54~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datab => \PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|Mux54~5_combout\,
	datad => \PIP3|ULA|Mux54~4_combout\,
	combout => \PIP3|ULA|Mux54~6_combout\);

-- Location: LCCOMB_X69_Y24_N16
\PIP3|ULA|tmp~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|tmp~38_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & (((\PIP3|ULA|ShiftRight0~50_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & (((!\PIP3|ULA|ShiftLeft0~79_combout\)) # (!\PIP3|ULA|ShiftRight2~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight2~39_combout\,
	datab => \PIP3|MUX1|S[31]~0_combout\,
	datac => \PIP3|ULA|ShiftLeft0~79_combout\,
	datad => \PIP3|ULA|ShiftRight0~50_combout\,
	combout => \PIP3|ULA|tmp~38_combout\);

-- Location: LCCOMB_X67_Y18_N12
\PIP3|ULA|ShiftRight2~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~27_combout\ = (\PIP3|MUX1|S[0]~1_combout\ & (\PIP3|MUX2|S[7]~5_combout\)) # (!\PIP3|MUX1|S[0]~1_combout\ & ((\PIP3|MUX2|S[6]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[7]~5_combout\,
	datab => \PIP3|MUX2|S[6]~6_combout\,
	datad => \PIP3|MUX1|S[0]~1_combout\,
	combout => \PIP3|ULA|ShiftRight2~27_combout\);

-- Location: LCCOMB_X66_Y19_N18
\PIP3|ULA|ShiftRight0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~58_combout\ = (\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftRight2~27_combout\))) # (!\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftRight2~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight2~28_combout\,
	datab => \PIP3|ULA|Add0~2_combout\,
	datac => \PIP3|ULA|ShiftRight2~27_combout\,
	combout => \PIP3|ULA|ShiftRight0~58_combout\);

-- Location: LCCOMB_X66_Y19_N30
\PIP3|ULA|tmp~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|tmp~10_combout\ = (!\PIP3|ULA|Add0~6_combout\ & ((\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|ShiftRight0~58_combout\))) # (!\PIP3|ULA|Add0~4_combout\ & (\PIP3|ULA|tmp~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|tmp~9_combout\,
	datab => \PIP3|ULA|ShiftRight0~58_combout\,
	datac => \PIP3|ULA|Add0~4_combout\,
	datad => \PIP3|ULA|Add0~6_combout\,
	combout => \PIP3|ULA|tmp~10_combout\);

-- Location: LCCOMB_X68_Y19_N26
\PIP3|ULA|ShiftRight0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~59_combout\ = (\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftRight2~29_combout\))) # (!\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftRight2~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight2~30_combout\,
	datab => \PIP3|ULA|Add0~2_combout\,
	datac => \PIP3|ULA|ShiftRight2~29_combout\,
	combout => \PIP3|ULA|ShiftRight0~59_combout\);

-- Location: LCCOMB_X68_Y19_N16
\PIP3|ULA|ShiftRight0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~60_combout\ = (\PIP3|ULA|Add0~2_combout\ & ((\PIP3|ULA|ShiftRight2~31_combout\))) # (!\PIP3|ULA|Add0~2_combout\ & (\PIP3|ULA|ShiftRight2~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftRight2~32_combout\,
	datac => \PIP3|ULA|ShiftRight2~31_combout\,
	datad => \PIP3|ULA|Add0~2_combout\,
	combout => \PIP3|ULA|ShiftRight0~60_combout\);

-- Location: LCCOMB_X68_Y19_N10
\PIP3|ULA|ShiftRight0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~61_combout\ = (\PIP3|ULA|Add0~4_combout\ & (\PIP3|ULA|ShiftRight0~59_combout\)) # (!\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|ShiftRight0~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftRight0~59_combout\,
	datac => \PIP3|ULA|ShiftRight0~60_combout\,
	datad => \PIP3|ULA|Add0~4_combout\,
	combout => \PIP3|ULA|ShiftRight0~61_combout\);

-- Location: LCCOMB_X66_Y19_N16
\PIP3|ULA|tmp~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|tmp~11_combout\ = (!\PIP3|ULA|Add0~8_combout\ & ((\PIP3|ULA|tmp~10_combout\) # ((\PIP3|ULA|Add0~6_combout\ & \PIP3|ULA|ShiftRight0~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~6_combout\,
	datab => \PIP3|ULA|tmp~10_combout\,
	datac => \PIP3|ULA|ShiftRight0~61_combout\,
	datad => \PIP3|ULA|Add0~8_combout\,
	combout => \PIP3|ULA|tmp~11_combout\);

-- Location: LCCOMB_X70_Y18_N28
\PIP3|ULA|tmp~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|tmp~37_combout\ = (\PIP3|ULA|Add0~8_combout\ & ((\PIP3|ULA|ShiftRight0~57_combout\) # ((\PIP2|IDEX|OrigAALU~regout\ & \PIP2|IDEX|signImm\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP3|ULA|ShiftRight0~57_combout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP3|ULA|Add0~8_combout\,
	combout => \PIP3|ULA|tmp~37_combout\);

-- Location: LCCOMB_X70_Y18_N8
\PIP3|ULA|tmp~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|tmp~12_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & (((\PIP3|ULA|tmp~11_combout\) # (\PIP3|ULA|tmp~37_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & (\PIP3|MUX2|S[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[31]~0_combout\,
	datab => \PIP3|MUX2|S[0]~0_combout\,
	datac => \PIP3|ULA|tmp~11_combout\,
	datad => \PIP3|ULA|tmp~37_combout\,
	combout => \PIP3|ULA|tmp~12_combout\);

-- Location: LCCOMB_X74_Y23_N22
\PIP3|ULA|Mux54~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux54~8_combout\ = (!\PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\ & (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (!\PIP3|ULA|tmp~38_combout\ & \PIP3|ULA|tmp~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\,
	datab => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|tmp~38_combout\,
	datad => \PIP3|ULA|tmp~12_combout\,
	combout => \PIP3|ULA|Mux54~8_combout\);

-- Location: LCCOMB_X75_Y23_N18
\PIP3|ULA|Mux54~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux54~9_combout\ = (\PIP3|ULA|Mux54~6_combout\) # ((!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((\PIP3|ULA|Mux54~7_combout\) # (\PIP3|ULA|Mux54~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux54~7_combout\,
	datab => \PIP3|ULA|Mux54~6_combout\,
	datac => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datad => \PIP3|ULA|Mux54~8_combout\,
	combout => \PIP3|ULA|Mux54~9_combout\);

-- Location: LCCOMB_X74_Y23_N30
\PIP3|ULA|Mux54~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux54~10_combout\ = (\PIP3|ULA|Mux54~3_combout\) # ((\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & \PIP3|ULA|Mux54~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux54~3_combout\,
	datab => \PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\,
	datad => \PIP3|ULA|Mux54~9_combout\,
	combout => \PIP3|ULA|Mux54~10_combout\);

-- Location: LCCOMB_X72_Y24_N0
\PIP3|ULA|Mux50~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux50~20_combout\ = (\PIP3|MUX2|S[4]~8_combout\) # ((\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datab => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datac => \PIP3|MUX2|S[4]~8_combout\,
	combout => \PIP3|ULA|Mux50~20_combout\);

-- Location: LCCOMB_X72_Y24_N28
\PIP3|ULA|Mux50~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux50~9_combout\ = (\PIP3|EXMEM|ResultULA[4]~100_combout\ & (((!\PIP3|EXMEM|ResultULA[4]~101_combout\)))) # (!\PIP3|EXMEM|ResultULA[4]~100_combout\ & ((\PIP3|ULA|Mux50~20_combout\ & (!\PIP3|MUX1|S[4]~31_combout\ & 
-- \PIP3|EXMEM|ResultULA[4]~101_combout\)) # (!\PIP3|ULA|Mux50~20_combout\ & (\PIP3|MUX1|S[4]~31_combout\ $ (!\PIP3|EXMEM|ResultULA[4]~101_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[4]~100_combout\,
	datab => \PIP3|ULA|Mux50~20_combout\,
	datac => \PIP3|MUX1|S[4]~31_combout\,
	datad => \PIP3|EXMEM|ResultULA[4]~101_combout\,
	combout => \PIP3|ULA|Mux50~9_combout\);

-- Location: LCCOMB_X72_Y19_N14
\PIP3|ULA|Mux50~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux50~8_combout\ = (\PIP3|ULA|ShiftLeft0~88_combout\ & (!\PIP3|MUX1|S[3]~30_combout\ & \PIP3|ULA|ShiftLeft0~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~88_combout\,
	datac => \PIP3|MUX1|S[3]~30_combout\,
	datad => \PIP3|ULA|ShiftLeft0~79_combout\,
	combout => \PIP3|ULA|Mux50~8_combout\);

-- Location: LCCOMB_X72_Y19_N12
\PIP3|ULA|Mux50~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux50~10_combout\ = (\PIP3|ULA|Mux50~9_combout\ & (((\PIP3|ULA|Mux50~8_combout\) # (!\PIP3|EXMEM|ResultULA[4]~132_combout\)))) # (!\PIP3|ULA|Mux50~9_combout\ & (\PIP3|ULA|Mux50~7_combout\ & ((\PIP3|EXMEM|ResultULA[4]~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux50~7_combout\,
	datab => \PIP3|ULA|Mux50~9_combout\,
	datac => \PIP3|ULA|Mux50~8_combout\,
	datad => \PIP3|EXMEM|ResultULA[4]~132_combout\,
	combout => \PIP3|ULA|Mux50~10_combout\);

-- Location: LCCOMB_X68_Y19_N4
\PIP3|ULA|ShiftRight1~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~69_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftRight2~68_combout\)) # (!\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftRight1~83_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[1]~28_combout\,
	datab => \PIP3|ULA|ShiftRight2~68_combout\,
	datac => \PIP2|IDEX|OrigAALU~regout\,
	datad => \PIP3|ULA|ShiftRight1~83_combout\,
	combout => \PIP3|ULA|ShiftRight1~69_combout\);

-- Location: LCCOMB_X68_Y19_N22
\PIP3|ULA|ShiftRight1~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~70_combout\ = (\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|MUX2|S[31]~17_combout\) # ((\PIP3|ULA|ShiftRight1~69_combout\)))) # (!\PIP3|MUX1|S[2]~29_combout\ & (((\PIP3|ULA|ShiftRight1~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[31]~17_combout\,
	datab => \PIP3|ULA|ShiftRight1~69_combout\,
	datac => \PIP3|MUX1|S[2]~29_combout\,
	datad => \PIP3|ULA|ShiftRight1~31_combout\,
	combout => \PIP3|ULA|ShiftRight1~70_combout\);

-- Location: LCCOMB_X67_Y21_N4
\PIP3|ULA|Mux50~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux50~11_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & ((\PIP3|ULA|ShiftLeft2~8_combout\) # ((\PIP3|ULA|Add0~8_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & (((!\PIP3|ULA|ShiftLeft0~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft2~8_combout\,
	datab => \PIP3|MUX1|S[31]~0_combout\,
	datac => \PIP3|ULA|Add0~8_combout\,
	datad => \PIP3|ULA|ShiftLeft0~78_combout\,
	combout => \PIP3|ULA|Mux50~11_combout\);

-- Location: LCCOMB_X67_Y21_N30
\PIP3|ULA|Mux50~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux50~12_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & (((\PIP3|ULA|Mux50~11_combout\) # (\PIP3|ULA|ShiftRight0~50_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & (\PIP3|ULA|ShiftRight2~71_combout\ & (\PIP3|ULA|Mux50~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[31]~0_combout\,
	datab => \PIP3|ULA|ShiftRight2~71_combout\,
	datac => \PIP3|ULA|Mux50~11_combout\,
	datad => \PIP3|ULA|ShiftRight0~50_combout\,
	combout => \PIP3|ULA|Mux50~12_combout\);

-- Location: LCCOMB_X67_Y21_N20
\PIP3|ULA|Mux50~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux50~13_combout\ = (\PIP3|EXMEM|ResultULA[2]~97_combout\ & ((\PIP3|ULA|Mux50~12_combout\ & (\PIP3|MUX2|S[0]~0_combout\)) # (!\PIP3|ULA|Mux50~12_combout\ & ((\PIP3|MUX2|S[31]~1_combout\))))) # (!\PIP3|EXMEM|ResultULA[2]~97_combout\ & 
-- (((\PIP3|ULA|Mux50~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[0]~0_combout\,
	datab => \PIP3|MUX2|S[31]~1_combout\,
	datac => \PIP3|EXMEM|ResultULA[2]~97_combout\,
	datad => \PIP3|ULA|Mux50~12_combout\,
	combout => \PIP3|ULA|Mux50~13_combout\);

-- Location: LCCOMB_X67_Y19_N24
\PIP3|ULA|Mux50~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux50~14_combout\ = (\PIP3|EXMEM|ResultULA[4]~106_combout\ & (((\PIP3|EXMEM|ResultULA[4]~105_combout\) # (\PIP3|ULA|Mux50~13_combout\)))) # (!\PIP3|EXMEM|ResultULA[4]~106_combout\ & (\PIP3|ULA|ShiftRight1~29_combout\ & 
-- (!\PIP3|EXMEM|ResultULA[4]~105_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight1~29_combout\,
	datab => \PIP3|EXMEM|ResultULA[4]~106_combout\,
	datac => \PIP3|EXMEM|ResultULA[4]~105_combout\,
	datad => \PIP3|ULA|Mux50~13_combout\,
	combout => \PIP3|ULA|Mux50~14_combout\);

-- Location: LCCOMB_X68_Y19_N8
\PIP3|ULA|Mux50~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux50~15_combout\ = (\PIP3|EXMEM|ResultULA[4]~105_combout\ & ((\PIP3|ULA|Mux50~14_combout\ & ((\PIP3|ULA|ShiftRight1~70_combout\))) # (!\PIP3|ULA|Mux50~14_combout\ & (\PIP3|ULA|ShiftRight1~32_combout\)))) # 
-- (!\PIP3|EXMEM|ResultULA[4]~105_combout\ & (((\PIP3|ULA|Mux50~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight1~32_combout\,
	datab => \PIP3|ULA|ShiftRight1~70_combout\,
	datac => \PIP3|EXMEM|ResultULA[4]~105_combout\,
	datad => \PIP3|ULA|Mux50~14_combout\,
	combout => \PIP3|ULA|Mux50~15_combout\);

-- Location: LCCOMB_X71_Y19_N30
\PIP3|ULA|Mux50~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux50~18_combout\ = (\PIP3|EXMEM|ResultULA[4]~103_combout\ & ((\PIP3|EXMEM|ResultULA[4]~102_combout\ & ((\PIP3|ULA|Mux50~15_combout\))) # (!\PIP3|EXMEM|ResultULA[4]~102_combout\ & (\PIP3|ULA|Mux50~17_combout\)))) # 
-- (!\PIP3|EXMEM|ResultULA[4]~103_combout\ & (((!\PIP3|EXMEM|ResultULA[4]~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux50~17_combout\,
	datab => \PIP3|EXMEM|ResultULA[4]~103_combout\,
	datac => \PIP3|EXMEM|ResultULA[4]~102_combout\,
	datad => \PIP3|ULA|Mux50~15_combout\,
	combout => \PIP3|ULA|Mux50~18_combout\);

-- Location: LCCOMB_X71_Y19_N28
\PIP3|ULA|Mux50~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux50~19_combout\ = (\PIP3|EXMEM|ResultULA[4]~104_combout\ & ((\PIP3|ULA|Mux50~18_combout\ & (\PIP3|ULA|Mux50~21_combout\)) # (!\PIP3|ULA|Mux50~18_combout\ & ((\PIP3|ULA|ShiftLeft1~19_combout\))))) # (!\PIP3|EXMEM|ResultULA[4]~104_combout\ & 
-- (((\PIP3|ULA|Mux50~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux50~21_combout\,
	datab => \PIP3|EXMEM|ResultULA[4]~104_combout\,
	datac => \PIP3|ULA|ShiftLeft1~19_combout\,
	datad => \PIP3|ULA|Mux50~18_combout\,
	combout => \PIP3|ULA|Mux50~19_combout\);

-- Location: LCCOMB_X71_Y19_N4
\PIP3|ULA|Mux50~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux50~22_combout\ = (\PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\ & (((\PIP3|ULA|Mux50~19_combout\)))) # (!\PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\ & ((\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & (\PIP3|ULA|Mux50~10_combout\)) # 
-- (!\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & ((\PIP3|ULA|Mux50~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\,
	datab => \PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|Mux50~10_combout\,
	datad => \PIP3|ULA|Mux50~19_combout\,
	combout => \PIP3|ULA|Mux50~22_combout\);

-- Location: LCCOMB_X71_Y24_N2
\PIP3|ULA|Mux47~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux47~21_combout\ = (\PIP3|MUX1|S[7]~25_combout\) # ((\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datab => \PIP3|MUX1|S[7]~25_combout\,
	datac => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux47~21_combout\);

-- Location: LCCOMB_X72_Y24_N26
\PIP3|ULA|Mux47~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux47~9_combout\ = (\PIP3|EXMEM|ResultULA[4]~100_combout\ & (((!\PIP3|EXMEM|ResultULA[4]~101_combout\)))) # (!\PIP3|EXMEM|ResultULA[4]~100_combout\ & ((\PIP3|MUX2|S[7]~5_combout\ & (!\PIP3|ULA|Mux47~21_combout\ & 
-- \PIP3|EXMEM|ResultULA[4]~101_combout\)) # (!\PIP3|MUX2|S[7]~5_combout\ & (\PIP3|ULA|Mux47~21_combout\ $ (!\PIP3|EXMEM|ResultULA[4]~101_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[7]~5_combout\,
	datab => \PIP3|ULA|Mux47~21_combout\,
	datac => \PIP3|EXMEM|ResultULA[4]~100_combout\,
	datad => \PIP3|EXMEM|ResultULA[4]~101_combout\,
	combout => \PIP3|ULA|Mux47~9_combout\);

-- Location: LCCOMB_X67_Y19_N18
\PIP3|ULA|ShiftLeft0~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~95_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftLeft0~81_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftLeft0~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[1]~28_combout\,
	datab => \PIP3|ULA|ShiftLeft0~85_combout\,
	datac => \PIP3|ULA|ShiftLeft0~81_combout\,
	combout => \PIP3|ULA|ShiftLeft0~95_combout\);

-- Location: LCCOMB_X68_Y17_N12
\PIP3|ULA|ShiftLeft0~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~97_combout\ = (\PIP3|MUX1|S[2]~29_combout\ & (\PIP3|ULA|ShiftLeft0~95_combout\)) # (!\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|ULA|ShiftLeft0~96_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[2]~29_combout\,
	datac => \PIP3|ULA|ShiftLeft0~95_combout\,
	datad => \PIP3|ULA|ShiftLeft0~96_combout\,
	combout => \PIP3|ULA|ShiftLeft0~97_combout\);

-- Location: LCCOMB_X68_Y17_N26
\PIP3|ULA|Mux47~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux47~8_combout\ = (\PIP3|ULA|ShiftLeft0~79_combout\ & (!\PIP3|MUX1|S[3]~30_combout\ & \PIP3|ULA|ShiftLeft0~97_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~79_combout\,
	datab => \PIP3|MUX1|S[3]~30_combout\,
	datad => \PIP3|ULA|ShiftLeft0~97_combout\,
	combout => \PIP3|ULA|Mux47~8_combout\);

-- Location: LCCOMB_X72_Y20_N8
\PIP3|ULA|Mux47~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux47~10_combout\ = (\PIP3|ULA|Mux47~9_combout\ & (((\PIP3|ULA|Mux47~8_combout\) # (!\PIP3|EXMEM|ResultULA[4]~132_combout\)))) # (!\PIP3|ULA|Mux47~9_combout\ & (\PIP3|ULA|Mux47~7_combout\ & ((\PIP3|EXMEM|ResultULA[4]~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux47~7_combout\,
	datab => \PIP3|ULA|Mux47~9_combout\,
	datac => \PIP3|ULA|Mux47~8_combout\,
	datad => \PIP3|EXMEM|ResultULA[4]~132_combout\,
	combout => \PIP3|ULA|Mux47~10_combout\);

-- Location: LCCOMB_X67_Y24_N28
\PIP3|ULA|ShiftRight1~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~94_combout\ = (!\PIP3|MUX1|S[3]~30_combout\ & ((\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|ShiftRight1~79_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|signImm\(15),
	datab => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP3|MUX1|S[3]~30_combout\,
	datad => \PIP3|ULA|ShiftRight1~79_combout\,
	combout => \PIP3|ULA|ShiftRight1~94_combout\);

-- Location: LCCOMB_X67_Y24_N8
\PIP3|ULA|ShiftRight1~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~80_combout\ = (\PIP3|ULA|ShiftRight1~94_combout\) # ((\PIP3|MUX1|S[3]~30_combout\ & (\PIP3|MUX2|S[31]~1_combout\ & !\PIP3|ULA|ShiftLeft0~94_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[3]~30_combout\,
	datab => \PIP3|MUX2|S[31]~1_combout\,
	datac => \PIP3|ULA|ShiftLeft0~94_combout\,
	datad => \PIP3|ULA|ShiftRight1~94_combout\,
	combout => \PIP3|ULA|ShiftRight1~80_combout\);

-- Location: LCCOMB_X68_Y21_N16
\PIP3|ULA|Mux47~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux47~22_combout\ = (!\PIP3|ULA|ShiftLeft0~75_combout\ & (!\PIP3|ULA|ShiftLeft0~74_combout\ & (!\PIP3|ULA|ShiftLeft0~77_combout\ & \PIP3|ULA|ShiftRight1~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~75_combout\,
	datab => \PIP3|ULA|ShiftLeft0~74_combout\,
	datac => \PIP3|ULA|ShiftLeft0~77_combout\,
	datad => \PIP3|ULA|ShiftRight1~80_combout\,
	combout => \PIP3|ULA|Mux47~22_combout\);

-- Location: LCCOMB_X71_Y22_N6
\PIP3|ULA|ShiftRight0~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~78_combout\ = (\PIP3|MUX1|S[0]~1_combout\ & ((\PIP3|MUX2|S[12]~12_combout\))) # (!\PIP3|MUX1|S[0]~1_combout\ & (\PIP3|MUX2|S[11]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[0]~1_combout\,
	datac => \PIP3|MUX2|S[11]~13_combout\,
	datad => \PIP3|MUX2|S[12]~12_combout\,
	combout => \PIP3|ULA|ShiftRight0~78_combout\);

-- Location: LCCOMB_X66_Y22_N2
\PIP3|ULA|ShiftRight2~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~52_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftRight0~76_combout\)) # (!\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftRight0~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[1]~28_combout\,
	datac => \PIP3|ULA|ShiftRight0~76_combout\,
	datad => \PIP3|ULA|ShiftRight0~78_combout\,
	combout => \PIP3|ULA|ShiftRight2~52_combout\);

-- Location: LCCOMB_X66_Y22_N22
\PIP3|ULA|Mux47~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux47~13_combout\ = (\PIP3|EXMEM|ResultULA[4]~106_combout\ & (\PIP3|EXMEM|ResultULA[4]~105_combout\)) # (!\PIP3|EXMEM|ResultULA[4]~106_combout\ & ((\PIP3|EXMEM|ResultULA[4]~105_combout\ & ((\PIP3|ULA|ShiftRight2~52_combout\))) # 
-- (!\PIP3|EXMEM|ResultULA[4]~105_combout\ & (\PIP3|ULA|ShiftRight2~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[4]~106_combout\,
	datab => \PIP3|EXMEM|ResultULA[4]~105_combout\,
	datac => \PIP3|ULA|ShiftRight2~51_combout\,
	datad => \PIP3|ULA|ShiftRight2~52_combout\,
	combout => \PIP3|ULA|Mux47~13_combout\);

-- Location: LCCOMB_X67_Y25_N14
\PIP3|ULA|ShiftRight1~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight1~95_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|ShiftRight1~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|signImm\(15),
	datac => \PIP3|ULA|ShiftRight1~82_combout\,
	datad => \PIP2|IDEX|OrigAALU~regout\,
	combout => \PIP3|ULA|ShiftRight1~95_combout\);

-- Location: LCCOMB_X67_Y23_N2
\PIP3|ULA|ShiftLeft1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~26_combout\ = (!\PIP3|ULA|Add0~6_combout\ & ((\PIP3|ULA|Add0~4_combout\ & (\PIP3|ULA|ShiftLeft1~15_combout\)) # (!\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|ShiftLeft1~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~4_combout\,
	datab => \PIP3|ULA|ShiftLeft1~15_combout\,
	datac => \PIP3|ULA|Add0~6_combout\,
	datad => \PIP3|ULA|ShiftLeft1~25_combout\,
	combout => \PIP3|ULA|ShiftLeft1~26_combout\);

-- Location: LCCOMB_X66_Y24_N14
\PIP3|ULA|ShiftLeft2~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft2~17_combout\ = (\PIP3|ULA|ShiftLeft1~26_combout\) # ((\PIP3|MUX2|S[0]~0_combout\ & \PIP3|ULA|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[0]~0_combout\,
	datac => \PIP3|ULA|ShiftLeft1~26_combout\,
	datad => \PIP3|ULA|Add0~6_combout\,
	combout => \PIP3|ULA|ShiftLeft2~17_combout\);

-- Location: LCCOMB_X66_Y24_N28
\PIP3|ULA|Mux47~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux47~11_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & (((\PIP3|ULA|ShiftLeft2~17_combout\) # (\PIP3|EXMEM|ResultULA[2]~97_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & (\PIP3|ULA|ShiftRight2~74_combout\ & 
-- ((!\PIP3|EXMEM|ResultULA[2]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight2~74_combout\,
	datab => \PIP3|MUX1|S[31]~0_combout\,
	datac => \PIP3|ULA|ShiftLeft2~17_combout\,
	datad => \PIP3|EXMEM|ResultULA[2]~97_combout\,
	combout => \PIP3|ULA|Mux47~11_combout\);

-- Location: LCCOMB_X65_Y24_N10
\PIP3|ULA|Mux47~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux47~12_combout\ = (\PIP3|EXMEM|ResultULA[2]~97_combout\ & ((\PIP3|ULA|Mux47~11_combout\ & ((\PIP3|MUX2|S[0]~0_combout\))) # (!\PIP3|ULA|Mux47~11_combout\ & (\PIP3|MUX2|S[31]~1_combout\)))) # (!\PIP3|EXMEM|ResultULA[2]~97_combout\ & 
-- (((\PIP3|ULA|Mux47~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[2]~97_combout\,
	datab => \PIP3|MUX2|S[31]~1_combout\,
	datac => \PIP3|MUX2|S[0]~0_combout\,
	datad => \PIP3|ULA|Mux47~11_combout\,
	combout => \PIP3|ULA|Mux47~12_combout\);

-- Location: LCCOMB_X66_Y22_N20
\PIP3|ULA|Mux47~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux47~14_combout\ = (\PIP3|EXMEM|ResultULA[4]~106_combout\ & ((\PIP3|ULA|Mux47~13_combout\ & (\PIP3|ULA|ShiftRight1~95_combout\)) # (!\PIP3|ULA|Mux47~13_combout\ & ((\PIP3|ULA|Mux47~12_combout\))))) # (!\PIP3|EXMEM|ResultULA[4]~106_combout\ & 
-- (\PIP3|ULA|Mux47~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[4]~106_combout\,
	datab => \PIP3|ULA|Mux47~13_combout\,
	datac => \PIP3|ULA|ShiftRight1~95_combout\,
	datad => \PIP3|ULA|Mux47~12_combout\,
	combout => \PIP3|ULA|Mux47~14_combout\);

-- Location: LCCOMB_X74_Y20_N6
\PIP3|ULA|Mux47~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux47~19_combout\ = (\PIP3|EXMEM|ResultULA[4]~103_combout\ & ((\PIP3|EXMEM|ResultULA[4]~102_combout\ & ((\PIP3|ULA|Mux47~14_combout\))) # (!\PIP3|EXMEM|ResultULA[4]~102_combout\ & (\PIP3|ULA|Mux47~18_combout\)))) # 
-- (!\PIP3|EXMEM|ResultULA[4]~103_combout\ & (((!\PIP3|EXMEM|ResultULA[4]~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux47~18_combout\,
	datab => \PIP3|EXMEM|ResultULA[4]~103_combout\,
	datac => \PIP3|EXMEM|ResultULA[4]~102_combout\,
	datad => \PIP3|ULA|Mux47~14_combout\,
	combout => \PIP3|ULA|Mux47~19_combout\);

-- Location: LCCOMB_X74_Y20_N0
\PIP3|ULA|Mux47~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux47~20_combout\ = (\PIP3|EXMEM|ResultULA[4]~104_combout\ & ((\PIP3|ULA|Mux47~19_combout\ & ((\PIP3|ULA|Mux47~22_combout\))) # (!\PIP3|ULA|Mux47~19_combout\ & (\PIP3|ULA|ShiftLeft1~26_combout\)))) # (!\PIP3|EXMEM|ResultULA[4]~104_combout\ & 
-- (((\PIP3|ULA|Mux47~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft1~26_combout\,
	datab => \PIP3|ULA|Mux47~22_combout\,
	datac => \PIP3|EXMEM|ResultULA[4]~104_combout\,
	datad => \PIP3|ULA|Mux47~19_combout\,
	combout => \PIP3|ULA|Mux47~20_combout\);

-- Location: LCCOMB_X74_Y20_N16
\PIP3|ULA|Mux47~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux47~23_combout\ = (\PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\ & (((\PIP3|ULA|Mux47~20_combout\)))) # (!\PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\ & ((\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & (\PIP3|ULA|Mux47~10_combout\)) # 
-- (!\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & ((\PIP3|ULA|Mux47~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux47~10_combout\,
	datab => \PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\,
	datac => \PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\,
	datad => \PIP3|ULA|Mux47~20_combout\,
	combout => \PIP3|ULA|Mux47~23_combout\);

-- Location: LCCOMB_X71_Y22_N14
\PIP3|ULA|tmp~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|tmp~23_combout\ = (\PIP3|MUX1|S[12]~20_combout\) # (\PIP3|MUX2|S[12]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|MUX1|S[12]~20_combout\,
	datad => \PIP3|MUX2|S[12]~12_combout\,
	combout => \PIP3|ULA|tmp~23_combout\);

-- Location: LCCOMB_X71_Y22_N8
\PIP3|ULA|soma~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|soma~11_combout\ = \PIP3|ULA|cout~35_combout\ $ (((\PIP3|ULA|cout~38_combout\ & ((\PIP3|MUX2|S[11]~13_combout\) # (!\PIP3|MUX1|S[11]~21_combout\))) # (!\PIP3|ULA|cout~38_combout\ & (\PIP3|MUX2|S[11]~13_combout\ & 
-- !\PIP3|MUX1|S[11]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|cout~35_combout\,
	datab => \PIP3|ULA|cout~38_combout\,
	datac => \PIP3|MUX2|S[11]~13_combout\,
	datad => \PIP3|MUX1|S[11]~21_combout\,
	combout => \PIP3|ULA|soma~11_combout\);

-- Location: LCCOMB_X71_Y22_N0
\PIP3|ULA|soma~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|soma~10_combout\ = \PIP3|ULA|cout~37_combout\ $ (\PIP3|MUX2|S[12]~12_combout\ $ (\PIP3|MUX1|S[12]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|cout~37_combout\,
	datab => \PIP3|MUX2|S[12]~12_combout\,
	datac => \PIP3|MUX1|S[12]~20_combout\,
	combout => \PIP3|ULA|soma~10_combout\);

-- Location: LCCOMB_X71_Y22_N26
\PIP3|ULA|Mux42~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux42~11_combout\ = (\PIP3|ULA|Mux42~10_combout\ & ((\PIP3|ULA|soma~11_combout\) # ((\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\)))) # (!\PIP3|ULA|Mux42~10_combout\ & (((!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & \PIP3|ULA|soma~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux42~10_combout\,
	datab => \PIP3|ULA|soma~11_combout\,
	datac => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datad => \PIP3|ULA|soma~10_combout\,
	combout => \PIP3|ULA|Mux42~11_combout\);

-- Location: LCCOMB_X71_Y22_N20
\PIP3|ULA|Mux42~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux42~12_combout\ = (\PIP3|EXMEM|ResultULA[14]~112_combout\ & ((\PIP3|EXMEM|ResultULA[14]~113_combout\ & (!\PIP3|ULA|tmp~23_combout\)) # (!\PIP3|EXMEM|ResultULA[14]~113_combout\ & ((\PIP3|ULA|Mux42~11_combout\))))) # 
-- (!\PIP3|EXMEM|ResultULA[14]~112_combout\ & (!\PIP3|EXMEM|ResultULA[14]~113_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[14]~112_combout\,
	datab => \PIP3|EXMEM|ResultULA[14]~113_combout\,
	datac => \PIP3|ULA|tmp~23_combout\,
	datad => \PIP3|ULA|Mux42~11_combout\,
	combout => \PIP3|ULA|Mux42~12_combout\);

-- Location: LCCOMB_X63_Y22_N22
\PIP3|ULA|ShiftRight0~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight0~147_combout\ = (!\PIP3|EXMEM|ResultULA[2]~87_combout\ & ((\PIP2|IDEX|OrigAALU~regout\ & ((\PIP2|IDEX|signImm\(15)))) # (!\PIP2|IDEX|OrigAALU~regout\ & (\PIP3|ULA|ShiftRight0~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP3|ULA|ShiftRight0~51_combout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP3|EXMEM|ResultULA[2]~87_combout\,
	combout => \PIP3|ULA|ShiftRight0~147_combout\);

-- Location: LCCOMB_X68_Y18_N20
\PIP3|ULA|ShiftLeft0~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~87_combout\ = (!\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|MUX1|S[2]~29_combout\ & (\PIP3|ULA|cout~6_combout\)) # (!\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|ULA|ShiftLeft2~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[2]~29_combout\,
	datab => \PIP3|ULA|cout~6_combout\,
	datac => \PIP3|MUX1|S[1]~28_combout\,
	datad => \PIP3|ULA|ShiftLeft2~7_combout\,
	combout => \PIP3|ULA|ShiftLeft0~87_combout\);

-- Location: LCCOMB_X68_Y18_N26
\PIP3|ULA|ShiftLeft0~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~88_combout\ = (\PIP3|ULA|ShiftLeft0~87_combout\) # ((!\PIP3|MUX1|S[2]~29_combout\ & (\PIP3|MUX1|S[1]~28_combout\ & \PIP3|ULA|ShiftLeft0~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[2]~29_combout\,
	datab => \PIP3|MUX1|S[1]~28_combout\,
	datac => \PIP3|ULA|ShiftLeft0~87_combout\,
	datad => \PIP3|ULA|ShiftLeft0~82_combout\,
	combout => \PIP3|ULA|ShiftLeft0~88_combout\);

-- Location: LCCOMB_X71_Y18_N24
\PIP3|ULA|Mux42~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux42~7_combout\ = (\PIP3|ULA|ShiftLeft0~79_combout\ & ((\PIP3|MUX1|S[3]~30_combout\ & (\PIP3|ULA|ShiftLeft0~88_combout\)) # (!\PIP3|MUX1|S[3]~30_combout\ & ((\PIP3|ULA|ShiftLeft0~118_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[3]~30_combout\,
	datab => \PIP3|ULA|ShiftLeft0~88_combout\,
	datac => \PIP3|ULA|ShiftLeft0~79_combout\,
	datad => \PIP3|ULA|ShiftLeft0~118_combout\,
	combout => \PIP3|ULA|Mux42~7_combout\);

-- Location: LCCOMB_X67_Y22_N22
\PIP3|ULA|Mux42~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux42~8_combout\ = (\PIP3|EXMEM|ResultULA[14]~110_combout\ & (\PIP3|ULA|ShiftRight0~147_combout\ & ((\PIP3|EXMEM|ResultULA[14]~109_combout\)))) # (!\PIP3|EXMEM|ResultULA[14]~110_combout\ & (((\PIP3|ULA|Mux42~7_combout\) # 
-- (!\PIP3|EXMEM|ResultULA[14]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[14]~110_combout\,
	datab => \PIP3|ULA|ShiftRight0~147_combout\,
	datac => \PIP3|ULA|Mux42~7_combout\,
	datad => \PIP3|EXMEM|ResultULA[14]~109_combout\,
	combout => \PIP3|ULA|Mux42~8_combout\);

-- Location: LCCOMB_X67_Y22_N4
\PIP3|ULA|Mux42~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux42~9_combout\ = (\PIP3|EXMEM|ResultULA[14]~108_combout\ & (((\PIP3|ULA|Mux42~8_combout\)))) # (!\PIP3|EXMEM|ResultULA[14]~108_combout\ & ((\PIP3|ULA|Mux42~8_combout\ & (\PIP3|ULA|ShiftRight0~104_combout\)) # (!\PIP3|ULA|Mux42~8_combout\ & 
-- ((\PIP3|ULA|ShiftRight0~138_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~104_combout\,
	datab => \PIP3|EXMEM|ResultULA[14]~108_combout\,
	datac => \PIP3|ULA|ShiftRight0~138_combout\,
	datad => \PIP3|ULA|Mux42~8_combout\,
	combout => \PIP3|ULA|Mux42~9_combout\);

-- Location: LCCOMB_X71_Y22_N30
\PIP3|ULA|Mux42~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux42~13_combout\ = (\PIP3|EXMEM|ResultULA[14]~111_combout\ & ((\PIP3|ULA|Mux42~12_combout\ & (\PIP3|ULA|cout~35_combout\)) # (!\PIP3|ULA|Mux42~12_combout\ & ((\PIP3|ULA|Mux42~9_combout\))))) # (!\PIP3|EXMEM|ResultULA[14]~111_combout\ & 
-- (((\PIP3|ULA|Mux42~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|cout~35_combout\,
	datab => \PIP3|EXMEM|ResultULA[14]~111_combout\,
	datac => \PIP3|ULA|Mux42~12_combout\,
	datad => \PIP3|ULA|Mux42~9_combout\,
	combout => \PIP3|ULA|Mux42~13_combout\);

-- Location: LCCOMB_X65_Y19_N24
\PIP3|ULA|Mux42~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux42~14_combout\ = (\PIP3|ULA|Mux42~2_combout\ & ((\PIP2|IDEX|OrigAALU~regout\ & ((\PIP2|IDEX|signImm\(15)))) # (!\PIP2|IDEX|OrigAALU~regout\ & (\PIP3|ULA|ShiftRight1~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP3|ULA|ShiftRight1~35_combout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP3|ULA|Mux42~2_combout\,
	combout => \PIP3|ULA|Mux42~14_combout\);

-- Location: LCCOMB_X68_Y24_N26
\PIP3|ULA|ShiftRight2~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~66_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|ShiftLeft0~83_combout\ & ((\PIP2|IDEX|saida2[31]~63_combout\))) # (!\PIP3|ULA|ShiftLeft0~83_combout\ & (\PIP3|ULA|ShiftRight1~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP3|ULA|ShiftRight1~35_combout\,
	datac => \PIP2|IDEX|saida2[31]~63_combout\,
	datad => \PIP3|ULA|ShiftLeft0~83_combout\,
	combout => \PIP3|ULA|ShiftRight2~66_combout\);

-- Location: LCCOMB_X68_Y24_N18
\PIP3|ULA|ShiftRight2~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~79_combout\ = (\PIP3|ULA|ShiftRight2~66_combout\) # ((\PIP2|IDEX|OrigAALU~regout\ & \PIP2|IDEX|signImm\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP3|ULA|ShiftRight2~66_combout\,
	combout => \PIP3|ULA|ShiftRight2~79_combout\);

-- Location: LCCOMB_X65_Y18_N14
\PIP3|ULA|ShiftLeft2~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft2~23_combout\ = (\PIP3|ULA|Add0~6_combout\ & ((\PIP3|ULA|Add0~4_combout\ & (\PIP3|MUX2|S[0]~0_combout\)) # (!\PIP3|ULA|Add0~4_combout\ & ((\PIP3|ULA|ShiftLeft1~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[0]~0_combout\,
	datab => \PIP3|ULA|Add0~4_combout\,
	datac => \PIP3|ULA|Add0~6_combout\,
	datad => \PIP3|ULA|ShiftLeft1~17_combout\,
	combout => \PIP3|ULA|ShiftLeft2~23_combout\);

-- Location: LCCOMB_X65_Y18_N8
\PIP3|ULA|ShiftLeft2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft2~24_combout\ = (\PIP3|ULA|ShiftLeft2~23_combout\) # ((!\PIP3|ULA|Add0~6_combout\ & \PIP3|ULA|ShiftLeft1~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft2~23_combout\,
	datac => \PIP3|ULA|Add0~6_combout\,
	datad => \PIP3|ULA|ShiftLeft1~41_combout\,
	combout => \PIP3|ULA|ShiftLeft2~24_combout\);

-- Location: LCCOMB_X65_Y24_N28
\PIP3|ULA|Mux42~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux42~3_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & (((\PIP3|ULA|ShiftLeft2~24_combout\) # (\PIP3|EXMEM|ResultULA[2]~97_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & (\PIP3|ULA|ShiftRight2~79_combout\ & ((!\PIP3|EXMEM|ResultULA[2]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[31]~0_combout\,
	datab => \PIP3|ULA|ShiftRight2~79_combout\,
	datac => \PIP3|ULA|ShiftLeft2~24_combout\,
	datad => \PIP3|EXMEM|ResultULA[2]~97_combout\,
	combout => \PIP3|ULA|Mux42~3_combout\);

-- Location: LCCOMB_X65_Y24_N2
\PIP3|ULA|Mux42~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux42~4_combout\ = (\PIP3|EXMEM|ResultULA[2]~97_combout\ & ((\PIP3|ULA|Mux42~3_combout\ & ((\PIP3|MUX2|S[0]~0_combout\))) # (!\PIP3|ULA|Mux42~3_combout\ & (\PIP3|MUX2|S[31]~1_combout\)))) # (!\PIP3|EXMEM|ResultULA[2]~97_combout\ & 
-- (((\PIP3|ULA|Mux42~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[2]~97_combout\,
	datab => \PIP3|MUX2|S[31]~1_combout\,
	datac => \PIP3|MUX2|S[0]~0_combout\,
	datad => \PIP3|ULA|Mux42~3_combout\,
	combout => \PIP3|ULA|Mux42~4_combout\);

-- Location: LCCOMB_X65_Y23_N30
\PIP3|ULA|Mux42~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux42~5_combout\ = (\PIP3|EXMEM|ResultULA[2]~94_combout\ & (\PIP3|ULA|ShiftRight1~70_combout\ & (!\PIP3|EXMEM|ResultULA[2]~93_combout\))) # (!\PIP3|EXMEM|ResultULA[2]~94_combout\ & (((\PIP3|EXMEM|ResultULA[2]~93_combout\) # 
-- (\PIP3|ULA|Mux42~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[2]~94_combout\,
	datab => \PIP3|ULA|ShiftRight1~70_combout\,
	datac => \PIP3|EXMEM|ResultULA[2]~93_combout\,
	datad => \PIP3|ULA|Mux42~4_combout\,
	combout => \PIP3|ULA|Mux42~5_combout\);

-- Location: LCCOMB_X65_Y19_N16
\PIP3|ULA|Mux42~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux42~6_combout\ = (\PIP3|EXMEM|ResultULA[2]~95_combout\ & ((\PIP3|ULA|Mux42~5_combout\ & ((\PIP3|ULA|Mux42~14_combout\))) # (!\PIP3|ULA|Mux42~5_combout\ & (\PIP3|ULA|ShiftLeft1~42_combout\)))) # (!\PIP3|EXMEM|ResultULA[2]~95_combout\ & 
-- (((\PIP3|ULA|Mux42~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft1~42_combout\,
	datab => \PIP3|EXMEM|ResultULA[2]~95_combout\,
	datac => \PIP3|ULA|Mux42~14_combout\,
	datad => \PIP3|ULA|Mux42~5_combout\,
	combout => \PIP3|ULA|Mux42~6_combout\);

-- Location: LCCOMB_X65_Y19_N14
\PIP3|EXMEM|ResultULA[12]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[12]~4_combout\ = (\PIP3|EXMEM|ResultULA[14]~107_combout\ & (\PIP3|ULA|ShiftRight1~90_combout\)) # (!\PIP3|EXMEM|ResultULA[14]~107_combout\ & ((\PIP3|ULA|Mux42~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight1~90_combout\,
	datac => \PIP3|ULA|Mux42~6_combout\,
	datad => \PIP3|EXMEM|ResultULA[14]~107_combout\,
	combout => \PIP3|EXMEM|ResultULA[12]~4_combout\);

-- Location: LCCOMB_X66_Y19_N20
\PIP3|EXMEM|ResultULA[12]~reg0_Duplicate_1SLOAD_MUX\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[12]~reg0_Duplicate_1SLOAD_MUX_combout\ = (\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & (\PIP3|ULA|Mux42~13_combout\)) # (!\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & ((\PIP3|EXMEM|ResultULA[12]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|Mux42~13_combout\,
	datad => \PIP3|EXMEM|ResultULA[12]~4_combout\,
	combout => \PIP3|EXMEM|ResultULA[12]~reg0_Duplicate_1SLOAD_MUX_combout\);

-- Location: LCCOMB_X75_Y21_N4
\PIP3|ULA|cout~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~66_combout\ = \PIP3|MUX2|S[22]~26_combout\ $ (\PIP3|MUX1|S[22]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX2|S[22]~26_combout\,
	datad => \PIP3|MUX1|S[22]~10_combout\,
	combout => \PIP3|ULA|cout~66_combout\);

-- Location: LCCOMB_X75_Y21_N30
\PIP3|ULA|tmp~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|tmp~35_combout\ = (\PIP3|MUX2|S[22]~26_combout\) # (\PIP3|MUX1|S[22]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX2|S[22]~26_combout\,
	datad => \PIP3|MUX1|S[22]~10_combout\,
	combout => \PIP3|ULA|tmp~35_combout\);

-- Location: LCCOMB_X72_Y20_N18
\PIP3|ULA|soma~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|soma~20_combout\ = \PIP3|ULA|cout~66_combout\ $ (((\PIP3|MUX2|S[21]~27_combout\ & ((\PIP3|ULA|cout~69_combout\) # (!\PIP3|MUX1|S[21]~11_combout\))) # (!\PIP3|MUX2|S[21]~27_combout\ & (!\PIP3|MUX1|S[21]~11_combout\ & 
-- \PIP3|ULA|cout~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[21]~27_combout\,
	datab => \PIP3|MUX1|S[21]~11_combout\,
	datac => \PIP3|ULA|cout~69_combout\,
	datad => \PIP3|ULA|cout~66_combout\,
	combout => \PIP3|ULA|soma~20_combout\);

-- Location: LCCOMB_X75_Y21_N28
\PIP3|ULA|soma~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|soma~19_combout\ = \PIP3|MUX1|S[22]~10_combout\ $ (\PIP3|MUX2|S[22]~26_combout\ $ (\PIP3|ULA|cout~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[22]~10_combout\,
	datab => \PIP3|MUX2|S[22]~26_combout\,
	datad => \PIP3|ULA|cout~68_combout\,
	combout => \PIP3|ULA|soma~19_combout\);

-- Location: LCCOMB_X75_Y21_N0
\PIP3|ULA|Mux56~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux56~10_combout\ = (\PIP3|ULA|Mux56~9_combout\ & ((\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\) # ((\PIP3|ULA|soma~20_combout\)))) # (!\PIP3|ULA|Mux56~9_combout\ & (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((\PIP3|ULA|soma~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux56~9_combout\,
	datab => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|soma~20_combout\,
	datad => \PIP3|ULA|soma~19_combout\,
	combout => \PIP3|ULA|Mux56~10_combout\);

-- Location: LCCOMB_X75_Y21_N22
\PIP3|ULA|Mux56~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux56~11_combout\ = (\PIP3|EXMEM|ResultULA[14]~113_combout\ & (!\PIP3|ULA|tmp~35_combout\ & (\PIP3|EXMEM|ResultULA[14]~112_combout\))) # (!\PIP3|EXMEM|ResultULA[14]~113_combout\ & (((\PIP3|ULA|Mux56~10_combout\) # 
-- (!\PIP3|EXMEM|ResultULA[14]~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[14]~113_combout\,
	datab => \PIP3|ULA|tmp~35_combout\,
	datac => \PIP3|EXMEM|ResultULA[14]~112_combout\,
	datad => \PIP3|ULA|Mux56~10_combout\,
	combout => \PIP3|ULA|Mux56~11_combout\);

-- Location: LCCOMB_X75_Y21_N20
\PIP3|ULA|Mux56~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux56~12_combout\ = (\PIP3|EXMEM|ResultULA[14]~111_combout\ & ((\PIP3|ULA|Mux56~11_combout\ & ((\PIP3|ULA|cout~66_combout\))) # (!\PIP3|ULA|Mux56~11_combout\ & (\PIP3|ULA|Mux56~8_combout\)))) # (!\PIP3|EXMEM|ResultULA[14]~111_combout\ & 
-- (((\PIP3|ULA|Mux56~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux56~8_combout\,
	datab => \PIP3|ULA|cout~66_combout\,
	datac => \PIP3|EXMEM|ResultULA[14]~111_combout\,
	datad => \PIP3|ULA|Mux56~11_combout\,
	combout => \PIP3|ULA|Mux56~12_combout\);

-- Location: LCCOMB_X65_Y20_N4
\PIP3|ULA|ShiftLeft1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft1~24_combout\ = (!\PIP3|ULA|Add0~6_combout\ & ((\PIP3|ULA|ShiftLeft1~23_combout\) # ((\PIP3|ULA|Add0~4_combout\ & \PIP3|ULA|ShiftLeft1~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Add0~4_combout\,
	datab => \PIP3|ULA|ShiftLeft1~13_combout\,
	datac => \PIP3|ULA|ShiftLeft1~23_combout\,
	datad => \PIP3|ULA|Add0~6_combout\,
	combout => \PIP3|ULA|ShiftLeft1~24_combout\);

-- Location: LCCOMB_X67_Y21_N28
\PIP3|ULA|Mux56~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux56~3_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & (((\PIP3|ULA|ShiftLeft2~15_combout\) # (\PIP3|ULA|tmp~26_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & (\PIP3|ULA|ShiftRight2~73_combout\ & ((!\PIP3|ULA|tmp~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight2~73_combout\,
	datab => \PIP3|ULA|ShiftLeft2~15_combout\,
	datac => \PIP3|MUX1|S[31]~0_combout\,
	datad => \PIP3|ULA|tmp~26_combout\,
	combout => \PIP3|ULA|Mux56~3_combout\);

-- Location: LCCOMB_X67_Y21_N14
\PIP3|ULA|Mux56~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux56~4_combout\ = (\PIP3|ULA|tmp~26_combout\ & ((\PIP3|ULA|Mux56~3_combout\ & (\PIP3|MUX2|S[0]~0_combout\)) # (!\PIP3|ULA|Mux56~3_combout\ & ((\PIP3|MUX2|S[31]~1_combout\))))) # (!\PIP3|ULA|tmp~26_combout\ & (((\PIP3|ULA|Mux56~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[0]~0_combout\,
	datab => \PIP3|MUX2|S[31]~1_combout\,
	datac => \PIP3|ULA|tmp~26_combout\,
	datad => \PIP3|ULA|Mux56~3_combout\,
	combout => \PIP3|ULA|Mux56~4_combout\);

-- Location: LCCOMB_X66_Y21_N2
\PIP3|ULA|Mux56~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux56~5_combout\ = (\PIP3|EXMEM|ResultULA[18]~115_combout\ & (((!\PIP3|EXMEM|ResultULA[18]~116_combout\)))) # (!\PIP3|EXMEM|ResultULA[18]~115_combout\ & ((\PIP3|EXMEM|ResultULA[18]~116_combout\ & (\PIP3|ULA|ShiftLeft1~87_combout\)) # 
-- (!\PIP3|EXMEM|ResultULA[18]~116_combout\ & ((\PIP3|ULA|Mux56~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft1~87_combout\,
	datab => \PIP3|EXMEM|ResultULA[18]~115_combout\,
	datac => \PIP3|ULA|Mux56~4_combout\,
	datad => \PIP3|EXMEM|ResultULA[18]~116_combout\,
	combout => \PIP3|ULA|Mux56~5_combout\);

-- Location: LCCOMB_X65_Y20_N30
\PIP3|ULA|Mux56~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux56~6_combout\ = (\PIP3|EXMEM|ResultULA[18]~114_combout\ & ((\PIP3|ULA|Mux56~5_combout\ & (\PIP3|ULA|Mux56~2_combout\)) # (!\PIP3|ULA|Mux56~5_combout\ & ((\PIP3|ULA|ShiftLeft1~24_combout\))))) # (!\PIP3|EXMEM|ResultULA[18]~114_combout\ & 
-- (((\PIP3|ULA|Mux56~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux56~2_combout\,
	datab => \PIP3|ULA|ShiftLeft1~24_combout\,
	datac => \PIP3|EXMEM|ResultULA[18]~114_combout\,
	datad => \PIP3|ULA|Mux56~5_combout\,
	combout => \PIP3|ULA|Mux56~6_combout\);

-- Location: LCCOMB_X66_Y20_N0
\PIP3|EXMEM|ResultULA[22]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[22]~12_combout\ = (\PIP3|EXMEM|ResultULA[18]~117_combout\ & (\PIP3|ULA|ShiftLeft1~48_combout\)) # (!\PIP3|EXMEM|ResultULA[18]~117_combout\ & ((\PIP3|ULA|Mux56~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft1~48_combout\,
	datac => \PIP3|ULA|Mux56~6_combout\,
	datad => \PIP3|EXMEM|ResultULA[18]~117_combout\,
	combout => \PIP3|EXMEM|ResultULA[22]~12_combout\);

-- Location: LCCOMB_X75_Y21_N12
\PIP3|EXMEM|ResultULA[22]~reg0_Duplicate_1SLOAD_MUX\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[22]~reg0_Duplicate_1SLOAD_MUX_combout\ = (\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & (\PIP3|ULA|Mux56~12_combout\)) # (!\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & ((\PIP3|EXMEM|ResultULA[22]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|Mux56~12_combout\,
	datad => \PIP3|EXMEM|ResultULA[22]~12_combout\,
	combout => \PIP3|EXMEM|ResultULA[22]~reg0_Duplicate_1SLOAD_MUX_combout\);

-- Location: LCCOMB_X67_Y23_N24
\PIP3|ULA|Mux57~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux57~2_combout\ = (\PIP3|ULA|ShiftLeft0~79_combout\ & \PIP3|ULA|ShiftRight1~80_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|ULA|ShiftLeft0~79_combout\,
	datad => \PIP3|ULA|ShiftRight1~80_combout\,
	combout => \PIP3|ULA|Mux57~2_combout\);

-- Location: LCCOMB_X68_Y24_N30
\PIP3|ULA|ShiftRight2~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~61_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|MUX1|S[3]~30_combout\ & (\PIP2|IDEX|saida2[31]~63_combout\)) # (!\PIP3|MUX1|S[3]~30_combout\ & ((\PIP3|ULA|ShiftRight1~79_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP3|MUX1|S[3]~30_combout\,
	datac => \PIP2|IDEX|saida2[31]~63_combout\,
	datad => \PIP3|ULA|ShiftRight1~79_combout\,
	combout => \PIP3|ULA|ShiftRight2~61_combout\);

-- Location: LCCOMB_X67_Y24_N6
\PIP3|ULA|ShiftRight2~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftRight2~74_combout\ = (\PIP3|ULA|ShiftRight2~61_combout\) # ((\PIP2|IDEX|OrigAALU~regout\ & \PIP2|IDEX|signImm\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP2|IDEX|signImm\(15),
	datad => \PIP3|ULA|ShiftRight2~61_combout\,
	combout => \PIP3|ULA|ShiftRight2~74_combout\);

-- Location: LCCOMB_X67_Y24_N14
\PIP3|ULA|Mux57~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux57~3_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & ((\PIP3|ULA|ShiftLeft2~17_combout\) # ((\PIP3|ULA|tmp~26_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & (((!\PIP3|ULA|tmp~26_combout\ & \PIP3|ULA|ShiftRight2~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft2~17_combout\,
	datab => \PIP3|MUX1|S[31]~0_combout\,
	datac => \PIP3|ULA|tmp~26_combout\,
	datad => \PIP3|ULA|ShiftRight2~74_combout\,
	combout => \PIP3|ULA|Mux57~3_combout\);

-- Location: LCCOMB_X67_Y21_N0
\PIP3|ULA|Mux57~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux57~4_combout\ = (\PIP3|ULA|Mux57~3_combout\ & ((\PIP3|MUX2|S[0]~0_combout\) # ((!\PIP3|ULA|tmp~26_combout\)))) # (!\PIP3|ULA|Mux57~3_combout\ & (((\PIP3|MUX2|S[31]~1_combout\ & \PIP3|ULA|tmp~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[0]~0_combout\,
	datab => \PIP3|MUX2|S[31]~1_combout\,
	datac => \PIP3|ULA|Mux57~3_combout\,
	datad => \PIP3|ULA|tmp~26_combout\,
	combout => \PIP3|ULA|Mux57~4_combout\);

-- Location: LCCOMB_X67_Y21_N10
\PIP3|ULA|Mux57~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux57~5_combout\ = (\PIP3|EXMEM|ResultULA[18]~115_combout\ & (((!\PIP3|EXMEM|ResultULA[18]~116_combout\)))) # (!\PIP3|EXMEM|ResultULA[18]~115_combout\ & ((\PIP3|EXMEM|ResultULA[18]~116_combout\ & (\PIP3|ULA|ShiftLeft1~88_combout\)) # 
-- (!\PIP3|EXMEM|ResultULA[18]~116_combout\ & ((\PIP3|ULA|Mux57~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft1~88_combout\,
	datab => \PIP3|EXMEM|ResultULA[18]~115_combout\,
	datac => \PIP3|EXMEM|ResultULA[18]~116_combout\,
	datad => \PIP3|ULA|Mux57~4_combout\,
	combout => \PIP3|ULA|Mux57~5_combout\);

-- Location: LCCOMB_X67_Y23_N14
\PIP3|ULA|Mux57~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux57~6_combout\ = (\PIP3|EXMEM|ResultULA[18]~114_combout\ & ((\PIP3|ULA|Mux57~5_combout\ & ((\PIP3|ULA|Mux57~2_combout\))) # (!\PIP3|ULA|Mux57~5_combout\ & (\PIP3|ULA|ShiftLeft1~26_combout\)))) # (!\PIP3|EXMEM|ResultULA[18]~114_combout\ & 
-- (((\PIP3|ULA|Mux57~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[18]~114_combout\,
	datab => \PIP3|ULA|ShiftLeft1~26_combout\,
	datac => \PIP3|ULA|Mux57~2_combout\,
	datad => \PIP3|ULA|Mux57~5_combout\,
	combout => \PIP3|ULA|Mux57~6_combout\);

-- Location: LCCOMB_X67_Y23_N26
\PIP3|EXMEM|ResultULA[23]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[23]~13_combout\ = (\PIP3|EXMEM|ResultULA[18]~117_combout\ & (\PIP3|ULA|ShiftLeft1~52_combout\)) # (!\PIP3|EXMEM|ResultULA[18]~117_combout\ & ((\PIP3|ULA|Mux57~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft1~52_combout\,
	datac => \PIP3|ULA|Mux57~6_combout\,
	datad => \PIP3|EXMEM|ResultULA[18]~117_combout\,
	combout => \PIP3|EXMEM|ResultULA[23]~13_combout\);

-- Location: LCCOMB_X70_Y20_N14
\PIP3|ULA|cout~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~70_combout\ = \PIP3|MUX2|S[23]~25_combout\ $ (\PIP3|MUX1|S[23]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|MUX2|S[23]~25_combout\,
	datad => \PIP3|MUX1|S[23]~9_combout\,
	combout => \PIP3|ULA|cout~70_combout\);

-- Location: LCCOMB_X70_Y17_N4
\PIP3|ULA|ShiftLeft0~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~146_combout\ = (\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftLeft0~175_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftLeft0~177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~177_combout\,
	datab => \PIP3|MUX1|S[2]~29_combout\,
	datac => \PIP3|MUX1|S[1]~28_combout\,
	datad => \PIP3|ULA|ShiftLeft0~175_combout\,
	combout => \PIP3|ULA|ShiftLeft0~146_combout\);

-- Location: LCCOMB_X70_Y17_N26
\PIP3|ULA|ShiftLeft0~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~147_combout\ = (\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftLeft0~179_combout\))) # (!\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftLeft0~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~181_combout\,
	datac => \PIP3|MUX1|S[1]~28_combout\,
	datad => \PIP3|ULA|ShiftLeft0~179_combout\,
	combout => \PIP3|ULA|ShiftLeft0~147_combout\);

-- Location: LCCOMB_X70_Y17_N28
\PIP3|ULA|ShiftLeft0~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~148_combout\ = (\PIP3|ULA|ShiftLeft0~146_combout\) # ((!\PIP3|MUX1|S[2]~29_combout\ & \PIP3|ULA|ShiftLeft0~147_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[2]~29_combout\,
	datac => \PIP3|ULA|ShiftLeft0~146_combout\,
	datad => \PIP3|ULA|ShiftLeft0~147_combout\,
	combout => \PIP3|ULA|ShiftLeft0~148_combout\);

-- Location: LCCOMB_X69_Y17_N22
\PIP3|ULA|ShiftLeft0~172\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~172_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|ULA|ShiftLeft0~148_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|signImm\(15),
	datac => \PIP2|IDEX|OrigAALU~regout\,
	datad => \PIP3|ULA|ShiftLeft0~148_combout\,
	combout => \PIP3|ULA|ShiftLeft0~172_combout\);

-- Location: LCCOMB_X68_Y17_N10
\PIP3|ULA|Mux57~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux57~16_combout\ = (!\PIP3|ULA|Mux46~2_combout\ & ((\PIP3|MUX1|S[2]~29_combout\ & (\PIP3|ULA|ShiftLeft0~95_combout\)) # (!\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|ULA|ShiftLeft0~96_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~95_combout\,
	datab => \PIP3|MUX1|S[2]~29_combout\,
	datac => \PIP3|ULA|Mux46~2_combout\,
	datad => \PIP3|ULA|ShiftLeft0~96_combout\,
	combout => \PIP3|ULA|Mux57~16_combout\);

-- Location: LCCOMB_X67_Y18_N18
\PIP3|ULA|Mux57~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux57~7_combout\ = (\PIP3|EXMEM|ResultULA[18]~118_combout\ & (\PIP3|ULA|ShiftRight0~120_combout\ & ((\PIP3|EXMEM|ResultULA[18]~119_combout\)))) # (!\PIP3|EXMEM|ResultULA[18]~118_combout\ & (((\PIP3|ULA|Mux57~16_combout\) # 
-- (!\PIP3|EXMEM|ResultULA[18]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight0~120_combout\,
	datab => \PIP3|EXMEM|ResultULA[18]~118_combout\,
	datac => \PIP3|ULA|Mux57~16_combout\,
	datad => \PIP3|EXMEM|ResultULA[18]~119_combout\,
	combout => \PIP3|ULA|Mux57~7_combout\);

-- Location: LCCOMB_X68_Y17_N24
\PIP3|ULA|Mux57~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux57~8_combout\ = (\PIP3|ULA|ShiftLeft0~79_combout\ & ((\PIP3|ULA|Mux57~7_combout\ & (\PIP3|ULA|ShiftLeft0~172_combout\)) # (!\PIP3|ULA|Mux57~7_combout\ & ((\PIP3|ULA|ShiftLeft0~127_combout\))))) # (!\PIP3|ULA|ShiftLeft0~79_combout\ & 
-- (((\PIP3|ULA|Mux57~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~79_combout\,
	datab => \PIP3|ULA|ShiftLeft0~172_combout\,
	datac => \PIP3|ULA|Mux57~7_combout\,
	datad => \PIP3|ULA|ShiftLeft0~127_combout\,
	combout => \PIP3|ULA|Mux57~8_combout\);

-- Location: LCCOMB_X71_Y20_N0
\PIP3|ULA|Mux57~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux57~10_combout\ = \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ $ (((!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & \PIP3|MUX1|S[22]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datac => \PIP3|MUX1|S[22]~10_combout\,
	datad => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux57~10_combout\);

-- Location: LCCOMB_X71_Y20_N2
\PIP3|ULA|Mux57~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux57~9_combout\ = (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & ((\PIP3|ULA|cout~68_combout\))) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & (\PIP3|ULA|cout~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datab => \PIP3|ULA|cout~71_combout\,
	datac => \PIP3|ULA|cout~68_combout\,
	combout => \PIP3|ULA|Mux57~9_combout\);

-- Location: LCCOMB_X71_Y20_N18
\PIP3|ULA|Mux57~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux57~11_combout\ = (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (\PIP3|ULA|Mux57~10_combout\)) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((\PIP3|ULA|Mux57~10_combout\ & (\PIP3|MUX2|S[22]~26_combout\ & \PIP3|ULA|Mux57~9_combout\)) # 
-- (!\PIP3|ULA|Mux57~10_combout\ & ((\PIP3|MUX2|S[22]~26_combout\) # (\PIP3|ULA|Mux57~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datab => \PIP3|ULA|Mux57~10_combout\,
	datac => \PIP3|MUX2|S[22]~26_combout\,
	datad => \PIP3|ULA|Mux57~9_combout\,
	combout => \PIP3|ULA|Mux57~11_combout\);

-- Location: LCCOMB_X70_Y20_N20
\PIP3|ULA|Mux57~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux57~12_combout\ = (\PIP3|MUX1|S[23]~9_combout\ & ((\PIP3|MUX2|S[23]~25_combout\ & ((\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\) # (\PIP3|ULA|Mux57~11_combout\))) # (!\PIP3|MUX2|S[23]~25_combout\ & ((!\PIP3|ULA|Mux57~11_combout\))))) # 
-- (!\PIP3|MUX1|S[23]~9_combout\ & ((\PIP3|MUX2|S[23]~25_combout\ & ((!\PIP3|ULA|Mux57~11_combout\))) # (!\PIP3|MUX2|S[23]~25_combout\ & (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & \PIP3|ULA|Mux57~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[23]~9_combout\,
	datab => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datac => \PIP3|MUX2|S[23]~25_combout\,
	datad => \PIP3|ULA|Mux57~11_combout\,
	combout => \PIP3|ULA|Mux57~12_combout\);

-- Location: LCCOMB_X70_Y20_N2
\PIP3|ULA|Mux57~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux57~13_combout\ = (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (\PIP3|ULA|Mux57~11_combout\ & (\PIP3|MUX1|S[23]~9_combout\ $ (\PIP3|MUX2|S[23]~25_combout\)))) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (\PIP3|ULA|Mux57~11_combout\ $ 
-- (((\PIP3|MUX1|S[23]~9_combout\ & \PIP3|MUX2|S[23]~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[23]~9_combout\,
	datab => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datac => \PIP3|MUX2|S[23]~25_combout\,
	datad => \PIP3|ULA|Mux57~11_combout\,
	combout => \PIP3|ULA|Mux57~13_combout\);

-- Location: LCCOMB_X70_Y20_N12
\PIP3|ULA|Mux57~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux57~14_combout\ = (\PIP3|EXMEM|ResultULA[14]~112_combout\ & (\PIP3|ULA|Mux57~12_combout\ $ (((\PIP3|EXMEM|ResultULA[14]~113_combout\ & !\PIP3|ULA|Mux57~13_combout\))))) # (!\PIP3|EXMEM|ResultULA[14]~112_combout\ & 
-- (!\PIP3|EXMEM|ResultULA[14]~113_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000101011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[14]~113_combout\,
	datab => \PIP3|EXMEM|ResultULA[14]~112_combout\,
	datac => \PIP3|ULA|Mux57~12_combout\,
	datad => \PIP3|ULA|Mux57~13_combout\,
	combout => \PIP3|ULA|Mux57~14_combout\);

-- Location: LCCOMB_X70_Y20_N18
\PIP3|ULA|Mux57~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux57~15_combout\ = (\PIP3|EXMEM|ResultULA[14]~111_combout\ & ((\PIP3|ULA|Mux57~14_combout\ & (\PIP3|ULA|cout~70_combout\)) # (!\PIP3|ULA|Mux57~14_combout\ & ((\PIP3|ULA|Mux57~8_combout\))))) # (!\PIP3|EXMEM|ResultULA[14]~111_combout\ & 
-- (((\PIP3|ULA|Mux57~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[14]~111_combout\,
	datab => \PIP3|ULA|cout~70_combout\,
	datac => \PIP3|ULA|Mux57~8_combout\,
	datad => \PIP3|ULA|Mux57~14_combout\,
	combout => \PIP3|ULA|Mux57~15_combout\);

-- Location: LCCOMB_X70_Y20_N28
\PIP3|EXMEM|ResultULA[23]~reg0_Duplicate_1SLOAD_MUX\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[23]~reg0_Duplicate_1SLOAD_MUX_combout\ = (\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & ((\PIP3|ULA|Mux57~15_combout\))) # (!\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & (\PIP3|EXMEM|ResultULA[23]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\,
	datac => \PIP3|EXMEM|ResultULA[23]~13_combout\,
	datad => \PIP3|ULA|Mux57~15_combout\,
	combout => \PIP3|EXMEM|ResultULA[23]~reg0_Duplicate_1SLOAD_MUX_combout\);

-- Location: LCCOMB_X69_Y18_N24
\PIP3|EXMEM|ResultULA[26]~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[26]~120_combout\ = (\PIP3|MUX1|S[4]~31_combout\) # (\PIP3|MUX1|S[3]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|MUX1|S[4]~31_combout\,
	datad => \PIP3|MUX1|S[3]~30_combout\,
	combout => \PIP3|EXMEM|ResultULA[26]~120_combout\);

-- Location: LCCOMB_X71_Y18_N22
\PIP3|ULA|Mux60~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux60~9_combout\ = (\PIP3|ULA|Mux60~26_combout\ & (((\PIP3|ULA|ShiftLeft0~111_combout\)) # (!\PIP3|EXMEM|ResultULA[26]~120_combout\))) # (!\PIP3|ULA|Mux60~26_combout\ & (\PIP3|EXMEM|ResultULA[26]~120_combout\ & 
-- (\PIP3|ULA|ShiftLeft0~136_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux60~26_combout\,
	datab => \PIP3|EXMEM|ResultULA[26]~120_combout\,
	datac => \PIP3|ULA|ShiftLeft0~136_combout\,
	datad => \PIP3|ULA|ShiftLeft0~111_combout\,
	combout => \PIP3|ULA|Mux60~9_combout\);

-- Location: LCCOMB_X68_Y21_N28
\PIP3|ULA|Mux60~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux60~27_combout\ = (!\PIP3|ULA|ShiftLeft0~75_combout\ & (!\PIP3|ULA|ShiftLeft0~74_combout\ & (!\PIP3|ULA|ShiftLeft0~77_combout\ & \PIP3|ULA|Mux60~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~75_combout\,
	datab => \PIP3|ULA|ShiftLeft0~74_combout\,
	datac => \PIP3|ULA|ShiftLeft0~77_combout\,
	datad => \PIP3|ULA|Mux60~9_combout\,
	combout => \PIP3|ULA|Mux60~27_combout\);

-- Location: LCCOMB_X68_Y21_N30
\PIP3|ULA|Mux60~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux60~11_combout\ = (\PIP3|ULA|Mux60~10_combout\ & ((\PIP3|ULA|Mux60~27_combout\) # ((!\PIP3|EXMEM|ResultULA[26]~122_combout\)))) # (!\PIP3|ULA|Mux60~10_combout\ & (((\PIP3|ULA|ShiftRight0~122_combout\ & 
-- \PIP3|EXMEM|ResultULA[26]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux60~10_combout\,
	datab => \PIP3|ULA|Mux60~27_combout\,
	datac => \PIP3|ULA|ShiftRight0~122_combout\,
	datad => \PIP3|EXMEM|ResultULA[26]~122_combout\,
	combout => \PIP3|ULA|Mux60~11_combout\);

-- Location: LCCOMB_X69_Y21_N22
\PIP3|ULA|Mux60~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux60~21_combout\ = \PIP3|MUX1|S[26]~6_combout\ $ (((!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & \PIP3|ULA|cout~87_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datac => \PIP3|MUX1|S[26]~6_combout\,
	datad => \PIP3|ULA|cout~87_combout\,
	combout => \PIP3|ULA|Mux60~21_combout\);

-- Location: LCCOMB_X69_Y21_N16
\PIP3|ULA|Mux60~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux60~22_combout\ = (\PIP3|MUX2|S[26]~22_combout\ & (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ $ (((\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & !\PIP3|ULA|Mux60~21_combout\))))) # (!\PIP3|MUX2|S[26]~22_combout\ & (\PIP3|ULA|Mux60~21_combout\ & 
-- (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ $ (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datab => \PIP3|MUX2|S[26]~22_combout\,
	datac => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datad => \PIP3|ULA|Mux60~21_combout\,
	combout => \PIP3|ULA|Mux60~22_combout\);

-- Location: LCCOMB_X69_Y21_N14
\PIP3|ULA|Mux60~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux60~23_combout\ = (\PIP3|EXMEM|ResultULA[26]~127_combout\ & (\PIP3|ULA|Mux60~20_combout\ & ((\PIP3|EXMEM|ResultULA[26]~126_combout\)))) # (!\PIP3|EXMEM|ResultULA[26]~127_combout\ & (((\PIP3|ULA|Mux60~22_combout\) # 
-- (!\PIP3|EXMEM|ResultULA[26]~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux60~20_combout\,
	datab => \PIP3|EXMEM|ResultULA[26]~127_combout\,
	datac => \PIP3|ULA|Mux60~22_combout\,
	datad => \PIP3|EXMEM|ResultULA[26]~126_combout\,
	combout => \PIP3|ULA|Mux60~23_combout\);

-- Location: LCCOMB_X69_Y20_N10
\PIP3|ULA|cout~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|cout~85_combout\ = \PIP3|MUX2|S[26]~22_combout\ $ (\PIP3|MUX1|S[26]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX2|S[26]~22_combout\,
	datad => \PIP3|MUX1|S[26]~6_combout\,
	combout => \PIP3|ULA|cout~85_combout\);

-- Location: LCCOMB_X69_Y20_N4
\PIP3|ULA|Mux60~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux60~14_combout\ = \PIP3|ULA|cout~85_combout\ $ (((\PIP3|MUX2|S[25]~23_combout\ & ((\PIP3|ULA|cout~84_combout\) # (!\PIP3|MUX1|S[25]~7_combout\))) # (!\PIP3|MUX2|S[25]~23_combout\ & (!\PIP3|MUX1|S[25]~7_combout\ & \PIP3|ULA|cout~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[25]~23_combout\,
	datab => \PIP3|MUX1|S[25]~7_combout\,
	datac => \PIP3|ULA|cout~84_combout\,
	datad => \PIP3|ULA|cout~85_combout\,
	combout => \PIP3|ULA|Mux60~14_combout\);

-- Location: LCCOMB_X69_Y21_N20
\PIP3|ULA|Mux60~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux60~24_combout\ = (\PIP3|ULA|Mux60~23_combout\) # ((\PIP3|ULA|Mux60~13_combout\ & (!\PIP3|EXMEM|ResultULA[26]~127_combout\ & \PIP3|ULA|Mux60~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux60~13_combout\,
	datab => \PIP3|EXMEM|ResultULA[26]~127_combout\,
	datac => \PIP3|ULA|Mux60~23_combout\,
	datad => \PIP3|ULA|Mux60~14_combout\,
	combout => \PIP3|ULA|Mux60~24_combout\);

-- Location: LCCOMB_X65_Y21_N28
\PIP3|ULA|Mux60~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux60~12_combout\ = (!\PIP3|MUX1|S[3]~30_combout\ & (\PIP3|ULA|ShiftLeft0~79_combout\ & \PIP3|ULA|ShiftRight1~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[3]~30_combout\,
	datac => \PIP3|ULA|ShiftLeft0~79_combout\,
	datad => \PIP3|ULA|ShiftRight1~56_combout\,
	combout => \PIP3|ULA|Mux60~12_combout\);

-- Location: LCCOMB_X69_Y21_N26
\PIP3|ULA|Mux60~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux60~25_combout\ = (\PIP3|EXMEM|ResultULA[26]~123_combout\ & ((\PIP3|ULA|Mux60~24_combout\ & ((\PIP3|ULA|Mux60~12_combout\))) # (!\PIP3|ULA|Mux60~24_combout\ & (\PIP3|ULA|ShiftLeft1~36_combout\)))) # (!\PIP3|EXMEM|ResultULA[26]~123_combout\ & 
-- (((\PIP3|ULA|Mux60~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[26]~123_combout\,
	datab => \PIP3|ULA|ShiftLeft1~36_combout\,
	datac => \PIP3|ULA|Mux60~24_combout\,
	datad => \PIP3|ULA|Mux60~12_combout\,
	combout => \PIP3|ULA|Mux60~25_combout\);

-- Location: LCCOMB_X69_Y21_N24
\PIP3|ULA|Mux60~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux60~29_combout\ = (\PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\ & (((\PIP3|ULA|Mux60~25_combout\)))) # (!\PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\ & ((\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & (\PIP3|ULA|Mux60~11_combout\)) # 
-- (!\PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\ & ((\PIP3|ULA|Mux60~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[2]~_Duplicate_1_regout\,
	datab => \PIP2|IDEX|ula_ctr[3]~_Duplicate_1_regout\,
	datac => \PIP3|ULA|Mux60~11_combout\,
	datad => \PIP3|ULA|Mux60~25_combout\,
	combout => \PIP3|ULA|Mux60~29_combout\);

-- Location: LCCOMB_X69_Y19_N16
\PIP3|EXMEM|ResultULA[29]~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[29]~130_combout\ = (\PIP3|EXMEM|ResultULA[2]~84_combout\ & ((\PIP3|EXMEM|ResultULA[29]~128_combout\) # ((!\PIP3|ULA|ShiftLeft0~78_combout\) # (!\PIP3|EXMEM|ResultULA[2]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[29]~128_combout\,
	datab => \PIP3|EXMEM|ResultULA[2]~91_combout\,
	datac => \PIP3|EXMEM|ResultULA[2]~84_combout\,
	datad => \PIP3|ULA|ShiftLeft0~78_combout\,
	combout => \PIP3|EXMEM|ResultULA[29]~130_combout\);

-- Location: LCCOMB_X69_Y19_N18
\PIP3|ULA|Mux62~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux62~23_combout\ = (\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\) # ((\PIP3|MUX1|S[28]~4_combout\) # (\PIP3|MUX2|S[28]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	datab => \PIP3|MUX1|S[28]~4_combout\,
	datac => \PIP3|MUX2|S[28]~20_combout\,
	combout => \PIP3|ULA|Mux62~23_combout\);

-- Location: LCCOMB_X63_Y17_N22
\PIP3|ULA|ShiftLeft0~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~149_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftLeft0~180_combout\)) # (!\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftLeft2~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~180_combout\,
	datab => \PIP2|IDEX|OrigAALU~regout\,
	datac => \PIP3|MUX1|S[1]~28_combout\,
	datad => \PIP3|ULA|ShiftLeft2~28_combout\,
	combout => \PIP3|ULA|ShiftLeft0~149_combout\);

-- Location: LCCOMB_X63_Y17_N0
\PIP3|ULA|ShiftLeft0~173\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~173_combout\ = (\PIP3|ULA|ShiftLeft0~149_combout\) # ((\PIP2|IDEX|signImm\(15) & \PIP2|IDEX|OrigAALU~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|signImm\(15),
	datac => \PIP2|IDEX|OrigAALU~regout\,
	datad => \PIP3|ULA|ShiftLeft0~149_combout\,
	combout => \PIP3|ULA|ShiftLeft0~173_combout\);

-- Location: LCCOMB_X63_Y17_N8
\PIP3|ULA|ShiftLeft0~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~139_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|MUX1|S[1]~28_combout\ & (\PIP3|ULA|ShiftLeft0~176_combout\)) # (!\PIP3|MUX1|S[1]~28_combout\ & ((\PIP3|ULA|ShiftLeft0~178_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP3|ULA|ShiftLeft0~176_combout\,
	datac => \PIP3|MUX1|S[1]~28_combout\,
	datad => \PIP3|ULA|ShiftLeft0~178_combout\,
	combout => \PIP3|ULA|ShiftLeft0~139_combout\);

-- Location: LCCOMB_X63_Y17_N10
\PIP3|ULA|ShiftLeft0~169\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~169_combout\ = (\PIP3|ULA|ShiftLeft0~139_combout\) # ((\PIP2|IDEX|signImm\(15) & \PIP2|IDEX|OrigAALU~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|signImm\(15),
	datac => \PIP3|ULA|ShiftLeft0~139_combout\,
	datad => \PIP2|IDEX|OrigAALU~regout\,
	combout => \PIP3|ULA|ShiftLeft0~169_combout\);

-- Location: LCCOMB_X69_Y18_N18
\PIP3|ULA|ShiftLeft0~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~140_combout\ = (\PIP3|MUX1|S[2]~29_combout\ & ((\PIP3|ULA|ShiftLeft0~131_combout\))) # (!\PIP3|MUX1|S[2]~29_combout\ & (\PIP3|ULA|ShiftLeft0~169_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft0~169_combout\,
	datac => \PIP3|ULA|ShiftLeft0~131_combout\,
	datad => \PIP3|MUX1|S[2]~29_combout\,
	combout => \PIP3|ULA|ShiftLeft0~140_combout\);

-- Location: LCCOMB_X69_Y18_N20
\PIP3|ULA|Mux62~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux62~19_combout\ = (\PIP3|EXMEM|ResultULA[2]~96_combout\ & ((\PIP3|ULA|ShiftLeft0~140_combout\))) # (!\PIP3|EXMEM|ResultULA[2]~96_combout\ & (\PIP3|ULA|ShiftLeft0~173_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|ULA|ShiftLeft0~173_combout\,
	datac => \PIP3|EXMEM|ResultULA[2]~96_combout\,
	datad => \PIP3|ULA|ShiftLeft0~140_combout\,
	combout => \PIP3|ULA|Mux62~19_combout\);

-- Location: LCCOMB_X75_Y24_N24
\PIP3|ULA|Mux62~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux62~35_combout\ = ((\PIP3|MUX1|S[0]~1_combout\ & ((\PIP2|IDEX|saida2[27]~reg0_Duplicate_1_regout\))) # (!\PIP3|MUX1|S[0]~1_combout\ & (\PIP2|IDEX|saida2[28]~reg0_Duplicate_1_regout\))) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datab => \PIP2|IDEX|saida2[28]~reg0_Duplicate_1_regout\,
	datac => \PIP3|MUX1|S[0]~1_combout\,
	datad => \PIP2|IDEX|saida2[27]~reg0_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux62~35_combout\);

-- Location: LCCOMB_X65_Y22_N26
\PIP3|ULA|Mux62~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux62~18_combout\ = (!\PIP2|IDEX|OrigAALU~regout\ & ((\PIP3|EXMEM|ResultULA[2]~96_combout\ & (\PIP3|ULA|ShiftLeft0~151_combout\)) # (!\PIP3|EXMEM|ResultULA[2]~96_combout\ & ((\PIP3|ULA|Mux62~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP3|EXMEM|ResultULA[2]~96_combout\,
	datac => \PIP3|ULA|ShiftLeft0~151_combout\,
	datad => \PIP3|ULA|Mux62~35_combout\,
	combout => \PIP3|ULA|Mux62~18_combout\);

-- Location: LCCOMB_X69_Y18_N6
\PIP3|ULA|Mux62~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux62~20_combout\ = (\PIP3|ULA|ShiftLeft0~83_combout\ & (((\PIP3|ULA|Mux62~19_combout\)))) # (!\PIP3|ULA|ShiftLeft0~83_combout\ & ((\PIP3|MUX2|S[31]~17_combout\) # ((\PIP3|ULA|Mux62~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft0~83_combout\,
	datab => \PIP3|MUX2|S[31]~17_combout\,
	datac => \PIP3|ULA|Mux62~19_combout\,
	datad => \PIP3|ULA|Mux62~18_combout\,
	combout => \PIP3|ULA|Mux62~20_combout\);

-- Location: LCCOMB_X72_Y19_N22
\PIP3|ULA|ShiftLeft0~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|ShiftLeft0~155_combout\ = (\PIP3|MUX1|S[3]~30_combout\ & (\PIP3|ULA|ShiftLeft0~88_combout\)) # (!\PIP3|MUX1|S[3]~30_combout\ & ((\PIP3|ULA|ShiftLeft0~118_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[3]~30_combout\,
	datac => \PIP3|ULA|ShiftLeft0~88_combout\,
	datad => \PIP3|ULA|ShiftLeft0~118_combout\,
	combout => \PIP3|ULA|ShiftLeft0~155_combout\);

-- Location: LCCOMB_X66_Y24_N22
\PIP3|EXMEM|ResultULA[29]~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[29]~129_combout\ = (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\ & ((\PIP3|MUX1|S[31]~0_combout\) # (\PIP3|MUX1|S[4]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX1|S[31]~0_combout\,
	datac => \PIP3|MUX1|S[4]~31_combout\,
	datad => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	combout => \PIP3|EXMEM|ResultULA[29]~129_combout\);

-- Location: LCCOMB_X67_Y22_N14
\PIP3|ULA|Mux62~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux62~21_combout\ = (\PIP3|EXMEM|ResultULA[29]~129_combout\ & (((\PIP3|ULA|ShiftRight0~147_combout\ & \PIP3|EXMEM|ResultULA[29]~131_combout\)))) # (!\PIP3|EXMEM|ResultULA[29]~129_combout\ & ((\PIP3|ULA|cout~88_combout\) # 
-- ((!\PIP3|EXMEM|ResultULA[29]~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|cout~88_combout\,
	datab => \PIP3|ULA|ShiftRight0~147_combout\,
	datac => \PIP3|EXMEM|ResultULA[29]~129_combout\,
	datad => \PIP3|EXMEM|ResultULA[29]~131_combout\,
	combout => \PIP3|ULA|Mux62~21_combout\);

-- Location: LCCOMB_X69_Y19_N4
\PIP3|ULA|Mux62~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux62~22_combout\ = (\PIP3|EXMEM|ResultULA[29]~128_combout\ & (((\PIP3|ULA|Mux62~21_combout\)))) # (!\PIP3|EXMEM|ResultULA[29]~128_combout\ & ((\PIP3|ULA|Mux62~21_combout\ & (\PIP3|ULA|Mux62~20_combout\)) # (!\PIP3|ULA|Mux62~21_combout\ & 
-- ((\PIP3|ULA|ShiftLeft0~155_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[29]~128_combout\,
	datab => \PIP3|ULA|Mux62~20_combout\,
	datac => \PIP3|ULA|ShiftLeft0~155_combout\,
	datad => \PIP3|ULA|Mux62~21_combout\,
	combout => \PIP3|ULA|Mux62~22_combout\);

-- Location: LCCOMB_X65_Y19_N22
\PIP3|ULA|Mux62~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux62~34_combout\ = (\PIP3|ULA|ShiftRight1~91_combout\ & (!\PIP3|MUX1|S[2]~29_combout\ & (!\PIP3|MUX1|S[3]~30_combout\ & \PIP3|ULA|ShiftLeft0~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftRight1~91_combout\,
	datab => \PIP3|MUX1|S[2]~29_combout\,
	datac => \PIP3|MUX1|S[3]~30_combout\,
	datad => \PIP3|ULA|ShiftLeft0~79_combout\,
	combout => \PIP3|ULA|Mux62~34_combout\);

-- Location: LCCOMB_X65_Y24_N12
\PIP3|ULA|Mux62~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux62~27_combout\ = (\PIP3|MUX1|S[31]~0_combout\ & ((\PIP3|ULA|ShiftLeft2~24_combout\) # ((\PIP3|ULA|tmp~26_combout\)))) # (!\PIP3|MUX1|S[31]~0_combout\ & (((!\PIP3|ULA|tmp~26_combout\ & \PIP3|ULA|ShiftRight2~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX1|S[31]~0_combout\,
	datab => \PIP3|ULA|ShiftLeft2~24_combout\,
	datac => \PIP3|ULA|tmp~26_combout\,
	datad => \PIP3|ULA|ShiftRight2~79_combout\,
	combout => \PIP3|ULA|Mux62~27_combout\);

-- Location: LCCOMB_X65_Y24_N6
\PIP3|ULA|Mux62~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux62~28_combout\ = (\PIP3|ULA|tmp~26_combout\ & ((\PIP3|ULA|Mux62~27_combout\ & ((\PIP3|MUX2|S[0]~0_combout\))) # (!\PIP3|ULA|Mux62~27_combout\ & (\PIP3|MUX2|S[31]~1_combout\)))) # (!\PIP3|ULA|tmp~26_combout\ & 
-- (((\PIP3|ULA|Mux62~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|MUX2|S[31]~1_combout\,
	datab => \PIP3|MUX2|S[0]~0_combout\,
	datac => \PIP3|ULA|tmp~26_combout\,
	datad => \PIP3|ULA|Mux62~27_combout\,
	combout => \PIP3|ULA|Mux62~28_combout\);

-- Location: LCCOMB_X65_Y22_N30
\PIP3|ULA|Mux62~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux62~29_combout\ = (\PIP3|EXMEM|ResultULA[18]~115_combout\ & (((!\PIP3|EXMEM|ResultULA[18]~116_combout\)))) # (!\PIP3|EXMEM|ResultULA[18]~115_combout\ & ((\PIP3|EXMEM|ResultULA[18]~116_combout\ & (\PIP3|ULA|Mux62~26_combout\)) # 
-- (!\PIP3|EXMEM|ResultULA[18]~116_combout\ & ((\PIP3|ULA|Mux62~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|Mux62~26_combout\,
	datab => \PIP3|EXMEM|ResultULA[18]~115_combout\,
	datac => \PIP3|ULA|Mux62~28_combout\,
	datad => \PIP3|EXMEM|ResultULA[18]~116_combout\,
	combout => \PIP3|ULA|Mux62~29_combout\);

-- Location: LCCOMB_X65_Y19_N2
\PIP3|ULA|Mux62~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux62~30_combout\ = (\PIP3|ULA|Mux62~29_combout\ & (((\PIP3|ULA|Mux62~34_combout\) # (!\PIP3|EXMEM|ResultULA[18]~114_combout\)))) # (!\PIP3|ULA|Mux62~29_combout\ & (\PIP3|ULA|ShiftLeft1~42_combout\ & ((\PIP3|EXMEM|ResultULA[18]~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|ShiftLeft1~42_combout\,
	datab => \PIP3|ULA|Mux62~34_combout\,
	datac => \PIP3|ULA|Mux62~29_combout\,
	datad => \PIP3|EXMEM|ResultULA[18]~114_combout\,
	combout => \PIP3|ULA|Mux62~30_combout\);

-- Location: LCCOMB_X69_Y19_N8
\PIP3|ULA|Mux62~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux62~31_combout\ = (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((\PIP3|MUX2|S[28]~20_combout\ & ((\PIP3|MUX1|S[28]~4_combout\) # (!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\))) # (!\PIP3|MUX2|S[28]~20_combout\ & (\PIP3|MUX1|S[28]~4_combout\ & 
-- !\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\)))) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (((!\PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datab => \PIP3|MUX2|S[28]~20_combout\,
	datac => \PIP3|MUX1|S[28]~4_combout\,
	datad => \PIP2|IDEX|ula_ctr[0]~_Duplicate_1_regout\,
	combout => \PIP3|ULA|Mux62~31_combout\);

-- Location: LCCOMB_X74_Y18_N2
\PIP3|ULA|soma~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|soma~27_combout\ = (\PIP2|IDEX|OrigAALU~regout\ & (\PIP2|IDEX|signImm\(15))) # (!\PIP2|IDEX|OrigAALU~regout\ & (((\PIP2|IDEX|saida2[28]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigAALU~regout\,
	datab => \PIP2|IDEX|signImm\(15),
	datac => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|saida2[28]~reg0_Duplicate_1_regout\,
	combout => \PIP3|ULA|soma~27_combout\);

-- Location: LCCOMB_X69_Y19_N14
\PIP3|ULA|soma~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|soma~22_combout\ = \PIP3|ULA|soma~27_combout\ $ (\PIP3|MUX1|S[28]~4_combout\ $ (((\PIP3|ULA|cout~91_combout\) # (\PIP3|ULA|cout~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|ULA|cout~91_combout\,
	datab => \PIP3|ULA|soma~27_combout\,
	datac => \PIP3|MUX1|S[28]~4_combout\,
	datad => \PIP3|ULA|cout~94_combout\,
	combout => \PIP3|ULA|soma~22_combout\);

-- Location: LCCOMB_X69_Y19_N10
\PIP3|ULA|soma~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|soma~21_combout\ = \PIP3|MUX2|S[28]~20_combout\ $ (\PIP3|MUX1|S[28]~4_combout\ $ (\PIP3|ULA|cout~89_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP3|MUX2|S[28]~20_combout\,
	datac => \PIP3|MUX1|S[28]~4_combout\,
	datad => \PIP3|ULA|cout~89_combout\,
	combout => \PIP3|ULA|soma~21_combout\);

-- Location: LCCOMB_X69_Y19_N12
\PIP3|ULA|Mux62~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux62~32_combout\ = (\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & (\PIP3|ULA|Mux62~31_combout\)) # (!\PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\ & ((\PIP3|ULA|Mux62~31_combout\ & (\PIP3|ULA|soma~22_combout\)) # (!\PIP3|ULA|Mux62~31_combout\ & 
-- ((\PIP3|ULA|soma~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|ula_ctr[1]~_Duplicate_1_regout\,
	datab => \PIP3|ULA|Mux62~31_combout\,
	datac => \PIP3|ULA|soma~22_combout\,
	datad => \PIP3|ULA|soma~21_combout\,
	combout => \PIP3|ULA|Mux62~32_combout\);

-- Location: LCCOMB_X69_Y19_N30
\PIP3|ULA|Mux62~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux62~33_combout\ = (\PIP3|EXMEM|ResultULA[2]~84_combout\ & (!\PIP3|EXMEM|ResultULA[2]~91_combout\)) # (!\PIP3|EXMEM|ResultULA[2]~84_combout\ & ((\PIP3|EXMEM|ResultULA[2]~91_combout\ & (\PIP3|ULA|Mux62~30_combout\)) # 
-- (!\PIP3|EXMEM|ResultULA[2]~91_combout\ & ((\PIP3|ULA|Mux62~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[2]~84_combout\,
	datab => \PIP3|EXMEM|ResultULA[2]~91_combout\,
	datac => \PIP3|ULA|Mux62~30_combout\,
	datad => \PIP3|ULA|Mux62~32_combout\,
	combout => \PIP3|ULA|Mux62~33_combout\);

-- Location: LCCOMB_X69_Y19_N20
\PIP3|ULA|Mux62\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|ULA|Mux62~combout\ = (\PIP3|EXMEM|ResultULA[29]~130_combout\ & ((\PIP3|ULA|Mux62~33_combout\ & (!\PIP3|ULA|Mux62~23_combout\)) # (!\PIP3|ULA|Mux62~33_combout\ & ((\PIP3|ULA|Mux62~22_combout\))))) # (!\PIP3|EXMEM|ResultULA[29]~130_combout\ & 
-- (((\PIP3|ULA|Mux62~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[29]~130_combout\,
	datab => \PIP3|ULA|Mux62~23_combout\,
	datac => \PIP3|ULA|Mux62~22_combout\,
	datad => \PIP3|ULA|Mux62~33_combout\,
	combout => \PIP3|ULA|Mux62~combout\);

-- Location: CLKCTRL_G4
\PIP2|clk2~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \PIP2|clk2~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \PIP2|clk2~clkctrl_outclk\);

-- Location: LCCOMB_X81_Y24_N10
\PIP2|BREG|Mux49~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux49~14_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|regs[3][14]~regout\)) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|regs[1][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[3][14]~regout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|regs[1][14]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux49~14_combout\);

-- Location: LCCOMB_X80_Y25_N14
\PIP2|BREG|Mux49~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux49~15_combout\ = (\PIP2|BREG|Mux49~14_combout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & \PIP2|BREG|regs[2][14]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|regs[2][14]~regout\,
	datad => \PIP2|BREG|Mux49~14_combout\,
	combout => \PIP2|BREG|Mux49~15_combout\);

-- Location: LCCOMB_X83_Y22_N16
\PIP2|BREG|Mux49~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux49~16_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|Mux49~13_combout\) # ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & \PIP2|BREG|Mux49~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux49~13_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP2|BREG|Mux49~15_combout\,
	combout => \PIP2|BREG|Mux49~16_combout\);

-- Location: LCCOMB_X93_Y27_N0
\PIP2|BREG|regs[5][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[5][14]~feeder_combout\ = \PIP2|DataEscrita[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[14]~14_combout\,
	combout => \PIP2|BREG|regs[5][14]~feeder_combout\);

-- Location: LCFF_X93_Y27_N1
\PIP2|BREG|regs[5][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[5][14]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[5][14]~regout\);

-- Location: LCCOMB_X89_Y25_N30
\PIP2|BREG|Mux49~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux49~10_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|regs[5][14]~regout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP2|BREG|regs[4][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[4][14]~regout\,
	datab => \PIP2|BREG|regs[5][14]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	combout => \PIP2|BREG|Mux49~10_combout\);

-- Location: LCCOMB_X89_Y25_N12
\PIP2|BREG|Mux49~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux49~11_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux49~10_combout\ & (\PIP2|BREG|regs[7][14]~regout\)) # (!\PIP2|BREG|Mux49~10_combout\ & ((\PIP2|BREG|regs[6][14]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (((\PIP2|BREG|Mux49~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datab => \PIP2|BREG|regs[7][14]~regout\,
	datac => \PIP2|BREG|regs[6][14]~regout\,
	datad => \PIP2|BREG|Mux49~10_combout\,
	combout => \PIP2|BREG|Mux49~11_combout\);

-- Location: LCCOMB_X83_Y22_N8
\PIP2|BREG|Mux49~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux49~19_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux49~16_combout\ & (\PIP2|BREG|Mux49~18_combout\)) # (!\PIP2|BREG|Mux49~16_combout\ & ((\PIP2|BREG|Mux49~11_combout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux49~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux49~18_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP2|BREG|Mux49~16_combout\,
	datad => \PIP2|BREG|Mux49~11_combout\,
	combout => \PIP2|BREG|Mux49~19_combout\);

-- Location: LCCOMB_X90_Y20_N22
\PIP2|BREG|regs[21][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|regs[21][14]~feeder_combout\ = \PIP2|DataEscrita[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|DataEscrita[14]~14_combout\,
	combout => \PIP2|BREG|regs[21][14]~feeder_combout\);

-- Location: LCFF_X90_Y20_N23
\PIP2|BREG|regs[21][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	datain => \PIP2|BREG|regs[21][14]~feeder_combout\,
	aclr => \rst~combout\,
	ena => \PIP2|BREG|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[21][14]~regout\);

-- Location: LCCOMB_X92_Y24_N24
\PIP2|BREG|Mux49~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux49~0_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (((\PIP2|BREG|regs[25][14]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[17][14]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[17][14]~regout\,
	datab => \PIP2|BREG|regs[25][14]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux49~0_combout\);

-- Location: LCCOMB_X92_Y24_N30
\PIP2|BREG|Mux49~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux49~1_combout\ = (\PIP2|BREG|Mux49~0_combout\ & ((\PIP2|BREG|regs[29][14]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18))))) # (!\PIP2|BREG|Mux49~0_combout\ & (((\PIP2|BREG|regs[21][14]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[29][14]~regout\,
	datab => \PIP2|BREG|regs[21][14]~regout\,
	datac => \PIP2|BREG|Mux49~0_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	combout => \PIP2|BREG|Mux49~1_combout\);

-- Location: LCFF_X87_Y21_N25
\PIP2|BREG|regs[18][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[14]~14_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[18][14]~regout\);

-- Location: LCFF_X78_Y21_N21
\PIP2|BREG|regs[22][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[14]~14_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[22][14]~regout\);

-- Location: LCCOMB_X87_Y21_N24
\PIP2|BREG|Mux49~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux49~2_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)) # ((\PIP2|BREG|regs[22][14]~regout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[18][14]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \PIP2|BREG|regs[18][14]~regout\,
	datad => \PIP2|BREG|regs[22][14]~regout\,
	combout => \PIP2|BREG|Mux49~2_combout\);

-- Location: LCCOMB_X88_Y21_N24
\PIP2|BREG|Mux49~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux49~3_combout\ = (\PIP2|BREG|Mux49~2_combout\ & ((\PIP2|BREG|regs[30][14]~regout\) # ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP2|BREG|Mux49~2_combout\ & (((\PIP2|BREG|regs[26][14]~regout\ & 
-- \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[30][14]~regout\,
	datab => \PIP2|BREG|Mux49~2_combout\,
	datac => \PIP2|BREG|regs[26][14]~regout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux49~3_combout\);

-- Location: LCCOMB_X93_Y19_N20
\PIP2|BREG|Mux49~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux49~4_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|regs[20][14]~regout\) # (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (\PIP2|BREG|regs[16][14]~regout\ & ((!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[16][14]~regout\,
	datab => \PIP2|BREG|regs[20][14]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux49~4_combout\);

-- Location: LCCOMB_X94_Y19_N10
\PIP2|BREG|Mux49~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux49~5_combout\ = (\PIP2|BREG|Mux49~4_combout\ & (((\PIP2|BREG|regs[28][14]~regout\) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP2|BREG|Mux49~4_combout\ & (\PIP2|BREG|regs[24][14]~regout\ & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[24][14]~regout\,
	datab => \PIP2|BREG|regs[28][14]~regout\,
	datac => \PIP2|BREG|Mux49~4_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux49~5_combout\);

-- Location: LCCOMB_X91_Y24_N14
\PIP2|BREG|Mux49~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux49~6_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & (\PIP2|BREG|Mux49~3_combout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17) & ((\PIP2|BREG|Mux49~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	datac => \PIP2|BREG|Mux49~3_combout\,
	datad => \PIP2|BREG|Mux49~5_combout\,
	combout => \PIP2|BREG|Mux49~6_combout\);

-- Location: LCFF_X86_Y20_N31
\PIP2|BREG|regs[23][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[14]~14_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[23][14]~regout\);

-- Location: LCFF_X86_Y18_N5
\PIP2|BREG|regs[19][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clkIN~combout\,
	sdata => \PIP2|DataEscrita[14]~14_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PIP2|BREG|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|BREG|regs[19][14]~regout\);

-- Location: LCCOMB_X86_Y18_N30
\PIP2|BREG|Mux49~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux49~7_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & (\PIP2|BREG|regs[27][14]~regout\)) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19) & ((\PIP2|BREG|regs[19][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[27][14]~regout\,
	datab => \PIP2|BREG|regs[19][14]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	combout => \PIP2|BREG|Mux49~7_combout\);

-- Location: LCCOMB_X89_Y20_N12
\PIP2|BREG|Mux49~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux49~8_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & ((\PIP2|BREG|Mux49~7_combout\ & (\PIP2|BREG|regs[31][14]~regout\)) # (!\PIP2|BREG|Mux49~7_combout\ & ((\PIP2|BREG|regs[23][14]~regout\))))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18) & (((\PIP2|BREG|Mux49~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|regs[31][14]~regout\,
	datab => \PIP2|BREG|regs[23][14]~regout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datad => \PIP2|BREG|Mux49~7_combout\,
	combout => \PIP2|BREG|Mux49~8_combout\);

-- Location: LCCOMB_X91_Y24_N4
\PIP2|BREG|Mux49~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux49~9_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & ((\PIP2|BREG|Mux49~6_combout\ & ((\PIP2|BREG|Mux49~8_combout\))) # (!\PIP2|BREG|Mux49~6_combout\ & (\PIP2|BREG|Mux49~1_combout\)))) # 
-- (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16) & (((\PIP2|BREG|Mux49~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datab => \PIP2|BREG|Mux49~1_combout\,
	datac => \PIP2|BREG|Mux49~6_combout\,
	datad => \PIP2|BREG|Mux49~8_combout\,
	combout => \PIP2|BREG|Mux49~9_combout\);

-- Location: LCCOMB_X83_Y22_N30
\PIP2|BREG|Mux49~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|BREG|Mux49~20_combout\ = (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & ((\PIP2|BREG|Mux49~9_combout\))) # (!\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20) & (\PIP2|BREG|Mux49~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20),
	datac => \PIP2|BREG|Mux49~19_combout\,
	datad => \PIP2|BREG|Mux49~9_combout\,
	combout => \PIP2|BREG|Mux49~20_combout\);

-- Location: LCCOMB_X8_Y1_N0
\PIP2|IDEX|instrAUX[21]~enfeeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|instrAUX[21]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \PIP2|IDEX|instrAUX[21]~enfeeder_combout\);

-- Location: LCFF_X8_Y1_N1
\PIP2|IDEX|instrAUX[21]~en\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|instrAUX[21]~enfeeder_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|instrAUX[21]~en_regout\);

-- Location: LCCOMB_X8_Y1_N2
\PIP2|IDEX|instrAUX[22]~enfeeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|instrAUX[22]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \PIP2|IDEX|instrAUX[22]~enfeeder_combout\);

-- Location: LCFF_X8_Y1_N3
\PIP2|IDEX|instrAUX[22]~en\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|instrAUX[22]~enfeeder_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|instrAUX[22]~en_regout\);

-- Location: LCCOMB_X8_Y1_N16
\PIP2|IDEX|instrAUX[23]~enfeeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|instrAUX[23]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \PIP2|IDEX|instrAUX[23]~enfeeder_combout\);

-- Location: LCFF_X8_Y1_N17
\PIP2|IDEX|instrAUX[23]~en\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|instrAUX[23]~enfeeder_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|instrAUX[23]~en_regout\);

-- Location: LCCOMB_X8_Y1_N18
\PIP2|IDEX|instrAUX[24]~enfeeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|instrAUX[24]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \PIP2|IDEX|instrAUX[24]~enfeeder_combout\);

-- Location: LCFF_X8_Y1_N19
\PIP2|IDEX|instrAUX[24]~en\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|instrAUX[24]~enfeeder_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|instrAUX[24]~en_regout\);

-- Location: LCCOMB_X8_Y1_N12
\PIP2|IDEX|instrAUX[25]~enfeeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|instrAUX[25]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \PIP2|IDEX|instrAUX[25]~enfeeder_combout\);

-- Location: LCFF_X8_Y1_N13
\PIP2|IDEX|instrAUX[25]~en\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|instrAUX[25]~enfeeder_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|instrAUX[25]~en_regout\);

-- Location: LCFF_X70_Y20_N29
\PIP3|EXMEM|ResultULA[23]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|EXMEM|ResultULA[23]~reg0_Duplicate_1SLOAD_MUX_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|ResultULA[23]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X76_Y18_N2
\PIP3|EXMEM|ResultULA[23]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[23]~75_combout\ = (\PIP3|EXMEM|ResultULA[23]~reg0_Duplicate_1_regout\) # (!\PIP3|EXMEM|ResultULA[0]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|EXMEM|ResultULA[23]~reg0_Duplicate_1_regout\,
	datad => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	combout => \PIP3|EXMEM|ResultULA[23]~75_combout\);

-- Location: LCFF_X76_Y18_N29
\PIP4|MEMWB|ResultULA[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP3|EXMEM|ResultULA[23]~75_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|ResultULA\(23));

-- Location: LCCOMB_X76_Y18_N28
\PIP5|WriData[23]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP5|WriData[23]~23_combout\ = (!\rst~combout\ & ((\PIP4|MEMWB|MemparaRegOUT~regout\ & ((\PIP4|MEMWB|ResultULA\(23)))) # (!\PIP4|MEMWB|MemparaRegOUT~regout\ & (\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(23),
	datab => \rst~combout\,
	datac => \PIP4|MEMWB|ResultULA\(23),
	datad => \PIP4|MEMWB|MemparaRegOUT~regout\,
	combout => \PIP5|WriData[23]~23_combout\);

-- Location: LCFF_X69_Y19_N21
\PIP3|EXMEM|ResultULA[28]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP3|ULA|Mux62~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP3|EXMEM|ResultULA[28]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X76_Y19_N4
\PIP3|EXMEM|ResultULA[28]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP3|EXMEM|ResultULA[28]~80_combout\ = (\PIP3|EXMEM|ResultULA[28]~reg0_Duplicate_1_regout\) # (!\PIP3|EXMEM|ResultULA[0]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP3|EXMEM|ResultULA[28]~reg0_Duplicate_1_regout\,
	datad => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	combout => \PIP3|EXMEM|ResultULA[28]~80_combout\);

-- Location: LCFF_X76_Y19_N19
\PIP4|MEMWB|ResultULA[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP3|EXMEM|ResultULA[28]~80_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP4|MEMWB|ResultULA\(28));

-- Location: LCCOMB_X76_Y19_N18
\PIP5|WriData[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP5|WriData[28]~28_combout\ = (!\rst~combout\ & ((\PIP4|MEMWB|MemparaRegOUT~regout\ & ((\PIP4|MEMWB|ResultULA\(28)))) # (!\PIP4|MEMWB|MemparaRegOUT~regout\ & (\PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP4|MEMWB|MemparaRegOUT~regout\,
	datab => \PIP4|MEM_DADO|altsyncram_component|auto_generated|q_a\(28),
	datac => \PIP4|MEMWB|ResultULA\(28),
	datad => \rst~combout\,
	combout => \PIP5|WriData[28]~28_combout\);

-- Location: LCCOMB_X82_Y18_N24
\PIP2|PCbranchIN[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|PCbranchIN[0]~0_combout\ = (!\PIP2|CTRL|Mux11~0_combout\ & ((\PIP2|process_1~4_combout\ & ((\PIP2|BREG|Mux31~20_combout\))) # (!\PIP2|process_1~4_combout\ & (\PIP1|IFID|PCatualOUT[0]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PCatualOUT[0]~_Duplicate_1_regout\,
	datab => \PIP2|process_1~4_combout\,
	datac => \PIP2|CTRL|Mux11~0_combout\,
	datad => \PIP2|BREG|Mux31~20_combout\,
	combout => \PIP2|PCbranchIN[0]~0_combout\);

-- Location: LCFF_X82_Y18_N25
\PIP2|IDEX|PCbranch[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|PCbranchIN[0]~0_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|PCbranch\(0));

-- Location: LCCOMB_X78_Y22_N24
\PIP2|IDEX|PCbranch[10]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|PCbranch[10]~8_combout\ = (\PIP2|process_1~4_combout\ & ((\PIP2|BREG|Mux21~20_combout\))) # (!\PIP2|process_1~4_combout\ & (\PIP2|SOMB|result[10]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|process_1~4_combout\,
	datab => \PIP2|SOMB|result[10]~16_combout\,
	datad => \PIP2|BREG|Mux21~20_combout\,
	combout => \PIP2|IDEX|PCbranch[10]~8_combout\);

-- Location: LCFF_X78_Y22_N25
\PIP2|IDEX|PCbranch[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|PCbranch[10]~8_combout\,
	sdata => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(8),
	aclr => \rst~combout\,
	sload => \PIP2|CTRL|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|PCbranch\(10));

-- Location: LCCOMB_X75_Y22_N22
\PIP1|PCatualaux2[10]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[10]~8_combout\ = (\inicio~regout\ & ((\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP2|IDEX|PCbranch\(10))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP1|IFID|PC4OUT\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datab => \PIP2|IDEX|PCbranch\(10),
	datac => \PIP1|IFID|PC4OUT\(10),
	datad => \inicio~regout\,
	combout => \PIP1|PCatualaux2[10]~8_combout\);

-- Location: LCCOMB_X76_Y22_N0
\PIP1|PCatualaux2[11]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[11]~9_combout\ = (\inicio~regout\ & ((\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP2|IDEX|PCbranch\(11)))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP1|IFID|PC4OUT\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(11),
	datab => \PIP2|IDEX|PCbranch\(11),
	datac => \inicio~regout\,
	datad => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	combout => \PIP1|PCatualaux2[11]~9_combout\);

-- Location: LCFF_X79_Y20_N23
\PIP1|IFID|PC4OUT[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP1|IFID|PC4OUT[12]~49_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PC4OUT\(12));

-- Location: LCCOMB_X78_Y22_N22
\PIP2|IDEX|PCbranch[12]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|PCbranch[12]~10_combout\ = (\PIP2|process_1~4_combout\ & ((\PIP2|BREG|Mux19~20_combout\))) # (!\PIP2|process_1~4_combout\ & (\PIP2|SOMB|result[12]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|process_1~4_combout\,
	datab => \PIP2|SOMB|result[12]~20_combout\,
	datad => \PIP2|BREG|Mux19~20_combout\,
	combout => \PIP2|IDEX|PCbranch[12]~10_combout\);

-- Location: LCFF_X78_Y22_N23
\PIP2|IDEX|PCbranch[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|PCbranch[12]~10_combout\,
	sdata => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(10),
	aclr => \rst~combout\,
	sload => \PIP2|CTRL|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|PCbranch\(12));

-- Location: LCCOMB_X77_Y19_N20
\PIP1|PCatualaux2[12]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[12]~10_combout\ = (\inicio~regout\ & ((\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP2|IDEX|PCbranch\(12)))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP1|IFID|PC4OUT\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datab => \inicio~regout\,
	datac => \PIP1|IFID|PC4OUT\(12),
	datad => \PIP2|IDEX|PCbranch\(12),
	combout => \PIP1|PCatualaux2[12]~10_combout\);

-- Location: LCFF_X79_Y20_N25
\PIP1|IFID|PC4OUT[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP1|IFID|PC4OUT[13]~51_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PC4OUT\(13));

-- Location: LCCOMB_X80_Y21_N22
\PIP1|PCatualaux2[13]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[13]~11_combout\ = (\inicio~regout\ & ((\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP2|IDEX|PCbranch\(13)))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP1|IFID|PC4OUT\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(13),
	datab => \PIP2|IDEX|PCbranch\(13),
	datac => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datad => \inicio~regout\,
	combout => \PIP1|PCatualaux2[13]~11_combout\);

-- Location: LCCOMB_X77_Y20_N14
\PIP1|PCatualaux2[14]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[14]~12_combout\ = (\inicio~regout\ & ((\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP2|IDEX|PCbranch\(14)))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP1|IFID|PC4OUT\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datab => \PIP1|IFID|PC4OUT\(14),
	datac => \PIP2|IDEX|PCbranch\(14),
	datad => \inicio~regout\,
	combout => \PIP1|PCatualaux2[14]~12_combout\);

-- Location: LCCOMB_X79_Y18_N30
\PIP2|IDEX|PCbranch[15]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|PCbranch[15]~13_combout\ = (\PIP2|process_1~4_combout\ & ((\PIP2|BREG|Mux16~20_combout\))) # (!\PIP2|process_1~4_combout\ & (\PIP2|SOMB|result[15]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|SOMB|result[15]~26_combout\,
	datab => \PIP2|process_1~4_combout\,
	datad => \PIP2|BREG|Mux16~20_combout\,
	combout => \PIP2|IDEX|PCbranch[15]~13_combout\);

-- Location: LCFF_X79_Y18_N31
\PIP2|IDEX|PCbranch[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|PCbranch[15]~13_combout\,
	sdata => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(13),
	aclr => \rst~combout\,
	sload => \PIP2|CTRL|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|PCbranch\(15));

-- Location: LCCOMB_X79_Y21_N22
\PIP1|PCatualaux2[15]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[15]~13_combout\ = (\inicio~regout\ & ((\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP2|IDEX|PCbranch\(15)))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP1|IFID|PC4OUT\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(15),
	datab => \inicio~regout\,
	datac => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datad => \PIP2|IDEX|PCbranch\(15),
	combout => \PIP1|PCatualaux2[15]~13_combout\);

-- Location: LCCOMB_X74_Y19_N26
\PIP1|PCatualaux2[16]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[16]~14_combout\ = (\inicio~regout\ & ((\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP2|IDEX|PCbranch\(16)))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP1|IFID|PC4OUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(16),
	datab => \inicio~regout\,
	datac => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datad => \PIP2|IDEX|PCbranch\(16),
	combout => \PIP1|PCatualaux2[16]~14_combout\);

-- Location: LCCOMB_X78_Y22_N30
\PIP2|IDEX|PCbranch[17]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|PCbranch[17]~15_combout\ = (\PIP2|process_1~4_combout\ & (\PIP2|BREG|Mux14~20_combout\)) # (!\PIP2|process_1~4_combout\ & ((\PIP2|SOMB|result[17]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|process_1~4_combout\,
	datab => \PIP2|BREG|Mux14~20_combout\,
	datad => \PIP2|SOMB|result[17]~30_combout\,
	combout => \PIP2|IDEX|PCbranch[17]~15_combout\);

-- Location: LCFF_X78_Y22_N31
\PIP2|IDEX|PCbranch[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|PCbranch[17]~15_combout\,
	sdata => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(15),
	aclr => \rst~combout\,
	sload => \PIP2|CTRL|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|PCbranch\(17));

-- Location: LCCOMB_X78_Y19_N2
\PIP1|PCatualaux2[17]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[17]~15_combout\ = (\inicio~regout\ & ((\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP2|IDEX|PCbranch\(17))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP1|IFID|PC4OUT\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inicio~regout\,
	datab => \PIP2|IDEX|PCbranch\(17),
	datac => \PIP1|IFID|PC4OUT\(17),
	datad => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	combout => \PIP1|PCatualaux2[17]~15_combout\);

-- Location: LCFF_X79_Y19_N3
\PIP1|IFID|PC4OUT[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP1|IFID|PC4OUT[18]~61_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PC4OUT\(18));

-- Location: LCCOMB_X79_Y18_N16
\PIP2|IDEX|PCbranch[18]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|PCbranch[18]~16_combout\ = (\PIP2|process_1~4_combout\ & ((\PIP2|BREG|Mux13~20_combout\))) # (!\PIP2|process_1~4_combout\ & (\PIP2|SOMB|result[18]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|SOMB|result[18]~32_combout\,
	datab => \PIP2|process_1~4_combout\,
	datad => \PIP2|BREG|Mux13~20_combout\,
	combout => \PIP2|IDEX|PCbranch[18]~16_combout\);

-- Location: LCFF_X79_Y18_N17
\PIP2|IDEX|PCbranch[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|PCbranch[18]~16_combout\,
	sdata => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	aclr => \rst~combout\,
	sload => \PIP2|CTRL|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|PCbranch\(18));

-- Location: LCCOMB_X80_Y18_N14
\PIP1|PCatualaux2[18]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[18]~16_combout\ = (\inicio~regout\ & ((\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP2|IDEX|PCbranch\(18)))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP1|IFID|PC4OUT\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datab => \PIP1|IFID|PC4OUT\(18),
	datac => \inicio~regout\,
	datad => \PIP2|IDEX|PCbranch\(18),
	combout => \PIP1|PCatualaux2[18]~16_combout\);

-- Location: LCCOMB_X79_Y18_N2
\PIP1|PCatualaux2[19]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[19]~17_combout\ = (\inicio~regout\ & ((\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP2|IDEX|PCbranch\(19)))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP1|IFID|PC4OUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(19),
	datab => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datac => \inicio~regout\,
	datad => \PIP2|IDEX|PCbranch\(19),
	combout => \PIP1|PCatualaux2[19]~17_combout\);

-- Location: LCFF_X79_Y19_N7
\PIP1|IFID|PC4OUT[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP1|IFID|PC4OUT[20]~65_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PC4OUT\(20));

-- Location: LCCOMB_X82_Y20_N0
\PIP2|IDEX|PCbranch[20]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|PCbranch[20]~18_combout\ = (\PIP2|process_1~4_combout\ & ((\PIP2|BREG|Mux11~20_combout\))) # (!\PIP2|process_1~4_combout\ & (\PIP2|SOMB|result[20]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|process_1~4_combout\,
	datab => \PIP2|SOMB|result[20]~36_combout\,
	datad => \PIP2|BREG|Mux11~20_combout\,
	combout => \PIP2|IDEX|PCbranch[20]~18_combout\);

-- Location: LCFF_X82_Y20_N1
\PIP2|IDEX|PCbranch[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|PCbranch[20]~18_combout\,
	sdata => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	aclr => \rst~combout\,
	sload => \PIP2|CTRL|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|PCbranch\(20));

-- Location: LCCOMB_X81_Y19_N4
\PIP1|PCatualaux2[20]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[20]~18_combout\ = (\inicio~regout\ & ((\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP2|IDEX|PCbranch\(20)))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP1|IFID|PC4OUT\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(20),
	datab => \inicio~regout\,
	datac => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datad => \PIP2|IDEX|PCbranch\(20),
	combout => \PIP1|PCatualaux2[20]~18_combout\);

-- Location: LCCOMB_X82_Y20_N2
\PIP2|IDEX|PCbranch[21]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|PCbranch[21]~19_combout\ = (\PIP2|process_1~4_combout\ & ((\PIP2|BREG|Mux10~20_combout\))) # (!\PIP2|process_1~4_combout\ & (\PIP2|SOMB|result[21]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|process_1~4_combout\,
	datab => \PIP2|SOMB|result[21]~38_combout\,
	datad => \PIP2|BREG|Mux10~20_combout\,
	combout => \PIP2|IDEX|PCbranch[21]~19_combout\);

-- Location: LCFF_X82_Y20_N3
\PIP2|IDEX|PCbranch[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|PCbranch[21]~19_combout\,
	sdata => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	aclr => \rst~combout\,
	sload => \PIP2|CTRL|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|PCbranch\(21));

-- Location: LCFF_X79_Y19_N9
\PIP1|IFID|PC4OUT[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP1|IFID|PC4OUT[21]~67_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PC4OUT\(21));

-- Location: LCCOMB_X74_Y23_N14
\PIP1|PCatualaux2[21]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[21]~19_combout\ = (\inicio~regout\ & ((\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP2|IDEX|PCbranch\(21))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP1|IFID|PC4OUT\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datab => \PIP2|IDEX|PCbranch\(21),
	datac => \inicio~regout\,
	datad => \PIP1|IFID|PC4OUT\(21),
	combout => \PIP1|PCatualaux2[21]~19_combout\);

-- Location: LCCOMB_X78_Y22_N12
\PIP2|IDEX|PCbranch[22]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|PCbranch[22]~20_combout\ = (\PIP2|process_1~4_combout\ & (\PIP2|BREG|Mux9~20_combout\)) # (!\PIP2|process_1~4_combout\ & ((\PIP2|SOMB|result[22]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|process_1~4_combout\,
	datab => \PIP2|BREG|Mux9~20_combout\,
	datad => \PIP2|SOMB|result[22]~40_combout\,
	combout => \PIP2|IDEX|PCbranch[22]~20_combout\);

-- Location: LCFF_X78_Y22_N13
\PIP2|IDEX|PCbranch[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|PCbranch[22]~20_combout\,
	sdata => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20),
	aclr => \rst~combout\,
	sload => \PIP2|CTRL|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|PCbranch\(22));

-- Location: LCCOMB_X75_Y21_N14
\PIP1|PCatualaux2[22]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[22]~20_combout\ = (\inicio~regout\ & ((\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP2|IDEX|PCbranch\(22))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP1|IFID|PC4OUT\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datab => \PIP2|IDEX|PCbranch\(22),
	datac => \inicio~regout\,
	datad => \PIP1|IFID|PC4OUT\(22),
	combout => \PIP1|PCatualaux2[22]~20_combout\);

-- Location: LCCOMB_X79_Y18_N12
\PIP2|IDEX|PCbranch[23]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|PCbranch[23]~21_combout\ = (\PIP2|process_1~4_combout\ & (\PIP2|BREG|Mux8~20_combout\)) # (!\PIP2|process_1~4_combout\ & ((\PIP2|SOMB|result[23]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|BREG|Mux8~20_combout\,
	datab => \PIP2|process_1~4_combout\,
	datad => \PIP2|SOMB|result[23]~42_combout\,
	combout => \PIP2|IDEX|PCbranch[23]~21_combout\);

-- Location: LCFF_X79_Y18_N13
\PIP2|IDEX|PCbranch[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|PCbranch[23]~21_combout\,
	sdata => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	aclr => \rst~combout\,
	sload => \PIP2|CTRL|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|PCbranch\(23));

-- Location: LCCOMB_X79_Y18_N8
\PIP1|PCatualaux2[23]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[23]~21_combout\ = (\inicio~regout\ & ((\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP2|IDEX|PCbranch\(23))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP1|IFID|PC4OUT\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|PCbranch\(23),
	datab => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datac => \inicio~regout\,
	datad => \PIP1|IFID|PC4OUT\(23),
	combout => \PIP1|PCatualaux2[23]~21_combout\);

-- Location: LCCOMB_X78_Y19_N20
\PIP1|PCatualaux2[24]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[24]~22_combout\ = (\inicio~regout\ & ((\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP2|IDEX|PCbranch\(24)))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP1|IFID|PC4OUT\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datab => \PIP1|IFID|PC4OUT\(24),
	datac => \inicio~regout\,
	datad => \PIP2|IDEX|PCbranch\(24),
	combout => \PIP1|PCatualaux2[24]~22_combout\);

-- Location: LCCOMB_X78_Y20_N30
\PIP2|IDEX|PCbranch[25]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|PCbranch[25]~23_combout\ = (\PIP2|process_1~4_combout\ & ((\PIP2|BREG|Mux6~20_combout\))) # (!\PIP2|process_1~4_combout\ & (\PIP2|SOMB|result[25]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|SOMB|result[25]~46_combout\,
	datab => \PIP2|process_1~4_combout\,
	datad => \PIP2|BREG|Mux6~20_combout\,
	combout => \PIP2|IDEX|PCbranch[25]~23_combout\);

-- Location: LCFF_X78_Y20_N31
\PIP2|IDEX|PCbranch[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|PCbranch[25]~23_combout\,
	sdata => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	aclr => \rst~combout\,
	sload => \PIP2|CTRL|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|PCbranch\(25));

-- Location: LCCOMB_X79_Y23_N30
\PIP1|PCatualaux2[25]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[25]~23_combout\ = (\inicio~regout\ & ((\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP2|IDEX|PCbranch\(25)))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP1|IFID|PC4OUT\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(25),
	datab => \inicio~regout\,
	datac => \PIP2|IDEX|PCbranch\(25),
	datad => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	combout => \PIP1|PCatualaux2[25]~23_combout\);

-- Location: LCCOMB_X80_Y20_N24
\PIP1|PCatualaux2[26]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[26]~24_combout\ = (\inicio~regout\ & ((\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP2|IDEX|PCbranch\(26)))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP1|IFID|PC4OUT\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(26),
	datab => \inicio~regout\,
	datac => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datad => \PIP2|IDEX|PCbranch\(26),
	combout => \PIP1|PCatualaux2[26]~24_combout\);

-- Location: LCCOMB_X80_Y20_N6
\PIP1|PCatualaux2[27]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[27]~25_combout\ = (\inicio~regout\ & ((\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP2|IDEX|PCbranch\(27)))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP1|IFID|PC4OUT\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(27),
	datab => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datac => \PIP2|IDEX|PCbranch\(27),
	datad => \inicio~regout\,
	combout => \PIP1|PCatualaux2[27]~25_combout\);

-- Location: LCCOMB_X82_Y20_N24
\PIP2|SOMB|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|SOMB|Add0~2_combout\ = (!\PIP2|CTRL|Mux11~0_combout\ & ((\PIP2|process_1~4_combout\ & (\PIP2|BREG|Mux3~20_combout\)) # (!\PIP2|process_1~4_combout\ & ((\PIP2|SOMB|result[28]~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|CTRL|Mux11~0_combout\,
	datab => \PIP2|BREG|Mux3~20_combout\,
	datac => \PIP2|process_1~4_combout\,
	datad => \PIP2|SOMB|result[28]~52_combout\,
	combout => \PIP2|SOMB|Add0~2_combout\);

-- Location: LCFF_X82_Y20_N25
\PIP2|IDEX|PCbranch[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|SOMB|Add0~2_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|PCbranch\(28));

-- Location: LCCOMB_X81_Y22_N10
\PIP1|PCatualaux2[28]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[28]~26_combout\ = (\inicio~regout\ & ((\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP2|IDEX|PCbranch\(28))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP1|IFID|PC4OUT\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inicio~regout\,
	datab => \PIP2|IDEX|PCbranch\(28),
	datac => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datad => \PIP1|IFID|PC4OUT\(28),
	combout => \PIP1|PCatualaux2[28]~26_combout\);

-- Location: LCCOMB_X81_Y22_N8
\PIP1|PCatualaux2[29]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[29]~27_combout\ = (\inicio~regout\ & ((\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP2|IDEX|PCbranch\(29)))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP1|IFID|PC4OUT\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(29),
	datab => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datac => \PIP2|IDEX|PCbranch\(29),
	datad => \inicio~regout\,
	combout => \PIP1|PCatualaux2[29]~27_combout\);

-- Location: LCCOMB_X75_Y19_N18
\PIP1|PCatualaux2[30]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[30]~28_combout\ = (\inicio~regout\ & ((\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP2|IDEX|PCbranch\(30)))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP1|IFID|PC4OUT\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PC4OUT\(30),
	datab => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datac => \PIP2|IDEX|PCbranch\(30),
	datad => \inicio~regout\,
	combout => \PIP1|PCatualaux2[30]~28_combout\);

-- Location: LCCOMB_X80_Y19_N24
\PIP1|PCatualaux2[31]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|PCatualaux2[31]~29_combout\ = (\inicio~regout\ & ((\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & ((\PIP2|IDEX|PCbranch\(31)))) # (!\PIP2|IDEX|OrigPC~_Duplicate_1_regout\ & (\PIP1|IFID|PC4OUT\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|OrigPC~_Duplicate_1_regout\,
	datab => \PIP1|IFID|PC4OUT\(31),
	datac => \PIP2|IDEX|PCbranch\(31),
	datad => \inicio~regout\,
	combout => \PIP1|PCatualaux2[31]~29_combout\);

-- Location: LCFF_X81_Y18_N1
\PIP1|IFID|PCatualOUT[0]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP2|IDEX|PCbranch\(0),
	aclr => \rst~combout\,
	sclr => \ALT_INV_inicio~regout\,
	sload => VCC,
	ena => \PIP1|IFID|PCatualOUT[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PCatualOUT[0]~_Duplicate_1_regout\);

-- Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\entSEL[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_entSEL(0),
	combout => \entSEL~combout\(0));

-- Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\entSEL[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_entSEL(1),
	combout => \entSEL~combout\(1));

-- Location: LCCOMB_X81_Y18_N28
\MUXAO|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux0~1_combout\ = (\entSEL~combout\(0) & (((\entSEL~combout\(1)) # (\PIP2|IDEX|saida2[0]~32_combout\)))) # (!\entSEL~combout\(0) & (\PIP2|IDEX|saida1[0]~32_combout\ & (!\entSEL~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida1[0]~32_combout\,
	datab => \entSEL~combout\(0),
	datac => \entSEL~combout\(1),
	datad => \PIP2|IDEX|saida2[0]~32_combout\,
	combout => \MUXAO|Mux0~1_combout\);

-- Location: LCCOMB_X80_Y18_N6
\MUXAO|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux0~2_combout\ = (\entSEL~combout\(1) & ((\MUXAO|Mux0~1_combout\ & (\PIP3|EXMEM|ResultULA[0]~52_combout\)) # (!\MUXAO|Mux0~1_combout\ & ((\PIP1|IFID|PCatualOUT[0]~_Duplicate_1_regout\))))) # (!\entSEL~combout\(1) & (((\MUXAO|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(1),
	datab => \PIP3|EXMEM|ResultULA[0]~52_combout\,
	datac => \PIP1|IFID|PCatualOUT[0]~_Duplicate_1_regout\,
	datad => \MUXAO|Mux0~1_combout\,
	combout => \MUXAO|Mux0~2_combout\);

-- Location: LCCOMB_X80_Y8_N24
\MUXAO|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux0~0_combout\ = (\entSEL~combout\(2) & ((\entSEL~combout\(0) & ((\PIP5|WriData[0]~0_combout\))) # (!\entSEL~combout\(0) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(2),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(0),
	datac => \PIP5|WriData[0]~0_combout\,
	datad => \entSEL~combout\(0),
	combout => \MUXAO|Mux0~0_combout\);

-- Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\entSEL[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_entSEL(2),
	combout => \entSEL~combout\(2));

-- Location: LCCOMB_X80_Y8_N6
\MUXAO|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux0~3_combout\ = (\MUXAO|Mux0~0_combout\) # ((\MUXAO|Mux0~2_combout\ & !\entSEL~combout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUXAO|Mux0~2_combout\,
	datac => \MUXAO|Mux0~0_combout\,
	datad => \entSEL~combout\(2),
	combout => \MUXAO|Mux0~3_combout\);

-- Location: LCCOMB_X80_Y8_N20
\MUXAO|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux3~0_combout\ = (\entSEL~combout\(2) & ((\entSEL~combout\(0) & ((\PIP5|WriData[3]~3_combout\))) # (!\entSEL~combout\(0) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(2),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(3),
	datac => \PIP5|WriData[3]~3_combout\,
	datad => \entSEL~combout\(0),
	combout => \MUXAO|Mux3~0_combout\);

-- Location: LCCOMB_X80_Y8_N22
\MUXAO|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux3~3_combout\ = (\MUXAO|Mux3~0_combout\) # ((\MUXAO|Mux3~2_combout\ & !\entSEL~combout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux3~2_combout\,
	datac => \MUXAO|Mux3~0_combout\,
	datad => \entSEL~combout\(2),
	combout => \MUXAO|Mux3~3_combout\);

-- Location: LCCOMB_X85_Y17_N20
\PIP2|IDEX|saida1[2]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[2]~34_combout\ = (\PIP2|IDEX|saida1[2]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|saida1[2]~reg0_Duplicate_1_regout\,
	combout => \PIP2|IDEX|saida1[2]~34_combout\);

-- Location: LCCOMB_X85_Y17_N14
\MUXAO|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux2~1_combout\ = (\entSEL~combout\(0) & ((\PIP2|IDEX|saida2[2]~34_combout\) # ((\entSEL~combout\(1))))) # (!\entSEL~combout\(0) & (((\PIP2|IDEX|saida1[2]~34_combout\ & !\entSEL~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(0),
	datab => \PIP2|IDEX|saida2[2]~34_combout\,
	datac => \PIP2|IDEX|saida1[2]~34_combout\,
	datad => \entSEL~combout\(1),
	combout => \MUXAO|Mux2~1_combout\);

-- Location: LCCOMB_X85_Y17_N28
\MUXAO|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux2~2_combout\ = (\MUXAO|Mux2~1_combout\ & (((\PIP3|EXMEM|ResultULA[2]~54_combout\) # (!\entSEL~combout\(1))))) # (!\MUXAO|Mux2~1_combout\ & (\PIP1|IFID|PCatualOUT[2]~_Duplicate_1_regout\ & ((\entSEL~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PCatualOUT[2]~_Duplicate_1_regout\,
	datab => \PIP3|EXMEM|ResultULA[2]~54_combout\,
	datac => \MUXAO|Mux2~1_combout\,
	datad => \entSEL~combout\(1),
	combout => \MUXAO|Mux2~2_combout\);

-- Location: LCCOMB_X85_Y17_N12
\MUXAO|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux2~0_combout\ = (\entSEL~combout\(2) & ((\entSEL~combout\(0) & (\PIP5|WriData[2]~2_combout\)) # (!\entSEL~combout\(0) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(0),
	datab => \PIP5|WriData[2]~2_combout\,
	datac => \entSEL~combout\(2),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(2),
	combout => \MUXAO|Mux2~0_combout\);

-- Location: LCCOMB_X85_Y17_N22
\MUXAO|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux2~3_combout\ = (\MUXAO|Mux2~0_combout\) # ((\MUXAO|Mux2~2_combout\ & !\entSEL~combout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUXAO|Mux2~2_combout\,
	datac => \entSEL~combout\(2),
	datad => \MUXAO|Mux2~0_combout\,
	combout => \MUXAO|Mux2~3_combout\);

-- Location: LCCOMB_X80_Y8_N0
\MUXAO|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux1~0_combout\ = (\entSEL~combout\(2) & ((\entSEL~combout\(0) & (\PIP5|WriData[1]~1_combout\)) # (!\entSEL~combout\(0) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(2),
	datab => \PIP5|WriData[1]~1_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(1),
	datad => \entSEL~combout\(0),
	combout => \MUXAO|Mux1~0_combout\);

-- Location: LCCOMB_X80_Y8_N26
\MUXAO|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux1~3_combout\ = (\MUXAO|Mux1~0_combout\) # ((\MUXAO|Mux1~2_combout\ & !\entSEL~combout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux1~2_combout\,
	datab => \MUXAO|Mux1~0_combout\,
	datad => \entSEL~combout\(2),
	combout => \MUXAO|Mux1~3_combout\);

-- Location: LCCOMB_X80_Y8_N4
\SEG70|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG70|Mux6~0_combout\ = (\MUXAO|Mux3~3_combout\ & (\MUXAO|Mux0~3_combout\ & (\MUXAO|Mux2~3_combout\ $ (\MUXAO|Mux1~3_combout\)))) # (!\MUXAO|Mux3~3_combout\ & (!\MUXAO|Mux1~3_combout\ & (\MUXAO|Mux0~3_combout\ $ (\MUXAO|Mux2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux0~3_combout\,
	datab => \MUXAO|Mux3~3_combout\,
	datac => \MUXAO|Mux2~3_combout\,
	datad => \MUXAO|Mux1~3_combout\,
	combout => \SEG70|Mux6~0_combout\);

-- Location: LCCOMB_X80_Y8_N2
\SEG70|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG70|Mux5~0_combout\ = (\MUXAO|Mux3~3_combout\ & ((\MUXAO|Mux0~3_combout\ & ((\MUXAO|Mux1~3_combout\))) # (!\MUXAO|Mux0~3_combout\ & (\MUXAO|Mux2~3_combout\)))) # (!\MUXAO|Mux3~3_combout\ & (\MUXAO|Mux2~3_combout\ & (\MUXAO|Mux0~3_combout\ $ 
-- (\MUXAO|Mux1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux0~3_combout\,
	datab => \MUXAO|Mux3~3_combout\,
	datac => \MUXAO|Mux2~3_combout\,
	datad => \MUXAO|Mux1~3_combout\,
	combout => \SEG70|Mux5~0_combout\);

-- Location: LCCOMB_X80_Y8_N8
\SEG70|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG70|Mux4~0_combout\ = (\MUXAO|Mux3~3_combout\ & (\MUXAO|Mux2~3_combout\ & ((\MUXAO|Mux1~3_combout\) # (!\MUXAO|Mux0~3_combout\)))) # (!\MUXAO|Mux3~3_combout\ & (!\MUXAO|Mux0~3_combout\ & (!\MUXAO|Mux2~3_combout\ & \MUXAO|Mux1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux0~3_combout\,
	datab => \MUXAO|Mux3~3_combout\,
	datac => \MUXAO|Mux2~3_combout\,
	datad => \MUXAO|Mux1~3_combout\,
	combout => \SEG70|Mux4~0_combout\);

-- Location: LCCOMB_X80_Y8_N14
\SEG70|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG70|Mux3~0_combout\ = (\MUXAO|Mux1~3_combout\ & ((\MUXAO|Mux0~3_combout\ & ((\MUXAO|Mux2~3_combout\))) # (!\MUXAO|Mux0~3_combout\ & (\MUXAO|Mux3~3_combout\ & !\MUXAO|Mux2~3_combout\)))) # (!\MUXAO|Mux1~3_combout\ & (!\MUXAO|Mux3~3_combout\ & 
-- (\MUXAO|Mux0~3_combout\ $ (\MUXAO|Mux2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux0~3_combout\,
	datab => \MUXAO|Mux3~3_combout\,
	datac => \MUXAO|Mux2~3_combout\,
	datad => \MUXAO|Mux1~3_combout\,
	combout => \SEG70|Mux3~0_combout\);

-- Location: LCCOMB_X80_Y8_N12
\SEG70|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG70|Mux2~0_combout\ = (\MUXAO|Mux1~3_combout\ & (\MUXAO|Mux0~3_combout\ & (!\MUXAO|Mux3~3_combout\))) # (!\MUXAO|Mux1~3_combout\ & ((\MUXAO|Mux2~3_combout\ & ((!\MUXAO|Mux3~3_combout\))) # (!\MUXAO|Mux2~3_combout\ & (\MUXAO|Mux0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux0~3_combout\,
	datab => \MUXAO|Mux3~3_combout\,
	datac => \MUXAO|Mux2~3_combout\,
	datad => \MUXAO|Mux1~3_combout\,
	combout => \SEG70|Mux2~0_combout\);

-- Location: LCCOMB_X80_Y8_N18
\SEG70|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG70|Mux1~0_combout\ = (\MUXAO|Mux0~3_combout\ & (\MUXAO|Mux3~3_combout\ $ (((\MUXAO|Mux1~3_combout\) # (!\MUXAO|Mux2~3_combout\))))) # (!\MUXAO|Mux0~3_combout\ & (!\MUXAO|Mux3~3_combout\ & (!\MUXAO|Mux2~3_combout\ & \MUXAO|Mux1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux0~3_combout\,
	datab => \MUXAO|Mux3~3_combout\,
	datac => \MUXAO|Mux2~3_combout\,
	datad => \MUXAO|Mux1~3_combout\,
	combout => \SEG70|Mux1~0_combout\);

-- Location: LCCOMB_X80_Y8_N28
\SEG70|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG70|Mux0~0_combout\ = (\MUXAO|Mux0~3_combout\ & ((\MUXAO|Mux3~3_combout\) # (\MUXAO|Mux2~3_combout\ $ (\MUXAO|Mux1~3_combout\)))) # (!\MUXAO|Mux0~3_combout\ & ((\MUXAO|Mux1~3_combout\) # (\MUXAO|Mux3~3_combout\ $ (\MUXAO|Mux2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux0~3_combout\,
	datab => \MUXAO|Mux3~3_combout\,
	datac => \MUXAO|Mux2~3_combout\,
	datad => \MUXAO|Mux1~3_combout\,
	combout => \SEG70|Mux0~0_combout\);

-- Location: LCFF_X80_Y19_N29
\PIP1|IFID|PCatualOUT[5]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP1|PCatualaux2[5]~3_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PCatualOUT[5]~_Duplicate_1_regout\);

-- Location: LCCOMB_X80_Y19_N28
\MUXAO|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux5~2_combout\ = (\MUXAO|Mux5~1_combout\ & ((\PIP3|EXMEM|ResultULA[5]~57_combout\) # ((!\entSEL~combout\(1))))) # (!\MUXAO|Mux5~1_combout\ & (((\PIP1|IFID|PCatualOUT[5]~_Duplicate_1_regout\ & \entSEL~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux5~1_combout\,
	datab => \PIP3|EXMEM|ResultULA[5]~57_combout\,
	datac => \PIP1|IFID|PCatualOUT[5]~_Duplicate_1_regout\,
	datad => \entSEL~combout\(1),
	combout => \MUXAO|Mux5~2_combout\);

-- Location: LCCOMB_X80_Y19_N20
\MUXAO|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux5~0_combout\ = (\entSEL~combout\(2) & ((\entSEL~combout\(0) & ((\PIP5|WriData[5]~5_combout\))) # (!\entSEL~combout\(0) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(5),
	datab => \PIP5|WriData[5]~5_combout\,
	datac => \entSEL~combout\(0),
	datad => \entSEL~combout\(2),
	combout => \MUXAO|Mux5~0_combout\);

-- Location: LCCOMB_X80_Y19_N2
\MUXAO|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux5~3_combout\ = (\MUXAO|Mux5~0_combout\) # ((\MUXAO|Mux5~2_combout\ & !\entSEL~combout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUXAO|Mux5~2_combout\,
	datac => \MUXAO|Mux5~0_combout\,
	datad => \entSEL~combout\(2),
	combout => \MUXAO|Mux5~3_combout\);

-- Location: LCCOMB_X76_Y20_N22
\MUXAO|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux7~0_combout\ = (\entSEL~combout\(2) & ((\entSEL~combout\(0) & (\PIP5|WriData[7]~7_combout\)) # (!\entSEL~combout\(0) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP5|WriData[7]~7_combout\,
	datab => \entSEL~combout\(2),
	datac => \entSEL~combout\(0),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(7),
	combout => \MUXAO|Mux7~0_combout\);

-- Location: LCCOMB_X77_Y24_N28
\PIP2|IDEX|saida1[7]~reg0_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[7]~reg0_Duplicate_1feeder_combout\ = \PIP2|BREG|Mux24~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|BREG|Mux24~20_combout\,
	combout => \PIP2|IDEX|saida1[7]~reg0_Duplicate_1feeder_combout\);

-- Location: LCFF_X77_Y24_N29
\PIP2|IDEX|saida1[7]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida1[7]~reg0_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida1[7]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X76_Y20_N24
\PIP2|IDEX|saida1[7]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[7]~39_combout\ = (\PIP2|IDEX|saida1[7]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP2|IDEX|saida1[7]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP2|IDEX|saida1[7]~39_combout\);

-- Location: LCCOMB_X76_Y20_N30
\MUXAO|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux7~1_combout\ = (\entSEL~combout\(0) & ((\PIP2|IDEX|saida2[7]~39_combout\) # ((\entSEL~combout\(1))))) # (!\entSEL~combout\(0) & (((\PIP2|IDEX|saida1[7]~39_combout\ & !\entSEL~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[7]~39_combout\,
	datab => \PIP2|IDEX|saida1[7]~39_combout\,
	datac => \entSEL~combout\(0),
	datad => \entSEL~combout\(1),
	combout => \MUXAO|Mux7~1_combout\);

-- Location: LCFF_X75_Y20_N5
\PIP1|IFID|PCatualOUT[7]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP1|PCatualaux2[7]~5_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PCatualOUT[7]~_Duplicate_1_regout\);

-- Location: LCCOMB_X76_Y20_N8
\MUXAO|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux7~2_combout\ = (\entSEL~combout\(1) & ((\MUXAO|Mux7~1_combout\ & ((\PIP3|EXMEM|ResultULA[7]~59_combout\))) # (!\MUXAO|Mux7~1_combout\ & (\PIP1|IFID|PCatualOUT[7]~_Duplicate_1_regout\)))) # (!\entSEL~combout\(1) & (\MUXAO|Mux7~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(1),
	datab => \MUXAO|Mux7~1_combout\,
	datac => \PIP1|IFID|PCatualOUT[7]~_Duplicate_1_regout\,
	datad => \PIP3|EXMEM|ResultULA[7]~59_combout\,
	combout => \MUXAO|Mux7~2_combout\);

-- Location: LCCOMB_X76_Y20_N2
\MUXAO|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux7~3_combout\ = (\MUXAO|Mux7~0_combout\) # ((\MUXAO|Mux7~2_combout\ & !\entSEL~combout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUXAO|Mux7~0_combout\,
	datac => \MUXAO|Mux7~2_combout\,
	datad => \entSEL~combout\(2),
	combout => \MUXAO|Mux7~3_combout\);

-- Location: LCCOMB_X76_Y20_N28
\MUXAO|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux6~0_combout\ = (\entSEL~combout\(2) & ((\entSEL~combout\(0) & ((\PIP5|WriData[6]~6_combout\))) # (!\entSEL~combout\(0) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(6),
	datab => \PIP5|WriData[6]~6_combout\,
	datac => \entSEL~combout\(0),
	datad => \entSEL~combout\(2),
	combout => \MUXAO|Mux6~0_combout\);

-- Location: LCCOMB_X76_Y20_N12
\MUXAO|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux6~3_combout\ = (\MUXAO|Mux6~0_combout\) # ((\MUXAO|Mux6~2_combout\ & !\entSEL~combout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux6~2_combout\,
	datab => \MUXAO|Mux6~0_combout\,
	datad => \entSEL~combout\(2),
	combout => \MUXAO|Mux6~3_combout\);

-- Location: LCFF_X80_Y18_N3
\PIP1|IFID|PCatualOUT[4]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP1|PCatualaux2[4]~2_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PCatualOUT[4]~_Duplicate_1_regout\);

-- Location: LCCOMB_X80_Y18_N2
\MUXAO|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux4~2_combout\ = (\MUXAO|Mux4~1_combout\ & ((\PIP3|EXMEM|ResultULA[4]~56_combout\) # ((!\entSEL~combout\(1))))) # (!\MUXAO|Mux4~1_combout\ & (((\PIP1|IFID|PCatualOUT[4]~_Duplicate_1_regout\ & \entSEL~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux4~1_combout\,
	datab => \PIP3|EXMEM|ResultULA[4]~56_combout\,
	datac => \PIP1|IFID|PCatualOUT[4]~_Duplicate_1_regout\,
	datad => \entSEL~combout\(1),
	combout => \MUXAO|Mux4~2_combout\);

-- Location: LCCOMB_X80_Y18_N30
\MUXAO|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux4~0_combout\ = (\entSEL~combout\(2) & ((\entSEL~combout\(0) & ((\PIP5|WriData[4]~4_combout\))) # (!\entSEL~combout\(0) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(2),
	datab => \entSEL~combout\(0),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(4),
	datad => \PIP5|WriData[4]~4_combout\,
	combout => \MUXAO|Mux4~0_combout\);

-- Location: LCCOMB_X80_Y18_N10
\MUXAO|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux4~3_combout\ = (\MUXAO|Mux4~0_combout\) # ((!\entSEL~combout\(2) & \MUXAO|Mux4~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(2),
	datab => \MUXAO|Mux4~2_combout\,
	datad => \MUXAO|Mux4~0_combout\,
	combout => \MUXAO|Mux4~3_combout\);

-- Location: LCCOMB_X60_Y1_N4
\SEG71|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG71|Mux6~0_combout\ = (\MUXAO|Mux7~3_combout\ & (\MUXAO|Mux4~3_combout\ & (\MUXAO|Mux5~3_combout\ $ (\MUXAO|Mux6~3_combout\)))) # (!\MUXAO|Mux7~3_combout\ & (!\MUXAO|Mux5~3_combout\ & (\MUXAO|Mux6~3_combout\ $ (\MUXAO|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux5~3_combout\,
	datab => \MUXAO|Mux7~3_combout\,
	datac => \MUXAO|Mux6~3_combout\,
	datad => \MUXAO|Mux4~3_combout\,
	combout => \SEG71|Mux6~0_combout\);

-- Location: LCCOMB_X60_Y1_N6
\SEG71|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG71|Mux5~0_combout\ = (\MUXAO|Mux5~3_combout\ & ((\MUXAO|Mux4~3_combout\ & (\MUXAO|Mux7~3_combout\)) # (!\MUXAO|Mux4~3_combout\ & ((\MUXAO|Mux6~3_combout\))))) # (!\MUXAO|Mux5~3_combout\ & (\MUXAO|Mux6~3_combout\ & (\MUXAO|Mux7~3_combout\ $ 
-- (\MUXAO|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux5~3_combout\,
	datab => \MUXAO|Mux7~3_combout\,
	datac => \MUXAO|Mux6~3_combout\,
	datad => \MUXAO|Mux4~3_combout\,
	combout => \SEG71|Mux5~0_combout\);

-- Location: LCCOMB_X60_Y1_N24
\SEG71|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG71|Mux4~0_combout\ = (\MUXAO|Mux7~3_combout\ & (\MUXAO|Mux6~3_combout\ & ((\MUXAO|Mux5~3_combout\) # (!\MUXAO|Mux4~3_combout\)))) # (!\MUXAO|Mux7~3_combout\ & (\MUXAO|Mux5~3_combout\ & (!\MUXAO|Mux6~3_combout\ & !\MUXAO|Mux4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux5~3_combout\,
	datab => \MUXAO|Mux7~3_combout\,
	datac => \MUXAO|Mux6~3_combout\,
	datad => \MUXAO|Mux4~3_combout\,
	combout => \SEG71|Mux4~0_combout\);

-- Location: LCCOMB_X60_Y1_N2
\SEG71|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG71|Mux3~0_combout\ = (\MUXAO|Mux5~3_combout\ & ((\MUXAO|Mux6~3_combout\ & ((\MUXAO|Mux4~3_combout\))) # (!\MUXAO|Mux6~3_combout\ & (\MUXAO|Mux7~3_combout\ & !\MUXAO|Mux4~3_combout\)))) # (!\MUXAO|Mux5~3_combout\ & (!\MUXAO|Mux7~3_combout\ & 
-- (\MUXAO|Mux6~3_combout\ $ (\MUXAO|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux5~3_combout\,
	datab => \MUXAO|Mux7~3_combout\,
	datac => \MUXAO|Mux6~3_combout\,
	datad => \MUXAO|Mux4~3_combout\,
	combout => \SEG71|Mux3~0_combout\);

-- Location: LCCOMB_X60_Y1_N8
\SEG71|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG71|Mux2~0_combout\ = (\MUXAO|Mux5~3_combout\ & (!\MUXAO|Mux7~3_combout\ & ((\MUXAO|Mux4~3_combout\)))) # (!\MUXAO|Mux5~3_combout\ & ((\MUXAO|Mux6~3_combout\ & (!\MUXAO|Mux7~3_combout\)) # (!\MUXAO|Mux6~3_combout\ & ((\MUXAO|Mux4~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux5~3_combout\,
	datab => \MUXAO|Mux7~3_combout\,
	datac => \MUXAO|Mux6~3_combout\,
	datad => \MUXAO|Mux4~3_combout\,
	combout => \SEG71|Mux2~0_combout\);

-- Location: LCCOMB_X60_Y1_N22
\SEG71|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG71|Mux1~0_combout\ = (\MUXAO|Mux5~3_combout\ & (!\MUXAO|Mux7~3_combout\ & ((\MUXAO|Mux4~3_combout\) # (!\MUXAO|Mux6~3_combout\)))) # (!\MUXAO|Mux5~3_combout\ & (\MUXAO|Mux4~3_combout\ & (\MUXAO|Mux7~3_combout\ $ (!\MUXAO|Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux5~3_combout\,
	datab => \MUXAO|Mux7~3_combout\,
	datac => \MUXAO|Mux6~3_combout\,
	datad => \MUXAO|Mux4~3_combout\,
	combout => \SEG71|Mux1~0_combout\);

-- Location: LCCOMB_X60_Y1_N16
\SEG71|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG71|Mux0~0_combout\ = (\MUXAO|Mux4~3_combout\ & ((\MUXAO|Mux7~3_combout\) # (\MUXAO|Mux5~3_combout\ $ (\MUXAO|Mux6~3_combout\)))) # (!\MUXAO|Mux4~3_combout\ & ((\MUXAO|Mux5~3_combout\) # (\MUXAO|Mux7~3_combout\ $ (\MUXAO|Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux5~3_combout\,
	datab => \MUXAO|Mux7~3_combout\,
	datac => \MUXAO|Mux6~3_combout\,
	datad => \MUXAO|Mux4~3_combout\,
	combout => \SEG71|Mux0~0_combout\);

-- Location: LCCOMB_X76_Y18_N20
\MUXAO|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux9~0_combout\ = (\entSEL~combout\(2) & ((\entSEL~combout\(0) & ((\PIP5|WriData[9]~9_combout\))) # (!\entSEL~combout\(0) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(9),
	datab => \PIP5|WriData[9]~9_combout\,
	datac => \entSEL~combout\(2),
	datad => \entSEL~combout\(0),
	combout => \MUXAO|Mux9~0_combout\);

-- Location: LCFF_X76_Y18_N9
\PIP1|IFID|PCatualOUT[9]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP1|PCatualaux2[9]~7_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PCatualOUT[9]~_Duplicate_1_regout\);

-- Location: LCCOMB_X75_Y24_N0
\PIP2|IDEX|saida1[9]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[9]~41_combout\ = (\PIP2|IDEX|saida1[9]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|saida1[9]~reg0_Duplicate_1_regout\,
	combout => \PIP2|IDEX|saida1[9]~41_combout\);

-- Location: LCCOMB_X76_Y23_N22
\MUXAO|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux9~1_combout\ = (\entSEL~combout\(0) & ((\PIP2|IDEX|saida2[9]~41_combout\) # ((\entSEL~combout\(1))))) # (!\entSEL~combout\(0) & (((\PIP2|IDEX|saida1[9]~41_combout\ & !\entSEL~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[9]~41_combout\,
	datab => \entSEL~combout\(0),
	datac => \PIP2|IDEX|saida1[9]~41_combout\,
	datad => \entSEL~combout\(1),
	combout => \MUXAO|Mux9~1_combout\);

-- Location: LCCOMB_X76_Y18_N8
\MUXAO|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux9~2_combout\ = (\entSEL~combout\(1) & ((\MUXAO|Mux9~1_combout\ & (\PIP3|EXMEM|ResultULA[9]~61_combout\)) # (!\MUXAO|Mux9~1_combout\ & ((\PIP1|IFID|PCatualOUT[9]~_Duplicate_1_regout\))))) # (!\entSEL~combout\(1) & (((\MUXAO|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[9]~61_combout\,
	datab => \entSEL~combout\(1),
	datac => \PIP1|IFID|PCatualOUT[9]~_Duplicate_1_regout\,
	datad => \MUXAO|Mux9~1_combout\,
	combout => \MUXAO|Mux9~2_combout\);

-- Location: LCCOMB_X75_Y18_N30
\MUXAO|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux9~3_combout\ = (\MUXAO|Mux9~0_combout\) # ((\MUXAO|Mux9~2_combout\ & !\entSEL~combout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUXAO|Mux9~0_combout\,
	datac => \MUXAO|Mux9~2_combout\,
	datad => \entSEL~combout\(2),
	combout => \MUXAO|Mux9~3_combout\);

-- Location: LCCOMB_X76_Y18_N18
\MUXAO|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux8~0_combout\ = (\entSEL~combout\(2) & ((\entSEL~combout\(0) & ((\PIP5|WriData[8]~8_combout\))) # (!\entSEL~combout\(0) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(8),
	datab => \entSEL~combout\(0),
	datac => \entSEL~combout\(2),
	datad => \PIP5|WriData[8]~8_combout\,
	combout => \MUXAO|Mux8~0_combout\);

-- Location: LCCOMB_X79_Y21_N0
\PIP2|IDEX|saida1[8]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[8]~40_combout\ = (\PIP2|IDEX|saida1[8]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|saida1[8]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP2|IDEX|saida1[8]~40_combout\);

-- Location: LCCOMB_X79_Y21_N26
\MUXAO|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux8~1_combout\ = (\entSEL~combout\(1) & (\entSEL~combout\(0))) # (!\entSEL~combout\(1) & ((\entSEL~combout\(0) & (\PIP2|IDEX|saida2[8]~40_combout\)) # (!\entSEL~combout\(0) & ((\PIP2|IDEX|saida1[8]~40_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(1),
	datab => \entSEL~combout\(0),
	datac => \PIP2|IDEX|saida2[8]~40_combout\,
	datad => \PIP2|IDEX|saida1[8]~40_combout\,
	combout => \MUXAO|Mux8~1_combout\);

-- Location: LCFF_X79_Y21_N1
\PIP1|IFID|PCatualOUT[8]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP1|PCatualaux2[8]~6_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PCatualOUT[8]~_Duplicate_1_regout\);

-- Location: LCCOMB_X79_Y21_N28
\MUXAO|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux8~2_combout\ = (\MUXAO|Mux8~1_combout\ & ((\PIP3|EXMEM|ResultULA[8]~60_combout\) # ((!\entSEL~combout\(1))))) # (!\MUXAO|Mux8~1_combout\ & (((\PIP1|IFID|PCatualOUT[8]~_Duplicate_1_regout\ & \entSEL~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[8]~60_combout\,
	datab => \MUXAO|Mux8~1_combout\,
	datac => \PIP1|IFID|PCatualOUT[8]~_Duplicate_1_regout\,
	datad => \entSEL~combout\(1),
	combout => \MUXAO|Mux8~2_combout\);

-- Location: LCCOMB_X75_Y18_N28
\MUXAO|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux8~3_combout\ = (\MUXAO|Mux8~0_combout\) # ((\MUXAO|Mux8~2_combout\ & !\entSEL~combout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUXAO|Mux8~0_combout\,
	datac => \MUXAO|Mux8~2_combout\,
	datad => \entSEL~combout\(2),
	combout => \MUXAO|Mux8~3_combout\);

-- Location: LCCOMB_X76_Y18_N10
\MUXAO|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux11~0_combout\ = (\entSEL~combout\(2) & ((\entSEL~combout\(0) & (\PIP5|WriData[11]~11_combout\)) # (!\entSEL~combout\(0) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP5|WriData[11]~11_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(11),
	datac => \entSEL~combout\(2),
	datad => \entSEL~combout\(0),
	combout => \MUXAO|Mux11~0_combout\);

-- Location: LCCOMB_X75_Y18_N12
\MUXAO|Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux11~3_combout\ = (\MUXAO|Mux11~0_combout\) # ((\MUXAO|Mux11~2_combout\ & !\entSEL~combout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux11~2_combout\,
	datac => \MUXAO|Mux11~0_combout\,
	datad => \entSEL~combout\(2),
	combout => \MUXAO|Mux11~3_combout\);

-- Location: LCCOMB_X75_Y22_N28
\MUXAO|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux10~0_combout\ = (\entSEL~combout\(2) & ((\entSEL~combout\(0) & (\PIP5|WriData[10]~10_combout\)) # (!\entSEL~combout\(0) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP5|WriData[10]~10_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(10),
	datac => \entSEL~combout\(2),
	datad => \entSEL~combout\(0),
	combout => \MUXAO|Mux10~0_combout\);

-- Location: LCCOMB_X75_Y22_N20
\MUXAO|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux10~3_combout\ = (\MUXAO|Mux10~0_combout\) # ((\MUXAO|Mux10~2_combout\ & !\entSEL~combout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux10~2_combout\,
	datab => \MUXAO|Mux10~0_combout\,
	datac => \entSEL~combout\(2),
	combout => \MUXAO|Mux10~3_combout\);

-- Location: LCCOMB_X74_Y18_N20
\SEG72|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG72|Mux6~0_combout\ = (\MUXAO|Mux11~3_combout\ & (\MUXAO|Mux8~3_combout\ & (\MUXAO|Mux9~3_combout\ $ (\MUXAO|Mux10~3_combout\)))) # (!\MUXAO|Mux11~3_combout\ & (!\MUXAO|Mux9~3_combout\ & (\MUXAO|Mux8~3_combout\ $ (\MUXAO|Mux10~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux9~3_combout\,
	datab => \MUXAO|Mux8~3_combout\,
	datac => \MUXAO|Mux11~3_combout\,
	datad => \MUXAO|Mux10~3_combout\,
	combout => \SEG72|Mux6~0_combout\);

-- Location: LCCOMB_X74_Y18_N18
\SEG72|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG72|Mux5~0_combout\ = (\MUXAO|Mux9~3_combout\ & ((\MUXAO|Mux8~3_combout\ & (\MUXAO|Mux11~3_combout\)) # (!\MUXAO|Mux8~3_combout\ & ((\MUXAO|Mux10~3_combout\))))) # (!\MUXAO|Mux9~3_combout\ & (\MUXAO|Mux10~3_combout\ & (\MUXAO|Mux8~3_combout\ $ 
-- (\MUXAO|Mux11~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux9~3_combout\,
	datab => \MUXAO|Mux8~3_combout\,
	datac => \MUXAO|Mux11~3_combout\,
	datad => \MUXAO|Mux10~3_combout\,
	combout => \SEG72|Mux5~0_combout\);

-- Location: LCCOMB_X74_Y18_N12
\SEG72|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG72|Mux4~0_combout\ = (\MUXAO|Mux11~3_combout\ & (\MUXAO|Mux10~3_combout\ & ((\MUXAO|Mux9~3_combout\) # (!\MUXAO|Mux8~3_combout\)))) # (!\MUXAO|Mux11~3_combout\ & (\MUXAO|Mux9~3_combout\ & (!\MUXAO|Mux8~3_combout\ & !\MUXAO|Mux10~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux9~3_combout\,
	datab => \MUXAO|Mux8~3_combout\,
	datac => \MUXAO|Mux11~3_combout\,
	datad => \MUXAO|Mux10~3_combout\,
	combout => \SEG72|Mux4~0_combout\);

-- Location: LCCOMB_X74_Y18_N26
\SEG72|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG72|Mux3~0_combout\ = (\MUXAO|Mux9~3_combout\ & ((\MUXAO|Mux8~3_combout\ & ((\MUXAO|Mux10~3_combout\))) # (!\MUXAO|Mux8~3_combout\ & (\MUXAO|Mux11~3_combout\ & !\MUXAO|Mux10~3_combout\)))) # (!\MUXAO|Mux9~3_combout\ & (!\MUXAO|Mux11~3_combout\ & 
-- (\MUXAO|Mux8~3_combout\ $ (\MUXAO|Mux10~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux9~3_combout\,
	datab => \MUXAO|Mux8~3_combout\,
	datac => \MUXAO|Mux11~3_combout\,
	datad => \MUXAO|Mux10~3_combout\,
	combout => \SEG72|Mux3~0_combout\);

-- Location: LCCOMB_X74_Y18_N16
\SEG72|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG72|Mux2~0_combout\ = (\MUXAO|Mux9~3_combout\ & (\MUXAO|Mux8~3_combout\ & (!\MUXAO|Mux11~3_combout\))) # (!\MUXAO|Mux9~3_combout\ & ((\MUXAO|Mux10~3_combout\ & ((!\MUXAO|Mux11~3_combout\))) # (!\MUXAO|Mux10~3_combout\ & (\MUXAO|Mux8~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux9~3_combout\,
	datab => \MUXAO|Mux8~3_combout\,
	datac => \MUXAO|Mux11~3_combout\,
	datad => \MUXAO|Mux10~3_combout\,
	combout => \SEG72|Mux2~0_combout\);

-- Location: LCCOMB_X74_Y18_N14
\SEG72|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG72|Mux1~0_combout\ = (\MUXAO|Mux9~3_combout\ & (!\MUXAO|Mux11~3_combout\ & ((\MUXAO|Mux8~3_combout\) # (!\MUXAO|Mux10~3_combout\)))) # (!\MUXAO|Mux9~3_combout\ & (\MUXAO|Mux8~3_combout\ & (\MUXAO|Mux11~3_combout\ $ (!\MUXAO|Mux10~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux9~3_combout\,
	datab => \MUXAO|Mux8~3_combout\,
	datac => \MUXAO|Mux11~3_combout\,
	datad => \MUXAO|Mux10~3_combout\,
	combout => \SEG72|Mux1~0_combout\);

-- Location: LCCOMB_X75_Y18_N6
\SEG72|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG72|Mux0~0_combout\ = (\MUXAO|Mux8~3_combout\ & ((\MUXAO|Mux11~3_combout\) # (\MUXAO|Mux9~3_combout\ $ (\MUXAO|Mux10~3_combout\)))) # (!\MUXAO|Mux8~3_combout\ & ((\MUXAO|Mux9~3_combout\) # (\MUXAO|Mux11~3_combout\ $ (\MUXAO|Mux10~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux11~3_combout\,
	datab => \MUXAO|Mux9~3_combout\,
	datac => \MUXAO|Mux8~3_combout\,
	datad => \MUXAO|Mux10~3_combout\,
	combout => \SEG72|Mux0~0_combout\);

-- Location: LCCOMB_X77_Y26_N28
\MUXAO|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux14~0_combout\ = (\entSEL~combout\(2) & ((\entSEL~combout\(0) & ((\PIP5|WriData[14]~14_combout\))) # (!\entSEL~combout\(0) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(2),
	datab => \entSEL~combout\(0),
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(14),
	datad => \PIP5|WriData[14]~14_combout\,
	combout => \MUXAO|Mux14~0_combout\);

-- Location: LCCOMB_X77_Y26_N10
\MUXAO|Mux14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux14~3_combout\ = (\MUXAO|Mux14~0_combout\) # ((\MUXAO|Mux14~2_combout\ & !\entSEL~combout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux14~2_combout\,
	datab => \MUXAO|Mux14~0_combout\,
	datad => \entSEL~combout\(2),
	combout => \MUXAO|Mux14~3_combout\);

-- Location: LCCOMB_X77_Y26_N4
\MUXAO|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux12~0_combout\ = (\entSEL~combout\(2) & ((\entSEL~combout\(0) & ((\PIP5|WriData[12]~12_combout\))) # (!\entSEL~combout\(0) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(2),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(12),
	datac => \entSEL~combout\(0),
	datad => \PIP5|WriData[12]~12_combout\,
	combout => \MUXAO|Mux12~0_combout\);

-- Location: LCFF_X77_Y19_N3
\PIP1|IFID|PCatualOUT[12]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP1|PCatualaux2[12]~10_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PCatualOUT[12]~_Duplicate_1_regout\);

-- Location: LCCOMB_X77_Y19_N2
\PIP2|IDEX|saida1[12]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[12]~44_combout\ = (\PIP2|IDEX|saida1[12]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|saida1[12]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP2|IDEX|saida1[12]~44_combout\);

-- Location: LCCOMB_X77_Y19_N28
\MUXAO|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux12~1_combout\ = (\entSEL~combout\(0) & (((\PIP2|IDEX|saida2[12]~44_combout\) # (\entSEL~combout\(1))))) # (!\entSEL~combout\(0) & (\PIP2|IDEX|saida1[12]~44_combout\ & ((!\entSEL~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(0),
	datab => \PIP2|IDEX|saida1[12]~44_combout\,
	datac => \PIP2|IDEX|saida2[12]~44_combout\,
	datad => \entSEL~combout\(1),
	combout => \MUXAO|Mux12~1_combout\);

-- Location: LCCOMB_X77_Y19_N18
\MUXAO|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux12~2_combout\ = (\entSEL~combout\(1) & ((\MUXAO|Mux12~1_combout\ & (\PIP3|EXMEM|ResultULA[12]~64_combout\)) # (!\MUXAO|Mux12~1_combout\ & ((\PIP1|IFID|PCatualOUT[12]~_Duplicate_1_regout\))))) # (!\entSEL~combout\(1) & 
-- (((\MUXAO|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(1),
	datab => \PIP3|EXMEM|ResultULA[12]~64_combout\,
	datac => \PIP1|IFID|PCatualOUT[12]~_Duplicate_1_regout\,
	datad => \MUXAO|Mux12~1_combout\,
	combout => \MUXAO|Mux12~2_combout\);

-- Location: LCCOMB_X77_Y26_N30
\MUXAO|Mux12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux12~3_combout\ = (\MUXAO|Mux12~0_combout\) # ((\MUXAO|Mux12~2_combout\ & !\entSEL~combout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUXAO|Mux12~0_combout\,
	datac => \MUXAO|Mux12~2_combout\,
	datad => \entSEL~combout\(2),
	combout => \MUXAO|Mux12~3_combout\);

-- Location: LCCOMB_X80_Y21_N8
\MUXAO|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux13~0_combout\ = (\entSEL~combout\(2) & ((\entSEL~combout\(0) & (\PIP5|WriData[13]~13_combout\)) # (!\entSEL~combout\(0) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP5|WriData[13]~13_combout\,
	datab => \entSEL~combout\(2),
	datac => \entSEL~combout\(0),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(13),
	combout => \MUXAO|Mux13~0_combout\);

-- Location: LCCOMB_X80_Y21_N24
\MUXAO|Mux13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux13~3_combout\ = (\MUXAO|Mux13~0_combout\) # ((\MUXAO|Mux13~2_combout\ & !\entSEL~combout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux13~2_combout\,
	datac => \MUXAO|Mux13~0_combout\,
	datad => \entSEL~combout\(2),
	combout => \MUXAO|Mux13~3_combout\);

-- Location: LCCOMB_X77_Y26_N24
\MUXAO|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux15~0_combout\ = (\entSEL~combout\(2) & ((\entSEL~combout\(0) & ((\PIP5|WriData[15]~15_combout\))) # (!\entSEL~combout\(0) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(15),
	datab => \PIP5|WriData[15]~15_combout\,
	datac => \entSEL~combout\(0),
	datad => \entSEL~combout\(2),
	combout => \MUXAO|Mux15~0_combout\);

-- Location: LCFF_X79_Y21_N15
\PIP1|IFID|PCatualOUT[15]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP1|PCatualaux2[15]~13_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PCatualOUT[15]~_Duplicate_1_regout\);

-- Location: LCCOMB_X79_Y21_N2
\MUXAO|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux15~2_combout\ = (\MUXAO|Mux15~1_combout\ & (((\PIP3|EXMEM|ResultULA[15]~67_combout\)) # (!\entSEL~combout\(1)))) # (!\MUXAO|Mux15~1_combout\ & (\entSEL~combout\(1) & ((\PIP1|IFID|PCatualOUT[15]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux15~1_combout\,
	datab => \entSEL~combout\(1),
	datac => \PIP3|EXMEM|ResultULA[15]~67_combout\,
	datad => \PIP1|IFID|PCatualOUT[15]~_Duplicate_1_regout\,
	combout => \MUXAO|Mux15~2_combout\);

-- Location: LCCOMB_X77_Y26_N2
\MUXAO|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux15~3_combout\ = (\MUXAO|Mux15~0_combout\) # ((!\entSEL~combout\(2) & \MUXAO|Mux15~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(2),
	datac => \MUXAO|Mux15~0_combout\,
	datad => \MUXAO|Mux15~2_combout\,
	combout => \MUXAO|Mux15~3_combout\);

-- Location: LCCOMB_X77_Y26_N8
\SEG73|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG73|Mux6~0_combout\ = (\MUXAO|Mux14~3_combout\ & (!\MUXAO|Mux13~3_combout\ & (\MUXAO|Mux12~3_combout\ $ (!\MUXAO|Mux15~3_combout\)))) # (!\MUXAO|Mux14~3_combout\ & (\MUXAO|Mux12~3_combout\ & (\MUXAO|Mux13~3_combout\ $ (!\MUXAO|Mux15~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux14~3_combout\,
	datab => \MUXAO|Mux12~3_combout\,
	datac => \MUXAO|Mux13~3_combout\,
	datad => \MUXAO|Mux15~3_combout\,
	combout => \SEG73|Mux6~0_combout\);

-- Location: LCCOMB_X77_Y26_N6
\SEG73|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG73|Mux5~0_combout\ = (\MUXAO|Mux13~3_combout\ & ((\MUXAO|Mux12~3_combout\ & ((\MUXAO|Mux15~3_combout\))) # (!\MUXAO|Mux12~3_combout\ & (\MUXAO|Mux14~3_combout\)))) # (!\MUXAO|Mux13~3_combout\ & (\MUXAO|Mux14~3_combout\ & (\MUXAO|Mux12~3_combout\ $ 
-- (\MUXAO|Mux15~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux14~3_combout\,
	datab => \MUXAO|Mux12~3_combout\,
	datac => \MUXAO|Mux13~3_combout\,
	datad => \MUXAO|Mux15~3_combout\,
	combout => \SEG73|Mux5~0_combout\);

-- Location: LCCOMB_X77_Y26_N20
\SEG73|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG73|Mux4~0_combout\ = (\MUXAO|Mux14~3_combout\ & (\MUXAO|Mux15~3_combout\ & ((\MUXAO|Mux13~3_combout\) # (!\MUXAO|Mux12~3_combout\)))) # (!\MUXAO|Mux14~3_combout\ & (!\MUXAO|Mux12~3_combout\ & (\MUXAO|Mux13~3_combout\ & !\MUXAO|Mux15~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux14~3_combout\,
	datab => \MUXAO|Mux12~3_combout\,
	datac => \MUXAO|Mux13~3_combout\,
	datad => \MUXAO|Mux15~3_combout\,
	combout => \SEG73|Mux4~0_combout\);

-- Location: LCCOMB_X77_Y26_N22
\SEG73|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG73|Mux3~0_combout\ = (\MUXAO|Mux13~3_combout\ & ((\MUXAO|Mux14~3_combout\ & (\MUXAO|Mux12~3_combout\)) # (!\MUXAO|Mux14~3_combout\ & (!\MUXAO|Mux12~3_combout\ & \MUXAO|Mux15~3_combout\)))) # (!\MUXAO|Mux13~3_combout\ & (!\MUXAO|Mux15~3_combout\ & 
-- (\MUXAO|Mux14~3_combout\ $ (\MUXAO|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux14~3_combout\,
	datab => \MUXAO|Mux12~3_combout\,
	datac => \MUXAO|Mux13~3_combout\,
	datad => \MUXAO|Mux15~3_combout\,
	combout => \SEG73|Mux3~0_combout\);

-- Location: LCCOMB_X77_Y26_N16
\SEG73|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG73|Mux2~0_combout\ = (\MUXAO|Mux13~3_combout\ & (((\MUXAO|Mux12~3_combout\ & !\MUXAO|Mux15~3_combout\)))) # (!\MUXAO|Mux13~3_combout\ & ((\MUXAO|Mux14~3_combout\ & ((!\MUXAO|Mux15~3_combout\))) # (!\MUXAO|Mux14~3_combout\ & 
-- (\MUXAO|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux14~3_combout\,
	datab => \MUXAO|Mux12~3_combout\,
	datac => \MUXAO|Mux13~3_combout\,
	datad => \MUXAO|Mux15~3_combout\,
	combout => \SEG73|Mux2~0_combout\);

-- Location: LCCOMB_X77_Y26_N18
\SEG73|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG73|Mux1~0_combout\ = (\MUXAO|Mux14~3_combout\ & (\MUXAO|Mux12~3_combout\ & (\MUXAO|Mux13~3_combout\ $ (\MUXAO|Mux15~3_combout\)))) # (!\MUXAO|Mux14~3_combout\ & (!\MUXAO|Mux15~3_combout\ & ((\MUXAO|Mux12~3_combout\) # (\MUXAO|Mux13~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux14~3_combout\,
	datab => \MUXAO|Mux12~3_combout\,
	datac => \MUXAO|Mux13~3_combout\,
	datad => \MUXAO|Mux15~3_combout\,
	combout => \SEG73|Mux1~0_combout\);

-- Location: LCCOMB_X77_Y26_N12
\SEG73|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG73|Mux0~0_combout\ = (\MUXAO|Mux12~3_combout\ & ((\MUXAO|Mux15~3_combout\) # (\MUXAO|Mux14~3_combout\ $ (\MUXAO|Mux13~3_combout\)))) # (!\MUXAO|Mux12~3_combout\ & ((\MUXAO|Mux13~3_combout\) # (\MUXAO|Mux14~3_combout\ $ (\MUXAO|Mux15~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux14~3_combout\,
	datab => \MUXAO|Mux12~3_combout\,
	datac => \MUXAO|Mux13~3_combout\,
	datad => \MUXAO|Mux15~3_combout\,
	combout => \SEG73|Mux0~0_combout\);

-- Location: LCCOMB_X75_Y26_N28
\MUXAO|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux16~0_combout\ = (\entSEL~combout\(2) & ((\entSEL~combout\(0) & (\PIP5|WriData[16]~16_combout\)) # (!\entSEL~combout\(0) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(0),
	datab => \PIP5|WriData[16]~16_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	datad => \entSEL~combout\(2),
	combout => \MUXAO|Mux16~0_combout\);

-- Location: LCCOMB_X75_Y19_N14
\PIP2|IDEX|saida1[16]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[16]~48_combout\ = (\PIP2|IDEX|saida1[16]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida1[16]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP2|IDEX|saida1[16]~48_combout\);

-- Location: LCCOMB_X75_Y19_N28
\MUXAO|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux16~1_combout\ = (\entSEL~combout\(1) & (((\entSEL~combout\(0))))) # (!\entSEL~combout\(1) & ((\entSEL~combout\(0) & (\PIP2|IDEX|saida2[16]~48_combout\)) # (!\entSEL~combout\(0) & ((\PIP2|IDEX|saida1[16]~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[16]~48_combout\,
	datab => \entSEL~combout\(1),
	datac => \PIP2|IDEX|saida1[16]~48_combout\,
	datad => \entSEL~combout\(0),
	combout => \MUXAO|Mux16~1_combout\);

-- Location: LCFF_X74_Y19_N23
\PIP1|IFID|PCatualOUT[16]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP1|PCatualaux2[16]~14_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PCatualOUT[16]~_Duplicate_1_regout\);

-- Location: LCCOMB_X74_Y19_N22
\MUXAO|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux16~2_combout\ = (\MUXAO|Mux16~1_combout\ & ((\PIP3|EXMEM|ResultULA[16]~68_combout\) # ((!\entSEL~combout\(1))))) # (!\MUXAO|Mux16~1_combout\ & (((\PIP1|IFID|PCatualOUT[16]~_Duplicate_1_regout\ & \entSEL~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[16]~68_combout\,
	datab => \MUXAO|Mux16~1_combout\,
	datac => \PIP1|IFID|PCatualOUT[16]~_Duplicate_1_regout\,
	datad => \entSEL~combout\(1),
	combout => \MUXAO|Mux16~2_combout\);

-- Location: LCCOMB_X75_Y26_N6
\MUXAO|Mux16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux16~3_combout\ = (\MUXAO|Mux16~0_combout\) # ((\MUXAO|Mux16~2_combout\ & !\entSEL~combout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUXAO|Mux16~0_combout\,
	datac => \MUXAO|Mux16~2_combout\,
	datad => \entSEL~combout\(2),
	combout => \MUXAO|Mux16~3_combout\);

-- Location: LCCOMB_X75_Y26_N24
\MUXAO|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux18~0_combout\ = (\entSEL~combout\(2) & ((\entSEL~combout\(0) & ((\PIP5|WriData[18]~18_combout\))) # (!\entSEL~combout\(0) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(0),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	datac => \PIP5|WriData[18]~18_combout\,
	datad => \entSEL~combout\(2),
	combout => \MUXAO|Mux18~0_combout\);

-- Location: LCCOMB_X75_Y26_N22
\MUXAO|Mux18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux18~3_combout\ = (\MUXAO|Mux18~0_combout\) # ((\MUXAO|Mux18~2_combout\ & !\entSEL~combout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux18~2_combout\,
	datac => \MUXAO|Mux18~0_combout\,
	datad => \entSEL~combout\(2),
	combout => \MUXAO|Mux18~3_combout\);

-- Location: LCCOMB_X79_Y18_N10
\PIP1|IFID|PCatualOUT[19]~_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP1|IFID|PCatualOUT[19]~_Duplicate_1feeder_combout\ = \PIP1|PCatualaux2[19]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP1|PCatualaux2[19]~17_combout\,
	combout => \PIP1|IFID|PCatualOUT[19]~_Duplicate_1feeder_combout\);

-- Location: LCFF_X79_Y18_N11
\PIP1|IFID|PCatualOUT[19]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP1|IFID|PCatualOUT[19]~_Duplicate_1feeder_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PCatualOUT[19]~_Duplicate_1_regout\);

-- Location: LCCOMB_X83_Y18_N26
\PIP2|IDEX|saida1[19]~reg0_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[19]~reg0_Duplicate_1feeder_combout\ = \PIP2|BREG|Mux12~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|BREG|Mux12~20_combout\,
	combout => \PIP2|IDEX|saida1[19]~reg0_Duplicate_1feeder_combout\);

-- Location: LCFF_X83_Y18_N27
\PIP2|IDEX|saida1[19]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida1[19]~reg0_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida1[19]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X76_Y23_N24
\PIP2|IDEX|saida1[19]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[19]~51_combout\ = (\PIP2|IDEX|saida1[19]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|saida1[19]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP2|IDEX|saida1[19]~51_combout\);

-- Location: LCCOMB_X76_Y23_N14
\MUXAO|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux19~1_combout\ = (\entSEL~combout\(1) & (\entSEL~combout\(0))) # (!\entSEL~combout\(1) & ((\entSEL~combout\(0) & ((\PIP2|IDEX|saida2[19]~51_combout\))) # (!\entSEL~combout\(0) & (\PIP2|IDEX|saida1[19]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(1),
	datab => \entSEL~combout\(0),
	datac => \PIP2|IDEX|saida1[19]~51_combout\,
	datad => \PIP2|IDEX|saida2[19]~51_combout\,
	combout => \MUXAO|Mux19~1_combout\);

-- Location: LCCOMB_X75_Y18_N0
\MUXAO|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux19~2_combout\ = (\entSEL~combout\(1) & ((\MUXAO|Mux19~1_combout\ & (\PIP3|EXMEM|ResultULA[19]~71_combout\)) # (!\MUXAO|Mux19~1_combout\ & ((\PIP1|IFID|PCatualOUT[19]~_Duplicate_1_regout\))))) # (!\entSEL~combout\(1) & 
-- (((\MUXAO|Mux19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[19]~71_combout\,
	datab => \PIP1|IFID|PCatualOUT[19]~_Duplicate_1_regout\,
	datac => \entSEL~combout\(1),
	datad => \MUXAO|Mux19~1_combout\,
	combout => \MUXAO|Mux19~2_combout\);

-- Location: LCCOMB_X76_Y18_N0
\MUXAO|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux19~0_combout\ = (\entSEL~combout\(2) & ((\entSEL~combout\(0) & (\PIP5|WriData[19]~19_combout\)) # (!\entSEL~combout\(0) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP5|WriData[19]~19_combout\,
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	datac => \entSEL~combout\(2),
	datad => \entSEL~combout\(0),
	combout => \MUXAO|Mux19~0_combout\);

-- Location: LCCOMB_X75_Y18_N10
\MUXAO|Mux19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux19~3_combout\ = (\MUXAO|Mux19~0_combout\) # ((\MUXAO|Mux19~2_combout\ & !\entSEL~combout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUXAO|Mux19~2_combout\,
	datac => \MUXAO|Mux19~0_combout\,
	datad => \entSEL~combout\(2),
	combout => \MUXAO|Mux19~3_combout\);

-- Location: LCCOMB_X76_Y19_N2
\MUXAO|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux17~0_combout\ = (\entSEL~combout\(2) & ((\entSEL~combout\(0) & (\PIP5|WriData[17]~17_combout\)) # (!\entSEL~combout\(0) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(2),
	datab => \PIP5|WriData[17]~17_combout\,
	datac => \entSEL~combout\(0),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	combout => \MUXAO|Mux17~0_combout\);

-- Location: LCCOMB_X76_Y23_N16
\PIP2|IDEX|saida1[17]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[17]~49_combout\ = (\PIP2|IDEX|saida1[17]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|saida1[17]~reg0_Duplicate_1_regout\,
	combout => \PIP2|IDEX|saida1[17]~49_combout\);

-- Location: LCCOMB_X76_Y19_N28
\MUXAO|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux17~1_combout\ = (\entSEL~combout\(0) & ((\PIP2|IDEX|saida2[17]~49_combout\) # ((\entSEL~combout\(1))))) # (!\entSEL~combout\(0) & (((\PIP2|IDEX|saida1[17]~49_combout\ & !\entSEL~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[17]~49_combout\,
	datab => \PIP2|IDEX|saida1[17]~49_combout\,
	datac => \entSEL~combout\(0),
	datad => \entSEL~combout\(1),
	combout => \MUXAO|Mux17~1_combout\);

-- Location: LCFF_X76_Y19_N21
\PIP1|IFID|PCatualOUT[17]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP1|PCatualaux2[17]~15_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PCatualOUT[17]~_Duplicate_1_regout\);

-- Location: LCCOMB_X76_Y19_N20
\MUXAO|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux17~2_combout\ = (\MUXAO|Mux17~1_combout\ & ((\PIP3|EXMEM|ResultULA[17]~69_combout\) # ((!\entSEL~combout\(1))))) # (!\MUXAO|Mux17~1_combout\ & (((\PIP1|IFID|PCatualOUT[17]~_Duplicate_1_regout\ & \entSEL~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[17]~69_combout\,
	datab => \MUXAO|Mux17~1_combout\,
	datac => \PIP1|IFID|PCatualOUT[17]~_Duplicate_1_regout\,
	datad => \entSEL~combout\(1),
	combout => \MUXAO|Mux17~2_combout\);

-- Location: LCCOMB_X76_Y19_N30
\MUXAO|Mux17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux17~3_combout\ = (\MUXAO|Mux17~0_combout\) # ((!\entSEL~combout\(2) & \MUXAO|Mux17~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUXAO|Mux17~0_combout\,
	datac => \entSEL~combout\(2),
	datad => \MUXAO|Mux17~2_combout\,
	combout => \MUXAO|Mux17~3_combout\);

-- Location: LCCOMB_X75_Y26_N4
\SEG74|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG74|Mux6~0_combout\ = (\MUXAO|Mux18~3_combout\ & (!\MUXAO|Mux17~3_combout\ & (\MUXAO|Mux16~3_combout\ $ (!\MUXAO|Mux19~3_combout\)))) # (!\MUXAO|Mux18~3_combout\ & (\MUXAO|Mux16~3_combout\ & (\MUXAO|Mux19~3_combout\ $ (!\MUXAO|Mux17~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux16~3_combout\,
	datab => \MUXAO|Mux18~3_combout\,
	datac => \MUXAO|Mux19~3_combout\,
	datad => \MUXAO|Mux17~3_combout\,
	combout => \SEG74|Mux6~0_combout\);

-- Location: LCCOMB_X75_Y26_N18
\SEG74|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG74|Mux5~0_combout\ = (\MUXAO|Mux19~3_combout\ & ((\MUXAO|Mux16~3_combout\ & ((\MUXAO|Mux17~3_combout\))) # (!\MUXAO|Mux16~3_combout\ & (\MUXAO|Mux18~3_combout\)))) # (!\MUXAO|Mux19~3_combout\ & (\MUXAO|Mux18~3_combout\ & (\MUXAO|Mux16~3_combout\ $ 
-- (\MUXAO|Mux17~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux16~3_combout\,
	datab => \MUXAO|Mux18~3_combout\,
	datac => \MUXAO|Mux19~3_combout\,
	datad => \MUXAO|Mux17~3_combout\,
	combout => \SEG74|Mux5~0_combout\);

-- Location: LCCOMB_X75_Y26_N0
\SEG74|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG74|Mux4~0_combout\ = (\MUXAO|Mux18~3_combout\ & (\MUXAO|Mux19~3_combout\ & ((\MUXAO|Mux17~3_combout\) # (!\MUXAO|Mux16~3_combout\)))) # (!\MUXAO|Mux18~3_combout\ & (!\MUXAO|Mux16~3_combout\ & (!\MUXAO|Mux19~3_combout\ & \MUXAO|Mux17~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux16~3_combout\,
	datab => \MUXAO|Mux18~3_combout\,
	datac => \MUXAO|Mux19~3_combout\,
	datad => \MUXAO|Mux17~3_combout\,
	combout => \SEG74|Mux4~0_combout\);

-- Location: LCCOMB_X75_Y26_N26
\SEG74|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG74|Mux3~0_combout\ = (\MUXAO|Mux17~3_combout\ & ((\MUXAO|Mux16~3_combout\ & (\MUXAO|Mux18~3_combout\)) # (!\MUXAO|Mux16~3_combout\ & (!\MUXAO|Mux18~3_combout\ & \MUXAO|Mux19~3_combout\)))) # (!\MUXAO|Mux17~3_combout\ & (!\MUXAO|Mux19~3_combout\ & 
-- (\MUXAO|Mux16~3_combout\ $ (\MUXAO|Mux18~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux16~3_combout\,
	datab => \MUXAO|Mux18~3_combout\,
	datac => \MUXAO|Mux19~3_combout\,
	datad => \MUXAO|Mux17~3_combout\,
	combout => \SEG74|Mux3~0_combout\);

-- Location: LCCOMB_X75_Y26_N8
\SEG74|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG74|Mux2~0_combout\ = (\MUXAO|Mux17~3_combout\ & (\MUXAO|Mux16~3_combout\ & ((!\MUXAO|Mux19~3_combout\)))) # (!\MUXAO|Mux17~3_combout\ & ((\MUXAO|Mux18~3_combout\ & ((!\MUXAO|Mux19~3_combout\))) # (!\MUXAO|Mux18~3_combout\ & 
-- (\MUXAO|Mux16~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux16~3_combout\,
	datab => \MUXAO|Mux18~3_combout\,
	datac => \MUXAO|Mux19~3_combout\,
	datad => \MUXAO|Mux17~3_combout\,
	combout => \SEG74|Mux2~0_combout\);

-- Location: LCCOMB_X75_Y26_N10
\SEG74|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG74|Mux1~0_combout\ = (\MUXAO|Mux16~3_combout\ & (\MUXAO|Mux19~3_combout\ $ (((\MUXAO|Mux17~3_combout\) # (!\MUXAO|Mux18~3_combout\))))) # (!\MUXAO|Mux16~3_combout\ & (!\MUXAO|Mux18~3_combout\ & (!\MUXAO|Mux19~3_combout\ & \MUXAO|Mux17~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux16~3_combout\,
	datab => \MUXAO|Mux18~3_combout\,
	datac => \MUXAO|Mux19~3_combout\,
	datad => \MUXAO|Mux17~3_combout\,
	combout => \SEG74|Mux1~0_combout\);

-- Location: LCCOMB_X75_Y26_N20
\SEG74|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG74|Mux0~0_combout\ = (\MUXAO|Mux16~3_combout\ & ((\MUXAO|Mux19~3_combout\) # (\MUXAO|Mux18~3_combout\ $ (\MUXAO|Mux17~3_combout\)))) # (!\MUXAO|Mux16~3_combout\ & ((\MUXAO|Mux17~3_combout\) # (\MUXAO|Mux18~3_combout\ $ (\MUXAO|Mux19~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux16~3_combout\,
	datab => \MUXAO|Mux18~3_combout\,
	datac => \MUXAO|Mux19~3_combout\,
	datad => \MUXAO|Mux17~3_combout\,
	combout => \SEG74|Mux0~0_combout\);

-- Location: LCCOMB_X72_Y26_N4
\MUXAO|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux22~0_combout\ = (\entSEL~combout\(2) & ((\entSEL~combout\(0) & ((\PIP5|WriData[22]~22_combout\))) # (!\entSEL~combout\(0) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(2),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	datac => \entSEL~combout\(0),
	datad => \PIP5|WriData[22]~22_combout\,
	combout => \MUXAO|Mux22~0_combout\);

-- Location: LCFF_X75_Y21_N17
\PIP1|IFID|PCatualOUT[22]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP1|PCatualaux2[22]~20_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PCatualOUT[22]~_Duplicate_1_regout\);

-- Location: LCCOMB_X75_Y21_N16
\MUXAO|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux22~2_combout\ = (\MUXAO|Mux22~1_combout\ & ((\PIP3|EXMEM|ResultULA[22]~74_combout\) # ((!\entSEL~combout\(1))))) # (!\MUXAO|Mux22~1_combout\ & (((\PIP1|IFID|PCatualOUT[22]~_Duplicate_1_regout\ & \entSEL~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux22~1_combout\,
	datab => \PIP3|EXMEM|ResultULA[22]~74_combout\,
	datac => \PIP1|IFID|PCatualOUT[22]~_Duplicate_1_regout\,
	datad => \entSEL~combout\(1),
	combout => \MUXAO|Mux22~2_combout\);

-- Location: LCCOMB_X72_Y26_N10
\MUXAO|Mux22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux22~3_combout\ = (\MUXAO|Mux22~0_combout\) # ((!\entSEL~combout\(2) & \MUXAO|Mux22~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(2),
	datab => \MUXAO|Mux22~0_combout\,
	datad => \MUXAO|Mux22~2_combout\,
	combout => \MUXAO|Mux22~3_combout\);

-- Location: LCCOMB_X72_Y26_N28
\MUXAO|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux21~0_combout\ = (\entSEL~combout\(2) & ((\entSEL~combout\(0) & (\PIP5|WriData[21]~21_combout\)) # (!\entSEL~combout\(0) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(2),
	datab => \PIP5|WriData[21]~21_combout\,
	datac => \entSEL~combout\(0),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	combout => \MUXAO|Mux21~0_combout\);

-- Location: LCCOMB_X74_Y23_N16
\PIP2|IDEX|saida1[21]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[21]~53_combout\ = (\PIP2|IDEX|saida1[21]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|saida1[21]~reg0_Duplicate_1_regout\,
	combout => \PIP2|IDEX|saida1[21]~53_combout\);

-- Location: LCCOMB_X74_Y23_N26
\MUXAO|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux21~1_combout\ = (\entSEL~combout\(1) & (((\entSEL~combout\(0))))) # (!\entSEL~combout\(1) & ((\entSEL~combout\(0) & (\PIP2|IDEX|saida2[21]~53_combout\)) # (!\entSEL~combout\(0) & ((\PIP2|IDEX|saida1[21]~53_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida2[21]~53_combout\,
	datab => \PIP2|IDEX|saida1[21]~53_combout\,
	datac => \entSEL~combout\(1),
	datad => \entSEL~combout\(0),
	combout => \MUXAO|Mux21~1_combout\);

-- Location: LCCOMB_X74_Y23_N0
\MUXAO|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux21~2_combout\ = (\MUXAO|Mux21~1_combout\ & (((\PIP3|EXMEM|ResultULA[21]~73_combout\) # (!\entSEL~combout\(1))))) # (!\MUXAO|Mux21~1_combout\ & (\PIP1|IFID|PCatualOUT[21]~_Duplicate_1_regout\ & (\entSEL~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PCatualOUT[21]~_Duplicate_1_regout\,
	datab => \MUXAO|Mux21~1_combout\,
	datac => \entSEL~combout\(1),
	datad => \PIP3|EXMEM|ResultULA[21]~73_combout\,
	combout => \MUXAO|Mux21~2_combout\);

-- Location: LCCOMB_X72_Y26_N18
\MUXAO|Mux21~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux21~3_combout\ = (\MUXAO|Mux21~0_combout\) # ((!\entSEL~combout\(2) & \MUXAO|Mux21~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(2),
	datab => \MUXAO|Mux21~0_combout\,
	datac => \MUXAO|Mux21~2_combout\,
	combout => \MUXAO|Mux21~3_combout\);

-- Location: LCFF_X75_Y20_N11
\PIP2|IDEX|saida1[23]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	sdata => \PIP2|BREG|Mux8~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida1[23]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X75_Y20_N26
\PIP2|IDEX|saida1[23]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[23]~55_combout\ = (\PIP2|IDEX|saida1[23]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PIP2|IDEX|saida2[5]~en_regout\,
	datad => \PIP2|IDEX|saida1[23]~reg0_Duplicate_1_regout\,
	combout => \PIP2|IDEX|saida1[23]~55_combout\);

-- Location: LCCOMB_X76_Y20_N0
\MUXAO|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux23~1_combout\ = (\entSEL~combout\(1) & (((\entSEL~combout\(0))))) # (!\entSEL~combout\(1) & ((\entSEL~combout\(0) & (\PIP2|IDEX|saida2[23]~55_combout\)) # (!\entSEL~combout\(0) & ((\PIP2|IDEX|saida1[23]~55_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(1),
	datab => \PIP2|IDEX|saida2[23]~55_combout\,
	datac => \entSEL~combout\(0),
	datad => \PIP2|IDEX|saida1[23]~55_combout\,
	combout => \MUXAO|Mux23~1_combout\);

-- Location: LCCOMB_X76_Y18_N12
\MUXAO|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux23~2_combout\ = (\entSEL~combout\(1) & ((\MUXAO|Mux23~1_combout\ & ((\PIP3|EXMEM|ResultULA[23]~75_combout\))) # (!\MUXAO|Mux23~1_combout\ & (\PIP1|IFID|PCatualOUT[23]~_Duplicate_1_regout\)))) # (!\entSEL~combout\(1) & 
-- (((\MUXAO|Mux23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PCatualOUT[23]~_Duplicate_1_regout\,
	datab => \entSEL~combout\(1),
	datac => \MUXAO|Mux23~1_combout\,
	datad => \PIP3|EXMEM|ResultULA[23]~75_combout\,
	combout => \MUXAO|Mux23~2_combout\);

-- Location: LCCOMB_X76_Y18_N22
\MUXAO|Mux23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux23~3_combout\ = (\MUXAO|Mux23~0_combout\) # ((!\entSEL~combout\(2) & \MUXAO|Mux23~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux23~0_combout\,
	datab => \entSEL~combout\(2),
	datad => \MUXAO|Mux23~2_combout\,
	combout => \MUXAO|Mux23~3_combout\);

-- Location: LCCOMB_X81_Y19_N28
\PIP2|IDEX|saida1[20]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[20]~52_combout\ = (\PIP2|IDEX|saida1[20]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida1[20]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP2|IDEX|saida1[20]~52_combout\);

-- Location: LCCOMB_X81_Y19_N8
\MUXAO|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux20~1_combout\ = (\entSEL~combout\(0) & ((\PIP2|IDEX|saida2[20]~52_combout\) # ((\entSEL~combout\(1))))) # (!\entSEL~combout\(0) & (((!\entSEL~combout\(1) & \PIP2|IDEX|saida1[20]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(0),
	datab => \PIP2|IDEX|saida2[20]~52_combout\,
	datac => \entSEL~combout\(1),
	datad => \PIP2|IDEX|saida1[20]~52_combout\,
	combout => \MUXAO|Mux20~1_combout\);

-- Location: LCFF_X81_Y19_N29
\PIP1|IFID|PCatualOUT[20]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP1|PCatualaux2[20]~18_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PCatualOUT[20]~_Duplicate_1_regout\);

-- Location: LCCOMB_X81_Y19_N10
\MUXAO|Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux20~2_combout\ = (\MUXAO|Mux20~1_combout\ & ((\PIP3|EXMEM|ResultULA[20]~72_combout\) # ((!\entSEL~combout\(1))))) # (!\MUXAO|Mux20~1_combout\ & (((\entSEL~combout\(1) & \PIP1|IFID|PCatualOUT[20]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[20]~72_combout\,
	datab => \MUXAO|Mux20~1_combout\,
	datac => \entSEL~combout\(1),
	datad => \PIP1|IFID|PCatualOUT[20]~_Duplicate_1_regout\,
	combout => \MUXAO|Mux20~2_combout\);

-- Location: LCCOMB_X81_Y19_N0
\MUXAO|Mux20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux20~3_combout\ = (\MUXAO|Mux20~0_combout\) # ((!\entSEL~combout\(2) & \MUXAO|Mux20~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux20~0_combout\,
	datab => \entSEL~combout\(2),
	datad => \MUXAO|Mux20~2_combout\,
	combout => \MUXAO|Mux20~3_combout\);

-- Location: LCCOMB_X72_Y26_N24
\SEG75|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG75|Mux6~0_combout\ = (\MUXAO|Mux22~3_combout\ & (!\MUXAO|Mux21~3_combout\ & (\MUXAO|Mux23~3_combout\ $ (!\MUXAO|Mux20~3_combout\)))) # (!\MUXAO|Mux22~3_combout\ & (\MUXAO|Mux20~3_combout\ & (\MUXAO|Mux21~3_combout\ $ (!\MUXAO|Mux23~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux22~3_combout\,
	datab => \MUXAO|Mux21~3_combout\,
	datac => \MUXAO|Mux23~3_combout\,
	datad => \MUXAO|Mux20~3_combout\,
	combout => \SEG75|Mux6~0_combout\);

-- Location: LCCOMB_X72_Y26_N2
\SEG75|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG75|Mux5~0_combout\ = (\MUXAO|Mux21~3_combout\ & ((\MUXAO|Mux20~3_combout\ & ((\MUXAO|Mux23~3_combout\))) # (!\MUXAO|Mux20~3_combout\ & (\MUXAO|Mux22~3_combout\)))) # (!\MUXAO|Mux21~3_combout\ & (\MUXAO|Mux22~3_combout\ & (\MUXAO|Mux23~3_combout\ $ 
-- (\MUXAO|Mux20~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux22~3_combout\,
	datab => \MUXAO|Mux21~3_combout\,
	datac => \MUXAO|Mux23~3_combout\,
	datad => \MUXAO|Mux20~3_combout\,
	combout => \SEG75|Mux5~0_combout\);

-- Location: LCCOMB_X72_Y26_N16
\SEG75|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG75|Mux4~0_combout\ = (\MUXAO|Mux22~3_combout\ & (\MUXAO|Mux23~3_combout\ & ((\MUXAO|Mux21~3_combout\) # (!\MUXAO|Mux20~3_combout\)))) # (!\MUXAO|Mux22~3_combout\ & (\MUXAO|Mux21~3_combout\ & (!\MUXAO|Mux23~3_combout\ & !\MUXAO|Mux20~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux22~3_combout\,
	datab => \MUXAO|Mux21~3_combout\,
	datac => \MUXAO|Mux23~3_combout\,
	datad => \MUXAO|Mux20~3_combout\,
	combout => \SEG75|Mux4~0_combout\);

-- Location: LCCOMB_X72_Y26_N26
\SEG75|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG75|Mux3~0_combout\ = (\MUXAO|Mux21~3_combout\ & ((\MUXAO|Mux22~3_combout\ & ((\MUXAO|Mux20~3_combout\))) # (!\MUXAO|Mux22~3_combout\ & (\MUXAO|Mux23~3_combout\ & !\MUXAO|Mux20~3_combout\)))) # (!\MUXAO|Mux21~3_combout\ & (!\MUXAO|Mux23~3_combout\ & 
-- (\MUXAO|Mux22~3_combout\ $ (\MUXAO|Mux20~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux22~3_combout\,
	datab => \MUXAO|Mux21~3_combout\,
	datac => \MUXAO|Mux23~3_combout\,
	datad => \MUXAO|Mux20~3_combout\,
	combout => \SEG75|Mux3~0_combout\);

-- Location: LCCOMB_X72_Y26_N0
\SEG75|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG75|Mux2~0_combout\ = (\MUXAO|Mux21~3_combout\ & (((!\MUXAO|Mux23~3_combout\ & \MUXAO|Mux20~3_combout\)))) # (!\MUXAO|Mux21~3_combout\ & ((\MUXAO|Mux22~3_combout\ & (!\MUXAO|Mux23~3_combout\)) # (!\MUXAO|Mux22~3_combout\ & 
-- ((\MUXAO|Mux20~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux22~3_combout\,
	datab => \MUXAO|Mux21~3_combout\,
	datac => \MUXAO|Mux23~3_combout\,
	datad => \MUXAO|Mux20~3_combout\,
	combout => \SEG75|Mux2~0_combout\);

-- Location: LCCOMB_X72_Y26_N22
\SEG75|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG75|Mux1~0_combout\ = (\MUXAO|Mux22~3_combout\ & (\MUXAO|Mux20~3_combout\ & (\MUXAO|Mux21~3_combout\ $ (\MUXAO|Mux23~3_combout\)))) # (!\MUXAO|Mux22~3_combout\ & (!\MUXAO|Mux23~3_combout\ & ((\MUXAO|Mux21~3_combout\) # (\MUXAO|Mux20~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux22~3_combout\,
	datab => \MUXAO|Mux21~3_combout\,
	datac => \MUXAO|Mux23~3_combout\,
	datad => \MUXAO|Mux20~3_combout\,
	combout => \SEG75|Mux1~0_combout\);

-- Location: LCCOMB_X72_Y26_N12
\SEG75|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG75|Mux0~0_combout\ = (\MUXAO|Mux20~3_combout\ & ((\MUXAO|Mux23~3_combout\) # (\MUXAO|Mux22~3_combout\ $ (\MUXAO|Mux21~3_combout\)))) # (!\MUXAO|Mux20~3_combout\ & ((\MUXAO|Mux21~3_combout\) # (\MUXAO|Mux22~3_combout\ $ (\MUXAO|Mux23~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux22~3_combout\,
	datab => \MUXAO|Mux21~3_combout\,
	datac => \MUXAO|Mux23~3_combout\,
	datad => \MUXAO|Mux20~3_combout\,
	combout => \SEG75|Mux0~0_combout\);

-- Location: LCFF_X80_Y20_N21
\PIP1|IFID|PCatualOUT[27]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP1|PCatualaux2[27]~25_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PCatualOUT[27]~_Duplicate_1_regout\);

-- Location: LCCOMB_X80_Y20_N20
\MUXAO|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux27~2_combout\ = (\MUXAO|Mux27~1_combout\ & ((\PIP3|EXMEM|ResultULA[27]~79_combout\) # ((!\entSEL~combout\(1))))) # (!\MUXAO|Mux27~1_combout\ & (((\PIP1|IFID|PCatualOUT[27]~_Duplicate_1_regout\ & \entSEL~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux27~1_combout\,
	datab => \PIP3|EXMEM|ResultULA[27]~79_combout\,
	datac => \PIP1|IFID|PCatualOUT[27]~_Duplicate_1_regout\,
	datad => \entSEL~combout\(1),
	combout => \MUXAO|Mux27~2_combout\);

-- Location: LCCOMB_X80_Y20_N12
\MUXAO|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux27~0_combout\ = (\entSEL~combout\(2) & ((\entSEL~combout\(0) & ((\PIP5|WriData[27]~27_combout\))) # (!\entSEL~combout\(0) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27),
	datab => \PIP5|WriData[27]~27_combout\,
	datac => \entSEL~combout\(2),
	datad => \entSEL~combout\(0),
	combout => \MUXAO|Mux27~0_combout\);

-- Location: LCCOMB_X80_Y20_N4
\MUXAO|Mux27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux27~3_combout\ = (\MUXAO|Mux27~0_combout\) # ((!\entSEL~combout\(2) & \MUXAO|Mux27~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(2),
	datac => \MUXAO|Mux27~2_combout\,
	datad => \MUXAO|Mux27~0_combout\,
	combout => \MUXAO|Mux27~3_combout\);

-- Location: LCCOMB_X78_Y19_N12
\PIP2|IDEX|saida1[24]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[24]~56_combout\ = (\PIP2|IDEX|saida1[24]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida1[24]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP2|IDEX|saida1[24]~56_combout\);

-- Location: LCCOMB_X78_Y19_N6
\MUXAO|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux24~1_combout\ = (\entSEL~combout\(0) & ((\PIP2|IDEX|saida2[24]~56_combout\) # ((\entSEL~combout\(1))))) # (!\entSEL~combout\(0) & (((!\entSEL~combout\(1) & \PIP2|IDEX|saida1[24]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(0),
	datab => \PIP2|IDEX|saida2[24]~56_combout\,
	datac => \entSEL~combout\(1),
	datad => \PIP2|IDEX|saida1[24]~56_combout\,
	combout => \MUXAO|Mux24~1_combout\);

-- Location: LCCOMB_X78_Y19_N24
\MUXAO|Mux24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux24~2_combout\ = (\entSEL~combout\(1) & ((\MUXAO|Mux24~1_combout\ & ((\PIP3|EXMEM|ResultULA[24]~76_combout\))) # (!\MUXAO|Mux24~1_combout\ & (\PIP1|IFID|PCatualOUT[24]~_Duplicate_1_regout\)))) # (!\entSEL~combout\(1) & 
-- (((\MUXAO|Mux24~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PCatualOUT[24]~_Duplicate_1_regout\,
	datab => \entSEL~combout\(1),
	datac => \PIP3|EXMEM|ResultULA[24]~76_combout\,
	datad => \MUXAO|Mux24~1_combout\,
	combout => \MUXAO|Mux24~2_combout\);

-- Location: LCCOMB_X80_Y21_N28
\MUXAO|Mux24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux24~3_combout\ = (\MUXAO|Mux24~0_combout\) # ((\MUXAO|Mux24~2_combout\ & !\entSEL~combout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux24~0_combout\,
	datab => \MUXAO|Mux24~2_combout\,
	datad => \entSEL~combout\(2),
	combout => \MUXAO|Mux24~3_combout\);

-- Location: LCCOMB_X75_Y24_N16
\MUXAO|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux25~1_combout\ = (\entSEL~combout\(1) & (((\entSEL~combout\(0))))) # (!\entSEL~combout\(1) & ((\entSEL~combout\(0) & ((\PIP2|IDEX|saida2[25]~57_combout\))) # (!\entSEL~combout\(0) & (\PIP2|IDEX|saida1[25]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida1[25]~57_combout\,
	datab => \PIP2|IDEX|saida2[25]~57_combout\,
	datac => \entSEL~combout\(1),
	datad => \entSEL~combout\(0),
	combout => \MUXAO|Mux25~1_combout\);

-- Location: LCFF_X79_Y23_N1
\PIP1|IFID|PCatualOUT[25]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP1|PCatualaux2[25]~23_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PCatualOUT[25]~_Duplicate_1_regout\);

-- Location: LCCOMB_X79_Y23_N0
\MUXAO|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux25~2_combout\ = (\MUXAO|Mux25~1_combout\ & ((\PIP3|EXMEM|ResultULA[25]~77_combout\) # ((!\entSEL~combout\(1))))) # (!\MUXAO|Mux25~1_combout\ & (((\PIP1|IFID|PCatualOUT[25]~_Duplicate_1_regout\ & \entSEL~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[25]~77_combout\,
	datab => \MUXAO|Mux25~1_combout\,
	datac => \PIP1|IFID|PCatualOUT[25]~_Duplicate_1_regout\,
	datad => \entSEL~combout\(1),
	combout => \MUXAO|Mux25~2_combout\);

-- Location: LCCOMB_X79_Y23_N18
\MUXAO|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux25~0_combout\ = (\entSEL~combout\(2) & ((\entSEL~combout\(0) & ((\PIP5|WriData[25]~25_combout\))) # (!\entSEL~combout\(0) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25),
	datab => \entSEL~combout\(0),
	datac => \entSEL~combout\(2),
	datad => \PIP5|WriData[25]~25_combout\,
	combout => \MUXAO|Mux25~0_combout\);

-- Location: LCCOMB_X79_Y23_N16
\MUXAO|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux25~3_combout\ = (\MUXAO|Mux25~0_combout\) # ((\MUXAO|Mux25~2_combout\ & !\entSEL~combout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUXAO|Mux25~2_combout\,
	datac => \entSEL~combout\(2),
	datad => \MUXAO|Mux25~0_combout\,
	combout => \MUXAO|Mux25~3_combout\);

-- Location: LCCOMB_X80_Y20_N8
\MUXAO|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux26~0_combout\ = (\entSEL~combout\(2) & ((\entSEL~combout\(0) & (\PIP5|WriData[26]~26_combout\)) # (!\entSEL~combout\(0) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(2),
	datab => \PIP5|WriData[26]~26_combout\,
	datac => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(26),
	datad => \entSEL~combout\(0),
	combout => \MUXAO|Mux26~0_combout\);

-- Location: LCCOMB_X75_Y24_N28
\MUXAO|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux26~1_combout\ = (\entSEL~combout\(1) & (((\entSEL~combout\(0))))) # (!\entSEL~combout\(1) & ((\entSEL~combout\(0) & ((\PIP2|IDEX|saida2[26]~58_combout\))) # (!\entSEL~combout\(0) & (\PIP2|IDEX|saida1[26]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida1[26]~58_combout\,
	datab => \PIP2|IDEX|saida2[26]~58_combout\,
	datac => \entSEL~combout\(1),
	datad => \entSEL~combout\(0),
	combout => \MUXAO|Mux26~1_combout\);

-- Location: LCFF_X80_Y20_N19
\PIP1|IFID|PCatualOUT[26]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP1|PCatualaux2[26]~24_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PCatualOUT[26]~_Duplicate_1_regout\);

-- Location: LCCOMB_X80_Y20_N18
\MUXAO|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux26~2_combout\ = (\MUXAO|Mux26~1_combout\ & ((\PIP3|EXMEM|ResultULA[26]~78_combout\) # ((!\entSEL~combout\(1))))) # (!\MUXAO|Mux26~1_combout\ & (((\PIP1|IFID|PCatualOUT[26]~_Duplicate_1_regout\ & \entSEL~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[26]~78_combout\,
	datab => \MUXAO|Mux26~1_combout\,
	datac => \PIP1|IFID|PCatualOUT[26]~_Duplicate_1_regout\,
	datad => \entSEL~combout\(1),
	combout => \MUXAO|Mux26~2_combout\);

-- Location: LCCOMB_X80_Y20_N14
\MUXAO|Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux26~3_combout\ = (\MUXAO|Mux26~0_combout\) # ((!\entSEL~combout\(2) & \MUXAO|Mux26~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(2),
	datac => \MUXAO|Mux26~0_combout\,
	datad => \MUXAO|Mux26~2_combout\,
	combout => \MUXAO|Mux26~3_combout\);

-- Location: LCCOMB_X1_Y47_N28
\SEG76|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG76|Mux6~0_combout\ = (\MUXAO|Mux27~3_combout\ & (\MUXAO|Mux24~3_combout\ & (\MUXAO|Mux25~3_combout\ $ (\MUXAO|Mux26~3_combout\)))) # (!\MUXAO|Mux27~3_combout\ & (!\MUXAO|Mux25~3_combout\ & (\MUXAO|Mux24~3_combout\ $ (\MUXAO|Mux26~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux27~3_combout\,
	datab => \MUXAO|Mux24~3_combout\,
	datac => \MUXAO|Mux25~3_combout\,
	datad => \MUXAO|Mux26~3_combout\,
	combout => \SEG76|Mux6~0_combout\);

-- Location: LCCOMB_X1_Y47_N26
\SEG76|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG76|Mux5~0_combout\ = (\MUXAO|Mux27~3_combout\ & ((\MUXAO|Mux24~3_combout\ & (\MUXAO|Mux25~3_combout\)) # (!\MUXAO|Mux24~3_combout\ & ((\MUXAO|Mux26~3_combout\))))) # (!\MUXAO|Mux27~3_combout\ & (\MUXAO|Mux26~3_combout\ & (\MUXAO|Mux24~3_combout\ $ 
-- (\MUXAO|Mux25~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux27~3_combout\,
	datab => \MUXAO|Mux24~3_combout\,
	datac => \MUXAO|Mux25~3_combout\,
	datad => \MUXAO|Mux26~3_combout\,
	combout => \SEG76|Mux5~0_combout\);

-- Location: LCCOMB_X1_Y47_N12
\SEG76|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG76|Mux4~0_combout\ = (\MUXAO|Mux27~3_combout\ & (\MUXAO|Mux26~3_combout\ & ((\MUXAO|Mux25~3_combout\) # (!\MUXAO|Mux24~3_combout\)))) # (!\MUXAO|Mux27~3_combout\ & (!\MUXAO|Mux24~3_combout\ & (\MUXAO|Mux25~3_combout\ & !\MUXAO|Mux26~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux27~3_combout\,
	datab => \MUXAO|Mux24~3_combout\,
	datac => \MUXAO|Mux25~3_combout\,
	datad => \MUXAO|Mux26~3_combout\,
	combout => \SEG76|Mux4~0_combout\);

-- Location: LCCOMB_X1_Y47_N10
\SEG76|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG76|Mux3~0_combout\ = (\MUXAO|Mux25~3_combout\ & ((\MUXAO|Mux24~3_combout\ & ((\MUXAO|Mux26~3_combout\))) # (!\MUXAO|Mux24~3_combout\ & (\MUXAO|Mux27~3_combout\ & !\MUXAO|Mux26~3_combout\)))) # (!\MUXAO|Mux25~3_combout\ & (!\MUXAO|Mux27~3_combout\ & 
-- (\MUXAO|Mux24~3_combout\ $ (\MUXAO|Mux26~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux27~3_combout\,
	datab => \MUXAO|Mux24~3_combout\,
	datac => \MUXAO|Mux25~3_combout\,
	datad => \MUXAO|Mux26~3_combout\,
	combout => \SEG76|Mux3~0_combout\);

-- Location: LCCOMB_X1_Y47_N20
\SEG76|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG76|Mux2~0_combout\ = (\MUXAO|Mux25~3_combout\ & (!\MUXAO|Mux27~3_combout\ & (\MUXAO|Mux24~3_combout\))) # (!\MUXAO|Mux25~3_combout\ & ((\MUXAO|Mux26~3_combout\ & (!\MUXAO|Mux27~3_combout\)) # (!\MUXAO|Mux26~3_combout\ & ((\MUXAO|Mux24~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux27~3_combout\,
	datab => \MUXAO|Mux24~3_combout\,
	datac => \MUXAO|Mux25~3_combout\,
	datad => \MUXAO|Mux26~3_combout\,
	combout => \SEG76|Mux2~0_combout\);

-- Location: LCCOMB_X1_Y47_N22
\SEG76|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG76|Mux1~0_combout\ = (\MUXAO|Mux24~3_combout\ & (\MUXAO|Mux27~3_combout\ $ (((\MUXAO|Mux25~3_combout\) # (!\MUXAO|Mux26~3_combout\))))) # (!\MUXAO|Mux24~3_combout\ & (!\MUXAO|Mux27~3_combout\ & (\MUXAO|Mux25~3_combout\ & !\MUXAO|Mux26~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux27~3_combout\,
	datab => \MUXAO|Mux24~3_combout\,
	datac => \MUXAO|Mux25~3_combout\,
	datad => \MUXAO|Mux26~3_combout\,
	combout => \SEG76|Mux1~0_combout\);

-- Location: LCCOMB_X1_Y47_N16
\SEG76|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG76|Mux0~0_combout\ = (\MUXAO|Mux24~3_combout\ & ((\MUXAO|Mux27~3_combout\) # (\MUXAO|Mux25~3_combout\ $ (\MUXAO|Mux26~3_combout\)))) # (!\MUXAO|Mux24~3_combout\ & ((\MUXAO|Mux25~3_combout\) # (\MUXAO|Mux27~3_combout\ $ (\MUXAO|Mux26~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux27~3_combout\,
	datab => \MUXAO|Mux24~3_combout\,
	datac => \MUXAO|Mux25~3_combout\,
	datad => \MUXAO|Mux26~3_combout\,
	combout => \SEG76|Mux0~0_combout\);

-- Location: LCCOMB_X76_Y19_N22
\MUXAO|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux28~1_combout\ = (\entSEL~combout\(0) & (((\PIP2|IDEX|saida2[28]~60_combout\) # (\entSEL~combout\(1))))) # (!\entSEL~combout\(0) & (\PIP2|IDEX|saida1[28]~60_combout\ & ((!\entSEL~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP2|IDEX|saida1[28]~60_combout\,
	datab => \PIP2|IDEX|saida2[28]~60_combout\,
	datac => \entSEL~combout\(0),
	datad => \entSEL~combout\(1),
	combout => \MUXAO|Mux28~1_combout\);

-- Location: LCCOMB_X76_Y19_N14
\MUXAO|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux28~2_combout\ = (\MUXAO|Mux28~1_combout\ & (((\PIP3|EXMEM|ResultULA[28]~80_combout\) # (!\entSEL~combout\(1))))) # (!\MUXAO|Mux28~1_combout\ & (\PIP1|IFID|PCatualOUT[28]~_Duplicate_1_regout\ & ((\entSEL~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|IFID|PCatualOUT[28]~_Duplicate_1_regout\,
	datab => \MUXAO|Mux28~1_combout\,
	datac => \PIP3|EXMEM|ResultULA[28]~80_combout\,
	datad => \entSEL~combout\(1),
	combout => \MUXAO|Mux28~2_combout\);

-- Location: LCCOMB_X76_Y19_N0
\MUXAO|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux28~0_combout\ = (\entSEL~combout\(2) & ((\entSEL~combout\(0) & (\PIP5|WriData[28]~28_combout\)) # (!\entSEL~combout\(0) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(2),
	datab => \PIP5|WriData[28]~28_combout\,
	datac => \entSEL~combout\(0),
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(28),
	combout => \MUXAO|Mux28~0_combout\);

-- Location: LCCOMB_X76_Y19_N24
\MUXAO|Mux28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux28~3_combout\ = (\MUXAO|Mux28~0_combout\) # ((!\entSEL~combout\(2) & \MUXAO|Mux28~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(2),
	datac => \MUXAO|Mux28~2_combout\,
	datad => \MUXAO|Mux28~0_combout\,
	combout => \MUXAO|Mux28~3_combout\);

-- Location: LCCOMB_X75_Y26_N2
\MUXAO|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux30~0_combout\ = (\entSEL~combout\(2) & ((\entSEL~combout\(0) & ((\PIP5|WriData[30]~30_combout\))) # (!\entSEL~combout\(0) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(2),
	datab => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(30),
	datac => \PIP5|WriData[30]~30_combout\,
	datad => \entSEL~combout\(0),
	combout => \MUXAO|Mux30~0_combout\);

-- Location: LCFF_X75_Y19_N31
\PIP1|IFID|PCatualOUT[30]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP1|PCatualaux2[30]~28_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PCatualOUT[30]~_Duplicate_1_regout\);

-- Location: LCCOMB_X82_Y20_N6
\PIP2|IDEX|saida1[30]~reg0_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[30]~reg0_Duplicate_1feeder_combout\ = \PIP2|BREG|Mux1~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PIP2|BREG|Mux1~20_combout\,
	combout => \PIP2|IDEX|saida1[30]~reg0_Duplicate_1feeder_combout\);

-- Location: LCFF_X82_Y20_N7
\PIP2|IDEX|saida1[30]~reg0_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \PIP2|clk2~clkctrl_outclk\,
	datain => \PIP2|IDEX|saida1[30]~reg0_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP2|IDEX|saida1[30]~reg0_Duplicate_1_regout\);

-- Location: LCCOMB_X75_Y19_N30
\PIP2|IDEX|saida1[30]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \PIP2|IDEX|saida1[30]~62_combout\ = (\PIP2|IDEX|saida1[30]~reg0_Duplicate_1_regout\) # (!\PIP2|IDEX|saida2[5]~en_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PIP2|IDEX|saida1[30]~reg0_Duplicate_1_regout\,
	datad => \PIP2|IDEX|saida2[5]~en_regout\,
	combout => \PIP2|IDEX|saida1[30]~62_combout\);

-- Location: LCCOMB_X75_Y19_N8
\MUXAO|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux30~1_combout\ = (\entSEL~combout\(0) & ((\PIP2|IDEX|saida2[30]~62_combout\) # ((\entSEL~combout\(1))))) # (!\entSEL~combout\(0) & (((\PIP2|IDEX|saida1[30]~62_combout\ & !\entSEL~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(0),
	datab => \PIP2|IDEX|saida2[30]~62_combout\,
	datac => \PIP2|IDEX|saida1[30]~62_combout\,
	datad => \entSEL~combout\(1),
	combout => \MUXAO|Mux30~1_combout\);

-- Location: LCCOMB_X75_Y19_N2
\MUXAO|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux30~2_combout\ = (\MUXAO|Mux30~1_combout\ & ((\PIP3|EXMEM|ResultULA[30]~82_combout\) # ((!\entSEL~combout\(1))))) # (!\MUXAO|Mux30~1_combout\ & (((\PIP1|IFID|PCatualOUT[30]~_Duplicate_1_regout\ & \entSEL~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP3|EXMEM|ResultULA[30]~82_combout\,
	datab => \PIP1|IFID|PCatualOUT[30]~_Duplicate_1_regout\,
	datac => \MUXAO|Mux30~1_combout\,
	datad => \entSEL~combout\(1),
	combout => \MUXAO|Mux30~2_combout\);

-- Location: LCCOMB_X75_Y26_N12
\MUXAO|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux30~3_combout\ = (\MUXAO|Mux30~0_combout\) # ((\MUXAO|Mux30~2_combout\ & !\entSEL~combout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUXAO|Mux30~0_combout\,
	datac => \MUXAO|Mux30~2_combout\,
	datad => \entSEL~combout\(2),
	combout => \MUXAO|Mux30~3_combout\);

-- Location: LCFF_X81_Y22_N9
\PIP1|IFID|PCatualOUT[29]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \PIP1|PCatualaux2[29]~27_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PCatualOUT[29]~_Duplicate_1_regout\);

-- Location: LCCOMB_X75_Y18_N26
\MUXAO|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux29~2_combout\ = (\MUXAO|Mux29~1_combout\ & ((\PIP3|EXMEM|ResultULA[29]~81_combout\) # ((!\entSEL~combout\(1))))) # (!\MUXAO|Mux29~1_combout\ & (((\entSEL~combout\(1) & \PIP1|IFID|PCatualOUT[29]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux29~1_combout\,
	datab => \PIP3|EXMEM|ResultULA[29]~81_combout\,
	datac => \entSEL~combout\(1),
	datad => \PIP1|IFID|PCatualOUT[29]~_Duplicate_1_regout\,
	combout => \MUXAO|Mux29~2_combout\);

-- Location: LCCOMB_X76_Y18_N24
\MUXAO|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux29~0_combout\ = (\entSEL~combout\(2) & ((\entSEL~combout\(0) & ((\PIP5|WriData[29]~29_combout\))) # (!\entSEL~combout\(0) & (\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(29),
	datab => \PIP5|WriData[29]~29_combout\,
	datac => \entSEL~combout\(2),
	datad => \entSEL~combout\(0),
	combout => \MUXAO|Mux29~0_combout\);

-- Location: LCCOMB_X75_Y18_N8
\MUXAO|Mux29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux29~3_combout\ = (\MUXAO|Mux29~0_combout\) # ((!\entSEL~combout\(2) & \MUXAO|Mux29~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(2),
	datab => \MUXAO|Mux29~2_combout\,
	datad => \MUXAO|Mux29~0_combout\,
	combout => \MUXAO|Mux29~3_combout\);

-- Location: LCFF_X80_Y19_N7
\PIP1|IFID|PCatualOUT[31]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \PIP1|PCatualaux2[31]~29_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PIP1|IFID|PCatualOUT[31]~_Duplicate_1_regout\);

-- Location: LCCOMB_X80_Y19_N6
\MUXAO|Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux31~2_combout\ = (\MUXAO|Mux31~1_combout\ & ((\PIP3|EXMEM|ResultULA[31]~83_combout\) # ((!\entSEL~combout\(1))))) # (!\MUXAO|Mux31~1_combout\ & (((\PIP1|IFID|PCatualOUT[31]~_Duplicate_1_regout\ & \entSEL~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux31~1_combout\,
	datab => \PIP3|EXMEM|ResultULA[31]~83_combout\,
	datac => \PIP1|IFID|PCatualOUT[31]~_Duplicate_1_regout\,
	datad => \entSEL~combout\(1),
	combout => \MUXAO|Mux31~2_combout\);

-- Location: LCCOMB_X77_Y26_N14
\MUXAO|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux31~0_combout\ = (\entSEL~combout\(2) & ((\entSEL~combout\(0) & (\PIP5|WriData[31]~31_combout\)) # (!\entSEL~combout\(0) & ((\PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \entSEL~combout\(2),
	datab => \entSEL~combout\(0),
	datac => \PIP5|WriData[31]~31_combout\,
	datad => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(31),
	combout => \MUXAO|Mux31~0_combout\);

-- Location: LCCOMB_X77_Y26_N0
\MUXAO|Mux31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXAO|Mux31~3_combout\ = (\MUXAO|Mux31~0_combout\) # ((\MUXAO|Mux31~2_combout\ & !\entSEL~combout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUXAO|Mux31~2_combout\,
	datac => \MUXAO|Mux31~0_combout\,
	datad => \entSEL~combout\(2),
	combout => \MUXAO|Mux31~3_combout\);

-- Location: LCCOMB_X1_Y38_N0
\SEG77|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG77|Mux6~0_combout\ = (\MUXAO|Mux30~3_combout\ & (!\MUXAO|Mux29~3_combout\ & (\MUXAO|Mux28~3_combout\ $ (!\MUXAO|Mux31~3_combout\)))) # (!\MUXAO|Mux30~3_combout\ & (\MUXAO|Mux28~3_combout\ & (\MUXAO|Mux29~3_combout\ $ (!\MUXAO|Mux31~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux28~3_combout\,
	datab => \MUXAO|Mux30~3_combout\,
	datac => \MUXAO|Mux29~3_combout\,
	datad => \MUXAO|Mux31~3_combout\,
	combout => \SEG77|Mux6~0_combout\);

-- Location: LCCOMB_X1_Y38_N26
\SEG77|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG77|Mux5~0_combout\ = (\MUXAO|Mux29~3_combout\ & ((\MUXAO|Mux28~3_combout\ & ((\MUXAO|Mux31~3_combout\))) # (!\MUXAO|Mux28~3_combout\ & (\MUXAO|Mux30~3_combout\)))) # (!\MUXAO|Mux29~3_combout\ & (\MUXAO|Mux30~3_combout\ & (\MUXAO|Mux28~3_combout\ $ 
-- (\MUXAO|Mux31~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux28~3_combout\,
	datab => \MUXAO|Mux30~3_combout\,
	datac => \MUXAO|Mux29~3_combout\,
	datad => \MUXAO|Mux31~3_combout\,
	combout => \SEG77|Mux5~0_combout\);

-- Location: LCCOMB_X1_Y38_N24
\SEG77|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG77|Mux4~0_combout\ = (\MUXAO|Mux30~3_combout\ & (\MUXAO|Mux31~3_combout\ & ((\MUXAO|Mux29~3_combout\) # (!\MUXAO|Mux28~3_combout\)))) # (!\MUXAO|Mux30~3_combout\ & (!\MUXAO|Mux28~3_combout\ & (\MUXAO|Mux29~3_combout\ & !\MUXAO|Mux31~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux28~3_combout\,
	datab => \MUXAO|Mux30~3_combout\,
	datac => \MUXAO|Mux29~3_combout\,
	datad => \MUXAO|Mux31~3_combout\,
	combout => \SEG77|Mux4~0_combout\);

-- Location: LCCOMB_X1_Y38_N10
\SEG77|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG77|Mux3~0_combout\ = (\MUXAO|Mux29~3_combout\ & ((\MUXAO|Mux28~3_combout\ & (\MUXAO|Mux30~3_combout\)) # (!\MUXAO|Mux28~3_combout\ & (!\MUXAO|Mux30~3_combout\ & \MUXAO|Mux31~3_combout\)))) # (!\MUXAO|Mux29~3_combout\ & (!\MUXAO|Mux31~3_combout\ & 
-- (\MUXAO|Mux28~3_combout\ $ (\MUXAO|Mux30~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux28~3_combout\,
	datab => \MUXAO|Mux30~3_combout\,
	datac => \MUXAO|Mux29~3_combout\,
	datad => \MUXAO|Mux31~3_combout\,
	combout => \SEG77|Mux3~0_combout\);

-- Location: LCCOMB_X1_Y38_N28
\SEG77|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG77|Mux2~0_combout\ = (\MUXAO|Mux29~3_combout\ & (\MUXAO|Mux28~3_combout\ & ((!\MUXAO|Mux31~3_combout\)))) # (!\MUXAO|Mux29~3_combout\ & ((\MUXAO|Mux30~3_combout\ & ((!\MUXAO|Mux31~3_combout\))) # (!\MUXAO|Mux30~3_combout\ & 
-- (\MUXAO|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux28~3_combout\,
	datab => \MUXAO|Mux30~3_combout\,
	datac => \MUXAO|Mux29~3_combout\,
	datad => \MUXAO|Mux31~3_combout\,
	combout => \SEG77|Mux2~0_combout\);

-- Location: LCCOMB_X1_Y38_N22
\SEG77|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG77|Mux1~0_combout\ = (\MUXAO|Mux28~3_combout\ & (\MUXAO|Mux31~3_combout\ $ (((\MUXAO|Mux29~3_combout\) # (!\MUXAO|Mux30~3_combout\))))) # (!\MUXAO|Mux28~3_combout\ & (!\MUXAO|Mux30~3_combout\ & (\MUXAO|Mux29~3_combout\ & !\MUXAO|Mux31~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux28~3_combout\,
	datab => \MUXAO|Mux30~3_combout\,
	datac => \MUXAO|Mux29~3_combout\,
	datad => \MUXAO|Mux31~3_combout\,
	combout => \SEG77|Mux1~0_combout\);

-- Location: LCCOMB_X1_Y38_N12
\SEG77|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \SEG77|Mux0~0_combout\ = (\MUXAO|Mux28~3_combout\ & ((\MUXAO|Mux31~3_combout\) # (\MUXAO|Mux30~3_combout\ $ (\MUXAO|Mux29~3_combout\)))) # (!\MUXAO|Mux28~3_combout\ & ((\MUXAO|Mux29~3_combout\) # (\MUXAO|Mux30~3_combout\ $ (\MUXAO|Mux31~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXAO|Mux28~3_combout\,
	datab => \MUXAO|Mux30~3_combout\,
	datac => \MUXAO|Mux29~3_combout\,
	datad => \MUXAO|Mux31~3_combout\,
	combout => \SEG77|Mux0~0_combout\);

-- Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\ula_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP3|ULA|Mux54~10_combout\,
	oe => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	outclk => \clk~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_ula_out(0));

-- Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\ula_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP3|ULA|Mux53~14_combout\,
	oe => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	outclk => \clk~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_ula_out(1));

-- Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\ula_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP3|ULA|Mux52~combout\,
	oe => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	outclk => \clk~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_ula_out(2));

-- Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\ula_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP3|ULA|Mux51~combout\,
	oe => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	outclk => \clk~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_ula_out(3));

-- Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\ula_out[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP3|ULA|Mux50~22_combout\,
	oe => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	outclk => \clk~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_ula_out(4));

-- Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\ula_out[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP3|ULA|Mux49~23_combout\,
	oe => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	outclk => \clk~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_ula_out(5));

-- Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\ula_out[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP3|ULA|Mux48~22_combout\,
	oe => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	outclk => \clk~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_ula_out(6));

-- Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\ula_out[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP3|ULA|Mux47~23_combout\,
	oe => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	outclk => \clk~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_ula_out(7));

-- Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\ula_out[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP3|EXMEM|ResultULA[8]~reg0_Duplicate_1SLOAD_MUX_combout\,
	oe => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	outclk => \clk~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_ula_out(8));

-- Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\ula_out[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP3|EXMEM|ResultULA[9]~reg0_Duplicate_1SLOAD_MUX_combout\,
	oe => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	outclk => \clk~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_ula_out(9));

-- Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\ula_out[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP3|EXMEM|ResultULA[10]~reg0_Duplicate_1SLOAD_MUX_combout\,
	oe => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	outclk => \clk~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_ula_out(10));

-- Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\ula_out[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP3|EXMEM|ResultULA[11]~reg0_Duplicate_1SLOAD_MUX_combout\,
	oe => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	outclk => \clk~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_ula_out(11));

-- Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\ula_out[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP3|EXMEM|ResultULA[12]~reg0_Duplicate_1SLOAD_MUX_combout\,
	oe => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	outclk => \clk~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_ula_out(12));

-- Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\ula_out[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP3|EXMEM|ResultULA[13]~reg0_Duplicate_1SLOAD_MUX_combout\,
	oe => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	outclk => \clk~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_ula_out(13));

-- Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\ula_out[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP3|EXMEM|ResultULA[14]~reg0_Duplicate_1SLOAD_MUX_combout\,
	oe => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	outclk => \clk~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_ula_out(14));

-- Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\ula_out[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP3|ULA|Mux37~15_combout\,
	oe => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	outclk => \clk~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_ula_out(15));

-- Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\ula_out[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP3|ULA|Mux36~16_combout\,
	oe => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	outclk => \clk~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_ula_out(16));

-- Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\ula_out[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP3|EXMEM|ResultULA[17]~reg0_Duplicate_1SLOAD_MUX_combout\,
	oe => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	outclk => \clk~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_ula_out(17));

-- Location: PIN_AA29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\ula_out[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP3|EXMEM|ResultULA[18]~reg0_Duplicate_1SLOAD_MUX_combout\,
	oe => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	outclk => \clk~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_ula_out(18));

-- Location: PIN_Y28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\ula_out[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP3|EXMEM|ResultULA[19]~reg0_Duplicate_1SLOAD_MUX_combout\,
	oe => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	outclk => \clk~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_ula_out(19));

-- Location: PIN_V28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\ula_out[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP3|EXMEM|ResultULA[20]~reg0_Duplicate_1SLOAD_MUX_combout\,
	oe => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	outclk => \clk~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_ula_out(20));

-- Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\ula_out[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP3|EXMEM|ResultULA[21]~reg0_Duplicate_1SLOAD_MUX_combout\,
	oe => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	outclk => \clk~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_ula_out(21));

-- Location: PIN_V27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\ula_out[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP3|EXMEM|ResultULA[22]~reg0_Duplicate_1SLOAD_MUX_combout\,
	oe => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	outclk => \clk~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_ula_out(22));

-- Location: PIN_W30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\ula_out[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP3|EXMEM|ResultULA[23]~reg0_Duplicate_1SLOAD_MUX_combout\,
	oe => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	outclk => \clk~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_ula_out(23));

-- Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\ula_out[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP3|ULA|Mux58~26_combout\,
	oe => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	outclk => \clk~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_ula_out(24));

-- Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\ula_out[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP3|ULA|Mux59~20_combout\,
	oe => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	outclk => \clk~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_ula_out(25));

-- Location: PIN_V29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\ula_out[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP3|ULA|Mux60~29_combout\,
	oe => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	outclk => \clk~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_ula_out(26));

-- Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\ula_out[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP3|ULA|Mux61~26_combout\,
	oe => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	outclk => \clk~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_ula_out(27));

-- Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\ula_out[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP3|ULA|Mux62~combout\,
	oe => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	outclk => \clk~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_ula_out(28));

-- Location: PIN_Y29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\ula_out[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP3|ULA|Mux63~combout\,
	oe => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	outclk => \clk~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_ula_out(29));

-- Location: PIN_Y30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\ula_out[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP3|ULA|Mux64~17_combout\,
	oe => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	outclk => \clk~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_ula_out(30));

-- Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\ula_out[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP3|ULA|Mux65~8_combout\,
	oe => \PIP3|EXMEM|ResultULA[0]~en_regout\,
	outclk => \clk~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_ula_out(31));

-- Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s1[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux31~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s1(0));

-- Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s1[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux30~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s1(1));

-- Location: PIN_T27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s1[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux29~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s1(2));

-- Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s1[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux28~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s1(3));

-- Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s1[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux27~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s1(4));

-- Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s1[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux26~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s1(5));

-- Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s1[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux25~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s1(6));

-- Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s1[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux24~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s1(7));

-- Location: PIN_AJ23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s1[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux23~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s1(8));

-- Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s1[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux22~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s1(9));

-- Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s1[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux21~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s1(10));

-- Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s1[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux20~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s1(11));

-- Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s1[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux19~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s1(12));

-- Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s1[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux18~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s1(13));

-- Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s1[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux17~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s1(14));

-- Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s1[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux16~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s1(15));

-- Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s1[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux15~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s1(16));

-- Location: PIN_N29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s1[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux14~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s1(17));

-- Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s1[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux13~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s1(18));

-- Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s1[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux12~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s1(19));

-- Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s1[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux11~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s1(20));

-- Location: PIN_J29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s1[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux10~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s1(21));

-- Location: PIN_N28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s1[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux9~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s1(22));

-- Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s1[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux8~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s1(23));

-- Location: PIN_M30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s1[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux7~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s1(24));

-- Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s1[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux6~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s1(25));

-- Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s1[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux5~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s1(26));

-- Location: PIN_M29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s1[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux4~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s1(27));

-- Location: PIN_AE30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s1[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux3~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s1(28));

-- Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s1[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux2~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s1(29));

-- Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s1[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux1~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s1(30));

-- Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s1[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux0~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s1(31));

-- Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s2[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux63~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s2(0));

-- Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s2[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux62~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s2(1));

-- Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s2[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux61~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s2(2));

-- Location: PIN_L28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s2[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux60~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s2(3));

-- Location: PIN_K30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s2[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux59~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s2(4));

-- Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s2[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux58~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s2(5));

-- Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s2[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux57~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s2(6));

-- Location: PIN_K29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s2[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux56~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s2(7));

-- Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s2[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux55~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s2(8));

-- Location: PIN_J30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s2[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux54~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s2(9));

-- Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s2[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux53~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s2(10));

-- Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s2[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux52~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s2(11));

-- Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s2[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux51~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s2(12));

-- Location: PIN_M27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s2[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux50~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s2(13));

-- Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s2[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux49~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s2(14));

-- Location: PIN_M26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s2[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux48~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s2(15));

-- Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s2[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux47~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s2(16));

-- Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s2[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux46~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s2(17));

-- Location: PIN_AJ28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s2[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux45~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s2(18));

-- Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s2[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux44~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s2(19));

-- Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s2[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux43~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s2(20));

-- Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s2[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux42~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s2(21));

-- Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s2[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux41~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s2(22));

-- Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s2[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux40~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s2(23));

-- Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s2[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux39~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s2(24));

-- Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s2[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux38~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s2(25));

-- Location: PIN_L27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s2[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux37~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s2(26));

-- Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s2[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux36~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s2(27));

-- Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s2[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux35~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s2(28));

-- Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s2[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux34~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s2(29));

-- Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s2[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux33~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s2(30));

-- Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s2[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|BREG|Mux32~20_combout\,
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_s2(31));

-- Location: PIN_AK3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\t1[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	oe => \PIP2|IDEX|instrAUX[21]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_t1(0));

-- Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\t1[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	oe => \PIP2|IDEX|instrAUX[22]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_t1(1));

-- Location: PIN_AJ3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\t1[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	oe => \PIP2|IDEX|instrAUX[23]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_t1(2));

-- Location: PIN_AJ2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\t1[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	oe => \PIP2|IDEX|instrAUX[24]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_t1(3));

-- Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\t1[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25),
	oe => \PIP2|IDEX|instrAUX[25]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_t1(4));

-- Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\t2[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_t2(0));

-- Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\t2[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_t2(1));

-- Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\t2[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_t2(2));

-- Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\t2[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_t2(3));

-- Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\t2[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20),
	oe => \PIP2|IDEX|saida2[5]~en_regout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => ww_t2(4));

-- Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\op_ula[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "preset",
	output_power_up => "high",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|ULACONTR|ALT_INV_alu_ctr[0]~17_combout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	areset => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_op_ula(0));

-- Location: PIN_AK5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\op_ula[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "preset",
	output_power_up => "high",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|ULACONTR|ALT_INV_alu_ctr[1]~22_combout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	areset => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_op_ula(1));

-- Location: PIN_AJ5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\op_ula[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "preset",
	output_power_up => "high",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|ULACONTR|ALT_INV_alu_ctr[2]~24_combout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	areset => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_op_ula(2));

-- Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\op_ula[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "preset",
	output_power_up => "high",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|ULACONTR|ALT_INV_alu_ctr[3]~26_combout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	areset => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_op_ula(3));

-- Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\ctr~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "preset",
	output_power_up => "high",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|ALT_INV_OrigPCIN~1_combout\,
	outclk => \PIP2|clk2~clkctrl_outclk\,
	areset => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ctr);

-- Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\inst_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst_out(0));

-- Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\inst_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst_out(1));

-- Location: PIN_AB29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\inst_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst_out(2));

-- Location: PIN_AD28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\inst_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst_out(3));

-- Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\inst_out[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst_out(4));

-- Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\inst_out[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst_out(5));

-- Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\inst_out[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst_out(6));

-- Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\inst_out[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst_out(7));

-- Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\inst_out[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst_out(8));

-- Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\inst_out[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst_out(9));

-- Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\inst_out[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst_out(10));

-- Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\inst_out[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst_out(11));

-- Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\inst_out[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst_out(12));

-- Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\inst_out[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst_out(13));

-- Location: PIN_M28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\inst_out[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst_out(14));

-- Location: PIN_L30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\inst_out[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst_out(15));

-- Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\inst_out[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst_out(16));

-- Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\inst_out[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst_out(17));

-- Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\inst_out[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst_out(18));

-- Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\inst_out[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst_out(19));

-- Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\inst_out[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst_out(20));

-- Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\inst_out[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst_out(21));

-- Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\inst_out[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst_out(22));

-- Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\inst_out[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst_out(23));

-- Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\inst_out[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst_out(24));

-- Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\inst_out[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst_out(25));

-- Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\inst_out[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst_out(26));

-- Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\inst_out[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst_out(27));

-- Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\inst_out[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst_out(28));

-- Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\inst_out[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst_out(29));

-- Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\inst_out[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst_out(30));

-- Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\inst_out[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|MEM_INSTR|altsyncram_component|auto_generated|q_a\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_inst_out(31));

-- Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP5|WriData[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(0));

-- Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP5|WriData[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(1));

-- Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP5|WriData[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(2));

-- Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP5|WriData[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(3));

-- Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP5|WriData[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(4));

-- Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP5|WriData[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(5));

-- Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP5|WriData[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(6));

-- Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP5|WriData[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(7));

-- Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP5|WriData[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(8));

-- Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP5|WriData[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(9));

-- Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP5|WriData[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(10));

-- Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP5|WriData[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(11));

-- Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP5|WriData[12]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(12));

-- Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP5|WriData[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(13));

-- Location: PIN_L29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP5|WriData[14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(14));

-- Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP5|WriData[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(15));

-- Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP5|WriData[16]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(16));

-- Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP5|WriData[17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(17));

-- Location: PIN_K27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP5|WriData[18]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(18));

-- Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP5|WriData[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(19));

-- Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP5|WriData[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(20));

-- Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP5|WriData[21]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(21));

-- Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP5|WriData[22]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(22));

-- Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP5|WriData[23]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(23));

-- Location: PIN_AG29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP5|WriData[24]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(24));

-- Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP5|WriData[25]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(25));

-- Location: PIN_AK25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP5|WriData[26]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(26));

-- Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP5|WriData[27]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(27));

-- Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP5|WriData[28]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(28));

-- Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP5|WriData[29]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(29));

-- Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP5|WriData[30]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(30));

-- Location: PIN_K28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\data[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP5|WriData[31]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(31));

-- Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\pc_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "clear")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|IDEX|PCbranch\(0),
	outclk => \clk~clkctrl_outclk\,
	outclkena => \PIP1|IFID|PCatualOUT[1]~0_combout\,
	areset => \rst~combout\,
	sreset => \ALT_INV_inicio~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc_out(0));

-- Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\pc_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "clear")
-- pragma translate_on
PORT MAP (
	datain => \PIP2|IDEX|PCbranch\(1),
	outclk => \clk~clkctrl_outclk\,
	outclkena => \PIP1|IFID|PCatualOUT[1]~0_combout\,
	areset => \rst~combout\,
	sreset => \ALT_INV_inicio~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc_out(1));

-- Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\pc_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|PCatualaux2[2]~0_combout\,
	outclk => \clk~clkctrl_outclk\,
	areset => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc_out(2));

-- Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\pc_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|PCatualaux2[3]~1_combout\,
	outclk => \clk~clkctrl_outclk\,
	areset => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc_out(3));

-- Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\pc_out[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|PCatualaux2[4]~2_combout\,
	outclk => \clk~clkctrl_outclk\,
	areset => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc_out(4));

-- Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\pc_out[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|PCatualaux2[5]~3_combout\,
	outclk => \clk~clkctrl_outclk\,
	areset => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc_out(5));

-- Location: PIN_AA27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\pc_out[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|PCatualaux2[6]~4_combout\,
	outclk => \clk~clkctrl_outclk\,
	areset => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc_out(6));

-- Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\pc_out[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|PCatualaux2[7]~5_combout\,
	outclk => \clk~clkctrl_outclk\,
	areset => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc_out(7));

-- Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\pc_out[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|PCatualaux2[8]~6_combout\,
	outclk => \clk~clkctrl_outclk\,
	areset => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc_out(8));

-- Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\pc_out[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|PCatualaux2[9]~7_combout\,
	outclk => \clk~clkctrl_outclk\,
	areset => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc_out(9));

-- Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\pc_out[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|PCatualaux2[10]~8_combout\,
	outclk => \clk~clkctrl_outclk\,
	areset => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc_out(10));

-- Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\pc_out[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|PCatualaux2[11]~9_combout\,
	outclk => \clk~clkctrl_outclk\,
	areset => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc_out(11));

-- Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\pc_out[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|PCatualaux2[12]~10_combout\,
	outclk => \clk~clkctrl_outclk\,
	areset => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc_out(12));

-- Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\pc_out[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|PCatualaux2[13]~11_combout\,
	outclk => \clk~clkctrl_outclk\,
	areset => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc_out(13));

-- Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\pc_out[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|PCatualaux2[14]~12_combout\,
	outclk => \clk~clkctrl_outclk\,
	areset => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc_out(14));

-- Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\pc_out[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|PCatualaux2[15]~13_combout\,
	outclk => \clk~clkctrl_outclk\,
	areset => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc_out(15));

-- Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\pc_out[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|PCatualaux2[16]~14_combout\,
	outclk => \clk~clkctrl_outclk\,
	areset => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc_out(16));

-- Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\pc_out[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|PCatualaux2[17]~15_combout\,
	outclk => \clk~clkctrl_outclk\,
	areset => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc_out(17));

-- Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\pc_out[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|PCatualaux2[18]~16_combout\,
	outclk => \clk~clkctrl_outclk\,
	areset => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc_out(18));

-- Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\pc_out[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|PCatualaux2[19]~17_combout\,
	outclk => \clk~clkctrl_outclk\,
	areset => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc_out(19));

-- Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\pc_out[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|PCatualaux2[20]~18_combout\,
	outclk => \clk~clkctrl_outclk\,
	areset => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc_out(20));

-- Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\pc_out[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|PCatualaux2[21]~19_combout\,
	outclk => \clk~clkctrl_outclk\,
	areset => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc_out(21));

-- Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\pc_out[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|PCatualaux2[22]~20_combout\,
	outclk => \clk~clkctrl_outclk\,
	areset => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc_out(22));

-- Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\pc_out[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|PCatualaux2[23]~21_combout\,
	outclk => \clk~clkctrl_outclk\,
	areset => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc_out(23));

-- Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\pc_out[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|PCatualaux2[24]~22_combout\,
	outclk => \clk~clkctrl_outclk\,
	areset => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc_out(24));

-- Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\pc_out[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|PCatualaux2[25]~23_combout\,
	outclk => \clk~clkctrl_outclk\,
	areset => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc_out(25));

-- Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\pc_out[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|PCatualaux2[26]~24_combout\,
	outclk => \clk~clkctrl_outclk\,
	areset => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc_out(26));

-- Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\pc_out[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|PCatualaux2[27]~25_combout\,
	outclk => \clk~clkctrl_outclk\,
	areset => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc_out(27));

-- Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\pc_out[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|PCatualaux2[28]~26_combout\,
	outclk => \clk~clkctrl_outclk\,
	areset => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc_out(28));

-- Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\pc_out[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|PCatualaux2[29]~27_combout\,
	outclk => \clk~clkctrl_outclk\,
	areset => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc_out(29));

-- Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\pc_out[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|PCatualaux2[30]~28_combout\,
	outclk => \clk~clkctrl_outclk\,
	areset => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc_out(30));

-- Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\pc_out[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \PIP1|PCatualaux2[31]~29_combout\,
	outclk => \clk~clkctrl_outclk\,
	areset => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_pc_out(31));

-- Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg0[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG70|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg0(0));

-- Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg0[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG70|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg0(1));

-- Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg0[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG70|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg0(2));

-- Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg0[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG70|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg0(3));

-- Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg0[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG70|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg0(4));

-- Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg0[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG70|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg0(5));

-- Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg0[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG70|ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg0(6));

-- Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg0[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg0(7));

-- Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg1[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG71|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg1(0));

-- Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg1[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG71|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg1(1));

-- Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg1[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG71|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg1(2));

-- Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg1[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG71|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg1(3));

-- Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg1[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG71|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg1(4));

-- Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg1[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG71|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg1(5));

-- Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg1[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG71|ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg1(6));

-- Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg1[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg1(7));

-- Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg2[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG72|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg2(0));

-- Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg2[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG72|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg2(1));

-- Location: PIN_AH5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg2[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG72|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg2(2));

-- Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg2[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG72|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg2(3));

-- Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg2[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG72|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg2(4));

-- Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg2[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG72|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg2(5));

-- Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg2[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG72|ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg2(6));

-- Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg2[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg2(7));

-- Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg3[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG73|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg3(0));

-- Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg3[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG73|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg3(1));

-- Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg3[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG73|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg3(2));

-- Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg3[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG73|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg3(3));

-- Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg3[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG73|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg3(4));

-- Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg3[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG73|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg3(5));

-- Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg3[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG73|ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg3(6));

-- Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg3[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg3(7));

-- Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg4[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG74|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg4(0));

-- Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg4[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG74|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg4(1));

-- Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg4[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG74|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg4(2));

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg4[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG74|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg4(3));

-- Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg4[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG74|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg4(4));

-- Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg4[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG74|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg4(5));

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg4[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG74|ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg4(6));

-- Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg4[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg4(7));

-- Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg5[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG75|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg5(0));

-- Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg5[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG75|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg5(1));

-- Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg5[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG75|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg5(2));

-- Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg5[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG75|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg5(3));

-- Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg5[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG75|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg5(4));

-- Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg5[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG75|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg5(5));

-- Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg5[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG75|ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg5(6));

-- Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg5[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg5(7));

-- Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg6[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG76|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg6(0));

-- Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg6[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG76|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg6(1));

-- Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg6[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG76|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg6(2));

-- Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg6[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG76|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg6(3));

-- Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg6[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG76|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg6(4));

-- Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg6[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG76|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg6(5));

-- Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg6[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG76|ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg6(6));

-- Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg6[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg6(7));

-- Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg7[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG77|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg7(0));

-- Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg7[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG77|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg7(1));

-- Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg7[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG77|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg7(2));

-- Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg7[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG77|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg7(3));

-- Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg7[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG77|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg7(4));

-- Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg7[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG77|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg7(5));

-- Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg7[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \SEG77|ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg7(6));

-- Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
\s7seg7[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_s7seg7(7));
END structure;


