#ifndef ENC28J60_H_
#define ENC28J60_H_
typedef enum
{
    CR0_ERDPTL = 0x00,
    CR0_ERDPTH,
    CR0_EWRPTL,
    CR0_EWRPTH,
    CR0_ETXSTL,
    CR0_ETXSTH,
    CR0_ETXNDL,
    CR0_ETXNDH,
    CR0_ERXSTL,
    CR0_ERXSTH,
    CR0_ERXNDL,
    CR0_ERXNDH,
    CR0_ERXRDPTL,
    CR0_ERXRDPTH,
    CR0_ERXWRPTL,
    CR0_ERXWRPTH,
    CR0_EDMASTL,
    CR0_EDMASTH,
    CR0_EDMANDL,
    CR0_EDMANDH,
    CR0_EDMADSTL,
    CR0_EDMADSTH,
    CR0_EDMACSL,
    CR0_EDMACSH,
    CR0_EIE = 0x1B,
    CR0_EIR,
    CR0_ESTAT,
    CR0_ECON2,
    CR0_ECON1,

    CR1_EHT0 = 0x00,
    CR1_EHT1,
    CR1_EHT2,
    CR1_EHT3,
    CR1_EHT4,
    CR1_EHT5,
    CR1_EHT6,
    CR1_EHT7,
    CR1_EPMM0,
    CR1_EPMM1,
    CR1_EPMM2,
    CR1_EPMM3,
    CR1_EPMM4,
    CR1_EPMM5,
    CR1_EPMM6,
    CR1_EPMM7,
    CR1_EPMCSL,
    CR1_EPMCSH,
    CR1_EPMOL = 0x14,
    CR1_EPMOH,
    CR1_ERXFCON = 0x18,
    CR1_EPKTCNT,

    CR2_MACON1 = 0x00,
    CR2_MACON3 = 0x02,
    CR2_MACON4,
    CR2_MABBIPG,
    CR2_MAIPGL = 0x06,
    CR2_MAIPGH,
    CR2_MACLCON1,
    CR2_MACLCON2,
    CR2_MAMXFLL,
    CR2_MAMXFLH,
    CR2_MICMD = 0x12,
    CR2_MIREGADR = 0x14,
    CR2_MIWRL = 0x16,
    CR2_MIWRH,
    CR2_MIRDL,
    CR2_MIRDH,

    CR3_MAADR5 = 0x00,
    CR3_MAADR6,
    CR3_MAADR3,
    CR3_MAADR4,
    CR3_MAADR1,
    CR3_MAADR2,
    CR3_EBSTSD,
    CR3_EBSTCON,
    CR3_EBSTCSL,
    CR3_EBSTCSH,
    CR3_MISTAT,
    CR3_EREVID = 0x12,
    CR3_ECOCON = 0x15,
    CR3_EFLOCON = 0x17,
    CR3_EPAUSL,
    CR3_EPAUSH
}ENC28J60_ControlRegister;

typedef enum
{
    PHY_PHCON1 =0x0,
    PHY_PHSTAT1,
    PHY_PHID1,
    PHY_PHID2,
    PHY_PHCON2 =0x10,
    PHY_PHSTAT2,
    PHY_PHIE,
    PHY_PHIR,
    PHY_PHLCON
}ENC28J60_PhysicalRegister;

void ENC28J60_Init(void);

#endif