{"version":"1.1.0","info":[["/home/herenvarno/Projects/github.com/vesyla-suite-4/module/vs-component/components/cells/input_output_cell/rtl.sv",[[[[[["input_output_cell_pkg",[[0,0],[0,30]],[[0,8],[0,29]],[],["package"]],[9,0]],[[["IO_DATA_WIDTH",[[1,4],[1,34]],[[1,14],[1,27]],["input_output_cell_pkg"],["parameter"]],["IO_ADDR_WIDTH",[[2,4],[2,33]],[[2,14],[2,27]],["input_output_cell_pkg"],["parameter"]],["RESOURCE_INSTR_WIDTH",[[3,4],[3,40]],[[3,14],[3,34]],["input_output_cell_pkg"],["parameter"]],["NUM_SLOTS",[[4,4],[4,29]],[[4,14],[4,23]],["input_output_cell_pkg"],["parameter"]],["INSTR_DATA_WIDTH",[[5,4],[5,36]],[[5,14],[5,30]],["input_output_cell_pkg"],["parameter"]],["INSTR_ADDR_WIDTH",[[6,4],[6,35]],[[6,14],[6,30]],["input_output_cell_pkg"],["parameter"]],["INSTR_HOPS_WIDTH",[[7,4],[7,35]],[[7,14],[7,30]],["input_output_cell_pkg"],["parameter"]]]]],[[["input_output_cell",[[10,0],[33,2]],[[10,7],[10,24]],[],["module"]],[103,8]],[[["clk",[[13,4],[13,20]],[[13,17],[13,20]],["input_output_cell"],["port","logic"]],["rst_n",[[14,4],[14,22]],[[14,17],[14,22]],["input_output_cell"],["port","logic"]],["call_in",[[15,4],[15,24]],[[15,17],[15,24]],["input_output_cell"],["port","logic"]],["call_out",[[16,4],[16,25]],[[16,17],[16,25]],["input_output_cell"],["port","logic"]],["ret_in",[[17,4],[17,23]],[[17,17],[17,23]],["input_output_cell"],["port","logic"]],["ret_out",[[18,4],[18,24]],[[18,17],[18,24]],["input_output_cell"],["port","logic"]],["io_en_in",[[19,4],[19,25]],[[19,17],[19,25]],["input_output_cell"],["port","logic"]],["io_addr_in",[[20,4],[20,47]],[[20,37],[20,47]],["input_output_cell"],["port","logic"]],["io_data_in",[[21,4],[21,47]],[[21,37],[21,47]],["input_output_cell"],["port","logic"]],["io_en_out",[[22,4],[22,26]],[[22,17],[22,26]],["input_output_cell"],["port","logic"]],["io_addr_out",[[23,4],[23,48]],[[23,37],[23,48]],["input_output_cell"],["port","logic"]],["io_data_out",[[24,4],[24,48]],[[24,37],[24,48]],["input_output_cell"],["port","logic"]],["instr_data_in",[[25,4],[25,53]],[[25,40],[25,53]],["input_output_cell"],["port","logic"]],["instr_addr_in",[[26,4],[26,53]],[[26,40],[26,53]],["input_output_cell"],["port","logic"]],["instr_hops_in",[[27,4],[27,53]],[[27,40],[27,53]],["input_output_cell"],["port","logic"]],["instr_en_in",[[28,4],[28,28]],[[28,17],[28,28]],["input_output_cell"],["port","logic"]],["instr_data_out",[[29,4],[29,54]],[[29,40],[29,54]],["input_output_cell"],["port","logic"]],["instr_addr_out",[[30,4],[30,54]],[[30,40],[30,54]],["input_output_cell"],["port","logic"]],["instr_hops_out",[[31,4],[31,54]],[[31,40],[31,54]],["input_output_cell"],["port","logic"]],["instr_en_out",[[32,4],[32,29]],[[32,17],[32,29]],["input_output_cell"],["port","logic"]],["instr_en",[[35,4],[35,34]],[[35,26],[35,34]],["input_output_cell"],["variable","logic"]],["instr",[[36,4],[36,42]],[[36,37],[36,42]],["input_output_cell"],["variable","logic"]],["activate",[[37,4],[37,34]],[[37,26],[37,34]],["input_output_cell"],["variable","logic"]],["controller_call",[[39,4],[39,25]],[[39,10],[39,25]],["input_output_cell"],["variable","logic"]],["controller_ret",[[40,4],[40,24]],[[40,10],[40,24]],["input_output_cell"],["variable","logic"]],["controller_ret_remember",[[40,4],[40,49]],[[40,26],[40,49]],["input_output_cell"],["variable","controller_ret"]],["ret_in_remember",[[40,4],[40,66]],[[40,51],[40,66]],["input_output_cell"],["variable","controller_ret_remember"]],["sequencer_inst",[[60,4],[77,5]],[[60,14],[60,28]],["input_output_cell"],["instance","sequencer"]],["dummy_inst",[[79,4],[86,5]],[[79,10],[79,20]],["input_output_cell"],["instance","dummy"]],["vec_add_inst",[[88,4],[101,5]],[[88,12],[88,24]],["input_output_cell"],["instance","vec_add"]]],[["input_output_cell_pkg",["*"]]]]]]],["input_output_cell_pkg"],0]],["/home/herenvarno/Projects/github.com/vesyla-suite-4/module/vs-component/components/controllers/sequencer/rtl.sv",[[[[[["sequencer_pkg",[[10,0],[10,22]],[[10,8],[10,21]],[],["package"]],[81,0]],[[["RESOURCE_INSTR_WIDTH",[[11,4],[11,40]],[[11,14],[11,34]],["sequencer_pkg"],["parameter"]],["NUM_SLOTS",[[12,4],[12,29]],[[12,14],[12,23]],["sequencer_pkg"],["parameter"]],["INSTR_DATA_WIDTH",[[13,4],[13,36]],[[13,14],[13,30]],["sequencer_pkg"],["parameter"]],["INSTR_ADDR_WIDTH",[[14,4],[14,35]],[[14,14],[14,30]],["sequencer_pkg"],["parameter"]],["INSTR_HOPS_WIDTH",[[15,4],[15,35]],[[15,14],[15,30]],["sequencer_pkg"],["parameter"]],["OPCODE_HALT",[[19,4],[19,30]],[[19,14],[19,25]],["sequencer_pkg"],["parameter"]],["OPCODE_WAIT",[[20,4],[20,30]],[[20,14],[20,25]],["sequencer_pkg"],["parameter"]],["OPCODE_ACTIVATE",[[21,4],[21,34]],[[21,14],[21,29]],["sequencer_pkg"],["parameter"]],["activate_t",[[23,4],[27,17]],[[27,6],[27,16]],["sequencer_pkg"],["typedef","#AnonymousStructUnion0"]],["wait_t",[[53,4],[56,13]],[[56,6],[56,12]],["sequencer_pkg"],["typedef","#AnonymousStructUnion1"]]],[],[[[["#AnonymousStructUnion0",[[23,12],[27,5]],[[23,12],[23,18]],["sequencer_pkg"],["struct"]],[27,4]],[[["ports",[[24,8],[24,26]],[[24,21],[24,26]],["sequencer_pkg","#AnonymousStructUnion0"],["struct_union_member"]],["mode",[[25,8],[25,25]],[[25,21],[25,25]],["sequencer_pkg","#AnonymousStructUnion0"],["struct_union_member"]],["param",[[26,8],[26,26]],[[26,21],[26,26]],["sequencer_pkg","#AnonymousStructUnion0"],["struct_union_member"]]]]],[[["unpack_activate",[[29,4],[29,47]],[[29,31],[29,46]],["sequencer_pkg"],["function"]],[39,14]],[[["activate",[[32,8],[32,27]],[[32,19],[32,27]],["sequencer_pkg","unpack_activate"],["variable","activate_t"]]]]],[[["pack_activate",[[41,4],[41,47]],[[41,33],[41,46]],["sequencer_pkg"],["function"]],[51,14]],[[["instr",[[44,8],[44,26]],[[44,21],[44,26]],["sequencer_pkg","pack_activate"],["variable","logic"]]]]],[[["#AnonymousStructUnion1",[[53,12],[56,5]],[[53,12],[53,18]],["sequencer_pkg"],["struct"]],[56,4]],[[["mode",[[54,8],[54,18]],[[54,14],[54,18]],["sequencer_pkg","#AnonymousStructUnion1"],["struct_union_member"]],["cycle",[[55,8],[55,26]],[[55,21],[55,26]],["sequencer_pkg","#AnonymousStructUnion1"],["struct_union_member"]]]]],[[["unpack_wait",[[58,4],[58,39]],[[58,27],[58,38]],["sequencer_pkg"],["function"]],[67,14]],[[["_wait",[[61,8],[61,20]],[[61,15],[61,20]],["sequencer_pkg","unpack_wait"],["variable","wait_t"]]]]],[[["pack_wait",[[69,4],[69,43]],[[69,33],[69,42]],["sequencer_pkg"],["function"]],[78,14]],[[["instr",[[72,8],[72,26]],[[72,21],[72,26]],["sequencer_pkg","pack_wait"],["variable","logic"]]]]]]]],[[["sequencer",[[85,0],[103,2]],[[85,7],[85,16]],[],["module"]],[240,8]],[[["clk",[[88,4],[88,20]],[[88,17],[88,20]],["sequencer"],["port","logic"]],["rst_n",[[89,4],[89,22]],[[89,17],[89,22]],["sequencer"],["port","logic"]],["call",[[90,4],[90,21]],[[90,17],[90,21]],["sequencer"],["port","logic"]],["ret",[[91,4],[91,20]],[[91,17],[91,20]],["sequencer"],["port","logic"]],["instr_en",[[92,4],[92,41]],[[92,33],[92,41]],["sequencer"],["port","logic"]],["instr",[[93,4],[93,49]],[[93,44],[93,49]],["sequencer"],["port","logic"]],["activate",[[94,4],[94,41]],[[94,33],[94,41]],["sequencer"],["port","logic"]],["instr_data_in",[[95,4],[95,53]],[[95,40],[95,53]],["sequencer"],["port","logic"]],["instr_addr_in",[[96,4],[96,53]],[[96,40],[96,53]],["sequencer"],["port","logic"]],["instr_hops_in",[[97,4],[97,53]],[[97,40],[97,53]],["sequencer"],["port","logic"]],["instr_en_in",[[98,4],[98,28]],[[98,17],[98,28]],["sequencer"],["port","logic"]],["instr_data_out",[[99,4],[99,54]],[[99,40],[99,54]],["sequencer"],["port","logic"]],["instr_addr_out",[[100,4],[100,54]],[[100,40],[100,54]],["sequencer"],["port","logic"]],["instr_hops_out",[[101,4],[101,54]],[[101,40],[101,54]],["sequencer"],["port","logic"]],["instr_en_out",[[102,4],[102,29]],[[102,17],[102,29]],["sequencer"],["port","logic"]],["instr_reg",[[109,4],[109,26]],[[109,17],[109,26]],["sequencer"],["variable","logic"]],["iram",[[110,4],[110,27]],[[110,23],[110,27]],["sequencer"],["variable","logic"]],["opcode",[[111,4],[111,22]],[[111,16],[111,22]],["sequencer"],["variable","logic"]],["instr_type",[[112,4],[112,20]],[[112,10],[112,20]],["sequencer"],["variable","logic"]],["slot",[[113,4],[113,20]],[[113,16],[113,20]],["sequencer"],["variable","logic"]],["payload",[[114,4],[114,24]],[[114,17],[114,24]],["sequencer"],["variable","logic"]],["pc",[[115,4],[115,18]],[[115,16],[115,18]],["sequencer"],["variable","logic"]],["pc_next",[[115,4],[115,27]],[[115,20],[115,27]],["sequencer"],["variable","pc"]],["wait_counter",[[116,4],[116,29]],[[116,17],[116,29]],["sequencer"],["variable","logic"]],["wait_counter_next",[[116,4],[116,48]],[[116,31],[116,48]],["sequencer"],["variable","wait_counter"]],["RESET",[[118,31],[118,36]],[[118,31],[118,36]],["sequencer"],["enum_member","#AnonymousEnum0"]],["IDLE",[[118,38],[118,42]],[[118,38],[118,42]],["sequencer"],["enum_member","#AnonymousEnum0"]],["DECODE",[[118,44],[118,50]],[[118,44],[118,50]],["sequencer"],["enum_member","#AnonymousEnum0"]],["WAIT",[[118,52],[118,56]],[[118,52],[118,56]],["sequencer"],["enum_member","#AnonymousEnum0"]],["state_t",[[118,4],[118,66]],[[118,58],[118,65]],["sequencer"],["typedef","#AnonymousEnum0"]],["state",[[119,4],[119,17]],[[119,12],[119,17]],["sequencer"],["variable","state_t"]],["next_state",[[119,4],[119,29]],[[119,19],[119,29]],["sequencer"],["variable","state"]]],[["sequencer_pkg",["*"]]]]]]],["sequencer_pkg"],0]],["/home/herenvarno/Projects/github.com/vesyla-suite-4/module/vs-component/components/resources/dummy/rtl.sv",[[[[[["dummy_pkg",[[10,0],[10,18]],[[10,8],[10,17]],[],["package"]],[17,0]],[[["RESOURCE_INSTR_WIDTH",[[11,4],[11,40]],[[11,14],[11,34]],["dummy_pkg"],["parameter"]]]]],[[["dummy",[[21,0],[29,2]],[[21,7],[21,12]],[],["module"]],[35,8]],[[["clk",[[24,4],[24,20]],[[24,17],[24,20]],["dummy"],["port","logic"]],["rst_n",[[25,4],[25,22]],[[25,17],[25,22]],["dummy"],["port","logic"]],["instr_en",[[26,4],[26,25]],[[26,17],[26,25]],["dummy"],["port","logic"]],["instr",[[27,4],[27,49]],[[27,44],[27,49]],["dummy"],["port","logic"]],["activate",[[28,4],[28,25]],[[28,17],[28,25]],["dummy"],["port","logic"]]],[["dummy_pkg",["*"]]]]]]],["dummy_pkg"],0]],["/home/herenvarno/Projects/github.com/vesyla-suite-4/module/vs-component/components/resources/vec_add/rtl.sv",[[[[[["vec_add_pkg",[[0,0],[0,20]],[[0,8],[0,19]],[],["package"]],[34,0]],[[["IO_DATA_WIDTH",[[1,4],[1,34]],[[1,14],[1,27]],["vec_add_pkg"],["parameter"]],["IO_ADDR_WIDTH",[[2,4],[2,33]],[[2,14],[2,27]],["vec_add_pkg"],["parameter"]],["RESOURCE_INSTR_WIDTH",[[3,4],[3,40]],[[3,14],[3,34]],["vec_add_pkg"],["parameter"]],["add_t",[[5,4],[8,12]],[[8,6],[8,11]],["vec_add_pkg"],["typedef","#AnonymousStructUnion2"]]],[],[[[["#AnonymousStructUnion2",[[5,12],[8,5]],[[5,12],[5,18]],["vec_add_pkg"],["struct"]],[8,4]],[[["mode",[[6,8],[6,18]],[[6,14],[6,18]],["vec_add_pkg","#AnonymousStructUnion2"],["struct_union_member"]],["n",[[7,8],[7,22]],[[7,21],[7,22]],["vec_add_pkg","#AnonymousStructUnion2"],["struct_union_member"]]]]],[[["unpack_add",[[10,4],[10,37]],[[10,26],[10,36]],["vec_add_pkg"],["function"]],[19,14]],[[["add",[[13,8],[13,17]],[[13,14],[13,17]],["vec_add_pkg","unpack_add"],["variable","add_t"]]]]],[[["pack_add",[[21,4],[21,42]],[[21,33],[21,41]],["vec_add_pkg"],["function"]],[30,14]],[[["instr",[[24,8],[24,26]],[[24,21],[24,26]],["vec_add_pkg","pack_add"],["variable","logic"]]]]]]]],[[["vec_add",[[35,0],[49,2]],[[35,7],[35,14]],[],["module"]],[125,8]],[[["clk",[[38,4],[38,20]],[[38,17],[38,20]],["vec_add"],["port","logic"]],["rst_n",[[39,4],[39,22]],[[39,17],[39,22]],["vec_add"],["port","logic"]],["instr_en",[[40,4],[40,25]],[[40,17],[40,25]],["vec_add"],["port","logic"]],["instr",[[41,4],[41,49]],[[41,44],[41,49]],["vec_add"],["port","logic"]],["activate",[[42,4],[42,25]],[[42,17],[42,25]],["vec_add"],["port","logic"]],["io_en_in",[[43,4],[43,25]],[[43,17],[43,25]],["vec_add"],["port","logic"]],["io_addr_in",[[44,4],[44,47]],[[44,37],[44,47]],["vec_add"],["port","logic"]],["io_data_in",[[45,4],[45,47]],[[45,37],[45,47]],["vec_add"],["port","logic"]],["io_en_out",[[46,4],[46,26]],[[46,17],[46,26]],["vec_add"],["port","logic"]],["io_addr_out",[[47,4],[47,48]],[[47,37],[47,48]],["vec_add"],["port","logic"]],["io_data_out",[[48,4],[48,48]],[[48,37],[48,48]],["vec_add"],["port","logic"]],["RESET",[[52,31],[52,36]],[[52,31],[52,36]],["vec_add"],["enum_member","#AnonymousEnum1"]],["IDLE",[[52,38],[52,42]],[[52,38],[52,42]],["vec_add"],["enum_member","#AnonymousEnum1"]],["COMPUTE_0",[[52,44],[52,53]],[[52,44],[52,53]],["vec_add"],["enum_member","#AnonymousEnum1"]],["COMPUTE_1",[[52,55],[52,64]],[[52,55],[52,64]],["vec_add"],["enum_member","#AnonymousEnum1"]],["state_t",[[52,4],[52,74]],[[52,66],[52,73]],["vec_add"],["typedef","#AnonymousEnum1"]],["state",[[53,4],[53,17]],[[53,12],[53,17]],["vec_add"],["variable","state_t"]],["next_state",[[53,4],[53,29]],[[53,19],[53,29]],["vec_add"],["variable","state"]],["instr_reg",[[54,4],[54,46]],[[54,37],[54,46]],["vec_add"],["variable","logic"]],["instr_reg_next",[[54,4],[54,62]],[[54,48],[54,62]],["vec_add"],["variable","instr_reg"]],["opcode",[[55,4],[55,22]],[[55,16],[55,22]],["vec_add"],["variable","logic"]],["payload",[[56,4],[56,24]],[[56,17],[56,24]],["vec_add"],["variable","logic"]]],[["vec_add_pkg",["*"]]]]]]],["vec_add_pkg"],0]],["/home/herenvarno/Projects/github.com/vesyla-suite-4/module/vs-component/rtl_model/fabric_tb.sv",[[[[[["fabric_tb",[[1,0],[1,17]],[[1,7],[1,16]],[],["module"]],[156,8]],[[["clk",[[5,4],[5,13]],[[5,10],[5,13]],["fabric_tb"],["variable","logic"]],["rst_n",[[6,4],[6,15]],[[6,10],[6,15]],["fabric_tb"],["variable","logic"]],["call",[[7,4],[7,25]],[[7,21],[7,25]],["fabric_tb"],["variable","logic"]],["ret",[[8,4],[8,24]],[[8,21],[8,24]],["fabric_tb"],["variable","logic"]],["io_en_in",[[9,4],[9,29]],[[9,21],[9,29]],["fabric_tb"],["variable","logic"]],["io_addr_in",[[10,4],[10,50]],[[10,40],[10,50]],["fabric_tb"],["variable","logic"]],["io_data_in",[[11,4],[11,50]],[[11,40],[11,50]],["fabric_tb"],["variable","logic"]],["io_en_out",[[12,4],[12,30]],[[12,21],[12,30]],["fabric_tb"],["variable","logic"]],["io_addr_out",[[13,4],[13,51]],[[13,40],[13,51]],["fabric_tb"],["variable","logic"]],["io_data_out",[[14,4],[14,51]],[[14,40],[14,51]],["fabric_tb"],["variable","logic"]],["instr_data_in",[[16,4],[16,56]],[[16,43],[16,56]],["fabric_tb"],["variable","logic"]],["instr_addr_in",[[17,4],[17,56]],[[17,43],[17,56]],["fabric_tb"],["variable","logic"]],["instr_hops_in",[[18,4],[18,56]],[[18,43],[18,56]],["fabric_tb"],["variable","logic"]],["instr_en_in",[[19,4],[19,32]],[[19,21],[19,32]],["fabric_tb"],["variable","logic"]],["instr_data_out",[[20,4],[20,57]],[[20,43],[20,57]],["fabric_tb"],["variable","logic"]],["instr_addr_out",[[21,4],[21,57]],[[21,43],[21,57]],["fabric_tb"],["variable","logic"]],["instr_hops_out",[[22,4],[22,57]],[[22,43],[22,57]],["fabric_tb"],["variable","logic"]],["instr_en_out",[[23,4],[23,33]],[[23,21],[23,33]],["fabric_tb"],["variable","logic"]],["input_buffer",[[25,4],[25,36]],[[25,18],[25,30]],["fabric_tb"],["variable","logic"]],["output_buffer",[[26,4],[26,37]],[[26,18],[26,31]],["fabric_tb"],["variable","logic"]],["ret_all",[[28,4],[28,17]],[[28,10],[28,17]],["fabric_tb"],["variable","logic"]],["fd",[[31,4],[31,10]],[[31,8],[31,10]],["fabric_tb"],["variable","int"]],["r",[[32,4],[32,9]],[[32,8],[32,9]],["fabric_tb"],["variable","int"]],["c",[[32,4],[32,12]],[[32,11],[32,12]],["fabric_tb"],["variable","r"]],["index",[[33,4],[33,13]],[[33,8],[33,13]],["fabric_tb"],["variable","int"]],["line",[[34,4],[34,15]],[[34,11],[34,15]],["fabric_tb"],["variable","string"]],["temp_instruction",[[35,4],[35,49]],[[35,33],[35,49]],["fabric_tb"],["variable","logic"]],["temp_data",[[102,4],[102,27]],[[102,18],[102,27]],["fabric_tb"],["variable","logic"]],["fabric_inst",[[115,4],[134,5]],[[115,11],[115,22]],["fabric_tb"],["instance","fabric"]]],[["fabric_pkg",["*"]]]]]]],null,0]],["/home/herenvarno/Projects/github.com/vesyla-suite-4/module/vs-component/rtl_model/fabric.sv",[[[[[["fabric_pkg",[[0,0],[0,19]],[[0,8],[0,18]],[],["package"]],[10,0]],[[["IO_DATA_WIDTH",[[1,4],[1,34]],[[1,14],[1,27]],["fabric_pkg"],["parameter"]],["IO_ADDR_WIDTH",[[2,4],[2,33]],[[2,14],[2,27]],["fabric_pkg"],["parameter"]],["RESOURCE_INSTR_WIDTH",[[3,4],[3,40]],[[3,14],[3,34]],["fabric_pkg"],["parameter"]],["ROWS",[[4,4],[4,23]],[[4,14],[4,18]],["fabric_pkg"],["parameter"]],["COLS",[[5,4],[5,23]],[[5,14],[5,18]],["fabric_pkg"],["parameter"]],["INSTR_DATA_WIDTH",[[6,4],[6,36]],[[6,14],[6,30]],["fabric_pkg"],["parameter"]],["INSTR_ADDR_WIDTH",[[7,4],[7,35]],[[7,14],[7,30]],["fabric_pkg"],["parameter"]],["INSTR_HOPS_WIDTH",[[8,4],[8,35]],[[8,14],[8,30]],["fabric_pkg"],["parameter"]]]]],[[["fabric",[[11,0],[32,2]],[[11,7],[11,13]],[],["module"]],[118,8]],[[["clk",[[14,4],[14,20]],[[14,17],[14,20]],["fabric"],["port","logic"]],["rst_n",[[15,4],[15,22]],[[15,17],[15,22]],["fabric"],["port","logic"]],["call",[[16,4],[16,32]],[[16,28],[16,32]],["fabric"],["port","logic"]],["ret",[[17,4],[17,31]],[[17,28],[17,31]],["fabric"],["port","logic"]],["io_en_in",[[18,4],[18,36]],[[18,28],[18,36]],["fabric"],["port","logic"]],["io_addr_in",[[19,4],[19,57]],[[19,47],[19,57]],["fabric"],["port","logic"]],["io_data_in",[[20,4],[20,57]],[[20,47],[20,57]],["fabric"],["port","logic"]],["io_en_out",[[21,4],[21,37]],[[21,28],[21,37]],["fabric"],["port","logic"]],["io_addr_out",[[22,4],[22,58]],[[22,47],[22,58]],["fabric"],["port","logic"]],["io_data_out",[[23,4],[23,58]],[[23,47],[23,58]],["fabric"],["port","logic"]],["instr_data_in",[[24,4],[24,63]],[[24,50],[24,63]],["fabric"],["port","logic"]],["instr_addr_in",[[25,4],[25,63]],[[25,50],[25,63]],["fabric"],["port","logic"]],["instr_hops_in",[[26,4],[26,63]],[[26,50],[26,63]],["fabric"],["port","logic"]],["instr_en_in",[[27,4],[27,39]],[[27,28],[27,39]],["fabric"],["port","logic"]],["instr_data_out",[[28,4],[28,64]],[[28,50],[28,64]],["fabric"],["port","logic"]],["instr_addr_out",[[29,4],[29,64]],[[29,50],[29,64]],["fabric"],["port","logic"]],["instr_hops_out",[[30,4],[30,64]],[[30,50],[30,64]],["fabric"],["port","logic"]],["instr_en_out",[[31,4],[31,40]],[[31,28],[31,40]],["fabric"],["port","logic"]],["call_net",[[34,4],[34,37]],[[34,29],[34,37]],["fabric"],["variable","logic"]],["ret_net",[[35,4],[35,36]],[[35,29],[35,36]],["fabric"],["variable","logic"]],["instr_data_net",[[36,4],[36,65]],[[36,51],[36,65]],["fabric"],["variable","logic"]],["instr_addr_net",[[37,4],[37,65]],[[37,51],[37,65]],["fabric"],["variable","logic"]],["instr_hops_net",[[38,4],[38,65]],[[38,51],[38,65]],["fabric"],["variable","logic"]],["instr_en_net",[[39,4],[39,41]],[[39,29],[39,41]],["fabric"],["variable","logic"]],["cell_inst_0_0",[[73,4],[94,5]],[[73,22],[73,35]],["fabric"],["instance","input_output_cell"]],["cell_inst_0_1",[[95,4],[116,5]],[[95,22],[95,35]],["fabric"],["instance","input_output_cell"]]],[["fabric_pkg",["*"]]]]]]],["fabric_pkg"],0]]]}