# compile vhdl design source files
vhdl xil_defaultlib  "../../../Aula2.srcs/sources_1/new/clk_divider.vhd"
vhdl xil_defaultlib  "../../../Aula2.srcs/sources_1/new/ex2_3.vhd"
vhdl xil_defaultlib  "../../../Aula2.srcs/sim_1/new/sim_ex2_3.vhd"

# Do not sort compile order
nosort
