0.6
2017.3
Oct  4 2017
20:11:37
U:/ENSC_452/adaptive_noise_cancellation/adaptive_noise_cancellation.sim/sim_1/impl/func/xsim/design_1_wrapper_func_impl.vhd,1519343691,vhdl,,,,\axi_crossbar_v2_1_15_si_transactor__parameterized0\;\axi_crossbar_v2_1_15_wdata_mux__parameterized0\;\axi_data_fifo_v2_1_13_axic_fifo__parameterized0\;\axi_data_fifo_v2_1_13_axic_fifo__parameterized1\;\axi_data_fifo_v2_1_13_axic_reg_srl_fifo__parameterized0_68\;\axi_data_fifo_v2_1_13_axic_reg_srl_fifo__parameterized1\;\axi_data_fifo_v2_1_13_fifo_gen__parameterized0\;\axi_data_fifo_v2_1_13_fifo_gen__parameterized1\;\axi_data_fifo_v2_1_13_ndeep_srl__parameterized0\;\axi_data_fifo_v2_1_13_ndeep_srl__parameterized0_69\;\axi_datamover_addr_cntl__parameterized0\;\axi_datamover_cmd_status__parameterized0\;\axi_datamover_fifo__parameterized0\;\axi_datamover_fifo__parameterized1\;\axi_datamover_fifo__parameterized1_88\;\axi_datamover_fifo__parameterized2\;\axi_datamover_fifo__parameterized3\;\axi_datamover_fifo__parameterized4\;\axi_datamover_fifo__parameterized5\;\axi_datamover_fifo__parameterized6\;\axi_datamover_fifo__parameterized7\;\axi_datamover_fifo__parameterized8\;\axi_datamover_fifo__parameterized9\;\axi_datamover_sfifo_autord__parameterized0\;\axi_datamover_sfifo_autord__parameterized1\;\axi_datamover_skid_buf__parameterized0\;\axi_dwidth_converter_v2_1_14_a_upsizer__parameterized0\;\axi_dwidth_converter_v2_1_14_axi_upsizer__parameterized0\;\axi_dwidth_converter_v2_1_14_top__parameterized0\;\axi_protocol_converter_v2_1_14_a_axi3_conv__parameterized0\;\axi_protocol_converter_v2_1_14_axi_protocol_converter__parameterized0\;\axi_protocol_converter_v2_1_14_b2s_simple_fifo__parameterized0\;\axi_protocol_converter_v2_1_14_b2s_simple_fifo__parameterized1\;\axi_protocol_converter_v2_1_14_b2s_simple_fifo__parameterized2\;\axi_register_slice_v2_1_14_axi_register_slice__parameterized0\;\axi_register_slice_v2_1_14_axi_register_slice__parameterized1\;\axi_register_slice_v2_1_14_axi_register_slice__parameterized2\;\axi_register_slice_v2_1_14_axi_register_slice__parameterized2_48\;\axi_register_slice_v2_1_14_axi_register_slice__parameterized2_49\;\axi_register_slice_v2_1_14_axi_register_slice__parameterized3\;\axi_register_slice_v2_1_14_axic_register_slice__parameterized10\;\axi_register_slice_v2_1_14_axic_register_slice__parameterized10_1\;\axi_register_slice_v2_1_14_axic_register_slice__parameterized12\;\axi_register_slice_v2_1_14_axic_register_slice__parameterized13\;\axi_register_slice_v2_1_14_axic_register_slice__parameterized2\;\axi_register_slice_v2_1_14_axic_register_slice__parameterized8\;\axi_register_slice_v2_1_14_axic_register_slice__parameterized8_64\;\axi_register_slice_v2_1_14_axic_register_slice__parameterized8_66\;\axi_register_slice_v2_1_14_axic_register_slice__parameterized9\;\axi_register_slice_v2_1_14_axic_register_slice__parameterized9_67\;\axis_data_fifo_v1_1_15_axis_data_fifo__xdcDup__1\;\blk_mem_gen_prim_width__parameterized0\;\blk_mem_gen_prim_width__parameterized0_16\;\blk_mem_gen_prim_wrapper__parameterized0\;\blk_mem_gen_prim_wrapper__parameterized0_17\;\cdc_sync__parameterized0\;\cdc_sync__parameterized0_0\;\cntr_incr_decr_addn_f__parameterized0\;\cntr_incr_decr_addn_f__parameterized0_74\;\cntr_incr_decr_addn_f__parameterized1\;\compare__parameterized0\;\compare__parameterized0_21\;\compare__parameterized0_22\;\compare__parameterized0_27\;\compare__parameterized0_28\;\compare__parameterized0_5\;\compare__parameterized0_6\;\compare__parameterized0_7\;\dmem__parameterized0\;\dmem__parameterized1\;\dynshreg_f__parameterized0\;\dynshreg_f__parameterized2\;\dynshreg_f__parameterized3\;\dynshreg_f__parameterized4\;\dynshreg_f__parameterized5\;\dynshreg_f__parameterized6\;\fifo_generator_ramfifo__parameterized0\;\fifo_generator_ramfifo__parameterized1\;\fifo_generator_ramfifo__parameterized2\;\fifo_generator_ramfifo__parameterized2__xdcDup__1\;\fifo_generator_top__parameterized0\;\fifo_generator_top__parameterized1\;\fifo_generator_top__parameterized2\;\fifo_generator_top__parameterized2__xdcDup__1\;\fifo_generator_v13_2_0__parameterized0\;\fifo_generator_v13_2_0__parameterized1\;\fifo_generator_v13_2_0__parameterized2\;\fifo_generator_v13_2_0__parameterized2__xdcDup__1\;\fifo_generator_v13_2_0_synth__parameterized0\;\fifo_generator_v13_2_0_synth__parameterized1\;\fifo_generator_v13_2_0_synth__parameterized2\;\fifo_generator_v13_2_0_synth__parameterized2__xdcDup__1\;\generic_baseblocks_v2_1_0_mux_enc__parameterized2\;\generic_baseblocks_v2_1_0_mux_enc__parameterized2_70\;\memory__parameterized0\;\memory__parameterized1\;\memory__parameterized2\;\memory__parameterized2_10\;\rd_bin_cntr__parameterized0\;\rd_bin_cntr__parameterized0_26\;\rd_fwft__parameterized0\;\rd_fwft__parameterized0_24\;\rd_logic__parameterized0\;\rd_logic__parameterized0_8\;\rd_status_flags_ss__parameterized0\;\rd_status_flags_ss__parameterized0_25\;\reset_blk_ramfifo__parameterized0\;\reset_blk_ramfifo__parameterized0__xdcDup__1\;\reset_blk_ramfifo__xdcDup__1\;\reset_blk_ramfifo__xdcDup__2\;\srl_fifo_f__parameterized0\;\srl_fifo_f__parameterized1\;\srl_fifo_f__parameterized2\;\srl_fifo_f__parameterized3\;\srl_fifo_f__parameterized4\;\srl_fifo_f__parameterized5\;\srl_fifo_f__parameterized6\;\srl_fifo_rbu_f__parameterized0\;\srl_fifo_rbu_f__parameterized1\;\srl_fifo_rbu_f__parameterized2\;\srl_fifo_rbu_f__parameterized3\;\srl_fifo_rbu_f__parameterized4\;\srl_fifo_rbu_f__parameterized5\;\srl_fifo_rbu_f__parameterized6\;\sync_fifo_fg__parameterized0\;\sync_fifo_fg__parameterized1\;\wr_bin_cntr__parameterized0\;\wr_bin_cntr__parameterized0_20\;\wr_logic__parameterized0\;\wr_logic__parameterized0_9\;\wr_status_flags_ss__parameterized0\;\wr_status_flags_ss__parameterized0_19\;\xpm_cdc_async_rst__3\;\xpm_cdc_async_rst__4\;\xpm_cdc_sync_rst__2\;\xpm_counter_updn__parameterized1\;\xpm_counter_updn__parameterized1_94\;\xpm_counter_updn__parameterized2\;\xpm_counter_updn__parameterized2_81\;\xpm_counter_updn__parameterized2_95\;\xpm_counter_updn__parameterized2_98\;\xpm_counter_updn__parameterized3\;\xpm_counter_updn__parameterized3_82\;\xpm_counter_updn__parameterized3_96\;\xpm_counter_updn__parameterized3_99\;\xpm_counter_updn__parameterized6\;\xpm_counter_updn__parameterized6_77\;\xpm_counter_updn__parameterized7\;\xpm_counter_updn__parameterized7_78\;\xpm_fifo_base__parameterized0\;\xpm_fifo_base__parameterized1\;\xpm_fifo_sync__parameterized1\;\xpm_fifo_sync__parameterized3\;\xpm_memory_base__parameterized0\;\xpm_memory_base__parameterized1\;adau1761_configuraiton_data;adau1761_interface;adau1761_izedboard;audio_top;axi_crossbar_v2_1_15_addr_arbiter;axi_crossbar_v2_1_15_addr_arbiter_46;axi_crossbar_v2_1_15_axi_crossbar;axi_crossbar_v2_1_15_crossbar;axi_crossbar_v2_1_15_decerr_slave;axi_crossbar_v2_1_15_si_transactor;axi_crossbar_v2_1_15_splitter;axi_crossbar_v2_1_15_splitter_54;axi_crossbar_v2_1_15_wdata_mux;axi_crossbar_v2_1_15_wdata_router;axi_crossbar_v2_1_15_wdata_router_51;axi_crossbar_v2_1_15_wdata_router_53;axi_data_fifo_v2_1_13_axic_fifo;axi_data_fifo_v2_1_13_axic_reg_srl_fifo;axi_data_fifo_v2_1_13_axic_reg_srl_fifo_56;axi_data_fifo_v2_1_13_axic_reg_srl_fifo_59;axi_data_fifo_v2_1_13_fifo_gen;axi_data_fifo_v2_1_13_ndeep_srl_61;axi_data_fifo_v2_1_13_ndeep_srl_62;axi_data_fifo_v2_1_13_ndeep_srl_63;axi_datamover;axi_datamover_addr_cntl;axi_datamover_cmd_status;axi_datamover_fifo;axi_datamover_fifo_87;axi_datamover_ibttcc;axi_datamover_indet_btt;axi_datamover_mm2s_full_wrap;axi_datamover_mssai_skid_buf;axi_datamover_pcc;axi_datamover_rd_sf;axi_datamover_rd_status_cntl;axi_datamover_rddata_cntl;axi_datamover_reset;axi_datamover_reset_85;axi_datamover_s2mm_full_wrap;axi_datamover_s2mm_realign;axi_datamover_s2mm_scatter;axi_datamover_sfifo_autord;axi_datamover_skid2mm_buf;axi_datamover_skid_buf;axi_datamover_skid_buf_84;axi_datamover_slice;axi_datamover_wr_status_cntl;axi_datamover_wrdata_cntl;axi_dma;axi_dma_lite_if;axi_dma_mm2s_cmdsts_if;axi_dma_mm2s_mngr;axi_dma_mm2s_sts_mngr;axi_dma_reg_module;axi_dma_register;axi_dma_register_s2mm;axi_dma_reset;axi_dma_reset_72;axi_dma_rst_module;axi_dma_s2mm_cmdsts_if;axi_dma_s2mm_mngr;axi_dma_s2mm_sts_mngr;axi_dma_smple_sm;axi_dma_smple_sm_102;axi_dwidth_converter_v2_1_14_a_upsizer;axi_dwidth_converter_v2_1_14_axi_upsizer;axi_dwidth_converter_v2_1_14_r_upsizer;axi_dwidth_converter_v2_1_14_top;axi_dwidth_converter_v2_1_14_w_upsizer;axi_protocol_converter_v2_1_14_a_axi3_conv;axi_protocol_converter_v2_1_14_axi3_conv;axi_protocol_converter_v2_1_14_axi_protocol_converter;axi_protocol_converter_v2_1_14_b2s;axi_protocol_converter_v2_1_14_b2s_ar_channel;axi_protocol_converter_v2_1_14_b2s_aw_channel;axi_protocol_converter_v2_1_14_b2s_b_channel;axi_protocol_converter_v2_1_14_b2s_cmd_translator;axi_protocol_converter_v2_1_14_b2s_cmd_translator_2;axi_protocol_converter_v2_1_14_b2s_incr_cmd;axi_protocol_converter_v2_1_14_b2s_incr_cmd_3;axi_protocol_converter_v2_1_14_b2s_r_channel;axi_protocol_converter_v2_1_14_b2s_rd_cmd_fsm;axi_protocol_converter_v2_1_14_b2s_simple_fifo;axi_protocol_converter_v2_1_14_b2s_wr_cmd_fsm;axi_protocol_converter_v2_1_14_b2s_wrap_cmd;axi_protocol_converter_v2_1_14_b2s_wrap_cmd_4;axi_protocol_converter_v2_1_14_b_downsizer;axi_protocol_converter_v2_1_14_w_axi3_conv;axi_register_slice_v2_1_14_axi_register_slice;axi_register_slice_v2_1_14_axic_register_slice;axi_register_slice_v2_1_14_axic_register_slice_30;axis_data_fifo_v1_1_15_axis_data_fifo;blk_mem_gen_generic_cstr;blk_mem_gen_generic_cstr_14;blk_mem_gen_prim_width;blk_mem_gen_prim_width_15;blk_mem_gen_prim_wrapper;blk_mem_gen_prim_wrapper_18;blk_mem_gen_top;blk_mem_gen_top_13;blk_mem_gen_v8_4_0;blk_mem_gen_v8_4_0_11;blk_mem_gen_v8_4_0_synth;blk_mem_gen_v8_4_0_synth_12;cdc_sync;cdc_sync_73;clocking;cntr_incr_decr_addn_f;cntr_incr_decr_addn_f_75;cntr_incr_decr_addn_f_76;cntr_incr_decr_addn_f_86;cntr_incr_decr_addn_f_91;cntr_incr_decr_addn_f_93;design_1;design_1_audio_top_0_0;design_1_auto_pc_0;design_1_auto_pc_1;design_1_auto_us_0;design_1_auto_us_1;design_1_axi_dma_0_1;design_1_axi_interconnect_1_0;design_1_axis_data_fifo_0_1;design_1_axis_data_fifo_1_0;design_1_processing_system7_0_1;design_1_ps7_0_axi_periph_0;design_1_rst_ps7_0_100m_2;design_1_signal_multiplexer_0_0;design_1_wrapper;design_1_xbar_0;dmem;dynshreg_f;dynshreg_f_92;fifo_generator_ramfifo;fifo_generator_top;fifo_generator_v13_2_0;fifo_generator_v13_2_0_synth;generic_baseblocks_v2_1_0_command_fifo;generic_baseblocks_v2_1_0_command_fifo_31;i2c;i2s_data_interface;i3c2;lpf;m00_couplers_imp_1fdljby;memory;proc_sys_reset;processing_system7_v5_5_processing_system7;rd_bin_cntr;rd_bin_cntr_38;rd_bin_cntr_45;rd_fwft;rd_fwft_36;rd_fwft_43;rd_logic;rd_logic_32;rd_logic_39;rd_status_flags_ss;rd_status_flags_ss_37;rd_status_flags_ss_44;reset_blk_ramfifo;s00_couplers_imp_hs4n6k;s00_couplers_imp_uyskka;s01_couplers_imp_1cmtc59;sequence_psr;signal_multiplexer;srl_fifo_f;srl_fifo_f_89;srl_fifo_rbu_f;srl_fifo_rbu_f_90;sync_fifo_fg;upcnt_n;wr_bin_cntr;wr_bin_cntr_35;wr_bin_cntr_42;wr_logic;wr_logic_33;wr_logic_40;wr_status_flags_ss;wr_status_flags_ss_34;wr_status_flags_ss_41;xpm_cdc_async_rst;xpm_cdc_sync_rst;xpm_fifo_base;xpm_fifo_rst;xpm_fifo_rst_101;xpm_fifo_rst_83;xpm_fifo_sync;xpm_memory_base,,,,,,,,
U:/ENSC_452/adaptive_noise_cancellation/adaptive_noise_cancellation.sim/sim_1/impl/func/xsim/glbl.v,1507081072,verilog,,,,glbl,,axi_protocol_checker_v2_0_0;axi_vip_v1_1_0;processing_system7_vip_v1_0_2;smartconnect_v1_0;xilinx_vip,,,,,,
