// TI File $Revision: /main/1 $
// Checkin $Date: February 1, 2008   10:00:05 $
//###########################################################################
//
// FILE:   DSP2834x_Spi.c
//
// TITLE:  DSP2834x SPI Initialization & Support Functions.
//
//###########################################################################
// $TI Release: 2834x Header Files V1.12 $
// $Release Date: March 2011 $
//###########################################################################

#include "DSP2834x_Device.h"     // DSP2834x Headerfile Include File
#include "DSP2834x_Examples.h"   // DSP2834x Examples Include File

//---------------------------------------------------------------------------
// InitSPI:
//---------------------------------------------------------------------------
// This function initializes the SPI(s) to a known state.
//
void InitSpi(void)
{
   // Initialize SPI-A/B/C/D

   //tbd...

}

//---------------------------------------------------------------------------
// Example: InitSpiGpio:
//---------------------------------------------------------------------------
// This function initializes GPIO pins to function as SPI pins
//
// Each GPIO pin can be configured as a GPIO pin or up to 3 different
// peripheral functional pins. By default all pins come up as GPIO
// inputs after reset.
//
// Caution:
// For each SPI peripheral
// Only one GPIO pin should be enabled for SPISOMO operation.
// Only one GPIO pin should be enabled for SPISOMI operation.
// Only one GPIO pin should be enabled for SPICLKA operation.
// Only one GPIO pin should be enabled for SPISTEA operation.
// Comment out other unwanted lines.

void InitSpiGpio()
{

   InitSpiaGpio();
#if DSP28_SPID
   InitSpidGpio();
#endif // endif DSP28_SPID
}

void InitSpiaGpio()
{

   EALLOW;
/* Enable internal pull-up for the selected pins */
// Pull-ups can be enabled or disabled by the user.
// This will enable the pullups for the specified pins.
// Comment out other unwanted lines.

    GpioCtrlRegs.GPAPUD.bit.GPIO16 = 0;   // Enable pull-up on GPIO16 (SPISIMOA)
    GpioCtrlRegs.GPAPUD.bit.GPIO17 = 0;   // Enable pull-up on GPIO17 (SPISOMIA)
    GpioCtrlRegs.GPAPUD.bit.GPIO18 = 0;   // Enable pull-up on GPIO18 (SPICLKA)
    GpioCtrlRegs.GPAPUD.bit.GPIO19 = 0;   // Enable pull-up on GPIO19 (SPISTEA)


//    GpioCtrlRegs.GPBPUD.bit.GPIO54 = 0;   // Enable pull-up on GPIO54 (SPISIMOA)
//    GpioCtrlRegs.GPBPUD.bit.GPIO55 = 0;   // Enable pull-up on GPIO55 (SPISOMIA)
//    GpioCtrlRegs.GPBPUD.bit.GPIO56 = 0;   // Enable pull-up on GPIO56 (SPICLKA)
//    GpioCtrlRegs.GPBPUD.bit.GPIO57 = 0;   // Enable pull-up on GPIO57 (SPISTEA)

/* Set qualification for selected pins to asynch only */
// This will select asynch (no qualification) for the selected pins.
// Comment out other unwanted lines.

    GpioCtrlRegs.GPAQSEL2.bit.GPIO16 = 3; // Asynch input GPIO16 (SPISIMOA)
    GpioCtrlRegs.GPAQSEL2.bit.GPIO17 = 3; // Asynch input GPIO17 (SPISOMIA)
    GpioCtrlRegs.GPAQSEL2.bit.GPIO18 = 3; // Asynch input GPIO18 (SPICLKA)
    GpioCtrlRegs.GPAQSEL2.bit.GPIO19 = 3; // Asynch input GPIO19 (SPISTEA)

//    GpioCtrlRegs.GPBQSEL2.bit.GPIO54 = 3; // Asynch input GPIO16 (SPISIMOA)
//    GpioCtrlRegs.GPBQSEL2.bit.GPIO55 = 3; // Asynch input GPIO17 (SPISOMIA)
//    GpioCtrlRegs.GPBQSEL2.bit.GPIO56 = 3; // Asynch input GPIO18 (SPICLKA)
//    GpioCtrlRegs.GPBQSEL2.bit.GPIO57 = 3; // Asynch input GPIO19 (SPISTEA)


/* Configure SPI-A pins using GPIO regs*/
// This specifies which of the possible GPIO pins will be SPI functional pins.
// Comment out other unwanted lines.

    GpioCtrlRegs.GPAMUX2.bit.GPIO16 = 1; // Configure GPIO16 as SPISIMOA
    GpioCtrlRegs.GPAMUX2.bit.GPIO17 = 1; // Configure GPIO17 as SPISOMIA
    GpioCtrlRegs.GPAMUX2.bit.GPIO18 = 1; // Configure GPIO18 as SPICLKA
    GpioCtrlRegs.GPAMUX2.bit.GPIO19 = 1; // Configure GPIO19 as SPISTEA

//    GpioCtrlRegs.GPBMUX2.bit.GPIO54 = 1; // Configure GPIO54 as SPISIMOA
//    GpioCtrlRegs.GPBMUX2.bit.GPIO55 = 1; // Configure GPIO55 as SPISOMIA
//    GpioCtrlRegs.GPBMUX2.bit.GPIO56 = 1; // Configure GPIO56 as SPICLKA
//    GpioCtrlRegs.GPBMUX2.bit.GPIO57 = 1; // Configure GPIO57 as SPISTEA

    EDIS;
}

#if DSP28_SPID
void InitSpidGpio()
{
   EALLOW;
/* Enable internal pull-up for the selected pins */
// Pull-ups can be enabled or disabled disabled by the user.
// This will enable the pullups for the specified pins.
// Comment out other unwanted lines.

    GpioCtrlRegs.GPBPUD.bit.GPIO48 = 0;    // Enable pull-up on GPIO48 (SPISIMOD)
    GpioCtrlRegs.GPBPUD.bit.GPIO49 = 0;    // Enable pull-up on GPIO49 (SPISOMID)
    GpioCtrlRegs.GPBPUD.bit.GPIO50 = 0;    // Enable pull-up on GPIO50 (SPICLKD)
    GpioCtrlRegs.GPBPUD.bit.GPIO51 = 0;    // Enable pull-up on GPIO51 (SPISTED)

/* Set qualification for selected pins to asynch only */
// This will select asynch (no qualification) for the selected pins.
// Comment out other unwanted lines.

    GpioCtrlRegs.GPBQSEL2.bit.GPIO48 = 3;   // Asynch input GPIO48 (SPISIMOD)
    GpioCtrlRegs.GPBQSEL2.bit.GPIO49 = 3;   // Asynch input GPIO49 (SPISOMID)
    GpioCtrlRegs.GPBQSEL2.bit.GPIO50 = 3;   // Asynch input GPIO50 (SPICLKD)
    GpioCtrlRegs.GPBQSEL2.bit.GPIO51 = 3;   // Asynch input GPIO51 (SPISTED)

/* Configure SPI-D pins using GPIO regs*/
// This specifies which of the possible GPIO pins will be SPI functional pins.
// Comment out other unwanted lines.

    GpioCtrlRegs.GPBMUX2.bit.GPIO48 = 3;   // Configure GPIO48 as SPISIMOD
    GpioCtrlRegs.GPBMUX2.bit.GPIO49 = 3;   // Configure GPIO49 as SPISOMID
    GpioCtrlRegs.GPBMUX2.bit.GPIO50 = 3;   // Configure GPIO50 as SPICLKD
    GpioCtrlRegs.GPBMUX2.bit.GPIO51 = 3;   // Configure GPIO51 as SPISTED

    EDIS;
}
#endif // endif DSP28_SPID

//SPI block ======================================================================
void spi_init(void)
{
	SpiaRegs.SPICCR.bit.SPISWRESET = 0; // clear this bit before the changes

	SpiaRegs.SPIFFTX.bit.TXFIFO = 0;
	SpiaRegs.SPIRXBUF = 0;
	SpiaRegs.SPITXBUF = 0;

	//SpiaRegs.SPICCR.all
	SpiaRegs.SPICCR.bit.SPICHAR = 0x7; //Character lenght - 8 bits
	SpiaRegs.SPICCR.bit.SPILBK = 0;
	SpiaRegs.SPICCR.bit.CLKPOLARITY = 0;

	//SpiaRegs.SPICTL.all
	SpiaRegs.SPICTL.bit.SPIINTENA = 0;
	SpiaRegs.SPICTL.bit.TALK = 1;
	SpiaRegs.SPICTL.bit.MASTER_SLAVE = 1;
	SpiaRegs.SPICTL.bit.CLK_PHASE = 1;
	SpiaRegs.SPICTL.bit.OVERRUNINTENA = 0;

	SpiaRegs.SPIBRR =0x007F;
    //SpiaRegs.SPICCR.all =0x009F;		         // Relinquish SPI from Reset
	SpiaRegs.SPICCR.bit.SPISWRESET = 1;	// set this bit before resuming operation

    SpiaRegs.SPIPRI.bit.FREE = 2;                // Set so breakpoints don't disturb xmission
    //SpiaRegs.SPIPRI.bit.SOFT = 2;
    EALLOW;
   	//	 GpioCtrlRegs.GPAPUD.all &= 0xFFF0FFFF;
   		// GpioCtrlRegs.GPAMUX2.all |= 0x00000015;
   		 //GpioCtrlRegs.GPAQSEL2.all |= 0x0000003F;
   	    // IOPORT as output pin instead of SPISTE
   	    GpioCtrlRegs.GPAMUX2.bit.GPIO19 = 0;
   	    GpioCtrlRegs.GPADIR.bit.GPIO19 = 1;
   	    GpioDataRegs.GPASET.bit.GPIO19 = 1;
   	EDIS;
}
//===========================================================================
// End of file.
//===========================================================================
