// Seed: 1872080960
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output supply1 id_6;
  assign module_1.id_0 = 0;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign module_2.id_2 = 0;
  assign id_6 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    output logic id_1,
    output wire id_2,
    output supply0 id_3
);
  always begin : LABEL_0
    id_1 <= -1;
  end
  logic id_5;
  and primCall (id_1, id_5, id_0);
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd27
) (
    input wand id_0,
    input supply1 _id_1,
    output supply1 id_2,
    output supply0 id_3,
    input wor id_4,
    input wire id_5
);
  wire id_7;
  assign id_2 = -1;
  wire [-1  &  id_1 : 1] id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_8,
      id_7,
      id_7,
      id_7
  );
  wire id_9;
  ;
  wire id_10;
  ;
endmodule
