// Seed: 3689226143
module module_0 (
    input  tri1 id_0,
    input  wand id_1,
    output tri0 id_2,
    output wand id_3
);
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input  wor   id_1,
    output wor   id_2,
    output tri0  id_3,
    output wor   id_4,
    output wire  id_5,
    output uwire id_6,
    id_10,
    input  tri0  id_7,
    output uwire id_8
);
  assign id_6 = 1'b0;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_4,
      id_8
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  input wire id_26;
  inout wire id_25;
  input wire id_24;
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  supply0 id_6 = 1;
  integer id_7 (id_1);
  assign id_4 = -1;
  module_2 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_5,
      id_6,
      id_6,
      id_6,
      id_5,
      id_6,
      id_6,
      id_5,
      id_5,
      id_5,
      id_5,
      id_2,
      id_2,
      id_6,
      id_4,
      id_5,
      id_6,
      id_2,
      id_6,
      id_6,
      id_5,
      id_5,
      id_6
  );
endmodule
