
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.0.43.3

// backanno -o FINALPROJECT_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui FINALPROJECT_impl_1.udb 
// Netlist created on Sun Dec  3 16:27:25 2023
// Netlist written on Sun Dec  3 16:27:35 2023
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top ( rgb, VSYNC, HSYNC, output_freq, nes_latch, nes_clk, leds, clk, 
             nes_data );
  input  clk, nes_data;
  output [5:0] rgb;
  output VSYNC, HSYNC, output_freq, nes_latch, nes_clk;
  output [7:0] leds;
  wire   \gravity_1.n7048 , VCC_net, \gravity_1.velocity[5] , 
         \gravity_1.n62[0] , \gravity_1.n3959 , \gravity_1.n7063 , 
         \gravity_1.velocity[15] , \gravity_1.n3967 , \gravity_1.velocity[14] , 
         \gravity_1.n62[9] , \gravity_1.n62[10] , \gravity_1.n7060 , 
         \gravity_1.velocity[13] , \gravity_1.n3965 , \gravity_1.velocity[12] , 
         \gravity_1.n62[7] , \gravity_1.n62[8] , \gravity_1.n7057 , 
         \gravity_1.velocity[11] , \gravity_1.n3963 , \gravity_1.velocity[10] , 
         \gravity_1.n62[5] , \gravity_1.n62[6] , \gravity_1.n7054 , 
         \gravity_1.velocity[9] , \gravity_1.n3961 , \gravity_1.velocity[8] , 
         \gravity_1.n62[3] , \gravity_1.n62[4] , \gravity_1.n7051 , 
         \gravity_1.velocity[7] , \gravity_1.velocity[6] , \gravity_1.n62[1] , 
         \gravity_1.n62[2] , \gravity_1.birdpos_9__N_125[21] , 
         \gravity_1.birdpos_9__N_125[20] , \gravity_1.n7126 , \birdpos[9] , 
         \gravity_1.n4048 , \birdpos[8] , rgb_c_0_N_212, VSYNC_c, 
         \gravity_1.birdpos_9__N_125[19] , \gravity_1.birdpos_9__N_125[18] , 
         \gravity_1.n7123 , \birdpos[7] , \gravity_1.dt[19] , 
         \gravity_1.n4046 , \birdpos[6] , \gravity_1.dt[18] , 
         \gravity_1.birdpos_9__N_125[17] , \gravity_1.birdpos_9__N_125[16] , 
         \gravity_1.n7120 , \birdpos[5] , \gravity_1.dt[17] , 
         \gravity_1.n4044 , \birdpos[4] , \gravity_1.dt[16] , 
         \gravity_1.birdpos_9__N_125[15] , \gravity_1.birdpos_9__N_125[14] , 
         \gravity_1.n7117 , \birdpos[3] , \gravity_1.dt[15] , 
         \gravity_1.n4042 , \birdpos[2] , \gravity_1.dt[14] , 
         \gravity_1.birdpos_9__N_125[13] , \gravity_1.birdpos_9__N_125[12] , 
         \gravity_1.n7114 , \birdpos[1] , \gravity_1.dt[13] , 
         \gravity_1.n4040 , \birdpos[0] , \gravity_1.dt[12] , 
         \gravity_1.birdpos_9__N_125[11] , \gravity_1.birdpos_9__N_125[10] , 
         \gravity_1.n7111 , \gravity_1.n11 , \gravity_1.dt[11] , 
         \gravity_1.n4038 , \gravity_1.n12 , \gravity_1.dt[10] , 
         \gravity_1.birdpos_9__N_125[9] , \gravity_1.n7108 , \gravity_1.n13 , 
         \gravity_1.dt[9] , \vga_1.column_9__N_21[9] , \vga_1.n7021 , 
         \vga_1.n3926 , \column[9] , \vga_1.column_0__N_49 , 
         \vga_1.column_0__N_50 , vga_clk, \vga_1.row_9__N_1[9] , \vga_1.n7141 , 
         \vga_1.n4017 , \row[9] , \vga_1.column_9__N_21[8] , 
         \vga_1.column_9__N_21[7] , \vga_1.n7018 , \column[8] , \vga_1.n3924 , 
         \column[7] , \vga_1.row_9__N_1[8] , \vga_1.row_9__N_1[7] , 
         \vga_1.n7138 , \row[8] , \vga_1.n4015 , \row[7] , 
         \vga_1.column_9__N_21[6] , \vga_1.column_9__N_21[5] , \vga_1.n7015 , 
         \column[6] , \vga_1.n3922 , \column[5] , \vga_1.row_9__N_1[6] , 
         \vga_1.row_9__N_1[5] , \vga_1.n7135 , \row[6] , \vga_1.n4013 , 
         \row[5] , \vga_1.row_9__N_1[4] , \vga_1.row_9__N_1[3] , \vga_1.n7132 , 
         \row[4] , \vga_1.n4011 , \row[3] , \vga_1.row_9__N_1[2] , 
         \vga_1.row_9__N_1[1] , \vga_1.n7129 , \row[2] , \vga_1.n4009 , 
         \row[1] , \vga_1.row_9__N_1[0] , \vga_1.n7006 , \row[0] , 
         \vga_1.column_9__N_21[4] , \vga_1.column_9__N_21[3] , \vga_1.n7012 , 
         \column[4] , \vga_1.n3920 , \column[3] , \vga_1.column_9__N_21[2] , 
         \vga_1.column_9__N_21[1] , \vga_1.n7009 , \column[2] , \vga_1.n3918 , 
         \column[1] , \vga_1.column_9__N_21[0] , \vga_1.n6985 , \column[0] , 
         \tower_1.towerxpos_9__N_51[1] , \tower_1.n6991 , \towerxpos[1] , 
         \tower_1.towerxpos_1__N_77 , \tower_1.n3989 , \tower_1.n6901 , 
         \tower_1.towerypos_9__N_80[7] , \tower_1.towerypos_6__N_97 , 
         \tower_1.towerypos_9__N_80[6] , \towerypos[6] , \towerypos[7] , 
         \tower_1.towerypos_8__N_86 , \tower_1.n6892 , 
         \tower_1.towerypos_9__N_80[5] , \tower_1.towerypos_4__N_109 , 
         \tower_1.towerypos_9__N_80[4] , \towerypos[4] , \towerypos[5] , 
         \tower_1.n6871 , \tower_1.towerypos_9__N_80[3] , 
         \tower_1.towerypos_2__N_119 , \tower_1.counter[2] , \towerypos[2] , 
         \towerypos[3] , \tower_1.towerypos_0__N_124[9] , \tower_1.n7078 , 
         \tower_1.n3956 , \tower_1.counter[9] , \tower_1.n6865 , 
         \tower_1.counter[1] , \towerypos[1] , \tower_1.towerypos_0__N_124[8] , 
         \tower_1.towerypos_0__N_124[7] , \tower_1.n7075 , 
         \tower_1.counter[8] , \tower_1.n3954 , \tower_1.counter[7] , 
         \tower_1.towerypos_0__N_124[6] , \tower_1.towerypos_0__N_124[5] , 
         \tower_1.n7072 , \tower_1.counter[6] , \tower_1.n3952 , 
         \tower_1.counter[5] , \tower_1.towerypos_0__N_124[4] , 
         \tower_1.towerypos_0__N_124[3] , \tower_1.n7069 , 
         \tower_1.counter[4] , \tower_1.n3950 , \tower_1.counter[3] , 
         \tower_1.towerypos_0__N_124[2] , \tower_1.towerypos_0__N_124[1] , 
         \tower_1.n7066 , \tower_1.n3948 , \tower_1.towerypos_0__N_124[0] , 
         \tower_1.n7000 , \towerypos[0] , \tower_1.n6913 , \tower_1.n4056 , 
         \tower_1.n457 , \tower_1.n1366[8] , \tower_1.n6910 , 
         \tower_1.towerypos_9__N_80[8] , \towerypos[8] , \towerypos[9] , 
         \tower_1.n6904 , \tower_1.n458 , \tower_1.n4054 , \tower_1.n459 , 
         \tower_1.n1366[6] , \tower_1.n1366[7] , \tower_1.n6895 , 
         \tower_1.n460 , \tower_1.n4052 , \tower_1.n461 , \tower_1.n1366[4] , 
         \tower_1.n1366[5] , \tower_1.n6874 , \tower_1.n1366[3] , 
         \tower_1.towerxpos_9__N_51[9] , \tower_1.towerxpos_9__N_51[8] , 
         \tower_1.n7084 , \towerxpos[9] , \tower_1.n3995 , \towerxpos[8] , 
         \tower_1.towerxpos_9__N_51[7] , \tower_1.towerxpos_9__N_51[6] , 
         \tower_1.n7024 , \towerxpos[7] , \tower_1.n3993 , \towerxpos[6] , 
         \tower_1.towerxpos_9__N_51[5] , \tower_1.towerxpos_9__N_51[4] , 
         \tower_1.n6997 , \towerxpos[5] , \tower_1.n3991 , \towerxpos[4] , 
         \tower_1.towerxpos_9__N_51[3] , \tower_1.towerxpos_9__N_51[2] , 
         \tower_1.n6994 , \towerxpos[3] , \towerxpos[2] , \tower_1.n6886 , 
         \tower_1.n4035 , \tower_1.n445[9] , \tower_1.n6883 , \tower_1.n4033 , 
         \tower_1.n445[7] , \tower_1.n445[8] , \tower_1.n6880 , 
         \tower_1.n4031 , \tower_1.n445[5] , \tower_1.n445[6] , 
         \tower_1.n6877 , \tower_1.n445[4] , \nes_1.counter_8__N_198[16] , 
         \nes_1.counter_8__N_198[15] , \nes_1.n7105 , \nes_1.NEScount[7] , 
         \nes_1.n3985 , \nes_1.NEScount[6] , \nes_1.clk , 
         \nes_1.counter_8__N_198[14] , \nes_1.counter_8__N_198[13] , 
         \nes_1.n7102 , \nes_1.NEScount[5] , \nes_1.n3983 , 
         \nes_1.NEScount[4] , \nes_1.counter_8__N_198[12] , 
         \nes_1.counter_8__N_198[11] , \nes_1.n7099 , \nes_1.NEScount[3] , 
         \nes_1.n3981 , \nes_1.NEScount[2] , \nes_1.counter_8__N_198[10] , 
         \nes_1.counter_8__N_198[9] , \nes_1.n7096 , \nes_1.NEScount[1] , 
         \nes_1.n3979 , \nes_1.NEScount[0] , \nes_1.counter_8__N_198[8] , 
         \nes_1.counter_8__N_198[7] , \nes_1.n7093 , \nes_1.counter[8] , 
         \nes_1.n3977 , \nes_1.n10 , \nes_1.counter_8__N_198[6] , 
         \nes_1.counter_8__N_198[5] , \nes_1.n7090 , \nes_1.n11 , 
         \nes_1.n3975 , \nes_1.n12 , \nes_1.counter_8__N_198[4] , 
         \nes_1.counter_8__N_198[3] , \nes_1.n7087 , \nes_1.n13 , 
         \nes_1.n3973 , \nes_1.n14 , \nes_1.counter_8__N_198[2] , 
         \nes_1.counter_8__N_198[1] , \nes_1.n7081 , \nes_1.n15 , 
         \nes_1.n3971 , \nes_1.n16 , \nes_1.counter_8__N_198[0] , 
         \nes_1.n7003 , \nes_1.n17 , \pattern_gen_1.n6949 , 
         \pattern_gen_1.n3914 , \pattern_gen_1.n52_c[7] , 
         \pattern_gen_1.n52_c[8] , \pattern_gen_1.n6946 , 
         \pattern_gen_1.n3912 , \pattern_gen_1.n52_c[5] , 
         \pattern_gen_1.n52_c[6] , \pattern_gen_1.n6982 , 
         \pattern_gen_1.n4028 , \pattern_gen_1.n19 , 
         \pattern_gen_1.n52_adj_298[8] , \pattern_gen_1.cout , 
         \pattern_gen_1.n6943 , \pattern_gen_1.n3910 , 
         \pattern_gen_1.n52_c[3] , \pattern_gen_1.n52_c[4] , 
         \pattern_gen_1.n6940 , \pattern_gen_1.n3908 , 
         \pattern_gen_1.n52_c[1] , \pattern_gen_1.n52_c[2] , 
         \pattern_gen_1.n6976 , \pattern_gen_1.n1[8] , 
         \pattern_gen_1.n52_adj_298[7] , \pattern_gen_1.n4026 , n15, 
         \pattern_gen_1.n52_adj_298[6] , \pattern_gen_1.n6970 , n13, 
         \pattern_gen_1.n52_adj_298[5] , \pattern_gen_1.n4024 , 
         \pattern_gen_1.n1[5] , \pattern_gen_1.n52_adj_298[4] , 
         \pattern_gen_1.n6964 , n9, \pattern_gen_1.n52_adj_298[3] , 
         \pattern_gen_1.n4022 , n4, \pattern_gen_1.n52_adj_298[2] , 
         \pattern_gen_1.n6937 , \pattern_gen_1.n52_c[0] , 
         \pattern_gen_1.n6955 , n6, \pattern_gen_1.n52_adj_298[1] , 
         \pattern_gen_1.n4020 , n2, \pattern_gen_1.n52_adj_298[0] , 
         \pattern_gen_1.n6952 , \pattern_gen_1.n2_adj_291 , 
         \pattern_gen_1.n6928 , \pattern_gen_1.n3904 , n44, n43, 
         \pattern_gen_1.n6925 , \pattern_gen_1.n3902 , n46, n45, 
         \pattern_gen_1.n6979 , \pattern_gen_1.n4005 , \pattern_gen_1.n6973 , 
         \pattern_gen_1.n4003 , \pattern_gen_1.n6922 , \pattern_gen_1.n3900 , 
         n48, n47, \pattern_gen_1.n6967 , \pattern_gen_1.n4001 , 
         \pattern_gen_1.n6919 , \pattern_gen_1.n3898 , n50, n49, 
         \pattern_gen_1.n6916 , n51, \pattern_gen_1.n6961 , 
         \pattern_gen_1.n3999 , \pattern_gen_1.n6958 , \gamestate_1.n6907 , 
         \gamestate_1.n3944 , \gamestate_1.n52_adj_237[7] , 
         \gamestate_1.n52_adj_237[8] , \gamestate_1.n6898 , 
         \gamestate_1.n3942 , \gamestate_1.n52_adj_237[5] , 
         \gamestate_1.n52_adj_237[6] , \gamestate_1.n6889 , 
         \gamestate_1.n3940 , \gamestate_1.n52_adj_237[3] , 
         \gamestate_1.n52_adj_237[4] , \gamestate_1.n6868 , 
         \gamestate_1.n3938 , \gamestate_1.n52_adj_237[1] , 
         \gamestate_1.n52_adj_237[2] , \gamestate_1.n6862 , 
         \gamestate_1.n52_adj_237[0] , \gravity_1.velocity_15__N_145[5] , 
         \gravity_1.velocity_15__N_145[6] , leds_c_0, \gravity_1.n5 , 
         \gravity_1.velocity_5__N_177 , \gravity_1.velocity_15__N_145[8] , 
         \gravity_1.velocity_15__N_145[7] , \gravity_1.velocity_15__N_145[10] , 
         \gravity_1.velocity_15__N_145[9] , \gravity_1.velocity_15__N_145[12] , 
         \gravity_1.velocity_15__N_145[11] , 
         \gravity_1.velocity_15__N_145[14] , 
         \gravity_1.velocity_15__N_145[13] , 
         \gravity_1.velocity_15__N_145[15] , 
         \gravity_1.velocity[6].sig_001.FeedThruLUT , 
         \gravity_1.velocity[5].sig_000.FeedThruLUT , 
         \gravity_1.velocity[8].sig_003.FeedThruLUT , 
         \gravity_1.velocity[7].sig_002.FeedThruLUT , 
         \gravity_1.velocity[10].sig_005.FeedThruLUT , 
         \gravity_1.velocity[9].sig_004.FeedThruLUT , 
         \gravity_1.velocity[12].sig_007.FeedThruLUT , 
         \gravity_1.velocity[11].sig_006.FeedThruLUT , 
         \gravity_1.velocity[14].sig_009.FeedThruLUT , 
         \gravity_1.velocity[13].sig_008.FeedThruLUT , 
         \gravity_1.velocity[15].sig_010.FeedThruLUT , 
         \nes_1.shiftReg_0__N_207 , \nes_1.shiftReg[0].sig_011.FeedThruLUT , 
         nes_data_c, \nes_1.shiftReg[0] , nes_clk_c, \nes_1.shiftReg[1] , 
         \nes_1.shiftReg[2].sig_013.FeedThruLUT , 
         \nes_1.shiftReg[1].sig_012.FeedThruLUT , \nes_1.shiftReg[2] , 
         \nes_1.shiftReg[3] , \nes_1.shiftReg[4].sig_015.FeedThruLUT , 
         \nes_1.shiftReg[3].sig_014.FeedThruLUT , \nes_1.shiftReg[4] , 
         \nes_1.shiftReg[5] , \nes_1.shiftReg[6].sig_017.FeedThruLUT , 
         \nes_1.shiftReg[5].sig_016.FeedThruLUT , \nes_1.shiftReg[6] , 
         \nes_1.shiftReg[7] , gameover, \gravity_1.n6 , \gravity_1.n5_adj_306 , 
         n1911, n6_adj_307, \gamestate_1.gameover_N_217 , \tower_1.n6_c , 
         \tower_1.n2565 , \tower_1.n467 , \pattern_gen_1.n18_adj_294 , 
         \pattern_gen_1.n56 , \pattern_gen_1.n18_adj_249 , \pattern_gen_1.n57 , 
         \gravity_1.n8 , \gravity_1.n22 , \gravity_1.n8_adj_304 , n1931, 
         \gamestate_1.n5647 , \gamestate_1.n37 , \gamestate_1.n4_adj_234 , 
         \gamestate_1.n5340 , \gamestate_1.n33 , \gravity_1.n8_adj_305 , 
         n4_adj_308, \pattern_gen_1.n2531 , n5050, \pattern_gen_1.n2549 , 
         \vga_1.n8 , \vga_1.n17 , \vga_1.n14 , \vga_1.n5348 , 
         \vga_1.valid_N_215 , \vga_1.n10 , \vga_1.n7 , \vga_1.n8_adj_303 , 
         \tower_1.n2563 , \tower_1.n5 , \gamestate_1.n1934 , n12, 
         \pattern_gen_1.n4_adj_295 , \pattern_gen_1.n2498 , 
         \nes_1.nes_clk_c_N_214 , \nes_1.nes_latch_c_N_213 , nes_latch_c, 
         leds_c_1, \pattern_gen_1.n4_c , \pattern_gen_1.n6_adj_239 , 
         \pattern_gen_1.n8 , \pattern_gen_1.n10 , \pattern_gen_1.n12 , 
         \pattern_gen_1.n14 , \pattern_gen_1.n16 , \pattern_gen_1.n18 , 
         \pattern_gen_1.n12_adj_240 , \pattern_gen_1.n18_adj_241 , 
         \pattern_gen_1.n4_adj_242 , \pattern_gen_1.n6_adj_243 , 
         \pattern_gen_1.n8_adj_244 , \pattern_gen_1.n10_adj_245 , 
         \pattern_gen_1.n12_adj_246 , \pattern_gen_1.n14_adj_247 , 
         \pattern_gen_1.n16_adj_248 , \pattern_gen_1.n6_adj_250 , 
         \pattern_gen_1.n8_adj_251 , \pattern_gen_1.n10_adj_252 , 
         \pattern_gen_1.n12_adj_253 , \pattern_gen_1.n14_adj_254 , 
         \pattern_gen_1.n16_adj_255 , \pattern_gen_1.n18_adj_258 , 
         \pattern_gen_1.n22 , \pattern_gen_1.n4_adj_259 , 
         \pattern_gen_1.n6_adj_261 , \pattern_gen_1.n8_adj_263 , 
         \pattern_gen_1.n10_adj_265 , \pattern_gen_1.n12_adj_269 , 
         \pattern_gen_1.n14_adj_274 , \pattern_gen_1.n16_adj_276 , 
         \pattern_gen_1.n18_adj_279 , \pattern_gen_1.n18_adj_282 , 
         \pattern_gen_1.n6_adj_280 , \pattern_gen_1.n21 , 
         \pattern_gen_1.n4_adj_283 , \pattern_gen_1.n6_adj_284 , 
         \pattern_gen_1.n8_adj_285 , \pattern_gen_1.n10_adj_286 , 
         \pattern_gen_1.n12_adj_287 , \pattern_gen_1.n14_adj_292 , 
         \pattern_gen_1.n16_adj_293 , valid, \pattern_gen_1.rgb_c_1_N_210[0] , 
         rgb_c_0, \gamestate_1.n5 , \gamestate_1.n4 , \gamestate_1.n6 , 
         \gamestate_1.n8 , \gamestate_1.n10 , \gamestate_1.n12_c , 
         \gamestate_1.n14 , \gamestate_1.n16 , \gamestate_1.n18 , 
         \gamestate_1.n4_adj_218 , \gamestate_1.n6_adj_220 , 
         \gamestate_1.n8_adj_222 , \gamestate_1.n10_adj_224 , 
         \gamestate_1.n12_adj_226 , \gamestate_1.n14_adj_228 , 
         \gamestate_1.n19 , \gamestate_1.n16_adj_230 , 
         \gamestate_1.n8_adj_232 , \gamestate_1.n5649 , \vga_1.valid_N_216 , 
         \vga_1.HSYNC_c_N_208 , \vga_1.valid_N_215$n0 , rgb_c_1, leds_c_7, 
         leds_c_2, \vga_1.n5053 , \vga_1.VSYNC_c_N_209 , \vga_1.n8_adj_302 , 
         leds_c_5, leds_c_6, leds_c_3, leds_c_4, HSYNC_c, clk_c, 
         \mypll_1.lscc_pll_inst.feedback_w , output_freq_c;

  gravity_1_SLICE_0 \gravity_1.SLICE_0 ( .D1(\gravity_1.n7048 ), .C1(VCC_net), 
    .B1(\gravity_1.velocity[5] ), .CIN1(\gravity_1.n7048 ), 
    .F1(\gravity_1.n62[0] ), .COUT1(\gravity_1.n3959 ), 
    .COUT0(\gravity_1.n7048 ));
  gravity_1_SLICE_1 \gravity_1.SLICE_1 ( .D1(\gravity_1.n7063 ), 
    .B1(\gravity_1.velocity[15] ), .D0(\gravity_1.n3967 ), 
    .B0(\gravity_1.velocity[14] ), .CIN0(\gravity_1.n3967 ), 
    .CIN1(\gravity_1.n7063 ), .F0(\gravity_1.n62[9] ), 
    .F1(\gravity_1.n62[10] ), .COUT0(\gravity_1.n7063 ));
  gravity_1_SLICE_2 \gravity_1.SLICE_2 ( .D1(\gravity_1.n7060 ), 
    .B1(\gravity_1.velocity[13] ), .D0(\gravity_1.n3965 ), 
    .B0(\gravity_1.velocity[12] ), .CIN0(\gravity_1.n3965 ), 
    .CIN1(\gravity_1.n7060 ), .F0(\gravity_1.n62[7] ), .F1(\gravity_1.n62[8] ), 
    .COUT1(\gravity_1.n3967 ), .COUT0(\gravity_1.n7060 ));
  gravity_1_SLICE_3 \gravity_1.SLICE_3 ( .D1(\gravity_1.n7057 ), 
    .B1(\gravity_1.velocity[11] ), .D0(\gravity_1.n3963 ), 
    .B0(\gravity_1.velocity[10] ), .CIN0(\gravity_1.n3963 ), 
    .CIN1(\gravity_1.n7057 ), .F0(\gravity_1.n62[5] ), .F1(\gravity_1.n62[6] ), 
    .COUT1(\gravity_1.n3965 ), .COUT0(\gravity_1.n7057 ));
  gravity_1_SLICE_4 \gravity_1.SLICE_4 ( .D1(\gravity_1.n7054 ), 
    .B1(\gravity_1.velocity[9] ), .D0(\gravity_1.n3961 ), 
    .B0(\gravity_1.velocity[8] ), .CIN0(\gravity_1.n3961 ), 
    .CIN1(\gravity_1.n7054 ), .F0(\gravity_1.n62[3] ), .F1(\gravity_1.n62[4] ), 
    .COUT1(\gravity_1.n3963 ), .COUT0(\gravity_1.n7054 ));
  gravity_1_SLICE_5 \gravity_1.SLICE_5 ( .D1(\gravity_1.n7051 ), 
    .B1(\gravity_1.velocity[7] ), .D0(\gravity_1.n3959 ), 
    .B0(\gravity_1.velocity[6] ), .CIN0(\gravity_1.n3959 ), 
    .CIN1(\gravity_1.n7051 ), .F0(\gravity_1.n62[1] ), .F1(\gravity_1.n62[2] ), 
    .COUT1(\gravity_1.n3961 ), .COUT0(\gravity_1.n7051 ));
  gravity_1_SLICE_6 \gravity_1.SLICE_6 ( 
    .DI1(\gravity_1.birdpos_9__N_125[21] ), 
    .DI0(\gravity_1.birdpos_9__N_125[20] ), .D1(\gravity_1.n7126 ), 
    .C1(\birdpos[9] ), .D0(\gravity_1.n4048 ), .C0(\birdpos[8] ), 
    .CE(rgb_c_0_N_212), .CLK(VSYNC_c), .CIN0(\gravity_1.n4048 ), 
    .CIN1(\gravity_1.n7126 ), .Q0(\birdpos[8] ), .Q1(\birdpos[9] ), 
    .F0(\gravity_1.birdpos_9__N_125[20] ), 
    .F1(\gravity_1.birdpos_9__N_125[21] ), .COUT0(\gravity_1.n7126 ));
  gravity_1_SLICE_7 \gravity_1.SLICE_7 ( 
    .DI1(\gravity_1.birdpos_9__N_125[19] ), 
    .DI0(\gravity_1.birdpos_9__N_125[18] ), .D1(\gravity_1.n7123 ), 
    .C1(\birdpos[7] ), .B1(\gravity_1.dt[19] ), .D0(\gravity_1.n4046 ), 
    .C0(\birdpos[6] ), .B0(\gravity_1.dt[18] ), .CE(rgb_c_0_N_212), 
    .CLK(VSYNC_c), .CIN0(\gravity_1.n4046 ), .CIN1(\gravity_1.n7123 ), 
    .Q0(\birdpos[6] ), .Q1(\birdpos[7] ), 
    .F0(\gravity_1.birdpos_9__N_125[18] ), 
    .F1(\gravity_1.birdpos_9__N_125[19] ), .COUT1(\gravity_1.n4048 ), 
    .COUT0(\gravity_1.n7123 ));
  gravity_1_SLICE_8 \gravity_1.SLICE_8 ( 
    .DI1(\gravity_1.birdpos_9__N_125[17] ), 
    .DI0(\gravity_1.birdpos_9__N_125[16] ), .D1(\gravity_1.n7120 ), 
    .C1(\birdpos[5] ), .B1(\gravity_1.dt[17] ), .D0(\gravity_1.n4044 ), 
    .C0(\birdpos[4] ), .B0(\gravity_1.dt[16] ), .CE(rgb_c_0_N_212), 
    .CLK(VSYNC_c), .CIN0(\gravity_1.n4044 ), .CIN1(\gravity_1.n7120 ), 
    .Q0(\birdpos[4] ), .Q1(\birdpos[5] ), 
    .F0(\gravity_1.birdpos_9__N_125[16] ), 
    .F1(\gravity_1.birdpos_9__N_125[17] ), .COUT1(\gravity_1.n4046 ), 
    .COUT0(\gravity_1.n7120 ));
  gravity_1_SLICE_9 \gravity_1.SLICE_9 ( 
    .DI1(\gravity_1.birdpos_9__N_125[15] ), 
    .DI0(\gravity_1.birdpos_9__N_125[14] ), .D1(\gravity_1.n7117 ), 
    .C1(\birdpos[3] ), .B1(\gravity_1.dt[15] ), .D0(\gravity_1.n4042 ), 
    .C0(\birdpos[2] ), .B0(\gravity_1.dt[14] ), .CE(rgb_c_0_N_212), 
    .CLK(VSYNC_c), .CIN0(\gravity_1.n4042 ), .CIN1(\gravity_1.n7117 ), 
    .Q0(\birdpos[2] ), .Q1(\birdpos[3] ), 
    .F0(\gravity_1.birdpos_9__N_125[14] ), 
    .F1(\gravity_1.birdpos_9__N_125[15] ), .COUT1(\gravity_1.n4044 ), 
    .COUT0(\gravity_1.n7117 ));
  gravity_1_SLICE_10 \gravity_1.SLICE_10 ( 
    .DI1(\gravity_1.birdpos_9__N_125[13] ), 
    .DI0(\gravity_1.birdpos_9__N_125[12] ), .D1(\gravity_1.n7114 ), 
    .C1(\birdpos[1] ), .B1(\gravity_1.dt[13] ), .D0(\gravity_1.n4040 ), 
    .C0(\birdpos[0] ), .B0(\gravity_1.dt[12] ), .CE(rgb_c_0_N_212), 
    .CLK(VSYNC_c), .CIN0(\gravity_1.n4040 ), .CIN1(\gravity_1.n7114 ), 
    .Q0(\birdpos[0] ), .Q1(\birdpos[1] ), 
    .F0(\gravity_1.birdpos_9__N_125[12] ), 
    .F1(\gravity_1.birdpos_9__N_125[13] ), .COUT1(\gravity_1.n4042 ), 
    .COUT0(\gravity_1.n7114 ));
  gravity_1_SLICE_11 \gravity_1.SLICE_11 ( 
    .DI1(\gravity_1.birdpos_9__N_125[11] ), 
    .DI0(\gravity_1.birdpos_9__N_125[10] ), .D1(\gravity_1.n7111 ), 
    .C1(\gravity_1.n11 ), .B1(\gravity_1.dt[11] ), .D0(\gravity_1.n4038 ), 
    .C0(\gravity_1.n12 ), .B0(\gravity_1.dt[10] ), .CE(rgb_c_0_N_212), 
    .CLK(VSYNC_c), .CIN0(\gravity_1.n4038 ), .CIN1(\gravity_1.n7111 ), 
    .Q0(\gravity_1.n12 ), .Q1(\gravity_1.n11 ), 
    .F0(\gravity_1.birdpos_9__N_125[10] ), 
    .F1(\gravity_1.birdpos_9__N_125[11] ), .COUT1(\gravity_1.n4040 ), 
    .COUT0(\gravity_1.n7111 ));
  gravity_1_SLICE_12 \gravity_1.SLICE_12 ( 
    .DI1(\gravity_1.birdpos_9__N_125[9] ), .D1(\gravity_1.n7108 ), 
    .C1(\gravity_1.n13 ), .B1(\gravity_1.dt[9] ), .CE(rgb_c_0_N_212), 
    .CLK(VSYNC_c), .CIN1(\gravity_1.n7108 ), .Q1(\gravity_1.n13 ), 
    .F1(\gravity_1.birdpos_9__N_125[9] ), .COUT1(\gravity_1.n4038 ), 
    .COUT0(\gravity_1.n7108 ));
  vga_1_SLICE_13 \vga_1.SLICE_13 ( .DI0(\vga_1.column_9__N_21[9] ), 
    .D1(\vga_1.n7021 ), .D0(\vga_1.n3926 ), .B0(\column[9] ), 
    .CE(\vga_1.column_0__N_49 ), .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), 
    .CIN0(\vga_1.n3926 ), .CIN1(\vga_1.n7021 ), .Q0(\column[9] ), 
    .F0(\vga_1.column_9__N_21[9] ), .COUT0(\vga_1.n7021 ));
  vga_1_SLICE_14 \vga_1.SLICE_14 ( .DI0(\vga_1.row_9__N_1[9] ), 
    .D1(\vga_1.n7141 ), .D0(\vga_1.n4017 ), .C0(\row[9] ), 
    .LSR(\vga_1.column_0__N_49 ), .CLK(vga_clk), .CIN0(\vga_1.n4017 ), 
    .CIN1(\vga_1.n7141 ), .Q0(\row[9] ), .F0(\vga_1.row_9__N_1[9] ), 
    .COUT0(\vga_1.n7141 ));
  vga_1_SLICE_15 \vga_1.SLICE_15 ( .DI1(\vga_1.column_9__N_21[8] ), 
    .DI0(\vga_1.column_9__N_21[7] ), .D1(\vga_1.n7018 ), .B1(\column[8] ), 
    .D0(\vga_1.n3924 ), .B0(\column[7] ), .CE(\vga_1.column_0__N_49 ), 
    .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), .CIN0(\vga_1.n3924 ), 
    .CIN1(\vga_1.n7018 ), .Q0(\column[7] ), .Q1(\column[8] ), 
    .F0(\vga_1.column_9__N_21[7] ), .F1(\vga_1.column_9__N_21[8] ), 
    .COUT1(\vga_1.n3926 ), .COUT0(\vga_1.n7018 ));
  vga_1_SLICE_16 \vga_1.SLICE_16 ( .DI1(\vga_1.row_9__N_1[8] ), 
    .DI0(\vga_1.row_9__N_1[7] ), .D1(\vga_1.n7138 ), .C1(\row[8] ), 
    .D0(\vga_1.n4015 ), .C0(\row[7] ), .LSR(\vga_1.column_0__N_49 ), 
    .CLK(vga_clk), .CIN0(\vga_1.n4015 ), .CIN1(\vga_1.n7138 ), .Q0(\row[7] ), 
    .Q1(\row[8] ), .F0(\vga_1.row_9__N_1[7] ), .F1(\vga_1.row_9__N_1[8] ), 
    .COUT1(\vga_1.n4017 ), .COUT0(\vga_1.n7138 ));
  vga_1_SLICE_17 \vga_1.SLICE_17 ( .DI1(\vga_1.column_9__N_21[6] ), 
    .DI0(\vga_1.column_9__N_21[5] ), .D1(\vga_1.n7015 ), .B1(\column[6] ), 
    .D0(\vga_1.n3922 ), .B0(\column[5] ), .CE(\vga_1.column_0__N_49 ), 
    .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), .CIN0(\vga_1.n3922 ), 
    .CIN1(\vga_1.n7015 ), .Q0(\column[5] ), .Q1(\column[6] ), 
    .F0(\vga_1.column_9__N_21[5] ), .F1(\vga_1.column_9__N_21[6] ), 
    .COUT1(\vga_1.n3924 ), .COUT0(\vga_1.n7015 ));
  vga_1_SLICE_18 \vga_1.SLICE_18 ( .DI1(\vga_1.row_9__N_1[6] ), 
    .DI0(\vga_1.row_9__N_1[5] ), .D1(\vga_1.n7135 ), .C1(\row[6] ), 
    .D0(\vga_1.n4013 ), .C0(\row[5] ), .LSR(\vga_1.column_0__N_49 ), 
    .CLK(vga_clk), .CIN0(\vga_1.n4013 ), .CIN1(\vga_1.n7135 ), .Q0(\row[5] ), 
    .Q1(\row[6] ), .F0(\vga_1.row_9__N_1[5] ), .F1(\vga_1.row_9__N_1[6] ), 
    .COUT1(\vga_1.n4015 ), .COUT0(\vga_1.n7135 ));
  vga_1_SLICE_19 \vga_1.SLICE_19 ( .DI1(\vga_1.row_9__N_1[4] ), 
    .DI0(\vga_1.row_9__N_1[3] ), .D1(\vga_1.n7132 ), .C1(\row[4] ), 
    .D0(\vga_1.n4011 ), .C0(\row[3] ), .LSR(\vga_1.column_0__N_49 ), 
    .CLK(vga_clk), .CIN0(\vga_1.n4011 ), .CIN1(\vga_1.n7132 ), .Q0(\row[3] ), 
    .Q1(\row[4] ), .F0(\vga_1.row_9__N_1[3] ), .F1(\vga_1.row_9__N_1[4] ), 
    .COUT1(\vga_1.n4013 ), .COUT0(\vga_1.n7132 ));
  vga_1_SLICE_20 \vga_1.SLICE_20 ( .DI1(\vga_1.row_9__N_1[2] ), 
    .DI0(\vga_1.row_9__N_1[1] ), .D1(\vga_1.n7129 ), .C1(\row[2] ), 
    .D0(\vga_1.n4009 ), .C0(\row[1] ), .LSR(\vga_1.column_0__N_49 ), 
    .CLK(vga_clk), .CIN0(\vga_1.n4009 ), .CIN1(\vga_1.n7129 ), .Q0(\row[1] ), 
    .Q1(\row[2] ), .F0(\vga_1.row_9__N_1[1] ), .F1(\vga_1.row_9__N_1[2] ), 
    .COUT1(\vga_1.n4011 ), .COUT0(\vga_1.n7129 ));
  vga_1_SLICE_21 \vga_1.SLICE_21 ( .DI1(\vga_1.row_9__N_1[0] ), 
    .D1(\vga_1.n7006 ), .C1(\row[0] ), .B1(VCC_net), 
    .LSR(\vga_1.column_0__N_49 ), .CLK(vga_clk), .CIN1(\vga_1.n7006 ), 
    .Q1(\row[0] ), .F1(\vga_1.row_9__N_1[0] ), .COUT1(\vga_1.n4009 ), 
    .COUT0(\vga_1.n7006 ));
  vga_1_SLICE_22 \vga_1.SLICE_22 ( .DI1(\vga_1.column_9__N_21[4] ), 
    .DI0(\vga_1.column_9__N_21[3] ), .D1(\vga_1.n7012 ), .B1(\column[4] ), 
    .D0(\vga_1.n3920 ), .B0(\column[3] ), .CE(\vga_1.column_0__N_49 ), 
    .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), .CIN0(\vga_1.n3920 ), 
    .CIN1(\vga_1.n7012 ), .Q0(\column[3] ), .Q1(\column[4] ), 
    .F0(\vga_1.column_9__N_21[3] ), .F1(\vga_1.column_9__N_21[4] ), 
    .COUT1(\vga_1.n3922 ), .COUT0(\vga_1.n7012 ));
  vga_1_SLICE_23 \vga_1.SLICE_23 ( .DI1(\vga_1.column_9__N_21[2] ), 
    .DI0(\vga_1.column_9__N_21[1] ), .D1(\vga_1.n7009 ), .B1(\column[2] ), 
    .D0(\vga_1.n3918 ), .B0(\column[1] ), .CE(\vga_1.column_0__N_49 ), 
    .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), .CIN0(\vga_1.n3918 ), 
    .CIN1(\vga_1.n7009 ), .Q0(\column[1] ), .Q1(\column[2] ), 
    .F0(\vga_1.column_9__N_21[1] ), .F1(\vga_1.column_9__N_21[2] ), 
    .COUT1(\vga_1.n3920 ), .COUT0(\vga_1.n7009 ));
  vga_1_SLICE_24 \vga_1.SLICE_24 ( .DI1(\vga_1.column_9__N_21[0] ), 
    .D1(\vga_1.n6985 ), .C1(VCC_net), .B1(\column[0] ), 
    .CE(\vga_1.column_0__N_49 ), .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), 
    .CIN1(\vga_1.n6985 ), .Q1(\column[0] ), .F1(\vga_1.column_9__N_21[0] ), 
    .COUT1(\vga_1.n3918 ), .COUT0(\vga_1.n6985 ));
  tower_1_SLICE_25 \tower_1.SLICE_25 ( .DI1(\tower_1.towerxpos_9__N_51[1] ), 
    .D1(\tower_1.n6991 ), .C1(\towerxpos[1] ), .B1(VCC_net), 
    .CE(rgb_c_0_N_212), .LSR(\tower_1.towerxpos_1__N_77 ), .CLK(VSYNC_c), 
    .CIN1(\tower_1.n6991 ), .Q1(\towerxpos[1] ), 
    .F1(\tower_1.towerxpos_9__N_51[1] ), .COUT1(\tower_1.n3989 ), 
    .COUT0(\tower_1.n6991 ));
  tower_1_SLICE_26 \tower_1.SLICE_26 ( .D1(\tower_1.n6901 ), 
    .C1(\tower_1.towerypos_9__N_80[7] ), .D0(\tower_1.towerypos_6__N_97 ), 
    .C0(\tower_1.towerypos_9__N_80[6] ), .CIN0(\tower_1.towerypos_6__N_97 ), 
    .CIN1(\tower_1.n6901 ), .F0(\towerypos[6] ), .F1(\towerypos[7] ), 
    .COUT1(\tower_1.towerypos_8__N_86 ), .COUT0(\tower_1.n6901 ));
  tower_1_SLICE_27 \tower_1.SLICE_27 ( .D1(\tower_1.n6892 ), 
    .C1(\tower_1.towerypos_9__N_80[5] ), .B1(VCC_net), 
    .D0(\tower_1.towerypos_4__N_109 ), .C0(\tower_1.towerypos_9__N_80[4] ), 
    .B0(VCC_net), .CIN0(\tower_1.towerypos_4__N_109 ), .CIN1(\tower_1.n6892 ), 
    .F0(\towerypos[4] ), .F1(\towerypos[5] ), 
    .COUT1(\tower_1.towerypos_6__N_97 ), .COUT0(\tower_1.n6892 ));
  tower_1_SLICE_28 \tower_1.SLICE_28 ( .D1(\tower_1.n6871 ), 
    .C1(\tower_1.towerypos_9__N_80[3] ), .D0(\tower_1.towerypos_2__N_119 ), 
    .C0(\tower_1.counter[2] ), .CIN0(\tower_1.towerypos_2__N_119 ), 
    .CIN1(\tower_1.n6871 ), .F0(\towerypos[2] ), .F1(\towerypos[3] ), 
    .COUT1(\tower_1.towerypos_4__N_109 ), .COUT0(\tower_1.n6871 ));
  tower_1_SLICE_29 \tower_1.SLICE_29 ( .DI0(\tower_1.towerypos_0__N_124[9] ), 
    .D1(\tower_1.n7078 ), .D0(\tower_1.n3956 ), .C0(\tower_1.counter[9] ), 
    .CLK(VSYNC_c), .CIN0(\tower_1.n3956 ), .CIN1(\tower_1.n7078 ), 
    .Q0(\tower_1.counter[9] ), .F0(\tower_1.towerypos_0__N_124[9] ), 
    .COUT0(\tower_1.n7078 ));
  tower_1_SLICE_30 \tower_1.SLICE_30 ( .D1(\tower_1.n6865 ), 
    .C1(\tower_1.counter[1] ), .B1(VCC_net), .CIN1(\tower_1.n6865 ), 
    .F1(\towerypos[1] ), .COUT1(\tower_1.towerypos_2__N_119 ), 
    .COUT0(\tower_1.n6865 ));
  tower_1_SLICE_31 \tower_1.SLICE_31 ( .DI1(\tower_1.towerypos_0__N_124[8] ), 
    .DI0(\tower_1.towerypos_0__N_124[7] ), .D1(\tower_1.n7075 ), 
    .C1(\tower_1.counter[8] ), .B1(\tower_1.towerxpos_1__N_77 ), 
    .D0(\tower_1.n3954 ), .C0(\tower_1.counter[7] ), 
    .B0(\tower_1.towerxpos_1__N_77 ), .CLK(VSYNC_c), .CIN0(\tower_1.n3954 ), 
    .CIN1(\tower_1.n7075 ), .Q0(\tower_1.counter[7] ), 
    .Q1(\tower_1.counter[8] ), .F0(\tower_1.towerypos_0__N_124[7] ), 
    .F1(\tower_1.towerypos_0__N_124[8] ), .COUT1(\tower_1.n3956 ), 
    .COUT0(\tower_1.n7075 ));
  tower_1_SLICE_32 \tower_1.SLICE_32 ( .DI1(\tower_1.towerypos_0__N_124[6] ), 
    .DI0(\tower_1.towerypos_0__N_124[5] ), .D1(\tower_1.n7072 ), 
    .C1(\tower_1.counter[6] ), .D0(\tower_1.n3952 ), .C0(\tower_1.counter[5] ), 
    .CLK(VSYNC_c), .CIN0(\tower_1.n3952 ), .CIN1(\tower_1.n7072 ), 
    .Q0(\tower_1.counter[5] ), .Q1(\tower_1.counter[6] ), 
    .F0(\tower_1.towerypos_0__N_124[5] ), .F1(\tower_1.towerypos_0__N_124[6] ), 
    .COUT1(\tower_1.n3954 ), .COUT0(\tower_1.n7072 ));
  tower_1_SLICE_33 \tower_1.SLICE_33 ( .DI1(\tower_1.towerypos_0__N_124[4] ), 
    .DI0(\tower_1.towerypos_0__N_124[3] ), .D1(\tower_1.n7069 ), 
    .C1(\tower_1.counter[4] ), .D0(\tower_1.n3950 ), .C0(\tower_1.counter[3] ), 
    .CLK(VSYNC_c), .CIN0(\tower_1.n3950 ), .CIN1(\tower_1.n7069 ), 
    .Q0(\tower_1.counter[3] ), .Q1(\tower_1.counter[4] ), 
    .F0(\tower_1.towerypos_0__N_124[3] ), .F1(\tower_1.towerypos_0__N_124[4] ), 
    .COUT1(\tower_1.n3952 ), .COUT0(\tower_1.n7069 ));
  tower_1_SLICE_34 \tower_1.SLICE_34 ( .DI1(\tower_1.towerypos_0__N_124[2] ), 
    .DI0(\tower_1.towerypos_0__N_124[1] ), .D1(\tower_1.n7066 ), 
    .C1(\tower_1.counter[2] ), .D0(\tower_1.n3948 ), .C0(\tower_1.counter[1] ), 
    .B0(\tower_1.towerxpos_1__N_77 ), .CLK(VSYNC_c), .CIN0(\tower_1.n3948 ), 
    .CIN1(\tower_1.n7066 ), .Q0(\tower_1.counter[1] ), 
    .Q1(\tower_1.counter[2] ), .F0(\tower_1.towerypos_0__N_124[1] ), 
    .F1(\tower_1.towerypos_0__N_124[2] ), .COUT1(\tower_1.n3950 ), 
    .COUT0(\tower_1.n7066 ));
  tower_1_SLICE_35 \tower_1.SLICE_35 ( .DI1(\tower_1.towerypos_0__N_124[0] ), 
    .D1(\tower_1.n7000 ), .C1(\towerypos[0] ), 
    .B1(\tower_1.towerxpos_1__N_77 ), .CLK(VSYNC_c), .CIN1(\tower_1.n7000 ), 
    .Q1(\towerypos[0] ), .F1(\tower_1.towerypos_0__N_124[0] ), 
    .COUT1(\tower_1.n3948 ), .COUT0(\tower_1.n7000 ));
  tower_1_SLICE_36 \tower_1.SLICE_36 ( .D1(\tower_1.n6913 ), 
    .D0(\tower_1.n4056 ), .B0(\tower_1.n457 ), .CIN0(\tower_1.n4056 ), 
    .CIN1(\tower_1.n6913 ), .F0(\tower_1.n1366[8] ), .COUT0(\tower_1.n6913 ));
  tower_1_SLICE_37 \tower_1.SLICE_37 ( .D1(\tower_1.n6910 ), 
    .D0(\tower_1.towerypos_8__N_86 ), .C0(\tower_1.towerypos_9__N_80[8] ), 
    .CIN0(\tower_1.towerypos_8__N_86 ), .CIN1(\tower_1.n6910 ), 
    .F0(\towerypos[8] ), .F1(\towerypos[9] ), .COUT0(\tower_1.n6910 ));
  tower_1_SLICE_38 \tower_1.SLICE_38 ( .D1(\tower_1.n6904 ), .C1(VCC_net), 
    .B1(\tower_1.n458 ), .D0(\tower_1.n4054 ), .C0(VCC_net), 
    .B0(\tower_1.n459 ), .CIN0(\tower_1.n4054 ), .CIN1(\tower_1.n6904 ), 
    .F0(\tower_1.n1366[6] ), .F1(\tower_1.n1366[7] ), .COUT1(\tower_1.n4056 ), 
    .COUT0(\tower_1.n6904 ));
  tower_1_SLICE_39 \tower_1.SLICE_39 ( .D1(\tower_1.n6895 ), .C1(VCC_net), 
    .B1(\tower_1.n460 ), .D0(\tower_1.n4052 ), .B0(\tower_1.n461 ), 
    .CIN0(\tower_1.n4052 ), .CIN1(\tower_1.n6895 ), .F0(\tower_1.n1366[4] ), 
    .F1(\tower_1.n1366[5] ), .COUT1(\tower_1.n4054 ), .COUT0(\tower_1.n6895 ));
  tower_1_SLICE_40 \tower_1.SLICE_40 ( .D1(\tower_1.n6874 ), .C1(VCC_net), 
    .B1(\tower_1.counter[3] ), .CIN1(\tower_1.n6874 ), .F1(\tower_1.n1366[3] ), 
    .COUT1(\tower_1.n4052 ), .COUT0(\tower_1.n6874 ));
  tower_1_SLICE_41 \tower_1.SLICE_41 ( .DI1(\tower_1.towerxpos_9__N_51[9] ), 
    .DI0(\tower_1.towerxpos_9__N_51[8] ), .D1(\tower_1.n7084 ), 
    .C1(\towerxpos[9] ), .B1(VCC_net), .D0(\tower_1.n3995 ), 
    .C0(\towerxpos[8] ), .B0(VCC_net), .CE(rgb_c_0_N_212), 
    .LSR(\tower_1.towerxpos_1__N_77 ), .CLK(VSYNC_c), .CIN0(\tower_1.n3995 ), 
    .CIN1(\tower_1.n7084 ), .Q0(\towerxpos[8] ), .Q1(\towerxpos[9] ), 
    .F0(\tower_1.towerxpos_9__N_51[8] ), .F1(\tower_1.towerxpos_9__N_51[9] ), 
    .COUT0(\tower_1.n7084 ));
  tower_1_SLICE_42 \tower_1.SLICE_42 ( .DI1(\tower_1.towerxpos_9__N_51[7] ), 
    .DI0(\tower_1.towerxpos_9__N_51[6] ), .D1(\tower_1.n7024 ), 
    .C1(\towerxpos[7] ), .B1(VCC_net), .D0(\tower_1.n3993 ), 
    .C0(\towerxpos[6] ), .B0(VCC_net), .CE(rgb_c_0_N_212), 
    .LSR(\tower_1.towerxpos_1__N_77 ), .CLK(VSYNC_c), .CIN0(\tower_1.n3993 ), 
    .CIN1(\tower_1.n7024 ), .Q0(\towerxpos[6] ), .Q1(\towerxpos[7] ), 
    .F0(\tower_1.towerxpos_9__N_51[6] ), .F1(\tower_1.towerxpos_9__N_51[7] ), 
    .COUT1(\tower_1.n3995 ), .COUT0(\tower_1.n7024 ));
  tower_1_SLICE_43 \tower_1.SLICE_43 ( .DI1(\tower_1.towerxpos_9__N_51[5] ), 
    .DI0(\tower_1.towerxpos_9__N_51[4] ), .D1(\tower_1.n6997 ), 
    .C1(\towerxpos[5] ), .B1(VCC_net), .D0(\tower_1.n3991 ), 
    .C0(\towerxpos[4] ), .B0(VCC_net), .CE(rgb_c_0_N_212), 
    .LSR(\tower_1.towerxpos_1__N_77 ), .CLK(VSYNC_c), .CIN0(\tower_1.n3991 ), 
    .CIN1(\tower_1.n6997 ), .Q0(\towerxpos[4] ), .Q1(\towerxpos[5] ), 
    .F0(\tower_1.towerxpos_9__N_51[4] ), .F1(\tower_1.towerxpos_9__N_51[5] ), 
    .COUT1(\tower_1.n3993 ), .COUT0(\tower_1.n6997 ));
  tower_1_SLICE_44 \tower_1.SLICE_44 ( .DI1(\tower_1.towerxpos_9__N_51[3] ), 
    .DI0(\tower_1.towerxpos_9__N_51[2] ), .D1(\tower_1.n6994 ), 
    .C1(\towerxpos[3] ), .B1(VCC_net), .D0(\tower_1.n3989 ), 
    .C0(\towerxpos[2] ), .B0(VCC_net), .CE(rgb_c_0_N_212), 
    .LSR(\tower_1.towerxpos_1__N_77 ), .CLK(VSYNC_c), .CIN0(\tower_1.n3989 ), 
    .CIN1(\tower_1.n6994 ), .Q0(\towerxpos[2] ), .Q1(\towerxpos[3] ), 
    .F0(\tower_1.towerxpos_9__N_51[2] ), .F1(\tower_1.towerxpos_9__N_51[3] ), 
    .COUT1(\tower_1.n3991 ), .COUT0(\tower_1.n6994 ));
  tower_1_SLICE_45 \tower_1.SLICE_45 ( .D1(\tower_1.n6886 ), 
    .D0(\tower_1.n4035 ), .B0(\tower_1.counter[9] ), .CIN0(\tower_1.n4035 ), 
    .CIN1(\tower_1.n6886 ), .F0(\tower_1.n445[9] ), .COUT0(\tower_1.n6886 ));
  tower_1_SLICE_46 \tower_1.SLICE_46 ( .D1(\tower_1.n6883 ), .C1(VCC_net), 
    .B1(\tower_1.counter[8] ), .D0(\tower_1.n4033 ), .C0(VCC_net), 
    .B0(\tower_1.counter[7] ), .CIN0(\tower_1.n4033 ), .CIN1(\tower_1.n6883 ), 
    .F0(\tower_1.n445[7] ), .F1(\tower_1.n445[8] ), .COUT1(\tower_1.n4035 ), 
    .COUT0(\tower_1.n6883 ));
  tower_1_SLICE_47 \tower_1.SLICE_47 ( .D1(\tower_1.n6880 ), .C1(VCC_net), 
    .B1(\tower_1.counter[6] ), .D0(\tower_1.n4031 ), .B0(\tower_1.counter[5] ), 
    .CIN0(\tower_1.n4031 ), .CIN1(\tower_1.n6880 ), .F0(\tower_1.n445[5] ), 
    .F1(\tower_1.n445[6] ), .COUT1(\tower_1.n4033 ), .COUT0(\tower_1.n6880 ));
  tower_1_SLICE_48 \tower_1.SLICE_48 ( .D1(\tower_1.n6877 ), .C1(VCC_net), 
    .B1(\tower_1.counter[4] ), .CIN1(\tower_1.n6877 ), .F1(\tower_1.n445[4] ), 
    .COUT1(\tower_1.n4031 ), .COUT0(\tower_1.n6877 ));
  nes_1_SLICE_49 \nes_1.SLICE_49 ( .DI1(\nes_1.counter_8__N_198[16] ), 
    .DI0(\nes_1.counter_8__N_198[15] ), .D1(\nes_1.n7105 ), 
    .C1(\nes_1.NEScount[7] ), .D0(\nes_1.n3985 ), .C0(\nes_1.NEScount[6] ), 
    .CLK(\nes_1.clk ), .CIN0(\nes_1.n3985 ), .CIN1(\nes_1.n7105 ), 
    .Q0(\nes_1.NEScount[6] ), .Q1(\nes_1.NEScount[7] ), 
    .F0(\nes_1.counter_8__N_198[15] ), .F1(\nes_1.counter_8__N_198[16] ), 
    .COUT0(\nes_1.n7105 ));
  nes_1_SLICE_50 \nes_1.SLICE_50 ( .DI1(\nes_1.counter_8__N_198[14] ), 
    .DI0(\nes_1.counter_8__N_198[13] ), .D1(\nes_1.n7102 ), 
    .C1(\nes_1.NEScount[5] ), .D0(\nes_1.n3983 ), .C0(\nes_1.NEScount[4] ), 
    .CLK(\nes_1.clk ), .CIN0(\nes_1.n3983 ), .CIN1(\nes_1.n7102 ), 
    .Q0(\nes_1.NEScount[4] ), .Q1(\nes_1.NEScount[5] ), 
    .F0(\nes_1.counter_8__N_198[13] ), .F1(\nes_1.counter_8__N_198[14] ), 
    .COUT1(\nes_1.n3985 ), .COUT0(\nes_1.n7102 ));
  nes_1_SLICE_51 \nes_1.SLICE_51 ( .DI1(\nes_1.counter_8__N_198[12] ), 
    .DI0(\nes_1.counter_8__N_198[11] ), .D1(\nes_1.n7099 ), 
    .C1(\nes_1.NEScount[3] ), .D0(\nes_1.n3981 ), .C0(\nes_1.NEScount[2] ), 
    .CLK(\nes_1.clk ), .CIN0(\nes_1.n3981 ), .CIN1(\nes_1.n7099 ), 
    .Q0(\nes_1.NEScount[2] ), .Q1(\nes_1.NEScount[3] ), 
    .F0(\nes_1.counter_8__N_198[11] ), .F1(\nes_1.counter_8__N_198[12] ), 
    .COUT1(\nes_1.n3983 ), .COUT0(\nes_1.n7099 ));
  nes_1_SLICE_52 \nes_1.SLICE_52 ( .DI1(\nes_1.counter_8__N_198[10] ), 
    .DI0(\nes_1.counter_8__N_198[9] ), .D1(\nes_1.n7096 ), 
    .C1(\nes_1.NEScount[1] ), .D0(\nes_1.n3979 ), .C0(\nes_1.NEScount[0] ), 
    .CLK(\nes_1.clk ), .CIN0(\nes_1.n3979 ), .CIN1(\nes_1.n7096 ), 
    .Q0(\nes_1.NEScount[0] ), .Q1(\nes_1.NEScount[1] ), 
    .F0(\nes_1.counter_8__N_198[9] ), .F1(\nes_1.counter_8__N_198[10] ), 
    .COUT1(\nes_1.n3981 ), .COUT0(\nes_1.n7096 ));
  nes_1_SLICE_53 \nes_1.SLICE_53 ( .DI1(\nes_1.counter_8__N_198[8] ), 
    .DI0(\nes_1.counter_8__N_198[7] ), .D1(\nes_1.n7093 ), 
    .C1(\nes_1.counter[8] ), .D0(\nes_1.n3977 ), .C0(\nes_1.n10 ), 
    .CLK(\nes_1.clk ), .CIN0(\nes_1.n3977 ), .CIN1(\nes_1.n7093 ), 
    .Q0(\nes_1.n10 ), .Q1(\nes_1.counter[8] ), 
    .F0(\nes_1.counter_8__N_198[7] ), .F1(\nes_1.counter_8__N_198[8] ), 
    .COUT1(\nes_1.n3979 ), .COUT0(\nes_1.n7093 ));
  nes_1_SLICE_54 \nes_1.SLICE_54 ( .DI1(\nes_1.counter_8__N_198[6] ), 
    .DI0(\nes_1.counter_8__N_198[5] ), .D1(\nes_1.n7090 ), .C1(\nes_1.n11 ), 
    .D0(\nes_1.n3975 ), .C0(\nes_1.n12 ), .CLK(\nes_1.clk ), 
    .CIN0(\nes_1.n3975 ), .CIN1(\nes_1.n7090 ), .Q0(\nes_1.n12 ), 
    .Q1(\nes_1.n11 ), .F0(\nes_1.counter_8__N_198[5] ), 
    .F1(\nes_1.counter_8__N_198[6] ), .COUT1(\nes_1.n3977 ), 
    .COUT0(\nes_1.n7090 ));
  nes_1_SLICE_55 \nes_1.SLICE_55 ( .DI1(\nes_1.counter_8__N_198[4] ), 
    .DI0(\nes_1.counter_8__N_198[3] ), .D1(\nes_1.n7087 ), .C1(\nes_1.n13 ), 
    .D0(\nes_1.n3973 ), .C0(\nes_1.n14 ), .CLK(\nes_1.clk ), 
    .CIN0(\nes_1.n3973 ), .CIN1(\nes_1.n7087 ), .Q0(\nes_1.n14 ), 
    .Q1(\nes_1.n13 ), .F0(\nes_1.counter_8__N_198[3] ), 
    .F1(\nes_1.counter_8__N_198[4] ), .COUT1(\nes_1.n3975 ), 
    .COUT0(\nes_1.n7087 ));
  nes_1_SLICE_56 \nes_1.SLICE_56 ( .DI1(\nes_1.counter_8__N_198[2] ), 
    .DI0(\nes_1.counter_8__N_198[1] ), .D1(\nes_1.n7081 ), .C1(\nes_1.n15 ), 
    .D0(\nes_1.n3971 ), .C0(\nes_1.n16 ), .CLK(\nes_1.clk ), 
    .CIN0(\nes_1.n3971 ), .CIN1(\nes_1.n7081 ), .Q0(\nes_1.n16 ), 
    .Q1(\nes_1.n15 ), .F0(\nes_1.counter_8__N_198[1] ), 
    .F1(\nes_1.counter_8__N_198[2] ), .COUT1(\nes_1.n3973 ), 
    .COUT0(\nes_1.n7081 ));
  nes_1_SLICE_57 \nes_1.SLICE_57 ( .DI1(\nes_1.counter_8__N_198[0] ), 
    .D1(\nes_1.n7003 ), .C1(\nes_1.n17 ), .B1(VCC_net), .CLK(\nes_1.clk ), 
    .CIN1(\nes_1.n7003 ), .Q1(\nes_1.n17 ), .F1(\nes_1.counter_8__N_198[0] ), 
    .COUT1(\nes_1.n3971 ), .COUT0(\nes_1.n7003 ));
  pattern_gen_1_SLICE_58 \pattern_gen_1.SLICE_58 ( .D1(\pattern_gen_1.n6949 ), 
    .B1(\towerypos[9] ), .D0(\pattern_gen_1.n3914 ), .B0(\towerypos[8] ), 
    .CIN0(\pattern_gen_1.n3914 ), .CIN1(\pattern_gen_1.n6949 ), 
    .F0(\pattern_gen_1.n52_c[7] ), .F1(\pattern_gen_1.n52_c[8] ), 
    .COUT0(\pattern_gen_1.n6949 ));
  pattern_gen_1_SLICE_59 \pattern_gen_1.SLICE_59 ( .D1(\pattern_gen_1.n6946 ), 
    .B1(\towerypos[7] ), .D0(\pattern_gen_1.n3912 ), .B0(\towerypos[6] ), 
    .CIN0(\pattern_gen_1.n3912 ), .CIN1(\pattern_gen_1.n6946 ), 
    .F0(\pattern_gen_1.n52_c[5] ), .F1(\pattern_gen_1.n52_c[6] ), 
    .COUT1(\pattern_gen_1.n3914 ), .COUT0(\pattern_gen_1.n6946 ));
  pattern_gen_1_SLICE_60 \pattern_gen_1.SLICE_60 ( .D1(\pattern_gen_1.n6982 ), 
    .D0(\pattern_gen_1.n4028 ), .C0(\pattern_gen_1.n19 ), 
    .B0(\pattern_gen_1.n52_adj_298[8] ), .CIN0(\pattern_gen_1.n4028 ), 
    .CIN1(\pattern_gen_1.n6982 ), .F1(\pattern_gen_1.cout ), 
    .COUT0(\pattern_gen_1.n6982 ));
  pattern_gen_1_SLICE_61 \pattern_gen_1.SLICE_61 ( .D1(\pattern_gen_1.n6943 ), 
    .C1(VCC_net), .B1(\towerypos[5] ), .D0(\pattern_gen_1.n3910 ), 
    .C0(VCC_net), .B0(\towerypos[4] ), .CIN0(\pattern_gen_1.n3910 ), 
    .CIN1(\pattern_gen_1.n6943 ), .F0(\pattern_gen_1.n52_c[3] ), 
    .F1(\pattern_gen_1.n52_c[4] ), .COUT1(\pattern_gen_1.n3912 ), 
    .COUT0(\pattern_gen_1.n6943 ));
  pattern_gen_1_SLICE_62 \pattern_gen_1.SLICE_62 ( .D1(\pattern_gen_1.n6940 ), 
    .B1(\towerypos[3] ), .D0(\pattern_gen_1.n3908 ), .B0(\towerypos[2] ), 
    .CIN0(\pattern_gen_1.n3908 ), .CIN1(\pattern_gen_1.n6940 ), 
    .F0(\pattern_gen_1.n52_c[1] ), .F1(\pattern_gen_1.n52_c[2] ), 
    .COUT1(\pattern_gen_1.n3910 ), .COUT0(\pattern_gen_1.n6940 ));
  pattern_gen_1_SLICE_63 \pattern_gen_1.SLICE_63 ( .D1(\pattern_gen_1.n6976 ), 
    .C1(\pattern_gen_1.n1[8] ), .B1(\pattern_gen_1.n52_adj_298[7] ), 
    .D0(\pattern_gen_1.n4026 ), .C0(n15), .B0(\pattern_gen_1.n52_adj_298[6] ), 
    .CIN0(\pattern_gen_1.n4026 ), .CIN1(\pattern_gen_1.n6976 ), 
    .COUT1(\pattern_gen_1.n4028 ), .COUT0(\pattern_gen_1.n6976 ));
  pattern_gen_1_SLICE_64 \pattern_gen_1.SLICE_64 ( .D1(\pattern_gen_1.n6970 ), 
    .C1(n13), .B1(\pattern_gen_1.n52_adj_298[5] ), .D0(\pattern_gen_1.n4024 ), 
    .C0(\pattern_gen_1.n1[5] ), .B0(\pattern_gen_1.n52_adj_298[4] ), 
    .CIN0(\pattern_gen_1.n4024 ), .CIN1(\pattern_gen_1.n6970 ), 
    .COUT1(\pattern_gen_1.n4026 ), .COUT0(\pattern_gen_1.n6970 ));
  pattern_gen_1_SLICE_65 \pattern_gen_1.SLICE_65 ( .D1(\pattern_gen_1.n6964 ), 
    .C1(n9), .B1(\pattern_gen_1.n52_adj_298[3] ), .D0(\pattern_gen_1.n4022 ), 
    .C0(n4), .B0(\pattern_gen_1.n52_adj_298[2] ), .CIN0(\pattern_gen_1.n4022 ), 
    .CIN1(\pattern_gen_1.n6964 ), .COUT1(\pattern_gen_1.n4024 ), 
    .COUT0(\pattern_gen_1.n6964 ));
  pattern_gen_1_SLICE_66 \pattern_gen_1.SLICE_66 ( .D1(\pattern_gen_1.n6937 ), 
    .C1(VCC_net), .B1(\towerypos[1] ), .CIN1(\pattern_gen_1.n6937 ), 
    .F1(\pattern_gen_1.n52_c[0] ), .COUT1(\pattern_gen_1.n3908 ), 
    .COUT0(\pattern_gen_1.n6937 ));
  pattern_gen_1_SLICE_67 \pattern_gen_1.SLICE_67 ( .D1(\pattern_gen_1.n6955 ), 
    .C1(n6), .B1(\pattern_gen_1.n52_adj_298[1] ), .D0(\pattern_gen_1.n4020 ), 
    .C0(n2), .B0(\pattern_gen_1.n52_adj_298[0] ), .CIN0(\pattern_gen_1.n4020 ), 
    .CIN1(\pattern_gen_1.n6955 ), .COUT1(\pattern_gen_1.n4022 ), 
    .COUT0(\pattern_gen_1.n6955 ));
  pattern_gen_1_SLICE_68 \pattern_gen_1.SLICE_68 ( .D1(\pattern_gen_1.n6952 ), 
    .C1(\pattern_gen_1.n2_adj_291 ), .B1(VCC_net), 
    .CIN1(\pattern_gen_1.n6952 ), .COUT1(\pattern_gen_1.n4020 ), 
    .COUT0(\pattern_gen_1.n6952 ));
  pattern_gen_1_SLICE_69 \pattern_gen_1.SLICE_69 ( .D1(\pattern_gen_1.n6928 ), 
    .B1(\birdpos[9] ), .D0(\pattern_gen_1.n3904 ), .B0(\birdpos[8] ), 
    .CIN0(\pattern_gen_1.n3904 ), .CIN1(\pattern_gen_1.n6928 ), .F0(n44), 
    .F1(n43), .COUT0(\pattern_gen_1.n6928 ));
  pattern_gen_1_SLICE_70 \pattern_gen_1.SLICE_70 ( .D1(\pattern_gen_1.n6925 ), 
    .B1(\birdpos[7] ), .D0(\pattern_gen_1.n3902 ), .B0(\birdpos[6] ), 
    .CIN0(\pattern_gen_1.n3902 ), .CIN1(\pattern_gen_1.n6925 ), .F0(n46), 
    .F1(n45), .COUT1(\pattern_gen_1.n3904 ), .COUT0(\pattern_gen_1.n6925 ));
  pattern_gen_1_SLICE_71 \pattern_gen_1.SLICE_71 ( .D1(\pattern_gen_1.n6979 ), 
    .C1(VCC_net), .B1(\towerxpos[9] ), .D0(\pattern_gen_1.n4005 ), 
    .C0(VCC_net), .B0(\towerxpos[8] ), .CIN0(\pattern_gen_1.n4005 ), 
    .CIN1(\pattern_gen_1.n6979 ), .F0(\pattern_gen_1.n52_adj_298[7] ), 
    .F1(\pattern_gen_1.n52_adj_298[8] ), .COUT0(\pattern_gen_1.n6979 ));
  pattern_gen_1_SLICE_72 \pattern_gen_1.SLICE_72 ( .D1(\pattern_gen_1.n6973 ), 
    .C1(VCC_net), .B1(\towerxpos[7] ), .D0(\pattern_gen_1.n4003 ), 
    .C0(VCC_net), .B0(\towerxpos[6] ), .CIN0(\pattern_gen_1.n4003 ), 
    .CIN1(\pattern_gen_1.n6973 ), .F0(\pattern_gen_1.n52_adj_298[5] ), 
    .F1(\pattern_gen_1.n52_adj_298[6] ), .COUT1(\pattern_gen_1.n4005 ), 
    .COUT0(\pattern_gen_1.n6973 ));
  pattern_gen_1_SLICE_73 \pattern_gen_1.SLICE_73 ( .D1(\pattern_gen_1.n6922 ), 
    .C1(VCC_net), .B1(\birdpos[5] ), .D0(\pattern_gen_1.n3900 ), .C0(VCC_net), 
    .B0(\birdpos[4] ), .CIN0(\pattern_gen_1.n3900 ), 
    .CIN1(\pattern_gen_1.n6922 ), .F0(n48), .F1(n47), 
    .COUT1(\pattern_gen_1.n3902 ), .COUT0(\pattern_gen_1.n6922 ));
  pattern_gen_1_SLICE_74 \pattern_gen_1.SLICE_74 ( .D1(\pattern_gen_1.n6967 ), 
    .B1(\towerxpos[5] ), .D0(\pattern_gen_1.n4001 ), .B0(\towerxpos[4] ), 
    .CIN0(\pattern_gen_1.n4001 ), .CIN1(\pattern_gen_1.n6967 ), 
    .F0(\pattern_gen_1.n52_adj_298[3] ), .F1(\pattern_gen_1.n52_adj_298[4] ), 
    .COUT1(\pattern_gen_1.n4003 ), .COUT0(\pattern_gen_1.n6967 ));
  pattern_gen_1_SLICE_75 \pattern_gen_1.SLICE_75 ( .D1(\pattern_gen_1.n6919 ), 
    .B1(\birdpos[3] ), .D0(\pattern_gen_1.n3898 ), .B0(\birdpos[2] ), 
    .CIN0(\pattern_gen_1.n3898 ), .CIN1(\pattern_gen_1.n6919 ), .F0(n50), 
    .F1(n49), .COUT1(\pattern_gen_1.n3900 ), .COUT0(\pattern_gen_1.n6919 ));
  pattern_gen_1_SLICE_76 \pattern_gen_1.SLICE_76 ( .D1(\pattern_gen_1.n6916 ), 
    .C1(VCC_net), .B1(\birdpos[1] ), .CIN1(\pattern_gen_1.n6916 ), .F1(n51), 
    .COUT1(\pattern_gen_1.n3898 ), .COUT0(\pattern_gen_1.n6916 ));
  pattern_gen_1_SLICE_77 \pattern_gen_1.SLICE_77 ( .D1(\pattern_gen_1.n6961 ), 
    .C1(VCC_net), .B1(\towerxpos[3] ), .D0(\pattern_gen_1.n3999 ), 
    .C0(VCC_net), .B0(\towerxpos[2] ), .CIN0(\pattern_gen_1.n3999 ), 
    .CIN1(\pattern_gen_1.n6961 ), .F0(\pattern_gen_1.n52_adj_298[1] ), 
    .F1(\pattern_gen_1.n52_adj_298[2] ), .COUT1(\pattern_gen_1.n4001 ), 
    .COUT0(\pattern_gen_1.n6961 ));
  pattern_gen_1_SLICE_78 \pattern_gen_1.SLICE_78 ( .D1(\pattern_gen_1.n6958 ), 
    .C1(VCC_net), .B1(\towerxpos[1] ), .CIN1(\pattern_gen_1.n6958 ), 
    .F1(\pattern_gen_1.n52_adj_298[0] ), .COUT1(\pattern_gen_1.n3999 ), 
    .COUT0(\pattern_gen_1.n6958 ));
  gamestate_1_SLICE_79 \gamestate_1.SLICE_79 ( .D1(\gamestate_1.n6907 ), 
    .B1(\towerypos[9] ), .D0(\gamestate_1.n3944 ), .B0(\towerypos[8] ), 
    .CIN0(\gamestate_1.n3944 ), .CIN1(\gamestate_1.n6907 ), 
    .F0(\gamestate_1.n52_adj_237[7] ), .F1(\gamestate_1.n52_adj_237[8] ), 
    .COUT0(\gamestate_1.n6907 ));
  gamestate_1_SLICE_80 \gamestate_1.SLICE_80 ( .D1(\gamestate_1.n6898 ), 
    .C1(VCC_net), .B1(\towerypos[7] ), .D0(\gamestate_1.n3942 ), 
    .B0(\towerypos[6] ), .CIN0(\gamestate_1.n3942 ), 
    .CIN1(\gamestate_1.n6898 ), .F0(\gamestate_1.n52_adj_237[5] ), 
    .F1(\gamestate_1.n52_adj_237[6] ), .COUT1(\gamestate_1.n3944 ), 
    .COUT0(\gamestate_1.n6898 ));
  gamestate_1_SLICE_81 \gamestate_1.SLICE_81 ( .D1(\gamestate_1.n6889 ), 
    .B1(\towerypos[5] ), .D0(\gamestate_1.n3940 ), .C0(VCC_net), 
    .B0(\towerypos[4] ), .CIN0(\gamestate_1.n3940 ), 
    .CIN1(\gamestate_1.n6889 ), .F0(\gamestate_1.n52_adj_237[3] ), 
    .F1(\gamestate_1.n52_adj_237[4] ), .COUT1(\gamestate_1.n3942 ), 
    .COUT0(\gamestate_1.n6889 ));
  gamestate_1_SLICE_82 \gamestate_1.SLICE_82 ( .D1(\gamestate_1.n6868 ), 
    .B1(\towerypos[3] ), .D0(\gamestate_1.n3938 ), .C0(VCC_net), 
    .B0(\towerypos[2] ), .CIN0(\gamestate_1.n3938 ), 
    .CIN1(\gamestate_1.n6868 ), .F0(\gamestate_1.n52_adj_237[1] ), 
    .F1(\gamestate_1.n52_adj_237[2] ), .COUT1(\gamestate_1.n3940 ), 
    .COUT0(\gamestate_1.n6868 ));
  gamestate_1_SLICE_83 \gamestate_1.SLICE_83 ( .D1(\gamestate_1.n6862 ), 
    .C1(VCC_net), .B1(\towerypos[1] ), .CIN1(\gamestate_1.n6862 ), 
    .F1(\gamestate_1.n52_adj_237[0] ), .COUT1(\gamestate_1.n3938 ), 
    .COUT0(\gamestate_1.n6862 ));
  gravity_1_SLICE_84 \gravity_1.SLICE_84 ( 
    .DI1(\gravity_1.velocity_15__N_145[5] ), 
    .DI0(\gravity_1.velocity_15__N_145[6] ), .D1(leds_c_0), 
    .C1(\gravity_1.n62[0] ), .B1(\gravity_1.n5 ), .D0(\gravity_1.n62[1] ), 
    .C0(leds_c_0), .A0(\gravity_1.n5 ), .CE(rgb_c_0_N_212), 
    .LSR(\gravity_1.velocity_5__N_177 ), .CLK(VSYNC_c), 
    .Q0(\gravity_1.velocity[6] ), .Q1(\gravity_1.velocity[5] ), 
    .F0(\gravity_1.velocity_15__N_145[6] ), 
    .F1(\gravity_1.velocity_15__N_145[5] ));
  gravity_1_SLICE_85 \gravity_1.SLICE_85 ( 
    .DI1(\gravity_1.velocity_15__N_145[8] ), 
    .DI0(\gravity_1.velocity_15__N_145[7] ), .D1(leds_c_0), 
    .C1(\gravity_1.n62[3] ), .B1(\gravity_1.n5 ), .D0(\gravity_1.n62[2] ), 
    .C0(leds_c_0), .A0(\gravity_1.n5 ), .CE(rgb_c_0_N_212), 
    .LSR(\gravity_1.velocity_5__N_177 ), .CLK(VSYNC_c), 
    .Q0(\gravity_1.velocity[7] ), .Q1(\gravity_1.velocity[8] ), 
    .F0(\gravity_1.velocity_15__N_145[7] ), 
    .F1(\gravity_1.velocity_15__N_145[8] ));
  gravity_1_SLICE_87 \gravity_1.SLICE_87 ( 
    .DI1(\gravity_1.velocity_15__N_145[10] ), 
    .DI0(\gravity_1.velocity_15__N_145[9] ), .D1(leds_c_0), 
    .C1(\gravity_1.n62[5] ), .B1(\gravity_1.n5 ), .D0(\gravity_1.n62[4] ), 
    .C0(leds_c_0), .A0(\gravity_1.n5 ), .CE(rgb_c_0_N_212), 
    .LSR(\gravity_1.velocity_5__N_177 ), .CLK(VSYNC_c), 
    .Q0(\gravity_1.velocity[9] ), .Q1(\gravity_1.velocity[10] ), 
    .F0(\gravity_1.velocity_15__N_145[9] ), 
    .F1(\gravity_1.velocity_15__N_145[10] ));
  gravity_1_SLICE_89 \gravity_1.SLICE_89 ( 
    .DI1(\gravity_1.velocity_15__N_145[12] ), 
    .DI0(\gravity_1.velocity_15__N_145[11] ), .D1(leds_c_0), 
    .C1(\gravity_1.n62[7] ), .B1(\gravity_1.n5 ), .D0(\gravity_1.n62[6] ), 
    .C0(leds_c_0), .A0(\gravity_1.n5 ), .CE(rgb_c_0_N_212), 
    .LSR(\gravity_1.velocity_5__N_177 ), .CLK(VSYNC_c), 
    .Q0(\gravity_1.velocity[11] ), .Q1(\gravity_1.velocity[12] ), 
    .F0(\gravity_1.velocity_15__N_145[11] ), 
    .F1(\gravity_1.velocity_15__N_145[12] ));
  gravity_1_SLICE_91 \gravity_1.SLICE_91 ( 
    .DI1(\gravity_1.velocity_15__N_145[14] ), 
    .DI0(\gravity_1.velocity_15__N_145[13] ), .D1(leds_c_0), 
    .C1(\gravity_1.n62[9] ), .A1(\gravity_1.n5 ), .D0(\gravity_1.n62[8] ), 
    .C0(leds_c_0), .B0(\gravity_1.n5 ), .CE(rgb_c_0_N_212), 
    .LSR(\gravity_1.velocity_5__N_177 ), .CLK(VSYNC_c), 
    .Q0(\gravity_1.velocity[13] ), .Q1(\gravity_1.velocity[14] ), 
    .F0(\gravity_1.velocity_15__N_145[13] ), 
    .F1(\gravity_1.velocity_15__N_145[14] ));
  gravity_1_SLICE_93 \gravity_1.SLICE_93 ( 
    .DI0(\gravity_1.velocity_15__N_145[15] ), .D0(\gravity_1.n5 ), 
    .C0(\gravity_1.n62[10] ), .A0(leds_c_0), .CE(rgb_c_0_N_212), 
    .LSR(\gravity_1.velocity_5__N_177 ), .CLK(VSYNC_c), 
    .Q0(\gravity_1.velocity[15] ), .F0(\gravity_1.velocity_15__N_145[15] ));
  gravity_1_SLICE_94 \gravity_1.SLICE_94 ( 
    .DI1(\gravity_1.velocity[6].sig_001.FeedThruLUT ), 
    .DI0(\gravity_1.velocity[5].sig_000.FeedThruLUT ), 
    .D1(\gravity_1.velocity[6] ), .C0(\gravity_1.velocity[5] ), 
    .CE(rgb_c_0_N_212), .CLK(VSYNC_c), .Q0(\gravity_1.dt[9] ), 
    .Q1(\gravity_1.dt[10] ), .F0(\gravity_1.velocity[5].sig_000.FeedThruLUT ), 
    .F1(\gravity_1.velocity[6].sig_001.FeedThruLUT ));
  gravity_1_SLICE_96 \gravity_1.SLICE_96 ( 
    .DI1(\gravity_1.velocity[8].sig_003.FeedThruLUT ), 
    .DI0(\gravity_1.velocity[7].sig_002.FeedThruLUT ), 
    .D1(\gravity_1.velocity[8] ), .D0(\gravity_1.velocity[7] ), 
    .CE(rgb_c_0_N_212), .CLK(VSYNC_c), .Q0(\gravity_1.dt[11] ), 
    .Q1(\gravity_1.dt[12] ), .F0(\gravity_1.velocity[7].sig_002.FeedThruLUT ), 
    .F1(\gravity_1.velocity[8].sig_003.FeedThruLUT ));
  gravity_1_SLICE_98 \gravity_1.SLICE_98 ( 
    .DI1(\gravity_1.velocity[10].sig_005.FeedThruLUT ), 
    .DI0(\gravity_1.velocity[9].sig_004.FeedThruLUT ), 
    .D1(\gravity_1.velocity[10] ), .D0(\gravity_1.velocity[9] ), 
    .CE(rgb_c_0_N_212), .CLK(VSYNC_c), .Q0(\gravity_1.dt[13] ), 
    .Q1(\gravity_1.dt[14] ), .F0(\gravity_1.velocity[9].sig_004.FeedThruLUT ), 
    .F1(\gravity_1.velocity[10].sig_005.FeedThruLUT ));
  gravity_1_SLICE_100 \gravity_1.SLICE_100 ( 
    .DI1(\gravity_1.velocity[12].sig_007.FeedThruLUT ), 
    .DI0(\gravity_1.velocity[11].sig_006.FeedThruLUT ), 
    .D1(\gravity_1.velocity[12] ), .D0(\gravity_1.velocity[11] ), 
    .CE(rgb_c_0_N_212), .CLK(VSYNC_c), .Q0(\gravity_1.dt[15] ), 
    .Q1(\gravity_1.dt[16] ), .F0(\gravity_1.velocity[11].sig_006.FeedThruLUT ), 
    .F1(\gravity_1.velocity[12].sig_007.FeedThruLUT ));
  gravity_1_SLICE_102 \gravity_1.SLICE_102 ( 
    .DI1(\gravity_1.velocity[14].sig_009.FeedThruLUT ), 
    .DI0(\gravity_1.velocity[13].sig_008.FeedThruLUT ), 
    .D1(\gravity_1.velocity[14] ), .C0(\gravity_1.velocity[13] ), 
    .CE(rgb_c_0_N_212), .CLK(VSYNC_c), .Q0(\gravity_1.dt[17] ), 
    .Q1(\gravity_1.dt[18] ), .F0(\gravity_1.velocity[13].sig_008.FeedThruLUT ), 
    .F1(\gravity_1.velocity[14].sig_009.FeedThruLUT ));
  gravity_1_SLICE_104 \gravity_1.SLICE_104 ( 
    .DI0(\gravity_1.velocity[15].sig_010.FeedThruLUT ), 
    .D0(\gravity_1.velocity[15] ), .CE(rgb_c_0_N_212), .CLK(VSYNC_c), 
    .Q0(\gravity_1.dt[19] ), .F0(\gravity_1.velocity[15].sig_010.FeedThruLUT ));
  nes_1_SLICE_108 \nes_1.SLICE_108 ( .DI1(\nes_1.shiftReg_0__N_207 ), 
    .DI0(\nes_1.shiftReg[0].sig_011.FeedThruLUT ), .D1(nes_data_c), 
    .D0(\nes_1.shiftReg[0] ), .CLK(nes_clk_c), .Q0(\nes_1.shiftReg[1] ), 
    .Q1(\nes_1.shiftReg[0] ), .F0(\nes_1.shiftReg[0].sig_011.FeedThruLUT ), 
    .F1(\nes_1.shiftReg_0__N_207 ));
  nes_1_SLICE_109 \nes_1.SLICE_109 ( 
    .DI1(\nes_1.shiftReg[2].sig_013.FeedThruLUT ), 
    .DI0(\nes_1.shiftReg[1].sig_012.FeedThruLUT ), .D1(\nes_1.shiftReg[2] ), 
    .D0(\nes_1.shiftReg[1] ), .CLK(nes_clk_c), .Q0(\nes_1.shiftReg[2] ), 
    .Q1(\nes_1.shiftReg[3] ), .F0(\nes_1.shiftReg[1].sig_012.FeedThruLUT ), 
    .F1(\nes_1.shiftReg[2].sig_013.FeedThruLUT ));
  nes_1_SLICE_111 \nes_1.SLICE_111 ( 
    .DI1(\nes_1.shiftReg[4].sig_015.FeedThruLUT ), 
    .DI0(\nes_1.shiftReg[3].sig_014.FeedThruLUT ), .D1(\nes_1.shiftReg[4] ), 
    .D0(\nes_1.shiftReg[3] ), .CLK(nes_clk_c), .Q0(\nes_1.shiftReg[4] ), 
    .Q1(\nes_1.shiftReg[5] ), .F0(\nes_1.shiftReg[3].sig_014.FeedThruLUT ), 
    .F1(\nes_1.shiftReg[4].sig_015.FeedThruLUT ));
  nes_1_SLICE_113 \nes_1.SLICE_113 ( 
    .DI1(\nes_1.shiftReg[6].sig_017.FeedThruLUT ), 
    .DI0(\nes_1.shiftReg[5].sig_016.FeedThruLUT ), .D1(\nes_1.shiftReg[6] ), 
    .C0(\nes_1.shiftReg[5] ), .CLK(nes_clk_c), .Q0(\nes_1.shiftReg[6] ), 
    .Q1(\nes_1.shiftReg[7] ), .F0(\nes_1.shiftReg[5].sig_016.FeedThruLUT ), 
    .F1(\nes_1.shiftReg[6].sig_017.FeedThruLUT ));
  gravity_1_SLICE_116 \gravity_1.SLICE_116 ( .D1(gameover), 
    .C1(\gravity_1.n6 ), .B1(\birdpos[9] ), .A1(\gravity_1.n5_adj_306 ), 
    .D0(\birdpos[6] ), .C0(\birdpos[8] ), .B0(\birdpos[7] ), 
    .F0(\gravity_1.n6 ), .F1(\gravity_1.velocity_5__N_177 ));
  gamestate_1_SLICE_117 \gamestate_1.SLICE_117 ( .D1(n1911), .C1(gameover), 
    .B1(\towerxpos[5] ), .A1(n6_adj_307), .D0(gameover), 
    .C0(\gamestate_1.gameover_N_217 ), .B0(\birdpos[9] ), .A0(leds_c_0), 
    .F0(gameover), .F1(\tower_1.towerxpos_1__N_77 ));
  tower_1_SLICE_118 \tower_1.SLICE_118 ( .D1(\tower_1.counter[4] ), 
    .C1(\tower_1.n6_c ), .B1(\tower_1.counter[5] ), .A1(\tower_1.counter[7] ), 
    .D0(\tower_1.counter[6] ), .C0(\tower_1.counter[8] ), .F0(\tower_1.n6_c ), 
    .F1(\tower_1.n2565 ));
  tower_1_SLICE_119 \tower_1.SLICE_119 ( .D1(\tower_1.n1366[5] ), 
    .C1(\tower_1.n460 ), .B1(\tower_1.n467 ), .D0(\tower_1.n445[5] ), 
    .C0(\tower_1.counter[5] ), .B0(\tower_1.n2565 ), .A0(\tower_1.counter[9] ), 
    .F0(\tower_1.n460 ), .F1(\tower_1.towerypos_9__N_80[5] ));
  pattern_gen_1_SLICE_120 \pattern_gen_1.SLICE_120 ( 
    .D1(\pattern_gen_1.n18_adj_294 ), .C1(\pattern_gen_1.n56 ), 
    .B1(\towerypos[9] ), .A1(\column[9] ), .D0(\pattern_gen_1.n52_c[8] ), 
    .C0(\pattern_gen_1.n18_adj_249 ), .B0(\column[9] ), 
    .F0(\pattern_gen_1.n56 ), .F1(\pattern_gen_1.n57 ));
  gravity_1_SLICE_122 \gravity_1.SLICE_122 ( .D1(\gravity_1.velocity[10] ), 
    .C1(\gravity_1.n8 ), .B1(\gravity_1.velocity[7] ), 
    .A1(\gravity_1.velocity[5] ), .D0(\gravity_1.velocity[6] ), 
    .C0(\gravity_1.velocity[9] ), .B0(\gravity_1.velocity[8] ), 
    .F0(\gravity_1.n8 ), .F1(\gravity_1.n22 ));
  gravity_1_SLICE_124 \gravity_1.SLICE_124 ( .D1(\gravity_1.velocity[15] ), 
    .C1(\gravity_1.n8_adj_304 ), .B1(\gravity_1.n22 ), 
    .A1(\gravity_1.velocity[12] ), .D0(\gravity_1.velocity[11] ), 
    .C0(\gravity_1.velocity[13] ), .A0(\gravity_1.velocity[14] ), 
    .F0(\gravity_1.n8_adj_304 ), .F1(\gravity_1.n5 ));
  gravity_1_SLICE_126 \gravity_1.SLICE_126 ( .D0(\birdpos[8] ), 
    .B0(\birdpos[7] ), .F0(n1931));
  gamestate_1_SLICE_127 \gamestate_1.SLICE_127 ( .D1(\gamestate_1.n5647 ), 
    .C1(\gamestate_1.n37 ), .B1(\birdpos[6] ), .A1(n1931), 
    .D0(\gamestate_1.n4_adj_234 ), .C0(\gamestate_1.n5340 ), 
    .B0(\towerxpos[8] ), .A0(\gamestate_1.n33 ), .F0(\gamestate_1.n37 ), 
    .F1(\gamestate_1.gameover_N_217 ));
  gravity_1_SLICE_128 \gravity_1.SLICE_128 ( .D1(\birdpos[5] ), 
    .C1(\gravity_1.n8_adj_305 ), .B1(\birdpos[0] ), .A1(\birdpos[2] ), 
    .D0(\birdpos[1] ), .C0(\birdpos[4] ), .B0(\birdpos[3] ), 
    .F0(\gravity_1.n8_adj_305 ), .F1(\gravity_1.n5_adj_306 ));
  vga_1_SLICE_130 \vga_1.SLICE_130 ( .D1(\row[1] ), .D0(\row[0] ), 
    .C0(\row[1] ), .F0(n4_adj_308), .F1(n2));
  pattern_gen_1_SLICE_131 \pattern_gen_1.SLICE_131 ( .D1(\row[8] ), 
    .C1(\pattern_gen_1.n2531 ), .B1(\row[6] ), .A1(\row[7] ), .D0(n5050), 
    .C0(\row[5] ), .B0(\row[2] ), .A0(n4_adj_308), .F0(\pattern_gen_1.n2531 ), 
    .F1(\pattern_gen_1.n2549 ));
  vga_1_SLICE_132 \vga_1.SLICE_132 ( .D1(\row[5] ), .C1(\vga_1.n8 ), 
    .B1(\row[6] ), .A1(\row[4] ), .D0(\row[2] ), .C0(\row[3] ), 
    .F0(\vga_1.n8 ), .F1(\vga_1.n17 ));
  vga_1_SLICE_134 \vga_1.SLICE_134 ( .D1(\row[8] ), .C1(n5050), .B1(\row[9] ), 
    .A1(\row[0] ), .D0(\row[3] ), .C0(\row[4] ), .F0(n5050), .F1(\vga_1.n14 ));
  vga_1_SLICE_136 \vga_1.SLICE_136 ( .D1(\column[5] ), .C1(\column[6] ), 
    .B1(\column[8] ), .A1(\column[7] ), .D0(\column[6] ), .C0(\column[5] ), 
    .A0(\column[8] ), .F0(\vga_1.n5348 ), .F1(\vga_1.valid_N_215 ));
  vga_1_SLICE_137 \vga_1.SLICE_137 ( .D1(\vga_1.n5348 ), 
    .C1(\vga_1.column_0__N_49 ), .B1(\column[7] ), .A1(\column[1] ), 
    .D0(\vga_1.n10 ), .C0(\vga_1.n14 ), .B0(\row[1] ), .A0(\row[6] ), 
    .F0(\vga_1.column_0__N_49 ), .F1(\vga_1.n7 ));
  vga_1_SLICE_138 \vga_1.SLICE_138 ( .D1(\vga_1.n7 ), .C1(\vga_1.n8_adj_303 ), 
    .B1(\column[2] ), .A1(\column[0] ), .C0(\column[3] ), .B0(\column[9] ), 
    .A0(\column[4] ), .F0(\vga_1.n8_adj_303 ), .F1(\vga_1.column_0__N_50 ));
  vga_1_SLICE_140 \vga_1.SLICE_140 ( .C1(\row[7] ), .D0(\row[2] ), 
    .C0(\row[5] ), .B0(\row[7] ), .F0(\vga_1.n10 ), .F1(n15));
  tower_1_SLICE_142 \tower_1.SLICE_142 ( .D1(\tower_1.n461 ), 
    .C1(\tower_1.n1366[4] ), .B1(\tower_1.n467 ), .D0(\tower_1.counter[3] ), 
    .C0(\tower_1.n467 ), .B0(\tower_1.n1366[3] ), 
    .F0(\tower_1.towerypos_9__N_80[3] ), .F1(\tower_1.towerypos_9__N_80[4] ));
  tower_1_SLICE_143 \tower_1.SLICE_143 ( .D1(\tower_1.n445[9] ), 
    .C1(\tower_1.n2563 ), .B1(\tower_1.n2565 ), .A1(\tower_1.counter[9] ), 
    .D0(\tower_1.n458 ), .C0(\tower_1.n5 ), .B0(\tower_1.n460 ), 
    .A0(\tower_1.n457 ), .F0(\tower_1.n2563 ), .F1(\tower_1.n467 ));
  tower_1_SLICE_145 \tower_1.SLICE_145 ( .D1(\tower_1.n461 ), 
    .C1(\tower_1.n459 ), .A1(\tower_1.counter[3] ), .D0(\tower_1.counter[9] ), 
    .C0(\tower_1.n2565 ), .B0(\tower_1.n445[4] ), .A0(\tower_1.counter[4] ), 
    .F0(\tower_1.n461 ), .F1(\tower_1.n5 ));
  tower_1_SLICE_147 \tower_1.SLICE_147 ( .D1(\tower_1.n1366[6] ), 
    .C1(\tower_1.n459 ), .B1(\tower_1.n467 ), .D0(\tower_1.n445[6] ), 
    .C0(\tower_1.n2565 ), .B0(\tower_1.counter[6] ), .A0(\tower_1.counter[9] ), 
    .F0(\tower_1.n459 ), .F1(\tower_1.towerypos_9__N_80[6] ));
  tower_1_SLICE_149 \tower_1.SLICE_149 ( .D1(\tower_1.n1366[7] ), 
    .C1(\tower_1.n458 ), .B1(\tower_1.n467 ), .D0(\tower_1.n445[7] ), 
    .C0(\tower_1.n2565 ), .B0(\tower_1.counter[7] ), .A0(\tower_1.counter[9] ), 
    .F0(\tower_1.n458 ), .F1(\tower_1.towerypos_9__N_80[7] ));
  tower_1_SLICE_150 \tower_1.SLICE_150 ( .D1(\tower_1.n1366[8] ), 
    .C1(\tower_1.n457 ), .B1(\tower_1.n467 ), .D0(\tower_1.n445[8] ), 
    .C0(\tower_1.n2565 ), .B0(\tower_1.counter[9] ), .A0(\tower_1.counter[8] ), 
    .F0(\tower_1.n457 ), .F1(\tower_1.towerypos_9__N_80[8] ));
  tower_1_SLICE_152 \tower_1.SLICE_152 ( .D1(\gamestate_1.n1934 ), .C1(n12), 
    .B1(\towerxpos[5] ), .A1(\towerxpos[9] ), .D0(\towerxpos[4] ), 
    .C0(\towerxpos[3] ), .F0(n12), .F1(\gamestate_1.n4_adj_234 ));
  gamestate_1_SLICE_155 \gamestate_1.SLICE_155 ( 
    .D1(\pattern_gen_1.n4_adj_295 ), .C1(n1911), .B1(\towerxpos[5] ), 
    .A1(\pattern_gen_1.cout ), .D0(\towerxpos[8] ), .C0(\towerxpos[9] ), 
    .B0(\towerxpos[6] ), .A0(\towerxpos[7] ), .F0(n1911), 
    .F1(\pattern_gen_1.n2498 ));
  nes_1_SLICE_156 \nes_1.SLICE_156 ( .D1(\nes_1.NEScount[1] ), 
    .C1(\nes_1.nes_clk_c_N_214 ), .D0(\nes_1.NEScount[4] ), 
    .C0(\nes_1.NEScount[5] ), .B0(\nes_1.NEScount[6] ), 
    .A0(\nes_1.NEScount[7] ), .F0(\nes_1.nes_clk_c_N_214 ), 
    .F1(\nes_1.nes_latch_c_N_213 ));
  nes_1_SLICE_158 \nes_1.SLICE_158 ( .D1(\nes_1.shiftReg[0] ), 
    .C1(nes_latch_c), .A1(leds_c_0), .D0(\nes_1.NEScount[0] ), 
    .C0(\nes_1.nes_latch_c_N_213 ), .B0(\nes_1.NEScount[3] ), 
    .A0(\nes_1.NEScount[2] ), .F0(nes_latch_c), .F1(leds_c_0));
  nes_1_SLICE_159 \nes_1.SLICE_159 ( .D0(leds_c_1), .C0(nes_latch_c), 
    .B0(\nes_1.shiftReg[1] ), .F0(leds_c_1));
  pattern_gen_1_SLICE_160 \pattern_gen_1.SLICE_160 ( .D1(\column[2] ), 
    .C1(\pattern_gen_1.n4_c ), .B1(\birdpos[2] ), .D0(\column[0] ), 
    .C0(\birdpos[0] ), .B0(\column[1] ), .A0(\birdpos[1] ), 
    .F0(\pattern_gen_1.n4_c ), .F1(\pattern_gen_1.n6_adj_239 ));
  pattern_gen_1_SLICE_162 \pattern_gen_1.SLICE_162 ( .D1(\column[4] ), 
    .C1(\pattern_gen_1.n8 ), .B1(\birdpos[4] ), .D0(\column[3] ), 
    .C0(\pattern_gen_1.n6_adj_239 ), .B0(\birdpos[3] ), 
    .F0(\pattern_gen_1.n8 ), .F1(\pattern_gen_1.n10 ));
  pattern_gen_1_SLICE_164 \pattern_gen_1.SLICE_164 ( .D1(\column[6] ), 
    .C1(\pattern_gen_1.n12 ), .A1(\birdpos[6] ), .D0(\column[5] ), 
    .C0(\pattern_gen_1.n10 ), .B0(\birdpos[5] ), .F0(\pattern_gen_1.n12 ), 
    .F1(\pattern_gen_1.n14 ));
  pattern_gen_1_SLICE_166 \pattern_gen_1.SLICE_166 ( .D1(\column[8] ), 
    .C1(\pattern_gen_1.n16 ), .A1(\birdpos[8] ), .D0(\column[7] ), 
    .C0(\pattern_gen_1.n14 ), .A0(\birdpos[7] ), .F0(\pattern_gen_1.n16 ), 
    .F1(\pattern_gen_1.n18 ));
  pattern_gen_1_SLICE_168 \pattern_gen_1.SLICE_168 ( .D1(\row[7] ), 
    .C1(\pattern_gen_1.n12_adj_240 ), .B1(\row[6] ), .A1(\row[8] ), 
    .D0(\row[4] ), .C0(\row[5] ), .A0(\row[3] ), 
    .F0(\pattern_gen_1.n12_adj_240 ), .F1(\pattern_gen_1.n18_adj_241 ));
  pattern_gen_1_SLICE_170 \pattern_gen_1.SLICE_170 ( 
    .D1(\pattern_gen_1.n52_c[1] ), .C1(\pattern_gen_1.n4_adj_242 ), 
    .B1(\column[2] ), .D0(\pattern_gen_1.n52_c[0] ), .C0(\towerypos[0] ), 
    .B0(\column[0] ), .A0(\column[1] ), .F0(\pattern_gen_1.n4_adj_242 ), 
    .F1(\pattern_gen_1.n6_adj_243 ));
  pattern_gen_1_SLICE_172 \pattern_gen_1.SLICE_172 ( 
    .D1(\pattern_gen_1.n52_c[3] ), .C1(\pattern_gen_1.n8_adj_244 ), 
    .A1(\column[4] ), .D0(\pattern_gen_1.n52_c[2] ), 
    .C0(\pattern_gen_1.n6_adj_243 ), .B0(\column[3] ), 
    .F0(\pattern_gen_1.n8_adj_244 ), .F1(\pattern_gen_1.n10_adj_245 ));
  pattern_gen_1_SLICE_174 \pattern_gen_1.SLICE_174 ( 
    .D1(\pattern_gen_1.n52_c[5] ), .C1(\pattern_gen_1.n12_adj_246 ), 
    .B1(\column[6] ), .D0(\pattern_gen_1.n52_c[4] ), 
    .C0(\pattern_gen_1.n10_adj_245 ), .A0(\column[5] ), 
    .F0(\pattern_gen_1.n12_adj_246 ), .F1(\pattern_gen_1.n14_adj_247 ));
  pattern_gen_1_SLICE_176 \pattern_gen_1.SLICE_176 ( 
    .D1(\pattern_gen_1.n52_c[7] ), .C1(\pattern_gen_1.n16_adj_248 ), 
    .B1(\column[8] ), .D0(\pattern_gen_1.n52_c[6] ), 
    .C0(\pattern_gen_1.n14_adj_247 ), .B0(\column[7] ), 
    .F0(\pattern_gen_1.n16_adj_248 ), .F1(\pattern_gen_1.n18_adj_249 ));
  pattern_gen_1_SLICE_178 \pattern_gen_1.SLICE_178 ( .D1(\row[3] ), 
    .C1(\pattern_gen_1.n6_adj_250 ), .A1(\towerxpos[3] ), .D0(\towerxpos[2] ), 
    .C0(\towerxpos[1] ), .B0(\row[1] ), .A0(\row[2] ), 
    .F0(\pattern_gen_1.n6_adj_250 ), .F1(\pattern_gen_1.n8_adj_251 ));
  pattern_gen_1_SLICE_180 \pattern_gen_1.SLICE_180 ( .D1(\towerxpos[5] ), 
    .C1(\pattern_gen_1.n10_adj_252 ), .A1(\row[5] ), .D0(\row[4] ), 
    .C0(\pattern_gen_1.n8_adj_251 ), .A0(\towerxpos[4] ), 
    .F0(\pattern_gen_1.n10_adj_252 ), .F1(\pattern_gen_1.n12_adj_253 ));
  pattern_gen_1_SLICE_182 \pattern_gen_1.SLICE_182 ( .D1(\towerxpos[7] ), 
    .C1(\pattern_gen_1.n14_adj_254 ), .B1(\row[7] ), .D0(\towerxpos[6] ), 
    .C0(\pattern_gen_1.n12_adj_253 ), .B0(\row[6] ), 
    .F0(\pattern_gen_1.n14_adj_254 ), .F1(\pattern_gen_1.n16_adj_255 ));
  pattern_gen_1_SLICE_184 \pattern_gen_1.SLICE_184 ( .D1(\towerxpos[9] ), 
    .C1(\pattern_gen_1.n18_adj_258 ), .B1(\row[9] ), .D0(\towerxpos[8] ), 
    .C0(\pattern_gen_1.n16_adj_255 ), .B0(\row[8] ), 
    .F0(\pattern_gen_1.n18_adj_258 ), .F1(\pattern_gen_1.n22 ));
  pattern_gen_1_SLICE_186 \pattern_gen_1.SLICE_186 ( .D1(n50), 
    .C1(\pattern_gen_1.n4_adj_259 ), .B1(\column[2] ), .D0(n51), 
    .C0(\column[0] ), .B0(\birdpos[0] ), .A0(\column[1] ), 
    .F0(\pattern_gen_1.n4_adj_259 ), .F1(\pattern_gen_1.n6_adj_261 ));
  pattern_gen_1_SLICE_188 \pattern_gen_1.SLICE_188 ( .D1(n48), 
    .C1(\pattern_gen_1.n8_adj_263 ), .A1(\column[4] ), .D0(\column[3] ), 
    .C0(\pattern_gen_1.n6_adj_261 ), .A0(n49), .F0(\pattern_gen_1.n8_adj_263 ), 
    .F1(\pattern_gen_1.n10_adj_265 ));
  pattern_gen_1_SLICE_190 \pattern_gen_1.SLICE_190 ( .D1(\column[6] ), 
    .C1(\pattern_gen_1.n12_adj_269 ), .A1(n46), .D0(\column[5] ), 
    .C0(\pattern_gen_1.n10_adj_265 ), .B0(n47), 
    .F0(\pattern_gen_1.n12_adj_269 ), .F1(\pattern_gen_1.n14_adj_274 ));
  pattern_gen_1_SLICE_192 \pattern_gen_1.SLICE_192 ( .D1(n44), 
    .C1(\pattern_gen_1.n16_adj_276 ), .B1(\column[8] ), .D0(n45), 
    .C0(\pattern_gen_1.n14_adj_274 ), .B0(\column[7] ), 
    .F0(\pattern_gen_1.n16_adj_276 ), .F1(\pattern_gen_1.n18_adj_279 ));
  pattern_gen_1_SLICE_194 \pattern_gen_1.SLICE_194 ( 
    .D1(\pattern_gen_1.n18_adj_282 ), .C1(\pattern_gen_1.n6_adj_280 ), 
    .B1(\row[9] ), .A1(\pattern_gen_1.n2549 ), 
    .D0(\pattern_gen_1.n18_adj_241 ), .C0(\pattern_gen_1.n18 ), 
    .B0(\column[9] ), .A0(\birdpos[9] ), .F0(\pattern_gen_1.n6_adj_280 ), 
    .F1(\pattern_gen_1.n21 ));
  pattern_gen_1_SLICE_196 \pattern_gen_1.SLICE_196 ( .D1(\towerypos[2] ), 
    .C1(\pattern_gen_1.n4_adj_283 ), .B1(\column[2] ), .D0(\towerypos[1] ), 
    .C0(\towerypos[0] ), .B0(\column[0] ), .A0(\column[1] ), 
    .F0(\pattern_gen_1.n4_adj_283 ), .F1(\pattern_gen_1.n6_adj_284 ));
  pattern_gen_1_SLICE_198 \pattern_gen_1.SLICE_198 ( .D1(\towerypos[4] ), 
    .C1(\pattern_gen_1.n8_adj_285 ), .B1(\column[4] ), .D0(\towerypos[3] ), 
    .C0(\pattern_gen_1.n6_adj_284 ), .B0(\column[3] ), 
    .F0(\pattern_gen_1.n8_adj_285 ), .F1(\pattern_gen_1.n10_adj_286 ));
  pattern_gen_1_SLICE_200 \pattern_gen_1.SLICE_200 ( .D1(\towerypos[6] ), 
    .C1(\pattern_gen_1.n12_adj_287 ), .A1(\column[6] ), .D0(\towerypos[5] ), 
    .C0(\pattern_gen_1.n10_adj_286 ), .B0(\column[5] ), 
    .F0(\pattern_gen_1.n12_adj_287 ), .F1(\pattern_gen_1.n14_adj_292 ));
  pattern_gen_1_SLICE_202 \pattern_gen_1.SLICE_202 ( .D1(\towerypos[8] ), 
    .C1(\pattern_gen_1.n16_adj_293 ), .B1(\column[8] ), .D0(\towerypos[7] ), 
    .C0(\pattern_gen_1.n14_adj_292 ), .B0(\column[7] ), 
    .F0(\pattern_gen_1.n16_adj_293 ), .F1(\pattern_gen_1.n18_adj_294 ));
  pattern_gen_1_SLICE_205 \pattern_gen_1.SLICE_205 ( .D1(\towerxpos[2] ), 
    .C1(\towerxpos[1] ), .B1(\towerxpos[4] ), .A1(\towerxpos[3] ), 
    .D0(\towerxpos[1] ), .C0(\towerxpos[2] ), .B0(\towerxpos[3] ), 
    .A0(\towerxpos[4] ), .F0(\pattern_gen_1.n4_adj_295 ), .F1(n6_adj_307));
  pattern_gen_1_SLICE_206 \pattern_gen_1.SLICE_206 ( .D1(valid), 
    .C1(\pattern_gen_1.rgb_c_1_N_210[0] ), .B1(gameover), 
    .D0(\pattern_gen_1.n57 ), .C0(\pattern_gen_1.n2498 ), 
    .B0(\pattern_gen_1.n22 ), .A0(\pattern_gen_1.n21 ), 
    .F0(\pattern_gen_1.rgb_c_1_N_210[0] ), .F1(rgb_c_0));
  gamestate_1_SLICE_208 \gamestate_1.SLICE_208 ( .D1(\towerxpos[7] ), 
    .C1(\gamestate_1.n5 ), .B1(\towerxpos[6] ), .A1(\towerxpos[4] ), 
    .D0(\towerxpos[2] ), .C0(\towerxpos[5] ), .B0(\towerxpos[3] ), 
    .F0(\gamestate_1.n5 ), .F1(\gamestate_1.n5340 ));
  gamestate_1_SLICE_210 \gamestate_1.SLICE_210 ( .D1(n50), 
    .C1(\gamestate_1.n4 ), .A1(\towerypos[2] ), .D0(n51), .C0(\towerypos[1] ), 
    .B0(\towerypos[0] ), .A0(\birdpos[0] ), .F0(\gamestate_1.n4 ), 
    .F1(\gamestate_1.n6 ));
  gamestate_1_SLICE_212 \gamestate_1.SLICE_212 ( .D1(n48), 
    .C1(\gamestate_1.n8 ), .A1(\towerypos[4] ), .D0(n49), 
    .C0(\gamestate_1.n6 ), .A0(\towerypos[3] ), .F0(\gamestate_1.n8 ), 
    .F1(\gamestate_1.n10 ));
  gamestate_1_SLICE_214 \gamestate_1.SLICE_214 ( .D1(n46), 
    .C1(\gamestate_1.n12_c ), .A1(\towerypos[6] ), .D0(\towerypos[5] ), 
    .C0(\gamestate_1.n10 ), .A0(n47), .F0(\gamestate_1.n12_c ), 
    .F1(\gamestate_1.n14 ));
  gamestate_1_SLICE_216 \gamestate_1.SLICE_216 ( .D1(\towerypos[8] ), 
    .C1(\gamestate_1.n16 ), .B1(n44), .D0(n45), .C0(\gamestate_1.n14 ), 
    .B0(\towerypos[7] ), .F0(\gamestate_1.n16 ), .F1(\gamestate_1.n18 ));
  gamestate_1_SLICE_218 \gamestate_1.SLICE_218 ( .D1(\birdpos[2] ), 
    .C1(\gamestate_1.n4_adj_218 ), .B1(\gamestate_1.n52_adj_237[1] ), 
    .D0(\gamestate_1.n52_adj_237[0] ), .C0(\birdpos[0] ), .B0(\towerypos[0] ), 
    .A0(\birdpos[1] ), .F0(\gamestate_1.n4_adj_218 ), 
    .F1(\gamestate_1.n6_adj_220 ));
  gamestate_1_SLICE_220 \gamestate_1.SLICE_220 ( 
    .D1(\gamestate_1.n52_adj_237[3] ), .C1(\gamestate_1.n8_adj_222 ), 
    .B1(\birdpos[4] ), .D0(\gamestate_1.n52_adj_237[2] ), 
    .C0(\gamestate_1.n6_adj_220 ), .B0(\birdpos[3] ), 
    .F0(\gamestate_1.n8_adj_222 ), .F1(\gamestate_1.n10_adj_224 ));
  gamestate_1_SLICE_222 \gamestate_1.SLICE_222 ( 
    .D1(\gamestate_1.n52_adj_237[5] ), .C1(\gamestate_1.n12_adj_226 ), 
    .A1(\birdpos[6] ), .D0(\birdpos[5] ), .C0(\gamestate_1.n10_adj_224 ), 
    .A0(\gamestate_1.n52_adj_237[4] ), .F0(\gamestate_1.n12_adj_226 ), 
    .F1(\gamestate_1.n14_adj_228 ));
  gamestate_1_SLICE_224 \gamestate_1.SLICE_224 ( .D0(\birdpos[9] ), 
    .C0(\gamestate_1.n52_adj_237[8] ), .F0(\gamestate_1.n19 ));
  gamestate_1_SLICE_225 \gamestate_1.SLICE_225 ( .D1(\birdpos[8] ), 
    .C1(\gamestate_1.n16_adj_230 ), .B1(\gamestate_1.n52_adj_237[7] ), 
    .A1(\gamestate_1.n19 ), .D0(\gamestate_1.n52_adj_237[6] ), 
    .C0(\gamestate_1.n14_adj_228 ), .B0(\birdpos[7] ), 
    .F0(\gamestate_1.n16_adj_230 ), .F1(\gamestate_1.n8_adj_232 ));
  gamestate_1_SLICE_226 \gamestate_1.SLICE_226 ( .D0(\gamestate_1.n8_adj_232 ), 
    .C0(\gamestate_1.n18 ), .B0(n43), .A0(\towerypos[9] ), 
    .F0(\gamestate_1.n33 ));
  gamestate_1_SLICE_228 \gamestate_1.SLICE_228 ( .D1(\birdpos[4] ), 
    .C1(\gamestate_1.n5649 ), .A1(\birdpos[5] ), .D0(\birdpos[0] ), 
    .C0(\birdpos[2] ), .B0(\birdpos[1] ), .A0(\birdpos[3] ), 
    .F0(\gamestate_1.n5649 ), .F1(\gamestate_1.n5647 ));
  vga_1_SLICE_230 \vga_1.SLICE_230 ( .D1(\row[7] ), .C1(\row[8] ), 
    .B1(\row[9] ), .A1(\vga_1.n17 ), .D0(\row[8] ), .C0(\row[9] ), 
    .B0(\column[9] ), .A0(\row[7] ), .F0(\vga_1.valid_N_216 ), 
    .F1(\vga_1.HSYNC_c_N_208 ));
  pattern_gen_1_SLICE_233 \pattern_gen_1.SLICE_233 ( 
    .DI1(\vga_1.valid_N_215$n0 ), .D1(\column[8] ), .C1(\column[7] ), 
    .B1(\column[6] ), .A1(\column[5] ), .D0(\pattern_gen_1.rgb_c_1_N_210[0] ), 
    .C0(valid), .B0(gameover), .LSR(\vga_1.valid_N_216 ), .CLK(vga_clk), 
    .Q1(valid), .F0(rgb_c_1), .F1(\vga_1.valid_N_215$n0 ));
  nes_1_SLICE_236 \nes_1.SLICE_236 ( .D0(\nes_1.NEScount[3] ), 
    .C0(\nes_1.counter[8] ), .B0(\nes_1.nes_clk_c_N_214 ), .F0(nes_clk_c));
  nes_1_SLICE_237 \nes_1.SLICE_237 ( .D1(\nes_1.shiftReg[7] ), .C1(leds_c_7), 
    .B1(nes_latch_c), .D0(\nes_1.shiftReg[2] ), .C0(leds_c_2), 
    .A0(nes_latch_c), .F0(leds_c_2), .F1(leds_c_7));
  gamestate_1_SLICE_240 \gamestate_1.SLICE_240 ( .C0(\towerxpos[7] ), 
    .A0(\towerxpos[6] ), .F0(\gamestate_1.n1934 ));
  pattern_gen_1_SLICE_242 \pattern_gen_1.SLICE_242 ( .D0(n43), 
    .C0(\pattern_gen_1.n18_adj_279 ), .B0(\column[9] ), 
    .F0(\pattern_gen_1.n18_adj_282 ));
  SLICE_246 SLICE_246( .F0(VCC_net));
  vga_1_SLICE_247 \vga_1.SLICE_247 ( .D0(\row[4] ), .F0(n9));
  vga_1_SLICE_248 \vga_1.SLICE_248 ( .D1(\row[0] ), .D0(\row[3] ), .F0(n4), 
    .F1(\pattern_gen_1.n2_adj_291 ));
  vga_1_SLICE_249 \vga_1.SLICE_249 ( .D0(\row[6] ), .F0(n13));
  vga_1_SLICE_251 \vga_1.SLICE_251 ( .D0(\column[3] ), .C0(\column[4] ), 
    .F0(\vga_1.n5053 ));
  vga_1_SLICE_252 \vga_1.SLICE_252 ( .DI1(\vga_1.VSYNC_c_N_209 ), 
    .D1(\vga_1.n5053 ), .C1(\vga_1.n8_adj_302 ), .B1(\vga_1.valid_N_215 ), 
    .A1(\column[9] ), .D0(\column[0] ), .C0(\column[1] ), .B0(\column[2] ), 
    .CLK(vga_clk), .Q1(VSYNC_c), .F0(\vga_1.n8_adj_302 ), 
    .F1(\vga_1.VSYNC_c_N_209 ));
  vga_1_SLICE_253 \vga_1.SLICE_253 ( .D0(\row[2] ), .F0(n6));
  nes_1_SLICE_256 \nes_1.SLICE_256 ( .D1(\nes_1.shiftReg[5] ), .C1(leds_c_5), 
    .B1(nes_latch_c), .D0(leds_c_6), .C0(\nes_1.shiftReg[6] ), 
    .A0(nes_latch_c), .F0(leds_c_6), .F1(leds_c_5));
  nes_1_SLICE_258 \nes_1.SLICE_258 ( .D1(\nes_1.shiftReg[3] ), .C1(leds_c_3), 
    .B1(nes_latch_c), .D0(\nes_1.shiftReg[4] ), .C0(leds_c_4), 
    .A0(nes_latch_c), .F0(leds_c_4), .F1(leds_c_3));
  pattern_gen_1_SLICE_260 \pattern_gen_1.SLICE_260 ( .C0(\row[5] ), 
    .F0(\pattern_gen_1.n1[5] ));
  pattern_gen_1_SLICE_261 \pattern_gen_1.SLICE_261 ( .D0(\row[8] ), 
    .F0(\pattern_gen_1.n1[8] ));
  pattern_gen_1_SLICE_263 \pattern_gen_1.SLICE_263 ( .D0(\row[9] ), 
    .F0(\pattern_gen_1.n19 ));
  gamestate_1_SLICE_265 \gamestate_1.SLICE_265 ( .C0(gameover), 
    .F0(rgb_c_0_N_212));
  vga_1_HSYNC_c_I_0 \vga_1.HSYNC_c_I_0 ( .DO0(\vga_1.HSYNC_c_N_208 ), 
    .OUTCLK(vga_clk), .PADDO(HSYNC_c));
  mypll_1_lscc_pll_inst_u_PLL_B \mypll_1.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(clk_c), .FEEDBACK(\mypll_1.lscc_pll_inst.feedback_w ), 
    .RESET_N(VCC_net), .INTFBOUT(\mypll_1.lscc_pll_inst.feedback_w ), 
    .OUTCORE(output_freq_c), .OUTGLOBAL(vga_clk));
  nes_1_osc \nes_1.osc ( .CLKHFPU(VCC_net), .CLKHFEN(VCC_net), 
    .CLKHF(\nes_1.clk ));
  rgb_4_ \rgb[4]_I ( .PADDO(rgb_c_1), .rgb4(rgb[4]));
  rgb_3_ \rgb[3]_I ( .PADDO(rgb_c_1), .rgb3(rgb[3]));
  rgb_5_ \rgb[5]_I ( .PADDO(rgb_c_1), .rgb5(rgb[5]));
  VSYNC VSYNC_I( .PADDO(VSYNC_c), .VSYNC(VSYNC));
  HSYNC HSYNC_I( .PADDO(HSYNC_c), .HSYNC(HSYNC));
  output_freq output_freq_I( .PADDO(output_freq_c), .output_freq(output_freq));
  rgb_2_ \rgb[2]_I ( .PADDO(rgb_c_1), .rgb2(rgb[2]));
  rgb_1_ \rgb[1]_I ( .PADDO(rgb_c_1), .rgb1(rgb[1]));
  rgb_0_ \rgb[0]_I ( .PADDO(rgb_c_0), .rgb0(rgb[0]));
  nes_latch nes_latch_I( .PADDO(nes_latch_c), .nes_latch(nes_latch));
  nes_clk nes_clk_I( .PADDO(nes_clk_c), .nes_clk(nes_clk));
  leds_7_ \leds[7]_I ( .PADDO(leds_c_7), .leds7(leds[7]));
  leds_6_ \leds[6]_I ( .PADDO(leds_c_6), .leds6(leds[6]));
  leds_5_ \leds[5]_I ( .PADDO(leds_c_5), .leds5(leds[5]));
  leds_4_ \leds[4]_I ( .PADDO(leds_c_4), .leds4(leds[4]));
  leds_3_ \leds[3]_I ( .PADDO(leds_c_3), .leds3(leds[3]));
  leds_2_ \leds[2]_I ( .PADDO(leds_c_2), .leds2(leds[2]));
  leds_1_ \leds[1]_I ( .PADDO(leds_c_1), .leds1(leds[1]));
  leds_0_ \leds[0]_I ( .PADDO(leds_c_0), .leds0(leds[0]));
  clk clk_I( .PADDI(clk_c), .clk(clk));
  nes_data nes_data_I( .PADDI(nes_data_c), .nes_data(nes_data));
endmodule

module gravity_1_SLICE_0 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \gravity_1/add_177_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module gravity_1_SLICE_1 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \gravity_1/add_177_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gravity_1_SLICE_2 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \gravity_1/add_177_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gravity_1_SLICE_3 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \gravity_1/add_177_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gravity_1_SLICE_4 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \gravity_1/add_177_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gravity_1_SLICE_5 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \gravity_1/add_177_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gravity_1_SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \gravity_1/add_1028_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/birdpos_9__I_27 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  ffsre2 \gravity_1/birdpos_9__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module gravity_1_SLICE_7 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \gravity_1/add_1028_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/birdpos_9__I_29 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  ffsre2 \gravity_1/birdpos_9__I_28 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module gravity_1_SLICE_8 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \gravity_1/add_1028_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/birdpos_9__I_31 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  ffsre2 \gravity_1/birdpos_9__I_30 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module gravity_1_SLICE_9 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \gravity_1/add_1028_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/birdpos_9__I_33 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  ffsre2 \gravity_1/birdpos_9__I_32 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module gravity_1_SLICE_10 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \gravity_1/add_1028_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/birdpos_9__I_35 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  ffsre2 \gravity_1/birdpos_9__I_34 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module gravity_1_SLICE_11 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \gravity_1/add_1028_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/pos_183_214__i11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  ffsre2 \gravity_1/pos_183_214__i12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module gravity_1_SLICE_12 ( input DI1, D1, C1, B1, CE, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly;

  fa2 \gravity_1/add_1028_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/pos_183_214__i10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module vga_1_SLICE_13 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/column_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_14 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \vga_1/row_182_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_15 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/column_9__I_11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/column_9__I_10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_16 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/row_182_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_17 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/column_9__I_13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/column_9__I_12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_18 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/row_182_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_19 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/row_182_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_20 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/row_182_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_21 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \vga_1/row_182_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_22 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/column_9__I_15 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/column_9__I_14 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_23 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/column_9__I_17 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/column_9__I_16 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_24 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/column_9__I_18 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_1_SLICE_25 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \tower_1/add_500_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tower_1/towerxpos_9__I_26 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre20001 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module tower_1_SLICE_26 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/towerypos_7__I_0 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_27 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/towerypos_5__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_28 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/towerypos_3__I_0 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_29 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \tower_1/counter_i9_384_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/towerypos_0__I_46 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_1_SLICE_30 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tower_1/towerypos_1__I_0 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_31 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_1/counter_i9_384_add_4_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/towerypos_0__I_48 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/towerypos_0__I_47 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_1_SLICE_32 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_1/counter_i9_384_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/towerypos_0__I_50 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/towerypos_0__I_49 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_1_SLICE_33 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_1/counter_i9_384_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/towerypos_0__I_52 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/towerypos_0__I_51 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_1_SLICE_34 ( input DI1, DI0, D1, C1, D0, C0, B0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_1/counter_i9_384_add_4_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/towerypos_0__I_54 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/towerypos_0__I_53 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_1_SLICE_35 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \tower_1/counter_i9_384_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/towerypos_0__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module tower_1_SLICE_36 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \tower_1/add_617_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_37 ( input D1, D0, C0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/towerypos_9__I_0 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_38 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/add_617_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_39 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/add_617_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_40 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tower_1/add_617_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_41 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \tower_1/add_500_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/towerxpos_9__I_19 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre20001 \tower_1/towerxpos_9__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_1_SLICE_42 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \tower_1/add_500_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/towerxpos_9__I_21 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre20001 \tower_1/towerxpos_9__I_20 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_1_SLICE_43 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \tower_1/add_500_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tower_1/towerxpos_9__I_23 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre20001 \tower_1/towerxpos_9__I_22 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_1_SLICE_44 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \tower_1/add_500_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/towerxpos_9__I_25 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \tower_1/towerxpos_9__I_24 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_1_SLICE_45 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \tower_1/mod_3_add_311_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_46 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/mod_3_add_311_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_47 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/mod_3_add_311_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_48 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tower_1/mod_3_add_311_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module nes_1_SLICE_49 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_184_216_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_8__I_56 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_8__I_55 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_50 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_184_216_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_8__I_58 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_8__I_57 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_51 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_184_216_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_8__I_60 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_8__I_59 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_52 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_184_216_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_8__I_62 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_8__I_61 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_53 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_184_216_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_184_216__i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_8__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_54 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_184_216_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_184_216__i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_184_216__i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_55 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_184_216_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_184_216__i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_184_216__i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_56 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_184_216_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_184_216__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_184_216__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_57 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \nes_1/counter_184_216_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_184_216__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module pattern_gen_1_SLICE_58 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_354_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_59 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_354_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_60 ( input D1, D0, C0, B0, CIN0, CIN1, output F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_405_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_61 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_354_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_62 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_354_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_63 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_405_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_64 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_405_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_65 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_405_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_66 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_354_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_67 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_405_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_68 ( input D1, C1, B1, CIN1, output COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_405_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_69 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_173_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_70 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_173_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_71 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_174_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_72 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_174_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_73 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_173_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_74 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_174_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_75 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_173_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_76 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_173_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_77 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_174_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_78 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_174_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_79 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \gamestate_1/add_353_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_80 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gamestate_1/add_353_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_81 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gamestate_1/add_353_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_82 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gamestate_1/add_353_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_83 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \gamestate_1/add_353_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gravity_1_SLICE_84 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \gravity_1/i1584_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \gravity_1/i1585_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \gravity_1/velocity_15__I_45 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \gravity_1/velocity_15__I_44 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_85 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \gravity_1/i1591_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \gravity_1/i1586_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \gravity_1/velocity_15__I_42 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \gravity_1/velocity_15__I_43 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_87 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \gravity_1/i1593_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \gravity_1/i1592_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \gravity_1/velocity_15__I_40 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \gravity_1/velocity_15__I_41 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_89 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40004 \gravity_1/i1603_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \gravity_1/i1604_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \gravity_1/velocity_15__I_38 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \gravity_1/velocity_15__I_39 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xFF30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xF5F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_91 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \gravity_1/i1601_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \gravity_1/i1602_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \gravity_1/velocity_15__I_36 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \gravity_1/velocity_15__I_37 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xFF50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xF3F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_93 ( input DI0, D0, C0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40008 \gravity_1/i1600_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/velocity_15__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xAAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_94 ( input DI1, DI0, D1, C0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40009 \gravity_1.SLICE_94_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \gravity_1.SLICE_94_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \gravity_1/velocity_6__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \gravity_1/velocity_5__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_96 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40009 \gravity_1.SLICE_96_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \gravity_1.SLICE_96_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \gravity_1/velocity_8__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \gravity_1/velocity_7__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_98 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40009 \gravity_1.SLICE_98_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \gravity_1.SLICE_98_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \gravity_1/velocity_10__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \gravity_1/velocity_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module gravity_1_SLICE_100 ( input DI1, DI0, D1, D0, CE, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40009 \gravity_1.SLICE_100_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \gravity_1.SLICE_100_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \gravity_1/velocity_12__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \gravity_1/velocity_11__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module gravity_1_SLICE_102 ( input DI1, DI0, D1, C0, CE, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40009 \gravity_1.SLICE_102_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \gravity_1.SLICE_102_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \gravity_1/velocity_14__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \gravity_1/velocity_13__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module gravity_1_SLICE_104 ( input DI0, D0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40011 \gravity_1.SLICE_104_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/velocity_15__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module nes_1_SLICE_108 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40012 \nes_1/i11_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \nes_1.SLICE_108_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \nes_1/shiftReg_0__I_63 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/shiftReg_0__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_109 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40009 \nes_1.SLICE_109_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \nes_1.SLICE_109_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \nes_1/shiftReg_2__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/shiftReg_1__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_111 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40009 \nes_1.SLICE_111_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \nes_1.SLICE_111_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \nes_1/shiftReg_4__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/shiftReg_3__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_113 ( input DI1, DI0, D1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40009 \nes_1.SLICE_113_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \nes_1.SLICE_113_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \nes_1/shiftReg_6__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/shiftReg_5__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_116 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40013 \gravity_1/i188_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40014 \gravity_1/i2_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x00EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_117 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40015 \tower_1/i4439_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40016 \gamestate_1/gameover_I_65 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0x55FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_118 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40017 \tower_1/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40018 \tower_1/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_119 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40019 \tower_1/mod_3_i340_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40020 \tower_1/mod_3_i317_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xF870") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_120 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40021 \pattern_gen_1/i26_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40022 \pattern_gen_1/LessThan_24_i20_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xFDF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_122 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40023 \gravity_1/i323_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40024 \gravity_1/i3_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_124 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40025 \gravity_1/i1555_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40026 \gravity_1/i3_3_lut_adj_71 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0x00FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_126 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40027 \gravity_1/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_127 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40028 \gamestate_1/i4241_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 \gamestate_1/i1_4_lut_adj_68 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_128 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40030 \gravity_1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40024 \gravity_1/i3_3_lut_adj_72 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_130 ( input D1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40012 \vga_1/i359_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \vga_1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_131 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40031 \pattern_gen_1/i1684_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40032 \pattern_gen_1/i1666_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xEA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_132 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40033 \vga_1/i33_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40018 \vga_1/i221_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0x7FEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_134 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40034 \vga_1/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40035 \vga_1/i1_2_lut_adj_70 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_136 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 \vga_1/i4446_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40037 \vga_1/i4013_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_137 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40038 \vga_1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40039 \vga_1/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_138 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \vga_1/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 \vga_1/i2_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0x4040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_140 ( input C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40042 \vga_1/i1386_1_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \vga_1/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_142 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40044 \tower_1/mod_3_i341_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 \tower_1/mod_3_i342_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_143 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40046 \tower_1/i1706_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40047 \tower_1/i1698_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_145 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 \tower_1/i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \tower_1/mod_3_i318_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xCAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_147 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40019 \tower_1/mod_3_i339_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \tower_1/mod_3_i316_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xEC4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_149 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40019 \tower_1/mod_3_i338_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \tower_1/mod_3_i315_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_150 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40019 \tower_1/mod_3_i337_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 \tower_1/mod_3_i314_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xEA2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_152 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40052 \gamestate_1/i1_4_lut_adj_66 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40053 \tower_1/equal_7_i12_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0x5540") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_155 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40054 \pattern_gen_1/i1633_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40055 \gamestate_1/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_156 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40056 \nes_1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \nes_1/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_158 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40058 \nes_1/leds_c_0_I_0 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40059 \nes_1/NEScount_3__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_159 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40045 \nes_1/leds_c_1_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_160 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40060 \pattern_gen_1/LessThan_6_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40061 \pattern_gen_1/LessThan_6_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0x4D44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_162 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40060 \pattern_gen_1/LessThan_6_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \pattern_gen_1/LessThan_6_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_164 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40063 \pattern_gen_1/LessThan_6_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \pattern_gen_1/LessThan_6_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_166 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40063 \pattern_gen_1/LessThan_6_i18_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \pattern_gen_1/LessThan_6_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_168 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40065 \pattern_gen_1/i280_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40066 \pattern_gen_1/i276_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_170 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40067 \pattern_gen_1/LessThan_24_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40068 \pattern_gen_1/LessThan_24_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0x08AE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_172 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40069 \pattern_gen_1/LessThan_24_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \pattern_gen_1/LessThan_24_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_174 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40067 \pattern_gen_1/LessThan_24_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40070 \pattern_gen_1/LessThan_24_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_176 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40067 \pattern_gen_1/LessThan_24_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \pattern_gen_1/LessThan_24_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_178 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40069 \pattern_gen_1/LessThan_12_i8_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40071 \pattern_gen_1/LessThan_12_i6_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0x7510") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_180 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40063 \pattern_gen_1/LessThan_12_i12_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40070 \pattern_gen_1/LessThan_12_i10_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_182 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40060 \pattern_gen_1/LessThan_12_i16_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \pattern_gen_1/LessThan_12_i14_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_184 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40060 \pattern_gen_1/LessThan_12_i20_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \pattern_gen_1/LessThan_12_i18_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_186 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40060 \pattern_gen_1/LessThan_8_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \pattern_gen_1/LessThan_8_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0x5D04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_188 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40063 \pattern_gen_1/LessThan_8_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40070 \pattern_gen_1/LessThan_8_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_190 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40069 \pattern_gen_1/LessThan_8_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \pattern_gen_1/LessThan_8_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_192 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40060 \pattern_gen_1/LessThan_8_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \pattern_gen_1/LessThan_8_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_194 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40073 \pattern_gen_1.i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40074 \pattern_gen_1/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xD400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_196 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40060 \pattern_gen_1/LessThan_22_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40071 \pattern_gen_1/LessThan_22_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_198 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40060 \pattern_gen_1/LessThan_22_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \pattern_gen_1/LessThan_22_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_200 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40063 \pattern_gen_1/LessThan_22_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \pattern_gen_1/LessThan_22_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_202 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40060 \pattern_gen_1/LessThan_22_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \pattern_gen_1/LessThan_22_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_205 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40075 \pattern_gen_1/i2_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40076 \pattern_gen_1/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_206 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40077 \pattern_gen_1/valid_I_0_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \pattern_gen_1/i1534_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xAEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_208 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40079 \gamestate_1/i4005_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40080 \gamestate_1/i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_210 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40069 \gamestate_1/LessThan_11_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \gamestate_1/LessThan_11_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0x40F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_212 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40069 \gamestate_1/LessThan_11_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40070 \gamestate_1/LessThan_11_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_214 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40069 \gamestate_1/LessThan_11_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \gamestate_1/LessThan_11_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_216 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40060 \gamestate_1/LessThan_11_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \gamestate_1/LessThan_11_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_218 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40060 \gamestate_1/LessThan_9_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40082 \gamestate_1/LessThan_9_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0x20BA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_220 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40067 \gamestate_1/LessThan_9_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \gamestate_1/LessThan_9_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_222 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40069 \gamestate_1/LessThan_9_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \gamestate_1/LessThan_9_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_224 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40083 \gamestate_1/LessThan_9_i19_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_225 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40084 \gamestate_1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40022 \gamestate_1/LessThan_9_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0x5110") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_226 ( input D0, C0, B0, A0, output F0 );

  lut40085 \gamestate_1/i1_4_lut_adj_67 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xFFB2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_228 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40086 \gamestate_1/i4233_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40087 \gamestate_1/i4229_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_230 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40088 \vga_1/i4433_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40089 \vga_1/i959_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xFCEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_233 ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40090 \pattern_gen_1.SLICE_233_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40091 \pattern_gen_1/gameover_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/valid_I_64 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_236 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40092 \nes_1/nes_clk_c_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_237 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40019 \nes_1/leds_c_7_I_0 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40093 \nes_1/leds_c_2_I_0 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_240 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40094 \gamestate_1/i1_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_242 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40062 \pattern_gen_1/LessThan_8_i20_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_246 ( output F0 );
  wire   GNDI;

  lut40095 i2( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_247 ( input D0, output F0 );
  wire   GNDI;

  lut40096 \vga_1/i489_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_248 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40012 \pattern_gen_1/sub_47_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40096 \vga_1/i1411_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_1_SLICE_249 ( input D0, output F0 );
  wire   GNDI;

  lut40096 \vga_1/i228_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_1_SLICE_251 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40097 \vga_1/i1_2_lut_adj_69 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_252 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40098 \vga_1/i4436_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40099 \vga_1/i19_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/VSYNC_c_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xEFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0x300C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_253 ( input D0, output F0 );
  wire   GNDI;

  lut40096 \vga_1/i216_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module nes_1_SLICE_256 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40019 \nes_1/leds_c_5_I_0 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40100 \nes_1/leds_c_6_I_0 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_258 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40019 \nes_1/leds_c_3_I_0 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40093 \nes_1/leds_c_4_I_0 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_260 ( input C0, output F0 );
  wire   GNDI;

  lut40101 \pattern_gen_1/sub_47_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_261 ( input D0, output F0 );
  wire   GNDI;

  lut40096 \pattern_gen_1/sub_47_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_263 ( input D0, output F0 );
  wire   GNDI;

  lut40096 \pattern_gen_1/sub_47_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_265 ( input C0, output F0 );
  wire   GNDI;

  lut40101 \gamestate_1/i5_1_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_1_HSYNC_c_I_0 ( input DO0, OUTCLK, output PADDO );
  wire   GNDI, VCCI, DO0_dly, OUTCLK_dly;

  IOL_B_B \vga_1/HSYNC_c_I_0 ( .PADDI(GNDI), .DO1(GNDI), .DO0(DO0_dly), 
    .CE(VCCI), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), .OUTCLK(OUTCLK_dly), 
    .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "LATCH_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module mypll_1_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTCORE, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \mypll_1/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module nes_1_osc ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B \nes_1/osc ( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(GNDI), 
    .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), .TRIM4(GNDI), 
    .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b00";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module rgb_4_ ( input PADDO, output rgb4 );
  wire   VCCI;

  BB_B_B \rgb_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb4) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module rgb_3_ ( input PADDO, output rgb3 );
  wire   VCCI;

  BB_B_B \rgb_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb3) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_5_ ( input PADDO, output rgb5 );
  wire   VCCI;

  BB_B_B \rgb_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb5) = (0:0:0,0:0:0);
  endspecify

endmodule

module VSYNC ( input PADDO, output VSYNC );
  wire   VCCI;

  BB_B_B \VSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(VSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module HSYNC ( input PADDO, output HSYNC );
  wire   VCCI;

  BB_B_B \HSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(HSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => HSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module output_freq ( input PADDO, output output_freq );
  wire   VCCI;

  BB_B_B \output_freq_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(output_freq));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => output_freq) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_2_ ( input PADDO, output rgb2 );
  wire   VCCI;

  BB_B_B \rgb_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb2) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_1_ ( input PADDO, output rgb1 );
  wire   VCCI;

  BB_B_B \rgb_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_0_ ( input PADDO, output rgb0 );
  wire   VCCI;

  BB_B_B \rgb_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb0) = (0:0:0,0:0:0);
  endspecify

endmodule

module nes_latch ( input PADDO, output nes_latch );
  wire   VCCI;

  BB_B_B \nes_latch_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(nes_latch));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => nes_latch) = (0:0:0,0:0:0);
  endspecify

endmodule

module nes_clk ( input PADDO, output nes_clk );
  wire   VCCI;

  BB_B_B \nes_clk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(nes_clk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => nes_clk) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_7_ ( input PADDO, output leds7 );
  wire   VCCI;

  BB_B_B \leds_pad[7].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds7));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds7) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_6_ ( input PADDO, output leds6 );
  wire   VCCI;

  BB_B_B \leds_pad[6].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds6));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds6) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_5_ ( input PADDO, output leds5 );
  wire   VCCI;

  BB_B_B \leds_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds5) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_4_ ( input PADDO, output leds4 );
  wire   VCCI;

  BB_B_B \leds_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds4) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_3_ ( input PADDO, output leds3 );
  wire   VCCI;

  BB_B_B \leds_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds3) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_2_ ( input PADDO, output leds2 );
  wire   VCCI;

  BB_B_B \leds_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds2) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_1_ ( input PADDO, output leds1 );
  wire   VCCI;

  BB_B_B \leds_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds1) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_0_ ( input PADDO, output leds0 );
  wire   VCCI;

  BB_B_B \leds_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds0) = (0:0:0,0:0:0);
  endspecify

endmodule

module clk ( output PADDI, input clk );
  wire   GNDI;

  BB_B_B \clk_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(clk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module nes_data ( output PADDI, input nes_data );
  wire   GNDI;

  BB_B_B \nes_data_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(nes_data));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (nes_data => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule
