

================================================================
== Vitis HLS Report for 'kernel_syr2k'
================================================================
* Date:           Sun Apr 21 04:32:23 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_syr2k
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  11602550|  11602550|  46.410 ms|  46.410 ms|  11602551|  11602551|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                    |                                         |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_kernel_syr2k_Pipeline_L2_fu_381                 |kernel_syr2k_Pipeline_L2                 |     3603|     3603|  14.412 us|  14.412 us|   3603|   3603|       no|
        |grp_kernel_syr2k_Pipeline_L21_fu_404                |kernel_syr2k_Pipeline_L21                |     6004|     6004|  24.016 us|  24.016 us|   6004|   6004|       no|
        |grp_kernel_syr2k_Pipeline_L23_fu_419                |kernel_syr2k_Pipeline_L23                |     6004|     6004|  24.016 us|  24.016 us|   6004|   6004|       no|
        |grp_kernel_syr2k_Pipeline_L22_fu_434                |kernel_syr2k_Pipeline_L22                |     6004|     6004|  24.016 us|  24.016 us|   6004|   6004|       no|
        |grp_kernel_syr2k_Pipeline_L24_fu_449                |kernel_syr2k_Pipeline_L24                |     6004|     6004|  24.016 us|  24.016 us|   6004|   6004|       no|
        |grp_kernel_syr2k_Pipeline_merlinL2_fu_464           |kernel_syr2k_Pipeline_merlinL2           |      247|      247|   0.988 us|   0.988 us|    247|    247|       no|
        |grp_kernel_syr2k_Pipeline_merlinL1_merlinL0_fu_487  |kernel_syr2k_Pipeline_merlinL1_merlinL0  |    48026|    48026|   0.192 ms|   0.192 ms|  48026|  48026|       no|
        |grp_kernel_syr2k_Pipeline_L3_fu_543                 |kernel_syr2k_Pipeline_L3                 |     3604|     3604|  14.416 us|  14.416 us|   3604|   3604|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +------------+----------+----------+----------+-----------+-----------+------+----------+
        |            |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+----------+----------+----------+-----------+-----------+------+----------+
        |- merlinL3  |  11586720|  11586720|     48278|          -|          -|   240|        no|
        +------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       79|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       90|    21|    21029|    13971|    0|
|Memory               |      512|     -|        0|        0|   16|
|Multiplexer          |        -|     -|        -|     4683|    -|
|Register             |        -|     -|      655|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      602|    21|    21684|    18733|   16|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       41|    ~0|        2|        4|    5|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       13|    ~0|       ~0|        1|    1|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                     |control_s_axi                            |        0|   0|   322|   552|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U171                  |fmul_32ns_32ns_32_4_max_dsp_1            |        0|   3|   143|    78|    0|
    |grp_kernel_syr2k_Pipeline_L2_fu_381                 |kernel_syr2k_Pipeline_L2                 |        0|   0|   605|   375|    0|
    |grp_kernel_syr2k_Pipeline_L21_fu_404                |kernel_syr2k_Pipeline_L21                |        0|   1|  1022|   436|    0|
    |grp_kernel_syr2k_Pipeline_L22_fu_434                |kernel_syr2k_Pipeline_L22                |        0|   1|  1022|   436|    0|
    |grp_kernel_syr2k_Pipeline_L23_fu_419                |kernel_syr2k_Pipeline_L23                |        0|   1|  1022|   436|    0|
    |grp_kernel_syr2k_Pipeline_L24_fu_449                |kernel_syr2k_Pipeline_L24                |        0|   1|  1022|   436|    0|
    |grp_kernel_syr2k_Pipeline_L3_fu_543                 |kernel_syr2k_Pipeline_L3                 |        0|   0|   672|   482|    0|
    |grp_kernel_syr2k_Pipeline_merlinL1_merlinL0_fu_487  |kernel_syr2k_Pipeline_merlinL1_merlinL0  |        0|  14|  3138|  1846|    0|
    |grp_kernel_syr2k_Pipeline_merlinL2_fu_464           |kernel_syr2k_Pipeline_merlinL2           |        0|   0|  1498|   809|    0|
    |merlin_gmem_kernel_syr2k_256_0_m_axi_U              |merlin_gmem_kernel_syr2k_256_0_m_axi     |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_syr2k_256_1_m_axi_U              |merlin_gmem_kernel_syr2k_256_1_m_axi     |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_syr2k_512_C_m_axi_U              |merlin_gmem_kernel_syr2k_512_C_m_axi     |       30|   0|  3521|  2695|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |Total                                               |                                         |       90|  21| 21029| 13971|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |B_6_1_buf_U     |B_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |B_6_1_buf_8_U   |B_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |B_6_1_buf_9_U   |B_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |B_6_1_buf_10_U  |B_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |B_6_1_buf_11_U  |B_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |B_6_1_buf_12_U  |B_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |B_6_1_buf_13_U  |B_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |B_6_1_buf_14_U  |B_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |B_6_0_buf_U     |B_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |B_6_0_buf_8_U   |B_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |B_6_0_buf_9_U   |B_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |B_6_0_buf_10_U  |B_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |B_6_0_buf_11_U  |B_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |B_6_0_buf_12_U  |B_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |B_6_0_buf_13_U  |B_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |B_6_0_buf_14_U  |B_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_6_1_buf_U     |B_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_6_1_buf_8_U   |B_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_6_1_buf_9_U   |B_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_6_1_buf_10_U  |B_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_6_1_buf_11_U  |B_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_6_1_buf_12_U  |B_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_6_1_buf_13_U  |B_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_6_1_buf_14_U  |B_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_6_0_buf_U     |B_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_6_0_buf_8_U   |B_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_6_0_buf_9_U   |B_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_6_0_buf_10_U  |B_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_6_0_buf_11_U  |B_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_6_0_buf_12_U  |B_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_6_0_buf_13_U  |B_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_6_0_buf_14_U  |B_6_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |C_buf_U         |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_16_U      |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_17_U      |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_18_U      |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_19_U      |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_20_U      |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_21_U      |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_22_U      |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_23_U      |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_24_U      |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_25_U      |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_26_U      |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_27_U      |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_28_U      |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_29_U      |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_30_U      |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    +----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                         |      512|  0|   0|   16|249600| 1536|    48|      7987200|
    +----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln118_1_fu_642_p2              |         +|   0|  0|  20|          13|           5|
    |add_ln118_fu_654_p2                |         +|   0|  0|  15|           8|           1|
    |sub_ln133_fu_672_p2                |         -|   0|  0|  19|          12|          12|
    |icmp_ln118_fu_648_p2               |      icmp|   0|  0|  15|           8|           6|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state147_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state74_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |ap_block_state75_io                |        or|   0|  0|   2|           1|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  79|          46|          29|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+------+-----------+-----+-----------+
    |                   Name                  |  LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+------+-----------+-----+-----------+
    |A_6_0_buf_10_address0                    |    14|          3|   13|         39|
    |A_6_0_buf_10_ce0                         |    14|          3|    1|          3|
    |A_6_0_buf_10_we0                         |     9|          2|    1|          2|
    |A_6_0_buf_11_address0                    |    14|          3|   13|         39|
    |A_6_0_buf_11_ce0                         |    14|          3|    1|          3|
    |A_6_0_buf_11_we0                         |     9|          2|    1|          2|
    |A_6_0_buf_12_address0                    |    14|          3|   13|         39|
    |A_6_0_buf_12_ce0                         |    14|          3|    1|          3|
    |A_6_0_buf_12_we0                         |     9|          2|    1|          2|
    |A_6_0_buf_13_address0                    |    14|          3|   13|         39|
    |A_6_0_buf_13_ce0                         |    14|          3|    1|          3|
    |A_6_0_buf_13_we0                         |     9|          2|    1|          2|
    |A_6_0_buf_14_address0                    |    14|          3|   13|         39|
    |A_6_0_buf_14_ce0                         |    14|          3|    1|          3|
    |A_6_0_buf_14_we0                         |     9|          2|    1|          2|
    |A_6_0_buf_8_address0                     |    14|          3|   13|         39|
    |A_6_0_buf_8_ce0                          |    14|          3|    1|          3|
    |A_6_0_buf_8_we0                          |     9|          2|    1|          2|
    |A_6_0_buf_9_address0                     |    14|          3|   13|         39|
    |A_6_0_buf_9_ce0                          |    14|          3|    1|          3|
    |A_6_0_buf_9_we0                          |     9|          2|    1|          2|
    |A_6_0_buf_address0                       |    14|          3|   13|         39|
    |A_6_0_buf_ce0                            |    14|          3|    1|          3|
    |A_6_0_buf_we0                            |     9|          2|    1|          2|
    |A_6_1_buf_10_address0                    |    14|          3|   13|         39|
    |A_6_1_buf_10_ce0                         |    14|          3|    1|          3|
    |A_6_1_buf_10_we0                         |     9|          2|    1|          2|
    |A_6_1_buf_11_address0                    |    14|          3|   13|         39|
    |A_6_1_buf_11_ce0                         |    14|          3|    1|          3|
    |A_6_1_buf_11_we0                         |     9|          2|    1|          2|
    |A_6_1_buf_12_address0                    |    14|          3|   13|         39|
    |A_6_1_buf_12_ce0                         |    14|          3|    1|          3|
    |A_6_1_buf_12_we0                         |     9|          2|    1|          2|
    |A_6_1_buf_13_address0                    |    14|          3|   13|         39|
    |A_6_1_buf_13_ce0                         |    14|          3|    1|          3|
    |A_6_1_buf_13_we0                         |     9|          2|    1|          2|
    |A_6_1_buf_14_address0                    |    14|          3|   13|         39|
    |A_6_1_buf_14_ce0                         |    14|          3|    1|          3|
    |A_6_1_buf_14_we0                         |     9|          2|    1|          2|
    |A_6_1_buf_8_address0                     |    14|          3|   13|         39|
    |A_6_1_buf_8_ce0                          |    14|          3|    1|          3|
    |A_6_1_buf_8_we0                          |     9|          2|    1|          2|
    |A_6_1_buf_9_address0                     |    14|          3|   13|         39|
    |A_6_1_buf_9_ce0                          |    14|          3|    1|          3|
    |A_6_1_buf_9_we0                          |     9|          2|    1|          2|
    |A_6_1_buf_address0                       |    14|          3|   13|         39|
    |A_6_1_buf_ce0                            |    14|          3|    1|          3|
    |A_6_1_buf_we0                            |     9|          2|    1|          2|
    |B_6_0_buf_10_address0                    |    14|          3|   13|         39|
    |B_6_0_buf_10_ce0                         |    14|          3|    1|          3|
    |B_6_0_buf_10_we0                         |     9|          2|    1|          2|
    |B_6_0_buf_11_address0                    |    14|          3|   13|         39|
    |B_6_0_buf_11_ce0                         |    14|          3|    1|          3|
    |B_6_0_buf_11_we0                         |     9|          2|    1|          2|
    |B_6_0_buf_12_address0                    |    14|          3|   13|         39|
    |B_6_0_buf_12_ce0                         |    14|          3|    1|          3|
    |B_6_0_buf_12_we0                         |     9|          2|    1|          2|
    |B_6_0_buf_13_address0                    |    14|          3|   13|         39|
    |B_6_0_buf_13_ce0                         |    14|          3|    1|          3|
    |B_6_0_buf_13_we0                         |     9|          2|    1|          2|
    |B_6_0_buf_14_address0                    |    14|          3|   13|         39|
    |B_6_0_buf_14_ce0                         |    14|          3|    1|          3|
    |B_6_0_buf_14_we0                         |     9|          2|    1|          2|
    |B_6_0_buf_8_address0                     |    14|          3|   13|         39|
    |B_6_0_buf_8_ce0                          |    14|          3|    1|          3|
    |B_6_0_buf_8_we0                          |     9|          2|    1|          2|
    |B_6_0_buf_9_address0                     |    14|          3|   13|         39|
    |B_6_0_buf_9_ce0                          |    14|          3|    1|          3|
    |B_6_0_buf_9_we0                          |     9|          2|    1|          2|
    |B_6_0_buf_address0                       |    14|          3|   13|         39|
    |B_6_0_buf_ce0                            |    14|          3|    1|          3|
    |B_6_0_buf_we0                            |     9|          2|    1|          2|
    |B_6_1_buf_10_address0                    |    14|          3|   13|         39|
    |B_6_1_buf_10_ce0                         |    14|          3|    1|          3|
    |B_6_1_buf_10_we0                         |     9|          2|    1|          2|
    |B_6_1_buf_11_address0                    |    14|          3|   13|         39|
    |B_6_1_buf_11_ce0                         |    14|          3|    1|          3|
    |B_6_1_buf_11_we0                         |     9|          2|    1|          2|
    |B_6_1_buf_12_address0                    |    14|          3|   13|         39|
    |B_6_1_buf_12_ce0                         |    14|          3|    1|          3|
    |B_6_1_buf_12_we0                         |     9|          2|    1|          2|
    |B_6_1_buf_13_address0                    |    14|          3|   13|         39|
    |B_6_1_buf_13_ce0                         |    14|          3|    1|          3|
    |B_6_1_buf_13_we0                         |     9|          2|    1|          2|
    |B_6_1_buf_14_address0                    |    14|          3|   13|         39|
    |B_6_1_buf_14_ce0                         |    14|          3|    1|          3|
    |B_6_1_buf_14_we0                         |     9|          2|    1|          2|
    |B_6_1_buf_8_address0                     |    14|          3|   13|         39|
    |B_6_1_buf_8_ce0                          |    14|          3|    1|          3|
    |B_6_1_buf_8_we0                          |     9|          2|    1|          2|
    |B_6_1_buf_9_address0                     |    14|          3|   13|         39|
    |B_6_1_buf_9_ce0                          |    14|          3|    1|          3|
    |B_6_1_buf_9_we0                          |     9|          2|    1|          2|
    |B_6_1_buf_address0                       |    14|          3|   13|         39|
    |B_6_1_buf_ce0                            |    14|          3|    1|          3|
    |B_6_1_buf_we0                            |     9|          2|    1|          2|
    |C_buf_16_address0                        |    26|          5|   12|         60|
    |C_buf_16_address1                        |    14|          3|   12|         36|
    |C_buf_16_ce0                             |    26|          5|    1|          5|
    |C_buf_16_ce1                             |    14|          3|    1|          3|
    |C_buf_16_d0                              |    20|          4|   32|        128|
    |C_buf_16_we0                             |    20|          4|    1|          4|
    |C_buf_17_address0                        |    26|          5|   12|         60|
    |C_buf_17_address1                        |    14|          3|   12|         36|
    |C_buf_17_ce0                             |    26|          5|    1|          5|
    |C_buf_17_ce1                             |    14|          3|    1|          3|
    |C_buf_17_d0                              |    20|          4|   32|        128|
    |C_buf_17_we0                             |    20|          4|    1|          4|
    |C_buf_18_address0                        |    26|          5|   12|         60|
    |C_buf_18_address1                        |    14|          3|   12|         36|
    |C_buf_18_ce0                             |    26|          5|    1|          5|
    |C_buf_18_ce1                             |    14|          3|    1|          3|
    |C_buf_18_d0                              |    20|          4|   32|        128|
    |C_buf_18_we0                             |    20|          4|    1|          4|
    |C_buf_19_address0                        |    26|          5|   12|         60|
    |C_buf_19_address1                        |    14|          3|   12|         36|
    |C_buf_19_ce0                             |    26|          5|    1|          5|
    |C_buf_19_ce1                             |    14|          3|    1|          3|
    |C_buf_19_d0                              |    20|          4|   32|        128|
    |C_buf_19_we0                             |    20|          4|    1|          4|
    |C_buf_20_address0                        |    26|          5|   12|         60|
    |C_buf_20_address1                        |    14|          3|   12|         36|
    |C_buf_20_ce0                             |    26|          5|    1|          5|
    |C_buf_20_ce1                             |    14|          3|    1|          3|
    |C_buf_20_d0                              |    20|          4|   32|        128|
    |C_buf_20_we0                             |    20|          4|    1|          4|
    |C_buf_21_address0                        |    26|          5|   12|         60|
    |C_buf_21_address1                        |    14|          3|   12|         36|
    |C_buf_21_ce0                             |    26|          5|    1|          5|
    |C_buf_21_ce1                             |    14|          3|    1|          3|
    |C_buf_21_d0                              |    20|          4|   32|        128|
    |C_buf_21_we0                             |    20|          4|    1|          4|
    |C_buf_22_address0                        |    26|          5|   12|         60|
    |C_buf_22_address1                        |    14|          3|   12|         36|
    |C_buf_22_ce0                             |    26|          5|    1|          5|
    |C_buf_22_ce1                             |    14|          3|    1|          3|
    |C_buf_22_d0                              |    20|          4|   32|        128|
    |C_buf_22_we0                             |    20|          4|    1|          4|
    |C_buf_23_address0                        |    26|          5|   12|         60|
    |C_buf_23_address1                        |    14|          3|   12|         36|
    |C_buf_23_ce0                             |    26|          5|    1|          5|
    |C_buf_23_ce1                             |    14|          3|    1|          3|
    |C_buf_23_d0                              |    20|          4|   32|        128|
    |C_buf_23_we0                             |    20|          4|    1|          4|
    |C_buf_24_address0                        |    26|          5|   12|         60|
    |C_buf_24_address1                        |    14|          3|   12|         36|
    |C_buf_24_ce0                             |    26|          5|    1|          5|
    |C_buf_24_ce1                             |    14|          3|    1|          3|
    |C_buf_24_d0                              |    20|          4|   32|        128|
    |C_buf_24_we0                             |    20|          4|    1|          4|
    |C_buf_25_address0                        |    26|          5|   12|         60|
    |C_buf_25_address1                        |    14|          3|   12|         36|
    |C_buf_25_ce0                             |    26|          5|    1|          5|
    |C_buf_25_ce1                             |    14|          3|    1|          3|
    |C_buf_25_d0                              |    20|          4|   32|        128|
    |C_buf_25_we0                             |    20|          4|    1|          4|
    |C_buf_26_address0                        |    26|          5|   12|         60|
    |C_buf_26_address1                        |    14|          3|   12|         36|
    |C_buf_26_ce0                             |    26|          5|    1|          5|
    |C_buf_26_ce1                             |    14|          3|    1|          3|
    |C_buf_26_d0                              |    20|          4|   32|        128|
    |C_buf_26_we0                             |    20|          4|    1|          4|
    |C_buf_27_address0                        |    26|          5|   12|         60|
    |C_buf_27_address1                        |    14|          3|   12|         36|
    |C_buf_27_ce0                             |    26|          5|    1|          5|
    |C_buf_27_ce1                             |    14|          3|    1|          3|
    |C_buf_27_d0                              |    20|          4|   32|        128|
    |C_buf_27_we0                             |    20|          4|    1|          4|
    |C_buf_28_address0                        |    26|          5|   12|         60|
    |C_buf_28_address1                        |    14|          3|   12|         36|
    |C_buf_28_ce0                             |    26|          5|    1|          5|
    |C_buf_28_ce1                             |    14|          3|    1|          3|
    |C_buf_28_d0                              |    20|          4|   32|        128|
    |C_buf_28_we0                             |    20|          4|    1|          4|
    |C_buf_29_address0                        |    26|          5|   12|         60|
    |C_buf_29_address1                        |    14|          3|   12|         36|
    |C_buf_29_ce0                             |    26|          5|    1|          5|
    |C_buf_29_ce1                             |    14|          3|    1|          3|
    |C_buf_29_d0                              |    20|          4|   32|        128|
    |C_buf_29_we0                             |    20|          4|    1|          4|
    |C_buf_30_address0                        |    26|          5|   12|         60|
    |C_buf_30_address1                        |    14|          3|   12|         36|
    |C_buf_30_ce0                             |    26|          5|    1|          5|
    |C_buf_30_ce1                             |    14|          3|    1|          3|
    |C_buf_30_d0                              |    20|          4|   32|        128|
    |C_buf_30_we0                             |    20|          4|    1|          4|
    |C_buf_address0                           |    26|          5|   12|         60|
    |C_buf_address1                           |    14|          3|   12|         36|
    |C_buf_ce0                                |    26|          5|    1|          5|
    |C_buf_ce1                                |    14|          3|    1|          3|
    |C_buf_d0                                 |    20|          4|   32|        128|
    |C_buf_we0                                |    20|          4|    1|          4|
    |ap_NS_fsm                                |  1189|        224|    1|        224|
    |ap_done                                  |     9|          2|    1|          2|
    |grp_fu_768_ce                            |    14|          3|    1|          3|
    |grp_fu_768_p0                            |    14|          3|   32|         96|
    |grp_fu_768_p1                            |    14|          3|   32|         96|
    |i_9_fu_132                               |     9|          2|    8|         16|
    |merlin_gmem_kernel_syr2k_256_0_ARADDR    |    26|          5|   64|        320|
    |merlin_gmem_kernel_syr2k_256_0_ARLEN     |    20|          4|   32|        128|
    |merlin_gmem_kernel_syr2k_256_0_ARVALID   |    20|          4|    1|          4|
    |merlin_gmem_kernel_syr2k_256_0_RREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_syr2k_256_0_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_syr2k_256_1_ARADDR    |    26|          5|   64|        320|
    |merlin_gmem_kernel_syr2k_256_1_ARLEN     |    20|          4|   32|        128|
    |merlin_gmem_kernel_syr2k_256_1_ARVALID   |    20|          4|    1|          4|
    |merlin_gmem_kernel_syr2k_256_1_RREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_syr2k_256_1_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_syr2k_512_C_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_syr2k_512_C_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_syr2k_512_C_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_syr2k_512_C_AWADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_syr2k_512_C_AWLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_syr2k_512_C_AWVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_syr2k_512_C_BREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_syr2k_512_C_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_syr2k_512_C_WVALID    |     9|          2|    1|          2|
    |merlin_gmem_kernel_syr2k_512_C_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_syr2k_512_C_blk_n_AW  |     9|          2|    1|          2|
    |merlin_gmem_kernel_syr2k_512_C_blk_n_B   |     9|          2|    1|          2|
    |phi_mul_fu_128                           |     9|          2|   13|         26|
    +-----------------------------------------+------+-----------+-----+-----------+
    |Total                                    |  4683|        946| 1910|       7156|
    +-----------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+-----+----+-----+-----------+
    |                               Name                              |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                        |  223|   0|  223|          0|
    |ap_done_reg                                                      |    1|   0|    1|          0|
    |ap_rst_n_inv                                                     |    1|   0|    1|          0|
    |ap_rst_reg_1                                                     |    1|   0|    1|          0|
    |ap_rst_reg_2                                                     |    1|   0|    1|          0|
    |grp_kernel_syr2k_Pipeline_L21_fu_404_ap_start_reg                |    1|   0|    1|          0|
    |grp_kernel_syr2k_Pipeline_L22_fu_434_ap_start_reg                |    1|   0|    1|          0|
    |grp_kernel_syr2k_Pipeline_L23_fu_419_ap_start_reg                |    1|   0|    1|          0|
    |grp_kernel_syr2k_Pipeline_L24_fu_449_ap_start_reg                |    1|   0|    1|          0|
    |grp_kernel_syr2k_Pipeline_L2_fu_381_ap_start_reg                 |    1|   0|    1|          0|
    |grp_kernel_syr2k_Pipeline_L3_fu_543_ap_start_reg                 |    1|   0|    1|          0|
    |grp_kernel_syr2k_Pipeline_merlinL1_merlinL0_fu_487_ap_start_reg  |    1|   0|    1|          0|
    |grp_kernel_syr2k_Pipeline_merlinL2_fu_464_ap_start_reg           |    1|   0|    1|          0|
    |i_9_fu_132                                                       |    8|   0|    8|          0|
    |i_reg_753                                                        |    8|   0|    8|          0|
    |merlin_gmem_kernel_syr2k_256_0_addr_reg_728                      |   64|   0|   64|          0|
    |merlin_gmem_kernel_syr2k_256_1_addr_reg_733                      |   64|   0|   64|          0|
    |merlin_gmem_kernel_syr2k_512_C_addr_reg_723                      |   64|   0|   64|          0|
    |phi_mul_fu_128                                                   |   13|   0|   13|          0|
    |phi_mul_load_reg_748                                             |   13|   0|   13|          0|
    |sub_ln133_reg_762                                                |   12|   0|   12|          0|
    |trunc_ln1376_1_reg_709                                           |   58|   0|   58|          0|
    |trunc_ln1376_2_reg_716                                           |   58|   0|   58|          0|
    |trunc_ln_reg_702                                                 |   58|   0|   58|          0|
    +-----------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                            |  655|   0|  655|          0|
    +-----------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------+-----+-----+---------------+--------------------------------+--------------+
|                   RTL Ports                   | Dir | Bits|    Protocol   |          Source Object         |    C Type    |
+-----------------------------------------------+-----+-----+---------------+--------------------------------+--------------+
|s_axi_control_AWVALID                          |   in|    1|          s_axi|                         control|        scalar|
|s_axi_control_AWREADY                          |  out|    1|          s_axi|                         control|        scalar|
|s_axi_control_AWADDR                           |   in|    7|          s_axi|                         control|        scalar|
|s_axi_control_WVALID                           |   in|    1|          s_axi|                         control|        scalar|
|s_axi_control_WREADY                           |  out|    1|          s_axi|                         control|        scalar|
|s_axi_control_WDATA                            |   in|   32|          s_axi|                         control|        scalar|
|s_axi_control_WSTRB                            |   in|    4|          s_axi|                         control|        scalar|
|s_axi_control_ARVALID                          |   in|    1|          s_axi|                         control|        scalar|
|s_axi_control_ARREADY                          |  out|    1|          s_axi|                         control|        scalar|
|s_axi_control_ARADDR                           |   in|    7|          s_axi|                         control|        scalar|
|s_axi_control_RVALID                           |  out|    1|          s_axi|                         control|        scalar|
|s_axi_control_RREADY                           |   in|    1|          s_axi|                         control|        scalar|
|s_axi_control_RDATA                            |  out|   32|          s_axi|                         control|        scalar|
|s_axi_control_RRESP                            |  out|    2|          s_axi|                         control|        scalar|
|s_axi_control_BVALID                           |  out|    1|          s_axi|                         control|        scalar|
|s_axi_control_BREADY                           |   in|    1|          s_axi|                         control|        scalar|
|s_axi_control_BRESP                            |  out|    2|          s_axi|                         control|        scalar|
|ap_clk                                         |   in|    1|  ap_ctrl_chain|                    kernel_syr2k|  return value|
|ap_rst_n                                       |   in|    1|  ap_ctrl_chain|                    kernel_syr2k|  return value|
|interrupt                                      |  out|    1|  ap_ctrl_chain|                    kernel_syr2k|  return value|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
+-----------------------------------------------+-----+-----+---------------+--------------------------------+--------------+

