Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul 24 17:10:18 2019
| Host         : LAPTOP-EK0UNFM6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: uno/clkout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.221        0.000                      0                  173        0.177        0.000                      0                  173        4.500        0.000                       0                   127  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.221        0.000                      0                  173        0.177        0.000                      0                  173        4.500        0.000                       0                   127  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.221ns  (required time - arrival time)
  Source:                 bancoA/salida_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            switcher/u32_to_bcd_inst/bcd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.462ns  (logic 2.216ns (34.294%)  route 4.246ns (65.706%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.725     5.328    bancoA/CLK
    SLICE_X2Y95          FDCE                                         r  bancoA/salida_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  bancoA/salida_reg[0]/Q
                         net (fo=6, routed)           0.567     6.413    bancoB/LED16_G_OBUF_inst_i_4[0]
    SLICE_X2Y95          LUT2 (Prop_lut2_I1_O)        0.124     6.537 r  bancoB/bcd[3]_i_17/O
                         net (fo=1, routed)           0.000     6.537    bancoA/S[0]
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.050 r  bancoA/bcd_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.050    bancoA/bcd_reg[3]_i_13_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.289 r  bancoA/LED16_G_OBUF_inst_i_10/O[2]
                         net (fo=1, routed)           0.651     7.940    bancoOP/bcd[3]_i_7[2]
    SLICE_X1Y96          LUT6 (Prop_lut6_I0_O)        0.301     8.241 r  bancoOP/bcd[2]_i_11/O
                         net (fo=1, routed)           0.433     8.674    maquina/shift[0]_i_4_0
    SLICE_X1Y96          LUT5 (Prop_lut5_I1_O)        0.124     8.798 r  maquina/bcd[2]_i_7/O
                         net (fo=2, routed)           0.942     9.741    maquina/mostrar[6]
    SLICE_X6Y96          LUT6 (Prop_lut6_I0_O)        0.124     9.865 r  maquina/shift[0]_i_4/O
                         net (fo=1, routed)           0.534    10.398    maquina/shift[0]_i_4_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I0_O)        0.124    10.522 r  maquina/shift[0]_i_2/O
                         net (fo=2, routed)           0.647    11.169    switcher/u32_to_bcd_inst/bcd_reg[0]_0
    SLICE_X5Y98          LUT4 (Prop_lut4_I0_O)        0.149    11.318 r  switcher/u32_to_bcd_inst/bcd[0]_i_1__0/O
                         net (fo=1, routed)           0.471    11.789    switcher/u32_to_bcd_inst/bcd[0]_i_1__0_n_0
    SLICE_X6Y96          FDRE                                         r  switcher/u32_to_bcd_inst/bcd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.603    15.026    switcher/u32_to_bcd_inst/CLK
    SLICE_X6Y96          FDRE                                         r  switcher/u32_to_bcd_inst/bcd_reg[0]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X6Y96          FDRE (Setup_fdre_C_D)       -0.239    15.010    switcher/u32_to_bcd_inst/bcd_reg[0]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -11.789    
  -------------------------------------------------------------------
                         slack                                  3.221    

Slack (MET) :             4.193ns  (required time - arrival time)
  Source:                 bancoA/salida_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            switcher/u32_to_bcd_inst/shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.760ns  (logic 2.191ns (38.036%)  route 3.569ns (61.964%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.725     5.328    bancoA/CLK
    SLICE_X2Y95          FDCE                                         r  bancoA/salida_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  bancoA/salida_reg[0]/Q
                         net (fo=6, routed)           0.567     6.413    bancoB/LED16_G_OBUF_inst_i_4[0]
    SLICE_X2Y95          LUT2 (Prop_lut2_I1_O)        0.124     6.537 r  bancoB/bcd[3]_i_17/O
                         net (fo=1, routed)           0.000     6.537    bancoA/S[0]
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.050 r  bancoA/bcd_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.050    bancoA/bcd_reg[3]_i_13_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.289 r  bancoA/LED16_G_OBUF_inst_i_10/O[2]
                         net (fo=1, routed)           0.651     7.940    bancoOP/bcd[3]_i_7[2]
    SLICE_X1Y96          LUT6 (Prop_lut6_I0_O)        0.301     8.241 r  bancoOP/bcd[2]_i_11/O
                         net (fo=1, routed)           0.433     8.674    maquina/shift[0]_i_4_0
    SLICE_X1Y96          LUT5 (Prop_lut5_I1_O)        0.124     8.798 r  maquina/bcd[2]_i_7/O
                         net (fo=2, routed)           0.942     9.741    maquina/mostrar[6]
    SLICE_X6Y96          LUT6 (Prop_lut6_I0_O)        0.124     9.865 r  maquina/shift[0]_i_4/O
                         net (fo=1, routed)           0.534    10.398    maquina/shift[0]_i_4_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I0_O)        0.124    10.522 r  maquina/shift[0]_i_2/O
                         net (fo=2, routed)           0.442    10.964    switcher/u32_to_bcd_inst/bcd_reg[0]_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.124    11.088 r  switcher/u32_to_bcd_inst/shift[0]_i_1/O
                         net (fo=1, routed)           0.000    11.088    switcher/u32_to_bcd_inst/shift_next[0]
    SLICE_X5Y98          FDRE                                         r  switcher/u32_to_bcd_inst/shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.604    15.027    switcher/u32_to_bcd_inst/CLK
    SLICE_X5Y98          FDRE                                         r  switcher/u32_to_bcd_inst/shift_reg[0]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y98          FDRE (Setup_fdre_C_D)        0.031    15.281    switcher/u32_to_bcd_inst/shift_reg[0]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                         -11.088    
  -------------------------------------------------------------------
                         slack                                  4.193    

Slack (MET) :             5.052ns  (required time - arrival time)
  Source:                 btn_central/PB_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bancoA/salida_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.681ns  (logic 0.704ns (15.039%)  route 3.977ns (84.961%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.725     5.328    btn_central/CLK
    SLICE_X4Y99          FDRE                                         r  btn_central/PB_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  btn_central/PB_sync_reg/Q
                         net (fo=6, routed)           0.971     6.754    btn_central/PB_sync
    SLICE_X12Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.878 r  btn_central/FSM_onehot_state[3]_i_5/O
                         net (fo=8, routed)           1.674     8.552    btn_central/centro
    SLICE_X3Y100         LUT2 (Prop_lut2_I0_O)        0.124     8.676 r  btn_central/salida[15]_i_1__0/O
                         net (fo=16, routed)          1.333    10.009    bancoA/E[0]
    SLICE_X5Y95          FDCE                                         r  bancoA/salida_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.603    15.026    bancoA/CLK
    SLICE_X5Y95          FDCE                                         r  bancoA/salida_reg[8]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y95          FDCE (Setup_fdce_C_CE)      -0.205    15.061    bancoA/salida_reg[8]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                  5.052    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 btn_central/PB_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bancoA/salida_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 0.704ns (15.564%)  route 3.819ns (84.436%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.725     5.328    btn_central/CLK
    SLICE_X4Y99          FDRE                                         r  btn_central/PB_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  btn_central/PB_sync_reg/Q
                         net (fo=6, routed)           0.971     6.754    btn_central/PB_sync
    SLICE_X12Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.878 r  btn_central/FSM_onehot_state[3]_i_5/O
                         net (fo=8, routed)           1.674     8.552    btn_central/centro
    SLICE_X3Y100         LUT2 (Prop_lut2_I0_O)        0.124     8.676 r  btn_central/salida[15]_i_1__0/O
                         net (fo=16, routed)          1.175     9.851    bancoA/E[0]
    SLICE_X3Y94          FDCE                                         r  bancoA/salida_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.605    15.028    bancoA/CLK
    SLICE_X3Y94          FDCE                                         r  bancoA/salida_reg[2]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y94          FDCE (Setup_fdce_C_CE)      -0.205    15.046    bancoA/salida_reg[2]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -9.851    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 btn_central/PB_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bancoB/salida_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 0.732ns (17.088%)  route 3.552ns (82.912%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.725     5.328    btn_central/CLK
    SLICE_X4Y99          FDRE                                         r  btn_central/PB_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  btn_central/PB_sync_reg/Q
                         net (fo=6, routed)           0.971     6.754    btn_central/PB_sync
    SLICE_X12Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.878 r  btn_central/FSM_onehot_state[3]_i_5/O
                         net (fo=8, routed)           1.495     8.373    btn_central/centro
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.152     8.525 r  btn_central/salida[15]_i_1/O
                         net (fo=16, routed)          1.086     9.611    bancoB/E[0]
    SLICE_X4Y95          FDCE                                         r  bancoB/salida_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.603    15.026    bancoB/CLK
    SLICE_X4Y95          FDCE                                         r  bancoB/salida_reg[10]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y95          FDCE (Setup_fdce_C_CE)      -0.407    14.859    bancoB/salida_reg[10]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 btn_central/PB_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bancoB/salida_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 0.732ns (17.088%)  route 3.552ns (82.912%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.725     5.328    btn_central/CLK
    SLICE_X4Y99          FDRE                                         r  btn_central/PB_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  btn_central/PB_sync_reg/Q
                         net (fo=6, routed)           0.971     6.754    btn_central/PB_sync
    SLICE_X12Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.878 r  btn_central/FSM_onehot_state[3]_i_5/O
                         net (fo=8, routed)           1.495     8.373    btn_central/centro
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.152     8.525 r  btn_central/salida[15]_i_1/O
                         net (fo=16, routed)          1.086     9.611    bancoB/E[0]
    SLICE_X4Y95          FDCE                                         r  bancoB/salida_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.603    15.026    bancoB/CLK
    SLICE_X4Y95          FDCE                                         r  bancoB/salida_reg[8]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y95          FDCE (Setup_fdce_C_CE)      -0.407    14.859    bancoB/salida_reg[8]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 btn_central/PB_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bancoB/salida_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 0.732ns (17.535%)  route 3.443ns (82.465%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.725     5.328    btn_central/CLK
    SLICE_X4Y99          FDRE                                         r  btn_central/PB_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  btn_central/PB_sync_reg/Q
                         net (fo=6, routed)           0.971     6.754    btn_central/PB_sync
    SLICE_X12Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.878 r  btn_central/FSM_onehot_state[3]_i_5/O
                         net (fo=8, routed)           1.495     8.373    btn_central/centro
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.152     8.525 r  btn_central/salida[15]_i_1/O
                         net (fo=16, routed)          0.977     9.502    bancoB/E[0]
    SLICE_X3Y97          FDCE                                         r  bancoB/salida_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.606    15.029    bancoB/CLK
    SLICE_X3Y97          FDCE                                         r  bancoB/salida_reg[11]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y97          FDCE (Setup_fdce_C_CE)      -0.407    14.845    bancoB/salida_reg[11]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 btn_central/PB_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bancoB/salida_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 0.732ns (17.535%)  route 3.443ns (82.465%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.725     5.328    btn_central/CLK
    SLICE_X4Y99          FDRE                                         r  btn_central/PB_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  btn_central/PB_sync_reg/Q
                         net (fo=6, routed)           0.971     6.754    btn_central/PB_sync
    SLICE_X12Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.878 r  btn_central/FSM_onehot_state[3]_i_5/O
                         net (fo=8, routed)           1.495     8.373    btn_central/centro
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.152     8.525 r  btn_central/salida[15]_i_1/O
                         net (fo=16, routed)          0.977     9.502    bancoB/E[0]
    SLICE_X3Y97          FDCE                                         r  bancoB/salida_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.606    15.029    bancoB/CLK
    SLICE_X3Y97          FDCE                                         r  bancoB/salida_reg[13]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y97          FDCE (Setup_fdce_C_CE)      -0.407    14.845    bancoB/salida_reg[13]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.375ns  (required time - arrival time)
  Source:                 btn_central/PB_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bancoB/salida_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 0.732ns (17.675%)  route 3.410ns (82.325%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.725     5.328    btn_central/CLK
    SLICE_X4Y99          FDRE                                         r  btn_central/PB_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  btn_central/PB_sync_reg/Q
                         net (fo=6, routed)           0.971     6.754    btn_central/PB_sync
    SLICE_X12Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.878 r  btn_central/FSM_onehot_state[3]_i_5/O
                         net (fo=8, routed)           1.495     8.373    btn_central/centro
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.152     8.525 r  btn_central/salida[15]_i_1/O
                         net (fo=16, routed)          0.944     9.469    bancoB/E[0]
    SLICE_X3Y95          FDCE                                         r  bancoB/salida_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.605    15.028    bancoB/CLK
    SLICE_X3Y95          FDCE                                         r  bancoB/salida_reg[0]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y95          FDCE (Setup_fdce_C_CE)      -0.407    14.844    bancoB/salida_reg[0]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                  5.375    

Slack (MET) :             5.375ns  (required time - arrival time)
  Source:                 btn_central/PB_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bancoB/salida_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 0.732ns (17.675%)  route 3.410ns (82.325%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.725     5.328    btn_central/CLK
    SLICE_X4Y99          FDRE                                         r  btn_central/PB_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  btn_central/PB_sync_reg/Q
                         net (fo=6, routed)           0.971     6.754    btn_central/PB_sync
    SLICE_X12Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.878 r  btn_central/FSM_onehot_state[3]_i_5/O
                         net (fo=8, routed)           1.495     8.373    btn_central/centro
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.152     8.525 r  btn_central/salida[15]_i_1/O
                         net (fo=16, routed)          0.944     9.469    bancoB/E[0]
    SLICE_X3Y95          FDCE                                         r  bancoB/salida_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.605    15.028    bancoB/CLK
    SLICE_X3Y95          FDCE                                         r  bancoB/salida_reg[1]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y95          FDCE (Setup_fdce_C_CE)      -0.407    14.844    bancoB/salida_reg[1]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                  5.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 btn_central/PB_pressed_status_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_central/PB_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.570     1.489    btn_central/CLK
    SLICE_X13Y101        FDRE                                         r  btn_central/PB_pressed_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y101        FDRE (Prop_fdre_C_Q)         0.141     1.630 r  btn_central/PB_pressed_status_reg/Q
                         net (fo=6, routed)           0.132     1.762    btn_central/PB_pressed_status_reg_n_0
    SLICE_X12Y101        LUT5 (Prop_lut5_I0_O)        0.048     1.810 r  btn_central/PB_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.810    btn_central/PB_cnt[2]_i_1_n_0
    SLICE_X12Y101        FDRE                                         r  btn_central/PB_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.841     2.006    btn_central/CLK
    SLICE_X12Y101        FDRE                                         r  btn_central/PB_cnt_reg[2]/C
                         clock pessimism             -0.503     1.502    
    SLICE_X12Y101        FDRE (Hold_fdre_C_D)         0.131     1.633    btn_central/PB_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 btn_central/PB_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_central/PB_pressed_status_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.032%)  route 0.073ns (25.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.570     1.489    btn_central/CLK
    SLICE_X12Y101        FDRE                                         r  btn_central/PB_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  btn_central/PB_cnt_reg[3]/Q
                         net (fo=3, routed)           0.073     1.727    btn_central/PB_cnt_reg__0[3]
    SLICE_X13Y101        LUT6 (Prop_lut6_I1_O)        0.045     1.772 r  btn_central/PB_pressed_status_i_1/O
                         net (fo=1, routed)           0.000     1.772    btn_central/PB_pressed_status_i_1_n_0
    SLICE_X13Y101        FDRE                                         r  btn_central/PB_pressed_status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.841     2.006    btn_central/CLK
    SLICE_X13Y101        FDRE                                         r  btn_central/PB_pressed_status_reg/C
                         clock pessimism             -0.503     1.502    
    SLICE_X13Y101        FDRE (Hold_fdre_C_D)         0.091     1.593    btn_central/PB_pressed_status_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 btn_derecho/PB_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_derecho/PB_pressed_status_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.032%)  route 0.073ns (25.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.570     1.489    btn_derecho/CLK
    SLICE_X8Y101         FDRE                                         r  btn_derecho/PB_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  btn_derecho/PB_cnt_reg[3]/Q
                         net (fo=3, routed)           0.073     1.727    btn_derecho/PB_cnt_reg__0[3]
    SLICE_X9Y101         LUT6 (Prop_lut6_I1_O)        0.045     1.772 r  btn_derecho/PB_pressed_status_i_1__0/O
                         net (fo=1, routed)           0.000     1.772    btn_derecho/PB_pressed_status_i_1__0_n_0
    SLICE_X9Y101         FDRE                                         r  btn_derecho/PB_pressed_status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.841     2.006    btn_derecho/CLK
    SLICE_X9Y101         FDRE                                         r  btn_derecho/PB_pressed_status_reg/C
                         clock pessimism             -0.503     1.502    
    SLICE_X9Y101         FDRE (Hold_fdre_C_D)         0.091     1.593    btn_derecho/PB_pressed_status_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 btn_derecho/PB_pressed_status_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_derecho/PB_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.240%)  route 0.136ns (41.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.570     1.489    btn_derecho/CLK
    SLICE_X9Y101         FDRE                                         r  btn_derecho/PB_pressed_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  btn_derecho/PB_pressed_status_reg/Q
                         net (fo=6, routed)           0.136     1.766    btn_derecho/PB_pressed_status_reg_n_0
    SLICE_X8Y101         LUT5 (Prop_lut5_I0_O)        0.048     1.814 r  btn_derecho/PB_cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.814    btn_derecho/PB_cnt[2]_i_1__0_n_0
    SLICE_X8Y101         FDRE                                         r  btn_derecho/PB_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.841     2.006    btn_derecho/CLK
    SLICE_X8Y101         FDRE                                         r  btn_derecho/PB_cnt_reg[2]/C
                         clock pessimism             -0.503     1.502    
    SLICE_X8Y101         FDRE (Hold_fdre_C_D)         0.131     1.633    btn_derecho/PB_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 btn_central/PB_pressed_status_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_central/PB_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.570     1.489    btn_central/CLK
    SLICE_X13Y101        FDRE                                         r  btn_central/PB_pressed_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y101        FDRE (Prop_fdre_C_Q)         0.141     1.630 r  btn_central/PB_pressed_status_reg/Q
                         net (fo=6, routed)           0.132     1.762    btn_central/PB_pressed_status_reg_n_0
    SLICE_X12Y101        LUT4 (Prop_lut4_I0_O)        0.045     1.807 r  btn_central/PB_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.807    btn_central/PB_cnt[1]_i_1_n_0
    SLICE_X12Y101        FDRE                                         r  btn_central/PB_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.841     2.006    btn_central/CLK
    SLICE_X12Y101        FDRE                                         r  btn_central/PB_cnt_reg[1]/C
                         clock pessimism             -0.503     1.502    
    SLICE_X12Y101        FDRE (Hold_fdre_C_D)         0.120     1.622    btn_central/PB_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 btn_derecho/PB_pressed_status_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_derecho/PB_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.570     1.489    btn_derecho/CLK
    SLICE_X9Y101         FDRE                                         r  btn_derecho/PB_pressed_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  btn_derecho/PB_pressed_status_reg/Q
                         net (fo=6, routed)           0.132     1.762    btn_derecho/PB_pressed_status_reg_n_0
    SLICE_X8Y101         LUT3 (Prop_lut3_I0_O)        0.045     1.807 r  btn_derecho/PB_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.807    btn_derecho/PB_cnt[0]_i_1__0_n_0
    SLICE_X8Y101         FDRE                                         r  btn_derecho/PB_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.841     2.006    btn_derecho/CLK
    SLICE_X8Y101         FDRE                                         r  btn_derecho/PB_cnt_reg[0]/C
                         clock pessimism             -0.503     1.502    
    SLICE_X8Y101         FDRE (Hold_fdre_C_D)         0.120     1.622    btn_derecho/PB_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 btn_central/PB_pressed_status_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_central/PB_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.570     1.489    btn_central/CLK
    SLICE_X13Y101        FDRE                                         r  btn_central/PB_pressed_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y101        FDRE (Prop_fdre_C_Q)         0.141     1.630 r  btn_central/PB_pressed_status_reg/Q
                         net (fo=6, routed)           0.136     1.766    btn_central/PB_pressed_status_reg_n_0
    SLICE_X12Y101        LUT3 (Prop_lut3_I0_O)        0.045     1.811 r  btn_central/PB_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.811    btn_central/PB_cnt[0]_i_1_n_0
    SLICE_X12Y101        FDRE                                         r  btn_central/PB_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.841     2.006    btn_central/CLK
    SLICE_X12Y101        FDRE                                         r  btn_central/PB_cnt_reg[0]/C
                         clock pessimism             -0.503     1.502    
    SLICE_X12Y101        FDRE (Hold_fdre_C_D)         0.121     1.623    btn_central/PB_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 btn_derecho/PB_pressed_status_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_derecho/PB_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.570     1.489    btn_derecho/CLK
    SLICE_X9Y101         FDRE                                         r  btn_derecho/PB_pressed_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  btn_derecho/PB_pressed_status_reg/Q
                         net (fo=6, routed)           0.136     1.766    btn_derecho/PB_pressed_status_reg_n_0
    SLICE_X8Y101         LUT4 (Prop_lut4_I0_O)        0.045     1.811 r  btn_derecho/PB_cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.811    btn_derecho/PB_cnt[1]_i_1__0_n_0
    SLICE_X8Y101         FDRE                                         r  btn_derecho/PB_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.841     2.006    btn_derecho/CLK
    SLICE_X8Y101         FDRE                                         r  btn_derecho/PB_cnt_reg[1]/C
                         clock pessimism             -0.503     1.502    
    SLICE_X8Y101         FDRE (Hold_fdre_C_D)         0.121     1.623    btn_derecho/PB_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 btn_up/PB_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_up/PB_pressed_status_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.209ns (63.280%)  route 0.121ns (36.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.604     1.523    btn_up/CLK
    SLICE_X2Y93          FDRE                                         r  btn_up/PB_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  btn_up/PB_cnt_reg[3]/Q
                         net (fo=2, routed)           0.121     1.809    btn_up/PB_cnt_reg__0[3]
    SLICE_X2Y92          LUT6 (Prop_lut6_I2_O)        0.045     1.854 r  btn_up/PB_pressed_status_i_1__1/O
                         net (fo=1, routed)           0.000     1.854    btn_up/PB_pressed_status_i_1__1_n_0
    SLICE_X2Y92          FDRE                                         r  btn_up/PB_pressed_status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.876     2.041    btn_up/CLK
    SLICE_X2Y92          FDRE                                         r  btn_up/PB_pressed_status_reg/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.120     1.658    btn_up/PB_pressed_status_reg
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 switcher/u32_to_bcd_inst/shift_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            switcher/u32_to_bcd_inst/bcd_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.629%)  route 0.143ns (50.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.603     1.522    switcher/u32_to_bcd_inst/CLK
    SLICE_X7Y95          FDRE                                         r  switcher/u32_to_bcd_inst/shift_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  switcher/u32_to_bcd_inst/shift_reg[12]/Q
                         net (fo=6, routed)           0.143     1.806    switcher/u32_to_bcd_inst/shift_reg_n_0_[12]
    SLICE_X7Y96          FDRE                                         r  switcher/u32_to_bcd_inst/bcd_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.874     2.039    switcher/u32_to_bcd_inst/CLK
    SLICE_X7Y96          FDRE                                         r  switcher/u32_to_bcd_inst/bcd_reg[13]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X7Y96          FDRE (Hold_fdre_C_D)         0.070     1.608    switcher/u32_to_bcd_inst/bcd_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y95     bancoA/salida_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y95     bancoA/salida_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y97     bancoA/salida_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y98     bancoA/salida_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y97     bancoA/salida_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y98     bancoA/salida_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y98     bancoA/salida_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y95     bancoA/salida_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y94     bancoA/salida_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     bancoA/salida_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     bancoA/salida_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     bancoA/salida_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y94     bancoA/salida_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y95     bancoB/salida_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     bancoB/salida_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y95     bancoB/salida_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y95     bancoB/salida_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y95     bancoB/salida_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y96     switcher/u32_to_bcd_inst/bcd_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y97     switcher/u32_to_bcd_inst/shift_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y98     switcher/u32_to_bcd_inst/shift_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y98     switcher/u32_to_bcd_inst/shift_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y98     switcher/u32_to_bcd_inst/shift_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y97     switcher/u32_to_bcd_inst/shift_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y97     switcher/u32_to_bcd_inst/shift_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y97     switcher/u32_to_bcd_inst/shift_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y97     switcher/u32_to_bcd_inst/shift_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     bancoA/salida_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     bancoA/salida_reg[10]/C



