# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../uart_transmitter.srcs/sources_1/new/baudrate_generator.vhd" \
"../../../../uart_transmitter.srcs/sources_1/new/tx_state_machine.vhd" \
"../../../../uart_transmitter.srcs/sources_1/new/uart_trasmitter.vhd" \
"../../../../uart_transmitter.srcs/sim_1/new/tb_uart_transmitter.vhd" \

# Do not sort compile order
nosort
