# Publications

# MICRO 2022: Towards Developing High Performance RISC-V Processors Using Agile Methodology

Our paper introduces XiangShan and the practice of agile development methodology on high performance RISC-V processors.
It covers some representative tools we have developed and used to accelerate the chip development process, including design, functional verification, debugging, performance validation, etc.
This paper is awarded all three available badges for artifacts evaluation.

![Artifacts Available](./images/artifacts_available_dl.jpg)
![Artifacts Evaluated â€” Functional](./images/artifacts_evaluated_functional_dl.jpg)
![Results Reproduced](./images/results_reproduced_dl.jpg)

[Paper PDF](micro2022-xiangshan.pdf) | [Slides](micro2022-xiangshan-slides.pdf) | Presentation Video (TBD) | IEEE Xplore (TBD) | ACM DL (TBD) | BibTeX (TBD)
