#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002a54a1d4090 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002a54a1d43f0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
v000002a54a1a4590_0 .var "ALUControl", 2 0;
v000002a54a230b50_0 .var "a", 31 0;
v000002a54a230e70_0 .var "b", 31 0;
v000002a54a22fcf0_0 .net "y", 31 0, v000002a54a1a3d70_0;  1 drivers
S_000002a54a15a8d0 .scope autotask, "check_alu_seq" "check_alu_seq" 3 9, 3 9 0, S_000002a54a1d43f0;
 .timescale 0 0;
v000002a54a1bed60_0 .var "A", 31 0;
v000002a54a1bef40_0 .var "B", 31 0;
TD_alu_tb.check_alu_seq ;
    %load/vec4 v000002a54a1bed60_0;
    %store/vec4 v000002a54a230b50_0, 0, 32;
    %load/vec4 v000002a54a1bef40_0;
    %store/vec4 v000002a54a230e70_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002a54a1a4590_0, 0, 3;
    %delay 1, 0;
    %load/vec4 v000002a54a22fcf0_0;
    %load/vec4 v000002a54a230b50_0;
    %load/vec4 v000002a54a230e70_0;
    %add;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002a54a230b50_0;
    %load/vec4 v000002a54a230e70_0;
    %load/vec4 v000002a54a22fcf0_0;
    %load/vec4 v000002a54a230b50_0;
    %load/vec4 v000002a54a230e70_0;
    %add;
    %vpi_call/w 3 16 "$error", "ADD fail: a=%0d b=%0d y=%0d exp=%0d", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
T_0.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002a54a1a4590_0, 0, 3;
    %delay 1, 0;
    %load/vec4 v000002a54a22fcf0_0;
    %load/vec4 v000002a54a230b50_0;
    %load/vec4 v000002a54a230e70_0;
    %sub;
    %cmp/e;
    %jmp/0xz  T_0.2, 4;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002a54a230b50_0;
    %load/vec4 v000002a54a230e70_0;
    %load/vec4 v000002a54a22fcf0_0;
    %load/vec4 v000002a54a230b50_0;
    %load/vec4 v000002a54a230e70_0;
    %sub;
    %vpi_call/w 3 22 "$error", "SUB fail: a=%0d b=%0d y=%0d exp=%0d", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
T_0.3 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002a54a1a4590_0, 0, 3;
    %delay 1, 0;
    %load/vec4 v000002a54a22fcf0_0;
    %load/vec4 v000002a54a230b50_0;
    %load/vec4 v000002a54a230e70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %cmp/e;
    %jmp/0xz  T_0.4, 4;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000002a54a230b50_0;
    %load/vec4 v000002a54a230e70_0;
    %load/vec4 v000002a54a22fcf0_0;
    %load/vec4 v000002a54a230b50_0;
    %load/vec4 v000002a54a230e70_0;
    %cmp/s;
    %flag_get/vec4 5;
    %vpi_call/w 3 28 "$error", "SLT fail: a=%0d b=%0d y=%0d exp=%0d", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,u1> {4 0 0};
T_0.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002a54a1a4590_0, 0, 3;
    %delay 1, 0;
    %load/vec4 v000002a54a22fcf0_0;
    %load/vec4 v000002a54a230b50_0;
    %load/vec4 v000002a54a230e70_0;
    %or;
    %cmp/e;
    %jmp/0xz  T_0.8, 4;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v000002a54a230b50_0;
    %load/vec4 v000002a54a230e70_0;
    %load/vec4 v000002a54a22fcf0_0;
    %load/vec4 v000002a54a230b50_0;
    %load/vec4 v000002a54a230e70_0;
    %or;
    %vpi_call/w 3 34 "$error", "OR fail: a=%0d b=%0d y=%0d exp=%0d", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,u32> {4 0 0};
T_0.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002a54a1a4590_0, 0, 3;
    %delay 1, 0;
    %load/vec4 v000002a54a22fcf0_0;
    %load/vec4 v000002a54a230b50_0;
    %load/vec4 v000002a54a230e70_0;
    %and;
    %cmp/e;
    %jmp/0xz  T_0.10, 4;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v000002a54a230b50_0;
    %load/vec4 v000002a54a230e70_0;
    %load/vec4 v000002a54a22fcf0_0;
    %load/vec4 v000002a54a230b50_0;
    %load/vec4 v000002a54a230e70_0;
    %and;
    %vpi_call/w 3 40 "$error", "AND fail: a=%0d b=%0d y=%0d exp=%0d", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,u32> {4 0 0};
T_0.11 ;
    %end;
S_000002a54a15a210 .scope module, "dut" "alu" 3 7, 4 1 0, S_000002a54a1d43f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "y";
    .port_info 4 /OUTPUT 1 "Zero";
v000002a54a1bf120_0 .net "ALUControl", 2 0, v000002a54a1a4590_0;  1 drivers
v000002a54a1a5030_0 .net "Zero", 0 0, L_000002a54a243c40;  1 drivers
L_000002a54a2450d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a54a1a3870_0 .net/2u *"_ivl_0", 31 0, L_000002a54a2450d8;  1 drivers
v000002a54a1a46d0_0 .net "a", 31 0, v000002a54a230b50_0;  1 drivers
v000002a54a1a50d0_0 .net "b", 31 0, v000002a54a230e70_0;  1 drivers
v000002a54a1a3d70_0 .var "y", 31 0;
E_000002a54a1b1370 .event anyedge, v000002a54a1bf120_0, v000002a54a1a46d0_0, v000002a54a1a50d0_0;
L_000002a54a243c40 .cmp/eq 32, v000002a54a1a3d70_0, L_000002a54a2450d8;
S_000002a54a1d4580 .scope module, "datapath_tb" "datapath_tb" 5 1;
 .timescale 0 0;
v000002a54a234b40_0 .var "ALUControl", 2 0;
v000002a54a2355e0_0 .net "ALUResult", 31 0, v000002a54a231620_0;  1 drivers
v000002a54a2343c0_0 .var "ALUSrcB", 0 0;
v000002a54a2348c0_0 .var "ImmSrc", 1 0;
v000002a54a2357c0_0 .net "PC", 31 0, v000002a54a230c90_0;  1 drivers
v000002a54a234f00_0 .var "PCSrc", 0 0;
v000002a54a234aa0_0 .var "ReadData", 31 0;
v000002a54a234a00_0 .var "RegWrite", 0 0;
v000002a54a234820_0 .var "ResultSrc", 1 0;
v000002a54a235cc0_0 .net "WriteData", 31 0, L_000002a54a29fe50;  1 drivers
v000002a54a234c80_0 .net "Zero", 0 0, v000002a54a235400_0;  1 drivers
v000002a54a234d20_0 .var "clk", 0 0;
v000002a54a234460_0 .var "instr", 31 0;
v000002a54a234e60_0 .var "rst_n", 0 0;
S_000002a54a15a3a0 .scope module, "dut" "datapath" 5 18, 6 1 0, S_000002a54a1d4580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 2 "ImmSrc";
    .port_info 5 /INPUT 1 "ALUSrcB";
    .port_info 6 /INPUT 2 "ResultSrc";
    .port_info 7 /INPUT 1 "PCSrc";
    .port_info 8 /INPUT 32 "ReadData";
    .port_info 9 /INPUT 3 "ALUControl";
    .port_info 10 /OUTPUT 32 "PC";
    .port_info 11 /OUTPUT 1 "Zero";
    .port_info 12 /OUTPUT 32 "ALUResult";
    .port_info 13 /OUTPUT 32 "WriteData";
v000002a54a234140_0 .net "ALUControl", 2 0, v000002a54a234b40_0;  1 drivers
v000002a54a234fa0_0 .net "ALUResult", 31 0, v000002a54a231620_0;  alias, 1 drivers
v000002a54a235b80_0 .net "ALUSrcB", 0 0, v000002a54a2343c0_0;  1 drivers
v000002a54a235180_0 .net "ImmSrc", 1 0, v000002a54a2348c0_0;  1 drivers
v000002a54a235360_0 .net "PC", 31 0, v000002a54a230c90_0;  alias, 1 drivers
v000002a54a235d60_0 .var "PCNext", 31 0;
v000002a54a235e00_0 .net "PCPlus4", 31 0, L_000002a54a244280;  1 drivers
v000002a54a235ea0_0 .net "PCSrc", 0 0, v000002a54a234f00_0;  1 drivers
v000002a54a235f40_0 .net "PCTarget", 31 0, L_000002a54a2445a0;  1 drivers
v000002a54a2359a0_0 .net "ReadData", 31 0, v000002a54a234aa0_0;  1 drivers
v000002a54a234dc0_0 .net "RegWrite", 0 0, v000002a54a234a00_0;  1 drivers
v000002a54a2341e0_0 .net "Result", 31 0, L_000002a54a29fbd0;  1 drivers
v000002a54a235040_0 .net "ResultSrc", 1 0, v000002a54a234820_0;  1 drivers
v000002a54a2340a0_0 .net "SrcA", 31 0, L_000002a54a29f950;  1 drivers
v000002a54a234960_0 .net "SrcB", 31 0, L_000002a54a2a0350;  1 drivers
v000002a54a2354a0_0 .net "WriteData", 31 0, L_000002a54a29fe50;  alias, 1 drivers
v000002a54a235400_0 .var "Zero", 0 0;
v000002a54a235720_0 .net "clk", 0 0, v000002a54a234d20_0;  1 drivers
v000002a54a2350e0_0 .net "immext", 31 0, L_000002a54a2a0f30;  1 drivers
v000002a54a235540_0 .net "instr", 31 0, v000002a54a234460_0;  1 drivers
v000002a54a234280_0 .net "rst_n", 0 0, v000002a54a234e60_0;  1 drivers
L_000002a54a2a0710 .part v000002a54a234460_0, 7, 25;
L_000002a54a29fef0 .part v000002a54a234460_0, 15, 5;
L_000002a54a2a0e90 .part v000002a54a234460_0, 20, 5;
L_000002a54a2a0850 .part v000002a54a234460_0, 7, 5;
S_000002a54a158cd0 .scope module, "ImmExt" "imm_extend" 6 23, 7 1 0, S_000002a54a15a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "in";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ImmExt";
v000002a54a230bf0_0 .net "ImmExt", 31 0, L_000002a54a2a0f30;  alias, 1 drivers
v000002a54a230f10_0 .net "ImmSrc", 1 0, v000002a54a2348c0_0;  alias, 1 drivers
v000002a54a22fd90_0 .net *"_ivl_11", 0 0, L_000002a54a2440a0;  1 drivers
v000002a54a22f4d0_0 .net *"_ivl_13", 5 0, L_000002a54a244b40;  1 drivers
v000002a54a22f110_0 .net *"_ivl_15", 3 0, L_000002a54a2441e0;  1 drivers
L_000002a54a245168 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002a54a230ab0_0 .net/2u *"_ivl_16", 0 0, L_000002a54a245168;  1 drivers
v000002a54a22f6b0_0 .net *"_ivl_21", 0 0, L_000002a54a244320;  1 drivers
v000002a54a22f390_0 .net *"_ivl_23", 7 0, L_000002a54a2443c0;  1 drivers
v000002a54a22f250_0 .net *"_ivl_25", 0 0, L_000002a54a243d80;  1 drivers
v000002a54a230650_0 .net *"_ivl_27", 9 0, L_000002a54a243e20;  1 drivers
L_000002a54a2451b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002a54a22fed0_0 .net/2u *"_ivl_28", 0 0, L_000002a54a2451b0;  1 drivers
v000002a54a22f070_0 .net *"_ivl_3", 6 0, L_000002a54a244be0;  1 drivers
L_000002a54a2451f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a54a22ff70_0 .net/2u *"_ivl_32", 1 0, L_000002a54a2451f8;  1 drivers
v000002a54a230830_0 .net *"_ivl_34", 0 0, L_000002a54a244640;  1 drivers
v000002a54a22f1b0_0 .net *"_ivl_37", 0 0, L_000002a54a244780;  1 drivers
v000002a54a22f610_0 .net *"_ivl_38", 19 0, L_000002a54a244500;  1 drivers
v000002a54a22f750_0 .net *"_ivl_40", 31 0, L_000002a54a2446e0;  1 drivers
L_000002a54a245240 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002a54a22f2f0_0 .net/2u *"_ivl_42", 1 0, L_000002a54a245240;  1 drivers
v000002a54a22f7f0_0 .net *"_ivl_44", 0 0, L_000002a54a2448c0;  1 drivers
v000002a54a2308d0_0 .net *"_ivl_47", 0 0, L_000002a54a244820;  1 drivers
v000002a54a22fe30_0 .net *"_ivl_48", 19 0, L_000002a54a244960;  1 drivers
v000002a54a22f430_0 .net *"_ivl_5", 4 0, L_000002a54a243ce0;  1 drivers
v000002a54a230010_0 .net *"_ivl_50", 31 0, L_000002a54a244a00;  1 drivers
L_000002a54a245288 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002a54a22f570_0 .net/2u *"_ivl_52", 1 0, L_000002a54a245288;  1 drivers
v000002a54a22fbb0_0 .net *"_ivl_54", 0 0, L_000002a54a244aa0;  1 drivers
v000002a54a2300b0_0 .net *"_ivl_57", 0 0, L_000002a54a244c80;  1 drivers
v000002a54a230150_0 .net *"_ivl_58", 18 0, L_000002a54a243f60;  1 drivers
v000002a54a22f890_0 .net *"_ivl_60", 31 0, L_000002a54a244d20;  1 drivers
v000002a54a2301f0_0 .net *"_ivl_63", 0 0, L_000002a54a244dc0;  1 drivers
v000002a54a2306f0_0 .net *"_ivl_64", 10 0, L_000002a54a244e60;  1 drivers
v000002a54a230290_0 .net *"_ivl_66", 31 0, L_000002a54a244fa0;  1 drivers
v000002a54a22f930_0 .net *"_ivl_68", 31 0, L_000002a54a2a0670;  1 drivers
v000002a54a230d30_0 .net *"_ivl_70", 31 0, L_000002a54a2a0d50;  1 drivers
v000002a54a22f9d0_0 .net *"_ivl_9", 0 0, L_000002a54a243920;  1 drivers
v000002a54a22fa70_0 .net "immB", 12 0, L_000002a54a243ec0;  1 drivers
v000002a54a22fb10_0 .net "immI", 11 0, L_000002a54a244000;  1 drivers
v000002a54a230330_0 .net "immJ", 20 0, L_000002a54a244460;  1 drivers
v000002a54a22fc50_0 .net "immS", 11 0, L_000002a54a243a60;  1 drivers
v000002a54a230790_0 .net "in", 31 7, L_000002a54a2a0710;  1 drivers
L_000002a54a244000 .part L_000002a54a2a0710, 13, 12;
L_000002a54a244be0 .part L_000002a54a2a0710, 18, 7;
L_000002a54a243ce0 .part L_000002a54a2a0710, 0, 5;
L_000002a54a243a60 .concat [ 5 7 0 0], L_000002a54a243ce0, L_000002a54a244be0;
L_000002a54a243920 .part L_000002a54a2a0710, 24, 1;
L_000002a54a2440a0 .part L_000002a54a2a0710, 0, 1;
L_000002a54a244b40 .part L_000002a54a2a0710, 18, 6;
L_000002a54a2441e0 .part L_000002a54a2a0710, 1, 4;
LS_000002a54a243ec0_0_0 .concat [ 1 4 6 1], L_000002a54a245168, L_000002a54a2441e0, L_000002a54a244b40, L_000002a54a2440a0;
LS_000002a54a243ec0_0_4 .concat [ 1 0 0 0], L_000002a54a243920;
L_000002a54a243ec0 .concat [ 12 1 0 0], LS_000002a54a243ec0_0_0, LS_000002a54a243ec0_0_4;
L_000002a54a244320 .part L_000002a54a2a0710, 24, 1;
L_000002a54a2443c0 .part L_000002a54a2a0710, 5, 8;
L_000002a54a243d80 .part L_000002a54a2a0710, 13, 1;
L_000002a54a243e20 .part L_000002a54a2a0710, 14, 10;
LS_000002a54a244460_0_0 .concat [ 1 10 1 8], L_000002a54a2451b0, L_000002a54a243e20, L_000002a54a243d80, L_000002a54a2443c0;
LS_000002a54a244460_0_4 .concat [ 1 0 0 0], L_000002a54a244320;
L_000002a54a244460 .concat [ 20 1 0 0], LS_000002a54a244460_0_0, LS_000002a54a244460_0_4;
L_000002a54a244640 .cmp/eq 2, v000002a54a2348c0_0, L_000002a54a2451f8;
L_000002a54a244780 .part L_000002a54a244000, 11, 1;
LS_000002a54a244500_0_0 .concat [ 1 1 1 1], L_000002a54a244780, L_000002a54a244780, L_000002a54a244780, L_000002a54a244780;
LS_000002a54a244500_0_4 .concat [ 1 1 1 1], L_000002a54a244780, L_000002a54a244780, L_000002a54a244780, L_000002a54a244780;
LS_000002a54a244500_0_8 .concat [ 1 1 1 1], L_000002a54a244780, L_000002a54a244780, L_000002a54a244780, L_000002a54a244780;
LS_000002a54a244500_0_12 .concat [ 1 1 1 1], L_000002a54a244780, L_000002a54a244780, L_000002a54a244780, L_000002a54a244780;
LS_000002a54a244500_0_16 .concat [ 1 1 1 1], L_000002a54a244780, L_000002a54a244780, L_000002a54a244780, L_000002a54a244780;
LS_000002a54a244500_1_0 .concat [ 4 4 4 4], LS_000002a54a244500_0_0, LS_000002a54a244500_0_4, LS_000002a54a244500_0_8, LS_000002a54a244500_0_12;
LS_000002a54a244500_1_4 .concat [ 4 0 0 0], LS_000002a54a244500_0_16;
L_000002a54a244500 .concat [ 16 4 0 0], LS_000002a54a244500_1_0, LS_000002a54a244500_1_4;
L_000002a54a2446e0 .concat [ 12 20 0 0], L_000002a54a244000, L_000002a54a244500;
L_000002a54a2448c0 .cmp/eq 2, v000002a54a2348c0_0, L_000002a54a245240;
L_000002a54a244820 .part L_000002a54a243a60, 11, 1;
LS_000002a54a244960_0_0 .concat [ 1 1 1 1], L_000002a54a244820, L_000002a54a244820, L_000002a54a244820, L_000002a54a244820;
LS_000002a54a244960_0_4 .concat [ 1 1 1 1], L_000002a54a244820, L_000002a54a244820, L_000002a54a244820, L_000002a54a244820;
LS_000002a54a244960_0_8 .concat [ 1 1 1 1], L_000002a54a244820, L_000002a54a244820, L_000002a54a244820, L_000002a54a244820;
LS_000002a54a244960_0_12 .concat [ 1 1 1 1], L_000002a54a244820, L_000002a54a244820, L_000002a54a244820, L_000002a54a244820;
LS_000002a54a244960_0_16 .concat [ 1 1 1 1], L_000002a54a244820, L_000002a54a244820, L_000002a54a244820, L_000002a54a244820;
LS_000002a54a244960_1_0 .concat [ 4 4 4 4], LS_000002a54a244960_0_0, LS_000002a54a244960_0_4, LS_000002a54a244960_0_8, LS_000002a54a244960_0_12;
LS_000002a54a244960_1_4 .concat [ 4 0 0 0], LS_000002a54a244960_0_16;
L_000002a54a244960 .concat [ 16 4 0 0], LS_000002a54a244960_1_0, LS_000002a54a244960_1_4;
L_000002a54a244a00 .concat [ 12 20 0 0], L_000002a54a243a60, L_000002a54a244960;
L_000002a54a244aa0 .cmp/eq 2, v000002a54a2348c0_0, L_000002a54a245288;
L_000002a54a244c80 .part L_000002a54a243ec0, 12, 1;
LS_000002a54a243f60_0_0 .concat [ 1 1 1 1], L_000002a54a244c80, L_000002a54a244c80, L_000002a54a244c80, L_000002a54a244c80;
LS_000002a54a243f60_0_4 .concat [ 1 1 1 1], L_000002a54a244c80, L_000002a54a244c80, L_000002a54a244c80, L_000002a54a244c80;
LS_000002a54a243f60_0_8 .concat [ 1 1 1 1], L_000002a54a244c80, L_000002a54a244c80, L_000002a54a244c80, L_000002a54a244c80;
LS_000002a54a243f60_0_12 .concat [ 1 1 1 1], L_000002a54a244c80, L_000002a54a244c80, L_000002a54a244c80, L_000002a54a244c80;
LS_000002a54a243f60_0_16 .concat [ 1 1 1 0], L_000002a54a244c80, L_000002a54a244c80, L_000002a54a244c80;
LS_000002a54a243f60_1_0 .concat [ 4 4 4 4], LS_000002a54a243f60_0_0, LS_000002a54a243f60_0_4, LS_000002a54a243f60_0_8, LS_000002a54a243f60_0_12;
LS_000002a54a243f60_1_4 .concat [ 3 0 0 0], LS_000002a54a243f60_0_16;
L_000002a54a243f60 .concat [ 16 3 0 0], LS_000002a54a243f60_1_0, LS_000002a54a243f60_1_4;
L_000002a54a244d20 .concat [ 13 19 0 0], L_000002a54a243ec0, L_000002a54a243f60;
L_000002a54a244dc0 .part L_000002a54a244460, 20, 1;
LS_000002a54a244e60_0_0 .concat [ 1 1 1 1], L_000002a54a244dc0, L_000002a54a244dc0, L_000002a54a244dc0, L_000002a54a244dc0;
LS_000002a54a244e60_0_4 .concat [ 1 1 1 1], L_000002a54a244dc0, L_000002a54a244dc0, L_000002a54a244dc0, L_000002a54a244dc0;
LS_000002a54a244e60_0_8 .concat [ 1 1 1 0], L_000002a54a244dc0, L_000002a54a244dc0, L_000002a54a244dc0;
L_000002a54a244e60 .concat [ 4 4 3 0], LS_000002a54a244e60_0_0, LS_000002a54a244e60_0_4, LS_000002a54a244e60_0_8;
L_000002a54a244fa0 .concat [ 21 11 0 0], L_000002a54a244460, L_000002a54a244e60;
L_000002a54a2a0670 .functor MUXZ 32, L_000002a54a244fa0, L_000002a54a244d20, L_000002a54a244aa0, C4<>;
L_000002a54a2a0d50 .functor MUXZ 32, L_000002a54a2a0670, L_000002a54a244a00, L_000002a54a2448c0, C4<>;
L_000002a54a2a0f30 .functor MUXZ 32, L_000002a54a2a0d50, L_000002a54a2446e0, L_000002a54a244640, C4<>;
S_000002a54a14ac80 .scope module, "PC4" "adder" 6 20, 8 1 0, S_000002a54a15a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v000002a54a230970_0 .net "a", 31 0, v000002a54a230c90_0;  alias, 1 drivers
L_000002a54a245120 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002a54a2303d0_0 .net "b", 31 0, L_000002a54a245120;  1 drivers
v000002a54a230470_0 .net "y", 31 0, L_000002a54a244280;  alias, 1 drivers
L_000002a54a244280 .arith/sum 32, v000002a54a230c90_0, L_000002a54a245120;
S_000002a54a14ae10 .scope module, "PCReg" "ff_r" 6 27, 9 1 0, S_000002a54a15a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000002a54a1b1930 .param/l "WIDTH" 0 9 1, +C4<00000000000000000000000000100000>;
v000002a54a230510_0 .net "clk", 0 0, v000002a54a234d20_0;  alias, 1 drivers
v000002a54a2305b0_0 .net "d", 31 0, v000002a54a235d60_0;  1 drivers
v000002a54a230a10_0 .net "q", 31 0, v000002a54a230c90_0;  alias, 1 drivers
v000002a54a230c90_0 .var "q_reg", 31 0;
v000002a54a230dd0_0 .net "rst_n", 0 0, v000002a54a234e60_0;  alias, 1 drivers
E_000002a54a1b16b0/0 .event negedge, v000002a54a230dd0_0;
E_000002a54a1b16b0/1 .event posedge, v000002a54a230510_0;
E_000002a54a1b16b0 .event/or E_000002a54a1b16b0/0, E_000002a54a1b16b0/1;
S_000002a54a146040 .scope module, "PCTar" "adder" 6 21, 8 1 0, S_000002a54a15a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v000002a54a232d40_0 .net "a", 31 0, v000002a54a230c90_0;  alias, 1 drivers
v000002a54a232200_0 .net "b", 31 0, L_000002a54a2a0f30;  alias, 1 drivers
v000002a54a231a80_0 .net "y", 31 0, L_000002a54a2445a0;  alias, 1 drivers
L_000002a54a2445a0 .arith/sum 32, v000002a54a230c90_0, L_000002a54a2a0f30;
S_000002a54a1461d0 .scope module, "alu" "alu" 6 32, 4 1 0, S_000002a54a15a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "y";
    .port_info 4 /OUTPUT 1 "Zero";
v000002a54a231440_0 .net "ALUControl", 2 0, v000002a54a234b40_0;  alias, 1 drivers
v000002a54a2314e0_0 .net "Zero", 0 0, L_000002a54a29fc70;  1 drivers
L_000002a54a245510 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a54a231580_0 .net/2u *"_ivl_0", 31 0, L_000002a54a245510;  1 drivers
v000002a54a2313a0_0 .net "a", 31 0, L_000002a54a29f950;  alias, 1 drivers
v000002a54a231300_0 .net "b", 31 0, L_000002a54a2a0350;  alias, 1 drivers
v000002a54a231620_0 .var "y", 31 0;
E_000002a54a1b1730 .event anyedge, v000002a54a231440_0, v000002a54a2313a0_0, v000002a54a231300_0;
L_000002a54a29fc70 .cmp/eq 32, v000002a54a231620_0, L_000002a54a245510;
S_000002a54a143b00 .scope module, "mux_PCNext" "mux2_1" 6 30, 10 1 0, S_000002a54a15a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
v000002a54a232700_0 .net "a", 31 0, L_000002a54a244280;  alias, 1 drivers
v000002a54a231b20_0 .net "b", 31 0, L_000002a54a2445a0;  alias, 1 drivers
v000002a54a231f80_0 .net "s", 0 0, v000002a54a234f00_0;  alias, 1 drivers
v000002a54a232de0_0 .net "y", 31 0, L_000002a54a2a0030;  1 drivers
L_000002a54a2a0030 .functor MUXZ 32, L_000002a54a244280, L_000002a54a2445a0, v000002a54a234f00_0, C4<>;
S_000002a54a233220 .scope module, "mux_Result" "mux3_1" 6 29, 11 1 0, S_000002a54a15a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
v000002a54a2318a0_0 .net *"_ivl_1", 0 0, L_000002a54a29ff90;  1 drivers
v000002a54a231da0_0 .net *"_ivl_3", 0 0, L_000002a54a2a0c10;  1 drivers
v000002a54a231c60_0 .net *"_ivl_4", 31 0, L_000002a54a29fb30;  1 drivers
v000002a54a2323e0_0 .net "a", 31 0, v000002a54a231620_0;  alias, 1 drivers
v000002a54a232ca0_0 .net "b", 31 0, v000002a54a234aa0_0;  alias, 1 drivers
v000002a54a231120_0 .net "c", 31 0, L_000002a54a244280;  alias, 1 drivers
v000002a54a2319e0_0 .net "s", 1 0, v000002a54a234820_0;  alias, 1 drivers
v000002a54a232c00_0 .net "y", 31 0, L_000002a54a29fbd0;  alias, 1 drivers
L_000002a54a29ff90 .part v000002a54a234820_0, 1, 1;
L_000002a54a2a0c10 .part v000002a54a234820_0, 0, 1;
L_000002a54a29fb30 .functor MUXZ 32, v000002a54a231620_0, v000002a54a234aa0_0, L_000002a54a2a0c10, C4<>;
L_000002a54a29fbd0 .functor MUXZ 32, L_000002a54a29fb30, L_000002a54a244280, L_000002a54a29ff90, C4<>;
S_000002a54a233b80 .scope module, "mux_SrcB" "mux2_1" 6 28, 10 1 0, S_000002a54a15a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
v000002a54a231800_0 .net "a", 31 0, L_000002a54a29fe50;  alias, 1 drivers
v000002a54a2325c0_0 .net "b", 31 0, L_000002a54a2a0f30;  alias, 1 drivers
v000002a54a231bc0_0 .net "s", 0 0, v000002a54a2343c0_0;  alias, 1 drivers
v000002a54a232980_0 .net "y", 31 0, L_000002a54a2a0350;  alias, 1 drivers
L_000002a54a2a0350 .functor MUXZ 32, L_000002a54a29fe50, L_000002a54a2a0f30, v000002a54a2343c0_0, C4<>;
S_000002a54a2333b0 .scope module, "rf" "regfile" 6 25, 12 1 0, S_000002a54a15a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWrite";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v000002a54a232020_0 .net "RegWrite", 0 0, v000002a54a234a00_0;  alias, 1 drivers
v000002a54a232660_0 .net *"_ivl_0", 31 0, L_000002a54a29fdb0;  1 drivers
v000002a54a2327a0_0 .net *"_ivl_10", 6 0, L_000002a54a2a07b0;  1 drivers
L_000002a54a245360 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a54a232e80_0 .net *"_ivl_13", 1 0, L_000002a54a245360;  1 drivers
L_000002a54a2453a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a54a232f20_0 .net/2u *"_ivl_14", 31 0, L_000002a54a2453a8;  1 drivers
v000002a54a2322a0_0 .net *"_ivl_18", 31 0, L_000002a54a2a0fd0;  1 drivers
L_000002a54a2453f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a54a2311c0_0 .net *"_ivl_21", 26 0, L_000002a54a2453f0;  1 drivers
L_000002a54a245438 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a54a232840_0 .net/2u *"_ivl_22", 31 0, L_000002a54a245438;  1 drivers
v000002a54a231d00_0 .net *"_ivl_24", 0 0, L_000002a54a2a0990;  1 drivers
v000002a54a232520_0 .net *"_ivl_26", 31 0, L_000002a54a2a00d0;  1 drivers
v000002a54a232340_0 .net *"_ivl_28", 6 0, L_000002a54a2a0a30;  1 drivers
L_000002a54a2452d0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a54a232a20_0 .net *"_ivl_3", 26 0, L_000002a54a2452d0;  1 drivers
L_000002a54a245480 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a54a231e40_0 .net *"_ivl_31", 1 0, L_000002a54a245480;  1 drivers
L_000002a54a2454c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a54a232480_0 .net/2u *"_ivl_32", 31 0, L_000002a54a2454c8;  1 drivers
L_000002a54a245318 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a54a2316c0_0 .net/2u *"_ivl_4", 31 0, L_000002a54a245318;  1 drivers
v000002a54a2328e0_0 .net *"_ivl_6", 0 0, L_000002a54a2a0df0;  1 drivers
v000002a54a232ac0_0 .net *"_ivl_8", 31 0, L_000002a54a29fa90;  1 drivers
v000002a54a231940_0 .net "a1", 4 0, L_000002a54a29fef0;  1 drivers
v000002a54a231260_0 .net "a2", 4 0, L_000002a54a2a0e90;  1 drivers
v000002a54a232b60_0 .net "a3", 4 0, L_000002a54a2a0850;  1 drivers
v000002a54a231760_0 .net "clk", 0 0, v000002a54a234d20_0;  alias, 1 drivers
v000002a54a231ee0_0 .net "rd1", 31 0, L_000002a54a29f950;  alias, 1 drivers
v000002a54a2320c0_0 .net "rd2", 31 0, L_000002a54a29fe50;  alias, 1 drivers
v000002a54a232160 .array "rf", 0 31, 31 0;
v000002a54a231080_0 .net "wd3", 31 0, L_000002a54a29fbd0;  alias, 1 drivers
E_000002a54a1b0f30 .event posedge, v000002a54a230510_0;
L_000002a54a29fdb0 .concat [ 5 27 0 0], L_000002a54a29fef0, L_000002a54a2452d0;
L_000002a54a2a0df0 .cmp/ne 32, L_000002a54a29fdb0, L_000002a54a245318;
L_000002a54a29fa90 .array/port v000002a54a232160, L_000002a54a2a07b0;
L_000002a54a2a07b0 .concat [ 5 2 0 0], L_000002a54a29fef0, L_000002a54a245360;
L_000002a54a29f950 .functor MUXZ 32, L_000002a54a2453a8, L_000002a54a29fa90, L_000002a54a2a0df0, C4<>;
L_000002a54a2a0fd0 .concat [ 5 27 0 0], L_000002a54a2a0e90, L_000002a54a2453f0;
L_000002a54a2a0990 .cmp/ne 32, L_000002a54a2a0fd0, L_000002a54a245438;
L_000002a54a2a00d0 .array/port v000002a54a232160, L_000002a54a2a0a30;
L_000002a54a2a0a30 .concat [ 5 2 0 0], L_000002a54a2a0e90, L_000002a54a245480;
L_000002a54a29fe50 .functor MUXZ 32, L_000002a54a2454c8, L_000002a54a2a00d0, L_000002a54a2a0990, C4<>;
S_000002a54a233ea0 .scope autofunction.vec4.s32, "enc_addi" "enc_addi" 5 39, 5 39 0, S_000002a54a1d4580;
 .timescale 0 0;
; Variable enc_addi is vec4 return value of scope S_000002a54a233ea0
v000002a54a234be0_0 .var/2s "imm12", 31 0;
v000002a54a234320_0 .var/s "imm_s", 11 0;
v000002a54a235220_0 .var/2s "rd", 31 0;
v000002a54a2352c0_0 .var/2s "rs1", 31 0;
TD_datapath_tb.enc_addi ;
    %load/vec4 v000002a54a234be0_0;
    %pad/s 12;
    %store/vec4 v000002a54a234320_0, 0, 12;
    %pushi/vec4 288, 0, 9;
    %split/vec4 3;
    %store/vec4 v000002a54a234b40_0, 0, 3;
    %split/vec4 2;
    %store/vec4 v000002a54a234820_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002a54a2343c0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002a54a2348c0_0, 0, 2;
    %store/vec4 v000002a54a234a00_0, 0, 1;
    %load/vec4 v000002a54a234320_0;
    %load/vec4 v000002a54a2352c0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 3;
    %load/vec4 v000002a54a235220_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 19, 0, 7;
    %ret/vec4 0, 0, 32;  Assign to enc_addi (store_vec4_to_lval)
    %disable/flow S_000002a54a233ea0;
    %end;
S_000002a54a15e400 .scope module, "ff_enr" "ff_enr" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_000002a54a1b18f0 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
L_000002a54a1ace60 .functor BUFZ 32, v000002a54a235a40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o000002a54a1d6f88 .functor BUFZ 1, C4<z>; HiZ drive
v000002a54a235860_0 .net "clk", 0 0, o000002a54a1d6f88;  0 drivers
o000002a54a1d6fb8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002a54a234500_0 .net "d", 31 0, o000002a54a1d6fb8;  0 drivers
o000002a54a1d6fe8 .functor BUFZ 1, C4<z>; HiZ drive
v000002a54a235680_0 .net "en", 0 0, o000002a54a1d6fe8;  0 drivers
v000002a54a235900_0 .net "q", 31 0, L_000002a54a1ace60;  1 drivers
v000002a54a235a40_0 .var "q_reg", 31 0;
o000002a54a1d7078 .functor BUFZ 1, C4<z>; HiZ drive
v000002a54a2345a0_0 .net "rst_n", 0 0, o000002a54a1d7078;  0 drivers
E_000002a54a1b0ff0/0 .event negedge, v000002a54a2345a0_0;
E_000002a54a1b0ff0/1 .event posedge, v000002a54a235860_0;
E_000002a54a1b0ff0 .event/or E_000002a54a1b0ff0/0, E_000002a54a1b0ff0/1;
S_000002a54a15e590 .scope module, "regfile_tb" "regfile_tb" 14 1;
 .timescale 0 0;
v000002a54a2377d0_0 .var "RegWrite", 0 0;
v000002a54a237c30_0 .var "a1", 4 0;
v000002a54a237e10_0 .var "a2", 4 0;
v000002a54a237370_0 .var "a3", 4 0;
v000002a54a236290_0 .var "clk", 0 0;
v000002a54a237cd0_0 .net "rd1", 31 0, L_000002a54a2a0b70;  1 drivers
v000002a54a236d30_0 .net "rd2", 31 0, L_000002a54a2a05d0;  1 drivers
v000002a54a236970_0 .var "wd3", 31 0;
S_000002a54a233d10 .scope module, "dut" "regfile" 14 9, 12 1 0, S_000002a54a15e590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWrite";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v000002a54a235ae0_0 .net "RegWrite", 0 0, v000002a54a2377d0_0;  1 drivers
v000002a54a234640_0 .net *"_ivl_0", 31 0, L_000002a54a2a0ad0;  1 drivers
v000002a54a2346e0_0 .net *"_ivl_10", 6 0, L_000002a54a2a0170;  1 drivers
L_000002a54a2455e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a54a234780_0 .net *"_ivl_13", 1 0, L_000002a54a2455e8;  1 drivers
L_000002a54a245630 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a54a237690_0 .net/2u *"_ivl_14", 31 0, L_000002a54a245630;  1 drivers
v000002a54a237f50_0 .net *"_ivl_18", 31 0, L_000002a54a2a0530;  1 drivers
L_000002a54a245678 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a54a2360b0_0 .net *"_ivl_21", 26 0, L_000002a54a245678;  1 drivers
L_000002a54a2456c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a54a236b50_0 .net/2u *"_ivl_22", 31 0, L_000002a54a2456c0;  1 drivers
v000002a54a236150_0 .net *"_ivl_24", 0 0, L_000002a54a2a0cb0;  1 drivers
v000002a54a236510_0 .net *"_ivl_26", 31 0, L_000002a54a29f9f0;  1 drivers
v000002a54a2365b0_0 .net *"_ivl_28", 6 0, L_000002a54a2a03f0;  1 drivers
L_000002a54a245558 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a54a237a50_0 .net *"_ivl_3", 26 0, L_000002a54a245558;  1 drivers
L_000002a54a245708 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a54a236bf0_0 .net *"_ivl_31", 1 0, L_000002a54a245708;  1 drivers
L_000002a54a245750 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a54a236fb0_0 .net/2u *"_ivl_32", 31 0, L_000002a54a245750;  1 drivers
L_000002a54a2455a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a54a237730_0 .net/2u *"_ivl_4", 31 0, L_000002a54a2455a0;  1 drivers
v000002a54a2361f0_0 .net *"_ivl_6", 0 0, L_000002a54a2a08f0;  1 drivers
v000002a54a236ab0_0 .net *"_ivl_8", 31 0, L_000002a54a2a02b0;  1 drivers
v000002a54a2375f0_0 .net "a1", 4 0, v000002a54a237c30_0;  1 drivers
v000002a54a236c90_0 .net "a2", 4 0, v000002a54a237e10_0;  1 drivers
v000002a54a2370f0_0 .net "a3", 4 0, v000002a54a237370_0;  1 drivers
v000002a54a237050_0 .net "clk", 0 0, v000002a54a236290_0;  1 drivers
v000002a54a236e70_0 .net "rd1", 31 0, L_000002a54a2a0b70;  alias, 1 drivers
v000002a54a237910_0 .net "rd2", 31 0, L_000002a54a2a05d0;  alias, 1 drivers
v000002a54a237190 .array "rf", 0 31, 31 0;
v000002a54a2368d0_0 .net "wd3", 31 0, v000002a54a236970_0;  1 drivers
E_000002a54a1b1030 .event posedge, v000002a54a237050_0;
L_000002a54a2a0ad0 .concat [ 5 27 0 0], v000002a54a237c30_0, L_000002a54a245558;
L_000002a54a2a08f0 .cmp/ne 32, L_000002a54a2a0ad0, L_000002a54a2455a0;
L_000002a54a2a02b0 .array/port v000002a54a237190, L_000002a54a2a0170;
L_000002a54a2a0170 .concat [ 5 2 0 0], v000002a54a237c30_0, L_000002a54a2455e8;
L_000002a54a2a0b70 .functor MUXZ 32, L_000002a54a245630, L_000002a54a2a02b0, L_000002a54a2a08f0, C4<>;
L_000002a54a2a0530 .concat [ 5 27 0 0], v000002a54a237e10_0, L_000002a54a245678;
L_000002a54a2a0cb0 .cmp/ne 32, L_000002a54a2a0530, L_000002a54a2456c0;
L_000002a54a29f9f0 .array/port v000002a54a237190, L_000002a54a2a03f0;
L_000002a54a2a03f0 .concat [ 5 2 0 0], v000002a54a237e10_0, L_000002a54a245708;
L_000002a54a2a05d0 .functor MUXZ 32, L_000002a54a245750, L_000002a54a29f9f0, L_000002a54a2a0cb0, C4<>;
S_000002a54a15a740 .scope module, "rv32i_sc_tb" "rv32i_sc_tb" 15 1;
 .timescale 0 0;
v000002a54a2439c0_0 .net "DataAdr", 31 0, v000002a54a240b40_0;  1 drivers
v000002a54a243b00_0 .net "MemWrite", 0 0, v000002a54a23d7d0_0;  1 drivers
v000002a54a244140_0 .net "WriteData", 31 0, L_000002a54a29e190;  1 drivers
v000002a54a243ba0_0 .var "clk", 0 0;
v000002a54a244f00_0 .var "reset", 0 0;
E_000002a54a1b10f0 .event negedge, v000002a54a237af0_0;
S_000002a54a233090 .scope module, "dut" "top" 15 8, 16 1 0, S_000002a54a15a740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v000002a54a242ca0_0 .net "DataAdr", 31 0, v000002a54a240b40_0;  alias, 1 drivers
v000002a54a242f20_0 .net "Instr", 31 0, L_000002a54a1acfb0;  1 drivers
v000002a54a242fc0_0 .net "MemWrite", 0 0, v000002a54a23d7d0_0;  alias, 1 drivers
v000002a54a243420_0 .net "PC", 31 0, v000002a54a240e60_0;  1 drivers
v000002a54a2431a0_0 .net "ReadData", 31 0, L_000002a54a2a5240;  1 drivers
v000002a54a2436a0_0 .net "WriteData", 31 0, L_000002a54a29e190;  alias, 1 drivers
v000002a54a243880_0 .net "clk", 0 0, v000002a54a243ba0_0;  1 drivers
v000002a54a241120_0 .net "rst_n", 0 0, v000002a54a244f00_0;  1 drivers
S_000002a54a2339f0 .scope module, "dmem" "dmem" 16 12, 17 1 0, S_000002a54a233090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_000002a54a2a5240 .functor BUFZ 32, L_000002a54a29e690, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a54a237230_0 .net *"_ivl_0", 31 0, L_000002a54a29e690;  1 drivers
v000002a54a236330_0 .net *"_ivl_3", 29 0, L_000002a54a29ecd0;  1 drivers
v000002a54a2379b0_0 .net "a", 31 0, v000002a54a240b40_0;  alias, 1 drivers
v000002a54a237af0_0 .net "clk", 0 0, v000002a54a243ba0_0;  alias, 1 drivers
v000002a54a237410 .array "mem", 0 63, 31 0;
v000002a54a237870_0 .net "rd", 31 0, L_000002a54a2a5240;  alias, 1 drivers
v000002a54a236650_0 .net "wd", 31 0, L_000002a54a29e190;  alias, 1 drivers
v000002a54a237550_0 .net "we", 0 0, v000002a54a23d7d0_0;  alias, 1 drivers
E_000002a54a1b21f0 .event posedge, v000002a54a237af0_0;
L_000002a54a29e690 .array/port v000002a54a237410, L_000002a54a29ecd0;
L_000002a54a29ecd0 .part v000002a54a240b40_0, 2, 30;
S_000002a54a2336d0 .scope module, "imem" "imem" 16 10, 18 1 0, S_000002a54a233090;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_000002a54a1acfb0 .functor BUFZ 32, L_000002a54a29e410, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a54a237b90_0 .net *"_ivl_0", 31 0, L_000002a54a29e410;  1 drivers
v000002a54a237d70_0 .net *"_ivl_3", 29 0, L_000002a54a29ec30;  1 drivers
v000002a54a2372d0_0 .net "a", 31 0, v000002a54a240e60_0;  alias, 1 drivers
v000002a54a236830 .array "mem", 0 63, 31 0;
v000002a54a2366f0_0 .net "rd", 31 0, L_000002a54a1acfb0;  alias, 1 drivers
L_000002a54a29e410 .array/port v000002a54a236830, L_000002a54a29ec30;
L_000002a54a29ec30 .part v000002a54a240e60_0, 2, 30;
S_000002a54a233860 .scope module, "rvsingle" "rv32i_sc" 16 7, 19 1 0, S_000002a54a233090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v000002a54a2419e0_0 .net "ALUControl", 2 0, v000002a54a2374b0_0;  1 drivers
v000002a54a242480_0 .net "ALUResult", 31 0, v000002a54a240b40_0;  alias, 1 drivers
v000002a54a243740_0 .net "ALUSrcB", 0 0, v000002a54a23d230_0;  1 drivers
v000002a54a242980_0 .net "ImmSrc", 1 0, v000002a54a23e4f0_0;  1 drivers
v000002a54a243560_0 .net "MemWrite", 0 0, v000002a54a23d7d0_0;  alias, 1 drivers
v000002a54a242340_0 .net "PC", 31 0, v000002a54a240e60_0;  alias, 1 drivers
v000002a54a241b20_0 .net "PCSrc", 0 0, L_000002a54a1ad560;  1 drivers
v000002a54a243060_0 .net "ReadData", 31 0, L_000002a54a2a5240;  alias, 1 drivers
v000002a54a241c60_0 .net "RegWrite", 0 0, v000002a54a23d5f0_0;  1 drivers
v000002a54a2425c0_0 .net "ResultSrc", 1 0, v000002a54a23e6d0_0;  1 drivers
v000002a54a242660_0 .net "WriteData", 31 0, L_000002a54a29e190;  alias, 1 drivers
v000002a54a241bc0_0 .net "Zero", 0 0, v000002a54a2414e0_0;  1 drivers
v000002a54a242e80_0 .net "clk", 0 0, v000002a54a243ba0_0;  alias, 1 drivers
v000002a54a242ac0_0 .net "instr", 31 0, L_000002a54a1acfb0;  alias, 1 drivers
v000002a54a242b60_0 .net "rst_n", 0 0, v000002a54a244f00_0;  alias, 1 drivers
L_000002a54a2a0210 .part L_000002a54a1acfb0, 0, 7;
L_000002a54a2a0490 .part L_000002a54a1acfb0, 12, 3;
L_000002a54a29dbf0 .part L_000002a54a1acfb0, 30, 1;
S_000002a54a233540 .scope module, "c" "controller" 19 15, 20 1 0, S_000002a54a233860;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7_5";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 2 "ImmSrc";
    .port_info 6 /OUTPUT 1 "ALUSrcB";
    .port_info 7 /OUTPUT 1 "MemWrite";
    .port_info 8 /OUTPUT 2 "ResultSrc";
    .port_info 9 /OUTPUT 1 "PCSrc";
    .port_info 10 /OUTPUT 3 "ALUControl";
L_000002a54a1acf40 .functor AND 1, v000002a54a23d410_0, v000002a54a2414e0_0, C4<1>, C4<1>;
L_000002a54a1ad560 .functor OR 1, L_000002a54a1acf40, v000002a54a23d4b0_0, C4<0>, C4<0>;
v000002a54a23d0f0_0 .net "ALUControl", 2 0, v000002a54a2374b0_0;  alias, 1 drivers
v000002a54a23d2d0_0 .net "ALUOp", 1 0, v000002a54a236f10_0;  1 drivers
v000002a54a23e590_0 .net "ALUSrcB", 0 0, v000002a54a23d230_0;  alias, 1 drivers
v000002a54a23d410_0 .var "Branch", 0 0;
v000002a54a23ea90_0 .net "ImmSrc", 1 0, v000002a54a23e4f0_0;  alias, 1 drivers
v000002a54a23deb0_0 .net "Jump", 0 0, v000002a54a23d4b0_0;  1 drivers
v000002a54a23d370_0 .net "MemWrite", 0 0, v000002a54a23d7d0_0;  alias, 1 drivers
v000002a54a23e770_0 .net "PCSrc", 0 0, L_000002a54a1ad560;  alias, 1 drivers
v000002a54a23e810_0 .net "RegWrite", 0 0, v000002a54a23d5f0_0;  alias, 1 drivers
v000002a54a23eef0_0 .net "ResultSrc", 1 0, v000002a54a23e6d0_0;  alias, 1 drivers
v000002a54a23e270_0 .net *"_ivl_2", 0 0, L_000002a54a1acf40;  1 drivers
v000002a54a23e950_0 .net "funct3", 2 0, L_000002a54a2a0490;  1 drivers
v000002a54a23d870_0 .net "funct7_5", 0 0, L_000002a54a29dbf0;  1 drivers
v000002a54a23d910_0 .net "opcode", 6 0, L_000002a54a2a0210;  1 drivers
v000002a54a23e8b0_0 .net "zero", 0 0, v000002a54a2414e0_0;  alias, 1 drivers
L_000002a54a29fd10 .part L_000002a54a2a0210, 5, 1;
S_000002a54a23a390 .scope module, "ad" "alu_decoder" 20 22, 21 1 0, S_000002a54a233540;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "op5";
    .port_info 3 /INPUT 1 "funct7_5";
    .port_info 4 /OUTPUT 3 "ALUControl";
v000002a54a2374b0_0 .var "ALUControl", 2 0;
v000002a54a237eb0_0 .net "ALUOp", 1 0, v000002a54a236f10_0;  alias, 1 drivers
v000002a54a2363d0_0 .net "funct3", 2 0, L_000002a54a2a0490;  alias, 1 drivers
v000002a54a236470_0 .net "funct7_5", 0 0, L_000002a54a29dbf0;  alias, 1 drivers
v000002a54a236790_0 .net "op5", 0 0, L_000002a54a29fd10;  1 drivers
v000002a54a236a10_0 .var "op5func7_5_concat", 0 0;
E_000002a54a1b2870 .event anyedge, v000002a54a237eb0_0, v000002a54a2363d0_0, v000002a54a236a10_0;
S_000002a54a23a070 .scope module, "md" "main_decoder" 20 19, 22 1 0, S_000002a54a233540;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 2 "ImmSrc";
    .port_info 3 /OUTPUT 1 "ALUSrcB";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 2 "ResultSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 2 "ALUOp";
    .port_info 8 /OUTPUT 1 "Jump";
v000002a54a236f10_0 .var "ALUOp", 1 0;
v000002a54a23d230_0 .var "ALUSrcB", 0 0;
v000002a54a23d190_0 .var "Branch", 0 0;
v000002a54a23e4f0_0 .var "ImmSrc", 1 0;
v000002a54a23d4b0_0 .var "Jump", 0 0;
v000002a54a23d7d0_0 .var "MemWrite", 0 0;
v000002a54a23d5f0_0 .var "RegWrite", 0 0;
v000002a54a23e6d0_0 .var "ResultSrc", 1 0;
v000002a54a23ef90_0 .net "opcode", 6 0, L_000002a54a2a0210;  alias, 1 drivers
E_000002a54a1b1bf0 .event anyedge, v000002a54a23ef90_0;
S_000002a54a239d50 .scope module, "dp" "datapath" 19 18, 6 1 0, S_000002a54a233860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 2 "ImmSrc";
    .port_info 5 /INPUT 1 "ALUSrcB";
    .port_info 6 /INPUT 2 "ResultSrc";
    .port_info 7 /INPUT 1 "PCSrc";
    .port_info 8 /INPUT 32 "ReadData";
    .port_info 9 /INPUT 3 "ALUControl";
    .port_info 10 /OUTPUT 32 "PC";
    .port_info 11 /OUTPUT 1 "Zero";
    .port_info 12 /OUTPUT 32 "ALUResult";
    .port_info 13 /OUTPUT 32 "WriteData";
v000002a54a2437e0_0 .net "ALUControl", 2 0, v000002a54a2374b0_0;  alias, 1 drivers
v000002a54a241260_0 .net "ALUResult", 31 0, v000002a54a240b40_0;  alias, 1 drivers
v000002a54a241800_0 .net "ALUSrcB", 0 0, v000002a54a23d230_0;  alias, 1 drivers
v000002a54a242de0_0 .net "ImmSrc", 1 0, v000002a54a23e4f0_0;  alias, 1 drivers
v000002a54a242c00_0 .net "PC", 31 0, v000002a54a240e60_0;  alias, 1 drivers
v000002a54a242020_0 .var "PCNext", 31 0;
v000002a54a2423e0_0 .net "PCPlus4", 31 0, L_000002a54a29f4f0;  1 drivers
v000002a54a242a20_0 .net "PCSrc", 0 0, L_000002a54a1ad560;  alias, 1 drivers
v000002a54a241580_0 .net "PCTarget", 31 0, L_000002a54a29dab0;  1 drivers
v000002a54a243380_0 .net "ReadData", 31 0, L_000002a54a2a5240;  alias, 1 drivers
v000002a54a2427a0_0 .net "RegWrite", 0 0, v000002a54a23d5f0_0;  alias, 1 drivers
v000002a54a2420c0_0 .net "Result", 31 0, L_000002a54a29e370;  1 drivers
v000002a54a241440_0 .net "ResultSrc", 1 0, v000002a54a23e6d0_0;  alias, 1 drivers
v000002a54a242160_0 .net "SrcA", 31 0, L_000002a54a29d290;  1 drivers
v000002a54a243600_0 .net "SrcB", 31 0, L_000002a54a29f3b0;  1 drivers
v000002a54a2422a0_0 .net "WriteData", 31 0, L_000002a54a29e190;  alias, 1 drivers
v000002a54a2414e0_0 .var "Zero", 0 0;
v000002a54a241620_0 .net "clk", 0 0, v000002a54a243ba0_0;  alias, 1 drivers
v000002a54a2418a0_0 .net "immext", 31 0, L_000002a54a29d970;  1 drivers
v000002a54a2428e0_0 .net "instr", 31 0, L_000002a54a1acfb0;  alias, 1 drivers
v000002a54a241940_0 .net "rst_n", 0 0, v000002a54a244f00_0;  alias, 1 drivers
L_000002a54a29da10 .part L_000002a54a1acfb0, 7, 25;
L_000002a54a29d510 .part L_000002a54a1acfb0, 15, 5;
L_000002a54a29f310 .part L_000002a54a1acfb0, 20, 5;
L_000002a54a29db50 .part L_000002a54a1acfb0, 7, 5;
S_000002a54a2393f0 .scope module, "ImmExt" "imm_extend" 6 23, 7 1 0, S_000002a54a239d50;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "in";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ImmExt";
v000002a54a23da50_0 .net "ImmExt", 31 0, L_000002a54a29d970;  alias, 1 drivers
v000002a54a23d690_0 .net "ImmSrc", 1 0, v000002a54a23e4f0_0;  alias, 1 drivers
v000002a54a23ee50_0 .net *"_ivl_11", 0 0, L_000002a54a29eaf0;  1 drivers
v000002a54a23e9f0_0 .net *"_ivl_13", 5 0, L_000002a54a29f1d0;  1 drivers
v000002a54a23eb30_0 .net *"_ivl_15", 3 0, L_000002a54a29d790;  1 drivers
L_000002a54a2457e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002a54a23d550_0 .net/2u *"_ivl_16", 0 0, L_000002a54a2457e0;  1 drivers
v000002a54a23ec70_0 .net *"_ivl_21", 0 0, L_000002a54a29ddd0;  1 drivers
v000002a54a23d730_0 .net *"_ivl_23", 7 0, L_000002a54a29de70;  1 drivers
v000002a54a23df50_0 .net *"_ivl_25", 0 0, L_000002a54a29f770;  1 drivers
v000002a54a23e310_0 .net *"_ivl_27", 9 0, L_000002a54a29e9b0;  1 drivers
L_000002a54a245828 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002a54a23d9b0_0 .net/2u *"_ivl_28", 0 0, L_000002a54a245828;  1 drivers
v000002a54a23daf0_0 .net *"_ivl_3", 6 0, L_000002a54a29eeb0;  1 drivers
L_000002a54a245870 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a54a23db90_0 .net/2u *"_ivl_32", 1 0, L_000002a54a245870;  1 drivers
v000002a54a23ebd0_0 .net *"_ivl_34", 0 0, L_000002a54a29f8b0;  1 drivers
v000002a54a23dcd0_0 .net *"_ivl_37", 0 0, L_000002a54a29e550;  1 drivers
v000002a54a23ed10_0 .net *"_ivl_38", 19 0, L_000002a54a29ee10;  1 drivers
v000002a54a23dc30_0 .net *"_ivl_40", 31 0, L_000002a54a29f6d0;  1 drivers
L_000002a54a2458b8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002a54a23e090_0 .net/2u *"_ivl_42", 1 0, L_000002a54a2458b8;  1 drivers
v000002a54a23dff0_0 .net *"_ivl_44", 0 0, L_000002a54a29e730;  1 drivers
v000002a54a23dd70_0 .net *"_ivl_47", 0 0, L_000002a54a29d330;  1 drivers
v000002a54a23de10_0 .net *"_ivl_48", 19 0, L_000002a54a29e4b0;  1 drivers
v000002a54a23e130_0 .net *"_ivl_5", 4 0, L_000002a54a29f630;  1 drivers
v000002a54a23e1d0_0 .net *"_ivl_50", 31 0, L_000002a54a29dd30;  1 drivers
L_000002a54a245900 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002a54a23e3b0_0 .net/2u *"_ivl_52", 1 0, L_000002a54a245900;  1 drivers
v000002a54a23e450_0 .net *"_ivl_54", 0 0, L_000002a54a29df10;  1 drivers
v000002a54a23e630_0 .net *"_ivl_57", 0 0, L_000002a54a29f590;  1 drivers
v000002a54a23edb0_0 .net *"_ivl_58", 18 0, L_000002a54a29d830;  1 drivers
v000002a54a2405a0_0 .net *"_ivl_60", 31 0, L_000002a54a29dfb0;  1 drivers
v000002a54a23f880_0 .net *"_ivl_63", 0 0, L_000002a54a29f810;  1 drivers
v000002a54a23f1a0_0 .net *"_ivl_64", 10 0, L_000002a54a29d6f0;  1 drivers
v000002a54a240780_0 .net *"_ivl_66", 31 0, L_000002a54a29f090;  1 drivers
v000002a54a23f740_0 .net *"_ivl_68", 31 0, L_000002a54a29d470;  1 drivers
v000002a54a23f9c0_0 .net *"_ivl_70", 31 0, L_000002a54a29d8d0;  1 drivers
v000002a54a23ff60_0 .net *"_ivl_9", 0 0, L_000002a54a29d5b0;  1 drivers
v000002a54a240820_0 .net "immB", 12 0, L_000002a54a29eff0;  1 drivers
v000002a54a23f7e0_0 .net "immI", 11 0, L_000002a54a29e050;  1 drivers
v000002a54a23f920_0 .net "immJ", 20 0, L_000002a54a29d650;  1 drivers
v000002a54a23f240_0 .net "immS", 11 0, L_000002a54a29e0f0;  1 drivers
v000002a54a240960_0 .net "in", 31 7, L_000002a54a29da10;  1 drivers
L_000002a54a29e050 .part L_000002a54a29da10, 13, 12;
L_000002a54a29eeb0 .part L_000002a54a29da10, 18, 7;
L_000002a54a29f630 .part L_000002a54a29da10, 0, 5;
L_000002a54a29e0f0 .concat [ 5 7 0 0], L_000002a54a29f630, L_000002a54a29eeb0;
L_000002a54a29d5b0 .part L_000002a54a29da10, 24, 1;
L_000002a54a29eaf0 .part L_000002a54a29da10, 0, 1;
L_000002a54a29f1d0 .part L_000002a54a29da10, 18, 6;
L_000002a54a29d790 .part L_000002a54a29da10, 1, 4;
LS_000002a54a29eff0_0_0 .concat [ 1 4 6 1], L_000002a54a2457e0, L_000002a54a29d790, L_000002a54a29f1d0, L_000002a54a29eaf0;
LS_000002a54a29eff0_0_4 .concat [ 1 0 0 0], L_000002a54a29d5b0;
L_000002a54a29eff0 .concat [ 12 1 0 0], LS_000002a54a29eff0_0_0, LS_000002a54a29eff0_0_4;
L_000002a54a29ddd0 .part L_000002a54a29da10, 24, 1;
L_000002a54a29de70 .part L_000002a54a29da10, 5, 8;
L_000002a54a29f770 .part L_000002a54a29da10, 13, 1;
L_000002a54a29e9b0 .part L_000002a54a29da10, 14, 10;
LS_000002a54a29d650_0_0 .concat [ 1 10 1 8], L_000002a54a245828, L_000002a54a29e9b0, L_000002a54a29f770, L_000002a54a29de70;
LS_000002a54a29d650_0_4 .concat [ 1 0 0 0], L_000002a54a29ddd0;
L_000002a54a29d650 .concat [ 20 1 0 0], LS_000002a54a29d650_0_0, LS_000002a54a29d650_0_4;
L_000002a54a29f8b0 .cmp/eq 2, v000002a54a23e4f0_0, L_000002a54a245870;
L_000002a54a29e550 .part L_000002a54a29e050, 11, 1;
LS_000002a54a29ee10_0_0 .concat [ 1 1 1 1], L_000002a54a29e550, L_000002a54a29e550, L_000002a54a29e550, L_000002a54a29e550;
LS_000002a54a29ee10_0_4 .concat [ 1 1 1 1], L_000002a54a29e550, L_000002a54a29e550, L_000002a54a29e550, L_000002a54a29e550;
LS_000002a54a29ee10_0_8 .concat [ 1 1 1 1], L_000002a54a29e550, L_000002a54a29e550, L_000002a54a29e550, L_000002a54a29e550;
LS_000002a54a29ee10_0_12 .concat [ 1 1 1 1], L_000002a54a29e550, L_000002a54a29e550, L_000002a54a29e550, L_000002a54a29e550;
LS_000002a54a29ee10_0_16 .concat [ 1 1 1 1], L_000002a54a29e550, L_000002a54a29e550, L_000002a54a29e550, L_000002a54a29e550;
LS_000002a54a29ee10_1_0 .concat [ 4 4 4 4], LS_000002a54a29ee10_0_0, LS_000002a54a29ee10_0_4, LS_000002a54a29ee10_0_8, LS_000002a54a29ee10_0_12;
LS_000002a54a29ee10_1_4 .concat [ 4 0 0 0], LS_000002a54a29ee10_0_16;
L_000002a54a29ee10 .concat [ 16 4 0 0], LS_000002a54a29ee10_1_0, LS_000002a54a29ee10_1_4;
L_000002a54a29f6d0 .concat [ 12 20 0 0], L_000002a54a29e050, L_000002a54a29ee10;
L_000002a54a29e730 .cmp/eq 2, v000002a54a23e4f0_0, L_000002a54a2458b8;
L_000002a54a29d330 .part L_000002a54a29e0f0, 11, 1;
LS_000002a54a29e4b0_0_0 .concat [ 1 1 1 1], L_000002a54a29d330, L_000002a54a29d330, L_000002a54a29d330, L_000002a54a29d330;
LS_000002a54a29e4b0_0_4 .concat [ 1 1 1 1], L_000002a54a29d330, L_000002a54a29d330, L_000002a54a29d330, L_000002a54a29d330;
LS_000002a54a29e4b0_0_8 .concat [ 1 1 1 1], L_000002a54a29d330, L_000002a54a29d330, L_000002a54a29d330, L_000002a54a29d330;
LS_000002a54a29e4b0_0_12 .concat [ 1 1 1 1], L_000002a54a29d330, L_000002a54a29d330, L_000002a54a29d330, L_000002a54a29d330;
LS_000002a54a29e4b0_0_16 .concat [ 1 1 1 1], L_000002a54a29d330, L_000002a54a29d330, L_000002a54a29d330, L_000002a54a29d330;
LS_000002a54a29e4b0_1_0 .concat [ 4 4 4 4], LS_000002a54a29e4b0_0_0, LS_000002a54a29e4b0_0_4, LS_000002a54a29e4b0_0_8, LS_000002a54a29e4b0_0_12;
LS_000002a54a29e4b0_1_4 .concat [ 4 0 0 0], LS_000002a54a29e4b0_0_16;
L_000002a54a29e4b0 .concat [ 16 4 0 0], LS_000002a54a29e4b0_1_0, LS_000002a54a29e4b0_1_4;
L_000002a54a29dd30 .concat [ 12 20 0 0], L_000002a54a29e0f0, L_000002a54a29e4b0;
L_000002a54a29df10 .cmp/eq 2, v000002a54a23e4f0_0, L_000002a54a245900;
L_000002a54a29f590 .part L_000002a54a29eff0, 12, 1;
LS_000002a54a29d830_0_0 .concat [ 1 1 1 1], L_000002a54a29f590, L_000002a54a29f590, L_000002a54a29f590, L_000002a54a29f590;
LS_000002a54a29d830_0_4 .concat [ 1 1 1 1], L_000002a54a29f590, L_000002a54a29f590, L_000002a54a29f590, L_000002a54a29f590;
LS_000002a54a29d830_0_8 .concat [ 1 1 1 1], L_000002a54a29f590, L_000002a54a29f590, L_000002a54a29f590, L_000002a54a29f590;
LS_000002a54a29d830_0_12 .concat [ 1 1 1 1], L_000002a54a29f590, L_000002a54a29f590, L_000002a54a29f590, L_000002a54a29f590;
LS_000002a54a29d830_0_16 .concat [ 1 1 1 0], L_000002a54a29f590, L_000002a54a29f590, L_000002a54a29f590;
LS_000002a54a29d830_1_0 .concat [ 4 4 4 4], LS_000002a54a29d830_0_0, LS_000002a54a29d830_0_4, LS_000002a54a29d830_0_8, LS_000002a54a29d830_0_12;
LS_000002a54a29d830_1_4 .concat [ 3 0 0 0], LS_000002a54a29d830_0_16;
L_000002a54a29d830 .concat [ 16 3 0 0], LS_000002a54a29d830_1_0, LS_000002a54a29d830_1_4;
L_000002a54a29dfb0 .concat [ 13 19 0 0], L_000002a54a29eff0, L_000002a54a29d830;
L_000002a54a29f810 .part L_000002a54a29d650, 20, 1;
LS_000002a54a29d6f0_0_0 .concat [ 1 1 1 1], L_000002a54a29f810, L_000002a54a29f810, L_000002a54a29f810, L_000002a54a29f810;
LS_000002a54a29d6f0_0_4 .concat [ 1 1 1 1], L_000002a54a29f810, L_000002a54a29f810, L_000002a54a29f810, L_000002a54a29f810;
LS_000002a54a29d6f0_0_8 .concat [ 1 1 1 0], L_000002a54a29f810, L_000002a54a29f810, L_000002a54a29f810;
L_000002a54a29d6f0 .concat [ 4 4 3 0], LS_000002a54a29d6f0_0_0, LS_000002a54a29d6f0_0_4, LS_000002a54a29d6f0_0_8;
L_000002a54a29f090 .concat [ 21 11 0 0], L_000002a54a29d650, L_000002a54a29d6f0;
L_000002a54a29d470 .functor MUXZ 32, L_000002a54a29f090, L_000002a54a29dfb0, L_000002a54a29df10, C4<>;
L_000002a54a29d8d0 .functor MUXZ 32, L_000002a54a29d470, L_000002a54a29dd30, L_000002a54a29e730, C4<>;
L_000002a54a29d970 .functor MUXZ 32, L_000002a54a29d8d0, L_000002a54a29f6d0, L_000002a54a29f8b0, C4<>;
S_000002a54a239710 .scope module, "PC4" "adder" 6 20, 8 1 0, S_000002a54a239d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v000002a54a23f4c0_0 .net "a", 31 0, v000002a54a240e60_0;  alias, 1 drivers
L_000002a54a245798 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002a54a2408c0_0 .net "b", 31 0, L_000002a54a245798;  1 drivers
v000002a54a23f560_0 .net "y", 31 0, L_000002a54a29f4f0;  alias, 1 drivers
L_000002a54a29f4f0 .arith/sum 32, v000002a54a240e60_0, L_000002a54a245798;
S_000002a54a23a520 .scope module, "PCReg" "ff_r" 6 27, 9 1 0, S_000002a54a239d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000002a54a1b2470 .param/l "WIDTH" 0 9 1, +C4<00000000000000000000000000100000>;
v000002a54a2403c0_0 .net "clk", 0 0, v000002a54a243ba0_0;  alias, 1 drivers
v000002a54a240dc0_0 .net "d", 31 0, v000002a54a242020_0;  1 drivers
v000002a54a23f2e0_0 .net "q", 31 0, v000002a54a240e60_0;  alias, 1 drivers
v000002a54a240e60_0 .var "q_reg", 31 0;
v000002a54a240a00_0 .net "rst_n", 0 0, v000002a54a244f00_0;  alias, 1 drivers
E_000002a54a1b25f0/0 .event negedge, v000002a54a240a00_0;
E_000002a54a1b25f0/1 .event posedge, v000002a54a237af0_0;
E_000002a54a1b25f0 .event/or E_000002a54a1b25f0/0, E_000002a54a1b25f0/1;
S_000002a54a23a200 .scope module, "PCTar" "adder" 6 21, 8 1 0, S_000002a54a239d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v000002a54a23fa60_0 .net "a", 31 0, v000002a54a240e60_0;  alias, 1 drivers
v000002a54a23f420_0 .net "b", 31 0, L_000002a54a29d970;  alias, 1 drivers
v000002a54a240aa0_0 .net "y", 31 0, L_000002a54a29dab0;  alias, 1 drivers
L_000002a54a29dab0 .arith/sum 32, v000002a54a240e60_0, L_000002a54a29d970;
S_000002a54a23ae80 .scope module, "alu" "alu" 6 32, 4 1 0, S_000002a54a239d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "y";
    .port_info 4 /OUTPUT 1 "Zero";
v000002a54a240320_0 .net "ALUControl", 2 0, v000002a54a2374b0_0;  alias, 1 drivers
v000002a54a2400a0_0 .net "Zero", 0 0, L_000002a54a29e870;  1 drivers
L_000002a54a245b88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a54a23fb00_0 .net/2u *"_ivl_0", 31 0, L_000002a54a245b88;  1 drivers
v000002a54a2406e0_0 .net "a", 31 0, L_000002a54a29d290;  alias, 1 drivers
v000002a54a23fba0_0 .net "b", 31 0, L_000002a54a29f3b0;  alias, 1 drivers
v000002a54a240b40_0 .var "y", 31 0;
E_000002a54a1b2730 .event anyedge, v000002a54a2374b0_0, v000002a54a2406e0_0, v000002a54a23fba0_0;
L_000002a54a29e870 .cmp/eq 32, v000002a54a240b40_0, L_000002a54a245b88;
S_000002a54a239ee0 .scope module, "mux_PCNext" "mux2_1" 6 30, 10 1 0, S_000002a54a239d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
v000002a54a23f600_0 .net "a", 31 0, L_000002a54a29f4f0;  alias, 1 drivers
v000002a54a240be0_0 .net "b", 31 0, L_000002a54a29dab0;  alias, 1 drivers
v000002a54a23fce0_0 .net "s", 0 0, L_000002a54a1ad560;  alias, 1 drivers
v000002a54a23f380_0 .net "y", 31 0, L_000002a54a29e5f0;  1 drivers
L_000002a54a29e5f0 .functor MUXZ 32, L_000002a54a29f4f0, L_000002a54a29dab0, L_000002a54a1ad560, C4<>;
S_000002a54a239bc0 .scope module, "mux_Result" "mux3_1" 6 29, 11 1 0, S_000002a54a239d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
v000002a54a240460_0 .net *"_ivl_1", 0 0, L_000002a54a29e230;  1 drivers
v000002a54a240280_0 .net *"_ivl_3", 0 0, L_000002a54a29f450;  1 drivers
v000002a54a23f6a0_0 .net *"_ivl_4", 31 0, L_000002a54a29e2d0;  1 drivers
v000002a54a23fc40_0 .net "a", 31 0, v000002a54a240b40_0;  alias, 1 drivers
v000002a54a23f100_0 .net "b", 31 0, L_000002a54a2a5240;  alias, 1 drivers
v000002a54a23fd80_0 .net "c", 31 0, L_000002a54a29f4f0;  alias, 1 drivers
v000002a54a23fe20_0 .net "s", 1 0, v000002a54a23e6d0_0;  alias, 1 drivers
v000002a54a240c80_0 .net "y", 31 0, L_000002a54a29e370;  alias, 1 drivers
L_000002a54a29e230 .part v000002a54a23e6d0_0, 1, 1;
L_000002a54a29f450 .part v000002a54a23e6d0_0, 0, 1;
L_000002a54a29e2d0 .functor MUXZ 32, v000002a54a240b40_0, L_000002a54a2a5240, L_000002a54a29f450, C4<>;
L_000002a54a29e370 .functor MUXZ 32, L_000002a54a29e2d0, L_000002a54a29f4f0, L_000002a54a29e230, C4<>;
S_000002a54a239260 .scope module, "mux_SrcB" "mux2_1" 6 28, 10 1 0, S_000002a54a239d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
v000002a54a23fec0_0 .net "a", 31 0, L_000002a54a29e190;  alias, 1 drivers
v000002a54a240d20_0 .net "b", 31 0, L_000002a54a29d970;  alias, 1 drivers
v000002a54a240000_0 .net "s", 0 0, v000002a54a23d230_0;  alias, 1 drivers
v000002a54a240140_0 .net "y", 31 0, L_000002a54a29f3b0;  alias, 1 drivers
L_000002a54a29f3b0 .functor MUXZ 32, L_000002a54a29e190, L_000002a54a29d970, v000002a54a23d230_0, C4<>;
S_000002a54a23a6b0 .scope module, "rf" "regfile" 6 25, 12 1 0, S_000002a54a239d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWrite";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v000002a54a2401e0_0 .net "RegWrite", 0 0, v000002a54a23d5f0_0;  alias, 1 drivers
v000002a54a240500_0 .net *"_ivl_0", 31 0, L_000002a54a29e7d0;  1 drivers
v000002a54a240f00_0 .net *"_ivl_10", 6 0, L_000002a54a29d1f0;  1 drivers
L_000002a54a2459d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a54a240fa0_0 .net *"_ivl_13", 1 0, L_000002a54a2459d8;  1 drivers
L_000002a54a245a20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a54a240640_0 .net/2u *"_ivl_14", 31 0, L_000002a54a245a20;  1 drivers
v000002a54a243240_0 .net *"_ivl_18", 31 0, L_000002a54a29f270;  1 drivers
L_000002a54a245a68 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a54a2432e0_0 .net *"_ivl_21", 26 0, L_000002a54a245a68;  1 drivers
L_000002a54a245ab0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a54a241300_0 .net/2u *"_ivl_22", 31 0, L_000002a54a245ab0;  1 drivers
v000002a54a241da0_0 .net *"_ivl_24", 0 0, L_000002a54a29ef50;  1 drivers
v000002a54a2434c0_0 .net *"_ivl_26", 31 0, L_000002a54a29d3d0;  1 drivers
v000002a54a241760_0 .net *"_ivl_28", 6 0, L_000002a54a29dc90;  1 drivers
L_000002a54a245948 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a54a243100_0 .net *"_ivl_3", 26 0, L_000002a54a245948;  1 drivers
L_000002a54a245af8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a54a2413a0_0 .net *"_ivl_31", 1 0, L_000002a54a245af8;  1 drivers
L_000002a54a245b40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a54a2416c0_0 .net/2u *"_ivl_32", 31 0, L_000002a54a245b40;  1 drivers
L_000002a54a245990 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a54a2411c0_0 .net/2u *"_ivl_4", 31 0, L_000002a54a245990;  1 drivers
v000002a54a242520_0 .net *"_ivl_6", 0 0, L_000002a54a29d150;  1 drivers
v000002a54a241f80_0 .net *"_ivl_8", 31 0, L_000002a54a29e910;  1 drivers
v000002a54a241a80_0 .net "a1", 4 0, L_000002a54a29d510;  1 drivers
v000002a54a242840_0 .net "a2", 4 0, L_000002a54a29f310;  1 drivers
v000002a54a242700_0 .net "a3", 4 0, L_000002a54a29db50;  1 drivers
v000002a54a242d40_0 .net "clk", 0 0, v000002a54a243ba0_0;  alias, 1 drivers
v000002a54a241d00_0 .net "rd1", 31 0, L_000002a54a29d290;  alias, 1 drivers
v000002a54a241e40_0 .net "rd2", 31 0, L_000002a54a29e190;  alias, 1 drivers
v000002a54a242200 .array "rf", 0 31, 31 0;
v000002a54a241ee0_0 .net "wd3", 31 0, L_000002a54a29e370;  alias, 1 drivers
L_000002a54a29e7d0 .concat [ 5 27 0 0], L_000002a54a29d510, L_000002a54a245948;
L_000002a54a29d150 .cmp/ne 32, L_000002a54a29e7d0, L_000002a54a245990;
L_000002a54a29e910 .array/port v000002a54a242200, L_000002a54a29d1f0;
L_000002a54a29d1f0 .concat [ 5 2 0 0], L_000002a54a29d510, L_000002a54a2459d8;
L_000002a54a29d290 .functor MUXZ 32, L_000002a54a245a20, L_000002a54a29e910, L_000002a54a29d150, C4<>;
L_000002a54a29f270 .concat [ 5 27 0 0], L_000002a54a29f310, L_000002a54a245a68;
L_000002a54a29ef50 .cmp/ne 32, L_000002a54a29f270, L_000002a54a245ab0;
L_000002a54a29d3d0 .array/port v000002a54a242200, L_000002a54a29dc90;
L_000002a54a29dc90 .concat [ 5 2 0 0], L_000002a54a29f310, L_000002a54a245af8;
L_000002a54a29e190 .functor MUXZ 32, L_000002a54a245b40, L_000002a54a29d3d0, L_000002a54a29ef50, C4<>;
    .scope S_000002a54a15a210;
T_2 ;
Ewait_0 .event/or E_000002a54a1b1370, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000002a54a1bf120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000002a54a1a3d70_0, 0, 32;
    %jmp T_2.6;
T_2.0 ;
    %load/vec4 v000002a54a1a46d0_0;
    %load/vec4 v000002a54a1a50d0_0;
    %add;
    %store/vec4 v000002a54a1a3d70_0, 0, 32;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v000002a54a1a46d0_0;
    %load/vec4 v000002a54a1a50d0_0;
    %sub;
    %store/vec4 v000002a54a1a3d70_0, 0, 32;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v000002a54a1a46d0_0;
    %load/vec4 v000002a54a1a50d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %store/vec4 v000002a54a1a3d70_0, 0, 32;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v000002a54a1a46d0_0;
    %load/vec4 v000002a54a1a50d0_0;
    %or;
    %store/vec4 v000002a54a1a3d70_0, 0, 32;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v000002a54a1a46d0_0;
    %load/vec4 v000002a54a1a50d0_0;
    %and;
    %store/vec4 v000002a54a1a3d70_0, 0, 32;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002a54a1d43f0;
T_3 ;
    %alloc S_000002a54a15a8d0;
    %pushi/vec4 4294967291, 0, 32;
    %store/vec4 v000002a54a1bed60_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002a54a1bef40_0, 0, 32;
    %fork TD_alu_tb.check_alu_seq, S_000002a54a15a8d0;
    %join;
    %free S_000002a54a15a8d0;
    %vpi_call/w 3 47 "$display", "All ALU sequences done." {0 0 0};
    %vpi_call/w 3 48 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000002a54a1d43f0;
T_4 ;
    %vpi_call/w 3 52 "$dumpfile", "alu_tb.vcd" {0 0 0};
    %vpi_call/w 3 53 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002a54a1d43f0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_000002a54a2333b0;
T_5 ;
    %wait E_000002a54a1b0f30;
    %load/vec4 v000002a54a232020_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000002a54a232b60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002a54a231080_0;
    %load/vec4 v000002a54a232b60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a54a232160, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002a54a14ae10;
T_6 ;
    %wait E_000002a54a1b16b0;
    %load/vec4 v000002a54a230dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a54a230c90_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002a54a2305b0_0;
    %assign/vec4 v000002a54a230c90_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002a54a1461d0;
T_7 ;
Ewait_1 .event/or E_000002a54a1b1730, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000002a54a231440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000002a54a231620_0, 0, 32;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v000002a54a2313a0_0;
    %load/vec4 v000002a54a231300_0;
    %add;
    %store/vec4 v000002a54a231620_0, 0, 32;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v000002a54a2313a0_0;
    %load/vec4 v000002a54a231300_0;
    %sub;
    %store/vec4 v000002a54a231620_0, 0, 32;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v000002a54a2313a0_0;
    %load/vec4 v000002a54a231300_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.8, 8;
T_7.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.8, 8;
 ; End of false expr.
    %blend;
T_7.8;
    %store/vec4 v000002a54a231620_0, 0, 32;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v000002a54a2313a0_0;
    %load/vec4 v000002a54a231300_0;
    %or;
    %store/vec4 v000002a54a231620_0, 0, 32;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v000002a54a2313a0_0;
    %load/vec4 v000002a54a231300_0;
    %and;
    %store/vec4 v000002a54a231620_0, 0, 32;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002a54a1d4580;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a54a234d20_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_000002a54a1d4580;
T_9 ;
    %delay 5, 0;
    %load/vec4 v000002a54a234d20_0;
    %inv;
    %store/vec4 v000002a54a234d20_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_000002a54a1d4580;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a54a234e60_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a54a234e60_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a54a234e60_0, 0, 1;
    %wait E_000002a54a1b0f30;
    %alloc S_000002a54a233ea0;
    %pushi/vec4 5, 0, 32;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002a54a234be0_0, 0, 32;
    %store/vec4 v000002a54a2352c0_0, 0, 32;
    %store/vec4 v000002a54a235220_0, 0, 32;
    %callf/vec4 TD_datapath_tb.enc_addi, S_000002a54a233ea0;
    %free S_000002a54a233ea0;
    %store/vec4 v000002a54a234460_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 5 54 "$display", "r5 = %0d", &A<v000002a54a232160, 0> {0 0 0};
    %wait E_000002a54a1b0f30;
    %alloc S_000002a54a233ea0;
    %pushi/vec4 5, 0, 32;
    %pushi/vec4 5, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002a54a234be0_0, 0, 32;
    %store/vec4 v000002a54a2352c0_0, 0, 32;
    %store/vec4 v000002a54a235220_0, 0, 32;
    %callf/vec4 TD_datapath_tb.enc_addi, S_000002a54a233ea0;
    %free S_000002a54a233ea0;
    %store/vec4 v000002a54a234460_0, 0, 32;
    %wait E_000002a54a1b0f30;
    %wait E_000002a54a1b0f30;
    %vpi_call/w 5 59 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_000002a54a1d4580;
T_11 ;
    %vpi_call/w 5 65 "$dumpfile", "datapath_tb.vcd" {0 0 0};
    %vpi_call/w 5 66 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002a54a1d4580 {0 0 0};
    %end;
    .thread T_11;
    .scope S_000002a54a15e400;
T_12 ;
    %wait E_000002a54a1b0ff0;
    %load/vec4 v000002a54a2345a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a54a235a40_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000002a54a235680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000002a54a234500_0;
    %assign/vec4 v000002a54a235a40_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002a54a233d10;
T_13 ;
    %wait E_000002a54a1b1030;
    %load/vec4 v000002a54a235ae0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.2, 9;
    %load/vec4 v000002a54a2370f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000002a54a2368d0_0;
    %load/vec4 v000002a54a2370f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a54a237190, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000002a54a15e590;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a54a236290_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_000002a54a15e590;
T_15 ;
    %delay 5, 0;
    %load/vec4 v000002a54a236290_0;
    %inv;
    %store/vec4 v000002a54a236290_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_000002a54a15e590;
T_16 ;
    %wait E_000002a54a1b1030;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000002a54a237370_0, 0, 5;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002a54a236970_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a54a2377d0_0, 0, 1;
    %wait E_000002a54a1b1030;
    %load/vec4 v000002a54a237370_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002a54a237190, 4;
    %vpi_call/w 14 20 "$display", "rf[%d] should be %d, and its %d", v000002a54a237370_0, v000002a54a236970_0, S<0,vec4,u32> {1 0 0};
    %delay 5, 0;
    %vpi_call/w 14 22 "$finish" {0 0 0};
    %end;
    .thread T_16;
    .scope S_000002a54a15e590;
T_17 ;
    %vpi_call/w 14 32 "$dumpfile", "regfile_tb.vcd" {0 0 0};
    %vpi_call/w 14 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002a54a15e590 {0 0 0};
    %end;
    .thread T_17;
    .scope S_000002a54a23a070;
T_18 ;
Ewait_2 .event/or E_000002a54a1b1bf0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v000002a54a23ef90_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %pushi/vec4 2047, 2047, 11;
    %split/vec4 1;
    %store/vec4 v000002a54a23d4b0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002a54a236f10_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002a54a23d190_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002a54a23e6d0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002a54a23d7d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002a54a23d230_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002a54a23e4f0_0, 0, 2;
    %store/vec4 v000002a54a23d5f0_0, 0, 1;
    %jmp T_18.7;
T_18.0 ;
    %pushi/vec4 1168, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002a54a23d4b0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002a54a236f10_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002a54a23d190_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002a54a23e6d0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002a54a23d7d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002a54a23d230_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002a54a23e4f0_0, 0, 2;
    %store/vec4 v000002a54a23d5f0_0, 0, 1;
    %jmp T_18.7;
T_18.1 ;
    %pushi/vec4 496, 48, 11;
    %split/vec4 1;
    %store/vec4 v000002a54a23d4b0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002a54a236f10_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002a54a23d190_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002a54a23e6d0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002a54a23d7d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002a54a23d230_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002a54a23e4f0_0, 0, 2;
    %store/vec4 v000002a54a23d5f0_0, 0, 1;
    %jmp T_18.7;
T_18.2 ;
    %pushi/vec4 1796, 768, 11;
    %split/vec4 1;
    %store/vec4 v000002a54a23d4b0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002a54a236f10_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002a54a23d190_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002a54a23e6d0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002a54a23d7d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002a54a23d230_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002a54a23e4f0_0, 0, 2;
    %store/vec4 v000002a54a23d5f0_0, 0, 1;
    %jmp T_18.7;
T_18.3 ;
    %pushi/vec4 570, 48, 11;
    %split/vec4 1;
    %store/vec4 v000002a54a23d4b0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002a54a236f10_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002a54a23d190_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002a54a23e6d0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002a54a23d7d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002a54a23d230_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002a54a23e4f0_0, 0, 2;
    %store/vec4 v000002a54a23d5f0_0, 0, 1;
    %jmp T_18.7;
T_18.4 ;
    %pushi/vec4 1156, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002a54a23d4b0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002a54a236f10_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002a54a23d190_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002a54a23e6d0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002a54a23d7d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002a54a23d230_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002a54a23e4f0_0, 0, 2;
    %store/vec4 v000002a54a23d5f0_0, 0, 1;
    %jmp T_18.7;
T_18.5 ;
    %pushi/vec4 1959, 134, 11;
    %split/vec4 1;
    %store/vec4 v000002a54a23d4b0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002a54a236f10_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002a54a23d190_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002a54a23e6d0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002a54a23d7d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002a54a23d230_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002a54a23e4f0_0, 0, 2;
    %store/vec4 v000002a54a23d5f0_0, 0, 1;
    %jmp T_18.7;
T_18.7 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000002a54a23a390;
T_19 ;
    %load/vec4 v000002a54a236790_0;
    %load/vec4 v000002a54a236470_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1;
    %store/vec4 v000002a54a236a10_0, 0, 1;
    %end;
    .thread T_19, $init;
    .scope S_000002a54a23a390;
T_20 ;
Ewait_3 .event/or E_000002a54a1b2870, E_0x0;
    %wait Ewait_3;
    %load/vec4 v000002a54a237eb0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_20.0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002a54a2374b0_0, 0, 3;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000002a54a237eb0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_20.2, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002a54a2374b0_0, 0, 3;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v000002a54a2363d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %jmp T_20.8;
T_20.4 ;
    %load/vec4 v000002a54a236a10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_20.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002a54a236a10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
T_20.12;
    %jmp/1 T_20.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002a54a236a10_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %flag_or 4, 8;
T_20.11;
    %jmp/0xz  T_20.9, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002a54a2374b0_0, 0, 3;
    %jmp T_20.10;
T_20.9 ;
    %load/vec4 v000002a54a236a10_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_20.13, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002a54a2374b0_0, 0, 3;
T_20.13 ;
T_20.10 ;
    %jmp T_20.8;
T_20.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002a54a2374b0_0, 0, 3;
    %jmp T_20.8;
T_20.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002a54a2374b0_0, 0, 3;
    %jmp T_20.8;
T_20.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002a54a2374b0_0, 0, 3;
    %jmp T_20.8;
T_20.8 ;
    %pop/vec4 1;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000002a54a23a6b0;
T_21 ;
    %wait E_000002a54a1b21f0;
    %load/vec4 v000002a54a2401e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.2, 9;
    %load/vec4 v000002a54a242700_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_21.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v000002a54a241ee0_0;
    %load/vec4 v000002a54a242700_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a54a242200, 0, 4;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002a54a23a520;
T_22 ;
    %wait E_000002a54a1b25f0;
    %load/vec4 v000002a54a240a00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a54a240e60_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000002a54a240dc0_0;
    %assign/vec4 v000002a54a240e60_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000002a54a23ae80;
T_23 ;
Ewait_4 .event/or E_000002a54a1b2730, E_0x0;
    %wait Ewait_4;
    %load/vec4 v000002a54a240320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000002a54a240b40_0, 0, 32;
    %jmp T_23.6;
T_23.0 ;
    %load/vec4 v000002a54a2406e0_0;
    %load/vec4 v000002a54a23fba0_0;
    %add;
    %store/vec4 v000002a54a240b40_0, 0, 32;
    %jmp T_23.6;
T_23.1 ;
    %load/vec4 v000002a54a2406e0_0;
    %load/vec4 v000002a54a23fba0_0;
    %sub;
    %store/vec4 v000002a54a240b40_0, 0, 32;
    %jmp T_23.6;
T_23.2 ;
    %load/vec4 v000002a54a2406e0_0;
    %load/vec4 v000002a54a23fba0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_23.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_23.8, 8;
T_23.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_23.8, 8;
 ; End of false expr.
    %blend;
T_23.8;
    %store/vec4 v000002a54a240b40_0, 0, 32;
    %jmp T_23.6;
T_23.3 ;
    %load/vec4 v000002a54a2406e0_0;
    %load/vec4 v000002a54a23fba0_0;
    %or;
    %store/vec4 v000002a54a240b40_0, 0, 32;
    %jmp T_23.6;
T_23.4 ;
    %load/vec4 v000002a54a2406e0_0;
    %load/vec4 v000002a54a23fba0_0;
    %and;
    %store/vec4 v000002a54a240b40_0, 0, 32;
    %jmp T_23.6;
T_23.6 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000002a54a2336d0;
T_24 ;
    %vpi_call/w 18 7 "$readmemh", "riscvtest.txt", v000002a54a236830 {0 0 0};
    %end;
    .thread T_24;
    .scope S_000002a54a2339f0;
T_25 ;
    %wait E_000002a54a1b21f0;
    %load/vec4 v000002a54a237550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v000002a54a236650_0;
    %load/vec4 v000002a54a2379b0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a54a237410, 0, 4;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000002a54a15a740;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a54a244f00_0, 0;
    %delay 22, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a54a244f00_0, 0;
    %end;
    .thread T_26;
    .scope S_000002a54a15a740;
T_27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a54a243ba0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a54a243ba0_0, 0;
    %delay 5, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_000002a54a15a740;
T_28 ;
    %delay 10000, 0;
    %vpi_call/w 15 27 "$display", "Simulation finished by timeout" {0 0 0};
    %vpi_call/w 15 28 "$finish" {0 0 0};
    %end;
    .thread T_28;
    .scope S_000002a54a15a740;
T_29 ;
    %wait E_000002a54a1b10f0;
    %load/vec4 v000002a54a243b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v000002a54a2439c0_0;
    %cmpi/e 100, 0, 32;
    %flag_get/vec4 6;
    %jmp/0 T_29.4, 6;
    %load/vec4 v000002a54a244140_0;
    %pushi/vec4 25, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_29.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %vpi_call/w 15 35 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call/w 15 36 "$stop" {0 0 0};
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v000002a54a2439c0_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_29.5, 6;
    %vpi_call/w 15 39 "$display", "Simulation failed" {0 0 0};
    %vpi_call/w 15 40 "$stop" {0 0 0};
T_29.5 ;
T_29.3 ;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_000002a54a15a740;
T_30 ;
    %vpi_call/w 15 47 "$dumpfile", "rv32i_sc_tb.vcd" {0 0 0};
    %vpi_call/w 15 48 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002a54a15a740 {0 0 0};
    %end;
    .thread T_30;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "-";
    "alu_tb.sv";
    "alu.sv";
    "datapath_tb.sv";
    "datapath.sv";
    "imm_extend.sv";
    "adder.sv";
    "ff_r.sv";
    "mux2_1.sv";
    "mux3_1.sv";
    "regfile.sv";
    "ff_enr.sv";
    "regfile_tb.sv";
    "rv32i_sc_tb.sv";
    "top.sv";
    "dmem.sv";
    "imem.sv";
    "rv32i_sc.sv";
    "controller.sv";
    "alu_decoder.sv";
    "main_decoder.sv";
