// Seed: 1789503419
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5, id_6;
  always @(1 or posedge -1) id_5 = id_4;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input uwire id_2,
    input tri0 id_3,
    id_16,
    input wor id_4,
    input wand id_5,
    output wand id_6,
    output wor id_7,
    input supply1 id_8,
    output wor id_9,
    input wor id_10,
    input wire id_11,
    input tri id_12,
    output wor id_13,
    output wor id_14
);
  tri1 id_17, id_18 = 1;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_18,
      id_18
  );
  wire id_19;
  assign id_13 = 1;
endmodule
