$date
	Fri Jun 13 00:42:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_8bit_tb $end
$var wire 8 ! out [7:0] $end
$var wire 1 " carry $end
$var reg 8 # a [7:0] $end
$var reg 8 $ b [7:0] $end
$var reg 3 % sel [2:0] $end
$scope module uut $end
$var wire 8 & a [7:0] $end
$var wire 8 ' b [7:0] $end
$var wire 3 ( sel [2:0] $end
$var reg 1 " carry $end
$var reg 8 ) out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10001 )
b0 (
b101 '
b1100 &
b0 %
b101 $
b1100 #
0"
b10001 !
$end
#10
b111 !
b111 )
b1 %
b1 (
#20
b100 !
b100 )
b10 %
b10 (
#30
b1101 !
b1101 )
b11 %
b11 (
#40
b1001 !
b1001 )
b100 %
b100 (
#50
b11110011 !
b11110011 )
b101 %
b101 (
#60
b11000 !
b11000 )
b110 %
b110 (
#70
b110 !
b110 )
b111 %
b111 (
#80
