# system info qsys_nios2_ddr3 on 2017.02.15.14:10:56
system_info:
name,value
DEVICE,5CSXFC6D6F31C8ES
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1487185690
#
#
# Files generated for qsys_nios2_ddr3 on 2017.02.15.14:10:56
files:
filepath,kind,attributes,module,is_top
simulation/qsys_nios2_ddr3.v,VERILOG,,qsys_nios2_ddr3,true
simulation/submodules/qsys_nios2_ddr3_jtag_uart_0.v,VERILOG,,qsys_nios2_ddr3_jtag_uart_0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0,false
simulation/submodules/qsys_nios2_ddr3_nios2_qsys_0.v,VERILOG,,qsys_nios2_ddr3_nios2_qsys_0,false
simulation/submodules/qsys_nios2_ddr3_onchip_memory2_0.v,VERILOG,,qsys_nios2_ddr3_onchip_memory2_0,false
simulation/submodules/qsys_nios2_ddr3_pll_0.vo,VERILOG,,qsys_nios2_ddr3_pll_0,false
simulation/submodules/qsys_nios2_ddr3_sysid_qsys_0.v,VERILOG,,qsys_nios2_ddr3_sysid_qsys_0,false
simulation/submodules/qsys_nios2_ddr3_mm_interconnect_0.v,VERILOG,,qsys_nios2_ddr3_mm_interconnect_0,false
simulation/submodules/qsys_nios2_ddr3_irq_mapper.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_clock_pair_generator.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_acv_ldc.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_extender.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_core_shadow_registers.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_simple_ddio_out.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_phy_csr.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_iss_probe.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_flop_mem.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0,false
simulation/submodules/altdq_dqs2_acv_cyclonev.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0,false
simulation/submodules/afi_mux_ddr3_ddrx.v,VERILOG,,afi_mux_ddr3_ddrx,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_software/sequencer.c,OTHER,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_software/sequencer.h,OTHER,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_software/sequencer_defines.h,OTHER,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_make_qsys_seq.tcl,OTHER,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_jumplogic.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/sequencer_reg_file.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/altera_avalon_mm_bridge.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_generic.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_lfsr72.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/sequencer_scc_acv_phase_decode.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_data_decoder.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/sequencer_scc_siii_wrapper.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_di_buffer.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_ram.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_di_buffer_wrap.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_005.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_read_datapath.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_core.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/sequencer_phy_mgr.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_ac_ROM_no_ifdef_params.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_inst_ROM_reg.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_008.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/sequencer_scc_acv_wrapper.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_inst_ROM_no_ifdef_params.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_irq_mapper.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_bitcheck.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_pattern_fifo.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_lfsr36.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_write_decoder.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/sequencer_scc_sv_phase_decode.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/sequencer_scc_mgr.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst_test_bench.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/sequencer_scc_sv_wrapper.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_datamux.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_lfsr12.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_005.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_ac_ROM_reg.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_data_broadcast.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/sequencer_scc_siii_phase_decode.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/altera_mem_if_sequencer_rst.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_ddr3.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/sequencer_data_mgr.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/sequencer_scc_reg_file.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_dm_decoder.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/rw_manager_ram_csr.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_AC_ROM.hex,HEX,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_inst_ROM.hex,HEX,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_sequencer_mem.hex,HEX,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0,false
simulation/submodules/altera_mem_if_oct_cyclonev.sv,SYSTEM_VERILOG,,altera_mem_if_oct_cyclonev,false
simulation/submodules/altera_mem_if_dll_cyclonev.sv,SYSTEM_VERILOG,,altera_mem_if_dll_cyclonev,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_mm_interconnect_0.v,VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_mm_interconnect_0,false
simulation/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_default_contents.hex,HEX,,qsys_nios2_ddr3_nios2_qsys_0_cpu,false
simulation/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_rf_ram_a.mif,MIF,,qsys_nios2_ddr3_nios2_qsys_0_cpu,false
simulation/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag_ram.dat,DAT,,qsys_nios2_ddr3_nios2_qsys_0_cpu,false
simulation/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_rf_ram_b.dat,DAT,,qsys_nios2_ddr3_nios2_qsys_0_cpu,false
simulation/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag_ram.hex,HEX,,qsys_nios2_ddr3_nios2_qsys_0_cpu,false
simulation/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_test_bench.v,VERILOG,,qsys_nios2_ddr3_nios2_qsys_0_cpu,false
simulation/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag_ram.hex,HEX,,qsys_nios2_ddr3_nios2_qsys_0_cpu,false
simulation/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_rf_ram_b.hex,HEX,,qsys_nios2_ddr3_nios2_qsys_0_cpu,false
simulation/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_bht_ram.mif,MIF,,qsys_nios2_ddr3_nios2_qsys_0_cpu,false
simulation/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag_ram.dat,DAT,,qsys_nios2_ddr3_nios2_qsys_0_cpu,false
simulation/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_default_contents.mif,MIF,,qsys_nios2_ddr3_nios2_qsys_0_cpu,false
simulation/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag_ram.mif,MIF,,qsys_nios2_ddr3_nios2_qsys_0_cpu,false
simulation/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_bht_ram.dat,DAT,,qsys_nios2_ddr3_nios2_qsys_0_cpu,false
simulation/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.vo,VERILOG,,qsys_nios2_ddr3_nios2_qsys_0_cpu,false
simulation/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_sysclk.v,VERILOG,,qsys_nios2_ddr3_nios2_qsys_0_cpu,false
simulation/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_rf_ram_a.hex,HEX,,qsys_nios2_ddr3_nios2_qsys_0_cpu,false
simulation/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.sdc,SDC,,qsys_nios2_ddr3_nios2_qsys_0_cpu,false
simulation/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_tck.v,VERILOG,,qsys_nios2_ddr3_nios2_qsys_0_cpu,false
simulation/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_rf_ram_b.mif,MIF,,qsys_nios2_ddr3_nios2_qsys_0_cpu,false
simulation/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper.v,VERILOG,,qsys_nios2_ddr3_nios2_qsys_0_cpu,false
simulation/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell.v,VERILOG,,qsys_nios2_ddr3_nios2_qsys_0_cpu,false
simulation/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_waves.do,OTHER,,qsys_nios2_ddr3_nios2_qsys_0_cpu,false
simulation/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_rf_ram_a.dat,DAT,,qsys_nios2_ddr3_nios2_qsys_0_cpu,false
simulation/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_default_contents.dat,DAT,,qsys_nios2_ddr3_nios2_qsys_0_cpu,false
simulation/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_bht_ram.hex,HEX,,qsys_nios2_ddr3_nios2_qsys_0_cpu,false
simulation/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag_ram.mif,MIF,,qsys_nios2_ddr3_nios2_qsys_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/qsys_nios2_ddr3_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mm_interconnect_0_router,false
simulation/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mm_interconnect_0_router_001,false
simulation/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mm_interconnect_0_router_002,false
simulation/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mm_interconnect_0_router_003,false
simulation/submodules/qsys_nios2_ddr3_mm_interconnect_0_router_005.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mm_interconnect_0_router_005,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/qsys_nios2_ddr3_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mm_interconnect_0_cmd_demux,false
simulation/submodules/qsys_nios2_ddr3_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/qsys_nios2_ddr3_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mm_interconnect_0_cmd_mux,false
simulation/submodules/qsys_nios2_ddr3_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/qsys_nios2_ddr3_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mm_interconnect_0_rsp_demux,false
simulation/submodules/qsys_nios2_ddr3_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mm_interconnect_0_rsp_demux_001,false
simulation/submodules/qsys_nios2_ddr3_mm_interconnect_0_rsp_demux_003.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mm_interconnect_0_rsp_demux_003,false
simulation/submodules/qsys_nios2_ddr3_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mm_interconnect_0_rsp_mux,false
simulation/submodules/qsys_nios2_ddr3_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_std_synchronizer_nocut.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc,SDC,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_001.v,VERILOG,,qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_001,false
simulation/submodules/altera_avalon_st_jtag_interface.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_dc_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_sld_node.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_base.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_remover.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_inserter.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_jtag_interface.sdc,SDC,,altera_avalon_st_jtag_interface,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_timing_adt.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_timing_adt,false
simulation/submodules/altera_avalon_st_bytes_to_packets.v,VERILOG,,altera_avalon_st_bytes_to_packets,false
simulation/submodules/altera_avalon_st_packets_to_bytes.v,VERILOG,,altera_avalon_st_packets_to_bytes,false
simulation/submodules/altera_avalon_packets_to_master.v,VERILOG,,altera_avalon_packets_to_master,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_b2p_adapter,false
simulation/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_p2b_adapter.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_p2b_adapter,false
simulation/submodules/alt_mem_ddrx_addr_cmd.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_addr_cmd_wrap.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_ddr2_odt_gen.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_ddr3_odt_gen.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_odt_gen.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_rdwr_data_tmg.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_arbiter.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_burst_gen.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_cmd_gen.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_csr.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_buffer.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_buffer_manager.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_burst_tracking.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_dataid_manager.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_fifo.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_list.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_rdata_path.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_wdata_path.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_define.iv,VERILOG_INCLUDE,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_ecc_decoder.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_ecc_encoder.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_axi_st_converter.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_input_if.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_rank_timer.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_sideband.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_tbp.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_timing_param.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_controller.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_controller_st_top.v,VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv,SYSTEM_VERILOG,,alt_mem_if_nextgen_ddr3_controller_core,false
simulation/submodules/alt_mem_ddrx_mm_st_converter.v,VERILOG,,alt_mem_ddrx_mm_st_converter,false
simulation/submodules/qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv,SYSTEM_VERILOG,,qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
qsys_nios2_ddr3.jtag_uart_0,qsys_nios2_ddr3_jtag_uart_0
qsys_nios2_ddr3.mem_if_ddr3_emif_0,qsys_nios2_ddr3_mem_if_ddr3_emif_0
qsys_nios2_ddr3.mem_if_ddr3_emif_0.pll0,qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0
qsys_nios2_ddr3.mem_if_ddr3_emif_0.p0,qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0
qsys_nios2_ddr3.mem_if_ddr3_emif_0.m0,afi_mux_ddr3_ddrx
qsys_nios2_ddr3.mem_if_ddr3_emif_0.s0,qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0
qsys_nios2_ddr3.mem_if_ddr3_emif_0.dmaster,qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster
qsys_nios2_ddr3.mem_if_ddr3_emif_0.dmaster.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
qsys_nios2_ddr3.mem_if_ddr3_emif_0.dmaster.timing_adt,qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_timing_adt
qsys_nios2_ddr3.mem_if_ddr3_emif_0.dmaster.fifo,altera_avalon_sc_fifo
qsys_nios2_ddr3.mem_if_ddr3_emif_0.dmaster.b2p,altera_avalon_st_bytes_to_packets
qsys_nios2_ddr3.mem_if_ddr3_emif_0.dmaster.p2b,altera_avalon_st_packets_to_bytes
qsys_nios2_ddr3.mem_if_ddr3_emif_0.dmaster.transacto,altera_avalon_packets_to_master
qsys_nios2_ddr3.mem_if_ddr3_emif_0.dmaster.b2p_adapter,qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_b2p_adapter
qsys_nios2_ddr3.mem_if_ddr3_emif_0.dmaster.p2b_adapter,qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster_p2b_adapter
qsys_nios2_ddr3.mem_if_ddr3_emif_0.dmaster.rst_controller,altera_reset_controller
qsys_nios2_ddr3.mem_if_ddr3_emif_0.c0,qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0
qsys_nios2_ddr3.mem_if_ddr3_emif_0.c0.ng0,alt_mem_if_nextgen_ddr3_controller_core
qsys_nios2_ddr3.mem_if_ddr3_emif_0.c0.a0,alt_mem_ddrx_mm_st_converter
qsys_nios2_ddr3.mem_if_ddr3_emif_0.oct0,altera_mem_if_oct_cyclonev
qsys_nios2_ddr3.mem_if_ddr3_emif_0.dll0,altera_mem_if_dll_cyclonev
qsys_nios2_ddr3.mem_if_ddr3_emif_0.mm_interconnect_0,qsys_nios2_ddr3_mem_if_ddr3_emif_0_mm_interconnect_0
qsys_nios2_ddr3.mem_if_ddr3_emif_0.mm_interconnect_0.dmaster_master_translator,altera_merlin_master_translator
qsys_nios2_ddr3.mem_if_ddr3_emif_0.mm_interconnect_0.s0_seq_debug_translator,altera_merlin_slave_translator
qsys_nios2_ddr3.nios2_qsys_0,qsys_nios2_ddr3_nios2_qsys_0
qsys_nios2_ddr3.nios2_qsys_0.cpu,qsys_nios2_ddr3_nios2_qsys_0_cpu
qsys_nios2_ddr3.onchip_memory2_0,qsys_nios2_ddr3_onchip_memory2_0
qsys_nios2_ddr3.pll_0,qsys_nios2_ddr3_pll_0
qsys_nios2_ddr3.sysid_qsys_0,qsys_nios2_ddr3_sysid_qsys_0
qsys_nios2_ddr3.mm_interconnect_0,qsys_nios2_ddr3_mm_interconnect_0
qsys_nios2_ddr3.mm_interconnect_0.nios2_qsys_0_data_master_translator,altera_merlin_master_translator
qsys_nios2_ddr3.mm_interconnect_0.nios2_qsys_0_instruction_master_translator,altera_merlin_master_translator
qsys_nios2_ddr3.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
qsys_nios2_ddr3.mm_interconnect_0.mem_if_ddr3_emif_0_avl_translator,altera_merlin_slave_translator
qsys_nios2_ddr3.mm_interconnect_0.sysid_qsys_0_control_slave_translator,altera_merlin_slave_translator
qsys_nios2_ddr3.mm_interconnect_0.nios2_qsys_0_debug_mem_slave_translator,altera_merlin_slave_translator
qsys_nios2_ddr3.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
qsys_nios2_ddr3.mm_interconnect_0.nios2_qsys_0_data_master_agent,altera_merlin_master_agent
qsys_nios2_ddr3.mm_interconnect_0.nios2_qsys_0_instruction_master_agent,altera_merlin_master_agent
qsys_nios2_ddr3.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
qsys_nios2_ddr3.mm_interconnect_0.mem_if_ddr3_emif_0_avl_agent,altera_merlin_slave_agent
qsys_nios2_ddr3.mm_interconnect_0.sysid_qsys_0_control_slave_agent,altera_merlin_slave_agent
qsys_nios2_ddr3.mm_interconnect_0.nios2_qsys_0_debug_mem_slave_agent,altera_merlin_slave_agent
qsys_nios2_ddr3.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
qsys_nios2_ddr3.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
qsys_nios2_ddr3.mm_interconnect_0.mem_if_ddr3_emif_0_avl_agent_rsp_fifo,altera_avalon_sc_fifo
qsys_nios2_ddr3.mm_interconnect_0.mem_if_ddr3_emif_0_avl_agent_rdata_fifo,altera_avalon_sc_fifo
qsys_nios2_ddr3.mm_interconnect_0.sysid_qsys_0_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
qsys_nios2_ddr3.mm_interconnect_0.nios2_qsys_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
qsys_nios2_ddr3.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
qsys_nios2_ddr3.mm_interconnect_0.router,qsys_nios2_ddr3_mm_interconnect_0_router
qsys_nios2_ddr3.mm_interconnect_0.router_001,qsys_nios2_ddr3_mm_interconnect_0_router_001
qsys_nios2_ddr3.mm_interconnect_0.router_002,qsys_nios2_ddr3_mm_interconnect_0_router_002
qsys_nios2_ddr3.mm_interconnect_0.router_004,qsys_nios2_ddr3_mm_interconnect_0_router_002
qsys_nios2_ddr3.mm_interconnect_0.router_003,qsys_nios2_ddr3_mm_interconnect_0_router_003
qsys_nios2_ddr3.mm_interconnect_0.router_005,qsys_nios2_ddr3_mm_interconnect_0_router_005
qsys_nios2_ddr3.mm_interconnect_0.router_006,qsys_nios2_ddr3_mm_interconnect_0_router_005
qsys_nios2_ddr3.mm_interconnect_0.nios2_qsys_0_data_master_limiter,altera_merlin_traffic_limiter
qsys_nios2_ddr3.mm_interconnect_0.nios2_qsys_0_instruction_master_limiter,altera_merlin_traffic_limiter
qsys_nios2_ddr3.mm_interconnect_0.cmd_demux,qsys_nios2_ddr3_mm_interconnect_0_cmd_demux
qsys_nios2_ddr3.mm_interconnect_0.cmd_demux_001,qsys_nios2_ddr3_mm_interconnect_0_cmd_demux_001
qsys_nios2_ddr3.mm_interconnect_0.cmd_mux,qsys_nios2_ddr3_mm_interconnect_0_cmd_mux
qsys_nios2_ddr3.mm_interconnect_0.cmd_mux_002,qsys_nios2_ddr3_mm_interconnect_0_cmd_mux
qsys_nios2_ddr3.mm_interconnect_0.cmd_mux_001,qsys_nios2_ddr3_mm_interconnect_0_cmd_mux_001
qsys_nios2_ddr3.mm_interconnect_0.cmd_mux_003,qsys_nios2_ddr3_mm_interconnect_0_cmd_mux_001
qsys_nios2_ddr3.mm_interconnect_0.cmd_mux_004,qsys_nios2_ddr3_mm_interconnect_0_cmd_mux_001
qsys_nios2_ddr3.mm_interconnect_0.rsp_demux,qsys_nios2_ddr3_mm_interconnect_0_rsp_demux
qsys_nios2_ddr3.mm_interconnect_0.rsp_demux_002,qsys_nios2_ddr3_mm_interconnect_0_rsp_demux
qsys_nios2_ddr3.mm_interconnect_0.rsp_demux_001,qsys_nios2_ddr3_mm_interconnect_0_rsp_demux_001
qsys_nios2_ddr3.mm_interconnect_0.rsp_demux_003,qsys_nios2_ddr3_mm_interconnect_0_rsp_demux_003
qsys_nios2_ddr3.mm_interconnect_0.rsp_demux_004,qsys_nios2_ddr3_mm_interconnect_0_rsp_demux_003
qsys_nios2_ddr3.mm_interconnect_0.rsp_mux,qsys_nios2_ddr3_mm_interconnect_0_rsp_mux
qsys_nios2_ddr3.mm_interconnect_0.rsp_mux_001,qsys_nios2_ddr3_mm_interconnect_0_rsp_mux_001
qsys_nios2_ddr3.mm_interconnect_0.mem_if_ddr3_emif_0_avl_cmd_width_adapter,altera_merlin_width_adapter
qsys_nios2_ddr3.mm_interconnect_0.mem_if_ddr3_emif_0_avl_rsp_width_adapter,altera_merlin_width_adapter
qsys_nios2_ddr3.mm_interconnect_0.crosser,altera_avalon_st_handshake_clock_crosser
qsys_nios2_ddr3.mm_interconnect_0.crosser_001,altera_avalon_st_handshake_clock_crosser
qsys_nios2_ddr3.mm_interconnect_0.crosser_002,altera_avalon_st_handshake_clock_crosser
qsys_nios2_ddr3.mm_interconnect_0.crosser_003,altera_avalon_st_handshake_clock_crosser
qsys_nios2_ddr3.mm_interconnect_0.avalon_st_adapter,qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter
qsys_nios2_ddr3.mm_interconnect_0.avalon_st_adapter.error_adapter_0,qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_error_adapter_0
qsys_nios2_ddr3.mm_interconnect_0.avalon_st_adapter_002,qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter
qsys_nios2_ddr3.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_error_adapter_0
qsys_nios2_ddr3.mm_interconnect_0.avalon_st_adapter_003,qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter
qsys_nios2_ddr3.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_error_adapter_0
qsys_nios2_ddr3.mm_interconnect_0.avalon_st_adapter_004,qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter
qsys_nios2_ddr3.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_error_adapter_0
qsys_nios2_ddr3.mm_interconnect_0.avalon_st_adapter_001,qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_001
qsys_nios2_ddr3.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,qsys_nios2_ddr3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
qsys_nios2_ddr3.irq_mapper,qsys_nios2_ddr3_irq_mapper
qsys_nios2_ddr3.rst_controller,altera_reset_controller
qsys_nios2_ddr3.rst_controller_001,altera_reset_controller
