{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "design_src": "SBD",
      "device": "xc7a100tcsg324-1",
      "name": "bd_6665_0",
      "scoped": "true",
      "synth_flow_mode": "None",
      "tool_version": "2019.2.1"
    },
    "design_tree": {
      "microblaze_I": "",
      "rst_0": "",
      "ilmb": "",
      "dlmb": "",
      "dlmb_cntlr": "",
      "ilmb_cntlr": "",
      "lmb_bram_I": "",
      "mdm_0": "",
      "xlconcat_0": "",
      "iomodule_0": ""
    },
    "interface_ports": {
      "UART": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      }
    },
    "ports": {
      "Clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_ASYNC_RESET": {
            "value": "Reset"
          }
        }
      },
      "Reset": {
        "type": "rst",
        "direction": "I"
      }
    },
    "components": {
      "microblaze_I": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "xci_name": "bd_6665_0_microblaze_I_0",
        "parameters": {
          "C_AREA_OPTIMIZED": {
            "value": "1"
          },
          "C_ASYNC_WAKEUP": {
            "value": "3"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_ENABLE_DISCRETE_PORTS": {
            "value": "1"
          },
          "C_FAULT_TOLERANT": {
            "value": "0"
          },
          "C_INSTANCE": {
            "value": "mb_microblaze_0"
          },
          "C_PC_WIDTH": {
            "value": "16"
          },
          "C_USE_INTERRUPT": {
            "value": "2"
          },
          "C_USE_REORDER_INSTR": {
            "value": "0"
          }
        }
      },
      "rst_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "bd_6665_0_rst_0_0"
      },
      "ilmb": {
        "vlnv": "xilinx.com:ip:lmb_v10:3.0",
        "xci_name": "bd_6665_0_ilmb_0"
      },
      "dlmb": {
        "vlnv": "xilinx.com:ip:lmb_v10:3.0",
        "xci_name": "bd_6665_0_dlmb_0",
        "parameters": {
          "C_LMB_NUM_SLAVES": {
            "value": "2"
          }
        }
      },
      "dlmb_cntlr": {
        "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
        "xci_name": "bd_6665_0_dlmb_cntlr_0",
        "parameters": {
          "C_BASEADDR": {
            "value": "0x0000000000000000"
          },
          "C_HIGHADDR": {
            "value": "0x000000000000FFFF"
          },
          "C_MASK": {
            "value": "0x00000000C0000000"
          }
        }
      },
      "ilmb_cntlr": {
        "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
        "xci_name": "bd_6665_0_ilmb_cntlr_0",
        "parameters": {
          "C_BASEADDR": {
            "value": "0x0000000000000000"
          },
          "C_HIGHADDR": {
            "value": "0x000000000000FFFF"
          },
          "C_MASK": {
            "value": "0x0000000080000000"
          }
        }
      },
      "lmb_bram_I": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "bd_6665_0_lmb_bram_I_0",
        "parameters": {
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Write_Depth_A": {
            "value": "16384"
          }
        }
      },
      "mdm_0": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "xci_name": "bd_6665_0_mdm_0_0",
        "parameters": {
          "C_USE_UART": {
            "value": "1"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "bd_6665_0_xlconcat_0_0"
      },
      "iomodule_0": {
        "vlnv": "xilinx.com:ip:iomodule:3.1",
        "xci_name": "bd_6665_0_iomodule_0_0",
        "parameters": {
          "C_BASEADDR": {
            "value": "0x0000000080000000"
          },
          "C_HIGHADDR": {
            "value": "0x000000008000FFFF"
          },
          "C_INSTANCE": {
            "value": "iomodule"
          },
          "C_INTC_ADDR_WIDTH": {
            "value": "16"
          },
          "C_INTC_HAS_FAST": {
            "value": "1"
          },
          "C_INTC_USE_IRQ_OUT": {
            "value": "1"
          },
          "C_IO_BASEADDR": {
            "value": "0x00000000C0000000"
          },
          "C_IO_HIGHADDR": {
            "value": "0x00000000FFFFFFFF"
          },
          "C_IO_MASK": {
            "value": "0x00000000C0000000"
          },
          "C_MASK": {
            "value": "0x00000000C0000000"
          },
          "C_USE_UART_RX": {
            "value": "1"
          },
          "C_USE_UART_TX": {
            "value": "1"
          }
        }
      }
    },
    "interface_nets": {
      "ilmb_port": {
        "interface_ports": [
          "ilmb_cntlr/BRAM_PORT",
          "lmb_bram_I/BRAM_PORTB"
        ]
      },
      "ilmb_sl_0": {
        "interface_ports": [
          "ilmb/LMB_Sl_0",
          "ilmb_cntlr/SLMB"
        ]
      },
      "dlmb": {
        "interface_ports": [
          "microblaze_I/DLMB",
          "dlmb/LMB_M"
        ]
      },
      "microblaze_I_mdm_bus": {
        "interface_ports": [
          "mdm_0/MBDEBUG_0",
          "microblaze_I/DEBUG"
        ]
      },
      "dlmb_sl_0": {
        "interface_ports": [
          "dlmb/LMB_Sl_0",
          "dlmb_cntlr/SLMB"
        ]
      },
      "dlmb_port": {
        "interface_ports": [
          "dlmb_cntlr/BRAM_PORT",
          "lmb_bram_I/BRAM_PORTA"
        ]
      },
      "ilmb": {
        "interface_ports": [
          "microblaze_I/ILMB",
          "ilmb/LMB_M"
        ]
      },
      "iomodule_0_UART": {
        "interface_ports": [
          "UART",
          "iomodule_0/UART"
        ]
      },
      "dlmb_sl_1": {
        "interface_ports": [
          "dlmb/LMB_Sl_1",
          "iomodule_0/SLMB"
        ]
      },
      "mdm_0_s_axi": {
        "interface_ports": [
          "microblaze_I/M_AXI_DP",
          "mdm_0/S_AXI"
        ]
      }
    },
    "nets": {
      "Clk3": {
        "ports": [
          "Clk",
          "microblaze_I/Clk",
          "ilmb/LMB_Clk",
          "dlmb/LMB_Clk",
          "dlmb_cntlr/LMB_Clk",
          "ilmb_cntlr/LMB_Clk",
          "iomodule_0/Clk",
          "rst_0/slowest_sync_clk",
          "mdm_0/S_AXI_ACLK"
        ]
      },
      "Reset": {
        "ports": [
          "Reset",
          "rst_0/ext_reset_in"
        ]
      },
      "MB_Reset": {
        "ports": [
          "rst_0/mb_reset",
          "microblaze_I/Reset"
        ]
      },
      "LMB_Rst1": {
        "ports": [
          "rst_0/bus_struct_reset",
          "ilmb/SYS_Rst",
          "dlmb/SYS_Rst",
          "ilmb_cntlr/LMB_Rst",
          "dlmb_cntlr/LMB_Rst"
        ]
      },
      "IO_Rst": {
        "ports": [
          "rst_0/peripheral_reset",
          "iomodule_0/Rst"
        ]
      },
      "mdm_0_ARESETN": {
        "ports": [
          "rst_0/peripheral_aresetn",
          "mdm_0/S_AXI_ARESETN"
        ]
      },
      "Dbg_Wakeup": {
        "ports": [
          "microblaze_I/Dbg_Wakeup",
          "xlconcat_0/In0",
          "xlconcat_0/In1"
        ]
      },
      "Wakeup": {
        "ports": [
          "xlconcat_0/dout",
          "microblaze_I/Wakeup"
        ]
      },
      "Debug_SYS_Rst": {
        "ports": [
          "mdm_0/Debug_SYS_Rst",
          "rst_0/mb_debug_sys_rst"
        ]
      }
    },
    "addressing": {
      "/microblaze_I": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_dlmb_cntlr_Mem": {
                "address_block": "/dlmb_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "64K"
              },
              "SEG_iomodule_0_Reg": {
                "address_block": "/iomodule_0/SLMB/Reg",
                "offset": "0x80000000",
                "range": "64K"
              },
              "SEG_mdm_0_Reg": {
                "address_block": "/mdm_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              }
            }
          },
          "Instruction": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_ilmb_cntlr_Mem": {
                "address_block": "/ilmb_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}