$date
	Thu Jan 15 21:14:06 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module neuron_tb $end
$var wire 16 ! y [15:0] $end
$var reg 8 " b [7:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$var reg 8 % w1 [7:0] $end
$var reg 8 & w2 [7:0] $end
$var reg 8 ' x1 [7:0] $end
$var reg 8 ( x2 [7:0] $end
$scope module uut $end
$var wire 8 ) b [7:0] $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 8 * w1 [7:0] $end
$var wire 8 + w2 [7:0] $end
$var wire 8 , x1 [7:0] $end
$var wire 8 - x2 [7:0] $end
$var reg 16 . mult1 [15:0] $end
$var reg 16 / mult2 [15:0] $end
$var reg 16 0 sum_raw [15:0] $end
$var reg 16 1 y [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
1$
0#
b0 "
b0 !
$end
#5000
1#
#10000
0#
#15000
1#
#20000
0#
b11 &
b11 +
b101 (
b101 -
b10 %
b10 *
b1010 '
b1010 ,
0$
#25000
b1111 /
b10100 .
1#
#30000
0#
#35000
b100011 0
1#
#40000
0#
b1010 "
b1010 )
b10 &
b10 +
b10 (
b10 -
b11111011 %
b11111011 *
#45000
b100011 !
b100011 1
b101101 0
b100 /
b1111111111001110 .
1#
#50000
0#
#55000
b101101 !
b101101 1
b1111111111011100 0
1#
#60000
0#
