
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.02

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: final_exp[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[27]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ final_exp[4]$_DFFE_PP_/CK (DFF_X1)
     1    1.55    0.01    0.08    0.08 v final_exp[4]$_DFFE_PP_/Q (DFF_X1)
                                         final_exp[4] (net)
                  0.01    0.00    0.08 v _2632_/A (INV_X1)
     2    3.21    0.01    0.02    0.09 ^ _2632_/ZN (INV_X1)
                                         _1781_ (net)
                  0.01    0.00    0.09 ^ _4078_/A2 (NOR2_X1)
     1    1.06    0.00    0.01    0.10 v _4078_/ZN (NOR2_X1)
                                         _0061_ (net)
                  0.00    0.00    0.10 v result[27]$_SDFF_PN0_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ result[27]$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: b[8] (input port clocked by core_clock)
Endpoint: aligned_b_mant[2]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.88    0.00    0.00    0.20 v b[8] (in)
                                         b[8] (net)
                  0.00    0.00    0.20 v _2381_/A (BUF_X1)
     5    6.45    0.01    0.03    0.23 v _2381_/Z (BUF_X1)
                                         _1573_ (net)
                  0.01    0.00    0.23 v _2382_/A (INV_X1)
     3    6.01    0.02    0.02    0.25 ^ _2382_/ZN (INV_X1)
                                         _2092_ (net)
                  0.02    0.00    0.25 ^ _4305_/B (HA_X1)
     2    5.47    0.04    0.07    0.32 ^ _4305_/S (HA_X1)
                                         _2094_ (net)
                  0.04    0.00    0.32 ^ _3546_/A4 (NAND4_X2)
     1    5.80    0.02    0.04    0.36 v _3546_/ZN (NAND4_X2)
                                         _0936_ (net)
                  0.02    0.00    0.36 v _3547_/A4 (NOR4_X4)
     2    4.95    0.04    0.08    0.44 ^ _3547_/ZN (NOR4_X4)
                                         _0937_ (net)
                  0.04    0.00    0.44 ^ _3569_/B2 (AOI22_X1)
     2    3.02    0.02    0.03    0.47 v _3569_/ZN (AOI22_X1)
                                         _0959_ (net)
                  0.02    0.00    0.47 v _3590_/A4 (AND4_X2)
     2   11.63    0.01    0.05    0.52 v _3590_/ZN (AND4_X2)
                                         _0980_ (net)
                  0.01    0.00    0.52 v _3591_/A3 (NOR3_X4)
     7   19.46    0.05    0.08    0.60 ^ _3591_/ZN (NOR3_X4)
                                         _0981_ (net)
                  0.05    0.00    0.60 ^ _3680_/B1 (OAI21_X4)
     5   15.43    0.02    0.03    0.63 v _3680_/ZN (OAI21_X4)
                                         _1070_ (net)
                  0.02    0.00    0.63 v _3690_/A (BUF_X4)
    10   18.90    0.01    0.04    0.66 v _3690_/Z (BUF_X4)
                                         _1080_ (net)
                  0.01    0.00    0.66 v _4020_/S (MUX2_X1)
     2    2.46    0.01    0.05    0.71 v _4020_/Z (MUX2_X1)
                                         _1383_ (net)
                  0.01    0.00    0.71 v _4221_/A (MUX2_X1)
     1    1.48    0.01    0.06    0.77 v _4221_/Z (MUX2_X1)
                                         _1508_ (net)
                  0.01    0.00    0.77 v _4222_/B (MUX2_X2)
     1    1.50    0.01    0.05    0.82 v _4222_/Z (MUX2_X2)
                                         _1509_ (net)
                  0.01    0.00    0.82 v _4223_/C2 (AOI222_X1)
     1    1.67    0.05    0.09    0.92 ^ _4223_/ZN (AOI222_X1)
                                         _1510_ (net)
                  0.05    0.00    0.92 ^ _4224_/B1 (OAI22_X1)
     1    1.06    0.02    0.02    0.94 v _4224_/ZN (OAI22_X1)
                                         _0157_ (net)
                  0.02    0.00    0.94 v aligned_b_mant[2]$_SDFF_PN0_/D (DFF_X1)
                                  0.94   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ aligned_b_mant[2]$_SDFF_PN0_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                  0.02   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: b[8] (input port clocked by core_clock)
Endpoint: aligned_b_mant[2]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.88    0.00    0.00    0.20 v b[8] (in)
                                         b[8] (net)
                  0.00    0.00    0.20 v _2381_/A (BUF_X1)
     5    6.45    0.01    0.03    0.23 v _2381_/Z (BUF_X1)
                                         _1573_ (net)
                  0.01    0.00    0.23 v _2382_/A (INV_X1)
     3    6.01    0.02    0.02    0.25 ^ _2382_/ZN (INV_X1)
                                         _2092_ (net)
                  0.02    0.00    0.25 ^ _4305_/B (HA_X1)
     2    5.47    0.04    0.07    0.32 ^ _4305_/S (HA_X1)
                                         _2094_ (net)
                  0.04    0.00    0.32 ^ _3546_/A4 (NAND4_X2)
     1    5.80    0.02    0.04    0.36 v _3546_/ZN (NAND4_X2)
                                         _0936_ (net)
                  0.02    0.00    0.36 v _3547_/A4 (NOR4_X4)
     2    4.95    0.04    0.08    0.44 ^ _3547_/ZN (NOR4_X4)
                                         _0937_ (net)
                  0.04    0.00    0.44 ^ _3569_/B2 (AOI22_X1)
     2    3.02    0.02    0.03    0.47 v _3569_/ZN (AOI22_X1)
                                         _0959_ (net)
                  0.02    0.00    0.47 v _3590_/A4 (AND4_X2)
     2   11.63    0.01    0.05    0.52 v _3590_/ZN (AND4_X2)
                                         _0980_ (net)
                  0.01    0.00    0.52 v _3591_/A3 (NOR3_X4)
     7   19.46    0.05    0.08    0.60 ^ _3591_/ZN (NOR3_X4)
                                         _0981_ (net)
                  0.05    0.00    0.60 ^ _3680_/B1 (OAI21_X4)
     5   15.43    0.02    0.03    0.63 v _3680_/ZN (OAI21_X4)
                                         _1070_ (net)
                  0.02    0.00    0.63 v _3690_/A (BUF_X4)
    10   18.90    0.01    0.04    0.66 v _3690_/Z (BUF_X4)
                                         _1080_ (net)
                  0.01    0.00    0.66 v _4020_/S (MUX2_X1)
     2    2.46    0.01    0.05    0.71 v _4020_/Z (MUX2_X1)
                                         _1383_ (net)
                  0.01    0.00    0.71 v _4221_/A (MUX2_X1)
     1    1.48    0.01    0.06    0.77 v _4221_/Z (MUX2_X1)
                                         _1508_ (net)
                  0.01    0.00    0.77 v _4222_/B (MUX2_X2)
     1    1.50    0.01    0.05    0.82 v _4222_/Z (MUX2_X2)
                                         _1509_ (net)
                  0.01    0.00    0.82 v _4223_/C2 (AOI222_X1)
     1    1.67    0.05    0.09    0.92 ^ _4223_/ZN (AOI222_X1)
                                         _1510_ (net)
                  0.05    0.00    0.92 ^ _4224_/B1 (OAI22_X1)
     1    1.06    0.02    0.02    0.94 v _4224_/ZN (OAI22_X1)
                                         _0157_ (net)
                  0.02    0.00    0.94 v aligned_b_mant[2]$_SDFF_PN0_/D (DFF_X1)
                                  0.94   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ aligned_b_mant[2]$_SDFF_PN0_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                  0.02   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.42e-03   1.15e-04   1.32e-05   1.55e-03  32.9%
Combinational          1.72e-03   1.39e-03   6.14e-05   3.17e-03  67.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.14e-03   1.50e-03   7.45e-05   4.72e-03 100.0%
                          66.6%      31.8%       1.6%
