{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 24 15:48:56 2009 " "Info: Processing started: Tue Mar 24 15:48:56 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DigitalWatch -c DigitalWatch --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DigitalWatch -c DigitalWatch --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalWatch.bdf" { { 176 -32 136 192 "clk" "" } { 120 632 688 136 "clk" "" } { 168 136 168 184 "clk" "" } } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "sw0 " "Info: Assuming node \"sw0\" is an undefined clock" {  } { { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalWatch.bdf" { { 192 -32 136 208 "sw0" "" } } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "sw2 " "Info: Assuming node \"sw2\" is an undefined clock" {  } { { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalWatch.bdf" { { 272 -32 136 288 "sw2" "" } { 200 136 385 280 "sw2" "" } } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "sw1 " "Info: Assuming node \"sw1\" is an undefined clock" {  } { { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalWatch.bdf" { { 208 -32 136 224 "sw1" "" } } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "MasterSelect:inst\|mode\[0\] " "Info: Detected ripple clock \"MasterSelect:inst\|mode\[0\]\" as buffer" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/MasterSelect.vhd" 45 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MasterSelect:inst\|mode\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MasterSelect:inst\|mode\[1\] " "Info: Detected ripple clock \"MasterSelect:inst\|mode\[1\]\" as buffer" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/MasterSelect.vhd" 45 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MasterSelect:inst\|mode\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MasterSelect:inst\|clk1hz " "Info: Detected ripple clock \"MasterSelect:inst\|clk1hz\" as buffer" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/MasterSelect.vhd" 31 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MasterSelect:inst\|clk1hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DigitalClock:inst1\|Equal0~13 " "Info: Detected gated clock \"DigitalClock:inst1\|Equal0~13\" as buffer" {  } { { "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigitalClock:inst1\|Equal0~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DigitalClock:inst1\|timeClock " "Info: Detected gated clock \"DigitalClock:inst1\|timeClock\" as buffer" {  } { { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalClock.vhd" 24 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigitalClock:inst1\|timeClock" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register DigitalClock:inst1\|min\[3\] register SegmentDisplay:inst2\|seg_min1\[4\] 51.1 MHz 19.568 ns Internal " "Info: Clock \"clk\" has Internal fmax of 51.1 MHz between source register \"DigitalClock:inst1\|min\[3\]\" and destination register \"SegmentDisplay:inst2\|seg_min1\[4\]\" (period= 19.568 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.180 ns + Longest register register " "Info: + Longest register to register delay is 14.180 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DigitalClock:inst1\|min\[3\] 1 REG LC_X19_Y11_N4 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y11_N4; Fanout = 13; REG Node = 'DigitalClock:inst1\|min\[3\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigitalClock:inst1|min[3] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalClock.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.382 ns) 0.845 ns SegmentDisplay:inst2\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[1\]~COUTCOUT1 2 COMB LC_X19_Y11_N8 1 " "Info: 2: + IC(0.463 ns) + CELL(0.382 ns) = 0.845 ns; Loc. = LC_X19_Y11_N8; Fanout = 1; COMB Node = 'SegmentDisplay:inst2\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[1\]~COUTCOUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { DigitalClock:inst1|min[3] SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.538 ns) 1.383 ns SegmentDisplay:inst2\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~39 3 COMB LC_X19_Y11_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.538 ns) = 1.383 ns; Loc. = LC_X19_Y11_N9; Fanout = 2; COMB Node = 'SegmentDisplay:inst2\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~39'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.382 ns) 2.365 ns SegmentDisplay:inst2\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~36COUT1 4 COMB LC_X20_Y11_N5 2 " "Info: 4: + IC(0.600 ns) + CELL(0.382 ns) = 2.365 ns; Loc. = LC_X20_Y11_N5; Fanout = 2; COMB Node = 'SegmentDisplay:inst2\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~36COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.436 ns SegmentDisplay:inst2\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~30COUT1 5 COMB LC_X20_Y11_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.436 ns; Loc. = LC_X20_Y11_N6; Fanout = 2; COMB Node = 'SegmentDisplay:inst2\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~30COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.507 ns SegmentDisplay:inst2\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~34COUT1 6 COMB LC_X20_Y11_N7 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.507 ns; Loc. = LC_X20_Y11_N7; Fanout = 1; COMB Node = 'SegmentDisplay:inst2\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~34COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.538 ns) 3.045 ns SegmentDisplay:inst2\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~31 7 COMB LC_X20_Y11_N8 9 " "Info: 7: + IC(0.000 ns) + CELL(0.538 ns) = 3.045 ns; Loc. = LC_X20_Y11_N8; Fanout = 9; COMB Node = 'SegmentDisplay:inst2\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~31'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.101 ns) 3.795 ns SegmentDisplay:inst2\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|StageOut\[19\]~34 8 COMB LC_X19_Y11_N0 3 " "Info: 8: + IC(0.649 ns) + CELL(0.101 ns) = 3.795 ns; Loc. = LC_X19_Y11_N0; Fanout = 3; COMB Node = 'SegmentDisplay:inst2\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|StageOut\[19\]~34'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34 } "NODE_NAME" } } { "db/alt_u_div_6oe.tdf" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/db/alt_u_div_6oe.tdf" 60 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.509 ns) 5.268 ns SegmentDisplay:inst2\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~50COUT1 9 COMB LC_X21_Y11_N6 2 " "Info: 9: + IC(0.964 ns) + CELL(0.509 ns) = 5.268 ns; Loc. = LC_X21_Y11_N6; Fanout = 2; COMB Node = 'SegmentDisplay:inst2\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~50COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1 } "NODE_NAME" } } { "db/add_sub_7dc.tdf" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/db/add_sub_7dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.339 ns SegmentDisplay:inst2\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~46COUT1 10 COMB LC_X21_Y11_N7 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 5.339 ns; Loc. = LC_X21_Y11_N7; Fanout = 2; COMB Node = 'SegmentDisplay:inst2\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~46COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1 } "NODE_NAME" } } { "db/add_sub_7dc.tdf" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/db/add_sub_7dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.410 ns SegmentDisplay:inst2\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~48COUT1 11 COMB LC_X21_Y11_N8 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 5.410 ns; Loc. = LC_X21_Y11_N8; Fanout = 1; COMB Node = 'SegmentDisplay:inst2\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~48COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1 } "NODE_NAME" } } { "db/add_sub_7dc.tdf" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/db/add_sub_7dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.538 ns) 5.948 ns SegmentDisplay:inst2\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~43 12 COMB LC_X21_Y11_N9 8 " "Info: 12: + IC(0.000 ns) + CELL(0.538 ns) = 5.948 ns; Loc. = LC_X21_Y11_N9; Fanout = 8; COMB Node = 'SegmentDisplay:inst2\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~43'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 } "NODE_NAME" } } { "db/add_sub_7dc.tdf" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/db/add_sub_7dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.101 ns) 7.196 ns SegmentDisplay:inst2\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|StageOut\[26\]~21 13 COMB LC_X21_Y12_N2 4 " "Info: 13: + IC(1.147 ns) + CELL(0.101 ns) = 7.196 ns; Loc. = LC_X21_Y12_N2; Fanout = 4; COMB Node = 'SegmentDisplay:inst2\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|StageOut\[26\]~21'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~21 } "NODE_NAME" } } { "db/alt_u_div_6oe.tdf" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/db/alt_u_div_6oe.tdf" 60 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.499 ns) 8.337 ns SegmentDisplay:inst2\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~60 14 COMB LC_X20_Y12_N3 2 " "Info: 14: + IC(0.642 ns) + CELL(0.499 ns) = 8.337 ns; Loc. = LC_X20_Y12_N3; Fanout = 2; COMB Node = 'SegmentDisplay:inst2\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~60'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.141 ns" { SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~21 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60 } "NODE_NAME" } } { "db/add_sub_8dc.tdf" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/db/add_sub_8dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.157 ns) 8.494 ns SegmentDisplay:inst2\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~56 15 COMB LC_X20_Y12_N4 2 " "Info: 15: + IC(0.000 ns) + CELL(0.157 ns) = 8.494 ns; Loc. = LC_X20_Y12_N4; Fanout = 2; COMB Node = 'SegmentDisplay:inst2\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~56'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.157 ns" { SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56 } "NODE_NAME" } } { "db/add_sub_8dc.tdf" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/db/add_sub_8dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.549 ns) 9.043 ns SegmentDisplay:inst2\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~53 16 COMB LC_X20_Y12_N6 6 " "Info: 16: + IC(0.000 ns) + CELL(0.549 ns) = 9.043 ns; Loc. = LC_X20_Y12_N6; Fanout = 6; COMB Node = 'SegmentDisplay:inst2\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~53'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 } "NODE_NAME" } } { "db/add_sub_8dc.tdf" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/db/add_sub_8dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.258 ns) 10.391 ns SegmentDisplay:inst2\|WideNor3~175 17 COMB LC_X20_Y11_N3 7 " "Info: 17: + IC(1.090 ns) + CELL(0.258 ns) = 10.391 ns; Loc. = LC_X20_Y11_N3; Fanout = 7; COMB Node = 'SegmentDisplay:inst2\|WideNor3~175'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.348 ns" { SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 SegmentDisplay:inst2|WideNor3~175 } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/SegmentDisplay.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.128 ns) + CELL(0.101 ns) 11.620 ns SegmentDisplay:inst2\|Equal30~154 18 COMB LC_X19_Y12_N0 4 " "Info: 18: + IC(1.128 ns) + CELL(0.101 ns) = 11.620 ns; Loc. = LC_X19_Y12_N0; Fanout = 4; COMB Node = 'SegmentDisplay:inst2\|Equal30~154'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { SegmentDisplay:inst2|WideNor3~175 SegmentDisplay:inst2|Equal30~154 } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/SegmentDisplay.vhd" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.101 ns) 12.755 ns SegmentDisplay:inst2\|Selector23~153 19 COMB LC_X17_Y12_N0 1 " "Info: 19: + IC(1.034 ns) + CELL(0.101 ns) = 12.755 ns; Loc. = LC_X17_Y12_N0; Fanout = 1; COMB Node = 'SegmentDisplay:inst2\|Selector23~153'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { SegmentDisplay:inst2|Equal30~154 SegmentDisplay:inst2|Selector23~153 } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/SegmentDisplay.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.423 ns) 14.180 ns SegmentDisplay:inst2\|seg_min1\[4\] 20 REG LC_X19_Y12_N6 2 " "Info: 20: + IC(1.002 ns) + CELL(0.423 ns) = 14.180 ns; Loc. = LC_X19_Y12_N6; Fanout = 2; REG Node = 'SegmentDisplay:inst2\|seg_min1\[4\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { SegmentDisplay:inst2|Selector23~153 SegmentDisplay:inst2|seg_min1[4] } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/SegmentDisplay.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.461 ns ( 38.51 % ) " "Info: Total cell delay = 5.461 ns ( 38.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.719 ns ( 61.49 % ) " "Info: Total interconnect delay = 8.719 ns ( 61.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.180 ns" { DigitalClock:inst1|min[3] SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~21 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 SegmentDisplay:inst2|WideNor3~175 SegmentDisplay:inst2|Equal30~154 SegmentDisplay:inst2|Selector23~153 SegmentDisplay:inst2|seg_min1[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "14.180 ns" { DigitalClock:inst1|min[3] {} SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 {} SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 {} SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 {} SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 {} SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 {} SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 {} SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34 {} SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1 {} SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1 {} SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1 {} SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 {} SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~21 {} SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60 {} SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56 {} SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 {} SegmentDisplay:inst2|WideNor3~175 {} SegmentDisplay:inst2|Equal30~154 {} SegmentDisplay:inst2|Selector23~153 {} SegmentDisplay:inst2|seg_min1[4] {} } { 0.000ns 0.463ns 0.000ns 0.600ns 0.000ns 0.000ns 0.000ns 0.649ns 0.964ns 0.000ns 0.000ns 0.000ns 1.147ns 0.642ns 0.000ns 0.000ns 1.090ns 1.128ns 1.034ns 1.002ns } { 0.000ns 0.382ns 0.538ns 0.382ns 0.071ns 0.071ns 0.538ns 0.101ns 0.509ns 0.071ns 0.071ns 0.538ns 0.101ns 0.499ns 0.157ns 0.549ns 0.258ns 0.101ns 0.101ns 0.423ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.157 ns - Smallest " "Info: - Smallest clock skew is -5.157 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.816 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 73 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 73; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalWatch.bdf" { { 176 -32 136 192 "clk" "" } { 120 632 688 136 "clk" "" } { 168 136 168 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.629 ns) 2.816 ns SegmentDisplay:inst2\|seg_min1\[4\] 2 REG LC_X19_Y12_N6 2 " "Info: 2: + IC(0.888 ns) + CELL(0.629 ns) = 2.816 ns; Loc. = LC_X19_Y12_N6; Fanout = 2; REG Node = 'SegmentDisplay:inst2\|seg_min1\[4\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { clk SegmentDisplay:inst2|seg_min1[4] } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/SegmentDisplay.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 68.47 % ) " "Info: Total cell delay = 1.928 ns ( 68.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.888 ns ( 31.53 % ) " "Info: Total interconnect delay = 0.888 ns ( 31.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { clk SegmentDisplay:inst2|seg_min1[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { clk {} clk~out0 {} SegmentDisplay:inst2|seg_min1[4] {} } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.973 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.973 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 73 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 73; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalWatch.bdf" { { 176 -32 136 192 "clk" "" } { 120 632 688 136 "clk" "" } { 168 136 168 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.827 ns) 2.984 ns MasterSelect:inst\|clk1hz 2 REG LC_X12_Y8_N2 2 " "Info: 2: + IC(0.858 ns) + CELL(0.827 ns) = 2.984 ns; Loc. = LC_X12_Y8_N2; Fanout = 2; REG Node = 'MasterSelect:inst\|clk1hz'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { clk MasterSelect:inst|clk1hz } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/MasterSelect.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.258 ns) 3.926 ns DigitalClock:inst1\|timeClock 3 COMB LC_X11_Y8_N4 17 " "Info: 3: + IC(0.684 ns) + CELL(0.258 ns) = 3.926 ns; Loc. = LC_X11_Y8_N4; Fanout = 17; COMB Node = 'DigitalClock:inst1\|timeClock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.942 ns" { MasterSelect:inst|clk1hz DigitalClock:inst1|timeClock } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalClock.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.418 ns) + CELL(0.629 ns) 7.973 ns DigitalClock:inst1\|min\[3\] 4 REG LC_X19_Y11_N4 13 " "Info: 4: + IC(3.418 ns) + CELL(0.629 ns) = 7.973 ns; Loc. = LC_X19_Y11_N4; Fanout = 13; REG Node = 'DigitalClock:inst1\|min\[3\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.047 ns" { DigitalClock:inst1|timeClock DigitalClock:inst1|min[3] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalClock.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.013 ns ( 37.79 % ) " "Info: Total cell delay = 3.013 ns ( 37.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.960 ns ( 62.21 % ) " "Info: Total interconnect delay = 4.960 ns ( 62.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.973 ns" { clk MasterSelect:inst|clk1hz DigitalClock:inst1|timeClock DigitalClock:inst1|min[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.973 ns" { clk {} clk~out0 {} MasterSelect:inst|clk1hz {} DigitalClock:inst1|timeClock {} DigitalClock:inst1|min[3] {} } { 0.000ns 0.000ns 0.858ns 0.684ns 3.418ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { clk SegmentDisplay:inst2|seg_min1[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { clk {} clk~out0 {} SegmentDisplay:inst2|seg_min1[4] {} } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.973 ns" { clk MasterSelect:inst|clk1hz DigitalClock:inst1|timeClock DigitalClock:inst1|min[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.973 ns" { clk {} clk~out0 {} MasterSelect:inst|clk1hz {} DigitalClock:inst1|timeClock {} DigitalClock:inst1|min[3] {} } { 0.000ns 0.000ns 0.858ns 0.684ns 3.418ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalClock.vhd" 66 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/SegmentDisplay.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.180 ns" { DigitalClock:inst1|min[3] SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~21 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56 SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 SegmentDisplay:inst2|WideNor3~175 SegmentDisplay:inst2|Equal30~154 SegmentDisplay:inst2|Selector23~153 SegmentDisplay:inst2|seg_min1[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "14.180 ns" { DigitalClock:inst1|min[3] {} SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 {} SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 {} SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 {} SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 {} SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 {} SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 {} SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34 {} SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1 {} SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1 {} SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1 {} SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 {} SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[26]~21 {} SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60 {} SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56 {} SegmentDisplay:inst2|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 {} SegmentDisplay:inst2|WideNor3~175 {} SegmentDisplay:inst2|Equal30~154 {} SegmentDisplay:inst2|Selector23~153 {} SegmentDisplay:inst2|seg_min1[4] {} } { 0.000ns 0.463ns 0.000ns 0.600ns 0.000ns 0.000ns 0.000ns 0.649ns 0.964ns 0.000ns 0.000ns 0.000ns 1.147ns 0.642ns 0.000ns 0.000ns 1.090ns 1.128ns 1.034ns 1.002ns } { 0.000ns 0.382ns 0.538ns 0.382ns 0.071ns 0.071ns 0.538ns 0.101ns 0.509ns 0.071ns 0.071ns 0.538ns 0.101ns 0.499ns 0.157ns 0.549ns 0.258ns 0.101ns 0.101ns 0.423ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { clk SegmentDisplay:inst2|seg_min1[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { clk {} clk~out0 {} SegmentDisplay:inst2|seg_min1[4] {} } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.973 ns" { clk MasterSelect:inst|clk1hz DigitalClock:inst1|timeClock DigitalClock:inst1|min[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.973 ns" { clk {} clk~out0 {} MasterSelect:inst|clk1hz {} DigitalClock:inst1|timeClock {} DigitalClock:inst1|min[3] {} } { 0.000ns 0.000ns 0.858ns 0.684ns 3.418ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sw0 register DigitalClock:inst1\|sec\[0\] register DigitalClock:inst1\|min\[1\] 225.53 MHz 4.434 ns Internal " "Info: Clock \"sw0\" has Internal fmax of 225.53 MHz between source register \"DigitalClock:inst1\|sec\[0\]\" and destination register \"DigitalClock:inst1\|min\[1\]\" (period= 4.434 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.065 ns + Longest register register " "Info: + Longest register to register delay is 4.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DigitalClock:inst1\|sec\[0\] 1 REG LC_X20_Y7_N1 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y7_N1; Fanout = 12; REG Node = 'DigitalClock:inst1\|sec\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigitalClock:inst1|sec[0] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalClock.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.522 ns) 1.228 ns DigitalClock:inst1\|LessThan0~95 2 COMB LC_X19_Y7_N6 1 " "Info: 2: + IC(0.706 ns) + CELL(0.522 ns) = 1.228 ns; Loc. = LC_X19_Y7_N6; Fanout = 1; COMB Node = 'DigitalClock:inst1\|LessThan0~95'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.228 ns" { DigitalClock:inst1|sec[0] DigitalClock:inst1|LessThan0~95 } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalClock.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.101 ns) 1.707 ns DigitalClock:inst1\|LessThan0~96 3 COMB LC_X19_Y7_N5 8 " "Info: 3: + IC(0.378 ns) + CELL(0.101 ns) = 1.707 ns; Loc. = LC_X19_Y7_N5; Fanout = 8; COMB Node = 'DigitalClock:inst1\|LessThan0~96'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { DigitalClock:inst1|LessThan0~95 DigitalClock:inst1|LessThan0~96 } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalClock.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.101 ns) 2.891 ns DigitalClock:inst1\|min\[5\]~241 4 COMB LC_X19_Y11_N7 6 " "Info: 4: + IC(1.083 ns) + CELL(0.101 ns) = 2.891 ns; Loc. = LC_X19_Y11_N7; Fanout = 6; COMB Node = 'DigitalClock:inst1\|min\[5\]~241'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.184 ns" { DigitalClock:inst1|LessThan0~96 DigitalClock:inst1|min[5]~241 } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalClock.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.767 ns) 4.065 ns DigitalClock:inst1\|min\[1\] 5 REG LC_X19_Y11_N2 12 " "Info: 5: + IC(0.407 ns) + CELL(0.767 ns) = 4.065 ns; Loc. = LC_X19_Y11_N2; Fanout = 12; REG Node = 'DigitalClock:inst1\|min\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.174 ns" { DigitalClock:inst1|min[5]~241 DigitalClock:inst1|min[1] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalClock.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.491 ns ( 36.68 % ) " "Info: Total cell delay = 1.491 ns ( 36.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.574 ns ( 63.32 % ) " "Info: Total interconnect delay = 2.574 ns ( 63.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.065 ns" { DigitalClock:inst1|sec[0] DigitalClock:inst1|LessThan0~95 DigitalClock:inst1|LessThan0~96 DigitalClock:inst1|min[5]~241 DigitalClock:inst1|min[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.065 ns" { DigitalClock:inst1|sec[0] {} DigitalClock:inst1|LessThan0~95 {} DigitalClock:inst1|LessThan0~96 {} DigitalClock:inst1|min[5]~241 {} DigitalClock:inst1|min[1] {} } { 0.000ns 0.706ns 0.378ns 1.083ns 0.407ns } { 0.000ns 0.522ns 0.101ns 0.101ns 0.767ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.138 ns - Smallest " "Info: - Smallest clock skew is -0.138 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw0 destination 11.816 ns + Shortest register " "Info: + Shortest clock path from clock \"sw0\" to destination register is 11.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw0 1 CLK PIN_F18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F18; Fanout = 2; CLK Node = 'sw0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw0 } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalWatch.bdf" { { 192 -32 136 208 "sw0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.513 ns) + CELL(0.827 ns) 6.639 ns MasterSelect:inst\|mode\[0\] 2 REG LC_X11_Y8_N6 3 " "Info: 2: + IC(4.513 ns) + CELL(0.827 ns) = 6.639 ns; Loc. = LC_X11_Y8_N6; Fanout = 3; REG Node = 'MasterSelect:inst\|mode\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.340 ns" { sw0 MasterSelect:inst|mode[0] } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/MasterSelect.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.101 ns) 7.228 ns DigitalClock:inst1\|Equal0~13 3 COMB LC_X11_Y8_N0 4 " "Info: 3: + IC(0.488 ns) + CELL(0.101 ns) = 7.228 ns; Loc. = LC_X11_Y8_N0; Fanout = 4; COMB Node = 'DigitalClock:inst1\|Equal0~13'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { MasterSelect:inst|mode[0] DigitalClock:inst1|Equal0~13 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.101 ns) 7.769 ns DigitalClock:inst1\|timeClock 4 COMB LC_X11_Y8_N4 17 " "Info: 4: + IC(0.440 ns) + CELL(0.101 ns) = 7.769 ns; Loc. = LC_X11_Y8_N4; Fanout = 17; COMB Node = 'DigitalClock:inst1\|timeClock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { DigitalClock:inst1|Equal0~13 DigitalClock:inst1|timeClock } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalClock.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.418 ns) + CELL(0.629 ns) 11.816 ns DigitalClock:inst1\|min\[1\] 5 REG LC_X19_Y11_N2 12 " "Info: 5: + IC(3.418 ns) + CELL(0.629 ns) = 11.816 ns; Loc. = LC_X19_Y11_N2; Fanout = 12; REG Node = 'DigitalClock:inst1\|min\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.047 ns" { DigitalClock:inst1|timeClock DigitalClock:inst1|min[1] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalClock.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.957 ns ( 25.03 % ) " "Info: Total cell delay = 2.957 ns ( 25.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.859 ns ( 74.97 % ) " "Info: Total interconnect delay = 8.859 ns ( 74.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.816 ns" { sw0 MasterSelect:inst|mode[0] DigitalClock:inst1|Equal0~13 DigitalClock:inst1|timeClock DigitalClock:inst1|min[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "11.816 ns" { sw0 {} sw0~out0 {} MasterSelect:inst|mode[0] {} DigitalClock:inst1|Equal0~13 {} DigitalClock:inst1|timeClock {} DigitalClock:inst1|min[1] {} } { 0.000ns 0.000ns 4.513ns 0.488ns 0.440ns 3.418ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw0 source 11.954 ns - Longest register " "Info: - Longest clock path from clock \"sw0\" to source register is 11.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw0 1 CLK PIN_F18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F18; Fanout = 2; CLK Node = 'sw0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw0 } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalWatch.bdf" { { 192 -32 136 208 "sw0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.513 ns) + CELL(0.827 ns) 6.639 ns MasterSelect:inst\|mode\[1\] 2 REG LC_X11_Y8_N7 2 " "Info: 2: + IC(4.513 ns) + CELL(0.827 ns) = 6.639 ns; Loc. = LC_X11_Y8_N7; Fanout = 2; REG Node = 'MasterSelect:inst\|mode\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.340 ns" { sw0 MasterSelect:inst|mode[1] } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/MasterSelect.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.512 ns) + CELL(0.258 ns) 7.409 ns DigitalClock:inst1\|Equal0~13 3 COMB LC_X11_Y8_N0 4 " "Info: 3: + IC(0.512 ns) + CELL(0.258 ns) = 7.409 ns; Loc. = LC_X11_Y8_N0; Fanout = 4; COMB Node = 'DigitalClock:inst1\|Equal0~13'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { MasterSelect:inst|mode[1] DigitalClock:inst1|Equal0~13 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.101 ns) 7.950 ns DigitalClock:inst1\|timeClock 4 COMB LC_X11_Y8_N4 17 " "Info: 4: + IC(0.440 ns) + CELL(0.101 ns) = 7.950 ns; Loc. = LC_X11_Y8_N4; Fanout = 17; COMB Node = 'DigitalClock:inst1\|timeClock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { DigitalClock:inst1|Equal0~13 DigitalClock:inst1|timeClock } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalClock.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.375 ns) + CELL(0.629 ns) 11.954 ns DigitalClock:inst1\|sec\[0\] 5 REG LC_X20_Y7_N1 12 " "Info: 5: + IC(3.375 ns) + CELL(0.629 ns) = 11.954 ns; Loc. = LC_X20_Y7_N1; Fanout = 12; REG Node = 'DigitalClock:inst1\|sec\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.004 ns" { DigitalClock:inst1|timeClock DigitalClock:inst1|sec[0] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalClock.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.114 ns ( 26.05 % ) " "Info: Total cell delay = 3.114 ns ( 26.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.840 ns ( 73.95 % ) " "Info: Total interconnect delay = 8.840 ns ( 73.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.954 ns" { sw0 MasterSelect:inst|mode[1] DigitalClock:inst1|Equal0~13 DigitalClock:inst1|timeClock DigitalClock:inst1|sec[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "11.954 ns" { sw0 {} sw0~out0 {} MasterSelect:inst|mode[1] {} DigitalClock:inst1|Equal0~13 {} DigitalClock:inst1|timeClock {} DigitalClock:inst1|sec[0] {} } { 0.000ns 0.000ns 4.513ns 0.512ns 0.440ns 3.375ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.816 ns" { sw0 MasterSelect:inst|mode[0] DigitalClock:inst1|Equal0~13 DigitalClock:inst1|timeClock DigitalClock:inst1|min[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "11.816 ns" { sw0 {} sw0~out0 {} MasterSelect:inst|mode[0] {} DigitalClock:inst1|Equal0~13 {} DigitalClock:inst1|timeClock {} DigitalClock:inst1|min[1] {} } { 0.000ns 0.000ns 4.513ns 0.488ns 0.440ns 3.418ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.101ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.954 ns" { sw0 MasterSelect:inst|mode[1] DigitalClock:inst1|Equal0~13 DigitalClock:inst1|timeClock DigitalClock:inst1|sec[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "11.954 ns" { sw0 {} sw0~out0 {} MasterSelect:inst|mode[1] {} DigitalClock:inst1|Equal0~13 {} DigitalClock:inst1|timeClock {} DigitalClock:inst1|sec[0] {} } { 0.000ns 0.000ns 4.513ns 0.512ns 0.440ns 3.375ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.101ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalClock.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalClock.vhd" 66 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.065 ns" { DigitalClock:inst1|sec[0] DigitalClock:inst1|LessThan0~95 DigitalClock:inst1|LessThan0~96 DigitalClock:inst1|min[5]~241 DigitalClock:inst1|min[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.065 ns" { DigitalClock:inst1|sec[0] {} DigitalClock:inst1|LessThan0~95 {} DigitalClock:inst1|LessThan0~96 {} DigitalClock:inst1|min[5]~241 {} DigitalClock:inst1|min[1] {} } { 0.000ns 0.706ns 0.378ns 1.083ns 0.407ns } { 0.000ns 0.522ns 0.101ns 0.101ns 0.767ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.816 ns" { sw0 MasterSelect:inst|mode[0] DigitalClock:inst1|Equal0~13 DigitalClock:inst1|timeClock DigitalClock:inst1|min[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "11.816 ns" { sw0 {} sw0~out0 {} MasterSelect:inst|mode[0] {} DigitalClock:inst1|Equal0~13 {} DigitalClock:inst1|timeClock {} DigitalClock:inst1|min[1] {} } { 0.000ns 0.000ns 4.513ns 0.488ns 0.440ns 3.418ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.101ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.954 ns" { sw0 MasterSelect:inst|mode[1] DigitalClock:inst1|Equal0~13 DigitalClock:inst1|timeClock DigitalClock:inst1|sec[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "11.954 ns" { sw0 {} sw0~out0 {} MasterSelect:inst|mode[1] {} DigitalClock:inst1|Equal0~13 {} DigitalClock:inst1|timeClock {} DigitalClock:inst1|sec[0] {} } { 0.000ns 0.000ns 4.513ns 0.512ns 0.440ns 3.375ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.101ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sw2 register DigitalClock:inst1\|sec\[0\] register DigitalClock:inst1\|min\[1\] 235.13 MHz 4.253 ns Internal " "Info: Clock \"sw2\" has Internal fmax of 235.13 MHz between source register \"DigitalClock:inst1\|sec\[0\]\" and destination register \"DigitalClock:inst1\|min\[1\]\" (period= 4.253 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.065 ns + Longest register register " "Info: + Longest register to register delay is 4.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DigitalClock:inst1\|sec\[0\] 1 REG LC_X20_Y7_N1 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y7_N1; Fanout = 12; REG Node = 'DigitalClock:inst1\|sec\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigitalClock:inst1|sec[0] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalClock.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.522 ns) 1.228 ns DigitalClock:inst1\|LessThan0~95 2 COMB LC_X19_Y7_N6 1 " "Info: 2: + IC(0.706 ns) + CELL(0.522 ns) = 1.228 ns; Loc. = LC_X19_Y7_N6; Fanout = 1; COMB Node = 'DigitalClock:inst1\|LessThan0~95'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.228 ns" { DigitalClock:inst1|sec[0] DigitalClock:inst1|LessThan0~95 } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalClock.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.101 ns) 1.707 ns DigitalClock:inst1\|LessThan0~96 3 COMB LC_X19_Y7_N5 8 " "Info: 3: + IC(0.378 ns) + CELL(0.101 ns) = 1.707 ns; Loc. = LC_X19_Y7_N5; Fanout = 8; COMB Node = 'DigitalClock:inst1\|LessThan0~96'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { DigitalClock:inst1|LessThan0~95 DigitalClock:inst1|LessThan0~96 } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalClock.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.101 ns) 2.891 ns DigitalClock:inst1\|min\[5\]~241 4 COMB LC_X19_Y11_N7 6 " "Info: 4: + IC(1.083 ns) + CELL(0.101 ns) = 2.891 ns; Loc. = LC_X19_Y11_N7; Fanout = 6; COMB Node = 'DigitalClock:inst1\|min\[5\]~241'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.184 ns" { DigitalClock:inst1|LessThan0~96 DigitalClock:inst1|min[5]~241 } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalClock.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.767 ns) 4.065 ns DigitalClock:inst1\|min\[1\] 5 REG LC_X19_Y11_N2 12 " "Info: 5: + IC(0.407 ns) + CELL(0.767 ns) = 4.065 ns; Loc. = LC_X19_Y11_N2; Fanout = 12; REG Node = 'DigitalClock:inst1\|min\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.174 ns" { DigitalClock:inst1|min[5]~241 DigitalClock:inst1|min[1] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalClock.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.491 ns ( 36.68 % ) " "Info: Total cell delay = 1.491 ns ( 36.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.574 ns ( 63.32 % ) " "Info: Total interconnect delay = 2.574 ns ( 63.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.065 ns" { DigitalClock:inst1|sec[0] DigitalClock:inst1|LessThan0~95 DigitalClock:inst1|LessThan0~96 DigitalClock:inst1|min[5]~241 DigitalClock:inst1|min[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.065 ns" { DigitalClock:inst1|sec[0] {} DigitalClock:inst1|LessThan0~95 {} DigitalClock:inst1|LessThan0~96 {} DigitalClock:inst1|min[5]~241 {} DigitalClock:inst1|min[1] {} } { 0.000ns 0.706ns 0.378ns 1.083ns 0.407ns } { 0.000ns 0.522ns 0.101ns 0.101ns 0.767ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.043 ns - Smallest " "Info: - Smallest clock skew is 0.043 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw2 destination 8.769 ns + Shortest register " "Info: + Shortest clock path from clock \"sw2\" to destination register is 8.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw2 1 CLK PIN_F16 1 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F16; Fanout = 1; CLK Node = 'sw2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw2 } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalWatch.bdf" { { 272 -32 136 288 "sw2" "" } { 200 136 385 280 "sw2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.033 ns) + CELL(0.390 ns) 4.722 ns DigitalClock:inst1\|timeClock 2 COMB LC_X11_Y8_N4 17 " "Info: 2: + IC(3.033 ns) + CELL(0.390 ns) = 4.722 ns; Loc. = LC_X11_Y8_N4; Fanout = 17; COMB Node = 'DigitalClock:inst1\|timeClock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.423 ns" { sw2 DigitalClock:inst1|timeClock } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalClock.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.418 ns) + CELL(0.629 ns) 8.769 ns DigitalClock:inst1\|min\[1\] 3 REG LC_X19_Y11_N2 12 " "Info: 3: + IC(3.418 ns) + CELL(0.629 ns) = 8.769 ns; Loc. = LC_X19_Y11_N2; Fanout = 12; REG Node = 'DigitalClock:inst1\|min\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.047 ns" { DigitalClock:inst1|timeClock DigitalClock:inst1|min[1] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalClock.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.318 ns ( 26.43 % ) " "Info: Total cell delay = 2.318 ns ( 26.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.451 ns ( 73.57 % ) " "Info: Total interconnect delay = 6.451 ns ( 73.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.769 ns" { sw2 DigitalClock:inst1|timeClock DigitalClock:inst1|min[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.769 ns" { sw2 {} sw2~out0 {} DigitalClock:inst1|timeClock {} DigitalClock:inst1|min[1] {} } { 0.000ns 0.000ns 3.033ns 3.418ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw2 source 8.726 ns - Longest register " "Info: - Longest clock path from clock \"sw2\" to source register is 8.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw2 1 CLK PIN_F16 1 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F16; Fanout = 1; CLK Node = 'sw2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw2 } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalWatch.bdf" { { 272 -32 136 288 "sw2" "" } { 200 136 385 280 "sw2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.033 ns) + CELL(0.390 ns) 4.722 ns DigitalClock:inst1\|timeClock 2 COMB LC_X11_Y8_N4 17 " "Info: 2: + IC(3.033 ns) + CELL(0.390 ns) = 4.722 ns; Loc. = LC_X11_Y8_N4; Fanout = 17; COMB Node = 'DigitalClock:inst1\|timeClock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.423 ns" { sw2 DigitalClock:inst1|timeClock } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalClock.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.375 ns) + CELL(0.629 ns) 8.726 ns DigitalClock:inst1\|sec\[0\] 3 REG LC_X20_Y7_N1 12 " "Info: 3: + IC(3.375 ns) + CELL(0.629 ns) = 8.726 ns; Loc. = LC_X20_Y7_N1; Fanout = 12; REG Node = 'DigitalClock:inst1\|sec\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.004 ns" { DigitalClock:inst1|timeClock DigitalClock:inst1|sec[0] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalClock.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.318 ns ( 26.56 % ) " "Info: Total cell delay = 2.318 ns ( 26.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.408 ns ( 73.44 % ) " "Info: Total interconnect delay = 6.408 ns ( 73.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.726 ns" { sw2 DigitalClock:inst1|timeClock DigitalClock:inst1|sec[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.726 ns" { sw2 {} sw2~out0 {} DigitalClock:inst1|timeClock {} DigitalClock:inst1|sec[0] {} } { 0.000ns 0.000ns 3.033ns 3.375ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.769 ns" { sw2 DigitalClock:inst1|timeClock DigitalClock:inst1|min[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.769 ns" { sw2 {} sw2~out0 {} DigitalClock:inst1|timeClock {} DigitalClock:inst1|min[1] {} } { 0.000ns 0.000ns 3.033ns 3.418ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.726 ns" { sw2 DigitalClock:inst1|timeClock DigitalClock:inst1|sec[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.726 ns" { sw2 {} sw2~out0 {} DigitalClock:inst1|timeClock {} DigitalClock:inst1|sec[0] {} } { 0.000ns 0.000ns 3.033ns 3.375ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalClock.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalClock.vhd" 66 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.065 ns" { DigitalClock:inst1|sec[0] DigitalClock:inst1|LessThan0~95 DigitalClock:inst1|LessThan0~96 DigitalClock:inst1|min[5]~241 DigitalClock:inst1|min[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.065 ns" { DigitalClock:inst1|sec[0] {} DigitalClock:inst1|LessThan0~95 {} DigitalClock:inst1|LessThan0~96 {} DigitalClock:inst1|min[5]~241 {} DigitalClock:inst1|min[1] {} } { 0.000ns 0.706ns 0.378ns 1.083ns 0.407ns } { 0.000ns 0.522ns 0.101ns 0.101ns 0.767ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.769 ns" { sw2 DigitalClock:inst1|timeClock DigitalClock:inst1|min[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.769 ns" { sw2 {} sw2~out0 {} DigitalClock:inst1|timeClock {} DigitalClock:inst1|min[1] {} } { 0.000ns 0.000ns 3.033ns 3.418ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.726 ns" { sw2 DigitalClock:inst1|timeClock DigitalClock:inst1|sec[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.726 ns" { sw2 {} sw2~out0 {} DigitalClock:inst1|timeClock {} DigitalClock:inst1|sec[0] {} } { 0.000ns 0.000ns 3.033ns 3.375ns } { 0.000ns 1.299ns 0.390ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "sw1 register register MasterSelect:inst\|set_time\[1\] MasterSelect:inst\|set_time\[0\] 320.1 MHz Internal " "Info: Clock \"sw1\" Internal fmax is restricted to 320.1 MHz between source register \"MasterSelect:inst\|set_time\[1\]\" and destination register \"MasterSelect:inst\|set_time\[0\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.562 ns 1.562 ns 3.124 ns " "Info: fmax restricted to Clock High delay (1.562 ns) plus Clock Low delay (1.562 ns) : restricted to 3.124 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.094 ns + Longest register register " "Info: + Longest register to register delay is 1.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MasterSelect:inst\|set_time\[1\] 1 REG LC_X11_Y8_N5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y8_N5; Fanout = 6; REG Node = 'MasterSelect:inst\|set_time\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MasterSelect:inst|set_time[1] } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/MasterSelect.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.557 ns) + CELL(0.537 ns) 1.094 ns MasterSelect:inst\|set_time\[0\] 2 REG LC_X11_Y8_N9 6 " "Info: 2: + IC(0.557 ns) + CELL(0.537 ns) = 1.094 ns; Loc. = LC_X11_Y8_N9; Fanout = 6; REG Node = 'MasterSelect:inst\|set_time\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { MasterSelect:inst|set_time[1] MasterSelect:inst|set_time[0] } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/MasterSelect.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 49.09 % ) " "Info: Total cell delay = 0.537 ns ( 49.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.557 ns ( 50.91 % ) " "Info: Total interconnect delay = 0.557 ns ( 50.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { MasterSelect:inst|set_time[1] MasterSelect:inst|set_time[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "1.094 ns" { MasterSelect:inst|set_time[1] {} MasterSelect:inst|set_time[0] {} } { 0.000ns 0.557ns } { 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw1 destination 6.441 ns + Shortest register " "Info: + Shortest clock path from clock \"sw1\" to destination register is 6.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw1 1 CLK PIN_F17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F17; Fanout = 3; CLK Node = 'sw1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw1 } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalWatch.bdf" { { 208 -32 136 224 "sw1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.513 ns) + CELL(0.629 ns) 6.441 ns MasterSelect:inst\|set_time\[0\] 2 REG LC_X11_Y8_N9 6 " "Info: 2: + IC(4.513 ns) + CELL(0.629 ns) = 6.441 ns; Loc. = LC_X11_Y8_N9; Fanout = 6; REG Node = 'MasterSelect:inst\|set_time\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.142 ns" { sw1 MasterSelect:inst|set_time[0] } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/MasterSelect.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 29.93 % ) " "Info: Total cell delay = 1.928 ns ( 29.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.513 ns ( 70.07 % ) " "Info: Total interconnect delay = 4.513 ns ( 70.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.441 ns" { sw1 MasterSelect:inst|set_time[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.441 ns" { sw1 {} sw1~out0 {} MasterSelect:inst|set_time[0] {} } { 0.000ns 0.000ns 4.513ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw1 source 6.441 ns - Longest register " "Info: - Longest clock path from clock \"sw1\" to source register is 6.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw1 1 CLK PIN_F17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F17; Fanout = 3; CLK Node = 'sw1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw1 } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalWatch.bdf" { { 208 -32 136 224 "sw1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.513 ns) + CELL(0.629 ns) 6.441 ns MasterSelect:inst\|set_time\[1\] 2 REG LC_X11_Y8_N5 6 " "Info: 2: + IC(4.513 ns) + CELL(0.629 ns) = 6.441 ns; Loc. = LC_X11_Y8_N5; Fanout = 6; REG Node = 'MasterSelect:inst\|set_time\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.142 ns" { sw1 MasterSelect:inst|set_time[1] } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/MasterSelect.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 29.93 % ) " "Info: Total cell delay = 1.928 ns ( 29.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.513 ns ( 70.07 % ) " "Info: Total interconnect delay = 4.513 ns ( 70.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.441 ns" { sw1 MasterSelect:inst|set_time[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.441 ns" { sw1 {} sw1~out0 {} MasterSelect:inst|set_time[1] {} } { 0.000ns 0.000ns 4.513ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.441 ns" { sw1 MasterSelect:inst|set_time[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.441 ns" { sw1 {} sw1~out0 {} MasterSelect:inst|set_time[0] {} } { 0.000ns 0.000ns 4.513ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.441 ns" { sw1 MasterSelect:inst|set_time[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.441 ns" { sw1 {} sw1~out0 {} MasterSelect:inst|set_time[1] {} } { 0.000ns 0.000ns 4.513ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/MasterSelect.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/MasterSelect.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { MasterSelect:inst|set_time[1] MasterSelect:inst|set_time[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "1.094 ns" { MasterSelect:inst|set_time[1] {} MasterSelect:inst|set_time[0] {} } { 0.000ns 0.557ns } { 0.000ns 0.537ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.441 ns" { sw1 MasterSelect:inst|set_time[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.441 ns" { sw1 {} sw1~out0 {} MasterSelect:inst|set_time[0] {} } { 0.000ns 0.000ns 4.513ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.441 ns" { sw1 MasterSelect:inst|set_time[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.441 ns" { sw1 {} sw1~out0 {} MasterSelect:inst|set_time[1] {} } { 0.000ns 0.000ns 4.513ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MasterSelect:inst|set_time[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { MasterSelect:inst|set_time[0] {} } {  } {  } "" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/MasterSelect.vhd" 53 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "sw0 34 " "Warning: Circuit may not operate. Detected 34 non-operational path(s) clocked by clock \"sw0\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MasterSelect:inst\|mode\[0\] DigitalClock:inst1\|min\[1\] sw0 1.578 ns " "Info: Found hold time violation between source  pin or register \"MasterSelect:inst\|mode\[0\]\" and destination pin or register \"DigitalClock:inst1\|min\[1\]\" for clock \"sw0\" (Hold time is 1.578 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.556 ns + Largest " "Info: + Largest clock skew is 5.556 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw0 destination 11.997 ns + Longest register " "Info: + Longest clock path from clock \"sw0\" to destination register is 11.997 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw0 1 CLK PIN_F18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F18; Fanout = 2; CLK Node = 'sw0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw0 } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalWatch.bdf" { { 192 -32 136 208 "sw0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.513 ns) + CELL(0.827 ns) 6.639 ns MasterSelect:inst\|mode\[1\] 2 REG LC_X11_Y8_N7 2 " "Info: 2: + IC(4.513 ns) + CELL(0.827 ns) = 6.639 ns; Loc. = LC_X11_Y8_N7; Fanout = 2; REG Node = 'MasterSelect:inst\|mode\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.340 ns" { sw0 MasterSelect:inst|mode[1] } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/MasterSelect.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.512 ns) + CELL(0.258 ns) 7.409 ns DigitalClock:inst1\|Equal0~13 3 COMB LC_X11_Y8_N0 4 " "Info: 3: + IC(0.512 ns) + CELL(0.258 ns) = 7.409 ns; Loc. = LC_X11_Y8_N0; Fanout = 4; COMB Node = 'DigitalClock:inst1\|Equal0~13'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { MasterSelect:inst|mode[1] DigitalClock:inst1|Equal0~13 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.101 ns) 7.950 ns DigitalClock:inst1\|timeClock 4 COMB LC_X11_Y8_N4 17 " "Info: 4: + IC(0.440 ns) + CELL(0.101 ns) = 7.950 ns; Loc. = LC_X11_Y8_N4; Fanout = 17; COMB Node = 'DigitalClock:inst1\|timeClock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { DigitalClock:inst1|Equal0~13 DigitalClock:inst1|timeClock } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalClock.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.418 ns) + CELL(0.629 ns) 11.997 ns DigitalClock:inst1\|min\[1\] 5 REG LC_X19_Y11_N2 12 " "Info: 5: + IC(3.418 ns) + CELL(0.629 ns) = 11.997 ns; Loc. = LC_X19_Y11_N2; Fanout = 12; REG Node = 'DigitalClock:inst1\|min\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.047 ns" { DigitalClock:inst1|timeClock DigitalClock:inst1|min[1] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalClock.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.114 ns ( 25.96 % ) " "Info: Total cell delay = 3.114 ns ( 25.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.883 ns ( 74.04 % ) " "Info: Total interconnect delay = 8.883 ns ( 74.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.997 ns" { sw0 MasterSelect:inst|mode[1] DigitalClock:inst1|Equal0~13 DigitalClock:inst1|timeClock DigitalClock:inst1|min[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "11.997 ns" { sw0 {} sw0~out0 {} MasterSelect:inst|mode[1] {} DigitalClock:inst1|Equal0~13 {} DigitalClock:inst1|timeClock {} DigitalClock:inst1|min[1] {} } { 0.000ns 0.000ns 4.513ns 0.512ns 0.440ns 3.418ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw0 source 6.441 ns - Shortest register " "Info: - Shortest clock path from clock \"sw0\" to source register is 6.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw0 1 CLK PIN_F18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F18; Fanout = 2; CLK Node = 'sw0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw0 } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalWatch.bdf" { { 192 -32 136 208 "sw0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.513 ns) + CELL(0.629 ns) 6.441 ns MasterSelect:inst\|mode\[0\] 2 REG LC_X11_Y8_N6 3 " "Info: 2: + IC(4.513 ns) + CELL(0.629 ns) = 6.441 ns; Loc. = LC_X11_Y8_N6; Fanout = 3; REG Node = 'MasterSelect:inst\|mode\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.142 ns" { sw0 MasterSelect:inst|mode[0] } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/MasterSelect.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 29.93 % ) " "Info: Total cell delay = 1.928 ns ( 29.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.513 ns ( 70.07 % ) " "Info: Total interconnect delay = 4.513 ns ( 70.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.441 ns" { sw0 MasterSelect:inst|mode[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.441 ns" { sw0 {} sw0~out0 {} MasterSelect:inst|mode[0] {} } { 0.000ns 0.000ns 4.513ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.997 ns" { sw0 MasterSelect:inst|mode[1] DigitalClock:inst1|Equal0~13 DigitalClock:inst1|timeClock DigitalClock:inst1|min[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "11.997 ns" { sw0 {} sw0~out0 {} MasterSelect:inst|mode[1] {} DigitalClock:inst1|Equal0~13 {} DigitalClock:inst1|timeClock {} DigitalClock:inst1|min[1] {} } { 0.000ns 0.000ns 4.513ns 0.512ns 0.440ns 3.418ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.101ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.441 ns" { sw0 MasterSelect:inst|mode[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.441 ns" { sw0 {} sw0~out0 {} MasterSelect:inst|mode[0] {} } { 0.000ns 0.000ns 4.513ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns - " "Info: - Micro clock to output delay of source is 0.198 ns" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/MasterSelect.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.793 ns - Shortest register register " "Info: - Shortest register to register delay is 3.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MasterSelect:inst\|mode\[0\] 1 REG LC_X11_Y8_N6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y8_N6; Fanout = 3; REG Node = 'MasterSelect:inst\|mode\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MasterSelect:inst|mode[0] } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/MasterSelect.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.101 ns) 0.589 ns DigitalClock:inst1\|Equal0~13 2 COMB LC_X11_Y8_N0 4 " "Info: 2: + IC(0.488 ns) + CELL(0.101 ns) = 0.589 ns; Loc. = LC_X11_Y8_N0; Fanout = 4; COMB Node = 'DigitalClock:inst1\|Equal0~13'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { MasterSelect:inst|mode[0] DigitalClock:inst1|Equal0~13 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.772 ns) + CELL(0.258 ns) 2.619 ns DigitalClock:inst1\|min\[5\]~241 3 COMB LC_X19_Y11_N7 6 " "Info: 3: + IC(1.772 ns) + CELL(0.258 ns) = 2.619 ns; Loc. = LC_X19_Y11_N7; Fanout = 6; COMB Node = 'DigitalClock:inst1\|min\[5\]~241'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.030 ns" { DigitalClock:inst1|Equal0~13 DigitalClock:inst1|min[5]~241 } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalClock.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.767 ns) 3.793 ns DigitalClock:inst1\|min\[1\] 4 REG LC_X19_Y11_N2 12 " "Info: 4: + IC(0.407 ns) + CELL(0.767 ns) = 3.793 ns; Loc. = LC_X19_Y11_N2; Fanout = 12; REG Node = 'DigitalClock:inst1\|min\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.174 ns" { DigitalClock:inst1|min[5]~241 DigitalClock:inst1|min[1] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalClock.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.126 ns ( 29.69 % ) " "Info: Total cell delay = 1.126 ns ( 29.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.667 ns ( 70.31 % ) " "Info: Total interconnect delay = 2.667 ns ( 70.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.793 ns" { MasterSelect:inst|mode[0] DigitalClock:inst1|Equal0~13 DigitalClock:inst1|min[5]~241 DigitalClock:inst1|min[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.793 ns" { MasterSelect:inst|mode[0] {} DigitalClock:inst1|Equal0~13 {} DigitalClock:inst1|min[5]~241 {} DigitalClock:inst1|min[1] {} } { 0.000ns 0.488ns 1.772ns 0.407ns } { 0.000ns 0.101ns 0.258ns 0.767ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalClock.vhd" 66 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.997 ns" { sw0 MasterSelect:inst|mode[1] DigitalClock:inst1|Equal0~13 DigitalClock:inst1|timeClock DigitalClock:inst1|min[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "11.997 ns" { sw0 {} sw0~out0 {} MasterSelect:inst|mode[1] {} DigitalClock:inst1|Equal0~13 {} DigitalClock:inst1|timeClock {} DigitalClock:inst1|min[1] {} } { 0.000ns 0.000ns 4.513ns 0.512ns 0.440ns 3.418ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.101ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.441 ns" { sw0 MasterSelect:inst|mode[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.441 ns" { sw0 {} sw0~out0 {} MasterSelect:inst|mode[0] {} } { 0.000ns 0.000ns 4.513ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.793 ns" { MasterSelect:inst|mode[0] DigitalClock:inst1|Equal0~13 DigitalClock:inst1|min[5]~241 DigitalClock:inst1|min[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.793 ns" { MasterSelect:inst|mode[0] {} DigitalClock:inst1|Equal0~13 {} DigitalClock:inst1|min[5]~241 {} DigitalClock:inst1|min[1] {} } { 0.000ns 0.488ns 1.772ns 0.407ns } { 0.000ns 0.101ns 0.258ns 0.767ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg_hour0\[6\] SegmentDisplay:inst2\|seg_hour0\[6\] 8.373 ns register " "Info: tco from clock \"clk\" to destination pin \"seg_hour0\[6\]\" through register \"SegmentDisplay:inst2\|seg_hour0\[6\]\" is 8.373 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.816 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 73 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 73; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalWatch.bdf" { { 176 -32 136 192 "clk" "" } { 120 632 688 136 "clk" "" } { 168 136 168 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.629 ns) 2.816 ns SegmentDisplay:inst2\|seg_hour0\[6\] 2 REG LC_X17_Y13_N8 2 " "Info: 2: + IC(0.888 ns) + CELL(0.629 ns) = 2.816 ns; Loc. = LC_X17_Y13_N8; Fanout = 2; REG Node = 'SegmentDisplay:inst2\|seg_hour0\[6\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { clk SegmentDisplay:inst2|seg_hour0[6] } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/SegmentDisplay.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 68.47 % ) " "Info: Total cell delay = 1.928 ns ( 68.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.888 ns ( 31.53 % ) " "Info: Total interconnect delay = 0.888 ns ( 31.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { clk SegmentDisplay:inst2|seg_hour0[6] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { clk {} clk~out0 {} SegmentDisplay:inst2|seg_hour0[6] {} } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/SegmentDisplay.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.359 ns + Longest register pin " "Info: + Longest register to pin delay is 5.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SegmentDisplay:inst2\|seg_hour0\[6\] 1 REG LC_X17_Y13_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y13_N8; Fanout = 2; REG Node = 'SegmentDisplay:inst2\|seg_hour0\[6\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SegmentDisplay:inst2|seg_hour0[6] } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/SegmentDisplay.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.494 ns) + CELL(1.865 ns) 5.359 ns seg_hour0\[6\] 2 PIN PIN_B6 0 " "Info: 2: + IC(3.494 ns) + CELL(1.865 ns) = 5.359 ns; Loc. = PIN_B6; Fanout = 0; PIN Node = 'seg_hour0\[6\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.359 ns" { SegmentDisplay:inst2|seg_hour0[6] seg_hour0[6] } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/DigitalWatch/DigitalWatchBDF/DigitalWatch.bdf" { { 144 920 1096 160 "seg_hour0\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.865 ns ( 34.80 % ) " "Info: Total cell delay = 1.865 ns ( 34.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.494 ns ( 65.20 % ) " "Info: Total interconnect delay = 3.494 ns ( 65.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.359 ns" { SegmentDisplay:inst2|seg_hour0[6] seg_hour0[6] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "5.359 ns" { SegmentDisplay:inst2|seg_hour0[6] {} seg_hour0[6] {} } { 0.000ns 3.494ns } { 0.000ns 1.865ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { clk SegmentDisplay:inst2|seg_hour0[6] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { clk {} clk~out0 {} SegmentDisplay:inst2|seg_hour0[6] {} } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.359 ns" { SegmentDisplay:inst2|seg_hour0[6] seg_hour0[6] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "5.359 ns" { SegmentDisplay:inst2|seg_hour0[6] {} seg_hour0[6] {} } { 0.000ns 3.494ns } { 0.000ns 1.865ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "127 " "Info: Peak virtual memory: 127 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 24 15:48:58 2009 " "Info: Processing ended: Tue Mar 24 15:48:58 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
