// Seed: 2172567672
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  logic [-1 : -1] id_3;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    output wor id_2,
    output tri id_3,
    input supply1 id_4,
    input tri0 id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7
  );
endmodule
module module_2 (
    output supply0 id_0,
    input tri id_1,
    output wor id_2
    , id_6,
    input wand id_3,
    input supply1 id_4
);
  wire id_7;
  wire id_8;
  ;
  logic id_9;
  ;
  bit id_10;
  assign id_9[1 : 1'b0] = -1;
  always @* id_10 = id_3 / -1;
  module_0 modCall_1 (
      id_7,
      id_6
  );
  wire id_11;
endmodule
