library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity g10_nextguess is
	port(TC_EN : in std_logic;
			TM_EN : in std_logic;
			TM_IN : in std_logic;
			CLK : in std_logic;
			TM_OUT : out std_logic);
end g10_nextguess;

architecture behaviour of g10_nextguess is

signal

component g10_possibility_table is
	port (TC_EN : in std_logic; --indexer
			TC_RST : in std_logic; 
			TM_IN : in std_logic;  -- array 
			TM_EN : in std_logic; 
			CLK : in std_logic;
			TC_LAST : out std_logic;
			TM_ADDR : out std_logic_vector (11 downto 0);
			TM_OUT : out std_logic);
end component;

begin

Gate1: g10_possibility_table port map()

end behaviour;
			