{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1610101489023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1610101489023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 08 17:24:48 2021 " "Processing started: Fri Jan 08 17:24:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1610101489023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1610101489023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off norm -c norm " "Command: quartus_map --read_settings_files=on --write_settings_files=off norm -c norm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1610101489024 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1610101489401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "norm.v 1 1 " "Found 1 design units, including 1 entities, in source file norm.v" { { "Info" "ISGN_ENTITY_NAME" "1 norm " "Found entity 1: norm" {  } { { "norm.v" "" { Text "E:/Quartus/norm/norm.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610101489463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610101489463 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sqrt.v(145) " "Verilog HDL warning at sqrt.v(145): extended using \"x\" or \"z\"" {  } { { "sqrt.v" "" { Text "E:/Quartus/norm/sqrt.v" 145 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1610101489465 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sqrt.v(165) " "Verilog HDL warning at sqrt.v(165): extended using \"x\" or \"z\"" {  } { { "sqrt.v" "" { Text "E:/Quartus/norm/sqrt.v" 165 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1610101489466 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sqrt.v(188) " "Verilog HDL warning at sqrt.v(188): extended using \"x\" or \"z\"" {  } { { "sqrt.v" "" { Text "E:/Quartus/norm/sqrt.v" 188 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1610101489466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt.v 8 8 " "Found 8 design units, including 8 entities, in source file sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt " "Found entity 1: sqrt" {  } { { "sqrt.v" "" { Text "E:/Quartus/norm/sqrt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610101489467 ""} { "Info" "ISGN_ENTITY_NAME" "2 DATAPATH " "Found entity 2: DATAPATH" {  } { { "sqrt.v" "" { Text "E:/Quartus/norm/sqrt.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610101489467 ""} { "Info" "ISGN_ENTITY_NAME" "3 ADDER " "Found entity 3: ADDER" {  } { { "sqrt.v" "" { Text "E:/Quartus/norm/sqrt.v" 210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610101489467 ""} { "Info" "ISGN_ENTITY_NAME" "4 MULTIPLIER " "Found entity 4: MULTIPLIER" {  } { { "sqrt.v" "" { Text "E:/Quartus/norm/sqrt.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610101489467 ""} { "Info" "ISGN_ENTITY_NAME" "5 DIVIDER " "Found entity 5: DIVIDER" {  } { { "sqrt.v" "" { Text "E:/Quartus/norm/sqrt.v" 226 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610101489467 ""} { "Info" "ISGN_ENTITY_NAME" "6 COMPARATOR " "Found entity 6: COMPARATOR" {  } { { "sqrt.v" "" { Text "E:/Quartus/norm/sqrt.v" 235 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610101489467 ""} { "Info" "ISGN_ENTITY_NAME" "7 SHIFTER " "Found entity 7: SHIFTER" {  } { { "sqrt.v" "" { Text "E:/Quartus/norm/sqrt.v" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610101489467 ""} { "Info" "ISGN_ENTITY_NAME" "8 CONTROLLER " "Found entity 8: CONTROLLER" {  } { { "sqrt.v" "" { Text "E:/Quartus/norm/sqrt.v" 258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610101489467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610101489467 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../QR/sq.v " "Can't analyze file -- file ../QR/sq.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1610101489470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sq.v 1 1 " "Found 1 design units, including 1 entities, in source file sq.v" { { "Info" "ISGN_ENTITY_NAME" "1 sq " "Found entity 1: sq" {  } { { "sq.v" "" { Text "E:/Quartus/norm/sq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610101489474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610101489474 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "norm " "Elaborating entity \"norm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1610101489502 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "DATA_OUT norm.v(16) " "Verilog HDL Port Connection error at norm.v(16): output or inout port \"DATA_OUT\" must be connected to a structural net expression" {  } { { "norm.v" "" { Text "E:/Quartus/norm/norm.v" 16 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Quartus II" 0 -1 1610101489504 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1610101489504 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Quartus/norm/output_files/norm.map.smsg " "Generated suppressed messages file E:/Quartus/norm/output_files/norm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1610101489545 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4615 " "Peak virtual memory: 4615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1610101489616 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan 08 17:24:49 2021 " "Processing ended: Fri Jan 08 17:24:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1610101489616 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1610101489616 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1610101489616 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1610101489616 ""}
