{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656445144300 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656445144301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 16:39:04 2022 " "Processing started: Tue Jun 28 16:39:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656445144301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445144301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EV22G5 -c EV22G5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off EV22G5 -c EV22G5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445144301 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1656445146453 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656445146454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/elatch.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/elatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 elatch16 " "Found entity 1: elatch16" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445152373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "modules/shifter.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445152373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux_k.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux_k.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_k " "Found entity 1: mux_k" {  } { { "modules/mux_k.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/mux_k.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445152373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152373 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux modules/mux.v " "Entity \"mux\" obtained from \"modules/mux.v\" instead of from Quartus Prime megafunction library" {  } { { "modules/mux.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1656445152382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "modules/mux.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445152382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/latch.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch16 " "Found entity 1: latch16" {  } { { "modules/latch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445152384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152384 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(23) " "Verilog HDL information at alu.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "modules/alu.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/alu.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656445152386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "modules/alu.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445152387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/rb.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/rb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RB " "Found entity 1: RB" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445152389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/eff32.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/eff32.v" { { "Info" "ISGN_ENTITY_NAME" "1 EFF32 " "Found entity 1: EFF32" {  } { { "modules/EFF32.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/EFF32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445152391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152391 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MIR.v(89) " "Verilog HDL information at MIR.v(89): always construct contains both blocking and non-blocking assignments" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 89 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656445152393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mir.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/mir.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIR " "Found entity 1: MIR" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445152394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/uctest.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/uctest.v" { { "Info" "ISGN_ENTITY_NAME" "1 UCtest " "Found entity 1: UCtest" {  } { { "modules/UCtest.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/UCtest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445152396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/eff24.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/eff24.v" { { "Info" "ISGN_ENTITY_NAME" "1 EFF24 " "Found entity 1: EFF24" {  } { { "modules/EFF24.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/EFF24.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445152399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152399 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pc.v(19) " "Verilog HDL information at pc.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656445152400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445152401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev22g5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev22g5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EV22G5 " "Found entity 1: EV22G5" {  } { { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445152402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "D:/intelFPGA/Projects/EV22G5/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445152404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program.v 1 1 " "Found 1 design units, including 1 entities, in source file program.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROGRAM " "Found entity 1: PROGRAM" {  } { { "PROGRAM.v" "" { Text "D:/intelFPGA/Projects/EV22G5/PROGRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445152407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data.v 1 1 " "Found 1 design units, including 1 entities, in source file data.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA " "Found entity 1: DATA" {  } { { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445152409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152409 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EV22G5 " "Elaborating entity \"EV22G5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1656445152496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:pll " "Elaborating entity \"PLL\" for hierarchy \"PLL:pll\"" {  } { { "EV22G5.bdf" "pll" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 256 -696 -376 480 "pll" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445152527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:pll\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "D:/intelFPGA/Projects/EV22G5/PLL.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445152590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:pll\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "D:/intelFPGA/Projects/EV22G5/PLL.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445152590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:pll\|altpll:altpll_component " "Instantiated megafunction \"PLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 100 " "Parameter \"clk0_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 100 " "Parameter \"clk1_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 250000 " "Parameter \"clk1_phase_shift\" = \"250000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 100 " "Parameter \"clk2_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 500000 " "Parameter \"clk2_phase_shift\" = \"500000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 100 " "Parameter \"clk3_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 750000 " "Parameter \"clk3_phase_shift\" = \"750000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152590 ""}  } { { "PLL.v" "" { Text "D:/intelFPGA/Projects/EV22G5/PLL.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656445152590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/intelFPGA/Projects/EV22G5/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445152664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445152664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EFF32 EFF32:OperandStage " "Elaborating entity \"EFF32\" for hierarchy \"EFF32:OperandStage\"" {  } { { "EV22G5.bdf" "OperandStage" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -232 1216 1384 -120 "OperandStage" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445152668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UCtest UCtest:uctest " "Elaborating entity \"UCtest\" for hierarchy \"UCtest:uctest\"" {  } { { "EV22G5.bdf" "uctest" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -40 -104 24 40 "uctest" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445152673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIR MIR:MIRstage " "Elaborating entity \"MIR\" for hierarchy \"MIR:MIRstage\"" {  } { { "EV22G5.bdf" "MIRstage" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -336 728 928 -224 "MIRstage" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445152675 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "MIR.v(94) " "Verilog HDL Case Statement information at MIR.v(94): all case item expressions in this case statement are onehot" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 94 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1656445152677 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM0.data_a 0 MIR.v(9) " "Net \"ROM0.data_a\" at MIR.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656445152677 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM0.waddr_a 0 MIR.v(9) " "Net \"ROM0.waddr_a\" at MIR.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656445152677 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM1.data_a 0 MIR.v(10) " "Net \"ROM1.data_a\" at MIR.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656445152678 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM1.waddr_a 0 MIR.v(10) " "Net \"ROM1.waddr_a\" at MIR.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656445152678 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM2.data_a 0 MIR.v(11) " "Net \"ROM2.data_a\" at MIR.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656445152678 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM2.waddr_a 0 MIR.v(11) " "Net \"ROM2.waddr_a\" at MIR.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656445152678 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM3.data_a 0 MIR.v(12) " "Net \"ROM3.data_a\" at MIR.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656445152678 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM3.waddr_a 0 MIR.v(12) " "Net \"ROM3.waddr_a\" at MIR.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656445152678 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM4.data_a 0 MIR.v(13) " "Net \"ROM4.data_a\" at MIR.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656445152678 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM4.waddr_a 0 MIR.v(13) " "Net \"ROM4.waddr_a\" at MIR.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656445152678 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM0.we_a 0 MIR.v(9) " "Net \"ROM0.we_a\" at MIR.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656445152678 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM1.we_a 0 MIR.v(10) " "Net \"ROM1.we_a\" at MIR.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656445152678 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM2.we_a 0 MIR.v(11) " "Net \"ROM2.we_a\" at MIR.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656445152678 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM3.we_a 0 MIR.v(12) " "Net \"ROM3.we_a\" at MIR.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656445152678 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM4.we_a 0 MIR.v(13) " "Net \"ROM4.we_a\" at MIR.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656445152678 "|EV22G5|MIR:MIRstage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EFF24 EFF24:InstReg " "Elaborating entity \"EFF24\" for hierarchy \"EFF24:InstReg\"" {  } { { "EV22G5.bdf" "InstReg" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -368 352 520 -256 "InstReg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445152680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROGRAM PROGRAM:program " "Elaborating entity \"PROGRAM\" for hierarchy \"PROGRAM:program\"" {  } { { "EV22G5.bdf" "program" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -352 -120 96 -224 "program" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445152682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PROGRAM:program\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"PROGRAM:program\|altsyncram:altsyncram_component\"" {  } { { "PROGRAM.v" "altsyncram_component" { Text "D:/intelFPGA/Projects/EV22G5/PROGRAM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445152729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PROGRAM:program\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"PROGRAM:program\|altsyncram:altsyncram_component\"" {  } { { "PROGRAM.v" "" { Text "D:/intelFPGA/Projects/EV22G5/PROGRAM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445152729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PROGRAM:program\|altsyncram:altsyncram_component " "Instantiated megafunction \"PROGRAM:program\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file PROGRAM.hex " "Parameter \"init_file\" = \"PROGRAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152729 ""}  } { { "PROGRAM.v" "" { Text "D:/intelFPGA/Projects/EV22G5/PROGRAM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656445152729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_57a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_57a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_57a1 " "Found entity 1: altsyncram_57a1" {  } { { "db/altsyncram_57a1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_57a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445152804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_57a1 PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_57a1:auto_generated " "Elaborating entity \"altsyncram_57a1\" for hierarchy \"PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_57a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445152805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc " "Elaborating entity \"pc\" for hierarchy \"pc:pc\"" {  } { { "EV22G5.bdf" "pc" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -176 -136 72 -64 "pc" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445152808 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pc.v(24) " "Verilog HDL assignment warning at pc.v(24): truncated value with size 32 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656445152808 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 12 pc.v(25) " "Verilog HDL assignment warning at pc.v(25): truncated value with size 24 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656445152808 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 12 pc.v(29) " "Verilog HDL assignment warning at pc.v(29): truncated value with size 24 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656445152808 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pc.v(31) " "Verilog HDL assignment warning at pc.v(31): truncated value with size 32 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656445152808 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 12 pc.v(41) " "Verilog HDL assignment warning at pc.v(41): truncated value with size 24 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656445152814 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pc.v(43) " "Verilog HDL assignment warning at pc.v(43): truncated value with size 32 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656445152814 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 12 pc.v(53) " "Verilog HDL assignment warning at pc.v(53): truncated value with size 24 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656445152814 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pc.v(55) " "Verilog HDL assignment warning at pc.v(55): truncated value with size 32 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656445152814 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 12 pc.v(64) " "Verilog HDL assignment warning at pc.v(64): truncated value with size 24 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656445152814 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pc.v(66) " "Verilog HDL assignment warning at pc.v(66): truncated value with size 32 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656445152814 "|EV22G5|pc:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "EV22G5.bdf" "alu" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 816 1208 1320 1016 "alu" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445152814 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_out alu.v(45) " "Verilog HDL Always Construct warning at alu.v(45): variable \"c_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "modules/alu.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/alu.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1656445152815 "|EV22G5|alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_out alu.v(47) " "Verilog HDL Always Construct warning at alu.v(47): variable \"c_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "modules/alu.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/alu.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1656445152817 "|EV22G5|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "elatch16 elatch16:LATCHA " "Elaborating entity \"elatch16\" for hierarchy \"elatch16:LATCHA\"" {  } { { "EV22G5.bdf" "LATCHA" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 672 840 1000 752 "LATCHA" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445152817 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q elatch.v(6) " "Verilog HDL Always Construct warning at elatch.v(6): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656445152818 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] elatch.v(6) " "Inferred latch for \"Q\[0\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152818 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] elatch.v(6) " "Inferred latch for \"Q\[1\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152818 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] elatch.v(6) " "Inferred latch for \"Q\[2\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152818 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] elatch.v(6) " "Inferred latch for \"Q\[3\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152819 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] elatch.v(6) " "Inferred latch for \"Q\[4\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152819 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] elatch.v(6) " "Inferred latch for \"Q\[5\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152819 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] elatch.v(6) " "Inferred latch for \"Q\[6\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152819 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] elatch.v(6) " "Inferred latch for \"Q\[7\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152819 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[8\] elatch.v(6) " "Inferred latch for \"Q\[8\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152819 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[9\] elatch.v(6) " "Inferred latch for \"Q\[9\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152819 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[10\] elatch.v(6) " "Inferred latch for \"Q\[10\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152819 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[11\] elatch.v(6) " "Inferred latch for \"Q\[11\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152819 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[12\] elatch.v(6) " "Inferred latch for \"Q\[12\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152819 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[13\] elatch.v(6) " "Inferred latch for \"Q\[13\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152819 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[14\] elatch.v(6) " "Inferred latch for \"Q\[14\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152819 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[15\] elatch.v(6) " "Inferred latch for \"Q\[15\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152819 "|EV22G5|elatch16:LATCHA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_k mux_k:muxK " "Elaborating entity \"mux_k\" for hierarchy \"mux_k:muxK\"" {  } { { "EV22G5.bdf" "muxK" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 624 648 816 736 "muxK" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445152820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RB RB:RB " "Elaborating entity \"RB\" for hierarchy \"RB:RB\"" {  } { { "EV22G5.bdf" "RB" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 408 200 408 584 "RB" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445152829 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "Register RB.v(30) " "Verilog HDL warning at RB.v(30): initial value for variable Register should be constant" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 30 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1656445152839 "|EV22G5|RB:RB"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "RB.v(61) " "Verilog HDL or VHDL warning at the RB.v(61): index expression is not wide enough to address all of the elements in the array" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 61 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1656445152839 "|EV22G5|RB:RB"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A RB.v(53) " "Verilog HDL Always Construct warning at RB.v(53): inferring latch(es) for variable \"A\", which holds its previous value in one or more paths through the always construct" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656445152839 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[0\] RB.v(53) " "Inferred latch for \"A\[0\]\" at RB.v(53)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152839 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[1\] RB.v(53) " "Inferred latch for \"A\[1\]\" at RB.v(53)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152840 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[2\] RB.v(53) " "Inferred latch for \"A\[2\]\" at RB.v(53)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152840 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[3\] RB.v(53) " "Inferred latch for \"A\[3\]\" at RB.v(53)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152840 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[4\] RB.v(53) " "Inferred latch for \"A\[4\]\" at RB.v(53)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152840 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[5\] RB.v(53) " "Inferred latch for \"A\[5\]\" at RB.v(53)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152840 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[6\] RB.v(53) " "Inferred latch for \"A\[6\]\" at RB.v(53)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152840 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[7\] RB.v(53) " "Inferred latch for \"A\[7\]\" at RB.v(53)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152840 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[8\] RB.v(53) " "Inferred latch for \"A\[8\]\" at RB.v(53)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152840 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[9\] RB.v(53) " "Inferred latch for \"A\[9\]\" at RB.v(53)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152840 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[10\] RB.v(53) " "Inferred latch for \"A\[10\]\" at RB.v(53)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152840 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[11\] RB.v(53) " "Inferred latch for \"A\[11\]\" at RB.v(53)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152840 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[12\] RB.v(53) " "Inferred latch for \"A\[12\]\" at RB.v(53)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152840 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[13\] RB.v(53) " "Inferred latch for \"A\[13\]\" at RB.v(53)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152840 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[14\] RB.v(53) " "Inferred latch for \"A\[14\]\" at RB.v(53)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152840 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[15\] RB.v(53) " "Inferred latch for \"A\[15\]\" at RB.v(53)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152840 "|EV22G5|RB:RB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch16 latch16:LATCHC " "Elaborating entity \"latch16\" for hierarchy \"latch16:LATCHC\"" {  } { { "EV22G5.bdf" "LATCHC" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 1024 672 832 1104 "LATCHC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445152841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:shifter " "Elaborating entity \"shifter\" for hierarchy \"shifter:shifter\"" {  } { { "EV22G5.bdf" "shifter" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 1008 920 1096 1088 "shifter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445152843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA DATA:inst3 " "Elaborating entity \"DATA\" for hierarchy \"DATA:inst3\"" {  } { { "EV22G5.bdf" "inst3" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 504 -176 40 632 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445152843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DATA:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DATA:inst3\|altsyncram:altsyncram_component\"" {  } { { "DATA.v" "altsyncram_component" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445152854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DATA:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DATA:inst3\|altsyncram:altsyncram_component\"" {  } { { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445152854 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DATA:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"DATA:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445152854 ""}  } { { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656445152854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2jf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2jf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2jf1 " "Found entity 1: altsyncram_2jf1" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445152929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445152929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2jf1 DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated " "Elaborating entity \"altsyncram_2jf1\" for hierarchy \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445152929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[1\] " "LATCH primitive \"elatch16:LATCHB\|Q\[1\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445153116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[2\] " "LATCH primitive \"elatch16:LATCHB\|Q\[2\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445153116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[3\] " "LATCH primitive \"elatch16:LATCHB\|Q\[3\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445153116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[4\] " "LATCH primitive \"elatch16:LATCHB\|Q\[4\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445153116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[5\] " "LATCH primitive \"elatch16:LATCHB\|Q\[5\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445153116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[6\] " "LATCH primitive \"elatch16:LATCHB\|Q\[6\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445153116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[7\] " "LATCH primitive \"elatch16:LATCHB\|Q\[7\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445153116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[8\] " "LATCH primitive \"elatch16:LATCHB\|Q\[8\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445153116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[9\] " "LATCH primitive \"elatch16:LATCHB\|Q\[9\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445153116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[10\] " "LATCH primitive \"elatch16:LATCHB\|Q\[10\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445153116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[11\] " "LATCH primitive \"elatch16:LATCHB\|Q\[11\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445153116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[12\] " "LATCH primitive \"elatch16:LATCHB\|Q\[12\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445153117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[13\] " "LATCH primitive \"elatch16:LATCHB\|Q\[13\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445153117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[14\] " "LATCH primitive \"elatch16:LATCHB\|Q\[14\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445153117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[15\] " "LATCH primitive \"elatch16:LATCHB\|Q\[15\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445153117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[0\] " "LATCH primitive \"elatch16:LATCHB\|Q\[0\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445153117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[1\] " "LATCH primitive \"elatch16:LATCHA\|Q\[1\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445153117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[2\] " "LATCH primitive \"elatch16:LATCHA\|Q\[2\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445153117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[3\] " "LATCH primitive \"elatch16:LATCHA\|Q\[3\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445153117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[4\] " "LATCH primitive \"elatch16:LATCHA\|Q\[4\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445153117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[5\] " "LATCH primitive \"elatch16:LATCHA\|Q\[5\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445153117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[6\] " "LATCH primitive \"elatch16:LATCHA\|Q\[6\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445153117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[7\] " "LATCH primitive \"elatch16:LATCHA\|Q\[7\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445153117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[8\] " "LATCH primitive \"elatch16:LATCHA\|Q\[8\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445153117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[9\] " "LATCH primitive \"elatch16:LATCHA\|Q\[9\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445153117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[10\] " "LATCH primitive \"elatch16:LATCHA\|Q\[10\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445153117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[11\] " "LATCH primitive \"elatch16:LATCHA\|Q\[11\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445153117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[12\] " "LATCH primitive \"elatch16:LATCHA\|Q\[12\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445153117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[13\] " "LATCH primitive \"elatch16:LATCHA\|Q\[13\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445153118 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[14\] " "LATCH primitive \"elatch16:LATCHA\|Q\[14\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445153118 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[15\] " "LATCH primitive \"elatch16:LATCHA\|Q\[15\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445153118 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[0\] " "LATCH primitive \"elatch16:LATCHA\|Q\[0\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656445153118 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "5 " "Found 5 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MIR:MIRstage\|ROM0 " "RAM logic \"MIR:MIRstage\|ROM0\" is uninferred due to inappropriate RAM size" {  } { { "modules/MIR.v" "ROM0" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1656445153748 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MIR:MIRstage\|ROM1 " "RAM logic \"MIR:MIRstage\|ROM1\" is uninferred due to inappropriate RAM size" {  } { { "modules/MIR.v" "ROM1" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 10 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1656445153748 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MIR:MIRstage\|ROM2 " "RAM logic \"MIR:MIRstage\|ROM2\" is uninferred due to inappropriate RAM size" {  } { { "modules/MIR.v" "ROM2" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1656445153748 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MIR:MIRstage\|ROM3 " "RAM logic \"MIR:MIRstage\|ROM3\" is uninferred due to inappropriate RAM size" {  } { { "modules/MIR.v" "ROM3" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1656445153748 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MIR:MIRstage\|ROM4 " "RAM logic \"MIR:MIRstage\|ROM4\" is uninferred due to inappropriate RAM size" {  } { { "modules/MIR.v" "ROM4" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1656445153748 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1656445153748 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/intelFPGA/Projects/EV22G5/db/EV22G5.ram0_MIR_6c8de232.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/intelFPGA/Projects/EV22G5/db/EV22G5.ram0_MIR_6c8de232.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1656445153752 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/intelFPGA/Projects/EV22G5/db/EV22G5.ram1_MIR_6c8de232.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/intelFPGA/Projects/EV22G5/db/EV22G5.ram1_MIR_6c8de232.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1656445153756 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/intelFPGA/Projects/EV22G5/db/EV22G5.ram2_MIR_6c8de232.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/intelFPGA/Projects/EV22G5/db/EV22G5.ram2_MIR_6c8de232.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1656445153759 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/intelFPGA/Projects/EV22G5/db/EV22G5.ram3_MIR_6c8de232.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/intelFPGA/Projects/EV22G5/db/EV22G5.ram3_MIR_6c8de232.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1656445153761 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/intelFPGA/Projects/EV22G5/db/EV22G5.ram4_MIR_6c8de232.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/intelFPGA/Projects/EV22G5/db/EV22G5.ram4_MIR_6c8de232.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1656445153763 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:alu\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:alu\|Mod0\"" {  } { { "modules/alu.v" "Mod0" { Text "D:/intelFPGA/Projects/EV22G5/modules/alu.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1656445154179 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1656445154179 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"alu:alu\|lpm_divide:Mod0\"" {  } { { "modules/alu.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/alu.v" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445154238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu\|lpm_divide:Mod0 " "Instantiated megafunction \"alu:alu\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445154238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445154238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445154238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656445154238 ""}  } { { "modules/alu.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/alu.v" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656445154238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ocm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ocm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ocm " "Found entity 1: lpm_divide_ocm" {  } { { "db/lpm_divide_ocm.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/lpm_divide_ocm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445154305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445154305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/sign_div_unsign_dnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445154331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445154331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/alt_u_div_eaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445154382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445154382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445154444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445154444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656445154514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445154514 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "busBout\[4\] GND " "Pin \"busBout\[4\]\" is stuck at GND" {  } { { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 280 128 304 296 "busBout\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656445156623 "|EV22G5|busBout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "busBout\[3\] GND " "Pin \"busBout\[3\]\" is stuck at GND" {  } { { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 280 128 304 296 "busBout\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656445156623 "|EV22G5|busBout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "busBout\[2\] GND " "Pin \"busBout\[2\]\" is stuck at GND" {  } { { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 280 128 304 296 "busBout\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656445156623 "|EV22G5|busBout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIR_output\[28\] GND " "Pin \"MIR_output\[28\]\" is stuck at GND" {  } { { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output\[32..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656445156623 "|EV22G5|MIR_output[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIR_output\[27\] GND " "Pin \"MIR_output\[27\]\" is stuck at GND" {  } { { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output\[32..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656445156623 "|EV22G5|MIR_output[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIR_output\[22\] GND " "Pin \"MIR_output\[22\]\" is stuck at GND" {  } { { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output\[32..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656445156623 "|EV22G5|MIR_output[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIR_output\[21\] GND " "Pin \"MIR_output\[21\]\" is stuck at GND" {  } { { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output\[32..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656445156623 "|EV22G5|MIR_output[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIR_output\[20\] GND " "Pin \"MIR_output\[20\]\" is stuck at GND" {  } { { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output\[32..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656445156623 "|EV22G5|MIR_output[20]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1656445156623 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1656445156780 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1656445157996 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA/Projects/EV22G5/output_files/EV22G5.map.smsg " "Generated suppressed messages file D:/intelFPGA/Projects/EV22G5/output_files/EV22G5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445158108 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1656445158315 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656445158315 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "D:/intelFPGA/Projects/EV22G5/db/pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL.v" "" { Text "D:/intelFPGA/Projects/EV22G5/PLL.v" 116 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 256 -696 -376 480 "pll" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1656445158392 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1855 " "Implemented 1855 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1656445158509 ""} { "Info" "ICUT_CUT_TM_OPINS" "137 " "Implemented 137 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1656445158509 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1675 " "Implemented 1675 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1656445158509 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1656445158509 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1656445158509 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1656445158509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656445158556 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 16:39:18 2022 " "Processing ended: Tue Jun 28 16:39:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656445158556 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656445158556 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656445158556 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656445158556 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1656445160358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656445160360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 16:39:19 2022 " "Processing started: Tue Jun 28 16:39:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656445160360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1656445160360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off EV22G5 -c EV22G5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off EV22G5 -c EV22G5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1656445160360 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1656445160511 ""}
{ "Info" "0" "" "Project  = EV22G5" {  } {  } 0 0 "Project  = EV22G5" 0 0 "Fitter" 0 0 1656445160512 ""}
{ "Info" "0" "" "Revision = EV22G5" {  } {  } 0 0 "Revision = EV22G5" 0 0 "Fitter" 0 0 1656445160512 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1656445160620 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1656445160621 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "EV22G5 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"EV22G5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1656445160644 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1656445160719 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1656445160720 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 100 0 0 " "Implementing clock multiplication of 1, clock division of 100, and phase shift of 0 degrees (0 ps) for PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/intelFPGA/Projects/EV22G5/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 1103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1656445160783 ""}  } { { "db/pll_altpll.v" "" { Text "D:/intelFPGA/Projects/EV22G5/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 1103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1656445160783 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1656445160935 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1656445160937 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656445161072 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656445161072 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656445161072 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1656445161072 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 3442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656445161078 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 3444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656445161078 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 3446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656445161078 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 3448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656445161078 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 3450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656445161078 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1656445161078 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1656445161087 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1656445161178 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "138 139 " "No exact pin location assignment(s) for 138 pins of 139 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1656445161665 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1656445162072 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EV22G5.sdc " "Synopsys Design Constraints File file not found: 'EV22G5.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1656445162078 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1656445162079 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1656445162080 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1656445162097 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1656445162097 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1656445162100 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL3E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL3E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656445162259 ""}  } { { "db/pll_altpll.v" "" { Text "D:/intelFPGA/Projects/EV22G5/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 1103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656445162259 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk0~input (placed in PIN A8 (CLK10, DIFFCLK_4n)) " "Automatically promoted node clk0~input (placed in PIN A8 (CLK10, DIFFCLK_4n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656445162259 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EFF32:OperandStage\|Q\[19\] " "Destination node EFF32:OperandStage\|Q\[19\]" {  } { { "modules/EFF32.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/EFF32.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 1094 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656445162259 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656445162259 ""}  } { { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 176 -680 -512 192 "clk0" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 3435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656445162259 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EFF24:InstReg\|Q\[22\]  " "Automatically promoted node EFF24:InstReg\|Q\[22\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656445162259 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIRstage\|Equal2~0 " "Destination node MIR:MIRstage\|Equal2~0" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 2423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656445162259 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIRstage\|Equal4~1 " "Destination node MIR:MIRstage\|Equal4~1" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 128 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 2426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656445162259 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIRstage\|Equal1~0 " "Destination node MIR:MIRstage\|Equal1~0" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 104 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 2434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656445162259 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIRstage\|Selector5~0 " "Destination node MIR:MIRstage\|Selector5~0" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 2438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656445162259 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIRstage\|Selector10~0 " "Destination node MIR:MIRstage\|Selector10~0" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 2456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656445162259 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIRstage\|Equal0~0 " "Destination node MIR:MIRstage\|Equal0~0" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 95 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 2457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656445162259 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIRstage\|Selector13~0 " "Destination node MIR:MIRstage\|Selector13~0" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 2463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656445162259 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIRstage\|Selector23~1 " "Destination node MIR:MIRstage\|Selector23~1" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 2479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656445162259 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIR:MIRstage\|Selector23~2 " "Destination node MIR:MIRstage\|Selector23~2" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 2480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656445162259 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc:pc\|Equal0~1 " "Destination node pc:pc\|Equal0~1" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 2539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656445162259 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1656445162259 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656445162259 ""}  } { { "modules/EFF24.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/EFF24.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 1013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656445162259 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RB:RB\|Equal0~0  " "Automatically promoted node RB:RB\|Equal0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656445162263 ""}  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 1570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656445162263 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1656445162655 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1656445162655 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1656445162655 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1656445162665 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1656445162665 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1656445162674 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1656445162674 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1656445162674 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1656445162811 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1656445162821 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1656445162821 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "136 unused 2.5V 0 136 0 " "Number of I/O pins in group: 136 (unused VREF, 2.5V VCCIO, 0 input, 136 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1656445162822 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1656445162822 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1656445162822 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656445162822 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656445162822 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656445162822 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656445162822 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656445162822 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656445162822 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656445162822 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 3 21 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656445162822 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1656445162822 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1656445162822 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "after " "I/O bank details after I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 13 1 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 14 2 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 23 2 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 23 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 18 2 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 18 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 16 2 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 11 2 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 22 2 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 22 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 24 0 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 24 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656445164021 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1656445164021 ""}
{ "Error" "EFSAC_FSAC_NUM_NOT_PLACED_PINS" "139 3 " "Design has 139 pins, but Fitter can't place 3 pins" {  } {  } 0 176208 "Design has %1!d! pins, but Fitter can't place %2!d! pins" 0 0 "Fitter" 0 -1 1656445164021 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "pc_output\[2\] 2.5 V Off off " "Can't place pin pc_output\[2\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints" { { "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN_MANY_REASONS" "pc_output\[2\] 1 " "Can't place pin pc_output\[2\] in I/O bank 1 due to the following reasons" { { "Error" "EFIOMGR_CANNOT_PLACE_OUTPUT_BIR_PIN" "pc_output\[2\] E1 " "Cannot place output or bidirectional pin pc_output\[2\] in input pin location E1" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { pc_output[2] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -104 -432 -256 -88 "pc_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169009 "Cannot place output or bidirectional pin %1!s! in input pin location %2!s!" 0 0 "Design Software" 0 -1 1656445164021 ""}  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { pc_output[2] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -104 -432 -256 -88 "pc_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176207 "Can't place pin %1!s! in I/O bank %2!s! due to the following reasons" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "15 2 14 " "Too many output or bidirectional pins (15) are assigned in I/O bank 2. The I/O bank has only 14 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[21\] " "Pin MIR_output\[21\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[21] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[20\] " "Pin MIR_output\[20\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[20] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[19\] " "Pin MIR_output\[19\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[19] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[18\] " "Pin MIR_output\[18\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[18] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[17\] " "Pin MIR_output\[17\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[17] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[16\] " "Pin MIR_output\[16\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[16] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[15\] " "Pin MIR_output\[15\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[15] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[14\] " "Pin MIR_output\[14\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[14] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[13\] " "Pin MIR_output\[13\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[13] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[12\] " "Pin MIR_output\[12\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[12] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[11\] " "Pin MIR_output\[11\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[11] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[10\] " "Pin MIR_output\[10\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[10] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[9\] " "Pin MIR_output\[9\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[9] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[8\] " "Pin MIR_output\[8\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[8] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""}  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[21] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[20] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[19] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[18] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[17] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[16] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[15] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[14] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[13] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[12] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[11] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[10] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[9] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[8] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1656445164021 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "24 3 23 " "Too many output or bidirectional pins (24) are assigned in I/O bank 3. The I/O bank has only 23 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "inst\[7\] " "Pin inst\[7\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[7] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -368 168 344 -352 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "inst\[6\] " "Pin inst\[6\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[6] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -368 168 344 -352 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "inst\[5\] " "Pin inst\[5\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[5] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -368 168 344 -352 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "inst\[4\] " "Pin inst\[4\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[4] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -368 168 344 -352 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "inst\[3\] " "Pin inst\[3\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[3] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -368 168 344 -352 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "inst\[2\] " "Pin inst\[2\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[2] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -368 168 344 -352 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "inst\[1\] " "Pin inst\[1\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[1] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -368 168 344 -352 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "inst\[0\] " "Pin inst\[0\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[0] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -368 168 344 -352 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "busBout\[5\] " "Pin busBout\[5\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busBout[5] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 280 128 304 296 "busBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "busBout\[4\] " "Pin busBout\[4\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busBout[4] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 280 128 304 296 "busBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "busBout\[3\] " "Pin busBout\[3\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busBout[3] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 280 128 304 296 "busBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "busBout\[2\] " "Pin busBout\[2\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busBout[2] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 280 128 304 296 "busBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "busBout\[1\] " "Pin busBout\[1\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busBout[1] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 280 128 304 296 "busBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "busBout\[0\] " "Pin busBout\[0\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busBout[0] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 280 128 304 296 "busBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "busCout\[5\] " "Pin busCout\[5\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busCout[5] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 200 128 304 216 "busCout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "busCout\[4\] " "Pin busCout\[4\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busCout[4] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 200 128 304 216 "busCout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "busCout\[3\] " "Pin busCout\[3\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busCout[3] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 200 128 304 216 "busCout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "busCout\[2\] " "Pin busCout\[2\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busCout[2] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 200 128 304 216 "busCout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "busCout\[1\] " "Pin busCout\[1\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busCout[1] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 200 128 304 216 "busCout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "busCout\[0\] " "Pin busCout\[0\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busCout[0] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 200 128 304 216 "busCout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[15\] " "Pin kout\[15\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[15] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[14\] " "Pin kout\[14\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[14] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[13\] " "Pin kout\[13\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[13] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""}  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[7] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -368 168 344 -352 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[6] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[5] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[4] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[3] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[2] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[1] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[0] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busBout[5] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 280 128 304 296 "busBout" "" } } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busBout[4] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busBout[3] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busBout[2] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busBout[1] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busBout[0] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busCout[5] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 200 128 304 216 "busCout" "" } } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busCout[4] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busCout[3] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busCout[2] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busCout[1] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busCout[0] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[15] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[14] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[13] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1656445164021 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "19 4 18 " "Too many output or bidirectional pins (19) are assigned in I/O bank 4. The I/O bank has only 18 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[6\] " "Pin latchAout\[6\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[6] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[5\] " "Pin latchAout\[5\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[5] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[4\] " "Pin latchAout\[4\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[4] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[3\] " "Pin latchAout\[3\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[3] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[2\] " "Pin latchAout\[2\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[2] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[1\] " "Pin latchAout\[1\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[1] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[0\] " "Pin latchAout\[0\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[0] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[15\] " "Pin latchBout\[15\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[15] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[14\] " "Pin latchBout\[14\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[14] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[13\] " "Pin latchBout\[13\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[13] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[12\] " "Pin latchBout\[12\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[12] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[11\] " "Pin latchBout\[11\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[11] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[10\] " "Pin latchBout\[10\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[10] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[9\] " "Pin latchBout\[9\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[9] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[8\] " "Pin latchBout\[8\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[8] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[7\] " "Pin latchBout\[7\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[7] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[6\] " "Pin latchBout\[6\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[6] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[5\] " "Pin latchBout\[5\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[5] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""}  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[6] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[5] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[4] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[3] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[2] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[1] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[0] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[15] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[14] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[13] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[12] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[11] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[10] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[9] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[8] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[7] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[6] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[5] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1656445164021 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "17 5 16 " "Too many output or bidirectional pins (17) are assigned in I/O bank 5. The I/O bank has only 16 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[4\] " "Pin latchBout\[4\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[4] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[3\] " "Pin latchBout\[3\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[3] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[2\] " "Pin latchBout\[2\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[2] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[1\] " "Pin latchBout\[1\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[1] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[0\] " "Pin latchBout\[0\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[0] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[32\] " "Pin MIR_output\[32\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[32] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[31\] " "Pin MIR_output\[31\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[31] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[30\] " "Pin MIR_output\[30\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[30] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[29\] " "Pin MIR_output\[29\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[29] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[28\] " "Pin MIR_output\[28\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[28] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[27\] " "Pin MIR_output\[27\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[27] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[26\] " "Pin MIR_output\[26\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[26] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[25\] " "Pin MIR_output\[25\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[25] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[24\] " "Pin MIR_output\[24\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[24] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[23\] " "Pin MIR_output\[23\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[23] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[22\] " "Pin MIR_output\[22\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[22] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""}  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[4] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[3] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[2] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[1] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[0] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[32] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[31] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[30] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[29] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[28] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[27] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[26] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[25] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[24] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[23] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[22] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1656445164021 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "12 6 11 " "Too many output or bidirectional pins (12) are assigned in I/O bank 6. The I/O bank has only 11 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "~ALTERA_nCEO~ " "Pin ~ALTERA_nCEO~" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 3450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[7\] " "Pin MIR_output\[7\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[7] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[6\] " "Pin MIR_output\[6\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[6] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[5\] " "Pin MIR_output\[5\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[5] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[4\] " "Pin MIR_output\[4\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[4] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[3\] " "Pin MIR_output\[3\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[3] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[2\] " "Pin MIR_output\[2\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[2] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[1\] " "Pin MIR_output\[1\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[1] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[0\] " "Pin MIR_output\[0\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[0] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MRMWout\[1\] " "Pin MRMWout\[1\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MRMWout[1] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 168 128 304 184 "MRMWout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MRMWout\[0\] " "Pin MRMWout\[0\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MRMWout[0] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 168 128 304 184 "MRMWout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""}  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 3450 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[7] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[6] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[5] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[4] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[3] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[2] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[1] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[0] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MRMWout[1] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 168 128 304 184 "MRMWout" "" } } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MRMWout[0] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1656445164021 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "23 7 22 " "Too many output or bidirectional pins (23) are assigned in I/O bank 7. The I/O bank has only 22 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[12\] " "Pin kout\[12\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[12] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[11\] " "Pin kout\[11\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[11] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[10\] " "Pin kout\[10\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[10] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[9\] " "Pin kout\[9\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[9] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[8\] " "Pin kout\[8\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[8] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[7\] " "Pin kout\[7\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[7] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[6\] " "Pin kout\[6\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[6] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[5\] " "Pin kout\[5\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[5] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[4\] " "Pin kout\[4\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[4] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[3\] " "Pin kout\[3\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[3] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[2\] " "Pin kout\[2\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[2] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[1\] " "Pin kout\[1\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[1] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[0\] " "Pin kout\[0\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[0] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[15\] " "Pin latchAout\[15\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[15] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[14\] " "Pin latchAout\[14\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[14] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[13\] " "Pin latchAout\[13\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[13] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[12\] " "Pin latchAout\[12\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[12] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[11\] " "Pin latchAout\[11\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[11] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[10\] " "Pin latchAout\[10\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[10] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[9\] " "Pin latchAout\[9\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[9] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[8\] " "Pin latchAout\[8\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[8] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[7\] " "Pin latchAout\[7\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[7] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164021 ""}  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[12] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[11] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[10] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[9] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[8] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[7] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[6] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[5] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[4] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[3] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[2] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[1] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[0] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[15] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[14] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[13] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[12] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[11] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[10] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[9] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[8] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[7] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1656445164021 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1656445164021 ""}  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { pc_output[2] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -104 -432 -256 -88 "pc_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1656445164021 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "pc_output\[1\] 2.5 V Off off " "Can't place pin pc_output\[1\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints" { { "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN_MANY_REASONS" "pc_output\[1\] 1 " "Can't place pin pc_output\[1\] in I/O bank 1 due to the following reasons" { { "Error" "EFIOMGR_CANNOT_PLACE_OUTPUT_BIR_PIN" "pc_output\[1\] E1 " "Cannot place output or bidirectional pin pc_output\[1\] in input pin location E1" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { pc_output[1] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -104 -432 -256 -88 "pc_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169009 "Cannot place output or bidirectional pin %1!s! in input pin location %2!s!" 0 0 "Design Software" 0 -1 1656445164043 ""}  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { pc_output[1] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -104 -432 -256 -88 "pc_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176207 "Can't place pin %1!s! in I/O bank %2!s! due to the following reasons" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "15 2 14 " "Too many output or bidirectional pins (15) are assigned in I/O bank 2. The I/O bank has only 14 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[21\] " "Pin MIR_output\[21\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[21] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[20\] " "Pin MIR_output\[20\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[20] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[19\] " "Pin MIR_output\[19\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[19] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[18\] " "Pin MIR_output\[18\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[18] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[17\] " "Pin MIR_output\[17\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[17] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[16\] " "Pin MIR_output\[16\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[16] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[15\] " "Pin MIR_output\[15\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[15] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[14\] " "Pin MIR_output\[14\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[14] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[13\] " "Pin MIR_output\[13\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[13] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[12\] " "Pin MIR_output\[12\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[12] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[11\] " "Pin MIR_output\[11\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[11] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[10\] " "Pin MIR_output\[10\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[10] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[9\] " "Pin MIR_output\[9\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[9] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[8\] " "Pin MIR_output\[8\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[8] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""}  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[21] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[20] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[19] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[18] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[17] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[16] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[15] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[14] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[13] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[12] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[11] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[10] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[9] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[8] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1656445164043 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "24 3 23 " "Too many output or bidirectional pins (24) are assigned in I/O bank 3. The I/O bank has only 23 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "inst\[7\] " "Pin inst\[7\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[7] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -368 168 344 -352 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "inst\[6\] " "Pin inst\[6\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[6] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -368 168 344 -352 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "inst\[5\] " "Pin inst\[5\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[5] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -368 168 344 -352 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "inst\[4\] " "Pin inst\[4\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[4] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -368 168 344 -352 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "inst\[3\] " "Pin inst\[3\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[3] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -368 168 344 -352 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "inst\[2\] " "Pin inst\[2\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[2] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -368 168 344 -352 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "inst\[1\] " "Pin inst\[1\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[1] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -368 168 344 -352 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "inst\[0\] " "Pin inst\[0\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[0] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -368 168 344 -352 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "busBout\[5\] " "Pin busBout\[5\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busBout[5] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 280 128 304 296 "busBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "busBout\[4\] " "Pin busBout\[4\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busBout[4] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 280 128 304 296 "busBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "busBout\[3\] " "Pin busBout\[3\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busBout[3] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 280 128 304 296 "busBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "busBout\[2\] " "Pin busBout\[2\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busBout[2] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 280 128 304 296 "busBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "busBout\[1\] " "Pin busBout\[1\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busBout[1] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 280 128 304 296 "busBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "busBout\[0\] " "Pin busBout\[0\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busBout[0] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 280 128 304 296 "busBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "busCout\[5\] " "Pin busCout\[5\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busCout[5] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 200 128 304 216 "busCout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "busCout\[4\] " "Pin busCout\[4\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busCout[4] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 200 128 304 216 "busCout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "busCout\[3\] " "Pin busCout\[3\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busCout[3] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 200 128 304 216 "busCout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "busCout\[2\] " "Pin busCout\[2\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busCout[2] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 200 128 304 216 "busCout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "busCout\[1\] " "Pin busCout\[1\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busCout[1] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 200 128 304 216 "busCout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "busCout\[0\] " "Pin busCout\[0\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busCout[0] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 200 128 304 216 "busCout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[15\] " "Pin kout\[15\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[15] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[14\] " "Pin kout\[14\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[14] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[13\] " "Pin kout\[13\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[13] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""}  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[7] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -368 168 344 -352 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[6] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[5] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[4] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[3] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[2] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[1] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[0] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busBout[5] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 280 128 304 296 "busBout" "" } } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busBout[4] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busBout[3] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busBout[2] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busBout[1] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busBout[0] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busCout[5] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 200 128 304 216 "busCout" "" } } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busCout[4] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busCout[3] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busCout[2] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busCout[1] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busCout[0] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[15] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[14] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[13] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1656445164043 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "19 4 18 " "Too many output or bidirectional pins (19) are assigned in I/O bank 4. The I/O bank has only 18 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[6\] " "Pin latchAout\[6\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[6] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[5\] " "Pin latchAout\[5\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[5] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[4\] " "Pin latchAout\[4\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[4] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[3\] " "Pin latchAout\[3\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[3] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[2\] " "Pin latchAout\[2\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[2] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[1\] " "Pin latchAout\[1\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[1] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[0\] " "Pin latchAout\[0\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[0] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[15\] " "Pin latchBout\[15\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[15] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[14\] " "Pin latchBout\[14\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[14] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[13\] " "Pin latchBout\[13\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[13] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[12\] " "Pin latchBout\[12\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[12] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[11\] " "Pin latchBout\[11\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[11] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[10\] " "Pin latchBout\[10\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[10] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[9\] " "Pin latchBout\[9\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[9] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[8\] " "Pin latchBout\[8\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[8] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[7\] " "Pin latchBout\[7\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[7] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[6\] " "Pin latchBout\[6\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[6] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[5\] " "Pin latchBout\[5\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[5] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""}  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[6] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[5] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[4] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[3] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[2] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[1] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[0] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[15] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[14] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[13] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[12] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[11] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[10] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[9] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[8] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[7] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[6] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[5] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1656445164043 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "17 5 16 " "Too many output or bidirectional pins (17) are assigned in I/O bank 5. The I/O bank has only 16 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[4\] " "Pin latchBout\[4\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[4] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[3\] " "Pin latchBout\[3\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[3] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[2\] " "Pin latchBout\[2\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[2] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[1\] " "Pin latchBout\[1\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[1] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[0\] " "Pin latchBout\[0\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[0] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[32\] " "Pin MIR_output\[32\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[32] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[31\] " "Pin MIR_output\[31\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[31] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[30\] " "Pin MIR_output\[30\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[30] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[29\] " "Pin MIR_output\[29\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[29] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[28\] " "Pin MIR_output\[28\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[28] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[27\] " "Pin MIR_output\[27\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[27] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[26\] " "Pin MIR_output\[26\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[26] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[25\] " "Pin MIR_output\[25\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[25] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[24\] " "Pin MIR_output\[24\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[24] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[23\] " "Pin MIR_output\[23\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[23] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[22\] " "Pin MIR_output\[22\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[22] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""}  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[4] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[3] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[2] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[1] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[0] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[32] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[31] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[30] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[29] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[28] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[27] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[26] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[25] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[24] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[23] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[22] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1656445164043 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "12 6 11 " "Too many output or bidirectional pins (12) are assigned in I/O bank 6. The I/O bank has only 11 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "~ALTERA_nCEO~ " "Pin ~ALTERA_nCEO~" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 3450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[7\] " "Pin MIR_output\[7\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[7] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[6\] " "Pin MIR_output\[6\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[6] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[5\] " "Pin MIR_output\[5\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[5] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[4\] " "Pin MIR_output\[4\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[4] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[3\] " "Pin MIR_output\[3\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[3] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[2\] " "Pin MIR_output\[2\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[2] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[1\] " "Pin MIR_output\[1\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[1] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[0\] " "Pin MIR_output\[0\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[0] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MRMWout\[1\] " "Pin MRMWout\[1\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MRMWout[1] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 168 128 304 184 "MRMWout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MRMWout\[0\] " "Pin MRMWout\[0\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MRMWout[0] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 168 128 304 184 "MRMWout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""}  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 3450 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[7] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[6] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[5] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[4] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[3] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[2] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[1] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[0] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MRMWout[1] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 168 128 304 184 "MRMWout" "" } } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MRMWout[0] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1656445164043 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "23 7 22 " "Too many output or bidirectional pins (23) are assigned in I/O bank 7. The I/O bank has only 22 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[12\] " "Pin kout\[12\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[12] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[11\] " "Pin kout\[11\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[11] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[10\] " "Pin kout\[10\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[10] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[9\] " "Pin kout\[9\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[9] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[8\] " "Pin kout\[8\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[8] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[7\] " "Pin kout\[7\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[7] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[6\] " "Pin kout\[6\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[6] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[5\] " "Pin kout\[5\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[5] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[4\] " "Pin kout\[4\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[4] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[3\] " "Pin kout\[3\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[3] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[2\] " "Pin kout\[2\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[2] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[1\] " "Pin kout\[1\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[1] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[0\] " "Pin kout\[0\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[0] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[15\] " "Pin latchAout\[15\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[15] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[14\] " "Pin latchAout\[14\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[14] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[13\] " "Pin latchAout\[13\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[13] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[12\] " "Pin latchAout\[12\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[12] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[11\] " "Pin latchAout\[11\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[11] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[10\] " "Pin latchAout\[10\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[10] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[9\] " "Pin latchAout\[9\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[9] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[8\] " "Pin latchAout\[8\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[8] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[7\] " "Pin latchAout\[7\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[7] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164043 ""}  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[12] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[11] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[10] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[9] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[8] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[7] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[6] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[5] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[4] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[3] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[2] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[1] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[0] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[15] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[14] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[13] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[12] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[11] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[10] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[9] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[8] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[7] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1656445164043 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1656445164043 ""}  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { pc_output[1] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -104 -432 -256 -88 "pc_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1656445164043 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "pc_output\[0\] 2.5 V Off off " "Can't place pin pc_output\[0\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints" { { "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN_MANY_REASONS" "pc_output\[0\] 1 " "Can't place pin pc_output\[0\] in I/O bank 1 due to the following reasons" { { "Error" "EFIOMGR_CANNOT_PLACE_OUTPUT_BIR_PIN" "pc_output\[0\] E1 " "Cannot place output or bidirectional pin pc_output\[0\] in input pin location E1" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { pc_output[0] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -104 -432 -256 -88 "pc_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169009 "Cannot place output or bidirectional pin %1!s! in input pin location %2!s!" 0 0 "Design Software" 0 -1 1656445164066 ""}  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { pc_output[0] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -104 -432 -256 -88 "pc_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176207 "Can't place pin %1!s! in I/O bank %2!s! due to the following reasons" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "15 2 14 " "Too many output or bidirectional pins (15) are assigned in I/O bank 2. The I/O bank has only 14 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[21\] " "Pin MIR_output\[21\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[21] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[20\] " "Pin MIR_output\[20\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[20] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[19\] " "Pin MIR_output\[19\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[19] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[18\] " "Pin MIR_output\[18\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[18] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[17\] " "Pin MIR_output\[17\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[17] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[16\] " "Pin MIR_output\[16\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[16] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[15\] " "Pin MIR_output\[15\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[15] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[14\] " "Pin MIR_output\[14\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[14] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[13\] " "Pin MIR_output\[13\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[13] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[12\] " "Pin MIR_output\[12\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[12] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[11\] " "Pin MIR_output\[11\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[11] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[10\] " "Pin MIR_output\[10\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[10] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[9\] " "Pin MIR_output\[9\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[9] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[8\] " "Pin MIR_output\[8\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[8] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""}  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[21] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[20] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[19] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[18] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[17] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[16] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[15] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[14] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[13] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[12] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[11] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[10] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[9] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[8] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1656445164066 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "24 3 23 " "Too many output or bidirectional pins (24) are assigned in I/O bank 3. The I/O bank has only 23 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "inst\[7\] " "Pin inst\[7\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[7] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -368 168 344 -352 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "inst\[6\] " "Pin inst\[6\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[6] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -368 168 344 -352 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "inst\[5\] " "Pin inst\[5\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[5] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -368 168 344 -352 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "inst\[4\] " "Pin inst\[4\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[4] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -368 168 344 -352 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "inst\[3\] " "Pin inst\[3\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[3] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -368 168 344 -352 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "inst\[2\] " "Pin inst\[2\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[2] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -368 168 344 -352 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "inst\[1\] " "Pin inst\[1\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[1] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -368 168 344 -352 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "inst\[0\] " "Pin inst\[0\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[0] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -368 168 344 -352 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "busBout\[5\] " "Pin busBout\[5\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busBout[5] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 280 128 304 296 "busBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "busBout\[4\] " "Pin busBout\[4\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busBout[4] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 280 128 304 296 "busBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "busBout\[3\] " "Pin busBout\[3\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busBout[3] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 280 128 304 296 "busBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "busBout\[2\] " "Pin busBout\[2\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busBout[2] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 280 128 304 296 "busBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "busBout\[1\] " "Pin busBout\[1\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busBout[1] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 280 128 304 296 "busBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "busBout\[0\] " "Pin busBout\[0\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busBout[0] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 280 128 304 296 "busBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "busCout\[5\] " "Pin busCout\[5\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busCout[5] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 200 128 304 216 "busCout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "busCout\[4\] " "Pin busCout\[4\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busCout[4] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 200 128 304 216 "busCout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "busCout\[3\] " "Pin busCout\[3\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busCout[3] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 200 128 304 216 "busCout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "busCout\[2\] " "Pin busCout\[2\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busCout[2] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 200 128 304 216 "busCout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "busCout\[1\] " "Pin busCout\[1\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busCout[1] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 200 128 304 216 "busCout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "busCout\[0\] " "Pin busCout\[0\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busCout[0] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 200 128 304 216 "busCout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[15\] " "Pin kout\[15\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[15] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[14\] " "Pin kout\[14\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[14] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[13\] " "Pin kout\[13\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[13] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""}  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[7] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -368 168 344 -352 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[6] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[5] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[4] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[3] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[2] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[1] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { inst[0] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busBout[5] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 280 128 304 296 "busBout" "" } } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busBout[4] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busBout[3] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busBout[2] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busBout[1] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busBout[0] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busCout[5] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 200 128 304 216 "busCout" "" } } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busCout[4] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busCout[3] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busCout[2] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busCout[1] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { busCout[0] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[15] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[14] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[13] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1656445164066 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "19 4 18 " "Too many output or bidirectional pins (19) are assigned in I/O bank 4. The I/O bank has only 18 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[6\] " "Pin latchAout\[6\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[6] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[5\] " "Pin latchAout\[5\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[5] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[4\] " "Pin latchAout\[4\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[4] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[3\] " "Pin latchAout\[3\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[3] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[2\] " "Pin latchAout\[2\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[2] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[1\] " "Pin latchAout\[1\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[1] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[0\] " "Pin latchAout\[0\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[0] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[15\] " "Pin latchBout\[15\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[15] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[14\] " "Pin latchBout\[14\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[14] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[13\] " "Pin latchBout\[13\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[13] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[12\] " "Pin latchBout\[12\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[12] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[11\] " "Pin latchBout\[11\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[11] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[10\] " "Pin latchBout\[10\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[10] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[9\] " "Pin latchBout\[9\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[9] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[8\] " "Pin latchBout\[8\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[8] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[7\] " "Pin latchBout\[7\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[7] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[6\] " "Pin latchBout\[6\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[6] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[5\] " "Pin latchBout\[5\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[5] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""}  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[6] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[5] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[4] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[3] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[2] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[1] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[0] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[15] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[14] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[13] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[12] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[11] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[10] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[9] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[8] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[7] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[6] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[5] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1656445164066 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "17 5 16 " "Too many output or bidirectional pins (17) are assigned in I/O bank 5. The I/O bank has only 16 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[4\] " "Pin latchBout\[4\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[4] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[3\] " "Pin latchBout\[3\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[3] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[2\] " "Pin latchBout\[2\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[2] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[1\] " "Pin latchBout\[1\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[1] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchBout\[0\] " "Pin latchBout\[0\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[0] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[32\] " "Pin MIR_output\[32\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[32] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[31\] " "Pin MIR_output\[31\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[31] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[30\] " "Pin MIR_output\[30\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[30] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[29\] " "Pin MIR_output\[29\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[29] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[28\] " "Pin MIR_output\[28\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[28] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[27\] " "Pin MIR_output\[27\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[27] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[26\] " "Pin MIR_output\[26\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[26] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[25\] " "Pin MIR_output\[25\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[25] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[24\] " "Pin MIR_output\[24\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[24] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[23\] " "Pin MIR_output\[23\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[23] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[22\] " "Pin MIR_output\[22\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[22] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""}  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[4] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 384 576 752 400 "latchBout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[3] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[2] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[1] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchBout[0] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[32] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[31] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[30] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[29] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[28] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[27] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[26] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[25] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[24] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[23] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[22] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1656445164066 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "12 6 11 " "Too many output or bidirectional pins (12) are assigned in I/O bank 6. The I/O bank has only 11 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "~ALTERA_nCEO~ " "Pin ~ALTERA_nCEO~" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 3450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[7\] " "Pin MIR_output\[7\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[7] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[6\] " "Pin MIR_output\[6\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[6] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[5\] " "Pin MIR_output\[5\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[5] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[4\] " "Pin MIR_output\[4\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[4] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[3\] " "Pin MIR_output\[3\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[3] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[2\] " "Pin MIR_output\[2\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[2] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[1\] " "Pin MIR_output\[1\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[1] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MIR_output\[0\] " "Pin MIR_output\[0\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[0] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MRMWout\[1\] " "Pin MRMWout\[1\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MRMWout[1] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 168 128 304 184 "MRMWout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "MRMWout\[0\] " "Pin MRMWout\[0\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MRMWout[0] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 168 128 304 184 "MRMWout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""}  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 3450 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[7] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -280 1016 1192 -264 "MIR_output" "" } } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[6] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[5] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[4] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[3] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[2] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[1] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MIR_output[0] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MRMWout[1] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 168 128 304 184 "MRMWout" "" } } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { MRMWout[0] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1656445164066 ""} { "Error" "EFIOMGR_TOO_MANY_OUTPUTS_IN_IO_BANK" "23 7 22 " "Too many output or bidirectional pins (23) are assigned in I/O bank 7. The I/O bank has only 22 pin location(s) supporting output operation." { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[12\] " "Pin kout\[12\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[12] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[11\] " "Pin kout\[11\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[11] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[10\] " "Pin kout\[10\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[10] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[9\] " "Pin kout\[9\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[9] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[8\] " "Pin kout\[8\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[8] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[7\] " "Pin kout\[7\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[7] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[6\] " "Pin kout\[6\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[6] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[5\] " "Pin kout\[5\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[5] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[4\] " "Pin kout\[4\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[4] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[3\] " "Pin kout\[3\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[3] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[2\] " "Pin kout\[2\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[2] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[1\] " "Pin kout\[1\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[1] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "kout\[0\] " "Pin kout\[0\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[0] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[15\] " "Pin latchAout\[15\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[15] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[14\] " "Pin latchAout\[14\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[14] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[13\] " "Pin latchAout\[13\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[13] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[12\] " "Pin latchAout\[12\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[12] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[11\] " "Pin latchAout\[11\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[11] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[10\] " "Pin latchAout\[10\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[10] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[9\] " "Pin latchAout\[9\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[9] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[8\] " "Pin latchAout\[8\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[8] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "latchAout\[7\] " "Pin latchAout\[7\]" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[7] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1656445164066 ""}  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[12] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 728 504 520 904 "kout" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[11] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[10] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[9] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[8] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[7] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[6] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[5] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[4] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[3] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[2] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[1] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { kout[0] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[15] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 648 864 1040 664 "latchAout" "" } } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[14] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[13] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[12] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[11] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[10] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[9] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[8] } } } { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { latchAout[7] } } }  } 0 169286 "Too many output or bidirectional pins (%1!d!) are assigned in I/O bank %2!s!. The I/O bank has only %3!d! pin location(s) supporting output operation." 0 0 "Design Software" 0 -1 1656445164066 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1656445164066 ""}  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { pc_output[0] } } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -104 -432 -256 -88 "pc_output" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1656445164066 ""}
{ "Error" "EFSAC_FSAC_FAIL_TO_PLACE_PIN" "" "Can't place pins due to device constraints" {  } {  } 0 176204 "Can't place pins due to device constraints" 0 0 "Fitter" 0 -1 1656445164078 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656445164078 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1656445165132 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA/Projects/EV22G5/output_files/EV22G5.fit.smsg " "Generated suppressed messages file D:/intelFPGA/Projects/EV22G5/output_files/EV22G5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1656445165634 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 33 s 6 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 33 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5059 " "Peak virtual memory: 5059 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656445165895 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 28 16:39:25 2022 " "Processing ended: Tue Jun 28 16:39:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656445165895 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656445165895 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656445165895 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1656445165895 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 35 s 86 s " "Quartus Prime Full Compilation was unsuccessful. 35 errors, 86 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1656445166697 ""}
