
*** Running vivado
    with args -log top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 286.563 ; gain = 115.063
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:2]
INFO: [Synth 8-638] synthesizing module 'MIPS_instr_mem' [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/MIPS_instr_mem.v:1]
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MIPS_instr_mem' (1#1) [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/MIPS_instr_mem.v:1]
INFO: [Synth 8-638] synthesizing module 'control' [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/control.v:1]
INFO: [Synth 8-4471] merging register 'memToReg_reg' into 'regDstBranch_reg' [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/control.v:13]
INFO: [Synth 8-4471] merging register 'ALUsrc_reg' into 'regDstBranch_reg' [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/control.v:13]
INFO: [Synth 8-256] done synthesizing module 'control' (2#1) [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/control.v:1]
INFO: [Synth 8-638] synthesizing module 'MIPS_registerfile' [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/MIPS_registerfile.v:2]
INFO: [Synth 8-256] done synthesizing module 'MIPS_registerfile' (3#1) [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/MIPS_registerfile.v:2]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/memory.v:1]
INFO: [Synth 8-256] done synthesizing module 'memory' (4#1) [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/memory.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'address' does not match port width (5) of module 'memory' [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:22]
INFO: [Synth 8-638] synthesizing module 'signExt' [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/signExt.v:1]
INFO: [Synth 8-256] done synthesizing module 'signExt' (5#1) [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/signExt.v:1]
INFO: [Synth 8-638] synthesizing module 'ALUcontrol' [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/ALUcontrol.v:1]
INFO: [Synth 8-256] done synthesizing module 'ALUcontrol' (6#1) [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/ALUcontrol.v:1]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/adder.v:2]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'halfAdder' [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/halfAdder.v:2]
INFO: [Synth 8-256] done synthesizing module 'halfAdder' (7#1) [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/halfAdder.v:2]
INFO: [Synth 8-638] synthesizing module 'fullAdder' [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/fullAdder.v:2]
INFO: [Synth 8-256] done synthesizing module 'fullAdder' (8#1) [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/fullAdder.v:2]
INFO: [Synth 8-256] done synthesizing module 'adder' (9#1) [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/adder.v:2]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (64) of module 'adder' [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/ALU.v:10]
WARNING: [Synth 8-689] width (32) of port connection 'b' does not match port width (64) of module 'adder' [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/ALU.v:10]
WARNING: [Synth 8-689] width (32) of port connection 'o' does not match port width (64) of module 'adder' [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/ALU.v:10]
INFO: [Synth 8-638] synthesizing module 'subtractor' [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/subtractor.v:2]
INFO: [Synth 8-256] done synthesizing module 'subtractor' (10#1) [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/subtractor.v:2]
INFO: [Synth 8-638] synthesizing module 'multiplier' [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/multiplier.v:2]
INFO: [Synth 8-256] done synthesizing module 'multiplier' (11#1) [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/multiplier.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/ALU.v:16]
INFO: [Synth 8-256] done synthesizing module 'ALU' (12#1) [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/ALU.v:1]
WARNING: [Synth 8-689] width (4) of port connection 'a' does not match port width (32) of module 'ALU' [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:26]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (64) of module 'ALU' [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:26]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (64) of module 'ALU' [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (64) of module 'ALU' [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:28]
INFO: [Synth 8-638] synthesizing module 'mux2_1' [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/mux2_1.v:2]
INFO: [Synth 8-256] done synthesizing module 'mux2_1' (13#1) [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/mux2_1.v:2]
WARNING: [Synth 8-689] width (5) of port connection 'IN0' does not match port width (32) of module 'mux2_1' [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:30]
WARNING: [Synth 8-689] width (5) of port connection 'IN1' does not match port width (32) of module 'mux2_1' [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:30]
WARNING: [Synth 8-689] width (5) of port connection 'MUX_OUT' does not match port width (32) of module 'mux2_1' [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:30]
INFO: [Synth 8-256] done synthesizing module 'top' (14#1) [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 323.660 ; gain = 152.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[31] to constant 0 [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[30] to constant 0 [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[29] to constant 0 [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[28] to constant 0 [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[27] to constant 0 [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[26] to constant 0 [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[25] to constant 0 [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[24] to constant 0 [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[23] to constant 0 [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[22] to constant 0 [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[21] to constant 0 [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[20] to constant 0 [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[19] to constant 0 [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[18] to constant 0 [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[17] to constant 0 [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[16] to constant 0 [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[15] to constant 0 [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[14] to constant 0 [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[13] to constant 0 [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[12] to constant 0 [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[11] to constant 0 [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[10] to constant 0 [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[9] to constant 0 [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[8] to constant 0 [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[7] to constant 0 [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[6] to constant 0 [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[5] to constant 0 [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[4] to constant 0 [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[3] to constant 0 [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[2] to constant 0 [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[1] to constant 0 [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[0] to constant 0 [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/top.v:27]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 323.660 ; gain = 152.160
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'a_to_g[6]'. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[6]'. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[5]'. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[5]'. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[4]'. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[4]'. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[3]'. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[3]'. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[2]'. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[2]'. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[1]'. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[1]'. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[0]'. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[0]'. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/alejandroe/Downloads/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 637.414 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 637.414 ; gain = 465.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 637.414 ; gain = 465.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 637.414 ; gain = 465.914
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "rom" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "instrCont" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal regarray_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'o_reg' [C:/Users/alejandroe/Desktop/project_1/project_1/project_1.srcs/sources_1/new/subtractor.v:17]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 637.414 ; gain = 465.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  32 Input     64 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 375   
+---Registers : 
	               64 Bit    Registers := 6     
	               32 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---RAMs : 
	             1024 Bit         RAMs := 2     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 3     
	   2 Input     63 Bit        Muxes := 3     
	   2 Input     62 Bit        Muxes := 3     
	   2 Input     61 Bit        Muxes := 3     
	   2 Input     60 Bit        Muxes := 3     
	   2 Input     59 Bit        Muxes := 3     
	   2 Input     58 Bit        Muxes := 3     
	   2 Input     57 Bit        Muxes := 3     
	   2 Input     56 Bit        Muxes := 3     
	   2 Input     55 Bit        Muxes := 3     
	   2 Input     54 Bit        Muxes := 3     
	   2 Input     53 Bit        Muxes := 3     
	   2 Input     52 Bit        Muxes := 3     
	   2 Input     51 Bit        Muxes := 3     
	   2 Input     50 Bit        Muxes := 3     
	   2 Input     49 Bit        Muxes := 3     
	   2 Input     48 Bit        Muxes := 3     
	   2 Input     47 Bit        Muxes := 3     
	   2 Input     46 Bit        Muxes := 3     
	   2 Input     45 Bit        Muxes := 3     
	   2 Input     44 Bit        Muxes := 3     
	   2 Input     43 Bit        Muxes := 3     
	   2 Input     42 Bit        Muxes := 3     
	   2 Input     41 Bit        Muxes := 3     
	   2 Input     40 Bit        Muxes := 3     
	   2 Input     39 Bit        Muxes := 3     
	   2 Input     38 Bit        Muxes := 3     
	   2 Input     37 Bit        Muxes := 3     
	   2 Input     36 Bit        Muxes := 3     
	   2 Input     35 Bit        Muxes := 3     
	   2 Input     34 Bit        Muxes := 3     
	   2 Input     33 Bit        Muxes := 3     
	  17 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MIPS_instr_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	  17 Input     32 Bit        Muxes := 1     
Module control 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 5     
Module MIPS_registerfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module ALUcontrol 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module halfAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module fullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module subtractor 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 62    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module multiplier 
Detailed RTL Component Info : 
+---Adders : 
	  32 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     61 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     59 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 1     
	   2 Input     57 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module mux2_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 637.414 ; gain = 465.914
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 637.414 ; gain = 465.914
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 637.414 ; gain = 465.914

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3971] The signal registers/regarray_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+------------+-------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------+
|Module Name | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name | 
+------------+-------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------+
|top         | mem/mem_reg | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B | 1      | 0      | top/extram__5     | 
+------------+-------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------+

Note: The table above shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. "Hierarchical Name" reflects the Block RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance '\intrMem/instr_reg[25] ' (FD) to '\ctrl/regDstBranch_reg '
INFO: [Synth 8-3886] merging instance '\intrMem/instr_reg[20] ' (FD) to '\ctrl/regDstBranch_reg '
INFO: [Synth 8-3886] merging instance '\intrMem/instr_reg[28] ' (FD) to '\ctrl/regDstBranch_reg '
INFO: [Synth 8-3886] merging instance '\intrMem/instr_reg[30] ' (FD) to '\ctrl/regDstBranch_reg '
INFO: [Synth 8-3886] merging instance '\intrMem/instr_reg[31] ' (FD) to '\intrMem/instr_reg[27] '
INFO: [Synth 8-3886] merging instance '\intrMem/instr_reg[27] ' (FD) to '\intrMem/instr_reg[26] '
INFO: [Synth 8-3886] merging instance '\intrMem/instr_reg[13] ' (FD) to '\ctrl/regDstBranch_reg '
INFO: [Synth 8-3886] merging instance '\intrMem/instr_reg[10] ' (FD) to '\ctrl/regDstBranch_reg '
INFO: [Synth 8-3886] merging instance '\intrMem/instr_reg[9] ' (FD) to '\ctrl/regDstBranch_reg '
INFO: [Synth 8-3886] merging instance '\intrMem/instr_reg[8] ' (FD) to '\ctrl/regDstBranch_reg '
INFO: [Synth 8-3886] merging instance '\intrMem/instr_reg[7] ' (FD) to '\ctrl/regDstBranch_reg '
INFO: [Synth 8-3886] merging instance '\intrMem/instr_reg[6] ' (FD) to '\ctrl/regDstBranch_reg '
INFO: [Synth 8-3886] merging instance '\intrMem/instr_reg[5] ' (FD) to '\ctrl/regDstBranch_reg '
INFO: [Synth 8-3886] merging instance '\intrMem/instr_reg[4] ' (FD) to '\ctrl/regDstBranch_reg '
INFO: [Synth 8-3886] merging instance '\intrMem/instr_reg[3] ' (FD) to '\ctrl/regDstBranch_reg '
INFO: [Synth 8-3886] merging instance '\intrMem/instr_reg[2] ' (FD) to '\ctrl/regDstBranch_reg '
INFO: [Synth 8-3886] merging instance '\intrMem/instr_reg[15] ' (FD) to '\ctrl/regDstBranch_reg '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ctrl/regDstBranch_reg )
WARNING: [Synth 8-3332] Sequential element (\intrMem/instr_reg[31] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\intrMem/instr_reg[27] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\ctrl/memRead_reg ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\ctrl/memWrite_reg ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\leftAddALU/minus/o_reg[31] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\leftAddALU/minus/o_reg[30] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\leftAddALU/minus/o_reg[29] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\leftAddALU/minus/o_reg[28] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\leftAddALU/minus/o_reg[27] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\leftAddALU/minus/o_reg[26] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\leftAddALU/minus/o_reg[25] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\leftAddALU/minus/o_reg[24] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\leftAddALU/minus/o_reg[23] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\leftAddALU/minus/o_reg[22] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\leftAddALU/minus/o_reg[21] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\leftAddALU/minus/o_reg[20] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\leftAddALU/minus/o_reg[19] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\leftAddALU/minus/o_reg[18] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\leftAddALU/minus/o_reg[17] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\leftAddALU/minus/o_reg[16] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\leftAddALU/minus/o_reg[15] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\leftAddALU/minus/o_reg[14] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\leftAddALU/minus/o_reg[13] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\leftAddALU/minus/o_reg[12] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\leftAddALU/minus/o_reg[11] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\leftAddALU/minus/o_reg[10] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\leftAddALU/minus/o_reg[9] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\leftAddALU/minus/o_reg[8] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\leftAddALU/minus/o_reg[7] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\leftAddALU/minus/o_reg[6] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\leftAddALU/minus/o_reg[5] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\leftAddALU/minus/o_reg[4] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\leftAddALU/minus/o_reg[3] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\leftAddALU/minus/o_reg[2] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\leftAddALU/minus/o_reg[1] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\leftAddALU/minus/o_reg[0] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\out_reg[63] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[62] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[61] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[60] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[59] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[58] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[57] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[56] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[55] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[54] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[53] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[52] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[51] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[50] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[49] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[48] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[47] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[46] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[45] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[44] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[43] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[42] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[41] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[40] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[39] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[38] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[37] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[36] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[35] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[34] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[33] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[32] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[31] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[30] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[29] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[28] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[27] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[26] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[25] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[24] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[23] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[22] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[21] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[20] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[19] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[18] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[17] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[16] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[15] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[14] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[13] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[12] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[11] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[10] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[9] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[8] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[7] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[6] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[5] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[4] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[3] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[2] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[1] ) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (\out_reg[0] ) is unused and will be removed from module multiplier__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 637.414 ; gain = 465.914
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 637.414 ; gain = 465.914

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 637.414 ; gain = 465.914
---------------------------------------------------------------------------------
INFO: [Synth 8-5584] The signal registers/regarray_reg is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5584] The signal registers/regarray_reg is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5584] The signal registers/regarray_reg is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5584] The signal registers/regarray_reg is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 639.258 ; gain = 467.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 647.957 ; gain = 476.457
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 647.957 ; gain = 476.457

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 647.957 ; gain = 476.457
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 647.957 ; gain = 476.457
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 647.957 ; gain = 476.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 647.957 ; gain = 476.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 647.957 ; gain = 476.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 647.957 ; gain = 476.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 647.957 ; gain = 476.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    71|
|3     |LUT1   |     2|
|4     |LUT2   |   194|
|5     |LUT3   |    70|
|6     |LUT4   |    78|
|7     |LUT5   |   103|
|8     |LUT6   |   362|
|9     |RAM32M |    12|
|10    |FDRE   |   146|
|11    |IBUF   |     5|
|12    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+------------------+------+
|      |Instance         |Module            |Cells |
+------+-----------------+------------------+------+
|1     |top              |                  |  1076|
|2     |  bottomRightALU |ALU               |   491|
|3     |    mul          |multiplier        |   459|
|4     |  ctrl           |control           |     5|
|5     |  instrReg       |mux2_1            |     3|
|6     |  intrMem        |MIPS_instr_mem    |    38|
|7     |  registers      |MIPS_registerfile |   501|
+------+-----------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 647.957 ; gain = 476.457
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 437 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 647.957 ; gain = 117.965
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 647.957 ; gain = 476.457
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 88 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 64 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 174 Warnings, 30 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 647.957 ; gain = 442.301
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 647.957 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 29 16:41:33 2019...
