# Benchmark "faults\fault_U77__true_8_frames" written by ABC on Tue Dec 06 01:11:00 2011
INPUT(ACKOUT_REG_WFCIRCUIT)
INPUT(STATE_REG_2__WFCIRCUIT)
INPUT(STATE_REG_1__WFCIRCUIT)
INPUT(STATE_REG_0__WFCIRCUIT)
INPUT(CC_MUX_REG_2__WFCIRCUIT)
INPUT(CC_MUX_REG_1__WFCIRCUIT)
INPUT(USCITE_REG_2__WFCIRCUIT)
INPUT(USCITE_REG_1__WFCIRCUIT)
INPUT(ENABLE_COUNT_REG_WFCIRCUIT)
INPUT(EQL_00)
INPUT(CONT_EQL_00)
INPUT(EQL_01)
INPUT(CONT_EQL_01)
INPUT(EQL_02)
INPUT(CONT_EQL_02)
INPUT(EQL_03)
INPUT(CONT_EQL_03)
INPUT(EQL_04)
INPUT(CONT_EQL_04)
INPUT(EQL_05)
INPUT(CONT_EQL_05)
INPUT(EQL_06)
INPUT(CONT_EQL_06)
INPUT(EQL_07)
INPUT(CONT_EQL_07)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_00)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_00)
OUTPUT(USCITE_REG_2__WFCIRCUIT_00)
OUTPUT(USCITE_REG_1__WFCIRCUIT_00)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_00)
OUTPUT(ACKOUT_REG_WFCIRCUIT_00)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_01)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_01)
OUTPUT(USCITE_REG_2__WFCIRCUIT_01)
OUTPUT(USCITE_REG_1__WFCIRCUIT_01)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_01)
OUTPUT(ACKOUT_REG_WFCIRCUIT_01)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_02)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_02)
OUTPUT(USCITE_REG_2__WFCIRCUIT_02)
OUTPUT(USCITE_REG_1__WFCIRCUIT_02)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_02)
OUTPUT(ACKOUT_REG_WFCIRCUIT_02)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_03)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_03)
OUTPUT(USCITE_REG_2__WFCIRCUIT_03)
OUTPUT(USCITE_REG_1__WFCIRCUIT_03)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_03)
OUTPUT(ACKOUT_REG_WFCIRCUIT_03)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_04)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_04)
OUTPUT(USCITE_REG_2__WFCIRCUIT_04)
OUTPUT(USCITE_REG_1__WFCIRCUIT_04)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_04)
OUTPUT(ACKOUT_REG_WFCIRCUIT_04)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_05)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_05)
OUTPUT(USCITE_REG_2__WFCIRCUIT_05)
OUTPUT(USCITE_REG_1__WFCIRCUIT_05)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_05)
OUTPUT(ACKOUT_REG_WFCIRCUIT_05)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_06)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_06)
OUTPUT(USCITE_REG_2__WFCIRCUIT_06)
OUTPUT(USCITE_REG_1__WFCIRCUIT_06)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_06)
OUTPUT(ACKOUT_REG_WFCIRCUIT_06)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_07)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_07)
OUTPUT(USCITE_REG_2__WFCIRCUIT_07)
OUTPUT(USCITE_REG_1__WFCIRCUIT_07)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_07)
OUTPUT(ACKOUT_REG_WFCIRCUIT_07)
n73         = LUT 0x8 ( STATE_REG_2__WFCIRCUIT, STATE_REG_1__WFCIRCUIT )
n74         = LUT 0x8 ( STATE_REG_0__WFCIRCUIT, n73 )
n75         = LUT 0x1 ( CONT_EQL_00, n74 )
n76         = LUT 0x1 ( STATE_REG_2__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n77         = LUT 0x2 ( STATE_REG_1__WFCIRCUIT, EQL_00 )
n78         = LUT 0x8 ( n76, n77 )
n79         = LUT 0x1 ( n75, n78 )
n80         = LUT 0x1 ( STATE_REG_2__WFCIRCUIT, STATE_REG_1__WFCIRCUIT )
n81         = LUT 0x8 ( STATE_REG_0__WFCIRCUIT, n80 )
n82         = LUT 0x4 ( EQL_00, n81 )
n83         = LUT 0x1 ( STATE_REG_2__WFCIRCUIT, n82 )
n84         = LUT 0x8 ( STATE_REG_1__WFCIRCUIT, n76 )
n85         = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, EQL_00 )
n86         = LUT 0x8 ( STATE_REG_0__WFCIRCUIT, n85 )
n87         = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n88         = LUT 0x4 ( STATE_REG_1__WFCIRCUIT, n87 )
n89         = LUT 0x4 ( EQL_00, n88 )
n90         = LUT 0x8 ( STATE_REG_1__WFCIRCUIT, EQL_00 )
n91         = LUT 0x1 ( n84, n86 )
n92         = LUT 0x4 ( n89, n91 )
n93         = LUT 0x4 ( n90, n92 )
n94         = LUT 0x8 ( STATE_REG_1__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n95         = LUT 0x4 ( STATE_REG_1__WFCIRCUIT, n76 )
n96         = LUT 0x1 ( n94, n95 )
n97         = LUT 0x4 ( STATE_REG_0__WFCIRCUIT, n90 )
n98         = LUT 0x1 ( STATE_REG_2__WFCIRCUIT, n81 )
n99         = LUT 0x4 ( n97, n98 )
n100        = LUT 0x8 ( STATE_REG_2__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n101        = LUT 0x4 ( STATE_REG_0__WFCIRCUIT, EQL_00 )
n102        = LUT 0x2 ( STATE_REG_1__WFCIRCUIT, n101 )
n103        = LUT 0x4 ( STATE_REG_1__WFCIRCUIT, EQL_00 )
n104        = LUT 0x1 ( n76, n100 )
n105        = LUT 0x4 ( n102, n104 )
n106        = LUT 0x4 ( n103, n105 )
n107        = LUT 0x8 ( STATE_REG_2__WFCIRCUIT, n90 )
n108        = LUT 0x1 ( n89, n107 )
n109        = LUT 0x2 ( EQL_00, n73 )
n110        = LUT 0x8 ( n96, n109 )
n111        = LUT 0x1 ( n83, n93 )
n112        = LUT 0x4 ( n96, n111 )
n113        = LUT 0x1 ( CONT_EQL_01, n112 )
n114        = LUT 0x8 ( n83, n96 )
n115        = LUT 0x1 ( n93, EQL_01 )
n116        = LUT 0x8 ( n114, n115 )
n117        = LUT 0x1 ( n113, n116 )
n118        = LUT 0x8 ( n83, n93 )
n119        = LUT 0x4 ( n96, n118 )
n120        = LUT 0x4 ( EQL_01, n119 )
n121        = LUT 0x2 ( n83, n120 )
n122        = LUT 0x4 ( n93, n114 )
n123        = LUT 0x8 ( n83, EQL_01 )
n124        = LUT 0x4 ( n96, n123 )
n125        = LUT 0x4 ( n83, n96 )
n126        = LUT 0x8 ( n93, n125 )
n127        = LUT 0x4 ( EQL_01, n126 )
n128        = LUT 0x4 ( n93, EQL_01 )
n129        = LUT 0x1 ( n122, n124 )
n130        = LUT 0x4 ( n127, n129 )
n131        = LUT 0x4 ( n128, n130 )
n132        = LUT 0x1 ( n93, n96 )
n133        = LUT 0x8 ( n93, n114 )
n134        = LUT 0x1 ( n132, n133 )
n135        = LUT 0x8 ( n96, n128 )
n136        = LUT 0x2 ( n83, n119 )
n137        = LUT 0x4 ( n135, n136 )
n138        = LUT 0x1 ( n83, n96 )
n139        = LUT 0x8 ( n96, EQL_01 )
n140        = LUT 0x1 ( n93, n139 )
n141        = LUT 0x8 ( n93, EQL_01 )
n142        = LUT 0x1 ( n114, n138 )
n143        = LUT 0x4 ( n140, n142 )
n144        = LUT 0x4 ( n141, n143 )
n145        = LUT 0x4 ( n83, n128 )
n146        = LUT 0x1 ( n127, n145 )
n147        = LUT 0x2 ( EQL_01, n111 )
n148        = LUT 0x8 ( n134, n147 )
n149        = LUT 0x1 ( n121, n131 )
n150        = LUT 0x4 ( n134, n149 )
n151        = LUT 0x1 ( CONT_EQL_02, n150 )
n152        = LUT 0x8 ( n121, n134 )
n153        = LUT 0x1 ( n131, EQL_02 )
n154        = LUT 0x8 ( n152, n153 )
n155        = LUT 0x1 ( n151, n154 )
n156        = LUT 0x8 ( n121, n131 )
n157        = LUT 0x4 ( n134, n156 )
n158        = LUT 0x4 ( EQL_02, n157 )
n159        = LUT 0x2 ( n121, n158 )
n160        = LUT 0x4 ( n131, n152 )
n161        = LUT 0x8 ( n121, EQL_02 )
n162        = LUT 0x4 ( n134, n161 )
n163        = LUT 0x4 ( n121, n134 )
n164        = LUT 0x8 ( n131, n163 )
n165        = LUT 0x4 ( EQL_02, n164 )
n166        = LUT 0x4 ( n131, EQL_02 )
n167        = LUT 0x1 ( n160, n162 )
n168        = LUT 0x4 ( n165, n167 )
n169        = LUT 0x4 ( n166, n168 )
n170        = LUT 0x1 ( n131, n134 )
n171        = LUT 0x8 ( n131, n152 )
n172        = LUT 0x1 ( n170, n171 )
n173        = LUT 0x8 ( n134, n166 )
n174        = LUT 0x2 ( n121, n157 )
n175        = LUT 0x4 ( n173, n174 )
n176        = LUT 0x1 ( n121, n134 )
n177        = LUT 0x8 ( n134, EQL_02 )
n178        = LUT 0x1 ( n131, n177 )
n179        = LUT 0x8 ( n131, EQL_02 )
n180        = LUT 0x1 ( n152, n176 )
n181        = LUT 0x4 ( n178, n180 )
n182        = LUT 0x4 ( n179, n181 )
n183        = LUT 0x4 ( n121, n166 )
n184        = LUT 0x1 ( n165, n183 )
n185        = LUT 0x2 ( EQL_02, n149 )
n186        = LUT 0x8 ( n172, n185 )
n187        = LUT 0x1 ( n159, n169 )
n188        = LUT 0x4 ( n172, n187 )
n189        = LUT 0x1 ( CONT_EQL_03, n188 )
n190        = LUT 0x8 ( n159, n172 )
n191        = LUT 0x1 ( n169, EQL_03 )
n192        = LUT 0x8 ( n190, n191 )
n193        = LUT 0x1 ( n189, n192 )
n194        = LUT 0x8 ( n159, n169 )
n195        = LUT 0x4 ( n172, n194 )
n196        = LUT 0x4 ( EQL_03, n195 )
n197        = LUT 0x2 ( n159, n196 )
n198        = LUT 0x4 ( n169, n190 )
n199        = LUT 0x8 ( n159, EQL_03 )
n200        = LUT 0x4 ( n172, n199 )
n201        = LUT 0x4 ( n159, n172 )
n202        = LUT 0x8 ( n169, n201 )
n203        = LUT 0x4 ( EQL_03, n202 )
n204        = LUT 0x4 ( n169, EQL_03 )
n205        = LUT 0x1 ( n198, n200 )
n206        = LUT 0x4 ( n203, n205 )
n207        = LUT 0x4 ( n204, n206 )
n208        = LUT 0x1 ( n169, n172 )
n209        = LUT 0x8 ( n169, n190 )
n210        = LUT 0x1 ( n208, n209 )
n211        = LUT 0x8 ( n172, n204 )
n212        = LUT 0x2 ( n159, n195 )
n213        = LUT 0x4 ( n211, n212 )
n214        = LUT 0x1 ( n159, n172 )
n215        = LUT 0x8 ( n172, EQL_03 )
n216        = LUT 0x1 ( n169, n215 )
n217        = LUT 0x8 ( n169, EQL_03 )
n218        = LUT 0x1 ( n190, n214 )
n219        = LUT 0x4 ( n216, n218 )
n220        = LUT 0x4 ( n217, n219 )
n221        = LUT 0x4 ( n159, n204 )
n222        = LUT 0x1 ( n203, n221 )
n223        = LUT 0x2 ( EQL_03, n187 )
n224        = LUT 0x8 ( n210, n223 )
n225        = LUT 0x1 ( n197, n207 )
n226        = LUT 0x4 ( n210, n225 )
n227        = LUT 0x1 ( CONT_EQL_04, n226 )
n228        = LUT 0x8 ( n197, n210 )
n229        = LUT 0x1 ( n207, EQL_04 )
n230        = LUT 0x8 ( n228, n229 )
n231        = LUT 0x1 ( n227, n230 )
n232        = LUT 0x8 ( n197, n207 )
n233        = LUT 0x4 ( n210, n232 )
n234        = LUT 0x4 ( EQL_04, n233 )
n235        = LUT 0x2 ( n197, n234 )
n236        = LUT 0x4 ( n207, n228 )
n237        = LUT 0x8 ( n197, EQL_04 )
n238        = LUT 0x4 ( n210, n237 )
n239        = LUT 0x4 ( n197, n210 )
n240        = LUT 0x8 ( n207, n239 )
n241        = LUT 0x4 ( EQL_04, n240 )
n242        = LUT 0x4 ( n207, EQL_04 )
n243        = LUT 0x1 ( n236, n238 )
n244        = LUT 0x4 ( n241, n243 )
n245        = LUT 0x4 ( n242, n244 )
n246        = LUT 0x1 ( n207, n210 )
n247        = LUT 0x8 ( n207, n228 )
n248        = LUT 0x1 ( n246, n247 )
n249        = LUT 0x8 ( n210, n242 )
n250        = LUT 0x2 ( n197, n233 )
n251        = LUT 0x4 ( n249, n250 )
n252        = LUT 0x1 ( n197, n210 )
n253        = LUT 0x8 ( n210, EQL_04 )
n254        = LUT 0x1 ( n207, n253 )
n255        = LUT 0x8 ( n207, EQL_04 )
n256        = LUT 0x1 ( n228, n252 )
n257        = LUT 0x4 ( n254, n256 )
n258        = LUT 0x4 ( n255, n257 )
n259        = LUT 0x4 ( n197, n242 )
n260        = LUT 0x1 ( n241, n259 )
n261        = LUT 0x2 ( EQL_04, n225 )
n262        = LUT 0x8 ( n248, n261 )
n263        = LUT 0x1 ( n235, n245 )
n264        = LUT 0x4 ( n248, n263 )
n265        = LUT 0x1 ( CONT_EQL_05, n264 )
n266        = LUT 0x8 ( n235, n248 )
n267        = LUT 0x1 ( n245, EQL_05 )
n268        = LUT 0x8 ( n266, n267 )
n269        = LUT 0x1 ( n265, n268 )
n270        = LUT 0x8 ( n235, n245 )
n271        = LUT 0x4 ( n248, n270 )
n272        = LUT 0x4 ( EQL_05, n271 )
n273        = LUT 0x2 ( n235, n272 )
n274        = LUT 0x4 ( n245, n266 )
n275        = LUT 0x8 ( n235, EQL_05 )
n276        = LUT 0x4 ( n248, n275 )
n277        = LUT 0x4 ( n235, n248 )
n278        = LUT 0x8 ( n245, n277 )
n279        = LUT 0x4 ( EQL_05, n278 )
n280        = LUT 0x4 ( n245, EQL_05 )
n281        = LUT 0x1 ( n274, n276 )
n282        = LUT 0x4 ( n279, n281 )
n283        = LUT 0x4 ( n280, n282 )
n284        = LUT 0x1 ( n245, n248 )
n285        = LUT 0x8 ( n245, n266 )
n286        = LUT 0x1 ( n284, n285 )
n287        = LUT 0x8 ( n248, n280 )
n288        = LUT 0x2 ( n235, n271 )
n289        = LUT 0x4 ( n287, n288 )
n290        = LUT 0x1 ( n235, n248 )
n291        = LUT 0x8 ( n248, EQL_05 )
n292        = LUT 0x1 ( n245, n291 )
n293        = LUT 0x8 ( n245, EQL_05 )
n294        = LUT 0x1 ( n266, n290 )
n295        = LUT 0x4 ( n292, n294 )
n296        = LUT 0x4 ( n293, n295 )
n297        = LUT 0x4 ( n235, n280 )
n298        = LUT 0x1 ( n279, n297 )
n299        = LUT 0x2 ( EQL_05, n263 )
n300        = LUT 0x8 ( n286, n299 )
n301        = LUT 0x1 ( n273, n283 )
n302        = LUT 0x4 ( n286, n301 )
n303        = LUT 0x1 ( CONT_EQL_06, n302 )
n304        = LUT 0x8 ( n273, n286 )
n305        = LUT 0x1 ( n283, EQL_06 )
n306        = LUT 0x8 ( n304, n305 )
n307        = LUT 0x1 ( n303, n306 )
n308        = LUT 0x8 ( n273, n283 )
n309        = LUT 0x4 ( n286, n308 )
n310        = LUT 0x4 ( n273, n286 )
n311        = LUT 0x8 ( n283, n310 )
n312        = LUT 0x4 ( EQL_06, n311 )
n313        = LUT 0x4 ( n283, EQL_06 )
n314        = LUT 0x1 ( n283, n286 )
n315        = LUT 0x8 ( n283, n304 )
n316        = LUT 0x1 ( n314, n315 )
n317        = LUT 0x8 ( n286, n313 )
n318        = LUT 0x2 ( n273, n309 )
n319        = LUT 0x4 ( n317, n318 )
n320        = LUT 0x1 ( n273, n286 )
n321        = LUT 0x8 ( n286, EQL_06 )
n322        = LUT 0x1 ( n283, n321 )
n323        = LUT 0x8 ( n283, EQL_06 )
n324        = LUT 0x1 ( n304, n320 )
n325        = LUT 0x4 ( n322, n324 )
n326        = LUT 0x4 ( n323, n325 )
n327        = LUT 0x4 ( n273, n313 )
n328        = LUT 0x1 ( n312, n327 )
n329        = LUT 0x2 ( EQL_06, n301 )
n330        = LUT 0x8 ( n316, n329 )
CC_MUX_REG_2__WFCIRCUIT_00 = LUT 0x2 ( CC_MUX_REG_2__WFCIRCUIT )
CC_MUX_REG_1__WFCIRCUIT_00 = LUT 0x2 ( CC_MUX_REG_1__WFCIRCUIT )
USCITE_REG_2__WFCIRCUIT_00 = LUT 0x2 ( USCITE_REG_2__WFCIRCUIT )
USCITE_REG_1__WFCIRCUIT_00 = LUT 0x2 ( USCITE_REG_1__WFCIRCUIT )
ENABLE_COUNT_REG_WFCIRCUIT_00 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT )
ACKOUT_REG_WFCIRCUIT_00 = LUT 0x2 ( ACKOUT_REG_WFCIRCUIT )
CC_MUX_REG_2__WFCIRCUIT_01 = LUT 0x1 ( n99 )
CC_MUX_REG_1__WFCIRCUIT_01 = LUT 0x1 ( n106 )
USCITE_REG_2__WFCIRCUIT_01 = LUT 0x1 ( n108 )
USCITE_REG_1__WFCIRCUIT_01 = LUT 0x1 ( n110 )
ENABLE_COUNT_REG_WFCIRCUIT_01 = LUT 0x1 ( n79 )
ACKOUT_REG_WFCIRCUIT_01 = LUT 0x1 ( n79 )
CC_MUX_REG_2__WFCIRCUIT_02 = LUT 0x1 ( n137 )
CC_MUX_REG_1__WFCIRCUIT_02 = LUT 0x1 ( n144 )
USCITE_REG_2__WFCIRCUIT_02 = LUT 0x1 ( n146 )
USCITE_REG_1__WFCIRCUIT_02 = LUT 0x1 ( n148 )
ENABLE_COUNT_REG_WFCIRCUIT_02 = LUT 0x1 ( n117 )
ACKOUT_REG_WFCIRCUIT_02 = LUT 0x1 ( n117 )
CC_MUX_REG_2__WFCIRCUIT_03 = LUT 0x1 ( n175 )
CC_MUX_REG_1__WFCIRCUIT_03 = LUT 0x1 ( n182 )
USCITE_REG_2__WFCIRCUIT_03 = LUT 0x1 ( n184 )
USCITE_REG_1__WFCIRCUIT_03 = LUT 0x1 ( n186 )
ENABLE_COUNT_REG_WFCIRCUIT_03 = LUT 0x1 ( n155 )
ACKOUT_REG_WFCIRCUIT_03 = LUT 0x1 ( n155 )
CC_MUX_REG_2__WFCIRCUIT_04 = LUT 0x1 ( n213 )
CC_MUX_REG_1__WFCIRCUIT_04 = LUT 0x1 ( n220 )
USCITE_REG_2__WFCIRCUIT_04 = LUT 0x1 ( n222 )
USCITE_REG_1__WFCIRCUIT_04 = LUT 0x1 ( n224 )
ENABLE_COUNT_REG_WFCIRCUIT_04 = LUT 0x1 ( n193 )
ACKOUT_REG_WFCIRCUIT_04 = LUT 0x1 ( n193 )
CC_MUX_REG_2__WFCIRCUIT_05 = LUT 0x1 ( n251 )
CC_MUX_REG_1__WFCIRCUIT_05 = LUT 0x1 ( n258 )
USCITE_REG_2__WFCIRCUIT_05 = LUT 0x1 ( n260 )
USCITE_REG_1__WFCIRCUIT_05 = LUT 0x1 ( n262 )
ENABLE_COUNT_REG_WFCIRCUIT_05 = LUT 0x1 ( n231 )
ACKOUT_REG_WFCIRCUIT_05 = LUT 0x1 ( n231 )
CC_MUX_REG_2__WFCIRCUIT_06 = LUT 0x1 ( n289 )
CC_MUX_REG_1__WFCIRCUIT_06 = LUT 0x1 ( n296 )
USCITE_REG_2__WFCIRCUIT_06 = LUT 0x1 ( n298 )
USCITE_REG_1__WFCIRCUIT_06 = LUT 0x1 ( n300 )
ENABLE_COUNT_REG_WFCIRCUIT_06 = LUT 0x1 ( n269 )
ACKOUT_REG_WFCIRCUIT_06 = LUT 0x1 ( n269 )
CC_MUX_REG_2__WFCIRCUIT_07 = LUT 0x1 ( n319 )
CC_MUX_REG_1__WFCIRCUIT_07 = LUT 0x1 ( n326 )
USCITE_REG_2__WFCIRCUIT_07 = LUT 0x1 ( n328 )
USCITE_REG_1__WFCIRCUIT_07 = LUT 0x1 ( n330 )
ENABLE_COUNT_REG_WFCIRCUIT_07 = LUT 0x1 ( n307 )
ACKOUT_REG_WFCIRCUIT_07 = LUT 0x1 ( n307 )
