<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=3&amp;t=16267" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2018-08-04T10:41:24-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=3&amp;t=16267</id>
<entry>
<author><name><![CDATA[lidnariq]]></name></author>
<updated>2018-08-04T10:41:24-07:00</updated>
<published>2018-08-04T10:41:24-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=222661#p222661</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=222661#p222661"/>
<title type="html"><![CDATA[Re: 3D Block (Hwang Shinwei)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=222661#p222661"><![CDATA[
What I personally find weird is that the PIC here is running directly off the same 1.8MHz clock that the CPU is, but the PIC has a ÷4 prescaler on the CPU, so it's actually running at ≈450KIpS.<br /><br />The 12 I/O lines on the PIC are connected to CPUA[4...14] and /IRQ; so theoretically the PIC could choose to assert /IRQ based on that portion of the address, possibly requiring specific addresses in sequence. But it's not paying attention to the R/W line, so whatever's going on can't be related to direction.<br /><br />This very old model of PIC doesn't have (internal)  interrupts, and the only thing it could be doing is polling the address lines; to check for specific addresses will take 8 Tcy (32 6502 cycles) with some code that looks something like<br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">a:<br />movlw 0x55<br />xorwf PORTB, w<br />btfss STATUS, Z<br />goto a<br />movlw 0xA<br />xorwf PORTA, w<br />btfss STATUS, Z<br />goto a<br /></div><br />although I'm certain there's a little more cleverness possible.<br /><br />Due to using the same clock as the CPU, we know that the PIC can only check its inputs (the address bus) exactly every 4th cycle. But at the same time, there's nothing to keep the PIC synchronized, so I don't think there's reason to think that the code inside is only checking 6502 CPU cycles n where n≡1(mod 4)<br /><br /><br />I know I'd read some article in the past about defeating the code protect using a die photograph to find the location that the CP bit is and erase it...<br /><br />Apparently the PIC16C54 follow-up PIC – the PIC16C84 – is vulnerable to a variety of relatively inexpensive deprotection attacks. <!-- m --><a class="postlink" href="https://www.cl.cam.ac.uk/~sps32/mcu_lock.html">https://www.cl.cam.ac.uk/~sps32/mcu_lock.html</a><!-- m --><br /><br />There's also more invasive solutions: <!-- m --><a class="postlink" href="http://caps0ff.blogspot.com/2018/05/mostly-pic16c57.html">http://caps0ff.blogspot.com/2018/05/mos ... 16c57.html</a><!-- m --><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3512">lidnariq</a> — Sat Aug 04, 2018 10:41 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[NewRisingSun]]></name></author>
<updated>2018-08-04T09:17:06-07:00</updated>
<published>2018-08-04T09:17:06-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=222656#p222656</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=222656#p222656"/>
<title type="html"><![CDATA[Re: 3D Block (Hwang Shinwei)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=222656#p222656"><![CDATA[
<a href="http://symphoniae.com/nrs/nesdev/NintendulatorNRS2018-08-04.7z" class="postlink">A very partial emulation</a> that runs <em>Block Force</em>. Using the <em>Square Force</em> ROM from GoodNES, setting it to mapper #355 (and CHR-RAM to 8 KiB), and making sure that CPU-&gt;RAM Initialization is set to 00 in the emulator, should run the game. The initial high score (which is 006502 on the unprotected multicart-extracted version) is very sensitive to IRQ timing and therefore probably displayed incorrectly.<br /><br />Right now, I am just firing an IRQ 13760 M2 cycles after any write to addresses 00D7 or 00E8. Emulating 3D Block will not be possible with such fakery and will definitely require dumping the microcontroller ROM, because that one will actually contain some gameplay code without which the blocks will never fall.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=133">NewRisingSun</a> — Sat Aug 04, 2018 9:17 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[MLX]]></name></author>
<updated>2018-08-03T10:29:59-07:00</updated>
<published>2018-08-03T10:29:59-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=222580#p222580</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=222580#p222580"/>
<title type="html"><![CDATA[Re: 3D Block (Hwang Shinwei)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=222580#p222580"><![CDATA[
PIC16C54 pinout<br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">PIC.01 - 27C.05<br />PIC.02 - 27C.06<br />PIC.03 - NC<br />PIC.04 - 4.7kΩ<br />PIC.05 - GND<br />PIC.06 - 27C.02<br />PIC.07 - 27C.03<br />PIC.08 - CPU A10<br />PIC.09 - 27C.23<br />PIC.10 - 27C.24<br />PIC.11 - 27C.25<br />PIC.12 - 27C.26<br />PIC.13 - 27C.27<br />PIC.14 - +5V<br />PIC.15 - NC<br />PIC.16 - M2<br />PIC.17 - /IRQ (pin 15)<br />PIC.18 - 27C.04</div><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=8265">MLX</a> — Fri Aug 03, 2018 10:29 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[NewRisingSun]]></name></author>
<updated>2018-08-03T10:35:20-07:00</updated>
<published>2018-08-03T10:20:02-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=222579#p222579</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=222579#p222579"/>
<title type="html"><![CDATA[Re: 3D Block (Hwang Shinwei)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=222579#p222579"><![CDATA[
The 3D Block PCB is also used by the original version of &quot;Block Force&quot; (called &quot;Square Force&quot; in GoodNES). It uses a <a href="http://ww1.microchip.com/downloads/en/DeviceDoc/30453d.pdf" class="postlink">PIC16C54 microcontroller</a> with an embedded ROM and takes CPU A4-A14 plus M2 as an input, and provides /IRQ as an output. In other words, it watches the CPU address bus, counts M2 cycles, and fires an IRQ when it feels like it. CPU D0-D7 are not connected to the microcontroller. The microcontroller has a <a href="http://www.itisravenna.it/sheet/30190d.pdf" class="postlink">protection feature</a> which prevents the embedded ROM from being read out by an EPROM programmer.<br /><br />Images provided by MLX.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=133">NewRisingSun</a> — Fri Aug 03, 2018 10:20 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Alyosha_TAS]]></name></author>
<updated>2017-07-28T18:11:23-07:00</updated>
<published>2017-07-28T18:11:23-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=201144#p201144</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=201144#p201144"/>
<title type="html"><![CDATA[Re: 3D Block (Hwang Shinwei)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=201144#p201144"><![CDATA[
<div class="quotetitle">lidnariq wrote:</div><div class="quotecontent"><br />... Um? At $3FFE in PRG I see the bytes $0 $a8, and in its surrounding bytes that feels more like a chunk of code than a pointer.... are we talking about the same ROM after all?<br /><br />I agree that I see code starting at PRG $6800, but it looks like a replacement NMI (it writes to $4014)<br /></div><br /><br />Yeah that's the block of code I mean, maybe it's just coincidence then. <br />Either way, maybe we need some way to access this code?<br /><br />EDIT: Oh wait, it does run it, ok nevermind me.<br /><br />EDIT2: It looks like the write to $4900 is the IRQ reload counter, setting it to 0x37 *2 + 1 gives exactly the right split in the screen.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=7612">Alyosha_TAS</a> — Fri Jul 28, 2017 6:11 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[lidnariq]]></name></author>
<updated>2017-07-28T18:00:01-07:00</updated>
<published>2017-07-28T18:00:01-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=201143#p201143</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=201143#p201143"/>
<title type="html"><![CDATA[Re: 3D Block (Hwang Shinwei)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=201143#p201143"><![CDATA[
... Um? At $3FFE in PRG I see the bytes $0 $a8, and in its surrounding bytes that feels more like a chunk of code than a pointer.... are we talking about the same ROM after all?<br /><br />I agree that I see code starting at PRG $6800, but it looks like a replacement NMI (it writes to $4014)<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3512">lidnariq</a> — Fri Jul 28, 2017 6:00 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[NewRisingSun]]></name></author>
<updated>2017-07-28T17:43:37-07:00</updated>
<published>2017-07-28T17:43:37-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=201142#p201142</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=201142#p201142"/>
<title type="html"><![CDATA[Re: 3D Block (Hwang Shinwei)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=201142#p201142"><![CDATA[
<div class="quotetitle"><b>Quote:</b></div><div class="quotecontent"><br />I think there might be some bank switching going on somehow (swapping top and bottom 16k banks) but my only evidence of this is that there appears to be an IRQ vector at $3FFE (on the cart)<br /></div>That doesn't look like a vector to me at all, as it occurs within a contiguous section of code that also crosses the 16k boundary. I don't think there are 16k swappable banks.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=133">NewRisingSun</a> — Fri Jul 28, 2017 5:43 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Alyosha_TAS]]></name></author>
<updated>2017-07-28T17:39:18-07:00</updated>
<published>2017-07-28T17:39:18-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=201141#p201141</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=201141#p201141"/>
<title type="html"><![CDATA[Re: 3D Block (Hwang Shinwei)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=201141#p201141"><![CDATA[
<div class="quotetitle">NewRisingSun wrote:</div><div class="quotecontent"><br />No matter how I implement IRQs, the blocks don't seem to actually fall. Either they only fall if the IRQs occur at exactly the right time, or something else is missing.<br /></div><br /><br />Were you able to at least get the screen and blocks to look correct?<br /><br />I think there might be some bank switching going on somehow (swapping top and bottom 16k banks) but my only evidence of this is that there appears to be an IRQ vector at $3FFE (on the cart) and the code at the pointed to location appears to be a proper IRQ location (it promptly stores A,X,Y at the start of execution.)<br /><br />I'm not sure what would trigger the bank swap though.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=7612">Alyosha_TAS</a> — Fri Jul 28, 2017 5:39 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[NewRisingSun]]></name></author>
<updated>2017-07-28T17:27:46-07:00</updated>
<published>2017-07-28T17:27:46-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=201139#p201139</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=201139#p201139"/>
<title type="html"><![CDATA[Re: 3D Block (Hwang Shinwei)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=201139#p201139"><![CDATA[
No matter how I implement IRQs, the blocks don't seem to actually fall. Either they only fall if the IRQs occur at exactly the right time, or something else is missing.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=133">NewRisingSun</a> — Fri Jul 28, 2017 5:27 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Alyosha_TAS]]></name></author>
<updated>2017-07-28T16:56:40-07:00</updated>
<published>2017-07-28T16:56:40-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=201137#p201137</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=201137#p201137"/>
<title type="html"><![CDATA[Re: 3D Block (Hwang Shinwei)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=201137#p201137"><![CDATA[
No implementation on mapper 216 I check has any IRQ behaviour associated with it, so if it is really mapper 216 then mapper 216 is underspecified. But it does seem reasonable for them to be the same (they have the same music at least.)<br /><br />@lidnariq: thanks for the analysis, I tried implementing a mmc3 style IRQ that only asserts for a set number of cycles, and the IRQ behaviour is starting to look correct (it doesn't fire on the title screen because it doesn't use PPU a12.) So maybe we are on the right track here and just need to narrow down what it is measuring and how it is counting.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=7612">Alyosha_TAS</a> — Fri Jul 28, 2017 4:56 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[NewRisingSun]]></name></author>
<updated>2017-07-28T16:56:44-07:00</updated>
<published>2017-07-28T16:35:48-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=201136#p201136</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=201136#p201136"/>
<title type="html"><![CDATA[Re: 3D Block (Hwang Shinwei)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=201136#p201136"><![CDATA[
&quot;Magic Jewelry 2&quot; writes to 4A00 and 4C00 as well. It's possible that 3D Block (1989) uses the same PCB, and if so, should be put under Mapper 216 as well.<br /><br />Edit:<br /><div class="quotetitle">Alyosha_TAS wrote:</div><div class="quotecontent"><br />and if the same IRQs are active there that need to be active in the games screen, the result is just a mess.<br /></div>During the title screen, BG and Sprites are fetched both from $0000, while they are fetched from different pattern tables during the actual gameplay. That means that IRQs will not occur on the title screen if the IRQ is clocked by A12 change.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=133">NewRisingSun</a> — Fri Jul 28, 2017 4:35 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[lidnariq]]></name></author>
<updated>2017-07-28T14:25:37-07:00</updated>
<published>2017-07-28T14:25:37-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=201132#p201132</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=201132#p201132"/>
<title type="html"><![CDATA[Re: 3D Block (Hwang Shinwei)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=201132#p201132"><![CDATA[
Looking a bit more closely, the game seems to switch between 4 different IRQ vectors, using a table at $CD80. One of these four IRQ handlers is just this tiny thing:<br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">IRQvecs_4E8C<br />        $CE8C  E6 11:       inc $11<br />        $CE8E  EA:          nop <br />        $CE8F  EA:          nop <br />        $CE90  EA:          nop <br />        $CE91  48:          pha <br />        $CE92  68:          pla <br />        $CE93  48:          pha <br />        $CE94  68:          pla <br />        $CE95  40:          rti <br /></div><br />(total IRQ duration: 7+3+5+2+2+2+3+4+3+4+6 = 41cy)<br /><br />It's pretty clear that there's no acknowledgement here.<br /><br />So ... there's only really two guesses I have for how it could possibly work:<br />1- it drives /IRQ low for N clocks every M clocks (where clocks maybe is PPUA13, PPUA12, PPU/RD, M2, &amp;c)<br />2- it detects some bus activity during the IRQ vectoring process and uses that to acknowledge the IRQ.<br /><br />The string of nops and two pairs of pha/pla implies #1.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3512">lidnariq</a> — Fri Jul 28, 2017 2:25 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Alyosha_TAS]]></name></author>
<updated>2017-07-28T14:11:25-07:00</updated>
<published>2017-07-28T14:11:25-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=201131#p201131</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=201131#p201131"/>
<title type="html"><![CDATA[Re: 3D Block (Hwang Shinwei)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=201131#p201131"><![CDATA[
Well, the main problem is that I don't see any way to control the IRQ's and have no way to interpret what the writes to $4x00 are doing. <br /><br />Without bank switching, I checked the startup routines for both ROMs and they are indeeed pretty similar, but the Hwang Shinwei ROM clears the interrupt flag right before drawing the intro screen, and if the same IRQs are active there that need to be active in the games screen, the result is just a mess.<br /><br />Maybe this isn't tractable without the original cart to decrypt what is supposed to be happening.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=7612">Alyosha_TAS</a> — Fri Jul 28, 2017 2:11 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[lidnariq]]></name></author>
<updated>2017-07-28T14:14:19-07:00</updated>
<published>2017-07-28T11:17:18-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=201114#p201114</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=201114#p201114"/>
<title type="html"><![CDATA[Re: 3D Block (Hwang Shinwei)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=201114#p201114"><![CDATA[
<span style="font-size: 50%; line-height: normal">(edit: remove copypasta) </span>GoodNES3.14 has a '3D Block (Unl) [a1][!].nes' that matches the CRC that you provided. It's marked as mapper 219, but it clearly doesn't comply with our notes as to what mapper 219 should be.<br /><br />Comparing a1! to ! , there are a few minor differences causing some blocks of code to move around, but the substantial difference is the insertion of an extra 4 KiB of ... something? that would be mapped at $E600.<br /><br />What's really odd about that is that it implies that the plain NROM build has the same (but vestigial) IRQ handler sitting around.<br /><br />Due to the similarities betweeen a1! and !, I'm not convinced there's any bankswitching here...<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3512">lidnariq</a> — Fri Jul 28, 2017 11:17 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Alyosha_TAS]]></name></author>
<updated>2017-07-27T16:34:18-07:00</updated>
<published>2017-07-27T16:34:18-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=201048#p201048</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=201048#p201048"/>
<title type="html"><![CDATA[Re: 3D Blcok (Hwang Shinwei)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=16267&amp;p=201048#p201048"><![CDATA[
3-D Block (Asia) (Unl) (Hwang Shinwei).nes<br /><br />CRC32: 5E8764F8<br /><br />EDIT: Another thing I noticed is that possibly the 32k of rom is swappable 16k banks. one interrupt vector I noticed in the swapped bank set up is A800, and following through that code I get to a JMP ($53A6)<br /><br />But, I have no idea what is supposed to be read from the EXP addresses. Maybe we are missing some information about this ROM that the dump doesnt provide.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=7612">Alyosha_TAS</a> — Thu Jul 27, 2017 4:34 pm</p><hr />
]]></content>
</entry>
</feed>