AR_PCIE_PLL_PWRSAVE_CONTROL,VAR_0
AR_PCIE_PLL_PWRSAVE_ON_D0,VAR_1
AR_PCIE_PLL_PWRSAVE_ON_D3,VAR_2
AR_SREV_9330_11,FUNC_0
AR_SREV_9330_12,FUNC_1
AR_SREV_9340,FUNC_2
AR_SREV_9462_20,FUNC_3
AR_SREV_9462_21,FUNC_4
AR_SREV_9485_11_OR_LATER,FUNC_5
AR_SREV_9531,FUNC_6
AR_SREV_9531_11,FUNC_7
AR_SREV_9531_20,FUNC_8
AR_SREV_9550,FUNC_9
AR_SREV_9561,FUNC_10
AR_SREV_9565,FUNC_11
AR_SREV_9565_11_OR_LATER,FUNC_12
AR_SREV_9580,FUNC_13
ATH_INI_CORE,VAR_3
ATH_INI_POST,VAR_4
ATH_INI_PRE,VAR_5
INIT_INI_ARRAY,FUNC_14
ar9300Common_rx_gain_table_2p2,VAR_6
ar9300Modes_fast_clock_2p2,VAR_7
ar9300Modes_lowest_ob_db_tx_gain_table_2p2,VAR_8
ar9300PciePhy_pll_on_clkreq_disable_L1_2p2,VAR_9
ar9300_2p2_baseband_core,VAR_10
ar9300_2p2_baseband_core_txfir_coeff_japan_2484,VAR_11
ar9300_2p2_baseband_postamble,VAR_12
ar9300_2p2_baseband_postamble_dfs_channel,VAR_13
ar9300_2p2_mac_core,VAR_14
ar9300_2p2_mac_postamble,VAR_15
ar9300_2p2_radio_core,VAR_16
ar9300_2p2_radio_postamble,VAR_17
ar9300_2p2_soc_postamble,VAR_18
ar9300_2p2_soc_preamble,VAR_19
ar9331_1p1_baseband_core,VAR_20
ar9331_1p1_baseband_core_txfir_coeff_japan_2484,VAR_21
ar9331_1p1_baseband_postamble,VAR_22
ar9331_1p1_mac_core,VAR_23
ar9331_1p1_mac_postamble,VAR_24
ar9331_1p1_radio_core,VAR_25
ar9331_1p1_soc_postamble,VAR_26
ar9331_1p1_soc_preamble,VAR_27
ar9331_1p1_xtal_25M,VAR_28
ar9331_1p1_xtal_40M,VAR_29
ar9331_1p2_baseband_core,VAR_30
ar9331_1p2_baseband_core_txfir_coeff_japan_2484,VAR_31
ar9331_1p2_baseband_postamble,VAR_32
ar9331_1p2_mac_core,VAR_33
ar9331_1p2_mac_postamble,VAR_34
ar9331_1p2_radio_core,VAR_35
ar9331_1p2_soc_postamble,VAR_36
ar9331_1p2_soc_preamble,VAR_37
ar9331_1p2_xtal_25M,VAR_38
ar9331_1p2_xtal_40M,VAR_39
ar9331_common_rx_gain_1p1,VAR_40
ar9331_common_rx_gain_1p2,VAR_41
ar9331_modes_lowest_ob_db_tx_gain_1p1,VAR_42
ar9331_modes_lowest_ob_db_tx_gain_1p2,VAR_43
ar9340Common_wo_xlna_rx_gain_table_1p0,VAR_44
ar9340Modes_fast_clock_1p0,VAR_45
ar9340Modes_high_ob_db_tx_gain_table_1p0,VAR_46
ar9340_1p0_baseband_core,VAR_47
ar9340_1p0_baseband_core_txfir_coeff_japan_2484,VAR_48
ar9340_1p0_baseband_postamble,VAR_49
ar9340_1p0_baseband_postamble_dfs_channel,VAR_50
ar9340_1p0_mac_core,VAR_51
ar9340_1p0_mac_postamble,VAR_52
ar9340_1p0_radio_core,VAR_53
ar9340_1p0_radio_core_40M,VAR_54
ar9340_1p0_radio_postamble,VAR_55
ar9340_1p0_soc_postamble,VAR_56
ar9340_1p0_soc_preamble,VAR_57
ar9462_2p0_baseband_core,VAR_58
ar9462_2p0_baseband_core_txfir_coeff_japan_2484,VAR_59
ar9462_2p0_baseband_postamble,VAR_60
ar9462_2p0_common_rx_gain,VAR_61
ar9462_2p0_mac_core,VAR_62
ar9462_2p0_mac_postamble,VAR_63
ar9462_2p0_modes_fast_clock,VAR_64
ar9462_2p0_pciephy_clkreq_disable_L1,VAR_65
ar9462_2p0_radio_core,VAR_66
ar9462_2p0_radio_postamble,VAR_67
ar9462_2p0_radio_postamble_sys2ant,VAR_68
ar9462_2p0_soc_postamble,VAR_69
ar9462_2p0_soc_preamble,VAR_70
ar9462_2p1_baseband_core,VAR_71
ar9462_2p1_baseband_core_txfir_coeff_japan_2484,VAR_72
ar9462_2p1_baseband_postamble,VAR_73
ar9462_2p1_common_rx_gain,VAR_74
ar9462_2p1_mac_core,VAR_75
ar9462_2p1_mac_postamble,VAR_76
ar9462_2p1_modes_fast_clock,VAR_77
ar9462_2p1_pciephy_clkreq_disable_L1,VAR_78
ar9462_2p1_radio_core,VAR_79
ar9462_2p1_radio_postamble,VAR_80
ar9462_2p1_radio_postamble_sys2ant,VAR_81
ar9462_2p1_soc_postamble,VAR_82
ar9462_2p1_soc_preamble,VAR_83
ar9485Common_wo_xlna_rx_gain_1_1,VAR_84
ar9485_1_1,VAR_85
ar9485_1_1_baseband_core,VAR_86
ar9485_1_1_baseband_core_txfir_coeff_japan_2484,VAR_87
ar9485_1_1_baseband_postamble,VAR_88
ar9485_1_1_mac_core,VAR_89
ar9485_1_1_mac_postamble,VAR_90
ar9485_1_1_pcie_phy_clkreq_disable_L1,VAR_91
ar9485_1_1_pll_on_cdr_on_clkreq_disable_L1,VAR_92
ar9485_1_1_radio_core,VAR_93
ar9485_1_1_radio_postamble,VAR_94
ar9485_1_1_soc_preamble,VAR_95
ar9485_modes_lowest_ob_db_tx_gain_1_1,VAR_96
ar955x_1p0_baseband_core,VAR_97
ar955x_1p0_baseband_postamble,VAR_98
ar955x_1p0_common_wo_xlna_rx_gain_bounds,VAR_99
ar955x_1p0_common_wo_xlna_rx_gain_table,VAR_100
ar955x_1p0_mac_core,VAR_101
ar955x_1p0_mac_postamble,VAR_102
ar955x_1p0_modes_fast_clock,VAR_103
ar955x_1p0_modes_xpa_tx_gain_table,VAR_104
ar955x_1p0_radio_core,VAR_105
ar955x_1p0_radio_postamble,VAR_106
ar955x_1p0_soc_postamble,VAR_107
ar955x_1p0_soc_preamble,VAR_108
ar9565_1p0_Common_rx_gain_table,VAR_109
ar9565_1p0_Modes_lowest_ob_db_tx_gain_table,VAR_110
ar9565_1p0_baseband_core,VAR_111
ar9565_1p0_baseband_core_txfir_coeff_japan_2484,VAR_112
ar9565_1p0_baseband_postamble,VAR_113
ar9565_1p0_mac_core,VAR_114
ar9565_1p0_mac_postamble,VAR_115
ar9565_1p0_modes_fast_clock,VAR_116
ar9565_1p0_pciephy_clkreq_disable_L1,VAR_117
ar9565_1p0_radio_core,VAR_118
ar9565_1p0_radio_postamble,VAR_119
ar9565_1p0_soc_postamble,VAR_120
ar9565_1p0_soc_preamble,VAR_121
ar9565_1p1_Common_rx_gain_table,VAR_122
ar9565_1p1_Modes_lowest_ob_db_tx_gain_table,VAR_123
ar9565_1p1_baseband_core,VAR_124
ar9565_1p1_baseband_core_txfir_coeff_japan_2484,VAR_125
ar9565_1p1_baseband_postamble,VAR_126
ar9565_1p1_mac_core,VAR_127
ar9565_1p1_mac_postamble,VAR_128
ar9565_1p1_modes_fast_clock,VAR_129
ar9565_1p1_pciephy_clkreq_disable_L1,VAR_130
ar9565_1p1_radio_core,VAR_131
ar9565_1p1_radio_postamble,VAR_132
ar9565_1p1_soc_postamble,VAR_133
ar9565_1p1_soc_preamble,VAR_134
ar9580_1p0_baseband_core,VAR_135
ar9580_1p0_baseband_core_txfir_coeff_japan_2484,VAR_136
ar9580_1p0_baseband_postamble,VAR_137
ar9580_1p0_baseband_postamble_dfs_channel,VAR_138
ar9580_1p0_low_ob_db_tx_gain_table,VAR_139
ar9580_1p0_mac_core,VAR_140
ar9580_1p0_mac_postamble,VAR_141
ar9580_1p0_modes_fast_clock,VAR_142
ar9580_1p0_radio_core,VAR_143
ar9580_1p0_radio_postamble,VAR_144
ar9580_1p0_rx_gain_table,VAR_145
ar9580_1p0_soc_postamble,VAR_146
ar9580_1p0_soc_preamble,VAR_147
qca953x_1p0_baseband_core,VAR_148
qca953x_1p0_baseband_postamble,VAR_149
qca953x_1p0_common_wo_xlna_rx_gain_bounds,VAR_150
qca953x_1p0_common_wo_xlna_rx_gain_table,VAR_151
qca953x_1p0_mac_core,VAR_152
qca953x_1p0_mac_postamble,VAR_153
qca953x_1p0_modes_fast_clock,VAR_154
qca953x_1p0_modes_no_xpa_tx_gain_table,VAR_155
qca953x_1p0_radio_core,VAR_156
qca953x_1p0_radio_postamble,VAR_157
qca953x_1p0_soc_postamble,VAR_158
qca953x_1p0_soc_preamble,VAR_159
qca953x_1p1_modes_no_xpa_tx_gain_table,VAR_160
qca953x_2p0_baseband_core,VAR_161
qca953x_2p0_baseband_postamble,VAR_162
qca953x_2p0_common_wo_xlna_rx_gain_bounds,VAR_163
qca953x_2p0_common_wo_xlna_rx_gain_table,VAR_164
qca953x_2p0_modes_no_xpa_tx_gain_table,VAR_165
qca956x_1p0_baseband_core,VAR_166
qca956x_1p0_baseband_core_txfir_coeff_japan_2484,VAR_167
qca956x_1p0_baseband_postamble,VAR_168
qca956x_1p0_baseband_postamble_dfs_channel,VAR_169
qca956x_1p0_common_wo_xlna_rx_gain_bounds,VAR_170
qca956x_1p0_common_wo_xlna_rx_gain_table,VAR_171
qca956x_1p0_mac_core,VAR_172
qca956x_1p0_mac_postamble,VAR_173
qca956x_1p0_modes_fast_clock,VAR_174
qca956x_1p0_modes_no_xpa_tx_gain_table,VAR_175
qca956x_1p0_radio_core,VAR_176
qca956x_1p0_radio_postamble,VAR_177
qca956x_1p0_soc_postamble,VAR_178
qca956x_1p0_soc_preamble,VAR_179
ar9003_hw_init_mode_regs,FUNC_15
ah,VAR_180
