1
 
****************************************
Report : area
Design : buffer_mult
Version: T-2022.03-SP3
Date   : Thu Mar 16 16:24:51 2023
****************************************

Library(s) Used:

    typical (File: /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db)

Number of ports:                           35
Number of nets:                           627
Number of cells:                          594
Number of combinational cells:            443
Number of sequential cells:               147
Number of macros/black boxes:               0
Number of buf/inv:                         91
Number of references:                      57

Combinational area:               6361.919979
Buf/Inv area:                     1028.159993
Noncombinational area:            5800.319973
Macro/Black Box area:                0.000000
Net Interconnect area:           66453.674835

Total cell area:                 12162.239952
Total area:                      78615.914787
1
Information: Propagating switching activity (medium effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort medium
Design : buffer_mult
Version: T-2022.03-SP3
Date   : Thu Mar 16 16:24:51 2023
****************************************


Library(s) Used:

    typical (File: /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: segmented

Design        Wire Load Model            Library
------------------------------------------------
buffer_mult            ibm13_wl10        typical


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
buffer_mult                               1.068    5.963 4.83e+05    7.031 100.0
1
 
****************************************
Report : design
Design : buffer_mult
Version: T-2022.03-SP3
Date   : Thu Mar 16 16:24:51 2023
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    typical (File: /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db)

Local Link Library:

    {typical.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : typical
    Library : typical
    Process :   1.00
    Temperature :  25.00
    Voltage :   1.20
    Interconnect Model : balanced_tree

Wire Loading Model:

    Selected manually by the user.

Name           :   ibm13_wl10
Location       :   typical
Resistance     :   8.5e-08
Capacitance    :   0.00015
Area           :   0.7
Slope          :   66.667
Fanout   Length   Points Average Cap Std Deviation
--------------------------------------------------------------
     1    66.67



Wire Loading Model Mode: segmented.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : cell
Design : buffer_mult
Version: T-2022.03-SP3
Date   : Thu Mar 16 16:24:51 2023
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
MULT_single0_clk_r_REG0_S1
                          DFFTRX4TR       typical         33.119999 n
MULT_single0_clk_r_REG1_S1
                          DFFQX4TR        typical         27.360001 n
MULT_single0_clk_r_REG2_S2
                          DFFQX4TR        typical         27.360001 n
MULT_single0_clk_r_REG3_S2
                          DFFQX4TR        typical         27.360001 n
MULT_single0_mult_x_1_R_0_clk_r_REG8_S2
                          DFFQX4TR        typical         27.360001 n
MULT_single0_mult_x_1_R_1_clk_r_REG8_S2
                          DFFQX4TR        typical         27.360001 n
MULT_single0_mult_x_1_clk_r_REG4_S1
                          DFFHQX4TR       typical         41.759998 n
MULT_single0_mult_x_1_clk_r_REG5_S2
                          DFFQX4TR        typical         27.360001 n
MULT_single0_mult_x_1_clk_r_REG6_S2
                          DFFQX4TR        typical         27.360001 n
MULT_single0_mult_x_1_clk_r_REG7_S2
                          DFFQX4TR        typical         27.360001 n
MULT_single0_mult_x_1_clk_r_REG9_S2
                          DFFQX4TR        typical         27.360001 n
MULT_single0_mult_x_1_clk_r_REG10_S2
                          DFFQX4TR        typical         27.360001 n
MULT_single0_mult_x_1_clk_r_REG11_S2
                          DFFQX4TR        typical         27.360001 n
MULT_single0_mult_x_1_clk_r_REG12_S1
                          DFFQX4TR        typical         27.360001 n
MULT_single0_mult_x_1_clk_r_REG13_S1
                          DFFQX4TR        typical         27.360001 n
MULT_single0_mult_x_1_clk_r_REG14_S1
                          DFFQX4TR        typical         27.360001 n
MULT_single0_mult_x_1_clk_r_REG15_S1
                          DFFQX4TR        typical         27.360001 n
MULT_single0_mult_x_1_clk_r_REG16_S1
                          DFFHQX4TR       typical         41.759998 n
MULT_single0_mult_x_1_clk_r_REG17_S2
                          DFFQX4TR        typical         27.360001 n
MULT_single0_mult_x_1_clk_r_REG18_S2
                          DFFHQX4TR       typical         41.759998 n
MULT_single0_mult_x_1_clk_r_REG19_S2
                          DFFHQX4TR       typical         41.759998 n
MULT_single0_mult_x_1_clk_r_REG20_S1
                          DFFQX4TR        typical         27.360001 n
MULT_single0_mult_x_1_clk_r_REG21_S2
                          DFFQX4TR        typical         27.360001 n
MULT_single0_mult_x_1_clk_r_REG22_S2
                          DFFQX4TR        typical         27.360001 n
MULT_single0_mult_x_1_clk_r_REG23_S1
                          DFFQX4TR        typical         27.360001 n
MULT_single0_mult_x_1_clk_r_REG24_S1
                          DFFQX4TR        typical         27.360001 n
MULT_single0_mult_x_1_clk_r_REG25_S1
                          DFFHQX4TR       typical         41.759998 n
MULT_single0_mult_x_1_clk_r_REG26_S1
                          DFFQX4TR        typical         27.360001 n
MULT_single0_mult_x_1_clk_r_REG27_S1
                          DFFQX4TR        typical         27.360001 n
MULT_single0_mult_x_1_clk_r_REG28_S1
                          DFFHQX4TR       typical         41.759998 n
MULT_single0_mult_x_1_clk_r_REG29_S1
                          DFFQX4TR        typical         27.360001 n
MULT_single0_mult_x_1_clk_r_REG30_S2
                          DFFHQX4TR       typical         41.759998 n
MULT_single0_mult_x_1_clk_r_REG31_S1
                          DFFHQX4TR       typical         41.759998 n
MULT_single0_mult_x_1_clk_r_REG32_S1
                          DFFQX4TR        typical         27.360001 n
MULT_single0_mult_x_1_clk_r_REG33_S1
                          DFFQX4TR        typical         27.360001 n
MULT_single0_mult_x_1_clk_r_REG34_S1
                          DFFQX4TR        typical         27.360001 n
MULT_single0_mult_x_1_clk_r_REG35_S1
                          DFFQX4TR        typical         27.360001 n
MULT_single0_mult_x_1_clk_r_REG36_S1
                          DFFHQX4TR       typical         41.759998 n
MULT_single0_mult_x_1_clk_r_REG37_S1
                          DFFHQX4TR       typical         41.759998 n
MULT_single0_mult_x_1_clk_r_REG38_S1
                          DFFQX4TR        typical         27.360001 n
MULT_single0_mult_x_1_clk_r_REG39_S1
                          DFFQX4TR        typical         27.360001 n
MULT_single0_mult_x_1_clk_r_REG40_S1
                          DFFQX4TR        typical         27.360001 n
MULT_single0_mult_x_1_clk_r_REG41_S1
                          DFFHQX4TR       typical         41.759998 n
MULT_single0_mult_x_1_clk_r_REG42_S1
                          DFFHQX4TR       typical         41.759998 n
MULT_single0_mult_x_1_clk_r_REG43_S1
                          DFFQX4TR        typical         27.360001 n
MULT_single0_mult_x_1_clk_r_REG44_S1
                          DFFQX4TR        typical         27.360001 n
MULT_single0_mult_x_1_clk_r_REG45_S1
                          DFFHQX4TR       typical         41.759998 n
MULT_single0_mult_x_1_clk_r_REG46_S1
                          DFFHQX4TR       typical         41.759998 n
MULT_single0_mult_x_1_clk_r_REG47_S1
                          DFFQX4TR        typical         27.360001 n
MULT_single0_mult_x_1_clk_r_REG48_S1
                          DFFQX4TR        typical         27.360001 n
U468                      AO22X4TR        typical         14.400000 
U470                      AO22X4TR        typical         14.400000 
U471                      AO22X4TR        typical         14.400000 
U472                      AO22X4TR        typical         14.400000 
U473                      AO22X4TR        typical         14.400000 
U474                      AO22X4TR        typical         14.400000 
U475                      AO22X4TR        typical         14.400000 
U476                      AO22X4TR        typical         14.400000 
U477                      AO22X4TR        typical         14.400000 
U478                      AO21X4TR        typical         12.960000 
U481                      AO22X4TR        typical         14.400000 
U483                      AO22X4TR        typical         14.400000 
U484                      AO22X4TR        typical         14.400000 
U485                      AO22X4TR        typical         14.400000 
U486                      AO22X4TR        typical         14.400000 
U487                      AO22X4TR        typical         14.400000 
U488                      AO22X4TR        typical         14.400000 
U489                      AO22X4TR        typical         14.400000 
U490                      AO22X4TR        typical         14.400000 
U491                      AO21X4TR        typical         12.960000 
U493                      OA21X4TR        typical         12.960000 
U494                      OA21X4TR        typical         12.960000 
U495                      NAND2BX4TR      typical         14.400000 
U498                      OAI2BB1X4TR     typical         14.400000 
U499                      OAI2BB1X4TR     typical         14.400000 
U500                      AO21X4TR        typical         12.960000 
U501                      OA21X4TR        typical         12.960000 
U503                      NOR2BX4TR       typical         12.960000 
U504                      AO21X4TR        typical         12.960000 
U512                      NOR2BX4TR       typical         12.960000 
U516                      NOR3BX2TR       typical         11.520000 
U517                      NOR2BX4TR       typical         12.960000 
U562                      AND3X4TR        typical         11.520000 
U563                      AOI2BB1X4TR     typical         15.840000 
U564                      AO22X4TR        typical         14.400000 
U565                      AO22X4TR        typical         14.400000 
U566                      AO22X4TR        typical         14.400000 
U570                      AO21X4TR        typical         12.960000 
U571                      OA21X4TR        typical         12.960000 
U572                      AO22X4TR        typical         14.400000 
U573                      OAI2BB1X4TR     typical         14.400000 
U575                      NAND2BX4TR      typical         14.400000 
U576                      NOR2BX4TR       typical         12.960000 
U579                      AO21X4TR        typical         12.960000 
U581                      AO21X4TR        typical         12.960000 
U584                      NOR2BX4TR       typical         12.960000 
U585                      AO21X4TR        typical         12.960000 
U586                      OA21X4TR        typical         12.960000 
U588                      OA21X4TR        typical         12.960000 
U589                      AOI2BB1X4TR     typical         15.840000 
U590                      NAND2BX4TR      typical         14.400000 
U591                      NOR2BX4TR       typical         12.960000 
U594                      NAND2X6TR       typical         14.400000 
U597                      OA21X4TR        typical         12.960000 
U598                      AO21X4TR        typical         12.960000 
U599                      OA21X4TR        typical         12.960000 
U600                      AO21X4TR        typical         12.960000 
U601                      OA21X4TR        typical         12.960000 
U602                      OA21X4TR        typical         12.960000 
U606                      AOI2BB1X4TR     typical         15.840000 
U608                      AO22X4TR        typical         14.400000 
U609                      NAND2X6TR       typical         14.400000 
U618                      NAND2BX4TR      typical         14.400000 
U619                      AO22X4TR        typical         14.400000 
U620                      AO22X4TR        typical         14.400000 
U621                      AO22X4TR        typical         14.400000 
U622                      AO22X4TR        typical         14.400000 
U623                      AO22X4TR        typical         14.400000 
U624                      AO22X4TR        typical         14.400000 
U625                      AO22X4TR        typical         14.400000 
U626                      OAI21X4TR       typical         17.280001 
U627                      AOI222X4TR      typical         20.160000 
U628                      AO22X4TR        typical         14.400000 
U629                      AO22X4TR        typical         14.400000 
U630                      AO22X4TR        typical         14.400000 
U631                      AO22X4TR        typical         14.400000 
U632                      AO22X4TR        typical         14.400000 
U633                      AOI31X4TR       typical         15.840000 
U634                      NOR3BX2TR       typical         11.520000 
U635                      AO22X4TR        typical         14.400000 
U636                      OAI31X4TR       typical         15.840000 
U637                      AND3X4TR        typical         11.520000 
U638                      BUFX20TR        typical         27.360001 
U639                      CLKAND2X6TR     typical         11.520000 
U640                      CLKINVX12TR     typical         14.400000 
U641                      BUFX16TR        typical         21.600000 
U642                      CLKINVX16TR     typical         17.280001 
U643                      CLKBUFX6TR      typical         10.080000 
U644                      OAI2BB1X4TR     typical         14.400000 
U645                      INVX20TR        typical         20.160000 
U646                      CLKINVX12TR     typical         14.400000 
U647                      BUFX12TR        typical         15.840000 
U648                      CLKINVX12TR     typical         14.400000 
U649                      CLKXOR2X4TR     typical         20.160000 
U650                      NAND2X8TR       typical         18.719999 
U651                      NAND2X6TR       typical         14.400000 
U652                      CLKINVX20TR     typical         20.160000 
U653                      NAND2X8TR       typical         18.719999 
U654                      NAND2X8TR       typical         18.719999 
U655                      NAND2X8TR       typical         18.719999 
U656                      BUFX20TR        typical         27.360001 
U657                      NAND2X6TR       typical         14.400000 
U658                      BUFX12TR        typical         15.840000 
U659                      BUFX12TR        typical         15.840000 
U660                      OR2X6TR         typical         14.400000 
U661                      CLKXOR2X8TR     typical         33.119999 
U662                      INVX20TR        typical         20.160000 
U663                      OR2X8TR         typical         15.840000 
U664                      CLKXOR2X8TR     typical         33.119999 
U665                      CLKAND2X6TR     typical         11.520000 
U666                      INVX20TR        typical         20.160000 
U667                      CLKINVX8TR      typical         10.080000 
U668                      CLKAND2X8TR     typical         14.400000 
U669                      CLKXOR2X8TR     typical         33.119999 
U670                      CLKBUFX6TR      typical         10.080000 
U671                      NAND2X6TR       typical         14.400000 
U672                      BUFX16TR        typical         21.600000 
U673                      CLKBUFX6TR      typical         10.080000 
U674                      CLKINVX6TR      typical         7.200000  
U675                      NAND2X6TR       typical         14.400000 
U676                      CLKINVX6TR      typical         7.200000  
U677                      NOR2X6TR        typical         14.400000 
U678                      CLKXOR2X4TR     typical         20.160000 
U679                      CLKINVX6TR      typical         7.200000  
U680                      CLKINVX6TR      typical         7.200000  
U681                      CLKBUFX6TR      typical         10.080000 
U682                      CLKAND2X6TR     typical         11.520000 
U684                      CLKINVX16TR     typical         17.280001 
U685                      BUFX16TR        typical         21.600000 
U686                      CLKAND2X6TR     typical         11.520000 
U687                      CLKXOR2X2TR     typical         12.960000 
U688                      NOR2X6TR        typical         14.400000 
U689                      CLKINVX6TR      typical         7.200000  
U690                      MX2X6TR         typical         21.600000 
U691                      OR2X6TR         typical         14.400000 
U692                      CLKXOR2X2TR     typical         12.960000 
U693                      NAND2X6TR       typical         14.400000 
U694                      CLKAND2X8TR     typical         14.400000 
U695                      CLKINVX6TR      typical         7.200000  
U696                      CLKAND2X6TR     typical         11.520000 
U697                      CLKAND2X6TR     typical         11.520000 
U698                      CLKAND2X6TR     typical         11.520000 
U699                      AO21X4TR        typical         12.960000 
U700                      CLKAND2X6TR     typical         11.520000 
U701                      CLKAND2X6TR     typical         11.520000 
U702                      CLKAND2X6TR     typical         11.520000 
U703                      CLKAND2X6TR     typical         11.520000 
U704                      CLKAND2X6TR     typical         11.520000 
U705                      CLKAND2X6TR     typical         11.520000 
U706                      CLKXOR2X4TR     typical         20.160000 
U709                      CLKBUFX8TR      typical         12.960000 
U710                      CLKBUFX12TR     typical         17.280001 
U711                      BUFX12TR        typical         15.840000 
U712                      OR2X8TR         typical         15.840000 
U713                      NAND2X8TR       typical         18.719999 
U714                      CLKINVX20TR     typical         20.160000 
U715                      NOR2X6TR        typical         14.400000 
U716                      XNOR2X4TR       typical         27.360001 
U717                      XNOR2X4TR       typical         27.360001 
U718                      OAI2BB1X4TR     typical         14.400000 
U719                      OAI21X4TR       typical         17.280001 
U720                      CLKXOR2X4TR     typical         20.160000 
U721                      CLKXOR2X4TR     typical         20.160000 
U722                      OR2X6TR         typical         14.400000 
U723                      OR2X6TR         typical         14.400000 
U724                      NAND3X6TR       typical         21.600000 
U725                      CLKAND2X6TR     typical         11.520000 
U726                      CLKINVX6TR      typical         7.200000  
U727                      OA21X4TR        typical         12.960000 
U728                      NAND2X6TR       typical         14.400000 
U729                      NAND2X6TR       typical         14.400000 
U730                      NAND2X6TR       typical         14.400000 
U731                      OR2X6TR         typical         14.400000 
U732                      OR2X6TR         typical         14.400000 
U733                      NAND3X6TR       typical         21.600000 
U734                      NAND2X6TR       typical         14.400000 
U735                      NAND2X6TR       typical         14.400000 
U736                      CLKAND2X6TR     typical         11.520000 
U737                      CLKAND2X6TR     typical         11.520000 
U738                      NOR3X6TR        typical         25.920000 
U739                      CLKAND2X6TR     typical         11.520000 
U740                      CLKAND2X6TR     typical         11.520000 
U741                      NOR3X6TR        typical         25.920000 
U742                      CLKAND2X6TR     typical         11.520000 
U743                      CLKAND2X6TR     typical         11.520000 
U744                      NOR3X6TR        typical         25.920000 
U745                      CLKAND2X6TR     typical         11.520000 
U746                      CLKAND2X6TR     typical         11.520000 
U747                      NOR3X6TR        typical         25.920000 
U748                      CLKAND2X6TR     typical         11.520000 
U749                      CLKAND2X6TR     typical         11.520000 
U750                      NOR3X6TR        typical         25.920000 
U751                      CLKAND2X6TR     typical         11.520000 
U752                      OR2X8TR         typical         15.840000 
U753                      NAND2X6TR       typical         14.400000 
U754                      NAND2X6TR       typical         14.400000 
U755                      NAND2X6TR       typical         14.400000 
U756                      OA21X4TR        typical         12.960000 
U757                      NAND2X6TR       typical         14.400000 
U758                      CLKAND2X6TR     typical         11.520000 
U759                      OR2X6TR         typical         14.400000 
U760                      CLKXOR2X8TR     typical         33.119999 
U761                      NAND2X6TR       typical         14.400000 
U762                      NAND2X6TR       typical         14.400000 
U763                      CLKAND2X6TR     typical         11.520000 
U764                      CLKAND2X6TR     typical         11.520000 
U765                      NOR3X6TR        typical         25.920000 
U766                      CLKAND2X6TR     typical         11.520000 
U767                      CLKAND2X6TR     typical         11.520000 
U768                      NOR3X6TR        typical         25.920000 
U769                      CLKAND2X6TR     typical         11.520000 
U770                      CLKAND2X6TR     typical         11.520000 
U771                      NOR3X6TR        typical         25.920000 
U772                      NAND2X6TR       typical         14.400000 
U773                      NAND2X6TR       typical         14.400000 
U774                      NAND2X6TR       typical         14.400000 
U775                      NAND2X6TR       typical         14.400000 
U776                      NAND2X6TR       typical         14.400000 
U777                      NAND2X6TR       typical         14.400000 
U778                      CLKINVX6TR      typical         7.200000  
U779                      NOR2X6TR        typical         14.400000 
U780                      BUFX20TR        typical         27.360001 
U781                      CLKINVX6TR      typical         7.200000  
U782                      CLKXOR2X4TR     typical         20.160000 
U783                      CLKINVX6TR      typical         7.200000  
U784                      NAND2X6TR       typical         14.400000 
U785                      CLKINVX6TR      typical         7.200000  
U786                      OR2X6TR         typical         14.400000 
U787                      AND2X8TR        typical         15.840000 
U788                      INVX20TR        typical         20.160000 
U789                      CLKINVX6TR      typical         7.200000  
U790                      AOI2BB1X4TR     typical         15.840000 
U791                      AOI21X4TR       typical         17.280001 
U792                      CLKBUFX6TR      typical         10.080000 
U793                      AND2X8TR        typical         15.840000 
U794                      XNOR2X4TR       typical         27.360001 
U795                      XNOR2X4TR       typical         27.360001 
U796                      AND2X8TR        typical         15.840000 
U797                      XNOR2X4TR       typical         27.360001 
U798                      OR2X8TR         typical         15.840000 
U799                      AND2X8TR        typical         15.840000 
U800                      XNOR2X4TR       typical         27.360001 
U801                      CLKINVX6TR      typical         7.200000  
U802                      XNOR2X4TR       typical         27.360001 
U803                      CLKAND2X6TR     typical         11.520000 
U804                      INVX20TR        typical         20.160000 
U805                      BUFX12TR        typical         15.840000 
U806                      BUFX12TR        typical         15.840000 
U807                      CLKINVX6TR      typical         7.200000  
U808                      INVX20TR        typical         20.160000 
U809                      INVX20TR        typical         20.160000 
U810                      CLKXOR2X8TR     typical         33.119999 
U811                      BUFX20TR        typical         27.360001 
U812                      CLKINVX6TR      typical         7.200000  
U813                      CLKAND2X6TR     typical         11.520000 
U814                      NAND2X6TR       typical         14.400000 
U815                      CLKINVX6TR      typical         7.200000  
U816                      CLKBUFX6TR      typical         10.080000 
U817                      CLKAND2X6TR     typical         11.520000 
U818                      CLKAND2X6TR     typical         11.520000 
U819                      CLKINVX6TR      typical         7.200000  
U820                      CLKINVX6TR      typical         7.200000  
U821                      CLKAND2X6TR     typical         11.520000 
U822                      OR2X6TR         typical         14.400000 
U823                      NOR4X2TR        typical         15.840000 
U824                      CLKXOR2X2TR     typical         12.960000 
U825                      CLKINVX6TR      typical         7.200000  
U826                      CLKXOR2X2TR     typical         12.960000 
U827                      CLKAND2X6TR     typical         11.520000 
U828                      NOR2X6TR        typical         14.400000 
U829                      CLKXOR2X2TR     typical         12.960000 
U830                      CLKXOR2X2TR     typical         12.960000 
U831                      CLKXOR2X2TR     typical         12.960000 
U832                      CLKXOR2X2TR     typical         12.960000 
U833                      CLKXOR2X2TR     typical         12.960000 
U834                      CLKAND2X6TR     typical         11.520000 
U835                      CLKXOR2X2TR     typical         12.960000 
U836                      CLKXOR2X2TR     typical         12.960000 
U837                      CLKXOR2X2TR     typical         12.960000 
U838                      CLKINVX6TR      typical         7.200000  
U839                      OR2X6TR         typical         14.400000 
U840                      CLKXOR2X2TR     typical         12.960000 
U841                      CLKINVX6TR      typical         7.200000  
U842                      CLKXOR2X2TR     typical         12.960000 
U843                      CLKXOR2X2TR     typical         12.960000 
U844                      CLKXOR2X2TR     typical         12.960000 
U845                      CLKXOR2X2TR     typical         12.960000 
U846                      CLKINVX6TR      typical         7.200000  
U847                      CLKXOR2X2TR     typical         12.960000 
U848                      CLKXOR2X2TR     typical         12.960000 
U849                      CLKXOR2X2TR     typical         12.960000 
U850                      CLKXOR2X2TR     typical         12.960000 
U851                      CLKAND2X6TR     typical         11.520000 
U852                      CLKAND2X6TR     typical         11.520000 
U853                      CLKXOR2X2TR     typical         12.960000 
U854                      CLKAND2X6TR     typical         11.520000 
U855                      CLKXOR2X2TR     typical         12.960000 
U856                      CLKINVX6TR      typical         7.200000  
U857                      NOR2X6TR        typical         14.400000 
U858                      CLKINVX6TR      typical         7.200000  
U859                      CLKXOR2X2TR     typical         12.960000 
U860                      CLKXOR2X2TR     typical         12.960000 
U861                      CLKAND2X6TR     typical         11.520000 
U862                      CLKINVX6TR      typical         7.200000  
U863                      CLKXOR2X2TR     typical         12.960000 
U864                      CLKAND2X6TR     typical         11.520000 
U865                      CLKXOR2X2TR     typical         12.960000 
U866                      CLKAND2X6TR     typical         11.520000 
U867                      CLKXOR2X2TR     typical         12.960000 
U868                      CLKAND2X6TR     typical         11.520000 
U869                      CLKXOR2X2TR     typical         12.960000 
U870                      CLKXOR2X2TR     typical         12.960000 
U871                      CLKXOR2X2TR     typical         12.960000 
U872                      CLKXOR2X2TR     typical         12.960000 
U873                      CLKAND2X6TR     typical         11.520000 
U874                      CLKXOR2X2TR     typical         12.960000 
U875                      CLKINVX6TR      typical         7.200000  
U876                      CLKXOR2X2TR     typical         12.960000 
U877                      CLKAND2X6TR     typical         11.520000 
U878                      CLKAND2X6TR     typical         11.520000 
U879                      CLKAND2X6TR     typical         11.520000 
U880                      CLKAND2X6TR     typical         11.520000 
U881                      CLKAND2X6TR     typical         11.520000 
U882                      CLKAND2X6TR     typical         11.520000 
U883                      CLKXOR2X2TR     typical         12.960000 
U884                      CLKXOR2X2TR     typical         12.960000 
U885                      CLKXOR2X2TR     typical         12.960000 
U886                      CLKXOR2X2TR     typical         12.960000 
U887                      CLKAND2X6TR     typical         11.520000 
U888                      CLKAND2X6TR     typical         11.520000 
U889                      CLKINVX6TR      typical         7.200000  
U890                      OAI2BB2X4TR     typical         23.040001 
U891                      AND4X6TR        typical         20.160000 
U892                      OAI2BB2X4TR     typical         23.040001 
U893                      CLKAND2X6TR     typical         11.520000 
U894                      CLKAND2X6TR     typical         11.520000 
U895                      CLKAND2X6TR     typical         11.520000 
U896                      CLKAND2X6TR     typical         11.520000 
U897                      CLKINVX6TR      typical         7.200000  
U898                      CLKBUFX6TR      typical         10.080000 
U899                      XNOR2X4TR       typical         27.360001 
U900                      CLKINVX6TR      typical         7.200000  
U901                      OAI2BB2X4TR     typical         23.040001 
U902                      OAI2BB2X4TR     typical         23.040001 
U903                      OAI2BB2X4TR     typical         23.040001 
U904                      AO21X4TR        typical         12.960000 
U905                      OAI2BB1X4TR     typical         14.400000 
U906                      OAI2BB2X4TR     typical         23.040001 
U907                      OAI211X4TR      typical         14.400000 
U908                      OAI211X4TR      typical         14.400000 
U909                      AO22X4TR        typical         14.400000 
U910                      AO22X4TR        typical         14.400000 
U911                      AO22X4TR        typical         14.400000 
U912                      AO22X4TR        typical         14.400000 
U913                      AO22X4TR        typical         14.400000 
U914                      AO22X4TR        typical         14.400000 
U915                      AO22X4TR        typical         14.400000 
U916                      AO22X4TR        typical         14.400000 
U917                      AO22X4TR        typical         14.400000 
U918                      AO22X4TR        typical         14.400000 
U919                      CLKINVX6TR      typical         7.200000  
U920                      NAND2X6TR       typical         14.400000 
U921                      OA21X4TR        typical         12.960000 
U922                      NAND2X6TR       typical         14.400000 
U923                      NAND2X6TR       typical         14.400000 
U924                      AOI221X4TR      typical         18.719999 
U925                      CLKINVX6TR      typical         7.200000  
U926                      NOR2BX4TR       typical         12.960000 
U927                      AOI221X4TR      typical         18.719999 
U928                      CLKINVX6TR      typical         7.200000  
U929                      OAI211X4TR      typical         14.400000 
U930                      AND3X4TR        typical         11.520000 
U931                      NAND3BX4TR      typical         17.280001 
U932                      CLKINVX6TR      typical         7.200000  
U933                      OAI222X4TR      typical         18.719999 
U934                      AOI221X4TR      typical         18.719999 
U935                      AOI221X4TR      typical         18.719999 
U936                      CLKINVX6TR      typical         7.200000  
U937                      CLKINVX6TR      typical         7.200000  
U938                      CLKINVX6TR      typical         7.200000  
U939                      AO22X4TR        typical         14.400000 
U940                      AO22X4TR        typical         14.400000 
U941                      CLKINVX6TR      typical         7.200000  
U942                      OAI222X4TR      typical         18.719999 
U943                      AO22X4TR        typical         14.400000 
U944                      AO22X4TR        typical         14.400000 
U945                      AO22X4TR        typical         14.400000 
U946                      AO22X4TR        typical         14.400000 
U947                      CLKINVX6TR      typical         7.200000  
U948                      OAI222X4TR      typical         18.719999 
U949                      AOI221X4TR      typical         18.719999 
U950                      AO22X4TR        typical         14.400000 
U951                      CLKINVX6TR      typical         7.200000  
U952                      OAI222X4TR      typical         18.719999 
U953                      AOI221X4TR      typical         18.719999 
U954                      AO22X4TR        typical         14.400000 
U955                      CLKINVX6TR      typical         7.200000  
U956                      OAI222X4TR      typical         18.719999 
U957                      CLKINVX6TR      typical         7.200000  
U958                      CLKINVX6TR      typical         7.200000  
U959                      AO22X4TR        typical         14.400000 
U960                      AO22X4TR        typical         14.400000 
U961                      AO22X4TR        typical         14.400000 
U962                      AO22X4TR        typical         14.400000 
U963                      CLKINVX6TR      typical         7.200000  
U964                      OAI222X4TR      typical         18.719999 
U965                      CLKINVX6TR      typical         7.200000  
U966                      CLKINVX6TR      typical         7.200000  
U967                      CLKINVX6TR      typical         7.200000  
U968                      CLKINVX6TR      typical         7.200000  
U969                      CLKINVX6TR      typical         7.200000  
U970                      CLKINVX6TR      typical         7.200000  
U971                      NAND2X6TR       typical         14.400000 
U972                      AO22X4TR        typical         14.400000 
U973                      AOI221X4TR      typical         18.719999 
U974                      CLKINVX6TR      typical         7.200000  
U975                      OA22X4TR        typical         14.400000 
U976                      AO22X4TR        typical         14.400000 
U977                      AO22X4TR        typical         14.400000 
U978                      CLKINVX6TR      typical         7.200000  
U979                      OAI21X4TR       typical         17.280001 
U980                      CLKINVX6TR      typical         7.200000  
U981                      MX2X6TR         typical         21.600000 
U982                      AO21X4TR        typical         12.960000 
U983                      CLKINVX6TR      typical         7.200000  
U984                      CLKINVX6TR      typical         7.200000  
U985                      AO21X4TR        typical         12.960000 
U986                      AO21X4TR        typical         12.960000 
U987                      AO22X4TR        typical         14.400000 
U988                      NOR2BX4TR       typical         12.960000 
U989                      MX2X6TR         typical         21.600000 
U990                      AO21X4TR        typical         12.960000 
U991                      NOR2BX4TR       typical         12.960000 
U992                      OAI211X4TR      typical         14.400000 
U993                      MX2X6TR         typical         21.600000 
U994                      AO21X4TR        typical         12.960000 
U995                      MX2X6TR         typical         21.600000 
U996                      AO21X4TR        typical         12.960000 
U997                      MX2X6TR         typical         21.600000 
U998                      AO21X4TR        typical         12.960000 
U999                      MX2X6TR         typical         21.600000 
U1000                     AO21X4TR        typical         12.960000 
buffer0_data_buf_reg_0__0_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_0__1_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_0__2_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_0__3_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_0__4_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_0__5_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_0__6_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_0__7_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_1__0_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_1__1_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_1__2_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_1__3_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_1__4_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_1__5_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_1__6_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_1__7_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_2__0_
                          DFFQX4TR        typical         27.360001 n
buffer0_data_buf_reg_2__1_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_2__2_
                          DFFQX4TR        typical         27.360001 n
buffer0_data_buf_reg_2__3_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_2__4_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_2__5_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_2__6_
                          DFFQX4TR        typical         27.360001 n
buffer0_data_buf_reg_2__7_
                          DFFQX4TR        typical         27.360001 n
buffer0_data_buf_reg_3__0_
                          DFFX4TR         typical         38.880001 n
buffer0_data_buf_reg_3__1_
                          DFFX4TR         typical         38.880001 n
buffer0_data_buf_reg_3__2_
                          DFFX4TR         typical         38.880001 n
buffer0_data_buf_reg_3__3_
                          DFFX4TR         typical         38.880001 n
buffer0_data_buf_reg_3__4_
                          DFFX4TR         typical         38.880001 n
buffer0_data_buf_reg_3__5_
                          DFFX4TR         typical         38.880001 n
buffer0_data_buf_reg_3__6_
                          DFFX4TR         typical         38.880001 n
buffer0_data_buf_reg_3__7_
                          DFFX4TR         typical         38.880001 n
buffer0_data_buf_reg_4__0_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_4__1_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_4__2_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_4__3_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_4__4_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_4__5_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_4__6_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_4__7_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_5__0_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_5__1_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_5__2_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_5__3_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_5__4_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_5__5_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_5__6_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_5__7_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_6__0_
                          DFFQX4TR        typical         27.360001 n
buffer0_data_buf_reg_6__1_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_6__2_
                          DFFQX4TR        typical         27.360001 n
buffer0_data_buf_reg_6__3_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_6__4_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_6__5_
                          DFFQX4TR        typical         27.360001 n
buffer0_data_buf_reg_6__5__U3
                          CLKMX2X2TR      typical         12.960000 
buffer0_data_buf_reg_6__6_
                          DFFQX4TR        typical         27.360001 n
buffer0_data_buf_reg_6__7_
                          DFFQX4TR        typical         27.360001 n
buffer0_data_buf_reg_7__0_
                          DFFQX4TR        typical         27.360001 n
buffer0_data_buf_reg_7__1_
                          DFFQX4TR        typical         27.360001 n
buffer0_data_buf_reg_7__2_
                          DFFQX4TR        typical         27.360001 n
buffer0_data_buf_reg_7__3_
                          DFFQX4TR        typical         27.360001 n
buffer0_data_buf_reg_7__4_
                          DFFQX4TR        typical         27.360001 n
buffer0_data_buf_reg_7__5_
                          DFFQX4TR        typical         27.360001 n
buffer0_data_buf_reg_7__6_
                          DFFQX4TR        typical         27.360001 n
buffer0_data_buf_reg_7__7_
                          DFFQX4TR        typical         27.360001 n
buffer0_data_buf_reg_8__0_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_8__1_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_8__2_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_8__3_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_8__4_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_8__5_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_8__6_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_buf_reg_8__7_
                          EDFFHQX4TR      typical         53.279999 n
buffer0_data_out_reg_0_   DFFRHQX4TR      typical         47.520000 n
buffer0_data_out_reg_1_   DFFQX4TR        typical         27.360001 n
buffer0_data_out_reg_2_   MDFFHQX4TR      typical         54.720001 n
buffer0_data_out_reg_3_   DFFRHQX4TR      typical         47.520000 n
buffer0_data_out_reg_4_   DFFRHQX4TR      typical         47.520000 n
buffer0_data_out_reg_5_   DFFRHQX4TR      typical         47.520000 n
buffer0_data_out_reg_6_   DFFRHQX4TR      typical         47.520000 n
buffer0_data_out_reg_7_   DFFRHQX4TR      typical         47.520000 n
buffer0_valid_list_reg_0_ DFFX4TR         typical         38.880001 n
buffer0_valid_list_reg_1_ DFFQX4TR        typical         27.360001 n
buffer0_valid_list_reg_2_ DFFX4TR         typical         38.880001 n
buffer0_valid_list_reg_3_ DFFX4TR         typical         38.880001 n
buffer0_valid_list_reg_4_ DFFX4TR         typical         38.880001 n
buffer0_valid_list_reg_5_ DFFX4TR         typical         38.880001 n
buffer0_valid_list_reg_6_ DFFX4TR         typical         38.880001 n
buffer0_valid_list_reg_7_ DFFTRX4TR       typical         33.119999 n
buffer0_valid_list_reg_8_ DFFQX4TR        typical         27.360001 n
mult_A_reg_0_             DFFQX4TR        typical         27.360001 n
mult_A_reg_1_             DFFX4TR         typical         38.880001 n
mult_A_reg_2_             DFFQX4TR        typical         27.360001 n
mult_A_reg_3_             DFFHQX4TR       typical         41.759998 n
mult_A_reg_4_             DFFQX4TR        typical         27.360001 n
mult_A_reg_5_             DFFX4TR         typical         38.880001 n
mult_A_reg_6_             DFFQX4TR        typical         27.360001 n
mult_A_reg_7_             DFFQX4TR        typical         27.360001 n
--------------------------------------------------------------------------------
Total 590 cells                                           12162.239952
1
 
****************************************
Report : port
        -verbose
Design : buffer_mult
Version: T-2022.03-SP3
Date   : Thu Mar 16 16:24:51 2023
****************************************



Attributes:
    d - dont_touch_network

                       Pin      Wire     Max     Max     Connection
Port           Dir     Load     Load     Trans   Cap     Class      Attrs
--------------------------------------------------------------------------------
A[0]           in      0.0000   0.0000    1.02    0.17   --         
A[1]           in      0.0000   0.0000    1.02    0.17   --         
A[2]           in      0.0000   0.0000    1.02    0.17   --         
A[3]           in      0.0000   0.0000    1.02    0.17   --         
A[4]           in      0.0000   0.0000    1.02    0.17   --         
A[5]           in      0.0000   0.0000    1.02    0.17   --         
A[6]           in      0.0000   0.0000    1.02    0.17   --         
A[7]           in      0.0000   0.0000    1.02    0.17   --         
clk            in      0.0000   0.0000    1.02    0.17   --         d
rdb_addr[0]    in      0.0000   0.0000    1.02    0.17   --         
rdb_addr[1]    in      0.0000   0.0000    1.02    0.17   --         
rdb_addr[2]    in      0.0000   0.0000    1.02    0.17   --         
rdb_addr[3]    in      0.0000   0.0000    1.02    0.17   --         
reset          in      0.0000   0.0000    1.02    0.17   --         
wrb            in      0.0000   0.0000    1.02    0.17   --         
wrb_addr[0]    in      0.0000   0.0000    1.02    0.17   --         
wrb_addr[1]    in      0.0000   0.0000    1.02    0.17   --         
wrb_addr[2]    in      0.0000   0.0000    1.02    0.17   --         
wrb_addr[3]    in      0.0000   0.0000    1.02    0.17   --         
wrb_data[0]    in      0.0000   0.0000    1.02    0.17   --         
wrb_data[1]    in      0.0000   0.0000    1.02    0.17   --         
wrb_data[2]    in      0.0000   0.0000    1.02    0.17   --         
wrb_data[3]    in      0.0000   0.0000    1.02    0.17   --         
wrb_data[4]    in      0.0000   0.0000    1.02    0.17   --         
wrb_data[5]    in      0.0000   0.0000    1.02    0.17   --         
wrb_data[6]    in      0.0000   0.0000    1.02    0.17   --         
wrb_data[7]    in      0.0000   0.0000    1.02    0.17   --         
data_out[0]    out     0.0100   0.0000   --      --      --         
data_out[1]    out     0.0100   0.0000   --      --      --         
data_out[2]    out     0.0100   0.0000   --      --      --         
data_out[3]    out     0.0100   0.0000   --      --      --         
data_out[4]    out     0.0100   0.0000   --      --      --         
data_out[5]    out     0.0100   0.0000   --      --      --         
data_out[6]    out     0.0100   0.0000   --      --      --         
data_out[7]    out     0.0100   0.0000   --      --      --         


              External  Max             Min                Min       Min
              Number    Wireload        Wireload           Pin       Wire
Port          Points    Model           Model              Load      Load
--------------------------------------------------------------------------------
A[0]               1      --              --              --        -- 
A[1]               1      --              --              --        -- 
A[2]               1      --              --              --        -- 
A[3]               1      --              --              --        -- 
A[4]               1      --              --              --        -- 
A[5]               1      --              --              --        -- 
A[6]               1      --              --              --        -- 
A[7]               1      --              --              --        -- 
clk                1      --              --              --        -- 
rdb_addr[0]        1      --              --              --        -- 
rdb_addr[1]        1      --              --              --        -- 
rdb_addr[2]        1      --              --              --        -- 
rdb_addr[3]        1      --              --              --        -- 
reset              1      --              --              --        -- 
wrb                1      --              --              --        -- 
wrb_addr[0]        1      --              --              --        -- 
wrb_addr[1]        1      --              --              --        -- 
wrb_addr[2]        1      --              --              --        -- 
wrb_addr[3]        1      --              --              --        -- 
wrb_data[0]        1      --              --              --        -- 
wrb_data[1]        1      --              --              --        -- 
wrb_data[2]        1      --              --              --        -- 
wrb_data[3]        1      --              --              --        -- 
wrb_data[4]        1      --              --              --        -- 
wrb_data[5]        1      --              --              --        -- 
wrb_data[6]        1      --              --              --        -- 
wrb_data[7]        1      --              --              --        -- 
data_out[0]        1      --              --              --        -- 
data_out[1]        1      --              --              --        -- 
data_out[2]        1      --              --              --        -- 
data_out[3]        1      --              --              --        -- 
data_out[4]        1      --              --              --        -- 
data_out[5]        1      --              --              --        -- 
data_out[6]        1      --              --              --        -- 
data_out[7]        1      --              --              --        -- 

                    Input Delay
                  Min             Max       Related   Max
Input Port    Rise    Fall    Rise    Fall   Clock  Fanout
--------------------------------------------------------------------------------
A[0]          0.10    0.10    0.10    0.10  clk       --    
A[1]          0.10    0.10    0.10    0.10  clk       --    
A[2]          0.10    0.10    0.10    0.10  clk       --    
A[3]          0.10    0.10    0.10    0.10  clk       --    
A[4]          0.10    0.10    0.10    0.10  clk       --    
A[5]          0.10    0.10    0.10    0.10  clk       --    
A[6]          0.10    0.10    0.10    0.10  clk       --    
A[7]          0.10    0.10    0.10    0.10  clk       --    
clk           --      --      --      --      --      -- 
rdb_addr[0]   0.10    0.10    0.10    0.10  clk       --    
rdb_addr[1]   0.10    0.10    0.10    0.10  clk       --    
rdb_addr[2]   0.10    0.10    0.10    0.10  clk       --    
rdb_addr[3]   0.10    0.10    0.10    0.10  clk       --    
reset         0.10    0.10    0.10    0.10  clk       --    
wrb           0.10    0.10    0.10    0.10  clk       --    
wrb_addr[0]   0.10    0.10    0.10    0.10  clk       --    
wrb_addr[1]   0.10    0.10    0.10    0.10  clk       --    
wrb_addr[2]   0.10    0.10    0.10    0.10  clk       --    
wrb_addr[3]   0.10    0.10    0.10    0.10  clk       --    
wrb_data[0]   0.10    0.10    0.10    0.10  clk       --    
wrb_data[1]   0.10    0.10    0.10    0.10  clk       --    
wrb_data[2]   0.10    0.10    0.10    0.10  clk       --    
wrb_data[3]   0.10    0.10    0.10    0.10  clk       --    
wrb_data[4]   0.10    0.10    0.10    0.10  clk       --    
wrb_data[5]   0.10    0.10    0.10    0.10  clk       --    
wrb_data[6]   0.10    0.10    0.10    0.10  clk       --    
wrb_data[7]   0.10    0.10    0.10    0.10  clk       --    


                    Driving Cell
Input Port   Rise(min/max)      Fall(min/max)      Mult(min/max)  Attrs(min/max)
--------------------------------------------------------------------------------
A[0]         INVX2TR            INVX2TR              -- /  --     
A[1]         INVX2TR            INVX2TR              -- /  --     
A[2]         INVX2TR            INVX2TR              -- /  --     
A[3]         INVX2TR            INVX2TR              -- /  --     
A[4]         INVX2TR            INVX2TR              -- /  --     
A[5]         INVX2TR            INVX2TR              -- /  --     
A[6]         INVX2TR            INVX2TR              -- /  --     
A[7]         INVX2TR            INVX2TR              -- /  --     
clk          INVX2TR            INVX2TR              -- /  --     
rdb_addr[0]  INVX2TR            INVX2TR              -- /  --     
rdb_addr[1]  INVX2TR            INVX2TR              -- /  --     
rdb_addr[2]  INVX2TR            INVX2TR              -- /  --     
rdb_addr[3]  INVX2TR            INVX2TR              -- /  --     
reset        INVX2TR            INVX2TR              -- /  --     
wrb          INVX2TR            INVX2TR              -- /  --     
wrb_addr[0]  INVX2TR            INVX2TR              -- /  --     
wrb_addr[1]  INVX2TR            INVX2TR              -- /  --     
wrb_addr[2]  INVX2TR            INVX2TR              -- /  --     
wrb_addr[3]  INVX2TR            INVX2TR              -- /  --     
wrb_data[0]  INVX2TR            INVX2TR              -- /  --     
wrb_data[1]  INVX2TR            INVX2TR              -- /  --     
wrb_data[2]  INVX2TR            INVX2TR              -- /  --     
wrb_data[3]  INVX2TR            INVX2TR              -- /  --     
wrb_data[4]  INVX2TR            INVX2TR              -- /  --     
wrb_data[5]  INVX2TR            INVX2TR              -- /  --     
wrb_data[6]  INVX2TR            INVX2TR              -- /  --     
wrb_data[7]  INVX2TR            INVX2TR              -- /  --     


               Max Drive      Min Drive      Resistance    Min    Min       Cell
Input Port    Rise    Fall   Rise    Fall   Max     Min    Cap    Fanout    Deg
--------------------------------------------------------------------------------
A[0]          --      --     --      --     --      --     --     --        -- 
A[1]          --      --     --      --     --      --     --     --        -- 
A[2]          --      --     --      --     --      --     --     --        -- 
A[3]          --      --     --      --     --      --     --     --        -- 
A[4]          --      --     --      --     --      --     --     --        -- 
A[5]          --      --     --      --     --      --     --     --        -- 
A[6]          --      --     --      --     --      --     --     --        -- 
A[7]          --      --     --      --     --      --     --     --        -- 
clk           --      --     --      --     --      --     --     --        -- 
rdb_addr[0]   --      --     --      --     --      --     --     --        -- 
rdb_addr[1]   --      --     --      --     --      --     --     --        -- 
rdb_addr[2]   --      --     --      --     --      --     --     --        -- 
rdb_addr[3]   --      --     --      --     --      --     --     --        -- 
reset         --      --     --      --     --      --     --     --        -- 
wrb           --      --     --      --     --      --     --     --        -- 
wrb_addr[0]   --      --     --      --     --      --     --     --        -- 
wrb_addr[1]   --      --     --      --     --      --     --     --        -- 
wrb_addr[2]   --      --     --      --     --      --     --     --        -- 
wrb_addr[3]   --      --     --      --     --      --     --     --        -- 
wrb_data[0]   --      --     --      --     --      --     --     --        -- 
wrb_data[1]   --      --     --      --     --      --     --     --        -- 
wrb_data[2]   --      --     --      --     --      --     --     --        -- 
wrb_data[3]   --      --     --      --     --      --     --     --        -- 
wrb_data[4]   --      --     --      --     --      --     --     --        -- 
wrb_data[5]   --      --     --      --     --      --     --     --        -- 
wrb_data[6]   --      --     --      --     --      --     --     --        -- 
wrb_data[7]   --      --     --      --     --      --     --     --        -- 


               Max Tran        Min Tran
Input Port    Rise    Fall    Rise    Fall
--------------------------------------------------------------------------------
A[0]          --      --      --      -- 
A[1]          --      --      --      -- 
A[2]          --      --      --      -- 
A[3]          --      --      --      -- 
A[4]          --      --      --      -- 
A[5]          --      --      --      -- 
A[6]          --      --      --      -- 
A[7]          --      --      --      -- 
clk           --      --      --      -- 
rdb_addr[0]   --      --      --      -- 
rdb_addr[1]   --      --      --      -- 
rdb_addr[2]   --      --      --      -- 
rdb_addr[3]   --      --      --      -- 
reset         --      --      --      -- 
wrb           --      --      --      -- 
wrb_addr[0]   --      --      --      -- 
wrb_addr[1]   --      --      --      -- 
wrb_addr[2]   --      --      --      -- 
wrb_addr[3]   --      --      --      -- 
wrb_data[0]   --      --      --      -- 
wrb_data[1]   --      --      --      -- 
wrb_data[2]   --      --      --      -- 
wrb_data[3]   --      --      --      -- 
wrb_data[4]   --      --      --      -- 
wrb_data[5]   --      --      --      -- 
wrb_data[6]   --      --      --      -- 
wrb_data[7]   --      --      --      -- 


                    Output Delay
                  Min             Max      Related  Fanout
Output Port   Rise    Fall    Rise    Fall  Clock     Load
--------------------------------------------------------------------------------
data_out[0]   0.10    0.10    0.10    0.10  clk       0.00  
data_out[1]   0.10    0.10    0.10    0.10  clk       0.00  
data_out[2]   0.10    0.10    0.10    0.10  clk       0.00  
data_out[3]   0.10    0.10    0.10    0.10  clk       0.00  
data_out[4]   0.10    0.10    0.10    0.10  clk       0.00  
data_out[5]   0.10    0.10    0.10    0.10  clk       0.00  
data_out[6]   0.10    0.10    0.10    0.10  clk       0.00  
data_out[7]   0.10    0.10    0.10    0.10  clk       0.00  

1
 
****************************************
Report : compile_options
Design : buffer_mult
Version: T-2022.03-SP3
Date   : Thu Mar 16 16:24:51 2023
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
buffer_mult                              flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         isolate_port           disabled
                                         multibit_options
                                           optimization_mode    non_timing_driven
                                           minimum_width        2
                                           exclude_registers_with_timing_exceptions false
--------------------------------------------------------------------------------
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : buffer_mult
Version: T-2022.03-SP3
Date   : Thu Mar 16 16:24:51 2023
****************************************


1
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 20
Design : buffer_mult
Version: T-2022.03-SP3
Date   : Thu Mar 16 16:24:52 2023
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: segmented

  Startpoint: MULT_single0_mult_x_1_clk_r_REG20_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MULT_single0_mult_x_1_clk_r_REG17_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  buffer_mult        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MULT_single0_mult_x_1_clk_r_REG20_S1/CK (DFFQX4TR)      0.00       0.00 r
  MULT_single0_mult_x_1_clk_r_REG20_S1/Q (DFFQX4TR)       0.31       0.31 f
  U799/Y (AND2X8TR)                                       0.11       0.42 f
  U782/Y (CLKXOR2X4TR)                                    0.15       0.57 f
  U810/Y (CLKXOR2X8TR)                                    0.17       0.74 f
  U798/Y (OR2X8TR)                                        0.11       0.85 f
  U573/Y (OAI2BB1X4TR)                                    0.05       0.90 r
  MULT_single0_mult_x_1_clk_r_REG17_S2/D (DFFQX4TR)       0.00       0.90 r
  data arrival time                                                  0.90

  clock clk (rise edge)                                   1.10       1.10
  clock network delay (ideal)                             0.00       1.10
  clock uncertainty                                      -0.10       1.00
  MULT_single0_mult_x_1_clk_r_REG17_S2/CK (DFFQX4TR)      0.00       1.00 r
  library setup time                                     -0.10       0.90
  data required time                                                 0.90
  --------------------------------------------------------------------------
  data required time                                                 0.90
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rdb_addr[1]
              (input port clocked by clk)
  Endpoint: buffer0_data_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  buffer_mult        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  rdb_addr[1] (in)                                        0.05       0.15 r
  U805/Y (BUFX12TR)                                       0.08       0.23 r
  U804/Y (INVX20TR)                                       0.03       0.26 f
  U674/Y (CLKINVX6TR)                                     0.04       0.29 r
  U922/Y (NAND2X6TR)                                      0.06       0.35 f
  U815/Y (CLKINVX6TR)                                     0.05       0.40 r
  U672/Y (BUFX16TR)                                       0.11       0.51 r
  U742/Y (CLKAND2X6TR)                                    0.14       0.65 r
  U744/Y (NOR3X6TR)                                       0.03       0.68 f
  U964/Y (OAI222X4TR)                                     0.26       0.95 r
  buffer0_data_out_reg_7_/D (DFFRHQX4TR)                  0.00       0.95 r
  data arrival time                                                  0.95

  clock clk (rise edge)                                   1.10       1.10
  clock network delay (ideal)                             0.00       1.10
  clock uncertainty                                      -0.10       1.00
  buffer0_data_out_reg_7_/CK (DFFRHQX4TR)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rdb_addr[1]
              (input port clocked by clk)
  Endpoint: buffer0_data_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  buffer_mult        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  rdb_addr[1] (in)                                        0.05       0.15 r
  U805/Y (BUFX12TR)                                       0.08       0.23 r
  U804/Y (INVX20TR)                                       0.03       0.26 f
  U674/Y (CLKINVX6TR)                                     0.04       0.29 r
  U922/Y (NAND2X6TR)                                      0.06       0.35 f
  U815/Y (CLKINVX6TR)                                     0.05       0.40 r
  U672/Y (BUFX16TR)                                       0.11       0.51 r
  U739/Y (CLKAND2X6TR)                                    0.14       0.65 r
  U741/Y (NOR3X6TR)                                       0.03       0.68 f
  U952/Y (OAI222X4TR)                                     0.26       0.95 r
  buffer0_data_out_reg_4_/D (DFFRHQX4TR)                  0.00       0.95 r
  data arrival time                                                  0.95

  clock clk (rise edge)                                   1.10       1.10
  clock network delay (ideal)                             0.00       1.10
  clock uncertainty                                      -0.10       1.00
  buffer0_data_out_reg_4_/CK (DFFRHQX4TR)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rdb_addr[1]
              (input port clocked by clk)
  Endpoint: buffer0_data_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  buffer_mult        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  rdb_addr[1] (in)                                        0.05       0.15 r
  U805/Y (BUFX12TR)                                       0.08       0.23 r
  U804/Y (INVX20TR)                                       0.03       0.26 f
  U674/Y (CLKINVX6TR)                                     0.04       0.29 r
  U922/Y (NAND2X6TR)                                      0.06       0.35 f
  U815/Y (CLKINVX6TR)                                     0.05       0.40 r
  U672/Y (BUFX16TR)                                       0.11       0.51 r
  U748/Y (CLKAND2X6TR)                                    0.14       0.65 r
  U750/Y (NOR3X6TR)                                       0.03       0.68 f
  U948/Y (OAI222X4TR)                                     0.26       0.95 r
  buffer0_data_out_reg_6_/D (DFFRHQX4TR)                  0.00       0.95 r
  data arrival time                                                  0.95

  clock clk (rise edge)                                   1.10       1.10
  clock network delay (ideal)                             0.00       1.10
  clock uncertainty                                      -0.10       1.00
  buffer0_data_out_reg_6_/CK (DFFRHQX4TR)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rdb_addr[1]
              (input port clocked by clk)
  Endpoint: buffer0_data_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  buffer_mult        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  rdb_addr[1] (in)                                        0.05       0.15 r
  U805/Y (BUFX12TR)                                       0.08       0.23 r
  U804/Y (INVX20TR)                                       0.03       0.26 f
  U674/Y (CLKINVX6TR)                                     0.04       0.29 r
  U922/Y (NAND2X6TR)                                      0.06       0.35 f
  U815/Y (CLKINVX6TR)                                     0.05       0.40 r
  U672/Y (BUFX16TR)                                       0.11       0.51 r
  U745/Y (CLKAND2X6TR)                                    0.14       0.65 r
  U747/Y (NOR3X6TR)                                       0.03       0.68 f
  U942/Y (OAI222X4TR)                                     0.26       0.95 r
  buffer0_data_out_reg_5_/D (DFFRHQX4TR)                  0.00       0.95 r
  data arrival time                                                  0.95

  clock clk (rise edge)                                   1.10       1.10
  clock network delay (ideal)                             0.00       1.10
  clock uncertainty                                      -0.10       1.00
  buffer0_data_out_reg_5_/CK (DFFRHQX4TR)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rdb_addr[1]
              (input port clocked by clk)
  Endpoint: buffer0_data_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  buffer_mult        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  rdb_addr[1] (in)                                        0.05       0.15 r
  U805/Y (BUFX12TR)                                       0.08       0.23 r
  U804/Y (INVX20TR)                                       0.03       0.26 f
  U674/Y (CLKINVX6TR)                                     0.04       0.29 r
  U922/Y (NAND2X6TR)                                      0.06       0.35 f
  U815/Y (CLKINVX6TR)                                     0.05       0.40 r
  U672/Y (BUFX16TR)                                       0.11       0.51 r
  U736/Y (CLKAND2X6TR)                                    0.14       0.65 r
  U738/Y (NOR3X6TR)                                       0.03       0.68 f
  U956/Y (OAI222X4TR)                                     0.26       0.95 r
  buffer0_data_out_reg_3_/D (DFFRHQX4TR)                  0.00       0.95 r
  data arrival time                                                  0.95

  clock clk (rise edge)                                   1.10       1.10
  clock network delay (ideal)                             0.00       1.10
  clock uncertainty                                      -0.10       1.00
  buffer0_data_out_reg_3_/CK (DFFRHQX4TR)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: MULT_single0_mult_x_1_clk_r_REG20_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MULT_single0_mult_x_1_clk_r_REG19_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  buffer_mult        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MULT_single0_mult_x_1_clk_r_REG20_S1/CK (DFFQX4TR)      0.00       0.00 r
  MULT_single0_mult_x_1_clk_r_REG20_S1/Q (DFFQX4TR)       0.31       0.31 f
  U799/Y (AND2X8TR)                                       0.11       0.42 f
  U782/Y (CLKXOR2X4TR)                                    0.15       0.57 f
  U810/Y (CLKXOR2X8TR)                                    0.17       0.74 f
  U798/Y (OR2X8TR)                                        0.11       0.85 f
  U584/Y (NOR2BX4TR)                                      0.08       0.93 f
  MULT_single0_mult_x_1_clk_r_REG19_S2/D (DFFHQX4TR)      0.00       0.93 f
  data arrival time                                                  0.93

  clock clk (rise edge)                                   1.10       1.10
  clock network delay (ideal)                             0.00       1.10
  clock uncertainty                                      -0.10       1.00
  MULT_single0_mult_x_1_clk_r_REG19_S2/CK (DFFHQX4TR)     0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: reset (input port clocked by clk)
  Endpoint: buffer0_data_buf_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  buffer_mult        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  reset (in)                                              0.05       0.15 r
  U806/Y (BUFX12TR)                                       0.07       0.22 r
  U646/Y (CLKINVX12TR)                                    0.04       0.27 f
  U816/Y (CLKBUFX6TR)                                     0.17       0.44 f
  U495/Y (NAND2BX4TR)                                     0.11       0.54 r
  U813/Y (CLKAND2X6TR)                                    0.14       0.69 r
  U812/Y (CLKINVX6TR)                                     0.08       0.76 f
  U481/Y (AO22X4TR)                                       0.15       0.91 f
  buffer0_data_buf_reg_2__2_/D (DFFQX4TR)                 0.00       0.91 f
  data arrival time                                                  0.91

  clock clk (rise edge)                                   1.10       1.10
  clock network delay (ideal)                             0.00       1.10
  clock uncertainty                                      -0.10       1.00
  buffer0_data_buf_reg_2__2_/CK (DFFQX4TR)                0.00       1.00 r
  library setup time                                     -0.09       0.91
  data required time                                                 0.91
  --------------------------------------------------------------------------
  data required time                                                 0.91
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: MULT_single0_mult_x_1_clk_r_REG20_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MULT_single0_mult_x_1_clk_r_REG17_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  buffer_mult        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MULT_single0_mult_x_1_clk_r_REG20_S1/CK (DFFQX4TR)      0.00       0.00 r
  MULT_single0_mult_x_1_clk_r_REG20_S1/Q (DFFQX4TR)       0.29       0.29 r
  U799/Y (AND2X8TR)                                       0.11       0.40 r
  U589/Y (AOI2BB1X4TR)                                    0.05       0.45 f
  U638/Y (BUFX20TR)                                       0.07       0.52 f
  U588/Y (OA21X4TR)                                       0.12       0.64 f
  U712/Y (OR2X8TR)                                        0.12       0.76 f
  U798/Y (OR2X8TR)                                        0.10       0.85 f
  U573/Y (OAI2BB1X4TR)                                    0.05       0.90 r
  MULT_single0_mult_x_1_clk_r_REG17_S2/D (DFFQX4TR)       0.00       0.90 r
  data arrival time                                                  0.90

  clock clk (rise edge)                                   1.10       1.10
  clock network delay (ideal)                             0.00       1.10
  clock uncertainty                                      -0.10       1.00
  MULT_single0_mult_x_1_clk_r_REG17_S2/CK (DFFQX4TR)      0.00       1.00 r
  library setup time                                     -0.10       0.90
  data required time                                                 0.90
  --------------------------------------------------------------------------
  data required time                                                 0.90
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: MULT_single0_mult_x_1_clk_r_REG44_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MULT_single0_clk_r_REG3_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  buffer_mult        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MULT_single0_mult_x_1_clk_r_REG44_S1/CK (DFFQX4TR)      0.00       0.00 r
  MULT_single0_mult_x_1_clk_r_REG44_S1/Q (DFFQX4TR)       0.30       0.30 f
  U871/Y (CLKXOR2X2TR)                                    0.17       0.47 f
  U870/Y (CLKXOR2X2TR)                                    0.20       0.67 f
  U781/Y (CLKINVX6TR)                                     0.06       0.73 r
  U797/Y (XNOR2X4TR)                                      0.10       0.83 r
  U793/Y (AND2X8TR)                                       0.07       0.90 r
  MULT_single0_clk_r_REG3_S2/D (DFFQX4TR)                 0.00       0.90 r
  data arrival time                                                  0.90

  clock clk (rise edge)                                   1.10       1.10
  clock network delay (ideal)                             0.00       1.10
  clock uncertainty                                      -0.10       1.00
  MULT_single0_clk_r_REG3_S2/CK (DFFQX4TR)                0.00       1.00 r
  library setup time                                     -0.10       0.90
  data required time                                                 0.90
  --------------------------------------------------------------------------
  data required time                                                 0.90
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: reset (input port clocked by clk)
  Endpoint: buffer0_data_buf_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  buffer_mult        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  reset (in)                                              0.05       0.15 r
  U806/Y (BUFX12TR)                                       0.07       0.22 r
  U646/Y (CLKINVX12TR)                                    0.04       0.27 f
  U816/Y (CLKBUFX6TR)                                     0.17       0.44 f
  U495/Y (NAND2BX4TR)                                     0.11       0.54 r
  U813/Y (CLKAND2X6TR)                                    0.14       0.69 r
  U812/Y (CLKINVX6TR)                                     0.08       0.76 f
  U944/Y (AO22X4TR)                                       0.15       0.91 f
  buffer0_data_buf_reg_2__6_/D (DFFQX4TR)                 0.00       0.91 f
  data arrival time                                                  0.91

  clock clk (rise edge)                                   1.10       1.10
  clock network delay (ideal)                             0.00       1.10
  clock uncertainty                                      -0.10       1.00
  buffer0_data_buf_reg_2__6_/CK (DFFQX4TR)                0.00       1.00 r
  library setup time                                     -0.09       0.91
  data required time                                                 0.91
  --------------------------------------------------------------------------
  data required time                                                 0.91
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: reset (input port clocked by clk)
  Endpoint: buffer0_data_buf_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  buffer_mult        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  reset (in)                                              0.05       0.15 r
  U806/Y (BUFX12TR)                                       0.07       0.22 r
  U646/Y (CLKINVX12TR)                                    0.04       0.27 f
  U816/Y (CLKBUFX6TR)                                     0.17       0.44 f
  U495/Y (NAND2BX4TR)                                     0.11       0.54 r
  U813/Y (CLKAND2X6TR)                                    0.14       0.69 r
  U812/Y (CLKINVX6TR)                                     0.08       0.76 f
  U918/Y (AO22X4TR)                                       0.15       0.91 f
  buffer0_data_buf_reg_2__0_/D (DFFQX4TR)                 0.00       0.91 f
  data arrival time                                                  0.91

  clock clk (rise edge)                                   1.10       1.10
  clock network delay (ideal)                             0.00       1.10
  clock uncertainty                                      -0.10       1.00
  buffer0_data_buf_reg_2__0_/CK (DFFQX4TR)                0.00       1.00 r
  library setup time                                     -0.09       0.91
  data required time                                                 0.91
  --------------------------------------------------------------------------
  data required time                                                 0.91
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: MULT_single0_mult_x_1_clk_r_REG6_S2
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  buffer_mult        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MULT_single0_mult_x_1_clk_r_REG6_S2/CK (DFFQX4TR)       0.00       0.00 r
  MULT_single0_mult_x_1_clk_r_REG6_S2/Q (DFFQX4TR)        0.30       0.30 f
  U676/Y (CLKINVX6TR)                                     0.06       0.36 r
  U499/Y (OAI2BB1X4TR)                                    0.09       0.45 r
  U498/Y (OAI2BB1X4TR)                                    0.12       0.57 r
  U667/Y (CLKINVX8TR)                                     0.06       0.62 f
  U687/Y (CLKXOR2X2TR)                                    0.16       0.78 r
  U686/Y (CLKAND2X6TR)                                    0.12       0.90 r
  data_out[6] (out)                                       0.00       0.90 r
  data arrival time                                                  0.90

  clock clk (rise edge)                                   1.10       1.10
  clock network delay (ideal)                             0.00       1.10
  clock uncertainty                                      -0.10       1.00
  output external delay                                  -0.10       0.90
  data required time                                                 0.90
  --------------------------------------------------------------------------
  data required time                                                 0.90
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: MULT_single0_mult_x_1_clk_r_REG33_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MULT_single0_mult_x_1_clk_r_REG7_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  buffer_mult        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MULT_single0_mult_x_1_clk_r_REG33_S1/CK (DFFQX4TR)      0.00       0.00 r
  MULT_single0_mult_x_1_clk_r_REG33_S1/Q (DFFQX4TR)       0.30       0.30 f
  U643/Y (CLKBUFX6TR)                                     0.10       0.41 f
  U795/Y (XNOR2X4TR)                                      0.07       0.47 r
  U794/Y (XNOR2X4TR)                                      0.12       0.59 f
  U599/Y (OA21X4TR)                                       0.14       0.73 f
  U598/Y (AO21X4TR)                                       0.13       0.86 f
  U594/Y (NAND2X6TR)                                      0.04       0.90 r
  MULT_single0_mult_x_1_clk_r_REG7_S2/D (DFFQX4TR)        0.00       0.90 r
  data arrival time                                                  0.90

  clock clk (rise edge)                                   1.10       1.10
  clock network delay (ideal)                             0.00       1.10
  clock uncertainty                                      -0.10       1.00
  MULT_single0_mult_x_1_clk_r_REG7_S2/CK (DFFQX4TR)       0.00       1.00 r
  library setup time                                     -0.10       0.90
  data required time                                                 0.90
  --------------------------------------------------------------------------
  data required time                                                 0.90
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rdb_addr[0]
              (input port clocked by clk)
  Endpoint: buffer0_data_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  buffer_mult        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  rdb_addr[0] (in)                                        0.05       0.15 r
  U658/Y (BUFX12TR)                                       0.09       0.23 r
  U808/Y (INVX20TR)                                       0.03       0.26 f
  U814/Y (NAND2X6TR)                                      0.05       0.31 r
  U780/Y (BUFX20TR)                                       0.08       0.39 r
  U666/Y (INVX20TR)                                       0.04       0.43 f
  U665/Y (CLKAND2X6TR)                                    0.08       0.51 f
  U752/Y (OR2X8TR)                                        0.08       0.59 f
  U935/Y (AOI221X4TR)                                     0.21       0.81 r
  U691/Y (OR2X6TR)                                        0.07       0.87 r
  U733/Y (NAND3X6TR)                                      0.04       0.91 f
  buffer0_data_out_reg_1_/D (DFFQX4TR)                    0.00       0.91 f
  data arrival time                                                  0.91

  clock clk (rise edge)                                   1.10       1.10
  clock network delay (ideal)                             0.00       1.10
  clock uncertainty                                      -0.10       1.00
  buffer0_data_out_reg_1_/CK (DFFQX4TR)                   0.00       1.00 r
  library setup time                                     -0.08       0.92
  data required time                                                 0.92
  --------------------------------------------------------------------------
  data required time                                                 0.92
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: MULT_single0_mult_x_1_clk_r_REG20_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MULT_single0_mult_x_1_clk_r_REG19_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  buffer_mult        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MULT_single0_mult_x_1_clk_r_REG20_S1/CK (DFFQX4TR)      0.00       0.00 r
  MULT_single0_mult_x_1_clk_r_REG20_S1/Q (DFFQX4TR)       0.29       0.29 r
  U799/Y (AND2X8TR)                                       0.11       0.40 r
  U589/Y (AOI2BB1X4TR)                                    0.05       0.45 f
  U638/Y (BUFX20TR)                                       0.07       0.52 f
  U588/Y (OA21X4TR)                                       0.12       0.64 f
  U712/Y (OR2X8TR)                                        0.12       0.76 f
  U798/Y (OR2X8TR)                                        0.10       0.85 f
  U584/Y (NOR2BX4TR)                                      0.08       0.93 f
  MULT_single0_mult_x_1_clk_r_REG19_S2/D (DFFHQX4TR)      0.00       0.93 f
  data arrival time                                                  0.93

  clock clk (rise edge)                                   1.10       1.10
  clock network delay (ideal)                             0.00       1.10
  clock uncertainty                                      -0.10       1.00
  MULT_single0_mult_x_1_clk_r_REG19_S2/CK (DFFHQX4TR)     0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rdb_addr[0]
              (input port clocked by clk)
  Endpoint: buffer0_data_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  buffer_mult        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  rdb_addr[0] (in)                                        0.02       0.12 f
  U658/Y (BUFX12TR)                                       0.08       0.20 f
  U808/Y (INVX20TR)                                       0.04       0.24 r
  U787/Y (AND2X8TR)                                       0.13       0.37 r
  U656/Y (BUFX20TR)                                       0.08       0.45 r
  U890/Y (OAI2BB2X4TR)                                    0.09       0.54 r
  U727/Y (OA21X4TR)                                       0.10       0.65 r
  U728/Y (NAND2X6TR)                                      0.05       0.69 f
  U948/Y (OAI222X4TR)                                     0.25       0.94 r
  buffer0_data_out_reg_6_/D (DFFRHQX4TR)                  0.00       0.94 r
  data arrival time                                                  0.94

  clock clk (rise edge)                                   1.10       1.10
  clock network delay (ideal)                             0.00       1.10
  clock uncertainty                                      -0.10       1.00
  buffer0_data_out_reg_6_/CK (DFFRHQX4TR)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rdb_addr[0]
              (input port clocked by clk)
  Endpoint: buffer0_data_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  buffer_mult        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  rdb_addr[0] (in)                                        0.02       0.12 f
  U658/Y (BUFX12TR)                                       0.08       0.20 f
  U808/Y (INVX20TR)                                       0.04       0.24 r
  U787/Y (AND2X8TR)                                       0.13       0.37 r
  U656/Y (BUFX20TR)                                       0.08       0.45 r
  U890/Y (OAI2BB2X4TR)                                    0.09       0.54 r
  U727/Y (OA21X4TR)                                       0.10       0.65 r
  U728/Y (NAND2X6TR)                                      0.05       0.69 f
  U942/Y (OAI222X4TR)                                     0.25       0.94 r
  buffer0_data_out_reg_5_/D (DFFRHQX4TR)                  0.00       0.94 r
  data arrival time                                                  0.94

  clock clk (rise edge)                                   1.10       1.10
  clock network delay (ideal)                             0.00       1.10
  clock uncertainty                                      -0.10       1.00
  buffer0_data_out_reg_5_/CK (DFFRHQX4TR)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rdb_addr[0]
              (input port clocked by clk)
  Endpoint: buffer0_data_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  buffer_mult        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  rdb_addr[0] (in)                                        0.02       0.12 f
  U658/Y (BUFX12TR)                                       0.08       0.20 f
  U808/Y (INVX20TR)                                       0.04       0.24 r
  U787/Y (AND2X8TR)                                       0.13       0.37 r
  U656/Y (BUFX20TR)                                       0.08       0.45 r
  U890/Y (OAI2BB2X4TR)                                    0.09       0.54 r
  U727/Y (OA21X4TR)                                       0.10       0.65 r
  U728/Y (NAND2X6TR)                                      0.05       0.69 f
  U933/Y (OAI222X4TR)                                     0.25       0.94 r
  buffer0_data_out_reg_0_/D (DFFRHQX4TR)                  0.00       0.94 r
  data arrival time                                                  0.94

  clock clk (rise edge)                                   1.10       1.10
  clock network delay (ideal)                             0.00       1.10
  clock uncertainty                                      -0.10       1.00
  buffer0_data_out_reg_0_/CK (DFFRHQX4TR)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: MULT_single0_mult_x_1_clk_r_REG34_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MULT_single0_mult_x_1_clk_r_REG17_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  buffer_mult        ibm13_wl10            typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MULT_single0_mult_x_1_clk_r_REG34_S1/CK (DFFQX4TR)      0.00       0.00 r
  MULT_single0_mult_x_1_clk_r_REG34_S1/Q (DFFQX4TR)       0.31       0.31 f
  U717/Y (XNOR2X4TR)                                      0.10       0.41 r
  U716/Y (XNOR2X4TR)                                      0.10       0.51 f
  U711/Y (BUFX12TR)                                       0.08       0.59 f
  U810/Y (CLKXOR2X8TR)                                    0.15       0.74 f
  U798/Y (OR2X8TR)                                        0.11       0.85 f
  U573/Y (OAI2BB1X4TR)                                    0.05       0.90 r
  MULT_single0_mult_x_1_clk_r_REG17_S2/D (DFFQX4TR)       0.00       0.90 r
  data arrival time                                                  0.90

  clock clk (rise edge)                                   1.10       1.10
  clock network delay (ideal)                             0.00       1.10
  clock uncertainty                                      -0.10       1.00
  MULT_single0_mult_x_1_clk_r_REG17_S2/CK (DFFQX4TR)      0.00       1.00 r
  library setup time                                     -0.10       0.90
  data required time                                                 0.90
  --------------------------------------------------------------------------
  data required time                                                 0.90
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
