
*** Running vivado
    with args -log base_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_top.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source base_top.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1035.125 ; gain = 0.000
Command: synth_design -top base_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21036
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1035.125 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'base_top' [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/base_top.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/base_top.v:48]
INFO: [Synth 8-6157] synthesizing module 'CPU_top' [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/CPU_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit' [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/Control_Unit.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/Control_Unit.v:59]
INFO: [Synth 8-155] case statement is not full and has no default [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/Control_Unit.v:56]
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit' (1#1) [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/Control_Unit.v:22]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [F:/cpulab/ALU实验/RegFile.v:2]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (2#1) [F:/cpulab/ALU实验/RegFile.v:2]
INFO: [Synth 8-6157] synthesizing module 'ALU' [F:/cpulab/ALU实验/ALU.v:2]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/cpulab/ALU实验/ALU.v:18]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (3#1) [F:/cpulab/ALU实验/ALU.v:2]
INFO: [Synth 8-6157] synthesizing module 'Ins_Memory' [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/Ins_Memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Ins_Memory' (4#1) [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/Ins_Memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'Memory' [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/Memory.v:23]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Memory' (5#1) [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'Extend_Unit' [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/Extend_Unit.v:23]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Extend_Unit' (6#1) [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/Extend_Unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'jump_PC' [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/jump_PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'jump_PC' (8#1) [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/jump_PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC_beq' [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/PC_beq.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC_beq' (9#1) [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/PC_beq.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mul_3to1' [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/Mul_3to1.v:23]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/Mul_3to1.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Mul_3to1' (10#1) [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/Mul_3to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Multiplexer' [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/Multiplexer.v:23]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Multiplexer' (11#1) [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/Multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Multiplexer_5' [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/Multiplexer_5.v:23]
	Parameter SIZE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Multiplexer_5' (12#1) [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/Multiplexer_5.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU_top' (13#1) [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/CPU_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'LED_trans' [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/LED_trans.v:23]
INFO: [Synth 8-226] default block is never used [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/LED_trans.v:29]
INFO: [Synth 8-6155] done synthesizing module 'LED_trans' (14#1) [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/LED_trans.v:23]
INFO: [Synth 8-6155] done synthesizing module 'base_top' (15#1) [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/base_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1246.469 ; gain = 211.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1246.469 ; gain = 211.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1246.469 ; gain = 211.344
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.178 . Memory (MB): peak = 1246.469 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/cpulab/CPU_single/CPU_single.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [D:/cpulab/CPU_single/CPU_single.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/cpulab/CPU_single/CPU_single.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1247.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1247.801 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:39 . Memory (MB): peak = 1247.801 ; gain = 212.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:39 . Memory (MB): peak = 1247.801 ; gain = 212.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:39 . Memory (MB): peak = 1247.801 ; gain = 212.676
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'InsMemRW_reg' [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/Control_Unit.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrcA_reg' [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/Control_Unit.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrcB_reg' [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/Control_Unit.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'DBDataSrc_reg' [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/Control_Unit.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'RegWre_reg' [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/Control_Unit.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'mRD_reg' [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/Control_Unit.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'mWR_reg' [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/Control_Unit.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/Control_Unit.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'ExtSel_reg' [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/Control_Unit.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'ALUop_reg' [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/Control_Unit.v:64]
WARNING: [Synth 8-327] inferring latch for variable 'F_reg' [F:/cpulab/ALU实验/ALU.v:19]
WARNING: [Synth 8-327] inferring latch for variable 'output_Data_reg' [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/Mul_3to1.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'display_reg' [D:/cpulab/CPU_single/CPU_single.srcs/sources_1/new/base_top.v:49]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:55 . Memory (MB): peak = 1247.801 ; gain = 212.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 3     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---XORs : 
	               32 Bit    Wide XORs := 1     
+---Registers : 
	               32 Bit    Registers := 33    
	                8 Bit    Registers := 128   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 1     
	  69 Input    8 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 16    
	   2 Input    8 Bit        Muxes := 126   
	   2 Input    5 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 4     
	  13 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 14    
	  13 Input    1 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 160   
	   6 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 97    
	   4 Input    1 Bit        Muxes := 33    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
