// Seed: 2008852924
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  assign module_2.id_7 = 0;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  and primCall (id_2, id_4, id_3, id_5, id_1);
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_2
  );
endmodule
module module_2 (
    input tri0 id_0,
    input tri0 id_1,
    input wor id_2,
    output logic id_3,
    input wor id_4,
    input wand id_5
    , id_19,
    input tri0 id_6,
    input tri1 id_7,
    input wor id_8,
    input supply1 id_9,
    input tri0 id_10,
    input wor id_11,
    input wire id_12,
    input tri id_13,
    output tri id_14
    , id_20,
    input tri0 id_15,
    input tri1 id_16,
    output wire id_17
);
  wire id_21;
  assign id_19 = id_21;
  logic id_22;
  xnor primCall (id_17, id_6, id_15, id_12, id_4, id_19, id_16, id_9);
  always @(posedge 1 or posedge 1) id_3 <= id_2;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_19,
      id_21,
      id_21
  );
  wire  id_23;
  logic id_24;
endmodule
