Target Part: M1A3P1000L_FBGA484_STD
Report for cell geiger_integration.verilog
  Core Cell usage:
              cell count     area count*area
              AND2     7      1.0        7.0
              AND3    26      1.0       26.0
              AOI1     1      1.0        1.0
             AOI1B     7      1.0        7.0
              AX1C    15      1.0       15.0
            CLKINT     1      0.0        0.0
               GND     7      0.0        0.0
               INV     4      1.0        4.0
               MX2    37      1.0       37.0
              NOR2     3      1.0        3.0
             NOR2A    22      1.0       22.0
             NOR2B    34      1.0       34.0
             NOR3A     3      1.0        3.0
             NOR3B     3      1.0        3.0
             NOR3C    19      1.0       19.0
              OA1A     2      1.0        2.0
               OR2    11      1.0       11.0
              OR2B     3      1.0        3.0
               OR3    14      1.0       14.0
               PLL     1      0.0        0.0
            PLLINT     1      0.0        0.0
               VCC     7      0.0        0.0
              XA1B    11      1.0       11.0
               XO1    12      1.0       12.0
              XOR2    69      1.0       69.0
             ZOR3I     2      1.0        2.0


            DFN1C0    54      1.0       54.0
            DFN1E0    48      1.0       48.0
          DFN1E0C0     3      1.0        3.0
            DFN1E1    44      1.0       44.0
          DFN1E1C0    64      1.0       64.0
            DFN1P0     3      1.0        3.0
                   -----          ----------
             TOTAL   538               521.0


  IO Cell usage:
              cell count
             INBUF     3
            OUTBUF     8
                   -----
             TOTAL    11


Core Cells         : 521 of 24576 (2%)
IO Cells           : 11

  RAM/ROM Usage Summary
Block Rams : 0 of 32 (0%)

