INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andreasb/vivado/lab13/lab13.srcs/sources_1/new/request_arbiter_2_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module request_arbiter_2_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andreasb/vivado/lab13/lab13.srcs/sim_1/new/request_arbiter_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module request_arbiter_2_tb
