# Wire4
### Solution
```Verilog
module top_module(input a, b, c, output w, x, y, z);
    assign {w, x, y, z} = {a, b, b, c};
endmodule
```
[code](./4.v)

### Timing diagrams for selected test cases
![result](./result.png)
