Rev. Number,Date,Substantive Change(s)
,,"['Updated the description about ONOFF and XTALI_24/XTALO_24M in Table 3', 'Added Table 11 about ONOFF and XTALI_24/XTALO_24M in Table 3', 'Updated Table 15', 'Updated Table 27', 'Updated the description of DDR SDRAM-specific parameters (LPDDR4/LPDDR4X) and Clock/data/command/address pin allocations', 'Added a footnote in Table 43', 'Updated the unit of C_sample, C_compare, and C_conversion to cycle in Table 51; removed the maximum value of C_sample, C_compare, and second ADC conversion clock in Table 51; added ENOB values in Table 51', 'Removed Table. ADC compare and second ADC conversion clock in Table 51; added ENOB values in Table 51', 'Removed Table. ADC electrical specifications (VREFH = VDD_ANAx_p8 and VADIN_max â‰¤ VREFH)', 'Added a footnote in Table 68', 'Updated Table 71', 'Updated Table 72', 'Removed BCAN, BCANXL, and minimum operating frequency from Table 72', 'Added the maximum frequency footnotes in FlexSPI timing parameters', 'Updated LPB descriptions in Boot mode configuration']"
Rev. 5,01/2025,"['Added new part number in Table 2', 'Updated the definition of special fuse in Figure 1', 'Removed the definition Module list', 'Updated the Module descriptions', 'Updated the descriptions of External clock sources', 'Updated the NVCC_BBSM_1P8 in Figure 4', 'Updated the footnote of Table 29', 'Updated the values of V_IDTH, V_IDL, V_IHS, and V_HHS in Table 36', 'Updated Figure 50', 'Updated the default function of SAI1.RXD0 in Table 101']"
Rev. 4,08/2024,"['Updated Table 2', 'Updated Figure 1', 'Updated Clock sources', 'Added a footnote in Figure 4', 'Updated a Table 24 and Table 25', 'Updated Table 26 and Table 28']"
