# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../v_centroid.srcs/sim_1/imports/sim_1/imports/new/hdmi_in.v" \
"../../../../v_centroid.srcs/sim_1/imports/sim_1/imports/new/hdmi_out.v" \
"../../../../v_centroid.srcs/sources_1/imports/new/vis_centroid.v" \
"../../../../v_centroid.srcs/sim_1/imports/sim_1/imports/new/tb_hdmi.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
