Comparing against out.golden.dat
*******************************************
PASS: The output matches the golden output!
*******************************************

C:\Users\s369027\Desktop\lab3\lab3-vivado-HLS\solution1\sim\verilog>set PATH= 

C:\Users\s369027\Desktop\lab3\lab3-vivado-HLS\solution1\sim\verilog>call C:/Xilinx/Vivado/2019.1/bin/xelab xil_defaultlib.apatb_calc_top glbl -prj calc.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s calc -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_calc_top glbl -prj calc.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s calc -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/s369027/Desktop/lab3/lab3-vivado-HLS/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/s369027/Desktop/lab3/lab3-vivado-HLS/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/s369027/Desktop/lab3/lab3-vivado-HLS/solution1/sim/verilog/calc.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_calc_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/s369027/Desktop/lab3/lab3-vivado-HLS/solution1/sim/verilog/calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/s369027/Desktop/lab3/lab3-vivado-HLS/solution1/sim/verilog/calc_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calc_AXILiteS_s_axi
INFO: [VRFC 10-311] analyzing module calc_AXILiteS_s_axi_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/s369027/Desktop/lab3/lab3-vivado-HLS/solution1/sim/verilog/calc_tmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calc_tmp_ram
INFO: [VRFC 10-311] analyzing module calc_tmp
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.calc_AXILiteS_s_axi_ram(DEPTH=64...
Compiling module xil_defaultlib.calc_AXILiteS_s_axi
Compiling module xil_defaultlib.calc_tmp_ram
Compiling module xil_defaultlib.calc_tmp(DataWidth=32,AddressRan...
Compiling module xil_defaultlib.calc
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_calc_top
Compiling module work.glbl
Built simulation snapshot calc

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/s369027/Desktop/lab3/lab3-vivado-HLS/solution1/sim/verilog/xsim.dir/calc/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 27 11:44:11 2025...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/calc/xsim_script.tcl
# xsim {calc} -autoloadwcfg -tclbatch {calc.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source calc.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_calc_top/AESL_inst_calc/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set A__B__result__return_group [add_wave_group A__B__result__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_calc_top/AESL_inst_calc/interrupt -into $A__B__result__return_group -color #ffff00 -radix hex
## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_AXILiteS_BRESP -into $A__B__result__return_group -radix hex
## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_AXILiteS_BREADY -into $A__B__result__return_group -color #ffff00 -radix hex
## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_AXILiteS_BVALID -into $A__B__result__return_group -color #ffff00 -radix hex
## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_AXILiteS_RRESP -into $A__B__result__return_group -radix hex
## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_AXILiteS_RDATA -into $A__B__result__return_group -radix hex
## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_AXILiteS_RREADY -into $A__B__result__return_group -color #ffff00 -radix hex
## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_AXILiteS_RVALID -into $A__B__result__return_group -color #ffff00 -radix hex
## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_AXILiteS_ARREADY -into $A__B__result__return_group -color #ffff00 -radix hex
## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_AXILiteS_ARVALID -into $A__B__result__return_group -color #ffff00 -radix hex
## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_AXILiteS_ARADDR -into $A__B__result__return_group -radix hex
## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_AXILiteS_WSTRB -into $A__B__result__return_group -radix hex
## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_AXILiteS_WDATA -into $A__B__result__return_group -radix hex
## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_AXILiteS_WREADY -into $A__B__result__return_group -color #ffff00 -radix hex
## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_AXILiteS_WVALID -into $A__B__result__return_group -color #ffff00 -radix hex
## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_AXILiteS_AWREADY -into $A__B__result__return_group -color #ffff00 -radix hex
## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_AXILiteS_AWVALID -into $A__B__result__return_group -color #ffff00 -radix hex
## add_wave /apatb_calc_top/AESL_inst_calc/s_axi_AXILiteS_AWADDR -into $A__B__result__return_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_calc_top/AESL_inst_calc/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_calc_top/AESL_inst_calc/ap_clk -into $clockgroup
## save_wave_config calc.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "24015000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 24055 ns : File "C:/Users/s369027/Desktop/lab3/lab3-vivado-HLS/solution1/sim/verilog/calc.autotb.v" Line 282
## quit
INFO: [Common 17-206] Exiting xsim at Thu Nov 27 11:44:15 2025...
Comparing against out.golden.dat
*******************************************
PASS: The output matches the golden output!
*******************************************
