

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s'
================================================================
* Date:           Fri May 24 19:13:23 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.275 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.666 ns|  6.666 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.94>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%a_V_266 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5"   --->   Operation 4 'load' 'a_V_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sext_ln1273_1374 = sext i16 %a_V_266"   --->   Operation 5 'sext' 'sext_ln1273_1374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shl_ln1273_829 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_266, i4 0"   --->   Operation 6 'bitconcatenate' 'shl_ln1273_829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln1273_1375 = sext i20 %shl_ln1273_829"   --->   Operation 7 'sext' 'sext_ln1273_1375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.80ns)   --->   "%sub_ln1273_1939 = sub i21 0, i21 %sext_ln1273_1375"   --->   Operation 8 'sub' 'sub_ln1273_1939' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.94ns)   --->   "%mul_ln1270_47 = mul i21 %sext_ln1273_1374, i21 2097126"   --->   Operation 9 'mul' 'mul_ln1270_47' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mult_V_2661 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_47, i32 5, i32 20"   --->   Operation 10 'partselect' 'mult_V_2661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%a_V_267 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4"   --->   Operation 11 'load' 'a_V_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln1273_1377 = sext i16 %a_V_267"   --->   Operation 12 'sext' 'sext_ln1273_1377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.94ns)   --->   "%mul_ln1270_49 = mul i21 %sext_ln1273_1377, i21 25"   --->   Operation 13 'mul' 'mul_ln1270_49' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mult_V_2664 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_49, i32 5, i32 20"   --->   Operation 14 'partselect' 'mult_V_2664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.94ns)   --->   "%mul_ln1270_50 = mul i21 %sext_ln1273_1377, i21 2097131"   --->   Operation 15 'mul' 'mul_ln1270_50' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mult_V_2668 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_50, i32 5, i32 20"   --->   Operation 16 'partselect' 'mult_V_2668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.94ns)   --->   "%r_V_3518 = mul i21 %sext_ln1273_1377, i21 2097141"   --->   Operation 17 'mul' 'r_V_3518' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mult_V_2669 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3518, i32 5, i32 20"   --->   Operation 18 'partselect' 'mult_V_2669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%a_V_270 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1"   --->   Operation 19 'load' 'a_V_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1273_1386 = sext i16 %a_V_270"   --->   Operation 20 'sext' 'sext_ln1273_1386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mult_V_2686 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %a_V_270, i32 1, i32 15"   --->   Operation 21 'partselect' 'mult_V_2686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.94ns)   --->   "%mul_ln1270_57 = mul i21 %sext_ln1273_1386, i21 2097130"   --->   Operation 22 'mul' 'mul_ln1270_57' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mult_V_2689 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_57, i32 5, i32 20"   --->   Operation 23 'partselect' 'mult_V_2689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%a_V_271 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9"   --->   Operation 24 'load' 'a_V_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1273_1389 = sext i16 %a_V_271"   --->   Operation 25 'sext' 'sext_ln1273_1389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.94ns)   --->   "%mul_ln1270_58 = mul i21 %sext_ln1273_1389, i21 2097133"   --->   Operation 26 'mul' 'mul_ln1270_58' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mult_V_2691 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_58, i32 5, i32 20"   --->   Operation 27 'partselect' 'mult_V_2691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.94ns)   --->   "%mul_ln1270_59 = mul i21 %sext_ln1273_1389, i21 2097125"   --->   Operation 28 'mul' 'mul_ln1270_59' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mult_V_2694 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_59, i32 5, i32 20"   --->   Operation 29 'partselect' 'mult_V_2694' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.27>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%a_V = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9"   --->   Operation 30 'load' 'a_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i16 %a_V"   --->   Operation 31 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.94ns)   --->   "%mul_ln1270 = mul i21 %sext_ln1273, i21 2097130"   --->   Operation 32 'mul' 'mul_ln1270' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%mult_V_2547 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270, i32 5, i32 20"   --->   Operation 33 'partselect' 'mult_V_2547' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.94ns)   --->   "%mul_ln1270_13 = mul i21 %sext_ln1273, i21 26"   --->   Operation 34 'mul' 'mul_ln1270_13' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%mult_V_2548 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_13, i32 5, i32 20"   --->   Operation 35 'partselect' 'mult_V_2548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.94ns)   --->   "%mul_ln1270_14 = mul i21 %sext_ln1273, i21 2097123"   --->   Operation 36 'mul' 'mul_ln1270_14' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%mult_V_2550 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_14, i32 5, i32 20"   --->   Operation 37 'partselect' 'mult_V_2550' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%a_V_246 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8"   --->   Operation 38 'load' 'a_V_246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1273_1327 = sext i16 %a_V_246"   --->   Operation 39 'sext' 'sext_ln1273_1327' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.94ns)   --->   "%mul_ln1270_15 = mul i21 %sext_ln1273_1327, i21 2097123"   --->   Operation 40 'mul' 'mul_ln1270_15' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%mult_V_2552 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_15, i32 5, i32 20"   --->   Operation 41 'partselect' 'mult_V_2552' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.94ns)   --->   "%mul_ln1270_16 = mul i21 %sext_ln1273_1327, i21 2097130"   --->   Operation 42 'mul' 'mul_ln1270_16' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%mult_V_2553 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_16, i32 5, i32 20"   --->   Operation 43 'partselect' 'mult_V_2553' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.94ns)   --->   "%mul_ln1270_17 = mul i21 %sext_ln1273_1327, i21 25"   --->   Operation 44 'mul' 'mul_ln1270_17' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%mult_V_2554 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_17, i32 5, i32 20"   --->   Operation 45 'partselect' 'mult_V_2554' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.94ns)   --->   "%mul_ln1270_18 = mul i21 %sext_ln1273_1327, i21 2097131"   --->   Operation 46 'mul' 'mul_ln1270_18' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%mult_V_2556 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_18, i32 5, i32 20"   --->   Operation 47 'partselect' 'mult_V_2556' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%a_V_247 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7"   --->   Operation 48 'load' 'a_V_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i16 %a_V_247"   --->   Operation 49 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.94ns)   --->   "%mul_ln1270_19 = mul i21 %sext_ln1270, i21 2097129"   --->   Operation 50 'mul' 'mul_ln1270_19' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%mult_V_2560 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_19, i32 5, i32 20"   --->   Operation 51 'partselect' 'mult_V_2560' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%a_V_248 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6"   --->   Operation 52 'load' 'a_V_248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1270_106 = sext i16 %a_V_248"   --->   Operation 53 'sext' 'sext_ln1270_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.94ns)   --->   "%r_V_3444 = mul i21 %sext_ln1270_106, i21 2097141"   --->   Operation 54 'mul' 'r_V_3444' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%mult_V_2563 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3444, i32 5, i32 20"   --->   Operation 55 'partselect' 'mult_V_2563' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.94ns)   --->   "%mul_ln1270_20 = mul i21 %sext_ln1270_106, i21 2097126"   --->   Operation 56 'mul' 'mul_ln1270_20' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%mult_V_2564 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_20, i32 5, i32 20"   --->   Operation 57 'partselect' 'mult_V_2564' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln1273_774 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_248, i5 0"   --->   Operation 58 'bitconcatenate' 'shl_ln1273_774' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.81ns)   --->   "%r_V_3445 = sub i21 0, i21 %shl_ln1273_774"   --->   Operation 59 'sub' 'r_V_3445' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%mult_V_2565 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3445, i32 5, i32 20"   --->   Operation 60 'partselect' 'mult_V_2565' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln1273_775 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_248, i4 0"   --->   Operation 61 'bitconcatenate' 'shl_ln1273_775' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1273_1330 = sext i20 %shl_ln1273_775"   --->   Operation 62 'sext' 'sext_ln1273_1330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273 = sub i21 0, i21 %sext_ln1273_1330"   --->   Operation 63 'sub' 'sub_ln1273' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_3446 = sub i21 %sub_ln1273, i21 %sext_ln1270_106"   --->   Operation 64 'sub' 'r_V_3446' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%mult_V_2566 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3446, i32 5, i32 20"   --->   Operation 65 'partselect' 'mult_V_2566' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%a_V_249 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5"   --->   Operation 66 'load' 'a_V_249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1273_1331 = sext i16 %a_V_249"   --->   Operation 67 'sext' 'sext_ln1273_1331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%shl_ln1273_776 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_249, i5 0"   --->   Operation 68 'bitconcatenate' 'shl_ln1273_776' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.81ns)   --->   "%r_V_3447 = sub i21 0, i21 %shl_ln1273_776"   --->   Operation 69 'sub' 'r_V_3447' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%mult_V_2567 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3447, i32 5, i32 20"   --->   Operation 70 'partselect' 'mult_V_2567' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.94ns)   --->   "%mul_ln1270_21 = mul i21 %sext_ln1273_1331, i21 2097129"   --->   Operation 71 'mul' 'mul_ln1270_21' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%mult_V_2568 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_21, i32 5, i32 20"   --->   Operation 72 'partselect' 'mult_V_2568' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.94ns)   --->   "%mul_ln1270_22 = mul i21 %sext_ln1273_1331, i21 2097123"   --->   Operation 73 'mul' 'mul_ln1270_22' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%mult_V_2569 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_22, i32 5, i32 20"   --->   Operation 74 'partselect' 'mult_V_2569' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.94ns)   --->   "%r_V_3448 = mul i21 %sext_ln1273_1331, i21 11"   --->   Operation 75 'mul' 'r_V_3448' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%mult_V_2570 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3448, i32 5, i32 20"   --->   Operation 76 'partselect' 'mult_V_2570' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.81ns)   --->   "%r_V_3450 = sub i21 %shl_ln1273_776, i21 %sext_ln1273_1331"   --->   Operation 77 'sub' 'r_V_3450' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%mult_V_2572 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3450, i32 5, i32 20"   --->   Operation 78 'partselect' 'mult_V_2572' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%a_V_250 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4"   --->   Operation 79 'load' 'a_V_250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1273_1333 = sext i16 %a_V_250"   --->   Operation 80 'sext' 'sext_ln1273_1333' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.94ns)   --->   "%mul_ln1270_23 = mul i21 %sext_ln1273_1333, i21 21"   --->   Operation 81 'mul' 'mul_ln1270_23' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%mult_V_2573 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_23, i32 5, i32 20"   --->   Operation 82 'partselect' 'mult_V_2573' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln1273_778 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_250, i5 0"   --->   Operation 83 'bitconcatenate' 'shl_ln1273_778' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.81ns)   --->   "%r_V_3451 = sub i21 %shl_ln1273_778, i21 %sext_ln1273_1333"   --->   Operation 84 'sub' 'r_V_3451' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%mult_V_2574 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3451, i32 5, i32 20"   --->   Operation 85 'partselect' 'mult_V_2574' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.81ns)   --->   "%r_V_3452 = sub i21 0, i21 %shl_ln1273_778"   --->   Operation 86 'sub' 'r_V_3452' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%mult_V_2575 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3452, i32 5, i32 20"   --->   Operation 87 'partselect' 'mult_V_2575' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%mult_V_2576 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %a_V_250, i32 1, i32 15"   --->   Operation 88 'partselect' 'mult_V_2576' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i15 %mult_V_2576"   --->   Operation 89 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln1273_779 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_250, i3 0"   --->   Operation 90 'bitconcatenate' 'shl_ln1273_779' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1273_1334 = sext i19 %shl_ln1273_779"   --->   Operation 91 'sext' 'sext_ln1273_1334' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.81ns)   --->   "%r_V_3453 = sub i21 %sext_ln1273_1334, i21 %shl_ln1273_778"   --->   Operation 92 'sub' 'r_V_3453' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%mult_V_2577 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3453, i32 5, i32 20"   --->   Operation 93 'partselect' 'mult_V_2577' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln1273_780 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_250, i4 0"   --->   Operation 94 'bitconcatenate' 'shl_ln1273_780' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1273_1335 = sext i20 %shl_ln1273_780"   --->   Operation 95 'sext' 'sext_ln1273_1335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln1273_781 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_250, i1 0"   --->   Operation 96 'bitconcatenate' 'shl_ln1273_781' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1273_1336 = sext i17 %shl_ln1273_781"   --->   Operation 97 'sext' 'sext_ln1273_1336' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.80ns)   --->   "%r_V_3454 = add i21 %sext_ln1273_1335, i21 %sext_ln1273_1336"   --->   Operation 98 'add' 'r_V_3454' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%mult_V_2578 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3454, i32 5, i32 20"   --->   Operation 99 'partselect' 'mult_V_2578' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.94ns)   --->   "%mul_ln1270_24 = mul i21 %sext_ln1273_1333, i21 2097125"   --->   Operation 100 'mul' 'mul_ln1270_24' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%mult_V_2579 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_24, i32 5, i32 20"   --->   Operation 101 'partselect' 'mult_V_2579' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%a_V_251 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3"   --->   Operation 102 'load' 'a_V_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln1270_107 = sext i16 %a_V_251"   --->   Operation 103 'sext' 'sext_ln1270_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln1273_782 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_251, i5 0"   --->   Operation 104 'bitconcatenate' 'shl_ln1273_782' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.81ns)   --->   "%r_V_3455 = sub i21 %shl_ln1273_782, i21 %sext_ln1270_107"   --->   Operation 105 'sub' 'r_V_3455' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%mult_V_2580 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3455, i32 5, i32 20"   --->   Operation 106 'partselect' 'mult_V_2580' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (1.94ns)   --->   "%mul_ln1270_25 = mul i21 %sext_ln1270_107, i21 2097130"   --->   Operation 107 'mul' 'mul_ln1270_25' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%mult_V_2582 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_25, i32 5, i32 20"   --->   Operation 108 'partselect' 'mult_V_2582' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.81ns)   --->   "%r_V_3457 = sub i21 %sext_ln1270_107, i21 %shl_ln1273_782"   --->   Operation 109 'sub' 'r_V_3457' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%mult_V_2583 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3457, i32 5, i32 20"   --->   Operation 110 'partselect' 'mult_V_2583' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.81ns)   --->   "%r_V_3458 = sub i21 0, i21 %shl_ln1273_782"   --->   Operation 111 'sub' 'r_V_3458' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%mult_V_2584 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3458, i32 5, i32 20"   --->   Operation 112 'partselect' 'mult_V_2584' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%shl_ln1273_785 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_251, i3 0"   --->   Operation 113 'bitconcatenate' 'shl_ln1273_785' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1273_1339 = sext i19 %shl_ln1273_785"   --->   Operation 114 'sext' 'sext_ln1273_1339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.81ns)   --->   "%r_V_3459 = sub i21 %sext_ln1273_1339, i21 %shl_ln1273_782"   --->   Operation 115 'sub' 'r_V_3459' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%mult_V_2585 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3459, i32 5, i32 20"   --->   Operation 116 'partselect' 'mult_V_2585' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%a_V_252 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2"   --->   Operation 117 'load' 'a_V_252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1270_108 = sext i16 %a_V_252"   --->   Operation 118 'sext' 'sext_ln1270_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln1273_786 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_252, i5 0"   --->   Operation 119 'bitconcatenate' 'shl_ln1273_786' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.81ns)   --->   "%r_V_3460 = sub i21 %shl_ln1273_786, i21 %sext_ln1270_108"   --->   Operation 120 'sub' 'r_V_3460' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%mult_V_2586 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3460, i32 5, i32 20"   --->   Operation 121 'partselect' 'mult_V_2586' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.81ns)   --->   "%r_V_3461 = sub i21 0, i21 %shl_ln1273_786"   --->   Operation 122 'sub' 'r_V_3461' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%mult_V_2587 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3461, i32 5, i32 20"   --->   Operation 123 'partselect' 'mult_V_2587' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln1273_787 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_252, i4 0"   --->   Operation 124 'bitconcatenate' 'shl_ln1273_787' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln1273_1340 = sext i20 %shl_ln1273_787"   --->   Operation 125 'sext' 'sext_ln1273_1340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%shl_ln1273_788 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_252, i1 0"   --->   Operation 126 'bitconcatenate' 'shl_ln1273_788' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln1273_1341 = sext i17 %shl_ln1273_788"   --->   Operation 127 'sext' 'sext_ln1273_1341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.80ns)   --->   "%r_V_3462 = sub i21 %sext_ln1273_1340, i21 %sext_ln1273_1341"   --->   Operation 128 'sub' 'r_V_3462' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%mult_V_2588 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3462, i32 5, i32 20"   --->   Operation 129 'partselect' 'mult_V_2588' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (1.94ns)   --->   "%mul_ln1270_26 = mul i21 %sext_ln1270_108, i21 23"   --->   Operation 130 'mul' 'mul_ln1270_26' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%mult_V_2589 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_26, i32 5, i32 20"   --->   Operation 131 'partselect' 'mult_V_2589' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.80ns)   --->   "%r_V_3463 = sub i21 %sext_ln1273_1341, i21 %sext_ln1273_1340"   --->   Operation 132 'sub' 'r_V_3463' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%mult_V_2590 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3463, i32 5, i32 20"   --->   Operation 133 'partselect' 'mult_V_2590' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%a_V_253 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1"   --->   Operation 134 'load' 'a_V_253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln1270_109 = sext i16 %a_V_253"   --->   Operation 135 'sext' 'sext_ln1270_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%shl_ln1273_789 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_253, i5 0"   --->   Operation 136 'bitconcatenate' 'shl_ln1273_789' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%shl_ln1273_790 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_253, i1 0"   --->   Operation 137 'bitconcatenate' 'shl_ln1273_790' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln1273_1342 = sext i17 %shl_ln1273_790"   --->   Operation 138 'sext' 'sext_ln1273_1342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.81ns)   --->   "%r_V_3464 = sub i21 %shl_ln1273_789, i21 %sext_ln1273_1342"   --->   Operation 139 'sub' 'r_V_3464' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%mult_V_2591 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3464, i32 5, i32 20"   --->   Operation 140 'partselect' 'mult_V_2591' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (1.94ns)   --->   "%mul_ln1270_27 = mul i21 %sext_ln1270_109, i21 2097123"   --->   Operation 141 'mul' 'mul_ln1270_27' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%mult_V_2592 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_27, i32 5, i32 20"   --->   Operation 142 'partselect' 'mult_V_2592' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.81ns)   --->   "%r_V_3465 = sub i21 %sext_ln1270_109, i21 %shl_ln1273_789"   --->   Operation 143 'sub' 'r_V_3465' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%mult_V_2593 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3465, i32 5, i32 20"   --->   Operation 144 'partselect' 'mult_V_2593' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%shl_ln1273_791 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_253, i3 0"   --->   Operation 145 'bitconcatenate' 'shl_ln1273_791' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1273_1343 = sext i19 %shl_ln1273_791"   --->   Operation 146 'sext' 'sext_ln1273_1343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.81ns)   --->   "%r_V_3466 = sub i21 %shl_ln1273_789, i21 %sext_ln1273_1343"   --->   Operation 147 'sub' 'r_V_3466' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%mult_V_2594 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3466, i32 5, i32 20"   --->   Operation 148 'partselect' 'mult_V_2594' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln1273_792 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_253, i4 0"   --->   Operation 149 'bitconcatenate' 'shl_ln1273_792' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1273_1344 = sext i20 %shl_ln1273_792"   --->   Operation 150 'sext' 'sext_ln1273_1344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1900 = sub i21 0, i21 %sext_ln1273_1344"   --->   Operation 151 'sub' 'sub_ln1273_1900' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%shl_ln1273_793 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_253, i2 0"   --->   Operation 152 'bitconcatenate' 'shl_ln1273_793' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1273_1345 = sext i18 %shl_ln1273_793"   --->   Operation 153 'sext' 'sext_ln1273_1345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_3467 = sub i21 %sub_ln1273_1900, i21 %sext_ln1273_1345"   --->   Operation 154 'sub' 'r_V_3467' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%mult_V_2595 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3467, i32 5, i32 20"   --->   Operation 155 'partselect' 'mult_V_2595' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.80ns)   --->   "%r_V_3468 = add i21 %sext_ln1273_1344, i21 %sext_ln1273_1345"   --->   Operation 156 'add' 'r_V_3468' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%mult_V_2596 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3468, i32 5, i32 20"   --->   Operation 157 'partselect' 'mult_V_2596' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.81ns)   --->   "%r_V_3469 = sub i21 0, i21 %shl_ln1273_789"   --->   Operation 158 'sub' 'r_V_3469' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%mult_V_2597 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3469, i32 5, i32 20"   --->   Operation 159 'partselect' 'mult_V_2597' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%a_V_254 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig"   --->   Operation 160 'load' 'a_V_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln1270_110 = sext i16 %a_V_254"   --->   Operation 161 'sext' 'sext_ln1270_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%shl_ln1273_794 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_254, i4 0"   --->   Operation 162 'bitconcatenate' 'shl_ln1273_794' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1273_1346 = sext i20 %shl_ln1273_794"   --->   Operation 163 'sext' 'sext_ln1273_1346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.80ns)   --->   "%r_V_3470 = add i21 %sext_ln1273_1346, i21 %sext_ln1270_110"   --->   Operation 164 'add' 'r_V_3470' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%mult_V_2598 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3470, i32 5, i32 20"   --->   Operation 165 'partselect' 'mult_V_2598' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%shl_ln1273_795 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_254, i1 0"   --->   Operation 166 'bitconcatenate' 'shl_ln1273_795' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln1273_1347 = sext i17 %shl_ln1273_795"   --->   Operation 167 'sext' 'sext_ln1273_1347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.80ns)   --->   "%r_V_3471 = sub i21 %sext_ln1273_1347, i21 %sext_ln1273_1346"   --->   Operation 168 'sub' 'r_V_3471' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%mult_V_2599 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3471, i32 5, i32 20"   --->   Operation 169 'partselect' 'mult_V_2599' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (1.94ns)   --->   "%mul_ln1270_28 = mul i21 %sext_ln1270_110, i21 2097125"   --->   Operation 170 'mul' 'mul_ln1270_28' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%mult_V_2602 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_28, i32 5, i32 20"   --->   Operation 171 'partselect' 'mult_V_2602' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%a_V_255 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16"   --->   Operation 172 'load' 'a_V_255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln1270_111 = sext i16 %a_V_255"   --->   Operation 173 'sext' 'sext_ln1270_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%shl_ln1273_798 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_255, i5 0"   --->   Operation 174 'bitconcatenate' 'shl_ln1273_798' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.81ns)   --->   "%r_V_3474 = sub i21 0, i21 %shl_ln1273_798"   --->   Operation 175 'sub' 'r_V_3474' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%mult_V_2603 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3474, i32 5, i32 20"   --->   Operation 176 'partselect' 'mult_V_2603' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.81ns)   --->   "%r_V_3475 = sub i21 %shl_ln1273_798, i21 %sext_ln1270_111"   --->   Operation 177 'sub' 'r_V_3475' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%mult_V_2604 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3475, i32 5, i32 20"   --->   Operation 178 'partselect' 'mult_V_2604' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%shl_ln1273_799 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_255, i4 0"   --->   Operation 179 'bitconcatenate' 'shl_ln1273_799' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln1273_1349 = sext i20 %shl_ln1273_799"   --->   Operation 180 'sext' 'sext_ln1273_1349' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%shl_ln1273_800 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_255, i1 0"   --->   Operation 181 'bitconcatenate' 'shl_ln1273_800' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln1273_1350 = sext i17 %shl_ln1273_800"   --->   Operation 182 'sext' 'sext_ln1273_1350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.80ns)   --->   "%r_V_3476 = add i21 %sext_ln1273_1349, i21 %sext_ln1273_1350"   --->   Operation 183 'add' 'r_V_3476' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%mult_V_2605 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3476, i32 5, i32 20"   --->   Operation 184 'partselect' 'mult_V_2605' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (1.94ns)   --->   "%mul_ln1270_29 = mul i21 %sext_ln1270_111, i21 26"   --->   Operation 185 'mul' 'mul_ln1270_29' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%mult_V_2606 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_29, i32 5, i32 20"   --->   Operation 186 'partselect' 'mult_V_2606' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.80ns)   --->   "%r_V_3477 = sub i21 %sext_ln1273_1350, i21 %sext_ln1273_1349"   --->   Operation 187 'sub' 'r_V_3477' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%mult_V_2607 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3477, i32 5, i32 20"   --->   Operation 188 'partselect' 'mult_V_2607' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%a_V_256 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15"   --->   Operation 189 'load' 'a_V_256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln1273_1351 = sext i16 %a_V_256"   --->   Operation 190 'sext' 'sext_ln1273_1351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln1273_801 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_256, i5 0"   --->   Operation 191 'bitconcatenate' 'shl_ln1273_801' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.81ns)   --->   "%r_V_3478 = sub i21 0, i21 %shl_ln1273_801"   --->   Operation 192 'sub' 'r_V_3478' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%mult_V_2608 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3478, i32 5, i32 20"   --->   Operation 193 'partselect' 'mult_V_2608' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (1.94ns)   --->   "%mul_ln1270_30 = mul i21 %sext_ln1273_1351, i21 2097126"   --->   Operation 194 'mul' 'mul_ln1270_30' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%mult_V_2609 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_30, i32 5, i32 20"   --->   Operation 195 'partselect' 'mult_V_2609' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (1.94ns)   --->   "%mul_ln1270_31 = mul i21 %sext_ln1273_1351, i21 2097131"   --->   Operation 196 'mul' 'mul_ln1270_31' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%mult_V_2610 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_31, i32 5, i32 20"   --->   Operation 197 'partselect' 'mult_V_2610' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (1.94ns)   --->   "%mul_ln1270_32 = mul i21 %sext_ln1273_1351, i21 26"   --->   Operation 198 'mul' 'mul_ln1270_32' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%mult_V_2611 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_32, i32 5, i32 20"   --->   Operation 199 'partselect' 'mult_V_2611' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.81ns)   --->   "%r_V_3479 = sub i21 %shl_ln1273_801, i21 %sext_ln1273_1351"   --->   Operation 200 'sub' 'r_V_3479' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%mult_V_2612 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3479, i32 5, i32 20"   --->   Operation 201 'partselect' 'mult_V_2612' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (1.94ns)   --->   "%mul_ln1270_33 = mul i21 %sext_ln1273_1351, i21 19"   --->   Operation 202 'mul' 'mul_ln1270_33' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%mult_V_2613 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_33, i32 5, i32 20"   --->   Operation 203 'partselect' 'mult_V_2613' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%shl_ln1273_802 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_256, i4 0"   --->   Operation 204 'bitconcatenate' 'shl_ln1273_802' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln1273_1352 = sext i20 %shl_ln1273_802"   --->   Operation 205 'sext' 'sext_ln1273_1352' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.80ns)   --->   "%r_V_3480 = add i21 %sext_ln1273_1352, i21 %sext_ln1273_1351"   --->   Operation 206 'add' 'r_V_3480' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%mult_V_2614 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3480, i32 5, i32 20"   --->   Operation 207 'partselect' 'mult_V_2614' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%a_V_272 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14"   --->   Operation 208 'load' 'a_V_272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i16 %a_V_272" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 209 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%shl_ln1273_803 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_272, i5 0"   --->   Operation 210 'bitconcatenate' 'shl_ln1273_803' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.81ns)   --->   "%r_V_3482 = sub i21 %shl_ln1273_803, i21 %sext_ln70"   --->   Operation 211 'sub' 'r_V_3482' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%mult_V_2615 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3482, i32 5, i32 20"   --->   Operation 212 'partselect' 'mult_V_2615' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%a_V_258 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13"   --->   Operation 213 'load' 'a_V_258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1273_1353 = sext i16 %a_V_258"   --->   Operation 214 'sext' 'sext_ln1273_1353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (1.94ns)   --->   "%r_V_3483 = mul i21 %sext_ln1273_1353, i21 2097139"   --->   Operation 215 'mul' 'r_V_3483' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%mult_V_2616 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3483, i32 5, i32 20"   --->   Operation 216 'partselect' 'mult_V_2616' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%shl_ln1273_804 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_258, i5 0"   --->   Operation 217 'bitconcatenate' 'shl_ln1273_804' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.81ns)   --->   "%r_V_3484 = sub i21 %shl_ln1273_804, i21 %sext_ln1273_1353"   --->   Operation 218 'sub' 'r_V_3484' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%mult_V_2617 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3484, i32 5, i32 20"   --->   Operation 219 'partselect' 'mult_V_2617' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%a_V_259 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12"   --->   Operation 220 'load' 'a_V_259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln1270_112 = sext i16 %a_V_259"   --->   Operation 221 'sext' 'sext_ln1270_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%shl_ln1273_805 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_259, i5 0"   --->   Operation 222 'bitconcatenate' 'shl_ln1273_805' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%shl_ln1273_806 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_259, i2 0"   --->   Operation 223 'bitconcatenate' 'shl_ln1273_806' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln1273_1354 = sext i18 %shl_ln1273_806"   --->   Operation 224 'sext' 'sext_ln1273_1354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.81ns)   --->   "%r_V_3485 = sub i21 %shl_ln1273_805, i21 %sext_ln1273_1354"   --->   Operation 225 'sub' 'r_V_3485' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%mult_V_2618 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3485, i32 5, i32 20"   --->   Operation 226 'partselect' 'mult_V_2618' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.81ns)   --->   "%r_V_3486 = sub i21 0, i21 %shl_ln1273_805"   --->   Operation 227 'sub' 'r_V_3486' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%mult_V_2619 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3486, i32 5, i32 20"   --->   Operation 228 'partselect' 'mult_V_2619' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (1.94ns)   --->   "%mul_ln1270_34 = mul i21 %sext_ln1270_112, i21 2097131"   --->   Operation 229 'mul' 'mul_ln1270_34' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%mult_V_2620 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_34, i32 5, i32 20"   --->   Operation 230 'partselect' 'mult_V_2620' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%a_V_260 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11"   --->   Operation 231 'load' 'a_V_260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln1273_1355 = sext i16 %a_V_260"   --->   Operation 232 'sext' 'sext_ln1273_1355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%shl_ln1273_807 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_260, i5 0"   --->   Operation 233 'bitconcatenate' 'shl_ln1273_807' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.81ns)   --->   "%r_V_3487 = sub i21 %shl_ln1273_807, i21 %sext_ln1273_1355"   --->   Operation 234 'sub' 'r_V_3487' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%mult_V_2621 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3487, i32 5, i32 20"   --->   Operation 235 'partselect' 'mult_V_2621' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%shl_ln1273_808 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_260, i3 0"   --->   Operation 236 'bitconcatenate' 'shl_ln1273_808' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln1273_1356 = sext i19 %shl_ln1273_808"   --->   Operation 237 'sext' 'sext_ln1273_1356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.81ns)   --->   "%r_V_3488 = sub i21 %sext_ln1273_1356, i21 %shl_ln1273_807"   --->   Operation 238 'sub' 'r_V_3488' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%mult_V_2622 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3488, i32 5, i32 20"   --->   Operation 239 'partselect' 'mult_V_2622' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%shl_ln1273_809 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_260, i4 0"   --->   Operation 240 'bitconcatenate' 'shl_ln1273_809' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln1273_1357 = sext i20 %shl_ln1273_809"   --->   Operation 241 'sext' 'sext_ln1273_1357' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%shl_ln1273_810 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_260, i1 0"   --->   Operation 242 'bitconcatenate' 'shl_ln1273_810' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln1273_1358 = sext i17 %shl_ln1273_810"   --->   Operation 243 'sext' 'sext_ln1273_1358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.80ns)   --->   "%r_V_3489 = add i21 %sext_ln1273_1357, i21 %sext_ln1273_1358"   --->   Operation 244 'add' 'r_V_3489' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%mult_V_2623 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3489, i32 5, i32 20"   --->   Operation 245 'partselect' 'mult_V_2623' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (1.94ns)   --->   "%mul_ln1270_35 = mul i21 %sext_ln1273_1355, i21 19"   --->   Operation 246 'mul' 'mul_ln1270_35' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%mult_V_2624 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_35, i32 5, i32 20"   --->   Operation 247 'partselect' 'mult_V_2624' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (1.94ns)   --->   "%mul_ln1270_36 = mul i21 %sext_ln1273_1355, i21 25"   --->   Operation 248 'mul' 'mul_ln1270_36' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%mult_V_2625 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_36, i32 5, i32 20"   --->   Operation 249 'partselect' 'mult_V_2625' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%mult_V_2626 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %a_V_260, i32 1, i32 15"   --->   Operation 250 'partselect' 'mult_V_2626' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln818_721 = sext i15 %mult_V_2626"   --->   Operation 251 'sext' 'sext_ln818_721' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (1.94ns)   --->   "%mul_ln1270_37 = mul i21 %sext_ln1273_1355, i21 29"   --->   Operation 252 'mul' 'mul_ln1270_37' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%mult_V_2627 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_37, i32 5, i32 20"   --->   Operation 253 'partselect' 'mult_V_2627' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1917 = sub i21 0, i21 %sext_ln1273_1357"   --->   Operation 254 'sub' 'sub_ln1273_1917' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%shl_ln1273_811 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_260, i2 0"   --->   Operation 255 'bitconcatenate' 'shl_ln1273_811' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln1273_1359 = sext i18 %shl_ln1273_811"   --->   Operation 256 'sext' 'sext_ln1273_1359' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_3490 = sub i21 %sub_ln1273_1917, i21 %sext_ln1273_1359"   --->   Operation 257 'sub' 'r_V_3490' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%mult_V_2628 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3490, i32 5, i32 20"   --->   Operation 258 'partselect' 'mult_V_2628' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%a_V_261 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10"   --->   Operation 259 'load' 'a_V_261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln1273_1360 = sext i16 %a_V_261"   --->   Operation 260 'sext' 'sext_ln1273_1360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%shl_ln1273_812 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_261, i5 0"   --->   Operation 261 'bitconcatenate' 'shl_ln1273_812' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%shl_ln1273_813 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_261, i3 0"   --->   Operation 262 'bitconcatenate' 'shl_ln1273_813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln1273_1361 = sext i19 %shl_ln1273_813"   --->   Operation 263 'sext' 'sext_ln1273_1361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.81ns)   --->   "%r_V_3491 = sub i21 %shl_ln1273_812, i21 %sext_ln1273_1361"   --->   Operation 264 'sub' 'r_V_3491' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%mult_V_2629 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3491, i32 5, i32 20"   --->   Operation 265 'partselect' 'mult_V_2629' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (1.94ns)   --->   "%mul_ln1270_38 = mul i21 %sext_ln1273_1360, i21 2097130"   --->   Operation 266 'mul' 'mul_ln1270_38' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%mult_V_2630 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_38, i32 5, i32 20"   --->   Operation 267 'partselect' 'mult_V_2630' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%shl_ln1273_814 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_261, i2 0"   --->   Operation 268 'bitconcatenate' 'shl_ln1273_814' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln1273_1362 = sext i18 %shl_ln1273_814"   --->   Operation 269 'sext' 'sext_ln1273_1362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.81ns)   --->   "%r_V_3492 = sub i21 %sext_ln1273_1362, i21 %shl_ln1273_812"   --->   Operation 270 'sub' 'r_V_3492' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%mult_V_2631 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3492, i32 5, i32 20"   --->   Operation 271 'partselect' 'mult_V_2631' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (1.94ns)   --->   "%mul_ln1270_39 = mul i21 %sext_ln1273_1360, i21 2097123"   --->   Operation 272 'mul' 'mul_ln1270_39' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%mult_V_2632 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_39, i32 5, i32 20"   --->   Operation 273 'partselect' 'mult_V_2632' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.81ns)   --->   "%r_V_3493 = sub i21 0, i21 %shl_ln1273_812"   --->   Operation 274 'sub' 'r_V_3493' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%mult_V_2633 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3493, i32 5, i32 20"   --->   Operation 275 'partselect' 'mult_V_2633' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.81ns)   --->   "%r_V_3494 = sub i21 %shl_ln1273_812, i21 %sext_ln1273_1360"   --->   Operation 276 'sub' 'r_V_3494' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%mult_V_2634 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3494, i32 5, i32 20"   --->   Operation 277 'partselect' 'mult_V_2634' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (1.94ns)   --->   "%mul_ln1270_40 = mul i21 %sext_ln1273_1360, i21 2097131"   --->   Operation 278 'mul' 'mul_ln1270_40' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%mult_V_2635 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_40, i32 5, i32 20"   --->   Operation 279 'partselect' 'mult_V_2635' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%a_V_262 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9"   --->   Operation 280 'load' 'a_V_262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln1273_1363 = sext i16 %a_V_262"   --->   Operation 281 'sext' 'sext_ln1273_1363' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%shl_ln1273_815 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_262, i5 0"   --->   Operation 282 'bitconcatenate' 'shl_ln1273_815' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.81ns)   --->   "%r_V_3495 = sub i21 %shl_ln1273_815, i21 %sext_ln1273_1363"   --->   Operation 283 'sub' 'r_V_3495' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%mult_V_2636 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3495, i32 5, i32 20"   --->   Operation 284 'partselect' 'mult_V_2636' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (1.94ns)   --->   "%mul_ln1270_41 = mul i21 %sext_ln1273_1363, i21 23"   --->   Operation 285 'mul' 'mul_ln1270_41' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%mult_V_2637 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_41, i32 5, i32 20"   --->   Operation 286 'partselect' 'mult_V_2637' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.81ns)   --->   "%r_V_3496 = sub i21 0, i21 %shl_ln1273_815"   --->   Operation 287 'sub' 'r_V_3496' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%mult_V_2638 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3496, i32 5, i32 20"   --->   Operation 288 'partselect' 'mult_V_2638' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (1.94ns)   --->   "%mul_ln1270_42 = mul i21 %sext_ln1273_1363, i21 2097125"   --->   Operation 289 'mul' 'mul_ln1270_42' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%mult_V_2639 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_42, i32 5, i32 20"   --->   Operation 290 'partselect' 'mult_V_2639' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (1.94ns)   --->   "%mul_ln1270_43 = mul i21 %sext_ln1273_1363, i21 2097130"   --->   Operation 291 'mul' 'mul_ln1270_43' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%mult_V_2640 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_43, i32 5, i32 20"   --->   Operation 292 'partselect' 'mult_V_2640' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%shl_ln1273_816 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_262, i4 0"   --->   Operation 293 'bitconcatenate' 'shl_ln1273_816' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln1273_1364 = sext i20 %shl_ln1273_816"   --->   Operation 294 'sext' 'sext_ln1273_1364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.80ns)   --->   "%r_V_3497 = add i21 %sext_ln1273_1364, i21 %sext_ln1273_1363"   --->   Operation 295 'add' 'r_V_3497' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%mult_V_2641 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3497, i32 5, i32 20"   --->   Operation 296 'partselect' 'mult_V_2641' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (1.94ns)   --->   "%mul_ln1270_44 = mul i21 %sext_ln1273_1363, i21 25"   --->   Operation 297 'mul' 'mul_ln1270_44' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%mult_V_2642 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_44, i32 5, i32 20"   --->   Operation 298 'partselect' 'mult_V_2642' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%a_V_263 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8"   --->   Operation 299 'load' 'a_V_263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln1273_1365 = sext i16 %a_V_263"   --->   Operation 300 'sext' 'sext_ln1273_1365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%shl_ln1273_817 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_263, i5 0"   --->   Operation 301 'bitconcatenate' 'shl_ln1273_817' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.81ns)   --->   "%r_V_3498 = sub i21 0, i21 %shl_ln1273_817"   --->   Operation 302 'sub' 'r_V_3498' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%mult_V_2643 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3498, i32 5, i32 20"   --->   Operation 303 'partselect' 'mult_V_2643' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.81ns)   --->   "%r_V_3499 = sub i21 %shl_ln1273_817, i21 %sext_ln1273_1365"   --->   Operation 304 'sub' 'r_V_3499' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%mult_V_2644 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3499, i32 5, i32 20"   --->   Operation 305 'partselect' 'mult_V_2644' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%shl_ln1273_818 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_263, i1 0"   --->   Operation 306 'bitconcatenate' 'shl_ln1273_818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln1273_1366 = sext i17 %shl_ln1273_818"   --->   Operation 307 'sext' 'sext_ln1273_1366' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.81ns)   --->   "%r_V_3500 = sub i21 %shl_ln1273_817, i21 %sext_ln1273_1366"   --->   Operation 308 'sub' 'r_V_3500' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%mult_V_2645 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3500, i32 5, i32 20"   --->   Operation 309 'partselect' 'mult_V_2645' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%shl_ln1273_819 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_263, i4 0"   --->   Operation 310 'bitconcatenate' 'shl_ln1273_819' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln1273_1367 = sext i20 %shl_ln1273_819"   --->   Operation 311 'sext' 'sext_ln1273_1367' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.80ns)   --->   "%r_V_3501 = sub i21 0, i21 %sext_ln1273_1367"   --->   Operation 312 'sub' 'r_V_3501' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%mult_V_2646 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3501, i32 5, i32 20"   --->   Operation 313 'partselect' 'mult_V_2646' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%a_V_264 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7"   --->   Operation 314 'load' 'a_V_264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln1270_113 = sext i16 %a_V_264"   --->   Operation 315 'sext' 'sext_ln1270_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%shl_ln1273_820 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_264, i4 0"   --->   Operation 316 'bitconcatenate' 'shl_ln1273_820' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln1273_1368 = sext i20 %shl_ln1273_820"   --->   Operation 317 'sext' 'sext_ln1273_1368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%shl_ln1273_821 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_264, i1 0"   --->   Operation 318 'bitconcatenate' 'shl_ln1273_821' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln1273_1369 = sext i17 %shl_ln1273_821"   --->   Operation 319 'sext' 'sext_ln1273_1369' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.80ns)   --->   "%r_V_3502 = sub i21 %sext_ln1273_1369, i21 %sext_ln1273_1368"   --->   Operation 320 'sub' 'r_V_3502' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%mult_V_2647 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3502, i32 5, i32 20"   --->   Operation 321 'partselect' 'mult_V_2647' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (1.94ns)   --->   "%mul_ln1270_45 = mul i21 %sext_ln1270_113, i21 2097127"   --->   Operation 322 'mul' 'mul_ln1270_45' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%mult_V_2648 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_45, i32 5, i32 20"   --->   Operation 323 'partselect' 'mult_V_2648' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%shl_ln1273_822 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_264, i5 0"   --->   Operation 324 'bitconcatenate' 'shl_ln1273_822' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (0.81ns)   --->   "%r_V_3503 = sub i21 %shl_ln1273_822, i21 %sext_ln1270_113"   --->   Operation 325 'sub' 'r_V_3503' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%mult_V_2649 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3503, i32 5, i32 20"   --->   Operation 326 'partselect' 'mult_V_2649' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.81ns)   --->   "%r_V_3504 = sub i21 0, i21 %shl_ln1273_822"   --->   Operation 327 'sub' 'r_V_3504' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%mult_V_2650 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3504, i32 5, i32 20"   --->   Operation 328 'partselect' 'mult_V_2650' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%shl_ln1273_823 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_264, i2 0"   --->   Operation 329 'bitconcatenate' 'shl_ln1273_823' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln1273_1370 = sext i18 %shl_ln1273_823"   --->   Operation 330 'sext' 'sext_ln1273_1370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.80ns)   --->   "%r_V_3505 = sub i21 %sext_ln1273_1370, i21 %sext_ln1273_1368"   --->   Operation 331 'sub' 'r_V_3505' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%mult_V_2651 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3505, i32 5, i32 20"   --->   Operation 332 'partselect' 'mult_V_2651' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%a_V_265 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6"   --->   Operation 333 'load' 'a_V_265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln1270_114 = sext i16 %a_V_265"   --->   Operation 334 'sext' 'sext_ln1270_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%shl_ln1273_824 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_265, i5 0"   --->   Operation 335 'bitconcatenate' 'shl_ln1273_824' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.81ns)   --->   "%r_V_3506 = sub i21 0, i21 %shl_ln1273_824"   --->   Operation 336 'sub' 'r_V_3506' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%mult_V_2652 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3506, i32 5, i32 20"   --->   Operation 337 'partselect' 'mult_V_2652' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.81ns)   --->   "%r_V_3507 = sub i21 %shl_ln1273_824, i21 %sext_ln1270_114"   --->   Operation 338 'sub' 'r_V_3507' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%mult_V_2653 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3507, i32 5, i32 20"   --->   Operation 339 'partselect' 'mult_V_2653' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%shl_ln1273_825 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_265, i1 0"   --->   Operation 340 'bitconcatenate' 'shl_ln1273_825' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln1273_1371 = sext i17 %shl_ln1273_825"   --->   Operation 341 'sext' 'sext_ln1273_1371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (0.81ns)   --->   "%r_V_3508 = sub i21 %shl_ln1273_824, i21 %sext_ln1273_1371"   --->   Operation 342 'sub' 'r_V_3508' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%mult_V_2654 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3508, i32 5, i32 20"   --->   Operation 343 'partselect' 'mult_V_2654' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (1.94ns)   --->   "%mul_ln1270_46 = mul i21 %sext_ln1270_114, i21 25"   --->   Operation 344 'mul' 'mul_ln1270_46' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%mult_V_2655 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_46, i32 5, i32 20"   --->   Operation 345 'partselect' 'mult_V_2655' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%shl_ln1273_826 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_265, i2 0"   --->   Operation 346 'bitconcatenate' 'shl_ln1273_826' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln1273_1372 = sext i18 %shl_ln1273_826"   --->   Operation 347 'sext' 'sext_ln1273_1372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (0.81ns)   --->   "%r_V_3509 = sub i21 %shl_ln1273_824, i21 %sext_ln1273_1372"   --->   Operation 348 'sub' 'r_V_3509' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%mult_V_2656 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3509, i32 5, i32 20"   --->   Operation 349 'partselect' 'mult_V_2656' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%shl_ln1273_827 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_265, i4 0"   --->   Operation 350 'bitconcatenate' 'shl_ln1273_827' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln1273_1373 = sext i20 %shl_ln1273_827"   --->   Operation 351 'sext' 'sext_ln1273_1373' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.80ns)   --->   "%r_V_3510 = sub i21 %sext_ln1273_1372, i21 %sext_ln1273_1373"   --->   Operation 352 'sub' 'r_V_3510' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%mult_V_2657 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3510, i32 5, i32 20"   --->   Operation 353 'partselect' 'mult_V_2657' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%shl_ln1273_828 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_266, i5 0"   --->   Operation 354 'bitconcatenate' 'shl_ln1273_828' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.81ns)   --->   "%r_V_3511 = sub i21 0, i21 %shl_ln1273_828"   --->   Operation 355 'sub' 'r_V_3511' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%mult_V_2658 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3511, i32 5, i32 20"   --->   Operation 356 'partselect' 'mult_V_2658' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%shl_ln1273_830 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_266, i1 0"   --->   Operation 357 'bitconcatenate' 'shl_ln1273_830' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln1273_1376 = sext i17 %shl_ln1273_830"   --->   Operation 358 'sext' 'sext_ln1273_1376' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (0.81ns)   --->   "%r_V_3512 = sub i21 %sub_ln1273_1939, i21 %sext_ln1273_1376"   --->   Operation 359 'sub' 'r_V_3512' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%mult_V_2659 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3512, i32 5, i32 20"   --->   Operation 360 'partselect' 'mult_V_2659' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.81ns)   --->   "%r_V_3513 = sub i21 %shl_ln1273_828, i21 %sext_ln1273_1374"   --->   Operation 361 'sub' 'r_V_3513' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%mult_V_2660 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3513, i32 5, i32 20"   --->   Operation 362 'partselect' 'mult_V_2660' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (1.94ns)   --->   "%mul_ln1270_48 = mul i21 %sext_ln1273_1374, i21 22"   --->   Operation 363 'mul' 'mul_ln1270_48' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%mult_V_2662 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_48, i32 5, i32 20"   --->   Operation 364 'partselect' 'mult_V_2662' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (0.81ns)   --->   "%r_V_3514 = sub i21 %sub_ln1273_1939, i21 %sext_ln1273_1374"   --->   Operation 365 'sub' 'r_V_3514' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%mult_V_2663 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3514, i32 5, i32 20"   --->   Operation 366 'partselect' 'mult_V_2663' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%shl_ln1273_831 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_267, i5 0"   --->   Operation 367 'bitconcatenate' 'shl_ln1273_831' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%shl_ln1273_832 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_267, i3 0"   --->   Operation 368 'bitconcatenate' 'shl_ln1273_832' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln1273_1378 = sext i19 %shl_ln1273_832"   --->   Operation 369 'sext' 'sext_ln1273_1378' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (0.81ns)   --->   "%r_V_3515 = sub i21 %sext_ln1273_1378, i21 %shl_ln1273_831"   --->   Operation 370 'sub' 'r_V_3515' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "%mult_V_2665 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3515, i32 5, i32 20"   --->   Operation 371 'partselect' 'mult_V_2665' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.81ns)   --->   "%r_V_3516 = sub i21 %shl_ln1273_831, i21 %sext_ln1273_1377"   --->   Operation 372 'sub' 'r_V_3516' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%mult_V_2666 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3516, i32 5, i32 20"   --->   Operation 373 'partselect' 'mult_V_2666' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.81ns)   --->   "%r_V_3517 = sub i21 0, i21 %shl_ln1273_831"   --->   Operation 374 'sub' 'r_V_3517' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%mult_V_2667 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3517, i32 5, i32 20"   --->   Operation 375 'partselect' 'mult_V_2667' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%a_V_268 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3"   --->   Operation 376 'load' 'a_V_268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln1273_1379 = sext i16 %a_V_268"   --->   Operation 377 'sext' 'sext_ln1273_1379' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%shl_ln1273_833 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_268, i5 0"   --->   Operation 378 'bitconcatenate' 'shl_ln1273_833' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.81ns)   --->   "%r_V_3519 = sub i21 0, i21 %shl_ln1273_833"   --->   Operation 379 'sub' 'r_V_3519' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%mult_V_2670 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3519, i32 5, i32 20"   --->   Operation 380 'partselect' 'mult_V_2670' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%shl_ln1273_834 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_268, i4 0"   --->   Operation 381 'bitconcatenate' 'shl_ln1273_834' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln1273_1380 = sext i20 %shl_ln1273_834"   --->   Operation 382 'sext' 'sext_ln1273_1380' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%shl_ln1273_835 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_268, i1 0"   --->   Operation 383 'bitconcatenate' 'shl_ln1273_835' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln1273_1381 = sext i17 %shl_ln1273_835"   --->   Operation 384 'sext' 'sext_ln1273_1381' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.80ns)   --->   "%r_V_3520 = add i21 %sext_ln1273_1380, i21 %sext_ln1273_1381"   --->   Operation 385 'add' 'r_V_3520' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%mult_V_2671 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3520, i32 5, i32 20"   --->   Operation 386 'partselect' 'mult_V_2671' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (0.80ns)   --->   "%r_V_3521 = add i21 %sext_ln1273_1380, i21 %sext_ln1273_1379"   --->   Operation 387 'add' 'r_V_3521' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%mult_V_2672 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3521, i32 5, i32 20"   --->   Operation 388 'partselect' 'mult_V_2672' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (0.81ns)   --->   "%r_V_3522 = sub i21 %shl_ln1273_833, i21 %sext_ln1273_1379"   --->   Operation 389 'sub' 'r_V_3522' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%mult_V_2673 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3522, i32 5, i32 20"   --->   Operation 390 'partselect' 'mult_V_2673' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (1.94ns)   --->   "%mul_ln1270_51 = mul i21 %sext_ln1273_1379, i21 26"   --->   Operation 391 'mul' 'mul_ln1270_51' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%mult_V_2674 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_51, i32 5, i32 20"   --->   Operation 392 'partselect' 'mult_V_2674' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (1.94ns)   --->   "%mul_ln1270_52 = mul i21 %sext_ln1273_1379, i21 19"   --->   Operation 393 'mul' 'mul_ln1270_52' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%mult_V_2675 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_52, i32 5, i32 20"   --->   Operation 394 'partselect' 'mult_V_2675' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%a_V_269 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2"   --->   Operation 395 'load' 'a_V_269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln1273_1382 = sext i16 %a_V_269"   --->   Operation 396 'sext' 'sext_ln1273_1382' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "%shl_ln1273_836 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_269, i4 0"   --->   Operation 397 'bitconcatenate' 'shl_ln1273_836' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln1273_1383 = sext i20 %shl_ln1273_836"   --->   Operation 398 'sext' 'sext_ln1273_1383' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%shl_ln1273_837 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_269, i1 0"   --->   Operation 399 'bitconcatenate' 'shl_ln1273_837' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln1273_1384 = sext i17 %shl_ln1273_837"   --->   Operation 400 'sext' 'sext_ln1273_1384' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.80ns)   --->   "%r_V_3523 = sub i21 %sext_ln1273_1384, i21 %sext_ln1273_1383"   --->   Operation 401 'sub' 'r_V_3523' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%mult_V_2676 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3523, i32 5, i32 20"   --->   Operation 402 'partselect' 'mult_V_2676' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%shl_ln1273_838 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_269, i5 0"   --->   Operation 403 'bitconcatenate' 'shl_ln1273_838' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.81ns)   --->   "%r_V_3524 = sub i21 0, i21 %shl_ln1273_838"   --->   Operation 404 'sub' 'r_V_3524' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%mult_V_2677 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3524, i32 5, i32 20"   --->   Operation 405 'partselect' 'mult_V_2677' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (1.94ns)   --->   "%mul_ln1270_53 = mul i21 %sext_ln1273_1382, i21 2097130"   --->   Operation 406 'mul' 'mul_ln1270_53' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%mult_V_2678 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_53, i32 5, i32 20"   --->   Operation 407 'partselect' 'mult_V_2678' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%shl_ln1273_839 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_269, i2 0"   --->   Operation 408 'bitconcatenate' 'shl_ln1273_839' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln1273_1385 = sext i18 %shl_ln1273_839"   --->   Operation 409 'sext' 'sext_ln1273_1385' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.80ns)   --->   "%r_V_3525 = add i21 %sext_ln1273_1383, i21 %sext_ln1273_1385"   --->   Operation 410 'add' 'r_V_3525' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%mult_V_2679 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3525, i32 5, i32 20"   --->   Operation 411 'partselect' 'mult_V_2679' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (1.94ns)   --->   "%mul_ln1270_54 = mul i21 %sext_ln1273_1382, i21 2097123"   --->   Operation 412 'mul' 'mul_ln1270_54' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%mult_V_2680 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_54, i32 5, i32 20"   --->   Operation 413 'partselect' 'mult_V_2680' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (0.80ns)   --->   "%r_V_3526 = add i21 %sext_ln1273_1383, i21 %sext_ln1273_1382"   --->   Operation 414 'add' 'r_V_3526' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%mult_V_2681 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3526, i32 5, i32 20"   --->   Operation 415 'partselect' 'mult_V_2681' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (1.94ns)   --->   "%mul_ln1270_55 = mul i21 %sext_ln1273_1382, i21 25"   --->   Operation 416 'mul' 'mul_ln1270_55' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%mult_V_2682 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_55, i32 5, i32 20"   --->   Operation 417 'partselect' 'mult_V_2682' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.00ns)   --->   "%shl_ln1273_840 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_270, i5 0"   --->   Operation 418 'bitconcatenate' 'shl_ln1273_840' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.81ns)   --->   "%r_V_3527 = sub i21 %shl_ln1273_840, i21 %sext_ln1273_1386"   --->   Operation 419 'sub' 'r_V_3527' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "%mult_V_2683 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3527, i32 5, i32 20"   --->   Operation 420 'partselect' 'mult_V_2683' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%shl_ln1273_841 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_270, i4 0"   --->   Operation 421 'bitconcatenate' 'shl_ln1273_841' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln1273_1387 = sext i20 %shl_ln1273_841"   --->   Operation 422 'sext' 'sext_ln1273_1387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 423 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1951 = sub i21 0, i21 %sext_ln1273_1387"   --->   Operation 423 'sub' 'sub_ln1273_1951' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 424 [1/1] (0.00ns)   --->   "%shl_ln1273_842 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_270, i1 0"   --->   Operation 424 'bitconcatenate' 'shl_ln1273_842' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln1273_1388 = sext i17 %shl_ln1273_842"   --->   Operation 425 'sext' 'sext_ln1273_1388' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_3528 = sub i21 %sub_ln1273_1951, i21 %sext_ln1273_1388"   --->   Operation 426 'sub' 'r_V_3528' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%mult_V_2684 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3528, i32 5, i32 20"   --->   Operation 427 'partselect' 'mult_V_2684' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (0.81ns)   --->   "%r_V_3529 = sub i21 0, i21 %shl_ln1273_840"   --->   Operation 428 'sub' 'r_V_3529' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 429 [1/1] (0.00ns)   --->   "%mult_V_2685 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3529, i32 5, i32 20"   --->   Operation 429 'partselect' 'mult_V_2685' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln818_722 = sext i15 %mult_V_2686"   --->   Operation 430 'sext' 'sext_ln818_722' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (0.80ns)   --->   "%r_V_3530 = sub i21 %sext_ln1273_1386, i21 %sext_ln1273_1387"   --->   Operation 431 'sub' 'r_V_3530' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 432 [1/1] (0.00ns)   --->   "%mult_V_2687 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3530, i32 5, i32 20"   --->   Operation 432 'partselect' 'mult_V_2687' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 433 [1/1] (1.94ns)   --->   "%mul_ln1270_56 = mul i21 %sext_ln1273_1386, i21 25"   --->   Operation 433 'mul' 'mul_ln1270_56' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 434 [1/1] (0.00ns)   --->   "%mult_V_2688 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_56, i32 5, i32 20"   --->   Operation 434 'partselect' 'mult_V_2688' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 435 [1/1] (0.00ns)   --->   "%shl_ln1273_843 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_271, i5 0"   --->   Operation 435 'bitconcatenate' 'shl_ln1273_843' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 436 [1/1] (0.00ns)   --->   "%shl_ln1273_844 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_271, i2 0"   --->   Operation 436 'bitconcatenate' 'shl_ln1273_844' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln1273_1390 = sext i18 %shl_ln1273_844"   --->   Operation 437 'sext' 'sext_ln1273_1390' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (0.81ns)   --->   "%r_V_3531 = sub i21 %shl_ln1273_843, i21 %sext_ln1273_1390"   --->   Operation 438 'sub' 'r_V_3531' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%mult_V_2690 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3531, i32 5, i32 20"   --->   Operation 439 'partselect' 'mult_V_2690' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (0.81ns)   --->   "%r_V_3532 = sub i21 0, i21 %shl_ln1273_843"   --->   Operation 440 'sub' 'r_V_3532' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%mult_V_2692 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3532, i32 5, i32 20"   --->   Operation 441 'partselect' 'mult_V_2692' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%shl_ln1273_845 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_271, i4 0"   --->   Operation 442 'bitconcatenate' 'shl_ln1273_845' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln1273_1391 = sext i20 %shl_ln1273_845"   --->   Operation 443 'sext' 'sext_ln1273_1391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (0.80ns)   --->   "%r_V_3533 = add i21 %sext_ln1273_1391, i21 %sext_ln1273_1389"   --->   Operation 444 'add' 'r_V_3533' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%mult_V_2693 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3533, i32 5, i32 20"   --->   Operation 445 'partselect' 'mult_V_2693' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (0.81ns)   --->   "%r_V_3534 = sub i21 %shl_ln1273_843, i21 %sext_ln1273_1389"   --->   Operation 446 'sub' 'r_V_3534' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%mult_V_2695 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3534, i32 5, i32 20"   --->   Operation 447 'partselect' 'mult_V_2695' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 448 [1/1] (0.00ns)   --->   "%shl_ln1273_846 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_271, i3 0"   --->   Operation 448 'bitconcatenate' 'shl_ln1273_846' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln1273_1392 = sext i19 %shl_ln1273_846"   --->   Operation 449 'sext' 'sext_ln1273_1392' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.81ns)   --->   "%r_V_3535 = sub i21 %sext_ln1273_1392, i21 %shl_ln1273_843"   --->   Operation 450 'sub' 'r_V_3535' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%mult_V_2696 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3535, i32 5, i32 20"   --->   Operation 451 'partselect' 'mult_V_2696' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (1.94ns)   --->   "%mul_ln1270_60 = mul i21 %sext_ln1273_1389, i21 22"   --->   Operation 452 'mul' 'mul_ln1270_60' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%mult_V_2697 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_60, i32 5, i32 20"   --->   Operation 453 'partselect' 'mult_V_2697' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813 = add i16 %mult_V_2574, i16 %mult_V_2587"   --->   Operation 454 'add' 'add_ln813' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 455 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5022 = add i16 %add_ln813, i16 %mult_V_2567"   --->   Operation 455 'add' 'add_ln813_5022' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 456 [1/1] (0.78ns)   --->   "%add_ln813_5043 = add i16 %mult_V_2615, i16 %mult_V_2617"   --->   Operation 456 'add' 'add_ln813_5043' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 457 [1/1] (0.78ns)   --->   "%add_ln813_5046 = add i16 %mult_V_2653, i16 %mult_V_2665"   --->   Operation 457 'add' 'add_ln813_5046' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 458 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5047 = add i16 %add_ln813_5046, i16 %mult_V_2644"   --->   Operation 458 'add' 'add_ln813_5047' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 459 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5048 = add i16 %mult_V_2685, i16 128"   --->   Operation 459 'add' 'add_ln813_5048' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 460 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5049 = add i16 %add_ln813_5048, i16 %mult_V_2677"   --->   Operation 460 'add' 'add_ln813_5049' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 461 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5050 = add i16 %add_ln813_5049, i16 %add_ln813_5047"   --->   Operation 461 'add' 'add_ln813_5050' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 462 [1/1] (0.78ns)   --->   "%add_ln813_5060 = add i16 %mult_V_2685, i16 65120"   --->   Operation 462 'add' 'add_ln813_5060' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 463 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5066 = add i16 %mult_V_2628, i16 %mult_V_2641"   --->   Operation 463 'add' 'add_ln813_5066' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 464 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5067 = add i16 %add_ln813_5066, i16 %mult_V_2596"   --->   Operation 464 'add' 'add_ln813_5067' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 465 [1/1] (0.78ns)   --->   "%add_ln813_5069 = add i16 %mult_V_2651, i16 %mult_V_2657"   --->   Operation 465 'add' 'add_ln813_5069' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 466 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5070 = add i16 %add_ln813_5069, i16 %mult_V_2646"   --->   Operation 466 'add' 'add_ln813_5070' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 467 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5071 = add i16 %mult_V_2663, i16 %mult_V_2677"   --->   Operation 467 'add' 'add_ln813_5071' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 468 [1/1] (0.78ns)   --->   "%add_ln813_5072 = add i16 %mult_V_2689, i16 992"   --->   Operation 468 'add' 'add_ln813_5072' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 469 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5073 = add i16 %add_ln813_5072, i16 %add_ln813_5071"   --->   Operation 469 'add' 'add_ln813_5073' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 470 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5074 = add i16 %add_ln813_5073, i16 %add_ln813_5070"   --->   Operation 470 'add' 'add_ln813_5074' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 471 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5079 = add i16 %mult_V_2586, i16 %mult_V_2598"   --->   Operation 471 'add' 'add_ln813_5079' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 472 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5080 = add i16 %mult_V_2608, i16 %mult_V_2621"   --->   Operation 472 'add' 'add_ln813_5080' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 473 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5081 = add i16 %add_ln813_5080, i16 %mult_V_2603"   --->   Operation 473 'add' 'add_ln813_5081' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 474 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5082 = add i16 %add_ln813_5081, i16 %add_ln813_5079"   --->   Operation 474 'add' 'add_ln813_5082' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 475 [1/1] (0.78ns)   --->   "%add_ln813_5084 = add i16 %mult_V_2629, i16 %mult_V_2636"   --->   Operation 475 'add' 'add_ln813_5084' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 476 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5088 = add i16 %mult_V_2664, i16 %mult_V_2670"   --->   Operation 476 'add' 'add_ln813_5088' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 477 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5089 = add i16 %mult_V_2690, i16 65472"   --->   Operation 477 'add' 'add_ln813_5089' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 478 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5090 = add i16 %add_ln813_5089, i16 %mult_V_2683"   --->   Operation 478 'add' 'add_ln813_5090' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 479 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5091 = add i16 %add_ln813_5090, i16 %add_ln813_5088"   --->   Operation 479 'add' 'add_ln813_5091' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 480 [1/1] (0.78ns)   --->   "%add_ln813_5099 = add i16 %mult_V_2671, i16 %mult_V_2676"   --->   Operation 480 'add' 'add_ln813_5099' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 481 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5100 = add i16 %add_ln813_5099, i16 %mult_V_2647"   --->   Operation 481 'add' 'add_ln813_5100' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 482 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5101 = add i16 %mult_V_2691, i16 992"   --->   Operation 482 'add' 'add_ln813_5101' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 483 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5102 = add i16 %add_ln813_5101, i16 %mult_V_2684"   --->   Operation 483 'add' 'add_ln813_5102' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 484 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5103 = add i16 %add_ln813_5102, i16 %add_ln813_5100"   --->   Operation 484 'add' 'add_ln813_5103' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 485 [1/1] (0.78ns)   --->   "%add_ln813_5111 = add i16 %mult_V_2643, i16 %mult_V_2654"   --->   Operation 485 'add' 'add_ln813_5111' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 486 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5112 = add i16 %add_ln813_5111, i16 %mult_V_2631"   --->   Operation 486 'add' 'add_ln813_5112' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 487 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5113 = add i16 %mult_V_2666, i16 %mult_V_2692"   --->   Operation 487 'add' 'add_ln813_5113' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 488 [1/1] (0.77ns)   --->   "%add_ln813_5114 = add i16 %sext_ln818_722, i16 65280"   --->   Operation 488 'add' 'add_ln813_5114' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 489 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5115 = add i16 %add_ln813_5114, i16 %add_ln813_5113"   --->   Operation 489 'add' 'add_ln813_5115' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 490 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5116 = add i16 %add_ln813_5115, i16 %add_ln813_5112"   --->   Operation 490 'add' 'add_ln813_5116' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 491 [1/1] (0.78ns)   --->   "%add_ln813_5126 = add i16 %mult_V_2667, i16 %mult_V_2672"   --->   Operation 491 'add' 'add_ln813_5126' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 492 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5128 = add i16 %mult_V_2677, i16 %mult_V_2685"   --->   Operation 492 'add' 'add_ln813_5128' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 493 [1/1] (0.78ns)   --->   "%add_ln813_5129 = add i16 %mult_V_2693, i16 192"   --->   Operation 493 'add' 'add_ln813_5129' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 494 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5130 = add i16 %add_ln813_5129, i16 %add_ln813_5128"   --->   Operation 494 'add' 'add_ln813_5130' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 495 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5135 = add i16 %mult_V_2593, i16 %mult_V_2605"   --->   Operation 495 'add' 'add_ln813_5135' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 496 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5136 = add i16 %add_ln813_5135, i16 %mult_V_2588"   --->   Operation 496 'add' 'add_ln813_5136' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 497 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5140 = add i16 %mult_V_2679, i16 %mult_V_2685"   --->   Operation 497 'add' 'add_ln813_5140' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 498 [1/1] (0.78ns)   --->   "%add_ln813_5141 = add i16 %mult_V_2694, i16 65408"   --->   Operation 498 'add' 'add_ln813_5141' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5142 = add i16 %add_ln813_5141, i16 %add_ln813_5140"   --->   Operation 499 'add' 'add_ln813_5142' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 500 [1/1] (0.78ns)   --->   "%add_ln813_5146 = add i16 %mult_V_2584, i16 %mult_V_2594"   --->   Operation 500 'add' 'add_ln813_5146' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 501 [1/1] (0.78ns)   --->   "%add_ln813_5153 = add i16 %mult_V_2656, i16 %mult_V_2659"   --->   Operation 501 'add' 'add_ln813_5153' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 502 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5155 = add i16 %mult_V_2668, i16 %mult_V_2683"   --->   Operation 502 'add' 'add_ln813_5155' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 503 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5156 = add i16 %sext_ln818, i16 192"   --->   Operation 503 'add' 'add_ln813_5156' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 504 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5157 = add i16 %add_ln813_5156, i16 %mult_V_2695"   --->   Operation 504 'add' 'add_ln813_5157' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 505 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5158 = add i16 %add_ln813_5157, i16 %add_ln813_5155"   --->   Operation 505 'add' 'add_ln813_5158' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 506 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5171 = add i16 %mult_V_2653, i16 %mult_V_2659"   --->   Operation 506 'add' 'add_ln813_5171' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 507 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5172 = add i16 %mult_V_2692, i16 65440"   --->   Operation 507 'add' 'add_ln813_5172' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 508 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5173 = add i16 %add_ln813_5172, i16 %mult_V_2673"   --->   Operation 508 'add' 'add_ln813_5173' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 509 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5174 = add i16 %add_ln813_5173, i16 %add_ln813_5171"   --->   Operation 509 'add' 'add_ln813_5174' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 510 [1/1] (0.78ns)   --->   "%add_ln813_5184 = add i16 %mult_V_2645, i16 %mult_V_2660"   --->   Operation 510 'add' 'add_ln813_5184' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 511 [1/1] (0.78ns)   --->   "%add_ln813_5187 = add i16 %mult_V_2695, i16 416"   --->   Operation 511 'add' 'add_ln813_5187' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 512 [1/1] (0.78ns)   --->   "%add_ln813_5198 = add i16 %mult_V_2657, i16 %mult_V_2661"   --->   Operation 512 'add' 'add_ln813_5198' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 513 [1/1] (0.78ns)   --->   "%add_ln813_5199 = add i16 %mult_V_2669, i16 %mult_V_2681"   --->   Operation 513 'add' 'add_ln813_5199' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 514 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5200 = add i16 %add_ln813_5199, i16 %add_ln813_5198"   --->   Operation 514 'add' 'add_ln813_5200' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 515 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5201 = add i16 %mult_V_2687, i16 %mult_V_2696"   --->   Operation 515 'add' 'add_ln813_5201' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 516 [1/1] (0.77ns)   --->   "%add_ln813_5202 = add i16 %sext_ln818_721, i16 992"   --->   Operation 516 'add' 'add_ln813_5202' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 517 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5203 = add i16 %add_ln813_5202, i16 %add_ln813_5201"   --->   Operation 517 'add' 'add_ln813_5203' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 518 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5204 = add i16 %add_ln813_5203, i16 %add_ln813_5200"   --->   Operation 518 'add' 'add_ln813_5204' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 519 [1/1] (0.78ns)   --->   "%add_ln813_5229 = add i16 %mult_V_2667, i16 %mult_V_2677"   --->   Operation 519 'add' 'add_ln813_5229' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 520 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5230 = add i16 %add_ln813_5229, i16 %mult_V_2658"   --->   Operation 520 'add' 'add_ln813_5230' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 521 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5231 = add i16 %mult_V_2692, i16 65504"   --->   Operation 521 'add' 'add_ln813_5231' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 522 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5232 = add i16 %add_ln813_5231, i16 %mult_V_2683"   --->   Operation 522 'add' 'add_ln813_5232' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 523 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5233 = add i16 %add_ln813_5232, i16 %add_ln813_5230"   --->   Operation 523 'add' 'add_ln813_5233' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.26>
ST_3 : Operation 524 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 524 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 525 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 216, void @empty_11, void @empty_7, void @empty_7, void @empty_7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 525 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 526 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V, i5 0"   --->   Operation 526 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 527 [1/1] (0.81ns)   --->   "%r_V = sub i21 0, i21 %shl_ln"   --->   Operation 527 'sub' 'r_V' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 528 [1/1] (0.00ns)   --->   "%mult_V = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V, i32 5, i32 20"   --->   Operation 528 'partselect' 'mult_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 529 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V, i3 0"   --->   Operation 529 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln1273_1325 = sext i19 %shl_ln1273_s"   --->   Operation 530 'sext' 'sext_ln1273_1325' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 531 [1/1] (0.81ns)   --->   "%r_V_3436 = sub i21 %sext_ln1273_1325, i21 %shl_ln"   --->   Operation 531 'sub' 'r_V_3436' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 532 [1/1] (0.00ns)   --->   "%mult_V_2549 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3436, i32 5, i32 20"   --->   Operation 532 'partselect' 'mult_V_2549' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 533 [1/1] (0.00ns)   --->   "%shl_ln1273_769 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V, i1 0"   --->   Operation 533 'bitconcatenate' 'shl_ln1273_769' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 534 [1/1] (0.00ns)   --->   "%sext_ln1273_1326 = sext i17 %shl_ln1273_769"   --->   Operation 534 'sext' 'sext_ln1273_1326' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 535 [1/1] (0.81ns)   --->   "%r_V_3437 = sub i21 %shl_ln, i21 %sext_ln1273_1326"   --->   Operation 535 'sub' 'r_V_3437' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 536 [1/1] (0.00ns)   --->   "%mult_V_2551 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3437, i32 5, i32 20"   --->   Operation 536 'partselect' 'mult_V_2551' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 537 [1/1] (0.00ns)   --->   "%shl_ln1273_770 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_246, i4 0"   --->   Operation 537 'bitconcatenate' 'shl_ln1273_770' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln1273_1328 = sext i20 %shl_ln1273_770"   --->   Operation 538 'sext' 'sext_ln1273_1328' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 539 [1/1] (0.80ns)   --->   "%r_V_3438 = sub i21 0, i21 %sext_ln1273_1328"   --->   Operation 539 'sub' 'r_V_3438' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 540 [1/1] (0.00ns)   --->   "%mult_V_2555 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3438, i32 5, i32 20"   --->   Operation 540 'partselect' 'mult_V_2555' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 541 [1/1] (0.00ns)   --->   "%shl_ln1273_771 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_246, i5 0"   --->   Operation 541 'bitconcatenate' 'shl_ln1273_771' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 542 [1/1] (0.81ns)   --->   "%r_V_3439 = sub i21 0, i21 %shl_ln1273_771"   --->   Operation 542 'sub' 'r_V_3439' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 543 [1/1] (0.00ns)   --->   "%mult_V_2557 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3439, i32 5, i32 20"   --->   Operation 543 'partselect' 'mult_V_2557' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 544 [1/1] (0.00ns)   --->   "%shl_ln1273_772 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_247, i5 0"   --->   Operation 544 'bitconcatenate' 'shl_ln1273_772' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 545 [1/1] (0.00ns)   --->   "%shl_ln1273_773 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_247, i3 0"   --->   Operation 545 'bitconcatenate' 'shl_ln1273_773' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln1273_1329 = sext i19 %shl_ln1273_773"   --->   Operation 546 'sext' 'sext_ln1273_1329' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 547 [1/1] (0.81ns)   --->   "%r_V_3440 = sub i21 %sext_ln1273_1329, i21 %shl_ln1273_772"   --->   Operation 547 'sub' 'r_V_3440' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 548 [1/1] (0.00ns)   --->   "%mult_V_2558 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3440, i32 5, i32 20"   --->   Operation 548 'partselect' 'mult_V_2558' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 549 [1/1] (0.81ns)   --->   "%r_V_3441 = sub i21 %shl_ln1273_772, i21 %sext_ln1270"   --->   Operation 549 'sub' 'r_V_3441' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 550 [1/1] (0.00ns)   --->   "%mult_V_2559 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3441, i32 5, i32 20"   --->   Operation 550 'partselect' 'mult_V_2559' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 551 [1/1] (0.81ns)   --->   "%r_V_3442 = sub i21 0, i21 %shl_ln1273_772"   --->   Operation 551 'sub' 'r_V_3442' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 552 [1/1] (0.00ns)   --->   "%mult_V_2561 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3442, i32 5, i32 20"   --->   Operation 552 'partselect' 'mult_V_2561' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 553 [1/1] (0.81ns)   --->   "%r_V_3443 = sub i21 %shl_ln1273_772, i21 %sext_ln1273_1329"   --->   Operation 553 'sub' 'r_V_3443' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 554 [1/1] (0.00ns)   --->   "%mult_V_2562 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3443, i32 5, i32 20"   --->   Operation 554 'partselect' 'mult_V_2562' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 555 [1/1] (0.00ns)   --->   "%shl_ln1273_777 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_249, i4 0"   --->   Operation 555 'bitconcatenate' 'shl_ln1273_777' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln1273_1332 = sext i20 %shl_ln1273_777"   --->   Operation 556 'sext' 'sext_ln1273_1332' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 557 [1/1] (0.80ns)   --->   "%r_V_3449 = sub i21 0, i21 %sext_ln1273_1332"   --->   Operation 557 'sub' 'r_V_3449' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 558 [1/1] (0.00ns)   --->   "%mult_V_2571 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3449, i32 5, i32 20"   --->   Operation 558 'partselect' 'mult_V_2571' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 559 [1/1] (0.00ns)   --->   "%shl_ln1273_783 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_251, i4 0"   --->   Operation 559 'bitconcatenate' 'shl_ln1273_783' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 560 [1/1] (0.00ns)   --->   "%sext_ln1273_1337 = sext i20 %shl_ln1273_783"   --->   Operation 560 'sext' 'sext_ln1273_1337' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 561 [1/1] (0.00ns)   --->   "%shl_ln1273_784 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_251, i2 0"   --->   Operation 561 'bitconcatenate' 'shl_ln1273_784' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln1273_1338 = sext i18 %shl_ln1273_784"   --->   Operation 562 'sext' 'sext_ln1273_1338' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 563 [1/1] (0.80ns)   --->   "%r_V_3456 = add i21 %sext_ln1273_1337, i21 %sext_ln1273_1338"   --->   Operation 563 'add' 'r_V_3456' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 564 [1/1] (0.00ns)   --->   "%mult_V_2581 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3456, i32 5, i32 20"   --->   Operation 564 'partselect' 'mult_V_2581' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 565 [1/1] (0.00ns)   --->   "%shl_ln1273_796 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_254, i5 0"   --->   Operation 565 'bitconcatenate' 'shl_ln1273_796' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 566 [1/1] (0.00ns)   --->   "%shl_ln1273_797 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_254, i2 0"   --->   Operation 566 'bitconcatenate' 'shl_ln1273_797' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 567 [1/1] (0.00ns)   --->   "%sext_ln1273_1348 = sext i18 %shl_ln1273_797"   --->   Operation 567 'sext' 'sext_ln1273_1348' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 568 [1/1] (0.81ns)   --->   "%r_V_3472 = sub i21 %shl_ln1273_796, i21 %sext_ln1273_1348"   --->   Operation 568 'sub' 'r_V_3472' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 569 [1/1] (0.00ns)   --->   "%mult_V_2600 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3472, i32 5, i32 20"   --->   Operation 569 'partselect' 'mult_V_2600' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 570 [1/1] (0.81ns)   --->   "%r_V_3473 = sub i21 0, i21 %shl_ln1273_796"   --->   Operation 570 'sub' 'r_V_3473' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 571 [1/1] (0.00ns)   --->   "%mult_V_2601 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3473, i32 5, i32 20"   --->   Operation 571 'partselect' 'mult_V_2601' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 572 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5023 = add i16 %mult_V_2617, i16 %mult_V_2618"   --->   Operation 572 'add' 'add_ln813_5023' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 573 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5024 = add i16 %add_ln813_5023, i16 %mult_V_2610"   --->   Operation 573 'add' 'add_ln813_5024' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 574 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5025 = add i16 %add_ln813_5024, i16 %add_ln813_5022"   --->   Operation 574 'add' 'add_ln813_5025' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 575 [1/1] (0.78ns)   --->   "%add_ln813_5026 = add i16 %mult_V_2637, i16 %mult_V_2643"   --->   Operation 575 'add' 'add_ln813_5026' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 576 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5027 = add i16 %add_ln813_5026, i16 %mult_V_2622"   --->   Operation 576 'add' 'add_ln813_5027' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 577 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5028 = add i16 %mult_V_2678, i16 992"   --->   Operation 577 'add' 'add_ln813_5028' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 578 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5029 = add i16 %add_ln813_5028, i16 %mult_V_2652"   --->   Operation 578 'add' 'add_ln813_5029' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 579 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5030 = add i16 %add_ln813_5029, i16 %add_ln813_5027"   --->   Operation 579 'add' 'add_ln813_5030' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 580 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5031 = add i16 %add_ln813_5030, i16 %add_ln813_5025"   --->   Operation 580 'add' 'add_ln813_5031' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 581 [1/1] (0.78ns)   --->   "%add_ln813_5032 = add i16 %mult_V_2550, i16 %mult_V_2571"   --->   Operation 581 'add' 'add_ln813_5032' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 582 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5033 = add i16 %mult_V_2584, i16 %mult_V_2627"   --->   Operation 582 'add' 'add_ln813_5033' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 583 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5034 = add i16 %add_ln813_5033, i16 %mult_V_2579"   --->   Operation 583 'add' 'add_ln813_5034' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 584 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5035 = add i16 %add_ln813_5034, i16 %add_ln813_5032"   --->   Operation 584 'add' 'add_ln813_5035' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 585 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5036 = add i16 %mult_V_2647, i16 %mult_V_2660"   --->   Operation 585 'add' 'add_ln813_5036' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 586 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5037 = add i16 %mult_V_2682, i16 288"   --->   Operation 586 'add' 'add_ln813_5037' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 587 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5038 = add i16 %add_ln813_5037, i16 %mult_V_2674"   --->   Operation 587 'add' 'add_ln813_5038' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 588 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5039 = add i16 %add_ln813_5038, i16 %add_ln813_5036"   --->   Operation 588 'add' 'add_ln813_5039' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 589 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5040 = add i16 %add_ln813_5039, i16 %add_ln813_5035"   --->   Operation 589 'add' 'add_ln813_5040' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 590 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5041 = add i16 %mult_V_2582, i16 %mult_V_2591"   --->   Operation 590 'add' 'add_ln813_5041' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 591 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5042 = add i16 %add_ln813_5041, i16 %mult_V_2558"   --->   Operation 591 'add' 'add_ln813_5042' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 592 [1/1] (0.78ns)   --->   "%add_ln813_5044 = add i16 %add_ln813_5043, i16 %mult_V_2609"   --->   Operation 592 'add' 'add_ln813_5044' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 593 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5045 = add i16 %add_ln813_5044, i16 %add_ln813_5042"   --->   Operation 593 'add' 'add_ln813_5045' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 594 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5051 = add i16 %add_ln813_5050, i16 %add_ln813_5045"   --->   Operation 594 'add' 'add_ln813_5051' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 595 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5052 = add i16 %mult_V_2572, i16 %mult_V_2578"   --->   Operation 595 'add' 'add_ln813_5052' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 596 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5053 = add i16 %add_ln813_5052, i16 %mult_V_2551"   --->   Operation 596 'add' 'add_ln813_5053' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 597 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5054 = add i16 %mult_V_2601, i16 %mult_V_2617"   --->   Operation 597 'add' 'add_ln813_5054' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 598 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5055 = add i16 %add_ln813_5054, i16 %mult_V_2589"   --->   Operation 598 'add' 'add_ln813_5055' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 599 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5056 = add i16 %add_ln813_5055, i16 %add_ln813_5053"   --->   Operation 599 'add' 'add_ln813_5056' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 600 [1/1] (0.78ns)   --->   "%add_ln813_5057 = add i16 %mult_V_2627, i16 %mult_V_2635"   --->   Operation 600 'add' 'add_ln813_5057' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 601 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5058 = add i16 %add_ln813_5057, i16 %mult_V_2619"   --->   Operation 601 'add' 'add_ln813_5058' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 602 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5059 = add i16 %mult_V_2650, i16 %mult_V_2675"   --->   Operation 602 'add' 'add_ln813_5059' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 603 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5061 = add i16 %add_ln813_5060, i16 %add_ln813_5059"   --->   Operation 603 'add' 'add_ln813_5061' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 604 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5062 = add i16 %add_ln813_5061, i16 %add_ln813_5058"   --->   Operation 604 'add' 'add_ln813_5062' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 605 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5063 = add i16 %add_ln813_5062, i16 %add_ln813_5056"   --->   Operation 605 'add' 'add_ln813_5063' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 606 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5064 = add i16 %mult_V_2566, i16 %mult_V_2590"   --->   Operation 606 'add' 'add_ln813_5064' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 607 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5065 = add i16 %add_ln813_5064, i16 %mult_V_2547"   --->   Operation 607 'add' 'add_ln813_5065' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 608 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5068 = add i16 %add_ln813_5067, i16 %add_ln813_5065"   --->   Operation 608 'add' 'add_ln813_5068' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 609 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5075 = add i16 %add_ln813_5074, i16 %add_ln813_5068"   --->   Operation 609 'add' 'add_ln813_5075' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 610 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5076 = add i16 %mult_V, i16 %mult_V_2552"   --->   Operation 610 'add' 'add_ln813_5076' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 611 [1/1] (0.78ns)   --->   "%add_ln813_5077 = add i16 %mult_V_2573, i16 %mult_V_2580"   --->   Operation 611 'add' 'add_ln813_5077' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 612 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5078 = add i16 %add_ln813_5077, i16 %add_ln813_5076"   --->   Operation 612 'add' 'add_ln813_5078' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 613 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5083 = add i16 %add_ln813_5082, i16 %add_ln813_5078"   --->   Operation 613 'add' 'add_ln813_5083' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 614 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5085 = add i16 %mult_V_2652, i16 %mult_V_2658"   --->   Operation 614 'add' 'add_ln813_5085' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 615 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5086 = add i16 %add_ln813_5085, i16 %mult_V_2643"   --->   Operation 615 'add' 'add_ln813_5086' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 616 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5087 = add i16 %add_ln813_5086, i16 %add_ln813_5084"   --->   Operation 616 'add' 'add_ln813_5087' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 617 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5092 = add i16 %add_ln813_5091, i16 %add_ln813_5087"   --->   Operation 617 'add' 'add_ln813_5092' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 618 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5093 = add i16 %add_ln813_5092, i16 %add_ln813_5083"   --->   Operation 618 'add' 'add_ln813_5093' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 619 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5094 = add i16 %mult_V_2563, i16 %mult_V_2581"   --->   Operation 619 'add' 'add_ln813_5094' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 620 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5095 = add i16 %add_ln813_5094, i16 %mult_V_2553"   --->   Operation 620 'add' 'add_ln813_5095' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 621 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5096 = add i16 %mult_V_2616, i16 %mult_V_2630"   --->   Operation 621 'add' 'add_ln813_5096' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 622 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5097 = add i16 %add_ln813_5096, i16 %mult_V_2599"   --->   Operation 622 'add' 'add_ln813_5097' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 623 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5098 = add i16 %add_ln813_5097, i16 %add_ln813_5095"   --->   Operation 623 'add' 'add_ln813_5098' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 624 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5104 = add i16 %add_ln813_5103, i16 %add_ln813_5098"   --->   Operation 624 'add' 'add_ln813_5104' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 625 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5105 = add i16 %mult_V_2568, i16 %mult_V_2575"   --->   Operation 625 'add' 'add_ln813_5105' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 626 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5106 = add i16 %add_ln813_5105, i16 %mult_V_2547"   --->   Operation 626 'add' 'add_ln813_5106' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 627 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5107 = add i16 %mult_V_2600, i16 %mult_V_2604"   --->   Operation 627 'add' 'add_ln813_5107' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 628 [1/1] (0.78ns)   --->   "%add_ln813_5108 = add i16 %mult_V_2611, i16 %mult_V_2623"   --->   Operation 628 'add' 'add_ln813_5108' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 629 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5109 = add i16 %add_ln813_5108, i16 %add_ln813_5107"   --->   Operation 629 'add' 'add_ln813_5109' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 630 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5110 = add i16 %add_ln813_5109, i16 %add_ln813_5106"   --->   Operation 630 'add' 'add_ln813_5110' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 631 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5117 = add i16 %add_ln813_5116, i16 %add_ln813_5110"   --->   Operation 631 'add' 'add_ln813_5117' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 632 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5118 = add i16 %mult_V_2554, i16 %mult_V_2564"   --->   Operation 632 'add' 'add_ln813_5118' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 633 [1/1] (0.78ns)   --->   "%add_ln813_5119 = add i16 %mult_V_2586, i16 %mult_V_2592"   --->   Operation 633 'add' 'add_ln813_5119' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 634 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5120 = add i16 %add_ln813_5119, i16 %add_ln813_5118"   --->   Operation 634 'add' 'add_ln813_5120' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 635 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5121 = add i16 %mult_V_2612, i16 %mult_V_2615"   --->   Operation 635 'add' 'add_ln813_5121' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 636 [1/1] (0.78ns)   --->   "%add_ln813_5122 = add i16 %mult_V_2624, i16 %mult_V_2632"   --->   Operation 636 'add' 'add_ln813_5122' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 637 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5123 = add i16 %add_ln813_5122, i16 %add_ln813_5121"   --->   Operation 637 'add' 'add_ln813_5123' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 638 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5124 = add i16 %add_ln813_5123, i16 %add_ln813_5120"   --->   Operation 638 'add' 'add_ln813_5124' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 639 [1/1] (0.78ns)   --->   "%add_ln813_5125 = add i16 %mult_V_2638, i16 %mult_V_2644"   --->   Operation 639 'add' 'add_ln813_5125' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 640 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5127 = add i16 %add_ln813_5126, i16 %add_ln813_5125"   --->   Operation 640 'add' 'add_ln813_5127' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 641 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5131 = add i16 %add_ln813_5130, i16 %add_ln813_5127"   --->   Operation 641 'add' 'add_ln813_5131' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 642 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5132 = add i16 %add_ln813_5131, i16 %add_ln813_5124"   --->   Operation 642 'add' 'add_ln813_5132' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 643 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5133 = add i16 %mult_V_2559, i16 %mult_V_2583"   --->   Operation 643 'add' 'add_ln813_5133' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 644 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5134 = add i16 %add_ln813_5133, i16 %mult_V_2548"   --->   Operation 644 'add' 'add_ln813_5134' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 645 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5137 = add i16 %add_ln813_5136, i16 %add_ln813_5134"   --->   Operation 645 'add' 'add_ln813_5137' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 646 [1/1] (0.78ns)   --->   "%add_ln813_5138 = add i16 %mult_V_2638, i16 %mult_V_2655"   --->   Operation 646 'add' 'add_ln813_5138' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 647 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5139 = add i16 %add_ln813_5138, i16 %mult_V_2613"   --->   Operation 647 'add' 'add_ln813_5139' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 648 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5143 = add i16 %add_ln813_5142, i16 %add_ln813_5139"   --->   Operation 648 'add' 'add_ln813_5143' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 649 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5144 = add i16 %add_ln813_5143, i16 %add_ln813_5137"   --->   Operation 649 'add' 'add_ln813_5144' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 650 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5145 = add i16 %mult_V_2565, i16 %mult_V_2569"   --->   Operation 650 'add' 'add_ln813_5145' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 651 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5147 = add i16 %add_ln813_5146, i16 %add_ln813_5145"   --->   Operation 651 'add' 'add_ln813_5147' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 652 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5148 = add i16 %mult_V_2606, i16 %mult_V_2619"   --->   Operation 652 'add' 'add_ln813_5148' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 653 [1/1] (0.78ns)   --->   "%add_ln813_5149 = add i16 %mult_V_2621, i16 %mult_V_2633"   --->   Operation 653 'add' 'add_ln813_5149' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 654 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5150 = add i16 %add_ln813_5149, i16 %add_ln813_5148"   --->   Operation 654 'add' 'add_ln813_5150' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 655 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5151 = add i16 %add_ln813_5150, i16 %add_ln813_5147"   --->   Operation 655 'add' 'add_ln813_5151' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 656 [1/1] (0.78ns)   --->   "%add_ln813_5152 = add i16 %mult_V_2644, i16 %mult_V_2648"   --->   Operation 656 'add' 'add_ln813_5152' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 657 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5154 = add i16 %add_ln813_5153, i16 %add_ln813_5152"   --->   Operation 657 'add' 'add_ln813_5154' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 658 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5159 = add i16 %add_ln813_5158, i16 %add_ln813_5154"   --->   Operation 658 'add' 'add_ln813_5159' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 659 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5160 = add i16 %add_ln813_5159, i16 %add_ln813_5151"   --->   Operation 659 'add' 'add_ln813_5160' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 660 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5161 = add i16 %mult_V, i16 %mult_V_2560"   --->   Operation 660 'add' 'add_ln813_5161' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 661 [1/1] (0.78ns)   --->   "%add_ln813_5162 = add i16 %mult_V_2565, i16 %mult_V_2577"   --->   Operation 661 'add' 'add_ln813_5162' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 662 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5163 = add i16 %add_ln813_5162, i16 %add_ln813_5161"   --->   Operation 662 'add' 'add_ln813_5163' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 663 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5164 = add i16 %mult_V_2604, i16 %mult_V_2612"   --->   Operation 663 'add' 'add_ln813_5164' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 664 [1/1] (0.78ns)   --->   "%add_ln813_5165 = add i16 %mult_V_2615, i16 %mult_V_2625"   --->   Operation 664 'add' 'add_ln813_5165' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 665 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5166 = add i16 %add_ln813_5165, i16 %add_ln813_5164"   --->   Operation 665 'add' 'add_ln813_5166' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 666 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5167 = add i16 %add_ln813_5166, i16 %add_ln813_5163"   --->   Operation 666 'add' 'add_ln813_5167' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 667 [1/1] (0.78ns)   --->   "%add_ln813_5168 = add i16 %mult_V_2633, i16 %mult_V_2639"   --->   Operation 667 'add' 'add_ln813_5168' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 668 [1/1] (0.78ns)   --->   "%add_ln813_5169 = add i16 %mult_V_2644, i16 %mult_V_2649"   --->   Operation 668 'add' 'add_ln813_5169' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 669 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5170 = add i16 %add_ln813_5169, i16 %add_ln813_5168"   --->   Operation 669 'add' 'add_ln813_5170' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 670 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5175 = add i16 %add_ln813_5174, i16 %add_ln813_5170"   --->   Operation 670 'add' 'add_ln813_5175' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 671 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5176 = add i16 %add_ln813_5175, i16 %add_ln813_5167"   --->   Operation 671 'add' 'add_ln813_5176' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 672 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5177 = add i16 %mult_V_2584, i16 %mult_V_2601"   --->   Operation 672 'add' 'add_ln813_5177' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 673 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5178 = add i16 %add_ln813_5177, i16 %mult_V_2567"   --->   Operation 673 'add' 'add_ln813_5178' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 674 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5179 = add i16 %mult_V_2612, i16 %mult_V_2617"   --->   Operation 674 'add' 'add_ln813_5179' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 675 [1/1] (0.78ns)   --->   "%add_ln813_5180 = add i16 %mult_V_2619, i16 %mult_V_2621"   --->   Operation 675 'add' 'add_ln813_5180' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 676 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5181 = add i16 %add_ln813_5180, i16 %add_ln813_5179"   --->   Operation 676 'add' 'add_ln813_5181' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 677 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5182 = add i16 %add_ln813_5181, i16 %add_ln813_5178"   --->   Operation 677 'add' 'add_ln813_5182' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 678 [1/1] (0.78ns)   --->   "%add_ln813_5183 = add i16 %mult_V_2633, i16 %mult_V_2638"   --->   Operation 678 'add' 'add_ln813_5183' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 679 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5185 = add i16 %add_ln813_5184, i16 %add_ln813_5183"   --->   Operation 679 'add' 'add_ln813_5185' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 680 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5186 = add i16 %mult_V_2666, i16 %mult_V_2680"   --->   Operation 680 'add' 'add_ln813_5186' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 681 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5188 = add i16 %add_ln813_5187, i16 %add_ln813_5186"   --->   Operation 681 'add' 'add_ln813_5188' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 682 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5189 = add i16 %add_ln813_5188, i16 %add_ln813_5185"   --->   Operation 682 'add' 'add_ln813_5189' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 683 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5190 = add i16 %add_ln813_5189, i16 %add_ln813_5182"   --->   Operation 683 'add' 'add_ln813_5190' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 684 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5191 = add i16 %mult_V_2549, i16 %mult_V_2555"   --->   Operation 684 'add' 'add_ln813_5191' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 685 [1/1] (0.78ns)   --->   "%add_ln813_5192 = add i16 %mult_V_2570, i16 %mult_V_2578"   --->   Operation 685 'add' 'add_ln813_5192' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 686 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5193 = add i16 %add_ln813_5192, i16 %add_ln813_5191"   --->   Operation 686 'add' 'add_ln813_5193' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 687 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5194 = add i16 %mult_V_2585, i16 %mult_V_2607"   --->   Operation 687 'add' 'add_ln813_5194' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 688 [1/1] (0.78ns)   --->   "%add_ln813_5195 = add i16 %mult_V_2620, i16 %mult_V_2640"   --->   Operation 688 'add' 'add_ln813_5195' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 689 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5196 = add i16 %add_ln813_5195, i16 %add_ln813_5194"   --->   Operation 689 'add' 'add_ln813_5196' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 690 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5197 = add i16 %add_ln813_5196, i16 %add_ln813_5193"   --->   Operation 690 'add' 'add_ln813_5197' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 691 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5205 = add i16 %add_ln813_5204, i16 %add_ln813_5197"   --->   Operation 691 'add' 'add_ln813_5205' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 692 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5206 = add i16 %mult_V_2561, i16 %mult_V_2575"   --->   Operation 692 'add' 'add_ln813_5206' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 693 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5207 = add i16 %add_ln813_5206, i16 %mult_V_2556"   --->   Operation 693 'add' 'add_ln813_5207' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 694 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5208 = add i16 %mult_V_2602, i16 %mult_V_2614"   --->   Operation 694 'add' 'add_ln813_5208' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 695 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5209 = add i16 %add_ln813_5208, i16 %mult_V_2595"   --->   Operation 695 'add' 'add_ln813_5209' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 696 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5210 = add i16 %add_ln813_5209, i16 %add_ln813_5207"   --->   Operation 696 'add' 'add_ln813_5210' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 697 [1/1] (0.78ns)   --->   "%add_ln813_5211 = add i16 %mult_V_2634, i16 %mult_V_2662"   --->   Operation 697 'add' 'add_ln813_5211' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 698 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5212 = add i16 %add_ln813_5211, i16 %mult_V_2617"   --->   Operation 698 'add' 'add_ln813_5212' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 699 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5213 = add i16 %mult_V_2697, i16 65376"   --->   Operation 699 'add' 'add_ln813_5213' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 700 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5214 = add i16 %add_ln813_5213, i16 %mult_V_2688"   --->   Operation 700 'add' 'add_ln813_5214' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 701 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5215 = add i16 %add_ln813_5214, i16 %add_ln813_5212"   --->   Operation 701 'add' 'add_ln813_5215' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 702 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5216 = add i16 %add_ln813_5215, i16 %add_ln813_5210"   --->   Operation 702 'add' 'add_ln813_5216' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 703 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5217 = add i16 %mult_V_2557, i16 %mult_V_2562"   --->   Operation 703 'add' 'add_ln813_5217' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 704 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5218 = add i16 %mult_V_2574, i16 %mult_V_2580"   --->   Operation 704 'add' 'add_ln813_5218' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 705 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5219 = add i16 %add_ln813_5218, i16 %mult_V_2572"   --->   Operation 705 'add' 'add_ln813_5219' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 706 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5220 = add i16 %add_ln813_5219, i16 %add_ln813_5217"   --->   Operation 706 'add' 'add_ln813_5220' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 707 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5221 = add i16 %mult_V_2586, i16 %mult_V_2597"   --->   Operation 707 'add' 'add_ln813_5221' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 708 [1/1] (0.78ns)   --->   "%add_ln813_5222 = add i16 %add_ln813_5043, i16 %mult_V_2603"   --->   Operation 708 'add' 'add_ln813_5222' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 709 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5223 = add i16 %add_ln813_5222, i16 %add_ln813_5221"   --->   Operation 709 'add' 'add_ln813_5223' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 710 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5224 = add i16 %add_ln813_5223, i16 %add_ln813_5220"   --->   Operation 710 'add' 'add_ln813_5224' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 711 [1/1] (0.78ns)   --->   "%add_ln813_5225 = add i16 %mult_V_2621, i16 %mult_V_2642"   --->   Operation 711 'add' 'add_ln813_5225' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 712 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5226 = add i16 %mult_V_2650, i16 %mult_V_2652"   --->   Operation 712 'add' 'add_ln813_5226' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 713 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5227 = add i16 %add_ln813_5226, i16 %mult_V_2643"   --->   Operation 713 'add' 'add_ln813_5227' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 714 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5228 = add i16 %add_ln813_5227, i16 %add_ln813_5225"   --->   Operation 714 'add' 'add_ln813_5228' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 715 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5234 = add i16 %add_ln813_5233, i16 %add_ln813_5228"   --->   Operation 715 'add' 'add_ln813_5234' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 716 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5235 = add i16 %add_ln813_5234, i16 %add_ln813_5224"   --->   Operation 716 'add' 'add_ln813_5235' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 717 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue i256 <undef>, i16 %add_ln813_5093" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 717 'insertvalue' 'mrv_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 718 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue i256 %mrv_i, i16 %add_ln813_5104" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 718 'insertvalue' 'mrv_1_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 719 [1/1] (0.00ns)   --->   "%mrv_2_i = insertvalue i256 %mrv_1_i, i16 %add_ln813_5051" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 719 'insertvalue' 'mrv_2_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 720 [1/1] (0.00ns)   --->   "%mrv_3_i = insertvalue i256 %mrv_2_i, i16 %add_ln813_5031" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 720 'insertvalue' 'mrv_3_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 721 [1/1] (0.00ns)   --->   "%mrv_4_i = insertvalue i256 %mrv_3_i, i16 %add_ln813_5117" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 721 'insertvalue' 'mrv_4_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 722 [1/1] (0.00ns)   --->   "%mrv_5_i = insertvalue i256 %mrv_4_i, i16 %add_ln813_5132" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 722 'insertvalue' 'mrv_5_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 723 [1/1] (0.00ns)   --->   "%mrv_6_i = insertvalue i256 %mrv_5_i, i16 %add_ln813_5144" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 723 'insertvalue' 'mrv_6_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 724 [1/1] (0.00ns)   --->   "%mrv_7_i = insertvalue i256 %mrv_6_i, i16 %add_ln813_5160" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 724 'insertvalue' 'mrv_7_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 725 [1/1] (0.00ns)   --->   "%mrv_8_i = insertvalue i256 %mrv_7_i, i16 %add_ln813_5176" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 725 'insertvalue' 'mrv_8_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 726 [1/1] (0.00ns)   --->   "%mrv_9_i = insertvalue i256 %mrv_8_i, i16 %add_ln813_5190" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 726 'insertvalue' 'mrv_9_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 727 [1/1] (0.00ns)   --->   "%mrv_10_i = insertvalue i256 %mrv_9_i, i16 %add_ln813_5205" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 727 'insertvalue' 'mrv_10_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 728 [1/1] (0.00ns)   --->   "%mrv_11_i = insertvalue i256 %mrv_10_i, i16 %add_ln813_5216" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 728 'insertvalue' 'mrv_11_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 729 [1/1] (0.00ns)   --->   "%mrv_12_i = insertvalue i256 %mrv_11_i, i16 %add_ln813_5040" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 729 'insertvalue' 'mrv_12_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 730 [1/1] (0.00ns)   --->   "%mrv_13_i = insertvalue i256 %mrv_12_i, i16 %add_ln813_5063" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 730 'insertvalue' 'mrv_13_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 731 [1/1] (0.00ns)   --->   "%mrv_14_i = insertvalue i256 %mrv_13_i, i16 %add_ln813_5075" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 731 'insertvalue' 'mrv_14_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 732 [1/1] (0.00ns)   --->   "%mrv_15_i = insertvalue i256 %mrv_14_i, i16 %add_ln813_5235" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 732 'insertvalue' 'mrv_15_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 733 [1/1] (0.00ns)   --->   "%ret_ln33 = ret i256 %mrv_15_i" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 733 'ret' 'ret_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.94ns
The critical path consists of the following:
	'load' operation ('a.V') on static variable 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5' [400]  (0 ns)
	'mul' operation ('mul_ln1270_47') [414]  (1.94 ns)

 <State 2>: 2.27ns
The critical path consists of the following:
	'load' operation ('a.V') on static variable 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6' [379]  (0 ns)
	'sub' operation ('r.V') [384]  (0.815 ns)
	'add' operation ('add_ln813_5046') [551]  (0.785 ns)
	'add' operation ('add_ln813_5047') [552]  (0 ns)
	'add' operation ('add_ln813_5050') [555]  (0.675 ns)

 <State 3>: 2.27ns
The critical path consists of the following:
	'sub' operation ('r.V') [108]  (0.809 ns)
	'add' operation ('add_ln813_5032') [537]  (0.785 ns)
	'add' operation ('add_ln813_5035') [540]  (0 ns)
	'add' operation ('add_ln813_5040') [545]  (0.675 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
