# ğŸ“˜ README â€“ Verilog Full Adder 8-bit (Saat KontrollÃ¼)

## ğŸ“– Proje HakkÄ±nda

Bu proje, **Verilog HDL** kullanarak clock (saat) kontrollÃ¼ bir **8-bit tam toplayÄ±cÄ± (full adder)** tasarÄ±mÄ± iÃ§erir.  
Toplama iÅŸlemi her clock sinyali geldiÄŸinde **1 bit** olacak ÅŸekilde yapÄ±lÄ±r. Bu yÃ¶ntem, donanÄ±msal olarak gerÃ§ekÃ§i ve anlaÅŸÄ±lmasÄ± kolay bir yaklaÅŸÄ±m sunar.

---

## ğŸ§© ModÃ¼l: Full_adder_8bit

### ğŸ¯ AmaÃ§
Verilen iki 8-bit sayÄ±yÄ± (A ve B) bir taÅŸÄ±ma (Cin) ile toplayarak:

- **SonuÃ§ (S)**
- **Her bit iÃ§in taÅŸÄ±ma deÄŸerleri (Cout)**

Ã¼retir.

---

## âš™ï¸ Ã‡alÄ±ÅŸma Prensibi

- Toplama iÅŸlemi bir sayaÃ§ (`i`) ile **bit bit** yapÄ±lÄ±r.
- Her clock (saat) kenarÄ±nda 1 bit toplanÄ±r.
- TaÅŸÄ±ma (carry) deÄŸeri, bir sonraki bit iÃ§in gÃ¼ncellenerek devam eder.
- Toplam **8 clock dÃ¶ngÃ¼sÃ¼nde** iÅŸlem tamamlanÄ±r.

---

## ğŸ“ DeÄŸiÅŸken AÃ§Ä±klamalarÄ±

| DeÄŸiÅŸken     | AÃ§Ä±klama                                  |
|--------------|--------------------------------------------|
| A, B         | Toplanacak 8-bit sayÄ± giriÅŸleri            |
| S            | 8-bitlik toplam sonucu                     |
| Cout         | Her bit iÃ§in oluÅŸan taÅŸÄ±ma deÄŸerleri (8-bit)|
| Cin_current  | O anki taÅŸÄ±ma (carry-in)                   |
| Cin_next     | Sonraki dÃ¶ngÃ¼ iÃ§in taÅŸÄ±ma deÄŸeri           |
| clk          | Saat (clock) sinyali                       |
| i            | Hangi bitin toplandÄ±ÄŸÄ±nÄ± belirten sayaÃ§    |

---

## â²ï¸ Saat DÃ¶ngÃ¼sÃ¼ (Clock Cycle)

- **Pozitif Kenar (posedge clk):**
  - `S[i]` ve `Cout[i]` hesaplanÄ±r.
  - `Cin_next` gÃ¼ncellenir.
- **Negatif Kenar (negedge clk):**
  - `Cin_current`, `Cin_next`â€™ten alÄ±nÄ±r. TaÅŸÄ±ma, bir sonraki dÃ¶ngÃ¼ iÃ§in hazÄ±r olur.

---

## ğŸ§ª Test Verileri

Kod iÃ§inde baÅŸlangÄ±Ã§ deÄŸerleri:

verilog
A = 8'b0000_0101;  // 5
B = 8'b1111_0011;  // 243



## ğŸ–¥ï¸ SimÃ¼lasyon

Kod, test benchâ€™e ihtiyaÃ§ duymadan kendi iÃ§inde test Ã§alÄ±ÅŸtÄ±rÄ±r.  
Ä°sterseniz aÅŸaÄŸÄ±daki gibi bir simÃ¼lasyon Ã§Ä±ktÄ±sÄ± eklerseniz sonucu gÃ¶rebilirsiniz:

verilog
if (i == 8) begin
  $display("A     = %b", A);
  $display("B     = %b", B);
  $display("Sum   = %b", S);
  $display("Cout  = %b", Cout);
  $finish;
end


ğŸ“š Ã–ÄŸrenme NotlarÄ±
Bu proje, 1-bit full adder mantÄ±ÄŸÄ±nÄ± 8-bitâ€™e geniÅŸletme fikrini temel alÄ±r.

TÃ¼m bitleri aynÄ± anda toplamak yerine clock ile sÄ±ralÄ± toplama, senkron devre mantÄ±ÄŸÄ±nÄ± anlamaya yardÄ±mcÄ± olur.

TaÅŸÄ±manÄ±n sÄ±ralÄ± iÅŸlenmesi iÃ§in Cin_current ve Cin_next kullanÄ±mÄ± Ã¶nemlidir.

---

# ğŸ“˜ README â€“ Verilog Full Adder 8-bit (Clock Controlled)

## ğŸ“– About the Project

This project includes a **clock-controlled 8-bit full adder** design using **Verilog HDL**.  
The addition is performed **1 bit at a time** on each clock signal. This method offers a hardware-realistic and easy-to-understand approach.

---

## ğŸ§© Module: Full_adder_8bit

### ğŸ¯ Purpose
To add two 8-bit numbers (A and B) along with an input carry (Cin), producing:

- **Result (S)**
- **Carry-out values (Cout) for each bit**

---

## âš™ï¸ Operating Principle

- The addition is performed **bit by bit** using a counter (`i`).
- On each clock edge, 1 bit is added.
- The carry value is updated for the next bit.
- The entire operation completes in **8 clock cycles**.

---

## ğŸ“ Variable Descriptions

| Variable     | Description                                 |
|--------------|---------------------------------------------|
| A, B         | 8-bit input numbers to be added             |
| S            | 8-bit sum result                            |
| Cout         | Carry-out values for each bit (8-bit)       |
| Cin_current  | Current carry-in                            |
| Cin_next     | Next carry value for the following cycle     |
| clk          | Clock signal                                |
| i            | Counter indicating which bit is being added |

---

## â²ï¸ Clock Cycle

- **Positive Edge (posedge clk):**
  - Computes `S[i]` and `Cout[i]`.
  - Updates `Cin_next`.
- **Negative Edge (negedge clk):**
  - Transfers `Cin_next` to `Cin_current`. The carry is now ready for the next cycle.

---

## ğŸ§ª Test Data

Initial values in the code:

```verilog
A = 8'b0000_0101;  // 5
B = 8'b1111_0011;  // 243


## ğŸ–¥ï¸ Simulation

The code can run self-tests without requiring a test bench.
You can add the following simulation output to see the results:


if (i == 8) begin
  $display("A     = %b", A);
  $display("B     = %b", B);
  $display("Sum   = %b", S);
  $display("Cout  = %b", Cout);
  $finish;
end


## ğŸ“š Learning Notes

- This project is based on the idea of **extending 1-bit full adder logic to 8-bit**.
- Instead of adding all bits at once, **sequential addition with the clock** helps understand synchronous circuit design.
- The use of **`Cin_current`** and **`Cin_next`** is crucial for sequential carry handling.



