<?xml version="1.0" encoding="UTF-8"?>
<module id="EVENT" HW_revision="" XML_version="1.0" description="Event Fabric Component Definition" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="setup_parser.xsd">
   <register acronym="CPUIRQSEL0" width="32" description="Output Selection for CPU Interrupt 0" id="CPUIRQSEL0" offset="0x0">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x4">
         <bitenum id="AON_GPIO_EDGE" value="4" token="Edge detect event from IOC. Configureded by the IOC:IOCFGn.EDGE_IRQ_EN and  IOC:IOCFGn.EDGE_DET settings" description="Edge detect event from IOC. Configureded by the IOC:IOCFGn.EDGE_IRQ_EN and  IOC:IOCFGn.EDGE_DET settings"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQSEL1" width="32" description="Output Selection for CPU Interrupt 1" id="CPUIRQSEL1" offset="0x4">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x9">
         <bitenum id="I2C_IRQ" value="9" token="Interrupt event from I2C" description="Interrupt event from I2C"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQSEL2" width="32" description="Output Selection for CPU Interrupt 2" id="CPUIRQSEL2" offset="0x8">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x1e">
         <bitenum id="RFC_CPE_1" value="30" token="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE1 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_1 event" description="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE1 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_1 event"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQSEL3" width="32" description="Output Selection for CPU Interrupt 3" id="CPUIRQSEL3" offset="0xc">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x1f">
         <bitenum id="PKA_IRQ" value="31" token="PKA Interrupt event" description="PKA Interrupt event"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQSEL4" width="32" description="Output Selection for CPU Interrupt 4" id="CPUIRQSEL4" offset="0x10">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x7">
         <bitenum id="AON_RTC_COMB" value="7" token="Event from AON_RTC, controlled by the AON_RTC:CTL.COMB_EV_MASK setting" description="Event from AON_RTC, controlled by the AON_RTC:CTL.COMB_EV_MASK setting"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQSEL5" width="32" description="Output Selection for CPU Interrupt 5" id="CPUIRQSEL5" offset="0x14">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x24">
         <bitenum id="UART0_COMB" value="36" token="UART0 combined interrupt, interrupt flags are found here UART0:MIS" description="UART0 combined interrupt, interrupt flags are found here UART0:MIS"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQSEL6" width="32" description="Output Selection for CPU Interrupt 6" id="CPUIRQSEL6" offset="0x18">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x1c">
         <bitenum id="AUX_SWEV0" value="28" token="AUX software event 0, triggered by AUX_EVCTL:SWEVSET.SWEV0, also available as AUX_EVENT0 AON wake up event.
MCU domain wakeup control AON_EVENT:MCUWUSEL

" description="AUX software event 0, triggered by AUX_EVCTL:SWEVSET.SWEV0, also available as AUX_EVENT0 AON wake up event.
MCU domain wakeup control AON_EVENT:MCUWUSEL

"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQSEL7" width="32" description="Output Selection for CPU Interrupt 7" id="CPUIRQSEL7" offset="0x1c">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x22">
         <bitenum id="SSI0_COMB" value="34" token="SSI0 combined interrupt, interrupt flags are found here SSI0:MIS" description="SSI0 combined interrupt, interrupt flags are found here SSI0:MIS"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQSEL8" width="32" description="Output Selection for CPU Interrupt 8" id="CPUIRQSEL8" offset="0x20">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x23">
         <bitenum id="SSI1_COMB" value="35" token="SSI1 combined interrupt, interrupt flags are found here SSI1:MIS" description="SSI1 combined interrupt, interrupt flags are found here SSI1:MIS"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQSEL9" width="32" description="Output Selection for CPU Interrupt 9" id="CPUIRQSEL9" offset="0x24">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x1b">
         <bitenum id="RFC_CPE_0" value="27" token="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE0 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_0 event" description="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE0 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_0 event"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQSEL10" width="32" description="Output Selection for CPU Interrupt 10" id="CPUIRQSEL10" offset="0x28">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x1a">
         <bitenum id="RFC_HW_COMB" value="26" token="Combined RFC hardware interrupt, corresponding flag is here RFC_DBELL:RFHWIFG" description="Combined RFC hardware interrupt, corresponding flag is here RFC_DBELL:RFHWIFG"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQSEL11" width="32" description="Output Selection for CPU Interrupt 11" id="CPUIRQSEL11" offset="0x2c">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x19">
         <bitenum id="RFC_CMD_ACK" value="25" token="RFC Doorbell Command Acknowledgement Interrupt, equvialent to RFC_DBELL:RFACKIFG.ACKFLAG" description="RFC Doorbell Command Acknowledgement Interrupt, equvialent to RFC_DBELL:RFACKIFG.ACKFLAG"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQSEL12" width="32" description="Output Selection for CPU Interrupt 12" id="CPUIRQSEL12" offset="0x30">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x8">
         <bitenum id="I2S_IRQ" value="8" token="Interrupt event from I2S" description="Interrupt event from I2S"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQSEL13" width="32" description="Output Selection for CPU Interrupt 13" id="CPUIRQSEL13" offset="0x34">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x1d">
         <bitenum id="AUX_SWEV1" value="29" token="AUX software event 1, triggered by AUX_EVCTL:SWEVSET.SWEV1, also available as AUX_EVENT2 AON wake up event.
MCU domain wakeup control AON_EVENT:MCUWUSEL

" description="AUX software event 1, triggered by AUX_EVCTL:SWEVSET.SWEV1, also available as AUX_EVENT2 AON wake up event.
MCU domain wakeup control AON_EVENT:MCUWUSEL

"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQSEL14" width="32" description="Output Selection for CPU Interrupt 14" id="CPUIRQSEL14" offset="0x38">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x18">
         <bitenum id="WDT_IRQ" value="24" token="Watchdog interrupt event, controlled by WDT:CTL.INTEN" description="Watchdog interrupt event, controlled by WDT:CTL.INTEN"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQSEL15" width="32" description="Output Selection for CPU Interrupt 15" id="CPUIRQSEL15" offset="0x3c">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x10">
         <bitenum id="GPT0A" value="16" token="GPT0A interrupt event, controlled by GPT0:TAMR" description="GPT0A interrupt event, controlled by GPT0:TAMR"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQSEL16" width="32" description="Output Selection for CPU Interrupt 16" id="CPUIRQSEL16" offset="0x40">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x11">
         <bitenum id="GPT0B" value="17" token="GPT0B interrupt event, controlled by GPT0:TBMR" description="GPT0B interrupt event, controlled by GPT0:TBMR"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQSEL17" width="32" description="Output Selection for CPU Interrupt 17" id="CPUIRQSEL17" offset="0x44">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x12">
         <bitenum id="GPT1A" value="18" token="GPT1A interrupt event, controlled by GPT1:TAMR" description="GPT1A interrupt event, controlled by GPT1:TAMR"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQSEL18" width="32" description="Output Selection for CPU Interrupt 18" id="CPUIRQSEL18" offset="0x48">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x13">
         <bitenum id="GPT1B" value="19" token="GPT1B interrupt event, controlled by GPT1:TBMR" description="GPT1B interrupt event, controlled by GPT1:TBMR"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQSEL19" width="32" description="Output Selection for CPU Interrupt 19" id="CPUIRQSEL19" offset="0x4c">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0xc">
         <bitenum id="GPT2A" value="12" token="GPT2A interrupt event, controlled by GPT2:TAMR" description="GPT2A interrupt event, controlled by GPT2:TAMR"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQSEL20" width="32" description="Output Selection for CPU Interrupt 20" id="CPUIRQSEL20" offset="0x50">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0xd">
         <bitenum id="GPT2B" value="13" token="GPT2B interrupt event, controlled by GPT2:TBMR" description="GPT2B interrupt event, controlled by GPT2:TBMR"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQSEL21" width="32" description="Output Selection for CPU Interrupt 21" id="CPUIRQSEL21" offset="0x54">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0xe">
         <bitenum id="GPT3A" value="14" token="GPT3A interrupt event, controlled by GPT3:TAMR" description="GPT3A interrupt event, controlled by GPT3:TAMR"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQSEL22" width="32" description="Output Selection for CPU Interrupt 22" id="CPUIRQSEL22" offset="0x58">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0xf">
         <bitenum id="GPT3B" value="15" token="GPT3B interrupt event, controlled by GPT3:TBMR" description="GPT3B interrupt event, controlled by GPT3:TBMR"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQSEL23" width="32" description="Output Selection for CPU Interrupt 23" id="CPUIRQSEL23" offset="0x5c">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x5d">
         <bitenum id="CRYPTO_RESULT_AVAIL_IRQ" value="93" token="CRYPTO result available interupt event, the corresponding flag is found here CRYPTO:IRQSTAT.RESULT_AVAIL. Controlled by CRYPTO:IRQSTAT.RESULT_AVAIL" description="CRYPTO result available interupt event, the corresponding flag is found here CRYPTO:IRQSTAT.RESULT_AVAIL. Controlled by CRYPTO:IRQSTAT.RESULT_AVAIL"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQSEL24" width="32" description="Output Selection for CPU Interrupt 24" id="CPUIRQSEL24" offset="0x60">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x27">
         <bitenum id="DMA_DONE_COMB" value="39" token="Combined DMA done, corresponding flags are here UDMA0:REQDONE " description="Combined DMA done, corresponding flags are here UDMA0:REQDONE "/>
      </bitfield>
   </register>
   <register acronym="CPUIRQSEL25" width="32" description="Output Selection for CPU Interrupt 25" id="CPUIRQSEL25" offset="0x64">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x26">
         <bitenum id="DMA_ERR" value="38" token="DMA bus error, corresponds to UDMA0:ERROR.STATUS" description="DMA bus error, corresponds to UDMA0:ERROR.STATUS"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQSEL26" width="32" description="Output Selection for CPU Interrupt 26" id="CPUIRQSEL26" offset="0x68">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x15">
         <bitenum id="FLASH" value="21" token="FLASH controller error event,  the status flags are FLASH:FEDACSTAT.FSM_DONE and FLASH:FEDACSTAT.RVF_INT" description="FLASH controller error event,  the status flags are FLASH:FEDACSTAT.FSM_DONE and FLASH:FEDACSTAT.RVF_INT"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQSEL27" width="32" description="Output Selection for CPU Interrupt 27" id="CPUIRQSEL27" offset="0x6c">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x64">
         <bitenum id="SWEV0" value="100" token="Software event 0, triggered by SWEV.SWEV0" description="Software event 0, triggered by SWEV.SWEV0"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQSEL28" width="32" description="Output Selection for CPU Interrupt 28" id="CPUIRQSEL28" offset="0x70">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0xb">
         <bitenum id="AUX_COMB" value="11" token="AUX combined event, the corresponding flag register is here AUX_EVCTL:EVTOMCUFLAGS" description="AUX combined event, the corresponding flag register is here AUX_EVCTL:EVTOMCUFLAGS"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQSEL29" width="32" description="Output Selection for CPU Interrupt 29" id="CPUIRQSEL29" offset="0x74">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x1">
         <bitenum id="AON_PROG0" value="1" token="AON programmable event 0. Event selected by AON_EVENT  MCU event selector, AON_EVENT:EVTOMCUSEL.AON_PROG0_EV" description="AON programmable event 0. Event selected by AON_EVENT  MCU event selector, AON_EVENT:EVTOMCUSEL.AON_PROG0_EV"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQSEL30" width="32" description="Output Selection for CPU Interrupt 30" id="CPUIRQSEL30" offset="0x78">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value

Writing any other value than values defined by a ENUM may result in undefined behavior.
" id="EV" resetval="0x0">
         <bitenum id="ALWAYS_ACTIVE" value="121" token="Always asserted" description="Always asserted"/>
         <bitenum id="AON_RTC_UPD" value="119" token="RTC periodic event controlled by AON_RTC:CTL.RTC_UPD_EN" description="RTC periodic event controlled by AON_RTC:CTL.RTC_UPD_EN"/>
         <bitenum id="AUX_OBSMUX0" value="114" token="Loopback of OBSMUX0 through AUX, corresponds to AUX_EVCTL:EVTOMCUFLAGS.MCU_OBSMUX0

" description="Loopback of OBSMUX0 through AUX, corresponds to AUX_EVCTL:EVTOMCUFLAGS.MCU_OBSMUX0

"/>
         <bitenum id="AUX_ADC_FIFO_ALMOST_FULL" value="113" token="AUX ADC FIFO watermark event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_FIFO_ALMOST_FULL" description="AUX ADC FIFO watermark event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_FIFO_ALMOST_FULL"/>
         <bitenum id="AUX_ADC_DONE" value="112" token="AUX ADC done, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_DONE" description="AUX ADC done, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_DONE"/>
         <bitenum id="AUX_SMPH_AUTOTAKE_DONE" value="111" token="Autotake event from AUX semaphore, configured by AUX_SMPH:AUTOTAKE" description="Autotake event from AUX semaphore, configured by AUX_SMPH:AUTOTAKE"/>
         <bitenum id="AUX_TIMER1_EV" value="110" token="AUX timer 1 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER1_EV" description="AUX timer 1 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER1_EV"/>
         <bitenum id="AUX_TIMER0_EV" value="109" token="AUX timer 0 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER0_EV" description="AUX timer 0 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER0_EV"/>
         <bitenum id="AUX_TDC_DONE" value="108" token="AUX TDC measurement done event, corresponds to the flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TDC_DONE and the AUX_TDC status AUX_TDC:STAT.DONE" description="AUX TDC measurement done event, corresponds to the flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TDC_DONE and the AUX_TDC status AUX_TDC:STAT.DONE"/>
         <bitenum id="AUX_COMPB" value="107" token="AUX Compare B event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPB" description="AUX Compare B event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPB"/>
         <bitenum id="AUX_AON_WU_EV" value="105" token="AON wakeup event, the corresponding flag is here AUX_EVCTL:EVTOMCUFLAGS.AUX_WU_EV" description="AON wakeup event, the corresponding flag is here AUX_EVCTL:EVTOMCUFLAGS.AUX_WU_EV"/>
         <bitenum id="CRYPTO_DMA_DONE_IRQ" value="94" token="CRYPTO DMA input done event, the correspondingg flag is CRYPTO:IRQSTAT.DMA_IN_DONE. Controlled by CRYPTO:IRQEN.DMA_IN_DONE" description="CRYPTO DMA input done event, the correspondingg flag is CRYPTO:IRQSTAT.DMA_IN_DONE. Controlled by CRYPTO:IRQEN.DMA_IN_DONE"/>
         <bitenum id="AUX_TIMER2_PULSE" value="60" token="AUX Timer2 pulse, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_PULSE" description="AUX Timer2 pulse, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_PULSE"/>
         <bitenum id="AUX_TIMER2_EV3" value="59" token="AUX Timer2 event 3, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV3" description="AUX Timer2 event 3, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV3"/>
         <bitenum id="AUX_TIMER2_EV2" value="58" token="AUX Timer2 event 2, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV2" description="AUX Timer2 event 2, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV2"/>
         <bitenum id="AUX_TIMER2_EV1" value="57" token="AUX Timer2 event 1, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV1" description="AUX Timer2 event 1, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV1"/>
         <bitenum id="AUX_TIMER2_EV0" value="56" token="AUX Timer2 event 0, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV0" description="AUX Timer2 event 0, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV0"/>
         <bitenum id="DMA_CH18_DONE" value="22" token="DMA done for software tiggered UDMA channel 18, see UDMA0:SOFTREQ" description="DMA done for software tiggered UDMA channel 18, see UDMA0:SOFTREQ"/>
         <bitenum id="DMA_CH0_DONE" value="20" token="DMA done for software tiggered UDMA channel 0, see UDMA0:SOFTREQ" description="DMA done for software tiggered UDMA channel 0, see UDMA0:SOFTREQ"/>
         <bitenum id="AON_AUX_SWEV0" value="10" token="AUX Software event 0, AUX_EVCTL:SWEVSET.SWEV0" description="AUX Software event 0, AUX_EVCTL:SWEVSET.SWEV0"/>
         <bitenum id="I2S_IRQ" value="8" token="Interrupt event from I2S" description="Interrupt event from I2S"/>
         <bitenum id="AON_PROG2" value="3" token="AON programmable event 2. Event selected by AON_EVENT MCU event selector, AON_EVENT:EVTOMCUSEL.AON_PROG2_EV" description="AON programmable event 2. Event selected by AON_EVENT MCU event selector, AON_EVENT:EVTOMCUSEL.AON_PROG2_EV"/>
         <bitenum id="AON_PROG1" value="2" token="AON programmable event 1. Event selected by AON_EVENT MCU event selector, AON_EVENT:EVTOMCUSEL.AON_PROG1_EV" description="AON programmable event 1. Event selected by AON_EVENT MCU event selector, AON_EVENT:EVTOMCUSEL.AON_PROG1_EV"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQSEL31" width="32" description="Output Selection for CPU Interrupt 31" id="CPUIRQSEL31" offset="0x7c">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x6a">
         <bitenum id="AUX_COMPA" value="106" token="AUX Compare A event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPA" description="AUX Compare A event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPA"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQSEL32" width="32" description="Output Selection for CPU Interrupt 32" id="CPUIRQSEL32" offset="0x80">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x73">
         <bitenum id="AUX_ADC_IRQ" value="115" token="AUX ADC interrupt event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_IRQ. Status flags are found here AUX_EVCTL:EVTOMCUFLAGS" description="AUX ADC interrupt event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_IRQ. Status flags are found here AUX_EVCTL:EVTOMCUFLAGS"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQSEL33" width="32" description="Output Selection for CPU Interrupt 33" id="CPUIRQSEL33" offset="0x84">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x68">
         <bitenum id="TRNG_IRQ" value="104" token="TRNG Interrupt event, controlled by TRNG:IRQEN.EN" description="TRNG Interrupt event, controlled by TRNG:IRQEN.EN"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQSEL34" width="32" description="Output Selection for CPU Interrupt 34" id="CPUIRQSEL34" offset="0x88">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x6">
         <bitenum id="OSC_COMB" value="6" token="Combined event from Oscillator control" description="Combined event from Oscillator control"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQSEL35" width="32" description="Output Selection for CPU Interrupt 35" id="CPUIRQSEL35" offset="0x8c">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x38">
         <bitenum id="AUX_TIMER2_EV0" value="56" token="AUX Timer2 event 0, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV0" description="AUX Timer2 event 0, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV0"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQSEL36" width="32" description="Output Selection for CPU Interrupt 36" id="CPUIRQSEL36" offset="0x90">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x25">
         <bitenum id="UART1_COMB" value="37" token="UART1 combined interrupt, interrupt flags are found here UART1:MIS" description="UART1 combined interrupt, interrupt flags are found here UART1:MIS"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQSEL37" width="32" description="Output Selection for CPU Interrupt 37" id="CPUIRQSEL37" offset="0x94">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x5">
         <bitenum id="BATMON_COMB" value="5" token="Combined event from battery monitor" description="Combined event from battery monitor"/>
      </bitfield>
   </register>
   <register acronym="RFCSEL0" width="32" description="Output Selection for RFC Event 0" id="RFCSEL0" offset="0x100">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x3d">
         <bitenum id="GPT0A_CMP" value="61" token="GPT0A compare event. Configured by GPT0:TAMR.TCACT" description="GPT0A compare event. Configured by GPT0:TAMR.TCACT"/>
      </bitfield>
   </register>
   <register acronym="RFCSEL1" width="32" description="Output Selection for RFC Event 1" id="RFCSEL1" offset="0x104">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x3e">
         <bitenum id="GPT0B_CMP" value="62" token="GPT0B compare event. Configured by GPT0:TBMR.TCACT" description="GPT0B compare event. Configured by GPT0:TBMR.TCACT"/>
      </bitfield>
   </register>
   <register acronym="RFCSEL2" width="32" description="Output Selection for RFC Event 2" id="RFCSEL2" offset="0x108">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x3f">
         <bitenum id="GPT1A_CMP" value="63" token="GPT1A compare event. Configured by GPT1:TAMR.TCACT" description="GPT1A compare event. Configured by GPT1:TAMR.TCACT"/>
      </bitfield>
   </register>
   <register acronym="RFCSEL3" width="32" description="Output Selection for RFC Event 3" id="RFCSEL3" offset="0x10c">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x40">
         <bitenum id="GPT1B_CMP" value="64" token="GPT1B compare event. Configured by GPT1:TBMR.TCACT" description="GPT1B compare event. Configured by GPT1:TBMR.TCACT"/>
      </bitfield>
   </register>
   <register acronym="RFCSEL4" width="32" description="Output Selection for RFC Event 4" id="RFCSEL4" offset="0x110">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x41">
         <bitenum id="GPT2A_CMP" value="65" token="GPT2A compare event. Configured by GPT2:TAMR.TCACT" description="GPT2A compare event. Configured by GPT2:TAMR.TCACT"/>
      </bitfield>
   </register>
   <register acronym="RFCSEL5" width="32" description="Output Selection for RFC Event 5" id="RFCSEL5" offset="0x114">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x42">
         <bitenum id="GPT2B_CMP" value="66" token="GPT2B compare event. Configured by GPT2:TBMR.TCACT" description="GPT2B compare event. Configured by GPT2:TBMR.TCACT"/>
      </bitfield>
   </register>
   <register acronym="RFCSEL6" width="32" description="Output Selection for RFC Event 6" id="RFCSEL6" offset="0x118">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x43">
         <bitenum id="GPT3A_CMP" value="67" token="GPT3A compare event. Configured by GPT3:TAMR.TCACT" description="GPT3A compare event. Configured by GPT3:TAMR.TCACT"/>
      </bitfield>
   </register>
   <register acronym="RFCSEL7" width="32" description="Output Selection for RFC Event 7" id="RFCSEL7" offset="0x11c">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x44">
         <bitenum id="GPT3B_CMP" value="68" token="GPT3B compare event. Configured by GPT3:TBMR.TCACT" description="GPT3B compare event. Configured by GPT3:TBMR.TCACT"/>
      </bitfield>
   </register>
   <register acronym="RFCSEL8" width="32" description="Output Selection for RFC Event 8" id="RFCSEL8" offset="0x120">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x77">
         <bitenum id="AON_RTC_UPD" value="119" token="RTC periodic event controlled by AON_RTC:CTL.RTC_UPD_EN" description="RTC periodic event controlled by AON_RTC:CTL.RTC_UPD_EN"/>
      </bitfield>
   </register>
   <register acronym="RFCSEL9" width="32" description="Output Selection for RFC Event 9" id="RFCSEL9" offset="0x124">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value

Writing any other value than values defined by a ENUM may result in undefined behavior.
" id="EV" resetval="0x2">
         <bitenum id="ALWAYS_ACTIVE" value="121" token="Always asserted" description="Always asserted"/>
         <bitenum id="AUX_ADC_IRQ" value="115" token="AUX ADC interrupt event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_IRQ. Status flags are found here AUX_EVCTL:EVTOMCUFLAGS" description="AUX ADC interrupt event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_IRQ. Status flags are found here AUX_EVCTL:EVTOMCUFLAGS"/>
         <bitenum id="AUX_OBSMUX0" value="114" token="Loopback of OBSMUX0 through AUX, corresponds to AUX_EVCTL:EVTOMCUFLAGS.MCU_OBSMUX0

" description="Loopback of OBSMUX0 through AUX, corresponds to AUX_EVCTL:EVTOMCUFLAGS.MCU_OBSMUX0

"/>
         <bitenum id="AUX_ADC_FIFO_ALMOST_FULL" value="113" token="AUX ADC FIFO watermark event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_FIFO_ALMOST_FULL" description="AUX ADC FIFO watermark event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_FIFO_ALMOST_FULL"/>
         <bitenum id="AUX_ADC_DONE" value="112" token="AUX ADC done, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_DONE" description="AUX ADC done, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_DONE"/>
         <bitenum id="AUX_SMPH_AUTOTAKE_DONE" value="111" token="Autotake event from AUX semaphore, configured by AUX_SMPH:AUTOTAKE" description="Autotake event from AUX semaphore, configured by AUX_SMPH:AUTOTAKE"/>
         <bitenum id="AUX_TIMER1_EV" value="110" token="AUX timer 1 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER1_EV" description="AUX timer 1 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER1_EV"/>
         <bitenum id="AUX_TIMER0_EV" value="109" token="AUX timer 0 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER0_EV" description="AUX timer 0 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER0_EV"/>
         <bitenum id="AUX_TDC_DONE" value="108" token="AUX TDC measurement done event, corresponds to the flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TDC_DONE and the AUX_TDC status AUX_TDC:STAT.DONE" description="AUX TDC measurement done event, corresponds to the flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TDC_DONE and the AUX_TDC status AUX_TDC:STAT.DONE"/>
         <bitenum id="AUX_COMPB" value="107" token="AUX Compare B event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPB" description="AUX Compare B event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPB"/>
         <bitenum id="AUX_COMPA" value="106" token="AUX Compare A event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPA" description="AUX Compare A event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPA"/>
         <bitenum id="AUX_AON_WU_EV" value="105" token="AON wakeup event, the corresponding flag is here AUX_EVCTL:EVTOMCUFLAGS.AUX_WU_EV" description="AON wakeup event, the corresponding flag is here AUX_EVCTL:EVTOMCUFLAGS.AUX_WU_EV"/>
         <bitenum id="SWEV1" value="101" token="Software event 1, triggered by SWEV.SWEV1" description="Software event 1, triggered by SWEV.SWEV1"/>
         <bitenum id="SWEV0" value="100" token="Software event 0, triggered by SWEV.SWEV0" description="Software event 0, triggered by SWEV.SWEV0"/>
         <bitenum id="CRYPTO_RESULT_AVAIL_IRQ" value="93" token="CRYPTO result available interupt event, the corresponding flag is found here CRYPTO:IRQSTAT.RESULT_AVAIL. Controlled by CRYPTO:IRQSTAT.RESULT_AVAIL" description="CRYPTO result available interupt event, the corresponding flag is found here CRYPTO:IRQSTAT.RESULT_AVAIL. Controlled by CRYPTO:IRQSTAT.RESULT_AVAIL"/>
         <bitenum id="AUX_TIMER2_PULSE" value="60" token="AUX Timer2 pulse, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_PULSE" description="AUX Timer2 pulse, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_PULSE"/>
         <bitenum id="AUX_TIMER2_EV3" value="59" token="AUX Timer2 event 3, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV3" description="AUX Timer2 event 3, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV3"/>
         <bitenum id="AUX_TIMER2_EV2" value="58" token="AUX Timer2 event 2, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV2" description="AUX Timer2 event 2, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV2"/>
         <bitenum id="AUX_TIMER2_EV1" value="57" token="AUX Timer2 event 1, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV1" description="AUX Timer2 event 1, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV1"/>
         <bitenum id="AUX_TIMER2_EV0" value="56" token="AUX Timer2 event 0, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV0" description="AUX Timer2 event 0, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV0"/>
         <bitenum id="DMA_DONE_COMB" value="39" token="Combined DMA done, corresponding flags are here UDMA0:REQDONE " description="Combined DMA done, corresponding flags are here UDMA0:REQDONE "/>
         <bitenum id="UART1_COMB" value="37" token="UART1 combined interrupt, interrupt flags are found here UART1:MIS" description="UART1 combined interrupt, interrupt flags are found here UART1:MIS"/>
         <bitenum id="UART0_COMB" value="36" token="UART0 combined interrupt, interrupt flags are found here UART0:MIS" description="UART0 combined interrupt, interrupt flags are found here UART0:MIS"/>
         <bitenum id="SSI1_COMB" value="35" token="SSI1 combined interrupt, interrupt flags are found here SSI1:MIS" description="SSI1 combined interrupt, interrupt flags are found here SSI1:MIS"/>
         <bitenum id="SSI0_COMB" value="34" token="SSI0 combined interrupt, interrupt flags are found here SSI0:MIS" description="SSI0 combined interrupt, interrupt flags are found here SSI0:MIS"/>
         <bitenum id="WDT_IRQ" value="24" token="Watchdog interrupt event, controlled by WDT:CTL.INTEN" description="Watchdog interrupt event, controlled by WDT:CTL.INTEN"/>
         <bitenum id="AON_AUX_SWEV0" value="10" token="AUX Software event 0, AUX_EVCTL:SWEVSET.SWEV0" description="AUX Software event 0, AUX_EVCTL:SWEVSET.SWEV0"/>
         <bitenum id="I2S_IRQ" value="8" token="Interrupt event from I2S" description="Interrupt event from I2S"/>
         <bitenum id="AON_PROG1" value="2" token="AON programmable event 1. Event selected by AON_EVENT MCU event selector, AON_EVENT:EVTOMCUSEL.AON_PROG1_EV" description="AON programmable event 1. Event selected by AON_EVENT MCU event selector, AON_EVENT:EVTOMCUSEL.AON_PROG1_EV"/>
         <bitenum id="AON_PROG0" value="1" token="AON programmable event 0. Event selected by AON_EVENT  MCU event selector, AON_EVENT:EVTOMCUSEL.AON_PROG0_EV" description="AON programmable event 0. Event selected by AON_EVENT  MCU event selector, AON_EVENT:EVTOMCUSEL.AON_PROG0_EV"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="GPT0ACAPTSEL" width="32" description="Output Selection for GPT0 0" id="GPT0ACAPTSEL" offset="0x200">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value

Writing any other value than values defined by a ENUM may result in undefined behavior.
" id="EV" resetval="0x55">
         <bitenum id="ALWAYS_ACTIVE" value="121" token="Always asserted" description="Always asserted"/>
         <bitenum id="AON_RTC_UPD" value="119" token="RTC periodic event controlled by AON_RTC:CTL.RTC_UPD_EN" description="RTC periodic event controlled by AON_RTC:CTL.RTC_UPD_EN"/>
         <bitenum id="AUX_ADC_IRQ" value="115" token="AUX ADC interrupt event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_IRQ. Status flags are found here AUX_EVCTL:EVTOMCUFLAGS" description="AUX ADC interrupt event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_IRQ. Status flags are found here AUX_EVCTL:EVTOMCUFLAGS"/>
         <bitenum id="AUX_OBSMUX0" value="114" token="Loopback of OBSMUX0 through AUX, corresponds to AUX_EVCTL:EVTOMCUFLAGS.MCU_OBSMUX0

" description="Loopback of OBSMUX0 through AUX, corresponds to AUX_EVCTL:EVTOMCUFLAGS.MCU_OBSMUX0

"/>
         <bitenum id="AUX_ADC_FIFO_ALMOST_FULL" value="113" token="AUX ADC FIFO watermark event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_FIFO_ALMOST_FULL" description="AUX ADC FIFO watermark event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_FIFO_ALMOST_FULL"/>
         <bitenum id="AUX_ADC_DONE" value="112" token="AUX ADC done, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_DONE" description="AUX ADC done, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_DONE"/>
         <bitenum id="AUX_SMPH_AUTOTAKE_DONE" value="111" token="Autotake event from AUX semaphore, configured by AUX_SMPH:AUTOTAKE" description="Autotake event from AUX semaphore, configured by AUX_SMPH:AUTOTAKE"/>
         <bitenum id="AUX_TIMER1_EV" value="110" token="AUX timer 1 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER1_EV" description="AUX timer 1 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER1_EV"/>
         <bitenum id="AUX_TIMER0_EV" value="109" token="AUX timer 0 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER0_EV" description="AUX timer 0 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER0_EV"/>
         <bitenum id="AUX_TDC_DONE" value="108" token="AUX TDC measurement done event, corresponds to the flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TDC_DONE and the AUX_TDC status AUX_TDC:STAT.DONE" description="AUX TDC measurement done event, corresponds to the flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TDC_DONE and the AUX_TDC status AUX_TDC:STAT.DONE"/>
         <bitenum id="AUX_COMPB" value="107" token="AUX Compare B event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPB" description="AUX Compare B event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPB"/>
         <bitenum id="AUX_COMPA" value="106" token="AUX Compare A event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPA" description="AUX Compare A event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPA"/>
         <bitenum id="AUX_AON_WU_EV" value="105" token="AON wakeup event, the corresponding flag is here AUX_EVCTL:EVTOMCUFLAGS.AUX_WU_EV" description="AON wakeup event, the corresponding flag is here AUX_EVCTL:EVTOMCUFLAGS.AUX_WU_EV"/>
         <bitenum id="PORT_EVENT1" value="86" token="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT1 wil be routed here." description="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT1 wil be routed here."/>
         <bitenum id="PORT_EVENT0" value="85" token="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT0 wil be routed here. " description="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT0 wil be routed here. "/>
         <bitenum id="GPT3B_CMP" value="68" token="GPT3B compare event. Configured by GPT3:TBMR.TCACT" description="GPT3B compare event. Configured by GPT3:TBMR.TCACT"/>
         <bitenum id="GPT3A_CMP" value="67" token="GPT3A compare event. Configured by GPT3:TAMR.TCACT" description="GPT3A compare event. Configured by GPT3:TAMR.TCACT"/>
         <bitenum id="GPT2B_CMP" value="66" token="GPT2B compare event. Configured by GPT2:TBMR.TCACT" description="GPT2B compare event. Configured by GPT2:TBMR.TCACT"/>
         <bitenum id="GPT2A_CMP" value="65" token="GPT2A compare event. Configured by GPT2:TAMR.TCACT" description="GPT2A compare event. Configured by GPT2:TAMR.TCACT"/>
         <bitenum id="GPT1B_CMP" value="64" token="GPT1B compare event. Configured by GPT1:TBMR.TCACT" description="GPT1B compare event. Configured by GPT1:TBMR.TCACT"/>
         <bitenum id="GPT1A_CMP" value="63" token="GPT1A compare event. Configured by GPT1:TAMR.TCACT" description="GPT1A compare event. Configured by GPT1:TAMR.TCACT"/>
         <bitenum id="GPT0B_CMP" value="62" token="GPT0B compare event. Configured by GPT0:TBMR.TCACT" description="GPT0B compare event. Configured by GPT0:TBMR.TCACT"/>
         <bitenum id="GPT0A_CMP" value="61" token="GPT0A compare event. Configured by GPT0:TAMR.TCACT" description="GPT0A compare event. Configured by GPT0:TAMR.TCACT"/>
         <bitenum id="AUX_TIMER2_PULSE" value="60" token="AUX Timer2 pulse, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_PULSE" description="AUX Timer2 pulse, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_PULSE"/>
         <bitenum id="AUX_TIMER2_EV3" value="59" token="AUX Timer2 event 3, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV3" description="AUX Timer2 event 3, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV3"/>
         <bitenum id="AUX_TIMER2_EV2" value="58" token="AUX Timer2 event 2, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV2" description="AUX Timer2 event 2, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV2"/>
         <bitenum id="AUX_TIMER2_EV1" value="57" token="AUX Timer2 event 1, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV1" description="AUX Timer2 event 1, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV1"/>
         <bitenum id="AUX_TIMER2_EV0" value="56" token="AUX Timer2 event 0, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV0" description="AUX Timer2 event 0, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV0"/>
         <bitenum id="UART1_COMB" value="37" token="UART1 combined interrupt, interrupt flags are found here UART1:MIS" description="UART1 combined interrupt, interrupt flags are found here UART1:MIS"/>
         <bitenum id="UART0_COMB" value="36" token="UART0 combined interrupt, interrupt flags are found here UART0:MIS" description="UART0 combined interrupt, interrupt flags are found here UART0:MIS"/>
         <bitenum id="SSI1_COMB" value="35" token="SSI1 combined interrupt, interrupt flags are found here SSI1:MIS" description="SSI1 combined interrupt, interrupt flags are found here SSI1:MIS"/>
         <bitenum id="SSI0_COMB" value="34" token="SSI0 combined interrupt, interrupt flags are found here SSI0:MIS" description="SSI0 combined interrupt, interrupt flags are found here SSI0:MIS"/>
         <bitenum id="RFC_CPE_1" value="30" token="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE1 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_1 event" description="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE1 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_1 event"/>
         <bitenum id="RFC_CPE_0" value="27" token="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE0 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_0 event" description="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE0 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_0 event"/>
         <bitenum id="RFC_HW_COMB" value="26" token="Combined RFC hardware interrupt, corresponding flag is here RFC_DBELL:RFHWIFG" description="Combined RFC hardware interrupt, corresponding flag is here RFC_DBELL:RFHWIFG"/>
         <bitenum id="RFC_CMD_ACK" value="25" token="RFC Doorbell Command Acknowledgement Interrupt, equvialent to RFC_DBELL:RFACKIFG.ACKFLAG" description="RFC Doorbell Command Acknowledgement Interrupt, equvialent to RFC_DBELL:RFACKIFG.ACKFLAG"/>
         <bitenum id="FLASH" value="21" token="FLASH controller error event,  the status flags are FLASH:FEDACSTAT.FSM_DONE and FLASH:FEDACSTAT.RVF_INT" description="FLASH controller error event,  the status flags are FLASH:FEDACSTAT.FSM_DONE and FLASH:FEDACSTAT.RVF_INT"/>
         <bitenum id="AUX_COMB" value="11" token="AUX combined event, the corresponding flag register is here AUX_EVCTL:EVTOMCUFLAGS" description="AUX combined event, the corresponding flag register is here AUX_EVCTL:EVTOMCUFLAGS"/>
         <bitenum id="I2C_IRQ" value="9" token="Interrupt event from I2C" description="Interrupt event from I2C"/>
         <bitenum id="AON_RTC_COMB" value="7" token="Event from AON_RTC, controlled by the AON_RTC:CTL.COMB_EV_MASK setting" description="Event from AON_RTC, controlled by the AON_RTC:CTL.COMB_EV_MASK setting"/>
         <bitenum id="OSC_COMB" value="6" token="Combined event from Oscillator control" description="Combined event from Oscillator control"/>
         <bitenum id="BATMON_COMB" value="5" token="Combined event from battery monitor" description="Combined event from battery monitor"/>
         <bitenum id="AON_GPIO_EDGE" value="4" token="Edge detect event from IOC. Configureded by the IOC:IOCFGn.EDGE_IRQ_EN and  IOC:IOCFGn.EDGE_DET settings" description="Edge detect event from IOC. Configureded by the IOC:IOCFGn.EDGE_IRQ_EN and  IOC:IOCFGn.EDGE_DET settings"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="GPT0BCAPTSEL" width="32" description="Output Selection for GPT0 1" id="GPT0BCAPTSEL" offset="0x204">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value

Writing any other value than values defined by a ENUM may result in undefined behavior.
" id="EV" resetval="0x56">
         <bitenum id="ALWAYS_ACTIVE" value="121" token="Always asserted" description="Always asserted"/>
         <bitenum id="AON_RTC_UPD" value="119" token="RTC periodic event controlled by AON_RTC:CTL.RTC_UPD_EN" description="RTC periodic event controlled by AON_RTC:CTL.RTC_UPD_EN"/>
         <bitenum id="AUX_ADC_IRQ" value="115" token="AUX ADC interrupt event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_IRQ. Status flags are found here AUX_EVCTL:EVTOMCUFLAGS" description="AUX ADC interrupt event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_IRQ. Status flags are found here AUX_EVCTL:EVTOMCUFLAGS"/>
         <bitenum id="AUX_OBSMUX0" value="114" token="Loopback of OBSMUX0 through AUX, corresponds to AUX_EVCTL:EVTOMCUFLAGS.MCU_OBSMUX0

" description="Loopback of OBSMUX0 through AUX, corresponds to AUX_EVCTL:EVTOMCUFLAGS.MCU_OBSMUX0

"/>
         <bitenum id="AUX_ADC_FIFO_ALMOST_FULL" value="113" token="AUX ADC FIFO watermark event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_FIFO_ALMOST_FULL" description="AUX ADC FIFO watermark event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_FIFO_ALMOST_FULL"/>
         <bitenum id="AUX_ADC_DONE" value="112" token="AUX ADC done, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_DONE" description="AUX ADC done, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_DONE"/>
         <bitenum id="AUX_SMPH_AUTOTAKE_DONE" value="111" token="Autotake event from AUX semaphore, configured by AUX_SMPH:AUTOTAKE" description="Autotake event from AUX semaphore, configured by AUX_SMPH:AUTOTAKE"/>
         <bitenum id="AUX_TIMER1_EV" value="110" token="AUX timer 1 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER1_EV" description="AUX timer 1 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER1_EV"/>
         <bitenum id="AUX_TIMER0_EV" value="109" token="AUX timer 0 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER0_EV" description="AUX timer 0 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER0_EV"/>
         <bitenum id="AUX_TDC_DONE" value="108" token="AUX TDC measurement done event, corresponds to the flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TDC_DONE and the AUX_TDC status AUX_TDC:STAT.DONE" description="AUX TDC measurement done event, corresponds to the flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TDC_DONE and the AUX_TDC status AUX_TDC:STAT.DONE"/>
         <bitenum id="AUX_COMPB" value="107" token="AUX Compare B event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPB" description="AUX Compare B event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPB"/>
         <bitenum id="AUX_COMPA" value="106" token="AUX Compare A event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPA" description="AUX Compare A event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPA"/>
         <bitenum id="AUX_AON_WU_EV" value="105" token="AON wakeup event, the corresponding flag is here AUX_EVCTL:EVTOMCUFLAGS.AUX_WU_EV" description="AON wakeup event, the corresponding flag is here AUX_EVCTL:EVTOMCUFLAGS.AUX_WU_EV"/>
         <bitenum id="PORT_EVENT1" value="86" token="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT1 wil be routed here." description="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT1 wil be routed here."/>
         <bitenum id="PORT_EVENT0" value="85" token="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT0 wil be routed here. " description="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT0 wil be routed here. "/>
         <bitenum id="GPT3B_CMP" value="68" token="GPT3B compare event. Configured by GPT3:TBMR.TCACT" description="GPT3B compare event. Configured by GPT3:TBMR.TCACT"/>
         <bitenum id="GPT3A_CMP" value="67" token="GPT3A compare event. Configured by GPT3:TAMR.TCACT" description="GPT3A compare event. Configured by GPT3:TAMR.TCACT"/>
         <bitenum id="GPT2B_CMP" value="66" token="GPT2B compare event. Configured by GPT2:TBMR.TCACT" description="GPT2B compare event. Configured by GPT2:TBMR.TCACT"/>
         <bitenum id="GPT2A_CMP" value="65" token="GPT2A compare event. Configured by GPT2:TAMR.TCACT" description="GPT2A compare event. Configured by GPT2:TAMR.TCACT"/>
         <bitenum id="GPT1B_CMP" value="64" token="GPT1B compare event. Configured by GPT1:TBMR.TCACT" description="GPT1B compare event. Configured by GPT1:TBMR.TCACT"/>
         <bitenum id="GPT1A_CMP" value="63" token="GPT1A compare event. Configured by GPT1:TAMR.TCACT" description="GPT1A compare event. Configured by GPT1:TAMR.TCACT"/>
         <bitenum id="GPT0B_CMP" value="62" token="GPT0B compare event. Configured by GPT0:TBMR.TCACT" description="GPT0B compare event. Configured by GPT0:TBMR.TCACT"/>
         <bitenum id="GPT0A_CMP" value="61" token="GPT0A compare event. Configured by GPT0:TAMR.TCACT" description="GPT0A compare event. Configured by GPT0:TAMR.TCACT"/>
         <bitenum id="AUX_TIMER2_PULSE" value="60" token="AUX Timer2 pulse, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_PULSE" description="AUX Timer2 pulse, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_PULSE"/>
         <bitenum id="AUX_TIMER2_EV3" value="59" token="AUX Timer2 event 3, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV3" description="AUX Timer2 event 3, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV3"/>
         <bitenum id="AUX_TIMER2_EV2" value="58" token="AUX Timer2 event 2, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV2" description="AUX Timer2 event 2, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV2"/>
         <bitenum id="AUX_TIMER2_EV1" value="57" token="AUX Timer2 event 1, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV1" description="AUX Timer2 event 1, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV1"/>
         <bitenum id="AUX_TIMER2_EV0" value="56" token="AUX Timer2 event 0, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV0" description="AUX Timer2 event 0, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV0"/>
         <bitenum id="UART1_COMB" value="37" token="UART1 combined interrupt, interrupt flags are found here UART1:MIS" description="UART1 combined interrupt, interrupt flags are found here UART1:MIS"/>
         <bitenum id="UART0_COMB" value="36" token="UART0 combined interrupt, interrupt flags are found here UART0:MIS" description="UART0 combined interrupt, interrupt flags are found here UART0:MIS"/>
         <bitenum id="SSI1_COMB" value="35" token="SSI1 combined interrupt, interrupt flags are found here SSI1:MIS" description="SSI1 combined interrupt, interrupt flags are found here SSI1:MIS"/>
         <bitenum id="SSI0_COMB" value="34" token="SSI0 combined interrupt, interrupt flags are found here SSI0:MIS" description="SSI0 combined interrupt, interrupt flags are found here SSI0:MIS"/>
         <bitenum id="RFC_CPE_1" value="30" token="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE1 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_1 event" description="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE1 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_1 event"/>
         <bitenum id="RFC_CPE_0" value="27" token="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE0 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_0 event" description="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE0 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_0 event"/>
         <bitenum id="RFC_HW_COMB" value="26" token="Combined RFC hardware interrupt, corresponding flag is here RFC_DBELL:RFHWIFG" description="Combined RFC hardware interrupt, corresponding flag is here RFC_DBELL:RFHWIFG"/>
         <bitenum id="RFC_CMD_ACK" value="25" token="RFC Doorbell Command Acknowledgement Interrupt, equvialent to RFC_DBELL:RFACKIFG.ACKFLAG" description="RFC Doorbell Command Acknowledgement Interrupt, equvialent to RFC_DBELL:RFACKIFG.ACKFLAG"/>
         <bitenum id="FLASH" value="21" token="FLASH controller error event,  the status flags are FLASH:FEDACSTAT.FSM_DONE and FLASH:FEDACSTAT.RVF_INT" description="FLASH controller error event,  the status flags are FLASH:FEDACSTAT.FSM_DONE and FLASH:FEDACSTAT.RVF_INT"/>
         <bitenum id="AUX_COMB" value="11" token="AUX combined event, the corresponding flag register is here AUX_EVCTL:EVTOMCUFLAGS" description="AUX combined event, the corresponding flag register is here AUX_EVCTL:EVTOMCUFLAGS"/>
         <bitenum id="I2C_IRQ" value="9" token="Interrupt event from I2C" description="Interrupt event from I2C"/>
         <bitenum id="AON_RTC_COMB" value="7" token="Event from AON_RTC, controlled by the AON_RTC:CTL.COMB_EV_MASK setting" description="Event from AON_RTC, controlled by the AON_RTC:CTL.COMB_EV_MASK setting"/>
         <bitenum id="OSC_COMB" value="6" token="Combined event from Oscillator control" description="Combined event from Oscillator control"/>
         <bitenum id="BATMON_COMB" value="5" token="Combined event from battery monitor" description="Combined event from battery monitor"/>
         <bitenum id="AON_GPIO_EDGE" value="4" token="Edge detect event from IOC. Configureded by the IOC:IOCFGn.EDGE_IRQ_EN and  IOC:IOCFGn.EDGE_DET settings" description="Edge detect event from IOC. Configureded by the IOC:IOCFGn.EDGE_IRQ_EN and  IOC:IOCFGn.EDGE_DET settings"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="GPT1ACAPTSEL" width="32" description="Output Selection for GPT1 0" id="GPT1ACAPTSEL" offset="0x300">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value

Writing any other value than values defined by a ENUM may result in undefined behavior.
" id="EV" resetval="0x57">
         <bitenum id="ALWAYS_ACTIVE" value="121" token="Always asserted" description="Always asserted"/>
         <bitenum id="AON_RTC_UPD" value="119" token="RTC periodic event controlled by AON_RTC:CTL.RTC_UPD_EN" description="RTC periodic event controlled by AON_RTC:CTL.RTC_UPD_EN"/>
         <bitenum id="AUX_ADC_IRQ" value="115" token="AUX ADC interrupt event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_IRQ. Status flags are found here AUX_EVCTL:EVTOMCUFLAGS" description="AUX ADC interrupt event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_IRQ. Status flags are found here AUX_EVCTL:EVTOMCUFLAGS"/>
         <bitenum id="AUX_OBSMUX0" value="114" token="Loopback of OBSMUX0 through AUX, corresponds to AUX_EVCTL:EVTOMCUFLAGS.MCU_OBSMUX0

" description="Loopback of OBSMUX0 through AUX, corresponds to AUX_EVCTL:EVTOMCUFLAGS.MCU_OBSMUX0

"/>
         <bitenum id="AUX_ADC_FIFO_ALMOST_FULL" value="113" token="AUX ADC FIFO watermark event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_FIFO_ALMOST_FULL" description="AUX ADC FIFO watermark event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_FIFO_ALMOST_FULL"/>
         <bitenum id="AUX_ADC_DONE" value="112" token="AUX ADC done, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_DONE" description="AUX ADC done, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_DONE"/>
         <bitenum id="AUX_SMPH_AUTOTAKE_DONE" value="111" token="Autotake event from AUX semaphore, configured by AUX_SMPH:AUTOTAKE" description="Autotake event from AUX semaphore, configured by AUX_SMPH:AUTOTAKE"/>
         <bitenum id="AUX_TIMER1_EV" value="110" token="AUX timer 1 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER1_EV" description="AUX timer 1 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER1_EV"/>
         <bitenum id="AUX_TIMER0_EV" value="109" token="AUX timer 0 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER0_EV" description="AUX timer 0 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER0_EV"/>
         <bitenum id="AUX_TDC_DONE" value="108" token="AUX TDC measurement done event, corresponds to the flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TDC_DONE and the AUX_TDC status AUX_TDC:STAT.DONE" description="AUX TDC measurement done event, corresponds to the flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TDC_DONE and the AUX_TDC status AUX_TDC:STAT.DONE"/>
         <bitenum id="AUX_COMPB" value="107" token="AUX Compare B event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPB" description="AUX Compare B event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPB"/>
         <bitenum id="AUX_COMPA" value="106" token="AUX Compare A event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPA" description="AUX Compare A event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPA"/>
         <bitenum id="AUX_AON_WU_EV" value="105" token="AON wakeup event, the corresponding flag is here AUX_EVCTL:EVTOMCUFLAGS.AUX_WU_EV" description="AON wakeup event, the corresponding flag is here AUX_EVCTL:EVTOMCUFLAGS.AUX_WU_EV"/>
         <bitenum id="PORT_EVENT3" value="88" token="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT3 wil be routed here." description="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT3 wil be routed here."/>
         <bitenum id="PORT_EVENT2" value="87" token="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT2 wil be routed here." description="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT2 wil be routed here."/>
         <bitenum id="GPT3B_CMP" value="68" token="GPT3B compare event. Configured by GPT3:TBMR.TCACT" description="GPT3B compare event. Configured by GPT3:TBMR.TCACT"/>
         <bitenum id="GPT3A_CMP" value="67" token="GPT3A compare event. Configured by GPT3:TAMR.TCACT" description="GPT3A compare event. Configured by GPT3:TAMR.TCACT"/>
         <bitenum id="GPT2B_CMP" value="66" token="GPT2B compare event. Configured by GPT2:TBMR.TCACT" description="GPT2B compare event. Configured by GPT2:TBMR.TCACT"/>
         <bitenum id="GPT2A_CMP" value="65" token="GPT2A compare event. Configured by GPT2:TAMR.TCACT" description="GPT2A compare event. Configured by GPT2:TAMR.TCACT"/>
         <bitenum id="GPT1B_CMP" value="64" token="GPT1B compare event. Configured by GPT1:TBMR.TCACT" description="GPT1B compare event. Configured by GPT1:TBMR.TCACT"/>
         <bitenum id="GPT1A_CMP" value="63" token="GPT1A compare event. Configured by GPT1:TAMR.TCACT" description="GPT1A compare event. Configured by GPT1:TAMR.TCACT"/>
         <bitenum id="GPT0B_CMP" value="62" token="GPT0B compare event. Configured by GPT0:TBMR.TCACT" description="GPT0B compare event. Configured by GPT0:TBMR.TCACT"/>
         <bitenum id="GPT0A_CMP" value="61" token="GPT0A compare event. Configured by GPT0:TAMR.TCACT" description="GPT0A compare event. Configured by GPT0:TAMR.TCACT"/>
         <bitenum id="AUX_TIMER2_PULSE" value="60" token="AUX Timer2 pulse, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_PULSE" description="AUX Timer2 pulse, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_PULSE"/>
         <bitenum id="AUX_TIMER2_EV3" value="59" token="AUX Timer2 event 3, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV3" description="AUX Timer2 event 3, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV3"/>
         <bitenum id="AUX_TIMER2_EV2" value="58" token="AUX Timer2 event 2, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV2" description="AUX Timer2 event 2, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV2"/>
         <bitenum id="AUX_TIMER2_EV1" value="57" token="AUX Timer2 event 1, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV1" description="AUX Timer2 event 1, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV1"/>
         <bitenum id="AUX_TIMER2_EV0" value="56" token="AUX Timer2 event 0, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV0" description="AUX Timer2 event 0, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV0"/>
         <bitenum id="UART1_COMB" value="37" token="UART1 combined interrupt, interrupt flags are found here UART1:MIS" description="UART1 combined interrupt, interrupt flags are found here UART1:MIS"/>
         <bitenum id="UART0_COMB" value="36" token="UART0 combined interrupt, interrupt flags are found here UART0:MIS" description="UART0 combined interrupt, interrupt flags are found here UART0:MIS"/>
         <bitenum id="SSI1_COMB" value="35" token="SSI1 combined interrupt, interrupt flags are found here SSI1:MIS" description="SSI1 combined interrupt, interrupt flags are found here SSI1:MIS"/>
         <bitenum id="SSI0_COMB" value="34" token="SSI0 combined interrupt, interrupt flags are found here SSI0:MIS" description="SSI0 combined interrupt, interrupt flags are found here SSI0:MIS"/>
         <bitenum id="RFC_CPE_1" value="30" token="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE1 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_1 event" description="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE1 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_1 event"/>
         <bitenum id="RFC_CPE_0" value="27" token="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE0 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_0 event" description="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE0 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_0 event"/>
         <bitenum id="RFC_HW_COMB" value="26" token="Combined RFC hardware interrupt, corresponding flag is here RFC_DBELL:RFHWIFG" description="Combined RFC hardware interrupt, corresponding flag is here RFC_DBELL:RFHWIFG"/>
         <bitenum id="RFC_CMD_ACK" value="25" token="RFC Doorbell Command Acknowledgement Interrupt, equvialent to RFC_DBELL:RFACKIFG.ACKFLAG" description="RFC Doorbell Command Acknowledgement Interrupt, equvialent to RFC_DBELL:RFACKIFG.ACKFLAG"/>
         <bitenum id="FLASH" value="21" token="FLASH controller error event,  the status flags are FLASH:FEDACSTAT.FSM_DONE and FLASH:FEDACSTAT.RVF_INT" description="FLASH controller error event,  the status flags are FLASH:FEDACSTAT.FSM_DONE and FLASH:FEDACSTAT.RVF_INT"/>
         <bitenum id="AUX_COMB" value="11" token="AUX combined event, the corresponding flag register is here AUX_EVCTL:EVTOMCUFLAGS" description="AUX combined event, the corresponding flag register is here AUX_EVCTL:EVTOMCUFLAGS"/>
         <bitenum id="I2C_IRQ" value="9" token="Interrupt event from I2C" description="Interrupt event from I2C"/>
         <bitenum id="AON_RTC_COMB" value="7" token="Event from AON_RTC, controlled by the AON_RTC:CTL.COMB_EV_MASK setting" description="Event from AON_RTC, controlled by the AON_RTC:CTL.COMB_EV_MASK setting"/>
         <bitenum id="OSC_COMB" value="6" token="Combined event from Oscillator control" description="Combined event from Oscillator control"/>
         <bitenum id="BATMON_COMB" value="5" token="Combined event from battery monitor" description="Combined event from battery monitor"/>
         <bitenum id="AON_GPIO_EDGE" value="4" token="Edge detect event from IOC. Configureded by the IOC:IOCFGn.EDGE_IRQ_EN and  IOC:IOCFGn.EDGE_DET settings" description="Edge detect event from IOC. Configureded by the IOC:IOCFGn.EDGE_IRQ_EN and  IOC:IOCFGn.EDGE_DET settings"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="GPT1BCAPTSEL" width="32" description="Output Selection for GPT1 1" id="GPT1BCAPTSEL" offset="0x304">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value

Writing any other value than values defined by a ENUM may result in undefined behavior.
" id="EV" resetval="0x58">
         <bitenum id="ALWAYS_ACTIVE" value="121" token="Always asserted" description="Always asserted"/>
         <bitenum id="AON_RTC_UPD" value="119" token="RTC periodic event controlled by AON_RTC:CTL.RTC_UPD_EN" description="RTC periodic event controlled by AON_RTC:CTL.RTC_UPD_EN"/>
         <bitenum id="AUX_ADC_IRQ" value="115" token="AUX ADC interrupt event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_IRQ. Status flags are found here AUX_EVCTL:EVTOMCUFLAGS" description="AUX ADC interrupt event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_IRQ. Status flags are found here AUX_EVCTL:EVTOMCUFLAGS"/>
         <bitenum id="AUX_OBSMUX0" value="114" token="Loopback of OBSMUX0 through AUX, corresponds to AUX_EVCTL:EVTOMCUFLAGS.MCU_OBSMUX0

" description="Loopback of OBSMUX0 through AUX, corresponds to AUX_EVCTL:EVTOMCUFLAGS.MCU_OBSMUX0

"/>
         <bitenum id="AUX_ADC_FIFO_ALMOST_FULL" value="113" token="AUX ADC FIFO watermark event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_FIFO_ALMOST_FULL" description="AUX ADC FIFO watermark event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_FIFO_ALMOST_FULL"/>
         <bitenum id="AUX_ADC_DONE" value="112" token="AUX ADC done, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_DONE" description="AUX ADC done, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_DONE"/>
         <bitenum id="AUX_SMPH_AUTOTAKE_DONE" value="111" token="Autotake event from AUX semaphore, configured by AUX_SMPH:AUTOTAKE" description="Autotake event from AUX semaphore, configured by AUX_SMPH:AUTOTAKE"/>
         <bitenum id="AUX_TIMER1_EV" value="110" token="AUX timer 1 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER1_EV" description="AUX timer 1 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER1_EV"/>
         <bitenum id="AUX_TIMER0_EV" value="109" token="AUX timer 0 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER0_EV" description="AUX timer 0 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER0_EV"/>
         <bitenum id="AUX_TDC_DONE" value="108" token="AUX TDC measurement done event, corresponds to the flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TDC_DONE and the AUX_TDC status AUX_TDC:STAT.DONE" description="AUX TDC measurement done event, corresponds to the flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TDC_DONE and the AUX_TDC status AUX_TDC:STAT.DONE"/>
         <bitenum id="AUX_COMPB" value="107" token="AUX Compare B event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPB" description="AUX Compare B event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPB"/>
         <bitenum id="AUX_COMPA" value="106" token="AUX Compare A event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPA" description="AUX Compare A event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPA"/>
         <bitenum id="AUX_AON_WU_EV" value="105" token="AON wakeup event, the corresponding flag is here AUX_EVCTL:EVTOMCUFLAGS.AUX_WU_EV" description="AON wakeup event, the corresponding flag is here AUX_EVCTL:EVTOMCUFLAGS.AUX_WU_EV"/>
         <bitenum id="PORT_EVENT3" value="88" token="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT3 wil be routed here." description="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT3 wil be routed here."/>
         <bitenum id="PORT_EVENT2" value="87" token="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT2 wil be routed here." description="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT2 wil be routed here."/>
         <bitenum id="GPT3B_CMP" value="68" token="GPT3B compare event. Configured by GPT3:TBMR.TCACT" description="GPT3B compare event. Configured by GPT3:TBMR.TCACT"/>
         <bitenum id="GPT3A_CMP" value="67" token="GPT3A compare event. Configured by GPT3:TAMR.TCACT" description="GPT3A compare event. Configured by GPT3:TAMR.TCACT"/>
         <bitenum id="GPT2B_CMP" value="66" token="GPT2B compare event. Configured by GPT2:TBMR.TCACT" description="GPT2B compare event. Configured by GPT2:TBMR.TCACT"/>
         <bitenum id="GPT2A_CMP" value="65" token="GPT2A compare event. Configured by GPT2:TAMR.TCACT" description="GPT2A compare event. Configured by GPT2:TAMR.TCACT"/>
         <bitenum id="GPT1B_CMP" value="64" token="GPT1B compare event. Configured by GPT1:TBMR.TCACT" description="GPT1B compare event. Configured by GPT1:TBMR.TCACT"/>
         <bitenum id="GPT1A_CMP" value="63" token="GPT1A compare event. Configured by GPT1:TAMR.TCACT" description="GPT1A compare event. Configured by GPT1:TAMR.TCACT"/>
         <bitenum id="GPT0B_CMP" value="62" token="GPT0B compare event. Configured by GPT0:TBMR.TCACT" description="GPT0B compare event. Configured by GPT0:TBMR.TCACT"/>
         <bitenum id="GPT0A_CMP" value="61" token="GPT0A compare event. Configured by GPT0:TAMR.TCACT" description="GPT0A compare event. Configured by GPT0:TAMR.TCACT"/>
         <bitenum id="AUX_TIMER2_PULSE" value="60" token="AUX Timer2 pulse, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_PULSE" description="AUX Timer2 pulse, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_PULSE"/>
         <bitenum id="AUX_TIMER2_EV3" value="59" token="AUX Timer2 event 3, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV3" description="AUX Timer2 event 3, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV3"/>
         <bitenum id="AUX_TIMER2_EV2" value="58" token="AUX Timer2 event 2, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV2" description="AUX Timer2 event 2, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV2"/>
         <bitenum id="AUX_TIMER2_EV1" value="57" token="AUX Timer2 event 1, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV1" description="AUX Timer2 event 1, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV1"/>
         <bitenum id="AUX_TIMER2_EV0" value="56" token="AUX Timer2 event 0, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV0" description="AUX Timer2 event 0, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV0"/>
         <bitenum id="UART1_COMB" value="37" token="UART1 combined interrupt, interrupt flags are found here UART1:MIS" description="UART1 combined interrupt, interrupt flags are found here UART1:MIS"/>
         <bitenum id="UART0_COMB" value="36" token="UART0 combined interrupt, interrupt flags are found here UART0:MIS" description="UART0 combined interrupt, interrupt flags are found here UART0:MIS"/>
         <bitenum id="SSI1_COMB" value="35" token="SSI1 combined interrupt, interrupt flags are found here SSI1:MIS" description="SSI1 combined interrupt, interrupt flags are found here SSI1:MIS"/>
         <bitenum id="SSI0_COMB" value="34" token="SSI0 combined interrupt, interrupt flags are found here SSI0:MIS" description="SSI0 combined interrupt, interrupt flags are found here SSI0:MIS"/>
         <bitenum id="RFC_CPE_1" value="30" token="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE1 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_1 event" description="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE1 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_1 event"/>
         <bitenum id="RFC_CPE_0" value="27" token="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE0 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_0 event" description="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE0 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_0 event"/>
         <bitenum id="RFC_HW_COMB" value="26" token="Combined RFC hardware interrupt, corresponding flag is here RFC_DBELL:RFHWIFG" description="Combined RFC hardware interrupt, corresponding flag is here RFC_DBELL:RFHWIFG"/>
         <bitenum id="RFC_CMD_ACK" value="25" token="RFC Doorbell Command Acknowledgement Interrupt, equvialent to RFC_DBELL:RFACKIFG.ACKFLAG" description="RFC Doorbell Command Acknowledgement Interrupt, equvialent to RFC_DBELL:RFACKIFG.ACKFLAG"/>
         <bitenum id="FLASH" value="21" token="FLASH controller error event,  the status flags are FLASH:FEDACSTAT.FSM_DONE and FLASH:FEDACSTAT.RVF_INT" description="FLASH controller error event,  the status flags are FLASH:FEDACSTAT.FSM_DONE and FLASH:FEDACSTAT.RVF_INT"/>
         <bitenum id="AUX_COMB" value="11" token="AUX combined event, the corresponding flag register is here AUX_EVCTL:EVTOMCUFLAGS" description="AUX combined event, the corresponding flag register is here AUX_EVCTL:EVTOMCUFLAGS"/>
         <bitenum id="I2C_IRQ" value="9" token="Interrupt event from I2C" description="Interrupt event from I2C"/>
         <bitenum id="AON_RTC_COMB" value="7" token="Event from AON_RTC, controlled by the AON_RTC:CTL.COMB_EV_MASK setting" description="Event from AON_RTC, controlled by the AON_RTC:CTL.COMB_EV_MASK setting"/>
         <bitenum id="OSC_COMB" value="6" token="Combined event from Oscillator control" description="Combined event from Oscillator control"/>
         <bitenum id="BATMON_COMB" value="5" token="Combined event from battery monitor" description="Combined event from battery monitor"/>
         <bitenum id="AON_GPIO_EDGE" value="4" token="Edge detect event from IOC. Configureded by the IOC:IOCFGn.EDGE_IRQ_EN and  IOC:IOCFGn.EDGE_DET settings" description="Edge detect event from IOC. Configureded by the IOC:IOCFGn.EDGE_IRQ_EN and  IOC:IOCFGn.EDGE_DET settings"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="GPT2ACAPTSEL" width="32" description="Output Selection for GPT2 0" id="GPT2ACAPTSEL" offset="0x400">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value

Writing any other value than values defined by a ENUM may result in undefined behavior.
" id="EV" resetval="0x59">
         <bitenum id="ALWAYS_ACTIVE" value="121" token="Always asserted" description="Always asserted"/>
         <bitenum id="AON_RTC_UPD" value="119" token="RTC periodic event controlled by AON_RTC:CTL.RTC_UPD_EN" description="RTC periodic event controlled by AON_RTC:CTL.RTC_UPD_EN"/>
         <bitenum id="AUX_ADC_IRQ" value="115" token="AUX ADC interrupt event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_IRQ. Status flags are found here AUX_EVCTL:EVTOMCUFLAGS" description="AUX ADC interrupt event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_IRQ. Status flags are found here AUX_EVCTL:EVTOMCUFLAGS"/>
         <bitenum id="AUX_OBSMUX0" value="114" token="Loopback of OBSMUX0 through AUX, corresponds to AUX_EVCTL:EVTOMCUFLAGS.MCU_OBSMUX0

" description="Loopback of OBSMUX0 through AUX, corresponds to AUX_EVCTL:EVTOMCUFLAGS.MCU_OBSMUX0

"/>
         <bitenum id="AUX_ADC_FIFO_ALMOST_FULL" value="113" token="AUX ADC FIFO watermark event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_FIFO_ALMOST_FULL" description="AUX ADC FIFO watermark event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_FIFO_ALMOST_FULL"/>
         <bitenum id="AUX_ADC_DONE" value="112" token="AUX ADC done, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_DONE" description="AUX ADC done, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_DONE"/>
         <bitenum id="AUX_SMPH_AUTOTAKE_DONE" value="111" token="Autotake event from AUX semaphore, configured by AUX_SMPH:AUTOTAKE" description="Autotake event from AUX semaphore, configured by AUX_SMPH:AUTOTAKE"/>
         <bitenum id="AUX_TIMER1_EV" value="110" token="AUX timer 1 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER1_EV" description="AUX timer 1 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER1_EV"/>
         <bitenum id="AUX_TIMER0_EV" value="109" token="AUX timer 0 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER0_EV" description="AUX timer 0 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER0_EV"/>
         <bitenum id="AUX_TDC_DONE" value="108" token="AUX TDC measurement done event, corresponds to the flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TDC_DONE and the AUX_TDC status AUX_TDC:STAT.DONE" description="AUX TDC measurement done event, corresponds to the flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TDC_DONE and the AUX_TDC status AUX_TDC:STAT.DONE"/>
         <bitenum id="AUX_COMPB" value="107" token="AUX Compare B event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPB" description="AUX Compare B event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPB"/>
         <bitenum id="AUX_COMPA" value="106" token="AUX Compare A event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPA" description="AUX Compare A event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPA"/>
         <bitenum id="AUX_AON_WU_EV" value="105" token="AON wakeup event, the corresponding flag is here AUX_EVCTL:EVTOMCUFLAGS.AUX_WU_EV" description="AON wakeup event, the corresponding flag is here AUX_EVCTL:EVTOMCUFLAGS.AUX_WU_EV"/>
         <bitenum id="PORT_EVENT5" value="90" token="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT4 wil be routed here." description="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT4 wil be routed here."/>
         <bitenum id="PORT_EVENT4" value="89" token="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT4 wil be routed here." description="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT4 wil be routed here."/>
         <bitenum id="GPT3B_CMP" value="68" token="GPT3B compare event. Configured by GPT3:TBMR.TCACT" description="GPT3B compare event. Configured by GPT3:TBMR.TCACT"/>
         <bitenum id="GPT3A_CMP" value="67" token="GPT3A compare event. Configured by GPT3:TAMR.TCACT" description="GPT3A compare event. Configured by GPT3:TAMR.TCACT"/>
         <bitenum id="GPT2B_CMP" value="66" token="GPT2B compare event. Configured by GPT2:TBMR.TCACT" description="GPT2B compare event. Configured by GPT2:TBMR.TCACT"/>
         <bitenum id="GPT2A_CMP" value="65" token="GPT2A compare event. Configured by GPT2:TAMR.TCACT" description="GPT2A compare event. Configured by GPT2:TAMR.TCACT"/>
         <bitenum id="GPT1B_CMP" value="64" token="GPT1B compare event. Configured by GPT1:TBMR.TCACT" description="GPT1B compare event. Configured by GPT1:TBMR.TCACT"/>
         <bitenum id="GPT1A_CMP" value="63" token="GPT1A compare event. Configured by GPT1:TAMR.TCACT" description="GPT1A compare event. Configured by GPT1:TAMR.TCACT"/>
         <bitenum id="GPT0B_CMP" value="62" token="GPT0B compare event. Configured by GPT0:TBMR.TCACT" description="GPT0B compare event. Configured by GPT0:TBMR.TCACT"/>
         <bitenum id="GPT0A_CMP" value="61" token="GPT0A compare event. Configured by GPT0:TAMR.TCACT" description="GPT0A compare event. Configured by GPT0:TAMR.TCACT"/>
         <bitenum id="AUX_TIMER2_PULSE" value="60" token="AUX Timer2 pulse, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_PULSE" description="AUX Timer2 pulse, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_PULSE"/>
         <bitenum id="AUX_TIMER2_EV3" value="59" token="AUX Timer2 event 3, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV3" description="AUX Timer2 event 3, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV3"/>
         <bitenum id="AUX_TIMER2_EV2" value="58" token="AUX Timer2 event 2, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV2" description="AUX Timer2 event 2, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV2"/>
         <bitenum id="AUX_TIMER2_EV1" value="57" token="AUX Timer2 event 1, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV1" description="AUX Timer2 event 1, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV1"/>
         <bitenum id="AUX_TIMER2_EV0" value="56" token="AUX Timer2 event 0, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV0" description="AUX Timer2 event 0, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV0"/>
         <bitenum id="UART1_COMB" value="37" token="UART1 combined interrupt, interrupt flags are found here UART1:MIS" description="UART1 combined interrupt, interrupt flags are found here UART1:MIS"/>
         <bitenum id="UART0_COMB" value="36" token="UART0 combined interrupt, interrupt flags are found here UART0:MIS" description="UART0 combined interrupt, interrupt flags are found here UART0:MIS"/>
         <bitenum id="SSI1_COMB" value="35" token="SSI1 combined interrupt, interrupt flags are found here SSI1:MIS" description="SSI1 combined interrupt, interrupt flags are found here SSI1:MIS"/>
         <bitenum id="SSI0_COMB" value="34" token="SSI0 combined interrupt, interrupt flags are found here SSI0:MIS" description="SSI0 combined interrupt, interrupt flags are found here SSI0:MIS"/>
         <bitenum id="RFC_CPE_1" value="30" token="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE1 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_1 event" description="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE1 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_1 event"/>
         <bitenum id="RFC_CPE_0" value="27" token="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE0 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_0 event" description="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE0 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_0 event"/>
         <bitenum id="RFC_HW_COMB" value="26" token="Combined RFC hardware interrupt, corresponding flag is here RFC_DBELL:RFHWIFG" description="Combined RFC hardware interrupt, corresponding flag is here RFC_DBELL:RFHWIFG"/>
         <bitenum id="RFC_CMD_ACK" value="25" token="RFC Doorbell Command Acknowledgement Interrupt, equvialent to RFC_DBELL:RFACKIFG.ACKFLAG" description="RFC Doorbell Command Acknowledgement Interrupt, equvialent to RFC_DBELL:RFACKIFG.ACKFLAG"/>
         <bitenum id="FLASH" value="21" token="FLASH controller error event,  the status flags are FLASH:FEDACSTAT.FSM_DONE and FLASH:FEDACSTAT.RVF_INT" description="FLASH controller error event,  the status flags are FLASH:FEDACSTAT.FSM_DONE and FLASH:FEDACSTAT.RVF_INT"/>
         <bitenum id="AUX_COMB" value="11" token="AUX combined event, the corresponding flag register is here AUX_EVCTL:EVTOMCUFLAGS" description="AUX combined event, the corresponding flag register is here AUX_EVCTL:EVTOMCUFLAGS"/>
         <bitenum id="I2C_IRQ" value="9" token="Interrupt event from I2C" description="Interrupt event from I2C"/>
         <bitenum id="AON_RTC_COMB" value="7" token="Event from AON_RTC, controlled by the AON_RTC:CTL.COMB_EV_MASK setting" description="Event from AON_RTC, controlled by the AON_RTC:CTL.COMB_EV_MASK setting"/>
         <bitenum id="OSC_COMB" value="6" token="Combined event from Oscillator control" description="Combined event from Oscillator control"/>
         <bitenum id="BATMON_COMB" value="5" token="Combined event from battery monitor" description="Combined event from battery monitor"/>
         <bitenum id="AON_GPIO_EDGE" value="4" token="Edge detect event from IOC. Configureded by the IOC:IOCFGn.EDGE_IRQ_EN and  IOC:IOCFGn.EDGE_DET settings" description="Edge detect event from IOC. Configureded by the IOC:IOCFGn.EDGE_IRQ_EN and  IOC:IOCFGn.EDGE_DET settings"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="GPT2BCAPTSEL" width="32" description="Output Selection for GPT2 1" id="GPT2BCAPTSEL" offset="0x404">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value

Writing any other value than values defined by a ENUM may result in undefined behavior.
" id="EV" resetval="0x5a">
         <bitenum id="ALWAYS_ACTIVE" value="121" token="Always asserted" description="Always asserted"/>
         <bitenum id="AON_RTC_UPD" value="119" token="RTC periodic event controlled by AON_RTC:CTL.RTC_UPD_EN" description="RTC periodic event controlled by AON_RTC:CTL.RTC_UPD_EN"/>
         <bitenum id="AUX_ADC_IRQ" value="115" token="AUX ADC interrupt event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_IRQ. Status flags are found here AUX_EVCTL:EVTOMCUFLAGS" description="AUX ADC interrupt event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_IRQ. Status flags are found here AUX_EVCTL:EVTOMCUFLAGS"/>
         <bitenum id="AUX_OBSMUX0" value="114" token="Loopback of OBSMUX0 through AUX, corresponds to AUX_EVCTL:EVTOMCUFLAGS.MCU_OBSMUX0

" description="Loopback of OBSMUX0 through AUX, corresponds to AUX_EVCTL:EVTOMCUFLAGS.MCU_OBSMUX0

"/>
         <bitenum id="AUX_ADC_FIFO_ALMOST_FULL" value="113" token="AUX ADC FIFO watermark event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_FIFO_ALMOST_FULL" description="AUX ADC FIFO watermark event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_FIFO_ALMOST_FULL"/>
         <bitenum id="AUX_ADC_DONE" value="112" token="AUX ADC done, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_DONE" description="AUX ADC done, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_DONE"/>
         <bitenum id="AUX_SMPH_AUTOTAKE_DONE" value="111" token="Autotake event from AUX semaphore, configured by AUX_SMPH:AUTOTAKE" description="Autotake event from AUX semaphore, configured by AUX_SMPH:AUTOTAKE"/>
         <bitenum id="AUX_TIMER1_EV" value="110" token="AUX timer 1 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER1_EV" description="AUX timer 1 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER1_EV"/>
         <bitenum id="AUX_TIMER0_EV" value="109" token="AUX timer 0 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER0_EV" description="AUX timer 0 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER0_EV"/>
         <bitenum id="AUX_TDC_DONE" value="108" token="AUX TDC measurement done event, corresponds to the flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TDC_DONE and the AUX_TDC status AUX_TDC:STAT.DONE" description="AUX TDC measurement done event, corresponds to the flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TDC_DONE and the AUX_TDC status AUX_TDC:STAT.DONE"/>
         <bitenum id="AUX_COMPB" value="107" token="AUX Compare B event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPB" description="AUX Compare B event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPB"/>
         <bitenum id="AUX_COMPA" value="106" token="AUX Compare A event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPA" description="AUX Compare A event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPA"/>
         <bitenum id="AUX_AON_WU_EV" value="105" token="AON wakeup event, the corresponding flag is here AUX_EVCTL:EVTOMCUFLAGS.AUX_WU_EV" description="AON wakeup event, the corresponding flag is here AUX_EVCTL:EVTOMCUFLAGS.AUX_WU_EV"/>
         <bitenum id="PORT_EVENT5" value="90" token="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT4 wil be routed here." description="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT4 wil be routed here."/>
         <bitenum id="PORT_EVENT4" value="89" token="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT4 wil be routed here." description="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT4 wil be routed here."/>
         <bitenum id="GPT3B_CMP" value="68" token="GPT3B compare event. Configured by GPT3:TBMR.TCACT" description="GPT3B compare event. Configured by GPT3:TBMR.TCACT"/>
         <bitenum id="GPT3A_CMP" value="67" token="GPT3A compare event. Configured by GPT3:TAMR.TCACT" description="GPT3A compare event. Configured by GPT3:TAMR.TCACT"/>
         <bitenum id="GPT2B_CMP" value="66" token="GPT2B compare event. Configured by GPT2:TBMR.TCACT" description="GPT2B compare event. Configured by GPT2:TBMR.TCACT"/>
         <bitenum id="GPT2A_CMP" value="65" token="GPT2A compare event. Configured by GPT2:TAMR.TCACT" description="GPT2A compare event. Configured by GPT2:TAMR.TCACT"/>
         <bitenum id="GPT1B_CMP" value="64" token="GPT1B compare event. Configured by GPT1:TBMR.TCACT" description="GPT1B compare event. Configured by GPT1:TBMR.TCACT"/>
         <bitenum id="GPT1A_CMP" value="63" token="GPT1A compare event. Configured by GPT1:TAMR.TCACT" description="GPT1A compare event. Configured by GPT1:TAMR.TCACT"/>
         <bitenum id="GPT0B_CMP" value="62" token="GPT0B compare event. Configured by GPT0:TBMR.TCACT" description="GPT0B compare event. Configured by GPT0:TBMR.TCACT"/>
         <bitenum id="GPT0A_CMP" value="61" token="GPT0A compare event. Configured by GPT0:TAMR.TCACT" description="GPT0A compare event. Configured by GPT0:TAMR.TCACT"/>
         <bitenum id="AUX_TIMER2_PULSE" value="60" token="AUX Timer2 pulse, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_PULSE" description="AUX Timer2 pulse, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_PULSE"/>
         <bitenum id="AUX_TIMER2_EV3" value="59" token="AUX Timer2 event 3, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV3" description="AUX Timer2 event 3, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV3"/>
         <bitenum id="AUX_TIMER2_EV2" value="58" token="AUX Timer2 event 2, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV2" description="AUX Timer2 event 2, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV2"/>
         <bitenum id="AUX_TIMER2_EV1" value="57" token="AUX Timer2 event 1, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV1" description="AUX Timer2 event 1, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV1"/>
         <bitenum id="AUX_TIMER2_EV0" value="56" token="AUX Timer2 event 0, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV0" description="AUX Timer2 event 0, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV0"/>
         <bitenum id="UART1_COMB" value="37" token="UART1 combined interrupt, interrupt flags are found here UART1:MIS" description="UART1 combined interrupt, interrupt flags are found here UART1:MIS"/>
         <bitenum id="UART0_COMB" value="36" token="UART0 combined interrupt, interrupt flags are found here UART0:MIS" description="UART0 combined interrupt, interrupt flags are found here UART0:MIS"/>
         <bitenum id="SSI1_COMB" value="35" token="SSI1 combined interrupt, interrupt flags are found here SSI1:MIS" description="SSI1 combined interrupt, interrupt flags are found here SSI1:MIS"/>
         <bitenum id="SSI0_COMB" value="34" token="SSI0 combined interrupt, interrupt flags are found here SSI0:MIS" description="SSI0 combined interrupt, interrupt flags are found here SSI0:MIS"/>
         <bitenum id="RFC_CPE_1" value="30" token="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE1 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_1 event" description="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE1 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_1 event"/>
         <bitenum id="RFC_CPE_0" value="27" token="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE0 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_0 event" description="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE0 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_0 event"/>
         <bitenum id="RFC_HW_COMB" value="26" token="Combined RFC hardware interrupt, corresponding flag is here RFC_DBELL:RFHWIFG" description="Combined RFC hardware interrupt, corresponding flag is here RFC_DBELL:RFHWIFG"/>
         <bitenum id="RFC_CMD_ACK" value="25" token="RFC Doorbell Command Acknowledgement Interrupt, equvialent to RFC_DBELL:RFACKIFG.ACKFLAG" description="RFC Doorbell Command Acknowledgement Interrupt, equvialent to RFC_DBELL:RFACKIFG.ACKFLAG"/>
         <bitenum id="FLASH" value="21" token="FLASH controller error event,  the status flags are FLASH:FEDACSTAT.FSM_DONE and FLASH:FEDACSTAT.RVF_INT" description="FLASH controller error event,  the status flags are FLASH:FEDACSTAT.FSM_DONE and FLASH:FEDACSTAT.RVF_INT"/>
         <bitenum id="AUX_COMB" value="11" token="AUX combined event, the corresponding flag register is here AUX_EVCTL:EVTOMCUFLAGS" description="AUX combined event, the corresponding flag register is here AUX_EVCTL:EVTOMCUFLAGS"/>
         <bitenum id="I2C_IRQ" value="9" token="Interrupt event from I2C" description="Interrupt event from I2C"/>
         <bitenum id="AON_RTC_COMB" value="7" token="Event from AON_RTC, controlled by the AON_RTC:CTL.COMB_EV_MASK setting" description="Event from AON_RTC, controlled by the AON_RTC:CTL.COMB_EV_MASK setting"/>
         <bitenum id="OSC_COMB" value="6" token="Combined event from Oscillator control" description="Combined event from Oscillator control"/>
         <bitenum id="BATMON_COMB" value="5" token="Combined event from battery monitor" description="Combined event from battery monitor"/>
         <bitenum id="AON_GPIO_EDGE" value="4" token="Edge detect event from IOC. Configureded by the IOC:IOCFGn.EDGE_IRQ_EN and  IOC:IOCFGn.EDGE_DET settings" description="Edge detect event from IOC. Configureded by the IOC:IOCFGn.EDGE_IRQ_EN and  IOC:IOCFGn.EDGE_DET settings"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="UDMACH0SSEL" width="32" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="UDMACH0SSEL" offset="0x500">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="EV" resetval="0x0">
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="UDMACH0BSEL" width="32" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="UDMACH0BSEL" offset="0x504">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="EV" resetval="0x0">
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="UDMACH1SSEL" width="32" description="Output Selection for DMA Channel 1 SREQ" id="UDMACH1SSEL" offset="0x508">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x31">
         <bitenum id="UART0_RX_DMASREQ" value="49" token="UART0 RX DMA single request, controlled by UART0:DMACTL.RXDMAE" description="UART0 RX DMA single request, controlled by UART0:DMACTL.RXDMAE"/>
      </bitfield>
   </register>
   <register acronym="UDMACH1BSEL" width="32" description="Output Selection for DMA Channel 1 REQ" id="UDMACH1BSEL" offset="0x50c">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x30">
         <bitenum id="UART0_RX_DMABREQ" value="48" token="UART0 RX DMA burst request, controlled by UART0:DMACTL.RXDMAE" description="UART0 RX DMA burst request, controlled by UART0:DMACTL.RXDMAE"/>
      </bitfield>
   </register>
   <register acronym="UDMACH2SSEL" width="32" description="Output Selection for DMA Channel 2 SREQ" id="UDMACH2SSEL" offset="0x510">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x33">
         <bitenum id="UART0_TX_DMASREQ" value="51" token="UART0 TX DMA single request, controlled by UART0:DMACTL.TXDMAE" description="UART0 TX DMA single request, controlled by UART0:DMACTL.TXDMAE"/>
      </bitfield>
   </register>
   <register acronym="UDMACH2BSEL" width="32" description="Output Selection for DMA Channel 2 REQ" id="UDMACH2BSEL" offset="0x514">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x32">
         <bitenum id="UART0_TX_DMABREQ" value="50" token="UART0 TX DMA burst request, controlled by UART0:DMACTL.TXDMAE" description="UART0 TX DMA burst request, controlled by UART0:DMACTL.TXDMAE"/>
      </bitfield>
   </register>
   <register acronym="UDMACH3SSEL" width="32" description="Output Selection for DMA Channel 3 SREQ

" id="UDMACH3SSEL" offset="0x518">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x29">
         <bitenum id="SSI0_RX_DMASREQ" value="41" token="SSI0 RX DMA single request, controlled by SSI0:DMACR.RXDMAE " description="SSI0 RX DMA single request, controlled by SSI0:DMACR.RXDMAE "/>
      </bitfield>
   </register>
   <register acronym="UDMACH3BSEL" width="32" description="Output Selection for DMA Channel 3 REQ

" id="UDMACH3BSEL" offset="0x51c">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x28">
         <bitenum id="SSI0_RX_DMABREQ" value="40" token="SSI0 RX DMA burst request , controlled by SSI0:DMACR.RXDMAE " description="SSI0 RX DMA burst request , controlled by SSI0:DMACR.RXDMAE "/>
      </bitfield>
   </register>
   <register acronym="UDMACH4SSEL" width="32" description="Output Selection for DMA Channel 4 SREQ

" id="UDMACH4SSEL" offset="0x520">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x2b">
         <bitenum id="SSI0_TX_DMASREQ" value="43" token="SSI0 TX DMA single request, controlled by SSI0:DMACR.TXDMAE " description="SSI0 TX DMA single request, controlled by SSI0:DMACR.TXDMAE "/>
      </bitfield>
   </register>
   <register acronym="UDMACH4BSEL" width="32" description="Output Selection for DMA Channel 4 REQ

" id="UDMACH4BSEL" offset="0x524">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x2a">
         <bitenum id="SSI0_TX_DMABREQ" value="42" token="SSI0 TX DMA burst request , controlled by SSI0:DMACR.TXDMAE " description="SSI0 TX DMA burst request , controlled by SSI0:DMACR.TXDMAE "/>
      </bitfield>
   </register>
   <register acronym="UDMACH5SSEL" width="32" description="Output Selection for DMA Channel 5 SREQ" id="UDMACH5SSEL" offset="0x528">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x35">
         <bitenum id="UART1_RX_DMASREQ" value="53" token="UART1 RX DMA single request, controlled by UART1:DMACTL.RXDMAE" description="UART1 RX DMA single request, controlled by UART1:DMACTL.RXDMAE"/>
      </bitfield>
   </register>
   <register acronym="UDMACH5BSEL" width="32" description="Output Selection for DMA Channel 5 REQ" id="UDMACH5BSEL" offset="0x52c">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x34">
         <bitenum id="UART1_RX_DMABREQ" value="52" token="UART1 RX DMA burst request, controlled by UART1:DMACTL.RXDMAE" description="UART1 RX DMA burst request, controlled by UART1:DMACTL.RXDMAE"/>
      </bitfield>
   </register>
   <register acronym="UDMACH6SSEL" width="32" description="Output Selection for DMA Channel 6 SREQ" id="UDMACH6SSEL" offset="0x530">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x37">
         <bitenum id="UART1_TX_DMASREQ" value="55" token="UART1 TX DMA single request, controlled by UART1:DMACTL.TXDMAE" description="UART1 TX DMA single request, controlled by UART1:DMACTL.TXDMAE"/>
      </bitfield>
   </register>
   <register acronym="UDMACH6BSEL" width="32" description="Output Selection for DMA Channel 6 REQ" id="UDMACH6BSEL" offset="0x534">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x36">
         <bitenum id="UART1_TX_DMABREQ" value="54" token="UART1 TX DMA burst request, controlled by UART1:DMACTL.TXDMAE" description="UART1 TX DMA burst request, controlled by UART1:DMACTL.TXDMAE"/>
      </bitfield>
   </register>
   <register acronym="UDMACH7SSEL" width="32" description="Output Selection for DMA Channel 7 SREQ

" id="UDMACH7SSEL" offset="0x538">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x75">
         <bitenum id="AUX_DMASREQ" value="117" token="DMA single request event from AUX, configured by AUX_EVCTL:DMACTL" description="DMA single request event from AUX, configured by AUX_EVCTL:DMACTL"/>
      </bitfield>
   </register>
   <register acronym="UDMACH7BSEL" width="32" description="Output Selection for DMA Channel 7 REQ

" id="UDMACH7BSEL" offset="0x53c">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x76">
         <bitenum id="AUX_DMABREQ" value="118" token="DMA burst request event from AUX, configured by AUX_EVCTL:DMACTL" description="DMA burst request event from AUX, configured by AUX_EVCTL:DMACTL"/>
      </bitfield>
   </register>
   <register acronym="UDMACH8SSEL" width="32" description="Output Selection for DMA Channel 8 SREQ

Single request is ignored for this channel" id="UDMACH8SSEL" offset="0x540">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x74">
         <bitenum id="AUX_SW_DMABREQ" value="116" token="DMA sofware trigger from AUX, triggered by AUX_EVCTL:DMASWREQ.START" description="DMA sofware trigger from AUX, triggered by AUX_EVCTL:DMASWREQ.START"/>
      </bitfield>
   </register>
   <register acronym="UDMACH8BSEL" width="32" description="Output Selection for DMA Channel 8 REQ

" id="UDMACH8BSEL" offset="0x544">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x74">
         <bitenum id="AUX_SW_DMABREQ" value="116" token="DMA sofware trigger from AUX, triggered by AUX_EVCTL:DMASWREQ.START" description="DMA sofware trigger from AUX, triggered by AUX_EVCTL:DMASWREQ.START"/>
      </bitfield>
   </register>
   <register acronym="UDMACH9SSEL" width="32" description="Output Selection for DMA Channel 9 SREQ

DMA_DONE for the corresponding DMA channel is available as interrupt on GPT0 as GPT0:RIS.DMAARIS

" id="UDMACH9SSEL" offset="0x548">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value

Writing any other value than values defined by a ENUM may result in undefined behavior.
" id="EV" resetval="0x45">
         <bitenum id="ALWAYS_ACTIVE" value="121" token="Always asserted" description="Always asserted"/>
         <bitenum id="GPT3B_DMABREQ" value="84" token="GPT3B DMA trigger event. Configured by GPT3:DMAEV" description="GPT3B DMA trigger event. Configured by GPT3:DMAEV"/>
         <bitenum id="GPT3A_DMABREQ" value="83" token="GPT3A DMA trigger event. Configured by GPT3:DMAEV" description="GPT3A DMA trigger event. Configured by GPT3:DMAEV"/>
         <bitenum id="GPT2B_DMABREQ" value="82" token="GPT2B DMA trigger event. Configured by GPT2:DMAEV" description="GPT2B DMA trigger event. Configured by GPT2:DMAEV"/>
         <bitenum id="GPT2A_DMABREQ" value="81" token="GPT2A DMA trigger event. Configured by GPT2:DMAEV" description="GPT2A DMA trigger event. Configured by GPT2:DMAEV"/>
         <bitenum id="GPT1B_DMABREQ" value="80" token="GPT1B DMA trigger event. Configured by GPT1:DMAEV" description="GPT1B DMA trigger event. Configured by GPT1:DMAEV"/>
         <bitenum id="GPT1A_DMABREQ" value="79" token="GPT1A DMA trigger event. Configured by GPT1:DMAEV" description="GPT1A DMA trigger event. Configured by GPT1:DMAEV"/>
         <bitenum id="GPT0B_DMABREQ" value="78" token="GPT0B DMA trigger event. Configured by GPT0:DMAEV" description="GPT0B DMA trigger event. Configured by GPT0:DMAEV"/>
         <bitenum id="GPT0A_DMABREQ" value="77" token="GPT0A DMA trigger event. Configured by GPT0:DMAEV" description="GPT0A DMA trigger event. Configured by GPT0:DMAEV"/>
         <bitenum id="TIE_LOW" value="69" token="Not used tied to 0

" description="Not used tied to 0

"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="UDMACH9BSEL" width="32" description="Output Selection for DMA Channel 9 REQ

DMA_DONE for the corresponding DMA channel is available as interrupt on GPT0 as GPT0:RIS.DMAARIS

" id="UDMACH9BSEL" offset="0x54c">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value

Writing any other value than values defined by a ENUM may result in undefined behavior.
" id="EV" resetval="0x4d">
         <bitenum id="ALWAYS_ACTIVE" value="121" token="Always asserted" description="Always asserted"/>
         <bitenum id="GPT3B_DMABREQ" value="84" token="GPT3B DMA trigger event. Configured by GPT3:DMAEV" description="GPT3B DMA trigger event. Configured by GPT3:DMAEV"/>
         <bitenum id="GPT3A_DMABREQ" value="83" token="GPT3A DMA trigger event. Configured by GPT3:DMAEV" description="GPT3A DMA trigger event. Configured by GPT3:DMAEV"/>
         <bitenum id="GPT2B_DMABREQ" value="82" token="GPT2B DMA trigger event. Configured by GPT2:DMAEV" description="GPT2B DMA trigger event. Configured by GPT2:DMAEV"/>
         <bitenum id="GPT2A_DMABREQ" value="81" token="GPT2A DMA trigger event. Configured by GPT2:DMAEV" description="GPT2A DMA trigger event. Configured by GPT2:DMAEV"/>
         <bitenum id="GPT1B_DMABREQ" value="80" token="GPT1B DMA trigger event. Configured by GPT1:DMAEV" description="GPT1B DMA trigger event. Configured by GPT1:DMAEV"/>
         <bitenum id="GPT1A_DMABREQ" value="79" token="GPT1A DMA trigger event. Configured by GPT1:DMAEV" description="GPT1A DMA trigger event. Configured by GPT1:DMAEV"/>
         <bitenum id="GPT0B_DMABREQ" value="78" token="GPT0B DMA trigger event. Configured by GPT0:DMAEV" description="GPT0B DMA trigger event. Configured by GPT0:DMAEV"/>
         <bitenum id="GPT0A_DMABREQ" value="77" token="GPT0A DMA trigger event. Configured by GPT0:DMAEV" description="GPT0A DMA trigger event. Configured by GPT0:DMAEV"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="UDMACH10SSEL" width="32" description="Output Selection for DMA Channel 10 SREQ

DMA_DONE for the corresponding DMA channel is available as interrupt on GPT0 as GPT0:RIS.DMABRIS

" id="UDMACH10SSEL" offset="0x550">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value

Writing any other value than values defined by a ENUM may result in undefined behavior.
" id="EV" resetval="0x46">
         <bitenum id="ALWAYS_ACTIVE" value="121" token="Always asserted" description="Always asserted"/>
         <bitenum id="GPT3B_DMABREQ" value="84" token="GPT3B DMA trigger event. Configured by GPT3:DMAEV" description="GPT3B DMA trigger event. Configured by GPT3:DMAEV"/>
         <bitenum id="GPT3A_DMABREQ" value="83" token="GPT3A DMA trigger event. Configured by GPT3:DMAEV" description="GPT3A DMA trigger event. Configured by GPT3:DMAEV"/>
         <bitenum id="GPT2B_DMABREQ" value="82" token="GPT2B DMA trigger event. Configured by GPT2:DMAEV" description="GPT2B DMA trigger event. Configured by GPT2:DMAEV"/>
         <bitenum id="GPT2A_DMABREQ" value="81" token="GPT2A DMA trigger event. Configured by GPT2:DMAEV" description="GPT2A DMA trigger event. Configured by GPT2:DMAEV"/>
         <bitenum id="GPT1B_DMABREQ" value="80" token="GPT1B DMA trigger event. Configured by GPT1:DMAEV" description="GPT1B DMA trigger event. Configured by GPT1:DMAEV"/>
         <bitenum id="GPT1A_DMABREQ" value="79" token="GPT1A DMA trigger event. Configured by GPT1:DMAEV" description="GPT1A DMA trigger event. Configured by GPT1:DMAEV"/>
         <bitenum id="GPT0B_DMABREQ" value="78" token="GPT0B DMA trigger event. Configured by GPT0:DMAEV" description="GPT0B DMA trigger event. Configured by GPT0:DMAEV"/>
         <bitenum id="GPT0A_DMABREQ" value="77" token="GPT0A DMA trigger event. Configured by GPT0:DMAEV" description="GPT0A DMA trigger event. Configured by GPT0:DMAEV"/>
         <bitenum id="TIE_LOW" value="70" token="Not used tied to 0

" description="Not used tied to 0

"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="UDMACH10BSEL" width="32" description="Output Selection for DMA Channel 10 REQ

DMA_DONE for the corresponding DMA channel is available as interrupt on GPT0 as GPT0:RIS.DMABRIS

" id="UDMACH10BSEL" offset="0x554">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value

Writing any other value than values defined by a ENUM may result in undefined behavior.
" id="EV" resetval="0x4e">
         <bitenum id="ALWAYS_ACTIVE" value="121" token="Always asserted" description="Always asserted"/>
         <bitenum id="GPT3B_DMABREQ" value="84" token="GPT3B DMA trigger event. Configured by GPT3:DMAEV" description="GPT3B DMA trigger event. Configured by GPT3:DMAEV"/>
         <bitenum id="GPT3A_DMABREQ" value="83" token="GPT3A DMA trigger event. Configured by GPT3:DMAEV" description="GPT3A DMA trigger event. Configured by GPT3:DMAEV"/>
         <bitenum id="GPT2B_DMABREQ" value="82" token="GPT2B DMA trigger event. Configured by GPT2:DMAEV" description="GPT2B DMA trigger event. Configured by GPT2:DMAEV"/>
         <bitenum id="GPT2A_DMABREQ" value="81" token="GPT2A DMA trigger event. Configured by GPT2:DMAEV" description="GPT2A DMA trigger event. Configured by GPT2:DMAEV"/>
         <bitenum id="GPT1B_DMABREQ" value="80" token="GPT1B DMA trigger event. Configured by GPT1:DMAEV" description="GPT1B DMA trigger event. Configured by GPT1:DMAEV"/>
         <bitenum id="GPT1A_DMABREQ" value="79" token="GPT1A DMA trigger event. Configured by GPT1:DMAEV" description="GPT1A DMA trigger event. Configured by GPT1:DMAEV"/>
         <bitenum id="GPT0B_DMABREQ" value="78" token="GPT0B DMA trigger event. Configured by GPT0:DMAEV" description="GPT0B DMA trigger event. Configured by GPT0:DMAEV"/>
         <bitenum id="GPT0A_DMABREQ" value="77" token="GPT0A DMA trigger event. Configured by GPT0:DMAEV" description="GPT0A DMA trigger event. Configured by GPT0:DMAEV"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="UDMACH11SSEL" width="32" description="Output Selection for DMA Channel 11 SREQ

DMA_DONE for the corresponding DMA channel is available as interrupt on GPT1 as GPT1:RIS.DMAARIS

" id="UDMACH11SSEL" offset="0x558">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value

Writing any other value than values defined by a ENUM may result in undefined behavior.
" id="EV" resetval="0x47">
         <bitenum id="ALWAYS_ACTIVE" value="121" token="Always asserted" description="Always asserted"/>
         <bitenum id="GPT3B_DMABREQ" value="84" token="GPT3B DMA trigger event. Configured by GPT3:DMAEV" description="GPT3B DMA trigger event. Configured by GPT3:DMAEV"/>
         <bitenum id="GPT3A_DMABREQ" value="83" token="GPT3A DMA trigger event. Configured by GPT3:DMAEV" description="GPT3A DMA trigger event. Configured by GPT3:DMAEV"/>
         <bitenum id="GPT2B_DMABREQ" value="82" token="GPT2B DMA trigger event. Configured by GPT2:DMAEV" description="GPT2B DMA trigger event. Configured by GPT2:DMAEV"/>
         <bitenum id="GPT2A_DMABREQ" value="81" token="GPT2A DMA trigger event. Configured by GPT2:DMAEV" description="GPT2A DMA trigger event. Configured by GPT2:DMAEV"/>
         <bitenum id="GPT1B_DMABREQ" value="80" token="GPT1B DMA trigger event. Configured by GPT1:DMAEV" description="GPT1B DMA trigger event. Configured by GPT1:DMAEV"/>
         <bitenum id="GPT1A_DMABREQ" value="79" token="GPT1A DMA trigger event. Configured by GPT1:DMAEV" description="GPT1A DMA trigger event. Configured by GPT1:DMAEV"/>
         <bitenum id="GPT0B_DMABREQ" value="78" token="GPT0B DMA trigger event. Configured by GPT0:DMAEV" description="GPT0B DMA trigger event. Configured by GPT0:DMAEV"/>
         <bitenum id="GPT0A_DMABREQ" value="77" token="GPT0A DMA trigger event. Configured by GPT0:DMAEV" description="GPT0A DMA trigger event. Configured by GPT0:DMAEV"/>
         <bitenum id="TIE_LOW" value="71" token="Not used tied to 0

" description="Not used tied to 0

"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="UDMACH11BSEL" width="32" description="Output Selection for DMA Channel 11 REQ

DMA_DONE for the corresponding DMA channel is available as interrupt on GPT1 as GPT1:RIS.DMAARIS

" id="UDMACH11BSEL" offset="0x55c">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value

Writing any other value than values defined by a ENUM may result in undefined behavior.
" id="EV" resetval="0x4f">
         <bitenum id="ALWAYS_ACTIVE" value="121" token="Always asserted" description="Always asserted"/>
         <bitenum id="GPT3B_DMABREQ" value="84" token="GPT3B DMA trigger event. Configured by GPT3:DMAEV" description="GPT3B DMA trigger event. Configured by GPT3:DMAEV"/>
         <bitenum id="GPT3A_DMABREQ" value="83" token="GPT3A DMA trigger event. Configured by GPT3:DMAEV" description="GPT3A DMA trigger event. Configured by GPT3:DMAEV"/>
         <bitenum id="GPT2B_DMABREQ" value="82" token="GPT2B DMA trigger event. Configured by GPT2:DMAEV" description="GPT2B DMA trigger event. Configured by GPT2:DMAEV"/>
         <bitenum id="GPT2A_DMABREQ" value="81" token="GPT2A DMA trigger event. Configured by GPT2:DMAEV" description="GPT2A DMA trigger event. Configured by GPT2:DMAEV"/>
         <bitenum id="GPT1B_DMABREQ" value="80" token="GPT1B DMA trigger event. Configured by GPT1:DMAEV" description="GPT1B DMA trigger event. Configured by GPT1:DMAEV"/>
         <bitenum id="GPT1A_DMABREQ" value="79" token="GPT1A DMA trigger event. Configured by GPT1:DMAEV" description="GPT1A DMA trigger event. Configured by GPT1:DMAEV"/>
         <bitenum id="GPT0B_DMABREQ" value="78" token="GPT0B DMA trigger event. Configured by GPT0:DMAEV" description="GPT0B DMA trigger event. Configured by GPT0:DMAEV"/>
         <bitenum id="GPT0A_DMABREQ" value="77" token="GPT0A DMA trigger event. Configured by GPT0:DMAEV" description="GPT0A DMA trigger event. Configured by GPT0:DMAEV"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="UDMACH12SSEL" width="32" description="Output Selection for DMA Channel 12 SREQ

DMA_DONE for the corresponding DMA channel is available as interrupt on GPT1 as GPT1:RIS.DMABRIS

" id="UDMACH12SSEL" offset="0x560">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value

Writing any other value than values defined by a ENUM may result in undefined behavior.
" id="EV" resetval="0x48">
         <bitenum id="ALWAYS_ACTIVE" value="121" token="Always asserted" description="Always asserted"/>
         <bitenum id="GPT3B_DMABREQ" value="84" token="GPT3B DMA trigger event. Configured by GPT3:DMAEV" description="GPT3B DMA trigger event. Configured by GPT3:DMAEV"/>
         <bitenum id="GPT3A_DMABREQ" value="83" token="GPT3A DMA trigger event. Configured by GPT3:DMAEV" description="GPT3A DMA trigger event. Configured by GPT3:DMAEV"/>
         <bitenum id="GPT2B_DMABREQ" value="82" token="GPT2B DMA trigger event. Configured by GPT2:DMAEV" description="GPT2B DMA trigger event. Configured by GPT2:DMAEV"/>
         <bitenum id="GPT2A_DMABREQ" value="81" token="GPT2A DMA trigger event. Configured by GPT2:DMAEV" description="GPT2A DMA trigger event. Configured by GPT2:DMAEV"/>
         <bitenum id="GPT1B_DMABREQ" value="80" token="GPT1B DMA trigger event. Configured by GPT1:DMAEV" description="GPT1B DMA trigger event. Configured by GPT1:DMAEV"/>
         <bitenum id="GPT1A_DMABREQ" value="79" token="GPT1A DMA trigger event. Configured by GPT1:DMAEV" description="GPT1A DMA trigger event. Configured by GPT1:DMAEV"/>
         <bitenum id="GPT0B_DMABREQ" value="78" token="GPT0B DMA trigger event. Configured by GPT0:DMAEV" description="GPT0B DMA trigger event. Configured by GPT0:DMAEV"/>
         <bitenum id="GPT0A_DMABREQ" value="77" token="GPT0A DMA trigger event. Configured by GPT0:DMAEV" description="GPT0A DMA trigger event. Configured by GPT0:DMAEV"/>
         <bitenum id="TIE_LOW" value="72" token="Not used tied to 0

" description="Not used tied to 0

"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="UDMACH12BSEL" width="32" description="Output Selection for DMA Channel 12 REQ

DMA_DONE for the corresponding DMA channel is available as interrupt on GPT1 as GPT1:RIS.DMABRIS

" id="UDMACH12BSEL" offset="0x564">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value

Writing any other value than values defined by a ENUM may result in undefined behavior.
" id="EV" resetval="0x50">
         <bitenum id="ALWAYS_ACTIVE" value="121" token="Always asserted" description="Always asserted"/>
         <bitenum id="GPT3B_DMABREQ" value="84" token="GPT3B DMA trigger event. Configured by GPT3:DMAEV" description="GPT3B DMA trigger event. Configured by GPT3:DMAEV"/>
         <bitenum id="GPT3A_DMABREQ" value="83" token="GPT3A DMA trigger event. Configured by GPT3:DMAEV" description="GPT3A DMA trigger event. Configured by GPT3:DMAEV"/>
         <bitenum id="GPT2B_DMABREQ" value="82" token="GPT2B DMA trigger event. Configured by GPT2:DMAEV" description="GPT2B DMA trigger event. Configured by GPT2:DMAEV"/>
         <bitenum id="GPT2A_DMABREQ" value="81" token="GPT2A DMA trigger event. Configured by GPT2:DMAEV" description="GPT2A DMA trigger event. Configured by GPT2:DMAEV"/>
         <bitenum id="GPT1B_DMABREQ" value="80" token="GPT1B DMA trigger event. Configured by GPT1:DMAEV" description="GPT1B DMA trigger event. Configured by GPT1:DMAEV"/>
         <bitenum id="GPT1A_DMABREQ" value="79" token="GPT1A DMA trigger event. Configured by GPT1:DMAEV" description="GPT1A DMA trigger event. Configured by GPT1:DMAEV"/>
         <bitenum id="GPT0B_DMABREQ" value="78" token="GPT0B DMA trigger event. Configured by GPT0:DMAEV" description="GPT0B DMA trigger event. Configured by GPT0:DMAEV"/>
         <bitenum id="GPT0A_DMABREQ" value="77" token="GPT0A DMA trigger event. Configured by GPT0:DMAEV" description="GPT0A DMA trigger event. Configured by GPT0:DMAEV"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="UDMACH13SSEL" width="32" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="UDMACH13SSEL" offset="0x568">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="EV" resetval="0x3">
         <bitenum id="AON_PROG2" value="3" token="AON programmable event 2. Event selected by AON_EVENT MCU event selector, AON_EVENT:EVTOMCUSEL.AON_PROG2_EV" description="AON programmable event 2. Event selected by AON_EVENT MCU event selector, AON_EVENT:EVTOMCUSEL.AON_PROG2_EV"/>
      </bitfield>
   </register>
   <register acronym="UDMACH13BSEL" width="32" description="Output Selection for DMA Channel 13 REQ" id="UDMACH13BSEL" offset="0x56c">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x3">
         <bitenum id="AON_PROG2" value="3" token="AON programmable event 2. Event selected by AON_EVENT MCU event selector, AON_EVENT:EVTOMCUSEL.AON_PROG2_EV" description="AON programmable event 2. Event selected by AON_EVENT MCU event selector, AON_EVENT:EVTOMCUSEL.AON_PROG2_EV"/>
      </bitfield>
   </register>
   <register acronym="UDMACH14SSEL" width="32" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="UDMACH14SSEL" offset="0x570">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="EV" resetval="0x1">
         <bitenum id="AON_PROG0" value="1" token="AON programmable event 0. Event selected by AON_EVENT  MCU event selector, AON_EVENT:EVTOMCUSEL.AON_PROG0_EV" description="AON programmable event 0. Event selected by AON_EVENT  MCU event selector, AON_EVENT:EVTOMCUSEL.AON_PROG0_EV"/>
      </bitfield>
   </register>
   <register acronym="UDMACH14BSEL" width="32" description="Output Selection for DMA Channel 14 REQ" id="UDMACH14BSEL" offset="0x574">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value

Writing any other value than values defined by a ENUM may result in undefined behavior.
" id="EV" resetval="0x1">
         <bitenum id="ALWAYS_ACTIVE" value="121" token="Always asserted" description="Always asserted"/>
         <bitenum id="CPU_HALTED" value="120" token="CPU halted " description="CPU halted "/>
         <bitenum id="AON_RTC_UPD" value="119" token="RTC periodic event controlled by AON_RTC:CTL.RTC_UPD_EN" description="RTC periodic event controlled by AON_RTC:CTL.RTC_UPD_EN"/>
         <bitenum id="AUX_DMABREQ" value="118" token="DMA burst request event from AUX, configured by AUX_EVCTL:DMACTL" description="DMA burst request event from AUX, configured by AUX_EVCTL:DMACTL"/>
         <bitenum id="AUX_DMASREQ" value="117" token="DMA single request event from AUX, configured by AUX_EVCTL:DMACTL" description="DMA single request event from AUX, configured by AUX_EVCTL:DMACTL"/>
         <bitenum id="AUX_SW_DMABREQ" value="116" token="DMA sofware trigger from AUX, triggered by AUX_EVCTL:DMASWREQ.START" description="DMA sofware trigger from AUX, triggered by AUX_EVCTL:DMASWREQ.START"/>
         <bitenum id="AUX_ADC_IRQ" value="115" token="AUX ADC interrupt event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_IRQ. Status flags are found here AUX_EVCTL:EVTOMCUFLAGS" description="AUX ADC interrupt event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_IRQ. Status flags are found here AUX_EVCTL:EVTOMCUFLAGS"/>
         <bitenum id="AUX_OBSMUX0" value="114" token="Loopback of OBSMUX0 through AUX, corresponds to AUX_EVCTL:EVTOMCUFLAGS.MCU_OBSMUX0

" description="Loopback of OBSMUX0 through AUX, corresponds to AUX_EVCTL:EVTOMCUFLAGS.MCU_OBSMUX0

"/>
         <bitenum id="AUX_ADC_FIFO_ALMOST_FULL" value="113" token="AUX ADC FIFO watermark event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_FIFO_ALMOST_FULL" description="AUX ADC FIFO watermark event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_FIFO_ALMOST_FULL"/>
         <bitenum id="AUX_ADC_DONE" value="112" token="AUX ADC done, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_DONE" description="AUX ADC done, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_DONE"/>
         <bitenum id="AUX_SMPH_AUTOTAKE_DONE" value="111" token="Autotake event from AUX semaphore, configured by AUX_SMPH:AUTOTAKE" description="Autotake event from AUX semaphore, configured by AUX_SMPH:AUTOTAKE"/>
         <bitenum id="AUX_TIMER1_EV" value="110" token="AUX timer 1 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER1_EV" description="AUX timer 1 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER1_EV"/>
         <bitenum id="AUX_TIMER0_EV" value="109" token="AUX timer 0 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER0_EV" description="AUX timer 0 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER0_EV"/>
         <bitenum id="AUX_TDC_DONE" value="108" token="AUX TDC measurement done event, corresponds to the flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TDC_DONE and the AUX_TDC status AUX_TDC:STAT.DONE" description="AUX TDC measurement done event, corresponds to the flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TDC_DONE and the AUX_TDC status AUX_TDC:STAT.DONE"/>
         <bitenum id="AUX_COMPB" value="107" token="AUX Compare B event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPB" description="AUX Compare B event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPB"/>
         <bitenum id="AUX_COMPA" value="106" token="AUX Compare A event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPA" description="AUX Compare A event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPA"/>
         <bitenum id="AUX_AON_WU_EV" value="105" token="AON wakeup event, the corresponding flag is here AUX_EVCTL:EVTOMCUFLAGS.AUX_WU_EV" description="AON wakeup event, the corresponding flag is here AUX_EVCTL:EVTOMCUFLAGS.AUX_WU_EV"/>
         <bitenum id="TRNG_IRQ" value="104" token="TRNG Interrupt event, controlled by TRNG:IRQEN.EN" description="TRNG Interrupt event, controlled by TRNG:IRQEN.EN"/>
         <bitenum id="SWEV3" value="103" token="Software event 3, triggered by SWEV.SWEV3" description="Software event 3, triggered by SWEV.SWEV3"/>
         <bitenum id="SWEV2" value="102" token="Software event 2, triggered by SWEV.SWEV2" description="Software event 2, triggered by SWEV.SWEV2"/>
         <bitenum id="SWEV1" value="101" token="Software event 1, triggered by SWEV.SWEV1" description="Software event 1, triggered by SWEV.SWEV1"/>
         <bitenum id="SWEV0" value="100" token="Software event 0, triggered by SWEV.SWEV0" description="Software event 0, triggered by SWEV.SWEV0"/>
         <bitenum id="WDT_NMI" value="99" token="Watchdog non maskable interrupt event, controlled by WDT:CTL.INTTYPE" description="Watchdog non maskable interrupt event, controlled by WDT:CTL.INTTYPE"/>
         <bitenum id="CRYPTO_DMA_DONE_IRQ" value="94" token="CRYPTO DMA input done event, the correspondingg flag is CRYPTO:IRQSTAT.DMA_IN_DONE. Controlled by CRYPTO:IRQEN.DMA_IN_DONE" description="CRYPTO DMA input done event, the correspondingg flag is CRYPTO:IRQSTAT.DMA_IN_DONE. Controlled by CRYPTO:IRQEN.DMA_IN_DONE"/>
         <bitenum id="CRYPTO_RESULT_AVAIL_IRQ" value="93" token="CRYPTO result available interupt event, the corresponding flag is found here CRYPTO:IRQSTAT.RESULT_AVAIL. Controlled by CRYPTO:IRQSTAT.RESULT_AVAIL" description="CRYPTO result available interupt event, the corresponding flag is found here CRYPTO:IRQSTAT.RESULT_AVAIL. Controlled by CRYPTO:IRQSTAT.RESULT_AVAIL"/>
         <bitenum id="PORT_EVENT7" value="92" token="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT7 wil be routed here." description="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT7 wil be routed here."/>
         <bitenum id="PORT_EVENT6" value="91" token="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT6 wil be routed here." description="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT6 wil be routed here."/>
         <bitenum id="PORT_EVENT5" value="90" token="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT4 wil be routed here." description="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT4 wil be routed here."/>
         <bitenum id="PORT_EVENT4" value="89" token="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT4 wil be routed here." description="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT4 wil be routed here."/>
         <bitenum id="PORT_EVENT3" value="88" token="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT3 wil be routed here." description="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT3 wil be routed here."/>
         <bitenum id="PORT_EVENT2" value="87" token="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT2 wil be routed here." description="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT2 wil be routed here."/>
         <bitenum id="PORT_EVENT1" value="86" token="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT1 wil be routed here." description="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT1 wil be routed here."/>
         <bitenum id="PORT_EVENT0" value="85" token="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT0 wil be routed here. " description="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT0 wil be routed here. "/>
         <bitenum id="GPT3B_DMABREQ" value="84" token="GPT3B DMA trigger event. Configured by GPT3:DMAEV" description="GPT3B DMA trigger event. Configured by GPT3:DMAEV"/>
         <bitenum id="GPT3A_DMABREQ" value="83" token="GPT3A DMA trigger event. Configured by GPT3:DMAEV" description="GPT3A DMA trigger event. Configured by GPT3:DMAEV"/>
         <bitenum id="GPT2B_DMABREQ" value="82" token="GPT2B DMA trigger event. Configured by GPT2:DMAEV" description="GPT2B DMA trigger event. Configured by GPT2:DMAEV"/>
         <bitenum id="GPT2A_DMABREQ" value="81" token="GPT2A DMA trigger event. Configured by GPT2:DMAEV" description="GPT2A DMA trigger event. Configured by GPT2:DMAEV"/>
         <bitenum id="GPT1B_DMABREQ" value="80" token="GPT1B DMA trigger event. Configured by GPT1:DMAEV" description="GPT1B DMA trigger event. Configured by GPT1:DMAEV"/>
         <bitenum id="GPT1A_DMABREQ" value="79" token="GPT1A DMA trigger event. Configured by GPT1:DMAEV" description="GPT1A DMA trigger event. Configured by GPT1:DMAEV"/>
         <bitenum id="GPT0B_DMABREQ" value="78" token="GPT0B DMA trigger event. Configured by GPT0:DMAEV" description="GPT0B DMA trigger event. Configured by GPT0:DMAEV"/>
         <bitenum id="GPT0A_DMABREQ" value="77" token="GPT0A DMA trigger event. Configured by GPT0:DMAEV" description="GPT0A DMA trigger event. Configured by GPT0:DMAEV"/>
         <bitenum id="GPT3B_CMP" value="68" token="GPT3B compare event. Configured by GPT3:TBMR.TCACT" description="GPT3B compare event. Configured by GPT3:TBMR.TCACT"/>
         <bitenum id="GPT3A_CMP" value="67" token="GPT3A compare event. Configured by GPT3:TAMR.TCACT" description="GPT3A compare event. Configured by GPT3:TAMR.TCACT"/>
         <bitenum id="GPT2B_CMP" value="66" token="GPT2B compare event. Configured by GPT2:TBMR.TCACT" description="GPT2B compare event. Configured by GPT2:TBMR.TCACT"/>
         <bitenum id="GPT2A_CMP" value="65" token="GPT2A compare event. Configured by GPT2:TAMR.TCACT" description="GPT2A compare event. Configured by GPT2:TAMR.TCACT"/>
         <bitenum id="GPT1B_CMP" value="64" token="GPT1B compare event. Configured by GPT1:TBMR.TCACT" description="GPT1B compare event. Configured by GPT1:TBMR.TCACT"/>
         <bitenum id="GPT1A_CMP" value="63" token="GPT1A compare event. Configured by GPT1:TAMR.TCACT" description="GPT1A compare event. Configured by GPT1:TAMR.TCACT"/>
         <bitenum id="GPT0B_CMP" value="62" token="GPT0B compare event. Configured by GPT0:TBMR.TCACT" description="GPT0B compare event. Configured by GPT0:TBMR.TCACT"/>
         <bitenum id="GPT0A_CMP" value="61" token="GPT0A compare event. Configured by GPT0:TAMR.TCACT" description="GPT0A compare event. Configured by GPT0:TAMR.TCACT"/>
         <bitenum id="AUX_TIMER2_PULSE" value="60" token="AUX Timer2 pulse, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_PULSE" description="AUX Timer2 pulse, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_PULSE"/>
         <bitenum id="AUX_TIMER2_EV3" value="59" token="AUX Timer2 event 3, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV3" description="AUX Timer2 event 3, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV3"/>
         <bitenum id="AUX_TIMER2_EV2" value="58" token="AUX Timer2 event 2, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV2" description="AUX Timer2 event 2, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV2"/>
         <bitenum id="AUX_TIMER2_EV1" value="57" token="AUX Timer2 event 1, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV1" description="AUX Timer2 event 1, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV1"/>
         <bitenum id="AUX_TIMER2_EV0" value="56" token="AUX Timer2 event 0, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV0" description="AUX Timer2 event 0, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV0"/>
         <bitenum id="UART1_TX_DMASREQ" value="55" token="UART1 TX DMA single request, controlled by UART1:DMACTL.TXDMAE" description="UART1 TX DMA single request, controlled by UART1:DMACTL.TXDMAE"/>
         <bitenum id="UART1_TX_DMABREQ" value="54" token="UART1 TX DMA burst request, controlled by UART1:DMACTL.TXDMAE" description="UART1 TX DMA burst request, controlled by UART1:DMACTL.TXDMAE"/>
         <bitenum id="UART1_RX_DMASREQ" value="53" token="UART1 RX DMA single request, controlled by UART1:DMACTL.RXDMAE" description="UART1 RX DMA single request, controlled by UART1:DMACTL.RXDMAE"/>
         <bitenum id="UART1_RX_DMABREQ" value="52" token="UART1 RX DMA burst request, controlled by UART1:DMACTL.RXDMAE" description="UART1 RX DMA burst request, controlled by UART1:DMACTL.RXDMAE"/>
         <bitenum id="UART0_TX_DMASREQ" value="51" token="UART0 TX DMA single request, controlled by UART0:DMACTL.TXDMAE" description="UART0 TX DMA single request, controlled by UART0:DMACTL.TXDMAE"/>
         <bitenum id="UART0_TX_DMABREQ" value="50" token="UART0 TX DMA burst request, controlled by UART0:DMACTL.TXDMAE" description="UART0 TX DMA burst request, controlled by UART0:DMACTL.TXDMAE"/>
         <bitenum id="UART0_RX_DMASREQ" value="49" token="UART0 RX DMA single request, controlled by UART0:DMACTL.RXDMAE" description="UART0 RX DMA single request, controlled by UART0:DMACTL.RXDMAE"/>
         <bitenum id="UART0_RX_DMABREQ" value="48" token="UART0 RX DMA burst request, controlled by UART0:DMACTL.RXDMAE" description="UART0 RX DMA burst request, controlled by UART0:DMACTL.RXDMAE"/>
         <bitenum id="SSI1_TX_DMASREQ" value="47" token="SSI1 TX DMA single request, controlled by SSI0:DMACR.TXDMAE " description="SSI1 TX DMA single request, controlled by SSI0:DMACR.TXDMAE "/>
         <bitenum id="SSI1_TX_DMABREQ" value="46" token="SSI1 TX DMA burst request , controlled by SSI0:DMACR.TXDMAE " description="SSI1 TX DMA burst request , controlled by SSI0:DMACR.TXDMAE "/>
         <bitenum id="SSI1_RX_DMASREQ" value="45" token="SSI1 RX DMA single request, controlled by SSI0:DMACR.RXDMAE " description="SSI1 RX DMA single request, controlled by SSI0:DMACR.RXDMAE "/>
         <bitenum id="SSI1_RX_DMABREQ" value="44" token="SSI1 RX DMA burst request , controlled by SSI0:DMACR.RXDMAE " description="SSI1 RX DMA burst request , controlled by SSI0:DMACR.RXDMAE "/>
         <bitenum id="SSI0_TX_DMASREQ" value="43" token="SSI0 TX DMA single request, controlled by SSI0:DMACR.TXDMAE " description="SSI0 TX DMA single request, controlled by SSI0:DMACR.TXDMAE "/>
         <bitenum id="SSI0_TX_DMABREQ" value="42" token="SSI0 TX DMA burst request , controlled by SSI0:DMACR.TXDMAE " description="SSI0 TX DMA burst request , controlled by SSI0:DMACR.TXDMAE "/>
         <bitenum id="SSI0_RX_DMASREQ" value="41" token="SSI0 RX DMA single request, controlled by SSI0:DMACR.RXDMAE " description="SSI0 RX DMA single request, controlled by SSI0:DMACR.RXDMAE "/>
         <bitenum id="SSI0_RX_DMABREQ" value="40" token="SSI0 RX DMA burst request , controlled by SSI0:DMACR.RXDMAE " description="SSI0 RX DMA burst request , controlled by SSI0:DMACR.RXDMAE "/>
         <bitenum id="DMA_DONE_COMB" value="39" token="Combined DMA done, corresponding flags are here UDMA0:REQDONE " description="Combined DMA done, corresponding flags are here UDMA0:REQDONE "/>
         <bitenum id="DMA_ERR" value="38" token="DMA bus error, corresponds to UDMA0:ERROR.STATUS" description="DMA bus error, corresponds to UDMA0:ERROR.STATUS"/>
         <bitenum id="UART1_COMB" value="37" token="UART1 combined interrupt, interrupt flags are found here UART1:MIS" description="UART1 combined interrupt, interrupt flags are found here UART1:MIS"/>
         <bitenum id="UART0_COMB" value="36" token="UART0 combined interrupt, interrupt flags are found here UART0:MIS" description="UART0 combined interrupt, interrupt flags are found here UART0:MIS"/>
         <bitenum id="SSI1_COMB" value="35" token="SSI1 combined interrupt, interrupt flags are found here SSI1:MIS" description="SSI1 combined interrupt, interrupt flags are found here SSI1:MIS"/>
         <bitenum id="SSI0_COMB" value="34" token="SSI0 combined interrupt, interrupt flags are found here SSI0:MIS" description="SSI0 combined interrupt, interrupt flags are found here SSI0:MIS"/>
         <bitenum id="PKA_IRQ" value="31" token="PKA Interrupt event" description="PKA Interrupt event"/>
         <bitenum id="RFC_CPE_1" value="30" token="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE1 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_1 event" description="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE1 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_1 event"/>
         <bitenum id="AUX_SWEV1" value="29" token="AUX software event 1, triggered by AUX_EVCTL:SWEVSET.SWEV1, also available as AUX_EVENT2 AON wake up event.
MCU domain wakeup control AON_EVENT:MCUWUSEL

" description="AUX software event 1, triggered by AUX_EVCTL:SWEVSET.SWEV1, also available as AUX_EVENT2 AON wake up event.
MCU domain wakeup control AON_EVENT:MCUWUSEL

"/>
         <bitenum id="RFC_CPE_0" value="27" token="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE0 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_0 event" description="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE0 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_0 event"/>
         <bitenum id="RFC_HW_COMB" value="26" token="Combined RFC hardware interrupt, corresponding flag is here RFC_DBELL:RFHWIFG" description="Combined RFC hardware interrupt, corresponding flag is here RFC_DBELL:RFHWIFG"/>
         <bitenum id="RFC_CMD_ACK" value="25" token="RFC Doorbell Command Acknowledgement Interrupt, equvialent to RFC_DBELL:RFACKIFG.ACKFLAG" description="RFC Doorbell Command Acknowledgement Interrupt, equvialent to RFC_DBELL:RFACKIFG.ACKFLAG"/>
         <bitenum id="WDT_IRQ" value="24" token="Watchdog interrupt event, controlled by WDT:CTL.INTEN" description="Watchdog interrupt event, controlled by WDT:CTL.INTEN"/>
         <bitenum id="DMA_CH18_DONE" value="22" token="DMA done for software tiggered UDMA channel 18, see UDMA0:SOFTREQ" description="DMA done for software tiggered UDMA channel 18, see UDMA0:SOFTREQ"/>
         <bitenum id="FLASH" value="21" token="FLASH controller error event,  the status flags are FLASH:FEDACSTAT.FSM_DONE and FLASH:FEDACSTAT.RVF_INT" description="FLASH controller error event,  the status flags are FLASH:FEDACSTAT.FSM_DONE and FLASH:FEDACSTAT.RVF_INT"/>
         <bitenum id="DMA_CH0_DONE" value="20" token="DMA done for software tiggered UDMA channel 0, see UDMA0:SOFTREQ" description="DMA done for software tiggered UDMA channel 0, see UDMA0:SOFTREQ"/>
         <bitenum id="GPT1B" value="19" token="GPT1B interrupt event, controlled by GPT1:TBMR" description="GPT1B interrupt event, controlled by GPT1:TBMR"/>
         <bitenum id="GPT1A" value="18" token="GPT1A interrupt event, controlled by GPT1:TAMR" description="GPT1A interrupt event, controlled by GPT1:TAMR"/>
         <bitenum id="GPT0B" value="17" token="GPT0B interrupt event, controlled by GPT0:TBMR" description="GPT0B interrupt event, controlled by GPT0:TBMR"/>
         <bitenum id="GPT0A" value="16" token="GPT0A interrupt event, controlled by GPT0:TAMR" description="GPT0A interrupt event, controlled by GPT0:TAMR"/>
         <bitenum id="GPT3B" value="15" token="GPT3B interrupt event, controlled by GPT3:TBMR" description="GPT3B interrupt event, controlled by GPT3:TBMR"/>
         <bitenum id="GPT3A" value="14" token="GPT3A interrupt event, controlled by GPT3:TAMR" description="GPT3A interrupt event, controlled by GPT3:TAMR"/>
         <bitenum id="GPT2B" value="13" token="GPT2B interrupt event, controlled by GPT2:TBMR" description="GPT2B interrupt event, controlled by GPT2:TBMR"/>
         <bitenum id="GPT2A" value="12" token="GPT2A interrupt event, controlled by GPT2:TAMR" description="GPT2A interrupt event, controlled by GPT2:TAMR"/>
         <bitenum id="AUX_COMB" value="11" token="AUX combined event, the corresponding flag register is here AUX_EVCTL:EVTOMCUFLAGS" description="AUX combined event, the corresponding flag register is here AUX_EVCTL:EVTOMCUFLAGS"/>
         <bitenum id="AON_AUX_SWEV0" value="10" token="AUX Software event 0, AUX_EVCTL:SWEVSET.SWEV0" description="AUX Software event 0, AUX_EVCTL:SWEVSET.SWEV0"/>
         <bitenum id="I2C_IRQ" value="9" token="Interrupt event from I2C" description="Interrupt event from I2C"/>
         <bitenum id="I2S_IRQ" value="8" token="Interrupt event from I2S" description="Interrupt event from I2S"/>
         <bitenum id="AON_RTC_COMB" value="7" token="Event from AON_RTC, controlled by the AON_RTC:CTL.COMB_EV_MASK setting" description="Event from AON_RTC, controlled by the AON_RTC:CTL.COMB_EV_MASK setting"/>
         <bitenum id="OSC_COMB" value="6" token="Combined event from Oscillator control" description="Combined event from Oscillator control"/>
         <bitenum id="BATMON_COMB" value="5" token="Combined event from battery monitor" description="Combined event from battery monitor"/>
         <bitenum id="AON_GPIO_EDGE" value="4" token="Edge detect event from IOC. Configureded by the IOC:IOCFGn.EDGE_IRQ_EN and  IOC:IOCFGn.EDGE_DET settings" description="Edge detect event from IOC. Configureded by the IOC:IOCFGn.EDGE_IRQ_EN and  IOC:IOCFGn.EDGE_DET settings"/>
         <bitenum id="AON_PROG2" value="3" token="AON programmable event 2. Event selected by AON_EVENT MCU event selector, AON_EVENT:EVTOMCUSEL.AON_PROG2_EV" description="AON programmable event 2. Event selected by AON_EVENT MCU event selector, AON_EVENT:EVTOMCUSEL.AON_PROG2_EV"/>
         <bitenum id="AON_PROG1" value="2" token="AON programmable event 1. Event selected by AON_EVENT MCU event selector, AON_EVENT:EVTOMCUSEL.AON_PROG1_EV" description="AON programmable event 1. Event selected by AON_EVENT MCU event selector, AON_EVENT:EVTOMCUSEL.AON_PROG1_EV"/>
         <bitenum id="AON_PROG0" value="1" token="AON programmable event 0. Event selected by AON_EVENT  MCU event selector, AON_EVENT:EVTOMCUSEL.AON_PROG0_EV" description="AON programmable event 0. Event selected by AON_EVENT  MCU event selector, AON_EVENT:EVTOMCUSEL.AON_PROG0_EV"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="UDMACH15SSEL" width="32" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="UDMACH15SSEL" offset="0x578">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="EV" resetval="0x7">
         <bitenum id="AON_RTC_COMB" value="7" token="Event from AON_RTC, controlled by the AON_RTC:CTL.COMB_EV_MASK setting" description="Event from AON_RTC, controlled by the AON_RTC:CTL.COMB_EV_MASK setting"/>
      </bitfield>
   </register>
   <register acronym="UDMACH15BSEL" width="32" description="Output Selection for DMA Channel 15 REQ" id="UDMACH15BSEL" offset="0x57c">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x7">
         <bitenum id="AON_RTC_COMB" value="7" token="Event from AON_RTC, controlled by the AON_RTC:CTL.COMB_EV_MASK setting" description="Event from AON_RTC, controlled by the AON_RTC:CTL.COMB_EV_MASK setting"/>
      </bitfield>
   </register>
   <register acronym="UDMACH16SSEL" width="32" description="Output Selection for DMA Channel 16 SREQ

" id="UDMACH16SSEL" offset="0x580">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x2d">
         <bitenum id="SSI1_RX_DMASREQ" value="45" token="SSI1 RX DMA single request, controlled by SSI0:DMACR.RXDMAE " description="SSI1 RX DMA single request, controlled by SSI0:DMACR.RXDMAE "/>
      </bitfield>
   </register>
   <register acronym="UDMACH16BSEL" width="32" description="Output Selection for DMA Channel 16 REQ

" id="UDMACH16BSEL" offset="0x584">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x2c">
         <bitenum id="SSI1_RX_DMABREQ" value="44" token="SSI1 RX DMA burst request , controlled by SSI0:DMACR.RXDMAE " description="SSI1 RX DMA burst request , controlled by SSI0:DMACR.RXDMAE "/>
      </bitfield>
   </register>
   <register acronym="UDMACH17SSEL" width="32" description="Output Selection for DMA Channel 17 SREQ

" id="UDMACH17SSEL" offset="0x588">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x2f">
         <bitenum id="SSI1_TX_DMASREQ" value="47" token="SSI1 TX DMA single request, controlled by SSI0:DMACR.TXDMAE " description="SSI1 TX DMA single request, controlled by SSI0:DMACR.TXDMAE "/>
      </bitfield>
   </register>
   <register acronym="UDMACH17BSEL" width="32" description="Output Selection for DMA Channel 17 REQ

" id="UDMACH17BSEL" offset="0x58c">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x2e">
         <bitenum id="SSI1_TX_DMABREQ" value="46" token="SSI1 TX DMA burst request , controlled by SSI0:DMACR.TXDMAE " description="SSI1 TX DMA burst request , controlled by SSI0:DMACR.TXDMAE "/>
      </bitfield>
   </register>
   <register acronym="UDMACH18SSEL" width="32" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="UDMACH18SSEL" offset="0x590">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="EV" resetval="0x0">
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="UDMACH18BSEL" width="32" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="UDMACH18BSEL" offset="0x594">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="EV" resetval="0x0">
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="UDMACH19SSEL" width="32" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="UDMACH19SSEL" offset="0x598">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="EV" resetval="0x0">
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="UDMACH19BSEL" width="32" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="UDMACH19BSEL" offset="0x59c">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="EV" resetval="0x0">
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="UDMACH20SSEL" width="32" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="UDMACH20SSEL" offset="0x5a0">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="EV" resetval="0x0">
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="UDMACH20BSEL" width="32" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="UDMACH20BSEL" offset="0x5a4">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="EV" resetval="0x0">
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="UDMACH21SSEL" width="32" description="Output Selection for DMA Channel 21 SREQ" id="UDMACH21SSEL" offset="0x5a8">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x64">
         <bitenum id="SWEV0" value="100" token="Software event 0, triggered by SWEV.SWEV0" description="Software event 0, triggered by SWEV.SWEV0"/>
      </bitfield>
   </register>
   <register acronym="UDMACH21BSEL" width="32" description="Output Selection for DMA Channel 21 REQ" id="UDMACH21BSEL" offset="0x5ac">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x64">
         <bitenum id="SWEV0" value="100" token="Software event 0, triggered by SWEV.SWEV0" description="Software event 0, triggered by SWEV.SWEV0"/>
      </bitfield>
   </register>
   <register acronym="UDMACH22SSEL" width="32" description="Output Selection for DMA Channel 22 SREQ" id="UDMACH22SSEL" offset="0x5b0">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x65">
         <bitenum id="SWEV1" value="101" token="Software event 1, triggered by SWEV.SWEV1" description="Software event 1, triggered by SWEV.SWEV1"/>
      </bitfield>
   </register>
   <register acronym="UDMACH22BSEL" width="32" description="Output Selection for DMA Channel 22 REQ" id="UDMACH22BSEL" offset="0x5b4">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x65">
         <bitenum id="SWEV1" value="101" token="Software event 1, triggered by SWEV.SWEV1" description="Software event 1, triggered by SWEV.SWEV1"/>
      </bitfield>
   </register>
   <register acronym="UDMACH23SSEL" width="32" description="Output Selection for DMA Channel 23 SREQ" id="UDMACH23SSEL" offset="0x5b8">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x66">
         <bitenum id="SWEV2" value="102" token="Software event 2, triggered by SWEV.SWEV2" description="Software event 2, triggered by SWEV.SWEV2"/>
      </bitfield>
   </register>
   <register acronym="UDMACH23BSEL" width="32" description="Output Selection for DMA Channel 23 REQ" id="UDMACH23BSEL" offset="0x5bc">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x66">
         <bitenum id="SWEV2" value="102" token="Software event 2, triggered by SWEV.SWEV2" description="Software event 2, triggered by SWEV.SWEV2"/>
      </bitfield>
   </register>
   <register acronym="UDMACH24SSEL" width="32" description="Output Selection for DMA Channel 24 SREQ" id="UDMACH24SSEL" offset="0x5c0">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x67">
         <bitenum id="SWEV3" value="103" token="Software event 3, triggered by SWEV.SWEV3" description="Software event 3, triggered by SWEV.SWEV3"/>
      </bitfield>
   </register>
   <register acronym="UDMACH24BSEL" width="32" description="Output Selection for DMA Channel 24 REQ" id="UDMACH24BSEL" offset="0x5c4">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x67">
         <bitenum id="SWEV3" value="103" token="Software event 3, triggered by SWEV.SWEV3" description="Software event 3, triggered by SWEV.SWEV3"/>
      </bitfield>
   </register>
   <register acronym="UDMACH25SSEL" width="32" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="UDMACH25SSEL" offset="0x5c8">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="EV" resetval="0x0">
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="UDMACH25BSEL" width="32" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="UDMACH25BSEL" offset="0x5cc">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="EV" resetval="0x0">
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="UDMACH26SSEL" width="32" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="UDMACH26SSEL" offset="0x5d0">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="EV" resetval="0x0">
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="UDMACH26BSEL" width="32" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="UDMACH26BSEL" offset="0x5d4">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="EV" resetval="0x0">
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="UDMACH27SSEL" width="32" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="UDMACH27SSEL" offset="0x5d8">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="EV" resetval="0x0">
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="UDMACH27BSEL" width="32" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="UDMACH27BSEL" offset="0x5dc">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="EV" resetval="0x0">
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="UDMACH28SSEL" width="32" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="UDMACH28SSEL" offset="0x5e0">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="EV" resetval="0x0">
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="UDMACH28BSEL" width="32" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="UDMACH28BSEL" offset="0x5e4">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="EV" resetval="0x0">
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="UDMACH29SSEL" width="32" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="UDMACH29SSEL" offset="0x5e8">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="EV" resetval="0x0">
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="UDMACH29BSEL" width="32" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="UDMACH29BSEL" offset="0x5ec">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="EV" resetval="0x0">
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="UDMACH30SSEL" width="32" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="UDMACH30SSEL" offset="0x5f0">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="EV" resetval="0x0">
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="UDMACH30BSEL" width="32" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="UDMACH30BSEL" offset="0x5f4">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="EV" resetval="0x0">
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="UDMACH31SSEL" width="32" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="UDMACH31SSEL" offset="0x5f8">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="EV" resetval="0x0">
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="UDMACH31BSEL" width="32" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="UDMACH31BSEL" offset="0x5fc">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="EV" resetval="0x0">
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="GPT3ACAPTSEL" width="32" description="Output Selection for GPT3 0" id="GPT3ACAPTSEL" offset="0x600">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value

Writing any other value than values defined by a ENUM may result in undefined behavior.
" id="EV" resetval="0x5b">
         <bitenum id="ALWAYS_ACTIVE" value="121" token="Always asserted" description="Always asserted"/>
         <bitenum id="AON_RTC_UPD" value="119" token="RTC periodic event controlled by AON_RTC:CTL.RTC_UPD_EN" description="RTC periodic event controlled by AON_RTC:CTL.RTC_UPD_EN"/>
         <bitenum id="AUX_ADC_IRQ" value="115" token="AUX ADC interrupt event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_IRQ. Status flags are found here AUX_EVCTL:EVTOMCUFLAGS" description="AUX ADC interrupt event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_IRQ. Status flags are found here AUX_EVCTL:EVTOMCUFLAGS"/>
         <bitenum id="AUX_OBSMUX0" value="114" token="Loopback of OBSMUX0 through AUX, corresponds to AUX_EVCTL:EVTOMCUFLAGS.MCU_OBSMUX0

" description="Loopback of OBSMUX0 through AUX, corresponds to AUX_EVCTL:EVTOMCUFLAGS.MCU_OBSMUX0

"/>
         <bitenum id="AUX_ADC_FIFO_ALMOST_FULL" value="113" token="AUX ADC FIFO watermark event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_FIFO_ALMOST_FULL" description="AUX ADC FIFO watermark event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_FIFO_ALMOST_FULL"/>
         <bitenum id="AUX_ADC_DONE" value="112" token="AUX ADC done, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_DONE" description="AUX ADC done, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_DONE"/>
         <bitenum id="AUX_SMPH_AUTOTAKE_DONE" value="111" token="Autotake event from AUX semaphore, configured by AUX_SMPH:AUTOTAKE" description="Autotake event from AUX semaphore, configured by AUX_SMPH:AUTOTAKE"/>
         <bitenum id="AUX_TIMER1_EV" value="110" token="AUX timer 1 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER1_EV" description="AUX timer 1 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER1_EV"/>
         <bitenum id="AUX_TIMER0_EV" value="109" token="AUX timer 0 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER0_EV" description="AUX timer 0 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER0_EV"/>
         <bitenum id="AUX_TDC_DONE" value="108" token="AUX TDC measurement done event, corresponds to the flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TDC_DONE and the AUX_TDC status AUX_TDC:STAT.DONE" description="AUX TDC measurement done event, corresponds to the flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TDC_DONE and the AUX_TDC status AUX_TDC:STAT.DONE"/>
         <bitenum id="AUX_COMPB" value="107" token="AUX Compare B event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPB" description="AUX Compare B event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPB"/>
         <bitenum id="AUX_COMPA" value="106" token="AUX Compare A event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPA" description="AUX Compare A event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPA"/>
         <bitenum id="AUX_AON_WU_EV" value="105" token="AON wakeup event, the corresponding flag is here AUX_EVCTL:EVTOMCUFLAGS.AUX_WU_EV" description="AON wakeup event, the corresponding flag is here AUX_EVCTL:EVTOMCUFLAGS.AUX_WU_EV"/>
         <bitenum id="PORT_EVENT7" value="92" token="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT7 wil be routed here." description="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT7 wil be routed here."/>
         <bitenum id="PORT_EVENT6" value="91" token="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT6 wil be routed here." description="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT6 wil be routed here."/>
         <bitenum id="GPT3B_CMP" value="68" token="GPT3B compare event. Configured by GPT3:TBMR.TCACT" description="GPT3B compare event. Configured by GPT3:TBMR.TCACT"/>
         <bitenum id="GPT3A_CMP" value="67" token="GPT3A compare event. Configured by GPT3:TAMR.TCACT" description="GPT3A compare event. Configured by GPT3:TAMR.TCACT"/>
         <bitenum id="GPT2B_CMP" value="66" token="GPT2B compare event. Configured by GPT2:TBMR.TCACT" description="GPT2B compare event. Configured by GPT2:TBMR.TCACT"/>
         <bitenum id="GPT2A_CMP" value="65" token="GPT2A compare event. Configured by GPT2:TAMR.TCACT" description="GPT2A compare event. Configured by GPT2:TAMR.TCACT"/>
         <bitenum id="GPT1B_CMP" value="64" token="GPT1B compare event. Configured by GPT1:TBMR.TCACT" description="GPT1B compare event. Configured by GPT1:TBMR.TCACT"/>
         <bitenum id="GPT1A_CMP" value="63" token="GPT1A compare event. Configured by GPT1:TAMR.TCACT" description="GPT1A compare event. Configured by GPT1:TAMR.TCACT"/>
         <bitenum id="GPT0B_CMP" value="62" token="GPT0B compare event. Configured by GPT0:TBMR.TCACT" description="GPT0B compare event. Configured by GPT0:TBMR.TCACT"/>
         <bitenum id="GPT0A_CMP" value="61" token="GPT0A compare event. Configured by GPT0:TAMR.TCACT" description="GPT0A compare event. Configured by GPT0:TAMR.TCACT"/>
         <bitenum id="AUX_TIMER2_PULSE" value="60" token="AUX Timer2 pulse, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_PULSE" description="AUX Timer2 pulse, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_PULSE"/>
         <bitenum id="AUX_TIMER2_EV3" value="59" token="AUX Timer2 event 3, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV3" description="AUX Timer2 event 3, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV3"/>
         <bitenum id="AUX_TIMER2_EV2" value="58" token="AUX Timer2 event 2, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV2" description="AUX Timer2 event 2, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV2"/>
         <bitenum id="AUX_TIMER2_EV1" value="57" token="AUX Timer2 event 1, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV1" description="AUX Timer2 event 1, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV1"/>
         <bitenum id="AUX_TIMER2_EV0" value="56" token="AUX Timer2 event 0, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV0" description="AUX Timer2 event 0, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV0"/>
         <bitenum id="UART1_COMB" value="37" token="UART1 combined interrupt, interrupt flags are found here UART1:MIS" description="UART1 combined interrupt, interrupt flags are found here UART1:MIS"/>
         <bitenum id="UART0_COMB" value="36" token="UART0 combined interrupt, interrupt flags are found here UART0:MIS" description="UART0 combined interrupt, interrupt flags are found here UART0:MIS"/>
         <bitenum id="SSI1_COMB" value="35" token="SSI1 combined interrupt, interrupt flags are found here SSI1:MIS" description="SSI1 combined interrupt, interrupt flags are found here SSI1:MIS"/>
         <bitenum id="SSI0_COMB" value="34" token="SSI0 combined interrupt, interrupt flags are found here SSI0:MIS" description="SSI0 combined interrupt, interrupt flags are found here SSI0:MIS"/>
         <bitenum id="RFC_CPE_1" value="30" token="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE1 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_1 event" description="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE1 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_1 event"/>
         <bitenum id="RFC_CPE_0" value="27" token="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE0 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_0 event" description="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE0 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_0 event"/>
         <bitenum id="RFC_HW_COMB" value="26" token="Combined RFC hardware interrupt, corresponding flag is here RFC_DBELL:RFHWIFG" description="Combined RFC hardware interrupt, corresponding flag is here RFC_DBELL:RFHWIFG"/>
         <bitenum id="RFC_CMD_ACK" value="25" token="RFC Doorbell Command Acknowledgement Interrupt, equvialent to RFC_DBELL:RFACKIFG.ACKFLAG" description="RFC Doorbell Command Acknowledgement Interrupt, equvialent to RFC_DBELL:RFACKIFG.ACKFLAG"/>
         <bitenum id="FLASH" value="21" token="FLASH controller error event,  the status flags are FLASH:FEDACSTAT.FSM_DONE and FLASH:FEDACSTAT.RVF_INT" description="FLASH controller error event,  the status flags are FLASH:FEDACSTAT.FSM_DONE and FLASH:FEDACSTAT.RVF_INT"/>
         <bitenum id="AUX_COMB" value="11" token="AUX combined event, the corresponding flag register is here AUX_EVCTL:EVTOMCUFLAGS" description="AUX combined event, the corresponding flag register is here AUX_EVCTL:EVTOMCUFLAGS"/>
         <bitenum id="I2C_IRQ" value="9" token="Interrupt event from I2C" description="Interrupt event from I2C"/>
         <bitenum id="AON_RTC_COMB" value="7" token="Event from AON_RTC, controlled by the AON_RTC:CTL.COMB_EV_MASK setting" description="Event from AON_RTC, controlled by the AON_RTC:CTL.COMB_EV_MASK setting"/>
         <bitenum id="OSC_COMB" value="6" token="Combined event from Oscillator control" description="Combined event from Oscillator control"/>
         <bitenum id="BATMON_COMB" value="5" token="Combined event from battery monitor" description="Combined event from battery monitor"/>
         <bitenum id="AON_GPIO_EDGE" value="4" token="Edge detect event from IOC. Configureded by the IOC:IOCFGn.EDGE_IRQ_EN and  IOC:IOCFGn.EDGE_DET settings" description="Edge detect event from IOC. Configureded by the IOC:IOCFGn.EDGE_IRQ_EN and  IOC:IOCFGn.EDGE_DET settings"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="GPT3BCAPTSEL" width="32" description="Output Selection for GPT3 1" id="GPT3BCAPTSEL" offset="0x604">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value

Writing any other value than values defined by a ENUM may result in undefined behavior.
" id="EV" resetval="0x5c">
         <bitenum id="ALWAYS_ACTIVE" value="121" token="Always asserted" description="Always asserted"/>
         <bitenum id="AON_RTC_UPD" value="119" token="RTC periodic event controlled by AON_RTC:CTL.RTC_UPD_EN" description="RTC periodic event controlled by AON_RTC:CTL.RTC_UPD_EN"/>
         <bitenum id="AUX_ADC_IRQ" value="115" token="AUX ADC interrupt event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_IRQ. Status flags are found here AUX_EVCTL:EVTOMCUFLAGS" description="AUX ADC interrupt event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_IRQ. Status flags are found here AUX_EVCTL:EVTOMCUFLAGS"/>
         <bitenum id="AUX_OBSMUX0" value="114" token="Loopback of OBSMUX0 through AUX, corresponds to AUX_EVCTL:EVTOMCUFLAGS.MCU_OBSMUX0

" description="Loopback of OBSMUX0 through AUX, corresponds to AUX_EVCTL:EVTOMCUFLAGS.MCU_OBSMUX0

"/>
         <bitenum id="AUX_ADC_FIFO_ALMOST_FULL" value="113" token="AUX ADC FIFO watermark event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_FIFO_ALMOST_FULL" description="AUX ADC FIFO watermark event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_FIFO_ALMOST_FULL"/>
         <bitenum id="AUX_ADC_DONE" value="112" token="AUX ADC done, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_DONE" description="AUX ADC done, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_ADC_DONE"/>
         <bitenum id="AUX_SMPH_AUTOTAKE_DONE" value="111" token="Autotake event from AUX semaphore, configured by AUX_SMPH:AUTOTAKE" description="Autotake event from AUX semaphore, configured by AUX_SMPH:AUTOTAKE"/>
         <bitenum id="AUX_TIMER1_EV" value="110" token="AUX timer 1 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER1_EV" description="AUX timer 1 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER1_EV"/>
         <bitenum id="AUX_TIMER0_EV" value="109" token="AUX timer 0 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER0_EV" description="AUX timer 0 event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER0_EV"/>
         <bitenum id="AUX_TDC_DONE" value="108" token="AUX TDC measurement done event, corresponds to the flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TDC_DONE and the AUX_TDC status AUX_TDC:STAT.DONE" description="AUX TDC measurement done event, corresponds to the flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TDC_DONE and the AUX_TDC status AUX_TDC:STAT.DONE"/>
         <bitenum id="AUX_COMPB" value="107" token="AUX Compare B event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPB" description="AUX Compare B event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPB"/>
         <bitenum id="AUX_COMPA" value="106" token="AUX Compare A event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPA" description="AUX Compare A event, corresponds to AUX_EVCTL:EVTOMCUFLAGS.AUX_COMPA"/>
         <bitenum id="AUX_AON_WU_EV" value="105" token="AON wakeup event, the corresponding flag is here AUX_EVCTL:EVTOMCUFLAGS.AUX_WU_EV" description="AON wakeup event, the corresponding flag is here AUX_EVCTL:EVTOMCUFLAGS.AUX_WU_EV"/>
         <bitenum id="PORT_EVENT7" value="92" token="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT7 wil be routed here." description="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT7 wil be routed here."/>
         <bitenum id="PORT_EVENT6" value="91" token="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT6 wil be routed here." description="Port capture event from IOC, configured by IOC:IOCFGn.PORT_ID. Events on ports configured with ENUM PORT_EVENT6 wil be routed here."/>
         <bitenum id="GPT3B_CMP" value="68" token="GPT3B compare event. Configured by GPT3:TBMR.TCACT" description="GPT3B compare event. Configured by GPT3:TBMR.TCACT"/>
         <bitenum id="GPT3A_CMP" value="67" token="GPT3A compare event. Configured by GPT3:TAMR.TCACT" description="GPT3A compare event. Configured by GPT3:TAMR.TCACT"/>
         <bitenum id="GPT2B_CMP" value="66" token="GPT2B compare event. Configured by GPT2:TBMR.TCACT" description="GPT2B compare event. Configured by GPT2:TBMR.TCACT"/>
         <bitenum id="GPT2A_CMP" value="65" token="GPT2A compare event. Configured by GPT2:TAMR.TCACT" description="GPT2A compare event. Configured by GPT2:TAMR.TCACT"/>
         <bitenum id="GPT1B_CMP" value="64" token="GPT1B compare event. Configured by GPT1:TBMR.TCACT" description="GPT1B compare event. Configured by GPT1:TBMR.TCACT"/>
         <bitenum id="GPT1A_CMP" value="63" token="GPT1A compare event. Configured by GPT1:TAMR.TCACT" description="GPT1A compare event. Configured by GPT1:TAMR.TCACT"/>
         <bitenum id="GPT0B_CMP" value="62" token="GPT0B compare event. Configured by GPT0:TBMR.TCACT" description="GPT0B compare event. Configured by GPT0:TBMR.TCACT"/>
         <bitenum id="GPT0A_CMP" value="61" token="GPT0A compare event. Configured by GPT0:TAMR.TCACT" description="GPT0A compare event. Configured by GPT0:TAMR.TCACT"/>
         <bitenum id="AUX_TIMER2_PULSE" value="60" token="AUX Timer2 pulse, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_PULSE" description="AUX Timer2 pulse, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_PULSE"/>
         <bitenum id="AUX_TIMER2_EV3" value="59" token="AUX Timer2 event 3, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV3" description="AUX Timer2 event 3, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV3"/>
         <bitenum id="AUX_TIMER2_EV2" value="58" token="AUX Timer2 event 2, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV2" description="AUX Timer2 event 2, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV2"/>
         <bitenum id="AUX_TIMER2_EV1" value="57" token="AUX Timer2 event 1, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV1" description="AUX Timer2 event 1, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV1"/>
         <bitenum id="AUX_TIMER2_EV0" value="56" token="AUX Timer2 event 0, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV0" description="AUX Timer2 event 0, corresponding to flag AUX_EVCTL:EVTOMCUFLAGS.AUX_TIMER2_EV0"/>
         <bitenum id="UART1_COMB" value="37" token="UART1 combined interrupt, interrupt flags are found here UART1:MIS" description="UART1 combined interrupt, interrupt flags are found here UART1:MIS"/>
         <bitenum id="UART0_COMB" value="36" token="UART0 combined interrupt, interrupt flags are found here UART0:MIS" description="UART0 combined interrupt, interrupt flags are found here UART0:MIS"/>
         <bitenum id="SSI1_COMB" value="35" token="SSI1 combined interrupt, interrupt flags are found here SSI1:MIS" description="SSI1 combined interrupt, interrupt flags are found here SSI1:MIS"/>
         <bitenum id="SSI0_COMB" value="34" token="SSI0 combined interrupt, interrupt flags are found here SSI0:MIS" description="SSI0 combined interrupt, interrupt flags are found here SSI0:MIS"/>
         <bitenum id="RFC_CPE_1" value="30" token="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE1 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_1 event" description="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE1 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_1 event"/>
         <bitenum id="RFC_CPE_0" value="27" token="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE0 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_0 event" description="Combined Interrupt for CPE Generated events. Corresponding flags are here RFC_DBELL:RFCPEIFG. Only interrupts selected with CPE0 in RFC_DBELL:RFCPEIFG can trigger a RFC_CPE_0 event"/>
         <bitenum id="RFC_HW_COMB" value="26" token="Combined RFC hardware interrupt, corresponding flag is here RFC_DBELL:RFHWIFG" description="Combined RFC hardware interrupt, corresponding flag is here RFC_DBELL:RFHWIFG"/>
         <bitenum id="RFC_CMD_ACK" value="25" token="RFC Doorbell Command Acknowledgement Interrupt, equvialent to RFC_DBELL:RFACKIFG.ACKFLAG" description="RFC Doorbell Command Acknowledgement Interrupt, equvialent to RFC_DBELL:RFACKIFG.ACKFLAG"/>
         <bitenum id="FLASH" value="21" token="FLASH controller error event,  the status flags are FLASH:FEDACSTAT.FSM_DONE and FLASH:FEDACSTAT.RVF_INT" description="FLASH controller error event,  the status flags are FLASH:FEDACSTAT.FSM_DONE and FLASH:FEDACSTAT.RVF_INT"/>
         <bitenum id="AUX_COMB" value="11" token="AUX combined event, the corresponding flag register is here AUX_EVCTL:EVTOMCUFLAGS" description="AUX combined event, the corresponding flag register is here AUX_EVCTL:EVTOMCUFLAGS"/>
         <bitenum id="I2C_IRQ" value="9" token="Interrupt event from I2C" description="Interrupt event from I2C"/>
         <bitenum id="AON_RTC_COMB" value="7" token="Event from AON_RTC, controlled by the AON_RTC:CTL.COMB_EV_MASK setting" description="Event from AON_RTC, controlled by the AON_RTC:CTL.COMB_EV_MASK setting"/>
         <bitenum id="OSC_COMB" value="6" token="Combined event from Oscillator control" description="Combined event from Oscillator control"/>
         <bitenum id="BATMON_COMB" value="5" token="Combined event from battery monitor" description="Combined event from battery monitor"/>
         <bitenum id="AON_GPIO_EDGE" value="4" token="Edge detect event from IOC. Configureded by the IOC:IOCFGn.EDGE_IRQ_EN and  IOC:IOCFGn.EDGE_DET settings" description="Edge detect event from IOC. Configureded by the IOC:IOCFGn.EDGE_IRQ_EN and  IOC:IOCFGn.EDGE_DET settings"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="AUXSEL0" width="32" description="Output Selection for AUX Subscriber 0" id="AUXSEL0" offset="0x700">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value

Writing any other value than values defined by a ENUM may result in undefined behavior.
" id="EV" resetval="0x10">
         <bitenum id="ALWAYS_ACTIVE" value="121" token="Always asserted" description="Always asserted"/>
         <bitenum id="GPT3B_CMP" value="68" token="GPT3B compare event. Configured by GPT3:TBMR.TCACT" description="GPT3B compare event. Configured by GPT3:TBMR.TCACT"/>
         <bitenum id="GPT3A_CMP" value="67" token="GPT3A compare event. Configured by GPT3:TAMR.TCACT" description="GPT3A compare event. Configured by GPT3:TAMR.TCACT"/>
         <bitenum id="GPT2B_CMP" value="66" token="GPT2B compare event. Configured by GPT2:TBMR.TCACT" description="GPT2B compare event. Configured by GPT2:TBMR.TCACT"/>
         <bitenum id="GPT2A_CMP" value="65" token="GPT2A compare event. Configured by GPT2:TAMR.TCACT" description="GPT2A compare event. Configured by GPT2:TAMR.TCACT"/>
         <bitenum id="GPT1B_CMP" value="64" token="GPT1B compare event. Configured by GPT1:TBMR.TCACT" description="GPT1B compare event. Configured by GPT1:TBMR.TCACT"/>
         <bitenum id="GPT1A_CMP" value="63" token="GPT1A compare event. Configured by GPT1:TAMR.TCACT" description="GPT1A compare event. Configured by GPT1:TAMR.TCACT"/>
         <bitenum id="GPT0B_CMP" value="62" token="GPT0B compare event. Configured by GPT0:TBMR.TCACT" description="GPT0B compare event. Configured by GPT0:TBMR.TCACT"/>
         <bitenum id="GPT0A_CMP" value="61" token="GPT0A compare event. Configured by GPT0:TAMR.TCACT" description="GPT0A compare event. Configured by GPT0:TAMR.TCACT"/>
         <bitenum id="GPT1B" value="19" token="GPT1B interrupt event, controlled by GPT1:TBMR" description="GPT1B interrupt event, controlled by GPT1:TBMR"/>
         <bitenum id="GPT1A" value="18" token="GPT1A interrupt event, controlled by GPT1:TAMR" description="GPT1A interrupt event, controlled by GPT1:TAMR"/>
         <bitenum id="GPT0B" value="17" token="GPT0B interrupt event, controlled by GPT0:TBMR" description="GPT0B interrupt event, controlled by GPT0:TBMR"/>
         <bitenum id="GPT0A" value="16" token="GPT0A interrupt event, controlled by GPT0:TAMR" description="GPT0A interrupt event, controlled by GPT0:TAMR"/>
         <bitenum id="GPT3B" value="15" token="GPT3B interrupt event, controlled by GPT3:TBMR" description="GPT3B interrupt event, controlled by GPT3:TBMR"/>
         <bitenum id="GPT3A" value="14" token="GPT3A interrupt event, controlled by GPT3:TAMR" description="GPT3A interrupt event, controlled by GPT3:TAMR"/>
         <bitenum id="GPT2B" value="13" token="GPT2B interrupt event, controlled by GPT2:TBMR" description="GPT2B interrupt event, controlled by GPT2:TBMR"/>
         <bitenum id="GPT2A" value="12" token="GPT2A interrupt event, controlled by GPT2:TAMR" description="GPT2A interrupt event, controlled by GPT2:TAMR"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="CM3NMISEL0" width="32" description="Output Selection for NMI Subscriber 0" id="CM3NMISEL0" offset="0x800">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="EV" resetval="0x63">
         <bitenum id="WDT_NMI" value="99" token="Watchdog non maskable interrupt event, controlled by WDT:CTL.INTTYPE" description="Watchdog non maskable interrupt event, controlled by WDT:CTL.INTTYPE"/>
      </bitfield>
   </register>
   <register acronym="I2SSTMPSEL0" width="32" description="Output Selection for I2S Subscriber 0" id="I2SSTMPSEL0" offset="0x900">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value

Writing any other value than values defined by a ENUM may result in undefined behavior.
" id="EV" resetval="0x5f">
         <bitenum id="ALWAYS_ACTIVE" value="121" token="Always asserted" description="Always asserted"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="FRZSEL0" width="32" description="Output Selection for FRZ Subscriber
The halted debug signal is passed to peripherals such as the General Purpose Timer, Sensor Controller with Digital and Analog Peripherals (AUX), Radio, and RTC. When the system CPU halts, the connected peripherals that have freeze enabled also halt. The programmable output can be set to static values of 0 or 1, and can also be set to pass the halted signal." id="FRZSEL0" offset="0xa00">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value

Writing any other value than values defined by a ENUM may result in undefined behavior.
" id="EV" resetval="0x78">
         <bitenum id="ALWAYS_ACTIVE" value="121" token="Always asserted" description="Always asserted"/>
         <bitenum id="CPU_HALTED" value="120" token="CPU halted " description="CPU halted "/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="SWEV" width="32" description="Set or Clear Software Events" id="SWEV" offset="0xf00">
      <bitfield range="" begin="31" width="7" end="25" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="24" width="1" end="24" rwaccess="RW" description="Writing &#34;1&#34; to this bit when the value is &#34;0&#34; triggers the Software 3 event. " id="SWEV3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="7" end="17" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="Writing &#34;1&#34; to this bit when the value is &#34;0&#34; triggers the Software 2 event. " id="SWEV2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="7" end="9" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="Writing &#34;1&#34; to this bit when the value is &#34;0&#34; triggers the Software 1 event. " id="SWEV1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="7" end="1" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Writing &#34;1&#34; to this bit when the value is &#34;0&#34; triggers the Software 0 event. " id="SWEV0" resetval="0x0">
      </bitfield>
   </register>
</module>
