set_max_delay 4.0 -rise_from port2 -fall_from clk2 -rise_to core_clock -fall_to and1 -ignore_clock_latency -reset_path
