###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx20.ecn.purdue.edu)
#  Generated on:      Thu Mar  3 18:48:00 2016
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix lab7_layout_design_postRoute -outDir timingReports
###############################################################
Path 1: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.860
- Setup                         4.309
+ Phase Shift                   5.000
= Required Time                 1.551
- Arrival Time                  4.562
= Slack Time                   -3.012
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.912 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -2.775 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -2.458 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |   -2.166 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |   -0.935 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |   -0.599 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.203 | 0.239 |   2.652 |   -0.360 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.179 | 0.178 |   2.830 |   -0.181 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX2    | 0.431 | 0.345 |   3.175 |    0.163 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                | D v -> Y ^     | AOI22X1  | 0.243 | 0.251 |   3.426 |    0.414 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                | A ^ -> Y v     | AOI21X1  | 0.182 | 0.137 |   3.562 |    0.551 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | B v -> Y v     | OR2X2    | 0.090 | 0.202 |   3.765 |    0.753 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 0.947 | 0.658 |   4.423 |    1.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U150               | B ^ -> Y v     | MUX2X1   | 0.351 | 0.139 |   4.562 |    1.550 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | D v            | DFFPOSX1 | 0.351 | 0.000 |   4.562 |    1.551 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.112 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    3.248 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    3.565 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.295 | 0.299 |   0.853 |    3.865 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.300 | 0.007 |   0.860 |    3.872 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.860
- Setup                         4.275
+ Phase Shift                   5.000
= Required Time                 1.585
- Arrival Time                  4.561
= Slack Time                   -2.975
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.875 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -2.739 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -2.422 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |   -2.130 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |   -0.899 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |   -0.563 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.203 | 0.239 |   2.652 |   -0.323 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.179 | 0.178 |   2.830 |   -0.145 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX2    | 0.431 | 0.345 |   3.175 |    0.200 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                | D v -> Y ^     | AOI22X1  | 0.243 | 0.251 |   3.426 |    0.450 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                | A ^ -> Y v     | AOI21X1  | 0.182 | 0.137 |   3.562 |    0.587 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | B v -> Y v     | OR2X2    | 0.090 | 0.202 |   3.765 |    0.789 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 0.947 | 0.658 |   4.423 |    1.448 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U253               | B ^ -> Y v     | MUX2X1   | 0.349 | 0.137 |   4.560 |    1.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | D v            | DFFPOSX1 | 0.349 | 0.000 |   4.561 |    1.585 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.075 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    3.212 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    3.529 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.295 | 0.299 |   0.853 |    3.828 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.300 | 0.007 |   0.860 |    3.836 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.877
- Setup                         3.656
+ Phase Shift                   5.000
= Required Time                 2.221
- Arrival Time                  5.126
= Slack Time                   -2.904
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.804 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -2.668 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -2.351 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |   -2.059 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |   -0.828 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |   -0.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.216 | 0.228 |   2.641 |   -0.264 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.336 | 0.424 |   3.065 |    0.161 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.651 | 0.644 |   3.709 |    0.805 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | B v -> Y ^     | AOI22X1  | 0.292 | 0.263 |   3.972 |    1.068 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                  | A ^ -> Y v     | AOI21X1  | 0.204 | 0.159 |   4.131 |    1.227 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                  | B v -> Y v     | OR2X2    | 0.089 | 0.201 |   4.333 |    1.428 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | B v -> Y ^     | MUX2X1   | 0.924 | 0.639 |   4.972 |    2.068 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238                 | B ^ -> Y v     | MUX2X1   | 0.352 | 0.153 |   5.125 |    2.221 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1]   | D v            | DFFPOSX1 | 0.352 | 0.001 |   5.126 |    2.221 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.004 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    3.141 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    3.458 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.281 |   0.835 |    3.739 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.353 | 0.043 |   0.877 |    3.782 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.874
- Setup                         3.576
+ Phase Shift                   5.000
= Required Time                 2.298
- Arrival Time                  5.121
= Slack Time                   -2.823
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.723 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -2.587 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -2.270 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |   -1.978 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |   -0.747 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |   -0.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.216 | 0.228 |   2.641 |   -0.183 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.336 | 0.424 |   3.065 |    0.242 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.651 | 0.644 |   3.709 |    0.886 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | B v -> Y ^     | AOI22X1  | 0.292 | 0.263 |   3.972 |    1.149 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                  | A ^ -> Y v     | AOI21X1  | 0.204 | 0.159 |   4.131 |    1.308 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                  | B v -> Y v     | OR2X2    | 0.089 | 0.201 |   4.333 |    1.509 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | B v -> Y ^     | MUX2X1   | 0.924 | 0.639 |   4.972 |    2.149 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186                 | B ^ -> Y v     | MUX2X1   | 0.348 | 0.149 |   5.121 |    2.298 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1]   | D v            | DFFPOSX1 | 0.348 | 0.000 |   5.121 |    2.298 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.923 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    3.060 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    3.377 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.281 |   0.835 |    3.658 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.352 | 0.039 |   0.874 |    3.697 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.876
- Setup                         3.526
+ Phase Shift                   5.000
= Required Time                 2.350
- Arrival Time                  5.118
= Slack Time                   -2.768
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.668 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -2.532 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -2.214 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |   -1.922 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |   -0.691 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |   -0.355 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.216 | 0.228 |   2.641 |   -0.127 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.336 | 0.424 |   3.065 |    0.297 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.651 | 0.644 |   3.709 |    0.941 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | B v -> Y ^     | AOI22X1  | 0.292 | 0.263 |   3.972 |    1.204 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                  | A ^ -> Y v     | AOI21X1  | 0.204 | 0.159 |   4.131 |    1.363 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                  | B v -> Y v     | OR2X2    | 0.089 | 0.201 |   4.333 |    1.565 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | B v -> Y ^     | MUX2X1   | 0.924 | 0.639 |   4.972 |    2.204 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152                 | B ^ -> Y v     | MUX2X1   | 0.345 | 0.145 |   5.117 |    2.350 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1]   | D v            | DFFPOSX1 | 0.345 | 0.000 |   5.118 |    2.350 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.868 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    3.004 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    3.321 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.281 |   0.835 |    3.602 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.353 | 0.041 |   0.876 |    3.644 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.877
- Setup                         3.466
+ Phase Shift                   5.000
= Required Time                 2.411
- Arrival Time                  5.112
= Slack Time                   -2.701
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.601 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -2.465 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -2.148 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |   -1.856 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |   -0.625 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |   -0.288 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.216 | 0.228 |   2.641 |   -0.060 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.336 | 0.424 |   3.065 |    0.364 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.651 | 0.644 |   3.709 |    1.008 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | B v -> Y ^     | AOI22X1  | 0.292 | 0.263 |   3.972 |    1.271 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                  | A ^ -> Y v     | AOI21X1  | 0.204 | 0.159 |   4.131 |    1.430 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                  | B v -> Y v     | OR2X2    | 0.089 | 0.201 |   4.333 |    1.632 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | B v -> Y ^     | MUX2X1   | 0.924 | 0.639 |   4.972 |    2.271 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U220                 | B ^ -> Y v     | MUX2X1   | 0.342 | 0.140 |   5.112 |    2.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1]   | D v            | DFFPOSX1 | 0.342 | 0.000 |   5.112 |    2.411 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.801 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    2.938 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    3.255 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.281 |   0.835 |    3.536 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.353 | 0.042 |   0.877 |    3.578 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.879
- Setup                         3.455
+ Phase Shift                   5.000
= Required Time                 2.424
- Arrival Time                  5.108
= Slack Time                   -2.685
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.585 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -2.448 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -2.131 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |   -1.839 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |   -0.608 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |   -0.272 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.216 | 0.228 |   2.641 |   -0.044 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.336 | 0.424 |   3.065 |    0.381 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.651 | 0.644 |   3.709 |    1.025 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | B v -> Y ^     | AOI22X1  | 0.292 | 0.263 |   3.972 |    1.287 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                  | A ^ -> Y v     | AOI21X1  | 0.204 | 0.159 |   4.131 |    1.447 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                  | B v -> Y v     | OR2X2    | 0.089 | 0.201 |   4.333 |    1.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | B v -> Y ^     | MUX2X1   | 0.924 | 0.639 |   4.972 |    2.288 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203                 | B ^ -> Y v     | MUX2X1   | 0.342 | 0.136 |   5.108 |    2.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1]   | D v            | DFFPOSX1 | 0.342 | 0.000 |   5.108 |    2.424 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.785 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    2.921 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    3.238 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.281 |   0.835 |    3.519 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.353 | 0.044 |   0.879 |    3.564 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.877
- Setup                         3.448
+ Phase Shift                   5.000
= Required Time                 2.429
- Arrival Time                  5.110
= Slack Time                   -2.680
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.580 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -2.444 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -2.127 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |   -1.835 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |   -0.604 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |   -0.268 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.216 | 0.228 |   2.641 |   -0.040 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.336 | 0.424 |   3.065 |    0.385 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.651 | 0.644 |   3.709 |    1.029 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | B v -> Y ^     | AOI22X1  | 0.292 | 0.263 |   3.972 |    1.291 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                  | A ^ -> Y v     | AOI21X1  | 0.204 | 0.159 |   4.131 |    1.451 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                  | B v -> Y v     | OR2X2    | 0.089 | 0.201 |   4.333 |    1.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | B v -> Y ^     | MUX2X1   | 0.924 | 0.639 |   4.972 |    2.292 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U169                 | B ^ -> Y v     | MUX2X1   | 0.341 | 0.137 |   5.109 |    2.429 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1]   | D v            | DFFPOSX1 | 0.341 | 0.000 |   5.110 |    2.429 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.780 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    2.917 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    3.234 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.281 |   0.835 |    3.515 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.353 | 0.043 |   0.877 |    3.558 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.873
- Setup                         3.467
+ Phase Shift                   5.000
= Required Time                 2.406
- Arrival Time                  5.086
= Slack Time                   -2.679
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.579 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -2.443 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -2.126 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |   -1.834 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |   -0.603 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |   -0.267 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.216 | 0.228 |   2.641 |   -0.039 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.336 | 0.424 |   3.065 |    0.386 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.651 | 0.644 |   3.709 |    1.030 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B v -> Y ^     | AOI22X1  | 0.277 | 0.244 |   3.954 |    1.274 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | A ^ -> Y v     | AOI21X1  | 0.235 | 0.142 |   4.095 |    1.416 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132                 | A v -> Y v     | OR2X2    | 0.091 | 0.215 |   4.310 |    1.631 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265                 | B v -> Y ^     | MUX2X1   | 0.906 | 0.630 |   4.940 |    2.260 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191                 | B ^ -> Y v     | MUX2X1   | 0.342 | 0.146 |   5.085 |    2.406 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7]   | D v            | DFFPOSX1 | 0.342 | 0.000 |   5.086 |    2.406 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.779 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    2.916 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    3.233 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.281 |   0.835 |    3.514 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.352 | 0.039 |   0.873 |    3.553 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.882
- Setup                         3.460
+ Phase Shift                   5.000
= Required Time                 2.422
- Arrival Time                  5.087
= Slack Time                   -2.665
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.565 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -2.429 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -2.111 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |   -1.820 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |   -0.588 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |   -0.252 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.216 | 0.228 |   2.641 |   -0.024 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.336 | 0.424 |   3.065 |    0.400 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.651 | 0.644 |   3.709 |    1.044 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B v -> Y ^     | AOI22X1  | 0.277 | 0.244 |   3.954 |    1.289 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | A ^ -> Y v     | AOI21X1  | 0.235 | 0.142 |   4.095 |    1.430 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132                 | A v -> Y v     | OR2X2    | 0.091 | 0.215 |   4.310 |    1.645 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265                 | B v -> Y ^     | MUX2X1   | 0.906 | 0.630 |   4.940 |    2.275 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263                 | B ^ -> Y v     | MUX2X1   | 0.343 | 0.147 |   5.086 |    2.421 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7]   | D v            | DFFPOSX1 | 0.343 | 0.000 |   5.087 |    2.422 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.765 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    2.901 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    3.219 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.321 | 0.290 |   0.844 |    3.509 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.354 | 0.038 |   0.882 |    3.547 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.870
- Setup                         3.420
+ Phase Shift                   5.000
= Required Time                 2.449
- Arrival Time                  5.109
= Slack Time                   -2.659
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.559 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -2.423 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -2.106 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |   -1.814 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |   -0.583 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |   -0.247 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.216 | 0.228 |   2.641 |   -0.019 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.336 | 0.424 |   3.065 |    0.406 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.651 | 0.644 |   3.709 |    1.050 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | B v -> Y ^     | AOI22X1  | 0.292 | 0.263 |   3.972 |    1.313 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                  | A ^ -> Y v     | AOI21X1  | 0.204 | 0.159 |   4.131 |    1.472 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                  | B v -> Y v     | OR2X2    | 0.089 | 0.201 |   4.333 |    1.673 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | B v -> Y ^     | MUX2X1   | 0.924 | 0.639 |   4.972 |    2.313 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256                 | B ^ -> Y v     | MUX2X1   | 0.339 | 0.136 |   5.108 |    2.449 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1]   | D v            | DFFPOSX1 | 0.339 | 0.000 |   5.109 |    2.449 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.759 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    2.896 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    3.213 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.281 |   0.835 |    3.494 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.351 | 0.035 |   0.870 |    3.529 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.878
- Setup                         3.426
+ Phase Shift                   5.000
= Required Time                 2.452
- Arrival Time                  5.109
= Slack Time                   -2.657
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.557 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -2.420 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -2.103 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |   -1.811 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |   -0.580 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |   -0.244 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.216 | 0.228 |   2.641 |   -0.016 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.336 | 0.424 |   3.065 |    0.408 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.651 | 0.644 |   3.709 |    1.052 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | B v -> Y ^     | AOI22X1  | 0.292 | 0.263 |   3.972 |    1.315 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                  | A ^ -> Y v     | AOI21X1  | 0.204 | 0.159 |   4.131 |    1.474 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                  | B v -> Y v     | OR2X2    | 0.089 | 0.201 |   4.333 |    1.676 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | B v -> Y ^     | MUX2X1   | 0.924 | 0.639 |   4.972 |    2.315 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U136                 | B ^ -> Y v     | MUX2X1   | 0.340 | 0.136 |   5.108 |    2.452 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1]   | D v            | DFFPOSX1 | 0.340 | 0.000 |   5.109 |    2.452 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.757 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    2.893 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    3.210 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.281 |   0.835 |    3.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.353 | 0.044 |   0.878 |    3.535 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.874
- Setup                         3.931
+ Phase Shift                   5.000
= Required Time                 1.943
- Arrival Time                  4.563
= Slack Time                   -2.620
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.520 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -2.384 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -2.067 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |   -1.775 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |   -0.544 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |   -0.208 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.203 | 0.239 |   2.652 |    0.031 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.179 | 0.178 |   2.830 |    0.210 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX2    | 0.431 | 0.345 |   3.175 |    0.555 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                | D v -> Y ^     | AOI22X1  | 0.243 | 0.251 |   3.426 |    0.805 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                | A ^ -> Y v     | AOI21X1  | 0.182 | 0.137 |   3.562 |    0.942 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | B v -> Y v     | OR2X2    | 0.090 | 0.202 |   3.765 |    1.144 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 0.947 | 0.658 |   4.423 |    1.802 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236               | B ^ -> Y v     | MUX2X1   | 0.351 | 0.140 |   4.563 |    1.942 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | D v            | DFFPOSX1 | 0.351 | 0.000 |   4.563 |    1.943 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.720 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    2.857 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    3.174 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.314 | 0.297 |   0.851 |    3.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.330 | 0.023 |   0.874 |    3.495 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
- Setup                         3.401
+ Phase Shift                   5.000
= Required Time                 2.489
- Arrival Time                  5.082
= Slack Time                   -2.593
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.493 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -2.356 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -2.039 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |   -1.747 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |   -0.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |   -0.180 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.216 | 0.228 |   2.641 |    0.048 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.336 | 0.424 |   3.065 |    0.473 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.651 | 0.644 |   3.709 |    1.117 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B v -> Y ^     | AOI22X1  | 0.277 | 0.244 |   3.954 |    1.361 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | A ^ -> Y v     | AOI21X1  | 0.235 | 0.142 |   4.095 |    1.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132                 | A v -> Y v     | OR2X2    | 0.091 | 0.215 |   4.310 |    1.717 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265                 | B v -> Y ^     | MUX2X1   | 0.906 | 0.630 |   4.940 |    2.347 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208                 | B ^ -> Y v     | MUX2X1   | 0.340 | 0.141 |   5.081 |    2.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7]   | D v            | DFFPOSX1 | 0.340 | 0.000 |   5.082 |    2.489 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.693 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    2.829 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    3.146 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.321 | 0.290 |   0.844 |    3.436 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.355 | 0.046 |   0.890 |    3.482 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.888
- Setup                         3.379
+ Phase Shift                   5.000
= Required Time                 2.508
- Arrival Time                  5.082
= Slack Time                   -2.573
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.473 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -2.337 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -2.020 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |   -1.728 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |   -0.497 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |   -0.160 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.216 | 0.228 |   2.641 |    0.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.336 | 0.424 |   3.065 |    0.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.651 | 0.644 |   3.709 |    1.136 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B v -> Y ^     | AOI22X1  | 0.277 | 0.244 |   3.954 |    1.380 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | A ^ -> Y v     | AOI21X1  | 0.235 | 0.142 |   4.095 |    1.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132                 | A v -> Y v     | OR2X2    | 0.091 | 0.215 |   4.310 |    1.737 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265                 | B v -> Y ^     | MUX2X1   | 0.906 | 0.630 |   4.940 |    2.367 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157                 | B ^ -> Y v     | MUX2X1   | 0.339 | 0.141 |   5.081 |    2.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7]   | D v            | DFFPOSX1 | 0.339 | 0.000 |   5.082 |    2.508 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.673 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    2.810 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    3.127 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.321 | 0.290 |   0.844 |    3.417 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.354 | 0.044 |   0.888 |    3.461 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.867
- Setup                         3.885
+ Phase Shift                   5.000
= Required Time                 1.982
- Arrival Time                  4.554
= Slack Time                   -2.572
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.472 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -2.336 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -2.018 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |   -1.726 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |   -0.495 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |   -0.159 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.203 | 0.239 |   2.652 |    0.080 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.179 | 0.178 |   2.830 |    0.258 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX2    | 0.431 | 0.345 |   3.175 |    0.603 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                | D v -> Y ^     | AOI22X1  | 0.243 | 0.251 |   3.426 |    0.854 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                | A ^ -> Y v     | AOI21X1  | 0.182 | 0.137 |   3.562 |    0.991 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | B v -> Y v     | OR2X2    | 0.090 | 0.202 |   3.765 |    1.193 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 0.947 | 0.658 |   4.423 |    1.851 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134               | B ^ -> Y v     | MUX2X1   | 0.345 | 0.131 |   4.554 |    1.982 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | D v            | DFFPOSX1 | 0.345 | 0.000 |   4.554 |    1.982 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.672 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    2.808 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    3.126 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.311 | 0.297 |   0.851 |    3.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.323 | 0.016 |   0.867 |    3.439 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.879
- Setup                         3.858
+ Phase Shift                   5.000
= Required Time                 2.021
- Arrival Time                  4.555
= Slack Time                   -2.534
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.434 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -2.298 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -1.981 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |   -1.689 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |   -0.458 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |   -0.121 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.203 | 0.239 |   2.652 |    0.118 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.179 | 0.178 |   2.830 |    0.296 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX2    | 0.431 | 0.345 |   3.175 |    0.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                | D v -> Y ^     | AOI22X1  | 0.243 | 0.251 |   3.426 |    0.891 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                | A ^ -> Y v     | AOI21X1  | 0.182 | 0.137 |   3.562 |    1.028 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | B v -> Y v     | OR2X2    | 0.090 | 0.202 |   3.765 |    1.231 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 0.947 | 0.658 |   4.423 |    1.889 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167               | B ^ -> Y v     | MUX2X1   | 0.348 | 0.132 |   4.555 |    2.021 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | D v            | DFFPOSX1 | 0.348 | 0.000 |   4.555 |    2.021 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.634 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    2.771 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    3.088 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.314 | 0.297 |   0.851 |    3.385 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.331 | 0.029 |   0.879 |    3.413 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
- Setup                         3.339
+ Phase Shift                   5.000
= Required Time                 2.553
- Arrival Time                  5.071
= Slack Time                   -2.518
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.418 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -2.282 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -1.964 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |   -1.673 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |   -0.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |   -0.105 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.216 | 0.228 |   2.641 |    0.123 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.336 | 0.424 |   3.065 |    0.547 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.651 | 0.644 |   3.709 |    1.191 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B v -> Y ^     | AOI22X1  | 0.277 | 0.244 |   3.954 |    1.436 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | A ^ -> Y v     | AOI21X1  | 0.235 | 0.142 |   4.095 |    1.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132                 | A v -> Y v     | OR2X2    | 0.091 | 0.215 |   4.310 |    1.792 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265                 | B v -> Y ^     | MUX2X1   | 0.906 | 0.630 |   4.940 |    2.422 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140                 | B ^ -> Y v     | MUX2X1   | 0.337 | 0.131 |   5.071 |    2.553 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7]   | D v            | DFFPOSX1 | 0.337 | 0.000 |   5.071 |    2.553 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.618 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    2.754 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    3.072 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.321 | 0.290 |   0.844 |    3.362 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.355 | 0.049 |   0.893 |    3.411 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
- Setup                         3.320
+ Phase Shift                   5.000
= Required Time                 2.571
- Arrival Time                  5.075
= Slack Time                   -2.504
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.404 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -2.268 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -1.951 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |   -1.659 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |   -0.428 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |   -0.091 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.216 | 0.228 |   2.641 |    0.136 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.336 | 0.424 |   3.065 |    0.561 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.651 | 0.644 |   3.709 |    1.205 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B v -> Y ^     | AOI22X1  | 0.277 | 0.244 |   3.954 |    1.449 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | A ^ -> Y v     | AOI21X1  | 0.235 | 0.142 |   4.095 |    1.591 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132                 | A v -> Y v     | OR2X2    | 0.091 | 0.215 |   4.310 |    1.806 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265                 | B v -> Y ^     | MUX2X1   | 0.906 | 0.630 |   4.940 |    2.436 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U174                 | B ^ -> Y v     | MUX2X1   | 0.336 | 0.135 |   5.075 |    2.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7]   | D v            | DFFPOSX1 | 0.336 | 0.000 |   5.075 |    2.571 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.604 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    2.741 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    3.058 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.321 | 0.290 |   0.844 |    3.348 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.355 | 0.046 |   0.890 |    3.395 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.861
- Setup                         3.794
+ Phase Shift                   5.000
= Required Time                 2.067
- Arrival Time                  4.567
= Slack Time                   -2.499
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.399 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -2.263 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -1.946 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |   -1.654 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |   -0.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |   -0.087 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.203 | 0.239 |   2.652 |    0.152 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.179 | 0.178 |   2.830 |    0.331 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX2    | 0.431 | 0.345 |   3.175 |    0.676 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                | D v -> Y ^     | AOI22X1  | 0.243 | 0.251 |   3.426 |    0.926 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                | A ^ -> Y v     | AOI21X1  | 0.182 | 0.137 |   3.562 |    1.063 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | B v -> Y v     | OR2X2    | 0.090 | 0.202 |   3.765 |    1.265 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 0.947 | 0.658 |   4.423 |    1.923 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218               | B ^ -> Y v     | MUX2X1   | 0.355 | 0.143 |   4.566 |    2.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | D v            | DFFPOSX1 | 0.355 | 0.000 |   4.567 |    2.067 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.599 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    2.736 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    3.053 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.281 |   0.835 |    3.334 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.347 | 0.027 |   0.862 |    3.361 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.889
- Setup                         3.312
+ Phase Shift                   5.000
= Required Time                 2.577
- Arrival Time                  5.075
= Slack Time                   -2.498
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.398 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -2.262 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -1.945 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |   -1.653 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |   -0.422 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |   -0.085 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.216 | 0.228 |   2.641 |    0.143 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.336 | 0.424 |   3.065 |    0.567 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.651 | 0.644 |   3.709 |    1.211 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B v -> Y ^     | AOI22X1  | 0.277 | 0.244 |   3.954 |    1.455 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | A ^ -> Y v     | AOI21X1  | 0.235 | 0.142 |   4.095 |    1.597 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132                 | A v -> Y v     | OR2X2    | 0.091 | 0.215 |   4.310 |    1.812 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265                 | B v -> Y ^     | MUX2X1   | 0.906 | 0.630 |   4.940 |    2.442 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226                 | B ^ -> Y v     | MUX2X1   | 0.335 | 0.135 |   5.075 |    2.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7]   | D v            | DFFPOSX1 | 0.335 | 0.000 |   5.075 |    2.577 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.598 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    2.735 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    3.052 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.321 | 0.290 |   0.844 |    3.342 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.355 | 0.045 |   0.889 |    3.388 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.882
- Setup                         3.881
+ Phase Shift                   5.000
= Required Time                 2.001
- Arrival Time                  4.494
= Slack Time                   -2.492
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.392 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -2.256 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -1.939 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |   -1.647 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |   -0.416 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |   -0.079 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.203 | 0.239 |   2.652 |    0.160 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.179 | 0.178 |   2.830 |    0.338 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC34_n172      | A ^ -> Y v     | INVX1    | 0.317 | 0.297 |   3.128 |    0.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.195 | 0.181 |   3.308 |    0.816 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.256 | 0.154 |   3.462 |    0.970 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X2    | 0.106 | 0.232 |   3.694 |    1.202 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 0.926 | 0.644 |   4.338 |    1.846 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251               | B ^ -> Y v     | MUX2X1   | 0.354 | 0.155 |   4.493 |    2.001 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | D v            | DFFPOSX1 | 0.354 | 0.000 |   4.494 |    2.001 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.592 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    2.729 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    3.046 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.320 | 0.300 |   0.854 |    3.346 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^          | DFFPOSX1 | 0.338 | 0.028 |   0.882 |    3.374 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.898
- Setup                         3.283
+ Phase Shift                   5.000
= Required Time                 2.615
- Arrival Time                  5.067
= Slack Time                   -2.452
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.352 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -2.215 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -1.898 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |   -1.606 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |   -0.375 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |   -0.039 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.216 | 0.228 |   2.641 |    0.189 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.336 | 0.424 |   3.065 |    0.614 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.651 | 0.644 |   3.709 |    1.258 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B v -> Y ^     | AOI22X1  | 0.277 | 0.244 |   3.954 |    1.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | A ^ -> Y v     | AOI21X1  | 0.235 | 0.142 |   4.095 |    1.644 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132                 | A v -> Y v     | OR2X2    | 0.091 | 0.215 |   4.310 |    1.858 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265                 | B v -> Y ^     | MUX2X1   | 0.906 | 0.630 |   4.940 |    2.488 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243                 | B ^ -> Y v     | MUX2X1   | 0.334 | 0.127 |   5.066 |    2.615 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7]   | D v            | DFFPOSX1 | 0.334 | 0.000 |   5.067 |    2.615 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.552 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    2.688 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    3.005 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.321 | 0.290 |   0.844 |    3.296 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.354 | 0.054 |   0.898 |    3.349 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.862
- Setup                         3.717
+ Phase Shift                   5.000
= Required Time                 2.144
- Arrival Time                  4.560
= Slack Time                   -2.416
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.316 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -2.179 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -1.862 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |   -1.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |   -0.339 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |   -0.003 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.203 | 0.239 |   2.652 |    0.236 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.179 | 0.178 |   2.830 |    0.415 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX2    | 0.431 | 0.345 |   3.175 |    0.759 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                | D v -> Y ^     | AOI22X1  | 0.243 | 0.251 |   3.426 |    1.010 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                | A ^ -> Y v     | AOI21X1  | 0.182 | 0.137 |   3.562 |    1.147 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | B v -> Y v     | OR2X2    | 0.090 | 0.202 |   3.765 |    1.349 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 0.947 | 0.658 |   4.423 |    2.007 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184               | B ^ -> Y v     | MUX2X1   | 0.349 | 0.137 |   4.560 |    2.144 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | D v            | DFFPOSX1 | 0.349 | 0.000 |   4.560 |    2.144 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.516 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    2.652 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    2.969 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.321 | 0.290 |   0.844 |    3.260 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.343 | 0.018 |   0.862 |    3.277 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.859
- Setup                         3.672
+ Phase Shift                   5.000
= Required Time                 2.188
- Arrival Time                  4.554
= Slack Time                   -2.367
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.267 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -2.130 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -1.813 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |   -1.521 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |   -0.290 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |    0.046 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.203 | 0.239 |   2.652 |    0.285 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.179 | 0.178 |   2.830 |    0.464 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A ^ -> Y v     | INVX2    | 0.431 | 0.345 |   3.175 |    0.809 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                | D v -> Y ^     | AOI22X1  | 0.243 | 0.251 |   3.426 |    1.059 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                | A ^ -> Y v     | AOI21X1  | 0.182 | 0.137 |   3.562 |    1.196 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | B v -> Y v     | OR2X2    | 0.090 | 0.202 |   3.765 |    1.398 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 0.947 | 0.658 |   4.423 |    2.056 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U201               | B ^ -> Y v     | MUX2X1   | 0.348 | 0.131 |   4.554 |    2.187 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | D v            | DFFPOSX1 | 0.348 | 0.000 |   4.554 |    2.188 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.467 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    2.603 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    2.920 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.281 |   0.835 |    3.201 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.345 | 0.024 |   0.859 |    3.226 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.876
- Setup                         3.514
+ Phase Shift                   5.000
= Required Time                 2.362
- Arrival Time                  4.481
= Slack Time                   -2.119
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.019 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -1.883 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -1.565 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |   -1.274 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |   -0.042 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |    0.294 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.203 | 0.239 |   2.652 |    0.533 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.179 | 0.178 |   2.830 |    0.711 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC34_n172      | A ^ -> Y v     | INVX1    | 0.317 | 0.297 |   3.128 |    1.009 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.195 | 0.181 |   3.308 |    1.189 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.256 | 0.154 |   3.462 |    1.343 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X2    | 0.106 | 0.232 |   3.694 |    1.575 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 0.926 | 0.644 |   4.338 |    2.219 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275               | B ^ -> Y v     | MUX2X1   | 0.345 | 0.143 |   4.481 |    2.362 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | D v            | DFFPOSX1 | 0.345 | 0.000 |   4.481 |    2.362 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.219 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    2.355 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    2.673 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |    2.965 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^          | DFFPOSX1 | 0.352 | 0.031 |   0.876 |    2.995 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.869
- Setup                         3.495
+ Phase Shift                   5.000
= Required Time                 2.373
- Arrival Time                  4.476
= Slack Time                   -2.102
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.002 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -1.866 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -1.549 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |   -1.257 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |   -0.026 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |    0.311 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.203 | 0.239 |   2.652 |    0.550 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.179 | 0.178 |   2.830 |    0.728 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC34_n172      | A ^ -> Y v     | INVX1    | 0.317 | 0.297 |   3.128 |    1.025 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.195 | 0.181 |   3.308 |    1.206 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.256 | 0.154 |   3.462 |    1.360 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X2    | 0.106 | 0.232 |   3.694 |    1.592 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 0.926 | 0.644 |   4.338 |    2.236 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234               | B ^ -> Y v     | MUX2X1   | 0.341 | 0.138 |   4.475 |    2.373 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | D v            | DFFPOSX1 | 0.341 | 0.000 |   4.476 |    2.373 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.202 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    2.339 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    2.656 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |    2.948 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^          | DFFPOSX1 | 0.348 | 0.023 |   0.869 |    2.971 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.895
- Setup                         3.486
+ Phase Shift                   5.000
= Required Time                 2.409
- Arrival Time                  4.479
= Slack Time                   -2.069
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.969 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -1.833 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -1.516 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |   -1.224 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |    0.007 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |    0.343 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.203 | 0.239 |   2.652 |    0.582 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.179 | 0.178 |   2.830 |    0.761 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC34_n172      | A ^ -> Y v     | INVX1    | 0.317 | 0.297 |   3.128 |    1.058 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.195 | 0.181 |   3.308 |    1.239 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.256 | 0.154 |   3.462 |    1.393 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X2    | 0.106 | 0.232 |   3.694 |    1.625 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 0.926 | 0.644 |   4.338 |    2.268 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182               | B ^ -> Y v     | MUX2X1   | 0.345 | 0.140 |   4.478 |    2.409 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | D v            | DFFPOSX1 | 0.345 | 0.000 |   4.479 |    2.409 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.169 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    2.306 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    2.623 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |    2.915 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^          | DFFPOSX1 | 0.356 | 0.050 |   0.895 |    2.965 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.894
- Setup                         3.473
+ Phase Shift                   5.000
= Required Time                 2.422
- Arrival Time                  4.477
= Slack Time                   -2.055
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.955 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -1.819 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -1.502 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |   -1.210 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |    0.021 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |    0.357 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.203 | 0.239 |   2.652 |    0.596 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.179 | 0.178 |   2.830 |    0.775 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC34_n172      | A ^ -> Y v     | INVX1    | 0.317 | 0.297 |   3.128 |    1.072 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.195 | 0.181 |   3.308 |    1.253 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.256 | 0.154 |   3.462 |    1.407 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X2    | 0.106 | 0.232 |   3.694 |    1.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 0.926 | 0.644 |   4.338 |    2.283 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U199               | B ^ -> Y v     | MUX2X1   | 0.345 | 0.139 |   4.477 |    2.421 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | D v            | DFFPOSX1 | 0.345 | 0.000 |   4.477 |    2.422 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.155 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    2.292 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    2.609 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |    2.901 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.356 | 0.049 |   0.894 |    2.950 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.895
- Setup                         3.469
+ Phase Shift                   5.000
= Required Time                 2.426
- Arrival Time                  4.476
= Slack Time                   -2.050
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.950 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -1.814 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -1.496 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |   -1.204 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |    0.027 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |    0.363 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.203 | 0.239 |   2.652 |    0.602 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.179 | 0.178 |   2.830 |    0.780 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC34_n172      | A ^ -> Y v     | INVX1    | 0.317 | 0.297 |   3.128 |    1.078 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.195 | 0.181 |   3.308 |    1.258 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.256 | 0.154 |   3.462 |    1.412 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X2    | 0.106 | 0.232 |   3.694 |    1.644 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 0.926 | 0.644 |   4.338 |    2.288 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216               | B ^ -> Y v     | MUX2X1   | 0.344 | 0.137 |   4.475 |    2.425 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | D v            | DFFPOSX1 | 0.344 | 0.000 |   4.476 |    2.426 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.150 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    2.286 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    2.604 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |    2.895 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.356 | 0.049 |   0.895 |    2.945 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.896
- Setup                         3.448
+ Phase Shift                   5.000
= Required Time                 2.448
- Arrival Time                  4.478
= Slack Time                   -2.030
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.930 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -1.794 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -1.477 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |   -1.185 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |    0.046 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |    0.383 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.203 | 0.239 |   2.652 |    0.622 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.179 | 0.178 |   2.830 |    0.800 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC34_n172      | A ^ -> Y v     | INVX1    | 0.317 | 0.297 |   3.128 |    1.097 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.195 | 0.181 |   3.308 |    1.278 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.256 | 0.154 |   3.462 |    1.432 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X2    | 0.106 | 0.232 |   3.694 |    1.664 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 0.926 | 0.644 |   4.338 |    2.308 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U148               | B ^ -> Y v     | MUX2X1   | 0.343 | 0.140 |   4.478 |    2.447 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | D v            | DFFPOSX1 | 0.343 | 0.000 |   4.478 |    2.448 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.130 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    2.267 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    2.584 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |    2.876 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^          | DFFPOSX1 | 0.356 | 0.051 |   0.896 |    2.926 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.894
- Setup                         3.355
+ Phase Shift                   5.000
= Required Time                 2.539
- Arrival Time                  4.468
= Slack Time                   -1.930
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.830 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -1.693 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -1.376 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |   -1.084 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |    0.147 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |    0.483 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.203 | 0.239 |   2.652 |    0.722 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC32_n172      | A v -> Y ^     | INVX2    | 0.179 | 0.178 |   2.830 |    0.901 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC34_n172      | A ^ -> Y v     | INVX1    | 0.317 | 0.297 |   3.128 |    1.198 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.195 | 0.181 |   3.308 |    1.378 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.256 | 0.154 |   3.462 |    1.532 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X2    | 0.106 | 0.232 |   3.694 |    1.764 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 0.926 | 0.644 |   4.338 |    2.408 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U165               | B ^ -> Y v     | MUX2X1   | 0.338 | 0.130 |   4.468 |    2.538 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | D v            | DFFPOSX1 | 0.338 | 0.000 |   4.468 |    2.539 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.030 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    2.166 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    2.484 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |    2.775 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^          | DFFPOSX1 | 0.356 | 0.049 |   0.894 |    2.824 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.868
- Setup                         1.776
+ Phase Shift                   5.000
= Required Time                 4.092
- Arrival Time                  5.239
= Slack Time                   -1.147
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -1.047 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -0.911 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -0.594 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |   -0.302 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |    0.929 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |    1.265 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.216 | 0.228 |   2.641 |    1.493 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.336 | 0.424 |   3.065 |    1.918 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.651 | 0.644 |   3.709 |    2.562 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC56_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.102 | 0.315 |   4.025 |    2.877 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122                 | B v -> Y ^     | AOI22X1  | 0.188 | 0.152 |   4.176 |    3.029 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124                 | A ^ -> Y v     | AOI21X1  | 0.246 | 0.179 |   4.355 |    3.208 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_149_0          | B v -> Y ^     | NOR3X1   | 0.265 | 0.180 |   4.535 |    3.388 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_148_0          | A ^ -> Y ^     | OR2X2    | 0.536 | 0.551 |   5.087 |    3.939 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159                 | B ^ -> Y v     | MUX2X1   | 0.241 | 0.152 |   5.239 |    4.091 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6]   | D v            | DFFPOSX1 | 0.241 | 0.000 |   5.239 |    4.092 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.247 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    1.384 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.701 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.295 | 0.299 |   0.853 |    2.000 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | CLK ^          | DFFPOSX1 | 0.303 | 0.015 |   0.868 |    2.015 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.873
- Setup                         1.691
+ Phase Shift                   5.000
= Required Time                 4.182
- Arrival Time                  5.235
= Slack Time                   -1.052
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.952 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -0.816 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -0.499 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |   -0.207 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |    1.024 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |    1.360 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.216 | 0.228 |   2.641 |    1.588 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.336 | 0.424 |   3.065 |    2.013 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.651 | 0.644 |   3.709 |    2.657 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC56_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.102 | 0.315 |   4.025 |    2.972 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122                 | B v -> Y ^     | AOI22X1  | 0.188 | 0.152 |   4.176 |    3.124 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124                 | A ^ -> Y v     | AOI21X1  | 0.246 | 0.179 |   4.355 |    3.303 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_149_0          | B v -> Y ^     | NOR3X1   | 0.265 | 0.180 |   4.535 |    3.483 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_148_0          | A ^ -> Y ^     | OR2X2    | 0.536 | 0.551 |   5.087 |    4.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245                 | B ^ -> Y v     | MUX2X1   | 0.238 | 0.148 |   5.235 |    4.182 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6]   | D v            | DFFPOSX1 | 0.238 | 0.000 |   5.235 |    4.182 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.152 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    1.289 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.606 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.295 | 0.299 |   0.853 |    1.905 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^          | DFFPOSX1 | 0.304 | 0.020 |   0.873 |    1.925 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.862
- Setup                         1.593
+ Phase Shift                   5.000
= Required Time                 4.269
- Arrival Time                  5.217
= Slack Time                   -0.948
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.848 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -0.711 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -0.394 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |   -0.102 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |    1.129 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |    1.465 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.216 | 0.228 |   2.641 |    1.693 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.336 | 0.424 |   3.065 |    2.117 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.651 | 0.644 |   3.709 |    2.761 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC56_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.102 | 0.315 |   4.025 |    3.077 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122                 | B v -> Y ^     | AOI22X1  | 0.188 | 0.152 |   4.176 |    3.229 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124                 | A ^ -> Y v     | AOI21X1  | 0.246 | 0.179 |   4.355 |    3.407 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_149_0          | B v -> Y ^     | NOR3X1   | 0.265 | 0.180 |   4.535 |    3.588 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_148_0          | A ^ -> Y ^     | OR2X2    | 0.536 | 0.551 |   5.087 |    4.139 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U193                 | B ^ -> Y v     | MUX2X1   | 0.233 | 0.130 |   5.216 |    4.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6]   | D v            | DFFPOSX1 | 0.233 | 0.000 |   5.217 |    4.269 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.048 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    1.184 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.501 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.295 | 0.299 |   0.853 |    1.801 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^          | DFFPOSX1 | 0.301 | 0.009 |   0.862 |    1.810 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.870
- Setup                         1.588
+ Phase Shift                   5.000
= Required Time                 4.282
- Arrival Time                  5.229
= Slack Time                   -0.947
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.847 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -0.710 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -0.393 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |   -0.101 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |    1.130 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |    1.466 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.216 | 0.228 |   2.641 |    1.694 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.336 | 0.424 |   3.065 |    2.119 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.651 | 0.644 |   3.709 |    2.763 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC56_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.102 | 0.315 |   4.025 |    3.078 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122                 | B v -> Y ^     | AOI22X1  | 0.188 | 0.152 |   4.176 |    3.230 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124                 | A ^ -> Y v     | AOI21X1  | 0.246 | 0.179 |   4.355 |    3.409 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_149_0          | B v -> Y ^     | NOR3X1   | 0.265 | 0.180 |   4.535 |    3.589 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_148_0          | A ^ -> Y ^     | OR2X2    | 0.536 | 0.551 |   5.087 |    4.140 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U142                 | B ^ -> Y v     | MUX2X1   | 0.233 | 0.142 |   5.228 |    4.282 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6]   | D v            | DFFPOSX1 | 0.233 | 0.000 |   5.229 |    4.282 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.047 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    1.183 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.500 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.295 | 0.299 |   0.853 |    1.799 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^          | DFFPOSX1 | 0.303 | 0.017 |   0.870 |    1.816 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.877
- Setup                         1.499
+ Phase Shift                   5.000
= Required Time                 4.379
- Arrival Time                  5.232
= Slack Time                   -0.853
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.753 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -0.617 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -0.299 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |   -0.008 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |    1.224 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |    1.560 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.216 | 0.228 |   2.641 |    1.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.336 | 0.424 |   3.065 |    2.212 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.651 | 0.644 |   3.709 |    2.856 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC56_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.102 | 0.315 |   4.025 |    3.172 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122                 | B v -> Y ^     | AOI22X1  | 0.188 | 0.152 |   4.176 |    3.323 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124                 | A ^ -> Y v     | AOI21X1  | 0.246 | 0.179 |   4.355 |    3.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_149_0          | B v -> Y ^     | NOR3X1   | 0.265 | 0.180 |   4.535 |    3.682 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_148_0          | A ^ -> Y ^     | OR2X2    | 0.536 | 0.551 |   5.087 |    4.234 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U228                 | B ^ -> Y v     | MUX2X1   | 0.238 | 0.145 |   5.232 |    4.378 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6]   | D v            | DFFPOSX1 | 0.238 | 0.000 |   5.232 |    4.379 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.953 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    1.089 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.407 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.321 | 0.290 |   0.844 |    1.697 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^          | DFFPOSX1 | 0.352 | 0.034 |   0.877 |    1.730 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.897
- Setup                         1.487
+ Phase Shift                   5.000
= Required Time                 4.410
- Arrival Time                  5.233
= Slack Time                   -0.823
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.723 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -0.587 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -0.270 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |    0.022 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |    1.253 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |    1.590 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.216 | 0.228 |   2.641 |    1.818 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.336 | 0.424 |   3.065 |    2.242 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.651 | 0.644 |   3.709 |    2.886 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC56_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.102 | 0.315 |   4.025 |    3.201 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122                 | B v -> Y ^     | AOI22X1  | 0.188 | 0.152 |   4.176 |    3.353 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124                 | A ^ -> Y v     | AOI21X1  | 0.246 | 0.179 |   4.355 |    3.532 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_149_0          | B v -> Y ^     | NOR3X1   | 0.265 | 0.180 |   4.535 |    3.712 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_148_0          | A ^ -> Y ^     | OR2X2    | 0.536 | 0.551 |   5.087 |    4.264 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U210                 | B ^ -> Y v     | MUX2X1   | 0.238 | 0.146 |   5.233 |    4.410 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6]   | D v            | DFFPOSX1 | 0.238 | 0.000 |   5.233 |    4.410 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.923 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    1.060 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.377 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.321 | 0.290 |   0.844 |    1.667 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^          | DFFPOSX1 | 0.354 | 0.053 |   0.897 |    1.720 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.866
- Setup                         1.394
+ Phase Shift                   5.000
= Required Time                 4.472
- Arrival Time                  5.223
= Slack Time                   -0.751
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.651 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -0.514 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -0.197 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |    0.095 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |    1.326 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |    1.662 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.216 | 0.228 |   2.641 |    1.890 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.336 | 0.424 |   3.065 |    2.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.651 | 0.644 |   3.709 |    2.958 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC56_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.102 | 0.315 |   4.025 |    3.274 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122                 | B v -> Y ^     | AOI22X1  | 0.188 | 0.152 |   4.176 |    3.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124                 | A ^ -> Y v     | AOI21X1  | 0.246 | 0.179 |   4.355 |    3.604 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_149_0          | B v -> Y ^     | NOR3X1   | 0.265 | 0.180 |   4.535 |    3.785 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_148_0          | A ^ -> Y ^     | OR2X2    | 0.536 | 0.551 |   5.087 |    4.336 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266                 | B ^ -> Y v     | MUX2X1   | 0.232 | 0.136 |   5.222 |    4.472 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6]   | D v            | DFFPOSX1 | 0.232 | 0.000 |   5.223 |    4.472 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.851 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    0.987 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.304 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.321 | 0.290 |   0.844 |    1.595 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^          | DFFPOSX1 | 0.346 | 0.022 |   0.866 |    1.616 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.898
- Setup                         1.397
+ Phase Shift                   5.000
= Required Time                 4.500
- Arrival Time                  5.230
= Slack Time                   -0.729
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.629 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -0.493 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |   -0.176 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |    0.116 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |    1.347 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |    1.684 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.216 | 0.228 |   2.641 |    1.912 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.336 | 0.424 |   3.065 |    2.336 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.651 | 0.644 |   3.709 |    2.980 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC56_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.102 | 0.315 |   4.025 |    3.295 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122                 | B v -> Y ^     | AOI22X1  | 0.188 | 0.152 |   4.176 |    3.447 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124                 | A ^ -> Y v     | AOI21X1  | 0.246 | 0.179 |   4.355 |    3.626 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_149_0          | B v -> Y ^     | NOR3X1   | 0.265 | 0.180 |   4.535 |    3.806 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_148_0          | A ^ -> Y ^     | OR2X2    | 0.536 | 0.551 |   5.087 |    4.358 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U176                 | B ^ -> Y v     | MUX2X1   | 0.233 | 0.143 |   5.229 |    4.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6]   | D v            | DFFPOSX1 | 0.233 | 0.000 |   5.230 |    4.500 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.829 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    0.966 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.283 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.321 | 0.290 |   0.844 |    1.573 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^          | DFFPOSX1 | 0.354 | 0.054 |   0.898 |    1.627 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.873
- Setup                         1.481
+ Phase Shift                   5.000
= Required Time                 4.392
- Arrival Time                  4.942
= Slack Time                   -0.550
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.450 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -0.314 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    0.004 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |    0.295 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |    1.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |    1.863 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.216 | 0.228 |   2.641 |    2.091 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.336 | 0.424 |   3.065 |    2.515 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.651 | 0.644 |   3.709 |    3.159 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115                 | B v -> Y ^     | AOI22X1  | 0.274 | 0.226 |   3.936 |    3.386 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117                 | A ^ -> Y v     | AOI21X1  | 0.235 | 0.177 |   4.113 |    3.563 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_145_0          | B v -> Y ^     | NOR3X1   | 0.240 | 0.152 |   4.264 |    3.714 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_144_0          | A ^ -> Y ^     | OR2X2    | 0.515 | 0.547 |   4.811 |    4.261 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269                 | B ^ -> Y v     | MUX2X1   | 0.228 | 0.130 |   4.942 |    4.392 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5]   | D v            | DFFPOSX1 | 0.228 | 0.000 |   4.942 |    4.392 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.650 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    0.786 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.104 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.295 | 0.299 |   0.853 |    1.403 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.304 | 0.020 |   0.873 |    1.423 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.866
- Setup                         1.450
+ Phase Shift                   5.000
= Required Time                 4.416
- Arrival Time                  4.940
= Slack Time                   -0.525
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.425 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -0.288 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    0.029 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |    0.321 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |    1.552 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |    1.888 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.216 | 0.228 |   2.641 |    2.116 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.336 | 0.424 |   3.065 |    2.540 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.651 | 0.644 |   3.709 |    3.185 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115                 | B v -> Y ^     | AOI22X1  | 0.274 | 0.226 |   3.936 |    3.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117                 | A ^ -> Y v     | AOI21X1  | 0.235 | 0.177 |   4.113 |    3.588 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_145_0          | B v -> Y ^     | NOR3X1   | 0.240 | 0.152 |   4.264 |    3.740 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_144_0          | A ^ -> Y ^     | OR2X2    | 0.515 | 0.547 |   4.811 |    4.287 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230                 | B ^ -> Y v     | MUX2X1   | 0.227 | 0.129 |   4.940 |    4.415 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5]   | D v            | DFFPOSX1 | 0.227 | 0.000 |   4.940 |    4.416 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.625 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    0.761 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.078 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.295 | 0.299 |   0.853 |    1.378 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.302 | 0.013 |   0.866 |    1.390 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.892
- Setup                         1.469
+ Phase Shift                   5.000
= Required Time                 4.423
- Arrival Time                  4.947
= Slack Time                   -0.524
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.424 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -0.287 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    0.030 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |    0.322 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |    1.553 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |    1.889 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.216 | 0.228 |   2.641 |    2.117 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.336 | 0.424 |   3.065 |    2.541 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.651 | 0.644 |   3.709 |    3.185 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115                 | B v -> Y ^     | AOI22X1  | 0.274 | 0.226 |   3.936 |    3.412 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117                 | A ^ -> Y v     | AOI21X1  | 0.235 | 0.177 |   4.113 |    3.589 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_145_0          | B v -> Y ^     | NOR3X1   | 0.240 | 0.152 |   4.264 |    3.740 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_144_0          | A ^ -> Y ^     | OR2X2    | 0.515 | 0.547 |   4.811 |    4.287 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U195                 | B ^ -> Y v     | MUX2X1   | 0.232 | 0.135 |   4.946 |    4.422 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5]   | D v            | DFFPOSX1 | 0.232 | 0.000 |   4.947 |    4.423 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.624 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    0.760 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.077 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.311 | 0.297 |   0.851 |    1.374 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.329 | 0.041 |   0.892 |    1.416 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.872
- Setup                         1.441
+ Phase Shift                   5.000
= Required Time                 4.431
- Arrival Time                  4.942
= Slack Time                   -0.511
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.411 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -0.275 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    0.042 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |    0.334 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |    1.565 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |    1.901 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.216 | 0.228 |   2.641 |    2.129 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.336 | 0.424 |   3.065 |    2.554 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.651 | 0.644 |   3.709 |    3.198 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115                 | B v -> Y ^     | AOI22X1  | 0.274 | 0.226 |   3.936 |    3.424 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117                 | A ^ -> Y v     | AOI21X1  | 0.235 | 0.177 |   4.113 |    3.601 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_145_0          | B v -> Y ^     | NOR3X1   | 0.240 | 0.152 |   4.264 |    3.753 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_144_0          | A ^ -> Y ^     | OR2X2    | 0.515 | 0.547 |   4.811 |    4.300 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247                 | B ^ -> Y v     | MUX2X1   | 0.227 | 0.131 |   4.942 |    4.431 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5]   | D v            | DFFPOSX1 | 0.227 | 0.000 |   4.942 |    4.431 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.611 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    0.748 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.065 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.295 | 0.299 |   0.853 |    1.364 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.303 | 0.019 |   0.872 |    1.383 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.872
- Setup                         1.413
+ Phase Shift                   5.000
= Required Time                 4.459
- Arrival Time                  4.940
= Slack Time                   -0.481
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.381 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -0.245 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    0.072 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |    0.364 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |    1.595 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |    1.931 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.216 | 0.228 |   2.641 |    2.159 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.336 | 0.424 |   3.065 |    2.584 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.651 | 0.644 |   3.709 |    3.228 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115                 | B v -> Y ^     | AOI22X1  | 0.274 | 0.226 |   3.936 |    3.454 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117                 | A ^ -> Y v     | AOI21X1  | 0.235 | 0.177 |   4.113 |    3.631 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_145_0          | B v -> Y ^     | NOR3X1   | 0.240 | 0.152 |   4.264 |    3.783 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_144_0          | A ^ -> Y ^     | OR2X2    | 0.515 | 0.547 |   4.811 |    4.330 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U144                 | B ^ -> Y v     | MUX2X1   | 0.225 | 0.129 |   4.940 |    4.459 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5]   | D v            | DFFPOSX1 | 0.225 | 0.000 |   4.940 |    4.459 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.581 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    0.718 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.035 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.295 | 0.299 |   0.853 |    1.334 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.304 | 0.019 |   0.872 |    1.354 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.882
- Setup                         1.405
+ Phase Shift                   5.000
= Required Time                 4.476
- Arrival Time                  4.947
= Slack Time                   -0.471
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.371 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -0.234 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    0.083 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |    0.375 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |    1.606 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |    1.942 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.216 | 0.228 |   2.641 |    2.170 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.336 | 0.424 |   3.065 |    2.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.651 | 0.644 |   3.709 |    3.238 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115                 | B v -> Y ^     | AOI22X1  | 0.274 | 0.226 |   3.936 |    3.465 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117                 | A ^ -> Y v     | AOI21X1  | 0.235 | 0.177 |   4.113 |    3.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_145_0          | B v -> Y ^     | NOR3X1   | 0.240 | 0.152 |   4.264 |    3.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_144_0          | A ^ -> Y ^     | OR2X2    | 0.515 | 0.547 |   4.811 |    4.340 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U212                 | B ^ -> Y v     | MUX2X1   | 0.231 | 0.135 |   4.947 |    4.476 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5]   | D v            | DFFPOSX1 | 0.231 | 0.000 |   4.947 |    4.476 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.571 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    0.707 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    1.024 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.320 | 0.300 |   0.854 |    1.325 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.338 | 0.027 |   0.882 |    1.352 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.877
- Setup                         1.357
+ Phase Shift                   5.000
= Required Time                 4.521
- Arrival Time                  4.944
= Slack Time                   -0.423
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.323 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -0.187 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    0.131 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |    0.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |    1.654 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |    1.990 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.216 | 0.228 |   2.641 |    2.218 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.336 | 0.424 |   3.065 |    2.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.651 | 0.644 |   3.709 |    3.286 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115                 | B v -> Y ^     | AOI22X1  | 0.274 | 0.226 |   3.936 |    3.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117                 | A ^ -> Y v     | AOI21X1  | 0.235 | 0.177 |   4.113 |    3.690 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_145_0          | B v -> Y ^     | NOR3X1   | 0.240 | 0.152 |   4.264 |    3.841 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_144_0          | A ^ -> Y ^     | OR2X2    | 0.515 | 0.547 |   4.811 |    4.388 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161                 | B ^ -> Y v     | MUX2X1   | 0.228 | 0.132 |   4.943 |    4.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5]   | D v            | DFFPOSX1 | 0.228 | 0.000 |   4.944 |    4.521 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.523 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    0.659 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    0.977 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.320 | 0.300 |   0.854 |    1.277 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.337 | 0.023 |   0.877 |    1.300 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.885
- Setup                         1.352
+ Phase Shift                   5.000
= Required Time                 4.533
- Arrival Time                  4.943
= Slack Time                   -0.410
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.310 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |   -0.174 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    0.144 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.322 | 0.292 |   0.845 |    0.435 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.950 | 1.231 |   2.077 |    1.667 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX4    | 0.327 | 0.336 |   2.413 |    2.003 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | A ^ -> Y v     | NOR2X1   | 0.216 | 0.228 |   2.641 |    2.231 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n173        | A v -> Y v     | BUFX4    | 0.336 | 0.424 |   3.065 |    2.655 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN16_n | A v -> Y v     | BUFX2    | 0.651 | 0.644 |   3.709 |    3.299 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115                 | B v -> Y ^     | AOI22X1  | 0.274 | 0.226 |   3.936 |    3.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117                 | A ^ -> Y v     | AOI21X1  | 0.235 | 0.177 |   4.113 |    3.703 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_145_0          | B v -> Y ^     | NOR3X1   | 0.240 | 0.152 |   4.264 |    3.854 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_144_0          | A ^ -> Y ^     | OR2X2    | 0.515 | 0.547 |   4.811 |    4.401 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U178                 | B ^ -> Y v     | MUX2X1   | 0.228 | 0.132 |   4.943 |    4.533 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5]   | D v            | DFFPOSX1 | 0.228 | 0.000 |   4.943 |    4.533 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.510 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.136 |   0.236 |    0.646 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.391 | 0.317 |   0.554 |    0.964 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.320 | 0.300 |   0.854 |    1.264 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.338 | 0.031 |   0.885 |    1.295 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[3] /Q             (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
- Setup                         0.135
+ Phase Shift                   5.000
= Required Time                 5.765
- Arrival Time                  5.707
= Slack Time                    0.058
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                            | clk ^          |         | 0.161 |       |   0.100 |    0.158 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC  | 0.072 | 0.136 |   0.236 |    0.294 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8   | 0.391 | 0.317 |   0.554 |    0.612 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8   | 0.314 | 0.297 |   0.851 |    0.909 | 
     | I0/LD/CTRL/\curr_state_reg[3]              | CLK ^ -> Q v   | DFFSR   | 0.901 | 1.173 |   2.023 |    2.082 | 
     | I0/LD/CTRL/U83                             | A v -> Y ^     | NAND3X1 | 0.456 | 0.600 |   2.624 |    2.682 | 
     | I0/LD/CTRL/U80                             | A ^ -> Y v     | NAND2X1 | 0.424 | 0.302 |   2.926 |    2.984 | 
     | I0/LD/CTRL/U79                             | B v -> Y ^     | NOR2X1  | 0.330 | 0.299 |   3.224 |    3.282 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U15              | B ^ -> Y v     | NOR2X1  | 0.567 | 0.436 |   3.660 |    3.718 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18         | C v -> Y ^     | NAND3X1 | 0.423 | 0.443 |   4.103 |    4.161 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_32_0  | B ^ -> Y v     | NAND2X1 | 0.228 | 0.167 |   4.269 |    4.327 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_114_0 | B v -> Y ^     | NAND3X1 | 0.826 | 0.619 |   4.888 |    4.946 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/FE_RC_127_0      | A ^ -> Y ^     | OR2X2   | 0.121 | 0.380 |   5.268 |    5.326 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/FE_RC_128_0      | A ^ -> Y v     | NAND2X1 | 0.149 | 0.087 |   5.355 |    5.413 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/FE_RC_70_0       | B v -> Y ^     | NAND2X1 | 0.156 | 0.144 |   5.499 |    5.557 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/FE_RC_125_0      | B ^ -> Y v     | NAND3X1 | 0.146 | 0.092 |   5.591 |    5.649 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U17              | B v -> Y ^     | NOR2X1  | 0.130 | 0.115 |   5.706 |    5.764 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg | D ^            | DFFSR   | 0.130 | 0.001 |   5.707 |    5.765 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.042 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.136 |   0.236 |    0.178 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.391 | 0.317 |   0.554 |    0.496 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.303 |   0.857 |    0.799 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg | CLK ^          | DFFSR  | 0.369 | 0.043 |   0.900 |    0.842 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[3] /Q           (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.879
- Setup                         0.164
+ Phase Shift                   5.000
= Required Time                 5.715
- Arrival Time                  5.500
= Slack Time                    0.215
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                            | clk ^          |         | 0.161 |       |   0.100 |    0.315 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC  | 0.072 | 0.136 |   0.236 |    0.452 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8   | 0.391 | 0.317 |   0.554 |    0.769 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8   | 0.314 | 0.297 |   0.851 |    1.066 | 
     | I0/LD/CTRL/\curr_state_reg[3]              | CLK ^ -> Q v   | DFFSR   | 0.901 | 1.173 |   2.023 |    2.239 | 
     | I0/LD/CTRL/U83                             | A v -> Y ^     | NAND3X1 | 0.456 | 0.600 |   2.624 |    2.839 | 
     | I0/LD/CTRL/U80                             | A ^ -> Y v     | NAND2X1 | 0.424 | 0.302 |   2.926 |    3.141 | 
     | I0/LD/CTRL/U79                             | B v -> Y ^     | NOR2X1  | 0.330 | 0.299 |   3.224 |    3.439 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U15              | B ^ -> Y v     | NOR2X1  | 0.567 | 0.436 |   3.660 |    3.875 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18         | C v -> Y ^     | NAND3X1 | 0.423 | 0.443 |   4.103 |    4.318 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_35_0  | A ^ -> Y v     | INVX2   | 0.168 | 0.133 |   4.236 |    4.451 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U16         | A v -> Y v     | XOR2X1  | 0.404 | 0.371 |   4.607 |    4.823 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_113_0 | A v -> Y ^     | INVX2   | 0.147 | 0.143 |   4.751 |    4.966 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_110_0 | A ^ -> Y v     | OAI22X1 | 0.445 | 0.325 |   5.075 |    5.290 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/FE_RC_73_0       | A v -> Y ^     | NAND2X1 | 0.183 | 0.234 |   5.309 |    5.524 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/FE_RC_72_0       | C ^ -> Y v     | OAI21X1 | 0.318 | 0.189 |   5.498 |    5.713 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2]    | D v            | DFFSR   | 0.318 | 0.002 |   5.500 |    5.715 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |   -0.115 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.136 |   0.236 |    0.021 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.391 | 0.317 |   0.554 |    0.338 | 
     | nclk__L2_I7                             | A v -> Y ^     | INVX8  | 0.322 | 0.292 |   0.845 |    0.630 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] | CLK ^          | DFFSR  | 0.354 | 0.034 |   0.879 |    0.664 | 
     +--------------------------------------------------------------------------------------------------------+ 

