{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 23:35:59 2018 " "Info: Processing started: Fri Jan 05 23:35:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU_ALU -c CPU_ALU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU_ALU -c CPU_ALU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "c " "Warning: Node \"c\" is a latch" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ss " "Warning: Node \"ss\" is a latch" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_out\[0\]\$latch " "Warning: Node \"ALU_out\[0\]\$latch\" is a latch" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_out\[0\]_116 " "Warning: Node \"ALU_out\[0\]_116\" is a latch" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_out\[1\]\$latch " "Warning: Node \"ALU_out\[1\]\$latch\" is a latch" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_out\[2\]\$latch " "Warning: Node \"ALU_out\[2\]\$latch\" is a latch" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_out\[3\]\$latch " "Warning: Node \"ALU_out\[3\]\$latch\" is a latch" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_out\[4\]\$latch " "Warning: Node \"ALU_out\[4\]\$latch\" is a latch" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_out\[5\]\$latch " "Warning: Node \"ALU_out\[5\]\$latch\" is a latch" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_out\[6\]\$latch " "Warning: Node \"ALU_out\[6\]\$latch\" is a latch" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU_out\[7\]\$latch " "Warning: Node \"ALU_out\[7\]\$latch\" is a latch" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[0\] " "Info: Assuming node \"s\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[1\] " "Info: Assuming node \"s\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[2\] " "Info: Assuming node \"s\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[3\] " "Info: Assuming node \"s\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "M " "Info: Assuming node \"M\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux6~0 " "Info: Detected gated clock \"Mux6~0\" as buffer" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 23 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ss~0 " "Info: Detected gated clock \"ss~0\" as buffer" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ss~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ss~1 " "Info: Detected gated clock \"ss~1\" as buffer" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ss~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "c~4 " "Info: Detected gated clock \"c~4\" as buffer" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "c~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "c~5 " "Info: Detected gated clock \"c~5\" as buffer" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "c~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "c A\[6\] s\[2\] 4.852 ns register " "Info: tsu for register \"c\" (data pin = \"A\[6\]\", clock pin = \"s\[2\]\") is 4.852 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.780 ns + Longest pin register " "Info: + Longest pin to register delay is 6.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns A\[6\] 1 PIN PIN_C19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_C19; Fanout = 4; PIN Node = 'A\[6\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.984 ns) + CELL(0.225 ns) 6.056 ns c~2 2 COMB LCCOMB_X13_Y1_N24 1 " "Info: 2: + IC(4.984 ns) + CELL(0.225 ns) = 6.056 ns; Loc. = LCCOMB_X13_Y1_N24; Fanout = 1; COMB Node = 'c~2'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "5.209 ns" { A[6] c~2 } "NODE_NAME" } } { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.366 ns) 6.780 ns c 3 REG LCCOMB_X13_Y1_N18 1 " "Info: 3: + IC(0.358 ns) + CELL(0.366 ns) = 6.780 ns; Loc. = LCCOMB_X13_Y1_N18; Fanout = 1; REG Node = 'c'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.724 ns" { c~2 c } "NODE_NAME" } } { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.438 ns ( 21.21 % ) " "Info: Total cell delay = 1.438 ns ( 21.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.342 ns ( 78.79 % ) " "Info: Total interconnect delay = 5.342 ns ( 78.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "6.780 ns" { A[6] c~2 c } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "6.780 ns" { A[6] {} A[6]~combout {} c~2 {} c {} } { 0.000ns 0.000ns 4.984ns 0.358ns } { 0.000ns 0.847ns 0.225ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.493 ns + " "Info: + Micro setup delay of destination is 0.493 ns" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[2\] destination 2.421 ns - Shortest register " "Info: - Shortest clock path from clock \"s\[2\]\" to destination register is 2.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns s\[2\] 1 CLK PIN_AA18 19 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA18; Fanout = 19; CLK Node = 's\[2\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[2] } "NODE_NAME" } } { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.225 ns) 2.154 ns c~4 2 COMB LCCOMB_X13_Y1_N16 1 " "Info: 2: + IC(1.072 ns) + CELL(0.225 ns) = 2.154 ns; Loc. = LCCOMB_X13_Y1_N16; Fanout = 1; COMB Node = 'c~4'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { s[2] c~4 } "NODE_NAME" } } { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 2.421 ns c 3 REG LCCOMB_X13_Y1_N18 1 " "Info: 3: + IC(0.214 ns) + CELL(0.053 ns) = 2.421 ns; Loc. = LCCOMB_X13_Y1_N18; Fanout = 1; REG Node = 'c'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { c~4 c } "NODE_NAME" } } { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.135 ns ( 46.88 % ) " "Info: Total cell delay = 1.135 ns ( 46.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.286 ns ( 53.12 % ) " "Info: Total interconnect delay = 1.286 ns ( 53.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.421 ns" { s[2] c~4 c } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.421 ns" { s[2] {} s[2]~combout {} c~4 {} c {} } { 0.000ns 0.000ns 1.072ns 0.214ns } { 0.000ns 0.857ns 0.225ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "6.780 ns" { A[6] c~2 c } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "6.780 ns" { A[6] {} A[6]~combout {} c~2 {} c {} } { 0.000ns 0.000ns 4.984ns 0.358ns } { 0.000ns 0.847ns 0.225ns 0.366ns } "" } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.421 ns" { s[2] c~4 c } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.421 ns" { s[2] {} s[2]~combout {} c~4 {} c {} } { 0.000ns 0.000ns 1.072ns 0.214ns } { 0.000ns 0.857ns 0.225ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "s\[3\] ALU_out\[2\] ALU_out\[2\]\$latch 10.072 ns register " "Info: tco from clock \"s\[3\]\" to destination pin \"ALU_out\[2\]\" through register \"ALU_out\[2\]\$latch\" is 10.072 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[3\] source 5.852 ns + Longest register " "Info: + Longest clock path from clock \"s\[3\]\" to source register is 5.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns s\[3\] 1 CLK PIN_P8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_P8; Fanout = 3; CLK Node = 's\[3\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[3] } "NODE_NAME" } } { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.836 ns) + CELL(0.053 ns) 2.669 ns Mux6~0 2 COMB LCCOMB_X13_Y1_N6 2 " "Info: 2: + IC(1.836 ns) + CELL(0.053 ns) = 2.669 ns; Loc. = LCCOMB_X13_Y1_N6; Fanout = 2; COMB Node = 'Mux6~0'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { s[3] Mux6~0 } "NODE_NAME" } } { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.180 ns) + CELL(0.000 ns) 4.849 ns Mux6~0clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.180 ns) + CELL(0.000 ns) = 4.849 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'Mux6~0clkctrl'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { Mux6~0 Mux6~0clkctrl } "NODE_NAME" } } { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.053 ns) 5.852 ns ALU_out\[2\]\$latch 4 REG LCCOMB_X9_Y6_N18 1 " "Info: 4: + IC(0.950 ns) + CELL(0.053 ns) = 5.852 ns; Loc. = LCCOMB_X9_Y6_N18; Fanout = 1; REG Node = 'ALU_out\[2\]\$latch'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { Mux6~0clkctrl ALU_out[2]$latch } "NODE_NAME" } } { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.886 ns ( 15.14 % ) " "Info: Total cell delay = 0.886 ns ( 15.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.966 ns ( 84.86 % ) " "Info: Total interconnect delay = 4.966 ns ( 84.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "5.852 ns" { s[3] Mux6~0 Mux6~0clkctrl ALU_out[2]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "5.852 ns" { s[3] {} s[3]~combout {} Mux6~0 {} Mux6~0clkctrl {} ALU_out[2]$latch {} } { 0.000ns 0.000ns 1.836ns 2.180ns 0.950ns } { 0.000ns 0.780ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.220 ns + Longest register pin " "Info: + Longest register to pin delay is 4.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU_out\[2\]\$latch 1 REG LCCOMB_X9_Y6_N18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X9_Y6_N18; Fanout = 1; REG Node = 'ALU_out\[2\]\$latch'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_out[2]$latch } "NODE_NAME" } } { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.268 ns) + CELL(1.952 ns) 4.220 ns ALU_out\[2\] 2 PIN PIN_D15 0 " "Info: 2: + IC(2.268 ns) + CELL(1.952 ns) = 4.220 ns; Loc. = PIN_D15; Fanout = 0; PIN Node = 'ALU_out\[2\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.220 ns" { ALU_out[2]$latch ALU_out[2] } "NODE_NAME" } } { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.952 ns ( 46.26 % ) " "Info: Total cell delay = 1.952 ns ( 46.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.268 ns ( 53.74 % ) " "Info: Total interconnect delay = 2.268 ns ( 53.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.220 ns" { ALU_out[2]$latch ALU_out[2] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "4.220 ns" { ALU_out[2]$latch {} ALU_out[2] {} } { 0.000ns 2.268ns } { 0.000ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "5.852 ns" { s[3] Mux6~0 Mux6~0clkctrl ALU_out[2]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "5.852 ns" { s[3] {} s[3]~combout {} Mux6~0 {} Mux6~0clkctrl {} ALU_out[2]$latch {} } { 0.000ns 0.000ns 1.836ns 2.180ns 0.950ns } { 0.000ns 0.780ns 0.053ns 0.000ns 0.053ns } "" } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.220 ns" { ALU_out[2]$latch ALU_out[2] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "4.220 ns" { ALU_out[2]$latch {} ALU_out[2] {} } { 0.000ns 2.268ns } { 0.000ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ALU_out\[7\]\$latch s\[0\] s\[3\] 2.474 ns register " "Info: th for register \"ALU_out\[7\]\$latch\" (data pin = \"s\[0\]\", clock pin = \"s\[3\]\") is 2.474 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[3\] destination 5.803 ns + Longest register " "Info: + Longest clock path from clock \"s\[3\]\" to destination register is 5.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns s\[3\] 1 CLK PIN_P8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_P8; Fanout = 3; CLK Node = 's\[3\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[3] } "NODE_NAME" } } { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.836 ns) + CELL(0.053 ns) 2.669 ns Mux6~0 2 COMB LCCOMB_X13_Y1_N6 2 " "Info: 2: + IC(1.836 ns) + CELL(0.053 ns) = 2.669 ns; Loc. = LCCOMB_X13_Y1_N6; Fanout = 2; COMB Node = 'Mux6~0'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { s[3] Mux6~0 } "NODE_NAME" } } { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.180 ns) + CELL(0.000 ns) 4.849 ns Mux6~0clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.180 ns) + CELL(0.000 ns) = 4.849 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'Mux6~0clkctrl'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { Mux6~0 Mux6~0clkctrl } "NODE_NAME" } } { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.053 ns) 5.803 ns ALU_out\[7\]\$latch 4 REG LCCOMB_X13_Y1_N30 1 " "Info: 4: + IC(0.901 ns) + CELL(0.053 ns) = 5.803 ns; Loc. = LCCOMB_X13_Y1_N30; Fanout = 1; REG Node = 'ALU_out\[7\]\$latch'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { Mux6~0clkctrl ALU_out[7]$latch } "NODE_NAME" } } { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.886 ns ( 15.27 % ) " "Info: Total cell delay = 0.886 ns ( 15.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.917 ns ( 84.73 % ) " "Info: Total interconnect delay = 4.917 ns ( 84.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "5.803 ns" { s[3] Mux6~0 Mux6~0clkctrl ALU_out[7]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "5.803 ns" { s[3] {} s[3]~combout {} Mux6~0 {} Mux6~0clkctrl {} ALU_out[7]$latch {} } { 0.000ns 0.000ns 1.836ns 2.180ns 0.901ns } { 0.000ns 0.780ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.329 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns s\[0\] 1 CLK PIN_W4 27 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_W4; Fanout = 27; CLK Node = 's\[0\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[0] } "NODE_NAME" } } { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.225 ns) 2.294 ns ss~1 2 COMB LCCOMB_X13_Y1_N14 9 " "Info: 2: + IC(1.249 ns) + CELL(0.225 ns) = 2.294 ns; Loc. = LCCOMB_X13_Y1_N14; Fanout = 9; COMB Node = 'ss~1'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.474 ns" { s[0] ss~1 } "NODE_NAME" } } { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.225 ns) 2.861 ns Mux12~11 3 COMB LCCOMB_X13_Y1_N10 1 " "Info: 3: + IC(0.342 ns) + CELL(0.225 ns) = 2.861 ns; Loc. = LCCOMB_X13_Y1_N10; Fanout = 1; COMB Node = 'Mux12~11'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { ss~1 Mux12~11 } "NODE_NAME" } } { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.228 ns) 3.329 ns ALU_out\[7\]\$latch 4 REG LCCOMB_X13_Y1_N30 1 " "Info: 4: + IC(0.240 ns) + CELL(0.228 ns) = 3.329 ns; Loc. = LCCOMB_X13_Y1_N30; Fanout = 1; REG Node = 'ALU_out\[7\]\$latch'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { Mux12~11 ALU_out[7]$latch } "NODE_NAME" } } { "CPU_ALU.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_ALU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.498 ns ( 45.00 % ) " "Info: Total cell delay = 1.498 ns ( 45.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.831 ns ( 55.00 % ) " "Info: Total interconnect delay = 1.831 ns ( 55.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.329 ns" { s[0] ss~1 Mux12~11 ALU_out[7]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "3.329 ns" { s[0] {} s[0]~combout {} ss~1 {} Mux12~11 {} ALU_out[7]$latch {} } { 0.000ns 0.000ns 1.249ns 0.342ns 0.240ns } { 0.000ns 0.820ns 0.225ns 0.225ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "5.803 ns" { s[3] Mux6~0 Mux6~0clkctrl ALU_out[7]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "5.803 ns" { s[3] {} s[3]~combout {} Mux6~0 {} Mux6~0clkctrl {} ALU_out[7]$latch {} } { 0.000ns 0.000ns 1.836ns 2.180ns 0.901ns } { 0.000ns 0.780ns 0.053ns 0.000ns 0.053ns } "" } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.329 ns" { s[0] ss~1 Mux12~11 ALU_out[7]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "3.329 ns" { s[0] {} s[0]~combout {} ss~1 {} Mux12~11 {} ALU_out[7]$latch {} } { 0.000ns 0.000ns 1.249ns 0.342ns 0.240ns } { 0.000ns 0.820ns 0.225ns 0.225ns 0.228ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 14 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 05 23:36:00 2018 " "Info: Processing ended: Fri Jan 05 23:36:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
