--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Nov 08 18:44:37 2016

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     SPI_loopback_Top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk2 [get_nets pwm_clk]
            167 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 994.467ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \PWM_I_M1/cnt_34__i8  (from pwm_clk +)
   Destination:    FD1S3IX    CD             \PWM_I_M1/cnt_34__i0  (to pwm_clk +)

   Delay:                   5.373ns  (26.6% logic, 73.4% route), 3 logic levels.

 Constraint Details:

      5.373ns data_path \PWM_I_M1/cnt_34__i8 to \PWM_I_M1/cnt_34__i0 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 994.467ns

 Path Details: \PWM_I_M1/cnt_34__i8 to \PWM_I_M1/cnt_34__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \PWM_I_M1/cnt_34__i8 (from pwm_clk)
Route         2   e 1.198                                  \PWM_I_M1/cnt[8]
LUT4        ---     0.493              B to Z              \PWM_I_M1/i3_4_lut_adj_4
Route         2   e 1.141                                  \PWM_I_M1/n1324
LUT4        ---     0.493              B to Z              \PWM_I_M1/i3_4_lut
Route        10   e 1.604                                  \PWM_I_M1/n760
                  --------
                    5.373  (26.6% logic, 73.4% route), 3 logic levels.


Passed:  The following path meets requirements by 994.467ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \PWM_I_M1/cnt_34__i8  (from pwm_clk +)
   Destination:    FD1S3IX    CD             \PWM_I_M1/cnt_34__i9  (to pwm_clk +)

   Delay:                   5.373ns  (26.6% logic, 73.4% route), 3 logic levels.

 Constraint Details:

      5.373ns data_path \PWM_I_M1/cnt_34__i8 to \PWM_I_M1/cnt_34__i9 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 994.467ns

 Path Details: \PWM_I_M1/cnt_34__i8 to \PWM_I_M1/cnt_34__i9

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \PWM_I_M1/cnt_34__i8 (from pwm_clk)
Route         2   e 1.198                                  \PWM_I_M1/cnt[8]
LUT4        ---     0.493              B to Z              \PWM_I_M1/i3_4_lut_adj_4
Route         2   e 1.141                                  \PWM_I_M1/n1324
LUT4        ---     0.493              B to Z              \PWM_I_M1/i3_4_lut
Route        10   e 1.604                                  \PWM_I_M1/n760
                  --------
                    5.373  (26.6% logic, 73.4% route), 3 logic levels.


Passed:  The following path meets requirements by 994.467ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \PWM_I_M1/cnt_34__i8  (from pwm_clk +)
   Destination:    FD1S3IX    CD             \PWM_I_M1/cnt_34__i8  (to pwm_clk +)

   Delay:                   5.373ns  (26.6% logic, 73.4% route), 3 logic levels.

 Constraint Details:

      5.373ns data_path \PWM_I_M1/cnt_34__i8 to \PWM_I_M1/cnt_34__i8 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 994.467ns

 Path Details: \PWM_I_M1/cnt_34__i8 to \PWM_I_M1/cnt_34__i8

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \PWM_I_M1/cnt_34__i8 (from pwm_clk)
Route         2   e 1.198                                  \PWM_I_M1/cnt[8]
LUT4        ---     0.493              B to Z              \PWM_I_M1/i3_4_lut_adj_4
Route         2   e 1.141                                  \PWM_I_M1/n1324
LUT4        ---     0.493              B to Z              \PWM_I_M1/i3_4_lut
Route        10   e 1.604                                  \PWM_I_M1/n760
                  --------
                    5.373  (26.6% logic, 73.4% route), 3 logic levels.

Report: 5.533 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets clk_1mhz]
            12 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 998.455ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \HALL_I_M3/hall3_lat_40  (from clk_1mhz +)
   Destination:    FD1S3AX    D              \HALL_I_M3/Hall_sns_i0  (to clk_1mhz +)

   Delay:                   1.385ns  (32.1% logic, 67.9% route), 1 logic levels.

 Constraint Details:

      1.385ns data_path \HALL_I_M3/hall3_lat_40 to \HALL_I_M3/Hall_sns_i0 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 998.455ns

 Path Details: \HALL_I_M3/hall3_lat_40 to \HALL_I_M3/Hall_sns_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \HALL_I_M3/hall3_lat_40 (from clk_1mhz)
Route         1   e 0.941                                  \HALL_I_M3/hall3_lat
                  --------
                    1.385  (32.1% logic, 67.9% route), 1 logic levels.


Passed:  The following path meets requirements by 998.455ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \HALL_I_M4/hall1_lat_38  (from clk_1mhz +)
   Destination:    FD1S3AX    D              \HALL_I_M4/Hall_sns_i2  (to clk_1mhz +)

   Delay:                   1.385ns  (32.1% logic, 67.9% route), 1 logic levels.

 Constraint Details:

      1.385ns data_path \HALL_I_M4/hall1_lat_38 to \HALL_I_M4/Hall_sns_i2 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 998.455ns

 Path Details: \HALL_I_M4/hall1_lat_38 to \HALL_I_M4/Hall_sns_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \HALL_I_M4/hall1_lat_38 (from clk_1mhz)
Route         1   e 0.941                                  \HALL_I_M4/hall1_lat
                  --------
                    1.385  (32.1% logic, 67.9% route), 1 logic levels.


Passed:  The following path meets requirements by 998.455ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \HALL_I_M4/hall2_lat_39  (from clk_1mhz +)
   Destination:    FD1S3AX    D              \HALL_I_M4/Hall_sns_i1  (to clk_1mhz +)

   Delay:                   1.385ns  (32.1% logic, 67.9% route), 1 logic levels.

 Constraint Details:

      1.385ns data_path \HALL_I_M4/hall2_lat_39 to \HALL_I_M4/Hall_sns_i1 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 998.455ns

 Path Details: \HALL_I_M4/hall2_lat_39 to \HALL_I_M4/Hall_sns_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \HALL_I_M4/hall2_lat_39 (from clk_1mhz)
Route         1   e 0.941                                  \HALL_I_M4/hall2_lat
                  --------
                    1.385  (32.1% logic, 67.9% route), 1 logic levels.

Report: 1.545 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clkout_c]
            1162 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 993.116ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \CLKDIV_I/count_33__i1  (from clkout_c +)
   Destination:    FD1S3AX    D              \CLKDIV_I/mhz_buf_19  (to clkout_c +)

   Delay:                   6.724ns  (28.6% logic, 71.4% route), 4 logic levels.

 Constraint Details:

      6.724ns data_path \CLKDIV_I/count_33__i1 to \CLKDIV_I/mhz_buf_19 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 993.116ns

 Path Details: \CLKDIV_I/count_33__i1 to \CLKDIV_I/mhz_buf_19

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \CLKDIV_I/count_33__i1 (from clkout_c)
Route         5   e 1.462                                  \CLKDIV_I/count[1]
LUT4        ---     0.493              A to Z              \CLKDIV_I/i725_2_lut
Route         1   e 0.941                                  \CLKDIV_I/n1332
LUT4        ---     0.493              D to Z              \CLKDIV_I/i734_4_lut
Route         6   e 1.457                                  \CLKDIV_I/n759
LUT4        ---     0.493              B to Z              \CLKDIV_I/i1_2_lut
Route         1   e 0.941                                  \CLKDIV_I/mhz_buf_N_14
                  --------
                    6.724  (28.6% logic, 71.4% route), 4 logic levels.


Passed:  The following path meets requirements by 993.380ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \CLKDIV_I/count_33__i4  (from clkout_c +)
   Destination:    FD1S3AX    D              \CLKDIV_I/mhz_buf_19  (to clkout_c +)

   Delay:                   6.460ns  (29.8% logic, 70.2% route), 4 logic levels.

 Constraint Details:

      6.460ns data_path \CLKDIV_I/count_33__i4 to \CLKDIV_I/mhz_buf_19 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 993.380ns

 Path Details: \CLKDIV_I/count_33__i4 to \CLKDIV_I/mhz_buf_19

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \CLKDIV_I/count_33__i4 (from clkout_c)
Route         2   e 1.198                                  \CLKDIV_I/count[4]
LUT4        ---     0.493              B to Z              \CLKDIV_I/i725_2_lut
Route         1   e 0.941                                  \CLKDIV_I/n1332
LUT4        ---     0.493              D to Z              \CLKDIV_I/i734_4_lut
Route         6   e 1.457                                  \CLKDIV_I/n759
LUT4        ---     0.493              B to Z              \CLKDIV_I/i1_2_lut
Route         1   e 0.941                                  \CLKDIV_I/mhz_buf_N_14
                  --------
                    6.460  (29.8% logic, 70.2% route), 4 logic levels.


Passed:  The following path meets requirements by 993.539ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \SPI_I/SCKlatched_87  (from clkout_c +)
   Destination:    FD1S3AX    D              \SPI_I/send_buffer_i1  (to clkout_c +)

   Delay:                   6.301ns  (22.7% logic, 77.3% route), 3 logic levels.

 Constraint Details:

      6.301ns data_path \SPI_I/SCKlatched_87 to \SPI_I/send_buffer_i1 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 993.539ns

 Path Details: \SPI_I/SCKlatched_87 to \SPI_I/send_buffer_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \SPI_I/SCKlatched_87 (from clkout_c)
Route         5   e 1.462                                  \SPI_I/SCKlatched
LUT4        ---     0.493              B to Z              \SPI_I/SCKold_I_0_2_lut_rep_7
Route        95   e 2.468                                  \SPI_I/n1354
LUT4        ---     0.493              A to Z              \SPI_I/mux_24_i2_3_lut_4_lut
Route         1   e 0.941                                  \SPI_I/send_buffer_95__N_387[1]
                  --------
                    6.301  (22.7% logic, 77.3% route), 3 logic levels.

Report: 6.884 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets pwm_clk]                 |  1000.000 ns|     5.533 ns|     3  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets clk_1mhz]                |  1000.000 ns|     1.545 ns|     1  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clkout_c]                |  1000.000 ns|     6.884 ns|     4  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  1989 paths, 557 nets, and 1752 connections (94.7% coverage)


Peak memory: 85950464 bytes, TRCE: 3620864 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 
