CAPI=2:

name : pulp-platform.org::registers:1.0.0

filesets:
  rtl:
    files:
      - include/common_cells/registers.svh : {is_include_file : true, include_path : include}
    file_type : systemVerilogSource

targets:
  default:
    filesets : [rtl]
