--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Nexysdemo.twx Nexysdemo.ncd -o Nexysdemo.twr Nexysdemo.pcf
-ucf nexysdemo.ucf

Design file:              Nexysdemo.ncd
Physical constraint file: Nexysdemo.pcf
Device,package,speed:     xc3s400,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock mclk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
EppAstb     |    2.385(R)|    1.018(R)|mclk_BUFGP        |   0.000|
EppDB<0>    |    1.475(R)|    0.900(R)|mclk_BUFGP        |   0.000|
EppDB<1>    |    1.199(R)|    1.237(R)|mclk_BUFGP        |   0.000|
EppDB<2>    |    1.788(R)|    0.614(R)|mclk_BUFGP        |   0.000|
EppDB<3>    |    1.729(R)|    0.658(R)|mclk_BUFGP        |   0.000|
EppDB<4>    |    1.922(R)|    0.475(R)|mclk_BUFGP        |   0.000|
EppDB<5>    |    1.431(R)|    0.644(R)|mclk_BUFGP        |   0.000|
EppDB<6>    |    1.437(R)|    0.879(R)|mclk_BUFGP        |   0.000|
EppDB<7>    |    1.862(R)|    0.673(R)|mclk_BUFGP        |   0.000|
EppDstb     |    1.129(R)|    1.029(R)|mclk_BUFGP        |   0.000|
EppWr       |    1.847(R)|    0.481(R)|mclk_BUFGP        |   0.000|
UART_RXD    |    1.668(R)|    0.140(R)|mclk_BUFGP        |   0.000|
swt<7>      |    2.729(R)|    0.137(R)|mclk_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock mclk to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
EppDB<0>      |   15.732(R)|mclk_BUFGP        |   0.000|
EppDB<1>      |   16.141(R)|mclk_BUFGP        |   0.000|
EppDB<2>      |   16.359(R)|mclk_BUFGP        |   0.000|
EppDB<3>      |   16.661(R)|mclk_BUFGP        |   0.000|
EppDB<4>      |   15.775(R)|mclk_BUFGP        |   0.000|
EppDB<5>      |   16.248(R)|mclk_BUFGP        |   0.000|
EppDB<6>      |   14.779(R)|mclk_BUFGP        |   0.000|
EppDB<7>      |   14.342(R)|mclk_BUFGP        |   0.000|
EppWait       |   11.471(R)|mclk_BUFGP        |   0.000|
an<0>         |    9.463(R)|mclk_BUFGP        |   0.000|
an<1>         |    9.516(R)|mclk_BUFGP        |   0.000|
an<2>         |    9.481(R)|mclk_BUFGP        |   0.000|
an<3>         |   10.163(R)|mclk_BUFGP        |   0.000|
led<0>        |    9.593(R)|mclk_BUFGP        |   0.000|
led<1>        |    9.656(R)|mclk_BUFGP        |   0.000|
led<2>        |   10.047(R)|mclk_BUFGP        |   0.000|
led<3>        |    9.253(R)|mclk_BUFGP        |   0.000|
led<4>        |   10.382(R)|mclk_BUFGP        |   0.000|
led<5>        |   10.076(R)|mclk_BUFGP        |   0.000|
led<6>        |   10.443(R)|mclk_BUFGP        |   0.000|
speaker_signal|   11.242(R)|mclk_BUFGP        |   0.000|
ssg<0>        |   15.797(R)|mclk_BUFGP        |   0.000|
ssg<1>        |   17.201(R)|mclk_BUFGP        |   0.000|
ssg<2>        |   17.344(R)|mclk_BUFGP        |   0.000|
ssg<3>        |   15.389(R)|mclk_BUFGP        |   0.000|
ssg<4>        |   16.911(R)|mclk_BUFGP        |   0.000|
ssg<5>        |   16.645(R)|mclk_BUFGP        |   0.000|
ssg<6>        |   16.962(R)|mclk_BUFGP        |   0.000|
--------------+------------+------------------+--------+

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |   13.008|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
EppAstb        |EppDB<0>       |   10.422|
EppAstb        |EppDB<1>       |   10.315|
EppAstb        |EppDB<2>       |    9.469|
EppAstb        |EppDB<3>       |    9.474|
EppAstb        |EppDB<4>       |   10.191|
EppAstb        |EppDB<5>       |   10.307|
EppAstb        |EppDB<6>       |    9.706|
EppAstb        |EppDB<7>       |    8.628|
EppWr          |EppDB<0>       |    9.828|
EppWr          |EppDB<1>       |   10.673|
EppWr          |EppDB<2>       |    9.487|
EppWr          |EppDB<3>       |   11.011|
EppWr          |EppDB<4>       |    9.797|
EppWr          |EppDB<5>       |    9.662|
EppWr          |EppDB<6>       |    9.663|
EppWr          |EppDB<7>       |    9.456|
---------------+---------------+---------+


Analysis completed Wed Nov 20 02:00:54 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 154 MB



