INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/repetitive_addition_design/repetitive_addition_design.sim/sim_1/synth/func/xsim/test_repetitive_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'repetive_addition'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/repetitive_addition_design/repetitive_addition_design.srcs/sim_1/new/test_repetitive.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_repetitive'
