onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /RISC_V_Single_Cycle_TB/clk_tb
add wave -noupdate /RISC_V_Single_Cycle_TB/reset_tb
add wave -noupdate -expand -group ALU /RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Operation_i
add wave -noupdate -expand -group ALU /RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i
add wave -noupdate -expand -group ALU /RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/B_i
add wave -noupdate -expand -group ALU /RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/Zero_o
add wave -noupdate -expand -group ALU -itemcolor Red -radix decimal /RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o
add wave -noupdate -expand -group {PROGRAM COUNTER} -radix unsigned /RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC
add wave -noupdate -expand -group {PROGRAM COUNTER} -radix unsigned /RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value
add wave -noupdate -expand -group {CONTROL UNIT} -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/OP_i
add wave -noupdate -expand -group {CONTROL UNIT} /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/JalR_o
add wave -noupdate -expand -group {CONTROL UNIT} /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/Jal_o
add wave -noupdate -expand -group {CONTROL UNIT} /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/Branch_o
add wave -noupdate -expand -group {CONTROL UNIT} /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/Mem_Read_o
add wave -noupdate -expand -group {CONTROL UNIT} /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/Mem_to_Reg_o
add wave -noupdate -expand -group {CONTROL UNIT} /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/Mem_Write_o
add wave -noupdate -expand -group {CONTROL UNIT} -color Magenta /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/ALU_Src_o
add wave -noupdate -expand -group {CONTROL UNIT} -color Orange /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/Reg_Write_o
add wave -noupdate -expand -group {PROGRAM MEM} -radix unsigned /RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i
add wave -noupdate -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o
add wave -noupdate -expand -group ra /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_ra/enable
add wave -noupdate -expand -group ra -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_ra/DataInput
add wave -noupdate -expand -group ra -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_ra/DataOutput
add wave -noupdate -expand -group t1 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t1/DataInput
add wave -noupdate -expand -group t1 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t1/DataOutput
add wave -noupdate -expand -group t2 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t2/enable
add wave -noupdate -expand -group t2 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t2/DataInput
add wave -noupdate -expand -group t2 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t2/DataOutput
add wave -noupdate -expand -group DataMem /RISC_V_Single_Cycle_TB/DUV/Data_memory/Mem_Write_i
add wave -noupdate -expand -group DataMem /RISC_V_Single_Cycle_TB/DUV/Data_memory/Mem_Read_i
add wave -noupdate -expand -group DataMem -radix unsigned /RISC_V_Single_Cycle_TB/DUV/Data_memory/Read_Data_o
add wave -noupdate -expand -group DataMem -radix unsigned -childformat {{{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[31]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[30]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[29]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[28]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[27]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[26]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[25]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[24]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[23]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[22]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[21]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[20]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[19]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[18]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[17]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[16]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[15]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[14]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[13]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[12]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[11]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[10]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[9]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[8]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[7]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[6]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[5]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[4]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[3]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[2]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[1]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[0]} -radix unsigned}} -subitemconfig {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[31]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[30]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[29]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[28]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[27]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[26]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[25]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[24]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[23]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[22]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[21]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[20]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[19]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[18]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[17]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[16]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[15]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[14]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[13]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[12]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[11]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[10]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[9]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[8]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[7]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[6]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[5]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[4]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[3]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[2]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[1]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i[0]} {-height 15 -radix unsigned}} /RISC_V_Single_Cycle_TB/DUV/Data_memory/Write_Data_i
add wave -noupdate -expand -group DataMem -radix hexadecimal -childformat {{{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[31]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[30]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[29]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[28]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[27]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[26]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[25]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[24]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[23]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[22]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[21]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[20]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[19]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[18]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[17]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[16]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[15]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[14]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[13]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[12]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[11]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[10]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[9]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[8]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[7]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[6]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[5]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[4]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[3]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[2]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[1]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[0]} -radix unsigned}} -subitemconfig {{/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[31]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[30]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[29]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[28]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[27]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[26]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[25]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[24]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[23]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[22]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[21]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[20]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[19]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[18]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[17]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[16]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[15]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[14]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[13]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[12]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[11]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[10]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[9]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[8]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[7]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[6]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[5]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[4]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[3]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[2]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[1]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i[0]} {-height 15 -radix unsigned}} /RISC_V_Single_Cycle_TB/DUV/Data_memory/Address_i
add wave -noupdate -expand -group t3 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t3/enable
add wave -noupdate -expand -group t3 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t3/DataInput
add wave -noupdate -expand -group t3 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t3/DataOutput
add wave -noupdate -expand -group t4 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t4/enable
add wave -noupdate -expand -group t4 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t4/DataInput
add wave -noupdate -expand -group t4 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t4/DataOutput
add wave -noupdate -expand -group t5 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t5/enable
add wave -noupdate -expand -group t5 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t5/DataInput
add wave -noupdate -expand -group t5 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t5/DataOutput
add wave -noupdate -expand -group t6 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t6/enable
add wave -noupdate -expand -group t6 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t6/DataInput
add wave -noupdate -expand -group t6 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t6/DataOutput
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 2} {2 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 153
configure wave -valuecolwidth 116
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {0 ps} {6 ps}
