Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Nov 03 18:04:34 2017
| Host         : acer running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: cc2/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cc20k/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ts/cc3b20k/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ts/cc3b30k/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ts/cc3b50k/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ts/mpt/ah2/cc2b100h/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: ts/mpt/ah2/cc2b20kh/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ts/mpt/al2/cc2b100l/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: ts/mpt/al2/cc2b20kl/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ts/mpt/ao2/cc2b300off/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u1/sclk_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 458 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.167        0.000                      0                  786        0.103        0.000                      0                  786        4.500        0.000                       0                   425  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.167        0.000                      0                  786        0.103        0.000                      0                  786        4.500        0.000                       0                   425  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.167ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.787ns  (logic 1.880ns (24.143%)  route 5.907ns (75.857%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.533     5.054    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  ts/taskthreeb/bincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456     5.510 r  ts/taskthreeb/bincounter_reg[1]/Q
                         net (fo=1135, routed)        3.604     9.114    ts/taskthreeb/dmg/U0/a[1]
    SLICE_X56Y84         LUT6 (Prop_lut6_I1_O)        0.124     9.238 r  ts/taskthreeb/dmg/U0/g73_b10/O
                         net (fo=1, routed)           0.000     9.238    ts/taskthreeb/dmg/U0/g73_b10_n_0
    SLICE_X56Y84         MUXF7 (Prop_muxf7_I1_O)      0.214     9.452 r  ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_31/O
                         net (fo=1, routed)           0.577    10.028    ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_31_n_0
    SLICE_X57Y83         LUT6 (Prop_lut6_I5_O)        0.297    10.325 r  ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    10.325    ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_11_n_0
    SLICE_X57Y83         MUXF7 (Prop_muxf7_I1_O)      0.245    10.570 r  ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    10.570    ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_4_n_0
    SLICE_X57Y83         MUXF8 (Prop_muxf8_I0_O)      0.104    10.674 r  ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.702    11.377    ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_1_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I0_O)        0.316    11.693 r  ts/taskthreeb/dmg/U0/spo[10]_INST_0/O
                         net (fo=1, routed)           1.024    12.717    ts/taskthreeb/mpthreeOut[10]
    SLICE_X54Y67         LUT4 (Prop_lut4_I0_O)        0.124    12.841 r  ts/taskthreeb/speaker_inter[10]_i_1/O
                         net (fo=1, routed)           0.000    12.841    ts/p_1_in[10]
    SLICE_X54Y67         FDRE                                         r  ts/speaker_inter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.434    14.775    ts/CLK_IBUF_BUFG
    SLICE_X54Y67         FDRE                                         r  ts/speaker_inter_reg[10]/C
                         clock pessimism              0.187    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X54Y67         FDRE (Setup_fdre_C_D)        0.081    15.007    ts/speaker_inter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -12.841    
  -------------------------------------------------------------------
                         slack                                  2.167    

Slack (MET) :             2.218ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.733ns  (logic 1.859ns (24.039%)  route 5.874ns (75.961%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.533     5.054    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  ts/taskthreeb/bincounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456     5.510 r  ts/taskthreeb/bincounter_reg[2]/Q
                         net (fo=1142, routed)        3.090     8.600    ts/taskthreeb/dmg/U0/a[2]
    SLICE_X52Y85         LUT6 (Prop_lut6_I2_O)        0.124     8.724 r  ts/taskthreeb/dmg/U0/g52_b7/O
                         net (fo=1, routed)           0.000     8.724    ts/taskthreeb/dmg/U0/g52_b7_n_0
    SLICE_X52Y85         MUXF7 (Prop_muxf7_I0_O)      0.241     8.965 r  ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_50/O
                         net (fo=1, routed)           0.941     9.906    ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_50_n_0
    SLICE_X52Y86         LUT6 (Prop_lut6_I1_O)        0.298    10.204 r  ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_31/O
                         net (fo=1, routed)           0.000    10.204    ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_31_n_0
    SLICE_X52Y86         MUXF7 (Prop_muxf7_I0_O)      0.209    10.413 r  ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    10.413    ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_11_n_0
    SLICE_X52Y86         MUXF8 (Prop_muxf8_I1_O)      0.088    10.501 r  ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.753    11.254    ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_3_n_0
    SLICE_X56Y86         LUT6 (Prop_lut6_I3_O)        0.319    11.573 r  ts/taskthreeb/dmg/U0/spo[7]_INST_0/O
                         net (fo=1, routed)           1.090    12.663    ts/taskthreeb/mpthreeOut[7]
    SLICE_X56Y66         LUT4 (Prop_lut4_I0_O)        0.124    12.787 r  ts/taskthreeb/speaker_inter[7]_i_1/O
                         net (fo=1, routed)           0.000    12.787    ts/p_1_in[7]
    SLICE_X56Y66         FDRE                                         r  ts/speaker_inter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.436    14.777    ts/CLK_IBUF_BUFG
    SLICE_X56Y66         FDRE                                         r  ts/speaker_inter_reg[7]/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X56Y66         FDRE (Setup_fdre_C_D)        0.077    15.005    ts/speaker_inter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                         -12.787    
  -------------------------------------------------------------------
                         slack                                  2.218    

Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.653ns  (logic 1.908ns (24.933%)  route 5.745ns (75.067%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.533     5.054    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  ts/taskthreeb/bincounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456     5.510 r  ts/taskthreeb/bincounter_reg[2]/Q
                         net (fo=1142, routed)        2.991     8.501    ts/taskthreeb/dmg/U0/a[2]
    SLICE_X50Y87         LUT6 (Prop_lut6_I2_O)        0.124     8.625 r  ts/taskthreeb/dmg/U0/g42_b11/O
                         net (fo=1, routed)           0.000     8.625    ts/taskthreeb/dmg/U0/g42_b11_n_0
    SLICE_X50Y87         MUXF7 (Prop_muxf7_I0_O)      0.241     8.866 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_40/O
                         net (fo=1, routed)           0.821     9.687    ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_40_n_0
    SLICE_X49Y87         LUT6 (Prop_lut6_I3_O)        0.298     9.985 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     9.985    ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_15_n_0
    SLICE_X49Y87         MUXF7 (Prop_muxf7_I1_O)      0.245    10.230 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.230    ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_6_n_0
    SLICE_X49Y87         MUXF8 (Prop_muxf8_I0_O)      0.104    10.334 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.838    11.172    ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_2_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.316    11.488 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0/O
                         net (fo=1, routed)           1.095    12.582    ts/taskthreeb/mpthreeOut[11]
    SLICE_X54Y67         LUT4 (Prop_lut4_I0_O)        0.124    12.706 r  ts/taskthreeb/speaker_inter[11]_i_2/O
                         net (fo=1, routed)           0.000    12.706    ts/p_1_in[11]
    SLICE_X54Y67         FDRE                                         r  ts/speaker_inter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.434    14.775    ts/CLK_IBUF_BUFG
    SLICE_X54Y67         FDRE                                         r  ts/speaker_inter_reg[11]/C
                         clock pessimism              0.187    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X54Y67         FDRE (Setup_fdre_C_D)        0.079    15.005    ts/speaker_inter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                         -12.706    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.324ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.629ns  (logic 1.842ns (24.145%)  route 5.787ns (75.855%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.533     5.054    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  ts/taskthreeb/bincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456     5.510 r  ts/taskthreeb/bincounter_reg[1]/Q
                         net (fo=1135, routed)        3.354     8.864    ts/taskthreeb/dmg/U0/a[1]
    SLICE_X54Y71         LUT6 (Prop_lut6_I1_O)        0.124     8.988 r  ts/taskthreeb/dmg/U0/g91_b5/O
                         net (fo=1, routed)           0.000     8.988    ts/taskthreeb/dmg/U0/g91_b5_n_0
    SLICE_X54Y71         MUXF7 (Prop_muxf7_I1_O)      0.214     9.202 r  ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_51/O
                         net (fo=1, routed)           0.814    10.016    ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_51_n_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I3_O)        0.297    10.313 r  ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    10.313    ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_22_n_0
    SLICE_X53Y71         MUXF7 (Prop_muxf7_I1_O)      0.217    10.530 r  ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    10.530    ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_9_n_0
    SLICE_X53Y71         MUXF8 (Prop_muxf8_I1_O)      0.094    10.624 r  ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.824    11.448    ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_2_n_0
    SLICE_X54Y73         LUT6 (Prop_lut6_I1_O)        0.316    11.764 r  ts/taskthreeb/dmg/U0/spo[5]_INST_0/O
                         net (fo=1, routed)           0.795    12.559    ts/taskthreeb/mpthreeOut[5]
    SLICE_X54Y65         LUT4 (Prop_lut4_I0_O)        0.124    12.683 r  ts/taskthreeb/speaker_inter[5]_i_1/O
                         net (fo=1, routed)           0.000    12.683    ts/p_1_in[5]
    SLICE_X54Y65         FDRE                                         r  ts/speaker_inter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.436    14.777    ts/CLK_IBUF_BUFG
    SLICE_X54Y65         FDRE                                         r  ts/speaker_inter_reg[5]/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X54Y65         FDRE (Setup_fdre_C_D)        0.079    15.007    ts/speaker_inter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -12.683    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.526ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 1.842ns (24.807%)  route 5.583ns (75.193%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.533     5.054    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  ts/taskthreeb/bincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456     5.510 r  ts/taskthreeb/bincounter_reg[1]/Q
                         net (fo=1135, routed)        1.928     7.438    ts/taskthreeb/dmg/U0/a[1]
    SLICE_X31Y84         LUT6 (Prop_lut6_I1_O)        0.124     7.562 r  ts/taskthreeb/dmg/U0/g87_b1/O
                         net (fo=1, routed)           0.000     7.562    ts/taskthreeb/dmg/U0/g87_b1_n_0
    SLICE_X31Y84         MUXF7 (Prop_muxf7_I1_O)      0.217     7.779 r  ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_49/O
                         net (fo=1, routed)           0.852     8.631    ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_49_n_0
    SLICE_X32Y84         LUT6 (Prop_lut6_I0_O)        0.299     8.930 r  ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_31/O
                         net (fo=1, routed)           0.000     8.930    ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_31_n_0
    SLICE_X32Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     9.142 r  ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     9.142    ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_10_n_0
    SLICE_X32Y84         MUXF8 (Prop_muxf8_I1_O)      0.094     9.236 r  ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.460    10.696    ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_2_n_0
    SLICE_X42Y79         LUT6 (Prop_lut6_I1_O)        0.316    11.012 r  ts/taskthreeb/dmg/U0/spo[1]_INST_0/O
                         net (fo=1, routed)           1.343    12.355    ts/taskthreeb/mpthreeOut[1]
    SLICE_X54Y67         LUT4 (Prop_lut4_I0_O)        0.124    12.479 r  ts/taskthreeb/speaker_inter[1]_i_1/O
                         net (fo=1, routed)           0.000    12.479    ts/p_1_in[1]
    SLICE_X54Y67         FDRE                                         r  ts/speaker_inter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.434    14.775    ts/CLK_IBUF_BUFG
    SLICE_X54Y67         FDRE                                         r  ts/speaker_inter_reg[1]/C
                         clock pessimism              0.187    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X54Y67         FDRE (Setup_fdre_C_D)        0.079    15.005    ts/speaker_inter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                         -12.479    
  -------------------------------------------------------------------
                         slack                                  2.526    

Slack (MET) :             2.569ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.384ns  (logic 1.463ns (19.814%)  route 5.921ns (80.186%))
  Logic Levels:           6  (LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.533     5.054    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  ts/taskthreeb/bincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456     5.510 r  ts/taskthreeb/bincounter_reg[1]/Q
                         net (fo=1135, routed)        2.939     8.448    ts/taskthreeb/dmg/U0/a[1]
    SLICE_X52Y90         LUT6 (Prop_lut6_I1_O)        0.124     8.572 r  ts/taskthreeb/dmg/U0/g67_b9/O
                         net (fo=1, routed)           0.000     8.572    ts/taskthreeb/dmg/U0/g67_b9_n_0
    SLICE_X52Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     8.786 r  ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_20/O
                         net (fo=1, routed)           0.637     9.423    ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_20_n_0
    SLICE_X51Y90         LUT6 (Prop_lut6_I3_O)        0.297     9.720 r  ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_7/O
                         net (fo=1, routed)           0.554    10.274    ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_7_n_0
    SLICE_X51Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.398 r  ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.758    11.156    ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_1_n_0
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124    11.280 r  ts/taskthreeb/dmg/U0/spo[9]_INST_0/O
                         net (fo=1, routed)           1.033    12.313    ts/taskthreeb/mpthreeOut[9]
    SLICE_X54Y66         LUT4 (Prop_lut4_I0_O)        0.124    12.437 r  ts/taskthreeb/speaker_inter[9]_i_1/O
                         net (fo=1, routed)           0.000    12.437    ts/p_1_in[9]
    SLICE_X54Y66         FDRE                                         r  ts/speaker_inter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.435    14.776    ts/CLK_IBUF_BUFG
    SLICE_X54Y66         FDRE                                         r  ts/speaker_inter_reg[9]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X54Y66         FDRE (Setup_fdre_C_D)        0.079    15.006    ts/speaker_inter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -12.437    
  -------------------------------------------------------------------
                         slack                                  2.569    

Slack (MET) :             2.587ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.369ns  (logic 1.901ns (25.798%)  route 5.468ns (74.202%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.533     5.054    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  ts/taskthreeb/bincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456     5.510 r  ts/taskthreeb/bincounter_reg[1]/Q
                         net (fo=1135, routed)        2.221     7.731    ts/taskthreeb/dmg/U0/a[1]
    SLICE_X38Y84         LUT6 (Prop_lut6_I1_O)        0.124     7.855 r  ts/taskthreeb/dmg/U0/g38_b4/O
                         net (fo=1, routed)           0.000     7.855    ts/taskthreeb/dmg/U0/g38_b4_n_0
    SLICE_X38Y84         MUXF7 (Prop_muxf7_I0_O)      0.241     8.096 r  ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_48/O
                         net (fo=1, routed)           0.646     8.742    ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_48_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I0_O)        0.298     9.040 r  ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     9.040    ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_24_n_0
    SLICE_X37Y84         MUXF7 (Prop_muxf7_I0_O)      0.238     9.278 r  ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     9.278    ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_10_n_0
    SLICE_X37Y84         MUXF8 (Prop_muxf8_I0_O)      0.104     9.382 r  ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.928    10.310    ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_3_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I3_O)        0.316    10.626 r  ts/taskthreeb/dmg/U0/spo[4]_INST_0/O
                         net (fo=1, routed)           1.673    12.299    ts/taskthreeb/mpthreeOut[4]
    SLICE_X54Y65         LUT4 (Prop_lut4_I0_O)        0.124    12.423 r  ts/taskthreeb/speaker_inter[4]_i_1/O
                         net (fo=1, routed)           0.000    12.423    ts/p_1_in[4]
    SLICE_X54Y65         FDRE                                         r  ts/speaker_inter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.436    14.777    ts/CLK_IBUF_BUFG
    SLICE_X54Y65         FDRE                                         r  ts/speaker_inter_reg[4]/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X54Y65         FDRE (Setup_fdre_C_D)        0.081    15.009    ts/speaker_inter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -12.423    
  -------------------------------------------------------------------
                         slack                                  2.587    

Slack (MET) :             2.592ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 1.885ns (25.602%)  route 5.478ns (74.398%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.533     5.054    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  ts/taskthreeb/bincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456     5.510 r  ts/taskthreeb/bincounter_reg[1]/Q
                         net (fo=1135, routed)        2.851     8.361    ts/taskthreeb/dmg/U0/a[1]
    SLICE_X51Y82         LUT6 (Prop_lut6_I1_O)        0.124     8.485 r  ts/taskthreeb/dmg/U0/g47_b8/O
                         net (fo=1, routed)           0.000     8.485    ts/taskthreeb/dmg/U0/g47_b8_n_0
    SLICE_X51Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     8.702 r  ts/taskthreeb/dmg/U0/spo[8]_INST_0_i_45/O
                         net (fo=1, routed)           1.054     9.756    ts/taskthreeb/dmg/U0/spo[8]_INST_0_i_45_n_0
    SLICE_X51Y83         LUT6 (Prop_lut6_I0_O)        0.299    10.055 r  ts/taskthreeb/dmg/U0/spo[8]_INST_0_i_30/O
                         net (fo=1, routed)           0.000    10.055    ts/taskthreeb/dmg/U0/spo[8]_INST_0_i_30_n_0
    SLICE_X51Y83         MUXF7 (Prop_muxf7_I1_O)      0.245    10.300 r  ts/taskthreeb/dmg/U0/spo[8]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    10.300    ts/taskthreeb/dmg/U0/spo[8]_INST_0_i_10_n_0
    SLICE_X51Y83         MUXF8 (Prop_muxf8_I0_O)      0.104    10.404 r  ts/taskthreeb/dmg/U0/spo[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.594    10.998    ts/taskthreeb/dmg/U0/spo[8]_INST_0_i_3_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I3_O)        0.316    11.314 r  ts/taskthreeb/dmg/U0/spo[8]_INST_0/O
                         net (fo=1, routed)           0.979    12.293    ts/taskthreeb/mpthreeOut[8]
    SLICE_X54Y66         LUT4 (Prop_lut4_I0_O)        0.124    12.417 r  ts/taskthreeb/speaker_inter[8]_i_1/O
                         net (fo=1, routed)           0.000    12.417    ts/p_1_in[8]
    SLICE_X54Y66         FDRE                                         r  ts/speaker_inter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.435    14.776    ts/CLK_IBUF_BUFG
    SLICE_X54Y66         FDRE                                         r  ts/speaker_inter_reg[8]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X54Y66         FDRE (Setup_fdre_C_D)        0.081    15.008    ts/speaker_inter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -12.417    
  -------------------------------------------------------------------
                         slack                                  2.592    

Slack (MET) :             2.611ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.339ns  (logic 1.912ns (26.054%)  route 5.427ns (73.946%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.533     5.054    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  ts/taskthreeb/bincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456     5.510 r  ts/taskthreeb/bincounter_reg[1]/Q
                         net (fo=1135, routed)        2.209     7.719    ts/taskthreeb/dmg/U0/a[1]
    SLICE_X33Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.843 r  ts/taskthreeb/dmg/U0/g47_b0/O
                         net (fo=1, routed)           0.000     7.843    ts/taskthreeb/dmg/U0/g47_b0_n_0
    SLICE_X33Y89         MUXF7 (Prop_muxf7_I1_O)      0.245     8.088 r  ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_61/O
                         net (fo=1, routed)           0.808     8.896    ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_61_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I0_O)        0.298     9.194 r  ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_34/O
                         net (fo=1, routed)           0.000     9.194    ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_34_n_0
    SLICE_X35Y89         MUXF7 (Prop_muxf7_I1_O)      0.245     9.439 r  ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     9.439    ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_11_n_0
    SLICE_X35Y89         MUXF8 (Prop_muxf8_I0_O)      0.104     9.543 r  ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.001    10.544    ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_3_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I3_O)        0.316    10.860 r  ts/taskthreeb/dmg/U0/spo[0]_INST_0/O
                         net (fo=1, routed)           1.408    12.268    ts/taskthreeb/mpthreeOut[0]
    SLICE_X54Y67         LUT4 (Prop_lut4_I0_O)        0.124    12.392 r  ts/taskthreeb/speaker_inter[0]_i_1/O
                         net (fo=1, routed)           0.000    12.392    ts/p_1_in[0]
    SLICE_X54Y67         FDRE                                         r  ts/speaker_inter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.434    14.775    ts/CLK_IBUF_BUFG
    SLICE_X54Y67         FDRE                                         r  ts/speaker_inter_reg[0]/C
                         clock pessimism              0.187    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X54Y67         FDRE (Setup_fdre_C_D)        0.077    15.003    ts/speaker_inter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -12.392    
  -------------------------------------------------------------------
                         slack                                  2.611    

Slack (MET) :             2.629ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.322ns  (logic 2.141ns (29.239%)  route 5.181ns (70.761%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=3)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.533     5.054    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  ts/taskthreeb/bincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456     5.510 r  ts/taskthreeb/bincounter_reg[1]/Q
                         net (fo=1135, routed)        2.179     7.689    ts/taskthreeb/dmg/U0/a[1]
    SLICE_X45Y71         LUT6 (Prop_lut6_I1_O)        0.124     7.813 r  ts/taskthreeb/dmg/U0/g37_b3/O
                         net (fo=1, routed)           0.000     7.813    ts/taskthreeb/dmg/U0/g37_b3_n_0
    SLICE_X45Y71         MUXF7 (Prop_muxf7_I1_O)      0.217     8.030 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_34/O
                         net (fo=1, routed)           0.962     8.991    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_34_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.299     9.290 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     9.290    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_13_n_0
    SLICE_X46Y71         MUXF7 (Prop_muxf7_I0_O)      0.241     9.531 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_4/O
                         net (fo=1, routed)           1.312    10.844    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_4_n_0
    SLICE_X50Y73         LUT6 (Prop_lut6_I1_O)        0.298    11.142 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    11.142    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_1_n_0
    SLICE_X50Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    11.351 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0/O
                         net (fo=1, routed)           0.728    12.079    ts/taskthreeb/mpthreeOut[3]
    SLICE_X54Y65         LUT4 (Prop_lut4_I0_O)        0.297    12.376 r  ts/taskthreeb/speaker_inter[3]_i_1/O
                         net (fo=1, routed)           0.000    12.376    ts/p_1_in[3]
    SLICE_X54Y65         FDRE                                         r  ts/speaker_inter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.436    14.777    ts/CLK_IBUF_BUFG
    SLICE_X54Y65         FDRE                                         r  ts/speaker_inter_reg[3]/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X54Y65         FDRE (Setup_fdre_C_D)        0.077    15.005    ts/speaker_inter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                         -12.376    
  -------------------------------------------------------------------
                         slack                                  2.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.391%)  route 0.122ns (25.609%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.596     1.479    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[18]/Q
                         net (fo=3, routed)           0.122     1.742    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[18]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.902 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[16]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.902    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[16]_i_1__6_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.956 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[20]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     1.956    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[20]_i_1__6_n_7
    SLICE_X63Y50         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.864     1.992    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[20]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.853    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.968%)  route 0.122ns (25.032%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.596     1.479    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[18]/Q
                         net (fo=3, routed)           0.122     1.742    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[18]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.902 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[16]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.902    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[16]_i_1__6_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.967 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[20]_i_1__6/O[2]
                         net (fo=1, routed)           0.000     1.967    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[20]_i_1__6_n_5
    SLICE_X63Y50         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.864     1.992    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[22]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.853    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.188%)  route 0.122ns (23.812%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.596     1.479    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[18]/Q
                         net (fo=3, routed)           0.122     1.742    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[18]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.902 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[16]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.902    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[16]_i_1__6_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.992 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[20]_i_1__6/O[1]
                         net (fo=1, routed)           0.000     1.992    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[20]_i_1__6_n_6
    SLICE_X63Y50         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.864     1.992    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[21]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.853    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.188%)  route 0.122ns (23.812%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.596     1.479    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[18]/Q
                         net (fo=3, routed)           0.122     1.742    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[18]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.902 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[16]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.902    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[16]_i_1__6_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.992 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[20]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     1.992    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[20]_i_1__6_n_4
    SLICE_X63Y50         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.864     1.992    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[23]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.853    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.326%)  route 0.122ns (23.674%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.596     1.479    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[18]/Q
                         net (fo=3, routed)           0.122     1.742    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[18]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.902 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[16]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.902    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[16]_i_1__6_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.941 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[20]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     1.941    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[20]_i_1__6_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.995 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[24]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     1.995    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[24]_i_1__6_n_7
    SLICE_X63Y51         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.864     1.992    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[24]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X63Y51         FDRE (Hold_fdre_C_D)         0.105     1.853    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 ts/mpt/led_display_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/led_inter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.684%)  route 0.321ns (63.316%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.595     1.478    ts/mpt/CLK_IBUF_BUFG
    SLICE_X58Y47         FDRE                                         r  ts/mpt/led_display_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ts/mpt/led_display_reg[13]/Q
                         net (fo=1, routed)           0.321     1.940    ts/mpt/led_twobout[13]
    SLICE_X58Y60         LUT2 (Prop_lut2_I1_O)        0.045     1.985 r  ts/mpt/led_inter[13]_i_1/O
                         net (fo=1, routed)           0.000     1.985    ts/p_0_in[13]
    SLICE_X58Y60         FDRE                                         r  ts/led_inter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.860     1.987    ts/CLK_IBUF_BUFG
    SLICE_X58Y60         FDRE                                         r  ts/led_inter_reg[13]/C
                         clock pessimism             -0.244     1.743    
    SLICE_X58Y60         FDRE (Hold_fdre_C_D)         0.092     1.835    ts/led_inter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.820%)  route 0.122ns (23.180%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.596     1.479    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[18]/Q
                         net (fo=3, routed)           0.122     1.742    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[18]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.902 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[16]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.902    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[16]_i_1__6_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.941 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[20]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     1.941    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[20]_i_1__6_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.006 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[24]_i_1__6/O[2]
                         net (fo=1, routed)           0.000     2.006    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[24]_i_1__6_n_5
    SLICE_X63Y51         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.864     1.992    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[26]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X63Y51         FDRE (Hold_fdre_C_D)         0.105     1.853    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ts/mpt/segtwobout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/seg_inter_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.190ns (66.661%)  route 0.095ns (33.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.594     1.477    ts/mpt/CLK_IBUF_BUFG
    SLICE_X59Y44         FDRE                                         r  ts/mpt/segtwobout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ts/mpt/segtwobout_reg[5]/Q
                         net (fo=1, routed)           0.095     1.713    ts/mpt/segtwobout[5]
    SLICE_X58Y44         LUT2 (Prop_lut2_I0_O)        0.049     1.762 r  ts/mpt/seg_inter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.762    ts/mpt_n_35
    SLICE_X58Y44         FDSE                                         r  ts/seg_inter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.864     1.991    ts/CLK_IBUF_BUFG
    SLICE_X58Y44         FDSE                                         r  ts/seg_inter_reg[5]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X58Y44         FDSE (Hold_fdse_C_D)         0.107     1.597    ts/seg_inter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ts/mpt/led_display_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/led_inter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.595     1.478    ts/mpt/CLK_IBUF_BUFG
    SLICE_X58Y47         FDRE                                         r  ts/mpt/led_display_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ts/mpt/led_display_reg[11]/Q
                         net (fo=1, routed)           0.086     1.705    ts/mpt/led_twobout[11]
    SLICE_X59Y47         LUT4 (Prop_lut4_I0_O)        0.045     1.750 r  ts/mpt/led_inter[11]_i_1/O
                         net (fo=1, routed)           0.000     1.750    ts/p_0_in[11]
    SLICE_X59Y47         FDRE                                         r  ts/led_inter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.865     1.992    ts/CLK_IBUF_BUFG
    SLICE_X59Y47         FDRE                                         r  ts/led_inter_reg[11]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X59Y47         FDRE (Hold_fdre_C_D)         0.091     1.582    ts/led_inter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.869%)  route 0.122ns (22.131%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.596     1.479    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[18]/Q
                         net (fo=3, routed)           0.122     1.742    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[18]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.902 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[16]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.902    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[16]_i_1__6_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.941 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[20]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000     1.941    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[20]_i_1__6_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.031 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[24]_i_1__6/O[1]
                         net (fo=1, routed)           0.000     2.031    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[24]_i_1__6_n_6
    SLICE_X63Y51         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.864     1.992    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[25]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X63Y51         FDRE (Hold_fdre_C_D)         0.105     1.853    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y88   cc20k/mtc/COUNT_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y88   cc20k/mtc/COUNT_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y88   cc20k/mtc/COUNT_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y89   cc20k/mtc/COUNT_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y89   cc20k/mtc/COUNT_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y92   cc20k/mtc/OUTPUT_CLOCK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y70   ts/cc3b30k/mtc/COUNT_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y63   ts/cc3b30k/mtc/COUNT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y70   ts/cc3b30k/mtc/COUNT_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y88   cc20k/mtc/COUNT_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y88   cc20k/mtc/COUNT_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y88   cc20k/mtc/COUNT_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y89   cc20k/mtc/COUNT_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y89   cc20k/mtc/COUNT_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y70   ts/cc3b30k/mtc/COUNT_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y70   ts/cc3b30k/mtc/COUNT_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y70   ts/cc3b30k/mtc/COUNT_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y70   ts/cc3b30k/mtc/OUTPUT_CLOCK_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y68   ts/cc3b20k/mtc/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y92   cc20k/mtc/OUTPUT_CLOCK_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y65   ts/cc3b30k/mtc/COUNT_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y65   ts/cc3b30k/mtc/COUNT_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y53   ts/mpt/ah2/cc2b100h/mtc/COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y36   ts/mpt/al2/cc2b20kl/mtc/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y43   ts/mpt/segtwobout_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y43   ts/mpt/segtwobout_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y44   ts/mpt/segtwobout_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y44   ts/mpt/segtwobout_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y44   ts/mpt/segtwobout_reg[4]/C



