[
  {
    "year": 2009,
    "paper_code": "CS",
    "question_no": "Q.28",
    "question_text": "Consider a 4 stage pipeline processor. The number of cycles needed by the four instructions I1, I2, I3, I4 in stages S1, S2, S3, S4 is shown below :\n(table provided)\nWhat is the number of cycles needed to execute the following loop ?\nfor (i = 1 to 2) {I1; I2; I3; I4;}",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Instruction pipelining, pipeline hazards.",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2009 CS",
    "confidence": 1
  },
  {
    "year": 2009,
    "paper_code": "CS",
    "question_no": "Q.29",
    "question_text": "Consider a 4-way set associative cache (initially empty) with total 16 cache blocks. The main memory consists of 256 blocks and the request for memory blocks is in the following order : 0, 255, 1, 4, 3, 8, 133, 159, 216, 129, 63, 8, 48, 32, 73, 92, 155.\nWhich one of the following memory block will NOT be in cache if LRU replacement policy is used ?\n(A) 3\n(B) 8\n(C) 129\n(D) 216",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage; I/O interface (interrupt and DMA mode).",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2009 CS",
    "confidence": 1
  },
  {
    "year": 2009,
    "paper_code": "CS",
    "question_no": "Q.7",
    "question_text": "How many 32K × 1 RAM chips are needed to provide a memory capacity of 256 K-bytes ?\n(A) 8\n(B) 32\n(C) 64\n(D) 128",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage; I/O interface (interrupt and DMA mode).",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2009 CS",
    "confidence": 1
  },
  {
    "year": 2009,
    "paper_code": "CS",
    "question_no": "Q.8",
    "question_text": "A CPU generally handles an interrupt by executing an interrupt service routine\n(A) as soon as an interrupt is raised.\n(B) by checking the interrupt register at the end of fetch cycle.\n(C) by checking the interrupt register after finishing the execution of the current instruction.\n(D) by checking the interrupt register at fixed time intervals.",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "I/O interface (interrupt and DMA mode). (approximate)",
    "theoretical_practical": "theoretical",
    "marks": 1,
    "provenance": "GATE 2009 CS",
    "confidence": 0.9
  },
  {
    "year": 2010,
    "paper_code": "CS",
    "question_no": "33",
    "question_text": "A 5-stage pipelined processor has Instruction Fetch (IF), Instruction Decode (ID), Operand Fetch (OF), Perform Operation (PO) and Write Operand (WO) stages. The IF, ID, OF and WO stages take 1 clock cycle each for any instruction. The PO stage takes 1 clock cycle for ADD and SUB instructions, 3 clock cycles for MUL instruction, and 6 clock cycles for DIV instruction respectively. Operand forwarding is used in the pipeline. What is the number of clock cycles needed to execute the following sequence of instructions?\nI₀: MUL R₂,R₀,R₁\nI₁: DIV R₅,R₃,R₄\nI₂: ADD R₂,R₅,R₂\nI₃: SUB R₅,R₂,R₆\n(A) 13\n(B) 15\n(C) 17\n(D) 19",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Instruction pipelining, pipeline hazards",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATEFORUM 2010 CS",
    "confidence": 1
  },
  {
    "year": 2010,
    "paper_code": "CS",
    "question_no": "48",
    "question_text": "A computer system has an L1 cache, an L2 cache, and a main memory unit connected as shown below. The block size in L1 cache is 4 words. The block size in L2 cache is 16 words. The memory access times are 2 nanoseconds, 20 nanoseconds and 200 nanoseconds for L1 cache, L2 cache and main memory unit respectively. When there is a miss in L1 cache and a hit in L2 cache, a block is transferred from L2 cache to L1 cache. What is the time taken for this transfer?\n(A) 2 nanoseconds\n(B) 20 nanoseconds\n(C) 22 nanoseconds\n(D) 88 nanoseconds",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATEFORUM 2010 CS",
    "confidence": 1
  },
  {
    "year": 2010,
    "paper_code": "CS",
    "question_no": "49",
    "question_text": "A computer system has an L1 cache, an L2 cache, and a main memory unit connected as shown below. The block size in L1 cache is 4 words. The block size in L2 cache is 16 words. The memory access times are 2 nanoseconds, 20 nanoseconds and 200 nanoseconds for L1 cache, L2 cache and main memory unit respectively. When there is a miss in both L1 cache and L2 cache, first a block is transferred from main memory to L2 cache, and then a block is transferred from L2 cache to L1 cache. What is the total time taken for these transfers?\n(A) 222 nanoseconds\n(B) 888 nanoseconds\n(C) 902 nanoseconds\n(D) 968 nanoseconds",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATEFORUM 2010 CS",
    "confidence": 1
  },
  {
    "year": 2010,
    "paper_code": "CS",
    "question_no": "7",
    "question_text": "A main memory unit with a capacity of 4 megabytes is built using 1M×1-bit DRAM chips. Each DRAM chip has 1K rows of cells with 1K cells in each row. The time taken for a single refresh operation is 100 nanoseconds. The time required to perform one refresh operation on all the cells in the memory unit is\n(A) 100 nanoseconds\n(B) 100*2¹⁰ nanoseconds\n(C) 100*2²⁰ nanoseconds\n(D) 3200*2²⁰ nanoseconds",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATEFORUM 2010 CS",
    "confidence": 1
  },
  {
    "year": 2011,
    "paper_code": "CS",
    "question_no": "Q.11",
    "question_text": "A computer handles several interrupt sources of which the following are relevant for this question.\n- Interrupt from CPU temperature sensor (raises interrupt if CPU temperature is too high)\n- Interrupt from Mouse (raises interrupt if the mouse is moved or a button is pressed)\n- Interrupt from Keyboard (raises interrupt when a key is pressed or released)\n- Interrupt from Hard Disk (raises interrupt when a disk read is completed)\nWhich one of these will be handled at the HIGHEST priority?\n(A) Interrupt from Hard Disk\n(B) Interrupt from Mouse\n(C) Interrupt from Keyboard\n(D) Interrupt from CPU temperature sensor",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "I/O interface (interrupt and DMA mode)",
    "theoretical_practical": "theoretical",
    "marks": 1,
    "provenance": "GATE2011_CS",
    "confidence": 1
  },
  {
    "year": 2011,
    "paper_code": "CS",
    "question_no": "Q.21",
    "question_text": "Consider a hypothetical processor with an instruction of type LW R1, 20(R2), which during execution reads a 32-bit word from memory and stores it in a 32-bit register R1. The effective address of the memory location is obtained by the addition of a constant 20 and the contents of register R2. Which of the following best reflects the addressing mode implemented by this instruction for the operand in memory?\n(A) Immediate Addressing\n(B) Register Addressing\n(C) Register Indirect Scaled Addressing\n(D) Base Indexed Addressing",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Machine instructions and addressing modes",
    "theoretical_practical": "theoretical",
    "marks": 1,
    "provenance": "GATE2011_CS",
    "confidence": 1
  },
  {
    "year": 2011,
    "paper_code": "CS",
    "question_no": "Q.28",
    "question_text": "On a non-pipelined sequential processor, a program segment, which is a part of the interrupt service routine, is given to transfer 500 bytes from an I/O device to memory.\nInitialize the address register\nInitialize the count to 500\nLOOP: Load a byte from device\nStore in memory at address given by address register\nIncrement the address register\nDecrement the count\nIf count != 0 go to LOOP\nAssume that each statement in this program is equivalent to a machine instruction which takes one clock cycle to execute if it is a non-load/store instruction. The load-store instructions take two clock cycles to execute.\nThe designer of the system also has an alternate approach of using the DMA controller to implement the same transfer. The DMA controller requires 20 clock cycles for initialization and other overheads. Each DMA transfer cycle takes two clock cycles to transfer one byte of data from the device to the memory.\nWhat is the approximate speedup when the DMA controller based design is used in place of the interrupt driven program based input-output?\n(A) 3.4\n(B) 4.4\n(C) 5.1\n(D) 6.7",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "I/O interface (interrupt and DMA mode)",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE2011_CS",
    "confidence": 1
  },
  {
    "year": 2011,
    "paper_code": "CS",
    "question_no": "Q.41",
    "question_text": "Consider an instruction pipeline with four stages (S1, S2, S3 and S4) each with combinational circuit only. The pipeline registers are required between each stage and at the end of the last stage. Delays for the stages and for the pipeline registers are as given in the figure.\nWhat is the approximate speed up of the pipeline in steady state under ideal conditions when compared to the corresponding non-pipeline implementation?\n(A) 4.0\n(B) 2.5\n(C) 1.1\n(D) 3.0",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Instruction pipelining, pipeline hazards",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE2011_CS",
    "confidence": 1
  },
  {
    "year": 2011,
    "paper_code": "CS",
    "question_no": "Q.43",
    "question_text": "An 8KB direct-mapped write-back cache is organized as multiple blocks, each of size 32-bytes. The processor generates 32-bit addresses. The cache controller maintains the tag information for each cache block comprising of the following.\n1 Valid bit\n1 Modified bit\nAs many bits as the minimum needed to identify the memory block mapped in the cache.\nWhat is the total size of memory needed at the cache controller to store meta-data (tags) for the cache?\n(A) 4864 bits\n(B) 6144 bits\n(C) 6656 bits\n(D) 5376 bits",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE2011_CS",
    "confidence": 1
  },
  {
    "year": 2011,
    "paper_code": "CS",
    "question_no": "Q.44",
    "question_text": "An application loads 100 libraries at startup. Loading each library requires exactly one disk access. The seek time of the disk to a random location is given as 10 ms. Rotational speed of disk is 6000 rpm. If all 100 libraries are loaded from random locations on the disk, how long does it take to load all libraries? (The time to transfer data from the disk block once the head has been positioned at the start of the block may be neglected.)\n(A) 0.50 s\n(B) 1.50 s\n(C) 1.25 s\n(D) 1.00 s",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE2011_CS",
    "confidence": 0.9
  },
  {
    "year": 2012,
    "paper_code": "CS",
    "question_no": "Q.20",
    "question_text": "Register renaming is done in pipelined processors",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Instruction pipelining, pipeline hazards.",
    "theoretical_practical": "theoretical",
    "marks": 1,
    "provenance": "GATE 2012 Question Paper",
    "confidence": 1
  },
  {
    "year": 2012,
    "paper_code": "CS",
    "question_no": "Q.54",
    "question_text": "A computer has a 256 KByte, 4-way set associative, write back data cache with block size of 32 Bytes. The processor sends 32 bit addresses to the cache controller. Each cache tag directory entry contains, in addition to address tag, 2 valid bits, 1 modified bit and 1 replacement bit. The number of bits in the tag field of an address is",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage; I/O interface (interrupt and DMA mode).",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2012 Question Paper",
    "confidence": 1
  },
  {
    "year": 2012,
    "paper_code": "CS",
    "question_no": "Q.55",
    "question_text": "A computer has a 256 KByte, 4-way set associative, write back data cache with block size of 32 Bytes. The processor sends 32 bit addresses to the cache controller. Each cache tag directory entry contains, in addition to address tag, 2 valid bits, 1 modified bit and 1 replacement bit. The size of the cache tag directory is",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage; I/O interface (interrupt and DMA mode).",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2012 Question Paper",
    "confidence": 1
  },
  {
    "year": 2013,
    "paper_code": "CS",
    "question_no": "Q.20",
    "question_text": "In a k-way set associative cache, the cache is divided into v sets, each of which consists of k lines. The lines of a set are placed in sequence one after another. The lines in set s are sequenced before the lines in set (s+1). The main memory blocks are numbered 0 onwards. The main memory block numbered j must be mapped to any one of the cache lines from\n(A) (j mod v) *k to (j mod v) * k + (k-1)\n(B) (j mod v) to (j mod v) + (k-1)\n(C) (j mod k) to (j mod k) + (v-1)\n(D) (j mod k) * v to (j mod k) * v + (v-1)",
    "subject": "Computer Organization and Architecture",
    "chapter": "Memory hierarchy: cache, main memory and secondary storage; I/O interface (interrupt and DMA mode).",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage; I/O interface (interrupt and DMA mode).",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2013 Paper",
    "confidence": 1
  },
  {
    "year": 2014,
    "paper_code": "CS",
    "question_no": "43",
    "question_text": "Consider a 6-stage instruction pipeline, where all stages are perfectly balanced. Assume that there is no cycle-time overhead of pipelining. When an application is executing on this 6-stage pipeline, the speedup achieved with respect to non-pipelined execution if 25% of the instructions incur 2 pipeline stall cycles is ______.",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Instruction pipelining, pipeline hazards",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE2014_CS_OCR",
    "confidence": 1
  },
  {
    "year": 2014,
    "paper_code": "CS",
    "question_no": "44",
    "question_text": "An access sequence of cache block addresses is of length N and contains n unique block addresses. The number of unique block addresses between two consecutive accesses to the same block address is bounded above by k. What is the miss ratio if the access sequence is passed through a cache of associativity A ≥ k exercising least-recently-used replacement policy?\n(A) n/N\n(B) 1/N\n(C) 1/A\n(D) k/n",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage",
    "theoretical_practical": "theoretical",
    "marks": 2,
    "provenance": "GATE2014_CS_OCR",
    "confidence": 1
  },
  {
    "year": 2014,
    "paper_code": "CS",
    "question_no": "55",
    "question_text": "Consider two processors P₁ and P₂ executing the same instruction set. Assume that under identical conditions, for the same input, a program running on P₂ takes 25% less time but incurs 20% more CPI (clock cycles per instruction) as compared to the program running on P₁. If the clock frequency of P₁ is 1GHz, then the clock frequency of P₂ (in GHz) is ______.",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "ALU, data-path and control unit",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE2014_CS_OCR",
    "confidence": 0.8
  },
  {
    "year": 2014,
    "paper_code": "CS",
    "question_no": "9",
    "question_text": "A machine has a 32-bit architecture, with 1-word long instructions. It has 64 registers, each of which is 32 bits long. It needs to support 45 instructions, which have an immediate operand in addition to two register operands. Assuming that the immediate operand is an unsigned integer, the maximum value of the immediate operand is ______.",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Machine instructions and addressing modes",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE2014_CS_OCR",
    "confidence": 1
  },
  {
    "year": 2014,
    "paper_code": "CS SET-3",
    "question_no": "Q.9",
    "question_text": "Consider the following processors (ns stands for nanoseconds). Assume that the pipeline registers have zero latency.\n\nP1: Four-stage pipeline with stage latencies 1 ns, 2 ns, 2 ns, 1 ns.\nP2: Four-stage pipeline with stage latencies 1 ns, 1.5 ns, 1.5 ns, 1.5 ns.\nP3: Five-stage pipeline with stage latencies 0.5 ns, 1 ns, 1 ns, 0.6 ns, 1 ns.\nP4: Five-stage pipeline with stage latencies 0.5 ns, 0.5 ns, 1 ns, 1 ns, 1.1 ns.\n\nWhich processor has the highest peak clock frequency?\n\n(A) P1\n(B) P2\n(C) P3\n(D) P4",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Instruction pipelining, pipeline hazards",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE2014_CS_SET3",
    "confidence": 1
  },
  {
    "year": 2014,
    "paper_code": "CS-2",
    "question_no": "43",
    "question_text": "In designing a computer’s cache system, the cache block (or cache line) size is an important parameter. Which one of the following statements is correct in this context?",
    "subject": "Computer Organization and Architecture",
    "chapter": "Memory hierarchy: cache, main memory and secondary storage; I/O interface (interrupt and DMA mode)",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage; I/O interface (interrupt and DMA mode)",
    "theoretical_practical": "theoretical",
    "marks": 2,
    "provenance": "GATE 2014 CS SET-2",
    "confidence": 1
  },
  {
    "year": 2014,
    "paper_code": "CS-2",
    "question_no": "44",
    "question_text": "If the associativity of a processor cache is doubled while keeping the capacity and block size unchanged, which one of the following is guaranteed to be NOT affected?",
    "subject": "Computer Organization and Architecture",
    "chapter": "Memory hierarchy: cache, main memory and secondary storage; I/O interface (interrupt and DMA mode)",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage; I/O interface (interrupt and DMA mode)",
    "theoretical_practical": "theoretical",
    "marks": 2,
    "provenance": "GATE 2014 CS SET-2",
    "confidence": 1
  },
  {
    "year": 2014,
    "paper_code": "CS-2",
    "question_no": "55",
    "question_text": "Consider a main memory system that consists of 8 memory modules attached to the system bus, which is one word wide. When a write request is made, the bus is occupied for 100 nanoseconds (ns) by the data, address, and control signals. During the same 100 ns, and for 500 ns thereafter, the addressed memory module executes one cycle accepting and storing the data. The (internal) operation of different memory modules may overlap in time, but only one request can be on the bus at any time. The maximum number of stores (of one word each) that can be initiated in 1 millisecond is",
    "subject": "Computer Organization and Architecture",
    "chapter": "Memory hierarchy: cache, main memory and secondary storage; I/O interface (interrupt and DMA mode)",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage; I/O interface (interrupt and DMA mode)",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2014 CS SET-2",
    "confidence": 1
  },
  {
    "year": 2014,
    "paper_code": "CS-2",
    "question_no": "9",
    "question_text": "A 4-way set-associative cache memory unit with a capacity of 16 KB is built using a block size of 8 words. The word length is 32 bits. The size of the physical address space is 4 GB. The number of bits for the TAG field is",
    "subject": "Computer Organization and Architecture",
    "chapter": "Memory hierarchy: cache, main memory and secondary storage; I/O interface (interrupt and DMA mode)",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage; I/O interface (interrupt and DMA mode)",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2014 CS SET-2",
    "confidence": 1
  },
  {
    "year": 2015,
    "paper_code": "CS",
    "question_no": "14",
    "question_text": "Consider a machine with a byte addressable main memory of 2²⁰ bytes, block size of 16 bytes and a direct mapped cache having 2¹² cache lines. Let the addresses of two consecutive bytes in main memory be (E201F)₁₆ and (E2020)₁₆. What are the tag and cache line address (in hex) for main memory address (E201F)₁₆?\n(A) E, 201\n(B) F, 201\n(C) E, E20\n(D) 2, 01F",
    "subject": "Computer Organization and Architecture",
    "chapter": "Memory hierarchy: cache, main memory and secondary storage; I/O interface (interrupt and DMA mode).",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage",
    "theoretical_practical": "practical",
    "marks": null,
    "provenance": "GATE 2015 CS Set 3",
    "confidence": 1
  },
  {
    "year": 2015,
    "paper_code": "CS",
    "question_no": "24",
    "question_text": "Assume that for a certain processor, a read request takes 50 nanoseconds on a cache miss and 5 nanoseconds on a cache hit. Suppose while running a program, it was observed that 80% of the processor's read requests result in a cache hit. The average read access time in nanoseconds is __________.",
    "subject": "Computer Organization and Architecture",
    "chapter": "Memory hierarchy: cache, main memory and secondary storage",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage",
    "theoretical_practical": "practical",
    "marks": null,
    "provenance": "GATE 2015 Examination - CS (Set 2, 7th February, Afternoon Session)",
    "confidence": 1
  },
  {
    "year": 2015,
    "paper_code": "CS",
    "question_no": "25",
    "question_text": "A computer system implements a 40-bit virtual address, page size of 8 kilobytes, and a 128-entry translation look-aside buffer (TLB) organized into 32 sets each having four ways. Assume that the TLB tag does not store any process id. The minimum length of the TLB tag in bits is __________.",
    "subject": "Computer Organization and Architecture",
    "chapter": "Memory hierarchy: cache, main memory and secondary storage",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage",
    "theoretical_practical": "practical",
    "marks": null,
    "provenance": "GATE 2015 Examination - CS (Set 2, 7th February, Afternoon Session)",
    "confidence": 0.9
  },
  {
    "year": 2015,
    "paper_code": "CS",
    "question_no": "30",
    "question_text": "Consider the following two C code segments. Y and X are one and two dimensional arrays of size n and n x n respectively, where 2 ≤ n ≤ 10. Assume that in both code segments, elements of Y are initialized to 0 and each element X[i][j] of array X is initialized to i+j. Further assume that when stored in main memory all elements of X are in same main memory page frame.\nCode segment 1:\n//initialize elements of Y to 0\n//initialize elements X[i][j] of X to i+j\nfor(i = 0; i < n; i++)\n    Y[i] += X[0][i];\nCode Segment 2:\n//initialize elements of Y to 0\n//initialize elements X[i][j] of X to i+j\nfor(i = 0; i < n; i++)\n    Y[i] += X[i][0];\nWhich of the following statements is/are correct?\nS1: Final contents of array Y will be same in both code segments\nS2: Elements of array X accessed inside the for loop shown in code segment 1 are contiguous in main memory\nS3: Elements of array X accessed inside the for loop shown in code segment 2 are contiguous in main memory\n(A) Only S2 is correct\n(B) Only S3 is correct\n(C) Only S1 and S2 are correct\n(D) Only S1 and S3 are correct",
    "subject": "Computer Organization and Architecture",
    "chapter": "Memory hierarchy: cache, main memory and secondary storage; I/O interface (interrupt and DMA mode).",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage",
    "theoretical_practical": "practical",
    "marks": null,
    "provenance": "GATE 2015 CS Set 3",
    "confidence": 0.9
  },
  {
    "year": 2015,
    "paper_code": "CS",
    "question_no": "42",
    "question_text": "Consider a processor with byte-addressable memory. Assume that all registers, including Program Counter (PC) and Program Status Word (PSW), are of size 2 bytes. A stack in the main memory is implemented from memory location (0100)₁₆ and it grows upward. The stack pointer (SP) points to the top element of the stack. The current value of SP is (016E)₁₆. The CALL instruction is of two words, the first word is the op-code and the second word is the starting address of the subroutine (one word = 2 bytes). The CALL instruction is implemented as follows:\n\nStore the current value of PC in the stack\nStore the value of PSW register in the stack\nLoad the starting address of the subroutine in PC\n\nThe content of PC just before the fetch of a CALL instruction is (5FA0)₁₆. After execution of the CALL instruction, the value of the stack pointer is\n(A) (016A)₁₆\n(B) (016C)₁₆\n(C) (0170)₁₆\n(D) (0172)₁₆",
    "subject": "Computer Organization and Architecture",
    "chapter": "Machine instructions and addressing modes",
    "subtopic": "Machine instructions and addressing modes",
    "theoretical_practical": "practical",
    "marks": null,
    "provenance": "GATE 2015 Examination - CS (Set 2, 7th February, Afternoon Session)",
    "confidence": 1
  },
  {
    "year": 2015,
    "paper_code": "CS",
    "question_no": "44",
    "question_text": "Consider the sequence of machine instructions given below:\nMUL R5, R0, R1\nDIV R6, R2, R3\nADD R7, R5, R6\nSUB R8, R7, R4\nIn the above sequence, R0 to R8 are general purpose registers. In the instructions shown, the first register stores the result of the operation performed on the second and the third registers. This sequence of instructions is to be executed in a pipelined instruction processor with the following 4 stages: (1) Instruction Fetch and Decode (IF), (2) Operand Fetch (OF), (3) Perform Operation (PO) and (4) Write back the result (WB). The IF, OF and WB stages take 1 clock cycle each for any instruction. The PO stage takes 1 clock cycle for ADD or SUB instruction, 3 clock cycles for MUL instruction and 5 clock cycles for DIV instruction. The pipelined processor uses operand forwarding from the PO stage to the OF stage. The number of clock cycles taken for the execution of the above sequence of instructions is __________.",
    "subject": "Computer Organization and Architecture",
    "chapter": "Instruction pipelining, pipeline hazards",
    "subtopic": "Instruction pipelining, pipeline hazards",
    "theoretical_practical": "practical",
    "marks": null,
    "provenance": "GATE 2015 Examination - CS (Set 2, 7th February, Afternoon Session)",
    "confidence": 1
  },
  {
    "year": 2015,
    "paper_code": "CS",
    "question_no": "47",
    "question_text": "Consider the following code sequence having five instructions I₁ to I₅. Each of these instructions has the following format.\nOP Ri, Rj, Rk\nwhere operation OP is performed on contents of registers Rj and Rk and the result is stored in register Ri.\nI₁: ADD R1, R2, R3\nI₂: MUL R7, R1, R3\nI₃: SUB R4, R1, R5\nI₄: ADD R3, R2, R4\nI₅: MUL R7, R8, R9\nConsider the following three statements.\nS1: There is an anti-dependence between instructions I₂ and I₅.\nS2: There is an anti-dependence between instructions I₂ and I₄.\nS3: Within an instruction pipeline an anti-dependence always creates one or more stalls.\nWhich one of above statements is/are correct?\n(A) Only S1 is true\n(B) Only S2 is true\n(C) Only S1 and S3 are true\n(D) Only S2 and S3 are true",
    "subject": "Computer Organization and Architecture",
    "chapter": "Instruction pipelining, pipeline hazards.",
    "subtopic": "pipeline hazards.",
    "theoretical_practical": "theoretical",
    "marks": null,
    "provenance": "GATE 2015 CS Set 3",
    "confidence": 1
  },
  {
    "year": 2015,
    "paper_code": "CS",
    "question_no": "49",
    "question_text": "Consider a typical disk that rotates at 15000 rotations per minute (RPM) and has a transfer rate of 50×10⁶ bytes/sec. If the average seek time of the disk is twice the average rotational delay and the controller's transfer time is 10 times the disk transfer time, the average time (in milliseconds) to read or write a 512-byte sector of the disk is __________.",
    "subject": "Computer Organization and Architecture",
    "chapter": "Memory hierarchy: cache, main memory and secondary storage",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage",
    "theoretical_practical": "practical",
    "marks": null,
    "provenance": "GATE 2015 Examination - CS (Set 2, 7th February, Afternoon Session)",
    "confidence": 1
  },
  {
    "year": 2015,
    "paper_code": "CS",
    "question_no": "51",
    "question_text": "Consider the following reservation table for a pipeline having three stages S₁, S₂ and S₃.\nTime ->\n| | 1 | 2 | 3 | 4 | 5\nS₁| X |   |   |   | X\nS₂|   | X |   | X |  \nS₃|   |   | X |   |  \nThe minimum average latency (MAL) is __________.",
    "subject": "Computer Organization and Architecture",
    "chapter": "Instruction pipelining, pipeline hazards.",
    "subtopic": "Instruction pipelining",
    "theoretical_practical": "practical",
    "marks": null,
    "provenance": "GATE 2015 CS Set 3",
    "confidence": 1
  },
  {
    "year": 2015,
    "paper_code": "CS",
    "question_no": "Q. 38",
    "question_text": "Consider a non-pipelined processor with a clock rate of 2.5 gigahertz and average cycles per instruction of four. The same processor is upgraded to a pipelined processor with five stages; but due to the internal pipeline delay, the clock speed is reduced to 2 gigahertz. Assume that there are no stalls in the pipeline. The speed up achieved in this pipelined processor is ________",
    "subject": "Computer Organization and Architecture",
    "chapter": "Instruction pipelining, pipeline hazards",
    "subtopic": "Instruction pipelining, pipeline hazards",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE_2015_CS_Set1_Feb7_FN",
    "confidence": 1
  },
  {
    "year": 2015,
    "paper_code": "CS",
    "question_no": "Q. 48",
    "question_text": "Consider a disk pack with a seek time of 4 milliseconds and rotational speed of 10000 rotations per minute (RPM). It has 600 sectors per track and each sector can store 512 bytes of data. Consider a file stored in the disk. The file contains 2000 sectors. Assume that every sector access necessitates a seek, and the average rotational latency for accessing each sector is half of the time for one complete rotation. The total time (in milliseconds) needed to read the entire file is ______",
    "subject": "Computer Organization and Architecture",
    "chapter": "Memory hierarchy: cache, main memory and secondary storage",
    "subtopic": "secondary storage",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE_2015_CS_Set1_Feb7_FN",
    "confidence": 1
  },
  {
    "year": 2015,
    "paper_code": "CS",
    "question_no": "Q. 8",
    "question_text": "For computers based on three-address instruction formats, each address field can be used to specify which of the following:\n(S1) A memory operand\n(S2) A processor register\n(S3) An implied accumulator register\n\n(A) Either S1 or S2\n(B) Either S2 or S3\n(C) Only S2 and S3\n(D) All of S1, S2 and S3",
    "subject": "Computer Organization and Architecture",
    "chapter": "Machine instructions and addressing modes",
    "subtopic": "Machine instructions and addressing modes",
    "theoretical_practical": "theoretical",
    "marks": 1,
    "provenance": "GATE_2015_CS_Set1_Feb7_FN",
    "confidence": 1
  },
  {
    "year": 2016,
    "paper_code": "CS",
    "question_no": "Q.10",
    "question_text": "A processor has 40 distinct instructions and 24 general purpose registers. A 32-bit instruction word has an opcode, two register operands and an immediate operand. The number of bits available for the immediate operand field is __________.",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Machine instructions and addressing modes",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2016 CS Set-B",
    "confidence": 1
  },
  {
    "year": 2016,
    "paper_code": "CS",
    "question_no": "Q.30",
    "question_text": "Suppose the functions F and G can be computed in 5 and 3 nanoseconds by functional units UF and UG, respectively. Given two instances of UF and two instances of UG, it is required to implement the computation F(G(Xᵢ)) for 1 ≤ i ≤ 10. Ignoring all other delays, the minimum time required to complete this computation is __________ nanoseconds.",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Instruction pipelining, pipeline hazards",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2016 CS Set-B",
    "confidence": 1
  },
  {
    "year": 2016,
    "paper_code": "CS",
    "question_no": "Q.31",
    "question_text": "Consider a processor with 64 registers and an instruction set of size twelve. Each instruction has five distinct fields, namely, opcode, two source register identifiers, one destination register identifier, and a twelve-bit immediate value. Each instruction must be stored in memory in a byte-aligned fashion. If a program has 100 instructions, the amount of memory (in bytes) consumed by the program text is __________.",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Machine instructions and addressing modes",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2016 CS Set-B",
    "confidence": 1
  },
  {
    "year": 2016,
    "paper_code": "CS",
    "question_no": "Q.31",
    "question_text": "The size of the data count register of a DMA controller is 16 bits. The processor needs to transfer a file of 29,154 kilobytes from disk to main memory. The memory is byte addressable. The minimum number of times the DMA controller needs to get the control of the system bus from the processor to transfer the file from the disk to main memory is __________.",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "I/O interface (interrupt and DMA mode)",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2016 CS Set A",
    "confidence": 1
  },
  {
    "year": 2016,
    "paper_code": "CS",
    "question_no": "Q.32",
    "question_text": "The width of the physical address on a machine is 40 bits. The width of the tag field in a 512 KB 8-way set associative cache is __________ bits.",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2016 CS Set-B",
    "confidence": 1
  },
  {
    "year": 2016,
    "paper_code": "CS",
    "question_no": "Q.32",
    "question_text": "The stage delays in a 4-stage pipeline are 800, 500, 400 and 300 picoseconds. The first stage (with delay 800 picoseconds) is replaced with a functionally equivalent design involving two stages with respective delays 600 and 350 picoseconds. The throughput increase of the pipeline is __________ percent.",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Instruction pipelining, pipeline hazards",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2016 CS Set A",
    "confidence": 1
  },
  {
    "year": 2016,
    "paper_code": "CS",
    "question_no": "Q.33",
    "question_text": "Consider a 3 GHz (gigahertz) processor with a three-stage pipeline and stage latencies τ₁, τ₂, and τ₃ such that τ₁ = 3τ₂/4 = 2τ₃. If the longest pipeline stage is split into two pipeline stages of equal latency, the new frequency is __________ GHz, ignoring delays in the pipeline registers.",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Instruction pipelining, pipeline hazards",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2016 CS Set-B",
    "confidence": 1
  },
  {
    "year": 2016,
    "paper_code": "CS",
    "question_no": "Q.50",
    "question_text": "A file system uses an in-memory cache to cache disk blocks. The miss rate of the cache is shown in the figure. The latency to read a block from the cache is 1 ms and to read a block from the disk is 10 ms. Assume that the cost of checking whether a block exists in the cache is negligible. Available cache sizes are in multiples of 10 MB.\nThe smallest cache size required to ensure an average read latency of less than 6 ms is __________ MB.",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2016 CS Set-B",
    "confidence": 1
  },
  {
    "year": 2016,
    "paper_code": "CS",
    "question_no": "Q.9",
    "question_text": "A processor can support a maximum memory of 4 GB, where the memory is word-addressable (a word consists of two bytes). The size of the address bus of the processor is at least __________ bits.",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Machine instructions and addressing modes",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2016 CS Set A",
    "confidence": 0.9
  },
  {
    "year": 2017,
    "paper_code": "CS",
    "question_no": "11",
    "question_text": "Consider the C struct defined below:\nstruct data {\n  int marks[100];\n  char grade;\n  int cnumber;\n};\nstruct data student;\nThe base address of student is available in register R1. The field student.grade can be accessed efficiently using\n(A) Post-increment addressing mode, (R1)+\n(B) Pre-decrement addressing mode, –(R1)\n(C) Register direct addressing mode, R1\n(D) Index addressing mode, X(R1), where X is an offset represented in 2’s complement 16-bit representation.",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Machine instructions and addressing modes",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2017 CS",
    "confidence": 1
  },
  {
    "year": 2017,
    "paper_code": "CS",
    "question_no": "25",
    "question_text": "Consider a two-level cache hierarchy with L1 and L2 caches. An application incurs 1.4 memory accesses per instruction on average. For this application, the miss rate of L1 cache is 0.1; the L2 cache experiences, on average, 7 misses per 1000 instructions. The miss rate of L2 expressed correct to two decimal places is _____.",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2017 CS",
    "confidence": 1
  },
  {
    "year": 2017,
    "paper_code": "CS",
    "question_no": "49",
    "question_text": "Consider a RISC machine where each instruction is exactly 4 bytes long. Conditional and unconditional branch instructions use PC-relative addressing mode with Offset specified in bytes to the target location of the branch instruction. Further the Offset is always with respect to the address of the next instruction in the program sequence. Consider the following instruction sequence\nInstr. No. | Instruction\ni : | add R2, R3, R4\ni+1 : | sub R5, R6, R7\ni+2 : | cmp R1, R9, R10\ni+3 : | beq R1, Offset\nIf the target of the branch instruction is i, then the decimal value of the Offset is ______.",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Machine instructions and addressing modes",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2017 CS",
    "confidence": 1
  },
  {
    "year": 2017,
    "paper_code": "CS",
    "question_no": "50",
    "question_text": "Instruction execution in a processor is divided into 5 stages, Instruction Fetch (IF), Instruction Decode (ID), Operand Fetch (OF), Execute (EX), and Write Back (WB). These stages take 5, 4, 20, 10, and 3 nanoseconds (ns) respectively. A pipelined implementation of the processor requires buffering between each pair of consecutive stages with a delay of 2 ns. Two pipelined implementations of the processor are contemplated:\n(i) a naive pipeline implementation (NP) with 5 stages and\n(ii) an efficient pipeline (EP) where the OF stage is divided into stages OF1 and OF2 with execution times of 12 ns and 8 ns respectively.\nThe speedup (correct to two decimal places) achieved by EP over NP in executing 20 independent instructions with no hazards is ______.",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Instruction pipelining, pipeline hazards",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2017 CS",
    "confidence": 1
  },
  {
    "year": 2017,
    "paper_code": "CS",
    "question_no": "51",
    "question_text": "Consider a 2-way set associative cache with 256 blocks and uses LRU replacement. Initially the cache is empty. Conflict misses are those misses which occur due to contention of multiple blocks for the same cache set. Compulsory misses occur due to first time access to the block. The following sequence of accesses to memory blocks\n(0, 128, 256, 128, 0, 128, 256, 128, 1, 129, 257, 129, 1, 129, 257, 129)\nis repeated 10 times. The number of conflict misses experienced by the cache is ______.",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2017 CS",
    "confidence": 1
  },
  {
    "year": 2017,
    "paper_code": "CS",
    "question_no": "54",
    "question_text": "A cache memory unit with capacity of N words and block size of B words is to be designed. If it is designed as a direct mapped cache, the length of the TAG field is 10 bits. If the cache unit is now designed as a 16-way set-associative cache, the length of the TAG field is ______ bits.",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2017 CS",
    "confidence": 1
  },
  {
    "year": 2018,
    "paper_code": "CS",
    "question_no": "23",
    "question_text": "A 32-bit wide main memory unit with a capacity of 1 GB is built using 256M × 4-bit DRAM chips. The number of rows of memory cells in the DRAM chip is 2¹⁴. The time taken to perform one refresh operation is 50 nanoseconds. The refresh period is 2 milliseconds. The percentage (rounded to the closest integer) of the time available for performing the memory read/write operations in the main memory unit is ____.",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2018",
    "confidence": 1
  },
  {
    "year": 2018,
    "paper_code": "CS",
    "question_no": "34",
    "question_text": "The size of the physical address space of a processor is 2ᴾ bytes. The word length is 2ᵂ bytes. The capacity of cache memory is 2ᴺ bytes. The size of each cache block is 2ᴹ words. For a K-way set-associative cache memory, the length (in number of bits) of the tag field is",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2018",
    "confidence": 1
  },
  {
    "year": 2018,
    "paper_code": "CS",
    "question_no": "5",
    "question_text": "Consider the following processor design characteristics.\nI. Register-to-register arithmetic operations only\nII. Fixed-length instruction format\nIII. Hardwired control unit\nWhich of the characteristics above are used in the design of a RISC processor?",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "ALU, data-path and control unit (approximate)",
    "theoretical_practical": "theoretical",
    "marks": 1,
    "provenance": "GATE 2018",
    "confidence": 0.8
  },
  {
    "year": 2018,
    "paper_code": "CS",
    "question_no": "50",
    "question_text": "The instruction pipeline of a RISC processor has the following stages: Instruction Fetch (IF), Instruction Decode (ID), Operand Fetch (OF), Perform Operation (PO) and Writeback (WB). The IF, ID, OF and WB stages take 1 clock cycle each for every instruction. Consider a sequence of 100 instructions. In the PO stage, 40 instructions take 3 clock cycles each, 35 instructions take 2 clock cycles each, and the remaining 25 instructions take 1 clock cycle each. Assume that there are no data hazards and no control hazards.\nThe number of clock cycles required for completion of execution of the sequence of instructions is ____.",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Instruction pipelining, pipeline hazards",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2018",
    "confidence": 1
  },
  {
    "year": 2018,
    "paper_code": "CS",
    "question_no": "51",
    "question_text": "A processor has 16 integer registers (R0, R1, ..., R15) and 64 floating point registers (F0, F1, ..., F63). It uses a 2-byte instruction format. There are four categories of instructions: Type-1, Type-2, Type-3, and Type-4. Type-1 category consists of four instructions, each with 3 integer register operands (3Rs). Type-2 category consists of eight instructions, each with 2 floating point register operands (2Fs). Type-3 category consists of fourteen instructions, each with one integer register operand and one floating point register operand (1R+1F). Type-4 category consists of N instructions, each with a floating point register operand (1F).\nThe maximum value of N is ____.",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Machine instructions and addressing modes",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2018",
    "confidence": 1
  },
  {
    "year": 2018,
    "paper_code": "CS",
    "question_no": "9",
    "question_text": "The following are some events that occur after a device controller issues an interrupt while process L is under execution.\n(P) The processor pushes the process status of L onto the control stack.\n(Q) The processor finishes the execution of the current instruction.\n(R) The processor executes the interrupt service routine.\n(S) The processor pops the process status of L from the control stack.\n(T) The processor loads the new PC value based on the interrupt.\nWhich one of the following is the correct order in which the events above occur?",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "I/O interface (interrupt and DMA mode)",
    "theoretical_practical": "theoretical",
    "marks": 1,
    "provenance": "GATE 2018",
    "confidence": 1
  },
  {
    "year": 2020,
    "paper_code": "CS",
    "question_no": "21",
    "question_text": "A direct mapped cache memory of 1 MB has a block size of 256 bytes. The cache has an access time of 3 ns and a hit rate of 94%. During a cache miss, it takes 20 ns to bring the first word of a block from the main memory, while each subsequent word takes 5 ns. The word size is 64 bits. The average memory access time in ns (round off to 1 decimal place) is _____",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage;",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2020 CS",
    "confidence": 1
  },
  {
    "year": 2020,
    "paper_code": "CS",
    "question_no": "3",
    "question_text": "Consider the following statements.\nI. Daisy chaining is used to assign priorities in attending interrupts.\nII. When a device raises a vectored interrupt, the CPU does polling to identify the source of interrupt.\nIII. In polling, the CPU periodically checks the status bits to know if any device needs its attention.\nIV. During DMA, both the CPU and DMA controller can be bus masters at the same time.\nWhich of the above statements is/are TRUE?",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "I/O interface (interrupt and DMA mode)",
    "theoretical_practical": "theoretical",
    "marks": 1,
    "provenance": "GATE 2020 CS",
    "confidence": 1
  },
  {
    "year": 2020,
    "paper_code": "CS",
    "question_no": "30",
    "question_text": "A computer system with a word length of 32 bits has a 16 MB byte-addressable main memory and a 64 KB, 4-way set associative cache memory with a block size of 256 bytes. Consider the following four physical addresses represented in hexadecimal notation.\nA1 = 0x42C8A4, A2 = 0x546888, A3 = 0x6A289C, A4 = 0x5E4880\nWhich one of the following is TRUE?",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage;",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2020 CS",
    "confidence": 1
  },
  {
    "year": 2020,
    "paper_code": "CS",
    "question_no": "4",
    "question_text": "Consider the following data path diagram.\nBUS\nMAR\nMDR\nIR\nPC\nR0\nR1\nTEMP2\nALU\nTo Memory\nR7\nTEMP 1\nConsider an instruction: R0 ← R1 + R2. The following steps are used to execute it over the given data path. Assume that PC is incremented appropriately. The subscripts r and w indicate read and write operations, respectively.\n1. R2r, TEMP1r, ALUadd, TEMP2w\n2. R1r, TEMP1w\n3. PCr, MARw, MEMr\n4. TEMP2r, R0w\n5. MDRr, IRw\nWhich one of the following is the correct order of execution of the above steps?",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "ALU, data-path and control unit",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2020 CS",
    "confidence": 1
  },
  {
    "year": 2020,
    "paper_code": "CS",
    "question_no": "43",
    "question_text": "Consider a non-pipelined processor operating at 2.5 GHz. It takes 5 clock cycles to complete an instruction. You are going to make a 5-stage pipeline out of this processor. Overheads associated with pipelining force you to operate the pipelined processor at 2 GHz. In a given program, assume that 30% are memory instructions, 60% are ALU instructions and the rest are branch instructions. 5% of the memory instructions cause stalls of 50 clock cycles each due to cache misses and 50% of the branch instructions cause stalls of 2 cycles each. Assume that there are no stalls associated with the execution of ALU instructions. For this program, the speedup achieved by the pipelined processor over the non-pipelined processor (round off to 2 decimal places) is _____",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Instruction pipelining, pipeline hazards",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2020 CS",
    "confidence": 1
  },
  {
    "year": 2020,
    "paper_code": "CS",
    "question_no": "44",
    "question_text": "A processor has 64 registers and uses 16-bit instruction format. It has two types of instructions: I-type and R-type. Each I-type instruction contains an opcode, a register name, and a 4-bit immediate value. Each R-type instruction contains an opcode and two register names. If there are 8 distinct I-type opcodes, then the maximum number of distinct R-type opcodes is _____",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Machine instructions and addressing modes",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2020 CS",
    "confidence": 1
  },
  {
    "year": 2021,
    "paper_code": "CS",
    "question_no": "CS Q.19",
    "question_text": "Consider a set-associative cache of size 2KB (1KB = 2¹⁰ bytes) with cache block size of 64 bytes. Assume that the cache is byte-addressable and a 32-bit address is used for accessing the cache. If the width of the tag field is 22 bits, the associativity of the cache is ____________.",
    "subject": "Section 3: Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2021 CS Set-2",
    "confidence": 1.0
  },
  {
    "year": 2021,
    "paper_code": "CS",
    "question_no": "CS Q.20",
    "question_text": "Consider a computer system with DMA support. The DMA module is transferring one 8-bit character in one CPU cycle from a device to memory through cycle stealing at regular intervals. Consider a 2 MHz processor. If 0.5% processor cycles are used for DMA, the data transfer rate of the device is ____________ bits per second.",
    "subject": "Section 3: Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "I/O interface (interrupt and DMA mode)",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2021 CS Set-2",
    "confidence": 1.0
  },
  {
    "year": 2021,
    "paper_code": "CS",
    "question_no": "CS Q.27",
    "question_text": "Assume a two-level inclusive cache hierarchy, L1 and L2, where L2 is the larger of the two. Consider the following statements.\n\nS1: Read misses in a write through L1 cache do not result in writebacks of dirty lines to the L2.\nS2: Write allocate policy must be used in conjunction with write through caches and no-write allocate policy is used with writeback caches.\n\nWhich of the following statements is correct?\n\n(A) S1 is true and S2 is false\n(B) S1 is false and S2 is true\n(C) S1 is true and S2 is true\n(D) S1 is false and S2 is false",
    "subject": "Section 3: Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage",
    "theoretical_practical": "theoretical",
    "marks": 2,
    "provenance": "GATE 2021 CS Set-2",
    "confidence": 1.0
  },
  {
    "year": 2021,
    "paper_code": "CS",
    "question_no": "CS Q.53",
    "question_text": "Consider a pipelined processor with 5 stages, Instruction Fetch (IF), Instruction Decode (ID), Execute (EX), Memory Access (MEM), and Write Back (WB). Each stage of the pipeline, except the EX stage, takes one cycle. Assume that the ID stage merely decodes the instruction and the register read is performed in the EX stage. The EX stage takes one cycle for ADD instruction and two cycles for MUL instruction. Ignore pipeline register latencies.\nConsider the following sequence of 8 instructions:\n\nADD, MUL, ADD, MUL, ADD, MUL, ADD, MUL\n\nAssume that every MUL instruction is data-dependent on the ADD instruction just before it and every ADD instruction (except the first ADD) is data-dependent on the MUL instruction just before it. The Speedup is defined as follows:\n\nSpeedup = Execution time without operand forwarding / Execution time with operand forwarding\n\nThe Speedup achieved in executing the given instruction sequence on the pipelined processor (rounded to 2 decimal places) is ____________.",
    "subject": "Section 3: Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Instruction pipelining, pipeline hazards",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2021 CS Set-2",
    "confidence": 1.0
  },
  {
    "year": 2021,
    "paper_code": "CS",
    "question_no": "CS-Q.55",
    "question_text": "Consider the following instruction sequence where registers R1, R2 and R3 are general purpose and MEMORY[X] denotes the content at the memory location X.\n[Table of instructions, semantics, and sizes]\nAssume that the content of the memory location 5000 is 10, and the content of the register R3 is 3000. The content of each of the memory locations from 3000 to 3010 is 50. The instruction sequence starts from the memory location 1000. All the numbers are in decimal format. Assume that the memory is byte addressable.\n\nAfter the execution of the program, the content of memory location 3010 is ____",
    "subject": "Computer Organization and Architecture",
    "chapter": "Machine instructions and addressing modes",
    "subtopic": "Machine instructions and addressing modes",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2021 CS Set-1",
    "confidence": 1
  },
  {
    "year": 2022,
    "paper_code": "CS",
    "question_no": "Q.17",
    "question_text": "Which one of the following facilitates transfer of bulk data from hard disk to main memory with the highest throughput?",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "I/O interface (interrupt and DMA mode)",
    "theoretical_practical": "theoretical",
    "marks": 1,
    "provenance": "GATE 2022 CS",
    "confidence": 1
  },
  {
    "year": 2022,
    "paper_code": "CS",
    "question_no": "Q.24",
    "question_text": "Let WB and WT be two set associative cache organizations that use LRU algorithm for cache block replacement. WB is a write back cache and WT is a write through cache. Which of the following statements is/are FALSE?\n\n(A) Each cache block in WB and WT has a dirty bit.\n(B) Every write hit in WB leads to a data transfer from cache to main memory.\n(C) Eviction of a block from WT will not lead to data transfer from cache to main memory.\n(D) A read miss in WB will never lead to eviction of a dirty block from WB.",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage",
    "theoretical_practical": "theoretical",
    "marks": 1,
    "provenance": "GATE 2022 CS",
    "confidence": 1
  },
  {
    "year": 2022,
    "paper_code": "CS",
    "question_no": "Q.33",
    "question_text": "A cache memory that has a hit rate of 0.8 has an access latency 10 ns and miss penalty 100 ns. An optimization is done on the cache to reduce the miss rate. However, the optimization results in an increase of cache access latency to 15 ns, whereas the miss penalty is not affected. The minimum hit rate (rounded off to two decimal places) needed after the optimization such that it should not increase the average memory access time is ___.",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2022 CS",
    "confidence": 1
  },
  {
    "year": 2022,
    "paper_code": "CS",
    "question_no": "Q.54",
    "question_text": "Consider a system with 2 KB direct mapped data cache with a block size of 64 bytes. The system has a physical address space of 64 KB and a word length of 16 bits. During the execution of a program, four data words P, Q, R, and S are accessed in that order 10 times (i.e., PQRSPQRS...). Hence, there are 40 accesses to data cache altogether. Assume that the data cache is initially empty and no other data words are accessed by the program. The addresses of the first bytes of P, Q, R, and S are 0xA248, 0xC28A, 0xCA8A, and 0xA262, respectively. For the execution of the above program, which of the following statements is/are TRUE with respect to the data cache?",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2022 CS",
    "confidence": 1
  },
  {
    "year": 2022,
    "paper_code": "CS",
    "question_no": "Q.61",
    "question_text": "A processor X1 operating at 2 GHz has a standard 5-stage RISC instruction pipeline having a base CPI (cycles per instruction) of one without any pipeline hazards. For a given program P that has 30% branch instructions, control hazards incur 2 cycles stall for every branch. A new version of the processor X2 operating at same clock frequency has an additional branch predictor unit (BPU) that completely eliminates stalls for correctly predicted branches. There is neither any savings nor any additional stalls for wrong predictions. There are no structural hazards and data hazards for X₁ and X₂. If the BPU has a prediction accuracy of 80%, the speed up (rounded off to two decimal places) obtained by X2 over X1 in executing P is ___.",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Instruction pipelining, pipeline hazards",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2022 CS",
    "confidence": 1
  },
  {
    "year": 2023,
    "paper_code": "CS",
    "question_no": "Q.33",
    "question_text": "Consider a 3-stage pipelined processor having a delay of 10 ns (nanoseconds), 20 ns, and 14 ns, for the first, second, and the third stages, respectively. Assume that there is no other delay and the processor does not suffer from any pipeline hazards. Also assume that one instruction is fetched every cycle. The total execution time for executing 100 instructions on this processor is _______ ns.",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Instruction pipelining, pipeline hazards",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE-2023-CS-Paper",
    "confidence": 1
  },
  {
    "year": 2023,
    "paper_code": "CS",
    "question_no": "Q.34",
    "question_text": "A keyboard connected to a computer is used at a rate of 1 keystroke per second. The computer system polls the keyboard every 10 ms (milli seconds) to check for a keystroke and consumes 100 μs (micro seconds) for each poll. If it is determined after polling that a key has been pressed, the system consumes an additional 200 μs to process the keystroke. Let T1 denote the fraction of a second spent in polling and processing a keystroke. In an alternative implementation, the system uses interrupts instead of polling. An interrupt is raised for every keystroke. It takes a total of 1 ms for servicing an interrupt and processing a keystroke. Let T2 denote the fraction of a second spent in servicing the interrupt and processing a keystroke. The ratio T1/T2 is _______. (Rounded off to one decimal place)",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "I/O interface (interrupt and DMA mode)",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE-2023-CS-Paper",
    "confidence": 1
  },
  {
    "year": 2023,
    "paper_code": "CS",
    "question_no": "Q.41",
    "question_text": "Consider the given C-code and its corresponding assembly code, with a few operands U1-U4 being unknown... Which one of the following options is a CORRECT replacement for operands in the position (U1, U2, U3, U4) in the above assembly code?",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Machine instructions and addressing modes",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE-2023-CS-Paper",
    "confidence": 1
  },
  {
    "year": 2023,
    "paper_code": "CS",
    "question_no": "Q.42",
    "question_text": "A 4 kilobyte (KB) byte-addressable memory is realized using four 1 KB memory blocks. Two input address lines (IA4 and IA3) are connected to the chip select (CS) port of these memory blocks through a decoder as shown in the figure... The input memory addresses (IA11-IA0), in decimal, for the starting locations (Addr=0) of each block (indicated as X1, X2, X3, X4 in the figure) are among the options given below. Which one of the following options is CORRECT?",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE-2023-CS-Paper",
    "confidence": 1
  },
  {
    "year": 2023,
    "paper_code": "CS",
    "question_no": "Q.64",
    "question_text": "An 8-way set associative cache of size 64 KB (1 KB = 1024 bytes) is used in a system with 32-bit address. The address is sub-divided into TAG, INDEX, and BLOCK OFFSET. The number of bits in the TAG is _______.",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE-2023-CS-Paper",
    "confidence": 1
  },
  {
    "year": 2024,
    "paper_code": "Computer Science and Information Technology Set 2 (CS2)",
    "question_no": "Q.11",
    "question_text": "Consider a computer with a 4 MHz processor. Its DMA controller can transfer 8 bytes in 1 cycle from a device to main memory through cycle stealing at regular intervals. Which one of the following is the data transfer rate (in bits per second) of the DMA controller if 1% of the processor cycles are used for DMA?\n\n(A) 2,56,000\n(B) 3,200\n(C) 25,60,000\n(D) 32,000",
    "subject": "Computer Organization and Architecture",
    "chapter": "Memory hierarchy: cache, main memory and secondary storage; I/O interface (interrupt and DMA mode).",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage; I/O interface (interrupt and DMA mode).",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE2024_CS2_IISc",
    "confidence": 1
  },
  {
    "year": 2024,
    "paper_code": "Computer Science and Information Technology Set 2 (CS2)",
    "question_no": "Q.31",
    "question_text": "An instruction format has the following structure: Instruction Number: Opcode destination reg, source reg-1, source reg-2. Consider the following sequence of instructions to be executed in a pipelined processor:\nI1: DIV R3, R1, R2\nI2: SUB R5, R3, R4\nI3: ADD R3, R5, R6\nI4: MUL R7, R3, R8\nWhich of the following statements is/are TRUE?\n\n(A) There is a RAW dependency on R3 between I1 and I2\n(B) There is a WAR dependency on R3 between I1 and I3\n(C) There is a RAW dependency on R3 between I2 and I3\n(D) There is a WAW dependency on R3 between I3 and I4",
    "subject": "Computer Organization and Architecture",
    "chapter": "Instruction pipelining, pipeline hazards.",
    "subtopic": "Instruction pipelining, pipeline hazards.",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE2024_CS2_IISc",
    "confidence": 1
  },
  {
    "year": 2024,
    "paper_code": "Computer Science and Information Technology Set 2 (CS2)",
    "question_no": "Q.53",
    "question_text": "Consider a disk with the following specifications: rotation speed of 6000 RPM, average seek time of 5 milliseconds, 500 sectors/track, 512-byte sectors. A file has content stored in 3000 sectors located randomly on the disk. Assuming average rotational latency, the total time (in seconds, rounded off to 2 decimal places) to read the entire file from the disk is ________",
    "subject": "Computer Organization and Architecture",
    "chapter": "Memory hierarchy: cache, main memory and secondary storage; I/O interface (interrupt and DMA mode).",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage; I/O interface (interrupt and DMA mode).",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE2024_CS2_IISc",
    "confidence": 1
  },
  {
    "year": 2024,
    "paper_code": "Computer Science and Information Technology Set 2 (CS2)",
    "question_no": "Q.57",
    "question_text": "A processor with 16 general purpose registers uses a 32-bit instruction format. The instruction format consists of an opcode field, an addressing mode field, two register operand fields, and a 16-bit scalar field. If 8 addressing modes are to be supported, the maximum number of unique opcodes possible for every addressing mode is ________",
    "subject": "Computer Organization and Architecture",
    "chapter": "Machine instructions and addressing modes.",
    "subtopic": "Machine instructions and addressing modes.",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE2024_CS2_IISc",
    "confidence": 1
  },
  {
    "year": 2024,
    "paper_code": "Computer Science and Information Technology Set 2 (CS2)",
    "question_no": "Q.58",
    "question_text": "A non-pipelined instruction execution unit operating at 2 GHz takes an average of 6 cycles to execute an instruction of a program P. The unit is then redesigned to operate on a 5-stage pipeline at 2 GHz. Assume that the ideal throughput of the pipelined unit is 1 instruction per cycle. In the execution of program P, 20% instructions incur an average of 2 cycles stall due to data hazards and 20% instructions incur an average of 3 cycles stall due to control hazards. The speedup (rounded off to one decimal place) obtained by the pipelined design over the non-pipelined design is ________",
    "subject": "Computer Organization and Architecture",
    "chapter": "Instruction pipelining, pipeline hazards.",
    "subtopic": "Instruction pipelining, pipeline hazards.",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE2024_CS2_IISc",
    "confidence": 1
  },
  {
    "year": 2024,
    "paper_code": "Computer Science and Information Technology Set 2 (CS2)",
    "question_no": "Q.61",
    "question_text": "A processor uses a 32-bit instruction format and supports byte-addressable memory access. The ISA of the processor has 150 distinct instructions. The instructions are equally divided into two types, namely R-type and I-type, whose formats are shown below. In the OPCODE, 1 bit is used to distinguish between I-type and R-type instructions and the remaining bits indicate the operation. The processor has 50 architectural registers, and all register fields in the instructions are of equal size. Let X be the number of bits used to encode the UNUSED field, Y be the number of bits used to encode the OPCODE field, and Z be the number of bits used to encode the immediate value/address field. The value of X + 2Y + Z is ________",
    "subject": "Computer Organization and Architecture",
    "chapter": "Machine instructions and addressing modes.",
    "subtopic": "Machine instructions and addressing modes.",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE2024_CS2_IISc",
    "confidence": 1
  },
  {
    "year": 2025,
    "paper_code": "CS1",
    "question_no": "Q.11",
    "question_text": "Suppose a program is running on a non-pipelined single processor computer system. The computer is connected to an external device that can interrupt the processor asynchronously. The processor needs to execute the interrupt service routine (ISR) to serve this interrupt. The following steps (not necessarily in order) are taken by the processor when the interrupt arrives:\n(i) The processor saves the content of the program counter.\n(ii) The program counter is loaded with the start address of the ISR.\n(iii) The processor finishes the present instruction.\nWhich ONE of the following is the CORRECT sequence of steps?",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "I/O interface (interrupt and DMA mode)",
    "theoretical_practical": "theoretical",
    "marks": 1,
    "provenance": "GATE 2025 CS1 Paper",
    "confidence": 1
  },
  {
    "year": 2025,
    "paper_code": "CS1",
    "question_no": "Q.27",
    "question_text": "A partial data path of a processor is given in the figure, where RA, RB, and RZ are 32-bit registers. Which option(s) is/are CORRECT related to arithmetic operations using the data path as shown?",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "ALU, data-path and control unit",
    "theoretical_practical": "practical",
    "marks": 1,
    "provenance": "GATE 2025 CS1 Paper",
    "confidence": 1
  },
  {
    "year": 2025,
    "paper_code": "CS1",
    "question_no": "Q.36",
    "question_text": "Consider a memory system with 1M bytes of main memory and 16K bytes of cache memory. Assume that the processor generates 20-bit memory address, and the cache block size is 16 bytes. If the cache uses direct mapping, how many bits will be required to store all the tag values? [Assume memory is byte addressable, 1K=2^10, 1M=2^20.]",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2025 CS1 Paper",
    "confidence": 1
  },
  {
    "year": 2025,
    "paper_code": "CS1",
    "question_no": "Q.37",
    "question_text": "A processor has 64 general-purpose registers and 50 distinct instruction types. An instruction is encoded in 32-bits. What is the maximum number of bits that can be used to store the immediate operand for the given instruction? ADD R1, #25 // R1 = R1 + 25",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Machine instructions and addressing modes",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2025 CS1 Paper",
    "confidence": 1
  },
  {
    "year": 2025,
    "paper_code": "CS1",
    "question_no": "Q.53",
    "question_text": "A computer has a memory hierarchy consisting of two-level cache (L1 and L2) and a main memory. If the processor needs to access data from memory, it first looks into L1 cache. If the data is not found in L1 cache, it goes to L2 cache. If it fails to get the data from L2 cache, it goes to main memory, where the data is definitely available. Hit rates and access times of various memory units are shown in the figure. The average memory access time in nanoseconds (ns) is ______. (rounded off to two decimal places)\nL1 cache: Hit rate=95%, Access time = 10 ns\nL2 cache: Hit rate=85%, Access time (including L1 cache miss penalty) = 20 ns\nMain Memory: Access time (including L1 and L2 cache miss penalty) = 200 ns",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2025 CS1 Paper",
    "confidence": 1
  },
  {
    "year": 2025,
    "paper_code": "CS2",
    "question_no": "Q.28",
    "question_text": "Which of the following is/are part of an Instruction Set Architecture of a processor?\n\n(A) The size of the cache memory\n(B) The clock frequency of the processor\n(C) The number of cache memory levels\n(D) The total number of registers",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Machine instructions and addressing modes",
    "theoretical_practical": "theoretical",
    "marks": 1,
    "provenance": "GATE 2025 Mock",
    "confidence": 1
  },
  {
    "year": 2025,
    "paper_code": "CS2",
    "question_no": "Q.39",
    "question_text": "For a direct-mapped cache, 4 bits are used for the tag field and 12 bits are used to index into a cache block. The size of each cache block is one byte. Assume that there is no other information stored for each cache block. Which ONE of the following is the CORRECT option for the sizes of the main memory and the cache memory in this system (byte addressable), respectively?",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2025 Mock",
    "confidence": 1
  },
  {
    "year": 2025,
    "paper_code": "CS2",
    "question_no": "Q.55",
    "question_text": "Given a computing system with two levels of cache (L1 and L2) and a main memory. The first level (L1) cache access time is 1 nanosecond (ns) and the “hit rate\" for L1 cache is 90% while the processor is accessing the data from L1 cache. Whereas, for the second level (L2) cache, the “hit rate\" is 80% and the \"miss penalty\" for transferring data from L2 cache to L1 cache is 10 ns. The “miss penalty\" for the data to be transferred from main memory to L2 cache is 100 ns.\n\nThen the average memory access time in this system in nanoseconds is __________.\n(rounded off to one decimal place)",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Memory hierarchy: cache, main memory and secondary storage",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2025 Mock",
    "confidence": 1
  },
  {
    "year": 2025,
    "paper_code": "CS2",
    "question_no": "Q.56",
    "question_text": "A 5-stage instruction pipeline has stage delays of 180, 250, 150, 170, and 250, respectively, in nanoseconds. The delay of an inter-stage latch is 10 nanoseconds. Assume that there are no pipeline stalls due to branches and other hazards. The time taken to process 1000 instructions in microseconds is __________.\n(rounded off to two decimal places)",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "Instruction pipelining, pipeline hazards",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2025 Mock",
    "confidence": 1
  },
  {
    "year": 2025,
    "paper_code": "CS2",
    "question_no": "Q.61",
    "question_text": "An application executes 6.4 × 10⁸ number of instructions in 6.3 seconds. There are four types of instructions, the details of which are given in the table. The duration of a clock cycle in nanoseconds is __________.\n(rounded off to one decimal place)\n\n| Instruction type | Clock cycles required per instruction (CPI) | Number of instructions executed |\n|---|---|---|\n| Branch | 2 | 2.25 × 10⁸ |\n| Load | 5 | 1.20 × 10⁸ |\n| Store | 4 | 1.65 × 10⁸ |\n| Arithmetic | 3 | 1.30 × 10⁸ |",
    "subject": "Computer Organization and Architecture",
    "chapter": "Computer Organization and Architecture",
    "subtopic": "ALU, data-path and control unit",
    "theoretical_practical": "practical",
    "marks": 2,
    "provenance": "GATE 2025 Mock",
    "confidence": 0.9
  }
]