[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   9758       tick       2810121       1296240       1247112       2810121 
      2   9758       tick       4309171       2102769       2079674       4309171 
      3   9758       tick       4307164       2101782       2082695       4307164 
      4   9758       tick       4302754       2099541       2083268       4302754 
      5   9758       tick       4298554       2096128       2074690       4298554 
      6   9758       tick       4302800       2098759       2083261       4302800 
      7   9758       tick       4303472       2099073       2083777       4303472 
      8   9758       tick       4305818       2101042       2082665       4305818 
      9   9758       tick       4303433       2099804       2084195       4303433 
     10   9758       tick       4304598       2099510       2082042       4304598 
     11   9758       tick       4312077       2103825       2078989       4312077 
     12   9758       tick       4312944       2104152       2079864       4312944 
     13   9758       tick       4307322       2101022       2081471       4307322 
     14   9758       tick       4305408       2100500       2082314       4305408 
     15   9758       tick       4302042       2098926       2082177       4302042 
     16   9758       tick       4304744       2099499       2083905       4304744 
     17   9758       tick       4304082       2100160       2085105       4304082 
     18   9758       tick       4310885       2103450       2079760       4310885 
     19   9758       tick       4302276       2098127       2081855       4302276 
     20   9758       exit       1692789        825214        817761       1692789 
