Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Jul  4 17:35:45 2023
| Host         : LiweX-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file alu_uart_interface_control_sets_placed.rpt
| Design       : alu_uart_interface
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              36 |           14 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                        |                         Enable Signal                        |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  opcode__0                                                 |                                                              | uart_instance/fifo_rx_unit/empty_reg_reg_0 |                1 |              1 |         1.00 |
|  rd_signal__0                                              |                                                              | uart_instance/fifo_rx_unit/empty_reg_reg_0 |                1 |              1 |         1.00 |
|  uart_instance/fifo_rx_unit/E[0]                           |                                                              |                                            |                1 |              3 |         3.00 |
|  i_clock_IBUF_BUFG                                         | uart_instance/uart_rx_unit/s_next                            | i_reset_IBUF                               |                2 |              4 |         2.00 |
|  i_clock_IBUF_BUFG                                         | uart_instance/uart_tx_unit/s_next                            | i_reset_IBUF                               |                1 |              4 |         4.00 |
|  uart_instance/fifo_rx_unit/FSM_onehot_state_reg_reg[1][0] |                                                              |                                            |                3 |              8 |         2.67 |
|  uart_instance/fifo_rx_unit/FSM_onehot_state_reg_reg[0][0] |                                                              |                                            |                3 |              8 |         2.67 |
|  i_clock_IBUF_BUFG                                         | uart_instance/uart_rx_unit/b_next                            | i_reset_IBUF                               |                1 |              8 |         8.00 |
|  i_clock_IBUF_BUFG                                         | uart_instance/uart_tx_unit/b_next_0                          | i_reset_IBUF                               |                2 |              8 |         4.00 |
|  i_clock_IBUF_BUFG                                         | uart_instance/fifo_tx_unit/wr_en                             |                                            |                2 |             12 |         6.00 |
|  i_clock_IBUF_BUFG                                         | uart_instance/uart_rx_unit/FSM_sequential_state_reg_reg[0]_0 |                                            |                2 |             12 |         6.00 |
|  uart_instance/fifo_rx_unit/FSM_onehot_state_reg_reg[2][0] |                                                              |                                            |                6 |             16 |         2.67 |
|  i_clock_IBUF_BUFG                                         |                                                              | i_reset_IBUF                               |               12 |             34 |         2.83 |
+------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+


