/* verilator lint_off PINMISSING */
/* verilator lint_off CASEX */
/* verilator lint_off CASEOVERLAP */
// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="MLP0_MLP0,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvc1902-vsva2197-2MP-e-S,HLS_INPUT_CLOCK=2.500000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=3.022000,HLS_SYN_LAT=56462,HLS_SYN_TPT=56463,HLS_SYN_MEM=78,HLS_SYN_DSP=0,HLS_SYN_FF=15347,HLS_SYN_LUT=28766,HLS_VERSION=2023_2}" *)

module MLP0 (
        i_stream_TDATA,
        o_stream_TDATA,
        ap_clk,
        ap_rst_n,
        i_stream_TVALID,
        i_stream_TREADY,
        o_stream_TVALID,
        o_stream_TREADY,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [31:0] i_stream_TDATA;
output  [31:0] o_stream_TDATA;
input   ap_clk;
input   ap_rst_n;
input   i_stream_TVALID;
output   i_stream_TREADY;
output   o_stream_TVALID;
input   o_stream_TREADY;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire   [31:0] do_mlp_U0_o_stream_TDATA;
 reg    ap_rst_n_inv;
wire    do_mlp_U0_i_stream_TREADY;
wire    do_mlp_U0_ap_start;
wire    do_mlp_U0_o_stream_TVALID;
wire    do_mlp_U0_ap_done;
wire    do_mlp_U0_ap_ready;
wire    do_mlp_U0_ap_idle;
wire    do_mlp_U0_ap_continue;

MLP0_do_mlp do_mlp_U0(
    .i_stream_TDATA(i_stream_TDATA),
    .o_stream_TDATA(do_mlp_U0_o_stream_TDATA),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .i_stream_TVALID(i_stream_TVALID),
    .i_stream_TREADY(do_mlp_U0_i_stream_TREADY),
    .ap_start(do_mlp_U0_ap_start),
    .o_stream_TVALID(do_mlp_U0_o_stream_TVALID),
    .o_stream_TREADY(o_stream_TREADY),
    .ap_done(do_mlp_U0_ap_done),
    .ap_ready(do_mlp_U0_ap_ready),
    .ap_idle(do_mlp_U0_ap_idle),
    .ap_continue(do_mlp_U0_ap_continue)
);

assign ap_done = do_mlp_U0_ap_done;

assign ap_idle = do_mlp_U0_ap_idle;

assign ap_ready = do_mlp_U0_ap_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign do_mlp_U0_ap_continue = ap_continue;

assign do_mlp_U0_ap_start = ap_start;

assign i_stream_TREADY = do_mlp_U0_i_stream_TREADY;

assign o_stream_TDATA = do_mlp_U0_o_stream_TDATA;

assign o_stream_TVALID = do_mlp_U0_o_stream_TVALID;

endmodule //MLP0
// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module MLP0_do_adapt (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        ge_sm_dout,
        ge_sm_num_data_valid,
        ge_sm_fifo_cap,
        ge_sm_empty_n,
        ge_sm_read,
        adpt_sm_din,
        adpt_sm_num_data_valid,
        adpt_sm_fifo_cap,
        adpt_sm_full_n,
        adpt_sm_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [11:0] ge_sm_dout;
input  [2:0] ge_sm_num_data_valid;
input  [2:0] ge_sm_fifo_cap;
input   ge_sm_empty_n;
output   ge_sm_read;
output  [143:0] adpt_sm_din;
input  [5:0] adpt_sm_num_data_valid;
input  [5:0] adpt_sm_fifo_cap;
input   adpt_sm_full_n;
output   adpt_sm_write;
output   start_out;
output   start_write;

reg ap_idle;
reg ge_sm_read;
reg adpt_sm_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    internal_ap_ready;
wire   [0:0] icmp_ln78_fu_853_p2;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln83_3_reg_2782;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    ge_sm_blk_n;
wire    ap_block_pp0_stage0;
reg    adpt_sm_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln79_fu_859_p2;
reg   [0:0] icmp_ln79_reg_2673;
wire   [2:0] trunc_ln86_fu_867_p1;
reg   [2:0] trunc_ln86_reg_2679;
reg   [2:0] trunc_ln86_1_reg_2685;
reg   [2:0] trunc_ln86_2_reg_2691;
reg   [2:0] trunc_ln86_3_reg_2697;
reg   [5:0] tmp_reg_2703;
reg   [5:0] tmp_reg_2703_pp0_iter1_reg;
wire   [5:0] trunc_ln100_fu_911_p1;
reg   [5:0] trunc_ln100_reg_2708;
reg   [5:0] trunc_ln100_reg_2708_pp0_iter1_reg;
reg   [2:0] p_0_0_0_0_0_0273_load_reg_2713;
reg   [2:0] p_0_0_1_0_0_0275_load_reg_2718;
reg   [2:0] p_0_0_2_0_0_0317_load_reg_2723;
wire   [0:0] or_ln79_fu_1000_p2;
reg   [0:0] or_ln79_reg_2728;
wire   [2:0] select_ln79_fu_1005_p3;
reg   [2:0] select_ln79_reg_2775;
wire   [0:0] icmp_ln83_3_fu_1027_p2;
reg   [3:0] t_fu_70;
wire   [3:0] t_6_fu_1019_p3;
wire    ap_loop_init;
reg    ap_loop_init_pp0_iter1_reg;
reg   [3:0] ap_sig_allocacmp_t_load;
reg   [2:0] p_0_0_01_2233_fu_74;
wire   [2:0] select_ln79_65_fu_1602_p3;
reg    ap_loop_init_pp0_iter2_reg;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_2233_load;
reg   [2:0] p_0_0_01_3235_fu_78;
wire   [2:0] select_ln79_64_fu_1595_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_3235_load;
reg   [2:0] p_0_0_01_4237_fu_82;
wire   [2:0] select_ln79_63_fu_1588_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_4237_load;
reg   [2:0] p_0_0_01_5239_fu_86;
wire   [2:0] select_ln79_62_fu_1581_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_5239_load;
reg   [2:0] p_0_0_01_6241_fu_90;
wire   [2:0] select_ln79_61_fu_1574_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_6241_load;
reg   [2:0] p_0_0_01_7243_fu_94;
wire   [2:0] select_ln79_60_fu_1567_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_7243_load;
reg   [2:0] p_0_0_01_8245_fu_98;
wire   [2:0] select_ln79_59_fu_1560_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_8245_load;
reg   [2:0] p_0_0_01_9247_fu_102;
wire   [2:0] select_ln79_58_fu_1553_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_9247_load;
reg   [2:0] p_0_0_01_10249_fu_106;
wire   [2:0] select_ln79_57_fu_1546_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_10249_load;
reg   [2:0] p_0_0_01_11251_fu_110;
wire   [2:0] select_ln79_56_fu_1539_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_11251_load;
reg   [2:0] p_0_0_01_12253_fu_114;
wire   [2:0] select_ln79_55_fu_1532_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_12253_load;
reg   [2:0] p_0_0_01_13255_fu_118;
wire   [2:0] select_ln79_54_fu_1525_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_13255_load;
reg   [2:0] p_0_0_01_14257_fu_122;
wire   [2:0] select_ln79_53_fu_1518_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_14257_load;
reg   [2:0] p_0_0_01_15259_fu_126;
wire   [2:0] select_ln79_52_fu_1511_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_15259_load;
reg   [2:0] p_0_0_01_16261_fu_130;
wire   [2:0] select_ln79_51_fu_1504_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_16261_load;
reg   [2:0] p_0_0_01_17263_fu_134;
wire   [2:0] select_ln79_50_fu_1497_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_17263_load;
reg   [2:0] p_0_0_01_18265_fu_138;
wire   [2:0] select_ln79_49_fu_1490_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_18265_load;
reg   [2:0] p_0_0_01_19267_fu_142;
wire   [2:0] select_ln79_48_fu_1483_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_19267_load;
reg   [2:0] p_0_0_01_20269_fu_146;
wire   [2:0] select_ln79_47_fu_1477_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_20269_load;
reg   [2:0] p_0_0_01_21271_fu_150;
wire   [2:0] select_ln79_46_fu_1471_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_21271_load;
reg   [2:0] p_0_0_0_0_0_0273_fu_154;
reg   [2:0] ap_sig_allocacmp_p_0_0_0_0_0_0273_load;
reg   [2:0] p_0_0_1_0_0_0275_fu_158;
reg   [2:0] ap_sig_allocacmp_p_0_0_1_0_0_0275_load;
reg   [2:0] p_0_0_01_1_2277_fu_162;
wire   [2:0] select_ln79_43_fu_1450_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_1_2277_load;
reg   [2:0] p_0_0_01_1_3279_fu_166;
wire   [2:0] select_ln79_42_fu_1443_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_1_3279_load;
reg   [2:0] p_0_0_01_1_4281_fu_170;
wire   [2:0] select_ln79_41_fu_1436_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_1_4281_load;
reg   [2:0] p_0_0_01_1_5283_fu_174;
wire   [2:0] select_ln79_40_fu_1429_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_1_5283_load;
reg   [2:0] p_0_0_01_1_6285_fu_178;
wire   [2:0] select_ln79_39_fu_1422_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_1_6285_load;
reg   [2:0] p_0_0_01_1_7287_fu_182;
wire   [2:0] select_ln79_38_fu_1415_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_1_7287_load;
reg   [2:0] p_0_0_01_1_8289_fu_186;
wire   [2:0] select_ln79_37_fu_1408_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_1_8289_load;
reg   [2:0] p_0_0_01_1_9291_fu_190;
wire   [2:0] select_ln79_36_fu_1401_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_1_9291_load;
reg   [2:0] p_0_0_01_1_10293_fu_194;
wire   [2:0] select_ln79_35_fu_1394_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_1_10293_load;
reg   [2:0] p_0_0_01_1_11295_fu_198;
wire   [2:0] select_ln79_34_fu_1387_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_1_11295_load;
reg   [2:0] p_0_0_01_1_12297_fu_202;
wire   [2:0] select_ln79_33_fu_1380_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_1_12297_load;
reg   [2:0] p_0_0_01_1_13299_fu_206;
wire   [2:0] select_ln79_32_fu_1373_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_1_13299_load;
reg   [2:0] p_0_0_01_1_14301_fu_210;
wire   [2:0] select_ln79_31_fu_1366_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_1_14301_load;
reg   [2:0] p_0_0_01_1_15303_fu_214;
wire   [2:0] select_ln79_30_fu_1359_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_1_15303_load;
reg   [2:0] p_0_0_01_1_16305_fu_218;
wire   [2:0] select_ln79_29_fu_1352_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_1_16305_load;
reg   [2:0] p_0_0_01_1_17307_fu_222;
wire   [2:0] select_ln79_28_fu_1345_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_1_17307_load;
reg   [2:0] p_0_0_01_1_18309_fu_226;
wire   [2:0] select_ln79_27_fu_1338_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_1_18309_load;
reg   [2:0] p_0_0_01_1_19311_fu_230;
wire   [2:0] select_ln79_26_fu_1331_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_1_19311_load;
reg   [2:0] p_0_0_01_1_20313_fu_234;
wire   [2:0] select_ln79_25_fu_1325_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_1_20313_load;
reg   [2:0] p_0_0_01_1_21315_fu_238;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_1_21315_load;
reg   [2:0] p_0_0_2_0_0_0317_fu_242;
reg   [2:0] ap_sig_allocacmp_p_0_0_2_0_0_0317_load;
reg   [2:0] p_0_0_3_0_0_0319_fu_246;
reg   [2:0] ap_sig_allocacmp_p_0_0_3_0_0_0319_load;
reg   [9:0] indvar_flatten_fu_250;
wire   [9:0] select_ln79_68_fu_921_p3;
reg   [9:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [15:0] indvar_flatten58_fu_254;
wire   [15:0] add_ln78_fu_847_p2;
reg   [15:0] ap_sig_allocacmp_indvar_flatten58_load;
reg    ap_block_pp0_stage0_01001;
wire   [9:0] add_ln79_fu_915_p2;
wire   [0:0] icmp_ln83_fu_988_p2;
wire   [0:0] xor_ln78_fu_983_p2;
wire   [0:0] and_ln78_fu_994_p2;
wire   [3:0] add_ln83_fu_1013_p2;
wire   [2:0] select_ln79_44_fu_1457_p3;
wire   [2:0] select_ln79_45_fu_1464_p3;
wire   [2:0] select_ln79_66_fu_1609_p3;
wire   [2:0] select_ln79_67_fu_1616_p3;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_461;
reg    ap_condition_272;
wire    ap_ce_reg;

// power-on initialization
initial begin
//#0 start_once_reg = 1'b0;
//#0 ap_CS_fsm = 1'd1;
//#0 ap_enable_reg_pp0_iter1 = 1'b0;
//#0 ap_enable_reg_pp0_iter2 = 1'b0;
//#0 ap_done_reg = 1'b0;
//#0 t_fu_70 = 4'd0;
//#0 p_0_0_01_2233_fu_74 = 3'd0;
//#0 p_0_0_01_3235_fu_78 = 3'd0;
//#0 p_0_0_01_4237_fu_82 = 3'd0;
//#0 p_0_0_01_5239_fu_86 = 3'd0;
//#0 p_0_0_01_6241_fu_90 = 3'd0;
//#0 p_0_0_01_7243_fu_94 = 3'd0;
//#0 p_0_0_01_8245_fu_98 = 3'd0;
//#0 p_0_0_01_9247_fu_102 = 3'd0;
//#0 p_0_0_01_10249_fu_106 = 3'd0;
//#0 p_0_0_01_11251_fu_110 = 3'd0;
//#0 p_0_0_01_12253_fu_114 = 3'd0;
//#0 p_0_0_01_13255_fu_118 = 3'd0;
//#0 p_0_0_01_14257_fu_122 = 3'd0;
//#0 p_0_0_01_15259_fu_126 = 3'd0;
//#0 p_0_0_01_16261_fu_130 = 3'd0;
//#0 p_0_0_01_17263_fu_134 = 3'd0;
//#0 p_0_0_01_18265_fu_138 = 3'd0;
//#0 p_0_0_01_19267_fu_142 = 3'd0;
//#0 p_0_0_01_20269_fu_146 = 3'd0;
//#0 p_0_0_01_21271_fu_150 = 3'd0;
//#0 p_0_0_0_0_0_0273_fu_154 = 3'd0;
//#0 p_0_0_1_0_0_0275_fu_158 = 3'd0;
//#0 p_0_0_01_1_2277_fu_162 = 3'd0;
//#0 p_0_0_01_1_3279_fu_166 = 3'd0;
//#0 p_0_0_01_1_4281_fu_170 = 3'd0;
//#0 p_0_0_01_1_5283_fu_174 = 3'd0;
//#0 p_0_0_01_1_6285_fu_178 = 3'd0;
//#0 p_0_0_01_1_7287_fu_182 = 3'd0;
//#0 p_0_0_01_1_8289_fu_186 = 3'd0;
//#0 p_0_0_01_1_9291_fu_190 = 3'd0;
//#0 p_0_0_01_1_10293_fu_194 = 3'd0;
//#0 p_0_0_01_1_11295_fu_198 = 3'd0;
//#0 p_0_0_01_1_12297_fu_202 = 3'd0;
//#0 p_0_0_01_1_13299_fu_206 = 3'd0;
//#0 p_0_0_01_1_14301_fu_210 = 3'd0;
//#0 p_0_0_01_1_15303_fu_214 = 3'd0;
//#0 p_0_0_01_1_16305_fu_218 = 3'd0;
//#0 p_0_0_01_1_17307_fu_222 = 3'd0;
//#0 p_0_0_01_1_18309_fu_226 = 3'd0;
//#0 p_0_0_01_1_19311_fu_230 = 3'd0;
//#0 p_0_0_01_1_20313_fu_234 = 3'd0;
//#0 p_0_0_01_1_21315_fu_238 = 3'd0;
//#0 p_0_0_2_0_0_0317_fu_242 = 3'd0;
//#0 p_0_0_3_0_0_0319_fu_246 = 3'd0;
//#0 indvar_flatten_fu_250 = 10'd0;
//#0 indvar_flatten58_fu_254 = 16'd0;
end

MLP0_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_461)) begin
        if ((icmp_ln78_fu_853_p2 == 1'd0)) begin
            indvar_flatten58_fu_254 <= add_ln78_fu_847_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten58_fu_254 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_461)) begin
        if ((icmp_ln78_fu_853_p2 == 1'd0)) begin
            indvar_flatten_fu_250 <= select_ln79_68_fu_921_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_250 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_0_0_01_10249_fu_106 <= select_ln79_57_fu_1546_p3;
    end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_11251_fu_110 <= select_ln79_56_fu_1539_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_12253_fu_114 <= select_ln79_55_fu_1532_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_13255_fu_118 <= select_ln79_54_fu_1525_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_14257_fu_122 <= select_ln79_53_fu_1518_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_15259_fu_126 <= select_ln79_52_fu_1511_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_16261_fu_130 <= select_ln79_51_fu_1504_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_17263_fu_134 <= select_ln79_50_fu_1497_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_18265_fu_138 <= select_ln79_49_fu_1490_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_19267_fu_142 <= select_ln79_48_fu_1483_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_1_10293_fu_194 <= select_ln79_35_fu_1394_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_1_11295_fu_198 <= select_ln79_34_fu_1387_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_1_12297_fu_202 <= select_ln79_33_fu_1380_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_1_13299_fu_206 <= select_ln79_32_fu_1373_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_1_14301_fu_210 <= select_ln79_31_fu_1366_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_1_15303_fu_214 <= select_ln79_30_fu_1359_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_1_16305_fu_218 <= select_ln79_29_fu_1352_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_1_17307_fu_222 <= select_ln79_28_fu_1345_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_1_18309_fu_226 <= select_ln79_27_fu_1338_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_1_19311_fu_230 <= select_ln79_26_fu_1331_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_1_20313_fu_234 <= select_ln79_25_fu_1325_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_1_21315_fu_238 <= select_ln79_reg_2775;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_1_2277_fu_162 <= select_ln79_43_fu_1450_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_1_3279_fu_166 <= select_ln79_42_fu_1443_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_1_4281_fu_170 <= select_ln79_41_fu_1436_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_1_5283_fu_174 <= select_ln79_40_fu_1429_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_1_6285_fu_178 <= select_ln79_39_fu_1422_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_1_7287_fu_182 <= select_ln79_38_fu_1415_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_1_8289_fu_186 <= select_ln79_37_fu_1408_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_1_9291_fu_190 <= select_ln79_36_fu_1401_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_20269_fu_146 <= select_ln79_47_fu_1477_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_21271_fu_150 <= select_ln79_46_fu_1471_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_2233_fu_74 <= select_ln79_65_fu_1602_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_3235_fu_78 <= select_ln79_64_fu_1595_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_4237_fu_82 <= select_ln79_63_fu_1588_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_5239_fu_86 <= select_ln79_62_fu_1581_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_6241_fu_90 <= select_ln79_61_fu_1574_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_7243_fu_94 <= select_ln79_60_fu_1567_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_8245_fu_98 <= select_ln79_59_fu_1560_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_9247_fu_102 <= select_ln79_58_fu_1553_p3;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_272)) begin
    p_0_0_0_0_0_0273_fu_154 <= trunc_ln86_reg_2679;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_272)) begin
    p_0_0_1_0_0_0275_fu_158 <= trunc_ln86_1_reg_2685;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_272)) begin
    p_0_0_2_0_0_0317_fu_242 <= trunc_ln86_2_reg_2691;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_272)) begin
    p_0_0_3_0_0_0319_fu_246 <= trunc_ln86_3_reg_2697;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_272)) begin
    t_fu_70 <= t_6_fu_1019_p3;
end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_init_pp0_iter1_reg <= ap_loop_init;
        ap_loop_init_pp0_iter2_reg <= ap_loop_init_pp0_iter1_reg;
        icmp_ln79_reg_2673 <= icmp_ln79_fu_859_p2;
        icmp_ln83_3_reg_2782 <= icmp_ln83_3_fu_1027_p2;
        or_ln79_reg_2728 <= or_ln79_fu_1000_p2;
        p_0_0_0_0_0_0273_load_reg_2713 <= ap_sig_allocacmp_p_0_0_0_0_0_0273_load;
        p_0_0_1_0_0_0275_load_reg_2718 <= ap_sig_allocacmp_p_0_0_1_0_0_0275_load;
        p_0_0_2_0_0_0317_load_reg_2723 <= ap_sig_allocacmp_p_0_0_2_0_0_0317_load;
        select_ln79_reg_2775 <= select_ln79_fu_1005_p3;
        tmp_reg_2703 <= {{ge_sm_dout[11:6]}};
        tmp_reg_2703_pp0_iter1_reg <= tmp_reg_2703;
        trunc_ln100_reg_2708 <= trunc_ln100_fu_911_p1;
        trunc_ln100_reg_2708_pp0_iter1_reg <= trunc_ln100_reg_2708;
        trunc_ln86_1_reg_2685 <= {{ge_sm_dout[5:3]}};
        trunc_ln86_2_reg_2691 <= {{ge_sm_dout[8:6]}};
        trunc_ln86_3_reg_2697 <= {{ge_sm_dout[11:9]}};
        trunc_ln86_reg_2679 <= trunc_ln86_fu_867_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln83_3_reg_2782 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        adpt_sm_blk_n = adpt_sm_full_n;
    end else begin
        adpt_sm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln83_3_reg_2782 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        adpt_sm_write = 1'b1;
    end else begin
        adpt_sm_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln78_fu_853_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten58_load = 16'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten58_load = indvar_flatten58_fu_254;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_250;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_10249_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_10249_load = p_0_0_01_10249_fu_106;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_11251_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_11251_load = p_0_0_01_11251_fu_110;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_12253_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_12253_load = p_0_0_01_12253_fu_114;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_13255_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_13255_load = p_0_0_01_13255_fu_118;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_14257_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_14257_load = p_0_0_01_14257_fu_122;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_15259_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_15259_load = p_0_0_01_15259_fu_126;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_16261_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_16261_load = p_0_0_01_16261_fu_130;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_17263_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_17263_load = p_0_0_01_17263_fu_134;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_18265_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_18265_load = p_0_0_01_18265_fu_138;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_19267_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_19267_load = p_0_0_01_19267_fu_142;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_1_10293_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_1_10293_load = p_0_0_01_1_10293_fu_194;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_1_11295_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_1_11295_load = p_0_0_01_1_11295_fu_198;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_1_12297_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_1_12297_load = p_0_0_01_1_12297_fu_202;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_1_13299_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_1_13299_load = p_0_0_01_1_13299_fu_206;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_1_14301_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_1_14301_load = p_0_0_01_1_14301_fu_210;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_1_15303_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_1_15303_load = p_0_0_01_1_15303_fu_214;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_1_16305_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_1_16305_load = p_0_0_01_1_16305_fu_218;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_1_17307_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_1_17307_load = p_0_0_01_1_17307_fu_222;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_1_18309_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_1_18309_load = p_0_0_01_1_18309_fu_226;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_1_19311_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_1_19311_load = p_0_0_01_1_19311_fu_230;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_1_20313_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_1_20313_load = p_0_0_01_1_20313_fu_234;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_1_21315_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_1_21315_load = p_0_0_01_1_21315_fu_238;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_1_2277_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_1_2277_load = p_0_0_01_1_2277_fu_162;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_1_3279_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_1_3279_load = p_0_0_01_1_3279_fu_166;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_1_4281_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_1_4281_load = p_0_0_01_1_4281_fu_170;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_1_5283_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_1_5283_load = p_0_0_01_1_5283_fu_174;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_1_6285_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_1_6285_load = p_0_0_01_1_6285_fu_178;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_1_7287_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_1_7287_load = p_0_0_01_1_7287_fu_182;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_1_8289_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_1_8289_load = p_0_0_01_1_8289_fu_186;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_1_9291_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_1_9291_load = p_0_0_01_1_9291_fu_190;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_20269_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_20269_load = p_0_0_01_20269_fu_146;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_21271_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_21271_load = p_0_0_01_21271_fu_150;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_2233_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_2233_load = p_0_0_01_2233_fu_74;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_3235_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_3235_load = p_0_0_01_3235_fu_78;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_4237_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_4237_load = p_0_0_01_4237_fu_82;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_5239_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_5239_load = p_0_0_01_5239_fu_86;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_6241_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_6241_load = p_0_0_01_6241_fu_90;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_7243_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_7243_load = p_0_0_01_7243_fu_94;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_8245_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_8245_load = p_0_0_01_8245_fu_98;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_9247_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_9247_load = p_0_0_01_9247_fu_102;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_p_0_0_0_0_0_0273_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_0_0_0_0273_load = p_0_0_0_0_0_0273_fu_154;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_p_0_0_1_0_0_0275_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_1_0_0_0275_load = p_0_0_1_0_0_0275_fu_158;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_p_0_0_2_0_0_0317_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_2_0_0_0317_load = p_0_0_2_0_0_0317_fu_242;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_p_0_0_3_0_0_0319_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_3_0_0_0319_load = p_0_0_3_0_0_0319_fu_246;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_t_load = 4'd0;
    end else begin
        ap_sig_allocacmp_t_load = t_fu_70;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (icmp_ln78_fu_853_p2 == 1'd0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ge_sm_blk_n = ge_sm_empty_n;
    end else begin
        ge_sm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln78_fu_853_p2 == 1'd0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ge_sm_read = 1'b1;
    end else begin
        ge_sm_read = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln78_fu_847_p2 = (ap_sig_allocacmp_indvar_flatten58_load + 16'd1);

assign add_ln79_fu_915_p2 = (ap_sig_allocacmp_indvar_flatten_load + 10'd1);

assign add_ln83_fu_1013_p2 = (ap_sig_allocacmp_t_load + 4'd1);

assign adpt_sm_din = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_reg_2703_pp0_iter1_reg}, {select_ln79_reg_2775}}, {select_ln79_25_fu_1325_p3}}, {select_ln79_26_fu_1331_p3}}, {select_ln79_27_fu_1338_p3}}, {select_ln79_28_fu_1345_p3}}, {select_ln79_29_fu_1352_p3}}, {select_ln79_30_fu_1359_p3}}, {select_ln79_31_fu_1366_p3}}, {select_ln79_32_fu_1373_p3}}, {select_ln79_33_fu_1380_p3}}, {select_ln79_34_fu_1387_p3}}, {select_ln79_35_fu_1394_p3}}, {select_ln79_36_fu_1401_p3}}, {select_ln79_37_fu_1408_p3}}, {select_ln79_38_fu_1415_p3}}, {select_ln79_39_fu_1422_p3}}, {select_ln79_40_fu_1429_p3}}, {select_ln79_41_fu_1436_p3}}, {select_ln79_42_fu_1443_p3}}, {select_ln79_43_fu_1450_p3}}, {select_ln79_44_fu_1457_p3}}, {select_ln79_45_fu_1464_p3}}, {trunc_ln100_reg_2708_pp0_iter1_reg}}, {select_ln79_46_fu_1471_p3}}, {select_ln79_47_fu_1477_p3}}, {select_ln79_48_fu_1483_p3}}, {select_ln79_49_fu_1490_p3}}, {select_ln79_50_fu_1497_p3}}, {select_ln79_51_fu_1504_p3}}, {select_ln79_52_fu_1511_p3}}, {select_ln79_53_fu_1518_p3}}, {select_ln79_54_fu_1525_p3}}, 
    {select_ln79_55_fu_1532_p3}}, {select_ln79_56_fu_1539_p3}}, {select_ln79_57_fu_1546_p3}}, {select_ln79_58_fu_1553_p3}}, {select_ln79_59_fu_1560_p3}}, {select_ln79_60_fu_1567_p3}}, {select_ln79_61_fu_1574_p3}}, {select_ln79_62_fu_1581_p3}}, {select_ln79_63_fu_1588_p3}}, {select_ln79_64_fu_1595_p3}}, {select_ln79_65_fu_1602_p3}}, {select_ln79_66_fu_1609_p3}}, {select_ln79_67_fu_1616_p3}};

assign and_ln78_fu_994_p2 = (xor_ln78_fu_983_p2 & icmp_ln83_fu_988_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((icmp_ln78_fu_853_p2 == 1'd0) & (ge_sm_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((icmp_ln83_3_reg_2782 == 1'd1) & (1'b0 == adpt_sm_full_n));
end

always @ (*) begin
    ap_condition_272 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_461 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = internal_ap_ready;

assign icmp_ln78_fu_853_p2 = ((ap_sig_allocacmp_indvar_flatten58_load == 16'd37632) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_859_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 10'd384) ? 1'b1 : 1'b0);

assign icmp_ln83_3_fu_1027_p2 = ((t_6_fu_1019_p3 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln83_fu_988_p2 = ((ap_sig_allocacmp_t_load == 4'd12) ? 1'b1 : 1'b0);

assign or_ln79_fu_1000_p2 = (icmp_ln79_reg_2673 | and_ln78_fu_994_p2);

assign select_ln79_25_fu_1325_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : p_0_0_2_0_0_0317_load_reg_2723);

assign select_ln79_26_fu_1331_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_1_21315_load);

assign select_ln79_27_fu_1338_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_1_20313_load);

assign select_ln79_28_fu_1345_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_1_19311_load);

assign select_ln79_29_fu_1352_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_1_18309_load);

assign select_ln79_30_fu_1359_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_1_17307_load);

assign select_ln79_31_fu_1366_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_1_16305_load);

assign select_ln79_32_fu_1373_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_1_15303_load);

assign select_ln79_33_fu_1380_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_1_14301_load);

assign select_ln79_34_fu_1387_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_1_13299_load);

assign select_ln79_35_fu_1394_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_1_12297_load);

assign select_ln79_36_fu_1401_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_1_11295_load);

assign select_ln79_37_fu_1408_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_1_10293_load);

assign select_ln79_38_fu_1415_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_1_9291_load);

assign select_ln79_39_fu_1422_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_1_8289_load);

assign select_ln79_40_fu_1429_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_1_7287_load);

assign select_ln79_41_fu_1436_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_1_6285_load);

assign select_ln79_42_fu_1443_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_1_5283_load);

assign select_ln79_43_fu_1450_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_1_4281_load);

assign select_ln79_44_fu_1457_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_1_3279_load);

assign select_ln79_45_fu_1464_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_1_2277_load);

assign select_ln79_46_fu_1471_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : p_0_0_1_0_0_0275_load_reg_2718);

assign select_ln79_47_fu_1477_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : p_0_0_0_0_0_0273_load_reg_2713);

assign select_ln79_48_fu_1483_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_21271_load);

assign select_ln79_49_fu_1490_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_20269_load);

assign select_ln79_50_fu_1497_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_19267_load);

assign select_ln79_51_fu_1504_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_18265_load);

assign select_ln79_52_fu_1511_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_17263_load);

assign select_ln79_53_fu_1518_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_16261_load);

assign select_ln79_54_fu_1525_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_15259_load);

assign select_ln79_55_fu_1532_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_14257_load);

assign select_ln79_56_fu_1539_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_13255_load);

assign select_ln79_57_fu_1546_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_12253_load);

assign select_ln79_58_fu_1553_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_11251_load);

assign select_ln79_59_fu_1560_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_10249_load);

assign select_ln79_60_fu_1567_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_9247_load);

assign select_ln79_61_fu_1574_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_8245_load);

assign select_ln79_62_fu_1581_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_7243_load);

assign select_ln79_63_fu_1588_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_6241_load);

assign select_ln79_64_fu_1595_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_5239_load);

assign select_ln79_65_fu_1602_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_4237_load);

assign select_ln79_66_fu_1609_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_3235_load);

assign select_ln79_67_fu_1616_p3 = ((or_ln79_reg_2728[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_2233_load);

assign select_ln79_68_fu_921_p3 = ((icmp_ln79_fu_859_p2[0:0] == 1'b1) ? 10'd1 : add_ln79_fu_915_p2);

assign select_ln79_fu_1005_p3 = ((or_ln79_fu_1000_p2[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_3_0_0_0319_load);

assign start_out = real_start;

assign t_6_fu_1019_p3 = ((or_ln79_fu_1000_p2[0:0] == 1'b1) ? 4'd1 : add_ln83_fu_1013_p2);

assign trunc_ln100_fu_911_p1 = ge_sm_dout[5:0];

assign trunc_ln86_fu_867_p1 = ge_sm_dout[2:0];

assign xor_ln78_fu_983_p2 = (icmp_ln79_reg_2673 ^ 1'd1);

endmodule //MLP0_do_adapt
// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module MLP0_do_adapt_1 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        ln_sm_dout,
        ln_sm_num_data_valid,
        ln_sm_fifo_cap,
        ln_sm_empty_n,
        ln_sm_read,
        adpt_sm_din,
        adpt_sm_num_data_valid,
        adpt_sm_fifo_cap,
        adpt_sm_full_n,
        adpt_sm_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [5:0] ln_sm_dout;
input  [2:0] ln_sm_num_data_valid;
input  [2:0] ln_sm_fifo_cap;
input   ln_sm_empty_n;
output   ln_sm_read;
output  [71:0] adpt_sm_din;
input  [5:0] adpt_sm_num_data_valid;
input  [5:0] adpt_sm_fifo_cap;
input   adpt_sm_full_n;
output   adpt_sm_write;
output   start_out;
output   start_write;

reg ap_idle;
reg ln_sm_read;
reg adpt_sm_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    internal_ap_ready;
wire   [0:0] icmp_ln78_fu_491_p2;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln83_2_reg_1518;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    ln_sm_blk_n;
wire    ap_block_pp0_stage0;
reg    adpt_sm_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln79_fu_497_p2;
reg   [0:0] icmp_ln79_reg_1472;
wire   [2:0] trunc_ln86_fu_505_p1;
reg   [2:0] trunc_ln86_reg_1478;
reg   [2:0] trunc_ln86_reg_1478_pp0_iter1_reg;
reg   [2:0] trunc_ln86_4_reg_1485;
reg   [2:0] trunc_ln86_4_reg_1485_pp0_iter1_reg;
wire   [0:0] or_ln79_fu_580_p2;
reg   [0:0] or_ln79_reg_1492;
wire   [0:0] icmp_ln83_2_fu_599_p2;
reg   [3:0] t_fu_60;
wire   [3:0] t_5_fu_591_p3;
wire    ap_loop_init;
reg    ap_loop_init_pp0_iter1_reg;
reg   [3:0] ap_sig_allocacmp_t_load;
reg   [2:0] p_0_0_01_121129_fu_64;
wire   [2:0] select_ln79_22_fu_889_p3;
reg    ap_loop_init_pp0_iter2_reg;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_121129_load;
reg   [2:0] p_0_0_01_2131_fu_68;
wire   [2:0] select_ln79_21_fu_882_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_2131_load;
reg   [2:0] p_0_0_01_3133_fu_72;
wire   [2:0] select_ln79_20_fu_875_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_3133_load;
reg   [2:0] p_0_0_01_4135_fu_76;
wire   [2:0] select_ln79_19_fu_868_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_4135_load;
reg   [2:0] p_0_0_01_5137_fu_80;
wire   [2:0] select_ln79_18_fu_861_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_5137_load;
reg   [2:0] p_0_0_01_6139_fu_84;
wire   [2:0] select_ln79_17_fu_854_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_6139_load;
reg   [2:0] p_0_0_01_7141_fu_88;
wire   [2:0] select_ln79_16_fu_847_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_7141_load;
reg   [2:0] p_0_0_01_8143_fu_92;
wire   [2:0] select_ln79_15_fu_840_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_8143_load;
reg   [2:0] p_0_0_01_9145_fu_96;
wire   [2:0] select_ln79_14_fu_833_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_9145_load;
reg   [2:0] p_0_0_01_10147_fu_100;
wire   [2:0] select_ln79_13_fu_826_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_10147_load;
reg   [2:0] p_0_0_0_0_0_0149_fu_104;
reg   [2:0] ap_sig_allocacmp_p_0_0_0_0_0_0149_load;
reg   [2:0] p_0_0_01_1_1151_fu_108;
wire   [2:0] select_ln79_11_fu_812_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_1_1151_load;
reg   [2:0] p_0_0_01_1_2153_fu_112;
wire   [2:0] select_ln79_10_fu_805_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_1_2153_load;
reg   [2:0] p_0_0_01_1_3155_fu_116;
wire   [2:0] select_ln79_9_fu_798_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_1_3155_load;
reg   [2:0] p_0_0_01_1_4157_fu_120;
wire   [2:0] select_ln79_8_fu_791_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_1_4157_load;
reg   [2:0] p_0_0_01_1_5159_fu_124;
wire   [2:0] select_ln79_7_fu_784_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_1_5159_load;
reg   [2:0] p_0_0_01_1_6161_fu_128;
wire   [2:0] select_ln79_6_fu_777_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_1_6161_load;
reg   [2:0] p_0_0_01_1_7163_fu_132;
wire   [2:0] select_ln79_5_fu_770_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_1_7163_load;
reg   [2:0] p_0_0_01_1_8165_fu_136;
wire   [2:0] select_ln79_4_fu_763_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_1_8165_load;
reg   [2:0] p_0_0_01_1_9167_fu_140;
wire   [2:0] select_ln79_3_fu_756_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_1_9167_load;
reg   [2:0] p_0_0_01_1_10169_fu_144;
wire   [2:0] select_ln79_fu_749_p3;
reg   [2:0] ap_sig_allocacmp_p_0_0_01_1_10169_load;
reg   [2:0] p_0_0_1_0_0_0171_fu_148;
reg   [2:0] ap_sig_allocacmp_p_0_0_1_0_0_0171_load;
reg   [8:0] indvar_flatten_fu_152;
wire   [8:0] select_ln79_24_fu_525_p3;
reg   [8:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [14:0] indvar_flatten34_fu_156;
wire   [14:0] add_ln78_fu_485_p2;
reg   [14:0] ap_sig_allocacmp_indvar_flatten34_load;
reg    ap_block_pp0_stage0_01001;
wire   [8:0] add_ln79_fu_519_p2;
wire   [0:0] icmp_ln83_fu_568_p2;
wire   [0:0] xor_ln78_fu_563_p2;
wire   [0:0] and_ln78_fu_574_p2;
wire   [3:0] add_ln83_fu_585_p2;
wire   [2:0] select_ln79_12_fu_819_p3;
wire   [2:0] select_ln79_23_fu_896_p3;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_309;
reg    ap_condition_202;
wire    ap_ce_reg;

// power-on initialization
initial begin
//#0 start_once_reg = 1'b0;
//#0 ap_CS_fsm = 1'd1;
//#0 ap_enable_reg_pp0_iter1 = 1'b0;
//#0 ap_enable_reg_pp0_iter2 = 1'b0;
//#0 ap_done_reg = 1'b0;
//#0 t_fu_60 = 4'd0;
//#0 p_0_0_01_121129_fu_64 = 3'd0;
//#0 p_0_0_01_2131_fu_68 = 3'd0;
//#0 p_0_0_01_3133_fu_72 = 3'd0;
//#0 p_0_0_01_4135_fu_76 = 3'd0;
//#0 p_0_0_01_5137_fu_80 = 3'd0;
//#0 p_0_0_01_6139_fu_84 = 3'd0;
//#0 p_0_0_01_7141_fu_88 = 3'd0;
//#0 p_0_0_01_8143_fu_92 = 3'd0;
//#0 p_0_0_01_9145_fu_96 = 3'd0;
//#0 p_0_0_01_10147_fu_100 = 3'd0;
//#0 p_0_0_0_0_0_0149_fu_104 = 3'd0;
//#0 p_0_0_01_1_1151_fu_108 = 3'd0;
//#0 p_0_0_01_1_2153_fu_112 = 3'd0;
//#0 p_0_0_01_1_3155_fu_116 = 3'd0;
//#0 p_0_0_01_1_4157_fu_120 = 3'd0;
//#0 p_0_0_01_1_5159_fu_124 = 3'd0;
//#0 p_0_0_01_1_6161_fu_128 = 3'd0;
//#0 p_0_0_01_1_7163_fu_132 = 3'd0;
//#0 p_0_0_01_1_8165_fu_136 = 3'd0;
//#0 p_0_0_01_1_9167_fu_140 = 3'd0;
//#0 p_0_0_01_1_10169_fu_144 = 3'd0;
//#0 p_0_0_1_0_0_0171_fu_148 = 3'd0;
//#0 indvar_flatten_fu_152 = 9'd0;
//#0 indvar_flatten34_fu_156 = 15'd0;
end

MLP0_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_309)) begin
        if ((icmp_ln78_fu_491_p2 == 1'd0)) begin
            indvar_flatten34_fu_156 <= add_ln78_fu_485_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten34_fu_156 <= 15'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_309)) begin
        if ((icmp_ln78_fu_491_p2 == 1'd0)) begin
            indvar_flatten_fu_152 <= select_ln79_24_fu_525_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_152 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_0_0_01_10147_fu_100 <= select_ln79_13_fu_826_p3;
    end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_121129_fu_64 <= select_ln79_22_fu_889_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_1_10169_fu_144 <= select_ln79_fu_749_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_1_1151_fu_108 <= select_ln79_11_fu_812_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_1_2153_fu_112 <= select_ln79_10_fu_805_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_1_3155_fu_116 <= select_ln79_9_fu_798_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_1_4157_fu_120 <= select_ln79_8_fu_791_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_1_5159_fu_124 <= select_ln79_7_fu_784_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_1_6161_fu_128 <= select_ln79_6_fu_777_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_1_7163_fu_132 <= select_ln79_5_fu_770_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_1_8165_fu_136 <= select_ln79_4_fu_763_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_1_9167_fu_140 <= select_ln79_3_fu_756_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_2131_fu_68 <= select_ln79_21_fu_882_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_3133_fu_72 <= select_ln79_20_fu_875_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_4135_fu_76 <= select_ln79_19_fu_868_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_5137_fu_80 <= select_ln79_18_fu_861_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_6139_fu_84 <= select_ln79_17_fu_854_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_7141_fu_88 <= select_ln79_16_fu_847_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_8143_fu_92 <= select_ln79_15_fu_840_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_01_9145_fu_96 <= select_ln79_14_fu_833_p3;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_0_0_0_0149_fu_104 <= trunc_ln86_reg_1478_pp0_iter1_reg;
end
end

always @ (posedge ap_clk) begin
if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
    p_0_0_1_0_0_0171_fu_148 <= trunc_ln86_4_reg_1485_pp0_iter1_reg;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_202)) begin
    t_fu_60 <= t_5_fu_591_p3;
end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_init_pp0_iter1_reg <= ap_loop_init;
        ap_loop_init_pp0_iter2_reg <= ap_loop_init_pp0_iter1_reg;
        icmp_ln79_reg_1472 <= icmp_ln79_fu_497_p2;
        icmp_ln83_2_reg_1518 <= icmp_ln83_2_fu_599_p2;
        or_ln79_reg_1492 <= or_ln79_fu_580_p2;
        trunc_ln86_4_reg_1485 <= {{ln_sm_dout[5:3]}};
        trunc_ln86_4_reg_1485_pp0_iter1_reg <= trunc_ln86_4_reg_1485;
        trunc_ln86_reg_1478 <= trunc_ln86_fu_505_p1;
        trunc_ln86_reg_1478_pp0_iter1_reg <= trunc_ln86_reg_1478;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln83_2_reg_1518 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        adpt_sm_blk_n = adpt_sm_full_n;
    end else begin
        adpt_sm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln83_2_reg_1518 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        adpt_sm_write = 1'b1;
    end else begin
        adpt_sm_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln78_fu_491_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten34_load = 15'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten34_load = indvar_flatten34_fu_156;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 9'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_152;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_10147_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_10147_load = p_0_0_01_10147_fu_100;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_121129_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_121129_load = p_0_0_01_121129_fu_64;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_1_10169_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_1_10169_load = p_0_0_01_1_10169_fu_144;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_1_1151_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_1_1151_load = p_0_0_01_1_1151_fu_108;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_1_2153_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_1_2153_load = p_0_0_01_1_2153_fu_112;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_1_3155_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_1_3155_load = p_0_0_01_1_3155_fu_116;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_1_4157_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_1_4157_load = p_0_0_01_1_4157_fu_120;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_1_5159_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_1_5159_load = p_0_0_01_1_5159_fu_124;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_1_6161_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_1_6161_load = p_0_0_01_1_6161_fu_128;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_1_7163_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_1_7163_load = p_0_0_01_1_7163_fu_132;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_1_8165_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_1_8165_load = p_0_0_01_1_8165_fu_136;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_1_9167_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_1_9167_load = p_0_0_01_1_9167_fu_140;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_2131_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_2131_load = p_0_0_01_2131_fu_68;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_3133_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_3133_load = p_0_0_01_3133_fu_72;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_4135_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_4135_load = p_0_0_01_4135_fu_76;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_5137_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_5137_load = p_0_0_01_5137_fu_80;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_6139_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_6139_load = p_0_0_01_6139_fu_84;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_7141_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_7141_load = p_0_0_01_7141_fu_88;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_8143_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_8143_load = p_0_0_01_8143_fu_92;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_01_9145_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_01_9145_load = p_0_0_01_9145_fu_96;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_0_0_0_0149_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_0_0_0_0149_load = p_0_0_0_0_0_0149_fu_104;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_1_0_0_0171_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_1_0_0_0171_load = p_0_0_1_0_0_0171_fu_148;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init_pp0_iter1_reg == 1'b1))) begin
        ap_sig_allocacmp_t_load = 4'd0;
    end else begin
        ap_sig_allocacmp_t_load = t_fu_60;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (icmp_ln78_fu_491_p2 == 1'd0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ln_sm_blk_n = ln_sm_empty_n;
    end else begin
        ln_sm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln78_fu_491_p2 == 1'd0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ln_sm_read = 1'b1;
    end else begin
        ln_sm_read = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln78_fu_485_p2 = (ap_sig_allocacmp_indvar_flatten34_load + 15'd1);

assign add_ln79_fu_519_p2 = (ap_sig_allocacmp_indvar_flatten_load + 9'd1);

assign add_ln83_fu_585_p2 = (ap_sig_allocacmp_t_load + 4'd1);

assign adpt_sm_din = {{{{{{{{{{{{{{{{{{{{{{{{trunc_ln86_4_reg_1485_pp0_iter1_reg}, {select_ln79_fu_749_p3}}, {select_ln79_3_fu_756_p3}}, {select_ln79_4_fu_763_p3}}, {select_ln79_5_fu_770_p3}}, {select_ln79_6_fu_777_p3}}, {select_ln79_7_fu_784_p3}}, {select_ln79_8_fu_791_p3}}, {select_ln79_9_fu_798_p3}}, {select_ln79_10_fu_805_p3}}, {select_ln79_11_fu_812_p3}}, {select_ln79_12_fu_819_p3}}, {trunc_ln86_reg_1478_pp0_iter1_reg}}, {select_ln79_13_fu_826_p3}}, {select_ln79_14_fu_833_p3}}, {select_ln79_15_fu_840_p3}}, {select_ln79_16_fu_847_p3}}, {select_ln79_17_fu_854_p3}}, {select_ln79_18_fu_861_p3}}, {select_ln79_19_fu_868_p3}}, {select_ln79_20_fu_875_p3}}, {select_ln79_21_fu_882_p3}}, {select_ln79_22_fu_889_p3}}, {select_ln79_23_fu_896_p3}};

assign and_ln78_fu_574_p2 = (xor_ln78_fu_563_p2 & icmp_ln83_fu_568_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((icmp_ln78_fu_491_p2 == 1'd0) & (ln_sm_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((icmp_ln83_2_reg_1518 == 1'd1) & (1'b0 == adpt_sm_full_n));
end

always @ (*) begin
    ap_condition_202 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_309 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = internal_ap_ready;

assign icmp_ln78_fu_491_p2 = ((ap_sig_allocacmp_indvar_flatten34_load == 15'd18816) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_497_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 9'd192) ? 1'b1 : 1'b0);

assign icmp_ln83_2_fu_599_p2 = ((t_5_fu_591_p3 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln83_fu_568_p2 = ((ap_sig_allocacmp_t_load == 4'd12) ? 1'b1 : 1'b0);

assign or_ln79_fu_580_p2 = (icmp_ln79_reg_1472 | and_ln78_fu_574_p2);

assign select_ln79_10_fu_805_p3 = ((or_ln79_reg_1492[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_1_3155_load);

assign select_ln79_11_fu_812_p3 = ((or_ln79_reg_1492[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_1_2153_load);

assign select_ln79_12_fu_819_p3 = ((or_ln79_reg_1492[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_1_1151_load);

assign select_ln79_13_fu_826_p3 = ((or_ln79_reg_1492[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_0_0_0_0149_load);

assign select_ln79_14_fu_833_p3 = ((or_ln79_reg_1492[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_10147_load);

assign select_ln79_15_fu_840_p3 = ((or_ln79_reg_1492[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_9145_load);

assign select_ln79_16_fu_847_p3 = ((or_ln79_reg_1492[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_8143_load);

assign select_ln79_17_fu_854_p3 = ((or_ln79_reg_1492[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_7141_load);

assign select_ln79_18_fu_861_p3 = ((or_ln79_reg_1492[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_6139_load);

assign select_ln79_19_fu_868_p3 = ((or_ln79_reg_1492[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_5137_load);

assign select_ln79_20_fu_875_p3 = ((or_ln79_reg_1492[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_4135_load);

assign select_ln79_21_fu_882_p3 = ((or_ln79_reg_1492[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_3133_load);

assign select_ln79_22_fu_889_p3 = ((or_ln79_reg_1492[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_2131_load);

assign select_ln79_23_fu_896_p3 = ((or_ln79_reg_1492[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_121129_load);

assign select_ln79_24_fu_525_p3 = ((icmp_ln79_fu_497_p2[0:0] == 1'b1) ? 9'd1 : add_ln79_fu_519_p2);

assign select_ln79_3_fu_756_p3 = ((or_ln79_reg_1492[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_1_10169_load);

assign select_ln79_4_fu_763_p3 = ((or_ln79_reg_1492[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_1_9167_load);

assign select_ln79_5_fu_770_p3 = ((or_ln79_reg_1492[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_1_8165_load);

assign select_ln79_6_fu_777_p3 = ((or_ln79_reg_1492[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_1_7163_load);

assign select_ln79_7_fu_784_p3 = ((or_ln79_reg_1492[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_1_6161_load);

assign select_ln79_8_fu_791_p3 = ((or_ln79_reg_1492[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_1_5159_load);

assign select_ln79_9_fu_798_p3 = ((or_ln79_reg_1492[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_01_1_4157_load);

assign select_ln79_fu_749_p3 = ((or_ln79_reg_1492[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_p_0_0_1_0_0_0171_load);

assign start_out = real_start;

assign t_5_fu_591_p3 = ((or_ln79_fu_580_p2[0:0] == 1'b1) ? 4'd1 : add_ln83_fu_585_p2);

assign trunc_ln86_fu_505_p1 = ln_sm_dout[2:0];

assign xor_ln78_fu_563_p2 = (icmp_ln79_reg_1472 ^ 1'd1);

endmodule //MLP0_do_adapt_1
// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module MLP0_do_adapt_2 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        resi_sm_dout,
        resi_sm_num_data_valid,
        resi_sm_fifo_cap,
        resi_sm_empty_n,
        resi_sm_read,
        resi_o_sm_din,
        resi_o_sm_num_data_valid,
        resi_o_sm_fifo_cap,
        resi_o_sm_full_n,
        resi_o_sm_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [59:0] resi_sm_dout;
input  [9:0] resi_sm_num_data_valid;
input  [9:0] resi_sm_fifo_cap;
input   resi_sm_empty_n;
output   resi_sm_read;
output  [29:0] resi_o_sm_din;
input  [2:0] resi_o_sm_num_data_valid;
input  [2:0] resi_o_sm_fifo_cap;
input   resi_o_sm_full_n;
output   resi_o_sm_write;
output   start_out;
output   start_write;

reg ap_idle;
reg resi_sm_read;
reg resi_o_sm_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln45_reg_444;
reg   [0:0] icmp_ln45_reg_444_pp0_iter1_reg;
reg   [0:0] icmp_ln50_reg_454;
reg    ap_predicate_op62_read_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln45_fu_201_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    resi_sm_blk_n;
wire    ap_block_pp0_stage0;
reg    resi_o_sm_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln46_fu_207_p2;
reg   [0:0] icmp_ln46_reg_448;
wire   [0:0] icmp_ln50_fu_287_p2;
wire   [14:0] trunc_ln50_fu_325_p1;
reg    ap_condition_exit_pp0_iter2_stage0;
reg   [14:0] ap_phi_mux_empty_phi_fu_112_p4;
wire   [14:0] ap_phi_reg_pp0_iter2_empty_reg_109;
reg   [14:0] ap_phi_mux_empty_1235_phi_fu_122_p4;
wire   [14:0] ap_phi_reg_pp0_iter2_empty_1235_reg_119;
wire   [14:0] ap_phi_reg_pp0_iter0_p_0_0_0_157_reg_129;
reg   [14:0] ap_phi_reg_pp0_iter1_p_0_0_0_157_reg_129;
reg   [14:0] ap_phi_reg_pp0_iter2_p_0_0_0_157_reg_129;
reg   [14:0] ap_phi_reg_pp0_iter3_p_0_0_0_157_reg_129;
wire   [14:0] ap_phi_reg_pp0_iter0_p_0_0_055_reg_138;
reg   [14:0] ap_phi_reg_pp0_iter1_p_0_0_055_reg_138;
reg   [14:0] ap_phi_reg_pp0_iter2_p_0_0_055_reg_138;
reg   [14:0] ap_phi_reg_pp0_iter3_p_0_0_055_reg_138;
reg   [1:0] t_fu_76;
wire   [1:0] t_4_fu_293_p2;
wire    ap_loop_init;
reg    ap_loop_init_pp0_iter1_reg;
reg   [1:0] ap_sig_allocacmp_t_load;
reg   [8:0] indvar_flatten_fu_80;
wire   [8:0] select_ln46_3_fu_219_p3;
reg   [8:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [14:0] indvar_flatten14_fu_84;
wire   [14:0] add_ln45_fu_195_p2;
reg   [14:0] ap_sig_allocacmp_indvar_flatten14_load;
reg   [14:0] p_0_0_054_fu_88;
reg   [14:0] p_0_0_0_156_fu_92;
reg    ap_block_pp0_stage0_01001;
wire   [8:0] add_ln46_fu_213_p2;
wire   [0:0] icmp_ln47_fu_262_p2;
wire   [0:0] xor_ln45_fu_257_p2;
wire   [0:0] and_ln45_fu_268_p2;
wire   [0:0] or_ln46_fu_274_p2;
wire   [1:0] select_ln46_fu_279_p3;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_170;
reg    ap_condition_174;
wire    ap_ce_reg;

// power-on initialization
initial begin
//#0 start_once_reg = 1'b0;
//#0 ap_CS_fsm = 1'd1;
//#0 ap_enable_reg_pp0_iter1 = 1'b0;
//#0 ap_enable_reg_pp0_iter2 = 1'b0;
//#0 ap_enable_reg_pp0_iter3 = 1'b0;
//#0 ap_done_reg = 1'b0;
//#0 t_fu_76 = 2'd0;
//#0 indvar_flatten_fu_80 = 9'd0;
//#0 indvar_flatten14_fu_84 = 15'd0;
//#0 p_0_0_054_fu_88 = 15'd0;
//#0 p_0_0_0_156_fu_92 = 15'd0;
end

MLP0_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter2_stage0)) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln50_reg_454 == 1'd0) & (icmp_ln45_reg_444_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_p_0_0_055_reg_138 <= p_0_0_054_fu_88;
        end else if (((icmp_ln50_reg_454 == 1'd1) & (icmp_ln45_reg_444_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_p_0_0_055_reg_138 <= trunc_ln50_fu_325_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_p_0_0_055_reg_138 <= ap_phi_reg_pp0_iter2_p_0_0_055_reg_138;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln50_reg_454 == 1'd0) & (icmp_ln45_reg_444_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_p_0_0_0_157_reg_129 <= p_0_0_0_156_fu_92;
        end else if (((icmp_ln50_reg_454 == 1'd1) & (icmp_ln45_reg_444_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_p_0_0_0_157_reg_129 <= {{resi_sm_dout[44:30]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_p_0_0_0_157_reg_129 <= ap_phi_reg_pp0_iter2_p_0_0_0_157_reg_129;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_170)) begin
        if ((icmp_ln45_fu_201_p2 == 1'd0)) begin
            indvar_flatten14_fu_84 <= add_ln45_fu_195_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten14_fu_84 <= 15'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_170)) begin
        if ((icmp_ln45_fu_201_p2 == 1'd0)) begin
            indvar_flatten_fu_80 <= select_ln46_3_fu_219_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_80 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_174)) begin
        if ((icmp_ln45_reg_444 == 1'd0)) begin
            t_fu_76 <= t_4_fu_293_p2;
        end else if ((ap_loop_init_pp0_iter1_reg == 1'b1)) begin
            t_fu_76 <= 2'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_init_pp0_iter1_reg <= ap_loop_init;
        icmp_ln45_reg_444 <= icmp_ln45_fu_201_p2;
        icmp_ln45_reg_444_pp0_iter1_reg <= icmp_ln45_reg_444;
        icmp_ln46_reg_448 <= icmp_ln46_fu_207_p2;
        icmp_ln50_reg_454 <= icmp_ln50_fu_287_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_0_0_055_reg_138 <= ap_phi_reg_pp0_iter0_p_0_0_055_reg_138;
        ap_phi_reg_pp0_iter1_p_0_0_0_157_reg_129 <= ap_phi_reg_pp0_iter0_p_0_0_0_157_reg_129;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_p_0_0_055_reg_138 <= ap_phi_reg_pp0_iter1_p_0_0_055_reg_138;
        ap_phi_reg_pp0_iter2_p_0_0_0_157_reg_129 <= ap_phi_reg_pp0_iter1_p_0_0_0_157_reg_129;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln45_reg_444_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_0_0_054_fu_88 <= ap_phi_mux_empty_1235_phi_fu_122_p4;
        p_0_0_0_156_fu_92 <= ap_phi_mux_empty_phi_fu_112_p4;
    end
end

always @ (*) begin
    if (((icmp_ln45_fu_201_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln45_reg_444_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_444_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_454 == 1'd0)) begin
            ap_phi_mux_empty_1235_phi_fu_122_p4 = 15'd0;
        end else if ((icmp_ln50_reg_454 == 1'd1)) begin
            ap_phi_mux_empty_1235_phi_fu_122_p4 = {{resi_sm_dout[29:15]}};
        end else begin
            ap_phi_mux_empty_1235_phi_fu_122_p4 = ap_phi_reg_pp0_iter2_empty_1235_reg_119;
        end
    end else begin
        ap_phi_mux_empty_1235_phi_fu_122_p4 = ap_phi_reg_pp0_iter2_empty_1235_reg_119;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_444_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_454 == 1'd0)) begin
            ap_phi_mux_empty_phi_fu_112_p4 = 15'd0;
        end else if ((icmp_ln50_reg_454 == 1'd1)) begin
            ap_phi_mux_empty_phi_fu_112_p4 = {{resi_sm_dout[59:45]}};
        end else begin
            ap_phi_mux_empty_phi_fu_112_p4 = ap_phi_reg_pp0_iter2_empty_reg_109;
        end
    end else begin
        ap_phi_mux_empty_phi_fu_112_p4 = ap_phi_reg_pp0_iter2_empty_reg_109;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten14_load = 15'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten14_load = indvar_flatten14_fu_84;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 9'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_80;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init_pp0_iter1_reg == 1'b1))) begin
        ap_sig_allocacmp_t_load = 2'd0;
    end else begin
        ap_sig_allocacmp_t_load = t_fu_76;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        resi_o_sm_blk_n = resi_o_sm_full_n;
    end else begin
        resi_o_sm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        resi_o_sm_write = 1'b1;
    end else begin
        resi_o_sm_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op62_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        resi_sm_blk_n = resi_sm_empty_n;
    end else begin
        resi_sm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op62_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        resi_sm_read = 1'b1;
    end else begin
        resi_sm_read = 1'b0;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln45_fu_195_p2 = (ap_sig_allocacmp_indvar_flatten14_load + 15'd1);

assign add_ln46_fu_213_p2 = (ap_sig_allocacmp_indvar_flatten_load + 9'd1);

assign and_ln45_fu_268_p2 = (xor_ln45_fu_257_p2 & icmp_ln47_fu_262_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op62_read_state3 == 1'b1) & (resi_sm_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = (resi_o_sm_full_n == 1'b0);
end

always @ (*) begin
    ap_condition_170 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_174 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_p_0_0_055_reg_138 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_0_0_157_reg_129 = 'bx;

assign ap_phi_reg_pp0_iter2_empty_1235_reg_119 = 'bx;

assign ap_phi_reg_pp0_iter2_empty_reg_109 = 'bx;

always @ (*) begin
    ap_predicate_op62_read_state3 = ((icmp_ln50_reg_454 == 1'd1) & (icmp_ln45_reg_444_pp0_iter1_reg == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign icmp_ln45_fu_201_p2 = ((ap_sig_allocacmp_indvar_flatten14_load == 15'd18816) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_207_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 9'd192) ? 1'b1 : 1'b0);

assign icmp_ln47_fu_262_p2 = ((ap_sig_allocacmp_t_load == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln50_fu_287_p2 = ((select_ln46_fu_279_p3 == 2'd0) ? 1'b1 : 1'b0);

assign or_ln46_fu_274_p2 = (icmp_ln46_reg_448 | and_ln45_fu_268_p2);

assign resi_o_sm_din = {{ap_phi_reg_pp0_iter3_p_0_0_0_157_reg_129}, {ap_phi_reg_pp0_iter3_p_0_0_055_reg_138}};

assign select_ln46_3_fu_219_p3 = ((icmp_ln46_fu_207_p2[0:0] == 1'b1) ? 9'd1 : add_ln46_fu_213_p2);

assign select_ln46_fu_279_p3 = ((or_ln46_fu_274_p2[0:0] == 1'b1) ? 2'd0 : ap_sig_allocacmp_t_load);

assign start_out = real_start;

assign t_4_fu_293_p2 = (select_ln46_fu_279_p3 + 2'd1);

assign trunc_ln50_fu_325_p1 = resi_sm_dout[14:0];

assign xor_ln45_fu_257_p2 = (icmp_ln46_reg_448 ^ 1'd1);

endmodule //MLP0_do_adapt_2
// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module MLP0_do_adapt_3 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        resi_i_sm_dout,
        resi_i_sm_num_data_valid,
        resi_i_sm_fifo_cap,
        resi_i_sm_empty_n,
        resi_i_sm_read,
        resi_sm_din,
        resi_sm_num_data_valid,
        resi_sm_fifo_cap,
        resi_sm_full_n,
        resi_sm_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [29:0] resi_i_sm_dout;
input  [2:0] resi_i_sm_num_data_valid;
input  [2:0] resi_i_sm_fifo_cap;
input   resi_i_sm_empty_n;
output   resi_i_sm_read;
output  [59:0] resi_sm_din;
input  [9:0] resi_sm_num_data_valid;
input  [9:0] resi_sm_fifo_cap;
input   resi_sm_full_n;
output   resi_sm_write;
output   start_out;
output   start_write;

reg ap_idle;
reg resi_i_sm_read;
reg resi_sm_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] icmp_ln83_1_reg_422;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln78_fu_169_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    resi_i_sm_blk_n;
wire    ap_block_pp0_stage0;
reg    resi_sm_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln79_fu_175_p2;
reg   [0:0] icmp_ln79_reg_416;
wire   [0:0] icmp_ln83_1_fu_305_p2;
wire   [59:0] or_ln100_2_fu_311_p5;
reg   [59:0] or_ln100_2_reg_426;
reg   [1:0] t_fu_58;
wire   [1:0] t_3_fu_297_p3;
wire    ap_loop_init;
reg    ap_loop_init_pp0_iter1_reg;
reg   [1:0] ap_sig_allocacmp_t_load;
reg   [14:0] p_0_0_0_0_0_049_fu_62;
wire   [14:0] trunc_ln86_fu_277_p1;
reg   [14:0] ap_sig_allocacmp_p_0_0_0_0_0_049_load;
reg   [14:0] p_0_0_1_0_0_051_fu_66;
wire   [14:0] trunc_ln86_5_fu_281_p4;
reg   [14:0] ap_sig_allocacmp_p_0_0_1_0_0_051_load;
reg   [8:0] indvar_flatten_fu_70;
wire   [8:0] select_ln79_2_fu_187_p3;
reg   [8:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [14:0] indvar_flatten14_fu_74;
wire   [14:0] add_ln78_fu_163_p2;
reg   [14:0] ap_sig_allocacmp_indvar_flatten14_load;
reg    ap_block_pp0_stage0_01001;
wire   [8:0] add_ln79_fu_181_p2;
wire   [0:0] icmp_ln83_fu_242_p2;
wire   [0:0] xor_ln78_fu_237_p2;
wire   [0:0] and_ln78_fu_248_p2;
wire   [0:0] or_ln79_fu_254_p2;
wire   [1:0] add_ln83_fu_291_p2;
wire   [14:0] select_ln79_fu_259_p3;
wire   [14:0] select_ln79_1_fu_267_p3;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_146;
reg    ap_condition_125;
wire    ap_ce_reg;

// power-on initialization
initial begin
//#0 start_once_reg = 1'b0;
//#0 ap_CS_fsm = 1'd1;
//#0 ap_enable_reg_pp0_iter1 = 1'b0;
//#0 ap_enable_reg_pp0_iter2 = 1'b0;
//#0 ap_done_reg = 1'b0;
//#0 t_fu_58 = 2'd0;
//#0 p_0_0_0_0_0_049_fu_62 = 15'd0;
//#0 p_0_0_1_0_0_051_fu_66 = 15'd0;
//#0 indvar_flatten_fu_70 = 9'd0;
//#0 indvar_flatten14_fu_74 = 15'd0;
end

MLP0_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_146)) begin
        if ((icmp_ln78_fu_169_p2 == 1'd0)) begin
            indvar_flatten14_fu_74 <= add_ln78_fu_163_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten14_fu_74 <= 15'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_146)) begin
        if ((icmp_ln78_fu_169_p2 == 1'd0)) begin
            indvar_flatten_fu_70 <= select_ln79_2_fu_187_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_70 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_125)) begin
        p_0_0_0_0_0_049_fu_62 <= trunc_ln86_fu_277_p1;
    end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_125)) begin
    p_0_0_1_0_0_051_fu_66 <= {{resi_i_sm_dout[29:15]}};
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_125)) begin
    t_fu_58 <= t_3_fu_297_p3;
end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_init_pp0_iter1_reg <= ap_loop_init;
        icmp_ln79_reg_416 <= icmp_ln79_fu_175_p2;
        icmp_ln83_1_reg_422 <= icmp_ln83_1_fu_305_p2;
        or_ln100_2_reg_426 <= or_ln100_2_fu_311_p5;
    end
end

always @ (*) begin
    if (((icmp_ln78_fu_169_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten14_load = 15'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten14_load = indvar_flatten14_fu_74;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 9'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_70;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init_pp0_iter1_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_0_0_0_049_load = 15'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_0_0_0_049_load = p_0_0_0_0_0_049_fu_62;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init_pp0_iter1_reg == 1'b1))) begin
        ap_sig_allocacmp_p_0_0_1_0_0_051_load = 15'd0;
    end else begin
        ap_sig_allocacmp_p_0_0_1_0_0_051_load = p_0_0_1_0_0_051_fu_66;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init_pp0_iter1_reg == 1'b1))) begin
        ap_sig_allocacmp_t_load = 2'd0;
    end else begin
        ap_sig_allocacmp_t_load = t_fu_58;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        resi_i_sm_blk_n = resi_i_sm_empty_n;
    end else begin
        resi_i_sm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        resi_i_sm_read = 1'b1;
    end else begin
        resi_i_sm_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln83_1_reg_422 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        resi_sm_blk_n = resi_sm_full_n;
    end else begin
        resi_sm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln83_1_reg_422 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        resi_sm_write = 1'b1;
    end else begin
        resi_sm_write = 1'b0;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln78_fu_163_p2 = (ap_sig_allocacmp_indvar_flatten14_load + 15'd1);

assign add_ln79_fu_181_p2 = (ap_sig_allocacmp_indvar_flatten_load + 9'd1);

assign add_ln83_fu_291_p2 = (ap_sig_allocacmp_t_load + 2'd1);

assign and_ln78_fu_248_p2 = (xor_ln78_fu_237_p2 & icmp_ln83_fu_242_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (resi_i_sm_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((icmp_ln83_1_reg_422 == 1'd1) & (resi_sm_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_125 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_146 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = internal_ap_ready;

assign icmp_ln78_fu_169_p2 = ((ap_sig_allocacmp_indvar_flatten14_load == 15'd18816) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_175_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 9'd192) ? 1'b1 : 1'b0);

assign icmp_ln83_1_fu_305_p2 = ((t_3_fu_297_p3 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln83_fu_242_p2 = ((ap_sig_allocacmp_t_load == 2'd2) ? 1'b1 : 1'b0);

assign or_ln100_2_fu_311_p5 = {{{{trunc_ln86_5_fu_281_p4}, {select_ln79_fu_259_p3}}, {trunc_ln86_fu_277_p1}}, {select_ln79_1_fu_267_p3}};

assign or_ln79_fu_254_p2 = (icmp_ln79_reg_416 | and_ln78_fu_248_p2);

assign resi_sm_din = or_ln100_2_reg_426;

assign select_ln79_1_fu_267_p3 = ((or_ln79_fu_254_p2[0:0] == 1'b1) ? 15'd0 : ap_sig_allocacmp_p_0_0_0_0_0_049_load);

assign select_ln79_2_fu_187_p3 = ((icmp_ln79_fu_175_p2[0:0] == 1'b1) ? 9'd1 : add_ln79_fu_181_p2);

assign select_ln79_fu_259_p3 = ((or_ln79_fu_254_p2[0:0] == 1'b1) ? 15'd0 : ap_sig_allocacmp_p_0_0_1_0_0_051_load);

assign start_out = real_start;

assign t_3_fu_297_p3 = ((or_ln79_fu_254_p2[0:0] == 1'b1) ? 2'd1 : add_ln83_fu_291_p2);

assign trunc_ln86_5_fu_281_p4 = {{resi_i_sm_dout[29:15]}};

assign trunc_ln86_fu_277_p1 = resi_i_sm_dout[14:0];

assign xor_ln78_fu_237_p2 = (icmp_ln79_reg_416 ^ 1'd1);

endmodule //MLP0_do_adapt_3
// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module MLP0_do_adapt_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        mac_sm_dout,
        mac_sm_num_data_valid,
        mac_sm_fifo_cap,
        mac_sm_empty_n,
        mac_sm_read,
        m2_sm_din,
        m2_sm_num_data_valid,
        m2_sm_fifo_cap,
        m2_sm_full_n,
        m2_sm_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [311:0] mac_sm_dout;
input  [2:0] mac_sm_num_data_valid;
input  [2:0] mac_sm_fifo_cap;
input   mac_sm_empty_n;
output   mac_sm_read;
output  [25:0] m2_sm_din;
input  [2:0] m2_sm_num_data_valid;
input  [2:0] m2_sm_fifo_cap;
input   m2_sm_full_n;
output   m2_sm_write;

reg ap_idle;
reg mac_sm_read;
reg m2_sm_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln45_reg_1546;
reg   [0:0] icmp_ln45_reg_1546_pp0_iter1_reg;
reg   [0:0] icmp_ln50_reg_1556;
reg    ap_predicate_op122_read_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln45_fu_543_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    mac_sm_blk_n;
wire    ap_block_pp0_stage0;
reg    m2_sm_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln46_fu_549_p2;
reg   [0:0] icmp_ln46_reg_1550;
wire   [0:0] icmp_ln50_fu_629_p2;
wire   [12:0] trunc_ln50_fu_807_p1;
reg    ap_condition_exit_pp0_iter2_stage0;
reg   [12:0] ap_phi_mux_empty_phi_fu_274_p4;
wire   [12:0] ap_phi_reg_pp0_iter2_empty_reg_271;
reg   [12:0] ap_phi_mux_p_0_0_0_1_10177_phi_fu_284_p4;
wire   [12:0] ap_phi_reg_pp0_iter2_p_0_0_0_1_10177_reg_281;
reg   [12:0] ap_phi_mux_p_0_0_0_1_9175_phi_fu_293_p4;
wire   [12:0] ap_phi_reg_pp0_iter2_p_0_0_0_1_9175_reg_290;
reg   [12:0] ap_phi_mux_p_0_0_0_1_8173_phi_fu_302_p4;
wire   [12:0] ap_phi_reg_pp0_iter2_p_0_0_0_1_8173_reg_299;
reg   [12:0] ap_phi_mux_p_0_0_0_1_7171_phi_fu_311_p4;
wire   [12:0] ap_phi_reg_pp0_iter2_p_0_0_0_1_7171_reg_308;
reg   [12:0] ap_phi_mux_p_0_0_0_1_6169_phi_fu_320_p4;
wire   [12:0] ap_phi_reg_pp0_iter2_p_0_0_0_1_6169_reg_317;
reg   [12:0] ap_phi_mux_p_0_0_0_1_5167_phi_fu_329_p4;
wire   [12:0] ap_phi_reg_pp0_iter2_p_0_0_0_1_5167_reg_326;
reg   [12:0] ap_phi_mux_p_0_0_0_1_4165_phi_fu_338_p4;
wire   [12:0] ap_phi_reg_pp0_iter2_p_0_0_0_1_4165_reg_335;
reg   [12:0] ap_phi_mux_p_0_0_0_1_3163_phi_fu_347_p4;
wire   [12:0] ap_phi_reg_pp0_iter2_p_0_0_0_1_3163_reg_344;
reg   [12:0] ap_phi_mux_p_0_0_0_1_2161_phi_fu_356_p4;
wire   [12:0] ap_phi_reg_pp0_iter2_p_0_0_0_1_2161_reg_353;
reg   [12:0] ap_phi_mux_p_0_0_0_1_1159_phi_fu_365_p4;
wire   [12:0] ap_phi_reg_pp0_iter2_p_0_0_0_1_1159_reg_362;
reg   [12:0] ap_phi_mux_empty_1234_phi_fu_374_p4;
wire   [12:0] ap_phi_reg_pp0_iter2_empty_1234_reg_371;
reg   [12:0] ap_phi_mux_p_0_0_0_10155_phi_fu_384_p4;
wire   [12:0] ap_phi_reg_pp0_iter2_p_0_0_0_10155_reg_381;
reg   [12:0] ap_phi_mux_p_0_0_0_9153_phi_fu_393_p4;
wire   [12:0] ap_phi_reg_pp0_iter2_p_0_0_0_9153_reg_390;
reg   [12:0] ap_phi_mux_p_0_0_0_8151_phi_fu_402_p4;
wire   [12:0] ap_phi_reg_pp0_iter2_p_0_0_0_8151_reg_399;
reg   [12:0] ap_phi_mux_p_0_0_0_7149_phi_fu_411_p4;
wire   [12:0] ap_phi_reg_pp0_iter2_p_0_0_0_7149_reg_408;
reg   [12:0] ap_phi_mux_p_0_0_0_6147_phi_fu_420_p4;
wire   [12:0] ap_phi_reg_pp0_iter2_p_0_0_0_6147_reg_417;
reg   [12:0] ap_phi_mux_p_0_0_0_5145_phi_fu_429_p4;
wire   [12:0] ap_phi_reg_pp0_iter2_p_0_0_0_5145_reg_426;
reg   [12:0] ap_phi_mux_p_0_0_0_4143_phi_fu_438_p4;
wire   [12:0] ap_phi_reg_pp0_iter2_p_0_0_0_4143_reg_435;
reg   [12:0] ap_phi_mux_p_0_0_0_3141_phi_fu_447_p4;
wire   [12:0] ap_phi_reg_pp0_iter2_p_0_0_0_3141_reg_444;
reg   [12:0] ap_phi_mux_p_0_0_0_2139_phi_fu_456_p4;
wire   [12:0] ap_phi_reg_pp0_iter2_p_0_0_0_2139_reg_453;
reg   [12:0] ap_phi_mux_p_0_0_0_126137_phi_fu_465_p4;
wire   [12:0] ap_phi_reg_pp0_iter2_p_0_0_0_126137_reg_462;
wire   [12:0] ap_phi_reg_pp0_iter0_p_0_0_0_1157_reg_471;
reg   [12:0] ap_phi_reg_pp0_iter1_p_0_0_0_1157_reg_471;
reg   [12:0] ap_phi_reg_pp0_iter2_p_0_0_0_1157_reg_471;
reg   [12:0] ap_phi_reg_pp0_iter3_p_0_0_0_1157_reg_471;
wire   [12:0] ap_phi_reg_pp0_iter0_p_0_0_0135_reg_480;
reg   [12:0] ap_phi_reg_pp0_iter1_p_0_0_0135_reg_480;
reg   [12:0] ap_phi_reg_pp0_iter2_p_0_0_0135_reg_480;
reg   [12:0] ap_phi_reg_pp0_iter3_p_0_0_0135_reg_480;
reg   [3:0] t_fu_158;
wire   [3:0] t_2_fu_635_p2;
wire    ap_loop_init;
reg    ap_loop_init_pp0_iter1_reg;
reg   [3:0] ap_sig_allocacmp_t_load;
reg   [8:0] indvar_flatten_fu_162;
wire   [8:0] select_ln46_2_fu_561_p3;
reg   [8:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [14:0] indvar_flatten54_fu_166;
wire   [14:0] add_ln45_fu_537_p2;
reg   [14:0] ap_sig_allocacmp_indvar_flatten54_load;
reg   [12:0] p_0_0_0134_fu_170;
reg   [12:0] p_0_0_0_126136_fu_174;
reg   [12:0] p_0_0_0_2138_fu_178;
reg   [12:0] p_0_0_0_3140_fu_182;
reg   [12:0] p_0_0_0_4142_fu_186;
reg   [12:0] p_0_0_0_5144_fu_190;
reg   [12:0] p_0_0_0_6146_fu_194;
reg   [12:0] p_0_0_0_7148_fu_198;
reg   [12:0] p_0_0_0_8150_fu_202;
reg   [12:0] p_0_0_0_9152_fu_206;
reg   [12:0] p_0_0_0_10154_fu_210;
reg   [12:0] p_0_0_0_1156_fu_214;
reg   [12:0] p_0_0_0_1_1158_fu_218;
reg   [12:0] p_0_0_0_1_2160_fu_222;
reg   [12:0] p_0_0_0_1_3162_fu_226;
reg   [12:0] p_0_0_0_1_4164_fu_230;
reg   [12:0] p_0_0_0_1_5166_fu_234;
reg   [12:0] p_0_0_0_1_6168_fu_238;
reg   [12:0] p_0_0_0_1_7170_fu_242;
reg   [12:0] p_0_0_0_1_8172_fu_246;
reg   [12:0] p_0_0_0_1_9174_fu_250;
reg   [12:0] p_0_0_0_1_10176_fu_254;
reg    ap_block_pp0_stage0_01001;
wire   [8:0] add_ln46_fu_555_p2;
wire   [0:0] icmp_ln47_fu_604_p2;
wire   [0:0] xor_ln45_fu_599_p2;
wire   [0:0] and_ln45_fu_610_p2;
wire   [0:0] or_ln46_fu_616_p2;
wire   [3:0] select_ln46_fu_621_p3;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_336;
reg    ap_condition_340;
wire    ap_ce_reg;

// power-on initialization
initial begin
//#0 ap_CS_fsm = 1'd1;
//#0 ap_enable_reg_pp0_iter1 = 1'b0;
//#0 ap_enable_reg_pp0_iter2 = 1'b0;
//#0 ap_enable_reg_pp0_iter3 = 1'b0;
//#0 ap_done_reg = 1'b0;
//#0 t_fu_158 = 4'd0;
//#0 indvar_flatten_fu_162 = 9'd0;
//#0 indvar_flatten54_fu_166 = 15'd0;
//#0 p_0_0_0134_fu_170 = 13'd0;
//#0 p_0_0_0_126136_fu_174 = 13'd0;
//#0 p_0_0_0_2138_fu_178 = 13'd0;
//#0 p_0_0_0_3140_fu_182 = 13'd0;
//#0 p_0_0_0_4142_fu_186 = 13'd0;
//#0 p_0_0_0_5144_fu_190 = 13'd0;
//#0 p_0_0_0_6146_fu_194 = 13'd0;
//#0 p_0_0_0_7148_fu_198 = 13'd0;
//#0 p_0_0_0_8150_fu_202 = 13'd0;
//#0 p_0_0_0_9152_fu_206 = 13'd0;
//#0 p_0_0_0_10154_fu_210 = 13'd0;
//#0 p_0_0_0_1156_fu_214 = 13'd0;
//#0 p_0_0_0_1_1158_fu_218 = 13'd0;
//#0 p_0_0_0_1_2160_fu_222 = 13'd0;
//#0 p_0_0_0_1_3162_fu_226 = 13'd0;
//#0 p_0_0_0_1_4164_fu_230 = 13'd0;
//#0 p_0_0_0_1_5166_fu_234 = 13'd0;
//#0 p_0_0_0_1_6168_fu_238 = 13'd0;
//#0 p_0_0_0_1_7170_fu_242 = 13'd0;
//#0 p_0_0_0_1_8172_fu_246 = 13'd0;
//#0 p_0_0_0_1_9174_fu_250 = 13'd0;
//#0 p_0_0_0_1_10176_fu_254 = 13'd0;
end

MLP0_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter2_stage0)) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln50_reg_1556 == 1'd0) & (icmp_ln45_reg_1546_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_p_0_0_0135_reg_480 <= p_0_0_0134_fu_170;
        end else if (((icmp_ln50_reg_1556 == 1'd1) & (icmp_ln45_reg_1546_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_p_0_0_0135_reg_480 <= trunc_ln50_fu_807_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_p_0_0_0135_reg_480 <= ap_phi_reg_pp0_iter2_p_0_0_0135_reg_480;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln50_reg_1556 == 1'd0) & (icmp_ln45_reg_1546_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_p_0_0_0_1157_reg_471 <= p_0_0_0_1156_fu_214;
        end else if (((icmp_ln50_reg_1556 == 1'd1) & (icmp_ln45_reg_1546_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_p_0_0_0_1157_reg_471 <= {{mac_sm_dout[168:156]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_p_0_0_0_1157_reg_471 <= ap_phi_reg_pp0_iter2_p_0_0_0_1157_reg_471;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_336)) begin
        if ((icmp_ln45_fu_543_p2 == 1'd0)) begin
            indvar_flatten54_fu_166 <= add_ln45_fu_537_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten54_fu_166 <= 15'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_336)) begin
        if ((icmp_ln45_fu_543_p2 == 1'd0)) begin
            indvar_flatten_fu_162 <= select_ln46_2_fu_561_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_162 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_340)) begin
        if ((icmp_ln45_reg_1546 == 1'd0)) begin
            t_fu_158 <= t_2_fu_635_p2;
        end else if ((ap_loop_init_pp0_iter1_reg == 1'b1)) begin
            t_fu_158 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_init_pp0_iter1_reg <= ap_loop_init;
        icmp_ln45_reg_1546 <= icmp_ln45_fu_543_p2;
        icmp_ln45_reg_1546_pp0_iter1_reg <= icmp_ln45_reg_1546;
        icmp_ln46_reg_1550 <= icmp_ln46_fu_549_p2;
        icmp_ln50_reg_1556 <= icmp_ln50_fu_629_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_0_0_0135_reg_480 <= ap_phi_reg_pp0_iter0_p_0_0_0135_reg_480;
        ap_phi_reg_pp0_iter1_p_0_0_0_1157_reg_471 <= ap_phi_reg_pp0_iter0_p_0_0_0_1157_reg_471;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_p_0_0_0135_reg_480 <= ap_phi_reg_pp0_iter1_p_0_0_0135_reg_480;
        ap_phi_reg_pp0_iter2_p_0_0_0_1157_reg_471 <= ap_phi_reg_pp0_iter1_p_0_0_0_1157_reg_471;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln45_reg_1546_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_0_0_0134_fu_170 <= ap_phi_mux_p_0_0_0_126137_phi_fu_465_p4;
        p_0_0_0_10154_fu_210 <= ap_phi_mux_empty_1234_phi_fu_374_p4;
        p_0_0_0_1156_fu_214 <= ap_phi_mux_p_0_0_0_1_1159_phi_fu_365_p4;
        p_0_0_0_126136_fu_174 <= ap_phi_mux_p_0_0_0_2139_phi_fu_456_p4;
        p_0_0_0_1_10176_fu_254 <= ap_phi_mux_empty_phi_fu_274_p4;
        p_0_0_0_1_1158_fu_218 <= ap_phi_mux_p_0_0_0_1_2161_phi_fu_356_p4;
        p_0_0_0_1_2160_fu_222 <= ap_phi_mux_p_0_0_0_1_3163_phi_fu_347_p4;
        p_0_0_0_1_3162_fu_226 <= ap_phi_mux_p_0_0_0_1_4165_phi_fu_338_p4;
        p_0_0_0_1_4164_fu_230 <= ap_phi_mux_p_0_0_0_1_5167_phi_fu_329_p4;
        p_0_0_0_1_5166_fu_234 <= ap_phi_mux_p_0_0_0_1_6169_phi_fu_320_p4;
        p_0_0_0_1_6168_fu_238 <= ap_phi_mux_p_0_0_0_1_7171_phi_fu_311_p4;
        p_0_0_0_1_7170_fu_242 <= ap_phi_mux_p_0_0_0_1_8173_phi_fu_302_p4;
        p_0_0_0_1_8172_fu_246 <= ap_phi_mux_p_0_0_0_1_9175_phi_fu_293_p4;
        p_0_0_0_1_9174_fu_250 <= ap_phi_mux_p_0_0_0_1_10177_phi_fu_284_p4;
        p_0_0_0_2138_fu_178 <= ap_phi_mux_p_0_0_0_3141_phi_fu_447_p4;
        p_0_0_0_3140_fu_182 <= ap_phi_mux_p_0_0_0_4143_phi_fu_438_p4;
        p_0_0_0_4142_fu_186 <= ap_phi_mux_p_0_0_0_5145_phi_fu_429_p4;
        p_0_0_0_5144_fu_190 <= ap_phi_mux_p_0_0_0_6147_phi_fu_420_p4;
        p_0_0_0_6146_fu_194 <= ap_phi_mux_p_0_0_0_7149_phi_fu_411_p4;
        p_0_0_0_7148_fu_198 <= ap_phi_mux_p_0_0_0_8151_phi_fu_402_p4;
        p_0_0_0_8150_fu_202 <= ap_phi_mux_p_0_0_0_9153_phi_fu_393_p4;
        p_0_0_0_9152_fu_206 <= ap_phi_mux_p_0_0_0_10155_phi_fu_384_p4;
    end
end

always @ (*) begin
    if (((icmp_ln45_fu_543_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln45_reg_1546_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_1546_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_1556 == 1'd0)) begin
            ap_phi_mux_empty_1234_phi_fu_374_p4 = 13'd0;
        end else if ((icmp_ln50_reg_1556 == 1'd1)) begin
            ap_phi_mux_empty_1234_phi_fu_374_p4 = {{mac_sm_dout[155:143]}};
        end else begin
            ap_phi_mux_empty_1234_phi_fu_374_p4 = ap_phi_reg_pp0_iter2_empty_1234_reg_371;
        end
    end else begin
        ap_phi_mux_empty_1234_phi_fu_374_p4 = ap_phi_reg_pp0_iter2_empty_1234_reg_371;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_1546_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_1556 == 1'd0)) begin
            ap_phi_mux_empty_phi_fu_274_p4 = 13'd0;
        end else if ((icmp_ln50_reg_1556 == 1'd1)) begin
            ap_phi_mux_empty_phi_fu_274_p4 = {{mac_sm_dout[311:299]}};
        end else begin
            ap_phi_mux_empty_phi_fu_274_p4 = ap_phi_reg_pp0_iter2_empty_reg_271;
        end
    end else begin
        ap_phi_mux_empty_phi_fu_274_p4 = ap_phi_reg_pp0_iter2_empty_reg_271;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_1546_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_1556 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_10155_phi_fu_384_p4 = p_0_0_0_10154_fu_210;
        end else if ((icmp_ln50_reg_1556 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_10155_phi_fu_384_p4 = {{mac_sm_dout[142:130]}};
        end else begin
            ap_phi_mux_p_0_0_0_10155_phi_fu_384_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_10155_reg_381;
        end
    end else begin
        ap_phi_mux_p_0_0_0_10155_phi_fu_384_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_10155_reg_381;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_1546_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_1556 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_126137_phi_fu_465_p4 = p_0_0_0_126136_fu_174;
        end else if ((icmp_ln50_reg_1556 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_126137_phi_fu_465_p4 = {{mac_sm_dout[25:13]}};
        end else begin
            ap_phi_mux_p_0_0_0_126137_phi_fu_465_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_126137_reg_462;
        end
    end else begin
        ap_phi_mux_p_0_0_0_126137_phi_fu_465_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_126137_reg_462;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_1546_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_1556 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_1_10177_phi_fu_284_p4 = p_0_0_0_1_10176_fu_254;
        end else if ((icmp_ln50_reg_1556 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_1_10177_phi_fu_284_p4 = {{mac_sm_dout[298:286]}};
        end else begin
            ap_phi_mux_p_0_0_0_1_10177_phi_fu_284_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_10177_reg_281;
        end
    end else begin
        ap_phi_mux_p_0_0_0_1_10177_phi_fu_284_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_10177_reg_281;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_1546_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_1556 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_1_1159_phi_fu_365_p4 = p_0_0_0_1_1158_fu_218;
        end else if ((icmp_ln50_reg_1556 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_1_1159_phi_fu_365_p4 = {{mac_sm_dout[181:169]}};
        end else begin
            ap_phi_mux_p_0_0_0_1_1159_phi_fu_365_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_1159_reg_362;
        end
    end else begin
        ap_phi_mux_p_0_0_0_1_1159_phi_fu_365_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_1159_reg_362;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_1546_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_1556 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_1_2161_phi_fu_356_p4 = p_0_0_0_1_2160_fu_222;
        end else if ((icmp_ln50_reg_1556 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_1_2161_phi_fu_356_p4 = {{mac_sm_dout[194:182]}};
        end else begin
            ap_phi_mux_p_0_0_0_1_2161_phi_fu_356_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_2161_reg_353;
        end
    end else begin
        ap_phi_mux_p_0_0_0_1_2161_phi_fu_356_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_2161_reg_353;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_1546_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_1556 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_1_3163_phi_fu_347_p4 = p_0_0_0_1_3162_fu_226;
        end else if ((icmp_ln50_reg_1556 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_1_3163_phi_fu_347_p4 = {{mac_sm_dout[207:195]}};
        end else begin
            ap_phi_mux_p_0_0_0_1_3163_phi_fu_347_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_3163_reg_344;
        end
    end else begin
        ap_phi_mux_p_0_0_0_1_3163_phi_fu_347_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_3163_reg_344;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_1546_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_1556 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_1_4165_phi_fu_338_p4 = p_0_0_0_1_4164_fu_230;
        end else if ((icmp_ln50_reg_1556 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_1_4165_phi_fu_338_p4 = {{mac_sm_dout[220:208]}};
        end else begin
            ap_phi_mux_p_0_0_0_1_4165_phi_fu_338_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_4165_reg_335;
        end
    end else begin
        ap_phi_mux_p_0_0_0_1_4165_phi_fu_338_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_4165_reg_335;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_1546_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_1556 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_1_5167_phi_fu_329_p4 = p_0_0_0_1_5166_fu_234;
        end else if ((icmp_ln50_reg_1556 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_1_5167_phi_fu_329_p4 = {{mac_sm_dout[233:221]}};
        end else begin
            ap_phi_mux_p_0_0_0_1_5167_phi_fu_329_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_5167_reg_326;
        end
    end else begin
        ap_phi_mux_p_0_0_0_1_5167_phi_fu_329_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_5167_reg_326;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_1546_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_1556 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_1_6169_phi_fu_320_p4 = p_0_0_0_1_6168_fu_238;
        end else if ((icmp_ln50_reg_1556 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_1_6169_phi_fu_320_p4 = {{mac_sm_dout[246:234]}};
        end else begin
            ap_phi_mux_p_0_0_0_1_6169_phi_fu_320_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_6169_reg_317;
        end
    end else begin
        ap_phi_mux_p_0_0_0_1_6169_phi_fu_320_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_6169_reg_317;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_1546_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_1556 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_1_7171_phi_fu_311_p4 = p_0_0_0_1_7170_fu_242;
        end else if ((icmp_ln50_reg_1556 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_1_7171_phi_fu_311_p4 = {{mac_sm_dout[259:247]}};
        end else begin
            ap_phi_mux_p_0_0_0_1_7171_phi_fu_311_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_7171_reg_308;
        end
    end else begin
        ap_phi_mux_p_0_0_0_1_7171_phi_fu_311_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_7171_reg_308;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_1546_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_1556 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_1_8173_phi_fu_302_p4 = p_0_0_0_1_8172_fu_246;
        end else if ((icmp_ln50_reg_1556 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_1_8173_phi_fu_302_p4 = {{mac_sm_dout[272:260]}};
        end else begin
            ap_phi_mux_p_0_0_0_1_8173_phi_fu_302_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_8173_reg_299;
        end
    end else begin
        ap_phi_mux_p_0_0_0_1_8173_phi_fu_302_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_8173_reg_299;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_1546_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_1556 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_1_9175_phi_fu_293_p4 = p_0_0_0_1_9174_fu_250;
        end else if ((icmp_ln50_reg_1556 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_1_9175_phi_fu_293_p4 = {{mac_sm_dout[285:273]}};
        end else begin
            ap_phi_mux_p_0_0_0_1_9175_phi_fu_293_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_9175_reg_290;
        end
    end else begin
        ap_phi_mux_p_0_0_0_1_9175_phi_fu_293_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_9175_reg_290;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_1546_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_1556 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_2139_phi_fu_456_p4 = p_0_0_0_2138_fu_178;
        end else if ((icmp_ln50_reg_1556 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_2139_phi_fu_456_p4 = {{mac_sm_dout[38:26]}};
        end else begin
            ap_phi_mux_p_0_0_0_2139_phi_fu_456_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_2139_reg_453;
        end
    end else begin
        ap_phi_mux_p_0_0_0_2139_phi_fu_456_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_2139_reg_453;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_1546_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_1556 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_3141_phi_fu_447_p4 = p_0_0_0_3140_fu_182;
        end else if ((icmp_ln50_reg_1556 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_3141_phi_fu_447_p4 = {{mac_sm_dout[51:39]}};
        end else begin
            ap_phi_mux_p_0_0_0_3141_phi_fu_447_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_3141_reg_444;
        end
    end else begin
        ap_phi_mux_p_0_0_0_3141_phi_fu_447_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_3141_reg_444;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_1546_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_1556 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_4143_phi_fu_438_p4 = p_0_0_0_4142_fu_186;
        end else if ((icmp_ln50_reg_1556 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_4143_phi_fu_438_p4 = {{mac_sm_dout[64:52]}};
        end else begin
            ap_phi_mux_p_0_0_0_4143_phi_fu_438_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_4143_reg_435;
        end
    end else begin
        ap_phi_mux_p_0_0_0_4143_phi_fu_438_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_4143_reg_435;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_1546_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_1556 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_5145_phi_fu_429_p4 = p_0_0_0_5144_fu_190;
        end else if ((icmp_ln50_reg_1556 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_5145_phi_fu_429_p4 = {{mac_sm_dout[77:65]}};
        end else begin
            ap_phi_mux_p_0_0_0_5145_phi_fu_429_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_5145_reg_426;
        end
    end else begin
        ap_phi_mux_p_0_0_0_5145_phi_fu_429_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_5145_reg_426;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_1546_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_1556 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_6147_phi_fu_420_p4 = p_0_0_0_6146_fu_194;
        end else if ((icmp_ln50_reg_1556 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_6147_phi_fu_420_p4 = {{mac_sm_dout[90:78]}};
        end else begin
            ap_phi_mux_p_0_0_0_6147_phi_fu_420_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_6147_reg_417;
        end
    end else begin
        ap_phi_mux_p_0_0_0_6147_phi_fu_420_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_6147_reg_417;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_1546_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_1556 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_7149_phi_fu_411_p4 = p_0_0_0_7148_fu_198;
        end else if ((icmp_ln50_reg_1556 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_7149_phi_fu_411_p4 = {{mac_sm_dout[103:91]}};
        end else begin
            ap_phi_mux_p_0_0_0_7149_phi_fu_411_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_7149_reg_408;
        end
    end else begin
        ap_phi_mux_p_0_0_0_7149_phi_fu_411_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_7149_reg_408;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_1546_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_1556 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_8151_phi_fu_402_p4 = p_0_0_0_8150_fu_202;
        end else if ((icmp_ln50_reg_1556 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_8151_phi_fu_402_p4 = {{mac_sm_dout[116:104]}};
        end else begin
            ap_phi_mux_p_0_0_0_8151_phi_fu_402_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_8151_reg_399;
        end
    end else begin
        ap_phi_mux_p_0_0_0_8151_phi_fu_402_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_8151_reg_399;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_1546_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_1556 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_9153_phi_fu_393_p4 = p_0_0_0_9152_fu_206;
        end else if ((icmp_ln50_reg_1556 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_9153_phi_fu_393_p4 = {{mac_sm_dout[129:117]}};
        end else begin
            ap_phi_mux_p_0_0_0_9153_phi_fu_393_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_9153_reg_390;
        end
    end else begin
        ap_phi_mux_p_0_0_0_9153_phi_fu_393_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_9153_reg_390;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten54_load = 15'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten54_load = indvar_flatten54_fu_166;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 9'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_162;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init_pp0_iter1_reg == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_t_load = 4'd0;
    end else begin
        ap_sig_allocacmp_t_load = t_fu_158;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        m2_sm_blk_n = m2_sm_full_n;
    end else begin
        m2_sm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        m2_sm_write = 1'b1;
    end else begin
        m2_sm_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op122_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        mac_sm_blk_n = mac_sm_empty_n;
    end else begin
        mac_sm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op122_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        mac_sm_read = 1'b1;
    end else begin
        mac_sm_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln45_fu_537_p2 = (ap_sig_allocacmp_indvar_flatten54_load + 15'd1);

assign add_ln46_fu_555_p2 = (ap_sig_allocacmp_indvar_flatten_load + 9'd1);

assign and_ln45_fu_610_p2 = (xor_ln45_fu_599_p2 & icmp_ln47_fu_604_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op122_read_state3 == 1'b1) & (mac_sm_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = (m2_sm_full_n == 1'b0);
end

always @ (*) begin
    ap_condition_336 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_340 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_p_0_0_0135_reg_480 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_0_0_1157_reg_471 = 'bx;

assign ap_phi_reg_pp0_iter2_empty_1234_reg_371 = 'bx;

assign ap_phi_reg_pp0_iter2_empty_reg_271 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_10155_reg_381 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_126137_reg_462 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_1_10177_reg_281 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_1_1159_reg_362 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_1_2161_reg_353 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_1_3163_reg_344 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_1_4165_reg_335 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_1_5167_reg_326 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_1_6169_reg_317 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_1_7171_reg_308 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_1_8173_reg_299 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_1_9175_reg_290 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_2139_reg_453 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_3141_reg_444 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_4143_reg_435 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_5145_reg_426 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_6147_reg_417 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_7149_reg_408 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_8151_reg_399 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_9153_reg_390 = 'bx;

always @ (*) begin
    ap_predicate_op122_read_state3 = ((icmp_ln50_reg_1556 == 1'd1) & (icmp_ln45_reg_1546_pp0_iter1_reg == 1'd0));
end

assign icmp_ln45_fu_543_p2 = ((ap_sig_allocacmp_indvar_flatten54_load == 15'd18816) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_549_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 9'd192) ? 1'b1 : 1'b0);

assign icmp_ln47_fu_604_p2 = ((ap_sig_allocacmp_t_load == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln50_fu_629_p2 = ((select_ln46_fu_621_p3 == 4'd0) ? 1'b1 : 1'b0);

assign m2_sm_din = {{ap_phi_reg_pp0_iter3_p_0_0_0_1157_reg_471}, {ap_phi_reg_pp0_iter3_p_0_0_0135_reg_480}};

assign or_ln46_fu_616_p2 = (icmp_ln46_reg_1550 | and_ln45_fu_610_p2);

assign select_ln46_2_fu_561_p3 = ((icmp_ln46_fu_549_p2[0:0] == 1'b1) ? 9'd1 : add_ln46_fu_555_p2);

assign select_ln46_fu_621_p3 = ((or_ln46_fu_616_p2[0:0] == 1'b1) ? 4'd0 : ap_sig_allocacmp_t_load);

assign t_2_fu_635_p2 = (select_ln46_fu_621_p3 + 4'd1);

assign trunc_ln50_fu_807_p1 = mac_sm_dout[12:0];

assign xor_ln45_fu_599_p2 = (icmp_ln46_reg_1550 ^ 1'd1);

endmodule //MLP0_do_adapt_4
// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module MLP0_do_adapt_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        mac_sm_dout,
        mac_sm_num_data_valid,
        mac_sm_fifo_cap,
        mac_sm_empty_n,
        mac_sm_read,
        m1_sm_din,
        m1_sm_num_data_valid,
        m1_sm_fifo_cap,
        m1_sm_full_n,
        m1_sm_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [527:0] mac_sm_dout;
input  [2:0] mac_sm_num_data_valid;
input  [2:0] mac_sm_fifo_cap;
input   mac_sm_empty_n;
output   mac_sm_read;
output  [43:0] m1_sm_din;
input  [2:0] m1_sm_num_data_valid;
input  [2:0] m1_sm_fifo_cap;
input   m1_sm_full_n;
output   m1_sm_write;

reg ap_idle;
reg mac_sm_read;
reg m1_sm_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln45_reg_2806;
reg   [0:0] icmp_ln45_reg_2806_pp0_iter1_reg;
reg   [0:0] icmp_ln50_reg_2816;
reg    ap_predicate_op188_read_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln45_fu_945_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    mac_sm_blk_n;
wire    ap_block_pp0_stage0;
reg    m1_sm_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln46_fu_951_p2;
reg   [0:0] icmp_ln46_reg_2810;
wire   [0:0] icmp_ln50_fu_1031_p2;
wire   [10:0] trunc_ln50_fu_1361_p1;
reg    ap_condition_exit_pp0_iter2_stage0;
reg   [10:0] ap_phi_mux_empty_phi_fu_458_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_empty_reg_455;
reg   [10:0] ap_phi_mux_empty_1231_phi_fu_468_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_empty_1231_reg_465;
reg   [10:0] ap_phi_mux_p_0_0_0_1_21325_phi_fu_478_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_1_21325_reg_475;
reg   [10:0] ap_phi_mux_p_0_0_0_1_20323_phi_fu_487_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_1_20323_reg_484;
reg   [10:0] ap_phi_mux_p_0_0_0_1_19321_phi_fu_496_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_1_19321_reg_493;
reg   [10:0] ap_phi_mux_p_0_0_0_1_18319_phi_fu_505_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_1_18319_reg_502;
reg   [10:0] ap_phi_mux_p_0_0_0_1_17317_phi_fu_514_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_1_17317_reg_511;
reg   [10:0] ap_phi_mux_p_0_0_0_1_16315_phi_fu_523_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_1_16315_reg_520;
reg   [10:0] ap_phi_mux_p_0_0_0_1_15313_phi_fu_532_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_1_15313_reg_529;
reg   [10:0] ap_phi_mux_p_0_0_0_1_14311_phi_fu_541_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_1_14311_reg_538;
reg   [10:0] ap_phi_mux_p_0_0_0_1_13309_phi_fu_550_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_1_13309_reg_547;
reg   [10:0] ap_phi_mux_p_0_0_0_1_12307_phi_fu_559_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_1_12307_reg_556;
reg   [10:0] ap_phi_mux_p_0_0_0_1_11305_phi_fu_568_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_1_11305_reg_565;
reg   [10:0] ap_phi_mux_p_0_0_0_1_10303_phi_fu_577_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_1_10303_reg_574;
reg   [10:0] ap_phi_mux_p_0_0_0_1_9301_phi_fu_586_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_1_9301_reg_583;
reg   [10:0] ap_phi_mux_p_0_0_0_1_8299_phi_fu_595_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_1_8299_reg_592;
reg   [10:0] ap_phi_mux_p_0_0_0_1_7297_phi_fu_604_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_1_7297_reg_601;
reg   [10:0] ap_phi_mux_p_0_0_0_1_6295_phi_fu_613_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_1_6295_reg_610;
reg   [10:0] ap_phi_mux_p_0_0_0_1_5293_phi_fu_622_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_1_5293_reg_619;
reg   [10:0] ap_phi_mux_p_0_0_0_1_4291_phi_fu_631_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_1_4291_reg_628;
reg   [10:0] ap_phi_mux_p_0_0_0_1_3289_phi_fu_640_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_1_3289_reg_637;
reg   [10:0] ap_phi_mux_p_0_0_0_1_2287_phi_fu_649_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_1_2287_reg_646;
reg   [10:0] ap_phi_mux_empty_1232_phi_fu_658_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_empty_1232_reg_655;
reg   [10:0] ap_phi_mux_empty_1233_phi_fu_668_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_empty_1233_reg_665;
reg   [10:0] ap_phi_mux_p_0_0_0_21281_phi_fu_678_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_21281_reg_675;
reg   [10:0] ap_phi_mux_p_0_0_0_20279_phi_fu_687_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_20279_reg_684;
reg   [10:0] ap_phi_mux_p_0_0_0_19277_phi_fu_696_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_19277_reg_693;
reg   [10:0] ap_phi_mux_p_0_0_0_18275_phi_fu_705_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_18275_reg_702;
reg   [10:0] ap_phi_mux_p_0_0_0_17273_phi_fu_714_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_17273_reg_711;
reg   [10:0] ap_phi_mux_p_0_0_0_16271_phi_fu_723_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_16271_reg_720;
reg   [10:0] ap_phi_mux_p_0_0_0_15269_phi_fu_732_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_15269_reg_729;
reg   [10:0] ap_phi_mux_p_0_0_0_14267_phi_fu_741_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_14267_reg_738;
reg   [10:0] ap_phi_mux_p_0_0_0_13265_phi_fu_750_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_13265_reg_747;
reg   [10:0] ap_phi_mux_p_0_0_0_12263_phi_fu_759_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_12263_reg_756;
reg   [10:0] ap_phi_mux_p_0_0_0_11261_phi_fu_768_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_11261_reg_765;
reg   [10:0] ap_phi_mux_p_0_0_0_10259_phi_fu_777_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_10259_reg_774;
reg   [10:0] ap_phi_mux_p_0_0_0_9257_phi_fu_786_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_9257_reg_783;
reg   [10:0] ap_phi_mux_p_0_0_0_8255_phi_fu_795_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_8255_reg_792;
reg   [10:0] ap_phi_mux_p_0_0_0_7253_phi_fu_804_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_7253_reg_801;
reg   [10:0] ap_phi_mux_p_0_0_0_6251_phi_fu_813_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_6251_reg_810;
reg   [10:0] ap_phi_mux_p_0_0_0_5249_phi_fu_822_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_5249_reg_819;
reg   [10:0] ap_phi_mux_p_0_0_0_4247_phi_fu_831_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_4247_reg_828;
reg   [10:0] ap_phi_mux_p_0_0_0_3245_phi_fu_840_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_3245_reg_837;
reg   [10:0] ap_phi_mux_p_0_0_0_2243_phi_fu_849_p4;
wire   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_2243_reg_846;
wire   [10:0] ap_phi_reg_pp0_iter0_p_0_0_0_1_1285_reg_855;
reg   [10:0] ap_phi_reg_pp0_iter1_p_0_0_0_1_1285_reg_855;
reg   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_1_1285_reg_855;
reg   [10:0] ap_phi_reg_pp0_iter3_p_0_0_0_1_1285_reg_855;
wire   [10:0] ap_phi_reg_pp0_iter0_p_0_0_0_1283_reg_864;
reg   [10:0] ap_phi_reg_pp0_iter1_p_0_0_0_1283_reg_864;
reg   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_1283_reg_864;
reg   [10:0] ap_phi_reg_pp0_iter3_p_0_0_0_1283_reg_864;
wire   [10:0] ap_phi_reg_pp0_iter0_p_0_0_0_126241_reg_873;
reg   [10:0] ap_phi_reg_pp0_iter1_p_0_0_0_126241_reg_873;
reg   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0_126241_reg_873;
reg   [10:0] ap_phi_reg_pp0_iter3_p_0_0_0_126241_reg_873;
wire   [10:0] ap_phi_reg_pp0_iter0_p_0_0_0239_reg_882;
reg   [10:0] ap_phi_reg_pp0_iter1_p_0_0_0239_reg_882;
reg   [10:0] ap_phi_reg_pp0_iter2_p_0_0_0239_reg_882;
reg   [10:0] ap_phi_reg_pp0_iter3_p_0_0_0239_reg_882;
reg   [3:0] t_fu_254;
wire   [3:0] t_1_fu_1037_p2;
wire    ap_loop_init;
reg    ap_loop_init_pp0_iter1_reg;
reg   [3:0] ap_sig_allocacmp_t_load;
reg   [9:0] indvar_flatten_fu_258;
wire   [9:0] select_ln46_1_fu_963_p3;
reg   [9:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [15:0] indvar_flatten98_fu_262;
wire   [15:0] add_ln45_fu_939_p2;
reg   [15:0] ap_sig_allocacmp_indvar_flatten98_load;
reg   [10:0] p_0_0_0238_fu_266;
reg   [10:0] p_0_0_0_126240_fu_270;
reg   [10:0] p_0_0_0_2242_fu_274;
reg   [10:0] p_0_0_0_3244_fu_278;
reg   [10:0] p_0_0_0_4246_fu_282;
reg   [10:0] p_0_0_0_5248_fu_286;
reg   [10:0] p_0_0_0_6250_fu_290;
reg   [10:0] p_0_0_0_7252_fu_294;
reg   [10:0] p_0_0_0_8254_fu_298;
reg   [10:0] p_0_0_0_9256_fu_302;
reg   [10:0] p_0_0_0_10258_fu_306;
reg   [10:0] p_0_0_0_11260_fu_310;
reg   [10:0] p_0_0_0_12262_fu_314;
reg   [10:0] p_0_0_0_13264_fu_318;
reg   [10:0] p_0_0_0_14266_fu_322;
reg   [10:0] p_0_0_0_15268_fu_326;
reg   [10:0] p_0_0_0_16270_fu_330;
reg   [10:0] p_0_0_0_17272_fu_334;
reg   [10:0] p_0_0_0_18274_fu_338;
reg   [10:0] p_0_0_0_19276_fu_342;
reg   [10:0] p_0_0_0_20278_fu_346;
reg   [10:0] p_0_0_0_21280_fu_350;
reg   [10:0] p_0_0_0_1282_fu_354;
reg   [10:0] p_0_0_0_1_1284_fu_358;
reg   [10:0] p_0_0_0_1_2286_fu_362;
reg   [10:0] p_0_0_0_1_3288_fu_366;
reg   [10:0] p_0_0_0_1_4290_fu_370;
reg   [10:0] p_0_0_0_1_5292_fu_374;
reg   [10:0] p_0_0_0_1_6294_fu_378;
reg   [10:0] p_0_0_0_1_7296_fu_382;
reg   [10:0] p_0_0_0_1_8298_fu_386;
reg   [10:0] p_0_0_0_1_9300_fu_390;
reg   [10:0] p_0_0_0_1_10302_fu_394;
reg   [10:0] p_0_0_0_1_11304_fu_398;
reg   [10:0] p_0_0_0_1_12306_fu_402;
reg   [10:0] p_0_0_0_1_13308_fu_406;
reg   [10:0] p_0_0_0_1_14310_fu_410;
reg   [10:0] p_0_0_0_1_15312_fu_414;
reg   [10:0] p_0_0_0_1_16314_fu_418;
reg   [10:0] p_0_0_0_1_17316_fu_422;
reg   [10:0] p_0_0_0_1_18318_fu_426;
reg   [10:0] p_0_0_0_1_19320_fu_430;
reg   [10:0] p_0_0_0_1_20322_fu_434;
reg   [10:0] p_0_0_0_1_21324_fu_438;
reg    ap_block_pp0_stage0_01001;
wire   [9:0] add_ln46_fu_957_p2;
wire   [0:0] icmp_ln47_fu_1006_p2;
wire   [0:0] xor_ln45_fu_1001_p2;
wire   [0:0] and_ln45_fu_1012_p2;
wire   [0:0] or_ln46_fu_1018_p2;
wire   [3:0] select_ln46_fu_1023_p3;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_544;
reg    ap_condition_548;
wire    ap_ce_reg;

// power-on initialization
initial begin
//#0 ap_CS_fsm = 1'd1;
//#0 ap_enable_reg_pp0_iter1 = 1'b0;
//#0 ap_enable_reg_pp0_iter2 = 1'b0;
//#0 ap_enable_reg_pp0_iter3 = 1'b0;
//#0 ap_done_reg = 1'b0;
//#0 t_fu_254 = 4'd0;
//#0 indvar_flatten_fu_258 = 10'd0;
//#0 indvar_flatten98_fu_262 = 16'd0;
//#0 p_0_0_0238_fu_266 = 11'd0;
//#0 p_0_0_0_126240_fu_270 = 11'd0;
//#0 p_0_0_0_2242_fu_274 = 11'd0;
//#0 p_0_0_0_3244_fu_278 = 11'd0;
//#0 p_0_0_0_4246_fu_282 = 11'd0;
//#0 p_0_0_0_5248_fu_286 = 11'd0;
//#0 p_0_0_0_6250_fu_290 = 11'd0;
//#0 p_0_0_0_7252_fu_294 = 11'd0;
//#0 p_0_0_0_8254_fu_298 = 11'd0;
//#0 p_0_0_0_9256_fu_302 = 11'd0;
//#0 p_0_0_0_10258_fu_306 = 11'd0;
//#0 p_0_0_0_11260_fu_310 = 11'd0;
//#0 p_0_0_0_12262_fu_314 = 11'd0;
//#0 p_0_0_0_13264_fu_318 = 11'd0;
//#0 p_0_0_0_14266_fu_322 = 11'd0;
//#0 p_0_0_0_15268_fu_326 = 11'd0;
//#0 p_0_0_0_16270_fu_330 = 11'd0;
//#0 p_0_0_0_17272_fu_334 = 11'd0;
//#0 p_0_0_0_18274_fu_338 = 11'd0;
//#0 p_0_0_0_19276_fu_342 = 11'd0;
//#0 p_0_0_0_20278_fu_346 = 11'd0;
//#0 p_0_0_0_21280_fu_350 = 11'd0;
//#0 p_0_0_0_1282_fu_354 = 11'd0;
//#0 p_0_0_0_1_1284_fu_358 = 11'd0;
//#0 p_0_0_0_1_2286_fu_362 = 11'd0;
//#0 p_0_0_0_1_3288_fu_366 = 11'd0;
//#0 p_0_0_0_1_4290_fu_370 = 11'd0;
//#0 p_0_0_0_1_5292_fu_374 = 11'd0;
//#0 p_0_0_0_1_6294_fu_378 = 11'd0;
//#0 p_0_0_0_1_7296_fu_382 = 11'd0;
//#0 p_0_0_0_1_8298_fu_386 = 11'd0;
//#0 p_0_0_0_1_9300_fu_390 = 11'd0;
//#0 p_0_0_0_1_10302_fu_394 = 11'd0;
//#0 p_0_0_0_1_11304_fu_398 = 11'd0;
//#0 p_0_0_0_1_12306_fu_402 = 11'd0;
//#0 p_0_0_0_1_13308_fu_406 = 11'd0;
//#0 p_0_0_0_1_14310_fu_410 = 11'd0;
//#0 p_0_0_0_1_15312_fu_414 = 11'd0;
//#0 p_0_0_0_1_16314_fu_418 = 11'd0;
//#0 p_0_0_0_1_17316_fu_422 = 11'd0;
//#0 p_0_0_0_1_18318_fu_426 = 11'd0;
//#0 p_0_0_0_1_19320_fu_430 = 11'd0;
//#0 p_0_0_0_1_20322_fu_434 = 11'd0;
//#0 p_0_0_0_1_21324_fu_438 = 11'd0;
end

MLP0_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter2_stage0)) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln50_reg_2816 == 1'd0) & (icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_p_0_0_0239_reg_882 <= p_0_0_0238_fu_266;
        end else if (((icmp_ln50_reg_2816 == 1'd1) & (icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_p_0_0_0239_reg_882 <= trunc_ln50_fu_1361_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_p_0_0_0239_reg_882 <= ap_phi_reg_pp0_iter2_p_0_0_0239_reg_882;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln50_reg_2816 == 1'd0) & (icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_p_0_0_0_126241_reg_873 <= p_0_0_0_126240_fu_270;
        end else if (((icmp_ln50_reg_2816 == 1'd1) & (icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_p_0_0_0_126241_reg_873 <= {{mac_sm_dout[21:11]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_p_0_0_0_126241_reg_873 <= ap_phi_reg_pp0_iter2_p_0_0_0_126241_reg_873;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln50_reg_2816 == 1'd0) & (icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_p_0_0_0_1283_reg_864 <= p_0_0_0_1282_fu_354;
        end else if (((icmp_ln50_reg_2816 == 1'd1) & (icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_p_0_0_0_1283_reg_864 <= {{mac_sm_dout[274:264]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_p_0_0_0_1283_reg_864 <= ap_phi_reg_pp0_iter2_p_0_0_0_1283_reg_864;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln50_reg_2816 == 1'd0) & (icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_p_0_0_0_1_1285_reg_855 <= p_0_0_0_1_1284_fu_358;
        end else if (((icmp_ln50_reg_2816 == 1'd1) & (icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_p_0_0_0_1_1285_reg_855 <= {{mac_sm_dout[285:275]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_p_0_0_0_1_1285_reg_855 <= ap_phi_reg_pp0_iter2_p_0_0_0_1_1285_reg_855;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_544)) begin
        if ((icmp_ln45_fu_945_p2 == 1'd0)) begin
            indvar_flatten98_fu_262 <= add_ln45_fu_939_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten98_fu_262 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_544)) begin
        if ((icmp_ln45_fu_945_p2 == 1'd0)) begin
            indvar_flatten_fu_258 <= select_ln46_1_fu_963_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_258 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_548)) begin
        if ((icmp_ln45_reg_2806 == 1'd0)) begin
            t_fu_254 <= t_1_fu_1037_p2;
        end else if ((ap_loop_init_pp0_iter1_reg == 1'b1)) begin
            t_fu_254 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_init_pp0_iter1_reg <= ap_loop_init;
        icmp_ln45_reg_2806 <= icmp_ln45_fu_945_p2;
        icmp_ln45_reg_2806_pp0_iter1_reg <= icmp_ln45_reg_2806;
        icmp_ln46_reg_2810 <= icmp_ln46_fu_951_p2;
        icmp_ln50_reg_2816 <= icmp_ln50_fu_1031_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_0_0_0239_reg_882 <= ap_phi_reg_pp0_iter0_p_0_0_0239_reg_882;
        ap_phi_reg_pp0_iter1_p_0_0_0_126241_reg_873 <= ap_phi_reg_pp0_iter0_p_0_0_0_126241_reg_873;
        ap_phi_reg_pp0_iter1_p_0_0_0_1283_reg_864 <= ap_phi_reg_pp0_iter0_p_0_0_0_1283_reg_864;
        ap_phi_reg_pp0_iter1_p_0_0_0_1_1285_reg_855 <= ap_phi_reg_pp0_iter0_p_0_0_0_1_1285_reg_855;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_p_0_0_0239_reg_882 <= ap_phi_reg_pp0_iter1_p_0_0_0239_reg_882;
        ap_phi_reg_pp0_iter2_p_0_0_0_126241_reg_873 <= ap_phi_reg_pp0_iter1_p_0_0_0_126241_reg_873;
        ap_phi_reg_pp0_iter2_p_0_0_0_1283_reg_864 <= ap_phi_reg_pp0_iter1_p_0_0_0_1283_reg_864;
        ap_phi_reg_pp0_iter2_p_0_0_0_1_1285_reg_855 <= ap_phi_reg_pp0_iter1_p_0_0_0_1_1285_reg_855;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_0_0_0238_fu_266 <= ap_phi_mux_p_0_0_0_2243_phi_fu_849_p4;
        p_0_0_0_10258_fu_306 <= ap_phi_mux_p_0_0_0_12263_phi_fu_759_p4;
        p_0_0_0_11260_fu_310 <= ap_phi_mux_p_0_0_0_13265_phi_fu_750_p4;
        p_0_0_0_12262_fu_314 <= ap_phi_mux_p_0_0_0_14267_phi_fu_741_p4;
        p_0_0_0_126240_fu_270 <= ap_phi_mux_p_0_0_0_3245_phi_fu_840_p4;
        p_0_0_0_1282_fu_354 <= ap_phi_mux_p_0_0_0_1_2287_phi_fu_649_p4;
        p_0_0_0_13264_fu_318 <= ap_phi_mux_p_0_0_0_15269_phi_fu_732_p4;
        p_0_0_0_14266_fu_322 <= ap_phi_mux_p_0_0_0_16271_phi_fu_723_p4;
        p_0_0_0_15268_fu_326 <= ap_phi_mux_p_0_0_0_17273_phi_fu_714_p4;
        p_0_0_0_16270_fu_330 <= ap_phi_mux_p_0_0_0_18275_phi_fu_705_p4;
        p_0_0_0_17272_fu_334 <= ap_phi_mux_p_0_0_0_19277_phi_fu_696_p4;
        p_0_0_0_18274_fu_338 <= ap_phi_mux_p_0_0_0_20279_phi_fu_687_p4;
        p_0_0_0_19276_fu_342 <= ap_phi_mux_p_0_0_0_21281_phi_fu_678_p4;
        p_0_0_0_1_10302_fu_394 <= ap_phi_mux_p_0_0_0_1_12307_phi_fu_559_p4;
        p_0_0_0_1_11304_fu_398 <= ap_phi_mux_p_0_0_0_1_13309_phi_fu_550_p4;
        p_0_0_0_1_12306_fu_402 <= ap_phi_mux_p_0_0_0_1_14311_phi_fu_541_p4;
        p_0_0_0_1_1284_fu_358 <= ap_phi_mux_p_0_0_0_1_3289_phi_fu_640_p4;
        p_0_0_0_1_13308_fu_406 <= ap_phi_mux_p_0_0_0_1_15313_phi_fu_532_p4;
        p_0_0_0_1_14310_fu_410 <= ap_phi_mux_p_0_0_0_1_16315_phi_fu_523_p4;
        p_0_0_0_1_15312_fu_414 <= ap_phi_mux_p_0_0_0_1_17317_phi_fu_514_p4;
        p_0_0_0_1_16314_fu_418 <= ap_phi_mux_p_0_0_0_1_18319_phi_fu_505_p4;
        p_0_0_0_1_17316_fu_422 <= ap_phi_mux_p_0_0_0_1_19321_phi_fu_496_p4;
        p_0_0_0_1_18318_fu_426 <= ap_phi_mux_p_0_0_0_1_20323_phi_fu_487_p4;
        p_0_0_0_1_19320_fu_430 <= ap_phi_mux_p_0_0_0_1_21325_phi_fu_478_p4;
        p_0_0_0_1_20322_fu_434 <= ap_phi_mux_empty_1231_phi_fu_468_p4;
        p_0_0_0_1_21324_fu_438 <= ap_phi_mux_empty_phi_fu_458_p4;
        p_0_0_0_1_2286_fu_362 <= ap_phi_mux_p_0_0_0_1_4291_phi_fu_631_p4;
        p_0_0_0_1_3288_fu_366 <= ap_phi_mux_p_0_0_0_1_5293_phi_fu_622_p4;
        p_0_0_0_1_4290_fu_370 <= ap_phi_mux_p_0_0_0_1_6295_phi_fu_613_p4;
        p_0_0_0_1_5292_fu_374 <= ap_phi_mux_p_0_0_0_1_7297_phi_fu_604_p4;
        p_0_0_0_1_6294_fu_378 <= ap_phi_mux_p_0_0_0_1_8299_phi_fu_595_p4;
        p_0_0_0_1_7296_fu_382 <= ap_phi_mux_p_0_0_0_1_9301_phi_fu_586_p4;
        p_0_0_0_1_8298_fu_386 <= ap_phi_mux_p_0_0_0_1_10303_phi_fu_577_p4;
        p_0_0_0_1_9300_fu_390 <= ap_phi_mux_p_0_0_0_1_11305_phi_fu_568_p4;
        p_0_0_0_20278_fu_346 <= ap_phi_mux_empty_1233_phi_fu_668_p4;
        p_0_0_0_21280_fu_350 <= ap_phi_mux_empty_1232_phi_fu_658_p4;
        p_0_0_0_2242_fu_274 <= ap_phi_mux_p_0_0_0_4247_phi_fu_831_p4;
        p_0_0_0_3244_fu_278 <= ap_phi_mux_p_0_0_0_5249_phi_fu_822_p4;
        p_0_0_0_4246_fu_282 <= ap_phi_mux_p_0_0_0_6251_phi_fu_813_p4;
        p_0_0_0_5248_fu_286 <= ap_phi_mux_p_0_0_0_7253_phi_fu_804_p4;
        p_0_0_0_6250_fu_290 <= ap_phi_mux_p_0_0_0_8255_phi_fu_795_p4;
        p_0_0_0_7252_fu_294 <= ap_phi_mux_p_0_0_0_9257_phi_fu_786_p4;
        p_0_0_0_8254_fu_298 <= ap_phi_mux_p_0_0_0_10259_phi_fu_777_p4;
        p_0_0_0_9256_fu_302 <= ap_phi_mux_p_0_0_0_11261_phi_fu_768_p4;
    end
end

always @ (*) begin
    if (((icmp_ln45_fu_945_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln45_reg_2806_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_empty_1231_phi_fu_468_p4 = 11'd0;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_empty_1231_phi_fu_468_p4 = {{mac_sm_dout[516:506]}};
        end else begin
            ap_phi_mux_empty_1231_phi_fu_468_p4 = ap_phi_reg_pp0_iter2_empty_1231_reg_465;
        end
    end else begin
        ap_phi_mux_empty_1231_phi_fu_468_p4 = ap_phi_reg_pp0_iter2_empty_1231_reg_465;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_empty_1232_phi_fu_658_p4 = 11'd0;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_empty_1232_phi_fu_658_p4 = {{mac_sm_dout[263:253]}};
        end else begin
            ap_phi_mux_empty_1232_phi_fu_658_p4 = ap_phi_reg_pp0_iter2_empty_1232_reg_655;
        end
    end else begin
        ap_phi_mux_empty_1232_phi_fu_658_p4 = ap_phi_reg_pp0_iter2_empty_1232_reg_655;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_empty_1233_phi_fu_668_p4 = 11'd0;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_empty_1233_phi_fu_668_p4 = {{mac_sm_dout[252:242]}};
        end else begin
            ap_phi_mux_empty_1233_phi_fu_668_p4 = ap_phi_reg_pp0_iter2_empty_1233_reg_665;
        end
    end else begin
        ap_phi_mux_empty_1233_phi_fu_668_p4 = ap_phi_reg_pp0_iter2_empty_1233_reg_665;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_empty_phi_fu_458_p4 = 11'd0;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_empty_phi_fu_458_p4 = {{mac_sm_dout[527:517]}};
        end else begin
            ap_phi_mux_empty_phi_fu_458_p4 = ap_phi_reg_pp0_iter2_empty_reg_455;
        end
    end else begin
        ap_phi_mux_empty_phi_fu_458_p4 = ap_phi_reg_pp0_iter2_empty_reg_455;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_10259_phi_fu_777_p4 = p_0_0_0_10258_fu_306;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_10259_phi_fu_777_p4 = {{mac_sm_dout[120:110]}};
        end else begin
            ap_phi_mux_p_0_0_0_10259_phi_fu_777_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_10259_reg_774;
        end
    end else begin
        ap_phi_mux_p_0_0_0_10259_phi_fu_777_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_10259_reg_774;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_11261_phi_fu_768_p4 = p_0_0_0_11260_fu_310;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_11261_phi_fu_768_p4 = {{mac_sm_dout[131:121]}};
        end else begin
            ap_phi_mux_p_0_0_0_11261_phi_fu_768_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_11261_reg_765;
        end
    end else begin
        ap_phi_mux_p_0_0_0_11261_phi_fu_768_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_11261_reg_765;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_12263_phi_fu_759_p4 = p_0_0_0_12262_fu_314;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_12263_phi_fu_759_p4 = {{mac_sm_dout[142:132]}};
        end else begin
            ap_phi_mux_p_0_0_0_12263_phi_fu_759_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_12263_reg_756;
        end
    end else begin
        ap_phi_mux_p_0_0_0_12263_phi_fu_759_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_12263_reg_756;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_13265_phi_fu_750_p4 = p_0_0_0_13264_fu_318;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_13265_phi_fu_750_p4 = {{mac_sm_dout[153:143]}};
        end else begin
            ap_phi_mux_p_0_0_0_13265_phi_fu_750_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_13265_reg_747;
        end
    end else begin
        ap_phi_mux_p_0_0_0_13265_phi_fu_750_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_13265_reg_747;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_14267_phi_fu_741_p4 = p_0_0_0_14266_fu_322;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_14267_phi_fu_741_p4 = {{mac_sm_dout[164:154]}};
        end else begin
            ap_phi_mux_p_0_0_0_14267_phi_fu_741_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_14267_reg_738;
        end
    end else begin
        ap_phi_mux_p_0_0_0_14267_phi_fu_741_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_14267_reg_738;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_15269_phi_fu_732_p4 = p_0_0_0_15268_fu_326;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_15269_phi_fu_732_p4 = {{mac_sm_dout[175:165]}};
        end else begin
            ap_phi_mux_p_0_0_0_15269_phi_fu_732_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_15269_reg_729;
        end
    end else begin
        ap_phi_mux_p_0_0_0_15269_phi_fu_732_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_15269_reg_729;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_16271_phi_fu_723_p4 = p_0_0_0_16270_fu_330;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_16271_phi_fu_723_p4 = {{mac_sm_dout[186:176]}};
        end else begin
            ap_phi_mux_p_0_0_0_16271_phi_fu_723_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_16271_reg_720;
        end
    end else begin
        ap_phi_mux_p_0_0_0_16271_phi_fu_723_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_16271_reg_720;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_17273_phi_fu_714_p4 = p_0_0_0_17272_fu_334;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_17273_phi_fu_714_p4 = {{mac_sm_dout[197:187]}};
        end else begin
            ap_phi_mux_p_0_0_0_17273_phi_fu_714_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_17273_reg_711;
        end
    end else begin
        ap_phi_mux_p_0_0_0_17273_phi_fu_714_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_17273_reg_711;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_18275_phi_fu_705_p4 = p_0_0_0_18274_fu_338;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_18275_phi_fu_705_p4 = {{mac_sm_dout[208:198]}};
        end else begin
            ap_phi_mux_p_0_0_0_18275_phi_fu_705_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_18275_reg_702;
        end
    end else begin
        ap_phi_mux_p_0_0_0_18275_phi_fu_705_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_18275_reg_702;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_19277_phi_fu_696_p4 = p_0_0_0_19276_fu_342;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_19277_phi_fu_696_p4 = {{mac_sm_dout[219:209]}};
        end else begin
            ap_phi_mux_p_0_0_0_19277_phi_fu_696_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_19277_reg_693;
        end
    end else begin
        ap_phi_mux_p_0_0_0_19277_phi_fu_696_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_19277_reg_693;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_1_10303_phi_fu_577_p4 = p_0_0_0_1_10302_fu_394;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_1_10303_phi_fu_577_p4 = {{mac_sm_dout[384:374]}};
        end else begin
            ap_phi_mux_p_0_0_0_1_10303_phi_fu_577_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_10303_reg_574;
        end
    end else begin
        ap_phi_mux_p_0_0_0_1_10303_phi_fu_577_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_10303_reg_574;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_1_11305_phi_fu_568_p4 = p_0_0_0_1_11304_fu_398;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_1_11305_phi_fu_568_p4 = {{mac_sm_dout[395:385]}};
        end else begin
            ap_phi_mux_p_0_0_0_1_11305_phi_fu_568_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_11305_reg_565;
        end
    end else begin
        ap_phi_mux_p_0_0_0_1_11305_phi_fu_568_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_11305_reg_565;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_1_12307_phi_fu_559_p4 = p_0_0_0_1_12306_fu_402;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_1_12307_phi_fu_559_p4 = {{mac_sm_dout[406:396]}};
        end else begin
            ap_phi_mux_p_0_0_0_1_12307_phi_fu_559_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_12307_reg_556;
        end
    end else begin
        ap_phi_mux_p_0_0_0_1_12307_phi_fu_559_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_12307_reg_556;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_1_13309_phi_fu_550_p4 = p_0_0_0_1_13308_fu_406;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_1_13309_phi_fu_550_p4 = {{mac_sm_dout[417:407]}};
        end else begin
            ap_phi_mux_p_0_0_0_1_13309_phi_fu_550_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_13309_reg_547;
        end
    end else begin
        ap_phi_mux_p_0_0_0_1_13309_phi_fu_550_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_13309_reg_547;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_1_14311_phi_fu_541_p4 = p_0_0_0_1_14310_fu_410;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_1_14311_phi_fu_541_p4 = {{mac_sm_dout[428:418]}};
        end else begin
            ap_phi_mux_p_0_0_0_1_14311_phi_fu_541_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_14311_reg_538;
        end
    end else begin
        ap_phi_mux_p_0_0_0_1_14311_phi_fu_541_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_14311_reg_538;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_1_15313_phi_fu_532_p4 = p_0_0_0_1_15312_fu_414;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_1_15313_phi_fu_532_p4 = {{mac_sm_dout[439:429]}};
        end else begin
            ap_phi_mux_p_0_0_0_1_15313_phi_fu_532_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_15313_reg_529;
        end
    end else begin
        ap_phi_mux_p_0_0_0_1_15313_phi_fu_532_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_15313_reg_529;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_1_16315_phi_fu_523_p4 = p_0_0_0_1_16314_fu_418;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_1_16315_phi_fu_523_p4 = {{mac_sm_dout[450:440]}};
        end else begin
            ap_phi_mux_p_0_0_0_1_16315_phi_fu_523_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_16315_reg_520;
        end
    end else begin
        ap_phi_mux_p_0_0_0_1_16315_phi_fu_523_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_16315_reg_520;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_1_17317_phi_fu_514_p4 = p_0_0_0_1_17316_fu_422;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_1_17317_phi_fu_514_p4 = {{mac_sm_dout[461:451]}};
        end else begin
            ap_phi_mux_p_0_0_0_1_17317_phi_fu_514_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_17317_reg_511;
        end
    end else begin
        ap_phi_mux_p_0_0_0_1_17317_phi_fu_514_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_17317_reg_511;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_1_18319_phi_fu_505_p4 = p_0_0_0_1_18318_fu_426;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_1_18319_phi_fu_505_p4 = {{mac_sm_dout[472:462]}};
        end else begin
            ap_phi_mux_p_0_0_0_1_18319_phi_fu_505_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_18319_reg_502;
        end
    end else begin
        ap_phi_mux_p_0_0_0_1_18319_phi_fu_505_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_18319_reg_502;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_1_19321_phi_fu_496_p4 = p_0_0_0_1_19320_fu_430;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_1_19321_phi_fu_496_p4 = {{mac_sm_dout[483:473]}};
        end else begin
            ap_phi_mux_p_0_0_0_1_19321_phi_fu_496_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_19321_reg_493;
        end
    end else begin
        ap_phi_mux_p_0_0_0_1_19321_phi_fu_496_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_19321_reg_493;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_1_20323_phi_fu_487_p4 = p_0_0_0_1_20322_fu_434;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_1_20323_phi_fu_487_p4 = {{mac_sm_dout[494:484]}};
        end else begin
            ap_phi_mux_p_0_0_0_1_20323_phi_fu_487_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_20323_reg_484;
        end
    end else begin
        ap_phi_mux_p_0_0_0_1_20323_phi_fu_487_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_20323_reg_484;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_1_21325_phi_fu_478_p4 = p_0_0_0_1_21324_fu_438;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_1_21325_phi_fu_478_p4 = {{mac_sm_dout[505:495]}};
        end else begin
            ap_phi_mux_p_0_0_0_1_21325_phi_fu_478_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_21325_reg_475;
        end
    end else begin
        ap_phi_mux_p_0_0_0_1_21325_phi_fu_478_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_21325_reg_475;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_1_2287_phi_fu_649_p4 = p_0_0_0_1_2286_fu_362;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_1_2287_phi_fu_649_p4 = {{mac_sm_dout[296:286]}};
        end else begin
            ap_phi_mux_p_0_0_0_1_2287_phi_fu_649_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_2287_reg_646;
        end
    end else begin
        ap_phi_mux_p_0_0_0_1_2287_phi_fu_649_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_2287_reg_646;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_1_3289_phi_fu_640_p4 = p_0_0_0_1_3288_fu_366;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_1_3289_phi_fu_640_p4 = {{mac_sm_dout[307:297]}};
        end else begin
            ap_phi_mux_p_0_0_0_1_3289_phi_fu_640_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_3289_reg_637;
        end
    end else begin
        ap_phi_mux_p_0_0_0_1_3289_phi_fu_640_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_3289_reg_637;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_1_4291_phi_fu_631_p4 = p_0_0_0_1_4290_fu_370;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_1_4291_phi_fu_631_p4 = {{mac_sm_dout[318:308]}};
        end else begin
            ap_phi_mux_p_0_0_0_1_4291_phi_fu_631_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_4291_reg_628;
        end
    end else begin
        ap_phi_mux_p_0_0_0_1_4291_phi_fu_631_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_4291_reg_628;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_1_5293_phi_fu_622_p4 = p_0_0_0_1_5292_fu_374;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_1_5293_phi_fu_622_p4 = {{mac_sm_dout[329:319]}};
        end else begin
            ap_phi_mux_p_0_0_0_1_5293_phi_fu_622_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_5293_reg_619;
        end
    end else begin
        ap_phi_mux_p_0_0_0_1_5293_phi_fu_622_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_5293_reg_619;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_1_6295_phi_fu_613_p4 = p_0_0_0_1_6294_fu_378;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_1_6295_phi_fu_613_p4 = {{mac_sm_dout[340:330]}};
        end else begin
            ap_phi_mux_p_0_0_0_1_6295_phi_fu_613_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_6295_reg_610;
        end
    end else begin
        ap_phi_mux_p_0_0_0_1_6295_phi_fu_613_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_6295_reg_610;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_1_7297_phi_fu_604_p4 = p_0_0_0_1_7296_fu_382;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_1_7297_phi_fu_604_p4 = {{mac_sm_dout[351:341]}};
        end else begin
            ap_phi_mux_p_0_0_0_1_7297_phi_fu_604_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_7297_reg_601;
        end
    end else begin
        ap_phi_mux_p_0_0_0_1_7297_phi_fu_604_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_7297_reg_601;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_1_8299_phi_fu_595_p4 = p_0_0_0_1_8298_fu_386;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_1_8299_phi_fu_595_p4 = {{mac_sm_dout[362:352]}};
        end else begin
            ap_phi_mux_p_0_0_0_1_8299_phi_fu_595_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_8299_reg_592;
        end
    end else begin
        ap_phi_mux_p_0_0_0_1_8299_phi_fu_595_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_8299_reg_592;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_1_9301_phi_fu_586_p4 = p_0_0_0_1_9300_fu_390;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_1_9301_phi_fu_586_p4 = {{mac_sm_dout[373:363]}};
        end else begin
            ap_phi_mux_p_0_0_0_1_9301_phi_fu_586_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_9301_reg_583;
        end
    end else begin
        ap_phi_mux_p_0_0_0_1_9301_phi_fu_586_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_1_9301_reg_583;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_20279_phi_fu_687_p4 = p_0_0_0_20278_fu_346;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_20279_phi_fu_687_p4 = {{mac_sm_dout[230:220]}};
        end else begin
            ap_phi_mux_p_0_0_0_20279_phi_fu_687_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_20279_reg_684;
        end
    end else begin
        ap_phi_mux_p_0_0_0_20279_phi_fu_687_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_20279_reg_684;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_21281_phi_fu_678_p4 = p_0_0_0_21280_fu_350;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_21281_phi_fu_678_p4 = {{mac_sm_dout[241:231]}};
        end else begin
            ap_phi_mux_p_0_0_0_21281_phi_fu_678_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_21281_reg_675;
        end
    end else begin
        ap_phi_mux_p_0_0_0_21281_phi_fu_678_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_21281_reg_675;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_2243_phi_fu_849_p4 = p_0_0_0_2242_fu_274;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_2243_phi_fu_849_p4 = {{mac_sm_dout[32:22]}};
        end else begin
            ap_phi_mux_p_0_0_0_2243_phi_fu_849_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_2243_reg_846;
        end
    end else begin
        ap_phi_mux_p_0_0_0_2243_phi_fu_849_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_2243_reg_846;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_3245_phi_fu_840_p4 = p_0_0_0_3244_fu_278;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_3245_phi_fu_840_p4 = {{mac_sm_dout[43:33]}};
        end else begin
            ap_phi_mux_p_0_0_0_3245_phi_fu_840_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_3245_reg_837;
        end
    end else begin
        ap_phi_mux_p_0_0_0_3245_phi_fu_840_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_3245_reg_837;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_4247_phi_fu_831_p4 = p_0_0_0_4246_fu_282;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_4247_phi_fu_831_p4 = {{mac_sm_dout[54:44]}};
        end else begin
            ap_phi_mux_p_0_0_0_4247_phi_fu_831_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_4247_reg_828;
        end
    end else begin
        ap_phi_mux_p_0_0_0_4247_phi_fu_831_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_4247_reg_828;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_5249_phi_fu_822_p4 = p_0_0_0_5248_fu_286;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_5249_phi_fu_822_p4 = {{mac_sm_dout[65:55]}};
        end else begin
            ap_phi_mux_p_0_0_0_5249_phi_fu_822_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_5249_reg_819;
        end
    end else begin
        ap_phi_mux_p_0_0_0_5249_phi_fu_822_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_5249_reg_819;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_6251_phi_fu_813_p4 = p_0_0_0_6250_fu_290;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_6251_phi_fu_813_p4 = {{mac_sm_dout[76:66]}};
        end else begin
            ap_phi_mux_p_0_0_0_6251_phi_fu_813_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_6251_reg_810;
        end
    end else begin
        ap_phi_mux_p_0_0_0_6251_phi_fu_813_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_6251_reg_810;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_7253_phi_fu_804_p4 = p_0_0_0_7252_fu_294;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_7253_phi_fu_804_p4 = {{mac_sm_dout[87:77]}};
        end else begin
            ap_phi_mux_p_0_0_0_7253_phi_fu_804_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_7253_reg_801;
        end
    end else begin
        ap_phi_mux_p_0_0_0_7253_phi_fu_804_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_7253_reg_801;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_8255_phi_fu_795_p4 = p_0_0_0_8254_fu_298;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_8255_phi_fu_795_p4 = {{mac_sm_dout[98:88]}};
        end else begin
            ap_phi_mux_p_0_0_0_8255_phi_fu_795_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_8255_reg_792;
        end
    end else begin
        ap_phi_mux_p_0_0_0_8255_phi_fu_795_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_8255_reg_792;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln50_reg_2816 == 1'd0)) begin
            ap_phi_mux_p_0_0_0_9257_phi_fu_786_p4 = p_0_0_0_9256_fu_302;
        end else if ((icmp_ln50_reg_2816 == 1'd1)) begin
            ap_phi_mux_p_0_0_0_9257_phi_fu_786_p4 = {{mac_sm_dout[109:99]}};
        end else begin
            ap_phi_mux_p_0_0_0_9257_phi_fu_786_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_9257_reg_783;
        end
    end else begin
        ap_phi_mux_p_0_0_0_9257_phi_fu_786_p4 = ap_phi_reg_pp0_iter2_p_0_0_0_9257_reg_783;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten98_load = 16'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten98_load = indvar_flatten98_fu_262;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_258;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init_pp0_iter1_reg == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_t_load = 4'd0;
    end else begin
        ap_sig_allocacmp_t_load = t_fu_254;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        m1_sm_blk_n = m1_sm_full_n;
    end else begin
        m1_sm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        m1_sm_write = 1'b1;
    end else begin
        m1_sm_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op188_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        mac_sm_blk_n = mac_sm_empty_n;
    end else begin
        mac_sm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op188_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        mac_sm_read = 1'b1;
    end else begin
        mac_sm_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln45_fu_939_p2 = (ap_sig_allocacmp_indvar_flatten98_load + 16'd1);

assign add_ln46_fu_957_p2 = (ap_sig_allocacmp_indvar_flatten_load + 10'd1);

assign and_ln45_fu_1012_p2 = (xor_ln45_fu_1001_p2 & icmp_ln47_fu_1006_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op188_read_state3 == 1'b1) & (mac_sm_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = (m1_sm_full_n == 1'b0);
end

always @ (*) begin
    ap_condition_544 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_548 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_p_0_0_0239_reg_882 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_0_0_126241_reg_873 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_0_0_1283_reg_864 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_0_0_1_1285_reg_855 = 'bx;

assign ap_phi_reg_pp0_iter2_empty_1231_reg_465 = 'bx;

assign ap_phi_reg_pp0_iter2_empty_1232_reg_655 = 'bx;

assign ap_phi_reg_pp0_iter2_empty_1233_reg_665 = 'bx;

assign ap_phi_reg_pp0_iter2_empty_reg_455 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_10259_reg_774 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_11261_reg_765 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_12263_reg_756 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_13265_reg_747 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_14267_reg_738 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_15269_reg_729 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_16271_reg_720 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_17273_reg_711 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_18275_reg_702 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_19277_reg_693 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_1_10303_reg_574 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_1_11305_reg_565 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_1_12307_reg_556 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_1_13309_reg_547 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_1_14311_reg_538 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_1_15313_reg_529 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_1_16315_reg_520 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_1_17317_reg_511 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_1_18319_reg_502 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_1_19321_reg_493 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_1_20323_reg_484 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_1_21325_reg_475 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_1_2287_reg_646 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_1_3289_reg_637 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_1_4291_reg_628 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_1_5293_reg_619 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_1_6295_reg_610 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_1_7297_reg_601 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_1_8299_reg_592 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_1_9301_reg_583 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_20279_reg_684 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_21281_reg_675 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_2243_reg_846 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_3245_reg_837 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_4247_reg_828 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_5249_reg_819 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_6251_reg_810 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_7253_reg_801 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_8255_reg_792 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0_9257_reg_783 = 'bx;

always @ (*) begin
    ap_predicate_op188_read_state3 = ((icmp_ln50_reg_2816 == 1'd1) & (icmp_ln45_reg_2806_pp0_iter1_reg == 1'd0));
end

assign icmp_ln45_fu_945_p2 = ((ap_sig_allocacmp_indvar_flatten98_load == 16'd37632) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_951_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 10'd384) ? 1'b1 : 1'b0);

assign icmp_ln47_fu_1006_p2 = ((ap_sig_allocacmp_t_load == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln50_fu_1031_p2 = ((select_ln46_fu_1023_p3 == 4'd0) ? 1'b1 : 1'b0);

assign m1_sm_din = {{{{ap_phi_reg_pp0_iter3_p_0_0_0_1_1285_reg_855}, {ap_phi_reg_pp0_iter3_p_0_0_0_1283_reg_864}}, {ap_phi_reg_pp0_iter3_p_0_0_0_126241_reg_873}}, {ap_phi_reg_pp0_iter3_p_0_0_0239_reg_882}};

assign or_ln46_fu_1018_p2 = (icmp_ln46_reg_2810 | and_ln45_fu_1012_p2);

assign select_ln46_1_fu_963_p3 = ((icmp_ln46_fu_951_p2[0:0] == 1'b1) ? 10'd1 : add_ln46_fu_957_p2);

assign select_ln46_fu_1023_p3 = ((or_ln46_fu_1018_p2[0:0] == 1'b1) ? 4'd0 : ap_sig_allocacmp_t_load);

assign t_1_fu_1037_p2 = (select_ln46_fu_1023_p3 + 4'd1);

assign trunc_ln50_fu_1361_p1 = mac_sm_dout[10:0];

assign xor_ln45_fu_1001_p2 = (icmp_ln46_reg_2810 ^ 1'd1);

endmodule //MLP0_do_adapt_5
// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module MLP0_do_gelu (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        m1_sm_dout,
        m1_sm_num_data_valid,
        m1_sm_fifo_cap,
        m1_sm_empty_n,
        m1_sm_read,
        ge_sm_din,
        ge_sm_num_data_valid,
        ge_sm_fifo_cap,
        ge_sm_full_n,
        ge_sm_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [43:0] m1_sm_dout;
input  [2:0] m1_sm_num_data_valid;
input  [2:0] m1_sm_fifo_cap;
input   m1_sm_empty_n;
output   m1_sm_read;
output  [11:0] ge_sm_din;
input  [2:0] ge_sm_num_data_valid;
input  [2:0] ge_sm_fifo_cap;
input   ge_sm_full_n;
output   ge_sm_write;
output   start_out;
output   start_write;

reg ap_idle;
reg m1_sm_read;
reg ge_sm_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln54_fu_168_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [5:0] mlp_inst_ge_table_address0;
reg    mlp_inst_ge_table_ce0;
wire   [2:0] mlp_inst_ge_table_q0;
wire   [5:0] mlp_inst_ge_table_address1;
reg    mlp_inst_ge_table_ce1;
wire   [2:0] mlp_inst_ge_table_q1;
wire   [5:0] mlp_inst_ge_table_address2;
reg    mlp_inst_ge_table_ce2;
wire   [2:0] mlp_inst_ge_table_q2;
wire   [5:0] mlp_inst_ge_table_address3;
reg    mlp_inst_ge_table_ce3;
wire   [2:0] mlp_inst_ge_table_q3;
reg    m1_sm_blk_n;
wire    ap_block_pp0_stage0;
reg    ge_sm_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [10:0] add_ln67_fu_212_p2;
reg   [10:0] add_ln67_reg_545;
reg   [0:0] tmp_reg_550;
reg   [3:0] tmp_6_reg_556;
wire   [10:0] add_ln67_1_fu_236_p2;
reg   [10:0] add_ln67_1_reg_561;
reg   [0:0] tmp_7_reg_566;
reg   [3:0] tmp_8_reg_572;
wire   [10:0] add_ln67_2_fu_260_p2;
reg   [10:0] add_ln67_2_reg_577;
reg   [0:0] tmp_9_reg_582;
reg   [3:0] tmp_10_reg_588;
wire   [10:0] add_ln67_3_fu_294_p2;
reg   [10:0] add_ln67_3_reg_593;
reg   [0:0] tmp_11_reg_598;
reg   [3:0] tmp_12_reg_604;
wire   [63:0] zext_ln69_fu_358_p1;
wire   [63:0] zext_ln69_1_fu_407_p1;
wire   [63:0] zext_ln69_2_fu_456_p1;
wire   [63:0] zext_ln69_3_fu_505_p1;
reg   [15:0] indvar_flatten_fu_78;
wire   [15:0] add_ln54_fu_162_p2;
wire    ap_loop_init;
reg   [15:0] ap_sig_allocacmp_indvar_flatten_load;
reg    ap_block_pp0_stage0_01001;
wire   [10:0] trunc_ln59_fu_188_p1;
wire   [10:0] trunc_ln59_1_fu_192_p4;
wire   [10:0] trunc_ln59_2_fu_202_p4;
wire   [10:0] trunc_ln8_fu_284_p4;
wire   [0:0] xor_ln7_fu_332_p2;
wire   [0:0] icmp_ln8_fu_327_p2;
wire   [0:0] or_ln7_fu_345_p2;
wire   [5:0] select_ln7_fu_337_p3;
wire   [5:0] trunc_ln67_1_fu_318_p4;
wire   [5:0] cursor_fu_350_p3;
wire   [0:0] xor_ln7_1_fu_381_p2;
wire   [0:0] icmp_ln8_2_fu_376_p2;
wire   [0:0] or_ln7_1_fu_394_p2;
wire   [5:0] select_ln7_2_fu_386_p3;
wire   [5:0] trunc_ln67_2_fu_367_p4;
wire   [5:0] cursor_1_fu_399_p3;
wire   [0:0] xor_ln7_2_fu_430_p2;
wire   [0:0] icmp_ln8_3_fu_425_p2;
wire   [0:0] or_ln7_2_fu_443_p2;
wire   [5:0] select_ln7_4_fu_435_p3;
wire   [5:0] trunc_ln67_3_fu_416_p4;
wire   [5:0] cursor_2_fu_448_p3;
wire   [0:0] xor_ln7_3_fu_479_p2;
wire   [0:0] icmp_ln8_4_fu_474_p2;
wire   [0:0] or_ln7_3_fu_492_p2;
wire   [5:0] select_ln7_6_fu_484_p3;
wire   [5:0] trunc_ln67_5_fu_465_p4;
wire   [5:0] cursor_3_fu_497_p3;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_175;
wire    ap_ce_reg;

// power-on initialization
initial begin
//#0 start_once_reg = 1'b0;
//#0 ap_CS_fsm = 1'd1;
//#0 ap_enable_reg_pp0_iter1 = 1'b0;
//#0 ap_enable_reg_pp0_iter2 = 1'b0;
//#0 ap_enable_reg_pp0_iter3 = 1'b0;
//#0 ap_done_reg = 1'b0;
//#0 indvar_flatten_fu_78 = 16'd0;
end

MLP0_do_gelu_mlp_inst_ge_table_ROM_AUTO_1R #(
    .DataWidth( 3 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
mlp_inst_ge_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mlp_inst_ge_table_address0),
    .ce0(mlp_inst_ge_table_ce0),
    .q0(mlp_inst_ge_table_q0),
    .address1(mlp_inst_ge_table_address1),
    .ce1(mlp_inst_ge_table_ce1),
    .q1(mlp_inst_ge_table_q1),
    .address2(mlp_inst_ge_table_address2),
    .ce2(mlp_inst_ge_table_ce2),
    .q2(mlp_inst_ge_table_q2),
    .address3(mlp_inst_ge_table_address3),
    .ce3(mlp_inst_ge_table_ce3),
    .q3(mlp_inst_ge_table_q3)
);

MLP0_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_175)) begin
        if ((icmp_ln54_fu_168_p2 == 1'd0)) begin
            indvar_flatten_fu_78 <= add_ln54_fu_162_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_78 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln67_1_reg_561 <= add_ln67_1_fu_236_p2;
        add_ln67_2_reg_577 <= add_ln67_2_fu_260_p2;
        add_ln67_3_reg_593 <= add_ln67_3_fu_294_p2;
        add_ln67_reg_545 <= add_ln67_fu_212_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        tmp_10_reg_588 <= {{add_ln67_2_fu_260_p2[10:7]}};
        tmp_11_reg_598 <= add_ln67_3_fu_294_p2[32'd10];
        tmp_12_reg_604 <= {{add_ln67_3_fu_294_p2[10:7]}};
        tmp_6_reg_556 <= {{add_ln67_fu_212_p2[10:7]}};
        tmp_7_reg_566 <= add_ln67_1_fu_236_p2[32'd10];
        tmp_8_reg_572 <= {{add_ln67_1_fu_236_p2[10:7]}};
        tmp_9_reg_582 <= add_ln67_2_fu_260_p2[32'd10];
        tmp_reg_550 <= add_ln67_fu_212_p2[32'd10];
    end
end

always @ (*) begin
    if (((icmp_ln54_fu_168_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 16'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_78;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ge_sm_blk_n = ge_sm_full_n;
    end else begin
        ge_sm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ge_sm_write = 1'b1;
    end else begin
        ge_sm_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m1_sm_blk_n = m1_sm_empty_n;
    end else begin
        m1_sm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m1_sm_read = 1'b1;
    end else begin
        m1_sm_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        mlp_inst_ge_table_ce0 = 1'b1;
    end else begin
        mlp_inst_ge_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        mlp_inst_ge_table_ce1 = 1'b1;
    end else begin
        mlp_inst_ge_table_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        mlp_inst_ge_table_ce2 = 1'b1;
    end else begin
        mlp_inst_ge_table_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        mlp_inst_ge_table_ce3 = 1'b1;
    end else begin
        mlp_inst_ge_table_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln54_fu_162_p2 = (ap_sig_allocacmp_indvar_flatten_load + 16'd1);

assign add_ln67_1_fu_236_p2 = (trunc_ln59_1_fu_192_p4 + 11'd76);

assign add_ln67_2_fu_260_p2 = (trunc_ln59_2_fu_202_p4 + 11'd76);

assign add_ln67_3_fu_294_p2 = (trunc_ln8_fu_284_p4 + 11'd76);

assign add_ln67_fu_212_p2 = (trunc_ln59_fu_188_p1 + 11'd76);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (m1_sm_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = (ge_sm_full_n == 1'b0);
end

always @ (*) begin
    ap_condition_175 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = internal_ap_ready;

assign cursor_1_fu_399_p3 = ((or_ln7_1_fu_394_p2[0:0] == 1'b1) ? select_ln7_2_fu_386_p3 : trunc_ln67_2_fu_367_p4);

assign cursor_2_fu_448_p3 = ((or_ln7_2_fu_443_p2[0:0] == 1'b1) ? select_ln7_4_fu_435_p3 : trunc_ln67_3_fu_416_p4);

assign cursor_3_fu_497_p3 = ((or_ln7_3_fu_492_p2[0:0] == 1'b1) ? select_ln7_6_fu_484_p3 : trunc_ln67_5_fu_465_p4);

assign cursor_fu_350_p3 = ((or_ln7_fu_345_p2[0:0] == 1'b1) ? select_ln7_fu_337_p3 : trunc_ln67_1_fu_318_p4);

assign ge_sm_din = {{{{mlp_inst_ge_table_q0}, {mlp_inst_ge_table_q1}}, {mlp_inst_ge_table_q2}}, {mlp_inst_ge_table_q3}};

assign icmp_ln54_fu_168_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 16'd37632) ? 1'b1 : 1'b0);

assign icmp_ln8_2_fu_376_p2 = (($signed(tmp_8_reg_572) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln8_3_fu_425_p2 = (($signed(tmp_10_reg_588) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln8_4_fu_474_p2 = (($signed(tmp_12_reg_604) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln8_fu_327_p2 = (($signed(tmp_6_reg_556) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign mlp_inst_ge_table_address0 = zext_ln69_3_fu_505_p1;

assign mlp_inst_ge_table_address1 = zext_ln69_2_fu_456_p1;

assign mlp_inst_ge_table_address2 = zext_ln69_1_fu_407_p1;

assign mlp_inst_ge_table_address3 = zext_ln69_fu_358_p1;

assign or_ln7_1_fu_394_p2 = (tmp_7_reg_566 | icmp_ln8_2_fu_376_p2);

assign or_ln7_2_fu_443_p2 = (tmp_9_reg_582 | icmp_ln8_3_fu_425_p2);

assign or_ln7_3_fu_492_p2 = (tmp_11_reg_598 | icmp_ln8_4_fu_474_p2);

assign or_ln7_fu_345_p2 = (tmp_reg_550 | icmp_ln8_fu_327_p2);

assign select_ln7_2_fu_386_p3 = ((xor_ln7_1_fu_381_p2[0:0] == 1'b1) ? 6'd63 : 6'd0);

assign select_ln7_4_fu_435_p3 = ((xor_ln7_2_fu_430_p2[0:0] == 1'b1) ? 6'd63 : 6'd0);

assign select_ln7_6_fu_484_p3 = ((xor_ln7_3_fu_479_p2[0:0] == 1'b1) ? 6'd63 : 6'd0);

assign select_ln7_fu_337_p3 = ((xor_ln7_fu_332_p2[0:0] == 1'b1) ? 6'd63 : 6'd0);

assign start_out = real_start;

assign trunc_ln59_1_fu_192_p4 = {{m1_sm_dout[21:11]}};

assign trunc_ln59_2_fu_202_p4 = {{m1_sm_dout[32:22]}};

assign trunc_ln59_fu_188_p1 = m1_sm_dout[10:0];

assign trunc_ln67_1_fu_318_p4 = {{add_ln67_reg_545[6:1]}};

assign trunc_ln67_2_fu_367_p4 = {{add_ln67_1_reg_561[6:1]}};

assign trunc_ln67_3_fu_416_p4 = {{add_ln67_2_reg_577[6:1]}};

assign trunc_ln67_5_fu_465_p4 = {{add_ln67_3_reg_593[6:1]}};

assign trunc_ln8_fu_284_p4 = {{m1_sm_dout[43:33]}};

assign xor_ln7_1_fu_381_p2 = (tmp_7_reg_566 ^ 1'd1);

assign xor_ln7_2_fu_430_p2 = (tmp_9_reg_582 ^ 1'd1);

assign xor_ln7_3_fu_479_p2 = (tmp_11_reg_598 ^ 1'd1);

assign xor_ln7_fu_332_p2 = (tmp_reg_550 ^ 1'd1);

assign zext_ln69_1_fu_407_p1 = cursor_1_fu_399_p3;

assign zext_ln69_2_fu_456_p1 = cursor_2_fu_448_p3;

assign zext_ln69_3_fu_505_p1 = cursor_3_fu_497_p3;

assign zext_ln69_fu_358_p1 = cursor_fu_350_p3;

endmodule //MLP0_do_gelu
// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
`timescale 1 ns / 1 ps
module MLP0_do_gelu_mlp_inst_ge_table_ROM_AUTO_1R (
    address0, ce0, q0, 
    address1, ce1, q1, 
    address2, ce2, q2, 
    address3, ce3, q3, 
    reset, clk);

parameter DataWidth = 3;
parameter AddressWidth = 6;
parameter AddressRange = 64;
 
input[AddressWidth-1:0] address0;
input ce0;
output reg[DataWidth-1:0] q0;
 
input[AddressWidth-1:0] address1;
input ce1;
output reg[DataWidth-1:0] q1;
 
input[AddressWidth-1:0] address2;
input ce2;
output reg[DataWidth-1:0] q2;
 
input[AddressWidth-1:0] address3;
input ce3;
output reg[DataWidth-1:0] q3;

input reset;
input clk;

 
reg [DataWidth-1:0] rom0[0:AddressRange-1];
 
reg [DataWidth-1:0] rom1[0:AddressRange-1];


initial begin
     
    $readmemh("C:/projects/AAAProjects/PROJ06_PyHLS_ViT/SPINAL/src/main/verilog/MLP0/MLP0_do_gelu_mlp_inst_ge_table_ROM_AUTO_1R.dat", rom0); 
    $readmemh("C:/projects/AAAProjects/PROJ06_PyHLS_ViT/SPINAL/src/main/verilog/MLP0/MLP0_do_gelu_mlp_inst_ge_table_ROM_AUTO_1R.dat", rom1);
end

  
always @(posedge clk) 
begin 
    if (ce0) 
    begin
        q0 <= rom0[address0];
    end
end
  
always @(posedge clk) 
begin 
    if (ce1) 
    begin
        q1 <= rom0[address1];
    end
end
  
always @(posedge clk) 
begin 
    if (ce2) 
    begin
        q2 <= rom1[address2];
    end
end
  
always @(posedge clk) 
begin 
    if (ce3) 
    begin
        q3 <= rom1[address3];
    end
end


endmodule

// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module MLP0_do_layernorm (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        main_sm_dout,
        main_sm_num_data_valid,
        main_sm_fifo_cap,
        main_sm_empty_n,
        main_sm_read,
        ln_sm_din,
        ln_sm_num_data_valid,
        ln_sm_fifo_cap,
        ln_sm_full_n,
        ln_sm_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [29:0] main_sm_dout;
input  [2:0] main_sm_num_data_valid;
input  [2:0] main_sm_fifo_cap;
input   main_sm_empty_n;
output   main_sm_read;
output  [5:0] ln_sm_din;
input  [2:0] ln_sm_num_data_valid;
input  [2:0] ln_sm_fifo_cap;
input   ln_sm_full_n;
output   ln_sm_write;
output   start_out;
output   start_write;

reg ap_idle;
reg main_sm_read;
reg ln_sm_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [1:0] select_ln108_1_reg_1269;
reg    ap_predicate_op101_read_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg   [1:0] select_ln108_1_reg_1269_pp0_iter12_reg;
reg    ap_block_state14_pp0_stage0_iter13;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln107_fu_339_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [6:0] mlp_inst_lnq_rsqrt_table_address0;
reg    mlp_inst_lnq_rsqrt_table_ce0;
wire   [11:0] mlp_inst_lnq_rsqrt_table_q0;
wire   [6:0] mlp_inst_lnq_rsqrt_table_address1;
reg    mlp_inst_lnq_rsqrt_table_ce1;
wire   [11:0] mlp_inst_lnq_rsqrt_table_q1;
wire   [7:0] mlp_inst_lnq_lnw_address0;
reg    mlp_inst_lnq_lnw_ce0;
wire   [16:0] mlp_inst_lnq_lnw_q0;
wire   [7:0] mlp_inst_lnq_lnb_address0;
reg    mlp_inst_lnq_lnb_ce0;
wire   [35:0] mlp_inst_lnq_lnb_q0;
reg    main_sm_blk_n;
wire    ap_block_pp0_stage0;
reg    ln_sm_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln108_fu_345_p2;
reg   [0:0] icmp_ln108_reg_1255;
wire   [7:0] select_ln108_fu_436_p3;
reg   [7:0] select_ln108_reg_1262;
wire   [1:0] select_ln108_1_fu_444_p3;
reg   [1:0] select_ln108_1_reg_1269_pp0_iter2_reg;
reg   [1:0] select_ln108_1_reg_1269_pp0_iter3_reg;
reg   [1:0] select_ln108_1_reg_1269_pp0_iter4_reg;
reg   [1:0] select_ln108_1_reg_1269_pp0_iter5_reg;
reg   [1:0] select_ln108_1_reg_1269_pp0_iter6_reg;
reg   [1:0] select_ln108_1_reg_1269_pp0_iter7_reg;
reg   [1:0] select_ln108_1_reg_1269_pp0_iter8_reg;
reg   [1:0] select_ln108_1_reg_1269_pp0_iter9_reg;
reg   [1:0] select_ln108_1_reg_1269_pp0_iter10_reg;
reg   [1:0] select_ln108_1_reg_1269_pp0_iter11_reg;
wire   [0:0] grp_fu_251_p2;
reg   [0:0] cmp89_reg_1278;
reg   [0:0] cmp89_reg_1278_pp0_iter3_reg;
reg   [0:0] cmp89_reg_1278_pp0_iter4_reg;
reg   [0:0] cmp89_reg_1278_pp0_iter5_reg;
wire   [0:0] grp_fu_256_p2;
reg   [0:0] icmp_ln163_reg_1284;
reg   [0:0] icmp_ln163_reg_1284_pp0_iter3_reg;
reg   [0:0] icmp_ln163_reg_1284_pp0_iter4_reg;
reg   [0:0] icmp_ln163_reg_1284_pp0_iter5_reg;
reg   [0:0] icmp_ln163_reg_1284_pp0_iter6_reg;
reg   [0:0] icmp_ln163_reg_1284_pp0_iter7_reg;
reg   [0:0] icmp_ln137_reg_1298;
reg   [0:0] icmp_ln137_reg_1298_pp0_iter3_reg;
reg   [0:0] icmp_ln137_reg_1298_pp0_iter4_reg;
wire   [29:0] buffer_q1;
reg   [29:0] buffer_load_reg_1312;
reg   [29:0] buffer_load_reg_1312_pp0_iter4_reg;
reg   [29:0] buffer_load_reg_1312_pp0_iter5_reg;
reg   [16:0] mlp_inst_lnq_lnw_load_reg_1320;
reg   [16:0] mlp_inst_lnq_lnw_load_reg_1320_pp0_iter4_reg;
reg   [16:0] mlp_inst_lnq_lnw_load_reg_1320_pp0_iter5_reg;
reg   [16:0] mlp_inst_lnq_lnw_load_reg_1320_pp0_iter6_reg;
reg   [16:0] mlp_inst_lnq_lnw_load_reg_1320_pp0_iter7_reg;
reg   [16:0] mlp_inst_lnq_lnw_load_reg_1320_pp0_iter8_reg;
reg   [35:0] mlp_inst_lnq_lnb_load_reg_1325;
reg   [35:0] mlp_inst_lnq_lnb_load_reg_1325_pp0_iter4_reg;
reg   [35:0] mlp_inst_lnq_lnb_load_reg_1325_pp0_iter5_reg;
reg   [35:0] mlp_inst_lnq_lnb_load_reg_1325_pp0_iter6_reg;
reg   [35:0] mlp_inst_lnq_lnb_load_reg_1325_pp0_iter7_reg;
reg   [35:0] mlp_inst_lnq_lnb_load_reg_1325_pp0_iter8_reg;
reg   [35:0] mlp_inst_lnq_lnb_load_reg_1325_pp0_iter9_reg;
reg   [35:0] mlp_inst_lnq_lnb_load_reg_1325_pp0_iter10_reg;
wire  signed [29:0] sext_ln156_fu_639_p1;
wire  signed [29:0] sext_ln156_1_fu_676_p1;
wire   [29:0] empty_1229_fu_754_p3;
reg   [29:0] empty_1229_reg_1342;
wire   [29:0] empty_1230_fu_761_p3;
reg   [29:0] empty_1230_reg_1347;
wire   [14:0] diff_1_fu_811_p2;
reg   [14:0] diff_1_reg_1352;
reg  signed [14:0] diff_1_reg_1352_pp0_iter7_reg;
wire   [14:0] diff_2_fu_830_p2;
reg   [14:0] diff_2_reg_1357;
reg  signed [14:0] diff_2_reg_1357_pp0_iter7_reg;
wire  signed [38:0] sext_ln185_2_fu_954_p1;
wire  signed [38:0] sext_ln185_5_fu_977_p1;
wire  signed [38:0] grp_fu_1127_p3;
reg  signed [38:0] val_reg_1414;
wire   [0:0] icmp_ln7_fu_989_p2;
reg   [0:0] icmp_ln7_reg_1419;
wire   [0:0] icmp_ln8_fu_1004_p2;
reg   [0:0] icmp_ln8_reg_1425;
wire  signed [38:0] grp_fu_1137_p3;
reg  signed [38:0] val_2_reg_1430;
wire   [0:0] icmp_ln7_1_fu_1019_p2;
reg   [0:0] icmp_ln7_1_reg_1435;
wire   [0:0] icmp_ln8_1_fu_1034_p2;
reg   [0:0] icmp_ln8_1_reg_1441;
wire   [7:0] buffer_address1;
reg    buffer_ce1;
reg    buffer_we1;
wire   [63:0] zext_ln109_fu_482_p1;
wire   [63:0] zext_ln168_fu_851_p1;
wire   [63:0] zext_ln168_1_fu_875_p1;
reg   [7:0] ct_fu_118;
wire   [7:0] add_ln109_fu_452_p2;
wire    ap_loop_init;
reg    ap_loop_init_pp0_iter1_reg;
reg   [7:0] ap_sig_allocacmp_ct_load;
reg   [1:0] state_fu_122;
reg   [1:0] ap_sig_allocacmp_state_load;
reg   [9:0] indvar_flatten_fu_126;
wire   [9:0] select_ln108_2_fu_357_p3;
reg   [9:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [15:0] indvar_flatten33_fu_130;
wire   [15:0] add_ln107_fu_333_p2;
reg   [15:0] ap_sig_allocacmp_indvar_flatten33_load;
reg   [9:0] empty_fu_134;
reg   [11:0] empty_1222_fu_138;
reg   [9:0] empty_1223_fu_142;
reg   [11:0] empty_1224_fu_146;
reg   [29:0] empty_1225_fu_150;
reg   [29:0] empty_1226_fu_154;
reg   [17:0] empty_1227_fu_158;
wire  signed [17:0] add_ln132_fu_548_p2;
reg   [17:0] empty_1228_fu_162;
wire  signed [17:0] add_ln132_1_fu_566_p2;
reg    ap_block_pp0_stage0_01001;
wire   [9:0] add_ln108_1_fu_351_p2;
wire   [0:0] icmp_ln109_fu_413_p2;
wire   [0:0] xor_ln107_fu_408_p2;
wire   [1:0] select_ln107_fu_401_p3;
wire   [0:0] and_ln107_fu_419_p2;
wire   [0:0] or_ln108_fu_431_p2;
wire   [1:0] state_2_fu_425_p2;
wire   [14:0] trunc_ln116_fu_514_p1;
wire   [17:0] select_ln119_1_fu_536_p3;
wire  signed [17:0] sext_ln132_fu_544_p1;
wire   [14:0] trunc_ln116_1_fu_518_p4;
wire   [17:0] select_ln119_fu_528_p3;
wire  signed [17:0] sext_ln132_1_fu_562_p1;
wire   [14:0] trunc_ln155_fu_626_p1;
wire  signed [14:0] sext_ln155_fu_629_p1;
wire   [14:0] diff_fu_633_p2;
wire  signed [14:0] grp_fu_651_p0;
wire  signed [14:0] grp_fu_651_p1;
wire   [14:0] tmp_s_fu_657_p4;
wire  signed [14:0] sext_ln155_1_fu_666_p1;
wire   [14:0] diff_3_fu_670_p2;
wire  signed [14:0] grp_fu_688_p0;
wire  signed [14:0] grp_fu_688_p1;
wire  signed [32:0] trunc_ln6_fu_694_p1;
wire   [32:0] grp_fu_1109_p3;
wire  signed [32:0] trunc_ln142_1_fu_703_p1;
wire   [32:0] grp_fu_1118_p3;
wire   [29:0] grp_fu_651_p2;
wire   [29:0] grp_fu_688_p2;
wire   [29:0] add_ln158_fu_742_p2;
wire   [29:0] add_ln158_1_fu_748_p2;
wire   [14:0] trunc_ln182_fu_804_p1;
wire  signed [14:0] sext_ln182_fu_807_p1;
wire   [14:0] tmp_68_fu_817_p4;
wire  signed [14:0] sext_ln182_1_fu_826_p1;
wire   [29:0] add_ln166_fu_836_p2;
wire   [6:0] cursor_fu_841_p4;
wire   [29:0] add_ln166_1_fu_860_p2;
wire   [6:0] cursor_1_fu_865_p4;
wire   [11:0] grp_fu_923_p1;
wire   [11:0] grp_fu_944_p1;
wire  signed [26:0] grp_fu_923_p2;
wire  signed [26:0] grp_fu_944_p2;
wire   [6:0] rel_fu_980_p4;
wire   [4:0] tmp_1_fu_995_p4;
wire   [6:0] rel_1_fu_1010_p4;
wire   [4:0] tmp_2_fu_1025_p4;
wire   [0:0] or_ln187_fu_1056_p2;
wire   [2:0] select_ln187_fu_1049_p3;
wire   [2:0] trunc_ln4_fu_1040_p4;
wire   [0:0] or_ln187_1_fu_1077_p2;
wire   [2:0] select_ln187_2_fu_1081_p3;
wire   [2:0] trunc_ln187_1_fu_1068_p4;
wire   [2:0] select_ln187_3_fu_1088_p3;
wire   [2:0] select_ln187_1_fu_1060_p3;
wire   [15:0] grp_fu_1109_p1;
wire   [22:0] grp_fu_1109_p2;
wire   [15:0] grp_fu_1118_p1;
wire   [22:0] grp_fu_1118_p2;
wire  signed [16:0] grp_fu_1127_p1;
wire  signed [35:0] grp_fu_1127_p2;
wire  signed [16:0] grp_fu_1137_p1;
wire  signed [35:0] grp_fu_1137_p2;
reg    grp_fu_651_ce;
reg    grp_fu_688_ce;
reg    grp_fu_923_ce;
reg    grp_fu_944_ce;
reg    grp_fu_1109_ce;
reg    grp_fu_1118_ce;
reg    grp_fu_1127_ce;
reg    grp_fu_1137_ce;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [26:0] grp_fu_923_p10;
wire   [26:0] grp_fu_944_p10;
reg    ap_condition_395;
reg    ap_condition_414;
wire    ap_ce_reg;

// power-on initialization
initial begin
//#0 start_once_reg = 1'b0;
//#0 ap_CS_fsm = 1'd1;
//#0 ap_enable_reg_pp0_iter1 = 1'b0;
//#0 ap_enable_reg_pp0_iter2 = 1'b0;
//#0 ap_enable_reg_pp0_iter3 = 1'b0;
//#0 ap_enable_reg_pp0_iter4 = 1'b0;
//#0 ap_enable_reg_pp0_iter5 = 1'b0;
//#0 ap_enable_reg_pp0_iter6 = 1'b0;
//#0 ap_enable_reg_pp0_iter7 = 1'b0;
//#0 ap_enable_reg_pp0_iter8 = 1'b0;
//#0 ap_enable_reg_pp0_iter9 = 1'b0;
//#0 ap_enable_reg_pp0_iter10 = 1'b0;
//#0 ap_enable_reg_pp0_iter11 = 1'b0;
//#0 ap_enable_reg_pp0_iter12 = 1'b0;
//#0 ap_enable_reg_pp0_iter13 = 1'b0;
//#0 ap_done_reg = 1'b0;
//#0 ct_fu_118 = 8'd0;
//#0 state_fu_122 = 2'd0;
//#0 indvar_flatten_fu_126 = 10'd0;
//#0 indvar_flatten33_fu_130 = 16'd0;
//#0 empty_fu_134 = 10'd0;
//#0 empty_1222_fu_138 = 12'd0;
//#0 empty_1223_fu_142 = 10'd0;
//#0 empty_1224_fu_146 = 12'd0;
//#0 empty_1225_fu_150 = 30'd0;
//#0 empty_1226_fu_154 = 30'd0;
//#0 empty_1227_fu_158 = 18'd0;
//#0 empty_1228_fu_162 = 18'd0;
end

MLP0_do_layernorm_mlp_inst_lnq_rsqrt_table_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
mlp_inst_lnq_rsqrt_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mlp_inst_lnq_rsqrt_table_address0),
    .ce0(mlp_inst_lnq_rsqrt_table_ce0),
    .q0(mlp_inst_lnq_rsqrt_table_q0),
    .address1(mlp_inst_lnq_rsqrt_table_address1),
    .ce1(mlp_inst_lnq_rsqrt_table_ce1),
    .q1(mlp_inst_lnq_rsqrt_table_q1)
);

MLP0_do_layernorm_mlp_inst_lnq_lnw_ROM_AUTO_1R #(
    .DataWidth( 17 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
mlp_inst_lnq_lnw_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mlp_inst_lnq_lnw_address0),
    .ce0(mlp_inst_lnq_lnw_ce0),
    .q0(mlp_inst_lnq_lnw_q0)
);

MLP0_do_layernorm_mlp_inst_lnq_lnb_ROM_AUTO_1R #(
    .DataWidth( 36 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
mlp_inst_lnq_lnb_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mlp_inst_lnq_lnb_address0),
    .ce0(mlp_inst_lnq_lnb_ce0),
    .q0(mlp_inst_lnq_lnb_q0)
);

MLP0_do_layernorm_buffer_RAM_2P_LUTRAM_1R1W #(
    .DataWidth( 30 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
buffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address1(buffer_address1),
    .ce1(buffer_ce1),
    .we1(buffer_we1),
    .d1(main_sm_dout),
    .q1(buffer_q1)
);

MLP0_mul_15s_15s_30_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
mul_15s_15s_30_2_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_651_p0),
    .din1(grp_fu_651_p1),
    .ce(grp_fu_651_ce),
    .dout(grp_fu_651_p2)
);

MLP0_mul_15s_15s_30_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
mul_15s_15s_30_2_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_688_p0),
    .din1(grp_fu_688_p1),
    .ce(grp_fu_688_ce),
    .dout(grp_fu_688_p2)
);

MLP0_mul_15s_12ns_27_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 27 ))
mul_15s_12ns_27_2_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(diff_1_reg_1352_pp0_iter7_reg),
    .din1(grp_fu_923_p1),
    .ce(grp_fu_923_ce),
    .dout(grp_fu_923_p2)
);

MLP0_mul_15s_12ns_27_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 27 ))
mul_15s_12ns_27_2_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(diff_2_reg_1357_pp0_iter7_reg),
    .din1(grp_fu_944_p1),
    .ce(grp_fu_944_ce),
    .dout(grp_fu_944_p2)
);

MLP0_mac_muladd_18s_16ns_23ns_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 33 ))
mac_muladd_18s_16ns_23ns_33_4_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln132_fu_548_p2),
    .din1(grp_fu_1109_p1),
    .din2(grp_fu_1109_p2),
    .ce(grp_fu_1109_ce),
    .dout(grp_fu_1109_p3)
);

MLP0_mac_muladd_18s_16ns_23ns_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 33 ))
mac_muladd_18s_16ns_23ns_33_4_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln132_1_fu_566_p2),
    .din1(grp_fu_1118_p1),
    .din2(grp_fu_1118_p2),
    .ce(grp_fu_1118_ce),
    .dout(grp_fu_1118_p3)
);

MLP0_mac_muladd_27s_17s_36s_39_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 17 ),
    .din2_WIDTH( 36 ),
    .dout_WIDTH( 39 ))
mac_muladd_27s_17s_36s_39_4_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_923_p2),
    .din1(grp_fu_1127_p1),
    .din2(grp_fu_1127_p2),
    .ce(grp_fu_1127_ce),
    .dout(grp_fu_1127_p3)
);

MLP0_mac_muladd_27s_17s_36s_39_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 17 ),
    .din2_WIDTH( 36 ),
    .dout_WIDTH( 39 ))
mac_muladd_27s_17s_36s_39_4_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_944_p2),
    .din1(grp_fu_1137_p1),
    .din2(grp_fu_1137_p2),
    .ce(grp_fu_1137_ce),
    .dout(grp_fu_1137_p3)
);

MLP0_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_395)) begin
        ct_fu_118 <= add_ln109_fu_452_p2;
    end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_414)) begin
    if ((icmp_ln107_fu_339_p2 == 1'd0)) begin
        indvar_flatten33_fu_130 <= add_ln107_fu_333_p2;
    end else if ((ap_loop_init == 1'b1)) begin
        indvar_flatten33_fu_130 <= 16'd0;
    end
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_414)) begin
    if ((icmp_ln107_fu_339_p2 == 1'd0)) begin
        indvar_flatten_fu_126 <= select_ln108_2_fu_357_p3;
    end else if ((ap_loop_init == 1'b1)) begin
        indvar_flatten_fu_126 <= 10'd0;
    end
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_395)) begin
    state_fu_122 <= select_ln108_1_fu_444_p3;
end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        buffer_load_reg_1312_pp0_iter4_reg <= buffer_load_reg_1312;
        buffer_load_reg_1312_pp0_iter5_reg <= buffer_load_reg_1312_pp0_iter4_reg;
        cmp89_reg_1278_pp0_iter3_reg <= cmp89_reg_1278;
        cmp89_reg_1278_pp0_iter4_reg <= cmp89_reg_1278_pp0_iter3_reg;
        cmp89_reg_1278_pp0_iter5_reg <= cmp89_reg_1278_pp0_iter4_reg;
        diff_1_reg_1352 <= diff_1_fu_811_p2;
        diff_1_reg_1352_pp0_iter7_reg <= diff_1_reg_1352;
        diff_2_reg_1357 <= diff_2_fu_830_p2;
        diff_2_reg_1357_pp0_iter7_reg <= diff_2_reg_1357;
        empty_1229_reg_1342 <= empty_1229_fu_754_p3;
        empty_1230_reg_1347 <= empty_1230_fu_761_p3;
        icmp_ln137_reg_1298_pp0_iter3_reg <= icmp_ln137_reg_1298;
        icmp_ln137_reg_1298_pp0_iter4_reg <= icmp_ln137_reg_1298_pp0_iter3_reg;
        icmp_ln163_reg_1284_pp0_iter3_reg <= icmp_ln163_reg_1284;
        icmp_ln163_reg_1284_pp0_iter4_reg <= icmp_ln163_reg_1284_pp0_iter3_reg;
        icmp_ln163_reg_1284_pp0_iter5_reg <= icmp_ln163_reg_1284_pp0_iter4_reg;
        icmp_ln163_reg_1284_pp0_iter6_reg <= icmp_ln163_reg_1284_pp0_iter5_reg;
        icmp_ln163_reg_1284_pp0_iter7_reg <= icmp_ln163_reg_1284_pp0_iter6_reg;
        icmp_ln7_1_reg_1435 <= icmp_ln7_1_fu_1019_p2;
        icmp_ln7_reg_1419 <= icmp_ln7_fu_989_p2;
        icmp_ln8_1_reg_1441 <= icmp_ln8_1_fu_1034_p2;
        icmp_ln8_reg_1425 <= icmp_ln8_fu_1004_p2;
        mlp_inst_lnq_lnb_load_reg_1325 <= mlp_inst_lnq_lnb_q0;
        mlp_inst_lnq_lnb_load_reg_1325_pp0_iter10_reg <= mlp_inst_lnq_lnb_load_reg_1325_pp0_iter9_reg;
        mlp_inst_lnq_lnb_load_reg_1325_pp0_iter4_reg <= mlp_inst_lnq_lnb_load_reg_1325;
        mlp_inst_lnq_lnb_load_reg_1325_pp0_iter5_reg <= mlp_inst_lnq_lnb_load_reg_1325_pp0_iter4_reg;
        mlp_inst_lnq_lnb_load_reg_1325_pp0_iter6_reg <= mlp_inst_lnq_lnb_load_reg_1325_pp0_iter5_reg;
        mlp_inst_lnq_lnb_load_reg_1325_pp0_iter7_reg <= mlp_inst_lnq_lnb_load_reg_1325_pp0_iter6_reg;
        mlp_inst_lnq_lnb_load_reg_1325_pp0_iter8_reg <= mlp_inst_lnq_lnb_load_reg_1325_pp0_iter7_reg;
        mlp_inst_lnq_lnb_load_reg_1325_pp0_iter9_reg <= mlp_inst_lnq_lnb_load_reg_1325_pp0_iter8_reg;
        mlp_inst_lnq_lnw_load_reg_1320 <= mlp_inst_lnq_lnw_q0;
        mlp_inst_lnq_lnw_load_reg_1320_pp0_iter4_reg <= mlp_inst_lnq_lnw_load_reg_1320;
        mlp_inst_lnq_lnw_load_reg_1320_pp0_iter5_reg <= mlp_inst_lnq_lnw_load_reg_1320_pp0_iter4_reg;
        mlp_inst_lnq_lnw_load_reg_1320_pp0_iter6_reg <= mlp_inst_lnq_lnw_load_reg_1320_pp0_iter5_reg;
        mlp_inst_lnq_lnw_load_reg_1320_pp0_iter7_reg <= mlp_inst_lnq_lnw_load_reg_1320_pp0_iter6_reg;
        mlp_inst_lnq_lnw_load_reg_1320_pp0_iter8_reg <= mlp_inst_lnq_lnw_load_reg_1320_pp0_iter7_reg;
        select_ln108_1_reg_1269_pp0_iter10_reg <= select_ln108_1_reg_1269_pp0_iter9_reg;
        select_ln108_1_reg_1269_pp0_iter11_reg <= select_ln108_1_reg_1269_pp0_iter10_reg;
        select_ln108_1_reg_1269_pp0_iter12_reg <= select_ln108_1_reg_1269_pp0_iter11_reg;
        select_ln108_1_reg_1269_pp0_iter2_reg <= select_ln108_1_reg_1269;
        select_ln108_1_reg_1269_pp0_iter3_reg <= select_ln108_1_reg_1269_pp0_iter2_reg;
        select_ln108_1_reg_1269_pp0_iter4_reg <= select_ln108_1_reg_1269_pp0_iter3_reg;
        select_ln108_1_reg_1269_pp0_iter5_reg <= select_ln108_1_reg_1269_pp0_iter4_reg;
        select_ln108_1_reg_1269_pp0_iter6_reg <= select_ln108_1_reg_1269_pp0_iter5_reg;
        select_ln108_1_reg_1269_pp0_iter7_reg <= select_ln108_1_reg_1269_pp0_iter6_reg;
        select_ln108_1_reg_1269_pp0_iter8_reg <= select_ln108_1_reg_1269_pp0_iter7_reg;
        select_ln108_1_reg_1269_pp0_iter9_reg <= select_ln108_1_reg_1269_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_init_pp0_iter1_reg <= ap_loop_init;
        icmp_ln108_reg_1255 <= icmp_ln108_fu_345_p2;
        select_ln108_1_reg_1269 <= select_ln108_1_fu_444_p3;
        select_ln108_reg_1262 <= select_ln108_fu_436_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        buffer_load_reg_1312 <= buffer_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        cmp89_reg_1278 <= grp_fu_251_p2;
        icmp_ln137_reg_1298 <= grp_fu_256_p2;
        icmp_ln163_reg_1284 <= grp_fu_256_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln163_reg_1284_pp0_iter7_reg == 1'd1) & (select_ln108_1_reg_1269_pp0_iter7_reg == 2'd1))) begin
        empty_1222_fu_138 <= mlp_inst_lnq_rsqrt_table_q1;
        empty_1224_fu_146 <= mlp_inst_lnq_rsqrt_table_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(select_ln108_1_reg_1269_pp0_iter4_reg == 2'd1) & ~(select_ln108_1_reg_1269_pp0_iter4_reg == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln137_reg_1298_pp0_iter4_reg == 1'd1))) begin
        empty_1223_fu_142 <= {{trunc_ln142_1_fu_703_p1[32:23]}};
        empty_fu_134 <= {{trunc_ln6_fu_694_p1[32:23]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (select_ln108_1_reg_1269_pp0_iter5_reg == 2'd1))) begin
        empty_1225_fu_150 <= empty_1229_fu_754_p3;
        empty_1226_fu_154 <= empty_1230_fu_761_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(select_ln108_1_reg_1269 == 2'd1) & ~(select_ln108_1_reg_1269 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        empty_1227_fu_158 <= add_ln132_fu_548_p2;
        empty_1228_fu_162 <= add_ln132_1_fu_566_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        val_2_reg_1430 <= grp_fu_1137_p3;
        val_reg_1414 <= grp_fu_1127_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln107_fu_339_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init_pp0_iter1_reg == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_ct_load = 8'd0;
    end else begin
        ap_sig_allocacmp_ct_load = ct_fu_118;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten33_load = 16'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten33_load = indvar_flatten33_fu_130;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_126;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init_pp0_iter1_reg == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_state_load = 2'd0;
    end else begin
        ap_sig_allocacmp_state_load = state_fu_122;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buffer_ce1 = 1'b1;
    end else begin
        buffer_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln108_1_reg_1269 == 2'd1) & ~(select_ln108_1_reg_1269 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buffer_we1 = 1'b1;
    end else begin
        buffer_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1109_ce = 1'b1;
    end else begin
        grp_fu_1109_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1118_ce = 1'b1;
    end else begin
        grp_fu_1118_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1127_ce = 1'b1;
    end else begin
        grp_fu_1127_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1137_ce = 1'b1;
    end else begin
        grp_fu_1137_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_651_ce = 1'b1;
    end else begin
        grp_fu_651_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_688_ce = 1'b1;
    end else begin
        grp_fu_688_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_923_ce = 1'b1;
    end else begin
        grp_fu_923_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_944_ce = 1'b1;
    end else begin
        grp_fu_944_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1) & (select_ln108_1_reg_1269_pp0_iter12_reg == 2'd2))) begin
        ln_sm_blk_n = ln_sm_full_n;
    end else begin
        ln_sm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (select_ln108_1_reg_1269_pp0_iter12_reg == 2'd2))) begin
        ln_sm_write = 1'b1;
    end else begin
        ln_sm_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op101_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        main_sm_blk_n = main_sm_empty_n;
    end else begin
        main_sm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op101_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        main_sm_read = 1'b1;
    end else begin
        main_sm_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        mlp_inst_lnq_lnb_ce0 = 1'b1;
    end else begin
        mlp_inst_lnq_lnb_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        mlp_inst_lnq_lnw_ce0 = 1'b1;
    end else begin
        mlp_inst_lnq_lnw_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        mlp_inst_lnq_rsqrt_table_ce0 = 1'b1;
    end else begin
        mlp_inst_lnq_rsqrt_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        mlp_inst_lnq_rsqrt_table_ce1 = 1'b1;
    end else begin
        mlp_inst_lnq_rsqrt_table_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln107_fu_333_p2 = (ap_sig_allocacmp_indvar_flatten33_load + 16'd1);

assign add_ln108_1_fu_351_p2 = (ap_sig_allocacmp_indvar_flatten_load + 10'd1);

assign add_ln109_fu_452_p2 = (select_ln108_fu_436_p3 + 8'd1);

assign add_ln132_1_fu_566_p2 = ($signed(select_ln119_fu_528_p3) + $signed(sext_ln132_1_fu_562_p1));

assign add_ln132_fu_548_p2 = ($signed(select_ln119_1_fu_536_p3) + $signed(sext_ln132_fu_544_p1));

assign add_ln158_1_fu_748_p2 = (grp_fu_688_p2 + empty_1226_fu_154);

assign add_ln158_fu_742_p2 = (grp_fu_651_p2 + empty_1225_fu_150);

assign add_ln166_1_fu_860_p2 = ($signed(empty_1230_reg_1347) + $signed(30'd1069139444));

assign add_ln166_fu_836_p2 = ($signed(empty_1229_reg_1342) + $signed(30'd1069139444));

assign and_ln107_fu_419_p2 = (xor_ln107_fu_408_p2 & icmp_ln109_fu_413_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)) | ((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage0_iter13)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)) | ((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage0_iter13)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)) | ((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage0_iter13)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter13 = ((select_ln108_1_reg_1269_pp0_iter12_reg == 2'd2) & (ln_sm_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op101_read_state3 == 1'b1) & (main_sm_empty_n == 1'b0));
end

always @ (*) begin
    ap_condition_395 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_414 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

always @ (*) begin
    ap_predicate_op101_read_state3 = (~(select_ln108_1_reg_1269 == 2'd1) & ~(select_ln108_1_reg_1269 == 2'd2));
end

assign ap_ready = internal_ap_ready;

assign buffer_address1 = zext_ln109_fu_482_p1;

assign cursor_1_fu_865_p4 = {{add_ln166_1_fu_860_p2[29:23]}};

assign cursor_fu_841_p4 = {{add_ln166_fu_836_p2[29:23]}};

assign diff_1_fu_811_p2 = ($signed(trunc_ln182_fu_804_p1) - $signed(sext_ln182_fu_807_p1));

assign diff_2_fu_830_p2 = ($signed(tmp_68_fu_817_p4) - $signed(sext_ln182_1_fu_826_p1));

assign diff_3_fu_670_p2 = ($signed(tmp_s_fu_657_p4) - $signed(sext_ln155_1_fu_666_p1));

assign diff_fu_633_p2 = ($signed(trunc_ln155_fu_626_p1) - $signed(sext_ln155_fu_629_p1));

assign empty_1229_fu_754_p3 = ((cmp89_reg_1278_pp0_iter5_reg[0:0] == 1'b1) ? grp_fu_651_p2 : add_ln158_fu_742_p2);

assign empty_1230_fu_761_p3 = ((cmp89_reg_1278_pp0_iter5_reg[0:0] == 1'b1) ? grp_fu_688_p2 : add_ln158_1_fu_748_p2);

assign grp_fu_1109_p1 = 33'd43691;

assign grp_fu_1109_p2 = 33'd4194304;

assign grp_fu_1118_p1 = 33'd43691;

assign grp_fu_1118_p2 = 33'd4194304;

assign grp_fu_1127_p1 = sext_ln185_2_fu_954_p1;

assign grp_fu_1127_p2 = sext_ln185_5_fu_977_p1;

assign grp_fu_1137_p1 = sext_ln185_2_fu_954_p1;

assign grp_fu_1137_p2 = sext_ln185_5_fu_977_p1;

assign grp_fu_251_p2 = ((select_ln108_reg_1262 == 8'd0) ? 1'b1 : 1'b0);

assign grp_fu_256_p2 = ((select_ln108_reg_1262 == 8'd191) ? 1'b1 : 1'b0);

assign grp_fu_651_p0 = sext_ln156_fu_639_p1;

assign grp_fu_651_p1 = sext_ln156_fu_639_p1;

assign grp_fu_688_p0 = sext_ln156_1_fu_676_p1;

assign grp_fu_688_p1 = sext_ln156_1_fu_676_p1;

assign grp_fu_923_p1 = grp_fu_923_p10;

assign grp_fu_923_p10 = empty_1222_fu_138;

assign grp_fu_944_p1 = grp_fu_944_p10;

assign grp_fu_944_p10 = empty_1224_fu_146;

assign icmp_ln107_fu_339_p2 = ((ap_sig_allocacmp_indvar_flatten33_load == 16'd56448) ? 1'b1 : 1'b0);

assign icmp_ln108_fu_345_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 10'd576) ? 1'b1 : 1'b0);

assign icmp_ln109_fu_413_p2 = ((ap_sig_allocacmp_ct_load == 8'd192) ? 1'b1 : 1'b0);

assign icmp_ln7_1_fu_1019_p2 = (($signed(rel_1_fu_1010_p4) < $signed(7'd124)) ? 1'b1 : 1'b0);

assign icmp_ln7_fu_989_p2 = (($signed(rel_fu_980_p4) < $signed(7'd124)) ? 1'b1 : 1'b0);

assign icmp_ln8_1_fu_1034_p2 = (($signed(tmp_2_fu_1025_p4) > $signed(5'd0)) ? 1'b1 : 1'b0);

assign icmp_ln8_fu_1004_p2 = (($signed(tmp_1_fu_995_p4) > $signed(5'd0)) ? 1'b1 : 1'b0);

assign ln_sm_din = {{select_ln187_3_fu_1088_p3}, {select_ln187_1_fu_1060_p3}};

assign mlp_inst_lnq_lnb_address0 = zext_ln109_fu_482_p1;

assign mlp_inst_lnq_lnw_address0 = zext_ln109_fu_482_p1;

assign mlp_inst_lnq_rsqrt_table_address0 = zext_ln168_1_fu_875_p1;

assign mlp_inst_lnq_rsqrt_table_address1 = zext_ln168_fu_851_p1;

assign or_ln108_fu_431_p2 = (icmp_ln108_reg_1255 | and_ln107_fu_419_p2);

assign or_ln187_1_fu_1077_p2 = (icmp_ln8_1_reg_1441 | icmp_ln7_1_reg_1435);

assign or_ln187_fu_1056_p2 = (icmp_ln8_reg_1425 | icmp_ln7_reg_1419);

assign rel_1_fu_1010_p4 = {{grp_fu_1137_p3[38:32]}};

assign rel_fu_980_p4 = {{grp_fu_1127_p3[38:32]}};

assign select_ln107_fu_401_p3 = ((icmp_ln108_reg_1255[0:0] == 1'b1) ? 2'd0 : ap_sig_allocacmp_state_load);

assign select_ln108_1_fu_444_p3 = ((and_ln107_fu_419_p2[0:0] == 1'b1) ? state_2_fu_425_p2 : select_ln107_fu_401_p3);

assign select_ln108_2_fu_357_p3 = ((icmp_ln108_fu_345_p2[0:0] == 1'b1) ? 10'd1 : add_ln108_1_fu_351_p2);

assign select_ln108_fu_436_p3 = ((or_ln108_fu_431_p2[0:0] == 1'b1) ? 8'd0 : ap_sig_allocacmp_ct_load);

assign select_ln119_1_fu_536_p3 = ((grp_fu_251_p2[0:0] == 1'b1) ? 18'd0 : empty_1227_fu_158);

assign select_ln119_fu_528_p3 = ((grp_fu_251_p2[0:0] == 1'b1) ? 18'd0 : empty_1228_fu_162);

assign select_ln187_1_fu_1060_p3 = ((or_ln187_fu_1056_p2[0:0] == 1'b1) ? select_ln187_fu_1049_p3 : trunc_ln4_fu_1040_p4);

assign select_ln187_2_fu_1081_p3 = ((icmp_ln7_1_reg_1435[0:0] == 1'b1) ? 3'd4 : 3'd3);

assign select_ln187_3_fu_1088_p3 = ((or_ln187_1_fu_1077_p2[0:0] == 1'b1) ? select_ln187_2_fu_1081_p3 : trunc_ln187_1_fu_1068_p4);

assign select_ln187_fu_1049_p3 = ((icmp_ln7_reg_1419[0:0] == 1'b1) ? 3'd4 : 3'd3);

assign sext_ln132_1_fu_562_p1 = $signed(trunc_ln116_1_fu_518_p4);

assign sext_ln132_fu_544_p1 = $signed(trunc_ln116_fu_514_p1);

assign sext_ln155_1_fu_666_p1 = $signed(empty_1223_fu_142);

assign sext_ln155_fu_629_p1 = $signed(empty_fu_134);

assign sext_ln156_1_fu_676_p1 = $signed(diff_3_fu_670_p2);

assign sext_ln156_fu_639_p1 = $signed(diff_fu_633_p2);

assign sext_ln182_1_fu_826_p1 = $signed(empty_1223_fu_142);

assign sext_ln182_fu_807_p1 = $signed(empty_fu_134);

assign sext_ln185_2_fu_954_p1 = $signed(mlp_inst_lnq_lnw_load_reg_1320_pp0_iter8_reg);

assign sext_ln185_5_fu_977_p1 = $signed(mlp_inst_lnq_lnb_load_reg_1325_pp0_iter10_reg);

assign start_out = real_start;

assign state_2_fu_425_p2 = (select_ln107_fu_401_p3 + 2'd1);

assign tmp_1_fu_995_p4 = {{grp_fu_1127_p3[38:34]}};

assign tmp_2_fu_1025_p4 = {{grp_fu_1137_p3[38:34]}};

assign tmp_68_fu_817_p4 = {{buffer_load_reg_1312_pp0_iter5_reg[29:15]}};

assign tmp_s_fu_657_p4 = {{buffer_load_reg_1312_pp0_iter4_reg[29:15]}};

assign trunc_ln116_1_fu_518_p4 = {{main_sm_dout[29:15]}};

assign trunc_ln116_fu_514_p1 = main_sm_dout[14:0];

assign trunc_ln142_1_fu_703_p1 = grp_fu_1118_p3;

assign trunc_ln155_fu_626_p1 = buffer_load_reg_1312_pp0_iter4_reg[14:0];

assign trunc_ln182_fu_804_p1 = buffer_load_reg_1312_pp0_iter5_reg[14:0];

assign trunc_ln187_1_fu_1068_p4 = {{val_2_reg_1430[34:32]}};

assign trunc_ln4_fu_1040_p4 = {{val_reg_1414[34:32]}};

assign trunc_ln6_fu_694_p1 = grp_fu_1109_p3;

assign xor_ln107_fu_408_p2 = (icmp_ln108_reg_1255 ^ 1'd1);

assign zext_ln109_fu_482_p1 = select_ln108_reg_1262;

assign zext_ln168_1_fu_875_p1 = cursor_1_fu_865_p4;

assign zext_ln168_fu_851_p1 = cursor_fu_841_p4;

endmodule //MLP0_do_layernorm
// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
`timescale 1 ns / 1 ps
module MLP0_do_layernorm_buffer_RAM_2P_LUTRAM_1R1W (
       
    address1, ce1,
    d1, we1, 
    q1, 
     
    reset, clk);

parameter DataWidth = 30;
parameter AddressWidth = 8;
parameter AddressRange = 192;
  
input[AddressWidth-1:0] address1;
input ce1;
input[DataWidth-1:0] d1;
input we1; 
output reg[DataWidth-1:0] q1; 

input reset;
input clk;

(* ram_style = "distributed"  *)reg [DataWidth-1:0] ram[0:AddressRange-1];


   





//read first
always @(posedge clk)  
begin 
    if (ce1) begin
        if (we1) 
            ram[address1] <= d1; 
        q1 <= ram[address1];

    end
end 
 
 

endmodule

// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
`timescale 1 ns / 1 ps
module MLP0_do_layernorm_mlp_inst_lnq_lnb_ROM_AUTO_1R (
    address0, ce0, q0, 
    reset, clk);

parameter DataWidth = 36;
parameter AddressWidth = 8;
parameter AddressRange = 192;
 
input[AddressWidth-1:0] address0;
input ce0;
output reg[DataWidth-1:0] q0;

input reset;
input clk;

 
reg [DataWidth-1:0] rom0[0:AddressRange-1];


initial begin
     
    $readmemh("C:/projects/AAAProjects/PROJ06_PyHLS_ViT/SPINAL/src/main/verilog/MLP0/MLP0_do_layernorm_mlp_inst_lnq_lnb_ROM_AUTO_1R.dat", rom0);
end

  
always @(posedge clk) 
begin 
    if (ce0) 
    begin
        q0 <= rom0[address0];
    end
end


endmodule

// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
`timescale 1 ns / 1 ps
module MLP0_do_layernorm_mlp_inst_lnq_lnw_ROM_AUTO_1R (
    address0, ce0, q0, 
    reset, clk);

parameter DataWidth = 17;
parameter AddressWidth = 8;
parameter AddressRange = 192;
 
input[AddressWidth-1:0] address0;
input ce0;
output reg[DataWidth-1:0] q0;

input reset;
input clk;

 
reg [DataWidth-1:0] rom0[0:AddressRange-1];


initial begin
     
    $readmemh("C:/projects/AAAProjects/PROJ06_PyHLS_ViT/SPINAL/src/main/verilog/MLP0/MLP0_do_layernorm_mlp_inst_lnq_lnw_ROM_AUTO_1R.dat", rom0);
end

  
always @(posedge clk) 
begin 
    if (ce0) 
    begin
        q0 <= rom0[address0];
    end
end


endmodule

// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
`timescale 1 ns / 1 ps
module MLP0_do_layernorm_mlp_inst_lnq_rsqrt_table_ROM_AUTO_1R (
    address0, ce0, q0, 
    address1, ce1, q1, 
    reset, clk);

parameter DataWidth = 12;
parameter AddressWidth = 7;
parameter AddressRange = 128;
 
input[AddressWidth-1:0] address0;
input ce0;
output reg[DataWidth-1:0] q0;
 
input[AddressWidth-1:0] address1;
input ce1;
output reg[DataWidth-1:0] q1;

input reset;
input clk;

 
reg [DataWidth-1:0] rom0[0:AddressRange-1];


initial begin
     
    $readmemh("C:/projects/AAAProjects/PROJ06_PyHLS_ViT/SPINAL/src/main/verilog/MLP0/MLP0_do_layernorm_mlp_inst_lnq_rsqrt_table_ROM_AUTO_1R.dat", rom0);
end

  
always @(posedge clk) 
begin 
    if (ce0) 
    begin
        q0 <= rom0[address0];
    end
end
  
always @(posedge clk) 
begin 
    if (ce1) 
    begin
        q1 <= rom0[address1];
    end
end


endmodule

// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module MLP0_do_matmul (
        ge_sm_dout,
        ge_sm_empty_n,
        ge_sm_read,
        m2_sm_din,
        m2_sm_full_n,
        m2_sm_write,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [11:0] ge_sm_dout;
input   ge_sm_empty_n;
output   ge_sm_read;
output  [25:0] m2_sm_din;
input   m2_sm_full_n;
output   m2_sm_write;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    do_adapt_U0_ap_start;
wire    do_adapt_U0_ap_done;
wire    do_adapt_U0_ap_continue;
wire    do_adapt_U0_ap_idle;
wire    do_adapt_U0_ap_ready;
wire    do_adapt_U0_ge_sm_read;
wire   [143:0] do_adapt_U0_adpt_sm_din;
wire    do_adapt_U0_adpt_sm_write;
wire    do_adapt_U0_start_out;
wire    do_adapt_U0_start_write;
wire    matmul_step1_cache_window_U0_ap_start;
wire    matmul_step1_cache_window_U0_ap_done;
wire    matmul_step1_cache_window_U0_ap_continue;
wire    matmul_step1_cache_window_U0_ap_idle;
wire    matmul_step1_cache_window_U0_ap_ready;
wire    matmul_step1_cache_window_U0_adpt_sm_read;
wire   [143:0] matmul_step1_cache_window_U0_cache_window_sm_din;
wire    matmul_step1_cache_window_U0_cache_window_sm_write;
wire    matmul_step1_cache_window_U0_start_out;
wire    matmul_step1_cache_window_U0_start_write;
wire    matmul_step2_mac_U0_ap_start;
wire    matmul_step2_mac_U0_ap_done;
wire    matmul_step2_mac_U0_ap_continue;
wire    matmul_step2_mac_U0_ap_idle;
wire    matmul_step2_mac_U0_ap_ready;
wire   [2:0] matmul_step2_mac_U0_cache_window_sm_fifo_cap;
wire    matmul_step2_mac_U0_cache_window_sm_read;
wire   [311:0] matmul_step2_mac_U0_mac_sm_din;
wire    matmul_step2_mac_U0_mac_sm_write;
wire    matmul_step2_mac_U0_start_out;
wire    matmul_step2_mac_U0_start_write;
wire    do_adapt_4_U0_ap_start;
wire    do_adapt_4_U0_ap_done;
wire    do_adapt_4_U0_ap_continue;
wire    do_adapt_4_U0_ap_idle;
wire    do_adapt_4_U0_ap_ready;
wire    do_adapt_4_U0_mac_sm_read;
wire   [25:0] do_adapt_4_U0_m2_sm_din;
wire    do_adapt_4_U0_m2_sm_write;
wire    adpt_sm_full_n;
wire   [143:0] adpt_sm_dout;
wire   [5:0] adpt_sm_num_data_valid;
wire   [5:0] adpt_sm_fifo_cap;
wire    adpt_sm_empty_n;
wire    cache_window_sm_full_n;
wire   [143:0] cache_window_sm_dout;
wire   [3:0] cache_window_sm_num_data_valid;
wire   [3:0] cache_window_sm_fifo_cap;
wire    cache_window_sm_empty_n;
wire    mac_sm_full_n;
wire   [311:0] mac_sm_dout;
wire   [2:0] mac_sm_num_data_valid;
wire   [2:0] mac_sm_fifo_cap;
wire    mac_sm_empty_n;
wire   [0:0] start_for_matmul_step1_cache_window_U0_din;
wire    start_for_matmul_step1_cache_window_U0_full_n;
wire   [0:0] start_for_matmul_step1_cache_window_U0_dout;
wire    start_for_matmul_step1_cache_window_U0_empty_n;
wire   [0:0] start_for_matmul_step2_mac_U0_din;
wire    start_for_matmul_step2_mac_U0_full_n;
wire   [0:0] start_for_matmul_step2_mac_U0_dout;
wire    start_for_matmul_step2_mac_U0_empty_n;
wire   [0:0] start_for_do_adapt_4_U0_din;
wire    start_for_do_adapt_4_U0_full_n;
wire   [0:0] start_for_do_adapt_4_U0_dout;
wire    start_for_do_adapt_4_U0_empty_n;

MLP0_do_adapt do_adapt_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(do_adapt_U0_ap_start),
    .start_full_n(start_for_matmul_step1_cache_window_U0_full_n),
    .ap_done(do_adapt_U0_ap_done),
    .ap_continue(do_adapt_U0_ap_continue),
    .ap_idle(do_adapt_U0_ap_idle),
    .ap_ready(do_adapt_U0_ap_ready),
    .ge_sm_dout(ge_sm_dout),
    .ge_sm_num_data_valid(3'd0),
    .ge_sm_fifo_cap(3'd0),
    .ge_sm_empty_n(ge_sm_empty_n),
    .ge_sm_read(do_adapt_U0_ge_sm_read),
    .adpt_sm_din(do_adapt_U0_adpt_sm_din),
    .adpt_sm_num_data_valid(adpt_sm_num_data_valid),
    .adpt_sm_fifo_cap(adpt_sm_fifo_cap),
    .adpt_sm_full_n(adpt_sm_full_n),
    .adpt_sm_write(do_adapt_U0_adpt_sm_write),
    .start_out(do_adapt_U0_start_out),
    .start_write(do_adapt_U0_start_write)
);

MLP0_matmul_step1_cache_window matmul_step1_cache_window_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(matmul_step1_cache_window_U0_ap_start),
    .start_full_n(start_for_matmul_step2_mac_U0_full_n),
    .ap_done(matmul_step1_cache_window_U0_ap_done),
    .ap_continue(matmul_step1_cache_window_U0_ap_continue),
    .ap_idle(matmul_step1_cache_window_U0_ap_idle),
    .ap_ready(matmul_step1_cache_window_U0_ap_ready),
    .adpt_sm_dout(adpt_sm_dout),
    .adpt_sm_num_data_valid(adpt_sm_num_data_valid),
    .adpt_sm_fifo_cap(adpt_sm_fifo_cap),
    .adpt_sm_empty_n(adpt_sm_empty_n),
    .adpt_sm_read(matmul_step1_cache_window_U0_adpt_sm_read),
    .cache_window_sm_din(matmul_step1_cache_window_U0_cache_window_sm_din),
    .cache_window_sm_num_data_valid(3'd0),
    .cache_window_sm_fifo_cap(3'd0),
    .cache_window_sm_full_n(cache_window_sm_full_n),
    .cache_window_sm_write(matmul_step1_cache_window_U0_cache_window_sm_write),
    .start_out(matmul_step1_cache_window_U0_start_out),
    .start_write(matmul_step1_cache_window_U0_start_write)
);

MLP0_matmul_step2_mac matmul_step2_mac_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(matmul_step2_mac_U0_ap_start),
    .start_full_n(start_for_do_adapt_4_U0_full_n),
    .ap_done(matmul_step2_mac_U0_ap_done),
    .ap_continue(matmul_step2_mac_U0_ap_continue),
    .ap_idle(matmul_step2_mac_U0_ap_idle),
    .ap_ready(matmul_step2_mac_U0_ap_ready),
    .cache_window_sm_dout(cache_window_sm_dout),
    .cache_window_sm_num_data_valid(cache_window_sm_num_data_valid),
    .cache_window_sm_fifo_cap(matmul_step2_mac_U0_cache_window_sm_fifo_cap),
    .cache_window_sm_empty_n(cache_window_sm_empty_n),
    .cache_window_sm_read(matmul_step2_mac_U0_cache_window_sm_read),
    .mac_sm_din(matmul_step2_mac_U0_mac_sm_din),
    .mac_sm_num_data_valid(mac_sm_num_data_valid),
    .mac_sm_fifo_cap(mac_sm_fifo_cap),
    .mac_sm_full_n(mac_sm_full_n),
    .mac_sm_write(matmul_step2_mac_U0_mac_sm_write),
    .start_out(matmul_step2_mac_U0_start_out),
    .start_write(matmul_step2_mac_U0_start_write)
);

MLP0_do_adapt_4 do_adapt_4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(do_adapt_4_U0_ap_start),
    .ap_done(do_adapt_4_U0_ap_done),
    .ap_continue(do_adapt_4_U0_ap_continue),
    .ap_idle(do_adapt_4_U0_ap_idle),
    .ap_ready(do_adapt_4_U0_ap_ready),
    .mac_sm_dout(mac_sm_dout),
    .mac_sm_num_data_valid(mac_sm_num_data_valid),
    .mac_sm_fifo_cap(mac_sm_fifo_cap),
    .mac_sm_empty_n(mac_sm_empty_n),
    .mac_sm_read(do_adapt_4_U0_mac_sm_read),
    .m2_sm_din(do_adapt_4_U0_m2_sm_din),
    .m2_sm_num_data_valid(3'd0),
    .m2_sm_fifo_cap(3'd0),
    .m2_sm_full_n(m2_sm_full_n),
    .m2_sm_write(do_adapt_4_U0_m2_sm_write)
);

MLP0_fifo_w144_d32_A adpt_sm_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(do_adapt_U0_adpt_sm_din),
    .if_full_n(adpt_sm_full_n),
    .if_write(do_adapt_U0_adpt_sm_write),
    .if_dout(adpt_sm_dout),
    .if_num_data_valid(adpt_sm_num_data_valid),
    .if_fifo_cap(adpt_sm_fifo_cap),
    .if_empty_n(adpt_sm_empty_n),
    .if_read(matmul_step1_cache_window_U0_adpt_sm_read)
);

MLP0_fifo_w144_d5_S cache_window_sm_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(matmul_step1_cache_window_U0_cache_window_sm_din),
    .if_full_n(cache_window_sm_full_n),
    .if_write(matmul_step1_cache_window_U0_cache_window_sm_write),
    .if_dout(cache_window_sm_dout),
    .if_num_data_valid(cache_window_sm_num_data_valid),
    .if_fifo_cap(cache_window_sm_fifo_cap),
    .if_empty_n(cache_window_sm_empty_n),
    .if_read(matmul_step2_mac_U0_cache_window_sm_read)
);

MLP0_fifo_w312_d2_S mac_sm_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(matmul_step2_mac_U0_mac_sm_din),
    .if_full_n(mac_sm_full_n),
    .if_write(matmul_step2_mac_U0_mac_sm_write),
    .if_dout(mac_sm_dout),
    .if_num_data_valid(mac_sm_num_data_valid),
    .if_fifo_cap(mac_sm_fifo_cap),
    .if_empty_n(mac_sm_empty_n),
    .if_read(do_adapt_4_U0_mac_sm_read)
);

MLP0_start_for_matmul_step1_cache_window_U0 start_for_matmul_step1_cache_window_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_matmul_step1_cache_window_U0_din),
    .if_full_n(start_for_matmul_step1_cache_window_U0_full_n),
    .if_write(do_adapt_U0_start_write),
    .if_dout(start_for_matmul_step1_cache_window_U0_dout),
    .if_empty_n(start_for_matmul_step1_cache_window_U0_empty_n),
    .if_read(matmul_step1_cache_window_U0_ap_ready)
);

MLP0_start_for_matmul_step2_mac_U0 start_for_matmul_step2_mac_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_matmul_step2_mac_U0_din),
    .if_full_n(start_for_matmul_step2_mac_U0_full_n),
    .if_write(matmul_step1_cache_window_U0_start_write),
    .if_dout(start_for_matmul_step2_mac_U0_dout),
    .if_empty_n(start_for_matmul_step2_mac_U0_empty_n),
    .if_read(matmul_step2_mac_U0_ap_ready)
);

MLP0_start_for_do_adapt_4_U0 start_for_do_adapt_4_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_do_adapt_4_U0_din),
    .if_full_n(start_for_do_adapt_4_U0_full_n),
    .if_write(matmul_step2_mac_U0_start_write),
    .if_dout(start_for_do_adapt_4_U0_dout),
    .if_empty_n(start_for_do_adapt_4_U0_empty_n),
    .if_read(do_adapt_4_U0_ap_ready)
);

assign ap_done = do_adapt_4_U0_ap_done;

assign ap_idle = (matmul_step2_mac_U0_ap_idle & matmul_step1_cache_window_U0_ap_idle & do_adapt_U0_ap_idle & do_adapt_4_U0_ap_idle);

assign ap_ready = do_adapt_U0_ap_ready;

assign do_adapt_4_U0_ap_continue = ap_continue;

assign do_adapt_4_U0_ap_start = start_for_do_adapt_4_U0_empty_n;

assign do_adapt_U0_ap_continue = 1'b1;

assign do_adapt_U0_ap_start = ap_start;

assign ge_sm_read = do_adapt_U0_ge_sm_read;

assign m2_sm_din = do_adapt_4_U0_m2_sm_din;

assign m2_sm_write = do_adapt_4_U0_m2_sm_write;

assign matmul_step1_cache_window_U0_ap_continue = 1'b1;

assign matmul_step1_cache_window_U0_ap_start = start_for_matmul_step1_cache_window_U0_empty_n;

assign matmul_step2_mac_U0_ap_continue = 1'b1;

assign matmul_step2_mac_U0_ap_start = start_for_matmul_step2_mac_U0_empty_n;

assign matmul_step2_mac_U0_cache_window_sm_fifo_cap = cache_window_sm_fifo_cap;

assign start_for_do_adapt_4_U0_din = 1'b1;

assign start_for_matmul_step1_cache_window_U0_din = 1'b1;

assign start_for_matmul_step2_mac_U0_din = 1'b1;

endmodule //MLP0_do_matmul
// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module MLP0_do_matmul_1 (
        ap_start,
        start_full_n,
        start_out,
        start_write,
        ln_sm_dout,
        ln_sm_empty_n,
        ln_sm_read,
        m1_sm_din,
        m1_sm_full_n,
        m1_sm_write,
        ap_clk,
        ap_rst,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input   ap_start;
input   start_full_n;
output   start_out;
output   start_write;
input  [5:0] ln_sm_dout;
input   ln_sm_empty_n;
output   ln_sm_read;
output  [43:0] m1_sm_din;
input   m1_sm_full_n;
output   m1_sm_write;
input   ap_clk;
input   ap_rst;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

reg start_write;

reg    real_start;
reg    start_once_reg;
wire    internal_ap_ready;
wire    do_adapt_1_U0_ap_start;
wire    do_adapt_1_U0_ap_done;
wire    do_adapt_1_U0_ap_continue;
wire    do_adapt_1_U0_ap_idle;
wire    do_adapt_1_U0_ap_ready;
wire    do_adapt_1_U0_ln_sm_read;
wire   [71:0] do_adapt_1_U0_adpt_sm_din;
wire    do_adapt_1_U0_adpt_sm_write;
wire    do_adapt_1_U0_start_out;
wire    do_adapt_1_U0_start_write;
wire    matmul_step1_cache_window_1_U0_ap_start;
wire    matmul_step1_cache_window_1_U0_ap_done;
wire    matmul_step1_cache_window_1_U0_ap_continue;
wire    matmul_step1_cache_window_1_U0_ap_idle;
wire    matmul_step1_cache_window_1_U0_ap_ready;
wire    matmul_step1_cache_window_1_U0_adpt_sm_read;
wire   [71:0] matmul_step1_cache_window_1_U0_cache_window_sm_din;
wire    matmul_step1_cache_window_1_U0_cache_window_sm_write;
wire    matmul_step1_cache_window_1_U0_start_out;
wire    matmul_step1_cache_window_1_U0_start_write;
wire    matmul_step2_mac_1_U0_ap_start;
wire    matmul_step2_mac_1_U0_ap_done;
wire    matmul_step2_mac_1_U0_ap_continue;
wire    matmul_step2_mac_1_U0_ap_idle;
wire    matmul_step2_mac_1_U0_ap_ready;
wire    matmul_step2_mac_1_U0_cache_window_sm_read;
wire   [527:0] matmul_step2_mac_1_U0_mac_sm_din;
wire    matmul_step2_mac_1_U0_mac_sm_write;
wire    matmul_step2_mac_1_U0_start_out;
wire    matmul_step2_mac_1_U0_start_write;
wire    do_adapt_5_U0_ap_start;
wire    do_adapt_5_U0_ap_done;
wire    do_adapt_5_U0_ap_continue;
wire    do_adapt_5_U0_ap_idle;
wire    do_adapt_5_U0_ap_ready;
wire    do_adapt_5_U0_mac_sm_read;
wire   [43:0] do_adapt_5_U0_m1_sm_din;
wire    do_adapt_5_U0_m1_sm_write;
wire    adpt_sm_full_n;
wire   [71:0] adpt_sm_dout;
wire   [5:0] adpt_sm_num_data_valid;
wire   [5:0] adpt_sm_fifo_cap;
wire    adpt_sm_empty_n;
wire    cache_window_sm_full_n;
wire   [71:0] cache_window_sm_dout;
wire   [2:0] cache_window_sm_num_data_valid;
wire   [2:0] cache_window_sm_fifo_cap;
wire    cache_window_sm_empty_n;
wire    mac_sm_full_n;
wire   [527:0] mac_sm_dout;
wire   [2:0] mac_sm_num_data_valid;
wire   [2:0] mac_sm_fifo_cap;
wire    mac_sm_empty_n;
wire    ap_sync_ready;
wire   [0:0] start_for_matmul_step1_cache_window_1_U0_din;
wire    start_for_matmul_step1_cache_window_1_U0_full_n;
wire   [0:0] start_for_matmul_step1_cache_window_1_U0_dout;
wire    start_for_matmul_step1_cache_window_1_U0_empty_n;
wire   [0:0] start_for_matmul_step2_mac_1_U0_din;
wire    start_for_matmul_step2_mac_1_U0_full_n;
wire   [0:0] start_for_matmul_step2_mac_1_U0_dout;
wire    start_for_matmul_step2_mac_1_U0_empty_n;
wire   [0:0] start_for_do_adapt_5_U0_din;
wire    start_for_do_adapt_5_U0_full_n;
wire   [0:0] start_for_do_adapt_5_U0_dout;
wire    start_for_do_adapt_5_U0_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
//#0 start_once_reg = 1'b0;
end

MLP0_do_adapt_1 do_adapt_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(do_adapt_1_U0_ap_start),
    .start_full_n(start_for_matmul_step1_cache_window_1_U0_full_n),
    .ap_done(do_adapt_1_U0_ap_done),
    .ap_continue(do_adapt_1_U0_ap_continue),
    .ap_idle(do_adapt_1_U0_ap_idle),
    .ap_ready(do_adapt_1_U0_ap_ready),
    .ln_sm_dout(ln_sm_dout),
    .ln_sm_num_data_valid(3'd0),
    .ln_sm_fifo_cap(3'd0),
    .ln_sm_empty_n(ln_sm_empty_n),
    .ln_sm_read(do_adapt_1_U0_ln_sm_read),
    .adpt_sm_din(do_adapt_1_U0_adpt_sm_din),
    .adpt_sm_num_data_valid(adpt_sm_num_data_valid),
    .adpt_sm_fifo_cap(adpt_sm_fifo_cap),
    .adpt_sm_full_n(adpt_sm_full_n),
    .adpt_sm_write(do_adapt_1_U0_adpt_sm_write),
    .start_out(do_adapt_1_U0_start_out),
    .start_write(do_adapt_1_U0_start_write)
);

MLP0_matmul_step1_cache_window_1 matmul_step1_cache_window_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(matmul_step1_cache_window_1_U0_ap_start),
    .start_full_n(start_for_matmul_step2_mac_1_U0_full_n),
    .ap_done(matmul_step1_cache_window_1_U0_ap_done),
    .ap_continue(matmul_step1_cache_window_1_U0_ap_continue),
    .ap_idle(matmul_step1_cache_window_1_U0_ap_idle),
    .ap_ready(matmul_step1_cache_window_1_U0_ap_ready),
    .adpt_sm_dout(adpt_sm_dout),
    .adpt_sm_num_data_valid(adpt_sm_num_data_valid),
    .adpt_sm_fifo_cap(adpt_sm_fifo_cap),
    .adpt_sm_empty_n(adpt_sm_empty_n),
    .adpt_sm_read(matmul_step1_cache_window_1_U0_adpt_sm_read),
    .cache_window_sm_din(matmul_step1_cache_window_1_U0_cache_window_sm_din),
    .cache_window_sm_num_data_valid(cache_window_sm_num_data_valid),
    .cache_window_sm_fifo_cap(cache_window_sm_fifo_cap),
    .cache_window_sm_full_n(cache_window_sm_full_n),
    .cache_window_sm_write(matmul_step1_cache_window_1_U0_cache_window_sm_write),
    .start_out(matmul_step1_cache_window_1_U0_start_out),
    .start_write(matmul_step1_cache_window_1_U0_start_write)
);

MLP0_matmul_step2_mac_1 matmul_step2_mac_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(matmul_step2_mac_1_U0_ap_start),
    .start_full_n(start_for_do_adapt_5_U0_full_n),
    .ap_done(matmul_step2_mac_1_U0_ap_done),
    .ap_continue(matmul_step2_mac_1_U0_ap_continue),
    .ap_idle(matmul_step2_mac_1_U0_ap_idle),
    .ap_ready(matmul_step2_mac_1_U0_ap_ready),
    .cache_window_sm_dout(cache_window_sm_dout),
    .cache_window_sm_num_data_valid(cache_window_sm_num_data_valid),
    .cache_window_sm_fifo_cap(cache_window_sm_fifo_cap),
    .cache_window_sm_empty_n(cache_window_sm_empty_n),
    .cache_window_sm_read(matmul_step2_mac_1_U0_cache_window_sm_read),
    .mac_sm_din(matmul_step2_mac_1_U0_mac_sm_din),
    .mac_sm_num_data_valid(mac_sm_num_data_valid),
    .mac_sm_fifo_cap(mac_sm_fifo_cap),
    .mac_sm_full_n(mac_sm_full_n),
    .mac_sm_write(matmul_step2_mac_1_U0_mac_sm_write),
    .start_out(matmul_step2_mac_1_U0_start_out),
    .start_write(matmul_step2_mac_1_U0_start_write)
);

MLP0_do_adapt_5 do_adapt_5_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(do_adapt_5_U0_ap_start),
    .ap_done(do_adapt_5_U0_ap_done),
    .ap_continue(do_adapt_5_U0_ap_continue),
    .ap_idle(do_adapt_5_U0_ap_idle),
    .ap_ready(do_adapt_5_U0_ap_ready),
    .mac_sm_dout(mac_sm_dout),
    .mac_sm_num_data_valid(mac_sm_num_data_valid),
    .mac_sm_fifo_cap(mac_sm_fifo_cap),
    .mac_sm_empty_n(mac_sm_empty_n),
    .mac_sm_read(do_adapt_5_U0_mac_sm_read),
    .m1_sm_din(do_adapt_5_U0_m1_sm_din),
    .m1_sm_num_data_valid(3'd0),
    .m1_sm_fifo_cap(3'd0),
    .m1_sm_full_n(m1_sm_full_n),
    .m1_sm_write(do_adapt_5_U0_m1_sm_write)
);

MLP0_fifo_w72_d32_A adpt_sm_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(do_adapt_1_U0_adpt_sm_din),
    .if_full_n(adpt_sm_full_n),
    .if_write(do_adapt_1_U0_adpt_sm_write),
    .if_dout(adpt_sm_dout),
    .if_num_data_valid(adpt_sm_num_data_valid),
    .if_fifo_cap(adpt_sm_fifo_cap),
    .if_empty_n(adpt_sm_empty_n),
    .if_read(matmul_step1_cache_window_1_U0_adpt_sm_read)
);

MLP0_fifo_w72_d2_S cache_window_sm_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(matmul_step1_cache_window_1_U0_cache_window_sm_din),
    .if_full_n(cache_window_sm_full_n),
    .if_write(matmul_step1_cache_window_1_U0_cache_window_sm_write),
    .if_dout(cache_window_sm_dout),
    .if_num_data_valid(cache_window_sm_num_data_valid),
    .if_fifo_cap(cache_window_sm_fifo_cap),
    .if_empty_n(cache_window_sm_empty_n),
    .if_read(matmul_step2_mac_1_U0_cache_window_sm_read)
);

MLP0_fifo_w528_d2_S mac_sm_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(matmul_step2_mac_1_U0_mac_sm_din),
    .if_full_n(mac_sm_full_n),
    .if_write(matmul_step2_mac_1_U0_mac_sm_write),
    .if_dout(mac_sm_dout),
    .if_num_data_valid(mac_sm_num_data_valid),
    .if_fifo_cap(mac_sm_fifo_cap),
    .if_empty_n(mac_sm_empty_n),
    .if_read(do_adapt_5_U0_mac_sm_read)
);

MLP0_start_for_matmul_step1_cache_window_1_U0 start_for_matmul_step1_cache_window_1_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_matmul_step1_cache_window_1_U0_din),
    .if_full_n(start_for_matmul_step1_cache_window_1_U0_full_n),
    .if_write(do_adapt_1_U0_start_write),
    .if_dout(start_for_matmul_step1_cache_window_1_U0_dout),
    .if_empty_n(start_for_matmul_step1_cache_window_1_U0_empty_n),
    .if_read(matmul_step1_cache_window_1_U0_ap_ready)
);

MLP0_start_for_matmul_step2_mac_1_U0 start_for_matmul_step2_mac_1_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_matmul_step2_mac_1_U0_din),
    .if_full_n(start_for_matmul_step2_mac_1_U0_full_n),
    .if_write(matmul_step1_cache_window_1_U0_start_write),
    .if_dout(start_for_matmul_step2_mac_1_U0_dout),
    .if_empty_n(start_for_matmul_step2_mac_1_U0_empty_n),
    .if_read(matmul_step2_mac_1_U0_ap_ready)
);

MLP0_start_for_do_adapt_5_U0 start_for_do_adapt_5_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_do_adapt_5_U0_din),
    .if_full_n(start_for_do_adapt_5_U0_full_n),
    .if_write(matmul_step2_mac_1_U0_start_write),
    .if_dout(start_for_do_adapt_5_U0_dout),
    .if_empty_n(start_for_do_adapt_5_U0_empty_n),
    .if_read(do_adapt_5_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

assign ap_done = do_adapt_5_U0_ap_done;

assign ap_idle = (matmul_step2_mac_1_U0_ap_idle & matmul_step1_cache_window_1_U0_ap_idle & do_adapt_5_U0_ap_idle & do_adapt_1_U0_ap_idle);

assign ap_ready = do_adapt_1_U0_ap_ready;

assign ap_sync_ready = do_adapt_1_U0_ap_ready;

assign do_adapt_1_U0_ap_continue = 1'b1;

assign do_adapt_1_U0_ap_start = real_start;

assign do_adapt_5_U0_ap_continue = ap_continue;

assign do_adapt_5_U0_ap_start = start_for_do_adapt_5_U0_empty_n;

assign internal_ap_ready = ap_sync_ready;

assign ln_sm_read = do_adapt_1_U0_ln_sm_read;

assign m1_sm_din = do_adapt_5_U0_m1_sm_din;

assign m1_sm_write = do_adapt_5_U0_m1_sm_write;

assign matmul_step1_cache_window_1_U0_ap_continue = 1'b1;

assign matmul_step1_cache_window_1_U0_ap_start = start_for_matmul_step1_cache_window_1_U0_empty_n;

assign matmul_step2_mac_1_U0_ap_continue = 1'b1;

assign matmul_step2_mac_1_U0_ap_start = start_for_matmul_step2_mac_1_U0_empty_n;

assign start_for_do_adapt_5_U0_din = 1'b1;

assign start_for_matmul_step1_cache_window_1_U0_din = 1'b1;

assign start_for_matmul_step2_mac_1_U0_din = 1'b1;

assign start_out = real_start;

endmodule //MLP0_do_matmul_1
// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module MLP0_do_mlp (
        i_stream_TDATA,
        o_stream_TDATA,
        ap_clk,
        ap_rst,
        i_stream_TVALID,
        i_stream_TREADY,
        ap_start,
        o_stream_TVALID,
        o_stream_TREADY,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [31:0] i_stream_TDATA;
output  [31:0] o_stream_TDATA;
input   ap_clk;
input   ap_rst;
input   i_stream_TVALID;
output   i_stream_TREADY;
input   ap_start;
output   o_stream_TVALID;
input   o_stream_TREADY;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    stream_copy_U0_ap_start;
wire    stream_copy_U0_start_full_n;
wire    stream_copy_U0_ap_done;
wire    stream_copy_U0_ap_continue;
wire    stream_copy_U0_ap_idle;
wire    stream_copy_U0_ap_ready;
wire   [29:0] stream_copy_U0_main_sm_din;
wire    stream_copy_U0_main_sm_write;
wire   [29:0] stream_copy_U0_resi_i_sm_din;
wire    stream_copy_U0_resi_i_sm_write;
wire    stream_copy_U0_start_out;
wire    stream_copy_U0_start_write;
wire    stream_copy_U0_i_stream_TREADY;
wire    do_adapt_3_U0_ap_start;
wire    do_adapt_3_U0_ap_done;
wire    do_adapt_3_U0_ap_continue;
wire    do_adapt_3_U0_ap_idle;
wire    do_adapt_3_U0_ap_ready;
wire    do_adapt_3_U0_resi_i_sm_read;
wire   [59:0] do_adapt_3_U0_resi_sm_din;
wire    do_adapt_3_U0_resi_sm_write;
wire    do_adapt_3_U0_start_out;
wire    do_adapt_3_U0_start_write;
wire    do_adapt_2_U0_ap_start;
wire    do_adapt_2_U0_ap_done;
wire    do_adapt_2_U0_ap_continue;
wire    do_adapt_2_U0_ap_idle;
wire    do_adapt_2_U0_ap_ready;
wire    do_adapt_2_U0_resi_sm_read;
wire   [29:0] do_adapt_2_U0_resi_o_sm_din;
wire    do_adapt_2_U0_resi_o_sm_write;
wire    do_adapt_2_U0_start_out;
wire    do_adapt_2_U0_start_write;
wire    do_layernorm_U0_ap_start;
wire    do_layernorm_U0_ap_done;
wire    do_layernorm_U0_ap_continue;
wire    do_layernorm_U0_ap_idle;
wire    do_layernorm_U0_ap_ready;
wire    do_layernorm_U0_main_sm_read;
wire   [5:0] do_layernorm_U0_ln_sm_din;
wire    do_layernorm_U0_ln_sm_write;
wire    do_layernorm_U0_start_out;
wire    do_layernorm_U0_start_write;
wire    do_matmul_1_U0_ap_start;
wire    do_matmul_1_U0_start_out;
wire    do_matmul_1_U0_start_write;
wire    do_matmul_1_U0_ln_sm_read;
wire   [43:0] do_matmul_1_U0_m1_sm_din;
wire    do_matmul_1_U0_m1_sm_write;
wire    do_matmul_1_U0_ap_done;
wire    do_matmul_1_U0_ap_ready;
wire    do_matmul_1_U0_ap_idle;
wire    do_matmul_1_U0_ap_continue;
wire    do_gelu_U0_ap_start;
wire    do_gelu_U0_ap_done;
wire    do_gelu_U0_ap_continue;
wire    do_gelu_U0_ap_idle;
wire    do_gelu_U0_ap_ready;
wire    do_gelu_U0_m1_sm_read;
wire   [11:0] do_gelu_U0_ge_sm_din;
wire    do_gelu_U0_ge_sm_write;
wire    do_gelu_U0_start_out;
wire    do_gelu_U0_start_write;
wire    do_matmul_U0_ge_sm_read;
wire   [25:0] do_matmul_U0_m2_sm_din;
wire    do_matmul_U0_m2_sm_write;
wire    do_matmul_U0_ap_start;
wire    do_matmul_U0_ap_done;
wire    do_matmul_U0_ap_ready;
wire    do_matmul_U0_ap_idle;
wire    do_matmul_U0_ap_continue;
wire    stream_merge_U0_ap_start;
wire    stream_merge_U0_ap_done;
wire    stream_merge_U0_ap_continue;
wire    stream_merge_U0_ap_idle;
wire    stream_merge_U0_ap_ready;
wire    stream_merge_U0_resi_o_sm_read;
wire    stream_merge_U0_m2_sm_read;
wire   [31:0] stream_merge_U0_o_stream_TDATA;
wire    stream_merge_U0_o_stream_TVALID;
wire    main_sm_full_n;
wire   [29:0] main_sm_dout;
wire   [2:0] main_sm_num_data_valid;
wire   [2:0] main_sm_fifo_cap;
wire    main_sm_empty_n;
wire    resi_i_sm_full_n;
wire   [29:0] resi_i_sm_dout;
wire   [2:0] resi_i_sm_num_data_valid;
wire   [2:0] resi_i_sm_fifo_cap;
wire    resi_i_sm_empty_n;
wire    resi_sm_full_n;
wire   [59:0] resi_sm_dout;
wire   [9:0] resi_sm_num_data_valid;
wire   [9:0] resi_sm_fifo_cap;
wire    resi_sm_empty_n;
wire    resi_o_sm_full_n;
wire   [29:0] resi_o_sm_dout;
wire   [2:0] resi_o_sm_num_data_valid;
wire   [2:0] resi_o_sm_fifo_cap;
wire    resi_o_sm_empty_n;
wire    ln_sm_full_n;
wire   [5:0] ln_sm_dout;
wire   [2:0] ln_sm_num_data_valid;
wire   [2:0] ln_sm_fifo_cap;
wire    ln_sm_empty_n;
wire    m1_sm_full_n;
wire   [43:0] m1_sm_dout;
wire   [2:0] m1_sm_num_data_valid;
wire   [2:0] m1_sm_fifo_cap;
wire    m1_sm_empty_n;
wire    ge_sm_full_n;
wire   [11:0] ge_sm_dout;
wire   [2:0] ge_sm_num_data_valid;
wire   [2:0] ge_sm_fifo_cap;
wire    ge_sm_empty_n;
wire    m2_sm_full_n;
wire   [25:0] m2_sm_dout;
wire   [2:0] m2_sm_num_data_valid;
wire   [2:0] m2_sm_fifo_cap;
wire    m2_sm_empty_n;
wire   [0:0] start_for_do_adapt_3_U0_din;
wire    start_for_do_adapt_3_U0_full_n;
wire   [0:0] start_for_do_adapt_3_U0_dout;
wire    start_for_do_adapt_3_U0_empty_n;
wire   [0:0] start_for_do_layernorm_U0_din;
wire    start_for_do_layernorm_U0_full_n;
wire   [0:0] start_for_do_layernorm_U0_dout;
wire    start_for_do_layernorm_U0_empty_n;
wire   [0:0] start_for_do_adapt_2_U0_din;
wire    start_for_do_adapt_2_U0_full_n;
wire   [0:0] start_for_do_adapt_2_U0_dout;
wire    start_for_do_adapt_2_U0_empty_n;
wire   [0:0] start_for_stream_merge_U0_din;
wire    start_for_stream_merge_U0_full_n;
wire   [0:0] start_for_stream_merge_U0_dout;
wire    start_for_stream_merge_U0_empty_n;
wire   [0:0] start_for_do_matmul_1_U0_din;
wire    start_for_do_matmul_1_U0_full_n;
wire   [0:0] start_for_do_matmul_1_U0_dout;
wire    start_for_do_matmul_1_U0_empty_n;
wire   [0:0] start_for_do_gelu_U0_din;
wire    start_for_do_gelu_U0_full_n;
wire   [0:0] start_for_do_gelu_U0_dout;
wire    start_for_do_gelu_U0_empty_n;
wire   [0:0] start_for_do_matmul_U0_din;
wire    start_for_do_matmul_U0_full_n;
wire   [0:0] start_for_do_matmul_U0_dout;
wire    start_for_do_matmul_U0_empty_n;

MLP0_stream_copy stream_copy_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(stream_copy_U0_ap_start),
    .start_full_n(stream_copy_U0_start_full_n),
    .ap_done(stream_copy_U0_ap_done),
    .ap_continue(stream_copy_U0_ap_continue),
    .ap_idle(stream_copy_U0_ap_idle),
    .ap_ready(stream_copy_U0_ap_ready),
    .i_stream_TVALID(i_stream_TVALID),
    .main_sm_din(stream_copy_U0_main_sm_din),
    .main_sm_num_data_valid(main_sm_num_data_valid),
    .main_sm_fifo_cap(main_sm_fifo_cap),
    .main_sm_full_n(main_sm_full_n),
    .main_sm_write(stream_copy_U0_main_sm_write),
    .resi_i_sm_din(stream_copy_U0_resi_i_sm_din),
    .resi_i_sm_num_data_valid(resi_i_sm_num_data_valid),
    .resi_i_sm_fifo_cap(resi_i_sm_fifo_cap),
    .resi_i_sm_full_n(resi_i_sm_full_n),
    .resi_i_sm_write(stream_copy_U0_resi_i_sm_write),
    .start_out(stream_copy_U0_start_out),
    .start_write(stream_copy_U0_start_write),
    .i_stream_TDATA(i_stream_TDATA),
    .i_stream_TREADY(stream_copy_U0_i_stream_TREADY)
);

MLP0_do_adapt_3 do_adapt_3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(do_adapt_3_U0_ap_start),
    .start_full_n(start_for_do_adapt_2_U0_full_n),
    .ap_done(do_adapt_3_U0_ap_done),
    .ap_continue(do_adapt_3_U0_ap_continue),
    .ap_idle(do_adapt_3_U0_ap_idle),
    .ap_ready(do_adapt_3_U0_ap_ready),
    .resi_i_sm_dout(resi_i_sm_dout),
    .resi_i_sm_num_data_valid(resi_i_sm_num_data_valid),
    .resi_i_sm_fifo_cap(resi_i_sm_fifo_cap),
    .resi_i_sm_empty_n(resi_i_sm_empty_n),
    .resi_i_sm_read(do_adapt_3_U0_resi_i_sm_read),
    .resi_sm_din(do_adapt_3_U0_resi_sm_din),
    .resi_sm_num_data_valid(resi_sm_num_data_valid),
    .resi_sm_fifo_cap(resi_sm_fifo_cap),
    .resi_sm_full_n(resi_sm_full_n),
    .resi_sm_write(do_adapt_3_U0_resi_sm_write),
    .start_out(do_adapt_3_U0_start_out),
    .start_write(do_adapt_3_U0_start_write)
);

MLP0_do_adapt_2 do_adapt_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(do_adapt_2_U0_ap_start),
    .start_full_n(start_for_stream_merge_U0_full_n),
    .ap_done(do_adapt_2_U0_ap_done),
    .ap_continue(do_adapt_2_U0_ap_continue),
    .ap_idle(do_adapt_2_U0_ap_idle),
    .ap_ready(do_adapt_2_U0_ap_ready),
    .resi_sm_dout(resi_sm_dout),
    .resi_sm_num_data_valid(resi_sm_num_data_valid),
    .resi_sm_fifo_cap(resi_sm_fifo_cap),
    .resi_sm_empty_n(resi_sm_empty_n),
    .resi_sm_read(do_adapt_2_U0_resi_sm_read),
    .resi_o_sm_din(do_adapt_2_U0_resi_o_sm_din),
    .resi_o_sm_num_data_valid(resi_o_sm_num_data_valid),
    .resi_o_sm_fifo_cap(resi_o_sm_fifo_cap),
    .resi_o_sm_full_n(resi_o_sm_full_n),
    .resi_o_sm_write(do_adapt_2_U0_resi_o_sm_write),
    .start_out(do_adapt_2_U0_start_out),
    .start_write(do_adapt_2_U0_start_write)
);

MLP0_do_layernorm do_layernorm_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(do_layernorm_U0_ap_start),
    .start_full_n(start_for_do_matmul_1_U0_full_n),
    .ap_done(do_layernorm_U0_ap_done),
    .ap_continue(do_layernorm_U0_ap_continue),
    .ap_idle(do_layernorm_U0_ap_idle),
    .ap_ready(do_layernorm_U0_ap_ready),
    .main_sm_dout(main_sm_dout),
    .main_sm_num_data_valid(main_sm_num_data_valid),
    .main_sm_fifo_cap(main_sm_fifo_cap),
    .main_sm_empty_n(main_sm_empty_n),
    .main_sm_read(do_layernorm_U0_main_sm_read),
    .ln_sm_din(do_layernorm_U0_ln_sm_din),
    .ln_sm_num_data_valid(ln_sm_num_data_valid),
    .ln_sm_fifo_cap(ln_sm_fifo_cap),
    .ln_sm_full_n(ln_sm_full_n),
    .ln_sm_write(do_layernorm_U0_ln_sm_write),
    .start_out(do_layernorm_U0_start_out),
    .start_write(do_layernorm_U0_start_write)
);

MLP0_do_matmul_1 do_matmul_1_U0(
    .ap_start(do_matmul_1_U0_ap_start),
    .start_full_n(start_for_do_gelu_U0_full_n),
    .start_out(do_matmul_1_U0_start_out),
    .start_write(do_matmul_1_U0_start_write),
    .ln_sm_dout(ln_sm_dout),
    .ln_sm_empty_n(ln_sm_empty_n),
    .ln_sm_read(do_matmul_1_U0_ln_sm_read),
    .m1_sm_din(do_matmul_1_U0_m1_sm_din),
    .m1_sm_full_n(m1_sm_full_n),
    .m1_sm_write(do_matmul_1_U0_m1_sm_write),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_done(do_matmul_1_U0_ap_done),
    .ap_ready(do_matmul_1_U0_ap_ready),
    .ap_idle(do_matmul_1_U0_ap_idle),
    .ap_continue(do_matmul_1_U0_ap_continue)
);

MLP0_do_gelu do_gelu_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(do_gelu_U0_ap_start),
    .start_full_n(start_for_do_matmul_U0_full_n),
    .ap_done(do_gelu_U0_ap_done),
    .ap_continue(do_gelu_U0_ap_continue),
    .ap_idle(do_gelu_U0_ap_idle),
    .ap_ready(do_gelu_U0_ap_ready),
    .m1_sm_dout(m1_sm_dout),
    .m1_sm_num_data_valid(m1_sm_num_data_valid),
    .m1_sm_fifo_cap(m1_sm_fifo_cap),
    .m1_sm_empty_n(m1_sm_empty_n),
    .m1_sm_read(do_gelu_U0_m1_sm_read),
    .ge_sm_din(do_gelu_U0_ge_sm_din),
    .ge_sm_num_data_valid(ge_sm_num_data_valid),
    .ge_sm_fifo_cap(ge_sm_fifo_cap),
    .ge_sm_full_n(ge_sm_full_n),
    .ge_sm_write(do_gelu_U0_ge_sm_write),
    .start_out(do_gelu_U0_start_out),
    .start_write(do_gelu_U0_start_write)
);

MLP0_do_matmul do_matmul_U0(
    .ge_sm_dout(ge_sm_dout),
    .ge_sm_empty_n(ge_sm_empty_n),
    .ge_sm_read(do_matmul_U0_ge_sm_read),
    .m2_sm_din(do_matmul_U0_m2_sm_din),
    .m2_sm_full_n(m2_sm_full_n),
    .m2_sm_write(do_matmul_U0_m2_sm_write),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(do_matmul_U0_ap_start),
    .ap_done(do_matmul_U0_ap_done),
    .ap_ready(do_matmul_U0_ap_ready),
    .ap_idle(do_matmul_U0_ap_idle),
    .ap_continue(do_matmul_U0_ap_continue)
);

MLP0_stream_merge stream_merge_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(stream_merge_U0_ap_start),
    .ap_done(stream_merge_U0_ap_done),
    .ap_continue(stream_merge_U0_ap_continue),
    .ap_idle(stream_merge_U0_ap_idle),
    .ap_ready(stream_merge_U0_ap_ready),
    .resi_o_sm_dout(resi_o_sm_dout),
    .resi_o_sm_num_data_valid(resi_o_sm_num_data_valid),
    .resi_o_sm_fifo_cap(resi_o_sm_fifo_cap),
    .resi_o_sm_empty_n(resi_o_sm_empty_n),
    .resi_o_sm_read(stream_merge_U0_resi_o_sm_read),
    .m2_sm_dout(m2_sm_dout),
    .m2_sm_num_data_valid(m2_sm_num_data_valid),
    .m2_sm_fifo_cap(m2_sm_fifo_cap),
    .m2_sm_empty_n(m2_sm_empty_n),
    .m2_sm_read(stream_merge_U0_m2_sm_read),
    .o_stream_TREADY(o_stream_TREADY),
    .o_stream_TDATA(stream_merge_U0_o_stream_TDATA),
    .o_stream_TVALID(stream_merge_U0_o_stream_TVALID)
);

MLP0_fifo_w30_d2_S main_sm_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stream_copy_U0_main_sm_din),
    .if_full_n(main_sm_full_n),
    .if_write(stream_copy_U0_main_sm_write),
    .if_dout(main_sm_dout),
    .if_num_data_valid(main_sm_num_data_valid),
    .if_fifo_cap(main_sm_fifo_cap),
    .if_empty_n(main_sm_empty_n),
    .if_read(do_layernorm_U0_main_sm_read)
);

MLP0_fifo_w30_d2_S resi_i_sm_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stream_copy_U0_resi_i_sm_din),
    .if_full_n(resi_i_sm_full_n),
    .if_write(stream_copy_U0_resi_i_sm_write),
    .if_dout(resi_i_sm_dout),
    .if_num_data_valid(resi_i_sm_num_data_valid),
    .if_fifo_cap(resi_i_sm_fifo_cap),
    .if_empty_n(resi_i_sm_empty_n),
    .if_read(do_adapt_3_U0_resi_i_sm_read)
);

MLP0_fifo_w60_d512_A resi_sm_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(do_adapt_3_U0_resi_sm_din),
    .if_full_n(resi_sm_full_n),
    .if_write(do_adapt_3_U0_resi_sm_write),
    .if_dout(resi_sm_dout),
    .if_num_data_valid(resi_sm_num_data_valid),
    .if_fifo_cap(resi_sm_fifo_cap),
    .if_empty_n(resi_sm_empty_n),
    .if_read(do_adapt_2_U0_resi_sm_read)
);

MLP0_fifo_w30_d2_S resi_o_sm_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(do_adapt_2_U0_resi_o_sm_din),
    .if_full_n(resi_o_sm_full_n),
    .if_write(do_adapt_2_U0_resi_o_sm_write),
    .if_dout(resi_o_sm_dout),
    .if_num_data_valid(resi_o_sm_num_data_valid),
    .if_fifo_cap(resi_o_sm_fifo_cap),
    .if_empty_n(resi_o_sm_empty_n),
    .if_read(stream_merge_U0_resi_o_sm_read)
);

MLP0_fifo_w6_d2_S ln_sm_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(do_layernorm_U0_ln_sm_din),
    .if_full_n(ln_sm_full_n),
    .if_write(do_layernorm_U0_ln_sm_write),
    .if_dout(ln_sm_dout),
    .if_num_data_valid(ln_sm_num_data_valid),
    .if_fifo_cap(ln_sm_fifo_cap),
    .if_empty_n(ln_sm_empty_n),
    .if_read(do_matmul_1_U0_ln_sm_read)
);

MLP0_fifo_w44_d2_S m1_sm_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(do_matmul_1_U0_m1_sm_din),
    .if_full_n(m1_sm_full_n),
    .if_write(do_matmul_1_U0_m1_sm_write),
    .if_dout(m1_sm_dout),
    .if_num_data_valid(m1_sm_num_data_valid),
    .if_fifo_cap(m1_sm_fifo_cap),
    .if_empty_n(m1_sm_empty_n),
    .if_read(do_gelu_U0_m1_sm_read)
);

MLP0_fifo_w12_d2_S ge_sm_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(do_gelu_U0_ge_sm_din),
    .if_full_n(ge_sm_full_n),
    .if_write(do_gelu_U0_ge_sm_write),
    .if_dout(ge_sm_dout),
    .if_num_data_valid(ge_sm_num_data_valid),
    .if_fifo_cap(ge_sm_fifo_cap),
    .if_empty_n(ge_sm_empty_n),
    .if_read(do_matmul_U0_ge_sm_read)
);

MLP0_fifo_w26_d2_S m2_sm_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(do_matmul_U0_m2_sm_din),
    .if_full_n(m2_sm_full_n),
    .if_write(do_matmul_U0_m2_sm_write),
    .if_dout(m2_sm_dout),
    .if_num_data_valid(m2_sm_num_data_valid),
    .if_fifo_cap(m2_sm_fifo_cap),
    .if_empty_n(m2_sm_empty_n),
    .if_read(stream_merge_U0_m2_sm_read)
);

MLP0_start_for_do_adapt_3_U0 start_for_do_adapt_3_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_do_adapt_3_U0_din),
    .if_full_n(start_for_do_adapt_3_U0_full_n),
    .if_write(stream_copy_U0_start_write),
    .if_dout(start_for_do_adapt_3_U0_dout),
    .if_empty_n(start_for_do_adapt_3_U0_empty_n),
    .if_read(do_adapt_3_U0_ap_ready)
);

MLP0_start_for_do_layernorm_U0 start_for_do_layernorm_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_do_layernorm_U0_din),
    .if_full_n(start_for_do_layernorm_U0_full_n),
    .if_write(stream_copy_U0_start_write),
    .if_dout(start_for_do_layernorm_U0_dout),
    .if_empty_n(start_for_do_layernorm_U0_empty_n),
    .if_read(do_layernorm_U0_ap_ready)
);

MLP0_start_for_do_adapt_2_U0 start_for_do_adapt_2_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_do_adapt_2_U0_din),
    .if_full_n(start_for_do_adapt_2_U0_full_n),
    .if_write(do_adapt_3_U0_start_write),
    .if_dout(start_for_do_adapt_2_U0_dout),
    .if_empty_n(start_for_do_adapt_2_U0_empty_n),
    .if_read(do_adapt_2_U0_ap_ready)
);

MLP0_start_for_stream_merge_U0 start_for_stream_merge_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_stream_merge_U0_din),
    .if_full_n(start_for_stream_merge_U0_full_n),
    .if_write(do_adapt_2_U0_start_write),
    .if_dout(start_for_stream_merge_U0_dout),
    .if_empty_n(start_for_stream_merge_U0_empty_n),
    .if_read(stream_merge_U0_ap_ready)
);

MLP0_start_for_do_matmul_1_U0 start_for_do_matmul_1_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_do_matmul_1_U0_din),
    .if_full_n(start_for_do_matmul_1_U0_full_n),
    .if_write(do_layernorm_U0_start_write),
    .if_dout(start_for_do_matmul_1_U0_dout),
    .if_empty_n(start_for_do_matmul_1_U0_empty_n),
    .if_read(do_matmul_1_U0_ap_ready)
);

MLP0_start_for_do_gelu_U0 start_for_do_gelu_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_do_gelu_U0_din),
    .if_full_n(start_for_do_gelu_U0_full_n),
    .if_write(do_matmul_1_U0_start_write),
    .if_dout(start_for_do_gelu_U0_dout),
    .if_empty_n(start_for_do_gelu_U0_empty_n),
    .if_read(do_gelu_U0_ap_ready)
);

MLP0_start_for_do_matmul_U0 start_for_do_matmul_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_do_matmul_U0_din),
    .if_full_n(start_for_do_matmul_U0_full_n),
    .if_write(do_gelu_U0_start_write),
    .if_dout(start_for_do_matmul_U0_dout),
    .if_empty_n(start_for_do_matmul_U0_empty_n),
    .if_read(do_matmul_U0_ap_ready)
);

assign ap_done = stream_merge_U0_ap_done;

assign ap_idle = (stream_merge_U0_ap_idle & stream_copy_U0_ap_idle & do_matmul_U0_ap_idle & do_matmul_1_U0_ap_idle & do_layernorm_U0_ap_idle & do_gelu_U0_ap_idle & do_adapt_3_U0_ap_idle & do_adapt_2_U0_ap_idle);

assign ap_ready = stream_copy_U0_ap_ready;

assign do_adapt_2_U0_ap_continue = 1'b1;

assign do_adapt_2_U0_ap_start = start_for_do_adapt_2_U0_empty_n;

assign do_adapt_3_U0_ap_continue = 1'b1;

assign do_adapt_3_U0_ap_start = start_for_do_adapt_3_U0_empty_n;

assign do_gelu_U0_ap_continue = 1'b1;

assign do_gelu_U0_ap_start = start_for_do_gelu_U0_empty_n;

assign do_layernorm_U0_ap_continue = 1'b1;

assign do_layernorm_U0_ap_start = start_for_do_layernorm_U0_empty_n;

assign do_matmul_1_U0_ap_continue = 1'b1;

assign do_matmul_1_U0_ap_start = start_for_do_matmul_1_U0_empty_n;

assign do_matmul_U0_ap_continue = 1'b1;

assign do_matmul_U0_ap_start = start_for_do_matmul_U0_empty_n;

assign i_stream_TREADY = stream_copy_U0_i_stream_TREADY;

assign o_stream_TDATA = stream_merge_U0_o_stream_TDATA;

assign o_stream_TVALID = stream_merge_U0_o_stream_TVALID;

assign start_for_do_adapt_2_U0_din = 1'b1;

assign start_for_do_adapt_3_U0_din = 1'b1;

assign start_for_do_gelu_U0_din = 1'b1;

assign start_for_do_layernorm_U0_din = 1'b1;

assign start_for_do_matmul_1_U0_din = 1'b1;

assign start_for_do_matmul_U0_din = 1'b1;

assign start_for_stream_merge_U0_din = 1'b1;

assign stream_copy_U0_ap_continue = 1'b1;

assign stream_copy_U0_ap_start = ap_start;

assign stream_copy_U0_start_full_n = (start_for_do_layernorm_U0_full_n & start_for_do_adapt_3_U0_full_n);

assign stream_merge_U0_ap_continue = ap_continue;

assign stream_merge_U0_ap_start = start_for_stream_merge_U0_empty_n;

endmodule //MLP0_do_mlp
// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
// 67d7842dbbe25473c3c32b93c0da8047785f30d78e8a024de1b57352245f9689

`timescale 1ns/1ps
//RAW latency 1 

module MLP0_fifo_w12_d2_S
#(parameter
    MEM_STYLE    = "shiftReg",
    DATA_WIDTH   = 12,
    ADDR_WIDTH   = 2,
    DEPTH        = 2)
(
    // system signal
    input  wire                  clk,
    input  wire                  reset,

    // write
    output wire                  if_full_n,
    input  wire                  if_write_ce,
    input  wire                  if_write,
    input  wire [DATA_WIDTH-1:0] if_din,
    
    // read 
    output wire [ADDR_WIDTH:0]   if_num_data_valid, // for FRP
    output wire [ADDR_WIDTH:0]   if_fifo_cap,       // for FRP

    output wire                  if_empty_n,
    input  wire                  if_read_ce,
    input  wire                  if_read,
    output wire [DATA_WIDTH-1:0] if_dout
);
//------------------------Parameter----------------------

//------------------------Local signal-------------------
    wire [ADDR_WIDTH-1:0] addr;
    wire                  push;
    wire                  pop;
    reg signed [ADDR_WIDTH:0] mOutPtr;
    reg                   empty_n = 1'b0;
    reg                   full_n = 1'b1; 
    // has num_data_valid? 
    reg  [ADDR_WIDTH:0]   num_data_valid; //yes 
//------------------------Instantiation------------------
    MLP0_fifo_w12_d2_S_ShiftReg 
    #(  .DATA_WIDTH (DATA_WIDTH),
        .ADDR_WIDTH (ADDR_WIDTH),
        .DEPTH      (DEPTH))
    U_MLP0_fifo_w12_d2_S_ShiftReg (
        .clk        (clk),
        .we         (push),
        .addr       (addr),
        .din        (if_din),
        .dout       (if_dout)
    );
//------------------------Task and function--------------

//------------------------Body---------------------------
    // num_data_valid 
    assign if_num_data_valid = num_data_valid;
    assign if_fifo_cap       = DEPTH;

    // almost full/empty 

    // program full/empty 

    assign if_full_n  = full_n; 
    assign if_empty_n = empty_n;

    assign push       = full_n & if_write_ce & if_write;
    assign pop        = empty_n & if_read_ce & if_read;

    assign addr       = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0] : {ADDR_WIDTH{1'b0}};

    // mOutPtr
    always @(posedge clk) begin
        if (reset)
            mOutPtr <= {ADDR_WIDTH+1{1'b1}};
        else if (push & ~pop)
            mOutPtr <= mOutPtr + 1'b1;
        else if (~push & pop)
            mOutPtr <= mOutPtr - 1'b1;
    end

    // full_n
    always @(posedge clk) begin
        if (reset)
            full_n <= 1'b1;
        else if ((push & ~pop) && (mOutPtr == DEPTH - 2))
            full_n <= 1'b0;
        else if (~push & pop)
            full_n <= 1'b1;
    end

    // empty_n
    always @(posedge clk) begin
        if (reset)
            empty_n <= 1'b0;
        else if (push & ~pop)
            empty_n <= 1'b1;
        else if ((~push & pop) && (mOutPtr == 0))
            empty_n <= 1'b0;
    end

    // almost_full_n 

    // almost_empty_n 

    // prog_full_n 
 
    // prog_empty_n 

    // num_data_valid 
    always @(posedge clk) begin
        if (reset)
            num_data_valid <= {ADDR_WIDTH+1{1'b0}};
        else if ( push & ~pop)
            num_data_valid <= num_data_valid + 1;
        else if (~push & pop)
            num_data_valid <= num_data_valid - 1;
    end // 

endmodule  


module MLP0_fifo_w12_d2_S_ShiftReg
#(parameter
    DATA_WIDTH  = 12,
    ADDR_WIDTH  = 2,
    DEPTH       = 2)
(
    input  wire                  clk,
    input  wire                  reset,
    input  wire                  we,
    input  wire [ADDR_WIDTH-1:0] addr,
    input  wire [DATA_WIDTH-1:0] din,
    output wire [DATA_WIDTH-1:0] dout
);

    reg [DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
    integer i;

    always @ (posedge clk) begin
        if (we) begin
            for (i=0; i<DEPTH-1; i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= din;
        end
    end

    assign dout = SRL_SIG[addr];

endmodule// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
// 67d7842dbbe25473c3c32b93c0da8047785f30d78e8a024de1b57352245f9689

`timescale 1ns/1ps
//RAW latency 2 

module MLP0_fifo_w144_d32_A
#(parameter
    MEM_STYLE    = "auto",
    DATA_WIDTH   = 144,
    ADDR_WIDTH   = 5,
    DEPTH        = 31)
(
    // system signal
    input  wire                  clk,
    input  wire                  reset,

    // write
    output wire                  if_full_n,
    input  wire                  if_write_ce,
    input  wire                  if_write,
    input  wire [DATA_WIDTH-1:0] if_din,
    
    // read 
    output wire [ADDR_WIDTH:0]   if_num_data_valid, // for FRP
    output wire [ADDR_WIDTH:0]   if_fifo_cap,       // for FRP

    output wire                  if_empty_n,
    input  wire                  if_read_ce,
    input  wire                  if_read,
    output wire [DATA_WIDTH-1:0] if_dout
);
//------------------------Parameter----------------------

//------------------------Local signal-------------------
    reg  [ADDR_WIDTH-1:0] waddr;
    reg  [ADDR_WIDTH-1:0] raddr;
    wire [ADDR_WIDTH-1:0] wnext;
    wire [ADDR_WIDTH-1:0] rnext;
    wire                  push;
    wire                  pop;
    reg  [ADDR_WIDTH:0]   mOutPtr;
    reg                   empty_n = 1'b0;
    reg                   full_n = 1'b1;
    // has num_data_valid? 
    wire                  num_extra_words;//yes
    reg  [ADDR_WIDTH:0]   num_data_valid; //yes 

    wire                  pop_dout;
    reg  [ADDR_WIDTH:0]   num_data_cnt;
    reg                   dout_vld = 1'b0;

//------------------------Instantiation------------------
    MLP0_fifo_w144_d32_A_ram 
    #(  .MEM_STYLE  (MEM_STYLE),
        .DATA_WIDTH (DATA_WIDTH),
        .ADDR_WIDTH (ADDR_WIDTH),
        .DEPTH      (DEPTH)
    ) U_MLP0_fifo_w144_d32_A_ram (
        .clk        (clk),
        .reset      (reset),
        .we         (push),
        .waddr      (waddr),
        .din        (if_din),
        .raddr      (raddr),
        .rden       (pop),
        .dout       (if_dout)
    );

//------------------------Task and function--------------

//------------------------Body---------------------------
    // num_data_valid 
    assign if_num_data_valid = num_data_valid;
    assign if_fifo_cap = DEPTH + 1;

    // almost full/empty 

    // program full/empty 

    assign if_full_n  = full_n;
    assign if_empty_n = dout_vld;

    assign push       = full_n & if_write_ce & if_write;
    assign pop        = empty_n & (pop_dout | ~dout_vld);
    assign pop_dout   = dout_vld & if_read_ce & if_read;
    
    assign wnext      = !push                ? waddr :
                        (waddr == DEPTH - 1) ? 1'b0  :
                        waddr + 1'b1;
    assign rnext      = !pop                 ? raddr :
                        (raddr == DEPTH - 1) ? 1'b0  :
                        raddr + 1'b1;

    // waddr
    always @(posedge clk) begin
        if (reset)
            waddr <= {ADDR_WIDTH{1'b0}};
        else
            waddr <= wnext;
    end

    // raddr
    always @(posedge clk) begin
        if (reset)
            raddr <= {ADDR_WIDTH{1'b0}};
        else
            raddr <= rnext;
    end

    // mOutPtr
    always @(posedge clk) begin
        if (reset)
            mOutPtr <= {ADDR_WIDTH+1{1'b0}};
        else if (push & ~pop)
            mOutPtr <= mOutPtr + 1'b1;
        else if (~push & pop)
            mOutPtr <= mOutPtr - 1'b1;
    end

    // full_n 
    always @(posedge clk) begin
        if (reset)
            full_n <= 1'b1;
        else if ((push & ~pop_dout) && (num_data_cnt == DEPTH))
            full_n <= 1'b0;
        else if (~push & pop_dout)
            full_n <= 1'b1;
    end

    // empty_n
    always @(posedge clk) begin
        if (reset)
            empty_n <= 1'b0;
        else if (push & ~pop)
            empty_n <= 1'b1;
        else if ((~push & pop) && (mOutPtr == 1))
            empty_n <= 1'b0;
    end

    // almost_full_n 

    // almost_empty_n 

    // prog_full_n 

    // prog_empty_n 

    // num_data_cnt
    always @(posedge clk) begin
        if (reset)
            num_data_cnt <= {ADDR_WIDTH+1{1'b0}};
        else if ( push & ~pop_dout)
            num_data_cnt <= num_data_cnt + 1'b1;
        else if (~push & pop_dout)
            num_data_cnt <= num_data_cnt - 1'b1;
    end

    // num_data_valid 
    assign num_extra_words = (dout_vld & ~pop_dout) ? 1 : 0;
                             
    always @(posedge clk) begin
        if (reset)
            num_data_valid <= {ADDR_WIDTH+1{1'b0}};
        else if (empty_n | (dout_vld & ~pop_dout))
            num_data_valid <= push + mOutPtr + num_extra_words;
        else
            num_data_valid <= num_extra_words;
    end // 

    // dout_vld
    always @(posedge clk) begin
        if (reset)
            dout_vld <= 1'b0;
        else if (pop)
            dout_vld <= 1'b1;
        else if (pop_dout)
            dout_vld <= 1'b0;
    end

endmodule


module MLP0_fifo_w144_d32_A_ram
#(parameter
    MEM_STYLE   = "auto",
    DATA_WIDTH  = 144,
    ADDR_WIDTH  = 5,
    DEPTH       = 31)
(
    input  wire                  clk,
    input  wire                  reset,
    input  wire                  we,
    input  wire [ADDR_WIDTH-1:0] waddr,
    input  wire [DATA_WIDTH-1:0] din,
    input  wire [ADDR_WIDTH-1:0] raddr,
    input  wire                  rden,
    output wire [DATA_WIDTH-1:0] dout
);

    (* ram_style = MEM_STYLE *)
    reg  [DATA_WIDTH-1:0] mem[0:DEPTH-1];
    reg  [DATA_WIDTH-1:0] mem_reg;

    always @(posedge clk) begin
        if (we)
            mem[waddr] <= din;
    end

    always @(posedge clk) begin
        if (reset)
            mem_reg <= 0;
        else if (rden)
            mem_reg <= mem[raddr];
    end
    
    assign dout = mem_reg;

endmodule// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
// 67d7842dbbe25473c3c32b93c0da8047785f30d78e8a024de1b57352245f9689

`timescale 1ns/1ps
//RAW latency 1 

module MLP0_fifo_w144_d5_S
#(parameter
    MEM_STYLE    = "shiftReg",
    DATA_WIDTH   = 144,
    ADDR_WIDTH   = 3,
    DEPTH        = 5)
(
    // system signal
    input  wire                  clk,
    input  wire                  reset,

    // write
    output wire                  if_full_n,
    input  wire                  if_write_ce,
    input  wire                  if_write,
    input  wire [DATA_WIDTH-1:0] if_din,
    
    // read 
    output wire [ADDR_WIDTH:0]   if_num_data_valid, // for FRP
    output wire [ADDR_WIDTH:0]   if_fifo_cap,       // for FRP

    output wire                  if_empty_n,
    input  wire                  if_read_ce,
    input  wire                  if_read,
    output wire [DATA_WIDTH-1:0] if_dout
);
//------------------------Parameter----------------------

//------------------------Local signal-------------------
    wire [ADDR_WIDTH-1:0] addr;
    wire                  push;
    wire                  pop;
    reg signed [ADDR_WIDTH:0] mOutPtr;
    reg                   empty_n = 1'b0;
    reg                   full_n = 1'b1; 
    // has num_data_valid? 
    reg  [ADDR_WIDTH:0]   num_data_valid; //yes 
//------------------------Instantiation------------------
    MLP0_fifo_w144_d5_S_ShiftReg 
    #(  .DATA_WIDTH (DATA_WIDTH),
        .ADDR_WIDTH (ADDR_WIDTH),
        .DEPTH      (DEPTH))
    U_MLP0_fifo_w144_d5_S_ShiftReg (
        .clk        (clk),
        .we         (push),
        .addr       (addr),
        .din        (if_din),
        .dout       (if_dout)
    );
//------------------------Task and function--------------

//------------------------Body---------------------------
    // num_data_valid 
    assign if_num_data_valid = num_data_valid;
    assign if_fifo_cap       = DEPTH;

    // almost full/empty 

    // program full/empty 

    assign if_full_n  = full_n; 
    assign if_empty_n = empty_n;

    assign push       = full_n & if_write_ce & if_write;
    assign pop        = empty_n & if_read_ce & if_read;

    assign addr       = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0] : {ADDR_WIDTH{1'b0}};

    // mOutPtr
    always @(posedge clk) begin
        if (reset)
            mOutPtr <= {ADDR_WIDTH+1{1'b1}};
        else if (push & ~pop)
            mOutPtr <= mOutPtr + 1'b1;
        else if (~push & pop)
            mOutPtr <= mOutPtr - 1'b1;
    end

    // full_n
    always @(posedge clk) begin
        if (reset)
            full_n <= 1'b1;
        else if ((push & ~pop) && (mOutPtr == DEPTH - 2))
            full_n <= 1'b0;
        else if (~push & pop)
            full_n <= 1'b1;
    end

    // empty_n
    always @(posedge clk) begin
        if (reset)
            empty_n <= 1'b0;
        else if (push & ~pop)
            empty_n <= 1'b1;
        else if ((~push & pop) && (mOutPtr == 0))
            empty_n <= 1'b0;
    end

    // almost_full_n 

    // almost_empty_n 

    // prog_full_n 
 
    // prog_empty_n 

    // num_data_valid 
    always @(posedge clk) begin
        if (reset)
            num_data_valid <= {ADDR_WIDTH+1{1'b0}};
        else if ( push & ~pop)
            num_data_valid <= num_data_valid + 1;
        else if (~push & pop)
            num_data_valid <= num_data_valid - 1;
    end // 

endmodule  


module MLP0_fifo_w144_d5_S_ShiftReg
#(parameter
    DATA_WIDTH  = 144,
    ADDR_WIDTH  = 3,
    DEPTH       = 5)
(
    input  wire                  clk,
    input  wire                  reset,
    input  wire                  we,
    input  wire [ADDR_WIDTH-1:0] addr,
    input  wire [DATA_WIDTH-1:0] din,
    output wire [DATA_WIDTH-1:0] dout
);

    reg [DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
    integer i;

    always @ (posedge clk) begin
        if (we) begin
            for (i=0; i<DEPTH-1; i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= din;
        end
    end

    assign dout = SRL_SIG[addr];

endmodule// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
// 67d7842dbbe25473c3c32b93c0da8047785f30d78e8a024de1b57352245f9689

`timescale 1ns/1ps
//RAW latency 1 

module MLP0_fifo_w26_d2_S
#(parameter
    MEM_STYLE    = "shiftReg",
    DATA_WIDTH   = 26,
    ADDR_WIDTH   = 2,
    DEPTH        = 2)
(
    // system signal
    input  wire                  clk,
    input  wire                  reset,

    // write
    output wire                  if_full_n,
    input  wire                  if_write_ce,
    input  wire                  if_write,
    input  wire [DATA_WIDTH-1:0] if_din,
    
    // read 
    output wire [ADDR_WIDTH:0]   if_num_data_valid, // for FRP
    output wire [ADDR_WIDTH:0]   if_fifo_cap,       // for FRP

    output wire                  if_empty_n,
    input  wire                  if_read_ce,
    input  wire                  if_read,
    output wire [DATA_WIDTH-1:0] if_dout
);
//------------------------Parameter----------------------

//------------------------Local signal-------------------
    wire [ADDR_WIDTH-1:0] addr;
    wire                  push;
    wire                  pop;
    reg signed [ADDR_WIDTH:0] mOutPtr;
    reg                   empty_n = 1'b0;
    reg                   full_n = 1'b1; 
    // has num_data_valid? 
    reg  [ADDR_WIDTH:0]   num_data_valid; //yes 
//------------------------Instantiation------------------
    MLP0_fifo_w26_d2_S_ShiftReg 
    #(  .DATA_WIDTH (DATA_WIDTH),
        .ADDR_WIDTH (ADDR_WIDTH),
        .DEPTH      (DEPTH))
    U_MLP0_fifo_w26_d2_S_ShiftReg (
        .clk        (clk),
        .we         (push),
        .addr       (addr),
        .din        (if_din),
        .dout       (if_dout)
    );
//------------------------Task and function--------------

//------------------------Body---------------------------
    // num_data_valid 
    assign if_num_data_valid = num_data_valid;
    assign if_fifo_cap       = DEPTH;

    // almost full/empty 

    // program full/empty 

    assign if_full_n  = full_n; 
    assign if_empty_n = empty_n;

    assign push       = full_n & if_write_ce & if_write;
    assign pop        = empty_n & if_read_ce & if_read;

    assign addr       = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0] : {ADDR_WIDTH{1'b0}};

    // mOutPtr
    always @(posedge clk) begin
        if (reset)
            mOutPtr <= {ADDR_WIDTH+1{1'b1}};
        else if (push & ~pop)
            mOutPtr <= mOutPtr + 1'b1;
        else if (~push & pop)
            mOutPtr <= mOutPtr - 1'b1;
    end

    // full_n
    always @(posedge clk) begin
        if (reset)
            full_n <= 1'b1;
        else if ((push & ~pop) && (mOutPtr == DEPTH - 2))
            full_n <= 1'b0;
        else if (~push & pop)
            full_n <= 1'b1;
    end

    // empty_n
    always @(posedge clk) begin
        if (reset)
            empty_n <= 1'b0;
        else if (push & ~pop)
            empty_n <= 1'b1;
        else if ((~push & pop) && (mOutPtr == 0))
            empty_n <= 1'b0;
    end

    // almost_full_n 

    // almost_empty_n 

    // prog_full_n 
 
    // prog_empty_n 

    // num_data_valid 
    always @(posedge clk) begin
        if (reset)
            num_data_valid <= {ADDR_WIDTH+1{1'b0}};
        else if ( push & ~pop)
            num_data_valid <= num_data_valid + 1;
        else if (~push & pop)
            num_data_valid <= num_data_valid - 1;
    end // 

endmodule  


module MLP0_fifo_w26_d2_S_ShiftReg
#(parameter
    DATA_WIDTH  = 26,
    ADDR_WIDTH  = 2,
    DEPTH       = 2)
(
    input  wire                  clk,
    input  wire                  reset,
    input  wire                  we,
    input  wire [ADDR_WIDTH-1:0] addr,
    input  wire [DATA_WIDTH-1:0] din,
    output wire [DATA_WIDTH-1:0] dout
);

    reg [DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
    integer i;

    always @ (posedge clk) begin
        if (we) begin
            for (i=0; i<DEPTH-1; i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= din;
        end
    end

    assign dout = SRL_SIG[addr];

endmodule// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
// 67d7842dbbe25473c3c32b93c0da8047785f30d78e8a024de1b57352245f9689

`timescale 1ns/1ps
//RAW latency 1 

module MLP0_fifo_w30_d2_S
#(parameter
    MEM_STYLE    = "shiftReg",
    DATA_WIDTH   = 30,
    ADDR_WIDTH   = 2,
    DEPTH        = 2)
(
    // system signal
    input  wire                  clk,
    input  wire                  reset,

    // write
    output wire                  if_full_n,
    input  wire                  if_write_ce,
    input  wire                  if_write,
    input  wire [DATA_WIDTH-1:0] if_din,
    
    // read 
    output wire [ADDR_WIDTH:0]   if_num_data_valid, // for FRP
    output wire [ADDR_WIDTH:0]   if_fifo_cap,       // for FRP

    output wire                  if_empty_n,
    input  wire                  if_read_ce,
    input  wire                  if_read,
    output wire [DATA_WIDTH-1:0] if_dout
);
//------------------------Parameter----------------------

//------------------------Local signal-------------------
    wire [ADDR_WIDTH-1:0] addr;
    wire                  push;
    wire                  pop;
    reg signed [ADDR_WIDTH:0] mOutPtr;
    reg                   empty_n = 1'b0;
    reg                   full_n = 1'b1; 
    // has num_data_valid? 
    reg  [ADDR_WIDTH:0]   num_data_valid; //yes 
//------------------------Instantiation------------------
    MLP0_fifo_w30_d2_S_ShiftReg 
    #(  .DATA_WIDTH (DATA_WIDTH),
        .ADDR_WIDTH (ADDR_WIDTH),
        .DEPTH      (DEPTH))
    U_MLP0_fifo_w30_d2_S_ShiftReg (
        .clk        (clk),
        .we         (push),
        .addr       (addr),
        .din        (if_din),
        .dout       (if_dout)
    );
//------------------------Task and function--------------

//------------------------Body---------------------------
    // num_data_valid 
    assign if_num_data_valid = num_data_valid;
    assign if_fifo_cap       = DEPTH;

    // almost full/empty 

    // program full/empty 

    assign if_full_n  = full_n; 
    assign if_empty_n = empty_n;

    assign push       = full_n & if_write_ce & if_write;
    assign pop        = empty_n & if_read_ce & if_read;

    assign addr       = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0] : {ADDR_WIDTH{1'b0}};

    // mOutPtr
    always @(posedge clk) begin
        if (reset)
            mOutPtr <= {ADDR_WIDTH+1{1'b1}};
        else if (push & ~pop)
            mOutPtr <= mOutPtr + 1'b1;
        else if (~push & pop)
            mOutPtr <= mOutPtr - 1'b1;
    end

    // full_n
    always @(posedge clk) begin
        if (reset)
            full_n <= 1'b1;
        else if ((push & ~pop) && (mOutPtr == DEPTH - 2))
            full_n <= 1'b0;
        else if (~push & pop)
            full_n <= 1'b1;
    end

    // empty_n
    always @(posedge clk) begin
        if (reset)
            empty_n <= 1'b0;
        else if (push & ~pop)
            empty_n <= 1'b1;
        else if ((~push & pop) && (mOutPtr == 0))
            empty_n <= 1'b0;
    end

    // almost_full_n 

    // almost_empty_n 

    // prog_full_n 
 
    // prog_empty_n 

    // num_data_valid 
    always @(posedge clk) begin
        if (reset)
            num_data_valid <= {ADDR_WIDTH+1{1'b0}};
        else if ( push & ~pop)
            num_data_valid <= num_data_valid + 1;
        else if (~push & pop)
            num_data_valid <= num_data_valid - 1;
    end // 

endmodule  


module MLP0_fifo_w30_d2_S_ShiftReg
#(parameter
    DATA_WIDTH  = 30,
    ADDR_WIDTH  = 2,
    DEPTH       = 2)
(
    input  wire                  clk,
    input  wire                  reset,
    input  wire                  we,
    input  wire [ADDR_WIDTH-1:0] addr,
    input  wire [DATA_WIDTH-1:0] din,
    output wire [DATA_WIDTH-1:0] dout
);

    reg [DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
    integer i;

    always @ (posedge clk) begin
        if (we) begin
            for (i=0; i<DEPTH-1; i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= din;
        end
    end

    assign dout = SRL_SIG[addr];

endmodule// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
// 67d7842dbbe25473c3c32b93c0da8047785f30d78e8a024de1b57352245f9689

`timescale 1ns/1ps
//RAW latency 1 

module MLP0_fifo_w312_d2_S
#(parameter
    MEM_STYLE    = "shiftReg",
    DATA_WIDTH   = 312,
    ADDR_WIDTH   = 2,
    DEPTH        = 2)
(
    // system signal
    input  wire                  clk,
    input  wire                  reset,

    // write
    output wire                  if_full_n,
    input  wire                  if_write_ce,
    input  wire                  if_write,
    input  wire [DATA_WIDTH-1:0] if_din,
    
    // read 
    output wire [ADDR_WIDTH:0]   if_num_data_valid, // for FRP
    output wire [ADDR_WIDTH:0]   if_fifo_cap,       // for FRP

    output wire                  if_empty_n,
    input  wire                  if_read_ce,
    input  wire                  if_read,
    output wire [DATA_WIDTH-1:0] if_dout
);
//------------------------Parameter----------------------

//------------------------Local signal-------------------
    wire [ADDR_WIDTH-1:0] addr;
    wire                  push;
    wire                  pop;
    reg signed [ADDR_WIDTH:0] mOutPtr;
    reg                   empty_n = 1'b0;
    reg                   full_n = 1'b1; 
    // has num_data_valid? 
    reg  [ADDR_WIDTH:0]   num_data_valid; //yes 
//------------------------Instantiation------------------
    MLP0_fifo_w312_d2_S_ShiftReg 
    #(  .DATA_WIDTH (DATA_WIDTH),
        .ADDR_WIDTH (ADDR_WIDTH),
        .DEPTH      (DEPTH))
    U_MLP0_fifo_w312_d2_S_ShiftReg (
        .clk        (clk),
        .we         (push),
        .addr       (addr),
        .din        (if_din),
        .dout       (if_dout)
    );
//------------------------Task and function--------------

//------------------------Body---------------------------
    // num_data_valid 
    assign if_num_data_valid = num_data_valid;
    assign if_fifo_cap       = DEPTH;

    // almost full/empty 

    // program full/empty 

    assign if_full_n  = full_n; 
    assign if_empty_n = empty_n;

    assign push       = full_n & if_write_ce & if_write;
    assign pop        = empty_n & if_read_ce & if_read;

    assign addr       = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0] : {ADDR_WIDTH{1'b0}};

    // mOutPtr
    always @(posedge clk) begin
        if (reset)
            mOutPtr <= {ADDR_WIDTH+1{1'b1}};
        else if (push & ~pop)
            mOutPtr <= mOutPtr + 1'b1;
        else if (~push & pop)
            mOutPtr <= mOutPtr - 1'b1;
    end

    // full_n
    always @(posedge clk) begin
        if (reset)
            full_n <= 1'b1;
        else if ((push & ~pop) && (mOutPtr == DEPTH - 2))
            full_n <= 1'b0;
        else if (~push & pop)
            full_n <= 1'b1;
    end

    // empty_n
    always @(posedge clk) begin
        if (reset)
            empty_n <= 1'b0;
        else if (push & ~pop)
            empty_n <= 1'b1;
        else if ((~push & pop) && (mOutPtr == 0))
            empty_n <= 1'b0;
    end

    // almost_full_n 

    // almost_empty_n 

    // prog_full_n 
 
    // prog_empty_n 

    // num_data_valid 
    always @(posedge clk) begin
        if (reset)
            num_data_valid <= {ADDR_WIDTH+1{1'b0}};
        else if ( push & ~pop)
            num_data_valid <= num_data_valid + 1;
        else if (~push & pop)
            num_data_valid <= num_data_valid - 1;
    end // 

endmodule  


module MLP0_fifo_w312_d2_S_ShiftReg
#(parameter
    DATA_WIDTH  = 312,
    ADDR_WIDTH  = 2,
    DEPTH       = 2)
(
    input  wire                  clk,
    input  wire                  reset,
    input  wire                  we,
    input  wire [ADDR_WIDTH-1:0] addr,
    input  wire [DATA_WIDTH-1:0] din,
    output wire [DATA_WIDTH-1:0] dout
);

    reg [DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
    integer i;

    always @ (posedge clk) begin
        if (we) begin
            for (i=0; i<DEPTH-1; i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= din;
        end
    end

    assign dout = SRL_SIG[addr];

endmodule// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
// 67d7842dbbe25473c3c32b93c0da8047785f30d78e8a024de1b57352245f9689

`timescale 1ns/1ps
//RAW latency 1 

module MLP0_fifo_w44_d2_S
#(parameter
    MEM_STYLE    = "shiftReg",
    DATA_WIDTH   = 44,
    ADDR_WIDTH   = 2,
    DEPTH        = 2)
(
    // system signal
    input  wire                  clk,
    input  wire                  reset,

    // write
    output wire                  if_full_n,
    input  wire                  if_write_ce,
    input  wire                  if_write,
    input  wire [DATA_WIDTH-1:0] if_din,
    
    // read 
    output wire [ADDR_WIDTH:0]   if_num_data_valid, // for FRP
    output wire [ADDR_WIDTH:0]   if_fifo_cap,       // for FRP

    output wire                  if_empty_n,
    input  wire                  if_read_ce,
    input  wire                  if_read,
    output wire [DATA_WIDTH-1:0] if_dout
);
//------------------------Parameter----------------------

//------------------------Local signal-------------------
    wire [ADDR_WIDTH-1:0] addr;
    wire                  push;
    wire                  pop;
    reg signed [ADDR_WIDTH:0] mOutPtr;
    reg                   empty_n = 1'b0;
    reg                   full_n = 1'b1; 
    // has num_data_valid? 
    reg  [ADDR_WIDTH:0]   num_data_valid; //yes 
//------------------------Instantiation------------------
    MLP0_fifo_w44_d2_S_ShiftReg 
    #(  .DATA_WIDTH (DATA_WIDTH),
        .ADDR_WIDTH (ADDR_WIDTH),
        .DEPTH      (DEPTH))
    U_MLP0_fifo_w44_d2_S_ShiftReg (
        .clk        (clk),
        .we         (push),
        .addr       (addr),
        .din        (if_din),
        .dout       (if_dout)
    );
//------------------------Task and function--------------

//------------------------Body---------------------------
    // num_data_valid 
    assign if_num_data_valid = num_data_valid;
    assign if_fifo_cap       = DEPTH;

    // almost full/empty 

    // program full/empty 

    assign if_full_n  = full_n; 
    assign if_empty_n = empty_n;

    assign push       = full_n & if_write_ce & if_write;
    assign pop        = empty_n & if_read_ce & if_read;

    assign addr       = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0] : {ADDR_WIDTH{1'b0}};

    // mOutPtr
    always @(posedge clk) begin
        if (reset)
            mOutPtr <= {ADDR_WIDTH+1{1'b1}};
        else if (push & ~pop)
            mOutPtr <= mOutPtr + 1'b1;
        else if (~push & pop)
            mOutPtr <= mOutPtr - 1'b1;
    end

    // full_n
    always @(posedge clk) begin
        if (reset)
            full_n <= 1'b1;
        else if ((push & ~pop) && (mOutPtr == DEPTH - 2))
            full_n <= 1'b0;
        else if (~push & pop)
            full_n <= 1'b1;
    end

    // empty_n
    always @(posedge clk) begin
        if (reset)
            empty_n <= 1'b0;
        else if (push & ~pop)
            empty_n <= 1'b1;
        else if ((~push & pop) && (mOutPtr == 0))
            empty_n <= 1'b0;
    end

    // almost_full_n 

    // almost_empty_n 

    // prog_full_n 
 
    // prog_empty_n 

    // num_data_valid 
    always @(posedge clk) begin
        if (reset)
            num_data_valid <= {ADDR_WIDTH+1{1'b0}};
        else if ( push & ~pop)
            num_data_valid <= num_data_valid + 1;
        else if (~push & pop)
            num_data_valid <= num_data_valid - 1;
    end // 

endmodule  


module MLP0_fifo_w44_d2_S_ShiftReg
#(parameter
    DATA_WIDTH  = 44,
    ADDR_WIDTH  = 2,
    DEPTH       = 2)
(
    input  wire                  clk,
    input  wire                  reset,
    input  wire                  we,
    input  wire [ADDR_WIDTH-1:0] addr,
    input  wire [DATA_WIDTH-1:0] din,
    output wire [DATA_WIDTH-1:0] dout
);

    reg [DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
    integer i;

    always @ (posedge clk) begin
        if (we) begin
            for (i=0; i<DEPTH-1; i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= din;
        end
    end

    assign dout = SRL_SIG[addr];

endmodule// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
// 67d7842dbbe25473c3c32b93c0da8047785f30d78e8a024de1b57352245f9689

`timescale 1ns/1ps
//RAW latency 1 

module MLP0_fifo_w528_d2_S
#(parameter
    MEM_STYLE    = "shiftReg",
    DATA_WIDTH   = 528,
    ADDR_WIDTH   = 2,
    DEPTH        = 2)
(
    // system signal
    input  wire                  clk,
    input  wire                  reset,

    // write
    output wire                  if_full_n,
    input  wire                  if_write_ce,
    input  wire                  if_write,
    input  wire [DATA_WIDTH-1:0] if_din,
    
    // read 
    output wire [ADDR_WIDTH:0]   if_num_data_valid, // for FRP
    output wire [ADDR_WIDTH:0]   if_fifo_cap,       // for FRP

    output wire                  if_empty_n,
    input  wire                  if_read_ce,
    input  wire                  if_read,
    output wire [DATA_WIDTH-1:0] if_dout
);
//------------------------Parameter----------------------

//------------------------Local signal-------------------
    wire [ADDR_WIDTH-1:0] addr;
    wire                  push;
    wire                  pop;
    reg signed [ADDR_WIDTH:0] mOutPtr;
    reg                   empty_n = 1'b0;
    reg                   full_n = 1'b1; 
    // has num_data_valid? 
    reg  [ADDR_WIDTH:0]   num_data_valid; //yes 
//------------------------Instantiation------------------
    MLP0_fifo_w528_d2_S_ShiftReg 
    #(  .DATA_WIDTH (DATA_WIDTH),
        .ADDR_WIDTH (ADDR_WIDTH),
        .DEPTH      (DEPTH))
    U_MLP0_fifo_w528_d2_S_ShiftReg (
        .clk        (clk),
        .we         (push),
        .addr       (addr),
        .din        (if_din),
        .dout       (if_dout)
    );
//------------------------Task and function--------------

//------------------------Body---------------------------
    // num_data_valid 
    assign if_num_data_valid = num_data_valid;
    assign if_fifo_cap       = DEPTH;

    // almost full/empty 

    // program full/empty 

    assign if_full_n  = full_n; 
    assign if_empty_n = empty_n;

    assign push       = full_n & if_write_ce & if_write;
    assign pop        = empty_n & if_read_ce & if_read;

    assign addr       = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0] : {ADDR_WIDTH{1'b0}};

    // mOutPtr
    always @(posedge clk) begin
        if (reset)
            mOutPtr <= {ADDR_WIDTH+1{1'b1}};
        else if (push & ~pop)
            mOutPtr <= mOutPtr + 1'b1;
        else if (~push & pop)
            mOutPtr <= mOutPtr - 1'b1;
    end

    // full_n
    always @(posedge clk) begin
        if (reset)
            full_n <= 1'b1;
        else if ((push & ~pop) && (mOutPtr == DEPTH - 2))
            full_n <= 1'b0;
        else if (~push & pop)
            full_n <= 1'b1;
    end

    // empty_n
    always @(posedge clk) begin
        if (reset)
            empty_n <= 1'b0;
        else if (push & ~pop)
            empty_n <= 1'b1;
        else if ((~push & pop) && (mOutPtr == 0))
            empty_n <= 1'b0;
    end

    // almost_full_n 

    // almost_empty_n 

    // prog_full_n 
 
    // prog_empty_n 

    // num_data_valid 
    always @(posedge clk) begin
        if (reset)
            num_data_valid <= {ADDR_WIDTH+1{1'b0}};
        else if ( push & ~pop)
            num_data_valid <= num_data_valid + 1;
        else if (~push & pop)
            num_data_valid <= num_data_valid - 1;
    end // 

endmodule  


module MLP0_fifo_w528_d2_S_ShiftReg
#(parameter
    DATA_WIDTH  = 528,
    ADDR_WIDTH  = 2,
    DEPTH       = 2)
(
    input  wire                  clk,
    input  wire                  reset,
    input  wire                  we,
    input  wire [ADDR_WIDTH-1:0] addr,
    input  wire [DATA_WIDTH-1:0] din,
    output wire [DATA_WIDTH-1:0] dout
);

    reg [DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
    integer i;

    always @ (posedge clk) begin
        if (we) begin
            for (i=0; i<DEPTH-1; i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= din;
        end
    end

    assign dout = SRL_SIG[addr];

endmodule// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
// 67d7842dbbe25473c3c32b93c0da8047785f30d78e8a024de1b57352245f9689

`timescale 1ns/1ps
//RAW latency 2 

module MLP0_fifo_w60_d512_A
#(parameter
    MEM_STYLE    = "auto",
    DATA_WIDTH   = 60,
    ADDR_WIDTH   = 9,
    DEPTH        = 511)
(
    // system signal
    input  wire                  clk,
    input  wire                  reset,

    // write
    output wire                  if_full_n,
    input  wire                  if_write_ce,
    input  wire                  if_write,
    input  wire [DATA_WIDTH-1:0] if_din,
    
    // read 
    output wire [ADDR_WIDTH:0]   if_num_data_valid, // for FRP
    output wire [ADDR_WIDTH:0]   if_fifo_cap,       // for FRP

    output wire                  if_empty_n,
    input  wire                  if_read_ce,
    input  wire                  if_read,
    output wire [DATA_WIDTH-1:0] if_dout
);
//------------------------Parameter----------------------

//------------------------Local signal-------------------
    reg  [ADDR_WIDTH-1:0] waddr;
    reg  [ADDR_WIDTH-1:0] raddr;
    wire [ADDR_WIDTH-1:0] wnext;
    wire [ADDR_WIDTH-1:0] rnext;
    wire                  push;
    wire                  pop;
    reg  [ADDR_WIDTH:0]   mOutPtr;
    reg                   empty_n = 1'b0;
    reg                   full_n = 1'b1;
    // has num_data_valid? 
    wire                  num_extra_words;//yes
    reg  [ADDR_WIDTH:0]   num_data_valid; //yes 

    wire                  pop_dout;
    reg  [ADDR_WIDTH:0]   num_data_cnt;
    reg                   dout_vld = 1'b0;

//------------------------Instantiation------------------
    MLP0_fifo_w60_d512_A_ram 
    #(  .MEM_STYLE  (MEM_STYLE),
        .DATA_WIDTH (DATA_WIDTH),
        .ADDR_WIDTH (ADDR_WIDTH),
        .DEPTH      (DEPTH)
    ) U_MLP0_fifo_w60_d512_A_ram (
        .clk        (clk),
        .reset      (reset),
        .we         (push),
        .waddr      (waddr),
        .din        (if_din),
        .raddr      (raddr),
        .rden       (pop),
        .dout       (if_dout)
    );

//------------------------Task and function--------------

//------------------------Body---------------------------
    // num_data_valid 
    assign if_num_data_valid = num_data_valid;
    assign if_fifo_cap = DEPTH + 1;

    // almost full/empty 

    // program full/empty 

    assign if_full_n  = full_n;
    assign if_empty_n = dout_vld;

    assign push       = full_n & if_write_ce & if_write;
    assign pop        = empty_n & (pop_dout | ~dout_vld);
    assign pop_dout   = dout_vld & if_read_ce & if_read;
    
    assign wnext      = !push                ? waddr :
                        (waddr == DEPTH - 1) ? 1'b0  :
                        waddr + 1'b1;
    assign rnext      = !pop                 ? raddr :
                        (raddr == DEPTH - 1) ? 1'b0  :
                        raddr + 1'b1;

    // waddr
    always @(posedge clk) begin
        if (reset)
            waddr <= {ADDR_WIDTH{1'b0}};
        else
            waddr <= wnext;
    end

    // raddr
    always @(posedge clk) begin
        if (reset)
            raddr <= {ADDR_WIDTH{1'b0}};
        else
            raddr <= rnext;
    end

    // mOutPtr
    always @(posedge clk) begin
        if (reset)
            mOutPtr <= {ADDR_WIDTH+1{1'b0}};
        else if (push & ~pop)
            mOutPtr <= mOutPtr + 1'b1;
        else if (~push & pop)
            mOutPtr <= mOutPtr - 1'b1;
    end

    // full_n 
    always @(posedge clk) begin
        if (reset)
            full_n <= 1'b1;
        else if ((push & ~pop_dout) && (num_data_cnt == DEPTH))
            full_n <= 1'b0;
        else if (~push & pop_dout)
            full_n <= 1'b1;
    end

    // empty_n
    always @(posedge clk) begin
        if (reset)
            empty_n <= 1'b0;
        else if (push & ~pop)
            empty_n <= 1'b1;
        else if ((~push & pop) && (mOutPtr == 1))
            empty_n <= 1'b0;
    end

    // almost_full_n 

    // almost_empty_n 

    // prog_full_n 

    // prog_empty_n 

    // num_data_cnt
    always @(posedge clk) begin
        if (reset)
            num_data_cnt <= {ADDR_WIDTH+1{1'b0}};
        else if ( push & ~pop_dout)
            num_data_cnt <= num_data_cnt + 1'b1;
        else if (~push & pop_dout)
            num_data_cnt <= num_data_cnt - 1'b1;
    end

    // num_data_valid 
    assign num_extra_words = (dout_vld & ~pop_dout) ? 1 : 0;
                             
    always @(posedge clk) begin
        if (reset)
            num_data_valid <= {ADDR_WIDTH+1{1'b0}};
        else if (empty_n | (dout_vld & ~pop_dout))
            num_data_valid <= push + mOutPtr + num_extra_words;
        else
            num_data_valid <= num_extra_words;
    end // 

    // dout_vld
    always @(posedge clk) begin
        if (reset)
            dout_vld <= 1'b0;
        else if (pop)
            dout_vld <= 1'b1;
        else if (pop_dout)
            dout_vld <= 1'b0;
    end

endmodule


module MLP0_fifo_w60_d512_A_ram
#(parameter
    MEM_STYLE   = "auto",
    DATA_WIDTH  = 60,
    ADDR_WIDTH  = 9,
    DEPTH       = 511)
(
    input  wire                  clk,
    input  wire                  reset,
    input  wire                  we,
    input  wire [ADDR_WIDTH-1:0] waddr,
    input  wire [DATA_WIDTH-1:0] din,
    input  wire [ADDR_WIDTH-1:0] raddr,
    input  wire                  rden,
    output wire [DATA_WIDTH-1:0] dout
);

    (* ram_style = MEM_STYLE *)
    reg  [DATA_WIDTH-1:0] mem[0:DEPTH-1];
    reg  [DATA_WIDTH-1:0] mem_reg;

    always @(posedge clk) begin
        if (we)
            mem[waddr] <= din;
    end

    always @(posedge clk) begin
        if (reset)
            mem_reg <= 0;
        else if (rden)
            mem_reg <= mem[raddr];
    end
    
    assign dout = mem_reg;

endmodule// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
// 67d7842dbbe25473c3c32b93c0da8047785f30d78e8a024de1b57352245f9689

`timescale 1ns/1ps
//RAW latency 1 

module MLP0_fifo_w6_d2_S
#(parameter
    MEM_STYLE    = "shiftReg",
    DATA_WIDTH   = 6,
    ADDR_WIDTH   = 2,
    DEPTH        = 2)
(
    // system signal
    input  wire                  clk,
    input  wire                  reset,

    // write
    output wire                  if_full_n,
    input  wire                  if_write_ce,
    input  wire                  if_write,
    input  wire [DATA_WIDTH-1:0] if_din,
    
    // read 
    output wire [ADDR_WIDTH:0]   if_num_data_valid, // for FRP
    output wire [ADDR_WIDTH:0]   if_fifo_cap,       // for FRP

    output wire                  if_empty_n,
    input  wire                  if_read_ce,
    input  wire                  if_read,
    output wire [DATA_WIDTH-1:0] if_dout
);
//------------------------Parameter----------------------

//------------------------Local signal-------------------
    wire [ADDR_WIDTH-1:0] addr;
    wire                  push;
    wire                  pop;
    reg signed [ADDR_WIDTH:0] mOutPtr;
    reg                   empty_n = 1'b0;
    reg                   full_n = 1'b1; 
    // has num_data_valid? 
    reg  [ADDR_WIDTH:0]   num_data_valid; //yes 
//------------------------Instantiation------------------
    MLP0_fifo_w6_d2_S_ShiftReg 
    #(  .DATA_WIDTH (DATA_WIDTH),
        .ADDR_WIDTH (ADDR_WIDTH),
        .DEPTH      (DEPTH))
    U_MLP0_fifo_w6_d2_S_ShiftReg (
        .clk        (clk),
        .we         (push),
        .addr       (addr),
        .din        (if_din),
        .dout       (if_dout)
    );
//------------------------Task and function--------------

//------------------------Body---------------------------
    // num_data_valid 
    assign if_num_data_valid = num_data_valid;
    assign if_fifo_cap       = DEPTH;

    // almost full/empty 

    // program full/empty 

    assign if_full_n  = full_n; 
    assign if_empty_n = empty_n;

    assign push       = full_n & if_write_ce & if_write;
    assign pop        = empty_n & if_read_ce & if_read;

    assign addr       = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0] : {ADDR_WIDTH{1'b0}};

    // mOutPtr
    always @(posedge clk) begin
        if (reset)
            mOutPtr <= {ADDR_WIDTH+1{1'b1}};
        else if (push & ~pop)
            mOutPtr <= mOutPtr + 1'b1;
        else if (~push & pop)
            mOutPtr <= mOutPtr - 1'b1;
    end

    // full_n
    always @(posedge clk) begin
        if (reset)
            full_n <= 1'b1;
        else if ((push & ~pop) && (mOutPtr == DEPTH - 2))
            full_n <= 1'b0;
        else if (~push & pop)
            full_n <= 1'b1;
    end

    // empty_n
    always @(posedge clk) begin
        if (reset)
            empty_n <= 1'b0;
        else if (push & ~pop)
            empty_n <= 1'b1;
        else if ((~push & pop) && (mOutPtr == 0))
            empty_n <= 1'b0;
    end

    // almost_full_n 

    // almost_empty_n 

    // prog_full_n 
 
    // prog_empty_n 

    // num_data_valid 
    always @(posedge clk) begin
        if (reset)
            num_data_valid <= {ADDR_WIDTH+1{1'b0}};
        else if ( push & ~pop)
            num_data_valid <= num_data_valid + 1;
        else if (~push & pop)
            num_data_valid <= num_data_valid - 1;
    end // 

endmodule  


module MLP0_fifo_w6_d2_S_ShiftReg
#(parameter
    DATA_WIDTH  = 6,
    ADDR_WIDTH  = 2,
    DEPTH       = 2)
(
    input  wire                  clk,
    input  wire                  reset,
    input  wire                  we,
    input  wire [ADDR_WIDTH-1:0] addr,
    input  wire [DATA_WIDTH-1:0] din,
    output wire [DATA_WIDTH-1:0] dout
);

    reg [DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
    integer i;

    always @ (posedge clk) begin
        if (we) begin
            for (i=0; i<DEPTH-1; i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= din;
        end
    end

    assign dout = SRL_SIG[addr];

endmodule// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
// 67d7842dbbe25473c3c32b93c0da8047785f30d78e8a024de1b57352245f9689

`timescale 1ns/1ps
//RAW latency 1 

module MLP0_fifo_w72_d2_S
#(parameter
    MEM_STYLE    = "shiftReg",
    DATA_WIDTH   = 72,
    ADDR_WIDTH   = 2,
    DEPTH        = 2)
(
    // system signal
    input  wire                  clk,
    input  wire                  reset,

    // write
    output wire                  if_full_n,
    input  wire                  if_write_ce,
    input  wire                  if_write,
    input  wire [DATA_WIDTH-1:0] if_din,
    
    // read 
    output wire [ADDR_WIDTH:0]   if_num_data_valid, // for FRP
    output wire [ADDR_WIDTH:0]   if_fifo_cap,       // for FRP

    output wire                  if_empty_n,
    input  wire                  if_read_ce,
    input  wire                  if_read,
    output wire [DATA_WIDTH-1:0] if_dout
);
//------------------------Parameter----------------------

//------------------------Local signal-------------------
    wire [ADDR_WIDTH-1:0] addr;
    wire                  push;
    wire                  pop;
    reg signed [ADDR_WIDTH:0] mOutPtr;
    reg                   empty_n = 1'b0;
    reg                   full_n = 1'b1; 
    // has num_data_valid? 
    reg  [ADDR_WIDTH:0]   num_data_valid; //yes 
//------------------------Instantiation------------------
    MLP0_fifo_w72_d2_S_ShiftReg 
    #(  .DATA_WIDTH (DATA_WIDTH),
        .ADDR_WIDTH (ADDR_WIDTH),
        .DEPTH      (DEPTH))
    U_MLP0_fifo_w72_d2_S_ShiftReg (
        .clk        (clk),
        .we         (push),
        .addr       (addr),
        .din        (if_din),
        .dout       (if_dout)
    );
//------------------------Task and function--------------

//------------------------Body---------------------------
    // num_data_valid 
    assign if_num_data_valid = num_data_valid;
    assign if_fifo_cap       = DEPTH;

    // almost full/empty 

    // program full/empty 

    assign if_full_n  = full_n; 
    assign if_empty_n = empty_n;

    assign push       = full_n & if_write_ce & if_write;
    assign pop        = empty_n & if_read_ce & if_read;

    assign addr       = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0] : {ADDR_WIDTH{1'b0}};

    // mOutPtr
    always @(posedge clk) begin
        if (reset)
            mOutPtr <= {ADDR_WIDTH+1{1'b1}};
        else if (push & ~pop)
            mOutPtr <= mOutPtr + 1'b1;
        else if (~push & pop)
            mOutPtr <= mOutPtr - 1'b1;
    end

    // full_n
    always @(posedge clk) begin
        if (reset)
            full_n <= 1'b1;
        else if ((push & ~pop) && (mOutPtr == DEPTH - 2))
            full_n <= 1'b0;
        else if (~push & pop)
            full_n <= 1'b1;
    end

    // empty_n
    always @(posedge clk) begin
        if (reset)
            empty_n <= 1'b0;
        else if (push & ~pop)
            empty_n <= 1'b1;
        else if ((~push & pop) && (mOutPtr == 0))
            empty_n <= 1'b0;
    end

    // almost_full_n 

    // almost_empty_n 

    // prog_full_n 
 
    // prog_empty_n 

    // num_data_valid 
    always @(posedge clk) begin
        if (reset)
            num_data_valid <= {ADDR_WIDTH+1{1'b0}};
        else if ( push & ~pop)
            num_data_valid <= num_data_valid + 1;
        else if (~push & pop)
            num_data_valid <= num_data_valid - 1;
    end // 

endmodule  


module MLP0_fifo_w72_d2_S_ShiftReg
#(parameter
    DATA_WIDTH  = 72,
    ADDR_WIDTH  = 2,
    DEPTH       = 2)
(
    input  wire                  clk,
    input  wire                  reset,
    input  wire                  we,
    input  wire [ADDR_WIDTH-1:0] addr,
    input  wire [DATA_WIDTH-1:0] din,
    output wire [DATA_WIDTH-1:0] dout
);

    reg [DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
    integer i;

    always @ (posedge clk) begin
        if (we) begin
            for (i=0; i<DEPTH-1; i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= din;
        end
    end

    assign dout = SRL_SIG[addr];

endmodule// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
// 67d7842dbbe25473c3c32b93c0da8047785f30d78e8a024de1b57352245f9689

`timescale 1ns/1ps
//RAW latency 2 

module MLP0_fifo_w72_d32_A
#(parameter
    MEM_STYLE    = "auto",
    DATA_WIDTH   = 72,
    ADDR_WIDTH   = 5,
    DEPTH        = 31)
(
    // system signal
    input  wire                  clk,
    input  wire                  reset,

    // write
    output wire                  if_full_n,
    input  wire                  if_write_ce,
    input  wire                  if_write,
    input  wire [DATA_WIDTH-1:0] if_din,
    
    // read 
    output wire [ADDR_WIDTH:0]   if_num_data_valid, // for FRP
    output wire [ADDR_WIDTH:0]   if_fifo_cap,       // for FRP

    output wire                  if_empty_n,
    input  wire                  if_read_ce,
    input  wire                  if_read,
    output wire [DATA_WIDTH-1:0] if_dout
);
//------------------------Parameter----------------------

//------------------------Local signal-------------------
    reg  [ADDR_WIDTH-1:0] waddr;
    reg  [ADDR_WIDTH-1:0] raddr;
    wire [ADDR_WIDTH-1:0] wnext;
    wire [ADDR_WIDTH-1:0] rnext;
    wire                  push;
    wire                  pop;
    reg  [ADDR_WIDTH:0]   mOutPtr;
    reg                   empty_n = 1'b0;
    reg                   full_n = 1'b1;
    // has num_data_valid? 
    wire                  num_extra_words;//yes
    reg  [ADDR_WIDTH:0]   num_data_valid; //yes 

    wire                  pop_dout;
    reg  [ADDR_WIDTH:0]   num_data_cnt;
    reg                   dout_vld = 1'b0;

//------------------------Instantiation------------------
    MLP0_fifo_w72_d32_A_ram 
    #(  .MEM_STYLE  (MEM_STYLE),
        .DATA_WIDTH (DATA_WIDTH),
        .ADDR_WIDTH (ADDR_WIDTH),
        .DEPTH      (DEPTH)
    ) U_MLP0_fifo_w72_d32_A_ram (
        .clk        (clk),
        .reset      (reset),
        .we         (push),
        .waddr      (waddr),
        .din        (if_din),
        .raddr      (raddr),
        .rden       (pop),
        .dout       (if_dout)
    );

//------------------------Task and function--------------

//------------------------Body---------------------------
    // num_data_valid 
    assign if_num_data_valid = num_data_valid;
    assign if_fifo_cap = DEPTH + 1;

    // almost full/empty 

    // program full/empty 

    assign if_full_n  = full_n;
    assign if_empty_n = dout_vld;

    assign push       = full_n & if_write_ce & if_write;
    assign pop        = empty_n & (pop_dout | ~dout_vld);
    assign pop_dout   = dout_vld & if_read_ce & if_read;
    
    assign wnext      = !push                ? waddr :
                        (waddr == DEPTH - 1) ? 1'b0  :
                        waddr + 1'b1;
    assign rnext      = !pop                 ? raddr :
                        (raddr == DEPTH - 1) ? 1'b0  :
                        raddr + 1'b1;

    // waddr
    always @(posedge clk) begin
        if (reset)
            waddr <= {ADDR_WIDTH{1'b0}};
        else
            waddr <= wnext;
    end

    // raddr
    always @(posedge clk) begin
        if (reset)
            raddr <= {ADDR_WIDTH{1'b0}};
        else
            raddr <= rnext;
    end

    // mOutPtr
    always @(posedge clk) begin
        if (reset)
            mOutPtr <= {ADDR_WIDTH+1{1'b0}};
        else if (push & ~pop)
            mOutPtr <= mOutPtr + 1'b1;
        else if (~push & pop)
            mOutPtr <= mOutPtr - 1'b1;
    end

    // full_n 
    always @(posedge clk) begin
        if (reset)
            full_n <= 1'b1;
        else if ((push & ~pop_dout) && (num_data_cnt == DEPTH))
            full_n <= 1'b0;
        else if (~push & pop_dout)
            full_n <= 1'b1;
    end

    // empty_n
    always @(posedge clk) begin
        if (reset)
            empty_n <= 1'b0;
        else if (push & ~pop)
            empty_n <= 1'b1;
        else if ((~push & pop) && (mOutPtr == 1))
            empty_n <= 1'b0;
    end

    // almost_full_n 

    // almost_empty_n 

    // prog_full_n 

    // prog_empty_n 

    // num_data_cnt
    always @(posedge clk) begin
        if (reset)
            num_data_cnt <= {ADDR_WIDTH+1{1'b0}};
        else if ( push & ~pop_dout)
            num_data_cnt <= num_data_cnt + 1'b1;
        else if (~push & pop_dout)
            num_data_cnt <= num_data_cnt - 1'b1;
    end

    // num_data_valid 
    assign num_extra_words = (dout_vld & ~pop_dout) ? 1 : 0;
                             
    always @(posedge clk) begin
        if (reset)
            num_data_valid <= {ADDR_WIDTH+1{1'b0}};
        else if (empty_n | (dout_vld & ~pop_dout))
            num_data_valid <= push + mOutPtr + num_extra_words;
        else
            num_data_valid <= num_extra_words;
    end // 

    // dout_vld
    always @(posedge clk) begin
        if (reset)
            dout_vld <= 1'b0;
        else if (pop)
            dout_vld <= 1'b1;
        else if (pop_dout)
            dout_vld <= 1'b0;
    end

endmodule


module MLP0_fifo_w72_d32_A_ram
#(parameter
    MEM_STYLE   = "auto",
    DATA_WIDTH  = 72,
    ADDR_WIDTH  = 5,
    DEPTH       = 31)
(
    input  wire                  clk,
    input  wire                  reset,
    input  wire                  we,
    input  wire [ADDR_WIDTH-1:0] waddr,
    input  wire [DATA_WIDTH-1:0] din,
    input  wire [ADDR_WIDTH-1:0] raddr,
    input  wire                  rden,
    output wire [DATA_WIDTH-1:0] dout
);

    (* ram_style = MEM_STYLE *)
    reg  [DATA_WIDTH-1:0] mem[0:DEPTH-1];
    reg  [DATA_WIDTH-1:0] mem_reg;

    always @(posedge clk) begin
        if (we)
            mem[waddr] <= din;
    end

    always @(posedge clk) begin
        if (reset)
            mem_reg <= 0;
        else if (rden)
            mem_reg <= mem[raddr];
    end
    
    assign dout = mem_reg;

endmodule// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
// Tool Version Limit: 2023.10
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// 
// ==============================================================

`timescale 1 ns / 1 ps

module MLP0_flow_control_loop_pipe(
        ap_clk,
        ap_rst,
        ap_start,
        ap_ready,
        ap_done,
        ap_continue,
        ap_start_int,
        ap_ready_int,
        ap_done_int,
        ap_continue_int,
        ap_loop_init,
        ap_loop_exit_ready,
        ap_loop_exit_done
);

input   ap_clk;
input   ap_rst;

//Block level handshake with outside loop
input   ap_start;
output  ap_ready;
output  ap_done;
input   ap_continue;

//Block level handshake with loop body
output  ap_start_int;
input   ap_ready_int;
input   ap_done_int;
output  ap_continue_int;

//Init live in variables
output   ap_loop_init;
reg ap_loop_init;

//Exit signal from loop body
input   ap_loop_exit_ready;
input   ap_loop_exit_done;

// power-on initialization
initial begin
//#0 ap_loop_init = 1'b1;
end

assign ap_start_int = ap_start;

assign ap_continue_int = ap_continue;

assign ap_done = ap_loop_exit_done;

assign ap_ready = ap_loop_exit_ready;

//ap_loop_init is valid for the first II
//of the first loop run so as to enable
//the init block ops which are pushed into
//the first state of the pipeline region
always @ (posedge ap_clk)
begin
    if (ap_rst == 1'b1) begin
        ap_loop_init <= 1'b1;
    end else if(ap_loop_exit_ready == 1'b1) begin
        ap_loop_init <= 1'b1;
    end else if(ap_ready_int == 1'b1) begin
        ap_loop_init <= 1'b0;
    end
end

endmodule
        
// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
// Tool Version Limit: 2023.10
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// 
// ==============================================================

`timescale 1 ns / 1 ps

(* keep_hierarchy = "yes" *)
module MLP0_frp_fifoout
  (
   ap_clk,
   ap_rst,
   data_in,
   data_in_vld,
   data_in_last,

   data_out,
   data_out_vld,

   ap_start,
   data_out_read,

   valid,
   num_valid_datasets,
   pf_ready,
   pf_done,
   pf_all_done,
   pf_continue
);
   parameter BlockingType = 1;  // 'frp_fifoout' type parameter: '1' for blocking port(AXIS/FIFO/AP_HS)
                                //                               '0' for non-blocking port(Memory/AP_VLD...)
   parameter PipeLatency = 4;
   parameter PipelineII  = 1;
   parameter DataWidth   = 32;
   parameter NumWrites   = 1;
   parameter CeilLog2Stages  = 2;
   parameter CeilLog2FDepth  = 2;
   parameter PfAllDoneEnable = 2;
   
   localparam NUM_STAGES = (PipeLatency+PipelineII-1) / PipelineII; // Ceil(Latency/II)
   
   function isDefined;
      input val;
      begin
         isDefined = (val === 1'b0 || val === 1'b1);
      end
   endfunction

   input ap_clk;
   input ap_rst;
   input [DataWidth-1:0] data_in;
   input ap_start;
   input [PipeLatency-1:0] valid;
   input               data_in_vld, data_in_last;
   input [CeilLog2Stages:0] num_valid_datasets;
   input data_out_read;
   input pf_all_done;
   input pf_continue;

   output reg [DataWidth-1:0] data_out;
   output reg data_out_vld;
   output reg pf_ready;
   output reg pf_done;


   ///////// custom fifo implementation /////////
   localparam FDEPTH = NUM_STAGES * NumWrites + 1;
   reg [DataWidth-1+2:0] fifo [0:FDEPTH-1]; // the "+2" is for extrabits for {data_in_last,data_in_vld}
   reg write_enable, read_enable;
   reg fifo_empty, fifo_full, sel_pipe;
   reg signed [CeilLog2FDepth:0] fifo_rdPtr; // range is -1 to FDEPTH-1
   reg [CeilLog2FDepth:0] fifo_avail;
   reg signed [CeilLog2FDepth+1:0] ready_chk; // max -ve value is (0 - fifo_avail)
   reg                  fail;
   reg     data_out_vld_fifo;

   integer WarningSuppressThreshold;
   initial begin // for co-sim assertion
       fifo_rdPtr = -1;
       fifo_empty = 1'b1;
       fifo_full = 1'b0;
       fail = 0;
//       if(!$value$plusargs("warning_suppress_threshold=%0d", WarningSuppressThreshold)) 
$display("This is MLP 1.\n");
           WarningSuppressThreshold = 5;
   end

   integer i;
   always @ (posedge ap_clk) begin : fifo_gen
      if (write_enable) begin
         for (i = 0; i < FDEPTH-1; i = i+1)
           fifo[i+1] <= fifo[i];
         fifo[0] <= {data_in_last, data_in_vld, data_in};
      end
   end
   // read ptr should have a positive address (MSB can be ignored)
   wire [DataWidth-1+2:0] fifo_out; // the "+2" is for extrabits for {data_in_last,data_in_vld}
   assign fifo_out = fifo[ fifo_rdPtr[CeilLog2FDepth-1:0] ];

   integer j;
   integer cnt_write_ovfl = 0;
   integer cnt_read_ovfl = 0;
   always @ (posedge ap_clk) begin : fifo_ptr
      if (ap_rst) begin
        fifo_rdPtr <= -1;
        fifo_empty <= 1'b1;
        fifo_full <= 1'b0;
      end
      else begin
          //// // synthesis translate_off
          //// if ($time > 0) begin
          ////    if ( write_enable && fifo_full && cnt_write_ovfl < WarningSuppressThreshold ) begin
          ////        $display("WARNING : fifo write overflow at time %0t", $time); fail=1;
          ////        cnt_write_ovfl = cnt_write_ovfl + 1;
          ////    end
          //// end
          //// // synthesis translate_on
         if (write_enable && !read_enable && !fifo_full) begin
           fifo_rdPtr <= fifo_rdPtr + 1;
           fifo_empty <= 1'b0;
           fifo_full <= (fifo_rdPtr == FDEPTH-2);
         end
         else if (read_enable && !write_enable && !fifo_empty) begin
           fifo_rdPtr <= fifo_rdPtr - 1;
           fifo_empty <= (fifo_rdPtr == 'd0);
           fifo_full <= 1'b0;
         end
      end
   end
   
   ///////// control logic /////////

   reg stalled, must_stall, data_cannot_vld, data_done, data_out_last_reg;
   reg data_out_last, internal_done;
   
    generate
        if(PfAllDoneEnable==2)
            always @(*) begin
                stalled = must_stall;
            end
        else
            always @ (posedge ap_clk) begin : stall_reg
                if (ap_rst) stalled <= 1'b0;
                else stalled <= must_stall;
            end
    endgenerate
   
    generate
        if (BlockingType == 1)
            always @ (*) begin : readen_control_for_blocking
                casex ({data_out_read, data_out_vld_fifo, data_out_last, fifo_empty, stalled})
                  5'b 1_X_X_0_0 : // when consumer reads and fifo is not empty.
                    read_enable = 1'b1;
                  5'b X_0_1_0_0 : // when no data in last and fifo is not empty.
                    read_enable = 1'b1;
                  default:
                    read_enable = 1'b0;
                endcase
            end
        else
            always @ (*) begin : readen_control_for_non_blocking
                casex ({fifo_empty, must_stall})
                  2'b 0_0: 
                    read_enable = 1'b1;
                  default:
                    read_enable = 1'b0;
                endcase
            end
    endgenerate

    generate
        if (BlockingType == 1)
            always @ (*) begin : writen_control_for_blocking
                casex ({ data_out_read, data_in_vld, fifo_empty, data_in_last, stalled })
                    5'b X_X_X_1_1 :
                        write_enable = 1'b1;
                    5'b X_1_X_X_1 :
                        write_enable = 1'b1;

                    5'b X_X_0_1_0 : // last valid, fifo has data
                        write_enable = 1'b1;
                    5'b 0_1_1_1_0 : // last valid, but consumer stalls (data_out_read==0), data_in_valid available
                        write_enable = 1'b1;
                    
                    5'b 0_1_X_X_0 : // data valid, but consumer stalls (data_out_read==0)
                        write_enable = 1'b1;
                    5'b 1_1_1_X_0 : // data valid, consumer ready, fifo is fifo_empty
                        write_enable = 1'b0;
                    5'b 1_1_0_X_0 : // data valid, consumer ready, fifo has data
                        write_enable = 1'b1;
                    default     :
                      write_enable = 1'b0;
                endcase
            end
        else if(BlockingType==0 && PfAllDoneEnable == 2)
            always @ (*) begin : writen_control_for_non_blocking
                casex ({ data_in_vld, fifo_empty, data_in_last, must_stall })
                  4'b 1_0_X_X :
                      write_enable = 1'b1;
                  4'b X_0_1_X :
                      write_enable = 1'b1;
                  4'b X_1_1_1 :
                      write_enable = 1'b1;
                  4'b 1_1_X_1 :
                      write_enable = 1'b1;
                  default     :
                      write_enable = 1'b0;
                endcase
            end
        else
            always @ (*) begin : writen_control_for_non_blocking
                casex ({ data_in_vld, fifo_empty, data_in_last, must_stall })
                  4'b 1_0_X_X :
                      write_enable = 1'b1;
                  4'b X_0_1_X :
                      write_enable = 1'b1;
                  4'b X_1_1_1 :
                      write_enable = 1'b1;
                  default     :
                      write_enable = 1'b0;
                endcase
            end
    endgenerate

    generate
        if (PfAllDoneEnable == 2)
            always @(posedge ap_clk) begin
                if(ap_rst) begin
                    data_cannot_vld<=1'b0;
                    data_out_last_reg<=1'b0;
                end else if(pf_all_done&&pf_continue) begin 
                    if(data_out_vld_fifo&&data_out_read&&data_out_last) data_cannot_vld<=1'b1 & (BlockingType==1);
                    else if(!data_out_vld_fifo&&data_out_last) data_cannot_vld<=1'b1;
                    else data_cannot_vld<=1'b0;

                    if(data_out_vld_fifo&&data_out_read&&data_out_last) data_out_last_reg<=data_out_last&(BlockingType==1);
                    else if(!data_out_vld_fifo&&data_out_last) data_out_last_reg<=data_out_last;
                    else data_out_last_reg<=1'b0;
                end else if(pf_all_done&&!pf_continue) begin 
                    data_cannot_vld<=1'b1;
                    data_out_last_reg<=data_out_last_reg;
                end else if(!pf_all_done) begin
                    if(data_out_last_reg) begin
                        data_cannot_vld<=1'b1;
                        data_out_last_reg<=data_out_last_reg;
                    end else if(data_out_vld_fifo&&!data_out_read) begin
                        data_cannot_vld<=1'b0;
                        data_out_last_reg<=1'b0;
                    end else if(data_out_vld_fifo&&data_out_read||!data_out_vld_fifo)begin
                        if(!data_out_last) data_cannot_vld<=1'b0;
                        else data_cannot_vld<=1'b1;
                        if(data_out_last) data_out_last_reg<=data_out_last;
                        else data_out_last_reg<=1'b0;
                    end
                end

                if(ap_rst) data_done<=1'b0;
                else if(must_stall) data_done <= data_done;
                else if ( (data_out_vld&&data_out_read||!data_out_vld_fifo&&data_out_last)||
                          (!pf_all_done||pf_all_done&&pf_continue) ) data_done <= 1'b1 & (BlockingType==1);
                else data_done <= 1'b0;
            end
    endgenerate

    generate
        if (PfAllDoneEnable == 2)
            always @ (*) begin : control
                ///////// internal signals /////////
                // data_out_vld is AMBA compliant (independent of data_out_read)
                sel_pipe    = fifo_empty;
                {data_out_last, data_out_vld_fifo, data_out} = sel_pipe ? {data_in_last, data_in_vld, data_in} : fifo_out;
                //for blocking mode, next transaction first data is already in MLP0 fifo. They can do handshake when
                //last transaction ap_done/ap_continue does handshake
                //for non_blocking mode, next transaction first data is not in MLP0 fifo
                data_out_vld = data_out_vld_fifo & (!data_cannot_vld || pf_continue&&pf_all_done&&data_done);

                if(pf_continue&&pf_all_done) begin
                    if(data_out_vld_fifo&&!data_out_read) must_stall=1'b1;
                    else if(data_out_vld_fifo&&data_out_read) must_stall=1'b1 & (BlockingType==0);
                    else must_stall=1'b0;

                    if(data_out_vld_fifo&&data_out_read) pf_done=data_out_last & (BlockingType==1);
                    else if(!data_out_vld_fifo&&data_out_last) pf_done=data_out_last;
                    else pf_done=1'b0;
                end else if(pf_all_done && !pf_continue) begin 
                    must_stall=1;
                    pf_done=data_out_last_reg;
                end else if(!pf_all_done) begin
                    if(data_out_last_reg) begin
                         must_stall=1'b1;
                         pf_done=data_out_last_reg;
                    end else if(data_out_vld_fifo&&!data_out_read) begin
                        must_stall=1'b1;
                        pf_done=1'b0;
                    end else if(data_out_vld_fifo&&data_out_read||!data_out_vld_fifo)begin
                        must_stall = 1'b0;
                        if(data_out_last) pf_done=data_out_last;
                        else pf_done=1'b0;
                    end else begin
                        must_stall = 1'b0;
                        pf_done = 1'b0;
                    end
                end else begin
                    must_stall = 1'b0;
                    pf_done = 1'b0;
                end

                ///////// outputs /////////
                fifo_avail = (FDEPTH - fifo_rdPtr - 1);
                // available has to be atleast one (or NumWrites) more than
                // valid transactions being processed in the pipeline. Then this
                // fifo buffer can accept the "valid" data in the following cycle.
                // pf_ready = (fifo_avail - (num_valid_datasets * NumWrites) >=
                // NumWrites);
                // above expr simplified for hardware
                                ready_chk = (NumWrites - fifo_avail + (num_valid_datasets * NumWrites));
                  pf_ready = ready_chk < 0;
            end // block: control
        else if (PfAllDoneEnable == 1)
            always @ (*) begin : control
               ///////// internal signals /////////
               // data_out_vld is AMBA compliant (independent of data_out_read)
               sel_pipe    = fifo_empty;
               {data_out_last, data_out_vld_fifo, data_out} = sel_pipe ? {data_in_last, data_in_vld, data_in} : fifo_out;
               data_out_vld = data_out_vld_fifo & !stalled;

               casex ({data_out_vld_fifo, data_out_last, pf_continue&pf_all_done, stalled, data_out_read})
                 5'b 0_0_X_0_X : {internal_done, must_stall} = 2'b 0_0;
                 5'b X_X_0_1_X : {internal_done, must_stall} = 2'b 1_1;  // when 'stalled', should wait until 'pf_continue'.
                 5'b X_X_1_1_X : {internal_done, must_stall} = 2'b 1_0;  // when 'pf_continue' arrived, 'stalled' register is de-asserted first.
                                                                         // This is to avoid the combinational loop on 'pf_done'.
                                                                         // loop: pf_done->ap_done->done_sync->ap_continue->pf_continue->pf_done.
                 5'b 0_1_0_0_X : {internal_done, must_stall} = 2'b 1_1;  // When there is only 'data_out_last', no need to wait 'data_out_read'.
                 5'b 0_1_1_0_X : {internal_done, must_stall} = 2'b 1_0;

                 5'b 1_1_X_X_0 : {internal_done, must_stall} = 2'b 0_0;  // when there are 'data_out_vld' and 'data_out_last' in the same cycle, 'internal_done' has to handshake with 'data_out_read'.
                 5'b 1_1_1_0_1 : {internal_done, must_stall} = 2'b 1_0;
                 5'b 1_1_0_0_1 : {internal_done, must_stall} = 2'b 1_1;
                 default       : {internal_done, must_stall} = 2'b 0_0;
               endcase
               pf_done = internal_done&!(pf_continue&pf_all_done);

               ///////// outputs /////////
               fifo_avail = (FDEPTH - fifo_rdPtr - 1);
               // available has to be atleast one (or NumWrites) more than
               // valid transactions being processed in the pipeline. Then this
               // fifo buffer can accept the "valid" data in the following cycle.
               // pf_ready = (fifo_avail - (num_valid_datasets * NumWrites) >=
               // NumWrites);
               // above expr simplified for hardware

                               ready_chk = (NumWrites - fifo_avail + (num_valid_datasets * NumWrites));
                 pf_ready = ready_chk < 0;
            end // block: control
        else
            always @ (*) begin : control
     
                 ///////// internal signals /////////
     
                 // data_out_vld is AMBA compliant (independent of data_out_read)
                 sel_pipe    = fifo_empty;
                 {data_out_last, data_out_vld_fifo, data_out} = sel_pipe ? {data_in_last, data_in_vld, data_in} : fifo_out;
                 data_out_vld = data_out_vld_fifo & !stalled;
     
                 casex ({data_out_vld_fifo, data_out_last, pf_continue, stalled, data_out_read})
                   5'b 0_0_X_0_X : {internal_done, must_stall} = 2'b 0_0;
                   5'b X_X_0_1_X : {internal_done, must_stall} = 2'b 1_1;  // when 'stalled', should wait until 'pf_continue'.
                   5'b X_X_1_1_X : {internal_done, must_stall} = 2'b 1_0;  // when 'pf_continue' arrived, 'stalled' register is de-asserted first.
                                                                           // This is to avoid the combinational loop on 'pf_done'.
                                                                           // loop: pf_done->ap_done->done_sync->ap_continue->pf_continue->pf_done.
                   5'b 0_1_0_0_X : {internal_done, must_stall} = 2'b 1_1;  // When there is only 'data_out_last', no need to wait 'data_out_read'.
                   5'b 0_1_1_0_X : {internal_done, must_stall} = 2'b 1_0;

                   5'b 1_1_X_X_0 : {internal_done, must_stall} = 2'b 0_0;  // when there are 'data_out_vld' and 'data_out_last' in the same cycle, 'internal_done' has to handshake with 'data_out_read'.
                   5'b 1_1_1_0_1 : {internal_done, must_stall} = 2'b 1_0;
                   5'b 1_1_0_0_1 : {internal_done, must_stall} = 2'b 1_1;
                   default       : {internal_done, must_stall} = 2'b 0_0;
                 endcase
                 pf_done = internal_done;

                 ///////// outputs /////////
                 fifo_avail = (FDEPTH - fifo_rdPtr - 1);
                 // available has to be atleast one (or NumWrites) more than
                 // valid transactions being processed in the pipeline. Then this
                 // fifo buffer can accept the "valid" data in the following cycle.
                 // pf_ready = (fifo_avail - (num_valid_datasets * NumWrites) >=
                 // NumWrites);
                 // above expr simplified for hardware

                             ready_chk = (NumWrites - fifo_avail + (num_valid_datasets * NumWrites));
                     pf_ready = ready_chk < 0;
            end // block: control
       endgenerate
endmodule // pipeline_fifo
    
// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
// Tool Version Limit: 2023.10
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// 
// ==============================================================

`timescale 1 ns / 1 ps

(* keep_hierarchy = "yes" *)
module MLP0_frp_pipeline_valid
  (ap_clk,
   ap_rst,
   valid_in,
   exitcond,

   valid_out,
   num_valid_datasets);

   parameter PipelineLatency =  4;
   parameter PipelineII      =  1;
   parameter ExitLatency = -1;
   parameter CeilLog2Stages   = 2;
   
   localparam NUM_STAGES = (PipelineLatency+PipelineII-1) / PipelineII; // Ceil(Latency/II)
   
   function isDefined;
      input val;
      begin
         isDefined = (val === 1'b0 || val === 1'b1);
      end
   endfunction

   input ap_clk;
   input ap_rst;
   input valid_in;
   input exitcond;
   
   
   output [PipelineLatency-1:0] valid_out;
   output [CeilLog2Stages:0] num_valid_datasets;
   reg signed [CeilLog2Stages+1:0] nvd_reg;
   assign num_valid_datasets=nvd_reg;

   reg fail;
   reg [PipelineLatency-2:0] v2;

   integer WarningSuppressThreshold;
   initial begin // for co-sim assertion
       v2 = 0;
       fail = 0;
       nvd_reg = 0;
//       if(!$value$plusargs("warning_suppress_threshold=%0d", WarningSuppressThreshold)) 
$display("This is MLP 1.\n");
           WarningSuppressThreshold = 5;
   end

   reg [PipelineLatency-1:0] valid_out_tmp;

   assign valid_out=valid_out_tmp;
   ///////// pipeline data valid (flushable impl) /////////
   reg [PipelineLatency-2:0] v1;
   genvar i;
   generate for (i = 0; i < PipelineLatency-1; i = i+1)
     always @ (posedge ap_clk) begin
        if (ap_rst)
          v2[i] <= 0;
        else begin
           v1[i] = (i == 0) ? valid_in : v2[i-1];
           v2[i] <= (ExitLatency==i) ? (!exitcond & v1[i]) : v1[i];
        end
     end
   endgenerate

   integer j;
   ///// // synthesis translate_off
   ///// integer cnt_nvd_ovfl_warning[PipelineLatency-1:0];
   ///// // synthesis translate_on
   always @(*) begin

       valid_out_tmp = {v2, valid_in};

       //// // synthesis translate_off
       //// if ($time > 0) begin
       ////    for (j = 1; j < PipelineLatency; j = j+1) begin : loop_block
       ////       if ( !(!valid_out_tmp[j] || nvd_reg <= NUM_STAGES) && 
       ////            cnt_nvd_ovfl_warning[j] < WarningSuppressThreshold ) begin
       ////          $display("WARNING : nvd_reg overflow. valid_out_tmp[%0d]=%b nvd=%0d nstg=%0d (at time %0t)",
       ////                 j, valid_out_tmp[j], nvd_reg, NUM_STAGES, $time);
       ////          fail=1; 
       ////          cnt_nvd_ovfl_warning[j] = cnt_nvd_ovfl_warning[j] + 1;
       ////          disable loop_block;
       ////       end
       ////    end // for (j = 1; j < PipelineLatency; j = j+1)
       //// end // if ($time > 0)
       //// // synthesis translate_on
   end

   wire   valid_disable;
   assign valid_disable = (ExitLatency == -1) ? 1'b0 : (valid_out_tmp[ExitLatency] & exitcond);
   
   // Count the num valid_out_tmp datasets in the pipe stages other than the
   // first. We do NOT count valid_out_tmp[0], otherwise it will be a
   // combination loop: nvd -> pfifo.ap_ready -> valid_in -> valid_out_tmp[0] -> nvd
   reg signed [2:0] incr;
   integer cnt_nvd_out_range = 0;
   always @ (posedge ap_clk) begin
      if (ap_rst)
         nvd_reg <= 0;
      else begin
         casex ({valid_out_tmp[0], valid_out_tmp[PipelineLatency-1], valid_disable})
           3'b100:  incr =  1;
           3'b111:  incr = -1;
           3'b001:  incr = -1;
           3'b010:  incr = -1;
           3'b011:  incr = -2;
           default: incr =  0;
         endcase
         /// // synthesis translate_off
         /// if (!(0 <=($signed(nvd_reg)+incr)<=NUM_STAGES) && cnt_nvd_out_range<WarningSuppressThreshold) begin
         ///       $display("WARNING: nvd_reg out of range. incr=%d nvd=%0d nstg=%0d (at time %0t)",
         ///              incr, nvd_reg, NUM_STAGES, $time);
         ///    fail=1;
         ///    cnt_nvd_out_range = cnt_nvd_out_range+1;
         /// end
         /// // synthesis translate_on
         nvd_reg <= nvd_reg + incr;
      end
   end

   //// // synthesis translate_off
   //// integer cnt_valid_out_tmp[PipelineLatency-1:0];
   //// integer stg, stgc;
   //// always @ (posedge ap_clk) begin
   ////    stg = 0;
   ////    stgc = 0;
   ////    for (j = 0; j < PipelineLatency; j = j+1) begin : block_stgc
   ////       stgc = stgc + valid_out_tmp[j];
   ////       if (stg == PipelineII-1) begin
   ////          if ( !(stgc <= 1) && cnt_valid_out_tmp[j]<WarningSuppressThreshold) begin
   ////             $display("WARNING: valid_out_tmp=%b. %0d bits set in one pipe-stage ending at bit-%0d (at time %0t)",
   ////                    valid_out_tmp, stgc, j, $time);
   ////             fail=1; 
   ////             cnt_valid_out_tmp[j] = cnt_valid_out_tmp[j] + 1;
   ////             disable block_stgc;
   ////          end
   ////          stgc = 0;
   ////          stg  = 0;
   ////       end else begin
   ////          stg = stg + 1;
   ////       end
   ////    end // for (j = 0; j < PipelineLatency; j = j+1)
   //// end // always @ (posedge ap_clk)
   //// // synthesis translate_on

endmodule // pipeline_valid
    
// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
// Tool Version Limit: 2023.10
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// 
// ==============================================================
`timescale 1 ns / 1 ps

module MLP0_mac_muladd_15s_20ns_21ns_34_4_1_DSP48_2(
    input clk,
    input rst,
    input ce,
    input  [15 - 1:0] in0,
    input  [20 - 1:0] in1,
    input  [21 - 1:0] in2,
    output [34 - 1:0]  dout);

wire signed [27 - 1:0]     a;
wire signed [24 - 1:0]     b;
wire signed [58 - 1:0]     c;
wire signed [51 - 1:0]     m;
wire signed [58 - 1:0]     p;
reg  signed [51 - 1:0]     m_reg;
reg  signed [27 - 1:0]     a_reg;
reg  signed [24 - 1:0]     b_reg;
reg  signed [58 - 1:0]     p_reg;

assign a  = $signed(in0);
assign b  = $unsigned(in1);
assign c  = $unsigned(in2);

assign m  = a_reg * b_reg;
assign p  = m_reg + c;

always @(posedge clk) begin
    if (ce) begin
        m_reg  <= m;
        a_reg  <= a;
        b_reg  <= b;
        p_reg  <= p;
    end
end

assign dout = p_reg;

endmodule
`timescale 1 ns / 1 ps
module MLP0_mac_muladd_15s_20ns_21ns_34_4_1(
    clk,
    reset,
    ce,
    din0,
    din1,
    din2,
    dout);

parameter ID = 32'd1;
parameter NUM_STAGE = 32'd1;
parameter din0_WIDTH = 32'd1;
parameter din1_WIDTH = 32'd1;
parameter din2_WIDTH = 32'd1;
parameter dout_WIDTH = 32'd1;
input clk;
input reset;
input ce;
input[din0_WIDTH - 1:0] din0;
input[din1_WIDTH - 1:0] din1;
input[din2_WIDTH - 1:0] din2;
output[dout_WIDTH - 1:0] dout;



MLP0_mac_muladd_15s_20ns_21ns_34_4_1_DSP48_2 MLP0_mac_muladd_15s_20ns_21ns_34_4_1_DSP48_2_U(
    .clk( clk ),
    .rst( reset ),
    .ce( ce ),
    .in0( din0 ),
    .in1( din1 ),
    .in2( din2 ),
    .dout( dout ));

endmodule

// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
// Tool Version Limit: 2023.10
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// 
// ==============================================================
`timescale 1 ns / 1 ps

module MLP0_mac_muladd_18s_16ns_23ns_33_4_1_DSP48_0(
    input clk,
    input rst,
    input ce,
    input  [18 - 1:0] in0,
    input  [16 - 1:0] in1,
    input  [23 - 1:0] in2,
    output [33 - 1:0]  dout);

wire signed [27 - 1:0]     a;
wire signed [24 - 1:0]     b;
wire signed [58 - 1:0]     c;
wire signed [51 - 1:0]     m;
wire signed [58 - 1:0]     p;
reg  signed [51 - 1:0]     m_reg;
reg  signed [27 - 1:0]     a_reg;
reg  signed [24 - 1:0]     b_reg;
reg  signed [58 - 1:0]     p_reg;

assign a  = $signed(in0);
assign b  = $unsigned(in1);
assign c  = $unsigned(in2);

assign m  = a_reg * b_reg;
assign p  = m_reg + c;

always @(posedge clk) begin
    if (ce) begin
        m_reg  <= m;
        a_reg  <= a;
        b_reg  <= b;
        p_reg  <= p;
    end
end

assign dout = p_reg;

endmodule
`timescale 1 ns / 1 ps
module MLP0_mac_muladd_18s_16ns_23ns_33_4_1(
    clk,
    reset,
    ce,
    din0,
    din1,
    din2,
    dout);

parameter ID = 32'd1;
parameter NUM_STAGE = 32'd1;
parameter din0_WIDTH = 32'd1;
parameter din1_WIDTH = 32'd1;
parameter din2_WIDTH = 32'd1;
parameter dout_WIDTH = 32'd1;
input clk;
input reset;
input ce;
input[din0_WIDTH - 1:0] din0;
input[din1_WIDTH - 1:0] din1;
input[din2_WIDTH - 1:0] din2;
output[dout_WIDTH - 1:0] dout;



MLP0_mac_muladd_18s_16ns_23ns_33_4_1_DSP48_0 MLP0_mac_muladd_18s_16ns_23ns_33_4_1_DSP48_0_U(
    .clk( clk ),
    .rst( reset ),
    .ce( ce ),
    .in0( din0 ),
    .in1( din1 ),
    .in2( din2 ),
    .dout( dout ));

endmodule

// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
// Tool Version Limit: 2023.10
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// 
// ==============================================================
`timescale 1 ns / 1 ps

module MLP0_mac_muladd_27s_17s_36s_39_4_1_DSP48_1(
    input clk,
    input rst,
    input ce,
    input  [27 - 1:0] in0,
    input  [17 - 1:0] in1,
    input  [36 - 1:0] in2,
    output [39 - 1:0]  dout);

wire signed [27 - 1:0]     a;
wire signed [24 - 1:0]     b;
wire signed [58 - 1:0]     c;
wire signed [51 - 1:0]     m;
wire signed [58 - 1:0]     p;
reg  signed [51 - 1:0]     m_reg;
reg  signed [27 - 1:0]     a_reg;
reg  signed [24 - 1:0]     b_reg;
reg  signed [58 - 1:0]     p_reg;

assign a  = $signed(in0);
assign b  = $signed(in1);
assign c  = $signed(in2);

assign m  = a_reg * b_reg;
assign p  = m_reg + c;

always @(posedge clk) begin
    if (ce) begin
        m_reg  <= m;
        a_reg  <= a;
        b_reg  <= b;
        p_reg  <= p;
    end
end

assign dout = p_reg;

endmodule
`timescale 1 ns / 1 ps
module MLP0_mac_muladd_27s_17s_36s_39_4_1(
    clk,
    reset,
    ce,
    din0,
    din1,
    din2,
    dout);

parameter ID = 32'd1;
parameter NUM_STAGE = 32'd1;
parameter din0_WIDTH = 32'd1;
parameter din1_WIDTH = 32'd1;
parameter din2_WIDTH = 32'd1;
parameter dout_WIDTH = 32'd1;
input clk;
input reset;
input ce;
input[din0_WIDTH - 1:0] din0;
input[din1_WIDTH - 1:0] din1;
input[din2_WIDTH - 1:0] din2;
output[dout_WIDTH - 1:0] dout;



MLP0_mac_muladd_27s_17s_36s_39_4_1_DSP48_1 MLP0_mac_muladd_27s_17s_36s_39_4_1_DSP48_1_U(
    .clk( clk ),
    .rst( reset ),
    .ce( ce ),
    .in0( din0 ),
    .in1( din1 ),
    .in2( din2 ),
    .dout( dout ));

endmodule

// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module MLP0_matmul_step1_cache_window (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        adpt_sm_dout,
        adpt_sm_num_data_valid,
        adpt_sm_fifo_cap,
        adpt_sm_empty_n,
        adpt_sm_read,
        cache_window_sm_din,
        cache_window_sm_num_data_valid,
        cache_window_sm_fifo_cap,
        cache_window_sm_full_n,
        cache_window_sm_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [143:0] adpt_sm_dout;
input  [5:0] adpt_sm_num_data_valid;
input  [5:0] adpt_sm_fifo_cap;
input   adpt_sm_empty_n;
output   adpt_sm_read;
output  [143:0] cache_window_sm_din;
input  [2:0] cache_window_sm_num_data_valid;
input  [2:0] cache_window_sm_fifo_cap;
input   cache_window_sm_full_n;
output   cache_window_sm_write;
output   start_out;
output   start_write;

reg ap_idle;
reg adpt_sm_read;
reg cache_window_sm_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln64_reg_408;
reg   [0:0] icmp_ln64_reg_408_pp0_iter1_reg;
reg   [0:0] cmp10_reg_424;
reg    ap_predicate_op73_read_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln64_fu_196_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    adpt_sm_blk_n;
wire    ap_block_pp0_stage0;
reg    cache_window_sm_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln64_reg_408_pp0_iter2_reg;
wire   [0:0] icmp_ln65_fu_202_p2;
reg   [0:0] icmp_ln65_reg_412;
wire   [5:0] select_ln65_fu_293_p3;
reg   [5:0] select_ln65_reg_419;
wire   [0:0] cmp10_fu_309_p2;
reg   [0:0] cmp10_reg_424_pp0_iter2_reg;
reg   [143:0] adpt_sm_read_reg_433;
reg   [4:0] wb_address0;
reg    wb_ce0;
reg    wb_we0;
wire   [143:0] wb_q0;
reg   [143:0] ap_phi_mux_vec_o_0_phi_fu_122_p4;
wire   [143:0] ap_phi_reg_pp0_iter3_vec_o_0_reg_119;
wire   [63:0] zext_ln66_fu_345_p1;
wire   [4:0] wb_addr_gep_fu_111_p3;
reg   [5:0] cit_fu_66;
wire   [5:0] add_ln66_fu_315_p2;
wire    ap_loop_init;
reg    ap_loop_init_pp0_iter1_reg;
reg   [5:0] ap_sig_allocacmp_cit_load;
reg   [4:0] cot_fu_70;
wire   [4:0] select_ln65_3_fu_301_p3;
reg   [4:0] ap_sig_allocacmp_cot_load;
reg   [10:0] indvar_flatten_fu_74;
wire   [10:0] select_ln65_4_fu_214_p3;
reg   [10:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [15:0] indvar_flatten11_fu_78;
wire   [15:0] add_ln64_fu_190_p2;
reg   [15:0] ap_sig_allocacmp_indvar_flatten11_load;
reg    ap_block_pp0_stage0_01001;
wire   [10:0] add_ln65_2_fu_208_p2;
wire   [0:0] icmp_ln66_fu_270_p2;
wire   [0:0] xor_ln64_fu_265_p2;
wire   [4:0] select_ln64_fu_258_p3;
wire   [0:0] and_ln64_fu_276_p2;
wire   [0:0] or_ln65_fu_288_p2;
wire   [4:0] cot_4_fu_282_p2;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_172;
reg    ap_condition_195;
reg    ap_condition_324;
wire    ap_ce_reg;

// power-on initialization
initial begin
//#0 start_once_reg = 1'b0;
//#0 ap_CS_fsm = 1'd1;
//#0 ap_enable_reg_pp0_iter1 = 1'b0;
//#0 ap_enable_reg_pp0_iter2 = 1'b0;
//#0 ap_enable_reg_pp0_iter3 = 1'b0;
//#0 ap_done_reg = 1'b0;
//#0 cit_fu_66 = 6'd0;
//#0 cot_fu_70 = 5'd0;
//#0 indvar_flatten_fu_74 = 11'd0;
//#0 indvar_flatten11_fu_78 = 16'd0;
end

MLP0_matmul_step1_cache_window_wb_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 144 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
wb_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(wb_address0),
    .ce0(wb_ce0),
    .we0(wb_we0),
    .d0(adpt_sm_dout),
    .q0(wb_q0)
);

MLP0_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_172)) begin
        cit_fu_66 <= add_ln66_fu_315_p2;
    end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_172)) begin
    cot_fu_70 <= select_ln65_3_fu_301_p3;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_195)) begin
    if ((icmp_ln64_fu_196_p2 == 1'd0)) begin
        indvar_flatten11_fu_78 <= add_ln64_fu_190_p2;
    end else if ((ap_loop_init == 1'b1)) begin
        indvar_flatten11_fu_78 <= 16'd0;
    end
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_195)) begin
    if ((icmp_ln64_fu_196_p2 == 1'd0)) begin
        indvar_flatten_fu_74 <= select_ln65_4_fu_214_p3;
    end else if ((ap_loop_init == 1'b1)) begin
        indvar_flatten_fu_74 <= 11'd0;
    end
end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        adpt_sm_read_reg_433 <= adpt_sm_dout;
        cmp10_reg_424_pp0_iter2_reg <= cmp10_reg_424;
        icmp_ln64_reg_408_pp0_iter2_reg <= icmp_ln64_reg_408_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_init_pp0_iter1_reg <= ap_loop_init;
        cmp10_reg_424 <= cmp10_fu_309_p2;
        icmp_ln64_reg_408 <= icmp_ln64_fu_196_p2;
        icmp_ln64_reg_408_pp0_iter1_reg <= icmp_ln64_reg_408;
        icmp_ln65_reg_412 <= icmp_ln65_fu_202_p2;
        select_ln65_reg_419 <= select_ln65_fu_293_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op73_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        adpt_sm_blk_n = adpt_sm_empty_n;
    end else begin
        adpt_sm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op73_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        adpt_sm_read = 1'b1;
    end else begin
        adpt_sm_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln64_fu_196_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln64_reg_408_pp0_iter2_reg == 1'd0)) begin
        if ((cmp10_reg_424_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_vec_o_0_phi_fu_122_p4 = wb_q0;
        end else if ((cmp10_reg_424_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_vec_o_0_phi_fu_122_p4 = adpt_sm_read_reg_433;
        end else begin
            ap_phi_mux_vec_o_0_phi_fu_122_p4 = ap_phi_reg_pp0_iter3_vec_o_0_reg_119;
        end
    end else begin
        ap_phi_mux_vec_o_0_phi_fu_122_p4 = ap_phi_reg_pp0_iter3_vec_o_0_reg_119;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init_pp0_iter1_reg == 1'b1))) begin
        ap_sig_allocacmp_cit_load = 6'd0;
    end else begin
        ap_sig_allocacmp_cit_load = cit_fu_66;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init_pp0_iter1_reg == 1'b1))) begin
        ap_sig_allocacmp_cot_load = 5'd0;
    end else begin
        ap_sig_allocacmp_cot_load = cot_fu_70;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten11_load = 16'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten11_load = indvar_flatten11_fu_78;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_74;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cache_window_sm_blk_n = cache_window_sm_full_n;
    end else begin
        cache_window_sm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cache_window_sm_write = 1'b1;
    end else begin
        cache_window_sm_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_324)) begin
        if ((cmp10_reg_424 == 1'd1)) begin
            wb_address0 = wb_addr_gep_fu_111_p3;
        end else if ((cmp10_reg_424 == 1'd0)) begin
            wb_address0 = zext_ln66_fu_345_p1;
        end else begin
            wb_address0 = 'bx;
        end
    end else begin
        wb_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp10_reg_424 == 1'd1) & (icmp_ln64_reg_408_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cmp10_reg_424 == 1'd0) & (icmp_ln64_reg_408_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        wb_ce0 = 1'b1;
    end else begin
        wb_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp10_reg_424 == 1'd1) & (icmp_ln64_reg_408_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        wb_we0 = 1'b1;
    end else begin
        wb_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln64_fu_190_p2 = (ap_sig_allocacmp_indvar_flatten11_load + 16'd1);

assign add_ln65_2_fu_208_p2 = (ap_sig_allocacmp_indvar_flatten_load + 11'd1);

assign add_ln66_fu_315_p2 = (select_ln65_fu_293_p3 + 6'd1);

assign and_ln64_fu_276_p2 = (xor_ln64_fu_265_p2 & icmp_ln66_fu_270_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op73_read_state3 == 1'b1) & (1'b0 == adpt_sm_empty_n));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = (cache_window_sm_full_n == 1'b0);
end

always @ (*) begin
    ap_condition_172 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_195 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_324 = ((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_408_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter3_vec_o_0_reg_119 = 'bx;

always @ (*) begin
    ap_predicate_op73_read_state3 = ((cmp10_reg_424 == 1'd1) & (icmp_ln64_reg_408_pp0_iter1_reg == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign cache_window_sm_din = ap_phi_mux_vec_o_0_phi_fu_122_p4;

assign cmp10_fu_309_p2 = ((select_ln65_3_fu_301_p3 == 5'd0) ? 1'b1 : 1'b0);

assign cot_4_fu_282_p2 = (select_ln64_fu_258_p3 + 5'd1);

assign icmp_ln64_fu_196_p2 = ((ap_sig_allocacmp_indvar_flatten11_load == 16'd50176) ? 1'b1 : 1'b0);

assign icmp_ln65_fu_202_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 11'd512) ? 1'b1 : 1'b0);

assign icmp_ln66_fu_270_p2 = ((ap_sig_allocacmp_cit_load == 6'd32) ? 1'b1 : 1'b0);

assign or_ln65_fu_288_p2 = (icmp_ln65_reg_412 | and_ln64_fu_276_p2);

assign select_ln64_fu_258_p3 = ((icmp_ln65_reg_412[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_cot_load);

assign select_ln65_3_fu_301_p3 = ((and_ln64_fu_276_p2[0:0] == 1'b1) ? cot_4_fu_282_p2 : select_ln64_fu_258_p3);

assign select_ln65_4_fu_214_p3 = ((icmp_ln65_fu_202_p2[0:0] == 1'b1) ? 11'd1 : add_ln65_2_fu_208_p2);

assign select_ln65_fu_293_p3 = ((or_ln65_fu_288_p2[0:0] == 1'b1) ? 6'd0 : ap_sig_allocacmp_cit_load);

assign start_out = real_start;

assign wb_addr_gep_fu_111_p3 = zext_ln66_fu_345_p1;

assign xor_ln64_fu_265_p2 = (icmp_ln65_reg_412 ^ 1'd1);

assign zext_ln66_fu_345_p1 = select_ln65_reg_419;

endmodule //MLP0_matmul_step1_cache_window
// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module MLP0_matmul_step1_cache_window_1 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        adpt_sm_dout,
        adpt_sm_num_data_valid,
        adpt_sm_fifo_cap,
        adpt_sm_empty_n,
        adpt_sm_read,
        cache_window_sm_din,
        cache_window_sm_num_data_valid,
        cache_window_sm_fifo_cap,
        cache_window_sm_full_n,
        cache_window_sm_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [71:0] adpt_sm_dout;
input  [5:0] adpt_sm_num_data_valid;
input  [5:0] adpt_sm_fifo_cap;
input   adpt_sm_empty_n;
output   adpt_sm_read;
output  [71:0] cache_window_sm_din;
input  [2:0] cache_window_sm_num_data_valid;
input  [2:0] cache_window_sm_fifo_cap;
input   cache_window_sm_full_n;
output   cache_window_sm_write;
output   start_out;
output   start_write;

reg ap_idle;
reg adpt_sm_read;
reg cache_window_sm_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln64_reg_408;
reg   [0:0] icmp_ln64_reg_408_pp0_iter1_reg;
reg   [0:0] cmp10_reg_424;
reg    ap_predicate_op73_read_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln64_fu_196_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    adpt_sm_blk_n;
wire    ap_block_pp0_stage0;
reg    cache_window_sm_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln64_reg_408_pp0_iter2_reg;
wire   [0:0] icmp_ln65_fu_202_p2;
reg   [0:0] icmp_ln65_reg_412;
wire   [4:0] select_ln65_fu_293_p3;
reg   [4:0] select_ln65_reg_419;
wire   [0:0] cmp10_fu_309_p2;
reg   [0:0] cmp10_reg_424_pp0_iter2_reg;
reg   [3:0] wb_address0;
reg    wb_ce0;
reg    wb_we0;
wire   [71:0] wb_q0;
reg   [71:0] ap_phi_mux_vec_o_0_phi_fu_122_p4;
wire   [71:0] ap_phi_reg_pp0_iter0_vec_o_0_reg_119;
reg   [71:0] ap_phi_reg_pp0_iter1_vec_o_0_reg_119;
reg   [71:0] ap_phi_reg_pp0_iter2_vec_o_0_reg_119;
reg   [71:0] ap_phi_reg_pp0_iter3_vec_o_0_reg_119;
wire   [63:0] zext_ln66_fu_345_p1;
wire   [3:0] wb_addr_gep_fu_111_p3;
reg   [4:0] cit_fu_66;
wire   [4:0] add_ln66_fu_315_p2;
wire    ap_loop_init;
reg    ap_loop_init_pp0_iter1_reg;
reg   [4:0] ap_sig_allocacmp_cit_load;
reg   [5:0] cot_fu_70;
wire   [5:0] select_ln65_1_fu_301_p3;
reg   [5:0] ap_sig_allocacmp_cot_load;
reg   [10:0] indvar_flatten_fu_74;
wire   [10:0] select_ln65_2_fu_214_p3;
reg   [10:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [15:0] indvar_flatten11_fu_78;
wire   [15:0] add_ln64_fu_190_p2;
reg   [15:0] ap_sig_allocacmp_indvar_flatten11_load;
reg    ap_block_pp0_stage0_01001;
wire   [10:0] add_ln65_1_fu_208_p2;
wire   [0:0] icmp_ln66_fu_270_p2;
wire   [0:0] xor_ln64_fu_265_p2;
wire   [5:0] select_ln64_fu_258_p3;
wire   [0:0] and_ln64_fu_276_p2;
wire   [0:0] or_ln65_fu_288_p2;
wire   [5:0] cot_2_fu_282_p2;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_151;
reg    ap_condition_147;
reg    ap_condition_324;
wire    ap_ce_reg;

// power-on initialization
initial begin
//#0 start_once_reg = 1'b0;
//#0 ap_CS_fsm = 1'd1;
//#0 ap_enable_reg_pp0_iter1 = 1'b0;
//#0 ap_enable_reg_pp0_iter2 = 1'b0;
//#0 ap_enable_reg_pp0_iter3 = 1'b0;
//#0 ap_done_reg = 1'b0;
//#0 cit_fu_66 = 5'd0;
//#0 cot_fu_70 = 6'd0;
//#0 indvar_flatten_fu_74 = 11'd0;
//#0 indvar_flatten11_fu_78 = 16'd0;
end

MLP0_matmul_step1_cache_window_1_wb_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 72 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
wb_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(wb_address0),
    .ce0(wb_ce0),
    .we0(wb_we0),
    .d0(adpt_sm_dout),
    .q0(wb_q0)
);

MLP0_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((cmp10_reg_424 == 1'd1) & (icmp_ln64_reg_408_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_vec_o_0_reg_119 <= adpt_sm_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_vec_o_0_reg_119 <= ap_phi_reg_pp0_iter2_vec_o_0_reg_119;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_151)) begin
        cit_fu_66 <= add_ln66_fu_315_p2;
    end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_151)) begin
    cot_fu_70 <= select_ln65_1_fu_301_p3;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_147)) begin
    if ((icmp_ln64_fu_196_p2 == 1'd0)) begin
        indvar_flatten11_fu_78 <= add_ln64_fu_190_p2;
    end else if ((ap_loop_init == 1'b1)) begin
        indvar_flatten11_fu_78 <= 16'd0;
    end
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_147)) begin
    if ((icmp_ln64_fu_196_p2 == 1'd0)) begin
        indvar_flatten_fu_74 <= select_ln65_2_fu_214_p3;
    end else if ((ap_loop_init == 1'b1)) begin
        indvar_flatten_fu_74 <= 11'd0;
    end
end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_init_pp0_iter1_reg <= ap_loop_init;
        cmp10_reg_424 <= cmp10_fu_309_p2;
        icmp_ln64_reg_408 <= icmp_ln64_fu_196_p2;
        icmp_ln64_reg_408_pp0_iter1_reg <= icmp_ln64_reg_408;
        icmp_ln65_reg_412 <= icmp_ln65_fu_202_p2;
        select_ln65_reg_419 <= select_ln65_fu_293_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_vec_o_0_reg_119 <= ap_phi_reg_pp0_iter0_vec_o_0_reg_119;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_vec_o_0_reg_119 <= ap_phi_reg_pp0_iter1_vec_o_0_reg_119;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        cmp10_reg_424_pp0_iter2_reg <= cmp10_reg_424;
        icmp_ln64_reg_408_pp0_iter2_reg <= icmp_ln64_reg_408_pp0_iter1_reg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op73_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        adpt_sm_blk_n = adpt_sm_empty_n;
    end else begin
        adpt_sm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op73_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        adpt_sm_read = 1'b1;
    end else begin
        adpt_sm_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln64_fu_196_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((cmp10_reg_424_pp0_iter2_reg == 1'd0) & (icmp_ln64_reg_408_pp0_iter2_reg == 1'd0))) begin
        ap_phi_mux_vec_o_0_phi_fu_122_p4 = wb_q0;
    end else begin
        ap_phi_mux_vec_o_0_phi_fu_122_p4 = ap_phi_reg_pp0_iter3_vec_o_0_reg_119;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init_pp0_iter1_reg == 1'b1))) begin
        ap_sig_allocacmp_cit_load = 5'd0;
    end else begin
        ap_sig_allocacmp_cit_load = cit_fu_66;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init_pp0_iter1_reg == 1'b1))) begin
        ap_sig_allocacmp_cot_load = 6'd0;
    end else begin
        ap_sig_allocacmp_cot_load = cot_fu_70;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten11_load = 16'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten11_load = indvar_flatten11_fu_78;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_74;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cache_window_sm_blk_n = cache_window_sm_full_n;
    end else begin
        cache_window_sm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cache_window_sm_write = 1'b1;
    end else begin
        cache_window_sm_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_324)) begin
        if ((cmp10_reg_424 == 1'd1)) begin
            wb_address0 = wb_addr_gep_fu_111_p3;
        end else if ((cmp10_reg_424 == 1'd0)) begin
            wb_address0 = zext_ln66_fu_345_p1;
        end else begin
            wb_address0 = 'bx;
        end
    end else begin
        wb_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp10_reg_424 == 1'd1) & (icmp_ln64_reg_408_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cmp10_reg_424 == 1'd0) & (icmp_ln64_reg_408_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        wb_ce0 = 1'b1;
    end else begin
        wb_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp10_reg_424 == 1'd1) & (icmp_ln64_reg_408_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        wb_we0 = 1'b1;
    end else begin
        wb_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln64_fu_190_p2 = (ap_sig_allocacmp_indvar_flatten11_load + 16'd1);

assign add_ln65_1_fu_208_p2 = (ap_sig_allocacmp_indvar_flatten_load + 11'd1);

assign add_ln66_fu_315_p2 = (select_ln65_fu_293_p3 + 5'd1);

assign and_ln64_fu_276_p2 = (xor_ln64_fu_265_p2 & icmp_ln66_fu_270_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op73_read_state3 == 1'b1) & (1'b0 == adpt_sm_empty_n));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = (cache_window_sm_full_n == 1'b0);
end

always @ (*) begin
    ap_condition_147 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_151 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_324 = ((1'b0 == ap_block_pp0_stage0) & (icmp_ln64_reg_408_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_vec_o_0_reg_119 = 'bx;

always @ (*) begin
    ap_predicate_op73_read_state3 = ((cmp10_reg_424 == 1'd1) & (icmp_ln64_reg_408_pp0_iter1_reg == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign cache_window_sm_din = ap_phi_mux_vec_o_0_phi_fu_122_p4;

assign cmp10_fu_309_p2 = ((select_ln65_1_fu_301_p3 == 6'd0) ? 1'b1 : 1'b0);

assign cot_2_fu_282_p2 = (select_ln64_fu_258_p3 + 6'd1);

assign icmp_ln64_fu_196_p2 = ((ap_sig_allocacmp_indvar_flatten11_load == 16'd50176) ? 1'b1 : 1'b0);

assign icmp_ln65_fu_202_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 11'd512) ? 1'b1 : 1'b0);

assign icmp_ln66_fu_270_p2 = ((ap_sig_allocacmp_cit_load == 5'd16) ? 1'b1 : 1'b0);

assign or_ln65_fu_288_p2 = (icmp_ln65_reg_412 | and_ln64_fu_276_p2);

assign select_ln64_fu_258_p3 = ((icmp_ln65_reg_412[0:0] == 1'b1) ? 6'd0 : ap_sig_allocacmp_cot_load);

assign select_ln65_1_fu_301_p3 = ((and_ln64_fu_276_p2[0:0] == 1'b1) ? cot_2_fu_282_p2 : select_ln64_fu_258_p3);

assign select_ln65_2_fu_214_p3 = ((icmp_ln65_fu_202_p2[0:0] == 1'b1) ? 11'd1 : add_ln65_1_fu_208_p2);

assign select_ln65_fu_293_p3 = ((or_ln65_fu_288_p2[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_cit_load);

assign start_out = real_start;

assign wb_addr_gep_fu_111_p3 = zext_ln66_fu_345_p1;

assign xor_ln64_fu_265_p2 = (icmp_ln65_reg_412 ^ 1'd1);

assign zext_ln66_fu_345_p1 = select_ln65_reg_419;

endmodule //MLP0_matmul_step1_cache_window_1
// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
`timescale 1 ns / 1 ps
module MLP0_matmul_step1_cache_window_1_wb_RAM_1P_LUTRAM_1R1W (
     
    address0, ce0,
    d0, we0, 
    q0, 
     
    reset, clk);

parameter DataWidth = 72;
parameter AddressWidth = 4;
parameter AddressRange = 16;
 
input[AddressWidth-1:0] address0;
input ce0;
input[DataWidth-1:0] d0;
input we0; 
output reg[DataWidth-1:0] q0; 

input reset;
input clk;

(* ram_style = "distributed"  *)reg [DataWidth-1:0] ram[0:AddressRange-1];


 





//read first
always @(posedge clk)  
begin 
    if (ce0) begin
        if (we0) 
            ram[address0] <= d0; 
        q0 <= ram[address0];

    end
end 
 
 

endmodule

// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
`timescale 1 ns / 1 ps
module MLP0_matmul_step1_cache_window_wb_RAM_1P_LUTRAM_1R1W (
     
    address0, ce0,
    d0, we0, 
    q0, 
     
    reset, clk);

parameter DataWidth = 144;
parameter AddressWidth = 5;
parameter AddressRange = 32;
 
input[AddressWidth-1:0] address0;
input ce0;
input[DataWidth-1:0] d0;
input we0; 
output reg[DataWidth-1:0] q0; 

input reset;
input clk;

(* ram_style = "distributed"  *)reg [DataWidth-1:0] ram[0:AddressRange-1];


 





//read first
always @(posedge clk)  
begin 
    if (ce0) begin
        if (we0) 
            ram[address0] <= d0; 
        q0 <= ram[address0];

    end
end 
 
 

endmodule

// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module MLP0_matmul_step2_mac (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        cache_window_sm_dout,
        cache_window_sm_num_data_valid,
        cache_window_sm_fifo_cap,
        cache_window_sm_empty_n,
        cache_window_sm_read,
        mac_sm_din,
        mac_sm_num_data_valid,
        mac_sm_fifo_cap,
        mac_sm_full_n,
        mac_sm_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [143:0] cache_window_sm_dout;
input  [3:0] cache_window_sm_num_data_valid;
input  [2:0] cache_window_sm_fifo_cap;
input   cache_window_sm_empty_n;
output   cache_window_sm_read;
output  [311:0] mac_sm_din;
input  [2:0] mac_sm_num_data_valid;
input  [2:0] mac_sm_fifo_cap;
input   mac_sm_full_n;
output   mac_sm_write;
output   start_out;
output   start_write;

reg ap_idle;
reg cache_window_sm_read;
reg mac_sm_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter3;
reg   [0:0] icmp_ln161_reg_23552;
reg   [0:0] icmp_ln161_reg_23552_pp0_iter5_reg;
reg    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln120_fu_2627_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [3:0] mlp_inst_m2_bias_arr_113_address0;
reg    mlp_inst_m2_bias_arr_113_ce0;
wire   [154:0] mlp_inst_m2_bias_arr_113_q0;
wire   [8:0] mlp_inst_m2_weight_arr_112_address0;
reg    mlp_inst_m2_weight_arr_112_ce0;
wire   [863:0] mlp_inst_m2_weight_arr_112_q0;
wire    cache_window_sm_blk_n;
wire    ap_block_pp0_stage0;
wire    mac_sm_blk_n;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln121_fu_2633_p2;
reg   [0:0] icmp_ln121_reg_23495;
wire   [5:0] select_ln121_fu_2724_p3;
reg   [5:0] select_ln121_reg_23502;
wire   [4:0] select_ln121_3_fu_2732_p3;
reg   [4:0] select_ln121_3_reg_23509;
reg   [4:0] select_ln121_3_reg_23509_pp0_iter2_reg;
wire   [3:0] trunc_ln121_fu_2740_p1;
reg   [3:0] trunc_ln121_reg_23514;
wire   [0:0] icmp_ln126_fu_2795_p2;
reg   [0:0] icmp_ln126_reg_23524;
reg   [0:0] icmp_ln126_reg_23524_pp0_iter3_reg;
reg   [0:0] icmp_ln126_reg_23524_pp0_iter4_reg;
wire   [0:0] icmp_ln161_fu_2804_p2;
reg   [0:0] icmp_ln161_reg_23552_pp0_iter3_reg;
reg   [0:0] icmp_ln161_reg_23552_pp0_iter4_reg;
wire  signed [5:0] mul_res_fu_2857_p2;
reg  signed [5:0] mul_res_reg_23561;
wire  signed [5:0] mul_res_576_fu_2885_p2;
reg  signed [5:0] mul_res_576_reg_23566;
reg   [2:0] tmp_347_reg_23571;
reg   [2:0] tmp_300_reg_23576;
wire  signed [5:0] mul_res_578_fu_2947_p2;
reg  signed [5:0] mul_res_578_reg_23581;
wire  signed [5:0] mul_res_579_fu_2989_p2;
reg  signed [5:0] mul_res_579_reg_23586;
reg   [2:0] tmp_350_reg_23591;
reg   [2:0] tmp_303_reg_23596;
wire  signed [5:0] mul_res_581_fu_3051_p2;
reg  signed [5:0] mul_res_581_reg_23601;
wire  signed [5:0] mul_res_582_fu_3093_p2;
reg  signed [5:0] mul_res_582_reg_23606;
wire  signed [5:0] mul_res_583_fu_3135_p2;
reg  signed [5:0] mul_res_583_reg_23611;
wire  signed [5:0] mul_res_584_fu_3177_p2;
reg  signed [5:0] mul_res_584_reg_23616;
wire  signed [5:0] mul_res_585_fu_3219_p2;
reg  signed [5:0] mul_res_585_reg_23621;
wire  signed [5:0] mul_res_586_fu_3261_p2;
reg  signed [5:0] mul_res_586_reg_23626;
wire   [5:0] zext_ln151_12_fu_3287_p1;
reg   [5:0] zext_ln151_12_reg_23631;
wire  signed [5:0] sext_ln151_12_fu_3291_p1;
reg  signed [5:0] sext_ln151_12_reg_23639;
wire  signed [5:0] mul_res_587_fu_3303_p2;
reg  signed [5:0] mul_res_587_reg_23645;
wire  signed [5:0] mul_res_588_fu_3345_p2;
reg  signed [5:0] mul_res_588_reg_23650;
wire  signed [5:0] mul_res_589_fu_3387_p2;
reg  signed [5:0] mul_res_589_reg_23655;
reg   [2:0] tmp_360_reg_23660;
reg   [2:0] tmp_313_reg_23665;
wire  signed [5:0] mul_res_591_fu_3449_p2;
reg  signed [5:0] mul_res_591_reg_23670;
wire  signed [5:0] mul_res_592_fu_3491_p2;
reg  signed [5:0] mul_res_592_reg_23675;
wire   [5:0] zext_ln151_18_fu_3517_p1;
reg   [5:0] zext_ln151_18_reg_23680;
wire  signed [5:0] sext_ln151_18_fu_3521_p1;
reg  signed [5:0] sext_ln151_18_reg_23688;
wire  signed [5:0] mul_res_593_fu_3533_p2;
reg  signed [5:0] mul_res_593_reg_23694;
wire  signed [5:0] mul_res_594_fu_3575_p2;
reg  signed [5:0] mul_res_594_reg_23699;
reg   [2:0] tmp_365_reg_23704;
reg   [2:0] tmp_318_reg_23709;
reg   [2:0] tmp_366_reg_23714;
reg   [2:0] tmp_319_reg_23719;
reg   [2:0] tmp_367_reg_23724;
reg   [2:0] tmp_320_reg_23729;
wire  signed [5:0] mul_res_598_fu_3677_p2;
reg  signed [5:0] mul_res_598_reg_23734;
wire  signed [5:0] mul_res_599_fu_3705_p2;
reg  signed [5:0] mul_res_599_reg_23739;
wire  signed [5:0] mul_res_600_fu_3733_p2;
reg  signed [5:0] mul_res_600_reg_23744;
reg   [2:0] tmp_371_reg_23749;
wire  signed [5:0] mul_res_602_fu_3771_p2;
reg  signed [5:0] mul_res_602_reg_23754;
wire  signed [5:0] mul_res_603_fu_3799_p2;
reg  signed [5:0] mul_res_603_reg_23759;
reg   [2:0] tmp_374_reg_23764;
wire  signed [5:0] mul_res_605_fu_3837_p2;
reg  signed [5:0] mul_res_605_reg_23769;
wire  signed [5:0] mul_res_606_fu_3865_p2;
reg  signed [5:0] mul_res_606_reg_23774;
wire  signed [5:0] mul_res_607_fu_3893_p2;
reg  signed [5:0] mul_res_607_reg_23779;
wire  signed [5:0] mul_res_608_fu_3921_p2;
reg  signed [5:0] mul_res_608_reg_23784;
wire  signed [5:0] mul_res_609_fu_3949_p2;
reg  signed [5:0] mul_res_609_reg_23789;
wire  signed [5:0] mul_res_610_fu_3977_p2;
reg  signed [5:0] mul_res_610_reg_23794;
wire  signed [5:0] sext_ln151_36_fu_3993_p1;
reg  signed [5:0] sext_ln151_36_reg_23799;
wire  signed [5:0] mul_res_611_fu_4005_p2;
reg  signed [5:0] mul_res_611_reg_23805;
wire  signed [5:0] mul_res_612_fu_4033_p2;
reg  signed [5:0] mul_res_612_reg_23810;
wire  signed [5:0] mul_res_613_fu_4061_p2;
reg  signed [5:0] mul_res_613_reg_23815;
reg   [2:0] tmp_384_reg_23820;
wire  signed [5:0] mul_res_615_fu_4099_p2;
reg  signed [5:0] mul_res_615_reg_23825;
wire  signed [5:0] mul_res_616_fu_4127_p2;
reg  signed [5:0] mul_res_616_reg_23830;
wire  signed [5:0] sext_ln151_42_fu_4143_p1;
reg  signed [5:0] sext_ln151_42_reg_23835;
wire  signed [5:0] mul_res_617_fu_4155_p2;
reg  signed [5:0] mul_res_617_reg_23841;
wire  signed [5:0] mul_res_618_fu_4183_p2;
reg  signed [5:0] mul_res_618_reg_23846;
reg   [2:0] tmp_389_reg_23851;
reg   [2:0] tmp_390_reg_23856;
reg   [2:0] tmp_391_reg_23861;
wire  signed [5:0] mul_res_622_fu_4241_p2;
reg  signed [5:0] mul_res_622_reg_23866;
wire  signed [5:0] mul_res_623_fu_4269_p2;
reg  signed [5:0] mul_res_623_reg_23871;
wire  signed [5:0] mul_res_624_fu_4297_p2;
reg  signed [5:0] mul_res_624_reg_23876;
reg   [2:0] tmp_395_reg_23881;
wire  signed [5:0] mul_res_626_fu_4335_p2;
reg  signed [5:0] mul_res_626_reg_23886;
wire  signed [5:0] mul_res_627_fu_4363_p2;
reg  signed [5:0] mul_res_627_reg_23891;
reg   [2:0] tmp_398_reg_23896;
wire  signed [5:0] mul_res_629_fu_4401_p2;
reg  signed [5:0] mul_res_629_reg_23901;
wire  signed [5:0] mul_res_630_fu_4429_p2;
reg  signed [5:0] mul_res_630_reg_23906;
wire  signed [5:0] mul_res_631_fu_4457_p2;
reg  signed [5:0] mul_res_631_reg_23911;
wire  signed [5:0] mul_res_632_fu_4485_p2;
reg  signed [5:0] mul_res_632_reg_23916;
wire  signed [5:0] mul_res_633_fu_4513_p2;
reg  signed [5:0] mul_res_633_reg_23921;
wire  signed [5:0] mul_res_634_fu_4541_p2;
reg  signed [5:0] mul_res_634_reg_23926;
wire  signed [5:0] sext_ln151_60_fu_4557_p1;
reg  signed [5:0] sext_ln151_60_reg_23931;
wire  signed [5:0] mul_res_635_fu_4569_p2;
reg  signed [5:0] mul_res_635_reg_23937;
wire  signed [5:0] mul_res_636_fu_4597_p2;
reg  signed [5:0] mul_res_636_reg_23942;
wire  signed [5:0] mul_res_637_fu_4625_p2;
reg  signed [5:0] mul_res_637_reg_23947;
reg   [2:0] tmp_408_reg_23952;
wire  signed [5:0] mul_res_639_fu_4663_p2;
reg  signed [5:0] mul_res_639_reg_23957;
wire  signed [5:0] mul_res_640_fu_4691_p2;
reg  signed [5:0] mul_res_640_reg_23962;
wire  signed [5:0] sext_ln151_66_fu_4707_p1;
reg  signed [5:0] sext_ln151_66_reg_23967;
wire  signed [5:0] mul_res_641_fu_4719_p2;
reg  signed [5:0] mul_res_641_reg_23973;
wire  signed [5:0] mul_res_642_fu_4747_p2;
reg  signed [5:0] mul_res_642_reg_23978;
reg   [2:0] tmp_413_reg_23983;
reg   [2:0] tmp_414_reg_23988;
reg   [2:0] tmp_415_reg_23993;
wire  signed [5:0] mul_res_646_fu_4805_p2;
reg  signed [5:0] mul_res_646_reg_23998;
wire  signed [5:0] mul_res_647_fu_4833_p2;
reg  signed [5:0] mul_res_647_reg_24003;
wire  signed [5:0] mul_res_648_fu_4861_p2;
reg  signed [5:0] mul_res_648_reg_24008;
reg   [2:0] tmp_419_reg_24013;
wire  signed [5:0] mul_res_650_fu_4899_p2;
reg  signed [5:0] mul_res_650_reg_24018;
wire  signed [5:0] mul_res_651_fu_4927_p2;
reg  signed [5:0] mul_res_651_reg_24023;
reg   [2:0] tmp_422_reg_24028;
wire  signed [5:0] mul_res_653_fu_4965_p2;
reg  signed [5:0] mul_res_653_reg_24033;
wire  signed [5:0] mul_res_654_fu_4993_p2;
reg  signed [5:0] mul_res_654_reg_24038;
wire  signed [5:0] mul_res_655_fu_5021_p2;
reg  signed [5:0] mul_res_655_reg_24043;
wire  signed [5:0] mul_res_656_fu_5049_p2;
reg  signed [5:0] mul_res_656_reg_24048;
wire  signed [5:0] mul_res_657_fu_5077_p2;
reg  signed [5:0] mul_res_657_reg_24053;
wire  signed [5:0] mul_res_658_fu_5105_p2;
reg  signed [5:0] mul_res_658_reg_24058;
wire  signed [5:0] sext_ln151_84_fu_5121_p1;
reg  signed [5:0] sext_ln151_84_reg_24063;
wire  signed [5:0] mul_res_659_fu_5133_p2;
reg  signed [5:0] mul_res_659_reg_24069;
wire  signed [5:0] mul_res_660_fu_5161_p2;
reg  signed [5:0] mul_res_660_reg_24074;
wire  signed [5:0] mul_res_661_fu_5189_p2;
reg  signed [5:0] mul_res_661_reg_24079;
reg   [2:0] tmp_432_reg_24084;
wire  signed [5:0] mul_res_663_fu_5227_p2;
reg  signed [5:0] mul_res_663_reg_24089;
wire  signed [5:0] mul_res_664_fu_5255_p2;
reg  signed [5:0] mul_res_664_reg_24094;
wire  signed [5:0] sext_ln151_90_fu_5271_p1;
reg  signed [5:0] sext_ln151_90_reg_24099;
wire  signed [5:0] mul_res_665_fu_5283_p2;
reg  signed [5:0] mul_res_665_reg_24105;
wire  signed [5:0] mul_res_666_fu_5311_p2;
reg  signed [5:0] mul_res_666_reg_24110;
reg   [2:0] tmp_437_reg_24115;
reg   [2:0] tmp_438_reg_24120;
reg   [2:0] tmp_439_reg_24125;
wire  signed [5:0] mul_res_670_fu_5369_p2;
reg  signed [5:0] mul_res_670_reg_24130;
wire  signed [5:0] mul_res_671_fu_5397_p2;
reg  signed [5:0] mul_res_671_reg_24135;
wire  signed [5:0] mul_res_672_fu_5425_p2;
reg  signed [5:0] mul_res_672_reg_24140;
reg   [2:0] tmp_443_reg_24145;
wire  signed [5:0] mul_res_674_fu_5463_p2;
reg  signed [5:0] mul_res_674_reg_24150;
wire  signed [5:0] mul_res_675_fu_5491_p2;
reg  signed [5:0] mul_res_675_reg_24155;
reg   [2:0] tmp_446_reg_24160;
wire  signed [5:0] mul_res_677_fu_5529_p2;
reg  signed [5:0] mul_res_677_reg_24165;
wire  signed [5:0] mul_res_678_fu_5557_p2;
reg  signed [5:0] mul_res_678_reg_24170;
wire  signed [5:0] mul_res_679_fu_5585_p2;
reg  signed [5:0] mul_res_679_reg_24175;
wire  signed [5:0] mul_res_680_fu_5613_p2;
reg  signed [5:0] mul_res_680_reg_24180;
wire  signed [5:0] mul_res_681_fu_5641_p2;
reg  signed [5:0] mul_res_681_reg_24185;
wire  signed [5:0] mul_res_682_fu_5669_p2;
reg  signed [5:0] mul_res_682_reg_24190;
wire  signed [5:0] sext_ln151_108_fu_5685_p1;
reg  signed [5:0] sext_ln151_108_reg_24195;
wire  signed [5:0] mul_res_683_fu_5697_p2;
reg  signed [5:0] mul_res_683_reg_24201;
wire  signed [5:0] mul_res_684_fu_5725_p2;
reg  signed [5:0] mul_res_684_reg_24206;
wire  signed [5:0] mul_res_685_fu_5753_p2;
reg  signed [5:0] mul_res_685_reg_24211;
reg   [2:0] tmp_456_reg_24216;
wire  signed [5:0] mul_res_687_fu_5791_p2;
reg  signed [5:0] mul_res_687_reg_24221;
wire  signed [5:0] mul_res_688_fu_5819_p2;
reg  signed [5:0] mul_res_688_reg_24226;
wire  signed [5:0] sext_ln151_114_fu_5835_p1;
reg  signed [5:0] sext_ln151_114_reg_24231;
wire  signed [5:0] mul_res_689_fu_5847_p2;
reg  signed [5:0] mul_res_689_reg_24237;
wire  signed [5:0] mul_res_690_fu_5875_p2;
reg  signed [5:0] mul_res_690_reg_24242;
reg   [2:0] tmp_461_reg_24247;
reg   [2:0] tmp_462_reg_24252;
reg   [2:0] tmp_463_reg_24257;
wire  signed [5:0] mul_res_694_fu_5933_p2;
reg  signed [5:0] mul_res_694_reg_24262;
wire  signed [5:0] mul_res_695_fu_5961_p2;
reg  signed [5:0] mul_res_695_reg_24267;
wire  signed [5:0] mul_res_696_fu_5989_p2;
reg  signed [5:0] mul_res_696_reg_24272;
reg   [2:0] tmp_467_reg_24277;
wire  signed [5:0] mul_res_698_fu_6027_p2;
reg  signed [5:0] mul_res_698_reg_24282;
wire  signed [5:0] mul_res_699_fu_6055_p2;
reg  signed [5:0] mul_res_699_reg_24287;
reg   [2:0] tmp_470_reg_24292;
wire  signed [5:0] mul_res_701_fu_6093_p2;
reg  signed [5:0] mul_res_701_reg_24297;
wire  signed [5:0] mul_res_702_fu_6121_p2;
reg  signed [5:0] mul_res_702_reg_24302;
wire  signed [5:0] mul_res_703_fu_6149_p2;
reg  signed [5:0] mul_res_703_reg_24307;
wire  signed [5:0] mul_res_704_fu_6177_p2;
reg  signed [5:0] mul_res_704_reg_24312;
wire  signed [5:0] mul_res_705_fu_6205_p2;
reg  signed [5:0] mul_res_705_reg_24317;
wire  signed [5:0] mul_res_706_fu_6233_p2;
reg  signed [5:0] mul_res_706_reg_24322;
wire  signed [5:0] sext_ln151_132_fu_6249_p1;
reg  signed [5:0] sext_ln151_132_reg_24327;
wire  signed [5:0] mul_res_707_fu_6261_p2;
reg  signed [5:0] mul_res_707_reg_24333;
wire  signed [5:0] mul_res_708_fu_6289_p2;
reg  signed [5:0] mul_res_708_reg_24338;
wire  signed [5:0] mul_res_709_fu_6317_p2;
reg  signed [5:0] mul_res_709_reg_24343;
reg   [2:0] tmp_480_reg_24348;
wire  signed [5:0] mul_res_711_fu_6355_p2;
reg  signed [5:0] mul_res_711_reg_24353;
wire  signed [5:0] mul_res_712_fu_6383_p2;
reg  signed [5:0] mul_res_712_reg_24358;
wire  signed [5:0] sext_ln151_138_fu_6399_p1;
reg  signed [5:0] sext_ln151_138_reg_24363;
wire  signed [5:0] mul_res_713_fu_6411_p2;
reg  signed [5:0] mul_res_713_reg_24369;
wire  signed [5:0] mul_res_714_fu_6439_p2;
reg  signed [5:0] mul_res_714_reg_24374;
reg   [2:0] tmp_485_reg_24379;
reg   [2:0] tmp_486_reg_24384;
reg   [2:0] tmp_487_reg_24389;
wire  signed [5:0] mul_res_718_fu_6497_p2;
reg  signed [5:0] mul_res_718_reg_24394;
wire  signed [5:0] mul_res_719_fu_6525_p2;
reg  signed [5:0] mul_res_719_reg_24399;
wire  signed [5:0] mul_res_720_fu_6553_p2;
reg  signed [5:0] mul_res_720_reg_24404;
reg   [2:0] tmp_491_reg_24409;
wire  signed [5:0] mul_res_722_fu_6591_p2;
reg  signed [5:0] mul_res_722_reg_24414;
wire  signed [5:0] mul_res_723_fu_6619_p2;
reg  signed [5:0] mul_res_723_reg_24419;
reg   [2:0] tmp_494_reg_24424;
wire  signed [5:0] mul_res_725_fu_6657_p2;
reg  signed [5:0] mul_res_725_reg_24429;
wire  signed [5:0] mul_res_726_fu_6685_p2;
reg  signed [5:0] mul_res_726_reg_24434;
wire  signed [5:0] mul_res_727_fu_6713_p2;
reg  signed [5:0] mul_res_727_reg_24439;
wire  signed [5:0] mul_res_728_fu_6741_p2;
reg  signed [5:0] mul_res_728_reg_24444;
wire  signed [5:0] mul_res_729_fu_6769_p2;
reg  signed [5:0] mul_res_729_reg_24449;
wire  signed [5:0] mul_res_730_fu_6797_p2;
reg  signed [5:0] mul_res_730_reg_24454;
wire  signed [5:0] sext_ln151_156_fu_6813_p1;
reg  signed [5:0] sext_ln151_156_reg_24459;
wire  signed [5:0] mul_res_731_fu_6825_p2;
reg  signed [5:0] mul_res_731_reg_24465;
wire  signed [5:0] mul_res_732_fu_6853_p2;
reg  signed [5:0] mul_res_732_reg_24470;
wire  signed [5:0] mul_res_733_fu_6881_p2;
reg  signed [5:0] mul_res_733_reg_24475;
reg   [2:0] tmp_504_reg_24480;
wire  signed [5:0] mul_res_735_fu_6919_p2;
reg  signed [5:0] mul_res_735_reg_24485;
wire  signed [5:0] mul_res_736_fu_6947_p2;
reg  signed [5:0] mul_res_736_reg_24490;
wire  signed [5:0] sext_ln151_162_fu_6963_p1;
reg  signed [5:0] sext_ln151_162_reg_24495;
wire  signed [5:0] mul_res_737_fu_6975_p2;
reg  signed [5:0] mul_res_737_reg_24501;
wire  signed [5:0] mul_res_738_fu_7003_p2;
reg  signed [5:0] mul_res_738_reg_24506;
reg   [2:0] tmp_509_reg_24511;
reg   [2:0] tmp_510_reg_24516;
reg   [2:0] tmp_511_reg_24521;
wire  signed [5:0] mul_res_742_fu_7061_p2;
reg  signed [5:0] mul_res_742_reg_24526;
wire  signed [5:0] mul_res_743_fu_7089_p2;
reg  signed [5:0] mul_res_743_reg_24531;
wire  signed [5:0] mul_res_744_fu_7117_p2;
reg  signed [5:0] mul_res_744_reg_24536;
reg   [2:0] tmp_515_reg_24541;
wire  signed [5:0] mul_res_746_fu_7155_p2;
reg  signed [5:0] mul_res_746_reg_24546;
wire  signed [5:0] mul_res_747_fu_7183_p2;
reg  signed [5:0] mul_res_747_reg_24551;
reg   [2:0] tmp_518_reg_24556;
wire  signed [5:0] mul_res_749_fu_7221_p2;
reg  signed [5:0] mul_res_749_reg_24561;
wire  signed [5:0] mul_res_750_fu_7249_p2;
reg  signed [5:0] mul_res_750_reg_24566;
wire  signed [5:0] mul_res_751_fu_7277_p2;
reg  signed [5:0] mul_res_751_reg_24571;
wire  signed [5:0] mul_res_752_fu_7305_p2;
reg  signed [5:0] mul_res_752_reg_24576;
wire  signed [5:0] mul_res_753_fu_7333_p2;
reg  signed [5:0] mul_res_753_reg_24581;
wire  signed [5:0] mul_res_754_fu_7361_p2;
reg  signed [5:0] mul_res_754_reg_24586;
wire  signed [5:0] sext_ln151_180_fu_7377_p1;
reg  signed [5:0] sext_ln151_180_reg_24591;
wire  signed [5:0] mul_res_755_fu_7389_p2;
reg  signed [5:0] mul_res_755_reg_24597;
wire  signed [5:0] mul_res_756_fu_7417_p2;
reg  signed [5:0] mul_res_756_reg_24602;
wire  signed [5:0] mul_res_757_fu_7445_p2;
reg  signed [5:0] mul_res_757_reg_24607;
reg   [2:0] tmp_528_reg_24612;
wire  signed [5:0] mul_res_759_fu_7483_p2;
reg  signed [5:0] mul_res_759_reg_24617;
wire  signed [5:0] mul_res_760_fu_7511_p2;
reg  signed [5:0] mul_res_760_reg_24622;
wire  signed [5:0] sext_ln151_186_fu_7527_p1;
reg  signed [5:0] sext_ln151_186_reg_24627;
wire  signed [5:0] mul_res_761_fu_7539_p2;
reg  signed [5:0] mul_res_761_reg_24633;
wire  signed [5:0] mul_res_762_fu_7567_p2;
reg  signed [5:0] mul_res_762_reg_24638;
reg   [2:0] tmp_533_reg_24643;
reg   [2:0] tmp_534_reg_24648;
reg   [2:0] tmp_535_reg_24653;
wire  signed [5:0] mul_res_766_fu_7625_p2;
reg  signed [5:0] mul_res_766_reg_24658;
wire  signed [5:0] mul_res_767_fu_7653_p2;
reg  signed [5:0] mul_res_767_reg_24663;
wire  signed [5:0] mul_res_768_fu_7681_p2;
reg  signed [5:0] mul_res_768_reg_24668;
reg   [2:0] tmp_539_reg_24673;
wire  signed [5:0] mul_res_770_fu_7719_p2;
reg  signed [5:0] mul_res_770_reg_24678;
wire  signed [5:0] mul_res_771_fu_7747_p2;
reg  signed [5:0] mul_res_771_reg_24683;
reg   [2:0] tmp_542_reg_24688;
wire  signed [5:0] mul_res_773_fu_7785_p2;
reg  signed [5:0] mul_res_773_reg_24693;
wire  signed [5:0] mul_res_774_fu_7813_p2;
reg  signed [5:0] mul_res_774_reg_24698;
wire  signed [5:0] mul_res_775_fu_7841_p2;
reg  signed [5:0] mul_res_775_reg_24703;
wire  signed [5:0] mul_res_776_fu_7869_p2;
reg  signed [5:0] mul_res_776_reg_24708;
wire  signed [5:0] mul_res_777_fu_7897_p2;
reg  signed [5:0] mul_res_777_reg_24713;
wire  signed [5:0] mul_res_778_fu_7925_p2;
reg  signed [5:0] mul_res_778_reg_24718;
wire  signed [5:0] sext_ln151_204_fu_7941_p1;
reg  signed [5:0] sext_ln151_204_reg_24723;
wire  signed [5:0] mul_res_779_fu_7953_p2;
reg  signed [5:0] mul_res_779_reg_24729;
wire  signed [5:0] mul_res_780_fu_7981_p2;
reg  signed [5:0] mul_res_780_reg_24734;
wire  signed [5:0] mul_res_781_fu_8009_p2;
reg  signed [5:0] mul_res_781_reg_24739;
reg   [2:0] tmp_552_reg_24744;
wire  signed [5:0] mul_res_783_fu_8047_p2;
reg  signed [5:0] mul_res_783_reg_24749;
wire  signed [5:0] mul_res_784_fu_8075_p2;
reg  signed [5:0] mul_res_784_reg_24754;
wire  signed [5:0] sext_ln151_210_fu_8091_p1;
reg  signed [5:0] sext_ln151_210_reg_24759;
wire  signed [5:0] mul_res_785_fu_8103_p2;
reg  signed [5:0] mul_res_785_reg_24765;
wire  signed [5:0] mul_res_786_fu_8131_p2;
reg  signed [5:0] mul_res_786_reg_24770;
reg   [2:0] tmp_557_reg_24775;
reg   [2:0] tmp_558_reg_24780;
reg   [2:0] tmp_559_reg_24785;
wire  signed [5:0] mul_res_790_fu_8189_p2;
reg  signed [5:0] mul_res_790_reg_24790;
wire  signed [5:0] mul_res_791_fu_8217_p2;
reg  signed [5:0] mul_res_791_reg_24795;
wire  signed [5:0] mul_res_792_fu_8245_p2;
reg  signed [5:0] mul_res_792_reg_24800;
reg   [2:0] tmp_563_reg_24805;
wire  signed [5:0] mul_res_794_fu_8283_p2;
reg  signed [5:0] mul_res_794_reg_24810;
wire  signed [5:0] mul_res_795_fu_8311_p2;
reg  signed [5:0] mul_res_795_reg_24815;
reg   [2:0] tmp_566_reg_24820;
wire  signed [5:0] mul_res_797_fu_8349_p2;
reg  signed [5:0] mul_res_797_reg_24825;
wire  signed [5:0] mul_res_798_fu_8377_p2;
reg  signed [5:0] mul_res_798_reg_24830;
wire  signed [5:0] mul_res_799_fu_8405_p2;
reg  signed [5:0] mul_res_799_reg_24835;
wire  signed [5:0] mul_res_800_fu_8433_p2;
reg  signed [5:0] mul_res_800_reg_24840;
wire  signed [5:0] mul_res_801_fu_8461_p2;
reg  signed [5:0] mul_res_801_reg_24845;
wire  signed [5:0] mul_res_802_fu_8489_p2;
reg  signed [5:0] mul_res_802_reg_24850;
wire  signed [5:0] sext_ln151_228_fu_8505_p1;
reg  signed [5:0] sext_ln151_228_reg_24855;
wire  signed [5:0] mul_res_803_fu_8517_p2;
reg  signed [5:0] mul_res_803_reg_24861;
wire  signed [5:0] mul_res_804_fu_8545_p2;
reg  signed [5:0] mul_res_804_reg_24866;
wire  signed [5:0] mul_res_805_fu_8573_p2;
reg  signed [5:0] mul_res_805_reg_24871;
reg   [2:0] tmp_576_reg_24876;
wire  signed [5:0] mul_res_807_fu_8611_p2;
reg  signed [5:0] mul_res_807_reg_24881;
wire  signed [5:0] mul_res_808_fu_8639_p2;
reg  signed [5:0] mul_res_808_reg_24886;
wire  signed [5:0] sext_ln151_234_fu_8655_p1;
reg  signed [5:0] sext_ln151_234_reg_24891;
wire  signed [5:0] mul_res_809_fu_8667_p2;
reg  signed [5:0] mul_res_809_reg_24897;
wire  signed [5:0] mul_res_810_fu_8695_p2;
reg  signed [5:0] mul_res_810_reg_24902;
reg   [2:0] tmp_581_reg_24907;
reg   [2:0] tmp_582_reg_24912;
reg   [2:0] tmp_583_reg_24917;
wire  signed [5:0] mul_res_814_fu_8753_p2;
reg  signed [5:0] mul_res_814_reg_24922;
wire  signed [5:0] mul_res_815_fu_8781_p2;
reg  signed [5:0] mul_res_815_reg_24927;
wire  signed [5:0] mul_res_816_fu_8809_p2;
reg  signed [5:0] mul_res_816_reg_24932;
reg   [2:0] tmp_587_reg_24937;
wire  signed [5:0] mul_res_818_fu_8847_p2;
reg  signed [5:0] mul_res_818_reg_24942;
wire  signed [5:0] mul_res_819_fu_8875_p2;
reg  signed [5:0] mul_res_819_reg_24947;
reg   [2:0] tmp_590_reg_24952;
wire  signed [5:0] mul_res_821_fu_8913_p2;
reg  signed [5:0] mul_res_821_reg_24957;
wire  signed [5:0] mul_res_822_fu_8941_p2;
reg  signed [5:0] mul_res_822_reg_24962;
wire  signed [5:0] mul_res_823_fu_8969_p2;
reg  signed [5:0] mul_res_823_reg_24967;
wire  signed [5:0] mul_res_824_fu_8997_p2;
reg  signed [5:0] mul_res_824_reg_24972;
wire  signed [5:0] mul_res_825_fu_9025_p2;
reg  signed [5:0] mul_res_825_reg_24977;
wire  signed [5:0] mul_res_826_fu_9053_p2;
reg  signed [5:0] mul_res_826_reg_24982;
reg   [2:0] tmp_597_reg_24987;
wire  signed [5:0] mul_res_828_fu_9091_p2;
reg  signed [5:0] mul_res_828_reg_24992;
wire  signed [5:0] mul_res_829_fu_9119_p2;
reg  signed [5:0] mul_res_829_reg_24997;
reg   [2:0] tmp_600_reg_25002;
wire  signed [5:0] mul_res_831_fu_9157_p2;
reg  signed [5:0] mul_res_831_reg_25007;
wire  signed [5:0] mul_res_832_fu_9185_p2;
reg  signed [5:0] mul_res_832_reg_25012;
reg   [2:0] tmp_603_reg_25017;
wire  signed [5:0] mul_res_834_fu_9223_p2;
reg  signed [5:0] mul_res_834_reg_25022;
reg   [2:0] tmp_605_reg_25027;
reg   [2:0] tmp_606_reg_25032;
reg   [2:0] tmp_607_reg_25037;
wire  signed [5:0] mul_res_838_fu_9281_p2;
reg  signed [5:0] mul_res_838_reg_25042;
wire  signed [5:0] mul_res_839_fu_9309_p2;
reg  signed [5:0] mul_res_839_reg_25047;
wire  signed [5:0] mul_res_840_fu_9337_p2;
reg  signed [5:0] mul_res_840_reg_25052;
reg   [2:0] tmp_611_reg_25057;
wire  signed [5:0] mul_res_842_fu_9375_p2;
reg  signed [5:0] mul_res_842_reg_25062;
wire  signed [5:0] mul_res_843_fu_9403_p2;
reg  signed [5:0] mul_res_843_reg_25067;
reg   [2:0] tmp_614_reg_25072;
wire  signed [5:0] mul_res_845_fu_9441_p2;
reg  signed [5:0] mul_res_845_reg_25077;
wire  signed [5:0] mul_res_846_fu_9469_p2;
reg  signed [5:0] mul_res_846_reg_25082;
wire  signed [5:0] mul_res_847_fu_9497_p2;
reg  signed [5:0] mul_res_847_reg_25087;
wire  signed [5:0] mul_res_848_fu_9525_p2;
reg  signed [5:0] mul_res_848_reg_25092;
wire  signed [5:0] mul_res_849_fu_9553_p2;
reg  signed [5:0] mul_res_849_reg_25097;
wire  signed [5:0] mul_res_850_fu_9581_p2;
reg  signed [5:0] mul_res_850_reg_25102;
reg   [2:0] tmp_621_reg_25107;
wire  signed [5:0] mul_res_852_fu_9619_p2;
reg  signed [5:0] mul_res_852_reg_25112;
wire  signed [5:0] mul_res_853_fu_9647_p2;
reg  signed [5:0] mul_res_853_reg_25117;
reg   [2:0] tmp_624_reg_25122;
wire  signed [5:0] mul_res_855_fu_9685_p2;
reg  signed [5:0] mul_res_855_reg_25127;
wire  signed [5:0] mul_res_856_fu_9713_p2;
reg  signed [5:0] mul_res_856_reg_25132;
reg   [2:0] tmp_627_reg_25137;
wire  signed [5:0] mul_res_858_fu_9751_p2;
reg  signed [5:0] mul_res_858_reg_25142;
reg   [2:0] tmp_629_reg_25147;
reg   [2:0] tmp_630_reg_25152;
reg   [2:0] tmp_631_reg_25157;
wire  signed [5:0] mul_res_862_fu_9809_p2;
reg  signed [5:0] mul_res_862_reg_25162;
wire  signed [5:0] mul_res_863_fu_9837_p2;
reg  signed [5:0] mul_res_863_reg_25167;
wire  signed [5:0] mul_res_864_fu_9865_p2;
reg  signed [5:0] mul_res_864_reg_25172;
reg   [2:0] tmp_324_reg_25177;
wire  signed [5:0] mul_res_866_fu_9903_p2;
reg  signed [5:0] mul_res_866_reg_25182;
wire  signed [5:0] mul_res_867_fu_9931_p2;
reg  signed [5:0] mul_res_867_reg_25187;
reg   [2:0] tmp_327_reg_25192;
wire  signed [5:0] mul_res_869_fu_9969_p2;
reg  signed [5:0] mul_res_869_reg_25197;
wire  signed [5:0] mul_res_870_fu_9997_p2;
reg  signed [5:0] mul_res_870_reg_25202;
wire  signed [5:0] mul_res_871_fu_10025_p2;
reg  signed [5:0] mul_res_871_reg_25207;
wire  signed [5:0] mul_res_872_fu_10053_p2;
reg  signed [5:0] mul_res_872_reg_25212;
wire  signed [5:0] mul_res_873_fu_10081_p2;
reg  signed [5:0] mul_res_873_reg_25217;
wire  signed [5:0] mul_res_874_fu_10109_p2;
reg  signed [5:0] mul_res_874_reg_25222;
reg   [2:0] tmp_334_reg_25227;
wire  signed [5:0] mul_res_876_fu_10147_p2;
reg  signed [5:0] mul_res_876_reg_25232;
wire  signed [5:0] mul_res_877_fu_10175_p2;
reg  signed [5:0] mul_res_877_reg_25237;
reg   [2:0] tmp_337_reg_25242;
wire  signed [5:0] mul_res_879_fu_10213_p2;
reg  signed [5:0] mul_res_879_reg_25247;
wire  signed [5:0] mul_res_880_fu_10241_p2;
reg  signed [5:0] mul_res_880_reg_25252;
reg   [2:0] tmp_340_reg_25257;
wire  signed [5:0] mul_res_882_fu_10279_p2;
reg  signed [5:0] mul_res_882_reg_25262;
reg   [2:0] tmp_342_reg_25267;
reg   [2:0] tmp_343_reg_25272;
reg   [2:0] tmp_344_reg_25277;
wire  signed [5:0] mul_res_886_fu_10337_p2;
reg  signed [5:0] mul_res_886_reg_25282;
wire  signed [5:0] mul_res_887_fu_10351_p2;
reg  signed [5:0] mul_res_887_reg_25287;
wire  signed [5:0] mul_res_888_fu_10365_p2;
reg  signed [5:0] mul_res_888_reg_25292;
wire  signed [5:0] mul_res_890_fu_10379_p2;
reg  signed [5:0] mul_res_890_reg_25297;
wire  signed [5:0] mul_res_891_fu_10393_p2;
reg  signed [5:0] mul_res_891_reg_25302;
wire  signed [5:0] mul_res_893_fu_10407_p2;
reg  signed [5:0] mul_res_893_reg_25307;
wire  signed [5:0] mul_res_894_fu_10421_p2;
reg  signed [5:0] mul_res_894_reg_25312;
wire  signed [5:0] mul_res_895_fu_10435_p2;
reg  signed [5:0] mul_res_895_reg_25317;
wire  signed [5:0] mul_res_896_fu_10449_p2;
reg  signed [5:0] mul_res_896_reg_25322;
wire  signed [5:0] mul_res_897_fu_10463_p2;
reg  signed [5:0] mul_res_897_reg_25327;
wire  signed [5:0] mul_res_898_fu_10477_p2;
reg  signed [5:0] mul_res_898_reg_25332;
wire  signed [5:0] mul_res_900_fu_10491_p2;
reg  signed [5:0] mul_res_900_reg_25337;
wire  signed [5:0] mul_res_901_fu_10505_p2;
reg  signed [5:0] mul_res_901_reg_25342;
wire  signed [5:0] mul_res_903_fu_10519_p2;
reg  signed [5:0] mul_res_903_reg_25347;
wire  signed [5:0] mul_res_904_fu_10533_p2;
reg  signed [5:0] mul_res_904_reg_25352;
wire  signed [5:0] mul_res_906_fu_10547_p2;
reg  signed [5:0] mul_res_906_reg_25357;
wire  signed [5:0] mul_res_910_fu_10561_p2;
reg  signed [5:0] mul_res_910_reg_25362;
wire  signed [5:0] mul_res_911_fu_10575_p2;
reg  signed [5:0] mul_res_911_reg_25367;
wire  signed [5:0] mul_res_912_fu_10589_p2;
reg  signed [5:0] mul_res_912_reg_25372;
wire  signed [5:0] mul_res_914_fu_10603_p2;
reg  signed [5:0] mul_res_914_reg_25377;
wire  signed [5:0] mul_res_915_fu_10617_p2;
reg  signed [5:0] mul_res_915_reg_25382;
wire  signed [5:0] mul_res_917_fu_10631_p2;
reg  signed [5:0] mul_res_917_reg_25387;
wire  signed [5:0] mul_res_918_fu_10645_p2;
reg  signed [5:0] mul_res_918_reg_25392;
wire  signed [5:0] mul_res_919_fu_10659_p2;
reg  signed [5:0] mul_res_919_reg_25397;
wire  signed [5:0] mul_res_920_fu_10673_p2;
reg  signed [5:0] mul_res_920_reg_25402;
wire  signed [5:0] mul_res_921_fu_10687_p2;
reg  signed [5:0] mul_res_921_reg_25407;
wire  signed [5:0] mul_res_922_fu_10701_p2;
reg  signed [5:0] mul_res_922_reg_25412;
wire  signed [5:0] mul_res_924_fu_10715_p2;
reg  signed [5:0] mul_res_924_reg_25417;
wire  signed [5:0] mul_res_925_fu_10729_p2;
reg  signed [5:0] mul_res_925_reg_25422;
wire  signed [5:0] mul_res_927_fu_10743_p2;
reg  signed [5:0] mul_res_927_reg_25427;
wire  signed [5:0] mul_res_928_fu_10757_p2;
reg  signed [5:0] mul_res_928_reg_25432;
wire  signed [5:0] mul_res_930_fu_10771_p2;
reg  signed [5:0] mul_res_930_reg_25437;
wire  signed [5:0] mul_res_934_fu_10785_p2;
reg  signed [5:0] mul_res_934_reg_25442;
wire  signed [5:0] mul_res_935_fu_10799_p2;
reg  signed [5:0] mul_res_935_reg_25447;
wire  signed [5:0] mul_res_936_fu_10813_p2;
reg  signed [5:0] mul_res_936_reg_25452;
wire  signed [5:0] mul_res_938_fu_10827_p2;
reg  signed [5:0] mul_res_938_reg_25457;
wire  signed [5:0] mul_res_939_fu_10841_p2;
reg  signed [5:0] mul_res_939_reg_25462;
wire  signed [5:0] mul_res_941_fu_10855_p2;
reg  signed [5:0] mul_res_941_reg_25467;
wire  signed [5:0] mul_res_942_fu_10869_p2;
reg  signed [5:0] mul_res_942_reg_25472;
wire  signed [5:0] mul_res_943_fu_10883_p2;
reg  signed [5:0] mul_res_943_reg_25477;
wire  signed [5:0] mul_res_944_fu_10897_p2;
reg  signed [5:0] mul_res_944_reg_25482;
wire  signed [5:0] mul_res_945_fu_10911_p2;
reg  signed [5:0] mul_res_945_reg_25487;
wire  signed [5:0] mul_res_946_fu_10925_p2;
reg  signed [5:0] mul_res_946_reg_25492;
wire  signed [5:0] mul_res_948_fu_10939_p2;
reg  signed [5:0] mul_res_948_reg_25497;
wire  signed [5:0] mul_res_949_fu_10953_p2;
reg  signed [5:0] mul_res_949_reg_25502;
wire  signed [5:0] mul_res_951_fu_10967_p2;
reg  signed [5:0] mul_res_951_reg_25507;
wire  signed [5:0] mul_res_952_fu_10981_p2;
reg  signed [5:0] mul_res_952_reg_25512;
wire  signed [5:0] mul_res_954_fu_10995_p2;
reg  signed [5:0] mul_res_954_reg_25517;
wire  signed [5:0] mul_res_958_fu_11009_p2;
reg  signed [5:0] mul_res_958_reg_25522;
wire  signed [5:0] mul_res_959_fu_11023_p2;
reg  signed [5:0] mul_res_959_reg_25527;
wire  signed [5:0] mul_res_960_fu_11037_p2;
reg  signed [5:0] mul_res_960_reg_25532;
wire  signed [5:0] mul_res_962_fu_11051_p2;
reg  signed [5:0] mul_res_962_reg_25537;
wire  signed [5:0] mul_res_963_fu_11065_p2;
reg  signed [5:0] mul_res_963_reg_25542;
wire  signed [5:0] mul_res_965_fu_11079_p2;
reg  signed [5:0] mul_res_965_reg_25547;
wire  signed [5:0] mul_res_966_fu_11093_p2;
reg  signed [5:0] mul_res_966_reg_25552;
wire  signed [5:0] mul_res_967_fu_11107_p2;
reg  signed [5:0] mul_res_967_reg_25557;
wire  signed [5:0] mul_res_968_fu_11121_p2;
reg  signed [5:0] mul_res_968_reg_25562;
wire  signed [5:0] mul_res_969_fu_11135_p2;
reg  signed [5:0] mul_res_969_reg_25567;
wire  signed [5:0] mul_res_970_fu_11149_p2;
reg  signed [5:0] mul_res_970_reg_25572;
wire  signed [5:0] mul_res_972_fu_11163_p2;
reg  signed [5:0] mul_res_972_reg_25577;
wire  signed [5:0] mul_res_973_fu_11177_p2;
reg  signed [5:0] mul_res_973_reg_25582;
wire  signed [5:0] mul_res_975_fu_11191_p2;
reg  signed [5:0] mul_res_975_reg_25587;
wire  signed [5:0] mul_res_976_fu_11205_p2;
reg  signed [5:0] mul_res_976_reg_25592;
wire  signed [5:0] mul_res_978_fu_11219_p2;
reg  signed [5:0] mul_res_978_reg_25597;
wire  signed [5:0] mul_res_982_fu_11233_p2;
reg  signed [5:0] mul_res_982_reg_25602;
wire  signed [5:0] mul_res_983_fu_11247_p2;
reg  signed [5:0] mul_res_983_reg_25607;
wire  signed [5:0] mul_res_984_fu_11261_p2;
reg  signed [5:0] mul_res_984_reg_25612;
wire  signed [5:0] mul_res_986_fu_11275_p2;
reg  signed [5:0] mul_res_986_reg_25617;
wire  signed [5:0] mul_res_987_fu_11289_p2;
reg  signed [5:0] mul_res_987_reg_25622;
wire  signed [5:0] mul_res_989_fu_11303_p2;
reg  signed [5:0] mul_res_989_reg_25627;
wire  signed [5:0] mul_res_990_fu_11317_p2;
reg  signed [5:0] mul_res_990_reg_25632;
wire  signed [5:0] mul_res_991_fu_11331_p2;
reg  signed [5:0] mul_res_991_reg_25637;
wire  signed [5:0] mul_res_992_fu_11345_p2;
reg  signed [5:0] mul_res_992_reg_25642;
wire  signed [5:0] mul_res_993_fu_11359_p2;
reg  signed [5:0] mul_res_993_reg_25647;
wire  signed [5:0] mul_res_994_fu_11373_p2;
reg  signed [5:0] mul_res_994_reg_25652;
wire  signed [5:0] mul_res_996_fu_11387_p2;
reg  signed [5:0] mul_res_996_reg_25657;
wire  signed [5:0] mul_res_997_fu_11401_p2;
reg  signed [5:0] mul_res_997_reg_25662;
wire  signed [5:0] mul_res_999_fu_11415_p2;
reg  signed [5:0] mul_res_999_reg_25667;
wire  signed [5:0] mul_res_1000_fu_11429_p2;
reg  signed [5:0] mul_res_1000_reg_25672;
wire  signed [5:0] mul_res_1002_fu_11443_p2;
reg  signed [5:0] mul_res_1002_reg_25677;
wire  signed [5:0] mul_res_1006_fu_11457_p2;
reg  signed [5:0] mul_res_1006_reg_25682;
wire  signed [5:0] mul_res_1007_fu_11471_p2;
reg  signed [5:0] mul_res_1007_reg_25687;
wire  signed [5:0] mul_res_1008_fu_11485_p2;
reg  signed [5:0] mul_res_1008_reg_25692;
wire  signed [5:0] mul_res_1010_fu_11499_p2;
reg  signed [5:0] mul_res_1010_reg_25697;
wire  signed [5:0] mul_res_1011_fu_11513_p2;
reg  signed [5:0] mul_res_1011_reg_25702;
wire  signed [5:0] mul_res_1013_fu_11527_p2;
reg  signed [5:0] mul_res_1013_reg_25707;
wire  signed [5:0] mul_res_1014_fu_11541_p2;
reg  signed [5:0] mul_res_1014_reg_25712;
wire  signed [5:0] mul_res_1015_fu_11555_p2;
reg  signed [5:0] mul_res_1015_reg_25717;
wire  signed [5:0] mul_res_1016_fu_11569_p2;
reg  signed [5:0] mul_res_1016_reg_25722;
wire  signed [5:0] mul_res_1017_fu_11583_p2;
reg  signed [5:0] mul_res_1017_reg_25727;
wire  signed [5:0] mul_res_1018_fu_11597_p2;
reg  signed [5:0] mul_res_1018_reg_25732;
wire  signed [5:0] mul_res_1020_fu_11611_p2;
reg  signed [5:0] mul_res_1020_reg_25737;
wire  signed [5:0] mul_res_1021_fu_11625_p2;
reg  signed [5:0] mul_res_1021_reg_25742;
wire  signed [5:0] mul_res_1023_fu_11639_p2;
reg  signed [5:0] mul_res_1023_reg_25747;
wire  signed [5:0] mul_res_1024_fu_11653_p2;
reg  signed [5:0] mul_res_1024_reg_25752;
wire  signed [5:0] mul_res_1026_fu_11667_p2;
reg  signed [5:0] mul_res_1026_reg_25757;
wire  signed [5:0] mul_res_1030_fu_11681_p2;
reg  signed [5:0] mul_res_1030_reg_25762;
wire  signed [5:0] mul_res_1031_fu_11695_p2;
reg  signed [5:0] mul_res_1031_reg_25767;
wire  signed [5:0] mul_res_1032_fu_11709_p2;
reg  signed [5:0] mul_res_1032_reg_25772;
wire  signed [5:0] mul_res_1034_fu_11723_p2;
reg  signed [5:0] mul_res_1034_reg_25777;
wire  signed [5:0] mul_res_1035_fu_11737_p2;
reg  signed [5:0] mul_res_1035_reg_25782;
wire  signed [5:0] mul_res_1037_fu_11751_p2;
reg  signed [5:0] mul_res_1037_reg_25787;
wire  signed [5:0] mul_res_1038_fu_11765_p2;
reg  signed [5:0] mul_res_1038_reg_25792;
wire  signed [5:0] mul_res_1039_fu_11779_p2;
reg  signed [5:0] mul_res_1039_reg_25797;
wire  signed [5:0] mul_res_1040_fu_11793_p2;
reg  signed [5:0] mul_res_1040_reg_25802;
wire  signed [5:0] mul_res_1041_fu_11807_p2;
reg  signed [5:0] mul_res_1041_reg_25807;
wire  signed [5:0] mul_res_1042_fu_11821_p2;
reg  signed [5:0] mul_res_1042_reg_25812;
wire  signed [5:0] mul_res_1044_fu_11835_p2;
reg  signed [5:0] mul_res_1044_reg_25817;
wire  signed [5:0] mul_res_1045_fu_11849_p2;
reg  signed [5:0] mul_res_1045_reg_25822;
wire  signed [5:0] mul_res_1047_fu_11863_p2;
reg  signed [5:0] mul_res_1047_reg_25827;
wire  signed [5:0] mul_res_1048_fu_11877_p2;
reg  signed [5:0] mul_res_1048_reg_25832;
wire  signed [5:0] mul_res_1050_fu_11891_p2;
reg  signed [5:0] mul_res_1050_reg_25837;
wire  signed [5:0] mul_res_1054_fu_11905_p2;
reg  signed [5:0] mul_res_1054_reg_25842;
wire  signed [5:0] mul_res_1055_fu_11919_p2;
reg  signed [5:0] mul_res_1055_reg_25847;
wire  signed [5:0] mul_res_1056_fu_11933_p2;
reg  signed [5:0] mul_res_1056_reg_25852;
wire  signed [5:0] mul_res_1058_fu_11947_p2;
reg  signed [5:0] mul_res_1058_reg_25857;
wire  signed [5:0] mul_res_1059_fu_11961_p2;
reg  signed [5:0] mul_res_1059_reg_25862;
wire  signed [5:0] mul_res_1061_fu_11975_p2;
reg  signed [5:0] mul_res_1061_reg_25867;
wire  signed [5:0] mul_res_1062_fu_11989_p2;
reg  signed [5:0] mul_res_1062_reg_25872;
wire  signed [5:0] mul_res_1063_fu_12003_p2;
reg  signed [5:0] mul_res_1063_reg_25877;
wire  signed [5:0] mul_res_1064_fu_12017_p2;
reg  signed [5:0] mul_res_1064_reg_25882;
wire  signed [5:0] mul_res_1065_fu_12031_p2;
reg  signed [5:0] mul_res_1065_reg_25887;
wire  signed [5:0] mul_res_1066_fu_12045_p2;
reg  signed [5:0] mul_res_1066_reg_25892;
wire  signed [5:0] mul_res_1068_fu_12059_p2;
reg  signed [5:0] mul_res_1068_reg_25897;
wire  signed [5:0] mul_res_1069_fu_12073_p2;
reg  signed [5:0] mul_res_1069_reg_25902;
wire  signed [5:0] mul_res_1071_fu_12087_p2;
reg  signed [5:0] mul_res_1071_reg_25907;
wire  signed [5:0] mul_res_1072_fu_12101_p2;
reg  signed [5:0] mul_res_1072_reg_25912;
wire  signed [5:0] mul_res_1074_fu_12115_p2;
reg  signed [5:0] mul_res_1074_reg_25917;
wire  signed [5:0] mul_res_1078_fu_12129_p2;
reg  signed [5:0] mul_res_1078_reg_25922;
wire  signed [5:0] mul_res_1079_fu_12143_p2;
reg  signed [5:0] mul_res_1079_reg_25927;
wire  signed [5:0] mul_res_1080_fu_12157_p2;
reg  signed [5:0] mul_res_1080_reg_25932;
wire  signed [5:0] mul_res_1082_fu_12171_p2;
reg  signed [5:0] mul_res_1082_reg_25937;
wire  signed [5:0] mul_res_1083_fu_12185_p2;
reg  signed [5:0] mul_res_1083_reg_25942;
wire  signed [5:0] mul_res_1085_fu_12199_p2;
reg  signed [5:0] mul_res_1085_reg_25947;
wire  signed [5:0] mul_res_1086_fu_12213_p2;
reg  signed [5:0] mul_res_1086_reg_25952;
wire  signed [5:0] mul_res_1087_fu_12227_p2;
reg  signed [5:0] mul_res_1087_reg_25957;
wire  signed [5:0] mul_res_1088_fu_12241_p2;
reg  signed [5:0] mul_res_1088_reg_25962;
wire  signed [5:0] mul_res_1089_fu_12255_p2;
reg  signed [5:0] mul_res_1089_reg_25967;
wire  signed [5:0] mul_res_1090_fu_12269_p2;
reg  signed [5:0] mul_res_1090_reg_25972;
wire  signed [5:0] mul_res_1092_fu_12283_p2;
reg  signed [5:0] mul_res_1092_reg_25977;
wire  signed [5:0] mul_res_1093_fu_12297_p2;
reg  signed [5:0] mul_res_1093_reg_25982;
wire  signed [5:0] mul_res_1095_fu_12311_p2;
reg  signed [5:0] mul_res_1095_reg_25987;
wire  signed [5:0] mul_res_1096_fu_12325_p2;
reg  signed [5:0] mul_res_1096_reg_25992;
wire  signed [5:0] mul_res_1098_fu_12339_p2;
reg  signed [5:0] mul_res_1098_reg_25997;
wire  signed [5:0] mul_res_1102_fu_12353_p2;
reg  signed [5:0] mul_res_1102_reg_26002;
wire  signed [5:0] mul_res_1103_fu_12367_p2;
reg  signed [5:0] mul_res_1103_reg_26007;
wire  signed [5:0] mul_res_1104_fu_12381_p2;
reg  signed [5:0] mul_res_1104_reg_26012;
wire  signed [5:0] mul_res_1106_fu_12395_p2;
reg  signed [5:0] mul_res_1106_reg_26017;
wire  signed [5:0] mul_res_1107_fu_12409_p2;
reg  signed [5:0] mul_res_1107_reg_26022;
wire  signed [5:0] mul_res_1109_fu_12423_p2;
reg  signed [5:0] mul_res_1109_reg_26027;
wire  signed [5:0] mul_res_1110_fu_12437_p2;
reg  signed [5:0] mul_res_1110_reg_26032;
wire  signed [5:0] mul_res_1111_fu_12451_p2;
reg  signed [5:0] mul_res_1111_reg_26037;
wire  signed [5:0] mul_res_1112_fu_12465_p2;
reg  signed [5:0] mul_res_1112_reg_26042;
wire  signed [5:0] mul_res_1113_fu_12479_p2;
reg  signed [5:0] mul_res_1113_reg_26047;
wire  signed [5:0] mul_res_1114_fu_12493_p2;
reg  signed [5:0] mul_res_1114_reg_26052;
wire  signed [5:0] mul_res_1116_fu_12507_p2;
reg  signed [5:0] mul_res_1116_reg_26057;
wire  signed [5:0] mul_res_1117_fu_12521_p2;
reg  signed [5:0] mul_res_1117_reg_26062;
wire  signed [5:0] mul_res_1119_fu_12535_p2;
reg  signed [5:0] mul_res_1119_reg_26067;
wire  signed [5:0] mul_res_1120_fu_12549_p2;
reg  signed [5:0] mul_res_1120_reg_26072;
wire  signed [5:0] mul_res_1122_fu_12563_p2;
reg  signed [5:0] mul_res_1122_reg_26077;
wire  signed [5:0] mul_res_1126_fu_12577_p2;
reg  signed [5:0] mul_res_1126_reg_26082;
wire  signed [5:0] mul_res_1127_fu_12591_p2;
reg  signed [5:0] mul_res_1127_reg_26087;
wire  signed [5:0] mul_res_1128_fu_12605_p2;
reg  signed [5:0] mul_res_1128_reg_26092;
wire  signed [5:0] mul_res_1130_fu_12619_p2;
reg  signed [5:0] mul_res_1130_reg_26097;
wire  signed [5:0] mul_res_1131_fu_12633_p2;
reg  signed [5:0] mul_res_1131_reg_26102;
wire  signed [5:0] mul_res_1133_fu_12647_p2;
reg  signed [5:0] mul_res_1133_reg_26107;
wire  signed [5:0] mul_res_1134_fu_12661_p2;
reg  signed [5:0] mul_res_1134_reg_26112;
wire  signed [5:0] mul_res_1135_fu_12675_p2;
reg  signed [5:0] mul_res_1135_reg_26117;
wire  signed [5:0] mul_res_1136_fu_12689_p2;
reg  signed [5:0] mul_res_1136_reg_26122;
wire  signed [5:0] mul_res_1137_fu_12703_p2;
reg  signed [5:0] mul_res_1137_reg_26127;
wire  signed [5:0] mul_res_1138_fu_12717_p2;
reg  signed [5:0] mul_res_1138_reg_26132;
wire  signed [5:0] mul_res_1140_fu_12731_p2;
reg  signed [5:0] mul_res_1140_reg_26137;
wire  signed [5:0] mul_res_1141_fu_12745_p2;
reg  signed [5:0] mul_res_1141_reg_26142;
wire  signed [5:0] mul_res_1143_fu_12759_p2;
reg  signed [5:0] mul_res_1143_reg_26147;
wire  signed [5:0] mul_res_1144_fu_12773_p2;
reg  signed [5:0] mul_res_1144_reg_26152;
wire  signed [5:0] mul_res_1146_fu_12787_p2;
reg  signed [5:0] mul_res_1146_reg_26157;
wire  signed [5:0] mul_res_1150_fu_12801_p2;
reg  signed [5:0] mul_res_1150_reg_26162;
wire   [12:0] trunc_ln131_fu_12807_p1;
reg   [12:0] trunc_ln131_reg_26167;
reg   [12:0] tmp_1_reg_26173;
reg   [12:0] tmp_2_reg_26179;
reg   [12:0] tmp_3_reg_26185;
reg   [12:0] tmp_4_reg_26191;
reg   [12:0] tmp_5_reg_26197;
reg   [12:0] tmp_6_reg_26203;
reg   [12:0] tmp_7_reg_26209;
reg   [12:0] tmp_8_reg_26215;
reg   [12:0] tmp_9_reg_26221;
reg   [12:0] tmp_s_reg_26227;
reg   [11:0] tmp_299_reg_26233;
wire   [6:0] add_ln153_fu_13119_p2;
reg   [6:0] add_ln153_reg_26238;
wire   [7:0] add_ln153_3_fu_13135_p2;
reg   [7:0] add_ln153_3_reg_26243;
wire   [8:0] add_ln153_9_fu_13181_p2;
reg   [8:0] add_ln153_9_reg_26248;
wire   [7:0] add_ln153_12_fu_13197_p2;
reg   [7:0] add_ln153_12_reg_26253;
wire   [7:0] add_ln153_14_fu_13213_p2;
reg   [7:0] add_ln153_14_reg_26258;
wire   [7:0] add_ln153_17_fu_13229_p2;
reg   [7:0] add_ln153_17_reg_26263;
wire   [7:0] add_ln153_20_fu_13255_p2;
reg   [7:0] add_ln153_20_reg_26268;
wire   [6:0] add_ln153_24_fu_13441_p2;
reg   [6:0] add_ln153_24_reg_26273;
wire   [7:0] add_ln153_27_fu_13457_p2;
reg   [7:0] add_ln153_27_reg_26278;
wire   [8:0] add_ln153_33_fu_13503_p2;
reg   [8:0] add_ln153_33_reg_26283;
wire   [7:0] add_ln153_36_fu_13519_p2;
reg   [7:0] add_ln153_36_reg_26288;
wire   [7:0] add_ln153_38_fu_13535_p2;
reg   [7:0] add_ln153_38_reg_26293;
wire   [7:0] add_ln153_41_fu_13551_p2;
reg   [7:0] add_ln153_41_reg_26298;
wire   [7:0] add_ln153_44_fu_13577_p2;
reg   [7:0] add_ln153_44_reg_26303;
wire   [6:0] add_ln153_48_fu_13763_p2;
reg   [6:0] add_ln153_48_reg_26308;
wire   [7:0] add_ln153_51_fu_13779_p2;
reg   [7:0] add_ln153_51_reg_26313;
wire   [8:0] add_ln153_57_fu_13825_p2;
reg   [8:0] add_ln153_57_reg_26318;
wire   [7:0] add_ln153_60_fu_13841_p2;
reg   [7:0] add_ln153_60_reg_26323;
wire   [7:0] add_ln153_62_fu_13857_p2;
reg   [7:0] add_ln153_62_reg_26328;
wire   [7:0] add_ln153_65_fu_13873_p2;
reg   [7:0] add_ln153_65_reg_26333;
wire   [7:0] add_ln153_68_fu_13899_p2;
reg   [7:0] add_ln153_68_reg_26338;
wire   [6:0] add_ln153_72_fu_14085_p2;
reg   [6:0] add_ln153_72_reg_26343;
wire   [7:0] add_ln153_75_fu_14101_p2;
reg   [7:0] add_ln153_75_reg_26348;
wire   [8:0] add_ln153_81_fu_14147_p2;
reg   [8:0] add_ln153_81_reg_26353;
wire   [7:0] add_ln153_84_fu_14163_p2;
reg   [7:0] add_ln153_84_reg_26358;
wire   [7:0] add_ln153_86_fu_14179_p2;
reg   [7:0] add_ln153_86_reg_26363;
wire   [7:0] add_ln153_89_fu_14195_p2;
reg   [7:0] add_ln153_89_reg_26368;
wire   [7:0] add_ln153_92_fu_14221_p2;
reg   [7:0] add_ln153_92_reg_26373;
wire   [6:0] add_ln153_96_fu_14407_p2;
reg   [6:0] add_ln153_96_reg_26378;
wire   [7:0] add_ln153_99_fu_14423_p2;
reg   [7:0] add_ln153_99_reg_26383;
wire   [8:0] add_ln153_105_fu_14469_p2;
reg   [8:0] add_ln153_105_reg_26388;
wire   [7:0] add_ln153_108_fu_14485_p2;
reg   [7:0] add_ln153_108_reg_26393;
wire   [7:0] add_ln153_110_fu_14501_p2;
reg   [7:0] add_ln153_110_reg_26398;
wire   [7:0] add_ln153_113_fu_14517_p2;
reg   [7:0] add_ln153_113_reg_26403;
wire   [7:0] add_ln153_116_fu_14543_p2;
reg   [7:0] add_ln153_116_reg_26408;
wire   [6:0] add_ln153_120_fu_14729_p2;
reg   [6:0] add_ln153_120_reg_26413;
wire   [7:0] add_ln153_123_fu_14745_p2;
reg   [7:0] add_ln153_123_reg_26418;
wire   [8:0] add_ln153_129_fu_14791_p2;
reg   [8:0] add_ln153_129_reg_26423;
wire   [7:0] add_ln153_132_fu_14807_p2;
reg   [7:0] add_ln153_132_reg_26428;
wire   [7:0] add_ln153_134_fu_14823_p2;
reg   [7:0] add_ln153_134_reg_26433;
wire   [7:0] add_ln153_137_fu_14839_p2;
reg   [7:0] add_ln153_137_reg_26438;
wire   [7:0] add_ln153_140_fu_14865_p2;
reg   [7:0] add_ln153_140_reg_26443;
wire   [6:0] add_ln153_144_fu_15051_p2;
reg   [6:0] add_ln153_144_reg_26448;
wire   [7:0] add_ln153_147_fu_15067_p2;
reg   [7:0] add_ln153_147_reg_26453;
wire   [8:0] add_ln153_153_fu_15113_p2;
reg   [8:0] add_ln153_153_reg_26458;
wire   [7:0] add_ln153_156_fu_15129_p2;
reg   [7:0] add_ln153_156_reg_26463;
wire   [7:0] add_ln153_158_fu_15145_p2;
reg   [7:0] add_ln153_158_reg_26468;
wire   [7:0] add_ln153_161_fu_15161_p2;
reg   [7:0] add_ln153_161_reg_26473;
wire   [7:0] add_ln153_164_fu_15187_p2;
reg   [7:0] add_ln153_164_reg_26478;
wire   [6:0] add_ln153_168_fu_15373_p2;
reg   [6:0] add_ln153_168_reg_26483;
wire   [7:0] add_ln153_171_fu_15389_p2;
reg   [7:0] add_ln153_171_reg_26488;
wire   [8:0] add_ln153_177_fu_15435_p2;
reg   [8:0] add_ln153_177_reg_26493;
wire   [7:0] add_ln153_180_fu_15451_p2;
reg   [7:0] add_ln153_180_reg_26498;
wire   [7:0] add_ln153_182_fu_15467_p2;
reg   [7:0] add_ln153_182_reg_26503;
wire   [7:0] add_ln153_185_fu_15483_p2;
reg   [7:0] add_ln153_185_reg_26508;
wire   [7:0] add_ln153_188_fu_15509_p2;
reg   [7:0] add_ln153_188_reg_26513;
wire   [6:0] add_ln153_192_fu_15695_p2;
reg   [6:0] add_ln153_192_reg_26518;
wire   [7:0] add_ln153_195_fu_15711_p2;
reg   [7:0] add_ln153_195_reg_26523;
wire   [8:0] add_ln153_201_fu_15757_p2;
reg   [8:0] add_ln153_201_reg_26528;
wire   [7:0] add_ln153_204_fu_15773_p2;
reg   [7:0] add_ln153_204_reg_26533;
wire   [7:0] add_ln153_206_fu_15789_p2;
reg   [7:0] add_ln153_206_reg_26538;
wire   [7:0] add_ln153_209_fu_15805_p2;
reg   [7:0] add_ln153_209_reg_26543;
wire   [7:0] add_ln153_212_fu_15831_p2;
reg   [7:0] add_ln153_212_reg_26548;
wire   [6:0] add_ln153_216_fu_16017_p2;
reg   [6:0] add_ln153_216_reg_26553;
wire   [7:0] add_ln153_219_fu_16033_p2;
reg   [7:0] add_ln153_219_reg_26558;
wire   [8:0] add_ln153_225_fu_16079_p2;
reg   [8:0] add_ln153_225_reg_26563;
wire   [7:0] add_ln153_228_fu_16095_p2;
reg   [7:0] add_ln153_228_reg_26568;
wire   [7:0] add_ln153_230_fu_16111_p2;
reg   [7:0] add_ln153_230_reg_26573;
wire   [7:0] add_ln153_233_fu_16127_p2;
reg   [7:0] add_ln153_233_reg_26578;
wire   [7:0] add_ln153_236_fu_16153_p2;
reg   [7:0] add_ln153_236_reg_26583;
wire   [6:0] add_ln153_240_fu_16371_p2;
reg   [6:0] add_ln153_240_reg_26588;
wire   [7:0] add_ln153_243_fu_16387_p2;
reg   [7:0] add_ln153_243_reg_26593;
wire   [7:0] add_ln153_246_fu_16403_p2;
reg   [7:0] add_ln153_246_reg_26598;
wire   [7:0] add_ln153_248_fu_16419_p2;
reg   [7:0] add_ln153_248_reg_26603;
wire   [7:0] add_ln153_252_fu_16435_p2;
reg   [7:0] add_ln153_252_reg_26608;
wire   [7:0] add_ln153_254_fu_16451_p2;
reg   [7:0] add_ln153_254_reg_26613;
wire   [7:0] add_ln153_257_fu_16467_p2;
reg   [7:0] add_ln153_257_reg_26618;
wire   [7:0] add_ln153_260_fu_16493_p2;
reg   [7:0] add_ln153_260_reg_26623;
wire   [6:0] add_ln153_264_fu_16711_p2;
reg   [6:0] add_ln153_264_reg_26628;
wire   [7:0] add_ln153_267_fu_16727_p2;
reg   [7:0] add_ln153_267_reg_26633;
wire   [7:0] add_ln153_270_fu_16743_p2;
reg   [7:0] add_ln153_270_reg_26638;
wire   [7:0] add_ln153_272_fu_16759_p2;
reg   [7:0] add_ln153_272_reg_26643;
wire   [7:0] add_ln153_276_fu_16775_p2;
reg   [7:0] add_ln153_276_reg_26648;
wire   [7:0] add_ln153_278_fu_16791_p2;
reg   [7:0] add_ln153_278_reg_26653;
wire   [7:0] add_ln153_281_fu_16807_p2;
reg   [7:0] add_ln153_281_reg_26658;
wire   [7:0] add_ln153_284_fu_16833_p2;
reg   [7:0] add_ln153_284_reg_26663;
wire   [6:0] add_ln153_288_fu_17051_p2;
reg   [6:0] add_ln153_288_reg_26668;
wire   [7:0] add_ln153_291_fu_17067_p2;
reg   [7:0] add_ln153_291_reg_26673;
wire   [7:0] add_ln153_294_fu_17083_p2;
reg   [7:0] add_ln153_294_reg_26678;
wire   [7:0] add_ln153_296_fu_17099_p2;
reg   [7:0] add_ln153_296_reg_26683;
wire   [7:0] add_ln153_300_fu_17115_p2;
reg   [7:0] add_ln153_300_reg_26688;
wire   [7:0] add_ln153_302_fu_17131_p2;
reg   [7:0] add_ln153_302_reg_26693;
wire   [7:0] add_ln153_305_fu_17147_p2;
reg   [7:0] add_ln153_305_reg_26698;
wire   [7:0] add_ln153_308_fu_17173_p2;
reg   [7:0] add_ln153_308_reg_26703;
wire   [6:0] add_ln153_312_fu_17367_p2;
reg   [6:0] add_ln153_312_reg_26708;
wire   [7:0] add_ln153_315_fu_17383_p2;
reg   [7:0] add_ln153_315_reg_26713;
wire   [7:0] add_ln153_318_fu_17399_p2;
reg   [7:0] add_ln153_318_reg_26718;
wire   [7:0] add_ln153_320_fu_17415_p2;
reg   [7:0] add_ln153_320_reg_26723;
wire   [7:0] add_ln153_324_fu_17431_p2;
reg   [7:0] add_ln153_324_reg_26728;
wire   [7:0] add_ln153_326_fu_17447_p2;
reg   [7:0] add_ln153_326_reg_26733;
wire   [7:0] add_ln153_329_fu_17463_p2;
reg   [7:0] add_ln153_329_reg_26738;
wire   [7:0] add_ln153_332_fu_17489_p2;
reg   [7:0] add_ln153_332_reg_26743;
wire   [6:0] add_ln153_336_fu_17683_p2;
reg   [6:0] add_ln153_336_reg_26748;
wire   [7:0] add_ln153_339_fu_17699_p2;
reg   [7:0] add_ln153_339_reg_26753;
wire   [7:0] add_ln153_342_fu_17715_p2;
reg   [7:0] add_ln153_342_reg_26758;
wire   [7:0] add_ln153_344_fu_17731_p2;
reg   [7:0] add_ln153_344_reg_26763;
wire   [7:0] add_ln153_348_fu_17747_p2;
reg   [7:0] add_ln153_348_reg_26768;
wire   [7:0] add_ln153_350_fu_17763_p2;
reg   [7:0] add_ln153_350_reg_26773;
wire   [7:0] add_ln153_353_fu_17779_p2;
reg   [7:0] add_ln153_353_reg_26778;
wire   [7:0] add_ln153_356_fu_17805_p2;
reg   [7:0] add_ln153_356_reg_26783;
wire   [6:0] add_ln153_360_fu_17999_p2;
reg   [6:0] add_ln153_360_reg_26788;
wire   [7:0] add_ln153_363_fu_18015_p2;
reg   [7:0] add_ln153_363_reg_26793;
wire   [7:0] add_ln153_366_fu_18031_p2;
reg   [7:0] add_ln153_366_reg_26798;
wire   [7:0] add_ln153_368_fu_18047_p2;
reg   [7:0] add_ln153_368_reg_26803;
wire   [7:0] add_ln153_372_fu_18063_p2;
reg   [7:0] add_ln153_372_reg_26808;
wire   [7:0] add_ln153_374_fu_18079_p2;
reg   [7:0] add_ln153_374_reg_26813;
wire   [7:0] add_ln153_377_fu_18095_p2;
reg   [7:0] add_ln153_377_reg_26818;
wire   [7:0] add_ln153_380_fu_18121_p2;
reg   [7:0] add_ln153_380_reg_26823;
wire   [6:0] add_ln153_384_fu_18315_p2;
reg   [6:0] add_ln153_384_reg_26828;
wire   [7:0] add_ln153_387_fu_18331_p2;
reg   [7:0] add_ln153_387_reg_26833;
wire   [7:0] add_ln153_390_fu_18347_p2;
reg   [7:0] add_ln153_390_reg_26838;
wire   [7:0] add_ln153_392_fu_18363_p2;
reg   [7:0] add_ln153_392_reg_26843;
wire   [7:0] add_ln153_396_fu_18379_p2;
reg   [7:0] add_ln153_396_reg_26848;
wire   [7:0] add_ln153_398_fu_18395_p2;
reg   [7:0] add_ln153_398_reg_26853;
wire   [7:0] add_ln153_401_fu_18411_p2;
reg   [7:0] add_ln153_401_reg_26858;
wire   [7:0] add_ln153_404_fu_18437_p2;
reg   [7:0] add_ln153_404_reg_26863;
wire   [6:0] add_ln153_408_fu_18631_p2;
reg   [6:0] add_ln153_408_reg_26868;
wire   [7:0] add_ln153_411_fu_18647_p2;
reg   [7:0] add_ln153_411_reg_26873;
wire   [7:0] add_ln153_414_fu_18663_p2;
reg   [7:0] add_ln153_414_reg_26878;
wire   [7:0] add_ln153_416_fu_18679_p2;
reg   [7:0] add_ln153_416_reg_26883;
wire   [7:0] add_ln153_420_fu_18695_p2;
reg   [7:0] add_ln153_420_reg_26888;
wire   [7:0] add_ln153_422_fu_18711_p2;
reg   [7:0] add_ln153_422_reg_26893;
wire   [7:0] add_ln153_425_fu_18727_p2;
reg   [7:0] add_ln153_425_reg_26898;
wire   [7:0] add_ln153_428_fu_18753_p2;
reg   [7:0] add_ln153_428_reg_26903;
wire   [6:0] add_ln153_432_fu_18947_p2;
reg   [6:0] add_ln153_432_reg_26908;
wire   [7:0] add_ln153_435_fu_18963_p2;
reg   [7:0] add_ln153_435_reg_26913;
wire   [7:0] add_ln153_438_fu_18979_p2;
reg   [7:0] add_ln153_438_reg_26918;
wire   [7:0] add_ln153_440_fu_18995_p2;
reg   [7:0] add_ln153_440_reg_26923;
wire   [7:0] add_ln153_444_fu_19011_p2;
reg   [7:0] add_ln153_444_reg_26928;
wire   [7:0] add_ln153_446_fu_19027_p2;
reg   [7:0] add_ln153_446_reg_26933;
wire   [7:0] add_ln153_449_fu_19043_p2;
reg   [7:0] add_ln153_449_reg_26938;
wire   [7:0] add_ln153_452_fu_19069_p2;
reg   [7:0] add_ln153_452_reg_26943;
wire   [6:0] add_ln153_456_fu_19263_p2;
reg   [6:0] add_ln153_456_reg_26948;
wire   [7:0] add_ln153_459_fu_19279_p2;
reg   [7:0] add_ln153_459_reg_26953;
wire   [7:0] add_ln153_462_fu_19295_p2;
reg   [7:0] add_ln153_462_reg_26958;
wire   [7:0] add_ln153_464_fu_19311_p2;
reg   [7:0] add_ln153_464_reg_26963;
wire   [7:0] add_ln153_468_fu_19327_p2;
reg   [7:0] add_ln153_468_reg_26968;
wire   [7:0] add_ln153_470_fu_19343_p2;
reg   [7:0] add_ln153_470_reg_26973;
wire   [7:0] add_ln153_473_fu_19359_p2;
reg   [7:0] add_ln153_473_reg_26978;
wire   [7:0] add_ln153_476_fu_19385_p2;
reg   [7:0] add_ln153_476_reg_26983;
wire   [6:0] add_ln153_480_fu_19579_p2;
reg   [6:0] add_ln153_480_reg_26988;
wire   [7:0] add_ln153_483_fu_19595_p2;
reg   [7:0] add_ln153_483_reg_26993;
wire   [7:0] add_ln153_486_fu_19611_p2;
reg   [7:0] add_ln153_486_reg_26998;
wire   [7:0] add_ln153_488_fu_19627_p2;
reg   [7:0] add_ln153_488_reg_27003;
wire   [7:0] add_ln153_492_fu_19643_p2;
reg   [7:0] add_ln153_492_reg_27008;
wire   [7:0] add_ln153_494_fu_19659_p2;
reg   [7:0] add_ln153_494_reg_27013;
wire   [7:0] add_ln153_497_fu_19675_p2;
reg   [7:0] add_ln153_497_reg_27018;
wire   [7:0] add_ln153_500_fu_19701_p2;
reg   [7:0] add_ln153_500_reg_27023;
wire   [6:0] add_ln153_504_fu_19895_p2;
reg   [6:0] add_ln153_504_reg_27028;
wire   [7:0] add_ln153_507_fu_19911_p2;
reg   [7:0] add_ln153_507_reg_27033;
wire   [7:0] add_ln153_510_fu_19927_p2;
reg   [7:0] add_ln153_510_reg_27038;
wire   [7:0] add_ln153_512_fu_19943_p2;
reg   [7:0] add_ln153_512_reg_27043;
wire   [7:0] add_ln153_516_fu_19959_p2;
reg   [7:0] add_ln153_516_reg_27048;
wire   [7:0] add_ln153_518_fu_19975_p2;
reg   [7:0] add_ln153_518_reg_27053;
wire   [7:0] add_ln153_521_fu_19991_p2;
reg   [7:0] add_ln153_521_reg_27058;
wire   [7:0] add_ln153_524_fu_20017_p2;
reg   [7:0] add_ln153_524_reg_27063;
wire   [6:0] add_ln153_528_fu_20215_p2;
reg   [6:0] add_ln153_528_reg_27068;
wire   [7:0] add_ln153_531_fu_20231_p2;
reg   [7:0] add_ln153_531_reg_27073;
wire   [7:0] add_ln153_534_fu_20247_p2;
reg   [7:0] add_ln153_534_reg_27078;
wire   [7:0] add_ln153_536_fu_20263_p2;
reg   [7:0] add_ln153_536_reg_27083;
wire   [7:0] add_ln153_540_fu_20279_p2;
reg   [7:0] add_ln153_540_reg_27088;
wire   [7:0] add_ln153_542_fu_20295_p2;
reg   [7:0] add_ln153_542_reg_27093;
wire   [7:0] add_ln153_545_fu_20311_p2;
reg   [7:0] add_ln153_545_reg_27098;
wire   [7:0] add_ln153_548_fu_20337_p2;
reg   [7:0] add_ln153_548_reg_27103;
wire   [6:0] add_ln153_552_fu_20535_p2;
reg   [6:0] add_ln153_552_reg_27108;
wire   [7:0] add_ln153_555_fu_20551_p2;
reg   [7:0] add_ln153_555_reg_27113;
wire   [7:0] add_ln153_558_fu_20567_p2;
reg   [7:0] add_ln153_558_reg_27118;
wire   [7:0] add_ln153_560_fu_20583_p2;
reg   [7:0] add_ln153_560_reg_27123;
wire   [7:0] add_ln153_564_fu_20599_p2;
reg   [7:0] add_ln153_564_reg_27128;
wire   [7:0] add_ln153_566_fu_20615_p2;
reg   [7:0] add_ln153_566_reg_27133;
wire   [7:0] add_ln153_569_fu_20631_p2;
reg   [7:0] add_ln153_569_reg_27138;
wire   [7:0] add_ln153_572_fu_20657_p2;
reg   [7:0] add_ln153_572_reg_27143;
wire   [12:0] add_ln153_23_fu_21025_p2;
reg   [12:0] add_ln153_23_reg_27148;
wire   [12:0] add_ln153_47_fu_21100_p2;
reg   [12:0] add_ln153_47_reg_27153;
wire   [12:0] add_ln153_71_fu_21175_p2;
reg   [12:0] add_ln153_71_reg_27158;
wire   [12:0] add_ln153_95_fu_21250_p2;
reg   [12:0] add_ln153_95_reg_27163;
wire   [12:0] add_ln153_119_fu_21325_p2;
reg   [12:0] add_ln153_119_reg_27168;
wire   [12:0] add_ln153_143_fu_21400_p2;
reg   [12:0] add_ln153_143_reg_27173;
wire   [12:0] add_ln153_167_fu_21475_p2;
reg   [12:0] add_ln153_167_reg_27178;
wire   [12:0] add_ln153_191_fu_21550_p2;
reg   [12:0] add_ln153_191_reg_27183;
wire   [12:0] add_ln153_215_fu_21625_p2;
reg   [12:0] add_ln153_215_reg_27188;
wire   [12:0] add_ln153_239_fu_21700_p2;
reg   [12:0] add_ln153_239_reg_27193;
wire   [12:0] add_ln153_263_fu_21788_p2;
reg   [12:0] add_ln153_263_reg_27198;
wire   [12:0] add_ln153_287_fu_21876_p2;
reg   [12:0] add_ln153_287_reg_27203;
wire   [12:0] add_ln153_311_fu_21964_p2;
reg   [12:0] add_ln153_311_reg_27208;
wire   [12:0] add_ln153_335_fu_22052_p2;
reg   [12:0] add_ln153_335_reg_27213;
wire   [12:0] add_ln153_359_fu_22140_p2;
reg   [12:0] add_ln153_359_reg_27218;
wire   [12:0] add_ln153_383_fu_22228_p2;
reg   [12:0] add_ln153_383_reg_27223;
wire   [12:0] add_ln153_407_fu_22316_p2;
reg   [12:0] add_ln153_407_reg_27228;
wire   [12:0] add_ln153_431_fu_22404_p2;
reg   [12:0] add_ln153_431_reg_27233;
wire   [12:0] add_ln153_455_fu_22492_p2;
reg   [12:0] add_ln153_455_reg_27238;
wire   [12:0] add_ln153_479_fu_22580_p2;
reg   [12:0] add_ln153_479_reg_27243;
wire   [12:0] add_ln153_503_fu_22668_p2;
reg   [12:0] add_ln153_503_reg_27248;
wire   [12:0] add_ln153_527_fu_22756_p2;
reg   [12:0] add_ln153_527_reg_27253;
wire   [12:0] add_ln153_551_fu_22844_p2;
reg   [12:0] add_ln153_551_reg_27258;
wire   [12:0] add_ln153_575_fu_22932_p2;
reg   [12:0] add_ln153_575_reg_27263;
wire   [63:0] zext_ln151_49_fu_2790_p1;
wire   [63:0] zext_ln121_fu_2809_p1;
reg   [5:0] cit_fu_2410;
wire   [5:0] add_ln122_fu_2744_p2;
wire    ap_loop_init;
reg    ap_loop_init_pp0_iter1_reg;
reg   [5:0] ap_sig_allocacmp_cit_load;
reg   [12:0] p_0_0_0724_fu_2414;
reg   [12:0] p_0_0_0_112726_fu_2418;
reg   [12:0] p_0_0_0_2728_fu_2422;
reg   [12:0] p_0_0_0_3730_fu_2426;
reg   [12:0] p_0_0_0_4732_fu_2430;
reg   [12:0] p_0_0_0_5734_fu_2434;
reg   [12:0] p_0_0_0_6736_fu_2438;
reg   [12:0] p_0_0_0_7738_fu_2442;
reg   [12:0] p_0_0_0_8740_fu_2446;
reg   [12:0] p_0_0_0_9742_fu_2450;
reg   [12:0] p_0_0_0_10744_fu_2454;
reg   [12:0] p_0_0_0_11746_fu_2458;
reg   [12:0] p_0_0_0748_fu_2462;
reg   [12:0] p_0_0_0_112750_fu_2466;
reg   [12:0] p_0_0_0_2752_fu_2470;
reg   [12:0] p_0_0_0_3754_fu_2474;
reg   [12:0] p_0_0_0_4756_fu_2478;
reg   [12:0] p_0_0_0_5758_fu_2482;
reg   [12:0] p_0_0_0_6760_fu_2486;
reg   [12:0] p_0_0_0_7762_fu_2490;
reg   [12:0] p_0_0_0_8764_fu_2494;
reg   [12:0] p_0_0_0_9766_fu_2498;
reg   [12:0] p_0_0_0_10768_fu_2502;
reg   [12:0] p_0_0_0_11770_fu_2506;
reg   [4:0] cot_fu_2510;
reg   [4:0] ap_sig_allocacmp_cot_load;
reg   [10:0] indvar_flatten_fu_2514;
wire   [10:0] select_ln121_4_fu_2645_p3;
reg   [10:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [15:0] indvar_flatten59_fu_2518;
wire   [15:0] add_ln120_fu_2621_p2;
reg   [15:0] ap_sig_allocacmp_indvar_flatten59_load;
wire    ap_block_pp0_stage0_01001;
wire   [10:0] add_ln121_2_fu_2639_p2;
wire   [0:0] icmp_ln122_fu_2701_p2;
wire   [0:0] xor_ln120_fu_2696_p2;
wire   [4:0] select_ln120_fu_2689_p3;
wire   [0:0] and_ln120_fu_2707_p2;
wire   [0:0] or_ln121_fu_2719_p2;
wire   [4:0] add_ln121_fu_2713_p2;
wire   [8:0] tmp_298_fu_2774_p3;
wire   [8:0] zext_ln151_48_fu_2781_p1;
wire   [8:0] add_ln151_fu_2784_p2;
wire   [2:0] lshr_ln_fu_2823_p4;
wire   [2:0] trunc_ln137_fu_2819_p1;
wire   [2:0] trunc_ln151_fu_2837_p1;
wire  signed [2:0] mul_res_fu_2857_p0;
wire  signed [5:0] sext_ln151_fu_2845_p1;
wire   [2:0] mul_res_fu_2857_p1;
wire   [5:0] zext_ln151_fu_2841_p1;
wire   [2:0] tmp_346_fu_2863_p4;
wire   [2:0] mul_res_576_fu_2885_p0;
wire   [5:0] zext_ln137_fu_2833_p1;
wire  signed [2:0] mul_res_576_fu_2885_p1;
wire  signed [5:0] sext_ln151_1_fu_2873_p1;
wire   [2:0] tmp_301_fu_2921_p4;
wire   [2:0] tmp_348_fu_2911_p4;
wire   [2:0] mul_res_578_fu_2947_p0;
wire   [5:0] zext_ln151_3_fu_2931_p1;
wire  signed [2:0] mul_res_578_fu_2947_p1;
wire  signed [5:0] sext_ln151_3_fu_2935_p1;
wire   [2:0] tmp_302_fu_2963_p4;
wire   [2:0] tmp_349_fu_2953_p4;
wire   [2:0] mul_res_579_fu_2989_p0;
wire   [5:0] zext_ln151_4_fu_2973_p1;
wire  signed [2:0] mul_res_579_fu_2989_p1;
wire  signed [5:0] sext_ln151_4_fu_2977_p1;
wire   [2:0] tmp_304_fu_3025_p4;
wire   [2:0] tmp_351_fu_3015_p4;
wire   [2:0] mul_res_581_fu_3051_p0;
wire   [5:0] zext_ln151_6_fu_3035_p1;
wire  signed [2:0] mul_res_581_fu_3051_p1;
wire  signed [5:0] sext_ln151_6_fu_3039_p1;
wire   [2:0] tmp_305_fu_3067_p4;
wire   [2:0] tmp_352_fu_3057_p4;
wire   [2:0] mul_res_582_fu_3093_p0;
wire   [5:0] zext_ln151_7_fu_3077_p1;
wire  signed [2:0] mul_res_582_fu_3093_p1;
wire  signed [5:0] sext_ln151_7_fu_3081_p1;
wire   [2:0] tmp_306_fu_3109_p4;
wire   [2:0] tmp_353_fu_3099_p4;
wire   [2:0] mul_res_583_fu_3135_p0;
wire   [5:0] zext_ln151_8_fu_3119_p1;
wire  signed [2:0] mul_res_583_fu_3135_p1;
wire  signed [5:0] sext_ln151_8_fu_3123_p1;
wire   [2:0] tmp_307_fu_3151_p4;
wire   [2:0] tmp_354_fu_3141_p4;
wire   [2:0] mul_res_584_fu_3177_p0;
wire   [5:0] zext_ln151_9_fu_3161_p1;
wire  signed [2:0] mul_res_584_fu_3177_p1;
wire  signed [5:0] sext_ln151_9_fu_3165_p1;
wire   [2:0] tmp_308_fu_3193_p4;
wire   [2:0] tmp_355_fu_3183_p4;
wire   [2:0] mul_res_585_fu_3219_p0;
wire   [5:0] zext_ln151_10_fu_3203_p1;
wire  signed [2:0] mul_res_585_fu_3219_p1;
wire  signed [5:0] sext_ln151_10_fu_3207_p1;
wire   [2:0] tmp_309_fu_3235_p4;
wire   [2:0] tmp_356_fu_3225_p4;
wire   [2:0] mul_res_586_fu_3261_p0;
wire   [5:0] zext_ln151_11_fu_3245_p1;
wire  signed [2:0] mul_res_586_fu_3261_p1;
wire  signed [5:0] sext_ln151_11_fu_3249_p1;
wire   [2:0] tmp_310_fu_3277_p4;
wire  signed [2:0] tmp_357_fu_3267_p4;
wire   [2:0] mul_res_587_fu_3303_p0;
wire   [2:0] tmp_311_fu_3319_p4;
wire   [2:0] tmp_358_fu_3309_p4;
wire   [2:0] mul_res_588_fu_3345_p0;
wire   [5:0] zext_ln151_13_fu_3329_p1;
wire  signed [2:0] mul_res_588_fu_3345_p1;
wire  signed [5:0] sext_ln151_13_fu_3333_p1;
wire   [2:0] tmp_312_fu_3361_p4;
wire   [2:0] tmp_359_fu_3351_p4;
wire   [2:0] mul_res_589_fu_3387_p0;
wire   [5:0] zext_ln151_14_fu_3371_p1;
wire  signed [2:0] mul_res_589_fu_3387_p1;
wire  signed [5:0] sext_ln151_14_fu_3375_p1;
wire   [2:0] tmp_314_fu_3423_p4;
wire   [2:0] tmp_361_fu_3413_p4;
wire   [2:0] mul_res_591_fu_3449_p0;
wire   [5:0] zext_ln151_16_fu_3433_p1;
wire  signed [2:0] mul_res_591_fu_3449_p1;
wire  signed [5:0] sext_ln151_16_fu_3437_p1;
wire   [2:0] tmp_315_fu_3465_p4;
wire   [2:0] tmp_362_fu_3455_p4;
wire   [2:0] mul_res_592_fu_3491_p0;
wire   [5:0] zext_ln151_17_fu_3475_p1;
wire  signed [2:0] mul_res_592_fu_3491_p1;
wire  signed [5:0] sext_ln151_17_fu_3479_p1;
wire   [2:0] tmp_316_fu_3507_p4;
wire  signed [2:0] tmp_363_fu_3497_p4;
wire   [2:0] mul_res_593_fu_3533_p0;
wire   [2:0] tmp_317_fu_3549_p4;
wire   [2:0] tmp_364_fu_3539_p4;
wire   [2:0] mul_res_594_fu_3575_p0;
wire   [5:0] zext_ln151_19_fu_3559_p1;
wire  signed [2:0] mul_res_594_fu_3575_p1;
wire  signed [5:0] sext_ln151_19_fu_3563_p1;
wire   [2:0] tmp_321_fu_3651_p4;
wire   [2:0] tmp_368_fu_3641_p4;
wire   [2:0] mul_res_598_fu_3677_p0;
wire   [5:0] zext_ln151_23_fu_3661_p1;
wire  signed [2:0] mul_res_598_fu_3677_p1;
wire  signed [5:0] sext_ln151_23_fu_3665_p1;
wire   [2:0] tmp_369_fu_3683_p4;
wire  signed [2:0] mul_res_599_fu_3705_p0;
wire  signed [5:0] sext_ln151_24_fu_3693_p1;
wire   [2:0] mul_res_599_fu_3705_p1;
wire   [2:0] tmp_370_fu_3711_p4;
wire   [2:0] mul_res_600_fu_3733_p0;
wire  signed [2:0] mul_res_600_fu_3733_p1;
wire  signed [5:0] sext_ln151_25_fu_3721_p1;
wire   [2:0] tmp_372_fu_3749_p4;
wire   [2:0] mul_res_602_fu_3771_p0;
wire  signed [2:0] mul_res_602_fu_3771_p1;
wire  signed [5:0] sext_ln151_27_fu_3759_p1;
wire   [2:0] tmp_373_fu_3777_p4;
wire   [2:0] mul_res_603_fu_3799_p0;
wire  signed [2:0] mul_res_603_fu_3799_p1;
wire  signed [5:0] sext_ln151_28_fu_3787_p1;
wire   [2:0] tmp_375_fu_3815_p4;
wire   [2:0] mul_res_605_fu_3837_p0;
wire  signed [2:0] mul_res_605_fu_3837_p1;
wire  signed [5:0] sext_ln151_30_fu_3825_p1;
wire   [2:0] tmp_376_fu_3843_p4;
wire   [2:0] mul_res_606_fu_3865_p0;
wire  signed [2:0] mul_res_606_fu_3865_p1;
wire  signed [5:0] sext_ln151_31_fu_3853_p1;
wire   [2:0] tmp_377_fu_3871_p4;
wire   [2:0] mul_res_607_fu_3893_p0;
wire  signed [2:0] mul_res_607_fu_3893_p1;
wire  signed [5:0] sext_ln151_32_fu_3881_p1;
wire   [2:0] tmp_378_fu_3899_p4;
wire   [2:0] mul_res_608_fu_3921_p0;
wire  signed [2:0] mul_res_608_fu_3921_p1;
wire  signed [5:0] sext_ln151_33_fu_3909_p1;
wire   [2:0] tmp_379_fu_3927_p4;
wire   [2:0] mul_res_609_fu_3949_p0;
wire  signed [2:0] mul_res_609_fu_3949_p1;
wire  signed [5:0] sext_ln151_34_fu_3937_p1;
wire   [2:0] tmp_380_fu_3955_p4;
wire   [2:0] mul_res_610_fu_3977_p0;
wire  signed [2:0] mul_res_610_fu_3977_p1;
wire  signed [5:0] sext_ln151_35_fu_3965_p1;
wire  signed [2:0] tmp_381_fu_3983_p4;
wire   [2:0] mul_res_611_fu_4005_p0;
wire   [2:0] tmp_382_fu_4011_p4;
wire   [2:0] mul_res_612_fu_4033_p0;
wire  signed [2:0] mul_res_612_fu_4033_p1;
wire  signed [5:0] sext_ln151_37_fu_4021_p1;
wire   [2:0] tmp_383_fu_4039_p4;
wire   [2:0] mul_res_613_fu_4061_p0;
wire  signed [2:0] mul_res_613_fu_4061_p1;
wire  signed [5:0] sext_ln151_38_fu_4049_p1;
wire   [2:0] tmp_385_fu_4077_p4;
wire   [2:0] mul_res_615_fu_4099_p0;
wire  signed [2:0] mul_res_615_fu_4099_p1;
wire  signed [5:0] sext_ln151_40_fu_4087_p1;
wire   [2:0] tmp_386_fu_4105_p4;
wire   [2:0] mul_res_616_fu_4127_p0;
wire  signed [2:0] mul_res_616_fu_4127_p1;
wire  signed [5:0] sext_ln151_41_fu_4115_p1;
wire  signed [2:0] tmp_387_fu_4133_p4;
wire   [2:0] mul_res_617_fu_4155_p0;
wire   [2:0] tmp_388_fu_4161_p4;
wire   [2:0] mul_res_618_fu_4183_p0;
wire  signed [2:0] mul_res_618_fu_4183_p1;
wire  signed [5:0] sext_ln151_43_fu_4171_p1;
wire   [2:0] tmp_392_fu_4219_p4;
wire   [2:0] mul_res_622_fu_4241_p0;
wire  signed [2:0] mul_res_622_fu_4241_p1;
wire  signed [5:0] sext_ln151_47_fu_4229_p1;
wire   [2:0] tmp_393_fu_4247_p4;
wire  signed [2:0] mul_res_623_fu_4269_p0;
wire  signed [5:0] sext_ln151_48_fu_4257_p1;
wire   [2:0] mul_res_623_fu_4269_p1;
wire   [2:0] tmp_394_fu_4275_p4;
wire   [2:0] mul_res_624_fu_4297_p0;
wire  signed [2:0] mul_res_624_fu_4297_p1;
wire  signed [5:0] sext_ln151_49_fu_4285_p1;
wire   [2:0] tmp_396_fu_4313_p4;
wire   [2:0] mul_res_626_fu_4335_p0;
wire  signed [2:0] mul_res_626_fu_4335_p1;
wire  signed [5:0] sext_ln151_51_fu_4323_p1;
wire   [2:0] tmp_397_fu_4341_p4;
wire   [2:0] mul_res_627_fu_4363_p0;
wire  signed [2:0] mul_res_627_fu_4363_p1;
wire  signed [5:0] sext_ln151_52_fu_4351_p1;
wire   [2:0] tmp_399_fu_4379_p4;
wire   [2:0] mul_res_629_fu_4401_p0;
wire  signed [2:0] mul_res_629_fu_4401_p1;
wire  signed [5:0] sext_ln151_54_fu_4389_p1;
wire   [2:0] tmp_400_fu_4407_p4;
wire   [2:0] mul_res_630_fu_4429_p0;
wire  signed [2:0] mul_res_630_fu_4429_p1;
wire  signed [5:0] sext_ln151_55_fu_4417_p1;
wire   [2:0] tmp_401_fu_4435_p4;
wire   [2:0] mul_res_631_fu_4457_p0;
wire  signed [2:0] mul_res_631_fu_4457_p1;
wire  signed [5:0] sext_ln151_56_fu_4445_p1;
wire   [2:0] tmp_402_fu_4463_p4;
wire   [2:0] mul_res_632_fu_4485_p0;
wire  signed [2:0] mul_res_632_fu_4485_p1;
wire  signed [5:0] sext_ln151_57_fu_4473_p1;
wire   [2:0] tmp_403_fu_4491_p4;
wire   [2:0] mul_res_633_fu_4513_p0;
wire  signed [2:0] mul_res_633_fu_4513_p1;
wire  signed [5:0] sext_ln151_58_fu_4501_p1;
wire   [2:0] tmp_404_fu_4519_p4;
wire   [2:0] mul_res_634_fu_4541_p0;
wire  signed [2:0] mul_res_634_fu_4541_p1;
wire  signed [5:0] sext_ln151_59_fu_4529_p1;
wire  signed [2:0] tmp_405_fu_4547_p4;
wire   [2:0] mul_res_635_fu_4569_p0;
wire   [2:0] tmp_406_fu_4575_p4;
wire   [2:0] mul_res_636_fu_4597_p0;
wire  signed [2:0] mul_res_636_fu_4597_p1;
wire  signed [5:0] sext_ln151_61_fu_4585_p1;
wire   [2:0] tmp_407_fu_4603_p4;
wire   [2:0] mul_res_637_fu_4625_p0;
wire  signed [2:0] mul_res_637_fu_4625_p1;
wire  signed [5:0] sext_ln151_62_fu_4613_p1;
wire   [2:0] tmp_409_fu_4641_p4;
wire   [2:0] mul_res_639_fu_4663_p0;
wire  signed [2:0] mul_res_639_fu_4663_p1;
wire  signed [5:0] sext_ln151_64_fu_4651_p1;
wire   [2:0] tmp_410_fu_4669_p4;
wire   [2:0] mul_res_640_fu_4691_p0;
wire  signed [2:0] mul_res_640_fu_4691_p1;
wire  signed [5:0] sext_ln151_65_fu_4679_p1;
wire  signed [2:0] tmp_411_fu_4697_p4;
wire   [2:0] mul_res_641_fu_4719_p0;
wire   [2:0] tmp_412_fu_4725_p4;
wire   [2:0] mul_res_642_fu_4747_p0;
wire  signed [2:0] mul_res_642_fu_4747_p1;
wire  signed [5:0] sext_ln151_67_fu_4735_p1;
wire   [2:0] tmp_416_fu_4783_p4;
wire   [2:0] mul_res_646_fu_4805_p0;
wire  signed [2:0] mul_res_646_fu_4805_p1;
wire  signed [5:0] sext_ln151_71_fu_4793_p1;
wire   [2:0] tmp_417_fu_4811_p4;
wire  signed [2:0] mul_res_647_fu_4833_p0;
wire  signed [5:0] sext_ln151_72_fu_4821_p1;
wire   [2:0] mul_res_647_fu_4833_p1;
wire   [2:0] tmp_418_fu_4839_p4;
wire   [2:0] mul_res_648_fu_4861_p0;
wire  signed [2:0] mul_res_648_fu_4861_p1;
wire  signed [5:0] sext_ln151_73_fu_4849_p1;
wire   [2:0] tmp_420_fu_4877_p4;
wire   [2:0] mul_res_650_fu_4899_p0;
wire  signed [2:0] mul_res_650_fu_4899_p1;
wire  signed [5:0] sext_ln151_75_fu_4887_p1;
wire   [2:0] tmp_421_fu_4905_p4;
wire   [2:0] mul_res_651_fu_4927_p0;
wire  signed [2:0] mul_res_651_fu_4927_p1;
wire  signed [5:0] sext_ln151_76_fu_4915_p1;
wire   [2:0] tmp_423_fu_4943_p4;
wire   [2:0] mul_res_653_fu_4965_p0;
wire  signed [2:0] mul_res_653_fu_4965_p1;
wire  signed [5:0] sext_ln151_78_fu_4953_p1;
wire   [2:0] tmp_424_fu_4971_p4;
wire   [2:0] mul_res_654_fu_4993_p0;
wire  signed [2:0] mul_res_654_fu_4993_p1;
wire  signed [5:0] sext_ln151_79_fu_4981_p1;
wire   [2:0] tmp_425_fu_4999_p4;
wire   [2:0] mul_res_655_fu_5021_p0;
wire  signed [2:0] mul_res_655_fu_5021_p1;
wire  signed [5:0] sext_ln151_80_fu_5009_p1;
wire   [2:0] tmp_426_fu_5027_p4;
wire   [2:0] mul_res_656_fu_5049_p0;
wire  signed [2:0] mul_res_656_fu_5049_p1;
wire  signed [5:0] sext_ln151_81_fu_5037_p1;
wire   [2:0] tmp_427_fu_5055_p4;
wire   [2:0] mul_res_657_fu_5077_p0;
wire  signed [2:0] mul_res_657_fu_5077_p1;
wire  signed [5:0] sext_ln151_82_fu_5065_p1;
wire   [2:0] tmp_428_fu_5083_p4;
wire   [2:0] mul_res_658_fu_5105_p0;
wire  signed [2:0] mul_res_658_fu_5105_p1;
wire  signed [5:0] sext_ln151_83_fu_5093_p1;
wire  signed [2:0] tmp_429_fu_5111_p4;
wire   [2:0] mul_res_659_fu_5133_p0;
wire   [2:0] tmp_430_fu_5139_p4;
wire   [2:0] mul_res_660_fu_5161_p0;
wire  signed [2:0] mul_res_660_fu_5161_p1;
wire  signed [5:0] sext_ln151_85_fu_5149_p1;
wire   [2:0] tmp_431_fu_5167_p4;
wire   [2:0] mul_res_661_fu_5189_p0;
wire  signed [2:0] mul_res_661_fu_5189_p1;
wire  signed [5:0] sext_ln151_86_fu_5177_p1;
wire   [2:0] tmp_433_fu_5205_p4;
wire   [2:0] mul_res_663_fu_5227_p0;
wire  signed [2:0] mul_res_663_fu_5227_p1;
wire  signed [5:0] sext_ln151_88_fu_5215_p1;
wire   [2:0] tmp_434_fu_5233_p4;
wire   [2:0] mul_res_664_fu_5255_p0;
wire  signed [2:0] mul_res_664_fu_5255_p1;
wire  signed [5:0] sext_ln151_89_fu_5243_p1;
wire  signed [2:0] tmp_435_fu_5261_p4;
wire   [2:0] mul_res_665_fu_5283_p0;
wire   [2:0] tmp_436_fu_5289_p4;
wire   [2:0] mul_res_666_fu_5311_p0;
wire  signed [2:0] mul_res_666_fu_5311_p1;
wire  signed [5:0] sext_ln151_91_fu_5299_p1;
wire   [2:0] tmp_440_fu_5347_p4;
wire   [2:0] mul_res_670_fu_5369_p0;
wire  signed [2:0] mul_res_670_fu_5369_p1;
wire  signed [5:0] sext_ln151_95_fu_5357_p1;
wire   [2:0] tmp_441_fu_5375_p4;
wire  signed [2:0] mul_res_671_fu_5397_p0;
wire  signed [5:0] sext_ln151_96_fu_5385_p1;
wire   [2:0] mul_res_671_fu_5397_p1;
wire   [2:0] tmp_442_fu_5403_p4;
wire   [2:0] mul_res_672_fu_5425_p0;
wire  signed [2:0] mul_res_672_fu_5425_p1;
wire  signed [5:0] sext_ln151_97_fu_5413_p1;
wire   [2:0] tmp_444_fu_5441_p4;
wire   [2:0] mul_res_674_fu_5463_p0;
wire  signed [2:0] mul_res_674_fu_5463_p1;
wire  signed [5:0] sext_ln151_99_fu_5451_p1;
wire   [2:0] tmp_445_fu_5469_p4;
wire   [2:0] mul_res_675_fu_5491_p0;
wire  signed [2:0] mul_res_675_fu_5491_p1;
wire  signed [5:0] sext_ln151_100_fu_5479_p1;
wire   [2:0] tmp_447_fu_5507_p4;
wire   [2:0] mul_res_677_fu_5529_p0;
wire  signed [2:0] mul_res_677_fu_5529_p1;
wire  signed [5:0] sext_ln151_102_fu_5517_p1;
wire   [2:0] tmp_448_fu_5535_p4;
wire   [2:0] mul_res_678_fu_5557_p0;
wire  signed [2:0] mul_res_678_fu_5557_p1;
wire  signed [5:0] sext_ln151_103_fu_5545_p1;
wire   [2:0] tmp_449_fu_5563_p4;
wire   [2:0] mul_res_679_fu_5585_p0;
wire  signed [2:0] mul_res_679_fu_5585_p1;
wire  signed [5:0] sext_ln151_104_fu_5573_p1;
wire   [2:0] tmp_450_fu_5591_p4;
wire   [2:0] mul_res_680_fu_5613_p0;
wire  signed [2:0] mul_res_680_fu_5613_p1;
wire  signed [5:0] sext_ln151_105_fu_5601_p1;
wire   [2:0] tmp_451_fu_5619_p4;
wire   [2:0] mul_res_681_fu_5641_p0;
wire  signed [2:0] mul_res_681_fu_5641_p1;
wire  signed [5:0] sext_ln151_106_fu_5629_p1;
wire   [2:0] tmp_452_fu_5647_p4;
wire   [2:0] mul_res_682_fu_5669_p0;
wire  signed [2:0] mul_res_682_fu_5669_p1;
wire  signed [5:0] sext_ln151_107_fu_5657_p1;
wire  signed [2:0] tmp_453_fu_5675_p4;
wire   [2:0] mul_res_683_fu_5697_p0;
wire   [2:0] tmp_454_fu_5703_p4;
wire   [2:0] mul_res_684_fu_5725_p0;
wire  signed [2:0] mul_res_684_fu_5725_p1;
wire  signed [5:0] sext_ln151_109_fu_5713_p1;
wire   [2:0] tmp_455_fu_5731_p4;
wire   [2:0] mul_res_685_fu_5753_p0;
wire  signed [2:0] mul_res_685_fu_5753_p1;
wire  signed [5:0] sext_ln151_110_fu_5741_p1;
wire   [2:0] tmp_457_fu_5769_p4;
wire   [2:0] mul_res_687_fu_5791_p0;
wire  signed [2:0] mul_res_687_fu_5791_p1;
wire  signed [5:0] sext_ln151_112_fu_5779_p1;
wire   [2:0] tmp_458_fu_5797_p4;
wire   [2:0] mul_res_688_fu_5819_p0;
wire  signed [2:0] mul_res_688_fu_5819_p1;
wire  signed [5:0] sext_ln151_113_fu_5807_p1;
wire  signed [2:0] tmp_459_fu_5825_p4;
wire   [2:0] mul_res_689_fu_5847_p0;
wire   [2:0] tmp_460_fu_5853_p4;
wire   [2:0] mul_res_690_fu_5875_p0;
wire  signed [2:0] mul_res_690_fu_5875_p1;
wire  signed [5:0] sext_ln151_115_fu_5863_p1;
wire   [2:0] tmp_464_fu_5911_p4;
wire   [2:0] mul_res_694_fu_5933_p0;
wire  signed [2:0] mul_res_694_fu_5933_p1;
wire  signed [5:0] sext_ln151_119_fu_5921_p1;
wire   [2:0] tmp_465_fu_5939_p4;
wire  signed [2:0] mul_res_695_fu_5961_p0;
wire  signed [5:0] sext_ln151_120_fu_5949_p1;
wire   [2:0] mul_res_695_fu_5961_p1;
wire   [2:0] tmp_466_fu_5967_p4;
wire   [2:0] mul_res_696_fu_5989_p0;
wire  signed [2:0] mul_res_696_fu_5989_p1;
wire  signed [5:0] sext_ln151_121_fu_5977_p1;
wire   [2:0] tmp_468_fu_6005_p4;
wire   [2:0] mul_res_698_fu_6027_p0;
wire  signed [2:0] mul_res_698_fu_6027_p1;
wire  signed [5:0] sext_ln151_123_fu_6015_p1;
wire   [2:0] tmp_469_fu_6033_p4;
wire   [2:0] mul_res_699_fu_6055_p0;
wire  signed [2:0] mul_res_699_fu_6055_p1;
wire  signed [5:0] sext_ln151_124_fu_6043_p1;
wire   [2:0] tmp_471_fu_6071_p4;
wire   [2:0] mul_res_701_fu_6093_p0;
wire  signed [2:0] mul_res_701_fu_6093_p1;
wire  signed [5:0] sext_ln151_126_fu_6081_p1;
wire   [2:0] tmp_472_fu_6099_p4;
wire   [2:0] mul_res_702_fu_6121_p0;
wire  signed [2:0] mul_res_702_fu_6121_p1;
wire  signed [5:0] sext_ln151_127_fu_6109_p1;
wire   [2:0] tmp_473_fu_6127_p4;
wire   [2:0] mul_res_703_fu_6149_p0;
wire  signed [2:0] mul_res_703_fu_6149_p1;
wire  signed [5:0] sext_ln151_128_fu_6137_p1;
wire   [2:0] tmp_474_fu_6155_p4;
wire   [2:0] mul_res_704_fu_6177_p0;
wire  signed [2:0] mul_res_704_fu_6177_p1;
wire  signed [5:0] sext_ln151_129_fu_6165_p1;
wire   [2:0] tmp_475_fu_6183_p4;
wire   [2:0] mul_res_705_fu_6205_p0;
wire  signed [2:0] mul_res_705_fu_6205_p1;
wire  signed [5:0] sext_ln151_130_fu_6193_p1;
wire   [2:0] tmp_476_fu_6211_p4;
wire   [2:0] mul_res_706_fu_6233_p0;
wire  signed [2:0] mul_res_706_fu_6233_p1;
wire  signed [5:0] sext_ln151_131_fu_6221_p1;
wire  signed [2:0] tmp_477_fu_6239_p4;
wire   [2:0] mul_res_707_fu_6261_p0;
wire   [2:0] tmp_478_fu_6267_p4;
wire   [2:0] mul_res_708_fu_6289_p0;
wire  signed [2:0] mul_res_708_fu_6289_p1;
wire  signed [5:0] sext_ln151_133_fu_6277_p1;
wire   [2:0] tmp_479_fu_6295_p4;
wire   [2:0] mul_res_709_fu_6317_p0;
wire  signed [2:0] mul_res_709_fu_6317_p1;
wire  signed [5:0] sext_ln151_134_fu_6305_p1;
wire   [2:0] tmp_481_fu_6333_p4;
wire   [2:0] mul_res_711_fu_6355_p0;
wire  signed [2:0] mul_res_711_fu_6355_p1;
wire  signed [5:0] sext_ln151_136_fu_6343_p1;
wire   [2:0] tmp_482_fu_6361_p4;
wire   [2:0] mul_res_712_fu_6383_p0;
wire  signed [2:0] mul_res_712_fu_6383_p1;
wire  signed [5:0] sext_ln151_137_fu_6371_p1;
wire  signed [2:0] tmp_483_fu_6389_p4;
wire   [2:0] mul_res_713_fu_6411_p0;
wire   [2:0] tmp_484_fu_6417_p4;
wire   [2:0] mul_res_714_fu_6439_p0;
wire  signed [2:0] mul_res_714_fu_6439_p1;
wire  signed [5:0] sext_ln151_139_fu_6427_p1;
wire   [2:0] tmp_488_fu_6475_p4;
wire   [2:0] mul_res_718_fu_6497_p0;
wire  signed [2:0] mul_res_718_fu_6497_p1;
wire  signed [5:0] sext_ln151_143_fu_6485_p1;
wire   [2:0] tmp_489_fu_6503_p4;
wire  signed [2:0] mul_res_719_fu_6525_p0;
wire  signed [5:0] sext_ln151_144_fu_6513_p1;
wire   [2:0] mul_res_719_fu_6525_p1;
wire   [2:0] tmp_490_fu_6531_p4;
wire   [2:0] mul_res_720_fu_6553_p0;
wire  signed [2:0] mul_res_720_fu_6553_p1;
wire  signed [5:0] sext_ln151_145_fu_6541_p1;
wire   [2:0] tmp_492_fu_6569_p4;
wire   [2:0] mul_res_722_fu_6591_p0;
wire  signed [2:0] mul_res_722_fu_6591_p1;
wire  signed [5:0] sext_ln151_147_fu_6579_p1;
wire   [2:0] tmp_493_fu_6597_p4;
wire   [2:0] mul_res_723_fu_6619_p0;
wire  signed [2:0] mul_res_723_fu_6619_p1;
wire  signed [5:0] sext_ln151_148_fu_6607_p1;
wire   [2:0] tmp_495_fu_6635_p4;
wire   [2:0] mul_res_725_fu_6657_p0;
wire  signed [2:0] mul_res_725_fu_6657_p1;
wire  signed [5:0] sext_ln151_150_fu_6645_p1;
wire   [2:0] tmp_496_fu_6663_p4;
wire   [2:0] mul_res_726_fu_6685_p0;
wire  signed [2:0] mul_res_726_fu_6685_p1;
wire  signed [5:0] sext_ln151_151_fu_6673_p1;
wire   [2:0] tmp_497_fu_6691_p4;
wire   [2:0] mul_res_727_fu_6713_p0;
wire  signed [2:0] mul_res_727_fu_6713_p1;
wire  signed [5:0] sext_ln151_152_fu_6701_p1;
wire   [2:0] tmp_498_fu_6719_p4;
wire   [2:0] mul_res_728_fu_6741_p0;
wire  signed [2:0] mul_res_728_fu_6741_p1;
wire  signed [5:0] sext_ln151_153_fu_6729_p1;
wire   [2:0] tmp_499_fu_6747_p4;
wire   [2:0] mul_res_729_fu_6769_p0;
wire  signed [2:0] mul_res_729_fu_6769_p1;
wire  signed [5:0] sext_ln151_154_fu_6757_p1;
wire   [2:0] tmp_500_fu_6775_p4;
wire   [2:0] mul_res_730_fu_6797_p0;
wire  signed [2:0] mul_res_730_fu_6797_p1;
wire  signed [5:0] sext_ln151_155_fu_6785_p1;
wire  signed [2:0] tmp_501_fu_6803_p4;
wire   [2:0] mul_res_731_fu_6825_p0;
wire   [2:0] tmp_502_fu_6831_p4;
wire   [2:0] mul_res_732_fu_6853_p0;
wire  signed [2:0] mul_res_732_fu_6853_p1;
wire  signed [5:0] sext_ln151_157_fu_6841_p1;
wire   [2:0] tmp_503_fu_6859_p4;
wire   [2:0] mul_res_733_fu_6881_p0;
wire  signed [2:0] mul_res_733_fu_6881_p1;
wire  signed [5:0] sext_ln151_158_fu_6869_p1;
wire   [2:0] tmp_505_fu_6897_p4;
wire   [2:0] mul_res_735_fu_6919_p0;
wire  signed [2:0] mul_res_735_fu_6919_p1;
wire  signed [5:0] sext_ln151_160_fu_6907_p1;
wire   [2:0] tmp_506_fu_6925_p4;
wire   [2:0] mul_res_736_fu_6947_p0;
wire  signed [2:0] mul_res_736_fu_6947_p1;
wire  signed [5:0] sext_ln151_161_fu_6935_p1;
wire  signed [2:0] tmp_507_fu_6953_p4;
wire   [2:0] mul_res_737_fu_6975_p0;
wire   [2:0] tmp_508_fu_6981_p4;
wire   [2:0] mul_res_738_fu_7003_p0;
wire  signed [2:0] mul_res_738_fu_7003_p1;
wire  signed [5:0] sext_ln151_163_fu_6991_p1;
wire   [2:0] tmp_512_fu_7039_p4;
wire   [2:0] mul_res_742_fu_7061_p0;
wire  signed [2:0] mul_res_742_fu_7061_p1;
wire  signed [5:0] sext_ln151_167_fu_7049_p1;
wire   [2:0] tmp_513_fu_7067_p4;
wire  signed [2:0] mul_res_743_fu_7089_p0;
wire  signed [5:0] sext_ln151_168_fu_7077_p1;
wire   [2:0] mul_res_743_fu_7089_p1;
wire   [2:0] tmp_514_fu_7095_p4;
wire   [2:0] mul_res_744_fu_7117_p0;
wire  signed [2:0] mul_res_744_fu_7117_p1;
wire  signed [5:0] sext_ln151_169_fu_7105_p1;
wire   [2:0] tmp_516_fu_7133_p4;
wire   [2:0] mul_res_746_fu_7155_p0;
wire  signed [2:0] mul_res_746_fu_7155_p1;
wire  signed [5:0] sext_ln151_171_fu_7143_p1;
wire   [2:0] tmp_517_fu_7161_p4;
wire   [2:0] mul_res_747_fu_7183_p0;
wire  signed [2:0] mul_res_747_fu_7183_p1;
wire  signed [5:0] sext_ln151_172_fu_7171_p1;
wire   [2:0] tmp_519_fu_7199_p4;
wire   [2:0] mul_res_749_fu_7221_p0;
wire  signed [2:0] mul_res_749_fu_7221_p1;
wire  signed [5:0] sext_ln151_174_fu_7209_p1;
wire   [2:0] tmp_520_fu_7227_p4;
wire   [2:0] mul_res_750_fu_7249_p0;
wire  signed [2:0] mul_res_750_fu_7249_p1;
wire  signed [5:0] sext_ln151_175_fu_7237_p1;
wire   [2:0] tmp_521_fu_7255_p4;
wire   [2:0] mul_res_751_fu_7277_p0;
wire  signed [2:0] mul_res_751_fu_7277_p1;
wire  signed [5:0] sext_ln151_176_fu_7265_p1;
wire   [2:0] tmp_522_fu_7283_p4;
wire   [2:0] mul_res_752_fu_7305_p0;
wire  signed [2:0] mul_res_752_fu_7305_p1;
wire  signed [5:0] sext_ln151_177_fu_7293_p1;
wire   [2:0] tmp_523_fu_7311_p4;
wire   [2:0] mul_res_753_fu_7333_p0;
wire  signed [2:0] mul_res_753_fu_7333_p1;
wire  signed [5:0] sext_ln151_178_fu_7321_p1;
wire   [2:0] tmp_524_fu_7339_p4;
wire   [2:0] mul_res_754_fu_7361_p0;
wire  signed [2:0] mul_res_754_fu_7361_p1;
wire  signed [5:0] sext_ln151_179_fu_7349_p1;
wire  signed [2:0] tmp_525_fu_7367_p4;
wire   [2:0] mul_res_755_fu_7389_p0;
wire   [2:0] tmp_526_fu_7395_p4;
wire   [2:0] mul_res_756_fu_7417_p0;
wire  signed [2:0] mul_res_756_fu_7417_p1;
wire  signed [5:0] sext_ln151_181_fu_7405_p1;
wire   [2:0] tmp_527_fu_7423_p4;
wire   [2:0] mul_res_757_fu_7445_p0;
wire  signed [2:0] mul_res_757_fu_7445_p1;
wire  signed [5:0] sext_ln151_182_fu_7433_p1;
wire   [2:0] tmp_529_fu_7461_p4;
wire   [2:0] mul_res_759_fu_7483_p0;
wire  signed [2:0] mul_res_759_fu_7483_p1;
wire  signed [5:0] sext_ln151_184_fu_7471_p1;
wire   [2:0] tmp_530_fu_7489_p4;
wire   [2:0] mul_res_760_fu_7511_p0;
wire  signed [2:0] mul_res_760_fu_7511_p1;
wire  signed [5:0] sext_ln151_185_fu_7499_p1;
wire  signed [2:0] tmp_531_fu_7517_p4;
wire   [2:0] mul_res_761_fu_7539_p0;
wire   [2:0] tmp_532_fu_7545_p4;
wire   [2:0] mul_res_762_fu_7567_p0;
wire  signed [2:0] mul_res_762_fu_7567_p1;
wire  signed [5:0] sext_ln151_187_fu_7555_p1;
wire   [2:0] tmp_536_fu_7603_p4;
wire   [2:0] mul_res_766_fu_7625_p0;
wire  signed [2:0] mul_res_766_fu_7625_p1;
wire  signed [5:0] sext_ln151_191_fu_7613_p1;
wire   [2:0] tmp_537_fu_7631_p4;
wire  signed [2:0] mul_res_767_fu_7653_p0;
wire  signed [5:0] sext_ln151_192_fu_7641_p1;
wire   [2:0] mul_res_767_fu_7653_p1;
wire   [2:0] tmp_538_fu_7659_p4;
wire   [2:0] mul_res_768_fu_7681_p0;
wire  signed [2:0] mul_res_768_fu_7681_p1;
wire  signed [5:0] sext_ln151_193_fu_7669_p1;
wire   [2:0] tmp_540_fu_7697_p4;
wire   [2:0] mul_res_770_fu_7719_p0;
wire  signed [2:0] mul_res_770_fu_7719_p1;
wire  signed [5:0] sext_ln151_195_fu_7707_p1;
wire   [2:0] tmp_541_fu_7725_p4;
wire   [2:0] mul_res_771_fu_7747_p0;
wire  signed [2:0] mul_res_771_fu_7747_p1;
wire  signed [5:0] sext_ln151_196_fu_7735_p1;
wire   [2:0] tmp_543_fu_7763_p4;
wire   [2:0] mul_res_773_fu_7785_p0;
wire  signed [2:0] mul_res_773_fu_7785_p1;
wire  signed [5:0] sext_ln151_198_fu_7773_p1;
wire   [2:0] tmp_544_fu_7791_p4;
wire   [2:0] mul_res_774_fu_7813_p0;
wire  signed [2:0] mul_res_774_fu_7813_p1;
wire  signed [5:0] sext_ln151_199_fu_7801_p1;
wire   [2:0] tmp_545_fu_7819_p4;
wire   [2:0] mul_res_775_fu_7841_p0;
wire  signed [2:0] mul_res_775_fu_7841_p1;
wire  signed [5:0] sext_ln151_200_fu_7829_p1;
wire   [2:0] tmp_546_fu_7847_p4;
wire   [2:0] mul_res_776_fu_7869_p0;
wire  signed [2:0] mul_res_776_fu_7869_p1;
wire  signed [5:0] sext_ln151_201_fu_7857_p1;
wire   [2:0] tmp_547_fu_7875_p4;
wire   [2:0] mul_res_777_fu_7897_p0;
wire  signed [2:0] mul_res_777_fu_7897_p1;
wire  signed [5:0] sext_ln151_202_fu_7885_p1;
wire   [2:0] tmp_548_fu_7903_p4;
wire   [2:0] mul_res_778_fu_7925_p0;
wire  signed [2:0] mul_res_778_fu_7925_p1;
wire  signed [5:0] sext_ln151_203_fu_7913_p1;
wire  signed [2:0] tmp_549_fu_7931_p4;
wire   [2:0] mul_res_779_fu_7953_p0;
wire   [2:0] tmp_550_fu_7959_p4;
wire   [2:0] mul_res_780_fu_7981_p0;
wire  signed [2:0] mul_res_780_fu_7981_p1;
wire  signed [5:0] sext_ln151_205_fu_7969_p1;
wire   [2:0] tmp_551_fu_7987_p4;
wire   [2:0] mul_res_781_fu_8009_p0;
wire  signed [2:0] mul_res_781_fu_8009_p1;
wire  signed [5:0] sext_ln151_206_fu_7997_p1;
wire   [2:0] tmp_553_fu_8025_p4;
wire   [2:0] mul_res_783_fu_8047_p0;
wire  signed [2:0] mul_res_783_fu_8047_p1;
wire  signed [5:0] sext_ln151_208_fu_8035_p1;
wire   [2:0] tmp_554_fu_8053_p4;
wire   [2:0] mul_res_784_fu_8075_p0;
wire  signed [2:0] mul_res_784_fu_8075_p1;
wire  signed [5:0] sext_ln151_209_fu_8063_p1;
wire  signed [2:0] tmp_555_fu_8081_p4;
wire   [2:0] mul_res_785_fu_8103_p0;
wire   [2:0] tmp_556_fu_8109_p4;
wire   [2:0] mul_res_786_fu_8131_p0;
wire  signed [2:0] mul_res_786_fu_8131_p1;
wire  signed [5:0] sext_ln151_211_fu_8119_p1;
wire   [2:0] tmp_560_fu_8167_p4;
wire   [2:0] mul_res_790_fu_8189_p0;
wire  signed [2:0] mul_res_790_fu_8189_p1;
wire  signed [5:0] sext_ln151_215_fu_8177_p1;
wire   [2:0] tmp_561_fu_8195_p4;
wire  signed [2:0] mul_res_791_fu_8217_p0;
wire  signed [5:0] sext_ln151_216_fu_8205_p1;
wire   [2:0] mul_res_791_fu_8217_p1;
wire   [2:0] tmp_562_fu_8223_p4;
wire   [2:0] mul_res_792_fu_8245_p0;
wire  signed [2:0] mul_res_792_fu_8245_p1;
wire  signed [5:0] sext_ln151_217_fu_8233_p1;
wire   [2:0] tmp_564_fu_8261_p4;
wire   [2:0] mul_res_794_fu_8283_p0;
wire  signed [2:0] mul_res_794_fu_8283_p1;
wire  signed [5:0] sext_ln151_219_fu_8271_p1;
wire   [2:0] tmp_565_fu_8289_p4;
wire   [2:0] mul_res_795_fu_8311_p0;
wire  signed [2:0] mul_res_795_fu_8311_p1;
wire  signed [5:0] sext_ln151_220_fu_8299_p1;
wire   [2:0] tmp_567_fu_8327_p4;
wire   [2:0] mul_res_797_fu_8349_p0;
wire  signed [2:0] mul_res_797_fu_8349_p1;
wire  signed [5:0] sext_ln151_222_fu_8337_p1;
wire   [2:0] tmp_568_fu_8355_p4;
wire   [2:0] mul_res_798_fu_8377_p0;
wire  signed [2:0] mul_res_798_fu_8377_p1;
wire  signed [5:0] sext_ln151_223_fu_8365_p1;
wire   [2:0] tmp_569_fu_8383_p4;
wire   [2:0] mul_res_799_fu_8405_p0;
wire  signed [2:0] mul_res_799_fu_8405_p1;
wire  signed [5:0] sext_ln151_224_fu_8393_p1;
wire   [2:0] tmp_570_fu_8411_p4;
wire   [2:0] mul_res_800_fu_8433_p0;
wire  signed [2:0] mul_res_800_fu_8433_p1;
wire  signed [5:0] sext_ln151_225_fu_8421_p1;
wire   [2:0] tmp_571_fu_8439_p4;
wire   [2:0] mul_res_801_fu_8461_p0;
wire  signed [2:0] mul_res_801_fu_8461_p1;
wire  signed [5:0] sext_ln151_226_fu_8449_p1;
wire   [2:0] tmp_572_fu_8467_p4;
wire   [2:0] mul_res_802_fu_8489_p0;
wire  signed [2:0] mul_res_802_fu_8489_p1;
wire  signed [5:0] sext_ln151_227_fu_8477_p1;
wire  signed [2:0] tmp_573_fu_8495_p4;
wire   [2:0] mul_res_803_fu_8517_p0;
wire   [2:0] tmp_574_fu_8523_p4;
wire   [2:0] mul_res_804_fu_8545_p0;
wire  signed [2:0] mul_res_804_fu_8545_p1;
wire  signed [5:0] sext_ln151_229_fu_8533_p1;
wire   [2:0] tmp_575_fu_8551_p4;
wire   [2:0] mul_res_805_fu_8573_p0;
wire  signed [2:0] mul_res_805_fu_8573_p1;
wire  signed [5:0] sext_ln151_230_fu_8561_p1;
wire   [2:0] tmp_577_fu_8589_p4;
wire   [2:0] mul_res_807_fu_8611_p0;
wire  signed [2:0] mul_res_807_fu_8611_p1;
wire  signed [5:0] sext_ln151_232_fu_8599_p1;
wire   [2:0] tmp_578_fu_8617_p4;
wire   [2:0] mul_res_808_fu_8639_p0;
wire  signed [2:0] mul_res_808_fu_8639_p1;
wire  signed [5:0] sext_ln151_233_fu_8627_p1;
wire  signed [2:0] tmp_579_fu_8645_p4;
wire   [2:0] mul_res_809_fu_8667_p0;
wire   [2:0] tmp_580_fu_8673_p4;
wire   [2:0] mul_res_810_fu_8695_p0;
wire  signed [2:0] mul_res_810_fu_8695_p1;
wire  signed [5:0] sext_ln151_235_fu_8683_p1;
wire   [2:0] tmp_584_fu_8731_p4;
wire   [2:0] mul_res_814_fu_8753_p0;
wire  signed [2:0] mul_res_814_fu_8753_p1;
wire  signed [5:0] sext_ln151_239_fu_8741_p1;
wire   [2:0] tmp_585_fu_8759_p4;
wire  signed [2:0] mul_res_815_fu_8781_p0;
wire  signed [5:0] sext_ln151_240_fu_8769_p1;
wire   [2:0] mul_res_815_fu_8781_p1;
wire   [2:0] tmp_586_fu_8787_p4;
wire   [2:0] mul_res_816_fu_8809_p0;
wire  signed [2:0] mul_res_816_fu_8809_p1;
wire  signed [5:0] sext_ln151_241_fu_8797_p1;
wire   [2:0] tmp_588_fu_8825_p4;
wire   [2:0] mul_res_818_fu_8847_p0;
wire  signed [2:0] mul_res_818_fu_8847_p1;
wire  signed [5:0] sext_ln151_243_fu_8835_p1;
wire   [2:0] tmp_589_fu_8853_p4;
wire   [2:0] mul_res_819_fu_8875_p0;
wire  signed [2:0] mul_res_819_fu_8875_p1;
wire  signed [5:0] sext_ln151_244_fu_8863_p1;
wire   [2:0] tmp_591_fu_8891_p4;
wire   [2:0] mul_res_821_fu_8913_p0;
wire  signed [2:0] mul_res_821_fu_8913_p1;
wire  signed [5:0] sext_ln151_246_fu_8901_p1;
wire   [2:0] tmp_592_fu_8919_p4;
wire   [2:0] mul_res_822_fu_8941_p0;
wire  signed [2:0] mul_res_822_fu_8941_p1;
wire  signed [5:0] sext_ln151_247_fu_8929_p1;
wire   [2:0] tmp_593_fu_8947_p4;
wire   [2:0] mul_res_823_fu_8969_p0;
wire  signed [2:0] mul_res_823_fu_8969_p1;
wire  signed [5:0] sext_ln151_248_fu_8957_p1;
wire   [2:0] tmp_594_fu_8975_p4;
wire   [2:0] mul_res_824_fu_8997_p0;
wire  signed [2:0] mul_res_824_fu_8997_p1;
wire  signed [5:0] sext_ln151_249_fu_8985_p1;
wire   [2:0] tmp_595_fu_9003_p4;
wire   [2:0] mul_res_825_fu_9025_p0;
wire  signed [2:0] mul_res_825_fu_9025_p1;
wire  signed [5:0] sext_ln151_250_fu_9013_p1;
wire   [2:0] tmp_596_fu_9031_p4;
wire   [2:0] mul_res_826_fu_9053_p0;
wire  signed [2:0] mul_res_826_fu_9053_p1;
wire  signed [5:0] sext_ln151_251_fu_9041_p1;
wire   [2:0] tmp_598_fu_9069_p4;
wire   [2:0] mul_res_828_fu_9091_p0;
wire  signed [2:0] mul_res_828_fu_9091_p1;
wire  signed [5:0] sext_ln151_253_fu_9079_p1;
wire   [2:0] tmp_599_fu_9097_p4;
wire   [2:0] mul_res_829_fu_9119_p0;
wire  signed [2:0] mul_res_829_fu_9119_p1;
wire  signed [5:0] sext_ln151_254_fu_9107_p1;
wire   [2:0] tmp_601_fu_9135_p4;
wire   [2:0] mul_res_831_fu_9157_p0;
wire  signed [2:0] mul_res_831_fu_9157_p1;
wire  signed [5:0] sext_ln151_256_fu_9145_p1;
wire   [2:0] tmp_602_fu_9163_p4;
wire   [2:0] mul_res_832_fu_9185_p0;
wire  signed [2:0] mul_res_832_fu_9185_p1;
wire  signed [5:0] sext_ln151_257_fu_9173_p1;
wire   [2:0] tmp_604_fu_9201_p4;
wire   [2:0] mul_res_834_fu_9223_p0;
wire  signed [2:0] mul_res_834_fu_9223_p1;
wire  signed [5:0] sext_ln151_259_fu_9211_p1;
wire   [2:0] tmp_608_fu_9259_p4;
wire   [2:0] mul_res_838_fu_9281_p0;
wire  signed [2:0] mul_res_838_fu_9281_p1;
wire  signed [5:0] sext_ln151_263_fu_9269_p1;
wire   [2:0] tmp_609_fu_9287_p4;
wire  signed [2:0] mul_res_839_fu_9309_p0;
wire  signed [5:0] sext_ln151_264_fu_9297_p1;
wire   [2:0] mul_res_839_fu_9309_p1;
wire   [2:0] tmp_610_fu_9315_p4;
wire   [2:0] mul_res_840_fu_9337_p0;
wire  signed [2:0] mul_res_840_fu_9337_p1;
wire  signed [5:0] sext_ln151_265_fu_9325_p1;
wire   [2:0] tmp_612_fu_9353_p4;
wire   [2:0] mul_res_842_fu_9375_p0;
wire  signed [2:0] mul_res_842_fu_9375_p1;
wire  signed [5:0] sext_ln151_267_fu_9363_p1;
wire   [2:0] tmp_613_fu_9381_p4;
wire   [2:0] mul_res_843_fu_9403_p0;
wire  signed [2:0] mul_res_843_fu_9403_p1;
wire  signed [5:0] sext_ln151_268_fu_9391_p1;
wire   [2:0] tmp_615_fu_9419_p4;
wire   [2:0] mul_res_845_fu_9441_p0;
wire  signed [2:0] mul_res_845_fu_9441_p1;
wire  signed [5:0] sext_ln151_270_fu_9429_p1;
wire   [2:0] tmp_616_fu_9447_p4;
wire   [2:0] mul_res_846_fu_9469_p0;
wire  signed [2:0] mul_res_846_fu_9469_p1;
wire  signed [5:0] sext_ln151_271_fu_9457_p1;
wire   [2:0] tmp_617_fu_9475_p4;
wire   [2:0] mul_res_847_fu_9497_p0;
wire  signed [2:0] mul_res_847_fu_9497_p1;
wire  signed [5:0] sext_ln151_272_fu_9485_p1;
wire   [2:0] tmp_618_fu_9503_p4;
wire   [2:0] mul_res_848_fu_9525_p0;
wire  signed [2:0] mul_res_848_fu_9525_p1;
wire  signed [5:0] sext_ln151_273_fu_9513_p1;
wire   [2:0] tmp_619_fu_9531_p4;
wire   [2:0] mul_res_849_fu_9553_p0;
wire  signed [2:0] mul_res_849_fu_9553_p1;
wire  signed [5:0] sext_ln151_274_fu_9541_p1;
wire   [2:0] tmp_620_fu_9559_p4;
wire   [2:0] mul_res_850_fu_9581_p0;
wire  signed [2:0] mul_res_850_fu_9581_p1;
wire  signed [5:0] sext_ln151_275_fu_9569_p1;
wire   [2:0] tmp_622_fu_9597_p4;
wire   [2:0] mul_res_852_fu_9619_p0;
wire  signed [2:0] mul_res_852_fu_9619_p1;
wire  signed [5:0] sext_ln151_277_fu_9607_p1;
wire   [2:0] tmp_623_fu_9625_p4;
wire   [2:0] mul_res_853_fu_9647_p0;
wire  signed [2:0] mul_res_853_fu_9647_p1;
wire  signed [5:0] sext_ln151_278_fu_9635_p1;
wire   [2:0] tmp_625_fu_9663_p4;
wire   [2:0] mul_res_855_fu_9685_p0;
wire  signed [2:0] mul_res_855_fu_9685_p1;
wire  signed [5:0] sext_ln151_280_fu_9673_p1;
wire   [2:0] tmp_626_fu_9691_p4;
wire   [2:0] mul_res_856_fu_9713_p0;
wire  signed [2:0] mul_res_856_fu_9713_p1;
wire  signed [5:0] sext_ln151_281_fu_9701_p1;
wire   [2:0] tmp_628_fu_9729_p4;
wire   [2:0] mul_res_858_fu_9751_p0;
wire  signed [2:0] mul_res_858_fu_9751_p1;
wire  signed [5:0] sext_ln151_283_fu_9739_p1;
wire   [2:0] tmp_632_fu_9787_p4;
wire   [2:0] mul_res_862_fu_9809_p0;
wire  signed [2:0] mul_res_862_fu_9809_p1;
wire  signed [5:0] sext_ln151_287_fu_9797_p1;
wire   [2:0] tmp_322_fu_9815_p4;
wire   [2:0] mul_res_863_fu_9837_p0;
wire   [5:0] zext_ln151_24_fu_9825_p1;
wire  signed [2:0] mul_res_863_fu_9837_p1;
wire   [2:0] tmp_323_fu_9843_p4;
wire   [2:0] mul_res_864_fu_9865_p0;
wire   [5:0] zext_ln151_25_fu_9853_p1;
wire  signed [2:0] mul_res_864_fu_9865_p1;
wire   [2:0] tmp_325_fu_9881_p4;
wire   [2:0] mul_res_866_fu_9903_p0;
wire   [5:0] zext_ln151_27_fu_9891_p1;
wire  signed [2:0] mul_res_866_fu_9903_p1;
wire   [2:0] tmp_326_fu_9909_p4;
wire   [2:0] mul_res_867_fu_9931_p0;
wire   [5:0] zext_ln151_28_fu_9919_p1;
wire  signed [2:0] mul_res_867_fu_9931_p1;
wire   [2:0] tmp_328_fu_9947_p4;
wire   [2:0] mul_res_869_fu_9969_p0;
wire   [5:0] zext_ln151_30_fu_9957_p1;
wire  signed [2:0] mul_res_869_fu_9969_p1;
wire   [2:0] tmp_329_fu_9975_p4;
wire   [2:0] mul_res_870_fu_9997_p0;
wire   [5:0] zext_ln151_31_fu_9985_p1;
wire  signed [2:0] mul_res_870_fu_9997_p1;
wire   [2:0] tmp_330_fu_10003_p4;
wire   [2:0] mul_res_871_fu_10025_p0;
wire   [5:0] zext_ln151_32_fu_10013_p1;
wire  signed [2:0] mul_res_871_fu_10025_p1;
wire   [2:0] tmp_331_fu_10031_p4;
wire   [2:0] mul_res_872_fu_10053_p0;
wire   [5:0] zext_ln151_33_fu_10041_p1;
wire  signed [2:0] mul_res_872_fu_10053_p1;
wire   [2:0] tmp_332_fu_10059_p4;
wire   [2:0] mul_res_873_fu_10081_p0;
wire   [5:0] zext_ln151_34_fu_10069_p1;
wire  signed [2:0] mul_res_873_fu_10081_p1;
wire   [2:0] tmp_333_fu_10087_p4;
wire   [2:0] mul_res_874_fu_10109_p0;
wire   [5:0] zext_ln151_35_fu_10097_p1;
wire  signed [2:0] mul_res_874_fu_10109_p1;
wire   [2:0] tmp_335_fu_10125_p4;
wire   [2:0] mul_res_876_fu_10147_p0;
wire   [5:0] zext_ln151_37_fu_10135_p1;
wire  signed [2:0] mul_res_876_fu_10147_p1;
wire   [2:0] tmp_336_fu_10153_p4;
wire   [2:0] mul_res_877_fu_10175_p0;
wire   [5:0] zext_ln151_38_fu_10163_p1;
wire  signed [2:0] mul_res_877_fu_10175_p1;
wire   [2:0] tmp_338_fu_10191_p4;
wire   [2:0] mul_res_879_fu_10213_p0;
wire   [5:0] zext_ln151_40_fu_10201_p1;
wire  signed [2:0] mul_res_879_fu_10213_p1;
wire   [2:0] tmp_339_fu_10219_p4;
wire   [2:0] mul_res_880_fu_10241_p0;
wire   [5:0] zext_ln151_41_fu_10229_p1;
wire  signed [2:0] mul_res_880_fu_10241_p1;
wire   [2:0] tmp_341_fu_10257_p4;
wire   [2:0] mul_res_882_fu_10279_p0;
wire   [5:0] zext_ln151_43_fu_10267_p1;
wire  signed [2:0] mul_res_882_fu_10279_p1;
wire   [2:0] tmp_345_fu_10315_p4;
wire   [2:0] mul_res_886_fu_10337_p0;
wire   [5:0] zext_ln151_47_fu_10325_p1;
wire  signed [2:0] mul_res_886_fu_10337_p1;
wire   [2:0] mul_res_887_fu_10351_p0;
wire  signed [2:0] mul_res_887_fu_10351_p1;
wire   [2:0] mul_res_888_fu_10365_p0;
wire  signed [2:0] mul_res_888_fu_10365_p1;
wire   [2:0] mul_res_890_fu_10379_p0;
wire  signed [2:0] mul_res_890_fu_10379_p1;
wire   [2:0] mul_res_891_fu_10393_p0;
wire  signed [2:0] mul_res_891_fu_10393_p1;
wire   [2:0] mul_res_893_fu_10407_p0;
wire  signed [2:0] mul_res_893_fu_10407_p1;
wire   [2:0] mul_res_894_fu_10421_p0;
wire  signed [2:0] mul_res_894_fu_10421_p1;
wire   [2:0] mul_res_895_fu_10435_p0;
wire  signed [2:0] mul_res_895_fu_10435_p1;
wire   [2:0] mul_res_896_fu_10449_p0;
wire  signed [2:0] mul_res_896_fu_10449_p1;
wire   [2:0] mul_res_897_fu_10463_p0;
wire  signed [2:0] mul_res_897_fu_10463_p1;
wire   [2:0] mul_res_898_fu_10477_p0;
wire  signed [2:0] mul_res_898_fu_10477_p1;
wire   [2:0] mul_res_900_fu_10491_p0;
wire  signed [2:0] mul_res_900_fu_10491_p1;
wire   [2:0] mul_res_901_fu_10505_p0;
wire  signed [2:0] mul_res_901_fu_10505_p1;
wire   [2:0] mul_res_903_fu_10519_p0;
wire  signed [2:0] mul_res_903_fu_10519_p1;
wire   [2:0] mul_res_904_fu_10533_p0;
wire  signed [2:0] mul_res_904_fu_10533_p1;
wire   [2:0] mul_res_906_fu_10547_p0;
wire  signed [2:0] mul_res_906_fu_10547_p1;
wire   [2:0] mul_res_910_fu_10561_p0;
wire  signed [2:0] mul_res_910_fu_10561_p1;
wire   [2:0] mul_res_911_fu_10575_p0;
wire  signed [2:0] mul_res_911_fu_10575_p1;
wire   [2:0] mul_res_912_fu_10589_p0;
wire  signed [2:0] mul_res_912_fu_10589_p1;
wire   [2:0] mul_res_914_fu_10603_p0;
wire  signed [2:0] mul_res_914_fu_10603_p1;
wire   [2:0] mul_res_915_fu_10617_p0;
wire  signed [2:0] mul_res_915_fu_10617_p1;
wire   [2:0] mul_res_917_fu_10631_p0;
wire  signed [2:0] mul_res_917_fu_10631_p1;
wire   [2:0] mul_res_918_fu_10645_p0;
wire  signed [2:0] mul_res_918_fu_10645_p1;
wire   [2:0] mul_res_919_fu_10659_p0;
wire  signed [2:0] mul_res_919_fu_10659_p1;
wire   [2:0] mul_res_920_fu_10673_p0;
wire  signed [2:0] mul_res_920_fu_10673_p1;
wire   [2:0] mul_res_921_fu_10687_p0;
wire  signed [2:0] mul_res_921_fu_10687_p1;
wire   [2:0] mul_res_922_fu_10701_p0;
wire  signed [2:0] mul_res_922_fu_10701_p1;
wire   [2:0] mul_res_924_fu_10715_p0;
wire  signed [2:0] mul_res_924_fu_10715_p1;
wire   [2:0] mul_res_925_fu_10729_p0;
wire  signed [2:0] mul_res_925_fu_10729_p1;
wire   [2:0] mul_res_927_fu_10743_p0;
wire  signed [2:0] mul_res_927_fu_10743_p1;
wire   [2:0] mul_res_928_fu_10757_p0;
wire  signed [2:0] mul_res_928_fu_10757_p1;
wire   [2:0] mul_res_930_fu_10771_p0;
wire  signed [2:0] mul_res_930_fu_10771_p1;
wire   [2:0] mul_res_934_fu_10785_p0;
wire  signed [2:0] mul_res_934_fu_10785_p1;
wire   [2:0] mul_res_935_fu_10799_p0;
wire  signed [2:0] mul_res_935_fu_10799_p1;
wire   [2:0] mul_res_936_fu_10813_p0;
wire  signed [2:0] mul_res_936_fu_10813_p1;
wire   [2:0] mul_res_938_fu_10827_p0;
wire  signed [2:0] mul_res_938_fu_10827_p1;
wire   [2:0] mul_res_939_fu_10841_p0;
wire  signed [2:0] mul_res_939_fu_10841_p1;
wire   [2:0] mul_res_941_fu_10855_p0;
wire  signed [2:0] mul_res_941_fu_10855_p1;
wire   [2:0] mul_res_942_fu_10869_p0;
wire  signed [2:0] mul_res_942_fu_10869_p1;
wire   [2:0] mul_res_943_fu_10883_p0;
wire  signed [2:0] mul_res_943_fu_10883_p1;
wire   [2:0] mul_res_944_fu_10897_p0;
wire  signed [2:0] mul_res_944_fu_10897_p1;
wire   [2:0] mul_res_945_fu_10911_p0;
wire  signed [2:0] mul_res_945_fu_10911_p1;
wire   [2:0] mul_res_946_fu_10925_p0;
wire  signed [2:0] mul_res_946_fu_10925_p1;
wire   [2:0] mul_res_948_fu_10939_p0;
wire  signed [2:0] mul_res_948_fu_10939_p1;
wire   [2:0] mul_res_949_fu_10953_p0;
wire  signed [2:0] mul_res_949_fu_10953_p1;
wire   [2:0] mul_res_951_fu_10967_p0;
wire  signed [2:0] mul_res_951_fu_10967_p1;
wire   [2:0] mul_res_952_fu_10981_p0;
wire  signed [2:0] mul_res_952_fu_10981_p1;
wire   [2:0] mul_res_954_fu_10995_p0;
wire  signed [2:0] mul_res_954_fu_10995_p1;
wire   [2:0] mul_res_958_fu_11009_p0;
wire  signed [2:0] mul_res_958_fu_11009_p1;
wire   [2:0] mul_res_959_fu_11023_p0;
wire  signed [2:0] mul_res_959_fu_11023_p1;
wire   [2:0] mul_res_960_fu_11037_p0;
wire  signed [2:0] mul_res_960_fu_11037_p1;
wire   [2:0] mul_res_962_fu_11051_p0;
wire  signed [2:0] mul_res_962_fu_11051_p1;
wire   [2:0] mul_res_963_fu_11065_p0;
wire  signed [2:0] mul_res_963_fu_11065_p1;
wire   [2:0] mul_res_965_fu_11079_p0;
wire  signed [2:0] mul_res_965_fu_11079_p1;
wire   [2:0] mul_res_966_fu_11093_p0;
wire  signed [2:0] mul_res_966_fu_11093_p1;
wire   [2:0] mul_res_967_fu_11107_p0;
wire  signed [2:0] mul_res_967_fu_11107_p1;
wire   [2:0] mul_res_968_fu_11121_p0;
wire  signed [2:0] mul_res_968_fu_11121_p1;
wire   [2:0] mul_res_969_fu_11135_p0;
wire  signed [2:0] mul_res_969_fu_11135_p1;
wire   [2:0] mul_res_970_fu_11149_p0;
wire  signed [2:0] mul_res_970_fu_11149_p1;
wire   [2:0] mul_res_972_fu_11163_p0;
wire  signed [2:0] mul_res_972_fu_11163_p1;
wire   [2:0] mul_res_973_fu_11177_p0;
wire  signed [2:0] mul_res_973_fu_11177_p1;
wire   [2:0] mul_res_975_fu_11191_p0;
wire  signed [2:0] mul_res_975_fu_11191_p1;
wire   [2:0] mul_res_976_fu_11205_p0;
wire  signed [2:0] mul_res_976_fu_11205_p1;
wire   [2:0] mul_res_978_fu_11219_p0;
wire  signed [2:0] mul_res_978_fu_11219_p1;
wire   [2:0] mul_res_982_fu_11233_p0;
wire  signed [2:0] mul_res_982_fu_11233_p1;
wire   [2:0] mul_res_983_fu_11247_p0;
wire  signed [2:0] mul_res_983_fu_11247_p1;
wire   [2:0] mul_res_984_fu_11261_p0;
wire  signed [2:0] mul_res_984_fu_11261_p1;
wire   [2:0] mul_res_986_fu_11275_p0;
wire  signed [2:0] mul_res_986_fu_11275_p1;
wire   [2:0] mul_res_987_fu_11289_p0;
wire  signed [2:0] mul_res_987_fu_11289_p1;
wire   [2:0] mul_res_989_fu_11303_p0;
wire  signed [2:0] mul_res_989_fu_11303_p1;
wire   [2:0] mul_res_990_fu_11317_p0;
wire  signed [2:0] mul_res_990_fu_11317_p1;
wire   [2:0] mul_res_991_fu_11331_p0;
wire  signed [2:0] mul_res_991_fu_11331_p1;
wire   [2:0] mul_res_992_fu_11345_p0;
wire  signed [2:0] mul_res_992_fu_11345_p1;
wire   [2:0] mul_res_993_fu_11359_p0;
wire  signed [2:0] mul_res_993_fu_11359_p1;
wire   [2:0] mul_res_994_fu_11373_p0;
wire  signed [2:0] mul_res_994_fu_11373_p1;
wire   [2:0] mul_res_996_fu_11387_p0;
wire  signed [2:0] mul_res_996_fu_11387_p1;
wire   [2:0] mul_res_997_fu_11401_p0;
wire  signed [2:0] mul_res_997_fu_11401_p1;
wire   [2:0] mul_res_999_fu_11415_p0;
wire  signed [2:0] mul_res_999_fu_11415_p1;
wire   [2:0] mul_res_1000_fu_11429_p0;
wire  signed [2:0] mul_res_1000_fu_11429_p1;
wire   [2:0] mul_res_1002_fu_11443_p0;
wire  signed [2:0] mul_res_1002_fu_11443_p1;
wire   [2:0] mul_res_1006_fu_11457_p0;
wire  signed [2:0] mul_res_1006_fu_11457_p1;
wire   [2:0] mul_res_1007_fu_11471_p0;
wire  signed [2:0] mul_res_1007_fu_11471_p1;
wire   [2:0] mul_res_1008_fu_11485_p0;
wire  signed [2:0] mul_res_1008_fu_11485_p1;
wire   [2:0] mul_res_1010_fu_11499_p0;
wire  signed [2:0] mul_res_1010_fu_11499_p1;
wire   [2:0] mul_res_1011_fu_11513_p0;
wire  signed [2:0] mul_res_1011_fu_11513_p1;
wire   [2:0] mul_res_1013_fu_11527_p0;
wire  signed [2:0] mul_res_1013_fu_11527_p1;
wire   [2:0] mul_res_1014_fu_11541_p0;
wire  signed [2:0] mul_res_1014_fu_11541_p1;
wire   [2:0] mul_res_1015_fu_11555_p0;
wire  signed [2:0] mul_res_1015_fu_11555_p1;
wire   [2:0] mul_res_1016_fu_11569_p0;
wire  signed [2:0] mul_res_1016_fu_11569_p1;
wire   [2:0] mul_res_1017_fu_11583_p0;
wire  signed [2:0] mul_res_1017_fu_11583_p1;
wire   [2:0] mul_res_1018_fu_11597_p0;
wire  signed [2:0] mul_res_1018_fu_11597_p1;
wire   [2:0] mul_res_1020_fu_11611_p0;
wire  signed [2:0] mul_res_1020_fu_11611_p1;
wire   [2:0] mul_res_1021_fu_11625_p0;
wire  signed [2:0] mul_res_1021_fu_11625_p1;
wire   [2:0] mul_res_1023_fu_11639_p0;
wire  signed [2:0] mul_res_1023_fu_11639_p1;
wire   [2:0] mul_res_1024_fu_11653_p0;
wire  signed [2:0] mul_res_1024_fu_11653_p1;
wire   [2:0] mul_res_1026_fu_11667_p0;
wire  signed [2:0] mul_res_1026_fu_11667_p1;
wire   [2:0] mul_res_1030_fu_11681_p0;
wire  signed [2:0] mul_res_1030_fu_11681_p1;
wire   [2:0] mul_res_1031_fu_11695_p0;
wire  signed [2:0] mul_res_1031_fu_11695_p1;
wire   [2:0] mul_res_1032_fu_11709_p0;
wire  signed [2:0] mul_res_1032_fu_11709_p1;
wire   [2:0] mul_res_1034_fu_11723_p0;
wire  signed [2:0] mul_res_1034_fu_11723_p1;
wire   [2:0] mul_res_1035_fu_11737_p0;
wire  signed [2:0] mul_res_1035_fu_11737_p1;
wire   [2:0] mul_res_1037_fu_11751_p0;
wire  signed [2:0] mul_res_1037_fu_11751_p1;
wire   [2:0] mul_res_1038_fu_11765_p0;
wire  signed [2:0] mul_res_1038_fu_11765_p1;
wire   [2:0] mul_res_1039_fu_11779_p0;
wire  signed [2:0] mul_res_1039_fu_11779_p1;
wire   [2:0] mul_res_1040_fu_11793_p0;
wire  signed [2:0] mul_res_1040_fu_11793_p1;
wire   [2:0] mul_res_1041_fu_11807_p0;
wire  signed [2:0] mul_res_1041_fu_11807_p1;
wire   [2:0] mul_res_1042_fu_11821_p0;
wire  signed [2:0] mul_res_1042_fu_11821_p1;
wire   [2:0] mul_res_1044_fu_11835_p0;
wire  signed [2:0] mul_res_1044_fu_11835_p1;
wire   [2:0] mul_res_1045_fu_11849_p0;
wire  signed [2:0] mul_res_1045_fu_11849_p1;
wire   [2:0] mul_res_1047_fu_11863_p0;
wire  signed [2:0] mul_res_1047_fu_11863_p1;
wire   [2:0] mul_res_1048_fu_11877_p0;
wire  signed [2:0] mul_res_1048_fu_11877_p1;
wire   [2:0] mul_res_1050_fu_11891_p0;
wire  signed [2:0] mul_res_1050_fu_11891_p1;
wire   [2:0] mul_res_1054_fu_11905_p0;
wire  signed [2:0] mul_res_1054_fu_11905_p1;
wire   [2:0] mul_res_1055_fu_11919_p0;
wire  signed [2:0] mul_res_1055_fu_11919_p1;
wire   [2:0] mul_res_1056_fu_11933_p0;
wire  signed [2:0] mul_res_1056_fu_11933_p1;
wire   [2:0] mul_res_1058_fu_11947_p0;
wire  signed [2:0] mul_res_1058_fu_11947_p1;
wire   [2:0] mul_res_1059_fu_11961_p0;
wire  signed [2:0] mul_res_1059_fu_11961_p1;
wire   [2:0] mul_res_1061_fu_11975_p0;
wire  signed [2:0] mul_res_1061_fu_11975_p1;
wire   [2:0] mul_res_1062_fu_11989_p0;
wire  signed [2:0] mul_res_1062_fu_11989_p1;
wire   [2:0] mul_res_1063_fu_12003_p0;
wire  signed [2:0] mul_res_1063_fu_12003_p1;
wire   [2:0] mul_res_1064_fu_12017_p0;
wire  signed [2:0] mul_res_1064_fu_12017_p1;
wire   [2:0] mul_res_1065_fu_12031_p0;
wire  signed [2:0] mul_res_1065_fu_12031_p1;
wire   [2:0] mul_res_1066_fu_12045_p0;
wire  signed [2:0] mul_res_1066_fu_12045_p1;
wire   [2:0] mul_res_1068_fu_12059_p0;
wire  signed [2:0] mul_res_1068_fu_12059_p1;
wire   [2:0] mul_res_1069_fu_12073_p0;
wire  signed [2:0] mul_res_1069_fu_12073_p1;
wire   [2:0] mul_res_1071_fu_12087_p0;
wire  signed [2:0] mul_res_1071_fu_12087_p1;
wire   [2:0] mul_res_1072_fu_12101_p0;
wire  signed [2:0] mul_res_1072_fu_12101_p1;
wire   [2:0] mul_res_1074_fu_12115_p0;
wire  signed [2:0] mul_res_1074_fu_12115_p1;
wire   [2:0] mul_res_1078_fu_12129_p0;
wire  signed [2:0] mul_res_1078_fu_12129_p1;
wire   [2:0] mul_res_1079_fu_12143_p0;
wire  signed [2:0] mul_res_1079_fu_12143_p1;
wire   [2:0] mul_res_1080_fu_12157_p0;
wire  signed [2:0] mul_res_1080_fu_12157_p1;
wire   [2:0] mul_res_1082_fu_12171_p0;
wire  signed [2:0] mul_res_1082_fu_12171_p1;
wire   [2:0] mul_res_1083_fu_12185_p0;
wire  signed [2:0] mul_res_1083_fu_12185_p1;
wire   [2:0] mul_res_1085_fu_12199_p0;
wire  signed [2:0] mul_res_1085_fu_12199_p1;
wire   [2:0] mul_res_1086_fu_12213_p0;
wire  signed [2:0] mul_res_1086_fu_12213_p1;
wire   [2:0] mul_res_1087_fu_12227_p0;
wire  signed [2:0] mul_res_1087_fu_12227_p1;
wire   [2:0] mul_res_1088_fu_12241_p0;
wire  signed [2:0] mul_res_1088_fu_12241_p1;
wire   [2:0] mul_res_1089_fu_12255_p0;
wire  signed [2:0] mul_res_1089_fu_12255_p1;
wire   [2:0] mul_res_1090_fu_12269_p0;
wire  signed [2:0] mul_res_1090_fu_12269_p1;
wire   [2:0] mul_res_1092_fu_12283_p0;
wire  signed [2:0] mul_res_1092_fu_12283_p1;
wire   [2:0] mul_res_1093_fu_12297_p0;
wire  signed [2:0] mul_res_1093_fu_12297_p1;
wire   [2:0] mul_res_1095_fu_12311_p0;
wire  signed [2:0] mul_res_1095_fu_12311_p1;
wire   [2:0] mul_res_1096_fu_12325_p0;
wire  signed [2:0] mul_res_1096_fu_12325_p1;
wire   [2:0] mul_res_1098_fu_12339_p0;
wire  signed [2:0] mul_res_1098_fu_12339_p1;
wire   [2:0] mul_res_1102_fu_12353_p0;
wire  signed [2:0] mul_res_1102_fu_12353_p1;
wire   [2:0] mul_res_1103_fu_12367_p0;
wire  signed [2:0] mul_res_1103_fu_12367_p1;
wire   [2:0] mul_res_1104_fu_12381_p0;
wire  signed [2:0] mul_res_1104_fu_12381_p1;
wire   [2:0] mul_res_1106_fu_12395_p0;
wire  signed [2:0] mul_res_1106_fu_12395_p1;
wire   [2:0] mul_res_1107_fu_12409_p0;
wire  signed [2:0] mul_res_1107_fu_12409_p1;
wire   [2:0] mul_res_1109_fu_12423_p0;
wire  signed [2:0] mul_res_1109_fu_12423_p1;
wire   [2:0] mul_res_1110_fu_12437_p0;
wire  signed [2:0] mul_res_1110_fu_12437_p1;
wire   [2:0] mul_res_1111_fu_12451_p0;
wire  signed [2:0] mul_res_1111_fu_12451_p1;
wire   [2:0] mul_res_1112_fu_12465_p0;
wire  signed [2:0] mul_res_1112_fu_12465_p1;
wire   [2:0] mul_res_1113_fu_12479_p0;
wire  signed [2:0] mul_res_1113_fu_12479_p1;
wire   [2:0] mul_res_1114_fu_12493_p0;
wire  signed [2:0] mul_res_1114_fu_12493_p1;
wire   [2:0] mul_res_1116_fu_12507_p0;
wire  signed [2:0] mul_res_1116_fu_12507_p1;
wire   [2:0] mul_res_1117_fu_12521_p0;
wire  signed [2:0] mul_res_1117_fu_12521_p1;
wire   [2:0] mul_res_1119_fu_12535_p0;
wire  signed [2:0] mul_res_1119_fu_12535_p1;
wire   [2:0] mul_res_1120_fu_12549_p0;
wire  signed [2:0] mul_res_1120_fu_12549_p1;
wire   [2:0] mul_res_1122_fu_12563_p0;
wire  signed [2:0] mul_res_1122_fu_12563_p1;
wire   [2:0] mul_res_1126_fu_12577_p0;
wire  signed [2:0] mul_res_1126_fu_12577_p1;
wire   [2:0] mul_res_1127_fu_12591_p0;
wire  signed [2:0] mul_res_1127_fu_12591_p1;
wire   [2:0] mul_res_1128_fu_12605_p0;
wire  signed [2:0] mul_res_1128_fu_12605_p1;
wire   [2:0] mul_res_1130_fu_12619_p0;
wire  signed [2:0] mul_res_1130_fu_12619_p1;
wire   [2:0] mul_res_1131_fu_12633_p0;
wire  signed [2:0] mul_res_1131_fu_12633_p1;
wire   [2:0] mul_res_1133_fu_12647_p0;
wire  signed [2:0] mul_res_1133_fu_12647_p1;
wire   [2:0] mul_res_1134_fu_12661_p0;
wire  signed [2:0] mul_res_1134_fu_12661_p1;
wire   [2:0] mul_res_1135_fu_12675_p0;
wire  signed [2:0] mul_res_1135_fu_12675_p1;
wire   [2:0] mul_res_1136_fu_12689_p0;
wire  signed [2:0] mul_res_1136_fu_12689_p1;
wire   [2:0] mul_res_1137_fu_12703_p0;
wire  signed [2:0] mul_res_1137_fu_12703_p1;
wire   [2:0] mul_res_1138_fu_12717_p0;
wire  signed [2:0] mul_res_1138_fu_12717_p1;
wire   [2:0] mul_res_1140_fu_12731_p0;
wire  signed [2:0] mul_res_1140_fu_12731_p1;
wire   [2:0] mul_res_1141_fu_12745_p0;
wire  signed [2:0] mul_res_1141_fu_12745_p1;
wire   [2:0] mul_res_1143_fu_12759_p0;
wire  signed [2:0] mul_res_1143_fu_12759_p1;
wire   [2:0] mul_res_1144_fu_12773_p0;
wire  signed [2:0] mul_res_1144_fu_12773_p1;
wire   [2:0] mul_res_1146_fu_12787_p0;
wire  signed [2:0] mul_res_1146_fu_12787_p1;
wire   [2:0] mul_res_1150_fu_12801_p0;
wire  signed [2:0] mul_res_1150_fu_12801_p1;
wire   [2:0] mul_res_577_fu_12941_p0;
wire   [5:0] zext_ln151_2_fu_12927_p1;
wire  signed [2:0] mul_res_577_fu_12941_p1;
wire  signed [5:0] sext_ln151_2_fu_12930_p1;
wire  signed [5:0] mul_res_577_fu_12941_p2;
wire   [2:0] mul_res_580_fu_12971_p0;
wire   [5:0] zext_ln151_5_fu_12957_p1;
wire  signed [2:0] mul_res_580_fu_12971_p1;
wire  signed [5:0] sext_ln151_5_fu_12960_p1;
wire  signed [5:0] mul_res_580_fu_12971_p2;
wire   [2:0] mul_res_590_fu_13022_p0;
wire   [5:0] zext_ln151_15_fu_13008_p1;
wire  signed [2:0] mul_res_590_fu_13022_p1;
wire  signed [5:0] sext_ln151_15_fu_13011_p1;
wire  signed [5:0] mul_res_590_fu_13022_p2;
wire   [2:0] mul_res_595_fu_13058_p0;
wire   [5:0] zext_ln151_20_fu_13044_p1;
wire  signed [2:0] mul_res_595_fu_13058_p1;
wire  signed [5:0] sext_ln151_20_fu_13047_p1;
wire  signed [5:0] mul_res_595_fu_13058_p2;
wire   [2:0] mul_res_596_fu_13082_p0;
wire   [5:0] zext_ln151_21_fu_13068_p1;
wire  signed [2:0] mul_res_596_fu_13082_p1;
wire  signed [5:0] sext_ln151_21_fu_13071_p1;
wire  signed [5:0] mul_res_596_fu_13082_p2;
wire   [2:0] mul_res_597_fu_13106_p0;
wire   [5:0] zext_ln151_22_fu_13092_p1;
wire  signed [2:0] mul_res_597_fu_13106_p1;
wire  signed [5:0] sext_ln151_22_fu_13095_p1;
wire  signed [5:0] mul_res_597_fu_13106_p2;
wire  signed [6:0] sext_ln151_309_fu_13088_p1;
wire  signed [6:0] sext_ln151_310_fu_13112_p1;
wire  signed [6:0] sext_ln151_305_fu_13035_p1;
wire  signed [6:0] sext_ln151_307_fu_13041_p1;
wire   [6:0] add_ln153_2_fu_13125_p2;
wire  signed [7:0] sext_ln153_2_fu_13131_p1;
wire  signed [7:0] sext_ln151_308_fu_13064_p1;
wire  signed [6:0] sext_ln151_299_fu_12996_p1;
wire  signed [6:0] sext_ln151_301_fu_13002_p1;
wire   [6:0] add_ln153_5_fu_13141_p2;
wire  signed [7:0] sext_ln153_4_fu_13147_p1;
wire  signed [7:0] sext_ln151_306_fu_13038_p1;
wire   [7:0] add_ln153_6_fu_13151_p2;
wire  signed [6:0] sext_ln151_302_fu_13005_p1;
wire  signed [6:0] sext_ln151_304_fu_13032_p1;
wire   [6:0] add_ln153_7_fu_13161_p2;
wire  signed [7:0] sext_ln153_6_fu_13167_p1;
wire  signed [7:0] sext_ln151_300_fu_12999_p1;
wire   [7:0] add_ln153_8_fu_13171_p2;
wire  signed [8:0] sext_ln153_7_fu_13177_p1;
wire  signed [8:0] sext_ln153_5_fu_13157_p1;
wire  signed [6:0] sext_ln151_289_fu_12924_p1;
wire  signed [6:0] sext_ln151_288_fu_12921_p1;
wire   [6:0] add_ln153_11_fu_13187_p2;
wire  signed [7:0] sext_ln153_9_fu_13193_p1;
wire  signed [7:0] sext_ln151_303_fu_13028_p1;
wire  signed [6:0] sext_ln151_292_fu_12954_p1;
wire  signed [6:0] sext_ln151_291_fu_12951_p1;
wire   [6:0] add_ln153_13_fu_13203_p2;
wire  signed [7:0] sext_ln153_11_fu_13209_p1;
wire  signed [7:0] sext_ln151_290_fu_12947_p1;
wire  signed [6:0] sext_ln151_295_fu_12984_p1;
wire  signed [6:0] sext_ln151_294_fu_12981_p1;
wire   [6:0] add_ln153_16_fu_13219_p2;
wire  signed [7:0] sext_ln153_14_fu_13225_p1;
wire  signed [7:0] sext_ln151_293_fu_12977_p1;
wire  signed [6:0] sext_ln151_296_fu_12987_p1;
wire  signed [6:0] sext_ln151_298_fu_12993_p1;
wire   [6:0] add_ln153_18_fu_13235_p2;
wire  signed [6:0] sext_ln151_297_fu_12990_p1;
wire  signed [6:0] sext_ln153_fu_13116_p1;
wire   [6:0] add_ln153_19_fu_13245_p2;
wire  signed [7:0] sext_ln153_17_fu_13251_p1;
wire  signed [7:0] sext_ln153_16_fu_13241_p1;
wire   [2:0] mul_res_601_fu_13278_p0;
wire  signed [2:0] mul_res_601_fu_13278_p1;
wire  signed [5:0] sext_ln151_26_fu_13267_p1;
wire  signed [5:0] mul_res_601_fu_13278_p2;
wire   [2:0] mul_res_604_fu_13305_p0;
wire  signed [2:0] mul_res_604_fu_13305_p1;
wire  signed [5:0] sext_ln151_29_fu_13294_p1;
wire  signed [5:0] mul_res_604_fu_13305_p2;
wire   [2:0] mul_res_614_fu_13353_p0;
wire  signed [2:0] mul_res_614_fu_13353_p1;
wire  signed [5:0] sext_ln151_39_fu_13342_p1;
wire  signed [5:0] mul_res_614_fu_13353_p2;
wire   [2:0] mul_res_619_fu_13386_p0;
wire  signed [2:0] mul_res_619_fu_13386_p1;
wire  signed [5:0] sext_ln151_44_fu_13375_p1;
wire  signed [5:0] mul_res_619_fu_13386_p2;
wire   [2:0] mul_res_620_fu_13407_p0;
wire  signed [2:0] mul_res_620_fu_13407_p1;
wire  signed [5:0] sext_ln151_45_fu_13396_p1;
wire  signed [5:0] mul_res_620_fu_13407_p2;
wire   [2:0] mul_res_621_fu_13428_p0;
wire  signed [2:0] mul_res_621_fu_13428_p1;
wire  signed [5:0] sext_ln151_46_fu_13417_p1;
wire  signed [5:0] mul_res_621_fu_13428_p2;
wire  signed [6:0] sext_ln151_332_fu_13413_p1;
wire  signed [6:0] sext_ln151_333_fu_13434_p1;
wire  signed [6:0] sext_ln151_328_fu_13366_p1;
wire  signed [6:0] sext_ln151_330_fu_13372_p1;
wire   [6:0] add_ln153_26_fu_13447_p2;
wire  signed [7:0] sext_ln153_23_fu_13453_p1;
wire  signed [7:0] sext_ln151_331_fu_13392_p1;
wire  signed [6:0] sext_ln151_322_fu_13330_p1;
wire  signed [6:0] sext_ln151_324_fu_13336_p1;
wire   [6:0] add_ln153_29_fu_13463_p2;
wire  signed [7:0] sext_ln153_25_fu_13469_p1;
wire  signed [7:0] sext_ln151_329_fu_13369_p1;
wire   [7:0] add_ln153_30_fu_13473_p2;
wire  signed [6:0] sext_ln151_325_fu_13339_p1;
wire  signed [6:0] sext_ln151_327_fu_13363_p1;
wire   [6:0] add_ln153_31_fu_13483_p2;
wire  signed [7:0] sext_ln153_27_fu_13489_p1;
wire  signed [7:0] sext_ln151_323_fu_13333_p1;
wire   [7:0] add_ln153_32_fu_13493_p2;
wire  signed [8:0] sext_ln153_28_fu_13499_p1;
wire  signed [8:0] sext_ln153_26_fu_13479_p1;
wire  signed [6:0] sext_ln151_312_fu_13264_p1;
wire  signed [6:0] sext_ln151_311_fu_13261_p1;
wire   [6:0] add_ln153_35_fu_13509_p2;
wire  signed [7:0] sext_ln153_30_fu_13515_p1;
wire  signed [7:0] sext_ln151_326_fu_13359_p1;
wire  signed [6:0] sext_ln151_315_fu_13291_p1;
wire  signed [6:0] sext_ln151_314_fu_13288_p1;
wire   [6:0] add_ln153_37_fu_13525_p2;
wire  signed [7:0] sext_ln153_32_fu_13531_p1;
wire  signed [7:0] sext_ln151_313_fu_13284_p1;
wire  signed [6:0] sext_ln151_318_fu_13318_p1;
wire  signed [6:0] sext_ln151_317_fu_13315_p1;
wire   [6:0] add_ln153_40_fu_13541_p2;
wire  signed [7:0] sext_ln153_35_fu_13547_p1;
wire  signed [7:0] sext_ln151_316_fu_13311_p1;
wire  signed [6:0] sext_ln151_319_fu_13321_p1;
wire  signed [6:0] sext_ln151_321_fu_13327_p1;
wire   [6:0] add_ln153_42_fu_13557_p2;
wire  signed [6:0] sext_ln151_320_fu_13324_p1;
wire  signed [6:0] sext_ln153_21_fu_13438_p1;
wire   [6:0] add_ln153_43_fu_13567_p2;
wire  signed [7:0] sext_ln153_38_fu_13573_p1;
wire  signed [7:0] sext_ln153_37_fu_13563_p1;
wire   [2:0] mul_res_625_fu_13600_p0;
wire  signed [2:0] mul_res_625_fu_13600_p1;
wire  signed [5:0] sext_ln151_50_fu_13589_p1;
wire  signed [5:0] mul_res_625_fu_13600_p2;
wire   [2:0] mul_res_628_fu_13627_p0;
wire  signed [2:0] mul_res_628_fu_13627_p1;
wire  signed [5:0] sext_ln151_53_fu_13616_p1;
wire  signed [5:0] mul_res_628_fu_13627_p2;
wire   [2:0] mul_res_638_fu_13675_p0;
wire  signed [2:0] mul_res_638_fu_13675_p1;
wire  signed [5:0] sext_ln151_63_fu_13664_p1;
wire  signed [5:0] mul_res_638_fu_13675_p2;
wire   [2:0] mul_res_643_fu_13708_p0;
wire  signed [2:0] mul_res_643_fu_13708_p1;
wire  signed [5:0] sext_ln151_68_fu_13697_p1;
wire  signed [5:0] mul_res_643_fu_13708_p2;
wire   [2:0] mul_res_644_fu_13729_p0;
wire  signed [2:0] mul_res_644_fu_13729_p1;
wire  signed [5:0] sext_ln151_69_fu_13718_p1;
wire  signed [5:0] mul_res_644_fu_13729_p2;
wire   [2:0] mul_res_645_fu_13750_p0;
wire  signed [2:0] mul_res_645_fu_13750_p1;
wire  signed [5:0] sext_ln151_70_fu_13739_p1;
wire  signed [5:0] mul_res_645_fu_13750_p2;
wire  signed [6:0] sext_ln151_355_fu_13735_p1;
wire  signed [6:0] sext_ln151_356_fu_13756_p1;
wire  signed [6:0] sext_ln151_351_fu_13688_p1;
wire  signed [6:0] sext_ln151_353_fu_13694_p1;
wire   [6:0] add_ln153_50_fu_13769_p2;
wire  signed [7:0] sext_ln153_44_fu_13775_p1;
wire  signed [7:0] sext_ln151_354_fu_13714_p1;
wire  signed [6:0] sext_ln151_345_fu_13652_p1;
wire  signed [6:0] sext_ln151_347_fu_13658_p1;
wire   [6:0] add_ln153_53_fu_13785_p2;
wire  signed [7:0] sext_ln153_46_fu_13791_p1;
wire  signed [7:0] sext_ln151_352_fu_13691_p1;
wire   [7:0] add_ln153_54_fu_13795_p2;
wire  signed [6:0] sext_ln151_348_fu_13661_p1;
wire  signed [6:0] sext_ln151_350_fu_13685_p1;
wire   [6:0] add_ln153_55_fu_13805_p2;
wire  signed [7:0] sext_ln153_48_fu_13811_p1;
wire  signed [7:0] sext_ln151_346_fu_13655_p1;
wire   [7:0] add_ln153_56_fu_13815_p2;
wire  signed [8:0] sext_ln153_49_fu_13821_p1;
wire  signed [8:0] sext_ln153_47_fu_13801_p1;
wire  signed [6:0] sext_ln151_335_fu_13586_p1;
wire  signed [6:0] sext_ln151_334_fu_13583_p1;
wire   [6:0] add_ln153_59_fu_13831_p2;
wire  signed [7:0] sext_ln153_51_fu_13837_p1;
wire  signed [7:0] sext_ln151_349_fu_13681_p1;
wire  signed [6:0] sext_ln151_338_fu_13613_p1;
wire  signed [6:0] sext_ln151_337_fu_13610_p1;
wire   [6:0] add_ln153_61_fu_13847_p2;
wire  signed [7:0] sext_ln153_53_fu_13853_p1;
wire  signed [7:0] sext_ln151_336_fu_13606_p1;
wire  signed [6:0] sext_ln151_341_fu_13640_p1;
wire  signed [6:0] sext_ln151_340_fu_13637_p1;
wire   [6:0] add_ln153_64_fu_13863_p2;
wire  signed [7:0] sext_ln153_56_fu_13869_p1;
wire  signed [7:0] sext_ln151_339_fu_13633_p1;
wire  signed [6:0] sext_ln151_342_fu_13643_p1;
wire  signed [6:0] sext_ln151_344_fu_13649_p1;
wire   [6:0] add_ln153_66_fu_13879_p2;
wire  signed [6:0] sext_ln151_343_fu_13646_p1;
wire  signed [6:0] sext_ln153_42_fu_13760_p1;
wire   [6:0] add_ln153_67_fu_13889_p2;
wire  signed [7:0] sext_ln153_59_fu_13895_p1;
wire  signed [7:0] sext_ln153_58_fu_13885_p1;
wire   [2:0] mul_res_649_fu_13922_p0;
wire  signed [2:0] mul_res_649_fu_13922_p1;
wire  signed [5:0] sext_ln151_74_fu_13911_p1;
wire  signed [5:0] mul_res_649_fu_13922_p2;
wire   [2:0] mul_res_652_fu_13949_p0;
wire  signed [2:0] mul_res_652_fu_13949_p1;
wire  signed [5:0] sext_ln151_77_fu_13938_p1;
wire  signed [5:0] mul_res_652_fu_13949_p2;
wire   [2:0] mul_res_662_fu_13997_p0;
wire  signed [2:0] mul_res_662_fu_13997_p1;
wire  signed [5:0] sext_ln151_87_fu_13986_p1;
wire  signed [5:0] mul_res_662_fu_13997_p2;
wire   [2:0] mul_res_667_fu_14030_p0;
wire  signed [2:0] mul_res_667_fu_14030_p1;
wire  signed [5:0] sext_ln151_92_fu_14019_p1;
wire  signed [5:0] mul_res_667_fu_14030_p2;
wire   [2:0] mul_res_668_fu_14051_p0;
wire  signed [2:0] mul_res_668_fu_14051_p1;
wire  signed [5:0] sext_ln151_93_fu_14040_p1;
wire  signed [5:0] mul_res_668_fu_14051_p2;
wire   [2:0] mul_res_669_fu_14072_p0;
wire  signed [2:0] mul_res_669_fu_14072_p1;
wire  signed [5:0] sext_ln151_94_fu_14061_p1;
wire  signed [5:0] mul_res_669_fu_14072_p2;
wire  signed [6:0] sext_ln151_378_fu_14057_p1;
wire  signed [6:0] sext_ln151_379_fu_14078_p1;
wire  signed [6:0] sext_ln151_374_fu_14010_p1;
wire  signed [6:0] sext_ln151_376_fu_14016_p1;
wire   [6:0] add_ln153_74_fu_14091_p2;
wire  signed [7:0] sext_ln153_65_fu_14097_p1;
wire  signed [7:0] sext_ln151_377_fu_14036_p1;
wire  signed [6:0] sext_ln151_368_fu_13974_p1;
wire  signed [6:0] sext_ln151_370_fu_13980_p1;
wire   [6:0] add_ln153_77_fu_14107_p2;
wire  signed [7:0] sext_ln153_67_fu_14113_p1;
wire  signed [7:0] sext_ln151_375_fu_14013_p1;
wire   [7:0] add_ln153_78_fu_14117_p2;
wire  signed [6:0] sext_ln151_371_fu_13983_p1;
wire  signed [6:0] sext_ln151_373_fu_14007_p1;
wire   [6:0] add_ln153_79_fu_14127_p2;
wire  signed [7:0] sext_ln153_69_fu_14133_p1;
wire  signed [7:0] sext_ln151_369_fu_13977_p1;
wire   [7:0] add_ln153_80_fu_14137_p2;
wire  signed [8:0] sext_ln153_70_fu_14143_p1;
wire  signed [8:0] sext_ln153_68_fu_14123_p1;
wire  signed [6:0] sext_ln151_358_fu_13908_p1;
wire  signed [6:0] sext_ln151_357_fu_13905_p1;
wire   [6:0] add_ln153_83_fu_14153_p2;
wire  signed [7:0] sext_ln153_72_fu_14159_p1;
wire  signed [7:0] sext_ln151_372_fu_14003_p1;
wire  signed [6:0] sext_ln151_361_fu_13935_p1;
wire  signed [6:0] sext_ln151_360_fu_13932_p1;
wire   [6:0] add_ln153_85_fu_14169_p2;
wire  signed [7:0] sext_ln153_74_fu_14175_p1;
wire  signed [7:0] sext_ln151_359_fu_13928_p1;
wire  signed [6:0] sext_ln151_364_fu_13962_p1;
wire  signed [6:0] sext_ln151_363_fu_13959_p1;
wire   [6:0] add_ln153_88_fu_14185_p2;
wire  signed [7:0] sext_ln153_77_fu_14191_p1;
wire  signed [7:0] sext_ln151_362_fu_13955_p1;
wire  signed [6:0] sext_ln151_365_fu_13965_p1;
wire  signed [6:0] sext_ln151_367_fu_13971_p1;
wire   [6:0] add_ln153_90_fu_14201_p2;
wire  signed [6:0] sext_ln151_366_fu_13968_p1;
wire  signed [6:0] sext_ln153_63_fu_14082_p1;
wire   [6:0] add_ln153_91_fu_14211_p2;
wire  signed [7:0] sext_ln153_80_fu_14217_p1;
wire  signed [7:0] sext_ln153_79_fu_14207_p1;
wire   [2:0] mul_res_673_fu_14244_p0;
wire  signed [2:0] mul_res_673_fu_14244_p1;
wire  signed [5:0] sext_ln151_98_fu_14233_p1;
wire  signed [5:0] mul_res_673_fu_14244_p2;
wire   [2:0] mul_res_676_fu_14271_p0;
wire  signed [2:0] mul_res_676_fu_14271_p1;
wire  signed [5:0] sext_ln151_101_fu_14260_p1;
wire  signed [5:0] mul_res_676_fu_14271_p2;
wire   [2:0] mul_res_686_fu_14319_p0;
wire  signed [2:0] mul_res_686_fu_14319_p1;
wire  signed [5:0] sext_ln151_111_fu_14308_p1;
wire  signed [5:0] mul_res_686_fu_14319_p2;
wire   [2:0] mul_res_691_fu_14352_p0;
wire  signed [2:0] mul_res_691_fu_14352_p1;
wire  signed [5:0] sext_ln151_116_fu_14341_p1;
wire  signed [5:0] mul_res_691_fu_14352_p2;
wire   [2:0] mul_res_692_fu_14373_p0;
wire  signed [2:0] mul_res_692_fu_14373_p1;
wire  signed [5:0] sext_ln151_117_fu_14362_p1;
wire  signed [5:0] mul_res_692_fu_14373_p2;
wire   [2:0] mul_res_693_fu_14394_p0;
wire  signed [2:0] mul_res_693_fu_14394_p1;
wire  signed [5:0] sext_ln151_118_fu_14383_p1;
wire  signed [5:0] mul_res_693_fu_14394_p2;
wire  signed [6:0] sext_ln151_401_fu_14379_p1;
wire  signed [6:0] sext_ln151_402_fu_14400_p1;
wire  signed [6:0] sext_ln151_397_fu_14332_p1;
wire  signed [6:0] sext_ln151_399_fu_14338_p1;
wire   [6:0] add_ln153_98_fu_14413_p2;
wire  signed [7:0] sext_ln153_86_fu_14419_p1;
wire  signed [7:0] sext_ln151_400_fu_14358_p1;
wire  signed [6:0] sext_ln151_391_fu_14296_p1;
wire  signed [6:0] sext_ln151_393_fu_14302_p1;
wire   [6:0] add_ln153_101_fu_14429_p2;
wire  signed [7:0] sext_ln153_88_fu_14435_p1;
wire  signed [7:0] sext_ln151_398_fu_14335_p1;
wire   [7:0] add_ln153_102_fu_14439_p2;
wire  signed [6:0] sext_ln151_394_fu_14305_p1;
wire  signed [6:0] sext_ln151_396_fu_14329_p1;
wire   [6:0] add_ln153_103_fu_14449_p2;
wire  signed [7:0] sext_ln153_90_fu_14455_p1;
wire  signed [7:0] sext_ln151_392_fu_14299_p1;
wire   [7:0] add_ln153_104_fu_14459_p2;
wire  signed [8:0] sext_ln153_91_fu_14465_p1;
wire  signed [8:0] sext_ln153_89_fu_14445_p1;
wire  signed [6:0] sext_ln151_381_fu_14230_p1;
wire  signed [6:0] sext_ln151_380_fu_14227_p1;
wire   [6:0] add_ln153_107_fu_14475_p2;
wire  signed [7:0] sext_ln153_93_fu_14481_p1;
wire  signed [7:0] sext_ln151_395_fu_14325_p1;
wire  signed [6:0] sext_ln151_384_fu_14257_p1;
wire  signed [6:0] sext_ln151_383_fu_14254_p1;
wire   [6:0] add_ln153_109_fu_14491_p2;
wire  signed [7:0] sext_ln153_95_fu_14497_p1;
wire  signed [7:0] sext_ln151_382_fu_14250_p1;
wire  signed [6:0] sext_ln151_387_fu_14284_p1;
wire  signed [6:0] sext_ln151_386_fu_14281_p1;
wire   [6:0] add_ln153_112_fu_14507_p2;
wire  signed [7:0] sext_ln153_98_fu_14513_p1;
wire  signed [7:0] sext_ln151_385_fu_14277_p1;
wire  signed [6:0] sext_ln151_388_fu_14287_p1;
wire  signed [6:0] sext_ln151_390_fu_14293_p1;
wire   [6:0] add_ln153_114_fu_14523_p2;
wire  signed [6:0] sext_ln151_389_fu_14290_p1;
wire  signed [6:0] sext_ln153_84_fu_14404_p1;
wire   [6:0] add_ln153_115_fu_14533_p2;
wire  signed [7:0] sext_ln153_101_fu_14539_p1;
wire  signed [7:0] sext_ln153_100_fu_14529_p1;
wire   [2:0] mul_res_697_fu_14566_p0;
wire  signed [2:0] mul_res_697_fu_14566_p1;
wire  signed [5:0] sext_ln151_122_fu_14555_p1;
wire  signed [5:0] mul_res_697_fu_14566_p2;
wire   [2:0] mul_res_700_fu_14593_p0;
wire  signed [2:0] mul_res_700_fu_14593_p1;
wire  signed [5:0] sext_ln151_125_fu_14582_p1;
wire  signed [5:0] mul_res_700_fu_14593_p2;
wire   [2:0] mul_res_710_fu_14641_p0;
wire  signed [2:0] mul_res_710_fu_14641_p1;
wire  signed [5:0] sext_ln151_135_fu_14630_p1;
wire  signed [5:0] mul_res_710_fu_14641_p2;
wire   [2:0] mul_res_715_fu_14674_p0;
wire  signed [2:0] mul_res_715_fu_14674_p1;
wire  signed [5:0] sext_ln151_140_fu_14663_p1;
wire  signed [5:0] mul_res_715_fu_14674_p2;
wire   [2:0] mul_res_716_fu_14695_p0;
wire  signed [2:0] mul_res_716_fu_14695_p1;
wire  signed [5:0] sext_ln151_141_fu_14684_p1;
wire  signed [5:0] mul_res_716_fu_14695_p2;
wire   [2:0] mul_res_717_fu_14716_p0;
wire  signed [2:0] mul_res_717_fu_14716_p1;
wire  signed [5:0] sext_ln151_142_fu_14705_p1;
wire  signed [5:0] mul_res_717_fu_14716_p2;
wire  signed [6:0] sext_ln151_424_fu_14701_p1;
wire  signed [6:0] sext_ln151_425_fu_14722_p1;
wire  signed [6:0] sext_ln151_420_fu_14654_p1;
wire  signed [6:0] sext_ln151_422_fu_14660_p1;
wire   [6:0] add_ln153_122_fu_14735_p2;
wire  signed [7:0] sext_ln153_107_fu_14741_p1;
wire  signed [7:0] sext_ln151_423_fu_14680_p1;
wire  signed [6:0] sext_ln151_414_fu_14618_p1;
wire  signed [6:0] sext_ln151_416_fu_14624_p1;
wire   [6:0] add_ln153_125_fu_14751_p2;
wire  signed [7:0] sext_ln153_109_fu_14757_p1;
wire  signed [7:0] sext_ln151_421_fu_14657_p1;
wire   [7:0] add_ln153_126_fu_14761_p2;
wire  signed [6:0] sext_ln151_417_fu_14627_p1;
wire  signed [6:0] sext_ln151_419_fu_14651_p1;
wire   [6:0] add_ln153_127_fu_14771_p2;
wire  signed [7:0] sext_ln153_111_fu_14777_p1;
wire  signed [7:0] sext_ln151_415_fu_14621_p1;
wire   [7:0] add_ln153_128_fu_14781_p2;
wire  signed [8:0] sext_ln153_112_fu_14787_p1;
wire  signed [8:0] sext_ln153_110_fu_14767_p1;
wire  signed [6:0] sext_ln151_404_fu_14552_p1;
wire  signed [6:0] sext_ln151_403_fu_14549_p1;
wire   [6:0] add_ln153_131_fu_14797_p2;
wire  signed [7:0] sext_ln153_114_fu_14803_p1;
wire  signed [7:0] sext_ln151_418_fu_14647_p1;
wire  signed [6:0] sext_ln151_407_fu_14579_p1;
wire  signed [6:0] sext_ln151_406_fu_14576_p1;
wire   [6:0] add_ln153_133_fu_14813_p2;
wire  signed [7:0] sext_ln153_116_fu_14819_p1;
wire  signed [7:0] sext_ln151_405_fu_14572_p1;
wire  signed [6:0] sext_ln151_410_fu_14606_p1;
wire  signed [6:0] sext_ln151_409_fu_14603_p1;
wire   [6:0] add_ln153_136_fu_14829_p2;
wire  signed [7:0] sext_ln153_119_fu_14835_p1;
wire  signed [7:0] sext_ln151_408_fu_14599_p1;
wire  signed [6:0] sext_ln151_411_fu_14609_p1;
wire  signed [6:0] sext_ln151_413_fu_14615_p1;
wire   [6:0] add_ln153_138_fu_14845_p2;
wire  signed [6:0] sext_ln151_412_fu_14612_p1;
wire  signed [6:0] sext_ln153_105_fu_14726_p1;
wire   [6:0] add_ln153_139_fu_14855_p2;
wire  signed [7:0] sext_ln153_122_fu_14861_p1;
wire  signed [7:0] sext_ln153_121_fu_14851_p1;
wire   [2:0] mul_res_721_fu_14888_p0;
wire  signed [2:0] mul_res_721_fu_14888_p1;
wire  signed [5:0] sext_ln151_146_fu_14877_p1;
wire  signed [5:0] mul_res_721_fu_14888_p2;
wire   [2:0] mul_res_724_fu_14915_p0;
wire  signed [2:0] mul_res_724_fu_14915_p1;
wire  signed [5:0] sext_ln151_149_fu_14904_p1;
wire  signed [5:0] mul_res_724_fu_14915_p2;
wire   [2:0] mul_res_734_fu_14963_p0;
wire  signed [2:0] mul_res_734_fu_14963_p1;
wire  signed [5:0] sext_ln151_159_fu_14952_p1;
wire  signed [5:0] mul_res_734_fu_14963_p2;
wire   [2:0] mul_res_739_fu_14996_p0;
wire  signed [2:0] mul_res_739_fu_14996_p1;
wire  signed [5:0] sext_ln151_164_fu_14985_p1;
wire  signed [5:0] mul_res_739_fu_14996_p2;
wire   [2:0] mul_res_740_fu_15017_p0;
wire  signed [2:0] mul_res_740_fu_15017_p1;
wire  signed [5:0] sext_ln151_165_fu_15006_p1;
wire  signed [5:0] mul_res_740_fu_15017_p2;
wire   [2:0] mul_res_741_fu_15038_p0;
wire  signed [2:0] mul_res_741_fu_15038_p1;
wire  signed [5:0] sext_ln151_166_fu_15027_p1;
wire  signed [5:0] mul_res_741_fu_15038_p2;
wire  signed [6:0] sext_ln151_447_fu_15023_p1;
wire  signed [6:0] sext_ln151_448_fu_15044_p1;
wire  signed [6:0] sext_ln151_443_fu_14976_p1;
wire  signed [6:0] sext_ln151_445_fu_14982_p1;
wire   [6:0] add_ln153_146_fu_15057_p2;
wire  signed [7:0] sext_ln153_128_fu_15063_p1;
wire  signed [7:0] sext_ln151_446_fu_15002_p1;
wire  signed [6:0] sext_ln151_437_fu_14940_p1;
wire  signed [6:0] sext_ln151_439_fu_14946_p1;
wire   [6:0] add_ln153_149_fu_15073_p2;
wire  signed [7:0] sext_ln153_130_fu_15079_p1;
wire  signed [7:0] sext_ln151_444_fu_14979_p1;
wire   [7:0] add_ln153_150_fu_15083_p2;
wire  signed [6:0] sext_ln151_440_fu_14949_p1;
wire  signed [6:0] sext_ln151_442_fu_14973_p1;
wire   [6:0] add_ln153_151_fu_15093_p2;
wire  signed [7:0] sext_ln153_132_fu_15099_p1;
wire  signed [7:0] sext_ln151_438_fu_14943_p1;
wire   [7:0] add_ln153_152_fu_15103_p2;
wire  signed [8:0] sext_ln153_133_fu_15109_p1;
wire  signed [8:0] sext_ln153_131_fu_15089_p1;
wire  signed [6:0] sext_ln151_427_fu_14874_p1;
wire  signed [6:0] sext_ln151_426_fu_14871_p1;
wire   [6:0] add_ln153_155_fu_15119_p2;
wire  signed [7:0] sext_ln153_135_fu_15125_p1;
wire  signed [7:0] sext_ln151_441_fu_14969_p1;
wire  signed [6:0] sext_ln151_430_fu_14901_p1;
wire  signed [6:0] sext_ln151_429_fu_14898_p1;
wire   [6:0] add_ln153_157_fu_15135_p2;
wire  signed [7:0] sext_ln153_137_fu_15141_p1;
wire  signed [7:0] sext_ln151_428_fu_14894_p1;
wire  signed [6:0] sext_ln151_433_fu_14928_p1;
wire  signed [6:0] sext_ln151_432_fu_14925_p1;
wire   [6:0] add_ln153_160_fu_15151_p2;
wire  signed [7:0] sext_ln153_140_fu_15157_p1;
wire  signed [7:0] sext_ln151_431_fu_14921_p1;
wire  signed [6:0] sext_ln151_434_fu_14931_p1;
wire  signed [6:0] sext_ln151_436_fu_14937_p1;
wire   [6:0] add_ln153_162_fu_15167_p2;
wire  signed [6:0] sext_ln151_435_fu_14934_p1;
wire  signed [6:0] sext_ln153_126_fu_15048_p1;
wire   [6:0] add_ln153_163_fu_15177_p2;
wire  signed [7:0] sext_ln153_143_fu_15183_p1;
wire  signed [7:0] sext_ln153_142_fu_15173_p1;
wire   [2:0] mul_res_745_fu_15210_p0;
wire  signed [2:0] mul_res_745_fu_15210_p1;
wire  signed [5:0] sext_ln151_170_fu_15199_p1;
wire  signed [5:0] mul_res_745_fu_15210_p2;
wire   [2:0] mul_res_748_fu_15237_p0;
wire  signed [2:0] mul_res_748_fu_15237_p1;
wire  signed [5:0] sext_ln151_173_fu_15226_p1;
wire  signed [5:0] mul_res_748_fu_15237_p2;
wire   [2:0] mul_res_758_fu_15285_p0;
wire  signed [2:0] mul_res_758_fu_15285_p1;
wire  signed [5:0] sext_ln151_183_fu_15274_p1;
wire  signed [5:0] mul_res_758_fu_15285_p2;
wire   [2:0] mul_res_763_fu_15318_p0;
wire  signed [2:0] mul_res_763_fu_15318_p1;
wire  signed [5:0] sext_ln151_188_fu_15307_p1;
wire  signed [5:0] mul_res_763_fu_15318_p2;
wire   [2:0] mul_res_764_fu_15339_p0;
wire  signed [2:0] mul_res_764_fu_15339_p1;
wire  signed [5:0] sext_ln151_189_fu_15328_p1;
wire  signed [5:0] mul_res_764_fu_15339_p2;
wire   [2:0] mul_res_765_fu_15360_p0;
wire  signed [2:0] mul_res_765_fu_15360_p1;
wire  signed [5:0] sext_ln151_190_fu_15349_p1;
wire  signed [5:0] mul_res_765_fu_15360_p2;
wire  signed [6:0] sext_ln151_470_fu_15345_p1;
wire  signed [6:0] sext_ln151_471_fu_15366_p1;
wire  signed [6:0] sext_ln151_466_fu_15298_p1;
wire  signed [6:0] sext_ln151_468_fu_15304_p1;
wire   [6:0] add_ln153_170_fu_15379_p2;
wire  signed [7:0] sext_ln153_149_fu_15385_p1;
wire  signed [7:0] sext_ln151_469_fu_15324_p1;
wire  signed [6:0] sext_ln151_460_fu_15262_p1;
wire  signed [6:0] sext_ln151_462_fu_15268_p1;
wire   [6:0] add_ln153_173_fu_15395_p2;
wire  signed [7:0] sext_ln153_151_fu_15401_p1;
wire  signed [7:0] sext_ln151_467_fu_15301_p1;
wire   [7:0] add_ln153_174_fu_15405_p2;
wire  signed [6:0] sext_ln151_463_fu_15271_p1;
wire  signed [6:0] sext_ln151_465_fu_15295_p1;
wire   [6:0] add_ln153_175_fu_15415_p2;
wire  signed [7:0] sext_ln153_153_fu_15421_p1;
wire  signed [7:0] sext_ln151_461_fu_15265_p1;
wire   [7:0] add_ln153_176_fu_15425_p2;
wire  signed [8:0] sext_ln153_154_fu_15431_p1;
wire  signed [8:0] sext_ln153_152_fu_15411_p1;
wire  signed [6:0] sext_ln151_450_fu_15196_p1;
wire  signed [6:0] sext_ln151_449_fu_15193_p1;
wire   [6:0] add_ln153_179_fu_15441_p2;
wire  signed [7:0] sext_ln153_156_fu_15447_p1;
wire  signed [7:0] sext_ln151_464_fu_15291_p1;
wire  signed [6:0] sext_ln151_453_fu_15223_p1;
wire  signed [6:0] sext_ln151_452_fu_15220_p1;
wire   [6:0] add_ln153_181_fu_15457_p2;
wire  signed [7:0] sext_ln153_158_fu_15463_p1;
wire  signed [7:0] sext_ln151_451_fu_15216_p1;
wire  signed [6:0] sext_ln151_456_fu_15250_p1;
wire  signed [6:0] sext_ln151_455_fu_15247_p1;
wire   [6:0] add_ln153_184_fu_15473_p2;
wire  signed [7:0] sext_ln153_161_fu_15479_p1;
wire  signed [7:0] sext_ln151_454_fu_15243_p1;
wire  signed [6:0] sext_ln151_457_fu_15253_p1;
wire  signed [6:0] sext_ln151_459_fu_15259_p1;
wire   [6:0] add_ln153_186_fu_15489_p2;
wire  signed [6:0] sext_ln151_458_fu_15256_p1;
wire  signed [6:0] sext_ln153_147_fu_15370_p1;
wire   [6:0] add_ln153_187_fu_15499_p2;
wire  signed [7:0] sext_ln153_164_fu_15505_p1;
wire  signed [7:0] sext_ln153_163_fu_15495_p1;
wire   [2:0] mul_res_769_fu_15532_p0;
wire  signed [2:0] mul_res_769_fu_15532_p1;
wire  signed [5:0] sext_ln151_194_fu_15521_p1;
wire  signed [5:0] mul_res_769_fu_15532_p2;
wire   [2:0] mul_res_772_fu_15559_p0;
wire  signed [2:0] mul_res_772_fu_15559_p1;
wire  signed [5:0] sext_ln151_197_fu_15548_p1;
wire  signed [5:0] mul_res_772_fu_15559_p2;
wire   [2:0] mul_res_782_fu_15607_p0;
wire  signed [2:0] mul_res_782_fu_15607_p1;
wire  signed [5:0] sext_ln151_207_fu_15596_p1;
wire  signed [5:0] mul_res_782_fu_15607_p2;
wire   [2:0] mul_res_787_fu_15640_p0;
wire  signed [2:0] mul_res_787_fu_15640_p1;
wire  signed [5:0] sext_ln151_212_fu_15629_p1;
wire  signed [5:0] mul_res_787_fu_15640_p2;
wire   [2:0] mul_res_788_fu_15661_p0;
wire  signed [2:0] mul_res_788_fu_15661_p1;
wire  signed [5:0] sext_ln151_213_fu_15650_p1;
wire  signed [5:0] mul_res_788_fu_15661_p2;
wire   [2:0] mul_res_789_fu_15682_p0;
wire  signed [2:0] mul_res_789_fu_15682_p1;
wire  signed [5:0] sext_ln151_214_fu_15671_p1;
wire  signed [5:0] mul_res_789_fu_15682_p2;
wire  signed [6:0] sext_ln151_493_fu_15667_p1;
wire  signed [6:0] sext_ln151_494_fu_15688_p1;
wire  signed [6:0] sext_ln151_489_fu_15620_p1;
wire  signed [6:0] sext_ln151_491_fu_15626_p1;
wire   [6:0] add_ln153_194_fu_15701_p2;
wire  signed [7:0] sext_ln153_170_fu_15707_p1;
wire  signed [7:0] sext_ln151_492_fu_15646_p1;
wire  signed [6:0] sext_ln151_483_fu_15584_p1;
wire  signed [6:0] sext_ln151_485_fu_15590_p1;
wire   [6:0] add_ln153_197_fu_15717_p2;
wire  signed [7:0] sext_ln153_172_fu_15723_p1;
wire  signed [7:0] sext_ln151_490_fu_15623_p1;
wire   [7:0] add_ln153_198_fu_15727_p2;
wire  signed [6:0] sext_ln151_486_fu_15593_p1;
wire  signed [6:0] sext_ln151_488_fu_15617_p1;
wire   [6:0] add_ln153_199_fu_15737_p2;
wire  signed [7:0] sext_ln153_174_fu_15743_p1;
wire  signed [7:0] sext_ln151_484_fu_15587_p1;
wire   [7:0] add_ln153_200_fu_15747_p2;
wire  signed [8:0] sext_ln153_175_fu_15753_p1;
wire  signed [8:0] sext_ln153_173_fu_15733_p1;
wire  signed [6:0] sext_ln151_473_fu_15518_p1;
wire  signed [6:0] sext_ln151_472_fu_15515_p1;
wire   [6:0] add_ln153_203_fu_15763_p2;
wire  signed [7:0] sext_ln153_177_fu_15769_p1;
wire  signed [7:0] sext_ln151_487_fu_15613_p1;
wire  signed [6:0] sext_ln151_476_fu_15545_p1;
wire  signed [6:0] sext_ln151_475_fu_15542_p1;
wire   [6:0] add_ln153_205_fu_15779_p2;
wire  signed [7:0] sext_ln153_179_fu_15785_p1;
wire  signed [7:0] sext_ln151_474_fu_15538_p1;
wire  signed [6:0] sext_ln151_479_fu_15572_p1;
wire  signed [6:0] sext_ln151_478_fu_15569_p1;
wire   [6:0] add_ln153_208_fu_15795_p2;
wire  signed [7:0] sext_ln153_182_fu_15801_p1;
wire  signed [7:0] sext_ln151_477_fu_15565_p1;
wire  signed [6:0] sext_ln151_480_fu_15575_p1;
wire  signed [6:0] sext_ln151_482_fu_15581_p1;
wire   [6:0] add_ln153_210_fu_15811_p2;
wire  signed [6:0] sext_ln151_481_fu_15578_p1;
wire  signed [6:0] sext_ln153_168_fu_15692_p1;
wire   [6:0] add_ln153_211_fu_15821_p2;
wire  signed [7:0] sext_ln153_185_fu_15827_p1;
wire  signed [7:0] sext_ln153_184_fu_15817_p1;
wire   [2:0] mul_res_793_fu_15854_p0;
wire  signed [2:0] mul_res_793_fu_15854_p1;
wire  signed [5:0] sext_ln151_218_fu_15843_p1;
wire  signed [5:0] mul_res_793_fu_15854_p2;
wire   [2:0] mul_res_796_fu_15881_p0;
wire  signed [2:0] mul_res_796_fu_15881_p1;
wire  signed [5:0] sext_ln151_221_fu_15870_p1;
wire  signed [5:0] mul_res_796_fu_15881_p2;
wire   [2:0] mul_res_806_fu_15929_p0;
wire  signed [2:0] mul_res_806_fu_15929_p1;
wire  signed [5:0] sext_ln151_231_fu_15918_p1;
wire  signed [5:0] mul_res_806_fu_15929_p2;
wire   [2:0] mul_res_811_fu_15962_p0;
wire  signed [2:0] mul_res_811_fu_15962_p1;
wire  signed [5:0] sext_ln151_236_fu_15951_p1;
wire  signed [5:0] mul_res_811_fu_15962_p2;
wire   [2:0] mul_res_812_fu_15983_p0;
wire  signed [2:0] mul_res_812_fu_15983_p1;
wire  signed [5:0] sext_ln151_237_fu_15972_p1;
wire  signed [5:0] mul_res_812_fu_15983_p2;
wire   [2:0] mul_res_813_fu_16004_p0;
wire  signed [2:0] mul_res_813_fu_16004_p1;
wire  signed [5:0] sext_ln151_238_fu_15993_p1;
wire  signed [5:0] mul_res_813_fu_16004_p2;
wire  signed [6:0] sext_ln151_516_fu_15989_p1;
wire  signed [6:0] sext_ln151_517_fu_16010_p1;
wire  signed [6:0] sext_ln151_512_fu_15942_p1;
wire  signed [6:0] sext_ln151_514_fu_15948_p1;
wire   [6:0] add_ln153_218_fu_16023_p2;
wire  signed [7:0] sext_ln153_191_fu_16029_p1;
wire  signed [7:0] sext_ln151_515_fu_15968_p1;
wire  signed [6:0] sext_ln151_506_fu_15906_p1;
wire  signed [6:0] sext_ln151_508_fu_15912_p1;
wire   [6:0] add_ln153_221_fu_16039_p2;
wire  signed [7:0] sext_ln153_193_fu_16045_p1;
wire  signed [7:0] sext_ln151_513_fu_15945_p1;
wire   [7:0] add_ln153_222_fu_16049_p2;
wire  signed [6:0] sext_ln151_509_fu_15915_p1;
wire  signed [6:0] sext_ln151_511_fu_15939_p1;
wire   [6:0] add_ln153_223_fu_16059_p2;
wire  signed [7:0] sext_ln153_195_fu_16065_p1;
wire  signed [7:0] sext_ln151_507_fu_15909_p1;
wire   [7:0] add_ln153_224_fu_16069_p2;
wire  signed [8:0] sext_ln153_196_fu_16075_p1;
wire  signed [8:0] sext_ln153_194_fu_16055_p1;
wire  signed [6:0] sext_ln151_496_fu_15840_p1;
wire  signed [6:0] sext_ln151_495_fu_15837_p1;
wire   [6:0] add_ln153_227_fu_16085_p2;
wire  signed [7:0] sext_ln153_198_fu_16091_p1;
wire  signed [7:0] sext_ln151_510_fu_15935_p1;
wire  signed [6:0] sext_ln151_499_fu_15867_p1;
wire  signed [6:0] sext_ln151_498_fu_15864_p1;
wire   [6:0] add_ln153_229_fu_16101_p2;
wire  signed [7:0] sext_ln153_200_fu_16107_p1;
wire  signed [7:0] sext_ln151_497_fu_15860_p1;
wire  signed [6:0] sext_ln151_502_fu_15894_p1;
wire  signed [6:0] sext_ln151_501_fu_15891_p1;
wire   [6:0] add_ln153_232_fu_16117_p2;
wire  signed [7:0] sext_ln153_203_fu_16123_p1;
wire  signed [7:0] sext_ln151_500_fu_15887_p1;
wire  signed [6:0] sext_ln151_503_fu_15897_p1;
wire  signed [6:0] sext_ln151_505_fu_15903_p1;
wire   [6:0] add_ln153_234_fu_16133_p2;
wire  signed [6:0] sext_ln151_504_fu_15900_p1;
wire  signed [6:0] sext_ln153_189_fu_16014_p1;
wire   [6:0] add_ln153_235_fu_16143_p2;
wire  signed [7:0] sext_ln153_206_fu_16149_p1;
wire  signed [7:0] sext_ln153_205_fu_16139_p1;
wire   [2:0] mul_res_817_fu_16176_p0;
wire  signed [2:0] mul_res_817_fu_16176_p1;
wire  signed [5:0] sext_ln151_242_fu_16165_p1;
wire  signed [5:0] mul_res_817_fu_16176_p2;
wire   [2:0] mul_res_820_fu_16203_p0;
wire  signed [2:0] mul_res_820_fu_16203_p1;
wire  signed [5:0] sext_ln151_245_fu_16192_p1;
wire  signed [5:0] mul_res_820_fu_16203_p2;
wire   [2:0] mul_res_827_fu_16241_p0;
wire  signed [2:0] mul_res_827_fu_16241_p1;
wire  signed [5:0] sext_ln151_252_fu_16231_p1;
wire  signed [5:0] mul_res_827_fu_16241_p2;
wire   [2:0] mul_res_830_fu_16267_p0;
wire  signed [2:0] mul_res_830_fu_16267_p1;
wire  signed [5:0] sext_ln151_255_fu_16256_p1;
wire  signed [5:0] mul_res_830_fu_16267_p2;
wire   [2:0] mul_res_833_fu_16293_p0;
wire  signed [2:0] mul_res_833_fu_16293_p1;
wire  signed [5:0] sext_ln151_258_fu_16283_p1;
wire  signed [5:0] mul_res_833_fu_16293_p2;
wire   [2:0] mul_res_835_fu_16316_p0;
wire  signed [2:0] mul_res_835_fu_16316_p1;
wire  signed [5:0] sext_ln151_260_fu_16305_p1;
wire  signed [5:0] mul_res_835_fu_16316_p2;
wire   [2:0] mul_res_836_fu_16337_p0;
wire  signed [2:0] mul_res_836_fu_16337_p1;
wire  signed [5:0] sext_ln151_261_fu_16326_p1;
wire  signed [5:0] mul_res_836_fu_16337_p2;
wire   [2:0] mul_res_837_fu_16358_p0;
wire  signed [2:0] mul_res_837_fu_16358_p1;
wire  signed [5:0] sext_ln151_262_fu_16347_p1;
wire  signed [5:0] mul_res_837_fu_16358_p2;
wire  signed [6:0] sext_ln151_539_fu_16343_p1;
wire  signed [6:0] sext_ln151_540_fu_16364_p1;
wire  signed [6:0] sext_ln151_535_fu_16280_p1;
wire  signed [6:0] sext_ln151_537_fu_16302_p1;
wire   [6:0] add_ln153_242_fu_16377_p2;
wire  signed [7:0] sext_ln153_212_fu_16383_p1;
wire  signed [7:0] sext_ln151_538_fu_16322_p1;
wire  signed [6:0] sext_ln151_529_fu_16228_p1;
wire  signed [6:0] sext_ln151_531_fu_16250_p1;
wire   [6:0] add_ln153_245_fu_16393_p2;
wire  signed [7:0] sext_ln153_214_fu_16399_p1;
wire  signed [7:0] sext_ln151_536_fu_16298_p1;
wire  signed [6:0] sext_ln151_532_fu_16253_p1;
wire  signed [6:0] sext_ln151_534_fu_16277_p1;
wire   [6:0] add_ln153_247_fu_16409_p2;
wire  signed [7:0] sext_ln153_216_fu_16415_p1;
wire  signed [7:0] sext_ln151_530_fu_16246_p1;
wire  signed [6:0] sext_ln151_519_fu_16162_p1;
wire  signed [6:0] sext_ln151_518_fu_16159_p1;
wire   [6:0] add_ln153_251_fu_16425_p2;
wire  signed [7:0] sext_ln153_219_fu_16431_p1;
wire  signed [7:0] sext_ln151_533_fu_16273_p1;
wire  signed [6:0] sext_ln151_522_fu_16189_p1;
wire  signed [6:0] sext_ln151_521_fu_16186_p1;
wire   [6:0] add_ln153_253_fu_16441_p2;
wire  signed [7:0] sext_ln153_221_fu_16447_p1;
wire  signed [7:0] sext_ln151_520_fu_16182_p1;
wire  signed [6:0] sext_ln151_525_fu_16216_p1;
wire  signed [6:0] sext_ln151_524_fu_16213_p1;
wire   [6:0] add_ln153_256_fu_16457_p2;
wire  signed [7:0] sext_ln153_224_fu_16463_p1;
wire  signed [7:0] sext_ln151_523_fu_16209_p1;
wire  signed [6:0] sext_ln151_526_fu_16219_p1;
wire  signed [6:0] sext_ln151_528_fu_16225_p1;
wire   [6:0] add_ln153_258_fu_16473_p2;
wire  signed [6:0] sext_ln151_527_fu_16222_p1;
wire  signed [6:0] sext_ln153_210_fu_16368_p1;
wire   [6:0] add_ln153_259_fu_16483_p2;
wire  signed [7:0] sext_ln153_227_fu_16489_p1;
wire  signed [7:0] sext_ln153_226_fu_16479_p1;
wire   [2:0] mul_res_841_fu_16516_p0;
wire  signed [2:0] mul_res_841_fu_16516_p1;
wire  signed [5:0] sext_ln151_266_fu_16505_p1;
wire  signed [5:0] mul_res_841_fu_16516_p2;
wire   [2:0] mul_res_844_fu_16543_p0;
wire  signed [2:0] mul_res_844_fu_16543_p1;
wire  signed [5:0] sext_ln151_269_fu_16532_p1;
wire  signed [5:0] mul_res_844_fu_16543_p2;
wire   [2:0] mul_res_851_fu_16581_p0;
wire  signed [2:0] mul_res_851_fu_16581_p1;
wire  signed [5:0] sext_ln151_276_fu_16571_p1;
wire  signed [5:0] mul_res_851_fu_16581_p2;
wire   [2:0] mul_res_854_fu_16607_p0;
wire  signed [2:0] mul_res_854_fu_16607_p1;
wire  signed [5:0] sext_ln151_279_fu_16596_p1;
wire  signed [5:0] mul_res_854_fu_16607_p2;
wire   [2:0] mul_res_857_fu_16633_p0;
wire  signed [2:0] mul_res_857_fu_16633_p1;
wire  signed [5:0] sext_ln151_282_fu_16623_p1;
wire  signed [5:0] mul_res_857_fu_16633_p2;
wire   [2:0] mul_res_859_fu_16656_p0;
wire  signed [2:0] mul_res_859_fu_16656_p1;
wire  signed [5:0] sext_ln151_284_fu_16645_p1;
wire  signed [5:0] mul_res_859_fu_16656_p2;
wire   [2:0] mul_res_860_fu_16677_p0;
wire  signed [2:0] mul_res_860_fu_16677_p1;
wire  signed [5:0] sext_ln151_285_fu_16666_p1;
wire  signed [5:0] mul_res_860_fu_16677_p2;
wire   [2:0] mul_res_861_fu_16698_p0;
wire  signed [2:0] mul_res_861_fu_16698_p1;
wire  signed [5:0] sext_ln151_286_fu_16687_p1;
wire  signed [5:0] mul_res_861_fu_16698_p2;
wire  signed [6:0] sext_ln151_562_fu_16683_p1;
wire  signed [6:0] sext_ln151_563_fu_16704_p1;
wire  signed [6:0] sext_ln151_558_fu_16620_p1;
wire  signed [6:0] sext_ln151_560_fu_16642_p1;
wire   [6:0] add_ln153_266_fu_16717_p2;
wire  signed [7:0] sext_ln153_233_fu_16723_p1;
wire  signed [7:0] sext_ln151_561_fu_16662_p1;
wire  signed [6:0] sext_ln151_552_fu_16568_p1;
wire  signed [6:0] sext_ln151_554_fu_16590_p1;
wire   [6:0] add_ln153_269_fu_16733_p2;
wire  signed [7:0] sext_ln153_235_fu_16739_p1;
wire  signed [7:0] sext_ln151_559_fu_16638_p1;
wire  signed [6:0] sext_ln151_555_fu_16593_p1;
wire  signed [6:0] sext_ln151_557_fu_16617_p1;
wire   [6:0] add_ln153_271_fu_16749_p2;
wire  signed [7:0] sext_ln153_237_fu_16755_p1;
wire  signed [7:0] sext_ln151_553_fu_16586_p1;
wire  signed [6:0] sext_ln151_542_fu_16502_p1;
wire  signed [6:0] sext_ln151_541_fu_16499_p1;
wire   [6:0] add_ln153_275_fu_16765_p2;
wire  signed [7:0] sext_ln153_240_fu_16771_p1;
wire  signed [7:0] sext_ln151_556_fu_16613_p1;
wire  signed [6:0] sext_ln151_545_fu_16529_p1;
wire  signed [6:0] sext_ln151_544_fu_16526_p1;
wire   [6:0] add_ln153_277_fu_16781_p2;
wire  signed [7:0] sext_ln153_242_fu_16787_p1;
wire  signed [7:0] sext_ln151_543_fu_16522_p1;
wire  signed [6:0] sext_ln151_548_fu_16556_p1;
wire  signed [6:0] sext_ln151_547_fu_16553_p1;
wire   [6:0] add_ln153_280_fu_16797_p2;
wire  signed [7:0] sext_ln153_245_fu_16803_p1;
wire  signed [7:0] sext_ln151_546_fu_16549_p1;
wire  signed [6:0] sext_ln151_549_fu_16559_p1;
wire  signed [6:0] sext_ln151_551_fu_16565_p1;
wire   [6:0] add_ln153_282_fu_16813_p2;
wire  signed [6:0] sext_ln151_550_fu_16562_p1;
wire  signed [6:0] sext_ln153_231_fu_16708_p1;
wire   [6:0] add_ln153_283_fu_16823_p2;
wire  signed [7:0] sext_ln153_248_fu_16829_p1;
wire  signed [7:0] sext_ln153_247_fu_16819_p1;
wire   [2:0] mul_res_865_fu_16856_p0;
wire   [5:0] zext_ln151_26_fu_16845_p1;
wire  signed [2:0] mul_res_865_fu_16856_p1;
wire  signed [5:0] mul_res_865_fu_16856_p2;
wire   [2:0] mul_res_868_fu_16883_p0;
wire   [5:0] zext_ln151_29_fu_16872_p1;
wire  signed [2:0] mul_res_868_fu_16883_p1;
wire  signed [5:0] mul_res_868_fu_16883_p2;
wire   [2:0] mul_res_875_fu_16921_p0;
wire   [5:0] zext_ln151_36_fu_16911_p1;
wire  signed [2:0] mul_res_875_fu_16921_p1;
wire  signed [5:0] mul_res_875_fu_16921_p2;
wire   [2:0] mul_res_878_fu_16947_p0;
wire   [5:0] zext_ln151_39_fu_16936_p1;
wire  signed [2:0] mul_res_878_fu_16947_p1;
wire  signed [5:0] mul_res_878_fu_16947_p2;
wire   [2:0] mul_res_881_fu_16973_p0;
wire   [5:0] zext_ln151_42_fu_16963_p1;
wire  signed [2:0] mul_res_881_fu_16973_p1;
wire  signed [5:0] mul_res_881_fu_16973_p2;
wire   [2:0] mul_res_883_fu_16996_p0;
wire   [5:0] zext_ln151_44_fu_16985_p1;
wire  signed [2:0] mul_res_883_fu_16996_p1;
wire  signed [5:0] mul_res_883_fu_16996_p2;
wire   [2:0] mul_res_884_fu_17017_p0;
wire   [5:0] zext_ln151_45_fu_17006_p1;
wire  signed [2:0] mul_res_884_fu_17017_p1;
wire  signed [5:0] mul_res_884_fu_17017_p2;
wire   [2:0] mul_res_885_fu_17038_p0;
wire   [5:0] zext_ln151_46_fu_17027_p1;
wire  signed [2:0] mul_res_885_fu_17038_p1;
wire  signed [5:0] mul_res_885_fu_17038_p2;
wire  signed [6:0] sext_ln151_585_fu_17023_p1;
wire  signed [6:0] sext_ln151_586_fu_17044_p1;
wire  signed [6:0] sext_ln151_581_fu_16960_p1;
wire  signed [6:0] sext_ln151_583_fu_16982_p1;
wire   [6:0] add_ln153_290_fu_17057_p2;
wire  signed [7:0] sext_ln153_254_fu_17063_p1;
wire  signed [7:0] sext_ln151_584_fu_17002_p1;
wire  signed [6:0] sext_ln151_575_fu_16908_p1;
wire  signed [6:0] sext_ln151_577_fu_16930_p1;
wire   [6:0] add_ln153_293_fu_17073_p2;
wire  signed [7:0] sext_ln153_256_fu_17079_p1;
wire  signed [7:0] sext_ln151_582_fu_16978_p1;
wire  signed [6:0] sext_ln151_578_fu_16933_p1;
wire  signed [6:0] sext_ln151_580_fu_16957_p1;
wire   [6:0] add_ln153_295_fu_17089_p2;
wire  signed [7:0] sext_ln153_258_fu_17095_p1;
wire  signed [7:0] sext_ln151_576_fu_16926_p1;
wire  signed [6:0] sext_ln151_565_fu_16842_p1;
wire  signed [6:0] sext_ln151_564_fu_16839_p1;
wire   [6:0] add_ln153_299_fu_17105_p2;
wire  signed [7:0] sext_ln153_261_fu_17111_p1;
wire  signed [7:0] sext_ln151_579_fu_16953_p1;
wire  signed [6:0] sext_ln151_568_fu_16869_p1;
wire  signed [6:0] sext_ln151_567_fu_16866_p1;
wire   [6:0] add_ln153_301_fu_17121_p2;
wire  signed [7:0] sext_ln153_263_fu_17127_p1;
wire  signed [7:0] sext_ln151_566_fu_16862_p1;
wire  signed [6:0] sext_ln151_571_fu_16896_p1;
wire  signed [6:0] sext_ln151_570_fu_16893_p1;
wire   [6:0] add_ln153_304_fu_17137_p2;
wire  signed [7:0] sext_ln153_266_fu_17143_p1;
wire  signed [7:0] sext_ln151_569_fu_16889_p1;
wire  signed [6:0] sext_ln151_572_fu_16899_p1;
wire  signed [6:0] sext_ln151_574_fu_16905_p1;
wire   [6:0] add_ln153_306_fu_17153_p2;
wire  signed [6:0] sext_ln151_573_fu_16902_p1;
wire  signed [6:0] sext_ln153_252_fu_17048_p1;
wire   [6:0] add_ln153_307_fu_17163_p2;
wire  signed [7:0] sext_ln153_269_fu_17169_p1;
wire  signed [7:0] sext_ln153_268_fu_17159_p1;
wire   [2:0] mul_res_889_fu_17193_p0;
wire  signed [2:0] mul_res_889_fu_17193_p1;
wire  signed [5:0] mul_res_889_fu_17193_p2;
wire   [2:0] mul_res_892_fu_17217_p0;
wire  signed [2:0] mul_res_892_fu_17217_p1;
wire  signed [5:0] mul_res_892_fu_17217_p2;
wire   [2:0] mul_res_899_fu_17252_p0;
wire  signed [2:0] mul_res_899_fu_17252_p1;
wire  signed [5:0] mul_res_899_fu_17252_p2;
wire   [2:0] mul_res_902_fu_17275_p0;
wire  signed [2:0] mul_res_902_fu_17275_p1;
wire  signed [5:0] mul_res_902_fu_17275_p2;
wire   [2:0] mul_res_905_fu_17298_p0;
wire  signed [2:0] mul_res_905_fu_17298_p1;
wire  signed [5:0] mul_res_905_fu_17298_p2;
wire   [2:0] mul_res_907_fu_17318_p0;
wire  signed [2:0] mul_res_907_fu_17318_p1;
wire  signed [5:0] mul_res_907_fu_17318_p2;
wire   [2:0] mul_res_908_fu_17336_p0;
wire  signed [2:0] mul_res_908_fu_17336_p1;
wire  signed [5:0] mul_res_908_fu_17336_p2;
wire   [2:0] mul_res_909_fu_17354_p0;
wire  signed [2:0] mul_res_909_fu_17354_p1;
wire  signed [5:0] mul_res_909_fu_17354_p2;
wire  signed [6:0] sext_ln151_608_fu_17342_p1;
wire  signed [6:0] sext_ln151_609_fu_17360_p1;
wire  signed [6:0] sext_ln151_604_fu_17288_p1;
wire  signed [6:0] sext_ln151_606_fu_17307_p1;
wire   [6:0] add_ln153_314_fu_17373_p2;
wire  signed [7:0] sext_ln153_275_fu_17379_p1;
wire  signed [7:0] sext_ln151_607_fu_17324_p1;
wire  signed [6:0] sext_ln151_598_fu_17242_p1;
wire  signed [6:0] sext_ln151_600_fu_17261_p1;
wire   [6:0] add_ln153_317_fu_17389_p2;
wire  signed [7:0] sext_ln153_277_fu_17395_p1;
wire  signed [7:0] sext_ln151_605_fu_17303_p1;
wire  signed [6:0] sext_ln151_601_fu_17264_p1;
wire  signed [6:0] sext_ln151_603_fu_17285_p1;
wire   [6:0] add_ln153_319_fu_17405_p2;
wire  signed [7:0] sext_ln153_279_fu_17411_p1;
wire  signed [7:0] sext_ln151_599_fu_17257_p1;
wire  signed [6:0] sext_ln151_588_fu_17182_p1;
wire  signed [6:0] sext_ln151_587_fu_17179_p1;
wire   [6:0] add_ln153_323_fu_17421_p2;
wire  signed [7:0] sext_ln153_282_fu_17427_p1;
wire  signed [7:0] sext_ln151_602_fu_17281_p1;
wire  signed [6:0] sext_ln151_591_fu_17206_p1;
wire  signed [6:0] sext_ln151_590_fu_17203_p1;
wire   [6:0] add_ln153_325_fu_17437_p2;
wire  signed [7:0] sext_ln153_284_fu_17443_p1;
wire  signed [7:0] sext_ln151_589_fu_17199_p1;
wire  signed [6:0] sext_ln151_594_fu_17230_p1;
wire  signed [6:0] sext_ln151_593_fu_17227_p1;
wire   [6:0] add_ln153_328_fu_17453_p2;
wire  signed [7:0] sext_ln153_287_fu_17459_p1;
wire  signed [7:0] sext_ln151_592_fu_17223_p1;
wire  signed [6:0] sext_ln151_595_fu_17233_p1;
wire  signed [6:0] sext_ln151_597_fu_17239_p1;
wire   [6:0] add_ln153_330_fu_17469_p2;
wire  signed [6:0] sext_ln151_596_fu_17236_p1;
wire  signed [6:0] sext_ln153_273_fu_17364_p1;
wire   [6:0] add_ln153_331_fu_17479_p2;
wire  signed [7:0] sext_ln153_290_fu_17485_p1;
wire  signed [7:0] sext_ln153_289_fu_17475_p1;
wire   [2:0] mul_res_913_fu_17509_p0;
wire  signed [2:0] mul_res_913_fu_17509_p1;
wire  signed [5:0] mul_res_913_fu_17509_p2;
wire   [2:0] mul_res_916_fu_17533_p0;
wire  signed [2:0] mul_res_916_fu_17533_p1;
wire  signed [5:0] mul_res_916_fu_17533_p2;
wire   [2:0] mul_res_923_fu_17568_p0;
wire  signed [2:0] mul_res_923_fu_17568_p1;
wire  signed [5:0] mul_res_923_fu_17568_p2;
wire   [2:0] mul_res_926_fu_17591_p0;
wire  signed [2:0] mul_res_926_fu_17591_p1;
wire  signed [5:0] mul_res_926_fu_17591_p2;
wire   [2:0] mul_res_929_fu_17614_p0;
wire  signed [2:0] mul_res_929_fu_17614_p1;
wire  signed [5:0] mul_res_929_fu_17614_p2;
wire   [2:0] mul_res_931_fu_17634_p0;
wire  signed [2:0] mul_res_931_fu_17634_p1;
wire  signed [5:0] mul_res_931_fu_17634_p2;
wire   [2:0] mul_res_932_fu_17652_p0;
wire  signed [2:0] mul_res_932_fu_17652_p1;
wire  signed [5:0] mul_res_932_fu_17652_p2;
wire   [2:0] mul_res_933_fu_17670_p0;
wire  signed [2:0] mul_res_933_fu_17670_p1;
wire  signed [5:0] mul_res_933_fu_17670_p2;
wire  signed [6:0] sext_ln151_631_fu_17658_p1;
wire  signed [6:0] sext_ln151_632_fu_17676_p1;
wire  signed [6:0] sext_ln151_627_fu_17604_p1;
wire  signed [6:0] sext_ln151_629_fu_17623_p1;
wire   [6:0] add_ln153_338_fu_17689_p2;
wire  signed [7:0] sext_ln153_296_fu_17695_p1;
wire  signed [7:0] sext_ln151_630_fu_17640_p1;
wire  signed [6:0] sext_ln151_621_fu_17558_p1;
wire  signed [6:0] sext_ln151_623_fu_17577_p1;
wire   [6:0] add_ln153_341_fu_17705_p2;
wire  signed [7:0] sext_ln153_298_fu_17711_p1;
wire  signed [7:0] sext_ln151_628_fu_17619_p1;
wire  signed [6:0] sext_ln151_624_fu_17580_p1;
wire  signed [6:0] sext_ln151_626_fu_17601_p1;
wire   [6:0] add_ln153_343_fu_17721_p2;
wire  signed [7:0] sext_ln153_300_fu_17727_p1;
wire  signed [7:0] sext_ln151_622_fu_17573_p1;
wire  signed [6:0] sext_ln151_611_fu_17498_p1;
wire  signed [6:0] sext_ln151_610_fu_17495_p1;
wire   [6:0] add_ln153_347_fu_17737_p2;
wire  signed [7:0] sext_ln153_303_fu_17743_p1;
wire  signed [7:0] sext_ln151_625_fu_17597_p1;
wire  signed [6:0] sext_ln151_614_fu_17522_p1;
wire  signed [6:0] sext_ln151_613_fu_17519_p1;
wire   [6:0] add_ln153_349_fu_17753_p2;
wire  signed [7:0] sext_ln153_305_fu_17759_p1;
wire  signed [7:0] sext_ln151_612_fu_17515_p1;
wire  signed [6:0] sext_ln151_617_fu_17546_p1;
wire  signed [6:0] sext_ln151_616_fu_17543_p1;
wire   [6:0] add_ln153_352_fu_17769_p2;
wire  signed [7:0] sext_ln153_308_fu_17775_p1;
wire  signed [7:0] sext_ln151_615_fu_17539_p1;
wire  signed [6:0] sext_ln151_618_fu_17549_p1;
wire  signed [6:0] sext_ln151_620_fu_17555_p1;
wire   [6:0] add_ln153_354_fu_17785_p2;
wire  signed [6:0] sext_ln151_619_fu_17552_p1;
wire  signed [6:0] sext_ln153_294_fu_17680_p1;
wire   [6:0] add_ln153_355_fu_17795_p2;
wire  signed [7:0] sext_ln153_311_fu_17801_p1;
wire  signed [7:0] sext_ln153_310_fu_17791_p1;
wire   [2:0] mul_res_937_fu_17825_p0;
wire  signed [2:0] mul_res_937_fu_17825_p1;
wire  signed [5:0] mul_res_937_fu_17825_p2;
wire   [2:0] mul_res_940_fu_17849_p0;
wire  signed [2:0] mul_res_940_fu_17849_p1;
wire  signed [5:0] mul_res_940_fu_17849_p2;
wire   [2:0] mul_res_947_fu_17884_p0;
wire  signed [2:0] mul_res_947_fu_17884_p1;
wire  signed [5:0] mul_res_947_fu_17884_p2;
wire   [2:0] mul_res_950_fu_17907_p0;
wire  signed [2:0] mul_res_950_fu_17907_p1;
wire  signed [5:0] mul_res_950_fu_17907_p2;
wire   [2:0] mul_res_953_fu_17930_p0;
wire  signed [2:0] mul_res_953_fu_17930_p1;
wire  signed [5:0] mul_res_953_fu_17930_p2;
wire   [2:0] mul_res_955_fu_17950_p0;
wire  signed [2:0] mul_res_955_fu_17950_p1;
wire  signed [5:0] mul_res_955_fu_17950_p2;
wire   [2:0] mul_res_956_fu_17968_p0;
wire  signed [2:0] mul_res_956_fu_17968_p1;
wire  signed [5:0] mul_res_956_fu_17968_p2;
wire   [2:0] mul_res_957_fu_17986_p0;
wire  signed [2:0] mul_res_957_fu_17986_p1;
wire  signed [5:0] mul_res_957_fu_17986_p2;
wire  signed [6:0] sext_ln151_654_fu_17974_p1;
wire  signed [6:0] sext_ln151_655_fu_17992_p1;
wire  signed [6:0] sext_ln151_650_fu_17920_p1;
wire  signed [6:0] sext_ln151_652_fu_17939_p1;
wire   [6:0] add_ln153_362_fu_18005_p2;
wire  signed [7:0] sext_ln153_317_fu_18011_p1;
wire  signed [7:0] sext_ln151_653_fu_17956_p1;
wire  signed [6:0] sext_ln151_644_fu_17874_p1;
wire  signed [6:0] sext_ln151_646_fu_17893_p1;
wire   [6:0] add_ln153_365_fu_18021_p2;
wire  signed [7:0] sext_ln153_319_fu_18027_p1;
wire  signed [7:0] sext_ln151_651_fu_17935_p1;
wire  signed [6:0] sext_ln151_647_fu_17896_p1;
wire  signed [6:0] sext_ln151_649_fu_17917_p1;
wire   [6:0] add_ln153_367_fu_18037_p2;
wire  signed [7:0] sext_ln153_321_fu_18043_p1;
wire  signed [7:0] sext_ln151_645_fu_17889_p1;
wire  signed [6:0] sext_ln151_634_fu_17814_p1;
wire  signed [6:0] sext_ln151_633_fu_17811_p1;
wire   [6:0] add_ln153_371_fu_18053_p2;
wire  signed [7:0] sext_ln153_324_fu_18059_p1;
wire  signed [7:0] sext_ln151_648_fu_17913_p1;
wire  signed [6:0] sext_ln151_637_fu_17838_p1;
wire  signed [6:0] sext_ln151_636_fu_17835_p1;
wire   [6:0] add_ln153_373_fu_18069_p2;
wire  signed [7:0] sext_ln153_326_fu_18075_p1;
wire  signed [7:0] sext_ln151_635_fu_17831_p1;
wire  signed [6:0] sext_ln151_640_fu_17862_p1;
wire  signed [6:0] sext_ln151_639_fu_17859_p1;
wire   [6:0] add_ln153_376_fu_18085_p2;
wire  signed [7:0] sext_ln153_329_fu_18091_p1;
wire  signed [7:0] sext_ln151_638_fu_17855_p1;
wire  signed [6:0] sext_ln151_641_fu_17865_p1;
wire  signed [6:0] sext_ln151_643_fu_17871_p1;
wire   [6:0] add_ln153_378_fu_18101_p2;
wire  signed [6:0] sext_ln151_642_fu_17868_p1;
wire  signed [6:0] sext_ln153_315_fu_17996_p1;
wire   [6:0] add_ln153_379_fu_18111_p2;
wire  signed [7:0] sext_ln153_332_fu_18117_p1;
wire  signed [7:0] sext_ln153_331_fu_18107_p1;
wire   [2:0] mul_res_961_fu_18141_p0;
wire  signed [2:0] mul_res_961_fu_18141_p1;
wire  signed [5:0] mul_res_961_fu_18141_p2;
wire   [2:0] mul_res_964_fu_18165_p0;
wire  signed [2:0] mul_res_964_fu_18165_p1;
wire  signed [5:0] mul_res_964_fu_18165_p2;
wire   [2:0] mul_res_971_fu_18200_p0;
wire  signed [2:0] mul_res_971_fu_18200_p1;
wire  signed [5:0] mul_res_971_fu_18200_p2;
wire   [2:0] mul_res_974_fu_18223_p0;
wire  signed [2:0] mul_res_974_fu_18223_p1;
wire  signed [5:0] mul_res_974_fu_18223_p2;
wire   [2:0] mul_res_977_fu_18246_p0;
wire  signed [2:0] mul_res_977_fu_18246_p1;
wire  signed [5:0] mul_res_977_fu_18246_p2;
wire   [2:0] mul_res_979_fu_18266_p0;
wire  signed [2:0] mul_res_979_fu_18266_p1;
wire  signed [5:0] mul_res_979_fu_18266_p2;
wire   [2:0] mul_res_980_fu_18284_p0;
wire  signed [2:0] mul_res_980_fu_18284_p1;
wire  signed [5:0] mul_res_980_fu_18284_p2;
wire   [2:0] mul_res_981_fu_18302_p0;
wire  signed [2:0] mul_res_981_fu_18302_p1;
wire  signed [5:0] mul_res_981_fu_18302_p2;
wire  signed [6:0] sext_ln151_677_fu_18290_p1;
wire  signed [6:0] sext_ln151_678_fu_18308_p1;
wire  signed [6:0] sext_ln151_673_fu_18236_p1;
wire  signed [6:0] sext_ln151_675_fu_18255_p1;
wire   [6:0] add_ln153_386_fu_18321_p2;
wire  signed [7:0] sext_ln153_338_fu_18327_p1;
wire  signed [7:0] sext_ln151_676_fu_18272_p1;
wire  signed [6:0] sext_ln151_667_fu_18190_p1;
wire  signed [6:0] sext_ln151_669_fu_18209_p1;
wire   [6:0] add_ln153_389_fu_18337_p2;
wire  signed [7:0] sext_ln153_340_fu_18343_p1;
wire  signed [7:0] sext_ln151_674_fu_18251_p1;
wire  signed [6:0] sext_ln151_670_fu_18212_p1;
wire  signed [6:0] sext_ln151_672_fu_18233_p1;
wire   [6:0] add_ln153_391_fu_18353_p2;
wire  signed [7:0] sext_ln153_342_fu_18359_p1;
wire  signed [7:0] sext_ln151_668_fu_18205_p1;
wire  signed [6:0] sext_ln151_657_fu_18130_p1;
wire  signed [6:0] sext_ln151_656_fu_18127_p1;
wire   [6:0] add_ln153_395_fu_18369_p2;
wire  signed [7:0] sext_ln153_345_fu_18375_p1;
wire  signed [7:0] sext_ln151_671_fu_18229_p1;
wire  signed [6:0] sext_ln151_660_fu_18154_p1;
wire  signed [6:0] sext_ln151_659_fu_18151_p1;
wire   [6:0] add_ln153_397_fu_18385_p2;
wire  signed [7:0] sext_ln153_347_fu_18391_p1;
wire  signed [7:0] sext_ln151_658_fu_18147_p1;
wire  signed [6:0] sext_ln151_663_fu_18178_p1;
wire  signed [6:0] sext_ln151_662_fu_18175_p1;
wire   [6:0] add_ln153_400_fu_18401_p2;
wire  signed [7:0] sext_ln153_350_fu_18407_p1;
wire  signed [7:0] sext_ln151_661_fu_18171_p1;
wire  signed [6:0] sext_ln151_664_fu_18181_p1;
wire  signed [6:0] sext_ln151_666_fu_18187_p1;
wire   [6:0] add_ln153_402_fu_18417_p2;
wire  signed [6:0] sext_ln151_665_fu_18184_p1;
wire  signed [6:0] sext_ln153_336_fu_18312_p1;
wire   [6:0] add_ln153_403_fu_18427_p2;
wire  signed [7:0] sext_ln153_353_fu_18433_p1;
wire  signed [7:0] sext_ln153_352_fu_18423_p1;
wire   [2:0] mul_res_985_fu_18457_p0;
wire  signed [2:0] mul_res_985_fu_18457_p1;
wire  signed [5:0] mul_res_985_fu_18457_p2;
wire   [2:0] mul_res_988_fu_18481_p0;
wire  signed [2:0] mul_res_988_fu_18481_p1;
wire  signed [5:0] mul_res_988_fu_18481_p2;
wire   [2:0] mul_res_995_fu_18516_p0;
wire  signed [2:0] mul_res_995_fu_18516_p1;
wire  signed [5:0] mul_res_995_fu_18516_p2;
wire   [2:0] mul_res_998_fu_18539_p0;
wire  signed [2:0] mul_res_998_fu_18539_p1;
wire  signed [5:0] mul_res_998_fu_18539_p2;
wire   [2:0] mul_res_1001_fu_18562_p0;
wire  signed [2:0] mul_res_1001_fu_18562_p1;
wire  signed [5:0] mul_res_1001_fu_18562_p2;
wire   [2:0] mul_res_1003_fu_18582_p0;
wire  signed [2:0] mul_res_1003_fu_18582_p1;
wire  signed [5:0] mul_res_1003_fu_18582_p2;
wire   [2:0] mul_res_1004_fu_18600_p0;
wire  signed [2:0] mul_res_1004_fu_18600_p1;
wire  signed [5:0] mul_res_1004_fu_18600_p2;
wire   [2:0] mul_res_1005_fu_18618_p0;
wire  signed [2:0] mul_res_1005_fu_18618_p1;
wire  signed [5:0] mul_res_1005_fu_18618_p2;
wire  signed [6:0] sext_ln151_700_fu_18606_p1;
wire  signed [6:0] sext_ln151_701_fu_18624_p1;
wire  signed [6:0] sext_ln151_696_fu_18552_p1;
wire  signed [6:0] sext_ln151_698_fu_18571_p1;
wire   [6:0] add_ln153_410_fu_18637_p2;
wire  signed [7:0] sext_ln153_359_fu_18643_p1;
wire  signed [7:0] sext_ln151_699_fu_18588_p1;
wire  signed [6:0] sext_ln151_690_fu_18506_p1;
wire  signed [6:0] sext_ln151_692_fu_18525_p1;
wire   [6:0] add_ln153_413_fu_18653_p2;
wire  signed [7:0] sext_ln153_361_fu_18659_p1;
wire  signed [7:0] sext_ln151_697_fu_18567_p1;
wire  signed [6:0] sext_ln151_693_fu_18528_p1;
wire  signed [6:0] sext_ln151_695_fu_18549_p1;
wire   [6:0] add_ln153_415_fu_18669_p2;
wire  signed [7:0] sext_ln153_363_fu_18675_p1;
wire  signed [7:0] sext_ln151_691_fu_18521_p1;
wire  signed [6:0] sext_ln151_680_fu_18446_p1;
wire  signed [6:0] sext_ln151_679_fu_18443_p1;
wire   [6:0] add_ln153_419_fu_18685_p2;
wire  signed [7:0] sext_ln153_366_fu_18691_p1;
wire  signed [7:0] sext_ln151_694_fu_18545_p1;
wire  signed [6:0] sext_ln151_683_fu_18470_p1;
wire  signed [6:0] sext_ln151_682_fu_18467_p1;
wire   [6:0] add_ln153_421_fu_18701_p2;
wire  signed [7:0] sext_ln153_368_fu_18707_p1;
wire  signed [7:0] sext_ln151_681_fu_18463_p1;
wire  signed [6:0] sext_ln151_686_fu_18494_p1;
wire  signed [6:0] sext_ln151_685_fu_18491_p1;
wire   [6:0] add_ln153_424_fu_18717_p2;
wire  signed [7:0] sext_ln153_371_fu_18723_p1;
wire  signed [7:0] sext_ln151_684_fu_18487_p1;
wire  signed [6:0] sext_ln151_687_fu_18497_p1;
wire  signed [6:0] sext_ln151_689_fu_18503_p1;
wire   [6:0] add_ln153_426_fu_18733_p2;
wire  signed [6:0] sext_ln151_688_fu_18500_p1;
wire  signed [6:0] sext_ln153_357_fu_18628_p1;
wire   [6:0] add_ln153_427_fu_18743_p2;
wire  signed [7:0] sext_ln153_374_fu_18749_p1;
wire  signed [7:0] sext_ln153_373_fu_18739_p1;
wire   [2:0] mul_res_1009_fu_18773_p0;
wire  signed [2:0] mul_res_1009_fu_18773_p1;
wire  signed [5:0] mul_res_1009_fu_18773_p2;
wire   [2:0] mul_res_1012_fu_18797_p0;
wire  signed [2:0] mul_res_1012_fu_18797_p1;
wire  signed [5:0] mul_res_1012_fu_18797_p2;
wire   [2:0] mul_res_1019_fu_18832_p0;
wire  signed [2:0] mul_res_1019_fu_18832_p1;
wire  signed [5:0] mul_res_1019_fu_18832_p2;
wire   [2:0] mul_res_1022_fu_18855_p0;
wire  signed [2:0] mul_res_1022_fu_18855_p1;
wire  signed [5:0] mul_res_1022_fu_18855_p2;
wire   [2:0] mul_res_1025_fu_18878_p0;
wire  signed [2:0] mul_res_1025_fu_18878_p1;
wire  signed [5:0] mul_res_1025_fu_18878_p2;
wire   [2:0] mul_res_1027_fu_18898_p0;
wire  signed [2:0] mul_res_1027_fu_18898_p1;
wire  signed [5:0] mul_res_1027_fu_18898_p2;
wire   [2:0] mul_res_1028_fu_18916_p0;
wire  signed [2:0] mul_res_1028_fu_18916_p1;
wire  signed [5:0] mul_res_1028_fu_18916_p2;
wire   [2:0] mul_res_1029_fu_18934_p0;
wire  signed [2:0] mul_res_1029_fu_18934_p1;
wire  signed [5:0] mul_res_1029_fu_18934_p2;
wire  signed [6:0] sext_ln151_723_fu_18922_p1;
wire  signed [6:0] sext_ln151_724_fu_18940_p1;
wire  signed [6:0] sext_ln151_719_fu_18868_p1;
wire  signed [6:0] sext_ln151_721_fu_18887_p1;
wire   [6:0] add_ln153_434_fu_18953_p2;
wire  signed [7:0] sext_ln153_380_fu_18959_p1;
wire  signed [7:0] sext_ln151_722_fu_18904_p1;
wire  signed [6:0] sext_ln151_713_fu_18822_p1;
wire  signed [6:0] sext_ln151_715_fu_18841_p1;
wire   [6:0] add_ln153_437_fu_18969_p2;
wire  signed [7:0] sext_ln153_382_fu_18975_p1;
wire  signed [7:0] sext_ln151_720_fu_18883_p1;
wire  signed [6:0] sext_ln151_716_fu_18844_p1;
wire  signed [6:0] sext_ln151_718_fu_18865_p1;
wire   [6:0] add_ln153_439_fu_18985_p2;
wire  signed [7:0] sext_ln153_384_fu_18991_p1;
wire  signed [7:0] sext_ln151_714_fu_18837_p1;
wire  signed [6:0] sext_ln151_703_fu_18762_p1;
wire  signed [6:0] sext_ln151_702_fu_18759_p1;
wire   [6:0] add_ln153_443_fu_19001_p2;
wire  signed [7:0] sext_ln153_387_fu_19007_p1;
wire  signed [7:0] sext_ln151_717_fu_18861_p1;
wire  signed [6:0] sext_ln151_706_fu_18786_p1;
wire  signed [6:0] sext_ln151_705_fu_18783_p1;
wire   [6:0] add_ln153_445_fu_19017_p2;
wire  signed [7:0] sext_ln153_389_fu_19023_p1;
wire  signed [7:0] sext_ln151_704_fu_18779_p1;
wire  signed [6:0] sext_ln151_709_fu_18810_p1;
wire  signed [6:0] sext_ln151_708_fu_18807_p1;
wire   [6:0] add_ln153_448_fu_19033_p2;
wire  signed [7:0] sext_ln153_392_fu_19039_p1;
wire  signed [7:0] sext_ln151_707_fu_18803_p1;
wire  signed [6:0] sext_ln151_710_fu_18813_p1;
wire  signed [6:0] sext_ln151_712_fu_18819_p1;
wire   [6:0] add_ln153_450_fu_19049_p2;
wire  signed [6:0] sext_ln151_711_fu_18816_p1;
wire  signed [6:0] sext_ln153_378_fu_18944_p1;
wire   [6:0] add_ln153_451_fu_19059_p2;
wire  signed [7:0] sext_ln153_395_fu_19065_p1;
wire  signed [7:0] sext_ln153_394_fu_19055_p1;
wire   [2:0] mul_res_1033_fu_19089_p0;
wire  signed [2:0] mul_res_1033_fu_19089_p1;
wire  signed [5:0] mul_res_1033_fu_19089_p2;
wire   [2:0] mul_res_1036_fu_19113_p0;
wire  signed [2:0] mul_res_1036_fu_19113_p1;
wire  signed [5:0] mul_res_1036_fu_19113_p2;
wire   [2:0] mul_res_1043_fu_19148_p0;
wire  signed [2:0] mul_res_1043_fu_19148_p1;
wire  signed [5:0] mul_res_1043_fu_19148_p2;
wire   [2:0] mul_res_1046_fu_19171_p0;
wire  signed [2:0] mul_res_1046_fu_19171_p1;
wire  signed [5:0] mul_res_1046_fu_19171_p2;
wire   [2:0] mul_res_1049_fu_19194_p0;
wire  signed [2:0] mul_res_1049_fu_19194_p1;
wire  signed [5:0] mul_res_1049_fu_19194_p2;
wire   [2:0] mul_res_1051_fu_19214_p0;
wire  signed [2:0] mul_res_1051_fu_19214_p1;
wire  signed [5:0] mul_res_1051_fu_19214_p2;
wire   [2:0] mul_res_1052_fu_19232_p0;
wire  signed [2:0] mul_res_1052_fu_19232_p1;
wire  signed [5:0] mul_res_1052_fu_19232_p2;
wire   [2:0] mul_res_1053_fu_19250_p0;
wire  signed [2:0] mul_res_1053_fu_19250_p1;
wire  signed [5:0] mul_res_1053_fu_19250_p2;
wire  signed [6:0] sext_ln151_746_fu_19238_p1;
wire  signed [6:0] sext_ln151_747_fu_19256_p1;
wire  signed [6:0] sext_ln151_742_fu_19184_p1;
wire  signed [6:0] sext_ln151_744_fu_19203_p1;
wire   [6:0] add_ln153_458_fu_19269_p2;
wire  signed [7:0] sext_ln153_401_fu_19275_p1;
wire  signed [7:0] sext_ln151_745_fu_19220_p1;
wire  signed [6:0] sext_ln151_736_fu_19138_p1;
wire  signed [6:0] sext_ln151_738_fu_19157_p1;
wire   [6:0] add_ln153_461_fu_19285_p2;
wire  signed [7:0] sext_ln153_403_fu_19291_p1;
wire  signed [7:0] sext_ln151_743_fu_19199_p1;
wire  signed [6:0] sext_ln151_739_fu_19160_p1;
wire  signed [6:0] sext_ln151_741_fu_19181_p1;
wire   [6:0] add_ln153_463_fu_19301_p2;
wire  signed [7:0] sext_ln153_405_fu_19307_p1;
wire  signed [7:0] sext_ln151_737_fu_19153_p1;
wire  signed [6:0] sext_ln151_726_fu_19078_p1;
wire  signed [6:0] sext_ln151_725_fu_19075_p1;
wire   [6:0] add_ln153_467_fu_19317_p2;
wire  signed [7:0] sext_ln153_408_fu_19323_p1;
wire  signed [7:0] sext_ln151_740_fu_19177_p1;
wire  signed [6:0] sext_ln151_729_fu_19102_p1;
wire  signed [6:0] sext_ln151_728_fu_19099_p1;
wire   [6:0] add_ln153_469_fu_19333_p2;
wire  signed [7:0] sext_ln153_410_fu_19339_p1;
wire  signed [7:0] sext_ln151_727_fu_19095_p1;
wire  signed [6:0] sext_ln151_732_fu_19126_p1;
wire  signed [6:0] sext_ln151_731_fu_19123_p1;
wire   [6:0] add_ln153_472_fu_19349_p2;
wire  signed [7:0] sext_ln153_413_fu_19355_p1;
wire  signed [7:0] sext_ln151_730_fu_19119_p1;
wire  signed [6:0] sext_ln151_733_fu_19129_p1;
wire  signed [6:0] sext_ln151_735_fu_19135_p1;
wire   [6:0] add_ln153_474_fu_19365_p2;
wire  signed [6:0] sext_ln151_734_fu_19132_p1;
wire  signed [6:0] sext_ln153_399_fu_19260_p1;
wire   [6:0] add_ln153_475_fu_19375_p2;
wire  signed [7:0] sext_ln153_416_fu_19381_p1;
wire  signed [7:0] sext_ln153_415_fu_19371_p1;
wire   [2:0] mul_res_1057_fu_19405_p0;
wire  signed [2:0] mul_res_1057_fu_19405_p1;
wire  signed [5:0] mul_res_1057_fu_19405_p2;
wire   [2:0] mul_res_1060_fu_19429_p0;
wire  signed [2:0] mul_res_1060_fu_19429_p1;
wire  signed [5:0] mul_res_1060_fu_19429_p2;
wire   [2:0] mul_res_1067_fu_19464_p0;
wire  signed [2:0] mul_res_1067_fu_19464_p1;
wire  signed [5:0] mul_res_1067_fu_19464_p2;
wire   [2:0] mul_res_1070_fu_19487_p0;
wire  signed [2:0] mul_res_1070_fu_19487_p1;
wire  signed [5:0] mul_res_1070_fu_19487_p2;
wire   [2:0] mul_res_1073_fu_19510_p0;
wire  signed [2:0] mul_res_1073_fu_19510_p1;
wire  signed [5:0] mul_res_1073_fu_19510_p2;
wire   [2:0] mul_res_1075_fu_19530_p0;
wire  signed [2:0] mul_res_1075_fu_19530_p1;
wire  signed [5:0] mul_res_1075_fu_19530_p2;
wire   [2:0] mul_res_1076_fu_19548_p0;
wire  signed [2:0] mul_res_1076_fu_19548_p1;
wire  signed [5:0] mul_res_1076_fu_19548_p2;
wire   [2:0] mul_res_1077_fu_19566_p0;
wire  signed [2:0] mul_res_1077_fu_19566_p1;
wire  signed [5:0] mul_res_1077_fu_19566_p2;
wire  signed [6:0] sext_ln151_769_fu_19554_p1;
wire  signed [6:0] sext_ln151_770_fu_19572_p1;
wire  signed [6:0] sext_ln151_765_fu_19500_p1;
wire  signed [6:0] sext_ln151_767_fu_19519_p1;
wire   [6:0] add_ln153_482_fu_19585_p2;
wire  signed [7:0] sext_ln153_422_fu_19591_p1;
wire  signed [7:0] sext_ln151_768_fu_19536_p1;
wire  signed [6:0] sext_ln151_759_fu_19454_p1;
wire  signed [6:0] sext_ln151_761_fu_19473_p1;
wire   [6:0] add_ln153_485_fu_19601_p2;
wire  signed [7:0] sext_ln153_424_fu_19607_p1;
wire  signed [7:0] sext_ln151_766_fu_19515_p1;
wire  signed [6:0] sext_ln151_762_fu_19476_p1;
wire  signed [6:0] sext_ln151_764_fu_19497_p1;
wire   [6:0] add_ln153_487_fu_19617_p2;
wire  signed [7:0] sext_ln153_426_fu_19623_p1;
wire  signed [7:0] sext_ln151_760_fu_19469_p1;
wire  signed [6:0] sext_ln151_749_fu_19394_p1;
wire  signed [6:0] sext_ln151_748_fu_19391_p1;
wire   [6:0] add_ln153_491_fu_19633_p2;
wire  signed [7:0] sext_ln153_429_fu_19639_p1;
wire  signed [7:0] sext_ln151_763_fu_19493_p1;
wire  signed [6:0] sext_ln151_752_fu_19418_p1;
wire  signed [6:0] sext_ln151_751_fu_19415_p1;
wire   [6:0] add_ln153_493_fu_19649_p2;
wire  signed [7:0] sext_ln153_431_fu_19655_p1;
wire  signed [7:0] sext_ln151_750_fu_19411_p1;
wire  signed [6:0] sext_ln151_755_fu_19442_p1;
wire  signed [6:0] sext_ln151_754_fu_19439_p1;
wire   [6:0] add_ln153_496_fu_19665_p2;
wire  signed [7:0] sext_ln153_434_fu_19671_p1;
wire  signed [7:0] sext_ln151_753_fu_19435_p1;
wire  signed [6:0] sext_ln151_756_fu_19445_p1;
wire  signed [6:0] sext_ln151_758_fu_19451_p1;
wire   [6:0] add_ln153_498_fu_19681_p2;
wire  signed [6:0] sext_ln151_757_fu_19448_p1;
wire  signed [6:0] sext_ln153_420_fu_19576_p1;
wire   [6:0] add_ln153_499_fu_19691_p2;
wire  signed [7:0] sext_ln153_437_fu_19697_p1;
wire  signed [7:0] sext_ln153_436_fu_19687_p1;
wire   [2:0] mul_res_1081_fu_19721_p0;
wire  signed [2:0] mul_res_1081_fu_19721_p1;
wire  signed [5:0] mul_res_1081_fu_19721_p2;
wire   [2:0] mul_res_1084_fu_19745_p0;
wire  signed [2:0] mul_res_1084_fu_19745_p1;
wire  signed [5:0] mul_res_1084_fu_19745_p2;
wire   [2:0] mul_res_1091_fu_19780_p0;
wire  signed [2:0] mul_res_1091_fu_19780_p1;
wire  signed [5:0] mul_res_1091_fu_19780_p2;
wire   [2:0] mul_res_1094_fu_19803_p0;
wire  signed [2:0] mul_res_1094_fu_19803_p1;
wire  signed [5:0] mul_res_1094_fu_19803_p2;
wire   [2:0] mul_res_1097_fu_19826_p0;
wire  signed [2:0] mul_res_1097_fu_19826_p1;
wire  signed [5:0] mul_res_1097_fu_19826_p2;
wire   [2:0] mul_res_1099_fu_19846_p0;
wire  signed [2:0] mul_res_1099_fu_19846_p1;
wire  signed [5:0] mul_res_1099_fu_19846_p2;
wire   [2:0] mul_res_1100_fu_19864_p0;
wire  signed [2:0] mul_res_1100_fu_19864_p1;
wire  signed [5:0] mul_res_1100_fu_19864_p2;
wire   [2:0] mul_res_1101_fu_19882_p0;
wire  signed [2:0] mul_res_1101_fu_19882_p1;
wire  signed [5:0] mul_res_1101_fu_19882_p2;
wire  signed [6:0] sext_ln151_792_fu_19870_p1;
wire  signed [6:0] sext_ln151_793_fu_19888_p1;
wire  signed [6:0] sext_ln151_788_fu_19816_p1;
wire  signed [6:0] sext_ln151_790_fu_19835_p1;
wire   [6:0] add_ln153_506_fu_19901_p2;
wire  signed [7:0] sext_ln153_443_fu_19907_p1;
wire  signed [7:0] sext_ln151_791_fu_19852_p1;
wire  signed [6:0] sext_ln151_782_fu_19770_p1;
wire  signed [6:0] sext_ln151_784_fu_19789_p1;
wire   [6:0] add_ln153_509_fu_19917_p2;
wire  signed [7:0] sext_ln153_445_fu_19923_p1;
wire  signed [7:0] sext_ln151_789_fu_19831_p1;
wire  signed [6:0] sext_ln151_785_fu_19792_p1;
wire  signed [6:0] sext_ln151_787_fu_19813_p1;
wire   [6:0] add_ln153_511_fu_19933_p2;
wire  signed [7:0] sext_ln153_447_fu_19939_p1;
wire  signed [7:0] sext_ln151_783_fu_19785_p1;
wire  signed [6:0] sext_ln151_772_fu_19710_p1;
wire  signed [6:0] sext_ln151_771_fu_19707_p1;
wire   [6:0] add_ln153_515_fu_19949_p2;
wire  signed [7:0] sext_ln153_450_fu_19955_p1;
wire  signed [7:0] sext_ln151_786_fu_19809_p1;
wire  signed [6:0] sext_ln151_775_fu_19734_p1;
wire  signed [6:0] sext_ln151_774_fu_19731_p1;
wire   [6:0] add_ln153_517_fu_19965_p2;
wire  signed [7:0] sext_ln153_452_fu_19971_p1;
wire  signed [7:0] sext_ln151_773_fu_19727_p1;
wire  signed [6:0] sext_ln151_778_fu_19758_p1;
wire  signed [6:0] sext_ln151_777_fu_19755_p1;
wire   [6:0] add_ln153_520_fu_19981_p2;
wire  signed [7:0] sext_ln153_455_fu_19987_p1;
wire  signed [7:0] sext_ln151_776_fu_19751_p1;
wire  signed [6:0] sext_ln151_779_fu_19761_p1;
wire  signed [6:0] sext_ln151_781_fu_19767_p1;
wire   [6:0] add_ln153_522_fu_19997_p2;
wire  signed [6:0] sext_ln151_780_fu_19764_p1;
wire  signed [6:0] sext_ln153_441_fu_19892_p1;
wire   [6:0] add_ln153_523_fu_20007_p2;
wire  signed [7:0] sext_ln153_458_fu_20013_p1;
wire  signed [7:0] sext_ln153_457_fu_20003_p1;
wire   [2:0] mul_res_1105_fu_20037_p0;
wire  signed [2:0] mul_res_1105_fu_20037_p1;
wire  signed [5:0] mul_res_1105_fu_20037_p2;
wire   [2:0] mul_res_1108_fu_20061_p0;
wire  signed [2:0] mul_res_1108_fu_20061_p1;
wire  signed [5:0] mul_res_1108_fu_20061_p2;
wire   [2:0] mul_res_1115_fu_20097_p0;
wire  signed [2:0] mul_res_1115_fu_20097_p1;
wire  signed [5:0] mul_res_1115_fu_20097_p2;
wire   [2:0] mul_res_1118_fu_20121_p0;
wire  signed [2:0] mul_res_1118_fu_20121_p1;
wire  signed [5:0] mul_res_1118_fu_20121_p2;
wire   [2:0] mul_res_1121_fu_20145_p0;
wire  signed [2:0] mul_res_1121_fu_20145_p1;
wire  signed [5:0] mul_res_1121_fu_20145_p2;
wire   [2:0] mul_res_1123_fu_20166_p0;
wire  signed [2:0] mul_res_1123_fu_20166_p1;
wire  signed [5:0] mul_res_1123_fu_20166_p2;
wire   [2:0] mul_res_1124_fu_20184_p0;
wire  signed [2:0] mul_res_1124_fu_20184_p1;
wire  signed [5:0] mul_res_1124_fu_20184_p2;
wire   [2:0] mul_res_1125_fu_20202_p0;
wire  signed [2:0] mul_res_1125_fu_20202_p1;
wire  signed [5:0] mul_res_1125_fu_20202_p2;
wire  signed [6:0] sext_ln151_815_fu_20190_p1;
wire  signed [6:0] sext_ln151_816_fu_20208_p1;
wire  signed [6:0] sext_ln151_811_fu_20134_p1;
wire  signed [6:0] sext_ln151_813_fu_20155_p1;
wire   [6:0] add_ln153_530_fu_20221_p2;
wire  signed [7:0] sext_ln153_464_fu_20227_p1;
wire  signed [7:0] sext_ln151_814_fu_20172_p1;
wire  signed [6:0] sext_ln151_805_fu_20086_p1;
wire  signed [6:0] sext_ln151_807_fu_20107_p1;
wire   [6:0] add_ln153_533_fu_20237_p2;
wire  signed [7:0] sext_ln153_466_fu_20243_p1;
wire  signed [7:0] sext_ln151_812_fu_20151_p1;
wire  signed [6:0] sext_ln151_808_fu_20110_p1;
wire  signed [6:0] sext_ln151_810_fu_20131_p1;
wire   [6:0] add_ln153_535_fu_20253_p2;
wire  signed [7:0] sext_ln153_468_fu_20259_p1;
wire  signed [7:0] sext_ln151_806_fu_20103_p1;
wire  signed [6:0] sext_ln151_795_fu_20026_p1;
wire  signed [6:0] sext_ln151_794_fu_20023_p1;
wire   [6:0] add_ln153_539_fu_20269_p2;
wire  signed [7:0] sext_ln153_471_fu_20275_p1;
wire  signed [7:0] sext_ln151_809_fu_20127_p1;
wire  signed [6:0] sext_ln151_798_fu_20050_p1;
wire  signed [6:0] sext_ln151_797_fu_20047_p1;
wire   [6:0] add_ln153_541_fu_20285_p2;
wire  signed [7:0] sext_ln153_473_fu_20291_p1;
wire  signed [7:0] sext_ln151_796_fu_20043_p1;
wire  signed [6:0] sext_ln151_801_fu_20074_p1;
wire  signed [6:0] sext_ln151_800_fu_20071_p1;
wire   [6:0] add_ln153_544_fu_20301_p2;
wire  signed [7:0] sext_ln153_476_fu_20307_p1;
wire  signed [7:0] sext_ln151_799_fu_20067_p1;
wire  signed [6:0] sext_ln151_802_fu_20077_p1;
wire  signed [6:0] sext_ln151_804_fu_20083_p1;
wire   [6:0] add_ln153_546_fu_20317_p2;
wire  signed [6:0] sext_ln151_803_fu_20080_p1;
wire  signed [6:0] sext_ln153_462_fu_20212_p1;
wire   [6:0] add_ln153_547_fu_20327_p2;
wire  signed [7:0] sext_ln153_479_fu_20333_p1;
wire  signed [7:0] sext_ln153_478_fu_20323_p1;
wire   [2:0] mul_res_1129_fu_20357_p0;
wire  signed [2:0] mul_res_1129_fu_20357_p1;
wire  signed [5:0] mul_res_1129_fu_20357_p2;
wire   [2:0] mul_res_1132_fu_20381_p0;
wire  signed [2:0] mul_res_1132_fu_20381_p1;
wire  signed [5:0] mul_res_1132_fu_20381_p2;
wire   [2:0] mul_res_1139_fu_20417_p0;
wire  signed [2:0] mul_res_1139_fu_20417_p1;
wire  signed [5:0] mul_res_1139_fu_20417_p2;
wire   [2:0] mul_res_1142_fu_20441_p0;
wire  signed [2:0] mul_res_1142_fu_20441_p1;
wire  signed [5:0] mul_res_1142_fu_20441_p2;
wire   [2:0] mul_res_1145_fu_20465_p0;
wire  signed [2:0] mul_res_1145_fu_20465_p1;
wire  signed [5:0] mul_res_1145_fu_20465_p2;
wire   [2:0] mul_res_1147_fu_20486_p0;
wire  signed [2:0] mul_res_1147_fu_20486_p1;
wire  signed [5:0] mul_res_1147_fu_20486_p2;
wire   [2:0] mul_res_1148_fu_20504_p0;
wire  signed [2:0] mul_res_1148_fu_20504_p1;
wire  signed [5:0] mul_res_1148_fu_20504_p2;
wire   [2:0] mul_res_1149_fu_20522_p0;
wire  signed [2:0] mul_res_1149_fu_20522_p1;
wire  signed [5:0] mul_res_1149_fu_20522_p2;
wire  signed [6:0] sext_ln151_838_fu_20510_p1;
wire  signed [6:0] sext_ln151_839_fu_20528_p1;
wire  signed [6:0] sext_ln151_834_fu_20454_p1;
wire  signed [6:0] sext_ln151_836_fu_20475_p1;
wire   [6:0] add_ln153_554_fu_20541_p2;
wire  signed [7:0] sext_ln153_485_fu_20547_p1;
wire  signed [7:0] sext_ln151_837_fu_20492_p1;
wire  signed [6:0] sext_ln151_828_fu_20406_p1;
wire  signed [6:0] sext_ln151_830_fu_20427_p1;
wire   [6:0] add_ln153_557_fu_20557_p2;
wire  signed [7:0] sext_ln153_487_fu_20563_p1;
wire  signed [7:0] sext_ln151_835_fu_20471_p1;
wire  signed [6:0] sext_ln151_831_fu_20430_p1;
wire  signed [6:0] sext_ln151_833_fu_20451_p1;
wire   [6:0] add_ln153_559_fu_20573_p2;
wire  signed [7:0] sext_ln153_489_fu_20579_p1;
wire  signed [7:0] sext_ln151_829_fu_20423_p1;
wire  signed [6:0] sext_ln151_818_fu_20346_p1;
wire  signed [6:0] sext_ln151_817_fu_20343_p1;
wire   [6:0] add_ln153_563_fu_20589_p2;
wire  signed [7:0] sext_ln153_492_fu_20595_p1;
wire  signed [7:0] sext_ln151_832_fu_20447_p1;
wire  signed [6:0] sext_ln151_821_fu_20370_p1;
wire  signed [6:0] sext_ln151_820_fu_20367_p1;
wire   [6:0] add_ln153_565_fu_20605_p2;
wire  signed [7:0] sext_ln153_494_fu_20611_p1;
wire  signed [7:0] sext_ln151_819_fu_20363_p1;
wire  signed [6:0] sext_ln151_824_fu_20394_p1;
wire  signed [6:0] sext_ln151_823_fu_20391_p1;
wire   [6:0] add_ln153_568_fu_20621_p2;
wire  signed [7:0] sext_ln153_497_fu_20627_p1;
wire  signed [7:0] sext_ln151_822_fu_20387_p1;
wire  signed [6:0] sext_ln151_825_fu_20397_p1;
wire  signed [6:0] sext_ln151_827_fu_20403_p1;
wire   [6:0] add_ln153_570_fu_20637_p2;
wire  signed [6:0] sext_ln151_826_fu_20400_p1;
wire  signed [6:0] sext_ln153_483_fu_20532_p1;
wire   [6:0] add_ln153_571_fu_20647_p2;
wire  signed [7:0] sext_ln153_500_fu_20653_p1;
wire  signed [7:0] sext_ln153_499_fu_20643_p1;
wire  signed [12:0] sext_ln131_fu_20807_p1;
wire  signed [12:0] sext_ln153_3_fu_20959_p1;
wire  signed [12:0] sext_ln153_1_fu_20956_p1;
wire  signed [12:0] sext_ln153_8_fu_20968_p1;
wire   [12:0] add_ln153_1_fu_20962_p2;
wire  signed [8:0] sext_ln153_12_fu_20980_p1;
wire  signed [8:0] sext_ln153_10_fu_20977_p1;
wire   [8:0] add_ln153_15_fu_20983_p2;
wire  signed [8:0] sext_ln153_18_fu_20996_p1;
wire  signed [8:0] sext_ln153_15_fu_20993_p1;
wire   [8:0] add_ln153_21_fu_20999_p2;
wire  signed [9:0] sext_ln153_19_fu_21005_p1;
wire  signed [9:0] sext_ln153_13_fu_20989_p1;
wire   [9:0] add_ln153_22_fu_21009_p2;
wire  signed [12:0] sext_ln153_20_fu_21015_p1;
wire   [12:0] add_ln153_4_fu_20971_p2;
wire   [12:0] add_ln153_10_fu_21019_p2;
wire   [12:0] select_ln126_23_fu_20950_p3;
wire  signed [12:0] sext_ln153_24_fu_21034_p1;
wire  signed [12:0] sext_ln153_22_fu_21031_p1;
wire  signed [12:0] sext_ln153_29_fu_21043_p1;
wire   [12:0] add_ln153_25_fu_21037_p2;
wire  signed [8:0] sext_ln153_33_fu_21055_p1;
wire  signed [8:0] sext_ln153_31_fu_21052_p1;
wire   [8:0] add_ln153_39_fu_21058_p2;
wire  signed [8:0] sext_ln153_39_fu_21071_p1;
wire  signed [8:0] sext_ln153_36_fu_21068_p1;
wire   [8:0] add_ln153_45_fu_21074_p2;
wire  signed [9:0] sext_ln153_40_fu_21080_p1;
wire  signed [9:0] sext_ln153_34_fu_21064_p1;
wire   [9:0] add_ln153_46_fu_21084_p2;
wire  signed [12:0] sext_ln153_41_fu_21090_p1;
wire   [12:0] add_ln153_28_fu_21046_p2;
wire   [12:0] add_ln153_34_fu_21094_p2;
wire   [12:0] select_ln126_22_fu_20944_p3;
wire  signed [12:0] sext_ln153_45_fu_21109_p1;
wire  signed [12:0] sext_ln153_43_fu_21106_p1;
wire  signed [12:0] sext_ln153_50_fu_21118_p1;
wire   [12:0] add_ln153_49_fu_21112_p2;
wire  signed [8:0] sext_ln153_54_fu_21130_p1;
wire  signed [8:0] sext_ln153_52_fu_21127_p1;
wire   [8:0] add_ln153_63_fu_21133_p2;
wire  signed [8:0] sext_ln153_60_fu_21146_p1;
wire  signed [8:0] sext_ln153_57_fu_21143_p1;
wire   [8:0] add_ln153_69_fu_21149_p2;
wire  signed [9:0] sext_ln153_61_fu_21155_p1;
wire  signed [9:0] sext_ln153_55_fu_21139_p1;
wire   [9:0] add_ln153_70_fu_21159_p2;
wire  signed [12:0] sext_ln153_62_fu_21165_p1;
wire   [12:0] add_ln153_52_fu_21121_p2;
wire   [12:0] add_ln153_58_fu_21169_p2;
wire   [12:0] select_ln126_21_fu_20938_p3;
wire  signed [12:0] sext_ln153_66_fu_21184_p1;
wire  signed [12:0] sext_ln153_64_fu_21181_p1;
wire  signed [12:0] sext_ln153_71_fu_21193_p1;
wire   [12:0] add_ln153_73_fu_21187_p2;
wire  signed [8:0] sext_ln153_75_fu_21205_p1;
wire  signed [8:0] sext_ln153_73_fu_21202_p1;
wire   [8:0] add_ln153_87_fu_21208_p2;
wire  signed [8:0] sext_ln153_81_fu_21221_p1;
wire  signed [8:0] sext_ln153_78_fu_21218_p1;
wire   [8:0] add_ln153_93_fu_21224_p2;
wire  signed [9:0] sext_ln153_82_fu_21230_p1;
wire  signed [9:0] sext_ln153_76_fu_21214_p1;
wire   [9:0] add_ln153_94_fu_21234_p2;
wire  signed [12:0] sext_ln153_83_fu_21240_p1;
wire   [12:0] add_ln153_76_fu_21196_p2;
wire   [12:0] add_ln153_82_fu_21244_p2;
wire   [12:0] select_ln126_20_fu_20932_p3;
wire  signed [12:0] sext_ln153_87_fu_21259_p1;
wire  signed [12:0] sext_ln153_85_fu_21256_p1;
wire  signed [12:0] sext_ln153_92_fu_21268_p1;
wire   [12:0] add_ln153_97_fu_21262_p2;
wire  signed [8:0] sext_ln153_96_fu_21280_p1;
wire  signed [8:0] sext_ln153_94_fu_21277_p1;
wire   [8:0] add_ln153_111_fu_21283_p2;
wire  signed [8:0] sext_ln153_102_fu_21296_p1;
wire  signed [8:0] sext_ln153_99_fu_21293_p1;
wire   [8:0] add_ln153_117_fu_21299_p2;
wire  signed [9:0] sext_ln153_103_fu_21305_p1;
wire  signed [9:0] sext_ln153_97_fu_21289_p1;
wire   [9:0] add_ln153_118_fu_21309_p2;
wire  signed [12:0] sext_ln153_104_fu_21315_p1;
wire   [12:0] add_ln153_100_fu_21271_p2;
wire   [12:0] add_ln153_106_fu_21319_p2;
wire   [12:0] select_ln126_19_fu_20926_p3;
wire  signed [12:0] sext_ln153_108_fu_21334_p1;
wire  signed [12:0] sext_ln153_106_fu_21331_p1;
wire  signed [12:0] sext_ln153_113_fu_21343_p1;
wire   [12:0] add_ln153_121_fu_21337_p2;
wire  signed [8:0] sext_ln153_117_fu_21355_p1;
wire  signed [8:0] sext_ln153_115_fu_21352_p1;
wire   [8:0] add_ln153_135_fu_21358_p2;
wire  signed [8:0] sext_ln153_123_fu_21371_p1;
wire  signed [8:0] sext_ln153_120_fu_21368_p1;
wire   [8:0] add_ln153_141_fu_21374_p2;
wire  signed [9:0] sext_ln153_124_fu_21380_p1;
wire  signed [9:0] sext_ln153_118_fu_21364_p1;
wire   [9:0] add_ln153_142_fu_21384_p2;
wire  signed [12:0] sext_ln153_125_fu_21390_p1;
wire   [12:0] add_ln153_124_fu_21346_p2;
wire   [12:0] add_ln153_130_fu_21394_p2;
wire   [12:0] select_ln126_18_fu_20920_p3;
wire  signed [12:0] sext_ln153_129_fu_21409_p1;
wire  signed [12:0] sext_ln153_127_fu_21406_p1;
wire  signed [12:0] sext_ln153_134_fu_21418_p1;
wire   [12:0] add_ln153_145_fu_21412_p2;
wire  signed [8:0] sext_ln153_138_fu_21430_p1;
wire  signed [8:0] sext_ln153_136_fu_21427_p1;
wire   [8:0] add_ln153_159_fu_21433_p2;
wire  signed [8:0] sext_ln153_144_fu_21446_p1;
wire  signed [8:0] sext_ln153_141_fu_21443_p1;
wire   [8:0] add_ln153_165_fu_21449_p2;
wire  signed [9:0] sext_ln153_145_fu_21455_p1;
wire  signed [9:0] sext_ln153_139_fu_21439_p1;
wire   [9:0] add_ln153_166_fu_21459_p2;
wire  signed [12:0] sext_ln153_146_fu_21465_p1;
wire   [12:0] add_ln153_148_fu_21421_p2;
wire   [12:0] add_ln153_154_fu_21469_p2;
wire   [12:0] select_ln126_17_fu_20914_p3;
wire  signed [12:0] sext_ln153_150_fu_21484_p1;
wire  signed [12:0] sext_ln153_148_fu_21481_p1;
wire  signed [12:0] sext_ln153_155_fu_21493_p1;
wire   [12:0] add_ln153_169_fu_21487_p2;
wire  signed [8:0] sext_ln153_159_fu_21505_p1;
wire  signed [8:0] sext_ln153_157_fu_21502_p1;
wire   [8:0] add_ln153_183_fu_21508_p2;
wire  signed [8:0] sext_ln153_165_fu_21521_p1;
wire  signed [8:0] sext_ln153_162_fu_21518_p1;
wire   [8:0] add_ln153_189_fu_21524_p2;
wire  signed [9:0] sext_ln153_166_fu_21530_p1;
wire  signed [9:0] sext_ln153_160_fu_21514_p1;
wire   [9:0] add_ln153_190_fu_21534_p2;
wire  signed [12:0] sext_ln153_167_fu_21540_p1;
wire   [12:0] add_ln153_172_fu_21496_p2;
wire   [12:0] add_ln153_178_fu_21544_p2;
wire   [12:0] select_ln126_16_fu_20908_p3;
wire  signed [12:0] sext_ln153_171_fu_21559_p1;
wire  signed [12:0] sext_ln153_169_fu_21556_p1;
wire  signed [12:0] sext_ln153_176_fu_21568_p1;
wire   [12:0] add_ln153_193_fu_21562_p2;
wire  signed [8:0] sext_ln153_180_fu_21580_p1;
wire  signed [8:0] sext_ln153_178_fu_21577_p1;
wire   [8:0] add_ln153_207_fu_21583_p2;
wire  signed [8:0] sext_ln153_186_fu_21596_p1;
wire  signed [8:0] sext_ln153_183_fu_21593_p1;
wire   [8:0] add_ln153_213_fu_21599_p2;
wire  signed [9:0] sext_ln153_187_fu_21605_p1;
wire  signed [9:0] sext_ln153_181_fu_21589_p1;
wire   [9:0] add_ln153_214_fu_21609_p2;
wire  signed [12:0] sext_ln153_188_fu_21615_p1;
wire   [12:0] add_ln153_196_fu_21571_p2;
wire   [12:0] add_ln153_202_fu_21619_p2;
wire   [12:0] select_ln126_15_fu_20902_p3;
wire  signed [12:0] sext_ln153_192_fu_21634_p1;
wire  signed [12:0] sext_ln153_190_fu_21631_p1;
wire  signed [12:0] sext_ln153_197_fu_21643_p1;
wire   [12:0] add_ln153_217_fu_21637_p2;
wire  signed [8:0] sext_ln153_201_fu_21655_p1;
wire  signed [8:0] sext_ln153_199_fu_21652_p1;
wire   [8:0] add_ln153_231_fu_21658_p2;
wire  signed [8:0] sext_ln153_207_fu_21671_p1;
wire  signed [8:0] sext_ln153_204_fu_21668_p1;
wire   [8:0] add_ln153_237_fu_21674_p2;
wire  signed [9:0] sext_ln153_208_fu_21680_p1;
wire  signed [9:0] sext_ln153_202_fu_21664_p1;
wire   [9:0] add_ln153_238_fu_21684_p2;
wire  signed [12:0] sext_ln153_209_fu_21690_p1;
wire   [12:0] add_ln153_220_fu_21646_p2;
wire   [12:0] add_ln153_226_fu_21694_p2;
wire   [12:0] select_ln126_14_fu_20896_p3;
wire  signed [12:0] sext_ln153_211_fu_21706_p1;
wire   [12:0] select_ln126_13_fu_20890_p3;
wire  signed [12:0] sext_ln153_213_fu_21715_p1;
wire   [12:0] add_ln153_241_fu_21709_p2;
wire  signed [8:0] sext_ln153_217_fu_21727_p1;
wire  signed [8:0] sext_ln153_215_fu_21724_p1;
wire   [8:0] add_ln153_249_fu_21730_p2;
wire  signed [12:0] sext_ln153_218_fu_21736_p1;
wire   [12:0] add_ln153_244_fu_21718_p2;
wire  signed [8:0] sext_ln153_222_fu_21749_p1;
wire  signed [8:0] sext_ln153_220_fu_21746_p1;
wire   [8:0] add_ln153_255_fu_21752_p2;
wire  signed [8:0] sext_ln153_228_fu_21765_p1;
wire  signed [8:0] sext_ln153_225_fu_21762_p1;
wire   [8:0] add_ln153_261_fu_21768_p2;
wire  signed [9:0] sext_ln153_229_fu_21774_p1;
wire  signed [9:0] sext_ln153_223_fu_21758_p1;
wire   [9:0] add_ln153_262_fu_21778_p2;
wire  signed [12:0] sext_ln153_230_fu_21784_p1;
wire   [12:0] add_ln153_250_fu_21740_p2;
wire  signed [12:0] sext_ln153_232_fu_21794_p1;
wire   [12:0] select_ln126_12_fu_20883_p3;
wire  signed [12:0] sext_ln153_234_fu_21803_p1;
wire   [12:0] add_ln153_265_fu_21797_p2;
wire  signed [8:0] sext_ln153_238_fu_21815_p1;
wire  signed [8:0] sext_ln153_236_fu_21812_p1;
wire   [8:0] add_ln153_273_fu_21818_p2;
wire  signed [12:0] sext_ln153_239_fu_21824_p1;
wire   [12:0] add_ln153_268_fu_21806_p2;
wire  signed [8:0] sext_ln153_243_fu_21837_p1;
wire  signed [8:0] sext_ln153_241_fu_21834_p1;
wire   [8:0] add_ln153_279_fu_21840_p2;
wire  signed [8:0] sext_ln153_249_fu_21853_p1;
wire  signed [8:0] sext_ln153_246_fu_21850_p1;
wire   [8:0] add_ln153_285_fu_21856_p2;
wire  signed [9:0] sext_ln153_250_fu_21862_p1;
wire  signed [9:0] sext_ln153_244_fu_21846_p1;
wire   [9:0] add_ln153_286_fu_21866_p2;
wire  signed [12:0] sext_ln153_251_fu_21872_p1;
wire   [12:0] add_ln153_274_fu_21828_p2;
wire  signed [12:0] sext_ln153_253_fu_21882_p1;
wire   [12:0] select_ln126_11_fu_20877_p3;
wire  signed [12:0] sext_ln153_255_fu_21891_p1;
wire   [12:0] add_ln153_289_fu_21885_p2;
wire  signed [8:0] sext_ln153_259_fu_21903_p1;
wire  signed [8:0] sext_ln153_257_fu_21900_p1;
wire   [8:0] add_ln153_297_fu_21906_p2;
wire  signed [12:0] sext_ln153_260_fu_21912_p1;
wire   [12:0] add_ln153_292_fu_21894_p2;
wire  signed [8:0] sext_ln153_264_fu_21925_p1;
wire  signed [8:0] sext_ln153_262_fu_21922_p1;
wire   [8:0] add_ln153_303_fu_21928_p2;
wire  signed [8:0] sext_ln153_270_fu_21941_p1;
wire  signed [8:0] sext_ln153_267_fu_21938_p1;
wire   [8:0] add_ln153_309_fu_21944_p2;
wire  signed [9:0] sext_ln153_271_fu_21950_p1;
wire  signed [9:0] sext_ln153_265_fu_21934_p1;
wire   [9:0] add_ln153_310_fu_21954_p2;
wire  signed [12:0] sext_ln153_272_fu_21960_p1;
wire   [12:0] add_ln153_298_fu_21916_p2;
wire  signed [12:0] sext_ln153_274_fu_21970_p1;
wire   [12:0] select_ln126_10_fu_20871_p3;
wire  signed [12:0] sext_ln153_276_fu_21979_p1;
wire   [12:0] add_ln153_313_fu_21973_p2;
wire  signed [8:0] sext_ln153_280_fu_21991_p1;
wire  signed [8:0] sext_ln153_278_fu_21988_p1;
wire   [8:0] add_ln153_321_fu_21994_p2;
wire  signed [12:0] sext_ln153_281_fu_22000_p1;
wire   [12:0] add_ln153_316_fu_21982_p2;
wire  signed [8:0] sext_ln153_285_fu_22013_p1;
wire  signed [8:0] sext_ln153_283_fu_22010_p1;
wire   [8:0] add_ln153_327_fu_22016_p2;
wire  signed [8:0] sext_ln153_291_fu_22029_p1;
wire  signed [8:0] sext_ln153_288_fu_22026_p1;
wire   [8:0] add_ln153_333_fu_22032_p2;
wire  signed [9:0] sext_ln153_292_fu_22038_p1;
wire  signed [9:0] sext_ln153_286_fu_22022_p1;
wire   [9:0] add_ln153_334_fu_22042_p2;
wire  signed [12:0] sext_ln153_293_fu_22048_p1;
wire   [12:0] add_ln153_322_fu_22004_p2;
wire  signed [12:0] sext_ln153_295_fu_22058_p1;
wire   [12:0] select_ln126_9_fu_20865_p3;
wire  signed [12:0] sext_ln153_297_fu_22067_p1;
wire   [12:0] add_ln153_337_fu_22061_p2;
wire  signed [8:0] sext_ln153_301_fu_22079_p1;
wire  signed [8:0] sext_ln153_299_fu_22076_p1;
wire   [8:0] add_ln153_345_fu_22082_p2;
wire  signed [12:0] sext_ln153_302_fu_22088_p1;
wire   [12:0] add_ln153_340_fu_22070_p2;
wire  signed [8:0] sext_ln153_306_fu_22101_p1;
wire  signed [8:0] sext_ln153_304_fu_22098_p1;
wire   [8:0] add_ln153_351_fu_22104_p2;
wire  signed [8:0] sext_ln153_312_fu_22117_p1;
wire  signed [8:0] sext_ln153_309_fu_22114_p1;
wire   [8:0] add_ln153_357_fu_22120_p2;
wire  signed [9:0] sext_ln153_313_fu_22126_p1;
wire  signed [9:0] sext_ln153_307_fu_22110_p1;
wire   [9:0] add_ln153_358_fu_22130_p2;
wire  signed [12:0] sext_ln153_314_fu_22136_p1;
wire   [12:0] add_ln153_346_fu_22092_p2;
wire  signed [12:0] sext_ln153_316_fu_22146_p1;
wire   [12:0] select_ln126_8_fu_20859_p3;
wire  signed [12:0] sext_ln153_318_fu_22155_p1;
wire   [12:0] add_ln153_361_fu_22149_p2;
wire  signed [8:0] sext_ln153_322_fu_22167_p1;
wire  signed [8:0] sext_ln153_320_fu_22164_p1;
wire   [8:0] add_ln153_369_fu_22170_p2;
wire  signed [12:0] sext_ln153_323_fu_22176_p1;
wire   [12:0] add_ln153_364_fu_22158_p2;
wire  signed [8:0] sext_ln153_327_fu_22189_p1;
wire  signed [8:0] sext_ln153_325_fu_22186_p1;
wire   [8:0] add_ln153_375_fu_22192_p2;
wire  signed [8:0] sext_ln153_333_fu_22205_p1;
wire  signed [8:0] sext_ln153_330_fu_22202_p1;
wire   [8:0] add_ln153_381_fu_22208_p2;
wire  signed [9:0] sext_ln153_334_fu_22214_p1;
wire  signed [9:0] sext_ln153_328_fu_22198_p1;
wire   [9:0] add_ln153_382_fu_22218_p2;
wire  signed [12:0] sext_ln153_335_fu_22224_p1;
wire   [12:0] add_ln153_370_fu_22180_p2;
wire  signed [12:0] sext_ln153_337_fu_22234_p1;
wire   [12:0] select_ln126_7_fu_20853_p3;
wire  signed [12:0] sext_ln153_339_fu_22243_p1;
wire   [12:0] add_ln153_385_fu_22237_p2;
wire  signed [8:0] sext_ln153_343_fu_22255_p1;
wire  signed [8:0] sext_ln153_341_fu_22252_p1;
wire   [8:0] add_ln153_393_fu_22258_p2;
wire  signed [12:0] sext_ln153_344_fu_22264_p1;
wire   [12:0] add_ln153_388_fu_22246_p2;
wire  signed [8:0] sext_ln153_348_fu_22277_p1;
wire  signed [8:0] sext_ln153_346_fu_22274_p1;
wire   [8:0] add_ln153_399_fu_22280_p2;
wire  signed [8:0] sext_ln153_354_fu_22293_p1;
wire  signed [8:0] sext_ln153_351_fu_22290_p1;
wire   [8:0] add_ln153_405_fu_22296_p2;
wire  signed [9:0] sext_ln153_355_fu_22302_p1;
wire  signed [9:0] sext_ln153_349_fu_22286_p1;
wire   [9:0] add_ln153_406_fu_22306_p2;
wire  signed [12:0] sext_ln153_356_fu_22312_p1;
wire   [12:0] add_ln153_394_fu_22268_p2;
wire  signed [12:0] sext_ln153_358_fu_22322_p1;
wire   [12:0] select_ln126_6_fu_20847_p3;
wire  signed [12:0] sext_ln153_360_fu_22331_p1;
wire   [12:0] add_ln153_409_fu_22325_p2;
wire  signed [8:0] sext_ln153_364_fu_22343_p1;
wire  signed [8:0] sext_ln153_362_fu_22340_p1;
wire   [8:0] add_ln153_417_fu_22346_p2;
wire  signed [12:0] sext_ln153_365_fu_22352_p1;
wire   [12:0] add_ln153_412_fu_22334_p2;
wire  signed [8:0] sext_ln153_369_fu_22365_p1;
wire  signed [8:0] sext_ln153_367_fu_22362_p1;
wire   [8:0] add_ln153_423_fu_22368_p2;
wire  signed [8:0] sext_ln153_375_fu_22381_p1;
wire  signed [8:0] sext_ln153_372_fu_22378_p1;
wire   [8:0] add_ln153_429_fu_22384_p2;
wire  signed [9:0] sext_ln153_376_fu_22390_p1;
wire  signed [9:0] sext_ln153_370_fu_22374_p1;
wire   [9:0] add_ln153_430_fu_22394_p2;
wire  signed [12:0] sext_ln153_377_fu_22400_p1;
wire   [12:0] add_ln153_418_fu_22356_p2;
wire  signed [12:0] sext_ln153_379_fu_22410_p1;
wire   [12:0] select_ln126_5_fu_20841_p3;
wire  signed [12:0] sext_ln153_381_fu_22419_p1;
wire   [12:0] add_ln153_433_fu_22413_p2;
wire  signed [8:0] sext_ln153_385_fu_22431_p1;
wire  signed [8:0] sext_ln153_383_fu_22428_p1;
wire   [8:0] add_ln153_441_fu_22434_p2;
wire  signed [12:0] sext_ln153_386_fu_22440_p1;
wire   [12:0] add_ln153_436_fu_22422_p2;
wire  signed [8:0] sext_ln153_390_fu_22453_p1;
wire  signed [8:0] sext_ln153_388_fu_22450_p1;
wire   [8:0] add_ln153_447_fu_22456_p2;
wire  signed [8:0] sext_ln153_396_fu_22469_p1;
wire  signed [8:0] sext_ln153_393_fu_22466_p1;
wire   [8:0] add_ln153_453_fu_22472_p2;
wire  signed [9:0] sext_ln153_397_fu_22478_p1;
wire  signed [9:0] sext_ln153_391_fu_22462_p1;
wire   [9:0] add_ln153_454_fu_22482_p2;
wire  signed [12:0] sext_ln153_398_fu_22488_p1;
wire   [12:0] add_ln153_442_fu_22444_p2;
wire  signed [12:0] sext_ln153_400_fu_22498_p1;
wire   [12:0] select_ln126_4_fu_20835_p3;
wire  signed [12:0] sext_ln153_402_fu_22507_p1;
wire   [12:0] add_ln153_457_fu_22501_p2;
wire  signed [8:0] sext_ln153_406_fu_22519_p1;
wire  signed [8:0] sext_ln153_404_fu_22516_p1;
wire   [8:0] add_ln153_465_fu_22522_p2;
wire  signed [12:0] sext_ln153_407_fu_22528_p1;
wire   [12:0] add_ln153_460_fu_22510_p2;
wire  signed [8:0] sext_ln153_411_fu_22541_p1;
wire  signed [8:0] sext_ln153_409_fu_22538_p1;
wire   [8:0] add_ln153_471_fu_22544_p2;
wire  signed [8:0] sext_ln153_417_fu_22557_p1;
wire  signed [8:0] sext_ln153_414_fu_22554_p1;
wire   [8:0] add_ln153_477_fu_22560_p2;
wire  signed [9:0] sext_ln153_418_fu_22566_p1;
wire  signed [9:0] sext_ln153_412_fu_22550_p1;
wire   [9:0] add_ln153_478_fu_22570_p2;
wire  signed [12:0] sext_ln153_419_fu_22576_p1;
wire   [12:0] add_ln153_466_fu_22532_p2;
wire  signed [12:0] sext_ln153_421_fu_22586_p1;
wire   [12:0] select_ln126_3_fu_20829_p3;
wire  signed [12:0] sext_ln153_423_fu_22595_p1;
wire   [12:0] add_ln153_481_fu_22589_p2;
wire  signed [8:0] sext_ln153_427_fu_22607_p1;
wire  signed [8:0] sext_ln153_425_fu_22604_p1;
wire   [8:0] add_ln153_489_fu_22610_p2;
wire  signed [12:0] sext_ln153_428_fu_22616_p1;
wire   [12:0] add_ln153_484_fu_22598_p2;
wire  signed [8:0] sext_ln153_432_fu_22629_p1;
wire  signed [8:0] sext_ln153_430_fu_22626_p1;
wire   [8:0] add_ln153_495_fu_22632_p2;
wire  signed [8:0] sext_ln153_438_fu_22645_p1;
wire  signed [8:0] sext_ln153_435_fu_22642_p1;
wire   [8:0] add_ln153_501_fu_22648_p2;
wire  signed [9:0] sext_ln153_439_fu_22654_p1;
wire  signed [9:0] sext_ln153_433_fu_22638_p1;
wire   [9:0] add_ln153_502_fu_22658_p2;
wire  signed [12:0] sext_ln153_440_fu_22664_p1;
wire   [12:0] add_ln153_490_fu_22620_p2;
wire  signed [12:0] sext_ln153_442_fu_22674_p1;
wire   [12:0] select_ln126_2_fu_20823_p3;
wire  signed [12:0] sext_ln153_444_fu_22683_p1;
wire   [12:0] add_ln153_505_fu_22677_p2;
wire  signed [8:0] sext_ln153_448_fu_22695_p1;
wire  signed [8:0] sext_ln153_446_fu_22692_p1;
wire   [8:0] add_ln153_513_fu_22698_p2;
wire  signed [12:0] sext_ln153_449_fu_22704_p1;
wire   [12:0] add_ln153_508_fu_22686_p2;
wire  signed [8:0] sext_ln153_453_fu_22717_p1;
wire  signed [8:0] sext_ln153_451_fu_22714_p1;
wire   [8:0] add_ln153_519_fu_22720_p2;
wire  signed [8:0] sext_ln153_459_fu_22733_p1;
wire  signed [8:0] sext_ln153_456_fu_22730_p1;
wire   [8:0] add_ln153_525_fu_22736_p2;
wire  signed [9:0] sext_ln153_460_fu_22742_p1;
wire  signed [9:0] sext_ln153_454_fu_22726_p1;
wire   [9:0] add_ln153_526_fu_22746_p2;
wire  signed [12:0] sext_ln153_461_fu_22752_p1;
wire   [12:0] add_ln153_514_fu_22708_p2;
wire  signed [12:0] sext_ln153_463_fu_22762_p1;
wire   [12:0] select_ln126_1_fu_20817_p3;
wire  signed [12:0] sext_ln153_465_fu_22771_p1;
wire   [12:0] add_ln153_529_fu_22765_p2;
wire  signed [8:0] sext_ln153_469_fu_22783_p1;
wire  signed [8:0] sext_ln153_467_fu_22780_p1;
wire   [8:0] add_ln153_537_fu_22786_p2;
wire  signed [12:0] sext_ln153_470_fu_22792_p1;
wire   [12:0] add_ln153_532_fu_22774_p2;
wire  signed [8:0] sext_ln153_474_fu_22805_p1;
wire  signed [8:0] sext_ln153_472_fu_22802_p1;
wire   [8:0] add_ln153_543_fu_22808_p2;
wire  signed [8:0] sext_ln153_480_fu_22821_p1;
wire  signed [8:0] sext_ln153_477_fu_22818_p1;
wire   [8:0] add_ln153_549_fu_22824_p2;
wire  signed [9:0] sext_ln153_481_fu_22830_p1;
wire  signed [9:0] sext_ln153_475_fu_22814_p1;
wire   [9:0] add_ln153_550_fu_22834_p2;
wire  signed [12:0] sext_ln153_482_fu_22840_p1;
wire   [12:0] add_ln153_538_fu_22796_p2;
wire  signed [12:0] sext_ln153_484_fu_22850_p1;
wire   [12:0] select_ln126_fu_20810_p3;
wire  signed [12:0] sext_ln153_486_fu_22859_p1;
wire   [12:0] add_ln153_553_fu_22853_p2;
wire  signed [8:0] sext_ln153_490_fu_22871_p1;
wire  signed [8:0] sext_ln153_488_fu_22868_p1;
wire   [8:0] add_ln153_561_fu_22874_p2;
wire  signed [12:0] sext_ln153_491_fu_22880_p1;
wire   [12:0] add_ln153_556_fu_22862_p2;
wire  signed [8:0] sext_ln153_495_fu_22893_p1;
wire  signed [8:0] sext_ln153_493_fu_22890_p1;
wire   [8:0] add_ln153_567_fu_22896_p2;
wire  signed [8:0] sext_ln153_501_fu_22909_p1;
wire  signed [8:0] sext_ln153_498_fu_22906_p1;
wire   [8:0] add_ln153_573_fu_22912_p2;
wire  signed [9:0] sext_ln153_502_fu_22918_p1;
wire  signed [9:0] sext_ln153_496_fu_22902_p1;
wire   [9:0] add_ln153_574_fu_22922_p2;
wire  signed [12:0] sext_ln153_503_fu_22928_p1;
wire   [12:0] add_ln153_562_fu_22884_p2;
wire    ap_continue_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_done_int_frp;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [6:0] frp_pipeline_valid_U_valid_out;
wire   [3:0] frp_pipeline_valid_U_num_valid_datasets;
wire   [311:0] pf_mac_sm_U_data_out;
wire    pf_mac_sm_U_data_out_vld;
wire    pf_mac_sm_U_pf_ready;
wire    pf_mac_sm_U_pf_done;
reg   [0:0] ap_frp_data_next_issued_cache_window_sm;
reg    ap_frp_data_issued_nxt_cache_window_sm_op104;
reg   [2:0] ap_frp_data_req_cache_window_sm;
reg   [0:0] ap_frp_data_req_cache_window_sm_op104;
reg    ap_condition_frp_roi_pvb_no_fwd_prs;
reg    ap_condition_frp_pvb_no_bkwd_prs;
reg    ap_condition_frp_pvb_pf_start;
reg    ap_frp_vld_in;
reg    frp_pipeline_valid_U_exitcond;
reg    pf_mac_sm_U_data_in_vld;
wire   [311:0] pf_mac_sm_U_frpsig_data_in;
reg    pf_all_done;
wire    ap_ce_reg;

// power-on initialization
initial begin
//#0 start_once_reg = 1'b0;
//#0 ap_CS_fsm = 1'd1;
//#0 ap_done_reg = 1'b0;
//#0 cit_fu_2410 = 6'd0;
//#0 p_0_0_0724_fu_2414 = 13'd0;
//#0 p_0_0_0_112726_fu_2418 = 13'd0;
//#0 p_0_0_0_2728_fu_2422 = 13'd0;
//#0 p_0_0_0_3730_fu_2426 = 13'd0;
//#0 p_0_0_0_4732_fu_2430 = 13'd0;
//#0 p_0_0_0_5734_fu_2434 = 13'd0;
//#0 p_0_0_0_6736_fu_2438 = 13'd0;
//#0 p_0_0_0_7738_fu_2442 = 13'd0;
//#0 p_0_0_0_8740_fu_2446 = 13'd0;
//#0 p_0_0_0_9742_fu_2450 = 13'd0;
//#0 p_0_0_0_10744_fu_2454 = 13'd0;
//#0 p_0_0_0_11746_fu_2458 = 13'd0;
//#0 p_0_0_0748_fu_2462 = 13'd0;
//#0 p_0_0_0_112750_fu_2466 = 13'd0;
//#0 p_0_0_0_2752_fu_2470 = 13'd0;
//#0 p_0_0_0_3754_fu_2474 = 13'd0;
//#0 p_0_0_0_4756_fu_2478 = 13'd0;
//#0 p_0_0_0_5758_fu_2482 = 13'd0;
//#0 p_0_0_0_6760_fu_2486 = 13'd0;
//#0 p_0_0_0_7762_fu_2490 = 13'd0;
//#0 p_0_0_0_8764_fu_2494 = 13'd0;
//#0 p_0_0_0_9766_fu_2498 = 13'd0;
//#0 p_0_0_0_10768_fu_2502 = 13'd0;
//#0 p_0_0_0_11770_fu_2506 = 13'd0;
//#0 cot_fu_2510 = 5'd0;
//#0 indvar_flatten_fu_2514 = 11'd0;
//#0 indvar_flatten59_fu_2518 = 16'd0;
//#0 ap_frp_data_req_cache_window_sm = 3'd0;
//#0 pf_all_done = 1'b0;
end

MLP0_matmul_step2_mac_mlp_inst_m2_bias_arr_113_ROM_AUTO_1R #(
    .DataWidth( 155 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
mlp_inst_m2_bias_arr_113_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mlp_inst_m2_bias_arr_113_address0),
    .ce0(mlp_inst_m2_bias_arr_113_ce0),
    .q0(mlp_inst_m2_bias_arr_113_q0)
);

MLP0_matmul_step2_mac_mlp_inst_m2_weight_arr_112_ROM_AUTO_1R #(
    .DataWidth( 864 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
mlp_inst_m2_weight_arr_112_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mlp_inst_m2_weight_arr_112_address0),
    .ce0(mlp_inst_m2_weight_arr_112_ce0),
    .q0(mlp_inst_m2_weight_arr_112_q0)
);

MLP0_mul_3s_3ns_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3ns_6_1_1_U631(
    .din0(mul_res_fu_2857_p0),
    .din1(mul_res_fu_2857_p1),
    .dout(mul_res_fu_2857_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U632(
    .din0(mul_res_576_fu_2885_p0),
    .din1(mul_res_576_fu_2885_p1),
    .dout(mul_res_576_fu_2885_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U633(
    .din0(mul_res_578_fu_2947_p0),
    .din1(mul_res_578_fu_2947_p1),
    .dout(mul_res_578_fu_2947_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U634(
    .din0(mul_res_579_fu_2989_p0),
    .din1(mul_res_579_fu_2989_p1),
    .dout(mul_res_579_fu_2989_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U635(
    .din0(mul_res_581_fu_3051_p0),
    .din1(mul_res_581_fu_3051_p1),
    .dout(mul_res_581_fu_3051_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U636(
    .din0(mul_res_582_fu_3093_p0),
    .din1(mul_res_582_fu_3093_p1),
    .dout(mul_res_582_fu_3093_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U637(
    .din0(mul_res_583_fu_3135_p0),
    .din1(mul_res_583_fu_3135_p1),
    .dout(mul_res_583_fu_3135_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U638(
    .din0(mul_res_584_fu_3177_p0),
    .din1(mul_res_584_fu_3177_p1),
    .dout(mul_res_584_fu_3177_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U639(
    .din0(mul_res_585_fu_3219_p0),
    .din1(mul_res_585_fu_3219_p1),
    .dout(mul_res_585_fu_3219_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U640(
    .din0(mul_res_586_fu_3261_p0),
    .din1(mul_res_586_fu_3261_p1),
    .dout(mul_res_586_fu_3261_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U641(
    .din0(mul_res_587_fu_3303_p0),
    .din1(tmp_357_fu_3267_p4),
    .dout(mul_res_587_fu_3303_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U642(
    .din0(mul_res_588_fu_3345_p0),
    .din1(mul_res_588_fu_3345_p1),
    .dout(mul_res_588_fu_3345_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U643(
    .din0(mul_res_589_fu_3387_p0),
    .din1(mul_res_589_fu_3387_p1),
    .dout(mul_res_589_fu_3387_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U644(
    .din0(mul_res_591_fu_3449_p0),
    .din1(mul_res_591_fu_3449_p1),
    .dout(mul_res_591_fu_3449_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U645(
    .din0(mul_res_592_fu_3491_p0),
    .din1(mul_res_592_fu_3491_p1),
    .dout(mul_res_592_fu_3491_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U646(
    .din0(mul_res_593_fu_3533_p0),
    .din1(tmp_363_fu_3497_p4),
    .dout(mul_res_593_fu_3533_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U647(
    .din0(mul_res_594_fu_3575_p0),
    .din1(mul_res_594_fu_3575_p1),
    .dout(mul_res_594_fu_3575_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U648(
    .din0(mul_res_598_fu_3677_p0),
    .din1(mul_res_598_fu_3677_p1),
    .dout(mul_res_598_fu_3677_p2)
);

MLP0_mul_3s_3ns_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3ns_6_1_1_U649(
    .din0(mul_res_599_fu_3705_p0),
    .din1(mul_res_599_fu_3705_p1),
    .dout(mul_res_599_fu_3705_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U650(
    .din0(mul_res_600_fu_3733_p0),
    .din1(mul_res_600_fu_3733_p1),
    .dout(mul_res_600_fu_3733_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U651(
    .din0(mul_res_602_fu_3771_p0),
    .din1(mul_res_602_fu_3771_p1),
    .dout(mul_res_602_fu_3771_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U652(
    .din0(mul_res_603_fu_3799_p0),
    .din1(mul_res_603_fu_3799_p1),
    .dout(mul_res_603_fu_3799_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U653(
    .din0(mul_res_605_fu_3837_p0),
    .din1(mul_res_605_fu_3837_p1),
    .dout(mul_res_605_fu_3837_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U654(
    .din0(mul_res_606_fu_3865_p0),
    .din1(mul_res_606_fu_3865_p1),
    .dout(mul_res_606_fu_3865_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U655(
    .din0(mul_res_607_fu_3893_p0),
    .din1(mul_res_607_fu_3893_p1),
    .dout(mul_res_607_fu_3893_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U656(
    .din0(mul_res_608_fu_3921_p0),
    .din1(mul_res_608_fu_3921_p1),
    .dout(mul_res_608_fu_3921_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U657(
    .din0(mul_res_609_fu_3949_p0),
    .din1(mul_res_609_fu_3949_p1),
    .dout(mul_res_609_fu_3949_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U658(
    .din0(mul_res_610_fu_3977_p0),
    .din1(mul_res_610_fu_3977_p1),
    .dout(mul_res_610_fu_3977_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U659(
    .din0(mul_res_611_fu_4005_p0),
    .din1(tmp_381_fu_3983_p4),
    .dout(mul_res_611_fu_4005_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U660(
    .din0(mul_res_612_fu_4033_p0),
    .din1(mul_res_612_fu_4033_p1),
    .dout(mul_res_612_fu_4033_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U661(
    .din0(mul_res_613_fu_4061_p0),
    .din1(mul_res_613_fu_4061_p1),
    .dout(mul_res_613_fu_4061_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U662(
    .din0(mul_res_615_fu_4099_p0),
    .din1(mul_res_615_fu_4099_p1),
    .dout(mul_res_615_fu_4099_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U663(
    .din0(mul_res_616_fu_4127_p0),
    .din1(mul_res_616_fu_4127_p1),
    .dout(mul_res_616_fu_4127_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U664(
    .din0(mul_res_617_fu_4155_p0),
    .din1(tmp_387_fu_4133_p4),
    .dout(mul_res_617_fu_4155_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U665(
    .din0(mul_res_618_fu_4183_p0),
    .din1(mul_res_618_fu_4183_p1),
    .dout(mul_res_618_fu_4183_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U666(
    .din0(mul_res_622_fu_4241_p0),
    .din1(mul_res_622_fu_4241_p1),
    .dout(mul_res_622_fu_4241_p2)
);

MLP0_mul_3s_3ns_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3ns_6_1_1_U667(
    .din0(mul_res_623_fu_4269_p0),
    .din1(mul_res_623_fu_4269_p1),
    .dout(mul_res_623_fu_4269_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U668(
    .din0(mul_res_624_fu_4297_p0),
    .din1(mul_res_624_fu_4297_p1),
    .dout(mul_res_624_fu_4297_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U669(
    .din0(mul_res_626_fu_4335_p0),
    .din1(mul_res_626_fu_4335_p1),
    .dout(mul_res_626_fu_4335_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U670(
    .din0(mul_res_627_fu_4363_p0),
    .din1(mul_res_627_fu_4363_p1),
    .dout(mul_res_627_fu_4363_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U671(
    .din0(mul_res_629_fu_4401_p0),
    .din1(mul_res_629_fu_4401_p1),
    .dout(mul_res_629_fu_4401_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U672(
    .din0(mul_res_630_fu_4429_p0),
    .din1(mul_res_630_fu_4429_p1),
    .dout(mul_res_630_fu_4429_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U673(
    .din0(mul_res_631_fu_4457_p0),
    .din1(mul_res_631_fu_4457_p1),
    .dout(mul_res_631_fu_4457_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U674(
    .din0(mul_res_632_fu_4485_p0),
    .din1(mul_res_632_fu_4485_p1),
    .dout(mul_res_632_fu_4485_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U675(
    .din0(mul_res_633_fu_4513_p0),
    .din1(mul_res_633_fu_4513_p1),
    .dout(mul_res_633_fu_4513_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U676(
    .din0(mul_res_634_fu_4541_p0),
    .din1(mul_res_634_fu_4541_p1),
    .dout(mul_res_634_fu_4541_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U677(
    .din0(mul_res_635_fu_4569_p0),
    .din1(tmp_405_fu_4547_p4),
    .dout(mul_res_635_fu_4569_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U678(
    .din0(mul_res_636_fu_4597_p0),
    .din1(mul_res_636_fu_4597_p1),
    .dout(mul_res_636_fu_4597_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U679(
    .din0(mul_res_637_fu_4625_p0),
    .din1(mul_res_637_fu_4625_p1),
    .dout(mul_res_637_fu_4625_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U680(
    .din0(mul_res_639_fu_4663_p0),
    .din1(mul_res_639_fu_4663_p1),
    .dout(mul_res_639_fu_4663_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U681(
    .din0(mul_res_640_fu_4691_p0),
    .din1(mul_res_640_fu_4691_p1),
    .dout(mul_res_640_fu_4691_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U682(
    .din0(mul_res_641_fu_4719_p0),
    .din1(tmp_411_fu_4697_p4),
    .dout(mul_res_641_fu_4719_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U683(
    .din0(mul_res_642_fu_4747_p0),
    .din1(mul_res_642_fu_4747_p1),
    .dout(mul_res_642_fu_4747_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U684(
    .din0(mul_res_646_fu_4805_p0),
    .din1(mul_res_646_fu_4805_p1),
    .dout(mul_res_646_fu_4805_p2)
);

MLP0_mul_3s_3ns_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3ns_6_1_1_U685(
    .din0(mul_res_647_fu_4833_p0),
    .din1(mul_res_647_fu_4833_p1),
    .dout(mul_res_647_fu_4833_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U686(
    .din0(mul_res_648_fu_4861_p0),
    .din1(mul_res_648_fu_4861_p1),
    .dout(mul_res_648_fu_4861_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U687(
    .din0(mul_res_650_fu_4899_p0),
    .din1(mul_res_650_fu_4899_p1),
    .dout(mul_res_650_fu_4899_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U688(
    .din0(mul_res_651_fu_4927_p0),
    .din1(mul_res_651_fu_4927_p1),
    .dout(mul_res_651_fu_4927_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U689(
    .din0(mul_res_653_fu_4965_p0),
    .din1(mul_res_653_fu_4965_p1),
    .dout(mul_res_653_fu_4965_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U690(
    .din0(mul_res_654_fu_4993_p0),
    .din1(mul_res_654_fu_4993_p1),
    .dout(mul_res_654_fu_4993_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U691(
    .din0(mul_res_655_fu_5021_p0),
    .din1(mul_res_655_fu_5021_p1),
    .dout(mul_res_655_fu_5021_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U692(
    .din0(mul_res_656_fu_5049_p0),
    .din1(mul_res_656_fu_5049_p1),
    .dout(mul_res_656_fu_5049_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U693(
    .din0(mul_res_657_fu_5077_p0),
    .din1(mul_res_657_fu_5077_p1),
    .dout(mul_res_657_fu_5077_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U694(
    .din0(mul_res_658_fu_5105_p0),
    .din1(mul_res_658_fu_5105_p1),
    .dout(mul_res_658_fu_5105_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U695(
    .din0(mul_res_659_fu_5133_p0),
    .din1(tmp_429_fu_5111_p4),
    .dout(mul_res_659_fu_5133_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U696(
    .din0(mul_res_660_fu_5161_p0),
    .din1(mul_res_660_fu_5161_p1),
    .dout(mul_res_660_fu_5161_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U697(
    .din0(mul_res_661_fu_5189_p0),
    .din1(mul_res_661_fu_5189_p1),
    .dout(mul_res_661_fu_5189_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U698(
    .din0(mul_res_663_fu_5227_p0),
    .din1(mul_res_663_fu_5227_p1),
    .dout(mul_res_663_fu_5227_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U699(
    .din0(mul_res_664_fu_5255_p0),
    .din1(mul_res_664_fu_5255_p1),
    .dout(mul_res_664_fu_5255_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U700(
    .din0(mul_res_665_fu_5283_p0),
    .din1(tmp_435_fu_5261_p4),
    .dout(mul_res_665_fu_5283_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U701(
    .din0(mul_res_666_fu_5311_p0),
    .din1(mul_res_666_fu_5311_p1),
    .dout(mul_res_666_fu_5311_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U702(
    .din0(mul_res_670_fu_5369_p0),
    .din1(mul_res_670_fu_5369_p1),
    .dout(mul_res_670_fu_5369_p2)
);

MLP0_mul_3s_3ns_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3ns_6_1_1_U703(
    .din0(mul_res_671_fu_5397_p0),
    .din1(mul_res_671_fu_5397_p1),
    .dout(mul_res_671_fu_5397_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U704(
    .din0(mul_res_672_fu_5425_p0),
    .din1(mul_res_672_fu_5425_p1),
    .dout(mul_res_672_fu_5425_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U705(
    .din0(mul_res_674_fu_5463_p0),
    .din1(mul_res_674_fu_5463_p1),
    .dout(mul_res_674_fu_5463_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U706(
    .din0(mul_res_675_fu_5491_p0),
    .din1(mul_res_675_fu_5491_p1),
    .dout(mul_res_675_fu_5491_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U707(
    .din0(mul_res_677_fu_5529_p0),
    .din1(mul_res_677_fu_5529_p1),
    .dout(mul_res_677_fu_5529_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U708(
    .din0(mul_res_678_fu_5557_p0),
    .din1(mul_res_678_fu_5557_p1),
    .dout(mul_res_678_fu_5557_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U709(
    .din0(mul_res_679_fu_5585_p0),
    .din1(mul_res_679_fu_5585_p1),
    .dout(mul_res_679_fu_5585_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U710(
    .din0(mul_res_680_fu_5613_p0),
    .din1(mul_res_680_fu_5613_p1),
    .dout(mul_res_680_fu_5613_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U711(
    .din0(mul_res_681_fu_5641_p0),
    .din1(mul_res_681_fu_5641_p1),
    .dout(mul_res_681_fu_5641_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U712(
    .din0(mul_res_682_fu_5669_p0),
    .din1(mul_res_682_fu_5669_p1),
    .dout(mul_res_682_fu_5669_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U713(
    .din0(mul_res_683_fu_5697_p0),
    .din1(tmp_453_fu_5675_p4),
    .dout(mul_res_683_fu_5697_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U714(
    .din0(mul_res_684_fu_5725_p0),
    .din1(mul_res_684_fu_5725_p1),
    .dout(mul_res_684_fu_5725_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U715(
    .din0(mul_res_685_fu_5753_p0),
    .din1(mul_res_685_fu_5753_p1),
    .dout(mul_res_685_fu_5753_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U716(
    .din0(mul_res_687_fu_5791_p0),
    .din1(mul_res_687_fu_5791_p1),
    .dout(mul_res_687_fu_5791_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U717(
    .din0(mul_res_688_fu_5819_p0),
    .din1(mul_res_688_fu_5819_p1),
    .dout(mul_res_688_fu_5819_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U718(
    .din0(mul_res_689_fu_5847_p0),
    .din1(tmp_459_fu_5825_p4),
    .dout(mul_res_689_fu_5847_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U719(
    .din0(mul_res_690_fu_5875_p0),
    .din1(mul_res_690_fu_5875_p1),
    .dout(mul_res_690_fu_5875_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U720(
    .din0(mul_res_694_fu_5933_p0),
    .din1(mul_res_694_fu_5933_p1),
    .dout(mul_res_694_fu_5933_p2)
);

MLP0_mul_3s_3ns_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3ns_6_1_1_U721(
    .din0(mul_res_695_fu_5961_p0),
    .din1(mul_res_695_fu_5961_p1),
    .dout(mul_res_695_fu_5961_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U722(
    .din0(mul_res_696_fu_5989_p0),
    .din1(mul_res_696_fu_5989_p1),
    .dout(mul_res_696_fu_5989_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U723(
    .din0(mul_res_698_fu_6027_p0),
    .din1(mul_res_698_fu_6027_p1),
    .dout(mul_res_698_fu_6027_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U724(
    .din0(mul_res_699_fu_6055_p0),
    .din1(mul_res_699_fu_6055_p1),
    .dout(mul_res_699_fu_6055_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U725(
    .din0(mul_res_701_fu_6093_p0),
    .din1(mul_res_701_fu_6093_p1),
    .dout(mul_res_701_fu_6093_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U726(
    .din0(mul_res_702_fu_6121_p0),
    .din1(mul_res_702_fu_6121_p1),
    .dout(mul_res_702_fu_6121_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U727(
    .din0(mul_res_703_fu_6149_p0),
    .din1(mul_res_703_fu_6149_p1),
    .dout(mul_res_703_fu_6149_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U728(
    .din0(mul_res_704_fu_6177_p0),
    .din1(mul_res_704_fu_6177_p1),
    .dout(mul_res_704_fu_6177_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U729(
    .din0(mul_res_705_fu_6205_p0),
    .din1(mul_res_705_fu_6205_p1),
    .dout(mul_res_705_fu_6205_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U730(
    .din0(mul_res_706_fu_6233_p0),
    .din1(mul_res_706_fu_6233_p1),
    .dout(mul_res_706_fu_6233_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U731(
    .din0(mul_res_707_fu_6261_p0),
    .din1(tmp_477_fu_6239_p4),
    .dout(mul_res_707_fu_6261_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U732(
    .din0(mul_res_708_fu_6289_p0),
    .din1(mul_res_708_fu_6289_p1),
    .dout(mul_res_708_fu_6289_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U733(
    .din0(mul_res_709_fu_6317_p0),
    .din1(mul_res_709_fu_6317_p1),
    .dout(mul_res_709_fu_6317_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U734(
    .din0(mul_res_711_fu_6355_p0),
    .din1(mul_res_711_fu_6355_p1),
    .dout(mul_res_711_fu_6355_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U735(
    .din0(mul_res_712_fu_6383_p0),
    .din1(mul_res_712_fu_6383_p1),
    .dout(mul_res_712_fu_6383_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U736(
    .din0(mul_res_713_fu_6411_p0),
    .din1(tmp_483_fu_6389_p4),
    .dout(mul_res_713_fu_6411_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U737(
    .din0(mul_res_714_fu_6439_p0),
    .din1(mul_res_714_fu_6439_p1),
    .dout(mul_res_714_fu_6439_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U738(
    .din0(mul_res_718_fu_6497_p0),
    .din1(mul_res_718_fu_6497_p1),
    .dout(mul_res_718_fu_6497_p2)
);

MLP0_mul_3s_3ns_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3ns_6_1_1_U739(
    .din0(mul_res_719_fu_6525_p0),
    .din1(mul_res_719_fu_6525_p1),
    .dout(mul_res_719_fu_6525_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U740(
    .din0(mul_res_720_fu_6553_p0),
    .din1(mul_res_720_fu_6553_p1),
    .dout(mul_res_720_fu_6553_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U741(
    .din0(mul_res_722_fu_6591_p0),
    .din1(mul_res_722_fu_6591_p1),
    .dout(mul_res_722_fu_6591_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U742(
    .din0(mul_res_723_fu_6619_p0),
    .din1(mul_res_723_fu_6619_p1),
    .dout(mul_res_723_fu_6619_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U743(
    .din0(mul_res_725_fu_6657_p0),
    .din1(mul_res_725_fu_6657_p1),
    .dout(mul_res_725_fu_6657_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U744(
    .din0(mul_res_726_fu_6685_p0),
    .din1(mul_res_726_fu_6685_p1),
    .dout(mul_res_726_fu_6685_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U745(
    .din0(mul_res_727_fu_6713_p0),
    .din1(mul_res_727_fu_6713_p1),
    .dout(mul_res_727_fu_6713_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U746(
    .din0(mul_res_728_fu_6741_p0),
    .din1(mul_res_728_fu_6741_p1),
    .dout(mul_res_728_fu_6741_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U747(
    .din0(mul_res_729_fu_6769_p0),
    .din1(mul_res_729_fu_6769_p1),
    .dout(mul_res_729_fu_6769_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U748(
    .din0(mul_res_730_fu_6797_p0),
    .din1(mul_res_730_fu_6797_p1),
    .dout(mul_res_730_fu_6797_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U749(
    .din0(mul_res_731_fu_6825_p0),
    .din1(tmp_501_fu_6803_p4),
    .dout(mul_res_731_fu_6825_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U750(
    .din0(mul_res_732_fu_6853_p0),
    .din1(mul_res_732_fu_6853_p1),
    .dout(mul_res_732_fu_6853_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U751(
    .din0(mul_res_733_fu_6881_p0),
    .din1(mul_res_733_fu_6881_p1),
    .dout(mul_res_733_fu_6881_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U752(
    .din0(mul_res_735_fu_6919_p0),
    .din1(mul_res_735_fu_6919_p1),
    .dout(mul_res_735_fu_6919_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U753(
    .din0(mul_res_736_fu_6947_p0),
    .din1(mul_res_736_fu_6947_p1),
    .dout(mul_res_736_fu_6947_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U754(
    .din0(mul_res_737_fu_6975_p0),
    .din1(tmp_507_fu_6953_p4),
    .dout(mul_res_737_fu_6975_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U755(
    .din0(mul_res_738_fu_7003_p0),
    .din1(mul_res_738_fu_7003_p1),
    .dout(mul_res_738_fu_7003_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U756(
    .din0(mul_res_742_fu_7061_p0),
    .din1(mul_res_742_fu_7061_p1),
    .dout(mul_res_742_fu_7061_p2)
);

MLP0_mul_3s_3ns_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3ns_6_1_1_U757(
    .din0(mul_res_743_fu_7089_p0),
    .din1(mul_res_743_fu_7089_p1),
    .dout(mul_res_743_fu_7089_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U758(
    .din0(mul_res_744_fu_7117_p0),
    .din1(mul_res_744_fu_7117_p1),
    .dout(mul_res_744_fu_7117_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U759(
    .din0(mul_res_746_fu_7155_p0),
    .din1(mul_res_746_fu_7155_p1),
    .dout(mul_res_746_fu_7155_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U760(
    .din0(mul_res_747_fu_7183_p0),
    .din1(mul_res_747_fu_7183_p1),
    .dout(mul_res_747_fu_7183_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U761(
    .din0(mul_res_749_fu_7221_p0),
    .din1(mul_res_749_fu_7221_p1),
    .dout(mul_res_749_fu_7221_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U762(
    .din0(mul_res_750_fu_7249_p0),
    .din1(mul_res_750_fu_7249_p1),
    .dout(mul_res_750_fu_7249_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U763(
    .din0(mul_res_751_fu_7277_p0),
    .din1(mul_res_751_fu_7277_p1),
    .dout(mul_res_751_fu_7277_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U764(
    .din0(mul_res_752_fu_7305_p0),
    .din1(mul_res_752_fu_7305_p1),
    .dout(mul_res_752_fu_7305_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U765(
    .din0(mul_res_753_fu_7333_p0),
    .din1(mul_res_753_fu_7333_p1),
    .dout(mul_res_753_fu_7333_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U766(
    .din0(mul_res_754_fu_7361_p0),
    .din1(mul_res_754_fu_7361_p1),
    .dout(mul_res_754_fu_7361_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U767(
    .din0(mul_res_755_fu_7389_p0),
    .din1(tmp_525_fu_7367_p4),
    .dout(mul_res_755_fu_7389_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U768(
    .din0(mul_res_756_fu_7417_p0),
    .din1(mul_res_756_fu_7417_p1),
    .dout(mul_res_756_fu_7417_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U769(
    .din0(mul_res_757_fu_7445_p0),
    .din1(mul_res_757_fu_7445_p1),
    .dout(mul_res_757_fu_7445_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U770(
    .din0(mul_res_759_fu_7483_p0),
    .din1(mul_res_759_fu_7483_p1),
    .dout(mul_res_759_fu_7483_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U771(
    .din0(mul_res_760_fu_7511_p0),
    .din1(mul_res_760_fu_7511_p1),
    .dout(mul_res_760_fu_7511_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U772(
    .din0(mul_res_761_fu_7539_p0),
    .din1(tmp_531_fu_7517_p4),
    .dout(mul_res_761_fu_7539_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U773(
    .din0(mul_res_762_fu_7567_p0),
    .din1(mul_res_762_fu_7567_p1),
    .dout(mul_res_762_fu_7567_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U774(
    .din0(mul_res_766_fu_7625_p0),
    .din1(mul_res_766_fu_7625_p1),
    .dout(mul_res_766_fu_7625_p2)
);

MLP0_mul_3s_3ns_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3ns_6_1_1_U775(
    .din0(mul_res_767_fu_7653_p0),
    .din1(mul_res_767_fu_7653_p1),
    .dout(mul_res_767_fu_7653_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U776(
    .din0(mul_res_768_fu_7681_p0),
    .din1(mul_res_768_fu_7681_p1),
    .dout(mul_res_768_fu_7681_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U777(
    .din0(mul_res_770_fu_7719_p0),
    .din1(mul_res_770_fu_7719_p1),
    .dout(mul_res_770_fu_7719_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U778(
    .din0(mul_res_771_fu_7747_p0),
    .din1(mul_res_771_fu_7747_p1),
    .dout(mul_res_771_fu_7747_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U779(
    .din0(mul_res_773_fu_7785_p0),
    .din1(mul_res_773_fu_7785_p1),
    .dout(mul_res_773_fu_7785_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U780(
    .din0(mul_res_774_fu_7813_p0),
    .din1(mul_res_774_fu_7813_p1),
    .dout(mul_res_774_fu_7813_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U781(
    .din0(mul_res_775_fu_7841_p0),
    .din1(mul_res_775_fu_7841_p1),
    .dout(mul_res_775_fu_7841_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U782(
    .din0(mul_res_776_fu_7869_p0),
    .din1(mul_res_776_fu_7869_p1),
    .dout(mul_res_776_fu_7869_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U783(
    .din0(mul_res_777_fu_7897_p0),
    .din1(mul_res_777_fu_7897_p1),
    .dout(mul_res_777_fu_7897_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U784(
    .din0(mul_res_778_fu_7925_p0),
    .din1(mul_res_778_fu_7925_p1),
    .dout(mul_res_778_fu_7925_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U785(
    .din0(mul_res_779_fu_7953_p0),
    .din1(tmp_549_fu_7931_p4),
    .dout(mul_res_779_fu_7953_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U786(
    .din0(mul_res_780_fu_7981_p0),
    .din1(mul_res_780_fu_7981_p1),
    .dout(mul_res_780_fu_7981_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U787(
    .din0(mul_res_781_fu_8009_p0),
    .din1(mul_res_781_fu_8009_p1),
    .dout(mul_res_781_fu_8009_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U788(
    .din0(mul_res_783_fu_8047_p0),
    .din1(mul_res_783_fu_8047_p1),
    .dout(mul_res_783_fu_8047_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U789(
    .din0(mul_res_784_fu_8075_p0),
    .din1(mul_res_784_fu_8075_p1),
    .dout(mul_res_784_fu_8075_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U790(
    .din0(mul_res_785_fu_8103_p0),
    .din1(tmp_555_fu_8081_p4),
    .dout(mul_res_785_fu_8103_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U791(
    .din0(mul_res_786_fu_8131_p0),
    .din1(mul_res_786_fu_8131_p1),
    .dout(mul_res_786_fu_8131_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U792(
    .din0(mul_res_790_fu_8189_p0),
    .din1(mul_res_790_fu_8189_p1),
    .dout(mul_res_790_fu_8189_p2)
);

MLP0_mul_3s_3ns_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3ns_6_1_1_U793(
    .din0(mul_res_791_fu_8217_p0),
    .din1(mul_res_791_fu_8217_p1),
    .dout(mul_res_791_fu_8217_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U794(
    .din0(mul_res_792_fu_8245_p0),
    .din1(mul_res_792_fu_8245_p1),
    .dout(mul_res_792_fu_8245_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U795(
    .din0(mul_res_794_fu_8283_p0),
    .din1(mul_res_794_fu_8283_p1),
    .dout(mul_res_794_fu_8283_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U796(
    .din0(mul_res_795_fu_8311_p0),
    .din1(mul_res_795_fu_8311_p1),
    .dout(mul_res_795_fu_8311_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U797(
    .din0(mul_res_797_fu_8349_p0),
    .din1(mul_res_797_fu_8349_p1),
    .dout(mul_res_797_fu_8349_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U798(
    .din0(mul_res_798_fu_8377_p0),
    .din1(mul_res_798_fu_8377_p1),
    .dout(mul_res_798_fu_8377_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U799(
    .din0(mul_res_799_fu_8405_p0),
    .din1(mul_res_799_fu_8405_p1),
    .dout(mul_res_799_fu_8405_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U800(
    .din0(mul_res_800_fu_8433_p0),
    .din1(mul_res_800_fu_8433_p1),
    .dout(mul_res_800_fu_8433_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U801(
    .din0(mul_res_801_fu_8461_p0),
    .din1(mul_res_801_fu_8461_p1),
    .dout(mul_res_801_fu_8461_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U802(
    .din0(mul_res_802_fu_8489_p0),
    .din1(mul_res_802_fu_8489_p1),
    .dout(mul_res_802_fu_8489_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U803(
    .din0(mul_res_803_fu_8517_p0),
    .din1(tmp_573_fu_8495_p4),
    .dout(mul_res_803_fu_8517_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U804(
    .din0(mul_res_804_fu_8545_p0),
    .din1(mul_res_804_fu_8545_p1),
    .dout(mul_res_804_fu_8545_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U805(
    .din0(mul_res_805_fu_8573_p0),
    .din1(mul_res_805_fu_8573_p1),
    .dout(mul_res_805_fu_8573_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U806(
    .din0(mul_res_807_fu_8611_p0),
    .din1(mul_res_807_fu_8611_p1),
    .dout(mul_res_807_fu_8611_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U807(
    .din0(mul_res_808_fu_8639_p0),
    .din1(mul_res_808_fu_8639_p1),
    .dout(mul_res_808_fu_8639_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U808(
    .din0(mul_res_809_fu_8667_p0),
    .din1(tmp_579_fu_8645_p4),
    .dout(mul_res_809_fu_8667_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U809(
    .din0(mul_res_810_fu_8695_p0),
    .din1(mul_res_810_fu_8695_p1),
    .dout(mul_res_810_fu_8695_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U810(
    .din0(mul_res_814_fu_8753_p0),
    .din1(mul_res_814_fu_8753_p1),
    .dout(mul_res_814_fu_8753_p2)
);

MLP0_mul_3s_3ns_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3ns_6_1_1_U811(
    .din0(mul_res_815_fu_8781_p0),
    .din1(mul_res_815_fu_8781_p1),
    .dout(mul_res_815_fu_8781_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U812(
    .din0(mul_res_816_fu_8809_p0),
    .din1(mul_res_816_fu_8809_p1),
    .dout(mul_res_816_fu_8809_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U813(
    .din0(mul_res_818_fu_8847_p0),
    .din1(mul_res_818_fu_8847_p1),
    .dout(mul_res_818_fu_8847_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U814(
    .din0(mul_res_819_fu_8875_p0),
    .din1(mul_res_819_fu_8875_p1),
    .dout(mul_res_819_fu_8875_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U815(
    .din0(mul_res_821_fu_8913_p0),
    .din1(mul_res_821_fu_8913_p1),
    .dout(mul_res_821_fu_8913_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U816(
    .din0(mul_res_822_fu_8941_p0),
    .din1(mul_res_822_fu_8941_p1),
    .dout(mul_res_822_fu_8941_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U817(
    .din0(mul_res_823_fu_8969_p0),
    .din1(mul_res_823_fu_8969_p1),
    .dout(mul_res_823_fu_8969_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U818(
    .din0(mul_res_824_fu_8997_p0),
    .din1(mul_res_824_fu_8997_p1),
    .dout(mul_res_824_fu_8997_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U819(
    .din0(mul_res_825_fu_9025_p0),
    .din1(mul_res_825_fu_9025_p1),
    .dout(mul_res_825_fu_9025_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U820(
    .din0(mul_res_826_fu_9053_p0),
    .din1(mul_res_826_fu_9053_p1),
    .dout(mul_res_826_fu_9053_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U821(
    .din0(mul_res_828_fu_9091_p0),
    .din1(mul_res_828_fu_9091_p1),
    .dout(mul_res_828_fu_9091_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U822(
    .din0(mul_res_829_fu_9119_p0),
    .din1(mul_res_829_fu_9119_p1),
    .dout(mul_res_829_fu_9119_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U823(
    .din0(mul_res_831_fu_9157_p0),
    .din1(mul_res_831_fu_9157_p1),
    .dout(mul_res_831_fu_9157_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U824(
    .din0(mul_res_832_fu_9185_p0),
    .din1(mul_res_832_fu_9185_p1),
    .dout(mul_res_832_fu_9185_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U825(
    .din0(mul_res_834_fu_9223_p0),
    .din1(mul_res_834_fu_9223_p1),
    .dout(mul_res_834_fu_9223_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U826(
    .din0(mul_res_838_fu_9281_p0),
    .din1(mul_res_838_fu_9281_p1),
    .dout(mul_res_838_fu_9281_p2)
);

MLP0_mul_3s_3ns_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3ns_6_1_1_U827(
    .din0(mul_res_839_fu_9309_p0),
    .din1(mul_res_839_fu_9309_p1),
    .dout(mul_res_839_fu_9309_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U828(
    .din0(mul_res_840_fu_9337_p0),
    .din1(mul_res_840_fu_9337_p1),
    .dout(mul_res_840_fu_9337_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U829(
    .din0(mul_res_842_fu_9375_p0),
    .din1(mul_res_842_fu_9375_p1),
    .dout(mul_res_842_fu_9375_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U830(
    .din0(mul_res_843_fu_9403_p0),
    .din1(mul_res_843_fu_9403_p1),
    .dout(mul_res_843_fu_9403_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U831(
    .din0(mul_res_845_fu_9441_p0),
    .din1(mul_res_845_fu_9441_p1),
    .dout(mul_res_845_fu_9441_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U832(
    .din0(mul_res_846_fu_9469_p0),
    .din1(mul_res_846_fu_9469_p1),
    .dout(mul_res_846_fu_9469_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U833(
    .din0(mul_res_847_fu_9497_p0),
    .din1(mul_res_847_fu_9497_p1),
    .dout(mul_res_847_fu_9497_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U834(
    .din0(mul_res_848_fu_9525_p0),
    .din1(mul_res_848_fu_9525_p1),
    .dout(mul_res_848_fu_9525_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U835(
    .din0(mul_res_849_fu_9553_p0),
    .din1(mul_res_849_fu_9553_p1),
    .dout(mul_res_849_fu_9553_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U836(
    .din0(mul_res_850_fu_9581_p0),
    .din1(mul_res_850_fu_9581_p1),
    .dout(mul_res_850_fu_9581_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U837(
    .din0(mul_res_852_fu_9619_p0),
    .din1(mul_res_852_fu_9619_p1),
    .dout(mul_res_852_fu_9619_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U838(
    .din0(mul_res_853_fu_9647_p0),
    .din1(mul_res_853_fu_9647_p1),
    .dout(mul_res_853_fu_9647_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U839(
    .din0(mul_res_855_fu_9685_p0),
    .din1(mul_res_855_fu_9685_p1),
    .dout(mul_res_855_fu_9685_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U840(
    .din0(mul_res_856_fu_9713_p0),
    .din1(mul_res_856_fu_9713_p1),
    .dout(mul_res_856_fu_9713_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U841(
    .din0(mul_res_858_fu_9751_p0),
    .din1(mul_res_858_fu_9751_p1),
    .dout(mul_res_858_fu_9751_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U842(
    .din0(mul_res_862_fu_9809_p0),
    .din1(mul_res_862_fu_9809_p1),
    .dout(mul_res_862_fu_9809_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U843(
    .din0(mul_res_863_fu_9837_p0),
    .din1(mul_res_863_fu_9837_p1),
    .dout(mul_res_863_fu_9837_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U844(
    .din0(mul_res_864_fu_9865_p0),
    .din1(mul_res_864_fu_9865_p1),
    .dout(mul_res_864_fu_9865_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U845(
    .din0(mul_res_866_fu_9903_p0),
    .din1(mul_res_866_fu_9903_p1),
    .dout(mul_res_866_fu_9903_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U846(
    .din0(mul_res_867_fu_9931_p0),
    .din1(mul_res_867_fu_9931_p1),
    .dout(mul_res_867_fu_9931_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U847(
    .din0(mul_res_869_fu_9969_p0),
    .din1(mul_res_869_fu_9969_p1),
    .dout(mul_res_869_fu_9969_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U848(
    .din0(mul_res_870_fu_9997_p0),
    .din1(mul_res_870_fu_9997_p1),
    .dout(mul_res_870_fu_9997_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U849(
    .din0(mul_res_871_fu_10025_p0),
    .din1(mul_res_871_fu_10025_p1),
    .dout(mul_res_871_fu_10025_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U850(
    .din0(mul_res_872_fu_10053_p0),
    .din1(mul_res_872_fu_10053_p1),
    .dout(mul_res_872_fu_10053_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U851(
    .din0(mul_res_873_fu_10081_p0),
    .din1(mul_res_873_fu_10081_p1),
    .dout(mul_res_873_fu_10081_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U852(
    .din0(mul_res_874_fu_10109_p0),
    .din1(mul_res_874_fu_10109_p1),
    .dout(mul_res_874_fu_10109_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U853(
    .din0(mul_res_876_fu_10147_p0),
    .din1(mul_res_876_fu_10147_p1),
    .dout(mul_res_876_fu_10147_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U854(
    .din0(mul_res_877_fu_10175_p0),
    .din1(mul_res_877_fu_10175_p1),
    .dout(mul_res_877_fu_10175_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U855(
    .din0(mul_res_879_fu_10213_p0),
    .din1(mul_res_879_fu_10213_p1),
    .dout(mul_res_879_fu_10213_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U856(
    .din0(mul_res_880_fu_10241_p0),
    .din1(mul_res_880_fu_10241_p1),
    .dout(mul_res_880_fu_10241_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U857(
    .din0(mul_res_882_fu_10279_p0),
    .din1(mul_res_882_fu_10279_p1),
    .dout(mul_res_882_fu_10279_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U858(
    .din0(mul_res_886_fu_10337_p0),
    .din1(mul_res_886_fu_10337_p1),
    .dout(mul_res_886_fu_10337_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U859(
    .din0(mul_res_887_fu_10351_p0),
    .din1(mul_res_887_fu_10351_p1),
    .dout(mul_res_887_fu_10351_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U860(
    .din0(mul_res_888_fu_10365_p0),
    .din1(mul_res_888_fu_10365_p1),
    .dout(mul_res_888_fu_10365_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U861(
    .din0(mul_res_890_fu_10379_p0),
    .din1(mul_res_890_fu_10379_p1),
    .dout(mul_res_890_fu_10379_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U862(
    .din0(mul_res_891_fu_10393_p0),
    .din1(mul_res_891_fu_10393_p1),
    .dout(mul_res_891_fu_10393_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U863(
    .din0(mul_res_893_fu_10407_p0),
    .din1(mul_res_893_fu_10407_p1),
    .dout(mul_res_893_fu_10407_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U864(
    .din0(mul_res_894_fu_10421_p0),
    .din1(mul_res_894_fu_10421_p1),
    .dout(mul_res_894_fu_10421_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U865(
    .din0(mul_res_895_fu_10435_p0),
    .din1(mul_res_895_fu_10435_p1),
    .dout(mul_res_895_fu_10435_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U866(
    .din0(mul_res_896_fu_10449_p0),
    .din1(mul_res_896_fu_10449_p1),
    .dout(mul_res_896_fu_10449_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U867(
    .din0(mul_res_897_fu_10463_p0),
    .din1(mul_res_897_fu_10463_p1),
    .dout(mul_res_897_fu_10463_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U868(
    .din0(mul_res_898_fu_10477_p0),
    .din1(mul_res_898_fu_10477_p1),
    .dout(mul_res_898_fu_10477_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U869(
    .din0(mul_res_900_fu_10491_p0),
    .din1(mul_res_900_fu_10491_p1),
    .dout(mul_res_900_fu_10491_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U870(
    .din0(mul_res_901_fu_10505_p0),
    .din1(mul_res_901_fu_10505_p1),
    .dout(mul_res_901_fu_10505_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U871(
    .din0(mul_res_903_fu_10519_p0),
    .din1(mul_res_903_fu_10519_p1),
    .dout(mul_res_903_fu_10519_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U872(
    .din0(mul_res_904_fu_10533_p0),
    .din1(mul_res_904_fu_10533_p1),
    .dout(mul_res_904_fu_10533_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U873(
    .din0(mul_res_906_fu_10547_p0),
    .din1(mul_res_906_fu_10547_p1),
    .dout(mul_res_906_fu_10547_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U874(
    .din0(mul_res_910_fu_10561_p0),
    .din1(mul_res_910_fu_10561_p1),
    .dout(mul_res_910_fu_10561_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U875(
    .din0(mul_res_911_fu_10575_p0),
    .din1(mul_res_911_fu_10575_p1),
    .dout(mul_res_911_fu_10575_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U876(
    .din0(mul_res_912_fu_10589_p0),
    .din1(mul_res_912_fu_10589_p1),
    .dout(mul_res_912_fu_10589_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U877(
    .din0(mul_res_914_fu_10603_p0),
    .din1(mul_res_914_fu_10603_p1),
    .dout(mul_res_914_fu_10603_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U878(
    .din0(mul_res_915_fu_10617_p0),
    .din1(mul_res_915_fu_10617_p1),
    .dout(mul_res_915_fu_10617_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U879(
    .din0(mul_res_917_fu_10631_p0),
    .din1(mul_res_917_fu_10631_p1),
    .dout(mul_res_917_fu_10631_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U880(
    .din0(mul_res_918_fu_10645_p0),
    .din1(mul_res_918_fu_10645_p1),
    .dout(mul_res_918_fu_10645_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U881(
    .din0(mul_res_919_fu_10659_p0),
    .din1(mul_res_919_fu_10659_p1),
    .dout(mul_res_919_fu_10659_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U882(
    .din0(mul_res_920_fu_10673_p0),
    .din1(mul_res_920_fu_10673_p1),
    .dout(mul_res_920_fu_10673_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U883(
    .din0(mul_res_921_fu_10687_p0),
    .din1(mul_res_921_fu_10687_p1),
    .dout(mul_res_921_fu_10687_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U884(
    .din0(mul_res_922_fu_10701_p0),
    .din1(mul_res_922_fu_10701_p1),
    .dout(mul_res_922_fu_10701_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U885(
    .din0(mul_res_924_fu_10715_p0),
    .din1(mul_res_924_fu_10715_p1),
    .dout(mul_res_924_fu_10715_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U886(
    .din0(mul_res_925_fu_10729_p0),
    .din1(mul_res_925_fu_10729_p1),
    .dout(mul_res_925_fu_10729_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U887(
    .din0(mul_res_927_fu_10743_p0),
    .din1(mul_res_927_fu_10743_p1),
    .dout(mul_res_927_fu_10743_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U888(
    .din0(mul_res_928_fu_10757_p0),
    .din1(mul_res_928_fu_10757_p1),
    .dout(mul_res_928_fu_10757_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U889(
    .din0(mul_res_930_fu_10771_p0),
    .din1(mul_res_930_fu_10771_p1),
    .dout(mul_res_930_fu_10771_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U890(
    .din0(mul_res_934_fu_10785_p0),
    .din1(mul_res_934_fu_10785_p1),
    .dout(mul_res_934_fu_10785_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U891(
    .din0(mul_res_935_fu_10799_p0),
    .din1(mul_res_935_fu_10799_p1),
    .dout(mul_res_935_fu_10799_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U892(
    .din0(mul_res_936_fu_10813_p0),
    .din1(mul_res_936_fu_10813_p1),
    .dout(mul_res_936_fu_10813_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U893(
    .din0(mul_res_938_fu_10827_p0),
    .din1(mul_res_938_fu_10827_p1),
    .dout(mul_res_938_fu_10827_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U894(
    .din0(mul_res_939_fu_10841_p0),
    .din1(mul_res_939_fu_10841_p1),
    .dout(mul_res_939_fu_10841_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U895(
    .din0(mul_res_941_fu_10855_p0),
    .din1(mul_res_941_fu_10855_p1),
    .dout(mul_res_941_fu_10855_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U896(
    .din0(mul_res_942_fu_10869_p0),
    .din1(mul_res_942_fu_10869_p1),
    .dout(mul_res_942_fu_10869_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U897(
    .din0(mul_res_943_fu_10883_p0),
    .din1(mul_res_943_fu_10883_p1),
    .dout(mul_res_943_fu_10883_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U898(
    .din0(mul_res_944_fu_10897_p0),
    .din1(mul_res_944_fu_10897_p1),
    .dout(mul_res_944_fu_10897_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U899(
    .din0(mul_res_945_fu_10911_p0),
    .din1(mul_res_945_fu_10911_p1),
    .dout(mul_res_945_fu_10911_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U900(
    .din0(mul_res_946_fu_10925_p0),
    .din1(mul_res_946_fu_10925_p1),
    .dout(mul_res_946_fu_10925_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U901(
    .din0(mul_res_948_fu_10939_p0),
    .din1(mul_res_948_fu_10939_p1),
    .dout(mul_res_948_fu_10939_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U902(
    .din0(mul_res_949_fu_10953_p0),
    .din1(mul_res_949_fu_10953_p1),
    .dout(mul_res_949_fu_10953_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U903(
    .din0(mul_res_951_fu_10967_p0),
    .din1(mul_res_951_fu_10967_p1),
    .dout(mul_res_951_fu_10967_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U904(
    .din0(mul_res_952_fu_10981_p0),
    .din1(mul_res_952_fu_10981_p1),
    .dout(mul_res_952_fu_10981_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U905(
    .din0(mul_res_954_fu_10995_p0),
    .din1(mul_res_954_fu_10995_p1),
    .dout(mul_res_954_fu_10995_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U906(
    .din0(mul_res_958_fu_11009_p0),
    .din1(mul_res_958_fu_11009_p1),
    .dout(mul_res_958_fu_11009_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U907(
    .din0(mul_res_959_fu_11023_p0),
    .din1(mul_res_959_fu_11023_p1),
    .dout(mul_res_959_fu_11023_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U908(
    .din0(mul_res_960_fu_11037_p0),
    .din1(mul_res_960_fu_11037_p1),
    .dout(mul_res_960_fu_11037_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U909(
    .din0(mul_res_962_fu_11051_p0),
    .din1(mul_res_962_fu_11051_p1),
    .dout(mul_res_962_fu_11051_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U910(
    .din0(mul_res_963_fu_11065_p0),
    .din1(mul_res_963_fu_11065_p1),
    .dout(mul_res_963_fu_11065_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U911(
    .din0(mul_res_965_fu_11079_p0),
    .din1(mul_res_965_fu_11079_p1),
    .dout(mul_res_965_fu_11079_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U912(
    .din0(mul_res_966_fu_11093_p0),
    .din1(mul_res_966_fu_11093_p1),
    .dout(mul_res_966_fu_11093_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U913(
    .din0(mul_res_967_fu_11107_p0),
    .din1(mul_res_967_fu_11107_p1),
    .dout(mul_res_967_fu_11107_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U914(
    .din0(mul_res_968_fu_11121_p0),
    .din1(mul_res_968_fu_11121_p1),
    .dout(mul_res_968_fu_11121_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U915(
    .din0(mul_res_969_fu_11135_p0),
    .din1(mul_res_969_fu_11135_p1),
    .dout(mul_res_969_fu_11135_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U916(
    .din0(mul_res_970_fu_11149_p0),
    .din1(mul_res_970_fu_11149_p1),
    .dout(mul_res_970_fu_11149_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U917(
    .din0(mul_res_972_fu_11163_p0),
    .din1(mul_res_972_fu_11163_p1),
    .dout(mul_res_972_fu_11163_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U918(
    .din0(mul_res_973_fu_11177_p0),
    .din1(mul_res_973_fu_11177_p1),
    .dout(mul_res_973_fu_11177_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U919(
    .din0(mul_res_975_fu_11191_p0),
    .din1(mul_res_975_fu_11191_p1),
    .dout(mul_res_975_fu_11191_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U920(
    .din0(mul_res_976_fu_11205_p0),
    .din1(mul_res_976_fu_11205_p1),
    .dout(mul_res_976_fu_11205_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U921(
    .din0(mul_res_978_fu_11219_p0),
    .din1(mul_res_978_fu_11219_p1),
    .dout(mul_res_978_fu_11219_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U922(
    .din0(mul_res_982_fu_11233_p0),
    .din1(mul_res_982_fu_11233_p1),
    .dout(mul_res_982_fu_11233_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U923(
    .din0(mul_res_983_fu_11247_p0),
    .din1(mul_res_983_fu_11247_p1),
    .dout(mul_res_983_fu_11247_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U924(
    .din0(mul_res_984_fu_11261_p0),
    .din1(mul_res_984_fu_11261_p1),
    .dout(mul_res_984_fu_11261_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U925(
    .din0(mul_res_986_fu_11275_p0),
    .din1(mul_res_986_fu_11275_p1),
    .dout(mul_res_986_fu_11275_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U926(
    .din0(mul_res_987_fu_11289_p0),
    .din1(mul_res_987_fu_11289_p1),
    .dout(mul_res_987_fu_11289_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U927(
    .din0(mul_res_989_fu_11303_p0),
    .din1(mul_res_989_fu_11303_p1),
    .dout(mul_res_989_fu_11303_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U928(
    .din0(mul_res_990_fu_11317_p0),
    .din1(mul_res_990_fu_11317_p1),
    .dout(mul_res_990_fu_11317_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U929(
    .din0(mul_res_991_fu_11331_p0),
    .din1(mul_res_991_fu_11331_p1),
    .dout(mul_res_991_fu_11331_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U930(
    .din0(mul_res_992_fu_11345_p0),
    .din1(mul_res_992_fu_11345_p1),
    .dout(mul_res_992_fu_11345_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U931(
    .din0(mul_res_993_fu_11359_p0),
    .din1(mul_res_993_fu_11359_p1),
    .dout(mul_res_993_fu_11359_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U932(
    .din0(mul_res_994_fu_11373_p0),
    .din1(mul_res_994_fu_11373_p1),
    .dout(mul_res_994_fu_11373_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U933(
    .din0(mul_res_996_fu_11387_p0),
    .din1(mul_res_996_fu_11387_p1),
    .dout(mul_res_996_fu_11387_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U934(
    .din0(mul_res_997_fu_11401_p0),
    .din1(mul_res_997_fu_11401_p1),
    .dout(mul_res_997_fu_11401_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U935(
    .din0(mul_res_999_fu_11415_p0),
    .din1(mul_res_999_fu_11415_p1),
    .dout(mul_res_999_fu_11415_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U936(
    .din0(mul_res_1000_fu_11429_p0),
    .din1(mul_res_1000_fu_11429_p1),
    .dout(mul_res_1000_fu_11429_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U937(
    .din0(mul_res_1002_fu_11443_p0),
    .din1(mul_res_1002_fu_11443_p1),
    .dout(mul_res_1002_fu_11443_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U938(
    .din0(mul_res_1006_fu_11457_p0),
    .din1(mul_res_1006_fu_11457_p1),
    .dout(mul_res_1006_fu_11457_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U939(
    .din0(mul_res_1007_fu_11471_p0),
    .din1(mul_res_1007_fu_11471_p1),
    .dout(mul_res_1007_fu_11471_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U940(
    .din0(mul_res_1008_fu_11485_p0),
    .din1(mul_res_1008_fu_11485_p1),
    .dout(mul_res_1008_fu_11485_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U941(
    .din0(mul_res_1010_fu_11499_p0),
    .din1(mul_res_1010_fu_11499_p1),
    .dout(mul_res_1010_fu_11499_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U942(
    .din0(mul_res_1011_fu_11513_p0),
    .din1(mul_res_1011_fu_11513_p1),
    .dout(mul_res_1011_fu_11513_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U943(
    .din0(mul_res_1013_fu_11527_p0),
    .din1(mul_res_1013_fu_11527_p1),
    .dout(mul_res_1013_fu_11527_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U944(
    .din0(mul_res_1014_fu_11541_p0),
    .din1(mul_res_1014_fu_11541_p1),
    .dout(mul_res_1014_fu_11541_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U945(
    .din0(mul_res_1015_fu_11555_p0),
    .din1(mul_res_1015_fu_11555_p1),
    .dout(mul_res_1015_fu_11555_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U946(
    .din0(mul_res_1016_fu_11569_p0),
    .din1(mul_res_1016_fu_11569_p1),
    .dout(mul_res_1016_fu_11569_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U947(
    .din0(mul_res_1017_fu_11583_p0),
    .din1(mul_res_1017_fu_11583_p1),
    .dout(mul_res_1017_fu_11583_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U948(
    .din0(mul_res_1018_fu_11597_p0),
    .din1(mul_res_1018_fu_11597_p1),
    .dout(mul_res_1018_fu_11597_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U949(
    .din0(mul_res_1020_fu_11611_p0),
    .din1(mul_res_1020_fu_11611_p1),
    .dout(mul_res_1020_fu_11611_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U950(
    .din0(mul_res_1021_fu_11625_p0),
    .din1(mul_res_1021_fu_11625_p1),
    .dout(mul_res_1021_fu_11625_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U951(
    .din0(mul_res_1023_fu_11639_p0),
    .din1(mul_res_1023_fu_11639_p1),
    .dout(mul_res_1023_fu_11639_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U952(
    .din0(mul_res_1024_fu_11653_p0),
    .din1(mul_res_1024_fu_11653_p1),
    .dout(mul_res_1024_fu_11653_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U953(
    .din0(mul_res_1026_fu_11667_p0),
    .din1(mul_res_1026_fu_11667_p1),
    .dout(mul_res_1026_fu_11667_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U954(
    .din0(mul_res_1030_fu_11681_p0),
    .din1(mul_res_1030_fu_11681_p1),
    .dout(mul_res_1030_fu_11681_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U955(
    .din0(mul_res_1031_fu_11695_p0),
    .din1(mul_res_1031_fu_11695_p1),
    .dout(mul_res_1031_fu_11695_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U956(
    .din0(mul_res_1032_fu_11709_p0),
    .din1(mul_res_1032_fu_11709_p1),
    .dout(mul_res_1032_fu_11709_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U957(
    .din0(mul_res_1034_fu_11723_p0),
    .din1(mul_res_1034_fu_11723_p1),
    .dout(mul_res_1034_fu_11723_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U958(
    .din0(mul_res_1035_fu_11737_p0),
    .din1(mul_res_1035_fu_11737_p1),
    .dout(mul_res_1035_fu_11737_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U959(
    .din0(mul_res_1037_fu_11751_p0),
    .din1(mul_res_1037_fu_11751_p1),
    .dout(mul_res_1037_fu_11751_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U960(
    .din0(mul_res_1038_fu_11765_p0),
    .din1(mul_res_1038_fu_11765_p1),
    .dout(mul_res_1038_fu_11765_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U961(
    .din0(mul_res_1039_fu_11779_p0),
    .din1(mul_res_1039_fu_11779_p1),
    .dout(mul_res_1039_fu_11779_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U962(
    .din0(mul_res_1040_fu_11793_p0),
    .din1(mul_res_1040_fu_11793_p1),
    .dout(mul_res_1040_fu_11793_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U963(
    .din0(mul_res_1041_fu_11807_p0),
    .din1(mul_res_1041_fu_11807_p1),
    .dout(mul_res_1041_fu_11807_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U964(
    .din0(mul_res_1042_fu_11821_p0),
    .din1(mul_res_1042_fu_11821_p1),
    .dout(mul_res_1042_fu_11821_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U965(
    .din0(mul_res_1044_fu_11835_p0),
    .din1(mul_res_1044_fu_11835_p1),
    .dout(mul_res_1044_fu_11835_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U966(
    .din0(mul_res_1045_fu_11849_p0),
    .din1(mul_res_1045_fu_11849_p1),
    .dout(mul_res_1045_fu_11849_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U967(
    .din0(mul_res_1047_fu_11863_p0),
    .din1(mul_res_1047_fu_11863_p1),
    .dout(mul_res_1047_fu_11863_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U968(
    .din0(mul_res_1048_fu_11877_p0),
    .din1(mul_res_1048_fu_11877_p1),
    .dout(mul_res_1048_fu_11877_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U969(
    .din0(mul_res_1050_fu_11891_p0),
    .din1(mul_res_1050_fu_11891_p1),
    .dout(mul_res_1050_fu_11891_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U970(
    .din0(mul_res_1054_fu_11905_p0),
    .din1(mul_res_1054_fu_11905_p1),
    .dout(mul_res_1054_fu_11905_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U971(
    .din0(mul_res_1055_fu_11919_p0),
    .din1(mul_res_1055_fu_11919_p1),
    .dout(mul_res_1055_fu_11919_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U972(
    .din0(mul_res_1056_fu_11933_p0),
    .din1(mul_res_1056_fu_11933_p1),
    .dout(mul_res_1056_fu_11933_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U973(
    .din0(mul_res_1058_fu_11947_p0),
    .din1(mul_res_1058_fu_11947_p1),
    .dout(mul_res_1058_fu_11947_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U974(
    .din0(mul_res_1059_fu_11961_p0),
    .din1(mul_res_1059_fu_11961_p1),
    .dout(mul_res_1059_fu_11961_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U975(
    .din0(mul_res_1061_fu_11975_p0),
    .din1(mul_res_1061_fu_11975_p1),
    .dout(mul_res_1061_fu_11975_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U976(
    .din0(mul_res_1062_fu_11989_p0),
    .din1(mul_res_1062_fu_11989_p1),
    .dout(mul_res_1062_fu_11989_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U977(
    .din0(mul_res_1063_fu_12003_p0),
    .din1(mul_res_1063_fu_12003_p1),
    .dout(mul_res_1063_fu_12003_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U978(
    .din0(mul_res_1064_fu_12017_p0),
    .din1(mul_res_1064_fu_12017_p1),
    .dout(mul_res_1064_fu_12017_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U979(
    .din0(mul_res_1065_fu_12031_p0),
    .din1(mul_res_1065_fu_12031_p1),
    .dout(mul_res_1065_fu_12031_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U980(
    .din0(mul_res_1066_fu_12045_p0),
    .din1(mul_res_1066_fu_12045_p1),
    .dout(mul_res_1066_fu_12045_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U981(
    .din0(mul_res_1068_fu_12059_p0),
    .din1(mul_res_1068_fu_12059_p1),
    .dout(mul_res_1068_fu_12059_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U982(
    .din0(mul_res_1069_fu_12073_p0),
    .din1(mul_res_1069_fu_12073_p1),
    .dout(mul_res_1069_fu_12073_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U983(
    .din0(mul_res_1071_fu_12087_p0),
    .din1(mul_res_1071_fu_12087_p1),
    .dout(mul_res_1071_fu_12087_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U984(
    .din0(mul_res_1072_fu_12101_p0),
    .din1(mul_res_1072_fu_12101_p1),
    .dout(mul_res_1072_fu_12101_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U985(
    .din0(mul_res_1074_fu_12115_p0),
    .din1(mul_res_1074_fu_12115_p1),
    .dout(mul_res_1074_fu_12115_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U986(
    .din0(mul_res_1078_fu_12129_p0),
    .din1(mul_res_1078_fu_12129_p1),
    .dout(mul_res_1078_fu_12129_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U987(
    .din0(mul_res_1079_fu_12143_p0),
    .din1(mul_res_1079_fu_12143_p1),
    .dout(mul_res_1079_fu_12143_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U988(
    .din0(mul_res_1080_fu_12157_p0),
    .din1(mul_res_1080_fu_12157_p1),
    .dout(mul_res_1080_fu_12157_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U989(
    .din0(mul_res_1082_fu_12171_p0),
    .din1(mul_res_1082_fu_12171_p1),
    .dout(mul_res_1082_fu_12171_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U990(
    .din0(mul_res_1083_fu_12185_p0),
    .din1(mul_res_1083_fu_12185_p1),
    .dout(mul_res_1083_fu_12185_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U991(
    .din0(mul_res_1085_fu_12199_p0),
    .din1(mul_res_1085_fu_12199_p1),
    .dout(mul_res_1085_fu_12199_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U992(
    .din0(mul_res_1086_fu_12213_p0),
    .din1(mul_res_1086_fu_12213_p1),
    .dout(mul_res_1086_fu_12213_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U993(
    .din0(mul_res_1087_fu_12227_p0),
    .din1(mul_res_1087_fu_12227_p1),
    .dout(mul_res_1087_fu_12227_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U994(
    .din0(mul_res_1088_fu_12241_p0),
    .din1(mul_res_1088_fu_12241_p1),
    .dout(mul_res_1088_fu_12241_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U995(
    .din0(mul_res_1089_fu_12255_p0),
    .din1(mul_res_1089_fu_12255_p1),
    .dout(mul_res_1089_fu_12255_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U996(
    .din0(mul_res_1090_fu_12269_p0),
    .din1(mul_res_1090_fu_12269_p1),
    .dout(mul_res_1090_fu_12269_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U997(
    .din0(mul_res_1092_fu_12283_p0),
    .din1(mul_res_1092_fu_12283_p1),
    .dout(mul_res_1092_fu_12283_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U998(
    .din0(mul_res_1093_fu_12297_p0),
    .din1(mul_res_1093_fu_12297_p1),
    .dout(mul_res_1093_fu_12297_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U999(
    .din0(mul_res_1095_fu_12311_p0),
    .din1(mul_res_1095_fu_12311_p1),
    .dout(mul_res_1095_fu_12311_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1000(
    .din0(mul_res_1096_fu_12325_p0),
    .din1(mul_res_1096_fu_12325_p1),
    .dout(mul_res_1096_fu_12325_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1001(
    .din0(mul_res_1098_fu_12339_p0),
    .din1(mul_res_1098_fu_12339_p1),
    .dout(mul_res_1098_fu_12339_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1002(
    .din0(mul_res_1102_fu_12353_p0),
    .din1(mul_res_1102_fu_12353_p1),
    .dout(mul_res_1102_fu_12353_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1003(
    .din0(mul_res_1103_fu_12367_p0),
    .din1(mul_res_1103_fu_12367_p1),
    .dout(mul_res_1103_fu_12367_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1004(
    .din0(mul_res_1104_fu_12381_p0),
    .din1(mul_res_1104_fu_12381_p1),
    .dout(mul_res_1104_fu_12381_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1005(
    .din0(mul_res_1106_fu_12395_p0),
    .din1(mul_res_1106_fu_12395_p1),
    .dout(mul_res_1106_fu_12395_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1006(
    .din0(mul_res_1107_fu_12409_p0),
    .din1(mul_res_1107_fu_12409_p1),
    .dout(mul_res_1107_fu_12409_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1007(
    .din0(mul_res_1109_fu_12423_p0),
    .din1(mul_res_1109_fu_12423_p1),
    .dout(mul_res_1109_fu_12423_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1008(
    .din0(mul_res_1110_fu_12437_p0),
    .din1(mul_res_1110_fu_12437_p1),
    .dout(mul_res_1110_fu_12437_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1009(
    .din0(mul_res_1111_fu_12451_p0),
    .din1(mul_res_1111_fu_12451_p1),
    .dout(mul_res_1111_fu_12451_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1010(
    .din0(mul_res_1112_fu_12465_p0),
    .din1(mul_res_1112_fu_12465_p1),
    .dout(mul_res_1112_fu_12465_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1011(
    .din0(mul_res_1113_fu_12479_p0),
    .din1(mul_res_1113_fu_12479_p1),
    .dout(mul_res_1113_fu_12479_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1012(
    .din0(mul_res_1114_fu_12493_p0),
    .din1(mul_res_1114_fu_12493_p1),
    .dout(mul_res_1114_fu_12493_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1013(
    .din0(mul_res_1116_fu_12507_p0),
    .din1(mul_res_1116_fu_12507_p1),
    .dout(mul_res_1116_fu_12507_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1014(
    .din0(mul_res_1117_fu_12521_p0),
    .din1(mul_res_1117_fu_12521_p1),
    .dout(mul_res_1117_fu_12521_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1015(
    .din0(mul_res_1119_fu_12535_p0),
    .din1(mul_res_1119_fu_12535_p1),
    .dout(mul_res_1119_fu_12535_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1016(
    .din0(mul_res_1120_fu_12549_p0),
    .din1(mul_res_1120_fu_12549_p1),
    .dout(mul_res_1120_fu_12549_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1017(
    .din0(mul_res_1122_fu_12563_p0),
    .din1(mul_res_1122_fu_12563_p1),
    .dout(mul_res_1122_fu_12563_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1018(
    .din0(mul_res_1126_fu_12577_p0),
    .din1(mul_res_1126_fu_12577_p1),
    .dout(mul_res_1126_fu_12577_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1019(
    .din0(mul_res_1127_fu_12591_p0),
    .din1(mul_res_1127_fu_12591_p1),
    .dout(mul_res_1127_fu_12591_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1020(
    .din0(mul_res_1128_fu_12605_p0),
    .din1(mul_res_1128_fu_12605_p1),
    .dout(mul_res_1128_fu_12605_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1021(
    .din0(mul_res_1130_fu_12619_p0),
    .din1(mul_res_1130_fu_12619_p1),
    .dout(mul_res_1130_fu_12619_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1022(
    .din0(mul_res_1131_fu_12633_p0),
    .din1(mul_res_1131_fu_12633_p1),
    .dout(mul_res_1131_fu_12633_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1023(
    .din0(mul_res_1133_fu_12647_p0),
    .din1(mul_res_1133_fu_12647_p1),
    .dout(mul_res_1133_fu_12647_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1024(
    .din0(mul_res_1134_fu_12661_p0),
    .din1(mul_res_1134_fu_12661_p1),
    .dout(mul_res_1134_fu_12661_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1025(
    .din0(mul_res_1135_fu_12675_p0),
    .din1(mul_res_1135_fu_12675_p1),
    .dout(mul_res_1135_fu_12675_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1026(
    .din0(mul_res_1136_fu_12689_p0),
    .din1(mul_res_1136_fu_12689_p1),
    .dout(mul_res_1136_fu_12689_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1027(
    .din0(mul_res_1137_fu_12703_p0),
    .din1(mul_res_1137_fu_12703_p1),
    .dout(mul_res_1137_fu_12703_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1028(
    .din0(mul_res_1138_fu_12717_p0),
    .din1(mul_res_1138_fu_12717_p1),
    .dout(mul_res_1138_fu_12717_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1029(
    .din0(mul_res_1140_fu_12731_p0),
    .din1(mul_res_1140_fu_12731_p1),
    .dout(mul_res_1140_fu_12731_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1030(
    .din0(mul_res_1141_fu_12745_p0),
    .din1(mul_res_1141_fu_12745_p1),
    .dout(mul_res_1141_fu_12745_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1031(
    .din0(mul_res_1143_fu_12759_p0),
    .din1(mul_res_1143_fu_12759_p1),
    .dout(mul_res_1143_fu_12759_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1032(
    .din0(mul_res_1144_fu_12773_p0),
    .din1(mul_res_1144_fu_12773_p1),
    .dout(mul_res_1144_fu_12773_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1033(
    .din0(mul_res_1146_fu_12787_p0),
    .din1(mul_res_1146_fu_12787_p1),
    .dout(mul_res_1146_fu_12787_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1034(
    .din0(mul_res_1150_fu_12801_p0),
    .din1(mul_res_1150_fu_12801_p1),
    .dout(mul_res_1150_fu_12801_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1035(
    .din0(mul_res_577_fu_12941_p0),
    .din1(mul_res_577_fu_12941_p1),
    .dout(mul_res_577_fu_12941_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1036(
    .din0(mul_res_580_fu_12971_p0),
    .din1(mul_res_580_fu_12971_p1),
    .dout(mul_res_580_fu_12971_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1037(
    .din0(mul_res_590_fu_13022_p0),
    .din1(mul_res_590_fu_13022_p1),
    .dout(mul_res_590_fu_13022_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1038(
    .din0(mul_res_595_fu_13058_p0),
    .din1(mul_res_595_fu_13058_p1),
    .dout(mul_res_595_fu_13058_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1039(
    .din0(mul_res_596_fu_13082_p0),
    .din1(mul_res_596_fu_13082_p1),
    .dout(mul_res_596_fu_13082_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1040(
    .din0(mul_res_597_fu_13106_p0),
    .din1(mul_res_597_fu_13106_p1),
    .dout(mul_res_597_fu_13106_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1041(
    .din0(mul_res_601_fu_13278_p0),
    .din1(mul_res_601_fu_13278_p1),
    .dout(mul_res_601_fu_13278_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1042(
    .din0(mul_res_604_fu_13305_p0),
    .din1(mul_res_604_fu_13305_p1),
    .dout(mul_res_604_fu_13305_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1043(
    .din0(mul_res_614_fu_13353_p0),
    .din1(mul_res_614_fu_13353_p1),
    .dout(mul_res_614_fu_13353_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1044(
    .din0(mul_res_619_fu_13386_p0),
    .din1(mul_res_619_fu_13386_p1),
    .dout(mul_res_619_fu_13386_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1045(
    .din0(mul_res_620_fu_13407_p0),
    .din1(mul_res_620_fu_13407_p1),
    .dout(mul_res_620_fu_13407_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1046(
    .din0(mul_res_621_fu_13428_p0),
    .din1(mul_res_621_fu_13428_p1),
    .dout(mul_res_621_fu_13428_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1047(
    .din0(mul_res_625_fu_13600_p0),
    .din1(mul_res_625_fu_13600_p1),
    .dout(mul_res_625_fu_13600_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1048(
    .din0(mul_res_628_fu_13627_p0),
    .din1(mul_res_628_fu_13627_p1),
    .dout(mul_res_628_fu_13627_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1049(
    .din0(mul_res_638_fu_13675_p0),
    .din1(mul_res_638_fu_13675_p1),
    .dout(mul_res_638_fu_13675_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1050(
    .din0(mul_res_643_fu_13708_p0),
    .din1(mul_res_643_fu_13708_p1),
    .dout(mul_res_643_fu_13708_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1051(
    .din0(mul_res_644_fu_13729_p0),
    .din1(mul_res_644_fu_13729_p1),
    .dout(mul_res_644_fu_13729_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1052(
    .din0(mul_res_645_fu_13750_p0),
    .din1(mul_res_645_fu_13750_p1),
    .dout(mul_res_645_fu_13750_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1053(
    .din0(mul_res_649_fu_13922_p0),
    .din1(mul_res_649_fu_13922_p1),
    .dout(mul_res_649_fu_13922_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1054(
    .din0(mul_res_652_fu_13949_p0),
    .din1(mul_res_652_fu_13949_p1),
    .dout(mul_res_652_fu_13949_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1055(
    .din0(mul_res_662_fu_13997_p0),
    .din1(mul_res_662_fu_13997_p1),
    .dout(mul_res_662_fu_13997_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1056(
    .din0(mul_res_667_fu_14030_p0),
    .din1(mul_res_667_fu_14030_p1),
    .dout(mul_res_667_fu_14030_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1057(
    .din0(mul_res_668_fu_14051_p0),
    .din1(mul_res_668_fu_14051_p1),
    .dout(mul_res_668_fu_14051_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1058(
    .din0(mul_res_669_fu_14072_p0),
    .din1(mul_res_669_fu_14072_p1),
    .dout(mul_res_669_fu_14072_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1059(
    .din0(mul_res_673_fu_14244_p0),
    .din1(mul_res_673_fu_14244_p1),
    .dout(mul_res_673_fu_14244_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1060(
    .din0(mul_res_676_fu_14271_p0),
    .din1(mul_res_676_fu_14271_p1),
    .dout(mul_res_676_fu_14271_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1061(
    .din0(mul_res_686_fu_14319_p0),
    .din1(mul_res_686_fu_14319_p1),
    .dout(mul_res_686_fu_14319_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1062(
    .din0(mul_res_691_fu_14352_p0),
    .din1(mul_res_691_fu_14352_p1),
    .dout(mul_res_691_fu_14352_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1063(
    .din0(mul_res_692_fu_14373_p0),
    .din1(mul_res_692_fu_14373_p1),
    .dout(mul_res_692_fu_14373_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1064(
    .din0(mul_res_693_fu_14394_p0),
    .din1(mul_res_693_fu_14394_p1),
    .dout(mul_res_693_fu_14394_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1065(
    .din0(mul_res_697_fu_14566_p0),
    .din1(mul_res_697_fu_14566_p1),
    .dout(mul_res_697_fu_14566_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1066(
    .din0(mul_res_700_fu_14593_p0),
    .din1(mul_res_700_fu_14593_p1),
    .dout(mul_res_700_fu_14593_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1067(
    .din0(mul_res_710_fu_14641_p0),
    .din1(mul_res_710_fu_14641_p1),
    .dout(mul_res_710_fu_14641_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1068(
    .din0(mul_res_715_fu_14674_p0),
    .din1(mul_res_715_fu_14674_p1),
    .dout(mul_res_715_fu_14674_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1069(
    .din0(mul_res_716_fu_14695_p0),
    .din1(mul_res_716_fu_14695_p1),
    .dout(mul_res_716_fu_14695_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1070(
    .din0(mul_res_717_fu_14716_p0),
    .din1(mul_res_717_fu_14716_p1),
    .dout(mul_res_717_fu_14716_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1071(
    .din0(mul_res_721_fu_14888_p0),
    .din1(mul_res_721_fu_14888_p1),
    .dout(mul_res_721_fu_14888_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1072(
    .din0(mul_res_724_fu_14915_p0),
    .din1(mul_res_724_fu_14915_p1),
    .dout(mul_res_724_fu_14915_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1073(
    .din0(mul_res_734_fu_14963_p0),
    .din1(mul_res_734_fu_14963_p1),
    .dout(mul_res_734_fu_14963_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1074(
    .din0(mul_res_739_fu_14996_p0),
    .din1(mul_res_739_fu_14996_p1),
    .dout(mul_res_739_fu_14996_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1075(
    .din0(mul_res_740_fu_15017_p0),
    .din1(mul_res_740_fu_15017_p1),
    .dout(mul_res_740_fu_15017_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1076(
    .din0(mul_res_741_fu_15038_p0),
    .din1(mul_res_741_fu_15038_p1),
    .dout(mul_res_741_fu_15038_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1077(
    .din0(mul_res_745_fu_15210_p0),
    .din1(mul_res_745_fu_15210_p1),
    .dout(mul_res_745_fu_15210_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1078(
    .din0(mul_res_748_fu_15237_p0),
    .din1(mul_res_748_fu_15237_p1),
    .dout(mul_res_748_fu_15237_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1079(
    .din0(mul_res_758_fu_15285_p0),
    .din1(mul_res_758_fu_15285_p1),
    .dout(mul_res_758_fu_15285_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1080(
    .din0(mul_res_763_fu_15318_p0),
    .din1(mul_res_763_fu_15318_p1),
    .dout(mul_res_763_fu_15318_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1081(
    .din0(mul_res_764_fu_15339_p0),
    .din1(mul_res_764_fu_15339_p1),
    .dout(mul_res_764_fu_15339_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1082(
    .din0(mul_res_765_fu_15360_p0),
    .din1(mul_res_765_fu_15360_p1),
    .dout(mul_res_765_fu_15360_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1083(
    .din0(mul_res_769_fu_15532_p0),
    .din1(mul_res_769_fu_15532_p1),
    .dout(mul_res_769_fu_15532_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1084(
    .din0(mul_res_772_fu_15559_p0),
    .din1(mul_res_772_fu_15559_p1),
    .dout(mul_res_772_fu_15559_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1085(
    .din0(mul_res_782_fu_15607_p0),
    .din1(mul_res_782_fu_15607_p1),
    .dout(mul_res_782_fu_15607_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1086(
    .din0(mul_res_787_fu_15640_p0),
    .din1(mul_res_787_fu_15640_p1),
    .dout(mul_res_787_fu_15640_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1087(
    .din0(mul_res_788_fu_15661_p0),
    .din1(mul_res_788_fu_15661_p1),
    .dout(mul_res_788_fu_15661_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1088(
    .din0(mul_res_789_fu_15682_p0),
    .din1(mul_res_789_fu_15682_p1),
    .dout(mul_res_789_fu_15682_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1089(
    .din0(mul_res_793_fu_15854_p0),
    .din1(mul_res_793_fu_15854_p1),
    .dout(mul_res_793_fu_15854_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1090(
    .din0(mul_res_796_fu_15881_p0),
    .din1(mul_res_796_fu_15881_p1),
    .dout(mul_res_796_fu_15881_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1091(
    .din0(mul_res_806_fu_15929_p0),
    .din1(mul_res_806_fu_15929_p1),
    .dout(mul_res_806_fu_15929_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1092(
    .din0(mul_res_811_fu_15962_p0),
    .din1(mul_res_811_fu_15962_p1),
    .dout(mul_res_811_fu_15962_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1093(
    .din0(mul_res_812_fu_15983_p0),
    .din1(mul_res_812_fu_15983_p1),
    .dout(mul_res_812_fu_15983_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1094(
    .din0(mul_res_813_fu_16004_p0),
    .din1(mul_res_813_fu_16004_p1),
    .dout(mul_res_813_fu_16004_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1095(
    .din0(mul_res_817_fu_16176_p0),
    .din1(mul_res_817_fu_16176_p1),
    .dout(mul_res_817_fu_16176_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1096(
    .din0(mul_res_820_fu_16203_p0),
    .din1(mul_res_820_fu_16203_p1),
    .dout(mul_res_820_fu_16203_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1097(
    .din0(mul_res_827_fu_16241_p0),
    .din1(mul_res_827_fu_16241_p1),
    .dout(mul_res_827_fu_16241_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1098(
    .din0(mul_res_830_fu_16267_p0),
    .din1(mul_res_830_fu_16267_p1),
    .dout(mul_res_830_fu_16267_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1099(
    .din0(mul_res_833_fu_16293_p0),
    .din1(mul_res_833_fu_16293_p1),
    .dout(mul_res_833_fu_16293_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1100(
    .din0(mul_res_835_fu_16316_p0),
    .din1(mul_res_835_fu_16316_p1),
    .dout(mul_res_835_fu_16316_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1101(
    .din0(mul_res_836_fu_16337_p0),
    .din1(mul_res_836_fu_16337_p1),
    .dout(mul_res_836_fu_16337_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1102(
    .din0(mul_res_837_fu_16358_p0),
    .din1(mul_res_837_fu_16358_p1),
    .dout(mul_res_837_fu_16358_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1103(
    .din0(mul_res_841_fu_16516_p0),
    .din1(mul_res_841_fu_16516_p1),
    .dout(mul_res_841_fu_16516_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1104(
    .din0(mul_res_844_fu_16543_p0),
    .din1(mul_res_844_fu_16543_p1),
    .dout(mul_res_844_fu_16543_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1105(
    .din0(mul_res_851_fu_16581_p0),
    .din1(mul_res_851_fu_16581_p1),
    .dout(mul_res_851_fu_16581_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1106(
    .din0(mul_res_854_fu_16607_p0),
    .din1(mul_res_854_fu_16607_p1),
    .dout(mul_res_854_fu_16607_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1107(
    .din0(mul_res_857_fu_16633_p0),
    .din1(mul_res_857_fu_16633_p1),
    .dout(mul_res_857_fu_16633_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1108(
    .din0(mul_res_859_fu_16656_p0),
    .din1(mul_res_859_fu_16656_p1),
    .dout(mul_res_859_fu_16656_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1109(
    .din0(mul_res_860_fu_16677_p0),
    .din1(mul_res_860_fu_16677_p1),
    .dout(mul_res_860_fu_16677_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1110(
    .din0(mul_res_861_fu_16698_p0),
    .din1(mul_res_861_fu_16698_p1),
    .dout(mul_res_861_fu_16698_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1111(
    .din0(mul_res_865_fu_16856_p0),
    .din1(mul_res_865_fu_16856_p1),
    .dout(mul_res_865_fu_16856_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1112(
    .din0(mul_res_868_fu_16883_p0),
    .din1(mul_res_868_fu_16883_p1),
    .dout(mul_res_868_fu_16883_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1113(
    .din0(mul_res_875_fu_16921_p0),
    .din1(mul_res_875_fu_16921_p1),
    .dout(mul_res_875_fu_16921_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1114(
    .din0(mul_res_878_fu_16947_p0),
    .din1(mul_res_878_fu_16947_p1),
    .dout(mul_res_878_fu_16947_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1115(
    .din0(mul_res_881_fu_16973_p0),
    .din1(mul_res_881_fu_16973_p1),
    .dout(mul_res_881_fu_16973_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1116(
    .din0(mul_res_883_fu_16996_p0),
    .din1(mul_res_883_fu_16996_p1),
    .dout(mul_res_883_fu_16996_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1117(
    .din0(mul_res_884_fu_17017_p0),
    .din1(mul_res_884_fu_17017_p1),
    .dout(mul_res_884_fu_17017_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1118(
    .din0(mul_res_885_fu_17038_p0),
    .din1(mul_res_885_fu_17038_p1),
    .dout(mul_res_885_fu_17038_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1119(
    .din0(mul_res_889_fu_17193_p0),
    .din1(mul_res_889_fu_17193_p1),
    .dout(mul_res_889_fu_17193_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1120(
    .din0(mul_res_892_fu_17217_p0),
    .din1(mul_res_892_fu_17217_p1),
    .dout(mul_res_892_fu_17217_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1121(
    .din0(mul_res_899_fu_17252_p0),
    .din1(mul_res_899_fu_17252_p1),
    .dout(mul_res_899_fu_17252_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1122(
    .din0(mul_res_902_fu_17275_p0),
    .din1(mul_res_902_fu_17275_p1),
    .dout(mul_res_902_fu_17275_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1123(
    .din0(mul_res_905_fu_17298_p0),
    .din1(mul_res_905_fu_17298_p1),
    .dout(mul_res_905_fu_17298_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1124(
    .din0(mul_res_907_fu_17318_p0),
    .din1(mul_res_907_fu_17318_p1),
    .dout(mul_res_907_fu_17318_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1125(
    .din0(mul_res_908_fu_17336_p0),
    .din1(mul_res_908_fu_17336_p1),
    .dout(mul_res_908_fu_17336_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1126(
    .din0(mul_res_909_fu_17354_p0),
    .din1(mul_res_909_fu_17354_p1),
    .dout(mul_res_909_fu_17354_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1127(
    .din0(mul_res_913_fu_17509_p0),
    .din1(mul_res_913_fu_17509_p1),
    .dout(mul_res_913_fu_17509_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1128(
    .din0(mul_res_916_fu_17533_p0),
    .din1(mul_res_916_fu_17533_p1),
    .dout(mul_res_916_fu_17533_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1129(
    .din0(mul_res_923_fu_17568_p0),
    .din1(mul_res_923_fu_17568_p1),
    .dout(mul_res_923_fu_17568_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1130(
    .din0(mul_res_926_fu_17591_p0),
    .din1(mul_res_926_fu_17591_p1),
    .dout(mul_res_926_fu_17591_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1131(
    .din0(mul_res_929_fu_17614_p0),
    .din1(mul_res_929_fu_17614_p1),
    .dout(mul_res_929_fu_17614_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1132(
    .din0(mul_res_931_fu_17634_p0),
    .din1(mul_res_931_fu_17634_p1),
    .dout(mul_res_931_fu_17634_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1133(
    .din0(mul_res_932_fu_17652_p0),
    .din1(mul_res_932_fu_17652_p1),
    .dout(mul_res_932_fu_17652_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1134(
    .din0(mul_res_933_fu_17670_p0),
    .din1(mul_res_933_fu_17670_p1),
    .dout(mul_res_933_fu_17670_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1135(
    .din0(mul_res_937_fu_17825_p0),
    .din1(mul_res_937_fu_17825_p1),
    .dout(mul_res_937_fu_17825_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1136(
    .din0(mul_res_940_fu_17849_p0),
    .din1(mul_res_940_fu_17849_p1),
    .dout(mul_res_940_fu_17849_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1137(
    .din0(mul_res_947_fu_17884_p0),
    .din1(mul_res_947_fu_17884_p1),
    .dout(mul_res_947_fu_17884_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1138(
    .din0(mul_res_950_fu_17907_p0),
    .din1(mul_res_950_fu_17907_p1),
    .dout(mul_res_950_fu_17907_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1139(
    .din0(mul_res_953_fu_17930_p0),
    .din1(mul_res_953_fu_17930_p1),
    .dout(mul_res_953_fu_17930_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1140(
    .din0(mul_res_955_fu_17950_p0),
    .din1(mul_res_955_fu_17950_p1),
    .dout(mul_res_955_fu_17950_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1141(
    .din0(mul_res_956_fu_17968_p0),
    .din1(mul_res_956_fu_17968_p1),
    .dout(mul_res_956_fu_17968_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1142(
    .din0(mul_res_957_fu_17986_p0),
    .din1(mul_res_957_fu_17986_p1),
    .dout(mul_res_957_fu_17986_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1143(
    .din0(mul_res_961_fu_18141_p0),
    .din1(mul_res_961_fu_18141_p1),
    .dout(mul_res_961_fu_18141_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1144(
    .din0(mul_res_964_fu_18165_p0),
    .din1(mul_res_964_fu_18165_p1),
    .dout(mul_res_964_fu_18165_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1145(
    .din0(mul_res_971_fu_18200_p0),
    .din1(mul_res_971_fu_18200_p1),
    .dout(mul_res_971_fu_18200_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1146(
    .din0(mul_res_974_fu_18223_p0),
    .din1(mul_res_974_fu_18223_p1),
    .dout(mul_res_974_fu_18223_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1147(
    .din0(mul_res_977_fu_18246_p0),
    .din1(mul_res_977_fu_18246_p1),
    .dout(mul_res_977_fu_18246_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1148(
    .din0(mul_res_979_fu_18266_p0),
    .din1(mul_res_979_fu_18266_p1),
    .dout(mul_res_979_fu_18266_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1149(
    .din0(mul_res_980_fu_18284_p0),
    .din1(mul_res_980_fu_18284_p1),
    .dout(mul_res_980_fu_18284_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1150(
    .din0(mul_res_981_fu_18302_p0),
    .din1(mul_res_981_fu_18302_p1),
    .dout(mul_res_981_fu_18302_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1151(
    .din0(mul_res_985_fu_18457_p0),
    .din1(mul_res_985_fu_18457_p1),
    .dout(mul_res_985_fu_18457_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1152(
    .din0(mul_res_988_fu_18481_p0),
    .din1(mul_res_988_fu_18481_p1),
    .dout(mul_res_988_fu_18481_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1153(
    .din0(mul_res_995_fu_18516_p0),
    .din1(mul_res_995_fu_18516_p1),
    .dout(mul_res_995_fu_18516_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1154(
    .din0(mul_res_998_fu_18539_p0),
    .din1(mul_res_998_fu_18539_p1),
    .dout(mul_res_998_fu_18539_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1155(
    .din0(mul_res_1001_fu_18562_p0),
    .din1(mul_res_1001_fu_18562_p1),
    .dout(mul_res_1001_fu_18562_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1156(
    .din0(mul_res_1003_fu_18582_p0),
    .din1(mul_res_1003_fu_18582_p1),
    .dout(mul_res_1003_fu_18582_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1157(
    .din0(mul_res_1004_fu_18600_p0),
    .din1(mul_res_1004_fu_18600_p1),
    .dout(mul_res_1004_fu_18600_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1158(
    .din0(mul_res_1005_fu_18618_p0),
    .din1(mul_res_1005_fu_18618_p1),
    .dout(mul_res_1005_fu_18618_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1159(
    .din0(mul_res_1009_fu_18773_p0),
    .din1(mul_res_1009_fu_18773_p1),
    .dout(mul_res_1009_fu_18773_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1160(
    .din0(mul_res_1012_fu_18797_p0),
    .din1(mul_res_1012_fu_18797_p1),
    .dout(mul_res_1012_fu_18797_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1161(
    .din0(mul_res_1019_fu_18832_p0),
    .din1(mul_res_1019_fu_18832_p1),
    .dout(mul_res_1019_fu_18832_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1162(
    .din0(mul_res_1022_fu_18855_p0),
    .din1(mul_res_1022_fu_18855_p1),
    .dout(mul_res_1022_fu_18855_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1163(
    .din0(mul_res_1025_fu_18878_p0),
    .din1(mul_res_1025_fu_18878_p1),
    .dout(mul_res_1025_fu_18878_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1164(
    .din0(mul_res_1027_fu_18898_p0),
    .din1(mul_res_1027_fu_18898_p1),
    .dout(mul_res_1027_fu_18898_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1165(
    .din0(mul_res_1028_fu_18916_p0),
    .din1(mul_res_1028_fu_18916_p1),
    .dout(mul_res_1028_fu_18916_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1166(
    .din0(mul_res_1029_fu_18934_p0),
    .din1(mul_res_1029_fu_18934_p1),
    .dout(mul_res_1029_fu_18934_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1167(
    .din0(mul_res_1033_fu_19089_p0),
    .din1(mul_res_1033_fu_19089_p1),
    .dout(mul_res_1033_fu_19089_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1168(
    .din0(mul_res_1036_fu_19113_p0),
    .din1(mul_res_1036_fu_19113_p1),
    .dout(mul_res_1036_fu_19113_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1169(
    .din0(mul_res_1043_fu_19148_p0),
    .din1(mul_res_1043_fu_19148_p1),
    .dout(mul_res_1043_fu_19148_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1170(
    .din0(mul_res_1046_fu_19171_p0),
    .din1(mul_res_1046_fu_19171_p1),
    .dout(mul_res_1046_fu_19171_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1171(
    .din0(mul_res_1049_fu_19194_p0),
    .din1(mul_res_1049_fu_19194_p1),
    .dout(mul_res_1049_fu_19194_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1172(
    .din0(mul_res_1051_fu_19214_p0),
    .din1(mul_res_1051_fu_19214_p1),
    .dout(mul_res_1051_fu_19214_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1173(
    .din0(mul_res_1052_fu_19232_p0),
    .din1(mul_res_1052_fu_19232_p1),
    .dout(mul_res_1052_fu_19232_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1174(
    .din0(mul_res_1053_fu_19250_p0),
    .din1(mul_res_1053_fu_19250_p1),
    .dout(mul_res_1053_fu_19250_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1175(
    .din0(mul_res_1057_fu_19405_p0),
    .din1(mul_res_1057_fu_19405_p1),
    .dout(mul_res_1057_fu_19405_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1176(
    .din0(mul_res_1060_fu_19429_p0),
    .din1(mul_res_1060_fu_19429_p1),
    .dout(mul_res_1060_fu_19429_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1177(
    .din0(mul_res_1067_fu_19464_p0),
    .din1(mul_res_1067_fu_19464_p1),
    .dout(mul_res_1067_fu_19464_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1178(
    .din0(mul_res_1070_fu_19487_p0),
    .din1(mul_res_1070_fu_19487_p1),
    .dout(mul_res_1070_fu_19487_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1179(
    .din0(mul_res_1073_fu_19510_p0),
    .din1(mul_res_1073_fu_19510_p1),
    .dout(mul_res_1073_fu_19510_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1180(
    .din0(mul_res_1075_fu_19530_p0),
    .din1(mul_res_1075_fu_19530_p1),
    .dout(mul_res_1075_fu_19530_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1181(
    .din0(mul_res_1076_fu_19548_p0),
    .din1(mul_res_1076_fu_19548_p1),
    .dout(mul_res_1076_fu_19548_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1182(
    .din0(mul_res_1077_fu_19566_p0),
    .din1(mul_res_1077_fu_19566_p1),
    .dout(mul_res_1077_fu_19566_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1183(
    .din0(mul_res_1081_fu_19721_p0),
    .din1(mul_res_1081_fu_19721_p1),
    .dout(mul_res_1081_fu_19721_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1184(
    .din0(mul_res_1084_fu_19745_p0),
    .din1(mul_res_1084_fu_19745_p1),
    .dout(mul_res_1084_fu_19745_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1185(
    .din0(mul_res_1091_fu_19780_p0),
    .din1(mul_res_1091_fu_19780_p1),
    .dout(mul_res_1091_fu_19780_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1186(
    .din0(mul_res_1094_fu_19803_p0),
    .din1(mul_res_1094_fu_19803_p1),
    .dout(mul_res_1094_fu_19803_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1187(
    .din0(mul_res_1097_fu_19826_p0),
    .din1(mul_res_1097_fu_19826_p1),
    .dout(mul_res_1097_fu_19826_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1188(
    .din0(mul_res_1099_fu_19846_p0),
    .din1(mul_res_1099_fu_19846_p1),
    .dout(mul_res_1099_fu_19846_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1189(
    .din0(mul_res_1100_fu_19864_p0),
    .din1(mul_res_1100_fu_19864_p1),
    .dout(mul_res_1100_fu_19864_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1190(
    .din0(mul_res_1101_fu_19882_p0),
    .din1(mul_res_1101_fu_19882_p1),
    .dout(mul_res_1101_fu_19882_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1191(
    .din0(mul_res_1105_fu_20037_p0),
    .din1(mul_res_1105_fu_20037_p1),
    .dout(mul_res_1105_fu_20037_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1192(
    .din0(mul_res_1108_fu_20061_p0),
    .din1(mul_res_1108_fu_20061_p1),
    .dout(mul_res_1108_fu_20061_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1193(
    .din0(mul_res_1115_fu_20097_p0),
    .din1(mul_res_1115_fu_20097_p1),
    .dout(mul_res_1115_fu_20097_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1194(
    .din0(mul_res_1118_fu_20121_p0),
    .din1(mul_res_1118_fu_20121_p1),
    .dout(mul_res_1118_fu_20121_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1195(
    .din0(mul_res_1121_fu_20145_p0),
    .din1(mul_res_1121_fu_20145_p1),
    .dout(mul_res_1121_fu_20145_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1196(
    .din0(mul_res_1123_fu_20166_p0),
    .din1(mul_res_1123_fu_20166_p1),
    .dout(mul_res_1123_fu_20166_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1197(
    .din0(mul_res_1124_fu_20184_p0),
    .din1(mul_res_1124_fu_20184_p1),
    .dout(mul_res_1124_fu_20184_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1198(
    .din0(mul_res_1125_fu_20202_p0),
    .din1(mul_res_1125_fu_20202_p1),
    .dout(mul_res_1125_fu_20202_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1199(
    .din0(mul_res_1129_fu_20357_p0),
    .din1(mul_res_1129_fu_20357_p1),
    .dout(mul_res_1129_fu_20357_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1200(
    .din0(mul_res_1132_fu_20381_p0),
    .din1(mul_res_1132_fu_20381_p1),
    .dout(mul_res_1132_fu_20381_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1201(
    .din0(mul_res_1139_fu_20417_p0),
    .din1(mul_res_1139_fu_20417_p1),
    .dout(mul_res_1139_fu_20417_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1202(
    .din0(mul_res_1142_fu_20441_p0),
    .din1(mul_res_1142_fu_20441_p1),
    .dout(mul_res_1142_fu_20441_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1203(
    .din0(mul_res_1145_fu_20465_p0),
    .din1(mul_res_1145_fu_20465_p1),
    .dout(mul_res_1145_fu_20465_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1204(
    .din0(mul_res_1147_fu_20486_p0),
    .din1(mul_res_1147_fu_20486_p1),
    .dout(mul_res_1147_fu_20486_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1205(
    .din0(mul_res_1148_fu_20504_p0),
    .din1(mul_res_1148_fu_20504_p1),
    .dout(mul_res_1148_fu_20504_p2)
);

MLP0_mul_3ns_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3ns_3s_6_1_1_U1206(
    .din0(mul_res_1149_fu_20522_p0),
    .din1(mul_res_1149_fu_20522_p1),
    .dout(mul_res_1149_fu_20522_p2)
);

MLP0_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(pf_all_done),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(pf_all_done),
    .ap_continue(ap_continue)
);

MLP0_frp_pipeline_valid #(
    .PipelineLatency( 7 ),
    .PipelineII( 1 ),
    .CeilLog2Stages( 3 ),
    .ExitLatency( 0 ))
frp_pipeline_valid_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .valid_in(ap_frp_vld_in),
    .exitcond(frp_pipeline_valid_U_exitcond),
    .valid_out(frp_pipeline_valid_U_valid_out),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

MLP0_frp_fifoout #(
    .BlockingType( 1 ),
    .PipeLatency( 7 ),
    .PipelineII( 1 ),
    .DataWidth( 312 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 3 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 2 ))
pf_mac_sm_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_mac_sm_U_frpsig_data_in),
    .data_out(pf_mac_sm_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(pf_mac_sm_U_data_in_vld),
    .data_out_vld(pf_mac_sm_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(ap_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_mac_sm_U_pf_ready),
    .pf_done(pf_mac_sm_U_pf_done),
    .data_out_read(mac_sm_full_n),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_frp_data_req_cache_window_sm <= 3'd0;
    end else begin
        if ((frp_pipeline_valid_U_valid_out[3'd0] == 1'b0)) begin
            ap_frp_data_req_cache_window_sm <= (ap_frp_data_req_cache_window_sm - ap_frp_data_next_issued_cache_window_sm);
        end else begin
            ap_frp_data_req_cache_window_sm <= ((ap_frp_data_req_cache_window_sm + ap_frp_data_req_cache_window_sm_op104) - ap_frp_data_next_issued_cache_window_sm);
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        pf_all_done <= 1'b0;
    end else begin
        pf_all_done <= pf_mac_sm_U_pf_done;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[3'd1] == 1'b1)) begin
        if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            cit_fu_2410 <= add_ln122_fu_2744_p2;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init_pp0_iter1_reg == 1'b1))) begin
            cit_fu_2410 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[3'd1] == 1'b1)) begin
        if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            cot_fu_2510 <= select_ln121_3_fu_2732_p3;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init_pp0_iter1_reg == 1'b1))) begin
            cot_fu_2510 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[3'd0] == 1'b1) & ((icmp_ln120_fu_2627_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        indvar_flatten59_fu_2518 <= add_ln120_fu_2621_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        indvar_flatten59_fu_2518 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[3'd0] == 1'b1) & ((icmp_ln120_fu_2627_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        indvar_flatten_fu_2514 <= select_ln121_4_fu_2645_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        indvar_flatten_fu_2514 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln153_105_reg_26388 <= add_ln153_105_fu_14469_p2;
        add_ln153_108_reg_26393 <= add_ln153_108_fu_14485_p2;
        add_ln153_110_reg_26398 <= add_ln153_110_fu_14501_p2;
        add_ln153_113_reg_26403 <= add_ln153_113_fu_14517_p2;
        add_ln153_116_reg_26408 <= add_ln153_116_fu_14543_p2;
        add_ln153_119_reg_27168 <= add_ln153_119_fu_21325_p2;
        add_ln153_120_reg_26413 <= add_ln153_120_fu_14729_p2;
        add_ln153_123_reg_26418 <= add_ln153_123_fu_14745_p2;
        add_ln153_129_reg_26423 <= add_ln153_129_fu_14791_p2;
        add_ln153_12_reg_26253 <= add_ln153_12_fu_13197_p2;
        add_ln153_132_reg_26428 <= add_ln153_132_fu_14807_p2;
        add_ln153_134_reg_26433 <= add_ln153_134_fu_14823_p2;
        add_ln153_137_reg_26438 <= add_ln153_137_fu_14839_p2;
        add_ln153_140_reg_26443 <= add_ln153_140_fu_14865_p2;
        add_ln153_143_reg_27173 <= add_ln153_143_fu_21400_p2;
        add_ln153_144_reg_26448 <= add_ln153_144_fu_15051_p2;
        add_ln153_147_reg_26453 <= add_ln153_147_fu_15067_p2;
        add_ln153_14_reg_26258 <= add_ln153_14_fu_13213_p2;
        add_ln153_153_reg_26458 <= add_ln153_153_fu_15113_p2;
        add_ln153_156_reg_26463 <= add_ln153_156_fu_15129_p2;
        add_ln153_158_reg_26468 <= add_ln153_158_fu_15145_p2;
        add_ln153_161_reg_26473 <= add_ln153_161_fu_15161_p2;
        add_ln153_164_reg_26478 <= add_ln153_164_fu_15187_p2;
        add_ln153_167_reg_27178 <= add_ln153_167_fu_21475_p2;
        add_ln153_168_reg_26483 <= add_ln153_168_fu_15373_p2;
        add_ln153_171_reg_26488 <= add_ln153_171_fu_15389_p2;
        add_ln153_177_reg_26493 <= add_ln153_177_fu_15435_p2;
        add_ln153_17_reg_26263 <= add_ln153_17_fu_13229_p2;
        add_ln153_180_reg_26498 <= add_ln153_180_fu_15451_p2;
        add_ln153_182_reg_26503 <= add_ln153_182_fu_15467_p2;
        add_ln153_185_reg_26508 <= add_ln153_185_fu_15483_p2;
        add_ln153_188_reg_26513 <= add_ln153_188_fu_15509_p2;
        add_ln153_191_reg_27183 <= add_ln153_191_fu_21550_p2;
        add_ln153_192_reg_26518 <= add_ln153_192_fu_15695_p2;
        add_ln153_195_reg_26523 <= add_ln153_195_fu_15711_p2;
        add_ln153_201_reg_26528 <= add_ln153_201_fu_15757_p2;
        add_ln153_204_reg_26533 <= add_ln153_204_fu_15773_p2;
        add_ln153_206_reg_26538 <= add_ln153_206_fu_15789_p2;
        add_ln153_209_reg_26543 <= add_ln153_209_fu_15805_p2;
        add_ln153_20_reg_26268 <= add_ln153_20_fu_13255_p2;
        add_ln153_212_reg_26548 <= add_ln153_212_fu_15831_p2;
        add_ln153_215_reg_27188 <= add_ln153_215_fu_21625_p2;
        add_ln153_216_reg_26553 <= add_ln153_216_fu_16017_p2;
        add_ln153_219_reg_26558 <= add_ln153_219_fu_16033_p2;
        add_ln153_225_reg_26563 <= add_ln153_225_fu_16079_p2;
        add_ln153_228_reg_26568 <= add_ln153_228_fu_16095_p2;
        add_ln153_230_reg_26573 <= add_ln153_230_fu_16111_p2;
        add_ln153_233_reg_26578 <= add_ln153_233_fu_16127_p2;
        add_ln153_236_reg_26583 <= add_ln153_236_fu_16153_p2;
        add_ln153_239_reg_27193 <= add_ln153_239_fu_21700_p2;
        add_ln153_23_reg_27148 <= add_ln153_23_fu_21025_p2;
        add_ln153_240_reg_26588 <= add_ln153_240_fu_16371_p2;
        add_ln153_243_reg_26593 <= add_ln153_243_fu_16387_p2;
        add_ln153_246_reg_26598 <= add_ln153_246_fu_16403_p2;
        add_ln153_248_reg_26603 <= add_ln153_248_fu_16419_p2;
        add_ln153_24_reg_26273 <= add_ln153_24_fu_13441_p2;
        add_ln153_252_reg_26608 <= add_ln153_252_fu_16435_p2;
        add_ln153_254_reg_26613 <= add_ln153_254_fu_16451_p2;
        add_ln153_257_reg_26618 <= add_ln153_257_fu_16467_p2;
        add_ln153_260_reg_26623 <= add_ln153_260_fu_16493_p2;
        add_ln153_263_reg_27198 <= add_ln153_263_fu_21788_p2;
        add_ln153_264_reg_26628 <= add_ln153_264_fu_16711_p2;
        add_ln153_267_reg_26633 <= add_ln153_267_fu_16727_p2;
        add_ln153_270_reg_26638 <= add_ln153_270_fu_16743_p2;
        add_ln153_272_reg_26643 <= add_ln153_272_fu_16759_p2;
        add_ln153_276_reg_26648 <= add_ln153_276_fu_16775_p2;
        add_ln153_278_reg_26653 <= add_ln153_278_fu_16791_p2;
        add_ln153_27_reg_26278 <= add_ln153_27_fu_13457_p2;
        add_ln153_281_reg_26658 <= add_ln153_281_fu_16807_p2;
        add_ln153_284_reg_26663 <= add_ln153_284_fu_16833_p2;
        add_ln153_287_reg_27203 <= add_ln153_287_fu_21876_p2;
        add_ln153_288_reg_26668 <= add_ln153_288_fu_17051_p2;
        add_ln153_291_reg_26673 <= add_ln153_291_fu_17067_p2;
        add_ln153_294_reg_26678 <= add_ln153_294_fu_17083_p2;
        add_ln153_296_reg_26683 <= add_ln153_296_fu_17099_p2;
        add_ln153_300_reg_26688 <= add_ln153_300_fu_17115_p2;
        add_ln153_302_reg_26693 <= add_ln153_302_fu_17131_p2;
        add_ln153_305_reg_26698 <= add_ln153_305_fu_17147_p2;
        add_ln153_308_reg_26703 <= add_ln153_308_fu_17173_p2;
        add_ln153_311_reg_27208 <= add_ln153_311_fu_21964_p2;
        add_ln153_312_reg_26708 <= add_ln153_312_fu_17367_p2;
        add_ln153_315_reg_26713 <= add_ln153_315_fu_17383_p2;
        add_ln153_318_reg_26718 <= add_ln153_318_fu_17399_p2;
        add_ln153_320_reg_26723 <= add_ln153_320_fu_17415_p2;
        add_ln153_324_reg_26728 <= add_ln153_324_fu_17431_p2;
        add_ln153_326_reg_26733 <= add_ln153_326_fu_17447_p2;
        add_ln153_329_reg_26738 <= add_ln153_329_fu_17463_p2;
        add_ln153_332_reg_26743 <= add_ln153_332_fu_17489_p2;
        add_ln153_335_reg_27213 <= add_ln153_335_fu_22052_p2;
        add_ln153_336_reg_26748 <= add_ln153_336_fu_17683_p2;
        add_ln153_339_reg_26753 <= add_ln153_339_fu_17699_p2;
        add_ln153_33_reg_26283 <= add_ln153_33_fu_13503_p2;
        add_ln153_342_reg_26758 <= add_ln153_342_fu_17715_p2;
        add_ln153_344_reg_26763 <= add_ln153_344_fu_17731_p2;
        add_ln153_348_reg_26768 <= add_ln153_348_fu_17747_p2;
        add_ln153_350_reg_26773 <= add_ln153_350_fu_17763_p2;
        add_ln153_353_reg_26778 <= add_ln153_353_fu_17779_p2;
        add_ln153_356_reg_26783 <= add_ln153_356_fu_17805_p2;
        add_ln153_359_reg_27218 <= add_ln153_359_fu_22140_p2;
        add_ln153_360_reg_26788 <= add_ln153_360_fu_17999_p2;
        add_ln153_363_reg_26793 <= add_ln153_363_fu_18015_p2;
        add_ln153_366_reg_26798 <= add_ln153_366_fu_18031_p2;
        add_ln153_368_reg_26803 <= add_ln153_368_fu_18047_p2;
        add_ln153_36_reg_26288 <= add_ln153_36_fu_13519_p2;
        add_ln153_372_reg_26808 <= add_ln153_372_fu_18063_p2;
        add_ln153_374_reg_26813 <= add_ln153_374_fu_18079_p2;
        add_ln153_377_reg_26818 <= add_ln153_377_fu_18095_p2;
        add_ln153_380_reg_26823 <= add_ln153_380_fu_18121_p2;
        add_ln153_383_reg_27223 <= add_ln153_383_fu_22228_p2;
        add_ln153_384_reg_26828 <= add_ln153_384_fu_18315_p2;
        add_ln153_387_reg_26833 <= add_ln153_387_fu_18331_p2;
        add_ln153_38_reg_26293 <= add_ln153_38_fu_13535_p2;
        add_ln153_390_reg_26838 <= add_ln153_390_fu_18347_p2;
        add_ln153_392_reg_26843 <= add_ln153_392_fu_18363_p2;
        add_ln153_396_reg_26848 <= add_ln153_396_fu_18379_p2;
        add_ln153_398_reg_26853 <= add_ln153_398_fu_18395_p2;
        add_ln153_3_reg_26243 <= add_ln153_3_fu_13135_p2;
        add_ln153_401_reg_26858 <= add_ln153_401_fu_18411_p2;
        add_ln153_404_reg_26863 <= add_ln153_404_fu_18437_p2;
        add_ln153_407_reg_27228 <= add_ln153_407_fu_22316_p2;
        add_ln153_408_reg_26868 <= add_ln153_408_fu_18631_p2;
        add_ln153_411_reg_26873 <= add_ln153_411_fu_18647_p2;
        add_ln153_414_reg_26878 <= add_ln153_414_fu_18663_p2;
        add_ln153_416_reg_26883 <= add_ln153_416_fu_18679_p2;
        add_ln153_41_reg_26298 <= add_ln153_41_fu_13551_p2;
        add_ln153_420_reg_26888 <= add_ln153_420_fu_18695_p2;
        add_ln153_422_reg_26893 <= add_ln153_422_fu_18711_p2;
        add_ln153_425_reg_26898 <= add_ln153_425_fu_18727_p2;
        add_ln153_428_reg_26903 <= add_ln153_428_fu_18753_p2;
        add_ln153_431_reg_27233 <= add_ln153_431_fu_22404_p2;
        add_ln153_432_reg_26908 <= add_ln153_432_fu_18947_p2;
        add_ln153_435_reg_26913 <= add_ln153_435_fu_18963_p2;
        add_ln153_438_reg_26918 <= add_ln153_438_fu_18979_p2;
        add_ln153_440_reg_26923 <= add_ln153_440_fu_18995_p2;
        add_ln153_444_reg_26928 <= add_ln153_444_fu_19011_p2;
        add_ln153_446_reg_26933 <= add_ln153_446_fu_19027_p2;
        add_ln153_449_reg_26938 <= add_ln153_449_fu_19043_p2;
        add_ln153_44_reg_26303 <= add_ln153_44_fu_13577_p2;
        add_ln153_452_reg_26943 <= add_ln153_452_fu_19069_p2;
        add_ln153_455_reg_27238 <= add_ln153_455_fu_22492_p2;
        add_ln153_456_reg_26948 <= add_ln153_456_fu_19263_p2;
        add_ln153_459_reg_26953 <= add_ln153_459_fu_19279_p2;
        add_ln153_462_reg_26958 <= add_ln153_462_fu_19295_p2;
        add_ln153_464_reg_26963 <= add_ln153_464_fu_19311_p2;
        add_ln153_468_reg_26968 <= add_ln153_468_fu_19327_p2;
        add_ln153_470_reg_26973 <= add_ln153_470_fu_19343_p2;
        add_ln153_473_reg_26978 <= add_ln153_473_fu_19359_p2;
        add_ln153_476_reg_26983 <= add_ln153_476_fu_19385_p2;
        add_ln153_479_reg_27243 <= add_ln153_479_fu_22580_p2;
        add_ln153_47_reg_27153 <= add_ln153_47_fu_21100_p2;
        add_ln153_480_reg_26988 <= add_ln153_480_fu_19579_p2;
        add_ln153_483_reg_26993 <= add_ln153_483_fu_19595_p2;
        add_ln153_486_reg_26998 <= add_ln153_486_fu_19611_p2;
        add_ln153_488_reg_27003 <= add_ln153_488_fu_19627_p2;
        add_ln153_48_reg_26308 <= add_ln153_48_fu_13763_p2;
        add_ln153_492_reg_27008 <= add_ln153_492_fu_19643_p2;
        add_ln153_494_reg_27013 <= add_ln153_494_fu_19659_p2;
        add_ln153_497_reg_27018 <= add_ln153_497_fu_19675_p2;
        add_ln153_500_reg_27023 <= add_ln153_500_fu_19701_p2;
        add_ln153_503_reg_27248 <= add_ln153_503_fu_22668_p2;
        add_ln153_504_reg_27028 <= add_ln153_504_fu_19895_p2;
        add_ln153_507_reg_27033 <= add_ln153_507_fu_19911_p2;
        add_ln153_510_reg_27038 <= add_ln153_510_fu_19927_p2;
        add_ln153_512_reg_27043 <= add_ln153_512_fu_19943_p2;
        add_ln153_516_reg_27048 <= add_ln153_516_fu_19959_p2;
        add_ln153_518_reg_27053 <= add_ln153_518_fu_19975_p2;
        add_ln153_51_reg_26313 <= add_ln153_51_fu_13779_p2;
        add_ln153_521_reg_27058 <= add_ln153_521_fu_19991_p2;
        add_ln153_524_reg_27063 <= add_ln153_524_fu_20017_p2;
        add_ln153_527_reg_27253 <= add_ln153_527_fu_22756_p2;
        add_ln153_528_reg_27068 <= add_ln153_528_fu_20215_p2;
        add_ln153_531_reg_27073 <= add_ln153_531_fu_20231_p2;
        add_ln153_534_reg_27078 <= add_ln153_534_fu_20247_p2;
        add_ln153_536_reg_27083 <= add_ln153_536_fu_20263_p2;
        add_ln153_540_reg_27088 <= add_ln153_540_fu_20279_p2;
        add_ln153_542_reg_27093 <= add_ln153_542_fu_20295_p2;
        add_ln153_545_reg_27098 <= add_ln153_545_fu_20311_p2;
        add_ln153_548_reg_27103 <= add_ln153_548_fu_20337_p2;
        add_ln153_551_reg_27258 <= add_ln153_551_fu_22844_p2;
        add_ln153_552_reg_27108 <= add_ln153_552_fu_20535_p2;
        add_ln153_555_reg_27113 <= add_ln153_555_fu_20551_p2;
        add_ln153_558_reg_27118 <= add_ln153_558_fu_20567_p2;
        add_ln153_560_reg_27123 <= add_ln153_560_fu_20583_p2;
        add_ln153_564_reg_27128 <= add_ln153_564_fu_20599_p2;
        add_ln153_566_reg_27133 <= add_ln153_566_fu_20615_p2;
        add_ln153_569_reg_27138 <= add_ln153_569_fu_20631_p2;
        add_ln153_572_reg_27143 <= add_ln153_572_fu_20657_p2;
        add_ln153_575_reg_27263 <= add_ln153_575_fu_22932_p2;
        add_ln153_57_reg_26318 <= add_ln153_57_fu_13825_p2;
        add_ln153_60_reg_26323 <= add_ln153_60_fu_13841_p2;
        add_ln153_62_reg_26328 <= add_ln153_62_fu_13857_p2;
        add_ln153_65_reg_26333 <= add_ln153_65_fu_13873_p2;
        add_ln153_68_reg_26338 <= add_ln153_68_fu_13899_p2;
        add_ln153_71_reg_27158 <= add_ln153_71_fu_21175_p2;
        add_ln153_72_reg_26343 <= add_ln153_72_fu_14085_p2;
        add_ln153_75_reg_26348 <= add_ln153_75_fu_14101_p2;
        add_ln153_81_reg_26353 <= add_ln153_81_fu_14147_p2;
        add_ln153_84_reg_26358 <= add_ln153_84_fu_14163_p2;
        add_ln153_86_reg_26363 <= add_ln153_86_fu_14179_p2;
        add_ln153_89_reg_26368 <= add_ln153_89_fu_14195_p2;
        add_ln153_92_reg_26373 <= add_ln153_92_fu_14221_p2;
        add_ln153_95_reg_27163 <= add_ln153_95_fu_21250_p2;
        add_ln153_96_reg_26378 <= add_ln153_96_fu_14407_p2;
        add_ln153_99_reg_26383 <= add_ln153_99_fu_14423_p2;
        add_ln153_9_reg_26248 <= add_ln153_9_fu_13181_p2;
        add_ln153_reg_26238 <= add_ln153_fu_13119_p2;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        icmp_ln126_reg_23524 <= icmp_ln126_fu_2795_p2;
        icmp_ln126_reg_23524_pp0_iter3_reg <= icmp_ln126_reg_23524;
        icmp_ln126_reg_23524_pp0_iter4_reg <= icmp_ln126_reg_23524_pp0_iter3_reg;
        icmp_ln161_reg_23552 <= icmp_ln161_fu_2804_p2;
        icmp_ln161_reg_23552_pp0_iter3_reg <= icmp_ln161_reg_23552;
        icmp_ln161_reg_23552_pp0_iter4_reg <= icmp_ln161_reg_23552_pp0_iter3_reg;
        icmp_ln161_reg_23552_pp0_iter5_reg <= icmp_ln161_reg_23552_pp0_iter4_reg;
        mul_res_1000_reg_25672 <= mul_res_1000_fu_11429_p2;
        mul_res_1002_reg_25677 <= mul_res_1002_fu_11443_p2;
        mul_res_1006_reg_25682 <= mul_res_1006_fu_11457_p2;
        mul_res_1007_reg_25687 <= mul_res_1007_fu_11471_p2;
        mul_res_1008_reg_25692 <= mul_res_1008_fu_11485_p2;
        mul_res_1010_reg_25697 <= mul_res_1010_fu_11499_p2;
        mul_res_1011_reg_25702 <= mul_res_1011_fu_11513_p2;
        mul_res_1013_reg_25707 <= mul_res_1013_fu_11527_p2;
        mul_res_1014_reg_25712 <= mul_res_1014_fu_11541_p2;
        mul_res_1015_reg_25717 <= mul_res_1015_fu_11555_p2;
        mul_res_1016_reg_25722 <= mul_res_1016_fu_11569_p2;
        mul_res_1017_reg_25727 <= mul_res_1017_fu_11583_p2;
        mul_res_1018_reg_25732 <= mul_res_1018_fu_11597_p2;
        mul_res_1020_reg_25737 <= mul_res_1020_fu_11611_p2;
        mul_res_1021_reg_25742 <= mul_res_1021_fu_11625_p2;
        mul_res_1023_reg_25747 <= mul_res_1023_fu_11639_p2;
        mul_res_1024_reg_25752 <= mul_res_1024_fu_11653_p2;
        mul_res_1026_reg_25757 <= mul_res_1026_fu_11667_p2;
        mul_res_1030_reg_25762 <= mul_res_1030_fu_11681_p2;
        mul_res_1031_reg_25767 <= mul_res_1031_fu_11695_p2;
        mul_res_1032_reg_25772 <= mul_res_1032_fu_11709_p2;
        mul_res_1034_reg_25777 <= mul_res_1034_fu_11723_p2;
        mul_res_1035_reg_25782 <= mul_res_1035_fu_11737_p2;
        mul_res_1037_reg_25787 <= mul_res_1037_fu_11751_p2;
        mul_res_1038_reg_25792 <= mul_res_1038_fu_11765_p2;
        mul_res_1039_reg_25797 <= mul_res_1039_fu_11779_p2;
        mul_res_1040_reg_25802 <= mul_res_1040_fu_11793_p2;
        mul_res_1041_reg_25807 <= mul_res_1041_fu_11807_p2;
        mul_res_1042_reg_25812 <= mul_res_1042_fu_11821_p2;
        mul_res_1044_reg_25817 <= mul_res_1044_fu_11835_p2;
        mul_res_1045_reg_25822 <= mul_res_1045_fu_11849_p2;
        mul_res_1047_reg_25827 <= mul_res_1047_fu_11863_p2;
        mul_res_1048_reg_25832 <= mul_res_1048_fu_11877_p2;
        mul_res_1050_reg_25837 <= mul_res_1050_fu_11891_p2;
        mul_res_1054_reg_25842 <= mul_res_1054_fu_11905_p2;
        mul_res_1055_reg_25847 <= mul_res_1055_fu_11919_p2;
        mul_res_1056_reg_25852 <= mul_res_1056_fu_11933_p2;
        mul_res_1058_reg_25857 <= mul_res_1058_fu_11947_p2;
        mul_res_1059_reg_25862 <= mul_res_1059_fu_11961_p2;
        mul_res_1061_reg_25867 <= mul_res_1061_fu_11975_p2;
        mul_res_1062_reg_25872 <= mul_res_1062_fu_11989_p2;
        mul_res_1063_reg_25877 <= mul_res_1063_fu_12003_p2;
        mul_res_1064_reg_25882 <= mul_res_1064_fu_12017_p2;
        mul_res_1065_reg_25887 <= mul_res_1065_fu_12031_p2;
        mul_res_1066_reg_25892 <= mul_res_1066_fu_12045_p2;
        mul_res_1068_reg_25897 <= mul_res_1068_fu_12059_p2;
        mul_res_1069_reg_25902 <= mul_res_1069_fu_12073_p2;
        mul_res_1071_reg_25907 <= mul_res_1071_fu_12087_p2;
        mul_res_1072_reg_25912 <= mul_res_1072_fu_12101_p2;
        mul_res_1074_reg_25917 <= mul_res_1074_fu_12115_p2;
        mul_res_1078_reg_25922 <= mul_res_1078_fu_12129_p2;
        mul_res_1079_reg_25927 <= mul_res_1079_fu_12143_p2;
        mul_res_1080_reg_25932 <= mul_res_1080_fu_12157_p2;
        mul_res_1082_reg_25937 <= mul_res_1082_fu_12171_p2;
        mul_res_1083_reg_25942 <= mul_res_1083_fu_12185_p2;
        mul_res_1085_reg_25947 <= mul_res_1085_fu_12199_p2;
        mul_res_1086_reg_25952 <= mul_res_1086_fu_12213_p2;
        mul_res_1087_reg_25957 <= mul_res_1087_fu_12227_p2;
        mul_res_1088_reg_25962 <= mul_res_1088_fu_12241_p2;
        mul_res_1089_reg_25967 <= mul_res_1089_fu_12255_p2;
        mul_res_1090_reg_25972 <= mul_res_1090_fu_12269_p2;
        mul_res_1092_reg_25977 <= mul_res_1092_fu_12283_p2;
        mul_res_1093_reg_25982 <= mul_res_1093_fu_12297_p2;
        mul_res_1095_reg_25987 <= mul_res_1095_fu_12311_p2;
        mul_res_1096_reg_25992 <= mul_res_1096_fu_12325_p2;
        mul_res_1098_reg_25997 <= mul_res_1098_fu_12339_p2;
        mul_res_1102_reg_26002 <= mul_res_1102_fu_12353_p2;
        mul_res_1103_reg_26007 <= mul_res_1103_fu_12367_p2;
        mul_res_1104_reg_26012 <= mul_res_1104_fu_12381_p2;
        mul_res_1106_reg_26017 <= mul_res_1106_fu_12395_p2;
        mul_res_1107_reg_26022 <= mul_res_1107_fu_12409_p2;
        mul_res_1109_reg_26027 <= mul_res_1109_fu_12423_p2;
        mul_res_1110_reg_26032 <= mul_res_1110_fu_12437_p2;
        mul_res_1111_reg_26037 <= mul_res_1111_fu_12451_p2;
        mul_res_1112_reg_26042 <= mul_res_1112_fu_12465_p2;
        mul_res_1113_reg_26047 <= mul_res_1113_fu_12479_p2;
        mul_res_1114_reg_26052 <= mul_res_1114_fu_12493_p2;
        mul_res_1116_reg_26057 <= mul_res_1116_fu_12507_p2;
        mul_res_1117_reg_26062 <= mul_res_1117_fu_12521_p2;
        mul_res_1119_reg_26067 <= mul_res_1119_fu_12535_p2;
        mul_res_1120_reg_26072 <= mul_res_1120_fu_12549_p2;
        mul_res_1122_reg_26077 <= mul_res_1122_fu_12563_p2;
        mul_res_1126_reg_26082 <= mul_res_1126_fu_12577_p2;
        mul_res_1127_reg_26087 <= mul_res_1127_fu_12591_p2;
        mul_res_1128_reg_26092 <= mul_res_1128_fu_12605_p2;
        mul_res_1130_reg_26097 <= mul_res_1130_fu_12619_p2;
        mul_res_1131_reg_26102 <= mul_res_1131_fu_12633_p2;
        mul_res_1133_reg_26107 <= mul_res_1133_fu_12647_p2;
        mul_res_1134_reg_26112 <= mul_res_1134_fu_12661_p2;
        mul_res_1135_reg_26117 <= mul_res_1135_fu_12675_p2;
        mul_res_1136_reg_26122 <= mul_res_1136_fu_12689_p2;
        mul_res_1137_reg_26127 <= mul_res_1137_fu_12703_p2;
        mul_res_1138_reg_26132 <= mul_res_1138_fu_12717_p2;
        mul_res_1140_reg_26137 <= mul_res_1140_fu_12731_p2;
        mul_res_1141_reg_26142 <= mul_res_1141_fu_12745_p2;
        mul_res_1143_reg_26147 <= mul_res_1143_fu_12759_p2;
        mul_res_1144_reg_26152 <= mul_res_1144_fu_12773_p2;
        mul_res_1146_reg_26157 <= mul_res_1146_fu_12787_p2;
        mul_res_1150_reg_26162 <= mul_res_1150_fu_12801_p2;
        mul_res_576_reg_23566 <= mul_res_576_fu_2885_p2;
        mul_res_578_reg_23581 <= mul_res_578_fu_2947_p2;
        mul_res_579_reg_23586 <= mul_res_579_fu_2989_p2;
        mul_res_581_reg_23601 <= mul_res_581_fu_3051_p2;
        mul_res_582_reg_23606 <= mul_res_582_fu_3093_p2;
        mul_res_583_reg_23611 <= mul_res_583_fu_3135_p2;
        mul_res_584_reg_23616 <= mul_res_584_fu_3177_p2;
        mul_res_585_reg_23621 <= mul_res_585_fu_3219_p2;
        mul_res_586_reg_23626 <= mul_res_586_fu_3261_p2;
        mul_res_587_reg_23645 <= mul_res_587_fu_3303_p2;
        mul_res_588_reg_23650 <= mul_res_588_fu_3345_p2;
        mul_res_589_reg_23655 <= mul_res_589_fu_3387_p2;
        mul_res_591_reg_23670 <= mul_res_591_fu_3449_p2;
        mul_res_592_reg_23675 <= mul_res_592_fu_3491_p2;
        mul_res_593_reg_23694 <= mul_res_593_fu_3533_p2;
        mul_res_594_reg_23699 <= mul_res_594_fu_3575_p2;
        mul_res_598_reg_23734 <= mul_res_598_fu_3677_p2;
        mul_res_599_reg_23739 <= mul_res_599_fu_3705_p2;
        mul_res_600_reg_23744 <= mul_res_600_fu_3733_p2;
        mul_res_602_reg_23754 <= mul_res_602_fu_3771_p2;
        mul_res_603_reg_23759 <= mul_res_603_fu_3799_p2;
        mul_res_605_reg_23769 <= mul_res_605_fu_3837_p2;
        mul_res_606_reg_23774 <= mul_res_606_fu_3865_p2;
        mul_res_607_reg_23779 <= mul_res_607_fu_3893_p2;
        mul_res_608_reg_23784 <= mul_res_608_fu_3921_p2;
        mul_res_609_reg_23789 <= mul_res_609_fu_3949_p2;
        mul_res_610_reg_23794 <= mul_res_610_fu_3977_p2;
        mul_res_611_reg_23805 <= mul_res_611_fu_4005_p2;
        mul_res_612_reg_23810 <= mul_res_612_fu_4033_p2;
        mul_res_613_reg_23815 <= mul_res_613_fu_4061_p2;
        mul_res_615_reg_23825 <= mul_res_615_fu_4099_p2;
        mul_res_616_reg_23830 <= mul_res_616_fu_4127_p2;
        mul_res_617_reg_23841 <= mul_res_617_fu_4155_p2;
        mul_res_618_reg_23846 <= mul_res_618_fu_4183_p2;
        mul_res_622_reg_23866 <= mul_res_622_fu_4241_p2;
        mul_res_623_reg_23871 <= mul_res_623_fu_4269_p2;
        mul_res_624_reg_23876 <= mul_res_624_fu_4297_p2;
        mul_res_626_reg_23886 <= mul_res_626_fu_4335_p2;
        mul_res_627_reg_23891 <= mul_res_627_fu_4363_p2;
        mul_res_629_reg_23901 <= mul_res_629_fu_4401_p2;
        mul_res_630_reg_23906 <= mul_res_630_fu_4429_p2;
        mul_res_631_reg_23911 <= mul_res_631_fu_4457_p2;
        mul_res_632_reg_23916 <= mul_res_632_fu_4485_p2;
        mul_res_633_reg_23921 <= mul_res_633_fu_4513_p2;
        mul_res_634_reg_23926 <= mul_res_634_fu_4541_p2;
        mul_res_635_reg_23937 <= mul_res_635_fu_4569_p2;
        mul_res_636_reg_23942 <= mul_res_636_fu_4597_p2;
        mul_res_637_reg_23947 <= mul_res_637_fu_4625_p2;
        mul_res_639_reg_23957 <= mul_res_639_fu_4663_p2;
        mul_res_640_reg_23962 <= mul_res_640_fu_4691_p2;
        mul_res_641_reg_23973 <= mul_res_641_fu_4719_p2;
        mul_res_642_reg_23978 <= mul_res_642_fu_4747_p2;
        mul_res_646_reg_23998 <= mul_res_646_fu_4805_p2;
        mul_res_647_reg_24003 <= mul_res_647_fu_4833_p2;
        mul_res_648_reg_24008 <= mul_res_648_fu_4861_p2;
        mul_res_650_reg_24018 <= mul_res_650_fu_4899_p2;
        mul_res_651_reg_24023 <= mul_res_651_fu_4927_p2;
        mul_res_653_reg_24033 <= mul_res_653_fu_4965_p2;
        mul_res_654_reg_24038 <= mul_res_654_fu_4993_p2;
        mul_res_655_reg_24043 <= mul_res_655_fu_5021_p2;
        mul_res_656_reg_24048 <= mul_res_656_fu_5049_p2;
        mul_res_657_reg_24053 <= mul_res_657_fu_5077_p2;
        mul_res_658_reg_24058 <= mul_res_658_fu_5105_p2;
        mul_res_659_reg_24069 <= mul_res_659_fu_5133_p2;
        mul_res_660_reg_24074 <= mul_res_660_fu_5161_p2;
        mul_res_661_reg_24079 <= mul_res_661_fu_5189_p2;
        mul_res_663_reg_24089 <= mul_res_663_fu_5227_p2;
        mul_res_664_reg_24094 <= mul_res_664_fu_5255_p2;
        mul_res_665_reg_24105 <= mul_res_665_fu_5283_p2;
        mul_res_666_reg_24110 <= mul_res_666_fu_5311_p2;
        mul_res_670_reg_24130 <= mul_res_670_fu_5369_p2;
        mul_res_671_reg_24135 <= mul_res_671_fu_5397_p2;
        mul_res_672_reg_24140 <= mul_res_672_fu_5425_p2;
        mul_res_674_reg_24150 <= mul_res_674_fu_5463_p2;
        mul_res_675_reg_24155 <= mul_res_675_fu_5491_p2;
        mul_res_677_reg_24165 <= mul_res_677_fu_5529_p2;
        mul_res_678_reg_24170 <= mul_res_678_fu_5557_p2;
        mul_res_679_reg_24175 <= mul_res_679_fu_5585_p2;
        mul_res_680_reg_24180 <= mul_res_680_fu_5613_p2;
        mul_res_681_reg_24185 <= mul_res_681_fu_5641_p2;
        mul_res_682_reg_24190 <= mul_res_682_fu_5669_p2;
        mul_res_683_reg_24201 <= mul_res_683_fu_5697_p2;
        mul_res_684_reg_24206 <= mul_res_684_fu_5725_p2;
        mul_res_685_reg_24211 <= mul_res_685_fu_5753_p2;
        mul_res_687_reg_24221 <= mul_res_687_fu_5791_p2;
        mul_res_688_reg_24226 <= mul_res_688_fu_5819_p2;
        mul_res_689_reg_24237 <= mul_res_689_fu_5847_p2;
        mul_res_690_reg_24242 <= mul_res_690_fu_5875_p2;
        mul_res_694_reg_24262 <= mul_res_694_fu_5933_p2;
        mul_res_695_reg_24267 <= mul_res_695_fu_5961_p2;
        mul_res_696_reg_24272 <= mul_res_696_fu_5989_p2;
        mul_res_698_reg_24282 <= mul_res_698_fu_6027_p2;
        mul_res_699_reg_24287 <= mul_res_699_fu_6055_p2;
        mul_res_701_reg_24297 <= mul_res_701_fu_6093_p2;
        mul_res_702_reg_24302 <= mul_res_702_fu_6121_p2;
        mul_res_703_reg_24307 <= mul_res_703_fu_6149_p2;
        mul_res_704_reg_24312 <= mul_res_704_fu_6177_p2;
        mul_res_705_reg_24317 <= mul_res_705_fu_6205_p2;
        mul_res_706_reg_24322 <= mul_res_706_fu_6233_p2;
        mul_res_707_reg_24333 <= mul_res_707_fu_6261_p2;
        mul_res_708_reg_24338 <= mul_res_708_fu_6289_p2;
        mul_res_709_reg_24343 <= mul_res_709_fu_6317_p2;
        mul_res_711_reg_24353 <= mul_res_711_fu_6355_p2;
        mul_res_712_reg_24358 <= mul_res_712_fu_6383_p2;
        mul_res_713_reg_24369 <= mul_res_713_fu_6411_p2;
        mul_res_714_reg_24374 <= mul_res_714_fu_6439_p2;
        mul_res_718_reg_24394 <= mul_res_718_fu_6497_p2;
        mul_res_719_reg_24399 <= mul_res_719_fu_6525_p2;
        mul_res_720_reg_24404 <= mul_res_720_fu_6553_p2;
        mul_res_722_reg_24414 <= mul_res_722_fu_6591_p2;
        mul_res_723_reg_24419 <= mul_res_723_fu_6619_p2;
        mul_res_725_reg_24429 <= mul_res_725_fu_6657_p2;
        mul_res_726_reg_24434 <= mul_res_726_fu_6685_p2;
        mul_res_727_reg_24439 <= mul_res_727_fu_6713_p2;
        mul_res_728_reg_24444 <= mul_res_728_fu_6741_p2;
        mul_res_729_reg_24449 <= mul_res_729_fu_6769_p2;
        mul_res_730_reg_24454 <= mul_res_730_fu_6797_p2;
        mul_res_731_reg_24465 <= mul_res_731_fu_6825_p2;
        mul_res_732_reg_24470 <= mul_res_732_fu_6853_p2;
        mul_res_733_reg_24475 <= mul_res_733_fu_6881_p2;
        mul_res_735_reg_24485 <= mul_res_735_fu_6919_p2;
        mul_res_736_reg_24490 <= mul_res_736_fu_6947_p2;
        mul_res_737_reg_24501 <= mul_res_737_fu_6975_p2;
        mul_res_738_reg_24506 <= mul_res_738_fu_7003_p2;
        mul_res_742_reg_24526 <= mul_res_742_fu_7061_p2;
        mul_res_743_reg_24531 <= mul_res_743_fu_7089_p2;
        mul_res_744_reg_24536 <= mul_res_744_fu_7117_p2;
        mul_res_746_reg_24546 <= mul_res_746_fu_7155_p2;
        mul_res_747_reg_24551 <= mul_res_747_fu_7183_p2;
        mul_res_749_reg_24561 <= mul_res_749_fu_7221_p2;
        mul_res_750_reg_24566 <= mul_res_750_fu_7249_p2;
        mul_res_751_reg_24571 <= mul_res_751_fu_7277_p2;
        mul_res_752_reg_24576 <= mul_res_752_fu_7305_p2;
        mul_res_753_reg_24581 <= mul_res_753_fu_7333_p2;
        mul_res_754_reg_24586 <= mul_res_754_fu_7361_p2;
        mul_res_755_reg_24597 <= mul_res_755_fu_7389_p2;
        mul_res_756_reg_24602 <= mul_res_756_fu_7417_p2;
        mul_res_757_reg_24607 <= mul_res_757_fu_7445_p2;
        mul_res_759_reg_24617 <= mul_res_759_fu_7483_p2;
        mul_res_760_reg_24622 <= mul_res_760_fu_7511_p2;
        mul_res_761_reg_24633 <= mul_res_761_fu_7539_p2;
        mul_res_762_reg_24638 <= mul_res_762_fu_7567_p2;
        mul_res_766_reg_24658 <= mul_res_766_fu_7625_p2;
        mul_res_767_reg_24663 <= mul_res_767_fu_7653_p2;
        mul_res_768_reg_24668 <= mul_res_768_fu_7681_p2;
        mul_res_770_reg_24678 <= mul_res_770_fu_7719_p2;
        mul_res_771_reg_24683 <= mul_res_771_fu_7747_p2;
        mul_res_773_reg_24693 <= mul_res_773_fu_7785_p2;
        mul_res_774_reg_24698 <= mul_res_774_fu_7813_p2;
        mul_res_775_reg_24703 <= mul_res_775_fu_7841_p2;
        mul_res_776_reg_24708 <= mul_res_776_fu_7869_p2;
        mul_res_777_reg_24713 <= mul_res_777_fu_7897_p2;
        mul_res_778_reg_24718 <= mul_res_778_fu_7925_p2;
        mul_res_779_reg_24729 <= mul_res_779_fu_7953_p2;
        mul_res_780_reg_24734 <= mul_res_780_fu_7981_p2;
        mul_res_781_reg_24739 <= mul_res_781_fu_8009_p2;
        mul_res_783_reg_24749 <= mul_res_783_fu_8047_p2;
        mul_res_784_reg_24754 <= mul_res_784_fu_8075_p2;
        mul_res_785_reg_24765 <= mul_res_785_fu_8103_p2;
        mul_res_786_reg_24770 <= mul_res_786_fu_8131_p2;
        mul_res_790_reg_24790 <= mul_res_790_fu_8189_p2;
        mul_res_791_reg_24795 <= mul_res_791_fu_8217_p2;
        mul_res_792_reg_24800 <= mul_res_792_fu_8245_p2;
        mul_res_794_reg_24810 <= mul_res_794_fu_8283_p2;
        mul_res_795_reg_24815 <= mul_res_795_fu_8311_p2;
        mul_res_797_reg_24825 <= mul_res_797_fu_8349_p2;
        mul_res_798_reg_24830 <= mul_res_798_fu_8377_p2;
        mul_res_799_reg_24835 <= mul_res_799_fu_8405_p2;
        mul_res_800_reg_24840 <= mul_res_800_fu_8433_p2;
        mul_res_801_reg_24845 <= mul_res_801_fu_8461_p2;
        mul_res_802_reg_24850 <= mul_res_802_fu_8489_p2;
        mul_res_803_reg_24861 <= mul_res_803_fu_8517_p2;
        mul_res_804_reg_24866 <= mul_res_804_fu_8545_p2;
        mul_res_805_reg_24871 <= mul_res_805_fu_8573_p2;
        mul_res_807_reg_24881 <= mul_res_807_fu_8611_p2;
        mul_res_808_reg_24886 <= mul_res_808_fu_8639_p2;
        mul_res_809_reg_24897 <= mul_res_809_fu_8667_p2;
        mul_res_810_reg_24902 <= mul_res_810_fu_8695_p2;
        mul_res_814_reg_24922 <= mul_res_814_fu_8753_p2;
        mul_res_815_reg_24927 <= mul_res_815_fu_8781_p2;
        mul_res_816_reg_24932 <= mul_res_816_fu_8809_p2;
        mul_res_818_reg_24942 <= mul_res_818_fu_8847_p2;
        mul_res_819_reg_24947 <= mul_res_819_fu_8875_p2;
        mul_res_821_reg_24957 <= mul_res_821_fu_8913_p2;
        mul_res_822_reg_24962 <= mul_res_822_fu_8941_p2;
        mul_res_823_reg_24967 <= mul_res_823_fu_8969_p2;
        mul_res_824_reg_24972 <= mul_res_824_fu_8997_p2;
        mul_res_825_reg_24977 <= mul_res_825_fu_9025_p2;
        mul_res_826_reg_24982 <= mul_res_826_fu_9053_p2;
        mul_res_828_reg_24992 <= mul_res_828_fu_9091_p2;
        mul_res_829_reg_24997 <= mul_res_829_fu_9119_p2;
        mul_res_831_reg_25007 <= mul_res_831_fu_9157_p2;
        mul_res_832_reg_25012 <= mul_res_832_fu_9185_p2;
        mul_res_834_reg_25022 <= mul_res_834_fu_9223_p2;
        mul_res_838_reg_25042 <= mul_res_838_fu_9281_p2;
        mul_res_839_reg_25047 <= mul_res_839_fu_9309_p2;
        mul_res_840_reg_25052 <= mul_res_840_fu_9337_p2;
        mul_res_842_reg_25062 <= mul_res_842_fu_9375_p2;
        mul_res_843_reg_25067 <= mul_res_843_fu_9403_p2;
        mul_res_845_reg_25077 <= mul_res_845_fu_9441_p2;
        mul_res_846_reg_25082 <= mul_res_846_fu_9469_p2;
        mul_res_847_reg_25087 <= mul_res_847_fu_9497_p2;
        mul_res_848_reg_25092 <= mul_res_848_fu_9525_p2;
        mul_res_849_reg_25097 <= mul_res_849_fu_9553_p2;
        mul_res_850_reg_25102 <= mul_res_850_fu_9581_p2;
        mul_res_852_reg_25112 <= mul_res_852_fu_9619_p2;
        mul_res_853_reg_25117 <= mul_res_853_fu_9647_p2;
        mul_res_855_reg_25127 <= mul_res_855_fu_9685_p2;
        mul_res_856_reg_25132 <= mul_res_856_fu_9713_p2;
        mul_res_858_reg_25142 <= mul_res_858_fu_9751_p2;
        mul_res_862_reg_25162 <= mul_res_862_fu_9809_p2;
        mul_res_863_reg_25167 <= mul_res_863_fu_9837_p2;
        mul_res_864_reg_25172 <= mul_res_864_fu_9865_p2;
        mul_res_866_reg_25182 <= mul_res_866_fu_9903_p2;
        mul_res_867_reg_25187 <= mul_res_867_fu_9931_p2;
        mul_res_869_reg_25197 <= mul_res_869_fu_9969_p2;
        mul_res_870_reg_25202 <= mul_res_870_fu_9997_p2;
        mul_res_871_reg_25207 <= mul_res_871_fu_10025_p2;
        mul_res_872_reg_25212 <= mul_res_872_fu_10053_p2;
        mul_res_873_reg_25217 <= mul_res_873_fu_10081_p2;
        mul_res_874_reg_25222 <= mul_res_874_fu_10109_p2;
        mul_res_876_reg_25232 <= mul_res_876_fu_10147_p2;
        mul_res_877_reg_25237 <= mul_res_877_fu_10175_p2;
        mul_res_879_reg_25247 <= mul_res_879_fu_10213_p2;
        mul_res_880_reg_25252 <= mul_res_880_fu_10241_p2;
        mul_res_882_reg_25262 <= mul_res_882_fu_10279_p2;
        mul_res_886_reg_25282 <= mul_res_886_fu_10337_p2;
        mul_res_887_reg_25287 <= mul_res_887_fu_10351_p2;
        mul_res_888_reg_25292 <= mul_res_888_fu_10365_p2;
        mul_res_890_reg_25297 <= mul_res_890_fu_10379_p2;
        mul_res_891_reg_25302 <= mul_res_891_fu_10393_p2;
        mul_res_893_reg_25307 <= mul_res_893_fu_10407_p2;
        mul_res_894_reg_25312 <= mul_res_894_fu_10421_p2;
        mul_res_895_reg_25317 <= mul_res_895_fu_10435_p2;
        mul_res_896_reg_25322 <= mul_res_896_fu_10449_p2;
        mul_res_897_reg_25327 <= mul_res_897_fu_10463_p2;
        mul_res_898_reg_25332 <= mul_res_898_fu_10477_p2;
        mul_res_900_reg_25337 <= mul_res_900_fu_10491_p2;
        mul_res_901_reg_25342 <= mul_res_901_fu_10505_p2;
        mul_res_903_reg_25347 <= mul_res_903_fu_10519_p2;
        mul_res_904_reg_25352 <= mul_res_904_fu_10533_p2;
        mul_res_906_reg_25357 <= mul_res_906_fu_10547_p2;
        mul_res_910_reg_25362 <= mul_res_910_fu_10561_p2;
        mul_res_911_reg_25367 <= mul_res_911_fu_10575_p2;
        mul_res_912_reg_25372 <= mul_res_912_fu_10589_p2;
        mul_res_914_reg_25377 <= mul_res_914_fu_10603_p2;
        mul_res_915_reg_25382 <= mul_res_915_fu_10617_p2;
        mul_res_917_reg_25387 <= mul_res_917_fu_10631_p2;
        mul_res_918_reg_25392 <= mul_res_918_fu_10645_p2;
        mul_res_919_reg_25397 <= mul_res_919_fu_10659_p2;
        mul_res_920_reg_25402 <= mul_res_920_fu_10673_p2;
        mul_res_921_reg_25407 <= mul_res_921_fu_10687_p2;
        mul_res_922_reg_25412 <= mul_res_922_fu_10701_p2;
        mul_res_924_reg_25417 <= mul_res_924_fu_10715_p2;
        mul_res_925_reg_25422 <= mul_res_925_fu_10729_p2;
        mul_res_927_reg_25427 <= mul_res_927_fu_10743_p2;
        mul_res_928_reg_25432 <= mul_res_928_fu_10757_p2;
        mul_res_930_reg_25437 <= mul_res_930_fu_10771_p2;
        mul_res_934_reg_25442 <= mul_res_934_fu_10785_p2;
        mul_res_935_reg_25447 <= mul_res_935_fu_10799_p2;
        mul_res_936_reg_25452 <= mul_res_936_fu_10813_p2;
        mul_res_938_reg_25457 <= mul_res_938_fu_10827_p2;
        mul_res_939_reg_25462 <= mul_res_939_fu_10841_p2;
        mul_res_941_reg_25467 <= mul_res_941_fu_10855_p2;
        mul_res_942_reg_25472 <= mul_res_942_fu_10869_p2;
        mul_res_943_reg_25477 <= mul_res_943_fu_10883_p2;
        mul_res_944_reg_25482 <= mul_res_944_fu_10897_p2;
        mul_res_945_reg_25487 <= mul_res_945_fu_10911_p2;
        mul_res_946_reg_25492 <= mul_res_946_fu_10925_p2;
        mul_res_948_reg_25497 <= mul_res_948_fu_10939_p2;
        mul_res_949_reg_25502 <= mul_res_949_fu_10953_p2;
        mul_res_951_reg_25507 <= mul_res_951_fu_10967_p2;
        mul_res_952_reg_25512 <= mul_res_952_fu_10981_p2;
        mul_res_954_reg_25517 <= mul_res_954_fu_10995_p2;
        mul_res_958_reg_25522 <= mul_res_958_fu_11009_p2;
        mul_res_959_reg_25527 <= mul_res_959_fu_11023_p2;
        mul_res_960_reg_25532 <= mul_res_960_fu_11037_p2;
        mul_res_962_reg_25537 <= mul_res_962_fu_11051_p2;
        mul_res_963_reg_25542 <= mul_res_963_fu_11065_p2;
        mul_res_965_reg_25547 <= mul_res_965_fu_11079_p2;
        mul_res_966_reg_25552 <= mul_res_966_fu_11093_p2;
        mul_res_967_reg_25557 <= mul_res_967_fu_11107_p2;
        mul_res_968_reg_25562 <= mul_res_968_fu_11121_p2;
        mul_res_969_reg_25567 <= mul_res_969_fu_11135_p2;
        mul_res_970_reg_25572 <= mul_res_970_fu_11149_p2;
        mul_res_972_reg_25577 <= mul_res_972_fu_11163_p2;
        mul_res_973_reg_25582 <= mul_res_973_fu_11177_p2;
        mul_res_975_reg_25587 <= mul_res_975_fu_11191_p2;
        mul_res_976_reg_25592 <= mul_res_976_fu_11205_p2;
        mul_res_978_reg_25597 <= mul_res_978_fu_11219_p2;
        mul_res_982_reg_25602 <= mul_res_982_fu_11233_p2;
        mul_res_983_reg_25607 <= mul_res_983_fu_11247_p2;
        mul_res_984_reg_25612 <= mul_res_984_fu_11261_p2;
        mul_res_986_reg_25617 <= mul_res_986_fu_11275_p2;
        mul_res_987_reg_25622 <= mul_res_987_fu_11289_p2;
        mul_res_989_reg_25627 <= mul_res_989_fu_11303_p2;
        mul_res_990_reg_25632 <= mul_res_990_fu_11317_p2;
        mul_res_991_reg_25637 <= mul_res_991_fu_11331_p2;
        mul_res_992_reg_25642 <= mul_res_992_fu_11345_p2;
        mul_res_993_reg_25647 <= mul_res_993_fu_11359_p2;
        mul_res_994_reg_25652 <= mul_res_994_fu_11373_p2;
        mul_res_996_reg_25657 <= mul_res_996_fu_11387_p2;
        mul_res_997_reg_25662 <= mul_res_997_fu_11401_p2;
        mul_res_999_reg_25667 <= mul_res_999_fu_11415_p2;
        mul_res_reg_23561 <= mul_res_fu_2857_p2;
        select_ln121_3_reg_23509_pp0_iter2_reg <= select_ln121_3_reg_23509;
        sext_ln151_108_reg_24195 <= sext_ln151_108_fu_5685_p1;
        sext_ln151_114_reg_24231 <= sext_ln151_114_fu_5835_p1;
        sext_ln151_12_reg_23639 <= sext_ln151_12_fu_3291_p1;
        sext_ln151_132_reg_24327 <= sext_ln151_132_fu_6249_p1;
        sext_ln151_138_reg_24363 <= sext_ln151_138_fu_6399_p1;
        sext_ln151_156_reg_24459 <= sext_ln151_156_fu_6813_p1;
        sext_ln151_162_reg_24495 <= sext_ln151_162_fu_6963_p1;
        sext_ln151_180_reg_24591 <= sext_ln151_180_fu_7377_p1;
        sext_ln151_186_reg_24627 <= sext_ln151_186_fu_7527_p1;
        sext_ln151_18_reg_23688 <= sext_ln151_18_fu_3521_p1;
        sext_ln151_204_reg_24723 <= sext_ln151_204_fu_7941_p1;
        sext_ln151_210_reg_24759 <= sext_ln151_210_fu_8091_p1;
        sext_ln151_228_reg_24855 <= sext_ln151_228_fu_8505_p1;
        sext_ln151_234_reg_24891 <= sext_ln151_234_fu_8655_p1;
        sext_ln151_36_reg_23799 <= sext_ln151_36_fu_3993_p1;
        sext_ln151_42_reg_23835 <= sext_ln151_42_fu_4143_p1;
        sext_ln151_60_reg_23931 <= sext_ln151_60_fu_4557_p1;
        sext_ln151_66_reg_23967 <= sext_ln151_66_fu_4707_p1;
        sext_ln151_84_reg_24063 <= sext_ln151_84_fu_5121_p1;
        sext_ln151_90_reg_24099 <= sext_ln151_90_fu_5271_p1;
        tmp_1_reg_26173 <= {{mlp_inst_m2_bias_arr_113_q0[25:13]}};
        tmp_299_reg_26233 <= {{mlp_inst_m2_bias_arr_113_q0[154:143]}};
        tmp_2_reg_26179 <= {{mlp_inst_m2_bias_arr_113_q0[38:26]}};
        tmp_300_reg_23576 <= {{cache_window_sm_dout[8:6]}};
        tmp_303_reg_23596 <= {{cache_window_sm_dout[17:15]}};
        tmp_313_reg_23665 <= {{cache_window_sm_dout[47:45]}};
        tmp_318_reg_23709 <= {{cache_window_sm_dout[62:60]}};
        tmp_319_reg_23719 <= {{cache_window_sm_dout[65:63]}};
        tmp_320_reg_23729 <= {{cache_window_sm_dout[68:66]}};
        tmp_324_reg_25177 <= {{cache_window_sm_dout[80:78]}};
        tmp_327_reg_25192 <= {{cache_window_sm_dout[89:87]}};
        tmp_334_reg_25227 <= {{cache_window_sm_dout[110:108]}};
        tmp_337_reg_25242 <= {{cache_window_sm_dout[119:117]}};
        tmp_340_reg_25257 <= {{cache_window_sm_dout[128:126]}};
        tmp_342_reg_25267 <= {{cache_window_sm_dout[134:132]}};
        tmp_343_reg_25272 <= {{cache_window_sm_dout[137:135]}};
        tmp_344_reg_25277 <= {{cache_window_sm_dout[140:138]}};
        tmp_347_reg_23571 <= {{mlp_inst_m2_weight_arr_112_q0[8:6]}};
        tmp_350_reg_23591 <= {{mlp_inst_m2_weight_arr_112_q0[17:15]}};
        tmp_360_reg_23660 <= {{mlp_inst_m2_weight_arr_112_q0[47:45]}};
        tmp_365_reg_23704 <= {{mlp_inst_m2_weight_arr_112_q0[62:60]}};
        tmp_366_reg_23714 <= {{mlp_inst_m2_weight_arr_112_q0[65:63]}};
        tmp_367_reg_23724 <= {{mlp_inst_m2_weight_arr_112_q0[68:66]}};
        tmp_371_reg_23749 <= {{mlp_inst_m2_weight_arr_112_q0[80:78]}};
        tmp_374_reg_23764 <= {{mlp_inst_m2_weight_arr_112_q0[89:87]}};
        tmp_384_reg_23820 <= {{mlp_inst_m2_weight_arr_112_q0[119:117]}};
        tmp_389_reg_23851 <= {{mlp_inst_m2_weight_arr_112_q0[134:132]}};
        tmp_390_reg_23856 <= {{mlp_inst_m2_weight_arr_112_q0[137:135]}};
        tmp_391_reg_23861 <= {{mlp_inst_m2_weight_arr_112_q0[140:138]}};
        tmp_395_reg_23881 <= {{mlp_inst_m2_weight_arr_112_q0[152:150]}};
        tmp_398_reg_23896 <= {{mlp_inst_m2_weight_arr_112_q0[161:159]}};
        tmp_3_reg_26185 <= {{mlp_inst_m2_bias_arr_113_q0[51:39]}};
        tmp_408_reg_23952 <= {{mlp_inst_m2_weight_arr_112_q0[191:189]}};
        tmp_413_reg_23983 <= {{mlp_inst_m2_weight_arr_112_q0[206:204]}};
        tmp_414_reg_23988 <= {{mlp_inst_m2_weight_arr_112_q0[209:207]}};
        tmp_415_reg_23993 <= {{mlp_inst_m2_weight_arr_112_q0[212:210]}};
        tmp_419_reg_24013 <= {{mlp_inst_m2_weight_arr_112_q0[224:222]}};
        tmp_422_reg_24028 <= {{mlp_inst_m2_weight_arr_112_q0[233:231]}};
        tmp_432_reg_24084 <= {{mlp_inst_m2_weight_arr_112_q0[263:261]}};
        tmp_437_reg_24115 <= {{mlp_inst_m2_weight_arr_112_q0[278:276]}};
        tmp_438_reg_24120 <= {{mlp_inst_m2_weight_arr_112_q0[281:279]}};
        tmp_439_reg_24125 <= {{mlp_inst_m2_weight_arr_112_q0[284:282]}};
        tmp_443_reg_24145 <= {{mlp_inst_m2_weight_arr_112_q0[296:294]}};
        tmp_446_reg_24160 <= {{mlp_inst_m2_weight_arr_112_q0[305:303]}};
        tmp_456_reg_24216 <= {{mlp_inst_m2_weight_arr_112_q0[335:333]}};
        tmp_461_reg_24247 <= {{mlp_inst_m2_weight_arr_112_q0[350:348]}};
        tmp_462_reg_24252 <= {{mlp_inst_m2_weight_arr_112_q0[353:351]}};
        tmp_463_reg_24257 <= {{mlp_inst_m2_weight_arr_112_q0[356:354]}};
        tmp_467_reg_24277 <= {{mlp_inst_m2_weight_arr_112_q0[368:366]}};
        tmp_470_reg_24292 <= {{mlp_inst_m2_weight_arr_112_q0[377:375]}};
        tmp_480_reg_24348 <= {{mlp_inst_m2_weight_arr_112_q0[407:405]}};
        tmp_485_reg_24379 <= {{mlp_inst_m2_weight_arr_112_q0[422:420]}};
        tmp_486_reg_24384 <= {{mlp_inst_m2_weight_arr_112_q0[425:423]}};
        tmp_487_reg_24389 <= {{mlp_inst_m2_weight_arr_112_q0[428:426]}};
        tmp_491_reg_24409 <= {{mlp_inst_m2_weight_arr_112_q0[440:438]}};
        tmp_494_reg_24424 <= {{mlp_inst_m2_weight_arr_112_q0[449:447]}};
        tmp_4_reg_26191 <= {{mlp_inst_m2_bias_arr_113_q0[64:52]}};
        tmp_504_reg_24480 <= {{mlp_inst_m2_weight_arr_112_q0[479:477]}};
        tmp_509_reg_24511 <= {{mlp_inst_m2_weight_arr_112_q0[494:492]}};
        tmp_510_reg_24516 <= {{mlp_inst_m2_weight_arr_112_q0[497:495]}};
        tmp_511_reg_24521 <= {{mlp_inst_m2_weight_arr_112_q0[500:498]}};
        tmp_515_reg_24541 <= {{mlp_inst_m2_weight_arr_112_q0[512:510]}};
        tmp_518_reg_24556 <= {{mlp_inst_m2_weight_arr_112_q0[521:519]}};
        tmp_528_reg_24612 <= {{mlp_inst_m2_weight_arr_112_q0[551:549]}};
        tmp_533_reg_24643 <= {{mlp_inst_m2_weight_arr_112_q0[566:564]}};
        tmp_534_reg_24648 <= {{mlp_inst_m2_weight_arr_112_q0[569:567]}};
        tmp_535_reg_24653 <= {{mlp_inst_m2_weight_arr_112_q0[572:570]}};
        tmp_539_reg_24673 <= {{mlp_inst_m2_weight_arr_112_q0[584:582]}};
        tmp_542_reg_24688 <= {{mlp_inst_m2_weight_arr_112_q0[593:591]}};
        tmp_552_reg_24744 <= {{mlp_inst_m2_weight_arr_112_q0[623:621]}};
        tmp_557_reg_24775 <= {{mlp_inst_m2_weight_arr_112_q0[638:636]}};
        tmp_558_reg_24780 <= {{mlp_inst_m2_weight_arr_112_q0[641:639]}};
        tmp_559_reg_24785 <= {{mlp_inst_m2_weight_arr_112_q0[644:642]}};
        tmp_563_reg_24805 <= {{mlp_inst_m2_weight_arr_112_q0[656:654]}};
        tmp_566_reg_24820 <= {{mlp_inst_m2_weight_arr_112_q0[665:663]}};
        tmp_576_reg_24876 <= {{mlp_inst_m2_weight_arr_112_q0[695:693]}};
        tmp_581_reg_24907 <= {{mlp_inst_m2_weight_arr_112_q0[710:708]}};
        tmp_582_reg_24912 <= {{mlp_inst_m2_weight_arr_112_q0[713:711]}};
        tmp_583_reg_24917 <= {{mlp_inst_m2_weight_arr_112_q0[716:714]}};
        tmp_587_reg_24937 <= {{mlp_inst_m2_weight_arr_112_q0[728:726]}};
        tmp_590_reg_24952 <= {{mlp_inst_m2_weight_arr_112_q0[737:735]}};
        tmp_597_reg_24987 <= {{mlp_inst_m2_weight_arr_112_q0[758:756]}};
        tmp_5_reg_26197 <= {{mlp_inst_m2_bias_arr_113_q0[77:65]}};
        tmp_600_reg_25002 <= {{mlp_inst_m2_weight_arr_112_q0[767:765]}};
        tmp_603_reg_25017 <= {{mlp_inst_m2_weight_arr_112_q0[776:774]}};
        tmp_605_reg_25027 <= {{mlp_inst_m2_weight_arr_112_q0[782:780]}};
        tmp_606_reg_25032 <= {{mlp_inst_m2_weight_arr_112_q0[785:783]}};
        tmp_607_reg_25037 <= {{mlp_inst_m2_weight_arr_112_q0[788:786]}};
        tmp_611_reg_25057 <= {{mlp_inst_m2_weight_arr_112_q0[800:798]}};
        tmp_614_reg_25072 <= {{mlp_inst_m2_weight_arr_112_q0[809:807]}};
        tmp_621_reg_25107 <= {{mlp_inst_m2_weight_arr_112_q0[830:828]}};
        tmp_624_reg_25122 <= {{mlp_inst_m2_weight_arr_112_q0[839:837]}};
        tmp_627_reg_25137 <= {{mlp_inst_m2_weight_arr_112_q0[848:846]}};
        tmp_629_reg_25147 <= {{mlp_inst_m2_weight_arr_112_q0[854:852]}};
        tmp_630_reg_25152 <= {{mlp_inst_m2_weight_arr_112_q0[857:855]}};
        tmp_631_reg_25157 <= {{mlp_inst_m2_weight_arr_112_q0[860:858]}};
        tmp_6_reg_26203 <= {{mlp_inst_m2_bias_arr_113_q0[90:78]}};
        tmp_7_reg_26209 <= {{mlp_inst_m2_bias_arr_113_q0[103:91]}};
        tmp_8_reg_26215 <= {{mlp_inst_m2_bias_arr_113_q0[116:104]}};
        tmp_9_reg_26221 <= {{mlp_inst_m2_bias_arr_113_q0[129:117]}};
        tmp_s_reg_26227 <= {{mlp_inst_m2_bias_arr_113_q0[142:130]}};
        trunc_ln131_reg_26167 <= trunc_ln131_fu_12807_p1;
        zext_ln151_12_reg_23631[2 : 0] <= zext_ln151_12_fu_3287_p1[2 : 0];
        zext_ln151_18_reg_23680[2 : 0] <= zext_ln151_18_fu_3517_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_init_pp0_iter1_reg <= ap_loop_init;
        icmp_ln121_reg_23495 <= icmp_ln121_fu_2633_p2;
        select_ln121_3_reg_23509 <= select_ln121_3_fu_2732_p3;
        select_ln121_reg_23502 <= select_ln121_fu_2724_p3;
        trunc_ln121_reg_23514 <= trunc_ln121_fu_2740_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_0_0_0724_fu_2414 <= add_ln153_23_fu_21025_p2;
        p_0_0_0748_fu_2462 <= add_ln153_311_fu_21964_p2;
        p_0_0_0_10744_fu_2454 <= add_ln153_263_fu_21788_p2;
        p_0_0_0_10768_fu_2502 <= add_ln153_551_fu_22844_p2;
        p_0_0_0_112726_fu_2418 <= add_ln153_47_fu_21100_p2;
        p_0_0_0_112750_fu_2466 <= add_ln153_335_fu_22052_p2;
        p_0_0_0_11746_fu_2458 <= add_ln153_287_fu_21876_p2;
        p_0_0_0_11770_fu_2506 <= add_ln153_575_fu_22932_p2;
        p_0_0_0_2728_fu_2422 <= add_ln153_71_fu_21175_p2;
        p_0_0_0_2752_fu_2470 <= add_ln153_359_fu_22140_p2;
        p_0_0_0_3730_fu_2426 <= add_ln153_95_fu_21250_p2;
        p_0_0_0_3754_fu_2474 <= add_ln153_383_fu_22228_p2;
        p_0_0_0_4732_fu_2430 <= add_ln153_119_fu_21325_p2;
        p_0_0_0_4756_fu_2478 <= add_ln153_407_fu_22316_p2;
        p_0_0_0_5734_fu_2434 <= add_ln153_143_fu_21400_p2;
        p_0_0_0_5758_fu_2482 <= add_ln153_431_fu_22404_p2;
        p_0_0_0_6736_fu_2438 <= add_ln153_167_fu_21475_p2;
        p_0_0_0_6760_fu_2486 <= add_ln153_455_fu_22492_p2;
        p_0_0_0_7738_fu_2442 <= add_ln153_191_fu_21550_p2;
        p_0_0_0_7762_fu_2490 <= add_ln153_479_fu_22580_p2;
        p_0_0_0_8740_fu_2446 <= add_ln153_215_fu_21625_p2;
        p_0_0_0_8764_fu_2494 <= add_ln153_503_fu_22668_p2;
        p_0_0_0_9742_fu_2450 <= add_ln153_239_fu_21700_p2;
        p_0_0_0_9766_fu_2498 <= add_ln153_527_fu_22756_p2;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[3'd0] == 1'b1) & ((icmp_ln120_fu_2627_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
        ap_done_int_frp = 1'b1;
    end else begin
        ap_done_int_frp = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[3'd1] == 1'b1)) begin
        ap_enable_reg_pp0_iter1 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter1 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[3'd2] == 1'b1)) begin
        ap_enable_reg_pp0_iter2 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter2 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[3'd3] == 1'b1)) begin
        ap_enable_reg_pp0_iter3 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter3 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[3'd4] == 1'b1)) begin
        ap_enable_reg_pp0_iter4 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter4 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[3'd5] == 1'b1)) begin
        ap_enable_reg_pp0_iter5 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter5 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[3'd6] == 1'b1)) begin
        ap_enable_reg_pp0_iter6 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter6 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[3'd3] == 1'b1)) begin
        ap_frp_data_issued_nxt_cache_window_sm_op104 = 1'b1;
    end else begin
        ap_frp_data_issued_nxt_cache_window_sm_op104 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_frp_data_issued_nxt_cache_window_sm_op104 == 1'b1)) begin
        ap_frp_data_next_issued_cache_window_sm = 1'd1;
    end else begin
        ap_frp_data_next_issued_cache_window_sm = 1'd0;
    end
end

always @ (*) begin
    if ((~(icmp_ln120_fu_2627_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_frp_data_req_cache_window_sm_op104 = 1'd1;
    end else begin
        ap_frp_data_req_cache_window_sm_op104 = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_frp_pvb_pf_start) & (1'b1 == ap_condition_frp_pvb_no_bkwd_prs) & (1'b1 == ap_condition_frp_roi_pvb_no_fwd_prs))) begin
        ap_frp_vld_in = 1'b1;
    end else begin
        ap_frp_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (frp_pipeline_valid_U_valid_out[3'd0] == 1'b1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[3'd1] == 1'b1) & ((1'b0 == ap_block_pp0_stage0) & (ap_loop_init_pp0_iter1_reg == 1'b1)))) begin
        ap_sig_allocacmp_cit_load = 6'd0;
    end else begin
        ap_sig_allocacmp_cit_load = cit_fu_2410;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[3'd1] == 1'b1) & ((1'b0 == ap_block_pp0_stage0) & (ap_loop_init_pp0_iter1_reg == 1'b1)))) begin
        ap_sig_allocacmp_cot_load = 5'd0;
    end else begin
        ap_sig_allocacmp_cot_load = cot_fu_2510;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten59_load = 16'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten59_load = indvar_flatten59_fu_2518;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_2514;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cache_window_sm_read = 1'b1;
    end else begin
        cache_window_sm_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln120_fu_2627_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        frp_pipeline_valid_U_exitcond = 1'b1;
    end else begin
        frp_pipeline_valid_U_exitcond = 1'b0;
    end
end

always @ (*) begin
    if ((pf_mac_sm_U_data_out_vld == 1'b1)) begin
        mac_sm_write = 1'b1;
    end else begin
        mac_sm_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        mlp_inst_m2_bias_arr_113_ce0 = 1'b1;
    end else begin
        mlp_inst_m2_bias_arr_113_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        mlp_inst_m2_weight_arr_112_ce0 = 1'b1;
    end else begin
        mlp_inst_m2_weight_arr_112_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln161_reg_23552_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        pf_mac_sm_U_data_in_vld = 1'b1;
    end else begin
        pf_mac_sm_U_data_in_vld = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln120_fu_2621_p2 = (ap_sig_allocacmp_indvar_flatten59_load + 16'd1);

assign add_ln121_2_fu_2639_p2 = (ap_sig_allocacmp_indvar_flatten_load + 11'd1);

assign add_ln121_fu_2713_p2 = (select_ln120_fu_2689_p3 + 5'd1);

assign add_ln122_fu_2744_p2 = (select_ln121_fu_2724_p3 + 6'd1);

assign add_ln151_fu_2784_p2 = (tmp_298_fu_2774_p3 + zext_ln151_48_fu_2781_p1);

assign add_ln153_100_fu_21271_p2 = ($signed(sext_ln153_92_fu_21268_p1) + $signed(add_ln153_97_fu_21262_p2));

assign add_ln153_101_fu_14429_p2 = ($signed(sext_ln151_391_fu_14296_p1) + $signed(sext_ln151_393_fu_14302_p1));

assign add_ln153_102_fu_14439_p2 = ($signed(sext_ln153_88_fu_14435_p1) + $signed(sext_ln151_398_fu_14335_p1));

assign add_ln153_103_fu_14449_p2 = ($signed(sext_ln151_394_fu_14305_p1) + $signed(sext_ln151_396_fu_14329_p1));

assign add_ln153_104_fu_14459_p2 = ($signed(sext_ln153_90_fu_14455_p1) + $signed(sext_ln151_392_fu_14299_p1));

assign add_ln153_105_fu_14469_p2 = ($signed(sext_ln153_91_fu_14465_p1) + $signed(sext_ln153_89_fu_14445_p1));

assign add_ln153_106_fu_21319_p2 = ($signed(sext_ln153_104_fu_21315_p1) + $signed(add_ln153_100_fu_21271_p2));

assign add_ln153_107_fu_14475_p2 = ($signed(sext_ln151_381_fu_14230_p1) + $signed(sext_ln151_380_fu_14227_p1));

assign add_ln153_108_fu_14485_p2 = ($signed(sext_ln153_93_fu_14481_p1) + $signed(sext_ln151_395_fu_14325_p1));

assign add_ln153_109_fu_14491_p2 = ($signed(sext_ln151_384_fu_14257_p1) + $signed(sext_ln151_383_fu_14254_p1));

assign add_ln153_10_fu_21019_p2 = ($signed(sext_ln153_20_fu_21015_p1) + $signed(add_ln153_4_fu_20971_p2));

assign add_ln153_110_fu_14501_p2 = ($signed(sext_ln153_95_fu_14497_p1) + $signed(sext_ln151_382_fu_14250_p1));

assign add_ln153_111_fu_21283_p2 = ($signed(sext_ln153_96_fu_21280_p1) + $signed(sext_ln153_94_fu_21277_p1));

assign add_ln153_112_fu_14507_p2 = ($signed(sext_ln151_387_fu_14284_p1) + $signed(sext_ln151_386_fu_14281_p1));

assign add_ln153_113_fu_14517_p2 = ($signed(sext_ln153_98_fu_14513_p1) + $signed(sext_ln151_385_fu_14277_p1));

assign add_ln153_114_fu_14523_p2 = ($signed(sext_ln151_388_fu_14287_p1) + $signed(sext_ln151_390_fu_14293_p1));

assign add_ln153_115_fu_14533_p2 = ($signed(sext_ln151_389_fu_14290_p1) + $signed(sext_ln153_84_fu_14404_p1));

assign add_ln153_116_fu_14543_p2 = ($signed(sext_ln153_101_fu_14539_p1) + $signed(sext_ln153_100_fu_14529_p1));

assign add_ln153_117_fu_21299_p2 = ($signed(sext_ln153_102_fu_21296_p1) + $signed(sext_ln153_99_fu_21293_p1));

assign add_ln153_118_fu_21309_p2 = ($signed(sext_ln153_103_fu_21305_p1) + $signed(sext_ln153_97_fu_21289_p1));

assign add_ln153_119_fu_21325_p2 = (add_ln153_106_fu_21319_p2 + select_ln126_19_fu_20926_p3);

assign add_ln153_11_fu_13187_p2 = ($signed(sext_ln151_289_fu_12924_p1) + $signed(sext_ln151_288_fu_12921_p1));

assign add_ln153_120_fu_14729_p2 = ($signed(sext_ln151_424_fu_14701_p1) + $signed(sext_ln151_425_fu_14722_p1));

assign add_ln153_121_fu_21337_p2 = ($signed(sext_ln153_108_fu_21334_p1) + $signed(sext_ln153_106_fu_21331_p1));

assign add_ln153_122_fu_14735_p2 = ($signed(sext_ln151_420_fu_14654_p1) + $signed(sext_ln151_422_fu_14660_p1));

assign add_ln153_123_fu_14745_p2 = ($signed(sext_ln153_107_fu_14741_p1) + $signed(sext_ln151_423_fu_14680_p1));

assign add_ln153_124_fu_21346_p2 = ($signed(sext_ln153_113_fu_21343_p1) + $signed(add_ln153_121_fu_21337_p2));

assign add_ln153_125_fu_14751_p2 = ($signed(sext_ln151_414_fu_14618_p1) + $signed(sext_ln151_416_fu_14624_p1));

assign add_ln153_126_fu_14761_p2 = ($signed(sext_ln153_109_fu_14757_p1) + $signed(sext_ln151_421_fu_14657_p1));

assign add_ln153_127_fu_14771_p2 = ($signed(sext_ln151_417_fu_14627_p1) + $signed(sext_ln151_419_fu_14651_p1));

assign add_ln153_128_fu_14781_p2 = ($signed(sext_ln153_111_fu_14777_p1) + $signed(sext_ln151_415_fu_14621_p1));

assign add_ln153_129_fu_14791_p2 = ($signed(sext_ln153_112_fu_14787_p1) + $signed(sext_ln153_110_fu_14767_p1));

assign add_ln153_12_fu_13197_p2 = ($signed(sext_ln153_9_fu_13193_p1) + $signed(sext_ln151_303_fu_13028_p1));

assign add_ln153_130_fu_21394_p2 = ($signed(sext_ln153_125_fu_21390_p1) + $signed(add_ln153_124_fu_21346_p2));

assign add_ln153_131_fu_14797_p2 = ($signed(sext_ln151_404_fu_14552_p1) + $signed(sext_ln151_403_fu_14549_p1));

assign add_ln153_132_fu_14807_p2 = ($signed(sext_ln153_114_fu_14803_p1) + $signed(sext_ln151_418_fu_14647_p1));

assign add_ln153_133_fu_14813_p2 = ($signed(sext_ln151_407_fu_14579_p1) + $signed(sext_ln151_406_fu_14576_p1));

assign add_ln153_134_fu_14823_p2 = ($signed(sext_ln153_116_fu_14819_p1) + $signed(sext_ln151_405_fu_14572_p1));

assign add_ln153_135_fu_21358_p2 = ($signed(sext_ln153_117_fu_21355_p1) + $signed(sext_ln153_115_fu_21352_p1));

assign add_ln153_136_fu_14829_p2 = ($signed(sext_ln151_410_fu_14606_p1) + $signed(sext_ln151_409_fu_14603_p1));

assign add_ln153_137_fu_14839_p2 = ($signed(sext_ln153_119_fu_14835_p1) + $signed(sext_ln151_408_fu_14599_p1));

assign add_ln153_138_fu_14845_p2 = ($signed(sext_ln151_411_fu_14609_p1) + $signed(sext_ln151_413_fu_14615_p1));

assign add_ln153_139_fu_14855_p2 = ($signed(sext_ln151_412_fu_14612_p1) + $signed(sext_ln153_105_fu_14726_p1));

assign add_ln153_13_fu_13203_p2 = ($signed(sext_ln151_292_fu_12954_p1) + $signed(sext_ln151_291_fu_12951_p1));

assign add_ln153_140_fu_14865_p2 = ($signed(sext_ln153_122_fu_14861_p1) + $signed(sext_ln153_121_fu_14851_p1));

assign add_ln153_141_fu_21374_p2 = ($signed(sext_ln153_123_fu_21371_p1) + $signed(sext_ln153_120_fu_21368_p1));

assign add_ln153_142_fu_21384_p2 = ($signed(sext_ln153_124_fu_21380_p1) + $signed(sext_ln153_118_fu_21364_p1));

assign add_ln153_143_fu_21400_p2 = (add_ln153_130_fu_21394_p2 + select_ln126_18_fu_20920_p3);

assign add_ln153_144_fu_15051_p2 = ($signed(sext_ln151_447_fu_15023_p1) + $signed(sext_ln151_448_fu_15044_p1));

assign add_ln153_145_fu_21412_p2 = ($signed(sext_ln153_129_fu_21409_p1) + $signed(sext_ln153_127_fu_21406_p1));

assign add_ln153_146_fu_15057_p2 = ($signed(sext_ln151_443_fu_14976_p1) + $signed(sext_ln151_445_fu_14982_p1));

assign add_ln153_147_fu_15067_p2 = ($signed(sext_ln153_128_fu_15063_p1) + $signed(sext_ln151_446_fu_15002_p1));

assign add_ln153_148_fu_21421_p2 = ($signed(sext_ln153_134_fu_21418_p1) + $signed(add_ln153_145_fu_21412_p2));

assign add_ln153_149_fu_15073_p2 = ($signed(sext_ln151_437_fu_14940_p1) + $signed(sext_ln151_439_fu_14946_p1));

assign add_ln153_14_fu_13213_p2 = ($signed(sext_ln153_11_fu_13209_p1) + $signed(sext_ln151_290_fu_12947_p1));

assign add_ln153_150_fu_15083_p2 = ($signed(sext_ln153_130_fu_15079_p1) + $signed(sext_ln151_444_fu_14979_p1));

assign add_ln153_151_fu_15093_p2 = ($signed(sext_ln151_440_fu_14949_p1) + $signed(sext_ln151_442_fu_14973_p1));

assign add_ln153_152_fu_15103_p2 = ($signed(sext_ln153_132_fu_15099_p1) + $signed(sext_ln151_438_fu_14943_p1));

assign add_ln153_153_fu_15113_p2 = ($signed(sext_ln153_133_fu_15109_p1) + $signed(sext_ln153_131_fu_15089_p1));

assign add_ln153_154_fu_21469_p2 = ($signed(sext_ln153_146_fu_21465_p1) + $signed(add_ln153_148_fu_21421_p2));

assign add_ln153_155_fu_15119_p2 = ($signed(sext_ln151_427_fu_14874_p1) + $signed(sext_ln151_426_fu_14871_p1));

assign add_ln153_156_fu_15129_p2 = ($signed(sext_ln153_135_fu_15125_p1) + $signed(sext_ln151_441_fu_14969_p1));

assign add_ln153_157_fu_15135_p2 = ($signed(sext_ln151_430_fu_14901_p1) + $signed(sext_ln151_429_fu_14898_p1));

assign add_ln153_158_fu_15145_p2 = ($signed(sext_ln153_137_fu_15141_p1) + $signed(sext_ln151_428_fu_14894_p1));

assign add_ln153_159_fu_21433_p2 = ($signed(sext_ln153_138_fu_21430_p1) + $signed(sext_ln153_136_fu_21427_p1));

assign add_ln153_15_fu_20983_p2 = ($signed(sext_ln153_12_fu_20980_p1) + $signed(sext_ln153_10_fu_20977_p1));

assign add_ln153_160_fu_15151_p2 = ($signed(sext_ln151_433_fu_14928_p1) + $signed(sext_ln151_432_fu_14925_p1));

assign add_ln153_161_fu_15161_p2 = ($signed(sext_ln153_140_fu_15157_p1) + $signed(sext_ln151_431_fu_14921_p1));

assign add_ln153_162_fu_15167_p2 = ($signed(sext_ln151_434_fu_14931_p1) + $signed(sext_ln151_436_fu_14937_p1));

assign add_ln153_163_fu_15177_p2 = ($signed(sext_ln151_435_fu_14934_p1) + $signed(sext_ln153_126_fu_15048_p1));

assign add_ln153_164_fu_15187_p2 = ($signed(sext_ln153_143_fu_15183_p1) + $signed(sext_ln153_142_fu_15173_p1));

assign add_ln153_165_fu_21449_p2 = ($signed(sext_ln153_144_fu_21446_p1) + $signed(sext_ln153_141_fu_21443_p1));

assign add_ln153_166_fu_21459_p2 = ($signed(sext_ln153_145_fu_21455_p1) + $signed(sext_ln153_139_fu_21439_p1));

assign add_ln153_167_fu_21475_p2 = (add_ln153_154_fu_21469_p2 + select_ln126_17_fu_20914_p3);

assign add_ln153_168_fu_15373_p2 = ($signed(sext_ln151_470_fu_15345_p1) + $signed(sext_ln151_471_fu_15366_p1));

assign add_ln153_169_fu_21487_p2 = ($signed(sext_ln153_150_fu_21484_p1) + $signed(sext_ln153_148_fu_21481_p1));

assign add_ln153_16_fu_13219_p2 = ($signed(sext_ln151_295_fu_12984_p1) + $signed(sext_ln151_294_fu_12981_p1));

assign add_ln153_170_fu_15379_p2 = ($signed(sext_ln151_466_fu_15298_p1) + $signed(sext_ln151_468_fu_15304_p1));

assign add_ln153_171_fu_15389_p2 = ($signed(sext_ln153_149_fu_15385_p1) + $signed(sext_ln151_469_fu_15324_p1));

assign add_ln153_172_fu_21496_p2 = ($signed(sext_ln153_155_fu_21493_p1) + $signed(add_ln153_169_fu_21487_p2));

assign add_ln153_173_fu_15395_p2 = ($signed(sext_ln151_460_fu_15262_p1) + $signed(sext_ln151_462_fu_15268_p1));

assign add_ln153_174_fu_15405_p2 = ($signed(sext_ln153_151_fu_15401_p1) + $signed(sext_ln151_467_fu_15301_p1));

assign add_ln153_175_fu_15415_p2 = ($signed(sext_ln151_463_fu_15271_p1) + $signed(sext_ln151_465_fu_15295_p1));

assign add_ln153_176_fu_15425_p2 = ($signed(sext_ln153_153_fu_15421_p1) + $signed(sext_ln151_461_fu_15265_p1));

assign add_ln153_177_fu_15435_p2 = ($signed(sext_ln153_154_fu_15431_p1) + $signed(sext_ln153_152_fu_15411_p1));

assign add_ln153_178_fu_21544_p2 = ($signed(sext_ln153_167_fu_21540_p1) + $signed(add_ln153_172_fu_21496_p2));

assign add_ln153_179_fu_15441_p2 = ($signed(sext_ln151_450_fu_15196_p1) + $signed(sext_ln151_449_fu_15193_p1));

assign add_ln153_17_fu_13229_p2 = ($signed(sext_ln153_14_fu_13225_p1) + $signed(sext_ln151_293_fu_12977_p1));

assign add_ln153_180_fu_15451_p2 = ($signed(sext_ln153_156_fu_15447_p1) + $signed(sext_ln151_464_fu_15291_p1));

assign add_ln153_181_fu_15457_p2 = ($signed(sext_ln151_453_fu_15223_p1) + $signed(sext_ln151_452_fu_15220_p1));

assign add_ln153_182_fu_15467_p2 = ($signed(sext_ln153_158_fu_15463_p1) + $signed(sext_ln151_451_fu_15216_p1));

assign add_ln153_183_fu_21508_p2 = ($signed(sext_ln153_159_fu_21505_p1) + $signed(sext_ln153_157_fu_21502_p1));

assign add_ln153_184_fu_15473_p2 = ($signed(sext_ln151_456_fu_15250_p1) + $signed(sext_ln151_455_fu_15247_p1));

assign add_ln153_185_fu_15483_p2 = ($signed(sext_ln153_161_fu_15479_p1) + $signed(sext_ln151_454_fu_15243_p1));

assign add_ln153_186_fu_15489_p2 = ($signed(sext_ln151_457_fu_15253_p1) + $signed(sext_ln151_459_fu_15259_p1));

assign add_ln153_187_fu_15499_p2 = ($signed(sext_ln151_458_fu_15256_p1) + $signed(sext_ln153_147_fu_15370_p1));

assign add_ln153_188_fu_15509_p2 = ($signed(sext_ln153_164_fu_15505_p1) + $signed(sext_ln153_163_fu_15495_p1));

assign add_ln153_189_fu_21524_p2 = ($signed(sext_ln153_165_fu_21521_p1) + $signed(sext_ln153_162_fu_21518_p1));

assign add_ln153_18_fu_13235_p2 = ($signed(sext_ln151_296_fu_12987_p1) + $signed(sext_ln151_298_fu_12993_p1));

assign add_ln153_190_fu_21534_p2 = ($signed(sext_ln153_166_fu_21530_p1) + $signed(sext_ln153_160_fu_21514_p1));

assign add_ln153_191_fu_21550_p2 = (add_ln153_178_fu_21544_p2 + select_ln126_16_fu_20908_p3);

assign add_ln153_192_fu_15695_p2 = ($signed(sext_ln151_493_fu_15667_p1) + $signed(sext_ln151_494_fu_15688_p1));

assign add_ln153_193_fu_21562_p2 = ($signed(sext_ln153_171_fu_21559_p1) + $signed(sext_ln153_169_fu_21556_p1));

assign add_ln153_194_fu_15701_p2 = ($signed(sext_ln151_489_fu_15620_p1) + $signed(sext_ln151_491_fu_15626_p1));

assign add_ln153_195_fu_15711_p2 = ($signed(sext_ln153_170_fu_15707_p1) + $signed(sext_ln151_492_fu_15646_p1));

assign add_ln153_196_fu_21571_p2 = ($signed(sext_ln153_176_fu_21568_p1) + $signed(add_ln153_193_fu_21562_p2));

assign add_ln153_197_fu_15717_p2 = ($signed(sext_ln151_483_fu_15584_p1) + $signed(sext_ln151_485_fu_15590_p1));

assign add_ln153_198_fu_15727_p2 = ($signed(sext_ln153_172_fu_15723_p1) + $signed(sext_ln151_490_fu_15623_p1));

assign add_ln153_199_fu_15737_p2 = ($signed(sext_ln151_486_fu_15593_p1) + $signed(sext_ln151_488_fu_15617_p1));

assign add_ln153_19_fu_13245_p2 = ($signed(sext_ln151_297_fu_12990_p1) + $signed(sext_ln153_fu_13116_p1));

assign add_ln153_1_fu_20962_p2 = ($signed(sext_ln153_3_fu_20959_p1) + $signed(sext_ln153_1_fu_20956_p1));

assign add_ln153_200_fu_15747_p2 = ($signed(sext_ln153_174_fu_15743_p1) + $signed(sext_ln151_484_fu_15587_p1));

assign add_ln153_201_fu_15757_p2 = ($signed(sext_ln153_175_fu_15753_p1) + $signed(sext_ln153_173_fu_15733_p1));

assign add_ln153_202_fu_21619_p2 = ($signed(sext_ln153_188_fu_21615_p1) + $signed(add_ln153_196_fu_21571_p2));

assign add_ln153_203_fu_15763_p2 = ($signed(sext_ln151_473_fu_15518_p1) + $signed(sext_ln151_472_fu_15515_p1));

assign add_ln153_204_fu_15773_p2 = ($signed(sext_ln153_177_fu_15769_p1) + $signed(sext_ln151_487_fu_15613_p1));

assign add_ln153_205_fu_15779_p2 = ($signed(sext_ln151_476_fu_15545_p1) + $signed(sext_ln151_475_fu_15542_p1));

assign add_ln153_206_fu_15789_p2 = ($signed(sext_ln153_179_fu_15785_p1) + $signed(sext_ln151_474_fu_15538_p1));

assign add_ln153_207_fu_21583_p2 = ($signed(sext_ln153_180_fu_21580_p1) + $signed(sext_ln153_178_fu_21577_p1));

assign add_ln153_208_fu_15795_p2 = ($signed(sext_ln151_479_fu_15572_p1) + $signed(sext_ln151_478_fu_15569_p1));

assign add_ln153_209_fu_15805_p2 = ($signed(sext_ln153_182_fu_15801_p1) + $signed(sext_ln151_477_fu_15565_p1));

assign add_ln153_20_fu_13255_p2 = ($signed(sext_ln153_17_fu_13251_p1) + $signed(sext_ln153_16_fu_13241_p1));

assign add_ln153_210_fu_15811_p2 = ($signed(sext_ln151_480_fu_15575_p1) + $signed(sext_ln151_482_fu_15581_p1));

assign add_ln153_211_fu_15821_p2 = ($signed(sext_ln151_481_fu_15578_p1) + $signed(sext_ln153_168_fu_15692_p1));

assign add_ln153_212_fu_15831_p2 = ($signed(sext_ln153_185_fu_15827_p1) + $signed(sext_ln153_184_fu_15817_p1));

assign add_ln153_213_fu_21599_p2 = ($signed(sext_ln153_186_fu_21596_p1) + $signed(sext_ln153_183_fu_21593_p1));

assign add_ln153_214_fu_21609_p2 = ($signed(sext_ln153_187_fu_21605_p1) + $signed(sext_ln153_181_fu_21589_p1));

assign add_ln153_215_fu_21625_p2 = (add_ln153_202_fu_21619_p2 + select_ln126_15_fu_20902_p3);

assign add_ln153_216_fu_16017_p2 = ($signed(sext_ln151_516_fu_15989_p1) + $signed(sext_ln151_517_fu_16010_p1));

assign add_ln153_217_fu_21637_p2 = ($signed(sext_ln153_192_fu_21634_p1) + $signed(sext_ln153_190_fu_21631_p1));

assign add_ln153_218_fu_16023_p2 = ($signed(sext_ln151_512_fu_15942_p1) + $signed(sext_ln151_514_fu_15948_p1));

assign add_ln153_219_fu_16033_p2 = ($signed(sext_ln153_191_fu_16029_p1) + $signed(sext_ln151_515_fu_15968_p1));

assign add_ln153_21_fu_20999_p2 = ($signed(sext_ln153_18_fu_20996_p1) + $signed(sext_ln153_15_fu_20993_p1));

assign add_ln153_220_fu_21646_p2 = ($signed(sext_ln153_197_fu_21643_p1) + $signed(add_ln153_217_fu_21637_p2));

assign add_ln153_221_fu_16039_p2 = ($signed(sext_ln151_506_fu_15906_p1) + $signed(sext_ln151_508_fu_15912_p1));

assign add_ln153_222_fu_16049_p2 = ($signed(sext_ln153_193_fu_16045_p1) + $signed(sext_ln151_513_fu_15945_p1));

assign add_ln153_223_fu_16059_p2 = ($signed(sext_ln151_509_fu_15915_p1) + $signed(sext_ln151_511_fu_15939_p1));

assign add_ln153_224_fu_16069_p2 = ($signed(sext_ln153_195_fu_16065_p1) + $signed(sext_ln151_507_fu_15909_p1));

assign add_ln153_225_fu_16079_p2 = ($signed(sext_ln153_196_fu_16075_p1) + $signed(sext_ln153_194_fu_16055_p1));

assign add_ln153_226_fu_21694_p2 = ($signed(sext_ln153_209_fu_21690_p1) + $signed(add_ln153_220_fu_21646_p2));

assign add_ln153_227_fu_16085_p2 = ($signed(sext_ln151_496_fu_15840_p1) + $signed(sext_ln151_495_fu_15837_p1));

assign add_ln153_228_fu_16095_p2 = ($signed(sext_ln153_198_fu_16091_p1) + $signed(sext_ln151_510_fu_15935_p1));

assign add_ln153_229_fu_16101_p2 = ($signed(sext_ln151_499_fu_15867_p1) + $signed(sext_ln151_498_fu_15864_p1));

assign add_ln153_22_fu_21009_p2 = ($signed(sext_ln153_19_fu_21005_p1) + $signed(sext_ln153_13_fu_20989_p1));

assign add_ln153_230_fu_16111_p2 = ($signed(sext_ln153_200_fu_16107_p1) + $signed(sext_ln151_497_fu_15860_p1));

assign add_ln153_231_fu_21658_p2 = ($signed(sext_ln153_201_fu_21655_p1) + $signed(sext_ln153_199_fu_21652_p1));

assign add_ln153_232_fu_16117_p2 = ($signed(sext_ln151_502_fu_15894_p1) + $signed(sext_ln151_501_fu_15891_p1));

assign add_ln153_233_fu_16127_p2 = ($signed(sext_ln153_203_fu_16123_p1) + $signed(sext_ln151_500_fu_15887_p1));

assign add_ln153_234_fu_16133_p2 = ($signed(sext_ln151_503_fu_15897_p1) + $signed(sext_ln151_505_fu_15903_p1));

assign add_ln153_235_fu_16143_p2 = ($signed(sext_ln151_504_fu_15900_p1) + $signed(sext_ln153_189_fu_16014_p1));

assign add_ln153_236_fu_16153_p2 = ($signed(sext_ln153_206_fu_16149_p1) + $signed(sext_ln153_205_fu_16139_p1));

assign add_ln153_237_fu_21674_p2 = ($signed(sext_ln153_207_fu_21671_p1) + $signed(sext_ln153_204_fu_21668_p1));

assign add_ln153_238_fu_21684_p2 = ($signed(sext_ln153_208_fu_21680_p1) + $signed(sext_ln153_202_fu_21664_p1));

assign add_ln153_239_fu_21700_p2 = (add_ln153_226_fu_21694_p2 + select_ln126_14_fu_20896_p3);

assign add_ln153_23_fu_21025_p2 = (add_ln153_10_fu_21019_p2 + select_ln126_23_fu_20950_p3);

assign add_ln153_240_fu_16371_p2 = ($signed(sext_ln151_539_fu_16343_p1) + $signed(sext_ln151_540_fu_16364_p1));

assign add_ln153_241_fu_21709_p2 = ($signed(sext_ln153_211_fu_21706_p1) + $signed(select_ln126_13_fu_20890_p3));

assign add_ln153_242_fu_16377_p2 = ($signed(sext_ln151_535_fu_16280_p1) + $signed(sext_ln151_537_fu_16302_p1));

assign add_ln153_243_fu_16387_p2 = ($signed(sext_ln153_212_fu_16383_p1) + $signed(sext_ln151_538_fu_16322_p1));

assign add_ln153_244_fu_21718_p2 = ($signed(sext_ln153_213_fu_21715_p1) + $signed(add_ln153_241_fu_21709_p2));

assign add_ln153_245_fu_16393_p2 = ($signed(sext_ln151_529_fu_16228_p1) + $signed(sext_ln151_531_fu_16250_p1));

assign add_ln153_246_fu_16403_p2 = ($signed(sext_ln153_214_fu_16399_p1) + $signed(sext_ln151_536_fu_16298_p1));

assign add_ln153_247_fu_16409_p2 = ($signed(sext_ln151_532_fu_16253_p1) + $signed(sext_ln151_534_fu_16277_p1));

assign add_ln153_248_fu_16419_p2 = ($signed(sext_ln153_216_fu_16415_p1) + $signed(sext_ln151_530_fu_16246_p1));

assign add_ln153_249_fu_21730_p2 = ($signed(sext_ln153_217_fu_21727_p1) + $signed(sext_ln153_215_fu_21724_p1));

assign add_ln153_24_fu_13441_p2 = ($signed(sext_ln151_332_fu_13413_p1) + $signed(sext_ln151_333_fu_13434_p1));

assign add_ln153_250_fu_21740_p2 = ($signed(sext_ln153_218_fu_21736_p1) + $signed(add_ln153_244_fu_21718_p2));

assign add_ln153_251_fu_16425_p2 = ($signed(sext_ln151_519_fu_16162_p1) + $signed(sext_ln151_518_fu_16159_p1));

assign add_ln153_252_fu_16435_p2 = ($signed(sext_ln153_219_fu_16431_p1) + $signed(sext_ln151_533_fu_16273_p1));

assign add_ln153_253_fu_16441_p2 = ($signed(sext_ln151_522_fu_16189_p1) + $signed(sext_ln151_521_fu_16186_p1));

assign add_ln153_254_fu_16451_p2 = ($signed(sext_ln153_221_fu_16447_p1) + $signed(sext_ln151_520_fu_16182_p1));

assign add_ln153_255_fu_21752_p2 = ($signed(sext_ln153_222_fu_21749_p1) + $signed(sext_ln153_220_fu_21746_p1));

assign add_ln153_256_fu_16457_p2 = ($signed(sext_ln151_525_fu_16216_p1) + $signed(sext_ln151_524_fu_16213_p1));

assign add_ln153_257_fu_16467_p2 = ($signed(sext_ln153_224_fu_16463_p1) + $signed(sext_ln151_523_fu_16209_p1));

assign add_ln153_258_fu_16473_p2 = ($signed(sext_ln151_526_fu_16219_p1) + $signed(sext_ln151_528_fu_16225_p1));

assign add_ln153_259_fu_16483_p2 = ($signed(sext_ln151_527_fu_16222_p1) + $signed(sext_ln153_210_fu_16368_p1));

assign add_ln153_25_fu_21037_p2 = ($signed(sext_ln153_24_fu_21034_p1) + $signed(sext_ln153_22_fu_21031_p1));

assign add_ln153_260_fu_16493_p2 = ($signed(sext_ln153_227_fu_16489_p1) + $signed(sext_ln153_226_fu_16479_p1));

assign add_ln153_261_fu_21768_p2 = ($signed(sext_ln153_228_fu_21765_p1) + $signed(sext_ln153_225_fu_21762_p1));

assign add_ln153_262_fu_21778_p2 = ($signed(sext_ln153_229_fu_21774_p1) + $signed(sext_ln153_223_fu_21758_p1));

assign add_ln153_263_fu_21788_p2 = ($signed(sext_ln153_230_fu_21784_p1) + $signed(add_ln153_250_fu_21740_p2));

assign add_ln153_264_fu_16711_p2 = ($signed(sext_ln151_562_fu_16683_p1) + $signed(sext_ln151_563_fu_16704_p1));

assign add_ln153_265_fu_21797_p2 = ($signed(sext_ln153_232_fu_21794_p1) + $signed(select_ln126_12_fu_20883_p3));

assign add_ln153_266_fu_16717_p2 = ($signed(sext_ln151_558_fu_16620_p1) + $signed(sext_ln151_560_fu_16642_p1));

assign add_ln153_267_fu_16727_p2 = ($signed(sext_ln153_233_fu_16723_p1) + $signed(sext_ln151_561_fu_16662_p1));

assign add_ln153_268_fu_21806_p2 = ($signed(sext_ln153_234_fu_21803_p1) + $signed(add_ln153_265_fu_21797_p2));

assign add_ln153_269_fu_16733_p2 = ($signed(sext_ln151_552_fu_16568_p1) + $signed(sext_ln151_554_fu_16590_p1));

assign add_ln153_26_fu_13447_p2 = ($signed(sext_ln151_328_fu_13366_p1) + $signed(sext_ln151_330_fu_13372_p1));

assign add_ln153_270_fu_16743_p2 = ($signed(sext_ln153_235_fu_16739_p1) + $signed(sext_ln151_559_fu_16638_p1));

assign add_ln153_271_fu_16749_p2 = ($signed(sext_ln151_555_fu_16593_p1) + $signed(sext_ln151_557_fu_16617_p1));

assign add_ln153_272_fu_16759_p2 = ($signed(sext_ln153_237_fu_16755_p1) + $signed(sext_ln151_553_fu_16586_p1));

assign add_ln153_273_fu_21818_p2 = ($signed(sext_ln153_238_fu_21815_p1) + $signed(sext_ln153_236_fu_21812_p1));

assign add_ln153_274_fu_21828_p2 = ($signed(sext_ln153_239_fu_21824_p1) + $signed(add_ln153_268_fu_21806_p2));

assign add_ln153_275_fu_16765_p2 = ($signed(sext_ln151_542_fu_16502_p1) + $signed(sext_ln151_541_fu_16499_p1));

assign add_ln153_276_fu_16775_p2 = ($signed(sext_ln153_240_fu_16771_p1) + $signed(sext_ln151_556_fu_16613_p1));

assign add_ln153_277_fu_16781_p2 = ($signed(sext_ln151_545_fu_16529_p1) + $signed(sext_ln151_544_fu_16526_p1));

assign add_ln153_278_fu_16791_p2 = ($signed(sext_ln153_242_fu_16787_p1) + $signed(sext_ln151_543_fu_16522_p1));

assign add_ln153_279_fu_21840_p2 = ($signed(sext_ln153_243_fu_21837_p1) + $signed(sext_ln153_241_fu_21834_p1));

assign add_ln153_27_fu_13457_p2 = ($signed(sext_ln153_23_fu_13453_p1) + $signed(sext_ln151_331_fu_13392_p1));

assign add_ln153_280_fu_16797_p2 = ($signed(sext_ln151_548_fu_16556_p1) + $signed(sext_ln151_547_fu_16553_p1));

assign add_ln153_281_fu_16807_p2 = ($signed(sext_ln153_245_fu_16803_p1) + $signed(sext_ln151_546_fu_16549_p1));

assign add_ln153_282_fu_16813_p2 = ($signed(sext_ln151_549_fu_16559_p1) + $signed(sext_ln151_551_fu_16565_p1));

assign add_ln153_283_fu_16823_p2 = ($signed(sext_ln151_550_fu_16562_p1) + $signed(sext_ln153_231_fu_16708_p1));

assign add_ln153_284_fu_16833_p2 = ($signed(sext_ln153_248_fu_16829_p1) + $signed(sext_ln153_247_fu_16819_p1));

assign add_ln153_285_fu_21856_p2 = ($signed(sext_ln153_249_fu_21853_p1) + $signed(sext_ln153_246_fu_21850_p1));

assign add_ln153_286_fu_21866_p2 = ($signed(sext_ln153_250_fu_21862_p1) + $signed(sext_ln153_244_fu_21846_p1));

assign add_ln153_287_fu_21876_p2 = ($signed(sext_ln153_251_fu_21872_p1) + $signed(add_ln153_274_fu_21828_p2));

assign add_ln153_288_fu_17051_p2 = ($signed(sext_ln151_585_fu_17023_p1) + $signed(sext_ln151_586_fu_17044_p1));

assign add_ln153_289_fu_21885_p2 = ($signed(sext_ln153_253_fu_21882_p1) + $signed(select_ln126_11_fu_20877_p3));

assign add_ln153_28_fu_21046_p2 = ($signed(sext_ln153_29_fu_21043_p1) + $signed(add_ln153_25_fu_21037_p2));

assign add_ln153_290_fu_17057_p2 = ($signed(sext_ln151_581_fu_16960_p1) + $signed(sext_ln151_583_fu_16982_p1));

assign add_ln153_291_fu_17067_p2 = ($signed(sext_ln153_254_fu_17063_p1) + $signed(sext_ln151_584_fu_17002_p1));

assign add_ln153_292_fu_21894_p2 = ($signed(sext_ln153_255_fu_21891_p1) + $signed(add_ln153_289_fu_21885_p2));

assign add_ln153_293_fu_17073_p2 = ($signed(sext_ln151_575_fu_16908_p1) + $signed(sext_ln151_577_fu_16930_p1));

assign add_ln153_294_fu_17083_p2 = ($signed(sext_ln153_256_fu_17079_p1) + $signed(sext_ln151_582_fu_16978_p1));

assign add_ln153_295_fu_17089_p2 = ($signed(sext_ln151_578_fu_16933_p1) + $signed(sext_ln151_580_fu_16957_p1));

assign add_ln153_296_fu_17099_p2 = ($signed(sext_ln153_258_fu_17095_p1) + $signed(sext_ln151_576_fu_16926_p1));

assign add_ln153_297_fu_21906_p2 = ($signed(sext_ln153_259_fu_21903_p1) + $signed(sext_ln153_257_fu_21900_p1));

assign add_ln153_298_fu_21916_p2 = ($signed(sext_ln153_260_fu_21912_p1) + $signed(add_ln153_292_fu_21894_p2));

assign add_ln153_299_fu_17105_p2 = ($signed(sext_ln151_565_fu_16842_p1) + $signed(sext_ln151_564_fu_16839_p1));

assign add_ln153_29_fu_13463_p2 = ($signed(sext_ln151_322_fu_13330_p1) + $signed(sext_ln151_324_fu_13336_p1));

assign add_ln153_2_fu_13125_p2 = ($signed(sext_ln151_305_fu_13035_p1) + $signed(sext_ln151_307_fu_13041_p1));

assign add_ln153_300_fu_17115_p2 = ($signed(sext_ln153_261_fu_17111_p1) + $signed(sext_ln151_579_fu_16953_p1));

assign add_ln153_301_fu_17121_p2 = ($signed(sext_ln151_568_fu_16869_p1) + $signed(sext_ln151_567_fu_16866_p1));

assign add_ln153_302_fu_17131_p2 = ($signed(sext_ln153_263_fu_17127_p1) + $signed(sext_ln151_566_fu_16862_p1));

assign add_ln153_303_fu_21928_p2 = ($signed(sext_ln153_264_fu_21925_p1) + $signed(sext_ln153_262_fu_21922_p1));

assign add_ln153_304_fu_17137_p2 = ($signed(sext_ln151_571_fu_16896_p1) + $signed(sext_ln151_570_fu_16893_p1));

assign add_ln153_305_fu_17147_p2 = ($signed(sext_ln153_266_fu_17143_p1) + $signed(sext_ln151_569_fu_16889_p1));

assign add_ln153_306_fu_17153_p2 = ($signed(sext_ln151_572_fu_16899_p1) + $signed(sext_ln151_574_fu_16905_p1));

assign add_ln153_307_fu_17163_p2 = ($signed(sext_ln151_573_fu_16902_p1) + $signed(sext_ln153_252_fu_17048_p1));

assign add_ln153_308_fu_17173_p2 = ($signed(sext_ln153_269_fu_17169_p1) + $signed(sext_ln153_268_fu_17159_p1));

assign add_ln153_309_fu_21944_p2 = ($signed(sext_ln153_270_fu_21941_p1) + $signed(sext_ln153_267_fu_21938_p1));

assign add_ln153_30_fu_13473_p2 = ($signed(sext_ln153_25_fu_13469_p1) + $signed(sext_ln151_329_fu_13369_p1));

assign add_ln153_310_fu_21954_p2 = ($signed(sext_ln153_271_fu_21950_p1) + $signed(sext_ln153_265_fu_21934_p1));

assign add_ln153_311_fu_21964_p2 = ($signed(sext_ln153_272_fu_21960_p1) + $signed(add_ln153_298_fu_21916_p2));

assign add_ln153_312_fu_17367_p2 = ($signed(sext_ln151_608_fu_17342_p1) + $signed(sext_ln151_609_fu_17360_p1));

assign add_ln153_313_fu_21973_p2 = ($signed(sext_ln153_274_fu_21970_p1) + $signed(select_ln126_10_fu_20871_p3));

assign add_ln153_314_fu_17373_p2 = ($signed(sext_ln151_604_fu_17288_p1) + $signed(sext_ln151_606_fu_17307_p1));

assign add_ln153_315_fu_17383_p2 = ($signed(sext_ln153_275_fu_17379_p1) + $signed(sext_ln151_607_fu_17324_p1));

assign add_ln153_316_fu_21982_p2 = ($signed(sext_ln153_276_fu_21979_p1) + $signed(add_ln153_313_fu_21973_p2));

assign add_ln153_317_fu_17389_p2 = ($signed(sext_ln151_598_fu_17242_p1) + $signed(sext_ln151_600_fu_17261_p1));

assign add_ln153_318_fu_17399_p2 = ($signed(sext_ln153_277_fu_17395_p1) + $signed(sext_ln151_605_fu_17303_p1));

assign add_ln153_319_fu_17405_p2 = ($signed(sext_ln151_601_fu_17264_p1) + $signed(sext_ln151_603_fu_17285_p1));

assign add_ln153_31_fu_13483_p2 = ($signed(sext_ln151_325_fu_13339_p1) + $signed(sext_ln151_327_fu_13363_p1));

assign add_ln153_320_fu_17415_p2 = ($signed(sext_ln153_279_fu_17411_p1) + $signed(sext_ln151_599_fu_17257_p1));

assign add_ln153_321_fu_21994_p2 = ($signed(sext_ln153_280_fu_21991_p1) + $signed(sext_ln153_278_fu_21988_p1));

assign add_ln153_322_fu_22004_p2 = ($signed(sext_ln153_281_fu_22000_p1) + $signed(add_ln153_316_fu_21982_p2));

assign add_ln153_323_fu_17421_p2 = ($signed(sext_ln151_588_fu_17182_p1) + $signed(sext_ln151_587_fu_17179_p1));

assign add_ln153_324_fu_17431_p2 = ($signed(sext_ln153_282_fu_17427_p1) + $signed(sext_ln151_602_fu_17281_p1));

assign add_ln153_325_fu_17437_p2 = ($signed(sext_ln151_591_fu_17206_p1) + $signed(sext_ln151_590_fu_17203_p1));

assign add_ln153_326_fu_17447_p2 = ($signed(sext_ln153_284_fu_17443_p1) + $signed(sext_ln151_589_fu_17199_p1));

assign add_ln153_327_fu_22016_p2 = ($signed(sext_ln153_285_fu_22013_p1) + $signed(sext_ln153_283_fu_22010_p1));

assign add_ln153_328_fu_17453_p2 = ($signed(sext_ln151_594_fu_17230_p1) + $signed(sext_ln151_593_fu_17227_p1));

assign add_ln153_329_fu_17463_p2 = ($signed(sext_ln153_287_fu_17459_p1) + $signed(sext_ln151_592_fu_17223_p1));

assign add_ln153_32_fu_13493_p2 = ($signed(sext_ln153_27_fu_13489_p1) + $signed(sext_ln151_323_fu_13333_p1));

assign add_ln153_330_fu_17469_p2 = ($signed(sext_ln151_595_fu_17233_p1) + $signed(sext_ln151_597_fu_17239_p1));

assign add_ln153_331_fu_17479_p2 = ($signed(sext_ln151_596_fu_17236_p1) + $signed(sext_ln153_273_fu_17364_p1));

assign add_ln153_332_fu_17489_p2 = ($signed(sext_ln153_290_fu_17485_p1) + $signed(sext_ln153_289_fu_17475_p1));

assign add_ln153_333_fu_22032_p2 = ($signed(sext_ln153_291_fu_22029_p1) + $signed(sext_ln153_288_fu_22026_p1));

assign add_ln153_334_fu_22042_p2 = ($signed(sext_ln153_292_fu_22038_p1) + $signed(sext_ln153_286_fu_22022_p1));

assign add_ln153_335_fu_22052_p2 = ($signed(sext_ln153_293_fu_22048_p1) + $signed(add_ln153_322_fu_22004_p2));

assign add_ln153_336_fu_17683_p2 = ($signed(sext_ln151_631_fu_17658_p1) + $signed(sext_ln151_632_fu_17676_p1));

assign add_ln153_337_fu_22061_p2 = ($signed(sext_ln153_295_fu_22058_p1) + $signed(select_ln126_9_fu_20865_p3));

assign add_ln153_338_fu_17689_p2 = ($signed(sext_ln151_627_fu_17604_p1) + $signed(sext_ln151_629_fu_17623_p1));

assign add_ln153_339_fu_17699_p2 = ($signed(sext_ln153_296_fu_17695_p1) + $signed(sext_ln151_630_fu_17640_p1));

assign add_ln153_33_fu_13503_p2 = ($signed(sext_ln153_28_fu_13499_p1) + $signed(sext_ln153_26_fu_13479_p1));

assign add_ln153_340_fu_22070_p2 = ($signed(sext_ln153_297_fu_22067_p1) + $signed(add_ln153_337_fu_22061_p2));

assign add_ln153_341_fu_17705_p2 = ($signed(sext_ln151_621_fu_17558_p1) + $signed(sext_ln151_623_fu_17577_p1));

assign add_ln153_342_fu_17715_p2 = ($signed(sext_ln153_298_fu_17711_p1) + $signed(sext_ln151_628_fu_17619_p1));

assign add_ln153_343_fu_17721_p2 = ($signed(sext_ln151_624_fu_17580_p1) + $signed(sext_ln151_626_fu_17601_p1));

assign add_ln153_344_fu_17731_p2 = ($signed(sext_ln153_300_fu_17727_p1) + $signed(sext_ln151_622_fu_17573_p1));

assign add_ln153_345_fu_22082_p2 = ($signed(sext_ln153_301_fu_22079_p1) + $signed(sext_ln153_299_fu_22076_p1));

assign add_ln153_346_fu_22092_p2 = ($signed(sext_ln153_302_fu_22088_p1) + $signed(add_ln153_340_fu_22070_p2));

assign add_ln153_347_fu_17737_p2 = ($signed(sext_ln151_611_fu_17498_p1) + $signed(sext_ln151_610_fu_17495_p1));

assign add_ln153_348_fu_17747_p2 = ($signed(sext_ln153_303_fu_17743_p1) + $signed(sext_ln151_625_fu_17597_p1));

assign add_ln153_349_fu_17753_p2 = ($signed(sext_ln151_614_fu_17522_p1) + $signed(sext_ln151_613_fu_17519_p1));

assign add_ln153_34_fu_21094_p2 = ($signed(sext_ln153_41_fu_21090_p1) + $signed(add_ln153_28_fu_21046_p2));

assign add_ln153_350_fu_17763_p2 = ($signed(sext_ln153_305_fu_17759_p1) + $signed(sext_ln151_612_fu_17515_p1));

assign add_ln153_351_fu_22104_p2 = ($signed(sext_ln153_306_fu_22101_p1) + $signed(sext_ln153_304_fu_22098_p1));

assign add_ln153_352_fu_17769_p2 = ($signed(sext_ln151_617_fu_17546_p1) + $signed(sext_ln151_616_fu_17543_p1));

assign add_ln153_353_fu_17779_p2 = ($signed(sext_ln153_308_fu_17775_p1) + $signed(sext_ln151_615_fu_17539_p1));

assign add_ln153_354_fu_17785_p2 = ($signed(sext_ln151_618_fu_17549_p1) + $signed(sext_ln151_620_fu_17555_p1));

assign add_ln153_355_fu_17795_p2 = ($signed(sext_ln151_619_fu_17552_p1) + $signed(sext_ln153_294_fu_17680_p1));

assign add_ln153_356_fu_17805_p2 = ($signed(sext_ln153_311_fu_17801_p1) + $signed(sext_ln153_310_fu_17791_p1));

assign add_ln153_357_fu_22120_p2 = ($signed(sext_ln153_312_fu_22117_p1) + $signed(sext_ln153_309_fu_22114_p1));

assign add_ln153_358_fu_22130_p2 = ($signed(sext_ln153_313_fu_22126_p1) + $signed(sext_ln153_307_fu_22110_p1));

assign add_ln153_359_fu_22140_p2 = ($signed(sext_ln153_314_fu_22136_p1) + $signed(add_ln153_346_fu_22092_p2));

assign add_ln153_35_fu_13509_p2 = ($signed(sext_ln151_312_fu_13264_p1) + $signed(sext_ln151_311_fu_13261_p1));

assign add_ln153_360_fu_17999_p2 = ($signed(sext_ln151_654_fu_17974_p1) + $signed(sext_ln151_655_fu_17992_p1));

assign add_ln153_361_fu_22149_p2 = ($signed(sext_ln153_316_fu_22146_p1) + $signed(select_ln126_8_fu_20859_p3));

assign add_ln153_362_fu_18005_p2 = ($signed(sext_ln151_650_fu_17920_p1) + $signed(sext_ln151_652_fu_17939_p1));

assign add_ln153_363_fu_18015_p2 = ($signed(sext_ln153_317_fu_18011_p1) + $signed(sext_ln151_653_fu_17956_p1));

assign add_ln153_364_fu_22158_p2 = ($signed(sext_ln153_318_fu_22155_p1) + $signed(add_ln153_361_fu_22149_p2));

assign add_ln153_365_fu_18021_p2 = ($signed(sext_ln151_644_fu_17874_p1) + $signed(sext_ln151_646_fu_17893_p1));

assign add_ln153_366_fu_18031_p2 = ($signed(sext_ln153_319_fu_18027_p1) + $signed(sext_ln151_651_fu_17935_p1));

assign add_ln153_367_fu_18037_p2 = ($signed(sext_ln151_647_fu_17896_p1) + $signed(sext_ln151_649_fu_17917_p1));

assign add_ln153_368_fu_18047_p2 = ($signed(sext_ln153_321_fu_18043_p1) + $signed(sext_ln151_645_fu_17889_p1));

assign add_ln153_369_fu_22170_p2 = ($signed(sext_ln153_322_fu_22167_p1) + $signed(sext_ln153_320_fu_22164_p1));

assign add_ln153_36_fu_13519_p2 = ($signed(sext_ln153_30_fu_13515_p1) + $signed(sext_ln151_326_fu_13359_p1));

assign add_ln153_370_fu_22180_p2 = ($signed(sext_ln153_323_fu_22176_p1) + $signed(add_ln153_364_fu_22158_p2));

assign add_ln153_371_fu_18053_p2 = ($signed(sext_ln151_634_fu_17814_p1) + $signed(sext_ln151_633_fu_17811_p1));

assign add_ln153_372_fu_18063_p2 = ($signed(sext_ln153_324_fu_18059_p1) + $signed(sext_ln151_648_fu_17913_p1));

assign add_ln153_373_fu_18069_p2 = ($signed(sext_ln151_637_fu_17838_p1) + $signed(sext_ln151_636_fu_17835_p1));

assign add_ln153_374_fu_18079_p2 = ($signed(sext_ln153_326_fu_18075_p1) + $signed(sext_ln151_635_fu_17831_p1));

assign add_ln153_375_fu_22192_p2 = ($signed(sext_ln153_327_fu_22189_p1) + $signed(sext_ln153_325_fu_22186_p1));

assign add_ln153_376_fu_18085_p2 = ($signed(sext_ln151_640_fu_17862_p1) + $signed(sext_ln151_639_fu_17859_p1));

assign add_ln153_377_fu_18095_p2 = ($signed(sext_ln153_329_fu_18091_p1) + $signed(sext_ln151_638_fu_17855_p1));

assign add_ln153_378_fu_18101_p2 = ($signed(sext_ln151_641_fu_17865_p1) + $signed(sext_ln151_643_fu_17871_p1));

assign add_ln153_379_fu_18111_p2 = ($signed(sext_ln151_642_fu_17868_p1) + $signed(sext_ln153_315_fu_17996_p1));

assign add_ln153_37_fu_13525_p2 = ($signed(sext_ln151_315_fu_13291_p1) + $signed(sext_ln151_314_fu_13288_p1));

assign add_ln153_380_fu_18121_p2 = ($signed(sext_ln153_332_fu_18117_p1) + $signed(sext_ln153_331_fu_18107_p1));

assign add_ln153_381_fu_22208_p2 = ($signed(sext_ln153_333_fu_22205_p1) + $signed(sext_ln153_330_fu_22202_p1));

assign add_ln153_382_fu_22218_p2 = ($signed(sext_ln153_334_fu_22214_p1) + $signed(sext_ln153_328_fu_22198_p1));

assign add_ln153_383_fu_22228_p2 = ($signed(sext_ln153_335_fu_22224_p1) + $signed(add_ln153_370_fu_22180_p2));

assign add_ln153_384_fu_18315_p2 = ($signed(sext_ln151_677_fu_18290_p1) + $signed(sext_ln151_678_fu_18308_p1));

assign add_ln153_385_fu_22237_p2 = ($signed(sext_ln153_337_fu_22234_p1) + $signed(select_ln126_7_fu_20853_p3));

assign add_ln153_386_fu_18321_p2 = ($signed(sext_ln151_673_fu_18236_p1) + $signed(sext_ln151_675_fu_18255_p1));

assign add_ln153_387_fu_18331_p2 = ($signed(sext_ln153_338_fu_18327_p1) + $signed(sext_ln151_676_fu_18272_p1));

assign add_ln153_388_fu_22246_p2 = ($signed(sext_ln153_339_fu_22243_p1) + $signed(add_ln153_385_fu_22237_p2));

assign add_ln153_389_fu_18337_p2 = ($signed(sext_ln151_667_fu_18190_p1) + $signed(sext_ln151_669_fu_18209_p1));

assign add_ln153_38_fu_13535_p2 = ($signed(sext_ln153_32_fu_13531_p1) + $signed(sext_ln151_313_fu_13284_p1));

assign add_ln153_390_fu_18347_p2 = ($signed(sext_ln153_340_fu_18343_p1) + $signed(sext_ln151_674_fu_18251_p1));

assign add_ln153_391_fu_18353_p2 = ($signed(sext_ln151_670_fu_18212_p1) + $signed(sext_ln151_672_fu_18233_p1));

assign add_ln153_392_fu_18363_p2 = ($signed(sext_ln153_342_fu_18359_p1) + $signed(sext_ln151_668_fu_18205_p1));

assign add_ln153_393_fu_22258_p2 = ($signed(sext_ln153_343_fu_22255_p1) + $signed(sext_ln153_341_fu_22252_p1));

assign add_ln153_394_fu_22268_p2 = ($signed(sext_ln153_344_fu_22264_p1) + $signed(add_ln153_388_fu_22246_p2));

assign add_ln153_395_fu_18369_p2 = ($signed(sext_ln151_657_fu_18130_p1) + $signed(sext_ln151_656_fu_18127_p1));

assign add_ln153_396_fu_18379_p2 = ($signed(sext_ln153_345_fu_18375_p1) + $signed(sext_ln151_671_fu_18229_p1));

assign add_ln153_397_fu_18385_p2 = ($signed(sext_ln151_660_fu_18154_p1) + $signed(sext_ln151_659_fu_18151_p1));

assign add_ln153_398_fu_18395_p2 = ($signed(sext_ln153_347_fu_18391_p1) + $signed(sext_ln151_658_fu_18147_p1));

assign add_ln153_399_fu_22280_p2 = ($signed(sext_ln153_348_fu_22277_p1) + $signed(sext_ln153_346_fu_22274_p1));

assign add_ln153_39_fu_21058_p2 = ($signed(sext_ln153_33_fu_21055_p1) + $signed(sext_ln153_31_fu_21052_p1));

assign add_ln153_3_fu_13135_p2 = ($signed(sext_ln153_2_fu_13131_p1) + $signed(sext_ln151_308_fu_13064_p1));

assign add_ln153_400_fu_18401_p2 = ($signed(sext_ln151_663_fu_18178_p1) + $signed(sext_ln151_662_fu_18175_p1));

assign add_ln153_401_fu_18411_p2 = ($signed(sext_ln153_350_fu_18407_p1) + $signed(sext_ln151_661_fu_18171_p1));

assign add_ln153_402_fu_18417_p2 = ($signed(sext_ln151_664_fu_18181_p1) + $signed(sext_ln151_666_fu_18187_p1));

assign add_ln153_403_fu_18427_p2 = ($signed(sext_ln151_665_fu_18184_p1) + $signed(sext_ln153_336_fu_18312_p1));

assign add_ln153_404_fu_18437_p2 = ($signed(sext_ln153_353_fu_18433_p1) + $signed(sext_ln153_352_fu_18423_p1));

assign add_ln153_405_fu_22296_p2 = ($signed(sext_ln153_354_fu_22293_p1) + $signed(sext_ln153_351_fu_22290_p1));

assign add_ln153_406_fu_22306_p2 = ($signed(sext_ln153_355_fu_22302_p1) + $signed(sext_ln153_349_fu_22286_p1));

assign add_ln153_407_fu_22316_p2 = ($signed(sext_ln153_356_fu_22312_p1) + $signed(add_ln153_394_fu_22268_p2));

assign add_ln153_408_fu_18631_p2 = ($signed(sext_ln151_700_fu_18606_p1) + $signed(sext_ln151_701_fu_18624_p1));

assign add_ln153_409_fu_22325_p2 = ($signed(sext_ln153_358_fu_22322_p1) + $signed(select_ln126_6_fu_20847_p3));

assign add_ln153_40_fu_13541_p2 = ($signed(sext_ln151_318_fu_13318_p1) + $signed(sext_ln151_317_fu_13315_p1));

assign add_ln153_410_fu_18637_p2 = ($signed(sext_ln151_696_fu_18552_p1) + $signed(sext_ln151_698_fu_18571_p1));

assign add_ln153_411_fu_18647_p2 = ($signed(sext_ln153_359_fu_18643_p1) + $signed(sext_ln151_699_fu_18588_p1));

assign add_ln153_412_fu_22334_p2 = ($signed(sext_ln153_360_fu_22331_p1) + $signed(add_ln153_409_fu_22325_p2));

assign add_ln153_413_fu_18653_p2 = ($signed(sext_ln151_690_fu_18506_p1) + $signed(sext_ln151_692_fu_18525_p1));

assign add_ln153_414_fu_18663_p2 = ($signed(sext_ln153_361_fu_18659_p1) + $signed(sext_ln151_697_fu_18567_p1));

assign add_ln153_415_fu_18669_p2 = ($signed(sext_ln151_693_fu_18528_p1) + $signed(sext_ln151_695_fu_18549_p1));

assign add_ln153_416_fu_18679_p2 = ($signed(sext_ln153_363_fu_18675_p1) + $signed(sext_ln151_691_fu_18521_p1));

assign add_ln153_417_fu_22346_p2 = ($signed(sext_ln153_364_fu_22343_p1) + $signed(sext_ln153_362_fu_22340_p1));

assign add_ln153_418_fu_22356_p2 = ($signed(sext_ln153_365_fu_22352_p1) + $signed(add_ln153_412_fu_22334_p2));

assign add_ln153_419_fu_18685_p2 = ($signed(sext_ln151_680_fu_18446_p1) + $signed(sext_ln151_679_fu_18443_p1));

assign add_ln153_41_fu_13551_p2 = ($signed(sext_ln153_35_fu_13547_p1) + $signed(sext_ln151_316_fu_13311_p1));

assign add_ln153_420_fu_18695_p2 = ($signed(sext_ln153_366_fu_18691_p1) + $signed(sext_ln151_694_fu_18545_p1));

assign add_ln153_421_fu_18701_p2 = ($signed(sext_ln151_683_fu_18470_p1) + $signed(sext_ln151_682_fu_18467_p1));

assign add_ln153_422_fu_18711_p2 = ($signed(sext_ln153_368_fu_18707_p1) + $signed(sext_ln151_681_fu_18463_p1));

assign add_ln153_423_fu_22368_p2 = ($signed(sext_ln153_369_fu_22365_p1) + $signed(sext_ln153_367_fu_22362_p1));

assign add_ln153_424_fu_18717_p2 = ($signed(sext_ln151_686_fu_18494_p1) + $signed(sext_ln151_685_fu_18491_p1));

assign add_ln153_425_fu_18727_p2 = ($signed(sext_ln153_371_fu_18723_p1) + $signed(sext_ln151_684_fu_18487_p1));

assign add_ln153_426_fu_18733_p2 = ($signed(sext_ln151_687_fu_18497_p1) + $signed(sext_ln151_689_fu_18503_p1));

assign add_ln153_427_fu_18743_p2 = ($signed(sext_ln151_688_fu_18500_p1) + $signed(sext_ln153_357_fu_18628_p1));

assign add_ln153_428_fu_18753_p2 = ($signed(sext_ln153_374_fu_18749_p1) + $signed(sext_ln153_373_fu_18739_p1));

assign add_ln153_429_fu_22384_p2 = ($signed(sext_ln153_375_fu_22381_p1) + $signed(sext_ln153_372_fu_22378_p1));

assign add_ln153_42_fu_13557_p2 = ($signed(sext_ln151_319_fu_13321_p1) + $signed(sext_ln151_321_fu_13327_p1));

assign add_ln153_430_fu_22394_p2 = ($signed(sext_ln153_376_fu_22390_p1) + $signed(sext_ln153_370_fu_22374_p1));

assign add_ln153_431_fu_22404_p2 = ($signed(sext_ln153_377_fu_22400_p1) + $signed(add_ln153_418_fu_22356_p2));

assign add_ln153_432_fu_18947_p2 = ($signed(sext_ln151_723_fu_18922_p1) + $signed(sext_ln151_724_fu_18940_p1));

assign add_ln153_433_fu_22413_p2 = ($signed(sext_ln153_379_fu_22410_p1) + $signed(select_ln126_5_fu_20841_p3));

assign add_ln153_434_fu_18953_p2 = ($signed(sext_ln151_719_fu_18868_p1) + $signed(sext_ln151_721_fu_18887_p1));

assign add_ln153_435_fu_18963_p2 = ($signed(sext_ln153_380_fu_18959_p1) + $signed(sext_ln151_722_fu_18904_p1));

assign add_ln153_436_fu_22422_p2 = ($signed(sext_ln153_381_fu_22419_p1) + $signed(add_ln153_433_fu_22413_p2));

assign add_ln153_437_fu_18969_p2 = ($signed(sext_ln151_713_fu_18822_p1) + $signed(sext_ln151_715_fu_18841_p1));

assign add_ln153_438_fu_18979_p2 = ($signed(sext_ln153_382_fu_18975_p1) + $signed(sext_ln151_720_fu_18883_p1));

assign add_ln153_439_fu_18985_p2 = ($signed(sext_ln151_716_fu_18844_p1) + $signed(sext_ln151_718_fu_18865_p1));

assign add_ln153_43_fu_13567_p2 = ($signed(sext_ln151_320_fu_13324_p1) + $signed(sext_ln153_21_fu_13438_p1));

assign add_ln153_440_fu_18995_p2 = ($signed(sext_ln153_384_fu_18991_p1) + $signed(sext_ln151_714_fu_18837_p1));

assign add_ln153_441_fu_22434_p2 = ($signed(sext_ln153_385_fu_22431_p1) + $signed(sext_ln153_383_fu_22428_p1));

assign add_ln153_442_fu_22444_p2 = ($signed(sext_ln153_386_fu_22440_p1) + $signed(add_ln153_436_fu_22422_p2));

assign add_ln153_443_fu_19001_p2 = ($signed(sext_ln151_703_fu_18762_p1) + $signed(sext_ln151_702_fu_18759_p1));

assign add_ln153_444_fu_19011_p2 = ($signed(sext_ln153_387_fu_19007_p1) + $signed(sext_ln151_717_fu_18861_p1));

assign add_ln153_445_fu_19017_p2 = ($signed(sext_ln151_706_fu_18786_p1) + $signed(sext_ln151_705_fu_18783_p1));

assign add_ln153_446_fu_19027_p2 = ($signed(sext_ln153_389_fu_19023_p1) + $signed(sext_ln151_704_fu_18779_p1));

assign add_ln153_447_fu_22456_p2 = ($signed(sext_ln153_390_fu_22453_p1) + $signed(sext_ln153_388_fu_22450_p1));

assign add_ln153_448_fu_19033_p2 = ($signed(sext_ln151_709_fu_18810_p1) + $signed(sext_ln151_708_fu_18807_p1));

assign add_ln153_449_fu_19043_p2 = ($signed(sext_ln153_392_fu_19039_p1) + $signed(sext_ln151_707_fu_18803_p1));

assign add_ln153_44_fu_13577_p2 = ($signed(sext_ln153_38_fu_13573_p1) + $signed(sext_ln153_37_fu_13563_p1));

assign add_ln153_450_fu_19049_p2 = ($signed(sext_ln151_710_fu_18813_p1) + $signed(sext_ln151_712_fu_18819_p1));

assign add_ln153_451_fu_19059_p2 = ($signed(sext_ln151_711_fu_18816_p1) + $signed(sext_ln153_378_fu_18944_p1));

assign add_ln153_452_fu_19069_p2 = ($signed(sext_ln153_395_fu_19065_p1) + $signed(sext_ln153_394_fu_19055_p1));

assign add_ln153_453_fu_22472_p2 = ($signed(sext_ln153_396_fu_22469_p1) + $signed(sext_ln153_393_fu_22466_p1));

assign add_ln153_454_fu_22482_p2 = ($signed(sext_ln153_397_fu_22478_p1) + $signed(sext_ln153_391_fu_22462_p1));

assign add_ln153_455_fu_22492_p2 = ($signed(sext_ln153_398_fu_22488_p1) + $signed(add_ln153_442_fu_22444_p2));

assign add_ln153_456_fu_19263_p2 = ($signed(sext_ln151_746_fu_19238_p1) + $signed(sext_ln151_747_fu_19256_p1));

assign add_ln153_457_fu_22501_p2 = ($signed(sext_ln153_400_fu_22498_p1) + $signed(select_ln126_4_fu_20835_p3));

assign add_ln153_458_fu_19269_p2 = ($signed(sext_ln151_742_fu_19184_p1) + $signed(sext_ln151_744_fu_19203_p1));

assign add_ln153_459_fu_19279_p2 = ($signed(sext_ln153_401_fu_19275_p1) + $signed(sext_ln151_745_fu_19220_p1));

assign add_ln153_45_fu_21074_p2 = ($signed(sext_ln153_39_fu_21071_p1) + $signed(sext_ln153_36_fu_21068_p1));

assign add_ln153_460_fu_22510_p2 = ($signed(sext_ln153_402_fu_22507_p1) + $signed(add_ln153_457_fu_22501_p2));

assign add_ln153_461_fu_19285_p2 = ($signed(sext_ln151_736_fu_19138_p1) + $signed(sext_ln151_738_fu_19157_p1));

assign add_ln153_462_fu_19295_p2 = ($signed(sext_ln153_403_fu_19291_p1) + $signed(sext_ln151_743_fu_19199_p1));

assign add_ln153_463_fu_19301_p2 = ($signed(sext_ln151_739_fu_19160_p1) + $signed(sext_ln151_741_fu_19181_p1));

assign add_ln153_464_fu_19311_p2 = ($signed(sext_ln153_405_fu_19307_p1) + $signed(sext_ln151_737_fu_19153_p1));

assign add_ln153_465_fu_22522_p2 = ($signed(sext_ln153_406_fu_22519_p1) + $signed(sext_ln153_404_fu_22516_p1));

assign add_ln153_466_fu_22532_p2 = ($signed(sext_ln153_407_fu_22528_p1) + $signed(add_ln153_460_fu_22510_p2));

assign add_ln153_467_fu_19317_p2 = ($signed(sext_ln151_726_fu_19078_p1) + $signed(sext_ln151_725_fu_19075_p1));

assign add_ln153_468_fu_19327_p2 = ($signed(sext_ln153_408_fu_19323_p1) + $signed(sext_ln151_740_fu_19177_p1));

assign add_ln153_469_fu_19333_p2 = ($signed(sext_ln151_729_fu_19102_p1) + $signed(sext_ln151_728_fu_19099_p1));

assign add_ln153_46_fu_21084_p2 = ($signed(sext_ln153_40_fu_21080_p1) + $signed(sext_ln153_34_fu_21064_p1));

assign add_ln153_470_fu_19343_p2 = ($signed(sext_ln153_410_fu_19339_p1) + $signed(sext_ln151_727_fu_19095_p1));

assign add_ln153_471_fu_22544_p2 = ($signed(sext_ln153_411_fu_22541_p1) + $signed(sext_ln153_409_fu_22538_p1));

assign add_ln153_472_fu_19349_p2 = ($signed(sext_ln151_732_fu_19126_p1) + $signed(sext_ln151_731_fu_19123_p1));

assign add_ln153_473_fu_19359_p2 = ($signed(sext_ln153_413_fu_19355_p1) + $signed(sext_ln151_730_fu_19119_p1));

assign add_ln153_474_fu_19365_p2 = ($signed(sext_ln151_733_fu_19129_p1) + $signed(sext_ln151_735_fu_19135_p1));

assign add_ln153_475_fu_19375_p2 = ($signed(sext_ln151_734_fu_19132_p1) + $signed(sext_ln153_399_fu_19260_p1));

assign add_ln153_476_fu_19385_p2 = ($signed(sext_ln153_416_fu_19381_p1) + $signed(sext_ln153_415_fu_19371_p1));

assign add_ln153_477_fu_22560_p2 = ($signed(sext_ln153_417_fu_22557_p1) + $signed(sext_ln153_414_fu_22554_p1));

assign add_ln153_478_fu_22570_p2 = ($signed(sext_ln153_418_fu_22566_p1) + $signed(sext_ln153_412_fu_22550_p1));

assign add_ln153_479_fu_22580_p2 = ($signed(sext_ln153_419_fu_22576_p1) + $signed(add_ln153_466_fu_22532_p2));

assign add_ln153_47_fu_21100_p2 = (add_ln153_34_fu_21094_p2 + select_ln126_22_fu_20944_p3);

assign add_ln153_480_fu_19579_p2 = ($signed(sext_ln151_769_fu_19554_p1) + $signed(sext_ln151_770_fu_19572_p1));

assign add_ln153_481_fu_22589_p2 = ($signed(sext_ln153_421_fu_22586_p1) + $signed(select_ln126_3_fu_20829_p3));

assign add_ln153_482_fu_19585_p2 = ($signed(sext_ln151_765_fu_19500_p1) + $signed(sext_ln151_767_fu_19519_p1));

assign add_ln153_483_fu_19595_p2 = ($signed(sext_ln153_422_fu_19591_p1) + $signed(sext_ln151_768_fu_19536_p1));

assign add_ln153_484_fu_22598_p2 = ($signed(sext_ln153_423_fu_22595_p1) + $signed(add_ln153_481_fu_22589_p2));

assign add_ln153_485_fu_19601_p2 = ($signed(sext_ln151_759_fu_19454_p1) + $signed(sext_ln151_761_fu_19473_p1));

assign add_ln153_486_fu_19611_p2 = ($signed(sext_ln153_424_fu_19607_p1) + $signed(sext_ln151_766_fu_19515_p1));

assign add_ln153_487_fu_19617_p2 = ($signed(sext_ln151_762_fu_19476_p1) + $signed(sext_ln151_764_fu_19497_p1));

assign add_ln153_488_fu_19627_p2 = ($signed(sext_ln153_426_fu_19623_p1) + $signed(sext_ln151_760_fu_19469_p1));

assign add_ln153_489_fu_22610_p2 = ($signed(sext_ln153_427_fu_22607_p1) + $signed(sext_ln153_425_fu_22604_p1));

assign add_ln153_48_fu_13763_p2 = ($signed(sext_ln151_355_fu_13735_p1) + $signed(sext_ln151_356_fu_13756_p1));

assign add_ln153_490_fu_22620_p2 = ($signed(sext_ln153_428_fu_22616_p1) + $signed(add_ln153_484_fu_22598_p2));

assign add_ln153_491_fu_19633_p2 = ($signed(sext_ln151_749_fu_19394_p1) + $signed(sext_ln151_748_fu_19391_p1));

assign add_ln153_492_fu_19643_p2 = ($signed(sext_ln153_429_fu_19639_p1) + $signed(sext_ln151_763_fu_19493_p1));

assign add_ln153_493_fu_19649_p2 = ($signed(sext_ln151_752_fu_19418_p1) + $signed(sext_ln151_751_fu_19415_p1));

assign add_ln153_494_fu_19659_p2 = ($signed(sext_ln153_431_fu_19655_p1) + $signed(sext_ln151_750_fu_19411_p1));

assign add_ln153_495_fu_22632_p2 = ($signed(sext_ln153_432_fu_22629_p1) + $signed(sext_ln153_430_fu_22626_p1));

assign add_ln153_496_fu_19665_p2 = ($signed(sext_ln151_755_fu_19442_p1) + $signed(sext_ln151_754_fu_19439_p1));

assign add_ln153_497_fu_19675_p2 = ($signed(sext_ln153_434_fu_19671_p1) + $signed(sext_ln151_753_fu_19435_p1));

assign add_ln153_498_fu_19681_p2 = ($signed(sext_ln151_756_fu_19445_p1) + $signed(sext_ln151_758_fu_19451_p1));

assign add_ln153_499_fu_19691_p2 = ($signed(sext_ln151_757_fu_19448_p1) + $signed(sext_ln153_420_fu_19576_p1));

assign add_ln153_49_fu_21112_p2 = ($signed(sext_ln153_45_fu_21109_p1) + $signed(sext_ln153_43_fu_21106_p1));

assign add_ln153_4_fu_20971_p2 = ($signed(sext_ln153_8_fu_20968_p1) + $signed(add_ln153_1_fu_20962_p2));

assign add_ln153_500_fu_19701_p2 = ($signed(sext_ln153_437_fu_19697_p1) + $signed(sext_ln153_436_fu_19687_p1));

assign add_ln153_501_fu_22648_p2 = ($signed(sext_ln153_438_fu_22645_p1) + $signed(sext_ln153_435_fu_22642_p1));

assign add_ln153_502_fu_22658_p2 = ($signed(sext_ln153_439_fu_22654_p1) + $signed(sext_ln153_433_fu_22638_p1));

assign add_ln153_503_fu_22668_p2 = ($signed(sext_ln153_440_fu_22664_p1) + $signed(add_ln153_490_fu_22620_p2));

assign add_ln153_504_fu_19895_p2 = ($signed(sext_ln151_792_fu_19870_p1) + $signed(sext_ln151_793_fu_19888_p1));

assign add_ln153_505_fu_22677_p2 = ($signed(sext_ln153_442_fu_22674_p1) + $signed(select_ln126_2_fu_20823_p3));

assign add_ln153_506_fu_19901_p2 = ($signed(sext_ln151_788_fu_19816_p1) + $signed(sext_ln151_790_fu_19835_p1));

assign add_ln153_507_fu_19911_p2 = ($signed(sext_ln153_443_fu_19907_p1) + $signed(sext_ln151_791_fu_19852_p1));

assign add_ln153_508_fu_22686_p2 = ($signed(sext_ln153_444_fu_22683_p1) + $signed(add_ln153_505_fu_22677_p2));

assign add_ln153_509_fu_19917_p2 = ($signed(sext_ln151_782_fu_19770_p1) + $signed(sext_ln151_784_fu_19789_p1));

assign add_ln153_50_fu_13769_p2 = ($signed(sext_ln151_351_fu_13688_p1) + $signed(sext_ln151_353_fu_13694_p1));

assign add_ln153_510_fu_19927_p2 = ($signed(sext_ln153_445_fu_19923_p1) + $signed(sext_ln151_789_fu_19831_p1));

assign add_ln153_511_fu_19933_p2 = ($signed(sext_ln151_785_fu_19792_p1) + $signed(sext_ln151_787_fu_19813_p1));

assign add_ln153_512_fu_19943_p2 = ($signed(sext_ln153_447_fu_19939_p1) + $signed(sext_ln151_783_fu_19785_p1));

assign add_ln153_513_fu_22698_p2 = ($signed(sext_ln153_448_fu_22695_p1) + $signed(sext_ln153_446_fu_22692_p1));

assign add_ln153_514_fu_22708_p2 = ($signed(sext_ln153_449_fu_22704_p1) + $signed(add_ln153_508_fu_22686_p2));

assign add_ln153_515_fu_19949_p2 = ($signed(sext_ln151_772_fu_19710_p1) + $signed(sext_ln151_771_fu_19707_p1));

assign add_ln153_516_fu_19959_p2 = ($signed(sext_ln153_450_fu_19955_p1) + $signed(sext_ln151_786_fu_19809_p1));

assign add_ln153_517_fu_19965_p2 = ($signed(sext_ln151_775_fu_19734_p1) + $signed(sext_ln151_774_fu_19731_p1));

assign add_ln153_518_fu_19975_p2 = ($signed(sext_ln153_452_fu_19971_p1) + $signed(sext_ln151_773_fu_19727_p1));

assign add_ln153_519_fu_22720_p2 = ($signed(sext_ln153_453_fu_22717_p1) + $signed(sext_ln153_451_fu_22714_p1));

assign add_ln153_51_fu_13779_p2 = ($signed(sext_ln153_44_fu_13775_p1) + $signed(sext_ln151_354_fu_13714_p1));

assign add_ln153_520_fu_19981_p2 = ($signed(sext_ln151_778_fu_19758_p1) + $signed(sext_ln151_777_fu_19755_p1));

assign add_ln153_521_fu_19991_p2 = ($signed(sext_ln153_455_fu_19987_p1) + $signed(sext_ln151_776_fu_19751_p1));

assign add_ln153_522_fu_19997_p2 = ($signed(sext_ln151_779_fu_19761_p1) + $signed(sext_ln151_781_fu_19767_p1));

assign add_ln153_523_fu_20007_p2 = ($signed(sext_ln151_780_fu_19764_p1) + $signed(sext_ln153_441_fu_19892_p1));

assign add_ln153_524_fu_20017_p2 = ($signed(sext_ln153_458_fu_20013_p1) + $signed(sext_ln153_457_fu_20003_p1));

assign add_ln153_525_fu_22736_p2 = ($signed(sext_ln153_459_fu_22733_p1) + $signed(sext_ln153_456_fu_22730_p1));

assign add_ln153_526_fu_22746_p2 = ($signed(sext_ln153_460_fu_22742_p1) + $signed(sext_ln153_454_fu_22726_p1));

assign add_ln153_527_fu_22756_p2 = ($signed(sext_ln153_461_fu_22752_p1) + $signed(add_ln153_514_fu_22708_p2));

assign add_ln153_528_fu_20215_p2 = ($signed(sext_ln151_815_fu_20190_p1) + $signed(sext_ln151_816_fu_20208_p1));

assign add_ln153_529_fu_22765_p2 = ($signed(sext_ln153_463_fu_22762_p1) + $signed(select_ln126_1_fu_20817_p3));

assign add_ln153_52_fu_21121_p2 = ($signed(sext_ln153_50_fu_21118_p1) + $signed(add_ln153_49_fu_21112_p2));

assign add_ln153_530_fu_20221_p2 = ($signed(sext_ln151_811_fu_20134_p1) + $signed(sext_ln151_813_fu_20155_p1));

assign add_ln153_531_fu_20231_p2 = ($signed(sext_ln153_464_fu_20227_p1) + $signed(sext_ln151_814_fu_20172_p1));

assign add_ln153_532_fu_22774_p2 = ($signed(sext_ln153_465_fu_22771_p1) + $signed(add_ln153_529_fu_22765_p2));

assign add_ln153_533_fu_20237_p2 = ($signed(sext_ln151_805_fu_20086_p1) + $signed(sext_ln151_807_fu_20107_p1));

assign add_ln153_534_fu_20247_p2 = ($signed(sext_ln153_466_fu_20243_p1) + $signed(sext_ln151_812_fu_20151_p1));

assign add_ln153_535_fu_20253_p2 = ($signed(sext_ln151_808_fu_20110_p1) + $signed(sext_ln151_810_fu_20131_p1));

assign add_ln153_536_fu_20263_p2 = ($signed(sext_ln153_468_fu_20259_p1) + $signed(sext_ln151_806_fu_20103_p1));

assign add_ln153_537_fu_22786_p2 = ($signed(sext_ln153_469_fu_22783_p1) + $signed(sext_ln153_467_fu_22780_p1));

assign add_ln153_538_fu_22796_p2 = ($signed(sext_ln153_470_fu_22792_p1) + $signed(add_ln153_532_fu_22774_p2));

assign add_ln153_539_fu_20269_p2 = ($signed(sext_ln151_795_fu_20026_p1) + $signed(sext_ln151_794_fu_20023_p1));

assign add_ln153_53_fu_13785_p2 = ($signed(sext_ln151_345_fu_13652_p1) + $signed(sext_ln151_347_fu_13658_p1));

assign add_ln153_540_fu_20279_p2 = ($signed(sext_ln153_471_fu_20275_p1) + $signed(sext_ln151_809_fu_20127_p1));

assign add_ln153_541_fu_20285_p2 = ($signed(sext_ln151_798_fu_20050_p1) + $signed(sext_ln151_797_fu_20047_p1));

assign add_ln153_542_fu_20295_p2 = ($signed(sext_ln153_473_fu_20291_p1) + $signed(sext_ln151_796_fu_20043_p1));

assign add_ln153_543_fu_22808_p2 = ($signed(sext_ln153_474_fu_22805_p1) + $signed(sext_ln153_472_fu_22802_p1));

assign add_ln153_544_fu_20301_p2 = ($signed(sext_ln151_801_fu_20074_p1) + $signed(sext_ln151_800_fu_20071_p1));

assign add_ln153_545_fu_20311_p2 = ($signed(sext_ln153_476_fu_20307_p1) + $signed(sext_ln151_799_fu_20067_p1));

assign add_ln153_546_fu_20317_p2 = ($signed(sext_ln151_802_fu_20077_p1) + $signed(sext_ln151_804_fu_20083_p1));

assign add_ln153_547_fu_20327_p2 = ($signed(sext_ln151_803_fu_20080_p1) + $signed(sext_ln153_462_fu_20212_p1));

assign add_ln153_548_fu_20337_p2 = ($signed(sext_ln153_479_fu_20333_p1) + $signed(sext_ln153_478_fu_20323_p1));

assign add_ln153_549_fu_22824_p2 = ($signed(sext_ln153_480_fu_22821_p1) + $signed(sext_ln153_477_fu_22818_p1));

assign add_ln153_54_fu_13795_p2 = ($signed(sext_ln153_46_fu_13791_p1) + $signed(sext_ln151_352_fu_13691_p1));

assign add_ln153_550_fu_22834_p2 = ($signed(sext_ln153_481_fu_22830_p1) + $signed(sext_ln153_475_fu_22814_p1));

assign add_ln153_551_fu_22844_p2 = ($signed(sext_ln153_482_fu_22840_p1) + $signed(add_ln153_538_fu_22796_p2));

assign add_ln153_552_fu_20535_p2 = ($signed(sext_ln151_838_fu_20510_p1) + $signed(sext_ln151_839_fu_20528_p1));

assign add_ln153_553_fu_22853_p2 = ($signed(sext_ln153_484_fu_22850_p1) + $signed(select_ln126_fu_20810_p3));

assign add_ln153_554_fu_20541_p2 = ($signed(sext_ln151_834_fu_20454_p1) + $signed(sext_ln151_836_fu_20475_p1));

assign add_ln153_555_fu_20551_p2 = ($signed(sext_ln153_485_fu_20547_p1) + $signed(sext_ln151_837_fu_20492_p1));

assign add_ln153_556_fu_22862_p2 = ($signed(sext_ln153_486_fu_22859_p1) + $signed(add_ln153_553_fu_22853_p2));

assign add_ln153_557_fu_20557_p2 = ($signed(sext_ln151_828_fu_20406_p1) + $signed(sext_ln151_830_fu_20427_p1));

assign add_ln153_558_fu_20567_p2 = ($signed(sext_ln153_487_fu_20563_p1) + $signed(sext_ln151_835_fu_20471_p1));

assign add_ln153_559_fu_20573_p2 = ($signed(sext_ln151_831_fu_20430_p1) + $signed(sext_ln151_833_fu_20451_p1));

assign add_ln153_55_fu_13805_p2 = ($signed(sext_ln151_348_fu_13661_p1) + $signed(sext_ln151_350_fu_13685_p1));

assign add_ln153_560_fu_20583_p2 = ($signed(sext_ln153_489_fu_20579_p1) + $signed(sext_ln151_829_fu_20423_p1));

assign add_ln153_561_fu_22874_p2 = ($signed(sext_ln153_490_fu_22871_p1) + $signed(sext_ln153_488_fu_22868_p1));

assign add_ln153_562_fu_22884_p2 = ($signed(sext_ln153_491_fu_22880_p1) + $signed(add_ln153_556_fu_22862_p2));

assign add_ln153_563_fu_20589_p2 = ($signed(sext_ln151_818_fu_20346_p1) + $signed(sext_ln151_817_fu_20343_p1));

assign add_ln153_564_fu_20599_p2 = ($signed(sext_ln153_492_fu_20595_p1) + $signed(sext_ln151_832_fu_20447_p1));

assign add_ln153_565_fu_20605_p2 = ($signed(sext_ln151_821_fu_20370_p1) + $signed(sext_ln151_820_fu_20367_p1));

assign add_ln153_566_fu_20615_p2 = ($signed(sext_ln153_494_fu_20611_p1) + $signed(sext_ln151_819_fu_20363_p1));

assign add_ln153_567_fu_22896_p2 = ($signed(sext_ln153_495_fu_22893_p1) + $signed(sext_ln153_493_fu_22890_p1));

assign add_ln153_568_fu_20621_p2 = ($signed(sext_ln151_824_fu_20394_p1) + $signed(sext_ln151_823_fu_20391_p1));

assign add_ln153_569_fu_20631_p2 = ($signed(sext_ln153_497_fu_20627_p1) + $signed(sext_ln151_822_fu_20387_p1));

assign add_ln153_56_fu_13815_p2 = ($signed(sext_ln153_48_fu_13811_p1) + $signed(sext_ln151_346_fu_13655_p1));

assign add_ln153_570_fu_20637_p2 = ($signed(sext_ln151_825_fu_20397_p1) + $signed(sext_ln151_827_fu_20403_p1));

assign add_ln153_571_fu_20647_p2 = ($signed(sext_ln151_826_fu_20400_p1) + $signed(sext_ln153_483_fu_20532_p1));

assign add_ln153_572_fu_20657_p2 = ($signed(sext_ln153_500_fu_20653_p1) + $signed(sext_ln153_499_fu_20643_p1));

assign add_ln153_573_fu_22912_p2 = ($signed(sext_ln153_501_fu_22909_p1) + $signed(sext_ln153_498_fu_22906_p1));

assign add_ln153_574_fu_22922_p2 = ($signed(sext_ln153_502_fu_22918_p1) + $signed(sext_ln153_496_fu_22902_p1));

assign add_ln153_575_fu_22932_p2 = ($signed(sext_ln153_503_fu_22928_p1) + $signed(add_ln153_562_fu_22884_p2));

assign add_ln153_57_fu_13825_p2 = ($signed(sext_ln153_49_fu_13821_p1) + $signed(sext_ln153_47_fu_13801_p1));

assign add_ln153_58_fu_21169_p2 = ($signed(sext_ln153_62_fu_21165_p1) + $signed(add_ln153_52_fu_21121_p2));

assign add_ln153_59_fu_13831_p2 = ($signed(sext_ln151_335_fu_13586_p1) + $signed(sext_ln151_334_fu_13583_p1));

assign add_ln153_5_fu_13141_p2 = ($signed(sext_ln151_299_fu_12996_p1) + $signed(sext_ln151_301_fu_13002_p1));

assign add_ln153_60_fu_13841_p2 = ($signed(sext_ln153_51_fu_13837_p1) + $signed(sext_ln151_349_fu_13681_p1));

assign add_ln153_61_fu_13847_p2 = ($signed(sext_ln151_338_fu_13613_p1) + $signed(sext_ln151_337_fu_13610_p1));

assign add_ln153_62_fu_13857_p2 = ($signed(sext_ln153_53_fu_13853_p1) + $signed(sext_ln151_336_fu_13606_p1));

assign add_ln153_63_fu_21133_p2 = ($signed(sext_ln153_54_fu_21130_p1) + $signed(sext_ln153_52_fu_21127_p1));

assign add_ln153_64_fu_13863_p2 = ($signed(sext_ln151_341_fu_13640_p1) + $signed(sext_ln151_340_fu_13637_p1));

assign add_ln153_65_fu_13873_p2 = ($signed(sext_ln153_56_fu_13869_p1) + $signed(sext_ln151_339_fu_13633_p1));

assign add_ln153_66_fu_13879_p2 = ($signed(sext_ln151_342_fu_13643_p1) + $signed(sext_ln151_344_fu_13649_p1));

assign add_ln153_67_fu_13889_p2 = ($signed(sext_ln151_343_fu_13646_p1) + $signed(sext_ln153_42_fu_13760_p1));

assign add_ln153_68_fu_13899_p2 = ($signed(sext_ln153_59_fu_13895_p1) + $signed(sext_ln153_58_fu_13885_p1));

assign add_ln153_69_fu_21149_p2 = ($signed(sext_ln153_60_fu_21146_p1) + $signed(sext_ln153_57_fu_21143_p1));

assign add_ln153_6_fu_13151_p2 = ($signed(sext_ln153_4_fu_13147_p1) + $signed(sext_ln151_306_fu_13038_p1));

assign add_ln153_70_fu_21159_p2 = ($signed(sext_ln153_61_fu_21155_p1) + $signed(sext_ln153_55_fu_21139_p1));

assign add_ln153_71_fu_21175_p2 = (add_ln153_58_fu_21169_p2 + select_ln126_21_fu_20938_p3);

assign add_ln153_72_fu_14085_p2 = ($signed(sext_ln151_378_fu_14057_p1) + $signed(sext_ln151_379_fu_14078_p1));

assign add_ln153_73_fu_21187_p2 = ($signed(sext_ln153_66_fu_21184_p1) + $signed(sext_ln153_64_fu_21181_p1));

assign add_ln153_74_fu_14091_p2 = ($signed(sext_ln151_374_fu_14010_p1) + $signed(sext_ln151_376_fu_14016_p1));

assign add_ln153_75_fu_14101_p2 = ($signed(sext_ln153_65_fu_14097_p1) + $signed(sext_ln151_377_fu_14036_p1));

assign add_ln153_76_fu_21196_p2 = ($signed(sext_ln153_71_fu_21193_p1) + $signed(add_ln153_73_fu_21187_p2));

assign add_ln153_77_fu_14107_p2 = ($signed(sext_ln151_368_fu_13974_p1) + $signed(sext_ln151_370_fu_13980_p1));

assign add_ln153_78_fu_14117_p2 = ($signed(sext_ln153_67_fu_14113_p1) + $signed(sext_ln151_375_fu_14013_p1));

assign add_ln153_79_fu_14127_p2 = ($signed(sext_ln151_371_fu_13983_p1) + $signed(sext_ln151_373_fu_14007_p1));

assign add_ln153_7_fu_13161_p2 = ($signed(sext_ln151_302_fu_13005_p1) + $signed(sext_ln151_304_fu_13032_p1));

assign add_ln153_80_fu_14137_p2 = ($signed(sext_ln153_69_fu_14133_p1) + $signed(sext_ln151_369_fu_13977_p1));

assign add_ln153_81_fu_14147_p2 = ($signed(sext_ln153_70_fu_14143_p1) + $signed(sext_ln153_68_fu_14123_p1));

assign add_ln153_82_fu_21244_p2 = ($signed(sext_ln153_83_fu_21240_p1) + $signed(add_ln153_76_fu_21196_p2));

assign add_ln153_83_fu_14153_p2 = ($signed(sext_ln151_358_fu_13908_p1) + $signed(sext_ln151_357_fu_13905_p1));

assign add_ln153_84_fu_14163_p2 = ($signed(sext_ln153_72_fu_14159_p1) + $signed(sext_ln151_372_fu_14003_p1));

assign add_ln153_85_fu_14169_p2 = ($signed(sext_ln151_361_fu_13935_p1) + $signed(sext_ln151_360_fu_13932_p1));

assign add_ln153_86_fu_14179_p2 = ($signed(sext_ln153_74_fu_14175_p1) + $signed(sext_ln151_359_fu_13928_p1));

assign add_ln153_87_fu_21208_p2 = ($signed(sext_ln153_75_fu_21205_p1) + $signed(sext_ln153_73_fu_21202_p1));

assign add_ln153_88_fu_14185_p2 = ($signed(sext_ln151_364_fu_13962_p1) + $signed(sext_ln151_363_fu_13959_p1));

assign add_ln153_89_fu_14195_p2 = ($signed(sext_ln153_77_fu_14191_p1) + $signed(sext_ln151_362_fu_13955_p1));

assign add_ln153_8_fu_13171_p2 = ($signed(sext_ln153_6_fu_13167_p1) + $signed(sext_ln151_300_fu_12999_p1));

assign add_ln153_90_fu_14201_p2 = ($signed(sext_ln151_365_fu_13965_p1) + $signed(sext_ln151_367_fu_13971_p1));

assign add_ln153_91_fu_14211_p2 = ($signed(sext_ln151_366_fu_13968_p1) + $signed(sext_ln153_63_fu_14082_p1));

assign add_ln153_92_fu_14221_p2 = ($signed(sext_ln153_80_fu_14217_p1) + $signed(sext_ln153_79_fu_14207_p1));

assign add_ln153_93_fu_21224_p2 = ($signed(sext_ln153_81_fu_21221_p1) + $signed(sext_ln153_78_fu_21218_p1));

assign add_ln153_94_fu_21234_p2 = ($signed(sext_ln153_82_fu_21230_p1) + $signed(sext_ln153_76_fu_21214_p1));

assign add_ln153_95_fu_21250_p2 = (add_ln153_82_fu_21244_p2 + select_ln126_20_fu_20932_p3);

assign add_ln153_96_fu_14407_p2 = ($signed(sext_ln151_401_fu_14379_p1) + $signed(sext_ln151_402_fu_14400_p1));

assign add_ln153_97_fu_21262_p2 = ($signed(sext_ln153_87_fu_21259_p1) + $signed(sext_ln153_85_fu_21256_p1));

assign add_ln153_98_fu_14413_p2 = ($signed(sext_ln151_397_fu_14332_p1) + $signed(sext_ln151_399_fu_14338_p1));

assign add_ln153_99_fu_14423_p2 = ($signed(sext_ln153_86_fu_14419_p1) + $signed(sext_ln151_400_fu_14358_p1));

assign add_ln153_9_fu_13181_p2 = ($signed(sext_ln153_7_fu_13177_p1) + $signed(sext_ln153_5_fu_13157_p1));

assign add_ln153_fu_13119_p2 = ($signed(sext_ln151_309_fu_13088_p1) + $signed(sext_ln151_310_fu_13112_p1));

assign and_ln120_fu_2707_p2 = (xor_ln120_fu_2696_p2 & icmp_ln122_fu_2701_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = 1'b0;

assign ap_block_pp0_stage0_01001 = 1'b0;

assign ap_block_pp0_stage0_11001 = 1'b0;

assign ap_block_pp0_stage0_subdone = 1'b0;

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

assign ap_block_state4_pp0_stage0_iter3 = (1'b1 == 1'b0);

always @ (*) begin
    ap_block_state7_pp0_stage0_iter6 = ((icmp_ln161_reg_23552_pp0_iter5_reg == 1'd1) & (1'b1 == 1'b0));
end

always @ (*) begin
    ap_condition_frp_pvb_no_bkwd_prs = (pf_mac_sm_U_pf_ready == 1'b1);
end

always @ (*) begin
    ap_condition_frp_pvb_pf_start = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b1));
end

always @ (*) begin
    ap_condition_frp_roi_pvb_no_fwd_prs = ~(cache_window_sm_num_data_valid < (ap_frp_data_req_cache_window_sm + ap_frp_data_req_cache_window_sm_op104));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = internal_ap_ready;

assign cache_window_sm_blk_n = 1'b1;

assign icmp_ln120_fu_2627_p2 = ((ap_sig_allocacmp_indvar_flatten59_load == 16'd50176) ? 1'b1 : 1'b0);

assign icmp_ln121_fu_2633_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 11'd512) ? 1'b1 : 1'b0);

assign icmp_ln122_fu_2701_p2 = ((ap_sig_allocacmp_cit_load == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln126_fu_2795_p2 = ((select_ln121_reg_23502 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln161_fu_2804_p2 = ((select_ln121_reg_23502 == 6'd31) ? 1'b1 : 1'b0);

assign lshr_ln_fu_2823_p4 = {{cache_window_sm_dout[5:3]}};

assign mac_sm_blk_n = 1'b1;

assign mac_sm_din = pf_mac_sm_U_data_out;

assign mlp_inst_m2_bias_arr_113_address0 = zext_ln121_fu_2809_p1;

assign mlp_inst_m2_weight_arr_112_address0 = zext_ln151_49_fu_2790_p1;

assign mul_res_1000_fu_11429_p0 = zext_ln151_41_fu_10229_p1;

assign mul_res_1000_fu_11429_p1 = sext_ln151_137_fu_6371_p1;

assign mul_res_1001_fu_18562_p0 = zext_ln151_42_fu_16963_p1;

assign mul_res_1001_fu_18562_p1 = sext_ln151_138_reg_24363;

assign mul_res_1002_fu_11443_p0 = zext_ln151_43_fu_10267_p1;

assign mul_res_1002_fu_11443_p1 = sext_ln151_139_fu_6427_p1;

assign mul_res_1003_fu_18582_p0 = zext_ln151_44_fu_16985_p1;

assign mul_res_1003_fu_18582_p1 = sext_ln151_140_fu_14663_p1;

assign mul_res_1004_fu_18600_p0 = zext_ln151_45_fu_17006_p1;

assign mul_res_1004_fu_18600_p1 = sext_ln151_141_fu_14684_p1;

assign mul_res_1005_fu_18618_p0 = zext_ln151_46_fu_17027_p1;

assign mul_res_1005_fu_18618_p1 = sext_ln151_142_fu_14705_p1;

assign mul_res_1006_fu_11457_p0 = zext_ln151_47_fu_10325_p1;

assign mul_res_1006_fu_11457_p1 = sext_ln151_143_fu_6485_p1;

assign mul_res_1007_fu_11471_p0 = zext_ln151_24_fu_9825_p1;

assign mul_res_1007_fu_11471_p1 = sext_ln151_144_fu_6513_p1;

assign mul_res_1008_fu_11485_p0 = zext_ln151_25_fu_9853_p1;

assign mul_res_1008_fu_11485_p1 = sext_ln151_145_fu_6541_p1;

assign mul_res_1009_fu_18773_p0 = zext_ln151_26_fu_16845_p1;

assign mul_res_1009_fu_18773_p1 = sext_ln151_146_fu_14877_p1;

assign mul_res_1010_fu_11499_p0 = zext_ln151_27_fu_9891_p1;

assign mul_res_1010_fu_11499_p1 = sext_ln151_147_fu_6579_p1;

assign mul_res_1011_fu_11513_p0 = zext_ln151_28_fu_9919_p1;

assign mul_res_1011_fu_11513_p1 = sext_ln151_148_fu_6607_p1;

assign mul_res_1012_fu_18797_p0 = zext_ln151_29_fu_16872_p1;

assign mul_res_1012_fu_18797_p1 = sext_ln151_149_fu_14904_p1;

assign mul_res_1013_fu_11527_p0 = zext_ln151_30_fu_9957_p1;

assign mul_res_1013_fu_11527_p1 = sext_ln151_150_fu_6645_p1;

assign mul_res_1014_fu_11541_p0 = zext_ln151_31_fu_9985_p1;

assign mul_res_1014_fu_11541_p1 = sext_ln151_151_fu_6673_p1;

assign mul_res_1015_fu_11555_p0 = zext_ln151_32_fu_10013_p1;

assign mul_res_1015_fu_11555_p1 = sext_ln151_152_fu_6701_p1;

assign mul_res_1016_fu_11569_p0 = zext_ln151_33_fu_10041_p1;

assign mul_res_1016_fu_11569_p1 = sext_ln151_153_fu_6729_p1;

assign mul_res_1017_fu_11583_p0 = zext_ln151_34_fu_10069_p1;

assign mul_res_1017_fu_11583_p1 = sext_ln151_154_fu_6757_p1;

assign mul_res_1018_fu_11597_p0 = zext_ln151_35_fu_10097_p1;

assign mul_res_1018_fu_11597_p1 = sext_ln151_155_fu_6785_p1;

assign mul_res_1019_fu_18832_p0 = zext_ln151_36_fu_16911_p1;

assign mul_res_1019_fu_18832_p1 = sext_ln151_156_reg_24459;

assign mul_res_1020_fu_11611_p0 = zext_ln151_37_fu_10135_p1;

assign mul_res_1020_fu_11611_p1 = sext_ln151_157_fu_6841_p1;

assign mul_res_1021_fu_11625_p0 = zext_ln151_38_fu_10163_p1;

assign mul_res_1021_fu_11625_p1 = sext_ln151_158_fu_6869_p1;

assign mul_res_1022_fu_18855_p0 = zext_ln151_39_fu_16936_p1;

assign mul_res_1022_fu_18855_p1 = sext_ln151_159_fu_14952_p1;

assign mul_res_1023_fu_11639_p0 = zext_ln151_40_fu_10201_p1;

assign mul_res_1023_fu_11639_p1 = sext_ln151_160_fu_6907_p1;

assign mul_res_1024_fu_11653_p0 = zext_ln151_41_fu_10229_p1;

assign mul_res_1024_fu_11653_p1 = sext_ln151_161_fu_6935_p1;

assign mul_res_1025_fu_18878_p0 = zext_ln151_42_fu_16963_p1;

assign mul_res_1025_fu_18878_p1 = sext_ln151_162_reg_24495;

assign mul_res_1026_fu_11667_p0 = zext_ln151_43_fu_10267_p1;

assign mul_res_1026_fu_11667_p1 = sext_ln151_163_fu_6991_p1;

assign mul_res_1027_fu_18898_p0 = zext_ln151_44_fu_16985_p1;

assign mul_res_1027_fu_18898_p1 = sext_ln151_164_fu_14985_p1;

assign mul_res_1028_fu_18916_p0 = zext_ln151_45_fu_17006_p1;

assign mul_res_1028_fu_18916_p1 = sext_ln151_165_fu_15006_p1;

assign mul_res_1029_fu_18934_p0 = zext_ln151_46_fu_17027_p1;

assign mul_res_1029_fu_18934_p1 = sext_ln151_166_fu_15027_p1;

assign mul_res_1030_fu_11681_p0 = zext_ln151_47_fu_10325_p1;

assign mul_res_1030_fu_11681_p1 = sext_ln151_167_fu_7049_p1;

assign mul_res_1031_fu_11695_p0 = zext_ln151_24_fu_9825_p1;

assign mul_res_1031_fu_11695_p1 = sext_ln151_168_fu_7077_p1;

assign mul_res_1032_fu_11709_p0 = zext_ln151_25_fu_9853_p1;

assign mul_res_1032_fu_11709_p1 = sext_ln151_169_fu_7105_p1;

assign mul_res_1033_fu_19089_p0 = zext_ln151_26_fu_16845_p1;

assign mul_res_1033_fu_19089_p1 = sext_ln151_170_fu_15199_p1;

assign mul_res_1034_fu_11723_p0 = zext_ln151_27_fu_9891_p1;

assign mul_res_1034_fu_11723_p1 = sext_ln151_171_fu_7143_p1;

assign mul_res_1035_fu_11737_p0 = zext_ln151_28_fu_9919_p1;

assign mul_res_1035_fu_11737_p1 = sext_ln151_172_fu_7171_p1;

assign mul_res_1036_fu_19113_p0 = zext_ln151_29_fu_16872_p1;

assign mul_res_1036_fu_19113_p1 = sext_ln151_173_fu_15226_p1;

assign mul_res_1037_fu_11751_p0 = zext_ln151_30_fu_9957_p1;

assign mul_res_1037_fu_11751_p1 = sext_ln151_174_fu_7209_p1;

assign mul_res_1038_fu_11765_p0 = zext_ln151_31_fu_9985_p1;

assign mul_res_1038_fu_11765_p1 = sext_ln151_175_fu_7237_p1;

assign mul_res_1039_fu_11779_p0 = zext_ln151_32_fu_10013_p1;

assign mul_res_1039_fu_11779_p1 = sext_ln151_176_fu_7265_p1;

assign mul_res_1040_fu_11793_p0 = zext_ln151_33_fu_10041_p1;

assign mul_res_1040_fu_11793_p1 = sext_ln151_177_fu_7293_p1;

assign mul_res_1041_fu_11807_p0 = zext_ln151_34_fu_10069_p1;

assign mul_res_1041_fu_11807_p1 = sext_ln151_178_fu_7321_p1;

assign mul_res_1042_fu_11821_p0 = zext_ln151_35_fu_10097_p1;

assign mul_res_1042_fu_11821_p1 = sext_ln151_179_fu_7349_p1;

assign mul_res_1043_fu_19148_p0 = zext_ln151_36_fu_16911_p1;

assign mul_res_1043_fu_19148_p1 = sext_ln151_180_reg_24591;

assign mul_res_1044_fu_11835_p0 = zext_ln151_37_fu_10135_p1;

assign mul_res_1044_fu_11835_p1 = sext_ln151_181_fu_7405_p1;

assign mul_res_1045_fu_11849_p0 = zext_ln151_38_fu_10163_p1;

assign mul_res_1045_fu_11849_p1 = sext_ln151_182_fu_7433_p1;

assign mul_res_1046_fu_19171_p0 = zext_ln151_39_fu_16936_p1;

assign mul_res_1046_fu_19171_p1 = sext_ln151_183_fu_15274_p1;

assign mul_res_1047_fu_11863_p0 = zext_ln151_40_fu_10201_p1;

assign mul_res_1047_fu_11863_p1 = sext_ln151_184_fu_7471_p1;

assign mul_res_1048_fu_11877_p0 = zext_ln151_41_fu_10229_p1;

assign mul_res_1048_fu_11877_p1 = sext_ln151_185_fu_7499_p1;

assign mul_res_1049_fu_19194_p0 = zext_ln151_42_fu_16963_p1;

assign mul_res_1049_fu_19194_p1 = sext_ln151_186_reg_24627;

assign mul_res_1050_fu_11891_p0 = zext_ln151_43_fu_10267_p1;

assign mul_res_1050_fu_11891_p1 = sext_ln151_187_fu_7555_p1;

assign mul_res_1051_fu_19214_p0 = zext_ln151_44_fu_16985_p1;

assign mul_res_1051_fu_19214_p1 = sext_ln151_188_fu_15307_p1;

assign mul_res_1052_fu_19232_p0 = zext_ln151_45_fu_17006_p1;

assign mul_res_1052_fu_19232_p1 = sext_ln151_189_fu_15328_p1;

assign mul_res_1053_fu_19250_p0 = zext_ln151_46_fu_17027_p1;

assign mul_res_1053_fu_19250_p1 = sext_ln151_190_fu_15349_p1;

assign mul_res_1054_fu_11905_p0 = zext_ln151_47_fu_10325_p1;

assign mul_res_1054_fu_11905_p1 = sext_ln151_191_fu_7613_p1;

assign mul_res_1055_fu_11919_p0 = zext_ln151_24_fu_9825_p1;

assign mul_res_1055_fu_11919_p1 = sext_ln151_192_fu_7641_p1;

assign mul_res_1056_fu_11933_p0 = zext_ln151_25_fu_9853_p1;

assign mul_res_1056_fu_11933_p1 = sext_ln151_193_fu_7669_p1;

assign mul_res_1057_fu_19405_p0 = zext_ln151_26_fu_16845_p1;

assign mul_res_1057_fu_19405_p1 = sext_ln151_194_fu_15521_p1;

assign mul_res_1058_fu_11947_p0 = zext_ln151_27_fu_9891_p1;

assign mul_res_1058_fu_11947_p1 = sext_ln151_195_fu_7707_p1;

assign mul_res_1059_fu_11961_p0 = zext_ln151_28_fu_9919_p1;

assign mul_res_1059_fu_11961_p1 = sext_ln151_196_fu_7735_p1;

assign mul_res_1060_fu_19429_p0 = zext_ln151_29_fu_16872_p1;

assign mul_res_1060_fu_19429_p1 = sext_ln151_197_fu_15548_p1;

assign mul_res_1061_fu_11975_p0 = zext_ln151_30_fu_9957_p1;

assign mul_res_1061_fu_11975_p1 = sext_ln151_198_fu_7773_p1;

assign mul_res_1062_fu_11989_p0 = zext_ln151_31_fu_9985_p1;

assign mul_res_1062_fu_11989_p1 = sext_ln151_199_fu_7801_p1;

assign mul_res_1063_fu_12003_p0 = zext_ln151_32_fu_10013_p1;

assign mul_res_1063_fu_12003_p1 = sext_ln151_200_fu_7829_p1;

assign mul_res_1064_fu_12017_p0 = zext_ln151_33_fu_10041_p1;

assign mul_res_1064_fu_12017_p1 = sext_ln151_201_fu_7857_p1;

assign mul_res_1065_fu_12031_p0 = zext_ln151_34_fu_10069_p1;

assign mul_res_1065_fu_12031_p1 = sext_ln151_202_fu_7885_p1;

assign mul_res_1066_fu_12045_p0 = zext_ln151_35_fu_10097_p1;

assign mul_res_1066_fu_12045_p1 = sext_ln151_203_fu_7913_p1;

assign mul_res_1067_fu_19464_p0 = zext_ln151_36_fu_16911_p1;

assign mul_res_1067_fu_19464_p1 = sext_ln151_204_reg_24723;

assign mul_res_1068_fu_12059_p0 = zext_ln151_37_fu_10135_p1;

assign mul_res_1068_fu_12059_p1 = sext_ln151_205_fu_7969_p1;

assign mul_res_1069_fu_12073_p0 = zext_ln151_38_fu_10163_p1;

assign mul_res_1069_fu_12073_p1 = sext_ln151_206_fu_7997_p1;

assign mul_res_1070_fu_19487_p0 = zext_ln151_39_fu_16936_p1;

assign mul_res_1070_fu_19487_p1 = sext_ln151_207_fu_15596_p1;

assign mul_res_1071_fu_12087_p0 = zext_ln151_40_fu_10201_p1;

assign mul_res_1071_fu_12087_p1 = sext_ln151_208_fu_8035_p1;

assign mul_res_1072_fu_12101_p0 = zext_ln151_41_fu_10229_p1;

assign mul_res_1072_fu_12101_p1 = sext_ln151_209_fu_8063_p1;

assign mul_res_1073_fu_19510_p0 = zext_ln151_42_fu_16963_p1;

assign mul_res_1073_fu_19510_p1 = sext_ln151_210_reg_24759;

assign mul_res_1074_fu_12115_p0 = zext_ln151_43_fu_10267_p1;

assign mul_res_1074_fu_12115_p1 = sext_ln151_211_fu_8119_p1;

assign mul_res_1075_fu_19530_p0 = zext_ln151_44_fu_16985_p1;

assign mul_res_1075_fu_19530_p1 = sext_ln151_212_fu_15629_p1;

assign mul_res_1076_fu_19548_p0 = zext_ln151_45_fu_17006_p1;

assign mul_res_1076_fu_19548_p1 = sext_ln151_213_fu_15650_p1;

assign mul_res_1077_fu_19566_p0 = zext_ln151_46_fu_17027_p1;

assign mul_res_1077_fu_19566_p1 = sext_ln151_214_fu_15671_p1;

assign mul_res_1078_fu_12129_p0 = zext_ln151_47_fu_10325_p1;

assign mul_res_1078_fu_12129_p1 = sext_ln151_215_fu_8177_p1;

assign mul_res_1079_fu_12143_p0 = zext_ln151_24_fu_9825_p1;

assign mul_res_1079_fu_12143_p1 = sext_ln151_216_fu_8205_p1;

assign mul_res_1080_fu_12157_p0 = zext_ln151_25_fu_9853_p1;

assign mul_res_1080_fu_12157_p1 = sext_ln151_217_fu_8233_p1;

assign mul_res_1081_fu_19721_p0 = zext_ln151_26_fu_16845_p1;

assign mul_res_1081_fu_19721_p1 = sext_ln151_218_fu_15843_p1;

assign mul_res_1082_fu_12171_p0 = zext_ln151_27_fu_9891_p1;

assign mul_res_1082_fu_12171_p1 = sext_ln151_219_fu_8271_p1;

assign mul_res_1083_fu_12185_p0 = zext_ln151_28_fu_9919_p1;

assign mul_res_1083_fu_12185_p1 = sext_ln151_220_fu_8299_p1;

assign mul_res_1084_fu_19745_p0 = zext_ln151_29_fu_16872_p1;

assign mul_res_1084_fu_19745_p1 = sext_ln151_221_fu_15870_p1;

assign mul_res_1085_fu_12199_p0 = zext_ln151_30_fu_9957_p1;

assign mul_res_1085_fu_12199_p1 = sext_ln151_222_fu_8337_p1;

assign mul_res_1086_fu_12213_p0 = zext_ln151_31_fu_9985_p1;

assign mul_res_1086_fu_12213_p1 = sext_ln151_223_fu_8365_p1;

assign mul_res_1087_fu_12227_p0 = zext_ln151_32_fu_10013_p1;

assign mul_res_1087_fu_12227_p1 = sext_ln151_224_fu_8393_p1;

assign mul_res_1088_fu_12241_p0 = zext_ln151_33_fu_10041_p1;

assign mul_res_1088_fu_12241_p1 = sext_ln151_225_fu_8421_p1;

assign mul_res_1089_fu_12255_p0 = zext_ln151_34_fu_10069_p1;

assign mul_res_1089_fu_12255_p1 = sext_ln151_226_fu_8449_p1;

assign mul_res_1090_fu_12269_p0 = zext_ln151_35_fu_10097_p1;

assign mul_res_1090_fu_12269_p1 = sext_ln151_227_fu_8477_p1;

assign mul_res_1091_fu_19780_p0 = zext_ln151_36_fu_16911_p1;

assign mul_res_1091_fu_19780_p1 = sext_ln151_228_reg_24855;

assign mul_res_1092_fu_12283_p0 = zext_ln151_37_fu_10135_p1;

assign mul_res_1092_fu_12283_p1 = sext_ln151_229_fu_8533_p1;

assign mul_res_1093_fu_12297_p0 = zext_ln151_38_fu_10163_p1;

assign mul_res_1093_fu_12297_p1 = sext_ln151_230_fu_8561_p1;

assign mul_res_1094_fu_19803_p0 = zext_ln151_39_fu_16936_p1;

assign mul_res_1094_fu_19803_p1 = sext_ln151_231_fu_15918_p1;

assign mul_res_1095_fu_12311_p0 = zext_ln151_40_fu_10201_p1;

assign mul_res_1095_fu_12311_p1 = sext_ln151_232_fu_8599_p1;

assign mul_res_1096_fu_12325_p0 = zext_ln151_41_fu_10229_p1;

assign mul_res_1096_fu_12325_p1 = sext_ln151_233_fu_8627_p1;

assign mul_res_1097_fu_19826_p0 = zext_ln151_42_fu_16963_p1;

assign mul_res_1097_fu_19826_p1 = sext_ln151_234_reg_24891;

assign mul_res_1098_fu_12339_p0 = zext_ln151_43_fu_10267_p1;

assign mul_res_1098_fu_12339_p1 = sext_ln151_235_fu_8683_p1;

assign mul_res_1099_fu_19846_p0 = zext_ln151_44_fu_16985_p1;

assign mul_res_1099_fu_19846_p1 = sext_ln151_236_fu_15951_p1;

assign mul_res_1100_fu_19864_p0 = zext_ln151_45_fu_17006_p1;

assign mul_res_1100_fu_19864_p1 = sext_ln151_237_fu_15972_p1;

assign mul_res_1101_fu_19882_p0 = zext_ln151_46_fu_17027_p1;

assign mul_res_1101_fu_19882_p1 = sext_ln151_238_fu_15993_p1;

assign mul_res_1102_fu_12353_p0 = zext_ln151_47_fu_10325_p1;

assign mul_res_1102_fu_12353_p1 = sext_ln151_239_fu_8741_p1;

assign mul_res_1103_fu_12367_p0 = zext_ln151_24_fu_9825_p1;

assign mul_res_1103_fu_12367_p1 = sext_ln151_240_fu_8769_p1;

assign mul_res_1104_fu_12381_p0 = zext_ln151_25_fu_9853_p1;

assign mul_res_1104_fu_12381_p1 = sext_ln151_241_fu_8797_p1;

assign mul_res_1105_fu_20037_p0 = zext_ln151_26_fu_16845_p1;

assign mul_res_1105_fu_20037_p1 = sext_ln151_242_fu_16165_p1;

assign mul_res_1106_fu_12395_p0 = zext_ln151_27_fu_9891_p1;

assign mul_res_1106_fu_12395_p1 = sext_ln151_243_fu_8835_p1;

assign mul_res_1107_fu_12409_p0 = zext_ln151_28_fu_9919_p1;

assign mul_res_1107_fu_12409_p1 = sext_ln151_244_fu_8863_p1;

assign mul_res_1108_fu_20061_p0 = zext_ln151_29_fu_16872_p1;

assign mul_res_1108_fu_20061_p1 = sext_ln151_245_fu_16192_p1;

assign mul_res_1109_fu_12423_p0 = zext_ln151_30_fu_9957_p1;

assign mul_res_1109_fu_12423_p1 = sext_ln151_246_fu_8901_p1;

assign mul_res_1110_fu_12437_p0 = zext_ln151_31_fu_9985_p1;

assign mul_res_1110_fu_12437_p1 = sext_ln151_247_fu_8929_p1;

assign mul_res_1111_fu_12451_p0 = zext_ln151_32_fu_10013_p1;

assign mul_res_1111_fu_12451_p1 = sext_ln151_248_fu_8957_p1;

assign mul_res_1112_fu_12465_p0 = zext_ln151_33_fu_10041_p1;

assign mul_res_1112_fu_12465_p1 = sext_ln151_249_fu_8985_p1;

assign mul_res_1113_fu_12479_p0 = zext_ln151_34_fu_10069_p1;

assign mul_res_1113_fu_12479_p1 = sext_ln151_250_fu_9013_p1;

assign mul_res_1114_fu_12493_p0 = zext_ln151_35_fu_10097_p1;

assign mul_res_1114_fu_12493_p1 = sext_ln151_251_fu_9041_p1;

assign mul_res_1115_fu_20097_p0 = zext_ln151_36_fu_16911_p1;

assign mul_res_1115_fu_20097_p1 = sext_ln151_252_fu_16231_p1;

assign mul_res_1116_fu_12507_p0 = zext_ln151_37_fu_10135_p1;

assign mul_res_1116_fu_12507_p1 = sext_ln151_253_fu_9079_p1;

assign mul_res_1117_fu_12521_p0 = zext_ln151_38_fu_10163_p1;

assign mul_res_1117_fu_12521_p1 = sext_ln151_254_fu_9107_p1;

assign mul_res_1118_fu_20121_p0 = zext_ln151_39_fu_16936_p1;

assign mul_res_1118_fu_20121_p1 = sext_ln151_255_fu_16256_p1;

assign mul_res_1119_fu_12535_p0 = zext_ln151_40_fu_10201_p1;

assign mul_res_1119_fu_12535_p1 = sext_ln151_256_fu_9145_p1;

assign mul_res_1120_fu_12549_p0 = zext_ln151_41_fu_10229_p1;

assign mul_res_1120_fu_12549_p1 = sext_ln151_257_fu_9173_p1;

assign mul_res_1121_fu_20145_p0 = zext_ln151_42_fu_16963_p1;

assign mul_res_1121_fu_20145_p1 = sext_ln151_258_fu_16283_p1;

assign mul_res_1122_fu_12563_p0 = zext_ln151_43_fu_10267_p1;

assign mul_res_1122_fu_12563_p1 = sext_ln151_259_fu_9211_p1;

assign mul_res_1123_fu_20166_p0 = zext_ln151_44_fu_16985_p1;

assign mul_res_1123_fu_20166_p1 = sext_ln151_260_fu_16305_p1;

assign mul_res_1124_fu_20184_p0 = zext_ln151_45_fu_17006_p1;

assign mul_res_1124_fu_20184_p1 = sext_ln151_261_fu_16326_p1;

assign mul_res_1125_fu_20202_p0 = zext_ln151_46_fu_17027_p1;

assign mul_res_1125_fu_20202_p1 = sext_ln151_262_fu_16347_p1;

assign mul_res_1126_fu_12577_p0 = zext_ln151_47_fu_10325_p1;

assign mul_res_1126_fu_12577_p1 = sext_ln151_263_fu_9269_p1;

assign mul_res_1127_fu_12591_p0 = zext_ln151_24_fu_9825_p1;

assign mul_res_1127_fu_12591_p1 = sext_ln151_264_fu_9297_p1;

assign mul_res_1128_fu_12605_p0 = zext_ln151_25_fu_9853_p1;

assign mul_res_1128_fu_12605_p1 = sext_ln151_265_fu_9325_p1;

assign mul_res_1129_fu_20357_p0 = zext_ln151_26_fu_16845_p1;

assign mul_res_1129_fu_20357_p1 = sext_ln151_266_fu_16505_p1;

assign mul_res_1130_fu_12619_p0 = zext_ln151_27_fu_9891_p1;

assign mul_res_1130_fu_12619_p1 = sext_ln151_267_fu_9363_p1;

assign mul_res_1131_fu_12633_p0 = zext_ln151_28_fu_9919_p1;

assign mul_res_1131_fu_12633_p1 = sext_ln151_268_fu_9391_p1;

assign mul_res_1132_fu_20381_p0 = zext_ln151_29_fu_16872_p1;

assign mul_res_1132_fu_20381_p1 = sext_ln151_269_fu_16532_p1;

assign mul_res_1133_fu_12647_p0 = zext_ln151_30_fu_9957_p1;

assign mul_res_1133_fu_12647_p1 = sext_ln151_270_fu_9429_p1;

assign mul_res_1134_fu_12661_p0 = zext_ln151_31_fu_9985_p1;

assign mul_res_1134_fu_12661_p1 = sext_ln151_271_fu_9457_p1;

assign mul_res_1135_fu_12675_p0 = zext_ln151_32_fu_10013_p1;

assign mul_res_1135_fu_12675_p1 = sext_ln151_272_fu_9485_p1;

assign mul_res_1136_fu_12689_p0 = zext_ln151_33_fu_10041_p1;

assign mul_res_1136_fu_12689_p1 = sext_ln151_273_fu_9513_p1;

assign mul_res_1137_fu_12703_p0 = zext_ln151_34_fu_10069_p1;

assign mul_res_1137_fu_12703_p1 = sext_ln151_274_fu_9541_p1;

assign mul_res_1138_fu_12717_p0 = zext_ln151_35_fu_10097_p1;

assign mul_res_1138_fu_12717_p1 = sext_ln151_275_fu_9569_p1;

assign mul_res_1139_fu_20417_p0 = zext_ln151_36_fu_16911_p1;

assign mul_res_1139_fu_20417_p1 = sext_ln151_276_fu_16571_p1;

assign mul_res_1140_fu_12731_p0 = zext_ln151_37_fu_10135_p1;

assign mul_res_1140_fu_12731_p1 = sext_ln151_277_fu_9607_p1;

assign mul_res_1141_fu_12745_p0 = zext_ln151_38_fu_10163_p1;

assign mul_res_1141_fu_12745_p1 = sext_ln151_278_fu_9635_p1;

assign mul_res_1142_fu_20441_p0 = zext_ln151_39_fu_16936_p1;

assign mul_res_1142_fu_20441_p1 = sext_ln151_279_fu_16596_p1;

assign mul_res_1143_fu_12759_p0 = zext_ln151_40_fu_10201_p1;

assign mul_res_1143_fu_12759_p1 = sext_ln151_280_fu_9673_p1;

assign mul_res_1144_fu_12773_p0 = zext_ln151_41_fu_10229_p1;

assign mul_res_1144_fu_12773_p1 = sext_ln151_281_fu_9701_p1;

assign mul_res_1145_fu_20465_p0 = zext_ln151_42_fu_16963_p1;

assign mul_res_1145_fu_20465_p1 = sext_ln151_282_fu_16623_p1;

assign mul_res_1146_fu_12787_p0 = zext_ln151_43_fu_10267_p1;

assign mul_res_1146_fu_12787_p1 = sext_ln151_283_fu_9739_p1;

assign mul_res_1147_fu_20486_p0 = zext_ln151_44_fu_16985_p1;

assign mul_res_1147_fu_20486_p1 = sext_ln151_284_fu_16645_p1;

assign mul_res_1148_fu_20504_p0 = zext_ln151_45_fu_17006_p1;

assign mul_res_1148_fu_20504_p1 = sext_ln151_285_fu_16666_p1;

assign mul_res_1149_fu_20522_p0 = zext_ln151_46_fu_17027_p1;

assign mul_res_1149_fu_20522_p1 = sext_ln151_286_fu_16687_p1;

assign mul_res_1150_fu_12801_p0 = zext_ln151_47_fu_10325_p1;

assign mul_res_1150_fu_12801_p1 = sext_ln151_287_fu_9797_p1;

assign mul_res_576_fu_2885_p0 = zext_ln137_fu_2833_p1;

assign mul_res_576_fu_2885_p1 = sext_ln151_1_fu_2873_p1;

assign mul_res_577_fu_12941_p0 = zext_ln151_2_fu_12927_p1;

assign mul_res_577_fu_12941_p1 = sext_ln151_2_fu_12930_p1;

assign mul_res_578_fu_2947_p0 = zext_ln151_3_fu_2931_p1;

assign mul_res_578_fu_2947_p1 = sext_ln151_3_fu_2935_p1;

assign mul_res_579_fu_2989_p0 = zext_ln151_4_fu_2973_p1;

assign mul_res_579_fu_2989_p1 = sext_ln151_4_fu_2977_p1;

assign mul_res_580_fu_12971_p0 = zext_ln151_5_fu_12957_p1;

assign mul_res_580_fu_12971_p1 = sext_ln151_5_fu_12960_p1;

assign mul_res_581_fu_3051_p0 = zext_ln151_6_fu_3035_p1;

assign mul_res_581_fu_3051_p1 = sext_ln151_6_fu_3039_p1;

assign mul_res_582_fu_3093_p0 = zext_ln151_7_fu_3077_p1;

assign mul_res_582_fu_3093_p1 = sext_ln151_7_fu_3081_p1;

assign mul_res_583_fu_3135_p0 = zext_ln151_8_fu_3119_p1;

assign mul_res_583_fu_3135_p1 = sext_ln151_8_fu_3123_p1;

assign mul_res_584_fu_3177_p0 = zext_ln151_9_fu_3161_p1;

assign mul_res_584_fu_3177_p1 = sext_ln151_9_fu_3165_p1;

assign mul_res_585_fu_3219_p0 = zext_ln151_10_fu_3203_p1;

assign mul_res_585_fu_3219_p1 = sext_ln151_10_fu_3207_p1;

assign mul_res_586_fu_3261_p0 = zext_ln151_11_fu_3245_p1;

assign mul_res_586_fu_3261_p1 = sext_ln151_11_fu_3249_p1;

assign mul_res_587_fu_3303_p0 = zext_ln151_12_fu_3287_p1;

assign mul_res_588_fu_3345_p0 = zext_ln151_13_fu_3329_p1;

assign mul_res_588_fu_3345_p1 = sext_ln151_13_fu_3333_p1;

assign mul_res_589_fu_3387_p0 = zext_ln151_14_fu_3371_p1;

assign mul_res_589_fu_3387_p1 = sext_ln151_14_fu_3375_p1;

assign mul_res_590_fu_13022_p0 = zext_ln151_15_fu_13008_p1;

assign mul_res_590_fu_13022_p1 = sext_ln151_15_fu_13011_p1;

assign mul_res_591_fu_3449_p0 = zext_ln151_16_fu_3433_p1;

assign mul_res_591_fu_3449_p1 = sext_ln151_16_fu_3437_p1;

assign mul_res_592_fu_3491_p0 = zext_ln151_17_fu_3475_p1;

assign mul_res_592_fu_3491_p1 = sext_ln151_17_fu_3479_p1;

assign mul_res_593_fu_3533_p0 = zext_ln151_18_fu_3517_p1;

assign mul_res_594_fu_3575_p0 = zext_ln151_19_fu_3559_p1;

assign mul_res_594_fu_3575_p1 = sext_ln151_19_fu_3563_p1;

assign mul_res_595_fu_13058_p0 = zext_ln151_20_fu_13044_p1;

assign mul_res_595_fu_13058_p1 = sext_ln151_20_fu_13047_p1;

assign mul_res_596_fu_13082_p0 = zext_ln151_21_fu_13068_p1;

assign mul_res_596_fu_13082_p1 = sext_ln151_21_fu_13071_p1;

assign mul_res_597_fu_13106_p0 = zext_ln151_22_fu_13092_p1;

assign mul_res_597_fu_13106_p1 = sext_ln151_22_fu_13095_p1;

assign mul_res_598_fu_3677_p0 = zext_ln151_23_fu_3661_p1;

assign mul_res_598_fu_3677_p1 = sext_ln151_23_fu_3665_p1;

assign mul_res_599_fu_3705_p0 = sext_ln151_24_fu_3693_p1;

assign mul_res_599_fu_3705_p1 = zext_ln151_fu_2841_p1;

assign mul_res_600_fu_3733_p0 = zext_ln137_fu_2833_p1;

assign mul_res_600_fu_3733_p1 = sext_ln151_25_fu_3721_p1;

assign mul_res_601_fu_13278_p0 = zext_ln151_2_fu_12927_p1;

assign mul_res_601_fu_13278_p1 = sext_ln151_26_fu_13267_p1;

assign mul_res_602_fu_3771_p0 = zext_ln151_3_fu_2931_p1;

assign mul_res_602_fu_3771_p1 = sext_ln151_27_fu_3759_p1;

assign mul_res_603_fu_3799_p0 = zext_ln151_4_fu_2973_p1;

assign mul_res_603_fu_3799_p1 = sext_ln151_28_fu_3787_p1;

assign mul_res_604_fu_13305_p0 = zext_ln151_5_fu_12957_p1;

assign mul_res_604_fu_13305_p1 = sext_ln151_29_fu_13294_p1;

assign mul_res_605_fu_3837_p0 = zext_ln151_6_fu_3035_p1;

assign mul_res_605_fu_3837_p1 = sext_ln151_30_fu_3825_p1;

assign mul_res_606_fu_3865_p0 = zext_ln151_7_fu_3077_p1;

assign mul_res_606_fu_3865_p1 = sext_ln151_31_fu_3853_p1;

assign mul_res_607_fu_3893_p0 = zext_ln151_8_fu_3119_p1;

assign mul_res_607_fu_3893_p1 = sext_ln151_32_fu_3881_p1;

assign mul_res_608_fu_3921_p0 = zext_ln151_9_fu_3161_p1;

assign mul_res_608_fu_3921_p1 = sext_ln151_33_fu_3909_p1;

assign mul_res_609_fu_3949_p0 = zext_ln151_10_fu_3203_p1;

assign mul_res_609_fu_3949_p1 = sext_ln151_34_fu_3937_p1;

assign mul_res_610_fu_3977_p0 = zext_ln151_11_fu_3245_p1;

assign mul_res_610_fu_3977_p1 = sext_ln151_35_fu_3965_p1;

assign mul_res_611_fu_4005_p0 = zext_ln151_12_fu_3287_p1;

assign mul_res_612_fu_4033_p0 = zext_ln151_13_fu_3329_p1;

assign mul_res_612_fu_4033_p1 = sext_ln151_37_fu_4021_p1;

assign mul_res_613_fu_4061_p0 = zext_ln151_14_fu_3371_p1;

assign mul_res_613_fu_4061_p1 = sext_ln151_38_fu_4049_p1;

assign mul_res_614_fu_13353_p0 = zext_ln151_15_fu_13008_p1;

assign mul_res_614_fu_13353_p1 = sext_ln151_39_fu_13342_p1;

assign mul_res_615_fu_4099_p0 = zext_ln151_16_fu_3433_p1;

assign mul_res_615_fu_4099_p1 = sext_ln151_40_fu_4087_p1;

assign mul_res_616_fu_4127_p0 = zext_ln151_17_fu_3475_p1;

assign mul_res_616_fu_4127_p1 = sext_ln151_41_fu_4115_p1;

assign mul_res_617_fu_4155_p0 = zext_ln151_18_fu_3517_p1;

assign mul_res_618_fu_4183_p0 = zext_ln151_19_fu_3559_p1;

assign mul_res_618_fu_4183_p1 = sext_ln151_43_fu_4171_p1;

assign mul_res_619_fu_13386_p0 = zext_ln151_20_fu_13044_p1;

assign mul_res_619_fu_13386_p1 = sext_ln151_44_fu_13375_p1;

assign mul_res_620_fu_13407_p0 = zext_ln151_21_fu_13068_p1;

assign mul_res_620_fu_13407_p1 = sext_ln151_45_fu_13396_p1;

assign mul_res_621_fu_13428_p0 = zext_ln151_22_fu_13092_p1;

assign mul_res_621_fu_13428_p1 = sext_ln151_46_fu_13417_p1;

assign mul_res_622_fu_4241_p0 = zext_ln151_23_fu_3661_p1;

assign mul_res_622_fu_4241_p1 = sext_ln151_47_fu_4229_p1;

assign mul_res_623_fu_4269_p0 = sext_ln151_48_fu_4257_p1;

assign mul_res_623_fu_4269_p1 = zext_ln151_fu_2841_p1;

assign mul_res_624_fu_4297_p0 = zext_ln137_fu_2833_p1;

assign mul_res_624_fu_4297_p1 = sext_ln151_49_fu_4285_p1;

assign mul_res_625_fu_13600_p0 = zext_ln151_2_fu_12927_p1;

assign mul_res_625_fu_13600_p1 = sext_ln151_50_fu_13589_p1;

assign mul_res_626_fu_4335_p0 = zext_ln151_3_fu_2931_p1;

assign mul_res_626_fu_4335_p1 = sext_ln151_51_fu_4323_p1;

assign mul_res_627_fu_4363_p0 = zext_ln151_4_fu_2973_p1;

assign mul_res_627_fu_4363_p1 = sext_ln151_52_fu_4351_p1;

assign mul_res_628_fu_13627_p0 = zext_ln151_5_fu_12957_p1;

assign mul_res_628_fu_13627_p1 = sext_ln151_53_fu_13616_p1;

assign mul_res_629_fu_4401_p0 = zext_ln151_6_fu_3035_p1;

assign mul_res_629_fu_4401_p1 = sext_ln151_54_fu_4389_p1;

assign mul_res_630_fu_4429_p0 = zext_ln151_7_fu_3077_p1;

assign mul_res_630_fu_4429_p1 = sext_ln151_55_fu_4417_p1;

assign mul_res_631_fu_4457_p0 = zext_ln151_8_fu_3119_p1;

assign mul_res_631_fu_4457_p1 = sext_ln151_56_fu_4445_p1;

assign mul_res_632_fu_4485_p0 = zext_ln151_9_fu_3161_p1;

assign mul_res_632_fu_4485_p1 = sext_ln151_57_fu_4473_p1;

assign mul_res_633_fu_4513_p0 = zext_ln151_10_fu_3203_p1;

assign mul_res_633_fu_4513_p1 = sext_ln151_58_fu_4501_p1;

assign mul_res_634_fu_4541_p0 = zext_ln151_11_fu_3245_p1;

assign mul_res_634_fu_4541_p1 = sext_ln151_59_fu_4529_p1;

assign mul_res_635_fu_4569_p0 = zext_ln151_12_fu_3287_p1;

assign mul_res_636_fu_4597_p0 = zext_ln151_13_fu_3329_p1;

assign mul_res_636_fu_4597_p1 = sext_ln151_61_fu_4585_p1;

assign mul_res_637_fu_4625_p0 = zext_ln151_14_fu_3371_p1;

assign mul_res_637_fu_4625_p1 = sext_ln151_62_fu_4613_p1;

assign mul_res_638_fu_13675_p0 = zext_ln151_15_fu_13008_p1;

assign mul_res_638_fu_13675_p1 = sext_ln151_63_fu_13664_p1;

assign mul_res_639_fu_4663_p0 = zext_ln151_16_fu_3433_p1;

assign mul_res_639_fu_4663_p1 = sext_ln151_64_fu_4651_p1;

assign mul_res_640_fu_4691_p0 = zext_ln151_17_fu_3475_p1;

assign mul_res_640_fu_4691_p1 = sext_ln151_65_fu_4679_p1;

assign mul_res_641_fu_4719_p0 = zext_ln151_18_fu_3517_p1;

assign mul_res_642_fu_4747_p0 = zext_ln151_19_fu_3559_p1;

assign mul_res_642_fu_4747_p1 = sext_ln151_67_fu_4735_p1;

assign mul_res_643_fu_13708_p0 = zext_ln151_20_fu_13044_p1;

assign mul_res_643_fu_13708_p1 = sext_ln151_68_fu_13697_p1;

assign mul_res_644_fu_13729_p0 = zext_ln151_21_fu_13068_p1;

assign mul_res_644_fu_13729_p1 = sext_ln151_69_fu_13718_p1;

assign mul_res_645_fu_13750_p0 = zext_ln151_22_fu_13092_p1;

assign mul_res_645_fu_13750_p1 = sext_ln151_70_fu_13739_p1;

assign mul_res_646_fu_4805_p0 = zext_ln151_23_fu_3661_p1;

assign mul_res_646_fu_4805_p1 = sext_ln151_71_fu_4793_p1;

assign mul_res_647_fu_4833_p0 = sext_ln151_72_fu_4821_p1;

assign mul_res_647_fu_4833_p1 = zext_ln151_fu_2841_p1;

assign mul_res_648_fu_4861_p0 = zext_ln137_fu_2833_p1;

assign mul_res_648_fu_4861_p1 = sext_ln151_73_fu_4849_p1;

assign mul_res_649_fu_13922_p0 = zext_ln151_2_fu_12927_p1;

assign mul_res_649_fu_13922_p1 = sext_ln151_74_fu_13911_p1;

assign mul_res_650_fu_4899_p0 = zext_ln151_3_fu_2931_p1;

assign mul_res_650_fu_4899_p1 = sext_ln151_75_fu_4887_p1;

assign mul_res_651_fu_4927_p0 = zext_ln151_4_fu_2973_p1;

assign mul_res_651_fu_4927_p1 = sext_ln151_76_fu_4915_p1;

assign mul_res_652_fu_13949_p0 = zext_ln151_5_fu_12957_p1;

assign mul_res_652_fu_13949_p1 = sext_ln151_77_fu_13938_p1;

assign mul_res_653_fu_4965_p0 = zext_ln151_6_fu_3035_p1;

assign mul_res_653_fu_4965_p1 = sext_ln151_78_fu_4953_p1;

assign mul_res_654_fu_4993_p0 = zext_ln151_7_fu_3077_p1;

assign mul_res_654_fu_4993_p1 = sext_ln151_79_fu_4981_p1;

assign mul_res_655_fu_5021_p0 = zext_ln151_8_fu_3119_p1;

assign mul_res_655_fu_5021_p1 = sext_ln151_80_fu_5009_p1;

assign mul_res_656_fu_5049_p0 = zext_ln151_9_fu_3161_p1;

assign mul_res_656_fu_5049_p1 = sext_ln151_81_fu_5037_p1;

assign mul_res_657_fu_5077_p0 = zext_ln151_10_fu_3203_p1;

assign mul_res_657_fu_5077_p1 = sext_ln151_82_fu_5065_p1;

assign mul_res_658_fu_5105_p0 = zext_ln151_11_fu_3245_p1;

assign mul_res_658_fu_5105_p1 = sext_ln151_83_fu_5093_p1;

assign mul_res_659_fu_5133_p0 = zext_ln151_12_fu_3287_p1;

assign mul_res_660_fu_5161_p0 = zext_ln151_13_fu_3329_p1;

assign mul_res_660_fu_5161_p1 = sext_ln151_85_fu_5149_p1;

assign mul_res_661_fu_5189_p0 = zext_ln151_14_fu_3371_p1;

assign mul_res_661_fu_5189_p1 = sext_ln151_86_fu_5177_p1;

assign mul_res_662_fu_13997_p0 = zext_ln151_15_fu_13008_p1;

assign mul_res_662_fu_13997_p1 = sext_ln151_87_fu_13986_p1;

assign mul_res_663_fu_5227_p0 = zext_ln151_16_fu_3433_p1;

assign mul_res_663_fu_5227_p1 = sext_ln151_88_fu_5215_p1;

assign mul_res_664_fu_5255_p0 = zext_ln151_17_fu_3475_p1;

assign mul_res_664_fu_5255_p1 = sext_ln151_89_fu_5243_p1;

assign mul_res_665_fu_5283_p0 = zext_ln151_18_fu_3517_p1;

assign mul_res_666_fu_5311_p0 = zext_ln151_19_fu_3559_p1;

assign mul_res_666_fu_5311_p1 = sext_ln151_91_fu_5299_p1;

assign mul_res_667_fu_14030_p0 = zext_ln151_20_fu_13044_p1;

assign mul_res_667_fu_14030_p1 = sext_ln151_92_fu_14019_p1;

assign mul_res_668_fu_14051_p0 = zext_ln151_21_fu_13068_p1;

assign mul_res_668_fu_14051_p1 = sext_ln151_93_fu_14040_p1;

assign mul_res_669_fu_14072_p0 = zext_ln151_22_fu_13092_p1;

assign mul_res_669_fu_14072_p1 = sext_ln151_94_fu_14061_p1;

assign mul_res_670_fu_5369_p0 = zext_ln151_23_fu_3661_p1;

assign mul_res_670_fu_5369_p1 = sext_ln151_95_fu_5357_p1;

assign mul_res_671_fu_5397_p0 = sext_ln151_96_fu_5385_p1;

assign mul_res_671_fu_5397_p1 = zext_ln151_fu_2841_p1;

assign mul_res_672_fu_5425_p0 = zext_ln137_fu_2833_p1;

assign mul_res_672_fu_5425_p1 = sext_ln151_97_fu_5413_p1;

assign mul_res_673_fu_14244_p0 = zext_ln151_2_fu_12927_p1;

assign mul_res_673_fu_14244_p1 = sext_ln151_98_fu_14233_p1;

assign mul_res_674_fu_5463_p0 = zext_ln151_3_fu_2931_p1;

assign mul_res_674_fu_5463_p1 = sext_ln151_99_fu_5451_p1;

assign mul_res_675_fu_5491_p0 = zext_ln151_4_fu_2973_p1;

assign mul_res_675_fu_5491_p1 = sext_ln151_100_fu_5479_p1;

assign mul_res_676_fu_14271_p0 = zext_ln151_5_fu_12957_p1;

assign mul_res_676_fu_14271_p1 = sext_ln151_101_fu_14260_p1;

assign mul_res_677_fu_5529_p0 = zext_ln151_6_fu_3035_p1;

assign mul_res_677_fu_5529_p1 = sext_ln151_102_fu_5517_p1;

assign mul_res_678_fu_5557_p0 = zext_ln151_7_fu_3077_p1;

assign mul_res_678_fu_5557_p1 = sext_ln151_103_fu_5545_p1;

assign mul_res_679_fu_5585_p0 = zext_ln151_8_fu_3119_p1;

assign mul_res_679_fu_5585_p1 = sext_ln151_104_fu_5573_p1;

assign mul_res_680_fu_5613_p0 = zext_ln151_9_fu_3161_p1;

assign mul_res_680_fu_5613_p1 = sext_ln151_105_fu_5601_p1;

assign mul_res_681_fu_5641_p0 = zext_ln151_10_fu_3203_p1;

assign mul_res_681_fu_5641_p1 = sext_ln151_106_fu_5629_p1;

assign mul_res_682_fu_5669_p0 = zext_ln151_11_fu_3245_p1;

assign mul_res_682_fu_5669_p1 = sext_ln151_107_fu_5657_p1;

assign mul_res_683_fu_5697_p0 = zext_ln151_12_fu_3287_p1;

assign mul_res_684_fu_5725_p0 = zext_ln151_13_fu_3329_p1;

assign mul_res_684_fu_5725_p1 = sext_ln151_109_fu_5713_p1;

assign mul_res_685_fu_5753_p0 = zext_ln151_14_fu_3371_p1;

assign mul_res_685_fu_5753_p1 = sext_ln151_110_fu_5741_p1;

assign mul_res_686_fu_14319_p0 = zext_ln151_15_fu_13008_p1;

assign mul_res_686_fu_14319_p1 = sext_ln151_111_fu_14308_p1;

assign mul_res_687_fu_5791_p0 = zext_ln151_16_fu_3433_p1;

assign mul_res_687_fu_5791_p1 = sext_ln151_112_fu_5779_p1;

assign mul_res_688_fu_5819_p0 = zext_ln151_17_fu_3475_p1;

assign mul_res_688_fu_5819_p1 = sext_ln151_113_fu_5807_p1;

assign mul_res_689_fu_5847_p0 = zext_ln151_18_fu_3517_p1;

assign mul_res_690_fu_5875_p0 = zext_ln151_19_fu_3559_p1;

assign mul_res_690_fu_5875_p1 = sext_ln151_115_fu_5863_p1;

assign mul_res_691_fu_14352_p0 = zext_ln151_20_fu_13044_p1;

assign mul_res_691_fu_14352_p1 = sext_ln151_116_fu_14341_p1;

assign mul_res_692_fu_14373_p0 = zext_ln151_21_fu_13068_p1;

assign mul_res_692_fu_14373_p1 = sext_ln151_117_fu_14362_p1;

assign mul_res_693_fu_14394_p0 = zext_ln151_22_fu_13092_p1;

assign mul_res_693_fu_14394_p1 = sext_ln151_118_fu_14383_p1;

assign mul_res_694_fu_5933_p0 = zext_ln151_23_fu_3661_p1;

assign mul_res_694_fu_5933_p1 = sext_ln151_119_fu_5921_p1;

assign mul_res_695_fu_5961_p0 = sext_ln151_120_fu_5949_p1;

assign mul_res_695_fu_5961_p1 = zext_ln151_fu_2841_p1;

assign mul_res_696_fu_5989_p0 = zext_ln137_fu_2833_p1;

assign mul_res_696_fu_5989_p1 = sext_ln151_121_fu_5977_p1;

assign mul_res_697_fu_14566_p0 = zext_ln151_2_fu_12927_p1;

assign mul_res_697_fu_14566_p1 = sext_ln151_122_fu_14555_p1;

assign mul_res_698_fu_6027_p0 = zext_ln151_3_fu_2931_p1;

assign mul_res_698_fu_6027_p1 = sext_ln151_123_fu_6015_p1;

assign mul_res_699_fu_6055_p0 = zext_ln151_4_fu_2973_p1;

assign mul_res_699_fu_6055_p1 = sext_ln151_124_fu_6043_p1;

assign mul_res_700_fu_14593_p0 = zext_ln151_5_fu_12957_p1;

assign mul_res_700_fu_14593_p1 = sext_ln151_125_fu_14582_p1;

assign mul_res_701_fu_6093_p0 = zext_ln151_6_fu_3035_p1;

assign mul_res_701_fu_6093_p1 = sext_ln151_126_fu_6081_p1;

assign mul_res_702_fu_6121_p0 = zext_ln151_7_fu_3077_p1;

assign mul_res_702_fu_6121_p1 = sext_ln151_127_fu_6109_p1;

assign mul_res_703_fu_6149_p0 = zext_ln151_8_fu_3119_p1;

assign mul_res_703_fu_6149_p1 = sext_ln151_128_fu_6137_p1;

assign mul_res_704_fu_6177_p0 = zext_ln151_9_fu_3161_p1;

assign mul_res_704_fu_6177_p1 = sext_ln151_129_fu_6165_p1;

assign mul_res_705_fu_6205_p0 = zext_ln151_10_fu_3203_p1;

assign mul_res_705_fu_6205_p1 = sext_ln151_130_fu_6193_p1;

assign mul_res_706_fu_6233_p0 = zext_ln151_11_fu_3245_p1;

assign mul_res_706_fu_6233_p1 = sext_ln151_131_fu_6221_p1;

assign mul_res_707_fu_6261_p0 = zext_ln151_12_fu_3287_p1;

assign mul_res_708_fu_6289_p0 = zext_ln151_13_fu_3329_p1;

assign mul_res_708_fu_6289_p1 = sext_ln151_133_fu_6277_p1;

assign mul_res_709_fu_6317_p0 = zext_ln151_14_fu_3371_p1;

assign mul_res_709_fu_6317_p1 = sext_ln151_134_fu_6305_p1;

assign mul_res_710_fu_14641_p0 = zext_ln151_15_fu_13008_p1;

assign mul_res_710_fu_14641_p1 = sext_ln151_135_fu_14630_p1;

assign mul_res_711_fu_6355_p0 = zext_ln151_16_fu_3433_p1;

assign mul_res_711_fu_6355_p1 = sext_ln151_136_fu_6343_p1;

assign mul_res_712_fu_6383_p0 = zext_ln151_17_fu_3475_p1;

assign mul_res_712_fu_6383_p1 = sext_ln151_137_fu_6371_p1;

assign mul_res_713_fu_6411_p0 = zext_ln151_18_fu_3517_p1;

assign mul_res_714_fu_6439_p0 = zext_ln151_19_fu_3559_p1;

assign mul_res_714_fu_6439_p1 = sext_ln151_139_fu_6427_p1;

assign mul_res_715_fu_14674_p0 = zext_ln151_20_fu_13044_p1;

assign mul_res_715_fu_14674_p1 = sext_ln151_140_fu_14663_p1;

assign mul_res_716_fu_14695_p0 = zext_ln151_21_fu_13068_p1;

assign mul_res_716_fu_14695_p1 = sext_ln151_141_fu_14684_p1;

assign mul_res_717_fu_14716_p0 = zext_ln151_22_fu_13092_p1;

assign mul_res_717_fu_14716_p1 = sext_ln151_142_fu_14705_p1;

assign mul_res_718_fu_6497_p0 = zext_ln151_23_fu_3661_p1;

assign mul_res_718_fu_6497_p1 = sext_ln151_143_fu_6485_p1;

assign mul_res_719_fu_6525_p0 = sext_ln151_144_fu_6513_p1;

assign mul_res_719_fu_6525_p1 = zext_ln151_fu_2841_p1;

assign mul_res_720_fu_6553_p0 = zext_ln137_fu_2833_p1;

assign mul_res_720_fu_6553_p1 = sext_ln151_145_fu_6541_p1;

assign mul_res_721_fu_14888_p0 = zext_ln151_2_fu_12927_p1;

assign mul_res_721_fu_14888_p1 = sext_ln151_146_fu_14877_p1;

assign mul_res_722_fu_6591_p0 = zext_ln151_3_fu_2931_p1;

assign mul_res_722_fu_6591_p1 = sext_ln151_147_fu_6579_p1;

assign mul_res_723_fu_6619_p0 = zext_ln151_4_fu_2973_p1;

assign mul_res_723_fu_6619_p1 = sext_ln151_148_fu_6607_p1;

assign mul_res_724_fu_14915_p0 = zext_ln151_5_fu_12957_p1;

assign mul_res_724_fu_14915_p1 = sext_ln151_149_fu_14904_p1;

assign mul_res_725_fu_6657_p0 = zext_ln151_6_fu_3035_p1;

assign mul_res_725_fu_6657_p1 = sext_ln151_150_fu_6645_p1;

assign mul_res_726_fu_6685_p0 = zext_ln151_7_fu_3077_p1;

assign mul_res_726_fu_6685_p1 = sext_ln151_151_fu_6673_p1;

assign mul_res_727_fu_6713_p0 = zext_ln151_8_fu_3119_p1;

assign mul_res_727_fu_6713_p1 = sext_ln151_152_fu_6701_p1;

assign mul_res_728_fu_6741_p0 = zext_ln151_9_fu_3161_p1;

assign mul_res_728_fu_6741_p1 = sext_ln151_153_fu_6729_p1;

assign mul_res_729_fu_6769_p0 = zext_ln151_10_fu_3203_p1;

assign mul_res_729_fu_6769_p1 = sext_ln151_154_fu_6757_p1;

assign mul_res_730_fu_6797_p0 = zext_ln151_11_fu_3245_p1;

assign mul_res_730_fu_6797_p1 = sext_ln151_155_fu_6785_p1;

assign mul_res_731_fu_6825_p0 = zext_ln151_12_fu_3287_p1;

assign mul_res_732_fu_6853_p0 = zext_ln151_13_fu_3329_p1;

assign mul_res_732_fu_6853_p1 = sext_ln151_157_fu_6841_p1;

assign mul_res_733_fu_6881_p0 = zext_ln151_14_fu_3371_p1;

assign mul_res_733_fu_6881_p1 = sext_ln151_158_fu_6869_p1;

assign mul_res_734_fu_14963_p0 = zext_ln151_15_fu_13008_p1;

assign mul_res_734_fu_14963_p1 = sext_ln151_159_fu_14952_p1;

assign mul_res_735_fu_6919_p0 = zext_ln151_16_fu_3433_p1;

assign mul_res_735_fu_6919_p1 = sext_ln151_160_fu_6907_p1;

assign mul_res_736_fu_6947_p0 = zext_ln151_17_fu_3475_p1;

assign mul_res_736_fu_6947_p1 = sext_ln151_161_fu_6935_p1;

assign mul_res_737_fu_6975_p0 = zext_ln151_18_fu_3517_p1;

assign mul_res_738_fu_7003_p0 = zext_ln151_19_fu_3559_p1;

assign mul_res_738_fu_7003_p1 = sext_ln151_163_fu_6991_p1;

assign mul_res_739_fu_14996_p0 = zext_ln151_20_fu_13044_p1;

assign mul_res_739_fu_14996_p1 = sext_ln151_164_fu_14985_p1;

assign mul_res_740_fu_15017_p0 = zext_ln151_21_fu_13068_p1;

assign mul_res_740_fu_15017_p1 = sext_ln151_165_fu_15006_p1;

assign mul_res_741_fu_15038_p0 = zext_ln151_22_fu_13092_p1;

assign mul_res_741_fu_15038_p1 = sext_ln151_166_fu_15027_p1;

assign mul_res_742_fu_7061_p0 = zext_ln151_23_fu_3661_p1;

assign mul_res_742_fu_7061_p1 = sext_ln151_167_fu_7049_p1;

assign mul_res_743_fu_7089_p0 = sext_ln151_168_fu_7077_p1;

assign mul_res_743_fu_7089_p1 = zext_ln151_fu_2841_p1;

assign mul_res_744_fu_7117_p0 = zext_ln137_fu_2833_p1;

assign mul_res_744_fu_7117_p1 = sext_ln151_169_fu_7105_p1;

assign mul_res_745_fu_15210_p0 = zext_ln151_2_fu_12927_p1;

assign mul_res_745_fu_15210_p1 = sext_ln151_170_fu_15199_p1;

assign mul_res_746_fu_7155_p0 = zext_ln151_3_fu_2931_p1;

assign mul_res_746_fu_7155_p1 = sext_ln151_171_fu_7143_p1;

assign mul_res_747_fu_7183_p0 = zext_ln151_4_fu_2973_p1;

assign mul_res_747_fu_7183_p1 = sext_ln151_172_fu_7171_p1;

assign mul_res_748_fu_15237_p0 = zext_ln151_5_fu_12957_p1;

assign mul_res_748_fu_15237_p1 = sext_ln151_173_fu_15226_p1;

assign mul_res_749_fu_7221_p0 = zext_ln151_6_fu_3035_p1;

assign mul_res_749_fu_7221_p1 = sext_ln151_174_fu_7209_p1;

assign mul_res_750_fu_7249_p0 = zext_ln151_7_fu_3077_p1;

assign mul_res_750_fu_7249_p1 = sext_ln151_175_fu_7237_p1;

assign mul_res_751_fu_7277_p0 = zext_ln151_8_fu_3119_p1;

assign mul_res_751_fu_7277_p1 = sext_ln151_176_fu_7265_p1;

assign mul_res_752_fu_7305_p0 = zext_ln151_9_fu_3161_p1;

assign mul_res_752_fu_7305_p1 = sext_ln151_177_fu_7293_p1;

assign mul_res_753_fu_7333_p0 = zext_ln151_10_fu_3203_p1;

assign mul_res_753_fu_7333_p1 = sext_ln151_178_fu_7321_p1;

assign mul_res_754_fu_7361_p0 = zext_ln151_11_fu_3245_p1;

assign mul_res_754_fu_7361_p1 = sext_ln151_179_fu_7349_p1;

assign mul_res_755_fu_7389_p0 = zext_ln151_12_fu_3287_p1;

assign mul_res_756_fu_7417_p0 = zext_ln151_13_fu_3329_p1;

assign mul_res_756_fu_7417_p1 = sext_ln151_181_fu_7405_p1;

assign mul_res_757_fu_7445_p0 = zext_ln151_14_fu_3371_p1;

assign mul_res_757_fu_7445_p1 = sext_ln151_182_fu_7433_p1;

assign mul_res_758_fu_15285_p0 = zext_ln151_15_fu_13008_p1;

assign mul_res_758_fu_15285_p1 = sext_ln151_183_fu_15274_p1;

assign mul_res_759_fu_7483_p0 = zext_ln151_16_fu_3433_p1;

assign mul_res_759_fu_7483_p1 = sext_ln151_184_fu_7471_p1;

assign mul_res_760_fu_7511_p0 = zext_ln151_17_fu_3475_p1;

assign mul_res_760_fu_7511_p1 = sext_ln151_185_fu_7499_p1;

assign mul_res_761_fu_7539_p0 = zext_ln151_18_fu_3517_p1;

assign mul_res_762_fu_7567_p0 = zext_ln151_19_fu_3559_p1;

assign mul_res_762_fu_7567_p1 = sext_ln151_187_fu_7555_p1;

assign mul_res_763_fu_15318_p0 = zext_ln151_20_fu_13044_p1;

assign mul_res_763_fu_15318_p1 = sext_ln151_188_fu_15307_p1;

assign mul_res_764_fu_15339_p0 = zext_ln151_21_fu_13068_p1;

assign mul_res_764_fu_15339_p1 = sext_ln151_189_fu_15328_p1;

assign mul_res_765_fu_15360_p0 = zext_ln151_22_fu_13092_p1;

assign mul_res_765_fu_15360_p1 = sext_ln151_190_fu_15349_p1;

assign mul_res_766_fu_7625_p0 = zext_ln151_23_fu_3661_p1;

assign mul_res_766_fu_7625_p1 = sext_ln151_191_fu_7613_p1;

assign mul_res_767_fu_7653_p0 = sext_ln151_192_fu_7641_p1;

assign mul_res_767_fu_7653_p1 = zext_ln151_fu_2841_p1;

assign mul_res_768_fu_7681_p0 = zext_ln137_fu_2833_p1;

assign mul_res_768_fu_7681_p1 = sext_ln151_193_fu_7669_p1;

assign mul_res_769_fu_15532_p0 = zext_ln151_2_fu_12927_p1;

assign mul_res_769_fu_15532_p1 = sext_ln151_194_fu_15521_p1;

assign mul_res_770_fu_7719_p0 = zext_ln151_3_fu_2931_p1;

assign mul_res_770_fu_7719_p1 = sext_ln151_195_fu_7707_p1;

assign mul_res_771_fu_7747_p0 = zext_ln151_4_fu_2973_p1;

assign mul_res_771_fu_7747_p1 = sext_ln151_196_fu_7735_p1;

assign mul_res_772_fu_15559_p0 = zext_ln151_5_fu_12957_p1;

assign mul_res_772_fu_15559_p1 = sext_ln151_197_fu_15548_p1;

assign mul_res_773_fu_7785_p0 = zext_ln151_6_fu_3035_p1;

assign mul_res_773_fu_7785_p1 = sext_ln151_198_fu_7773_p1;

assign mul_res_774_fu_7813_p0 = zext_ln151_7_fu_3077_p1;

assign mul_res_774_fu_7813_p1 = sext_ln151_199_fu_7801_p1;

assign mul_res_775_fu_7841_p0 = zext_ln151_8_fu_3119_p1;

assign mul_res_775_fu_7841_p1 = sext_ln151_200_fu_7829_p1;

assign mul_res_776_fu_7869_p0 = zext_ln151_9_fu_3161_p1;

assign mul_res_776_fu_7869_p1 = sext_ln151_201_fu_7857_p1;

assign mul_res_777_fu_7897_p0 = zext_ln151_10_fu_3203_p1;

assign mul_res_777_fu_7897_p1 = sext_ln151_202_fu_7885_p1;

assign mul_res_778_fu_7925_p0 = zext_ln151_11_fu_3245_p1;

assign mul_res_778_fu_7925_p1 = sext_ln151_203_fu_7913_p1;

assign mul_res_779_fu_7953_p0 = zext_ln151_12_fu_3287_p1;

assign mul_res_780_fu_7981_p0 = zext_ln151_13_fu_3329_p1;

assign mul_res_780_fu_7981_p1 = sext_ln151_205_fu_7969_p1;

assign mul_res_781_fu_8009_p0 = zext_ln151_14_fu_3371_p1;

assign mul_res_781_fu_8009_p1 = sext_ln151_206_fu_7997_p1;

assign mul_res_782_fu_15607_p0 = zext_ln151_15_fu_13008_p1;

assign mul_res_782_fu_15607_p1 = sext_ln151_207_fu_15596_p1;

assign mul_res_783_fu_8047_p0 = zext_ln151_16_fu_3433_p1;

assign mul_res_783_fu_8047_p1 = sext_ln151_208_fu_8035_p1;

assign mul_res_784_fu_8075_p0 = zext_ln151_17_fu_3475_p1;

assign mul_res_784_fu_8075_p1 = sext_ln151_209_fu_8063_p1;

assign mul_res_785_fu_8103_p0 = zext_ln151_18_fu_3517_p1;

assign mul_res_786_fu_8131_p0 = zext_ln151_19_fu_3559_p1;

assign mul_res_786_fu_8131_p1 = sext_ln151_211_fu_8119_p1;

assign mul_res_787_fu_15640_p0 = zext_ln151_20_fu_13044_p1;

assign mul_res_787_fu_15640_p1 = sext_ln151_212_fu_15629_p1;

assign mul_res_788_fu_15661_p0 = zext_ln151_21_fu_13068_p1;

assign mul_res_788_fu_15661_p1 = sext_ln151_213_fu_15650_p1;

assign mul_res_789_fu_15682_p0 = zext_ln151_22_fu_13092_p1;

assign mul_res_789_fu_15682_p1 = sext_ln151_214_fu_15671_p1;

assign mul_res_790_fu_8189_p0 = zext_ln151_23_fu_3661_p1;

assign mul_res_790_fu_8189_p1 = sext_ln151_215_fu_8177_p1;

assign mul_res_791_fu_8217_p0 = sext_ln151_216_fu_8205_p1;

assign mul_res_791_fu_8217_p1 = zext_ln151_fu_2841_p1;

assign mul_res_792_fu_8245_p0 = zext_ln137_fu_2833_p1;

assign mul_res_792_fu_8245_p1 = sext_ln151_217_fu_8233_p1;

assign mul_res_793_fu_15854_p0 = zext_ln151_2_fu_12927_p1;

assign mul_res_793_fu_15854_p1 = sext_ln151_218_fu_15843_p1;

assign mul_res_794_fu_8283_p0 = zext_ln151_3_fu_2931_p1;

assign mul_res_794_fu_8283_p1 = sext_ln151_219_fu_8271_p1;

assign mul_res_795_fu_8311_p0 = zext_ln151_4_fu_2973_p1;

assign mul_res_795_fu_8311_p1 = sext_ln151_220_fu_8299_p1;

assign mul_res_796_fu_15881_p0 = zext_ln151_5_fu_12957_p1;

assign mul_res_796_fu_15881_p1 = sext_ln151_221_fu_15870_p1;

assign mul_res_797_fu_8349_p0 = zext_ln151_6_fu_3035_p1;

assign mul_res_797_fu_8349_p1 = sext_ln151_222_fu_8337_p1;

assign mul_res_798_fu_8377_p0 = zext_ln151_7_fu_3077_p1;

assign mul_res_798_fu_8377_p1 = sext_ln151_223_fu_8365_p1;

assign mul_res_799_fu_8405_p0 = zext_ln151_8_fu_3119_p1;

assign mul_res_799_fu_8405_p1 = sext_ln151_224_fu_8393_p1;

assign mul_res_800_fu_8433_p0 = zext_ln151_9_fu_3161_p1;

assign mul_res_800_fu_8433_p1 = sext_ln151_225_fu_8421_p1;

assign mul_res_801_fu_8461_p0 = zext_ln151_10_fu_3203_p1;

assign mul_res_801_fu_8461_p1 = sext_ln151_226_fu_8449_p1;

assign mul_res_802_fu_8489_p0 = zext_ln151_11_fu_3245_p1;

assign mul_res_802_fu_8489_p1 = sext_ln151_227_fu_8477_p1;

assign mul_res_803_fu_8517_p0 = zext_ln151_12_fu_3287_p1;

assign mul_res_804_fu_8545_p0 = zext_ln151_13_fu_3329_p1;

assign mul_res_804_fu_8545_p1 = sext_ln151_229_fu_8533_p1;

assign mul_res_805_fu_8573_p0 = zext_ln151_14_fu_3371_p1;

assign mul_res_805_fu_8573_p1 = sext_ln151_230_fu_8561_p1;

assign mul_res_806_fu_15929_p0 = zext_ln151_15_fu_13008_p1;

assign mul_res_806_fu_15929_p1 = sext_ln151_231_fu_15918_p1;

assign mul_res_807_fu_8611_p0 = zext_ln151_16_fu_3433_p1;

assign mul_res_807_fu_8611_p1 = sext_ln151_232_fu_8599_p1;

assign mul_res_808_fu_8639_p0 = zext_ln151_17_fu_3475_p1;

assign mul_res_808_fu_8639_p1 = sext_ln151_233_fu_8627_p1;

assign mul_res_809_fu_8667_p0 = zext_ln151_18_fu_3517_p1;

assign mul_res_810_fu_8695_p0 = zext_ln151_19_fu_3559_p1;

assign mul_res_810_fu_8695_p1 = sext_ln151_235_fu_8683_p1;

assign mul_res_811_fu_15962_p0 = zext_ln151_20_fu_13044_p1;

assign mul_res_811_fu_15962_p1 = sext_ln151_236_fu_15951_p1;

assign mul_res_812_fu_15983_p0 = zext_ln151_21_fu_13068_p1;

assign mul_res_812_fu_15983_p1 = sext_ln151_237_fu_15972_p1;

assign mul_res_813_fu_16004_p0 = zext_ln151_22_fu_13092_p1;

assign mul_res_813_fu_16004_p1 = sext_ln151_238_fu_15993_p1;

assign mul_res_814_fu_8753_p0 = zext_ln151_23_fu_3661_p1;

assign mul_res_814_fu_8753_p1 = sext_ln151_239_fu_8741_p1;

assign mul_res_815_fu_8781_p0 = sext_ln151_240_fu_8769_p1;

assign mul_res_815_fu_8781_p1 = zext_ln151_fu_2841_p1;

assign mul_res_816_fu_8809_p0 = zext_ln137_fu_2833_p1;

assign mul_res_816_fu_8809_p1 = sext_ln151_241_fu_8797_p1;

assign mul_res_817_fu_16176_p0 = zext_ln151_2_fu_12927_p1;

assign mul_res_817_fu_16176_p1 = sext_ln151_242_fu_16165_p1;

assign mul_res_818_fu_8847_p0 = zext_ln151_3_fu_2931_p1;

assign mul_res_818_fu_8847_p1 = sext_ln151_243_fu_8835_p1;

assign mul_res_819_fu_8875_p0 = zext_ln151_4_fu_2973_p1;

assign mul_res_819_fu_8875_p1 = sext_ln151_244_fu_8863_p1;

assign mul_res_820_fu_16203_p0 = zext_ln151_5_fu_12957_p1;

assign mul_res_820_fu_16203_p1 = sext_ln151_245_fu_16192_p1;

assign mul_res_821_fu_8913_p0 = zext_ln151_6_fu_3035_p1;

assign mul_res_821_fu_8913_p1 = sext_ln151_246_fu_8901_p1;

assign mul_res_822_fu_8941_p0 = zext_ln151_7_fu_3077_p1;

assign mul_res_822_fu_8941_p1 = sext_ln151_247_fu_8929_p1;

assign mul_res_823_fu_8969_p0 = zext_ln151_8_fu_3119_p1;

assign mul_res_823_fu_8969_p1 = sext_ln151_248_fu_8957_p1;

assign mul_res_824_fu_8997_p0 = zext_ln151_9_fu_3161_p1;

assign mul_res_824_fu_8997_p1 = sext_ln151_249_fu_8985_p1;

assign mul_res_825_fu_9025_p0 = zext_ln151_10_fu_3203_p1;

assign mul_res_825_fu_9025_p1 = sext_ln151_250_fu_9013_p1;

assign mul_res_826_fu_9053_p0 = zext_ln151_11_fu_3245_p1;

assign mul_res_826_fu_9053_p1 = sext_ln151_251_fu_9041_p1;

assign mul_res_827_fu_16241_p0 = zext_ln151_12_reg_23631;

assign mul_res_827_fu_16241_p1 = sext_ln151_252_fu_16231_p1;

assign mul_res_828_fu_9091_p0 = zext_ln151_13_fu_3329_p1;

assign mul_res_828_fu_9091_p1 = sext_ln151_253_fu_9079_p1;

assign mul_res_829_fu_9119_p0 = zext_ln151_14_fu_3371_p1;

assign mul_res_829_fu_9119_p1 = sext_ln151_254_fu_9107_p1;

assign mul_res_830_fu_16267_p0 = zext_ln151_15_fu_13008_p1;

assign mul_res_830_fu_16267_p1 = sext_ln151_255_fu_16256_p1;

assign mul_res_831_fu_9157_p0 = zext_ln151_16_fu_3433_p1;

assign mul_res_831_fu_9157_p1 = sext_ln151_256_fu_9145_p1;

assign mul_res_832_fu_9185_p0 = zext_ln151_17_fu_3475_p1;

assign mul_res_832_fu_9185_p1 = sext_ln151_257_fu_9173_p1;

assign mul_res_833_fu_16293_p0 = zext_ln151_18_reg_23680;

assign mul_res_833_fu_16293_p1 = sext_ln151_258_fu_16283_p1;

assign mul_res_834_fu_9223_p0 = zext_ln151_19_fu_3559_p1;

assign mul_res_834_fu_9223_p1 = sext_ln151_259_fu_9211_p1;

assign mul_res_835_fu_16316_p0 = zext_ln151_20_fu_13044_p1;

assign mul_res_835_fu_16316_p1 = sext_ln151_260_fu_16305_p1;

assign mul_res_836_fu_16337_p0 = zext_ln151_21_fu_13068_p1;

assign mul_res_836_fu_16337_p1 = sext_ln151_261_fu_16326_p1;

assign mul_res_837_fu_16358_p0 = zext_ln151_22_fu_13092_p1;

assign mul_res_837_fu_16358_p1 = sext_ln151_262_fu_16347_p1;

assign mul_res_838_fu_9281_p0 = zext_ln151_23_fu_3661_p1;

assign mul_res_838_fu_9281_p1 = sext_ln151_263_fu_9269_p1;

assign mul_res_839_fu_9309_p0 = sext_ln151_264_fu_9297_p1;

assign mul_res_839_fu_9309_p1 = zext_ln151_fu_2841_p1;

assign mul_res_840_fu_9337_p0 = zext_ln137_fu_2833_p1;

assign mul_res_840_fu_9337_p1 = sext_ln151_265_fu_9325_p1;

assign mul_res_841_fu_16516_p0 = zext_ln151_2_fu_12927_p1;

assign mul_res_841_fu_16516_p1 = sext_ln151_266_fu_16505_p1;

assign mul_res_842_fu_9375_p0 = zext_ln151_3_fu_2931_p1;

assign mul_res_842_fu_9375_p1 = sext_ln151_267_fu_9363_p1;

assign mul_res_843_fu_9403_p0 = zext_ln151_4_fu_2973_p1;

assign mul_res_843_fu_9403_p1 = sext_ln151_268_fu_9391_p1;

assign mul_res_844_fu_16543_p0 = zext_ln151_5_fu_12957_p1;

assign mul_res_844_fu_16543_p1 = sext_ln151_269_fu_16532_p1;

assign mul_res_845_fu_9441_p0 = zext_ln151_6_fu_3035_p1;

assign mul_res_845_fu_9441_p1 = sext_ln151_270_fu_9429_p1;

assign mul_res_846_fu_9469_p0 = zext_ln151_7_fu_3077_p1;

assign mul_res_846_fu_9469_p1 = sext_ln151_271_fu_9457_p1;

assign mul_res_847_fu_9497_p0 = zext_ln151_8_fu_3119_p1;

assign mul_res_847_fu_9497_p1 = sext_ln151_272_fu_9485_p1;

assign mul_res_848_fu_9525_p0 = zext_ln151_9_fu_3161_p1;

assign mul_res_848_fu_9525_p1 = sext_ln151_273_fu_9513_p1;

assign mul_res_849_fu_9553_p0 = zext_ln151_10_fu_3203_p1;

assign mul_res_849_fu_9553_p1 = sext_ln151_274_fu_9541_p1;

assign mul_res_850_fu_9581_p0 = zext_ln151_11_fu_3245_p1;

assign mul_res_850_fu_9581_p1 = sext_ln151_275_fu_9569_p1;

assign mul_res_851_fu_16581_p0 = zext_ln151_12_reg_23631;

assign mul_res_851_fu_16581_p1 = sext_ln151_276_fu_16571_p1;

assign mul_res_852_fu_9619_p0 = zext_ln151_13_fu_3329_p1;

assign mul_res_852_fu_9619_p1 = sext_ln151_277_fu_9607_p1;

assign mul_res_853_fu_9647_p0 = zext_ln151_14_fu_3371_p1;

assign mul_res_853_fu_9647_p1 = sext_ln151_278_fu_9635_p1;

assign mul_res_854_fu_16607_p0 = zext_ln151_15_fu_13008_p1;

assign mul_res_854_fu_16607_p1 = sext_ln151_279_fu_16596_p1;

assign mul_res_855_fu_9685_p0 = zext_ln151_16_fu_3433_p1;

assign mul_res_855_fu_9685_p1 = sext_ln151_280_fu_9673_p1;

assign mul_res_856_fu_9713_p0 = zext_ln151_17_fu_3475_p1;

assign mul_res_856_fu_9713_p1 = sext_ln151_281_fu_9701_p1;

assign mul_res_857_fu_16633_p0 = zext_ln151_18_reg_23680;

assign mul_res_857_fu_16633_p1 = sext_ln151_282_fu_16623_p1;

assign mul_res_858_fu_9751_p0 = zext_ln151_19_fu_3559_p1;

assign mul_res_858_fu_9751_p1 = sext_ln151_283_fu_9739_p1;

assign mul_res_859_fu_16656_p0 = zext_ln151_20_fu_13044_p1;

assign mul_res_859_fu_16656_p1 = sext_ln151_284_fu_16645_p1;

assign mul_res_860_fu_16677_p0 = zext_ln151_21_fu_13068_p1;

assign mul_res_860_fu_16677_p1 = sext_ln151_285_fu_16666_p1;

assign mul_res_861_fu_16698_p0 = zext_ln151_22_fu_13092_p1;

assign mul_res_861_fu_16698_p1 = sext_ln151_286_fu_16687_p1;

assign mul_res_862_fu_9809_p0 = zext_ln151_23_fu_3661_p1;

assign mul_res_862_fu_9809_p1 = sext_ln151_287_fu_9797_p1;

assign mul_res_863_fu_9837_p0 = zext_ln151_24_fu_9825_p1;

assign mul_res_863_fu_9837_p1 = sext_ln151_fu_2845_p1;

assign mul_res_864_fu_9865_p0 = zext_ln151_25_fu_9853_p1;

assign mul_res_864_fu_9865_p1 = sext_ln151_1_fu_2873_p1;

assign mul_res_865_fu_16856_p0 = zext_ln151_26_fu_16845_p1;

assign mul_res_865_fu_16856_p1 = sext_ln151_2_fu_12930_p1;

assign mul_res_866_fu_9903_p0 = zext_ln151_27_fu_9891_p1;

assign mul_res_866_fu_9903_p1 = sext_ln151_3_fu_2935_p1;

assign mul_res_867_fu_9931_p0 = zext_ln151_28_fu_9919_p1;

assign mul_res_867_fu_9931_p1 = sext_ln151_4_fu_2977_p1;

assign mul_res_868_fu_16883_p0 = zext_ln151_29_fu_16872_p1;

assign mul_res_868_fu_16883_p1 = sext_ln151_5_fu_12960_p1;

assign mul_res_869_fu_9969_p0 = zext_ln151_30_fu_9957_p1;

assign mul_res_869_fu_9969_p1 = sext_ln151_6_fu_3039_p1;

assign mul_res_870_fu_9997_p0 = zext_ln151_31_fu_9985_p1;

assign mul_res_870_fu_9997_p1 = sext_ln151_7_fu_3081_p1;

assign mul_res_871_fu_10025_p0 = zext_ln151_32_fu_10013_p1;

assign mul_res_871_fu_10025_p1 = sext_ln151_8_fu_3123_p1;

assign mul_res_872_fu_10053_p0 = zext_ln151_33_fu_10041_p1;

assign mul_res_872_fu_10053_p1 = sext_ln151_9_fu_3165_p1;

assign mul_res_873_fu_10081_p0 = zext_ln151_34_fu_10069_p1;

assign mul_res_873_fu_10081_p1 = sext_ln151_10_fu_3207_p1;

assign mul_res_874_fu_10109_p0 = zext_ln151_35_fu_10097_p1;

assign mul_res_874_fu_10109_p1 = sext_ln151_11_fu_3249_p1;

assign mul_res_875_fu_16921_p0 = zext_ln151_36_fu_16911_p1;

assign mul_res_875_fu_16921_p1 = sext_ln151_12_reg_23639;

assign mul_res_876_fu_10147_p0 = zext_ln151_37_fu_10135_p1;

assign mul_res_876_fu_10147_p1 = sext_ln151_13_fu_3333_p1;

assign mul_res_877_fu_10175_p0 = zext_ln151_38_fu_10163_p1;

assign mul_res_877_fu_10175_p1 = sext_ln151_14_fu_3375_p1;

assign mul_res_878_fu_16947_p0 = zext_ln151_39_fu_16936_p1;

assign mul_res_878_fu_16947_p1 = sext_ln151_15_fu_13011_p1;

assign mul_res_879_fu_10213_p0 = zext_ln151_40_fu_10201_p1;

assign mul_res_879_fu_10213_p1 = sext_ln151_16_fu_3437_p1;

assign mul_res_880_fu_10241_p0 = zext_ln151_41_fu_10229_p1;

assign mul_res_880_fu_10241_p1 = sext_ln151_17_fu_3479_p1;

assign mul_res_881_fu_16973_p0 = zext_ln151_42_fu_16963_p1;

assign mul_res_881_fu_16973_p1 = sext_ln151_18_reg_23688;

assign mul_res_882_fu_10279_p0 = zext_ln151_43_fu_10267_p1;

assign mul_res_882_fu_10279_p1 = sext_ln151_19_fu_3563_p1;

assign mul_res_883_fu_16996_p0 = zext_ln151_44_fu_16985_p1;

assign mul_res_883_fu_16996_p1 = sext_ln151_20_fu_13047_p1;

assign mul_res_884_fu_17017_p0 = zext_ln151_45_fu_17006_p1;

assign mul_res_884_fu_17017_p1 = sext_ln151_21_fu_13071_p1;

assign mul_res_885_fu_17038_p0 = zext_ln151_46_fu_17027_p1;

assign mul_res_885_fu_17038_p1 = sext_ln151_22_fu_13095_p1;

assign mul_res_886_fu_10337_p0 = zext_ln151_47_fu_10325_p1;

assign mul_res_886_fu_10337_p1 = sext_ln151_23_fu_3665_p1;

assign mul_res_887_fu_10351_p0 = zext_ln151_24_fu_9825_p1;

assign mul_res_887_fu_10351_p1 = sext_ln151_24_fu_3693_p1;

assign mul_res_888_fu_10365_p0 = zext_ln151_25_fu_9853_p1;

assign mul_res_888_fu_10365_p1 = sext_ln151_25_fu_3721_p1;

assign mul_res_889_fu_17193_p0 = zext_ln151_26_fu_16845_p1;

assign mul_res_889_fu_17193_p1 = sext_ln151_26_fu_13267_p1;

assign mul_res_890_fu_10379_p0 = zext_ln151_27_fu_9891_p1;

assign mul_res_890_fu_10379_p1 = sext_ln151_27_fu_3759_p1;

assign mul_res_891_fu_10393_p0 = zext_ln151_28_fu_9919_p1;

assign mul_res_891_fu_10393_p1 = sext_ln151_28_fu_3787_p1;

assign mul_res_892_fu_17217_p0 = zext_ln151_29_fu_16872_p1;

assign mul_res_892_fu_17217_p1 = sext_ln151_29_fu_13294_p1;

assign mul_res_893_fu_10407_p0 = zext_ln151_30_fu_9957_p1;

assign mul_res_893_fu_10407_p1 = sext_ln151_30_fu_3825_p1;

assign mul_res_894_fu_10421_p0 = zext_ln151_31_fu_9985_p1;

assign mul_res_894_fu_10421_p1 = sext_ln151_31_fu_3853_p1;

assign mul_res_895_fu_10435_p0 = zext_ln151_32_fu_10013_p1;

assign mul_res_895_fu_10435_p1 = sext_ln151_32_fu_3881_p1;

assign mul_res_896_fu_10449_p0 = zext_ln151_33_fu_10041_p1;

assign mul_res_896_fu_10449_p1 = sext_ln151_33_fu_3909_p1;

assign mul_res_897_fu_10463_p0 = zext_ln151_34_fu_10069_p1;

assign mul_res_897_fu_10463_p1 = sext_ln151_34_fu_3937_p1;

assign mul_res_898_fu_10477_p0 = zext_ln151_35_fu_10097_p1;

assign mul_res_898_fu_10477_p1 = sext_ln151_35_fu_3965_p1;

assign mul_res_899_fu_17252_p0 = zext_ln151_36_fu_16911_p1;

assign mul_res_899_fu_17252_p1 = sext_ln151_36_reg_23799;

assign mul_res_900_fu_10491_p0 = zext_ln151_37_fu_10135_p1;

assign mul_res_900_fu_10491_p1 = sext_ln151_37_fu_4021_p1;

assign mul_res_901_fu_10505_p0 = zext_ln151_38_fu_10163_p1;

assign mul_res_901_fu_10505_p1 = sext_ln151_38_fu_4049_p1;

assign mul_res_902_fu_17275_p0 = zext_ln151_39_fu_16936_p1;

assign mul_res_902_fu_17275_p1 = sext_ln151_39_fu_13342_p1;

assign mul_res_903_fu_10519_p0 = zext_ln151_40_fu_10201_p1;

assign mul_res_903_fu_10519_p1 = sext_ln151_40_fu_4087_p1;

assign mul_res_904_fu_10533_p0 = zext_ln151_41_fu_10229_p1;

assign mul_res_904_fu_10533_p1 = sext_ln151_41_fu_4115_p1;

assign mul_res_905_fu_17298_p0 = zext_ln151_42_fu_16963_p1;

assign mul_res_905_fu_17298_p1 = sext_ln151_42_reg_23835;

assign mul_res_906_fu_10547_p0 = zext_ln151_43_fu_10267_p1;

assign mul_res_906_fu_10547_p1 = sext_ln151_43_fu_4171_p1;

assign mul_res_907_fu_17318_p0 = zext_ln151_44_fu_16985_p1;

assign mul_res_907_fu_17318_p1 = sext_ln151_44_fu_13375_p1;

assign mul_res_908_fu_17336_p0 = zext_ln151_45_fu_17006_p1;

assign mul_res_908_fu_17336_p1 = sext_ln151_45_fu_13396_p1;

assign mul_res_909_fu_17354_p0 = zext_ln151_46_fu_17027_p1;

assign mul_res_909_fu_17354_p1 = sext_ln151_46_fu_13417_p1;

assign mul_res_910_fu_10561_p0 = zext_ln151_47_fu_10325_p1;

assign mul_res_910_fu_10561_p1 = sext_ln151_47_fu_4229_p1;

assign mul_res_911_fu_10575_p0 = zext_ln151_24_fu_9825_p1;

assign mul_res_911_fu_10575_p1 = sext_ln151_48_fu_4257_p1;

assign mul_res_912_fu_10589_p0 = zext_ln151_25_fu_9853_p1;

assign mul_res_912_fu_10589_p1 = sext_ln151_49_fu_4285_p1;

assign mul_res_913_fu_17509_p0 = zext_ln151_26_fu_16845_p1;

assign mul_res_913_fu_17509_p1 = sext_ln151_50_fu_13589_p1;

assign mul_res_914_fu_10603_p0 = zext_ln151_27_fu_9891_p1;

assign mul_res_914_fu_10603_p1 = sext_ln151_51_fu_4323_p1;

assign mul_res_915_fu_10617_p0 = zext_ln151_28_fu_9919_p1;

assign mul_res_915_fu_10617_p1 = sext_ln151_52_fu_4351_p1;

assign mul_res_916_fu_17533_p0 = zext_ln151_29_fu_16872_p1;

assign mul_res_916_fu_17533_p1 = sext_ln151_53_fu_13616_p1;

assign mul_res_917_fu_10631_p0 = zext_ln151_30_fu_9957_p1;

assign mul_res_917_fu_10631_p1 = sext_ln151_54_fu_4389_p1;

assign mul_res_918_fu_10645_p0 = zext_ln151_31_fu_9985_p1;

assign mul_res_918_fu_10645_p1 = sext_ln151_55_fu_4417_p1;

assign mul_res_919_fu_10659_p0 = zext_ln151_32_fu_10013_p1;

assign mul_res_919_fu_10659_p1 = sext_ln151_56_fu_4445_p1;

assign mul_res_920_fu_10673_p0 = zext_ln151_33_fu_10041_p1;

assign mul_res_920_fu_10673_p1 = sext_ln151_57_fu_4473_p1;

assign mul_res_921_fu_10687_p0 = zext_ln151_34_fu_10069_p1;

assign mul_res_921_fu_10687_p1 = sext_ln151_58_fu_4501_p1;

assign mul_res_922_fu_10701_p0 = zext_ln151_35_fu_10097_p1;

assign mul_res_922_fu_10701_p1 = sext_ln151_59_fu_4529_p1;

assign mul_res_923_fu_17568_p0 = zext_ln151_36_fu_16911_p1;

assign mul_res_923_fu_17568_p1 = sext_ln151_60_reg_23931;

assign mul_res_924_fu_10715_p0 = zext_ln151_37_fu_10135_p1;

assign mul_res_924_fu_10715_p1 = sext_ln151_61_fu_4585_p1;

assign mul_res_925_fu_10729_p0 = zext_ln151_38_fu_10163_p1;

assign mul_res_925_fu_10729_p1 = sext_ln151_62_fu_4613_p1;

assign mul_res_926_fu_17591_p0 = zext_ln151_39_fu_16936_p1;

assign mul_res_926_fu_17591_p1 = sext_ln151_63_fu_13664_p1;

assign mul_res_927_fu_10743_p0 = zext_ln151_40_fu_10201_p1;

assign mul_res_927_fu_10743_p1 = sext_ln151_64_fu_4651_p1;

assign mul_res_928_fu_10757_p0 = zext_ln151_41_fu_10229_p1;

assign mul_res_928_fu_10757_p1 = sext_ln151_65_fu_4679_p1;

assign mul_res_929_fu_17614_p0 = zext_ln151_42_fu_16963_p1;

assign mul_res_929_fu_17614_p1 = sext_ln151_66_reg_23967;

assign mul_res_930_fu_10771_p0 = zext_ln151_43_fu_10267_p1;

assign mul_res_930_fu_10771_p1 = sext_ln151_67_fu_4735_p1;

assign mul_res_931_fu_17634_p0 = zext_ln151_44_fu_16985_p1;

assign mul_res_931_fu_17634_p1 = sext_ln151_68_fu_13697_p1;

assign mul_res_932_fu_17652_p0 = zext_ln151_45_fu_17006_p1;

assign mul_res_932_fu_17652_p1 = sext_ln151_69_fu_13718_p1;

assign mul_res_933_fu_17670_p0 = zext_ln151_46_fu_17027_p1;

assign mul_res_933_fu_17670_p1 = sext_ln151_70_fu_13739_p1;

assign mul_res_934_fu_10785_p0 = zext_ln151_47_fu_10325_p1;

assign mul_res_934_fu_10785_p1 = sext_ln151_71_fu_4793_p1;

assign mul_res_935_fu_10799_p0 = zext_ln151_24_fu_9825_p1;

assign mul_res_935_fu_10799_p1 = sext_ln151_72_fu_4821_p1;

assign mul_res_936_fu_10813_p0 = zext_ln151_25_fu_9853_p1;

assign mul_res_936_fu_10813_p1 = sext_ln151_73_fu_4849_p1;

assign mul_res_937_fu_17825_p0 = zext_ln151_26_fu_16845_p1;

assign mul_res_937_fu_17825_p1 = sext_ln151_74_fu_13911_p1;

assign mul_res_938_fu_10827_p0 = zext_ln151_27_fu_9891_p1;

assign mul_res_938_fu_10827_p1 = sext_ln151_75_fu_4887_p1;

assign mul_res_939_fu_10841_p0 = zext_ln151_28_fu_9919_p1;

assign mul_res_939_fu_10841_p1 = sext_ln151_76_fu_4915_p1;

assign mul_res_940_fu_17849_p0 = zext_ln151_29_fu_16872_p1;

assign mul_res_940_fu_17849_p1 = sext_ln151_77_fu_13938_p1;

assign mul_res_941_fu_10855_p0 = zext_ln151_30_fu_9957_p1;

assign mul_res_941_fu_10855_p1 = sext_ln151_78_fu_4953_p1;

assign mul_res_942_fu_10869_p0 = zext_ln151_31_fu_9985_p1;

assign mul_res_942_fu_10869_p1 = sext_ln151_79_fu_4981_p1;

assign mul_res_943_fu_10883_p0 = zext_ln151_32_fu_10013_p1;

assign mul_res_943_fu_10883_p1 = sext_ln151_80_fu_5009_p1;

assign mul_res_944_fu_10897_p0 = zext_ln151_33_fu_10041_p1;

assign mul_res_944_fu_10897_p1 = sext_ln151_81_fu_5037_p1;

assign mul_res_945_fu_10911_p0 = zext_ln151_34_fu_10069_p1;

assign mul_res_945_fu_10911_p1 = sext_ln151_82_fu_5065_p1;

assign mul_res_946_fu_10925_p0 = zext_ln151_35_fu_10097_p1;

assign mul_res_946_fu_10925_p1 = sext_ln151_83_fu_5093_p1;

assign mul_res_947_fu_17884_p0 = zext_ln151_36_fu_16911_p1;

assign mul_res_947_fu_17884_p1 = sext_ln151_84_reg_24063;

assign mul_res_948_fu_10939_p0 = zext_ln151_37_fu_10135_p1;

assign mul_res_948_fu_10939_p1 = sext_ln151_85_fu_5149_p1;

assign mul_res_949_fu_10953_p0 = zext_ln151_38_fu_10163_p1;

assign mul_res_949_fu_10953_p1 = sext_ln151_86_fu_5177_p1;

assign mul_res_950_fu_17907_p0 = zext_ln151_39_fu_16936_p1;

assign mul_res_950_fu_17907_p1 = sext_ln151_87_fu_13986_p1;

assign mul_res_951_fu_10967_p0 = zext_ln151_40_fu_10201_p1;

assign mul_res_951_fu_10967_p1 = sext_ln151_88_fu_5215_p1;

assign mul_res_952_fu_10981_p0 = zext_ln151_41_fu_10229_p1;

assign mul_res_952_fu_10981_p1 = sext_ln151_89_fu_5243_p1;

assign mul_res_953_fu_17930_p0 = zext_ln151_42_fu_16963_p1;

assign mul_res_953_fu_17930_p1 = sext_ln151_90_reg_24099;

assign mul_res_954_fu_10995_p0 = zext_ln151_43_fu_10267_p1;

assign mul_res_954_fu_10995_p1 = sext_ln151_91_fu_5299_p1;

assign mul_res_955_fu_17950_p0 = zext_ln151_44_fu_16985_p1;

assign mul_res_955_fu_17950_p1 = sext_ln151_92_fu_14019_p1;

assign mul_res_956_fu_17968_p0 = zext_ln151_45_fu_17006_p1;

assign mul_res_956_fu_17968_p1 = sext_ln151_93_fu_14040_p1;

assign mul_res_957_fu_17986_p0 = zext_ln151_46_fu_17027_p1;

assign mul_res_957_fu_17986_p1 = sext_ln151_94_fu_14061_p1;

assign mul_res_958_fu_11009_p0 = zext_ln151_47_fu_10325_p1;

assign mul_res_958_fu_11009_p1 = sext_ln151_95_fu_5357_p1;

assign mul_res_959_fu_11023_p0 = zext_ln151_24_fu_9825_p1;

assign mul_res_959_fu_11023_p1 = sext_ln151_96_fu_5385_p1;

assign mul_res_960_fu_11037_p0 = zext_ln151_25_fu_9853_p1;

assign mul_res_960_fu_11037_p1 = sext_ln151_97_fu_5413_p1;

assign mul_res_961_fu_18141_p0 = zext_ln151_26_fu_16845_p1;

assign mul_res_961_fu_18141_p1 = sext_ln151_98_fu_14233_p1;

assign mul_res_962_fu_11051_p0 = zext_ln151_27_fu_9891_p1;

assign mul_res_962_fu_11051_p1 = sext_ln151_99_fu_5451_p1;

assign mul_res_963_fu_11065_p0 = zext_ln151_28_fu_9919_p1;

assign mul_res_963_fu_11065_p1 = sext_ln151_100_fu_5479_p1;

assign mul_res_964_fu_18165_p0 = zext_ln151_29_fu_16872_p1;

assign mul_res_964_fu_18165_p1 = sext_ln151_101_fu_14260_p1;

assign mul_res_965_fu_11079_p0 = zext_ln151_30_fu_9957_p1;

assign mul_res_965_fu_11079_p1 = sext_ln151_102_fu_5517_p1;

assign mul_res_966_fu_11093_p0 = zext_ln151_31_fu_9985_p1;

assign mul_res_966_fu_11093_p1 = sext_ln151_103_fu_5545_p1;

assign mul_res_967_fu_11107_p0 = zext_ln151_32_fu_10013_p1;

assign mul_res_967_fu_11107_p1 = sext_ln151_104_fu_5573_p1;

assign mul_res_968_fu_11121_p0 = zext_ln151_33_fu_10041_p1;

assign mul_res_968_fu_11121_p1 = sext_ln151_105_fu_5601_p1;

assign mul_res_969_fu_11135_p0 = zext_ln151_34_fu_10069_p1;

assign mul_res_969_fu_11135_p1 = sext_ln151_106_fu_5629_p1;

assign mul_res_970_fu_11149_p0 = zext_ln151_35_fu_10097_p1;

assign mul_res_970_fu_11149_p1 = sext_ln151_107_fu_5657_p1;

assign mul_res_971_fu_18200_p0 = zext_ln151_36_fu_16911_p1;

assign mul_res_971_fu_18200_p1 = sext_ln151_108_reg_24195;

assign mul_res_972_fu_11163_p0 = zext_ln151_37_fu_10135_p1;

assign mul_res_972_fu_11163_p1 = sext_ln151_109_fu_5713_p1;

assign mul_res_973_fu_11177_p0 = zext_ln151_38_fu_10163_p1;

assign mul_res_973_fu_11177_p1 = sext_ln151_110_fu_5741_p1;

assign mul_res_974_fu_18223_p0 = zext_ln151_39_fu_16936_p1;

assign mul_res_974_fu_18223_p1 = sext_ln151_111_fu_14308_p1;

assign mul_res_975_fu_11191_p0 = zext_ln151_40_fu_10201_p1;

assign mul_res_975_fu_11191_p1 = sext_ln151_112_fu_5779_p1;

assign mul_res_976_fu_11205_p0 = zext_ln151_41_fu_10229_p1;

assign mul_res_976_fu_11205_p1 = sext_ln151_113_fu_5807_p1;

assign mul_res_977_fu_18246_p0 = zext_ln151_42_fu_16963_p1;

assign mul_res_977_fu_18246_p1 = sext_ln151_114_reg_24231;

assign mul_res_978_fu_11219_p0 = zext_ln151_43_fu_10267_p1;

assign mul_res_978_fu_11219_p1 = sext_ln151_115_fu_5863_p1;

assign mul_res_979_fu_18266_p0 = zext_ln151_44_fu_16985_p1;

assign mul_res_979_fu_18266_p1 = sext_ln151_116_fu_14341_p1;

assign mul_res_980_fu_18284_p0 = zext_ln151_45_fu_17006_p1;

assign mul_res_980_fu_18284_p1 = sext_ln151_117_fu_14362_p1;

assign mul_res_981_fu_18302_p0 = zext_ln151_46_fu_17027_p1;

assign mul_res_981_fu_18302_p1 = sext_ln151_118_fu_14383_p1;

assign mul_res_982_fu_11233_p0 = zext_ln151_47_fu_10325_p1;

assign mul_res_982_fu_11233_p1 = sext_ln151_119_fu_5921_p1;

assign mul_res_983_fu_11247_p0 = zext_ln151_24_fu_9825_p1;

assign mul_res_983_fu_11247_p1 = sext_ln151_120_fu_5949_p1;

assign mul_res_984_fu_11261_p0 = zext_ln151_25_fu_9853_p1;

assign mul_res_984_fu_11261_p1 = sext_ln151_121_fu_5977_p1;

assign mul_res_985_fu_18457_p0 = zext_ln151_26_fu_16845_p1;

assign mul_res_985_fu_18457_p1 = sext_ln151_122_fu_14555_p1;

assign mul_res_986_fu_11275_p0 = zext_ln151_27_fu_9891_p1;

assign mul_res_986_fu_11275_p1 = sext_ln151_123_fu_6015_p1;

assign mul_res_987_fu_11289_p0 = zext_ln151_28_fu_9919_p1;

assign mul_res_987_fu_11289_p1 = sext_ln151_124_fu_6043_p1;

assign mul_res_988_fu_18481_p0 = zext_ln151_29_fu_16872_p1;

assign mul_res_988_fu_18481_p1 = sext_ln151_125_fu_14582_p1;

assign mul_res_989_fu_11303_p0 = zext_ln151_30_fu_9957_p1;

assign mul_res_989_fu_11303_p1 = sext_ln151_126_fu_6081_p1;

assign mul_res_990_fu_11317_p0 = zext_ln151_31_fu_9985_p1;

assign mul_res_990_fu_11317_p1 = sext_ln151_127_fu_6109_p1;

assign mul_res_991_fu_11331_p0 = zext_ln151_32_fu_10013_p1;

assign mul_res_991_fu_11331_p1 = sext_ln151_128_fu_6137_p1;

assign mul_res_992_fu_11345_p0 = zext_ln151_33_fu_10041_p1;

assign mul_res_992_fu_11345_p1 = sext_ln151_129_fu_6165_p1;

assign mul_res_993_fu_11359_p0 = zext_ln151_34_fu_10069_p1;

assign mul_res_993_fu_11359_p1 = sext_ln151_130_fu_6193_p1;

assign mul_res_994_fu_11373_p0 = zext_ln151_35_fu_10097_p1;

assign mul_res_994_fu_11373_p1 = sext_ln151_131_fu_6221_p1;

assign mul_res_995_fu_18516_p0 = zext_ln151_36_fu_16911_p1;

assign mul_res_995_fu_18516_p1 = sext_ln151_132_reg_24327;

assign mul_res_996_fu_11387_p0 = zext_ln151_37_fu_10135_p1;

assign mul_res_996_fu_11387_p1 = sext_ln151_133_fu_6277_p1;

assign mul_res_997_fu_11401_p0 = zext_ln151_38_fu_10163_p1;

assign mul_res_997_fu_11401_p1 = sext_ln151_134_fu_6305_p1;

assign mul_res_998_fu_18539_p0 = zext_ln151_39_fu_16936_p1;

assign mul_res_998_fu_18539_p1 = sext_ln151_135_fu_14630_p1;

assign mul_res_999_fu_11415_p0 = zext_ln151_40_fu_10201_p1;

assign mul_res_999_fu_11415_p1 = sext_ln151_136_fu_6343_p1;

assign mul_res_fu_2857_p0 = sext_ln151_fu_2845_p1;

assign mul_res_fu_2857_p1 = zext_ln151_fu_2841_p1;

assign or_ln121_fu_2719_p2 = (icmp_ln121_reg_23495 | and_ln120_fu_2707_p2);

assign pf_mac_sm_U_frpsig_data_in = {{{{{{{{{{{{{{{{{{{{{{{{add_ln153_575_reg_27263}, {add_ln153_551_reg_27258}}, {add_ln153_527_reg_27253}}, {add_ln153_503_reg_27248}}, {add_ln153_479_reg_27243}}, {add_ln153_455_reg_27238}}, {add_ln153_431_reg_27233}}, {add_ln153_407_reg_27228}}, {add_ln153_383_reg_27223}}, {add_ln153_359_reg_27218}}, {add_ln153_335_reg_27213}}, {add_ln153_311_reg_27208}}, {add_ln153_287_reg_27203}}, {add_ln153_263_reg_27198}}, {add_ln153_239_reg_27193}}, {add_ln153_215_reg_27188}}, {add_ln153_191_reg_27183}}, {add_ln153_167_reg_27178}}, {add_ln153_143_reg_27173}}, {add_ln153_119_reg_27168}}, {add_ln153_95_reg_27163}}, {add_ln153_71_reg_27158}}, {add_ln153_47_reg_27153}}, {add_ln153_23_reg_27148}};

assign select_ln120_fu_2689_p3 = ((icmp_ln121_reg_23495[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_cot_load);

assign select_ln121_3_fu_2732_p3 = ((and_ln120_fu_2707_p2[0:0] == 1'b1) ? add_ln121_fu_2713_p2 : select_ln120_fu_2689_p3);

assign select_ln121_4_fu_2645_p3 = ((icmp_ln121_fu_2633_p2[0:0] == 1'b1) ? 11'd1 : add_ln121_2_fu_2639_p2);

assign select_ln121_fu_2724_p3 = ((or_ln121_fu_2719_p2[0:0] == 1'b1) ? 6'd0 : ap_sig_allocacmp_cit_load);

assign select_ln126_10_fu_20871_p3 = ((icmp_ln126_reg_23524_pp0_iter4_reg[0:0] == 1'b1) ? tmp_1_reg_26173 : p_0_0_0_112750_fu_2466);

assign select_ln126_11_fu_20877_p3 = ((icmp_ln126_reg_23524_pp0_iter4_reg[0:0] == 1'b1) ? trunc_ln131_reg_26167 : p_0_0_0748_fu_2462);

assign select_ln126_12_fu_20883_p3 = ((icmp_ln126_reg_23524_pp0_iter4_reg[0:0] == 1'b1) ? sext_ln131_fu_20807_p1 : p_0_0_0_11746_fu_2458);

assign select_ln126_13_fu_20890_p3 = ((icmp_ln126_reg_23524_pp0_iter4_reg[0:0] == 1'b1) ? tmp_s_reg_26227 : p_0_0_0_10744_fu_2454);

assign select_ln126_14_fu_20896_p3 = ((icmp_ln126_reg_23524_pp0_iter4_reg[0:0] == 1'b1) ? tmp_9_reg_26221 : p_0_0_0_9742_fu_2450);

assign select_ln126_15_fu_20902_p3 = ((icmp_ln126_reg_23524_pp0_iter4_reg[0:0] == 1'b1) ? tmp_8_reg_26215 : p_0_0_0_8740_fu_2446);

assign select_ln126_16_fu_20908_p3 = ((icmp_ln126_reg_23524_pp0_iter4_reg[0:0] == 1'b1) ? tmp_7_reg_26209 : p_0_0_0_7738_fu_2442);

assign select_ln126_17_fu_20914_p3 = ((icmp_ln126_reg_23524_pp0_iter4_reg[0:0] == 1'b1) ? tmp_6_reg_26203 : p_0_0_0_6736_fu_2438);

assign select_ln126_18_fu_20920_p3 = ((icmp_ln126_reg_23524_pp0_iter4_reg[0:0] == 1'b1) ? tmp_5_reg_26197 : p_0_0_0_5734_fu_2434);

assign select_ln126_19_fu_20926_p3 = ((icmp_ln126_reg_23524_pp0_iter4_reg[0:0] == 1'b1) ? tmp_4_reg_26191 : p_0_0_0_4732_fu_2430);

assign select_ln126_1_fu_20817_p3 = ((icmp_ln126_reg_23524_pp0_iter4_reg[0:0] == 1'b1) ? tmp_s_reg_26227 : p_0_0_0_10768_fu_2502);

assign select_ln126_20_fu_20932_p3 = ((icmp_ln126_reg_23524_pp0_iter4_reg[0:0] == 1'b1) ? tmp_3_reg_26185 : p_0_0_0_3730_fu_2426);

assign select_ln126_21_fu_20938_p3 = ((icmp_ln126_reg_23524_pp0_iter4_reg[0:0] == 1'b1) ? tmp_2_reg_26179 : p_0_0_0_2728_fu_2422);

assign select_ln126_22_fu_20944_p3 = ((icmp_ln126_reg_23524_pp0_iter4_reg[0:0] == 1'b1) ? tmp_1_reg_26173 : p_0_0_0_112726_fu_2418);

assign select_ln126_23_fu_20950_p3 = ((icmp_ln126_reg_23524_pp0_iter4_reg[0:0] == 1'b1) ? trunc_ln131_reg_26167 : p_0_0_0724_fu_2414);

assign select_ln126_2_fu_20823_p3 = ((icmp_ln126_reg_23524_pp0_iter4_reg[0:0] == 1'b1) ? tmp_9_reg_26221 : p_0_0_0_9766_fu_2498);

assign select_ln126_3_fu_20829_p3 = ((icmp_ln126_reg_23524_pp0_iter4_reg[0:0] == 1'b1) ? tmp_8_reg_26215 : p_0_0_0_8764_fu_2494);

assign select_ln126_4_fu_20835_p3 = ((icmp_ln126_reg_23524_pp0_iter4_reg[0:0] == 1'b1) ? tmp_7_reg_26209 : p_0_0_0_7762_fu_2490);

assign select_ln126_5_fu_20841_p3 = ((icmp_ln126_reg_23524_pp0_iter4_reg[0:0] == 1'b1) ? tmp_6_reg_26203 : p_0_0_0_6760_fu_2486);

assign select_ln126_6_fu_20847_p3 = ((icmp_ln126_reg_23524_pp0_iter4_reg[0:0] == 1'b1) ? tmp_5_reg_26197 : p_0_0_0_5758_fu_2482);

assign select_ln126_7_fu_20853_p3 = ((icmp_ln126_reg_23524_pp0_iter4_reg[0:0] == 1'b1) ? tmp_4_reg_26191 : p_0_0_0_4756_fu_2478);

assign select_ln126_8_fu_20859_p3 = ((icmp_ln126_reg_23524_pp0_iter4_reg[0:0] == 1'b1) ? tmp_3_reg_26185 : p_0_0_0_3754_fu_2474);

assign select_ln126_9_fu_20865_p3 = ((icmp_ln126_reg_23524_pp0_iter4_reg[0:0] == 1'b1) ? tmp_2_reg_26179 : p_0_0_0_2752_fu_2470);

assign select_ln126_fu_20810_p3 = ((icmp_ln126_reg_23524_pp0_iter4_reg[0:0] == 1'b1) ? sext_ln131_fu_20807_p1 : p_0_0_0_11770_fu_2506);

assign sext_ln131_fu_20807_p1 = $signed(tmp_299_reg_26233);

assign sext_ln151_100_fu_5479_p1 = $signed(tmp_445_fu_5469_p4);

assign sext_ln151_101_fu_14260_p1 = $signed(tmp_446_reg_24160);

assign sext_ln151_102_fu_5517_p1 = $signed(tmp_447_fu_5507_p4);

assign sext_ln151_103_fu_5545_p1 = $signed(tmp_448_fu_5535_p4);

assign sext_ln151_104_fu_5573_p1 = $signed(tmp_449_fu_5563_p4);

assign sext_ln151_105_fu_5601_p1 = $signed(tmp_450_fu_5591_p4);

assign sext_ln151_106_fu_5629_p1 = $signed(tmp_451_fu_5619_p4);

assign sext_ln151_107_fu_5657_p1 = $signed(tmp_452_fu_5647_p4);

assign sext_ln151_108_fu_5685_p1 = tmp_453_fu_5675_p4;

assign sext_ln151_109_fu_5713_p1 = $signed(tmp_454_fu_5703_p4);

assign sext_ln151_10_fu_3207_p1 = $signed(tmp_355_fu_3183_p4);

assign sext_ln151_110_fu_5741_p1 = $signed(tmp_455_fu_5731_p4);

assign sext_ln151_111_fu_14308_p1 = $signed(tmp_456_reg_24216);

assign sext_ln151_112_fu_5779_p1 = $signed(tmp_457_fu_5769_p4);

assign sext_ln151_113_fu_5807_p1 = $signed(tmp_458_fu_5797_p4);

assign sext_ln151_114_fu_5835_p1 = tmp_459_fu_5825_p4;

assign sext_ln151_115_fu_5863_p1 = $signed(tmp_460_fu_5853_p4);

assign sext_ln151_116_fu_14341_p1 = $signed(tmp_461_reg_24247);

assign sext_ln151_117_fu_14362_p1 = $signed(tmp_462_reg_24252);

assign sext_ln151_118_fu_14383_p1 = $signed(tmp_463_reg_24257);

assign sext_ln151_119_fu_5921_p1 = $signed(tmp_464_fu_5911_p4);

assign sext_ln151_11_fu_3249_p1 = $signed(tmp_356_fu_3225_p4);

assign sext_ln151_120_fu_5949_p1 = $signed(tmp_465_fu_5939_p4);

assign sext_ln151_121_fu_5977_p1 = $signed(tmp_466_fu_5967_p4);

assign sext_ln151_122_fu_14555_p1 = $signed(tmp_467_reg_24277);

assign sext_ln151_123_fu_6015_p1 = $signed(tmp_468_fu_6005_p4);

assign sext_ln151_124_fu_6043_p1 = $signed(tmp_469_fu_6033_p4);

assign sext_ln151_125_fu_14582_p1 = $signed(tmp_470_reg_24292);

assign sext_ln151_126_fu_6081_p1 = $signed(tmp_471_fu_6071_p4);

assign sext_ln151_127_fu_6109_p1 = $signed(tmp_472_fu_6099_p4);

assign sext_ln151_128_fu_6137_p1 = $signed(tmp_473_fu_6127_p4);

assign sext_ln151_129_fu_6165_p1 = $signed(tmp_474_fu_6155_p4);

assign sext_ln151_12_fu_3291_p1 = tmp_357_fu_3267_p4;

assign sext_ln151_130_fu_6193_p1 = $signed(tmp_475_fu_6183_p4);

assign sext_ln151_131_fu_6221_p1 = $signed(tmp_476_fu_6211_p4);

assign sext_ln151_132_fu_6249_p1 = tmp_477_fu_6239_p4;

assign sext_ln151_133_fu_6277_p1 = $signed(tmp_478_fu_6267_p4);

assign sext_ln151_134_fu_6305_p1 = $signed(tmp_479_fu_6295_p4);

assign sext_ln151_135_fu_14630_p1 = $signed(tmp_480_reg_24348);

assign sext_ln151_136_fu_6343_p1 = $signed(tmp_481_fu_6333_p4);

assign sext_ln151_137_fu_6371_p1 = $signed(tmp_482_fu_6361_p4);

assign sext_ln151_138_fu_6399_p1 = tmp_483_fu_6389_p4;

assign sext_ln151_139_fu_6427_p1 = $signed(tmp_484_fu_6417_p4);

assign sext_ln151_13_fu_3333_p1 = $signed(tmp_358_fu_3309_p4);

assign sext_ln151_140_fu_14663_p1 = $signed(tmp_485_reg_24379);

assign sext_ln151_141_fu_14684_p1 = $signed(tmp_486_reg_24384);

assign sext_ln151_142_fu_14705_p1 = $signed(tmp_487_reg_24389);

assign sext_ln151_143_fu_6485_p1 = $signed(tmp_488_fu_6475_p4);

assign sext_ln151_144_fu_6513_p1 = $signed(tmp_489_fu_6503_p4);

assign sext_ln151_145_fu_6541_p1 = $signed(tmp_490_fu_6531_p4);

assign sext_ln151_146_fu_14877_p1 = $signed(tmp_491_reg_24409);

assign sext_ln151_147_fu_6579_p1 = $signed(tmp_492_fu_6569_p4);

assign sext_ln151_148_fu_6607_p1 = $signed(tmp_493_fu_6597_p4);

assign sext_ln151_149_fu_14904_p1 = $signed(tmp_494_reg_24424);

assign sext_ln151_14_fu_3375_p1 = $signed(tmp_359_fu_3351_p4);

assign sext_ln151_150_fu_6645_p1 = $signed(tmp_495_fu_6635_p4);

assign sext_ln151_151_fu_6673_p1 = $signed(tmp_496_fu_6663_p4);

assign sext_ln151_152_fu_6701_p1 = $signed(tmp_497_fu_6691_p4);

assign sext_ln151_153_fu_6729_p1 = $signed(tmp_498_fu_6719_p4);

assign sext_ln151_154_fu_6757_p1 = $signed(tmp_499_fu_6747_p4);

assign sext_ln151_155_fu_6785_p1 = $signed(tmp_500_fu_6775_p4);

assign sext_ln151_156_fu_6813_p1 = tmp_501_fu_6803_p4;

assign sext_ln151_157_fu_6841_p1 = $signed(tmp_502_fu_6831_p4);

assign sext_ln151_158_fu_6869_p1 = $signed(tmp_503_fu_6859_p4);

assign sext_ln151_159_fu_14952_p1 = $signed(tmp_504_reg_24480);

assign sext_ln151_15_fu_13011_p1 = $signed(tmp_360_reg_23660);

assign sext_ln151_160_fu_6907_p1 = $signed(tmp_505_fu_6897_p4);

assign sext_ln151_161_fu_6935_p1 = $signed(tmp_506_fu_6925_p4);

assign sext_ln151_162_fu_6963_p1 = tmp_507_fu_6953_p4;

assign sext_ln151_163_fu_6991_p1 = $signed(tmp_508_fu_6981_p4);

assign sext_ln151_164_fu_14985_p1 = $signed(tmp_509_reg_24511);

assign sext_ln151_165_fu_15006_p1 = $signed(tmp_510_reg_24516);

assign sext_ln151_166_fu_15027_p1 = $signed(tmp_511_reg_24521);

assign sext_ln151_167_fu_7049_p1 = $signed(tmp_512_fu_7039_p4);

assign sext_ln151_168_fu_7077_p1 = $signed(tmp_513_fu_7067_p4);

assign sext_ln151_169_fu_7105_p1 = $signed(tmp_514_fu_7095_p4);

assign sext_ln151_16_fu_3437_p1 = $signed(tmp_361_fu_3413_p4);

assign sext_ln151_170_fu_15199_p1 = $signed(tmp_515_reg_24541);

assign sext_ln151_171_fu_7143_p1 = $signed(tmp_516_fu_7133_p4);

assign sext_ln151_172_fu_7171_p1 = $signed(tmp_517_fu_7161_p4);

assign sext_ln151_173_fu_15226_p1 = $signed(tmp_518_reg_24556);

assign sext_ln151_174_fu_7209_p1 = $signed(tmp_519_fu_7199_p4);

assign sext_ln151_175_fu_7237_p1 = $signed(tmp_520_fu_7227_p4);

assign sext_ln151_176_fu_7265_p1 = $signed(tmp_521_fu_7255_p4);

assign sext_ln151_177_fu_7293_p1 = $signed(tmp_522_fu_7283_p4);

assign sext_ln151_178_fu_7321_p1 = $signed(tmp_523_fu_7311_p4);

assign sext_ln151_179_fu_7349_p1 = $signed(tmp_524_fu_7339_p4);

assign sext_ln151_17_fu_3479_p1 = $signed(tmp_362_fu_3455_p4);

assign sext_ln151_180_fu_7377_p1 = tmp_525_fu_7367_p4;

assign sext_ln151_181_fu_7405_p1 = $signed(tmp_526_fu_7395_p4);

assign sext_ln151_182_fu_7433_p1 = $signed(tmp_527_fu_7423_p4);

assign sext_ln151_183_fu_15274_p1 = $signed(tmp_528_reg_24612);

assign sext_ln151_184_fu_7471_p1 = $signed(tmp_529_fu_7461_p4);

assign sext_ln151_185_fu_7499_p1 = $signed(tmp_530_fu_7489_p4);

assign sext_ln151_186_fu_7527_p1 = tmp_531_fu_7517_p4;

assign sext_ln151_187_fu_7555_p1 = $signed(tmp_532_fu_7545_p4);

assign sext_ln151_188_fu_15307_p1 = $signed(tmp_533_reg_24643);

assign sext_ln151_189_fu_15328_p1 = $signed(tmp_534_reg_24648);

assign sext_ln151_18_fu_3521_p1 = tmp_363_fu_3497_p4;

assign sext_ln151_190_fu_15349_p1 = $signed(tmp_535_reg_24653);

assign sext_ln151_191_fu_7613_p1 = $signed(tmp_536_fu_7603_p4);

assign sext_ln151_192_fu_7641_p1 = $signed(tmp_537_fu_7631_p4);

assign sext_ln151_193_fu_7669_p1 = $signed(tmp_538_fu_7659_p4);

assign sext_ln151_194_fu_15521_p1 = $signed(tmp_539_reg_24673);

assign sext_ln151_195_fu_7707_p1 = $signed(tmp_540_fu_7697_p4);

assign sext_ln151_196_fu_7735_p1 = $signed(tmp_541_fu_7725_p4);

assign sext_ln151_197_fu_15548_p1 = $signed(tmp_542_reg_24688);

assign sext_ln151_198_fu_7773_p1 = $signed(tmp_543_fu_7763_p4);

assign sext_ln151_199_fu_7801_p1 = $signed(tmp_544_fu_7791_p4);

assign sext_ln151_19_fu_3563_p1 = $signed(tmp_364_fu_3539_p4);

assign sext_ln151_1_fu_2873_p1 = $signed(tmp_346_fu_2863_p4);

assign sext_ln151_200_fu_7829_p1 = $signed(tmp_545_fu_7819_p4);

assign sext_ln151_201_fu_7857_p1 = $signed(tmp_546_fu_7847_p4);

assign sext_ln151_202_fu_7885_p1 = $signed(tmp_547_fu_7875_p4);

assign sext_ln151_203_fu_7913_p1 = $signed(tmp_548_fu_7903_p4);

assign sext_ln151_204_fu_7941_p1 = tmp_549_fu_7931_p4;

assign sext_ln151_205_fu_7969_p1 = $signed(tmp_550_fu_7959_p4);

assign sext_ln151_206_fu_7997_p1 = $signed(tmp_551_fu_7987_p4);

assign sext_ln151_207_fu_15596_p1 = $signed(tmp_552_reg_24744);

assign sext_ln151_208_fu_8035_p1 = $signed(tmp_553_fu_8025_p4);

assign sext_ln151_209_fu_8063_p1 = $signed(tmp_554_fu_8053_p4);

assign sext_ln151_20_fu_13047_p1 = $signed(tmp_365_reg_23704);

assign sext_ln151_210_fu_8091_p1 = tmp_555_fu_8081_p4;

assign sext_ln151_211_fu_8119_p1 = $signed(tmp_556_fu_8109_p4);

assign sext_ln151_212_fu_15629_p1 = $signed(tmp_557_reg_24775);

assign sext_ln151_213_fu_15650_p1 = $signed(tmp_558_reg_24780);

assign sext_ln151_214_fu_15671_p1 = $signed(tmp_559_reg_24785);

assign sext_ln151_215_fu_8177_p1 = $signed(tmp_560_fu_8167_p4);

assign sext_ln151_216_fu_8205_p1 = $signed(tmp_561_fu_8195_p4);

assign sext_ln151_217_fu_8233_p1 = $signed(tmp_562_fu_8223_p4);

assign sext_ln151_218_fu_15843_p1 = $signed(tmp_563_reg_24805);

assign sext_ln151_219_fu_8271_p1 = $signed(tmp_564_fu_8261_p4);

assign sext_ln151_21_fu_13071_p1 = $signed(tmp_366_reg_23714);

assign sext_ln151_220_fu_8299_p1 = $signed(tmp_565_fu_8289_p4);

assign sext_ln151_221_fu_15870_p1 = $signed(tmp_566_reg_24820);

assign sext_ln151_222_fu_8337_p1 = $signed(tmp_567_fu_8327_p4);

assign sext_ln151_223_fu_8365_p1 = $signed(tmp_568_fu_8355_p4);

assign sext_ln151_224_fu_8393_p1 = $signed(tmp_569_fu_8383_p4);

assign sext_ln151_225_fu_8421_p1 = $signed(tmp_570_fu_8411_p4);

assign sext_ln151_226_fu_8449_p1 = $signed(tmp_571_fu_8439_p4);

assign sext_ln151_227_fu_8477_p1 = $signed(tmp_572_fu_8467_p4);

assign sext_ln151_228_fu_8505_p1 = tmp_573_fu_8495_p4;

assign sext_ln151_229_fu_8533_p1 = $signed(tmp_574_fu_8523_p4);

assign sext_ln151_22_fu_13095_p1 = $signed(tmp_367_reg_23724);

assign sext_ln151_230_fu_8561_p1 = $signed(tmp_575_fu_8551_p4);

assign sext_ln151_231_fu_15918_p1 = $signed(tmp_576_reg_24876);

assign sext_ln151_232_fu_8599_p1 = $signed(tmp_577_fu_8589_p4);

assign sext_ln151_233_fu_8627_p1 = $signed(tmp_578_fu_8617_p4);

assign sext_ln151_234_fu_8655_p1 = tmp_579_fu_8645_p4;

assign sext_ln151_235_fu_8683_p1 = $signed(tmp_580_fu_8673_p4);

assign sext_ln151_236_fu_15951_p1 = $signed(tmp_581_reg_24907);

assign sext_ln151_237_fu_15972_p1 = $signed(tmp_582_reg_24912);

assign sext_ln151_238_fu_15993_p1 = $signed(tmp_583_reg_24917);

assign sext_ln151_239_fu_8741_p1 = $signed(tmp_584_fu_8731_p4);

assign sext_ln151_23_fu_3665_p1 = $signed(tmp_368_fu_3641_p4);

assign sext_ln151_240_fu_8769_p1 = $signed(tmp_585_fu_8759_p4);

assign sext_ln151_241_fu_8797_p1 = $signed(tmp_586_fu_8787_p4);

assign sext_ln151_242_fu_16165_p1 = $signed(tmp_587_reg_24937);

assign sext_ln151_243_fu_8835_p1 = $signed(tmp_588_fu_8825_p4);

assign sext_ln151_244_fu_8863_p1 = $signed(tmp_589_fu_8853_p4);

assign sext_ln151_245_fu_16192_p1 = $signed(tmp_590_reg_24952);

assign sext_ln151_246_fu_8901_p1 = $signed(tmp_591_fu_8891_p4);

assign sext_ln151_247_fu_8929_p1 = $signed(tmp_592_fu_8919_p4);

assign sext_ln151_248_fu_8957_p1 = $signed(tmp_593_fu_8947_p4);

assign sext_ln151_249_fu_8985_p1 = $signed(tmp_594_fu_8975_p4);

assign sext_ln151_24_fu_3693_p1 = $signed(tmp_369_fu_3683_p4);

assign sext_ln151_250_fu_9013_p1 = $signed(tmp_595_fu_9003_p4);

assign sext_ln151_251_fu_9041_p1 = $signed(tmp_596_fu_9031_p4);

assign sext_ln151_252_fu_16231_p1 = $signed(tmp_597_reg_24987);

assign sext_ln151_253_fu_9079_p1 = $signed(tmp_598_fu_9069_p4);

assign sext_ln151_254_fu_9107_p1 = $signed(tmp_599_fu_9097_p4);

assign sext_ln151_255_fu_16256_p1 = $signed(tmp_600_reg_25002);

assign sext_ln151_256_fu_9145_p1 = $signed(tmp_601_fu_9135_p4);

assign sext_ln151_257_fu_9173_p1 = $signed(tmp_602_fu_9163_p4);

assign sext_ln151_258_fu_16283_p1 = $signed(tmp_603_reg_25017);

assign sext_ln151_259_fu_9211_p1 = $signed(tmp_604_fu_9201_p4);

assign sext_ln151_25_fu_3721_p1 = $signed(tmp_370_fu_3711_p4);

assign sext_ln151_260_fu_16305_p1 = $signed(tmp_605_reg_25027);

assign sext_ln151_261_fu_16326_p1 = $signed(tmp_606_reg_25032);

assign sext_ln151_262_fu_16347_p1 = $signed(tmp_607_reg_25037);

assign sext_ln151_263_fu_9269_p1 = $signed(tmp_608_fu_9259_p4);

assign sext_ln151_264_fu_9297_p1 = $signed(tmp_609_fu_9287_p4);

assign sext_ln151_265_fu_9325_p1 = $signed(tmp_610_fu_9315_p4);

assign sext_ln151_266_fu_16505_p1 = $signed(tmp_611_reg_25057);

assign sext_ln151_267_fu_9363_p1 = $signed(tmp_612_fu_9353_p4);

assign sext_ln151_268_fu_9391_p1 = $signed(tmp_613_fu_9381_p4);

assign sext_ln151_269_fu_16532_p1 = $signed(tmp_614_reg_25072);

assign sext_ln151_26_fu_13267_p1 = $signed(tmp_371_reg_23749);

assign sext_ln151_270_fu_9429_p1 = $signed(tmp_615_fu_9419_p4);

assign sext_ln151_271_fu_9457_p1 = $signed(tmp_616_fu_9447_p4);

assign sext_ln151_272_fu_9485_p1 = $signed(tmp_617_fu_9475_p4);

assign sext_ln151_273_fu_9513_p1 = $signed(tmp_618_fu_9503_p4);

assign sext_ln151_274_fu_9541_p1 = $signed(tmp_619_fu_9531_p4);

assign sext_ln151_275_fu_9569_p1 = $signed(tmp_620_fu_9559_p4);

assign sext_ln151_276_fu_16571_p1 = $signed(tmp_621_reg_25107);

assign sext_ln151_277_fu_9607_p1 = $signed(tmp_622_fu_9597_p4);

assign sext_ln151_278_fu_9635_p1 = $signed(tmp_623_fu_9625_p4);

assign sext_ln151_279_fu_16596_p1 = $signed(tmp_624_reg_25122);

assign sext_ln151_27_fu_3759_p1 = $signed(tmp_372_fu_3749_p4);

assign sext_ln151_280_fu_9673_p1 = $signed(tmp_625_fu_9663_p4);

assign sext_ln151_281_fu_9701_p1 = $signed(tmp_626_fu_9691_p4);

assign sext_ln151_282_fu_16623_p1 = $signed(tmp_627_reg_25137);

assign sext_ln151_283_fu_9739_p1 = $signed(tmp_628_fu_9729_p4);

assign sext_ln151_284_fu_16645_p1 = $signed(tmp_629_reg_25147);

assign sext_ln151_285_fu_16666_p1 = $signed(tmp_630_reg_25152);

assign sext_ln151_286_fu_16687_p1 = $signed(tmp_631_reg_25157);

assign sext_ln151_287_fu_9797_p1 = $signed(tmp_632_fu_9787_p4);

assign sext_ln151_288_fu_12921_p1 = mul_res_reg_23561;

assign sext_ln151_289_fu_12924_p1 = mul_res_576_reg_23566;

assign sext_ln151_28_fu_3787_p1 = $signed(tmp_373_fu_3777_p4);

assign sext_ln151_290_fu_12947_p1 = mul_res_577_fu_12941_p2;

assign sext_ln151_291_fu_12951_p1 = mul_res_578_reg_23581;

assign sext_ln151_292_fu_12954_p1 = mul_res_579_reg_23586;

assign sext_ln151_293_fu_12977_p1 = mul_res_580_fu_12971_p2;

assign sext_ln151_294_fu_12981_p1 = mul_res_581_reg_23601;

assign sext_ln151_295_fu_12984_p1 = mul_res_582_reg_23606;

assign sext_ln151_296_fu_12987_p1 = mul_res_583_reg_23611;

assign sext_ln151_297_fu_12990_p1 = mul_res_584_reg_23616;

assign sext_ln151_298_fu_12993_p1 = mul_res_585_reg_23621;

assign sext_ln151_299_fu_12996_p1 = mul_res_586_reg_23626;

assign sext_ln151_29_fu_13294_p1 = $signed(tmp_374_reg_23764);

assign sext_ln151_2_fu_12930_p1 = $signed(tmp_347_reg_23571);

assign sext_ln151_300_fu_12999_p1 = mul_res_587_reg_23645;

assign sext_ln151_301_fu_13002_p1 = mul_res_588_reg_23650;

assign sext_ln151_302_fu_13005_p1 = mul_res_589_reg_23655;

assign sext_ln151_303_fu_13028_p1 = mul_res_590_fu_13022_p2;

assign sext_ln151_304_fu_13032_p1 = mul_res_591_reg_23670;

assign sext_ln151_305_fu_13035_p1 = mul_res_592_reg_23675;

assign sext_ln151_306_fu_13038_p1 = mul_res_593_reg_23694;

assign sext_ln151_307_fu_13041_p1 = mul_res_594_reg_23699;

assign sext_ln151_308_fu_13064_p1 = mul_res_595_fu_13058_p2;

assign sext_ln151_309_fu_13088_p1 = mul_res_596_fu_13082_p2;

assign sext_ln151_30_fu_3825_p1 = $signed(tmp_375_fu_3815_p4);

assign sext_ln151_310_fu_13112_p1 = mul_res_597_fu_13106_p2;

assign sext_ln151_311_fu_13261_p1 = mul_res_599_reg_23739;

assign sext_ln151_312_fu_13264_p1 = mul_res_600_reg_23744;

assign sext_ln151_313_fu_13284_p1 = mul_res_601_fu_13278_p2;

assign sext_ln151_314_fu_13288_p1 = mul_res_602_reg_23754;

assign sext_ln151_315_fu_13291_p1 = mul_res_603_reg_23759;

assign sext_ln151_316_fu_13311_p1 = mul_res_604_fu_13305_p2;

assign sext_ln151_317_fu_13315_p1 = mul_res_605_reg_23769;

assign sext_ln151_318_fu_13318_p1 = mul_res_606_reg_23774;

assign sext_ln151_319_fu_13321_p1 = mul_res_607_reg_23779;

assign sext_ln151_31_fu_3853_p1 = $signed(tmp_376_fu_3843_p4);

assign sext_ln151_320_fu_13324_p1 = mul_res_608_reg_23784;

assign sext_ln151_321_fu_13327_p1 = mul_res_609_reg_23789;

assign sext_ln151_322_fu_13330_p1 = mul_res_610_reg_23794;

assign sext_ln151_323_fu_13333_p1 = mul_res_611_reg_23805;

assign sext_ln151_324_fu_13336_p1 = mul_res_612_reg_23810;

assign sext_ln151_325_fu_13339_p1 = mul_res_613_reg_23815;

assign sext_ln151_326_fu_13359_p1 = mul_res_614_fu_13353_p2;

assign sext_ln151_327_fu_13363_p1 = mul_res_615_reg_23825;

assign sext_ln151_328_fu_13366_p1 = mul_res_616_reg_23830;

assign sext_ln151_329_fu_13369_p1 = mul_res_617_reg_23841;

assign sext_ln151_32_fu_3881_p1 = $signed(tmp_377_fu_3871_p4);

assign sext_ln151_330_fu_13372_p1 = mul_res_618_reg_23846;

assign sext_ln151_331_fu_13392_p1 = mul_res_619_fu_13386_p2;

assign sext_ln151_332_fu_13413_p1 = mul_res_620_fu_13407_p2;

assign sext_ln151_333_fu_13434_p1 = mul_res_621_fu_13428_p2;

assign sext_ln151_334_fu_13583_p1 = mul_res_623_reg_23871;

assign sext_ln151_335_fu_13586_p1 = mul_res_624_reg_23876;

assign sext_ln151_336_fu_13606_p1 = mul_res_625_fu_13600_p2;

assign sext_ln151_337_fu_13610_p1 = mul_res_626_reg_23886;

assign sext_ln151_338_fu_13613_p1 = mul_res_627_reg_23891;

assign sext_ln151_339_fu_13633_p1 = mul_res_628_fu_13627_p2;

assign sext_ln151_33_fu_3909_p1 = $signed(tmp_378_fu_3899_p4);

assign sext_ln151_340_fu_13637_p1 = mul_res_629_reg_23901;

assign sext_ln151_341_fu_13640_p1 = mul_res_630_reg_23906;

assign sext_ln151_342_fu_13643_p1 = mul_res_631_reg_23911;

assign sext_ln151_343_fu_13646_p1 = mul_res_632_reg_23916;

assign sext_ln151_344_fu_13649_p1 = mul_res_633_reg_23921;

assign sext_ln151_345_fu_13652_p1 = mul_res_634_reg_23926;

assign sext_ln151_346_fu_13655_p1 = mul_res_635_reg_23937;

assign sext_ln151_347_fu_13658_p1 = mul_res_636_reg_23942;

assign sext_ln151_348_fu_13661_p1 = mul_res_637_reg_23947;

assign sext_ln151_349_fu_13681_p1 = mul_res_638_fu_13675_p2;

assign sext_ln151_34_fu_3937_p1 = $signed(tmp_379_fu_3927_p4);

assign sext_ln151_350_fu_13685_p1 = mul_res_639_reg_23957;

assign sext_ln151_351_fu_13688_p1 = mul_res_640_reg_23962;

assign sext_ln151_352_fu_13691_p1 = mul_res_641_reg_23973;

assign sext_ln151_353_fu_13694_p1 = mul_res_642_reg_23978;

assign sext_ln151_354_fu_13714_p1 = mul_res_643_fu_13708_p2;

assign sext_ln151_355_fu_13735_p1 = mul_res_644_fu_13729_p2;

assign sext_ln151_356_fu_13756_p1 = mul_res_645_fu_13750_p2;

assign sext_ln151_357_fu_13905_p1 = mul_res_647_reg_24003;

assign sext_ln151_358_fu_13908_p1 = mul_res_648_reg_24008;

assign sext_ln151_359_fu_13928_p1 = mul_res_649_fu_13922_p2;

assign sext_ln151_35_fu_3965_p1 = $signed(tmp_380_fu_3955_p4);

assign sext_ln151_360_fu_13932_p1 = mul_res_650_reg_24018;

assign sext_ln151_361_fu_13935_p1 = mul_res_651_reg_24023;

assign sext_ln151_362_fu_13955_p1 = mul_res_652_fu_13949_p2;

assign sext_ln151_363_fu_13959_p1 = mul_res_653_reg_24033;

assign sext_ln151_364_fu_13962_p1 = mul_res_654_reg_24038;

assign sext_ln151_365_fu_13965_p1 = mul_res_655_reg_24043;

assign sext_ln151_366_fu_13968_p1 = mul_res_656_reg_24048;

assign sext_ln151_367_fu_13971_p1 = mul_res_657_reg_24053;

assign sext_ln151_368_fu_13974_p1 = mul_res_658_reg_24058;

assign sext_ln151_369_fu_13977_p1 = mul_res_659_reg_24069;

assign sext_ln151_36_fu_3993_p1 = tmp_381_fu_3983_p4;

assign sext_ln151_370_fu_13980_p1 = mul_res_660_reg_24074;

assign sext_ln151_371_fu_13983_p1 = mul_res_661_reg_24079;

assign sext_ln151_372_fu_14003_p1 = mul_res_662_fu_13997_p2;

assign sext_ln151_373_fu_14007_p1 = mul_res_663_reg_24089;

assign sext_ln151_374_fu_14010_p1 = mul_res_664_reg_24094;

assign sext_ln151_375_fu_14013_p1 = mul_res_665_reg_24105;

assign sext_ln151_376_fu_14016_p1 = mul_res_666_reg_24110;

assign sext_ln151_377_fu_14036_p1 = mul_res_667_fu_14030_p2;

assign sext_ln151_378_fu_14057_p1 = mul_res_668_fu_14051_p2;

assign sext_ln151_379_fu_14078_p1 = mul_res_669_fu_14072_p2;

assign sext_ln151_37_fu_4021_p1 = $signed(tmp_382_fu_4011_p4);

assign sext_ln151_380_fu_14227_p1 = mul_res_671_reg_24135;

assign sext_ln151_381_fu_14230_p1 = mul_res_672_reg_24140;

assign sext_ln151_382_fu_14250_p1 = mul_res_673_fu_14244_p2;

assign sext_ln151_383_fu_14254_p1 = mul_res_674_reg_24150;

assign sext_ln151_384_fu_14257_p1 = mul_res_675_reg_24155;

assign sext_ln151_385_fu_14277_p1 = mul_res_676_fu_14271_p2;

assign sext_ln151_386_fu_14281_p1 = mul_res_677_reg_24165;

assign sext_ln151_387_fu_14284_p1 = mul_res_678_reg_24170;

assign sext_ln151_388_fu_14287_p1 = mul_res_679_reg_24175;

assign sext_ln151_389_fu_14290_p1 = mul_res_680_reg_24180;

assign sext_ln151_38_fu_4049_p1 = $signed(tmp_383_fu_4039_p4);

assign sext_ln151_390_fu_14293_p1 = mul_res_681_reg_24185;

assign sext_ln151_391_fu_14296_p1 = mul_res_682_reg_24190;

assign sext_ln151_392_fu_14299_p1 = mul_res_683_reg_24201;

assign sext_ln151_393_fu_14302_p1 = mul_res_684_reg_24206;

assign sext_ln151_394_fu_14305_p1 = mul_res_685_reg_24211;

assign sext_ln151_395_fu_14325_p1 = mul_res_686_fu_14319_p2;

assign sext_ln151_396_fu_14329_p1 = mul_res_687_reg_24221;

assign sext_ln151_397_fu_14332_p1 = mul_res_688_reg_24226;

assign sext_ln151_398_fu_14335_p1 = mul_res_689_reg_24237;

assign sext_ln151_399_fu_14338_p1 = mul_res_690_reg_24242;

assign sext_ln151_39_fu_13342_p1 = $signed(tmp_384_reg_23820);

assign sext_ln151_3_fu_2935_p1 = $signed(tmp_348_fu_2911_p4);

assign sext_ln151_400_fu_14358_p1 = mul_res_691_fu_14352_p2;

assign sext_ln151_401_fu_14379_p1 = mul_res_692_fu_14373_p2;

assign sext_ln151_402_fu_14400_p1 = mul_res_693_fu_14394_p2;

assign sext_ln151_403_fu_14549_p1 = mul_res_695_reg_24267;

assign sext_ln151_404_fu_14552_p1 = mul_res_696_reg_24272;

assign sext_ln151_405_fu_14572_p1 = mul_res_697_fu_14566_p2;

assign sext_ln151_406_fu_14576_p1 = mul_res_698_reg_24282;

assign sext_ln151_407_fu_14579_p1 = mul_res_699_reg_24287;

assign sext_ln151_408_fu_14599_p1 = mul_res_700_fu_14593_p2;

assign sext_ln151_409_fu_14603_p1 = mul_res_701_reg_24297;

assign sext_ln151_40_fu_4087_p1 = $signed(tmp_385_fu_4077_p4);

assign sext_ln151_410_fu_14606_p1 = mul_res_702_reg_24302;

assign sext_ln151_411_fu_14609_p1 = mul_res_703_reg_24307;

assign sext_ln151_412_fu_14612_p1 = mul_res_704_reg_24312;

assign sext_ln151_413_fu_14615_p1 = mul_res_705_reg_24317;

assign sext_ln151_414_fu_14618_p1 = mul_res_706_reg_24322;

assign sext_ln151_415_fu_14621_p1 = mul_res_707_reg_24333;

assign sext_ln151_416_fu_14624_p1 = mul_res_708_reg_24338;

assign sext_ln151_417_fu_14627_p1 = mul_res_709_reg_24343;

assign sext_ln151_418_fu_14647_p1 = mul_res_710_fu_14641_p2;

assign sext_ln151_419_fu_14651_p1 = mul_res_711_reg_24353;

assign sext_ln151_41_fu_4115_p1 = $signed(tmp_386_fu_4105_p4);

assign sext_ln151_420_fu_14654_p1 = mul_res_712_reg_24358;

assign sext_ln151_421_fu_14657_p1 = mul_res_713_reg_24369;

assign sext_ln151_422_fu_14660_p1 = mul_res_714_reg_24374;

assign sext_ln151_423_fu_14680_p1 = mul_res_715_fu_14674_p2;

assign sext_ln151_424_fu_14701_p1 = mul_res_716_fu_14695_p2;

assign sext_ln151_425_fu_14722_p1 = mul_res_717_fu_14716_p2;

assign sext_ln151_426_fu_14871_p1 = mul_res_719_reg_24399;

assign sext_ln151_427_fu_14874_p1 = mul_res_720_reg_24404;

assign sext_ln151_428_fu_14894_p1 = mul_res_721_fu_14888_p2;

assign sext_ln151_429_fu_14898_p1 = mul_res_722_reg_24414;

assign sext_ln151_42_fu_4143_p1 = tmp_387_fu_4133_p4;

assign sext_ln151_430_fu_14901_p1 = mul_res_723_reg_24419;

assign sext_ln151_431_fu_14921_p1 = mul_res_724_fu_14915_p2;

assign sext_ln151_432_fu_14925_p1 = mul_res_725_reg_24429;

assign sext_ln151_433_fu_14928_p1 = mul_res_726_reg_24434;

assign sext_ln151_434_fu_14931_p1 = mul_res_727_reg_24439;

assign sext_ln151_435_fu_14934_p1 = mul_res_728_reg_24444;

assign sext_ln151_436_fu_14937_p1 = mul_res_729_reg_24449;

assign sext_ln151_437_fu_14940_p1 = mul_res_730_reg_24454;

assign sext_ln151_438_fu_14943_p1 = mul_res_731_reg_24465;

assign sext_ln151_439_fu_14946_p1 = mul_res_732_reg_24470;

assign sext_ln151_43_fu_4171_p1 = $signed(tmp_388_fu_4161_p4);

assign sext_ln151_440_fu_14949_p1 = mul_res_733_reg_24475;

assign sext_ln151_441_fu_14969_p1 = mul_res_734_fu_14963_p2;

assign sext_ln151_442_fu_14973_p1 = mul_res_735_reg_24485;

assign sext_ln151_443_fu_14976_p1 = mul_res_736_reg_24490;

assign sext_ln151_444_fu_14979_p1 = mul_res_737_reg_24501;

assign sext_ln151_445_fu_14982_p1 = mul_res_738_reg_24506;

assign sext_ln151_446_fu_15002_p1 = mul_res_739_fu_14996_p2;

assign sext_ln151_447_fu_15023_p1 = mul_res_740_fu_15017_p2;

assign sext_ln151_448_fu_15044_p1 = mul_res_741_fu_15038_p2;

assign sext_ln151_449_fu_15193_p1 = mul_res_743_reg_24531;

assign sext_ln151_44_fu_13375_p1 = $signed(tmp_389_reg_23851);

assign sext_ln151_450_fu_15196_p1 = mul_res_744_reg_24536;

assign sext_ln151_451_fu_15216_p1 = mul_res_745_fu_15210_p2;

assign sext_ln151_452_fu_15220_p1 = mul_res_746_reg_24546;

assign sext_ln151_453_fu_15223_p1 = mul_res_747_reg_24551;

assign sext_ln151_454_fu_15243_p1 = mul_res_748_fu_15237_p2;

assign sext_ln151_455_fu_15247_p1 = mul_res_749_reg_24561;

assign sext_ln151_456_fu_15250_p1 = mul_res_750_reg_24566;

assign sext_ln151_457_fu_15253_p1 = mul_res_751_reg_24571;

assign sext_ln151_458_fu_15256_p1 = mul_res_752_reg_24576;

assign sext_ln151_459_fu_15259_p1 = mul_res_753_reg_24581;

assign sext_ln151_45_fu_13396_p1 = $signed(tmp_390_reg_23856);

assign sext_ln151_460_fu_15262_p1 = mul_res_754_reg_24586;

assign sext_ln151_461_fu_15265_p1 = mul_res_755_reg_24597;

assign sext_ln151_462_fu_15268_p1 = mul_res_756_reg_24602;

assign sext_ln151_463_fu_15271_p1 = mul_res_757_reg_24607;

assign sext_ln151_464_fu_15291_p1 = mul_res_758_fu_15285_p2;

assign sext_ln151_465_fu_15295_p1 = mul_res_759_reg_24617;

assign sext_ln151_466_fu_15298_p1 = mul_res_760_reg_24622;

assign sext_ln151_467_fu_15301_p1 = mul_res_761_reg_24633;

assign sext_ln151_468_fu_15304_p1 = mul_res_762_reg_24638;

assign sext_ln151_469_fu_15324_p1 = mul_res_763_fu_15318_p2;

assign sext_ln151_46_fu_13417_p1 = $signed(tmp_391_reg_23861);

assign sext_ln151_470_fu_15345_p1 = mul_res_764_fu_15339_p2;

assign sext_ln151_471_fu_15366_p1 = mul_res_765_fu_15360_p2;

assign sext_ln151_472_fu_15515_p1 = mul_res_767_reg_24663;

assign sext_ln151_473_fu_15518_p1 = mul_res_768_reg_24668;

assign sext_ln151_474_fu_15538_p1 = mul_res_769_fu_15532_p2;

assign sext_ln151_475_fu_15542_p1 = mul_res_770_reg_24678;

assign sext_ln151_476_fu_15545_p1 = mul_res_771_reg_24683;

assign sext_ln151_477_fu_15565_p1 = mul_res_772_fu_15559_p2;

assign sext_ln151_478_fu_15569_p1 = mul_res_773_reg_24693;

assign sext_ln151_479_fu_15572_p1 = mul_res_774_reg_24698;

assign sext_ln151_47_fu_4229_p1 = $signed(tmp_392_fu_4219_p4);

assign sext_ln151_480_fu_15575_p1 = mul_res_775_reg_24703;

assign sext_ln151_481_fu_15578_p1 = mul_res_776_reg_24708;

assign sext_ln151_482_fu_15581_p1 = mul_res_777_reg_24713;

assign sext_ln151_483_fu_15584_p1 = mul_res_778_reg_24718;

assign sext_ln151_484_fu_15587_p1 = mul_res_779_reg_24729;

assign sext_ln151_485_fu_15590_p1 = mul_res_780_reg_24734;

assign sext_ln151_486_fu_15593_p1 = mul_res_781_reg_24739;

assign sext_ln151_487_fu_15613_p1 = mul_res_782_fu_15607_p2;

assign sext_ln151_488_fu_15617_p1 = mul_res_783_reg_24749;

assign sext_ln151_489_fu_15620_p1 = mul_res_784_reg_24754;

assign sext_ln151_48_fu_4257_p1 = $signed(tmp_393_fu_4247_p4);

assign sext_ln151_490_fu_15623_p1 = mul_res_785_reg_24765;

assign sext_ln151_491_fu_15626_p1 = mul_res_786_reg_24770;

assign sext_ln151_492_fu_15646_p1 = mul_res_787_fu_15640_p2;

assign sext_ln151_493_fu_15667_p1 = mul_res_788_fu_15661_p2;

assign sext_ln151_494_fu_15688_p1 = mul_res_789_fu_15682_p2;

assign sext_ln151_495_fu_15837_p1 = mul_res_791_reg_24795;

assign sext_ln151_496_fu_15840_p1 = mul_res_792_reg_24800;

assign sext_ln151_497_fu_15860_p1 = mul_res_793_fu_15854_p2;

assign sext_ln151_498_fu_15864_p1 = mul_res_794_reg_24810;

assign sext_ln151_499_fu_15867_p1 = mul_res_795_reg_24815;

assign sext_ln151_49_fu_4285_p1 = $signed(tmp_394_fu_4275_p4);

assign sext_ln151_4_fu_2977_p1 = $signed(tmp_349_fu_2953_p4);

assign sext_ln151_500_fu_15887_p1 = mul_res_796_fu_15881_p2;

assign sext_ln151_501_fu_15891_p1 = mul_res_797_reg_24825;

assign sext_ln151_502_fu_15894_p1 = mul_res_798_reg_24830;

assign sext_ln151_503_fu_15897_p1 = mul_res_799_reg_24835;

assign sext_ln151_504_fu_15900_p1 = mul_res_800_reg_24840;

assign sext_ln151_505_fu_15903_p1 = mul_res_801_reg_24845;

assign sext_ln151_506_fu_15906_p1 = mul_res_802_reg_24850;

assign sext_ln151_507_fu_15909_p1 = mul_res_803_reg_24861;

assign sext_ln151_508_fu_15912_p1 = mul_res_804_reg_24866;

assign sext_ln151_509_fu_15915_p1 = mul_res_805_reg_24871;

assign sext_ln151_50_fu_13589_p1 = $signed(tmp_395_reg_23881);

assign sext_ln151_510_fu_15935_p1 = mul_res_806_fu_15929_p2;

assign sext_ln151_511_fu_15939_p1 = mul_res_807_reg_24881;

assign sext_ln151_512_fu_15942_p1 = mul_res_808_reg_24886;

assign sext_ln151_513_fu_15945_p1 = mul_res_809_reg_24897;

assign sext_ln151_514_fu_15948_p1 = mul_res_810_reg_24902;

assign sext_ln151_515_fu_15968_p1 = mul_res_811_fu_15962_p2;

assign sext_ln151_516_fu_15989_p1 = mul_res_812_fu_15983_p2;

assign sext_ln151_517_fu_16010_p1 = mul_res_813_fu_16004_p2;

assign sext_ln151_518_fu_16159_p1 = mul_res_815_reg_24927;

assign sext_ln151_519_fu_16162_p1 = mul_res_816_reg_24932;

assign sext_ln151_51_fu_4323_p1 = $signed(tmp_396_fu_4313_p4);

assign sext_ln151_520_fu_16182_p1 = mul_res_817_fu_16176_p2;

assign sext_ln151_521_fu_16186_p1 = mul_res_818_reg_24942;

assign sext_ln151_522_fu_16189_p1 = mul_res_819_reg_24947;

assign sext_ln151_523_fu_16209_p1 = mul_res_820_fu_16203_p2;

assign sext_ln151_524_fu_16213_p1 = mul_res_821_reg_24957;

assign sext_ln151_525_fu_16216_p1 = mul_res_822_reg_24962;

assign sext_ln151_526_fu_16219_p1 = mul_res_823_reg_24967;

assign sext_ln151_527_fu_16222_p1 = mul_res_824_reg_24972;

assign sext_ln151_528_fu_16225_p1 = mul_res_825_reg_24977;

assign sext_ln151_529_fu_16228_p1 = mul_res_826_reg_24982;

assign sext_ln151_52_fu_4351_p1 = $signed(tmp_397_fu_4341_p4);

assign sext_ln151_530_fu_16246_p1 = mul_res_827_fu_16241_p2;

assign sext_ln151_531_fu_16250_p1 = mul_res_828_reg_24992;

assign sext_ln151_532_fu_16253_p1 = mul_res_829_reg_24997;

assign sext_ln151_533_fu_16273_p1 = mul_res_830_fu_16267_p2;

assign sext_ln151_534_fu_16277_p1 = mul_res_831_reg_25007;

assign sext_ln151_535_fu_16280_p1 = mul_res_832_reg_25012;

assign sext_ln151_536_fu_16298_p1 = mul_res_833_fu_16293_p2;

assign sext_ln151_537_fu_16302_p1 = mul_res_834_reg_25022;

assign sext_ln151_538_fu_16322_p1 = mul_res_835_fu_16316_p2;

assign sext_ln151_539_fu_16343_p1 = mul_res_836_fu_16337_p2;

assign sext_ln151_53_fu_13616_p1 = $signed(tmp_398_reg_23896);

assign sext_ln151_540_fu_16364_p1 = mul_res_837_fu_16358_p2;

assign sext_ln151_541_fu_16499_p1 = mul_res_839_reg_25047;

assign sext_ln151_542_fu_16502_p1 = mul_res_840_reg_25052;

assign sext_ln151_543_fu_16522_p1 = mul_res_841_fu_16516_p2;

assign sext_ln151_544_fu_16526_p1 = mul_res_842_reg_25062;

assign sext_ln151_545_fu_16529_p1 = mul_res_843_reg_25067;

assign sext_ln151_546_fu_16549_p1 = mul_res_844_fu_16543_p2;

assign sext_ln151_547_fu_16553_p1 = mul_res_845_reg_25077;

assign sext_ln151_548_fu_16556_p1 = mul_res_846_reg_25082;

assign sext_ln151_549_fu_16559_p1 = mul_res_847_reg_25087;

assign sext_ln151_54_fu_4389_p1 = $signed(tmp_399_fu_4379_p4);

assign sext_ln151_550_fu_16562_p1 = mul_res_848_reg_25092;

assign sext_ln151_551_fu_16565_p1 = mul_res_849_reg_25097;

assign sext_ln151_552_fu_16568_p1 = mul_res_850_reg_25102;

assign sext_ln151_553_fu_16586_p1 = mul_res_851_fu_16581_p2;

assign sext_ln151_554_fu_16590_p1 = mul_res_852_reg_25112;

assign sext_ln151_555_fu_16593_p1 = mul_res_853_reg_25117;

assign sext_ln151_556_fu_16613_p1 = mul_res_854_fu_16607_p2;

assign sext_ln151_557_fu_16617_p1 = mul_res_855_reg_25127;

assign sext_ln151_558_fu_16620_p1 = mul_res_856_reg_25132;

assign sext_ln151_559_fu_16638_p1 = mul_res_857_fu_16633_p2;

assign sext_ln151_55_fu_4417_p1 = $signed(tmp_400_fu_4407_p4);

assign sext_ln151_560_fu_16642_p1 = mul_res_858_reg_25142;

assign sext_ln151_561_fu_16662_p1 = mul_res_859_fu_16656_p2;

assign sext_ln151_562_fu_16683_p1 = mul_res_860_fu_16677_p2;

assign sext_ln151_563_fu_16704_p1 = mul_res_861_fu_16698_p2;

assign sext_ln151_564_fu_16839_p1 = mul_res_863_reg_25167;

assign sext_ln151_565_fu_16842_p1 = mul_res_864_reg_25172;

assign sext_ln151_566_fu_16862_p1 = mul_res_865_fu_16856_p2;

assign sext_ln151_567_fu_16866_p1 = mul_res_866_reg_25182;

assign sext_ln151_568_fu_16869_p1 = mul_res_867_reg_25187;

assign sext_ln151_569_fu_16889_p1 = mul_res_868_fu_16883_p2;

assign sext_ln151_56_fu_4445_p1 = $signed(tmp_401_fu_4435_p4);

assign sext_ln151_570_fu_16893_p1 = mul_res_869_reg_25197;

assign sext_ln151_571_fu_16896_p1 = mul_res_870_reg_25202;

assign sext_ln151_572_fu_16899_p1 = mul_res_871_reg_25207;

assign sext_ln151_573_fu_16902_p1 = mul_res_872_reg_25212;

assign sext_ln151_574_fu_16905_p1 = mul_res_873_reg_25217;

assign sext_ln151_575_fu_16908_p1 = mul_res_874_reg_25222;

assign sext_ln151_576_fu_16926_p1 = mul_res_875_fu_16921_p2;

assign sext_ln151_577_fu_16930_p1 = mul_res_876_reg_25232;

assign sext_ln151_578_fu_16933_p1 = mul_res_877_reg_25237;

assign sext_ln151_579_fu_16953_p1 = mul_res_878_fu_16947_p2;

assign sext_ln151_57_fu_4473_p1 = $signed(tmp_402_fu_4463_p4);

assign sext_ln151_580_fu_16957_p1 = mul_res_879_reg_25247;

assign sext_ln151_581_fu_16960_p1 = mul_res_880_reg_25252;

assign sext_ln151_582_fu_16978_p1 = mul_res_881_fu_16973_p2;

assign sext_ln151_583_fu_16982_p1 = mul_res_882_reg_25262;

assign sext_ln151_584_fu_17002_p1 = mul_res_883_fu_16996_p2;

assign sext_ln151_585_fu_17023_p1 = mul_res_884_fu_17017_p2;

assign sext_ln151_586_fu_17044_p1 = mul_res_885_fu_17038_p2;

assign sext_ln151_587_fu_17179_p1 = mul_res_887_reg_25287;

assign sext_ln151_588_fu_17182_p1 = mul_res_888_reg_25292;

assign sext_ln151_589_fu_17199_p1 = mul_res_889_fu_17193_p2;

assign sext_ln151_58_fu_4501_p1 = $signed(tmp_403_fu_4491_p4);

assign sext_ln151_590_fu_17203_p1 = mul_res_890_reg_25297;

assign sext_ln151_591_fu_17206_p1 = mul_res_891_reg_25302;

assign sext_ln151_592_fu_17223_p1 = mul_res_892_fu_17217_p2;

assign sext_ln151_593_fu_17227_p1 = mul_res_893_reg_25307;

assign sext_ln151_594_fu_17230_p1 = mul_res_894_reg_25312;

assign sext_ln151_595_fu_17233_p1 = mul_res_895_reg_25317;

assign sext_ln151_596_fu_17236_p1 = mul_res_896_reg_25322;

assign sext_ln151_597_fu_17239_p1 = mul_res_897_reg_25327;

assign sext_ln151_598_fu_17242_p1 = mul_res_898_reg_25332;

assign sext_ln151_599_fu_17257_p1 = mul_res_899_fu_17252_p2;

assign sext_ln151_59_fu_4529_p1 = $signed(tmp_404_fu_4519_p4);

assign sext_ln151_5_fu_12960_p1 = $signed(tmp_350_reg_23591);

assign sext_ln151_600_fu_17261_p1 = mul_res_900_reg_25337;

assign sext_ln151_601_fu_17264_p1 = mul_res_901_reg_25342;

assign sext_ln151_602_fu_17281_p1 = mul_res_902_fu_17275_p2;

assign sext_ln151_603_fu_17285_p1 = mul_res_903_reg_25347;

assign sext_ln151_604_fu_17288_p1 = mul_res_904_reg_25352;

assign sext_ln151_605_fu_17303_p1 = mul_res_905_fu_17298_p2;

assign sext_ln151_606_fu_17307_p1 = mul_res_906_reg_25357;

assign sext_ln151_607_fu_17324_p1 = mul_res_907_fu_17318_p2;

assign sext_ln151_608_fu_17342_p1 = mul_res_908_fu_17336_p2;

assign sext_ln151_609_fu_17360_p1 = mul_res_909_fu_17354_p2;

assign sext_ln151_60_fu_4557_p1 = tmp_405_fu_4547_p4;

assign sext_ln151_610_fu_17495_p1 = mul_res_911_reg_25367;

assign sext_ln151_611_fu_17498_p1 = mul_res_912_reg_25372;

assign sext_ln151_612_fu_17515_p1 = mul_res_913_fu_17509_p2;

assign sext_ln151_613_fu_17519_p1 = mul_res_914_reg_25377;

assign sext_ln151_614_fu_17522_p1 = mul_res_915_reg_25382;

assign sext_ln151_615_fu_17539_p1 = mul_res_916_fu_17533_p2;

assign sext_ln151_616_fu_17543_p1 = mul_res_917_reg_25387;

assign sext_ln151_617_fu_17546_p1 = mul_res_918_reg_25392;

assign sext_ln151_618_fu_17549_p1 = mul_res_919_reg_25397;

assign sext_ln151_619_fu_17552_p1 = mul_res_920_reg_25402;

assign sext_ln151_61_fu_4585_p1 = $signed(tmp_406_fu_4575_p4);

assign sext_ln151_620_fu_17555_p1 = mul_res_921_reg_25407;

assign sext_ln151_621_fu_17558_p1 = mul_res_922_reg_25412;

assign sext_ln151_622_fu_17573_p1 = mul_res_923_fu_17568_p2;

assign sext_ln151_623_fu_17577_p1 = mul_res_924_reg_25417;

assign sext_ln151_624_fu_17580_p1 = mul_res_925_reg_25422;

assign sext_ln151_625_fu_17597_p1 = mul_res_926_fu_17591_p2;

assign sext_ln151_626_fu_17601_p1 = mul_res_927_reg_25427;

assign sext_ln151_627_fu_17604_p1 = mul_res_928_reg_25432;

assign sext_ln151_628_fu_17619_p1 = mul_res_929_fu_17614_p2;

assign sext_ln151_629_fu_17623_p1 = mul_res_930_reg_25437;

assign sext_ln151_62_fu_4613_p1 = $signed(tmp_407_fu_4603_p4);

assign sext_ln151_630_fu_17640_p1 = mul_res_931_fu_17634_p2;

assign sext_ln151_631_fu_17658_p1 = mul_res_932_fu_17652_p2;

assign sext_ln151_632_fu_17676_p1 = mul_res_933_fu_17670_p2;

assign sext_ln151_633_fu_17811_p1 = mul_res_935_reg_25447;

assign sext_ln151_634_fu_17814_p1 = mul_res_936_reg_25452;

assign sext_ln151_635_fu_17831_p1 = mul_res_937_fu_17825_p2;

assign sext_ln151_636_fu_17835_p1 = mul_res_938_reg_25457;

assign sext_ln151_637_fu_17838_p1 = mul_res_939_reg_25462;

assign sext_ln151_638_fu_17855_p1 = mul_res_940_fu_17849_p2;

assign sext_ln151_639_fu_17859_p1 = mul_res_941_reg_25467;

assign sext_ln151_63_fu_13664_p1 = $signed(tmp_408_reg_23952);

assign sext_ln151_640_fu_17862_p1 = mul_res_942_reg_25472;

assign sext_ln151_641_fu_17865_p1 = mul_res_943_reg_25477;

assign sext_ln151_642_fu_17868_p1 = mul_res_944_reg_25482;

assign sext_ln151_643_fu_17871_p1 = mul_res_945_reg_25487;

assign sext_ln151_644_fu_17874_p1 = mul_res_946_reg_25492;

assign sext_ln151_645_fu_17889_p1 = mul_res_947_fu_17884_p2;

assign sext_ln151_646_fu_17893_p1 = mul_res_948_reg_25497;

assign sext_ln151_647_fu_17896_p1 = mul_res_949_reg_25502;

assign sext_ln151_648_fu_17913_p1 = mul_res_950_fu_17907_p2;

assign sext_ln151_649_fu_17917_p1 = mul_res_951_reg_25507;

assign sext_ln151_64_fu_4651_p1 = $signed(tmp_409_fu_4641_p4);

assign sext_ln151_650_fu_17920_p1 = mul_res_952_reg_25512;

assign sext_ln151_651_fu_17935_p1 = mul_res_953_fu_17930_p2;

assign sext_ln151_652_fu_17939_p1 = mul_res_954_reg_25517;

assign sext_ln151_653_fu_17956_p1 = mul_res_955_fu_17950_p2;

assign sext_ln151_654_fu_17974_p1 = mul_res_956_fu_17968_p2;

assign sext_ln151_655_fu_17992_p1 = mul_res_957_fu_17986_p2;

assign sext_ln151_656_fu_18127_p1 = mul_res_959_reg_25527;

assign sext_ln151_657_fu_18130_p1 = mul_res_960_reg_25532;

assign sext_ln151_658_fu_18147_p1 = mul_res_961_fu_18141_p2;

assign sext_ln151_659_fu_18151_p1 = mul_res_962_reg_25537;

assign sext_ln151_65_fu_4679_p1 = $signed(tmp_410_fu_4669_p4);

assign sext_ln151_660_fu_18154_p1 = mul_res_963_reg_25542;

assign sext_ln151_661_fu_18171_p1 = mul_res_964_fu_18165_p2;

assign sext_ln151_662_fu_18175_p1 = mul_res_965_reg_25547;

assign sext_ln151_663_fu_18178_p1 = mul_res_966_reg_25552;

assign sext_ln151_664_fu_18181_p1 = mul_res_967_reg_25557;

assign sext_ln151_665_fu_18184_p1 = mul_res_968_reg_25562;

assign sext_ln151_666_fu_18187_p1 = mul_res_969_reg_25567;

assign sext_ln151_667_fu_18190_p1 = mul_res_970_reg_25572;

assign sext_ln151_668_fu_18205_p1 = mul_res_971_fu_18200_p2;

assign sext_ln151_669_fu_18209_p1 = mul_res_972_reg_25577;

assign sext_ln151_66_fu_4707_p1 = tmp_411_fu_4697_p4;

assign sext_ln151_670_fu_18212_p1 = mul_res_973_reg_25582;

assign sext_ln151_671_fu_18229_p1 = mul_res_974_fu_18223_p2;

assign sext_ln151_672_fu_18233_p1 = mul_res_975_reg_25587;

assign sext_ln151_673_fu_18236_p1 = mul_res_976_reg_25592;

assign sext_ln151_674_fu_18251_p1 = mul_res_977_fu_18246_p2;

assign sext_ln151_675_fu_18255_p1 = mul_res_978_reg_25597;

assign sext_ln151_676_fu_18272_p1 = mul_res_979_fu_18266_p2;

assign sext_ln151_677_fu_18290_p1 = mul_res_980_fu_18284_p2;

assign sext_ln151_678_fu_18308_p1 = mul_res_981_fu_18302_p2;

assign sext_ln151_679_fu_18443_p1 = mul_res_983_reg_25607;

assign sext_ln151_67_fu_4735_p1 = $signed(tmp_412_fu_4725_p4);

assign sext_ln151_680_fu_18446_p1 = mul_res_984_reg_25612;

assign sext_ln151_681_fu_18463_p1 = mul_res_985_fu_18457_p2;

assign sext_ln151_682_fu_18467_p1 = mul_res_986_reg_25617;

assign sext_ln151_683_fu_18470_p1 = mul_res_987_reg_25622;

assign sext_ln151_684_fu_18487_p1 = mul_res_988_fu_18481_p2;

assign sext_ln151_685_fu_18491_p1 = mul_res_989_reg_25627;

assign sext_ln151_686_fu_18494_p1 = mul_res_990_reg_25632;

assign sext_ln151_687_fu_18497_p1 = mul_res_991_reg_25637;

assign sext_ln151_688_fu_18500_p1 = mul_res_992_reg_25642;

assign sext_ln151_689_fu_18503_p1 = mul_res_993_reg_25647;

assign sext_ln151_68_fu_13697_p1 = $signed(tmp_413_reg_23983);

assign sext_ln151_690_fu_18506_p1 = mul_res_994_reg_25652;

assign sext_ln151_691_fu_18521_p1 = mul_res_995_fu_18516_p2;

assign sext_ln151_692_fu_18525_p1 = mul_res_996_reg_25657;

assign sext_ln151_693_fu_18528_p1 = mul_res_997_reg_25662;

assign sext_ln151_694_fu_18545_p1 = mul_res_998_fu_18539_p2;

assign sext_ln151_695_fu_18549_p1 = mul_res_999_reg_25667;

assign sext_ln151_696_fu_18552_p1 = mul_res_1000_reg_25672;

assign sext_ln151_697_fu_18567_p1 = mul_res_1001_fu_18562_p2;

assign sext_ln151_698_fu_18571_p1 = mul_res_1002_reg_25677;

assign sext_ln151_699_fu_18588_p1 = mul_res_1003_fu_18582_p2;

assign sext_ln151_69_fu_13718_p1 = $signed(tmp_414_reg_23988);

assign sext_ln151_6_fu_3039_p1 = $signed(tmp_351_fu_3015_p4);

assign sext_ln151_700_fu_18606_p1 = mul_res_1004_fu_18600_p2;

assign sext_ln151_701_fu_18624_p1 = mul_res_1005_fu_18618_p2;

assign sext_ln151_702_fu_18759_p1 = mul_res_1007_reg_25687;

assign sext_ln151_703_fu_18762_p1 = mul_res_1008_reg_25692;

assign sext_ln151_704_fu_18779_p1 = mul_res_1009_fu_18773_p2;

assign sext_ln151_705_fu_18783_p1 = mul_res_1010_reg_25697;

assign sext_ln151_706_fu_18786_p1 = mul_res_1011_reg_25702;

assign sext_ln151_707_fu_18803_p1 = mul_res_1012_fu_18797_p2;

assign sext_ln151_708_fu_18807_p1 = mul_res_1013_reg_25707;

assign sext_ln151_709_fu_18810_p1 = mul_res_1014_reg_25712;

assign sext_ln151_70_fu_13739_p1 = $signed(tmp_415_reg_23993);

assign sext_ln151_710_fu_18813_p1 = mul_res_1015_reg_25717;

assign sext_ln151_711_fu_18816_p1 = mul_res_1016_reg_25722;

assign sext_ln151_712_fu_18819_p1 = mul_res_1017_reg_25727;

assign sext_ln151_713_fu_18822_p1 = mul_res_1018_reg_25732;

assign sext_ln151_714_fu_18837_p1 = mul_res_1019_fu_18832_p2;

assign sext_ln151_715_fu_18841_p1 = mul_res_1020_reg_25737;

assign sext_ln151_716_fu_18844_p1 = mul_res_1021_reg_25742;

assign sext_ln151_717_fu_18861_p1 = mul_res_1022_fu_18855_p2;

assign sext_ln151_718_fu_18865_p1 = mul_res_1023_reg_25747;

assign sext_ln151_719_fu_18868_p1 = mul_res_1024_reg_25752;

assign sext_ln151_71_fu_4793_p1 = $signed(tmp_416_fu_4783_p4);

assign sext_ln151_720_fu_18883_p1 = mul_res_1025_fu_18878_p2;

assign sext_ln151_721_fu_18887_p1 = mul_res_1026_reg_25757;

assign sext_ln151_722_fu_18904_p1 = mul_res_1027_fu_18898_p2;

assign sext_ln151_723_fu_18922_p1 = mul_res_1028_fu_18916_p2;

assign sext_ln151_724_fu_18940_p1 = mul_res_1029_fu_18934_p2;

assign sext_ln151_725_fu_19075_p1 = mul_res_1031_reg_25767;

assign sext_ln151_726_fu_19078_p1 = mul_res_1032_reg_25772;

assign sext_ln151_727_fu_19095_p1 = mul_res_1033_fu_19089_p2;

assign sext_ln151_728_fu_19099_p1 = mul_res_1034_reg_25777;

assign sext_ln151_729_fu_19102_p1 = mul_res_1035_reg_25782;

assign sext_ln151_72_fu_4821_p1 = $signed(tmp_417_fu_4811_p4);

assign sext_ln151_730_fu_19119_p1 = mul_res_1036_fu_19113_p2;

assign sext_ln151_731_fu_19123_p1 = mul_res_1037_reg_25787;

assign sext_ln151_732_fu_19126_p1 = mul_res_1038_reg_25792;

assign sext_ln151_733_fu_19129_p1 = mul_res_1039_reg_25797;

assign sext_ln151_734_fu_19132_p1 = mul_res_1040_reg_25802;

assign sext_ln151_735_fu_19135_p1 = mul_res_1041_reg_25807;

assign sext_ln151_736_fu_19138_p1 = mul_res_1042_reg_25812;

assign sext_ln151_737_fu_19153_p1 = mul_res_1043_fu_19148_p2;

assign sext_ln151_738_fu_19157_p1 = mul_res_1044_reg_25817;

assign sext_ln151_739_fu_19160_p1 = mul_res_1045_reg_25822;

assign sext_ln151_73_fu_4849_p1 = $signed(tmp_418_fu_4839_p4);

assign sext_ln151_740_fu_19177_p1 = mul_res_1046_fu_19171_p2;

assign sext_ln151_741_fu_19181_p1 = mul_res_1047_reg_25827;

assign sext_ln151_742_fu_19184_p1 = mul_res_1048_reg_25832;

assign sext_ln151_743_fu_19199_p1 = mul_res_1049_fu_19194_p2;

assign sext_ln151_744_fu_19203_p1 = mul_res_1050_reg_25837;

assign sext_ln151_745_fu_19220_p1 = mul_res_1051_fu_19214_p2;

assign sext_ln151_746_fu_19238_p1 = mul_res_1052_fu_19232_p2;

assign sext_ln151_747_fu_19256_p1 = mul_res_1053_fu_19250_p2;

assign sext_ln151_748_fu_19391_p1 = mul_res_1055_reg_25847;

assign sext_ln151_749_fu_19394_p1 = mul_res_1056_reg_25852;

assign sext_ln151_74_fu_13911_p1 = $signed(tmp_419_reg_24013);

assign sext_ln151_750_fu_19411_p1 = mul_res_1057_fu_19405_p2;

assign sext_ln151_751_fu_19415_p1 = mul_res_1058_reg_25857;

assign sext_ln151_752_fu_19418_p1 = mul_res_1059_reg_25862;

assign sext_ln151_753_fu_19435_p1 = mul_res_1060_fu_19429_p2;

assign sext_ln151_754_fu_19439_p1 = mul_res_1061_reg_25867;

assign sext_ln151_755_fu_19442_p1 = mul_res_1062_reg_25872;

assign sext_ln151_756_fu_19445_p1 = mul_res_1063_reg_25877;

assign sext_ln151_757_fu_19448_p1 = mul_res_1064_reg_25882;

assign sext_ln151_758_fu_19451_p1 = mul_res_1065_reg_25887;

assign sext_ln151_759_fu_19454_p1 = mul_res_1066_reg_25892;

assign sext_ln151_75_fu_4887_p1 = $signed(tmp_420_fu_4877_p4);

assign sext_ln151_760_fu_19469_p1 = mul_res_1067_fu_19464_p2;

assign sext_ln151_761_fu_19473_p1 = mul_res_1068_reg_25897;

assign sext_ln151_762_fu_19476_p1 = mul_res_1069_reg_25902;

assign sext_ln151_763_fu_19493_p1 = mul_res_1070_fu_19487_p2;

assign sext_ln151_764_fu_19497_p1 = mul_res_1071_reg_25907;

assign sext_ln151_765_fu_19500_p1 = mul_res_1072_reg_25912;

assign sext_ln151_766_fu_19515_p1 = mul_res_1073_fu_19510_p2;

assign sext_ln151_767_fu_19519_p1 = mul_res_1074_reg_25917;

assign sext_ln151_768_fu_19536_p1 = mul_res_1075_fu_19530_p2;

assign sext_ln151_769_fu_19554_p1 = mul_res_1076_fu_19548_p2;

assign sext_ln151_76_fu_4915_p1 = $signed(tmp_421_fu_4905_p4);

assign sext_ln151_770_fu_19572_p1 = mul_res_1077_fu_19566_p2;

assign sext_ln151_771_fu_19707_p1 = mul_res_1079_reg_25927;

assign sext_ln151_772_fu_19710_p1 = mul_res_1080_reg_25932;

assign sext_ln151_773_fu_19727_p1 = mul_res_1081_fu_19721_p2;

assign sext_ln151_774_fu_19731_p1 = mul_res_1082_reg_25937;

assign sext_ln151_775_fu_19734_p1 = mul_res_1083_reg_25942;

assign sext_ln151_776_fu_19751_p1 = mul_res_1084_fu_19745_p2;

assign sext_ln151_777_fu_19755_p1 = mul_res_1085_reg_25947;

assign sext_ln151_778_fu_19758_p1 = mul_res_1086_reg_25952;

assign sext_ln151_779_fu_19761_p1 = mul_res_1087_reg_25957;

assign sext_ln151_77_fu_13938_p1 = $signed(tmp_422_reg_24028);

assign sext_ln151_780_fu_19764_p1 = mul_res_1088_reg_25962;

assign sext_ln151_781_fu_19767_p1 = mul_res_1089_reg_25967;

assign sext_ln151_782_fu_19770_p1 = mul_res_1090_reg_25972;

assign sext_ln151_783_fu_19785_p1 = mul_res_1091_fu_19780_p2;

assign sext_ln151_784_fu_19789_p1 = mul_res_1092_reg_25977;

assign sext_ln151_785_fu_19792_p1 = mul_res_1093_reg_25982;

assign sext_ln151_786_fu_19809_p1 = mul_res_1094_fu_19803_p2;

assign sext_ln151_787_fu_19813_p1 = mul_res_1095_reg_25987;

assign sext_ln151_788_fu_19816_p1 = mul_res_1096_reg_25992;

assign sext_ln151_789_fu_19831_p1 = mul_res_1097_fu_19826_p2;

assign sext_ln151_78_fu_4953_p1 = $signed(tmp_423_fu_4943_p4);

assign sext_ln151_790_fu_19835_p1 = mul_res_1098_reg_25997;

assign sext_ln151_791_fu_19852_p1 = mul_res_1099_fu_19846_p2;

assign sext_ln151_792_fu_19870_p1 = mul_res_1100_fu_19864_p2;

assign sext_ln151_793_fu_19888_p1 = mul_res_1101_fu_19882_p2;

assign sext_ln151_794_fu_20023_p1 = mul_res_1103_reg_26007;

assign sext_ln151_795_fu_20026_p1 = mul_res_1104_reg_26012;

assign sext_ln151_796_fu_20043_p1 = mul_res_1105_fu_20037_p2;

assign sext_ln151_797_fu_20047_p1 = mul_res_1106_reg_26017;

assign sext_ln151_798_fu_20050_p1 = mul_res_1107_reg_26022;

assign sext_ln151_799_fu_20067_p1 = mul_res_1108_fu_20061_p2;

assign sext_ln151_79_fu_4981_p1 = $signed(tmp_424_fu_4971_p4);

assign sext_ln151_7_fu_3081_p1 = $signed(tmp_352_fu_3057_p4);

assign sext_ln151_800_fu_20071_p1 = mul_res_1109_reg_26027;

assign sext_ln151_801_fu_20074_p1 = mul_res_1110_reg_26032;

assign sext_ln151_802_fu_20077_p1 = mul_res_1111_reg_26037;

assign sext_ln151_803_fu_20080_p1 = mul_res_1112_reg_26042;

assign sext_ln151_804_fu_20083_p1 = mul_res_1113_reg_26047;

assign sext_ln151_805_fu_20086_p1 = mul_res_1114_reg_26052;

assign sext_ln151_806_fu_20103_p1 = mul_res_1115_fu_20097_p2;

assign sext_ln151_807_fu_20107_p1 = mul_res_1116_reg_26057;

assign sext_ln151_808_fu_20110_p1 = mul_res_1117_reg_26062;

assign sext_ln151_809_fu_20127_p1 = mul_res_1118_fu_20121_p2;

assign sext_ln151_80_fu_5009_p1 = $signed(tmp_425_fu_4999_p4);

assign sext_ln151_810_fu_20131_p1 = mul_res_1119_reg_26067;

assign sext_ln151_811_fu_20134_p1 = mul_res_1120_reg_26072;

assign sext_ln151_812_fu_20151_p1 = mul_res_1121_fu_20145_p2;

assign sext_ln151_813_fu_20155_p1 = mul_res_1122_reg_26077;

assign sext_ln151_814_fu_20172_p1 = mul_res_1123_fu_20166_p2;

assign sext_ln151_815_fu_20190_p1 = mul_res_1124_fu_20184_p2;

assign sext_ln151_816_fu_20208_p1 = mul_res_1125_fu_20202_p2;

assign sext_ln151_817_fu_20343_p1 = mul_res_1127_reg_26087;

assign sext_ln151_818_fu_20346_p1 = mul_res_1128_reg_26092;

assign sext_ln151_819_fu_20363_p1 = mul_res_1129_fu_20357_p2;

assign sext_ln151_81_fu_5037_p1 = $signed(tmp_426_fu_5027_p4);

assign sext_ln151_820_fu_20367_p1 = mul_res_1130_reg_26097;

assign sext_ln151_821_fu_20370_p1 = mul_res_1131_reg_26102;

assign sext_ln151_822_fu_20387_p1 = mul_res_1132_fu_20381_p2;

assign sext_ln151_823_fu_20391_p1 = mul_res_1133_reg_26107;

assign sext_ln151_824_fu_20394_p1 = mul_res_1134_reg_26112;

assign sext_ln151_825_fu_20397_p1 = mul_res_1135_reg_26117;

assign sext_ln151_826_fu_20400_p1 = mul_res_1136_reg_26122;

assign sext_ln151_827_fu_20403_p1 = mul_res_1137_reg_26127;

assign sext_ln151_828_fu_20406_p1 = mul_res_1138_reg_26132;

assign sext_ln151_829_fu_20423_p1 = mul_res_1139_fu_20417_p2;

assign sext_ln151_82_fu_5065_p1 = $signed(tmp_427_fu_5055_p4);

assign sext_ln151_830_fu_20427_p1 = mul_res_1140_reg_26137;

assign sext_ln151_831_fu_20430_p1 = mul_res_1141_reg_26142;

assign sext_ln151_832_fu_20447_p1 = mul_res_1142_fu_20441_p2;

assign sext_ln151_833_fu_20451_p1 = mul_res_1143_reg_26147;

assign sext_ln151_834_fu_20454_p1 = mul_res_1144_reg_26152;

assign sext_ln151_835_fu_20471_p1 = mul_res_1145_fu_20465_p2;

assign sext_ln151_836_fu_20475_p1 = mul_res_1146_reg_26157;

assign sext_ln151_837_fu_20492_p1 = mul_res_1147_fu_20486_p2;

assign sext_ln151_838_fu_20510_p1 = mul_res_1148_fu_20504_p2;

assign sext_ln151_839_fu_20528_p1 = mul_res_1149_fu_20522_p2;

assign sext_ln151_83_fu_5093_p1 = $signed(tmp_428_fu_5083_p4);

assign sext_ln151_84_fu_5121_p1 = tmp_429_fu_5111_p4;

assign sext_ln151_85_fu_5149_p1 = $signed(tmp_430_fu_5139_p4);

assign sext_ln151_86_fu_5177_p1 = $signed(tmp_431_fu_5167_p4);

assign sext_ln151_87_fu_13986_p1 = $signed(tmp_432_reg_24084);

assign sext_ln151_88_fu_5215_p1 = $signed(tmp_433_fu_5205_p4);

assign sext_ln151_89_fu_5243_p1 = $signed(tmp_434_fu_5233_p4);

assign sext_ln151_8_fu_3123_p1 = $signed(tmp_353_fu_3099_p4);

assign sext_ln151_90_fu_5271_p1 = tmp_435_fu_5261_p4;

assign sext_ln151_91_fu_5299_p1 = $signed(tmp_436_fu_5289_p4);

assign sext_ln151_92_fu_14019_p1 = $signed(tmp_437_reg_24115);

assign sext_ln151_93_fu_14040_p1 = $signed(tmp_438_reg_24120);

assign sext_ln151_94_fu_14061_p1 = $signed(tmp_439_reg_24125);

assign sext_ln151_95_fu_5357_p1 = $signed(tmp_440_fu_5347_p4);

assign sext_ln151_96_fu_5385_p1 = $signed(tmp_441_fu_5375_p4);

assign sext_ln151_97_fu_5413_p1 = $signed(tmp_442_fu_5403_p4);

assign sext_ln151_98_fu_14233_p1 = $signed(tmp_443_reg_24145);

assign sext_ln151_99_fu_5451_p1 = $signed(tmp_444_fu_5441_p4);

assign sext_ln151_9_fu_3165_p1 = $signed(tmp_354_fu_3141_p4);

assign sext_ln151_fu_2845_p1 = $signed(trunc_ln151_fu_2837_p1);

assign sext_ln153_100_fu_14529_p1 = $signed(add_ln153_114_fu_14523_p2);

assign sext_ln153_101_fu_14539_p1 = $signed(add_ln153_115_fu_14533_p2);

assign sext_ln153_102_fu_21296_p1 = $signed(add_ln153_116_reg_26408);

assign sext_ln153_103_fu_21305_p1 = $signed(add_ln153_117_fu_21299_p2);

assign sext_ln153_104_fu_21315_p1 = $signed(add_ln153_118_fu_21309_p2);

assign sext_ln153_105_fu_14726_p1 = mul_res_718_reg_24394;

assign sext_ln153_106_fu_21331_p1 = $signed(add_ln153_120_reg_26413);

assign sext_ln153_107_fu_14741_p1 = $signed(add_ln153_122_fu_14735_p2);

assign sext_ln153_108_fu_21334_p1 = $signed(add_ln153_123_reg_26418);

assign sext_ln153_109_fu_14757_p1 = $signed(add_ln153_125_fu_14751_p2);

assign sext_ln153_10_fu_20977_p1 = $signed(add_ln153_12_reg_26253);

assign sext_ln153_110_fu_14767_p1 = $signed(add_ln153_126_fu_14761_p2);

assign sext_ln153_111_fu_14777_p1 = $signed(add_ln153_127_fu_14771_p2);

assign sext_ln153_112_fu_14787_p1 = $signed(add_ln153_128_fu_14781_p2);

assign sext_ln153_113_fu_21343_p1 = $signed(add_ln153_129_reg_26423);

assign sext_ln153_114_fu_14803_p1 = $signed(add_ln153_131_fu_14797_p2);

assign sext_ln153_115_fu_21352_p1 = $signed(add_ln153_132_reg_26428);

assign sext_ln153_116_fu_14819_p1 = $signed(add_ln153_133_fu_14813_p2);

assign sext_ln153_117_fu_21355_p1 = $signed(add_ln153_134_reg_26433);

assign sext_ln153_118_fu_21364_p1 = $signed(add_ln153_135_fu_21358_p2);

assign sext_ln153_119_fu_14835_p1 = $signed(add_ln153_136_fu_14829_p2);

assign sext_ln153_11_fu_13209_p1 = $signed(add_ln153_13_fu_13203_p2);

assign sext_ln153_120_fu_21368_p1 = $signed(add_ln153_137_reg_26438);

assign sext_ln153_121_fu_14851_p1 = $signed(add_ln153_138_fu_14845_p2);

assign sext_ln153_122_fu_14861_p1 = $signed(add_ln153_139_fu_14855_p2);

assign sext_ln153_123_fu_21371_p1 = $signed(add_ln153_140_reg_26443);

assign sext_ln153_124_fu_21380_p1 = $signed(add_ln153_141_fu_21374_p2);

assign sext_ln153_125_fu_21390_p1 = $signed(add_ln153_142_fu_21384_p2);

assign sext_ln153_126_fu_15048_p1 = mul_res_742_reg_24526;

assign sext_ln153_127_fu_21406_p1 = $signed(add_ln153_144_reg_26448);

assign sext_ln153_128_fu_15063_p1 = $signed(add_ln153_146_fu_15057_p2);

assign sext_ln153_129_fu_21409_p1 = $signed(add_ln153_147_reg_26453);

assign sext_ln153_12_fu_20980_p1 = $signed(add_ln153_14_reg_26258);

assign sext_ln153_130_fu_15079_p1 = $signed(add_ln153_149_fu_15073_p2);

assign sext_ln153_131_fu_15089_p1 = $signed(add_ln153_150_fu_15083_p2);

assign sext_ln153_132_fu_15099_p1 = $signed(add_ln153_151_fu_15093_p2);

assign sext_ln153_133_fu_15109_p1 = $signed(add_ln153_152_fu_15103_p2);

assign sext_ln153_134_fu_21418_p1 = $signed(add_ln153_153_reg_26458);

assign sext_ln153_135_fu_15125_p1 = $signed(add_ln153_155_fu_15119_p2);

assign sext_ln153_136_fu_21427_p1 = $signed(add_ln153_156_reg_26463);

assign sext_ln153_137_fu_15141_p1 = $signed(add_ln153_157_fu_15135_p2);

assign sext_ln153_138_fu_21430_p1 = $signed(add_ln153_158_reg_26468);

assign sext_ln153_139_fu_21439_p1 = $signed(add_ln153_159_fu_21433_p2);

assign sext_ln153_13_fu_20989_p1 = $signed(add_ln153_15_fu_20983_p2);

assign sext_ln153_140_fu_15157_p1 = $signed(add_ln153_160_fu_15151_p2);

assign sext_ln153_141_fu_21443_p1 = $signed(add_ln153_161_reg_26473);

assign sext_ln153_142_fu_15173_p1 = $signed(add_ln153_162_fu_15167_p2);

assign sext_ln153_143_fu_15183_p1 = $signed(add_ln153_163_fu_15177_p2);

assign sext_ln153_144_fu_21446_p1 = $signed(add_ln153_164_reg_26478);

assign sext_ln153_145_fu_21455_p1 = $signed(add_ln153_165_fu_21449_p2);

assign sext_ln153_146_fu_21465_p1 = $signed(add_ln153_166_fu_21459_p2);

assign sext_ln153_147_fu_15370_p1 = mul_res_766_reg_24658;

assign sext_ln153_148_fu_21481_p1 = $signed(add_ln153_168_reg_26483);

assign sext_ln153_149_fu_15385_p1 = $signed(add_ln153_170_fu_15379_p2);

assign sext_ln153_14_fu_13225_p1 = $signed(add_ln153_16_fu_13219_p2);

assign sext_ln153_150_fu_21484_p1 = $signed(add_ln153_171_reg_26488);

assign sext_ln153_151_fu_15401_p1 = $signed(add_ln153_173_fu_15395_p2);

assign sext_ln153_152_fu_15411_p1 = $signed(add_ln153_174_fu_15405_p2);

assign sext_ln153_153_fu_15421_p1 = $signed(add_ln153_175_fu_15415_p2);

assign sext_ln153_154_fu_15431_p1 = $signed(add_ln153_176_fu_15425_p2);

assign sext_ln153_155_fu_21493_p1 = $signed(add_ln153_177_reg_26493);

assign sext_ln153_156_fu_15447_p1 = $signed(add_ln153_179_fu_15441_p2);

assign sext_ln153_157_fu_21502_p1 = $signed(add_ln153_180_reg_26498);

assign sext_ln153_158_fu_15463_p1 = $signed(add_ln153_181_fu_15457_p2);

assign sext_ln153_159_fu_21505_p1 = $signed(add_ln153_182_reg_26503);

assign sext_ln153_15_fu_20993_p1 = $signed(add_ln153_17_reg_26263);

assign sext_ln153_160_fu_21514_p1 = $signed(add_ln153_183_fu_21508_p2);

assign sext_ln153_161_fu_15479_p1 = $signed(add_ln153_184_fu_15473_p2);

assign sext_ln153_162_fu_21518_p1 = $signed(add_ln153_185_reg_26508);

assign sext_ln153_163_fu_15495_p1 = $signed(add_ln153_186_fu_15489_p2);

assign sext_ln153_164_fu_15505_p1 = $signed(add_ln153_187_fu_15499_p2);

assign sext_ln153_165_fu_21521_p1 = $signed(add_ln153_188_reg_26513);

assign sext_ln153_166_fu_21530_p1 = $signed(add_ln153_189_fu_21524_p2);

assign sext_ln153_167_fu_21540_p1 = $signed(add_ln153_190_fu_21534_p2);

assign sext_ln153_168_fu_15692_p1 = mul_res_790_reg_24790;

assign sext_ln153_169_fu_21556_p1 = $signed(add_ln153_192_reg_26518);

assign sext_ln153_16_fu_13241_p1 = $signed(add_ln153_18_fu_13235_p2);

assign sext_ln153_170_fu_15707_p1 = $signed(add_ln153_194_fu_15701_p2);

assign sext_ln153_171_fu_21559_p1 = $signed(add_ln153_195_reg_26523);

assign sext_ln153_172_fu_15723_p1 = $signed(add_ln153_197_fu_15717_p2);

assign sext_ln153_173_fu_15733_p1 = $signed(add_ln153_198_fu_15727_p2);

assign sext_ln153_174_fu_15743_p1 = $signed(add_ln153_199_fu_15737_p2);

assign sext_ln153_175_fu_15753_p1 = $signed(add_ln153_200_fu_15747_p2);

assign sext_ln153_176_fu_21568_p1 = $signed(add_ln153_201_reg_26528);

assign sext_ln153_177_fu_15769_p1 = $signed(add_ln153_203_fu_15763_p2);

assign sext_ln153_178_fu_21577_p1 = $signed(add_ln153_204_reg_26533);

assign sext_ln153_179_fu_15785_p1 = $signed(add_ln153_205_fu_15779_p2);

assign sext_ln153_17_fu_13251_p1 = $signed(add_ln153_19_fu_13245_p2);

assign sext_ln153_180_fu_21580_p1 = $signed(add_ln153_206_reg_26538);

assign sext_ln153_181_fu_21589_p1 = $signed(add_ln153_207_fu_21583_p2);

assign sext_ln153_182_fu_15801_p1 = $signed(add_ln153_208_fu_15795_p2);

assign sext_ln153_183_fu_21593_p1 = $signed(add_ln153_209_reg_26543);

assign sext_ln153_184_fu_15817_p1 = $signed(add_ln153_210_fu_15811_p2);

assign sext_ln153_185_fu_15827_p1 = $signed(add_ln153_211_fu_15821_p2);

assign sext_ln153_186_fu_21596_p1 = $signed(add_ln153_212_reg_26548);

assign sext_ln153_187_fu_21605_p1 = $signed(add_ln153_213_fu_21599_p2);

assign sext_ln153_188_fu_21615_p1 = $signed(add_ln153_214_fu_21609_p2);

assign sext_ln153_189_fu_16014_p1 = mul_res_814_reg_24922;

assign sext_ln153_18_fu_20996_p1 = $signed(add_ln153_20_reg_26268);

assign sext_ln153_190_fu_21631_p1 = $signed(add_ln153_216_reg_26553);

assign sext_ln153_191_fu_16029_p1 = $signed(add_ln153_218_fu_16023_p2);

assign sext_ln153_192_fu_21634_p1 = $signed(add_ln153_219_reg_26558);

assign sext_ln153_193_fu_16045_p1 = $signed(add_ln153_221_fu_16039_p2);

assign sext_ln153_194_fu_16055_p1 = $signed(add_ln153_222_fu_16049_p2);

assign sext_ln153_195_fu_16065_p1 = $signed(add_ln153_223_fu_16059_p2);

assign sext_ln153_196_fu_16075_p1 = $signed(add_ln153_224_fu_16069_p2);

assign sext_ln153_197_fu_21643_p1 = $signed(add_ln153_225_reg_26563);

assign sext_ln153_198_fu_16091_p1 = $signed(add_ln153_227_fu_16085_p2);

assign sext_ln153_199_fu_21652_p1 = $signed(add_ln153_228_reg_26568);

assign sext_ln153_19_fu_21005_p1 = $signed(add_ln153_21_fu_20999_p2);

assign sext_ln153_1_fu_20956_p1 = $signed(add_ln153_reg_26238);

assign sext_ln153_200_fu_16107_p1 = $signed(add_ln153_229_fu_16101_p2);

assign sext_ln153_201_fu_21655_p1 = $signed(add_ln153_230_reg_26573);

assign sext_ln153_202_fu_21664_p1 = $signed(add_ln153_231_fu_21658_p2);

assign sext_ln153_203_fu_16123_p1 = $signed(add_ln153_232_fu_16117_p2);

assign sext_ln153_204_fu_21668_p1 = $signed(add_ln153_233_reg_26578);

assign sext_ln153_205_fu_16139_p1 = $signed(add_ln153_234_fu_16133_p2);

assign sext_ln153_206_fu_16149_p1 = $signed(add_ln153_235_fu_16143_p2);

assign sext_ln153_207_fu_21671_p1 = $signed(add_ln153_236_reg_26583);

assign sext_ln153_208_fu_21680_p1 = $signed(add_ln153_237_fu_21674_p2);

assign sext_ln153_209_fu_21690_p1 = $signed(add_ln153_238_fu_21684_p2);

assign sext_ln153_20_fu_21015_p1 = $signed(add_ln153_22_fu_21009_p2);

assign sext_ln153_210_fu_16368_p1 = mul_res_838_reg_25042;

assign sext_ln153_211_fu_21706_p1 = $signed(add_ln153_240_reg_26588);

assign sext_ln153_212_fu_16383_p1 = $signed(add_ln153_242_fu_16377_p2);

assign sext_ln153_213_fu_21715_p1 = $signed(add_ln153_243_reg_26593);

assign sext_ln153_214_fu_16399_p1 = $signed(add_ln153_245_fu_16393_p2);

assign sext_ln153_215_fu_21724_p1 = $signed(add_ln153_246_reg_26598);

assign sext_ln153_216_fu_16415_p1 = $signed(add_ln153_247_fu_16409_p2);

assign sext_ln153_217_fu_21727_p1 = $signed(add_ln153_248_reg_26603);

assign sext_ln153_218_fu_21736_p1 = $signed(add_ln153_249_fu_21730_p2);

assign sext_ln153_219_fu_16431_p1 = $signed(add_ln153_251_fu_16425_p2);

assign sext_ln153_21_fu_13438_p1 = mul_res_622_reg_23866;

assign sext_ln153_220_fu_21746_p1 = $signed(add_ln153_252_reg_26608);

assign sext_ln153_221_fu_16447_p1 = $signed(add_ln153_253_fu_16441_p2);

assign sext_ln153_222_fu_21749_p1 = $signed(add_ln153_254_reg_26613);

assign sext_ln153_223_fu_21758_p1 = $signed(add_ln153_255_fu_21752_p2);

assign sext_ln153_224_fu_16463_p1 = $signed(add_ln153_256_fu_16457_p2);

assign sext_ln153_225_fu_21762_p1 = $signed(add_ln153_257_reg_26618);

assign sext_ln153_226_fu_16479_p1 = $signed(add_ln153_258_fu_16473_p2);

assign sext_ln153_227_fu_16489_p1 = $signed(add_ln153_259_fu_16483_p2);

assign sext_ln153_228_fu_21765_p1 = $signed(add_ln153_260_reg_26623);

assign sext_ln153_229_fu_21774_p1 = $signed(add_ln153_261_fu_21768_p2);

assign sext_ln153_22_fu_21031_p1 = $signed(add_ln153_24_reg_26273);

assign sext_ln153_230_fu_21784_p1 = $signed(add_ln153_262_fu_21778_p2);

assign sext_ln153_231_fu_16708_p1 = mul_res_862_reg_25162;

assign sext_ln153_232_fu_21794_p1 = $signed(add_ln153_264_reg_26628);

assign sext_ln153_233_fu_16723_p1 = $signed(add_ln153_266_fu_16717_p2);

assign sext_ln153_234_fu_21803_p1 = $signed(add_ln153_267_reg_26633);

assign sext_ln153_235_fu_16739_p1 = $signed(add_ln153_269_fu_16733_p2);

assign sext_ln153_236_fu_21812_p1 = $signed(add_ln153_270_reg_26638);

assign sext_ln153_237_fu_16755_p1 = $signed(add_ln153_271_fu_16749_p2);

assign sext_ln153_238_fu_21815_p1 = $signed(add_ln153_272_reg_26643);

assign sext_ln153_239_fu_21824_p1 = $signed(add_ln153_273_fu_21818_p2);

assign sext_ln153_23_fu_13453_p1 = $signed(add_ln153_26_fu_13447_p2);

assign sext_ln153_240_fu_16771_p1 = $signed(add_ln153_275_fu_16765_p2);

assign sext_ln153_241_fu_21834_p1 = $signed(add_ln153_276_reg_26648);

assign sext_ln153_242_fu_16787_p1 = $signed(add_ln153_277_fu_16781_p2);

assign sext_ln153_243_fu_21837_p1 = $signed(add_ln153_278_reg_26653);

assign sext_ln153_244_fu_21846_p1 = $signed(add_ln153_279_fu_21840_p2);

assign sext_ln153_245_fu_16803_p1 = $signed(add_ln153_280_fu_16797_p2);

assign sext_ln153_246_fu_21850_p1 = $signed(add_ln153_281_reg_26658);

assign sext_ln153_247_fu_16819_p1 = $signed(add_ln153_282_fu_16813_p2);

assign sext_ln153_248_fu_16829_p1 = $signed(add_ln153_283_fu_16823_p2);

assign sext_ln153_249_fu_21853_p1 = $signed(add_ln153_284_reg_26663);

assign sext_ln153_24_fu_21034_p1 = $signed(add_ln153_27_reg_26278);

assign sext_ln153_250_fu_21862_p1 = $signed(add_ln153_285_fu_21856_p2);

assign sext_ln153_251_fu_21872_p1 = $signed(add_ln153_286_fu_21866_p2);

assign sext_ln153_252_fu_17048_p1 = mul_res_886_reg_25282;

assign sext_ln153_253_fu_21882_p1 = $signed(add_ln153_288_reg_26668);

assign sext_ln153_254_fu_17063_p1 = $signed(add_ln153_290_fu_17057_p2);

assign sext_ln153_255_fu_21891_p1 = $signed(add_ln153_291_reg_26673);

assign sext_ln153_256_fu_17079_p1 = $signed(add_ln153_293_fu_17073_p2);

assign sext_ln153_257_fu_21900_p1 = $signed(add_ln153_294_reg_26678);

assign sext_ln153_258_fu_17095_p1 = $signed(add_ln153_295_fu_17089_p2);

assign sext_ln153_259_fu_21903_p1 = $signed(add_ln153_296_reg_26683);

assign sext_ln153_25_fu_13469_p1 = $signed(add_ln153_29_fu_13463_p2);

assign sext_ln153_260_fu_21912_p1 = $signed(add_ln153_297_fu_21906_p2);

assign sext_ln153_261_fu_17111_p1 = $signed(add_ln153_299_fu_17105_p2);

assign sext_ln153_262_fu_21922_p1 = $signed(add_ln153_300_reg_26688);

assign sext_ln153_263_fu_17127_p1 = $signed(add_ln153_301_fu_17121_p2);

assign sext_ln153_264_fu_21925_p1 = $signed(add_ln153_302_reg_26693);

assign sext_ln153_265_fu_21934_p1 = $signed(add_ln153_303_fu_21928_p2);

assign sext_ln153_266_fu_17143_p1 = $signed(add_ln153_304_fu_17137_p2);

assign sext_ln153_267_fu_21938_p1 = $signed(add_ln153_305_reg_26698);

assign sext_ln153_268_fu_17159_p1 = $signed(add_ln153_306_fu_17153_p2);

assign sext_ln153_269_fu_17169_p1 = $signed(add_ln153_307_fu_17163_p2);

assign sext_ln153_26_fu_13479_p1 = $signed(add_ln153_30_fu_13473_p2);

assign sext_ln153_270_fu_21941_p1 = $signed(add_ln153_308_reg_26703);

assign sext_ln153_271_fu_21950_p1 = $signed(add_ln153_309_fu_21944_p2);

assign sext_ln153_272_fu_21960_p1 = $signed(add_ln153_310_fu_21954_p2);

assign sext_ln153_273_fu_17364_p1 = mul_res_910_reg_25362;

assign sext_ln153_274_fu_21970_p1 = $signed(add_ln153_312_reg_26708);

assign sext_ln153_275_fu_17379_p1 = $signed(add_ln153_314_fu_17373_p2);

assign sext_ln153_276_fu_21979_p1 = $signed(add_ln153_315_reg_26713);

assign sext_ln153_277_fu_17395_p1 = $signed(add_ln153_317_fu_17389_p2);

assign sext_ln153_278_fu_21988_p1 = $signed(add_ln153_318_reg_26718);

assign sext_ln153_279_fu_17411_p1 = $signed(add_ln153_319_fu_17405_p2);

assign sext_ln153_27_fu_13489_p1 = $signed(add_ln153_31_fu_13483_p2);

assign sext_ln153_280_fu_21991_p1 = $signed(add_ln153_320_reg_26723);

assign sext_ln153_281_fu_22000_p1 = $signed(add_ln153_321_fu_21994_p2);

assign sext_ln153_282_fu_17427_p1 = $signed(add_ln153_323_fu_17421_p2);

assign sext_ln153_283_fu_22010_p1 = $signed(add_ln153_324_reg_26728);

assign sext_ln153_284_fu_17443_p1 = $signed(add_ln153_325_fu_17437_p2);

assign sext_ln153_285_fu_22013_p1 = $signed(add_ln153_326_reg_26733);

assign sext_ln153_286_fu_22022_p1 = $signed(add_ln153_327_fu_22016_p2);

assign sext_ln153_287_fu_17459_p1 = $signed(add_ln153_328_fu_17453_p2);

assign sext_ln153_288_fu_22026_p1 = $signed(add_ln153_329_reg_26738);

assign sext_ln153_289_fu_17475_p1 = $signed(add_ln153_330_fu_17469_p2);

assign sext_ln153_28_fu_13499_p1 = $signed(add_ln153_32_fu_13493_p2);

assign sext_ln153_290_fu_17485_p1 = $signed(add_ln153_331_fu_17479_p2);

assign sext_ln153_291_fu_22029_p1 = $signed(add_ln153_332_reg_26743);

assign sext_ln153_292_fu_22038_p1 = $signed(add_ln153_333_fu_22032_p2);

assign sext_ln153_293_fu_22048_p1 = $signed(add_ln153_334_fu_22042_p2);

assign sext_ln153_294_fu_17680_p1 = mul_res_934_reg_25442;

assign sext_ln153_295_fu_22058_p1 = $signed(add_ln153_336_reg_26748);

assign sext_ln153_296_fu_17695_p1 = $signed(add_ln153_338_fu_17689_p2);

assign sext_ln153_297_fu_22067_p1 = $signed(add_ln153_339_reg_26753);

assign sext_ln153_298_fu_17711_p1 = $signed(add_ln153_341_fu_17705_p2);

assign sext_ln153_299_fu_22076_p1 = $signed(add_ln153_342_reg_26758);

assign sext_ln153_29_fu_21043_p1 = $signed(add_ln153_33_reg_26283);

assign sext_ln153_2_fu_13131_p1 = $signed(add_ln153_2_fu_13125_p2);

assign sext_ln153_300_fu_17727_p1 = $signed(add_ln153_343_fu_17721_p2);

assign sext_ln153_301_fu_22079_p1 = $signed(add_ln153_344_reg_26763);

assign sext_ln153_302_fu_22088_p1 = $signed(add_ln153_345_fu_22082_p2);

assign sext_ln153_303_fu_17743_p1 = $signed(add_ln153_347_fu_17737_p2);

assign sext_ln153_304_fu_22098_p1 = $signed(add_ln153_348_reg_26768);

assign sext_ln153_305_fu_17759_p1 = $signed(add_ln153_349_fu_17753_p2);

assign sext_ln153_306_fu_22101_p1 = $signed(add_ln153_350_reg_26773);

assign sext_ln153_307_fu_22110_p1 = $signed(add_ln153_351_fu_22104_p2);

assign sext_ln153_308_fu_17775_p1 = $signed(add_ln153_352_fu_17769_p2);

assign sext_ln153_309_fu_22114_p1 = $signed(add_ln153_353_reg_26778);

assign sext_ln153_30_fu_13515_p1 = $signed(add_ln153_35_fu_13509_p2);

assign sext_ln153_310_fu_17791_p1 = $signed(add_ln153_354_fu_17785_p2);

assign sext_ln153_311_fu_17801_p1 = $signed(add_ln153_355_fu_17795_p2);

assign sext_ln153_312_fu_22117_p1 = $signed(add_ln153_356_reg_26783);

assign sext_ln153_313_fu_22126_p1 = $signed(add_ln153_357_fu_22120_p2);

assign sext_ln153_314_fu_22136_p1 = $signed(add_ln153_358_fu_22130_p2);

assign sext_ln153_315_fu_17996_p1 = mul_res_958_reg_25522;

assign sext_ln153_316_fu_22146_p1 = $signed(add_ln153_360_reg_26788);

assign sext_ln153_317_fu_18011_p1 = $signed(add_ln153_362_fu_18005_p2);

assign sext_ln153_318_fu_22155_p1 = $signed(add_ln153_363_reg_26793);

assign sext_ln153_319_fu_18027_p1 = $signed(add_ln153_365_fu_18021_p2);

assign sext_ln153_31_fu_21052_p1 = $signed(add_ln153_36_reg_26288);

assign sext_ln153_320_fu_22164_p1 = $signed(add_ln153_366_reg_26798);

assign sext_ln153_321_fu_18043_p1 = $signed(add_ln153_367_fu_18037_p2);

assign sext_ln153_322_fu_22167_p1 = $signed(add_ln153_368_reg_26803);

assign sext_ln153_323_fu_22176_p1 = $signed(add_ln153_369_fu_22170_p2);

assign sext_ln153_324_fu_18059_p1 = $signed(add_ln153_371_fu_18053_p2);

assign sext_ln153_325_fu_22186_p1 = $signed(add_ln153_372_reg_26808);

assign sext_ln153_326_fu_18075_p1 = $signed(add_ln153_373_fu_18069_p2);

assign sext_ln153_327_fu_22189_p1 = $signed(add_ln153_374_reg_26813);

assign sext_ln153_328_fu_22198_p1 = $signed(add_ln153_375_fu_22192_p2);

assign sext_ln153_329_fu_18091_p1 = $signed(add_ln153_376_fu_18085_p2);

assign sext_ln153_32_fu_13531_p1 = $signed(add_ln153_37_fu_13525_p2);

assign sext_ln153_330_fu_22202_p1 = $signed(add_ln153_377_reg_26818);

assign sext_ln153_331_fu_18107_p1 = $signed(add_ln153_378_fu_18101_p2);

assign sext_ln153_332_fu_18117_p1 = $signed(add_ln153_379_fu_18111_p2);

assign sext_ln153_333_fu_22205_p1 = $signed(add_ln153_380_reg_26823);

assign sext_ln153_334_fu_22214_p1 = $signed(add_ln153_381_fu_22208_p2);

assign sext_ln153_335_fu_22224_p1 = $signed(add_ln153_382_fu_22218_p2);

assign sext_ln153_336_fu_18312_p1 = mul_res_982_reg_25602;

assign sext_ln153_337_fu_22234_p1 = $signed(add_ln153_384_reg_26828);

assign sext_ln153_338_fu_18327_p1 = $signed(add_ln153_386_fu_18321_p2);

assign sext_ln153_339_fu_22243_p1 = $signed(add_ln153_387_reg_26833);

assign sext_ln153_33_fu_21055_p1 = $signed(add_ln153_38_reg_26293);

assign sext_ln153_340_fu_18343_p1 = $signed(add_ln153_389_fu_18337_p2);

assign sext_ln153_341_fu_22252_p1 = $signed(add_ln153_390_reg_26838);

assign sext_ln153_342_fu_18359_p1 = $signed(add_ln153_391_fu_18353_p2);

assign sext_ln153_343_fu_22255_p1 = $signed(add_ln153_392_reg_26843);

assign sext_ln153_344_fu_22264_p1 = $signed(add_ln153_393_fu_22258_p2);

assign sext_ln153_345_fu_18375_p1 = $signed(add_ln153_395_fu_18369_p2);

assign sext_ln153_346_fu_22274_p1 = $signed(add_ln153_396_reg_26848);

assign sext_ln153_347_fu_18391_p1 = $signed(add_ln153_397_fu_18385_p2);

assign sext_ln153_348_fu_22277_p1 = $signed(add_ln153_398_reg_26853);

assign sext_ln153_349_fu_22286_p1 = $signed(add_ln153_399_fu_22280_p2);

assign sext_ln153_34_fu_21064_p1 = $signed(add_ln153_39_fu_21058_p2);

assign sext_ln153_350_fu_18407_p1 = $signed(add_ln153_400_fu_18401_p2);

assign sext_ln153_351_fu_22290_p1 = $signed(add_ln153_401_reg_26858);

assign sext_ln153_352_fu_18423_p1 = $signed(add_ln153_402_fu_18417_p2);

assign sext_ln153_353_fu_18433_p1 = $signed(add_ln153_403_fu_18427_p2);

assign sext_ln153_354_fu_22293_p1 = $signed(add_ln153_404_reg_26863);

assign sext_ln153_355_fu_22302_p1 = $signed(add_ln153_405_fu_22296_p2);

assign sext_ln153_356_fu_22312_p1 = $signed(add_ln153_406_fu_22306_p2);

assign sext_ln153_357_fu_18628_p1 = mul_res_1006_reg_25682;

assign sext_ln153_358_fu_22322_p1 = $signed(add_ln153_408_reg_26868);

assign sext_ln153_359_fu_18643_p1 = $signed(add_ln153_410_fu_18637_p2);

assign sext_ln153_35_fu_13547_p1 = $signed(add_ln153_40_fu_13541_p2);

assign sext_ln153_360_fu_22331_p1 = $signed(add_ln153_411_reg_26873);

assign sext_ln153_361_fu_18659_p1 = $signed(add_ln153_413_fu_18653_p2);

assign sext_ln153_362_fu_22340_p1 = $signed(add_ln153_414_reg_26878);

assign sext_ln153_363_fu_18675_p1 = $signed(add_ln153_415_fu_18669_p2);

assign sext_ln153_364_fu_22343_p1 = $signed(add_ln153_416_reg_26883);

assign sext_ln153_365_fu_22352_p1 = $signed(add_ln153_417_fu_22346_p2);

assign sext_ln153_366_fu_18691_p1 = $signed(add_ln153_419_fu_18685_p2);

assign sext_ln153_367_fu_22362_p1 = $signed(add_ln153_420_reg_26888);

assign sext_ln153_368_fu_18707_p1 = $signed(add_ln153_421_fu_18701_p2);

assign sext_ln153_369_fu_22365_p1 = $signed(add_ln153_422_reg_26893);

assign sext_ln153_36_fu_21068_p1 = $signed(add_ln153_41_reg_26298);

assign sext_ln153_370_fu_22374_p1 = $signed(add_ln153_423_fu_22368_p2);

assign sext_ln153_371_fu_18723_p1 = $signed(add_ln153_424_fu_18717_p2);

assign sext_ln153_372_fu_22378_p1 = $signed(add_ln153_425_reg_26898);

assign sext_ln153_373_fu_18739_p1 = $signed(add_ln153_426_fu_18733_p2);

assign sext_ln153_374_fu_18749_p1 = $signed(add_ln153_427_fu_18743_p2);

assign sext_ln153_375_fu_22381_p1 = $signed(add_ln153_428_reg_26903);

assign sext_ln153_376_fu_22390_p1 = $signed(add_ln153_429_fu_22384_p2);

assign sext_ln153_377_fu_22400_p1 = $signed(add_ln153_430_fu_22394_p2);

assign sext_ln153_378_fu_18944_p1 = mul_res_1030_reg_25762;

assign sext_ln153_379_fu_22410_p1 = $signed(add_ln153_432_reg_26908);

assign sext_ln153_37_fu_13563_p1 = $signed(add_ln153_42_fu_13557_p2);

assign sext_ln153_380_fu_18959_p1 = $signed(add_ln153_434_fu_18953_p2);

assign sext_ln153_381_fu_22419_p1 = $signed(add_ln153_435_reg_26913);

assign sext_ln153_382_fu_18975_p1 = $signed(add_ln153_437_fu_18969_p2);

assign sext_ln153_383_fu_22428_p1 = $signed(add_ln153_438_reg_26918);

assign sext_ln153_384_fu_18991_p1 = $signed(add_ln153_439_fu_18985_p2);

assign sext_ln153_385_fu_22431_p1 = $signed(add_ln153_440_reg_26923);

assign sext_ln153_386_fu_22440_p1 = $signed(add_ln153_441_fu_22434_p2);

assign sext_ln153_387_fu_19007_p1 = $signed(add_ln153_443_fu_19001_p2);

assign sext_ln153_388_fu_22450_p1 = $signed(add_ln153_444_reg_26928);

assign sext_ln153_389_fu_19023_p1 = $signed(add_ln153_445_fu_19017_p2);

assign sext_ln153_38_fu_13573_p1 = $signed(add_ln153_43_fu_13567_p2);

assign sext_ln153_390_fu_22453_p1 = $signed(add_ln153_446_reg_26933);

assign sext_ln153_391_fu_22462_p1 = $signed(add_ln153_447_fu_22456_p2);

assign sext_ln153_392_fu_19039_p1 = $signed(add_ln153_448_fu_19033_p2);

assign sext_ln153_393_fu_22466_p1 = $signed(add_ln153_449_reg_26938);

assign sext_ln153_394_fu_19055_p1 = $signed(add_ln153_450_fu_19049_p2);

assign sext_ln153_395_fu_19065_p1 = $signed(add_ln153_451_fu_19059_p2);

assign sext_ln153_396_fu_22469_p1 = $signed(add_ln153_452_reg_26943);

assign sext_ln153_397_fu_22478_p1 = $signed(add_ln153_453_fu_22472_p2);

assign sext_ln153_398_fu_22488_p1 = $signed(add_ln153_454_fu_22482_p2);

assign sext_ln153_399_fu_19260_p1 = mul_res_1054_reg_25842;

assign sext_ln153_39_fu_21071_p1 = $signed(add_ln153_44_reg_26303);

assign sext_ln153_3_fu_20959_p1 = $signed(add_ln153_3_reg_26243);

assign sext_ln153_400_fu_22498_p1 = $signed(add_ln153_456_reg_26948);

assign sext_ln153_401_fu_19275_p1 = $signed(add_ln153_458_fu_19269_p2);

assign sext_ln153_402_fu_22507_p1 = $signed(add_ln153_459_reg_26953);

assign sext_ln153_403_fu_19291_p1 = $signed(add_ln153_461_fu_19285_p2);

assign sext_ln153_404_fu_22516_p1 = $signed(add_ln153_462_reg_26958);

assign sext_ln153_405_fu_19307_p1 = $signed(add_ln153_463_fu_19301_p2);

assign sext_ln153_406_fu_22519_p1 = $signed(add_ln153_464_reg_26963);

assign sext_ln153_407_fu_22528_p1 = $signed(add_ln153_465_fu_22522_p2);

assign sext_ln153_408_fu_19323_p1 = $signed(add_ln153_467_fu_19317_p2);

assign sext_ln153_409_fu_22538_p1 = $signed(add_ln153_468_reg_26968);

assign sext_ln153_40_fu_21080_p1 = $signed(add_ln153_45_fu_21074_p2);

assign sext_ln153_410_fu_19339_p1 = $signed(add_ln153_469_fu_19333_p2);

assign sext_ln153_411_fu_22541_p1 = $signed(add_ln153_470_reg_26973);

assign sext_ln153_412_fu_22550_p1 = $signed(add_ln153_471_fu_22544_p2);

assign sext_ln153_413_fu_19355_p1 = $signed(add_ln153_472_fu_19349_p2);

assign sext_ln153_414_fu_22554_p1 = $signed(add_ln153_473_reg_26978);

assign sext_ln153_415_fu_19371_p1 = $signed(add_ln153_474_fu_19365_p2);

assign sext_ln153_416_fu_19381_p1 = $signed(add_ln153_475_fu_19375_p2);

assign sext_ln153_417_fu_22557_p1 = $signed(add_ln153_476_reg_26983);

assign sext_ln153_418_fu_22566_p1 = $signed(add_ln153_477_fu_22560_p2);

assign sext_ln153_419_fu_22576_p1 = $signed(add_ln153_478_fu_22570_p2);

assign sext_ln153_41_fu_21090_p1 = $signed(add_ln153_46_fu_21084_p2);

assign sext_ln153_420_fu_19576_p1 = mul_res_1078_reg_25922;

assign sext_ln153_421_fu_22586_p1 = $signed(add_ln153_480_reg_26988);

assign sext_ln153_422_fu_19591_p1 = $signed(add_ln153_482_fu_19585_p2);

assign sext_ln153_423_fu_22595_p1 = $signed(add_ln153_483_reg_26993);

assign sext_ln153_424_fu_19607_p1 = $signed(add_ln153_485_fu_19601_p2);

assign sext_ln153_425_fu_22604_p1 = $signed(add_ln153_486_reg_26998);

assign sext_ln153_426_fu_19623_p1 = $signed(add_ln153_487_fu_19617_p2);

assign sext_ln153_427_fu_22607_p1 = $signed(add_ln153_488_reg_27003);

assign sext_ln153_428_fu_22616_p1 = $signed(add_ln153_489_fu_22610_p2);

assign sext_ln153_429_fu_19639_p1 = $signed(add_ln153_491_fu_19633_p2);

assign sext_ln153_42_fu_13760_p1 = mul_res_646_reg_23998;

assign sext_ln153_430_fu_22626_p1 = $signed(add_ln153_492_reg_27008);

assign sext_ln153_431_fu_19655_p1 = $signed(add_ln153_493_fu_19649_p2);

assign sext_ln153_432_fu_22629_p1 = $signed(add_ln153_494_reg_27013);

assign sext_ln153_433_fu_22638_p1 = $signed(add_ln153_495_fu_22632_p2);

assign sext_ln153_434_fu_19671_p1 = $signed(add_ln153_496_fu_19665_p2);

assign sext_ln153_435_fu_22642_p1 = $signed(add_ln153_497_reg_27018);

assign sext_ln153_436_fu_19687_p1 = $signed(add_ln153_498_fu_19681_p2);

assign sext_ln153_437_fu_19697_p1 = $signed(add_ln153_499_fu_19691_p2);

assign sext_ln153_438_fu_22645_p1 = $signed(add_ln153_500_reg_27023);

assign sext_ln153_439_fu_22654_p1 = $signed(add_ln153_501_fu_22648_p2);

assign sext_ln153_43_fu_21106_p1 = $signed(add_ln153_48_reg_26308);

assign sext_ln153_440_fu_22664_p1 = $signed(add_ln153_502_fu_22658_p2);

assign sext_ln153_441_fu_19892_p1 = mul_res_1102_reg_26002;

assign sext_ln153_442_fu_22674_p1 = $signed(add_ln153_504_reg_27028);

assign sext_ln153_443_fu_19907_p1 = $signed(add_ln153_506_fu_19901_p2);

assign sext_ln153_444_fu_22683_p1 = $signed(add_ln153_507_reg_27033);

assign sext_ln153_445_fu_19923_p1 = $signed(add_ln153_509_fu_19917_p2);

assign sext_ln153_446_fu_22692_p1 = $signed(add_ln153_510_reg_27038);

assign sext_ln153_447_fu_19939_p1 = $signed(add_ln153_511_fu_19933_p2);

assign sext_ln153_448_fu_22695_p1 = $signed(add_ln153_512_reg_27043);

assign sext_ln153_449_fu_22704_p1 = $signed(add_ln153_513_fu_22698_p2);

assign sext_ln153_44_fu_13775_p1 = $signed(add_ln153_50_fu_13769_p2);

assign sext_ln153_450_fu_19955_p1 = $signed(add_ln153_515_fu_19949_p2);

assign sext_ln153_451_fu_22714_p1 = $signed(add_ln153_516_reg_27048);

assign sext_ln153_452_fu_19971_p1 = $signed(add_ln153_517_fu_19965_p2);

assign sext_ln153_453_fu_22717_p1 = $signed(add_ln153_518_reg_27053);

assign sext_ln153_454_fu_22726_p1 = $signed(add_ln153_519_fu_22720_p2);

assign sext_ln153_455_fu_19987_p1 = $signed(add_ln153_520_fu_19981_p2);

assign sext_ln153_456_fu_22730_p1 = $signed(add_ln153_521_reg_27058);

assign sext_ln153_457_fu_20003_p1 = $signed(add_ln153_522_fu_19997_p2);

assign sext_ln153_458_fu_20013_p1 = $signed(add_ln153_523_fu_20007_p2);

assign sext_ln153_459_fu_22733_p1 = $signed(add_ln153_524_reg_27063);

assign sext_ln153_45_fu_21109_p1 = $signed(add_ln153_51_reg_26313);

assign sext_ln153_460_fu_22742_p1 = $signed(add_ln153_525_fu_22736_p2);

assign sext_ln153_461_fu_22752_p1 = $signed(add_ln153_526_fu_22746_p2);

assign sext_ln153_462_fu_20212_p1 = mul_res_1126_reg_26082;

assign sext_ln153_463_fu_22762_p1 = $signed(add_ln153_528_reg_27068);

assign sext_ln153_464_fu_20227_p1 = $signed(add_ln153_530_fu_20221_p2);

assign sext_ln153_465_fu_22771_p1 = $signed(add_ln153_531_reg_27073);

assign sext_ln153_466_fu_20243_p1 = $signed(add_ln153_533_fu_20237_p2);

assign sext_ln153_467_fu_22780_p1 = $signed(add_ln153_534_reg_27078);

assign sext_ln153_468_fu_20259_p1 = $signed(add_ln153_535_fu_20253_p2);

assign sext_ln153_469_fu_22783_p1 = $signed(add_ln153_536_reg_27083);

assign sext_ln153_46_fu_13791_p1 = $signed(add_ln153_53_fu_13785_p2);

assign sext_ln153_470_fu_22792_p1 = $signed(add_ln153_537_fu_22786_p2);

assign sext_ln153_471_fu_20275_p1 = $signed(add_ln153_539_fu_20269_p2);

assign sext_ln153_472_fu_22802_p1 = $signed(add_ln153_540_reg_27088);

assign sext_ln153_473_fu_20291_p1 = $signed(add_ln153_541_fu_20285_p2);

assign sext_ln153_474_fu_22805_p1 = $signed(add_ln153_542_reg_27093);

assign sext_ln153_475_fu_22814_p1 = $signed(add_ln153_543_fu_22808_p2);

assign sext_ln153_476_fu_20307_p1 = $signed(add_ln153_544_fu_20301_p2);

assign sext_ln153_477_fu_22818_p1 = $signed(add_ln153_545_reg_27098);

assign sext_ln153_478_fu_20323_p1 = $signed(add_ln153_546_fu_20317_p2);

assign sext_ln153_479_fu_20333_p1 = $signed(add_ln153_547_fu_20327_p2);

assign sext_ln153_47_fu_13801_p1 = $signed(add_ln153_54_fu_13795_p2);

assign sext_ln153_480_fu_22821_p1 = $signed(add_ln153_548_reg_27103);

assign sext_ln153_481_fu_22830_p1 = $signed(add_ln153_549_fu_22824_p2);

assign sext_ln153_482_fu_22840_p1 = $signed(add_ln153_550_fu_22834_p2);

assign sext_ln153_483_fu_20532_p1 = mul_res_1150_reg_26162;

assign sext_ln153_484_fu_22850_p1 = $signed(add_ln153_552_reg_27108);

assign sext_ln153_485_fu_20547_p1 = $signed(add_ln153_554_fu_20541_p2);

assign sext_ln153_486_fu_22859_p1 = $signed(add_ln153_555_reg_27113);

assign sext_ln153_487_fu_20563_p1 = $signed(add_ln153_557_fu_20557_p2);

assign sext_ln153_488_fu_22868_p1 = $signed(add_ln153_558_reg_27118);

assign sext_ln153_489_fu_20579_p1 = $signed(add_ln153_559_fu_20573_p2);

assign sext_ln153_48_fu_13811_p1 = $signed(add_ln153_55_fu_13805_p2);

assign sext_ln153_490_fu_22871_p1 = $signed(add_ln153_560_reg_27123);

assign sext_ln153_491_fu_22880_p1 = $signed(add_ln153_561_fu_22874_p2);

assign sext_ln153_492_fu_20595_p1 = $signed(add_ln153_563_fu_20589_p2);

assign sext_ln153_493_fu_22890_p1 = $signed(add_ln153_564_reg_27128);

assign sext_ln153_494_fu_20611_p1 = $signed(add_ln153_565_fu_20605_p2);

assign sext_ln153_495_fu_22893_p1 = $signed(add_ln153_566_reg_27133);

assign sext_ln153_496_fu_22902_p1 = $signed(add_ln153_567_fu_22896_p2);

assign sext_ln153_497_fu_20627_p1 = $signed(add_ln153_568_fu_20621_p2);

assign sext_ln153_498_fu_22906_p1 = $signed(add_ln153_569_reg_27138);

assign sext_ln153_499_fu_20643_p1 = $signed(add_ln153_570_fu_20637_p2);

assign sext_ln153_49_fu_13821_p1 = $signed(add_ln153_56_fu_13815_p2);

assign sext_ln153_4_fu_13147_p1 = $signed(add_ln153_5_fu_13141_p2);

assign sext_ln153_500_fu_20653_p1 = $signed(add_ln153_571_fu_20647_p2);

assign sext_ln153_501_fu_22909_p1 = $signed(add_ln153_572_reg_27143);

assign sext_ln153_502_fu_22918_p1 = $signed(add_ln153_573_fu_22912_p2);

assign sext_ln153_503_fu_22928_p1 = $signed(add_ln153_574_fu_22922_p2);

assign sext_ln153_50_fu_21118_p1 = $signed(add_ln153_57_reg_26318);

assign sext_ln153_51_fu_13837_p1 = $signed(add_ln153_59_fu_13831_p2);

assign sext_ln153_52_fu_21127_p1 = $signed(add_ln153_60_reg_26323);

assign sext_ln153_53_fu_13853_p1 = $signed(add_ln153_61_fu_13847_p2);

assign sext_ln153_54_fu_21130_p1 = $signed(add_ln153_62_reg_26328);

assign sext_ln153_55_fu_21139_p1 = $signed(add_ln153_63_fu_21133_p2);

assign sext_ln153_56_fu_13869_p1 = $signed(add_ln153_64_fu_13863_p2);

assign sext_ln153_57_fu_21143_p1 = $signed(add_ln153_65_reg_26333);

assign sext_ln153_58_fu_13885_p1 = $signed(add_ln153_66_fu_13879_p2);

assign sext_ln153_59_fu_13895_p1 = $signed(add_ln153_67_fu_13889_p2);

assign sext_ln153_5_fu_13157_p1 = $signed(add_ln153_6_fu_13151_p2);

assign sext_ln153_60_fu_21146_p1 = $signed(add_ln153_68_reg_26338);

assign sext_ln153_61_fu_21155_p1 = $signed(add_ln153_69_fu_21149_p2);

assign sext_ln153_62_fu_21165_p1 = $signed(add_ln153_70_fu_21159_p2);

assign sext_ln153_63_fu_14082_p1 = mul_res_670_reg_24130;

assign sext_ln153_64_fu_21181_p1 = $signed(add_ln153_72_reg_26343);

assign sext_ln153_65_fu_14097_p1 = $signed(add_ln153_74_fu_14091_p2);

assign sext_ln153_66_fu_21184_p1 = $signed(add_ln153_75_reg_26348);

assign sext_ln153_67_fu_14113_p1 = $signed(add_ln153_77_fu_14107_p2);

assign sext_ln153_68_fu_14123_p1 = $signed(add_ln153_78_fu_14117_p2);

assign sext_ln153_69_fu_14133_p1 = $signed(add_ln153_79_fu_14127_p2);

assign sext_ln153_6_fu_13167_p1 = $signed(add_ln153_7_fu_13161_p2);

assign sext_ln153_70_fu_14143_p1 = $signed(add_ln153_80_fu_14137_p2);

assign sext_ln153_71_fu_21193_p1 = $signed(add_ln153_81_reg_26353);

assign sext_ln153_72_fu_14159_p1 = $signed(add_ln153_83_fu_14153_p2);

assign sext_ln153_73_fu_21202_p1 = $signed(add_ln153_84_reg_26358);

assign sext_ln153_74_fu_14175_p1 = $signed(add_ln153_85_fu_14169_p2);

assign sext_ln153_75_fu_21205_p1 = $signed(add_ln153_86_reg_26363);

assign sext_ln153_76_fu_21214_p1 = $signed(add_ln153_87_fu_21208_p2);

assign sext_ln153_77_fu_14191_p1 = $signed(add_ln153_88_fu_14185_p2);

assign sext_ln153_78_fu_21218_p1 = $signed(add_ln153_89_reg_26368);

assign sext_ln153_79_fu_14207_p1 = $signed(add_ln153_90_fu_14201_p2);

assign sext_ln153_7_fu_13177_p1 = $signed(add_ln153_8_fu_13171_p2);

assign sext_ln153_80_fu_14217_p1 = $signed(add_ln153_91_fu_14211_p2);

assign sext_ln153_81_fu_21221_p1 = $signed(add_ln153_92_reg_26373);

assign sext_ln153_82_fu_21230_p1 = $signed(add_ln153_93_fu_21224_p2);

assign sext_ln153_83_fu_21240_p1 = $signed(add_ln153_94_fu_21234_p2);

assign sext_ln153_84_fu_14404_p1 = mul_res_694_reg_24262;

assign sext_ln153_85_fu_21256_p1 = $signed(add_ln153_96_reg_26378);

assign sext_ln153_86_fu_14419_p1 = $signed(add_ln153_98_fu_14413_p2);

assign sext_ln153_87_fu_21259_p1 = $signed(add_ln153_99_reg_26383);

assign sext_ln153_88_fu_14435_p1 = $signed(add_ln153_101_fu_14429_p2);

assign sext_ln153_89_fu_14445_p1 = $signed(add_ln153_102_fu_14439_p2);

assign sext_ln153_8_fu_20968_p1 = $signed(add_ln153_9_reg_26248);

assign sext_ln153_90_fu_14455_p1 = $signed(add_ln153_103_fu_14449_p2);

assign sext_ln153_91_fu_14465_p1 = $signed(add_ln153_104_fu_14459_p2);

assign sext_ln153_92_fu_21268_p1 = $signed(add_ln153_105_reg_26388);

assign sext_ln153_93_fu_14481_p1 = $signed(add_ln153_107_fu_14475_p2);

assign sext_ln153_94_fu_21277_p1 = $signed(add_ln153_108_reg_26393);

assign sext_ln153_95_fu_14497_p1 = $signed(add_ln153_109_fu_14491_p2);

assign sext_ln153_96_fu_21280_p1 = $signed(add_ln153_110_reg_26398);

assign sext_ln153_97_fu_21289_p1 = $signed(add_ln153_111_fu_21283_p2);

assign sext_ln153_98_fu_14513_p1 = $signed(add_ln153_112_fu_14507_p2);

assign sext_ln153_99_fu_21293_p1 = $signed(add_ln153_113_reg_26403);

assign sext_ln153_9_fu_13193_p1 = $signed(add_ln153_11_fu_13187_p2);

assign sext_ln153_fu_13116_p1 = mul_res_598_reg_23734;

assign start_out = real_start;

assign tmp_298_fu_2774_p3 = {{trunc_ln121_reg_23514}, {5'd0}};

assign tmp_301_fu_2921_p4 = {{cache_window_sm_dout[11:9]}};

assign tmp_302_fu_2963_p4 = {{cache_window_sm_dout[14:12]}};

assign tmp_304_fu_3025_p4 = {{cache_window_sm_dout[20:18]}};

assign tmp_305_fu_3067_p4 = {{cache_window_sm_dout[23:21]}};

assign tmp_306_fu_3109_p4 = {{cache_window_sm_dout[26:24]}};

assign tmp_307_fu_3151_p4 = {{cache_window_sm_dout[29:27]}};

assign tmp_308_fu_3193_p4 = {{cache_window_sm_dout[32:30]}};

assign tmp_309_fu_3235_p4 = {{cache_window_sm_dout[35:33]}};

assign tmp_310_fu_3277_p4 = {{cache_window_sm_dout[38:36]}};

assign tmp_311_fu_3319_p4 = {{cache_window_sm_dout[41:39]}};

assign tmp_312_fu_3361_p4 = {{cache_window_sm_dout[44:42]}};

assign tmp_314_fu_3423_p4 = {{cache_window_sm_dout[50:48]}};

assign tmp_315_fu_3465_p4 = {{cache_window_sm_dout[53:51]}};

assign tmp_316_fu_3507_p4 = {{cache_window_sm_dout[56:54]}};

assign tmp_317_fu_3549_p4 = {{cache_window_sm_dout[59:57]}};

assign tmp_321_fu_3651_p4 = {{cache_window_sm_dout[71:69]}};

assign tmp_322_fu_9815_p4 = {{cache_window_sm_dout[74:72]}};

assign tmp_323_fu_9843_p4 = {{cache_window_sm_dout[77:75]}};

assign tmp_325_fu_9881_p4 = {{cache_window_sm_dout[83:81]}};

assign tmp_326_fu_9909_p4 = {{cache_window_sm_dout[86:84]}};

assign tmp_328_fu_9947_p4 = {{cache_window_sm_dout[92:90]}};

assign tmp_329_fu_9975_p4 = {{cache_window_sm_dout[95:93]}};

assign tmp_330_fu_10003_p4 = {{cache_window_sm_dout[98:96]}};

assign tmp_331_fu_10031_p4 = {{cache_window_sm_dout[101:99]}};

assign tmp_332_fu_10059_p4 = {{cache_window_sm_dout[104:102]}};

assign tmp_333_fu_10087_p4 = {{cache_window_sm_dout[107:105]}};

assign tmp_335_fu_10125_p4 = {{cache_window_sm_dout[113:111]}};

assign tmp_336_fu_10153_p4 = {{cache_window_sm_dout[116:114]}};

assign tmp_338_fu_10191_p4 = {{cache_window_sm_dout[122:120]}};

assign tmp_339_fu_10219_p4 = {{cache_window_sm_dout[125:123]}};

assign tmp_341_fu_10257_p4 = {{cache_window_sm_dout[131:129]}};

assign tmp_345_fu_10315_p4 = {{cache_window_sm_dout[143:141]}};

assign tmp_346_fu_2863_p4 = {{mlp_inst_m2_weight_arr_112_q0[5:3]}};

assign tmp_348_fu_2911_p4 = {{mlp_inst_m2_weight_arr_112_q0[11:9]}};

assign tmp_349_fu_2953_p4 = {{mlp_inst_m2_weight_arr_112_q0[14:12]}};

assign tmp_351_fu_3015_p4 = {{mlp_inst_m2_weight_arr_112_q0[20:18]}};

assign tmp_352_fu_3057_p4 = {{mlp_inst_m2_weight_arr_112_q0[23:21]}};

assign tmp_353_fu_3099_p4 = {{mlp_inst_m2_weight_arr_112_q0[26:24]}};

assign tmp_354_fu_3141_p4 = {{mlp_inst_m2_weight_arr_112_q0[29:27]}};

assign tmp_355_fu_3183_p4 = {{mlp_inst_m2_weight_arr_112_q0[32:30]}};

assign tmp_356_fu_3225_p4 = {{mlp_inst_m2_weight_arr_112_q0[35:33]}};

assign tmp_357_fu_3267_p4 = {{mlp_inst_m2_weight_arr_112_q0[38:36]}};

assign tmp_358_fu_3309_p4 = {{mlp_inst_m2_weight_arr_112_q0[41:39]}};

assign tmp_359_fu_3351_p4 = {{mlp_inst_m2_weight_arr_112_q0[44:42]}};

assign tmp_361_fu_3413_p4 = {{mlp_inst_m2_weight_arr_112_q0[50:48]}};

assign tmp_362_fu_3455_p4 = {{mlp_inst_m2_weight_arr_112_q0[53:51]}};

assign tmp_363_fu_3497_p4 = {{mlp_inst_m2_weight_arr_112_q0[56:54]}};

assign tmp_364_fu_3539_p4 = {{mlp_inst_m2_weight_arr_112_q0[59:57]}};

assign tmp_368_fu_3641_p4 = {{mlp_inst_m2_weight_arr_112_q0[71:69]}};

assign tmp_369_fu_3683_p4 = {{mlp_inst_m2_weight_arr_112_q0[74:72]}};

assign tmp_370_fu_3711_p4 = {{mlp_inst_m2_weight_arr_112_q0[77:75]}};

assign tmp_372_fu_3749_p4 = {{mlp_inst_m2_weight_arr_112_q0[83:81]}};

assign tmp_373_fu_3777_p4 = {{mlp_inst_m2_weight_arr_112_q0[86:84]}};

assign tmp_375_fu_3815_p4 = {{mlp_inst_m2_weight_arr_112_q0[92:90]}};

assign tmp_376_fu_3843_p4 = {{mlp_inst_m2_weight_arr_112_q0[95:93]}};

assign tmp_377_fu_3871_p4 = {{mlp_inst_m2_weight_arr_112_q0[98:96]}};

assign tmp_378_fu_3899_p4 = {{mlp_inst_m2_weight_arr_112_q0[101:99]}};

assign tmp_379_fu_3927_p4 = {{mlp_inst_m2_weight_arr_112_q0[104:102]}};

assign tmp_380_fu_3955_p4 = {{mlp_inst_m2_weight_arr_112_q0[107:105]}};

assign tmp_381_fu_3983_p4 = {{mlp_inst_m2_weight_arr_112_q0[110:108]}};

assign tmp_382_fu_4011_p4 = {{mlp_inst_m2_weight_arr_112_q0[113:111]}};

assign tmp_383_fu_4039_p4 = {{mlp_inst_m2_weight_arr_112_q0[116:114]}};

assign tmp_385_fu_4077_p4 = {{mlp_inst_m2_weight_arr_112_q0[122:120]}};

assign tmp_386_fu_4105_p4 = {{mlp_inst_m2_weight_arr_112_q0[125:123]}};

assign tmp_387_fu_4133_p4 = {{mlp_inst_m2_weight_arr_112_q0[128:126]}};

assign tmp_388_fu_4161_p4 = {{mlp_inst_m2_weight_arr_112_q0[131:129]}};

assign tmp_392_fu_4219_p4 = {{mlp_inst_m2_weight_arr_112_q0[143:141]}};

assign tmp_393_fu_4247_p4 = {{mlp_inst_m2_weight_arr_112_q0[146:144]}};

assign tmp_394_fu_4275_p4 = {{mlp_inst_m2_weight_arr_112_q0[149:147]}};

assign tmp_396_fu_4313_p4 = {{mlp_inst_m2_weight_arr_112_q0[155:153]}};

assign tmp_397_fu_4341_p4 = {{mlp_inst_m2_weight_arr_112_q0[158:156]}};

assign tmp_399_fu_4379_p4 = {{mlp_inst_m2_weight_arr_112_q0[164:162]}};

assign tmp_400_fu_4407_p4 = {{mlp_inst_m2_weight_arr_112_q0[167:165]}};

assign tmp_401_fu_4435_p4 = {{mlp_inst_m2_weight_arr_112_q0[170:168]}};

assign tmp_402_fu_4463_p4 = {{mlp_inst_m2_weight_arr_112_q0[173:171]}};

assign tmp_403_fu_4491_p4 = {{mlp_inst_m2_weight_arr_112_q0[176:174]}};

assign tmp_404_fu_4519_p4 = {{mlp_inst_m2_weight_arr_112_q0[179:177]}};

assign tmp_405_fu_4547_p4 = {{mlp_inst_m2_weight_arr_112_q0[182:180]}};

assign tmp_406_fu_4575_p4 = {{mlp_inst_m2_weight_arr_112_q0[185:183]}};

assign tmp_407_fu_4603_p4 = {{mlp_inst_m2_weight_arr_112_q0[188:186]}};

assign tmp_409_fu_4641_p4 = {{mlp_inst_m2_weight_arr_112_q0[194:192]}};

assign tmp_410_fu_4669_p4 = {{mlp_inst_m2_weight_arr_112_q0[197:195]}};

assign tmp_411_fu_4697_p4 = {{mlp_inst_m2_weight_arr_112_q0[200:198]}};

assign tmp_412_fu_4725_p4 = {{mlp_inst_m2_weight_arr_112_q0[203:201]}};

assign tmp_416_fu_4783_p4 = {{mlp_inst_m2_weight_arr_112_q0[215:213]}};

assign tmp_417_fu_4811_p4 = {{mlp_inst_m2_weight_arr_112_q0[218:216]}};

assign tmp_418_fu_4839_p4 = {{mlp_inst_m2_weight_arr_112_q0[221:219]}};

assign tmp_420_fu_4877_p4 = {{mlp_inst_m2_weight_arr_112_q0[227:225]}};

assign tmp_421_fu_4905_p4 = {{mlp_inst_m2_weight_arr_112_q0[230:228]}};

assign tmp_423_fu_4943_p4 = {{mlp_inst_m2_weight_arr_112_q0[236:234]}};

assign tmp_424_fu_4971_p4 = {{mlp_inst_m2_weight_arr_112_q0[239:237]}};

assign tmp_425_fu_4999_p4 = {{mlp_inst_m2_weight_arr_112_q0[242:240]}};

assign tmp_426_fu_5027_p4 = {{mlp_inst_m2_weight_arr_112_q0[245:243]}};

assign tmp_427_fu_5055_p4 = {{mlp_inst_m2_weight_arr_112_q0[248:246]}};

assign tmp_428_fu_5083_p4 = {{mlp_inst_m2_weight_arr_112_q0[251:249]}};

assign tmp_429_fu_5111_p4 = {{mlp_inst_m2_weight_arr_112_q0[254:252]}};

assign tmp_430_fu_5139_p4 = {{mlp_inst_m2_weight_arr_112_q0[257:255]}};

assign tmp_431_fu_5167_p4 = {{mlp_inst_m2_weight_arr_112_q0[260:258]}};

assign tmp_433_fu_5205_p4 = {{mlp_inst_m2_weight_arr_112_q0[266:264]}};

assign tmp_434_fu_5233_p4 = {{mlp_inst_m2_weight_arr_112_q0[269:267]}};

assign tmp_435_fu_5261_p4 = {{mlp_inst_m2_weight_arr_112_q0[272:270]}};

assign tmp_436_fu_5289_p4 = {{mlp_inst_m2_weight_arr_112_q0[275:273]}};

assign tmp_440_fu_5347_p4 = {{mlp_inst_m2_weight_arr_112_q0[287:285]}};

assign tmp_441_fu_5375_p4 = {{mlp_inst_m2_weight_arr_112_q0[290:288]}};

assign tmp_442_fu_5403_p4 = {{mlp_inst_m2_weight_arr_112_q0[293:291]}};

assign tmp_444_fu_5441_p4 = {{mlp_inst_m2_weight_arr_112_q0[299:297]}};

assign tmp_445_fu_5469_p4 = {{mlp_inst_m2_weight_arr_112_q0[302:300]}};

assign tmp_447_fu_5507_p4 = {{mlp_inst_m2_weight_arr_112_q0[308:306]}};

assign tmp_448_fu_5535_p4 = {{mlp_inst_m2_weight_arr_112_q0[311:309]}};

assign tmp_449_fu_5563_p4 = {{mlp_inst_m2_weight_arr_112_q0[314:312]}};

assign tmp_450_fu_5591_p4 = {{mlp_inst_m2_weight_arr_112_q0[317:315]}};

assign tmp_451_fu_5619_p4 = {{mlp_inst_m2_weight_arr_112_q0[320:318]}};

assign tmp_452_fu_5647_p4 = {{mlp_inst_m2_weight_arr_112_q0[323:321]}};

assign tmp_453_fu_5675_p4 = {{mlp_inst_m2_weight_arr_112_q0[326:324]}};

assign tmp_454_fu_5703_p4 = {{mlp_inst_m2_weight_arr_112_q0[329:327]}};

assign tmp_455_fu_5731_p4 = {{mlp_inst_m2_weight_arr_112_q0[332:330]}};

assign tmp_457_fu_5769_p4 = {{mlp_inst_m2_weight_arr_112_q0[338:336]}};

assign tmp_458_fu_5797_p4 = {{mlp_inst_m2_weight_arr_112_q0[341:339]}};

assign tmp_459_fu_5825_p4 = {{mlp_inst_m2_weight_arr_112_q0[344:342]}};

assign tmp_460_fu_5853_p4 = {{mlp_inst_m2_weight_arr_112_q0[347:345]}};

assign tmp_464_fu_5911_p4 = {{mlp_inst_m2_weight_arr_112_q0[359:357]}};

assign tmp_465_fu_5939_p4 = {{mlp_inst_m2_weight_arr_112_q0[362:360]}};

assign tmp_466_fu_5967_p4 = {{mlp_inst_m2_weight_arr_112_q0[365:363]}};

assign tmp_468_fu_6005_p4 = {{mlp_inst_m2_weight_arr_112_q0[371:369]}};

assign tmp_469_fu_6033_p4 = {{mlp_inst_m2_weight_arr_112_q0[374:372]}};

assign tmp_471_fu_6071_p4 = {{mlp_inst_m2_weight_arr_112_q0[380:378]}};

assign tmp_472_fu_6099_p4 = {{mlp_inst_m2_weight_arr_112_q0[383:381]}};

assign tmp_473_fu_6127_p4 = {{mlp_inst_m2_weight_arr_112_q0[386:384]}};

assign tmp_474_fu_6155_p4 = {{mlp_inst_m2_weight_arr_112_q0[389:387]}};

assign tmp_475_fu_6183_p4 = {{mlp_inst_m2_weight_arr_112_q0[392:390]}};

assign tmp_476_fu_6211_p4 = {{mlp_inst_m2_weight_arr_112_q0[395:393]}};

assign tmp_477_fu_6239_p4 = {{mlp_inst_m2_weight_arr_112_q0[398:396]}};

assign tmp_478_fu_6267_p4 = {{mlp_inst_m2_weight_arr_112_q0[401:399]}};

assign tmp_479_fu_6295_p4 = {{mlp_inst_m2_weight_arr_112_q0[404:402]}};

assign tmp_481_fu_6333_p4 = {{mlp_inst_m2_weight_arr_112_q0[410:408]}};

assign tmp_482_fu_6361_p4 = {{mlp_inst_m2_weight_arr_112_q0[413:411]}};

assign tmp_483_fu_6389_p4 = {{mlp_inst_m2_weight_arr_112_q0[416:414]}};

assign tmp_484_fu_6417_p4 = {{mlp_inst_m2_weight_arr_112_q0[419:417]}};

assign tmp_488_fu_6475_p4 = {{mlp_inst_m2_weight_arr_112_q0[431:429]}};

assign tmp_489_fu_6503_p4 = {{mlp_inst_m2_weight_arr_112_q0[434:432]}};

assign tmp_490_fu_6531_p4 = {{mlp_inst_m2_weight_arr_112_q0[437:435]}};

assign tmp_492_fu_6569_p4 = {{mlp_inst_m2_weight_arr_112_q0[443:441]}};

assign tmp_493_fu_6597_p4 = {{mlp_inst_m2_weight_arr_112_q0[446:444]}};

assign tmp_495_fu_6635_p4 = {{mlp_inst_m2_weight_arr_112_q0[452:450]}};

assign tmp_496_fu_6663_p4 = {{mlp_inst_m2_weight_arr_112_q0[455:453]}};

assign tmp_497_fu_6691_p4 = {{mlp_inst_m2_weight_arr_112_q0[458:456]}};

assign tmp_498_fu_6719_p4 = {{mlp_inst_m2_weight_arr_112_q0[461:459]}};

assign tmp_499_fu_6747_p4 = {{mlp_inst_m2_weight_arr_112_q0[464:462]}};

assign tmp_500_fu_6775_p4 = {{mlp_inst_m2_weight_arr_112_q0[467:465]}};

assign tmp_501_fu_6803_p4 = {{mlp_inst_m2_weight_arr_112_q0[470:468]}};

assign tmp_502_fu_6831_p4 = {{mlp_inst_m2_weight_arr_112_q0[473:471]}};

assign tmp_503_fu_6859_p4 = {{mlp_inst_m2_weight_arr_112_q0[476:474]}};

assign tmp_505_fu_6897_p4 = {{mlp_inst_m2_weight_arr_112_q0[482:480]}};

assign tmp_506_fu_6925_p4 = {{mlp_inst_m2_weight_arr_112_q0[485:483]}};

assign tmp_507_fu_6953_p4 = {{mlp_inst_m2_weight_arr_112_q0[488:486]}};

assign tmp_508_fu_6981_p4 = {{mlp_inst_m2_weight_arr_112_q0[491:489]}};

assign tmp_512_fu_7039_p4 = {{mlp_inst_m2_weight_arr_112_q0[503:501]}};

assign tmp_513_fu_7067_p4 = {{mlp_inst_m2_weight_arr_112_q0[506:504]}};

assign tmp_514_fu_7095_p4 = {{mlp_inst_m2_weight_arr_112_q0[509:507]}};

assign tmp_516_fu_7133_p4 = {{mlp_inst_m2_weight_arr_112_q0[515:513]}};

assign tmp_517_fu_7161_p4 = {{mlp_inst_m2_weight_arr_112_q0[518:516]}};

assign tmp_519_fu_7199_p4 = {{mlp_inst_m2_weight_arr_112_q0[524:522]}};

assign tmp_520_fu_7227_p4 = {{mlp_inst_m2_weight_arr_112_q0[527:525]}};

assign tmp_521_fu_7255_p4 = {{mlp_inst_m2_weight_arr_112_q0[530:528]}};

assign tmp_522_fu_7283_p4 = {{mlp_inst_m2_weight_arr_112_q0[533:531]}};

assign tmp_523_fu_7311_p4 = {{mlp_inst_m2_weight_arr_112_q0[536:534]}};

assign tmp_524_fu_7339_p4 = {{mlp_inst_m2_weight_arr_112_q0[539:537]}};

assign tmp_525_fu_7367_p4 = {{mlp_inst_m2_weight_arr_112_q0[542:540]}};

assign tmp_526_fu_7395_p4 = {{mlp_inst_m2_weight_arr_112_q0[545:543]}};

assign tmp_527_fu_7423_p4 = {{mlp_inst_m2_weight_arr_112_q0[548:546]}};

assign tmp_529_fu_7461_p4 = {{mlp_inst_m2_weight_arr_112_q0[554:552]}};

assign tmp_530_fu_7489_p4 = {{mlp_inst_m2_weight_arr_112_q0[557:555]}};

assign tmp_531_fu_7517_p4 = {{mlp_inst_m2_weight_arr_112_q0[560:558]}};

assign tmp_532_fu_7545_p4 = {{mlp_inst_m2_weight_arr_112_q0[563:561]}};

assign tmp_536_fu_7603_p4 = {{mlp_inst_m2_weight_arr_112_q0[575:573]}};

assign tmp_537_fu_7631_p4 = {{mlp_inst_m2_weight_arr_112_q0[578:576]}};

assign tmp_538_fu_7659_p4 = {{mlp_inst_m2_weight_arr_112_q0[581:579]}};

assign tmp_540_fu_7697_p4 = {{mlp_inst_m2_weight_arr_112_q0[587:585]}};

assign tmp_541_fu_7725_p4 = {{mlp_inst_m2_weight_arr_112_q0[590:588]}};

assign tmp_543_fu_7763_p4 = {{mlp_inst_m2_weight_arr_112_q0[596:594]}};

assign tmp_544_fu_7791_p4 = {{mlp_inst_m2_weight_arr_112_q0[599:597]}};

assign tmp_545_fu_7819_p4 = {{mlp_inst_m2_weight_arr_112_q0[602:600]}};

assign tmp_546_fu_7847_p4 = {{mlp_inst_m2_weight_arr_112_q0[605:603]}};

assign tmp_547_fu_7875_p4 = {{mlp_inst_m2_weight_arr_112_q0[608:606]}};

assign tmp_548_fu_7903_p4 = {{mlp_inst_m2_weight_arr_112_q0[611:609]}};

assign tmp_549_fu_7931_p4 = {{mlp_inst_m2_weight_arr_112_q0[614:612]}};

assign tmp_550_fu_7959_p4 = {{mlp_inst_m2_weight_arr_112_q0[617:615]}};

assign tmp_551_fu_7987_p4 = {{mlp_inst_m2_weight_arr_112_q0[620:618]}};

assign tmp_553_fu_8025_p4 = {{mlp_inst_m2_weight_arr_112_q0[626:624]}};

assign tmp_554_fu_8053_p4 = {{mlp_inst_m2_weight_arr_112_q0[629:627]}};

assign tmp_555_fu_8081_p4 = {{mlp_inst_m2_weight_arr_112_q0[632:630]}};

assign tmp_556_fu_8109_p4 = {{mlp_inst_m2_weight_arr_112_q0[635:633]}};

assign tmp_560_fu_8167_p4 = {{mlp_inst_m2_weight_arr_112_q0[647:645]}};

assign tmp_561_fu_8195_p4 = {{mlp_inst_m2_weight_arr_112_q0[650:648]}};

assign tmp_562_fu_8223_p4 = {{mlp_inst_m2_weight_arr_112_q0[653:651]}};

assign tmp_564_fu_8261_p4 = {{mlp_inst_m2_weight_arr_112_q0[659:657]}};

assign tmp_565_fu_8289_p4 = {{mlp_inst_m2_weight_arr_112_q0[662:660]}};

assign tmp_567_fu_8327_p4 = {{mlp_inst_m2_weight_arr_112_q0[668:666]}};

assign tmp_568_fu_8355_p4 = {{mlp_inst_m2_weight_arr_112_q0[671:669]}};

assign tmp_569_fu_8383_p4 = {{mlp_inst_m2_weight_arr_112_q0[674:672]}};

assign tmp_570_fu_8411_p4 = {{mlp_inst_m2_weight_arr_112_q0[677:675]}};

assign tmp_571_fu_8439_p4 = {{mlp_inst_m2_weight_arr_112_q0[680:678]}};

assign tmp_572_fu_8467_p4 = {{mlp_inst_m2_weight_arr_112_q0[683:681]}};

assign tmp_573_fu_8495_p4 = {{mlp_inst_m2_weight_arr_112_q0[686:684]}};

assign tmp_574_fu_8523_p4 = {{mlp_inst_m2_weight_arr_112_q0[689:687]}};

assign tmp_575_fu_8551_p4 = {{mlp_inst_m2_weight_arr_112_q0[692:690]}};

assign tmp_577_fu_8589_p4 = {{mlp_inst_m2_weight_arr_112_q0[698:696]}};

assign tmp_578_fu_8617_p4 = {{mlp_inst_m2_weight_arr_112_q0[701:699]}};

assign tmp_579_fu_8645_p4 = {{mlp_inst_m2_weight_arr_112_q0[704:702]}};

assign tmp_580_fu_8673_p4 = {{mlp_inst_m2_weight_arr_112_q0[707:705]}};

assign tmp_584_fu_8731_p4 = {{mlp_inst_m2_weight_arr_112_q0[719:717]}};

assign tmp_585_fu_8759_p4 = {{mlp_inst_m2_weight_arr_112_q0[722:720]}};

assign tmp_586_fu_8787_p4 = {{mlp_inst_m2_weight_arr_112_q0[725:723]}};

assign tmp_588_fu_8825_p4 = {{mlp_inst_m2_weight_arr_112_q0[731:729]}};

assign tmp_589_fu_8853_p4 = {{mlp_inst_m2_weight_arr_112_q0[734:732]}};

assign tmp_591_fu_8891_p4 = {{mlp_inst_m2_weight_arr_112_q0[740:738]}};

assign tmp_592_fu_8919_p4 = {{mlp_inst_m2_weight_arr_112_q0[743:741]}};

assign tmp_593_fu_8947_p4 = {{mlp_inst_m2_weight_arr_112_q0[746:744]}};

assign tmp_594_fu_8975_p4 = {{mlp_inst_m2_weight_arr_112_q0[749:747]}};

assign tmp_595_fu_9003_p4 = {{mlp_inst_m2_weight_arr_112_q0[752:750]}};

assign tmp_596_fu_9031_p4 = {{mlp_inst_m2_weight_arr_112_q0[755:753]}};

assign tmp_598_fu_9069_p4 = {{mlp_inst_m2_weight_arr_112_q0[761:759]}};

assign tmp_599_fu_9097_p4 = {{mlp_inst_m2_weight_arr_112_q0[764:762]}};

assign tmp_601_fu_9135_p4 = {{mlp_inst_m2_weight_arr_112_q0[770:768]}};

assign tmp_602_fu_9163_p4 = {{mlp_inst_m2_weight_arr_112_q0[773:771]}};

assign tmp_604_fu_9201_p4 = {{mlp_inst_m2_weight_arr_112_q0[779:777]}};

assign tmp_608_fu_9259_p4 = {{mlp_inst_m2_weight_arr_112_q0[791:789]}};

assign tmp_609_fu_9287_p4 = {{mlp_inst_m2_weight_arr_112_q0[794:792]}};

assign tmp_610_fu_9315_p4 = {{mlp_inst_m2_weight_arr_112_q0[797:795]}};

assign tmp_612_fu_9353_p4 = {{mlp_inst_m2_weight_arr_112_q0[803:801]}};

assign tmp_613_fu_9381_p4 = {{mlp_inst_m2_weight_arr_112_q0[806:804]}};

assign tmp_615_fu_9419_p4 = {{mlp_inst_m2_weight_arr_112_q0[812:810]}};

assign tmp_616_fu_9447_p4 = {{mlp_inst_m2_weight_arr_112_q0[815:813]}};

assign tmp_617_fu_9475_p4 = {{mlp_inst_m2_weight_arr_112_q0[818:816]}};

assign tmp_618_fu_9503_p4 = {{mlp_inst_m2_weight_arr_112_q0[821:819]}};

assign tmp_619_fu_9531_p4 = {{mlp_inst_m2_weight_arr_112_q0[824:822]}};

assign tmp_620_fu_9559_p4 = {{mlp_inst_m2_weight_arr_112_q0[827:825]}};

assign tmp_622_fu_9597_p4 = {{mlp_inst_m2_weight_arr_112_q0[833:831]}};

assign tmp_623_fu_9625_p4 = {{mlp_inst_m2_weight_arr_112_q0[836:834]}};

assign tmp_625_fu_9663_p4 = {{mlp_inst_m2_weight_arr_112_q0[842:840]}};

assign tmp_626_fu_9691_p4 = {{mlp_inst_m2_weight_arr_112_q0[845:843]}};

assign tmp_628_fu_9729_p4 = {{mlp_inst_m2_weight_arr_112_q0[851:849]}};

assign tmp_632_fu_9787_p4 = {{mlp_inst_m2_weight_arr_112_q0[863:861]}};

assign trunc_ln121_fu_2740_p1 = select_ln121_3_fu_2732_p3[3:0];

assign trunc_ln131_fu_12807_p1 = mlp_inst_m2_bias_arr_113_q0[12:0];

assign trunc_ln137_fu_2819_p1 = cache_window_sm_dout[2:0];

assign trunc_ln151_fu_2837_p1 = mlp_inst_m2_weight_arr_112_q0[2:0];

assign xor_ln120_fu_2696_p2 = (icmp_ln121_reg_23495 ^ 1'd1);

assign zext_ln121_fu_2809_p1 = select_ln121_3_reg_23509_pp0_iter2_reg;

assign zext_ln137_fu_2833_p1 = lshr_ln_fu_2823_p4;

assign zext_ln151_10_fu_3203_p1 = tmp_308_fu_3193_p4;

assign zext_ln151_11_fu_3245_p1 = tmp_309_fu_3235_p4;

assign zext_ln151_12_fu_3287_p1 = tmp_310_fu_3277_p4;

assign zext_ln151_13_fu_3329_p1 = tmp_311_fu_3319_p4;

assign zext_ln151_14_fu_3371_p1 = tmp_312_fu_3361_p4;

assign zext_ln151_15_fu_13008_p1 = tmp_313_reg_23665;

assign zext_ln151_16_fu_3433_p1 = tmp_314_fu_3423_p4;

assign zext_ln151_17_fu_3475_p1 = tmp_315_fu_3465_p4;

assign zext_ln151_18_fu_3517_p1 = tmp_316_fu_3507_p4;

assign zext_ln151_19_fu_3559_p1 = tmp_317_fu_3549_p4;

assign zext_ln151_20_fu_13044_p1 = tmp_318_reg_23709;

assign zext_ln151_21_fu_13068_p1 = tmp_319_reg_23719;

assign zext_ln151_22_fu_13092_p1 = tmp_320_reg_23729;

assign zext_ln151_23_fu_3661_p1 = tmp_321_fu_3651_p4;

assign zext_ln151_24_fu_9825_p1 = tmp_322_fu_9815_p4;

assign zext_ln151_25_fu_9853_p1 = tmp_323_fu_9843_p4;

assign zext_ln151_26_fu_16845_p1 = tmp_324_reg_25177;

assign zext_ln151_27_fu_9891_p1 = tmp_325_fu_9881_p4;

assign zext_ln151_28_fu_9919_p1 = tmp_326_fu_9909_p4;

assign zext_ln151_29_fu_16872_p1 = tmp_327_reg_25192;

assign zext_ln151_2_fu_12927_p1 = tmp_300_reg_23576;

assign zext_ln151_30_fu_9957_p1 = tmp_328_fu_9947_p4;

assign zext_ln151_31_fu_9985_p1 = tmp_329_fu_9975_p4;

assign zext_ln151_32_fu_10013_p1 = tmp_330_fu_10003_p4;

assign zext_ln151_33_fu_10041_p1 = tmp_331_fu_10031_p4;

assign zext_ln151_34_fu_10069_p1 = tmp_332_fu_10059_p4;

assign zext_ln151_35_fu_10097_p1 = tmp_333_fu_10087_p4;

assign zext_ln151_36_fu_16911_p1 = tmp_334_reg_25227;

assign zext_ln151_37_fu_10135_p1 = tmp_335_fu_10125_p4;

assign zext_ln151_38_fu_10163_p1 = tmp_336_fu_10153_p4;

assign zext_ln151_39_fu_16936_p1 = tmp_337_reg_25242;

assign zext_ln151_3_fu_2931_p1 = tmp_301_fu_2921_p4;

assign zext_ln151_40_fu_10201_p1 = tmp_338_fu_10191_p4;

assign zext_ln151_41_fu_10229_p1 = tmp_339_fu_10219_p4;

assign zext_ln151_42_fu_16963_p1 = tmp_340_reg_25257;

assign zext_ln151_43_fu_10267_p1 = tmp_341_fu_10257_p4;

assign zext_ln151_44_fu_16985_p1 = tmp_342_reg_25267;

assign zext_ln151_45_fu_17006_p1 = tmp_343_reg_25272;

assign zext_ln151_46_fu_17027_p1 = tmp_344_reg_25277;

assign zext_ln151_47_fu_10325_p1 = tmp_345_fu_10315_p4;

assign zext_ln151_48_fu_2781_p1 = select_ln121_reg_23502;

assign zext_ln151_49_fu_2790_p1 = add_ln151_fu_2784_p2;

assign zext_ln151_4_fu_2973_p1 = tmp_302_fu_2963_p4;

assign zext_ln151_5_fu_12957_p1 = tmp_303_reg_23596;

assign zext_ln151_6_fu_3035_p1 = tmp_304_fu_3025_p4;

assign zext_ln151_7_fu_3077_p1 = tmp_305_fu_3067_p4;

assign zext_ln151_8_fu_3119_p1 = tmp_306_fu_3109_p4;

assign zext_ln151_9_fu_3161_p1 = tmp_307_fu_3151_p4;

assign zext_ln151_fu_2841_p1 = trunc_ln137_fu_2819_p1;

always @ (posedge ap_clk) begin
    zext_ln151_12_reg_23631[5:3] <= 3'b000;
    zext_ln151_18_reg_23680[5:3] <= 3'b000;
end

endmodule //MLP0_matmul_step2_mac
// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module MLP0_matmul_step2_mac_1 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        cache_window_sm_dout,
        cache_window_sm_num_data_valid,
        cache_window_sm_fifo_cap,
        cache_window_sm_empty_n,
        cache_window_sm_read,
        mac_sm_din,
        mac_sm_num_data_valid,
        mac_sm_fifo_cap,
        mac_sm_full_n,
        mac_sm_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [71:0] cache_window_sm_dout;
input  [2:0] cache_window_sm_num_data_valid;
input  [2:0] cache_window_sm_fifo_cap;
input   cache_window_sm_empty_n;
output   cache_window_sm_read;
output  [527:0] mac_sm_din;
input  [2:0] mac_sm_num_data_valid;
input  [2:0] mac_sm_fifo_cap;
input   mac_sm_full_n;
output   mac_sm_write;
output   start_out;
output   start_write;

reg ap_idle;
reg cache_window_sm_read;
reg mac_sm_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter2;
reg   [0:0] icmp_ln161_reg_24003;
reg   [0:0] icmp_ln161_reg_24003_pp0_iter4_reg;
reg    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln120_fu_2737_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [4:0] mlp_inst_m1_bias_arr_111_address0;
reg    mlp_inst_m1_bias_arr_111_ce0;
wire   [260:0] mlp_inst_m1_bias_arr_111_q0;
wire   [8:0] mlp_inst_m1_weight_arr_110_address0;
reg    mlp_inst_m1_weight_arr_110_ce0;
wire   [863:0] mlp_inst_m1_weight_arr_110_q0;
reg    cache_window_sm_blk_n;
wire    ap_block_pp0_stage0;
reg    mac_sm_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln121_fu_2743_p2;
reg   [0:0] icmp_ln121_reg_23797;
wire   [4:0] select_ln121_fu_2834_p3;
reg   [4:0] select_ln121_reg_23804;
wire   [5:0] select_ln121_1_fu_2842_p3;
reg   [5:0] select_ln121_1_reg_23811;
wire   [4:0] trunc_ln121_fu_2850_p1;
reg   [4:0] trunc_ln121_reg_23816;
wire   [0:0] icmp_ln126_fu_2913_p2;
reg   [0:0] icmp_ln126_reg_23831;
reg   [0:0] icmp_ln126_reg_23831_pp0_iter3_reg;
wire   [2:0] trunc_ln137_fu_2920_p1;
reg   [2:0] trunc_ln137_reg_23883;
reg   [2:0] trunc_ln137_s_reg_23888;
reg   [2:0] trunc_ln137_1_reg_23893;
reg   [2:0] trunc_ln137_2_reg_23898;
reg   [2:0] trunc_ln137_3_reg_23903;
reg   [2:0] trunc_ln137_4_reg_23908;
reg   [2:0] trunc_ln137_5_reg_23913;
reg   [2:0] trunc_ln137_6_reg_23918;
reg   [2:0] trunc_ln137_7_reg_23923;
reg   [2:0] trunc_ln137_8_reg_23928;
reg   [2:0] trunc_ln137_9_reg_23933;
reg   [2:0] trunc_ln137_10_reg_23938;
reg   [2:0] trunc_ln137_11_reg_23943;
reg   [2:0] trunc_ln137_12_reg_23948;
reg   [2:0] trunc_ln137_13_reg_23953;
reg   [2:0] trunc_ln137_14_reg_23958;
reg   [2:0] trunc_ln137_15_reg_23963;
reg   [2:0] trunc_ln137_16_reg_23968;
reg   [2:0] trunc_ln137_17_reg_23973;
reg   [2:0] trunc_ln137_18_reg_23978;
reg   [2:0] trunc_ln137_19_reg_23983;
reg   [2:0] trunc_ln137_20_reg_23988;
reg   [2:0] trunc_ln137_21_reg_23993;
reg   [2:0] trunc_ln137_22_reg_23998;
wire   [0:0] icmp_ln161_fu_3158_p2;
reg   [0:0] icmp_ln161_reg_24003_pp0_iter3_reg;
wire   [10:0] trunc_ln131_fu_3163_p1;
reg   [10:0] trunc_ln131_reg_24007;
reg   [10:0] tmp_s_reg_24013;
reg   [10:0] tmp_2_reg_24019;
reg   [10:0] tmp_3_reg_24025;
reg   [10:0] tmp_4_reg_24031;
reg   [10:0] tmp_5_reg_24037;
reg   [10:0] tmp_6_reg_24043;
reg   [10:0] tmp_7_reg_24049;
reg   [10:0] tmp_8_reg_24055;
reg   [10:0] tmp_9_reg_24061;
reg   [10:0] tmp_10_reg_24067;
reg   [10:0] tmp_11_reg_24073;
reg   [10:0] tmp_12_reg_24079;
reg   [10:0] tmp_13_reg_24085;
reg   [10:0] tmp_14_reg_24091;
reg   [10:0] tmp_15_reg_24097;
reg   [10:0] tmp_16_reg_24103;
reg   [10:0] tmp_17_reg_24109;
reg   [10:0] tmp_18_reg_24115;
reg   [10:0] tmp_19_reg_24121;
reg   [10:0] tmp_20_reg_24127;
reg   [10:0] tmp_21_reg_24133;
reg   [10:0] tmp_22_reg_24139;
reg   [7:0] tmp_23_reg_24145;
wire   [6:0] add_ln153_fu_3811_p2;
reg   [6:0] add_ln153_reg_24150;
wire   [6:0] add_ln153_3_fu_3823_p2;
reg   [6:0] add_ln153_3_reg_24155;
wire   [6:0] add_ln153_6_fu_3835_p2;
reg   [6:0] add_ln153_6_reg_24160;
wire   [6:0] add_ln153_7_fu_3841_p2;
reg   [6:0] add_ln153_7_reg_24165;
wire   [6:0] add_ln153_8_fu_3847_p2;
reg   [6:0] add_ln153_8_reg_24170;
wire   [6:0] add_ln153_12_fu_4237_p2;
reg   [6:0] add_ln153_12_reg_24175;
wire   [6:0] add_ln153_15_fu_4249_p2;
reg   [6:0] add_ln153_15_reg_24180;
wire   [6:0] add_ln153_18_fu_4261_p2;
reg   [6:0] add_ln153_18_reg_24185;
wire   [6:0] add_ln153_19_fu_4267_p2;
reg   [6:0] add_ln153_19_reg_24190;
wire   [6:0] add_ln153_20_fu_4273_p2;
reg   [6:0] add_ln153_20_reg_24195;
wire   [6:0] add_ln153_24_fu_4663_p2;
reg   [6:0] add_ln153_24_reg_24200;
wire   [6:0] add_ln153_27_fu_4675_p2;
reg   [6:0] add_ln153_27_reg_24205;
wire   [6:0] add_ln153_30_fu_4687_p2;
reg   [6:0] add_ln153_30_reg_24210;
wire   [6:0] add_ln153_31_fu_4693_p2;
reg   [6:0] add_ln153_31_reg_24215;
wire   [6:0] add_ln153_32_fu_4699_p2;
reg   [6:0] add_ln153_32_reg_24220;
wire   [6:0] add_ln153_36_fu_5089_p2;
reg   [6:0] add_ln153_36_reg_24225;
wire   [6:0] add_ln153_39_fu_5101_p2;
reg   [6:0] add_ln153_39_reg_24230;
wire   [6:0] add_ln153_42_fu_5113_p2;
reg   [6:0] add_ln153_42_reg_24235;
wire   [6:0] add_ln153_43_fu_5119_p2;
reg   [6:0] add_ln153_43_reg_24240;
wire   [6:0] add_ln153_44_fu_5125_p2;
reg   [6:0] add_ln153_44_reg_24245;
wire   [6:0] add_ln153_48_fu_5515_p2;
reg   [6:0] add_ln153_48_reg_24250;
wire   [6:0] add_ln153_51_fu_5527_p2;
reg   [6:0] add_ln153_51_reg_24255;
wire   [6:0] add_ln153_54_fu_5539_p2;
reg   [6:0] add_ln153_54_reg_24260;
wire   [6:0] add_ln153_55_fu_5545_p2;
reg   [6:0] add_ln153_55_reg_24265;
wire   [6:0] add_ln153_56_fu_5551_p2;
reg   [6:0] add_ln153_56_reg_24270;
wire   [6:0] add_ln153_60_fu_5941_p2;
reg   [6:0] add_ln153_60_reg_24275;
wire   [6:0] add_ln153_63_fu_5953_p2;
reg   [6:0] add_ln153_63_reg_24280;
wire   [6:0] add_ln153_66_fu_5965_p2;
reg   [6:0] add_ln153_66_reg_24285;
wire   [6:0] add_ln153_67_fu_5971_p2;
reg   [6:0] add_ln153_67_reg_24290;
wire   [6:0] add_ln153_68_fu_5977_p2;
reg   [6:0] add_ln153_68_reg_24295;
wire   [6:0] add_ln153_72_fu_6367_p2;
reg   [6:0] add_ln153_72_reg_24300;
wire   [6:0] add_ln153_75_fu_6379_p2;
reg   [6:0] add_ln153_75_reg_24305;
wire   [6:0] add_ln153_78_fu_6391_p2;
reg   [6:0] add_ln153_78_reg_24310;
wire   [6:0] add_ln153_79_fu_6397_p2;
reg   [6:0] add_ln153_79_reg_24315;
wire   [6:0] add_ln153_80_fu_6403_p2;
reg   [6:0] add_ln153_80_reg_24320;
wire   [6:0] add_ln153_84_fu_6793_p2;
reg   [6:0] add_ln153_84_reg_24325;
wire   [6:0] add_ln153_87_fu_6805_p2;
reg   [6:0] add_ln153_87_reg_24330;
wire   [6:0] add_ln153_90_fu_6817_p2;
reg   [6:0] add_ln153_90_reg_24335;
wire   [6:0] add_ln153_91_fu_6823_p2;
reg   [6:0] add_ln153_91_reg_24340;
wire   [6:0] add_ln153_92_fu_6829_p2;
reg   [6:0] add_ln153_92_reg_24345;
wire   [6:0] add_ln153_96_fu_7219_p2;
reg   [6:0] add_ln153_96_reg_24350;
wire   [6:0] add_ln153_99_fu_7231_p2;
reg   [6:0] add_ln153_99_reg_24355;
wire   [6:0] add_ln153_102_fu_7243_p2;
reg   [6:0] add_ln153_102_reg_24360;
wire   [6:0] add_ln153_103_fu_7249_p2;
reg   [6:0] add_ln153_103_reg_24365;
wire   [6:0] add_ln153_104_fu_7255_p2;
reg   [6:0] add_ln153_104_reg_24370;
wire   [6:0] add_ln153_108_fu_7645_p2;
reg   [6:0] add_ln153_108_reg_24375;
wire   [6:0] add_ln153_111_fu_7657_p2;
reg   [6:0] add_ln153_111_reg_24380;
wire   [6:0] add_ln153_114_fu_7669_p2;
reg   [6:0] add_ln153_114_reg_24385;
wire   [6:0] add_ln153_115_fu_7675_p2;
reg   [6:0] add_ln153_115_reg_24390;
wire   [6:0] add_ln153_116_fu_7681_p2;
reg   [6:0] add_ln153_116_reg_24395;
wire  signed [5:0] mul_res_125_fu_7869_p2;
reg  signed [5:0] mul_res_125_reg_24400;
wire  signed [5:0] mul_res_127_fu_7929_p2;
reg  signed [5:0] mul_res_127_reg_24405;
wire  signed [5:0] mul_res_128_fu_7957_p2;
reg  signed [5:0] mul_res_128_reg_24410;
wire   [6:0] add_ln153_120_fu_8059_p2;
reg   [6:0] add_ln153_120_reg_24415;
wire   [6:0] add_ln153_126_fu_8071_p2;
reg   [6:0] add_ln153_126_reg_24420;
wire   [6:0] add_ln153_127_fu_8077_p2;
reg   [6:0] add_ln153_127_reg_24425;
wire   [6:0] add_ln153_128_fu_8083_p2;
reg   [6:0] add_ln153_128_reg_24430;
wire  signed [5:0] mul_res_137_fu_8271_p2;
reg  signed [5:0] mul_res_137_reg_24435;
wire  signed [5:0] mul_res_139_fu_8331_p2;
reg  signed [5:0] mul_res_139_reg_24440;
wire  signed [5:0] mul_res_140_fu_8359_p2;
reg  signed [5:0] mul_res_140_reg_24445;
wire   [6:0] add_ln153_132_fu_8461_p2;
reg   [6:0] add_ln153_132_reg_24450;
wire   [6:0] add_ln153_138_fu_8473_p2;
reg   [6:0] add_ln153_138_reg_24455;
wire   [6:0] add_ln153_139_fu_8479_p2;
reg   [6:0] add_ln153_139_reg_24460;
wire   [6:0] add_ln153_140_fu_8485_p2;
reg   [6:0] add_ln153_140_reg_24465;
wire  signed [5:0] mul_res_149_fu_8673_p2;
reg  signed [5:0] mul_res_149_reg_24470;
wire  signed [5:0] mul_res_151_fu_8733_p2;
reg  signed [5:0] mul_res_151_reg_24475;
wire  signed [5:0] mul_res_152_fu_8761_p2;
reg  signed [5:0] mul_res_152_reg_24480;
wire   [6:0] add_ln153_144_fu_8863_p2;
reg   [6:0] add_ln153_144_reg_24485;
wire   [6:0] add_ln153_150_fu_8875_p2;
reg   [6:0] add_ln153_150_reg_24490;
wire   [6:0] add_ln153_151_fu_8881_p2;
reg   [6:0] add_ln153_151_reg_24495;
wire   [6:0] add_ln153_152_fu_8887_p2;
reg   [6:0] add_ln153_152_reg_24500;
wire  signed [5:0] mul_res_161_fu_9075_p2;
reg  signed [5:0] mul_res_161_reg_24505;
wire  signed [5:0] mul_res_163_fu_9135_p2;
reg  signed [5:0] mul_res_163_reg_24510;
wire  signed [5:0] mul_res_164_fu_9163_p2;
reg  signed [5:0] mul_res_164_reg_24515;
wire   [6:0] add_ln153_156_fu_9265_p2;
reg   [6:0] add_ln153_156_reg_24520;
wire   [6:0] add_ln153_162_fu_9277_p2;
reg   [6:0] add_ln153_162_reg_24525;
wire   [6:0] add_ln153_163_fu_9283_p2;
reg   [6:0] add_ln153_163_reg_24530;
wire   [6:0] add_ln153_164_fu_9289_p2;
reg   [6:0] add_ln153_164_reg_24535;
wire  signed [5:0] mul_res_173_fu_9477_p2;
reg  signed [5:0] mul_res_173_reg_24540;
wire  signed [5:0] mul_res_175_fu_9537_p2;
reg  signed [5:0] mul_res_175_reg_24545;
wire  signed [5:0] mul_res_176_fu_9565_p2;
reg  signed [5:0] mul_res_176_reg_24550;
wire   [6:0] add_ln153_168_fu_9667_p2;
reg   [6:0] add_ln153_168_reg_24555;
wire   [6:0] add_ln153_174_fu_9679_p2;
reg   [6:0] add_ln153_174_reg_24560;
wire   [6:0] add_ln153_175_fu_9685_p2;
reg   [6:0] add_ln153_175_reg_24565;
wire   [6:0] add_ln153_176_fu_9691_p2;
reg   [6:0] add_ln153_176_reg_24570;
wire  signed [5:0] mul_res_185_fu_9879_p2;
reg  signed [5:0] mul_res_185_reg_24575;
wire  signed [5:0] mul_res_187_fu_9939_p2;
reg  signed [5:0] mul_res_187_reg_24580;
wire  signed [5:0] mul_res_188_fu_9967_p2;
reg  signed [5:0] mul_res_188_reg_24585;
wire   [6:0] add_ln153_180_fu_10069_p2;
reg   [6:0] add_ln153_180_reg_24590;
wire   [6:0] add_ln153_186_fu_10081_p2;
reg   [6:0] add_ln153_186_reg_24595;
wire   [6:0] add_ln153_187_fu_10087_p2;
reg   [6:0] add_ln153_187_reg_24600;
wire   [6:0] add_ln153_188_fu_10093_p2;
reg   [6:0] add_ln153_188_reg_24605;
wire  signed [5:0] mul_res_197_fu_10281_p2;
reg  signed [5:0] mul_res_197_reg_24610;
wire  signed [5:0] mul_res_199_fu_10341_p2;
reg  signed [5:0] mul_res_199_reg_24615;
wire  signed [5:0] mul_res_200_fu_10369_p2;
reg  signed [5:0] mul_res_200_reg_24620;
wire   [6:0] add_ln153_192_fu_10471_p2;
reg   [6:0] add_ln153_192_reg_24625;
wire   [6:0] add_ln153_198_fu_10483_p2;
reg   [6:0] add_ln153_198_reg_24630;
wire   [6:0] add_ln153_199_fu_10489_p2;
reg   [6:0] add_ln153_199_reg_24635;
wire   [6:0] add_ln153_200_fu_10495_p2;
reg   [6:0] add_ln153_200_reg_24640;
wire  signed [5:0] mul_res_209_fu_10683_p2;
reg  signed [5:0] mul_res_209_reg_24645;
wire  signed [5:0] mul_res_211_fu_10743_p2;
reg  signed [5:0] mul_res_211_reg_24650;
wire  signed [5:0] mul_res_212_fu_10771_p2;
reg  signed [5:0] mul_res_212_reg_24655;
wire   [6:0] add_ln153_204_fu_10873_p2;
reg   [6:0] add_ln153_204_reg_24660;
wire   [6:0] add_ln153_210_fu_10885_p2;
reg   [6:0] add_ln153_210_reg_24665;
wire   [6:0] add_ln153_211_fu_10891_p2;
reg   [6:0] add_ln153_211_reg_24670;
wire   [6:0] add_ln153_212_fu_10897_p2;
reg   [6:0] add_ln153_212_reg_24675;
wire  signed [5:0] mul_res_221_fu_11085_p2;
reg  signed [5:0] mul_res_221_reg_24680;
wire  signed [5:0] mul_res_223_fu_11145_p2;
reg  signed [5:0] mul_res_223_reg_24685;
wire  signed [5:0] mul_res_224_fu_11173_p2;
reg  signed [5:0] mul_res_224_reg_24690;
wire   [6:0] add_ln153_216_fu_11275_p2;
reg   [6:0] add_ln153_216_reg_24695;
wire   [6:0] add_ln153_222_fu_11287_p2;
reg   [6:0] add_ln153_222_reg_24700;
wire   [6:0] add_ln153_223_fu_11293_p2;
reg   [6:0] add_ln153_223_reg_24705;
wire   [6:0] add_ln153_224_fu_11299_p2;
reg   [6:0] add_ln153_224_reg_24710;
wire  signed [5:0] mul_res_233_fu_11487_p2;
reg  signed [5:0] mul_res_233_reg_24715;
wire  signed [5:0] mul_res_235_fu_11547_p2;
reg  signed [5:0] mul_res_235_reg_24720;
wire  signed [5:0] mul_res_236_fu_11575_p2;
reg  signed [5:0] mul_res_236_reg_24725;
wire   [6:0] add_ln153_228_fu_11677_p2;
reg   [6:0] add_ln153_228_reg_24730;
wire   [6:0] add_ln153_234_fu_11689_p2;
reg   [6:0] add_ln153_234_reg_24735;
wire   [6:0] add_ln153_235_fu_11695_p2;
reg   [6:0] add_ln153_235_reg_24740;
wire   [6:0] add_ln153_236_fu_11701_p2;
reg   [6:0] add_ln153_236_reg_24745;
wire  signed [5:0] mul_res_245_fu_11889_p2;
reg  signed [5:0] mul_res_245_reg_24750;
wire  signed [5:0] mul_res_247_fu_11949_p2;
reg  signed [5:0] mul_res_247_reg_24755;
wire  signed [5:0] mul_res_248_fu_11977_p2;
reg  signed [5:0] mul_res_248_reg_24760;
wire   [6:0] add_ln153_240_fu_12079_p2;
reg   [6:0] add_ln153_240_reg_24765;
wire   [6:0] add_ln153_246_fu_12091_p2;
reg   [6:0] add_ln153_246_reg_24770;
wire   [6:0] add_ln153_247_fu_12097_p2;
reg   [6:0] add_ln153_247_reg_24775;
wire   [6:0] add_ln153_248_fu_12103_p2;
reg   [6:0] add_ln153_248_reg_24780;
wire  signed [5:0] mul_res_257_fu_12291_p2;
reg  signed [5:0] mul_res_257_reg_24785;
wire  signed [5:0] mul_res_259_fu_12351_p2;
reg  signed [5:0] mul_res_259_reg_24790;
wire  signed [5:0] mul_res_260_fu_12379_p2;
reg  signed [5:0] mul_res_260_reg_24795;
wire   [6:0] add_ln153_252_fu_12481_p2;
reg   [6:0] add_ln153_252_reg_24800;
wire   [6:0] add_ln153_258_fu_12493_p2;
reg   [6:0] add_ln153_258_reg_24805;
wire   [6:0] add_ln153_259_fu_12499_p2;
reg   [6:0] add_ln153_259_reg_24810;
wire   [6:0] add_ln153_260_fu_12505_p2;
reg   [6:0] add_ln153_260_reg_24815;
wire  signed [5:0] mul_res_269_fu_12693_p2;
reg  signed [5:0] mul_res_269_reg_24820;
wire  signed [5:0] mul_res_271_fu_12753_p2;
reg  signed [5:0] mul_res_271_reg_24825;
wire  signed [5:0] mul_res_272_fu_12781_p2;
reg  signed [5:0] mul_res_272_reg_24830;
wire   [6:0] add_ln153_264_fu_12883_p2;
reg   [6:0] add_ln153_264_reg_24835;
wire   [6:0] add_ln153_270_fu_12895_p2;
reg   [6:0] add_ln153_270_reg_24840;
wire   [6:0] add_ln153_271_fu_12901_p2;
reg   [6:0] add_ln153_271_reg_24845;
wire   [6:0] add_ln153_272_fu_12907_p2;
reg   [6:0] add_ln153_272_reg_24850;
wire  signed [5:0] mul_res_281_fu_13095_p2;
reg  signed [5:0] mul_res_281_reg_24855;
wire  signed [5:0] mul_res_283_fu_13155_p2;
reg  signed [5:0] mul_res_283_reg_24860;
wire  signed [5:0] mul_res_284_fu_13183_p2;
reg  signed [5:0] mul_res_284_reg_24865;
wire   [6:0] add_ln153_276_fu_13285_p2;
reg   [6:0] add_ln153_276_reg_24870;
wire   [6:0] add_ln153_282_fu_13297_p2;
reg   [6:0] add_ln153_282_reg_24875;
wire   [6:0] add_ln153_283_fu_13303_p2;
reg   [6:0] add_ln153_283_reg_24880;
wire   [6:0] add_ln153_284_fu_13309_p2;
reg   [6:0] add_ln153_284_reg_24885;
wire  signed [5:0] mul_res_293_fu_13431_p2;
reg  signed [5:0] mul_res_293_reg_24890;
wire  signed [5:0] mul_res_295_fu_13469_p2;
reg  signed [5:0] mul_res_295_reg_24895;
wire  signed [5:0] mul_res_296_fu_13486_p2;
reg  signed [5:0] mul_res_296_reg_24900;
wire   [6:0] add_ln153_288_fu_13555_p2;
reg   [6:0] add_ln153_288_reg_24905;
wire   [6:0] add_ln153_294_fu_13567_p2;
reg   [6:0] add_ln153_294_reg_24910;
wire   [6:0] add_ln153_295_fu_13573_p2;
reg   [6:0] add_ln153_295_reg_24915;
wire   [6:0] add_ln153_296_fu_13579_p2;
reg   [6:0] add_ln153_296_reg_24920;
wire  signed [5:0] mul_res_305_fu_13683_p2;
reg  signed [5:0] mul_res_305_reg_24925;
wire  signed [5:0] mul_res_307_fu_13715_p2;
reg  signed [5:0] mul_res_307_reg_24930;
wire  signed [5:0] mul_res_308_fu_13729_p2;
reg  signed [5:0] mul_res_308_reg_24935;
wire   [6:0] add_ln153_300_fu_13789_p2;
reg   [6:0] add_ln153_300_reg_24940;
wire   [6:0] add_ln153_306_fu_13801_p2;
reg   [6:0] add_ln153_306_reg_24945;
wire   [6:0] add_ln153_307_fu_13807_p2;
reg   [6:0] add_ln153_307_reg_24950;
wire   [6:0] add_ln153_308_fu_13813_p2;
reg   [6:0] add_ln153_308_reg_24955;
wire  signed [5:0] mul_res_317_fu_13917_p2;
reg  signed [5:0] mul_res_317_reg_24960;
wire  signed [5:0] mul_res_319_fu_13949_p2;
reg  signed [5:0] mul_res_319_reg_24965;
wire  signed [5:0] mul_res_320_fu_13963_p2;
reg  signed [5:0] mul_res_320_reg_24970;
wire   [6:0] add_ln153_312_fu_14023_p2;
reg   [6:0] add_ln153_312_reg_24975;
wire   [6:0] add_ln153_318_fu_14035_p2;
reg   [6:0] add_ln153_318_reg_24980;
wire   [6:0] add_ln153_319_fu_14041_p2;
reg   [6:0] add_ln153_319_reg_24985;
wire   [6:0] add_ln153_320_fu_14047_p2;
reg   [6:0] add_ln153_320_reg_24990;
wire  signed [5:0] mul_res_329_fu_14151_p2;
reg  signed [5:0] mul_res_329_reg_24995;
wire  signed [5:0] mul_res_331_fu_14183_p2;
reg  signed [5:0] mul_res_331_reg_25000;
wire  signed [5:0] mul_res_332_fu_14197_p2;
reg  signed [5:0] mul_res_332_reg_25005;
wire   [6:0] add_ln153_324_fu_14257_p2;
reg   [6:0] add_ln153_324_reg_25010;
wire   [6:0] add_ln153_330_fu_14269_p2;
reg   [6:0] add_ln153_330_reg_25015;
wire   [6:0] add_ln153_331_fu_14275_p2;
reg   [6:0] add_ln153_331_reg_25020;
wire   [6:0] add_ln153_332_fu_14281_p2;
reg   [6:0] add_ln153_332_reg_25025;
wire  signed [5:0] mul_res_341_fu_14385_p2;
reg  signed [5:0] mul_res_341_reg_25030;
wire  signed [5:0] mul_res_343_fu_14417_p2;
reg  signed [5:0] mul_res_343_reg_25035;
wire  signed [5:0] mul_res_344_fu_14431_p2;
reg  signed [5:0] mul_res_344_reg_25040;
wire   [6:0] add_ln153_336_fu_14491_p2;
reg   [6:0] add_ln153_336_reg_25045;
wire   [6:0] add_ln153_342_fu_14503_p2;
reg   [6:0] add_ln153_342_reg_25050;
wire   [6:0] add_ln153_343_fu_14509_p2;
reg   [6:0] add_ln153_343_reg_25055;
wire   [6:0] add_ln153_344_fu_14515_p2;
reg   [6:0] add_ln153_344_reg_25060;
wire  signed [5:0] mul_res_353_fu_14619_p2;
reg  signed [5:0] mul_res_353_reg_25065;
wire  signed [5:0] mul_res_355_fu_14651_p2;
reg  signed [5:0] mul_res_355_reg_25070;
wire  signed [5:0] mul_res_356_fu_14665_p2;
reg  signed [5:0] mul_res_356_reg_25075;
wire   [6:0] add_ln153_348_fu_14725_p2;
reg   [6:0] add_ln153_348_reg_25080;
wire   [6:0] add_ln153_354_fu_14737_p2;
reg   [6:0] add_ln153_354_reg_25085;
wire   [6:0] add_ln153_355_fu_14743_p2;
reg   [6:0] add_ln153_355_reg_25090;
wire   [6:0] add_ln153_356_fu_14749_p2;
reg   [6:0] add_ln153_356_reg_25095;
wire  signed [5:0] mul_res_365_fu_14853_p2;
reg  signed [5:0] mul_res_365_reg_25100;
wire  signed [5:0] mul_res_367_fu_14885_p2;
reg  signed [5:0] mul_res_367_reg_25105;
wire  signed [5:0] mul_res_368_fu_14899_p2;
reg  signed [5:0] mul_res_368_reg_25110;
wire   [6:0] add_ln153_360_fu_14959_p2;
reg   [6:0] add_ln153_360_reg_25115;
wire   [6:0] add_ln153_366_fu_14971_p2;
reg   [6:0] add_ln153_366_reg_25120;
wire   [6:0] add_ln153_367_fu_14977_p2;
reg   [6:0] add_ln153_367_reg_25125;
wire   [6:0] add_ln153_368_fu_14983_p2;
reg   [6:0] add_ln153_368_reg_25130;
wire  signed [5:0] mul_res_377_fu_15087_p2;
reg  signed [5:0] mul_res_377_reg_25135;
wire  signed [5:0] mul_res_379_fu_15119_p2;
reg  signed [5:0] mul_res_379_reg_25140;
wire  signed [5:0] mul_res_380_fu_15133_p2;
reg  signed [5:0] mul_res_380_reg_25145;
wire   [6:0] add_ln153_372_fu_15193_p2;
reg   [6:0] add_ln153_372_reg_25150;
wire   [6:0] add_ln153_378_fu_15205_p2;
reg   [6:0] add_ln153_378_reg_25155;
wire   [6:0] add_ln153_379_fu_15211_p2;
reg   [6:0] add_ln153_379_reg_25160;
wire   [6:0] add_ln153_380_fu_15217_p2;
reg   [6:0] add_ln153_380_reg_25165;
wire  signed [5:0] mul_res_389_fu_15321_p2;
reg  signed [5:0] mul_res_389_reg_25170;
wire  signed [5:0] mul_res_391_fu_15353_p2;
reg  signed [5:0] mul_res_391_reg_25175;
wire  signed [5:0] mul_res_392_fu_15367_p2;
reg  signed [5:0] mul_res_392_reg_25180;
wire   [6:0] add_ln153_384_fu_15427_p2;
reg   [6:0] add_ln153_384_reg_25185;
wire   [6:0] add_ln153_390_fu_15439_p2;
reg   [6:0] add_ln153_390_reg_25190;
wire   [6:0] add_ln153_391_fu_15445_p2;
reg   [6:0] add_ln153_391_reg_25195;
wire   [6:0] add_ln153_392_fu_15451_p2;
reg   [6:0] add_ln153_392_reg_25200;
wire  signed [5:0] mul_res_401_fu_15555_p2;
reg  signed [5:0] mul_res_401_reg_25205;
wire  signed [5:0] mul_res_403_fu_15587_p2;
reg  signed [5:0] mul_res_403_reg_25210;
wire  signed [5:0] mul_res_404_fu_15601_p2;
reg  signed [5:0] mul_res_404_reg_25215;
wire   [6:0] add_ln153_396_fu_15661_p2;
reg   [6:0] add_ln153_396_reg_25220;
wire   [6:0] add_ln153_402_fu_15673_p2;
reg   [6:0] add_ln153_402_reg_25225;
wire   [6:0] add_ln153_403_fu_15679_p2;
reg   [6:0] add_ln153_403_reg_25230;
wire   [6:0] add_ln153_404_fu_15685_p2;
reg   [6:0] add_ln153_404_reg_25235;
wire  signed [5:0] mul_res_413_fu_15789_p2;
reg  signed [5:0] mul_res_413_reg_25240;
wire  signed [5:0] mul_res_415_fu_15821_p2;
reg  signed [5:0] mul_res_415_reg_25245;
wire  signed [5:0] mul_res_416_fu_15835_p2;
reg  signed [5:0] mul_res_416_reg_25250;
wire   [6:0] add_ln153_408_fu_15895_p2;
reg   [6:0] add_ln153_408_reg_25255;
wire   [6:0] add_ln153_414_fu_15907_p2;
reg   [6:0] add_ln153_414_reg_25260;
wire   [6:0] add_ln153_415_fu_15913_p2;
reg   [6:0] add_ln153_415_reg_25265;
wire   [6:0] add_ln153_416_fu_15919_p2;
reg   [6:0] add_ln153_416_reg_25270;
wire  signed [5:0] mul_res_425_fu_16023_p2;
reg  signed [5:0] mul_res_425_reg_25275;
wire  signed [5:0] mul_res_427_fu_16055_p2;
reg  signed [5:0] mul_res_427_reg_25280;
wire  signed [5:0] mul_res_428_fu_16069_p2;
reg  signed [5:0] mul_res_428_reg_25285;
wire   [6:0] add_ln153_420_fu_16129_p2;
reg   [6:0] add_ln153_420_reg_25290;
wire   [6:0] add_ln153_426_fu_16141_p2;
reg   [6:0] add_ln153_426_reg_25295;
wire   [6:0] add_ln153_427_fu_16147_p2;
reg   [6:0] add_ln153_427_reg_25300;
wire   [6:0] add_ln153_428_fu_16153_p2;
reg   [6:0] add_ln153_428_reg_25305;
wire  signed [5:0] mul_res_437_fu_16257_p2;
reg  signed [5:0] mul_res_437_reg_25310;
wire  signed [5:0] mul_res_439_fu_16289_p2;
reg  signed [5:0] mul_res_439_reg_25315;
wire  signed [5:0] mul_res_440_fu_16303_p2;
reg  signed [5:0] mul_res_440_reg_25320;
wire   [6:0] add_ln153_432_fu_16363_p2;
reg   [6:0] add_ln153_432_reg_25325;
wire   [6:0] add_ln153_438_fu_16375_p2;
reg   [6:0] add_ln153_438_reg_25330;
wire   [6:0] add_ln153_439_fu_16381_p2;
reg   [6:0] add_ln153_439_reg_25335;
wire   [6:0] add_ln153_440_fu_16387_p2;
reg   [6:0] add_ln153_440_reg_25340;
wire  signed [5:0] mul_res_449_fu_16491_p2;
reg  signed [5:0] mul_res_449_reg_25345;
wire  signed [5:0] mul_res_451_fu_16523_p2;
reg  signed [5:0] mul_res_451_reg_25350;
wire  signed [5:0] mul_res_452_fu_16537_p2;
reg  signed [5:0] mul_res_452_reg_25355;
wire   [6:0] add_ln153_444_fu_16597_p2;
reg   [6:0] add_ln153_444_reg_25360;
wire   [6:0] add_ln153_450_fu_16609_p2;
reg   [6:0] add_ln153_450_reg_25365;
wire   [6:0] add_ln153_451_fu_16615_p2;
reg   [6:0] add_ln153_451_reg_25370;
wire   [6:0] add_ln153_452_fu_16621_p2;
reg   [6:0] add_ln153_452_reg_25375;
wire  signed [5:0] mul_res_461_fu_16725_p2;
reg  signed [5:0] mul_res_461_reg_25380;
wire  signed [5:0] mul_res_463_fu_16757_p2;
reg  signed [5:0] mul_res_463_reg_25385;
wire  signed [5:0] mul_res_464_fu_16771_p2;
reg  signed [5:0] mul_res_464_reg_25390;
wire   [6:0] add_ln153_456_fu_16831_p2;
reg   [6:0] add_ln153_456_reg_25395;
wire   [6:0] add_ln153_462_fu_16843_p2;
reg   [6:0] add_ln153_462_reg_25400;
wire   [6:0] add_ln153_463_fu_16849_p2;
reg   [6:0] add_ln153_463_reg_25405;
wire   [6:0] add_ln153_464_fu_16855_p2;
reg   [6:0] add_ln153_464_reg_25410;
wire  signed [5:0] mul_res_473_fu_16959_p2;
reg  signed [5:0] mul_res_473_reg_25415;
wire  signed [5:0] mul_res_475_fu_16991_p2;
reg  signed [5:0] mul_res_475_reg_25420;
wire  signed [5:0] mul_res_476_fu_17005_p2;
reg  signed [5:0] mul_res_476_reg_25425;
wire   [6:0] add_ln153_468_fu_17065_p2;
reg   [6:0] add_ln153_468_reg_25430;
wire   [6:0] add_ln153_474_fu_17077_p2;
reg   [6:0] add_ln153_474_reg_25435;
wire   [6:0] add_ln153_475_fu_17083_p2;
reg   [6:0] add_ln153_475_reg_25440;
wire   [6:0] add_ln153_476_fu_17089_p2;
reg   [6:0] add_ln153_476_reg_25445;
wire  signed [5:0] mul_res_485_fu_17193_p2;
reg  signed [5:0] mul_res_485_reg_25450;
wire  signed [5:0] mul_res_487_fu_17225_p2;
reg  signed [5:0] mul_res_487_reg_25455;
wire  signed [5:0] mul_res_488_fu_17239_p2;
reg  signed [5:0] mul_res_488_reg_25460;
wire   [6:0] add_ln153_480_fu_17299_p2;
reg   [6:0] add_ln153_480_reg_25465;
wire   [6:0] add_ln153_486_fu_17311_p2;
reg   [6:0] add_ln153_486_reg_25470;
wire   [6:0] add_ln153_487_fu_17317_p2;
reg   [6:0] add_ln153_487_reg_25475;
wire   [6:0] add_ln153_488_fu_17323_p2;
reg   [6:0] add_ln153_488_reg_25480;
wire  signed [5:0] mul_res_497_fu_17427_p2;
reg  signed [5:0] mul_res_497_reg_25485;
wire  signed [5:0] mul_res_499_fu_17459_p2;
reg  signed [5:0] mul_res_499_reg_25490;
wire  signed [5:0] mul_res_500_fu_17473_p2;
reg  signed [5:0] mul_res_500_reg_25495;
wire   [6:0] add_ln153_492_fu_17533_p2;
reg   [6:0] add_ln153_492_reg_25500;
wire   [6:0] add_ln153_498_fu_17545_p2;
reg   [6:0] add_ln153_498_reg_25505;
wire   [6:0] add_ln153_499_fu_17551_p2;
reg   [6:0] add_ln153_499_reg_25510;
wire   [6:0] add_ln153_500_fu_17557_p2;
reg   [6:0] add_ln153_500_reg_25515;
wire  signed [5:0] mul_res_509_fu_17661_p2;
reg  signed [5:0] mul_res_509_reg_25520;
wire  signed [5:0] mul_res_511_fu_17693_p2;
reg  signed [5:0] mul_res_511_reg_25525;
wire  signed [5:0] mul_res_512_fu_17707_p2;
reg  signed [5:0] mul_res_512_reg_25530;
wire   [6:0] add_ln153_504_fu_17767_p2;
reg   [6:0] add_ln153_504_reg_25535;
wire   [6:0] add_ln153_510_fu_17779_p2;
reg   [6:0] add_ln153_510_reg_25540;
wire   [6:0] add_ln153_511_fu_17785_p2;
reg   [6:0] add_ln153_511_reg_25545;
wire   [6:0] add_ln153_512_fu_17791_p2;
reg   [6:0] add_ln153_512_reg_25550;
wire  signed [5:0] mul_res_521_fu_17895_p2;
reg  signed [5:0] mul_res_521_reg_25555;
wire  signed [5:0] mul_res_523_fu_17927_p2;
reg  signed [5:0] mul_res_523_reg_25560;
wire  signed [5:0] mul_res_524_fu_17941_p2;
reg  signed [5:0] mul_res_524_reg_25565;
wire   [6:0] add_ln153_516_fu_18001_p2;
reg   [6:0] add_ln153_516_reg_25570;
wire   [6:0] add_ln153_522_fu_18013_p2;
reg   [6:0] add_ln153_522_reg_25575;
wire   [6:0] add_ln153_523_fu_18019_p2;
reg   [6:0] add_ln153_523_reg_25580;
wire   [6:0] add_ln153_524_fu_18025_p2;
reg   [6:0] add_ln153_524_reg_25585;
wire  signed [5:0] mul_res_533_fu_18129_p2;
reg  signed [5:0] mul_res_533_reg_25590;
wire  signed [5:0] mul_res_535_fu_18161_p2;
reg  signed [5:0] mul_res_535_reg_25595;
wire  signed [5:0] mul_res_536_fu_18175_p2;
reg  signed [5:0] mul_res_536_reg_25600;
wire   [6:0] add_ln153_528_fu_18235_p2;
reg   [6:0] add_ln153_528_reg_25605;
wire   [6:0] add_ln153_534_fu_18247_p2;
reg   [6:0] add_ln153_534_reg_25610;
wire   [6:0] add_ln153_535_fu_18253_p2;
reg   [6:0] add_ln153_535_reg_25615;
wire   [6:0] add_ln153_536_fu_18259_p2;
reg   [6:0] add_ln153_536_reg_25620;
wire  signed [5:0] mul_res_545_fu_18363_p2;
reg  signed [5:0] mul_res_545_reg_25625;
wire  signed [5:0] mul_res_547_fu_18395_p2;
reg  signed [5:0] mul_res_547_reg_25630;
wire  signed [5:0] mul_res_548_fu_18409_p2;
reg  signed [5:0] mul_res_548_reg_25635;
wire   [6:0] add_ln153_540_fu_18469_p2;
reg   [6:0] add_ln153_540_reg_25640;
wire   [6:0] add_ln153_546_fu_18481_p2;
reg   [6:0] add_ln153_546_reg_25645;
wire   [6:0] add_ln153_547_fu_18487_p2;
reg   [6:0] add_ln153_547_reg_25650;
wire   [6:0] add_ln153_548_fu_18493_p2;
reg   [6:0] add_ln153_548_reg_25655;
wire  signed [5:0] mul_res_557_fu_18597_p2;
reg  signed [5:0] mul_res_557_reg_25660;
wire  signed [5:0] mul_res_559_fu_18629_p2;
reg  signed [5:0] mul_res_559_reg_25665;
wire  signed [5:0] mul_res_560_fu_18643_p2;
reg  signed [5:0] mul_res_560_reg_25670;
wire   [6:0] add_ln153_552_fu_18703_p2;
reg   [6:0] add_ln153_552_reg_25675;
wire   [6:0] add_ln153_558_fu_18715_p2;
reg   [6:0] add_ln153_558_reg_25680;
wire   [6:0] add_ln153_559_fu_18721_p2;
reg   [6:0] add_ln153_559_reg_25685;
wire   [6:0] add_ln153_560_fu_18727_p2;
reg   [6:0] add_ln153_560_reg_25690;
wire  signed [5:0] mul_res_569_fu_18831_p2;
reg  signed [5:0] mul_res_569_reg_25695;
wire  signed [5:0] mul_res_571_fu_18863_p2;
reg  signed [5:0] mul_res_571_reg_25700;
wire  signed [5:0] mul_res_572_fu_18877_p2;
reg  signed [5:0] mul_res_572_reg_25705;
wire   [6:0] add_ln153_564_fu_18937_p2;
reg   [6:0] add_ln153_564_reg_25710;
wire   [6:0] add_ln153_570_fu_18949_p2;
reg   [6:0] add_ln153_570_reg_25715;
wire   [6:0] add_ln153_571_fu_18955_p2;
reg   [6:0] add_ln153_571_reg_25720;
wire   [6:0] add_ln153_572_fu_18961_p2;
reg   [6:0] add_ln153_572_reg_25725;
wire   [10:0] add_ln153_11_fu_19591_p2;
reg   [10:0] add_ln153_11_reg_25730;
wire   [10:0] add_ln153_23_fu_19640_p2;
reg   [10:0] add_ln153_23_reg_25735;
wire   [10:0] add_ln153_35_fu_19689_p2;
reg   [10:0] add_ln153_35_reg_25740;
wire   [10:0] add_ln153_47_fu_19738_p2;
reg   [10:0] add_ln153_47_reg_25745;
wire   [10:0] add_ln153_59_fu_19787_p2;
reg   [10:0] add_ln153_59_reg_25750;
wire   [10:0] add_ln153_71_fu_19836_p2;
reg   [10:0] add_ln153_71_reg_25755;
wire   [10:0] add_ln153_83_fu_19885_p2;
reg   [10:0] add_ln153_83_reg_25760;
wire   [10:0] add_ln153_95_fu_19934_p2;
reg   [10:0] add_ln153_95_reg_25765;
wire   [10:0] add_ln153_107_fu_19983_p2;
reg   [10:0] add_ln153_107_reg_25770;
wire   [10:0] add_ln153_119_fu_20032_p2;
reg   [10:0] add_ln153_119_reg_25775;
wire   [10:0] add_ln153_131_fu_20103_p2;
reg   [10:0] add_ln153_131_reg_25780;
wire   [10:0] add_ln153_143_fu_20174_p2;
reg   [10:0] add_ln153_143_reg_25785;
wire   [10:0] add_ln153_155_fu_20245_p2;
reg   [10:0] add_ln153_155_reg_25790;
wire   [10:0] add_ln153_167_fu_20316_p2;
reg   [10:0] add_ln153_167_reg_25795;
wire   [10:0] add_ln153_179_fu_20387_p2;
reg   [10:0] add_ln153_179_reg_25800;
wire   [10:0] add_ln153_191_fu_20458_p2;
reg   [10:0] add_ln153_191_reg_25805;
wire   [10:0] add_ln153_203_fu_20529_p2;
reg   [10:0] add_ln153_203_reg_25810;
wire   [10:0] add_ln153_215_fu_20600_p2;
reg   [10:0] add_ln153_215_reg_25815;
wire   [10:0] add_ln153_227_fu_20671_p2;
reg   [10:0] add_ln153_227_reg_25820;
wire   [10:0] add_ln153_239_fu_20742_p2;
reg   [10:0] add_ln153_239_reg_25825;
wire   [10:0] add_ln153_251_fu_20813_p2;
reg   [10:0] add_ln153_251_reg_25830;
wire   [10:0] add_ln153_263_fu_20884_p2;
reg   [10:0] add_ln153_263_reg_25835;
wire   [10:0] add_ln153_275_fu_20955_p2;
reg   [10:0] add_ln153_275_reg_25840;
wire   [10:0] add_ln153_287_fu_21026_p2;
reg   [10:0] add_ln153_287_reg_25845;
wire   [10:0] add_ln153_299_fu_21097_p2;
reg   [10:0] add_ln153_299_reg_25850;
wire   [10:0] add_ln153_311_fu_21168_p2;
reg   [10:0] add_ln153_311_reg_25855;
wire   [10:0] add_ln153_323_fu_21239_p2;
reg   [10:0] add_ln153_323_reg_25860;
wire   [10:0] add_ln153_335_fu_21310_p2;
reg   [10:0] add_ln153_335_reg_25865;
wire   [10:0] add_ln153_347_fu_21381_p2;
reg   [10:0] add_ln153_347_reg_25870;
wire   [10:0] add_ln153_359_fu_21452_p2;
reg   [10:0] add_ln153_359_reg_25875;
wire   [10:0] add_ln153_371_fu_21523_p2;
reg   [10:0] add_ln153_371_reg_25880;
wire   [10:0] add_ln153_383_fu_21594_p2;
reg   [10:0] add_ln153_383_reg_25885;
wire   [10:0] add_ln153_395_fu_21665_p2;
reg   [10:0] add_ln153_395_reg_25890;
wire   [10:0] add_ln153_407_fu_21736_p2;
reg   [10:0] add_ln153_407_reg_25895;
wire   [10:0] add_ln153_419_fu_21807_p2;
reg   [10:0] add_ln153_419_reg_25900;
wire   [10:0] add_ln153_431_fu_21878_p2;
reg   [10:0] add_ln153_431_reg_25905;
wire   [10:0] add_ln153_443_fu_21949_p2;
reg   [10:0] add_ln153_443_reg_25910;
wire   [10:0] add_ln153_455_fu_22020_p2;
reg   [10:0] add_ln153_455_reg_25915;
wire   [10:0] add_ln153_467_fu_22091_p2;
reg   [10:0] add_ln153_467_reg_25920;
wire   [10:0] add_ln153_479_fu_22162_p2;
reg   [10:0] add_ln153_479_reg_25925;
wire   [10:0] add_ln153_491_fu_22233_p2;
reg   [10:0] add_ln153_491_reg_25930;
wire   [10:0] add_ln153_503_fu_22304_p2;
reg   [10:0] add_ln153_503_reg_25935;
wire   [10:0] add_ln153_515_fu_22375_p2;
reg   [10:0] add_ln153_515_reg_25940;
wire   [10:0] add_ln153_527_fu_22446_p2;
reg   [10:0] add_ln153_527_reg_25945;
wire   [10:0] add_ln153_539_fu_22517_p2;
reg   [10:0] add_ln153_539_reg_25950;
wire   [10:0] add_ln153_551_fu_22588_p2;
reg   [10:0] add_ln153_551_reg_25955;
wire   [10:0] add_ln153_563_fu_22659_p2;
reg   [10:0] add_ln153_563_reg_25960;
wire   [10:0] add_ln153_575_fu_22730_p2;
reg   [10:0] add_ln153_575_reg_25965;
wire   [63:0] zext_ln121_fu_2884_p1;
wire   [63:0] zext_ln151_1_fu_2908_p1;
reg   [4:0] cit_fu_2424;
wire   [4:0] add_ln122_fu_2854_p2;
wire    ap_loop_init;
reg    ap_loop_init_pp0_iter1_reg;
reg   [4:0] ap_sig_allocacmp_cit_load;
reg   [10:0] p_0_0_0725_fu_2428;
reg   [10:0] p_0_0_0_112727_fu_2432;
reg   [10:0] p_0_0_0_2729_fu_2436;
reg   [10:0] p_0_0_0_3731_fu_2440;
reg   [10:0] p_0_0_0_4733_fu_2444;
reg   [10:0] p_0_0_0_5735_fu_2448;
reg   [10:0] p_0_0_0_6737_fu_2452;
reg   [10:0] p_0_0_0_7739_fu_2456;
reg   [10:0] p_0_0_0_8741_fu_2460;
reg   [10:0] p_0_0_0_9743_fu_2464;
reg   [10:0] p_0_0_0_10745_fu_2468;
reg   [10:0] p_0_0_0_11747_fu_2472;
reg   [10:0] p_0_0_0_12749_fu_2476;
reg   [10:0] p_0_0_0_13751_fu_2480;
reg   [10:0] p_0_0_0_14753_fu_2484;
reg   [10:0] p_0_0_0_15755_fu_2488;
reg   [10:0] p_0_0_0_16757_fu_2492;
reg   [10:0] p_0_0_0_17759_fu_2496;
reg   [10:0] p_0_0_0_18761_fu_2500;
reg   [10:0] p_0_0_0_19763_fu_2504;
reg   [10:0] p_0_0_0_20765_fu_2508;
reg   [10:0] p_0_0_0_21767_fu_2512;
reg   [10:0] p_0_0_0_22769_fu_2516;
reg   [10:0] p_0_0_0_23771_fu_2520;
reg   [10:0] p_0_0_0773_fu_2524;
reg   [10:0] p_0_0_0_112775_fu_2528;
reg   [10:0] p_0_0_0_2777_fu_2532;
reg   [10:0] p_0_0_0_3779_fu_2536;
reg   [10:0] p_0_0_0_4781_fu_2540;
reg   [10:0] p_0_0_0_5783_fu_2544;
reg   [10:0] p_0_0_0_6785_fu_2548;
reg   [10:0] p_0_0_0_7787_fu_2552;
reg   [10:0] p_0_0_0_8789_fu_2556;
reg   [10:0] p_0_0_0_9791_fu_2560;
reg   [10:0] p_0_0_0_10793_fu_2564;
reg   [10:0] p_0_0_0_11795_fu_2568;
reg   [10:0] p_0_0_0_12797_fu_2572;
reg   [10:0] p_0_0_0_13799_fu_2576;
reg   [10:0] p_0_0_0_14801_fu_2580;
reg   [10:0] p_0_0_0_15803_fu_2584;
reg   [10:0] p_0_0_0_16805_fu_2588;
reg   [10:0] p_0_0_0_17807_fu_2592;
reg   [10:0] p_0_0_0_18809_fu_2596;
reg   [10:0] p_0_0_0_19811_fu_2600;
reg   [10:0] p_0_0_0_20813_fu_2604;
reg   [10:0] p_0_0_0_21815_fu_2608;
reg   [10:0] p_0_0_0_22817_fu_2612;
reg   [10:0] p_0_0_0_23819_fu_2616;
reg   [5:0] cot_fu_2620;
reg   [5:0] ap_sig_allocacmp_cot_load;
reg   [10:0] indvar_flatten_fu_2624;
wire   [10:0] select_ln121_2_fu_2755_p3;
reg   [10:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [15:0] indvar_flatten107_fu_2628;
wire   [15:0] add_ln120_fu_2731_p2;
reg   [15:0] ap_sig_allocacmp_indvar_flatten107_load;
reg    ap_block_pp0_stage0_01001;
wire   [10:0] add_ln121_1_fu_2749_p2;
wire   [0:0] icmp_ln122_fu_2811_p2;
wire   [0:0] xor_ln120_fu_2806_p2;
wire   [5:0] select_ln120_fu_2799_p3;
wire   [0:0] and_ln120_fu_2817_p2;
wire   [0:0] or_ln121_fu_2829_p2;
wire   [5:0] add_ln121_fu_2823_p2;
wire   [8:0] tmp_1_fu_2888_p3;
wire   [8:0] zext_ln151_fu_2899_p1;
wire   [8:0] add_ln151_fu_2902_p2;
wire   [2:0] trunc_ln151_fu_3397_p1;
wire  signed [2:0] mul_res_fu_3416_p0;
wire  signed [5:0] sext_ln151_1_fu_3404_p1;
wire  signed [2:0] mul_res_fu_3416_p1;
wire  signed [5:0] sext_ln151_fu_3401_p1;
wire  signed [5:0] mul_res_fu_3416_p2;
wire   [2:0] tmp_24_fu_3426_p4;
wire  signed [2:0] mul_res_1_fu_3451_p0;
wire  signed [5:0] sext_ln151_4_fu_3439_p1;
wire  signed [2:0] mul_res_1_fu_3451_p1;
wire  signed [5:0] sext_ln151_3_fu_3436_p1;
wire  signed [5:0] mul_res_1_fu_3451_p2;
wire   [2:0] tmp_25_fu_3461_p4;
wire  signed [2:0] mul_res_2_fu_3486_p0;
wire  signed [5:0] sext_ln151_7_fu_3474_p1;
wire  signed [2:0] mul_res_2_fu_3486_p1;
wire  signed [5:0] sext_ln151_6_fu_3471_p1;
wire  signed [5:0] mul_res_2_fu_3486_p2;
wire   [2:0] tmp_26_fu_3496_p4;
wire  signed [2:0] mul_res_3_fu_3521_p0;
wire  signed [5:0] sext_ln151_10_fu_3509_p1;
wire  signed [2:0] mul_res_3_fu_3521_p1;
wire  signed [5:0] sext_ln151_9_fu_3506_p1;
wire  signed [5:0] mul_res_3_fu_3521_p2;
wire   [2:0] tmp_27_fu_3531_p4;
wire  signed [2:0] mul_res_4_fu_3556_p0;
wire  signed [5:0] sext_ln151_13_fu_3544_p1;
wire  signed [2:0] mul_res_4_fu_3556_p1;
wire  signed [5:0] sext_ln151_12_fu_3541_p1;
wire  signed [5:0] mul_res_4_fu_3556_p2;
wire   [2:0] tmp_28_fu_3566_p4;
wire  signed [2:0] mul_res_5_fu_3591_p0;
wire  signed [5:0] sext_ln151_16_fu_3579_p1;
wire  signed [2:0] mul_res_5_fu_3591_p1;
wire  signed [5:0] sext_ln151_15_fu_3576_p1;
wire  signed [5:0] mul_res_5_fu_3591_p2;
wire   [2:0] tmp_29_fu_3601_p4;
wire  signed [2:0] mul_res_6_fu_3626_p0;
wire  signed [5:0] sext_ln151_19_fu_3614_p1;
wire  signed [2:0] mul_res_6_fu_3626_p1;
wire  signed [5:0] sext_ln151_18_fu_3611_p1;
wire  signed [5:0] mul_res_6_fu_3626_p2;
wire   [2:0] tmp_30_fu_3636_p4;
wire  signed [2:0] mul_res_7_fu_3661_p0;
wire  signed [5:0] sext_ln151_22_fu_3649_p1;
wire  signed [2:0] mul_res_7_fu_3661_p1;
wire  signed [5:0] sext_ln151_21_fu_3646_p1;
wire  signed [5:0] mul_res_7_fu_3661_p2;
wire   [2:0] tmp_31_fu_3671_p4;
wire  signed [2:0] mul_res_8_fu_3696_p0;
wire  signed [5:0] sext_ln151_25_fu_3684_p1;
wire  signed [2:0] mul_res_8_fu_3696_p1;
wire  signed [5:0] sext_ln151_24_fu_3681_p1;
wire  signed [5:0] mul_res_8_fu_3696_p2;
wire   [2:0] tmp_32_fu_3706_p4;
wire  signed [2:0] mul_res_9_fu_3731_p0;
wire  signed [5:0] sext_ln151_28_fu_3719_p1;
wire  signed [2:0] mul_res_9_fu_3731_p1;
wire  signed [5:0] sext_ln151_27_fu_3716_p1;
wire  signed [5:0] mul_res_9_fu_3731_p2;
wire   [2:0] tmp_33_fu_3741_p4;
wire  signed [2:0] mul_res_10_fu_3766_p0;
wire  signed [5:0] sext_ln151_31_fu_3754_p1;
wire  signed [2:0] mul_res_10_fu_3766_p1;
wire  signed [5:0] sext_ln151_30_fu_3751_p1;
wire  signed [5:0] mul_res_10_fu_3766_p2;
wire   [2:0] tmp_34_fu_3776_p4;
wire  signed [2:0] mul_res_11_fu_3801_p0;
wire  signed [5:0] sext_ln151_34_fu_3789_p1;
wire  signed [2:0] mul_res_11_fu_3801_p1;
wire  signed [5:0] sext_ln151_33_fu_3786_p1;
wire  signed [5:0] mul_res_11_fu_3801_p2;
wire  signed [6:0] sext_ln151_29_fu_3737_p1;
wire  signed [6:0] sext_ln151_32_fu_3772_p1;
wire  signed [6:0] sext_ln151_17_fu_3597_p1;
wire  signed [6:0] sext_ln151_23_fu_3667_p1;
wire   [6:0] add_ln153_2_fu_3817_p2;
wire  signed [6:0] sext_ln151_26_fu_3702_p1;
wire  signed [6:0] sext_ln151_5_fu_3457_p1;
wire  signed [6:0] sext_ln151_2_fu_3422_p1;
wire   [6:0] add_ln153_5_fu_3829_p2;
wire  signed [6:0] sext_ln151_20_fu_3632_p1;
wire  signed [6:0] sext_ln151_8_fu_3492_p1;
wire  signed [6:0] sext_ln151_14_fu_3562_p1;
wire  signed [6:0] sext_ln151_11_fu_3527_p1;
wire  signed [6:0] sext_ln153_fu_3807_p1;
wire   [2:0] tmp_35_fu_3853_p4;
wire  signed [2:0] mul_res_12_fu_3875_p0;
wire  signed [5:0] sext_ln151_35_fu_3863_p1;
wire  signed [2:0] mul_res_12_fu_3875_p1;
wire  signed [5:0] mul_res_12_fu_3875_p2;
wire   [2:0] tmp_36_fu_3885_p4;
wire  signed [2:0] mul_res_13_fu_3907_p0;
wire  signed [5:0] sext_ln151_37_fu_3895_p1;
wire  signed [2:0] mul_res_13_fu_3907_p1;
wire  signed [5:0] mul_res_13_fu_3907_p2;
wire   [2:0] tmp_37_fu_3917_p4;
wire  signed [2:0] mul_res_14_fu_3939_p0;
wire  signed [5:0] sext_ln151_39_fu_3927_p1;
wire  signed [2:0] mul_res_14_fu_3939_p1;
wire  signed [5:0] mul_res_14_fu_3939_p2;
wire   [2:0] tmp_38_fu_3949_p4;
wire  signed [2:0] mul_res_15_fu_3971_p0;
wire  signed [5:0] sext_ln151_41_fu_3959_p1;
wire  signed [2:0] mul_res_15_fu_3971_p1;
wire  signed [5:0] mul_res_15_fu_3971_p2;
wire   [2:0] tmp_39_fu_3981_p4;
wire  signed [2:0] mul_res_16_fu_4003_p0;
wire  signed [5:0] sext_ln151_43_fu_3991_p1;
wire  signed [2:0] mul_res_16_fu_4003_p1;
wire  signed [5:0] mul_res_16_fu_4003_p2;
wire   [2:0] tmp_40_fu_4013_p4;
wire  signed [2:0] mul_res_17_fu_4035_p0;
wire  signed [5:0] sext_ln151_45_fu_4023_p1;
wire  signed [2:0] mul_res_17_fu_4035_p1;
wire  signed [5:0] mul_res_17_fu_4035_p2;
wire   [2:0] tmp_41_fu_4045_p4;
wire  signed [2:0] mul_res_18_fu_4067_p0;
wire  signed [5:0] sext_ln151_47_fu_4055_p1;
wire  signed [2:0] mul_res_18_fu_4067_p1;
wire  signed [5:0] mul_res_18_fu_4067_p2;
wire   [2:0] tmp_42_fu_4077_p4;
wire  signed [2:0] mul_res_19_fu_4099_p0;
wire  signed [5:0] sext_ln151_49_fu_4087_p1;
wire  signed [2:0] mul_res_19_fu_4099_p1;
wire  signed [5:0] mul_res_19_fu_4099_p2;
wire   [2:0] tmp_43_fu_4109_p4;
wire  signed [2:0] mul_res_20_fu_4131_p0;
wire  signed [5:0] sext_ln151_51_fu_4119_p1;
wire  signed [2:0] mul_res_20_fu_4131_p1;
wire  signed [5:0] mul_res_20_fu_4131_p2;
wire   [2:0] tmp_44_fu_4141_p4;
wire  signed [2:0] mul_res_21_fu_4163_p0;
wire  signed [5:0] sext_ln151_53_fu_4151_p1;
wire  signed [2:0] mul_res_21_fu_4163_p1;
wire  signed [5:0] mul_res_21_fu_4163_p2;
wire   [2:0] tmp_45_fu_4173_p4;
wire  signed [2:0] mul_res_22_fu_4195_p0;
wire  signed [5:0] sext_ln151_55_fu_4183_p1;
wire  signed [2:0] mul_res_22_fu_4195_p1;
wire  signed [5:0] mul_res_22_fu_4195_p2;
wire   [2:0] tmp_46_fu_4205_p4;
wire  signed [2:0] mul_res_23_fu_4227_p0;
wire  signed [5:0] sext_ln151_57_fu_4215_p1;
wire  signed [2:0] mul_res_23_fu_4227_p1;
wire  signed [5:0] mul_res_23_fu_4227_p2;
wire  signed [6:0] sext_ln151_54_fu_4169_p1;
wire  signed [6:0] sext_ln151_56_fu_4201_p1;
wire  signed [6:0] sext_ln151_46_fu_4041_p1;
wire  signed [6:0] sext_ln151_50_fu_4105_p1;
wire   [6:0] add_ln153_14_fu_4243_p2;
wire  signed [6:0] sext_ln151_52_fu_4137_p1;
wire  signed [6:0] sext_ln151_38_fu_3913_p1;
wire  signed [6:0] sext_ln151_36_fu_3881_p1;
wire   [6:0] add_ln153_17_fu_4255_p2;
wire  signed [6:0] sext_ln151_48_fu_4073_p1;
wire  signed [6:0] sext_ln151_40_fu_3945_p1;
wire  signed [6:0] sext_ln151_44_fu_4009_p1;
wire  signed [6:0] sext_ln151_42_fu_3977_p1;
wire  signed [6:0] sext_ln153_7_fu_4233_p1;
wire   [2:0] tmp_47_fu_4279_p4;
wire  signed [2:0] mul_res_24_fu_4301_p0;
wire  signed [5:0] sext_ln151_58_fu_4289_p1;
wire  signed [2:0] mul_res_24_fu_4301_p1;
wire  signed [5:0] mul_res_24_fu_4301_p2;
wire   [2:0] tmp_48_fu_4311_p4;
wire  signed [2:0] mul_res_25_fu_4333_p0;
wire  signed [5:0] sext_ln151_60_fu_4321_p1;
wire  signed [2:0] mul_res_25_fu_4333_p1;
wire  signed [5:0] mul_res_25_fu_4333_p2;
wire   [2:0] tmp_49_fu_4343_p4;
wire  signed [2:0] mul_res_26_fu_4365_p0;
wire  signed [5:0] sext_ln151_62_fu_4353_p1;
wire  signed [2:0] mul_res_26_fu_4365_p1;
wire  signed [5:0] mul_res_26_fu_4365_p2;
wire   [2:0] tmp_50_fu_4375_p4;
wire  signed [2:0] mul_res_27_fu_4397_p0;
wire  signed [5:0] sext_ln151_64_fu_4385_p1;
wire  signed [2:0] mul_res_27_fu_4397_p1;
wire  signed [5:0] mul_res_27_fu_4397_p2;
wire   [2:0] tmp_51_fu_4407_p4;
wire  signed [2:0] mul_res_28_fu_4429_p0;
wire  signed [5:0] sext_ln151_66_fu_4417_p1;
wire  signed [2:0] mul_res_28_fu_4429_p1;
wire  signed [5:0] mul_res_28_fu_4429_p2;
wire   [2:0] tmp_52_fu_4439_p4;
wire  signed [2:0] mul_res_29_fu_4461_p0;
wire  signed [5:0] sext_ln151_68_fu_4449_p1;
wire  signed [2:0] mul_res_29_fu_4461_p1;
wire  signed [5:0] mul_res_29_fu_4461_p2;
wire   [2:0] tmp_53_fu_4471_p4;
wire  signed [2:0] mul_res_30_fu_4493_p0;
wire  signed [5:0] sext_ln151_70_fu_4481_p1;
wire  signed [2:0] mul_res_30_fu_4493_p1;
wire  signed [5:0] mul_res_30_fu_4493_p2;
wire   [2:0] tmp_54_fu_4503_p4;
wire  signed [2:0] mul_res_31_fu_4525_p0;
wire  signed [5:0] sext_ln151_72_fu_4513_p1;
wire  signed [2:0] mul_res_31_fu_4525_p1;
wire  signed [5:0] mul_res_31_fu_4525_p2;
wire   [2:0] tmp_55_fu_4535_p4;
wire  signed [2:0] mul_res_32_fu_4557_p0;
wire  signed [5:0] sext_ln151_74_fu_4545_p1;
wire  signed [2:0] mul_res_32_fu_4557_p1;
wire  signed [5:0] mul_res_32_fu_4557_p2;
wire   [2:0] tmp_56_fu_4567_p4;
wire  signed [2:0] mul_res_33_fu_4589_p0;
wire  signed [5:0] sext_ln151_76_fu_4577_p1;
wire  signed [2:0] mul_res_33_fu_4589_p1;
wire  signed [5:0] mul_res_33_fu_4589_p2;
wire   [2:0] tmp_57_fu_4599_p4;
wire  signed [2:0] mul_res_34_fu_4621_p0;
wire  signed [5:0] sext_ln151_78_fu_4609_p1;
wire  signed [2:0] mul_res_34_fu_4621_p1;
wire  signed [5:0] mul_res_34_fu_4621_p2;
wire   [2:0] tmp_58_fu_4631_p4;
wire  signed [2:0] mul_res_35_fu_4653_p0;
wire  signed [5:0] sext_ln151_80_fu_4641_p1;
wire  signed [2:0] mul_res_35_fu_4653_p1;
wire  signed [5:0] mul_res_35_fu_4653_p2;
wire  signed [6:0] sext_ln151_77_fu_4595_p1;
wire  signed [6:0] sext_ln151_79_fu_4627_p1;
wire  signed [6:0] sext_ln151_69_fu_4467_p1;
wire  signed [6:0] sext_ln151_73_fu_4531_p1;
wire   [6:0] add_ln153_26_fu_4669_p2;
wire  signed [6:0] sext_ln151_75_fu_4563_p1;
wire  signed [6:0] sext_ln151_61_fu_4339_p1;
wire  signed [6:0] sext_ln151_59_fu_4307_p1;
wire   [6:0] add_ln153_29_fu_4681_p2;
wire  signed [6:0] sext_ln151_71_fu_4499_p1;
wire  signed [6:0] sext_ln151_63_fu_4371_p1;
wire  signed [6:0] sext_ln151_67_fu_4435_p1;
wire  signed [6:0] sext_ln151_65_fu_4403_p1;
wire  signed [6:0] sext_ln153_14_fu_4659_p1;
wire   [2:0] tmp_59_fu_4705_p4;
wire  signed [2:0] mul_res_36_fu_4727_p0;
wire  signed [5:0] sext_ln151_81_fu_4715_p1;
wire  signed [2:0] mul_res_36_fu_4727_p1;
wire  signed [5:0] mul_res_36_fu_4727_p2;
wire   [2:0] tmp_60_fu_4737_p4;
wire  signed [2:0] mul_res_37_fu_4759_p0;
wire  signed [5:0] sext_ln151_83_fu_4747_p1;
wire  signed [2:0] mul_res_37_fu_4759_p1;
wire  signed [5:0] mul_res_37_fu_4759_p2;
wire   [2:0] tmp_61_fu_4769_p4;
wire  signed [2:0] mul_res_38_fu_4791_p0;
wire  signed [5:0] sext_ln151_85_fu_4779_p1;
wire  signed [2:0] mul_res_38_fu_4791_p1;
wire  signed [5:0] mul_res_38_fu_4791_p2;
wire   [2:0] tmp_62_fu_4801_p4;
wire  signed [2:0] mul_res_39_fu_4823_p0;
wire  signed [5:0] sext_ln151_87_fu_4811_p1;
wire  signed [2:0] mul_res_39_fu_4823_p1;
wire  signed [5:0] mul_res_39_fu_4823_p2;
wire   [2:0] tmp_63_fu_4833_p4;
wire  signed [2:0] mul_res_40_fu_4855_p0;
wire  signed [5:0] sext_ln151_89_fu_4843_p1;
wire  signed [2:0] mul_res_40_fu_4855_p1;
wire  signed [5:0] mul_res_40_fu_4855_p2;
wire   [2:0] tmp_64_fu_4865_p4;
wire  signed [2:0] mul_res_41_fu_4887_p0;
wire  signed [5:0] sext_ln151_91_fu_4875_p1;
wire  signed [2:0] mul_res_41_fu_4887_p1;
wire  signed [5:0] mul_res_41_fu_4887_p2;
wire   [2:0] tmp_65_fu_4897_p4;
wire  signed [2:0] mul_res_42_fu_4919_p0;
wire  signed [5:0] sext_ln151_93_fu_4907_p1;
wire  signed [2:0] mul_res_42_fu_4919_p1;
wire  signed [5:0] mul_res_42_fu_4919_p2;
wire   [2:0] tmp_66_fu_4929_p4;
wire  signed [2:0] mul_res_43_fu_4951_p0;
wire  signed [5:0] sext_ln151_95_fu_4939_p1;
wire  signed [2:0] mul_res_43_fu_4951_p1;
wire  signed [5:0] mul_res_43_fu_4951_p2;
wire   [2:0] tmp_67_fu_4961_p4;
wire  signed [2:0] mul_res_44_fu_4983_p0;
wire  signed [5:0] sext_ln151_97_fu_4971_p1;
wire  signed [2:0] mul_res_44_fu_4983_p1;
wire  signed [5:0] mul_res_44_fu_4983_p2;
wire   [2:0] tmp_68_fu_4993_p4;
wire  signed [2:0] mul_res_45_fu_5015_p0;
wire  signed [5:0] sext_ln151_99_fu_5003_p1;
wire  signed [2:0] mul_res_45_fu_5015_p1;
wire  signed [5:0] mul_res_45_fu_5015_p2;
wire   [2:0] tmp_69_fu_5025_p4;
wire  signed [2:0] mul_res_46_fu_5047_p0;
wire  signed [5:0] sext_ln151_101_fu_5035_p1;
wire  signed [2:0] mul_res_46_fu_5047_p1;
wire  signed [5:0] mul_res_46_fu_5047_p2;
wire   [2:0] tmp_70_fu_5057_p4;
wire  signed [2:0] mul_res_47_fu_5079_p0;
wire  signed [5:0] sext_ln151_103_fu_5067_p1;
wire  signed [2:0] mul_res_47_fu_5079_p1;
wire  signed [5:0] mul_res_47_fu_5079_p2;
wire  signed [6:0] sext_ln151_100_fu_5021_p1;
wire  signed [6:0] sext_ln151_102_fu_5053_p1;
wire  signed [6:0] sext_ln151_92_fu_4893_p1;
wire  signed [6:0] sext_ln151_96_fu_4957_p1;
wire   [6:0] add_ln153_38_fu_5095_p2;
wire  signed [6:0] sext_ln151_98_fu_4989_p1;
wire  signed [6:0] sext_ln151_84_fu_4765_p1;
wire  signed [6:0] sext_ln151_82_fu_4733_p1;
wire   [6:0] add_ln153_41_fu_5107_p2;
wire  signed [6:0] sext_ln151_94_fu_4925_p1;
wire  signed [6:0] sext_ln151_86_fu_4797_p1;
wire  signed [6:0] sext_ln151_90_fu_4861_p1;
wire  signed [6:0] sext_ln151_88_fu_4829_p1;
wire  signed [6:0] sext_ln153_21_fu_5085_p1;
wire   [2:0] tmp_71_fu_5131_p4;
wire  signed [2:0] mul_res_48_fu_5153_p0;
wire  signed [5:0] sext_ln151_104_fu_5141_p1;
wire  signed [2:0] mul_res_48_fu_5153_p1;
wire  signed [5:0] mul_res_48_fu_5153_p2;
wire   [2:0] tmp_72_fu_5163_p4;
wire  signed [2:0] mul_res_49_fu_5185_p0;
wire  signed [5:0] sext_ln151_106_fu_5173_p1;
wire  signed [2:0] mul_res_49_fu_5185_p1;
wire  signed [5:0] mul_res_49_fu_5185_p2;
wire   [2:0] tmp_73_fu_5195_p4;
wire  signed [2:0] mul_res_50_fu_5217_p0;
wire  signed [5:0] sext_ln151_108_fu_5205_p1;
wire  signed [2:0] mul_res_50_fu_5217_p1;
wire  signed [5:0] mul_res_50_fu_5217_p2;
wire   [2:0] tmp_74_fu_5227_p4;
wire  signed [2:0] mul_res_51_fu_5249_p0;
wire  signed [5:0] sext_ln151_110_fu_5237_p1;
wire  signed [2:0] mul_res_51_fu_5249_p1;
wire  signed [5:0] mul_res_51_fu_5249_p2;
wire   [2:0] tmp_75_fu_5259_p4;
wire  signed [2:0] mul_res_52_fu_5281_p0;
wire  signed [5:0] sext_ln151_112_fu_5269_p1;
wire  signed [2:0] mul_res_52_fu_5281_p1;
wire  signed [5:0] mul_res_52_fu_5281_p2;
wire   [2:0] tmp_76_fu_5291_p4;
wire  signed [2:0] mul_res_53_fu_5313_p0;
wire  signed [5:0] sext_ln151_114_fu_5301_p1;
wire  signed [2:0] mul_res_53_fu_5313_p1;
wire  signed [5:0] mul_res_53_fu_5313_p2;
wire   [2:0] tmp_77_fu_5323_p4;
wire  signed [2:0] mul_res_54_fu_5345_p0;
wire  signed [5:0] sext_ln151_116_fu_5333_p1;
wire  signed [2:0] mul_res_54_fu_5345_p1;
wire  signed [5:0] mul_res_54_fu_5345_p2;
wire   [2:0] tmp_78_fu_5355_p4;
wire  signed [2:0] mul_res_55_fu_5377_p0;
wire  signed [5:0] sext_ln151_118_fu_5365_p1;
wire  signed [2:0] mul_res_55_fu_5377_p1;
wire  signed [5:0] mul_res_55_fu_5377_p2;
wire   [2:0] tmp_79_fu_5387_p4;
wire  signed [2:0] mul_res_56_fu_5409_p0;
wire  signed [5:0] sext_ln151_120_fu_5397_p1;
wire  signed [2:0] mul_res_56_fu_5409_p1;
wire  signed [5:0] mul_res_56_fu_5409_p2;
wire   [2:0] tmp_80_fu_5419_p4;
wire  signed [2:0] mul_res_57_fu_5441_p0;
wire  signed [5:0] sext_ln151_122_fu_5429_p1;
wire  signed [2:0] mul_res_57_fu_5441_p1;
wire  signed [5:0] mul_res_57_fu_5441_p2;
wire   [2:0] tmp_81_fu_5451_p4;
wire  signed [2:0] mul_res_58_fu_5473_p0;
wire  signed [5:0] sext_ln151_124_fu_5461_p1;
wire  signed [2:0] mul_res_58_fu_5473_p1;
wire  signed [5:0] mul_res_58_fu_5473_p2;
wire   [2:0] tmp_82_fu_5483_p4;
wire  signed [2:0] mul_res_59_fu_5505_p0;
wire  signed [5:0] sext_ln151_126_fu_5493_p1;
wire  signed [2:0] mul_res_59_fu_5505_p1;
wire  signed [5:0] mul_res_59_fu_5505_p2;
wire  signed [6:0] sext_ln151_123_fu_5447_p1;
wire  signed [6:0] sext_ln151_125_fu_5479_p1;
wire  signed [6:0] sext_ln151_115_fu_5319_p1;
wire  signed [6:0] sext_ln151_119_fu_5383_p1;
wire   [6:0] add_ln153_50_fu_5521_p2;
wire  signed [6:0] sext_ln151_121_fu_5415_p1;
wire  signed [6:0] sext_ln151_107_fu_5191_p1;
wire  signed [6:0] sext_ln151_105_fu_5159_p1;
wire   [6:0] add_ln153_53_fu_5533_p2;
wire  signed [6:0] sext_ln151_117_fu_5351_p1;
wire  signed [6:0] sext_ln151_109_fu_5223_p1;
wire  signed [6:0] sext_ln151_113_fu_5287_p1;
wire  signed [6:0] sext_ln151_111_fu_5255_p1;
wire  signed [6:0] sext_ln153_28_fu_5511_p1;
wire   [2:0] tmp_83_fu_5557_p4;
wire  signed [2:0] mul_res_60_fu_5579_p0;
wire  signed [5:0] sext_ln151_127_fu_5567_p1;
wire  signed [2:0] mul_res_60_fu_5579_p1;
wire  signed [5:0] mul_res_60_fu_5579_p2;
wire   [2:0] tmp_84_fu_5589_p4;
wire  signed [2:0] mul_res_61_fu_5611_p0;
wire  signed [5:0] sext_ln151_129_fu_5599_p1;
wire  signed [2:0] mul_res_61_fu_5611_p1;
wire  signed [5:0] mul_res_61_fu_5611_p2;
wire   [2:0] tmp_85_fu_5621_p4;
wire  signed [2:0] mul_res_62_fu_5643_p0;
wire  signed [5:0] sext_ln151_131_fu_5631_p1;
wire  signed [2:0] mul_res_62_fu_5643_p1;
wire  signed [5:0] mul_res_62_fu_5643_p2;
wire   [2:0] tmp_86_fu_5653_p4;
wire  signed [2:0] mul_res_63_fu_5675_p0;
wire  signed [5:0] sext_ln151_133_fu_5663_p1;
wire  signed [2:0] mul_res_63_fu_5675_p1;
wire  signed [5:0] mul_res_63_fu_5675_p2;
wire   [2:0] tmp_87_fu_5685_p4;
wire  signed [2:0] mul_res_64_fu_5707_p0;
wire  signed [5:0] sext_ln151_135_fu_5695_p1;
wire  signed [2:0] mul_res_64_fu_5707_p1;
wire  signed [5:0] mul_res_64_fu_5707_p2;
wire   [2:0] tmp_88_fu_5717_p4;
wire  signed [2:0] mul_res_65_fu_5739_p0;
wire  signed [5:0] sext_ln151_137_fu_5727_p1;
wire  signed [2:0] mul_res_65_fu_5739_p1;
wire  signed [5:0] mul_res_65_fu_5739_p2;
wire   [2:0] tmp_89_fu_5749_p4;
wire  signed [2:0] mul_res_66_fu_5771_p0;
wire  signed [5:0] sext_ln151_139_fu_5759_p1;
wire  signed [2:0] mul_res_66_fu_5771_p1;
wire  signed [5:0] mul_res_66_fu_5771_p2;
wire   [2:0] tmp_90_fu_5781_p4;
wire  signed [2:0] mul_res_67_fu_5803_p0;
wire  signed [5:0] sext_ln151_141_fu_5791_p1;
wire  signed [2:0] mul_res_67_fu_5803_p1;
wire  signed [5:0] mul_res_67_fu_5803_p2;
wire   [2:0] tmp_91_fu_5813_p4;
wire  signed [2:0] mul_res_68_fu_5835_p0;
wire  signed [5:0] sext_ln151_143_fu_5823_p1;
wire  signed [2:0] mul_res_68_fu_5835_p1;
wire  signed [5:0] mul_res_68_fu_5835_p2;
wire   [2:0] tmp_92_fu_5845_p4;
wire  signed [2:0] mul_res_69_fu_5867_p0;
wire  signed [5:0] sext_ln151_145_fu_5855_p1;
wire  signed [2:0] mul_res_69_fu_5867_p1;
wire  signed [5:0] mul_res_69_fu_5867_p2;
wire   [2:0] tmp_93_fu_5877_p4;
wire  signed [2:0] mul_res_70_fu_5899_p0;
wire  signed [5:0] sext_ln151_147_fu_5887_p1;
wire  signed [2:0] mul_res_70_fu_5899_p1;
wire  signed [5:0] mul_res_70_fu_5899_p2;
wire   [2:0] tmp_94_fu_5909_p4;
wire  signed [2:0] mul_res_71_fu_5931_p0;
wire  signed [5:0] sext_ln151_149_fu_5919_p1;
wire  signed [2:0] mul_res_71_fu_5931_p1;
wire  signed [5:0] mul_res_71_fu_5931_p2;
wire  signed [6:0] sext_ln151_146_fu_5873_p1;
wire  signed [6:0] sext_ln151_148_fu_5905_p1;
wire  signed [6:0] sext_ln151_138_fu_5745_p1;
wire  signed [6:0] sext_ln151_142_fu_5809_p1;
wire   [6:0] add_ln153_62_fu_5947_p2;
wire  signed [6:0] sext_ln151_144_fu_5841_p1;
wire  signed [6:0] sext_ln151_130_fu_5617_p1;
wire  signed [6:0] sext_ln151_128_fu_5585_p1;
wire   [6:0] add_ln153_65_fu_5959_p2;
wire  signed [6:0] sext_ln151_140_fu_5777_p1;
wire  signed [6:0] sext_ln151_132_fu_5649_p1;
wire  signed [6:0] sext_ln151_136_fu_5713_p1;
wire  signed [6:0] sext_ln151_134_fu_5681_p1;
wire  signed [6:0] sext_ln153_35_fu_5937_p1;
wire   [2:0] tmp_95_fu_5983_p4;
wire  signed [2:0] mul_res_72_fu_6005_p0;
wire  signed [5:0] sext_ln151_150_fu_5993_p1;
wire  signed [2:0] mul_res_72_fu_6005_p1;
wire  signed [5:0] mul_res_72_fu_6005_p2;
wire   [2:0] tmp_96_fu_6015_p4;
wire  signed [2:0] mul_res_73_fu_6037_p0;
wire  signed [5:0] sext_ln151_152_fu_6025_p1;
wire  signed [2:0] mul_res_73_fu_6037_p1;
wire  signed [5:0] mul_res_73_fu_6037_p2;
wire   [2:0] tmp_97_fu_6047_p4;
wire  signed [2:0] mul_res_74_fu_6069_p0;
wire  signed [5:0] sext_ln151_154_fu_6057_p1;
wire  signed [2:0] mul_res_74_fu_6069_p1;
wire  signed [5:0] mul_res_74_fu_6069_p2;
wire   [2:0] tmp_98_fu_6079_p4;
wire  signed [2:0] mul_res_75_fu_6101_p0;
wire  signed [5:0] sext_ln151_156_fu_6089_p1;
wire  signed [2:0] mul_res_75_fu_6101_p1;
wire  signed [5:0] mul_res_75_fu_6101_p2;
wire   [2:0] tmp_99_fu_6111_p4;
wire  signed [2:0] mul_res_76_fu_6133_p0;
wire  signed [5:0] sext_ln151_158_fu_6121_p1;
wire  signed [2:0] mul_res_76_fu_6133_p1;
wire  signed [5:0] mul_res_76_fu_6133_p2;
wire   [2:0] tmp_100_fu_6143_p4;
wire  signed [2:0] mul_res_77_fu_6165_p0;
wire  signed [5:0] sext_ln151_160_fu_6153_p1;
wire  signed [2:0] mul_res_77_fu_6165_p1;
wire  signed [5:0] mul_res_77_fu_6165_p2;
wire   [2:0] tmp_101_fu_6175_p4;
wire  signed [2:0] mul_res_78_fu_6197_p0;
wire  signed [5:0] sext_ln151_162_fu_6185_p1;
wire  signed [2:0] mul_res_78_fu_6197_p1;
wire  signed [5:0] mul_res_78_fu_6197_p2;
wire   [2:0] tmp_102_fu_6207_p4;
wire  signed [2:0] mul_res_79_fu_6229_p0;
wire  signed [5:0] sext_ln151_164_fu_6217_p1;
wire  signed [2:0] mul_res_79_fu_6229_p1;
wire  signed [5:0] mul_res_79_fu_6229_p2;
wire   [2:0] tmp_103_fu_6239_p4;
wire  signed [2:0] mul_res_80_fu_6261_p0;
wire  signed [5:0] sext_ln151_166_fu_6249_p1;
wire  signed [2:0] mul_res_80_fu_6261_p1;
wire  signed [5:0] mul_res_80_fu_6261_p2;
wire   [2:0] tmp_104_fu_6271_p4;
wire  signed [2:0] mul_res_81_fu_6293_p0;
wire  signed [5:0] sext_ln151_168_fu_6281_p1;
wire  signed [2:0] mul_res_81_fu_6293_p1;
wire  signed [5:0] mul_res_81_fu_6293_p2;
wire   [2:0] tmp_105_fu_6303_p4;
wire  signed [2:0] mul_res_82_fu_6325_p0;
wire  signed [5:0] sext_ln151_170_fu_6313_p1;
wire  signed [2:0] mul_res_82_fu_6325_p1;
wire  signed [5:0] mul_res_82_fu_6325_p2;
wire   [2:0] tmp_106_fu_6335_p4;
wire  signed [2:0] mul_res_83_fu_6357_p0;
wire  signed [5:0] sext_ln151_172_fu_6345_p1;
wire  signed [2:0] mul_res_83_fu_6357_p1;
wire  signed [5:0] mul_res_83_fu_6357_p2;
wire  signed [6:0] sext_ln151_169_fu_6299_p1;
wire  signed [6:0] sext_ln151_171_fu_6331_p1;
wire  signed [6:0] sext_ln151_161_fu_6171_p1;
wire  signed [6:0] sext_ln151_165_fu_6235_p1;
wire   [6:0] add_ln153_74_fu_6373_p2;
wire  signed [6:0] sext_ln151_167_fu_6267_p1;
wire  signed [6:0] sext_ln151_153_fu_6043_p1;
wire  signed [6:0] sext_ln151_151_fu_6011_p1;
wire   [6:0] add_ln153_77_fu_6385_p2;
wire  signed [6:0] sext_ln151_163_fu_6203_p1;
wire  signed [6:0] sext_ln151_155_fu_6075_p1;
wire  signed [6:0] sext_ln151_159_fu_6139_p1;
wire  signed [6:0] sext_ln151_157_fu_6107_p1;
wire  signed [6:0] sext_ln153_42_fu_6363_p1;
wire   [2:0] tmp_107_fu_6409_p4;
wire  signed [2:0] mul_res_84_fu_6431_p0;
wire  signed [5:0] sext_ln151_173_fu_6419_p1;
wire  signed [2:0] mul_res_84_fu_6431_p1;
wire  signed [5:0] mul_res_84_fu_6431_p2;
wire   [2:0] tmp_108_fu_6441_p4;
wire  signed [2:0] mul_res_85_fu_6463_p0;
wire  signed [5:0] sext_ln151_175_fu_6451_p1;
wire  signed [2:0] mul_res_85_fu_6463_p1;
wire  signed [5:0] mul_res_85_fu_6463_p2;
wire   [2:0] tmp_109_fu_6473_p4;
wire  signed [2:0] mul_res_86_fu_6495_p0;
wire  signed [5:0] sext_ln151_177_fu_6483_p1;
wire  signed [2:0] mul_res_86_fu_6495_p1;
wire  signed [5:0] mul_res_86_fu_6495_p2;
wire   [2:0] tmp_110_fu_6505_p4;
wire  signed [2:0] mul_res_87_fu_6527_p0;
wire  signed [5:0] sext_ln151_179_fu_6515_p1;
wire  signed [2:0] mul_res_87_fu_6527_p1;
wire  signed [5:0] mul_res_87_fu_6527_p2;
wire   [2:0] tmp_111_fu_6537_p4;
wire  signed [2:0] mul_res_88_fu_6559_p0;
wire  signed [5:0] sext_ln151_181_fu_6547_p1;
wire  signed [2:0] mul_res_88_fu_6559_p1;
wire  signed [5:0] mul_res_88_fu_6559_p2;
wire   [2:0] tmp_112_fu_6569_p4;
wire  signed [2:0] mul_res_89_fu_6591_p0;
wire  signed [5:0] sext_ln151_183_fu_6579_p1;
wire  signed [2:0] mul_res_89_fu_6591_p1;
wire  signed [5:0] mul_res_89_fu_6591_p2;
wire   [2:0] tmp_113_fu_6601_p4;
wire  signed [2:0] mul_res_90_fu_6623_p0;
wire  signed [5:0] sext_ln151_185_fu_6611_p1;
wire  signed [2:0] mul_res_90_fu_6623_p1;
wire  signed [5:0] mul_res_90_fu_6623_p2;
wire   [2:0] tmp_114_fu_6633_p4;
wire  signed [2:0] mul_res_91_fu_6655_p0;
wire  signed [5:0] sext_ln151_187_fu_6643_p1;
wire  signed [2:0] mul_res_91_fu_6655_p1;
wire  signed [5:0] mul_res_91_fu_6655_p2;
wire   [2:0] tmp_115_fu_6665_p4;
wire  signed [2:0] mul_res_92_fu_6687_p0;
wire  signed [5:0] sext_ln151_189_fu_6675_p1;
wire  signed [2:0] mul_res_92_fu_6687_p1;
wire  signed [5:0] mul_res_92_fu_6687_p2;
wire   [2:0] tmp_116_fu_6697_p4;
wire  signed [2:0] mul_res_93_fu_6719_p0;
wire  signed [5:0] sext_ln151_191_fu_6707_p1;
wire  signed [2:0] mul_res_93_fu_6719_p1;
wire  signed [5:0] mul_res_93_fu_6719_p2;
wire   [2:0] tmp_117_fu_6729_p4;
wire  signed [2:0] mul_res_94_fu_6751_p0;
wire  signed [5:0] sext_ln151_193_fu_6739_p1;
wire  signed [2:0] mul_res_94_fu_6751_p1;
wire  signed [5:0] mul_res_94_fu_6751_p2;
wire   [2:0] tmp_118_fu_6761_p4;
wire  signed [2:0] mul_res_95_fu_6783_p0;
wire  signed [5:0] sext_ln151_195_fu_6771_p1;
wire  signed [2:0] mul_res_95_fu_6783_p1;
wire  signed [5:0] mul_res_95_fu_6783_p2;
wire  signed [6:0] sext_ln151_192_fu_6725_p1;
wire  signed [6:0] sext_ln151_194_fu_6757_p1;
wire  signed [6:0] sext_ln151_184_fu_6597_p1;
wire  signed [6:0] sext_ln151_188_fu_6661_p1;
wire   [6:0] add_ln153_86_fu_6799_p2;
wire  signed [6:0] sext_ln151_190_fu_6693_p1;
wire  signed [6:0] sext_ln151_176_fu_6469_p1;
wire  signed [6:0] sext_ln151_174_fu_6437_p1;
wire   [6:0] add_ln153_89_fu_6811_p2;
wire  signed [6:0] sext_ln151_186_fu_6629_p1;
wire  signed [6:0] sext_ln151_178_fu_6501_p1;
wire  signed [6:0] sext_ln151_182_fu_6565_p1;
wire  signed [6:0] sext_ln151_180_fu_6533_p1;
wire  signed [6:0] sext_ln153_49_fu_6789_p1;
wire   [2:0] tmp_119_fu_6835_p4;
wire  signed [2:0] mul_res_96_fu_6857_p0;
wire  signed [5:0] sext_ln151_196_fu_6845_p1;
wire  signed [2:0] mul_res_96_fu_6857_p1;
wire  signed [5:0] mul_res_96_fu_6857_p2;
wire   [2:0] tmp_120_fu_6867_p4;
wire  signed [2:0] mul_res_97_fu_6889_p0;
wire  signed [5:0] sext_ln151_198_fu_6877_p1;
wire  signed [2:0] mul_res_97_fu_6889_p1;
wire  signed [5:0] mul_res_97_fu_6889_p2;
wire   [2:0] tmp_121_fu_6899_p4;
wire  signed [2:0] mul_res_98_fu_6921_p0;
wire  signed [5:0] sext_ln151_200_fu_6909_p1;
wire  signed [2:0] mul_res_98_fu_6921_p1;
wire  signed [5:0] mul_res_98_fu_6921_p2;
wire   [2:0] tmp_122_fu_6931_p4;
wire  signed [2:0] mul_res_99_fu_6953_p0;
wire  signed [5:0] sext_ln151_202_fu_6941_p1;
wire  signed [2:0] mul_res_99_fu_6953_p1;
wire  signed [5:0] mul_res_99_fu_6953_p2;
wire   [2:0] tmp_123_fu_6963_p4;
wire  signed [2:0] mul_res_100_fu_6985_p0;
wire  signed [5:0] sext_ln151_204_fu_6973_p1;
wire  signed [2:0] mul_res_100_fu_6985_p1;
wire  signed [5:0] mul_res_100_fu_6985_p2;
wire   [2:0] tmp_124_fu_6995_p4;
wire  signed [2:0] mul_res_101_fu_7017_p0;
wire  signed [5:0] sext_ln151_206_fu_7005_p1;
wire  signed [2:0] mul_res_101_fu_7017_p1;
wire  signed [5:0] mul_res_101_fu_7017_p2;
wire   [2:0] tmp_125_fu_7027_p4;
wire  signed [2:0] mul_res_102_fu_7049_p0;
wire  signed [5:0] sext_ln151_208_fu_7037_p1;
wire  signed [2:0] mul_res_102_fu_7049_p1;
wire  signed [5:0] mul_res_102_fu_7049_p2;
wire   [2:0] tmp_126_fu_7059_p4;
wire  signed [2:0] mul_res_103_fu_7081_p0;
wire  signed [5:0] sext_ln151_210_fu_7069_p1;
wire  signed [2:0] mul_res_103_fu_7081_p1;
wire  signed [5:0] mul_res_103_fu_7081_p2;
wire   [2:0] tmp_127_fu_7091_p4;
wire  signed [2:0] mul_res_104_fu_7113_p0;
wire  signed [5:0] sext_ln151_212_fu_7101_p1;
wire  signed [2:0] mul_res_104_fu_7113_p1;
wire  signed [5:0] mul_res_104_fu_7113_p2;
wire   [2:0] tmp_128_fu_7123_p4;
wire  signed [2:0] mul_res_105_fu_7145_p0;
wire  signed [5:0] sext_ln151_214_fu_7133_p1;
wire  signed [2:0] mul_res_105_fu_7145_p1;
wire  signed [5:0] mul_res_105_fu_7145_p2;
wire   [2:0] tmp_129_fu_7155_p4;
wire  signed [2:0] mul_res_106_fu_7177_p0;
wire  signed [5:0] sext_ln151_216_fu_7165_p1;
wire  signed [2:0] mul_res_106_fu_7177_p1;
wire  signed [5:0] mul_res_106_fu_7177_p2;
wire   [2:0] tmp_130_fu_7187_p4;
wire  signed [2:0] mul_res_107_fu_7209_p0;
wire  signed [5:0] sext_ln151_218_fu_7197_p1;
wire  signed [2:0] mul_res_107_fu_7209_p1;
wire  signed [5:0] mul_res_107_fu_7209_p2;
wire  signed [6:0] sext_ln151_215_fu_7151_p1;
wire  signed [6:0] sext_ln151_217_fu_7183_p1;
wire  signed [6:0] sext_ln151_207_fu_7023_p1;
wire  signed [6:0] sext_ln151_211_fu_7087_p1;
wire   [6:0] add_ln153_98_fu_7225_p2;
wire  signed [6:0] sext_ln151_213_fu_7119_p1;
wire  signed [6:0] sext_ln151_199_fu_6895_p1;
wire  signed [6:0] sext_ln151_197_fu_6863_p1;
wire   [6:0] add_ln153_101_fu_7237_p2;
wire  signed [6:0] sext_ln151_209_fu_7055_p1;
wire  signed [6:0] sext_ln151_201_fu_6927_p1;
wire  signed [6:0] sext_ln151_205_fu_6991_p1;
wire  signed [6:0] sext_ln151_203_fu_6959_p1;
wire  signed [6:0] sext_ln153_56_fu_7215_p1;
wire   [2:0] tmp_131_fu_7261_p4;
wire  signed [2:0] mul_res_108_fu_7283_p0;
wire  signed [5:0] sext_ln151_219_fu_7271_p1;
wire  signed [2:0] mul_res_108_fu_7283_p1;
wire  signed [5:0] mul_res_108_fu_7283_p2;
wire   [2:0] tmp_132_fu_7293_p4;
wire  signed [2:0] mul_res_109_fu_7315_p0;
wire  signed [5:0] sext_ln151_221_fu_7303_p1;
wire  signed [2:0] mul_res_109_fu_7315_p1;
wire  signed [5:0] mul_res_109_fu_7315_p2;
wire   [2:0] tmp_133_fu_7325_p4;
wire  signed [2:0] mul_res_110_fu_7347_p0;
wire  signed [5:0] sext_ln151_223_fu_7335_p1;
wire  signed [2:0] mul_res_110_fu_7347_p1;
wire  signed [5:0] mul_res_110_fu_7347_p2;
wire   [2:0] tmp_134_fu_7357_p4;
wire  signed [2:0] mul_res_111_fu_7379_p0;
wire  signed [5:0] sext_ln151_225_fu_7367_p1;
wire  signed [2:0] mul_res_111_fu_7379_p1;
wire  signed [5:0] mul_res_111_fu_7379_p2;
wire   [2:0] tmp_135_fu_7389_p4;
wire  signed [2:0] mul_res_112_fu_7411_p0;
wire  signed [5:0] sext_ln151_227_fu_7399_p1;
wire  signed [2:0] mul_res_112_fu_7411_p1;
wire  signed [5:0] mul_res_112_fu_7411_p2;
wire   [2:0] tmp_136_fu_7421_p4;
wire  signed [2:0] mul_res_113_fu_7443_p0;
wire  signed [5:0] sext_ln151_229_fu_7431_p1;
wire  signed [2:0] mul_res_113_fu_7443_p1;
wire  signed [5:0] mul_res_113_fu_7443_p2;
wire   [2:0] tmp_137_fu_7453_p4;
wire  signed [2:0] mul_res_114_fu_7475_p0;
wire  signed [5:0] sext_ln151_231_fu_7463_p1;
wire  signed [2:0] mul_res_114_fu_7475_p1;
wire  signed [5:0] mul_res_114_fu_7475_p2;
wire   [2:0] tmp_138_fu_7485_p4;
wire  signed [2:0] mul_res_115_fu_7507_p0;
wire  signed [5:0] sext_ln151_233_fu_7495_p1;
wire  signed [2:0] mul_res_115_fu_7507_p1;
wire  signed [5:0] mul_res_115_fu_7507_p2;
wire   [2:0] tmp_139_fu_7517_p4;
wire  signed [2:0] mul_res_116_fu_7539_p0;
wire  signed [5:0] sext_ln151_235_fu_7527_p1;
wire  signed [2:0] mul_res_116_fu_7539_p1;
wire  signed [5:0] mul_res_116_fu_7539_p2;
wire   [2:0] tmp_140_fu_7549_p4;
wire  signed [2:0] mul_res_117_fu_7571_p0;
wire  signed [5:0] sext_ln151_237_fu_7559_p1;
wire  signed [2:0] mul_res_117_fu_7571_p1;
wire  signed [5:0] mul_res_117_fu_7571_p2;
wire   [2:0] tmp_141_fu_7581_p4;
wire  signed [2:0] mul_res_118_fu_7603_p0;
wire  signed [5:0] sext_ln151_239_fu_7591_p1;
wire  signed [2:0] mul_res_118_fu_7603_p1;
wire  signed [5:0] mul_res_118_fu_7603_p2;
wire   [2:0] tmp_142_fu_7613_p4;
wire  signed [2:0] mul_res_119_fu_7635_p0;
wire  signed [5:0] sext_ln151_241_fu_7623_p1;
wire  signed [2:0] mul_res_119_fu_7635_p1;
wire  signed [5:0] mul_res_119_fu_7635_p2;
wire  signed [6:0] sext_ln151_238_fu_7577_p1;
wire  signed [6:0] sext_ln151_240_fu_7609_p1;
wire  signed [6:0] sext_ln151_230_fu_7449_p1;
wire  signed [6:0] sext_ln151_234_fu_7513_p1;
wire   [6:0] add_ln153_110_fu_7651_p2;
wire  signed [6:0] sext_ln151_236_fu_7545_p1;
wire  signed [6:0] sext_ln151_222_fu_7321_p1;
wire  signed [6:0] sext_ln151_220_fu_7289_p1;
wire   [6:0] add_ln153_113_fu_7663_p2;
wire  signed [6:0] sext_ln151_232_fu_7481_p1;
wire  signed [6:0] sext_ln151_224_fu_7353_p1;
wire  signed [6:0] sext_ln151_228_fu_7417_p1;
wire  signed [6:0] sext_ln151_226_fu_7385_p1;
wire  signed [6:0] sext_ln153_63_fu_7641_p1;
wire   [2:0] tmp_143_fu_7687_p4;
wire  signed [2:0] mul_res_120_fu_7709_p0;
wire  signed [5:0] sext_ln151_242_fu_7697_p1;
wire  signed [2:0] mul_res_120_fu_7709_p1;
wire  signed [5:0] mul_res_120_fu_7709_p2;
wire   [2:0] tmp_144_fu_7719_p4;
wire  signed [2:0] mul_res_121_fu_7741_p0;
wire  signed [5:0] sext_ln151_244_fu_7729_p1;
wire  signed [2:0] mul_res_121_fu_7741_p1;
wire  signed [5:0] mul_res_121_fu_7741_p2;
wire   [2:0] tmp_145_fu_7751_p4;
wire  signed [2:0] mul_res_122_fu_7773_p0;
wire  signed [5:0] sext_ln151_246_fu_7761_p1;
wire  signed [2:0] mul_res_122_fu_7773_p1;
wire  signed [5:0] mul_res_122_fu_7773_p2;
wire   [2:0] tmp_146_fu_7783_p4;
wire  signed [2:0] mul_res_123_fu_7805_p0;
wire  signed [5:0] sext_ln151_248_fu_7793_p1;
wire  signed [2:0] mul_res_123_fu_7805_p1;
wire  signed [5:0] mul_res_123_fu_7805_p2;
wire   [2:0] tmp_147_fu_7815_p4;
wire  signed [2:0] mul_res_124_fu_7837_p0;
wire  signed [5:0] sext_ln151_250_fu_7825_p1;
wire  signed [2:0] mul_res_124_fu_7837_p1;
wire  signed [5:0] mul_res_124_fu_7837_p2;
wire   [2:0] tmp_148_fu_7847_p4;
wire  signed [2:0] mul_res_125_fu_7869_p0;
wire  signed [5:0] sext_ln151_252_fu_7857_p1;
wire  signed [2:0] mul_res_125_fu_7869_p1;
wire   [2:0] tmp_149_fu_7875_p4;
wire  signed [2:0] mul_res_126_fu_7897_p0;
wire  signed [5:0] sext_ln151_254_fu_7885_p1;
wire  signed [2:0] mul_res_126_fu_7897_p1;
wire  signed [5:0] mul_res_126_fu_7897_p2;
wire   [2:0] tmp_150_fu_7907_p4;
wire  signed [2:0] mul_res_127_fu_7929_p0;
wire  signed [5:0] sext_ln151_256_fu_7917_p1;
wire  signed [2:0] mul_res_127_fu_7929_p1;
wire   [2:0] tmp_151_fu_7935_p4;
wire  signed [2:0] mul_res_128_fu_7957_p0;
wire  signed [5:0] sext_ln151_258_fu_7945_p1;
wire  signed [2:0] mul_res_128_fu_7957_p1;
wire   [2:0] tmp_152_fu_7963_p4;
wire  signed [2:0] mul_res_129_fu_7985_p0;
wire  signed [5:0] sext_ln151_260_fu_7973_p1;
wire  signed [2:0] mul_res_129_fu_7985_p1;
wire  signed [5:0] mul_res_129_fu_7985_p2;
wire   [2:0] tmp_153_fu_7995_p4;
wire  signed [2:0] mul_res_130_fu_8017_p0;
wire  signed [5:0] sext_ln151_262_fu_8005_p1;
wire  signed [2:0] mul_res_130_fu_8017_p1;
wire  signed [5:0] mul_res_130_fu_8017_p2;
wire   [2:0] tmp_154_fu_8027_p4;
wire  signed [2:0] mul_res_131_fu_8049_p0;
wire  signed [5:0] sext_ln151_264_fu_8037_p1;
wire  signed [2:0] mul_res_131_fu_8049_p1;
wire  signed [5:0] mul_res_131_fu_8049_p2;
wire  signed [6:0] sext_ln151_261_fu_7991_p1;
wire  signed [6:0] sext_ln151_263_fu_8023_p1;
wire  signed [6:0] sext_ln151_245_fu_7747_p1;
wire  signed [6:0] sext_ln151_243_fu_7715_p1;
wire   [6:0] add_ln153_125_fu_8065_p2;
wire  signed [6:0] sext_ln151_255_fu_7903_p1;
wire  signed [6:0] sext_ln151_247_fu_7779_p1;
wire  signed [6:0] sext_ln151_251_fu_7843_p1;
wire  signed [6:0] sext_ln151_249_fu_7811_p1;
wire  signed [6:0] sext_ln153_70_fu_8055_p1;
wire   [2:0] tmp_155_fu_8089_p4;
wire  signed [2:0] mul_res_132_fu_8111_p0;
wire  signed [5:0] sext_ln151_265_fu_8099_p1;
wire  signed [2:0] mul_res_132_fu_8111_p1;
wire  signed [5:0] mul_res_132_fu_8111_p2;
wire   [2:0] tmp_156_fu_8121_p4;
wire  signed [2:0] mul_res_133_fu_8143_p0;
wire  signed [5:0] sext_ln151_267_fu_8131_p1;
wire  signed [2:0] mul_res_133_fu_8143_p1;
wire  signed [5:0] mul_res_133_fu_8143_p2;
wire   [2:0] tmp_157_fu_8153_p4;
wire  signed [2:0] mul_res_134_fu_8175_p0;
wire  signed [5:0] sext_ln151_269_fu_8163_p1;
wire  signed [2:0] mul_res_134_fu_8175_p1;
wire  signed [5:0] mul_res_134_fu_8175_p2;
wire   [2:0] tmp_158_fu_8185_p4;
wire  signed [2:0] mul_res_135_fu_8207_p0;
wire  signed [5:0] sext_ln151_271_fu_8195_p1;
wire  signed [2:0] mul_res_135_fu_8207_p1;
wire  signed [5:0] mul_res_135_fu_8207_p2;
wire   [2:0] tmp_159_fu_8217_p4;
wire  signed [2:0] mul_res_136_fu_8239_p0;
wire  signed [5:0] sext_ln151_273_fu_8227_p1;
wire  signed [2:0] mul_res_136_fu_8239_p1;
wire  signed [5:0] mul_res_136_fu_8239_p2;
wire   [2:0] tmp_160_fu_8249_p4;
wire  signed [2:0] mul_res_137_fu_8271_p0;
wire  signed [5:0] sext_ln151_275_fu_8259_p1;
wire  signed [2:0] mul_res_137_fu_8271_p1;
wire   [2:0] tmp_161_fu_8277_p4;
wire  signed [2:0] mul_res_138_fu_8299_p0;
wire  signed [5:0] sext_ln151_277_fu_8287_p1;
wire  signed [2:0] mul_res_138_fu_8299_p1;
wire  signed [5:0] mul_res_138_fu_8299_p2;
wire   [2:0] tmp_162_fu_8309_p4;
wire  signed [2:0] mul_res_139_fu_8331_p0;
wire  signed [5:0] sext_ln151_279_fu_8319_p1;
wire  signed [2:0] mul_res_139_fu_8331_p1;
wire   [2:0] tmp_163_fu_8337_p4;
wire  signed [2:0] mul_res_140_fu_8359_p0;
wire  signed [5:0] sext_ln151_281_fu_8347_p1;
wire  signed [2:0] mul_res_140_fu_8359_p1;
wire   [2:0] tmp_164_fu_8365_p4;
wire  signed [2:0] mul_res_141_fu_8387_p0;
wire  signed [5:0] sext_ln151_283_fu_8375_p1;
wire  signed [2:0] mul_res_141_fu_8387_p1;
wire  signed [5:0] mul_res_141_fu_8387_p2;
wire   [2:0] tmp_165_fu_8397_p4;
wire  signed [2:0] mul_res_142_fu_8419_p0;
wire  signed [5:0] sext_ln151_285_fu_8407_p1;
wire  signed [2:0] mul_res_142_fu_8419_p1;
wire  signed [5:0] mul_res_142_fu_8419_p2;
wire   [2:0] tmp_166_fu_8429_p4;
wire  signed [2:0] mul_res_143_fu_8451_p0;
wire  signed [5:0] sext_ln151_287_fu_8439_p1;
wire  signed [2:0] mul_res_143_fu_8451_p1;
wire  signed [5:0] mul_res_143_fu_8451_p2;
wire  signed [6:0] sext_ln151_284_fu_8393_p1;
wire  signed [6:0] sext_ln151_286_fu_8425_p1;
wire  signed [6:0] sext_ln151_268_fu_8149_p1;
wire  signed [6:0] sext_ln151_266_fu_8117_p1;
wire   [6:0] add_ln153_137_fu_8467_p2;
wire  signed [6:0] sext_ln151_278_fu_8305_p1;
wire  signed [6:0] sext_ln151_270_fu_8181_p1;
wire  signed [6:0] sext_ln151_274_fu_8245_p1;
wire  signed [6:0] sext_ln151_272_fu_8213_p1;
wire  signed [6:0] sext_ln153_77_fu_8457_p1;
wire   [2:0] tmp_167_fu_8491_p4;
wire  signed [2:0] mul_res_144_fu_8513_p0;
wire  signed [5:0] sext_ln151_288_fu_8501_p1;
wire  signed [2:0] mul_res_144_fu_8513_p1;
wire  signed [5:0] mul_res_144_fu_8513_p2;
wire   [2:0] tmp_168_fu_8523_p4;
wire  signed [2:0] mul_res_145_fu_8545_p0;
wire  signed [5:0] sext_ln151_290_fu_8533_p1;
wire  signed [2:0] mul_res_145_fu_8545_p1;
wire  signed [5:0] mul_res_145_fu_8545_p2;
wire   [2:0] tmp_169_fu_8555_p4;
wire  signed [2:0] mul_res_146_fu_8577_p0;
wire  signed [5:0] sext_ln151_292_fu_8565_p1;
wire  signed [2:0] mul_res_146_fu_8577_p1;
wire  signed [5:0] mul_res_146_fu_8577_p2;
wire   [2:0] tmp_170_fu_8587_p4;
wire  signed [2:0] mul_res_147_fu_8609_p0;
wire  signed [5:0] sext_ln151_294_fu_8597_p1;
wire  signed [2:0] mul_res_147_fu_8609_p1;
wire  signed [5:0] mul_res_147_fu_8609_p2;
wire   [2:0] tmp_171_fu_8619_p4;
wire  signed [2:0] mul_res_148_fu_8641_p0;
wire  signed [5:0] sext_ln151_296_fu_8629_p1;
wire  signed [2:0] mul_res_148_fu_8641_p1;
wire  signed [5:0] mul_res_148_fu_8641_p2;
wire   [2:0] tmp_172_fu_8651_p4;
wire  signed [2:0] mul_res_149_fu_8673_p0;
wire  signed [5:0] sext_ln151_298_fu_8661_p1;
wire  signed [2:0] mul_res_149_fu_8673_p1;
wire   [2:0] tmp_173_fu_8679_p4;
wire  signed [2:0] mul_res_150_fu_8701_p0;
wire  signed [5:0] sext_ln151_300_fu_8689_p1;
wire  signed [2:0] mul_res_150_fu_8701_p1;
wire  signed [5:0] mul_res_150_fu_8701_p2;
wire   [2:0] tmp_174_fu_8711_p4;
wire  signed [2:0] mul_res_151_fu_8733_p0;
wire  signed [5:0] sext_ln151_302_fu_8721_p1;
wire  signed [2:0] mul_res_151_fu_8733_p1;
wire   [2:0] tmp_175_fu_8739_p4;
wire  signed [2:0] mul_res_152_fu_8761_p0;
wire  signed [5:0] sext_ln151_304_fu_8749_p1;
wire  signed [2:0] mul_res_152_fu_8761_p1;
wire   [2:0] tmp_176_fu_8767_p4;
wire  signed [2:0] mul_res_153_fu_8789_p0;
wire  signed [5:0] sext_ln151_306_fu_8777_p1;
wire  signed [2:0] mul_res_153_fu_8789_p1;
wire  signed [5:0] mul_res_153_fu_8789_p2;
wire   [2:0] tmp_177_fu_8799_p4;
wire  signed [2:0] mul_res_154_fu_8821_p0;
wire  signed [5:0] sext_ln151_308_fu_8809_p1;
wire  signed [2:0] mul_res_154_fu_8821_p1;
wire  signed [5:0] mul_res_154_fu_8821_p2;
wire   [2:0] tmp_178_fu_8831_p4;
wire  signed [2:0] mul_res_155_fu_8853_p0;
wire  signed [5:0] sext_ln151_310_fu_8841_p1;
wire  signed [2:0] mul_res_155_fu_8853_p1;
wire  signed [5:0] mul_res_155_fu_8853_p2;
wire  signed [6:0] sext_ln151_307_fu_8795_p1;
wire  signed [6:0] sext_ln151_309_fu_8827_p1;
wire  signed [6:0] sext_ln151_291_fu_8551_p1;
wire  signed [6:0] sext_ln151_289_fu_8519_p1;
wire   [6:0] add_ln153_149_fu_8869_p2;
wire  signed [6:0] sext_ln151_301_fu_8707_p1;
wire  signed [6:0] sext_ln151_293_fu_8583_p1;
wire  signed [6:0] sext_ln151_297_fu_8647_p1;
wire  signed [6:0] sext_ln151_295_fu_8615_p1;
wire  signed [6:0] sext_ln153_84_fu_8859_p1;
wire   [2:0] tmp_179_fu_8893_p4;
wire  signed [2:0] mul_res_156_fu_8915_p0;
wire  signed [5:0] sext_ln151_311_fu_8903_p1;
wire  signed [2:0] mul_res_156_fu_8915_p1;
wire  signed [5:0] mul_res_156_fu_8915_p2;
wire   [2:0] tmp_180_fu_8925_p4;
wire  signed [2:0] mul_res_157_fu_8947_p0;
wire  signed [5:0] sext_ln151_313_fu_8935_p1;
wire  signed [2:0] mul_res_157_fu_8947_p1;
wire  signed [5:0] mul_res_157_fu_8947_p2;
wire   [2:0] tmp_181_fu_8957_p4;
wire  signed [2:0] mul_res_158_fu_8979_p0;
wire  signed [5:0] sext_ln151_315_fu_8967_p1;
wire  signed [2:0] mul_res_158_fu_8979_p1;
wire  signed [5:0] mul_res_158_fu_8979_p2;
wire   [2:0] tmp_182_fu_8989_p4;
wire  signed [2:0] mul_res_159_fu_9011_p0;
wire  signed [5:0] sext_ln151_317_fu_8999_p1;
wire  signed [2:0] mul_res_159_fu_9011_p1;
wire  signed [5:0] mul_res_159_fu_9011_p2;
wire   [2:0] tmp_183_fu_9021_p4;
wire  signed [2:0] mul_res_160_fu_9043_p0;
wire  signed [5:0] sext_ln151_319_fu_9031_p1;
wire  signed [2:0] mul_res_160_fu_9043_p1;
wire  signed [5:0] mul_res_160_fu_9043_p2;
wire   [2:0] tmp_184_fu_9053_p4;
wire  signed [2:0] mul_res_161_fu_9075_p0;
wire  signed [5:0] sext_ln151_321_fu_9063_p1;
wire  signed [2:0] mul_res_161_fu_9075_p1;
wire   [2:0] tmp_185_fu_9081_p4;
wire  signed [2:0] mul_res_162_fu_9103_p0;
wire  signed [5:0] sext_ln151_323_fu_9091_p1;
wire  signed [2:0] mul_res_162_fu_9103_p1;
wire  signed [5:0] mul_res_162_fu_9103_p2;
wire   [2:0] tmp_186_fu_9113_p4;
wire  signed [2:0] mul_res_163_fu_9135_p0;
wire  signed [5:0] sext_ln151_325_fu_9123_p1;
wire  signed [2:0] mul_res_163_fu_9135_p1;
wire   [2:0] tmp_187_fu_9141_p4;
wire  signed [2:0] mul_res_164_fu_9163_p0;
wire  signed [5:0] sext_ln151_327_fu_9151_p1;
wire  signed [2:0] mul_res_164_fu_9163_p1;
wire   [2:0] tmp_188_fu_9169_p4;
wire  signed [2:0] mul_res_165_fu_9191_p0;
wire  signed [5:0] sext_ln151_329_fu_9179_p1;
wire  signed [2:0] mul_res_165_fu_9191_p1;
wire  signed [5:0] mul_res_165_fu_9191_p2;
wire   [2:0] tmp_189_fu_9201_p4;
wire  signed [2:0] mul_res_166_fu_9223_p0;
wire  signed [5:0] sext_ln151_331_fu_9211_p1;
wire  signed [2:0] mul_res_166_fu_9223_p1;
wire  signed [5:0] mul_res_166_fu_9223_p2;
wire   [2:0] tmp_190_fu_9233_p4;
wire  signed [2:0] mul_res_167_fu_9255_p0;
wire  signed [5:0] sext_ln151_333_fu_9243_p1;
wire  signed [2:0] mul_res_167_fu_9255_p1;
wire  signed [5:0] mul_res_167_fu_9255_p2;
wire  signed [6:0] sext_ln151_330_fu_9197_p1;
wire  signed [6:0] sext_ln151_332_fu_9229_p1;
wire  signed [6:0] sext_ln151_314_fu_8953_p1;
wire  signed [6:0] sext_ln151_312_fu_8921_p1;
wire   [6:0] add_ln153_161_fu_9271_p2;
wire  signed [6:0] sext_ln151_324_fu_9109_p1;
wire  signed [6:0] sext_ln151_316_fu_8985_p1;
wire  signed [6:0] sext_ln151_320_fu_9049_p1;
wire  signed [6:0] sext_ln151_318_fu_9017_p1;
wire  signed [6:0] sext_ln153_91_fu_9261_p1;
wire   [2:0] tmp_191_fu_9295_p4;
wire  signed [2:0] mul_res_168_fu_9317_p0;
wire  signed [5:0] sext_ln151_334_fu_9305_p1;
wire  signed [2:0] mul_res_168_fu_9317_p1;
wire  signed [5:0] mul_res_168_fu_9317_p2;
wire   [2:0] tmp_192_fu_9327_p4;
wire  signed [2:0] mul_res_169_fu_9349_p0;
wire  signed [5:0] sext_ln151_336_fu_9337_p1;
wire  signed [2:0] mul_res_169_fu_9349_p1;
wire  signed [5:0] mul_res_169_fu_9349_p2;
wire   [2:0] tmp_193_fu_9359_p4;
wire  signed [2:0] mul_res_170_fu_9381_p0;
wire  signed [5:0] sext_ln151_338_fu_9369_p1;
wire  signed [2:0] mul_res_170_fu_9381_p1;
wire  signed [5:0] mul_res_170_fu_9381_p2;
wire   [2:0] tmp_194_fu_9391_p4;
wire  signed [2:0] mul_res_171_fu_9413_p0;
wire  signed [5:0] sext_ln151_340_fu_9401_p1;
wire  signed [2:0] mul_res_171_fu_9413_p1;
wire  signed [5:0] mul_res_171_fu_9413_p2;
wire   [2:0] tmp_195_fu_9423_p4;
wire  signed [2:0] mul_res_172_fu_9445_p0;
wire  signed [5:0] sext_ln151_342_fu_9433_p1;
wire  signed [2:0] mul_res_172_fu_9445_p1;
wire  signed [5:0] mul_res_172_fu_9445_p2;
wire   [2:0] tmp_196_fu_9455_p4;
wire  signed [2:0] mul_res_173_fu_9477_p0;
wire  signed [5:0] sext_ln151_344_fu_9465_p1;
wire  signed [2:0] mul_res_173_fu_9477_p1;
wire   [2:0] tmp_197_fu_9483_p4;
wire  signed [2:0] mul_res_174_fu_9505_p0;
wire  signed [5:0] sext_ln151_346_fu_9493_p1;
wire  signed [2:0] mul_res_174_fu_9505_p1;
wire  signed [5:0] mul_res_174_fu_9505_p2;
wire   [2:0] tmp_198_fu_9515_p4;
wire  signed [2:0] mul_res_175_fu_9537_p0;
wire  signed [5:0] sext_ln151_348_fu_9525_p1;
wire  signed [2:0] mul_res_175_fu_9537_p1;
wire   [2:0] tmp_199_fu_9543_p4;
wire  signed [2:0] mul_res_176_fu_9565_p0;
wire  signed [5:0] sext_ln151_350_fu_9553_p1;
wire  signed [2:0] mul_res_176_fu_9565_p1;
wire   [2:0] tmp_200_fu_9571_p4;
wire  signed [2:0] mul_res_177_fu_9593_p0;
wire  signed [5:0] sext_ln151_352_fu_9581_p1;
wire  signed [2:0] mul_res_177_fu_9593_p1;
wire  signed [5:0] mul_res_177_fu_9593_p2;
wire   [2:0] tmp_201_fu_9603_p4;
wire  signed [2:0] mul_res_178_fu_9625_p0;
wire  signed [5:0] sext_ln151_354_fu_9613_p1;
wire  signed [2:0] mul_res_178_fu_9625_p1;
wire  signed [5:0] mul_res_178_fu_9625_p2;
wire   [2:0] tmp_202_fu_9635_p4;
wire  signed [2:0] mul_res_179_fu_9657_p0;
wire  signed [5:0] sext_ln151_356_fu_9645_p1;
wire  signed [2:0] mul_res_179_fu_9657_p1;
wire  signed [5:0] mul_res_179_fu_9657_p2;
wire  signed [6:0] sext_ln151_353_fu_9599_p1;
wire  signed [6:0] sext_ln151_355_fu_9631_p1;
wire  signed [6:0] sext_ln151_337_fu_9355_p1;
wire  signed [6:0] sext_ln151_335_fu_9323_p1;
wire   [6:0] add_ln153_173_fu_9673_p2;
wire  signed [6:0] sext_ln151_347_fu_9511_p1;
wire  signed [6:0] sext_ln151_339_fu_9387_p1;
wire  signed [6:0] sext_ln151_343_fu_9451_p1;
wire  signed [6:0] sext_ln151_341_fu_9419_p1;
wire  signed [6:0] sext_ln153_98_fu_9663_p1;
wire   [2:0] tmp_203_fu_9697_p4;
wire  signed [2:0] mul_res_180_fu_9719_p0;
wire  signed [5:0] sext_ln151_357_fu_9707_p1;
wire  signed [2:0] mul_res_180_fu_9719_p1;
wire  signed [5:0] mul_res_180_fu_9719_p2;
wire   [2:0] tmp_204_fu_9729_p4;
wire  signed [2:0] mul_res_181_fu_9751_p0;
wire  signed [5:0] sext_ln151_359_fu_9739_p1;
wire  signed [2:0] mul_res_181_fu_9751_p1;
wire  signed [5:0] mul_res_181_fu_9751_p2;
wire   [2:0] tmp_205_fu_9761_p4;
wire  signed [2:0] mul_res_182_fu_9783_p0;
wire  signed [5:0] sext_ln151_361_fu_9771_p1;
wire  signed [2:0] mul_res_182_fu_9783_p1;
wire  signed [5:0] mul_res_182_fu_9783_p2;
wire   [2:0] tmp_206_fu_9793_p4;
wire  signed [2:0] mul_res_183_fu_9815_p0;
wire  signed [5:0] sext_ln151_363_fu_9803_p1;
wire  signed [2:0] mul_res_183_fu_9815_p1;
wire  signed [5:0] mul_res_183_fu_9815_p2;
wire   [2:0] tmp_207_fu_9825_p4;
wire  signed [2:0] mul_res_184_fu_9847_p0;
wire  signed [5:0] sext_ln151_365_fu_9835_p1;
wire  signed [2:0] mul_res_184_fu_9847_p1;
wire  signed [5:0] mul_res_184_fu_9847_p2;
wire   [2:0] tmp_208_fu_9857_p4;
wire  signed [2:0] mul_res_185_fu_9879_p0;
wire  signed [5:0] sext_ln151_367_fu_9867_p1;
wire  signed [2:0] mul_res_185_fu_9879_p1;
wire   [2:0] tmp_209_fu_9885_p4;
wire  signed [2:0] mul_res_186_fu_9907_p0;
wire  signed [5:0] sext_ln151_369_fu_9895_p1;
wire  signed [2:0] mul_res_186_fu_9907_p1;
wire  signed [5:0] mul_res_186_fu_9907_p2;
wire   [2:0] tmp_210_fu_9917_p4;
wire  signed [2:0] mul_res_187_fu_9939_p0;
wire  signed [5:0] sext_ln151_371_fu_9927_p1;
wire  signed [2:0] mul_res_187_fu_9939_p1;
wire   [2:0] tmp_211_fu_9945_p4;
wire  signed [2:0] mul_res_188_fu_9967_p0;
wire  signed [5:0] sext_ln151_373_fu_9955_p1;
wire  signed [2:0] mul_res_188_fu_9967_p1;
wire   [2:0] tmp_212_fu_9973_p4;
wire  signed [2:0] mul_res_189_fu_9995_p0;
wire  signed [5:0] sext_ln151_375_fu_9983_p1;
wire  signed [2:0] mul_res_189_fu_9995_p1;
wire  signed [5:0] mul_res_189_fu_9995_p2;
wire   [2:0] tmp_213_fu_10005_p4;
wire  signed [2:0] mul_res_190_fu_10027_p0;
wire  signed [5:0] sext_ln151_377_fu_10015_p1;
wire  signed [2:0] mul_res_190_fu_10027_p1;
wire  signed [5:0] mul_res_190_fu_10027_p2;
wire   [2:0] tmp_214_fu_10037_p4;
wire  signed [2:0] mul_res_191_fu_10059_p0;
wire  signed [5:0] sext_ln151_379_fu_10047_p1;
wire  signed [2:0] mul_res_191_fu_10059_p1;
wire  signed [5:0] mul_res_191_fu_10059_p2;
wire  signed [6:0] sext_ln151_376_fu_10001_p1;
wire  signed [6:0] sext_ln151_378_fu_10033_p1;
wire  signed [6:0] sext_ln151_360_fu_9757_p1;
wire  signed [6:0] sext_ln151_358_fu_9725_p1;
wire   [6:0] add_ln153_185_fu_10075_p2;
wire  signed [6:0] sext_ln151_370_fu_9913_p1;
wire  signed [6:0] sext_ln151_362_fu_9789_p1;
wire  signed [6:0] sext_ln151_366_fu_9853_p1;
wire  signed [6:0] sext_ln151_364_fu_9821_p1;
wire  signed [6:0] sext_ln153_105_fu_10065_p1;
wire   [2:0] tmp_215_fu_10099_p4;
wire  signed [2:0] mul_res_192_fu_10121_p0;
wire  signed [5:0] sext_ln151_380_fu_10109_p1;
wire  signed [2:0] mul_res_192_fu_10121_p1;
wire  signed [5:0] mul_res_192_fu_10121_p2;
wire   [2:0] tmp_216_fu_10131_p4;
wire  signed [2:0] mul_res_193_fu_10153_p0;
wire  signed [5:0] sext_ln151_382_fu_10141_p1;
wire  signed [2:0] mul_res_193_fu_10153_p1;
wire  signed [5:0] mul_res_193_fu_10153_p2;
wire   [2:0] tmp_217_fu_10163_p4;
wire  signed [2:0] mul_res_194_fu_10185_p0;
wire  signed [5:0] sext_ln151_384_fu_10173_p1;
wire  signed [2:0] mul_res_194_fu_10185_p1;
wire  signed [5:0] mul_res_194_fu_10185_p2;
wire   [2:0] tmp_218_fu_10195_p4;
wire  signed [2:0] mul_res_195_fu_10217_p0;
wire  signed [5:0] sext_ln151_386_fu_10205_p1;
wire  signed [2:0] mul_res_195_fu_10217_p1;
wire  signed [5:0] mul_res_195_fu_10217_p2;
wire   [2:0] tmp_219_fu_10227_p4;
wire  signed [2:0] mul_res_196_fu_10249_p0;
wire  signed [5:0] sext_ln151_388_fu_10237_p1;
wire  signed [2:0] mul_res_196_fu_10249_p1;
wire  signed [5:0] mul_res_196_fu_10249_p2;
wire   [2:0] tmp_220_fu_10259_p4;
wire  signed [2:0] mul_res_197_fu_10281_p0;
wire  signed [5:0] sext_ln151_390_fu_10269_p1;
wire  signed [2:0] mul_res_197_fu_10281_p1;
wire   [2:0] tmp_221_fu_10287_p4;
wire  signed [2:0] mul_res_198_fu_10309_p0;
wire  signed [5:0] sext_ln151_392_fu_10297_p1;
wire  signed [2:0] mul_res_198_fu_10309_p1;
wire  signed [5:0] mul_res_198_fu_10309_p2;
wire   [2:0] tmp_222_fu_10319_p4;
wire  signed [2:0] mul_res_199_fu_10341_p0;
wire  signed [5:0] sext_ln151_394_fu_10329_p1;
wire  signed [2:0] mul_res_199_fu_10341_p1;
wire   [2:0] tmp_223_fu_10347_p4;
wire  signed [2:0] mul_res_200_fu_10369_p0;
wire  signed [5:0] sext_ln151_396_fu_10357_p1;
wire  signed [2:0] mul_res_200_fu_10369_p1;
wire   [2:0] tmp_224_fu_10375_p4;
wire  signed [2:0] mul_res_201_fu_10397_p0;
wire  signed [5:0] sext_ln151_398_fu_10385_p1;
wire  signed [2:0] mul_res_201_fu_10397_p1;
wire  signed [5:0] mul_res_201_fu_10397_p2;
wire   [2:0] tmp_225_fu_10407_p4;
wire  signed [2:0] mul_res_202_fu_10429_p0;
wire  signed [5:0] sext_ln151_400_fu_10417_p1;
wire  signed [2:0] mul_res_202_fu_10429_p1;
wire  signed [5:0] mul_res_202_fu_10429_p2;
wire   [2:0] tmp_226_fu_10439_p4;
wire  signed [2:0] mul_res_203_fu_10461_p0;
wire  signed [5:0] sext_ln151_402_fu_10449_p1;
wire  signed [2:0] mul_res_203_fu_10461_p1;
wire  signed [5:0] mul_res_203_fu_10461_p2;
wire  signed [6:0] sext_ln151_399_fu_10403_p1;
wire  signed [6:0] sext_ln151_401_fu_10435_p1;
wire  signed [6:0] sext_ln151_383_fu_10159_p1;
wire  signed [6:0] sext_ln151_381_fu_10127_p1;
wire   [6:0] add_ln153_197_fu_10477_p2;
wire  signed [6:0] sext_ln151_393_fu_10315_p1;
wire  signed [6:0] sext_ln151_385_fu_10191_p1;
wire  signed [6:0] sext_ln151_389_fu_10255_p1;
wire  signed [6:0] sext_ln151_387_fu_10223_p1;
wire  signed [6:0] sext_ln153_112_fu_10467_p1;
wire   [2:0] tmp_227_fu_10501_p4;
wire  signed [2:0] mul_res_204_fu_10523_p0;
wire  signed [5:0] sext_ln151_403_fu_10511_p1;
wire  signed [2:0] mul_res_204_fu_10523_p1;
wire  signed [5:0] mul_res_204_fu_10523_p2;
wire   [2:0] tmp_228_fu_10533_p4;
wire  signed [2:0] mul_res_205_fu_10555_p0;
wire  signed [5:0] sext_ln151_405_fu_10543_p1;
wire  signed [2:0] mul_res_205_fu_10555_p1;
wire  signed [5:0] mul_res_205_fu_10555_p2;
wire   [2:0] tmp_229_fu_10565_p4;
wire  signed [2:0] mul_res_206_fu_10587_p0;
wire  signed [5:0] sext_ln151_407_fu_10575_p1;
wire  signed [2:0] mul_res_206_fu_10587_p1;
wire  signed [5:0] mul_res_206_fu_10587_p2;
wire   [2:0] tmp_230_fu_10597_p4;
wire  signed [2:0] mul_res_207_fu_10619_p0;
wire  signed [5:0] sext_ln151_409_fu_10607_p1;
wire  signed [2:0] mul_res_207_fu_10619_p1;
wire  signed [5:0] mul_res_207_fu_10619_p2;
wire   [2:0] tmp_231_fu_10629_p4;
wire  signed [2:0] mul_res_208_fu_10651_p0;
wire  signed [5:0] sext_ln151_411_fu_10639_p1;
wire  signed [2:0] mul_res_208_fu_10651_p1;
wire  signed [5:0] mul_res_208_fu_10651_p2;
wire   [2:0] tmp_232_fu_10661_p4;
wire  signed [2:0] mul_res_209_fu_10683_p0;
wire  signed [5:0] sext_ln151_413_fu_10671_p1;
wire  signed [2:0] mul_res_209_fu_10683_p1;
wire   [2:0] tmp_233_fu_10689_p4;
wire  signed [2:0] mul_res_210_fu_10711_p0;
wire  signed [5:0] sext_ln151_415_fu_10699_p1;
wire  signed [2:0] mul_res_210_fu_10711_p1;
wire  signed [5:0] mul_res_210_fu_10711_p2;
wire   [2:0] tmp_234_fu_10721_p4;
wire  signed [2:0] mul_res_211_fu_10743_p0;
wire  signed [5:0] sext_ln151_417_fu_10731_p1;
wire  signed [2:0] mul_res_211_fu_10743_p1;
wire   [2:0] tmp_235_fu_10749_p4;
wire  signed [2:0] mul_res_212_fu_10771_p0;
wire  signed [5:0] sext_ln151_419_fu_10759_p1;
wire  signed [2:0] mul_res_212_fu_10771_p1;
wire   [2:0] tmp_236_fu_10777_p4;
wire  signed [2:0] mul_res_213_fu_10799_p0;
wire  signed [5:0] sext_ln151_421_fu_10787_p1;
wire  signed [2:0] mul_res_213_fu_10799_p1;
wire  signed [5:0] mul_res_213_fu_10799_p2;
wire   [2:0] tmp_237_fu_10809_p4;
wire  signed [2:0] mul_res_214_fu_10831_p0;
wire  signed [5:0] sext_ln151_423_fu_10819_p1;
wire  signed [2:0] mul_res_214_fu_10831_p1;
wire  signed [5:0] mul_res_214_fu_10831_p2;
wire   [2:0] tmp_238_fu_10841_p4;
wire  signed [2:0] mul_res_215_fu_10863_p0;
wire  signed [5:0] sext_ln151_425_fu_10851_p1;
wire  signed [2:0] mul_res_215_fu_10863_p1;
wire  signed [5:0] mul_res_215_fu_10863_p2;
wire  signed [6:0] sext_ln151_422_fu_10805_p1;
wire  signed [6:0] sext_ln151_424_fu_10837_p1;
wire  signed [6:0] sext_ln151_406_fu_10561_p1;
wire  signed [6:0] sext_ln151_404_fu_10529_p1;
wire   [6:0] add_ln153_209_fu_10879_p2;
wire  signed [6:0] sext_ln151_416_fu_10717_p1;
wire  signed [6:0] sext_ln151_408_fu_10593_p1;
wire  signed [6:0] sext_ln151_412_fu_10657_p1;
wire  signed [6:0] sext_ln151_410_fu_10625_p1;
wire  signed [6:0] sext_ln153_119_fu_10869_p1;
wire   [2:0] tmp_239_fu_10903_p4;
wire  signed [2:0] mul_res_216_fu_10925_p0;
wire  signed [5:0] sext_ln151_426_fu_10913_p1;
wire  signed [2:0] mul_res_216_fu_10925_p1;
wire  signed [5:0] mul_res_216_fu_10925_p2;
wire   [2:0] tmp_240_fu_10935_p4;
wire  signed [2:0] mul_res_217_fu_10957_p0;
wire  signed [5:0] sext_ln151_428_fu_10945_p1;
wire  signed [2:0] mul_res_217_fu_10957_p1;
wire  signed [5:0] mul_res_217_fu_10957_p2;
wire   [2:0] tmp_241_fu_10967_p4;
wire  signed [2:0] mul_res_218_fu_10989_p0;
wire  signed [5:0] sext_ln151_430_fu_10977_p1;
wire  signed [2:0] mul_res_218_fu_10989_p1;
wire  signed [5:0] mul_res_218_fu_10989_p2;
wire   [2:0] tmp_242_fu_10999_p4;
wire  signed [2:0] mul_res_219_fu_11021_p0;
wire  signed [5:0] sext_ln151_432_fu_11009_p1;
wire  signed [2:0] mul_res_219_fu_11021_p1;
wire  signed [5:0] mul_res_219_fu_11021_p2;
wire   [2:0] tmp_243_fu_11031_p4;
wire  signed [2:0] mul_res_220_fu_11053_p0;
wire  signed [5:0] sext_ln151_434_fu_11041_p1;
wire  signed [2:0] mul_res_220_fu_11053_p1;
wire  signed [5:0] mul_res_220_fu_11053_p2;
wire   [2:0] tmp_244_fu_11063_p4;
wire  signed [2:0] mul_res_221_fu_11085_p0;
wire  signed [5:0] sext_ln151_436_fu_11073_p1;
wire  signed [2:0] mul_res_221_fu_11085_p1;
wire   [2:0] tmp_245_fu_11091_p4;
wire  signed [2:0] mul_res_222_fu_11113_p0;
wire  signed [5:0] sext_ln151_438_fu_11101_p1;
wire  signed [2:0] mul_res_222_fu_11113_p1;
wire  signed [5:0] mul_res_222_fu_11113_p2;
wire   [2:0] tmp_246_fu_11123_p4;
wire  signed [2:0] mul_res_223_fu_11145_p0;
wire  signed [5:0] sext_ln151_440_fu_11133_p1;
wire  signed [2:0] mul_res_223_fu_11145_p1;
wire   [2:0] tmp_247_fu_11151_p4;
wire  signed [2:0] mul_res_224_fu_11173_p0;
wire  signed [5:0] sext_ln151_442_fu_11161_p1;
wire  signed [2:0] mul_res_224_fu_11173_p1;
wire   [2:0] tmp_248_fu_11179_p4;
wire  signed [2:0] mul_res_225_fu_11201_p0;
wire  signed [5:0] sext_ln151_444_fu_11189_p1;
wire  signed [2:0] mul_res_225_fu_11201_p1;
wire  signed [5:0] mul_res_225_fu_11201_p2;
wire   [2:0] tmp_249_fu_11211_p4;
wire  signed [2:0] mul_res_226_fu_11233_p0;
wire  signed [5:0] sext_ln151_446_fu_11221_p1;
wire  signed [2:0] mul_res_226_fu_11233_p1;
wire  signed [5:0] mul_res_226_fu_11233_p2;
wire   [2:0] tmp_250_fu_11243_p4;
wire  signed [2:0] mul_res_227_fu_11265_p0;
wire  signed [5:0] sext_ln151_448_fu_11253_p1;
wire  signed [2:0] mul_res_227_fu_11265_p1;
wire  signed [5:0] mul_res_227_fu_11265_p2;
wire  signed [6:0] sext_ln151_445_fu_11207_p1;
wire  signed [6:0] sext_ln151_447_fu_11239_p1;
wire  signed [6:0] sext_ln151_429_fu_10963_p1;
wire  signed [6:0] sext_ln151_427_fu_10931_p1;
wire   [6:0] add_ln153_221_fu_11281_p2;
wire  signed [6:0] sext_ln151_439_fu_11119_p1;
wire  signed [6:0] sext_ln151_431_fu_10995_p1;
wire  signed [6:0] sext_ln151_435_fu_11059_p1;
wire  signed [6:0] sext_ln151_433_fu_11027_p1;
wire  signed [6:0] sext_ln153_126_fu_11271_p1;
wire   [2:0] tmp_251_fu_11305_p4;
wire  signed [2:0] mul_res_228_fu_11327_p0;
wire  signed [5:0] sext_ln151_449_fu_11315_p1;
wire  signed [2:0] mul_res_228_fu_11327_p1;
wire  signed [5:0] mul_res_228_fu_11327_p2;
wire   [2:0] tmp_252_fu_11337_p4;
wire  signed [2:0] mul_res_229_fu_11359_p0;
wire  signed [5:0] sext_ln151_451_fu_11347_p1;
wire  signed [2:0] mul_res_229_fu_11359_p1;
wire  signed [5:0] mul_res_229_fu_11359_p2;
wire   [2:0] tmp_253_fu_11369_p4;
wire  signed [2:0] mul_res_230_fu_11391_p0;
wire  signed [5:0] sext_ln151_453_fu_11379_p1;
wire  signed [2:0] mul_res_230_fu_11391_p1;
wire  signed [5:0] mul_res_230_fu_11391_p2;
wire   [2:0] tmp_254_fu_11401_p4;
wire  signed [2:0] mul_res_231_fu_11423_p0;
wire  signed [5:0] sext_ln151_455_fu_11411_p1;
wire  signed [2:0] mul_res_231_fu_11423_p1;
wire  signed [5:0] mul_res_231_fu_11423_p2;
wire   [2:0] tmp_255_fu_11433_p4;
wire  signed [2:0] mul_res_232_fu_11455_p0;
wire  signed [5:0] sext_ln151_457_fu_11443_p1;
wire  signed [2:0] mul_res_232_fu_11455_p1;
wire  signed [5:0] mul_res_232_fu_11455_p2;
wire   [2:0] tmp_256_fu_11465_p4;
wire  signed [2:0] mul_res_233_fu_11487_p0;
wire  signed [5:0] sext_ln151_459_fu_11475_p1;
wire  signed [2:0] mul_res_233_fu_11487_p1;
wire   [2:0] tmp_257_fu_11493_p4;
wire  signed [2:0] mul_res_234_fu_11515_p0;
wire  signed [5:0] sext_ln151_461_fu_11503_p1;
wire  signed [2:0] mul_res_234_fu_11515_p1;
wire  signed [5:0] mul_res_234_fu_11515_p2;
wire   [2:0] tmp_258_fu_11525_p4;
wire  signed [2:0] mul_res_235_fu_11547_p0;
wire  signed [5:0] sext_ln151_463_fu_11535_p1;
wire  signed [2:0] mul_res_235_fu_11547_p1;
wire   [2:0] tmp_259_fu_11553_p4;
wire  signed [2:0] mul_res_236_fu_11575_p0;
wire  signed [5:0] sext_ln151_465_fu_11563_p1;
wire  signed [2:0] mul_res_236_fu_11575_p1;
wire   [2:0] tmp_260_fu_11581_p4;
wire  signed [2:0] mul_res_237_fu_11603_p0;
wire  signed [5:0] sext_ln151_467_fu_11591_p1;
wire  signed [2:0] mul_res_237_fu_11603_p1;
wire  signed [5:0] mul_res_237_fu_11603_p2;
wire   [2:0] tmp_261_fu_11613_p4;
wire  signed [2:0] mul_res_238_fu_11635_p0;
wire  signed [5:0] sext_ln151_469_fu_11623_p1;
wire  signed [2:0] mul_res_238_fu_11635_p1;
wire  signed [5:0] mul_res_238_fu_11635_p2;
wire   [2:0] tmp_262_fu_11645_p4;
wire  signed [2:0] mul_res_239_fu_11667_p0;
wire  signed [5:0] sext_ln151_471_fu_11655_p1;
wire  signed [2:0] mul_res_239_fu_11667_p1;
wire  signed [5:0] mul_res_239_fu_11667_p2;
wire  signed [6:0] sext_ln151_468_fu_11609_p1;
wire  signed [6:0] sext_ln151_470_fu_11641_p1;
wire  signed [6:0] sext_ln151_452_fu_11365_p1;
wire  signed [6:0] sext_ln151_450_fu_11333_p1;
wire   [6:0] add_ln153_233_fu_11683_p2;
wire  signed [6:0] sext_ln151_462_fu_11521_p1;
wire  signed [6:0] sext_ln151_454_fu_11397_p1;
wire  signed [6:0] sext_ln151_458_fu_11461_p1;
wire  signed [6:0] sext_ln151_456_fu_11429_p1;
wire  signed [6:0] sext_ln153_133_fu_11673_p1;
wire   [2:0] tmp_263_fu_11707_p4;
wire  signed [2:0] mul_res_240_fu_11729_p0;
wire  signed [5:0] sext_ln151_472_fu_11717_p1;
wire  signed [2:0] mul_res_240_fu_11729_p1;
wire  signed [5:0] mul_res_240_fu_11729_p2;
wire   [2:0] tmp_264_fu_11739_p4;
wire  signed [2:0] mul_res_241_fu_11761_p0;
wire  signed [5:0] sext_ln151_474_fu_11749_p1;
wire  signed [2:0] mul_res_241_fu_11761_p1;
wire  signed [5:0] mul_res_241_fu_11761_p2;
wire   [2:0] tmp_265_fu_11771_p4;
wire  signed [2:0] mul_res_242_fu_11793_p0;
wire  signed [5:0] sext_ln151_476_fu_11781_p1;
wire  signed [2:0] mul_res_242_fu_11793_p1;
wire  signed [5:0] mul_res_242_fu_11793_p2;
wire   [2:0] tmp_266_fu_11803_p4;
wire  signed [2:0] mul_res_243_fu_11825_p0;
wire  signed [5:0] sext_ln151_478_fu_11813_p1;
wire  signed [2:0] mul_res_243_fu_11825_p1;
wire  signed [5:0] mul_res_243_fu_11825_p2;
wire   [2:0] tmp_267_fu_11835_p4;
wire  signed [2:0] mul_res_244_fu_11857_p0;
wire  signed [5:0] sext_ln151_480_fu_11845_p1;
wire  signed [2:0] mul_res_244_fu_11857_p1;
wire  signed [5:0] mul_res_244_fu_11857_p2;
wire   [2:0] tmp_268_fu_11867_p4;
wire  signed [2:0] mul_res_245_fu_11889_p0;
wire  signed [5:0] sext_ln151_482_fu_11877_p1;
wire  signed [2:0] mul_res_245_fu_11889_p1;
wire   [2:0] tmp_269_fu_11895_p4;
wire  signed [2:0] mul_res_246_fu_11917_p0;
wire  signed [5:0] sext_ln151_484_fu_11905_p1;
wire  signed [2:0] mul_res_246_fu_11917_p1;
wire  signed [5:0] mul_res_246_fu_11917_p2;
wire   [2:0] tmp_270_fu_11927_p4;
wire  signed [2:0] mul_res_247_fu_11949_p0;
wire  signed [5:0] sext_ln151_486_fu_11937_p1;
wire  signed [2:0] mul_res_247_fu_11949_p1;
wire   [2:0] tmp_271_fu_11955_p4;
wire  signed [2:0] mul_res_248_fu_11977_p0;
wire  signed [5:0] sext_ln151_488_fu_11965_p1;
wire  signed [2:0] mul_res_248_fu_11977_p1;
wire   [2:0] tmp_272_fu_11983_p4;
wire  signed [2:0] mul_res_249_fu_12005_p0;
wire  signed [5:0] sext_ln151_490_fu_11993_p1;
wire  signed [2:0] mul_res_249_fu_12005_p1;
wire  signed [5:0] mul_res_249_fu_12005_p2;
wire   [2:0] tmp_273_fu_12015_p4;
wire  signed [2:0] mul_res_250_fu_12037_p0;
wire  signed [5:0] sext_ln151_492_fu_12025_p1;
wire  signed [2:0] mul_res_250_fu_12037_p1;
wire  signed [5:0] mul_res_250_fu_12037_p2;
wire   [2:0] tmp_274_fu_12047_p4;
wire  signed [2:0] mul_res_251_fu_12069_p0;
wire  signed [5:0] sext_ln151_494_fu_12057_p1;
wire  signed [2:0] mul_res_251_fu_12069_p1;
wire  signed [5:0] mul_res_251_fu_12069_p2;
wire  signed [6:0] sext_ln151_491_fu_12011_p1;
wire  signed [6:0] sext_ln151_493_fu_12043_p1;
wire  signed [6:0] sext_ln151_475_fu_11767_p1;
wire  signed [6:0] sext_ln151_473_fu_11735_p1;
wire   [6:0] add_ln153_245_fu_12085_p2;
wire  signed [6:0] sext_ln151_485_fu_11923_p1;
wire  signed [6:0] sext_ln151_477_fu_11799_p1;
wire  signed [6:0] sext_ln151_481_fu_11863_p1;
wire  signed [6:0] sext_ln151_479_fu_11831_p1;
wire  signed [6:0] sext_ln153_140_fu_12075_p1;
wire   [2:0] tmp_275_fu_12109_p4;
wire  signed [2:0] mul_res_252_fu_12131_p0;
wire  signed [5:0] sext_ln151_495_fu_12119_p1;
wire  signed [2:0] mul_res_252_fu_12131_p1;
wire  signed [5:0] mul_res_252_fu_12131_p2;
wire   [2:0] tmp_276_fu_12141_p4;
wire  signed [2:0] mul_res_253_fu_12163_p0;
wire  signed [5:0] sext_ln151_497_fu_12151_p1;
wire  signed [2:0] mul_res_253_fu_12163_p1;
wire  signed [5:0] mul_res_253_fu_12163_p2;
wire   [2:0] tmp_277_fu_12173_p4;
wire  signed [2:0] mul_res_254_fu_12195_p0;
wire  signed [5:0] sext_ln151_499_fu_12183_p1;
wire  signed [2:0] mul_res_254_fu_12195_p1;
wire  signed [5:0] mul_res_254_fu_12195_p2;
wire   [2:0] tmp_278_fu_12205_p4;
wire  signed [2:0] mul_res_255_fu_12227_p0;
wire  signed [5:0] sext_ln151_501_fu_12215_p1;
wire  signed [2:0] mul_res_255_fu_12227_p1;
wire  signed [5:0] mul_res_255_fu_12227_p2;
wire   [2:0] tmp_279_fu_12237_p4;
wire  signed [2:0] mul_res_256_fu_12259_p0;
wire  signed [5:0] sext_ln151_503_fu_12247_p1;
wire  signed [2:0] mul_res_256_fu_12259_p1;
wire  signed [5:0] mul_res_256_fu_12259_p2;
wire   [2:0] tmp_280_fu_12269_p4;
wire  signed [2:0] mul_res_257_fu_12291_p0;
wire  signed [5:0] sext_ln151_505_fu_12279_p1;
wire  signed [2:0] mul_res_257_fu_12291_p1;
wire   [2:0] tmp_281_fu_12297_p4;
wire  signed [2:0] mul_res_258_fu_12319_p0;
wire  signed [5:0] sext_ln151_507_fu_12307_p1;
wire  signed [2:0] mul_res_258_fu_12319_p1;
wire  signed [5:0] mul_res_258_fu_12319_p2;
wire   [2:0] tmp_282_fu_12329_p4;
wire  signed [2:0] mul_res_259_fu_12351_p0;
wire  signed [5:0] sext_ln151_509_fu_12339_p1;
wire  signed [2:0] mul_res_259_fu_12351_p1;
wire   [2:0] tmp_283_fu_12357_p4;
wire  signed [2:0] mul_res_260_fu_12379_p0;
wire  signed [5:0] sext_ln151_511_fu_12367_p1;
wire  signed [2:0] mul_res_260_fu_12379_p1;
wire   [2:0] tmp_284_fu_12385_p4;
wire  signed [2:0] mul_res_261_fu_12407_p0;
wire  signed [5:0] sext_ln151_513_fu_12395_p1;
wire  signed [2:0] mul_res_261_fu_12407_p1;
wire  signed [5:0] mul_res_261_fu_12407_p2;
wire   [2:0] tmp_285_fu_12417_p4;
wire  signed [2:0] mul_res_262_fu_12439_p0;
wire  signed [5:0] sext_ln151_515_fu_12427_p1;
wire  signed [2:0] mul_res_262_fu_12439_p1;
wire  signed [5:0] mul_res_262_fu_12439_p2;
wire   [2:0] tmp_286_fu_12449_p4;
wire  signed [2:0] mul_res_263_fu_12471_p0;
wire  signed [5:0] sext_ln151_517_fu_12459_p1;
wire  signed [2:0] mul_res_263_fu_12471_p1;
wire  signed [5:0] mul_res_263_fu_12471_p2;
wire  signed [6:0] sext_ln151_514_fu_12413_p1;
wire  signed [6:0] sext_ln151_516_fu_12445_p1;
wire  signed [6:0] sext_ln151_498_fu_12169_p1;
wire  signed [6:0] sext_ln151_496_fu_12137_p1;
wire   [6:0] add_ln153_257_fu_12487_p2;
wire  signed [6:0] sext_ln151_508_fu_12325_p1;
wire  signed [6:0] sext_ln151_500_fu_12201_p1;
wire  signed [6:0] sext_ln151_504_fu_12265_p1;
wire  signed [6:0] sext_ln151_502_fu_12233_p1;
wire  signed [6:0] sext_ln153_147_fu_12477_p1;
wire   [2:0] tmp_287_fu_12511_p4;
wire  signed [2:0] mul_res_264_fu_12533_p0;
wire  signed [5:0] sext_ln151_518_fu_12521_p1;
wire  signed [2:0] mul_res_264_fu_12533_p1;
wire  signed [5:0] mul_res_264_fu_12533_p2;
wire   [2:0] tmp_288_fu_12543_p4;
wire  signed [2:0] mul_res_265_fu_12565_p0;
wire  signed [5:0] sext_ln151_520_fu_12553_p1;
wire  signed [2:0] mul_res_265_fu_12565_p1;
wire  signed [5:0] mul_res_265_fu_12565_p2;
wire   [2:0] tmp_289_fu_12575_p4;
wire  signed [2:0] mul_res_266_fu_12597_p0;
wire  signed [5:0] sext_ln151_522_fu_12585_p1;
wire  signed [2:0] mul_res_266_fu_12597_p1;
wire  signed [5:0] mul_res_266_fu_12597_p2;
wire   [2:0] tmp_290_fu_12607_p4;
wire  signed [2:0] mul_res_267_fu_12629_p0;
wire  signed [5:0] sext_ln151_524_fu_12617_p1;
wire  signed [2:0] mul_res_267_fu_12629_p1;
wire  signed [5:0] mul_res_267_fu_12629_p2;
wire   [2:0] tmp_291_fu_12639_p4;
wire  signed [2:0] mul_res_268_fu_12661_p0;
wire  signed [5:0] sext_ln151_526_fu_12649_p1;
wire  signed [2:0] mul_res_268_fu_12661_p1;
wire  signed [5:0] mul_res_268_fu_12661_p2;
wire   [2:0] tmp_292_fu_12671_p4;
wire  signed [2:0] mul_res_269_fu_12693_p0;
wire  signed [5:0] sext_ln151_528_fu_12681_p1;
wire  signed [2:0] mul_res_269_fu_12693_p1;
wire   [2:0] tmp_293_fu_12699_p4;
wire  signed [2:0] mul_res_270_fu_12721_p0;
wire  signed [5:0] sext_ln151_530_fu_12709_p1;
wire  signed [2:0] mul_res_270_fu_12721_p1;
wire  signed [5:0] mul_res_270_fu_12721_p2;
wire   [2:0] tmp_294_fu_12731_p4;
wire  signed [2:0] mul_res_271_fu_12753_p0;
wire  signed [5:0] sext_ln151_532_fu_12741_p1;
wire  signed [2:0] mul_res_271_fu_12753_p1;
wire   [2:0] tmp_295_fu_12759_p4;
wire  signed [2:0] mul_res_272_fu_12781_p0;
wire  signed [5:0] sext_ln151_534_fu_12769_p1;
wire  signed [2:0] mul_res_272_fu_12781_p1;
wire   [2:0] tmp_296_fu_12787_p4;
wire  signed [2:0] mul_res_273_fu_12809_p0;
wire  signed [5:0] sext_ln151_536_fu_12797_p1;
wire  signed [2:0] mul_res_273_fu_12809_p1;
wire  signed [5:0] mul_res_273_fu_12809_p2;
wire   [2:0] tmp_297_fu_12819_p4;
wire  signed [2:0] mul_res_274_fu_12841_p0;
wire  signed [5:0] sext_ln151_538_fu_12829_p1;
wire  signed [2:0] mul_res_274_fu_12841_p1;
wire  signed [5:0] mul_res_274_fu_12841_p2;
wire   [2:0] tmp_298_fu_12851_p4;
wire  signed [2:0] mul_res_275_fu_12873_p0;
wire  signed [5:0] sext_ln151_540_fu_12861_p1;
wire  signed [2:0] mul_res_275_fu_12873_p1;
wire  signed [5:0] mul_res_275_fu_12873_p2;
wire  signed [6:0] sext_ln151_537_fu_12815_p1;
wire  signed [6:0] sext_ln151_539_fu_12847_p1;
wire  signed [6:0] sext_ln151_521_fu_12571_p1;
wire  signed [6:0] sext_ln151_519_fu_12539_p1;
wire   [6:0] add_ln153_269_fu_12889_p2;
wire  signed [6:0] sext_ln151_531_fu_12727_p1;
wire  signed [6:0] sext_ln151_523_fu_12603_p1;
wire  signed [6:0] sext_ln151_527_fu_12667_p1;
wire  signed [6:0] sext_ln151_525_fu_12635_p1;
wire  signed [6:0] sext_ln153_154_fu_12879_p1;
wire   [2:0] tmp_299_fu_12913_p4;
wire  signed [2:0] mul_res_276_fu_12935_p0;
wire  signed [5:0] sext_ln151_541_fu_12923_p1;
wire  signed [2:0] mul_res_276_fu_12935_p1;
wire  signed [5:0] mul_res_276_fu_12935_p2;
wire   [2:0] tmp_300_fu_12945_p4;
wire  signed [2:0] mul_res_277_fu_12967_p0;
wire  signed [5:0] sext_ln151_543_fu_12955_p1;
wire  signed [2:0] mul_res_277_fu_12967_p1;
wire  signed [5:0] mul_res_277_fu_12967_p2;
wire   [2:0] tmp_301_fu_12977_p4;
wire  signed [2:0] mul_res_278_fu_12999_p0;
wire  signed [5:0] sext_ln151_545_fu_12987_p1;
wire  signed [2:0] mul_res_278_fu_12999_p1;
wire  signed [5:0] mul_res_278_fu_12999_p2;
wire   [2:0] tmp_302_fu_13009_p4;
wire  signed [2:0] mul_res_279_fu_13031_p0;
wire  signed [5:0] sext_ln151_547_fu_13019_p1;
wire  signed [2:0] mul_res_279_fu_13031_p1;
wire  signed [5:0] mul_res_279_fu_13031_p2;
wire   [2:0] tmp_303_fu_13041_p4;
wire  signed [2:0] mul_res_280_fu_13063_p0;
wire  signed [5:0] sext_ln151_549_fu_13051_p1;
wire  signed [2:0] mul_res_280_fu_13063_p1;
wire  signed [5:0] mul_res_280_fu_13063_p2;
wire   [2:0] tmp_304_fu_13073_p4;
wire  signed [2:0] mul_res_281_fu_13095_p0;
wire  signed [5:0] sext_ln151_551_fu_13083_p1;
wire  signed [2:0] mul_res_281_fu_13095_p1;
wire   [2:0] tmp_305_fu_13101_p4;
wire  signed [2:0] mul_res_282_fu_13123_p0;
wire  signed [5:0] sext_ln151_553_fu_13111_p1;
wire  signed [2:0] mul_res_282_fu_13123_p1;
wire  signed [5:0] mul_res_282_fu_13123_p2;
wire   [2:0] tmp_306_fu_13133_p4;
wire  signed [2:0] mul_res_283_fu_13155_p0;
wire  signed [5:0] sext_ln151_555_fu_13143_p1;
wire  signed [2:0] mul_res_283_fu_13155_p1;
wire   [2:0] tmp_307_fu_13161_p4;
wire  signed [2:0] mul_res_284_fu_13183_p0;
wire  signed [5:0] sext_ln151_557_fu_13171_p1;
wire  signed [2:0] mul_res_284_fu_13183_p1;
wire   [2:0] tmp_308_fu_13189_p4;
wire  signed [2:0] mul_res_285_fu_13211_p0;
wire  signed [5:0] sext_ln151_559_fu_13199_p1;
wire  signed [2:0] mul_res_285_fu_13211_p1;
wire  signed [5:0] mul_res_285_fu_13211_p2;
wire   [2:0] tmp_309_fu_13221_p4;
wire  signed [2:0] mul_res_286_fu_13243_p0;
wire  signed [5:0] sext_ln151_561_fu_13231_p1;
wire  signed [2:0] mul_res_286_fu_13243_p1;
wire  signed [5:0] mul_res_286_fu_13243_p2;
wire   [2:0] tmp_310_fu_13253_p4;
wire  signed [2:0] mul_res_287_fu_13275_p0;
wire  signed [5:0] sext_ln151_563_fu_13263_p1;
wire  signed [2:0] mul_res_287_fu_13275_p1;
wire  signed [5:0] mul_res_287_fu_13275_p2;
wire  signed [6:0] sext_ln151_560_fu_13217_p1;
wire  signed [6:0] sext_ln151_562_fu_13249_p1;
wire  signed [6:0] sext_ln151_544_fu_12973_p1;
wire  signed [6:0] sext_ln151_542_fu_12941_p1;
wire   [6:0] add_ln153_281_fu_13291_p2;
wire  signed [6:0] sext_ln151_554_fu_13129_p1;
wire  signed [6:0] sext_ln151_546_fu_13005_p1;
wire  signed [6:0] sext_ln151_550_fu_13069_p1;
wire  signed [6:0] sext_ln151_548_fu_13037_p1;
wire  signed [6:0] sext_ln153_161_fu_13281_p1;
wire  signed [2:0] mul_res_288_fu_13326_p0;
wire  signed [2:0] mul_res_288_fu_13326_p1;
wire  signed [5:0] sext_ln151_564_fu_13315_p1;
wire  signed [5:0] mul_res_288_fu_13326_p2;
wire  signed [2:0] mul_res_289_fu_13347_p0;
wire  signed [2:0] mul_res_289_fu_13347_p1;
wire  signed [5:0] sext_ln151_566_fu_13336_p1;
wire  signed [5:0] mul_res_289_fu_13347_p2;
wire  signed [2:0] mul_res_290_fu_13368_p0;
wire  signed [2:0] mul_res_290_fu_13368_p1;
wire  signed [5:0] sext_ln151_568_fu_13357_p1;
wire  signed [5:0] mul_res_290_fu_13368_p2;
wire  signed [2:0] mul_res_291_fu_13389_p0;
wire  signed [2:0] mul_res_291_fu_13389_p1;
wire  signed [5:0] sext_ln151_570_fu_13378_p1;
wire  signed [5:0] mul_res_291_fu_13389_p2;
wire  signed [2:0] mul_res_292_fu_13410_p0;
wire  signed [2:0] mul_res_292_fu_13410_p1;
wire  signed [5:0] sext_ln151_572_fu_13399_p1;
wire  signed [5:0] mul_res_292_fu_13410_p2;
wire  signed [2:0] mul_res_293_fu_13431_p0;
wire  signed [2:0] mul_res_293_fu_13431_p1;
wire  signed [5:0] sext_ln151_574_fu_13420_p1;
wire  signed [2:0] mul_res_294_fu_13448_p0;
wire  signed [2:0] mul_res_294_fu_13448_p1;
wire  signed [5:0] sext_ln151_576_fu_13437_p1;
wire  signed [5:0] mul_res_294_fu_13448_p2;
wire  signed [2:0] mul_res_295_fu_13469_p0;
wire  signed [2:0] mul_res_295_fu_13469_p1;
wire  signed [5:0] sext_ln151_578_fu_13458_p1;
wire  signed [2:0] mul_res_296_fu_13486_p0;
wire  signed [2:0] mul_res_296_fu_13486_p1;
wire  signed [5:0] sext_ln151_580_fu_13475_p1;
wire  signed [2:0] mul_res_297_fu_13503_p0;
wire  signed [2:0] mul_res_297_fu_13503_p1;
wire  signed [5:0] sext_ln151_582_fu_13492_p1;
wire  signed [5:0] mul_res_297_fu_13503_p2;
wire  signed [2:0] mul_res_298_fu_13524_p0;
wire  signed [2:0] mul_res_298_fu_13524_p1;
wire  signed [5:0] sext_ln151_584_fu_13513_p1;
wire  signed [5:0] mul_res_298_fu_13524_p2;
wire  signed [2:0] mul_res_299_fu_13545_p0;
wire  signed [2:0] mul_res_299_fu_13545_p1;
wire  signed [5:0] sext_ln151_586_fu_13534_p1;
wire  signed [5:0] mul_res_299_fu_13545_p2;
wire  signed [6:0] sext_ln151_583_fu_13509_p1;
wire  signed [6:0] sext_ln151_585_fu_13530_p1;
wire  signed [6:0] sext_ln151_567_fu_13353_p1;
wire  signed [6:0] sext_ln151_565_fu_13332_p1;
wire   [6:0] add_ln153_293_fu_13561_p2;
wire  signed [6:0] sext_ln151_577_fu_13454_p1;
wire  signed [6:0] sext_ln151_569_fu_13374_p1;
wire  signed [6:0] sext_ln151_573_fu_13416_p1;
wire  signed [6:0] sext_ln151_571_fu_13395_p1;
wire  signed [6:0] sext_ln153_168_fu_13551_p1;
wire  signed [2:0] mul_res_300_fu_13593_p0;
wire  signed [2:0] mul_res_300_fu_13593_p1;
wire  signed [5:0] mul_res_300_fu_13593_p2;
wire  signed [2:0] mul_res_301_fu_13611_p0;
wire  signed [2:0] mul_res_301_fu_13611_p1;
wire  signed [5:0] mul_res_301_fu_13611_p2;
wire  signed [2:0] mul_res_302_fu_13629_p0;
wire  signed [2:0] mul_res_302_fu_13629_p1;
wire  signed [5:0] mul_res_302_fu_13629_p2;
wire  signed [2:0] mul_res_303_fu_13647_p0;
wire  signed [2:0] mul_res_303_fu_13647_p1;
wire  signed [5:0] mul_res_303_fu_13647_p2;
wire  signed [2:0] mul_res_304_fu_13665_p0;
wire  signed [2:0] mul_res_304_fu_13665_p1;
wire  signed [5:0] mul_res_304_fu_13665_p2;
wire  signed [2:0] mul_res_305_fu_13683_p0;
wire  signed [2:0] mul_res_305_fu_13683_p1;
wire  signed [2:0] mul_res_306_fu_13697_p0;
wire  signed [2:0] mul_res_306_fu_13697_p1;
wire  signed [5:0] mul_res_306_fu_13697_p2;
wire  signed [2:0] mul_res_307_fu_13715_p0;
wire  signed [2:0] mul_res_307_fu_13715_p1;
wire  signed [2:0] mul_res_308_fu_13729_p0;
wire  signed [2:0] mul_res_308_fu_13729_p1;
wire  signed [2:0] mul_res_309_fu_13743_p0;
wire  signed [2:0] mul_res_309_fu_13743_p1;
wire  signed [5:0] mul_res_309_fu_13743_p2;
wire  signed [2:0] mul_res_310_fu_13761_p0;
wire  signed [2:0] mul_res_310_fu_13761_p1;
wire  signed [5:0] mul_res_310_fu_13761_p2;
wire  signed [2:0] mul_res_311_fu_13779_p0;
wire  signed [2:0] mul_res_311_fu_13779_p1;
wire  signed [5:0] mul_res_311_fu_13779_p2;
wire  signed [6:0] sext_ln151_596_fu_13749_p1;
wire  signed [6:0] sext_ln151_597_fu_13767_p1;
wire  signed [6:0] sext_ln151_588_fu_13617_p1;
wire  signed [6:0] sext_ln151_587_fu_13599_p1;
wire   [6:0] add_ln153_305_fu_13795_p2;
wire  signed [6:0] sext_ln151_593_fu_13703_p1;
wire  signed [6:0] sext_ln151_589_fu_13635_p1;
wire  signed [6:0] sext_ln151_591_fu_13671_p1;
wire  signed [6:0] sext_ln151_590_fu_13653_p1;
wire  signed [6:0] sext_ln153_175_fu_13785_p1;
wire  signed [2:0] mul_res_312_fu_13827_p0;
wire  signed [2:0] mul_res_312_fu_13827_p1;
wire  signed [5:0] mul_res_312_fu_13827_p2;
wire  signed [2:0] mul_res_313_fu_13845_p0;
wire  signed [2:0] mul_res_313_fu_13845_p1;
wire  signed [5:0] mul_res_313_fu_13845_p2;
wire  signed [2:0] mul_res_314_fu_13863_p0;
wire  signed [2:0] mul_res_314_fu_13863_p1;
wire  signed [5:0] mul_res_314_fu_13863_p2;
wire  signed [2:0] mul_res_315_fu_13881_p0;
wire  signed [2:0] mul_res_315_fu_13881_p1;
wire  signed [5:0] mul_res_315_fu_13881_p2;
wire  signed [2:0] mul_res_316_fu_13899_p0;
wire  signed [2:0] mul_res_316_fu_13899_p1;
wire  signed [5:0] mul_res_316_fu_13899_p2;
wire  signed [2:0] mul_res_317_fu_13917_p0;
wire  signed [2:0] mul_res_317_fu_13917_p1;
wire  signed [2:0] mul_res_318_fu_13931_p0;
wire  signed [2:0] mul_res_318_fu_13931_p1;
wire  signed [5:0] mul_res_318_fu_13931_p2;
wire  signed [2:0] mul_res_319_fu_13949_p0;
wire  signed [2:0] mul_res_319_fu_13949_p1;
wire  signed [2:0] mul_res_320_fu_13963_p0;
wire  signed [2:0] mul_res_320_fu_13963_p1;
wire  signed [2:0] mul_res_321_fu_13977_p0;
wire  signed [2:0] mul_res_321_fu_13977_p1;
wire  signed [5:0] mul_res_321_fu_13977_p2;
wire  signed [2:0] mul_res_322_fu_13995_p0;
wire  signed [2:0] mul_res_322_fu_13995_p1;
wire  signed [5:0] mul_res_322_fu_13995_p2;
wire  signed [2:0] mul_res_323_fu_14013_p0;
wire  signed [2:0] mul_res_323_fu_14013_p1;
wire  signed [5:0] mul_res_323_fu_14013_p2;
wire  signed [6:0] sext_ln151_607_fu_13983_p1;
wire  signed [6:0] sext_ln151_608_fu_14001_p1;
wire  signed [6:0] sext_ln151_599_fu_13851_p1;
wire  signed [6:0] sext_ln151_598_fu_13833_p1;
wire   [6:0] add_ln153_317_fu_14029_p2;
wire  signed [6:0] sext_ln151_604_fu_13937_p1;
wire  signed [6:0] sext_ln151_600_fu_13869_p1;
wire  signed [6:0] sext_ln151_602_fu_13905_p1;
wire  signed [6:0] sext_ln151_601_fu_13887_p1;
wire  signed [6:0] sext_ln153_182_fu_14019_p1;
wire  signed [2:0] mul_res_324_fu_14061_p0;
wire  signed [2:0] mul_res_324_fu_14061_p1;
wire  signed [5:0] mul_res_324_fu_14061_p2;
wire  signed [2:0] mul_res_325_fu_14079_p0;
wire  signed [2:0] mul_res_325_fu_14079_p1;
wire  signed [5:0] mul_res_325_fu_14079_p2;
wire  signed [2:0] mul_res_326_fu_14097_p0;
wire  signed [2:0] mul_res_326_fu_14097_p1;
wire  signed [5:0] mul_res_326_fu_14097_p2;
wire  signed [2:0] mul_res_327_fu_14115_p0;
wire  signed [2:0] mul_res_327_fu_14115_p1;
wire  signed [5:0] mul_res_327_fu_14115_p2;
wire  signed [2:0] mul_res_328_fu_14133_p0;
wire  signed [2:0] mul_res_328_fu_14133_p1;
wire  signed [5:0] mul_res_328_fu_14133_p2;
wire  signed [2:0] mul_res_329_fu_14151_p0;
wire  signed [2:0] mul_res_329_fu_14151_p1;
wire  signed [2:0] mul_res_330_fu_14165_p0;
wire  signed [2:0] mul_res_330_fu_14165_p1;
wire  signed [5:0] mul_res_330_fu_14165_p2;
wire  signed [2:0] mul_res_331_fu_14183_p0;
wire  signed [2:0] mul_res_331_fu_14183_p1;
wire  signed [2:0] mul_res_332_fu_14197_p0;
wire  signed [2:0] mul_res_332_fu_14197_p1;
wire  signed [2:0] mul_res_333_fu_14211_p0;
wire  signed [2:0] mul_res_333_fu_14211_p1;
wire  signed [5:0] mul_res_333_fu_14211_p2;
wire  signed [2:0] mul_res_334_fu_14229_p0;
wire  signed [2:0] mul_res_334_fu_14229_p1;
wire  signed [5:0] mul_res_334_fu_14229_p2;
wire  signed [2:0] mul_res_335_fu_14247_p0;
wire  signed [2:0] mul_res_335_fu_14247_p1;
wire  signed [5:0] mul_res_335_fu_14247_p2;
wire  signed [6:0] sext_ln151_618_fu_14217_p1;
wire  signed [6:0] sext_ln151_619_fu_14235_p1;
wire  signed [6:0] sext_ln151_610_fu_14085_p1;
wire  signed [6:0] sext_ln151_609_fu_14067_p1;
wire   [6:0] add_ln153_329_fu_14263_p2;
wire  signed [6:0] sext_ln151_615_fu_14171_p1;
wire  signed [6:0] sext_ln151_611_fu_14103_p1;
wire  signed [6:0] sext_ln151_613_fu_14139_p1;
wire  signed [6:0] sext_ln151_612_fu_14121_p1;
wire  signed [6:0] sext_ln153_189_fu_14253_p1;
wire  signed [2:0] mul_res_336_fu_14295_p0;
wire  signed [2:0] mul_res_336_fu_14295_p1;
wire  signed [5:0] mul_res_336_fu_14295_p2;
wire  signed [2:0] mul_res_337_fu_14313_p0;
wire  signed [2:0] mul_res_337_fu_14313_p1;
wire  signed [5:0] mul_res_337_fu_14313_p2;
wire  signed [2:0] mul_res_338_fu_14331_p0;
wire  signed [2:0] mul_res_338_fu_14331_p1;
wire  signed [5:0] mul_res_338_fu_14331_p2;
wire  signed [2:0] mul_res_339_fu_14349_p0;
wire  signed [2:0] mul_res_339_fu_14349_p1;
wire  signed [5:0] mul_res_339_fu_14349_p2;
wire  signed [2:0] mul_res_340_fu_14367_p0;
wire  signed [2:0] mul_res_340_fu_14367_p1;
wire  signed [5:0] mul_res_340_fu_14367_p2;
wire  signed [2:0] mul_res_341_fu_14385_p0;
wire  signed [2:0] mul_res_341_fu_14385_p1;
wire  signed [2:0] mul_res_342_fu_14399_p0;
wire  signed [2:0] mul_res_342_fu_14399_p1;
wire  signed [5:0] mul_res_342_fu_14399_p2;
wire  signed [2:0] mul_res_343_fu_14417_p0;
wire  signed [2:0] mul_res_343_fu_14417_p1;
wire  signed [2:0] mul_res_344_fu_14431_p0;
wire  signed [2:0] mul_res_344_fu_14431_p1;
wire  signed [2:0] mul_res_345_fu_14445_p0;
wire  signed [2:0] mul_res_345_fu_14445_p1;
wire  signed [5:0] mul_res_345_fu_14445_p2;
wire  signed [2:0] mul_res_346_fu_14463_p0;
wire  signed [2:0] mul_res_346_fu_14463_p1;
wire  signed [5:0] mul_res_346_fu_14463_p2;
wire  signed [2:0] mul_res_347_fu_14481_p0;
wire  signed [2:0] mul_res_347_fu_14481_p1;
wire  signed [5:0] mul_res_347_fu_14481_p2;
wire  signed [6:0] sext_ln151_629_fu_14451_p1;
wire  signed [6:0] sext_ln151_630_fu_14469_p1;
wire  signed [6:0] sext_ln151_621_fu_14319_p1;
wire  signed [6:0] sext_ln151_620_fu_14301_p1;
wire   [6:0] add_ln153_341_fu_14497_p2;
wire  signed [6:0] sext_ln151_626_fu_14405_p1;
wire  signed [6:0] sext_ln151_622_fu_14337_p1;
wire  signed [6:0] sext_ln151_624_fu_14373_p1;
wire  signed [6:0] sext_ln151_623_fu_14355_p1;
wire  signed [6:0] sext_ln153_196_fu_14487_p1;
wire  signed [2:0] mul_res_348_fu_14529_p0;
wire  signed [2:0] mul_res_348_fu_14529_p1;
wire  signed [5:0] mul_res_348_fu_14529_p2;
wire  signed [2:0] mul_res_349_fu_14547_p0;
wire  signed [2:0] mul_res_349_fu_14547_p1;
wire  signed [5:0] mul_res_349_fu_14547_p2;
wire  signed [2:0] mul_res_350_fu_14565_p0;
wire  signed [2:0] mul_res_350_fu_14565_p1;
wire  signed [5:0] mul_res_350_fu_14565_p2;
wire  signed [2:0] mul_res_351_fu_14583_p0;
wire  signed [2:0] mul_res_351_fu_14583_p1;
wire  signed [5:0] mul_res_351_fu_14583_p2;
wire  signed [2:0] mul_res_352_fu_14601_p0;
wire  signed [2:0] mul_res_352_fu_14601_p1;
wire  signed [5:0] mul_res_352_fu_14601_p2;
wire  signed [2:0] mul_res_353_fu_14619_p0;
wire  signed [2:0] mul_res_353_fu_14619_p1;
wire  signed [2:0] mul_res_354_fu_14633_p0;
wire  signed [2:0] mul_res_354_fu_14633_p1;
wire  signed [5:0] mul_res_354_fu_14633_p2;
wire  signed [2:0] mul_res_355_fu_14651_p0;
wire  signed [2:0] mul_res_355_fu_14651_p1;
wire  signed [2:0] mul_res_356_fu_14665_p0;
wire  signed [2:0] mul_res_356_fu_14665_p1;
wire  signed [2:0] mul_res_357_fu_14679_p0;
wire  signed [2:0] mul_res_357_fu_14679_p1;
wire  signed [5:0] mul_res_357_fu_14679_p2;
wire  signed [2:0] mul_res_358_fu_14697_p0;
wire  signed [2:0] mul_res_358_fu_14697_p1;
wire  signed [5:0] mul_res_358_fu_14697_p2;
wire  signed [2:0] mul_res_359_fu_14715_p0;
wire  signed [2:0] mul_res_359_fu_14715_p1;
wire  signed [5:0] mul_res_359_fu_14715_p2;
wire  signed [6:0] sext_ln151_640_fu_14685_p1;
wire  signed [6:0] sext_ln151_641_fu_14703_p1;
wire  signed [6:0] sext_ln151_632_fu_14553_p1;
wire  signed [6:0] sext_ln151_631_fu_14535_p1;
wire   [6:0] add_ln153_353_fu_14731_p2;
wire  signed [6:0] sext_ln151_637_fu_14639_p1;
wire  signed [6:0] sext_ln151_633_fu_14571_p1;
wire  signed [6:0] sext_ln151_635_fu_14607_p1;
wire  signed [6:0] sext_ln151_634_fu_14589_p1;
wire  signed [6:0] sext_ln153_203_fu_14721_p1;
wire  signed [2:0] mul_res_360_fu_14763_p0;
wire  signed [2:0] mul_res_360_fu_14763_p1;
wire  signed [5:0] mul_res_360_fu_14763_p2;
wire  signed [2:0] mul_res_361_fu_14781_p0;
wire  signed [2:0] mul_res_361_fu_14781_p1;
wire  signed [5:0] mul_res_361_fu_14781_p2;
wire  signed [2:0] mul_res_362_fu_14799_p0;
wire  signed [2:0] mul_res_362_fu_14799_p1;
wire  signed [5:0] mul_res_362_fu_14799_p2;
wire  signed [2:0] mul_res_363_fu_14817_p0;
wire  signed [2:0] mul_res_363_fu_14817_p1;
wire  signed [5:0] mul_res_363_fu_14817_p2;
wire  signed [2:0] mul_res_364_fu_14835_p0;
wire  signed [2:0] mul_res_364_fu_14835_p1;
wire  signed [5:0] mul_res_364_fu_14835_p2;
wire  signed [2:0] mul_res_365_fu_14853_p0;
wire  signed [2:0] mul_res_365_fu_14853_p1;
wire  signed [2:0] mul_res_366_fu_14867_p0;
wire  signed [2:0] mul_res_366_fu_14867_p1;
wire  signed [5:0] mul_res_366_fu_14867_p2;
wire  signed [2:0] mul_res_367_fu_14885_p0;
wire  signed [2:0] mul_res_367_fu_14885_p1;
wire  signed [2:0] mul_res_368_fu_14899_p0;
wire  signed [2:0] mul_res_368_fu_14899_p1;
wire  signed [2:0] mul_res_369_fu_14913_p0;
wire  signed [2:0] mul_res_369_fu_14913_p1;
wire  signed [5:0] mul_res_369_fu_14913_p2;
wire  signed [2:0] mul_res_370_fu_14931_p0;
wire  signed [2:0] mul_res_370_fu_14931_p1;
wire  signed [5:0] mul_res_370_fu_14931_p2;
wire  signed [2:0] mul_res_371_fu_14949_p0;
wire  signed [2:0] mul_res_371_fu_14949_p1;
wire  signed [5:0] mul_res_371_fu_14949_p2;
wire  signed [6:0] sext_ln151_651_fu_14919_p1;
wire  signed [6:0] sext_ln151_652_fu_14937_p1;
wire  signed [6:0] sext_ln151_643_fu_14787_p1;
wire  signed [6:0] sext_ln151_642_fu_14769_p1;
wire   [6:0] add_ln153_365_fu_14965_p2;
wire  signed [6:0] sext_ln151_648_fu_14873_p1;
wire  signed [6:0] sext_ln151_644_fu_14805_p1;
wire  signed [6:0] sext_ln151_646_fu_14841_p1;
wire  signed [6:0] sext_ln151_645_fu_14823_p1;
wire  signed [6:0] sext_ln153_210_fu_14955_p1;
wire  signed [2:0] mul_res_372_fu_14997_p0;
wire  signed [2:0] mul_res_372_fu_14997_p1;
wire  signed [5:0] mul_res_372_fu_14997_p2;
wire  signed [2:0] mul_res_373_fu_15015_p0;
wire  signed [2:0] mul_res_373_fu_15015_p1;
wire  signed [5:0] mul_res_373_fu_15015_p2;
wire  signed [2:0] mul_res_374_fu_15033_p0;
wire  signed [2:0] mul_res_374_fu_15033_p1;
wire  signed [5:0] mul_res_374_fu_15033_p2;
wire  signed [2:0] mul_res_375_fu_15051_p0;
wire  signed [2:0] mul_res_375_fu_15051_p1;
wire  signed [5:0] mul_res_375_fu_15051_p2;
wire  signed [2:0] mul_res_376_fu_15069_p0;
wire  signed [2:0] mul_res_376_fu_15069_p1;
wire  signed [5:0] mul_res_376_fu_15069_p2;
wire  signed [2:0] mul_res_377_fu_15087_p0;
wire  signed [2:0] mul_res_377_fu_15087_p1;
wire  signed [2:0] mul_res_378_fu_15101_p0;
wire  signed [2:0] mul_res_378_fu_15101_p1;
wire  signed [5:0] mul_res_378_fu_15101_p2;
wire  signed [2:0] mul_res_379_fu_15119_p0;
wire  signed [2:0] mul_res_379_fu_15119_p1;
wire  signed [2:0] mul_res_380_fu_15133_p0;
wire  signed [2:0] mul_res_380_fu_15133_p1;
wire  signed [2:0] mul_res_381_fu_15147_p0;
wire  signed [2:0] mul_res_381_fu_15147_p1;
wire  signed [5:0] mul_res_381_fu_15147_p2;
wire  signed [2:0] mul_res_382_fu_15165_p0;
wire  signed [2:0] mul_res_382_fu_15165_p1;
wire  signed [5:0] mul_res_382_fu_15165_p2;
wire  signed [2:0] mul_res_383_fu_15183_p0;
wire  signed [2:0] mul_res_383_fu_15183_p1;
wire  signed [5:0] mul_res_383_fu_15183_p2;
wire  signed [6:0] sext_ln151_662_fu_15153_p1;
wire  signed [6:0] sext_ln151_663_fu_15171_p1;
wire  signed [6:0] sext_ln151_654_fu_15021_p1;
wire  signed [6:0] sext_ln151_653_fu_15003_p1;
wire   [6:0] add_ln153_377_fu_15199_p2;
wire  signed [6:0] sext_ln151_659_fu_15107_p1;
wire  signed [6:0] sext_ln151_655_fu_15039_p1;
wire  signed [6:0] sext_ln151_657_fu_15075_p1;
wire  signed [6:0] sext_ln151_656_fu_15057_p1;
wire  signed [6:0] sext_ln153_217_fu_15189_p1;
wire  signed [2:0] mul_res_384_fu_15231_p0;
wire  signed [2:0] mul_res_384_fu_15231_p1;
wire  signed [5:0] mul_res_384_fu_15231_p2;
wire  signed [2:0] mul_res_385_fu_15249_p0;
wire  signed [2:0] mul_res_385_fu_15249_p1;
wire  signed [5:0] mul_res_385_fu_15249_p2;
wire  signed [2:0] mul_res_386_fu_15267_p0;
wire  signed [2:0] mul_res_386_fu_15267_p1;
wire  signed [5:0] mul_res_386_fu_15267_p2;
wire  signed [2:0] mul_res_387_fu_15285_p0;
wire  signed [2:0] mul_res_387_fu_15285_p1;
wire  signed [5:0] mul_res_387_fu_15285_p2;
wire  signed [2:0] mul_res_388_fu_15303_p0;
wire  signed [2:0] mul_res_388_fu_15303_p1;
wire  signed [5:0] mul_res_388_fu_15303_p2;
wire  signed [2:0] mul_res_389_fu_15321_p0;
wire  signed [2:0] mul_res_389_fu_15321_p1;
wire  signed [2:0] mul_res_390_fu_15335_p0;
wire  signed [2:0] mul_res_390_fu_15335_p1;
wire  signed [5:0] mul_res_390_fu_15335_p2;
wire  signed [2:0] mul_res_391_fu_15353_p0;
wire  signed [2:0] mul_res_391_fu_15353_p1;
wire  signed [2:0] mul_res_392_fu_15367_p0;
wire  signed [2:0] mul_res_392_fu_15367_p1;
wire  signed [2:0] mul_res_393_fu_15381_p0;
wire  signed [2:0] mul_res_393_fu_15381_p1;
wire  signed [5:0] mul_res_393_fu_15381_p2;
wire  signed [2:0] mul_res_394_fu_15399_p0;
wire  signed [2:0] mul_res_394_fu_15399_p1;
wire  signed [5:0] mul_res_394_fu_15399_p2;
wire  signed [2:0] mul_res_395_fu_15417_p0;
wire  signed [2:0] mul_res_395_fu_15417_p1;
wire  signed [5:0] mul_res_395_fu_15417_p2;
wire  signed [6:0] sext_ln151_673_fu_15387_p1;
wire  signed [6:0] sext_ln151_674_fu_15405_p1;
wire  signed [6:0] sext_ln151_665_fu_15255_p1;
wire  signed [6:0] sext_ln151_664_fu_15237_p1;
wire   [6:0] add_ln153_389_fu_15433_p2;
wire  signed [6:0] sext_ln151_670_fu_15341_p1;
wire  signed [6:0] sext_ln151_666_fu_15273_p1;
wire  signed [6:0] sext_ln151_668_fu_15309_p1;
wire  signed [6:0] sext_ln151_667_fu_15291_p1;
wire  signed [6:0] sext_ln153_224_fu_15423_p1;
wire  signed [2:0] mul_res_396_fu_15465_p0;
wire  signed [2:0] mul_res_396_fu_15465_p1;
wire  signed [5:0] mul_res_396_fu_15465_p2;
wire  signed [2:0] mul_res_397_fu_15483_p0;
wire  signed [2:0] mul_res_397_fu_15483_p1;
wire  signed [5:0] mul_res_397_fu_15483_p2;
wire  signed [2:0] mul_res_398_fu_15501_p0;
wire  signed [2:0] mul_res_398_fu_15501_p1;
wire  signed [5:0] mul_res_398_fu_15501_p2;
wire  signed [2:0] mul_res_399_fu_15519_p0;
wire  signed [2:0] mul_res_399_fu_15519_p1;
wire  signed [5:0] mul_res_399_fu_15519_p2;
wire  signed [2:0] mul_res_400_fu_15537_p0;
wire  signed [2:0] mul_res_400_fu_15537_p1;
wire  signed [5:0] mul_res_400_fu_15537_p2;
wire  signed [2:0] mul_res_401_fu_15555_p0;
wire  signed [2:0] mul_res_401_fu_15555_p1;
wire  signed [2:0] mul_res_402_fu_15569_p0;
wire  signed [2:0] mul_res_402_fu_15569_p1;
wire  signed [5:0] mul_res_402_fu_15569_p2;
wire  signed [2:0] mul_res_403_fu_15587_p0;
wire  signed [2:0] mul_res_403_fu_15587_p1;
wire  signed [2:0] mul_res_404_fu_15601_p0;
wire  signed [2:0] mul_res_404_fu_15601_p1;
wire  signed [2:0] mul_res_405_fu_15615_p0;
wire  signed [2:0] mul_res_405_fu_15615_p1;
wire  signed [5:0] mul_res_405_fu_15615_p2;
wire  signed [2:0] mul_res_406_fu_15633_p0;
wire  signed [2:0] mul_res_406_fu_15633_p1;
wire  signed [5:0] mul_res_406_fu_15633_p2;
wire  signed [2:0] mul_res_407_fu_15651_p0;
wire  signed [2:0] mul_res_407_fu_15651_p1;
wire  signed [5:0] mul_res_407_fu_15651_p2;
wire  signed [6:0] sext_ln151_684_fu_15621_p1;
wire  signed [6:0] sext_ln151_685_fu_15639_p1;
wire  signed [6:0] sext_ln151_676_fu_15489_p1;
wire  signed [6:0] sext_ln151_675_fu_15471_p1;
wire   [6:0] add_ln153_401_fu_15667_p2;
wire  signed [6:0] sext_ln151_681_fu_15575_p1;
wire  signed [6:0] sext_ln151_677_fu_15507_p1;
wire  signed [6:0] sext_ln151_679_fu_15543_p1;
wire  signed [6:0] sext_ln151_678_fu_15525_p1;
wire  signed [6:0] sext_ln153_231_fu_15657_p1;
wire  signed [2:0] mul_res_408_fu_15699_p0;
wire  signed [2:0] mul_res_408_fu_15699_p1;
wire  signed [5:0] mul_res_408_fu_15699_p2;
wire  signed [2:0] mul_res_409_fu_15717_p0;
wire  signed [2:0] mul_res_409_fu_15717_p1;
wire  signed [5:0] mul_res_409_fu_15717_p2;
wire  signed [2:0] mul_res_410_fu_15735_p0;
wire  signed [2:0] mul_res_410_fu_15735_p1;
wire  signed [5:0] mul_res_410_fu_15735_p2;
wire  signed [2:0] mul_res_411_fu_15753_p0;
wire  signed [2:0] mul_res_411_fu_15753_p1;
wire  signed [5:0] mul_res_411_fu_15753_p2;
wire  signed [2:0] mul_res_412_fu_15771_p0;
wire  signed [2:0] mul_res_412_fu_15771_p1;
wire  signed [5:0] mul_res_412_fu_15771_p2;
wire  signed [2:0] mul_res_413_fu_15789_p0;
wire  signed [2:0] mul_res_413_fu_15789_p1;
wire  signed [2:0] mul_res_414_fu_15803_p0;
wire  signed [2:0] mul_res_414_fu_15803_p1;
wire  signed [5:0] mul_res_414_fu_15803_p2;
wire  signed [2:0] mul_res_415_fu_15821_p0;
wire  signed [2:0] mul_res_415_fu_15821_p1;
wire  signed [2:0] mul_res_416_fu_15835_p0;
wire  signed [2:0] mul_res_416_fu_15835_p1;
wire  signed [2:0] mul_res_417_fu_15849_p0;
wire  signed [2:0] mul_res_417_fu_15849_p1;
wire  signed [5:0] mul_res_417_fu_15849_p2;
wire  signed [2:0] mul_res_418_fu_15867_p0;
wire  signed [2:0] mul_res_418_fu_15867_p1;
wire  signed [5:0] mul_res_418_fu_15867_p2;
wire  signed [2:0] mul_res_419_fu_15885_p0;
wire  signed [2:0] mul_res_419_fu_15885_p1;
wire  signed [5:0] mul_res_419_fu_15885_p2;
wire  signed [6:0] sext_ln151_695_fu_15855_p1;
wire  signed [6:0] sext_ln151_696_fu_15873_p1;
wire  signed [6:0] sext_ln151_687_fu_15723_p1;
wire  signed [6:0] sext_ln151_686_fu_15705_p1;
wire   [6:0] add_ln153_413_fu_15901_p2;
wire  signed [6:0] sext_ln151_692_fu_15809_p1;
wire  signed [6:0] sext_ln151_688_fu_15741_p1;
wire  signed [6:0] sext_ln151_690_fu_15777_p1;
wire  signed [6:0] sext_ln151_689_fu_15759_p1;
wire  signed [6:0] sext_ln153_238_fu_15891_p1;
wire  signed [2:0] mul_res_420_fu_15933_p0;
wire  signed [2:0] mul_res_420_fu_15933_p1;
wire  signed [5:0] mul_res_420_fu_15933_p2;
wire  signed [2:0] mul_res_421_fu_15951_p0;
wire  signed [2:0] mul_res_421_fu_15951_p1;
wire  signed [5:0] mul_res_421_fu_15951_p2;
wire  signed [2:0] mul_res_422_fu_15969_p0;
wire  signed [2:0] mul_res_422_fu_15969_p1;
wire  signed [5:0] mul_res_422_fu_15969_p2;
wire  signed [2:0] mul_res_423_fu_15987_p0;
wire  signed [2:0] mul_res_423_fu_15987_p1;
wire  signed [5:0] mul_res_423_fu_15987_p2;
wire  signed [2:0] mul_res_424_fu_16005_p0;
wire  signed [2:0] mul_res_424_fu_16005_p1;
wire  signed [5:0] mul_res_424_fu_16005_p2;
wire  signed [2:0] mul_res_425_fu_16023_p0;
wire  signed [2:0] mul_res_425_fu_16023_p1;
wire  signed [2:0] mul_res_426_fu_16037_p0;
wire  signed [2:0] mul_res_426_fu_16037_p1;
wire  signed [5:0] mul_res_426_fu_16037_p2;
wire  signed [2:0] mul_res_427_fu_16055_p0;
wire  signed [2:0] mul_res_427_fu_16055_p1;
wire  signed [2:0] mul_res_428_fu_16069_p0;
wire  signed [2:0] mul_res_428_fu_16069_p1;
wire  signed [2:0] mul_res_429_fu_16083_p0;
wire  signed [2:0] mul_res_429_fu_16083_p1;
wire  signed [5:0] mul_res_429_fu_16083_p2;
wire  signed [2:0] mul_res_430_fu_16101_p0;
wire  signed [2:0] mul_res_430_fu_16101_p1;
wire  signed [5:0] mul_res_430_fu_16101_p2;
wire  signed [2:0] mul_res_431_fu_16119_p0;
wire  signed [2:0] mul_res_431_fu_16119_p1;
wire  signed [5:0] mul_res_431_fu_16119_p2;
wire  signed [6:0] sext_ln151_706_fu_16089_p1;
wire  signed [6:0] sext_ln151_707_fu_16107_p1;
wire  signed [6:0] sext_ln151_698_fu_15957_p1;
wire  signed [6:0] sext_ln151_697_fu_15939_p1;
wire   [6:0] add_ln153_425_fu_16135_p2;
wire  signed [6:0] sext_ln151_703_fu_16043_p1;
wire  signed [6:0] sext_ln151_699_fu_15975_p1;
wire  signed [6:0] sext_ln151_701_fu_16011_p1;
wire  signed [6:0] sext_ln151_700_fu_15993_p1;
wire  signed [6:0] sext_ln153_245_fu_16125_p1;
wire  signed [2:0] mul_res_432_fu_16167_p0;
wire  signed [2:0] mul_res_432_fu_16167_p1;
wire  signed [5:0] mul_res_432_fu_16167_p2;
wire  signed [2:0] mul_res_433_fu_16185_p0;
wire  signed [2:0] mul_res_433_fu_16185_p1;
wire  signed [5:0] mul_res_433_fu_16185_p2;
wire  signed [2:0] mul_res_434_fu_16203_p0;
wire  signed [2:0] mul_res_434_fu_16203_p1;
wire  signed [5:0] mul_res_434_fu_16203_p2;
wire  signed [2:0] mul_res_435_fu_16221_p0;
wire  signed [2:0] mul_res_435_fu_16221_p1;
wire  signed [5:0] mul_res_435_fu_16221_p2;
wire  signed [2:0] mul_res_436_fu_16239_p0;
wire  signed [2:0] mul_res_436_fu_16239_p1;
wire  signed [5:0] mul_res_436_fu_16239_p2;
wire  signed [2:0] mul_res_437_fu_16257_p0;
wire  signed [2:0] mul_res_437_fu_16257_p1;
wire  signed [2:0] mul_res_438_fu_16271_p0;
wire  signed [2:0] mul_res_438_fu_16271_p1;
wire  signed [5:0] mul_res_438_fu_16271_p2;
wire  signed [2:0] mul_res_439_fu_16289_p0;
wire  signed [2:0] mul_res_439_fu_16289_p1;
wire  signed [2:0] mul_res_440_fu_16303_p0;
wire  signed [2:0] mul_res_440_fu_16303_p1;
wire  signed [2:0] mul_res_441_fu_16317_p0;
wire  signed [2:0] mul_res_441_fu_16317_p1;
wire  signed [5:0] mul_res_441_fu_16317_p2;
wire  signed [2:0] mul_res_442_fu_16335_p0;
wire  signed [2:0] mul_res_442_fu_16335_p1;
wire  signed [5:0] mul_res_442_fu_16335_p2;
wire  signed [2:0] mul_res_443_fu_16353_p0;
wire  signed [2:0] mul_res_443_fu_16353_p1;
wire  signed [5:0] mul_res_443_fu_16353_p2;
wire  signed [6:0] sext_ln151_717_fu_16323_p1;
wire  signed [6:0] sext_ln151_718_fu_16341_p1;
wire  signed [6:0] sext_ln151_709_fu_16191_p1;
wire  signed [6:0] sext_ln151_708_fu_16173_p1;
wire   [6:0] add_ln153_437_fu_16369_p2;
wire  signed [6:0] sext_ln151_714_fu_16277_p1;
wire  signed [6:0] sext_ln151_710_fu_16209_p1;
wire  signed [6:0] sext_ln151_712_fu_16245_p1;
wire  signed [6:0] sext_ln151_711_fu_16227_p1;
wire  signed [6:0] sext_ln153_252_fu_16359_p1;
wire  signed [2:0] mul_res_444_fu_16401_p0;
wire  signed [2:0] mul_res_444_fu_16401_p1;
wire  signed [5:0] mul_res_444_fu_16401_p2;
wire  signed [2:0] mul_res_445_fu_16419_p0;
wire  signed [2:0] mul_res_445_fu_16419_p1;
wire  signed [5:0] mul_res_445_fu_16419_p2;
wire  signed [2:0] mul_res_446_fu_16437_p0;
wire  signed [2:0] mul_res_446_fu_16437_p1;
wire  signed [5:0] mul_res_446_fu_16437_p2;
wire  signed [2:0] mul_res_447_fu_16455_p0;
wire  signed [2:0] mul_res_447_fu_16455_p1;
wire  signed [5:0] mul_res_447_fu_16455_p2;
wire  signed [2:0] mul_res_448_fu_16473_p0;
wire  signed [2:0] mul_res_448_fu_16473_p1;
wire  signed [5:0] mul_res_448_fu_16473_p2;
wire  signed [2:0] mul_res_449_fu_16491_p0;
wire  signed [2:0] mul_res_449_fu_16491_p1;
wire  signed [2:0] mul_res_450_fu_16505_p0;
wire  signed [2:0] mul_res_450_fu_16505_p1;
wire  signed [5:0] mul_res_450_fu_16505_p2;
wire  signed [2:0] mul_res_451_fu_16523_p0;
wire  signed [2:0] mul_res_451_fu_16523_p1;
wire  signed [2:0] mul_res_452_fu_16537_p0;
wire  signed [2:0] mul_res_452_fu_16537_p1;
wire  signed [2:0] mul_res_453_fu_16551_p0;
wire  signed [2:0] mul_res_453_fu_16551_p1;
wire  signed [5:0] mul_res_453_fu_16551_p2;
wire  signed [2:0] mul_res_454_fu_16569_p0;
wire  signed [2:0] mul_res_454_fu_16569_p1;
wire  signed [5:0] mul_res_454_fu_16569_p2;
wire  signed [2:0] mul_res_455_fu_16587_p0;
wire  signed [2:0] mul_res_455_fu_16587_p1;
wire  signed [5:0] mul_res_455_fu_16587_p2;
wire  signed [6:0] sext_ln151_728_fu_16557_p1;
wire  signed [6:0] sext_ln151_729_fu_16575_p1;
wire  signed [6:0] sext_ln151_720_fu_16425_p1;
wire  signed [6:0] sext_ln151_719_fu_16407_p1;
wire   [6:0] add_ln153_449_fu_16603_p2;
wire  signed [6:0] sext_ln151_725_fu_16511_p1;
wire  signed [6:0] sext_ln151_721_fu_16443_p1;
wire  signed [6:0] sext_ln151_723_fu_16479_p1;
wire  signed [6:0] sext_ln151_722_fu_16461_p1;
wire  signed [6:0] sext_ln153_259_fu_16593_p1;
wire  signed [2:0] mul_res_456_fu_16635_p0;
wire  signed [2:0] mul_res_456_fu_16635_p1;
wire  signed [5:0] mul_res_456_fu_16635_p2;
wire  signed [2:0] mul_res_457_fu_16653_p0;
wire  signed [2:0] mul_res_457_fu_16653_p1;
wire  signed [5:0] mul_res_457_fu_16653_p2;
wire  signed [2:0] mul_res_458_fu_16671_p0;
wire  signed [2:0] mul_res_458_fu_16671_p1;
wire  signed [5:0] mul_res_458_fu_16671_p2;
wire  signed [2:0] mul_res_459_fu_16689_p0;
wire  signed [2:0] mul_res_459_fu_16689_p1;
wire  signed [5:0] mul_res_459_fu_16689_p2;
wire  signed [2:0] mul_res_460_fu_16707_p0;
wire  signed [2:0] mul_res_460_fu_16707_p1;
wire  signed [5:0] mul_res_460_fu_16707_p2;
wire  signed [2:0] mul_res_461_fu_16725_p0;
wire  signed [2:0] mul_res_461_fu_16725_p1;
wire  signed [2:0] mul_res_462_fu_16739_p0;
wire  signed [2:0] mul_res_462_fu_16739_p1;
wire  signed [5:0] mul_res_462_fu_16739_p2;
wire  signed [2:0] mul_res_463_fu_16757_p0;
wire  signed [2:0] mul_res_463_fu_16757_p1;
wire  signed [2:0] mul_res_464_fu_16771_p0;
wire  signed [2:0] mul_res_464_fu_16771_p1;
wire  signed [2:0] mul_res_465_fu_16785_p0;
wire  signed [2:0] mul_res_465_fu_16785_p1;
wire  signed [5:0] mul_res_465_fu_16785_p2;
wire  signed [2:0] mul_res_466_fu_16803_p0;
wire  signed [2:0] mul_res_466_fu_16803_p1;
wire  signed [5:0] mul_res_466_fu_16803_p2;
wire  signed [2:0] mul_res_467_fu_16821_p0;
wire  signed [2:0] mul_res_467_fu_16821_p1;
wire  signed [5:0] mul_res_467_fu_16821_p2;
wire  signed [6:0] sext_ln151_739_fu_16791_p1;
wire  signed [6:0] sext_ln151_740_fu_16809_p1;
wire  signed [6:0] sext_ln151_731_fu_16659_p1;
wire  signed [6:0] sext_ln151_730_fu_16641_p1;
wire   [6:0] add_ln153_461_fu_16837_p2;
wire  signed [6:0] sext_ln151_736_fu_16745_p1;
wire  signed [6:0] sext_ln151_732_fu_16677_p1;
wire  signed [6:0] sext_ln151_734_fu_16713_p1;
wire  signed [6:0] sext_ln151_733_fu_16695_p1;
wire  signed [6:0] sext_ln153_266_fu_16827_p1;
wire  signed [2:0] mul_res_468_fu_16869_p0;
wire  signed [2:0] mul_res_468_fu_16869_p1;
wire  signed [5:0] mul_res_468_fu_16869_p2;
wire  signed [2:0] mul_res_469_fu_16887_p0;
wire  signed [2:0] mul_res_469_fu_16887_p1;
wire  signed [5:0] mul_res_469_fu_16887_p2;
wire  signed [2:0] mul_res_470_fu_16905_p0;
wire  signed [2:0] mul_res_470_fu_16905_p1;
wire  signed [5:0] mul_res_470_fu_16905_p2;
wire  signed [2:0] mul_res_471_fu_16923_p0;
wire  signed [2:0] mul_res_471_fu_16923_p1;
wire  signed [5:0] mul_res_471_fu_16923_p2;
wire  signed [2:0] mul_res_472_fu_16941_p0;
wire  signed [2:0] mul_res_472_fu_16941_p1;
wire  signed [5:0] mul_res_472_fu_16941_p2;
wire  signed [2:0] mul_res_473_fu_16959_p0;
wire  signed [2:0] mul_res_473_fu_16959_p1;
wire  signed [2:0] mul_res_474_fu_16973_p0;
wire  signed [2:0] mul_res_474_fu_16973_p1;
wire  signed [5:0] mul_res_474_fu_16973_p2;
wire  signed [2:0] mul_res_475_fu_16991_p0;
wire  signed [2:0] mul_res_475_fu_16991_p1;
wire  signed [2:0] mul_res_476_fu_17005_p0;
wire  signed [2:0] mul_res_476_fu_17005_p1;
wire  signed [2:0] mul_res_477_fu_17019_p0;
wire  signed [2:0] mul_res_477_fu_17019_p1;
wire  signed [5:0] mul_res_477_fu_17019_p2;
wire  signed [2:0] mul_res_478_fu_17037_p0;
wire  signed [2:0] mul_res_478_fu_17037_p1;
wire  signed [5:0] mul_res_478_fu_17037_p2;
wire  signed [2:0] mul_res_479_fu_17055_p0;
wire  signed [2:0] mul_res_479_fu_17055_p1;
wire  signed [5:0] mul_res_479_fu_17055_p2;
wire  signed [6:0] sext_ln151_750_fu_17025_p1;
wire  signed [6:0] sext_ln151_751_fu_17043_p1;
wire  signed [6:0] sext_ln151_742_fu_16893_p1;
wire  signed [6:0] sext_ln151_741_fu_16875_p1;
wire   [6:0] add_ln153_473_fu_17071_p2;
wire  signed [6:0] sext_ln151_747_fu_16979_p1;
wire  signed [6:0] sext_ln151_743_fu_16911_p1;
wire  signed [6:0] sext_ln151_745_fu_16947_p1;
wire  signed [6:0] sext_ln151_744_fu_16929_p1;
wire  signed [6:0] sext_ln153_273_fu_17061_p1;
wire  signed [2:0] mul_res_480_fu_17103_p0;
wire  signed [2:0] mul_res_480_fu_17103_p1;
wire  signed [5:0] mul_res_480_fu_17103_p2;
wire  signed [2:0] mul_res_481_fu_17121_p0;
wire  signed [2:0] mul_res_481_fu_17121_p1;
wire  signed [5:0] mul_res_481_fu_17121_p2;
wire  signed [2:0] mul_res_482_fu_17139_p0;
wire  signed [2:0] mul_res_482_fu_17139_p1;
wire  signed [5:0] mul_res_482_fu_17139_p2;
wire  signed [2:0] mul_res_483_fu_17157_p0;
wire  signed [2:0] mul_res_483_fu_17157_p1;
wire  signed [5:0] mul_res_483_fu_17157_p2;
wire  signed [2:0] mul_res_484_fu_17175_p0;
wire  signed [2:0] mul_res_484_fu_17175_p1;
wire  signed [5:0] mul_res_484_fu_17175_p2;
wire  signed [2:0] mul_res_485_fu_17193_p0;
wire  signed [2:0] mul_res_485_fu_17193_p1;
wire  signed [2:0] mul_res_486_fu_17207_p0;
wire  signed [2:0] mul_res_486_fu_17207_p1;
wire  signed [5:0] mul_res_486_fu_17207_p2;
wire  signed [2:0] mul_res_487_fu_17225_p0;
wire  signed [2:0] mul_res_487_fu_17225_p1;
wire  signed [2:0] mul_res_488_fu_17239_p0;
wire  signed [2:0] mul_res_488_fu_17239_p1;
wire  signed [2:0] mul_res_489_fu_17253_p0;
wire  signed [2:0] mul_res_489_fu_17253_p1;
wire  signed [5:0] mul_res_489_fu_17253_p2;
wire  signed [2:0] mul_res_490_fu_17271_p0;
wire  signed [2:0] mul_res_490_fu_17271_p1;
wire  signed [5:0] mul_res_490_fu_17271_p2;
wire  signed [2:0] mul_res_491_fu_17289_p0;
wire  signed [2:0] mul_res_491_fu_17289_p1;
wire  signed [5:0] mul_res_491_fu_17289_p2;
wire  signed [6:0] sext_ln151_761_fu_17259_p1;
wire  signed [6:0] sext_ln151_762_fu_17277_p1;
wire  signed [6:0] sext_ln151_753_fu_17127_p1;
wire  signed [6:0] sext_ln151_752_fu_17109_p1;
wire   [6:0] add_ln153_485_fu_17305_p2;
wire  signed [6:0] sext_ln151_758_fu_17213_p1;
wire  signed [6:0] sext_ln151_754_fu_17145_p1;
wire  signed [6:0] sext_ln151_756_fu_17181_p1;
wire  signed [6:0] sext_ln151_755_fu_17163_p1;
wire  signed [6:0] sext_ln153_280_fu_17295_p1;
wire  signed [2:0] mul_res_492_fu_17337_p0;
wire  signed [2:0] mul_res_492_fu_17337_p1;
wire  signed [5:0] mul_res_492_fu_17337_p2;
wire  signed [2:0] mul_res_493_fu_17355_p0;
wire  signed [2:0] mul_res_493_fu_17355_p1;
wire  signed [5:0] mul_res_493_fu_17355_p2;
wire  signed [2:0] mul_res_494_fu_17373_p0;
wire  signed [2:0] mul_res_494_fu_17373_p1;
wire  signed [5:0] mul_res_494_fu_17373_p2;
wire  signed [2:0] mul_res_495_fu_17391_p0;
wire  signed [2:0] mul_res_495_fu_17391_p1;
wire  signed [5:0] mul_res_495_fu_17391_p2;
wire  signed [2:0] mul_res_496_fu_17409_p0;
wire  signed [2:0] mul_res_496_fu_17409_p1;
wire  signed [5:0] mul_res_496_fu_17409_p2;
wire  signed [2:0] mul_res_497_fu_17427_p0;
wire  signed [2:0] mul_res_497_fu_17427_p1;
wire  signed [2:0] mul_res_498_fu_17441_p0;
wire  signed [2:0] mul_res_498_fu_17441_p1;
wire  signed [5:0] mul_res_498_fu_17441_p2;
wire  signed [2:0] mul_res_499_fu_17459_p0;
wire  signed [2:0] mul_res_499_fu_17459_p1;
wire  signed [2:0] mul_res_500_fu_17473_p0;
wire  signed [2:0] mul_res_500_fu_17473_p1;
wire  signed [2:0] mul_res_501_fu_17487_p0;
wire  signed [2:0] mul_res_501_fu_17487_p1;
wire  signed [5:0] mul_res_501_fu_17487_p2;
wire  signed [2:0] mul_res_502_fu_17505_p0;
wire  signed [2:0] mul_res_502_fu_17505_p1;
wire  signed [5:0] mul_res_502_fu_17505_p2;
wire  signed [2:0] mul_res_503_fu_17523_p0;
wire  signed [2:0] mul_res_503_fu_17523_p1;
wire  signed [5:0] mul_res_503_fu_17523_p2;
wire  signed [6:0] sext_ln151_772_fu_17493_p1;
wire  signed [6:0] sext_ln151_773_fu_17511_p1;
wire  signed [6:0] sext_ln151_764_fu_17361_p1;
wire  signed [6:0] sext_ln151_763_fu_17343_p1;
wire   [6:0] add_ln153_497_fu_17539_p2;
wire  signed [6:0] sext_ln151_769_fu_17447_p1;
wire  signed [6:0] sext_ln151_765_fu_17379_p1;
wire  signed [6:0] sext_ln151_767_fu_17415_p1;
wire  signed [6:0] sext_ln151_766_fu_17397_p1;
wire  signed [6:0] sext_ln153_287_fu_17529_p1;
wire  signed [2:0] mul_res_504_fu_17571_p0;
wire  signed [2:0] mul_res_504_fu_17571_p1;
wire  signed [5:0] mul_res_504_fu_17571_p2;
wire  signed [2:0] mul_res_505_fu_17589_p0;
wire  signed [2:0] mul_res_505_fu_17589_p1;
wire  signed [5:0] mul_res_505_fu_17589_p2;
wire  signed [2:0] mul_res_506_fu_17607_p0;
wire  signed [2:0] mul_res_506_fu_17607_p1;
wire  signed [5:0] mul_res_506_fu_17607_p2;
wire  signed [2:0] mul_res_507_fu_17625_p0;
wire  signed [2:0] mul_res_507_fu_17625_p1;
wire  signed [5:0] mul_res_507_fu_17625_p2;
wire  signed [2:0] mul_res_508_fu_17643_p0;
wire  signed [2:0] mul_res_508_fu_17643_p1;
wire  signed [5:0] mul_res_508_fu_17643_p2;
wire  signed [2:0] mul_res_509_fu_17661_p0;
wire  signed [2:0] mul_res_509_fu_17661_p1;
wire  signed [2:0] mul_res_510_fu_17675_p0;
wire  signed [2:0] mul_res_510_fu_17675_p1;
wire  signed [5:0] mul_res_510_fu_17675_p2;
wire  signed [2:0] mul_res_511_fu_17693_p0;
wire  signed [2:0] mul_res_511_fu_17693_p1;
wire  signed [2:0] mul_res_512_fu_17707_p0;
wire  signed [2:0] mul_res_512_fu_17707_p1;
wire  signed [2:0] mul_res_513_fu_17721_p0;
wire  signed [2:0] mul_res_513_fu_17721_p1;
wire  signed [5:0] mul_res_513_fu_17721_p2;
wire  signed [2:0] mul_res_514_fu_17739_p0;
wire  signed [2:0] mul_res_514_fu_17739_p1;
wire  signed [5:0] mul_res_514_fu_17739_p2;
wire  signed [2:0] mul_res_515_fu_17757_p0;
wire  signed [2:0] mul_res_515_fu_17757_p1;
wire  signed [5:0] mul_res_515_fu_17757_p2;
wire  signed [6:0] sext_ln151_783_fu_17727_p1;
wire  signed [6:0] sext_ln151_784_fu_17745_p1;
wire  signed [6:0] sext_ln151_775_fu_17595_p1;
wire  signed [6:0] sext_ln151_774_fu_17577_p1;
wire   [6:0] add_ln153_509_fu_17773_p2;
wire  signed [6:0] sext_ln151_780_fu_17681_p1;
wire  signed [6:0] sext_ln151_776_fu_17613_p1;
wire  signed [6:0] sext_ln151_778_fu_17649_p1;
wire  signed [6:0] sext_ln151_777_fu_17631_p1;
wire  signed [6:0] sext_ln153_294_fu_17763_p1;
wire  signed [2:0] mul_res_516_fu_17805_p0;
wire  signed [2:0] mul_res_516_fu_17805_p1;
wire  signed [5:0] mul_res_516_fu_17805_p2;
wire  signed [2:0] mul_res_517_fu_17823_p0;
wire  signed [2:0] mul_res_517_fu_17823_p1;
wire  signed [5:0] mul_res_517_fu_17823_p2;
wire  signed [2:0] mul_res_518_fu_17841_p0;
wire  signed [2:0] mul_res_518_fu_17841_p1;
wire  signed [5:0] mul_res_518_fu_17841_p2;
wire  signed [2:0] mul_res_519_fu_17859_p0;
wire  signed [2:0] mul_res_519_fu_17859_p1;
wire  signed [5:0] mul_res_519_fu_17859_p2;
wire  signed [2:0] mul_res_520_fu_17877_p0;
wire  signed [2:0] mul_res_520_fu_17877_p1;
wire  signed [5:0] mul_res_520_fu_17877_p2;
wire  signed [2:0] mul_res_521_fu_17895_p0;
wire  signed [2:0] mul_res_521_fu_17895_p1;
wire  signed [2:0] mul_res_522_fu_17909_p0;
wire  signed [2:0] mul_res_522_fu_17909_p1;
wire  signed [5:0] mul_res_522_fu_17909_p2;
wire  signed [2:0] mul_res_523_fu_17927_p0;
wire  signed [2:0] mul_res_523_fu_17927_p1;
wire  signed [2:0] mul_res_524_fu_17941_p0;
wire  signed [2:0] mul_res_524_fu_17941_p1;
wire  signed [2:0] mul_res_525_fu_17955_p0;
wire  signed [2:0] mul_res_525_fu_17955_p1;
wire  signed [5:0] mul_res_525_fu_17955_p2;
wire  signed [2:0] mul_res_526_fu_17973_p0;
wire  signed [2:0] mul_res_526_fu_17973_p1;
wire  signed [5:0] mul_res_526_fu_17973_p2;
wire  signed [2:0] mul_res_527_fu_17991_p0;
wire  signed [2:0] mul_res_527_fu_17991_p1;
wire  signed [5:0] mul_res_527_fu_17991_p2;
wire  signed [6:0] sext_ln151_794_fu_17961_p1;
wire  signed [6:0] sext_ln151_795_fu_17979_p1;
wire  signed [6:0] sext_ln151_786_fu_17829_p1;
wire  signed [6:0] sext_ln151_785_fu_17811_p1;
wire   [6:0] add_ln153_521_fu_18007_p2;
wire  signed [6:0] sext_ln151_791_fu_17915_p1;
wire  signed [6:0] sext_ln151_787_fu_17847_p1;
wire  signed [6:0] sext_ln151_789_fu_17883_p1;
wire  signed [6:0] sext_ln151_788_fu_17865_p1;
wire  signed [6:0] sext_ln153_301_fu_17997_p1;
wire  signed [2:0] mul_res_528_fu_18039_p0;
wire  signed [2:0] mul_res_528_fu_18039_p1;
wire  signed [5:0] mul_res_528_fu_18039_p2;
wire  signed [2:0] mul_res_529_fu_18057_p0;
wire  signed [2:0] mul_res_529_fu_18057_p1;
wire  signed [5:0] mul_res_529_fu_18057_p2;
wire  signed [2:0] mul_res_530_fu_18075_p0;
wire  signed [2:0] mul_res_530_fu_18075_p1;
wire  signed [5:0] mul_res_530_fu_18075_p2;
wire  signed [2:0] mul_res_531_fu_18093_p0;
wire  signed [2:0] mul_res_531_fu_18093_p1;
wire  signed [5:0] mul_res_531_fu_18093_p2;
wire  signed [2:0] mul_res_532_fu_18111_p0;
wire  signed [2:0] mul_res_532_fu_18111_p1;
wire  signed [5:0] mul_res_532_fu_18111_p2;
wire  signed [2:0] mul_res_533_fu_18129_p0;
wire  signed [2:0] mul_res_533_fu_18129_p1;
wire  signed [2:0] mul_res_534_fu_18143_p0;
wire  signed [2:0] mul_res_534_fu_18143_p1;
wire  signed [5:0] mul_res_534_fu_18143_p2;
wire  signed [2:0] mul_res_535_fu_18161_p0;
wire  signed [2:0] mul_res_535_fu_18161_p1;
wire  signed [2:0] mul_res_536_fu_18175_p0;
wire  signed [2:0] mul_res_536_fu_18175_p1;
wire  signed [2:0] mul_res_537_fu_18189_p0;
wire  signed [2:0] mul_res_537_fu_18189_p1;
wire  signed [5:0] mul_res_537_fu_18189_p2;
wire  signed [2:0] mul_res_538_fu_18207_p0;
wire  signed [2:0] mul_res_538_fu_18207_p1;
wire  signed [5:0] mul_res_538_fu_18207_p2;
wire  signed [2:0] mul_res_539_fu_18225_p0;
wire  signed [2:0] mul_res_539_fu_18225_p1;
wire  signed [5:0] mul_res_539_fu_18225_p2;
wire  signed [6:0] sext_ln151_805_fu_18195_p1;
wire  signed [6:0] sext_ln151_806_fu_18213_p1;
wire  signed [6:0] sext_ln151_797_fu_18063_p1;
wire  signed [6:0] sext_ln151_796_fu_18045_p1;
wire   [6:0] add_ln153_533_fu_18241_p2;
wire  signed [6:0] sext_ln151_802_fu_18149_p1;
wire  signed [6:0] sext_ln151_798_fu_18081_p1;
wire  signed [6:0] sext_ln151_800_fu_18117_p1;
wire  signed [6:0] sext_ln151_799_fu_18099_p1;
wire  signed [6:0] sext_ln153_308_fu_18231_p1;
wire  signed [2:0] mul_res_540_fu_18273_p0;
wire  signed [2:0] mul_res_540_fu_18273_p1;
wire  signed [5:0] mul_res_540_fu_18273_p2;
wire  signed [2:0] mul_res_541_fu_18291_p0;
wire  signed [2:0] mul_res_541_fu_18291_p1;
wire  signed [5:0] mul_res_541_fu_18291_p2;
wire  signed [2:0] mul_res_542_fu_18309_p0;
wire  signed [2:0] mul_res_542_fu_18309_p1;
wire  signed [5:0] mul_res_542_fu_18309_p2;
wire  signed [2:0] mul_res_543_fu_18327_p0;
wire  signed [2:0] mul_res_543_fu_18327_p1;
wire  signed [5:0] mul_res_543_fu_18327_p2;
wire  signed [2:0] mul_res_544_fu_18345_p0;
wire  signed [2:0] mul_res_544_fu_18345_p1;
wire  signed [5:0] mul_res_544_fu_18345_p2;
wire  signed [2:0] mul_res_545_fu_18363_p0;
wire  signed [2:0] mul_res_545_fu_18363_p1;
wire  signed [2:0] mul_res_546_fu_18377_p0;
wire  signed [2:0] mul_res_546_fu_18377_p1;
wire  signed [5:0] mul_res_546_fu_18377_p2;
wire  signed [2:0] mul_res_547_fu_18395_p0;
wire  signed [2:0] mul_res_547_fu_18395_p1;
wire  signed [2:0] mul_res_548_fu_18409_p0;
wire  signed [2:0] mul_res_548_fu_18409_p1;
wire  signed [2:0] mul_res_549_fu_18423_p0;
wire  signed [2:0] mul_res_549_fu_18423_p1;
wire  signed [5:0] mul_res_549_fu_18423_p2;
wire  signed [2:0] mul_res_550_fu_18441_p0;
wire  signed [2:0] mul_res_550_fu_18441_p1;
wire  signed [5:0] mul_res_550_fu_18441_p2;
wire  signed [2:0] mul_res_551_fu_18459_p0;
wire  signed [2:0] mul_res_551_fu_18459_p1;
wire  signed [5:0] mul_res_551_fu_18459_p2;
wire  signed [6:0] sext_ln151_816_fu_18429_p1;
wire  signed [6:0] sext_ln151_817_fu_18447_p1;
wire  signed [6:0] sext_ln151_808_fu_18297_p1;
wire  signed [6:0] sext_ln151_807_fu_18279_p1;
wire   [6:0] add_ln153_545_fu_18475_p2;
wire  signed [6:0] sext_ln151_813_fu_18383_p1;
wire  signed [6:0] sext_ln151_809_fu_18315_p1;
wire  signed [6:0] sext_ln151_811_fu_18351_p1;
wire  signed [6:0] sext_ln151_810_fu_18333_p1;
wire  signed [6:0] sext_ln153_315_fu_18465_p1;
wire  signed [2:0] mul_res_552_fu_18507_p0;
wire  signed [2:0] mul_res_552_fu_18507_p1;
wire  signed [5:0] mul_res_552_fu_18507_p2;
wire  signed [2:0] mul_res_553_fu_18525_p0;
wire  signed [2:0] mul_res_553_fu_18525_p1;
wire  signed [5:0] mul_res_553_fu_18525_p2;
wire  signed [2:0] mul_res_554_fu_18543_p0;
wire  signed [2:0] mul_res_554_fu_18543_p1;
wire  signed [5:0] mul_res_554_fu_18543_p2;
wire  signed [2:0] mul_res_555_fu_18561_p0;
wire  signed [2:0] mul_res_555_fu_18561_p1;
wire  signed [5:0] mul_res_555_fu_18561_p2;
wire  signed [2:0] mul_res_556_fu_18579_p0;
wire  signed [2:0] mul_res_556_fu_18579_p1;
wire  signed [5:0] mul_res_556_fu_18579_p2;
wire  signed [2:0] mul_res_557_fu_18597_p0;
wire  signed [2:0] mul_res_557_fu_18597_p1;
wire  signed [2:0] mul_res_558_fu_18611_p0;
wire  signed [2:0] mul_res_558_fu_18611_p1;
wire  signed [5:0] mul_res_558_fu_18611_p2;
wire  signed [2:0] mul_res_559_fu_18629_p0;
wire  signed [2:0] mul_res_559_fu_18629_p1;
wire  signed [2:0] mul_res_560_fu_18643_p0;
wire  signed [2:0] mul_res_560_fu_18643_p1;
wire  signed [2:0] mul_res_561_fu_18657_p0;
wire  signed [2:0] mul_res_561_fu_18657_p1;
wire  signed [5:0] mul_res_561_fu_18657_p2;
wire  signed [2:0] mul_res_562_fu_18675_p0;
wire  signed [2:0] mul_res_562_fu_18675_p1;
wire  signed [5:0] mul_res_562_fu_18675_p2;
wire  signed [2:0] mul_res_563_fu_18693_p0;
wire  signed [2:0] mul_res_563_fu_18693_p1;
wire  signed [5:0] mul_res_563_fu_18693_p2;
wire  signed [6:0] sext_ln151_827_fu_18663_p1;
wire  signed [6:0] sext_ln151_828_fu_18681_p1;
wire  signed [6:0] sext_ln151_819_fu_18531_p1;
wire  signed [6:0] sext_ln151_818_fu_18513_p1;
wire   [6:0] add_ln153_557_fu_18709_p2;
wire  signed [6:0] sext_ln151_824_fu_18617_p1;
wire  signed [6:0] sext_ln151_820_fu_18549_p1;
wire  signed [6:0] sext_ln151_822_fu_18585_p1;
wire  signed [6:0] sext_ln151_821_fu_18567_p1;
wire  signed [6:0] sext_ln153_322_fu_18699_p1;
wire  signed [2:0] mul_res_564_fu_18741_p0;
wire  signed [2:0] mul_res_564_fu_18741_p1;
wire  signed [5:0] mul_res_564_fu_18741_p2;
wire  signed [2:0] mul_res_565_fu_18759_p0;
wire  signed [2:0] mul_res_565_fu_18759_p1;
wire  signed [5:0] mul_res_565_fu_18759_p2;
wire  signed [2:0] mul_res_566_fu_18777_p0;
wire  signed [2:0] mul_res_566_fu_18777_p1;
wire  signed [5:0] mul_res_566_fu_18777_p2;
wire  signed [2:0] mul_res_567_fu_18795_p0;
wire  signed [2:0] mul_res_567_fu_18795_p1;
wire  signed [5:0] mul_res_567_fu_18795_p2;
wire  signed [2:0] mul_res_568_fu_18813_p0;
wire  signed [2:0] mul_res_568_fu_18813_p1;
wire  signed [5:0] mul_res_568_fu_18813_p2;
wire  signed [2:0] mul_res_569_fu_18831_p0;
wire  signed [2:0] mul_res_569_fu_18831_p1;
wire  signed [2:0] mul_res_570_fu_18845_p0;
wire  signed [2:0] mul_res_570_fu_18845_p1;
wire  signed [5:0] mul_res_570_fu_18845_p2;
wire  signed [2:0] mul_res_571_fu_18863_p0;
wire  signed [2:0] mul_res_571_fu_18863_p1;
wire  signed [2:0] mul_res_572_fu_18877_p0;
wire  signed [2:0] mul_res_572_fu_18877_p1;
wire  signed [2:0] mul_res_573_fu_18891_p0;
wire  signed [2:0] mul_res_573_fu_18891_p1;
wire  signed [5:0] mul_res_573_fu_18891_p2;
wire  signed [2:0] mul_res_574_fu_18909_p0;
wire  signed [2:0] mul_res_574_fu_18909_p1;
wire  signed [5:0] mul_res_574_fu_18909_p2;
wire  signed [2:0] mul_res_575_fu_18927_p0;
wire  signed [2:0] mul_res_575_fu_18927_p1;
wire  signed [5:0] mul_res_575_fu_18927_p2;
wire  signed [6:0] sext_ln151_838_fu_18897_p1;
wire  signed [6:0] sext_ln151_839_fu_18915_p1;
wire  signed [6:0] sext_ln151_830_fu_18765_p1;
wire  signed [6:0] sext_ln151_829_fu_18747_p1;
wire   [6:0] add_ln153_569_fu_18943_p2;
wire  signed [6:0] sext_ln151_835_fu_18851_p1;
wire  signed [6:0] sext_ln151_831_fu_18783_p1;
wire  signed [6:0] sext_ln151_833_fu_18819_p1;
wire  signed [6:0] sext_ln151_832_fu_18801_p1;
wire  signed [6:0] sext_ln153_329_fu_18933_p1;
wire  signed [10:0] sext_ln131_fu_19255_p1;
wire  signed [10:0] sext_ln153_2_fu_19551_p1;
wire  signed [10:0] sext_ln153_1_fu_19548_p1;
wire  signed [7:0] sext_ln153_5_fu_19566_p1;
wire  signed [7:0] sext_ln153_4_fu_19563_p1;
wire   [7:0] add_ln153_9_fu_19569_p2;
wire  signed [7:0] sext_ln153_3_fu_19560_p1;
wire   [7:0] add_ln153_10_fu_19575_p2;
wire  signed [10:0] sext_ln153_6_fu_19581_p1;
wire   [10:0] add_ln153_1_fu_19554_p2;
wire   [10:0] add_ln153_4_fu_19585_p2;
wire   [10:0] select_ln126_47_fu_19542_p3;
wire  signed [10:0] sext_ln153_9_fu_19600_p1;
wire  signed [10:0] sext_ln153_8_fu_19597_p1;
wire  signed [7:0] sext_ln153_12_fu_19615_p1;
wire  signed [7:0] sext_ln153_11_fu_19612_p1;
wire   [7:0] add_ln153_21_fu_19618_p2;
wire  signed [7:0] sext_ln153_10_fu_19609_p1;
wire   [7:0] add_ln153_22_fu_19624_p2;
wire  signed [10:0] sext_ln153_13_fu_19630_p1;
wire   [10:0] add_ln153_13_fu_19603_p2;
wire   [10:0] add_ln153_16_fu_19634_p2;
wire   [10:0] select_ln126_46_fu_19536_p3;
wire  signed [10:0] sext_ln153_16_fu_19649_p1;
wire  signed [10:0] sext_ln153_15_fu_19646_p1;
wire  signed [7:0] sext_ln153_19_fu_19664_p1;
wire  signed [7:0] sext_ln153_18_fu_19661_p1;
wire   [7:0] add_ln153_33_fu_19667_p2;
wire  signed [7:0] sext_ln153_17_fu_19658_p1;
wire   [7:0] add_ln153_34_fu_19673_p2;
wire  signed [10:0] sext_ln153_20_fu_19679_p1;
wire   [10:0] add_ln153_25_fu_19652_p2;
wire   [10:0] add_ln153_28_fu_19683_p2;
wire   [10:0] select_ln126_45_fu_19530_p3;
wire  signed [10:0] sext_ln153_23_fu_19698_p1;
wire  signed [10:0] sext_ln153_22_fu_19695_p1;
wire  signed [7:0] sext_ln153_26_fu_19713_p1;
wire  signed [7:0] sext_ln153_25_fu_19710_p1;
wire   [7:0] add_ln153_45_fu_19716_p2;
wire  signed [7:0] sext_ln153_24_fu_19707_p1;
wire   [7:0] add_ln153_46_fu_19722_p2;
wire  signed [10:0] sext_ln153_27_fu_19728_p1;
wire   [10:0] add_ln153_37_fu_19701_p2;
wire   [10:0] add_ln153_40_fu_19732_p2;
wire   [10:0] select_ln126_44_fu_19524_p3;
wire  signed [10:0] sext_ln153_30_fu_19747_p1;
wire  signed [10:0] sext_ln153_29_fu_19744_p1;
wire  signed [7:0] sext_ln153_33_fu_19762_p1;
wire  signed [7:0] sext_ln153_32_fu_19759_p1;
wire   [7:0] add_ln153_57_fu_19765_p2;
wire  signed [7:0] sext_ln153_31_fu_19756_p1;
wire   [7:0] add_ln153_58_fu_19771_p2;
wire  signed [10:0] sext_ln153_34_fu_19777_p1;
wire   [10:0] add_ln153_49_fu_19750_p2;
wire   [10:0] add_ln153_52_fu_19781_p2;
wire   [10:0] select_ln126_43_fu_19518_p3;
wire  signed [10:0] sext_ln153_37_fu_19796_p1;
wire  signed [10:0] sext_ln153_36_fu_19793_p1;
wire  signed [7:0] sext_ln153_40_fu_19811_p1;
wire  signed [7:0] sext_ln153_39_fu_19808_p1;
wire   [7:0] add_ln153_69_fu_19814_p2;
wire  signed [7:0] sext_ln153_38_fu_19805_p1;
wire   [7:0] add_ln153_70_fu_19820_p2;
wire  signed [10:0] sext_ln153_41_fu_19826_p1;
wire   [10:0] add_ln153_61_fu_19799_p2;
wire   [10:0] add_ln153_64_fu_19830_p2;
wire   [10:0] select_ln126_42_fu_19512_p3;
wire  signed [10:0] sext_ln153_44_fu_19845_p1;
wire  signed [10:0] sext_ln153_43_fu_19842_p1;
wire  signed [7:0] sext_ln153_47_fu_19860_p1;
wire  signed [7:0] sext_ln153_46_fu_19857_p1;
wire   [7:0] add_ln153_81_fu_19863_p2;
wire  signed [7:0] sext_ln153_45_fu_19854_p1;
wire   [7:0] add_ln153_82_fu_19869_p2;
wire  signed [10:0] sext_ln153_48_fu_19875_p1;
wire   [10:0] add_ln153_73_fu_19848_p2;
wire   [10:0] add_ln153_76_fu_19879_p2;
wire   [10:0] select_ln126_41_fu_19506_p3;
wire  signed [10:0] sext_ln153_51_fu_19894_p1;
wire  signed [10:0] sext_ln153_50_fu_19891_p1;
wire  signed [7:0] sext_ln153_54_fu_19909_p1;
wire  signed [7:0] sext_ln153_53_fu_19906_p1;
wire   [7:0] add_ln153_93_fu_19912_p2;
wire  signed [7:0] sext_ln153_52_fu_19903_p1;
wire   [7:0] add_ln153_94_fu_19918_p2;
wire  signed [10:0] sext_ln153_55_fu_19924_p1;
wire   [10:0] add_ln153_85_fu_19897_p2;
wire   [10:0] add_ln153_88_fu_19928_p2;
wire   [10:0] select_ln126_40_fu_19500_p3;
wire  signed [10:0] sext_ln153_58_fu_19943_p1;
wire  signed [10:0] sext_ln153_57_fu_19940_p1;
wire  signed [7:0] sext_ln153_61_fu_19958_p1;
wire  signed [7:0] sext_ln153_60_fu_19955_p1;
wire   [7:0] add_ln153_105_fu_19961_p2;
wire  signed [7:0] sext_ln153_59_fu_19952_p1;
wire   [7:0] add_ln153_106_fu_19967_p2;
wire  signed [10:0] sext_ln153_62_fu_19973_p1;
wire   [10:0] add_ln153_97_fu_19946_p2;
wire   [10:0] add_ln153_100_fu_19977_p2;
wire   [10:0] select_ln126_39_fu_19494_p3;
wire  signed [10:0] sext_ln153_65_fu_19992_p1;
wire  signed [10:0] sext_ln153_64_fu_19989_p1;
wire  signed [7:0] sext_ln153_68_fu_20007_p1;
wire  signed [7:0] sext_ln153_67_fu_20004_p1;
wire   [7:0] add_ln153_117_fu_20010_p2;
wire  signed [7:0] sext_ln153_66_fu_20001_p1;
wire   [7:0] add_ln153_118_fu_20016_p2;
wire  signed [10:0] sext_ln153_69_fu_20022_p1;
wire   [10:0] add_ln153_109_fu_19995_p2;
wire   [10:0] add_ln153_112_fu_20026_p2;
wire   [10:0] select_ln126_38_fu_19488_p3;
wire  signed [10:0] sext_ln153_71_fu_20047_p1;
wire   [10:0] select_ln126_37_fu_19482_p3;
wire  signed [6:0] sext_ln151_253_fu_20038_p1;
wire  signed [6:0] sext_ln151_257_fu_20041_p1;
wire   [6:0] add_ln153_122_fu_20056_p2;
wire  signed [6:0] sext_ln151_259_fu_20044_p1;
wire   [6:0] add_ln153_123_fu_20062_p2;
wire  signed [10:0] sext_ln153_72_fu_20068_p1;
wire   [10:0] add_ln153_121_fu_20050_p2;
wire  signed [7:0] sext_ln153_75_fu_20084_p1;
wire  signed [7:0] sext_ln153_74_fu_20081_p1;
wire   [7:0] add_ln153_129_fu_20087_p2;
wire  signed [7:0] sext_ln153_73_fu_20078_p1;
wire   [7:0] add_ln153_130_fu_20093_p2;
wire  signed [10:0] sext_ln153_76_fu_20099_p1;
wire   [10:0] add_ln153_124_fu_20072_p2;
wire  signed [10:0] sext_ln153_78_fu_20118_p1;
wire   [10:0] select_ln126_36_fu_19476_p3;
wire  signed [6:0] sext_ln151_276_fu_20109_p1;
wire  signed [6:0] sext_ln151_280_fu_20112_p1;
wire   [6:0] add_ln153_134_fu_20127_p2;
wire  signed [6:0] sext_ln151_282_fu_20115_p1;
wire   [6:0] add_ln153_135_fu_20133_p2;
wire  signed [10:0] sext_ln153_79_fu_20139_p1;
wire   [10:0] add_ln153_133_fu_20121_p2;
wire  signed [7:0] sext_ln153_82_fu_20155_p1;
wire  signed [7:0] sext_ln153_81_fu_20152_p1;
wire   [7:0] add_ln153_141_fu_20158_p2;
wire  signed [7:0] sext_ln153_80_fu_20149_p1;
wire   [7:0] add_ln153_142_fu_20164_p2;
wire  signed [10:0] sext_ln153_83_fu_20170_p1;
wire   [10:0] add_ln153_136_fu_20143_p2;
wire  signed [10:0] sext_ln153_85_fu_20189_p1;
wire   [10:0] select_ln126_35_fu_19470_p3;
wire  signed [6:0] sext_ln151_299_fu_20180_p1;
wire  signed [6:0] sext_ln151_303_fu_20183_p1;
wire   [6:0] add_ln153_146_fu_20198_p2;
wire  signed [6:0] sext_ln151_305_fu_20186_p1;
wire   [6:0] add_ln153_147_fu_20204_p2;
wire  signed [10:0] sext_ln153_86_fu_20210_p1;
wire   [10:0] add_ln153_145_fu_20192_p2;
wire  signed [7:0] sext_ln153_89_fu_20226_p1;
wire  signed [7:0] sext_ln153_88_fu_20223_p1;
wire   [7:0] add_ln153_153_fu_20229_p2;
wire  signed [7:0] sext_ln153_87_fu_20220_p1;
wire   [7:0] add_ln153_154_fu_20235_p2;
wire  signed [10:0] sext_ln153_90_fu_20241_p1;
wire   [10:0] add_ln153_148_fu_20214_p2;
wire  signed [10:0] sext_ln153_92_fu_20260_p1;
wire   [10:0] select_ln126_34_fu_19464_p3;
wire  signed [6:0] sext_ln151_322_fu_20251_p1;
wire  signed [6:0] sext_ln151_326_fu_20254_p1;
wire   [6:0] add_ln153_158_fu_20269_p2;
wire  signed [6:0] sext_ln151_328_fu_20257_p1;
wire   [6:0] add_ln153_159_fu_20275_p2;
wire  signed [10:0] sext_ln153_93_fu_20281_p1;
wire   [10:0] add_ln153_157_fu_20263_p2;
wire  signed [7:0] sext_ln153_96_fu_20297_p1;
wire  signed [7:0] sext_ln153_95_fu_20294_p1;
wire   [7:0] add_ln153_165_fu_20300_p2;
wire  signed [7:0] sext_ln153_94_fu_20291_p1;
wire   [7:0] add_ln153_166_fu_20306_p2;
wire  signed [10:0] sext_ln153_97_fu_20312_p1;
wire   [10:0] add_ln153_160_fu_20285_p2;
wire  signed [10:0] sext_ln153_99_fu_20331_p1;
wire   [10:0] select_ln126_33_fu_19458_p3;
wire  signed [6:0] sext_ln151_345_fu_20322_p1;
wire  signed [6:0] sext_ln151_349_fu_20325_p1;
wire   [6:0] add_ln153_170_fu_20340_p2;
wire  signed [6:0] sext_ln151_351_fu_20328_p1;
wire   [6:0] add_ln153_171_fu_20346_p2;
wire  signed [10:0] sext_ln153_100_fu_20352_p1;
wire   [10:0] add_ln153_169_fu_20334_p2;
wire  signed [7:0] sext_ln153_103_fu_20368_p1;
wire  signed [7:0] sext_ln153_102_fu_20365_p1;
wire   [7:0] add_ln153_177_fu_20371_p2;
wire  signed [7:0] sext_ln153_101_fu_20362_p1;
wire   [7:0] add_ln153_178_fu_20377_p2;
wire  signed [10:0] sext_ln153_104_fu_20383_p1;
wire   [10:0] add_ln153_172_fu_20356_p2;
wire  signed [10:0] sext_ln153_106_fu_20402_p1;
wire   [10:0] select_ln126_32_fu_19452_p3;
wire  signed [6:0] sext_ln151_368_fu_20393_p1;
wire  signed [6:0] sext_ln151_372_fu_20396_p1;
wire   [6:0] add_ln153_182_fu_20411_p2;
wire  signed [6:0] sext_ln151_374_fu_20399_p1;
wire   [6:0] add_ln153_183_fu_20417_p2;
wire  signed [10:0] sext_ln153_107_fu_20423_p1;
wire   [10:0] add_ln153_181_fu_20405_p2;
wire  signed [7:0] sext_ln153_110_fu_20439_p1;
wire  signed [7:0] sext_ln153_109_fu_20436_p1;
wire   [7:0] add_ln153_189_fu_20442_p2;
wire  signed [7:0] sext_ln153_108_fu_20433_p1;
wire   [7:0] add_ln153_190_fu_20448_p2;
wire  signed [10:0] sext_ln153_111_fu_20454_p1;
wire   [10:0] add_ln153_184_fu_20427_p2;
wire  signed [10:0] sext_ln153_113_fu_20473_p1;
wire   [10:0] select_ln126_31_fu_19446_p3;
wire  signed [6:0] sext_ln151_391_fu_20464_p1;
wire  signed [6:0] sext_ln151_395_fu_20467_p1;
wire   [6:0] add_ln153_194_fu_20482_p2;
wire  signed [6:0] sext_ln151_397_fu_20470_p1;
wire   [6:0] add_ln153_195_fu_20488_p2;
wire  signed [10:0] sext_ln153_114_fu_20494_p1;
wire   [10:0] add_ln153_193_fu_20476_p2;
wire  signed [7:0] sext_ln153_117_fu_20510_p1;
wire  signed [7:0] sext_ln153_116_fu_20507_p1;
wire   [7:0] add_ln153_201_fu_20513_p2;
wire  signed [7:0] sext_ln153_115_fu_20504_p1;
wire   [7:0] add_ln153_202_fu_20519_p2;
wire  signed [10:0] sext_ln153_118_fu_20525_p1;
wire   [10:0] add_ln153_196_fu_20498_p2;
wire  signed [10:0] sext_ln153_120_fu_20544_p1;
wire   [10:0] select_ln126_30_fu_19440_p3;
wire  signed [6:0] sext_ln151_414_fu_20535_p1;
wire  signed [6:0] sext_ln151_418_fu_20538_p1;
wire   [6:0] add_ln153_206_fu_20553_p2;
wire  signed [6:0] sext_ln151_420_fu_20541_p1;
wire   [6:0] add_ln153_207_fu_20559_p2;
wire  signed [10:0] sext_ln153_121_fu_20565_p1;
wire   [10:0] add_ln153_205_fu_20547_p2;
wire  signed [7:0] sext_ln153_124_fu_20581_p1;
wire  signed [7:0] sext_ln153_123_fu_20578_p1;
wire   [7:0] add_ln153_213_fu_20584_p2;
wire  signed [7:0] sext_ln153_122_fu_20575_p1;
wire   [7:0] add_ln153_214_fu_20590_p2;
wire  signed [10:0] sext_ln153_125_fu_20596_p1;
wire   [10:0] add_ln153_208_fu_20569_p2;
wire  signed [10:0] sext_ln153_127_fu_20615_p1;
wire   [10:0] select_ln126_29_fu_19434_p3;
wire  signed [6:0] sext_ln151_437_fu_20606_p1;
wire  signed [6:0] sext_ln151_441_fu_20609_p1;
wire   [6:0] add_ln153_218_fu_20624_p2;
wire  signed [6:0] sext_ln151_443_fu_20612_p1;
wire   [6:0] add_ln153_219_fu_20630_p2;
wire  signed [10:0] sext_ln153_128_fu_20636_p1;
wire   [10:0] add_ln153_217_fu_20618_p2;
wire  signed [7:0] sext_ln153_131_fu_20652_p1;
wire  signed [7:0] sext_ln153_130_fu_20649_p1;
wire   [7:0] add_ln153_225_fu_20655_p2;
wire  signed [7:0] sext_ln153_129_fu_20646_p1;
wire   [7:0] add_ln153_226_fu_20661_p2;
wire  signed [10:0] sext_ln153_132_fu_20667_p1;
wire   [10:0] add_ln153_220_fu_20640_p2;
wire  signed [10:0] sext_ln153_134_fu_20686_p1;
wire   [10:0] select_ln126_28_fu_19428_p3;
wire  signed [6:0] sext_ln151_460_fu_20677_p1;
wire  signed [6:0] sext_ln151_464_fu_20680_p1;
wire   [6:0] add_ln153_230_fu_20695_p2;
wire  signed [6:0] sext_ln151_466_fu_20683_p1;
wire   [6:0] add_ln153_231_fu_20701_p2;
wire  signed [10:0] sext_ln153_135_fu_20707_p1;
wire   [10:0] add_ln153_229_fu_20689_p2;
wire  signed [7:0] sext_ln153_138_fu_20723_p1;
wire  signed [7:0] sext_ln153_137_fu_20720_p1;
wire   [7:0] add_ln153_237_fu_20726_p2;
wire  signed [7:0] sext_ln153_136_fu_20717_p1;
wire   [7:0] add_ln153_238_fu_20732_p2;
wire  signed [10:0] sext_ln153_139_fu_20738_p1;
wire   [10:0] add_ln153_232_fu_20711_p2;
wire  signed [10:0] sext_ln153_141_fu_20757_p1;
wire   [10:0] select_ln126_27_fu_19422_p3;
wire  signed [6:0] sext_ln151_483_fu_20748_p1;
wire  signed [6:0] sext_ln151_487_fu_20751_p1;
wire   [6:0] add_ln153_242_fu_20766_p2;
wire  signed [6:0] sext_ln151_489_fu_20754_p1;
wire   [6:0] add_ln153_243_fu_20772_p2;
wire  signed [10:0] sext_ln153_142_fu_20778_p1;
wire   [10:0] add_ln153_241_fu_20760_p2;
wire  signed [7:0] sext_ln153_145_fu_20794_p1;
wire  signed [7:0] sext_ln153_144_fu_20791_p1;
wire   [7:0] add_ln153_249_fu_20797_p2;
wire  signed [7:0] sext_ln153_143_fu_20788_p1;
wire   [7:0] add_ln153_250_fu_20803_p2;
wire  signed [10:0] sext_ln153_146_fu_20809_p1;
wire   [10:0] add_ln153_244_fu_20782_p2;
wire  signed [10:0] sext_ln153_148_fu_20828_p1;
wire   [10:0] select_ln126_26_fu_19416_p3;
wire  signed [6:0] sext_ln151_506_fu_20819_p1;
wire  signed [6:0] sext_ln151_510_fu_20822_p1;
wire   [6:0] add_ln153_254_fu_20837_p2;
wire  signed [6:0] sext_ln151_512_fu_20825_p1;
wire   [6:0] add_ln153_255_fu_20843_p2;
wire  signed [10:0] sext_ln153_149_fu_20849_p1;
wire   [10:0] add_ln153_253_fu_20831_p2;
wire  signed [7:0] sext_ln153_152_fu_20865_p1;
wire  signed [7:0] sext_ln153_151_fu_20862_p1;
wire   [7:0] add_ln153_261_fu_20868_p2;
wire  signed [7:0] sext_ln153_150_fu_20859_p1;
wire   [7:0] add_ln153_262_fu_20874_p2;
wire  signed [10:0] sext_ln153_153_fu_20880_p1;
wire   [10:0] add_ln153_256_fu_20853_p2;
wire  signed [10:0] sext_ln153_155_fu_20899_p1;
wire   [10:0] select_ln126_25_fu_19410_p3;
wire  signed [6:0] sext_ln151_529_fu_20890_p1;
wire  signed [6:0] sext_ln151_533_fu_20893_p1;
wire   [6:0] add_ln153_266_fu_20908_p2;
wire  signed [6:0] sext_ln151_535_fu_20896_p1;
wire   [6:0] add_ln153_267_fu_20914_p2;
wire  signed [10:0] sext_ln153_156_fu_20920_p1;
wire   [10:0] add_ln153_265_fu_20902_p2;
wire  signed [7:0] sext_ln153_159_fu_20936_p1;
wire  signed [7:0] sext_ln153_158_fu_20933_p1;
wire   [7:0] add_ln153_273_fu_20939_p2;
wire  signed [7:0] sext_ln153_157_fu_20930_p1;
wire   [7:0] add_ln153_274_fu_20945_p2;
wire  signed [10:0] sext_ln153_160_fu_20951_p1;
wire   [10:0] add_ln153_268_fu_20924_p2;
wire  signed [10:0] sext_ln153_162_fu_20970_p1;
wire   [10:0] select_ln126_24_fu_19403_p3;
wire  signed [6:0] sext_ln151_552_fu_20961_p1;
wire  signed [6:0] sext_ln151_556_fu_20964_p1;
wire   [6:0] add_ln153_278_fu_20979_p2;
wire  signed [6:0] sext_ln151_558_fu_20967_p1;
wire   [6:0] add_ln153_279_fu_20985_p2;
wire  signed [10:0] sext_ln153_163_fu_20991_p1;
wire   [10:0] add_ln153_277_fu_20973_p2;
wire  signed [7:0] sext_ln153_166_fu_21007_p1;
wire  signed [7:0] sext_ln153_165_fu_21004_p1;
wire   [7:0] add_ln153_285_fu_21010_p2;
wire  signed [7:0] sext_ln153_164_fu_21001_p1;
wire   [7:0] add_ln153_286_fu_21016_p2;
wire  signed [10:0] sext_ln153_167_fu_21022_p1;
wire   [10:0] add_ln153_280_fu_20995_p2;
wire  signed [10:0] sext_ln153_169_fu_21041_p1;
wire   [10:0] select_ln126_23_fu_19397_p3;
wire  signed [6:0] sext_ln151_575_fu_21032_p1;
wire  signed [6:0] sext_ln151_579_fu_21035_p1;
wire   [6:0] add_ln153_290_fu_21050_p2;
wire  signed [6:0] sext_ln151_581_fu_21038_p1;
wire   [6:0] add_ln153_291_fu_21056_p2;
wire  signed [10:0] sext_ln153_170_fu_21062_p1;
wire   [10:0] add_ln153_289_fu_21044_p2;
wire  signed [7:0] sext_ln153_173_fu_21078_p1;
wire  signed [7:0] sext_ln153_172_fu_21075_p1;
wire   [7:0] add_ln153_297_fu_21081_p2;
wire  signed [7:0] sext_ln153_171_fu_21072_p1;
wire   [7:0] add_ln153_298_fu_21087_p2;
wire  signed [10:0] sext_ln153_174_fu_21093_p1;
wire   [10:0] add_ln153_292_fu_21066_p2;
wire  signed [10:0] sext_ln153_176_fu_21112_p1;
wire   [10:0] select_ln126_22_fu_19391_p3;
wire  signed [6:0] sext_ln151_592_fu_21103_p1;
wire  signed [6:0] sext_ln151_594_fu_21106_p1;
wire   [6:0] add_ln153_302_fu_21121_p2;
wire  signed [6:0] sext_ln151_595_fu_21109_p1;
wire   [6:0] add_ln153_303_fu_21127_p2;
wire  signed [10:0] sext_ln153_177_fu_21133_p1;
wire   [10:0] add_ln153_301_fu_21115_p2;
wire  signed [7:0] sext_ln153_180_fu_21149_p1;
wire  signed [7:0] sext_ln153_179_fu_21146_p1;
wire   [7:0] add_ln153_309_fu_21152_p2;
wire  signed [7:0] sext_ln153_178_fu_21143_p1;
wire   [7:0] add_ln153_310_fu_21158_p2;
wire  signed [10:0] sext_ln153_181_fu_21164_p1;
wire   [10:0] add_ln153_304_fu_21137_p2;
wire  signed [10:0] sext_ln153_183_fu_21183_p1;
wire   [10:0] select_ln126_21_fu_19385_p3;
wire  signed [6:0] sext_ln151_603_fu_21174_p1;
wire  signed [6:0] sext_ln151_605_fu_21177_p1;
wire   [6:0] add_ln153_314_fu_21192_p2;
wire  signed [6:0] sext_ln151_606_fu_21180_p1;
wire   [6:0] add_ln153_315_fu_21198_p2;
wire  signed [10:0] sext_ln153_184_fu_21204_p1;
wire   [10:0] add_ln153_313_fu_21186_p2;
wire  signed [7:0] sext_ln153_187_fu_21220_p1;
wire  signed [7:0] sext_ln153_186_fu_21217_p1;
wire   [7:0] add_ln153_321_fu_21223_p2;
wire  signed [7:0] sext_ln153_185_fu_21214_p1;
wire   [7:0] add_ln153_322_fu_21229_p2;
wire  signed [10:0] sext_ln153_188_fu_21235_p1;
wire   [10:0] add_ln153_316_fu_21208_p2;
wire  signed [10:0] sext_ln153_190_fu_21254_p1;
wire   [10:0] select_ln126_20_fu_19379_p3;
wire  signed [6:0] sext_ln151_614_fu_21245_p1;
wire  signed [6:0] sext_ln151_616_fu_21248_p1;
wire   [6:0] add_ln153_326_fu_21263_p2;
wire  signed [6:0] sext_ln151_617_fu_21251_p1;
wire   [6:0] add_ln153_327_fu_21269_p2;
wire  signed [10:0] sext_ln153_191_fu_21275_p1;
wire   [10:0] add_ln153_325_fu_21257_p2;
wire  signed [7:0] sext_ln153_194_fu_21291_p1;
wire  signed [7:0] sext_ln153_193_fu_21288_p1;
wire   [7:0] add_ln153_333_fu_21294_p2;
wire  signed [7:0] sext_ln153_192_fu_21285_p1;
wire   [7:0] add_ln153_334_fu_21300_p2;
wire  signed [10:0] sext_ln153_195_fu_21306_p1;
wire   [10:0] add_ln153_328_fu_21279_p2;
wire  signed [10:0] sext_ln153_197_fu_21325_p1;
wire   [10:0] select_ln126_19_fu_19373_p3;
wire  signed [6:0] sext_ln151_625_fu_21316_p1;
wire  signed [6:0] sext_ln151_627_fu_21319_p1;
wire   [6:0] add_ln153_338_fu_21334_p2;
wire  signed [6:0] sext_ln151_628_fu_21322_p1;
wire   [6:0] add_ln153_339_fu_21340_p2;
wire  signed [10:0] sext_ln153_198_fu_21346_p1;
wire   [10:0] add_ln153_337_fu_21328_p2;
wire  signed [7:0] sext_ln153_201_fu_21362_p1;
wire  signed [7:0] sext_ln153_200_fu_21359_p1;
wire   [7:0] add_ln153_345_fu_21365_p2;
wire  signed [7:0] sext_ln153_199_fu_21356_p1;
wire   [7:0] add_ln153_346_fu_21371_p2;
wire  signed [10:0] sext_ln153_202_fu_21377_p1;
wire   [10:0] add_ln153_340_fu_21350_p2;
wire  signed [10:0] sext_ln153_204_fu_21396_p1;
wire   [10:0] select_ln126_18_fu_19367_p3;
wire  signed [6:0] sext_ln151_636_fu_21387_p1;
wire  signed [6:0] sext_ln151_638_fu_21390_p1;
wire   [6:0] add_ln153_350_fu_21405_p2;
wire  signed [6:0] sext_ln151_639_fu_21393_p1;
wire   [6:0] add_ln153_351_fu_21411_p2;
wire  signed [10:0] sext_ln153_205_fu_21417_p1;
wire   [10:0] add_ln153_349_fu_21399_p2;
wire  signed [7:0] sext_ln153_208_fu_21433_p1;
wire  signed [7:0] sext_ln153_207_fu_21430_p1;
wire   [7:0] add_ln153_357_fu_21436_p2;
wire  signed [7:0] sext_ln153_206_fu_21427_p1;
wire   [7:0] add_ln153_358_fu_21442_p2;
wire  signed [10:0] sext_ln153_209_fu_21448_p1;
wire   [10:0] add_ln153_352_fu_21421_p2;
wire  signed [10:0] sext_ln153_211_fu_21467_p1;
wire   [10:0] select_ln126_17_fu_19361_p3;
wire  signed [6:0] sext_ln151_647_fu_21458_p1;
wire  signed [6:0] sext_ln151_649_fu_21461_p1;
wire   [6:0] add_ln153_362_fu_21476_p2;
wire  signed [6:0] sext_ln151_650_fu_21464_p1;
wire   [6:0] add_ln153_363_fu_21482_p2;
wire  signed [10:0] sext_ln153_212_fu_21488_p1;
wire   [10:0] add_ln153_361_fu_21470_p2;
wire  signed [7:0] sext_ln153_215_fu_21504_p1;
wire  signed [7:0] sext_ln153_214_fu_21501_p1;
wire   [7:0] add_ln153_369_fu_21507_p2;
wire  signed [7:0] sext_ln153_213_fu_21498_p1;
wire   [7:0] add_ln153_370_fu_21513_p2;
wire  signed [10:0] sext_ln153_216_fu_21519_p1;
wire   [10:0] add_ln153_364_fu_21492_p2;
wire  signed [10:0] sext_ln153_218_fu_21538_p1;
wire   [10:0] select_ln126_16_fu_19355_p3;
wire  signed [6:0] sext_ln151_658_fu_21529_p1;
wire  signed [6:0] sext_ln151_660_fu_21532_p1;
wire   [6:0] add_ln153_374_fu_21547_p2;
wire  signed [6:0] sext_ln151_661_fu_21535_p1;
wire   [6:0] add_ln153_375_fu_21553_p2;
wire  signed [10:0] sext_ln153_219_fu_21559_p1;
wire   [10:0] add_ln153_373_fu_21541_p2;
wire  signed [7:0] sext_ln153_222_fu_21575_p1;
wire  signed [7:0] sext_ln153_221_fu_21572_p1;
wire   [7:0] add_ln153_381_fu_21578_p2;
wire  signed [7:0] sext_ln153_220_fu_21569_p1;
wire   [7:0] add_ln153_382_fu_21584_p2;
wire  signed [10:0] sext_ln153_223_fu_21590_p1;
wire   [10:0] add_ln153_376_fu_21563_p2;
wire  signed [10:0] sext_ln153_225_fu_21609_p1;
wire   [10:0] select_ln126_15_fu_19349_p3;
wire  signed [6:0] sext_ln151_669_fu_21600_p1;
wire  signed [6:0] sext_ln151_671_fu_21603_p1;
wire   [6:0] add_ln153_386_fu_21618_p2;
wire  signed [6:0] sext_ln151_672_fu_21606_p1;
wire   [6:0] add_ln153_387_fu_21624_p2;
wire  signed [10:0] sext_ln153_226_fu_21630_p1;
wire   [10:0] add_ln153_385_fu_21612_p2;
wire  signed [7:0] sext_ln153_229_fu_21646_p1;
wire  signed [7:0] sext_ln153_228_fu_21643_p1;
wire   [7:0] add_ln153_393_fu_21649_p2;
wire  signed [7:0] sext_ln153_227_fu_21640_p1;
wire   [7:0] add_ln153_394_fu_21655_p2;
wire  signed [10:0] sext_ln153_230_fu_21661_p1;
wire   [10:0] add_ln153_388_fu_21634_p2;
wire  signed [10:0] sext_ln153_232_fu_21680_p1;
wire   [10:0] select_ln126_14_fu_19343_p3;
wire  signed [6:0] sext_ln151_680_fu_21671_p1;
wire  signed [6:0] sext_ln151_682_fu_21674_p1;
wire   [6:0] add_ln153_398_fu_21689_p2;
wire  signed [6:0] sext_ln151_683_fu_21677_p1;
wire   [6:0] add_ln153_399_fu_21695_p2;
wire  signed [10:0] sext_ln153_233_fu_21701_p1;
wire   [10:0] add_ln153_397_fu_21683_p2;
wire  signed [7:0] sext_ln153_236_fu_21717_p1;
wire  signed [7:0] sext_ln153_235_fu_21714_p1;
wire   [7:0] add_ln153_405_fu_21720_p2;
wire  signed [7:0] sext_ln153_234_fu_21711_p1;
wire   [7:0] add_ln153_406_fu_21726_p2;
wire  signed [10:0] sext_ln153_237_fu_21732_p1;
wire   [10:0] add_ln153_400_fu_21705_p2;
wire  signed [10:0] sext_ln153_239_fu_21751_p1;
wire   [10:0] select_ln126_13_fu_19337_p3;
wire  signed [6:0] sext_ln151_691_fu_21742_p1;
wire  signed [6:0] sext_ln151_693_fu_21745_p1;
wire   [6:0] add_ln153_410_fu_21760_p2;
wire  signed [6:0] sext_ln151_694_fu_21748_p1;
wire   [6:0] add_ln153_411_fu_21766_p2;
wire  signed [10:0] sext_ln153_240_fu_21772_p1;
wire   [10:0] add_ln153_409_fu_21754_p2;
wire  signed [7:0] sext_ln153_243_fu_21788_p1;
wire  signed [7:0] sext_ln153_242_fu_21785_p1;
wire   [7:0] add_ln153_417_fu_21791_p2;
wire  signed [7:0] sext_ln153_241_fu_21782_p1;
wire   [7:0] add_ln153_418_fu_21797_p2;
wire  signed [10:0] sext_ln153_244_fu_21803_p1;
wire   [10:0] add_ln153_412_fu_21776_p2;
wire  signed [10:0] sext_ln153_246_fu_21822_p1;
wire   [10:0] select_ln126_12_fu_19331_p3;
wire  signed [6:0] sext_ln151_702_fu_21813_p1;
wire  signed [6:0] sext_ln151_704_fu_21816_p1;
wire   [6:0] add_ln153_422_fu_21831_p2;
wire  signed [6:0] sext_ln151_705_fu_21819_p1;
wire   [6:0] add_ln153_423_fu_21837_p2;
wire  signed [10:0] sext_ln153_247_fu_21843_p1;
wire   [10:0] add_ln153_421_fu_21825_p2;
wire  signed [7:0] sext_ln153_250_fu_21859_p1;
wire  signed [7:0] sext_ln153_249_fu_21856_p1;
wire   [7:0] add_ln153_429_fu_21862_p2;
wire  signed [7:0] sext_ln153_248_fu_21853_p1;
wire   [7:0] add_ln153_430_fu_21868_p2;
wire  signed [10:0] sext_ln153_251_fu_21874_p1;
wire   [10:0] add_ln153_424_fu_21847_p2;
wire  signed [10:0] sext_ln153_253_fu_21893_p1;
wire   [10:0] select_ln126_11_fu_19325_p3;
wire  signed [6:0] sext_ln151_713_fu_21884_p1;
wire  signed [6:0] sext_ln151_715_fu_21887_p1;
wire   [6:0] add_ln153_434_fu_21902_p2;
wire  signed [6:0] sext_ln151_716_fu_21890_p1;
wire   [6:0] add_ln153_435_fu_21908_p2;
wire  signed [10:0] sext_ln153_254_fu_21914_p1;
wire   [10:0] add_ln153_433_fu_21896_p2;
wire  signed [7:0] sext_ln153_257_fu_21930_p1;
wire  signed [7:0] sext_ln153_256_fu_21927_p1;
wire   [7:0] add_ln153_441_fu_21933_p2;
wire  signed [7:0] sext_ln153_255_fu_21924_p1;
wire   [7:0] add_ln153_442_fu_21939_p2;
wire  signed [10:0] sext_ln153_258_fu_21945_p1;
wire   [10:0] add_ln153_436_fu_21918_p2;
wire  signed [10:0] sext_ln153_260_fu_21964_p1;
wire   [10:0] select_ln126_10_fu_19319_p3;
wire  signed [6:0] sext_ln151_724_fu_21955_p1;
wire  signed [6:0] sext_ln151_726_fu_21958_p1;
wire   [6:0] add_ln153_446_fu_21973_p2;
wire  signed [6:0] sext_ln151_727_fu_21961_p1;
wire   [6:0] add_ln153_447_fu_21979_p2;
wire  signed [10:0] sext_ln153_261_fu_21985_p1;
wire   [10:0] add_ln153_445_fu_21967_p2;
wire  signed [7:0] sext_ln153_264_fu_22001_p1;
wire  signed [7:0] sext_ln153_263_fu_21998_p1;
wire   [7:0] add_ln153_453_fu_22004_p2;
wire  signed [7:0] sext_ln153_262_fu_21995_p1;
wire   [7:0] add_ln153_454_fu_22010_p2;
wire  signed [10:0] sext_ln153_265_fu_22016_p1;
wire   [10:0] add_ln153_448_fu_21989_p2;
wire  signed [10:0] sext_ln153_267_fu_22035_p1;
wire   [10:0] select_ln126_9_fu_19313_p3;
wire  signed [6:0] sext_ln151_735_fu_22026_p1;
wire  signed [6:0] sext_ln151_737_fu_22029_p1;
wire   [6:0] add_ln153_458_fu_22044_p2;
wire  signed [6:0] sext_ln151_738_fu_22032_p1;
wire   [6:0] add_ln153_459_fu_22050_p2;
wire  signed [10:0] sext_ln153_268_fu_22056_p1;
wire   [10:0] add_ln153_457_fu_22038_p2;
wire  signed [7:0] sext_ln153_271_fu_22072_p1;
wire  signed [7:0] sext_ln153_270_fu_22069_p1;
wire   [7:0] add_ln153_465_fu_22075_p2;
wire  signed [7:0] sext_ln153_269_fu_22066_p1;
wire   [7:0] add_ln153_466_fu_22081_p2;
wire  signed [10:0] sext_ln153_272_fu_22087_p1;
wire   [10:0] add_ln153_460_fu_22060_p2;
wire  signed [10:0] sext_ln153_274_fu_22106_p1;
wire   [10:0] select_ln126_8_fu_19307_p3;
wire  signed [6:0] sext_ln151_746_fu_22097_p1;
wire  signed [6:0] sext_ln151_748_fu_22100_p1;
wire   [6:0] add_ln153_470_fu_22115_p2;
wire  signed [6:0] sext_ln151_749_fu_22103_p1;
wire   [6:0] add_ln153_471_fu_22121_p2;
wire  signed [10:0] sext_ln153_275_fu_22127_p1;
wire   [10:0] add_ln153_469_fu_22109_p2;
wire  signed [7:0] sext_ln153_278_fu_22143_p1;
wire  signed [7:0] sext_ln153_277_fu_22140_p1;
wire   [7:0] add_ln153_477_fu_22146_p2;
wire  signed [7:0] sext_ln153_276_fu_22137_p1;
wire   [7:0] add_ln153_478_fu_22152_p2;
wire  signed [10:0] sext_ln153_279_fu_22158_p1;
wire   [10:0] add_ln153_472_fu_22131_p2;
wire  signed [10:0] sext_ln153_281_fu_22177_p1;
wire   [10:0] select_ln126_7_fu_19301_p3;
wire  signed [6:0] sext_ln151_757_fu_22168_p1;
wire  signed [6:0] sext_ln151_759_fu_22171_p1;
wire   [6:0] add_ln153_482_fu_22186_p2;
wire  signed [6:0] sext_ln151_760_fu_22174_p1;
wire   [6:0] add_ln153_483_fu_22192_p2;
wire  signed [10:0] sext_ln153_282_fu_22198_p1;
wire   [10:0] add_ln153_481_fu_22180_p2;
wire  signed [7:0] sext_ln153_285_fu_22214_p1;
wire  signed [7:0] sext_ln153_284_fu_22211_p1;
wire   [7:0] add_ln153_489_fu_22217_p2;
wire  signed [7:0] sext_ln153_283_fu_22208_p1;
wire   [7:0] add_ln153_490_fu_22223_p2;
wire  signed [10:0] sext_ln153_286_fu_22229_p1;
wire   [10:0] add_ln153_484_fu_22202_p2;
wire  signed [10:0] sext_ln153_288_fu_22248_p1;
wire   [10:0] select_ln126_6_fu_19295_p3;
wire  signed [6:0] sext_ln151_768_fu_22239_p1;
wire  signed [6:0] sext_ln151_770_fu_22242_p1;
wire   [6:0] add_ln153_494_fu_22257_p2;
wire  signed [6:0] sext_ln151_771_fu_22245_p1;
wire   [6:0] add_ln153_495_fu_22263_p2;
wire  signed [10:0] sext_ln153_289_fu_22269_p1;
wire   [10:0] add_ln153_493_fu_22251_p2;
wire  signed [7:0] sext_ln153_292_fu_22285_p1;
wire  signed [7:0] sext_ln153_291_fu_22282_p1;
wire   [7:0] add_ln153_501_fu_22288_p2;
wire  signed [7:0] sext_ln153_290_fu_22279_p1;
wire   [7:0] add_ln153_502_fu_22294_p2;
wire  signed [10:0] sext_ln153_293_fu_22300_p1;
wire   [10:0] add_ln153_496_fu_22273_p2;
wire  signed [10:0] sext_ln153_295_fu_22319_p1;
wire   [10:0] select_ln126_5_fu_19289_p3;
wire  signed [6:0] sext_ln151_779_fu_22310_p1;
wire  signed [6:0] sext_ln151_781_fu_22313_p1;
wire   [6:0] add_ln153_506_fu_22328_p2;
wire  signed [6:0] sext_ln151_782_fu_22316_p1;
wire   [6:0] add_ln153_507_fu_22334_p2;
wire  signed [10:0] sext_ln153_296_fu_22340_p1;
wire   [10:0] add_ln153_505_fu_22322_p2;
wire  signed [7:0] sext_ln153_299_fu_22356_p1;
wire  signed [7:0] sext_ln153_298_fu_22353_p1;
wire   [7:0] add_ln153_513_fu_22359_p2;
wire  signed [7:0] sext_ln153_297_fu_22350_p1;
wire   [7:0] add_ln153_514_fu_22365_p2;
wire  signed [10:0] sext_ln153_300_fu_22371_p1;
wire   [10:0] add_ln153_508_fu_22344_p2;
wire  signed [10:0] sext_ln153_302_fu_22390_p1;
wire   [10:0] select_ln126_4_fu_19283_p3;
wire  signed [6:0] sext_ln151_790_fu_22381_p1;
wire  signed [6:0] sext_ln151_792_fu_22384_p1;
wire   [6:0] add_ln153_518_fu_22399_p2;
wire  signed [6:0] sext_ln151_793_fu_22387_p1;
wire   [6:0] add_ln153_519_fu_22405_p2;
wire  signed [10:0] sext_ln153_303_fu_22411_p1;
wire   [10:0] add_ln153_517_fu_22393_p2;
wire  signed [7:0] sext_ln153_306_fu_22427_p1;
wire  signed [7:0] sext_ln153_305_fu_22424_p1;
wire   [7:0] add_ln153_525_fu_22430_p2;
wire  signed [7:0] sext_ln153_304_fu_22421_p1;
wire   [7:0] add_ln153_526_fu_22436_p2;
wire  signed [10:0] sext_ln153_307_fu_22442_p1;
wire   [10:0] add_ln153_520_fu_22415_p2;
wire  signed [10:0] sext_ln153_309_fu_22461_p1;
wire   [10:0] select_ln126_3_fu_19277_p3;
wire  signed [6:0] sext_ln151_801_fu_22452_p1;
wire  signed [6:0] sext_ln151_803_fu_22455_p1;
wire   [6:0] add_ln153_530_fu_22470_p2;
wire  signed [6:0] sext_ln151_804_fu_22458_p1;
wire   [6:0] add_ln153_531_fu_22476_p2;
wire  signed [10:0] sext_ln153_310_fu_22482_p1;
wire   [10:0] add_ln153_529_fu_22464_p2;
wire  signed [7:0] sext_ln153_313_fu_22498_p1;
wire  signed [7:0] sext_ln153_312_fu_22495_p1;
wire   [7:0] add_ln153_537_fu_22501_p2;
wire  signed [7:0] sext_ln153_311_fu_22492_p1;
wire   [7:0] add_ln153_538_fu_22507_p2;
wire  signed [10:0] sext_ln153_314_fu_22513_p1;
wire   [10:0] add_ln153_532_fu_22486_p2;
wire  signed [10:0] sext_ln153_316_fu_22532_p1;
wire   [10:0] select_ln126_2_fu_19271_p3;
wire  signed [6:0] sext_ln151_812_fu_22523_p1;
wire  signed [6:0] sext_ln151_814_fu_22526_p1;
wire   [6:0] add_ln153_542_fu_22541_p2;
wire  signed [6:0] sext_ln151_815_fu_22529_p1;
wire   [6:0] add_ln153_543_fu_22547_p2;
wire  signed [10:0] sext_ln153_317_fu_22553_p1;
wire   [10:0] add_ln153_541_fu_22535_p2;
wire  signed [7:0] sext_ln153_320_fu_22569_p1;
wire  signed [7:0] sext_ln153_319_fu_22566_p1;
wire   [7:0] add_ln153_549_fu_22572_p2;
wire  signed [7:0] sext_ln153_318_fu_22563_p1;
wire   [7:0] add_ln153_550_fu_22578_p2;
wire  signed [10:0] sext_ln153_321_fu_22584_p1;
wire   [10:0] add_ln153_544_fu_22557_p2;
wire  signed [10:0] sext_ln153_323_fu_22603_p1;
wire   [10:0] select_ln126_1_fu_19265_p3;
wire  signed [6:0] sext_ln151_823_fu_22594_p1;
wire  signed [6:0] sext_ln151_825_fu_22597_p1;
wire   [6:0] add_ln153_554_fu_22612_p2;
wire  signed [6:0] sext_ln151_826_fu_22600_p1;
wire   [6:0] add_ln153_555_fu_22618_p2;
wire  signed [10:0] sext_ln153_324_fu_22624_p1;
wire   [10:0] add_ln153_553_fu_22606_p2;
wire  signed [7:0] sext_ln153_327_fu_22640_p1;
wire  signed [7:0] sext_ln153_326_fu_22637_p1;
wire   [7:0] add_ln153_561_fu_22643_p2;
wire  signed [7:0] sext_ln153_325_fu_22634_p1;
wire   [7:0] add_ln153_562_fu_22649_p2;
wire  signed [10:0] sext_ln153_328_fu_22655_p1;
wire   [10:0] add_ln153_556_fu_22628_p2;
wire  signed [10:0] sext_ln153_330_fu_22674_p1;
wire   [10:0] select_ln126_fu_19258_p3;
wire  signed [6:0] sext_ln151_834_fu_22665_p1;
wire  signed [6:0] sext_ln151_836_fu_22668_p1;
wire   [6:0] add_ln153_566_fu_22683_p2;
wire  signed [6:0] sext_ln151_837_fu_22671_p1;
wire   [6:0] add_ln153_567_fu_22689_p2;
wire  signed [10:0] sext_ln153_331_fu_22695_p1;
wire   [10:0] add_ln153_565_fu_22677_p2;
wire  signed [7:0] sext_ln153_334_fu_22711_p1;
wire  signed [7:0] sext_ln153_333_fu_22708_p1;
wire   [7:0] add_ln153_573_fu_22714_p2;
wire  signed [7:0] sext_ln153_332_fu_22705_p1;
wire   [7:0] add_ln153_574_fu_22720_p2;
wire  signed [10:0] sext_ln153_335_fu_22726_p1;
wire   [10:0] add_ln153_568_fu_22699_p2;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_1234;
reg    ap_condition_1402;
wire    ap_ce_reg;

// power-on initialization
initial begin
//#0 start_once_reg = 1'b0;
//#0 ap_CS_fsm = 1'd1;
//#0 ap_enable_reg_pp0_iter1 = 1'b0;
//#0 ap_enable_reg_pp0_iter2 = 1'b0;
//#0 ap_enable_reg_pp0_iter3 = 1'b0;
//#0 ap_enable_reg_pp0_iter4 = 1'b0;
//#0 ap_enable_reg_pp0_iter5 = 1'b0;
//#0 ap_done_reg = 1'b0;
//#0 cit_fu_2424 = 5'd0;
//#0 p_0_0_0725_fu_2428 = 11'd0;
//#0 p_0_0_0_112727_fu_2432 = 11'd0;
//#0 p_0_0_0_2729_fu_2436 = 11'd0;
//#0 p_0_0_0_3731_fu_2440 = 11'd0;
//#0 p_0_0_0_4733_fu_2444 = 11'd0;
//#0 p_0_0_0_5735_fu_2448 = 11'd0;
//#0 p_0_0_0_6737_fu_2452 = 11'd0;
//#0 p_0_0_0_7739_fu_2456 = 11'd0;
//#0 p_0_0_0_8741_fu_2460 = 11'd0;
//#0 p_0_0_0_9743_fu_2464 = 11'd0;
//#0 p_0_0_0_10745_fu_2468 = 11'd0;
//#0 p_0_0_0_11747_fu_2472 = 11'd0;
//#0 p_0_0_0_12749_fu_2476 = 11'd0;
//#0 p_0_0_0_13751_fu_2480 = 11'd0;
//#0 p_0_0_0_14753_fu_2484 = 11'd0;
//#0 p_0_0_0_15755_fu_2488 = 11'd0;
//#0 p_0_0_0_16757_fu_2492 = 11'd0;
//#0 p_0_0_0_17759_fu_2496 = 11'd0;
//#0 p_0_0_0_18761_fu_2500 = 11'd0;
//#0 p_0_0_0_19763_fu_2504 = 11'd0;
//#0 p_0_0_0_20765_fu_2508 = 11'd0;
//#0 p_0_0_0_21767_fu_2512 = 11'd0;
//#0 p_0_0_0_22769_fu_2516 = 11'd0;
//#0 p_0_0_0_23771_fu_2520 = 11'd0;
//#0 p_0_0_0773_fu_2524 = 11'd0;
//#0 p_0_0_0_112775_fu_2528 = 11'd0;
//#0 p_0_0_0_2777_fu_2532 = 11'd0;
//#0 p_0_0_0_3779_fu_2536 = 11'd0;
//#0 p_0_0_0_4781_fu_2540 = 11'd0;
//#0 p_0_0_0_5783_fu_2544 = 11'd0;
//#0 p_0_0_0_6785_fu_2548 = 11'd0;
//#0 p_0_0_0_7787_fu_2552 = 11'd0;
//#0 p_0_0_0_8789_fu_2556 = 11'd0;
//#0 p_0_0_0_9791_fu_2560 = 11'd0;
//#0 p_0_0_0_10793_fu_2564 = 11'd0;
//#0 p_0_0_0_11795_fu_2568 = 11'd0;
//#0 p_0_0_0_12797_fu_2572 = 11'd0;
//#0 p_0_0_0_13799_fu_2576 = 11'd0;
//#0 p_0_0_0_14801_fu_2580 = 11'd0;
//#0 p_0_0_0_15803_fu_2584 = 11'd0;
//#0 p_0_0_0_16805_fu_2588 = 11'd0;
//#0 p_0_0_0_17807_fu_2592 = 11'd0;
//#0 p_0_0_0_18809_fu_2596 = 11'd0;
//#0 p_0_0_0_19811_fu_2600 = 11'd0;
//#0 p_0_0_0_20813_fu_2604 = 11'd0;
//#0 p_0_0_0_21815_fu_2608 = 11'd0;
//#0 p_0_0_0_22817_fu_2612 = 11'd0;
//#0 p_0_0_0_23819_fu_2616 = 11'd0;
//#0 cot_fu_2620 = 6'd0;
//#0 indvar_flatten_fu_2624 = 11'd0;
//#0 indvar_flatten107_fu_2628 = 16'd0;
end

MLP0_matmul_step2_mac_1_mlp_inst_m1_bias_arr_111_ROM_AUTO_1R #(
    .DataWidth( 261 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
mlp_inst_m1_bias_arr_111_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mlp_inst_m1_bias_arr_111_address0),
    .ce0(mlp_inst_m1_bias_arr_111_ce0),
    .q0(mlp_inst_m1_bias_arr_111_q0)
);

MLP0_matmul_step2_mac_1_mlp_inst_m1_weight_arr_110_ROM_AUTO_1R #(
    .DataWidth( 864 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
mlp_inst_m1_weight_arr_110_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mlp_inst_m1_weight_arr_110_address0),
    .ce0(mlp_inst_m1_weight_arr_110_ce0),
    .q0(mlp_inst_m1_weight_arr_110_q0)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U32(
    .din0(mul_res_fu_3416_p0),
    .din1(mul_res_fu_3416_p1),
    .dout(mul_res_fu_3416_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U33(
    .din0(mul_res_1_fu_3451_p0),
    .din1(mul_res_1_fu_3451_p1),
    .dout(mul_res_1_fu_3451_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U34(
    .din0(mul_res_2_fu_3486_p0),
    .din1(mul_res_2_fu_3486_p1),
    .dout(mul_res_2_fu_3486_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U35(
    .din0(mul_res_3_fu_3521_p0),
    .din1(mul_res_3_fu_3521_p1),
    .dout(mul_res_3_fu_3521_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U36(
    .din0(mul_res_4_fu_3556_p0),
    .din1(mul_res_4_fu_3556_p1),
    .dout(mul_res_4_fu_3556_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U37(
    .din0(mul_res_5_fu_3591_p0),
    .din1(mul_res_5_fu_3591_p1),
    .dout(mul_res_5_fu_3591_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U38(
    .din0(mul_res_6_fu_3626_p0),
    .din1(mul_res_6_fu_3626_p1),
    .dout(mul_res_6_fu_3626_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U39(
    .din0(mul_res_7_fu_3661_p0),
    .din1(mul_res_7_fu_3661_p1),
    .dout(mul_res_7_fu_3661_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U40(
    .din0(mul_res_8_fu_3696_p0),
    .din1(mul_res_8_fu_3696_p1),
    .dout(mul_res_8_fu_3696_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U41(
    .din0(mul_res_9_fu_3731_p0),
    .din1(mul_res_9_fu_3731_p1),
    .dout(mul_res_9_fu_3731_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U42(
    .din0(mul_res_10_fu_3766_p0),
    .din1(mul_res_10_fu_3766_p1),
    .dout(mul_res_10_fu_3766_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U43(
    .din0(mul_res_11_fu_3801_p0),
    .din1(mul_res_11_fu_3801_p1),
    .dout(mul_res_11_fu_3801_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U44(
    .din0(mul_res_12_fu_3875_p0),
    .din1(mul_res_12_fu_3875_p1),
    .dout(mul_res_12_fu_3875_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U45(
    .din0(mul_res_13_fu_3907_p0),
    .din1(mul_res_13_fu_3907_p1),
    .dout(mul_res_13_fu_3907_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U46(
    .din0(mul_res_14_fu_3939_p0),
    .din1(mul_res_14_fu_3939_p1),
    .dout(mul_res_14_fu_3939_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U47(
    .din0(mul_res_15_fu_3971_p0),
    .din1(mul_res_15_fu_3971_p1),
    .dout(mul_res_15_fu_3971_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U48(
    .din0(mul_res_16_fu_4003_p0),
    .din1(mul_res_16_fu_4003_p1),
    .dout(mul_res_16_fu_4003_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U49(
    .din0(mul_res_17_fu_4035_p0),
    .din1(mul_res_17_fu_4035_p1),
    .dout(mul_res_17_fu_4035_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U50(
    .din0(mul_res_18_fu_4067_p0),
    .din1(mul_res_18_fu_4067_p1),
    .dout(mul_res_18_fu_4067_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U51(
    .din0(mul_res_19_fu_4099_p0),
    .din1(mul_res_19_fu_4099_p1),
    .dout(mul_res_19_fu_4099_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U52(
    .din0(mul_res_20_fu_4131_p0),
    .din1(mul_res_20_fu_4131_p1),
    .dout(mul_res_20_fu_4131_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U53(
    .din0(mul_res_21_fu_4163_p0),
    .din1(mul_res_21_fu_4163_p1),
    .dout(mul_res_21_fu_4163_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U54(
    .din0(mul_res_22_fu_4195_p0),
    .din1(mul_res_22_fu_4195_p1),
    .dout(mul_res_22_fu_4195_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U55(
    .din0(mul_res_23_fu_4227_p0),
    .din1(mul_res_23_fu_4227_p1),
    .dout(mul_res_23_fu_4227_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U56(
    .din0(mul_res_24_fu_4301_p0),
    .din1(mul_res_24_fu_4301_p1),
    .dout(mul_res_24_fu_4301_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U57(
    .din0(mul_res_25_fu_4333_p0),
    .din1(mul_res_25_fu_4333_p1),
    .dout(mul_res_25_fu_4333_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U58(
    .din0(mul_res_26_fu_4365_p0),
    .din1(mul_res_26_fu_4365_p1),
    .dout(mul_res_26_fu_4365_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U59(
    .din0(mul_res_27_fu_4397_p0),
    .din1(mul_res_27_fu_4397_p1),
    .dout(mul_res_27_fu_4397_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U60(
    .din0(mul_res_28_fu_4429_p0),
    .din1(mul_res_28_fu_4429_p1),
    .dout(mul_res_28_fu_4429_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U61(
    .din0(mul_res_29_fu_4461_p0),
    .din1(mul_res_29_fu_4461_p1),
    .dout(mul_res_29_fu_4461_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U62(
    .din0(mul_res_30_fu_4493_p0),
    .din1(mul_res_30_fu_4493_p1),
    .dout(mul_res_30_fu_4493_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U63(
    .din0(mul_res_31_fu_4525_p0),
    .din1(mul_res_31_fu_4525_p1),
    .dout(mul_res_31_fu_4525_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U64(
    .din0(mul_res_32_fu_4557_p0),
    .din1(mul_res_32_fu_4557_p1),
    .dout(mul_res_32_fu_4557_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U65(
    .din0(mul_res_33_fu_4589_p0),
    .din1(mul_res_33_fu_4589_p1),
    .dout(mul_res_33_fu_4589_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U66(
    .din0(mul_res_34_fu_4621_p0),
    .din1(mul_res_34_fu_4621_p1),
    .dout(mul_res_34_fu_4621_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U67(
    .din0(mul_res_35_fu_4653_p0),
    .din1(mul_res_35_fu_4653_p1),
    .dout(mul_res_35_fu_4653_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U68(
    .din0(mul_res_36_fu_4727_p0),
    .din1(mul_res_36_fu_4727_p1),
    .dout(mul_res_36_fu_4727_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U69(
    .din0(mul_res_37_fu_4759_p0),
    .din1(mul_res_37_fu_4759_p1),
    .dout(mul_res_37_fu_4759_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U70(
    .din0(mul_res_38_fu_4791_p0),
    .din1(mul_res_38_fu_4791_p1),
    .dout(mul_res_38_fu_4791_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U71(
    .din0(mul_res_39_fu_4823_p0),
    .din1(mul_res_39_fu_4823_p1),
    .dout(mul_res_39_fu_4823_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U72(
    .din0(mul_res_40_fu_4855_p0),
    .din1(mul_res_40_fu_4855_p1),
    .dout(mul_res_40_fu_4855_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U73(
    .din0(mul_res_41_fu_4887_p0),
    .din1(mul_res_41_fu_4887_p1),
    .dout(mul_res_41_fu_4887_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U74(
    .din0(mul_res_42_fu_4919_p0),
    .din1(mul_res_42_fu_4919_p1),
    .dout(mul_res_42_fu_4919_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U75(
    .din0(mul_res_43_fu_4951_p0),
    .din1(mul_res_43_fu_4951_p1),
    .dout(mul_res_43_fu_4951_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U76(
    .din0(mul_res_44_fu_4983_p0),
    .din1(mul_res_44_fu_4983_p1),
    .dout(mul_res_44_fu_4983_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U77(
    .din0(mul_res_45_fu_5015_p0),
    .din1(mul_res_45_fu_5015_p1),
    .dout(mul_res_45_fu_5015_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U78(
    .din0(mul_res_46_fu_5047_p0),
    .din1(mul_res_46_fu_5047_p1),
    .dout(mul_res_46_fu_5047_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U79(
    .din0(mul_res_47_fu_5079_p0),
    .din1(mul_res_47_fu_5079_p1),
    .dout(mul_res_47_fu_5079_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U80(
    .din0(mul_res_48_fu_5153_p0),
    .din1(mul_res_48_fu_5153_p1),
    .dout(mul_res_48_fu_5153_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U81(
    .din0(mul_res_49_fu_5185_p0),
    .din1(mul_res_49_fu_5185_p1),
    .dout(mul_res_49_fu_5185_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U82(
    .din0(mul_res_50_fu_5217_p0),
    .din1(mul_res_50_fu_5217_p1),
    .dout(mul_res_50_fu_5217_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U83(
    .din0(mul_res_51_fu_5249_p0),
    .din1(mul_res_51_fu_5249_p1),
    .dout(mul_res_51_fu_5249_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U84(
    .din0(mul_res_52_fu_5281_p0),
    .din1(mul_res_52_fu_5281_p1),
    .dout(mul_res_52_fu_5281_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U85(
    .din0(mul_res_53_fu_5313_p0),
    .din1(mul_res_53_fu_5313_p1),
    .dout(mul_res_53_fu_5313_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U86(
    .din0(mul_res_54_fu_5345_p0),
    .din1(mul_res_54_fu_5345_p1),
    .dout(mul_res_54_fu_5345_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U87(
    .din0(mul_res_55_fu_5377_p0),
    .din1(mul_res_55_fu_5377_p1),
    .dout(mul_res_55_fu_5377_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U88(
    .din0(mul_res_56_fu_5409_p0),
    .din1(mul_res_56_fu_5409_p1),
    .dout(mul_res_56_fu_5409_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U89(
    .din0(mul_res_57_fu_5441_p0),
    .din1(mul_res_57_fu_5441_p1),
    .dout(mul_res_57_fu_5441_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U90(
    .din0(mul_res_58_fu_5473_p0),
    .din1(mul_res_58_fu_5473_p1),
    .dout(mul_res_58_fu_5473_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U91(
    .din0(mul_res_59_fu_5505_p0),
    .din1(mul_res_59_fu_5505_p1),
    .dout(mul_res_59_fu_5505_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U92(
    .din0(mul_res_60_fu_5579_p0),
    .din1(mul_res_60_fu_5579_p1),
    .dout(mul_res_60_fu_5579_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U93(
    .din0(mul_res_61_fu_5611_p0),
    .din1(mul_res_61_fu_5611_p1),
    .dout(mul_res_61_fu_5611_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U94(
    .din0(mul_res_62_fu_5643_p0),
    .din1(mul_res_62_fu_5643_p1),
    .dout(mul_res_62_fu_5643_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U95(
    .din0(mul_res_63_fu_5675_p0),
    .din1(mul_res_63_fu_5675_p1),
    .dout(mul_res_63_fu_5675_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U96(
    .din0(mul_res_64_fu_5707_p0),
    .din1(mul_res_64_fu_5707_p1),
    .dout(mul_res_64_fu_5707_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U97(
    .din0(mul_res_65_fu_5739_p0),
    .din1(mul_res_65_fu_5739_p1),
    .dout(mul_res_65_fu_5739_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U98(
    .din0(mul_res_66_fu_5771_p0),
    .din1(mul_res_66_fu_5771_p1),
    .dout(mul_res_66_fu_5771_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U99(
    .din0(mul_res_67_fu_5803_p0),
    .din1(mul_res_67_fu_5803_p1),
    .dout(mul_res_67_fu_5803_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U100(
    .din0(mul_res_68_fu_5835_p0),
    .din1(mul_res_68_fu_5835_p1),
    .dout(mul_res_68_fu_5835_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U101(
    .din0(mul_res_69_fu_5867_p0),
    .din1(mul_res_69_fu_5867_p1),
    .dout(mul_res_69_fu_5867_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U102(
    .din0(mul_res_70_fu_5899_p0),
    .din1(mul_res_70_fu_5899_p1),
    .dout(mul_res_70_fu_5899_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U103(
    .din0(mul_res_71_fu_5931_p0),
    .din1(mul_res_71_fu_5931_p1),
    .dout(mul_res_71_fu_5931_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U104(
    .din0(mul_res_72_fu_6005_p0),
    .din1(mul_res_72_fu_6005_p1),
    .dout(mul_res_72_fu_6005_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U105(
    .din0(mul_res_73_fu_6037_p0),
    .din1(mul_res_73_fu_6037_p1),
    .dout(mul_res_73_fu_6037_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U106(
    .din0(mul_res_74_fu_6069_p0),
    .din1(mul_res_74_fu_6069_p1),
    .dout(mul_res_74_fu_6069_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U107(
    .din0(mul_res_75_fu_6101_p0),
    .din1(mul_res_75_fu_6101_p1),
    .dout(mul_res_75_fu_6101_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U108(
    .din0(mul_res_76_fu_6133_p0),
    .din1(mul_res_76_fu_6133_p1),
    .dout(mul_res_76_fu_6133_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U109(
    .din0(mul_res_77_fu_6165_p0),
    .din1(mul_res_77_fu_6165_p1),
    .dout(mul_res_77_fu_6165_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U110(
    .din0(mul_res_78_fu_6197_p0),
    .din1(mul_res_78_fu_6197_p1),
    .dout(mul_res_78_fu_6197_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U111(
    .din0(mul_res_79_fu_6229_p0),
    .din1(mul_res_79_fu_6229_p1),
    .dout(mul_res_79_fu_6229_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U112(
    .din0(mul_res_80_fu_6261_p0),
    .din1(mul_res_80_fu_6261_p1),
    .dout(mul_res_80_fu_6261_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U113(
    .din0(mul_res_81_fu_6293_p0),
    .din1(mul_res_81_fu_6293_p1),
    .dout(mul_res_81_fu_6293_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U114(
    .din0(mul_res_82_fu_6325_p0),
    .din1(mul_res_82_fu_6325_p1),
    .dout(mul_res_82_fu_6325_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U115(
    .din0(mul_res_83_fu_6357_p0),
    .din1(mul_res_83_fu_6357_p1),
    .dout(mul_res_83_fu_6357_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U116(
    .din0(mul_res_84_fu_6431_p0),
    .din1(mul_res_84_fu_6431_p1),
    .dout(mul_res_84_fu_6431_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U117(
    .din0(mul_res_85_fu_6463_p0),
    .din1(mul_res_85_fu_6463_p1),
    .dout(mul_res_85_fu_6463_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U118(
    .din0(mul_res_86_fu_6495_p0),
    .din1(mul_res_86_fu_6495_p1),
    .dout(mul_res_86_fu_6495_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U119(
    .din0(mul_res_87_fu_6527_p0),
    .din1(mul_res_87_fu_6527_p1),
    .dout(mul_res_87_fu_6527_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U120(
    .din0(mul_res_88_fu_6559_p0),
    .din1(mul_res_88_fu_6559_p1),
    .dout(mul_res_88_fu_6559_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U121(
    .din0(mul_res_89_fu_6591_p0),
    .din1(mul_res_89_fu_6591_p1),
    .dout(mul_res_89_fu_6591_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U122(
    .din0(mul_res_90_fu_6623_p0),
    .din1(mul_res_90_fu_6623_p1),
    .dout(mul_res_90_fu_6623_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U123(
    .din0(mul_res_91_fu_6655_p0),
    .din1(mul_res_91_fu_6655_p1),
    .dout(mul_res_91_fu_6655_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U124(
    .din0(mul_res_92_fu_6687_p0),
    .din1(mul_res_92_fu_6687_p1),
    .dout(mul_res_92_fu_6687_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U125(
    .din0(mul_res_93_fu_6719_p0),
    .din1(mul_res_93_fu_6719_p1),
    .dout(mul_res_93_fu_6719_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U126(
    .din0(mul_res_94_fu_6751_p0),
    .din1(mul_res_94_fu_6751_p1),
    .dout(mul_res_94_fu_6751_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U127(
    .din0(mul_res_95_fu_6783_p0),
    .din1(mul_res_95_fu_6783_p1),
    .dout(mul_res_95_fu_6783_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U128(
    .din0(mul_res_96_fu_6857_p0),
    .din1(mul_res_96_fu_6857_p1),
    .dout(mul_res_96_fu_6857_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U129(
    .din0(mul_res_97_fu_6889_p0),
    .din1(mul_res_97_fu_6889_p1),
    .dout(mul_res_97_fu_6889_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U130(
    .din0(mul_res_98_fu_6921_p0),
    .din1(mul_res_98_fu_6921_p1),
    .dout(mul_res_98_fu_6921_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U131(
    .din0(mul_res_99_fu_6953_p0),
    .din1(mul_res_99_fu_6953_p1),
    .dout(mul_res_99_fu_6953_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U132(
    .din0(mul_res_100_fu_6985_p0),
    .din1(mul_res_100_fu_6985_p1),
    .dout(mul_res_100_fu_6985_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U133(
    .din0(mul_res_101_fu_7017_p0),
    .din1(mul_res_101_fu_7017_p1),
    .dout(mul_res_101_fu_7017_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U134(
    .din0(mul_res_102_fu_7049_p0),
    .din1(mul_res_102_fu_7049_p1),
    .dout(mul_res_102_fu_7049_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U135(
    .din0(mul_res_103_fu_7081_p0),
    .din1(mul_res_103_fu_7081_p1),
    .dout(mul_res_103_fu_7081_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U136(
    .din0(mul_res_104_fu_7113_p0),
    .din1(mul_res_104_fu_7113_p1),
    .dout(mul_res_104_fu_7113_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U137(
    .din0(mul_res_105_fu_7145_p0),
    .din1(mul_res_105_fu_7145_p1),
    .dout(mul_res_105_fu_7145_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U138(
    .din0(mul_res_106_fu_7177_p0),
    .din1(mul_res_106_fu_7177_p1),
    .dout(mul_res_106_fu_7177_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U139(
    .din0(mul_res_107_fu_7209_p0),
    .din1(mul_res_107_fu_7209_p1),
    .dout(mul_res_107_fu_7209_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U140(
    .din0(mul_res_108_fu_7283_p0),
    .din1(mul_res_108_fu_7283_p1),
    .dout(mul_res_108_fu_7283_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U141(
    .din0(mul_res_109_fu_7315_p0),
    .din1(mul_res_109_fu_7315_p1),
    .dout(mul_res_109_fu_7315_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U142(
    .din0(mul_res_110_fu_7347_p0),
    .din1(mul_res_110_fu_7347_p1),
    .dout(mul_res_110_fu_7347_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U143(
    .din0(mul_res_111_fu_7379_p0),
    .din1(mul_res_111_fu_7379_p1),
    .dout(mul_res_111_fu_7379_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U144(
    .din0(mul_res_112_fu_7411_p0),
    .din1(mul_res_112_fu_7411_p1),
    .dout(mul_res_112_fu_7411_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U145(
    .din0(mul_res_113_fu_7443_p0),
    .din1(mul_res_113_fu_7443_p1),
    .dout(mul_res_113_fu_7443_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U146(
    .din0(mul_res_114_fu_7475_p0),
    .din1(mul_res_114_fu_7475_p1),
    .dout(mul_res_114_fu_7475_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U147(
    .din0(mul_res_115_fu_7507_p0),
    .din1(mul_res_115_fu_7507_p1),
    .dout(mul_res_115_fu_7507_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U148(
    .din0(mul_res_116_fu_7539_p0),
    .din1(mul_res_116_fu_7539_p1),
    .dout(mul_res_116_fu_7539_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U149(
    .din0(mul_res_117_fu_7571_p0),
    .din1(mul_res_117_fu_7571_p1),
    .dout(mul_res_117_fu_7571_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U150(
    .din0(mul_res_118_fu_7603_p0),
    .din1(mul_res_118_fu_7603_p1),
    .dout(mul_res_118_fu_7603_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U151(
    .din0(mul_res_119_fu_7635_p0),
    .din1(mul_res_119_fu_7635_p1),
    .dout(mul_res_119_fu_7635_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U152(
    .din0(mul_res_120_fu_7709_p0),
    .din1(mul_res_120_fu_7709_p1),
    .dout(mul_res_120_fu_7709_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U153(
    .din0(mul_res_121_fu_7741_p0),
    .din1(mul_res_121_fu_7741_p1),
    .dout(mul_res_121_fu_7741_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U154(
    .din0(mul_res_122_fu_7773_p0),
    .din1(mul_res_122_fu_7773_p1),
    .dout(mul_res_122_fu_7773_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U155(
    .din0(mul_res_123_fu_7805_p0),
    .din1(mul_res_123_fu_7805_p1),
    .dout(mul_res_123_fu_7805_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U156(
    .din0(mul_res_124_fu_7837_p0),
    .din1(mul_res_124_fu_7837_p1),
    .dout(mul_res_124_fu_7837_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U157(
    .din0(mul_res_125_fu_7869_p0),
    .din1(mul_res_125_fu_7869_p1),
    .dout(mul_res_125_fu_7869_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U158(
    .din0(mul_res_126_fu_7897_p0),
    .din1(mul_res_126_fu_7897_p1),
    .dout(mul_res_126_fu_7897_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U159(
    .din0(mul_res_127_fu_7929_p0),
    .din1(mul_res_127_fu_7929_p1),
    .dout(mul_res_127_fu_7929_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U160(
    .din0(mul_res_128_fu_7957_p0),
    .din1(mul_res_128_fu_7957_p1),
    .dout(mul_res_128_fu_7957_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U161(
    .din0(mul_res_129_fu_7985_p0),
    .din1(mul_res_129_fu_7985_p1),
    .dout(mul_res_129_fu_7985_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U162(
    .din0(mul_res_130_fu_8017_p0),
    .din1(mul_res_130_fu_8017_p1),
    .dout(mul_res_130_fu_8017_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U163(
    .din0(mul_res_131_fu_8049_p0),
    .din1(mul_res_131_fu_8049_p1),
    .dout(mul_res_131_fu_8049_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U164(
    .din0(mul_res_132_fu_8111_p0),
    .din1(mul_res_132_fu_8111_p1),
    .dout(mul_res_132_fu_8111_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U165(
    .din0(mul_res_133_fu_8143_p0),
    .din1(mul_res_133_fu_8143_p1),
    .dout(mul_res_133_fu_8143_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U166(
    .din0(mul_res_134_fu_8175_p0),
    .din1(mul_res_134_fu_8175_p1),
    .dout(mul_res_134_fu_8175_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U167(
    .din0(mul_res_135_fu_8207_p0),
    .din1(mul_res_135_fu_8207_p1),
    .dout(mul_res_135_fu_8207_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U168(
    .din0(mul_res_136_fu_8239_p0),
    .din1(mul_res_136_fu_8239_p1),
    .dout(mul_res_136_fu_8239_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U169(
    .din0(mul_res_137_fu_8271_p0),
    .din1(mul_res_137_fu_8271_p1),
    .dout(mul_res_137_fu_8271_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U170(
    .din0(mul_res_138_fu_8299_p0),
    .din1(mul_res_138_fu_8299_p1),
    .dout(mul_res_138_fu_8299_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U171(
    .din0(mul_res_139_fu_8331_p0),
    .din1(mul_res_139_fu_8331_p1),
    .dout(mul_res_139_fu_8331_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U172(
    .din0(mul_res_140_fu_8359_p0),
    .din1(mul_res_140_fu_8359_p1),
    .dout(mul_res_140_fu_8359_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U173(
    .din0(mul_res_141_fu_8387_p0),
    .din1(mul_res_141_fu_8387_p1),
    .dout(mul_res_141_fu_8387_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U174(
    .din0(mul_res_142_fu_8419_p0),
    .din1(mul_res_142_fu_8419_p1),
    .dout(mul_res_142_fu_8419_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U175(
    .din0(mul_res_143_fu_8451_p0),
    .din1(mul_res_143_fu_8451_p1),
    .dout(mul_res_143_fu_8451_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U176(
    .din0(mul_res_144_fu_8513_p0),
    .din1(mul_res_144_fu_8513_p1),
    .dout(mul_res_144_fu_8513_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U177(
    .din0(mul_res_145_fu_8545_p0),
    .din1(mul_res_145_fu_8545_p1),
    .dout(mul_res_145_fu_8545_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U178(
    .din0(mul_res_146_fu_8577_p0),
    .din1(mul_res_146_fu_8577_p1),
    .dout(mul_res_146_fu_8577_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U179(
    .din0(mul_res_147_fu_8609_p0),
    .din1(mul_res_147_fu_8609_p1),
    .dout(mul_res_147_fu_8609_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U180(
    .din0(mul_res_148_fu_8641_p0),
    .din1(mul_res_148_fu_8641_p1),
    .dout(mul_res_148_fu_8641_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U181(
    .din0(mul_res_149_fu_8673_p0),
    .din1(mul_res_149_fu_8673_p1),
    .dout(mul_res_149_fu_8673_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U182(
    .din0(mul_res_150_fu_8701_p0),
    .din1(mul_res_150_fu_8701_p1),
    .dout(mul_res_150_fu_8701_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U183(
    .din0(mul_res_151_fu_8733_p0),
    .din1(mul_res_151_fu_8733_p1),
    .dout(mul_res_151_fu_8733_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U184(
    .din0(mul_res_152_fu_8761_p0),
    .din1(mul_res_152_fu_8761_p1),
    .dout(mul_res_152_fu_8761_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U185(
    .din0(mul_res_153_fu_8789_p0),
    .din1(mul_res_153_fu_8789_p1),
    .dout(mul_res_153_fu_8789_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U186(
    .din0(mul_res_154_fu_8821_p0),
    .din1(mul_res_154_fu_8821_p1),
    .dout(mul_res_154_fu_8821_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U187(
    .din0(mul_res_155_fu_8853_p0),
    .din1(mul_res_155_fu_8853_p1),
    .dout(mul_res_155_fu_8853_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U188(
    .din0(mul_res_156_fu_8915_p0),
    .din1(mul_res_156_fu_8915_p1),
    .dout(mul_res_156_fu_8915_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U189(
    .din0(mul_res_157_fu_8947_p0),
    .din1(mul_res_157_fu_8947_p1),
    .dout(mul_res_157_fu_8947_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U190(
    .din0(mul_res_158_fu_8979_p0),
    .din1(mul_res_158_fu_8979_p1),
    .dout(mul_res_158_fu_8979_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U191(
    .din0(mul_res_159_fu_9011_p0),
    .din1(mul_res_159_fu_9011_p1),
    .dout(mul_res_159_fu_9011_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U192(
    .din0(mul_res_160_fu_9043_p0),
    .din1(mul_res_160_fu_9043_p1),
    .dout(mul_res_160_fu_9043_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U193(
    .din0(mul_res_161_fu_9075_p0),
    .din1(mul_res_161_fu_9075_p1),
    .dout(mul_res_161_fu_9075_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U194(
    .din0(mul_res_162_fu_9103_p0),
    .din1(mul_res_162_fu_9103_p1),
    .dout(mul_res_162_fu_9103_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U195(
    .din0(mul_res_163_fu_9135_p0),
    .din1(mul_res_163_fu_9135_p1),
    .dout(mul_res_163_fu_9135_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U196(
    .din0(mul_res_164_fu_9163_p0),
    .din1(mul_res_164_fu_9163_p1),
    .dout(mul_res_164_fu_9163_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U197(
    .din0(mul_res_165_fu_9191_p0),
    .din1(mul_res_165_fu_9191_p1),
    .dout(mul_res_165_fu_9191_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U198(
    .din0(mul_res_166_fu_9223_p0),
    .din1(mul_res_166_fu_9223_p1),
    .dout(mul_res_166_fu_9223_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U199(
    .din0(mul_res_167_fu_9255_p0),
    .din1(mul_res_167_fu_9255_p1),
    .dout(mul_res_167_fu_9255_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U200(
    .din0(mul_res_168_fu_9317_p0),
    .din1(mul_res_168_fu_9317_p1),
    .dout(mul_res_168_fu_9317_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U201(
    .din0(mul_res_169_fu_9349_p0),
    .din1(mul_res_169_fu_9349_p1),
    .dout(mul_res_169_fu_9349_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U202(
    .din0(mul_res_170_fu_9381_p0),
    .din1(mul_res_170_fu_9381_p1),
    .dout(mul_res_170_fu_9381_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U203(
    .din0(mul_res_171_fu_9413_p0),
    .din1(mul_res_171_fu_9413_p1),
    .dout(mul_res_171_fu_9413_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U204(
    .din0(mul_res_172_fu_9445_p0),
    .din1(mul_res_172_fu_9445_p1),
    .dout(mul_res_172_fu_9445_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U205(
    .din0(mul_res_173_fu_9477_p0),
    .din1(mul_res_173_fu_9477_p1),
    .dout(mul_res_173_fu_9477_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U206(
    .din0(mul_res_174_fu_9505_p0),
    .din1(mul_res_174_fu_9505_p1),
    .dout(mul_res_174_fu_9505_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U207(
    .din0(mul_res_175_fu_9537_p0),
    .din1(mul_res_175_fu_9537_p1),
    .dout(mul_res_175_fu_9537_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U208(
    .din0(mul_res_176_fu_9565_p0),
    .din1(mul_res_176_fu_9565_p1),
    .dout(mul_res_176_fu_9565_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U209(
    .din0(mul_res_177_fu_9593_p0),
    .din1(mul_res_177_fu_9593_p1),
    .dout(mul_res_177_fu_9593_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U210(
    .din0(mul_res_178_fu_9625_p0),
    .din1(mul_res_178_fu_9625_p1),
    .dout(mul_res_178_fu_9625_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U211(
    .din0(mul_res_179_fu_9657_p0),
    .din1(mul_res_179_fu_9657_p1),
    .dout(mul_res_179_fu_9657_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U212(
    .din0(mul_res_180_fu_9719_p0),
    .din1(mul_res_180_fu_9719_p1),
    .dout(mul_res_180_fu_9719_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U213(
    .din0(mul_res_181_fu_9751_p0),
    .din1(mul_res_181_fu_9751_p1),
    .dout(mul_res_181_fu_9751_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U214(
    .din0(mul_res_182_fu_9783_p0),
    .din1(mul_res_182_fu_9783_p1),
    .dout(mul_res_182_fu_9783_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U215(
    .din0(mul_res_183_fu_9815_p0),
    .din1(mul_res_183_fu_9815_p1),
    .dout(mul_res_183_fu_9815_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U216(
    .din0(mul_res_184_fu_9847_p0),
    .din1(mul_res_184_fu_9847_p1),
    .dout(mul_res_184_fu_9847_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U217(
    .din0(mul_res_185_fu_9879_p0),
    .din1(mul_res_185_fu_9879_p1),
    .dout(mul_res_185_fu_9879_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U218(
    .din0(mul_res_186_fu_9907_p0),
    .din1(mul_res_186_fu_9907_p1),
    .dout(mul_res_186_fu_9907_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U219(
    .din0(mul_res_187_fu_9939_p0),
    .din1(mul_res_187_fu_9939_p1),
    .dout(mul_res_187_fu_9939_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U220(
    .din0(mul_res_188_fu_9967_p0),
    .din1(mul_res_188_fu_9967_p1),
    .dout(mul_res_188_fu_9967_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U221(
    .din0(mul_res_189_fu_9995_p0),
    .din1(mul_res_189_fu_9995_p1),
    .dout(mul_res_189_fu_9995_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U222(
    .din0(mul_res_190_fu_10027_p0),
    .din1(mul_res_190_fu_10027_p1),
    .dout(mul_res_190_fu_10027_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U223(
    .din0(mul_res_191_fu_10059_p0),
    .din1(mul_res_191_fu_10059_p1),
    .dout(mul_res_191_fu_10059_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U224(
    .din0(mul_res_192_fu_10121_p0),
    .din1(mul_res_192_fu_10121_p1),
    .dout(mul_res_192_fu_10121_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U225(
    .din0(mul_res_193_fu_10153_p0),
    .din1(mul_res_193_fu_10153_p1),
    .dout(mul_res_193_fu_10153_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U226(
    .din0(mul_res_194_fu_10185_p0),
    .din1(mul_res_194_fu_10185_p1),
    .dout(mul_res_194_fu_10185_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U227(
    .din0(mul_res_195_fu_10217_p0),
    .din1(mul_res_195_fu_10217_p1),
    .dout(mul_res_195_fu_10217_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U228(
    .din0(mul_res_196_fu_10249_p0),
    .din1(mul_res_196_fu_10249_p1),
    .dout(mul_res_196_fu_10249_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U229(
    .din0(mul_res_197_fu_10281_p0),
    .din1(mul_res_197_fu_10281_p1),
    .dout(mul_res_197_fu_10281_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U230(
    .din0(mul_res_198_fu_10309_p0),
    .din1(mul_res_198_fu_10309_p1),
    .dout(mul_res_198_fu_10309_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U231(
    .din0(mul_res_199_fu_10341_p0),
    .din1(mul_res_199_fu_10341_p1),
    .dout(mul_res_199_fu_10341_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U232(
    .din0(mul_res_200_fu_10369_p0),
    .din1(mul_res_200_fu_10369_p1),
    .dout(mul_res_200_fu_10369_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U233(
    .din0(mul_res_201_fu_10397_p0),
    .din1(mul_res_201_fu_10397_p1),
    .dout(mul_res_201_fu_10397_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U234(
    .din0(mul_res_202_fu_10429_p0),
    .din1(mul_res_202_fu_10429_p1),
    .dout(mul_res_202_fu_10429_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U235(
    .din0(mul_res_203_fu_10461_p0),
    .din1(mul_res_203_fu_10461_p1),
    .dout(mul_res_203_fu_10461_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U236(
    .din0(mul_res_204_fu_10523_p0),
    .din1(mul_res_204_fu_10523_p1),
    .dout(mul_res_204_fu_10523_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U237(
    .din0(mul_res_205_fu_10555_p0),
    .din1(mul_res_205_fu_10555_p1),
    .dout(mul_res_205_fu_10555_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U238(
    .din0(mul_res_206_fu_10587_p0),
    .din1(mul_res_206_fu_10587_p1),
    .dout(mul_res_206_fu_10587_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U239(
    .din0(mul_res_207_fu_10619_p0),
    .din1(mul_res_207_fu_10619_p1),
    .dout(mul_res_207_fu_10619_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U240(
    .din0(mul_res_208_fu_10651_p0),
    .din1(mul_res_208_fu_10651_p1),
    .dout(mul_res_208_fu_10651_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U241(
    .din0(mul_res_209_fu_10683_p0),
    .din1(mul_res_209_fu_10683_p1),
    .dout(mul_res_209_fu_10683_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U242(
    .din0(mul_res_210_fu_10711_p0),
    .din1(mul_res_210_fu_10711_p1),
    .dout(mul_res_210_fu_10711_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U243(
    .din0(mul_res_211_fu_10743_p0),
    .din1(mul_res_211_fu_10743_p1),
    .dout(mul_res_211_fu_10743_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U244(
    .din0(mul_res_212_fu_10771_p0),
    .din1(mul_res_212_fu_10771_p1),
    .dout(mul_res_212_fu_10771_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U245(
    .din0(mul_res_213_fu_10799_p0),
    .din1(mul_res_213_fu_10799_p1),
    .dout(mul_res_213_fu_10799_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U246(
    .din0(mul_res_214_fu_10831_p0),
    .din1(mul_res_214_fu_10831_p1),
    .dout(mul_res_214_fu_10831_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U247(
    .din0(mul_res_215_fu_10863_p0),
    .din1(mul_res_215_fu_10863_p1),
    .dout(mul_res_215_fu_10863_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U248(
    .din0(mul_res_216_fu_10925_p0),
    .din1(mul_res_216_fu_10925_p1),
    .dout(mul_res_216_fu_10925_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U249(
    .din0(mul_res_217_fu_10957_p0),
    .din1(mul_res_217_fu_10957_p1),
    .dout(mul_res_217_fu_10957_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U250(
    .din0(mul_res_218_fu_10989_p0),
    .din1(mul_res_218_fu_10989_p1),
    .dout(mul_res_218_fu_10989_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U251(
    .din0(mul_res_219_fu_11021_p0),
    .din1(mul_res_219_fu_11021_p1),
    .dout(mul_res_219_fu_11021_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U252(
    .din0(mul_res_220_fu_11053_p0),
    .din1(mul_res_220_fu_11053_p1),
    .dout(mul_res_220_fu_11053_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U253(
    .din0(mul_res_221_fu_11085_p0),
    .din1(mul_res_221_fu_11085_p1),
    .dout(mul_res_221_fu_11085_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U254(
    .din0(mul_res_222_fu_11113_p0),
    .din1(mul_res_222_fu_11113_p1),
    .dout(mul_res_222_fu_11113_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U255(
    .din0(mul_res_223_fu_11145_p0),
    .din1(mul_res_223_fu_11145_p1),
    .dout(mul_res_223_fu_11145_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U256(
    .din0(mul_res_224_fu_11173_p0),
    .din1(mul_res_224_fu_11173_p1),
    .dout(mul_res_224_fu_11173_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U257(
    .din0(mul_res_225_fu_11201_p0),
    .din1(mul_res_225_fu_11201_p1),
    .dout(mul_res_225_fu_11201_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U258(
    .din0(mul_res_226_fu_11233_p0),
    .din1(mul_res_226_fu_11233_p1),
    .dout(mul_res_226_fu_11233_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U259(
    .din0(mul_res_227_fu_11265_p0),
    .din1(mul_res_227_fu_11265_p1),
    .dout(mul_res_227_fu_11265_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U260(
    .din0(mul_res_228_fu_11327_p0),
    .din1(mul_res_228_fu_11327_p1),
    .dout(mul_res_228_fu_11327_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U261(
    .din0(mul_res_229_fu_11359_p0),
    .din1(mul_res_229_fu_11359_p1),
    .dout(mul_res_229_fu_11359_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U262(
    .din0(mul_res_230_fu_11391_p0),
    .din1(mul_res_230_fu_11391_p1),
    .dout(mul_res_230_fu_11391_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U263(
    .din0(mul_res_231_fu_11423_p0),
    .din1(mul_res_231_fu_11423_p1),
    .dout(mul_res_231_fu_11423_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U264(
    .din0(mul_res_232_fu_11455_p0),
    .din1(mul_res_232_fu_11455_p1),
    .dout(mul_res_232_fu_11455_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U265(
    .din0(mul_res_233_fu_11487_p0),
    .din1(mul_res_233_fu_11487_p1),
    .dout(mul_res_233_fu_11487_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U266(
    .din0(mul_res_234_fu_11515_p0),
    .din1(mul_res_234_fu_11515_p1),
    .dout(mul_res_234_fu_11515_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U267(
    .din0(mul_res_235_fu_11547_p0),
    .din1(mul_res_235_fu_11547_p1),
    .dout(mul_res_235_fu_11547_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U268(
    .din0(mul_res_236_fu_11575_p0),
    .din1(mul_res_236_fu_11575_p1),
    .dout(mul_res_236_fu_11575_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U269(
    .din0(mul_res_237_fu_11603_p0),
    .din1(mul_res_237_fu_11603_p1),
    .dout(mul_res_237_fu_11603_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U270(
    .din0(mul_res_238_fu_11635_p0),
    .din1(mul_res_238_fu_11635_p1),
    .dout(mul_res_238_fu_11635_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U271(
    .din0(mul_res_239_fu_11667_p0),
    .din1(mul_res_239_fu_11667_p1),
    .dout(mul_res_239_fu_11667_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U272(
    .din0(mul_res_240_fu_11729_p0),
    .din1(mul_res_240_fu_11729_p1),
    .dout(mul_res_240_fu_11729_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U273(
    .din0(mul_res_241_fu_11761_p0),
    .din1(mul_res_241_fu_11761_p1),
    .dout(mul_res_241_fu_11761_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U274(
    .din0(mul_res_242_fu_11793_p0),
    .din1(mul_res_242_fu_11793_p1),
    .dout(mul_res_242_fu_11793_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U275(
    .din0(mul_res_243_fu_11825_p0),
    .din1(mul_res_243_fu_11825_p1),
    .dout(mul_res_243_fu_11825_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U276(
    .din0(mul_res_244_fu_11857_p0),
    .din1(mul_res_244_fu_11857_p1),
    .dout(mul_res_244_fu_11857_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U277(
    .din0(mul_res_245_fu_11889_p0),
    .din1(mul_res_245_fu_11889_p1),
    .dout(mul_res_245_fu_11889_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U278(
    .din0(mul_res_246_fu_11917_p0),
    .din1(mul_res_246_fu_11917_p1),
    .dout(mul_res_246_fu_11917_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U279(
    .din0(mul_res_247_fu_11949_p0),
    .din1(mul_res_247_fu_11949_p1),
    .dout(mul_res_247_fu_11949_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U280(
    .din0(mul_res_248_fu_11977_p0),
    .din1(mul_res_248_fu_11977_p1),
    .dout(mul_res_248_fu_11977_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U281(
    .din0(mul_res_249_fu_12005_p0),
    .din1(mul_res_249_fu_12005_p1),
    .dout(mul_res_249_fu_12005_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U282(
    .din0(mul_res_250_fu_12037_p0),
    .din1(mul_res_250_fu_12037_p1),
    .dout(mul_res_250_fu_12037_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U283(
    .din0(mul_res_251_fu_12069_p0),
    .din1(mul_res_251_fu_12069_p1),
    .dout(mul_res_251_fu_12069_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U284(
    .din0(mul_res_252_fu_12131_p0),
    .din1(mul_res_252_fu_12131_p1),
    .dout(mul_res_252_fu_12131_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U285(
    .din0(mul_res_253_fu_12163_p0),
    .din1(mul_res_253_fu_12163_p1),
    .dout(mul_res_253_fu_12163_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U286(
    .din0(mul_res_254_fu_12195_p0),
    .din1(mul_res_254_fu_12195_p1),
    .dout(mul_res_254_fu_12195_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U287(
    .din0(mul_res_255_fu_12227_p0),
    .din1(mul_res_255_fu_12227_p1),
    .dout(mul_res_255_fu_12227_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U288(
    .din0(mul_res_256_fu_12259_p0),
    .din1(mul_res_256_fu_12259_p1),
    .dout(mul_res_256_fu_12259_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U289(
    .din0(mul_res_257_fu_12291_p0),
    .din1(mul_res_257_fu_12291_p1),
    .dout(mul_res_257_fu_12291_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U290(
    .din0(mul_res_258_fu_12319_p0),
    .din1(mul_res_258_fu_12319_p1),
    .dout(mul_res_258_fu_12319_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U291(
    .din0(mul_res_259_fu_12351_p0),
    .din1(mul_res_259_fu_12351_p1),
    .dout(mul_res_259_fu_12351_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U292(
    .din0(mul_res_260_fu_12379_p0),
    .din1(mul_res_260_fu_12379_p1),
    .dout(mul_res_260_fu_12379_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U293(
    .din0(mul_res_261_fu_12407_p0),
    .din1(mul_res_261_fu_12407_p1),
    .dout(mul_res_261_fu_12407_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U294(
    .din0(mul_res_262_fu_12439_p0),
    .din1(mul_res_262_fu_12439_p1),
    .dout(mul_res_262_fu_12439_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U295(
    .din0(mul_res_263_fu_12471_p0),
    .din1(mul_res_263_fu_12471_p1),
    .dout(mul_res_263_fu_12471_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U296(
    .din0(mul_res_264_fu_12533_p0),
    .din1(mul_res_264_fu_12533_p1),
    .dout(mul_res_264_fu_12533_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U297(
    .din0(mul_res_265_fu_12565_p0),
    .din1(mul_res_265_fu_12565_p1),
    .dout(mul_res_265_fu_12565_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U298(
    .din0(mul_res_266_fu_12597_p0),
    .din1(mul_res_266_fu_12597_p1),
    .dout(mul_res_266_fu_12597_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U299(
    .din0(mul_res_267_fu_12629_p0),
    .din1(mul_res_267_fu_12629_p1),
    .dout(mul_res_267_fu_12629_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U300(
    .din0(mul_res_268_fu_12661_p0),
    .din1(mul_res_268_fu_12661_p1),
    .dout(mul_res_268_fu_12661_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U301(
    .din0(mul_res_269_fu_12693_p0),
    .din1(mul_res_269_fu_12693_p1),
    .dout(mul_res_269_fu_12693_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U302(
    .din0(mul_res_270_fu_12721_p0),
    .din1(mul_res_270_fu_12721_p1),
    .dout(mul_res_270_fu_12721_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U303(
    .din0(mul_res_271_fu_12753_p0),
    .din1(mul_res_271_fu_12753_p1),
    .dout(mul_res_271_fu_12753_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U304(
    .din0(mul_res_272_fu_12781_p0),
    .din1(mul_res_272_fu_12781_p1),
    .dout(mul_res_272_fu_12781_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U305(
    .din0(mul_res_273_fu_12809_p0),
    .din1(mul_res_273_fu_12809_p1),
    .dout(mul_res_273_fu_12809_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U306(
    .din0(mul_res_274_fu_12841_p0),
    .din1(mul_res_274_fu_12841_p1),
    .dout(mul_res_274_fu_12841_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U307(
    .din0(mul_res_275_fu_12873_p0),
    .din1(mul_res_275_fu_12873_p1),
    .dout(mul_res_275_fu_12873_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U308(
    .din0(mul_res_276_fu_12935_p0),
    .din1(mul_res_276_fu_12935_p1),
    .dout(mul_res_276_fu_12935_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U309(
    .din0(mul_res_277_fu_12967_p0),
    .din1(mul_res_277_fu_12967_p1),
    .dout(mul_res_277_fu_12967_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U310(
    .din0(mul_res_278_fu_12999_p0),
    .din1(mul_res_278_fu_12999_p1),
    .dout(mul_res_278_fu_12999_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U311(
    .din0(mul_res_279_fu_13031_p0),
    .din1(mul_res_279_fu_13031_p1),
    .dout(mul_res_279_fu_13031_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U312(
    .din0(mul_res_280_fu_13063_p0),
    .din1(mul_res_280_fu_13063_p1),
    .dout(mul_res_280_fu_13063_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U313(
    .din0(mul_res_281_fu_13095_p0),
    .din1(mul_res_281_fu_13095_p1),
    .dout(mul_res_281_fu_13095_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U314(
    .din0(mul_res_282_fu_13123_p0),
    .din1(mul_res_282_fu_13123_p1),
    .dout(mul_res_282_fu_13123_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U315(
    .din0(mul_res_283_fu_13155_p0),
    .din1(mul_res_283_fu_13155_p1),
    .dout(mul_res_283_fu_13155_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U316(
    .din0(mul_res_284_fu_13183_p0),
    .din1(mul_res_284_fu_13183_p1),
    .dout(mul_res_284_fu_13183_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U317(
    .din0(mul_res_285_fu_13211_p0),
    .din1(mul_res_285_fu_13211_p1),
    .dout(mul_res_285_fu_13211_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U318(
    .din0(mul_res_286_fu_13243_p0),
    .din1(mul_res_286_fu_13243_p1),
    .dout(mul_res_286_fu_13243_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U319(
    .din0(mul_res_287_fu_13275_p0),
    .din1(mul_res_287_fu_13275_p1),
    .dout(mul_res_287_fu_13275_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U320(
    .din0(mul_res_288_fu_13326_p0),
    .din1(mul_res_288_fu_13326_p1),
    .dout(mul_res_288_fu_13326_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U321(
    .din0(mul_res_289_fu_13347_p0),
    .din1(mul_res_289_fu_13347_p1),
    .dout(mul_res_289_fu_13347_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U322(
    .din0(mul_res_290_fu_13368_p0),
    .din1(mul_res_290_fu_13368_p1),
    .dout(mul_res_290_fu_13368_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U323(
    .din0(mul_res_291_fu_13389_p0),
    .din1(mul_res_291_fu_13389_p1),
    .dout(mul_res_291_fu_13389_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U324(
    .din0(mul_res_292_fu_13410_p0),
    .din1(mul_res_292_fu_13410_p1),
    .dout(mul_res_292_fu_13410_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U325(
    .din0(mul_res_293_fu_13431_p0),
    .din1(mul_res_293_fu_13431_p1),
    .dout(mul_res_293_fu_13431_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U326(
    .din0(mul_res_294_fu_13448_p0),
    .din1(mul_res_294_fu_13448_p1),
    .dout(mul_res_294_fu_13448_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U327(
    .din0(mul_res_295_fu_13469_p0),
    .din1(mul_res_295_fu_13469_p1),
    .dout(mul_res_295_fu_13469_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U328(
    .din0(mul_res_296_fu_13486_p0),
    .din1(mul_res_296_fu_13486_p1),
    .dout(mul_res_296_fu_13486_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U329(
    .din0(mul_res_297_fu_13503_p0),
    .din1(mul_res_297_fu_13503_p1),
    .dout(mul_res_297_fu_13503_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U330(
    .din0(mul_res_298_fu_13524_p0),
    .din1(mul_res_298_fu_13524_p1),
    .dout(mul_res_298_fu_13524_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U331(
    .din0(mul_res_299_fu_13545_p0),
    .din1(mul_res_299_fu_13545_p1),
    .dout(mul_res_299_fu_13545_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U332(
    .din0(mul_res_300_fu_13593_p0),
    .din1(mul_res_300_fu_13593_p1),
    .dout(mul_res_300_fu_13593_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U333(
    .din0(mul_res_301_fu_13611_p0),
    .din1(mul_res_301_fu_13611_p1),
    .dout(mul_res_301_fu_13611_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U334(
    .din0(mul_res_302_fu_13629_p0),
    .din1(mul_res_302_fu_13629_p1),
    .dout(mul_res_302_fu_13629_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U335(
    .din0(mul_res_303_fu_13647_p0),
    .din1(mul_res_303_fu_13647_p1),
    .dout(mul_res_303_fu_13647_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U336(
    .din0(mul_res_304_fu_13665_p0),
    .din1(mul_res_304_fu_13665_p1),
    .dout(mul_res_304_fu_13665_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U337(
    .din0(mul_res_305_fu_13683_p0),
    .din1(mul_res_305_fu_13683_p1),
    .dout(mul_res_305_fu_13683_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U338(
    .din0(mul_res_306_fu_13697_p0),
    .din1(mul_res_306_fu_13697_p1),
    .dout(mul_res_306_fu_13697_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U339(
    .din0(mul_res_307_fu_13715_p0),
    .din1(mul_res_307_fu_13715_p1),
    .dout(mul_res_307_fu_13715_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U340(
    .din0(mul_res_308_fu_13729_p0),
    .din1(mul_res_308_fu_13729_p1),
    .dout(mul_res_308_fu_13729_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U341(
    .din0(mul_res_309_fu_13743_p0),
    .din1(mul_res_309_fu_13743_p1),
    .dout(mul_res_309_fu_13743_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U342(
    .din0(mul_res_310_fu_13761_p0),
    .din1(mul_res_310_fu_13761_p1),
    .dout(mul_res_310_fu_13761_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U343(
    .din0(mul_res_311_fu_13779_p0),
    .din1(mul_res_311_fu_13779_p1),
    .dout(mul_res_311_fu_13779_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U344(
    .din0(mul_res_312_fu_13827_p0),
    .din1(mul_res_312_fu_13827_p1),
    .dout(mul_res_312_fu_13827_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U345(
    .din0(mul_res_313_fu_13845_p0),
    .din1(mul_res_313_fu_13845_p1),
    .dout(mul_res_313_fu_13845_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U346(
    .din0(mul_res_314_fu_13863_p0),
    .din1(mul_res_314_fu_13863_p1),
    .dout(mul_res_314_fu_13863_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U347(
    .din0(mul_res_315_fu_13881_p0),
    .din1(mul_res_315_fu_13881_p1),
    .dout(mul_res_315_fu_13881_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U348(
    .din0(mul_res_316_fu_13899_p0),
    .din1(mul_res_316_fu_13899_p1),
    .dout(mul_res_316_fu_13899_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U349(
    .din0(mul_res_317_fu_13917_p0),
    .din1(mul_res_317_fu_13917_p1),
    .dout(mul_res_317_fu_13917_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U350(
    .din0(mul_res_318_fu_13931_p0),
    .din1(mul_res_318_fu_13931_p1),
    .dout(mul_res_318_fu_13931_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U351(
    .din0(mul_res_319_fu_13949_p0),
    .din1(mul_res_319_fu_13949_p1),
    .dout(mul_res_319_fu_13949_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U352(
    .din0(mul_res_320_fu_13963_p0),
    .din1(mul_res_320_fu_13963_p1),
    .dout(mul_res_320_fu_13963_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U353(
    .din0(mul_res_321_fu_13977_p0),
    .din1(mul_res_321_fu_13977_p1),
    .dout(mul_res_321_fu_13977_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U354(
    .din0(mul_res_322_fu_13995_p0),
    .din1(mul_res_322_fu_13995_p1),
    .dout(mul_res_322_fu_13995_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U355(
    .din0(mul_res_323_fu_14013_p0),
    .din1(mul_res_323_fu_14013_p1),
    .dout(mul_res_323_fu_14013_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U356(
    .din0(mul_res_324_fu_14061_p0),
    .din1(mul_res_324_fu_14061_p1),
    .dout(mul_res_324_fu_14061_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U357(
    .din0(mul_res_325_fu_14079_p0),
    .din1(mul_res_325_fu_14079_p1),
    .dout(mul_res_325_fu_14079_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U358(
    .din0(mul_res_326_fu_14097_p0),
    .din1(mul_res_326_fu_14097_p1),
    .dout(mul_res_326_fu_14097_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U359(
    .din0(mul_res_327_fu_14115_p0),
    .din1(mul_res_327_fu_14115_p1),
    .dout(mul_res_327_fu_14115_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U360(
    .din0(mul_res_328_fu_14133_p0),
    .din1(mul_res_328_fu_14133_p1),
    .dout(mul_res_328_fu_14133_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U361(
    .din0(mul_res_329_fu_14151_p0),
    .din1(mul_res_329_fu_14151_p1),
    .dout(mul_res_329_fu_14151_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U362(
    .din0(mul_res_330_fu_14165_p0),
    .din1(mul_res_330_fu_14165_p1),
    .dout(mul_res_330_fu_14165_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U363(
    .din0(mul_res_331_fu_14183_p0),
    .din1(mul_res_331_fu_14183_p1),
    .dout(mul_res_331_fu_14183_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U364(
    .din0(mul_res_332_fu_14197_p0),
    .din1(mul_res_332_fu_14197_p1),
    .dout(mul_res_332_fu_14197_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U365(
    .din0(mul_res_333_fu_14211_p0),
    .din1(mul_res_333_fu_14211_p1),
    .dout(mul_res_333_fu_14211_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U366(
    .din0(mul_res_334_fu_14229_p0),
    .din1(mul_res_334_fu_14229_p1),
    .dout(mul_res_334_fu_14229_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U367(
    .din0(mul_res_335_fu_14247_p0),
    .din1(mul_res_335_fu_14247_p1),
    .dout(mul_res_335_fu_14247_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U368(
    .din0(mul_res_336_fu_14295_p0),
    .din1(mul_res_336_fu_14295_p1),
    .dout(mul_res_336_fu_14295_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U369(
    .din0(mul_res_337_fu_14313_p0),
    .din1(mul_res_337_fu_14313_p1),
    .dout(mul_res_337_fu_14313_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U370(
    .din0(mul_res_338_fu_14331_p0),
    .din1(mul_res_338_fu_14331_p1),
    .dout(mul_res_338_fu_14331_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U371(
    .din0(mul_res_339_fu_14349_p0),
    .din1(mul_res_339_fu_14349_p1),
    .dout(mul_res_339_fu_14349_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U372(
    .din0(mul_res_340_fu_14367_p0),
    .din1(mul_res_340_fu_14367_p1),
    .dout(mul_res_340_fu_14367_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U373(
    .din0(mul_res_341_fu_14385_p0),
    .din1(mul_res_341_fu_14385_p1),
    .dout(mul_res_341_fu_14385_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U374(
    .din0(mul_res_342_fu_14399_p0),
    .din1(mul_res_342_fu_14399_p1),
    .dout(mul_res_342_fu_14399_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U375(
    .din0(mul_res_343_fu_14417_p0),
    .din1(mul_res_343_fu_14417_p1),
    .dout(mul_res_343_fu_14417_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U376(
    .din0(mul_res_344_fu_14431_p0),
    .din1(mul_res_344_fu_14431_p1),
    .dout(mul_res_344_fu_14431_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U377(
    .din0(mul_res_345_fu_14445_p0),
    .din1(mul_res_345_fu_14445_p1),
    .dout(mul_res_345_fu_14445_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U378(
    .din0(mul_res_346_fu_14463_p0),
    .din1(mul_res_346_fu_14463_p1),
    .dout(mul_res_346_fu_14463_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U379(
    .din0(mul_res_347_fu_14481_p0),
    .din1(mul_res_347_fu_14481_p1),
    .dout(mul_res_347_fu_14481_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U380(
    .din0(mul_res_348_fu_14529_p0),
    .din1(mul_res_348_fu_14529_p1),
    .dout(mul_res_348_fu_14529_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U381(
    .din0(mul_res_349_fu_14547_p0),
    .din1(mul_res_349_fu_14547_p1),
    .dout(mul_res_349_fu_14547_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U382(
    .din0(mul_res_350_fu_14565_p0),
    .din1(mul_res_350_fu_14565_p1),
    .dout(mul_res_350_fu_14565_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U383(
    .din0(mul_res_351_fu_14583_p0),
    .din1(mul_res_351_fu_14583_p1),
    .dout(mul_res_351_fu_14583_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U384(
    .din0(mul_res_352_fu_14601_p0),
    .din1(mul_res_352_fu_14601_p1),
    .dout(mul_res_352_fu_14601_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U385(
    .din0(mul_res_353_fu_14619_p0),
    .din1(mul_res_353_fu_14619_p1),
    .dout(mul_res_353_fu_14619_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U386(
    .din0(mul_res_354_fu_14633_p0),
    .din1(mul_res_354_fu_14633_p1),
    .dout(mul_res_354_fu_14633_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U387(
    .din0(mul_res_355_fu_14651_p0),
    .din1(mul_res_355_fu_14651_p1),
    .dout(mul_res_355_fu_14651_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U388(
    .din0(mul_res_356_fu_14665_p0),
    .din1(mul_res_356_fu_14665_p1),
    .dout(mul_res_356_fu_14665_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U389(
    .din0(mul_res_357_fu_14679_p0),
    .din1(mul_res_357_fu_14679_p1),
    .dout(mul_res_357_fu_14679_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U390(
    .din0(mul_res_358_fu_14697_p0),
    .din1(mul_res_358_fu_14697_p1),
    .dout(mul_res_358_fu_14697_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U391(
    .din0(mul_res_359_fu_14715_p0),
    .din1(mul_res_359_fu_14715_p1),
    .dout(mul_res_359_fu_14715_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U392(
    .din0(mul_res_360_fu_14763_p0),
    .din1(mul_res_360_fu_14763_p1),
    .dout(mul_res_360_fu_14763_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U393(
    .din0(mul_res_361_fu_14781_p0),
    .din1(mul_res_361_fu_14781_p1),
    .dout(mul_res_361_fu_14781_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U394(
    .din0(mul_res_362_fu_14799_p0),
    .din1(mul_res_362_fu_14799_p1),
    .dout(mul_res_362_fu_14799_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U395(
    .din0(mul_res_363_fu_14817_p0),
    .din1(mul_res_363_fu_14817_p1),
    .dout(mul_res_363_fu_14817_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U396(
    .din0(mul_res_364_fu_14835_p0),
    .din1(mul_res_364_fu_14835_p1),
    .dout(mul_res_364_fu_14835_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U397(
    .din0(mul_res_365_fu_14853_p0),
    .din1(mul_res_365_fu_14853_p1),
    .dout(mul_res_365_fu_14853_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U398(
    .din0(mul_res_366_fu_14867_p0),
    .din1(mul_res_366_fu_14867_p1),
    .dout(mul_res_366_fu_14867_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U399(
    .din0(mul_res_367_fu_14885_p0),
    .din1(mul_res_367_fu_14885_p1),
    .dout(mul_res_367_fu_14885_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U400(
    .din0(mul_res_368_fu_14899_p0),
    .din1(mul_res_368_fu_14899_p1),
    .dout(mul_res_368_fu_14899_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U401(
    .din0(mul_res_369_fu_14913_p0),
    .din1(mul_res_369_fu_14913_p1),
    .dout(mul_res_369_fu_14913_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U402(
    .din0(mul_res_370_fu_14931_p0),
    .din1(mul_res_370_fu_14931_p1),
    .dout(mul_res_370_fu_14931_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U403(
    .din0(mul_res_371_fu_14949_p0),
    .din1(mul_res_371_fu_14949_p1),
    .dout(mul_res_371_fu_14949_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U404(
    .din0(mul_res_372_fu_14997_p0),
    .din1(mul_res_372_fu_14997_p1),
    .dout(mul_res_372_fu_14997_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U405(
    .din0(mul_res_373_fu_15015_p0),
    .din1(mul_res_373_fu_15015_p1),
    .dout(mul_res_373_fu_15015_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U406(
    .din0(mul_res_374_fu_15033_p0),
    .din1(mul_res_374_fu_15033_p1),
    .dout(mul_res_374_fu_15033_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U407(
    .din0(mul_res_375_fu_15051_p0),
    .din1(mul_res_375_fu_15051_p1),
    .dout(mul_res_375_fu_15051_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U408(
    .din0(mul_res_376_fu_15069_p0),
    .din1(mul_res_376_fu_15069_p1),
    .dout(mul_res_376_fu_15069_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U409(
    .din0(mul_res_377_fu_15087_p0),
    .din1(mul_res_377_fu_15087_p1),
    .dout(mul_res_377_fu_15087_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U410(
    .din0(mul_res_378_fu_15101_p0),
    .din1(mul_res_378_fu_15101_p1),
    .dout(mul_res_378_fu_15101_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U411(
    .din0(mul_res_379_fu_15119_p0),
    .din1(mul_res_379_fu_15119_p1),
    .dout(mul_res_379_fu_15119_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U412(
    .din0(mul_res_380_fu_15133_p0),
    .din1(mul_res_380_fu_15133_p1),
    .dout(mul_res_380_fu_15133_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U413(
    .din0(mul_res_381_fu_15147_p0),
    .din1(mul_res_381_fu_15147_p1),
    .dout(mul_res_381_fu_15147_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U414(
    .din0(mul_res_382_fu_15165_p0),
    .din1(mul_res_382_fu_15165_p1),
    .dout(mul_res_382_fu_15165_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U415(
    .din0(mul_res_383_fu_15183_p0),
    .din1(mul_res_383_fu_15183_p1),
    .dout(mul_res_383_fu_15183_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U416(
    .din0(mul_res_384_fu_15231_p0),
    .din1(mul_res_384_fu_15231_p1),
    .dout(mul_res_384_fu_15231_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U417(
    .din0(mul_res_385_fu_15249_p0),
    .din1(mul_res_385_fu_15249_p1),
    .dout(mul_res_385_fu_15249_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U418(
    .din0(mul_res_386_fu_15267_p0),
    .din1(mul_res_386_fu_15267_p1),
    .dout(mul_res_386_fu_15267_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U419(
    .din0(mul_res_387_fu_15285_p0),
    .din1(mul_res_387_fu_15285_p1),
    .dout(mul_res_387_fu_15285_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U420(
    .din0(mul_res_388_fu_15303_p0),
    .din1(mul_res_388_fu_15303_p1),
    .dout(mul_res_388_fu_15303_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U421(
    .din0(mul_res_389_fu_15321_p0),
    .din1(mul_res_389_fu_15321_p1),
    .dout(mul_res_389_fu_15321_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U422(
    .din0(mul_res_390_fu_15335_p0),
    .din1(mul_res_390_fu_15335_p1),
    .dout(mul_res_390_fu_15335_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U423(
    .din0(mul_res_391_fu_15353_p0),
    .din1(mul_res_391_fu_15353_p1),
    .dout(mul_res_391_fu_15353_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U424(
    .din0(mul_res_392_fu_15367_p0),
    .din1(mul_res_392_fu_15367_p1),
    .dout(mul_res_392_fu_15367_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U425(
    .din0(mul_res_393_fu_15381_p0),
    .din1(mul_res_393_fu_15381_p1),
    .dout(mul_res_393_fu_15381_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U426(
    .din0(mul_res_394_fu_15399_p0),
    .din1(mul_res_394_fu_15399_p1),
    .dout(mul_res_394_fu_15399_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U427(
    .din0(mul_res_395_fu_15417_p0),
    .din1(mul_res_395_fu_15417_p1),
    .dout(mul_res_395_fu_15417_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U428(
    .din0(mul_res_396_fu_15465_p0),
    .din1(mul_res_396_fu_15465_p1),
    .dout(mul_res_396_fu_15465_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U429(
    .din0(mul_res_397_fu_15483_p0),
    .din1(mul_res_397_fu_15483_p1),
    .dout(mul_res_397_fu_15483_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U430(
    .din0(mul_res_398_fu_15501_p0),
    .din1(mul_res_398_fu_15501_p1),
    .dout(mul_res_398_fu_15501_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U431(
    .din0(mul_res_399_fu_15519_p0),
    .din1(mul_res_399_fu_15519_p1),
    .dout(mul_res_399_fu_15519_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U432(
    .din0(mul_res_400_fu_15537_p0),
    .din1(mul_res_400_fu_15537_p1),
    .dout(mul_res_400_fu_15537_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U433(
    .din0(mul_res_401_fu_15555_p0),
    .din1(mul_res_401_fu_15555_p1),
    .dout(mul_res_401_fu_15555_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U434(
    .din0(mul_res_402_fu_15569_p0),
    .din1(mul_res_402_fu_15569_p1),
    .dout(mul_res_402_fu_15569_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U435(
    .din0(mul_res_403_fu_15587_p0),
    .din1(mul_res_403_fu_15587_p1),
    .dout(mul_res_403_fu_15587_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U436(
    .din0(mul_res_404_fu_15601_p0),
    .din1(mul_res_404_fu_15601_p1),
    .dout(mul_res_404_fu_15601_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U437(
    .din0(mul_res_405_fu_15615_p0),
    .din1(mul_res_405_fu_15615_p1),
    .dout(mul_res_405_fu_15615_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U438(
    .din0(mul_res_406_fu_15633_p0),
    .din1(mul_res_406_fu_15633_p1),
    .dout(mul_res_406_fu_15633_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U439(
    .din0(mul_res_407_fu_15651_p0),
    .din1(mul_res_407_fu_15651_p1),
    .dout(mul_res_407_fu_15651_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U440(
    .din0(mul_res_408_fu_15699_p0),
    .din1(mul_res_408_fu_15699_p1),
    .dout(mul_res_408_fu_15699_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U441(
    .din0(mul_res_409_fu_15717_p0),
    .din1(mul_res_409_fu_15717_p1),
    .dout(mul_res_409_fu_15717_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U442(
    .din0(mul_res_410_fu_15735_p0),
    .din1(mul_res_410_fu_15735_p1),
    .dout(mul_res_410_fu_15735_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U443(
    .din0(mul_res_411_fu_15753_p0),
    .din1(mul_res_411_fu_15753_p1),
    .dout(mul_res_411_fu_15753_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U444(
    .din0(mul_res_412_fu_15771_p0),
    .din1(mul_res_412_fu_15771_p1),
    .dout(mul_res_412_fu_15771_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U445(
    .din0(mul_res_413_fu_15789_p0),
    .din1(mul_res_413_fu_15789_p1),
    .dout(mul_res_413_fu_15789_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U446(
    .din0(mul_res_414_fu_15803_p0),
    .din1(mul_res_414_fu_15803_p1),
    .dout(mul_res_414_fu_15803_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U447(
    .din0(mul_res_415_fu_15821_p0),
    .din1(mul_res_415_fu_15821_p1),
    .dout(mul_res_415_fu_15821_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U448(
    .din0(mul_res_416_fu_15835_p0),
    .din1(mul_res_416_fu_15835_p1),
    .dout(mul_res_416_fu_15835_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U449(
    .din0(mul_res_417_fu_15849_p0),
    .din1(mul_res_417_fu_15849_p1),
    .dout(mul_res_417_fu_15849_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U450(
    .din0(mul_res_418_fu_15867_p0),
    .din1(mul_res_418_fu_15867_p1),
    .dout(mul_res_418_fu_15867_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U451(
    .din0(mul_res_419_fu_15885_p0),
    .din1(mul_res_419_fu_15885_p1),
    .dout(mul_res_419_fu_15885_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U452(
    .din0(mul_res_420_fu_15933_p0),
    .din1(mul_res_420_fu_15933_p1),
    .dout(mul_res_420_fu_15933_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U453(
    .din0(mul_res_421_fu_15951_p0),
    .din1(mul_res_421_fu_15951_p1),
    .dout(mul_res_421_fu_15951_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U454(
    .din0(mul_res_422_fu_15969_p0),
    .din1(mul_res_422_fu_15969_p1),
    .dout(mul_res_422_fu_15969_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U455(
    .din0(mul_res_423_fu_15987_p0),
    .din1(mul_res_423_fu_15987_p1),
    .dout(mul_res_423_fu_15987_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U456(
    .din0(mul_res_424_fu_16005_p0),
    .din1(mul_res_424_fu_16005_p1),
    .dout(mul_res_424_fu_16005_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U457(
    .din0(mul_res_425_fu_16023_p0),
    .din1(mul_res_425_fu_16023_p1),
    .dout(mul_res_425_fu_16023_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U458(
    .din0(mul_res_426_fu_16037_p0),
    .din1(mul_res_426_fu_16037_p1),
    .dout(mul_res_426_fu_16037_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U459(
    .din0(mul_res_427_fu_16055_p0),
    .din1(mul_res_427_fu_16055_p1),
    .dout(mul_res_427_fu_16055_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U460(
    .din0(mul_res_428_fu_16069_p0),
    .din1(mul_res_428_fu_16069_p1),
    .dout(mul_res_428_fu_16069_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U461(
    .din0(mul_res_429_fu_16083_p0),
    .din1(mul_res_429_fu_16083_p1),
    .dout(mul_res_429_fu_16083_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U462(
    .din0(mul_res_430_fu_16101_p0),
    .din1(mul_res_430_fu_16101_p1),
    .dout(mul_res_430_fu_16101_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U463(
    .din0(mul_res_431_fu_16119_p0),
    .din1(mul_res_431_fu_16119_p1),
    .dout(mul_res_431_fu_16119_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U464(
    .din0(mul_res_432_fu_16167_p0),
    .din1(mul_res_432_fu_16167_p1),
    .dout(mul_res_432_fu_16167_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U465(
    .din0(mul_res_433_fu_16185_p0),
    .din1(mul_res_433_fu_16185_p1),
    .dout(mul_res_433_fu_16185_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U466(
    .din0(mul_res_434_fu_16203_p0),
    .din1(mul_res_434_fu_16203_p1),
    .dout(mul_res_434_fu_16203_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U467(
    .din0(mul_res_435_fu_16221_p0),
    .din1(mul_res_435_fu_16221_p1),
    .dout(mul_res_435_fu_16221_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U468(
    .din0(mul_res_436_fu_16239_p0),
    .din1(mul_res_436_fu_16239_p1),
    .dout(mul_res_436_fu_16239_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U469(
    .din0(mul_res_437_fu_16257_p0),
    .din1(mul_res_437_fu_16257_p1),
    .dout(mul_res_437_fu_16257_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U470(
    .din0(mul_res_438_fu_16271_p0),
    .din1(mul_res_438_fu_16271_p1),
    .dout(mul_res_438_fu_16271_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U471(
    .din0(mul_res_439_fu_16289_p0),
    .din1(mul_res_439_fu_16289_p1),
    .dout(mul_res_439_fu_16289_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U472(
    .din0(mul_res_440_fu_16303_p0),
    .din1(mul_res_440_fu_16303_p1),
    .dout(mul_res_440_fu_16303_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U473(
    .din0(mul_res_441_fu_16317_p0),
    .din1(mul_res_441_fu_16317_p1),
    .dout(mul_res_441_fu_16317_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U474(
    .din0(mul_res_442_fu_16335_p0),
    .din1(mul_res_442_fu_16335_p1),
    .dout(mul_res_442_fu_16335_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U475(
    .din0(mul_res_443_fu_16353_p0),
    .din1(mul_res_443_fu_16353_p1),
    .dout(mul_res_443_fu_16353_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U476(
    .din0(mul_res_444_fu_16401_p0),
    .din1(mul_res_444_fu_16401_p1),
    .dout(mul_res_444_fu_16401_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U477(
    .din0(mul_res_445_fu_16419_p0),
    .din1(mul_res_445_fu_16419_p1),
    .dout(mul_res_445_fu_16419_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U478(
    .din0(mul_res_446_fu_16437_p0),
    .din1(mul_res_446_fu_16437_p1),
    .dout(mul_res_446_fu_16437_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U479(
    .din0(mul_res_447_fu_16455_p0),
    .din1(mul_res_447_fu_16455_p1),
    .dout(mul_res_447_fu_16455_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U480(
    .din0(mul_res_448_fu_16473_p0),
    .din1(mul_res_448_fu_16473_p1),
    .dout(mul_res_448_fu_16473_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U481(
    .din0(mul_res_449_fu_16491_p0),
    .din1(mul_res_449_fu_16491_p1),
    .dout(mul_res_449_fu_16491_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U482(
    .din0(mul_res_450_fu_16505_p0),
    .din1(mul_res_450_fu_16505_p1),
    .dout(mul_res_450_fu_16505_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U483(
    .din0(mul_res_451_fu_16523_p0),
    .din1(mul_res_451_fu_16523_p1),
    .dout(mul_res_451_fu_16523_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U484(
    .din0(mul_res_452_fu_16537_p0),
    .din1(mul_res_452_fu_16537_p1),
    .dout(mul_res_452_fu_16537_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U485(
    .din0(mul_res_453_fu_16551_p0),
    .din1(mul_res_453_fu_16551_p1),
    .dout(mul_res_453_fu_16551_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U486(
    .din0(mul_res_454_fu_16569_p0),
    .din1(mul_res_454_fu_16569_p1),
    .dout(mul_res_454_fu_16569_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U487(
    .din0(mul_res_455_fu_16587_p0),
    .din1(mul_res_455_fu_16587_p1),
    .dout(mul_res_455_fu_16587_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U488(
    .din0(mul_res_456_fu_16635_p0),
    .din1(mul_res_456_fu_16635_p1),
    .dout(mul_res_456_fu_16635_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U489(
    .din0(mul_res_457_fu_16653_p0),
    .din1(mul_res_457_fu_16653_p1),
    .dout(mul_res_457_fu_16653_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U490(
    .din0(mul_res_458_fu_16671_p0),
    .din1(mul_res_458_fu_16671_p1),
    .dout(mul_res_458_fu_16671_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U491(
    .din0(mul_res_459_fu_16689_p0),
    .din1(mul_res_459_fu_16689_p1),
    .dout(mul_res_459_fu_16689_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U492(
    .din0(mul_res_460_fu_16707_p0),
    .din1(mul_res_460_fu_16707_p1),
    .dout(mul_res_460_fu_16707_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U493(
    .din0(mul_res_461_fu_16725_p0),
    .din1(mul_res_461_fu_16725_p1),
    .dout(mul_res_461_fu_16725_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U494(
    .din0(mul_res_462_fu_16739_p0),
    .din1(mul_res_462_fu_16739_p1),
    .dout(mul_res_462_fu_16739_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U495(
    .din0(mul_res_463_fu_16757_p0),
    .din1(mul_res_463_fu_16757_p1),
    .dout(mul_res_463_fu_16757_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U496(
    .din0(mul_res_464_fu_16771_p0),
    .din1(mul_res_464_fu_16771_p1),
    .dout(mul_res_464_fu_16771_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U497(
    .din0(mul_res_465_fu_16785_p0),
    .din1(mul_res_465_fu_16785_p1),
    .dout(mul_res_465_fu_16785_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U498(
    .din0(mul_res_466_fu_16803_p0),
    .din1(mul_res_466_fu_16803_p1),
    .dout(mul_res_466_fu_16803_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U499(
    .din0(mul_res_467_fu_16821_p0),
    .din1(mul_res_467_fu_16821_p1),
    .dout(mul_res_467_fu_16821_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U500(
    .din0(mul_res_468_fu_16869_p0),
    .din1(mul_res_468_fu_16869_p1),
    .dout(mul_res_468_fu_16869_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U501(
    .din0(mul_res_469_fu_16887_p0),
    .din1(mul_res_469_fu_16887_p1),
    .dout(mul_res_469_fu_16887_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U502(
    .din0(mul_res_470_fu_16905_p0),
    .din1(mul_res_470_fu_16905_p1),
    .dout(mul_res_470_fu_16905_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U503(
    .din0(mul_res_471_fu_16923_p0),
    .din1(mul_res_471_fu_16923_p1),
    .dout(mul_res_471_fu_16923_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U504(
    .din0(mul_res_472_fu_16941_p0),
    .din1(mul_res_472_fu_16941_p1),
    .dout(mul_res_472_fu_16941_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U505(
    .din0(mul_res_473_fu_16959_p0),
    .din1(mul_res_473_fu_16959_p1),
    .dout(mul_res_473_fu_16959_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U506(
    .din0(mul_res_474_fu_16973_p0),
    .din1(mul_res_474_fu_16973_p1),
    .dout(mul_res_474_fu_16973_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U507(
    .din0(mul_res_475_fu_16991_p0),
    .din1(mul_res_475_fu_16991_p1),
    .dout(mul_res_475_fu_16991_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U508(
    .din0(mul_res_476_fu_17005_p0),
    .din1(mul_res_476_fu_17005_p1),
    .dout(mul_res_476_fu_17005_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U509(
    .din0(mul_res_477_fu_17019_p0),
    .din1(mul_res_477_fu_17019_p1),
    .dout(mul_res_477_fu_17019_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U510(
    .din0(mul_res_478_fu_17037_p0),
    .din1(mul_res_478_fu_17037_p1),
    .dout(mul_res_478_fu_17037_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U511(
    .din0(mul_res_479_fu_17055_p0),
    .din1(mul_res_479_fu_17055_p1),
    .dout(mul_res_479_fu_17055_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U512(
    .din0(mul_res_480_fu_17103_p0),
    .din1(mul_res_480_fu_17103_p1),
    .dout(mul_res_480_fu_17103_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U513(
    .din0(mul_res_481_fu_17121_p0),
    .din1(mul_res_481_fu_17121_p1),
    .dout(mul_res_481_fu_17121_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U514(
    .din0(mul_res_482_fu_17139_p0),
    .din1(mul_res_482_fu_17139_p1),
    .dout(mul_res_482_fu_17139_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U515(
    .din0(mul_res_483_fu_17157_p0),
    .din1(mul_res_483_fu_17157_p1),
    .dout(mul_res_483_fu_17157_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U516(
    .din0(mul_res_484_fu_17175_p0),
    .din1(mul_res_484_fu_17175_p1),
    .dout(mul_res_484_fu_17175_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U517(
    .din0(mul_res_485_fu_17193_p0),
    .din1(mul_res_485_fu_17193_p1),
    .dout(mul_res_485_fu_17193_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U518(
    .din0(mul_res_486_fu_17207_p0),
    .din1(mul_res_486_fu_17207_p1),
    .dout(mul_res_486_fu_17207_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U519(
    .din0(mul_res_487_fu_17225_p0),
    .din1(mul_res_487_fu_17225_p1),
    .dout(mul_res_487_fu_17225_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U520(
    .din0(mul_res_488_fu_17239_p0),
    .din1(mul_res_488_fu_17239_p1),
    .dout(mul_res_488_fu_17239_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U521(
    .din0(mul_res_489_fu_17253_p0),
    .din1(mul_res_489_fu_17253_p1),
    .dout(mul_res_489_fu_17253_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U522(
    .din0(mul_res_490_fu_17271_p0),
    .din1(mul_res_490_fu_17271_p1),
    .dout(mul_res_490_fu_17271_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U523(
    .din0(mul_res_491_fu_17289_p0),
    .din1(mul_res_491_fu_17289_p1),
    .dout(mul_res_491_fu_17289_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U524(
    .din0(mul_res_492_fu_17337_p0),
    .din1(mul_res_492_fu_17337_p1),
    .dout(mul_res_492_fu_17337_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U525(
    .din0(mul_res_493_fu_17355_p0),
    .din1(mul_res_493_fu_17355_p1),
    .dout(mul_res_493_fu_17355_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U526(
    .din0(mul_res_494_fu_17373_p0),
    .din1(mul_res_494_fu_17373_p1),
    .dout(mul_res_494_fu_17373_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U527(
    .din0(mul_res_495_fu_17391_p0),
    .din1(mul_res_495_fu_17391_p1),
    .dout(mul_res_495_fu_17391_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U528(
    .din0(mul_res_496_fu_17409_p0),
    .din1(mul_res_496_fu_17409_p1),
    .dout(mul_res_496_fu_17409_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U529(
    .din0(mul_res_497_fu_17427_p0),
    .din1(mul_res_497_fu_17427_p1),
    .dout(mul_res_497_fu_17427_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U530(
    .din0(mul_res_498_fu_17441_p0),
    .din1(mul_res_498_fu_17441_p1),
    .dout(mul_res_498_fu_17441_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U531(
    .din0(mul_res_499_fu_17459_p0),
    .din1(mul_res_499_fu_17459_p1),
    .dout(mul_res_499_fu_17459_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U532(
    .din0(mul_res_500_fu_17473_p0),
    .din1(mul_res_500_fu_17473_p1),
    .dout(mul_res_500_fu_17473_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U533(
    .din0(mul_res_501_fu_17487_p0),
    .din1(mul_res_501_fu_17487_p1),
    .dout(mul_res_501_fu_17487_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U534(
    .din0(mul_res_502_fu_17505_p0),
    .din1(mul_res_502_fu_17505_p1),
    .dout(mul_res_502_fu_17505_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U535(
    .din0(mul_res_503_fu_17523_p0),
    .din1(mul_res_503_fu_17523_p1),
    .dout(mul_res_503_fu_17523_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U536(
    .din0(mul_res_504_fu_17571_p0),
    .din1(mul_res_504_fu_17571_p1),
    .dout(mul_res_504_fu_17571_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U537(
    .din0(mul_res_505_fu_17589_p0),
    .din1(mul_res_505_fu_17589_p1),
    .dout(mul_res_505_fu_17589_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U538(
    .din0(mul_res_506_fu_17607_p0),
    .din1(mul_res_506_fu_17607_p1),
    .dout(mul_res_506_fu_17607_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U539(
    .din0(mul_res_507_fu_17625_p0),
    .din1(mul_res_507_fu_17625_p1),
    .dout(mul_res_507_fu_17625_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U540(
    .din0(mul_res_508_fu_17643_p0),
    .din1(mul_res_508_fu_17643_p1),
    .dout(mul_res_508_fu_17643_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U541(
    .din0(mul_res_509_fu_17661_p0),
    .din1(mul_res_509_fu_17661_p1),
    .dout(mul_res_509_fu_17661_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U542(
    .din0(mul_res_510_fu_17675_p0),
    .din1(mul_res_510_fu_17675_p1),
    .dout(mul_res_510_fu_17675_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U543(
    .din0(mul_res_511_fu_17693_p0),
    .din1(mul_res_511_fu_17693_p1),
    .dout(mul_res_511_fu_17693_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U544(
    .din0(mul_res_512_fu_17707_p0),
    .din1(mul_res_512_fu_17707_p1),
    .dout(mul_res_512_fu_17707_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U545(
    .din0(mul_res_513_fu_17721_p0),
    .din1(mul_res_513_fu_17721_p1),
    .dout(mul_res_513_fu_17721_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U546(
    .din0(mul_res_514_fu_17739_p0),
    .din1(mul_res_514_fu_17739_p1),
    .dout(mul_res_514_fu_17739_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U547(
    .din0(mul_res_515_fu_17757_p0),
    .din1(mul_res_515_fu_17757_p1),
    .dout(mul_res_515_fu_17757_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U548(
    .din0(mul_res_516_fu_17805_p0),
    .din1(mul_res_516_fu_17805_p1),
    .dout(mul_res_516_fu_17805_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U549(
    .din0(mul_res_517_fu_17823_p0),
    .din1(mul_res_517_fu_17823_p1),
    .dout(mul_res_517_fu_17823_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U550(
    .din0(mul_res_518_fu_17841_p0),
    .din1(mul_res_518_fu_17841_p1),
    .dout(mul_res_518_fu_17841_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U551(
    .din0(mul_res_519_fu_17859_p0),
    .din1(mul_res_519_fu_17859_p1),
    .dout(mul_res_519_fu_17859_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U552(
    .din0(mul_res_520_fu_17877_p0),
    .din1(mul_res_520_fu_17877_p1),
    .dout(mul_res_520_fu_17877_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U553(
    .din0(mul_res_521_fu_17895_p0),
    .din1(mul_res_521_fu_17895_p1),
    .dout(mul_res_521_fu_17895_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U554(
    .din0(mul_res_522_fu_17909_p0),
    .din1(mul_res_522_fu_17909_p1),
    .dout(mul_res_522_fu_17909_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U555(
    .din0(mul_res_523_fu_17927_p0),
    .din1(mul_res_523_fu_17927_p1),
    .dout(mul_res_523_fu_17927_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U556(
    .din0(mul_res_524_fu_17941_p0),
    .din1(mul_res_524_fu_17941_p1),
    .dout(mul_res_524_fu_17941_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U557(
    .din0(mul_res_525_fu_17955_p0),
    .din1(mul_res_525_fu_17955_p1),
    .dout(mul_res_525_fu_17955_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U558(
    .din0(mul_res_526_fu_17973_p0),
    .din1(mul_res_526_fu_17973_p1),
    .dout(mul_res_526_fu_17973_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U559(
    .din0(mul_res_527_fu_17991_p0),
    .din1(mul_res_527_fu_17991_p1),
    .dout(mul_res_527_fu_17991_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U560(
    .din0(mul_res_528_fu_18039_p0),
    .din1(mul_res_528_fu_18039_p1),
    .dout(mul_res_528_fu_18039_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U561(
    .din0(mul_res_529_fu_18057_p0),
    .din1(mul_res_529_fu_18057_p1),
    .dout(mul_res_529_fu_18057_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U562(
    .din0(mul_res_530_fu_18075_p0),
    .din1(mul_res_530_fu_18075_p1),
    .dout(mul_res_530_fu_18075_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U563(
    .din0(mul_res_531_fu_18093_p0),
    .din1(mul_res_531_fu_18093_p1),
    .dout(mul_res_531_fu_18093_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U564(
    .din0(mul_res_532_fu_18111_p0),
    .din1(mul_res_532_fu_18111_p1),
    .dout(mul_res_532_fu_18111_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U565(
    .din0(mul_res_533_fu_18129_p0),
    .din1(mul_res_533_fu_18129_p1),
    .dout(mul_res_533_fu_18129_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U566(
    .din0(mul_res_534_fu_18143_p0),
    .din1(mul_res_534_fu_18143_p1),
    .dout(mul_res_534_fu_18143_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U567(
    .din0(mul_res_535_fu_18161_p0),
    .din1(mul_res_535_fu_18161_p1),
    .dout(mul_res_535_fu_18161_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U568(
    .din0(mul_res_536_fu_18175_p0),
    .din1(mul_res_536_fu_18175_p1),
    .dout(mul_res_536_fu_18175_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U569(
    .din0(mul_res_537_fu_18189_p0),
    .din1(mul_res_537_fu_18189_p1),
    .dout(mul_res_537_fu_18189_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U570(
    .din0(mul_res_538_fu_18207_p0),
    .din1(mul_res_538_fu_18207_p1),
    .dout(mul_res_538_fu_18207_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U571(
    .din0(mul_res_539_fu_18225_p0),
    .din1(mul_res_539_fu_18225_p1),
    .dout(mul_res_539_fu_18225_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U572(
    .din0(mul_res_540_fu_18273_p0),
    .din1(mul_res_540_fu_18273_p1),
    .dout(mul_res_540_fu_18273_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U573(
    .din0(mul_res_541_fu_18291_p0),
    .din1(mul_res_541_fu_18291_p1),
    .dout(mul_res_541_fu_18291_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U574(
    .din0(mul_res_542_fu_18309_p0),
    .din1(mul_res_542_fu_18309_p1),
    .dout(mul_res_542_fu_18309_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U575(
    .din0(mul_res_543_fu_18327_p0),
    .din1(mul_res_543_fu_18327_p1),
    .dout(mul_res_543_fu_18327_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U576(
    .din0(mul_res_544_fu_18345_p0),
    .din1(mul_res_544_fu_18345_p1),
    .dout(mul_res_544_fu_18345_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U577(
    .din0(mul_res_545_fu_18363_p0),
    .din1(mul_res_545_fu_18363_p1),
    .dout(mul_res_545_fu_18363_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U578(
    .din0(mul_res_546_fu_18377_p0),
    .din1(mul_res_546_fu_18377_p1),
    .dout(mul_res_546_fu_18377_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U579(
    .din0(mul_res_547_fu_18395_p0),
    .din1(mul_res_547_fu_18395_p1),
    .dout(mul_res_547_fu_18395_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U580(
    .din0(mul_res_548_fu_18409_p0),
    .din1(mul_res_548_fu_18409_p1),
    .dout(mul_res_548_fu_18409_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U581(
    .din0(mul_res_549_fu_18423_p0),
    .din1(mul_res_549_fu_18423_p1),
    .dout(mul_res_549_fu_18423_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U582(
    .din0(mul_res_550_fu_18441_p0),
    .din1(mul_res_550_fu_18441_p1),
    .dout(mul_res_550_fu_18441_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U583(
    .din0(mul_res_551_fu_18459_p0),
    .din1(mul_res_551_fu_18459_p1),
    .dout(mul_res_551_fu_18459_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U584(
    .din0(mul_res_552_fu_18507_p0),
    .din1(mul_res_552_fu_18507_p1),
    .dout(mul_res_552_fu_18507_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U585(
    .din0(mul_res_553_fu_18525_p0),
    .din1(mul_res_553_fu_18525_p1),
    .dout(mul_res_553_fu_18525_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U586(
    .din0(mul_res_554_fu_18543_p0),
    .din1(mul_res_554_fu_18543_p1),
    .dout(mul_res_554_fu_18543_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U587(
    .din0(mul_res_555_fu_18561_p0),
    .din1(mul_res_555_fu_18561_p1),
    .dout(mul_res_555_fu_18561_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U588(
    .din0(mul_res_556_fu_18579_p0),
    .din1(mul_res_556_fu_18579_p1),
    .dout(mul_res_556_fu_18579_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U589(
    .din0(mul_res_557_fu_18597_p0),
    .din1(mul_res_557_fu_18597_p1),
    .dout(mul_res_557_fu_18597_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U590(
    .din0(mul_res_558_fu_18611_p0),
    .din1(mul_res_558_fu_18611_p1),
    .dout(mul_res_558_fu_18611_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U591(
    .din0(mul_res_559_fu_18629_p0),
    .din1(mul_res_559_fu_18629_p1),
    .dout(mul_res_559_fu_18629_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U592(
    .din0(mul_res_560_fu_18643_p0),
    .din1(mul_res_560_fu_18643_p1),
    .dout(mul_res_560_fu_18643_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U593(
    .din0(mul_res_561_fu_18657_p0),
    .din1(mul_res_561_fu_18657_p1),
    .dout(mul_res_561_fu_18657_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U594(
    .din0(mul_res_562_fu_18675_p0),
    .din1(mul_res_562_fu_18675_p1),
    .dout(mul_res_562_fu_18675_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U595(
    .din0(mul_res_563_fu_18693_p0),
    .din1(mul_res_563_fu_18693_p1),
    .dout(mul_res_563_fu_18693_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U596(
    .din0(mul_res_564_fu_18741_p0),
    .din1(mul_res_564_fu_18741_p1),
    .dout(mul_res_564_fu_18741_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U597(
    .din0(mul_res_565_fu_18759_p0),
    .din1(mul_res_565_fu_18759_p1),
    .dout(mul_res_565_fu_18759_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U598(
    .din0(mul_res_566_fu_18777_p0),
    .din1(mul_res_566_fu_18777_p1),
    .dout(mul_res_566_fu_18777_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U599(
    .din0(mul_res_567_fu_18795_p0),
    .din1(mul_res_567_fu_18795_p1),
    .dout(mul_res_567_fu_18795_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U600(
    .din0(mul_res_568_fu_18813_p0),
    .din1(mul_res_568_fu_18813_p1),
    .dout(mul_res_568_fu_18813_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U601(
    .din0(mul_res_569_fu_18831_p0),
    .din1(mul_res_569_fu_18831_p1),
    .dout(mul_res_569_fu_18831_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U602(
    .din0(mul_res_570_fu_18845_p0),
    .din1(mul_res_570_fu_18845_p1),
    .dout(mul_res_570_fu_18845_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U603(
    .din0(mul_res_571_fu_18863_p0),
    .din1(mul_res_571_fu_18863_p1),
    .dout(mul_res_571_fu_18863_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U604(
    .din0(mul_res_572_fu_18877_p0),
    .din1(mul_res_572_fu_18877_p1),
    .dout(mul_res_572_fu_18877_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U605(
    .din0(mul_res_573_fu_18891_p0),
    .din1(mul_res_573_fu_18891_p1),
    .dout(mul_res_573_fu_18891_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U606(
    .din0(mul_res_574_fu_18909_p0),
    .din1(mul_res_574_fu_18909_p1),
    .dout(mul_res_574_fu_18909_p2)
);

MLP0_mul_3s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_3s_3s_6_1_1_U607(
    .din0(mul_res_575_fu_18927_p0),
    .din1(mul_res_575_fu_18927_p1),
    .dout(mul_res_575_fu_18927_p2)
);

MLP0_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1234)) begin
        cit_fu_2424 <= add_ln122_fu_2854_p2;
    end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_1234)) begin
    cot_fu_2620 <= select_ln121_1_fu_2842_p3;
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_1402)) begin
    if ((icmp_ln120_fu_2737_p2 == 1'd0)) begin
        indvar_flatten107_fu_2628 <= add_ln120_fu_2731_p2;
    end else if ((ap_loop_init == 1'b1)) begin
        indvar_flatten107_fu_2628 <= 16'd0;
    end
end
end

always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_1402)) begin
    if ((icmp_ln120_fu_2737_p2 == 1'd0)) begin
        indvar_flatten_fu_2624 <= select_ln121_2_fu_2755_p3;
    end else if ((ap_loop_init == 1'b1)) begin
        indvar_flatten_fu_2624 <= 11'd0;
    end
end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln153_102_reg_24360 <= add_ln153_102_fu_7243_p2;
        add_ln153_103_reg_24365 <= add_ln153_103_fu_7249_p2;
        add_ln153_104_reg_24370 <= add_ln153_104_fu_7255_p2;
        add_ln153_107_reg_25770 <= add_ln153_107_fu_19983_p2;
        add_ln153_108_reg_24375 <= add_ln153_108_fu_7645_p2;
        add_ln153_111_reg_24380 <= add_ln153_111_fu_7657_p2;
        add_ln153_114_reg_24385 <= add_ln153_114_fu_7669_p2;
        add_ln153_115_reg_24390 <= add_ln153_115_fu_7675_p2;
        add_ln153_116_reg_24395 <= add_ln153_116_fu_7681_p2;
        add_ln153_119_reg_25775 <= add_ln153_119_fu_20032_p2;
        add_ln153_11_reg_25730 <= add_ln153_11_fu_19591_p2;
        add_ln153_120_reg_24415 <= add_ln153_120_fu_8059_p2;
        add_ln153_126_reg_24420 <= add_ln153_126_fu_8071_p2;
        add_ln153_127_reg_24425 <= add_ln153_127_fu_8077_p2;
        add_ln153_128_reg_24430 <= add_ln153_128_fu_8083_p2;
        add_ln153_12_reg_24175 <= add_ln153_12_fu_4237_p2;
        add_ln153_131_reg_25780 <= add_ln153_131_fu_20103_p2;
        add_ln153_132_reg_24450 <= add_ln153_132_fu_8461_p2;
        add_ln153_138_reg_24455 <= add_ln153_138_fu_8473_p2;
        add_ln153_139_reg_24460 <= add_ln153_139_fu_8479_p2;
        add_ln153_140_reg_24465 <= add_ln153_140_fu_8485_p2;
        add_ln153_143_reg_25785 <= add_ln153_143_fu_20174_p2;
        add_ln153_144_reg_24485 <= add_ln153_144_fu_8863_p2;
        add_ln153_150_reg_24490 <= add_ln153_150_fu_8875_p2;
        add_ln153_151_reg_24495 <= add_ln153_151_fu_8881_p2;
        add_ln153_152_reg_24500 <= add_ln153_152_fu_8887_p2;
        add_ln153_155_reg_25790 <= add_ln153_155_fu_20245_p2;
        add_ln153_156_reg_24520 <= add_ln153_156_fu_9265_p2;
        add_ln153_15_reg_24180 <= add_ln153_15_fu_4249_p2;
        add_ln153_162_reg_24525 <= add_ln153_162_fu_9277_p2;
        add_ln153_163_reg_24530 <= add_ln153_163_fu_9283_p2;
        add_ln153_164_reg_24535 <= add_ln153_164_fu_9289_p2;
        add_ln153_167_reg_25795 <= add_ln153_167_fu_20316_p2;
        add_ln153_168_reg_24555 <= add_ln153_168_fu_9667_p2;
        add_ln153_174_reg_24560 <= add_ln153_174_fu_9679_p2;
        add_ln153_175_reg_24565 <= add_ln153_175_fu_9685_p2;
        add_ln153_176_reg_24570 <= add_ln153_176_fu_9691_p2;
        add_ln153_179_reg_25800 <= add_ln153_179_fu_20387_p2;
        add_ln153_180_reg_24590 <= add_ln153_180_fu_10069_p2;
        add_ln153_186_reg_24595 <= add_ln153_186_fu_10081_p2;
        add_ln153_187_reg_24600 <= add_ln153_187_fu_10087_p2;
        add_ln153_188_reg_24605 <= add_ln153_188_fu_10093_p2;
        add_ln153_18_reg_24185 <= add_ln153_18_fu_4261_p2;
        add_ln153_191_reg_25805 <= add_ln153_191_fu_20458_p2;
        add_ln153_192_reg_24625 <= add_ln153_192_fu_10471_p2;
        add_ln153_198_reg_24630 <= add_ln153_198_fu_10483_p2;
        add_ln153_199_reg_24635 <= add_ln153_199_fu_10489_p2;
        add_ln153_19_reg_24190 <= add_ln153_19_fu_4267_p2;
        add_ln153_200_reg_24640 <= add_ln153_200_fu_10495_p2;
        add_ln153_203_reg_25810 <= add_ln153_203_fu_20529_p2;
        add_ln153_204_reg_24660 <= add_ln153_204_fu_10873_p2;
        add_ln153_20_reg_24195 <= add_ln153_20_fu_4273_p2;
        add_ln153_210_reg_24665 <= add_ln153_210_fu_10885_p2;
        add_ln153_211_reg_24670 <= add_ln153_211_fu_10891_p2;
        add_ln153_212_reg_24675 <= add_ln153_212_fu_10897_p2;
        add_ln153_215_reg_25815 <= add_ln153_215_fu_20600_p2;
        add_ln153_216_reg_24695 <= add_ln153_216_fu_11275_p2;
        add_ln153_222_reg_24700 <= add_ln153_222_fu_11287_p2;
        add_ln153_223_reg_24705 <= add_ln153_223_fu_11293_p2;
        add_ln153_224_reg_24710 <= add_ln153_224_fu_11299_p2;
        add_ln153_227_reg_25820 <= add_ln153_227_fu_20671_p2;
        add_ln153_228_reg_24730 <= add_ln153_228_fu_11677_p2;
        add_ln153_234_reg_24735 <= add_ln153_234_fu_11689_p2;
        add_ln153_235_reg_24740 <= add_ln153_235_fu_11695_p2;
        add_ln153_236_reg_24745 <= add_ln153_236_fu_11701_p2;
        add_ln153_239_reg_25825 <= add_ln153_239_fu_20742_p2;
        add_ln153_23_reg_25735 <= add_ln153_23_fu_19640_p2;
        add_ln153_240_reg_24765 <= add_ln153_240_fu_12079_p2;
        add_ln153_246_reg_24770 <= add_ln153_246_fu_12091_p2;
        add_ln153_247_reg_24775 <= add_ln153_247_fu_12097_p2;
        add_ln153_248_reg_24780 <= add_ln153_248_fu_12103_p2;
        add_ln153_24_reg_24200 <= add_ln153_24_fu_4663_p2;
        add_ln153_251_reg_25830 <= add_ln153_251_fu_20813_p2;
        add_ln153_252_reg_24800 <= add_ln153_252_fu_12481_p2;
        add_ln153_258_reg_24805 <= add_ln153_258_fu_12493_p2;
        add_ln153_259_reg_24810 <= add_ln153_259_fu_12499_p2;
        add_ln153_260_reg_24815 <= add_ln153_260_fu_12505_p2;
        add_ln153_263_reg_25835 <= add_ln153_263_fu_20884_p2;
        add_ln153_264_reg_24835 <= add_ln153_264_fu_12883_p2;
        add_ln153_270_reg_24840 <= add_ln153_270_fu_12895_p2;
        add_ln153_271_reg_24845 <= add_ln153_271_fu_12901_p2;
        add_ln153_272_reg_24850 <= add_ln153_272_fu_12907_p2;
        add_ln153_275_reg_25840 <= add_ln153_275_fu_20955_p2;
        add_ln153_276_reg_24870 <= add_ln153_276_fu_13285_p2;
        add_ln153_27_reg_24205 <= add_ln153_27_fu_4675_p2;
        add_ln153_282_reg_24875 <= add_ln153_282_fu_13297_p2;
        add_ln153_283_reg_24880 <= add_ln153_283_fu_13303_p2;
        add_ln153_284_reg_24885 <= add_ln153_284_fu_13309_p2;
        add_ln153_287_reg_25845 <= add_ln153_287_fu_21026_p2;
        add_ln153_288_reg_24905 <= add_ln153_288_fu_13555_p2;
        add_ln153_294_reg_24910 <= add_ln153_294_fu_13567_p2;
        add_ln153_295_reg_24915 <= add_ln153_295_fu_13573_p2;
        add_ln153_296_reg_24920 <= add_ln153_296_fu_13579_p2;
        add_ln153_299_reg_25850 <= add_ln153_299_fu_21097_p2;
        add_ln153_300_reg_24940 <= add_ln153_300_fu_13789_p2;
        add_ln153_306_reg_24945 <= add_ln153_306_fu_13801_p2;
        add_ln153_307_reg_24950 <= add_ln153_307_fu_13807_p2;
        add_ln153_308_reg_24955 <= add_ln153_308_fu_13813_p2;
        add_ln153_30_reg_24210 <= add_ln153_30_fu_4687_p2;
        add_ln153_311_reg_25855 <= add_ln153_311_fu_21168_p2;
        add_ln153_312_reg_24975 <= add_ln153_312_fu_14023_p2;
        add_ln153_318_reg_24980 <= add_ln153_318_fu_14035_p2;
        add_ln153_319_reg_24985 <= add_ln153_319_fu_14041_p2;
        add_ln153_31_reg_24215 <= add_ln153_31_fu_4693_p2;
        add_ln153_320_reg_24990 <= add_ln153_320_fu_14047_p2;
        add_ln153_323_reg_25860 <= add_ln153_323_fu_21239_p2;
        add_ln153_324_reg_25010 <= add_ln153_324_fu_14257_p2;
        add_ln153_32_reg_24220 <= add_ln153_32_fu_4699_p2;
        add_ln153_330_reg_25015 <= add_ln153_330_fu_14269_p2;
        add_ln153_331_reg_25020 <= add_ln153_331_fu_14275_p2;
        add_ln153_332_reg_25025 <= add_ln153_332_fu_14281_p2;
        add_ln153_335_reg_25865 <= add_ln153_335_fu_21310_p2;
        add_ln153_336_reg_25045 <= add_ln153_336_fu_14491_p2;
        add_ln153_342_reg_25050 <= add_ln153_342_fu_14503_p2;
        add_ln153_343_reg_25055 <= add_ln153_343_fu_14509_p2;
        add_ln153_344_reg_25060 <= add_ln153_344_fu_14515_p2;
        add_ln153_347_reg_25870 <= add_ln153_347_fu_21381_p2;
        add_ln153_348_reg_25080 <= add_ln153_348_fu_14725_p2;
        add_ln153_354_reg_25085 <= add_ln153_354_fu_14737_p2;
        add_ln153_355_reg_25090 <= add_ln153_355_fu_14743_p2;
        add_ln153_356_reg_25095 <= add_ln153_356_fu_14749_p2;
        add_ln153_359_reg_25875 <= add_ln153_359_fu_21452_p2;
        add_ln153_35_reg_25740 <= add_ln153_35_fu_19689_p2;
        add_ln153_360_reg_25115 <= add_ln153_360_fu_14959_p2;
        add_ln153_366_reg_25120 <= add_ln153_366_fu_14971_p2;
        add_ln153_367_reg_25125 <= add_ln153_367_fu_14977_p2;
        add_ln153_368_reg_25130 <= add_ln153_368_fu_14983_p2;
        add_ln153_36_reg_24225 <= add_ln153_36_fu_5089_p2;
        add_ln153_371_reg_25880 <= add_ln153_371_fu_21523_p2;
        add_ln153_372_reg_25150 <= add_ln153_372_fu_15193_p2;
        add_ln153_378_reg_25155 <= add_ln153_378_fu_15205_p2;
        add_ln153_379_reg_25160 <= add_ln153_379_fu_15211_p2;
        add_ln153_380_reg_25165 <= add_ln153_380_fu_15217_p2;
        add_ln153_383_reg_25885 <= add_ln153_383_fu_21594_p2;
        add_ln153_384_reg_25185 <= add_ln153_384_fu_15427_p2;
        add_ln153_390_reg_25190 <= add_ln153_390_fu_15439_p2;
        add_ln153_391_reg_25195 <= add_ln153_391_fu_15445_p2;
        add_ln153_392_reg_25200 <= add_ln153_392_fu_15451_p2;
        add_ln153_395_reg_25890 <= add_ln153_395_fu_21665_p2;
        add_ln153_396_reg_25220 <= add_ln153_396_fu_15661_p2;
        add_ln153_39_reg_24230 <= add_ln153_39_fu_5101_p2;
        add_ln153_3_reg_24155 <= add_ln153_3_fu_3823_p2;
        add_ln153_402_reg_25225 <= add_ln153_402_fu_15673_p2;
        add_ln153_403_reg_25230 <= add_ln153_403_fu_15679_p2;
        add_ln153_404_reg_25235 <= add_ln153_404_fu_15685_p2;
        add_ln153_407_reg_25895 <= add_ln153_407_fu_21736_p2;
        add_ln153_408_reg_25255 <= add_ln153_408_fu_15895_p2;
        add_ln153_414_reg_25260 <= add_ln153_414_fu_15907_p2;
        add_ln153_415_reg_25265 <= add_ln153_415_fu_15913_p2;
        add_ln153_416_reg_25270 <= add_ln153_416_fu_15919_p2;
        add_ln153_419_reg_25900 <= add_ln153_419_fu_21807_p2;
        add_ln153_420_reg_25290 <= add_ln153_420_fu_16129_p2;
        add_ln153_426_reg_25295 <= add_ln153_426_fu_16141_p2;
        add_ln153_427_reg_25300 <= add_ln153_427_fu_16147_p2;
        add_ln153_428_reg_25305 <= add_ln153_428_fu_16153_p2;
        add_ln153_42_reg_24235 <= add_ln153_42_fu_5113_p2;
        add_ln153_431_reg_25905 <= add_ln153_431_fu_21878_p2;
        add_ln153_432_reg_25325 <= add_ln153_432_fu_16363_p2;
        add_ln153_438_reg_25330 <= add_ln153_438_fu_16375_p2;
        add_ln153_439_reg_25335 <= add_ln153_439_fu_16381_p2;
        add_ln153_43_reg_24240 <= add_ln153_43_fu_5119_p2;
        add_ln153_440_reg_25340 <= add_ln153_440_fu_16387_p2;
        add_ln153_443_reg_25910 <= add_ln153_443_fu_21949_p2;
        add_ln153_444_reg_25360 <= add_ln153_444_fu_16597_p2;
        add_ln153_44_reg_24245 <= add_ln153_44_fu_5125_p2;
        add_ln153_450_reg_25365 <= add_ln153_450_fu_16609_p2;
        add_ln153_451_reg_25370 <= add_ln153_451_fu_16615_p2;
        add_ln153_452_reg_25375 <= add_ln153_452_fu_16621_p2;
        add_ln153_455_reg_25915 <= add_ln153_455_fu_22020_p2;
        add_ln153_456_reg_25395 <= add_ln153_456_fu_16831_p2;
        add_ln153_462_reg_25400 <= add_ln153_462_fu_16843_p2;
        add_ln153_463_reg_25405 <= add_ln153_463_fu_16849_p2;
        add_ln153_464_reg_25410 <= add_ln153_464_fu_16855_p2;
        add_ln153_467_reg_25920 <= add_ln153_467_fu_22091_p2;
        add_ln153_468_reg_25430 <= add_ln153_468_fu_17065_p2;
        add_ln153_474_reg_25435 <= add_ln153_474_fu_17077_p2;
        add_ln153_475_reg_25440 <= add_ln153_475_fu_17083_p2;
        add_ln153_476_reg_25445 <= add_ln153_476_fu_17089_p2;
        add_ln153_479_reg_25925 <= add_ln153_479_fu_22162_p2;
        add_ln153_47_reg_25745 <= add_ln153_47_fu_19738_p2;
        add_ln153_480_reg_25465 <= add_ln153_480_fu_17299_p2;
        add_ln153_486_reg_25470 <= add_ln153_486_fu_17311_p2;
        add_ln153_487_reg_25475 <= add_ln153_487_fu_17317_p2;
        add_ln153_488_reg_25480 <= add_ln153_488_fu_17323_p2;
        add_ln153_48_reg_24250 <= add_ln153_48_fu_5515_p2;
        add_ln153_491_reg_25930 <= add_ln153_491_fu_22233_p2;
        add_ln153_492_reg_25500 <= add_ln153_492_fu_17533_p2;
        add_ln153_498_reg_25505 <= add_ln153_498_fu_17545_p2;
        add_ln153_499_reg_25510 <= add_ln153_499_fu_17551_p2;
        add_ln153_500_reg_25515 <= add_ln153_500_fu_17557_p2;
        add_ln153_503_reg_25935 <= add_ln153_503_fu_22304_p2;
        add_ln153_504_reg_25535 <= add_ln153_504_fu_17767_p2;
        add_ln153_510_reg_25540 <= add_ln153_510_fu_17779_p2;
        add_ln153_511_reg_25545 <= add_ln153_511_fu_17785_p2;
        add_ln153_512_reg_25550 <= add_ln153_512_fu_17791_p2;
        add_ln153_515_reg_25940 <= add_ln153_515_fu_22375_p2;
        add_ln153_516_reg_25570 <= add_ln153_516_fu_18001_p2;
        add_ln153_51_reg_24255 <= add_ln153_51_fu_5527_p2;
        add_ln153_522_reg_25575 <= add_ln153_522_fu_18013_p2;
        add_ln153_523_reg_25580 <= add_ln153_523_fu_18019_p2;
        add_ln153_524_reg_25585 <= add_ln153_524_fu_18025_p2;
        add_ln153_527_reg_25945 <= add_ln153_527_fu_22446_p2;
        add_ln153_528_reg_25605 <= add_ln153_528_fu_18235_p2;
        add_ln153_534_reg_25610 <= add_ln153_534_fu_18247_p2;
        add_ln153_535_reg_25615 <= add_ln153_535_fu_18253_p2;
        add_ln153_536_reg_25620 <= add_ln153_536_fu_18259_p2;
        add_ln153_539_reg_25950 <= add_ln153_539_fu_22517_p2;
        add_ln153_540_reg_25640 <= add_ln153_540_fu_18469_p2;
        add_ln153_546_reg_25645 <= add_ln153_546_fu_18481_p2;
        add_ln153_547_reg_25650 <= add_ln153_547_fu_18487_p2;
        add_ln153_548_reg_25655 <= add_ln153_548_fu_18493_p2;
        add_ln153_54_reg_24260 <= add_ln153_54_fu_5539_p2;
        add_ln153_551_reg_25955 <= add_ln153_551_fu_22588_p2;
        add_ln153_552_reg_25675 <= add_ln153_552_fu_18703_p2;
        add_ln153_558_reg_25680 <= add_ln153_558_fu_18715_p2;
        add_ln153_559_reg_25685 <= add_ln153_559_fu_18721_p2;
        add_ln153_55_reg_24265 <= add_ln153_55_fu_5545_p2;
        add_ln153_560_reg_25690 <= add_ln153_560_fu_18727_p2;
        add_ln153_563_reg_25960 <= add_ln153_563_fu_22659_p2;
        add_ln153_564_reg_25710 <= add_ln153_564_fu_18937_p2;
        add_ln153_56_reg_24270 <= add_ln153_56_fu_5551_p2;
        add_ln153_570_reg_25715 <= add_ln153_570_fu_18949_p2;
        add_ln153_571_reg_25720 <= add_ln153_571_fu_18955_p2;
        add_ln153_572_reg_25725 <= add_ln153_572_fu_18961_p2;
        add_ln153_575_reg_25965 <= add_ln153_575_fu_22730_p2;
        add_ln153_59_reg_25750 <= add_ln153_59_fu_19787_p2;
        add_ln153_60_reg_24275 <= add_ln153_60_fu_5941_p2;
        add_ln153_63_reg_24280 <= add_ln153_63_fu_5953_p2;
        add_ln153_66_reg_24285 <= add_ln153_66_fu_5965_p2;
        add_ln153_67_reg_24290 <= add_ln153_67_fu_5971_p2;
        add_ln153_68_reg_24295 <= add_ln153_68_fu_5977_p2;
        add_ln153_6_reg_24160 <= add_ln153_6_fu_3835_p2;
        add_ln153_71_reg_25755 <= add_ln153_71_fu_19836_p2;
        add_ln153_72_reg_24300 <= add_ln153_72_fu_6367_p2;
        add_ln153_75_reg_24305 <= add_ln153_75_fu_6379_p2;
        add_ln153_78_reg_24310 <= add_ln153_78_fu_6391_p2;
        add_ln153_79_reg_24315 <= add_ln153_79_fu_6397_p2;
        add_ln153_7_reg_24165 <= add_ln153_7_fu_3841_p2;
        add_ln153_80_reg_24320 <= add_ln153_80_fu_6403_p2;
        add_ln153_83_reg_25760 <= add_ln153_83_fu_19885_p2;
        add_ln153_84_reg_24325 <= add_ln153_84_fu_6793_p2;
        add_ln153_87_reg_24330 <= add_ln153_87_fu_6805_p2;
        add_ln153_8_reg_24170 <= add_ln153_8_fu_3847_p2;
        add_ln153_90_reg_24335 <= add_ln153_90_fu_6817_p2;
        add_ln153_91_reg_24340 <= add_ln153_91_fu_6823_p2;
        add_ln153_92_reg_24345 <= add_ln153_92_fu_6829_p2;
        add_ln153_95_reg_25765 <= add_ln153_95_fu_19934_p2;
        add_ln153_96_reg_24350 <= add_ln153_96_fu_7219_p2;
        add_ln153_99_reg_24355 <= add_ln153_99_fu_7231_p2;
        add_ln153_reg_24150 <= add_ln153_fu_3811_p2;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        icmp_ln126_reg_23831 <= icmp_ln126_fu_2913_p2;
        icmp_ln126_reg_23831_pp0_iter3_reg <= icmp_ln126_reg_23831;
        icmp_ln161_reg_24003 <= icmp_ln161_fu_3158_p2;
        icmp_ln161_reg_24003_pp0_iter3_reg <= icmp_ln161_reg_24003;
        icmp_ln161_reg_24003_pp0_iter4_reg <= icmp_ln161_reg_24003_pp0_iter3_reg;
        mul_res_125_reg_24400 <= mul_res_125_fu_7869_p2;
        mul_res_127_reg_24405 <= mul_res_127_fu_7929_p2;
        mul_res_128_reg_24410 <= mul_res_128_fu_7957_p2;
        mul_res_137_reg_24435 <= mul_res_137_fu_8271_p2;
        mul_res_139_reg_24440 <= mul_res_139_fu_8331_p2;
        mul_res_140_reg_24445 <= mul_res_140_fu_8359_p2;
        mul_res_149_reg_24470 <= mul_res_149_fu_8673_p2;
        mul_res_151_reg_24475 <= mul_res_151_fu_8733_p2;
        mul_res_152_reg_24480 <= mul_res_152_fu_8761_p2;
        mul_res_161_reg_24505 <= mul_res_161_fu_9075_p2;
        mul_res_163_reg_24510 <= mul_res_163_fu_9135_p2;
        mul_res_164_reg_24515 <= mul_res_164_fu_9163_p2;
        mul_res_173_reg_24540 <= mul_res_173_fu_9477_p2;
        mul_res_175_reg_24545 <= mul_res_175_fu_9537_p2;
        mul_res_176_reg_24550 <= mul_res_176_fu_9565_p2;
        mul_res_185_reg_24575 <= mul_res_185_fu_9879_p2;
        mul_res_187_reg_24580 <= mul_res_187_fu_9939_p2;
        mul_res_188_reg_24585 <= mul_res_188_fu_9967_p2;
        mul_res_197_reg_24610 <= mul_res_197_fu_10281_p2;
        mul_res_199_reg_24615 <= mul_res_199_fu_10341_p2;
        mul_res_200_reg_24620 <= mul_res_200_fu_10369_p2;
        mul_res_209_reg_24645 <= mul_res_209_fu_10683_p2;
        mul_res_211_reg_24650 <= mul_res_211_fu_10743_p2;
        mul_res_212_reg_24655 <= mul_res_212_fu_10771_p2;
        mul_res_221_reg_24680 <= mul_res_221_fu_11085_p2;
        mul_res_223_reg_24685 <= mul_res_223_fu_11145_p2;
        mul_res_224_reg_24690 <= mul_res_224_fu_11173_p2;
        mul_res_233_reg_24715 <= mul_res_233_fu_11487_p2;
        mul_res_235_reg_24720 <= mul_res_235_fu_11547_p2;
        mul_res_236_reg_24725 <= mul_res_236_fu_11575_p2;
        mul_res_245_reg_24750 <= mul_res_245_fu_11889_p2;
        mul_res_247_reg_24755 <= mul_res_247_fu_11949_p2;
        mul_res_248_reg_24760 <= mul_res_248_fu_11977_p2;
        mul_res_257_reg_24785 <= mul_res_257_fu_12291_p2;
        mul_res_259_reg_24790 <= mul_res_259_fu_12351_p2;
        mul_res_260_reg_24795 <= mul_res_260_fu_12379_p2;
        mul_res_269_reg_24820 <= mul_res_269_fu_12693_p2;
        mul_res_271_reg_24825 <= mul_res_271_fu_12753_p2;
        mul_res_272_reg_24830 <= mul_res_272_fu_12781_p2;
        mul_res_281_reg_24855 <= mul_res_281_fu_13095_p2;
        mul_res_283_reg_24860 <= mul_res_283_fu_13155_p2;
        mul_res_284_reg_24865 <= mul_res_284_fu_13183_p2;
        mul_res_293_reg_24890 <= mul_res_293_fu_13431_p2;
        mul_res_295_reg_24895 <= mul_res_295_fu_13469_p2;
        mul_res_296_reg_24900 <= mul_res_296_fu_13486_p2;
        mul_res_305_reg_24925 <= mul_res_305_fu_13683_p2;
        mul_res_307_reg_24930 <= mul_res_307_fu_13715_p2;
        mul_res_308_reg_24935 <= mul_res_308_fu_13729_p2;
        mul_res_317_reg_24960 <= mul_res_317_fu_13917_p2;
        mul_res_319_reg_24965 <= mul_res_319_fu_13949_p2;
        mul_res_320_reg_24970 <= mul_res_320_fu_13963_p2;
        mul_res_329_reg_24995 <= mul_res_329_fu_14151_p2;
        mul_res_331_reg_25000 <= mul_res_331_fu_14183_p2;
        mul_res_332_reg_25005 <= mul_res_332_fu_14197_p2;
        mul_res_341_reg_25030 <= mul_res_341_fu_14385_p2;
        mul_res_343_reg_25035 <= mul_res_343_fu_14417_p2;
        mul_res_344_reg_25040 <= mul_res_344_fu_14431_p2;
        mul_res_353_reg_25065 <= mul_res_353_fu_14619_p2;
        mul_res_355_reg_25070 <= mul_res_355_fu_14651_p2;
        mul_res_356_reg_25075 <= mul_res_356_fu_14665_p2;
        mul_res_365_reg_25100 <= mul_res_365_fu_14853_p2;
        mul_res_367_reg_25105 <= mul_res_367_fu_14885_p2;
        mul_res_368_reg_25110 <= mul_res_368_fu_14899_p2;
        mul_res_377_reg_25135 <= mul_res_377_fu_15087_p2;
        mul_res_379_reg_25140 <= mul_res_379_fu_15119_p2;
        mul_res_380_reg_25145 <= mul_res_380_fu_15133_p2;
        mul_res_389_reg_25170 <= mul_res_389_fu_15321_p2;
        mul_res_391_reg_25175 <= mul_res_391_fu_15353_p2;
        mul_res_392_reg_25180 <= mul_res_392_fu_15367_p2;
        mul_res_401_reg_25205 <= mul_res_401_fu_15555_p2;
        mul_res_403_reg_25210 <= mul_res_403_fu_15587_p2;
        mul_res_404_reg_25215 <= mul_res_404_fu_15601_p2;
        mul_res_413_reg_25240 <= mul_res_413_fu_15789_p2;
        mul_res_415_reg_25245 <= mul_res_415_fu_15821_p2;
        mul_res_416_reg_25250 <= mul_res_416_fu_15835_p2;
        mul_res_425_reg_25275 <= mul_res_425_fu_16023_p2;
        mul_res_427_reg_25280 <= mul_res_427_fu_16055_p2;
        mul_res_428_reg_25285 <= mul_res_428_fu_16069_p2;
        mul_res_437_reg_25310 <= mul_res_437_fu_16257_p2;
        mul_res_439_reg_25315 <= mul_res_439_fu_16289_p2;
        mul_res_440_reg_25320 <= mul_res_440_fu_16303_p2;
        mul_res_449_reg_25345 <= mul_res_449_fu_16491_p2;
        mul_res_451_reg_25350 <= mul_res_451_fu_16523_p2;
        mul_res_452_reg_25355 <= mul_res_452_fu_16537_p2;
        mul_res_461_reg_25380 <= mul_res_461_fu_16725_p2;
        mul_res_463_reg_25385 <= mul_res_463_fu_16757_p2;
        mul_res_464_reg_25390 <= mul_res_464_fu_16771_p2;
        mul_res_473_reg_25415 <= mul_res_473_fu_16959_p2;
        mul_res_475_reg_25420 <= mul_res_475_fu_16991_p2;
        mul_res_476_reg_25425 <= mul_res_476_fu_17005_p2;
        mul_res_485_reg_25450 <= mul_res_485_fu_17193_p2;
        mul_res_487_reg_25455 <= mul_res_487_fu_17225_p2;
        mul_res_488_reg_25460 <= mul_res_488_fu_17239_p2;
        mul_res_497_reg_25485 <= mul_res_497_fu_17427_p2;
        mul_res_499_reg_25490 <= mul_res_499_fu_17459_p2;
        mul_res_500_reg_25495 <= mul_res_500_fu_17473_p2;
        mul_res_509_reg_25520 <= mul_res_509_fu_17661_p2;
        mul_res_511_reg_25525 <= mul_res_511_fu_17693_p2;
        mul_res_512_reg_25530 <= mul_res_512_fu_17707_p2;
        mul_res_521_reg_25555 <= mul_res_521_fu_17895_p2;
        mul_res_523_reg_25560 <= mul_res_523_fu_17927_p2;
        mul_res_524_reg_25565 <= mul_res_524_fu_17941_p2;
        mul_res_533_reg_25590 <= mul_res_533_fu_18129_p2;
        mul_res_535_reg_25595 <= mul_res_535_fu_18161_p2;
        mul_res_536_reg_25600 <= mul_res_536_fu_18175_p2;
        mul_res_545_reg_25625 <= mul_res_545_fu_18363_p2;
        mul_res_547_reg_25630 <= mul_res_547_fu_18395_p2;
        mul_res_548_reg_25635 <= mul_res_548_fu_18409_p2;
        mul_res_557_reg_25660 <= mul_res_557_fu_18597_p2;
        mul_res_559_reg_25665 <= mul_res_559_fu_18629_p2;
        mul_res_560_reg_25670 <= mul_res_560_fu_18643_p2;
        mul_res_569_reg_25695 <= mul_res_569_fu_18831_p2;
        mul_res_571_reg_25700 <= mul_res_571_fu_18863_p2;
        mul_res_572_reg_25705 <= mul_res_572_fu_18877_p2;
        tmp_10_reg_24067 <= {{mlp_inst_m1_bias_arr_111_q0[120:110]}};
        tmp_11_reg_24073 <= {{mlp_inst_m1_bias_arr_111_q0[131:121]}};
        tmp_12_reg_24079 <= {{mlp_inst_m1_bias_arr_111_q0[142:132]}};
        tmp_13_reg_24085 <= {{mlp_inst_m1_bias_arr_111_q0[153:143]}};
        tmp_14_reg_24091 <= {{mlp_inst_m1_bias_arr_111_q0[164:154]}};
        tmp_15_reg_24097 <= {{mlp_inst_m1_bias_arr_111_q0[175:165]}};
        tmp_16_reg_24103 <= {{mlp_inst_m1_bias_arr_111_q0[186:176]}};
        tmp_17_reg_24109 <= {{mlp_inst_m1_bias_arr_111_q0[197:187]}};
        tmp_18_reg_24115 <= {{mlp_inst_m1_bias_arr_111_q0[208:198]}};
        tmp_19_reg_24121 <= {{mlp_inst_m1_bias_arr_111_q0[219:209]}};
        tmp_20_reg_24127 <= {{mlp_inst_m1_bias_arr_111_q0[230:220]}};
        tmp_21_reg_24133 <= {{mlp_inst_m1_bias_arr_111_q0[241:231]}};
        tmp_22_reg_24139 <= {{mlp_inst_m1_bias_arr_111_q0[252:242]}};
        tmp_23_reg_24145 <= {{mlp_inst_m1_bias_arr_111_q0[260:253]}};
        tmp_2_reg_24019 <= {{mlp_inst_m1_bias_arr_111_q0[32:22]}};
        tmp_3_reg_24025 <= {{mlp_inst_m1_bias_arr_111_q0[43:33]}};
        tmp_4_reg_24031 <= {{mlp_inst_m1_bias_arr_111_q0[54:44]}};
        tmp_5_reg_24037 <= {{mlp_inst_m1_bias_arr_111_q0[65:55]}};
        tmp_6_reg_24043 <= {{mlp_inst_m1_bias_arr_111_q0[76:66]}};
        tmp_7_reg_24049 <= {{mlp_inst_m1_bias_arr_111_q0[87:77]}};
        tmp_8_reg_24055 <= {{mlp_inst_m1_bias_arr_111_q0[98:88]}};
        tmp_9_reg_24061 <= {{mlp_inst_m1_bias_arr_111_q0[109:99]}};
        tmp_s_reg_24013 <= {{mlp_inst_m1_bias_arr_111_q0[21:11]}};
        trunc_ln131_reg_24007 <= trunc_ln131_fu_3163_p1;
        trunc_ln137_10_reg_23938 <= {{cache_window_sm_dout[35:33]}};
        trunc_ln137_11_reg_23943 <= {{cache_window_sm_dout[38:36]}};
        trunc_ln137_12_reg_23948 <= {{cache_window_sm_dout[41:39]}};
        trunc_ln137_13_reg_23953 <= {{cache_window_sm_dout[44:42]}};
        trunc_ln137_14_reg_23958 <= {{cache_window_sm_dout[47:45]}};
        trunc_ln137_15_reg_23963 <= {{cache_window_sm_dout[50:48]}};
        trunc_ln137_16_reg_23968 <= {{cache_window_sm_dout[53:51]}};
        trunc_ln137_17_reg_23973 <= {{cache_window_sm_dout[56:54]}};
        trunc_ln137_18_reg_23978 <= {{cache_window_sm_dout[59:57]}};
        trunc_ln137_19_reg_23983 <= {{cache_window_sm_dout[62:60]}};
        trunc_ln137_1_reg_23893 <= {{cache_window_sm_dout[8:6]}};
        trunc_ln137_20_reg_23988 <= {{cache_window_sm_dout[65:63]}};
        trunc_ln137_21_reg_23993 <= {{cache_window_sm_dout[68:66]}};
        trunc_ln137_22_reg_23998 <= {{cache_window_sm_dout[71:69]}};
        trunc_ln137_2_reg_23898 <= {{cache_window_sm_dout[11:9]}};
        trunc_ln137_3_reg_23903 <= {{cache_window_sm_dout[14:12]}};
        trunc_ln137_4_reg_23908 <= {{cache_window_sm_dout[17:15]}};
        trunc_ln137_5_reg_23913 <= {{cache_window_sm_dout[20:18]}};
        trunc_ln137_6_reg_23918 <= {{cache_window_sm_dout[23:21]}};
        trunc_ln137_7_reg_23923 <= {{cache_window_sm_dout[26:24]}};
        trunc_ln137_8_reg_23928 <= {{cache_window_sm_dout[29:27]}};
        trunc_ln137_9_reg_23933 <= {{cache_window_sm_dout[32:30]}};
        trunc_ln137_reg_23883 <= trunc_ln137_fu_2920_p1;
        trunc_ln137_s_reg_23888 <= {{cache_window_sm_dout[5:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_init_pp0_iter1_reg <= ap_loop_init;
        icmp_ln121_reg_23797 <= icmp_ln121_fu_2743_p2;
        select_ln121_1_reg_23811 <= select_ln121_1_fu_2842_p3;
        select_ln121_reg_23804 <= select_ln121_fu_2834_p3;
        trunc_ln121_reg_23816 <= trunc_ln121_fu_2850_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_0_0_0725_fu_2428 <= add_ln153_11_fu_19591_p2;
        p_0_0_0773_fu_2524 <= add_ln153_299_fu_21097_p2;
        p_0_0_0_10745_fu_2468 <= add_ln153_131_fu_20103_p2;
        p_0_0_0_10793_fu_2564 <= add_ln153_419_fu_21807_p2;
        p_0_0_0_112727_fu_2432 <= add_ln153_23_fu_19640_p2;
        p_0_0_0_112775_fu_2528 <= add_ln153_311_fu_21168_p2;
        p_0_0_0_11747_fu_2472 <= add_ln153_143_fu_20174_p2;
        p_0_0_0_11795_fu_2568 <= add_ln153_431_fu_21878_p2;
        p_0_0_0_12749_fu_2476 <= add_ln153_155_fu_20245_p2;
        p_0_0_0_12797_fu_2572 <= add_ln153_443_fu_21949_p2;
        p_0_0_0_13751_fu_2480 <= add_ln153_167_fu_20316_p2;
        p_0_0_0_13799_fu_2576 <= add_ln153_455_fu_22020_p2;
        p_0_0_0_14753_fu_2484 <= add_ln153_179_fu_20387_p2;
        p_0_0_0_14801_fu_2580 <= add_ln153_467_fu_22091_p2;
        p_0_0_0_15755_fu_2488 <= add_ln153_191_fu_20458_p2;
        p_0_0_0_15803_fu_2584 <= add_ln153_479_fu_22162_p2;
        p_0_0_0_16757_fu_2492 <= add_ln153_203_fu_20529_p2;
        p_0_0_0_16805_fu_2588 <= add_ln153_491_fu_22233_p2;
        p_0_0_0_17759_fu_2496 <= add_ln153_215_fu_20600_p2;
        p_0_0_0_17807_fu_2592 <= add_ln153_503_fu_22304_p2;
        p_0_0_0_18761_fu_2500 <= add_ln153_227_fu_20671_p2;
        p_0_0_0_18809_fu_2596 <= add_ln153_515_fu_22375_p2;
        p_0_0_0_19763_fu_2504 <= add_ln153_239_fu_20742_p2;
        p_0_0_0_19811_fu_2600 <= add_ln153_527_fu_22446_p2;
        p_0_0_0_20765_fu_2508 <= add_ln153_251_fu_20813_p2;
        p_0_0_0_20813_fu_2604 <= add_ln153_539_fu_22517_p2;
        p_0_0_0_21767_fu_2512 <= add_ln153_263_fu_20884_p2;
        p_0_0_0_21815_fu_2608 <= add_ln153_551_fu_22588_p2;
        p_0_0_0_22769_fu_2516 <= add_ln153_275_fu_20955_p2;
        p_0_0_0_22817_fu_2612 <= add_ln153_563_fu_22659_p2;
        p_0_0_0_23771_fu_2520 <= add_ln153_287_fu_21026_p2;
        p_0_0_0_23819_fu_2616 <= add_ln153_575_fu_22730_p2;
        p_0_0_0_2729_fu_2436 <= add_ln153_35_fu_19689_p2;
        p_0_0_0_2777_fu_2532 <= add_ln153_323_fu_21239_p2;
        p_0_0_0_3731_fu_2440 <= add_ln153_47_fu_19738_p2;
        p_0_0_0_3779_fu_2536 <= add_ln153_335_fu_21310_p2;
        p_0_0_0_4733_fu_2444 <= add_ln153_59_fu_19787_p2;
        p_0_0_0_4781_fu_2540 <= add_ln153_347_fu_21381_p2;
        p_0_0_0_5735_fu_2448 <= add_ln153_71_fu_19836_p2;
        p_0_0_0_5783_fu_2544 <= add_ln153_359_fu_21452_p2;
        p_0_0_0_6737_fu_2452 <= add_ln153_83_fu_19885_p2;
        p_0_0_0_6785_fu_2548 <= add_ln153_371_fu_21523_p2;
        p_0_0_0_7739_fu_2456 <= add_ln153_95_fu_19934_p2;
        p_0_0_0_7787_fu_2552 <= add_ln153_383_fu_21594_p2;
        p_0_0_0_8741_fu_2460 <= add_ln153_107_fu_19983_p2;
        p_0_0_0_8789_fu_2556 <= add_ln153_395_fu_21665_p2;
        p_0_0_0_9743_fu_2464 <= add_ln153_119_fu_20032_p2;
        p_0_0_0_9791_fu_2560 <= add_ln153_407_fu_21736_p2;
    end
end

always @ (*) begin
    if (((icmp_ln120_fu_2737_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init_pp0_iter1_reg == 1'b1))) begin
        ap_sig_allocacmp_cit_load = 5'd0;
    end else begin
        ap_sig_allocacmp_cit_load = cit_fu_2424;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init_pp0_iter1_reg == 1'b1))) begin
        ap_sig_allocacmp_cot_load = 6'd0;
    end else begin
        ap_sig_allocacmp_cot_load = cot_fu_2620;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten107_load = 16'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten107_load = indvar_flatten107_fu_2628;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_2624;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        cache_window_sm_blk_n = cache_window_sm_empty_n;
    end else begin
        cache_window_sm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        cache_window_sm_read = 1'b1;
    end else begin
        cache_window_sm_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln161_reg_24003_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        mac_sm_blk_n = mac_sm_full_n;
    end else begin
        mac_sm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln161_reg_24003_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        mac_sm_write = 1'b1;
    end else begin
        mac_sm_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        mlp_inst_m1_bias_arr_111_ce0 = 1'b1;
    end else begin
        mlp_inst_m1_bias_arr_111_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        mlp_inst_m1_weight_arr_110_ce0 = 1'b1;
    end else begin
        mlp_inst_m1_weight_arr_110_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln120_fu_2731_p2 = (ap_sig_allocacmp_indvar_flatten107_load + 16'd1);

assign add_ln121_1_fu_2749_p2 = (ap_sig_allocacmp_indvar_flatten_load + 11'd1);

assign add_ln121_fu_2823_p2 = (select_ln120_fu_2799_p3 + 6'd1);

assign add_ln122_fu_2854_p2 = (select_ln121_fu_2834_p3 + 5'd1);

assign add_ln151_fu_2902_p2 = (tmp_1_fu_2888_p3 + zext_ln151_fu_2899_p1);

assign add_ln153_100_fu_19977_p2 = ($signed(sext_ln153_62_fu_19973_p1) + $signed(add_ln153_97_fu_19946_p2));

assign add_ln153_101_fu_7237_p2 = ($signed(sext_ln151_199_fu_6895_p1) + $signed(sext_ln151_197_fu_6863_p1));

assign add_ln153_102_fu_7243_p2 = ($signed(add_ln153_101_fu_7237_p2) + $signed(sext_ln151_209_fu_7055_p1));

assign add_ln153_103_fu_7249_p2 = ($signed(sext_ln151_201_fu_6927_p1) + $signed(sext_ln151_205_fu_6991_p1));

assign add_ln153_104_fu_7255_p2 = ($signed(sext_ln151_203_fu_6959_p1) + $signed(sext_ln153_56_fu_7215_p1));

assign add_ln153_105_fu_19961_p2 = ($signed(sext_ln153_61_fu_19958_p1) + $signed(sext_ln153_60_fu_19955_p1));

assign add_ln153_106_fu_19967_p2 = ($signed(add_ln153_105_fu_19961_p2) + $signed(sext_ln153_59_fu_19952_p1));

assign add_ln153_107_fu_19983_p2 = (add_ln153_100_fu_19977_p2 + select_ln126_39_fu_19494_p3);

assign add_ln153_108_fu_7645_p2 = ($signed(sext_ln151_238_fu_7577_p1) + $signed(sext_ln151_240_fu_7609_p1));

assign add_ln153_109_fu_19995_p2 = ($signed(sext_ln153_65_fu_19992_p1) + $signed(sext_ln153_64_fu_19989_p1));

assign add_ln153_10_fu_19575_p2 = ($signed(add_ln153_9_fu_19569_p2) + $signed(sext_ln153_3_fu_19560_p1));

assign add_ln153_110_fu_7651_p2 = ($signed(sext_ln151_230_fu_7449_p1) + $signed(sext_ln151_234_fu_7513_p1));

assign add_ln153_111_fu_7657_p2 = ($signed(add_ln153_110_fu_7651_p2) + $signed(sext_ln151_236_fu_7545_p1));

assign add_ln153_112_fu_20026_p2 = ($signed(sext_ln153_69_fu_20022_p1) + $signed(add_ln153_109_fu_19995_p2));

assign add_ln153_113_fu_7663_p2 = ($signed(sext_ln151_222_fu_7321_p1) + $signed(sext_ln151_220_fu_7289_p1));

assign add_ln153_114_fu_7669_p2 = ($signed(add_ln153_113_fu_7663_p2) + $signed(sext_ln151_232_fu_7481_p1));

assign add_ln153_115_fu_7675_p2 = ($signed(sext_ln151_224_fu_7353_p1) + $signed(sext_ln151_228_fu_7417_p1));

assign add_ln153_116_fu_7681_p2 = ($signed(sext_ln151_226_fu_7385_p1) + $signed(sext_ln153_63_fu_7641_p1));

assign add_ln153_117_fu_20010_p2 = ($signed(sext_ln153_68_fu_20007_p1) + $signed(sext_ln153_67_fu_20004_p1));

assign add_ln153_118_fu_20016_p2 = ($signed(add_ln153_117_fu_20010_p2) + $signed(sext_ln153_66_fu_20001_p1));

assign add_ln153_119_fu_20032_p2 = (add_ln153_112_fu_20026_p2 + select_ln126_38_fu_19488_p3);

assign add_ln153_11_fu_19591_p2 = (add_ln153_4_fu_19585_p2 + select_ln126_47_fu_19542_p3);

assign add_ln153_120_fu_8059_p2 = ($signed(sext_ln151_261_fu_7991_p1) + $signed(sext_ln151_263_fu_8023_p1));

assign add_ln153_121_fu_20050_p2 = ($signed(sext_ln153_71_fu_20047_p1) + $signed(select_ln126_37_fu_19482_p3));

assign add_ln153_122_fu_20056_p2 = ($signed(sext_ln151_253_fu_20038_p1) + $signed(sext_ln151_257_fu_20041_p1));

assign add_ln153_123_fu_20062_p2 = ($signed(add_ln153_122_fu_20056_p2) + $signed(sext_ln151_259_fu_20044_p1));

assign add_ln153_124_fu_20072_p2 = ($signed(sext_ln153_72_fu_20068_p1) + $signed(add_ln153_121_fu_20050_p2));

assign add_ln153_125_fu_8065_p2 = ($signed(sext_ln151_245_fu_7747_p1) + $signed(sext_ln151_243_fu_7715_p1));

assign add_ln153_126_fu_8071_p2 = ($signed(add_ln153_125_fu_8065_p2) + $signed(sext_ln151_255_fu_7903_p1));

assign add_ln153_127_fu_8077_p2 = ($signed(sext_ln151_247_fu_7779_p1) + $signed(sext_ln151_251_fu_7843_p1));

assign add_ln153_128_fu_8083_p2 = ($signed(sext_ln151_249_fu_7811_p1) + $signed(sext_ln153_70_fu_8055_p1));

assign add_ln153_129_fu_20087_p2 = ($signed(sext_ln153_75_fu_20084_p1) + $signed(sext_ln153_74_fu_20081_p1));

assign add_ln153_12_fu_4237_p2 = ($signed(sext_ln151_54_fu_4169_p1) + $signed(sext_ln151_56_fu_4201_p1));

assign add_ln153_130_fu_20093_p2 = ($signed(add_ln153_129_fu_20087_p2) + $signed(sext_ln153_73_fu_20078_p1));

assign add_ln153_131_fu_20103_p2 = ($signed(sext_ln153_76_fu_20099_p1) + $signed(add_ln153_124_fu_20072_p2));

assign add_ln153_132_fu_8461_p2 = ($signed(sext_ln151_284_fu_8393_p1) + $signed(sext_ln151_286_fu_8425_p1));

assign add_ln153_133_fu_20121_p2 = ($signed(sext_ln153_78_fu_20118_p1) + $signed(select_ln126_36_fu_19476_p3));

assign add_ln153_134_fu_20127_p2 = ($signed(sext_ln151_276_fu_20109_p1) + $signed(sext_ln151_280_fu_20112_p1));

assign add_ln153_135_fu_20133_p2 = ($signed(add_ln153_134_fu_20127_p2) + $signed(sext_ln151_282_fu_20115_p1));

assign add_ln153_136_fu_20143_p2 = ($signed(sext_ln153_79_fu_20139_p1) + $signed(add_ln153_133_fu_20121_p2));

assign add_ln153_137_fu_8467_p2 = ($signed(sext_ln151_268_fu_8149_p1) + $signed(sext_ln151_266_fu_8117_p1));

assign add_ln153_138_fu_8473_p2 = ($signed(add_ln153_137_fu_8467_p2) + $signed(sext_ln151_278_fu_8305_p1));

assign add_ln153_139_fu_8479_p2 = ($signed(sext_ln151_270_fu_8181_p1) + $signed(sext_ln151_274_fu_8245_p1));

assign add_ln153_13_fu_19603_p2 = ($signed(sext_ln153_9_fu_19600_p1) + $signed(sext_ln153_8_fu_19597_p1));

assign add_ln153_140_fu_8485_p2 = ($signed(sext_ln151_272_fu_8213_p1) + $signed(sext_ln153_77_fu_8457_p1));

assign add_ln153_141_fu_20158_p2 = ($signed(sext_ln153_82_fu_20155_p1) + $signed(sext_ln153_81_fu_20152_p1));

assign add_ln153_142_fu_20164_p2 = ($signed(add_ln153_141_fu_20158_p2) + $signed(sext_ln153_80_fu_20149_p1));

assign add_ln153_143_fu_20174_p2 = ($signed(sext_ln153_83_fu_20170_p1) + $signed(add_ln153_136_fu_20143_p2));

assign add_ln153_144_fu_8863_p2 = ($signed(sext_ln151_307_fu_8795_p1) + $signed(sext_ln151_309_fu_8827_p1));

assign add_ln153_145_fu_20192_p2 = ($signed(sext_ln153_85_fu_20189_p1) + $signed(select_ln126_35_fu_19470_p3));

assign add_ln153_146_fu_20198_p2 = ($signed(sext_ln151_299_fu_20180_p1) + $signed(sext_ln151_303_fu_20183_p1));

assign add_ln153_147_fu_20204_p2 = ($signed(add_ln153_146_fu_20198_p2) + $signed(sext_ln151_305_fu_20186_p1));

assign add_ln153_148_fu_20214_p2 = ($signed(sext_ln153_86_fu_20210_p1) + $signed(add_ln153_145_fu_20192_p2));

assign add_ln153_149_fu_8869_p2 = ($signed(sext_ln151_291_fu_8551_p1) + $signed(sext_ln151_289_fu_8519_p1));

assign add_ln153_14_fu_4243_p2 = ($signed(sext_ln151_46_fu_4041_p1) + $signed(sext_ln151_50_fu_4105_p1));

assign add_ln153_150_fu_8875_p2 = ($signed(add_ln153_149_fu_8869_p2) + $signed(sext_ln151_301_fu_8707_p1));

assign add_ln153_151_fu_8881_p2 = ($signed(sext_ln151_293_fu_8583_p1) + $signed(sext_ln151_297_fu_8647_p1));

assign add_ln153_152_fu_8887_p2 = ($signed(sext_ln151_295_fu_8615_p1) + $signed(sext_ln153_84_fu_8859_p1));

assign add_ln153_153_fu_20229_p2 = ($signed(sext_ln153_89_fu_20226_p1) + $signed(sext_ln153_88_fu_20223_p1));

assign add_ln153_154_fu_20235_p2 = ($signed(add_ln153_153_fu_20229_p2) + $signed(sext_ln153_87_fu_20220_p1));

assign add_ln153_155_fu_20245_p2 = ($signed(sext_ln153_90_fu_20241_p1) + $signed(add_ln153_148_fu_20214_p2));

assign add_ln153_156_fu_9265_p2 = ($signed(sext_ln151_330_fu_9197_p1) + $signed(sext_ln151_332_fu_9229_p1));

assign add_ln153_157_fu_20263_p2 = ($signed(sext_ln153_92_fu_20260_p1) + $signed(select_ln126_34_fu_19464_p3));

assign add_ln153_158_fu_20269_p2 = ($signed(sext_ln151_322_fu_20251_p1) + $signed(sext_ln151_326_fu_20254_p1));

assign add_ln153_159_fu_20275_p2 = ($signed(add_ln153_158_fu_20269_p2) + $signed(sext_ln151_328_fu_20257_p1));

assign add_ln153_15_fu_4249_p2 = ($signed(add_ln153_14_fu_4243_p2) + $signed(sext_ln151_52_fu_4137_p1));

assign add_ln153_160_fu_20285_p2 = ($signed(sext_ln153_93_fu_20281_p1) + $signed(add_ln153_157_fu_20263_p2));

assign add_ln153_161_fu_9271_p2 = ($signed(sext_ln151_314_fu_8953_p1) + $signed(sext_ln151_312_fu_8921_p1));

assign add_ln153_162_fu_9277_p2 = ($signed(add_ln153_161_fu_9271_p2) + $signed(sext_ln151_324_fu_9109_p1));

assign add_ln153_163_fu_9283_p2 = ($signed(sext_ln151_316_fu_8985_p1) + $signed(sext_ln151_320_fu_9049_p1));

assign add_ln153_164_fu_9289_p2 = ($signed(sext_ln151_318_fu_9017_p1) + $signed(sext_ln153_91_fu_9261_p1));

assign add_ln153_165_fu_20300_p2 = ($signed(sext_ln153_96_fu_20297_p1) + $signed(sext_ln153_95_fu_20294_p1));

assign add_ln153_166_fu_20306_p2 = ($signed(add_ln153_165_fu_20300_p2) + $signed(sext_ln153_94_fu_20291_p1));

assign add_ln153_167_fu_20316_p2 = ($signed(sext_ln153_97_fu_20312_p1) + $signed(add_ln153_160_fu_20285_p2));

assign add_ln153_168_fu_9667_p2 = ($signed(sext_ln151_353_fu_9599_p1) + $signed(sext_ln151_355_fu_9631_p1));

assign add_ln153_169_fu_20334_p2 = ($signed(sext_ln153_99_fu_20331_p1) + $signed(select_ln126_33_fu_19458_p3));

assign add_ln153_16_fu_19634_p2 = ($signed(sext_ln153_13_fu_19630_p1) + $signed(add_ln153_13_fu_19603_p2));

assign add_ln153_170_fu_20340_p2 = ($signed(sext_ln151_345_fu_20322_p1) + $signed(sext_ln151_349_fu_20325_p1));

assign add_ln153_171_fu_20346_p2 = ($signed(add_ln153_170_fu_20340_p2) + $signed(sext_ln151_351_fu_20328_p1));

assign add_ln153_172_fu_20356_p2 = ($signed(sext_ln153_100_fu_20352_p1) + $signed(add_ln153_169_fu_20334_p2));

assign add_ln153_173_fu_9673_p2 = ($signed(sext_ln151_337_fu_9355_p1) + $signed(sext_ln151_335_fu_9323_p1));

assign add_ln153_174_fu_9679_p2 = ($signed(add_ln153_173_fu_9673_p2) + $signed(sext_ln151_347_fu_9511_p1));

assign add_ln153_175_fu_9685_p2 = ($signed(sext_ln151_339_fu_9387_p1) + $signed(sext_ln151_343_fu_9451_p1));

assign add_ln153_176_fu_9691_p2 = ($signed(sext_ln151_341_fu_9419_p1) + $signed(sext_ln153_98_fu_9663_p1));

assign add_ln153_177_fu_20371_p2 = ($signed(sext_ln153_103_fu_20368_p1) + $signed(sext_ln153_102_fu_20365_p1));

assign add_ln153_178_fu_20377_p2 = ($signed(add_ln153_177_fu_20371_p2) + $signed(sext_ln153_101_fu_20362_p1));

assign add_ln153_179_fu_20387_p2 = ($signed(sext_ln153_104_fu_20383_p1) + $signed(add_ln153_172_fu_20356_p2));

assign add_ln153_17_fu_4255_p2 = ($signed(sext_ln151_38_fu_3913_p1) + $signed(sext_ln151_36_fu_3881_p1));

assign add_ln153_180_fu_10069_p2 = ($signed(sext_ln151_376_fu_10001_p1) + $signed(sext_ln151_378_fu_10033_p1));

assign add_ln153_181_fu_20405_p2 = ($signed(sext_ln153_106_fu_20402_p1) + $signed(select_ln126_32_fu_19452_p3));

assign add_ln153_182_fu_20411_p2 = ($signed(sext_ln151_368_fu_20393_p1) + $signed(sext_ln151_372_fu_20396_p1));

assign add_ln153_183_fu_20417_p2 = ($signed(add_ln153_182_fu_20411_p2) + $signed(sext_ln151_374_fu_20399_p1));

assign add_ln153_184_fu_20427_p2 = ($signed(sext_ln153_107_fu_20423_p1) + $signed(add_ln153_181_fu_20405_p2));

assign add_ln153_185_fu_10075_p2 = ($signed(sext_ln151_360_fu_9757_p1) + $signed(sext_ln151_358_fu_9725_p1));

assign add_ln153_186_fu_10081_p2 = ($signed(add_ln153_185_fu_10075_p2) + $signed(sext_ln151_370_fu_9913_p1));

assign add_ln153_187_fu_10087_p2 = ($signed(sext_ln151_362_fu_9789_p1) + $signed(sext_ln151_366_fu_9853_p1));

assign add_ln153_188_fu_10093_p2 = ($signed(sext_ln151_364_fu_9821_p1) + $signed(sext_ln153_105_fu_10065_p1));

assign add_ln153_189_fu_20442_p2 = ($signed(sext_ln153_110_fu_20439_p1) + $signed(sext_ln153_109_fu_20436_p1));

assign add_ln153_18_fu_4261_p2 = ($signed(add_ln153_17_fu_4255_p2) + $signed(sext_ln151_48_fu_4073_p1));

assign add_ln153_190_fu_20448_p2 = ($signed(add_ln153_189_fu_20442_p2) + $signed(sext_ln153_108_fu_20433_p1));

assign add_ln153_191_fu_20458_p2 = ($signed(sext_ln153_111_fu_20454_p1) + $signed(add_ln153_184_fu_20427_p2));

assign add_ln153_192_fu_10471_p2 = ($signed(sext_ln151_399_fu_10403_p1) + $signed(sext_ln151_401_fu_10435_p1));

assign add_ln153_193_fu_20476_p2 = ($signed(sext_ln153_113_fu_20473_p1) + $signed(select_ln126_31_fu_19446_p3));

assign add_ln153_194_fu_20482_p2 = ($signed(sext_ln151_391_fu_20464_p1) + $signed(sext_ln151_395_fu_20467_p1));

assign add_ln153_195_fu_20488_p2 = ($signed(add_ln153_194_fu_20482_p2) + $signed(sext_ln151_397_fu_20470_p1));

assign add_ln153_196_fu_20498_p2 = ($signed(sext_ln153_114_fu_20494_p1) + $signed(add_ln153_193_fu_20476_p2));

assign add_ln153_197_fu_10477_p2 = ($signed(sext_ln151_383_fu_10159_p1) + $signed(sext_ln151_381_fu_10127_p1));

assign add_ln153_198_fu_10483_p2 = ($signed(add_ln153_197_fu_10477_p2) + $signed(sext_ln151_393_fu_10315_p1));

assign add_ln153_199_fu_10489_p2 = ($signed(sext_ln151_385_fu_10191_p1) + $signed(sext_ln151_389_fu_10255_p1));

assign add_ln153_19_fu_4267_p2 = ($signed(sext_ln151_40_fu_3945_p1) + $signed(sext_ln151_44_fu_4009_p1));

assign add_ln153_1_fu_19554_p2 = ($signed(sext_ln153_2_fu_19551_p1) + $signed(sext_ln153_1_fu_19548_p1));

assign add_ln153_200_fu_10495_p2 = ($signed(sext_ln151_387_fu_10223_p1) + $signed(sext_ln153_112_fu_10467_p1));

assign add_ln153_201_fu_20513_p2 = ($signed(sext_ln153_117_fu_20510_p1) + $signed(sext_ln153_116_fu_20507_p1));

assign add_ln153_202_fu_20519_p2 = ($signed(add_ln153_201_fu_20513_p2) + $signed(sext_ln153_115_fu_20504_p1));

assign add_ln153_203_fu_20529_p2 = ($signed(sext_ln153_118_fu_20525_p1) + $signed(add_ln153_196_fu_20498_p2));

assign add_ln153_204_fu_10873_p2 = ($signed(sext_ln151_422_fu_10805_p1) + $signed(sext_ln151_424_fu_10837_p1));

assign add_ln153_205_fu_20547_p2 = ($signed(sext_ln153_120_fu_20544_p1) + $signed(select_ln126_30_fu_19440_p3));

assign add_ln153_206_fu_20553_p2 = ($signed(sext_ln151_414_fu_20535_p1) + $signed(sext_ln151_418_fu_20538_p1));

assign add_ln153_207_fu_20559_p2 = ($signed(add_ln153_206_fu_20553_p2) + $signed(sext_ln151_420_fu_20541_p1));

assign add_ln153_208_fu_20569_p2 = ($signed(sext_ln153_121_fu_20565_p1) + $signed(add_ln153_205_fu_20547_p2));

assign add_ln153_209_fu_10879_p2 = ($signed(sext_ln151_406_fu_10561_p1) + $signed(sext_ln151_404_fu_10529_p1));

assign add_ln153_20_fu_4273_p2 = ($signed(sext_ln151_42_fu_3977_p1) + $signed(sext_ln153_7_fu_4233_p1));

assign add_ln153_210_fu_10885_p2 = ($signed(add_ln153_209_fu_10879_p2) + $signed(sext_ln151_416_fu_10717_p1));

assign add_ln153_211_fu_10891_p2 = ($signed(sext_ln151_408_fu_10593_p1) + $signed(sext_ln151_412_fu_10657_p1));

assign add_ln153_212_fu_10897_p2 = ($signed(sext_ln151_410_fu_10625_p1) + $signed(sext_ln153_119_fu_10869_p1));

assign add_ln153_213_fu_20584_p2 = ($signed(sext_ln153_124_fu_20581_p1) + $signed(sext_ln153_123_fu_20578_p1));

assign add_ln153_214_fu_20590_p2 = ($signed(add_ln153_213_fu_20584_p2) + $signed(sext_ln153_122_fu_20575_p1));

assign add_ln153_215_fu_20600_p2 = ($signed(sext_ln153_125_fu_20596_p1) + $signed(add_ln153_208_fu_20569_p2));

assign add_ln153_216_fu_11275_p2 = ($signed(sext_ln151_445_fu_11207_p1) + $signed(sext_ln151_447_fu_11239_p1));

assign add_ln153_217_fu_20618_p2 = ($signed(sext_ln153_127_fu_20615_p1) + $signed(select_ln126_29_fu_19434_p3));

assign add_ln153_218_fu_20624_p2 = ($signed(sext_ln151_437_fu_20606_p1) + $signed(sext_ln151_441_fu_20609_p1));

assign add_ln153_219_fu_20630_p2 = ($signed(add_ln153_218_fu_20624_p2) + $signed(sext_ln151_443_fu_20612_p1));

assign add_ln153_21_fu_19618_p2 = ($signed(sext_ln153_12_fu_19615_p1) + $signed(sext_ln153_11_fu_19612_p1));

assign add_ln153_220_fu_20640_p2 = ($signed(sext_ln153_128_fu_20636_p1) + $signed(add_ln153_217_fu_20618_p2));

assign add_ln153_221_fu_11281_p2 = ($signed(sext_ln151_429_fu_10963_p1) + $signed(sext_ln151_427_fu_10931_p1));

assign add_ln153_222_fu_11287_p2 = ($signed(add_ln153_221_fu_11281_p2) + $signed(sext_ln151_439_fu_11119_p1));

assign add_ln153_223_fu_11293_p2 = ($signed(sext_ln151_431_fu_10995_p1) + $signed(sext_ln151_435_fu_11059_p1));

assign add_ln153_224_fu_11299_p2 = ($signed(sext_ln151_433_fu_11027_p1) + $signed(sext_ln153_126_fu_11271_p1));

assign add_ln153_225_fu_20655_p2 = ($signed(sext_ln153_131_fu_20652_p1) + $signed(sext_ln153_130_fu_20649_p1));

assign add_ln153_226_fu_20661_p2 = ($signed(add_ln153_225_fu_20655_p2) + $signed(sext_ln153_129_fu_20646_p1));

assign add_ln153_227_fu_20671_p2 = ($signed(sext_ln153_132_fu_20667_p1) + $signed(add_ln153_220_fu_20640_p2));

assign add_ln153_228_fu_11677_p2 = ($signed(sext_ln151_468_fu_11609_p1) + $signed(sext_ln151_470_fu_11641_p1));

assign add_ln153_229_fu_20689_p2 = ($signed(sext_ln153_134_fu_20686_p1) + $signed(select_ln126_28_fu_19428_p3));

assign add_ln153_22_fu_19624_p2 = ($signed(add_ln153_21_fu_19618_p2) + $signed(sext_ln153_10_fu_19609_p1));

assign add_ln153_230_fu_20695_p2 = ($signed(sext_ln151_460_fu_20677_p1) + $signed(sext_ln151_464_fu_20680_p1));

assign add_ln153_231_fu_20701_p2 = ($signed(add_ln153_230_fu_20695_p2) + $signed(sext_ln151_466_fu_20683_p1));

assign add_ln153_232_fu_20711_p2 = ($signed(sext_ln153_135_fu_20707_p1) + $signed(add_ln153_229_fu_20689_p2));

assign add_ln153_233_fu_11683_p2 = ($signed(sext_ln151_452_fu_11365_p1) + $signed(sext_ln151_450_fu_11333_p1));

assign add_ln153_234_fu_11689_p2 = ($signed(add_ln153_233_fu_11683_p2) + $signed(sext_ln151_462_fu_11521_p1));

assign add_ln153_235_fu_11695_p2 = ($signed(sext_ln151_454_fu_11397_p1) + $signed(sext_ln151_458_fu_11461_p1));

assign add_ln153_236_fu_11701_p2 = ($signed(sext_ln151_456_fu_11429_p1) + $signed(sext_ln153_133_fu_11673_p1));

assign add_ln153_237_fu_20726_p2 = ($signed(sext_ln153_138_fu_20723_p1) + $signed(sext_ln153_137_fu_20720_p1));

assign add_ln153_238_fu_20732_p2 = ($signed(add_ln153_237_fu_20726_p2) + $signed(sext_ln153_136_fu_20717_p1));

assign add_ln153_239_fu_20742_p2 = ($signed(sext_ln153_139_fu_20738_p1) + $signed(add_ln153_232_fu_20711_p2));

assign add_ln153_23_fu_19640_p2 = (add_ln153_16_fu_19634_p2 + select_ln126_46_fu_19536_p3);

assign add_ln153_240_fu_12079_p2 = ($signed(sext_ln151_491_fu_12011_p1) + $signed(sext_ln151_493_fu_12043_p1));

assign add_ln153_241_fu_20760_p2 = ($signed(sext_ln153_141_fu_20757_p1) + $signed(select_ln126_27_fu_19422_p3));

assign add_ln153_242_fu_20766_p2 = ($signed(sext_ln151_483_fu_20748_p1) + $signed(sext_ln151_487_fu_20751_p1));

assign add_ln153_243_fu_20772_p2 = ($signed(add_ln153_242_fu_20766_p2) + $signed(sext_ln151_489_fu_20754_p1));

assign add_ln153_244_fu_20782_p2 = ($signed(sext_ln153_142_fu_20778_p1) + $signed(add_ln153_241_fu_20760_p2));

assign add_ln153_245_fu_12085_p2 = ($signed(sext_ln151_475_fu_11767_p1) + $signed(sext_ln151_473_fu_11735_p1));

assign add_ln153_246_fu_12091_p2 = ($signed(add_ln153_245_fu_12085_p2) + $signed(sext_ln151_485_fu_11923_p1));

assign add_ln153_247_fu_12097_p2 = ($signed(sext_ln151_477_fu_11799_p1) + $signed(sext_ln151_481_fu_11863_p1));

assign add_ln153_248_fu_12103_p2 = ($signed(sext_ln151_479_fu_11831_p1) + $signed(sext_ln153_140_fu_12075_p1));

assign add_ln153_249_fu_20797_p2 = ($signed(sext_ln153_145_fu_20794_p1) + $signed(sext_ln153_144_fu_20791_p1));

assign add_ln153_24_fu_4663_p2 = ($signed(sext_ln151_77_fu_4595_p1) + $signed(sext_ln151_79_fu_4627_p1));

assign add_ln153_250_fu_20803_p2 = ($signed(add_ln153_249_fu_20797_p2) + $signed(sext_ln153_143_fu_20788_p1));

assign add_ln153_251_fu_20813_p2 = ($signed(sext_ln153_146_fu_20809_p1) + $signed(add_ln153_244_fu_20782_p2));

assign add_ln153_252_fu_12481_p2 = ($signed(sext_ln151_514_fu_12413_p1) + $signed(sext_ln151_516_fu_12445_p1));

assign add_ln153_253_fu_20831_p2 = ($signed(sext_ln153_148_fu_20828_p1) + $signed(select_ln126_26_fu_19416_p3));

assign add_ln153_254_fu_20837_p2 = ($signed(sext_ln151_506_fu_20819_p1) + $signed(sext_ln151_510_fu_20822_p1));

assign add_ln153_255_fu_20843_p2 = ($signed(add_ln153_254_fu_20837_p2) + $signed(sext_ln151_512_fu_20825_p1));

assign add_ln153_256_fu_20853_p2 = ($signed(sext_ln153_149_fu_20849_p1) + $signed(add_ln153_253_fu_20831_p2));

assign add_ln153_257_fu_12487_p2 = ($signed(sext_ln151_498_fu_12169_p1) + $signed(sext_ln151_496_fu_12137_p1));

assign add_ln153_258_fu_12493_p2 = ($signed(add_ln153_257_fu_12487_p2) + $signed(sext_ln151_508_fu_12325_p1));

assign add_ln153_259_fu_12499_p2 = ($signed(sext_ln151_500_fu_12201_p1) + $signed(sext_ln151_504_fu_12265_p1));

assign add_ln153_25_fu_19652_p2 = ($signed(sext_ln153_16_fu_19649_p1) + $signed(sext_ln153_15_fu_19646_p1));

assign add_ln153_260_fu_12505_p2 = ($signed(sext_ln151_502_fu_12233_p1) + $signed(sext_ln153_147_fu_12477_p1));

assign add_ln153_261_fu_20868_p2 = ($signed(sext_ln153_152_fu_20865_p1) + $signed(sext_ln153_151_fu_20862_p1));

assign add_ln153_262_fu_20874_p2 = ($signed(add_ln153_261_fu_20868_p2) + $signed(sext_ln153_150_fu_20859_p1));

assign add_ln153_263_fu_20884_p2 = ($signed(sext_ln153_153_fu_20880_p1) + $signed(add_ln153_256_fu_20853_p2));

assign add_ln153_264_fu_12883_p2 = ($signed(sext_ln151_537_fu_12815_p1) + $signed(sext_ln151_539_fu_12847_p1));

assign add_ln153_265_fu_20902_p2 = ($signed(sext_ln153_155_fu_20899_p1) + $signed(select_ln126_25_fu_19410_p3));

assign add_ln153_266_fu_20908_p2 = ($signed(sext_ln151_529_fu_20890_p1) + $signed(sext_ln151_533_fu_20893_p1));

assign add_ln153_267_fu_20914_p2 = ($signed(add_ln153_266_fu_20908_p2) + $signed(sext_ln151_535_fu_20896_p1));

assign add_ln153_268_fu_20924_p2 = ($signed(sext_ln153_156_fu_20920_p1) + $signed(add_ln153_265_fu_20902_p2));

assign add_ln153_269_fu_12889_p2 = ($signed(sext_ln151_521_fu_12571_p1) + $signed(sext_ln151_519_fu_12539_p1));

assign add_ln153_26_fu_4669_p2 = ($signed(sext_ln151_69_fu_4467_p1) + $signed(sext_ln151_73_fu_4531_p1));

assign add_ln153_270_fu_12895_p2 = ($signed(add_ln153_269_fu_12889_p2) + $signed(sext_ln151_531_fu_12727_p1));

assign add_ln153_271_fu_12901_p2 = ($signed(sext_ln151_523_fu_12603_p1) + $signed(sext_ln151_527_fu_12667_p1));

assign add_ln153_272_fu_12907_p2 = ($signed(sext_ln151_525_fu_12635_p1) + $signed(sext_ln153_154_fu_12879_p1));

assign add_ln153_273_fu_20939_p2 = ($signed(sext_ln153_159_fu_20936_p1) + $signed(sext_ln153_158_fu_20933_p1));

assign add_ln153_274_fu_20945_p2 = ($signed(add_ln153_273_fu_20939_p2) + $signed(sext_ln153_157_fu_20930_p1));

assign add_ln153_275_fu_20955_p2 = ($signed(sext_ln153_160_fu_20951_p1) + $signed(add_ln153_268_fu_20924_p2));

assign add_ln153_276_fu_13285_p2 = ($signed(sext_ln151_560_fu_13217_p1) + $signed(sext_ln151_562_fu_13249_p1));

assign add_ln153_277_fu_20973_p2 = ($signed(sext_ln153_162_fu_20970_p1) + $signed(select_ln126_24_fu_19403_p3));

assign add_ln153_278_fu_20979_p2 = ($signed(sext_ln151_552_fu_20961_p1) + $signed(sext_ln151_556_fu_20964_p1));

assign add_ln153_279_fu_20985_p2 = ($signed(add_ln153_278_fu_20979_p2) + $signed(sext_ln151_558_fu_20967_p1));

assign add_ln153_27_fu_4675_p2 = ($signed(add_ln153_26_fu_4669_p2) + $signed(sext_ln151_75_fu_4563_p1));

assign add_ln153_280_fu_20995_p2 = ($signed(sext_ln153_163_fu_20991_p1) + $signed(add_ln153_277_fu_20973_p2));

assign add_ln153_281_fu_13291_p2 = ($signed(sext_ln151_544_fu_12973_p1) + $signed(sext_ln151_542_fu_12941_p1));

assign add_ln153_282_fu_13297_p2 = ($signed(add_ln153_281_fu_13291_p2) + $signed(sext_ln151_554_fu_13129_p1));

assign add_ln153_283_fu_13303_p2 = ($signed(sext_ln151_546_fu_13005_p1) + $signed(sext_ln151_550_fu_13069_p1));

assign add_ln153_284_fu_13309_p2 = ($signed(sext_ln151_548_fu_13037_p1) + $signed(sext_ln153_161_fu_13281_p1));

assign add_ln153_285_fu_21010_p2 = ($signed(sext_ln153_166_fu_21007_p1) + $signed(sext_ln153_165_fu_21004_p1));

assign add_ln153_286_fu_21016_p2 = ($signed(add_ln153_285_fu_21010_p2) + $signed(sext_ln153_164_fu_21001_p1));

assign add_ln153_287_fu_21026_p2 = ($signed(sext_ln153_167_fu_21022_p1) + $signed(add_ln153_280_fu_20995_p2));

assign add_ln153_288_fu_13555_p2 = ($signed(sext_ln151_583_fu_13509_p1) + $signed(sext_ln151_585_fu_13530_p1));

assign add_ln153_289_fu_21044_p2 = ($signed(sext_ln153_169_fu_21041_p1) + $signed(select_ln126_23_fu_19397_p3));

assign add_ln153_28_fu_19683_p2 = ($signed(sext_ln153_20_fu_19679_p1) + $signed(add_ln153_25_fu_19652_p2));

assign add_ln153_290_fu_21050_p2 = ($signed(sext_ln151_575_fu_21032_p1) + $signed(sext_ln151_579_fu_21035_p1));

assign add_ln153_291_fu_21056_p2 = ($signed(add_ln153_290_fu_21050_p2) + $signed(sext_ln151_581_fu_21038_p1));

assign add_ln153_292_fu_21066_p2 = ($signed(sext_ln153_170_fu_21062_p1) + $signed(add_ln153_289_fu_21044_p2));

assign add_ln153_293_fu_13561_p2 = ($signed(sext_ln151_567_fu_13353_p1) + $signed(sext_ln151_565_fu_13332_p1));

assign add_ln153_294_fu_13567_p2 = ($signed(add_ln153_293_fu_13561_p2) + $signed(sext_ln151_577_fu_13454_p1));

assign add_ln153_295_fu_13573_p2 = ($signed(sext_ln151_569_fu_13374_p1) + $signed(sext_ln151_573_fu_13416_p1));

assign add_ln153_296_fu_13579_p2 = ($signed(sext_ln151_571_fu_13395_p1) + $signed(sext_ln153_168_fu_13551_p1));

assign add_ln153_297_fu_21081_p2 = ($signed(sext_ln153_173_fu_21078_p1) + $signed(sext_ln153_172_fu_21075_p1));

assign add_ln153_298_fu_21087_p2 = ($signed(add_ln153_297_fu_21081_p2) + $signed(sext_ln153_171_fu_21072_p1));

assign add_ln153_299_fu_21097_p2 = ($signed(sext_ln153_174_fu_21093_p1) + $signed(add_ln153_292_fu_21066_p2));

assign add_ln153_29_fu_4681_p2 = ($signed(sext_ln151_61_fu_4339_p1) + $signed(sext_ln151_59_fu_4307_p1));

assign add_ln153_2_fu_3817_p2 = ($signed(sext_ln151_17_fu_3597_p1) + $signed(sext_ln151_23_fu_3667_p1));

assign add_ln153_300_fu_13789_p2 = ($signed(sext_ln151_596_fu_13749_p1) + $signed(sext_ln151_597_fu_13767_p1));

assign add_ln153_301_fu_21115_p2 = ($signed(sext_ln153_176_fu_21112_p1) + $signed(select_ln126_22_fu_19391_p3));

assign add_ln153_302_fu_21121_p2 = ($signed(sext_ln151_592_fu_21103_p1) + $signed(sext_ln151_594_fu_21106_p1));

assign add_ln153_303_fu_21127_p2 = ($signed(add_ln153_302_fu_21121_p2) + $signed(sext_ln151_595_fu_21109_p1));

assign add_ln153_304_fu_21137_p2 = ($signed(sext_ln153_177_fu_21133_p1) + $signed(add_ln153_301_fu_21115_p2));

assign add_ln153_305_fu_13795_p2 = ($signed(sext_ln151_588_fu_13617_p1) + $signed(sext_ln151_587_fu_13599_p1));

assign add_ln153_306_fu_13801_p2 = ($signed(add_ln153_305_fu_13795_p2) + $signed(sext_ln151_593_fu_13703_p1));

assign add_ln153_307_fu_13807_p2 = ($signed(sext_ln151_589_fu_13635_p1) + $signed(sext_ln151_591_fu_13671_p1));

assign add_ln153_308_fu_13813_p2 = ($signed(sext_ln151_590_fu_13653_p1) + $signed(sext_ln153_175_fu_13785_p1));

assign add_ln153_309_fu_21152_p2 = ($signed(sext_ln153_180_fu_21149_p1) + $signed(sext_ln153_179_fu_21146_p1));

assign add_ln153_30_fu_4687_p2 = ($signed(add_ln153_29_fu_4681_p2) + $signed(sext_ln151_71_fu_4499_p1));

assign add_ln153_310_fu_21158_p2 = ($signed(add_ln153_309_fu_21152_p2) + $signed(sext_ln153_178_fu_21143_p1));

assign add_ln153_311_fu_21168_p2 = ($signed(sext_ln153_181_fu_21164_p1) + $signed(add_ln153_304_fu_21137_p2));

assign add_ln153_312_fu_14023_p2 = ($signed(sext_ln151_607_fu_13983_p1) + $signed(sext_ln151_608_fu_14001_p1));

assign add_ln153_313_fu_21186_p2 = ($signed(sext_ln153_183_fu_21183_p1) + $signed(select_ln126_21_fu_19385_p3));

assign add_ln153_314_fu_21192_p2 = ($signed(sext_ln151_603_fu_21174_p1) + $signed(sext_ln151_605_fu_21177_p1));

assign add_ln153_315_fu_21198_p2 = ($signed(add_ln153_314_fu_21192_p2) + $signed(sext_ln151_606_fu_21180_p1));

assign add_ln153_316_fu_21208_p2 = ($signed(sext_ln153_184_fu_21204_p1) + $signed(add_ln153_313_fu_21186_p2));

assign add_ln153_317_fu_14029_p2 = ($signed(sext_ln151_599_fu_13851_p1) + $signed(sext_ln151_598_fu_13833_p1));

assign add_ln153_318_fu_14035_p2 = ($signed(add_ln153_317_fu_14029_p2) + $signed(sext_ln151_604_fu_13937_p1));

assign add_ln153_319_fu_14041_p2 = ($signed(sext_ln151_600_fu_13869_p1) + $signed(sext_ln151_602_fu_13905_p1));

assign add_ln153_31_fu_4693_p2 = ($signed(sext_ln151_63_fu_4371_p1) + $signed(sext_ln151_67_fu_4435_p1));

assign add_ln153_320_fu_14047_p2 = ($signed(sext_ln151_601_fu_13887_p1) + $signed(sext_ln153_182_fu_14019_p1));

assign add_ln153_321_fu_21223_p2 = ($signed(sext_ln153_187_fu_21220_p1) + $signed(sext_ln153_186_fu_21217_p1));

assign add_ln153_322_fu_21229_p2 = ($signed(add_ln153_321_fu_21223_p2) + $signed(sext_ln153_185_fu_21214_p1));

assign add_ln153_323_fu_21239_p2 = ($signed(sext_ln153_188_fu_21235_p1) + $signed(add_ln153_316_fu_21208_p2));

assign add_ln153_324_fu_14257_p2 = ($signed(sext_ln151_618_fu_14217_p1) + $signed(sext_ln151_619_fu_14235_p1));

assign add_ln153_325_fu_21257_p2 = ($signed(sext_ln153_190_fu_21254_p1) + $signed(select_ln126_20_fu_19379_p3));

assign add_ln153_326_fu_21263_p2 = ($signed(sext_ln151_614_fu_21245_p1) + $signed(sext_ln151_616_fu_21248_p1));

assign add_ln153_327_fu_21269_p2 = ($signed(add_ln153_326_fu_21263_p2) + $signed(sext_ln151_617_fu_21251_p1));

assign add_ln153_328_fu_21279_p2 = ($signed(sext_ln153_191_fu_21275_p1) + $signed(add_ln153_325_fu_21257_p2));

assign add_ln153_329_fu_14263_p2 = ($signed(sext_ln151_610_fu_14085_p1) + $signed(sext_ln151_609_fu_14067_p1));

assign add_ln153_32_fu_4699_p2 = ($signed(sext_ln151_65_fu_4403_p1) + $signed(sext_ln153_14_fu_4659_p1));

assign add_ln153_330_fu_14269_p2 = ($signed(add_ln153_329_fu_14263_p2) + $signed(sext_ln151_615_fu_14171_p1));

assign add_ln153_331_fu_14275_p2 = ($signed(sext_ln151_611_fu_14103_p1) + $signed(sext_ln151_613_fu_14139_p1));

assign add_ln153_332_fu_14281_p2 = ($signed(sext_ln151_612_fu_14121_p1) + $signed(sext_ln153_189_fu_14253_p1));

assign add_ln153_333_fu_21294_p2 = ($signed(sext_ln153_194_fu_21291_p1) + $signed(sext_ln153_193_fu_21288_p1));

assign add_ln153_334_fu_21300_p2 = ($signed(add_ln153_333_fu_21294_p2) + $signed(sext_ln153_192_fu_21285_p1));

assign add_ln153_335_fu_21310_p2 = ($signed(sext_ln153_195_fu_21306_p1) + $signed(add_ln153_328_fu_21279_p2));

assign add_ln153_336_fu_14491_p2 = ($signed(sext_ln151_629_fu_14451_p1) + $signed(sext_ln151_630_fu_14469_p1));

assign add_ln153_337_fu_21328_p2 = ($signed(sext_ln153_197_fu_21325_p1) + $signed(select_ln126_19_fu_19373_p3));

assign add_ln153_338_fu_21334_p2 = ($signed(sext_ln151_625_fu_21316_p1) + $signed(sext_ln151_627_fu_21319_p1));

assign add_ln153_339_fu_21340_p2 = ($signed(add_ln153_338_fu_21334_p2) + $signed(sext_ln151_628_fu_21322_p1));

assign add_ln153_33_fu_19667_p2 = ($signed(sext_ln153_19_fu_19664_p1) + $signed(sext_ln153_18_fu_19661_p1));

assign add_ln153_340_fu_21350_p2 = ($signed(sext_ln153_198_fu_21346_p1) + $signed(add_ln153_337_fu_21328_p2));

assign add_ln153_341_fu_14497_p2 = ($signed(sext_ln151_621_fu_14319_p1) + $signed(sext_ln151_620_fu_14301_p1));

assign add_ln153_342_fu_14503_p2 = ($signed(add_ln153_341_fu_14497_p2) + $signed(sext_ln151_626_fu_14405_p1));

assign add_ln153_343_fu_14509_p2 = ($signed(sext_ln151_622_fu_14337_p1) + $signed(sext_ln151_624_fu_14373_p1));

assign add_ln153_344_fu_14515_p2 = ($signed(sext_ln151_623_fu_14355_p1) + $signed(sext_ln153_196_fu_14487_p1));

assign add_ln153_345_fu_21365_p2 = ($signed(sext_ln153_201_fu_21362_p1) + $signed(sext_ln153_200_fu_21359_p1));

assign add_ln153_346_fu_21371_p2 = ($signed(add_ln153_345_fu_21365_p2) + $signed(sext_ln153_199_fu_21356_p1));

assign add_ln153_347_fu_21381_p2 = ($signed(sext_ln153_202_fu_21377_p1) + $signed(add_ln153_340_fu_21350_p2));

assign add_ln153_348_fu_14725_p2 = ($signed(sext_ln151_640_fu_14685_p1) + $signed(sext_ln151_641_fu_14703_p1));

assign add_ln153_349_fu_21399_p2 = ($signed(sext_ln153_204_fu_21396_p1) + $signed(select_ln126_18_fu_19367_p3));

assign add_ln153_34_fu_19673_p2 = ($signed(add_ln153_33_fu_19667_p2) + $signed(sext_ln153_17_fu_19658_p1));

assign add_ln153_350_fu_21405_p2 = ($signed(sext_ln151_636_fu_21387_p1) + $signed(sext_ln151_638_fu_21390_p1));

assign add_ln153_351_fu_21411_p2 = ($signed(add_ln153_350_fu_21405_p2) + $signed(sext_ln151_639_fu_21393_p1));

assign add_ln153_352_fu_21421_p2 = ($signed(sext_ln153_205_fu_21417_p1) + $signed(add_ln153_349_fu_21399_p2));

assign add_ln153_353_fu_14731_p2 = ($signed(sext_ln151_632_fu_14553_p1) + $signed(sext_ln151_631_fu_14535_p1));

assign add_ln153_354_fu_14737_p2 = ($signed(add_ln153_353_fu_14731_p2) + $signed(sext_ln151_637_fu_14639_p1));

assign add_ln153_355_fu_14743_p2 = ($signed(sext_ln151_633_fu_14571_p1) + $signed(sext_ln151_635_fu_14607_p1));

assign add_ln153_356_fu_14749_p2 = ($signed(sext_ln151_634_fu_14589_p1) + $signed(sext_ln153_203_fu_14721_p1));

assign add_ln153_357_fu_21436_p2 = ($signed(sext_ln153_208_fu_21433_p1) + $signed(sext_ln153_207_fu_21430_p1));

assign add_ln153_358_fu_21442_p2 = ($signed(add_ln153_357_fu_21436_p2) + $signed(sext_ln153_206_fu_21427_p1));

assign add_ln153_359_fu_21452_p2 = ($signed(sext_ln153_209_fu_21448_p1) + $signed(add_ln153_352_fu_21421_p2));

assign add_ln153_35_fu_19689_p2 = (add_ln153_28_fu_19683_p2 + select_ln126_45_fu_19530_p3);

assign add_ln153_360_fu_14959_p2 = ($signed(sext_ln151_651_fu_14919_p1) + $signed(sext_ln151_652_fu_14937_p1));

assign add_ln153_361_fu_21470_p2 = ($signed(sext_ln153_211_fu_21467_p1) + $signed(select_ln126_17_fu_19361_p3));

assign add_ln153_362_fu_21476_p2 = ($signed(sext_ln151_647_fu_21458_p1) + $signed(sext_ln151_649_fu_21461_p1));

assign add_ln153_363_fu_21482_p2 = ($signed(add_ln153_362_fu_21476_p2) + $signed(sext_ln151_650_fu_21464_p1));

assign add_ln153_364_fu_21492_p2 = ($signed(sext_ln153_212_fu_21488_p1) + $signed(add_ln153_361_fu_21470_p2));

assign add_ln153_365_fu_14965_p2 = ($signed(sext_ln151_643_fu_14787_p1) + $signed(sext_ln151_642_fu_14769_p1));

assign add_ln153_366_fu_14971_p2 = ($signed(add_ln153_365_fu_14965_p2) + $signed(sext_ln151_648_fu_14873_p1));

assign add_ln153_367_fu_14977_p2 = ($signed(sext_ln151_644_fu_14805_p1) + $signed(sext_ln151_646_fu_14841_p1));

assign add_ln153_368_fu_14983_p2 = ($signed(sext_ln151_645_fu_14823_p1) + $signed(sext_ln153_210_fu_14955_p1));

assign add_ln153_369_fu_21507_p2 = ($signed(sext_ln153_215_fu_21504_p1) + $signed(sext_ln153_214_fu_21501_p1));

assign add_ln153_36_fu_5089_p2 = ($signed(sext_ln151_100_fu_5021_p1) + $signed(sext_ln151_102_fu_5053_p1));

assign add_ln153_370_fu_21513_p2 = ($signed(add_ln153_369_fu_21507_p2) + $signed(sext_ln153_213_fu_21498_p1));

assign add_ln153_371_fu_21523_p2 = ($signed(sext_ln153_216_fu_21519_p1) + $signed(add_ln153_364_fu_21492_p2));

assign add_ln153_372_fu_15193_p2 = ($signed(sext_ln151_662_fu_15153_p1) + $signed(sext_ln151_663_fu_15171_p1));

assign add_ln153_373_fu_21541_p2 = ($signed(sext_ln153_218_fu_21538_p1) + $signed(select_ln126_16_fu_19355_p3));

assign add_ln153_374_fu_21547_p2 = ($signed(sext_ln151_658_fu_21529_p1) + $signed(sext_ln151_660_fu_21532_p1));

assign add_ln153_375_fu_21553_p2 = ($signed(add_ln153_374_fu_21547_p2) + $signed(sext_ln151_661_fu_21535_p1));

assign add_ln153_376_fu_21563_p2 = ($signed(sext_ln153_219_fu_21559_p1) + $signed(add_ln153_373_fu_21541_p2));

assign add_ln153_377_fu_15199_p2 = ($signed(sext_ln151_654_fu_15021_p1) + $signed(sext_ln151_653_fu_15003_p1));

assign add_ln153_378_fu_15205_p2 = ($signed(add_ln153_377_fu_15199_p2) + $signed(sext_ln151_659_fu_15107_p1));

assign add_ln153_379_fu_15211_p2 = ($signed(sext_ln151_655_fu_15039_p1) + $signed(sext_ln151_657_fu_15075_p1));

assign add_ln153_37_fu_19701_p2 = ($signed(sext_ln153_23_fu_19698_p1) + $signed(sext_ln153_22_fu_19695_p1));

assign add_ln153_380_fu_15217_p2 = ($signed(sext_ln151_656_fu_15057_p1) + $signed(sext_ln153_217_fu_15189_p1));

assign add_ln153_381_fu_21578_p2 = ($signed(sext_ln153_222_fu_21575_p1) + $signed(sext_ln153_221_fu_21572_p1));

assign add_ln153_382_fu_21584_p2 = ($signed(add_ln153_381_fu_21578_p2) + $signed(sext_ln153_220_fu_21569_p1));

assign add_ln153_383_fu_21594_p2 = ($signed(sext_ln153_223_fu_21590_p1) + $signed(add_ln153_376_fu_21563_p2));

assign add_ln153_384_fu_15427_p2 = ($signed(sext_ln151_673_fu_15387_p1) + $signed(sext_ln151_674_fu_15405_p1));

assign add_ln153_385_fu_21612_p2 = ($signed(sext_ln153_225_fu_21609_p1) + $signed(select_ln126_15_fu_19349_p3));

assign add_ln153_386_fu_21618_p2 = ($signed(sext_ln151_669_fu_21600_p1) + $signed(sext_ln151_671_fu_21603_p1));

assign add_ln153_387_fu_21624_p2 = ($signed(add_ln153_386_fu_21618_p2) + $signed(sext_ln151_672_fu_21606_p1));

assign add_ln153_388_fu_21634_p2 = ($signed(sext_ln153_226_fu_21630_p1) + $signed(add_ln153_385_fu_21612_p2));

assign add_ln153_389_fu_15433_p2 = ($signed(sext_ln151_665_fu_15255_p1) + $signed(sext_ln151_664_fu_15237_p1));

assign add_ln153_38_fu_5095_p2 = ($signed(sext_ln151_92_fu_4893_p1) + $signed(sext_ln151_96_fu_4957_p1));

assign add_ln153_390_fu_15439_p2 = ($signed(add_ln153_389_fu_15433_p2) + $signed(sext_ln151_670_fu_15341_p1));

assign add_ln153_391_fu_15445_p2 = ($signed(sext_ln151_666_fu_15273_p1) + $signed(sext_ln151_668_fu_15309_p1));

assign add_ln153_392_fu_15451_p2 = ($signed(sext_ln151_667_fu_15291_p1) + $signed(sext_ln153_224_fu_15423_p1));

assign add_ln153_393_fu_21649_p2 = ($signed(sext_ln153_229_fu_21646_p1) + $signed(sext_ln153_228_fu_21643_p1));

assign add_ln153_394_fu_21655_p2 = ($signed(add_ln153_393_fu_21649_p2) + $signed(sext_ln153_227_fu_21640_p1));

assign add_ln153_395_fu_21665_p2 = ($signed(sext_ln153_230_fu_21661_p1) + $signed(add_ln153_388_fu_21634_p2));

assign add_ln153_396_fu_15661_p2 = ($signed(sext_ln151_684_fu_15621_p1) + $signed(sext_ln151_685_fu_15639_p1));

assign add_ln153_397_fu_21683_p2 = ($signed(sext_ln153_232_fu_21680_p1) + $signed(select_ln126_14_fu_19343_p3));

assign add_ln153_398_fu_21689_p2 = ($signed(sext_ln151_680_fu_21671_p1) + $signed(sext_ln151_682_fu_21674_p1));

assign add_ln153_399_fu_21695_p2 = ($signed(add_ln153_398_fu_21689_p2) + $signed(sext_ln151_683_fu_21677_p1));

assign add_ln153_39_fu_5101_p2 = ($signed(add_ln153_38_fu_5095_p2) + $signed(sext_ln151_98_fu_4989_p1));

assign add_ln153_3_fu_3823_p2 = ($signed(add_ln153_2_fu_3817_p2) + $signed(sext_ln151_26_fu_3702_p1));

assign add_ln153_400_fu_21705_p2 = ($signed(sext_ln153_233_fu_21701_p1) + $signed(add_ln153_397_fu_21683_p2));

assign add_ln153_401_fu_15667_p2 = ($signed(sext_ln151_676_fu_15489_p1) + $signed(sext_ln151_675_fu_15471_p1));

assign add_ln153_402_fu_15673_p2 = ($signed(add_ln153_401_fu_15667_p2) + $signed(sext_ln151_681_fu_15575_p1));

assign add_ln153_403_fu_15679_p2 = ($signed(sext_ln151_677_fu_15507_p1) + $signed(sext_ln151_679_fu_15543_p1));

assign add_ln153_404_fu_15685_p2 = ($signed(sext_ln151_678_fu_15525_p1) + $signed(sext_ln153_231_fu_15657_p1));

assign add_ln153_405_fu_21720_p2 = ($signed(sext_ln153_236_fu_21717_p1) + $signed(sext_ln153_235_fu_21714_p1));

assign add_ln153_406_fu_21726_p2 = ($signed(add_ln153_405_fu_21720_p2) + $signed(sext_ln153_234_fu_21711_p1));

assign add_ln153_407_fu_21736_p2 = ($signed(sext_ln153_237_fu_21732_p1) + $signed(add_ln153_400_fu_21705_p2));

assign add_ln153_408_fu_15895_p2 = ($signed(sext_ln151_695_fu_15855_p1) + $signed(sext_ln151_696_fu_15873_p1));

assign add_ln153_409_fu_21754_p2 = ($signed(sext_ln153_239_fu_21751_p1) + $signed(select_ln126_13_fu_19337_p3));

assign add_ln153_40_fu_19732_p2 = ($signed(sext_ln153_27_fu_19728_p1) + $signed(add_ln153_37_fu_19701_p2));

assign add_ln153_410_fu_21760_p2 = ($signed(sext_ln151_691_fu_21742_p1) + $signed(sext_ln151_693_fu_21745_p1));

assign add_ln153_411_fu_21766_p2 = ($signed(add_ln153_410_fu_21760_p2) + $signed(sext_ln151_694_fu_21748_p1));

assign add_ln153_412_fu_21776_p2 = ($signed(sext_ln153_240_fu_21772_p1) + $signed(add_ln153_409_fu_21754_p2));

assign add_ln153_413_fu_15901_p2 = ($signed(sext_ln151_687_fu_15723_p1) + $signed(sext_ln151_686_fu_15705_p1));

assign add_ln153_414_fu_15907_p2 = ($signed(add_ln153_413_fu_15901_p2) + $signed(sext_ln151_692_fu_15809_p1));

assign add_ln153_415_fu_15913_p2 = ($signed(sext_ln151_688_fu_15741_p1) + $signed(sext_ln151_690_fu_15777_p1));

assign add_ln153_416_fu_15919_p2 = ($signed(sext_ln151_689_fu_15759_p1) + $signed(sext_ln153_238_fu_15891_p1));

assign add_ln153_417_fu_21791_p2 = ($signed(sext_ln153_243_fu_21788_p1) + $signed(sext_ln153_242_fu_21785_p1));

assign add_ln153_418_fu_21797_p2 = ($signed(add_ln153_417_fu_21791_p2) + $signed(sext_ln153_241_fu_21782_p1));

assign add_ln153_419_fu_21807_p2 = ($signed(sext_ln153_244_fu_21803_p1) + $signed(add_ln153_412_fu_21776_p2));

assign add_ln153_41_fu_5107_p2 = ($signed(sext_ln151_84_fu_4765_p1) + $signed(sext_ln151_82_fu_4733_p1));

assign add_ln153_420_fu_16129_p2 = ($signed(sext_ln151_706_fu_16089_p1) + $signed(sext_ln151_707_fu_16107_p1));

assign add_ln153_421_fu_21825_p2 = ($signed(sext_ln153_246_fu_21822_p1) + $signed(select_ln126_12_fu_19331_p3));

assign add_ln153_422_fu_21831_p2 = ($signed(sext_ln151_702_fu_21813_p1) + $signed(sext_ln151_704_fu_21816_p1));

assign add_ln153_423_fu_21837_p2 = ($signed(add_ln153_422_fu_21831_p2) + $signed(sext_ln151_705_fu_21819_p1));

assign add_ln153_424_fu_21847_p2 = ($signed(sext_ln153_247_fu_21843_p1) + $signed(add_ln153_421_fu_21825_p2));

assign add_ln153_425_fu_16135_p2 = ($signed(sext_ln151_698_fu_15957_p1) + $signed(sext_ln151_697_fu_15939_p1));

assign add_ln153_426_fu_16141_p2 = ($signed(add_ln153_425_fu_16135_p2) + $signed(sext_ln151_703_fu_16043_p1));

assign add_ln153_427_fu_16147_p2 = ($signed(sext_ln151_699_fu_15975_p1) + $signed(sext_ln151_701_fu_16011_p1));

assign add_ln153_428_fu_16153_p2 = ($signed(sext_ln151_700_fu_15993_p1) + $signed(sext_ln153_245_fu_16125_p1));

assign add_ln153_429_fu_21862_p2 = ($signed(sext_ln153_250_fu_21859_p1) + $signed(sext_ln153_249_fu_21856_p1));

assign add_ln153_42_fu_5113_p2 = ($signed(add_ln153_41_fu_5107_p2) + $signed(sext_ln151_94_fu_4925_p1));

assign add_ln153_430_fu_21868_p2 = ($signed(add_ln153_429_fu_21862_p2) + $signed(sext_ln153_248_fu_21853_p1));

assign add_ln153_431_fu_21878_p2 = ($signed(sext_ln153_251_fu_21874_p1) + $signed(add_ln153_424_fu_21847_p2));

assign add_ln153_432_fu_16363_p2 = ($signed(sext_ln151_717_fu_16323_p1) + $signed(sext_ln151_718_fu_16341_p1));

assign add_ln153_433_fu_21896_p2 = ($signed(sext_ln153_253_fu_21893_p1) + $signed(select_ln126_11_fu_19325_p3));

assign add_ln153_434_fu_21902_p2 = ($signed(sext_ln151_713_fu_21884_p1) + $signed(sext_ln151_715_fu_21887_p1));

assign add_ln153_435_fu_21908_p2 = ($signed(add_ln153_434_fu_21902_p2) + $signed(sext_ln151_716_fu_21890_p1));

assign add_ln153_436_fu_21918_p2 = ($signed(sext_ln153_254_fu_21914_p1) + $signed(add_ln153_433_fu_21896_p2));

assign add_ln153_437_fu_16369_p2 = ($signed(sext_ln151_709_fu_16191_p1) + $signed(sext_ln151_708_fu_16173_p1));

assign add_ln153_438_fu_16375_p2 = ($signed(add_ln153_437_fu_16369_p2) + $signed(sext_ln151_714_fu_16277_p1));

assign add_ln153_439_fu_16381_p2 = ($signed(sext_ln151_710_fu_16209_p1) + $signed(sext_ln151_712_fu_16245_p1));

assign add_ln153_43_fu_5119_p2 = ($signed(sext_ln151_86_fu_4797_p1) + $signed(sext_ln151_90_fu_4861_p1));

assign add_ln153_440_fu_16387_p2 = ($signed(sext_ln151_711_fu_16227_p1) + $signed(sext_ln153_252_fu_16359_p1));

assign add_ln153_441_fu_21933_p2 = ($signed(sext_ln153_257_fu_21930_p1) + $signed(sext_ln153_256_fu_21927_p1));

assign add_ln153_442_fu_21939_p2 = ($signed(add_ln153_441_fu_21933_p2) + $signed(sext_ln153_255_fu_21924_p1));

assign add_ln153_443_fu_21949_p2 = ($signed(sext_ln153_258_fu_21945_p1) + $signed(add_ln153_436_fu_21918_p2));

assign add_ln153_444_fu_16597_p2 = ($signed(sext_ln151_728_fu_16557_p1) + $signed(sext_ln151_729_fu_16575_p1));

assign add_ln153_445_fu_21967_p2 = ($signed(sext_ln153_260_fu_21964_p1) + $signed(select_ln126_10_fu_19319_p3));

assign add_ln153_446_fu_21973_p2 = ($signed(sext_ln151_724_fu_21955_p1) + $signed(sext_ln151_726_fu_21958_p1));

assign add_ln153_447_fu_21979_p2 = ($signed(add_ln153_446_fu_21973_p2) + $signed(sext_ln151_727_fu_21961_p1));

assign add_ln153_448_fu_21989_p2 = ($signed(sext_ln153_261_fu_21985_p1) + $signed(add_ln153_445_fu_21967_p2));

assign add_ln153_449_fu_16603_p2 = ($signed(sext_ln151_720_fu_16425_p1) + $signed(sext_ln151_719_fu_16407_p1));

assign add_ln153_44_fu_5125_p2 = ($signed(sext_ln151_88_fu_4829_p1) + $signed(sext_ln153_21_fu_5085_p1));

assign add_ln153_450_fu_16609_p2 = ($signed(add_ln153_449_fu_16603_p2) + $signed(sext_ln151_725_fu_16511_p1));

assign add_ln153_451_fu_16615_p2 = ($signed(sext_ln151_721_fu_16443_p1) + $signed(sext_ln151_723_fu_16479_p1));

assign add_ln153_452_fu_16621_p2 = ($signed(sext_ln151_722_fu_16461_p1) + $signed(sext_ln153_259_fu_16593_p1));

assign add_ln153_453_fu_22004_p2 = ($signed(sext_ln153_264_fu_22001_p1) + $signed(sext_ln153_263_fu_21998_p1));

assign add_ln153_454_fu_22010_p2 = ($signed(add_ln153_453_fu_22004_p2) + $signed(sext_ln153_262_fu_21995_p1));

assign add_ln153_455_fu_22020_p2 = ($signed(sext_ln153_265_fu_22016_p1) + $signed(add_ln153_448_fu_21989_p2));

assign add_ln153_456_fu_16831_p2 = ($signed(sext_ln151_739_fu_16791_p1) + $signed(sext_ln151_740_fu_16809_p1));

assign add_ln153_457_fu_22038_p2 = ($signed(sext_ln153_267_fu_22035_p1) + $signed(select_ln126_9_fu_19313_p3));

assign add_ln153_458_fu_22044_p2 = ($signed(sext_ln151_735_fu_22026_p1) + $signed(sext_ln151_737_fu_22029_p1));

assign add_ln153_459_fu_22050_p2 = ($signed(add_ln153_458_fu_22044_p2) + $signed(sext_ln151_738_fu_22032_p1));

assign add_ln153_45_fu_19716_p2 = ($signed(sext_ln153_26_fu_19713_p1) + $signed(sext_ln153_25_fu_19710_p1));

assign add_ln153_460_fu_22060_p2 = ($signed(sext_ln153_268_fu_22056_p1) + $signed(add_ln153_457_fu_22038_p2));

assign add_ln153_461_fu_16837_p2 = ($signed(sext_ln151_731_fu_16659_p1) + $signed(sext_ln151_730_fu_16641_p1));

assign add_ln153_462_fu_16843_p2 = ($signed(add_ln153_461_fu_16837_p2) + $signed(sext_ln151_736_fu_16745_p1));

assign add_ln153_463_fu_16849_p2 = ($signed(sext_ln151_732_fu_16677_p1) + $signed(sext_ln151_734_fu_16713_p1));

assign add_ln153_464_fu_16855_p2 = ($signed(sext_ln151_733_fu_16695_p1) + $signed(sext_ln153_266_fu_16827_p1));

assign add_ln153_465_fu_22075_p2 = ($signed(sext_ln153_271_fu_22072_p1) + $signed(sext_ln153_270_fu_22069_p1));

assign add_ln153_466_fu_22081_p2 = ($signed(add_ln153_465_fu_22075_p2) + $signed(sext_ln153_269_fu_22066_p1));

assign add_ln153_467_fu_22091_p2 = ($signed(sext_ln153_272_fu_22087_p1) + $signed(add_ln153_460_fu_22060_p2));

assign add_ln153_468_fu_17065_p2 = ($signed(sext_ln151_750_fu_17025_p1) + $signed(sext_ln151_751_fu_17043_p1));

assign add_ln153_469_fu_22109_p2 = ($signed(sext_ln153_274_fu_22106_p1) + $signed(select_ln126_8_fu_19307_p3));

assign add_ln153_46_fu_19722_p2 = ($signed(add_ln153_45_fu_19716_p2) + $signed(sext_ln153_24_fu_19707_p1));

assign add_ln153_470_fu_22115_p2 = ($signed(sext_ln151_746_fu_22097_p1) + $signed(sext_ln151_748_fu_22100_p1));

assign add_ln153_471_fu_22121_p2 = ($signed(add_ln153_470_fu_22115_p2) + $signed(sext_ln151_749_fu_22103_p1));

assign add_ln153_472_fu_22131_p2 = ($signed(sext_ln153_275_fu_22127_p1) + $signed(add_ln153_469_fu_22109_p2));

assign add_ln153_473_fu_17071_p2 = ($signed(sext_ln151_742_fu_16893_p1) + $signed(sext_ln151_741_fu_16875_p1));

assign add_ln153_474_fu_17077_p2 = ($signed(add_ln153_473_fu_17071_p2) + $signed(sext_ln151_747_fu_16979_p1));

assign add_ln153_475_fu_17083_p2 = ($signed(sext_ln151_743_fu_16911_p1) + $signed(sext_ln151_745_fu_16947_p1));

assign add_ln153_476_fu_17089_p2 = ($signed(sext_ln151_744_fu_16929_p1) + $signed(sext_ln153_273_fu_17061_p1));

assign add_ln153_477_fu_22146_p2 = ($signed(sext_ln153_278_fu_22143_p1) + $signed(sext_ln153_277_fu_22140_p1));

assign add_ln153_478_fu_22152_p2 = ($signed(add_ln153_477_fu_22146_p2) + $signed(sext_ln153_276_fu_22137_p1));

assign add_ln153_479_fu_22162_p2 = ($signed(sext_ln153_279_fu_22158_p1) + $signed(add_ln153_472_fu_22131_p2));

assign add_ln153_47_fu_19738_p2 = (add_ln153_40_fu_19732_p2 + select_ln126_44_fu_19524_p3);

assign add_ln153_480_fu_17299_p2 = ($signed(sext_ln151_761_fu_17259_p1) + $signed(sext_ln151_762_fu_17277_p1));

assign add_ln153_481_fu_22180_p2 = ($signed(sext_ln153_281_fu_22177_p1) + $signed(select_ln126_7_fu_19301_p3));

assign add_ln153_482_fu_22186_p2 = ($signed(sext_ln151_757_fu_22168_p1) + $signed(sext_ln151_759_fu_22171_p1));

assign add_ln153_483_fu_22192_p2 = ($signed(add_ln153_482_fu_22186_p2) + $signed(sext_ln151_760_fu_22174_p1));

assign add_ln153_484_fu_22202_p2 = ($signed(sext_ln153_282_fu_22198_p1) + $signed(add_ln153_481_fu_22180_p2));

assign add_ln153_485_fu_17305_p2 = ($signed(sext_ln151_753_fu_17127_p1) + $signed(sext_ln151_752_fu_17109_p1));

assign add_ln153_486_fu_17311_p2 = ($signed(add_ln153_485_fu_17305_p2) + $signed(sext_ln151_758_fu_17213_p1));

assign add_ln153_487_fu_17317_p2 = ($signed(sext_ln151_754_fu_17145_p1) + $signed(sext_ln151_756_fu_17181_p1));

assign add_ln153_488_fu_17323_p2 = ($signed(sext_ln151_755_fu_17163_p1) + $signed(sext_ln153_280_fu_17295_p1));

assign add_ln153_489_fu_22217_p2 = ($signed(sext_ln153_285_fu_22214_p1) + $signed(sext_ln153_284_fu_22211_p1));

assign add_ln153_48_fu_5515_p2 = ($signed(sext_ln151_123_fu_5447_p1) + $signed(sext_ln151_125_fu_5479_p1));

assign add_ln153_490_fu_22223_p2 = ($signed(add_ln153_489_fu_22217_p2) + $signed(sext_ln153_283_fu_22208_p1));

assign add_ln153_491_fu_22233_p2 = ($signed(sext_ln153_286_fu_22229_p1) + $signed(add_ln153_484_fu_22202_p2));

assign add_ln153_492_fu_17533_p2 = ($signed(sext_ln151_772_fu_17493_p1) + $signed(sext_ln151_773_fu_17511_p1));

assign add_ln153_493_fu_22251_p2 = ($signed(sext_ln153_288_fu_22248_p1) + $signed(select_ln126_6_fu_19295_p3));

assign add_ln153_494_fu_22257_p2 = ($signed(sext_ln151_768_fu_22239_p1) + $signed(sext_ln151_770_fu_22242_p1));

assign add_ln153_495_fu_22263_p2 = ($signed(add_ln153_494_fu_22257_p2) + $signed(sext_ln151_771_fu_22245_p1));

assign add_ln153_496_fu_22273_p2 = ($signed(sext_ln153_289_fu_22269_p1) + $signed(add_ln153_493_fu_22251_p2));

assign add_ln153_497_fu_17539_p2 = ($signed(sext_ln151_764_fu_17361_p1) + $signed(sext_ln151_763_fu_17343_p1));

assign add_ln153_498_fu_17545_p2 = ($signed(add_ln153_497_fu_17539_p2) + $signed(sext_ln151_769_fu_17447_p1));

assign add_ln153_499_fu_17551_p2 = ($signed(sext_ln151_765_fu_17379_p1) + $signed(sext_ln151_767_fu_17415_p1));

assign add_ln153_49_fu_19750_p2 = ($signed(sext_ln153_30_fu_19747_p1) + $signed(sext_ln153_29_fu_19744_p1));

assign add_ln153_4_fu_19585_p2 = ($signed(sext_ln153_6_fu_19581_p1) + $signed(add_ln153_1_fu_19554_p2));

assign add_ln153_500_fu_17557_p2 = ($signed(sext_ln151_766_fu_17397_p1) + $signed(sext_ln153_287_fu_17529_p1));

assign add_ln153_501_fu_22288_p2 = ($signed(sext_ln153_292_fu_22285_p1) + $signed(sext_ln153_291_fu_22282_p1));

assign add_ln153_502_fu_22294_p2 = ($signed(add_ln153_501_fu_22288_p2) + $signed(sext_ln153_290_fu_22279_p1));

assign add_ln153_503_fu_22304_p2 = ($signed(sext_ln153_293_fu_22300_p1) + $signed(add_ln153_496_fu_22273_p2));

assign add_ln153_504_fu_17767_p2 = ($signed(sext_ln151_783_fu_17727_p1) + $signed(sext_ln151_784_fu_17745_p1));

assign add_ln153_505_fu_22322_p2 = ($signed(sext_ln153_295_fu_22319_p1) + $signed(select_ln126_5_fu_19289_p3));

assign add_ln153_506_fu_22328_p2 = ($signed(sext_ln151_779_fu_22310_p1) + $signed(sext_ln151_781_fu_22313_p1));

assign add_ln153_507_fu_22334_p2 = ($signed(add_ln153_506_fu_22328_p2) + $signed(sext_ln151_782_fu_22316_p1));

assign add_ln153_508_fu_22344_p2 = ($signed(sext_ln153_296_fu_22340_p1) + $signed(add_ln153_505_fu_22322_p2));

assign add_ln153_509_fu_17773_p2 = ($signed(sext_ln151_775_fu_17595_p1) + $signed(sext_ln151_774_fu_17577_p1));

assign add_ln153_50_fu_5521_p2 = ($signed(sext_ln151_115_fu_5319_p1) + $signed(sext_ln151_119_fu_5383_p1));

assign add_ln153_510_fu_17779_p2 = ($signed(add_ln153_509_fu_17773_p2) + $signed(sext_ln151_780_fu_17681_p1));

assign add_ln153_511_fu_17785_p2 = ($signed(sext_ln151_776_fu_17613_p1) + $signed(sext_ln151_778_fu_17649_p1));

assign add_ln153_512_fu_17791_p2 = ($signed(sext_ln151_777_fu_17631_p1) + $signed(sext_ln153_294_fu_17763_p1));

assign add_ln153_513_fu_22359_p2 = ($signed(sext_ln153_299_fu_22356_p1) + $signed(sext_ln153_298_fu_22353_p1));

assign add_ln153_514_fu_22365_p2 = ($signed(add_ln153_513_fu_22359_p2) + $signed(sext_ln153_297_fu_22350_p1));

assign add_ln153_515_fu_22375_p2 = ($signed(sext_ln153_300_fu_22371_p1) + $signed(add_ln153_508_fu_22344_p2));

assign add_ln153_516_fu_18001_p2 = ($signed(sext_ln151_794_fu_17961_p1) + $signed(sext_ln151_795_fu_17979_p1));

assign add_ln153_517_fu_22393_p2 = ($signed(sext_ln153_302_fu_22390_p1) + $signed(select_ln126_4_fu_19283_p3));

assign add_ln153_518_fu_22399_p2 = ($signed(sext_ln151_790_fu_22381_p1) + $signed(sext_ln151_792_fu_22384_p1));

assign add_ln153_519_fu_22405_p2 = ($signed(add_ln153_518_fu_22399_p2) + $signed(sext_ln151_793_fu_22387_p1));

assign add_ln153_51_fu_5527_p2 = ($signed(add_ln153_50_fu_5521_p2) + $signed(sext_ln151_121_fu_5415_p1));

assign add_ln153_520_fu_22415_p2 = ($signed(sext_ln153_303_fu_22411_p1) + $signed(add_ln153_517_fu_22393_p2));

assign add_ln153_521_fu_18007_p2 = ($signed(sext_ln151_786_fu_17829_p1) + $signed(sext_ln151_785_fu_17811_p1));

assign add_ln153_522_fu_18013_p2 = ($signed(add_ln153_521_fu_18007_p2) + $signed(sext_ln151_791_fu_17915_p1));

assign add_ln153_523_fu_18019_p2 = ($signed(sext_ln151_787_fu_17847_p1) + $signed(sext_ln151_789_fu_17883_p1));

assign add_ln153_524_fu_18025_p2 = ($signed(sext_ln151_788_fu_17865_p1) + $signed(sext_ln153_301_fu_17997_p1));

assign add_ln153_525_fu_22430_p2 = ($signed(sext_ln153_306_fu_22427_p1) + $signed(sext_ln153_305_fu_22424_p1));

assign add_ln153_526_fu_22436_p2 = ($signed(add_ln153_525_fu_22430_p2) + $signed(sext_ln153_304_fu_22421_p1));

assign add_ln153_527_fu_22446_p2 = ($signed(sext_ln153_307_fu_22442_p1) + $signed(add_ln153_520_fu_22415_p2));

assign add_ln153_528_fu_18235_p2 = ($signed(sext_ln151_805_fu_18195_p1) + $signed(sext_ln151_806_fu_18213_p1));

assign add_ln153_529_fu_22464_p2 = ($signed(sext_ln153_309_fu_22461_p1) + $signed(select_ln126_3_fu_19277_p3));

assign add_ln153_52_fu_19781_p2 = ($signed(sext_ln153_34_fu_19777_p1) + $signed(add_ln153_49_fu_19750_p2));

assign add_ln153_530_fu_22470_p2 = ($signed(sext_ln151_801_fu_22452_p1) + $signed(sext_ln151_803_fu_22455_p1));

assign add_ln153_531_fu_22476_p2 = ($signed(add_ln153_530_fu_22470_p2) + $signed(sext_ln151_804_fu_22458_p1));

assign add_ln153_532_fu_22486_p2 = ($signed(sext_ln153_310_fu_22482_p1) + $signed(add_ln153_529_fu_22464_p2));

assign add_ln153_533_fu_18241_p2 = ($signed(sext_ln151_797_fu_18063_p1) + $signed(sext_ln151_796_fu_18045_p1));

assign add_ln153_534_fu_18247_p2 = ($signed(add_ln153_533_fu_18241_p2) + $signed(sext_ln151_802_fu_18149_p1));

assign add_ln153_535_fu_18253_p2 = ($signed(sext_ln151_798_fu_18081_p1) + $signed(sext_ln151_800_fu_18117_p1));

assign add_ln153_536_fu_18259_p2 = ($signed(sext_ln151_799_fu_18099_p1) + $signed(sext_ln153_308_fu_18231_p1));

assign add_ln153_537_fu_22501_p2 = ($signed(sext_ln153_313_fu_22498_p1) + $signed(sext_ln153_312_fu_22495_p1));

assign add_ln153_538_fu_22507_p2 = ($signed(add_ln153_537_fu_22501_p2) + $signed(sext_ln153_311_fu_22492_p1));

assign add_ln153_539_fu_22517_p2 = ($signed(sext_ln153_314_fu_22513_p1) + $signed(add_ln153_532_fu_22486_p2));

assign add_ln153_53_fu_5533_p2 = ($signed(sext_ln151_107_fu_5191_p1) + $signed(sext_ln151_105_fu_5159_p1));

assign add_ln153_540_fu_18469_p2 = ($signed(sext_ln151_816_fu_18429_p1) + $signed(sext_ln151_817_fu_18447_p1));

assign add_ln153_541_fu_22535_p2 = ($signed(sext_ln153_316_fu_22532_p1) + $signed(select_ln126_2_fu_19271_p3));

assign add_ln153_542_fu_22541_p2 = ($signed(sext_ln151_812_fu_22523_p1) + $signed(sext_ln151_814_fu_22526_p1));

assign add_ln153_543_fu_22547_p2 = ($signed(add_ln153_542_fu_22541_p2) + $signed(sext_ln151_815_fu_22529_p1));

assign add_ln153_544_fu_22557_p2 = ($signed(sext_ln153_317_fu_22553_p1) + $signed(add_ln153_541_fu_22535_p2));

assign add_ln153_545_fu_18475_p2 = ($signed(sext_ln151_808_fu_18297_p1) + $signed(sext_ln151_807_fu_18279_p1));

assign add_ln153_546_fu_18481_p2 = ($signed(add_ln153_545_fu_18475_p2) + $signed(sext_ln151_813_fu_18383_p1));

assign add_ln153_547_fu_18487_p2 = ($signed(sext_ln151_809_fu_18315_p1) + $signed(sext_ln151_811_fu_18351_p1));

assign add_ln153_548_fu_18493_p2 = ($signed(sext_ln151_810_fu_18333_p1) + $signed(sext_ln153_315_fu_18465_p1));

assign add_ln153_549_fu_22572_p2 = ($signed(sext_ln153_320_fu_22569_p1) + $signed(sext_ln153_319_fu_22566_p1));

assign add_ln153_54_fu_5539_p2 = ($signed(add_ln153_53_fu_5533_p2) + $signed(sext_ln151_117_fu_5351_p1));

assign add_ln153_550_fu_22578_p2 = ($signed(add_ln153_549_fu_22572_p2) + $signed(sext_ln153_318_fu_22563_p1));

assign add_ln153_551_fu_22588_p2 = ($signed(sext_ln153_321_fu_22584_p1) + $signed(add_ln153_544_fu_22557_p2));

assign add_ln153_552_fu_18703_p2 = ($signed(sext_ln151_827_fu_18663_p1) + $signed(sext_ln151_828_fu_18681_p1));

assign add_ln153_553_fu_22606_p2 = ($signed(sext_ln153_323_fu_22603_p1) + $signed(select_ln126_1_fu_19265_p3));

assign add_ln153_554_fu_22612_p2 = ($signed(sext_ln151_823_fu_22594_p1) + $signed(sext_ln151_825_fu_22597_p1));

assign add_ln153_555_fu_22618_p2 = ($signed(add_ln153_554_fu_22612_p2) + $signed(sext_ln151_826_fu_22600_p1));

assign add_ln153_556_fu_22628_p2 = ($signed(sext_ln153_324_fu_22624_p1) + $signed(add_ln153_553_fu_22606_p2));

assign add_ln153_557_fu_18709_p2 = ($signed(sext_ln151_819_fu_18531_p1) + $signed(sext_ln151_818_fu_18513_p1));

assign add_ln153_558_fu_18715_p2 = ($signed(add_ln153_557_fu_18709_p2) + $signed(sext_ln151_824_fu_18617_p1));

assign add_ln153_559_fu_18721_p2 = ($signed(sext_ln151_820_fu_18549_p1) + $signed(sext_ln151_822_fu_18585_p1));

assign add_ln153_55_fu_5545_p2 = ($signed(sext_ln151_109_fu_5223_p1) + $signed(sext_ln151_113_fu_5287_p1));

assign add_ln153_560_fu_18727_p2 = ($signed(sext_ln151_821_fu_18567_p1) + $signed(sext_ln153_322_fu_18699_p1));

assign add_ln153_561_fu_22643_p2 = ($signed(sext_ln153_327_fu_22640_p1) + $signed(sext_ln153_326_fu_22637_p1));

assign add_ln153_562_fu_22649_p2 = ($signed(add_ln153_561_fu_22643_p2) + $signed(sext_ln153_325_fu_22634_p1));

assign add_ln153_563_fu_22659_p2 = ($signed(sext_ln153_328_fu_22655_p1) + $signed(add_ln153_556_fu_22628_p2));

assign add_ln153_564_fu_18937_p2 = ($signed(sext_ln151_838_fu_18897_p1) + $signed(sext_ln151_839_fu_18915_p1));

assign add_ln153_565_fu_22677_p2 = ($signed(sext_ln153_330_fu_22674_p1) + $signed(select_ln126_fu_19258_p3));

assign add_ln153_566_fu_22683_p2 = ($signed(sext_ln151_834_fu_22665_p1) + $signed(sext_ln151_836_fu_22668_p1));

assign add_ln153_567_fu_22689_p2 = ($signed(add_ln153_566_fu_22683_p2) + $signed(sext_ln151_837_fu_22671_p1));

assign add_ln153_568_fu_22699_p2 = ($signed(sext_ln153_331_fu_22695_p1) + $signed(add_ln153_565_fu_22677_p2));

assign add_ln153_569_fu_18943_p2 = ($signed(sext_ln151_830_fu_18765_p1) + $signed(sext_ln151_829_fu_18747_p1));

assign add_ln153_56_fu_5551_p2 = ($signed(sext_ln151_111_fu_5255_p1) + $signed(sext_ln153_28_fu_5511_p1));

assign add_ln153_570_fu_18949_p2 = ($signed(add_ln153_569_fu_18943_p2) + $signed(sext_ln151_835_fu_18851_p1));

assign add_ln153_571_fu_18955_p2 = ($signed(sext_ln151_831_fu_18783_p1) + $signed(sext_ln151_833_fu_18819_p1));

assign add_ln153_572_fu_18961_p2 = ($signed(sext_ln151_832_fu_18801_p1) + $signed(sext_ln153_329_fu_18933_p1));

assign add_ln153_573_fu_22714_p2 = ($signed(sext_ln153_334_fu_22711_p1) + $signed(sext_ln153_333_fu_22708_p1));

assign add_ln153_574_fu_22720_p2 = ($signed(add_ln153_573_fu_22714_p2) + $signed(sext_ln153_332_fu_22705_p1));

assign add_ln153_575_fu_22730_p2 = ($signed(sext_ln153_335_fu_22726_p1) + $signed(add_ln153_568_fu_22699_p2));

assign add_ln153_57_fu_19765_p2 = ($signed(sext_ln153_33_fu_19762_p1) + $signed(sext_ln153_32_fu_19759_p1));

assign add_ln153_58_fu_19771_p2 = ($signed(add_ln153_57_fu_19765_p2) + $signed(sext_ln153_31_fu_19756_p1));

assign add_ln153_59_fu_19787_p2 = (add_ln153_52_fu_19781_p2 + select_ln126_43_fu_19518_p3);

assign add_ln153_5_fu_3829_p2 = ($signed(sext_ln151_5_fu_3457_p1) + $signed(sext_ln151_2_fu_3422_p1));

assign add_ln153_60_fu_5941_p2 = ($signed(sext_ln151_146_fu_5873_p1) + $signed(sext_ln151_148_fu_5905_p1));

assign add_ln153_61_fu_19799_p2 = ($signed(sext_ln153_37_fu_19796_p1) + $signed(sext_ln153_36_fu_19793_p1));

assign add_ln153_62_fu_5947_p2 = ($signed(sext_ln151_138_fu_5745_p1) + $signed(sext_ln151_142_fu_5809_p1));

assign add_ln153_63_fu_5953_p2 = ($signed(add_ln153_62_fu_5947_p2) + $signed(sext_ln151_144_fu_5841_p1));

assign add_ln153_64_fu_19830_p2 = ($signed(sext_ln153_41_fu_19826_p1) + $signed(add_ln153_61_fu_19799_p2));

assign add_ln153_65_fu_5959_p2 = ($signed(sext_ln151_130_fu_5617_p1) + $signed(sext_ln151_128_fu_5585_p1));

assign add_ln153_66_fu_5965_p2 = ($signed(add_ln153_65_fu_5959_p2) + $signed(sext_ln151_140_fu_5777_p1));

assign add_ln153_67_fu_5971_p2 = ($signed(sext_ln151_132_fu_5649_p1) + $signed(sext_ln151_136_fu_5713_p1));

assign add_ln153_68_fu_5977_p2 = ($signed(sext_ln151_134_fu_5681_p1) + $signed(sext_ln153_35_fu_5937_p1));

assign add_ln153_69_fu_19814_p2 = ($signed(sext_ln153_40_fu_19811_p1) + $signed(sext_ln153_39_fu_19808_p1));

assign add_ln153_6_fu_3835_p2 = ($signed(add_ln153_5_fu_3829_p2) + $signed(sext_ln151_20_fu_3632_p1));

assign add_ln153_70_fu_19820_p2 = ($signed(add_ln153_69_fu_19814_p2) + $signed(sext_ln153_38_fu_19805_p1));

assign add_ln153_71_fu_19836_p2 = (add_ln153_64_fu_19830_p2 + select_ln126_42_fu_19512_p3);

assign add_ln153_72_fu_6367_p2 = ($signed(sext_ln151_169_fu_6299_p1) + $signed(sext_ln151_171_fu_6331_p1));

assign add_ln153_73_fu_19848_p2 = ($signed(sext_ln153_44_fu_19845_p1) + $signed(sext_ln153_43_fu_19842_p1));

assign add_ln153_74_fu_6373_p2 = ($signed(sext_ln151_161_fu_6171_p1) + $signed(sext_ln151_165_fu_6235_p1));

assign add_ln153_75_fu_6379_p2 = ($signed(add_ln153_74_fu_6373_p2) + $signed(sext_ln151_167_fu_6267_p1));

assign add_ln153_76_fu_19879_p2 = ($signed(sext_ln153_48_fu_19875_p1) + $signed(add_ln153_73_fu_19848_p2));

assign add_ln153_77_fu_6385_p2 = ($signed(sext_ln151_153_fu_6043_p1) + $signed(sext_ln151_151_fu_6011_p1));

assign add_ln153_78_fu_6391_p2 = ($signed(add_ln153_77_fu_6385_p2) + $signed(sext_ln151_163_fu_6203_p1));

assign add_ln153_79_fu_6397_p2 = ($signed(sext_ln151_155_fu_6075_p1) + $signed(sext_ln151_159_fu_6139_p1));

assign add_ln153_7_fu_3841_p2 = ($signed(sext_ln151_8_fu_3492_p1) + $signed(sext_ln151_14_fu_3562_p1));

assign add_ln153_80_fu_6403_p2 = ($signed(sext_ln151_157_fu_6107_p1) + $signed(sext_ln153_42_fu_6363_p1));

assign add_ln153_81_fu_19863_p2 = ($signed(sext_ln153_47_fu_19860_p1) + $signed(sext_ln153_46_fu_19857_p1));

assign add_ln153_82_fu_19869_p2 = ($signed(add_ln153_81_fu_19863_p2) + $signed(sext_ln153_45_fu_19854_p1));

assign add_ln153_83_fu_19885_p2 = (add_ln153_76_fu_19879_p2 + select_ln126_41_fu_19506_p3);

assign add_ln153_84_fu_6793_p2 = ($signed(sext_ln151_192_fu_6725_p1) + $signed(sext_ln151_194_fu_6757_p1));

assign add_ln153_85_fu_19897_p2 = ($signed(sext_ln153_51_fu_19894_p1) + $signed(sext_ln153_50_fu_19891_p1));

assign add_ln153_86_fu_6799_p2 = ($signed(sext_ln151_184_fu_6597_p1) + $signed(sext_ln151_188_fu_6661_p1));

assign add_ln153_87_fu_6805_p2 = ($signed(add_ln153_86_fu_6799_p2) + $signed(sext_ln151_190_fu_6693_p1));

assign add_ln153_88_fu_19928_p2 = ($signed(sext_ln153_55_fu_19924_p1) + $signed(add_ln153_85_fu_19897_p2));

assign add_ln153_89_fu_6811_p2 = ($signed(sext_ln151_176_fu_6469_p1) + $signed(sext_ln151_174_fu_6437_p1));

assign add_ln153_8_fu_3847_p2 = ($signed(sext_ln151_11_fu_3527_p1) + $signed(sext_ln153_fu_3807_p1));

assign add_ln153_90_fu_6817_p2 = ($signed(add_ln153_89_fu_6811_p2) + $signed(sext_ln151_186_fu_6629_p1));

assign add_ln153_91_fu_6823_p2 = ($signed(sext_ln151_178_fu_6501_p1) + $signed(sext_ln151_182_fu_6565_p1));

assign add_ln153_92_fu_6829_p2 = ($signed(sext_ln151_180_fu_6533_p1) + $signed(sext_ln153_49_fu_6789_p1));

assign add_ln153_93_fu_19912_p2 = ($signed(sext_ln153_54_fu_19909_p1) + $signed(sext_ln153_53_fu_19906_p1));

assign add_ln153_94_fu_19918_p2 = ($signed(add_ln153_93_fu_19912_p2) + $signed(sext_ln153_52_fu_19903_p1));

assign add_ln153_95_fu_19934_p2 = (add_ln153_88_fu_19928_p2 + select_ln126_40_fu_19500_p3);

assign add_ln153_96_fu_7219_p2 = ($signed(sext_ln151_215_fu_7151_p1) + $signed(sext_ln151_217_fu_7183_p1));

assign add_ln153_97_fu_19946_p2 = ($signed(sext_ln153_58_fu_19943_p1) + $signed(sext_ln153_57_fu_19940_p1));

assign add_ln153_98_fu_7225_p2 = ($signed(sext_ln151_207_fu_7023_p1) + $signed(sext_ln151_211_fu_7087_p1));

assign add_ln153_99_fu_7231_p2 = ($signed(add_ln153_98_fu_7225_p2) + $signed(sext_ln151_213_fu_7119_p1));

assign add_ln153_9_fu_19569_p2 = ($signed(sext_ln153_5_fu_19566_p1) + $signed(sext_ln153_4_fu_19563_p1));

assign add_ln153_fu_3811_p2 = ($signed(sext_ln151_29_fu_3737_p1) + $signed(sext_ln151_32_fu_3772_p1));

assign and_ln120_fu_2817_p2 = (xor_ln120_fu_2806_p2 & icmp_ln122_fu_2811_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (cache_window_sm_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter5 = ((icmp_ln161_reg_24003_pp0_iter4_reg == 1'd1) & (mac_sm_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_1234 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_1402 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = internal_ap_ready;

assign icmp_ln120_fu_2737_p2 = ((ap_sig_allocacmp_indvar_flatten107_load == 16'd50176) ? 1'b1 : 1'b0);

assign icmp_ln121_fu_2743_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 11'd512) ? 1'b1 : 1'b0);

assign icmp_ln122_fu_2811_p2 = ((ap_sig_allocacmp_cit_load == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln126_fu_2913_p2 = ((select_ln121_reg_23804 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln161_fu_3158_p2 = ((select_ln121_reg_23804 == 5'd15) ? 1'b1 : 1'b0);

assign mac_sm_din = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{add_ln153_575_reg_25965}, {add_ln153_563_reg_25960}}, {add_ln153_551_reg_25955}}, {add_ln153_539_reg_25950}}, {add_ln153_527_reg_25945}}, {add_ln153_515_reg_25940}}, {add_ln153_503_reg_25935}}, {add_ln153_491_reg_25930}}, {add_ln153_479_reg_25925}}, {add_ln153_467_reg_25920}}, {add_ln153_455_reg_25915}}, {add_ln153_443_reg_25910}}, {add_ln153_431_reg_25905}}, {add_ln153_419_reg_25900}}, {add_ln153_407_reg_25895}}, {add_ln153_395_reg_25890}}, {add_ln153_383_reg_25885}}, {add_ln153_371_reg_25880}}, {add_ln153_359_reg_25875}}, {add_ln153_347_reg_25870}}, {add_ln153_335_reg_25865}}, {add_ln153_323_reg_25860}}, {add_ln153_311_reg_25855}}, {add_ln153_299_reg_25850}}, {add_ln153_287_reg_25845}}, {add_ln153_275_reg_25840}}, {add_ln153_263_reg_25835}}, {add_ln153_251_reg_25830}}, {add_ln153_239_reg_25825}}, {add_ln153_227_reg_25820}}, {add_ln153_215_reg_25815}}, {add_ln153_203_reg_25810}}, {add_ln153_191_reg_25805}}, {add_ln153_179_reg_25800}}, {add_ln153_167_reg_25795}}, 
    {add_ln153_155_reg_25790}}, {add_ln153_143_reg_25785}}, {add_ln153_131_reg_25780}}, {add_ln153_119_reg_25775}}, {add_ln153_107_reg_25770}}, {add_ln153_95_reg_25765}}, {add_ln153_83_reg_25760}}, {add_ln153_71_reg_25755}}, {add_ln153_59_reg_25750}}, {add_ln153_47_reg_25745}}, {add_ln153_35_reg_25740}}, {add_ln153_23_reg_25735}}, {add_ln153_11_reg_25730}};

assign mlp_inst_m1_bias_arr_111_address0 = zext_ln121_fu_2884_p1;

assign mlp_inst_m1_weight_arr_110_address0 = zext_ln151_1_fu_2908_p1;

assign mul_res_100_fu_6985_p0 = sext_ln151_204_fu_6973_p1;

assign mul_res_100_fu_6985_p1 = sext_ln151_12_fu_3541_p1;

assign mul_res_101_fu_7017_p0 = sext_ln151_206_fu_7005_p1;

assign mul_res_101_fu_7017_p1 = sext_ln151_15_fu_3576_p1;

assign mul_res_102_fu_7049_p0 = sext_ln151_208_fu_7037_p1;

assign mul_res_102_fu_7049_p1 = sext_ln151_18_fu_3611_p1;

assign mul_res_103_fu_7081_p0 = sext_ln151_210_fu_7069_p1;

assign mul_res_103_fu_7081_p1 = sext_ln151_21_fu_3646_p1;

assign mul_res_104_fu_7113_p0 = sext_ln151_212_fu_7101_p1;

assign mul_res_104_fu_7113_p1 = sext_ln151_24_fu_3681_p1;

assign mul_res_105_fu_7145_p0 = sext_ln151_214_fu_7133_p1;

assign mul_res_105_fu_7145_p1 = sext_ln151_27_fu_3716_p1;

assign mul_res_106_fu_7177_p0 = sext_ln151_216_fu_7165_p1;

assign mul_res_106_fu_7177_p1 = sext_ln151_30_fu_3751_p1;

assign mul_res_107_fu_7209_p0 = sext_ln151_218_fu_7197_p1;

assign mul_res_107_fu_7209_p1 = sext_ln151_33_fu_3786_p1;

assign mul_res_108_fu_7283_p0 = sext_ln151_219_fu_7271_p1;

assign mul_res_108_fu_7283_p1 = sext_ln151_fu_3401_p1;

assign mul_res_109_fu_7315_p0 = sext_ln151_221_fu_7303_p1;

assign mul_res_109_fu_7315_p1 = sext_ln151_3_fu_3436_p1;

assign mul_res_10_fu_3766_p0 = sext_ln151_31_fu_3754_p1;

assign mul_res_10_fu_3766_p1 = sext_ln151_30_fu_3751_p1;

assign mul_res_110_fu_7347_p0 = sext_ln151_223_fu_7335_p1;

assign mul_res_110_fu_7347_p1 = sext_ln151_6_fu_3471_p1;

assign mul_res_111_fu_7379_p0 = sext_ln151_225_fu_7367_p1;

assign mul_res_111_fu_7379_p1 = sext_ln151_9_fu_3506_p1;

assign mul_res_112_fu_7411_p0 = sext_ln151_227_fu_7399_p1;

assign mul_res_112_fu_7411_p1 = sext_ln151_12_fu_3541_p1;

assign mul_res_113_fu_7443_p0 = sext_ln151_229_fu_7431_p1;

assign mul_res_113_fu_7443_p1 = sext_ln151_15_fu_3576_p1;

assign mul_res_114_fu_7475_p0 = sext_ln151_231_fu_7463_p1;

assign mul_res_114_fu_7475_p1 = sext_ln151_18_fu_3611_p1;

assign mul_res_115_fu_7507_p0 = sext_ln151_233_fu_7495_p1;

assign mul_res_115_fu_7507_p1 = sext_ln151_21_fu_3646_p1;

assign mul_res_116_fu_7539_p0 = sext_ln151_235_fu_7527_p1;

assign mul_res_116_fu_7539_p1 = sext_ln151_24_fu_3681_p1;

assign mul_res_117_fu_7571_p0 = sext_ln151_237_fu_7559_p1;

assign mul_res_117_fu_7571_p1 = sext_ln151_27_fu_3716_p1;

assign mul_res_118_fu_7603_p0 = sext_ln151_239_fu_7591_p1;

assign mul_res_118_fu_7603_p1 = sext_ln151_30_fu_3751_p1;

assign mul_res_119_fu_7635_p0 = sext_ln151_241_fu_7623_p1;

assign mul_res_119_fu_7635_p1 = sext_ln151_33_fu_3786_p1;

assign mul_res_11_fu_3801_p0 = sext_ln151_34_fu_3789_p1;

assign mul_res_11_fu_3801_p1 = sext_ln151_33_fu_3786_p1;

assign mul_res_120_fu_7709_p0 = sext_ln151_242_fu_7697_p1;

assign mul_res_120_fu_7709_p1 = sext_ln151_fu_3401_p1;

assign mul_res_121_fu_7741_p0 = sext_ln151_244_fu_7729_p1;

assign mul_res_121_fu_7741_p1 = sext_ln151_3_fu_3436_p1;

assign mul_res_122_fu_7773_p0 = sext_ln151_246_fu_7761_p1;

assign mul_res_122_fu_7773_p1 = sext_ln151_6_fu_3471_p1;

assign mul_res_123_fu_7805_p0 = sext_ln151_248_fu_7793_p1;

assign mul_res_123_fu_7805_p1 = sext_ln151_9_fu_3506_p1;

assign mul_res_124_fu_7837_p0 = sext_ln151_250_fu_7825_p1;

assign mul_res_124_fu_7837_p1 = sext_ln151_12_fu_3541_p1;

assign mul_res_125_fu_7869_p0 = sext_ln151_252_fu_7857_p1;

assign mul_res_125_fu_7869_p1 = sext_ln151_15_fu_3576_p1;

assign mul_res_126_fu_7897_p0 = sext_ln151_254_fu_7885_p1;

assign mul_res_126_fu_7897_p1 = sext_ln151_18_fu_3611_p1;

assign mul_res_127_fu_7929_p0 = sext_ln151_256_fu_7917_p1;

assign mul_res_127_fu_7929_p1 = sext_ln151_21_fu_3646_p1;

assign mul_res_128_fu_7957_p0 = sext_ln151_258_fu_7945_p1;

assign mul_res_128_fu_7957_p1 = sext_ln151_24_fu_3681_p1;

assign mul_res_129_fu_7985_p0 = sext_ln151_260_fu_7973_p1;

assign mul_res_129_fu_7985_p1 = sext_ln151_27_fu_3716_p1;

assign mul_res_12_fu_3875_p0 = sext_ln151_35_fu_3863_p1;

assign mul_res_12_fu_3875_p1 = sext_ln151_fu_3401_p1;

assign mul_res_130_fu_8017_p0 = sext_ln151_262_fu_8005_p1;

assign mul_res_130_fu_8017_p1 = sext_ln151_30_fu_3751_p1;

assign mul_res_131_fu_8049_p0 = sext_ln151_264_fu_8037_p1;

assign mul_res_131_fu_8049_p1 = sext_ln151_33_fu_3786_p1;

assign mul_res_132_fu_8111_p0 = sext_ln151_265_fu_8099_p1;

assign mul_res_132_fu_8111_p1 = sext_ln151_fu_3401_p1;

assign mul_res_133_fu_8143_p0 = sext_ln151_267_fu_8131_p1;

assign mul_res_133_fu_8143_p1 = sext_ln151_3_fu_3436_p1;

assign mul_res_134_fu_8175_p0 = sext_ln151_269_fu_8163_p1;

assign mul_res_134_fu_8175_p1 = sext_ln151_6_fu_3471_p1;

assign mul_res_135_fu_8207_p0 = sext_ln151_271_fu_8195_p1;

assign mul_res_135_fu_8207_p1 = sext_ln151_9_fu_3506_p1;

assign mul_res_136_fu_8239_p0 = sext_ln151_273_fu_8227_p1;

assign mul_res_136_fu_8239_p1 = sext_ln151_12_fu_3541_p1;

assign mul_res_137_fu_8271_p0 = sext_ln151_275_fu_8259_p1;

assign mul_res_137_fu_8271_p1 = sext_ln151_15_fu_3576_p1;

assign mul_res_138_fu_8299_p0 = sext_ln151_277_fu_8287_p1;

assign mul_res_138_fu_8299_p1 = sext_ln151_18_fu_3611_p1;

assign mul_res_139_fu_8331_p0 = sext_ln151_279_fu_8319_p1;

assign mul_res_139_fu_8331_p1 = sext_ln151_21_fu_3646_p1;

assign mul_res_13_fu_3907_p0 = sext_ln151_37_fu_3895_p1;

assign mul_res_13_fu_3907_p1 = sext_ln151_3_fu_3436_p1;

assign mul_res_140_fu_8359_p0 = sext_ln151_281_fu_8347_p1;

assign mul_res_140_fu_8359_p1 = sext_ln151_24_fu_3681_p1;

assign mul_res_141_fu_8387_p0 = sext_ln151_283_fu_8375_p1;

assign mul_res_141_fu_8387_p1 = sext_ln151_27_fu_3716_p1;

assign mul_res_142_fu_8419_p0 = sext_ln151_285_fu_8407_p1;

assign mul_res_142_fu_8419_p1 = sext_ln151_30_fu_3751_p1;

assign mul_res_143_fu_8451_p0 = sext_ln151_287_fu_8439_p1;

assign mul_res_143_fu_8451_p1 = sext_ln151_33_fu_3786_p1;

assign mul_res_144_fu_8513_p0 = sext_ln151_288_fu_8501_p1;

assign mul_res_144_fu_8513_p1 = sext_ln151_fu_3401_p1;

assign mul_res_145_fu_8545_p0 = sext_ln151_290_fu_8533_p1;

assign mul_res_145_fu_8545_p1 = sext_ln151_3_fu_3436_p1;

assign mul_res_146_fu_8577_p0 = sext_ln151_292_fu_8565_p1;

assign mul_res_146_fu_8577_p1 = sext_ln151_6_fu_3471_p1;

assign mul_res_147_fu_8609_p0 = sext_ln151_294_fu_8597_p1;

assign mul_res_147_fu_8609_p1 = sext_ln151_9_fu_3506_p1;

assign mul_res_148_fu_8641_p0 = sext_ln151_296_fu_8629_p1;

assign mul_res_148_fu_8641_p1 = sext_ln151_12_fu_3541_p1;

assign mul_res_149_fu_8673_p0 = sext_ln151_298_fu_8661_p1;

assign mul_res_149_fu_8673_p1 = sext_ln151_15_fu_3576_p1;

assign mul_res_14_fu_3939_p0 = sext_ln151_39_fu_3927_p1;

assign mul_res_14_fu_3939_p1 = sext_ln151_6_fu_3471_p1;

assign mul_res_150_fu_8701_p0 = sext_ln151_300_fu_8689_p1;

assign mul_res_150_fu_8701_p1 = sext_ln151_18_fu_3611_p1;

assign mul_res_151_fu_8733_p0 = sext_ln151_302_fu_8721_p1;

assign mul_res_151_fu_8733_p1 = sext_ln151_21_fu_3646_p1;

assign mul_res_152_fu_8761_p0 = sext_ln151_304_fu_8749_p1;

assign mul_res_152_fu_8761_p1 = sext_ln151_24_fu_3681_p1;

assign mul_res_153_fu_8789_p0 = sext_ln151_306_fu_8777_p1;

assign mul_res_153_fu_8789_p1 = sext_ln151_27_fu_3716_p1;

assign mul_res_154_fu_8821_p0 = sext_ln151_308_fu_8809_p1;

assign mul_res_154_fu_8821_p1 = sext_ln151_30_fu_3751_p1;

assign mul_res_155_fu_8853_p0 = sext_ln151_310_fu_8841_p1;

assign mul_res_155_fu_8853_p1 = sext_ln151_33_fu_3786_p1;

assign mul_res_156_fu_8915_p0 = sext_ln151_311_fu_8903_p1;

assign mul_res_156_fu_8915_p1 = sext_ln151_fu_3401_p1;

assign mul_res_157_fu_8947_p0 = sext_ln151_313_fu_8935_p1;

assign mul_res_157_fu_8947_p1 = sext_ln151_3_fu_3436_p1;

assign mul_res_158_fu_8979_p0 = sext_ln151_315_fu_8967_p1;

assign mul_res_158_fu_8979_p1 = sext_ln151_6_fu_3471_p1;

assign mul_res_159_fu_9011_p0 = sext_ln151_317_fu_8999_p1;

assign mul_res_159_fu_9011_p1 = sext_ln151_9_fu_3506_p1;

assign mul_res_15_fu_3971_p0 = sext_ln151_41_fu_3959_p1;

assign mul_res_15_fu_3971_p1 = sext_ln151_9_fu_3506_p1;

assign mul_res_160_fu_9043_p0 = sext_ln151_319_fu_9031_p1;

assign mul_res_160_fu_9043_p1 = sext_ln151_12_fu_3541_p1;

assign mul_res_161_fu_9075_p0 = sext_ln151_321_fu_9063_p1;

assign mul_res_161_fu_9075_p1 = sext_ln151_15_fu_3576_p1;

assign mul_res_162_fu_9103_p0 = sext_ln151_323_fu_9091_p1;

assign mul_res_162_fu_9103_p1 = sext_ln151_18_fu_3611_p1;

assign mul_res_163_fu_9135_p0 = sext_ln151_325_fu_9123_p1;

assign mul_res_163_fu_9135_p1 = sext_ln151_21_fu_3646_p1;

assign mul_res_164_fu_9163_p0 = sext_ln151_327_fu_9151_p1;

assign mul_res_164_fu_9163_p1 = sext_ln151_24_fu_3681_p1;

assign mul_res_165_fu_9191_p0 = sext_ln151_329_fu_9179_p1;

assign mul_res_165_fu_9191_p1 = sext_ln151_27_fu_3716_p1;

assign mul_res_166_fu_9223_p0 = sext_ln151_331_fu_9211_p1;

assign mul_res_166_fu_9223_p1 = sext_ln151_30_fu_3751_p1;

assign mul_res_167_fu_9255_p0 = sext_ln151_333_fu_9243_p1;

assign mul_res_167_fu_9255_p1 = sext_ln151_33_fu_3786_p1;

assign mul_res_168_fu_9317_p0 = sext_ln151_334_fu_9305_p1;

assign mul_res_168_fu_9317_p1 = sext_ln151_fu_3401_p1;

assign mul_res_169_fu_9349_p0 = sext_ln151_336_fu_9337_p1;

assign mul_res_169_fu_9349_p1 = sext_ln151_3_fu_3436_p1;

assign mul_res_16_fu_4003_p0 = sext_ln151_43_fu_3991_p1;

assign mul_res_16_fu_4003_p1 = sext_ln151_12_fu_3541_p1;

assign mul_res_170_fu_9381_p0 = sext_ln151_338_fu_9369_p1;

assign mul_res_170_fu_9381_p1 = sext_ln151_6_fu_3471_p1;

assign mul_res_171_fu_9413_p0 = sext_ln151_340_fu_9401_p1;

assign mul_res_171_fu_9413_p1 = sext_ln151_9_fu_3506_p1;

assign mul_res_172_fu_9445_p0 = sext_ln151_342_fu_9433_p1;

assign mul_res_172_fu_9445_p1 = sext_ln151_12_fu_3541_p1;

assign mul_res_173_fu_9477_p0 = sext_ln151_344_fu_9465_p1;

assign mul_res_173_fu_9477_p1 = sext_ln151_15_fu_3576_p1;

assign mul_res_174_fu_9505_p0 = sext_ln151_346_fu_9493_p1;

assign mul_res_174_fu_9505_p1 = sext_ln151_18_fu_3611_p1;

assign mul_res_175_fu_9537_p0 = sext_ln151_348_fu_9525_p1;

assign mul_res_175_fu_9537_p1 = sext_ln151_21_fu_3646_p1;

assign mul_res_176_fu_9565_p0 = sext_ln151_350_fu_9553_p1;

assign mul_res_176_fu_9565_p1 = sext_ln151_24_fu_3681_p1;

assign mul_res_177_fu_9593_p0 = sext_ln151_352_fu_9581_p1;

assign mul_res_177_fu_9593_p1 = sext_ln151_27_fu_3716_p1;

assign mul_res_178_fu_9625_p0 = sext_ln151_354_fu_9613_p1;

assign mul_res_178_fu_9625_p1 = sext_ln151_30_fu_3751_p1;

assign mul_res_179_fu_9657_p0 = sext_ln151_356_fu_9645_p1;

assign mul_res_179_fu_9657_p1 = sext_ln151_33_fu_3786_p1;

assign mul_res_17_fu_4035_p0 = sext_ln151_45_fu_4023_p1;

assign mul_res_17_fu_4035_p1 = sext_ln151_15_fu_3576_p1;

assign mul_res_180_fu_9719_p0 = sext_ln151_357_fu_9707_p1;

assign mul_res_180_fu_9719_p1 = sext_ln151_fu_3401_p1;

assign mul_res_181_fu_9751_p0 = sext_ln151_359_fu_9739_p1;

assign mul_res_181_fu_9751_p1 = sext_ln151_3_fu_3436_p1;

assign mul_res_182_fu_9783_p0 = sext_ln151_361_fu_9771_p1;

assign mul_res_182_fu_9783_p1 = sext_ln151_6_fu_3471_p1;

assign mul_res_183_fu_9815_p0 = sext_ln151_363_fu_9803_p1;

assign mul_res_183_fu_9815_p1 = sext_ln151_9_fu_3506_p1;

assign mul_res_184_fu_9847_p0 = sext_ln151_365_fu_9835_p1;

assign mul_res_184_fu_9847_p1 = sext_ln151_12_fu_3541_p1;

assign mul_res_185_fu_9879_p0 = sext_ln151_367_fu_9867_p1;

assign mul_res_185_fu_9879_p1 = sext_ln151_15_fu_3576_p1;

assign mul_res_186_fu_9907_p0 = sext_ln151_369_fu_9895_p1;

assign mul_res_186_fu_9907_p1 = sext_ln151_18_fu_3611_p1;

assign mul_res_187_fu_9939_p0 = sext_ln151_371_fu_9927_p1;

assign mul_res_187_fu_9939_p1 = sext_ln151_21_fu_3646_p1;

assign mul_res_188_fu_9967_p0 = sext_ln151_373_fu_9955_p1;

assign mul_res_188_fu_9967_p1 = sext_ln151_24_fu_3681_p1;

assign mul_res_189_fu_9995_p0 = sext_ln151_375_fu_9983_p1;

assign mul_res_189_fu_9995_p1 = sext_ln151_27_fu_3716_p1;

assign mul_res_18_fu_4067_p0 = sext_ln151_47_fu_4055_p1;

assign mul_res_18_fu_4067_p1 = sext_ln151_18_fu_3611_p1;

assign mul_res_190_fu_10027_p0 = sext_ln151_377_fu_10015_p1;

assign mul_res_190_fu_10027_p1 = sext_ln151_30_fu_3751_p1;

assign mul_res_191_fu_10059_p0 = sext_ln151_379_fu_10047_p1;

assign mul_res_191_fu_10059_p1 = sext_ln151_33_fu_3786_p1;

assign mul_res_192_fu_10121_p0 = sext_ln151_380_fu_10109_p1;

assign mul_res_192_fu_10121_p1 = sext_ln151_fu_3401_p1;

assign mul_res_193_fu_10153_p0 = sext_ln151_382_fu_10141_p1;

assign mul_res_193_fu_10153_p1 = sext_ln151_3_fu_3436_p1;

assign mul_res_194_fu_10185_p0 = sext_ln151_384_fu_10173_p1;

assign mul_res_194_fu_10185_p1 = sext_ln151_6_fu_3471_p1;

assign mul_res_195_fu_10217_p0 = sext_ln151_386_fu_10205_p1;

assign mul_res_195_fu_10217_p1 = sext_ln151_9_fu_3506_p1;

assign mul_res_196_fu_10249_p0 = sext_ln151_388_fu_10237_p1;

assign mul_res_196_fu_10249_p1 = sext_ln151_12_fu_3541_p1;

assign mul_res_197_fu_10281_p0 = sext_ln151_390_fu_10269_p1;

assign mul_res_197_fu_10281_p1 = sext_ln151_15_fu_3576_p1;

assign mul_res_198_fu_10309_p0 = sext_ln151_392_fu_10297_p1;

assign mul_res_198_fu_10309_p1 = sext_ln151_18_fu_3611_p1;

assign mul_res_199_fu_10341_p0 = sext_ln151_394_fu_10329_p1;

assign mul_res_199_fu_10341_p1 = sext_ln151_21_fu_3646_p1;

assign mul_res_19_fu_4099_p0 = sext_ln151_49_fu_4087_p1;

assign mul_res_19_fu_4099_p1 = sext_ln151_21_fu_3646_p1;

assign mul_res_1_fu_3451_p0 = sext_ln151_4_fu_3439_p1;

assign mul_res_1_fu_3451_p1 = sext_ln151_3_fu_3436_p1;

assign mul_res_200_fu_10369_p0 = sext_ln151_396_fu_10357_p1;

assign mul_res_200_fu_10369_p1 = sext_ln151_24_fu_3681_p1;

assign mul_res_201_fu_10397_p0 = sext_ln151_398_fu_10385_p1;

assign mul_res_201_fu_10397_p1 = sext_ln151_27_fu_3716_p1;

assign mul_res_202_fu_10429_p0 = sext_ln151_400_fu_10417_p1;

assign mul_res_202_fu_10429_p1 = sext_ln151_30_fu_3751_p1;

assign mul_res_203_fu_10461_p0 = sext_ln151_402_fu_10449_p1;

assign mul_res_203_fu_10461_p1 = sext_ln151_33_fu_3786_p1;

assign mul_res_204_fu_10523_p0 = sext_ln151_403_fu_10511_p1;

assign mul_res_204_fu_10523_p1 = sext_ln151_fu_3401_p1;

assign mul_res_205_fu_10555_p0 = sext_ln151_405_fu_10543_p1;

assign mul_res_205_fu_10555_p1 = sext_ln151_3_fu_3436_p1;

assign mul_res_206_fu_10587_p0 = sext_ln151_407_fu_10575_p1;

assign mul_res_206_fu_10587_p1 = sext_ln151_6_fu_3471_p1;

assign mul_res_207_fu_10619_p0 = sext_ln151_409_fu_10607_p1;

assign mul_res_207_fu_10619_p1 = sext_ln151_9_fu_3506_p1;

assign mul_res_208_fu_10651_p0 = sext_ln151_411_fu_10639_p1;

assign mul_res_208_fu_10651_p1 = sext_ln151_12_fu_3541_p1;

assign mul_res_209_fu_10683_p0 = sext_ln151_413_fu_10671_p1;

assign mul_res_209_fu_10683_p1 = sext_ln151_15_fu_3576_p1;

assign mul_res_20_fu_4131_p0 = sext_ln151_51_fu_4119_p1;

assign mul_res_20_fu_4131_p1 = sext_ln151_24_fu_3681_p1;

assign mul_res_210_fu_10711_p0 = sext_ln151_415_fu_10699_p1;

assign mul_res_210_fu_10711_p1 = sext_ln151_18_fu_3611_p1;

assign mul_res_211_fu_10743_p0 = sext_ln151_417_fu_10731_p1;

assign mul_res_211_fu_10743_p1 = sext_ln151_21_fu_3646_p1;

assign mul_res_212_fu_10771_p0 = sext_ln151_419_fu_10759_p1;

assign mul_res_212_fu_10771_p1 = sext_ln151_24_fu_3681_p1;

assign mul_res_213_fu_10799_p0 = sext_ln151_421_fu_10787_p1;

assign mul_res_213_fu_10799_p1 = sext_ln151_27_fu_3716_p1;

assign mul_res_214_fu_10831_p0 = sext_ln151_423_fu_10819_p1;

assign mul_res_214_fu_10831_p1 = sext_ln151_30_fu_3751_p1;

assign mul_res_215_fu_10863_p0 = sext_ln151_425_fu_10851_p1;

assign mul_res_215_fu_10863_p1 = sext_ln151_33_fu_3786_p1;

assign mul_res_216_fu_10925_p0 = sext_ln151_426_fu_10913_p1;

assign mul_res_216_fu_10925_p1 = sext_ln151_fu_3401_p1;

assign mul_res_217_fu_10957_p0 = sext_ln151_428_fu_10945_p1;

assign mul_res_217_fu_10957_p1 = sext_ln151_3_fu_3436_p1;

assign mul_res_218_fu_10989_p0 = sext_ln151_430_fu_10977_p1;

assign mul_res_218_fu_10989_p1 = sext_ln151_6_fu_3471_p1;

assign mul_res_219_fu_11021_p0 = sext_ln151_432_fu_11009_p1;

assign mul_res_219_fu_11021_p1 = sext_ln151_9_fu_3506_p1;

assign mul_res_21_fu_4163_p0 = sext_ln151_53_fu_4151_p1;

assign mul_res_21_fu_4163_p1 = sext_ln151_27_fu_3716_p1;

assign mul_res_220_fu_11053_p0 = sext_ln151_434_fu_11041_p1;

assign mul_res_220_fu_11053_p1 = sext_ln151_12_fu_3541_p1;

assign mul_res_221_fu_11085_p0 = sext_ln151_436_fu_11073_p1;

assign mul_res_221_fu_11085_p1 = sext_ln151_15_fu_3576_p1;

assign mul_res_222_fu_11113_p0 = sext_ln151_438_fu_11101_p1;

assign mul_res_222_fu_11113_p1 = sext_ln151_18_fu_3611_p1;

assign mul_res_223_fu_11145_p0 = sext_ln151_440_fu_11133_p1;

assign mul_res_223_fu_11145_p1 = sext_ln151_21_fu_3646_p1;

assign mul_res_224_fu_11173_p0 = sext_ln151_442_fu_11161_p1;

assign mul_res_224_fu_11173_p1 = sext_ln151_24_fu_3681_p1;

assign mul_res_225_fu_11201_p0 = sext_ln151_444_fu_11189_p1;

assign mul_res_225_fu_11201_p1 = sext_ln151_27_fu_3716_p1;

assign mul_res_226_fu_11233_p0 = sext_ln151_446_fu_11221_p1;

assign mul_res_226_fu_11233_p1 = sext_ln151_30_fu_3751_p1;

assign mul_res_227_fu_11265_p0 = sext_ln151_448_fu_11253_p1;

assign mul_res_227_fu_11265_p1 = sext_ln151_33_fu_3786_p1;

assign mul_res_228_fu_11327_p0 = sext_ln151_449_fu_11315_p1;

assign mul_res_228_fu_11327_p1 = sext_ln151_fu_3401_p1;

assign mul_res_229_fu_11359_p0 = sext_ln151_451_fu_11347_p1;

assign mul_res_229_fu_11359_p1 = sext_ln151_3_fu_3436_p1;

assign mul_res_22_fu_4195_p0 = sext_ln151_55_fu_4183_p1;

assign mul_res_22_fu_4195_p1 = sext_ln151_30_fu_3751_p1;

assign mul_res_230_fu_11391_p0 = sext_ln151_453_fu_11379_p1;

assign mul_res_230_fu_11391_p1 = sext_ln151_6_fu_3471_p1;

assign mul_res_231_fu_11423_p0 = sext_ln151_455_fu_11411_p1;

assign mul_res_231_fu_11423_p1 = sext_ln151_9_fu_3506_p1;

assign mul_res_232_fu_11455_p0 = sext_ln151_457_fu_11443_p1;

assign mul_res_232_fu_11455_p1 = sext_ln151_12_fu_3541_p1;

assign mul_res_233_fu_11487_p0 = sext_ln151_459_fu_11475_p1;

assign mul_res_233_fu_11487_p1 = sext_ln151_15_fu_3576_p1;

assign mul_res_234_fu_11515_p0 = sext_ln151_461_fu_11503_p1;

assign mul_res_234_fu_11515_p1 = sext_ln151_18_fu_3611_p1;

assign mul_res_235_fu_11547_p0 = sext_ln151_463_fu_11535_p1;

assign mul_res_235_fu_11547_p1 = sext_ln151_21_fu_3646_p1;

assign mul_res_236_fu_11575_p0 = sext_ln151_465_fu_11563_p1;

assign mul_res_236_fu_11575_p1 = sext_ln151_24_fu_3681_p1;

assign mul_res_237_fu_11603_p0 = sext_ln151_467_fu_11591_p1;

assign mul_res_237_fu_11603_p1 = sext_ln151_27_fu_3716_p1;

assign mul_res_238_fu_11635_p0 = sext_ln151_469_fu_11623_p1;

assign mul_res_238_fu_11635_p1 = sext_ln151_30_fu_3751_p1;

assign mul_res_239_fu_11667_p0 = sext_ln151_471_fu_11655_p1;

assign mul_res_239_fu_11667_p1 = sext_ln151_33_fu_3786_p1;

assign mul_res_23_fu_4227_p0 = sext_ln151_57_fu_4215_p1;

assign mul_res_23_fu_4227_p1 = sext_ln151_33_fu_3786_p1;

assign mul_res_240_fu_11729_p0 = sext_ln151_472_fu_11717_p1;

assign mul_res_240_fu_11729_p1 = sext_ln151_fu_3401_p1;

assign mul_res_241_fu_11761_p0 = sext_ln151_474_fu_11749_p1;

assign mul_res_241_fu_11761_p1 = sext_ln151_3_fu_3436_p1;

assign mul_res_242_fu_11793_p0 = sext_ln151_476_fu_11781_p1;

assign mul_res_242_fu_11793_p1 = sext_ln151_6_fu_3471_p1;

assign mul_res_243_fu_11825_p0 = sext_ln151_478_fu_11813_p1;

assign mul_res_243_fu_11825_p1 = sext_ln151_9_fu_3506_p1;

assign mul_res_244_fu_11857_p0 = sext_ln151_480_fu_11845_p1;

assign mul_res_244_fu_11857_p1 = sext_ln151_12_fu_3541_p1;

assign mul_res_245_fu_11889_p0 = sext_ln151_482_fu_11877_p1;

assign mul_res_245_fu_11889_p1 = sext_ln151_15_fu_3576_p1;

assign mul_res_246_fu_11917_p0 = sext_ln151_484_fu_11905_p1;

assign mul_res_246_fu_11917_p1 = sext_ln151_18_fu_3611_p1;

assign mul_res_247_fu_11949_p0 = sext_ln151_486_fu_11937_p1;

assign mul_res_247_fu_11949_p1 = sext_ln151_21_fu_3646_p1;

assign mul_res_248_fu_11977_p0 = sext_ln151_488_fu_11965_p1;

assign mul_res_248_fu_11977_p1 = sext_ln151_24_fu_3681_p1;

assign mul_res_249_fu_12005_p0 = sext_ln151_490_fu_11993_p1;

assign mul_res_249_fu_12005_p1 = sext_ln151_27_fu_3716_p1;

assign mul_res_24_fu_4301_p0 = sext_ln151_58_fu_4289_p1;

assign mul_res_24_fu_4301_p1 = sext_ln151_fu_3401_p1;

assign mul_res_250_fu_12037_p0 = sext_ln151_492_fu_12025_p1;

assign mul_res_250_fu_12037_p1 = sext_ln151_30_fu_3751_p1;

assign mul_res_251_fu_12069_p0 = sext_ln151_494_fu_12057_p1;

assign mul_res_251_fu_12069_p1 = sext_ln151_33_fu_3786_p1;

assign mul_res_252_fu_12131_p0 = sext_ln151_495_fu_12119_p1;

assign mul_res_252_fu_12131_p1 = sext_ln151_fu_3401_p1;

assign mul_res_253_fu_12163_p0 = sext_ln151_497_fu_12151_p1;

assign mul_res_253_fu_12163_p1 = sext_ln151_3_fu_3436_p1;

assign mul_res_254_fu_12195_p0 = sext_ln151_499_fu_12183_p1;

assign mul_res_254_fu_12195_p1 = sext_ln151_6_fu_3471_p1;

assign mul_res_255_fu_12227_p0 = sext_ln151_501_fu_12215_p1;

assign mul_res_255_fu_12227_p1 = sext_ln151_9_fu_3506_p1;

assign mul_res_256_fu_12259_p0 = sext_ln151_503_fu_12247_p1;

assign mul_res_256_fu_12259_p1 = sext_ln151_12_fu_3541_p1;

assign mul_res_257_fu_12291_p0 = sext_ln151_505_fu_12279_p1;

assign mul_res_257_fu_12291_p1 = sext_ln151_15_fu_3576_p1;

assign mul_res_258_fu_12319_p0 = sext_ln151_507_fu_12307_p1;

assign mul_res_258_fu_12319_p1 = sext_ln151_18_fu_3611_p1;

assign mul_res_259_fu_12351_p0 = sext_ln151_509_fu_12339_p1;

assign mul_res_259_fu_12351_p1 = sext_ln151_21_fu_3646_p1;

assign mul_res_25_fu_4333_p0 = sext_ln151_60_fu_4321_p1;

assign mul_res_25_fu_4333_p1 = sext_ln151_3_fu_3436_p1;

assign mul_res_260_fu_12379_p0 = sext_ln151_511_fu_12367_p1;

assign mul_res_260_fu_12379_p1 = sext_ln151_24_fu_3681_p1;

assign mul_res_261_fu_12407_p0 = sext_ln151_513_fu_12395_p1;

assign mul_res_261_fu_12407_p1 = sext_ln151_27_fu_3716_p1;

assign mul_res_262_fu_12439_p0 = sext_ln151_515_fu_12427_p1;

assign mul_res_262_fu_12439_p1 = sext_ln151_30_fu_3751_p1;

assign mul_res_263_fu_12471_p0 = sext_ln151_517_fu_12459_p1;

assign mul_res_263_fu_12471_p1 = sext_ln151_33_fu_3786_p1;

assign mul_res_264_fu_12533_p0 = sext_ln151_518_fu_12521_p1;

assign mul_res_264_fu_12533_p1 = sext_ln151_fu_3401_p1;

assign mul_res_265_fu_12565_p0 = sext_ln151_520_fu_12553_p1;

assign mul_res_265_fu_12565_p1 = sext_ln151_3_fu_3436_p1;

assign mul_res_266_fu_12597_p0 = sext_ln151_522_fu_12585_p1;

assign mul_res_266_fu_12597_p1 = sext_ln151_6_fu_3471_p1;

assign mul_res_267_fu_12629_p0 = sext_ln151_524_fu_12617_p1;

assign mul_res_267_fu_12629_p1 = sext_ln151_9_fu_3506_p1;

assign mul_res_268_fu_12661_p0 = sext_ln151_526_fu_12649_p1;

assign mul_res_268_fu_12661_p1 = sext_ln151_12_fu_3541_p1;

assign mul_res_269_fu_12693_p0 = sext_ln151_528_fu_12681_p1;

assign mul_res_269_fu_12693_p1 = sext_ln151_15_fu_3576_p1;

assign mul_res_26_fu_4365_p0 = sext_ln151_62_fu_4353_p1;

assign mul_res_26_fu_4365_p1 = sext_ln151_6_fu_3471_p1;

assign mul_res_270_fu_12721_p0 = sext_ln151_530_fu_12709_p1;

assign mul_res_270_fu_12721_p1 = sext_ln151_18_fu_3611_p1;

assign mul_res_271_fu_12753_p0 = sext_ln151_532_fu_12741_p1;

assign mul_res_271_fu_12753_p1 = sext_ln151_21_fu_3646_p1;

assign mul_res_272_fu_12781_p0 = sext_ln151_534_fu_12769_p1;

assign mul_res_272_fu_12781_p1 = sext_ln151_24_fu_3681_p1;

assign mul_res_273_fu_12809_p0 = sext_ln151_536_fu_12797_p1;

assign mul_res_273_fu_12809_p1 = sext_ln151_27_fu_3716_p1;

assign mul_res_274_fu_12841_p0 = sext_ln151_538_fu_12829_p1;

assign mul_res_274_fu_12841_p1 = sext_ln151_30_fu_3751_p1;

assign mul_res_275_fu_12873_p0 = sext_ln151_540_fu_12861_p1;

assign mul_res_275_fu_12873_p1 = sext_ln151_33_fu_3786_p1;

assign mul_res_276_fu_12935_p0 = sext_ln151_541_fu_12923_p1;

assign mul_res_276_fu_12935_p1 = sext_ln151_fu_3401_p1;

assign mul_res_277_fu_12967_p0 = sext_ln151_543_fu_12955_p1;

assign mul_res_277_fu_12967_p1 = sext_ln151_3_fu_3436_p1;

assign mul_res_278_fu_12999_p0 = sext_ln151_545_fu_12987_p1;

assign mul_res_278_fu_12999_p1 = sext_ln151_6_fu_3471_p1;

assign mul_res_279_fu_13031_p0 = sext_ln151_547_fu_13019_p1;

assign mul_res_279_fu_13031_p1 = sext_ln151_9_fu_3506_p1;

assign mul_res_27_fu_4397_p0 = sext_ln151_64_fu_4385_p1;

assign mul_res_27_fu_4397_p1 = sext_ln151_9_fu_3506_p1;

assign mul_res_280_fu_13063_p0 = sext_ln151_549_fu_13051_p1;

assign mul_res_280_fu_13063_p1 = sext_ln151_12_fu_3541_p1;

assign mul_res_281_fu_13095_p0 = sext_ln151_551_fu_13083_p1;

assign mul_res_281_fu_13095_p1 = sext_ln151_15_fu_3576_p1;

assign mul_res_282_fu_13123_p0 = sext_ln151_553_fu_13111_p1;

assign mul_res_282_fu_13123_p1 = sext_ln151_18_fu_3611_p1;

assign mul_res_283_fu_13155_p0 = sext_ln151_555_fu_13143_p1;

assign mul_res_283_fu_13155_p1 = sext_ln151_21_fu_3646_p1;

assign mul_res_284_fu_13183_p0 = sext_ln151_557_fu_13171_p1;

assign mul_res_284_fu_13183_p1 = sext_ln151_24_fu_3681_p1;

assign mul_res_285_fu_13211_p0 = sext_ln151_559_fu_13199_p1;

assign mul_res_285_fu_13211_p1 = sext_ln151_27_fu_3716_p1;

assign mul_res_286_fu_13243_p0 = sext_ln151_561_fu_13231_p1;

assign mul_res_286_fu_13243_p1 = sext_ln151_30_fu_3751_p1;

assign mul_res_287_fu_13275_p0 = sext_ln151_563_fu_13263_p1;

assign mul_res_287_fu_13275_p1 = sext_ln151_33_fu_3786_p1;

assign mul_res_288_fu_13326_p0 = sext_ln151_1_fu_3404_p1;

assign mul_res_288_fu_13326_p1 = sext_ln151_564_fu_13315_p1;

assign mul_res_289_fu_13347_p0 = sext_ln151_4_fu_3439_p1;

assign mul_res_289_fu_13347_p1 = sext_ln151_566_fu_13336_p1;

assign mul_res_28_fu_4429_p0 = sext_ln151_66_fu_4417_p1;

assign mul_res_28_fu_4429_p1 = sext_ln151_12_fu_3541_p1;

assign mul_res_290_fu_13368_p0 = sext_ln151_7_fu_3474_p1;

assign mul_res_290_fu_13368_p1 = sext_ln151_568_fu_13357_p1;

assign mul_res_291_fu_13389_p0 = sext_ln151_10_fu_3509_p1;

assign mul_res_291_fu_13389_p1 = sext_ln151_570_fu_13378_p1;

assign mul_res_292_fu_13410_p0 = sext_ln151_13_fu_3544_p1;

assign mul_res_292_fu_13410_p1 = sext_ln151_572_fu_13399_p1;

assign mul_res_293_fu_13431_p0 = sext_ln151_16_fu_3579_p1;

assign mul_res_293_fu_13431_p1 = sext_ln151_574_fu_13420_p1;

assign mul_res_294_fu_13448_p0 = sext_ln151_19_fu_3614_p1;

assign mul_res_294_fu_13448_p1 = sext_ln151_576_fu_13437_p1;

assign mul_res_295_fu_13469_p0 = sext_ln151_22_fu_3649_p1;

assign mul_res_295_fu_13469_p1 = sext_ln151_578_fu_13458_p1;

assign mul_res_296_fu_13486_p0 = sext_ln151_25_fu_3684_p1;

assign mul_res_296_fu_13486_p1 = sext_ln151_580_fu_13475_p1;

assign mul_res_297_fu_13503_p0 = sext_ln151_28_fu_3719_p1;

assign mul_res_297_fu_13503_p1 = sext_ln151_582_fu_13492_p1;

assign mul_res_298_fu_13524_p0 = sext_ln151_31_fu_3754_p1;

assign mul_res_298_fu_13524_p1 = sext_ln151_584_fu_13513_p1;

assign mul_res_299_fu_13545_p0 = sext_ln151_34_fu_3789_p1;

assign mul_res_299_fu_13545_p1 = sext_ln151_586_fu_13534_p1;

assign mul_res_29_fu_4461_p0 = sext_ln151_68_fu_4449_p1;

assign mul_res_29_fu_4461_p1 = sext_ln151_15_fu_3576_p1;

assign mul_res_2_fu_3486_p0 = sext_ln151_7_fu_3474_p1;

assign mul_res_2_fu_3486_p1 = sext_ln151_6_fu_3471_p1;

assign mul_res_300_fu_13593_p0 = sext_ln151_35_fu_3863_p1;

assign mul_res_300_fu_13593_p1 = sext_ln151_564_fu_13315_p1;

assign mul_res_301_fu_13611_p0 = sext_ln151_37_fu_3895_p1;

assign mul_res_301_fu_13611_p1 = sext_ln151_566_fu_13336_p1;

assign mul_res_302_fu_13629_p0 = sext_ln151_39_fu_3927_p1;

assign mul_res_302_fu_13629_p1 = sext_ln151_568_fu_13357_p1;

assign mul_res_303_fu_13647_p0 = sext_ln151_41_fu_3959_p1;

assign mul_res_303_fu_13647_p1 = sext_ln151_570_fu_13378_p1;

assign mul_res_304_fu_13665_p0 = sext_ln151_43_fu_3991_p1;

assign mul_res_304_fu_13665_p1 = sext_ln151_572_fu_13399_p1;

assign mul_res_305_fu_13683_p0 = sext_ln151_45_fu_4023_p1;

assign mul_res_305_fu_13683_p1 = sext_ln151_574_fu_13420_p1;

assign mul_res_306_fu_13697_p0 = sext_ln151_47_fu_4055_p1;

assign mul_res_306_fu_13697_p1 = sext_ln151_576_fu_13437_p1;

assign mul_res_307_fu_13715_p0 = sext_ln151_49_fu_4087_p1;

assign mul_res_307_fu_13715_p1 = sext_ln151_578_fu_13458_p1;

assign mul_res_308_fu_13729_p0 = sext_ln151_51_fu_4119_p1;

assign mul_res_308_fu_13729_p1 = sext_ln151_580_fu_13475_p1;

assign mul_res_309_fu_13743_p0 = sext_ln151_53_fu_4151_p1;

assign mul_res_309_fu_13743_p1 = sext_ln151_582_fu_13492_p1;

assign mul_res_30_fu_4493_p0 = sext_ln151_70_fu_4481_p1;

assign mul_res_30_fu_4493_p1 = sext_ln151_18_fu_3611_p1;

assign mul_res_310_fu_13761_p0 = sext_ln151_55_fu_4183_p1;

assign mul_res_310_fu_13761_p1 = sext_ln151_584_fu_13513_p1;

assign mul_res_311_fu_13779_p0 = sext_ln151_57_fu_4215_p1;

assign mul_res_311_fu_13779_p1 = sext_ln151_586_fu_13534_p1;

assign mul_res_312_fu_13827_p0 = sext_ln151_58_fu_4289_p1;

assign mul_res_312_fu_13827_p1 = sext_ln151_564_fu_13315_p1;

assign mul_res_313_fu_13845_p0 = sext_ln151_60_fu_4321_p1;

assign mul_res_313_fu_13845_p1 = sext_ln151_566_fu_13336_p1;

assign mul_res_314_fu_13863_p0 = sext_ln151_62_fu_4353_p1;

assign mul_res_314_fu_13863_p1 = sext_ln151_568_fu_13357_p1;

assign mul_res_315_fu_13881_p0 = sext_ln151_64_fu_4385_p1;

assign mul_res_315_fu_13881_p1 = sext_ln151_570_fu_13378_p1;

assign mul_res_316_fu_13899_p0 = sext_ln151_66_fu_4417_p1;

assign mul_res_316_fu_13899_p1 = sext_ln151_572_fu_13399_p1;

assign mul_res_317_fu_13917_p0 = sext_ln151_68_fu_4449_p1;

assign mul_res_317_fu_13917_p1 = sext_ln151_574_fu_13420_p1;

assign mul_res_318_fu_13931_p0 = sext_ln151_70_fu_4481_p1;

assign mul_res_318_fu_13931_p1 = sext_ln151_576_fu_13437_p1;

assign mul_res_319_fu_13949_p0 = sext_ln151_72_fu_4513_p1;

assign mul_res_319_fu_13949_p1 = sext_ln151_578_fu_13458_p1;

assign mul_res_31_fu_4525_p0 = sext_ln151_72_fu_4513_p1;

assign mul_res_31_fu_4525_p1 = sext_ln151_21_fu_3646_p1;

assign mul_res_320_fu_13963_p0 = sext_ln151_74_fu_4545_p1;

assign mul_res_320_fu_13963_p1 = sext_ln151_580_fu_13475_p1;

assign mul_res_321_fu_13977_p0 = sext_ln151_76_fu_4577_p1;

assign mul_res_321_fu_13977_p1 = sext_ln151_582_fu_13492_p1;

assign mul_res_322_fu_13995_p0 = sext_ln151_78_fu_4609_p1;

assign mul_res_322_fu_13995_p1 = sext_ln151_584_fu_13513_p1;

assign mul_res_323_fu_14013_p0 = sext_ln151_80_fu_4641_p1;

assign mul_res_323_fu_14013_p1 = sext_ln151_586_fu_13534_p1;

assign mul_res_324_fu_14061_p0 = sext_ln151_81_fu_4715_p1;

assign mul_res_324_fu_14061_p1 = sext_ln151_564_fu_13315_p1;

assign mul_res_325_fu_14079_p0 = sext_ln151_83_fu_4747_p1;

assign mul_res_325_fu_14079_p1 = sext_ln151_566_fu_13336_p1;

assign mul_res_326_fu_14097_p0 = sext_ln151_85_fu_4779_p1;

assign mul_res_326_fu_14097_p1 = sext_ln151_568_fu_13357_p1;

assign mul_res_327_fu_14115_p0 = sext_ln151_87_fu_4811_p1;

assign mul_res_327_fu_14115_p1 = sext_ln151_570_fu_13378_p1;

assign mul_res_328_fu_14133_p0 = sext_ln151_89_fu_4843_p1;

assign mul_res_328_fu_14133_p1 = sext_ln151_572_fu_13399_p1;

assign mul_res_329_fu_14151_p0 = sext_ln151_91_fu_4875_p1;

assign mul_res_329_fu_14151_p1 = sext_ln151_574_fu_13420_p1;

assign mul_res_32_fu_4557_p0 = sext_ln151_74_fu_4545_p1;

assign mul_res_32_fu_4557_p1 = sext_ln151_24_fu_3681_p1;

assign mul_res_330_fu_14165_p0 = sext_ln151_93_fu_4907_p1;

assign mul_res_330_fu_14165_p1 = sext_ln151_576_fu_13437_p1;

assign mul_res_331_fu_14183_p0 = sext_ln151_95_fu_4939_p1;

assign mul_res_331_fu_14183_p1 = sext_ln151_578_fu_13458_p1;

assign mul_res_332_fu_14197_p0 = sext_ln151_97_fu_4971_p1;

assign mul_res_332_fu_14197_p1 = sext_ln151_580_fu_13475_p1;

assign mul_res_333_fu_14211_p0 = sext_ln151_99_fu_5003_p1;

assign mul_res_333_fu_14211_p1 = sext_ln151_582_fu_13492_p1;

assign mul_res_334_fu_14229_p0 = sext_ln151_101_fu_5035_p1;

assign mul_res_334_fu_14229_p1 = sext_ln151_584_fu_13513_p1;

assign mul_res_335_fu_14247_p0 = sext_ln151_103_fu_5067_p1;

assign mul_res_335_fu_14247_p1 = sext_ln151_586_fu_13534_p1;

assign mul_res_336_fu_14295_p0 = sext_ln151_104_fu_5141_p1;

assign mul_res_336_fu_14295_p1 = sext_ln151_564_fu_13315_p1;

assign mul_res_337_fu_14313_p0 = sext_ln151_106_fu_5173_p1;

assign mul_res_337_fu_14313_p1 = sext_ln151_566_fu_13336_p1;

assign mul_res_338_fu_14331_p0 = sext_ln151_108_fu_5205_p1;

assign mul_res_338_fu_14331_p1 = sext_ln151_568_fu_13357_p1;

assign mul_res_339_fu_14349_p0 = sext_ln151_110_fu_5237_p1;

assign mul_res_339_fu_14349_p1 = sext_ln151_570_fu_13378_p1;

assign mul_res_33_fu_4589_p0 = sext_ln151_76_fu_4577_p1;

assign mul_res_33_fu_4589_p1 = sext_ln151_27_fu_3716_p1;

assign mul_res_340_fu_14367_p0 = sext_ln151_112_fu_5269_p1;

assign mul_res_340_fu_14367_p1 = sext_ln151_572_fu_13399_p1;

assign mul_res_341_fu_14385_p0 = sext_ln151_114_fu_5301_p1;

assign mul_res_341_fu_14385_p1 = sext_ln151_574_fu_13420_p1;

assign mul_res_342_fu_14399_p0 = sext_ln151_116_fu_5333_p1;

assign mul_res_342_fu_14399_p1 = sext_ln151_576_fu_13437_p1;

assign mul_res_343_fu_14417_p0 = sext_ln151_118_fu_5365_p1;

assign mul_res_343_fu_14417_p1 = sext_ln151_578_fu_13458_p1;

assign mul_res_344_fu_14431_p0 = sext_ln151_120_fu_5397_p1;

assign mul_res_344_fu_14431_p1 = sext_ln151_580_fu_13475_p1;

assign mul_res_345_fu_14445_p0 = sext_ln151_122_fu_5429_p1;

assign mul_res_345_fu_14445_p1 = sext_ln151_582_fu_13492_p1;

assign mul_res_346_fu_14463_p0 = sext_ln151_124_fu_5461_p1;

assign mul_res_346_fu_14463_p1 = sext_ln151_584_fu_13513_p1;

assign mul_res_347_fu_14481_p0 = sext_ln151_126_fu_5493_p1;

assign mul_res_347_fu_14481_p1 = sext_ln151_586_fu_13534_p1;

assign mul_res_348_fu_14529_p0 = sext_ln151_127_fu_5567_p1;

assign mul_res_348_fu_14529_p1 = sext_ln151_564_fu_13315_p1;

assign mul_res_349_fu_14547_p0 = sext_ln151_129_fu_5599_p1;

assign mul_res_349_fu_14547_p1 = sext_ln151_566_fu_13336_p1;

assign mul_res_34_fu_4621_p0 = sext_ln151_78_fu_4609_p1;

assign mul_res_34_fu_4621_p1 = sext_ln151_30_fu_3751_p1;

assign mul_res_350_fu_14565_p0 = sext_ln151_131_fu_5631_p1;

assign mul_res_350_fu_14565_p1 = sext_ln151_568_fu_13357_p1;

assign mul_res_351_fu_14583_p0 = sext_ln151_133_fu_5663_p1;

assign mul_res_351_fu_14583_p1 = sext_ln151_570_fu_13378_p1;

assign mul_res_352_fu_14601_p0 = sext_ln151_135_fu_5695_p1;

assign mul_res_352_fu_14601_p1 = sext_ln151_572_fu_13399_p1;

assign mul_res_353_fu_14619_p0 = sext_ln151_137_fu_5727_p1;

assign mul_res_353_fu_14619_p1 = sext_ln151_574_fu_13420_p1;

assign mul_res_354_fu_14633_p0 = sext_ln151_139_fu_5759_p1;

assign mul_res_354_fu_14633_p1 = sext_ln151_576_fu_13437_p1;

assign mul_res_355_fu_14651_p0 = sext_ln151_141_fu_5791_p1;

assign mul_res_355_fu_14651_p1 = sext_ln151_578_fu_13458_p1;

assign mul_res_356_fu_14665_p0 = sext_ln151_143_fu_5823_p1;

assign mul_res_356_fu_14665_p1 = sext_ln151_580_fu_13475_p1;

assign mul_res_357_fu_14679_p0 = sext_ln151_145_fu_5855_p1;

assign mul_res_357_fu_14679_p1 = sext_ln151_582_fu_13492_p1;

assign mul_res_358_fu_14697_p0 = sext_ln151_147_fu_5887_p1;

assign mul_res_358_fu_14697_p1 = sext_ln151_584_fu_13513_p1;

assign mul_res_359_fu_14715_p0 = sext_ln151_149_fu_5919_p1;

assign mul_res_359_fu_14715_p1 = sext_ln151_586_fu_13534_p1;

assign mul_res_35_fu_4653_p0 = sext_ln151_80_fu_4641_p1;

assign mul_res_35_fu_4653_p1 = sext_ln151_33_fu_3786_p1;

assign mul_res_360_fu_14763_p0 = sext_ln151_150_fu_5993_p1;

assign mul_res_360_fu_14763_p1 = sext_ln151_564_fu_13315_p1;

assign mul_res_361_fu_14781_p0 = sext_ln151_152_fu_6025_p1;

assign mul_res_361_fu_14781_p1 = sext_ln151_566_fu_13336_p1;

assign mul_res_362_fu_14799_p0 = sext_ln151_154_fu_6057_p1;

assign mul_res_362_fu_14799_p1 = sext_ln151_568_fu_13357_p1;

assign mul_res_363_fu_14817_p0 = sext_ln151_156_fu_6089_p1;

assign mul_res_363_fu_14817_p1 = sext_ln151_570_fu_13378_p1;

assign mul_res_364_fu_14835_p0 = sext_ln151_158_fu_6121_p1;

assign mul_res_364_fu_14835_p1 = sext_ln151_572_fu_13399_p1;

assign mul_res_365_fu_14853_p0 = sext_ln151_160_fu_6153_p1;

assign mul_res_365_fu_14853_p1 = sext_ln151_574_fu_13420_p1;

assign mul_res_366_fu_14867_p0 = sext_ln151_162_fu_6185_p1;

assign mul_res_366_fu_14867_p1 = sext_ln151_576_fu_13437_p1;

assign mul_res_367_fu_14885_p0 = sext_ln151_164_fu_6217_p1;

assign mul_res_367_fu_14885_p1 = sext_ln151_578_fu_13458_p1;

assign mul_res_368_fu_14899_p0 = sext_ln151_166_fu_6249_p1;

assign mul_res_368_fu_14899_p1 = sext_ln151_580_fu_13475_p1;

assign mul_res_369_fu_14913_p0 = sext_ln151_168_fu_6281_p1;

assign mul_res_369_fu_14913_p1 = sext_ln151_582_fu_13492_p1;

assign mul_res_36_fu_4727_p0 = sext_ln151_81_fu_4715_p1;

assign mul_res_36_fu_4727_p1 = sext_ln151_fu_3401_p1;

assign mul_res_370_fu_14931_p0 = sext_ln151_170_fu_6313_p1;

assign mul_res_370_fu_14931_p1 = sext_ln151_584_fu_13513_p1;

assign mul_res_371_fu_14949_p0 = sext_ln151_172_fu_6345_p1;

assign mul_res_371_fu_14949_p1 = sext_ln151_586_fu_13534_p1;

assign mul_res_372_fu_14997_p0 = sext_ln151_173_fu_6419_p1;

assign mul_res_372_fu_14997_p1 = sext_ln151_564_fu_13315_p1;

assign mul_res_373_fu_15015_p0 = sext_ln151_175_fu_6451_p1;

assign mul_res_373_fu_15015_p1 = sext_ln151_566_fu_13336_p1;

assign mul_res_374_fu_15033_p0 = sext_ln151_177_fu_6483_p1;

assign mul_res_374_fu_15033_p1 = sext_ln151_568_fu_13357_p1;

assign mul_res_375_fu_15051_p0 = sext_ln151_179_fu_6515_p1;

assign mul_res_375_fu_15051_p1 = sext_ln151_570_fu_13378_p1;

assign mul_res_376_fu_15069_p0 = sext_ln151_181_fu_6547_p1;

assign mul_res_376_fu_15069_p1 = sext_ln151_572_fu_13399_p1;

assign mul_res_377_fu_15087_p0 = sext_ln151_183_fu_6579_p1;

assign mul_res_377_fu_15087_p1 = sext_ln151_574_fu_13420_p1;

assign mul_res_378_fu_15101_p0 = sext_ln151_185_fu_6611_p1;

assign mul_res_378_fu_15101_p1 = sext_ln151_576_fu_13437_p1;

assign mul_res_379_fu_15119_p0 = sext_ln151_187_fu_6643_p1;

assign mul_res_379_fu_15119_p1 = sext_ln151_578_fu_13458_p1;

assign mul_res_37_fu_4759_p0 = sext_ln151_83_fu_4747_p1;

assign mul_res_37_fu_4759_p1 = sext_ln151_3_fu_3436_p1;

assign mul_res_380_fu_15133_p0 = sext_ln151_189_fu_6675_p1;

assign mul_res_380_fu_15133_p1 = sext_ln151_580_fu_13475_p1;

assign mul_res_381_fu_15147_p0 = sext_ln151_191_fu_6707_p1;

assign mul_res_381_fu_15147_p1 = sext_ln151_582_fu_13492_p1;

assign mul_res_382_fu_15165_p0 = sext_ln151_193_fu_6739_p1;

assign mul_res_382_fu_15165_p1 = sext_ln151_584_fu_13513_p1;

assign mul_res_383_fu_15183_p0 = sext_ln151_195_fu_6771_p1;

assign mul_res_383_fu_15183_p1 = sext_ln151_586_fu_13534_p1;

assign mul_res_384_fu_15231_p0 = sext_ln151_196_fu_6845_p1;

assign mul_res_384_fu_15231_p1 = sext_ln151_564_fu_13315_p1;

assign mul_res_385_fu_15249_p0 = sext_ln151_198_fu_6877_p1;

assign mul_res_385_fu_15249_p1 = sext_ln151_566_fu_13336_p1;

assign mul_res_386_fu_15267_p0 = sext_ln151_200_fu_6909_p1;

assign mul_res_386_fu_15267_p1 = sext_ln151_568_fu_13357_p1;

assign mul_res_387_fu_15285_p0 = sext_ln151_202_fu_6941_p1;

assign mul_res_387_fu_15285_p1 = sext_ln151_570_fu_13378_p1;

assign mul_res_388_fu_15303_p0 = sext_ln151_204_fu_6973_p1;

assign mul_res_388_fu_15303_p1 = sext_ln151_572_fu_13399_p1;

assign mul_res_389_fu_15321_p0 = sext_ln151_206_fu_7005_p1;

assign mul_res_389_fu_15321_p1 = sext_ln151_574_fu_13420_p1;

assign mul_res_38_fu_4791_p0 = sext_ln151_85_fu_4779_p1;

assign mul_res_38_fu_4791_p1 = sext_ln151_6_fu_3471_p1;

assign mul_res_390_fu_15335_p0 = sext_ln151_208_fu_7037_p1;

assign mul_res_390_fu_15335_p1 = sext_ln151_576_fu_13437_p1;

assign mul_res_391_fu_15353_p0 = sext_ln151_210_fu_7069_p1;

assign mul_res_391_fu_15353_p1 = sext_ln151_578_fu_13458_p1;

assign mul_res_392_fu_15367_p0 = sext_ln151_212_fu_7101_p1;

assign mul_res_392_fu_15367_p1 = sext_ln151_580_fu_13475_p1;

assign mul_res_393_fu_15381_p0 = sext_ln151_214_fu_7133_p1;

assign mul_res_393_fu_15381_p1 = sext_ln151_582_fu_13492_p1;

assign mul_res_394_fu_15399_p0 = sext_ln151_216_fu_7165_p1;

assign mul_res_394_fu_15399_p1 = sext_ln151_584_fu_13513_p1;

assign mul_res_395_fu_15417_p0 = sext_ln151_218_fu_7197_p1;

assign mul_res_395_fu_15417_p1 = sext_ln151_586_fu_13534_p1;

assign mul_res_396_fu_15465_p0 = sext_ln151_219_fu_7271_p1;

assign mul_res_396_fu_15465_p1 = sext_ln151_564_fu_13315_p1;

assign mul_res_397_fu_15483_p0 = sext_ln151_221_fu_7303_p1;

assign mul_res_397_fu_15483_p1 = sext_ln151_566_fu_13336_p1;

assign mul_res_398_fu_15501_p0 = sext_ln151_223_fu_7335_p1;

assign mul_res_398_fu_15501_p1 = sext_ln151_568_fu_13357_p1;

assign mul_res_399_fu_15519_p0 = sext_ln151_225_fu_7367_p1;

assign mul_res_399_fu_15519_p1 = sext_ln151_570_fu_13378_p1;

assign mul_res_39_fu_4823_p0 = sext_ln151_87_fu_4811_p1;

assign mul_res_39_fu_4823_p1 = sext_ln151_9_fu_3506_p1;

assign mul_res_3_fu_3521_p0 = sext_ln151_10_fu_3509_p1;

assign mul_res_3_fu_3521_p1 = sext_ln151_9_fu_3506_p1;

assign mul_res_400_fu_15537_p0 = sext_ln151_227_fu_7399_p1;

assign mul_res_400_fu_15537_p1 = sext_ln151_572_fu_13399_p1;

assign mul_res_401_fu_15555_p0 = sext_ln151_229_fu_7431_p1;

assign mul_res_401_fu_15555_p1 = sext_ln151_574_fu_13420_p1;

assign mul_res_402_fu_15569_p0 = sext_ln151_231_fu_7463_p1;

assign mul_res_402_fu_15569_p1 = sext_ln151_576_fu_13437_p1;

assign mul_res_403_fu_15587_p0 = sext_ln151_233_fu_7495_p1;

assign mul_res_403_fu_15587_p1 = sext_ln151_578_fu_13458_p1;

assign mul_res_404_fu_15601_p0 = sext_ln151_235_fu_7527_p1;

assign mul_res_404_fu_15601_p1 = sext_ln151_580_fu_13475_p1;

assign mul_res_405_fu_15615_p0 = sext_ln151_237_fu_7559_p1;

assign mul_res_405_fu_15615_p1 = sext_ln151_582_fu_13492_p1;

assign mul_res_406_fu_15633_p0 = sext_ln151_239_fu_7591_p1;

assign mul_res_406_fu_15633_p1 = sext_ln151_584_fu_13513_p1;

assign mul_res_407_fu_15651_p0 = sext_ln151_241_fu_7623_p1;

assign mul_res_407_fu_15651_p1 = sext_ln151_586_fu_13534_p1;

assign mul_res_408_fu_15699_p0 = sext_ln151_242_fu_7697_p1;

assign mul_res_408_fu_15699_p1 = sext_ln151_564_fu_13315_p1;

assign mul_res_409_fu_15717_p0 = sext_ln151_244_fu_7729_p1;

assign mul_res_409_fu_15717_p1 = sext_ln151_566_fu_13336_p1;

assign mul_res_40_fu_4855_p0 = sext_ln151_89_fu_4843_p1;

assign mul_res_40_fu_4855_p1 = sext_ln151_12_fu_3541_p1;

assign mul_res_410_fu_15735_p0 = sext_ln151_246_fu_7761_p1;

assign mul_res_410_fu_15735_p1 = sext_ln151_568_fu_13357_p1;

assign mul_res_411_fu_15753_p0 = sext_ln151_248_fu_7793_p1;

assign mul_res_411_fu_15753_p1 = sext_ln151_570_fu_13378_p1;

assign mul_res_412_fu_15771_p0 = sext_ln151_250_fu_7825_p1;

assign mul_res_412_fu_15771_p1 = sext_ln151_572_fu_13399_p1;

assign mul_res_413_fu_15789_p0 = sext_ln151_252_fu_7857_p1;

assign mul_res_413_fu_15789_p1 = sext_ln151_574_fu_13420_p1;

assign mul_res_414_fu_15803_p0 = sext_ln151_254_fu_7885_p1;

assign mul_res_414_fu_15803_p1 = sext_ln151_576_fu_13437_p1;

assign mul_res_415_fu_15821_p0 = sext_ln151_256_fu_7917_p1;

assign mul_res_415_fu_15821_p1 = sext_ln151_578_fu_13458_p1;

assign mul_res_416_fu_15835_p0 = sext_ln151_258_fu_7945_p1;

assign mul_res_416_fu_15835_p1 = sext_ln151_580_fu_13475_p1;

assign mul_res_417_fu_15849_p0 = sext_ln151_260_fu_7973_p1;

assign mul_res_417_fu_15849_p1 = sext_ln151_582_fu_13492_p1;

assign mul_res_418_fu_15867_p0 = sext_ln151_262_fu_8005_p1;

assign mul_res_418_fu_15867_p1 = sext_ln151_584_fu_13513_p1;

assign mul_res_419_fu_15885_p0 = sext_ln151_264_fu_8037_p1;

assign mul_res_419_fu_15885_p1 = sext_ln151_586_fu_13534_p1;

assign mul_res_41_fu_4887_p0 = sext_ln151_91_fu_4875_p1;

assign mul_res_41_fu_4887_p1 = sext_ln151_15_fu_3576_p1;

assign mul_res_420_fu_15933_p0 = sext_ln151_265_fu_8099_p1;

assign mul_res_420_fu_15933_p1 = sext_ln151_564_fu_13315_p1;

assign mul_res_421_fu_15951_p0 = sext_ln151_267_fu_8131_p1;

assign mul_res_421_fu_15951_p1 = sext_ln151_566_fu_13336_p1;

assign mul_res_422_fu_15969_p0 = sext_ln151_269_fu_8163_p1;

assign mul_res_422_fu_15969_p1 = sext_ln151_568_fu_13357_p1;

assign mul_res_423_fu_15987_p0 = sext_ln151_271_fu_8195_p1;

assign mul_res_423_fu_15987_p1 = sext_ln151_570_fu_13378_p1;

assign mul_res_424_fu_16005_p0 = sext_ln151_273_fu_8227_p1;

assign mul_res_424_fu_16005_p1 = sext_ln151_572_fu_13399_p1;

assign mul_res_425_fu_16023_p0 = sext_ln151_275_fu_8259_p1;

assign mul_res_425_fu_16023_p1 = sext_ln151_574_fu_13420_p1;

assign mul_res_426_fu_16037_p0 = sext_ln151_277_fu_8287_p1;

assign mul_res_426_fu_16037_p1 = sext_ln151_576_fu_13437_p1;

assign mul_res_427_fu_16055_p0 = sext_ln151_279_fu_8319_p1;

assign mul_res_427_fu_16055_p1 = sext_ln151_578_fu_13458_p1;

assign mul_res_428_fu_16069_p0 = sext_ln151_281_fu_8347_p1;

assign mul_res_428_fu_16069_p1 = sext_ln151_580_fu_13475_p1;

assign mul_res_429_fu_16083_p0 = sext_ln151_283_fu_8375_p1;

assign mul_res_429_fu_16083_p1 = sext_ln151_582_fu_13492_p1;

assign mul_res_42_fu_4919_p0 = sext_ln151_93_fu_4907_p1;

assign mul_res_42_fu_4919_p1 = sext_ln151_18_fu_3611_p1;

assign mul_res_430_fu_16101_p0 = sext_ln151_285_fu_8407_p1;

assign mul_res_430_fu_16101_p1 = sext_ln151_584_fu_13513_p1;

assign mul_res_431_fu_16119_p0 = sext_ln151_287_fu_8439_p1;

assign mul_res_431_fu_16119_p1 = sext_ln151_586_fu_13534_p1;

assign mul_res_432_fu_16167_p0 = sext_ln151_288_fu_8501_p1;

assign mul_res_432_fu_16167_p1 = sext_ln151_564_fu_13315_p1;

assign mul_res_433_fu_16185_p0 = sext_ln151_290_fu_8533_p1;

assign mul_res_433_fu_16185_p1 = sext_ln151_566_fu_13336_p1;

assign mul_res_434_fu_16203_p0 = sext_ln151_292_fu_8565_p1;

assign mul_res_434_fu_16203_p1 = sext_ln151_568_fu_13357_p1;

assign mul_res_435_fu_16221_p0 = sext_ln151_294_fu_8597_p1;

assign mul_res_435_fu_16221_p1 = sext_ln151_570_fu_13378_p1;

assign mul_res_436_fu_16239_p0 = sext_ln151_296_fu_8629_p1;

assign mul_res_436_fu_16239_p1 = sext_ln151_572_fu_13399_p1;

assign mul_res_437_fu_16257_p0 = sext_ln151_298_fu_8661_p1;

assign mul_res_437_fu_16257_p1 = sext_ln151_574_fu_13420_p1;

assign mul_res_438_fu_16271_p0 = sext_ln151_300_fu_8689_p1;

assign mul_res_438_fu_16271_p1 = sext_ln151_576_fu_13437_p1;

assign mul_res_439_fu_16289_p0 = sext_ln151_302_fu_8721_p1;

assign mul_res_439_fu_16289_p1 = sext_ln151_578_fu_13458_p1;

assign mul_res_43_fu_4951_p0 = sext_ln151_95_fu_4939_p1;

assign mul_res_43_fu_4951_p1 = sext_ln151_21_fu_3646_p1;

assign mul_res_440_fu_16303_p0 = sext_ln151_304_fu_8749_p1;

assign mul_res_440_fu_16303_p1 = sext_ln151_580_fu_13475_p1;

assign mul_res_441_fu_16317_p0 = sext_ln151_306_fu_8777_p1;

assign mul_res_441_fu_16317_p1 = sext_ln151_582_fu_13492_p1;

assign mul_res_442_fu_16335_p0 = sext_ln151_308_fu_8809_p1;

assign mul_res_442_fu_16335_p1 = sext_ln151_584_fu_13513_p1;

assign mul_res_443_fu_16353_p0 = sext_ln151_310_fu_8841_p1;

assign mul_res_443_fu_16353_p1 = sext_ln151_586_fu_13534_p1;

assign mul_res_444_fu_16401_p0 = sext_ln151_311_fu_8903_p1;

assign mul_res_444_fu_16401_p1 = sext_ln151_564_fu_13315_p1;

assign mul_res_445_fu_16419_p0 = sext_ln151_313_fu_8935_p1;

assign mul_res_445_fu_16419_p1 = sext_ln151_566_fu_13336_p1;

assign mul_res_446_fu_16437_p0 = sext_ln151_315_fu_8967_p1;

assign mul_res_446_fu_16437_p1 = sext_ln151_568_fu_13357_p1;

assign mul_res_447_fu_16455_p0 = sext_ln151_317_fu_8999_p1;

assign mul_res_447_fu_16455_p1 = sext_ln151_570_fu_13378_p1;

assign mul_res_448_fu_16473_p0 = sext_ln151_319_fu_9031_p1;

assign mul_res_448_fu_16473_p1 = sext_ln151_572_fu_13399_p1;

assign mul_res_449_fu_16491_p0 = sext_ln151_321_fu_9063_p1;

assign mul_res_449_fu_16491_p1 = sext_ln151_574_fu_13420_p1;

assign mul_res_44_fu_4983_p0 = sext_ln151_97_fu_4971_p1;

assign mul_res_44_fu_4983_p1 = sext_ln151_24_fu_3681_p1;

assign mul_res_450_fu_16505_p0 = sext_ln151_323_fu_9091_p1;

assign mul_res_450_fu_16505_p1 = sext_ln151_576_fu_13437_p1;

assign mul_res_451_fu_16523_p0 = sext_ln151_325_fu_9123_p1;

assign mul_res_451_fu_16523_p1 = sext_ln151_578_fu_13458_p1;

assign mul_res_452_fu_16537_p0 = sext_ln151_327_fu_9151_p1;

assign mul_res_452_fu_16537_p1 = sext_ln151_580_fu_13475_p1;

assign mul_res_453_fu_16551_p0 = sext_ln151_329_fu_9179_p1;

assign mul_res_453_fu_16551_p1 = sext_ln151_582_fu_13492_p1;

assign mul_res_454_fu_16569_p0 = sext_ln151_331_fu_9211_p1;

assign mul_res_454_fu_16569_p1 = sext_ln151_584_fu_13513_p1;

assign mul_res_455_fu_16587_p0 = sext_ln151_333_fu_9243_p1;

assign mul_res_455_fu_16587_p1 = sext_ln151_586_fu_13534_p1;

assign mul_res_456_fu_16635_p0 = sext_ln151_334_fu_9305_p1;

assign mul_res_456_fu_16635_p1 = sext_ln151_564_fu_13315_p1;

assign mul_res_457_fu_16653_p0 = sext_ln151_336_fu_9337_p1;

assign mul_res_457_fu_16653_p1 = sext_ln151_566_fu_13336_p1;

assign mul_res_458_fu_16671_p0 = sext_ln151_338_fu_9369_p1;

assign mul_res_458_fu_16671_p1 = sext_ln151_568_fu_13357_p1;

assign mul_res_459_fu_16689_p0 = sext_ln151_340_fu_9401_p1;

assign mul_res_459_fu_16689_p1 = sext_ln151_570_fu_13378_p1;

assign mul_res_45_fu_5015_p0 = sext_ln151_99_fu_5003_p1;

assign mul_res_45_fu_5015_p1 = sext_ln151_27_fu_3716_p1;

assign mul_res_460_fu_16707_p0 = sext_ln151_342_fu_9433_p1;

assign mul_res_460_fu_16707_p1 = sext_ln151_572_fu_13399_p1;

assign mul_res_461_fu_16725_p0 = sext_ln151_344_fu_9465_p1;

assign mul_res_461_fu_16725_p1 = sext_ln151_574_fu_13420_p1;

assign mul_res_462_fu_16739_p0 = sext_ln151_346_fu_9493_p1;

assign mul_res_462_fu_16739_p1 = sext_ln151_576_fu_13437_p1;

assign mul_res_463_fu_16757_p0 = sext_ln151_348_fu_9525_p1;

assign mul_res_463_fu_16757_p1 = sext_ln151_578_fu_13458_p1;

assign mul_res_464_fu_16771_p0 = sext_ln151_350_fu_9553_p1;

assign mul_res_464_fu_16771_p1 = sext_ln151_580_fu_13475_p1;

assign mul_res_465_fu_16785_p0 = sext_ln151_352_fu_9581_p1;

assign mul_res_465_fu_16785_p1 = sext_ln151_582_fu_13492_p1;

assign mul_res_466_fu_16803_p0 = sext_ln151_354_fu_9613_p1;

assign mul_res_466_fu_16803_p1 = sext_ln151_584_fu_13513_p1;

assign mul_res_467_fu_16821_p0 = sext_ln151_356_fu_9645_p1;

assign mul_res_467_fu_16821_p1 = sext_ln151_586_fu_13534_p1;

assign mul_res_468_fu_16869_p0 = sext_ln151_357_fu_9707_p1;

assign mul_res_468_fu_16869_p1 = sext_ln151_564_fu_13315_p1;

assign mul_res_469_fu_16887_p0 = sext_ln151_359_fu_9739_p1;

assign mul_res_469_fu_16887_p1 = sext_ln151_566_fu_13336_p1;

assign mul_res_46_fu_5047_p0 = sext_ln151_101_fu_5035_p1;

assign mul_res_46_fu_5047_p1 = sext_ln151_30_fu_3751_p1;

assign mul_res_470_fu_16905_p0 = sext_ln151_361_fu_9771_p1;

assign mul_res_470_fu_16905_p1 = sext_ln151_568_fu_13357_p1;

assign mul_res_471_fu_16923_p0 = sext_ln151_363_fu_9803_p1;

assign mul_res_471_fu_16923_p1 = sext_ln151_570_fu_13378_p1;

assign mul_res_472_fu_16941_p0 = sext_ln151_365_fu_9835_p1;

assign mul_res_472_fu_16941_p1 = sext_ln151_572_fu_13399_p1;

assign mul_res_473_fu_16959_p0 = sext_ln151_367_fu_9867_p1;

assign mul_res_473_fu_16959_p1 = sext_ln151_574_fu_13420_p1;

assign mul_res_474_fu_16973_p0 = sext_ln151_369_fu_9895_p1;

assign mul_res_474_fu_16973_p1 = sext_ln151_576_fu_13437_p1;

assign mul_res_475_fu_16991_p0 = sext_ln151_371_fu_9927_p1;

assign mul_res_475_fu_16991_p1 = sext_ln151_578_fu_13458_p1;

assign mul_res_476_fu_17005_p0 = sext_ln151_373_fu_9955_p1;

assign mul_res_476_fu_17005_p1 = sext_ln151_580_fu_13475_p1;

assign mul_res_477_fu_17019_p0 = sext_ln151_375_fu_9983_p1;

assign mul_res_477_fu_17019_p1 = sext_ln151_582_fu_13492_p1;

assign mul_res_478_fu_17037_p0 = sext_ln151_377_fu_10015_p1;

assign mul_res_478_fu_17037_p1 = sext_ln151_584_fu_13513_p1;

assign mul_res_479_fu_17055_p0 = sext_ln151_379_fu_10047_p1;

assign mul_res_479_fu_17055_p1 = sext_ln151_586_fu_13534_p1;

assign mul_res_47_fu_5079_p0 = sext_ln151_103_fu_5067_p1;

assign mul_res_47_fu_5079_p1 = sext_ln151_33_fu_3786_p1;

assign mul_res_480_fu_17103_p0 = sext_ln151_380_fu_10109_p1;

assign mul_res_480_fu_17103_p1 = sext_ln151_564_fu_13315_p1;

assign mul_res_481_fu_17121_p0 = sext_ln151_382_fu_10141_p1;

assign mul_res_481_fu_17121_p1 = sext_ln151_566_fu_13336_p1;

assign mul_res_482_fu_17139_p0 = sext_ln151_384_fu_10173_p1;

assign mul_res_482_fu_17139_p1 = sext_ln151_568_fu_13357_p1;

assign mul_res_483_fu_17157_p0 = sext_ln151_386_fu_10205_p1;

assign mul_res_483_fu_17157_p1 = sext_ln151_570_fu_13378_p1;

assign mul_res_484_fu_17175_p0 = sext_ln151_388_fu_10237_p1;

assign mul_res_484_fu_17175_p1 = sext_ln151_572_fu_13399_p1;

assign mul_res_485_fu_17193_p0 = sext_ln151_390_fu_10269_p1;

assign mul_res_485_fu_17193_p1 = sext_ln151_574_fu_13420_p1;

assign mul_res_486_fu_17207_p0 = sext_ln151_392_fu_10297_p1;

assign mul_res_486_fu_17207_p1 = sext_ln151_576_fu_13437_p1;

assign mul_res_487_fu_17225_p0 = sext_ln151_394_fu_10329_p1;

assign mul_res_487_fu_17225_p1 = sext_ln151_578_fu_13458_p1;

assign mul_res_488_fu_17239_p0 = sext_ln151_396_fu_10357_p1;

assign mul_res_488_fu_17239_p1 = sext_ln151_580_fu_13475_p1;

assign mul_res_489_fu_17253_p0 = sext_ln151_398_fu_10385_p1;

assign mul_res_489_fu_17253_p1 = sext_ln151_582_fu_13492_p1;

assign mul_res_48_fu_5153_p0 = sext_ln151_104_fu_5141_p1;

assign mul_res_48_fu_5153_p1 = sext_ln151_fu_3401_p1;

assign mul_res_490_fu_17271_p0 = sext_ln151_400_fu_10417_p1;

assign mul_res_490_fu_17271_p1 = sext_ln151_584_fu_13513_p1;

assign mul_res_491_fu_17289_p0 = sext_ln151_402_fu_10449_p1;

assign mul_res_491_fu_17289_p1 = sext_ln151_586_fu_13534_p1;

assign mul_res_492_fu_17337_p0 = sext_ln151_403_fu_10511_p1;

assign mul_res_492_fu_17337_p1 = sext_ln151_564_fu_13315_p1;

assign mul_res_493_fu_17355_p0 = sext_ln151_405_fu_10543_p1;

assign mul_res_493_fu_17355_p1 = sext_ln151_566_fu_13336_p1;

assign mul_res_494_fu_17373_p0 = sext_ln151_407_fu_10575_p1;

assign mul_res_494_fu_17373_p1 = sext_ln151_568_fu_13357_p1;

assign mul_res_495_fu_17391_p0 = sext_ln151_409_fu_10607_p1;

assign mul_res_495_fu_17391_p1 = sext_ln151_570_fu_13378_p1;

assign mul_res_496_fu_17409_p0 = sext_ln151_411_fu_10639_p1;

assign mul_res_496_fu_17409_p1 = sext_ln151_572_fu_13399_p1;

assign mul_res_497_fu_17427_p0 = sext_ln151_413_fu_10671_p1;

assign mul_res_497_fu_17427_p1 = sext_ln151_574_fu_13420_p1;

assign mul_res_498_fu_17441_p0 = sext_ln151_415_fu_10699_p1;

assign mul_res_498_fu_17441_p1 = sext_ln151_576_fu_13437_p1;

assign mul_res_499_fu_17459_p0 = sext_ln151_417_fu_10731_p1;

assign mul_res_499_fu_17459_p1 = sext_ln151_578_fu_13458_p1;

assign mul_res_49_fu_5185_p0 = sext_ln151_106_fu_5173_p1;

assign mul_res_49_fu_5185_p1 = sext_ln151_3_fu_3436_p1;

assign mul_res_4_fu_3556_p0 = sext_ln151_13_fu_3544_p1;

assign mul_res_4_fu_3556_p1 = sext_ln151_12_fu_3541_p1;

assign mul_res_500_fu_17473_p0 = sext_ln151_419_fu_10759_p1;

assign mul_res_500_fu_17473_p1 = sext_ln151_580_fu_13475_p1;

assign mul_res_501_fu_17487_p0 = sext_ln151_421_fu_10787_p1;

assign mul_res_501_fu_17487_p1 = sext_ln151_582_fu_13492_p1;

assign mul_res_502_fu_17505_p0 = sext_ln151_423_fu_10819_p1;

assign mul_res_502_fu_17505_p1 = sext_ln151_584_fu_13513_p1;

assign mul_res_503_fu_17523_p0 = sext_ln151_425_fu_10851_p1;

assign mul_res_503_fu_17523_p1 = sext_ln151_586_fu_13534_p1;

assign mul_res_504_fu_17571_p0 = sext_ln151_426_fu_10913_p1;

assign mul_res_504_fu_17571_p1 = sext_ln151_564_fu_13315_p1;

assign mul_res_505_fu_17589_p0 = sext_ln151_428_fu_10945_p1;

assign mul_res_505_fu_17589_p1 = sext_ln151_566_fu_13336_p1;

assign mul_res_506_fu_17607_p0 = sext_ln151_430_fu_10977_p1;

assign mul_res_506_fu_17607_p1 = sext_ln151_568_fu_13357_p1;

assign mul_res_507_fu_17625_p0 = sext_ln151_432_fu_11009_p1;

assign mul_res_507_fu_17625_p1 = sext_ln151_570_fu_13378_p1;

assign mul_res_508_fu_17643_p0 = sext_ln151_434_fu_11041_p1;

assign mul_res_508_fu_17643_p1 = sext_ln151_572_fu_13399_p1;

assign mul_res_509_fu_17661_p0 = sext_ln151_436_fu_11073_p1;

assign mul_res_509_fu_17661_p1 = sext_ln151_574_fu_13420_p1;

assign mul_res_50_fu_5217_p0 = sext_ln151_108_fu_5205_p1;

assign mul_res_50_fu_5217_p1 = sext_ln151_6_fu_3471_p1;

assign mul_res_510_fu_17675_p0 = sext_ln151_438_fu_11101_p1;

assign mul_res_510_fu_17675_p1 = sext_ln151_576_fu_13437_p1;

assign mul_res_511_fu_17693_p0 = sext_ln151_440_fu_11133_p1;

assign mul_res_511_fu_17693_p1 = sext_ln151_578_fu_13458_p1;

assign mul_res_512_fu_17707_p0 = sext_ln151_442_fu_11161_p1;

assign mul_res_512_fu_17707_p1 = sext_ln151_580_fu_13475_p1;

assign mul_res_513_fu_17721_p0 = sext_ln151_444_fu_11189_p1;

assign mul_res_513_fu_17721_p1 = sext_ln151_582_fu_13492_p1;

assign mul_res_514_fu_17739_p0 = sext_ln151_446_fu_11221_p1;

assign mul_res_514_fu_17739_p1 = sext_ln151_584_fu_13513_p1;

assign mul_res_515_fu_17757_p0 = sext_ln151_448_fu_11253_p1;

assign mul_res_515_fu_17757_p1 = sext_ln151_586_fu_13534_p1;

assign mul_res_516_fu_17805_p0 = sext_ln151_449_fu_11315_p1;

assign mul_res_516_fu_17805_p1 = sext_ln151_564_fu_13315_p1;

assign mul_res_517_fu_17823_p0 = sext_ln151_451_fu_11347_p1;

assign mul_res_517_fu_17823_p1 = sext_ln151_566_fu_13336_p1;

assign mul_res_518_fu_17841_p0 = sext_ln151_453_fu_11379_p1;

assign mul_res_518_fu_17841_p1 = sext_ln151_568_fu_13357_p1;

assign mul_res_519_fu_17859_p0 = sext_ln151_455_fu_11411_p1;

assign mul_res_519_fu_17859_p1 = sext_ln151_570_fu_13378_p1;

assign mul_res_51_fu_5249_p0 = sext_ln151_110_fu_5237_p1;

assign mul_res_51_fu_5249_p1 = sext_ln151_9_fu_3506_p1;

assign mul_res_520_fu_17877_p0 = sext_ln151_457_fu_11443_p1;

assign mul_res_520_fu_17877_p1 = sext_ln151_572_fu_13399_p1;

assign mul_res_521_fu_17895_p0 = sext_ln151_459_fu_11475_p1;

assign mul_res_521_fu_17895_p1 = sext_ln151_574_fu_13420_p1;

assign mul_res_522_fu_17909_p0 = sext_ln151_461_fu_11503_p1;

assign mul_res_522_fu_17909_p1 = sext_ln151_576_fu_13437_p1;

assign mul_res_523_fu_17927_p0 = sext_ln151_463_fu_11535_p1;

assign mul_res_523_fu_17927_p1 = sext_ln151_578_fu_13458_p1;

assign mul_res_524_fu_17941_p0 = sext_ln151_465_fu_11563_p1;

assign mul_res_524_fu_17941_p1 = sext_ln151_580_fu_13475_p1;

assign mul_res_525_fu_17955_p0 = sext_ln151_467_fu_11591_p1;

assign mul_res_525_fu_17955_p1 = sext_ln151_582_fu_13492_p1;

assign mul_res_526_fu_17973_p0 = sext_ln151_469_fu_11623_p1;

assign mul_res_526_fu_17973_p1 = sext_ln151_584_fu_13513_p1;

assign mul_res_527_fu_17991_p0 = sext_ln151_471_fu_11655_p1;

assign mul_res_527_fu_17991_p1 = sext_ln151_586_fu_13534_p1;

assign mul_res_528_fu_18039_p0 = sext_ln151_472_fu_11717_p1;

assign mul_res_528_fu_18039_p1 = sext_ln151_564_fu_13315_p1;

assign mul_res_529_fu_18057_p0 = sext_ln151_474_fu_11749_p1;

assign mul_res_529_fu_18057_p1 = sext_ln151_566_fu_13336_p1;

assign mul_res_52_fu_5281_p0 = sext_ln151_112_fu_5269_p1;

assign mul_res_52_fu_5281_p1 = sext_ln151_12_fu_3541_p1;

assign mul_res_530_fu_18075_p0 = sext_ln151_476_fu_11781_p1;

assign mul_res_530_fu_18075_p1 = sext_ln151_568_fu_13357_p1;

assign mul_res_531_fu_18093_p0 = sext_ln151_478_fu_11813_p1;

assign mul_res_531_fu_18093_p1 = sext_ln151_570_fu_13378_p1;

assign mul_res_532_fu_18111_p0 = sext_ln151_480_fu_11845_p1;

assign mul_res_532_fu_18111_p1 = sext_ln151_572_fu_13399_p1;

assign mul_res_533_fu_18129_p0 = sext_ln151_482_fu_11877_p1;

assign mul_res_533_fu_18129_p1 = sext_ln151_574_fu_13420_p1;

assign mul_res_534_fu_18143_p0 = sext_ln151_484_fu_11905_p1;

assign mul_res_534_fu_18143_p1 = sext_ln151_576_fu_13437_p1;

assign mul_res_535_fu_18161_p0 = sext_ln151_486_fu_11937_p1;

assign mul_res_535_fu_18161_p1 = sext_ln151_578_fu_13458_p1;

assign mul_res_536_fu_18175_p0 = sext_ln151_488_fu_11965_p1;

assign mul_res_536_fu_18175_p1 = sext_ln151_580_fu_13475_p1;

assign mul_res_537_fu_18189_p0 = sext_ln151_490_fu_11993_p1;

assign mul_res_537_fu_18189_p1 = sext_ln151_582_fu_13492_p1;

assign mul_res_538_fu_18207_p0 = sext_ln151_492_fu_12025_p1;

assign mul_res_538_fu_18207_p1 = sext_ln151_584_fu_13513_p1;

assign mul_res_539_fu_18225_p0 = sext_ln151_494_fu_12057_p1;

assign mul_res_539_fu_18225_p1 = sext_ln151_586_fu_13534_p1;

assign mul_res_53_fu_5313_p0 = sext_ln151_114_fu_5301_p1;

assign mul_res_53_fu_5313_p1 = sext_ln151_15_fu_3576_p1;

assign mul_res_540_fu_18273_p0 = sext_ln151_495_fu_12119_p1;

assign mul_res_540_fu_18273_p1 = sext_ln151_564_fu_13315_p1;

assign mul_res_541_fu_18291_p0 = sext_ln151_497_fu_12151_p1;

assign mul_res_541_fu_18291_p1 = sext_ln151_566_fu_13336_p1;

assign mul_res_542_fu_18309_p0 = sext_ln151_499_fu_12183_p1;

assign mul_res_542_fu_18309_p1 = sext_ln151_568_fu_13357_p1;

assign mul_res_543_fu_18327_p0 = sext_ln151_501_fu_12215_p1;

assign mul_res_543_fu_18327_p1 = sext_ln151_570_fu_13378_p1;

assign mul_res_544_fu_18345_p0 = sext_ln151_503_fu_12247_p1;

assign mul_res_544_fu_18345_p1 = sext_ln151_572_fu_13399_p1;

assign mul_res_545_fu_18363_p0 = sext_ln151_505_fu_12279_p1;

assign mul_res_545_fu_18363_p1 = sext_ln151_574_fu_13420_p1;

assign mul_res_546_fu_18377_p0 = sext_ln151_507_fu_12307_p1;

assign mul_res_546_fu_18377_p1 = sext_ln151_576_fu_13437_p1;

assign mul_res_547_fu_18395_p0 = sext_ln151_509_fu_12339_p1;

assign mul_res_547_fu_18395_p1 = sext_ln151_578_fu_13458_p1;

assign mul_res_548_fu_18409_p0 = sext_ln151_511_fu_12367_p1;

assign mul_res_548_fu_18409_p1 = sext_ln151_580_fu_13475_p1;

assign mul_res_549_fu_18423_p0 = sext_ln151_513_fu_12395_p1;

assign mul_res_549_fu_18423_p1 = sext_ln151_582_fu_13492_p1;

assign mul_res_54_fu_5345_p0 = sext_ln151_116_fu_5333_p1;

assign mul_res_54_fu_5345_p1 = sext_ln151_18_fu_3611_p1;

assign mul_res_550_fu_18441_p0 = sext_ln151_515_fu_12427_p1;

assign mul_res_550_fu_18441_p1 = sext_ln151_584_fu_13513_p1;

assign mul_res_551_fu_18459_p0 = sext_ln151_517_fu_12459_p1;

assign mul_res_551_fu_18459_p1 = sext_ln151_586_fu_13534_p1;

assign mul_res_552_fu_18507_p0 = sext_ln151_518_fu_12521_p1;

assign mul_res_552_fu_18507_p1 = sext_ln151_564_fu_13315_p1;

assign mul_res_553_fu_18525_p0 = sext_ln151_520_fu_12553_p1;

assign mul_res_553_fu_18525_p1 = sext_ln151_566_fu_13336_p1;

assign mul_res_554_fu_18543_p0 = sext_ln151_522_fu_12585_p1;

assign mul_res_554_fu_18543_p1 = sext_ln151_568_fu_13357_p1;

assign mul_res_555_fu_18561_p0 = sext_ln151_524_fu_12617_p1;

assign mul_res_555_fu_18561_p1 = sext_ln151_570_fu_13378_p1;

assign mul_res_556_fu_18579_p0 = sext_ln151_526_fu_12649_p1;

assign mul_res_556_fu_18579_p1 = sext_ln151_572_fu_13399_p1;

assign mul_res_557_fu_18597_p0 = sext_ln151_528_fu_12681_p1;

assign mul_res_557_fu_18597_p1 = sext_ln151_574_fu_13420_p1;

assign mul_res_558_fu_18611_p0 = sext_ln151_530_fu_12709_p1;

assign mul_res_558_fu_18611_p1 = sext_ln151_576_fu_13437_p1;

assign mul_res_559_fu_18629_p0 = sext_ln151_532_fu_12741_p1;

assign mul_res_559_fu_18629_p1 = sext_ln151_578_fu_13458_p1;

assign mul_res_55_fu_5377_p0 = sext_ln151_118_fu_5365_p1;

assign mul_res_55_fu_5377_p1 = sext_ln151_21_fu_3646_p1;

assign mul_res_560_fu_18643_p0 = sext_ln151_534_fu_12769_p1;

assign mul_res_560_fu_18643_p1 = sext_ln151_580_fu_13475_p1;

assign mul_res_561_fu_18657_p0 = sext_ln151_536_fu_12797_p1;

assign mul_res_561_fu_18657_p1 = sext_ln151_582_fu_13492_p1;

assign mul_res_562_fu_18675_p0 = sext_ln151_538_fu_12829_p1;

assign mul_res_562_fu_18675_p1 = sext_ln151_584_fu_13513_p1;

assign mul_res_563_fu_18693_p0 = sext_ln151_540_fu_12861_p1;

assign mul_res_563_fu_18693_p1 = sext_ln151_586_fu_13534_p1;

assign mul_res_564_fu_18741_p0 = sext_ln151_541_fu_12923_p1;

assign mul_res_564_fu_18741_p1 = sext_ln151_564_fu_13315_p1;

assign mul_res_565_fu_18759_p0 = sext_ln151_543_fu_12955_p1;

assign mul_res_565_fu_18759_p1 = sext_ln151_566_fu_13336_p1;

assign mul_res_566_fu_18777_p0 = sext_ln151_545_fu_12987_p1;

assign mul_res_566_fu_18777_p1 = sext_ln151_568_fu_13357_p1;

assign mul_res_567_fu_18795_p0 = sext_ln151_547_fu_13019_p1;

assign mul_res_567_fu_18795_p1 = sext_ln151_570_fu_13378_p1;

assign mul_res_568_fu_18813_p0 = sext_ln151_549_fu_13051_p1;

assign mul_res_568_fu_18813_p1 = sext_ln151_572_fu_13399_p1;

assign mul_res_569_fu_18831_p0 = sext_ln151_551_fu_13083_p1;

assign mul_res_569_fu_18831_p1 = sext_ln151_574_fu_13420_p1;

assign mul_res_56_fu_5409_p0 = sext_ln151_120_fu_5397_p1;

assign mul_res_56_fu_5409_p1 = sext_ln151_24_fu_3681_p1;

assign mul_res_570_fu_18845_p0 = sext_ln151_553_fu_13111_p1;

assign mul_res_570_fu_18845_p1 = sext_ln151_576_fu_13437_p1;

assign mul_res_571_fu_18863_p0 = sext_ln151_555_fu_13143_p1;

assign mul_res_571_fu_18863_p1 = sext_ln151_578_fu_13458_p1;

assign mul_res_572_fu_18877_p0 = sext_ln151_557_fu_13171_p1;

assign mul_res_572_fu_18877_p1 = sext_ln151_580_fu_13475_p1;

assign mul_res_573_fu_18891_p0 = sext_ln151_559_fu_13199_p1;

assign mul_res_573_fu_18891_p1 = sext_ln151_582_fu_13492_p1;

assign mul_res_574_fu_18909_p0 = sext_ln151_561_fu_13231_p1;

assign mul_res_574_fu_18909_p1 = sext_ln151_584_fu_13513_p1;

assign mul_res_575_fu_18927_p0 = sext_ln151_563_fu_13263_p1;

assign mul_res_575_fu_18927_p1 = sext_ln151_586_fu_13534_p1;

assign mul_res_57_fu_5441_p0 = sext_ln151_122_fu_5429_p1;

assign mul_res_57_fu_5441_p1 = sext_ln151_27_fu_3716_p1;

assign mul_res_58_fu_5473_p0 = sext_ln151_124_fu_5461_p1;

assign mul_res_58_fu_5473_p1 = sext_ln151_30_fu_3751_p1;

assign mul_res_59_fu_5505_p0 = sext_ln151_126_fu_5493_p1;

assign mul_res_59_fu_5505_p1 = sext_ln151_33_fu_3786_p1;

assign mul_res_5_fu_3591_p0 = sext_ln151_16_fu_3579_p1;

assign mul_res_5_fu_3591_p1 = sext_ln151_15_fu_3576_p1;

assign mul_res_60_fu_5579_p0 = sext_ln151_127_fu_5567_p1;

assign mul_res_60_fu_5579_p1 = sext_ln151_fu_3401_p1;

assign mul_res_61_fu_5611_p0 = sext_ln151_129_fu_5599_p1;

assign mul_res_61_fu_5611_p1 = sext_ln151_3_fu_3436_p1;

assign mul_res_62_fu_5643_p0 = sext_ln151_131_fu_5631_p1;

assign mul_res_62_fu_5643_p1 = sext_ln151_6_fu_3471_p1;

assign mul_res_63_fu_5675_p0 = sext_ln151_133_fu_5663_p1;

assign mul_res_63_fu_5675_p1 = sext_ln151_9_fu_3506_p1;

assign mul_res_64_fu_5707_p0 = sext_ln151_135_fu_5695_p1;

assign mul_res_64_fu_5707_p1 = sext_ln151_12_fu_3541_p1;

assign mul_res_65_fu_5739_p0 = sext_ln151_137_fu_5727_p1;

assign mul_res_65_fu_5739_p1 = sext_ln151_15_fu_3576_p1;

assign mul_res_66_fu_5771_p0 = sext_ln151_139_fu_5759_p1;

assign mul_res_66_fu_5771_p1 = sext_ln151_18_fu_3611_p1;

assign mul_res_67_fu_5803_p0 = sext_ln151_141_fu_5791_p1;

assign mul_res_67_fu_5803_p1 = sext_ln151_21_fu_3646_p1;

assign mul_res_68_fu_5835_p0 = sext_ln151_143_fu_5823_p1;

assign mul_res_68_fu_5835_p1 = sext_ln151_24_fu_3681_p1;

assign mul_res_69_fu_5867_p0 = sext_ln151_145_fu_5855_p1;

assign mul_res_69_fu_5867_p1 = sext_ln151_27_fu_3716_p1;

assign mul_res_6_fu_3626_p0 = sext_ln151_19_fu_3614_p1;

assign mul_res_6_fu_3626_p1 = sext_ln151_18_fu_3611_p1;

assign mul_res_70_fu_5899_p0 = sext_ln151_147_fu_5887_p1;

assign mul_res_70_fu_5899_p1 = sext_ln151_30_fu_3751_p1;

assign mul_res_71_fu_5931_p0 = sext_ln151_149_fu_5919_p1;

assign mul_res_71_fu_5931_p1 = sext_ln151_33_fu_3786_p1;

assign mul_res_72_fu_6005_p0 = sext_ln151_150_fu_5993_p1;

assign mul_res_72_fu_6005_p1 = sext_ln151_fu_3401_p1;

assign mul_res_73_fu_6037_p0 = sext_ln151_152_fu_6025_p1;

assign mul_res_73_fu_6037_p1 = sext_ln151_3_fu_3436_p1;

assign mul_res_74_fu_6069_p0 = sext_ln151_154_fu_6057_p1;

assign mul_res_74_fu_6069_p1 = sext_ln151_6_fu_3471_p1;

assign mul_res_75_fu_6101_p0 = sext_ln151_156_fu_6089_p1;

assign mul_res_75_fu_6101_p1 = sext_ln151_9_fu_3506_p1;

assign mul_res_76_fu_6133_p0 = sext_ln151_158_fu_6121_p1;

assign mul_res_76_fu_6133_p1 = sext_ln151_12_fu_3541_p1;

assign mul_res_77_fu_6165_p0 = sext_ln151_160_fu_6153_p1;

assign mul_res_77_fu_6165_p1 = sext_ln151_15_fu_3576_p1;

assign mul_res_78_fu_6197_p0 = sext_ln151_162_fu_6185_p1;

assign mul_res_78_fu_6197_p1 = sext_ln151_18_fu_3611_p1;

assign mul_res_79_fu_6229_p0 = sext_ln151_164_fu_6217_p1;

assign mul_res_79_fu_6229_p1 = sext_ln151_21_fu_3646_p1;

assign mul_res_7_fu_3661_p0 = sext_ln151_22_fu_3649_p1;

assign mul_res_7_fu_3661_p1 = sext_ln151_21_fu_3646_p1;

assign mul_res_80_fu_6261_p0 = sext_ln151_166_fu_6249_p1;

assign mul_res_80_fu_6261_p1 = sext_ln151_24_fu_3681_p1;

assign mul_res_81_fu_6293_p0 = sext_ln151_168_fu_6281_p1;

assign mul_res_81_fu_6293_p1 = sext_ln151_27_fu_3716_p1;

assign mul_res_82_fu_6325_p0 = sext_ln151_170_fu_6313_p1;

assign mul_res_82_fu_6325_p1 = sext_ln151_30_fu_3751_p1;

assign mul_res_83_fu_6357_p0 = sext_ln151_172_fu_6345_p1;

assign mul_res_83_fu_6357_p1 = sext_ln151_33_fu_3786_p1;

assign mul_res_84_fu_6431_p0 = sext_ln151_173_fu_6419_p1;

assign mul_res_84_fu_6431_p1 = sext_ln151_fu_3401_p1;

assign mul_res_85_fu_6463_p0 = sext_ln151_175_fu_6451_p1;

assign mul_res_85_fu_6463_p1 = sext_ln151_3_fu_3436_p1;

assign mul_res_86_fu_6495_p0 = sext_ln151_177_fu_6483_p1;

assign mul_res_86_fu_6495_p1 = sext_ln151_6_fu_3471_p1;

assign mul_res_87_fu_6527_p0 = sext_ln151_179_fu_6515_p1;

assign mul_res_87_fu_6527_p1 = sext_ln151_9_fu_3506_p1;

assign mul_res_88_fu_6559_p0 = sext_ln151_181_fu_6547_p1;

assign mul_res_88_fu_6559_p1 = sext_ln151_12_fu_3541_p1;

assign mul_res_89_fu_6591_p0 = sext_ln151_183_fu_6579_p1;

assign mul_res_89_fu_6591_p1 = sext_ln151_15_fu_3576_p1;

assign mul_res_8_fu_3696_p0 = sext_ln151_25_fu_3684_p1;

assign mul_res_8_fu_3696_p1 = sext_ln151_24_fu_3681_p1;

assign mul_res_90_fu_6623_p0 = sext_ln151_185_fu_6611_p1;

assign mul_res_90_fu_6623_p1 = sext_ln151_18_fu_3611_p1;

assign mul_res_91_fu_6655_p0 = sext_ln151_187_fu_6643_p1;

assign mul_res_91_fu_6655_p1 = sext_ln151_21_fu_3646_p1;

assign mul_res_92_fu_6687_p0 = sext_ln151_189_fu_6675_p1;

assign mul_res_92_fu_6687_p1 = sext_ln151_24_fu_3681_p1;

assign mul_res_93_fu_6719_p0 = sext_ln151_191_fu_6707_p1;

assign mul_res_93_fu_6719_p1 = sext_ln151_27_fu_3716_p1;

assign mul_res_94_fu_6751_p0 = sext_ln151_193_fu_6739_p1;

assign mul_res_94_fu_6751_p1 = sext_ln151_30_fu_3751_p1;

assign mul_res_95_fu_6783_p0 = sext_ln151_195_fu_6771_p1;

assign mul_res_95_fu_6783_p1 = sext_ln151_33_fu_3786_p1;

assign mul_res_96_fu_6857_p0 = sext_ln151_196_fu_6845_p1;

assign mul_res_96_fu_6857_p1 = sext_ln151_fu_3401_p1;

assign mul_res_97_fu_6889_p0 = sext_ln151_198_fu_6877_p1;

assign mul_res_97_fu_6889_p1 = sext_ln151_3_fu_3436_p1;

assign mul_res_98_fu_6921_p0 = sext_ln151_200_fu_6909_p1;

assign mul_res_98_fu_6921_p1 = sext_ln151_6_fu_3471_p1;

assign mul_res_99_fu_6953_p0 = sext_ln151_202_fu_6941_p1;

assign mul_res_99_fu_6953_p1 = sext_ln151_9_fu_3506_p1;

assign mul_res_9_fu_3731_p0 = sext_ln151_28_fu_3719_p1;

assign mul_res_9_fu_3731_p1 = sext_ln151_27_fu_3716_p1;

assign mul_res_fu_3416_p0 = sext_ln151_1_fu_3404_p1;

assign mul_res_fu_3416_p1 = sext_ln151_fu_3401_p1;

assign or_ln121_fu_2829_p2 = (icmp_ln121_reg_23797 | and_ln120_fu_2817_p2);

assign select_ln120_fu_2799_p3 = ((icmp_ln121_reg_23797[0:0] == 1'b1) ? 6'd0 : ap_sig_allocacmp_cot_load);

assign select_ln121_1_fu_2842_p3 = ((and_ln120_fu_2817_p2[0:0] == 1'b1) ? add_ln121_fu_2823_p2 : select_ln120_fu_2799_p3);

assign select_ln121_2_fu_2755_p3 = ((icmp_ln121_fu_2743_p2[0:0] == 1'b1) ? 11'd1 : add_ln121_1_fu_2749_p2);

assign select_ln121_fu_2834_p3 = ((or_ln121_fu_2829_p2[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_cit_load);

assign select_ln126_10_fu_19319_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_13_reg_24085 : p_0_0_0_13799_fu_2576);

assign select_ln126_11_fu_19325_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_12_reg_24079 : p_0_0_0_12797_fu_2572);

assign select_ln126_12_fu_19331_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_11_reg_24073 : p_0_0_0_11795_fu_2568);

assign select_ln126_13_fu_19337_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_10_reg_24067 : p_0_0_0_10793_fu_2564);

assign select_ln126_14_fu_19343_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_9_reg_24061 : p_0_0_0_9791_fu_2560);

assign select_ln126_15_fu_19349_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_8_reg_24055 : p_0_0_0_8789_fu_2556);

assign select_ln126_16_fu_19355_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_7_reg_24049 : p_0_0_0_7787_fu_2552);

assign select_ln126_17_fu_19361_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_6_reg_24043 : p_0_0_0_6785_fu_2548);

assign select_ln126_18_fu_19367_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_5_reg_24037 : p_0_0_0_5783_fu_2544);

assign select_ln126_19_fu_19373_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_4_reg_24031 : p_0_0_0_4781_fu_2540);

assign select_ln126_1_fu_19265_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_22_reg_24139 : p_0_0_0_22817_fu_2612);

assign select_ln126_20_fu_19379_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_3_reg_24025 : p_0_0_0_3779_fu_2536);

assign select_ln126_21_fu_19385_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_2_reg_24019 : p_0_0_0_2777_fu_2532);

assign select_ln126_22_fu_19391_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_s_reg_24013 : p_0_0_0_112775_fu_2528);

assign select_ln126_23_fu_19397_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? trunc_ln131_reg_24007 : p_0_0_0773_fu_2524);

assign select_ln126_24_fu_19403_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? sext_ln131_fu_19255_p1 : p_0_0_0_23771_fu_2520);

assign select_ln126_25_fu_19410_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_22_reg_24139 : p_0_0_0_22769_fu_2516);

assign select_ln126_26_fu_19416_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_21_reg_24133 : p_0_0_0_21767_fu_2512);

assign select_ln126_27_fu_19422_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_20_reg_24127 : p_0_0_0_20765_fu_2508);

assign select_ln126_28_fu_19428_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_19_reg_24121 : p_0_0_0_19763_fu_2504);

assign select_ln126_29_fu_19434_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_18_reg_24115 : p_0_0_0_18761_fu_2500);

assign select_ln126_2_fu_19271_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_21_reg_24133 : p_0_0_0_21815_fu_2608);

assign select_ln126_30_fu_19440_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_17_reg_24109 : p_0_0_0_17759_fu_2496);

assign select_ln126_31_fu_19446_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_16_reg_24103 : p_0_0_0_16757_fu_2492);

assign select_ln126_32_fu_19452_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_15_reg_24097 : p_0_0_0_15755_fu_2488);

assign select_ln126_33_fu_19458_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_14_reg_24091 : p_0_0_0_14753_fu_2484);

assign select_ln126_34_fu_19464_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_13_reg_24085 : p_0_0_0_13751_fu_2480);

assign select_ln126_35_fu_19470_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_12_reg_24079 : p_0_0_0_12749_fu_2476);

assign select_ln126_36_fu_19476_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_11_reg_24073 : p_0_0_0_11747_fu_2472);

assign select_ln126_37_fu_19482_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_10_reg_24067 : p_0_0_0_10745_fu_2468);

assign select_ln126_38_fu_19488_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_9_reg_24061 : p_0_0_0_9743_fu_2464);

assign select_ln126_39_fu_19494_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_8_reg_24055 : p_0_0_0_8741_fu_2460);

assign select_ln126_3_fu_19277_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_20_reg_24127 : p_0_0_0_20813_fu_2604);

assign select_ln126_40_fu_19500_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_7_reg_24049 : p_0_0_0_7739_fu_2456);

assign select_ln126_41_fu_19506_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_6_reg_24043 : p_0_0_0_6737_fu_2452);

assign select_ln126_42_fu_19512_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_5_reg_24037 : p_0_0_0_5735_fu_2448);

assign select_ln126_43_fu_19518_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_4_reg_24031 : p_0_0_0_4733_fu_2444);

assign select_ln126_44_fu_19524_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_3_reg_24025 : p_0_0_0_3731_fu_2440);

assign select_ln126_45_fu_19530_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_2_reg_24019 : p_0_0_0_2729_fu_2436);

assign select_ln126_46_fu_19536_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_s_reg_24013 : p_0_0_0_112727_fu_2432);

assign select_ln126_47_fu_19542_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? trunc_ln131_reg_24007 : p_0_0_0725_fu_2428);

assign select_ln126_4_fu_19283_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_19_reg_24121 : p_0_0_0_19811_fu_2600);

assign select_ln126_5_fu_19289_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_18_reg_24115 : p_0_0_0_18809_fu_2596);

assign select_ln126_6_fu_19295_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_17_reg_24109 : p_0_0_0_17807_fu_2592);

assign select_ln126_7_fu_19301_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_16_reg_24103 : p_0_0_0_16805_fu_2588);

assign select_ln126_8_fu_19307_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_15_reg_24097 : p_0_0_0_15803_fu_2584);

assign select_ln126_9_fu_19313_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? tmp_14_reg_24091 : p_0_0_0_14801_fu_2580);

assign select_ln126_fu_19258_p3 = ((icmp_ln126_reg_23831_pp0_iter3_reg[0:0] == 1'b1) ? sext_ln131_fu_19255_p1 : p_0_0_0_23819_fu_2616);

assign sext_ln131_fu_19255_p1 = $signed(tmp_23_reg_24145);

assign sext_ln151_100_fu_5021_p1 = mul_res_45_fu_5015_p2;

assign sext_ln151_101_fu_5035_p1 = $signed(tmp_69_fu_5025_p4);

assign sext_ln151_102_fu_5053_p1 = mul_res_46_fu_5047_p2;

assign sext_ln151_103_fu_5067_p1 = $signed(tmp_70_fu_5057_p4);

assign sext_ln151_104_fu_5141_p1 = $signed(tmp_71_fu_5131_p4);

assign sext_ln151_105_fu_5159_p1 = mul_res_48_fu_5153_p2;

assign sext_ln151_106_fu_5173_p1 = $signed(tmp_72_fu_5163_p4);

assign sext_ln151_107_fu_5191_p1 = mul_res_49_fu_5185_p2;

assign sext_ln151_108_fu_5205_p1 = $signed(tmp_73_fu_5195_p4);

assign sext_ln151_109_fu_5223_p1 = mul_res_50_fu_5217_p2;

assign sext_ln151_10_fu_3509_p1 = $signed(tmp_26_fu_3496_p4);

assign sext_ln151_110_fu_5237_p1 = $signed(tmp_74_fu_5227_p4);

assign sext_ln151_111_fu_5255_p1 = mul_res_51_fu_5249_p2;

assign sext_ln151_112_fu_5269_p1 = $signed(tmp_75_fu_5259_p4);

assign sext_ln151_113_fu_5287_p1 = mul_res_52_fu_5281_p2;

assign sext_ln151_114_fu_5301_p1 = $signed(tmp_76_fu_5291_p4);

assign sext_ln151_115_fu_5319_p1 = mul_res_53_fu_5313_p2;

assign sext_ln151_116_fu_5333_p1 = $signed(tmp_77_fu_5323_p4);

assign sext_ln151_117_fu_5351_p1 = mul_res_54_fu_5345_p2;

assign sext_ln151_118_fu_5365_p1 = $signed(tmp_78_fu_5355_p4);

assign sext_ln151_119_fu_5383_p1 = mul_res_55_fu_5377_p2;

assign sext_ln151_11_fu_3527_p1 = mul_res_3_fu_3521_p2;

assign sext_ln151_120_fu_5397_p1 = $signed(tmp_79_fu_5387_p4);

assign sext_ln151_121_fu_5415_p1 = mul_res_56_fu_5409_p2;

assign sext_ln151_122_fu_5429_p1 = $signed(tmp_80_fu_5419_p4);

assign sext_ln151_123_fu_5447_p1 = mul_res_57_fu_5441_p2;

assign sext_ln151_124_fu_5461_p1 = $signed(tmp_81_fu_5451_p4);

assign sext_ln151_125_fu_5479_p1 = mul_res_58_fu_5473_p2;

assign sext_ln151_126_fu_5493_p1 = $signed(tmp_82_fu_5483_p4);

assign sext_ln151_127_fu_5567_p1 = $signed(tmp_83_fu_5557_p4);

assign sext_ln151_128_fu_5585_p1 = mul_res_60_fu_5579_p2;

assign sext_ln151_129_fu_5599_p1 = $signed(tmp_84_fu_5589_p4);

assign sext_ln151_12_fu_3541_p1 = $signed(trunc_ln137_3_reg_23903);

assign sext_ln151_130_fu_5617_p1 = mul_res_61_fu_5611_p2;

assign sext_ln151_131_fu_5631_p1 = $signed(tmp_85_fu_5621_p4);

assign sext_ln151_132_fu_5649_p1 = mul_res_62_fu_5643_p2;

assign sext_ln151_133_fu_5663_p1 = $signed(tmp_86_fu_5653_p4);

assign sext_ln151_134_fu_5681_p1 = mul_res_63_fu_5675_p2;

assign sext_ln151_135_fu_5695_p1 = $signed(tmp_87_fu_5685_p4);

assign sext_ln151_136_fu_5713_p1 = mul_res_64_fu_5707_p2;

assign sext_ln151_137_fu_5727_p1 = $signed(tmp_88_fu_5717_p4);

assign sext_ln151_138_fu_5745_p1 = mul_res_65_fu_5739_p2;

assign sext_ln151_139_fu_5759_p1 = $signed(tmp_89_fu_5749_p4);

assign sext_ln151_13_fu_3544_p1 = $signed(tmp_27_fu_3531_p4);

assign sext_ln151_140_fu_5777_p1 = mul_res_66_fu_5771_p2;

assign sext_ln151_141_fu_5791_p1 = $signed(tmp_90_fu_5781_p4);

assign sext_ln151_142_fu_5809_p1 = mul_res_67_fu_5803_p2;

assign sext_ln151_143_fu_5823_p1 = $signed(tmp_91_fu_5813_p4);

assign sext_ln151_144_fu_5841_p1 = mul_res_68_fu_5835_p2;

assign sext_ln151_145_fu_5855_p1 = $signed(tmp_92_fu_5845_p4);

assign sext_ln151_146_fu_5873_p1 = mul_res_69_fu_5867_p2;

assign sext_ln151_147_fu_5887_p1 = $signed(tmp_93_fu_5877_p4);

assign sext_ln151_148_fu_5905_p1 = mul_res_70_fu_5899_p2;

assign sext_ln151_149_fu_5919_p1 = $signed(tmp_94_fu_5909_p4);

assign sext_ln151_14_fu_3562_p1 = mul_res_4_fu_3556_p2;

assign sext_ln151_150_fu_5993_p1 = $signed(tmp_95_fu_5983_p4);

assign sext_ln151_151_fu_6011_p1 = mul_res_72_fu_6005_p2;

assign sext_ln151_152_fu_6025_p1 = $signed(tmp_96_fu_6015_p4);

assign sext_ln151_153_fu_6043_p1 = mul_res_73_fu_6037_p2;

assign sext_ln151_154_fu_6057_p1 = $signed(tmp_97_fu_6047_p4);

assign sext_ln151_155_fu_6075_p1 = mul_res_74_fu_6069_p2;

assign sext_ln151_156_fu_6089_p1 = $signed(tmp_98_fu_6079_p4);

assign sext_ln151_157_fu_6107_p1 = mul_res_75_fu_6101_p2;

assign sext_ln151_158_fu_6121_p1 = $signed(tmp_99_fu_6111_p4);

assign sext_ln151_159_fu_6139_p1 = mul_res_76_fu_6133_p2;

assign sext_ln151_15_fu_3576_p1 = $signed(trunc_ln137_4_reg_23908);

assign sext_ln151_160_fu_6153_p1 = $signed(tmp_100_fu_6143_p4);

assign sext_ln151_161_fu_6171_p1 = mul_res_77_fu_6165_p2;

assign sext_ln151_162_fu_6185_p1 = $signed(tmp_101_fu_6175_p4);

assign sext_ln151_163_fu_6203_p1 = mul_res_78_fu_6197_p2;

assign sext_ln151_164_fu_6217_p1 = $signed(tmp_102_fu_6207_p4);

assign sext_ln151_165_fu_6235_p1 = mul_res_79_fu_6229_p2;

assign sext_ln151_166_fu_6249_p1 = $signed(tmp_103_fu_6239_p4);

assign sext_ln151_167_fu_6267_p1 = mul_res_80_fu_6261_p2;

assign sext_ln151_168_fu_6281_p1 = $signed(tmp_104_fu_6271_p4);

assign sext_ln151_169_fu_6299_p1 = mul_res_81_fu_6293_p2;

assign sext_ln151_16_fu_3579_p1 = $signed(tmp_28_fu_3566_p4);

assign sext_ln151_170_fu_6313_p1 = $signed(tmp_105_fu_6303_p4);

assign sext_ln151_171_fu_6331_p1 = mul_res_82_fu_6325_p2;

assign sext_ln151_172_fu_6345_p1 = $signed(tmp_106_fu_6335_p4);

assign sext_ln151_173_fu_6419_p1 = $signed(tmp_107_fu_6409_p4);

assign sext_ln151_174_fu_6437_p1 = mul_res_84_fu_6431_p2;

assign sext_ln151_175_fu_6451_p1 = $signed(tmp_108_fu_6441_p4);

assign sext_ln151_176_fu_6469_p1 = mul_res_85_fu_6463_p2;

assign sext_ln151_177_fu_6483_p1 = $signed(tmp_109_fu_6473_p4);

assign sext_ln151_178_fu_6501_p1 = mul_res_86_fu_6495_p2;

assign sext_ln151_179_fu_6515_p1 = $signed(tmp_110_fu_6505_p4);

assign sext_ln151_17_fu_3597_p1 = mul_res_5_fu_3591_p2;

assign sext_ln151_180_fu_6533_p1 = mul_res_87_fu_6527_p2;

assign sext_ln151_181_fu_6547_p1 = $signed(tmp_111_fu_6537_p4);

assign sext_ln151_182_fu_6565_p1 = mul_res_88_fu_6559_p2;

assign sext_ln151_183_fu_6579_p1 = $signed(tmp_112_fu_6569_p4);

assign sext_ln151_184_fu_6597_p1 = mul_res_89_fu_6591_p2;

assign sext_ln151_185_fu_6611_p1 = $signed(tmp_113_fu_6601_p4);

assign sext_ln151_186_fu_6629_p1 = mul_res_90_fu_6623_p2;

assign sext_ln151_187_fu_6643_p1 = $signed(tmp_114_fu_6633_p4);

assign sext_ln151_188_fu_6661_p1 = mul_res_91_fu_6655_p2;

assign sext_ln151_189_fu_6675_p1 = $signed(tmp_115_fu_6665_p4);

assign sext_ln151_18_fu_3611_p1 = $signed(trunc_ln137_5_reg_23913);

assign sext_ln151_190_fu_6693_p1 = mul_res_92_fu_6687_p2;

assign sext_ln151_191_fu_6707_p1 = $signed(tmp_116_fu_6697_p4);

assign sext_ln151_192_fu_6725_p1 = mul_res_93_fu_6719_p2;

assign sext_ln151_193_fu_6739_p1 = $signed(tmp_117_fu_6729_p4);

assign sext_ln151_194_fu_6757_p1 = mul_res_94_fu_6751_p2;

assign sext_ln151_195_fu_6771_p1 = $signed(tmp_118_fu_6761_p4);

assign sext_ln151_196_fu_6845_p1 = $signed(tmp_119_fu_6835_p4);

assign sext_ln151_197_fu_6863_p1 = mul_res_96_fu_6857_p2;

assign sext_ln151_198_fu_6877_p1 = $signed(tmp_120_fu_6867_p4);

assign sext_ln151_199_fu_6895_p1 = mul_res_97_fu_6889_p2;

assign sext_ln151_19_fu_3614_p1 = $signed(tmp_29_fu_3601_p4);

assign sext_ln151_1_fu_3404_p1 = $signed(trunc_ln151_fu_3397_p1);

assign sext_ln151_200_fu_6909_p1 = $signed(tmp_121_fu_6899_p4);

assign sext_ln151_201_fu_6927_p1 = mul_res_98_fu_6921_p2;

assign sext_ln151_202_fu_6941_p1 = $signed(tmp_122_fu_6931_p4);

assign sext_ln151_203_fu_6959_p1 = mul_res_99_fu_6953_p2;

assign sext_ln151_204_fu_6973_p1 = $signed(tmp_123_fu_6963_p4);

assign sext_ln151_205_fu_6991_p1 = mul_res_100_fu_6985_p2;

assign sext_ln151_206_fu_7005_p1 = $signed(tmp_124_fu_6995_p4);

assign sext_ln151_207_fu_7023_p1 = mul_res_101_fu_7017_p2;

assign sext_ln151_208_fu_7037_p1 = $signed(tmp_125_fu_7027_p4);

assign sext_ln151_209_fu_7055_p1 = mul_res_102_fu_7049_p2;

assign sext_ln151_20_fu_3632_p1 = mul_res_6_fu_3626_p2;

assign sext_ln151_210_fu_7069_p1 = $signed(tmp_126_fu_7059_p4);

assign sext_ln151_211_fu_7087_p1 = mul_res_103_fu_7081_p2;

assign sext_ln151_212_fu_7101_p1 = $signed(tmp_127_fu_7091_p4);

assign sext_ln151_213_fu_7119_p1 = mul_res_104_fu_7113_p2;

assign sext_ln151_214_fu_7133_p1 = $signed(tmp_128_fu_7123_p4);

assign sext_ln151_215_fu_7151_p1 = mul_res_105_fu_7145_p2;

assign sext_ln151_216_fu_7165_p1 = $signed(tmp_129_fu_7155_p4);

assign sext_ln151_217_fu_7183_p1 = mul_res_106_fu_7177_p2;

assign sext_ln151_218_fu_7197_p1 = $signed(tmp_130_fu_7187_p4);

assign sext_ln151_219_fu_7271_p1 = $signed(tmp_131_fu_7261_p4);

assign sext_ln151_21_fu_3646_p1 = $signed(trunc_ln137_6_reg_23918);

assign sext_ln151_220_fu_7289_p1 = mul_res_108_fu_7283_p2;

assign sext_ln151_221_fu_7303_p1 = $signed(tmp_132_fu_7293_p4);

assign sext_ln151_222_fu_7321_p1 = mul_res_109_fu_7315_p2;

assign sext_ln151_223_fu_7335_p1 = $signed(tmp_133_fu_7325_p4);

assign sext_ln151_224_fu_7353_p1 = mul_res_110_fu_7347_p2;

assign sext_ln151_225_fu_7367_p1 = $signed(tmp_134_fu_7357_p4);

assign sext_ln151_226_fu_7385_p1 = mul_res_111_fu_7379_p2;

assign sext_ln151_227_fu_7399_p1 = $signed(tmp_135_fu_7389_p4);

assign sext_ln151_228_fu_7417_p1 = mul_res_112_fu_7411_p2;

assign sext_ln151_229_fu_7431_p1 = $signed(tmp_136_fu_7421_p4);

assign sext_ln151_22_fu_3649_p1 = $signed(tmp_30_fu_3636_p4);

assign sext_ln151_230_fu_7449_p1 = mul_res_113_fu_7443_p2;

assign sext_ln151_231_fu_7463_p1 = $signed(tmp_137_fu_7453_p4);

assign sext_ln151_232_fu_7481_p1 = mul_res_114_fu_7475_p2;

assign sext_ln151_233_fu_7495_p1 = $signed(tmp_138_fu_7485_p4);

assign sext_ln151_234_fu_7513_p1 = mul_res_115_fu_7507_p2;

assign sext_ln151_235_fu_7527_p1 = $signed(tmp_139_fu_7517_p4);

assign sext_ln151_236_fu_7545_p1 = mul_res_116_fu_7539_p2;

assign sext_ln151_237_fu_7559_p1 = $signed(tmp_140_fu_7549_p4);

assign sext_ln151_238_fu_7577_p1 = mul_res_117_fu_7571_p2;

assign sext_ln151_239_fu_7591_p1 = $signed(tmp_141_fu_7581_p4);

assign sext_ln151_23_fu_3667_p1 = mul_res_7_fu_3661_p2;

assign sext_ln151_240_fu_7609_p1 = mul_res_118_fu_7603_p2;

assign sext_ln151_241_fu_7623_p1 = $signed(tmp_142_fu_7613_p4);

assign sext_ln151_242_fu_7697_p1 = $signed(tmp_143_fu_7687_p4);

assign sext_ln151_243_fu_7715_p1 = mul_res_120_fu_7709_p2;

assign sext_ln151_244_fu_7729_p1 = $signed(tmp_144_fu_7719_p4);

assign sext_ln151_245_fu_7747_p1 = mul_res_121_fu_7741_p2;

assign sext_ln151_246_fu_7761_p1 = $signed(tmp_145_fu_7751_p4);

assign sext_ln151_247_fu_7779_p1 = mul_res_122_fu_7773_p2;

assign sext_ln151_248_fu_7793_p1 = $signed(tmp_146_fu_7783_p4);

assign sext_ln151_249_fu_7811_p1 = mul_res_123_fu_7805_p2;

assign sext_ln151_24_fu_3681_p1 = $signed(trunc_ln137_7_reg_23923);

assign sext_ln151_250_fu_7825_p1 = $signed(tmp_147_fu_7815_p4);

assign sext_ln151_251_fu_7843_p1 = mul_res_124_fu_7837_p2;

assign sext_ln151_252_fu_7857_p1 = $signed(tmp_148_fu_7847_p4);

assign sext_ln151_253_fu_20038_p1 = mul_res_125_reg_24400;

assign sext_ln151_254_fu_7885_p1 = $signed(tmp_149_fu_7875_p4);

assign sext_ln151_255_fu_7903_p1 = mul_res_126_fu_7897_p2;

assign sext_ln151_256_fu_7917_p1 = $signed(tmp_150_fu_7907_p4);

assign sext_ln151_257_fu_20041_p1 = mul_res_127_reg_24405;

assign sext_ln151_258_fu_7945_p1 = $signed(tmp_151_fu_7935_p4);

assign sext_ln151_259_fu_20044_p1 = mul_res_128_reg_24410;

assign sext_ln151_25_fu_3684_p1 = $signed(tmp_31_fu_3671_p4);

assign sext_ln151_260_fu_7973_p1 = $signed(tmp_152_fu_7963_p4);

assign sext_ln151_261_fu_7991_p1 = mul_res_129_fu_7985_p2;

assign sext_ln151_262_fu_8005_p1 = $signed(tmp_153_fu_7995_p4);

assign sext_ln151_263_fu_8023_p1 = mul_res_130_fu_8017_p2;

assign sext_ln151_264_fu_8037_p1 = $signed(tmp_154_fu_8027_p4);

assign sext_ln151_265_fu_8099_p1 = $signed(tmp_155_fu_8089_p4);

assign sext_ln151_266_fu_8117_p1 = mul_res_132_fu_8111_p2;

assign sext_ln151_267_fu_8131_p1 = $signed(tmp_156_fu_8121_p4);

assign sext_ln151_268_fu_8149_p1 = mul_res_133_fu_8143_p2;

assign sext_ln151_269_fu_8163_p1 = $signed(tmp_157_fu_8153_p4);

assign sext_ln151_26_fu_3702_p1 = mul_res_8_fu_3696_p2;

assign sext_ln151_270_fu_8181_p1 = mul_res_134_fu_8175_p2;

assign sext_ln151_271_fu_8195_p1 = $signed(tmp_158_fu_8185_p4);

assign sext_ln151_272_fu_8213_p1 = mul_res_135_fu_8207_p2;

assign sext_ln151_273_fu_8227_p1 = $signed(tmp_159_fu_8217_p4);

assign sext_ln151_274_fu_8245_p1 = mul_res_136_fu_8239_p2;

assign sext_ln151_275_fu_8259_p1 = $signed(tmp_160_fu_8249_p4);

assign sext_ln151_276_fu_20109_p1 = mul_res_137_reg_24435;

assign sext_ln151_277_fu_8287_p1 = $signed(tmp_161_fu_8277_p4);

assign sext_ln151_278_fu_8305_p1 = mul_res_138_fu_8299_p2;

assign sext_ln151_279_fu_8319_p1 = $signed(tmp_162_fu_8309_p4);

assign sext_ln151_27_fu_3716_p1 = $signed(trunc_ln137_8_reg_23928);

assign sext_ln151_280_fu_20112_p1 = mul_res_139_reg_24440;

assign sext_ln151_281_fu_8347_p1 = $signed(tmp_163_fu_8337_p4);

assign sext_ln151_282_fu_20115_p1 = mul_res_140_reg_24445;

assign sext_ln151_283_fu_8375_p1 = $signed(tmp_164_fu_8365_p4);

assign sext_ln151_284_fu_8393_p1 = mul_res_141_fu_8387_p2;

assign sext_ln151_285_fu_8407_p1 = $signed(tmp_165_fu_8397_p4);

assign sext_ln151_286_fu_8425_p1 = mul_res_142_fu_8419_p2;

assign sext_ln151_287_fu_8439_p1 = $signed(tmp_166_fu_8429_p4);

assign sext_ln151_288_fu_8501_p1 = $signed(tmp_167_fu_8491_p4);

assign sext_ln151_289_fu_8519_p1 = mul_res_144_fu_8513_p2;

assign sext_ln151_28_fu_3719_p1 = $signed(tmp_32_fu_3706_p4);

assign sext_ln151_290_fu_8533_p1 = $signed(tmp_168_fu_8523_p4);

assign sext_ln151_291_fu_8551_p1 = mul_res_145_fu_8545_p2;

assign sext_ln151_292_fu_8565_p1 = $signed(tmp_169_fu_8555_p4);

assign sext_ln151_293_fu_8583_p1 = mul_res_146_fu_8577_p2;

assign sext_ln151_294_fu_8597_p1 = $signed(tmp_170_fu_8587_p4);

assign sext_ln151_295_fu_8615_p1 = mul_res_147_fu_8609_p2;

assign sext_ln151_296_fu_8629_p1 = $signed(tmp_171_fu_8619_p4);

assign sext_ln151_297_fu_8647_p1 = mul_res_148_fu_8641_p2;

assign sext_ln151_298_fu_8661_p1 = $signed(tmp_172_fu_8651_p4);

assign sext_ln151_299_fu_20180_p1 = mul_res_149_reg_24470;

assign sext_ln151_29_fu_3737_p1 = mul_res_9_fu_3731_p2;

assign sext_ln151_2_fu_3422_p1 = mul_res_fu_3416_p2;

assign sext_ln151_300_fu_8689_p1 = $signed(tmp_173_fu_8679_p4);

assign sext_ln151_301_fu_8707_p1 = mul_res_150_fu_8701_p2;

assign sext_ln151_302_fu_8721_p1 = $signed(tmp_174_fu_8711_p4);

assign sext_ln151_303_fu_20183_p1 = mul_res_151_reg_24475;

assign sext_ln151_304_fu_8749_p1 = $signed(tmp_175_fu_8739_p4);

assign sext_ln151_305_fu_20186_p1 = mul_res_152_reg_24480;

assign sext_ln151_306_fu_8777_p1 = $signed(tmp_176_fu_8767_p4);

assign sext_ln151_307_fu_8795_p1 = mul_res_153_fu_8789_p2;

assign sext_ln151_308_fu_8809_p1 = $signed(tmp_177_fu_8799_p4);

assign sext_ln151_309_fu_8827_p1 = mul_res_154_fu_8821_p2;

assign sext_ln151_30_fu_3751_p1 = $signed(trunc_ln137_9_reg_23933);

assign sext_ln151_310_fu_8841_p1 = $signed(tmp_178_fu_8831_p4);

assign sext_ln151_311_fu_8903_p1 = $signed(tmp_179_fu_8893_p4);

assign sext_ln151_312_fu_8921_p1 = mul_res_156_fu_8915_p2;

assign sext_ln151_313_fu_8935_p1 = $signed(tmp_180_fu_8925_p4);

assign sext_ln151_314_fu_8953_p1 = mul_res_157_fu_8947_p2;

assign sext_ln151_315_fu_8967_p1 = $signed(tmp_181_fu_8957_p4);

assign sext_ln151_316_fu_8985_p1 = mul_res_158_fu_8979_p2;

assign sext_ln151_317_fu_8999_p1 = $signed(tmp_182_fu_8989_p4);

assign sext_ln151_318_fu_9017_p1 = mul_res_159_fu_9011_p2;

assign sext_ln151_319_fu_9031_p1 = $signed(tmp_183_fu_9021_p4);

assign sext_ln151_31_fu_3754_p1 = $signed(tmp_33_fu_3741_p4);

assign sext_ln151_320_fu_9049_p1 = mul_res_160_fu_9043_p2;

assign sext_ln151_321_fu_9063_p1 = $signed(tmp_184_fu_9053_p4);

assign sext_ln151_322_fu_20251_p1 = mul_res_161_reg_24505;

assign sext_ln151_323_fu_9091_p1 = $signed(tmp_185_fu_9081_p4);

assign sext_ln151_324_fu_9109_p1 = mul_res_162_fu_9103_p2;

assign sext_ln151_325_fu_9123_p1 = $signed(tmp_186_fu_9113_p4);

assign sext_ln151_326_fu_20254_p1 = mul_res_163_reg_24510;

assign sext_ln151_327_fu_9151_p1 = $signed(tmp_187_fu_9141_p4);

assign sext_ln151_328_fu_20257_p1 = mul_res_164_reg_24515;

assign sext_ln151_329_fu_9179_p1 = $signed(tmp_188_fu_9169_p4);

assign sext_ln151_32_fu_3772_p1 = mul_res_10_fu_3766_p2;

assign sext_ln151_330_fu_9197_p1 = mul_res_165_fu_9191_p2;

assign sext_ln151_331_fu_9211_p1 = $signed(tmp_189_fu_9201_p4);

assign sext_ln151_332_fu_9229_p1 = mul_res_166_fu_9223_p2;

assign sext_ln151_333_fu_9243_p1 = $signed(tmp_190_fu_9233_p4);

assign sext_ln151_334_fu_9305_p1 = $signed(tmp_191_fu_9295_p4);

assign sext_ln151_335_fu_9323_p1 = mul_res_168_fu_9317_p2;

assign sext_ln151_336_fu_9337_p1 = $signed(tmp_192_fu_9327_p4);

assign sext_ln151_337_fu_9355_p1 = mul_res_169_fu_9349_p2;

assign sext_ln151_338_fu_9369_p1 = $signed(tmp_193_fu_9359_p4);

assign sext_ln151_339_fu_9387_p1 = mul_res_170_fu_9381_p2;

assign sext_ln151_33_fu_3786_p1 = $signed(trunc_ln137_10_reg_23938);

assign sext_ln151_340_fu_9401_p1 = $signed(tmp_194_fu_9391_p4);

assign sext_ln151_341_fu_9419_p1 = mul_res_171_fu_9413_p2;

assign sext_ln151_342_fu_9433_p1 = $signed(tmp_195_fu_9423_p4);

assign sext_ln151_343_fu_9451_p1 = mul_res_172_fu_9445_p2;

assign sext_ln151_344_fu_9465_p1 = $signed(tmp_196_fu_9455_p4);

assign sext_ln151_345_fu_20322_p1 = mul_res_173_reg_24540;

assign sext_ln151_346_fu_9493_p1 = $signed(tmp_197_fu_9483_p4);

assign sext_ln151_347_fu_9511_p1 = mul_res_174_fu_9505_p2;

assign sext_ln151_348_fu_9525_p1 = $signed(tmp_198_fu_9515_p4);

assign sext_ln151_349_fu_20325_p1 = mul_res_175_reg_24545;

assign sext_ln151_34_fu_3789_p1 = $signed(tmp_34_fu_3776_p4);

assign sext_ln151_350_fu_9553_p1 = $signed(tmp_199_fu_9543_p4);

assign sext_ln151_351_fu_20328_p1 = mul_res_176_reg_24550;

assign sext_ln151_352_fu_9581_p1 = $signed(tmp_200_fu_9571_p4);

assign sext_ln151_353_fu_9599_p1 = mul_res_177_fu_9593_p2;

assign sext_ln151_354_fu_9613_p1 = $signed(tmp_201_fu_9603_p4);

assign sext_ln151_355_fu_9631_p1 = mul_res_178_fu_9625_p2;

assign sext_ln151_356_fu_9645_p1 = $signed(tmp_202_fu_9635_p4);

assign sext_ln151_357_fu_9707_p1 = $signed(tmp_203_fu_9697_p4);

assign sext_ln151_358_fu_9725_p1 = mul_res_180_fu_9719_p2;

assign sext_ln151_359_fu_9739_p1 = $signed(tmp_204_fu_9729_p4);

assign sext_ln151_35_fu_3863_p1 = $signed(tmp_35_fu_3853_p4);

assign sext_ln151_360_fu_9757_p1 = mul_res_181_fu_9751_p2;

assign sext_ln151_361_fu_9771_p1 = $signed(tmp_205_fu_9761_p4);

assign sext_ln151_362_fu_9789_p1 = mul_res_182_fu_9783_p2;

assign sext_ln151_363_fu_9803_p1 = $signed(tmp_206_fu_9793_p4);

assign sext_ln151_364_fu_9821_p1 = mul_res_183_fu_9815_p2;

assign sext_ln151_365_fu_9835_p1 = $signed(tmp_207_fu_9825_p4);

assign sext_ln151_366_fu_9853_p1 = mul_res_184_fu_9847_p2;

assign sext_ln151_367_fu_9867_p1 = $signed(tmp_208_fu_9857_p4);

assign sext_ln151_368_fu_20393_p1 = mul_res_185_reg_24575;

assign sext_ln151_369_fu_9895_p1 = $signed(tmp_209_fu_9885_p4);

assign sext_ln151_36_fu_3881_p1 = mul_res_12_fu_3875_p2;

assign sext_ln151_370_fu_9913_p1 = mul_res_186_fu_9907_p2;

assign sext_ln151_371_fu_9927_p1 = $signed(tmp_210_fu_9917_p4);

assign sext_ln151_372_fu_20396_p1 = mul_res_187_reg_24580;

assign sext_ln151_373_fu_9955_p1 = $signed(tmp_211_fu_9945_p4);

assign sext_ln151_374_fu_20399_p1 = mul_res_188_reg_24585;

assign sext_ln151_375_fu_9983_p1 = $signed(tmp_212_fu_9973_p4);

assign sext_ln151_376_fu_10001_p1 = mul_res_189_fu_9995_p2;

assign sext_ln151_377_fu_10015_p1 = $signed(tmp_213_fu_10005_p4);

assign sext_ln151_378_fu_10033_p1 = mul_res_190_fu_10027_p2;

assign sext_ln151_379_fu_10047_p1 = $signed(tmp_214_fu_10037_p4);

assign sext_ln151_37_fu_3895_p1 = $signed(tmp_36_fu_3885_p4);

assign sext_ln151_380_fu_10109_p1 = $signed(tmp_215_fu_10099_p4);

assign sext_ln151_381_fu_10127_p1 = mul_res_192_fu_10121_p2;

assign sext_ln151_382_fu_10141_p1 = $signed(tmp_216_fu_10131_p4);

assign sext_ln151_383_fu_10159_p1 = mul_res_193_fu_10153_p2;

assign sext_ln151_384_fu_10173_p1 = $signed(tmp_217_fu_10163_p4);

assign sext_ln151_385_fu_10191_p1 = mul_res_194_fu_10185_p2;

assign sext_ln151_386_fu_10205_p1 = $signed(tmp_218_fu_10195_p4);

assign sext_ln151_387_fu_10223_p1 = mul_res_195_fu_10217_p2;

assign sext_ln151_388_fu_10237_p1 = $signed(tmp_219_fu_10227_p4);

assign sext_ln151_389_fu_10255_p1 = mul_res_196_fu_10249_p2;

assign sext_ln151_38_fu_3913_p1 = mul_res_13_fu_3907_p2;

assign sext_ln151_390_fu_10269_p1 = $signed(tmp_220_fu_10259_p4);

assign sext_ln151_391_fu_20464_p1 = mul_res_197_reg_24610;

assign sext_ln151_392_fu_10297_p1 = $signed(tmp_221_fu_10287_p4);

assign sext_ln151_393_fu_10315_p1 = mul_res_198_fu_10309_p2;

assign sext_ln151_394_fu_10329_p1 = $signed(tmp_222_fu_10319_p4);

assign sext_ln151_395_fu_20467_p1 = mul_res_199_reg_24615;

assign sext_ln151_396_fu_10357_p1 = $signed(tmp_223_fu_10347_p4);

assign sext_ln151_397_fu_20470_p1 = mul_res_200_reg_24620;

assign sext_ln151_398_fu_10385_p1 = $signed(tmp_224_fu_10375_p4);

assign sext_ln151_399_fu_10403_p1 = mul_res_201_fu_10397_p2;

assign sext_ln151_39_fu_3927_p1 = $signed(tmp_37_fu_3917_p4);

assign sext_ln151_3_fu_3436_p1 = $signed(trunc_ln137_s_reg_23888);

assign sext_ln151_400_fu_10417_p1 = $signed(tmp_225_fu_10407_p4);

assign sext_ln151_401_fu_10435_p1 = mul_res_202_fu_10429_p2;

assign sext_ln151_402_fu_10449_p1 = $signed(tmp_226_fu_10439_p4);

assign sext_ln151_403_fu_10511_p1 = $signed(tmp_227_fu_10501_p4);

assign sext_ln151_404_fu_10529_p1 = mul_res_204_fu_10523_p2;

assign sext_ln151_405_fu_10543_p1 = $signed(tmp_228_fu_10533_p4);

assign sext_ln151_406_fu_10561_p1 = mul_res_205_fu_10555_p2;

assign sext_ln151_407_fu_10575_p1 = $signed(tmp_229_fu_10565_p4);

assign sext_ln151_408_fu_10593_p1 = mul_res_206_fu_10587_p2;

assign sext_ln151_409_fu_10607_p1 = $signed(tmp_230_fu_10597_p4);

assign sext_ln151_40_fu_3945_p1 = mul_res_14_fu_3939_p2;

assign sext_ln151_410_fu_10625_p1 = mul_res_207_fu_10619_p2;

assign sext_ln151_411_fu_10639_p1 = $signed(tmp_231_fu_10629_p4);

assign sext_ln151_412_fu_10657_p1 = mul_res_208_fu_10651_p2;

assign sext_ln151_413_fu_10671_p1 = $signed(tmp_232_fu_10661_p4);

assign sext_ln151_414_fu_20535_p1 = mul_res_209_reg_24645;

assign sext_ln151_415_fu_10699_p1 = $signed(tmp_233_fu_10689_p4);

assign sext_ln151_416_fu_10717_p1 = mul_res_210_fu_10711_p2;

assign sext_ln151_417_fu_10731_p1 = $signed(tmp_234_fu_10721_p4);

assign sext_ln151_418_fu_20538_p1 = mul_res_211_reg_24650;

assign sext_ln151_419_fu_10759_p1 = $signed(tmp_235_fu_10749_p4);

assign sext_ln151_41_fu_3959_p1 = $signed(tmp_38_fu_3949_p4);

assign sext_ln151_420_fu_20541_p1 = mul_res_212_reg_24655;

assign sext_ln151_421_fu_10787_p1 = $signed(tmp_236_fu_10777_p4);

assign sext_ln151_422_fu_10805_p1 = mul_res_213_fu_10799_p2;

assign sext_ln151_423_fu_10819_p1 = $signed(tmp_237_fu_10809_p4);

assign sext_ln151_424_fu_10837_p1 = mul_res_214_fu_10831_p2;

assign sext_ln151_425_fu_10851_p1 = $signed(tmp_238_fu_10841_p4);

assign sext_ln151_426_fu_10913_p1 = $signed(tmp_239_fu_10903_p4);

assign sext_ln151_427_fu_10931_p1 = mul_res_216_fu_10925_p2;

assign sext_ln151_428_fu_10945_p1 = $signed(tmp_240_fu_10935_p4);

assign sext_ln151_429_fu_10963_p1 = mul_res_217_fu_10957_p2;

assign sext_ln151_42_fu_3977_p1 = mul_res_15_fu_3971_p2;

assign sext_ln151_430_fu_10977_p1 = $signed(tmp_241_fu_10967_p4);

assign sext_ln151_431_fu_10995_p1 = mul_res_218_fu_10989_p2;

assign sext_ln151_432_fu_11009_p1 = $signed(tmp_242_fu_10999_p4);

assign sext_ln151_433_fu_11027_p1 = mul_res_219_fu_11021_p2;

assign sext_ln151_434_fu_11041_p1 = $signed(tmp_243_fu_11031_p4);

assign sext_ln151_435_fu_11059_p1 = mul_res_220_fu_11053_p2;

assign sext_ln151_436_fu_11073_p1 = $signed(tmp_244_fu_11063_p4);

assign sext_ln151_437_fu_20606_p1 = mul_res_221_reg_24680;

assign sext_ln151_438_fu_11101_p1 = $signed(tmp_245_fu_11091_p4);

assign sext_ln151_439_fu_11119_p1 = mul_res_222_fu_11113_p2;

assign sext_ln151_43_fu_3991_p1 = $signed(tmp_39_fu_3981_p4);

assign sext_ln151_440_fu_11133_p1 = $signed(tmp_246_fu_11123_p4);

assign sext_ln151_441_fu_20609_p1 = mul_res_223_reg_24685;

assign sext_ln151_442_fu_11161_p1 = $signed(tmp_247_fu_11151_p4);

assign sext_ln151_443_fu_20612_p1 = mul_res_224_reg_24690;

assign sext_ln151_444_fu_11189_p1 = $signed(tmp_248_fu_11179_p4);

assign sext_ln151_445_fu_11207_p1 = mul_res_225_fu_11201_p2;

assign sext_ln151_446_fu_11221_p1 = $signed(tmp_249_fu_11211_p4);

assign sext_ln151_447_fu_11239_p1 = mul_res_226_fu_11233_p2;

assign sext_ln151_448_fu_11253_p1 = $signed(tmp_250_fu_11243_p4);

assign sext_ln151_449_fu_11315_p1 = $signed(tmp_251_fu_11305_p4);

assign sext_ln151_44_fu_4009_p1 = mul_res_16_fu_4003_p2;

assign sext_ln151_450_fu_11333_p1 = mul_res_228_fu_11327_p2;

assign sext_ln151_451_fu_11347_p1 = $signed(tmp_252_fu_11337_p4);

assign sext_ln151_452_fu_11365_p1 = mul_res_229_fu_11359_p2;

assign sext_ln151_453_fu_11379_p1 = $signed(tmp_253_fu_11369_p4);

assign sext_ln151_454_fu_11397_p1 = mul_res_230_fu_11391_p2;

assign sext_ln151_455_fu_11411_p1 = $signed(tmp_254_fu_11401_p4);

assign sext_ln151_456_fu_11429_p1 = mul_res_231_fu_11423_p2;

assign sext_ln151_457_fu_11443_p1 = $signed(tmp_255_fu_11433_p4);

assign sext_ln151_458_fu_11461_p1 = mul_res_232_fu_11455_p2;

assign sext_ln151_459_fu_11475_p1 = $signed(tmp_256_fu_11465_p4);

assign sext_ln151_45_fu_4023_p1 = $signed(tmp_40_fu_4013_p4);

assign sext_ln151_460_fu_20677_p1 = mul_res_233_reg_24715;

assign sext_ln151_461_fu_11503_p1 = $signed(tmp_257_fu_11493_p4);

assign sext_ln151_462_fu_11521_p1 = mul_res_234_fu_11515_p2;

assign sext_ln151_463_fu_11535_p1 = $signed(tmp_258_fu_11525_p4);

assign sext_ln151_464_fu_20680_p1 = mul_res_235_reg_24720;

assign sext_ln151_465_fu_11563_p1 = $signed(tmp_259_fu_11553_p4);

assign sext_ln151_466_fu_20683_p1 = mul_res_236_reg_24725;

assign sext_ln151_467_fu_11591_p1 = $signed(tmp_260_fu_11581_p4);

assign sext_ln151_468_fu_11609_p1 = mul_res_237_fu_11603_p2;

assign sext_ln151_469_fu_11623_p1 = $signed(tmp_261_fu_11613_p4);

assign sext_ln151_46_fu_4041_p1 = mul_res_17_fu_4035_p2;

assign sext_ln151_470_fu_11641_p1 = mul_res_238_fu_11635_p2;

assign sext_ln151_471_fu_11655_p1 = $signed(tmp_262_fu_11645_p4);

assign sext_ln151_472_fu_11717_p1 = $signed(tmp_263_fu_11707_p4);

assign sext_ln151_473_fu_11735_p1 = mul_res_240_fu_11729_p2;

assign sext_ln151_474_fu_11749_p1 = $signed(tmp_264_fu_11739_p4);

assign sext_ln151_475_fu_11767_p1 = mul_res_241_fu_11761_p2;

assign sext_ln151_476_fu_11781_p1 = $signed(tmp_265_fu_11771_p4);

assign sext_ln151_477_fu_11799_p1 = mul_res_242_fu_11793_p2;

assign sext_ln151_478_fu_11813_p1 = $signed(tmp_266_fu_11803_p4);

assign sext_ln151_479_fu_11831_p1 = mul_res_243_fu_11825_p2;

assign sext_ln151_47_fu_4055_p1 = $signed(tmp_41_fu_4045_p4);

assign sext_ln151_480_fu_11845_p1 = $signed(tmp_267_fu_11835_p4);

assign sext_ln151_481_fu_11863_p1 = mul_res_244_fu_11857_p2;

assign sext_ln151_482_fu_11877_p1 = $signed(tmp_268_fu_11867_p4);

assign sext_ln151_483_fu_20748_p1 = mul_res_245_reg_24750;

assign sext_ln151_484_fu_11905_p1 = $signed(tmp_269_fu_11895_p4);

assign sext_ln151_485_fu_11923_p1 = mul_res_246_fu_11917_p2;

assign sext_ln151_486_fu_11937_p1 = $signed(tmp_270_fu_11927_p4);

assign sext_ln151_487_fu_20751_p1 = mul_res_247_reg_24755;

assign sext_ln151_488_fu_11965_p1 = $signed(tmp_271_fu_11955_p4);

assign sext_ln151_489_fu_20754_p1 = mul_res_248_reg_24760;

assign sext_ln151_48_fu_4073_p1 = mul_res_18_fu_4067_p2;

assign sext_ln151_490_fu_11993_p1 = $signed(tmp_272_fu_11983_p4);

assign sext_ln151_491_fu_12011_p1 = mul_res_249_fu_12005_p2;

assign sext_ln151_492_fu_12025_p1 = $signed(tmp_273_fu_12015_p4);

assign sext_ln151_493_fu_12043_p1 = mul_res_250_fu_12037_p2;

assign sext_ln151_494_fu_12057_p1 = $signed(tmp_274_fu_12047_p4);

assign sext_ln151_495_fu_12119_p1 = $signed(tmp_275_fu_12109_p4);

assign sext_ln151_496_fu_12137_p1 = mul_res_252_fu_12131_p2;

assign sext_ln151_497_fu_12151_p1 = $signed(tmp_276_fu_12141_p4);

assign sext_ln151_498_fu_12169_p1 = mul_res_253_fu_12163_p2;

assign sext_ln151_499_fu_12183_p1 = $signed(tmp_277_fu_12173_p4);

assign sext_ln151_49_fu_4087_p1 = $signed(tmp_42_fu_4077_p4);

assign sext_ln151_4_fu_3439_p1 = $signed(tmp_24_fu_3426_p4);

assign sext_ln151_500_fu_12201_p1 = mul_res_254_fu_12195_p2;

assign sext_ln151_501_fu_12215_p1 = $signed(tmp_278_fu_12205_p4);

assign sext_ln151_502_fu_12233_p1 = mul_res_255_fu_12227_p2;

assign sext_ln151_503_fu_12247_p1 = $signed(tmp_279_fu_12237_p4);

assign sext_ln151_504_fu_12265_p1 = mul_res_256_fu_12259_p2;

assign sext_ln151_505_fu_12279_p1 = $signed(tmp_280_fu_12269_p4);

assign sext_ln151_506_fu_20819_p1 = mul_res_257_reg_24785;

assign sext_ln151_507_fu_12307_p1 = $signed(tmp_281_fu_12297_p4);

assign sext_ln151_508_fu_12325_p1 = mul_res_258_fu_12319_p2;

assign sext_ln151_509_fu_12339_p1 = $signed(tmp_282_fu_12329_p4);

assign sext_ln151_50_fu_4105_p1 = mul_res_19_fu_4099_p2;

assign sext_ln151_510_fu_20822_p1 = mul_res_259_reg_24790;

assign sext_ln151_511_fu_12367_p1 = $signed(tmp_283_fu_12357_p4);

assign sext_ln151_512_fu_20825_p1 = mul_res_260_reg_24795;

assign sext_ln151_513_fu_12395_p1 = $signed(tmp_284_fu_12385_p4);

assign sext_ln151_514_fu_12413_p1 = mul_res_261_fu_12407_p2;

assign sext_ln151_515_fu_12427_p1 = $signed(tmp_285_fu_12417_p4);

assign sext_ln151_516_fu_12445_p1 = mul_res_262_fu_12439_p2;

assign sext_ln151_517_fu_12459_p1 = $signed(tmp_286_fu_12449_p4);

assign sext_ln151_518_fu_12521_p1 = $signed(tmp_287_fu_12511_p4);

assign sext_ln151_519_fu_12539_p1 = mul_res_264_fu_12533_p2;

assign sext_ln151_51_fu_4119_p1 = $signed(tmp_43_fu_4109_p4);

assign sext_ln151_520_fu_12553_p1 = $signed(tmp_288_fu_12543_p4);

assign sext_ln151_521_fu_12571_p1 = mul_res_265_fu_12565_p2;

assign sext_ln151_522_fu_12585_p1 = $signed(tmp_289_fu_12575_p4);

assign sext_ln151_523_fu_12603_p1 = mul_res_266_fu_12597_p2;

assign sext_ln151_524_fu_12617_p1 = $signed(tmp_290_fu_12607_p4);

assign sext_ln151_525_fu_12635_p1 = mul_res_267_fu_12629_p2;

assign sext_ln151_526_fu_12649_p1 = $signed(tmp_291_fu_12639_p4);

assign sext_ln151_527_fu_12667_p1 = mul_res_268_fu_12661_p2;

assign sext_ln151_528_fu_12681_p1 = $signed(tmp_292_fu_12671_p4);

assign sext_ln151_529_fu_20890_p1 = mul_res_269_reg_24820;

assign sext_ln151_52_fu_4137_p1 = mul_res_20_fu_4131_p2;

assign sext_ln151_530_fu_12709_p1 = $signed(tmp_293_fu_12699_p4);

assign sext_ln151_531_fu_12727_p1 = mul_res_270_fu_12721_p2;

assign sext_ln151_532_fu_12741_p1 = $signed(tmp_294_fu_12731_p4);

assign sext_ln151_533_fu_20893_p1 = mul_res_271_reg_24825;

assign sext_ln151_534_fu_12769_p1 = $signed(tmp_295_fu_12759_p4);

assign sext_ln151_535_fu_20896_p1 = mul_res_272_reg_24830;

assign sext_ln151_536_fu_12797_p1 = $signed(tmp_296_fu_12787_p4);

assign sext_ln151_537_fu_12815_p1 = mul_res_273_fu_12809_p2;

assign sext_ln151_538_fu_12829_p1 = $signed(tmp_297_fu_12819_p4);

assign sext_ln151_539_fu_12847_p1 = mul_res_274_fu_12841_p2;

assign sext_ln151_53_fu_4151_p1 = $signed(tmp_44_fu_4141_p4);

assign sext_ln151_540_fu_12861_p1 = $signed(tmp_298_fu_12851_p4);

assign sext_ln151_541_fu_12923_p1 = $signed(tmp_299_fu_12913_p4);

assign sext_ln151_542_fu_12941_p1 = mul_res_276_fu_12935_p2;

assign sext_ln151_543_fu_12955_p1 = $signed(tmp_300_fu_12945_p4);

assign sext_ln151_544_fu_12973_p1 = mul_res_277_fu_12967_p2;

assign sext_ln151_545_fu_12987_p1 = $signed(tmp_301_fu_12977_p4);

assign sext_ln151_546_fu_13005_p1 = mul_res_278_fu_12999_p2;

assign sext_ln151_547_fu_13019_p1 = $signed(tmp_302_fu_13009_p4);

assign sext_ln151_548_fu_13037_p1 = mul_res_279_fu_13031_p2;

assign sext_ln151_549_fu_13051_p1 = $signed(tmp_303_fu_13041_p4);

assign sext_ln151_54_fu_4169_p1 = mul_res_21_fu_4163_p2;

assign sext_ln151_550_fu_13069_p1 = mul_res_280_fu_13063_p2;

assign sext_ln151_551_fu_13083_p1 = $signed(tmp_304_fu_13073_p4);

assign sext_ln151_552_fu_20961_p1 = mul_res_281_reg_24855;

assign sext_ln151_553_fu_13111_p1 = $signed(tmp_305_fu_13101_p4);

assign sext_ln151_554_fu_13129_p1 = mul_res_282_fu_13123_p2;

assign sext_ln151_555_fu_13143_p1 = $signed(tmp_306_fu_13133_p4);

assign sext_ln151_556_fu_20964_p1 = mul_res_283_reg_24860;

assign sext_ln151_557_fu_13171_p1 = $signed(tmp_307_fu_13161_p4);

assign sext_ln151_558_fu_20967_p1 = mul_res_284_reg_24865;

assign sext_ln151_559_fu_13199_p1 = $signed(tmp_308_fu_13189_p4);

assign sext_ln151_55_fu_4183_p1 = $signed(tmp_45_fu_4173_p4);

assign sext_ln151_560_fu_13217_p1 = mul_res_285_fu_13211_p2;

assign sext_ln151_561_fu_13231_p1 = $signed(tmp_309_fu_13221_p4);

assign sext_ln151_562_fu_13249_p1 = mul_res_286_fu_13243_p2;

assign sext_ln151_563_fu_13263_p1 = $signed(tmp_310_fu_13253_p4);

assign sext_ln151_564_fu_13315_p1 = $signed(trunc_ln137_11_reg_23943);

assign sext_ln151_565_fu_13332_p1 = mul_res_288_fu_13326_p2;

assign sext_ln151_566_fu_13336_p1 = $signed(trunc_ln137_12_reg_23948);

assign sext_ln151_567_fu_13353_p1 = mul_res_289_fu_13347_p2;

assign sext_ln151_568_fu_13357_p1 = $signed(trunc_ln137_13_reg_23953);

assign sext_ln151_569_fu_13374_p1 = mul_res_290_fu_13368_p2;

assign sext_ln151_56_fu_4201_p1 = mul_res_22_fu_4195_p2;

assign sext_ln151_570_fu_13378_p1 = $signed(trunc_ln137_14_reg_23958);

assign sext_ln151_571_fu_13395_p1 = mul_res_291_fu_13389_p2;

assign sext_ln151_572_fu_13399_p1 = $signed(trunc_ln137_15_reg_23963);

assign sext_ln151_573_fu_13416_p1 = mul_res_292_fu_13410_p2;

assign sext_ln151_574_fu_13420_p1 = $signed(trunc_ln137_16_reg_23968);

assign sext_ln151_575_fu_21032_p1 = mul_res_293_reg_24890;

assign sext_ln151_576_fu_13437_p1 = $signed(trunc_ln137_17_reg_23973);

assign sext_ln151_577_fu_13454_p1 = mul_res_294_fu_13448_p2;

assign sext_ln151_578_fu_13458_p1 = $signed(trunc_ln137_18_reg_23978);

assign sext_ln151_579_fu_21035_p1 = mul_res_295_reg_24895;

assign sext_ln151_57_fu_4215_p1 = $signed(tmp_46_fu_4205_p4);

assign sext_ln151_580_fu_13475_p1 = $signed(trunc_ln137_19_reg_23983);

assign sext_ln151_581_fu_21038_p1 = mul_res_296_reg_24900;

assign sext_ln151_582_fu_13492_p1 = $signed(trunc_ln137_20_reg_23988);

assign sext_ln151_583_fu_13509_p1 = mul_res_297_fu_13503_p2;

assign sext_ln151_584_fu_13513_p1 = $signed(trunc_ln137_21_reg_23993);

assign sext_ln151_585_fu_13530_p1 = mul_res_298_fu_13524_p2;

assign sext_ln151_586_fu_13534_p1 = $signed(trunc_ln137_22_reg_23998);

assign sext_ln151_587_fu_13599_p1 = mul_res_300_fu_13593_p2;

assign sext_ln151_588_fu_13617_p1 = mul_res_301_fu_13611_p2;

assign sext_ln151_589_fu_13635_p1 = mul_res_302_fu_13629_p2;

assign sext_ln151_58_fu_4289_p1 = $signed(tmp_47_fu_4279_p4);

assign sext_ln151_590_fu_13653_p1 = mul_res_303_fu_13647_p2;

assign sext_ln151_591_fu_13671_p1 = mul_res_304_fu_13665_p2;

assign sext_ln151_592_fu_21103_p1 = mul_res_305_reg_24925;

assign sext_ln151_593_fu_13703_p1 = mul_res_306_fu_13697_p2;

assign sext_ln151_594_fu_21106_p1 = mul_res_307_reg_24930;

assign sext_ln151_595_fu_21109_p1 = mul_res_308_reg_24935;

assign sext_ln151_596_fu_13749_p1 = mul_res_309_fu_13743_p2;

assign sext_ln151_597_fu_13767_p1 = mul_res_310_fu_13761_p2;

assign sext_ln151_598_fu_13833_p1 = mul_res_312_fu_13827_p2;

assign sext_ln151_599_fu_13851_p1 = mul_res_313_fu_13845_p2;

assign sext_ln151_59_fu_4307_p1 = mul_res_24_fu_4301_p2;

assign sext_ln151_5_fu_3457_p1 = mul_res_1_fu_3451_p2;

assign sext_ln151_600_fu_13869_p1 = mul_res_314_fu_13863_p2;

assign sext_ln151_601_fu_13887_p1 = mul_res_315_fu_13881_p2;

assign sext_ln151_602_fu_13905_p1 = mul_res_316_fu_13899_p2;

assign sext_ln151_603_fu_21174_p1 = mul_res_317_reg_24960;

assign sext_ln151_604_fu_13937_p1 = mul_res_318_fu_13931_p2;

assign sext_ln151_605_fu_21177_p1 = mul_res_319_reg_24965;

assign sext_ln151_606_fu_21180_p1 = mul_res_320_reg_24970;

assign sext_ln151_607_fu_13983_p1 = mul_res_321_fu_13977_p2;

assign sext_ln151_608_fu_14001_p1 = mul_res_322_fu_13995_p2;

assign sext_ln151_609_fu_14067_p1 = mul_res_324_fu_14061_p2;

assign sext_ln151_60_fu_4321_p1 = $signed(tmp_48_fu_4311_p4);

assign sext_ln151_610_fu_14085_p1 = mul_res_325_fu_14079_p2;

assign sext_ln151_611_fu_14103_p1 = mul_res_326_fu_14097_p2;

assign sext_ln151_612_fu_14121_p1 = mul_res_327_fu_14115_p2;

assign sext_ln151_613_fu_14139_p1 = mul_res_328_fu_14133_p2;

assign sext_ln151_614_fu_21245_p1 = mul_res_329_reg_24995;

assign sext_ln151_615_fu_14171_p1 = mul_res_330_fu_14165_p2;

assign sext_ln151_616_fu_21248_p1 = mul_res_331_reg_25000;

assign sext_ln151_617_fu_21251_p1 = mul_res_332_reg_25005;

assign sext_ln151_618_fu_14217_p1 = mul_res_333_fu_14211_p2;

assign sext_ln151_619_fu_14235_p1 = mul_res_334_fu_14229_p2;

assign sext_ln151_61_fu_4339_p1 = mul_res_25_fu_4333_p2;

assign sext_ln151_620_fu_14301_p1 = mul_res_336_fu_14295_p2;

assign sext_ln151_621_fu_14319_p1 = mul_res_337_fu_14313_p2;

assign sext_ln151_622_fu_14337_p1 = mul_res_338_fu_14331_p2;

assign sext_ln151_623_fu_14355_p1 = mul_res_339_fu_14349_p2;

assign sext_ln151_624_fu_14373_p1 = mul_res_340_fu_14367_p2;

assign sext_ln151_625_fu_21316_p1 = mul_res_341_reg_25030;

assign sext_ln151_626_fu_14405_p1 = mul_res_342_fu_14399_p2;

assign sext_ln151_627_fu_21319_p1 = mul_res_343_reg_25035;

assign sext_ln151_628_fu_21322_p1 = mul_res_344_reg_25040;

assign sext_ln151_629_fu_14451_p1 = mul_res_345_fu_14445_p2;

assign sext_ln151_62_fu_4353_p1 = $signed(tmp_49_fu_4343_p4);

assign sext_ln151_630_fu_14469_p1 = mul_res_346_fu_14463_p2;

assign sext_ln151_631_fu_14535_p1 = mul_res_348_fu_14529_p2;

assign sext_ln151_632_fu_14553_p1 = mul_res_349_fu_14547_p2;

assign sext_ln151_633_fu_14571_p1 = mul_res_350_fu_14565_p2;

assign sext_ln151_634_fu_14589_p1 = mul_res_351_fu_14583_p2;

assign sext_ln151_635_fu_14607_p1 = mul_res_352_fu_14601_p2;

assign sext_ln151_636_fu_21387_p1 = mul_res_353_reg_25065;

assign sext_ln151_637_fu_14639_p1 = mul_res_354_fu_14633_p2;

assign sext_ln151_638_fu_21390_p1 = mul_res_355_reg_25070;

assign sext_ln151_639_fu_21393_p1 = mul_res_356_reg_25075;

assign sext_ln151_63_fu_4371_p1 = mul_res_26_fu_4365_p2;

assign sext_ln151_640_fu_14685_p1 = mul_res_357_fu_14679_p2;

assign sext_ln151_641_fu_14703_p1 = mul_res_358_fu_14697_p2;

assign sext_ln151_642_fu_14769_p1 = mul_res_360_fu_14763_p2;

assign sext_ln151_643_fu_14787_p1 = mul_res_361_fu_14781_p2;

assign sext_ln151_644_fu_14805_p1 = mul_res_362_fu_14799_p2;

assign sext_ln151_645_fu_14823_p1 = mul_res_363_fu_14817_p2;

assign sext_ln151_646_fu_14841_p1 = mul_res_364_fu_14835_p2;

assign sext_ln151_647_fu_21458_p1 = mul_res_365_reg_25100;

assign sext_ln151_648_fu_14873_p1 = mul_res_366_fu_14867_p2;

assign sext_ln151_649_fu_21461_p1 = mul_res_367_reg_25105;

assign sext_ln151_64_fu_4385_p1 = $signed(tmp_50_fu_4375_p4);

assign sext_ln151_650_fu_21464_p1 = mul_res_368_reg_25110;

assign sext_ln151_651_fu_14919_p1 = mul_res_369_fu_14913_p2;

assign sext_ln151_652_fu_14937_p1 = mul_res_370_fu_14931_p2;

assign sext_ln151_653_fu_15003_p1 = mul_res_372_fu_14997_p2;

assign sext_ln151_654_fu_15021_p1 = mul_res_373_fu_15015_p2;

assign sext_ln151_655_fu_15039_p1 = mul_res_374_fu_15033_p2;

assign sext_ln151_656_fu_15057_p1 = mul_res_375_fu_15051_p2;

assign sext_ln151_657_fu_15075_p1 = mul_res_376_fu_15069_p2;

assign sext_ln151_658_fu_21529_p1 = mul_res_377_reg_25135;

assign sext_ln151_659_fu_15107_p1 = mul_res_378_fu_15101_p2;

assign sext_ln151_65_fu_4403_p1 = mul_res_27_fu_4397_p2;

assign sext_ln151_660_fu_21532_p1 = mul_res_379_reg_25140;

assign sext_ln151_661_fu_21535_p1 = mul_res_380_reg_25145;

assign sext_ln151_662_fu_15153_p1 = mul_res_381_fu_15147_p2;

assign sext_ln151_663_fu_15171_p1 = mul_res_382_fu_15165_p2;

assign sext_ln151_664_fu_15237_p1 = mul_res_384_fu_15231_p2;

assign sext_ln151_665_fu_15255_p1 = mul_res_385_fu_15249_p2;

assign sext_ln151_666_fu_15273_p1 = mul_res_386_fu_15267_p2;

assign sext_ln151_667_fu_15291_p1 = mul_res_387_fu_15285_p2;

assign sext_ln151_668_fu_15309_p1 = mul_res_388_fu_15303_p2;

assign sext_ln151_669_fu_21600_p1 = mul_res_389_reg_25170;

assign sext_ln151_66_fu_4417_p1 = $signed(tmp_51_fu_4407_p4);

assign sext_ln151_670_fu_15341_p1 = mul_res_390_fu_15335_p2;

assign sext_ln151_671_fu_21603_p1 = mul_res_391_reg_25175;

assign sext_ln151_672_fu_21606_p1 = mul_res_392_reg_25180;

assign sext_ln151_673_fu_15387_p1 = mul_res_393_fu_15381_p2;

assign sext_ln151_674_fu_15405_p1 = mul_res_394_fu_15399_p2;

assign sext_ln151_675_fu_15471_p1 = mul_res_396_fu_15465_p2;

assign sext_ln151_676_fu_15489_p1 = mul_res_397_fu_15483_p2;

assign sext_ln151_677_fu_15507_p1 = mul_res_398_fu_15501_p2;

assign sext_ln151_678_fu_15525_p1 = mul_res_399_fu_15519_p2;

assign sext_ln151_679_fu_15543_p1 = mul_res_400_fu_15537_p2;

assign sext_ln151_67_fu_4435_p1 = mul_res_28_fu_4429_p2;

assign sext_ln151_680_fu_21671_p1 = mul_res_401_reg_25205;

assign sext_ln151_681_fu_15575_p1 = mul_res_402_fu_15569_p2;

assign sext_ln151_682_fu_21674_p1 = mul_res_403_reg_25210;

assign sext_ln151_683_fu_21677_p1 = mul_res_404_reg_25215;

assign sext_ln151_684_fu_15621_p1 = mul_res_405_fu_15615_p2;

assign sext_ln151_685_fu_15639_p1 = mul_res_406_fu_15633_p2;

assign sext_ln151_686_fu_15705_p1 = mul_res_408_fu_15699_p2;

assign sext_ln151_687_fu_15723_p1 = mul_res_409_fu_15717_p2;

assign sext_ln151_688_fu_15741_p1 = mul_res_410_fu_15735_p2;

assign sext_ln151_689_fu_15759_p1 = mul_res_411_fu_15753_p2;

assign sext_ln151_68_fu_4449_p1 = $signed(tmp_52_fu_4439_p4);

assign sext_ln151_690_fu_15777_p1 = mul_res_412_fu_15771_p2;

assign sext_ln151_691_fu_21742_p1 = mul_res_413_reg_25240;

assign sext_ln151_692_fu_15809_p1 = mul_res_414_fu_15803_p2;

assign sext_ln151_693_fu_21745_p1 = mul_res_415_reg_25245;

assign sext_ln151_694_fu_21748_p1 = mul_res_416_reg_25250;

assign sext_ln151_695_fu_15855_p1 = mul_res_417_fu_15849_p2;

assign sext_ln151_696_fu_15873_p1 = mul_res_418_fu_15867_p2;

assign sext_ln151_697_fu_15939_p1 = mul_res_420_fu_15933_p2;

assign sext_ln151_698_fu_15957_p1 = mul_res_421_fu_15951_p2;

assign sext_ln151_699_fu_15975_p1 = mul_res_422_fu_15969_p2;

assign sext_ln151_69_fu_4467_p1 = mul_res_29_fu_4461_p2;

assign sext_ln151_6_fu_3471_p1 = $signed(trunc_ln137_1_reg_23893);

assign sext_ln151_700_fu_15993_p1 = mul_res_423_fu_15987_p2;

assign sext_ln151_701_fu_16011_p1 = mul_res_424_fu_16005_p2;

assign sext_ln151_702_fu_21813_p1 = mul_res_425_reg_25275;

assign sext_ln151_703_fu_16043_p1 = mul_res_426_fu_16037_p2;

assign sext_ln151_704_fu_21816_p1 = mul_res_427_reg_25280;

assign sext_ln151_705_fu_21819_p1 = mul_res_428_reg_25285;

assign sext_ln151_706_fu_16089_p1 = mul_res_429_fu_16083_p2;

assign sext_ln151_707_fu_16107_p1 = mul_res_430_fu_16101_p2;

assign sext_ln151_708_fu_16173_p1 = mul_res_432_fu_16167_p2;

assign sext_ln151_709_fu_16191_p1 = mul_res_433_fu_16185_p2;

assign sext_ln151_70_fu_4481_p1 = $signed(tmp_53_fu_4471_p4);

assign sext_ln151_710_fu_16209_p1 = mul_res_434_fu_16203_p2;

assign sext_ln151_711_fu_16227_p1 = mul_res_435_fu_16221_p2;

assign sext_ln151_712_fu_16245_p1 = mul_res_436_fu_16239_p2;

assign sext_ln151_713_fu_21884_p1 = mul_res_437_reg_25310;

assign sext_ln151_714_fu_16277_p1 = mul_res_438_fu_16271_p2;

assign sext_ln151_715_fu_21887_p1 = mul_res_439_reg_25315;

assign sext_ln151_716_fu_21890_p1 = mul_res_440_reg_25320;

assign sext_ln151_717_fu_16323_p1 = mul_res_441_fu_16317_p2;

assign sext_ln151_718_fu_16341_p1 = mul_res_442_fu_16335_p2;

assign sext_ln151_719_fu_16407_p1 = mul_res_444_fu_16401_p2;

assign sext_ln151_71_fu_4499_p1 = mul_res_30_fu_4493_p2;

assign sext_ln151_720_fu_16425_p1 = mul_res_445_fu_16419_p2;

assign sext_ln151_721_fu_16443_p1 = mul_res_446_fu_16437_p2;

assign sext_ln151_722_fu_16461_p1 = mul_res_447_fu_16455_p2;

assign sext_ln151_723_fu_16479_p1 = mul_res_448_fu_16473_p2;

assign sext_ln151_724_fu_21955_p1 = mul_res_449_reg_25345;

assign sext_ln151_725_fu_16511_p1 = mul_res_450_fu_16505_p2;

assign sext_ln151_726_fu_21958_p1 = mul_res_451_reg_25350;

assign sext_ln151_727_fu_21961_p1 = mul_res_452_reg_25355;

assign sext_ln151_728_fu_16557_p1 = mul_res_453_fu_16551_p2;

assign sext_ln151_729_fu_16575_p1 = mul_res_454_fu_16569_p2;

assign sext_ln151_72_fu_4513_p1 = $signed(tmp_54_fu_4503_p4);

assign sext_ln151_730_fu_16641_p1 = mul_res_456_fu_16635_p2;

assign sext_ln151_731_fu_16659_p1 = mul_res_457_fu_16653_p2;

assign sext_ln151_732_fu_16677_p1 = mul_res_458_fu_16671_p2;

assign sext_ln151_733_fu_16695_p1 = mul_res_459_fu_16689_p2;

assign sext_ln151_734_fu_16713_p1 = mul_res_460_fu_16707_p2;

assign sext_ln151_735_fu_22026_p1 = mul_res_461_reg_25380;

assign sext_ln151_736_fu_16745_p1 = mul_res_462_fu_16739_p2;

assign sext_ln151_737_fu_22029_p1 = mul_res_463_reg_25385;

assign sext_ln151_738_fu_22032_p1 = mul_res_464_reg_25390;

assign sext_ln151_739_fu_16791_p1 = mul_res_465_fu_16785_p2;

assign sext_ln151_73_fu_4531_p1 = mul_res_31_fu_4525_p2;

assign sext_ln151_740_fu_16809_p1 = mul_res_466_fu_16803_p2;

assign sext_ln151_741_fu_16875_p1 = mul_res_468_fu_16869_p2;

assign sext_ln151_742_fu_16893_p1 = mul_res_469_fu_16887_p2;

assign sext_ln151_743_fu_16911_p1 = mul_res_470_fu_16905_p2;

assign sext_ln151_744_fu_16929_p1 = mul_res_471_fu_16923_p2;

assign sext_ln151_745_fu_16947_p1 = mul_res_472_fu_16941_p2;

assign sext_ln151_746_fu_22097_p1 = mul_res_473_reg_25415;

assign sext_ln151_747_fu_16979_p1 = mul_res_474_fu_16973_p2;

assign sext_ln151_748_fu_22100_p1 = mul_res_475_reg_25420;

assign sext_ln151_749_fu_22103_p1 = mul_res_476_reg_25425;

assign sext_ln151_74_fu_4545_p1 = $signed(tmp_55_fu_4535_p4);

assign sext_ln151_750_fu_17025_p1 = mul_res_477_fu_17019_p2;

assign sext_ln151_751_fu_17043_p1 = mul_res_478_fu_17037_p2;

assign sext_ln151_752_fu_17109_p1 = mul_res_480_fu_17103_p2;

assign sext_ln151_753_fu_17127_p1 = mul_res_481_fu_17121_p2;

assign sext_ln151_754_fu_17145_p1 = mul_res_482_fu_17139_p2;

assign sext_ln151_755_fu_17163_p1 = mul_res_483_fu_17157_p2;

assign sext_ln151_756_fu_17181_p1 = mul_res_484_fu_17175_p2;

assign sext_ln151_757_fu_22168_p1 = mul_res_485_reg_25450;

assign sext_ln151_758_fu_17213_p1 = mul_res_486_fu_17207_p2;

assign sext_ln151_759_fu_22171_p1 = mul_res_487_reg_25455;

assign sext_ln151_75_fu_4563_p1 = mul_res_32_fu_4557_p2;

assign sext_ln151_760_fu_22174_p1 = mul_res_488_reg_25460;

assign sext_ln151_761_fu_17259_p1 = mul_res_489_fu_17253_p2;

assign sext_ln151_762_fu_17277_p1 = mul_res_490_fu_17271_p2;

assign sext_ln151_763_fu_17343_p1 = mul_res_492_fu_17337_p2;

assign sext_ln151_764_fu_17361_p1 = mul_res_493_fu_17355_p2;

assign sext_ln151_765_fu_17379_p1 = mul_res_494_fu_17373_p2;

assign sext_ln151_766_fu_17397_p1 = mul_res_495_fu_17391_p2;

assign sext_ln151_767_fu_17415_p1 = mul_res_496_fu_17409_p2;

assign sext_ln151_768_fu_22239_p1 = mul_res_497_reg_25485;

assign sext_ln151_769_fu_17447_p1 = mul_res_498_fu_17441_p2;

assign sext_ln151_76_fu_4577_p1 = $signed(tmp_56_fu_4567_p4);

assign sext_ln151_770_fu_22242_p1 = mul_res_499_reg_25490;

assign sext_ln151_771_fu_22245_p1 = mul_res_500_reg_25495;

assign sext_ln151_772_fu_17493_p1 = mul_res_501_fu_17487_p2;

assign sext_ln151_773_fu_17511_p1 = mul_res_502_fu_17505_p2;

assign sext_ln151_774_fu_17577_p1 = mul_res_504_fu_17571_p2;

assign sext_ln151_775_fu_17595_p1 = mul_res_505_fu_17589_p2;

assign sext_ln151_776_fu_17613_p1 = mul_res_506_fu_17607_p2;

assign sext_ln151_777_fu_17631_p1 = mul_res_507_fu_17625_p2;

assign sext_ln151_778_fu_17649_p1 = mul_res_508_fu_17643_p2;

assign sext_ln151_779_fu_22310_p1 = mul_res_509_reg_25520;

assign sext_ln151_77_fu_4595_p1 = mul_res_33_fu_4589_p2;

assign sext_ln151_780_fu_17681_p1 = mul_res_510_fu_17675_p2;

assign sext_ln151_781_fu_22313_p1 = mul_res_511_reg_25525;

assign sext_ln151_782_fu_22316_p1 = mul_res_512_reg_25530;

assign sext_ln151_783_fu_17727_p1 = mul_res_513_fu_17721_p2;

assign sext_ln151_784_fu_17745_p1 = mul_res_514_fu_17739_p2;

assign sext_ln151_785_fu_17811_p1 = mul_res_516_fu_17805_p2;

assign sext_ln151_786_fu_17829_p1 = mul_res_517_fu_17823_p2;

assign sext_ln151_787_fu_17847_p1 = mul_res_518_fu_17841_p2;

assign sext_ln151_788_fu_17865_p1 = mul_res_519_fu_17859_p2;

assign sext_ln151_789_fu_17883_p1 = mul_res_520_fu_17877_p2;

assign sext_ln151_78_fu_4609_p1 = $signed(tmp_57_fu_4599_p4);

assign sext_ln151_790_fu_22381_p1 = mul_res_521_reg_25555;

assign sext_ln151_791_fu_17915_p1 = mul_res_522_fu_17909_p2;

assign sext_ln151_792_fu_22384_p1 = mul_res_523_reg_25560;

assign sext_ln151_793_fu_22387_p1 = mul_res_524_reg_25565;

assign sext_ln151_794_fu_17961_p1 = mul_res_525_fu_17955_p2;

assign sext_ln151_795_fu_17979_p1 = mul_res_526_fu_17973_p2;

assign sext_ln151_796_fu_18045_p1 = mul_res_528_fu_18039_p2;

assign sext_ln151_797_fu_18063_p1 = mul_res_529_fu_18057_p2;

assign sext_ln151_798_fu_18081_p1 = mul_res_530_fu_18075_p2;

assign sext_ln151_799_fu_18099_p1 = mul_res_531_fu_18093_p2;

assign sext_ln151_79_fu_4627_p1 = mul_res_34_fu_4621_p2;

assign sext_ln151_7_fu_3474_p1 = $signed(tmp_25_fu_3461_p4);

assign sext_ln151_800_fu_18117_p1 = mul_res_532_fu_18111_p2;

assign sext_ln151_801_fu_22452_p1 = mul_res_533_reg_25590;

assign sext_ln151_802_fu_18149_p1 = mul_res_534_fu_18143_p2;

assign sext_ln151_803_fu_22455_p1 = mul_res_535_reg_25595;

assign sext_ln151_804_fu_22458_p1 = mul_res_536_reg_25600;

assign sext_ln151_805_fu_18195_p1 = mul_res_537_fu_18189_p2;

assign sext_ln151_806_fu_18213_p1 = mul_res_538_fu_18207_p2;

assign sext_ln151_807_fu_18279_p1 = mul_res_540_fu_18273_p2;

assign sext_ln151_808_fu_18297_p1 = mul_res_541_fu_18291_p2;

assign sext_ln151_809_fu_18315_p1 = mul_res_542_fu_18309_p2;

assign sext_ln151_80_fu_4641_p1 = $signed(tmp_58_fu_4631_p4);

assign sext_ln151_810_fu_18333_p1 = mul_res_543_fu_18327_p2;

assign sext_ln151_811_fu_18351_p1 = mul_res_544_fu_18345_p2;

assign sext_ln151_812_fu_22523_p1 = mul_res_545_reg_25625;

assign sext_ln151_813_fu_18383_p1 = mul_res_546_fu_18377_p2;

assign sext_ln151_814_fu_22526_p1 = mul_res_547_reg_25630;

assign sext_ln151_815_fu_22529_p1 = mul_res_548_reg_25635;

assign sext_ln151_816_fu_18429_p1 = mul_res_549_fu_18423_p2;

assign sext_ln151_817_fu_18447_p1 = mul_res_550_fu_18441_p2;

assign sext_ln151_818_fu_18513_p1 = mul_res_552_fu_18507_p2;

assign sext_ln151_819_fu_18531_p1 = mul_res_553_fu_18525_p2;

assign sext_ln151_81_fu_4715_p1 = $signed(tmp_59_fu_4705_p4);

assign sext_ln151_820_fu_18549_p1 = mul_res_554_fu_18543_p2;

assign sext_ln151_821_fu_18567_p1 = mul_res_555_fu_18561_p2;

assign sext_ln151_822_fu_18585_p1 = mul_res_556_fu_18579_p2;

assign sext_ln151_823_fu_22594_p1 = mul_res_557_reg_25660;

assign sext_ln151_824_fu_18617_p1 = mul_res_558_fu_18611_p2;

assign sext_ln151_825_fu_22597_p1 = mul_res_559_reg_25665;

assign sext_ln151_826_fu_22600_p1 = mul_res_560_reg_25670;

assign sext_ln151_827_fu_18663_p1 = mul_res_561_fu_18657_p2;

assign sext_ln151_828_fu_18681_p1 = mul_res_562_fu_18675_p2;

assign sext_ln151_829_fu_18747_p1 = mul_res_564_fu_18741_p2;

assign sext_ln151_82_fu_4733_p1 = mul_res_36_fu_4727_p2;

assign sext_ln151_830_fu_18765_p1 = mul_res_565_fu_18759_p2;

assign sext_ln151_831_fu_18783_p1 = mul_res_566_fu_18777_p2;

assign sext_ln151_832_fu_18801_p1 = mul_res_567_fu_18795_p2;

assign sext_ln151_833_fu_18819_p1 = mul_res_568_fu_18813_p2;

assign sext_ln151_834_fu_22665_p1 = mul_res_569_reg_25695;

assign sext_ln151_835_fu_18851_p1 = mul_res_570_fu_18845_p2;

assign sext_ln151_836_fu_22668_p1 = mul_res_571_reg_25700;

assign sext_ln151_837_fu_22671_p1 = mul_res_572_reg_25705;

assign sext_ln151_838_fu_18897_p1 = mul_res_573_fu_18891_p2;

assign sext_ln151_839_fu_18915_p1 = mul_res_574_fu_18909_p2;

assign sext_ln151_83_fu_4747_p1 = $signed(tmp_60_fu_4737_p4);

assign sext_ln151_84_fu_4765_p1 = mul_res_37_fu_4759_p2;

assign sext_ln151_85_fu_4779_p1 = $signed(tmp_61_fu_4769_p4);

assign sext_ln151_86_fu_4797_p1 = mul_res_38_fu_4791_p2;

assign sext_ln151_87_fu_4811_p1 = $signed(tmp_62_fu_4801_p4);

assign sext_ln151_88_fu_4829_p1 = mul_res_39_fu_4823_p2;

assign sext_ln151_89_fu_4843_p1 = $signed(tmp_63_fu_4833_p4);

assign sext_ln151_8_fu_3492_p1 = mul_res_2_fu_3486_p2;

assign sext_ln151_90_fu_4861_p1 = mul_res_40_fu_4855_p2;

assign sext_ln151_91_fu_4875_p1 = $signed(tmp_64_fu_4865_p4);

assign sext_ln151_92_fu_4893_p1 = mul_res_41_fu_4887_p2;

assign sext_ln151_93_fu_4907_p1 = $signed(tmp_65_fu_4897_p4);

assign sext_ln151_94_fu_4925_p1 = mul_res_42_fu_4919_p2;

assign sext_ln151_95_fu_4939_p1 = $signed(tmp_66_fu_4929_p4);

assign sext_ln151_96_fu_4957_p1 = mul_res_43_fu_4951_p2;

assign sext_ln151_97_fu_4971_p1 = $signed(tmp_67_fu_4961_p4);

assign sext_ln151_98_fu_4989_p1 = mul_res_44_fu_4983_p2;

assign sext_ln151_99_fu_5003_p1 = $signed(tmp_68_fu_4993_p4);

assign sext_ln151_9_fu_3506_p1 = $signed(trunc_ln137_2_reg_23898);

assign sext_ln151_fu_3401_p1 = $signed(trunc_ln137_reg_23883);

assign sext_ln153_100_fu_20352_p1 = $signed(add_ln153_171_fu_20346_p2);

assign sext_ln153_101_fu_20362_p1 = $signed(add_ln153_174_reg_24560);

assign sext_ln153_102_fu_20365_p1 = $signed(add_ln153_175_reg_24565);

assign sext_ln153_103_fu_20368_p1 = $signed(add_ln153_176_reg_24570);

assign sext_ln153_104_fu_20383_p1 = $signed(add_ln153_178_fu_20377_p2);

assign sext_ln153_105_fu_10065_p1 = mul_res_191_fu_10059_p2;

assign sext_ln153_106_fu_20402_p1 = $signed(add_ln153_180_reg_24590);

assign sext_ln153_107_fu_20423_p1 = $signed(add_ln153_183_fu_20417_p2);

assign sext_ln153_108_fu_20433_p1 = $signed(add_ln153_186_reg_24595);

assign sext_ln153_109_fu_20436_p1 = $signed(add_ln153_187_reg_24600);

assign sext_ln153_10_fu_19609_p1 = $signed(add_ln153_18_reg_24185);

assign sext_ln153_110_fu_20439_p1 = $signed(add_ln153_188_reg_24605);

assign sext_ln153_111_fu_20454_p1 = $signed(add_ln153_190_fu_20448_p2);

assign sext_ln153_112_fu_10467_p1 = mul_res_203_fu_10461_p2;

assign sext_ln153_113_fu_20473_p1 = $signed(add_ln153_192_reg_24625);

assign sext_ln153_114_fu_20494_p1 = $signed(add_ln153_195_fu_20488_p2);

assign sext_ln153_115_fu_20504_p1 = $signed(add_ln153_198_reg_24630);

assign sext_ln153_116_fu_20507_p1 = $signed(add_ln153_199_reg_24635);

assign sext_ln153_117_fu_20510_p1 = $signed(add_ln153_200_reg_24640);

assign sext_ln153_118_fu_20525_p1 = $signed(add_ln153_202_fu_20519_p2);

assign sext_ln153_119_fu_10869_p1 = mul_res_215_fu_10863_p2;

assign sext_ln153_11_fu_19612_p1 = $signed(add_ln153_19_reg_24190);

assign sext_ln153_120_fu_20544_p1 = $signed(add_ln153_204_reg_24660);

assign sext_ln153_121_fu_20565_p1 = $signed(add_ln153_207_fu_20559_p2);

assign sext_ln153_122_fu_20575_p1 = $signed(add_ln153_210_reg_24665);

assign sext_ln153_123_fu_20578_p1 = $signed(add_ln153_211_reg_24670);

assign sext_ln153_124_fu_20581_p1 = $signed(add_ln153_212_reg_24675);

assign sext_ln153_125_fu_20596_p1 = $signed(add_ln153_214_fu_20590_p2);

assign sext_ln153_126_fu_11271_p1 = mul_res_227_fu_11265_p2;

assign sext_ln153_127_fu_20615_p1 = $signed(add_ln153_216_reg_24695);

assign sext_ln153_128_fu_20636_p1 = $signed(add_ln153_219_fu_20630_p2);

assign sext_ln153_129_fu_20646_p1 = $signed(add_ln153_222_reg_24700);

assign sext_ln153_12_fu_19615_p1 = $signed(add_ln153_20_reg_24195);

assign sext_ln153_130_fu_20649_p1 = $signed(add_ln153_223_reg_24705);

assign sext_ln153_131_fu_20652_p1 = $signed(add_ln153_224_reg_24710);

assign sext_ln153_132_fu_20667_p1 = $signed(add_ln153_226_fu_20661_p2);

assign sext_ln153_133_fu_11673_p1 = mul_res_239_fu_11667_p2;

assign sext_ln153_134_fu_20686_p1 = $signed(add_ln153_228_reg_24730);

assign sext_ln153_135_fu_20707_p1 = $signed(add_ln153_231_fu_20701_p2);

assign sext_ln153_136_fu_20717_p1 = $signed(add_ln153_234_reg_24735);

assign sext_ln153_137_fu_20720_p1 = $signed(add_ln153_235_reg_24740);

assign sext_ln153_138_fu_20723_p1 = $signed(add_ln153_236_reg_24745);

assign sext_ln153_139_fu_20738_p1 = $signed(add_ln153_238_fu_20732_p2);

assign sext_ln153_13_fu_19630_p1 = $signed(add_ln153_22_fu_19624_p2);

assign sext_ln153_140_fu_12075_p1 = mul_res_251_fu_12069_p2;

assign sext_ln153_141_fu_20757_p1 = $signed(add_ln153_240_reg_24765);

assign sext_ln153_142_fu_20778_p1 = $signed(add_ln153_243_fu_20772_p2);

assign sext_ln153_143_fu_20788_p1 = $signed(add_ln153_246_reg_24770);

assign sext_ln153_144_fu_20791_p1 = $signed(add_ln153_247_reg_24775);

assign sext_ln153_145_fu_20794_p1 = $signed(add_ln153_248_reg_24780);

assign sext_ln153_146_fu_20809_p1 = $signed(add_ln153_250_fu_20803_p2);

assign sext_ln153_147_fu_12477_p1 = mul_res_263_fu_12471_p2;

assign sext_ln153_148_fu_20828_p1 = $signed(add_ln153_252_reg_24800);

assign sext_ln153_149_fu_20849_p1 = $signed(add_ln153_255_fu_20843_p2);

assign sext_ln153_14_fu_4659_p1 = mul_res_35_fu_4653_p2;

assign sext_ln153_150_fu_20859_p1 = $signed(add_ln153_258_reg_24805);

assign sext_ln153_151_fu_20862_p1 = $signed(add_ln153_259_reg_24810);

assign sext_ln153_152_fu_20865_p1 = $signed(add_ln153_260_reg_24815);

assign sext_ln153_153_fu_20880_p1 = $signed(add_ln153_262_fu_20874_p2);

assign sext_ln153_154_fu_12879_p1 = mul_res_275_fu_12873_p2;

assign sext_ln153_155_fu_20899_p1 = $signed(add_ln153_264_reg_24835);

assign sext_ln153_156_fu_20920_p1 = $signed(add_ln153_267_fu_20914_p2);

assign sext_ln153_157_fu_20930_p1 = $signed(add_ln153_270_reg_24840);

assign sext_ln153_158_fu_20933_p1 = $signed(add_ln153_271_reg_24845);

assign sext_ln153_159_fu_20936_p1 = $signed(add_ln153_272_reg_24850);

assign sext_ln153_15_fu_19646_p1 = $signed(add_ln153_24_reg_24200);

assign sext_ln153_160_fu_20951_p1 = $signed(add_ln153_274_fu_20945_p2);

assign sext_ln153_161_fu_13281_p1 = mul_res_287_fu_13275_p2;

assign sext_ln153_162_fu_20970_p1 = $signed(add_ln153_276_reg_24870);

assign sext_ln153_163_fu_20991_p1 = $signed(add_ln153_279_fu_20985_p2);

assign sext_ln153_164_fu_21001_p1 = $signed(add_ln153_282_reg_24875);

assign sext_ln153_165_fu_21004_p1 = $signed(add_ln153_283_reg_24880);

assign sext_ln153_166_fu_21007_p1 = $signed(add_ln153_284_reg_24885);

assign sext_ln153_167_fu_21022_p1 = $signed(add_ln153_286_fu_21016_p2);

assign sext_ln153_168_fu_13551_p1 = mul_res_299_fu_13545_p2;

assign sext_ln153_169_fu_21041_p1 = $signed(add_ln153_288_reg_24905);

assign sext_ln153_16_fu_19649_p1 = $signed(add_ln153_27_reg_24205);

assign sext_ln153_170_fu_21062_p1 = $signed(add_ln153_291_fu_21056_p2);

assign sext_ln153_171_fu_21072_p1 = $signed(add_ln153_294_reg_24910);

assign sext_ln153_172_fu_21075_p1 = $signed(add_ln153_295_reg_24915);

assign sext_ln153_173_fu_21078_p1 = $signed(add_ln153_296_reg_24920);

assign sext_ln153_174_fu_21093_p1 = $signed(add_ln153_298_fu_21087_p2);

assign sext_ln153_175_fu_13785_p1 = mul_res_311_fu_13779_p2;

assign sext_ln153_176_fu_21112_p1 = $signed(add_ln153_300_reg_24940);

assign sext_ln153_177_fu_21133_p1 = $signed(add_ln153_303_fu_21127_p2);

assign sext_ln153_178_fu_21143_p1 = $signed(add_ln153_306_reg_24945);

assign sext_ln153_179_fu_21146_p1 = $signed(add_ln153_307_reg_24950);

assign sext_ln153_17_fu_19658_p1 = $signed(add_ln153_30_reg_24210);

assign sext_ln153_180_fu_21149_p1 = $signed(add_ln153_308_reg_24955);

assign sext_ln153_181_fu_21164_p1 = $signed(add_ln153_310_fu_21158_p2);

assign sext_ln153_182_fu_14019_p1 = mul_res_323_fu_14013_p2;

assign sext_ln153_183_fu_21183_p1 = $signed(add_ln153_312_reg_24975);

assign sext_ln153_184_fu_21204_p1 = $signed(add_ln153_315_fu_21198_p2);

assign sext_ln153_185_fu_21214_p1 = $signed(add_ln153_318_reg_24980);

assign sext_ln153_186_fu_21217_p1 = $signed(add_ln153_319_reg_24985);

assign sext_ln153_187_fu_21220_p1 = $signed(add_ln153_320_reg_24990);

assign sext_ln153_188_fu_21235_p1 = $signed(add_ln153_322_fu_21229_p2);

assign sext_ln153_189_fu_14253_p1 = mul_res_335_fu_14247_p2;

assign sext_ln153_18_fu_19661_p1 = $signed(add_ln153_31_reg_24215);

assign sext_ln153_190_fu_21254_p1 = $signed(add_ln153_324_reg_25010);

assign sext_ln153_191_fu_21275_p1 = $signed(add_ln153_327_fu_21269_p2);

assign sext_ln153_192_fu_21285_p1 = $signed(add_ln153_330_reg_25015);

assign sext_ln153_193_fu_21288_p1 = $signed(add_ln153_331_reg_25020);

assign sext_ln153_194_fu_21291_p1 = $signed(add_ln153_332_reg_25025);

assign sext_ln153_195_fu_21306_p1 = $signed(add_ln153_334_fu_21300_p2);

assign sext_ln153_196_fu_14487_p1 = mul_res_347_fu_14481_p2;

assign sext_ln153_197_fu_21325_p1 = $signed(add_ln153_336_reg_25045);

assign sext_ln153_198_fu_21346_p1 = $signed(add_ln153_339_fu_21340_p2);

assign sext_ln153_199_fu_21356_p1 = $signed(add_ln153_342_reg_25050);

assign sext_ln153_19_fu_19664_p1 = $signed(add_ln153_32_reg_24220);

assign sext_ln153_1_fu_19548_p1 = $signed(add_ln153_reg_24150);

assign sext_ln153_200_fu_21359_p1 = $signed(add_ln153_343_reg_25055);

assign sext_ln153_201_fu_21362_p1 = $signed(add_ln153_344_reg_25060);

assign sext_ln153_202_fu_21377_p1 = $signed(add_ln153_346_fu_21371_p2);

assign sext_ln153_203_fu_14721_p1 = mul_res_359_fu_14715_p2;

assign sext_ln153_204_fu_21396_p1 = $signed(add_ln153_348_reg_25080);

assign sext_ln153_205_fu_21417_p1 = $signed(add_ln153_351_fu_21411_p2);

assign sext_ln153_206_fu_21427_p1 = $signed(add_ln153_354_reg_25085);

assign sext_ln153_207_fu_21430_p1 = $signed(add_ln153_355_reg_25090);

assign sext_ln153_208_fu_21433_p1 = $signed(add_ln153_356_reg_25095);

assign sext_ln153_209_fu_21448_p1 = $signed(add_ln153_358_fu_21442_p2);

assign sext_ln153_20_fu_19679_p1 = $signed(add_ln153_34_fu_19673_p2);

assign sext_ln153_210_fu_14955_p1 = mul_res_371_fu_14949_p2;

assign sext_ln153_211_fu_21467_p1 = $signed(add_ln153_360_reg_25115);

assign sext_ln153_212_fu_21488_p1 = $signed(add_ln153_363_fu_21482_p2);

assign sext_ln153_213_fu_21498_p1 = $signed(add_ln153_366_reg_25120);

assign sext_ln153_214_fu_21501_p1 = $signed(add_ln153_367_reg_25125);

assign sext_ln153_215_fu_21504_p1 = $signed(add_ln153_368_reg_25130);

assign sext_ln153_216_fu_21519_p1 = $signed(add_ln153_370_fu_21513_p2);

assign sext_ln153_217_fu_15189_p1 = mul_res_383_fu_15183_p2;

assign sext_ln153_218_fu_21538_p1 = $signed(add_ln153_372_reg_25150);

assign sext_ln153_219_fu_21559_p1 = $signed(add_ln153_375_fu_21553_p2);

assign sext_ln153_21_fu_5085_p1 = mul_res_47_fu_5079_p2;

assign sext_ln153_220_fu_21569_p1 = $signed(add_ln153_378_reg_25155);

assign sext_ln153_221_fu_21572_p1 = $signed(add_ln153_379_reg_25160);

assign sext_ln153_222_fu_21575_p1 = $signed(add_ln153_380_reg_25165);

assign sext_ln153_223_fu_21590_p1 = $signed(add_ln153_382_fu_21584_p2);

assign sext_ln153_224_fu_15423_p1 = mul_res_395_fu_15417_p2;

assign sext_ln153_225_fu_21609_p1 = $signed(add_ln153_384_reg_25185);

assign sext_ln153_226_fu_21630_p1 = $signed(add_ln153_387_fu_21624_p2);

assign sext_ln153_227_fu_21640_p1 = $signed(add_ln153_390_reg_25190);

assign sext_ln153_228_fu_21643_p1 = $signed(add_ln153_391_reg_25195);

assign sext_ln153_229_fu_21646_p1 = $signed(add_ln153_392_reg_25200);

assign sext_ln153_22_fu_19695_p1 = $signed(add_ln153_36_reg_24225);

assign sext_ln153_230_fu_21661_p1 = $signed(add_ln153_394_fu_21655_p2);

assign sext_ln153_231_fu_15657_p1 = mul_res_407_fu_15651_p2;

assign sext_ln153_232_fu_21680_p1 = $signed(add_ln153_396_reg_25220);

assign sext_ln153_233_fu_21701_p1 = $signed(add_ln153_399_fu_21695_p2);

assign sext_ln153_234_fu_21711_p1 = $signed(add_ln153_402_reg_25225);

assign sext_ln153_235_fu_21714_p1 = $signed(add_ln153_403_reg_25230);

assign sext_ln153_236_fu_21717_p1 = $signed(add_ln153_404_reg_25235);

assign sext_ln153_237_fu_21732_p1 = $signed(add_ln153_406_fu_21726_p2);

assign sext_ln153_238_fu_15891_p1 = mul_res_419_fu_15885_p2;

assign sext_ln153_239_fu_21751_p1 = $signed(add_ln153_408_reg_25255);

assign sext_ln153_23_fu_19698_p1 = $signed(add_ln153_39_reg_24230);

assign sext_ln153_240_fu_21772_p1 = $signed(add_ln153_411_fu_21766_p2);

assign sext_ln153_241_fu_21782_p1 = $signed(add_ln153_414_reg_25260);

assign sext_ln153_242_fu_21785_p1 = $signed(add_ln153_415_reg_25265);

assign sext_ln153_243_fu_21788_p1 = $signed(add_ln153_416_reg_25270);

assign sext_ln153_244_fu_21803_p1 = $signed(add_ln153_418_fu_21797_p2);

assign sext_ln153_245_fu_16125_p1 = mul_res_431_fu_16119_p2;

assign sext_ln153_246_fu_21822_p1 = $signed(add_ln153_420_reg_25290);

assign sext_ln153_247_fu_21843_p1 = $signed(add_ln153_423_fu_21837_p2);

assign sext_ln153_248_fu_21853_p1 = $signed(add_ln153_426_reg_25295);

assign sext_ln153_249_fu_21856_p1 = $signed(add_ln153_427_reg_25300);

assign sext_ln153_24_fu_19707_p1 = $signed(add_ln153_42_reg_24235);

assign sext_ln153_250_fu_21859_p1 = $signed(add_ln153_428_reg_25305);

assign sext_ln153_251_fu_21874_p1 = $signed(add_ln153_430_fu_21868_p2);

assign sext_ln153_252_fu_16359_p1 = mul_res_443_fu_16353_p2;

assign sext_ln153_253_fu_21893_p1 = $signed(add_ln153_432_reg_25325);

assign sext_ln153_254_fu_21914_p1 = $signed(add_ln153_435_fu_21908_p2);

assign sext_ln153_255_fu_21924_p1 = $signed(add_ln153_438_reg_25330);

assign sext_ln153_256_fu_21927_p1 = $signed(add_ln153_439_reg_25335);

assign sext_ln153_257_fu_21930_p1 = $signed(add_ln153_440_reg_25340);

assign sext_ln153_258_fu_21945_p1 = $signed(add_ln153_442_fu_21939_p2);

assign sext_ln153_259_fu_16593_p1 = mul_res_455_fu_16587_p2;

assign sext_ln153_25_fu_19710_p1 = $signed(add_ln153_43_reg_24240);

assign sext_ln153_260_fu_21964_p1 = $signed(add_ln153_444_reg_25360);

assign sext_ln153_261_fu_21985_p1 = $signed(add_ln153_447_fu_21979_p2);

assign sext_ln153_262_fu_21995_p1 = $signed(add_ln153_450_reg_25365);

assign sext_ln153_263_fu_21998_p1 = $signed(add_ln153_451_reg_25370);

assign sext_ln153_264_fu_22001_p1 = $signed(add_ln153_452_reg_25375);

assign sext_ln153_265_fu_22016_p1 = $signed(add_ln153_454_fu_22010_p2);

assign sext_ln153_266_fu_16827_p1 = mul_res_467_fu_16821_p2;

assign sext_ln153_267_fu_22035_p1 = $signed(add_ln153_456_reg_25395);

assign sext_ln153_268_fu_22056_p1 = $signed(add_ln153_459_fu_22050_p2);

assign sext_ln153_269_fu_22066_p1 = $signed(add_ln153_462_reg_25400);

assign sext_ln153_26_fu_19713_p1 = $signed(add_ln153_44_reg_24245);

assign sext_ln153_270_fu_22069_p1 = $signed(add_ln153_463_reg_25405);

assign sext_ln153_271_fu_22072_p1 = $signed(add_ln153_464_reg_25410);

assign sext_ln153_272_fu_22087_p1 = $signed(add_ln153_466_fu_22081_p2);

assign sext_ln153_273_fu_17061_p1 = mul_res_479_fu_17055_p2;

assign sext_ln153_274_fu_22106_p1 = $signed(add_ln153_468_reg_25430);

assign sext_ln153_275_fu_22127_p1 = $signed(add_ln153_471_fu_22121_p2);

assign sext_ln153_276_fu_22137_p1 = $signed(add_ln153_474_reg_25435);

assign sext_ln153_277_fu_22140_p1 = $signed(add_ln153_475_reg_25440);

assign sext_ln153_278_fu_22143_p1 = $signed(add_ln153_476_reg_25445);

assign sext_ln153_279_fu_22158_p1 = $signed(add_ln153_478_fu_22152_p2);

assign sext_ln153_27_fu_19728_p1 = $signed(add_ln153_46_fu_19722_p2);

assign sext_ln153_280_fu_17295_p1 = mul_res_491_fu_17289_p2;

assign sext_ln153_281_fu_22177_p1 = $signed(add_ln153_480_reg_25465);

assign sext_ln153_282_fu_22198_p1 = $signed(add_ln153_483_fu_22192_p2);

assign sext_ln153_283_fu_22208_p1 = $signed(add_ln153_486_reg_25470);

assign sext_ln153_284_fu_22211_p1 = $signed(add_ln153_487_reg_25475);

assign sext_ln153_285_fu_22214_p1 = $signed(add_ln153_488_reg_25480);

assign sext_ln153_286_fu_22229_p1 = $signed(add_ln153_490_fu_22223_p2);

assign sext_ln153_287_fu_17529_p1 = mul_res_503_fu_17523_p2;

assign sext_ln153_288_fu_22248_p1 = $signed(add_ln153_492_reg_25500);

assign sext_ln153_289_fu_22269_p1 = $signed(add_ln153_495_fu_22263_p2);

assign sext_ln153_28_fu_5511_p1 = mul_res_59_fu_5505_p2;

assign sext_ln153_290_fu_22279_p1 = $signed(add_ln153_498_reg_25505);

assign sext_ln153_291_fu_22282_p1 = $signed(add_ln153_499_reg_25510);

assign sext_ln153_292_fu_22285_p1 = $signed(add_ln153_500_reg_25515);

assign sext_ln153_293_fu_22300_p1 = $signed(add_ln153_502_fu_22294_p2);

assign sext_ln153_294_fu_17763_p1 = mul_res_515_fu_17757_p2;

assign sext_ln153_295_fu_22319_p1 = $signed(add_ln153_504_reg_25535);

assign sext_ln153_296_fu_22340_p1 = $signed(add_ln153_507_fu_22334_p2);

assign sext_ln153_297_fu_22350_p1 = $signed(add_ln153_510_reg_25540);

assign sext_ln153_298_fu_22353_p1 = $signed(add_ln153_511_reg_25545);

assign sext_ln153_299_fu_22356_p1 = $signed(add_ln153_512_reg_25550);

assign sext_ln153_29_fu_19744_p1 = $signed(add_ln153_48_reg_24250);

assign sext_ln153_2_fu_19551_p1 = $signed(add_ln153_3_reg_24155);

assign sext_ln153_300_fu_22371_p1 = $signed(add_ln153_514_fu_22365_p2);

assign sext_ln153_301_fu_17997_p1 = mul_res_527_fu_17991_p2;

assign sext_ln153_302_fu_22390_p1 = $signed(add_ln153_516_reg_25570);

assign sext_ln153_303_fu_22411_p1 = $signed(add_ln153_519_fu_22405_p2);

assign sext_ln153_304_fu_22421_p1 = $signed(add_ln153_522_reg_25575);

assign sext_ln153_305_fu_22424_p1 = $signed(add_ln153_523_reg_25580);

assign sext_ln153_306_fu_22427_p1 = $signed(add_ln153_524_reg_25585);

assign sext_ln153_307_fu_22442_p1 = $signed(add_ln153_526_fu_22436_p2);

assign sext_ln153_308_fu_18231_p1 = mul_res_539_fu_18225_p2;

assign sext_ln153_309_fu_22461_p1 = $signed(add_ln153_528_reg_25605);

assign sext_ln153_30_fu_19747_p1 = $signed(add_ln153_51_reg_24255);

assign sext_ln153_310_fu_22482_p1 = $signed(add_ln153_531_fu_22476_p2);

assign sext_ln153_311_fu_22492_p1 = $signed(add_ln153_534_reg_25610);

assign sext_ln153_312_fu_22495_p1 = $signed(add_ln153_535_reg_25615);

assign sext_ln153_313_fu_22498_p1 = $signed(add_ln153_536_reg_25620);

assign sext_ln153_314_fu_22513_p1 = $signed(add_ln153_538_fu_22507_p2);

assign sext_ln153_315_fu_18465_p1 = mul_res_551_fu_18459_p2;

assign sext_ln153_316_fu_22532_p1 = $signed(add_ln153_540_reg_25640);

assign sext_ln153_317_fu_22553_p1 = $signed(add_ln153_543_fu_22547_p2);

assign sext_ln153_318_fu_22563_p1 = $signed(add_ln153_546_reg_25645);

assign sext_ln153_319_fu_22566_p1 = $signed(add_ln153_547_reg_25650);

assign sext_ln153_31_fu_19756_p1 = $signed(add_ln153_54_reg_24260);

assign sext_ln153_320_fu_22569_p1 = $signed(add_ln153_548_reg_25655);

assign sext_ln153_321_fu_22584_p1 = $signed(add_ln153_550_fu_22578_p2);

assign sext_ln153_322_fu_18699_p1 = mul_res_563_fu_18693_p2;

assign sext_ln153_323_fu_22603_p1 = $signed(add_ln153_552_reg_25675);

assign sext_ln153_324_fu_22624_p1 = $signed(add_ln153_555_fu_22618_p2);

assign sext_ln153_325_fu_22634_p1 = $signed(add_ln153_558_reg_25680);

assign sext_ln153_326_fu_22637_p1 = $signed(add_ln153_559_reg_25685);

assign sext_ln153_327_fu_22640_p1 = $signed(add_ln153_560_reg_25690);

assign sext_ln153_328_fu_22655_p1 = $signed(add_ln153_562_fu_22649_p2);

assign sext_ln153_329_fu_18933_p1 = mul_res_575_fu_18927_p2;

assign sext_ln153_32_fu_19759_p1 = $signed(add_ln153_55_reg_24265);

assign sext_ln153_330_fu_22674_p1 = $signed(add_ln153_564_reg_25710);

assign sext_ln153_331_fu_22695_p1 = $signed(add_ln153_567_fu_22689_p2);

assign sext_ln153_332_fu_22705_p1 = $signed(add_ln153_570_reg_25715);

assign sext_ln153_333_fu_22708_p1 = $signed(add_ln153_571_reg_25720);

assign sext_ln153_334_fu_22711_p1 = $signed(add_ln153_572_reg_25725);

assign sext_ln153_335_fu_22726_p1 = $signed(add_ln153_574_fu_22720_p2);

assign sext_ln153_33_fu_19762_p1 = $signed(add_ln153_56_reg_24270);

assign sext_ln153_34_fu_19777_p1 = $signed(add_ln153_58_fu_19771_p2);

assign sext_ln153_35_fu_5937_p1 = mul_res_71_fu_5931_p2;

assign sext_ln153_36_fu_19793_p1 = $signed(add_ln153_60_reg_24275);

assign sext_ln153_37_fu_19796_p1 = $signed(add_ln153_63_reg_24280);

assign sext_ln153_38_fu_19805_p1 = $signed(add_ln153_66_reg_24285);

assign sext_ln153_39_fu_19808_p1 = $signed(add_ln153_67_reg_24290);

assign sext_ln153_3_fu_19560_p1 = $signed(add_ln153_6_reg_24160);

assign sext_ln153_40_fu_19811_p1 = $signed(add_ln153_68_reg_24295);

assign sext_ln153_41_fu_19826_p1 = $signed(add_ln153_70_fu_19820_p2);

assign sext_ln153_42_fu_6363_p1 = mul_res_83_fu_6357_p2;

assign sext_ln153_43_fu_19842_p1 = $signed(add_ln153_72_reg_24300);

assign sext_ln153_44_fu_19845_p1 = $signed(add_ln153_75_reg_24305);

assign sext_ln153_45_fu_19854_p1 = $signed(add_ln153_78_reg_24310);

assign sext_ln153_46_fu_19857_p1 = $signed(add_ln153_79_reg_24315);

assign sext_ln153_47_fu_19860_p1 = $signed(add_ln153_80_reg_24320);

assign sext_ln153_48_fu_19875_p1 = $signed(add_ln153_82_fu_19869_p2);

assign sext_ln153_49_fu_6789_p1 = mul_res_95_fu_6783_p2;

assign sext_ln153_4_fu_19563_p1 = $signed(add_ln153_7_reg_24165);

assign sext_ln153_50_fu_19891_p1 = $signed(add_ln153_84_reg_24325);

assign sext_ln153_51_fu_19894_p1 = $signed(add_ln153_87_reg_24330);

assign sext_ln153_52_fu_19903_p1 = $signed(add_ln153_90_reg_24335);

assign sext_ln153_53_fu_19906_p1 = $signed(add_ln153_91_reg_24340);

assign sext_ln153_54_fu_19909_p1 = $signed(add_ln153_92_reg_24345);

assign sext_ln153_55_fu_19924_p1 = $signed(add_ln153_94_fu_19918_p2);

assign sext_ln153_56_fu_7215_p1 = mul_res_107_fu_7209_p2;

assign sext_ln153_57_fu_19940_p1 = $signed(add_ln153_96_reg_24350);

assign sext_ln153_58_fu_19943_p1 = $signed(add_ln153_99_reg_24355);

assign sext_ln153_59_fu_19952_p1 = $signed(add_ln153_102_reg_24360);

assign sext_ln153_5_fu_19566_p1 = $signed(add_ln153_8_reg_24170);

assign sext_ln153_60_fu_19955_p1 = $signed(add_ln153_103_reg_24365);

assign sext_ln153_61_fu_19958_p1 = $signed(add_ln153_104_reg_24370);

assign sext_ln153_62_fu_19973_p1 = $signed(add_ln153_106_fu_19967_p2);

assign sext_ln153_63_fu_7641_p1 = mul_res_119_fu_7635_p2;

assign sext_ln153_64_fu_19989_p1 = $signed(add_ln153_108_reg_24375);

assign sext_ln153_65_fu_19992_p1 = $signed(add_ln153_111_reg_24380);

assign sext_ln153_66_fu_20001_p1 = $signed(add_ln153_114_reg_24385);

assign sext_ln153_67_fu_20004_p1 = $signed(add_ln153_115_reg_24390);

assign sext_ln153_68_fu_20007_p1 = $signed(add_ln153_116_reg_24395);

assign sext_ln153_69_fu_20022_p1 = $signed(add_ln153_118_fu_20016_p2);

assign sext_ln153_6_fu_19581_p1 = $signed(add_ln153_10_fu_19575_p2);

assign sext_ln153_70_fu_8055_p1 = mul_res_131_fu_8049_p2;

assign sext_ln153_71_fu_20047_p1 = $signed(add_ln153_120_reg_24415);

assign sext_ln153_72_fu_20068_p1 = $signed(add_ln153_123_fu_20062_p2);

assign sext_ln153_73_fu_20078_p1 = $signed(add_ln153_126_reg_24420);

assign sext_ln153_74_fu_20081_p1 = $signed(add_ln153_127_reg_24425);

assign sext_ln153_75_fu_20084_p1 = $signed(add_ln153_128_reg_24430);

assign sext_ln153_76_fu_20099_p1 = $signed(add_ln153_130_fu_20093_p2);

assign sext_ln153_77_fu_8457_p1 = mul_res_143_fu_8451_p2;

assign sext_ln153_78_fu_20118_p1 = $signed(add_ln153_132_reg_24450);

assign sext_ln153_79_fu_20139_p1 = $signed(add_ln153_135_fu_20133_p2);

assign sext_ln153_7_fu_4233_p1 = mul_res_23_fu_4227_p2;

assign sext_ln153_80_fu_20149_p1 = $signed(add_ln153_138_reg_24455);

assign sext_ln153_81_fu_20152_p1 = $signed(add_ln153_139_reg_24460);

assign sext_ln153_82_fu_20155_p1 = $signed(add_ln153_140_reg_24465);

assign sext_ln153_83_fu_20170_p1 = $signed(add_ln153_142_fu_20164_p2);

assign sext_ln153_84_fu_8859_p1 = mul_res_155_fu_8853_p2;

assign sext_ln153_85_fu_20189_p1 = $signed(add_ln153_144_reg_24485);

assign sext_ln153_86_fu_20210_p1 = $signed(add_ln153_147_fu_20204_p2);

assign sext_ln153_87_fu_20220_p1 = $signed(add_ln153_150_reg_24490);

assign sext_ln153_88_fu_20223_p1 = $signed(add_ln153_151_reg_24495);

assign sext_ln153_89_fu_20226_p1 = $signed(add_ln153_152_reg_24500);

assign sext_ln153_8_fu_19597_p1 = $signed(add_ln153_12_reg_24175);

assign sext_ln153_90_fu_20241_p1 = $signed(add_ln153_154_fu_20235_p2);

assign sext_ln153_91_fu_9261_p1 = mul_res_167_fu_9255_p2;

assign sext_ln153_92_fu_20260_p1 = $signed(add_ln153_156_reg_24520);

assign sext_ln153_93_fu_20281_p1 = $signed(add_ln153_159_fu_20275_p2);

assign sext_ln153_94_fu_20291_p1 = $signed(add_ln153_162_reg_24525);

assign sext_ln153_95_fu_20294_p1 = $signed(add_ln153_163_reg_24530);

assign sext_ln153_96_fu_20297_p1 = $signed(add_ln153_164_reg_24535);

assign sext_ln153_97_fu_20312_p1 = $signed(add_ln153_166_fu_20306_p2);

assign sext_ln153_98_fu_9663_p1 = mul_res_179_fu_9657_p2;

assign sext_ln153_99_fu_20331_p1 = $signed(add_ln153_168_reg_24555);

assign sext_ln153_9_fu_19600_p1 = $signed(add_ln153_15_reg_24180);

assign sext_ln153_fu_3807_p1 = mul_res_11_fu_3801_p2;

assign start_out = real_start;

assign tmp_100_fu_6143_p4 = {{mlp_inst_m1_weight_arr_110_q0[233:231]}};

assign tmp_101_fu_6175_p4 = {{mlp_inst_m1_weight_arr_110_q0[236:234]}};

assign tmp_102_fu_6207_p4 = {{mlp_inst_m1_weight_arr_110_q0[239:237]}};

assign tmp_103_fu_6239_p4 = {{mlp_inst_m1_weight_arr_110_q0[242:240]}};

assign tmp_104_fu_6271_p4 = {{mlp_inst_m1_weight_arr_110_q0[245:243]}};

assign tmp_105_fu_6303_p4 = {{mlp_inst_m1_weight_arr_110_q0[248:246]}};

assign tmp_106_fu_6335_p4 = {{mlp_inst_m1_weight_arr_110_q0[251:249]}};

assign tmp_107_fu_6409_p4 = {{mlp_inst_m1_weight_arr_110_q0[254:252]}};

assign tmp_108_fu_6441_p4 = {{mlp_inst_m1_weight_arr_110_q0[257:255]}};

assign tmp_109_fu_6473_p4 = {{mlp_inst_m1_weight_arr_110_q0[260:258]}};

assign tmp_110_fu_6505_p4 = {{mlp_inst_m1_weight_arr_110_q0[263:261]}};

assign tmp_111_fu_6537_p4 = {{mlp_inst_m1_weight_arr_110_q0[266:264]}};

assign tmp_112_fu_6569_p4 = {{mlp_inst_m1_weight_arr_110_q0[269:267]}};

assign tmp_113_fu_6601_p4 = {{mlp_inst_m1_weight_arr_110_q0[272:270]}};

assign tmp_114_fu_6633_p4 = {{mlp_inst_m1_weight_arr_110_q0[275:273]}};

assign tmp_115_fu_6665_p4 = {{mlp_inst_m1_weight_arr_110_q0[278:276]}};

assign tmp_116_fu_6697_p4 = {{mlp_inst_m1_weight_arr_110_q0[281:279]}};

assign tmp_117_fu_6729_p4 = {{mlp_inst_m1_weight_arr_110_q0[284:282]}};

assign tmp_118_fu_6761_p4 = {{mlp_inst_m1_weight_arr_110_q0[287:285]}};

assign tmp_119_fu_6835_p4 = {{mlp_inst_m1_weight_arr_110_q0[290:288]}};

assign tmp_120_fu_6867_p4 = {{mlp_inst_m1_weight_arr_110_q0[293:291]}};

assign tmp_121_fu_6899_p4 = {{mlp_inst_m1_weight_arr_110_q0[296:294]}};

assign tmp_122_fu_6931_p4 = {{mlp_inst_m1_weight_arr_110_q0[299:297]}};

assign tmp_123_fu_6963_p4 = {{mlp_inst_m1_weight_arr_110_q0[302:300]}};

assign tmp_124_fu_6995_p4 = {{mlp_inst_m1_weight_arr_110_q0[305:303]}};

assign tmp_125_fu_7027_p4 = {{mlp_inst_m1_weight_arr_110_q0[308:306]}};

assign tmp_126_fu_7059_p4 = {{mlp_inst_m1_weight_arr_110_q0[311:309]}};

assign tmp_127_fu_7091_p4 = {{mlp_inst_m1_weight_arr_110_q0[314:312]}};

assign tmp_128_fu_7123_p4 = {{mlp_inst_m1_weight_arr_110_q0[317:315]}};

assign tmp_129_fu_7155_p4 = {{mlp_inst_m1_weight_arr_110_q0[320:318]}};

assign tmp_130_fu_7187_p4 = {{mlp_inst_m1_weight_arr_110_q0[323:321]}};

assign tmp_131_fu_7261_p4 = {{mlp_inst_m1_weight_arr_110_q0[326:324]}};

assign tmp_132_fu_7293_p4 = {{mlp_inst_m1_weight_arr_110_q0[329:327]}};

assign tmp_133_fu_7325_p4 = {{mlp_inst_m1_weight_arr_110_q0[332:330]}};

assign tmp_134_fu_7357_p4 = {{mlp_inst_m1_weight_arr_110_q0[335:333]}};

assign tmp_135_fu_7389_p4 = {{mlp_inst_m1_weight_arr_110_q0[338:336]}};

assign tmp_136_fu_7421_p4 = {{mlp_inst_m1_weight_arr_110_q0[341:339]}};

assign tmp_137_fu_7453_p4 = {{mlp_inst_m1_weight_arr_110_q0[344:342]}};

assign tmp_138_fu_7485_p4 = {{mlp_inst_m1_weight_arr_110_q0[347:345]}};

assign tmp_139_fu_7517_p4 = {{mlp_inst_m1_weight_arr_110_q0[350:348]}};

assign tmp_140_fu_7549_p4 = {{mlp_inst_m1_weight_arr_110_q0[353:351]}};

assign tmp_141_fu_7581_p4 = {{mlp_inst_m1_weight_arr_110_q0[356:354]}};

assign tmp_142_fu_7613_p4 = {{mlp_inst_m1_weight_arr_110_q0[359:357]}};

assign tmp_143_fu_7687_p4 = {{mlp_inst_m1_weight_arr_110_q0[362:360]}};

assign tmp_144_fu_7719_p4 = {{mlp_inst_m1_weight_arr_110_q0[365:363]}};

assign tmp_145_fu_7751_p4 = {{mlp_inst_m1_weight_arr_110_q0[368:366]}};

assign tmp_146_fu_7783_p4 = {{mlp_inst_m1_weight_arr_110_q0[371:369]}};

assign tmp_147_fu_7815_p4 = {{mlp_inst_m1_weight_arr_110_q0[374:372]}};

assign tmp_148_fu_7847_p4 = {{mlp_inst_m1_weight_arr_110_q0[377:375]}};

assign tmp_149_fu_7875_p4 = {{mlp_inst_m1_weight_arr_110_q0[380:378]}};

assign tmp_150_fu_7907_p4 = {{mlp_inst_m1_weight_arr_110_q0[383:381]}};

assign tmp_151_fu_7935_p4 = {{mlp_inst_m1_weight_arr_110_q0[386:384]}};

assign tmp_152_fu_7963_p4 = {{mlp_inst_m1_weight_arr_110_q0[389:387]}};

assign tmp_153_fu_7995_p4 = {{mlp_inst_m1_weight_arr_110_q0[392:390]}};

assign tmp_154_fu_8027_p4 = {{mlp_inst_m1_weight_arr_110_q0[395:393]}};

assign tmp_155_fu_8089_p4 = {{mlp_inst_m1_weight_arr_110_q0[398:396]}};

assign tmp_156_fu_8121_p4 = {{mlp_inst_m1_weight_arr_110_q0[401:399]}};

assign tmp_157_fu_8153_p4 = {{mlp_inst_m1_weight_arr_110_q0[404:402]}};

assign tmp_158_fu_8185_p4 = {{mlp_inst_m1_weight_arr_110_q0[407:405]}};

assign tmp_159_fu_8217_p4 = {{mlp_inst_m1_weight_arr_110_q0[410:408]}};

assign tmp_160_fu_8249_p4 = {{mlp_inst_m1_weight_arr_110_q0[413:411]}};

assign tmp_161_fu_8277_p4 = {{mlp_inst_m1_weight_arr_110_q0[416:414]}};

assign tmp_162_fu_8309_p4 = {{mlp_inst_m1_weight_arr_110_q0[419:417]}};

assign tmp_163_fu_8337_p4 = {{mlp_inst_m1_weight_arr_110_q0[422:420]}};

assign tmp_164_fu_8365_p4 = {{mlp_inst_m1_weight_arr_110_q0[425:423]}};

assign tmp_165_fu_8397_p4 = {{mlp_inst_m1_weight_arr_110_q0[428:426]}};

assign tmp_166_fu_8429_p4 = {{mlp_inst_m1_weight_arr_110_q0[431:429]}};

assign tmp_167_fu_8491_p4 = {{mlp_inst_m1_weight_arr_110_q0[434:432]}};

assign tmp_168_fu_8523_p4 = {{mlp_inst_m1_weight_arr_110_q0[437:435]}};

assign tmp_169_fu_8555_p4 = {{mlp_inst_m1_weight_arr_110_q0[440:438]}};

assign tmp_170_fu_8587_p4 = {{mlp_inst_m1_weight_arr_110_q0[443:441]}};

assign tmp_171_fu_8619_p4 = {{mlp_inst_m1_weight_arr_110_q0[446:444]}};

assign tmp_172_fu_8651_p4 = {{mlp_inst_m1_weight_arr_110_q0[449:447]}};

assign tmp_173_fu_8679_p4 = {{mlp_inst_m1_weight_arr_110_q0[452:450]}};

assign tmp_174_fu_8711_p4 = {{mlp_inst_m1_weight_arr_110_q0[455:453]}};

assign tmp_175_fu_8739_p4 = {{mlp_inst_m1_weight_arr_110_q0[458:456]}};

assign tmp_176_fu_8767_p4 = {{mlp_inst_m1_weight_arr_110_q0[461:459]}};

assign tmp_177_fu_8799_p4 = {{mlp_inst_m1_weight_arr_110_q0[464:462]}};

assign tmp_178_fu_8831_p4 = {{mlp_inst_m1_weight_arr_110_q0[467:465]}};

assign tmp_179_fu_8893_p4 = {{mlp_inst_m1_weight_arr_110_q0[470:468]}};

assign tmp_180_fu_8925_p4 = {{mlp_inst_m1_weight_arr_110_q0[473:471]}};

assign tmp_181_fu_8957_p4 = {{mlp_inst_m1_weight_arr_110_q0[476:474]}};

assign tmp_182_fu_8989_p4 = {{mlp_inst_m1_weight_arr_110_q0[479:477]}};

assign tmp_183_fu_9021_p4 = {{mlp_inst_m1_weight_arr_110_q0[482:480]}};

assign tmp_184_fu_9053_p4 = {{mlp_inst_m1_weight_arr_110_q0[485:483]}};

assign tmp_185_fu_9081_p4 = {{mlp_inst_m1_weight_arr_110_q0[488:486]}};

assign tmp_186_fu_9113_p4 = {{mlp_inst_m1_weight_arr_110_q0[491:489]}};

assign tmp_187_fu_9141_p4 = {{mlp_inst_m1_weight_arr_110_q0[494:492]}};

assign tmp_188_fu_9169_p4 = {{mlp_inst_m1_weight_arr_110_q0[497:495]}};

assign tmp_189_fu_9201_p4 = {{mlp_inst_m1_weight_arr_110_q0[500:498]}};

assign tmp_190_fu_9233_p4 = {{mlp_inst_m1_weight_arr_110_q0[503:501]}};

assign tmp_191_fu_9295_p4 = {{mlp_inst_m1_weight_arr_110_q0[506:504]}};

assign tmp_192_fu_9327_p4 = {{mlp_inst_m1_weight_arr_110_q0[509:507]}};

assign tmp_193_fu_9359_p4 = {{mlp_inst_m1_weight_arr_110_q0[512:510]}};

assign tmp_194_fu_9391_p4 = {{mlp_inst_m1_weight_arr_110_q0[515:513]}};

assign tmp_195_fu_9423_p4 = {{mlp_inst_m1_weight_arr_110_q0[518:516]}};

assign tmp_196_fu_9455_p4 = {{mlp_inst_m1_weight_arr_110_q0[521:519]}};

assign tmp_197_fu_9483_p4 = {{mlp_inst_m1_weight_arr_110_q0[524:522]}};

assign tmp_198_fu_9515_p4 = {{mlp_inst_m1_weight_arr_110_q0[527:525]}};

assign tmp_199_fu_9543_p4 = {{mlp_inst_m1_weight_arr_110_q0[530:528]}};

assign tmp_1_fu_2888_p3 = {{trunc_ln121_reg_23816}, {4'd0}};

assign tmp_200_fu_9571_p4 = {{mlp_inst_m1_weight_arr_110_q0[533:531]}};

assign tmp_201_fu_9603_p4 = {{mlp_inst_m1_weight_arr_110_q0[536:534]}};

assign tmp_202_fu_9635_p4 = {{mlp_inst_m1_weight_arr_110_q0[539:537]}};

assign tmp_203_fu_9697_p4 = {{mlp_inst_m1_weight_arr_110_q0[542:540]}};

assign tmp_204_fu_9729_p4 = {{mlp_inst_m1_weight_arr_110_q0[545:543]}};

assign tmp_205_fu_9761_p4 = {{mlp_inst_m1_weight_arr_110_q0[548:546]}};

assign tmp_206_fu_9793_p4 = {{mlp_inst_m1_weight_arr_110_q0[551:549]}};

assign tmp_207_fu_9825_p4 = {{mlp_inst_m1_weight_arr_110_q0[554:552]}};

assign tmp_208_fu_9857_p4 = {{mlp_inst_m1_weight_arr_110_q0[557:555]}};

assign tmp_209_fu_9885_p4 = {{mlp_inst_m1_weight_arr_110_q0[560:558]}};

assign tmp_210_fu_9917_p4 = {{mlp_inst_m1_weight_arr_110_q0[563:561]}};

assign tmp_211_fu_9945_p4 = {{mlp_inst_m1_weight_arr_110_q0[566:564]}};

assign tmp_212_fu_9973_p4 = {{mlp_inst_m1_weight_arr_110_q0[569:567]}};

assign tmp_213_fu_10005_p4 = {{mlp_inst_m1_weight_arr_110_q0[572:570]}};

assign tmp_214_fu_10037_p4 = {{mlp_inst_m1_weight_arr_110_q0[575:573]}};

assign tmp_215_fu_10099_p4 = {{mlp_inst_m1_weight_arr_110_q0[578:576]}};

assign tmp_216_fu_10131_p4 = {{mlp_inst_m1_weight_arr_110_q0[581:579]}};

assign tmp_217_fu_10163_p4 = {{mlp_inst_m1_weight_arr_110_q0[584:582]}};

assign tmp_218_fu_10195_p4 = {{mlp_inst_m1_weight_arr_110_q0[587:585]}};

assign tmp_219_fu_10227_p4 = {{mlp_inst_m1_weight_arr_110_q0[590:588]}};

assign tmp_220_fu_10259_p4 = {{mlp_inst_m1_weight_arr_110_q0[593:591]}};

assign tmp_221_fu_10287_p4 = {{mlp_inst_m1_weight_arr_110_q0[596:594]}};

assign tmp_222_fu_10319_p4 = {{mlp_inst_m1_weight_arr_110_q0[599:597]}};

assign tmp_223_fu_10347_p4 = {{mlp_inst_m1_weight_arr_110_q0[602:600]}};

assign tmp_224_fu_10375_p4 = {{mlp_inst_m1_weight_arr_110_q0[605:603]}};

assign tmp_225_fu_10407_p4 = {{mlp_inst_m1_weight_arr_110_q0[608:606]}};

assign tmp_226_fu_10439_p4 = {{mlp_inst_m1_weight_arr_110_q0[611:609]}};

assign tmp_227_fu_10501_p4 = {{mlp_inst_m1_weight_arr_110_q0[614:612]}};

assign tmp_228_fu_10533_p4 = {{mlp_inst_m1_weight_arr_110_q0[617:615]}};

assign tmp_229_fu_10565_p4 = {{mlp_inst_m1_weight_arr_110_q0[620:618]}};

assign tmp_230_fu_10597_p4 = {{mlp_inst_m1_weight_arr_110_q0[623:621]}};

assign tmp_231_fu_10629_p4 = {{mlp_inst_m1_weight_arr_110_q0[626:624]}};

assign tmp_232_fu_10661_p4 = {{mlp_inst_m1_weight_arr_110_q0[629:627]}};

assign tmp_233_fu_10689_p4 = {{mlp_inst_m1_weight_arr_110_q0[632:630]}};

assign tmp_234_fu_10721_p4 = {{mlp_inst_m1_weight_arr_110_q0[635:633]}};

assign tmp_235_fu_10749_p4 = {{mlp_inst_m1_weight_arr_110_q0[638:636]}};

assign tmp_236_fu_10777_p4 = {{mlp_inst_m1_weight_arr_110_q0[641:639]}};

assign tmp_237_fu_10809_p4 = {{mlp_inst_m1_weight_arr_110_q0[644:642]}};

assign tmp_238_fu_10841_p4 = {{mlp_inst_m1_weight_arr_110_q0[647:645]}};

assign tmp_239_fu_10903_p4 = {{mlp_inst_m1_weight_arr_110_q0[650:648]}};

assign tmp_240_fu_10935_p4 = {{mlp_inst_m1_weight_arr_110_q0[653:651]}};

assign tmp_241_fu_10967_p4 = {{mlp_inst_m1_weight_arr_110_q0[656:654]}};

assign tmp_242_fu_10999_p4 = {{mlp_inst_m1_weight_arr_110_q0[659:657]}};

assign tmp_243_fu_11031_p4 = {{mlp_inst_m1_weight_arr_110_q0[662:660]}};

assign tmp_244_fu_11063_p4 = {{mlp_inst_m1_weight_arr_110_q0[665:663]}};

assign tmp_245_fu_11091_p4 = {{mlp_inst_m1_weight_arr_110_q0[668:666]}};

assign tmp_246_fu_11123_p4 = {{mlp_inst_m1_weight_arr_110_q0[671:669]}};

assign tmp_247_fu_11151_p4 = {{mlp_inst_m1_weight_arr_110_q0[674:672]}};

assign tmp_248_fu_11179_p4 = {{mlp_inst_m1_weight_arr_110_q0[677:675]}};

assign tmp_249_fu_11211_p4 = {{mlp_inst_m1_weight_arr_110_q0[680:678]}};

assign tmp_24_fu_3426_p4 = {{mlp_inst_m1_weight_arr_110_q0[5:3]}};

assign tmp_250_fu_11243_p4 = {{mlp_inst_m1_weight_arr_110_q0[683:681]}};

assign tmp_251_fu_11305_p4 = {{mlp_inst_m1_weight_arr_110_q0[686:684]}};

assign tmp_252_fu_11337_p4 = {{mlp_inst_m1_weight_arr_110_q0[689:687]}};

assign tmp_253_fu_11369_p4 = {{mlp_inst_m1_weight_arr_110_q0[692:690]}};

assign tmp_254_fu_11401_p4 = {{mlp_inst_m1_weight_arr_110_q0[695:693]}};

assign tmp_255_fu_11433_p4 = {{mlp_inst_m1_weight_arr_110_q0[698:696]}};

assign tmp_256_fu_11465_p4 = {{mlp_inst_m1_weight_arr_110_q0[701:699]}};

assign tmp_257_fu_11493_p4 = {{mlp_inst_m1_weight_arr_110_q0[704:702]}};

assign tmp_258_fu_11525_p4 = {{mlp_inst_m1_weight_arr_110_q0[707:705]}};

assign tmp_259_fu_11553_p4 = {{mlp_inst_m1_weight_arr_110_q0[710:708]}};

assign tmp_25_fu_3461_p4 = {{mlp_inst_m1_weight_arr_110_q0[8:6]}};

assign tmp_260_fu_11581_p4 = {{mlp_inst_m1_weight_arr_110_q0[713:711]}};

assign tmp_261_fu_11613_p4 = {{mlp_inst_m1_weight_arr_110_q0[716:714]}};

assign tmp_262_fu_11645_p4 = {{mlp_inst_m1_weight_arr_110_q0[719:717]}};

assign tmp_263_fu_11707_p4 = {{mlp_inst_m1_weight_arr_110_q0[722:720]}};

assign tmp_264_fu_11739_p4 = {{mlp_inst_m1_weight_arr_110_q0[725:723]}};

assign tmp_265_fu_11771_p4 = {{mlp_inst_m1_weight_arr_110_q0[728:726]}};

assign tmp_266_fu_11803_p4 = {{mlp_inst_m1_weight_arr_110_q0[731:729]}};

assign tmp_267_fu_11835_p4 = {{mlp_inst_m1_weight_arr_110_q0[734:732]}};

assign tmp_268_fu_11867_p4 = {{mlp_inst_m1_weight_arr_110_q0[737:735]}};

assign tmp_269_fu_11895_p4 = {{mlp_inst_m1_weight_arr_110_q0[740:738]}};

assign tmp_26_fu_3496_p4 = {{mlp_inst_m1_weight_arr_110_q0[11:9]}};

assign tmp_270_fu_11927_p4 = {{mlp_inst_m1_weight_arr_110_q0[743:741]}};

assign tmp_271_fu_11955_p4 = {{mlp_inst_m1_weight_arr_110_q0[746:744]}};

assign tmp_272_fu_11983_p4 = {{mlp_inst_m1_weight_arr_110_q0[749:747]}};

assign tmp_273_fu_12015_p4 = {{mlp_inst_m1_weight_arr_110_q0[752:750]}};

assign tmp_274_fu_12047_p4 = {{mlp_inst_m1_weight_arr_110_q0[755:753]}};

assign tmp_275_fu_12109_p4 = {{mlp_inst_m1_weight_arr_110_q0[758:756]}};

assign tmp_276_fu_12141_p4 = {{mlp_inst_m1_weight_arr_110_q0[761:759]}};

assign tmp_277_fu_12173_p4 = {{mlp_inst_m1_weight_arr_110_q0[764:762]}};

assign tmp_278_fu_12205_p4 = {{mlp_inst_m1_weight_arr_110_q0[767:765]}};

assign tmp_279_fu_12237_p4 = {{mlp_inst_m1_weight_arr_110_q0[770:768]}};

assign tmp_27_fu_3531_p4 = {{mlp_inst_m1_weight_arr_110_q0[14:12]}};

assign tmp_280_fu_12269_p4 = {{mlp_inst_m1_weight_arr_110_q0[773:771]}};

assign tmp_281_fu_12297_p4 = {{mlp_inst_m1_weight_arr_110_q0[776:774]}};

assign tmp_282_fu_12329_p4 = {{mlp_inst_m1_weight_arr_110_q0[779:777]}};

assign tmp_283_fu_12357_p4 = {{mlp_inst_m1_weight_arr_110_q0[782:780]}};

assign tmp_284_fu_12385_p4 = {{mlp_inst_m1_weight_arr_110_q0[785:783]}};

assign tmp_285_fu_12417_p4 = {{mlp_inst_m1_weight_arr_110_q0[788:786]}};

assign tmp_286_fu_12449_p4 = {{mlp_inst_m1_weight_arr_110_q0[791:789]}};

assign tmp_287_fu_12511_p4 = {{mlp_inst_m1_weight_arr_110_q0[794:792]}};

assign tmp_288_fu_12543_p4 = {{mlp_inst_m1_weight_arr_110_q0[797:795]}};

assign tmp_289_fu_12575_p4 = {{mlp_inst_m1_weight_arr_110_q0[800:798]}};

assign tmp_28_fu_3566_p4 = {{mlp_inst_m1_weight_arr_110_q0[17:15]}};

assign tmp_290_fu_12607_p4 = {{mlp_inst_m1_weight_arr_110_q0[803:801]}};

assign tmp_291_fu_12639_p4 = {{mlp_inst_m1_weight_arr_110_q0[806:804]}};

assign tmp_292_fu_12671_p4 = {{mlp_inst_m1_weight_arr_110_q0[809:807]}};

assign tmp_293_fu_12699_p4 = {{mlp_inst_m1_weight_arr_110_q0[812:810]}};

assign tmp_294_fu_12731_p4 = {{mlp_inst_m1_weight_arr_110_q0[815:813]}};

assign tmp_295_fu_12759_p4 = {{mlp_inst_m1_weight_arr_110_q0[818:816]}};

assign tmp_296_fu_12787_p4 = {{mlp_inst_m1_weight_arr_110_q0[821:819]}};

assign tmp_297_fu_12819_p4 = {{mlp_inst_m1_weight_arr_110_q0[824:822]}};

assign tmp_298_fu_12851_p4 = {{mlp_inst_m1_weight_arr_110_q0[827:825]}};

assign tmp_299_fu_12913_p4 = {{mlp_inst_m1_weight_arr_110_q0[830:828]}};

assign tmp_29_fu_3601_p4 = {{mlp_inst_m1_weight_arr_110_q0[20:18]}};

assign tmp_300_fu_12945_p4 = {{mlp_inst_m1_weight_arr_110_q0[833:831]}};

assign tmp_301_fu_12977_p4 = {{mlp_inst_m1_weight_arr_110_q0[836:834]}};

assign tmp_302_fu_13009_p4 = {{mlp_inst_m1_weight_arr_110_q0[839:837]}};

assign tmp_303_fu_13041_p4 = {{mlp_inst_m1_weight_arr_110_q0[842:840]}};

assign tmp_304_fu_13073_p4 = {{mlp_inst_m1_weight_arr_110_q0[845:843]}};

assign tmp_305_fu_13101_p4 = {{mlp_inst_m1_weight_arr_110_q0[848:846]}};

assign tmp_306_fu_13133_p4 = {{mlp_inst_m1_weight_arr_110_q0[851:849]}};

assign tmp_307_fu_13161_p4 = {{mlp_inst_m1_weight_arr_110_q0[854:852]}};

assign tmp_308_fu_13189_p4 = {{mlp_inst_m1_weight_arr_110_q0[857:855]}};

assign tmp_309_fu_13221_p4 = {{mlp_inst_m1_weight_arr_110_q0[860:858]}};

assign tmp_30_fu_3636_p4 = {{mlp_inst_m1_weight_arr_110_q0[23:21]}};

assign tmp_310_fu_13253_p4 = {{mlp_inst_m1_weight_arr_110_q0[863:861]}};

assign tmp_31_fu_3671_p4 = {{mlp_inst_m1_weight_arr_110_q0[26:24]}};

assign tmp_32_fu_3706_p4 = {{mlp_inst_m1_weight_arr_110_q0[29:27]}};

assign tmp_33_fu_3741_p4 = {{mlp_inst_m1_weight_arr_110_q0[32:30]}};

assign tmp_34_fu_3776_p4 = {{mlp_inst_m1_weight_arr_110_q0[35:33]}};

assign tmp_35_fu_3853_p4 = {{mlp_inst_m1_weight_arr_110_q0[38:36]}};

assign tmp_36_fu_3885_p4 = {{mlp_inst_m1_weight_arr_110_q0[41:39]}};

assign tmp_37_fu_3917_p4 = {{mlp_inst_m1_weight_arr_110_q0[44:42]}};

assign tmp_38_fu_3949_p4 = {{mlp_inst_m1_weight_arr_110_q0[47:45]}};

assign tmp_39_fu_3981_p4 = {{mlp_inst_m1_weight_arr_110_q0[50:48]}};

assign tmp_40_fu_4013_p4 = {{mlp_inst_m1_weight_arr_110_q0[53:51]}};

assign tmp_41_fu_4045_p4 = {{mlp_inst_m1_weight_arr_110_q0[56:54]}};

assign tmp_42_fu_4077_p4 = {{mlp_inst_m1_weight_arr_110_q0[59:57]}};

assign tmp_43_fu_4109_p4 = {{mlp_inst_m1_weight_arr_110_q0[62:60]}};

assign tmp_44_fu_4141_p4 = {{mlp_inst_m1_weight_arr_110_q0[65:63]}};

assign tmp_45_fu_4173_p4 = {{mlp_inst_m1_weight_arr_110_q0[68:66]}};

assign tmp_46_fu_4205_p4 = {{mlp_inst_m1_weight_arr_110_q0[71:69]}};

assign tmp_47_fu_4279_p4 = {{mlp_inst_m1_weight_arr_110_q0[74:72]}};

assign tmp_48_fu_4311_p4 = {{mlp_inst_m1_weight_arr_110_q0[77:75]}};

assign tmp_49_fu_4343_p4 = {{mlp_inst_m1_weight_arr_110_q0[80:78]}};

assign tmp_50_fu_4375_p4 = {{mlp_inst_m1_weight_arr_110_q0[83:81]}};

assign tmp_51_fu_4407_p4 = {{mlp_inst_m1_weight_arr_110_q0[86:84]}};

assign tmp_52_fu_4439_p4 = {{mlp_inst_m1_weight_arr_110_q0[89:87]}};

assign tmp_53_fu_4471_p4 = {{mlp_inst_m1_weight_arr_110_q0[92:90]}};

assign tmp_54_fu_4503_p4 = {{mlp_inst_m1_weight_arr_110_q0[95:93]}};

assign tmp_55_fu_4535_p4 = {{mlp_inst_m1_weight_arr_110_q0[98:96]}};

assign tmp_56_fu_4567_p4 = {{mlp_inst_m1_weight_arr_110_q0[101:99]}};

assign tmp_57_fu_4599_p4 = {{mlp_inst_m1_weight_arr_110_q0[104:102]}};

assign tmp_58_fu_4631_p4 = {{mlp_inst_m1_weight_arr_110_q0[107:105]}};

assign tmp_59_fu_4705_p4 = {{mlp_inst_m1_weight_arr_110_q0[110:108]}};

assign tmp_60_fu_4737_p4 = {{mlp_inst_m1_weight_arr_110_q0[113:111]}};

assign tmp_61_fu_4769_p4 = {{mlp_inst_m1_weight_arr_110_q0[116:114]}};

assign tmp_62_fu_4801_p4 = {{mlp_inst_m1_weight_arr_110_q0[119:117]}};

assign tmp_63_fu_4833_p4 = {{mlp_inst_m1_weight_arr_110_q0[122:120]}};

assign tmp_64_fu_4865_p4 = {{mlp_inst_m1_weight_arr_110_q0[125:123]}};

assign tmp_65_fu_4897_p4 = {{mlp_inst_m1_weight_arr_110_q0[128:126]}};

assign tmp_66_fu_4929_p4 = {{mlp_inst_m1_weight_arr_110_q0[131:129]}};

assign tmp_67_fu_4961_p4 = {{mlp_inst_m1_weight_arr_110_q0[134:132]}};

assign tmp_68_fu_4993_p4 = {{mlp_inst_m1_weight_arr_110_q0[137:135]}};

assign tmp_69_fu_5025_p4 = {{mlp_inst_m1_weight_arr_110_q0[140:138]}};

assign tmp_70_fu_5057_p4 = {{mlp_inst_m1_weight_arr_110_q0[143:141]}};

assign tmp_71_fu_5131_p4 = {{mlp_inst_m1_weight_arr_110_q0[146:144]}};

assign tmp_72_fu_5163_p4 = {{mlp_inst_m1_weight_arr_110_q0[149:147]}};

assign tmp_73_fu_5195_p4 = {{mlp_inst_m1_weight_arr_110_q0[152:150]}};

assign tmp_74_fu_5227_p4 = {{mlp_inst_m1_weight_arr_110_q0[155:153]}};

assign tmp_75_fu_5259_p4 = {{mlp_inst_m1_weight_arr_110_q0[158:156]}};

assign tmp_76_fu_5291_p4 = {{mlp_inst_m1_weight_arr_110_q0[161:159]}};

assign tmp_77_fu_5323_p4 = {{mlp_inst_m1_weight_arr_110_q0[164:162]}};

assign tmp_78_fu_5355_p4 = {{mlp_inst_m1_weight_arr_110_q0[167:165]}};

assign tmp_79_fu_5387_p4 = {{mlp_inst_m1_weight_arr_110_q0[170:168]}};

assign tmp_80_fu_5419_p4 = {{mlp_inst_m1_weight_arr_110_q0[173:171]}};

assign tmp_81_fu_5451_p4 = {{mlp_inst_m1_weight_arr_110_q0[176:174]}};

assign tmp_82_fu_5483_p4 = {{mlp_inst_m1_weight_arr_110_q0[179:177]}};

assign tmp_83_fu_5557_p4 = {{mlp_inst_m1_weight_arr_110_q0[182:180]}};

assign tmp_84_fu_5589_p4 = {{mlp_inst_m1_weight_arr_110_q0[185:183]}};

assign tmp_85_fu_5621_p4 = {{mlp_inst_m1_weight_arr_110_q0[188:186]}};

assign tmp_86_fu_5653_p4 = {{mlp_inst_m1_weight_arr_110_q0[191:189]}};

assign tmp_87_fu_5685_p4 = {{mlp_inst_m1_weight_arr_110_q0[194:192]}};

assign tmp_88_fu_5717_p4 = {{mlp_inst_m1_weight_arr_110_q0[197:195]}};

assign tmp_89_fu_5749_p4 = {{mlp_inst_m1_weight_arr_110_q0[200:198]}};

assign tmp_90_fu_5781_p4 = {{mlp_inst_m1_weight_arr_110_q0[203:201]}};

assign tmp_91_fu_5813_p4 = {{mlp_inst_m1_weight_arr_110_q0[206:204]}};

assign tmp_92_fu_5845_p4 = {{mlp_inst_m1_weight_arr_110_q0[209:207]}};

assign tmp_93_fu_5877_p4 = {{mlp_inst_m1_weight_arr_110_q0[212:210]}};

assign tmp_94_fu_5909_p4 = {{mlp_inst_m1_weight_arr_110_q0[215:213]}};

assign tmp_95_fu_5983_p4 = {{mlp_inst_m1_weight_arr_110_q0[218:216]}};

assign tmp_96_fu_6015_p4 = {{mlp_inst_m1_weight_arr_110_q0[221:219]}};

assign tmp_97_fu_6047_p4 = {{mlp_inst_m1_weight_arr_110_q0[224:222]}};

assign tmp_98_fu_6079_p4 = {{mlp_inst_m1_weight_arr_110_q0[227:225]}};

assign tmp_99_fu_6111_p4 = {{mlp_inst_m1_weight_arr_110_q0[230:228]}};

assign trunc_ln121_fu_2850_p1 = select_ln121_1_fu_2842_p3[4:0];

assign trunc_ln131_fu_3163_p1 = mlp_inst_m1_bias_arr_111_q0[10:0];

assign trunc_ln137_fu_2920_p1 = cache_window_sm_dout[2:0];

assign trunc_ln151_fu_3397_p1 = mlp_inst_m1_weight_arr_110_q0[2:0];

assign xor_ln120_fu_2806_p2 = (icmp_ln121_reg_23797 ^ 1'd1);

assign zext_ln121_fu_2884_p1 = select_ln121_1_reg_23811;

assign zext_ln151_1_fu_2908_p1 = add_ln151_fu_2902_p2;

assign zext_ln151_fu_2899_p1 = select_ln121_reg_23804;

endmodule //MLP0_matmul_step2_mac_1
// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
`timescale 1 ns / 1 ps
module MLP0_matmul_step2_mac_1_mlp_inst_m1_bias_arr_111_ROM_AUTO_1R (
    address0, ce0, q0, 
    reset, clk);

parameter DataWidth = 261;
parameter AddressWidth = 5;
parameter AddressRange = 32;
 
input[AddressWidth-1:0] address0;
input ce0;
output reg[DataWidth-1:0] q0;

input reset;
input clk;

 
reg [DataWidth-1:0] rom0[0:AddressRange-1];


initial begin
     
    $readmemh("C:/projects/AAAProjects/PROJ06_PyHLS_ViT/SPINAL/src/main/verilog/MLP0/MLP0_matmul_step2_mac_1_mlp_inst_m1_bias_arr_111_ROM_AUTO_1R.dat", rom0);
end

  
always @(posedge clk) 
begin 
    if (ce0) 
    begin
        q0 <= rom0[address0];
    end
end


endmodule

// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
`timescale 1 ns / 1 ps
module MLP0_matmul_step2_mac_1_mlp_inst_m1_weight_arr_110_ROM_AUTO_1R (
    address0, ce0, q0, 
    reset, clk);

parameter DataWidth = 864;
parameter AddressWidth = 9;
parameter AddressRange = 512;
 
input[AddressWidth-1:0] address0;
input ce0;
output reg[DataWidth-1:0] q0;

input reset;
input clk;

 
reg [DataWidth-1:0] rom0[0:AddressRange-1];


initial begin
     
    $readmemh("C:/projects/AAAProjects/PROJ06_PyHLS_ViT/SPINAL/src/main/verilog/MLP0/MLP0_matmul_step2_mac_1_mlp_inst_m1_weight_arr_110_ROM_AUTO_1R.dat", rom0);
end

  
always @(posedge clk) 
begin 
    if (ce0) 
    begin
        q0 <= rom0[address0];
    end
end


endmodule

// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
`timescale 1 ns / 1 ps
module MLP0_matmul_step2_mac_mlp_inst_m2_bias_arr_113_ROM_AUTO_1R (
    address0, ce0, q0, 
    reset, clk);

parameter DataWidth = 155;
parameter AddressWidth = 4;
parameter AddressRange = 16;
 
input[AddressWidth-1:0] address0;
input ce0;
output reg[DataWidth-1:0] q0;

input reset;
input clk;

 
reg [DataWidth-1:0] rom0[0:AddressRange-1];


initial begin
     
    $readmemh("C:/projects/AAAProjects/PROJ06_PyHLS_ViT/SPINAL/src/main/verilog/MLP0/MLP0_matmul_step2_mac_mlp_inst_m2_bias_arr_113_ROM_AUTO_1R.dat", rom0);
end

  
always @(posedge clk) 
begin 
    if (ce0) 
    begin
        q0 <= rom0[address0];
    end
end


endmodule

// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
`timescale 1 ns / 1 ps
module MLP0_matmul_step2_mac_mlp_inst_m2_weight_arr_112_ROM_AUTO_1R (
    address0, ce0, q0, 
    reset, clk);

parameter DataWidth = 864;
parameter AddressWidth = 9;
parameter AddressRange = 512;
 
input[AddressWidth-1:0] address0;
input ce0;
output reg[DataWidth-1:0] q0;

input reset;
input clk;

 
reg [DataWidth-1:0] rom0[0:AddressRange-1];


initial begin
     
    $readmemh("C:/projects/AAAProjects/PROJ06_PyHLS_ViT/SPINAL/src/main/verilog/MLP0/MLP0_matmul_step2_mac_mlp_inst_m2_weight_arr_112_ROM_AUTO_1R.dat", rom0);
end

  
always @(posedge clk) 
begin 
    if (ce0) 
    begin
        q0 <= rom0[address0];
    end
end


endmodule

// 67d7842dbbe25473c3c32b93c0da8047785f30d78e8a024de1b57352245f9689

`timescale 1 ns / 1 ps

  (* use_dsp = "yes" *)  module MLP0_mul_15s_12ns_27_2_1(clk,ce,reset,din0, din1, dout);
parameter ID = 1;
parameter NUM_STAGE = 0;
parameter din0_WIDTH = 14;
parameter din1_WIDTH = 12;
parameter dout_WIDTH = 26;

input clk;
input ce;
input reset;

input [din0_WIDTH - 1 : 0] din0; 
input [din1_WIDTH - 1 : 0] din1; 
output [dout_WIDTH - 1 : 0] dout;

wire signed [dout_WIDTH - 1 : 0] tmp_product;


reg signed [dout_WIDTH - 1 : 0] buff0;











assign tmp_product = $signed(din0) * $signed({1'b0, din1});







always @(posedge clk)
begin
    if (ce) begin
        buff0 <= tmp_product;





    end
end




assign dout = buff0;






endmodule
// 67d7842dbbe25473c3c32b93c0da8047785f30d78e8a024de1b57352245f9689

`timescale 1 ns / 1 ps

  module MLP0_mul_15s_15s_30_2_1(clk,ce,reset,din0, din1, dout);
parameter ID = 1;
parameter NUM_STAGE = 0;
parameter din0_WIDTH = 14;
parameter din1_WIDTH = 12;
parameter dout_WIDTH = 26;

input clk;
input ce;
input reset;

input [din0_WIDTH - 1 : 0] din0; 
input [din1_WIDTH - 1 : 0] din1; 
output [dout_WIDTH - 1 : 0] dout;

wire signed [dout_WIDTH - 1 : 0] tmp_product;


reg signed [dout_WIDTH - 1 : 0] buff0;












assign tmp_product = $signed(din0) * $signed(din1);






always @(posedge clk)
begin
    if (ce) begin
        buff0 <= tmp_product;





    end
end




assign dout = buff0;






endmodule
// 67d7842dbbe25473c3c32b93c0da8047785f30d78e8a024de1b57352245f9689

`timescale 1 ns / 1 ps

  (* use_dsp = "no" *)  module MLP0_mul_3ns_3s_6_1_1(din0, din1, dout);
parameter ID = 1;
parameter NUM_STAGE = 0;
parameter din0_WIDTH = 14;
parameter din1_WIDTH = 12;
parameter dout_WIDTH = 26;

input [din0_WIDTH - 1 : 0] din0; 
input [din1_WIDTH - 1 : 0] din1; 
output [dout_WIDTH - 1 : 0] dout;

wire signed [dout_WIDTH - 1 : 0] tmp_product;











assign tmp_product = $signed({1'b0, din0}) * $signed(din1);










assign dout = tmp_product;







endmodule
// 67d7842dbbe25473c3c32b93c0da8047785f30d78e8a024de1b57352245f9689

`timescale 1 ns / 1 ps

  (* use_dsp = "no" *)  module MLP0_mul_3s_3ns_6_1_1(din0, din1, dout);
parameter ID = 1;
parameter NUM_STAGE = 0;
parameter din0_WIDTH = 14;
parameter din1_WIDTH = 12;
parameter dout_WIDTH = 26;

input [din0_WIDTH - 1 : 0] din0; 
input [din1_WIDTH - 1 : 0] din1; 
output [dout_WIDTH - 1 : 0] dout;

wire signed [dout_WIDTH - 1 : 0] tmp_product;












assign tmp_product = $signed(din0) * $signed({1'b0, din1});









assign dout = tmp_product;







endmodule
// 67d7842dbbe25473c3c32b93c0da8047785f30d78e8a024de1b57352245f9689

`timescale 1 ns / 1 ps

  (* use_dsp = "no" *)  module MLP0_mul_3s_3s_6_1_1(din0, din1, dout);
parameter ID = 1;
parameter NUM_STAGE = 0;
parameter din0_WIDTH = 14;
parameter din1_WIDTH = 12;
parameter dout_WIDTH = 26;

input [din0_WIDTH - 1 : 0] din0; 
input [din1_WIDTH - 1 : 0] din1; 
output [dout_WIDTH - 1 : 0] dout;

wire signed [dout_WIDTH - 1 : 0] tmp_product;













assign tmp_product = $signed(din0) * $signed(din1);








assign dout = tmp_product;







endmodule
// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
// Tool Version Limit: 2023.10
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// 
// ==============================================================

`timescale 1ns/1ps

module MLP0_regslice_both
#(parameter 
    DataWidth=32
)(
    input ap_clk ,
    input ap_rst,

    input [DataWidth-1:0] data_in , 
    input vld_in , 
    output ack_in ,
    output [DataWidth-1:0] data_out, 
    output vld_out,
    input ack_out,
    output apdone_blk
);
 

reg   [1:0] B_V_data_1_state;
wire   [DataWidth-1:0] B_V_data_1_data_in;
reg   [DataWidth-1:0] B_V_data_1_data_out;
wire    B_V_data_1_vld_reg;
wire    B_V_data_1_vld_in;
wire    B_V_data_1_vld_out;
reg   [DataWidth-1:0] B_V_data_1_payload_A;
reg   [DataWidth-1:0] B_V_data_1_payload_B;
reg    B_V_data_1_sel_rd;
reg    B_V_data_1_sel_wr;
wire    B_V_data_1_sel;
wire    B_V_data_1_load_A;
wire    B_V_data_1_load_B;
wire    B_V_data_1_state_cmp_full;
wire    B_V_data_1_ack_in;
wire    B_V_data_1_ack_out;

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        B_V_data_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == B_V_data_1_vld_out) & (1'b1 == B_V_data_1_ack_out))) begin
            B_V_data_1_sel_rd <= ~B_V_data_1_sel_rd;
        end else begin
            B_V_data_1_sel_rd <= B_V_data_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        B_V_data_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == B_V_data_1_vld_in) & (1'b1 == B_V_data_1_ack_in))) begin
            B_V_data_1_sel_wr <= ~B_V_data_1_sel_wr;
        end else begin
            B_V_data_1_sel_wr <= B_V_data_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        B_V_data_1_state <= 2'd0;
    end else begin
        if ((((2'd3 == B_V_data_1_state) & (1'b0 == B_V_data_1_vld_in) & (1'b1 == B_V_data_1_ack_out)) | ((2'd2 == B_V_data_1_state) & (1'b0 == B_V_data_1_vld_in)))) begin
            B_V_data_1_state <= 2'd2;
        end else if ((((2'd1 == B_V_data_1_state) & (1'b0 == B_V_data_1_ack_out)) | ((2'd3 == B_V_data_1_state) & (1'b0 == B_V_data_1_ack_out) & (1'b1 == B_V_data_1_vld_in)))) begin
            B_V_data_1_state <= 2'd1;
        end else if ((((2'd1 == B_V_data_1_state) & (1'b1 == B_V_data_1_ack_out)) | (~((1'b0 == B_V_data_1_ack_out) & (1'b1 == B_V_data_1_vld_in)) & ~((1'b0 == B_V_data_1_vld_in) & (1'b1 == B_V_data_1_ack_out)) & (2'd3 == B_V_data_1_state)) | ((2'd2 == B_V_data_1_state) & (1'b1 == B_V_data_1_vld_in)))) begin
            B_V_data_1_state <= 2'd3;
        end else begin
            B_V_data_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == B_V_data_1_load_A)) begin
        B_V_data_1_payload_A <= B_V_data_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == B_V_data_1_load_B)) begin
        B_V_data_1_payload_B <= B_V_data_1_data_in;
    end
end

always @ (*) begin
    if ((1'b1 == B_V_data_1_sel)) begin
        B_V_data_1_data_out = B_V_data_1_payload_B;
    end else begin
        B_V_data_1_data_out = B_V_data_1_payload_A;
    end
end

assign B_V_data_1_ack_in = B_V_data_1_state[1'd1];
assign B_V_data_1_load_A = (~B_V_data_1_sel_wr & B_V_data_1_state_cmp_full);
assign B_V_data_1_load_B = (B_V_data_1_state_cmp_full & B_V_data_1_sel_wr);
assign B_V_data_1_sel = B_V_data_1_sel_rd;
assign B_V_data_1_state_cmp_full = ((B_V_data_1_state != 2'd1) ? 1'b1 : 1'b0);
assign B_V_data_1_vld_out = B_V_data_1_state[1'd0];

assign ack_in = B_V_data_1_ack_in;
assign B_V_data_1_data_in = data_in;
assign B_V_data_1_vld_in = vld_in;

assign vld_out = B_V_data_1_vld_out;
assign data_out = B_V_data_1_data_out;
assign B_V_data_1_ack_out = ack_out;

assign apdone_blk = ((B_V_data_1_state == 2'd3 && ack_out == 1'b0) | (B_V_data_1_state == 2'd1));

endmodule // both

module MLP0_regslice_both_w1
#(parameter 
    DataWidth=1
)(
    input ap_clk ,
    input ap_rst,

    input data_in , 
    input vld_in , 
    output ack_in ,
    output data_out, 
    output vld_out,
    input ack_out,
    output apdone_blk
);

reg     [1:0] B_V_data_1_state;
wire    B_V_data_1_data_in;
reg     B_V_data_1_data_out;
wire    B_V_data_1_vld_reg;
wire    B_V_data_1_vld_in;
wire    B_V_data_1_vld_out;
reg     B_V_data_1_payload_A;
reg     B_V_data_1_payload_B;
reg     B_V_data_1_sel_rd;
reg     B_V_data_1_sel_wr;
wire    B_V_data_1_sel;
wire    B_V_data_1_load_A;
wire    B_V_data_1_load_B;
wire    B_V_data_1_state_cmp_full;
wire    B_V_data_1_ack_in;
wire    B_V_data_1_ack_out;

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        B_V_data_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == B_V_data_1_vld_out) & (1'b1 == B_V_data_1_ack_out))) begin
            B_V_data_1_sel_rd <= ~B_V_data_1_sel_rd;
        end else begin
            B_V_data_1_sel_rd <= B_V_data_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        B_V_data_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == B_V_data_1_vld_in) & (1'b1 == B_V_data_1_ack_in))) begin
            B_V_data_1_sel_wr <= ~B_V_data_1_sel_wr;
        end else begin
            B_V_data_1_sel_wr <= B_V_data_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        B_V_data_1_state <= 2'd0;
    end else begin
        if ((((2'd3 == B_V_data_1_state) & (1'b0 == B_V_data_1_vld_in) & (1'b1 == B_V_data_1_ack_out)) | ((2'd2 == B_V_data_1_state) & (1'b0 == B_V_data_1_vld_in)))) begin
            B_V_data_1_state <= 2'd2;
        end else if ((((2'd1 == B_V_data_1_state) & (1'b0 == B_V_data_1_ack_out)) | ((2'd3 == B_V_data_1_state) & (1'b0 == B_V_data_1_ack_out) & (1'b1 == B_V_data_1_vld_in)))) begin
            B_V_data_1_state <= 2'd1;
        end else if ((((2'd1 == B_V_data_1_state) & (1'b1 == B_V_data_1_ack_out)) | (~((1'b0 == B_V_data_1_ack_out) & (1'b1 == B_V_data_1_vld_in)) & ~((1'b0 == B_V_data_1_vld_in) & (1'b1 == B_V_data_1_ack_out)) & (2'd3 == B_V_data_1_state)) | ((2'd2 == B_V_data_1_state) & (1'b1 == B_V_data_1_vld_in)))) begin
            B_V_data_1_state <= 2'd3;
        end else begin
            B_V_data_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == B_V_data_1_load_A)) begin
        B_V_data_1_payload_A <= B_V_data_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == B_V_data_1_load_B)) begin
        B_V_data_1_payload_B <= B_V_data_1_data_in;
    end
end

always @ (*) begin
    if ((1'b1 == B_V_data_1_sel)) begin
        B_V_data_1_data_out = B_V_data_1_payload_B;
    end else begin
        B_V_data_1_data_out = B_V_data_1_payload_A;
    end
end

assign B_V_data_1_ack_in = B_V_data_1_state[1'd1];
assign B_V_data_1_load_A = (~B_V_data_1_sel_wr & B_V_data_1_state_cmp_full);
assign B_V_data_1_load_B = (B_V_data_1_state_cmp_full & B_V_data_1_sel_wr);
assign B_V_data_1_sel = B_V_data_1_sel_rd;
assign B_V_data_1_state_cmp_full = ((B_V_data_1_state != 2'd1) ? 1'b1 : 1'b0);
assign B_V_data_1_vld_out = B_V_data_1_state[1'd0];

assign ack_in = B_V_data_1_ack_in;
assign B_V_data_1_data_in = data_in;
assign B_V_data_1_vld_in = vld_in;

assign vld_out = B_V_data_1_vld_out;
assign data_out = B_V_data_1_data_out;
assign B_V_data_1_ack_out = ack_out;

assign apdone_blk = ((B_V_data_1_state == 2'd3 && ack_out == 1'b0) | (B_V_data_1_state == 2'd1));

endmodule // both


// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
// 67d7842dbbe25473c3c32b93c0da8047785f30d78e8a024de1b57352245f9689

`timescale 1ns/1ps
//RAW latency 1 

module MLP0_start_for_do_adapt_2_U0
#(parameter
    MEM_STYLE    = "shiftReg",
    DATA_WIDTH   = 1,
    ADDR_WIDTH   = 1,
    DEPTH        = 2)
(
    // system signal
    input  wire                  clk,
    input  wire                  reset,

    // write
    output wire                  if_full_n,
    input  wire                  if_write_ce,
    input  wire                  if_write,
    input  wire [DATA_WIDTH-1:0] if_din,
    
    // read 

    output wire                  if_empty_n,
    input  wire                  if_read_ce,
    input  wire                  if_read,
    output wire [DATA_WIDTH-1:0] if_dout
);
//------------------------Parameter----------------------

//------------------------Local signal-------------------
    wire [ADDR_WIDTH-1:0] addr;
    wire                  push;
    wire                  pop;
    reg signed [ADDR_WIDTH:0] mOutPtr;
    reg                   empty_n = 1'b0;
    reg                   full_n = 1'b1; 
    // has num_data_valid?  no 
//------------------------Instantiation------------------
    MLP0_start_for_do_adapt_2_U0_ShiftReg 
    #(  .DATA_WIDTH (DATA_WIDTH),
        .ADDR_WIDTH (ADDR_WIDTH),
        .DEPTH      (DEPTH))
    U_MLP0_start_for_do_adapt_2_U0_ShiftReg (
        .clk        (clk),
        .we         (push),
        .addr       (addr),
        .din        (if_din),
        .dout       (if_dout)
    );
//------------------------Task and function--------------

//------------------------Body---------------------------
    // num_data_valid 

    // almost full/empty 

    // program full/empty 

    assign if_full_n  = full_n; 
    assign if_empty_n = empty_n;

    assign push       = full_n & if_write_ce & if_write;
    assign pop        = empty_n & if_read_ce & if_read;

    assign addr       = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0] : {ADDR_WIDTH{1'b0}};

    // mOutPtr
    always @(posedge clk) begin
        if (reset)
            mOutPtr <= {ADDR_WIDTH+1{1'b1}};
        else if (push & ~pop)
            mOutPtr <= mOutPtr + 1'b1;
        else if (~push & pop)
            mOutPtr <= mOutPtr - 1'b1;
    end

    // full_n
    always @(posedge clk) begin
        if (reset)
            full_n <= 1'b1;
        else if ((push & ~pop) && (mOutPtr == DEPTH - 2))
            full_n <= 1'b0;
        else if (~push & pop)
            full_n <= 1'b1;
    end

    // empty_n
    always @(posedge clk) begin
        if (reset)
            empty_n <= 1'b0;
        else if (push & ~pop)
            empty_n <= 1'b1;
        else if ((~push & pop) && (mOutPtr == 0))
            empty_n <= 1'b0;
    end

    // almost_full_n 

    // almost_empty_n 

    // prog_full_n 
 
    // prog_empty_n 

    // num_data_valid 

endmodule  


module MLP0_start_for_do_adapt_2_U0_ShiftReg
#(parameter
    DATA_WIDTH  = 1,
    ADDR_WIDTH  = 1,
    DEPTH       = 2)
(
    input  wire                  clk,
    input  wire                  reset,
    input  wire                  we,
    input  wire [ADDR_WIDTH-1:0] addr,
    input  wire [DATA_WIDTH-1:0] din,
    output wire [DATA_WIDTH-1:0] dout
);

    reg [DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
    integer i;

    always @ (posedge clk) begin
        if (we) begin
            for (i=0; i<DEPTH-1; i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= din;
        end
    end

    assign dout = SRL_SIG[addr];

endmodule// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
// 67d7842dbbe25473c3c32b93c0da8047785f30d78e8a024de1b57352245f9689

`timescale 1ns/1ps
//RAW latency 1 

module MLP0_start_for_do_adapt_3_U0
#(parameter
    MEM_STYLE    = "shiftReg",
    DATA_WIDTH   = 1,
    ADDR_WIDTH   = 1,
    DEPTH        = 2)
(
    // system signal
    input  wire                  clk,
    input  wire                  reset,

    // write
    output wire                  if_full_n,
    input  wire                  if_write_ce,
    input  wire                  if_write,
    input  wire [DATA_WIDTH-1:0] if_din,
    
    // read 

    output wire                  if_empty_n,
    input  wire                  if_read_ce,
    input  wire                  if_read,
    output wire [DATA_WIDTH-1:0] if_dout
);
//------------------------Parameter----------------------

//------------------------Local signal-------------------
    wire [ADDR_WIDTH-1:0] addr;
    wire                  push;
    wire                  pop;
    reg signed [ADDR_WIDTH:0] mOutPtr;
    reg                   empty_n = 1'b0;
    reg                   full_n = 1'b1; 
    // has num_data_valid?  no 
//------------------------Instantiation------------------
    MLP0_start_for_do_adapt_3_U0_ShiftReg 
    #(  .DATA_WIDTH (DATA_WIDTH),
        .ADDR_WIDTH (ADDR_WIDTH),
        .DEPTH      (DEPTH))
    U_MLP0_start_for_do_adapt_3_U0_ShiftReg (
        .clk        (clk),
        .we         (push),
        .addr       (addr),
        .din        (if_din),
        .dout       (if_dout)
    );
//------------------------Task and function--------------

//------------------------Body---------------------------
    // num_data_valid 

    // almost full/empty 

    // program full/empty 

    assign if_full_n  = full_n; 
    assign if_empty_n = empty_n;

    assign push       = full_n & if_write_ce & if_write;
    assign pop        = empty_n & if_read_ce & if_read;

    assign addr       = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0] : {ADDR_WIDTH{1'b0}};

    // mOutPtr
    always @(posedge clk) begin
        if (reset)
            mOutPtr <= {ADDR_WIDTH+1{1'b1}};
        else if (push & ~pop)
            mOutPtr <= mOutPtr + 1'b1;
        else if (~push & pop)
            mOutPtr <= mOutPtr - 1'b1;
    end

    // full_n
    always @(posedge clk) begin
        if (reset)
            full_n <= 1'b1;
        else if ((push & ~pop) && (mOutPtr == DEPTH - 2))
            full_n <= 1'b0;
        else if (~push & pop)
            full_n <= 1'b1;
    end

    // empty_n
    always @(posedge clk) begin
        if (reset)
            empty_n <= 1'b0;
        else if (push & ~pop)
            empty_n <= 1'b1;
        else if ((~push & pop) && (mOutPtr == 0))
            empty_n <= 1'b0;
    end

    // almost_full_n 

    // almost_empty_n 

    // prog_full_n 
 
    // prog_empty_n 

    // num_data_valid 

endmodule  


module MLP0_start_for_do_adapt_3_U0_ShiftReg
#(parameter
    DATA_WIDTH  = 1,
    ADDR_WIDTH  = 1,
    DEPTH       = 2)
(
    input  wire                  clk,
    input  wire                  reset,
    input  wire                  we,
    input  wire [ADDR_WIDTH-1:0] addr,
    input  wire [DATA_WIDTH-1:0] din,
    output wire [DATA_WIDTH-1:0] dout
);

    reg [DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
    integer i;

    always @ (posedge clk) begin
        if (we) begin
            for (i=0; i<DEPTH-1; i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= din;
        end
    end

    assign dout = SRL_SIG[addr];

endmodule// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
// 67d7842dbbe25473c3c32b93c0da8047785f30d78e8a024de1b57352245f9689

`timescale 1ns/1ps
//RAW latency 1 

module MLP0_start_for_do_adapt_4_U0
#(parameter
    MEM_STYLE    = "shiftReg",
    DATA_WIDTH   = 1,
    ADDR_WIDTH   = 1,
    DEPTH        = 2)
(
    // system signal
    input  wire                  clk,
    input  wire                  reset,

    // write
    output wire                  if_full_n,
    input  wire                  if_write_ce,
    input  wire                  if_write,
    input  wire [DATA_WIDTH-1:0] if_din,
    
    // read 

    output wire                  if_empty_n,
    input  wire                  if_read_ce,
    input  wire                  if_read,
    output wire [DATA_WIDTH-1:0] if_dout
);
//------------------------Parameter----------------------

//------------------------Local signal-------------------
    wire [ADDR_WIDTH-1:0] addr;
    wire                  push;
    wire                  pop;
    reg signed [ADDR_WIDTH:0] mOutPtr;
    reg                   empty_n = 1'b0;
    reg                   full_n = 1'b1; 
    // has num_data_valid?  no 
//------------------------Instantiation------------------
    MLP0_start_for_do_adapt_4_U0_ShiftReg 
    #(  .DATA_WIDTH (DATA_WIDTH),
        .ADDR_WIDTH (ADDR_WIDTH),
        .DEPTH      (DEPTH))
    U_MLP0_start_for_do_adapt_4_U0_ShiftReg (
        .clk        (clk),
        .we         (push),
        .addr       (addr),
        .din        (if_din),
        .dout       (if_dout)
    );
//------------------------Task and function--------------

//------------------------Body---------------------------
    // num_data_valid 

    // almost full/empty 

    // program full/empty 

    assign if_full_n  = full_n; 
    assign if_empty_n = empty_n;

    assign push       = full_n & if_write_ce & if_write;
    assign pop        = empty_n & if_read_ce & if_read;

    assign addr       = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0] : {ADDR_WIDTH{1'b0}};

    // mOutPtr
    always @(posedge clk) begin
        if (reset)
            mOutPtr <= {ADDR_WIDTH+1{1'b1}};
        else if (push & ~pop)
            mOutPtr <= mOutPtr + 1'b1;
        else if (~push & pop)
            mOutPtr <= mOutPtr - 1'b1;
    end

    // full_n
    always @(posedge clk) begin
        if (reset)
            full_n <= 1'b1;
        else if ((push & ~pop) && (mOutPtr == DEPTH - 2))
            full_n <= 1'b0;
        else if (~push & pop)
            full_n <= 1'b1;
    end

    // empty_n
    always @(posedge clk) begin
        if (reset)
            empty_n <= 1'b0;
        else if (push & ~pop)
            empty_n <= 1'b1;
        else if ((~push & pop) && (mOutPtr == 0))
            empty_n <= 1'b0;
    end

    // almost_full_n 

    // almost_empty_n 

    // prog_full_n 
 
    // prog_empty_n 

    // num_data_valid 

endmodule  


module MLP0_start_for_do_adapt_4_U0_ShiftReg
#(parameter
    DATA_WIDTH  = 1,
    ADDR_WIDTH  = 1,
    DEPTH       = 2)
(
    input  wire                  clk,
    input  wire                  reset,
    input  wire                  we,
    input  wire [ADDR_WIDTH-1:0] addr,
    input  wire [DATA_WIDTH-1:0] din,
    output wire [DATA_WIDTH-1:0] dout
);

    reg [DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
    integer i;

    always @ (posedge clk) begin
        if (we) begin
            for (i=0; i<DEPTH-1; i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= din;
        end
    end

    assign dout = SRL_SIG[addr];

endmodule// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
// 67d7842dbbe25473c3c32b93c0da8047785f30d78e8a024de1b57352245f9689

`timescale 1ns/1ps
//RAW latency 1 

module MLP0_start_for_do_adapt_5_U0
#(parameter
    MEM_STYLE    = "shiftReg",
    DATA_WIDTH   = 1,
    ADDR_WIDTH   = 1,
    DEPTH        = 2)
(
    // system signal
    input  wire                  clk,
    input  wire                  reset,

    // write
    output wire                  if_full_n,
    input  wire                  if_write_ce,
    input  wire                  if_write,
    input  wire [DATA_WIDTH-1:0] if_din,
    
    // read 

    output wire                  if_empty_n,
    input  wire                  if_read_ce,
    input  wire                  if_read,
    output wire [DATA_WIDTH-1:0] if_dout
);
//------------------------Parameter----------------------

//------------------------Local signal-------------------
    wire [ADDR_WIDTH-1:0] addr;
    wire                  push;
    wire                  pop;
    reg signed [ADDR_WIDTH:0] mOutPtr;
    reg                   empty_n = 1'b0;
    reg                   full_n = 1'b1; 
    // has num_data_valid?  no 
//------------------------Instantiation------------------
    MLP0_start_for_do_adapt_5_U0_ShiftReg 
    #(  .DATA_WIDTH (DATA_WIDTH),
        .ADDR_WIDTH (ADDR_WIDTH),
        .DEPTH      (DEPTH))
    U_MLP0_start_for_do_adapt_5_U0_ShiftReg (
        .clk        (clk),
        .we         (push),
        .addr       (addr),
        .din        (if_din),
        .dout       (if_dout)
    );
//------------------------Task and function--------------

//------------------------Body---------------------------
    // num_data_valid 

    // almost full/empty 

    // program full/empty 

    assign if_full_n  = full_n; 
    assign if_empty_n = empty_n;

    assign push       = full_n & if_write_ce & if_write;
    assign pop        = empty_n & if_read_ce & if_read;

    assign addr       = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0] : {ADDR_WIDTH{1'b0}};

    // mOutPtr
    always @(posedge clk) begin
        if (reset)
            mOutPtr <= {ADDR_WIDTH+1{1'b1}};
        else if (push & ~pop)
            mOutPtr <= mOutPtr + 1'b1;
        else if (~push & pop)
            mOutPtr <= mOutPtr - 1'b1;
    end

    // full_n
    always @(posedge clk) begin
        if (reset)
            full_n <= 1'b1;
        else if ((push & ~pop) && (mOutPtr == DEPTH - 2))
            full_n <= 1'b0;
        else if (~push & pop)
            full_n <= 1'b1;
    end

    // empty_n
    always @(posedge clk) begin
        if (reset)
            empty_n <= 1'b0;
        else if (push & ~pop)
            empty_n <= 1'b1;
        else if ((~push & pop) && (mOutPtr == 0))
            empty_n <= 1'b0;
    end

    // almost_full_n 

    // almost_empty_n 

    // prog_full_n 
 
    // prog_empty_n 

    // num_data_valid 

endmodule  


module MLP0_start_for_do_adapt_5_U0_ShiftReg
#(parameter
    DATA_WIDTH  = 1,
    ADDR_WIDTH  = 1,
    DEPTH       = 2)
(
    input  wire                  clk,
    input  wire                  reset,
    input  wire                  we,
    input  wire [ADDR_WIDTH-1:0] addr,
    input  wire [DATA_WIDTH-1:0] din,
    output wire [DATA_WIDTH-1:0] dout
);

    reg [DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
    integer i;

    always @ (posedge clk) begin
        if (we) begin
            for (i=0; i<DEPTH-1; i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= din;
        end
    end

    assign dout = SRL_SIG[addr];

endmodule// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
// 67d7842dbbe25473c3c32b93c0da8047785f30d78e8a024de1b57352245f9689

`timescale 1ns/1ps
//RAW latency 1 

module MLP0_start_for_do_gelu_U0
#(parameter
    MEM_STYLE    = "shiftReg",
    DATA_WIDTH   = 1,
    ADDR_WIDTH   = 1,
    DEPTH        = 2)
(
    // system signal
    input  wire                  clk,
    input  wire                  reset,

    // write
    output wire                  if_full_n,
    input  wire                  if_write_ce,
    input  wire                  if_write,
    input  wire [DATA_WIDTH-1:0] if_din,
    
    // read 

    output wire                  if_empty_n,
    input  wire                  if_read_ce,
    input  wire                  if_read,
    output wire [DATA_WIDTH-1:0] if_dout
);
//------------------------Parameter----------------------

//------------------------Local signal-------------------
    wire [ADDR_WIDTH-1:0] addr;
    wire                  push;
    wire                  pop;
    reg signed [ADDR_WIDTH:0] mOutPtr;
    reg                   empty_n = 1'b0;
    reg                   full_n = 1'b1; 
    // has num_data_valid?  no 
//------------------------Instantiation------------------
    MLP0_start_for_do_gelu_U0_ShiftReg 
    #(  .DATA_WIDTH (DATA_WIDTH),
        .ADDR_WIDTH (ADDR_WIDTH),
        .DEPTH      (DEPTH))
    U_MLP0_start_for_do_gelu_U0_ShiftReg (
        .clk        (clk),
        .we         (push),
        .addr       (addr),
        .din        (if_din),
        .dout       (if_dout)
    );
//------------------------Task and function--------------

//------------------------Body---------------------------
    // num_data_valid 

    // almost full/empty 

    // program full/empty 

    assign if_full_n  = full_n; 
    assign if_empty_n = empty_n;

    assign push       = full_n & if_write_ce & if_write;
    assign pop        = empty_n & if_read_ce & if_read;

    assign addr       = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0] : {ADDR_WIDTH{1'b0}};

    // mOutPtr
    always @(posedge clk) begin
        if (reset)
            mOutPtr <= {ADDR_WIDTH+1{1'b1}};
        else if (push & ~pop)
            mOutPtr <= mOutPtr + 1'b1;
        else if (~push & pop)
            mOutPtr <= mOutPtr - 1'b1;
    end

    // full_n
    always @(posedge clk) begin
        if (reset)
            full_n <= 1'b1;
        else if ((push & ~pop) && (mOutPtr == DEPTH - 2))
            full_n <= 1'b0;
        else if (~push & pop)
            full_n <= 1'b1;
    end

    // empty_n
    always @(posedge clk) begin
        if (reset)
            empty_n <= 1'b0;
        else if (push & ~pop)
            empty_n <= 1'b1;
        else if ((~push & pop) && (mOutPtr == 0))
            empty_n <= 1'b0;
    end

    // almost_full_n 

    // almost_empty_n 

    // prog_full_n 
 
    // prog_empty_n 

    // num_data_valid 

endmodule  


module MLP0_start_for_do_gelu_U0_ShiftReg
#(parameter
    DATA_WIDTH  = 1,
    ADDR_WIDTH  = 1,
    DEPTH       = 2)
(
    input  wire                  clk,
    input  wire                  reset,
    input  wire                  we,
    input  wire [ADDR_WIDTH-1:0] addr,
    input  wire [DATA_WIDTH-1:0] din,
    output wire [DATA_WIDTH-1:0] dout
);

    reg [DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
    integer i;

    always @ (posedge clk) begin
        if (we) begin
            for (i=0; i<DEPTH-1; i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= din;
        end
    end

    assign dout = SRL_SIG[addr];

endmodule// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
// 67d7842dbbe25473c3c32b93c0da8047785f30d78e8a024de1b57352245f9689

`timescale 1ns/1ps
//RAW latency 1 

module MLP0_start_for_do_layernorm_U0
#(parameter
    MEM_STYLE    = "shiftReg",
    DATA_WIDTH   = 1,
    ADDR_WIDTH   = 1,
    DEPTH        = 2)
(
    // system signal
    input  wire                  clk,
    input  wire                  reset,

    // write
    output wire                  if_full_n,
    input  wire                  if_write_ce,
    input  wire                  if_write,
    input  wire [DATA_WIDTH-1:0] if_din,
    
    // read 

    output wire                  if_empty_n,
    input  wire                  if_read_ce,
    input  wire                  if_read,
    output wire [DATA_WIDTH-1:0] if_dout
);
//------------------------Parameter----------------------

//------------------------Local signal-------------------
    wire [ADDR_WIDTH-1:0] addr;
    wire                  push;
    wire                  pop;
    reg signed [ADDR_WIDTH:0] mOutPtr;
    reg                   empty_n = 1'b0;
    reg                   full_n = 1'b1; 
    // has num_data_valid?  no 
//------------------------Instantiation------------------
    MLP0_start_for_do_layernorm_U0_ShiftReg 
    #(  .DATA_WIDTH (DATA_WIDTH),
        .ADDR_WIDTH (ADDR_WIDTH),
        .DEPTH      (DEPTH))
    U_MLP0_start_for_do_layernorm_U0_ShiftReg (
        .clk        (clk),
        .we         (push),
        .addr       (addr),
        .din        (if_din),
        .dout       (if_dout)
    );
//------------------------Task and function--------------

//------------------------Body---------------------------
    // num_data_valid 

    // almost full/empty 

    // program full/empty 

    assign if_full_n  = full_n; 
    assign if_empty_n = empty_n;

    assign push       = full_n & if_write_ce & if_write;
    assign pop        = empty_n & if_read_ce & if_read;

    assign addr       = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0] : {ADDR_WIDTH{1'b0}};

    // mOutPtr
    always @(posedge clk) begin
        if (reset)
            mOutPtr <= {ADDR_WIDTH+1{1'b1}};
        else if (push & ~pop)
            mOutPtr <= mOutPtr + 1'b1;
        else if (~push & pop)
            mOutPtr <= mOutPtr - 1'b1;
    end

    // full_n
    always @(posedge clk) begin
        if (reset)
            full_n <= 1'b1;
        else if ((push & ~pop) && (mOutPtr == DEPTH - 2))
            full_n <= 1'b0;
        else if (~push & pop)
            full_n <= 1'b1;
    end

    // empty_n
    always @(posedge clk) begin
        if (reset)
            empty_n <= 1'b0;
        else if (push & ~pop)
            empty_n <= 1'b1;
        else if ((~push & pop) && (mOutPtr == 0))
            empty_n <= 1'b0;
    end

    // almost_full_n 

    // almost_empty_n 

    // prog_full_n 
 
    // prog_empty_n 

    // num_data_valid 

endmodule  


module MLP0_start_for_do_layernorm_U0_ShiftReg
#(parameter
    DATA_WIDTH  = 1,
    ADDR_WIDTH  = 1,
    DEPTH       = 2)
(
    input  wire                  clk,
    input  wire                  reset,
    input  wire                  we,
    input  wire [ADDR_WIDTH-1:0] addr,
    input  wire [DATA_WIDTH-1:0] din,
    output wire [DATA_WIDTH-1:0] dout
);

    reg [DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
    integer i;

    always @ (posedge clk) begin
        if (we) begin
            for (i=0; i<DEPTH-1; i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= din;
        end
    end

    assign dout = SRL_SIG[addr];

endmodule// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
// 67d7842dbbe25473c3c32b93c0da8047785f30d78e8a024de1b57352245f9689

`timescale 1ns/1ps
//RAW latency 1 

module MLP0_start_for_do_matmul_1_U0
#(parameter
    MEM_STYLE    = "shiftReg",
    DATA_WIDTH   = 1,
    ADDR_WIDTH   = 1,
    DEPTH        = 2)
(
    // system signal
    input  wire                  clk,
    input  wire                  reset,

    // write
    output wire                  if_full_n,
    input  wire                  if_write_ce,
    input  wire                  if_write,
    input  wire [DATA_WIDTH-1:0] if_din,
    
    // read 

    output wire                  if_empty_n,
    input  wire                  if_read_ce,
    input  wire                  if_read,
    output wire [DATA_WIDTH-1:0] if_dout
);
//------------------------Parameter----------------------

//------------------------Local signal-------------------
    wire [ADDR_WIDTH-1:0] addr;
    wire                  push;
    wire                  pop;
    reg signed [ADDR_WIDTH:0] mOutPtr;
    reg                   empty_n = 1'b0;
    reg                   full_n = 1'b1; 
    // has num_data_valid?  no 
//------------------------Instantiation------------------
    MLP0_start_for_do_matmul_1_U0_ShiftReg 
    #(  .DATA_WIDTH (DATA_WIDTH),
        .ADDR_WIDTH (ADDR_WIDTH),
        .DEPTH      (DEPTH))
    U_MLP0_start_for_do_matmul_1_U0_ShiftReg (
        .clk        (clk),
        .we         (push),
        .addr       (addr),
        .din        (if_din),
        .dout       (if_dout)
    );
//------------------------Task and function--------------

//------------------------Body---------------------------
    // num_data_valid 

    // almost full/empty 

    // program full/empty 

    assign if_full_n  = full_n; 
    assign if_empty_n = empty_n;

    assign push       = full_n & if_write_ce & if_write;
    assign pop        = empty_n & if_read_ce & if_read;

    assign addr       = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0] : {ADDR_WIDTH{1'b0}};

    // mOutPtr
    always @(posedge clk) begin
        if (reset)
            mOutPtr <= {ADDR_WIDTH+1{1'b1}};
        else if (push & ~pop)
            mOutPtr <= mOutPtr + 1'b1;
        else if (~push & pop)
            mOutPtr <= mOutPtr - 1'b1;
    end

    // full_n
    always @(posedge clk) begin
        if (reset)
            full_n <= 1'b1;
        else if ((push & ~pop) && (mOutPtr == DEPTH - 2))
            full_n <= 1'b0;
        else if (~push & pop)
            full_n <= 1'b1;
    end

    // empty_n
    always @(posedge clk) begin
        if (reset)
            empty_n <= 1'b0;
        else if (push & ~pop)
            empty_n <= 1'b1;
        else if ((~push & pop) && (mOutPtr == 0))
            empty_n <= 1'b0;
    end

    // almost_full_n 

    // almost_empty_n 

    // prog_full_n 
 
    // prog_empty_n 

    // num_data_valid 

endmodule  


module MLP0_start_for_do_matmul_1_U0_ShiftReg
#(parameter
    DATA_WIDTH  = 1,
    ADDR_WIDTH  = 1,
    DEPTH       = 2)
(
    input  wire                  clk,
    input  wire                  reset,
    input  wire                  we,
    input  wire [ADDR_WIDTH-1:0] addr,
    input  wire [DATA_WIDTH-1:0] din,
    output wire [DATA_WIDTH-1:0] dout
);

    reg [DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
    integer i;

    always @ (posedge clk) begin
        if (we) begin
            for (i=0; i<DEPTH-1; i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= din;
        end
    end

    assign dout = SRL_SIG[addr];

endmodule// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
// 67d7842dbbe25473c3c32b93c0da8047785f30d78e8a024de1b57352245f9689

`timescale 1ns/1ps
//RAW latency 1 

module MLP0_start_for_do_matmul_U0
#(parameter
    MEM_STYLE    = "shiftReg",
    DATA_WIDTH   = 1,
    ADDR_WIDTH   = 1,
    DEPTH        = 2)
(
    // system signal
    input  wire                  clk,
    input  wire                  reset,

    // write
    output wire                  if_full_n,
    input  wire                  if_write_ce,
    input  wire                  if_write,
    input  wire [DATA_WIDTH-1:0] if_din,
    
    // read 

    output wire                  if_empty_n,
    input  wire                  if_read_ce,
    input  wire                  if_read,
    output wire [DATA_WIDTH-1:0] if_dout
);
//------------------------Parameter----------------------

//------------------------Local signal-------------------
    wire [ADDR_WIDTH-1:0] addr;
    wire                  push;
    wire                  pop;
    reg signed [ADDR_WIDTH:0] mOutPtr;
    reg                   empty_n = 1'b0;
    reg                   full_n = 1'b1; 
    // has num_data_valid?  no 
//------------------------Instantiation------------------
    MLP0_start_for_do_matmul_U0_ShiftReg 
    #(  .DATA_WIDTH (DATA_WIDTH),
        .ADDR_WIDTH (ADDR_WIDTH),
        .DEPTH      (DEPTH))
    U_MLP0_start_for_do_matmul_U0_ShiftReg (
        .clk        (clk),
        .we         (push),
        .addr       (addr),
        .din        (if_din),
        .dout       (if_dout)
    );
//------------------------Task and function--------------

//------------------------Body---------------------------
    // num_data_valid 

    // almost full/empty 

    // program full/empty 

    assign if_full_n  = full_n; 
    assign if_empty_n = empty_n;

    assign push       = full_n & if_write_ce & if_write;
    assign pop        = empty_n & if_read_ce & if_read;

    assign addr       = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0] : {ADDR_WIDTH{1'b0}};

    // mOutPtr
    always @(posedge clk) begin
        if (reset)
            mOutPtr <= {ADDR_WIDTH+1{1'b1}};
        else if (push & ~pop)
            mOutPtr <= mOutPtr + 1'b1;
        else if (~push & pop)
            mOutPtr <= mOutPtr - 1'b1;
    end

    // full_n
    always @(posedge clk) begin
        if (reset)
            full_n <= 1'b1;
        else if ((push & ~pop) && (mOutPtr == DEPTH - 2))
            full_n <= 1'b0;
        else if (~push & pop)
            full_n <= 1'b1;
    end

    // empty_n
    always @(posedge clk) begin
        if (reset)
            empty_n <= 1'b0;
        else if (push & ~pop)
            empty_n <= 1'b1;
        else if ((~push & pop) && (mOutPtr == 0))
            empty_n <= 1'b0;
    end

    // almost_full_n 

    // almost_empty_n 

    // prog_full_n 
 
    // prog_empty_n 

    // num_data_valid 

endmodule  


module MLP0_start_for_do_matmul_U0_ShiftReg
#(parameter
    DATA_WIDTH  = 1,
    ADDR_WIDTH  = 1,
    DEPTH       = 2)
(
    input  wire                  clk,
    input  wire                  reset,
    input  wire                  we,
    input  wire [ADDR_WIDTH-1:0] addr,
    input  wire [DATA_WIDTH-1:0] din,
    output wire [DATA_WIDTH-1:0] dout
);

    reg [DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
    integer i;

    always @ (posedge clk) begin
        if (we) begin
            for (i=0; i<DEPTH-1; i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= din;
        end
    end

    assign dout = SRL_SIG[addr];

endmodule// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
// 67d7842dbbe25473c3c32b93c0da8047785f30d78e8a024de1b57352245f9689

`timescale 1ns/1ps
//RAW latency 1 

module MLP0_start_for_matmul_step1_cache_window_1_U0
#(parameter
    MEM_STYLE    = "shiftReg",
    DATA_WIDTH   = 1,
    ADDR_WIDTH   = 1,
    DEPTH        = 2)
(
    // system signal
    input  wire                  clk,
    input  wire                  reset,

    // write
    output wire                  if_full_n,
    input  wire                  if_write_ce,
    input  wire                  if_write,
    input  wire [DATA_WIDTH-1:0] if_din,
    
    // read 

    output wire                  if_empty_n,
    input  wire                  if_read_ce,
    input  wire                  if_read,
    output wire [DATA_WIDTH-1:0] if_dout
);
//------------------------Parameter----------------------

//------------------------Local signal-------------------
    wire [ADDR_WIDTH-1:0] addr;
    wire                  push;
    wire                  pop;
    reg signed [ADDR_WIDTH:0] mOutPtr;
    reg                   empty_n = 1'b0;
    reg                   full_n = 1'b1; 
    // has num_data_valid?  no 
//------------------------Instantiation------------------
    MLP0_start_for_matmul_step1_cache_window_1_U0_ShiftReg 
    #(  .DATA_WIDTH (DATA_WIDTH),
        .ADDR_WIDTH (ADDR_WIDTH),
        .DEPTH      (DEPTH))
    U_MLP0_start_for_matmul_step1_cache_window_1_U0_ShiftReg (
        .clk        (clk),
        .we         (push),
        .addr       (addr),
        .din        (if_din),
        .dout       (if_dout)
    );
//------------------------Task and function--------------

//------------------------Body---------------------------
    // num_data_valid 

    // almost full/empty 

    // program full/empty 

    assign if_full_n  = full_n; 
    assign if_empty_n = empty_n;

    assign push       = full_n & if_write_ce & if_write;
    assign pop        = empty_n & if_read_ce & if_read;

    assign addr       = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0] : {ADDR_WIDTH{1'b0}};

    // mOutPtr
    always @(posedge clk) begin
        if (reset)
            mOutPtr <= {ADDR_WIDTH+1{1'b1}};
        else if (push & ~pop)
            mOutPtr <= mOutPtr + 1'b1;
        else if (~push & pop)
            mOutPtr <= mOutPtr - 1'b1;
    end

    // full_n
    always @(posedge clk) begin
        if (reset)
            full_n <= 1'b1;
        else if ((push & ~pop) && (mOutPtr == DEPTH - 2))
            full_n <= 1'b0;
        else if (~push & pop)
            full_n <= 1'b1;
    end

    // empty_n
    always @(posedge clk) begin
        if (reset)
            empty_n <= 1'b0;
        else if (push & ~pop)
            empty_n <= 1'b1;
        else if ((~push & pop) && (mOutPtr == 0))
            empty_n <= 1'b0;
    end

    // almost_full_n 

    // almost_empty_n 

    // prog_full_n 
 
    // prog_empty_n 

    // num_data_valid 

endmodule  


module MLP0_start_for_matmul_step1_cache_window_1_U0_ShiftReg
#(parameter
    DATA_WIDTH  = 1,
    ADDR_WIDTH  = 1,
    DEPTH       = 2)
(
    input  wire                  clk,
    input  wire                  reset,
    input  wire                  we,
    input  wire [ADDR_WIDTH-1:0] addr,
    input  wire [DATA_WIDTH-1:0] din,
    output wire [DATA_WIDTH-1:0] dout
);

    reg [DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
    integer i;

    always @ (posedge clk) begin
        if (we) begin
            for (i=0; i<DEPTH-1; i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= din;
        end
    end

    assign dout = SRL_SIG[addr];

endmodule// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
// 67d7842dbbe25473c3c32b93c0da8047785f30d78e8a024de1b57352245f9689

`timescale 1ns/1ps
//RAW latency 1 

module MLP0_start_for_matmul_step1_cache_window_U0
#(parameter
    MEM_STYLE    = "shiftReg",
    DATA_WIDTH   = 1,
    ADDR_WIDTH   = 1,
    DEPTH        = 2)
(
    // system signal
    input  wire                  clk,
    input  wire                  reset,

    // write
    output wire                  if_full_n,
    input  wire                  if_write_ce,
    input  wire                  if_write,
    input  wire [DATA_WIDTH-1:0] if_din,
    
    // read 

    output wire                  if_empty_n,
    input  wire                  if_read_ce,
    input  wire                  if_read,
    output wire [DATA_WIDTH-1:0] if_dout
);
//------------------------Parameter----------------------

//------------------------Local signal-------------------
    wire [ADDR_WIDTH-1:0] addr;
    wire                  push;
    wire                  pop;
    reg signed [ADDR_WIDTH:0] mOutPtr;
    reg                   empty_n = 1'b0;
    reg                   full_n = 1'b1; 
    // has num_data_valid?  no 
//------------------------Instantiation------------------
    MLP0_start_for_matmul_step1_cache_window_U0_ShiftReg 
    #(  .DATA_WIDTH (DATA_WIDTH),
        .ADDR_WIDTH (ADDR_WIDTH),
        .DEPTH      (DEPTH))
    U_MLP0_start_for_matmul_step1_cache_window_U0_ShiftReg (
        .clk        (clk),
        .we         (push),
        .addr       (addr),
        .din        (if_din),
        .dout       (if_dout)
    );
//------------------------Task and function--------------

//------------------------Body---------------------------
    // num_data_valid 

    // almost full/empty 

    // program full/empty 

    assign if_full_n  = full_n; 
    assign if_empty_n = empty_n;

    assign push       = full_n & if_write_ce & if_write;
    assign pop        = empty_n & if_read_ce & if_read;

    assign addr       = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0] : {ADDR_WIDTH{1'b0}};

    // mOutPtr
    always @(posedge clk) begin
        if (reset)
            mOutPtr <= {ADDR_WIDTH+1{1'b1}};
        else if (push & ~pop)
            mOutPtr <= mOutPtr + 1'b1;
        else if (~push & pop)
            mOutPtr <= mOutPtr - 1'b1;
    end

    // full_n
    always @(posedge clk) begin
        if (reset)
            full_n <= 1'b1;
        else if ((push & ~pop) && (mOutPtr == DEPTH - 2))
            full_n <= 1'b0;
        else if (~push & pop)
            full_n <= 1'b1;
    end

    // empty_n
    always @(posedge clk) begin
        if (reset)
            empty_n <= 1'b0;
        else if (push & ~pop)
            empty_n <= 1'b1;
        else if ((~push & pop) && (mOutPtr == 0))
            empty_n <= 1'b0;
    end

    // almost_full_n 

    // almost_empty_n 

    // prog_full_n 
 
    // prog_empty_n 

    // num_data_valid 

endmodule  


module MLP0_start_for_matmul_step1_cache_window_U0_ShiftReg
#(parameter
    DATA_WIDTH  = 1,
    ADDR_WIDTH  = 1,
    DEPTH       = 2)
(
    input  wire                  clk,
    input  wire                  reset,
    input  wire                  we,
    input  wire [ADDR_WIDTH-1:0] addr,
    input  wire [DATA_WIDTH-1:0] din,
    output wire [DATA_WIDTH-1:0] dout
);

    reg [DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
    integer i;

    always @ (posedge clk) begin
        if (we) begin
            for (i=0; i<DEPTH-1; i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= din;
        end
    end

    assign dout = SRL_SIG[addr];

endmodule// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
// 67d7842dbbe25473c3c32b93c0da8047785f30d78e8a024de1b57352245f9689

`timescale 1ns/1ps
//RAW latency 1 

module MLP0_start_for_matmul_step2_mac_1_U0
#(parameter
    MEM_STYLE    = "shiftReg",
    DATA_WIDTH   = 1,
    ADDR_WIDTH   = 1,
    DEPTH        = 2)
(
    // system signal
    input  wire                  clk,
    input  wire                  reset,

    // write
    output wire                  if_full_n,
    input  wire                  if_write_ce,
    input  wire                  if_write,
    input  wire [DATA_WIDTH-1:0] if_din,
    
    // read 

    output wire                  if_empty_n,
    input  wire                  if_read_ce,
    input  wire                  if_read,
    output wire [DATA_WIDTH-1:0] if_dout
);
//------------------------Parameter----------------------

//------------------------Local signal-------------------
    wire [ADDR_WIDTH-1:0] addr;
    wire                  push;
    wire                  pop;
    reg signed [ADDR_WIDTH:0] mOutPtr;
    reg                   empty_n = 1'b0;
    reg                   full_n = 1'b1; 
    // has num_data_valid?  no 
//------------------------Instantiation------------------
    MLP0_start_for_matmul_step2_mac_1_U0_ShiftReg 
    #(  .DATA_WIDTH (DATA_WIDTH),
        .ADDR_WIDTH (ADDR_WIDTH),
        .DEPTH      (DEPTH))
    U_MLP0_start_for_matmul_step2_mac_1_U0_ShiftReg (
        .clk        (clk),
        .we         (push),
        .addr       (addr),
        .din        (if_din),
        .dout       (if_dout)
    );
//------------------------Task and function--------------

//------------------------Body---------------------------
    // num_data_valid 

    // almost full/empty 

    // program full/empty 

    assign if_full_n  = full_n; 
    assign if_empty_n = empty_n;

    assign push       = full_n & if_write_ce & if_write;
    assign pop        = empty_n & if_read_ce & if_read;

    assign addr       = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0] : {ADDR_WIDTH{1'b0}};

    // mOutPtr
    always @(posedge clk) begin
        if (reset)
            mOutPtr <= {ADDR_WIDTH+1{1'b1}};
        else if (push & ~pop)
            mOutPtr <= mOutPtr + 1'b1;
        else if (~push & pop)
            mOutPtr <= mOutPtr - 1'b1;
    end

    // full_n
    always @(posedge clk) begin
        if (reset)
            full_n <= 1'b1;
        else if ((push & ~pop) && (mOutPtr == DEPTH - 2))
            full_n <= 1'b0;
        else if (~push & pop)
            full_n <= 1'b1;
    end

    // empty_n
    always @(posedge clk) begin
        if (reset)
            empty_n <= 1'b0;
        else if (push & ~pop)
            empty_n <= 1'b1;
        else if ((~push & pop) && (mOutPtr == 0))
            empty_n <= 1'b0;
    end

    // almost_full_n 

    // almost_empty_n 

    // prog_full_n 
 
    // prog_empty_n 

    // num_data_valid 

endmodule  


module MLP0_start_for_matmul_step2_mac_1_U0_ShiftReg
#(parameter
    DATA_WIDTH  = 1,
    ADDR_WIDTH  = 1,
    DEPTH       = 2)
(
    input  wire                  clk,
    input  wire                  reset,
    input  wire                  we,
    input  wire [ADDR_WIDTH-1:0] addr,
    input  wire [DATA_WIDTH-1:0] din,
    output wire [DATA_WIDTH-1:0] dout
);

    reg [DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
    integer i;

    always @ (posedge clk) begin
        if (we) begin
            for (i=0; i<DEPTH-1; i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= din;
        end
    end

    assign dout = SRL_SIG[addr];

endmodule// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
// 67d7842dbbe25473c3c32b93c0da8047785f30d78e8a024de1b57352245f9689

`timescale 1ns/1ps
//RAW latency 1 

module MLP0_start_for_matmul_step2_mac_U0
#(parameter
    MEM_STYLE    = "shiftReg",
    DATA_WIDTH   = 1,
    ADDR_WIDTH   = 1,
    DEPTH        = 2)
(
    // system signal
    input  wire                  clk,
    input  wire                  reset,

    // write
    output wire                  if_full_n,
    input  wire                  if_write_ce,
    input  wire                  if_write,
    input  wire [DATA_WIDTH-1:0] if_din,
    
    // read 

    output wire                  if_empty_n,
    input  wire                  if_read_ce,
    input  wire                  if_read,
    output wire [DATA_WIDTH-1:0] if_dout
);
//------------------------Parameter----------------------

//------------------------Local signal-------------------
    wire [ADDR_WIDTH-1:0] addr;
    wire                  push;
    wire                  pop;
    reg signed [ADDR_WIDTH:0] mOutPtr;
    reg                   empty_n = 1'b0;
    reg                   full_n = 1'b1; 
    // has num_data_valid?  no 
//------------------------Instantiation------------------
    MLP0_start_for_matmul_step2_mac_U0_ShiftReg 
    #(  .DATA_WIDTH (DATA_WIDTH),
        .ADDR_WIDTH (ADDR_WIDTH),
        .DEPTH      (DEPTH))
    U_MLP0_start_for_matmul_step2_mac_U0_ShiftReg (
        .clk        (clk),
        .we         (push),
        .addr       (addr),
        .din        (if_din),
        .dout       (if_dout)
    );
//------------------------Task and function--------------

//------------------------Body---------------------------
    // num_data_valid 

    // almost full/empty 

    // program full/empty 

    assign if_full_n  = full_n; 
    assign if_empty_n = empty_n;

    assign push       = full_n & if_write_ce & if_write;
    assign pop        = empty_n & if_read_ce & if_read;

    assign addr       = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0] : {ADDR_WIDTH{1'b0}};

    // mOutPtr
    always @(posedge clk) begin
        if (reset)
            mOutPtr <= {ADDR_WIDTH+1{1'b1}};
        else if (push & ~pop)
            mOutPtr <= mOutPtr + 1'b1;
        else if (~push & pop)
            mOutPtr <= mOutPtr - 1'b1;
    end

    // full_n
    always @(posedge clk) begin
        if (reset)
            full_n <= 1'b1;
        else if ((push & ~pop) && (mOutPtr == DEPTH - 2))
            full_n <= 1'b0;
        else if (~push & pop)
            full_n <= 1'b1;
    end

    // empty_n
    always @(posedge clk) begin
        if (reset)
            empty_n <= 1'b0;
        else if (push & ~pop)
            empty_n <= 1'b1;
        else if ((~push & pop) && (mOutPtr == 0))
            empty_n <= 1'b0;
    end

    // almost_full_n 

    // almost_empty_n 

    // prog_full_n 
 
    // prog_empty_n 

    // num_data_valid 

endmodule  


module MLP0_start_for_matmul_step2_mac_U0_ShiftReg
#(parameter
    DATA_WIDTH  = 1,
    ADDR_WIDTH  = 1,
    DEPTH       = 2)
(
    input  wire                  clk,
    input  wire                  reset,
    input  wire                  we,
    input  wire [ADDR_WIDTH-1:0] addr,
    input  wire [DATA_WIDTH-1:0] din,
    output wire [DATA_WIDTH-1:0] dout
);

    reg [DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
    integer i;

    always @ (posedge clk) begin
        if (we) begin
            for (i=0; i<DEPTH-1; i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= din;
        end
    end

    assign dout = SRL_SIG[addr];

endmodule// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
// 67d7842dbbe25473c3c32b93c0da8047785f30d78e8a024de1b57352245f9689

`timescale 1ns/1ps
//RAW latency 1 

module MLP0_start_for_stream_merge_U0
#(parameter
    MEM_STYLE    = "shiftReg",
    DATA_WIDTH   = 1,
    ADDR_WIDTH   = 2,
    DEPTH        = 4)
(
    // system signal
    input  wire                  clk,
    input  wire                  reset,

    // write
    output wire                  if_full_n,
    input  wire                  if_write_ce,
    input  wire                  if_write,
    input  wire [DATA_WIDTH-1:0] if_din,
    
    // read 

    output wire                  if_empty_n,
    input  wire                  if_read_ce,
    input  wire                  if_read,
    output wire [DATA_WIDTH-1:0] if_dout
);
//------------------------Parameter----------------------

//------------------------Local signal-------------------
    wire [ADDR_WIDTH-1:0] addr;
    wire                  push;
    wire                  pop;
    reg signed [ADDR_WIDTH:0] mOutPtr;
    reg                   empty_n = 1'b0;
    reg                   full_n = 1'b1; 
    // has num_data_valid?  no 
//------------------------Instantiation------------------
    MLP0_start_for_stream_merge_U0_ShiftReg 
    #(  .DATA_WIDTH (DATA_WIDTH),
        .ADDR_WIDTH (ADDR_WIDTH),
        .DEPTH      (DEPTH))
    U_MLP0_start_for_stream_merge_U0_ShiftReg (
        .clk        (clk),
        .we         (push),
        .addr       (addr),
        .din        (if_din),
        .dout       (if_dout)
    );
//------------------------Task and function--------------

//------------------------Body---------------------------
    // num_data_valid 

    // almost full/empty 

    // program full/empty 

    assign if_full_n  = full_n; 
    assign if_empty_n = empty_n;

    assign push       = full_n & if_write_ce & if_write;
    assign pop        = empty_n & if_read_ce & if_read;

    assign addr       = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0] : {ADDR_WIDTH{1'b0}};

    // mOutPtr
    always @(posedge clk) begin
        if (reset)
            mOutPtr <= {ADDR_WIDTH+1{1'b1}};
        else if (push & ~pop)
            mOutPtr <= mOutPtr + 1'b1;
        else if (~push & pop)
            mOutPtr <= mOutPtr - 1'b1;
    end

    // full_n
    always @(posedge clk) begin
        if (reset)
            full_n <= 1'b1;
        else if ((push & ~pop) && (mOutPtr == DEPTH - 2))
            full_n <= 1'b0;
        else if (~push & pop)
            full_n <= 1'b1;
    end

    // empty_n
    always @(posedge clk) begin
        if (reset)
            empty_n <= 1'b0;
        else if (push & ~pop)
            empty_n <= 1'b1;
        else if ((~push & pop) && (mOutPtr == 0))
            empty_n <= 1'b0;
    end

    // almost_full_n 

    // almost_empty_n 

    // prog_full_n 
 
    // prog_empty_n 

    // num_data_valid 

endmodule  


module MLP0_start_for_stream_merge_U0_ShiftReg
#(parameter
    DATA_WIDTH  = 1,
    ADDR_WIDTH  = 2,
    DEPTH       = 4)
(
    input  wire                  clk,
    input  wire                  reset,
    input  wire                  we,
    input  wire [ADDR_WIDTH-1:0] addr,
    input  wire [DATA_WIDTH-1:0] din,
    output wire [DATA_WIDTH-1:0] dout
);

    reg [DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
    integer i;

    always @ (posedge clk) begin
        if (we) begin
            for (i=0; i<DEPTH-1; i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= din;
        end
    end

    assign dout = SRL_SIG[addr];

endmodule// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module MLP0_stream_copy (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        i_stream_TVALID,
        main_sm_din,
        main_sm_num_data_valid,
        main_sm_fifo_cap,
        main_sm_full_n,
        main_sm_write,
        resi_i_sm_din,
        resi_i_sm_num_data_valid,
        resi_i_sm_fifo_cap,
        resi_i_sm_full_n,
        resi_i_sm_write,
        start_out,
        start_write,
        i_stream_TDATA,
        i_stream_TREADY
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input   i_stream_TVALID;
output  [29:0] main_sm_din;
input  [2:0] main_sm_num_data_valid;
input  [2:0] main_sm_fifo_cap;
input   main_sm_full_n;
output   main_sm_write;
output  [29:0] resi_i_sm_din;
input  [2:0] resi_i_sm_num_data_valid;
input  [2:0] resi_i_sm_fifo_cap;
input   resi_i_sm_full_n;
output   resi_i_sm_write;
output   start_out;
output   start_write;
input  [31:0] i_stream_TDATA;
output   i_stream_TREADY;

reg ap_idle;
reg main_sm_write;
reg resi_i_sm_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    internal_ap_ready;
wire   [0:0] icmp_ln241_fu_98_p2;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    i_stream_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    main_sm_blk_n;
reg    resi_i_sm_blk_n;
wire   [14:0] trunc_ln246_fu_106_p1;
reg   [14:0] trunc_ln246_reg_161;
reg    ap_block_pp0_stage0_11001;
reg   [14:0] trunc_ln246_1_reg_166;
reg   [14:0] indvar_flatten_fu_50;
wire   [14:0] add_ln241_fu_92_p2;
wire    ap_loop_init;
reg   [14:0] ap_sig_allocacmp_indvar_flatten_load;
wire   [29:0] tmp_s_fu_132_p3;
reg    ap_block_pp0_stage0_01001;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    regslice_both_i_stream_U_apdone_blk;
wire   [31:0] i_stream_TDATA_int_regslice;
wire    i_stream_TVALID_int_regslice;
reg    i_stream_TREADY_int_regslice;
wire    regslice_both_i_stream_U_ack_in;
reg    ap_condition_121;
wire    ap_ce_reg;

// power-on initialization
initial begin
//#0 start_once_reg = 1'b0;
//#0 ap_CS_fsm = 1'd1;
//#0 ap_enable_reg_pp0_iter1 = 1'b0;
//#0 ap_done_reg = 1'b0;
//#0 indvar_flatten_fu_50 = 15'd0;
end

MLP0_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

MLP0_regslice_both #(
    .DataWidth( 32 ))
regslice_both_i_stream_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(i_stream_TDATA),
    .vld_in(i_stream_TVALID),
    .ack_in(regslice_both_i_stream_U_ack_in),
    .data_out(i_stream_TDATA_int_regslice),
    .vld_out(i_stream_TVALID_int_regslice),
    .ack_out(i_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_i_stream_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_121)) begin
        if ((icmp_ln241_fu_98_p2 == 1'd0)) begin
            indvar_flatten_fu_50 <= add_ln241_fu_92_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_50 <= 15'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln246_1_reg_166 <= {{i_stream_TDATA_int_regslice[30:16]}};
        trunc_ln246_reg_161 <= trunc_ln246_fu_106_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln241_fu_98_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 15'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_50;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (icmp_ln241_fu_98_p2 == 1'd0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_stream_TDATA_blk_n = i_stream_TVALID_int_regslice;
    end else begin
        i_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln241_fu_98_p2 == 1'd0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_stream_TREADY_int_regslice = 1'b1;
    end else begin
        i_stream_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        main_sm_blk_n = main_sm_full_n;
    end else begin
        main_sm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        main_sm_write = 1'b1;
    end else begin
        main_sm_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        resi_i_sm_blk_n = resi_i_sm_full_n;
    end else begin
        resi_i_sm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        resi_i_sm_write = 1'b1;
    end else begin
        resi_i_sm_write = 1'b0;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln241_fu_92_p2 = (ap_sig_allocacmp_indvar_flatten_load + 15'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((icmp_ln241_fu_98_p2 == 1'd0) & (i_stream_TVALID_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((resi_i_sm_full_n == 1'b0) | (main_sm_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_121 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = internal_ap_ready;

assign i_stream_TREADY = regslice_both_i_stream_U_ack_in;

assign icmp_ln241_fu_98_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 15'd18816) ? 1'b1 : 1'b0);

assign main_sm_din = tmp_s_fu_132_p3;

assign resi_i_sm_din = tmp_s_fu_132_p3;

assign start_out = real_start;

assign tmp_s_fu_132_p3 = {{trunc_ln246_1_reg_166}, {trunc_ln246_reg_161}};

assign trunc_ln246_fu_106_p1 = i_stream_TDATA_int_regslice[14:0];

endmodule //MLP0_stream_copy
// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module MLP0_stream_merge (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        resi_o_sm_dout,
        resi_o_sm_num_data_valid,
        resi_o_sm_fifo_cap,
        resi_o_sm_empty_n,
        resi_o_sm_read,
        m2_sm_dout,
        m2_sm_num_data_valid,
        m2_sm_fifo_cap,
        m2_sm_empty_n,
        m2_sm_read,
        o_stream_TREADY,
        o_stream_TDATA,
        o_stream_TVALID
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [29:0] resi_o_sm_dout;
input  [2:0] resi_o_sm_num_data_valid;
input  [2:0] resi_o_sm_fifo_cap;
input   resi_o_sm_empty_n;
output   resi_o_sm_read;
input  [25:0] m2_sm_dout;
input  [2:0] m2_sm_num_data_valid;
input  [2:0] m2_sm_fifo_cap;
input   m2_sm_empty_n;
output   m2_sm_read;
input   o_stream_TREADY;
output  [31:0] o_stream_TDATA;
output   o_stream_TVALID;

reg ap_idle;
reg resi_o_sm_read;
reg m2_sm_read;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
wire    regslice_both_o_stream_U_apdone_blk;
reg    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_state7_pp0_stage0_iter6;
wire    ap_loop_exit_ready;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln258_fu_117_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
reg    ap_ready_int;
reg    resi_o_sm_blk_n;
wire    ap_block_pp0_stage0;
reg    m2_sm_blk_n;
reg    o_stream_TDATA_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [12:0] trunc_ln263_fu_153_p1;
reg   [12:0] trunc_ln263_reg_268;
reg   [12:0] trunc_ln263_reg_268_pp0_iter2_reg;
reg   [12:0] trunc_ln263_reg_268_pp0_iter3_reg;
reg   [12:0] trunc_ln263_1_reg_273;
reg   [12:0] trunc_ln263_1_reg_273_pp0_iter2_reg;
reg   [12:0] trunc_ln263_1_reg_273_pp0_iter3_reg;
wire   [12:0] add_ln270_1_fu_200_p2;
reg   [12:0] add_ln270_1_reg_288;
wire   [12:0] add_ln270_3_fu_214_p2;
reg   [12:0] add_ln270_3_reg_293;
reg   [14:0] indvar_flatten_fu_70;
wire   [14:0] add_ln258_fu_111_p2;
wire    ap_loop_init;
reg   [14:0] ap_sig_allocacmp_indvar_flatten_load;
reg    ap_block_pp0_stage0_01001;
wire  signed [14:0] trunc_ln262_fu_137_p1;
wire  signed [14:0] trunc_ln262_1_fu_141_p4;
wire  signed [33:0] trunc_ln2_fu_191_p1;
wire   [33:0] grp_fu_236_p3;
wire   [12:0] trunc_ln2_fu_191_p4;
wire  signed [33:0] trunc_ln270_1_fu_205_p1;
wire   [33:0] grp_fu_245_p3;
wire   [12:0] trunc_ln270_1_fu_205_p4;
wire   [28:0] tmp_fu_219_p4;
wire   [19:0] grp_fu_236_p1;
wire   [20:0] grp_fu_236_p2;
wire   [19:0] grp_fu_245_p1;
wire   [20:0] grp_fu_245_p2;
reg    grp_fu_236_ce;
reg    grp_fu_245_ce;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [31:0] o_stream_TDATA_int_regslice;
reg    o_stream_TVALID_int_regslice;
wire    o_stream_TREADY_int_regslice;
wire    regslice_both_o_stream_U_vld_out;
reg    ap_condition_158;
wire    ap_ce_reg;

// power-on initialization
initial begin
//#0 ap_CS_fsm = 1'd1;
//#0 ap_enable_reg_pp0_iter1 = 1'b0;
//#0 ap_enable_reg_pp0_iter2 = 1'b0;
//#0 ap_enable_reg_pp0_iter3 = 1'b0;
//#0 ap_enable_reg_pp0_iter4 = 1'b0;
//#0 ap_enable_reg_pp0_iter5 = 1'b0;
//#0 ap_enable_reg_pp0_iter6 = 1'b0;
//#0 ap_done_reg = 1'b0;
//#0 indvar_flatten_fu_70 = 15'd0;
end

MLP0_mac_muladd_15s_20ns_21ns_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 34 ))
mac_muladd_15s_20ns_21ns_34_4_1_U1224(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln262_fu_137_p1),
    .din1(grp_fu_236_p1),
    .din2(grp_fu_236_p2),
    .ce(grp_fu_236_ce),
    .dout(grp_fu_236_p3)
);

MLP0_mac_muladd_15s_20ns_21ns_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 34 ))
mac_muladd_15s_20ns_21ns_34_4_1_U1225(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln262_1_fu_141_p4),
    .din1(grp_fu_245_p1),
    .din2(grp_fu_245_p2),
    .ce(grp_fu_245_ce),
    .dout(grp_fu_245_p3)
);

MLP0_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

MLP0_regslice_both #(
    .DataWidth( 32 ))
regslice_both_o_stream_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(o_stream_TDATA_int_regslice),
    .vld_in(o_stream_TVALID_int_regslice),
    .ack_in(o_stream_TREADY_int_regslice),
    .data_out(o_stream_TDATA),
    .vld_out(regslice_both_o_stream_U_vld_out),
    .ack_out(o_stream_TREADY),
    .apdone_blk(regslice_both_o_stream_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_158)) begin
        if ((icmp_ln258_fu_117_p2 == 1'd0)) begin
            indvar_flatten_fu_70 <= add_ln258_fu_111_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_70 <= 15'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln270_1_reg_288 <= add_ln270_1_fu_200_p2;
        add_ln270_3_reg_293 <= add_ln270_3_fu_214_p2;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        trunc_ln263_1_reg_273_pp0_iter2_reg <= trunc_ln263_1_reg_273;
        trunc_ln263_1_reg_273_pp0_iter3_reg <= trunc_ln263_1_reg_273_pp0_iter2_reg;
        trunc_ln263_reg_268_pp0_iter2_reg <= trunc_ln263_reg_268;
        trunc_ln263_reg_268_pp0_iter3_reg <= trunc_ln263_reg_268_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        trunc_ln263_1_reg_273 <= {{m2_sm_dout[25:13]}};
        trunc_ln263_reg_268 <= trunc_ln263_fu_153_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln258_fu_117_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 15'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_70;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_236_ce = 1'b1;
    end else begin
        grp_fu_236_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_245_ce = 1'b1;
    end else begin
        grp_fu_245_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m2_sm_blk_n = m2_sm_empty_n;
    end else begin
        m2_sm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m2_sm_read = 1'b1;
    end else begin
        m2_sm_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        o_stream_TDATA_blk_n = o_stream_TREADY_int_regslice;
    end else begin
        o_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        o_stream_TVALID_int_regslice = 1'b1;
    end else begin
        o_stream_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        resi_o_sm_blk_n = resi_o_sm_empty_n;
    end else begin
        resi_o_sm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        resi_o_sm_read = 1'b1;
    end else begin
        resi_o_sm_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln258_fu_111_p2 = (ap_sig_allocacmp_indvar_flatten_load + 15'd1);

assign add_ln270_1_fu_200_p2 = (trunc_ln2_fu_191_p4 + trunc_ln263_reg_268_pp0_iter3_reg);

assign add_ln270_3_fu_214_p2 = (trunc_ln270_1_fu_205_p4 + trunc_ln263_1_reg_273_pp0_iter3_reg);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (regslice_both_o_stream_U_apdone_blk == 1'b1)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage0_iter6)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (regslice_both_o_stream_U_apdone_blk == 1'b1)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & ((o_stream_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state7_pp0_stage0_iter6))) | ((ap_enable_reg_pp0_iter5 == 1'b1) & ((o_stream_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state6_pp0_stage0_iter5))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (regslice_both_o_stream_U_apdone_blk == 1'b1)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & ((o_stream_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state7_pp0_stage0_iter6))) | ((ap_enable_reg_pp0_iter5 == 1'b1) & ((o_stream_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state6_pp0_stage0_iter5))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((m2_sm_empty_n == 1'b0) | (resi_o_sm_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter5 = ((regslice_both_o_stream_U_apdone_blk == 1'b1) | (o_stream_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state7_pp0_stage0_iter6 = (o_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_condition_158 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign grp_fu_236_p1 = 34'd887548;

assign grp_fu_236_p2 = 34'd1048576;

assign grp_fu_245_p1 = 34'd887548;

assign grp_fu_245_p2 = 34'd1048576;

assign icmp_ln258_fu_117_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 15'd18816) ? 1'b1 : 1'b0);

assign o_stream_TDATA_int_regslice = tmp_fu_219_p4;

assign o_stream_TVALID = regslice_both_o_stream_U_vld_out;

assign tmp_fu_219_p4 = {{{add_ln270_3_reg_293}, {3'd0}}, {add_ln270_1_reg_288}};

assign trunc_ln262_1_fu_141_p4 = {{resi_o_sm_dout[29:15]}};

assign trunc_ln262_fu_137_p1 = resi_o_sm_dout[14:0];

assign trunc_ln263_fu_153_p1 = m2_sm_dout[12:0];

assign trunc_ln270_1_fu_205_p1 = grp_fu_245_p3;

assign trunc_ln270_1_fu_205_p4 = {{trunc_ln270_1_fu_205_p1[33:21]}};

assign trunc_ln2_fu_191_p1 = grp_fu_236_p3;

assign trunc_ln2_fu_191_p4 = {{trunc_ln2_fu_191_p1[33:21]}};

endmodule //MLP0_stream_merge
