#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-full64' '-sverilog' '-debug_all' '/apps/synopsys2017/cafe/SAED/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v' '/apps/synopsys2017/cafe/SAED/SAED32_EDK/lib/stdcell_lvt/verilog/saed32nm_lvt.v' '/apps/synopsys2017/cafe/SAED/SAED32_EDK/lib/stdcell_rvt/verilog/saed32nm.v' 'mips_par.sv' 'mips_processor_tb.sv'  -static_dbgen_only -daidir=$1 2>&1
