
CMS_H743VI_PD_3CH_LWIP_SERVER_IDE_V21.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bcb4  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a7c  0800bf54  0800bf54  0000cf54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800c9d0  0800c9d0  0000d9d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800c9d8  0800c9d8  0000d9d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800c9dc  0800c9dc  0000d9dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000074  20000000  0800c9e0  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000dfc  20000074  0800ca54  0000e074  2**2
                  ALLOC
  8 ._user_heap_stack 00008000  20000e70  0800ca54  0000ee70  2**0
                  ALLOC
  9 .prpd_data_buffer 00080000  24000000  24000000  0000f000  2**2
                  ALLOC
 10 .zip_buffer   00002800  30000000  30000000  0000f000  2**2
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000e074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00040401  00000000  00000000  0000e0a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005a72  00000000  00000000  0004e4a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0001ac22  00000000  00000000  00053f15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002168  00000000  00000000  0006eb38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001b71  00000000  00000000  00070ca0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0004507e  00000000  00000000  00072811  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0003ea0b  00000000  00000000  000b788f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001a047d  00000000  00000000  000f629a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00296717  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000068d8  00000000  00000000  0029675c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004f  00000000  00000000  0029d034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	20000074 	.word	0x20000074
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800bf3c 	.word	0x0800bf3c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	20000078 	.word	0x20000078
 80002dc:	0800bf3c 	.word	0x0800bf3c

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b988 	b.w	80006a8 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	468e      	mov	lr, r1
 80003b8:	4604      	mov	r4, r0
 80003ba:	4688      	mov	r8, r1
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d14a      	bne.n	8000456 <__udivmoddi4+0xa6>
 80003c0:	428a      	cmp	r2, r1
 80003c2:	4617      	mov	r7, r2
 80003c4:	d962      	bls.n	800048c <__udivmoddi4+0xdc>
 80003c6:	fab2 f682 	clz	r6, r2
 80003ca:	b14e      	cbz	r6, 80003e0 <__udivmoddi4+0x30>
 80003cc:	f1c6 0320 	rsb	r3, r6, #32
 80003d0:	fa01 f806 	lsl.w	r8, r1, r6
 80003d4:	fa20 f303 	lsr.w	r3, r0, r3
 80003d8:	40b7      	lsls	r7, r6
 80003da:	ea43 0808 	orr.w	r8, r3, r8
 80003de:	40b4      	lsls	r4, r6
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	fa1f fc87 	uxth.w	ip, r7
 80003e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003ec:	0c23      	lsrs	r3, r4, #16
 80003ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80003f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003f6:	fb01 f20c 	mul.w	r2, r1, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d909      	bls.n	8000412 <__udivmoddi4+0x62>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f101 30ff 	add.w	r0, r1, #4294967295
 8000404:	f080 80ea 	bcs.w	80005dc <__udivmoddi4+0x22c>
 8000408:	429a      	cmp	r2, r3
 800040a:	f240 80e7 	bls.w	80005dc <__udivmoddi4+0x22c>
 800040e:	3902      	subs	r1, #2
 8000410:	443b      	add	r3, r7
 8000412:	1a9a      	subs	r2, r3, r2
 8000414:	b2a3      	uxth	r3, r4
 8000416:	fbb2 f0fe 	udiv	r0, r2, lr
 800041a:	fb0e 2210 	mls	r2, lr, r0, r2
 800041e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000422:	fb00 fc0c 	mul.w	ip, r0, ip
 8000426:	459c      	cmp	ip, r3
 8000428:	d909      	bls.n	800043e <__udivmoddi4+0x8e>
 800042a:	18fb      	adds	r3, r7, r3
 800042c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000430:	f080 80d6 	bcs.w	80005e0 <__udivmoddi4+0x230>
 8000434:	459c      	cmp	ip, r3
 8000436:	f240 80d3 	bls.w	80005e0 <__udivmoddi4+0x230>
 800043a:	443b      	add	r3, r7
 800043c:	3802      	subs	r0, #2
 800043e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000442:	eba3 030c 	sub.w	r3, r3, ip
 8000446:	2100      	movs	r1, #0
 8000448:	b11d      	cbz	r5, 8000452 <__udivmoddi4+0xa2>
 800044a:	40f3      	lsrs	r3, r6
 800044c:	2200      	movs	r2, #0
 800044e:	e9c5 3200 	strd	r3, r2, [r5]
 8000452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000456:	428b      	cmp	r3, r1
 8000458:	d905      	bls.n	8000466 <__udivmoddi4+0xb6>
 800045a:	b10d      	cbz	r5, 8000460 <__udivmoddi4+0xb0>
 800045c:	e9c5 0100 	strd	r0, r1, [r5]
 8000460:	2100      	movs	r1, #0
 8000462:	4608      	mov	r0, r1
 8000464:	e7f5      	b.n	8000452 <__udivmoddi4+0xa2>
 8000466:	fab3 f183 	clz	r1, r3
 800046a:	2900      	cmp	r1, #0
 800046c:	d146      	bne.n	80004fc <__udivmoddi4+0x14c>
 800046e:	4573      	cmp	r3, lr
 8000470:	d302      	bcc.n	8000478 <__udivmoddi4+0xc8>
 8000472:	4282      	cmp	r2, r0
 8000474:	f200 8105 	bhi.w	8000682 <__udivmoddi4+0x2d2>
 8000478:	1a84      	subs	r4, r0, r2
 800047a:	eb6e 0203 	sbc.w	r2, lr, r3
 800047e:	2001      	movs	r0, #1
 8000480:	4690      	mov	r8, r2
 8000482:	2d00      	cmp	r5, #0
 8000484:	d0e5      	beq.n	8000452 <__udivmoddi4+0xa2>
 8000486:	e9c5 4800 	strd	r4, r8, [r5]
 800048a:	e7e2      	b.n	8000452 <__udivmoddi4+0xa2>
 800048c:	2a00      	cmp	r2, #0
 800048e:	f000 8090 	beq.w	80005b2 <__udivmoddi4+0x202>
 8000492:	fab2 f682 	clz	r6, r2
 8000496:	2e00      	cmp	r6, #0
 8000498:	f040 80a4 	bne.w	80005e4 <__udivmoddi4+0x234>
 800049c:	1a8a      	subs	r2, r1, r2
 800049e:	0c03      	lsrs	r3, r0, #16
 80004a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a4:	b280      	uxth	r0, r0
 80004a6:	b2bc      	uxth	r4, r7
 80004a8:	2101      	movs	r1, #1
 80004aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80004b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004b6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ba:	429a      	cmp	r2, r3
 80004bc:	d907      	bls.n	80004ce <__udivmoddi4+0x11e>
 80004be:	18fb      	adds	r3, r7, r3
 80004c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004c4:	d202      	bcs.n	80004cc <__udivmoddi4+0x11c>
 80004c6:	429a      	cmp	r2, r3
 80004c8:	f200 80e0 	bhi.w	800068c <__udivmoddi4+0x2dc>
 80004cc:	46c4      	mov	ip, r8
 80004ce:	1a9b      	subs	r3, r3, r2
 80004d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004dc:	fb02 f404 	mul.w	r4, r2, r4
 80004e0:	429c      	cmp	r4, r3
 80004e2:	d907      	bls.n	80004f4 <__udivmoddi4+0x144>
 80004e4:	18fb      	adds	r3, r7, r3
 80004e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004ea:	d202      	bcs.n	80004f2 <__udivmoddi4+0x142>
 80004ec:	429c      	cmp	r4, r3
 80004ee:	f200 80ca 	bhi.w	8000686 <__udivmoddi4+0x2d6>
 80004f2:	4602      	mov	r2, r0
 80004f4:	1b1b      	subs	r3, r3, r4
 80004f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80004fa:	e7a5      	b.n	8000448 <__udivmoddi4+0x98>
 80004fc:	f1c1 0620 	rsb	r6, r1, #32
 8000500:	408b      	lsls	r3, r1
 8000502:	fa22 f706 	lsr.w	r7, r2, r6
 8000506:	431f      	orrs	r7, r3
 8000508:	fa0e f401 	lsl.w	r4, lr, r1
 800050c:	fa20 f306 	lsr.w	r3, r0, r6
 8000510:	fa2e fe06 	lsr.w	lr, lr, r6
 8000514:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000518:	4323      	orrs	r3, r4
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	fa1f fc87 	uxth.w	ip, r7
 8000522:	fbbe f0f9 	udiv	r0, lr, r9
 8000526:	0c1c      	lsrs	r4, r3, #16
 8000528:	fb09 ee10 	mls	lr, r9, r0, lr
 800052c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000530:	fb00 fe0c 	mul.w	lr, r0, ip
 8000534:	45a6      	cmp	lr, r4
 8000536:	fa02 f201 	lsl.w	r2, r2, r1
 800053a:	d909      	bls.n	8000550 <__udivmoddi4+0x1a0>
 800053c:	193c      	adds	r4, r7, r4
 800053e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000542:	f080 809c 	bcs.w	800067e <__udivmoddi4+0x2ce>
 8000546:	45a6      	cmp	lr, r4
 8000548:	f240 8099 	bls.w	800067e <__udivmoddi4+0x2ce>
 800054c:	3802      	subs	r0, #2
 800054e:	443c      	add	r4, r7
 8000550:	eba4 040e 	sub.w	r4, r4, lr
 8000554:	fa1f fe83 	uxth.w	lr, r3
 8000558:	fbb4 f3f9 	udiv	r3, r4, r9
 800055c:	fb09 4413 	mls	r4, r9, r3, r4
 8000560:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000564:	fb03 fc0c 	mul.w	ip, r3, ip
 8000568:	45a4      	cmp	ip, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x1ce>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000572:	f080 8082 	bcs.w	800067a <__udivmoddi4+0x2ca>
 8000576:	45a4      	cmp	ip, r4
 8000578:	d97f      	bls.n	800067a <__udivmoddi4+0x2ca>
 800057a:	3b02      	subs	r3, #2
 800057c:	443c      	add	r4, r7
 800057e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000582:	eba4 040c 	sub.w	r4, r4, ip
 8000586:	fba0 ec02 	umull	lr, ip, r0, r2
 800058a:	4564      	cmp	r4, ip
 800058c:	4673      	mov	r3, lr
 800058e:	46e1      	mov	r9, ip
 8000590:	d362      	bcc.n	8000658 <__udivmoddi4+0x2a8>
 8000592:	d05f      	beq.n	8000654 <__udivmoddi4+0x2a4>
 8000594:	b15d      	cbz	r5, 80005ae <__udivmoddi4+0x1fe>
 8000596:	ebb8 0203 	subs.w	r2, r8, r3
 800059a:	eb64 0409 	sbc.w	r4, r4, r9
 800059e:	fa04 f606 	lsl.w	r6, r4, r6
 80005a2:	fa22 f301 	lsr.w	r3, r2, r1
 80005a6:	431e      	orrs	r6, r3
 80005a8:	40cc      	lsrs	r4, r1
 80005aa:	e9c5 6400 	strd	r6, r4, [r5]
 80005ae:	2100      	movs	r1, #0
 80005b0:	e74f      	b.n	8000452 <__udivmoddi4+0xa2>
 80005b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005b6:	0c01      	lsrs	r1, r0, #16
 80005b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005bc:	b280      	uxth	r0, r0
 80005be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005c2:	463b      	mov	r3, r7
 80005c4:	4638      	mov	r0, r7
 80005c6:	463c      	mov	r4, r7
 80005c8:	46b8      	mov	r8, r7
 80005ca:	46be      	mov	lr, r7
 80005cc:	2620      	movs	r6, #32
 80005ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80005d2:	eba2 0208 	sub.w	r2, r2, r8
 80005d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005da:	e766      	b.n	80004aa <__udivmoddi4+0xfa>
 80005dc:	4601      	mov	r1, r0
 80005de:	e718      	b.n	8000412 <__udivmoddi4+0x62>
 80005e0:	4610      	mov	r0, r2
 80005e2:	e72c      	b.n	800043e <__udivmoddi4+0x8e>
 80005e4:	f1c6 0220 	rsb	r2, r6, #32
 80005e8:	fa2e f302 	lsr.w	r3, lr, r2
 80005ec:	40b7      	lsls	r7, r6
 80005ee:	40b1      	lsls	r1, r6
 80005f0:	fa20 f202 	lsr.w	r2, r0, r2
 80005f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005f8:	430a      	orrs	r2, r1
 80005fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80005fe:	b2bc      	uxth	r4, r7
 8000600:	fb0e 3318 	mls	r3, lr, r8, r3
 8000604:	0c11      	lsrs	r1, r2, #16
 8000606:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800060a:	fb08 f904 	mul.w	r9, r8, r4
 800060e:	40b0      	lsls	r0, r6
 8000610:	4589      	cmp	r9, r1
 8000612:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000616:	b280      	uxth	r0, r0
 8000618:	d93e      	bls.n	8000698 <__udivmoddi4+0x2e8>
 800061a:	1879      	adds	r1, r7, r1
 800061c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000620:	d201      	bcs.n	8000626 <__udivmoddi4+0x276>
 8000622:	4589      	cmp	r9, r1
 8000624:	d81f      	bhi.n	8000666 <__udivmoddi4+0x2b6>
 8000626:	eba1 0109 	sub.w	r1, r1, r9
 800062a:	fbb1 f9fe 	udiv	r9, r1, lr
 800062e:	fb09 f804 	mul.w	r8, r9, r4
 8000632:	fb0e 1119 	mls	r1, lr, r9, r1
 8000636:	b292      	uxth	r2, r2
 8000638:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800063c:	4542      	cmp	r2, r8
 800063e:	d229      	bcs.n	8000694 <__udivmoddi4+0x2e4>
 8000640:	18ba      	adds	r2, r7, r2
 8000642:	f109 31ff 	add.w	r1, r9, #4294967295
 8000646:	d2c4      	bcs.n	80005d2 <__udivmoddi4+0x222>
 8000648:	4542      	cmp	r2, r8
 800064a:	d2c2      	bcs.n	80005d2 <__udivmoddi4+0x222>
 800064c:	f1a9 0102 	sub.w	r1, r9, #2
 8000650:	443a      	add	r2, r7
 8000652:	e7be      	b.n	80005d2 <__udivmoddi4+0x222>
 8000654:	45f0      	cmp	r8, lr
 8000656:	d29d      	bcs.n	8000594 <__udivmoddi4+0x1e4>
 8000658:	ebbe 0302 	subs.w	r3, lr, r2
 800065c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000660:	3801      	subs	r0, #1
 8000662:	46e1      	mov	r9, ip
 8000664:	e796      	b.n	8000594 <__udivmoddi4+0x1e4>
 8000666:	eba7 0909 	sub.w	r9, r7, r9
 800066a:	4449      	add	r1, r9
 800066c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000670:	fbb1 f9fe 	udiv	r9, r1, lr
 8000674:	fb09 f804 	mul.w	r8, r9, r4
 8000678:	e7db      	b.n	8000632 <__udivmoddi4+0x282>
 800067a:	4673      	mov	r3, lr
 800067c:	e77f      	b.n	800057e <__udivmoddi4+0x1ce>
 800067e:	4650      	mov	r0, sl
 8000680:	e766      	b.n	8000550 <__udivmoddi4+0x1a0>
 8000682:	4608      	mov	r0, r1
 8000684:	e6fd      	b.n	8000482 <__udivmoddi4+0xd2>
 8000686:	443b      	add	r3, r7
 8000688:	3a02      	subs	r2, #2
 800068a:	e733      	b.n	80004f4 <__udivmoddi4+0x144>
 800068c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000690:	443b      	add	r3, r7
 8000692:	e71c      	b.n	80004ce <__udivmoddi4+0x11e>
 8000694:	4649      	mov	r1, r9
 8000696:	e79c      	b.n	80005d2 <__udivmoddi4+0x222>
 8000698:	eba1 0109 	sub.w	r1, r1, r9
 800069c:	46c4      	mov	ip, r8
 800069e:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a2:	fb09 f804 	mul.w	r8, r9, r4
 80006a6:	e7c4      	b.n	8000632 <__udivmoddi4+0x282>

080006a8 <__aeabi_idiv0>:
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop

080006ac <ITM_SendChar>:
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80006ac:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80006b0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80006b4:	f013 0f01 	tst.w	r3, #1
 80006b8:	d011      	beq.n	80006de <ITM_SendChar+0x32>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80006ba:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80006be:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80006c2:	f013 0f01 	tst.w	r3, #1
 80006c6:	d101      	bne.n	80006cc <ITM_SendChar+0x20>
 80006c8:	4770      	bx	lr
  {
    while (ITM->PORT[0U].u32 == 0UL)
    {
      __NOP();
 80006ca:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80006cc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d0f9      	beq.n	80006ca <ITM_SendChar+0x1e>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80006d6:	b2c3      	uxtb	r3, r0
 80006d8:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 80006dc:	7013      	strb	r3, [r2, #0]
  }
  return (ch);
}
 80006de:	4770      	bx	lr

080006e0 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80006e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006e2:	b085      	sub	sp, #20
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80006e4:	2400      	movs	r4, #0
 80006e6:	9400      	str	r4, [sp, #0]
 80006e8:	9401      	str	r4, [sp, #4]
 80006ea:	9402      	str	r4, [sp, #8]
 80006ec:	9403      	str	r4, [sp, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80006ee:	f001 ff39 	bl	8002564 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80006f2:	2501      	movs	r5, #1
 80006f4:	f88d 5000 	strb.w	r5, [sp]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80006f8:	f88d 4001 	strb.w	r4, [sp, #1]
  MPU_InitStruct.BaseAddress = 0x00000000;
 80006fc:	9401      	str	r4, [sp, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80006fe:	231f      	movs	r3, #31
 8000700:	f88d 3008 	strb.w	r3, [sp, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000704:	2387      	movs	r3, #135	@ 0x87
 8000706:	f88d 3009 	strb.w	r3, [sp, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800070a:	f88d 400a 	strb.w	r4, [sp, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800070e:	f88d 400b 	strb.w	r4, [sp, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000712:	f88d 500c 	strb.w	r5, [sp, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000716:	f88d 500d 	strb.w	r5, [sp, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800071a:	f88d 400e 	strb.w	r4, [sp, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800071e:	f88d 400f 	strb.w	r4, [sp, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000722:	4668      	mov	r0, sp
 8000724:	f001 ff3c 	bl	80025a0 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8000728:	f88d 5001 	strb.w	r5, [sp, #1]
  MPU_InitStruct.BaseAddress = 0x30000000;
 800072c:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8000730:	9301      	str	r3, [sp, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_64KB;
 8000732:	270f      	movs	r7, #15
 8000734:	f88d 7008 	strb.w	r7, [sp, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8000738:	f88d 4009 	strb.w	r4, [sp, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 800073c:	f88d 500a 	strb.w	r5, [sp, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8000740:	2603      	movs	r6, #3
 8000742:	f88d 600b 	strb.w	r6, [sp, #11]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000746:	4668      	mov	r0, sp
 8000748:	f001 ff2a 	bl	80025a0 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 800074c:	2302      	movs	r3, #2
 800074e:	f88d 3001 	strb.w	r3, [sp, #1]
  MPU_InitStruct.BaseAddress = 0x30020000;
 8000752:	4b1d      	ldr	r3, [pc, #116]	@ (80007c8 <MPU_Config+0xe8>)
 8000754:	9301      	str	r3, [sp, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_128KB;
 8000756:	2310      	movs	r3, #16
 8000758:	f88d 3008 	strb.w	r3, [sp, #8]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 800075c:	f88d 400d 	strb.w	r4, [sp, #13]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000760:	4668      	mov	r0, sp
 8000762:	f001 ff1d 	bl	80025a0 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER3;
 8000766:	f88d 6001 	strb.w	r6, [sp, #1]
  MPU_InitStruct.BaseAddress = 0x30040000;
 800076a:	4b18      	ldr	r3, [pc, #96]	@ (80007cc <MPU_Config+0xec>)
 800076c:	9301      	str	r3, [sp, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512B;
 800076e:	2308      	movs	r3, #8
 8000770:	f88d 3008 	strb.w	r3, [sp, #8]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000774:	f88d 400a 	strb.w	r4, [sp, #10]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000778:	f88d 500d 	strb.w	r5, [sp, #13]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 800077c:	f88d 500f 	strb.w	r5, [sp, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000780:	4668      	mov	r0, sp
 8000782:	f001 ff0d 	bl	80025a0 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER4;
 8000786:	2604      	movs	r6, #4
 8000788:	f88d 6001 	strb.w	r6, [sp, #1]
  MPU_InitStruct.BaseAddress = 0x38000000;
 800078c:	f04f 5360 	mov.w	r3, #939524096	@ 0x38000000
 8000790:	9301      	str	r3, [sp, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_64KB;
 8000792:	f88d 7008 	strb.w	r7, [sp, #8]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000796:	f88d 400f 	strb.w	r4, [sp, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800079a:	4668      	mov	r0, sp
 800079c:	f001 ff00 	bl	80025a0 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER5;
 80007a0:	2305      	movs	r3, #5
 80007a2:	f88d 3001 	strb.w	r3, [sp, #1]
  MPU_InitStruct.BaseAddress = 0x24000000;
 80007a6:	f04f 5310 	mov.w	r3, #603979776	@ 0x24000000
 80007aa:	9301      	str	r3, [sp, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
 80007ac:	2312      	movs	r3, #18
 80007ae:	f88d 3008 	strb.w	r3, [sp, #8]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 80007b2:	f88d 500a 	strb.w	r5, [sp, #10]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80007b6:	4668      	mov	r0, sp
 80007b8:	f001 fef2 	bl	80025a0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80007bc:	4630      	mov	r0, r6
 80007be:	f001 fedf 	bl	8002580 <HAL_MPU_Enable>

}
 80007c2:	b005      	add	sp, #20
 80007c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007c6:	bf00      	nop
 80007c8:	30020000 	.word	0x30020000
 80007cc:	30040000 	.word	0x30040000

080007d0 <MX_GPIO_Init>:
{
 80007d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80007d4:	b08d      	sub	sp, #52	@ 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d6:	2400      	movs	r4, #0
 80007d8:	9407      	str	r4, [sp, #28]
 80007da:	9408      	str	r4, [sp, #32]
 80007dc:	9409      	str	r4, [sp, #36]	@ 0x24
 80007de:	940a      	str	r4, [sp, #40]	@ 0x28
 80007e0:	940b      	str	r4, [sp, #44]	@ 0x2c
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007e2:	4b89      	ldr	r3, [pc, #548]	@ (8000a08 <MX_GPIO_Init+0x238>)
 80007e4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80007e8:	f042 0210 	orr.w	r2, r2, #16
 80007ec:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80007f0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80007f4:	f002 0210 	and.w	r2, r2, #16
 80007f8:	9201      	str	r2, [sp, #4]
 80007fa:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007fc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000800:	f042 0204 	orr.w	r2, r2, #4
 8000804:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000808:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800080c:	f002 0204 	and.w	r2, r2, #4
 8000810:	9202      	str	r2, [sp, #8]
 8000812:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000814:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000818:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800081c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000820:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000824:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8000828:	9203      	str	r2, [sp, #12]
 800082a:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800082c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000830:	f042 0201 	orr.w	r2, r2, #1
 8000834:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000838:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800083c:	f002 0201 	and.w	r2, r2, #1
 8000840:	9204      	str	r2, [sp, #16]
 8000842:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000844:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000848:	f042 0202 	orr.w	r2, r2, #2
 800084c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000850:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000854:	f002 0202 	and.w	r2, r2, #2
 8000858:	9205      	str	r2, [sp, #20]
 800085a:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800085c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000860:	f042 0208 	orr.w	r2, r2, #8
 8000864:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000868:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800086c:	f003 0308 	and.w	r3, r3, #8
 8000870:	9306      	str	r3, [sp, #24]
 8000872:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOE, SPI2_PD_OFFSET_nCS_C_Pin|SPI2_PD_OFFSET_nCS_B_Pin|SYNC_VIEW_SELECT_Pin|SYNC_LED_Pin
 8000874:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8000a10 <MX_GPIO_Init+0x240>
 8000878:	2201      	movs	r2, #1
 800087a:	f248 013a 	movw	r1, #32826	@ 0x803a
 800087e:	4640      	mov	r0, r8
 8000880:	f002 ffa3 	bl	80037ca <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, SYNC_GAIN_D0_Pin|SYNC_GAIN_D1_Pin|SYNC_GAIN_D2_Pin|SYNC_MUX_SEL0_Pin
 8000884:	4622      	mov	r2, r4
 8000886:	f642 71c1 	movw	r1, #12225	@ 0x2fc1
 800088a:	4640      	mov	r0, r8
 800088c:	f002 ff9d 	bl	80037ca <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, RMII_nRESET_Pin|SPI2_PD_OFFSET_nCS_A_Pin, GPIO_PIN_SET);
 8000890:	f8df 9180 	ldr.w	r9, [pc, #384]	@ 8000a14 <MX_GPIO_Init+0x244>
 8000894:	2201      	movs	r2, #1
 8000896:	f640 0101 	movw	r1, #2049	@ 0x801
 800089a:	4648      	mov	r0, r9
 800089c:	f002 ff95 	bl	80037ca <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, SPI_SYNC_Q_nCS_10K_Pin|SPI_SYNC_FQ_nCS_1K_Pin|HALT_LED_Pin|POW_CLT_V3P3D_Pin
 80008a0:	4f5a      	ldr	r7, [pc, #360]	@ (8000a0c <MX_GPIO_Init+0x23c>)
 80008a2:	2201      	movs	r2, #1
 80008a4:	f248 31d1 	movw	r1, #33745	@ 0x83d1
 80008a8:	4638      	mov	r0, r7
 80008aa:	f002 ff8e 	bl	80037ca <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, POW_CLT_V5P0C_Pin|PEAK_RST_Pin, GPIO_PIN_RESET);
 80008ae:	4622      	mov	r2, r4
 80008b0:	2122      	movs	r1, #34	@ 0x22
 80008b2:	4638      	mov	r0, r7
 80008b4:	f002 ff89 	bl	80037ca <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = SPI2_PD_OFFSET_nCS_C_Pin|SPI2_PD_OFFSET_nCS_B_Pin|SYNC_VIEW_SELECT_Pin|SYNC_GAIN_D0_Pin
 80008b8:	f640 73fb 	movw	r3, #4091	@ 0xffb
 80008bc:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008be:	2501      	movs	r5, #1
 80008c0:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008c2:	9509      	str	r5, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008c4:	2602      	movs	r6, #2
 80008c6:	960a      	str	r6, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80008c8:	a907      	add	r1, sp, #28
 80008ca:	4640      	mov	r0, r8
 80008cc:	f002 fdbe 	bl	800344c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RMII_nINT_WAKE_UP2_Pin|RMII_RXER_PHYAD0_Pin;
 80008d0:	f242 0301 	movw	r3, #8193	@ 0x2001
 80008d4:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008d6:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d8:	9409      	str	r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008da:	f8df a13c 	ldr.w	sl, [pc, #316]	@ 8000a18 <MX_GPIO_Init+0x248>
 80008de:	a907      	add	r1, sp, #28
 80008e0:	4650      	mov	r0, sl
 80008e2:	f002 fdb3 	bl	800344c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = AC_POE_SYNC_Pin;
 80008e6:	2308      	movs	r3, #8
 80008e8:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008ea:	f44f 1b88 	mov.w	fp, #1114112	@ 0x110000
 80008ee:	f8cd b020 	str.w	fp, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008f2:	9509      	str	r5, [sp, #36]	@ 0x24
  HAL_GPIO_Init(AC_POE_SYNC_GPIO_Port, &GPIO_InitStruct);
 80008f4:	a907      	add	r1, sp, #28
 80008f6:	4650      	mov	r0, sl
 80008f8:	f002 fda8 	bl	800344c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RMII_nRESET_Pin|SPI2_PD_OFFSET_nCS_A_Pin;
 80008fc:	f640 0301 	movw	r3, #2049	@ 0x801
 8000900:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000902:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000904:	9509      	str	r5, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000906:	960a      	str	r6, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000908:	a907      	add	r1, sp, #28
 800090a:	4648      	mov	r0, r9
 800090c:	f002 fd9e 	bl	800344c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SYNC_NOTCH_SELECT_Pin;
 8000910:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000914:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000916:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000918:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800091a:	960a      	str	r6, [sp, #40]	@ 0x28
  HAL_GPIO_Init(SYNC_NOTCH_SELECT_GPIO_Port, &GPIO_InitStruct);
 800091c:	a907      	add	r1, sp, #28
 800091e:	4640      	mov	r0, r8
 8000920:	f002 fd94 	bl	800344c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SYNC_LED_Pin;
 8000924:	f44f 4a00 	mov.w	sl, #32768	@ 0x8000
 8000928:	f8cd a01c 	str.w	sl, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800092c:	2311      	movs	r3, #17
 800092e:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000930:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000932:	960a      	str	r6, [sp, #40]	@ 0x28
  HAL_GPIO_Init(SYNC_LED_GPIO_Port, &GPIO_InitStruct);
 8000934:	a907      	add	r1, sp, #28
 8000936:	4640      	mov	r0, r8
 8000938:	f002 fd88 	bl	800344c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SPI_SYNC_Q_nCS_10K_Pin|SPI_SYNC_FQ_nCS_1K_Pin|SPI_SYNC_OFFSET_nCS_Pin|SPI_SYNC_FQ_nCS_50K_Pin;
 800093c:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8000940:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000942:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000944:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000946:	960a      	str	r6, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000948:	a907      	add	r1, sp, #28
 800094a:	4638      	mov	r0, r7
 800094c:	f002 fd7e 	bl	800344c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SYNC_TTL_OUT_Pin;
 8000950:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000954:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000956:	f8cd b020 	str.w	fp, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800095a:	9509      	str	r5, [sp, #36]	@ 0x24
  HAL_GPIO_Init(SYNC_TTL_OUT_GPIO_Port, &GPIO_InitStruct);
 800095c:	a907      	add	r1, sp, #28
 800095e:	4638      	mov	r0, r7
 8000960:	f002 fd74 	bl	800344c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RUN_LED_Pin;
 8000964:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000968:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800096a:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800096c:	9509      	str	r5, [sp, #36]	@ 0x24
  HAL_GPIO_Init(RUN_LED_GPIO_Port, &GPIO_InitStruct);
 800096e:	a907      	add	r1, sp, #28
 8000970:	4638      	mov	r0, r7
 8000972:	f002 fd6b 	bl	800344c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = HALT_LED_Pin;
 8000976:	f8cd a01c 	str.w	sl, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800097a:	2311      	movs	r3, #17
 800097c:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097e:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000980:	960a      	str	r6, [sp, #40]	@ 0x28
  HAL_GPIO_Init(HALT_LED_GPIO_Port, &GPIO_InitStruct);
 8000982:	a907      	add	r1, sp, #28
 8000984:	4638      	mov	r0, r7
 8000986:	f002 fd61 	bl	800344c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SDMMC1_DET_Pin;
 800098a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800098e:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000990:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000992:	9509      	str	r5, [sp, #36]	@ 0x24
  HAL_GPIO_Init(SDMMC1_DET_GPIO_Port, &GPIO_InitStruct);
 8000994:	a907      	add	r1, sp, #28
 8000996:	4648      	mov	r0, r9
 8000998:	f002 fd58 	bl	800344c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800099c:	f8cd a01c 	str.w	sl, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009a0:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a2:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009a4:	940a      	str	r4, [sp, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80009a6:	2305      	movs	r3, #5
 80009a8:	930b      	str	r3, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009aa:	a907      	add	r1, sp, #28
 80009ac:	4648      	mov	r0, r9
 80009ae:	f002 fd4d 	bl	800344c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = POW_CLT_V3P3D_Pin|POW_CLT_V5P0C_Pin|POW_CLT_V3P3C_Pin;
 80009b2:	2313      	movs	r3, #19
 80009b4:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009b6:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009b8:	9509      	str	r5, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009ba:	960a      	str	r6, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80009bc:	a907      	add	r1, sp, #28
 80009be:	4638      	mov	r0, r7
 80009c0:	f002 fd44 	bl	800344c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = PEAK_RST_Pin;
 80009c4:	2320      	movs	r3, #32
 80009c6:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009c8:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80009ca:	9609      	str	r6, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009cc:	2303      	movs	r3, #3
 80009ce:	930a      	str	r3, [sp, #40]	@ 0x28
  HAL_GPIO_Init(PEAK_RST_GPIO_Port, &GPIO_InitStruct);
 80009d0:	a907      	add	r1, sp, #28
 80009d2:	4638      	mov	r0, r7
 80009d4:	f002 fd3a 	bl	800344c <HAL_GPIO_Init>
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA0, SYSCFG_SWITCH_PA0_CLOSE);
 80009d8:	4621      	mov	r1, r4
 80009da:	f04f 7080 	mov.w	r0, #16777216	@ 0x1000000
 80009de:	f001 fbc5 	bl	800216c <HAL_SYSCFG_AnalogSwitchConfig>
  HAL_NVIC_SetPriority(AC_POE_SYNC_EXTI_IRQn, 2, 0);
 80009e2:	4622      	mov	r2, r4
 80009e4:	4631      	mov	r1, r6
 80009e6:	2009      	movs	r0, #9
 80009e8:	f001 fda4 	bl	8002534 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AC_POE_SYNC_EXTI_IRQn);
 80009ec:	2009      	movs	r0, #9
 80009ee:	f001 fdb1 	bl	8002554 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(SYNC_TTL_OUT_EXTI_IRQn, 2, 0);
 80009f2:	4622      	mov	r2, r4
 80009f4:	4631      	mov	r1, r6
 80009f6:	2028      	movs	r0, #40	@ 0x28
 80009f8:	f001 fd9c 	bl	8002534 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SYNC_TTL_OUT_EXTI_IRQn);
 80009fc:	2028      	movs	r0, #40	@ 0x28
 80009fe:	f001 fda9 	bl	8002554 <HAL_NVIC_EnableIRQ>
}
 8000a02:	b00d      	add	sp, #52	@ 0x34
 8000a04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000a08:	58024400 	.word	0x58024400
 8000a0c:	58020c00 	.word	0x58020c00
 8000a10:	58021000 	.word	0x58021000
 8000a14:	58020000 	.word	0x58020000
 8000a18:	58020800 	.word	0x58020800

08000a1c <MX_DMA_Init>:
{
 8000a1c:	b500      	push	{lr}
 8000a1e:	b083      	sub	sp, #12
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000a20:	4b1d      	ldr	r3, [pc, #116]	@ (8000a98 <MX_DMA_Init+0x7c>)
 8000a22:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 8000a26:	f042 0202 	orr.w	r2, r2, #2
 8000a2a:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
 8000a2e:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 8000a32:	f002 0202 	and.w	r2, r2, #2
 8000a36:	9200      	str	r2, [sp, #0]
 8000a38:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a3a:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 8000a3e:	f042 0201 	orr.w	r2, r2, #1
 8000a42:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
 8000a46:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000a4a:	f003 0301 	and.w	r3, r3, #1
 8000a4e:	9301      	str	r3, [sp, #4]
 8000a50:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000a52:	2200      	movs	r2, #0
 8000a54:	4611      	mov	r1, r2
 8000a56:	200b      	movs	r0, #11
 8000a58:	f001 fd6c 	bl	8002534 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000a5c:	200b      	movs	r0, #11
 8000a5e:	f001 fd79 	bl	8002554 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000a62:	2200      	movs	r2, #0
 8000a64:	4611      	mov	r1, r2
 8000a66:	200c      	movs	r0, #12
 8000a68:	f001 fd64 	bl	8002534 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000a6c:	200c      	movs	r0, #12
 8000a6e:	f001 fd71 	bl	8002554 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000a72:	2200      	movs	r2, #0
 8000a74:	4611      	mov	r1, r2
 8000a76:	200d      	movs	r0, #13
 8000a78:	f001 fd5c 	bl	8002534 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000a7c:	200d      	movs	r0, #13
 8000a7e:	f001 fd69 	bl	8002554 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000a82:	2200      	movs	r2, #0
 8000a84:	4611      	mov	r1, r2
 8000a86:	2038      	movs	r0, #56	@ 0x38
 8000a88:	f001 fd54 	bl	8002534 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000a8c:	2038      	movs	r0, #56	@ 0x38
 8000a8e:	f001 fd61 	bl	8002554 <HAL_NVIC_EnableIRQ>
}
 8000a92:	b003      	add	sp, #12
 8000a94:	f85d fb04 	ldr.w	pc, [sp], #4
 8000a98:	58024400 	.word	0x58024400

08000a9c <MX_BDMA_Init>:
{
 8000a9c:	b500      	push	{lr}
 8000a9e:	b083      	sub	sp, #12
  __HAL_RCC_BDMA_CLK_ENABLE();
 8000aa0:	4b0b      	ldr	r3, [pc, #44]	@ (8000ad0 <MX_BDMA_Init+0x34>)
 8000aa2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000aa6:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 8000aaa:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000aae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ab2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ab6:	9301      	str	r3, [sp, #4]
 8000ab8:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(BDMA_Channel0_IRQn, 0, 0);
 8000aba:	2200      	movs	r2, #0
 8000abc:	4611      	mov	r1, r2
 8000abe:	2081      	movs	r0, #129	@ 0x81
 8000ac0:	f001 fd38 	bl	8002534 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(BDMA_Channel0_IRQn);
 8000ac4:	2081      	movs	r0, #129	@ 0x81
 8000ac6:	f001 fd45 	bl	8002554 <HAL_NVIC_EnableIRQ>
}
 8000aca:	b003      	add	sp, #12
 8000acc:	f85d fb04 	ldr.w	pc, [sp], #4
 8000ad0:	58024400 	.word	0x58024400

08000ad4 <_write>:
{
 8000ad4:	b570      	push	{r4, r5, r6, lr}
 8000ad6:	4615      	mov	r5, r2
  if ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk) &&
 8000ad8:	4b10      	ldr	r3, [pc, #64]	@ (8000b1c <_write+0x48>)
 8000ada:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8000ade:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8000ae2:	d00e      	beq.n	8000b02 <_write+0x2e>
 8000ae4:	460c      	mov	r4, r1
      (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
 8000ae6:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000aea:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
  if ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk) &&
 8000aee:	f013 0f01 	tst.w	r3, #1
 8000af2:	d006      	beq.n	8000b02 <_write+0x2e>
      (ITM->TER & 1UL))
 8000af4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000af8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
      (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
 8000afc:	f013 0f01 	tst.w	r3, #1
 8000b00:	d109      	bne.n	8000b16 <_write+0x42>
}
 8000b02:	4628      	mov	r0, r5
 8000b04:	bd70      	pop	{r4, r5, r6, pc}
      ITM_SendChar(*buffer++);
 8000b06:	f814 0b01 	ldrb.w	r0, [r4], #1
 8000b0a:	f7ff fdcf 	bl	80006ac <ITM_SendChar>
    for(int i = 0; i < size; i++) {
 8000b0e:	3601      	adds	r6, #1
 8000b10:	42ae      	cmp	r6, r5
 8000b12:	d3f8      	bcc.n	8000b06 <_write+0x32>
 8000b14:	e7f5      	b.n	8000b02 <_write+0x2e>
 8000b16:	2600      	movs	r6, #0
 8000b18:	e7fa      	b.n	8000b10 <_write+0x3c>
 8000b1a:	bf00      	nop
 8000b1c:	e000ed00 	.word	0xe000ed00

08000b20 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b20:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000b22:	6802      	ldr	r2, [r0, #0]
 8000b24:	4b03      	ldr	r3, [pc, #12]	@ (8000b34 <HAL_TIM_PeriodElapsedCallback+0x14>)
 8000b26:	429a      	cmp	r2, r3
 8000b28:	d000      	beq.n	8000b2c <HAL_TIM_PeriodElapsedCallback+0xc>
  {
    HAL_IncTick();
  }
  /* USER CODE END Callback 1 */
}
 8000b2a:	bd08      	pop	{r3, pc}
    HAL_IncTick();
 8000b2c:	f001 faf2 	bl	8002114 <HAL_IncTick>
}
 8000b30:	e7fb      	b.n	8000b2a <HAL_TIM_PeriodElapsedCallback+0xa>
 8000b32:	bf00      	nop
 8000b34:	40001000 	.word	0x40001000

08000b38 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b38:	b672      	cpsid	i
  __ASM volatile ("cpsie i" : : : "memory");
 8000b3a:	b662      	cpsie	i
    // 전역 interrupt 활성화
	  __enable_irq();
    break;
  }
  /* USER CODE END Error_Handler_Debug */
}
 8000b3c:	4770      	bx	lr
	...

08000b40 <MX_RTC_Init>:
{
 8000b40:	b510      	push	{r4, lr}
 8000b42:	b086      	sub	sp, #24
  RTC_TimeTypeDef sTime = {0};
 8000b44:	2300      	movs	r3, #0
 8000b46:	9301      	str	r3, [sp, #4]
 8000b48:	9302      	str	r3, [sp, #8]
 8000b4a:	9303      	str	r3, [sp, #12]
 8000b4c:	9304      	str	r3, [sp, #16]
 8000b4e:	9305      	str	r3, [sp, #20]
  RTC_DateTypeDef sDate = {0};
 8000b50:	9300      	str	r3, [sp, #0]
  hrtc.Instance = RTC;
 8000b52:	482b      	ldr	r0, [pc, #172]	@ (8000c00 <MX_RTC_Init+0xc0>)
 8000b54:	4a2b      	ldr	r2, [pc, #172]	@ (8000c04 <MX_RTC_Init+0xc4>)
 8000b56:	6002      	str	r2, [r0, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000b58:	6043      	str	r3, [r0, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000b5a:	227f      	movs	r2, #127	@ 0x7f
 8000b5c:	6082      	str	r2, [r0, #8]
  hrtc.Init.SynchPrediv = 255;
 8000b5e:	22ff      	movs	r2, #255	@ 0xff
 8000b60:	60c2      	str	r2, [r0, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000b62:	6103      	str	r3, [r0, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000b64:	6183      	str	r3, [r0, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000b66:	61c3      	str	r3, [r0, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000b68:	6143      	str	r3, [r0, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000b6a:	f005 f9c1 	bl	8005ef0 <HAL_RTC_Init>
 8000b6e:	b980      	cbnz	r0, 8000b92 <MX_RTC_Init+0x52>
  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000b70:	4c23      	ldr	r4, [pc, #140]	@ (8000c00 <MX_RTC_Init+0xc0>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	a901      	add	r1, sp, #4
 8000b76:	4620      	mov	r0, r4
 8000b78:	f005 fad7 	bl	800612a <HAL_RTC_GetTime>
  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	4669      	mov	r1, sp
 8000b80:	4620      	mov	r0, r4
 8000b82:	f005 faf8 	bl	8006176 <HAL_RTC_GetDate>
  if (sDate.Year < 25)
 8000b86:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8000b8a:	2b18      	cmp	r3, #24
 8000b8c:	d904      	bls.n	8000b98 <MX_RTC_Init+0x58>
}
 8000b8e:	b006      	add	sp, #24
 8000b90:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000b92:	f7ff ffd1 	bl	8000b38 <Error_Handler>
 8000b96:	e7eb      	b.n	8000b70 <MX_RTC_Init+0x30>
  sTime.Hours = 23;
 8000b98:	2317      	movs	r3, #23
 8000b9a:	f88d 3004 	strb.w	r3, [sp, #4]
  sTime.Minutes = 59;
 8000b9e:	233b      	movs	r3, #59	@ 0x3b
 8000ba0:	f88d 3005 	strb.w	r3, [sp, #5]
  sTime.Seconds = 0;
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	f88d 2006 	strb.w	r2, [sp, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000baa:	9204      	str	r2, [sp, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_SET;
 8000bac:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8000bb0:	9305      	str	r3, [sp, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8000bb2:	a901      	add	r1, sp, #4
 8000bb4:	4620      	mov	r0, r4
 8000bb6:	f005 f9f9 	bl	8005fac <HAL_RTC_SetTime>
 8000bba:	b9d8      	cbnz	r0, 8000bf4 <MX_RTC_Init+0xb4>
  sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 8000bbc:	2303      	movs	r3, #3
 8000bbe:	f88d 3000 	strb.w	r3, [sp]
  sDate.Month = RTC_MONTH_DECEMBER;
 8000bc2:	2312      	movs	r3, #18
 8000bc4:	f88d 3001 	strb.w	r3, [sp, #1]
  sDate.Date = 17;
 8000bc8:	2311      	movs	r3, #17
 8000bca:	f88d 3002 	strb.w	r3, [sp, #2]
  sDate.Year = 25;
 8000bce:	2319      	movs	r3, #25
 8000bd0:	f88d 3003 	strb.w	r3, [sp, #3]
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	4669      	mov	r1, sp
 8000bd8:	4809      	ldr	r0, [pc, #36]	@ (8000c00 <MX_RTC_Init+0xc0>)
 8000bda:	f005 fa4b 	bl	8006074 <HAL_RTC_SetDate>
 8000bde:	b960      	cbnz	r0, 8000bfa <MX_RTC_Init+0xba>
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 10, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 8000be0:	2204      	movs	r2, #4
 8000be2:	210a      	movs	r1, #10
 8000be4:	4806      	ldr	r0, [pc, #24]	@ (8000c00 <MX_RTC_Init+0xc0>)
 8000be6:	f005 fae5 	bl	80061b4 <HAL_RTCEx_SetWakeUpTimer_IT>
 8000bea:	2800      	cmp	r0, #0
 8000bec:	d0cf      	beq.n	8000b8e <MX_RTC_Init+0x4e>
    Error_Handler();
 8000bee:	f7ff ffa3 	bl	8000b38 <Error_Handler>
}
 8000bf2:	e7cc      	b.n	8000b8e <MX_RTC_Init+0x4e>
    Error_Handler();
 8000bf4:	f7ff ffa0 	bl	8000b38 <Error_Handler>
 8000bf8:	e7e0      	b.n	8000bbc <MX_RTC_Init+0x7c>
    Error_Handler();
 8000bfa:	f7ff ff9d 	bl	8000b38 <Error_Handler>
 8000bfe:	e7ef      	b.n	8000be0 <MX_RTC_Init+0xa0>
 8000c00:	20000408 	.word	0x20000408
 8000c04:	58004000 	.word	0x58004000

08000c08 <MX_SDMMC1_SD_Init>:
{
 8000c08:	b508      	push	{r3, lr}
  hsd1.Instance = SDMMC1;
 8000c0a:	4809      	ldr	r0, [pc, #36]	@ (8000c30 <MX_SDMMC1_SD_Init+0x28>)
 8000c0c:	4b09      	ldr	r3, [pc, #36]	@ (8000c34 <MX_SDMMC1_SD_Init+0x2c>)
 8000c0e:	6003      	str	r3, [r0, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8000c10:	2300      	movs	r3, #0
 8000c12:	6043      	str	r3, [r0, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8000c14:	6083      	str	r3, [r0, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8000c16:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000c1a:	60c2      	str	r2, [r0, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8000c1c:	6103      	str	r3, [r0, #16]
  hsd1.Init.ClockDiv = 10;
 8000c1e:	230a      	movs	r3, #10
 8000c20:	6143      	str	r3, [r0, #20]
  if (HAL_SD_Init(&hsd1) != HAL_OK)
 8000c22:	f006 fa76 	bl	8007112 <HAL_SD_Init>
 8000c26:	b900      	cbnz	r0, 8000c2a <MX_SDMMC1_SD_Init+0x22>
}
 8000c28:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000c2a:	f7ff ff85 	bl	8000b38 <Error_Handler>
}
 8000c2e:	e7fb      	b.n	8000c28 <MX_SDMMC1_SD_Init+0x20>
 8000c30:	2000038c 	.word	0x2000038c
 8000c34:	52007000 	.word	0x52007000

08000c38 <SystemClock_Config>:
{
 8000c38:	b500      	push	{lr}
 8000c3a:	b09d      	sub	sp, #116	@ 0x74
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c3c:	224c      	movs	r2, #76	@ 0x4c
 8000c3e:	2100      	movs	r1, #0
 8000c40:	a809      	add	r0, sp, #36	@ 0x24
 8000c42:	f00a fa47 	bl	800b0d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c46:	2220      	movs	r2, #32
 8000c48:	2100      	movs	r1, #0
 8000c4a:	a801      	add	r0, sp, #4
 8000c4c:	f00a fa42 	bl	800b0d4 <memset>
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000c50:	2002      	movs	r0, #2
 8000c52:	f002 fdd9 	bl	8003808 <HAL_PWREx_ConfigSupply>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000c56:	2300      	movs	r3, #0
 8000c58:	9300      	str	r3, [sp, #0]
 8000c5a:	4b2d      	ldr	r3, [pc, #180]	@ (8000d10 <SystemClock_Config+0xd8>)
 8000c5c:	699a      	ldr	r2, [r3, #24]
 8000c5e:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8000c62:	619a      	str	r2, [r3, #24]
 8000c64:	699b      	ldr	r3, [r3, #24]
 8000c66:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000c6a:	9300      	str	r3, [sp, #0]
 8000c6c:	4b29      	ldr	r3, [pc, #164]	@ (8000d14 <SystemClock_Config+0xdc>)
 8000c6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000c70:	f042 0201 	orr.w	r2, r2, #1
 8000c74:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000c76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c78:	f003 0301 	and.w	r3, r3, #1
 8000c7c:	9300      	str	r3, [sp, #0]
 8000c7e:	9b00      	ldr	r3, [sp, #0]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000c80:	4b23      	ldr	r3, [pc, #140]	@ (8000d10 <SystemClock_Config+0xd8>)
 8000c82:	699b      	ldr	r3, [r3, #24]
 8000c84:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8000c88:	d0fa      	beq.n	8000c80 <SystemClock_Config+0x48>
  HAL_PWR_EnableBkUpAccess();
 8000c8a:	f002 fdb5 	bl	80037f8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000c8e:	f001 fa67 	bl	8002160 <HAL_GetREVID>
 8000c92:	4a21      	ldr	r2, [pc, #132]	@ (8000d18 <SystemClock_Config+0xe0>)
 8000c94:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8000c96:	f023 0318 	bic.w	r3, r3, #24
 8000c9a:	6713      	str	r3, [r2, #112]	@ 0x70
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE
 8000c9c:	230d      	movs	r3, #13
 8000c9e:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ca0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ca4:	930a      	str	r3, [sp, #40]	@ 0x28
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	920b      	str	r2, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000caa:	920e      	str	r2, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cac:	2302      	movs	r3, #2
 8000cae:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000cb0:	9313      	str	r3, [sp, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000cb2:	9214      	str	r2, [sp, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 120;
 8000cb4:	2278      	movs	r2, #120	@ 0x78
 8000cb6:	9215      	str	r2, [sp, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000cb8:	9316      	str	r3, [sp, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8000cba:	2205      	movs	r2, #5
 8000cbc:	9217      	str	r2, [sp, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000cbe:	9318      	str	r3, [sp, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000cc0:	230c      	movs	r3, #12
 8000cc2:	9319      	str	r3, [sp, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	931a      	str	r3, [sp, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000cc8:	931b      	str	r3, [sp, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cca:	a809      	add	r0, sp, #36	@ 0x24
 8000ccc:	f002 fdd4 	bl	8003878 <HAL_RCC_OscConfig>
 8000cd0:	b9b8      	cbnz	r0, 8000d02 <SystemClock_Config+0xca>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cd2:	233f      	movs	r3, #63	@ 0x3f
 8000cd4:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cd6:	2303      	movs	r3, #3
 8000cd8:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000cde:	2308      	movs	r3, #8
 8000ce0:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000ce2:	2340      	movs	r3, #64	@ 0x40
 8000ce4:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000ce6:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000ce8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000cec:	9207      	str	r2, [sp, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000cee:	9308      	str	r3, [sp, #32]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000cf0:	2104      	movs	r1, #4
 8000cf2:	eb0d 0001 	add.w	r0, sp, r1
 8000cf6:	f003 fa13 	bl	8004120 <HAL_RCC_ClockConfig>
 8000cfa:	b928      	cbnz	r0, 8000d08 <SystemClock_Config+0xd0>
}
 8000cfc:	b01d      	add	sp, #116	@ 0x74
 8000cfe:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000d02:	f7ff ff19 	bl	8000b38 <Error_Handler>
 8000d06:	e7e4      	b.n	8000cd2 <SystemClock_Config+0x9a>
    Error_Handler();
 8000d08:	f7ff ff16 	bl	8000b38 <Error_Handler>
}
 8000d0c:	e7f6      	b.n	8000cfc <SystemClock_Config+0xc4>
 8000d0e:	bf00      	nop
 8000d10:	58024800 	.word	0x58024800
 8000d14:	58000400 	.word	0x58000400
 8000d18:	58024400 	.word	0x58024400

08000d1c <PeriphCommonClock_Config>:
{
 8000d1c:	b510      	push	{r4, lr}
 8000d1e:	b0b0      	sub	sp, #192	@ 0xc0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d20:	24c0      	movs	r4, #192	@ 0xc0
 8000d22:	4622      	mov	r2, r4
 8000d24:	2100      	movs	r1, #0
 8000d26:	4668      	mov	r0, sp
 8000d28:	f00a f9d4 	bl	800b0d4 <memset>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000d2c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000d30:	2300      	movs	r3, #0
 8000d32:	e9cd 2300 	strd	r2, r3, [sp]
  PeriphClkInitStruct.PLL2.PLL2M = 1;
 8000d36:	2301      	movs	r3, #1
 8000d38:	9302      	str	r3, [sp, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 18;
 8000d3a:	2312      	movs	r3, #18
 8000d3c:	9303      	str	r3, [sp, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000d3e:	2302      	movs	r3, #2
 8000d40:	9304      	str	r3, [sp, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000d42:	9305      	str	r3, [sp, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000d44:	9306      	str	r3, [sp, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000d46:	9407      	str	r4, [sp, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8000d48:	2320      	movs	r3, #32
 8000d4a:	9308      	str	r3, [sp, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 6144;
 8000d4c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000d50:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d52:	4668      	mov	r0, sp
 8000d54:	f003 fc94 	bl	8004680 <HAL_RCCEx_PeriphCLKConfig>
 8000d58:	b908      	cbnz	r0, 8000d5e <PeriphCommonClock_Config+0x42>
}
 8000d5a:	b030      	add	sp, #192	@ 0xc0
 8000d5c:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000d5e:	f7ff feeb 	bl	8000b38 <Error_Handler>
}
 8000d62:	e7fa      	b.n	8000d5a <PeriphCommonClock_Config+0x3e>

08000d64 <main>:
{
 8000d64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000d68:	b0ca      	sub	sp, #296	@ 0x128
  MPU_Config();
 8000d6a:	f7ff fcb9 	bl	80006e0 <MPU_Config>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000d6e:	4ba0      	ldr	r3, [pc, #640]	@ (8000ff0 <main+0x28c>)
 8000d70:	695b      	ldr	r3, [r3, #20]
 8000d72:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8000d76:	d113      	bne.n	8000da0 <main+0x3c>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000d78:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000d7c:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000d80:	4b9b      	ldr	r3, [pc, #620]	@ (8000ff0 <main+0x28c>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000d88:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000d8c:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000d90:	695a      	ldr	r2, [r3, #20]
 8000d92:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8000d96:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000d98:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000d9c:	f3bf 8f6f 	isb	sy
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000da0:	4b93      	ldr	r3, [pc, #588]	@ (8000ff0 <main+0x28c>)
 8000da2:	695b      	ldr	r3, [r3, #20]
 8000da4:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8000da8:	d127      	bne.n	8000dfa <main+0x96>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000daa:	4b91      	ldr	r3, [pc, #580]	@ (8000ff0 <main+0x28c>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000db2:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 8000db6:	f8d3 4080 	ldr.w	r4, [r3, #128]	@ 0x80
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000dba:	f3c4 304e 	ubfx	r0, r4, #13, #15
 8000dbe:	e000      	b.n	8000dc2 <main+0x5e>
    } while(sets-- != 0U);
 8000dc0:	4618      	mov	r0, r3
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000dc2:	f3c4 02c9 	ubfx	r2, r4, #3, #10
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000dc6:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8000dca:	ea03 1340 	and.w	r3, r3, r0, lsl #5
 8000dce:	ea43 7382 	orr.w	r3, r3, r2, lsl #30
 8000dd2:	4987      	ldr	r1, [pc, #540]	@ (8000ff0 <main+0x28c>)
 8000dd4:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
      } while (ways-- != 0U);
 8000dd8:	4613      	mov	r3, r2
 8000dda:	3a01      	subs	r2, #1
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d1f2      	bne.n	8000dc6 <main+0x62>
    } while(sets-- != 0U);
 8000de0:	1e43      	subs	r3, r0, #1
 8000de2:	2800      	cmp	r0, #0
 8000de4:	d1ec      	bne.n	8000dc0 <main+0x5c>
 8000de6:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000dea:	694b      	ldr	r3, [r1, #20]
 8000dec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000df0:	614b      	str	r3, [r1, #20]
 8000df2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000df6:	f3bf 8f6f 	isb	sy
  HAL_Init();
 8000dfa:	f001 f95d 	bl	80020b8 <HAL_Init>
  SystemClock_Config();
 8000dfe:	f7ff ff1b 	bl	8000c38 <SystemClock_Config>
  PeriphCommonClock_Config();
 8000e02:	f7ff ff8b 	bl	8000d1c <PeriphCommonClock_Config>
  MX_GPIO_Init();
 8000e06:	f7ff fce3 	bl	80007d0 <MX_GPIO_Init>
  POW_CLT_V3P3C_ON();
 8000e0a:	4c7a      	ldr	r4, [pc, #488]	@ (8000ff4 <main+0x290>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	2110      	movs	r1, #16
 8000e10:	4620      	mov	r0, r4
 8000e12:	f002 fcda 	bl	80037ca <HAL_GPIO_WritePin>
  POW_CLT_V3P3D_ON();
 8000e16:	2200      	movs	r2, #0
 8000e18:	2101      	movs	r1, #1
 8000e1a:	4620      	mov	r0, r4
 8000e1c:	f002 fcd5 	bl	80037ca <HAL_GPIO_WritePin>
  POW_CLT_V3P3E_ON();
 8000e20:	4d75      	ldr	r5, [pc, #468]	@ (8000ff8 <main+0x294>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	2102      	movs	r1, #2
 8000e26:	4628      	mov	r0, r5
 8000e28:	f002 fccf 	bl	80037ca <HAL_GPIO_WritePin>
  POW_CTL_V5P0A_ON();
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	4611      	mov	r1, r2
 8000e30:	4628      	mov	r0, r5
 8000e32:	f002 fcca 	bl	80037ca <HAL_GPIO_WritePin>
  POW_CLT_V5P0C_ON();
 8000e36:	2201      	movs	r2, #1
 8000e38:	2102      	movs	r1, #2
 8000e3a:	4620      	mov	r0, r4
 8000e3c:	f002 fcc5 	bl	80037ca <HAL_GPIO_WritePin>
  HAL_Delay(500);
 8000e40:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000e44:	f001 f978 	bl	8002138 <HAL_Delay>
  MX_DMA_Init();
 8000e48:	f7ff fde8 	bl	8000a1c <MX_DMA_Init>
  MX_BDMA_Init();
 8000e4c:	f7ff fe26 	bl	8000a9c <MX_BDMA_Init>
  MX_FATFS_Init();
 8000e50:	f007 fa98 	bl	8008384 <MX_FATFS_Init>
  MX_RTC_Init();
 8000e54:	f7ff fe74 	bl	8000b40 <MX_RTC_Init>
  MX_SDMMC1_SD_Init();
 8000e58:	f7ff fed6 	bl	8000c08 <MX_SDMMC1_SD_Init>
  HAL_PWREx_EnableBatteryCharging(PWR_BATTERY_CHARGING_RESISTOR_1_5);
 8000e5c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000e60:	f002 fcfc 	bl	800385c <HAL_PWREx_EnableBatteryCharging>
  char filename[128] = {0};
 8000e64:	2280      	movs	r2, #128	@ 0x80
 8000e66:	2100      	movs	r1, #0
 8000e68:	a82a      	add	r0, sp, #168	@ 0xa8
 8000e6a:	f00a f933 	bl	800b0d4 <memset>
  RTC_TimeTypeDef sTime = {0};
 8000e6e:	2500      	movs	r5, #0
 8000e70:	9525      	str	r5, [sp, #148]	@ 0x94
 8000e72:	9526      	str	r5, [sp, #152]	@ 0x98
 8000e74:	9527      	str	r5, [sp, #156]	@ 0x9c
 8000e76:	9528      	str	r5, [sp, #160]	@ 0xa0
 8000e78:	9529      	str	r5, [sp, #164]	@ 0xa4
  RTC_DateTypeDef sDate = {0};
 8000e7a:	9524      	str	r5, [sp, #144]	@ 0x90
  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000e7c:	4c5f      	ldr	r4, [pc, #380]	@ (8000ffc <main+0x298>)
 8000e7e:	462a      	mov	r2, r5
 8000e80:	a925      	add	r1, sp, #148	@ 0x94
 8000e82:	4620      	mov	r0, r4
 8000e84:	f005 f951 	bl	800612a <HAL_RTC_GetTime>
  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8000e88:	462a      	mov	r2, r5
 8000e8a:	a924      	add	r1, sp, #144	@ 0x90
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	f005 f972 	bl	8006176 <HAL_RTC_GetDate>
  last_sec = sTime.Seconds;
 8000e92:	f89d 6096 	ldrb.w	r6, [sp, #150]	@ 0x96
  memset(prpd_data_buffer, '1', sizeof(prpd_data_buffer));
 8000e96:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000e9a:	2131      	movs	r1, #49	@ 0x31
 8000e9c:	4858      	ldr	r0, [pc, #352]	@ (8001000 <main+0x29c>)
 8000e9e:	f00a f919 	bl	800b0d4 <memset>
  char temp_header[64] = {0};
 8000ea2:	2440      	movs	r4, #64	@ 0x40
 8000ea4:	4622      	mov	r2, r4
 8000ea6:	4629      	mov	r1, r5
 8000ea8:	a814      	add	r0, sp, #80	@ 0x50
 8000eaa:	f00a f913 	bl	800b0d4 <memset>
  uint16_t file_header_temp_buffer[32] = {0};
 8000eae:	4622      	mov	r2, r4
 8000eb0:	4629      	mov	r1, r5
 8000eb2:	a804      	add	r0, sp, #16
 8000eb4:	f00a f90e 	bl	800b0d4 <memset>
  HAL_Delay(500);
 8000eb8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000ebc:	f001 f93c 	bl	8002138 <HAL_Delay>
 8000ec0:	e028      	b.n	8000f14 <main+0x1b0>
      else if((last_sec != sTime.Seconds) && (elapsed_time >= SAVING_TIME) && (prpd_write_complete_flag == 1))
 8000ec2:	42b3      	cmp	r3, r6
 8000ec4:	d026      	beq.n	8000f14 <main+0x1b0>
 8000ec6:	4b4f      	ldr	r3, [pc, #316]	@ (8001004 <main+0x2a0>)
 8000ec8:	429c      	cmp	r4, r3
 8000eca:	d923      	bls.n	8000f14 <main+0x1b0>
 8000ecc:	4b4e      	ldr	r3, [pc, #312]	@ (8001008 <main+0x2a4>)
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	2b01      	cmp	r3, #1
 8000ed2:	d11f      	bne.n	8000f14 <main+0x1b0>
        printf("elapsed_time : %lu\n", elapsed_time);
 8000ed4:	4621      	mov	r1, r4
 8000ed6:	484d      	ldr	r0, [pc, #308]	@ (800100c <main+0x2a8>)
 8000ed8:	f009 ff42 	bl	800ad60 <iprintf>
        start_time = HAL_GetTick();
 8000edc:	f001 f926 	bl	800212c <HAL_GetTick>
 8000ee0:	4605      	mov	r5, r0
        is_new_file = 0;
 8000ee2:	4b4b      	ldr	r3, [pc, #300]	@ (8001010 <main+0x2ac>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	801a      	strh	r2, [r3, #0]
        printf("\n%s\n\n",filename);
 8000ee8:	a92a      	add	r1, sp, #168	@ 0xa8
 8000eea:	484a      	ldr	r0, [pc, #296]	@ (8001014 <main+0x2b0>)
 8000eec:	f009 ff38 	bl	800ad60 <iprintf>
        printf("File saved successfully\n");
 8000ef0:	4849      	ldr	r0, [pc, #292]	@ (8001018 <main+0x2b4>)
 8000ef2:	f009 ff9d 	bl	800ae30 <puts>
 8000ef6:	e00d      	b.n	8000f14 <main+0x1b0>
      printf("error\n");
 8000ef8:	4848      	ldr	r0, [pc, #288]	@ (800101c <main+0x2b8>)
 8000efa:	f009 ff99 	bl	800ae30 <puts>
      HAL_Delay(500);
 8000efe:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000f02:	f001 f919 	bl	8002138 <HAL_Delay>
      check_sd_card_present();
 8000f06:	f000 fdaf 	bl	8001a68 <check_sd_card_present>
      MX_SDMMC1_SD_Init();
 8000f0a:	f7ff fe7d 	bl	8000c08 <MX_SDMMC1_SD_Init>
      start_time = HAL_GetTick();
 8000f0e:	f001 f90d 	bl	800212c <HAL_GetTick>
 8000f12:	4605      	mov	r5, r0
    HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000f14:	4c39      	ldr	r4, [pc, #228]	@ (8000ffc <main+0x298>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	a925      	add	r1, sp, #148	@ 0x94
 8000f1a:	4620      	mov	r0, r4
 8000f1c:	f005 f905 	bl	800612a <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8000f20:	2200      	movs	r2, #0
 8000f22:	a924      	add	r1, sp, #144	@ 0x90
 8000f24:	4620      	mov	r0, r4
 8000f26:	f005 f926 	bl	8006176 <HAL_RTC_GetDate>
    sprintf(temp_header, "$$$$$$%02d%02d%02d%02d%02d%02d1234567890", sDate.Year, sDate.Month, sDate.Date, sTime.Hours, sTime.Minutes, sTime.Seconds);
 8000f2a:	f89d 3092 	ldrb.w	r3, [sp, #146]	@ 0x92
 8000f2e:	f89d 2094 	ldrb.w	r2, [sp, #148]	@ 0x94
 8000f32:	f89d 1095 	ldrb.w	r1, [sp, #149]	@ 0x95
 8000f36:	f89d 0096 	ldrb.w	r0, [sp, #150]	@ 0x96
 8000f3a:	9003      	str	r0, [sp, #12]
 8000f3c:	9102      	str	r1, [sp, #8]
 8000f3e:	9201      	str	r2, [sp, #4]
 8000f40:	9300      	str	r3, [sp, #0]
 8000f42:	f89d 3091 	ldrb.w	r3, [sp, #145]	@ 0x91
 8000f46:	f89d 2093 	ldrb.w	r2, [sp, #147]	@ 0x93
 8000f4a:	4935      	ldr	r1, [pc, #212]	@ (8001020 <main+0x2bc>)
 8000f4c:	a814      	add	r0, sp, #80	@ 0x50
 8000f4e:	f009 ffad 	bl	800aeac <siprintf>
    memcpy(file_header_temp_buffer, temp_header, sizeof(file_header_temp_buffer));
 8000f52:	f10d 0e10 	add.w	lr, sp, #16
 8000f56:	f10d 0c50 	add.w	ip, sp, #80	@ 0x50
 8000f5a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8000f5e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8000f62:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8000f66:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8000f6a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8000f6e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8000f72:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 8000f76:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
    if(bf_sdflag == 1)
 8000f7a:	4b2a      	ldr	r3, [pc, #168]	@ (8001024 <main+0x2c0>)
 8000f7c:	781b      	ldrb	r3, [r3, #0]
 8000f7e:	2b01      	cmp	r3, #1
 8000f80:	d1ba      	bne.n	8000ef8 <main+0x194>
      HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000f82:	2200      	movs	r2, #0
 8000f84:	a925      	add	r1, sp, #148	@ 0x94
 8000f86:	4620      	mov	r0, r4
 8000f88:	f005 f8cf 	bl	800612a <HAL_RTC_GetTime>
      HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	a924      	add	r1, sp, #144	@ 0x90
 8000f90:	4620      	mov	r0, r4
 8000f92:	f005 f8f0 	bl	8006176 <HAL_RTC_GetDate>
      end_time = HAL_GetTick();
 8000f96:	f001 f8c9 	bl	800212c <HAL_GetTick>
      elapsed_time = end_time - start_time;
 8000f9a:	1b44      	subs	r4, r0, r5
      if((last_sec != sTime.Seconds) && ((elapsed_time < SAVING_TIME) || (prpd_write_complete_flag == 0)))
 8000f9c:	f89d 3096 	ldrb.w	r3, [sp, #150]	@ 0x96
 8000fa0:	42b3      	cmp	r3, r6
 8000fa2:	d08e      	beq.n	8000ec2 <main+0x15e>
 8000fa4:	4a17      	ldr	r2, [pc, #92]	@ (8001004 <main+0x2a0>)
 8000fa6:	4294      	cmp	r4, r2
 8000fa8:	d903      	bls.n	8000fb2 <main+0x24e>
 8000faa:	4a17      	ldr	r2, [pc, #92]	@ (8001008 <main+0x2a4>)
 8000fac:	7812      	ldrb	r2, [r2, #0]
 8000fae:	2a00      	cmp	r2, #0
 8000fb0:	d187      	bne.n	8000ec2 <main+0x15e>
        pZiplen = Zip_PRPD(pZipBuf, prpd_data_buffer, sizeof(prpd_data_buffer));
 8000fb2:	4f13      	ldr	r7, [pc, #76]	@ (8001000 <main+0x29c>)
 8000fb4:	f8df 8070 	ldr.w	r8, [pc, #112]	@ 8001028 <main+0x2c4>
 8000fb8:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000fbc:	4639      	mov	r1, r7
 8000fbe:	4640      	mov	r0, r8
 8000fc0:	f000 fcb8 	bl	8001934 <Zip_PRPD>
 8000fc4:	4606      	mov	r6, r0
        printf("elapsed_time : %lu\n", elapsed_time);
 8000fc6:	4621      	mov	r1, r4
 8000fc8:	4810      	ldr	r0, [pc, #64]	@ (800100c <main+0x2a8>)
 8000fca:	f009 fec9 	bl	800ad60 <iprintf>
        save_file_to_sdcard(file_header_temp_buffer, sizeof(file_header_temp_buffer),prpd_data_buffer, sizeof(prpd_data_buffer), pZipBuf, pZiplen * 2 , filename);
 8000fce:	ab2a      	add	r3, sp, #168	@ 0xa8
 8000fd0:	9302      	str	r3, [sp, #8]
 8000fd2:	0076      	lsls	r6, r6, #1
 8000fd4:	9601      	str	r6, [sp, #4]
 8000fd6:	f8cd 8000 	str.w	r8, [sp]
 8000fda:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8000fde:	463a      	mov	r2, r7
 8000fe0:	2140      	movs	r1, #64	@ 0x40
 8000fe2:	a804      	add	r0, sp, #16
 8000fe4:	f000 fc36 	bl	8001854 <save_file_to_sdcard>
        last_sec = sTime.Seconds;
 8000fe8:	f89d 6096 	ldrb.w	r6, [sp, #150]	@ 0x96
 8000fec:	e792      	b.n	8000f14 <main+0x1b0>
 8000fee:	bf00      	nop
 8000ff0:	e000ed00 	.word	0xe000ed00
 8000ff4:	58020c00 	.word	0x58020c00
 8000ff8:	58021000 	.word	0x58021000
 8000ffc:	20000408 	.word	0x20000408
 8001000:	24000000 	.word	0x24000000
 8001004:	000493df 	.word	0x000493df
 8001008:	20000000 	.word	0x20000000
 800100c:	0800bf80 	.word	0x0800bf80
 8001010:	2000065e 	.word	0x2000065e
 8001014:	0800bf94 	.word	0x0800bf94
 8001018:	0800bf9c 	.word	0x0800bf9c
 800101c:	0800bfb4 	.word	0x0800bfb4
 8001020:	0800bf54 	.word	0x0800bf54
 8001024:	2000065c 	.word	0x2000065c
 8001028:	30000000 	.word	0x30000000

0800102c <mount_sd_card>:
 * @brief  SD card mount function
 * @param  None
 * @retval 1: Success, 0: Fail
 */
uint8_t mount_sd_card(void)
{
 800102c:	b510      	push	{r4, lr}
  DSTATUS d_status;

  // 파일 시스템 마운트
  fres = f_mount(&SDFatFS, SDPath, 1);  // 마지막 인자를 1로 변경 (즉시 마운트)
 800102e:	2201      	movs	r2, #1
 8001030:	490c      	ldr	r1, [pc, #48]	@ (8001064 <mount_sd_card+0x38>)
 8001032:	480d      	ldr	r0, [pc, #52]	@ (8001068 <mount_sd_card+0x3c>)
 8001034:	f008 fe42 	bl	8009cbc <f_mount>
 8001038:	4604      	mov	r4, r0
 800103a:	4b0c      	ldr	r3, [pc, #48]	@ (800106c <mount_sd_card+0x40>)
 800103c:	7018      	strb	r0, [r3, #0]
  // printf("mount result = %d\n", fres);
  if (fres != FR_OK)
 800103e:	b938      	cbnz	r0, 8001050 <mount_sd_card+0x24>

    return 0;
  }

  // 디스크 상태 확인
  d_status = disk_status(0);
 8001040:	2000      	movs	r0, #0
 8001042:	f007 facb 	bl	80085dc <disk_status>
  if (d_status != RES_OK)
 8001046:	4601      	mov	r1, r0
 8001048:	b940      	cbnz	r0, 800105c <mount_sd_card+0x30>
    printf("Disk not ready, status: 0x%02X\n", d_status);

    return 0;
  }

  return 1;  // 마운트 성공
 800104a:	2401      	movs	r4, #1
}
 800104c:	4620      	mov	r0, r4
 800104e:	bd10      	pop	{r4, pc}
    printf("Failed to mount filesystem, error: %d\n", fres);
 8001050:	4601      	mov	r1, r0
 8001052:	4807      	ldr	r0, [pc, #28]	@ (8001070 <mount_sd_card+0x44>)
 8001054:	f009 fe84 	bl	800ad60 <iprintf>
    return 0;
 8001058:	2400      	movs	r4, #0
 800105a:	e7f7      	b.n	800104c <mount_sd_card+0x20>
    printf("Disk not ready, status: 0x%02X\n", d_status);
 800105c:	4805      	ldr	r0, [pc, #20]	@ (8001074 <mount_sd_card+0x48>)
 800105e:	f009 fe7f 	bl	800ad60 <iprintf>
    return 0;
 8001062:	e7f3      	b.n	800104c <mount_sd_card+0x20>
 8001064:	20000c38 	.word	0x20000c38
 8001068:	20000a04 	.word	0x20000a04
 800106c:	2000077c 	.word	0x2000077c
 8001070:	0800bfbc 	.word	0x0800bfbc
 8001074:	0800bfe4 	.word	0x0800bfe4

08001078 <SD_WriteData>:
 * @param  data_size: 쓸 데이터 크기
 * @param  filename: 파일 이름 (시간 갱신에 사용)
 * @retval FRESULT: FR_OK 성공, 그 외 실패
 */
FRESULT SD_WriteData(const uint16_t *data,uint32_t data_size, const char *filename, uint32_t total_data_size, uint8_t remain_bytes)
{
 8001078:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800107c:	b082      	sub	sp, #8
 800107e:	4605      	mov	r5, r0
 8001080:	460c      	mov	r4, r1
 8001082:	4617      	mov	r7, r2
 8001084:	461e      	mov	r6, r3
 8001086:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28

  // 데이터 쓰기 전 캐시 청소 (Cache -> RAM) << ST-LINK끊김으로 인한 조치 효과 없는듯???
  // SCB_CleanDCache_by_Addr((uint32_t*)(data + sd_write_buffer_head), data_size);

  // 데이터 쓰기
  res = f_write(&SDFile, data + sd_write_buffer_head, data_size, &byteswritten);
 800108a:	4b4b      	ldr	r3, [pc, #300]	@ (80011b8 <SD_WriteData+0x140>)
 800108c:	6819      	ldr	r1, [r3, #0]
 800108e:	ab01      	add	r3, sp, #4
 8001090:	4622      	mov	r2, r4
 8001092:	eb00 0141 	add.w	r1, r0, r1, lsl #1
 8001096:	4849      	ldr	r0, [pc, #292]	@ (80011bc <SD_WriteData+0x144>)
 8001098:	f008 ff5a 	bl	8009f50 <f_write>

  // 쓰기 실패 시 오류 처리
  if (res != FR_OK)
 800109c:	2800      	cmp	r0, #0
 800109e:	d13d      	bne.n	800111c <SD_WriteData+0xa4>
    printf("Failed to write to file, error: %d\n", res);
    bf_sdflag = 0;
    return res;
  }
  // 작성된 바이트수가 요청한 크기와 다를 경우 오류 처리
  else if(byteswritten < data_size)
 80010a0:	9801      	ldr	r0, [sp, #4]
 80010a2:	42a0      	cmp	r0, r4
 80010a4:	d346      	bcc.n	8001134 <SD_WriteData+0xbc>
    printf("Incomplete write: %u of %lu bytes written\n", byteswritten, data_size);
    return FR_DISK_ERR;
  }

  // (PRPD데이터를 나눠쓸 횟수 + 1)의 값으로 is_new_file의 값을 나눴을 때 나머지가 1이 아닌 경우 (나머지가 1인 경우는 버퍼 head 업데이트)
  if(is_new_file % (WRITE_TIME + 1) != 1)
 80010a6:	4b46      	ldr	r3, [pc, #280]	@ (80011c0 <SD_WriteData+0x148>)
 80010a8:	881a      	ldrh	r2, [r3, #0]
 80010aa:	4b46      	ldr	r3, [pc, #280]	@ (80011c4 <SD_WriteData+0x14c>)
 80010ac:	fba3 3c02 	umull	r3, ip, r3, r2
 80010b0:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 80010b4:	eb0c 0c4c 	add.w	ip, ip, ip, lsl #1
 80010b8:	eba2 020c 	sub.w	r2, r2, ip
 80010bc:	b292      	uxth	r2, r2
 80010be:	2a01      	cmp	r2, #1
 80010c0:	d048      	beq.n	8001154 <SD_WriteData+0xdc>
  {
    sd_write_buffer_head += (byteswritten / 2); // 타입이 uint16_t이므로 인덱스에 추가할 때는 2로 나눈 값을 더함
 80010c2:	4b3d      	ldr	r3, [pc, #244]	@ (80011b8 <SD_WriteData+0x140>)
 80010c4:	6819      	ldr	r1, [r3, #0]
 80010c6:	eb01 0150 	add.w	r1, r1, r0, lsr #1
 80010ca:	6019      	str	r1, [r3, #0]
    if (sd_write_buffer_head == total_data_size / 2) // 위 내용과 마찬가지
 80010cc:	ea4f 0a56 	mov.w	sl, r6, lsr #1
 80010d0:	ebb1 0f56 	cmp.w	r1, r6, lsr #1
 80010d4:	d039      	beq.n	800114a <SD_WriteData+0xd2>
    {
      sd_write_buffer_head = 0;
      prpd_write_complete_flag = 1;
    }
    //WRITE_TIME번에 걸쳐서 썼지만 남아있는 데이터가 있는 경우
    else if(is_new_file % (WRITE_TIME + 1) == 0 && sd_write_buffer_head < (total_data_size / 2))
 80010d6:	2a00      	cmp	r2, #0
 80010d8:	d13c      	bne.n	8001154 <SD_WriteData+0xdc>
 80010da:	4551      	cmp	r1, sl
 80010dc:	d23a      	bcs.n	8001154 <SD_WriteData+0xdc>
    {
      if((total_data_size / WRITE_TIME) & 1)
 80010de:	f01a 0f01 	tst.w	sl, #1
 80010e2:	d041      	beq.n	8001168 <SD_WriteData+0xf0>
      {
        res = f_write(&SDFile, data + sd_write_buffer_head, remain_bytes + WRITE_TIME, &byteswritten);
 80010e4:	ab01      	add	r3, sp, #4
 80010e6:	f108 0202 	add.w	r2, r8, #2
 80010ea:	eb05 0141 	add.w	r1, r5, r1, lsl #1
 80010ee:	4833      	ldr	r0, [pc, #204]	@ (80011bc <SD_WriteData+0x144>)
 80010f0:	f008 ff2e 	bl	8009f50 <f_write>
 80010f4:	4681      	mov	r9, r0
      else
      {
        res = f_write(&SDFile, data + sd_write_buffer_head, remain_bytes, &byteswritten);
      }
      // 쓰기 실패 시 오류 처리
      if (res != FR_OK)
 80010f6:	f1b9 0f00 	cmp.w	r9, #0
 80010fa:	d13e      	bne.n	800117a <SD_WriteData+0x102>
        printf("Failed to write to file, error: %d\n", res);
        bf_sdflag = 0;
        return res;
      }
      // 작성된 바이트수가 요청한 크기와 다를 경우 오류 처리
      else if(byteswritten < data_size)
 80010fc:	9a01      	ldr	r2, [sp, #4]
 80010fe:	42a2      	cmp	r2, r4
 8001100:	d346      	bcc.n	8001190 <SD_WriteData+0x118>
      {
        f_close(&SDFile);
        printf("Incomplete write: %u of %lu bytes written\n", byteswritten, data_size);
        return FR_DISK_ERR;
      }
      sd_write_buffer_head += (byteswritten / 2);
 8001102:	492d      	ldr	r1, [pc, #180]	@ (80011b8 <SD_WriteData+0x140>)
 8001104:	680b      	ldr	r3, [r1, #0]
 8001106:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800110a:	600b      	str	r3, [r1, #0]
      if (sd_write_buffer_head == total_data_size / 2)
 800110c:	459a      	cmp	sl, r3
 800110e:	d121      	bne.n	8001154 <SD_WriteData+0xdc>
      {
        sd_write_buffer_head = 0;
 8001110:	2200      	movs	r2, #0
 8001112:	600a      	str	r2, [r1, #0]
        prpd_write_complete_flag = 1;
 8001114:	4b2c      	ldr	r3, [pc, #176]	@ (80011c8 <SD_WriteData+0x150>)
 8001116:	2201      	movs	r2, #1
 8001118:	701a      	strb	r2, [r3, #0]
 800111a:	e01b      	b.n	8001154 <SD_WriteData+0xdc>
 800111c:	4681      	mov	r9, r0
    f_close(&SDFile);
 800111e:	4827      	ldr	r0, [pc, #156]	@ (80011bc <SD_WriteData+0x144>)
 8001120:	f009 f860 	bl	800a1e4 <f_close>
    printf("Failed to write to file, error: %d\n", res);
 8001124:	4649      	mov	r1, r9
 8001126:	4829      	ldr	r0, [pc, #164]	@ (80011cc <SD_WriteData+0x154>)
 8001128:	f009 fe1a 	bl	800ad60 <iprintf>
    bf_sdflag = 0;
 800112c:	4b28      	ldr	r3, [pc, #160]	@ (80011d0 <SD_WriteData+0x158>)
 800112e:	2200      	movs	r2, #0
 8001130:	701a      	strb	r2, [r3, #0]
    return res;
 8001132:	e015      	b.n	8001160 <SD_WriteData+0xe8>
    f_close(&SDFile);
 8001134:	4821      	ldr	r0, [pc, #132]	@ (80011bc <SD_WriteData+0x144>)
 8001136:	f009 f855 	bl	800a1e4 <f_close>
    printf("Incomplete write: %u of %lu bytes written\n", byteswritten, data_size);
 800113a:	4622      	mov	r2, r4
 800113c:	9901      	ldr	r1, [sp, #4]
 800113e:	4825      	ldr	r0, [pc, #148]	@ (80011d4 <SD_WriteData+0x15c>)
 8001140:	f009 fe0e 	bl	800ad60 <iprintf>
    return FR_DISK_ERR;
 8001144:	f04f 0901 	mov.w	r9, #1
 8001148:	e00a      	b.n	8001160 <SD_WriteData+0xe8>
      sd_write_buffer_head = 0;
 800114a:	2200      	movs	r2, #0
 800114c:	601a      	str	r2, [r3, #0]
      prpd_write_complete_flag = 1;
 800114e:	4b1e      	ldr	r3, [pc, #120]	@ (80011c8 <SD_WriteData+0x150>)
 8001150:	2201      	movs	r2, #1
 8001152:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  // 파일 시간 갱신
  res = f_utime(filename, &fno);
 8001154:	4920      	ldr	r1, [pc, #128]	@ (80011d8 <SD_WriteData+0x160>)
 8001156:	4638      	mov	r0, r7
 8001158:	f009 fbaf 	bl	800a8ba <f_utime>
  if (res != FR_OK)
 800115c:	4681      	mov	r9, r0
 800115e:	bb10      	cbnz	r0, 80011a6 <SD_WriteData+0x12e>
    bf_sdflag = 0;
    return res;
  }

  return FR_OK;
}
 8001160:	4648      	mov	r0, r9
 8001162:	b002      	add	sp, #8
 8001164:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        res = f_write(&SDFile, data + sd_write_buffer_head, remain_bytes, &byteswritten);
 8001168:	ab01      	add	r3, sp, #4
 800116a:	4642      	mov	r2, r8
 800116c:	eb05 0141 	add.w	r1, r5, r1, lsl #1
 8001170:	4812      	ldr	r0, [pc, #72]	@ (80011bc <SD_WriteData+0x144>)
 8001172:	f008 feed 	bl	8009f50 <f_write>
 8001176:	4681      	mov	r9, r0
 8001178:	e7bd      	b.n	80010f6 <SD_WriteData+0x7e>
        f_close(&SDFile);
 800117a:	4810      	ldr	r0, [pc, #64]	@ (80011bc <SD_WriteData+0x144>)
 800117c:	f009 f832 	bl	800a1e4 <f_close>
        printf("Failed to write to file, error: %d\n", res);
 8001180:	4649      	mov	r1, r9
 8001182:	4812      	ldr	r0, [pc, #72]	@ (80011cc <SD_WriteData+0x154>)
 8001184:	f009 fdec 	bl	800ad60 <iprintf>
        bf_sdflag = 0;
 8001188:	4b11      	ldr	r3, [pc, #68]	@ (80011d0 <SD_WriteData+0x158>)
 800118a:	2200      	movs	r2, #0
 800118c:	701a      	strb	r2, [r3, #0]
        return res;
 800118e:	e7e7      	b.n	8001160 <SD_WriteData+0xe8>
        f_close(&SDFile);
 8001190:	480a      	ldr	r0, [pc, #40]	@ (80011bc <SD_WriteData+0x144>)
 8001192:	f009 f827 	bl	800a1e4 <f_close>
        printf("Incomplete write: %u of %lu bytes written\n", byteswritten, data_size);
 8001196:	4622      	mov	r2, r4
 8001198:	9901      	ldr	r1, [sp, #4]
 800119a:	480e      	ldr	r0, [pc, #56]	@ (80011d4 <SD_WriteData+0x15c>)
 800119c:	f009 fde0 	bl	800ad60 <iprintf>
        return FR_DISK_ERR;
 80011a0:	f04f 0901 	mov.w	r9, #1
 80011a4:	e7dc      	b.n	8001160 <SD_WriteData+0xe8>
    printf("Failed to update file time, error: %d\n", res);
 80011a6:	4601      	mov	r1, r0
 80011a8:	480c      	ldr	r0, [pc, #48]	@ (80011dc <SD_WriteData+0x164>)
 80011aa:	f009 fdd9 	bl	800ad60 <iprintf>
    bf_sdflag = 0;
 80011ae:	4b08      	ldr	r3, [pc, #32]	@ (80011d0 <SD_WriteData+0x158>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	701a      	strb	r2, [r3, #0]
    return res;
 80011b4:	e7d4      	b.n	8001160 <SD_WriteData+0xe8>
 80011b6:	bf00      	nop
 80011b8:	20000660 	.word	0x20000660
 80011bc:	200007d4 	.word	0x200007d4
 80011c0:	2000065e 	.word	0x2000065e
 80011c4:	aaaaaaab 	.word	0xaaaaaaab
 80011c8:	20000000 	.word	0x20000000
 80011cc:	0800c004 	.word	0x0800c004
 80011d0:	2000065c 	.word	0x2000065c
 80011d4:	0800c028 	.word	0x0800c028
 80011d8:	20000664 	.word	0x20000664
 80011dc:	0800c054 	.word	0x0800c054

080011e0 <SD_GetCapacity>:
 * @brief  SD 카드 용량을 계산하는 함수
 * @param  None
 * @retval SD 카드의 남은 용량 (MB 단위)
 */
uint32_t SD_GetCapacity(void)
{
 80011e0:	b510      	push	{r4, lr}
 80011e2:	b082      	sub	sp, #8
  FATFS *fs;
  DWORD fre_clust, fre_sect;
  // DWORD tot_sect;

    //SD카드 용량 계산
    fres = f_getfree(SDPath, &fre_clust, &fs);
 80011e4:	aa01      	add	r2, sp, #4
 80011e6:	4669      	mov	r1, sp
 80011e8:	480f      	ldr	r0, [pc, #60]	@ (8001228 <SD_GetCapacity+0x48>)
 80011ea:	f009 f9dd 	bl	800a5a8 <f_getfree>
 80011ee:	4b0f      	ldr	r3, [pc, #60]	@ (800122c <SD_GetCapacity+0x4c>)
 80011f0:	7018      	strb	r0, [r3, #0]

    if (fres == FR_OK)
 80011f2:	b980      	cbnz	r0, 8001216 <SD_GetCapacity+0x36>
    {
      // 전체 sector 수 = (전체 FAT 엔트리 수 - 2) * cluster 당 sector 수
      // tot_sect = (fs->n_fatent - 2) * fs->csize;
      // 빈 sector 수 = 빈 cluster 수 * 한 cluster 당 sector 수
      fre_sect = fre_clust * fs->csize;
 80011f4:	9b01      	ldr	r3, [sp, #4]
 80011f6:	895c      	ldrh	r4, [r3, #10]
 80011f8:	9b00      	ldr	r3, [sp, #0]
 80011fa:	fb03 f404 	mul.w	r4, r3, r4

      // uint64_t total_bytes = (uint64_t)tot_sect * 512;
      uint64_t free_bytes = (uint64_t)fre_sect * 512;
 80011fe:	0de3      	lsrs	r3, r4, #23
      // uint64_t used_bytes = total_bytes - free_bytes;

      // uint32_t total_Mb = (uint32_t)(total_bytes / (1024 * 1024));
      uint32_t free_Mb = (uint32_t)(free_bytes / (1024 * 1024));
 8001200:	f3c4 24cb 	ubfx	r4, r4, #11, #12
 8001204:	ea44 3403 	orr.w	r4, r4, r3, lsl #12
      // uint32_t used_Mb = (uint32_t)(used_bytes / (1024 * 1024));

      printf("SD card remaining capacity: %lu MB\n", free_Mb);
 8001208:	4621      	mov	r1, r4
 800120a:	4809      	ldr	r0, [pc, #36]	@ (8001230 <SD_GetCapacity+0x50>)
 800120c:	f009 fda8 	bl	800ad60 <iprintf>
    {
      printf("f_getfree error: %d\n", fres);
      bf_sdflag = 0;
      return 0;
    }
}
 8001210:	4620      	mov	r0, r4
 8001212:	b002      	add	sp, #8
 8001214:	bd10      	pop	{r4, pc}
 8001216:	4601      	mov	r1, r0
      printf("f_getfree error: %d\n", fres);
 8001218:	4806      	ldr	r0, [pc, #24]	@ (8001234 <SD_GetCapacity+0x54>)
 800121a:	f009 fda1 	bl	800ad60 <iprintf>
      bf_sdflag = 0;
 800121e:	2400      	movs	r4, #0
 8001220:	4b05      	ldr	r3, [pc, #20]	@ (8001238 <SD_GetCapacity+0x58>)
 8001222:	701c      	strb	r4, [r3, #0]
      return 0;
 8001224:	e7f4      	b.n	8001210 <SD_GetCapacity+0x30>
 8001226:	bf00      	nop
 8001228:	20000c38 	.word	0x20000c38
 800122c:	2000077c 	.word	0x2000077c
 8001230:	0800c07c 	.word	0x0800c07c
 8001234:	0800c0a0 	.word	0x0800c0a0
 8001238:	2000065c 	.word	0x2000065c

0800123c <ExtractTimestamp>:
 * @brief  파일 이름에서 타임스탬프를 추출하는 함수
 * @param  filename: 파일 이름 문자열
 * @retval 추출된 타임스탬프 (uint32_t 형식)
 */
uint64_t ExtractTimestamp(const char* filename)
{
 800123c:	b500      	push	{lr}
 800123e:	b085      	sub	sp, #20
  uint64_t timestamp = 0;
  char temp[13] = {0};
 8001240:	2200      	movs	r2, #0
 8001242:	9200      	str	r2, [sp, #0]
 8001244:	9201      	str	r2, [sp, #4]
 8001246:	9202      	str	r2, [sp, #8]
 8001248:	f88d 200c 	strb.w	r2, [sp, #12]
  uint8_t idx = 0;
    
  // 숫자만 추출
  for (int i = 0; filename[i] != '\0'; i++)
 800124c:	4694      	mov	ip, r2
 800124e:	e001      	b.n	8001254 <ExtractTimestamp+0x18>
 8001250:	f10c 0c01 	add.w	ip, ip, #1
 8001254:	f810 100c 	ldrb.w	r1, [r0, ip]
 8001258:	b159      	cbz	r1, 8001272 <ExtractTimestamp+0x36>
  {
    if (filename[i] >= '0' && filename[i] <= '9')
 800125a:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800125e:	b2db      	uxtb	r3, r3
 8001260:	2b09      	cmp	r3, #9
 8001262:	d8f5      	bhi.n	8001250 <ExtractTimestamp+0x14>
    {
      temp[idx++] = filename[i];
 8001264:	1c53      	adds	r3, r2, #1
 8001266:	3210      	adds	r2, #16
 8001268:	446a      	add	r2, sp
 800126a:	f802 1c10 	strb.w	r1, [r2, #-16]
 800126e:	b2da      	uxtb	r2, r3
 8001270:	e7ee      	b.n	8001250 <ExtractTimestamp+0x14>
    }
  }
  temp[idx] = '\0';
 8001272:	f102 0310 	add.w	r3, r2, #16
 8001276:	eb0d 0203 	add.w	r2, sp, r3
 800127a:	f802 1c10 	strb.w	r1, [r2, #-16]
    
  // 문자열을 숫자로 변환 atoi는 32비트까지만 지원 하므로 strtoull 사용
  timestamp = strtoull(temp, NULL, 10);
 800127e:	220a      	movs	r2, #10
 8001280:	4668      	mov	r0, sp
 8001282:	f009 fca1 	bl	800abc8 <strtoull>
    
  return timestamp;
}
 8001286:	b005      	add	sp, #20
 8001288:	f85d fb04 	ldr.w	pc, [sp], #4

0800128c <CreateFolders>:
 * @param  month: 월 (2자리, 예: 01)
 * @param  day: 일 (2자리, 예: 12)
 * @retval FRESULT: FR_OK 성공, 그 외 실패
 */
FRESULT CreateFolders(char* year, char* month, char* day, char* hour)
{
 800128c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001290:	b096      	sub	sp, #88	@ 0x58
 8001292:	4604      	mov	r4, r0
 8001294:	460e      	mov	r6, r1
 8001296:	4617      	mov	r7, r2
 8001298:	4698      	mov	r8, r3
  FRESULT res;
  char path[55] = {0};
 800129a:	2237      	movs	r2, #55	@ 0x37
 800129c:	2100      	movs	r1, #0
 800129e:	a808      	add	r0, sp, #32
 80012a0:	f009 ff18 	bl	800b0d4 <memset>
    
  // 년 폴더 생성 (예: "20xx/")
  sprintf(path, "20%s", year);
 80012a4:	4622      	mov	r2, r4
 80012a6:	492d      	ldr	r1, [pc, #180]	@ (800135c <CreateFolders+0xd0>)
 80012a8:	a808      	add	r0, sp, #32
 80012aa:	f009 fdff 	bl	800aeac <siprintf>
  res = f_mkdir(path);
 80012ae:	a808      	add	r0, sp, #32
 80012b0:	f009 fa4f 	bl	800a752 <f_mkdir>
  if (res != FR_OK && res != FR_EXIST)
 80012b4:	2800      	cmp	r0, #0
 80012b6:	bf18      	it	ne
 80012b8:	2808      	cmpne	r0, #8
 80012ba:	d13c      	bne.n	8001336 <CreateFolders+0xaa>
    printf("Failed to create year folder: %d\n", res);
    return res;
  }
    
  // 월 폴더 생성 (예: "20xx/xx/")
  sprintf(path, "20%s/20%s-%s", year
 80012bc:	9600      	str	r6, [sp, #0]
 80012be:	4623      	mov	r3, r4
 80012c0:	4622      	mov	r2, r4
 80012c2:	4927      	ldr	r1, [pc, #156]	@ (8001360 <CreateFolders+0xd4>)
 80012c4:	a808      	add	r0, sp, #32
 80012c6:	f009 fdf1 	bl	800aeac <siprintf>
                              , year, month);
  res = f_mkdir(path);
 80012ca:	a808      	add	r0, sp, #32
 80012cc:	f009 fa41 	bl	800a752 <f_mkdir>
  if (res != FR_OK && res != FR_EXIST)
 80012d0:	4605      	mov	r5, r0
 80012d2:	2800      	cmp	r0, #0
 80012d4:	bf18      	it	ne
 80012d6:	2808      	cmpne	r0, #8
 80012d8:	d136      	bne.n	8001348 <CreateFolders+0xbc>
    printf("Failed to create month folder: %d\n", res);
    return res;
  }
    
  // 일 폴더 생성 (예: "20xx/xx/xx/")
  sprintf(path, "20%s/20%s-%s/20%s-%s-%s", year
 80012da:	9703      	str	r7, [sp, #12]
 80012dc:	9602      	str	r6, [sp, #8]
 80012de:	9401      	str	r4, [sp, #4]
 80012e0:	9600      	str	r6, [sp, #0]
 80012e2:	4623      	mov	r3, r4
 80012e4:	4622      	mov	r2, r4
 80012e6:	491f      	ldr	r1, [pc, #124]	@ (8001364 <CreateFolders+0xd8>)
 80012e8:	a808      	add	r0, sp, #32
 80012ea:	f009 fddf 	bl	800aeac <siprintf>
                                         , year, month
                                         , year, month, day);
  res = f_mkdir(path);
 80012ee:	a808      	add	r0, sp, #32
 80012f0:	f009 fa2f 	bl	800a752 <f_mkdir>
  if (res != FR_OK && res != FR_EXIST)
 80012f4:	4605      	mov	r5, r0
 80012f6:	2800      	cmp	r0, #0
 80012f8:	bf18      	it	ne
 80012fa:	2808      	cmpne	r0, #8
 80012fc:	d129      	bne.n	8001352 <CreateFolders+0xc6>
    printf("Failed to create day folder: %d\n", res);
    return res;
  }

  // 시간 폴더 생성 (예: "20xx/xx/xx/xx")
  sprintf(path, "20%s/20%s-%s/20%s-%s-%s/20%s-%s-%s_%s", year
 80012fe:	f8cd 801c 	str.w	r8, [sp, #28]
 8001302:	9706      	str	r7, [sp, #24]
 8001304:	9605      	str	r6, [sp, #20]
 8001306:	9404      	str	r4, [sp, #16]
 8001308:	9703      	str	r7, [sp, #12]
 800130a:	9602      	str	r6, [sp, #8]
 800130c:	9401      	str	r4, [sp, #4]
 800130e:	9600      	str	r6, [sp, #0]
 8001310:	4623      	mov	r3, r4
 8001312:	4622      	mov	r2, r4
 8001314:	4914      	ldr	r1, [pc, #80]	@ (8001368 <CreateFolders+0xdc>)
 8001316:	a808      	add	r0, sp, #32
 8001318:	f009 fdc8 	bl	800aeac <siprintf>
                                                       , year, month
                                                       , year, month, day
                                                       , year, month, day, hour);
  res = f_mkdir(path);
 800131c:	a808      	add	r0, sp, #32
 800131e:	f009 fa18 	bl	800a752 <f_mkdir>
  if (res != FR_OK && res != FR_EXIST)
 8001322:	4605      	mov	r5, r0
 8001324:	2800      	cmp	r0, #0
 8001326:	bf18      	it	ne
 8001328:	2808      	cmpne	r0, #8
 800132a:	d009      	beq.n	8001340 <CreateFolders+0xb4>
  {
    printf("Failed to create day folder: %d\n", res);
 800132c:	4601      	mov	r1, r0
 800132e:	480f      	ldr	r0, [pc, #60]	@ (800136c <CreateFolders+0xe0>)
 8001330:	f009 fd16 	bl	800ad60 <iprintf>
    return res;
 8001334:	e004      	b.n	8001340 <CreateFolders+0xb4>
 8001336:	4605      	mov	r5, r0
    printf("Failed to create year folder: %d\n", res);
 8001338:	4601      	mov	r1, r0
 800133a:	480d      	ldr	r0, [pc, #52]	@ (8001370 <CreateFolders+0xe4>)
 800133c:	f009 fd10 	bl	800ad60 <iprintf>
  //   printf("Failed to create day folder: %d\n", res);
  //   return res;
  // }
    
  return res;
}
 8001340:	4628      	mov	r0, r5
 8001342:	b016      	add	sp, #88	@ 0x58
 8001344:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    printf("Failed to create month folder: %d\n", res);
 8001348:	4601      	mov	r1, r0
 800134a:	480a      	ldr	r0, [pc, #40]	@ (8001374 <CreateFolders+0xe8>)
 800134c:	f009 fd08 	bl	800ad60 <iprintf>
    return res;
 8001350:	e7f6      	b.n	8001340 <CreateFolders+0xb4>
    printf("Failed to create day folder: %d\n", res);
 8001352:	4601      	mov	r1, r0
 8001354:	4805      	ldr	r0, [pc, #20]	@ (800136c <CreateFolders+0xe0>)
 8001356:	f009 fd03 	bl	800ad60 <iprintf>
    return res;
 800135a:	e7f1      	b.n	8001340 <CreateFolders+0xb4>
 800135c:	0800c0b8 	.word	0x0800c0b8
 8001360:	0800c0e4 	.word	0x0800c0e4
 8001364:	0800c118 	.word	0x0800c118
 8001368:	0800c154 	.word	0x0800c154
 800136c:	0800c130 	.word	0x0800c130
 8001370:	0800c0c0 	.word	0x0800c0c0
 8001374:	0800c0f4 	.word	0x0800c0f4

08001378 <GetFilename_CreateFolders>:
{
 8001378:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800137c:	b092      	sub	sp, #72	@ 0x48
 800137e:	4607      	mov	r7, r0
 8001380:	460c      	mov	r4, r1
  char year[3] = {0};
 8001382:	2300      	movs	r3, #0
 8001384:	f8ad 3044 	strh.w	r3, [sp, #68]	@ 0x44
 8001388:	f88d 3046 	strb.w	r3, [sp, #70]	@ 0x46
  char month[3] = {0};
 800138c:	ad10      	add	r5, sp, #64	@ 0x40
 800138e:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8001392:	f88d 3042 	strb.w	r3, [sp, #66]	@ 0x42
  char day[3] = {0};
 8001396:	f8ad 303c 	strh.w	r3, [sp, #60]	@ 0x3c
 800139a:	f88d 303e 	strb.w	r3, [sp, #62]	@ 0x3e
  char hour[3] = {0};
 800139e:	ae0e      	add	r6, sp, #56	@ 0x38
 80013a0:	f8ad 3038 	strh.w	r3, [sp, #56]	@ 0x38
 80013a4:	f88d 303a 	strb.w	r3, [sp, #58]	@ 0x3a
  char date[7] = {0};
 80013a8:	f10d 0830 	add.w	r8, sp, #48	@ 0x30
 80013ac:	930c      	str	r3, [sp, #48]	@ 0x30
 80013ae:	f8cd 3033 	str.w	r3, [sp, #51]	@ 0x33
  char time[7] = {0};
 80013b2:	f10d 0928 	add.w	r9, sp, #40	@ 0x28
 80013b6:	930a      	str	r3, [sp, #40]	@ 0x28
 80013b8:	f8cd 302b 	str.w	r3, [sp, #43]	@ 0x2b
  strncpy(year,(char*)header_info+6,2);
 80013bc:	f101 0a06 	add.w	sl, r1, #6
 80013c0:	2202      	movs	r2, #2
 80013c2:	4651      	mov	r1, sl
 80013c4:	a811      	add	r0, sp, #68	@ 0x44
 80013c6:	f009 fe8d 	bl	800b0e4 <strncpy>
  strncpy(month,(char*)header_info + 8,2);
 80013ca:	2202      	movs	r2, #2
 80013cc:	f104 0108 	add.w	r1, r4, #8
 80013d0:	4628      	mov	r0, r5
 80013d2:	f009 fe87 	bl	800b0e4 <strncpy>
  strncpy(day,(char*)header_info + 10,2);
 80013d6:	2202      	movs	r2, #2
 80013d8:	f104 010a 	add.w	r1, r4, #10
 80013dc:	a80f      	add	r0, sp, #60	@ 0x3c
 80013de:	f009 fe81 	bl	800b0e4 <strncpy>
  strncpy(hour,(char*)header_info + 12,2);
 80013e2:	340c      	adds	r4, #12
 80013e4:	2202      	movs	r2, #2
 80013e6:	4621      	mov	r1, r4
 80013e8:	4630      	mov	r0, r6
 80013ea:	f009 fe7b 	bl	800b0e4 <strncpy>
  strncpy(date,(char*)header_info + 6, 6);
 80013ee:	2206      	movs	r2, #6
 80013f0:	4651      	mov	r1, sl
 80013f2:	4640      	mov	r0, r8
 80013f4:	f009 fe76 	bl	800b0e4 <strncpy>
  strncpy(time,(char*)header_info + 12, 6);
 80013f8:	2206      	movs	r2, #6
 80013fa:	4621      	mov	r1, r4
 80013fc:	4648      	mov	r0, r9
 80013fe:	f009 fe71 	bl	800b0e4 <strncpy>
  sprintf(filename, "20%s/20%s-%s/20%s-%s-%s/20%s-%s-%s_%s/CMS_%s_%s.txt", year
 8001402:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
 8001406:	f8cd 8020 	str.w	r8, [sp, #32]
 800140a:	9607      	str	r6, [sp, #28]
 800140c:	ab0f      	add	r3, sp, #60	@ 0x3c
 800140e:	9306      	str	r3, [sp, #24]
 8001410:	9505      	str	r5, [sp, #20]
 8001412:	ab11      	add	r3, sp, #68	@ 0x44
 8001414:	9304      	str	r3, [sp, #16]
 8001416:	ab0f      	add	r3, sp, #60	@ 0x3c
 8001418:	9303      	str	r3, [sp, #12]
 800141a:	9502      	str	r5, [sp, #8]
 800141c:	ab11      	add	r3, sp, #68	@ 0x44
 800141e:	9301      	str	r3, [sp, #4]
 8001420:	9500      	str	r5, [sp, #0]
 8001422:	461a      	mov	r2, r3
 8001424:	490d      	ldr	r1, [pc, #52]	@ (800145c <GetFilename_CreateFolders+0xe4>)
 8001426:	4638      	mov	r0, r7
 8001428:	f009 fd40 	bl	800aeac <siprintf>
  FRESULT res = CreateFolders(year, month, day, hour);
 800142c:	4633      	mov	r3, r6
 800142e:	aa0f      	add	r2, sp, #60	@ 0x3c
 8001430:	4629      	mov	r1, r5
 8001432:	a811      	add	r0, sp, #68	@ 0x44
 8001434:	f7ff ff2a 	bl	800128c <CreateFolders>
  if (res != FR_OK && res != FR_EXIST)
 8001438:	4604      	mov	r4, r0
 800143a:	2800      	cmp	r0, #0
 800143c:	bf18      	it	ne
 800143e:	2808      	cmpne	r0, #8
 8001440:	d103      	bne.n	800144a <GetFilename_CreateFolders+0xd2>
}
 8001442:	4620      	mov	r0, r4
 8001444:	b012      	add	sp, #72	@ 0x48
 8001446:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        printf("Failed to create folders: %d\n", res);
 800144a:	4601      	mov	r1, r0
 800144c:	4804      	ldr	r0, [pc, #16]	@ (8001460 <GetFilename_CreateFolders+0xe8>)
 800144e:	f009 fc87 	bl	800ad60 <iprintf>
        bf_sdflag = 0;
 8001452:	4b04      	ldr	r3, [pc, #16]	@ (8001464 <GetFilename_CreateFolders+0xec>)
 8001454:	2200      	movs	r2, #0
 8001456:	701a      	strb	r2, [r3, #0]
        return res;
 8001458:	e7f3      	b.n	8001442 <GetFilename_CreateFolders+0xca>
 800145a:	bf00      	nop
 800145c:	0800c17c 	.word	0x0800c17c
 8001460:	0800c1b0 	.word	0x0800c1b0
 8001464:	2000065c 	.word	0x2000065c

08001468 <SD_OpenFile>:
{
 8001468:	b538      	push	{r3, r4, r5, lr}
 800146a:	4604      	mov	r4, r0
  if (is_new_file == 0)
 800146c:	4b18      	ldr	r3, [pc, #96]	@ (80014d0 <SD_OpenFile+0x68>)
 800146e:	881b      	ldrh	r3, [r3, #0]
 8001470:	b973      	cbnz	r3, 8001490 <SD_OpenFile+0x28>
    res = GetFilename_CreateFolders(filename, header_info);
 8001472:	f7ff ff81 	bl	8001378 <GetFilename_CreateFolders>
    if(res == FR_OK || res == FR_EXIST)
 8001476:	4605      	mov	r5, r0
 8001478:	2808      	cmp	r0, #8
 800147a:	bf18      	it	ne
 800147c:	2800      	cmpne	r0, #0
 800147e:	d115      	bne.n	80014ac <SD_OpenFile+0x44>
      res = f_open(&SDFile, filename, FA_CREATE_ALWAYS | FA_WRITE);
 8001480:	220a      	movs	r2, #10
 8001482:	4621      	mov	r1, r4
 8001484:	4813      	ldr	r0, [pc, #76]	@ (80014d4 <SD_OpenFile+0x6c>)
 8001486:	f008 fc49 	bl	8009d1c <f_open>
  if (res != FR_OK)
 800148a:	4605      	mov	r5, r0
 800148c:	b938      	cbnz	r0, 800149e <SD_OpenFile+0x36>
 800148e:	e00d      	b.n	80014ac <SD_OpenFile+0x44>
    res = f_open(&SDFile, filename, FA_OPEN_ALWAYS | FA_WRITE);
 8001490:	2212      	movs	r2, #18
 8001492:	4601      	mov	r1, r0
 8001494:	480f      	ldr	r0, [pc, #60]	@ (80014d4 <SD_OpenFile+0x6c>)
 8001496:	f008 fc41 	bl	8009d1c <f_open>
    if (res == FR_OK)
 800149a:	4605      	mov	r5, r0
 800149c:	b140      	cbz	r0, 80014b0 <SD_OpenFile+0x48>
    printf("Failed to open file, error: %d\n", res);
 800149e:	4629      	mov	r1, r5
 80014a0:	480d      	ldr	r0, [pc, #52]	@ (80014d8 <SD_OpenFile+0x70>)
 80014a2:	f009 fc5d 	bl	800ad60 <iprintf>
    bf_sdflag = 0;
 80014a6:	4b0d      	ldr	r3, [pc, #52]	@ (80014dc <SD_OpenFile+0x74>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	701a      	strb	r2, [r3, #0]
}
 80014ac:	4628      	mov	r0, r5
 80014ae:	bd38      	pop	{r3, r4, r5, pc}
      res = f_lseek(&SDFile, f_size(&SDFile));
 80014b0:	4808      	ldr	r0, [pc, #32]	@ (80014d4 <SD_OpenFile+0x6c>)
 80014b2:	68c1      	ldr	r1, [r0, #12]
 80014b4:	f008 feab 	bl	800a20e <f_lseek>
      if (res != FR_OK)
 80014b8:	4605      	mov	r5, r0
 80014ba:	2800      	cmp	r0, #0
 80014bc:	d0f6      	beq.n	80014ac <SD_OpenFile+0x44>
        printf("Failed to seek to end of file, error: %d\n", res);
 80014be:	4601      	mov	r1, r0
 80014c0:	4807      	ldr	r0, [pc, #28]	@ (80014e0 <SD_OpenFile+0x78>)
 80014c2:	f009 fc4d 	bl	800ad60 <iprintf>
        bf_sdflag = 0;
 80014c6:	4b05      	ldr	r3, [pc, #20]	@ (80014dc <SD_OpenFile+0x74>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	701a      	strb	r2, [r3, #0]
        return res;
 80014cc:	e7ee      	b.n	80014ac <SD_OpenFile+0x44>
 80014ce:	bf00      	nop
 80014d0:	2000065e 	.word	0x2000065e
 80014d4:	200007d4 	.word	0x200007d4
 80014d8:	0800c1fc 	.word	0x0800c1fc
 80014dc:	2000065c 	.word	0x2000065c
 80014e0:	0800c1d0 	.word	0x0800c1d0

080014e4 <FindOldestSubfolder>:
 * @param  basePath: 탐색할 기준 경로
 * @param  oldestName: 가장 오래된 폴더 이름 저장 버퍼
 * @retval FRESULT: FR_OK 성공, 그 외 실패
 */
FRESULT FindOldestSubfolder(const char *basePath, char *oldestName)
{
 80014e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80014e8:	b0d5      	sub	sp, #340	@ 0x154
 80014ea:	460c      	mov	r4, r1
  DIR tmpDir;
  FILINFO tmpFno;
  uint64_t oldestTimestamp = UINT64_MAX;
  uint64_t currentTimestamp;

  oldestName[0] = '\0';
 80014ec:	2300      	movs	r3, #0
 80014ee:	700b      	strb	r3, [r1, #0]

  // basePath경로의 디렉터리 정보를 tmpDir에 저장
  res = f_opendir(&tmpDir, basePath);
 80014f0:	4601      	mov	r1, r0
 80014f2:	a847      	add	r0, sp, #284	@ 0x11c
 80014f4:	f008 ffcf 	bl	800a496 <f_opendir>
  if (res != FR_OK)
 80014f8:	4607      	mov	r7, r0
 80014fa:	bb38      	cbnz	r0, 800154c <FindOldestSubfolder+0x68>
  uint64_t oldestTimestamp = UINT64_MAX;
 80014fc:	f04f 35ff 	mov.w	r5, #4294967295
 8001500:	462e      	mov	r6, r5
  }

  while (1)
  {
    // 디렉터리 엔트리를 1개 읽어 tmpFno에 채움
    res = f_readdir(&tmpDir, &tmpFno);
 8001502:	a901      	add	r1, sp, #4
 8001504:	a847      	add	r0, sp, #284	@ 0x11c
 8001506:	f009 f823 	bl	800a550 <f_readdir>
    //오류가 발생하거나, 더 이상 읽을 엔트리가 없는 경우
    if (res != FR_OK || tmpFno.fname[0] == 0)
 800150a:	b9d0      	cbnz	r0, 8001542 <FindOldestSubfolder+0x5e>
 800150c:	f89d 301a 	ldrb.w	r3, [sp, #26]
 8001510:	b1bb      	cbz	r3, 8001542 <FindOldestSubfolder+0x5e>
    {
      break;
    }

    // 폴더가 아니거나, FAT파일시스템의 특수 엔트리일 시((tmpFno.fattrib & (AM_HID | AM_SYS))) 다음 f_readdir로 이동
    if ((!(tmpFno.fattrib & AM_DIR)) || (tmpFno.fattrib & (AM_HID | AM_SYS)))
 8001512:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8001516:	f003 0316 	and.w	r3, r3, #22
 800151a:	2b10      	cmp	r3, #16
 800151c:	d1f1      	bne.n	8001502 <FindOldestSubfolder+0x1e>
    {
      continue;
    }

    // 폴더 이름에서 타임스탬프 추출
    currentTimestamp = ExtractTimestamp(tmpFno.fname);
 800151e:	f10d 001a 	add.w	r0, sp, #26
 8001522:	f7ff fe8b 	bl	800123c <ExtractTimestamp>
 8001526:	4681      	mov	r9, r0
 8001528:	4688      	mov	r8, r1

    // 숫자가 작을 수록 더 오래된 것
    if (currentTimestamp < oldestTimestamp)
 800152a:	42a8      	cmp	r0, r5
 800152c:	eb71 0306 	sbcs.w	r3, r1, r6
 8001530:	d2e7      	bcs.n	8001502 <FindOldestSubfolder+0x1e>
    {
      oldestTimestamp = currentTimestamp;
      strcpy(oldestName, tmpFno.fname);
 8001532:	f10d 011a 	add.w	r1, sp, #26
 8001536:	4620      	mov	r0, r4
 8001538:	f009 fe55 	bl	800b1e6 <strcpy>
      oldestTimestamp = currentTimestamp;
 800153c:	464d      	mov	r5, r9
 800153e:	4646      	mov	r6, r8
 8001540:	e7df      	b.n	8001502 <FindOldestSubfolder+0x1e>
    }
  }

  f_closedir(&tmpDir);
 8001542:	a847      	add	r0, sp, #284	@ 0x11c
 8001544:	f008 fff2 	bl	800a52c <f_closedir>

  if (oldestName[0] == '\0')
 8001548:	7823      	ldrb	r3, [r4, #0]
 800154a:	b11b      	cbz	r3, 8001554 <FindOldestSubfolder+0x70>
  {
    return FR_NO_FILE;
  }

  return FR_OK;
}
 800154c:	4638      	mov	r0, r7
 800154e:	b055      	add	sp, #340	@ 0x154
 8001550:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return FR_NO_FILE;
 8001554:	2704      	movs	r7, #4
 8001556:	e7f9      	b.n	800154c <FindOldestSubfolder+0x68>

08001558 <DeleteFolder>:
 * @brief  폴더와 내부 모든 파일 삭제 (재귀)
 * @param  path: 삭제할 폴더 경로
 * @retval FRESULT: FR_OK 성공, 그 외 실패
 */
FRESULT DeleteFolder(const char *path)
{
 8001558:	b530      	push	{r4, r5, lr}
 800155a:	f5ad 7d37 	sub.w	sp, sp, #732	@ 0x2dc
 800155e:	4604      	mov	r4, r0
  FILINFO tmpFno;
  char itemPath[64];
  char tmpitemPath[320];

  // path에 해당하는 디렉터리를 열고 시작위치를 tmpDir에 설정
  res = f_opendir(&tmpDir, path);
 8001560:	4601      	mov	r1, r0
 8001562:	a8a9      	add	r0, sp, #676	@ 0x2a4
 8001564:	f008 ff97 	bl	800a496 <f_opendir>
  if (res != FR_OK)
 8001568:	4605      	mov	r5, r0
 800156a:	b140      	cbz	r0, 800157e <DeleteFolder+0x26>
  {
    printf("Deleted folder: %s\n", path);
  }

  return res;
}
 800156c:	4628      	mov	r0, r5
 800156e:	f50d 7d37 	add.w	sp, sp, #732	@ 0x2dc
 8001572:	bd30      	pop	{r4, r5, pc}
      res = f_unlink(itemPath);
 8001574:	a853      	add	r0, sp, #332	@ 0x14c
 8001576:	f009 f886 	bl	800a686 <f_unlink>
      if (res != FR_OK)
 800157a:	4605      	mov	r5, r0
 800157c:	bb20      	cbnz	r0, 80015c8 <DeleteFolder+0x70>
    res = f_readdir(&tmpDir, &tmpFno);
 800157e:	a963      	add	r1, sp, #396	@ 0x18c
 8001580:	a8a9      	add	r0, sp, #676	@ 0x2a4
 8001582:	f008 ffe5 	bl	800a550 <f_readdir>
    if (res != FR_OK || tmpFno.fname[0] == 0)
 8001586:	bb40      	cbnz	r0, 80015da <DeleteFolder+0x82>
 8001588:	f89d 31a2 	ldrb.w	r3, [sp, #418]	@ 0x1a2
 800158c:	b32b      	cbz	r3, 80015da <DeleteFolder+0x82>
    snprintf(tmpitemPath, sizeof(tmpitemPath), "%s/%s", path, tmpFno.fname);
 800158e:	f50d 73d1 	add.w	r3, sp, #418	@ 0x1a2
 8001592:	9300      	str	r3, [sp, #0]
 8001594:	4623      	mov	r3, r4
 8001596:	4a1a      	ldr	r2, [pc, #104]	@ (8001600 <DeleteFolder+0xa8>)
 8001598:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 800159c:	a803      	add	r0, sp, #12
 800159e:	f009 fc4f 	bl	800ae40 <sniprintf>
    strcpy(itemPath ,tmpitemPath);
 80015a2:	a903      	add	r1, sp, #12
 80015a4:	a853      	add	r0, sp, #332	@ 0x14c
 80015a6:	f009 fe1e 	bl	800b1e6 <strcpy>
    if (tmpFno.fattrib & AM_DIR)
 80015aa:	f89d 3194 	ldrb.w	r3, [sp, #404]	@ 0x194
 80015ae:	f013 0f10 	tst.w	r3, #16
 80015b2:	d0df      	beq.n	8001574 <DeleteFolder+0x1c>
      res = DeleteFolder(itemPath);
 80015b4:	a853      	add	r0, sp, #332	@ 0x14c
 80015b6:	f7ff ffcf 	bl	8001558 <DeleteFolder>
      if (res != FR_OK)
 80015ba:	4605      	mov	r5, r0
 80015bc:	2800      	cmp	r0, #0
 80015be:	d0de      	beq.n	800157e <DeleteFolder+0x26>
        f_closedir(&tmpDir);
 80015c0:	a8a9      	add	r0, sp, #676	@ 0x2a4
 80015c2:	f008 ffb3 	bl	800a52c <f_closedir>
        return res;
 80015c6:	e7d1      	b.n	800156c <DeleteFolder+0x14>
        printf("Failed to delete file: %s, error: %d\n", itemPath, res);
 80015c8:	4602      	mov	r2, r0
 80015ca:	a953      	add	r1, sp, #332	@ 0x14c
 80015cc:	480d      	ldr	r0, [pc, #52]	@ (8001604 <DeleteFolder+0xac>)
 80015ce:	f009 fbc7 	bl	800ad60 <iprintf>
        f_closedir(&tmpDir);
 80015d2:	a8a9      	add	r0, sp, #676	@ 0x2a4
 80015d4:	f008 ffaa 	bl	800a52c <f_closedir>
        return res;
 80015d8:	e7c8      	b.n	800156c <DeleteFolder+0x14>
  f_closedir(&tmpDir);
 80015da:	a8a9      	add	r0, sp, #676	@ 0x2a4
 80015dc:	f008 ffa6 	bl	800a52c <f_closedir>
  res = f_unlink(path);
 80015e0:	4620      	mov	r0, r4
 80015e2:	f009 f850 	bl	800a686 <f_unlink>
  if (res != FR_OK)
 80015e6:	4605      	mov	r5, r0
 80015e8:	b128      	cbz	r0, 80015f6 <DeleteFolder+0x9e>
    printf("Failed to delete folder: %s, error: %d\n", path, res);
 80015ea:	4602      	mov	r2, r0
 80015ec:	4621      	mov	r1, r4
 80015ee:	4806      	ldr	r0, [pc, #24]	@ (8001608 <DeleteFolder+0xb0>)
 80015f0:	f009 fbb6 	bl	800ad60 <iprintf>
 80015f4:	e7ba      	b.n	800156c <DeleteFolder+0x14>
    printf("Deleted folder: %s\n", path);
 80015f6:	4621      	mov	r1, r4
 80015f8:	4804      	ldr	r0, [pc, #16]	@ (800160c <DeleteFolder+0xb4>)
 80015fa:	f009 fbb1 	bl	800ad60 <iprintf>
 80015fe:	e7b5      	b.n	800156c <DeleteFolder+0x14>
 8001600:	0800c21c 	.word	0x0800c21c
 8001604:	0800c224 	.word	0x0800c224
 8001608:	0800c24c 	.word	0x0800c24c
 800160c:	0800c274 	.word	0x0800c274

08001610 <CountItemsInFolder>:
 * @brief  폴더 내 항목(파일/폴더) 개수 확인
 * @param  path: 확인할 폴더 경로
 * @retval 항목 개수 (오류 시 0)
 */
uint8_t CountItemsInFolder(const char *path)
{
 8001610:	b510      	push	{r4, lr}
 8001612:	b0d4      	sub	sp, #336	@ 0x150
 8001614:	4601      	mov	r1, r0
  DIR tmpDir;
  FILINFO tmpFno;
  uint8_t count = 0;

  if (f_opendir(&tmpDir, path) != FR_OK)
 8001616:	a847      	add	r0, sp, #284	@ 0x11c
 8001618:	f008 ff3d 	bl	800a496 <f_opendir>
 800161c:	4604      	mov	r4, r0
 800161e:	b980      	cbnz	r0, 8001642 <CountItemsInFolder+0x32>
  {
    return 0;
  }

  while (f_readdir(&tmpDir, &tmpFno) == FR_OK && tmpFno.fname[0] != 0)
 8001620:	a901      	add	r1, sp, #4
 8001622:	a847      	add	r0, sp, #284	@ 0x11c
 8001624:	f008 ff94 	bl	800a550 <f_readdir>
 8001628:	b928      	cbnz	r0, 8001636 <CountItemsInFolder+0x26>
 800162a:	f89d 301a 	ldrb.w	r3, [sp, #26]
 800162e:	b113      	cbz	r3, 8001636 <CountItemsInFolder+0x26>
  {
    count++;
 8001630:	3401      	adds	r4, #1
 8001632:	b2e4      	uxtb	r4, r4
 8001634:	e7f4      	b.n	8001620 <CountItemsInFolder+0x10>
  }

  f_closedir(&tmpDir);
 8001636:	a847      	add	r0, sp, #284	@ 0x11c
 8001638:	f008 ff78 	bl	800a52c <f_closedir>
  return count;
}
 800163c:	4620      	mov	r0, r4
 800163e:	b054      	add	sp, #336	@ 0x150
 8001640:	bd10      	pop	{r4, pc}
    return 0;
 8001642:	2400      	movs	r4, #0
 8001644:	e7fa      	b.n	800163c <CountItemsInFolder+0x2c>
	...

08001648 <CleanupEmptyParentFolders>:
{
 8001648:	b570      	push	{r4, r5, r6, lr}
 800164a:	4605      	mov	r5, r0
 800164c:	460c      	mov	r4, r1
 800164e:	4616      	mov	r6, r2
  if(CountItemsInFolder(dayPath) == 0)
 8001650:	f7ff ffde 	bl	8001610 <CountItemsInFolder>
 8001654:	b100      	cbz	r0, 8001658 <CleanupEmptyParentFolders+0x10>
}
 8001656:	bd70      	pop	{r4, r5, r6, pc}
    if(f_unlink(dayPath) == FR_OK)
 8001658:	4628      	mov	r0, r5
 800165a:	f009 f814 	bl	800a686 <f_unlink>
 800165e:	b1b8      	cbz	r0, 8001690 <CleanupEmptyParentFolders+0x48>
    if(CountItemsInFolder(monthPath) == 0)
 8001660:	4620      	mov	r0, r4
 8001662:	f7ff ffd5 	bl	8001610 <CountItemsInFolder>
 8001666:	2800      	cmp	r0, #0
 8001668:	d1f5      	bne.n	8001656 <CleanupEmptyParentFolders+0xe>
      if(f_unlink(monthPath) == FR_OK)
 800166a:	4620      	mov	r0, r4
 800166c:	f009 f80b 	bl	800a686 <f_unlink>
 8001670:	b198      	cbz	r0, 800169a <CleanupEmptyParentFolders+0x52>
      if(CountItemsInFolder(yearPath) == 0)
 8001672:	4630      	mov	r0, r6
 8001674:	f7ff ffcc 	bl	8001610 <CountItemsInFolder>
 8001678:	2800      	cmp	r0, #0
 800167a:	d1ec      	bne.n	8001656 <CleanupEmptyParentFolders+0xe>
        if(f_unlink(yearPath) == FR_OK)
 800167c:	4630      	mov	r0, r6
 800167e:	f009 f802 	bl	800a686 <f_unlink>
 8001682:	2800      	cmp	r0, #0
 8001684:	d1e7      	bne.n	8001656 <CleanupEmptyParentFolders+0xe>
          printf("Deleted empty year folder: %s\n", yearPath);
 8001686:	4631      	mov	r1, r6
 8001688:	4806      	ldr	r0, [pc, #24]	@ (80016a4 <CleanupEmptyParentFolders+0x5c>)
 800168a:	f009 fb69 	bl	800ad60 <iprintf>
}
 800168e:	e7e2      	b.n	8001656 <CleanupEmptyParentFolders+0xe>
      printf("Deleted empty day folder: %s\n", dayPath);
 8001690:	4629      	mov	r1, r5
 8001692:	4805      	ldr	r0, [pc, #20]	@ (80016a8 <CleanupEmptyParentFolders+0x60>)
 8001694:	f009 fb64 	bl	800ad60 <iprintf>
 8001698:	e7e2      	b.n	8001660 <CleanupEmptyParentFolders+0x18>
        printf("Deleted empty month folder: %s\n", monthPath);
 800169a:	4621      	mov	r1, r4
 800169c:	4803      	ldr	r0, [pc, #12]	@ (80016ac <CleanupEmptyParentFolders+0x64>)
 800169e:	f009 fb5f 	bl	800ad60 <iprintf>
 80016a2:	e7e6      	b.n	8001672 <CleanupEmptyParentFolders+0x2a>
 80016a4:	0800c2c8 	.word	0x0800c2c8
 80016a8:	0800c288 	.word	0x0800c288
 80016ac:	0800c2a8 	.word	0x0800c2a8

080016b0 <DeleteOldestMinFolder>:
{
 80016b0:	b510      	push	{r4, lr}
 80016b2:	b0be      	sub	sp, #248	@ 0xf8
  char yearPath[5] = {0};       // "20xx" 4
 80016b4:	2400      	movs	r4, #0
 80016b6:	943c      	str	r4, [sp, #240]	@ 0xf0
 80016b8:	f88d 40f4 	strb.w	r4, [sp, #244]	@ 0xf4
  char monthPath[13] = {0};     // "20xx/20xx-xx" 12
 80016bc:	9438      	str	r4, [sp, #224]	@ 0xe0
 80016be:	9439      	str	r4, [sp, #228]	@ 0xe4
 80016c0:	943a      	str	r4, [sp, #232]	@ 0xe8
 80016c2:	f88d 40ec 	strb.w	r4, [sp, #236]	@ 0xec
  char dayPath[24] = {0};       // "20xx/20xx-xx/20xx-xx-xx" 23
 80016c6:	9432      	str	r4, [sp, #200]	@ 0xc8
 80016c8:	9433      	str	r4, [sp, #204]	@ 0xcc
 80016ca:	9434      	str	r4, [sp, #208]	@ 0xd0
 80016cc:	9435      	str	r4, [sp, #212]	@ 0xd4
 80016ce:	9436      	str	r4, [sp, #216]	@ 0xd8
 80016d0:	9437      	str	r4, [sp, #220]	@ 0xdc
  char hourPath[38] = {0};      // "20xx/20xx-xx/20xx-xx-xx/20xx-xx-xx_xx" 37
 80016d2:	2226      	movs	r2, #38	@ 0x26
 80016d4:	4621      	mov	r1, r4
 80016d6:	a828      	add	r0, sp, #160	@ 0xa0
 80016d8:	f009 fcfc 	bl	800b0d4 <memset>
  char tmpPath[128] = {0};      // 임시 path버퍼(snprint경고 해결을 위한)
 80016dc:	2280      	movs	r2, #128	@ 0x80
 80016de:	4621      	mov	r1, r4
 80016e0:	a808      	add	r0, sp, #32
 80016e2:	f009 fcf7 	bl	800b0d4 <memset>
  char oldestName[22] = {0};    // 가장 오래된 폴더 이름을 저장할 버퍼
 80016e6:	9402      	str	r4, [sp, #8]
 80016e8:	9403      	str	r4, [sp, #12]
 80016ea:	9404      	str	r4, [sp, #16]
 80016ec:	9405      	str	r4, [sp, #20]
 80016ee:	9406      	str	r4, [sp, #24]
 80016f0:	f8ad 401c 	strh.w	r4, [sp, #28]
  printf("\n=== Finding oldest hour folder ===\n");
 80016f4:	484b      	ldr	r0, [pc, #300]	@ (8001824 <DeleteOldestMinFolder+0x174>)
 80016f6:	f009 fb9b 	bl	800ae30 <puts>
  fres = FindOldestSubfolder(SDPath, oldestName);
 80016fa:	a902      	add	r1, sp, #8
 80016fc:	484a      	ldr	r0, [pc, #296]	@ (8001828 <DeleteOldestMinFolder+0x178>)
 80016fe:	f7ff fef1 	bl	80014e4 <FindOldestSubfolder>
 8001702:	4b4a      	ldr	r3, [pc, #296]	@ (800182c <DeleteOldestMinFolder+0x17c>)
 8001704:	7018      	strb	r0, [r3, #0]
  if (fres != FR_OK || oldestName[0] == '\0')
 8001706:	b910      	cbnz	r0, 800170e <DeleteOldestMinFolder+0x5e>
 8001708:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800170c:	b923      	cbnz	r3, 8001718 <DeleteOldestMinFolder+0x68>
    printf("No year folders found\n");
 800170e:	4848      	ldr	r0, [pc, #288]	@ (8001830 <DeleteOldestMinFolder+0x180>)
 8001710:	f009 fb8e 	bl	800ae30 <puts>
}
 8001714:	b03e      	add	sp, #248	@ 0xf8
 8001716:	bd10      	pop	{r4, pc}
  snprintf(tmpPath, sizeof(tmpPath), "%s", oldestName);
 8001718:	ab02      	add	r3, sp, #8
 800171a:	4a46      	ldr	r2, [pc, #280]	@ (8001834 <DeleteOldestMinFolder+0x184>)
 800171c:	2180      	movs	r1, #128	@ 0x80
 800171e:	a808      	add	r0, sp, #32
 8001720:	f009 fb8e 	bl	800ae40 <sniprintf>
  strcpy(yearPath, tmpPath);
 8001724:	a908      	add	r1, sp, #32
 8001726:	a83c      	add	r0, sp, #240	@ 0xf0
 8001728:	f009 fd5d 	bl	800b1e6 <strcpy>
  fres = FindOldestSubfolder(yearPath, oldestName);
 800172c:	a902      	add	r1, sp, #8
 800172e:	a83c      	add	r0, sp, #240	@ 0xf0
 8001730:	f7ff fed8 	bl	80014e4 <FindOldestSubfolder>
 8001734:	4b3d      	ldr	r3, [pc, #244]	@ (800182c <DeleteOldestMinFolder+0x17c>)
 8001736:	7018      	strb	r0, [r3, #0]
  if (fres != FR_OK || oldestName[0] == '\0')
 8001738:	b910      	cbnz	r0, 8001740 <DeleteOldestMinFolder+0x90>
 800173a:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800173e:	b93b      	cbnz	r3, 8001750 <DeleteOldestMinFolder+0xa0>
    printf("No month folders found in %s\n", yearPath);
 8001740:	a93c      	add	r1, sp, #240	@ 0xf0
 8001742:	483d      	ldr	r0, [pc, #244]	@ (8001838 <DeleteOldestMinFolder+0x188>)
 8001744:	f009 fb0c 	bl	800ad60 <iprintf>
    f_unlink(yearPath);
 8001748:	a83c      	add	r0, sp, #240	@ 0xf0
 800174a:	f008 ff9c 	bl	800a686 <f_unlink>
    return;
 800174e:	e7e1      	b.n	8001714 <DeleteOldestMinFolder+0x64>
  snprintf(tmpPath, sizeof(tmpPath), "%s/%s", yearPath, oldestName);
 8001750:	ac02      	add	r4, sp, #8
 8001752:	9400      	str	r4, [sp, #0]
 8001754:	ab3c      	add	r3, sp, #240	@ 0xf0
 8001756:	4a39      	ldr	r2, [pc, #228]	@ (800183c <DeleteOldestMinFolder+0x18c>)
 8001758:	2180      	movs	r1, #128	@ 0x80
 800175a:	a808      	add	r0, sp, #32
 800175c:	f009 fb70 	bl	800ae40 <sniprintf>
  strcpy(monthPath, tmpPath);
 8001760:	a908      	add	r1, sp, #32
 8001762:	a838      	add	r0, sp, #224	@ 0xe0
 8001764:	f009 fd3f 	bl	800b1e6 <strcpy>
  fres = FindOldestSubfolder(monthPath, oldestName);
 8001768:	4621      	mov	r1, r4
 800176a:	a838      	add	r0, sp, #224	@ 0xe0
 800176c:	f7ff feba 	bl	80014e4 <FindOldestSubfolder>
 8001770:	4b2e      	ldr	r3, [pc, #184]	@ (800182c <DeleteOldestMinFolder+0x17c>)
 8001772:	7018      	strb	r0, [r3, #0]
  if (fres != FR_OK || oldestName[0] == '\0')
 8001774:	b910      	cbnz	r0, 800177c <DeleteOldestMinFolder+0xcc>
 8001776:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800177a:	b97b      	cbnz	r3, 800179c <DeleteOldestMinFolder+0xec>
    printf("No day folders found in %s\n", monthPath);
 800177c:	a938      	add	r1, sp, #224	@ 0xe0
 800177e:	4830      	ldr	r0, [pc, #192]	@ (8001840 <DeleteOldestMinFolder+0x190>)
 8001780:	f009 faee 	bl	800ad60 <iprintf>
    f_unlink(monthPath);
 8001784:	a838      	add	r0, sp, #224	@ 0xe0
 8001786:	f008 ff7e 	bl	800a686 <f_unlink>
    if (CountItemsInFolder(yearPath) == 0)
 800178a:	a83c      	add	r0, sp, #240	@ 0xf0
 800178c:	f7ff ff40 	bl	8001610 <CountItemsInFolder>
 8001790:	2800      	cmp	r0, #0
 8001792:	d1bf      	bne.n	8001714 <DeleteOldestMinFolder+0x64>
      f_unlink(yearPath);
 8001794:	a83c      	add	r0, sp, #240	@ 0xf0
 8001796:	f008 ff76 	bl	800a686 <f_unlink>
    return;
 800179a:	e7bb      	b.n	8001714 <DeleteOldestMinFolder+0x64>
  snprintf(tmpPath, sizeof(tmpPath), "%s/%s", monthPath, oldestName);
 800179c:	ac02      	add	r4, sp, #8
 800179e:	9400      	str	r4, [sp, #0]
 80017a0:	ab38      	add	r3, sp, #224	@ 0xe0
 80017a2:	4a26      	ldr	r2, [pc, #152]	@ (800183c <DeleteOldestMinFolder+0x18c>)
 80017a4:	2180      	movs	r1, #128	@ 0x80
 80017a6:	a808      	add	r0, sp, #32
 80017a8:	f009 fb4a 	bl	800ae40 <sniprintf>
  strcpy(dayPath, tmpPath);
 80017ac:	a908      	add	r1, sp, #32
 80017ae:	a832      	add	r0, sp, #200	@ 0xc8
 80017b0:	f009 fd19 	bl	800b1e6 <strcpy>
  fres = FindOldestSubfolder(dayPath, oldestName);
 80017b4:	4621      	mov	r1, r4
 80017b6:	a832      	add	r0, sp, #200	@ 0xc8
 80017b8:	f7ff fe94 	bl	80014e4 <FindOldestSubfolder>
 80017bc:	4b1b      	ldr	r3, [pc, #108]	@ (800182c <DeleteOldestMinFolder+0x17c>)
 80017be:	7018      	strb	r0, [r3, #0]
  if (fres != FR_OK || oldestName[0] == '\0')
 80017c0:	b910      	cbnz	r0, 80017c8 <DeleteOldestMinFolder+0x118>
 80017c2:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80017c6:	b94b      	cbnz	r3, 80017dc <DeleteOldestMinFolder+0x12c>
    printf("No min folders found in %s\n", dayPath);
 80017c8:	a932      	add	r1, sp, #200	@ 0xc8
 80017ca:	481e      	ldr	r0, [pc, #120]	@ (8001844 <DeleteOldestMinFolder+0x194>)
 80017cc:	f009 fac8 	bl	800ad60 <iprintf>
    CleanupEmptyParentFolders(dayPath, monthPath, yearPath);
 80017d0:	aa3c      	add	r2, sp, #240	@ 0xf0
 80017d2:	a938      	add	r1, sp, #224	@ 0xe0
 80017d4:	a832      	add	r0, sp, #200	@ 0xc8
 80017d6:	f7ff ff37 	bl	8001648 <CleanupEmptyParentFolders>
    return;
 80017da:	e79b      	b.n	8001714 <DeleteOldestMinFolder+0x64>
  snprintf(tmpPath, sizeof(tmpPath), "%s/%s", dayPath, oldestName);
 80017dc:	ab02      	add	r3, sp, #8
 80017de:	9300      	str	r3, [sp, #0]
 80017e0:	ab32      	add	r3, sp, #200	@ 0xc8
 80017e2:	4a16      	ldr	r2, [pc, #88]	@ (800183c <DeleteOldestMinFolder+0x18c>)
 80017e4:	2180      	movs	r1, #128	@ 0x80
 80017e6:	a808      	add	r0, sp, #32
 80017e8:	f009 fb2a 	bl	800ae40 <sniprintf>
  strcpy(hourPath, tmpPath);
 80017ec:	a908      	add	r1, sp, #32
 80017ee:	a828      	add	r0, sp, #160	@ 0xa0
 80017f0:	f009 fcf9 	bl	800b1e6 <strcpy>
  printf("Oldest min folder to delete: %s\n", hourPath);
 80017f4:	a928      	add	r1, sp, #160	@ 0xa0
 80017f6:	4814      	ldr	r0, [pc, #80]	@ (8001848 <DeleteOldestMinFolder+0x198>)
 80017f8:	f009 fab2 	bl	800ad60 <iprintf>
  fres = DeleteFolder(hourPath);
 80017fc:	a828      	add	r0, sp, #160	@ 0xa0
 80017fe:	f7ff feab 	bl	8001558 <DeleteFolder>
 8001802:	4b0a      	ldr	r3, [pc, #40]	@ (800182c <DeleteOldestMinFolder+0x17c>)
 8001804:	7018      	strb	r0, [r3, #0]
  if (fres != FR_OK)
 8001806:	b940      	cbnz	r0, 800181a <DeleteOldestMinFolder+0x16a>
  CleanupEmptyParentFolders(dayPath, monthPath, yearPath);
 8001808:	aa3c      	add	r2, sp, #240	@ 0xf0
 800180a:	a938      	add	r1, sp, #224	@ 0xe0
 800180c:	a832      	add	r0, sp, #200	@ 0xc8
 800180e:	f7ff ff1b 	bl	8001648 <CleanupEmptyParentFolders>
  printf("=== Cleanup complete ===\n\n");
 8001812:	480e      	ldr	r0, [pc, #56]	@ (800184c <DeleteOldestMinFolder+0x19c>)
 8001814:	f009 fb0c 	bl	800ae30 <puts>
 8001818:	e77c      	b.n	8001714 <DeleteOldestMinFolder+0x64>
    printf("Failed to delete hour folder: %d\n", fres);
 800181a:	4601      	mov	r1, r0
 800181c:	480c      	ldr	r0, [pc, #48]	@ (8001850 <DeleteOldestMinFolder+0x1a0>)
 800181e:	f009 fa9f 	bl	800ad60 <iprintf>
    return;
 8001822:	e777      	b.n	8001714 <DeleteOldestMinFolder+0x64>
 8001824:	0800c2e8 	.word	0x0800c2e8
 8001828:	20000c38 	.word	0x20000c38
 800182c:	2000077c 	.word	0x2000077c
 8001830:	0800c30c 	.word	0x0800c30c
 8001834:	0800c324 	.word	0x0800c324
 8001838:	0800c328 	.word	0x0800c328
 800183c:	0800c21c 	.word	0x0800c21c
 8001840:	0800c348 	.word	0x0800c348
 8001844:	0800c364 	.word	0x0800c364
 8001848:	0800c380 	.word	0x0800c380
 800184c:	0800c3c8 	.word	0x0800c3c8
 8001850:	0800c3a4 	.word	0x0800c3a4

08001854 <save_file_to_sdcard>:
{  
 8001854:	b570      	push	{r4, r5, r6, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	4604      	mov	r4, r0
 800185a:	460d      	mov	r5, r1
  if(mount_sd_card() == 1)
 800185c:	f7ff fbe6 	bl	800102c <mount_sd_card>
 8001860:	2801      	cmp	r0, #1
 8001862:	d004      	beq.n	800186e <save_file_to_sdcard+0x1a>
  bf_sdflag = 0;
 8001864:	4b2c      	ldr	r3, [pc, #176]	@ (8001918 <save_file_to_sdcard+0xc4>)
 8001866:	2200      	movs	r2, #0
 8001868:	701a      	strb	r2, [r3, #0]
}
 800186a:	b002      	add	sp, #8
 800186c:	bd70      	pop	{r4, r5, r6, pc}
    while(SD_GetCapacity() < 8880 && fres == FR_OK)
 800186e:	f7ff fcb7 	bl	80011e0 <SD_GetCapacity>
 8001872:	f242 22af 	movw	r2, #8879	@ 0x22af
 8001876:	4290      	cmp	r0, r2
 8001878:	d80f      	bhi.n	800189a <save_file_to_sdcard+0x46>
 800187a:	4a28      	ldr	r2, [pc, #160]	@ (800191c <save_file_to_sdcard+0xc8>)
 800187c:	7812      	ldrb	r2, [r2, #0]
 800187e:	b962      	cbnz	r2, 800189a <save_file_to_sdcard+0x46>
      printf("Not enough space on SD card\n");
 8001880:	4827      	ldr	r0, [pc, #156]	@ (8001920 <save_file_to_sdcard+0xcc>)
 8001882:	f009 fad5 	bl	800ae30 <puts>
      DeleteOldestMinFolder();
 8001886:	f7ff ff13 	bl	80016b0 <DeleteOldestMinFolder>
      if(fres != FR_OK)
 800188a:	4a24      	ldr	r2, [pc, #144]	@ (800191c <save_file_to_sdcard+0xc8>)
 800188c:	7812      	ldrb	r2, [r2, #0]
 800188e:	2a00      	cmp	r2, #0
 8001890:	d0ed      	beq.n	800186e <save_file_to_sdcard+0x1a>
        bf_sdflag = 0;
 8001892:	4b21      	ldr	r3, [pc, #132]	@ (8001918 <save_file_to_sdcard+0xc4>)
 8001894:	2200      	movs	r2, #0
 8001896:	701a      	strb	r2, [r3, #0]
        return;
 8001898:	e7e7      	b.n	800186a <save_file_to_sdcard+0x16>
    fres = SD_OpenFile(filename, header_info);
 800189a:	4621      	mov	r1, r4
 800189c:	9808      	ldr	r0, [sp, #32]
 800189e:	f7ff fde3 	bl	8001468 <SD_OpenFile>
 80018a2:	4b1e      	ldr	r3, [pc, #120]	@ (800191c <save_file_to_sdcard+0xc8>)
 80018a4:	7018      	strb	r0, [r3, #0]
    if(fres != FR_OK) return;
 80018a6:	2800      	cmp	r0, #0
 80018a8:	d1df      	bne.n	800186a <save_file_to_sdcard+0x16>
    else is_new_file ++;
 80018aa:	4a1e      	ldr	r2, [pc, #120]	@ (8001924 <save_file_to_sdcard+0xd0>)
 80018ac:	8813      	ldrh	r3, [r2, #0]
 80018ae:	3301      	adds	r3, #1
 80018b0:	8013      	strh	r3, [r2, #0]
    if(prpd_write_complete_flag == 1)
 80018b2:	4b1d      	ldr	r3, [pc, #116]	@ (8001928 <save_file_to_sdcard+0xd4>)
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	2b01      	cmp	r3, #1
 80018b8:	d020      	beq.n	80018fc <save_file_to_sdcard+0xa8>
      uint32_t even_num = pZipBufbytes / WRITE_TIME;
 80018ba:	9b07      	ldr	r3, [sp, #28]
 80018bc:	0859      	lsrs	r1, r3, #1
      remain_bytes = pZipBufbytes % WRITE_TIME; // 나눠쓰고 싶은 횟수로 나눴을 때 남는 바이트 수
 80018be:	f003 0301 	and.w	r3, r3, #1
      if((pZipBufbytes / WRITE_TIME) & 1)
 80018c2:	9a07      	ldr	r2, [sp, #28]
 80018c4:	f012 0f02 	tst.w	r2, #2
 80018c8:	d001      	beq.n	80018ce <save_file_to_sdcard+0x7a>
        even_num = ((pZipBufbytes / WRITE_TIME) & ~1); // 짝수로 맞춤
 80018ca:	f021 0101 	bic.w	r1, r1, #1
      fres = SD_WriteData(pZipBuf, even_num, filename, pZipBufbytes, remain_bytes);
 80018ce:	9300      	str	r3, [sp, #0]
 80018d0:	9b07      	ldr	r3, [sp, #28]
 80018d2:	9a08      	ldr	r2, [sp, #32]
 80018d4:	9806      	ldr	r0, [sp, #24]
 80018d6:	f7ff fbcf 	bl	8001078 <SD_WriteData>
 80018da:	4b10      	ldr	r3, [pc, #64]	@ (800191c <save_file_to_sdcard+0xc8>)
 80018dc:	7018      	strb	r0, [r3, #0]
    fres = f_close(&SDFile);
 80018de:	4813      	ldr	r0, [pc, #76]	@ (800192c <save_file_to_sdcard+0xd8>)
 80018e0:	f008 fc80 	bl	800a1e4 <f_close>
 80018e4:	4b0d      	ldr	r3, [pc, #52]	@ (800191c <save_file_to_sdcard+0xc8>)
 80018e6:	7018      	strb	r0, [r3, #0]
    if (fres != FR_OK)
 80018e8:	2800      	cmp	r0, #0
 80018ea:	d0be      	beq.n	800186a <save_file_to_sdcard+0x16>
      printf("Failed to close file, error: %d\n", fres);
 80018ec:	4601      	mov	r1, r0
 80018ee:	4810      	ldr	r0, [pc, #64]	@ (8001930 <save_file_to_sdcard+0xdc>)
 80018f0:	f009 fa36 	bl	800ad60 <iprintf>
      bf_sdflag = 0;
 80018f4:	4b08      	ldr	r3, [pc, #32]	@ (8001918 <save_file_to_sdcard+0xc4>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	701a      	strb	r2, [r3, #0]
      return;
 80018fa:	e7b6      	b.n	800186a <save_file_to_sdcard+0x16>
      fres = SD_WriteData(header_info, header_info_len, filename, header_info_len, 0);
 80018fc:	2600      	movs	r6, #0
 80018fe:	9600      	str	r6, [sp, #0]
 8001900:	462b      	mov	r3, r5
 8001902:	9a08      	ldr	r2, [sp, #32]
 8001904:	4629      	mov	r1, r5
 8001906:	4620      	mov	r0, r4
 8001908:	f7ff fbb6 	bl	8001078 <SD_WriteData>
 800190c:	4b03      	ldr	r3, [pc, #12]	@ (800191c <save_file_to_sdcard+0xc8>)
 800190e:	7018      	strb	r0, [r3, #0]
      prpd_write_complete_flag = 0;
 8001910:	4b05      	ldr	r3, [pc, #20]	@ (8001928 <save_file_to_sdcard+0xd4>)
 8001912:	701e      	strb	r6, [r3, #0]
 8001914:	e7e3      	b.n	80018de <save_file_to_sdcard+0x8a>
 8001916:	bf00      	nop
 8001918:	2000065c 	.word	0x2000065c
 800191c:	2000077c 	.word	0x2000077c
 8001920:	0800c3e4 	.word	0x0800c3e4
 8001924:	2000065e 	.word	0x2000065e
 8001928:	20000000 	.word	0x20000000
 800192c:	200007d4 	.word	0x200007d4
 8001930:	0800c400 	.word	0x0800c400

08001934 <Zip_PRPD>:
  * @param  pRawData  : 원본 PRPD 데이터
  * @param  data_bytes: 원본 데이터의 길이 (Byte 단위)
  * @retval 압축된 데이터의 길이 (Word 단위, uint16_t 개수)
  */
uint32_t Zip_PRPD(uint16_t *pZipBuf, uint16_t *pRawData, uint32_t data_bytes)
{
 8001934:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001936:	4604      	mov	r4, r0
  if (data_bytes == 0) return 0; // 예외 처리
 8001938:	4610      	mov	r0, r2
 800193a:	2a00      	cmp	r2, #0
 800193c:	d04d      	beq.n	80019da <Zip_PRPD+0xa6>

  uint32_t num_idx = data_bytes / 2;      // 전체 인덱스 개수 (Word)
 800193e:	0855      	lsrs	r5, r2, #1
  uint32_t zip_idx = 0;                   // 압축 버퍼 인덱스
  
  uint16_t current_val = pRawData[0];     // 현재 비교 중인 값
 8001940:	f8b1 e000 	ldrh.w	lr, [r1]
  uint32_t dup_count = 1;                 // 중복 횟수 (1부터 시작)

  // 1번째 인덱스부터 끝까지 순회
  for (uint32_t i = 1; i < num_idx; i++)
 8001944:	2301      	movs	r3, #1
  uint32_t dup_count = 1;                 // 중복 횟수 (1부터 시작)
 8001946:	461a      	mov	r2, r3
  uint32_t zip_idx = 0;                   // 압축 버퍼 인덱스
 8001948:	f04f 0c00 	mov.w	ip, #0
  for (uint32_t i = 1; i < num_idx; i++)
 800194c:	e018      	b.n	8001980 <Zip_PRPD+0x4c>
  {
    if (pRawData[i] == current_val)
    {
      // 값이 같으면 카운트 증가
      dup_count++;
 800194e:	3201      	adds	r2, #1
      // 중복 횟수가 한계치(0xFFF)에 도달하면 강제로 잘라서 저장
      if (dup_count >= 0xFFF)
 8001950:	f640 70fe 	movw	r0, #4094	@ 0xffe
 8001954:	4282      	cmp	r2, r0
 8001956:	d912      	bls.n	800197e <Zip_PRPD+0x4a>
      {
        pZipBuf[zip_idx++] = dup_count | 0x8000; // 최대치 기록
 8001958:	f10c 0001 	add.w	r0, ip, #1
 800195c:	4e26      	ldr	r6, [pc, #152]	@ (80019f8 <Zip_PRPD+0xc4>)
 800195e:	4316      	orrs	r6, r2
 8001960:	f824 601c 	strh.w	r6, [r4, ip, lsl #1]
        pZipBuf[zip_idx++] = current_val;
 8001964:	f824 e010 	strh.w	lr, [r4, r0, lsl #1]
 8001968:	f10c 0c02 	add.w	ip, ip, #2
        
        dup_count = 0; // 카운트 리셋 (다음 루프부터 1이 됨 or 값이 바뀌면 1로 셋팅)
 800196c:	2200      	movs	r2, #0
 800196e:	e006      	b.n	800197e <Zip_PRPD+0x4a>
    {
      // 값이 달라지면 지금까지 모은 데이터 기록
      // ----------------------------------------------------
      if (dup_count == 1)
      {
        pZipBuf[zip_idx++] = current_val;
 8001970:	f824 e01c 	strh.w	lr, [r4, ip, lsl #1]
 8001974:	f10c 0c01 	add.w	ip, ip, #1
        pZipBuf[zip_idx++] = current_val;
      }
      // ----------------------------------------------------

      // 새로운 값으로 리셋
      current_val = pRawData[i];
 8001978:	f831 e006 	ldrh.w	lr, [r1, r6]
      dup_count = 1;
 800197c:	2201      	movs	r2, #1
  for (uint32_t i = 1; i < num_idx; i++)
 800197e:	3301      	adds	r3, #1
 8001980:	42ab      	cmp	r3, r5
 8001982:	d21c      	bcs.n	80019be <Zip_PRPD+0x8a>
    if (pRawData[i] == current_val)
 8001984:	005e      	lsls	r6, r3, #1
 8001986:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 800198a:	4570      	cmp	r0, lr
 800198c:	d0df      	beq.n	800194e <Zip_PRPD+0x1a>
      if (dup_count == 1)
 800198e:	2a01      	cmp	r2, #1
 8001990:	d0ee      	beq.n	8001970 <Zip_PRPD+0x3c>
      else if (dup_count == 2)
 8001992:	2a02      	cmp	r2, #2
 8001994:	d00a      	beq.n	80019ac <Zip_PRPD+0x78>
        pZipBuf[zip_idx++] = dup_count | 0x8000; 
 8001996:	f10c 0001 	add.w	r0, ip, #1
 800199a:	4f17      	ldr	r7, [pc, #92]	@ (80019f8 <Zip_PRPD+0xc4>)
 800199c:	4317      	orrs	r7, r2
 800199e:	f824 701c 	strh.w	r7, [r4, ip, lsl #1]
        pZipBuf[zip_idx++] = current_val;
 80019a2:	f824 e010 	strh.w	lr, [r4, r0, lsl #1]
 80019a6:	f10c 0c02 	add.w	ip, ip, #2
 80019aa:	e7e5      	b.n	8001978 <Zip_PRPD+0x44>
        pZipBuf[zip_idx++] = current_val;
 80019ac:	f10c 0201 	add.w	r2, ip, #1
 80019b0:	f824 e01c 	strh.w	lr, [r4, ip, lsl #1]
        pZipBuf[zip_idx++] = current_val;
 80019b4:	f824 e012 	strh.w	lr, [r4, r2, lsl #1]
 80019b8:	f10c 0c02 	add.w	ip, ip, #2
 80019bc:	e7dc      	b.n	8001978 <Zip_PRPD+0x44>
    }
  }

  // for문 종료 후 남은 마지막 데이터 묶음 처리
  if (dup_count == 1)
 80019be:	2a01      	cmp	r2, #1
 80019c0:	d00c      	beq.n	80019dc <Zip_PRPD+0xa8>
  {
    pZipBuf[zip_idx++] = current_val;
  }
  else if (dup_count == 2)
 80019c2:	2a02      	cmp	r2, #2
 80019c4:	d00f      	beq.n	80019e6 <Zip_PRPD+0xb2>
    pZipBuf[zip_idx++] = current_val;
    pZipBuf[zip_idx++] = current_val;
  }
  else // 3개 이상일 때 압축
  {
    pZipBuf[zip_idx++] = dup_count | 0x8000;
 80019c6:	f10c 0101 	add.w	r1, ip, #1
 80019ca:	4b0b      	ldr	r3, [pc, #44]	@ (80019f8 <Zip_PRPD+0xc4>)
 80019cc:	4313      	orrs	r3, r2
 80019ce:	f824 301c 	strh.w	r3, [r4, ip, lsl #1]
    pZipBuf[zip_idx++] = current_val;
 80019d2:	f10c 0002 	add.w	r0, ip, #2
 80019d6:	f824 e011 	strh.w	lr, [r4, r1, lsl #1]
  }

  return zip_idx; // 압축된 배열의 길이 반환
}
 80019da:	bdf0      	pop	{r4, r5, r6, r7, pc}
    pZipBuf[zip_idx++] = current_val;
 80019dc:	f10c 0001 	add.w	r0, ip, #1
 80019e0:	f824 e01c 	strh.w	lr, [r4, ip, lsl #1]
 80019e4:	e7f9      	b.n	80019da <Zip_PRPD+0xa6>
    pZipBuf[zip_idx++] = current_val;
 80019e6:	f10c 0301 	add.w	r3, ip, #1
 80019ea:	f824 e01c 	strh.w	lr, [r4, ip, lsl #1]
    pZipBuf[zip_idx++] = current_val;
 80019ee:	f10c 0002 	add.w	r0, ip, #2
 80019f2:	f824 e013 	strh.w	lr, [r4, r3, lsl #1]
 80019f6:	e7f0      	b.n	80019da <Zip_PRPD+0xa6>
 80019f8:	ffff8000 	.word	0xffff8000

080019fc <SD_ForceReset>:
 * @brief  sd reset function
 * @param  None
 * @retval None
 */
void SD_ForceReset(void)
{
 80019fc:	b510      	push	{r4, lr}
  sd_write_buffer_head = 0;
 80019fe:	2000      	movs	r0, #0
 8001a00:	4b12      	ldr	r3, [pc, #72]	@ (8001a4c <SD_ForceReset+0x50>)
 8001a02:	6018      	str	r0, [r3, #0]
  is_new_file = 0;
 8001a04:	4b12      	ldr	r3, [pc, #72]	@ (8001a50 <SD_ForceReset+0x54>)
 8001a06:	8018      	strh	r0, [r3, #0]
  prpd_write_complete_flag = 1;
 8001a08:	4b12      	ldr	r3, [pc, #72]	@ (8001a54 <SD_ForceReset+0x58>)
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	701a      	strb	r2, [r3, #0]

  //드라이버 언마운트 및 재연결
  f_mount(NULL, SDPath, 0);   // 언마운트
 8001a0e:	4c12      	ldr	r4, [pc, #72]	@ (8001a58 <SD_ForceReset+0x5c>)
 8001a10:	4602      	mov	r2, r0
 8001a12:	4621      	mov	r1, r4
 8001a14:	f008 f952 	bl	8009cbc <f_mount>
  FATFS_UnLinkDriver(SDPath);    // 드라이버 해제
 8001a18:	4620      	mov	r0, r4
 8001a1a:	f008 ffcb 	bl	800a9b4 <FATFS_UnLinkDriver>
  FATFS_LinkDriver(&SD_Driver, SDPath);  // 드라이버 재연결 → 플래그 자동 리셋
 8001a1e:	4621      	mov	r1, r4
 8001a20:	480e      	ldr	r0, [pc, #56]	@ (8001a5c <SD_ForceReset+0x60>)
 8001a22:	f008 ffa3 	bl	800a96c <FATFS_LinkDriver>

  HAL_SD_DeInit(&hsd1);       // 하드웨어 해제
 8001a26:	480e      	ldr	r0, [pc, #56]	@ (8001a60 <SD_ForceReset+0x64>)
 8001a28:	f004 fe58 	bl	80066dc <HAL_SD_DeInit>

  //SDMMC 하드웨어 블록 강제 리셋
  //SDMMC 주변장치의 전원을 껐다 켜는 것과 같은 효과 (레지스터 초기화)
  __HAL_RCC_SDMMC1_FORCE_RESET();
 8001a2c:	4c0d      	ldr	r4, [pc, #52]	@ (8001a64 <SD_ForceReset+0x68>)
 8001a2e:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 8001a30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a34:	67e3      	str	r3, [r4, #124]	@ 0x7c
  HAL_Delay(10); //  리셋될 시간 부여
 8001a36:	200a      	movs	r0, #10
 8001a38:	f000 fb7e 	bl	8002138 <HAL_Delay>
  __HAL_RCC_SDMMC1_RELEASE_RESET();
 8001a3c:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 8001a3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a42:	67e3      	str	r3, [r4, #124]	@ 0x7c

  HAL_Delay(100);
 8001a44:	2064      	movs	r0, #100	@ 0x64
 8001a46:	f000 fb77 	bl	8002138 <HAL_Delay>

  return;
}
 8001a4a:	bd10      	pop	{r4, pc}
 8001a4c:	20000660 	.word	0x20000660
 8001a50:	2000065e 	.word	0x2000065e
 8001a54:	20000000 	.word	0x20000000
 8001a58:	20000c38 	.word	0x20000c38
 8001a5c:	0800c448 	.word	0x0800c448
 8001a60:	2000038c 	.word	0x2000038c
 8001a64:	58024400 	.word	0x58024400

08001a68 <check_sd_card_present>:
{
 8001a68:	b508      	push	{r3, lr}
  SD_ForceReset();
 8001a6a:	f7ff ffc7 	bl	80019fc <SD_ForceReset>
  card_detect = HAL_GPIO_ReadPin(SDMMC1_DET_GPIO_Port, SDMMC1_DET_Pin);
 8001a6e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a72:	4806      	ldr	r0, [pc, #24]	@ (8001a8c <check_sd_card_present+0x24>)
 8001a74:	f001 fea2 	bl	80037bc <HAL_GPIO_ReadPin>
  if (card_detect == GPIO_PIN_RESET)  // LOW
 8001a78:	b918      	cbnz	r0, 8001a82 <check_sd_card_present+0x1a>
    bf_sdflag = 1;
 8001a7a:	2001      	movs	r0, #1
 8001a7c:	4b04      	ldr	r3, [pc, #16]	@ (8001a90 <check_sd_card_present+0x28>)
 8001a7e:	7018      	strb	r0, [r3, #0]
}
 8001a80:	bd08      	pop	{r3, pc}
    bf_sdflag = 0;
 8001a82:	2000      	movs	r0, #0
 8001a84:	4b02      	ldr	r3, [pc, #8]	@ (8001a90 <check_sd_card_present+0x28>)
 8001a86:	7018      	strb	r0, [r3, #0]
    return 0;  // 카드 없음
 8001a88:	e7fa      	b.n	8001a80 <check_sd_card_present+0x18>
 8001a8a:	bf00      	nop
 8001a8c:	58020000 	.word	0x58020000
 8001a90:	2000065c 	.word	0x2000065c

08001a94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a94:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a96:	4b07      	ldr	r3, [pc, #28]	@ (8001ab4 <HAL_MspInit+0x20>)
 8001a98:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 8001a9c:	f042 0202 	orr.w	r2, r2, #2
 8001aa0:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 8001aa4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001aa8:	f003 0302 	and.w	r3, r3, #2
 8001aac:	9301      	str	r3, [sp, #4]
 8001aae:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ab0:	b002      	add	sp, #8
 8001ab2:	4770      	bx	lr
 8001ab4:	58024400 	.word	0x58024400

08001ab8 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001ab8:	b510      	push	{r4, lr}
 8001aba:	b0b0      	sub	sp, #192	@ 0xc0
 8001abc:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001abe:	22c0      	movs	r2, #192	@ 0xc0
 8001ac0:	2100      	movs	r1, #0
 8001ac2:	4668      	mov	r0, sp
 8001ac4:	f009 fb06 	bl	800b0d4 <memset>
  if(hrtc->Instance==RTC)
 8001ac8:	6822      	ldr	r2, [r4, #0]
 8001aca:	4b11      	ldr	r3, [pc, #68]	@ (8001b10 <HAL_RTC_MspInit+0x58>)
 8001acc:	429a      	cmp	r2, r3
 8001ace:	d001      	beq.n	8001ad4 <HAL_RTC_MspInit+0x1c>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8001ad0:	b030      	add	sp, #192	@ 0xc0
 8001ad2:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001ad4:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001ad8:	2300      	movs	r3, #0
 8001ada:	e9cd 2300 	strd	r2, r3, [sp]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001ade:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ae2:	932d      	str	r3, [sp, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ae4:	4668      	mov	r0, sp
 8001ae6:	f002 fdcb 	bl	8004680 <HAL_RCCEx_PeriphCLKConfig>
 8001aea:	b968      	cbnz	r0, 8001b08 <HAL_RTC_MspInit+0x50>
    __HAL_RCC_RTC_ENABLE();
 8001aec:	4a09      	ldr	r2, [pc, #36]	@ (8001b14 <HAL_RTC_MspInit+0x5c>)
 8001aee:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8001af0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001af4:	6713      	str	r3, [r2, #112]	@ 0x70
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 8001af6:	2200      	movs	r2, #0
 8001af8:	4611      	mov	r1, r2
 8001afa:	2003      	movs	r0, #3
 8001afc:	f000 fd1a 	bl	8002534 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8001b00:	2003      	movs	r0, #3
 8001b02:	f000 fd27 	bl	8002554 <HAL_NVIC_EnableIRQ>
}
 8001b06:	e7e3      	b.n	8001ad0 <HAL_RTC_MspInit+0x18>
      Error_Handler();
 8001b08:	f7ff f816 	bl	8000b38 <Error_Handler>
 8001b0c:	e7ee      	b.n	8001aec <HAL_RTC_MspInit+0x34>
 8001b0e:	bf00      	nop
 8001b10:	58004000 	.word	0x58004000
 8001b14:	58024400 	.word	0x58024400

08001b18 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001b18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b1a:	b0bb      	sub	sp, #236	@ 0xec
 8001b1c:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b1e:	2100      	movs	r1, #0
 8001b20:	9135      	str	r1, [sp, #212]	@ 0xd4
 8001b22:	9136      	str	r1, [sp, #216]	@ 0xd8
 8001b24:	9137      	str	r1, [sp, #220]	@ 0xdc
 8001b26:	9138      	str	r1, [sp, #224]	@ 0xe0
 8001b28:	9139      	str	r1, [sp, #228]	@ 0xe4
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b2a:	22c0      	movs	r2, #192	@ 0xc0
 8001b2c:	a804      	add	r0, sp, #16
 8001b2e:	f009 fad1 	bl	800b0d4 <memset>
  if(hsd->Instance==SDMMC1)
 8001b32:	6822      	ldr	r2, [r4, #0]
 8001b34:	4b2c      	ldr	r3, [pc, #176]	@ (8001be8 <HAL_SD_MspInit+0xd0>)
 8001b36:	429a      	cmp	r2, r3
 8001b38:	d001      	beq.n	8001b3e <HAL_SD_MspInit+0x26>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 8001b3a:	b03b      	add	sp, #236	@ 0xec
 8001b3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 8001b3e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001b42:	2300      	movs	r3, #0
 8001b44:	e9cd 2304 	strd	r2, r3, [sp, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b48:	a804      	add	r0, sp, #16
 8001b4a:	f002 fd99 	bl	8004680 <HAL_RCCEx_PeriphCLKConfig>
 8001b4e:	2800      	cmp	r0, #0
 8001b50:	d146      	bne.n	8001be0 <HAL_SD_MspInit+0xc8>
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8001b52:	4b26      	ldr	r3, [pc, #152]	@ (8001bec <HAL_SD_MspInit+0xd4>)
 8001b54:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8001b58:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001b5c:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
 8001b60:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8001b64:	f402 3280 	and.w	r2, r2, #65536	@ 0x10000
 8001b68:	9201      	str	r2, [sp, #4]
 8001b6a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b6c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001b70:	f042 0204 	orr.w	r2, r2, #4
 8001b74:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001b78:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001b7c:	f002 0204 	and.w	r2, r2, #4
 8001b80:	9202      	str	r2, [sp, #8]
 8001b82:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b84:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001b88:	f042 0208 	orr.w	r2, r2, #8
 8001b8c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001b90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b94:	f003 0308 	and.w	r3, r3, #8
 8001b98:	9303      	str	r3, [sp, #12]
 8001b9a:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001b9c:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8001ba0:	9335      	str	r3, [sp, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ba2:	2702      	movs	r7, #2
 8001ba4:	9736      	str	r7, [sp, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba6:	2400      	movs	r4, #0
 8001ba8:	9437      	str	r4, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001baa:	2603      	movs	r6, #3
 8001bac:	9638      	str	r6, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8001bae:	250c      	movs	r5, #12
 8001bb0:	9539      	str	r5, [sp, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bb2:	a935      	add	r1, sp, #212	@ 0xd4
 8001bb4:	480e      	ldr	r0, [pc, #56]	@ (8001bf0 <HAL_SD_MspInit+0xd8>)
 8001bb6:	f001 fc49 	bl	800344c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001bba:	2304      	movs	r3, #4
 8001bbc:	9335      	str	r3, [sp, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bbe:	9736      	str	r7, [sp, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc0:	9437      	str	r4, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bc2:	9638      	str	r6, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8001bc4:	9539      	str	r5, [sp, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001bc6:	a935      	add	r1, sp, #212	@ 0xd4
 8001bc8:	480a      	ldr	r0, [pc, #40]	@ (8001bf4 <HAL_SD_MspInit+0xdc>)
 8001bca:	f001 fc3f 	bl	800344c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 0, 0);
 8001bce:	4622      	mov	r2, r4
 8001bd0:	4621      	mov	r1, r4
 8001bd2:	2031      	movs	r0, #49	@ 0x31
 8001bd4:	f000 fcae 	bl	8002534 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8001bd8:	2031      	movs	r0, #49	@ 0x31
 8001bda:	f000 fcbb 	bl	8002554 <HAL_NVIC_EnableIRQ>
}
 8001bde:	e7ac      	b.n	8001b3a <HAL_SD_MspInit+0x22>
      Error_Handler();
 8001be0:	f7fe ffaa 	bl	8000b38 <Error_Handler>
 8001be4:	e7b5      	b.n	8001b52 <HAL_SD_MspInit+0x3a>
 8001be6:	bf00      	nop
 8001be8:	52007000 	.word	0x52007000
 8001bec:	58024400 	.word	0x58024400
 8001bf0:	58020800 	.word	0x58020800
 8001bf4:	58020c00 	.word	0x58020c00

08001bf8 <HAL_SD_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspDeInit(SD_HandleTypeDef* hsd)
{
 8001bf8:	b508      	push	{r3, lr}
  if(hsd->Instance==SDMMC1)
 8001bfa:	6802      	ldr	r2, [r0, #0]
 8001bfc:	4b0b      	ldr	r3, [pc, #44]	@ (8001c2c <HAL_SD_MspDeInit+0x34>)
 8001bfe:	429a      	cmp	r2, r3
 8001c00:	d000      	beq.n	8001c04 <HAL_SD_MspDeInit+0xc>
    /* USER CODE BEGIN SDMMC1_MspDeInit 1 */

    /* USER CODE END SDMMC1_MspDeInit 1 */
  }

}
 8001c02:	bd08      	pop	{r3, pc}
    __HAL_RCC_SDMMC1_CLK_DISABLE();
 8001c04:	4a0a      	ldr	r2, [pc, #40]	@ (8001c30 <HAL_SD_MspDeInit+0x38>)
 8001c06:	f8d2 30d4 	ldr.w	r3, [r2, #212]	@ 0xd4
 8001c0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c0e:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001c12:	f44f 51f8 	mov.w	r1, #7936	@ 0x1f00
 8001c16:	4807      	ldr	r0, [pc, #28]	@ (8001c34 <HAL_SD_MspDeInit+0x3c>)
 8001c18:	f001 fd28 	bl	800366c <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_2);
 8001c1c:	2104      	movs	r1, #4
 8001c1e:	4806      	ldr	r0, [pc, #24]	@ (8001c38 <HAL_SD_MspDeInit+0x40>)
 8001c20:	f001 fd24 	bl	800366c <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(SDMMC1_IRQn);
 8001c24:	2031      	movs	r0, #49	@ 0x31
 8001c26:	f000 fc99 	bl	800255c <HAL_NVIC_DisableIRQ>
}
 8001c2a:	e7ea      	b.n	8001c02 <HAL_SD_MspDeInit+0xa>
 8001c2c:	52007000 	.word	0x52007000
 8001c30:	58024400 	.word	0x58024400
 8001c34:	58020800 	.word	0x58020800
 8001c38:	58020c00 	.word	0x58020c00

08001c3c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c3c:	b500      	push	{lr}
 8001c3e:	b085      	sub	sp, #20
  if(htim_base->Instance==TIM2)
 8001c40:	6803      	ldr	r3, [r0, #0]
 8001c42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c46:	d00b      	beq.n	8001c60 <HAL_TIM_Base_MspInit+0x24>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 8001c48:	4a2d      	ldr	r2, [pc, #180]	@ (8001d00 <HAL_TIM_Base_MspInit+0xc4>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d01e      	beq.n	8001c8c <HAL_TIM_Base_MspInit+0x50>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_base->Instance==TIM4)
 8001c4e:	4a2d      	ldr	r2, [pc, #180]	@ (8001d04 <HAL_TIM_Base_MspInit+0xc8>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d031      	beq.n	8001cb8 <HAL_TIM_Base_MspInit+0x7c>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }
  else if(htim_base->Instance==TIM17)
 8001c54:	4a2c      	ldr	r2, [pc, #176]	@ (8001d08 <HAL_TIM_Base_MspInit+0xcc>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d044      	beq.n	8001ce4 <HAL_TIM_Base_MspInit+0xa8>
    /* USER CODE BEGIN TIM17_MspInit 1 */

    /* USER CODE END TIM17_MspInit 1 */
  }

}
 8001c5a:	b005      	add	sp, #20
 8001c5c:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c60:	4b2a      	ldr	r3, [pc, #168]	@ (8001d0c <HAL_TIM_Base_MspInit+0xd0>)
 8001c62:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001c66:	f042 0201 	orr.w	r2, r2, #1
 8001c6a:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8001c6e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001c72:	f003 0301 	and.w	r3, r3, #1
 8001c76:	9300      	str	r3, [sp, #0]
 8001c78:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM2_IRQn, 15, 0);
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	210f      	movs	r1, #15
 8001c7e:	201c      	movs	r0, #28
 8001c80:	f000 fc58 	bl	8002534 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001c84:	201c      	movs	r0, #28
 8001c86:	f000 fc65 	bl	8002554 <HAL_NVIC_EnableIRQ>
 8001c8a:	e7e6      	b.n	8001c5a <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c8c:	4b1f      	ldr	r3, [pc, #124]	@ (8001d0c <HAL_TIM_Base_MspInit+0xd0>)
 8001c8e:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001c92:	f042 0202 	orr.w	r2, r2, #2
 8001c96:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8001c9a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001c9e:	f003 0302 	and.w	r3, r3, #2
 8001ca2:	9301      	str	r3, [sp, #4]
 8001ca4:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 2, 0);
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	2102      	movs	r1, #2
 8001caa:	201d      	movs	r0, #29
 8001cac:	f000 fc42 	bl	8002534 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001cb0:	201d      	movs	r0, #29
 8001cb2:	f000 fc4f 	bl	8002554 <HAL_NVIC_EnableIRQ>
 8001cb6:	e7d0      	b.n	8001c5a <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001cb8:	4b14      	ldr	r3, [pc, #80]	@ (8001d0c <HAL_TIM_Base_MspInit+0xd0>)
 8001cba:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001cbe:	f042 0204 	orr.w	r2, r2, #4
 8001cc2:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8001cc6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001cca:	f003 0304 	and.w	r3, r3, #4
 8001cce:	9302      	str	r3, [sp, #8]
 8001cd0:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	4611      	mov	r1, r2
 8001cd6:	201e      	movs	r0, #30
 8001cd8:	f000 fc2c 	bl	8002534 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001cdc:	201e      	movs	r0, #30
 8001cde:	f000 fc39 	bl	8002554 <HAL_NVIC_EnableIRQ>
 8001ce2:	e7ba      	b.n	8001c5a <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001ce4:	4b09      	ldr	r3, [pc, #36]	@ (8001d0c <HAL_TIM_Base_MspInit+0xd0>)
 8001ce6:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001cea:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8001cee:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8001cf2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001cf6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001cfa:	9303      	str	r3, [sp, #12]
 8001cfc:	9b03      	ldr	r3, [sp, #12]
}
 8001cfe:	e7ac      	b.n	8001c5a <HAL_TIM_Base_MspInit+0x1e>
 8001d00:	40000400 	.word	0x40000400
 8001d04:	40000800 	.word	0x40000800
 8001d08:	40014800 	.word	0x40014800
 8001d0c:	58024400 	.word	0x58024400

08001d10 <HAL_InitTick>:
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d10:	280f      	cmp	r0, #15
 8001d12:	d901      	bls.n	8001d18 <HAL_InitTick+0x8>
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
     uwTickPrio = TickPriority;
    }
  else
  {
    return HAL_ERROR;
 8001d14:	2001      	movs	r0, #1
    return HAL_TIM_Base_Start_IT(&htim6);
  }

  /* Return function status */
  return HAL_ERROR;
}
 8001d16:	4770      	bx	lr
{
 8001d18:	b510      	push	{r4, lr}
 8001d1a:	b08a      	sub	sp, #40	@ 0x28
 8001d1c:	4604      	mov	r4, r0
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001d1e:	2200      	movs	r2, #0
 8001d20:	4601      	mov	r1, r0
 8001d22:	2036      	movs	r0, #54	@ 0x36
 8001d24:	f000 fc06 	bl	8002534 <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001d28:	2036      	movs	r0, #54	@ 0x36
 8001d2a:	f000 fc13 	bl	8002554 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8001d2e:	4b1a      	ldr	r3, [pc, #104]	@ (8001d98 <HAL_InitTick+0x88>)
 8001d30:	601c      	str	r4, [r3, #0]
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001d32:	4b1a      	ldr	r3, [pc, #104]	@ (8001d9c <HAL_InitTick+0x8c>)
 8001d34:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001d38:	f042 0210 	orr.w	r2, r2, #16
 8001d3c:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8001d40:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001d44:	f003 0310 	and.w	r3, r3, #16
 8001d48:	9300      	str	r3, [sp, #0]
 8001d4a:	9b00      	ldr	r3, [sp, #0]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001d4c:	a901      	add	r1, sp, #4
 8001d4e:	a802      	add	r0, sp, #8
 8001d50:	f002 fb64 	bl	800441c <HAL_RCC_GetClockConfig>
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001d54:	9b07      	ldr	r3, [sp, #28]
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001d56:	b9bb      	cbnz	r3, 8001d88 <HAL_InitTick+0x78>
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001d58:	f002 fb4e 	bl	80043f8 <HAL_RCC_GetPCLK1Freq>
 8001d5c:	4603      	mov	r3, r0
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001d5e:	4a10      	ldr	r2, [pc, #64]	@ (8001da0 <HAL_InitTick+0x90>)
 8001d60:	fba2 2303 	umull	r2, r3, r2, r3
 8001d64:	0c9b      	lsrs	r3, r3, #18
 8001d66:	3b01      	subs	r3, #1
  htim6.Instance = TIM6;
 8001d68:	480e      	ldr	r0, [pc, #56]	@ (8001da4 <HAL_InitTick+0x94>)
 8001d6a:	4a0f      	ldr	r2, [pc, #60]	@ (8001da8 <HAL_InitTick+0x98>)
 8001d6c:	6002      	str	r2, [r0, #0]
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001d6e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001d72:	60c2      	str	r2, [r0, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001d74:	6043      	str	r3, [r0, #4]
  htim6.Init.ClockDivision = 0;
 8001d76:	2300      	movs	r3, #0
 8001d78:	6103      	str	r3, [r0, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d7a:	6083      	str	r3, [r0, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001d7c:	f005 fccc 	bl	8007718 <HAL_TIM_Base_Init>
 8001d80:	b130      	cbz	r0, 8001d90 <HAL_InitTick+0x80>
  return HAL_ERROR;
 8001d82:	2001      	movs	r0, #1
}
 8001d84:	b00a      	add	sp, #40	@ 0x28
 8001d86:	bd10      	pop	{r4, pc}
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001d88:	f002 fb36 	bl	80043f8 <HAL_RCC_GetPCLK1Freq>
 8001d8c:	0043      	lsls	r3, r0, #1
 8001d8e:	e7e6      	b.n	8001d5e <HAL_InitTick+0x4e>
    return HAL_TIM_Base_Start_IT(&htim6);
 8001d90:	4804      	ldr	r0, [pc, #16]	@ (8001da4 <HAL_InitTick+0x94>)
 8001d92:	f005 fb35 	bl	8007400 <HAL_TIM_Base_Start_IT>
 8001d96:	e7f5      	b.n	8001d84 <HAL_InitTick+0x74>
 8001d98:	20000010 	.word	0x20000010
 8001d9c:	58024400 	.word	0x58024400
 8001da0:	431bde83 	.word	0x431bde83
 8001da4:	20000780 	.word	0x20000780
 8001da8:	40001000 	.word	0x40001000

08001dac <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001dac:	e7fe      	b.n	8001dac <NMI_Handler>

08001dae <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001dae:	e7fe      	b.n	8001dae <HardFault_Handler>

08001db0 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001db0:	e7fe      	b.n	8001db0 <MemManage_Handler>

08001db2 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001db2:	e7fe      	b.n	8001db2 <BusFault_Handler>

08001db4 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001db4:	e7fe      	b.n	8001db4 <UsageFault_Handler>

08001db6 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001db6:	4770      	bx	lr

08001db8 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001db8:	4770      	bx	lr

08001dba <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001dba:	4770      	bx	lr

08001dbc <SysTick_Handler>:
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dbc:	4770      	bx	lr
	...

08001dc0 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 19.
  */
void RTC_WKUP_IRQHandler(void)
{
 8001dc0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8001dc2:	4802      	ldr	r0, [pc, #8]	@ (8001dcc <RTC_WKUP_IRQHandler+0xc>)
 8001dc4:	f004 fa59 	bl	800627a <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8001dc8:	bd08      	pop	{r3, pc}
 8001dca:	bf00      	nop
 8001dcc:	20000408 	.word	0x20000408

08001dd0 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001dd0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(AC_POE_SYNC_Pin);
 8001dd2:	2008      	movs	r0, #8
 8001dd4:	f001 fd00 	bl	80037d8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001dd8:	bd08      	pop	{r3, pc}
	...

08001ddc <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001ddc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001dde:	4802      	ldr	r0, [pc, #8]	@ (8001de8 <DMA1_Stream0_IRQHandler+0xc>)
 8001de0:	f000 fee2 	bl	8002ba8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001de4:	bd08      	pop	{r3, pc}
 8001de6:	bf00      	nop
 8001de8:	2000051c 	.word	0x2000051c

08001dec <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001dec:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8001dee:	4802      	ldr	r0, [pc, #8]	@ (8001df8 <DMA1_Stream1_IRQHandler+0xc>)
 8001df0:	f000 feda 	bl	8002ba8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001df4:	bd08      	pop	{r3, pc}
 8001df6:	bf00      	nop
 8001df8:	200004a4 	.word	0x200004a4

08001dfc <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8001dfc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8001dfe:	4802      	ldr	r0, [pc, #8]	@ (8001e08 <DMA1_Stream2_IRQHandler+0xc>)
 8001e00:	f000 fed2 	bl	8002ba8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8001e04:	bd08      	pop	{r3, pc}
 8001e06:	bf00      	nop
 8001e08:	20000090 	.word	0x20000090

08001e0c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001e0c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001e0e:	4803      	ldr	r0, [pc, #12]	@ (8001e1c <ADC_IRQHandler+0x10>)
 8001e10:	f000 f9ba 	bl	8002188 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8001e14:	4802      	ldr	r0, [pc, #8]	@ (8001e20 <ADC_IRQHandler+0x14>)
 8001e16:	f000 f9b7 	bl	8002188 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001e1a:	bd08      	pop	{r3, pc}
 8001e1c:	200005f8 	.word	0x200005f8
 8001e20:	20000594 	.word	0x20000594

08001e24 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001e24:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001e26:	4802      	ldr	r0, [pc, #8]	@ (8001e30 <TIM2_IRQHandler+0xc>)
 8001e28:	f005 fb36 	bl	8007498 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001e2c:	bd08      	pop	{r3, pc}
 8001e2e:	bf00      	nop
 8001e30:	20000340 	.word	0x20000340

08001e34 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001e34:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001e36:	4802      	ldr	r0, [pc, #8]	@ (8001e40 <TIM3_IRQHandler+0xc>)
 8001e38:	f005 fb2e 	bl	8007498 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001e3c:	bd08      	pop	{r3, pc}
 8001e3e:	bf00      	nop
 8001e40:	200002f4 	.word	0x200002f4

08001e44 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001e44:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001e46:	4802      	ldr	r0, [pc, #8]	@ (8001e50 <TIM4_IRQHandler+0xc>)
 8001e48:	f005 fb26 	bl	8007498 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001e4c:	bd08      	pop	{r3, pc}
 8001e4e:	bf00      	nop
 8001e50:	200002a8 	.word	0x200002a8

08001e54 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001e54:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001e56:	4802      	ldr	r0, [pc, #8]	@ (8001e60 <USART1_IRQHandler+0xc>)
 8001e58:	f005 fcdc 	bl	8007814 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001e5c:	bd08      	pop	{r3, pc}
 8001e5e:	bf00      	nop
 8001e60:	20000214 	.word	0x20000214

08001e64 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001e64:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SYNC_TTL_OUT_Pin);
 8001e66:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001e6a:	f001 fcb5 	bl	80037d8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001e6e:	bd08      	pop	{r3, pc}

08001e70 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8001e70:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8001e72:	4802      	ldr	r0, [pc, #8]	@ (8001e7c <SDMMC1_IRQHandler+0xc>)
 8001e74:	f005 f9ae 	bl	80071d4 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 8001e78:	bd08      	pop	{r3, pc}
 8001e7a:	bf00      	nop
 8001e7c:	2000038c 	.word	0x2000038c

08001e80 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001e80:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001e82:	4802      	ldr	r0, [pc, #8]	@ (8001e8c <TIM6_DAC_IRQHandler+0xc>)
 8001e84:	f005 fb08 	bl	8007498 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001e88:	bd08      	pop	{r3, pc}
 8001e8a:	bf00      	nop
 8001e8c:	20000780 	.word	0x20000780

08001e90 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001e90:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001e92:	4802      	ldr	r0, [pc, #8]	@ (8001e9c <DMA2_Stream0_IRQHandler+0xc>)
 8001e94:	f000 fe88 	bl	8002ba8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001e98:	bd08      	pop	{r3, pc}
 8001e9a:	bf00      	nop
 8001e9c:	20000108 	.word	0x20000108

08001ea0 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8001ea0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001ea2:	4802      	ldr	r0, [pc, #8]	@ (8001eac <ETH_IRQHandler+0xc>)
 8001ea4:	f001 fa22 	bl	80032ec <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8001ea8:	bd08      	pop	{r3, pc}
 8001eaa:	bf00      	nop
 8001eac:	20000c40 	.word	0x20000c40

08001eb0 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001eb0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001eb2:	4802      	ldr	r0, [pc, #8]	@ (8001ebc <USART6_IRQHandler+0xc>)
 8001eb4:	f005 fcae 	bl	8007814 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001eb8:	bd08      	pop	{r3, pc}
 8001eba:	bf00      	nop
 8001ebc:	20000180 	.word	0x20000180

08001ec0 <BDMA_Channel0_IRQHandler>:

/**
  * @brief This function handles BDMA channel0 global interrupt.
  */
void BDMA_Channel0_IRQHandler(void)
{
 8001ec0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN BDMA_Channel0_IRQn 0 */

  /* USER CODE END BDMA_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8001ec2:	4802      	ldr	r0, [pc, #8]	@ (8001ecc <BDMA_Channel0_IRQHandler+0xc>)
 8001ec4:	f000 fe70 	bl	8002ba8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN BDMA_Channel0_IRQn 1 */

  /* USER CODE END BDMA_Channel0_IRQn 1 */
}
 8001ec8:	bd08      	pop	{r3, pc}
 8001eca:	bf00      	nop
 8001ecc:	2000042c 	.word	0x2000042c

08001ed0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ed0:	b570      	push	{r4, r5, r6, lr}
 8001ed2:	460c      	mov	r4, r1
 8001ed4:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ed6:	2500      	movs	r5, #0
 8001ed8:	e006      	b.n	8001ee8 <_read+0x18>
  {
    *ptr++ = __io_getchar();
 8001eda:	f3af 8000 	nop.w
 8001ede:	4621      	mov	r1, r4
 8001ee0:	f801 0b01 	strb.w	r0, [r1], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ee4:	3501      	adds	r5, #1
    *ptr++ = __io_getchar();
 8001ee6:	460c      	mov	r4, r1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ee8:	42b5      	cmp	r5, r6
 8001eea:	dbf6      	blt.n	8001eda <_read+0xa>
  }

  return len;
}
 8001eec:	4630      	mov	r0, r6
 8001eee:	bd70      	pop	{r4, r5, r6, pc}

08001ef0 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8001ef0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ef4:	4770      	bx	lr

08001ef6 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8001ef6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001efa:	604b      	str	r3, [r1, #4]
  return 0;
}
 8001efc:	2000      	movs	r0, #0
 8001efe:	4770      	bx	lr

08001f00 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8001f00:	2001      	movs	r0, #1
 8001f02:	4770      	bx	lr

08001f04 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8001f04:	2000      	movs	r0, #0
 8001f06:	4770      	bx	lr

08001f08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f08:	b410      	push	{r4}
 8001f0a:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f0c:	4a0c      	ldr	r2, [pc, #48]	@ (8001f40 <_sbrk+0x38>)
 8001f0e:	490d      	ldr	r1, [pc, #52]	@ (8001f44 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f10:	480d      	ldr	r0, [pc, #52]	@ (8001f48 <_sbrk+0x40>)
 8001f12:	6800      	ldr	r0, [r0, #0]
 8001f14:	b150      	cbz	r0, 8001f2c <_sbrk+0x24>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f16:	480c      	ldr	r0, [pc, #48]	@ (8001f48 <_sbrk+0x40>)
 8001f18:	6800      	ldr	r0, [r0, #0]
 8001f1a:	4403      	add	r3, r0
 8001f1c:	1a52      	subs	r2, r2, r1
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d808      	bhi.n	8001f34 <_sbrk+0x2c>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8001f22:	4a09      	ldr	r2, [pc, #36]	@ (8001f48 <_sbrk+0x40>)
 8001f24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8001f26:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001f2a:	4770      	bx	lr
    __sbrk_heap_end = &_end;
 8001f2c:	4806      	ldr	r0, [pc, #24]	@ (8001f48 <_sbrk+0x40>)
 8001f2e:	4c07      	ldr	r4, [pc, #28]	@ (8001f4c <_sbrk+0x44>)
 8001f30:	6004      	str	r4, [r0, #0]
 8001f32:	e7f0      	b.n	8001f16 <_sbrk+0xe>
    errno = ENOMEM;
 8001f34:	4b06      	ldr	r3, [pc, #24]	@ (8001f50 <_sbrk+0x48>)
 8001f36:	220c      	movs	r2, #12
 8001f38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f3a:	f04f 30ff 	mov.w	r0, #4294967295
 8001f3e:	e7f2      	b.n	8001f26 <_sbrk+0x1e>
 8001f40:	20020000 	.word	0x20020000
 8001f44:	00004000 	.word	0x00004000
 8001f48:	200007cc 	.word	0x200007cc
 8001f4c:	20000e70 	.word	0x20000e70
 8001f50:	20000e60 	.word	0x20000e60

08001f54 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001f54:	4a31      	ldr	r2, [pc, #196]	@ (800201c <SystemInit+0xc8>)
 8001f56:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001f5a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f5e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001f62:	4b2f      	ldr	r3, [pc, #188]	@ (8002020 <SystemInit+0xcc>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f003 030f 	and.w	r3, r3, #15
 8001f6a:	2b06      	cmp	r3, #6
 8001f6c:	d806      	bhi.n	8001f7c <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001f6e:	4a2c      	ldr	r2, [pc, #176]	@ (8002020 <SystemInit+0xcc>)
 8001f70:	6813      	ldr	r3, [r2, #0]
 8001f72:	f023 030f 	bic.w	r3, r3, #15
 8001f76:	f043 0307 	orr.w	r3, r3, #7
 8001f7a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001f7c:	4b29      	ldr	r3, [pc, #164]	@ (8002024 <SystemInit+0xd0>)
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	f042 0201 	orr.w	r2, r2, #1
 8001f84:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001f86:	2200      	movs	r2, #0
 8001f88:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001f8a:	6819      	ldr	r1, [r3, #0]
 8001f8c:	4a26      	ldr	r2, [pc, #152]	@ (8002028 <SystemInit+0xd4>)
 8001f8e:	400a      	ands	r2, r1
 8001f90:	601a      	str	r2, [r3, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001f92:	4b23      	ldr	r3, [pc, #140]	@ (8002020 <SystemInit+0xcc>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f013 0f08 	tst.w	r3, #8
 8001f9a:	d006      	beq.n	8001faa <SystemInit+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001f9c:	4a20      	ldr	r2, [pc, #128]	@ (8002020 <SystemInit+0xcc>)
 8001f9e:	6813      	ldr	r3, [r2, #0]
 8001fa0:	f023 030f 	bic.w	r3, r3, #15
 8001fa4:	f043 0307 	orr.w	r3, r3, #7
 8001fa8:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001faa:	4b1e      	ldr	r3, [pc, #120]	@ (8002024 <SystemInit+0xd0>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001fb0:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001fb2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001fb4:	491d      	ldr	r1, [pc, #116]	@ (800202c <SystemInit+0xd8>)
 8001fb6:	6299      	str	r1, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001fb8:	491d      	ldr	r1, [pc, #116]	@ (8002030 <SystemInit+0xdc>)
 8001fba:	62d9      	str	r1, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001fbc:	491d      	ldr	r1, [pc, #116]	@ (8002034 <SystemInit+0xe0>)
 8001fbe:	6319      	str	r1, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001fc0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001fc2:	6399      	str	r1, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001fc4:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001fc6:	6419      	str	r1, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001fc8:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001fca:	6819      	ldr	r1, [r3, #0]
 8001fcc:	f421 2180 	bic.w	r1, r1, #262144	@ 0x40000
 8001fd0:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001fd2:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001fd4:	4b18      	ldr	r3, [pc, #96]	@ (8002038 <SystemInit+0xe4>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f36f 030f 	bfc	r3, #0, #16
 8001fdc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001fe0:	d203      	bcs.n	8001fea <SystemInit+0x96>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001fe2:	4b16      	ldr	r3, [pc, #88]	@ (800203c <SystemInit+0xe8>)
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001fea:	4b0e      	ldr	r3, [pc, #56]	@ (8002024 <SystemInit+0xd0>)
 8001fec:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001ff0:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8001ff4:	d110      	bne.n	8002018 <SystemInit+0xc4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001ff6:	4b0b      	ldr	r3, [pc, #44]	@ (8002024 <SystemInit+0xd0>)
 8001ff8:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8001ffc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002000:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002004:	4a0e      	ldr	r2, [pc, #56]	@ (8002040 <SystemInit+0xec>)
 8002006:	f243 01d2 	movw	r1, #12498	@ 0x30d2
 800200a:	6011      	str	r1, [r2, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800200c:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8002010:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002014:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002018:	4770      	bx	lr
 800201a:	bf00      	nop
 800201c:	e000ed00 	.word	0xe000ed00
 8002020:	52002000 	.word	0x52002000
 8002024:	58024400 	.word	0x58024400
 8002028:	eaf6ed7f 	.word	0xeaf6ed7f
 800202c:	02020200 	.word	0x02020200
 8002030:	01ff0000 	.word	0x01ff0000
 8002034:	01010280 	.word	0x01010280
 8002038:	5c001000 	.word	0x5c001000
 800203c:	51008000 	.word	0x51008000
 8002040:	52004000 	.word	0x52004000

08002044 <ExitRun0Mode>:
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8002044:	4a05      	ldr	r2, [pc, #20]	@ (800205c <ExitRun0Mode+0x18>)
 8002046:	68d3      	ldr	r3, [r2, #12]
 8002048:	f043 0302 	orr.w	r3, r3, #2
 800204c:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 800204e:	4b03      	ldr	r3, [pc, #12]	@ (800205c <ExitRun0Mode+0x18>)
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8002056:	d0fa      	beq.n	800204e <ExitRun0Mode+0xa>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8002058:	4770      	bx	lr
 800205a:	bf00      	nop
 800205c:	58024800 	.word	0x58024800

08002060 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002060:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800209c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8002064:	f7ff ffee 	bl	8002044 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002068:	f7ff ff74 	bl	8001f54 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800206c:	480c      	ldr	r0, [pc, #48]	@ (80020a0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800206e:	490d      	ldr	r1, [pc, #52]	@ (80020a4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002070:	4a0d      	ldr	r2, [pc, #52]	@ (80020a8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002072:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002074:	e002      	b.n	800207c <LoopCopyDataInit>

08002076 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002076:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002078:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800207a:	3304      	adds	r3, #4

0800207c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800207c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800207e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002080:	d3f9      	bcc.n	8002076 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002082:	4a0a      	ldr	r2, [pc, #40]	@ (80020ac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002084:	4c0a      	ldr	r4, [pc, #40]	@ (80020b0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002086:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002088:	e001      	b.n	800208e <LoopFillZerobss>

0800208a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800208a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800208c:	3204      	adds	r2, #4

0800208e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800208e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002090:	d3fb      	bcc.n	800208a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002092:	f009 f881 	bl	800b198 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002096:	f7fe fe65 	bl	8000d64 <main>
  bx  lr
 800209a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800209c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80020a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020a4:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80020a8:	0800c9e0 	.word	0x0800c9e0
  ldr r2, =_sbss
 80020ac:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 80020b0:	20000e70 	.word	0x20000e70

080020b4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80020b4:	e7fe      	b.n	80020b4 <ADC3_IRQHandler>
	...

080020b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020b8:	b510      	push	{r4, lr}
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020ba:	2003      	movs	r0, #3
 80020bc:	f000 fa28 	bl	8002510 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80020c0:	f001 ff32 	bl	8003f28 <HAL_RCC_GetSysClockFreq>
 80020c4:	490f      	ldr	r1, [pc, #60]	@ (8002104 <HAL_Init+0x4c>)
 80020c6:	698b      	ldr	r3, [r1, #24]
 80020c8:	f3c3 2303 	ubfx	r3, r3, #8, #4
 80020cc:	4a0e      	ldr	r2, [pc, #56]	@ (8002108 <HAL_Init+0x50>)
 80020ce:	5cd3      	ldrb	r3, [r2, r3]
 80020d0:	f003 031f 	and.w	r3, r3, #31
 80020d4:	40d8      	lsrs	r0, r3
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80020d6:	698b      	ldr	r3, [r1, #24]
 80020d8:	f003 030f 	and.w	r3, r3, #15
 80020dc:	5cd3      	ldrb	r3, [r2, r3]
 80020de:	f003 031f 	and.w	r3, r3, #31
 80020e2:	fa20 f303 	lsr.w	r3, r0, r3
 80020e6:	4a09      	ldr	r2, [pc, #36]	@ (800210c <HAL_Init+0x54>)
 80020e8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80020ea:	4b09      	ldr	r3, [pc, #36]	@ (8002110 <HAL_Init+0x58>)
 80020ec:	6018      	str	r0, [r3, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80020ee:	200f      	movs	r0, #15
 80020f0:	f7ff fe0e 	bl	8001d10 <HAL_InitTick>
 80020f4:	b110      	cbz	r0, 80020fc <HAL_Init+0x44>
  {
    return HAL_ERROR;
 80020f6:	2401      	movs	r4, #1
  /* Init the low level hardware */
  HAL_MspInit();

  /* Return function status */
  return HAL_OK;
}
 80020f8:	4620      	mov	r0, r4
 80020fa:	bd10      	pop	{r4, pc}
 80020fc:	4604      	mov	r4, r0
  HAL_MspInit();
 80020fe:	f7ff fcc9 	bl	8001a94 <HAL_MspInit>
  return HAL_OK;
 8002102:	e7f9      	b.n	80020f8 <HAL_Init+0x40>
 8002104:	58024400 	.word	0x58024400
 8002108:	0800c438 	.word	0x0800c438
 800210c:	20000004 	.word	0x20000004
 8002110:	20000008 	.word	0x20000008

08002114 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8002114:	4b03      	ldr	r3, [pc, #12]	@ (8002124 <HAL_IncTick+0x10>)
 8002116:	781b      	ldrb	r3, [r3, #0]
 8002118:	4a03      	ldr	r2, [pc, #12]	@ (8002128 <HAL_IncTick+0x14>)
 800211a:	6811      	ldr	r1, [r2, #0]
 800211c:	440b      	add	r3, r1
 800211e:	6013      	str	r3, [r2, #0]
}
 8002120:	4770      	bx	lr
 8002122:	bf00      	nop
 8002124:	2000000c 	.word	0x2000000c
 8002128:	200007d0 	.word	0x200007d0

0800212c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800212c:	4b01      	ldr	r3, [pc, #4]	@ (8002134 <HAL_GetTick+0x8>)
 800212e:	6818      	ldr	r0, [r3, #0]
}
 8002130:	4770      	bx	lr
 8002132:	bf00      	nop
 8002134:	200007d0 	.word	0x200007d0

08002138 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002138:	b538      	push	{r3, r4, r5, lr}
 800213a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800213c:	f7ff fff6 	bl	800212c <HAL_GetTick>
 8002140:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002142:	f1b4 3fff 	cmp.w	r4, #4294967295
 8002146:	d002      	beq.n	800214e <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8002148:	4b04      	ldr	r3, [pc, #16]	@ (800215c <HAL_Delay+0x24>)
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800214e:	f7ff ffed 	bl	800212c <HAL_GetTick>
 8002152:	1b40      	subs	r0, r0, r5
 8002154:	42a0      	cmp	r0, r4
 8002156:	d3fa      	bcc.n	800214e <HAL_Delay+0x16>
  {
  }
}
 8002158:	bd38      	pop	{r3, r4, r5, pc}
 800215a:	bf00      	nop
 800215c:	2000000c 	.word	0x2000000c

08002160 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 8002160:	4b01      	ldr	r3, [pc, #4]	@ (8002168 <HAL_GetREVID+0x8>)
 8002162:	6818      	ldr	r0, [r3, #0]
}
 8002164:	0c00      	lsrs	r0, r0, #16
 8002166:	4770      	bx	lr
 8002168:	5c001000 	.word	0x5c001000

0800216c <HAL_SYSCFG_AnalogSwitchConfig>:
{
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 800216c:	4a03      	ldr	r2, [pc, #12]	@ (800217c <HAL_SYSCFG_AnalogSwitchConfig+0x10>)
 800216e:	6853      	ldr	r3, [r2, #4]
 8002170:	ea23 0300 	bic.w	r3, r3, r0
 8002174:	430b      	orrs	r3, r1
 8002176:	6053      	str	r3, [r2, #4]
}
 8002178:	4770      	bx	lr
 800217a:	bf00      	nop
 800217c:	58000400 	.word	0x58000400

08002180 <HAL_ADC_ConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002180:	4770      	bx	lr

08002182 <HAL_ADC_LevelOutOfWindowCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002182:	4770      	bx	lr

08002184 <HAL_ADC_ErrorCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002184:	4770      	bx	lr
	...

08002188 <HAL_ADC_IRQHandler>:
{
 8002188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800218a:	4604      	mov	r4, r0
  uint32_t tmp_isr = hadc->Instance->ISR;
 800218c:	6803      	ldr	r3, [r0, #0]
 800218e:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002190:	685e      	ldr	r6, [r3, #4]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002192:	499c      	ldr	r1, [pc, #624]	@ (8002404 <HAL_ADC_IRQHandler+0x27c>)
 8002194:	4a9c      	ldr	r2, [pc, #624]	@ (8002408 <HAL_ADC_IRQHandler+0x280>)
 8002196:	4293      	cmp	r3, r2
 8002198:	bf18      	it	ne
 800219a:	428b      	cmpne	r3, r1
 800219c:	d15b      	bne.n	8002256 <HAL_ADC_IRQHandler+0xce>
 800219e:	4b9b      	ldr	r3, [pc, #620]	@ (800240c <HAL_ADC_IRQHandler+0x284>)
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80021a0:	689f      	ldr	r7, [r3, #8]
 80021a2:	f007 071f 	and.w	r7, r7, #31
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80021a6:	f015 0f02 	tst.w	r5, #2
 80021aa:	d010      	beq.n	80021ce <HAL_ADC_IRQHandler+0x46>
 80021ac:	f016 0f02 	tst.w	r6, #2
 80021b0:	d00d      	beq.n	80021ce <HAL_ADC_IRQHandler+0x46>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80021b2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80021b4:	f013 0f10 	tst.w	r3, #16
 80021b8:	d103      	bne.n	80021c2 <HAL_ADC_IRQHandler+0x3a>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80021ba:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80021bc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80021c0:	6563      	str	r3, [r4, #84]	@ 0x54
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80021c2:	4620      	mov	r0, r4
 80021c4:	f000 f950 	bl	8002468 <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80021c8:	6823      	ldr	r3, [r4, #0]
 80021ca:	2202      	movs	r2, #2
 80021cc:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80021ce:	f015 0f04 	tst.w	r5, #4
 80021d2:	d002      	beq.n	80021da <HAL_ADC_IRQHandler+0x52>
 80021d4:	f016 0f04 	tst.w	r6, #4
 80021d8:	d105      	bne.n	80021e6 <HAL_ADC_IRQHandler+0x5e>
 80021da:	f015 0f08 	tst.w	r5, #8
 80021de:	d04f      	beq.n	8002280 <HAL_ADC_IRQHandler+0xf8>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80021e0:	f016 0f08 	tst.w	r6, #8
 80021e4:	d04c      	beq.n	8002280 <HAL_ADC_IRQHandler+0xf8>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80021e6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80021e8:	f013 0f10 	tst.w	r3, #16
 80021ec:	d103      	bne.n	80021f6 <HAL_ADC_IRQHandler+0x6e>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80021ee:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80021f0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021f4:	6563      	str	r3, [r4, #84]	@ 0x54
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80021f6:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80021f8:	68da      	ldr	r2, [r3, #12]
 80021fa:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 80021fe:	d139      	bne.n	8002274 <HAL_ADC_IRQHandler+0xec>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002200:	4a81      	ldr	r2, [pc, #516]	@ (8002408 <HAL_ADC_IRQHandler+0x280>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d029      	beq.n	800225a <HAL_ADC_IRQHandler+0xd2>
 8002206:	461a      	mov	r2, r3
 8002208:	4293      	cmp	r3, r2
 800220a:	d007      	beq.n	800221c <HAL_ADC_IRQHandler+0x94>
 800220c:	2f09      	cmp	r7, #9
 800220e:	d827      	bhi.n	8002260 <HAL_ADC_IRQHandler+0xd8>
 8002210:	f240 2121 	movw	r1, #545	@ 0x221
 8002214:	40f9      	lsrs	r1, r7
 8002216:	f011 0f01 	tst.w	r1, #1
 800221a:	d021      	beq.n	8002260 <HAL_ADC_IRQHandler+0xd8>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800221c:	68da      	ldr	r2, [r3, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 800221e:	f412 5f00 	tst.w	r2, #8192	@ 0x2000
 8002222:	d127      	bne.n	8002274 <HAL_ADC_IRQHandler+0xec>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	f012 0f08 	tst.w	r2, #8
 800222a:	d023      	beq.n	8002274 <HAL_ADC_IRQHandler+0xec>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800222c:	689a      	ldr	r2, [r3, #8]
 800222e:	f012 0f04 	tst.w	r2, #4
 8002232:	d117      	bne.n	8002264 <HAL_ADC_IRQHandler+0xdc>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002234:	685a      	ldr	r2, [r3, #4]
 8002236:	f022 020c 	bic.w	r2, r2, #12
 800223a:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800223c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800223e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002242:	6563      	str	r3, [r4, #84]	@ 0x54
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002244:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002246:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 800224a:	d113      	bne.n	8002274 <HAL_ADC_IRQHandler+0xec>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800224c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800224e:	f043 0301 	orr.w	r3, r3, #1
 8002252:	6563      	str	r3, [r4, #84]	@ 0x54
 8002254:	e00e      	b.n	8002274 <HAL_ADC_IRQHandler+0xec>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002256:	4b6e      	ldr	r3, [pc, #440]	@ (8002410 <HAL_ADC_IRQHandler+0x288>)
 8002258:	e7a2      	b.n	80021a0 <HAL_ADC_IRQHandler+0x18>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800225a:	f5a2 7280 	sub.w	r2, r2, #256	@ 0x100
 800225e:	e7d3      	b.n	8002208 <HAL_ADC_IRQHandler+0x80>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002260:	68d2      	ldr	r2, [r2, #12]
 8002262:	e7dc      	b.n	800221e <HAL_ADC_IRQHandler+0x96>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002264:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002266:	f043 0310 	orr.w	r3, r3, #16
 800226a:	6563      	str	r3, [r4, #84]	@ 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800226c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800226e:	f043 0301 	orr.w	r3, r3, #1
 8002272:	65a3      	str	r3, [r4, #88]	@ 0x58
    HAL_ADC_ConvCpltCallback(hadc);
 8002274:	4620      	mov	r0, r4
 8002276:	f7ff ff83 	bl	8002180 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800227a:	6823      	ldr	r3, [r4, #0]
 800227c:	220c      	movs	r2, #12
 800227e:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002280:	f015 0f20 	tst.w	r5, #32
 8002284:	d002      	beq.n	800228c <HAL_ADC_IRQHandler+0x104>
 8002286:	f016 0f20 	tst.w	r6, #32
 800228a:	d105      	bne.n	8002298 <HAL_ADC_IRQHandler+0x110>
 800228c:	f015 0f40 	tst.w	r5, #64	@ 0x40
 8002290:	d063      	beq.n	800235a <HAL_ADC_IRQHandler+0x1d2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002292:	f016 0f40 	tst.w	r6, #64	@ 0x40
 8002296:	d060      	beq.n	800235a <HAL_ADC_IRQHandler+0x1d2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002298:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800229a:	f013 0f10 	tst.w	r3, #16
 800229e:	d103      	bne.n	80022a8 <HAL_ADC_IRQHandler+0x120>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80022a0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80022a2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80022a6:	6563      	str	r3, [r4, #84]	@ 0x54
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80022a8:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80022aa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80022ac:	f412 7fc0 	tst.w	r2, #384	@ 0x180
 80022b0:	d119      	bne.n	80022e6 <HAL_ADC_IRQHandler+0x15e>
 80022b2:	2101      	movs	r1, #1
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80022b4:	68da      	ldr	r2, [r3, #12]
 80022b6:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 80022ba:	d116      	bne.n	80022ea <HAL_ADC_IRQHandler+0x162>
 80022bc:	2001      	movs	r0, #1
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80022be:	4a52      	ldr	r2, [pc, #328]	@ (8002408 <HAL_ADC_IRQHandler+0x280>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d014      	beq.n	80022ee <HAL_ADC_IRQHandler+0x166>
 80022c4:	461a      	mov	r2, r3
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d014      	beq.n	80022f4 <HAL_ADC_IRQHandler+0x16c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80022ca:	2f06      	cmp	r7, #6
 80022cc:	bf14      	ite	ne
 80022ce:	f04f 0c00 	movne.w	ip, #0
 80022d2:	f04f 0c01 	moveq.w	ip, #1
 80022d6:	b16f      	cbz	r7, 80022f4 <HAL_ADC_IRQHandler+0x16c>
 80022d8:	f1bc 0f00 	cmp.w	ip, #0
 80022dc:	d10a      	bne.n	80022f4 <HAL_ADC_IRQHandler+0x16c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80022de:	2f07      	cmp	r7, #7
 80022e0:	d008      	beq.n	80022f4 <HAL_ADC_IRQHandler+0x16c>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80022e2:	68d2      	ldr	r2, [r2, #12]
 80022e4:	e007      	b.n	80022f6 <HAL_ADC_IRQHandler+0x16e>
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80022e6:	2100      	movs	r1, #0
 80022e8:	e7e4      	b.n	80022b4 <HAL_ADC_IRQHandler+0x12c>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80022ea:	2000      	movs	r0, #0
 80022ec:	e7e7      	b.n	80022be <HAL_ADC_IRQHandler+0x136>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80022ee:	f5a2 7280 	sub.w	r2, r2, #256	@ 0x100
 80022f2:	e7e8      	b.n	80022c6 <HAL_ADC_IRQHandler+0x13e>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80022f4:	68da      	ldr	r2, [r3, #12]
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80022f6:	b351      	cbz	r1, 800234e <HAL_ADC_IRQHandler+0x1c6>
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80022f8:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 80022fc:	d003      	beq.n	8002306 <HAL_ADC_IRQHandler+0x17e>
 80022fe:	b330      	cbz	r0, 800234e <HAL_ADC_IRQHandler+0x1c6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002300:	f412 5f00 	tst.w	r2, #8192	@ 0x2000
 8002304:	d123      	bne.n	800234e <HAL_ADC_IRQHandler+0x1c6>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002306:	6819      	ldr	r1, [r3, #0]
 8002308:	f011 0f40 	tst.w	r1, #64	@ 0x40
 800230c:	d01f      	beq.n	800234e <HAL_ADC_IRQHandler+0x1c6>
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800230e:	f412 1f00 	tst.w	r2, #2097152	@ 0x200000
 8002312:	d11c      	bne.n	800234e <HAL_ADC_IRQHandler+0x1c6>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002314:	689a      	ldr	r2, [r3, #8]
 8002316:	f012 0f08 	tst.w	r2, #8
 800231a:	d110      	bne.n	800233e <HAL_ADC_IRQHandler+0x1b6>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800231c:	685a      	ldr	r2, [r3, #4]
 800231e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002322:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002324:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002326:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800232a:	6563      	str	r3, [r4, #84]	@ 0x54
              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800232c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800232e:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002332:	d10c      	bne.n	800234e <HAL_ADC_IRQHandler+0x1c6>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002334:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002336:	f043 0301 	orr.w	r3, r3, #1
 800233a:	6563      	str	r3, [r4, #84]	@ 0x54
 800233c:	e007      	b.n	800234e <HAL_ADC_IRQHandler+0x1c6>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800233e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002340:	f043 0310 	orr.w	r3, r3, #16
 8002344:	6563      	str	r3, [r4, #84]	@ 0x54
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002346:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002348:	f043 0301 	orr.w	r3, r3, #1
 800234c:	65a3      	str	r3, [r4, #88]	@ 0x58
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800234e:	4620      	mov	r0, r4
 8002350:	f000 f886 	bl	8002460 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002354:	6823      	ldr	r3, [r4, #0]
 8002356:	2260      	movs	r2, #96	@ 0x60
 8002358:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800235a:	f015 0f80 	tst.w	r5, #128	@ 0x80
 800235e:	d002      	beq.n	8002366 <HAL_ADC_IRQHandler+0x1de>
 8002360:	f016 0f80 	tst.w	r6, #128	@ 0x80
 8002364:	d136      	bne.n	80023d4 <HAL_ADC_IRQHandler+0x24c>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002366:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800236a:	d002      	beq.n	8002372 <HAL_ADC_IRQHandler+0x1ea>
 800236c:	f416 7f80 	tst.w	r6, #256	@ 0x100
 8002370:	d13b      	bne.n	80023ea <HAL_ADC_IRQHandler+0x262>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002372:	f415 7f00 	tst.w	r5, #512	@ 0x200
 8002376:	d002      	beq.n	800237e <HAL_ADC_IRQHandler+0x1f6>
 8002378:	f416 7f00 	tst.w	r6, #512	@ 0x200
 800237c:	d14a      	bne.n	8002414 <HAL_ADC_IRQHandler+0x28c>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800237e:	f015 0f10 	tst.w	r5, #16
 8002382:	d020      	beq.n	80023c6 <HAL_ADC_IRQHandler+0x23e>
 8002384:	f016 0f10 	tst.w	r6, #16
 8002388:	d01d      	beq.n	80023c6 <HAL_ADC_IRQHandler+0x23e>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800238a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800238c:	b16b      	cbz	r3, 80023aa <HAL_ADC_IRQHandler+0x222>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800238e:	2f00      	cmp	r7, #0
 8002390:	d04e      	beq.n	8002430 <HAL_ADC_IRQHandler+0x2a8>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002392:	6823      	ldr	r3, [r4, #0]
 8002394:	491b      	ldr	r1, [pc, #108]	@ (8002404 <HAL_ADC_IRQHandler+0x27c>)
 8002396:	4a1c      	ldr	r2, [pc, #112]	@ (8002408 <HAL_ADC_IRQHandler+0x280>)
 8002398:	4293      	cmp	r3, r2
 800239a:	bf18      	it	ne
 800239c:	428b      	cmpne	r3, r1
 800239e:	d145      	bne.n	800242c <HAL_ADC_IRQHandler+0x2a4>
 80023a0:	4b1a      	ldr	r3, [pc, #104]	@ (800240c <HAL_ADC_IRQHandler+0x284>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 80023a2:	689b      	ldr	r3, [r3, #8]
 80023a4:	f413 4f40 	tst.w	r3, #49152	@ 0xc000
 80023a8:	d00a      	beq.n	80023c0 <HAL_ADC_IRQHandler+0x238>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80023aa:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80023ac:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80023b0:	6563      	str	r3, [r4, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80023b2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80023b4:	f043 0302 	orr.w	r3, r3, #2
 80023b8:	65a3      	str	r3, [r4, #88]	@ 0x58
      HAL_ADC_ErrorCallback(hadc);
 80023ba:	4620      	mov	r0, r4
 80023bc:	f7ff fee2 	bl	8002184 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80023c0:	6823      	ldr	r3, [r4, #0]
 80023c2:	2210      	movs	r2, #16
 80023c4:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80023c6:	f415 6f80 	tst.w	r5, #1024	@ 0x400
 80023ca:	d002      	beq.n	80023d2 <HAL_ADC_IRQHandler+0x24a>
 80023cc:	f416 6f80 	tst.w	r6, #1024	@ 0x400
 80023d0:	d134      	bne.n	800243c <HAL_ADC_IRQHandler+0x2b4>
}
 80023d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80023d4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80023d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023da:	6563      	str	r3, [r4, #84]	@ 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80023dc:	4620      	mov	r0, r4
 80023de:	f7ff fed0 	bl	8002182 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80023e2:	6823      	ldr	r3, [r4, #0]
 80023e4:	2280      	movs	r2, #128	@ 0x80
 80023e6:	601a      	str	r2, [r3, #0]
 80023e8:	e7bd      	b.n	8002366 <HAL_ADC_IRQHandler+0x1de>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80023ea:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80023ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023f0:	6563      	str	r3, [r4, #84]	@ 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80023f2:	4620      	mov	r0, r4
 80023f4:	f000 f836 	bl	8002464 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80023f8:	6823      	ldr	r3, [r4, #0]
 80023fa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80023fe:	601a      	str	r2, [r3, #0]
 8002400:	e7b7      	b.n	8002372 <HAL_ADC_IRQHandler+0x1ea>
 8002402:	bf00      	nop
 8002404:	40022000 	.word	0x40022000
 8002408:	40022100 	.word	0x40022100
 800240c:	40022300 	.word	0x40022300
 8002410:	58026300 	.word	0x58026300
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002414:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002416:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800241a:	6563      	str	r3, [r4, #84]	@ 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800241c:	4620      	mov	r0, r4
 800241e:	f000 f822 	bl	8002466 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002422:	6823      	ldr	r3, [r4, #0]
 8002424:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002428:	601a      	str	r2, [r3, #0]
 800242a:	e7a8      	b.n	800237e <HAL_ADC_IRQHandler+0x1f6>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800242c:	4b0b      	ldr	r3, [pc, #44]	@ (800245c <HAL_ADC_IRQHandler+0x2d4>)
 800242e:	e7b8      	b.n	80023a2 <HAL_ADC_IRQHandler+0x21a>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8002430:	6823      	ldr	r3, [r4, #0]
 8002432:	68db      	ldr	r3, [r3, #12]
 8002434:	f013 0f03 	tst.w	r3, #3
 8002438:	d0c2      	beq.n	80023c0 <HAL_ADC_IRQHandler+0x238>
 800243a:	e7b6      	b.n	80023aa <HAL_ADC_IRQHandler+0x222>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800243c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800243e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002442:	6563      	str	r3, [r4, #84]	@ 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002444:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002446:	f043 0308 	orr.w	r3, r3, #8
 800244a:	65a3      	str	r3, [r4, #88]	@ 0x58
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800244c:	6823      	ldr	r3, [r4, #0]
 800244e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002452:	601a      	str	r2, [r3, #0]
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002454:	4620      	mov	r0, r4
 8002456:	f000 f804 	bl	8002462 <HAL_ADCEx_InjectedQueueOverflowCallback>
}
 800245a:	e7ba      	b.n	80023d2 <HAL_ADC_IRQHandler+0x24a>
 800245c:	58026300 	.word	0x58026300

08002460 <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002460:	4770      	bx	lr

08002462 <HAL_ADCEx_InjectedQueueOverflowCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8002462:	4770      	bx	lr

08002464 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002464:	4770      	bx	lr

08002466 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002466:	4770      	bx	lr

08002468 <HAL_ADCEx_EndOfSamplingCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002468:	4770      	bx	lr
	...

0800246c <__NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800246c:	2800      	cmp	r0, #0
 800246e:	db07      	blt.n	8002480 <__NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002470:	f000 021f 	and.w	r2, r0, #31
 8002474:	0940      	lsrs	r0, r0, #5
 8002476:	2301      	movs	r3, #1
 8002478:	4093      	lsls	r3, r2
 800247a:	4a02      	ldr	r2, [pc, #8]	@ (8002484 <__NVIC_EnableIRQ+0x18>)
 800247c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
}
 8002480:	4770      	bx	lr
 8002482:	bf00      	nop
 8002484:	e000e100 	.word	0xe000e100

08002488 <__NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002488:	2800      	cmp	r0, #0
 800248a:	db0c      	blt.n	80024a6 <__NVIC_DisableIRQ+0x1e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800248c:	f000 021f 	and.w	r2, r0, #31
 8002490:	0940      	lsrs	r0, r0, #5
 8002492:	2301      	movs	r3, #1
 8002494:	4093      	lsls	r3, r2
 8002496:	3020      	adds	r0, #32
 8002498:	4a03      	ldr	r2, [pc, #12]	@ (80024a8 <__NVIC_DisableIRQ+0x20>)
 800249a:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800249e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80024a2:	f3bf 8f6f 	isb	sy
}
 80024a6:	4770      	bx	lr
 80024a8:	e000e100 	.word	0xe000e100

080024ac <__NVIC_SetPriority>:
  if ((int32_t)(IRQn) >= 0)
 80024ac:	2800      	cmp	r0, #0
 80024ae:	db04      	blt.n	80024ba <__NVIC_SetPriority+0xe>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024b0:	0109      	lsls	r1, r1, #4
 80024b2:	b2c9      	uxtb	r1, r1
 80024b4:	4b04      	ldr	r3, [pc, #16]	@ (80024c8 <__NVIC_SetPriority+0x1c>)
 80024b6:	5419      	strb	r1, [r3, r0]
 80024b8:	4770      	bx	lr
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024ba:	f000 000f 	and.w	r0, r0, #15
 80024be:	0109      	lsls	r1, r1, #4
 80024c0:	b2c9      	uxtb	r1, r1
 80024c2:	4b02      	ldr	r3, [pc, #8]	@ (80024cc <__NVIC_SetPriority+0x20>)
 80024c4:	5419      	strb	r1, [r3, r0]
}
 80024c6:	4770      	bx	lr
 80024c8:	e000e400 	.word	0xe000e400
 80024cc:	e000ed14 	.word	0xe000ed14

080024d0 <NVIC_EncodePriority>:
{
 80024d0:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024d2:	f000 0007 	and.w	r0, r0, #7
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024d6:	f1c0 0c07 	rsb	ip, r0, #7
 80024da:	f1bc 0f04 	cmp.w	ip, #4
 80024de:	bf28      	it	cs
 80024e0:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024e4:	1d03      	adds	r3, r0, #4
 80024e6:	2b06      	cmp	r3, #6
 80024e8:	d90f      	bls.n	800250a <NVIC_EncodePriority+0x3a>
 80024ea:	1ec3      	subs	r3, r0, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024ec:	f04f 3eff 	mov.w	lr, #4294967295
 80024f0:	fa0e f00c 	lsl.w	r0, lr, ip
 80024f4:	ea21 0100 	bic.w	r1, r1, r0
 80024f8:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024fa:	fa0e fe03 	lsl.w	lr, lr, r3
 80024fe:	ea22 020e 	bic.w	r2, r2, lr
}
 8002502:	ea41 0002 	orr.w	r0, r1, r2
 8002506:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800250a:	2300      	movs	r3, #0
 800250c:	e7ee      	b.n	80024ec <NVIC_EncodePriority+0x1c>
	...

08002510 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002510:	4906      	ldr	r1, [pc, #24]	@ (800252c <HAL_NVIC_SetPriorityGrouping+0x1c>)
 8002512:	68cb      	ldr	r3, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002514:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002518:	041b      	lsls	r3, r3, #16
 800251a:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800251c:	0200      	lsls	r0, r0, #8
 800251e:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002522:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8002524:	4a02      	ldr	r2, [pc, #8]	@ (8002530 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8002526:	431a      	orrs	r2, r3
  SCB->AIRCR =  reg_value;
 8002528:	60ca      	str	r2, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800252a:	4770      	bx	lr
 800252c:	e000ed00 	.word	0xe000ed00
 8002530:	05fa0000 	.word	0x05fa0000

08002534 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002534:	b510      	push	{r4, lr}
 8002536:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002538:	4b05      	ldr	r3, [pc, #20]	@ (8002550 <HAL_NVIC_SetPriority+0x1c>)
 800253a:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800253c:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8002540:	f7ff ffc6 	bl	80024d0 <NVIC_EncodePriority>
 8002544:	4601      	mov	r1, r0
 8002546:	4620      	mov	r0, r4
 8002548:	f7ff ffb0 	bl	80024ac <__NVIC_SetPriority>
}
 800254c:	bd10      	pop	{r4, pc}
 800254e:	bf00      	nop
 8002550:	e000ed00 	.word	0xe000ed00

08002554 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002554:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002556:	f7ff ff89 	bl	800246c <__NVIC_EnableIRQ>
}
 800255a:	bd08      	pop	{r3, pc}

0800255c <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800255c:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800255e:	f7ff ff93 	bl	8002488 <__NVIC_DisableIRQ>
}
 8002562:	bd08      	pop	{r3, pc}

08002564 <HAL_MPU_Disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002564:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002568:	4b04      	ldr	r3, [pc, #16]	@ (800257c <HAL_MPU_Disable+0x18>)
 800256a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800256c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002570:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002572:	2200      	movs	r2, #0
 8002574:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8002578:	4770      	bx	lr
 800257a:	bf00      	nop
 800257c:	e000ed00 	.word	0xe000ed00

08002580 <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002580:	f040 0001 	orr.w	r0, r0, #1
 8002584:	4b05      	ldr	r3, [pc, #20]	@ (800259c <HAL_MPU_Enable+0x1c>)
 8002586:	f8c3 0094 	str.w	r0, [r3, #148]	@ 0x94

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800258a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800258c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002590:	625a      	str	r2, [r3, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002592:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002596:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800259a:	4770      	bx	lr
 800259c:	e000ed00 	.word	0xe000ed00

080025a0 <HAL_MPU_ConfigRegion>:
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80025a0:	7843      	ldrb	r3, [r0, #1]
 80025a2:	4a14      	ldr	r2, [pc, #80]	@ (80025f4 <HAL_MPU_ConfigRegion+0x54>)
 80025a4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80025a8:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 80025ac:	f023 0301 	bic.w	r3, r3, #1
 80025b0:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80025b4:	6843      	ldr	r3, [r0, #4]
 80025b6:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80025ba:	7b01      	ldrb	r1, [r0, #12]
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80025bc:	7ac3      	ldrb	r3, [r0, #11]
 80025be:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80025c0:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80025c4:	7a81      	ldrb	r1, [r0, #10]
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80025c6:	ea43 43c1 	orr.w	r3, r3, r1, lsl #19
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80025ca:	7b41      	ldrb	r1, [r0, #13]
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80025cc:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80025d0:	7b81      	ldrb	r1, [r0, #14]
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80025d2:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80025d6:	7bc1      	ldrb	r1, [r0, #15]
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80025d8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80025dc:	7a41      	ldrb	r1, [r0, #9]
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80025de:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80025e2:	7a01      	ldrb	r1, [r0, #8]
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80025e4:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80025e8:	7801      	ldrb	r1, [r0, #0]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80025ea:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80025ec:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
}
 80025f0:	4770      	bx	lr
 80025f2:	bf00      	nop
 80025f4:	e000ed00 	.word	0xe000ed00

080025f8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80025f8:	b570      	push	{r4, r5, r6, lr}
 80025fa:	4604      	mov	r4, r0
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80025fc:	f7ff fd96 	bl	800212c <HAL_GetTick>

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002600:	2c00      	cmp	r4, #0
 8002602:	f000 8191 	beq.w	8002928 <HAL_DMA_Abort+0x330>
 8002606:	4605      	mov	r5, r0
  {
    return HAL_ERROR;
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002608:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 800260c:	b2db      	uxtb	r3, r3
 800260e:	2b02      	cmp	r3, #2
 8002610:	d006      	beq.n	8002620 <HAL_DMA_Abort+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002612:	2380      	movs	r3, #128	@ 0x80
 8002614:	6563      	str	r3, [r4, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002616:	2300      	movs	r3, #0
 8002618:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34

    return HAL_ERROR;
 800261c:	2001      	movs	r0, #1
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
  }

  return HAL_OK;
}
 800261e:	bd70      	pop	{r4, r5, r6, pc}
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002620:	6823      	ldr	r3, [r4, #0]
 8002622:	498c      	ldr	r1, [pc, #560]	@ (8002854 <HAL_DMA_Abort+0x25c>)
 8002624:	4a8c      	ldr	r2, [pc, #560]	@ (8002858 <HAL_DMA_Abort+0x260>)
 8002626:	4293      	cmp	r3, r2
 8002628:	bf18      	it	ne
 800262a:	428b      	cmpne	r3, r1
 800262c:	d030      	beq.n	8002690 <HAL_DMA_Abort+0x98>
 800262e:	3218      	adds	r2, #24
 8002630:	4293      	cmp	r3, r2
 8002632:	d02d      	beq.n	8002690 <HAL_DMA_Abort+0x98>
 8002634:	3218      	adds	r2, #24
 8002636:	4293      	cmp	r3, r2
 8002638:	d02a      	beq.n	8002690 <HAL_DMA_Abort+0x98>
 800263a:	3218      	adds	r2, #24
 800263c:	4293      	cmp	r3, r2
 800263e:	d027      	beq.n	8002690 <HAL_DMA_Abort+0x98>
 8002640:	3218      	adds	r2, #24
 8002642:	4293      	cmp	r3, r2
 8002644:	d024      	beq.n	8002690 <HAL_DMA_Abort+0x98>
 8002646:	3218      	adds	r2, #24
 8002648:	4293      	cmp	r3, r2
 800264a:	d021      	beq.n	8002690 <HAL_DMA_Abort+0x98>
 800264c:	3218      	adds	r2, #24
 800264e:	4293      	cmp	r3, r2
 8002650:	d01e      	beq.n	8002690 <HAL_DMA_Abort+0x98>
 8002652:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8002656:	4293      	cmp	r3, r2
 8002658:	d01a      	beq.n	8002690 <HAL_DMA_Abort+0x98>
 800265a:	3218      	adds	r2, #24
 800265c:	4293      	cmp	r3, r2
 800265e:	d017      	beq.n	8002690 <HAL_DMA_Abort+0x98>
 8002660:	3218      	adds	r2, #24
 8002662:	4293      	cmp	r3, r2
 8002664:	d014      	beq.n	8002690 <HAL_DMA_Abort+0x98>
 8002666:	3218      	adds	r2, #24
 8002668:	4293      	cmp	r3, r2
 800266a:	d011      	beq.n	8002690 <HAL_DMA_Abort+0x98>
 800266c:	3218      	adds	r2, #24
 800266e:	4293      	cmp	r3, r2
 8002670:	d00e      	beq.n	8002690 <HAL_DMA_Abort+0x98>
 8002672:	3218      	adds	r2, #24
 8002674:	4293      	cmp	r3, r2
 8002676:	d00b      	beq.n	8002690 <HAL_DMA_Abort+0x98>
 8002678:	3218      	adds	r2, #24
 800267a:	4293      	cmp	r3, r2
 800267c:	d008      	beq.n	8002690 <HAL_DMA_Abort+0x98>
 800267e:	3218      	adds	r2, #24
 8002680:	4293      	cmp	r3, r2
 8002682:	d005      	beq.n	8002690 <HAL_DMA_Abort+0x98>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	f022 020e 	bic.w	r2, r2, #14
 800268a:	601a      	str	r2, [r3, #0]
      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 800268c:	6826      	ldr	r6, [r4, #0]
 800268e:	e009      	b.n	80026a4 <HAL_DMA_Abort+0xac>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8002690:	681a      	ldr	r2, [r3, #0]
 8002692:	f022 021e 	bic.w	r2, r2, #30
 8002696:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002698:	6822      	ldr	r2, [r4, #0]
 800269a:	6953      	ldr	r3, [r2, #20]
 800269c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80026a0:	6153      	str	r3, [r2, #20]
      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80026a2:	6826      	ldr	r6, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80026a4:	6823      	ldr	r3, [r4, #0]
 80026a6:	496b      	ldr	r1, [pc, #428]	@ (8002854 <HAL_DMA_Abort+0x25c>)
 80026a8:	4a6b      	ldr	r2, [pc, #428]	@ (8002858 <HAL_DMA_Abort+0x260>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	bf18      	it	ne
 80026ae:	428b      	cmpne	r3, r1
 80026b0:	d042      	beq.n	8002738 <HAL_DMA_Abort+0x140>
 80026b2:	3218      	adds	r2, #24
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d03f      	beq.n	8002738 <HAL_DMA_Abort+0x140>
 80026b8:	3218      	adds	r2, #24
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d03c      	beq.n	8002738 <HAL_DMA_Abort+0x140>
 80026be:	3218      	adds	r2, #24
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d039      	beq.n	8002738 <HAL_DMA_Abort+0x140>
 80026c4:	3218      	adds	r2, #24
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d036      	beq.n	8002738 <HAL_DMA_Abort+0x140>
 80026ca:	3218      	adds	r2, #24
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d033      	beq.n	8002738 <HAL_DMA_Abort+0x140>
 80026d0:	3218      	adds	r2, #24
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d030      	beq.n	8002738 <HAL_DMA_Abort+0x140>
 80026d6:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 80026da:	4293      	cmp	r3, r2
 80026dc:	d02c      	beq.n	8002738 <HAL_DMA_Abort+0x140>
 80026de:	3218      	adds	r2, #24
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d029      	beq.n	8002738 <HAL_DMA_Abort+0x140>
 80026e4:	3218      	adds	r2, #24
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d026      	beq.n	8002738 <HAL_DMA_Abort+0x140>
 80026ea:	3218      	adds	r2, #24
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d023      	beq.n	8002738 <HAL_DMA_Abort+0x140>
 80026f0:	3218      	adds	r2, #24
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d020      	beq.n	8002738 <HAL_DMA_Abort+0x140>
 80026f6:	3218      	adds	r2, #24
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d01d      	beq.n	8002738 <HAL_DMA_Abort+0x140>
 80026fc:	3218      	adds	r2, #24
 80026fe:	4293      	cmp	r3, r2
 8002700:	d01a      	beq.n	8002738 <HAL_DMA_Abort+0x140>
 8002702:	3218      	adds	r2, #24
 8002704:	4293      	cmp	r3, r2
 8002706:	d017      	beq.n	8002738 <HAL_DMA_Abort+0x140>
 8002708:	4a54      	ldr	r2, [pc, #336]	@ (800285c <HAL_DMA_Abort+0x264>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d014      	beq.n	8002738 <HAL_DMA_Abort+0x140>
 800270e:	3214      	adds	r2, #20
 8002710:	4293      	cmp	r3, r2
 8002712:	d011      	beq.n	8002738 <HAL_DMA_Abort+0x140>
 8002714:	3214      	adds	r2, #20
 8002716:	4293      	cmp	r3, r2
 8002718:	d00e      	beq.n	8002738 <HAL_DMA_Abort+0x140>
 800271a:	3214      	adds	r2, #20
 800271c:	4293      	cmp	r3, r2
 800271e:	d00b      	beq.n	8002738 <HAL_DMA_Abort+0x140>
 8002720:	3214      	adds	r2, #20
 8002722:	4293      	cmp	r3, r2
 8002724:	d008      	beq.n	8002738 <HAL_DMA_Abort+0x140>
 8002726:	3214      	adds	r2, #20
 8002728:	4293      	cmp	r3, r2
 800272a:	d005      	beq.n	8002738 <HAL_DMA_Abort+0x140>
 800272c:	3214      	adds	r2, #20
 800272e:	4293      	cmp	r3, r2
 8002730:	d002      	beq.n	8002738 <HAL_DMA_Abort+0x140>
 8002732:	3214      	adds	r2, #20
 8002734:	4293      	cmp	r3, r2
 8002736:	d104      	bne.n	8002742 <HAL_DMA_Abort+0x14a>
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002738:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 800273a:	6813      	ldr	r3, [r2, #0]
 800273c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002740:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8002742:	6823      	ldr	r3, [r4, #0]
 8002744:	4943      	ldr	r1, [pc, #268]	@ (8002854 <HAL_DMA_Abort+0x25c>)
 8002746:	4a44      	ldr	r2, [pc, #272]	@ (8002858 <HAL_DMA_Abort+0x260>)
 8002748:	4293      	cmp	r3, r2
 800274a:	bf18      	it	ne
 800274c:	428b      	cmpne	r3, r1
 800274e:	d02f      	beq.n	80027b0 <HAL_DMA_Abort+0x1b8>
 8002750:	3218      	adds	r2, #24
 8002752:	4293      	cmp	r3, r2
 8002754:	d02c      	beq.n	80027b0 <HAL_DMA_Abort+0x1b8>
 8002756:	3218      	adds	r2, #24
 8002758:	4293      	cmp	r3, r2
 800275a:	d029      	beq.n	80027b0 <HAL_DMA_Abort+0x1b8>
 800275c:	3218      	adds	r2, #24
 800275e:	4293      	cmp	r3, r2
 8002760:	d026      	beq.n	80027b0 <HAL_DMA_Abort+0x1b8>
 8002762:	3218      	adds	r2, #24
 8002764:	4293      	cmp	r3, r2
 8002766:	d023      	beq.n	80027b0 <HAL_DMA_Abort+0x1b8>
 8002768:	3218      	adds	r2, #24
 800276a:	4293      	cmp	r3, r2
 800276c:	d020      	beq.n	80027b0 <HAL_DMA_Abort+0x1b8>
 800276e:	3218      	adds	r2, #24
 8002770:	4293      	cmp	r3, r2
 8002772:	d01d      	beq.n	80027b0 <HAL_DMA_Abort+0x1b8>
 8002774:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8002778:	4293      	cmp	r3, r2
 800277a:	d019      	beq.n	80027b0 <HAL_DMA_Abort+0x1b8>
 800277c:	3218      	adds	r2, #24
 800277e:	4293      	cmp	r3, r2
 8002780:	d016      	beq.n	80027b0 <HAL_DMA_Abort+0x1b8>
 8002782:	3218      	adds	r2, #24
 8002784:	4293      	cmp	r3, r2
 8002786:	d013      	beq.n	80027b0 <HAL_DMA_Abort+0x1b8>
 8002788:	3218      	adds	r2, #24
 800278a:	4293      	cmp	r3, r2
 800278c:	d010      	beq.n	80027b0 <HAL_DMA_Abort+0x1b8>
 800278e:	3218      	adds	r2, #24
 8002790:	4293      	cmp	r3, r2
 8002792:	d00d      	beq.n	80027b0 <HAL_DMA_Abort+0x1b8>
 8002794:	3218      	adds	r2, #24
 8002796:	4293      	cmp	r3, r2
 8002798:	d00a      	beq.n	80027b0 <HAL_DMA_Abort+0x1b8>
 800279a:	3218      	adds	r2, #24
 800279c:	4293      	cmp	r3, r2
 800279e:	d007      	beq.n	80027b0 <HAL_DMA_Abort+0x1b8>
 80027a0:	3218      	adds	r2, #24
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d004      	beq.n	80027b0 <HAL_DMA_Abort+0x1b8>
 80027a6:	681a      	ldr	r2, [r3, #0]
 80027a8:	f022 0201 	bic.w	r2, r2, #1
 80027ac:	601a      	str	r2, [r3, #0]
 80027ae:	e003      	b.n	80027b8 <HAL_DMA_Abort+0x1c0>
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	f022 0201 	bic.w	r2, r2, #1
 80027b6:	601a      	str	r2, [r3, #0]
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80027b8:	6833      	ldr	r3, [r6, #0]
 80027ba:	f013 0f01 	tst.w	r3, #1
 80027be:	d00e      	beq.n	80027de <HAL_DMA_Abort+0x1e6>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80027c0:	f7ff fcb4 	bl	800212c <HAL_GetTick>
 80027c4:	1b43      	subs	r3, r0, r5
 80027c6:	2b05      	cmp	r3, #5
 80027c8:	d9f6      	bls.n	80027b8 <HAL_DMA_Abort+0x1c0>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80027ca:	2320      	movs	r3, #32
 80027cc:	6563      	str	r3, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 80027ce:	2303      	movs	r3, #3
 80027d0:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 80027d4:	2300      	movs	r3, #0
 80027d6:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        return HAL_ERROR;
 80027da:	2001      	movs	r0, #1
 80027dc:	e71f      	b.n	800261e <HAL_DMA_Abort+0x26>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80027de:	6823      	ldr	r3, [r4, #0]
 80027e0:	491c      	ldr	r1, [pc, #112]	@ (8002854 <HAL_DMA_Abort+0x25c>)
 80027e2:	4a1d      	ldr	r2, [pc, #116]	@ (8002858 <HAL_DMA_Abort+0x260>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	bf18      	it	ne
 80027e8:	428b      	cmpne	r3, r1
 80027ea:	d039      	beq.n	8002860 <HAL_DMA_Abort+0x268>
 80027ec:	3218      	adds	r2, #24
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d036      	beq.n	8002860 <HAL_DMA_Abort+0x268>
 80027f2:	3218      	adds	r2, #24
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d033      	beq.n	8002860 <HAL_DMA_Abort+0x268>
 80027f8:	3218      	adds	r2, #24
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d030      	beq.n	8002860 <HAL_DMA_Abort+0x268>
 80027fe:	3218      	adds	r2, #24
 8002800:	4293      	cmp	r3, r2
 8002802:	d02d      	beq.n	8002860 <HAL_DMA_Abort+0x268>
 8002804:	3218      	adds	r2, #24
 8002806:	4293      	cmp	r3, r2
 8002808:	d02a      	beq.n	8002860 <HAL_DMA_Abort+0x268>
 800280a:	3218      	adds	r2, #24
 800280c:	4293      	cmp	r3, r2
 800280e:	d027      	beq.n	8002860 <HAL_DMA_Abort+0x268>
 8002810:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8002814:	4293      	cmp	r3, r2
 8002816:	d023      	beq.n	8002860 <HAL_DMA_Abort+0x268>
 8002818:	3218      	adds	r2, #24
 800281a:	4293      	cmp	r3, r2
 800281c:	d020      	beq.n	8002860 <HAL_DMA_Abort+0x268>
 800281e:	3218      	adds	r2, #24
 8002820:	4293      	cmp	r3, r2
 8002822:	d01d      	beq.n	8002860 <HAL_DMA_Abort+0x268>
 8002824:	3218      	adds	r2, #24
 8002826:	4293      	cmp	r3, r2
 8002828:	d01a      	beq.n	8002860 <HAL_DMA_Abort+0x268>
 800282a:	3218      	adds	r2, #24
 800282c:	4293      	cmp	r3, r2
 800282e:	d017      	beq.n	8002860 <HAL_DMA_Abort+0x268>
 8002830:	3218      	adds	r2, #24
 8002832:	4293      	cmp	r3, r2
 8002834:	d014      	beq.n	8002860 <HAL_DMA_Abort+0x268>
 8002836:	3218      	adds	r2, #24
 8002838:	4293      	cmp	r3, r2
 800283a:	d011      	beq.n	8002860 <HAL_DMA_Abort+0x268>
 800283c:	3218      	adds	r2, #24
 800283e:	4293      	cmp	r3, r2
 8002840:	d00e      	beq.n	8002860 <HAL_DMA_Abort+0x268>
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002842:	6da1      	ldr	r1, [r4, #88]	@ 0x58
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002844:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002846:	f003 021f 	and.w	r2, r3, #31
 800284a:	2301      	movs	r3, #1
 800284c:	4093      	lsls	r3, r2
 800284e:	604b      	str	r3, [r1, #4]
 8002850:	e00d      	b.n	800286e <HAL_DMA_Abort+0x276>
 8002852:	bf00      	nop
 8002854:	40020010 	.word	0x40020010
 8002858:	40020028 	.word	0x40020028
 800285c:	58025408 	.word	0x58025408
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002860:	6da1      	ldr	r1, [r4, #88]	@ 0x58
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002862:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002864:	f003 021f 	and.w	r2, r3, #31
 8002868:	233f      	movs	r3, #63	@ 0x3f
 800286a:	4093      	lsls	r3, r2
 800286c:	608b      	str	r3, [r1, #8]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800286e:	6823      	ldr	r3, [r4, #0]
 8002870:	492e      	ldr	r1, [pc, #184]	@ (800292c <HAL_DMA_Abort+0x334>)
 8002872:	4a2f      	ldr	r2, [pc, #188]	@ (8002930 <HAL_DMA_Abort+0x338>)
 8002874:	4293      	cmp	r3, r2
 8002876:	bf18      	it	ne
 8002878:	428b      	cmpne	r3, r1
 800287a:	d042      	beq.n	8002902 <HAL_DMA_Abort+0x30a>
 800287c:	3218      	adds	r2, #24
 800287e:	4293      	cmp	r3, r2
 8002880:	d03f      	beq.n	8002902 <HAL_DMA_Abort+0x30a>
 8002882:	3218      	adds	r2, #24
 8002884:	4293      	cmp	r3, r2
 8002886:	d03c      	beq.n	8002902 <HAL_DMA_Abort+0x30a>
 8002888:	3218      	adds	r2, #24
 800288a:	4293      	cmp	r3, r2
 800288c:	d039      	beq.n	8002902 <HAL_DMA_Abort+0x30a>
 800288e:	3218      	adds	r2, #24
 8002890:	4293      	cmp	r3, r2
 8002892:	d036      	beq.n	8002902 <HAL_DMA_Abort+0x30a>
 8002894:	3218      	adds	r2, #24
 8002896:	4293      	cmp	r3, r2
 8002898:	d033      	beq.n	8002902 <HAL_DMA_Abort+0x30a>
 800289a:	3218      	adds	r2, #24
 800289c:	4293      	cmp	r3, r2
 800289e:	d030      	beq.n	8002902 <HAL_DMA_Abort+0x30a>
 80028a0:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d02c      	beq.n	8002902 <HAL_DMA_Abort+0x30a>
 80028a8:	3218      	adds	r2, #24
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d029      	beq.n	8002902 <HAL_DMA_Abort+0x30a>
 80028ae:	3218      	adds	r2, #24
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d026      	beq.n	8002902 <HAL_DMA_Abort+0x30a>
 80028b4:	3218      	adds	r2, #24
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d023      	beq.n	8002902 <HAL_DMA_Abort+0x30a>
 80028ba:	3218      	adds	r2, #24
 80028bc:	4293      	cmp	r3, r2
 80028be:	d020      	beq.n	8002902 <HAL_DMA_Abort+0x30a>
 80028c0:	3218      	adds	r2, #24
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d01d      	beq.n	8002902 <HAL_DMA_Abort+0x30a>
 80028c6:	3218      	adds	r2, #24
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d01a      	beq.n	8002902 <HAL_DMA_Abort+0x30a>
 80028cc:	3218      	adds	r2, #24
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d017      	beq.n	8002902 <HAL_DMA_Abort+0x30a>
 80028d2:	4a18      	ldr	r2, [pc, #96]	@ (8002934 <HAL_DMA_Abort+0x33c>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d014      	beq.n	8002902 <HAL_DMA_Abort+0x30a>
 80028d8:	3214      	adds	r2, #20
 80028da:	4293      	cmp	r3, r2
 80028dc:	d011      	beq.n	8002902 <HAL_DMA_Abort+0x30a>
 80028de:	3214      	adds	r2, #20
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d00e      	beq.n	8002902 <HAL_DMA_Abort+0x30a>
 80028e4:	3214      	adds	r2, #20
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d00b      	beq.n	8002902 <HAL_DMA_Abort+0x30a>
 80028ea:	3214      	adds	r2, #20
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d008      	beq.n	8002902 <HAL_DMA_Abort+0x30a>
 80028f0:	3214      	adds	r2, #20
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d005      	beq.n	8002902 <HAL_DMA_Abort+0x30a>
 80028f6:	3214      	adds	r2, #20
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d002      	beq.n	8002902 <HAL_DMA_Abort+0x30a>
 80028fc:	3214      	adds	r2, #20
 80028fe:	4293      	cmp	r3, r2
 8002900:	d10b      	bne.n	800291a <HAL_DMA_Abort+0x322>
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002902:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002904:	6ea2      	ldr	r2, [r4, #104]	@ 0x68
 8002906:	605a      	str	r2, [r3, #4]
      if(hdma->DMAmuxRequestGen != 0U)
 8002908:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 800290a:	b133      	cbz	r3, 800291a <HAL_DMA_Abort+0x322>
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002912:	601a      	str	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002914:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8002916:	6f62      	ldr	r2, [r4, #116]	@ 0x74
 8002918:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800291a:	2301      	movs	r3, #1
 800291c:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8002920:	2000      	movs	r0, #0
 8002922:	f884 0034 	strb.w	r0, [r4, #52]	@ 0x34
  return HAL_OK;
 8002926:	e67a      	b.n	800261e <HAL_DMA_Abort+0x26>
    return HAL_ERROR;
 8002928:	2001      	movs	r0, #1
 800292a:	e678      	b.n	800261e <HAL_DMA_Abort+0x26>
 800292c:	40020010 	.word	0x40020010
 8002930:	40020028 	.word	0x40020028
 8002934:	58025408 	.word	0x58025408

08002938 <HAL_DMA_Abort_IT>:
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002938:	2800      	cmp	r0, #0
 800293a:	f000 8128 	beq.w	8002b8e <HAL_DMA_Abort_IT+0x256>
{
 800293e:	b508      	push	{r3, lr}
 8002940:	4602      	mov	r2, r0
  {
    return HAL_ERROR;
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002942:	f890 3035 	ldrb.w	r3, [r0, #53]	@ 0x35
 8002946:	b2db      	uxtb	r3, r3
 8002948:	2b02      	cmp	r3, #2
 800294a:	d003      	beq.n	8002954 <HAL_DMA_Abort_IT+0x1c>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800294c:	2380      	movs	r3, #128	@ 0x80
 800294e:	6543      	str	r3, [r0, #84]	@ 0x54
    return HAL_ERROR;
 8002950:	2001      	movs	r0, #1
      }
    }
  }

  return HAL_OK;
}
 8002952:	bd08      	pop	{r3, pc}
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002954:	6803      	ldr	r3, [r0, #0]
 8002956:	4890      	ldr	r0, [pc, #576]	@ (8002b98 <HAL_DMA_Abort_IT+0x260>)
 8002958:	4990      	ldr	r1, [pc, #576]	@ (8002b9c <HAL_DMA_Abort_IT+0x264>)
 800295a:	428b      	cmp	r3, r1
 800295c:	bf18      	it	ne
 800295e:	4283      	cmpne	r3, r0
 8002960:	bf0c      	ite	eq
 8002962:	2001      	moveq	r0, #1
 8002964:	2000      	movne	r0, #0
 8002966:	d065      	beq.n	8002a34 <HAL_DMA_Abort_IT+0xfc>
 8002968:	3118      	adds	r1, #24
 800296a:	428b      	cmp	r3, r1
 800296c:	d062      	beq.n	8002a34 <HAL_DMA_Abort_IT+0xfc>
 800296e:	3118      	adds	r1, #24
 8002970:	428b      	cmp	r3, r1
 8002972:	d05f      	beq.n	8002a34 <HAL_DMA_Abort_IT+0xfc>
 8002974:	3118      	adds	r1, #24
 8002976:	428b      	cmp	r3, r1
 8002978:	d05c      	beq.n	8002a34 <HAL_DMA_Abort_IT+0xfc>
 800297a:	3118      	adds	r1, #24
 800297c:	428b      	cmp	r3, r1
 800297e:	d059      	beq.n	8002a34 <HAL_DMA_Abort_IT+0xfc>
 8002980:	3118      	adds	r1, #24
 8002982:	428b      	cmp	r3, r1
 8002984:	d056      	beq.n	8002a34 <HAL_DMA_Abort_IT+0xfc>
 8002986:	3118      	adds	r1, #24
 8002988:	428b      	cmp	r3, r1
 800298a:	d053      	beq.n	8002a34 <HAL_DMA_Abort_IT+0xfc>
 800298c:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 8002990:	428b      	cmp	r3, r1
 8002992:	d04f      	beq.n	8002a34 <HAL_DMA_Abort_IT+0xfc>
 8002994:	3118      	adds	r1, #24
 8002996:	428b      	cmp	r3, r1
 8002998:	d04c      	beq.n	8002a34 <HAL_DMA_Abort_IT+0xfc>
 800299a:	3118      	adds	r1, #24
 800299c:	428b      	cmp	r3, r1
 800299e:	d049      	beq.n	8002a34 <HAL_DMA_Abort_IT+0xfc>
 80029a0:	3118      	adds	r1, #24
 80029a2:	428b      	cmp	r3, r1
 80029a4:	d046      	beq.n	8002a34 <HAL_DMA_Abort_IT+0xfc>
 80029a6:	3118      	adds	r1, #24
 80029a8:	428b      	cmp	r3, r1
 80029aa:	d043      	beq.n	8002a34 <HAL_DMA_Abort_IT+0xfc>
 80029ac:	3118      	adds	r1, #24
 80029ae:	428b      	cmp	r3, r1
 80029b0:	d040      	beq.n	8002a34 <HAL_DMA_Abort_IT+0xfc>
 80029b2:	3118      	adds	r1, #24
 80029b4:	428b      	cmp	r3, r1
 80029b6:	d03d      	beq.n	8002a34 <HAL_DMA_Abort_IT+0xfc>
 80029b8:	3118      	adds	r1, #24
 80029ba:	428b      	cmp	r3, r1
 80029bc:	d03a      	beq.n	8002a34 <HAL_DMA_Abort_IT+0xfc>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80029be:	6819      	ldr	r1, [r3, #0]
 80029c0:	f021 010e 	bic.w	r1, r1, #14
 80029c4:	6019      	str	r1, [r3, #0]
      __HAL_DMA_DISABLE(hdma);
 80029c6:	6813      	ldr	r3, [r2, #0]
 80029c8:	4873      	ldr	r0, [pc, #460]	@ (8002b98 <HAL_DMA_Abort_IT+0x260>)
 80029ca:	4974      	ldr	r1, [pc, #464]	@ (8002b9c <HAL_DMA_Abort_IT+0x264>)
 80029cc:	428b      	cmp	r3, r1
 80029ce:	bf18      	it	ne
 80029d0:	4283      	cmpne	r3, r0
 80029d2:	d06a      	beq.n	8002aaa <HAL_DMA_Abort_IT+0x172>
 80029d4:	4972      	ldr	r1, [pc, #456]	@ (8002ba0 <HAL_DMA_Abort_IT+0x268>)
 80029d6:	428b      	cmp	r3, r1
 80029d8:	d067      	beq.n	8002aaa <HAL_DMA_Abort_IT+0x172>
 80029da:	3118      	adds	r1, #24
 80029dc:	428b      	cmp	r3, r1
 80029de:	d064      	beq.n	8002aaa <HAL_DMA_Abort_IT+0x172>
 80029e0:	3118      	adds	r1, #24
 80029e2:	428b      	cmp	r3, r1
 80029e4:	d061      	beq.n	8002aaa <HAL_DMA_Abort_IT+0x172>
 80029e6:	3118      	adds	r1, #24
 80029e8:	428b      	cmp	r3, r1
 80029ea:	d05e      	beq.n	8002aaa <HAL_DMA_Abort_IT+0x172>
 80029ec:	3118      	adds	r1, #24
 80029ee:	428b      	cmp	r3, r1
 80029f0:	d05b      	beq.n	8002aaa <HAL_DMA_Abort_IT+0x172>
 80029f2:	3118      	adds	r1, #24
 80029f4:	428b      	cmp	r3, r1
 80029f6:	d058      	beq.n	8002aaa <HAL_DMA_Abort_IT+0x172>
 80029f8:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 80029fc:	428b      	cmp	r3, r1
 80029fe:	d054      	beq.n	8002aaa <HAL_DMA_Abort_IT+0x172>
 8002a00:	3118      	adds	r1, #24
 8002a02:	428b      	cmp	r3, r1
 8002a04:	d051      	beq.n	8002aaa <HAL_DMA_Abort_IT+0x172>
 8002a06:	3118      	adds	r1, #24
 8002a08:	428b      	cmp	r3, r1
 8002a0a:	d04e      	beq.n	8002aaa <HAL_DMA_Abort_IT+0x172>
 8002a0c:	3118      	adds	r1, #24
 8002a0e:	428b      	cmp	r3, r1
 8002a10:	d04b      	beq.n	8002aaa <HAL_DMA_Abort_IT+0x172>
 8002a12:	3118      	adds	r1, #24
 8002a14:	428b      	cmp	r3, r1
 8002a16:	d048      	beq.n	8002aaa <HAL_DMA_Abort_IT+0x172>
 8002a18:	3118      	adds	r1, #24
 8002a1a:	428b      	cmp	r3, r1
 8002a1c:	d045      	beq.n	8002aaa <HAL_DMA_Abort_IT+0x172>
 8002a1e:	3118      	adds	r1, #24
 8002a20:	428b      	cmp	r3, r1
 8002a22:	d042      	beq.n	8002aaa <HAL_DMA_Abort_IT+0x172>
 8002a24:	3118      	adds	r1, #24
 8002a26:	428b      	cmp	r3, r1
 8002a28:	d03f      	beq.n	8002aaa <HAL_DMA_Abort_IT+0x172>
 8002a2a:	6819      	ldr	r1, [r3, #0]
 8002a2c:	f021 0101 	bic.w	r1, r1, #1
 8002a30:	6019      	str	r1, [r3, #0]
 8002a32:	e03e      	b.n	8002ab2 <HAL_DMA_Abort_IT+0x17a>
      hdma->State = HAL_DMA_STATE_ABORT;
 8002a34:	2104      	movs	r1, #4
 8002a36:	f882 1035 	strb.w	r1, [r2, #53]	@ 0x35
      __HAL_DMA_DISABLE(hdma);
 8002a3a:	bb80      	cbnz	r0, 8002a9e <HAL_DMA_Abort_IT+0x166>
 8002a3c:	4a58      	ldr	r2, [pc, #352]	@ (8002ba0 <HAL_DMA_Abort_IT+0x268>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d02d      	beq.n	8002a9e <HAL_DMA_Abort_IT+0x166>
 8002a42:	3218      	adds	r2, #24
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d02a      	beq.n	8002a9e <HAL_DMA_Abort_IT+0x166>
 8002a48:	3218      	adds	r2, #24
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d027      	beq.n	8002a9e <HAL_DMA_Abort_IT+0x166>
 8002a4e:	3218      	adds	r2, #24
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d024      	beq.n	8002a9e <HAL_DMA_Abort_IT+0x166>
 8002a54:	3218      	adds	r2, #24
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d021      	beq.n	8002a9e <HAL_DMA_Abort_IT+0x166>
 8002a5a:	3218      	adds	r2, #24
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d01e      	beq.n	8002a9e <HAL_DMA_Abort_IT+0x166>
 8002a60:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d01a      	beq.n	8002a9e <HAL_DMA_Abort_IT+0x166>
 8002a68:	3218      	adds	r2, #24
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d017      	beq.n	8002a9e <HAL_DMA_Abort_IT+0x166>
 8002a6e:	3218      	adds	r2, #24
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d014      	beq.n	8002a9e <HAL_DMA_Abort_IT+0x166>
 8002a74:	3218      	adds	r2, #24
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d011      	beq.n	8002a9e <HAL_DMA_Abort_IT+0x166>
 8002a7a:	3218      	adds	r2, #24
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d00e      	beq.n	8002a9e <HAL_DMA_Abort_IT+0x166>
 8002a80:	3218      	adds	r2, #24
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d00b      	beq.n	8002a9e <HAL_DMA_Abort_IT+0x166>
 8002a86:	3218      	adds	r2, #24
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d008      	beq.n	8002a9e <HAL_DMA_Abort_IT+0x166>
 8002a8c:	3218      	adds	r2, #24
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d005      	beq.n	8002a9e <HAL_DMA_Abort_IT+0x166>
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	f022 0201 	bic.w	r2, r2, #1
 8002a98:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002a9a:	2000      	movs	r0, #0
 8002a9c:	e759      	b.n	8002952 <HAL_DMA_Abort_IT+0x1a>
      __HAL_DMA_DISABLE(hdma);
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	f022 0201 	bic.w	r2, r2, #1
 8002aa4:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002aa6:	2000      	movs	r0, #0
      __HAL_DMA_DISABLE(hdma);
 8002aa8:	e753      	b.n	8002952 <HAL_DMA_Abort_IT+0x1a>
      __HAL_DMA_DISABLE(hdma);
 8002aaa:	6819      	ldr	r1, [r3, #0]
 8002aac:	f021 0101 	bic.w	r1, r1, #1
 8002ab0:	6019      	str	r1, [r3, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002ab2:	6813      	ldr	r3, [r2, #0]
 8002ab4:	4838      	ldr	r0, [pc, #224]	@ (8002b98 <HAL_DMA_Abort_IT+0x260>)
 8002ab6:	4939      	ldr	r1, [pc, #228]	@ (8002b9c <HAL_DMA_Abort_IT+0x264>)
 8002ab8:	428b      	cmp	r3, r1
 8002aba:	bf18      	it	ne
 8002abc:	4283      	cmpne	r3, r0
 8002abe:	d042      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x20e>
 8002ac0:	3118      	adds	r1, #24
 8002ac2:	428b      	cmp	r3, r1
 8002ac4:	d03f      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x20e>
 8002ac6:	3118      	adds	r1, #24
 8002ac8:	428b      	cmp	r3, r1
 8002aca:	d03c      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x20e>
 8002acc:	3118      	adds	r1, #24
 8002ace:	428b      	cmp	r3, r1
 8002ad0:	d039      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x20e>
 8002ad2:	3118      	adds	r1, #24
 8002ad4:	428b      	cmp	r3, r1
 8002ad6:	d036      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x20e>
 8002ad8:	3118      	adds	r1, #24
 8002ada:	428b      	cmp	r3, r1
 8002adc:	d033      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x20e>
 8002ade:	3118      	adds	r1, #24
 8002ae0:	428b      	cmp	r3, r1
 8002ae2:	d030      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x20e>
 8002ae4:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 8002ae8:	428b      	cmp	r3, r1
 8002aea:	d02c      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x20e>
 8002aec:	3118      	adds	r1, #24
 8002aee:	428b      	cmp	r3, r1
 8002af0:	d029      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x20e>
 8002af2:	3118      	adds	r1, #24
 8002af4:	428b      	cmp	r3, r1
 8002af6:	d026      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x20e>
 8002af8:	3118      	adds	r1, #24
 8002afa:	428b      	cmp	r3, r1
 8002afc:	d023      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x20e>
 8002afe:	3118      	adds	r1, #24
 8002b00:	428b      	cmp	r3, r1
 8002b02:	d020      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x20e>
 8002b04:	3118      	adds	r1, #24
 8002b06:	428b      	cmp	r3, r1
 8002b08:	d01d      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x20e>
 8002b0a:	3118      	adds	r1, #24
 8002b0c:	428b      	cmp	r3, r1
 8002b0e:	d01a      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x20e>
 8002b10:	3118      	adds	r1, #24
 8002b12:	428b      	cmp	r3, r1
 8002b14:	d017      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x20e>
 8002b16:	4923      	ldr	r1, [pc, #140]	@ (8002ba4 <HAL_DMA_Abort_IT+0x26c>)
 8002b18:	428b      	cmp	r3, r1
 8002b1a:	d014      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x20e>
 8002b1c:	3114      	adds	r1, #20
 8002b1e:	428b      	cmp	r3, r1
 8002b20:	d011      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x20e>
 8002b22:	3114      	adds	r1, #20
 8002b24:	428b      	cmp	r3, r1
 8002b26:	d00e      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x20e>
 8002b28:	3114      	adds	r1, #20
 8002b2a:	428b      	cmp	r3, r1
 8002b2c:	d00b      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x20e>
 8002b2e:	3114      	adds	r1, #20
 8002b30:	428b      	cmp	r3, r1
 8002b32:	d008      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x20e>
 8002b34:	3114      	adds	r1, #20
 8002b36:	428b      	cmp	r3, r1
 8002b38:	d005      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x20e>
 8002b3a:	3114      	adds	r1, #20
 8002b3c:	428b      	cmp	r3, r1
 8002b3e:	d002      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x20e>
 8002b40:	3114      	adds	r1, #20
 8002b42:	428b      	cmp	r3, r1
 8002b44:	d117      	bne.n	8002b76 <HAL_DMA_Abort_IT+0x23e>
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002b46:	6e11      	ldr	r1, [r2, #96]	@ 0x60
 8002b48:	680b      	ldr	r3, [r1, #0]
 8002b4a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002b4e:	600b      	str	r3, [r1, #0]
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b50:	6d90      	ldr	r0, [r2, #88]	@ 0x58
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002b52:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 8002b54:	f003 011f 	and.w	r1, r3, #31
 8002b58:	2301      	movs	r3, #1
 8002b5a:	408b      	lsls	r3, r1
 8002b5c:	6043      	str	r3, [r0, #4]
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002b5e:	6e53      	ldr	r3, [r2, #100]	@ 0x64
 8002b60:	6e91      	ldr	r1, [r2, #104]	@ 0x68
 8002b62:	6059      	str	r1, [r3, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 8002b64:	6ed3      	ldr	r3, [r2, #108]	@ 0x6c
 8002b66:	b133      	cbz	r3, 8002b76 <HAL_DMA_Abort_IT+0x23e>
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002b68:	6819      	ldr	r1, [r3, #0]
 8002b6a:	f421 7180 	bic.w	r1, r1, #256	@ 0x100
 8002b6e:	6019      	str	r1, [r3, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002b70:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8002b72:	6f51      	ldr	r1, [r2, #116]	@ 0x74
 8002b74:	6059      	str	r1, [r3, #4]
      hdma->State = HAL_DMA_STATE_READY;
 8002b76:	2301      	movs	r3, #1
 8002b78:	f882 3035 	strb.w	r3, [r2, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	f882 3034 	strb.w	r3, [r2, #52]	@ 0x34
      if(hdma->XferAbortCallback != NULL)
 8002b82:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8002b84:	b12b      	cbz	r3, 8002b92 <HAL_DMA_Abort_IT+0x25a>
        hdma->XferAbortCallback(hdma);
 8002b86:	4610      	mov	r0, r2
 8002b88:	4798      	blx	r3
  return HAL_OK;
 8002b8a:	2000      	movs	r0, #0
 8002b8c:	e6e1      	b.n	8002952 <HAL_DMA_Abort_IT+0x1a>
    return HAL_ERROR;
 8002b8e:	2001      	movs	r0, #1
}
 8002b90:	4770      	bx	lr
  return HAL_OK;
 8002b92:	2000      	movs	r0, #0
 8002b94:	e6dd      	b.n	8002952 <HAL_DMA_Abort_IT+0x1a>
 8002b96:	bf00      	nop
 8002b98:	40020010 	.word	0x40020010
 8002b9c:	40020028 	.word	0x40020028
 8002ba0:	40020040 	.word	0x40020040
 8002ba4:	58025408 	.word	0x58025408

08002ba8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002ba8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002baa:	b083      	sub	sp, #12
 8002bac:	4604      	mov	r4, r0
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002bb2:	4b7d      	ldr	r3, [pc, #500]	@ (8002da8 <HAL_DMA_IRQHandler+0x200>)
 8002bb4:	681d      	ldr	r5, [r3, #0]
 8002bb6:	4b7d      	ldr	r3, [pc, #500]	@ (8002dac <HAL_DMA_IRQHandler+0x204>)
 8002bb8:	fba3 3505 	umull	r3, r5, r3, r5
 8002bbc:	0aad      	lsrs	r5, r5, #10

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002bbe:	6d87      	ldr	r7, [r0, #88]	@ 0x58
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;

  tmpisr_dma  = regs_dma->ISR;
 8002bc0:	683e      	ldr	r6, [r7, #0]
  tmpisr_bdma = regs_bdma->ISR;
 8002bc2:	f8d7 c000 	ldr.w	ip, [r7]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8002bc6:	6803      	ldr	r3, [r0, #0]
 8002bc8:	4979      	ldr	r1, [pc, #484]	@ (8002db0 <HAL_DMA_IRQHandler+0x208>)
 8002bca:	487a      	ldr	r0, [pc, #488]	@ (8002db4 <HAL_DMA_IRQHandler+0x20c>)
 8002bcc:	4283      	cmp	r3, r0
 8002bce:	bf18      	it	ne
 8002bd0:	428b      	cmpne	r3, r1
 8002bd2:	bf0c      	ite	eq
 8002bd4:	2001      	moveq	r0, #1
 8002bd6:	2000      	movne	r0, #0
 8002bd8:	d061      	beq.n	8002c9e <HAL_DMA_IRQHandler+0xf6>
 8002bda:	4a77      	ldr	r2, [pc, #476]	@ (8002db8 <HAL_DMA_IRQHandler+0x210>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d05e      	beq.n	8002c9e <HAL_DMA_IRQHandler+0xf6>
 8002be0:	3218      	adds	r2, #24
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d05b      	beq.n	8002c9e <HAL_DMA_IRQHandler+0xf6>
 8002be6:	3218      	adds	r2, #24
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d058      	beq.n	8002c9e <HAL_DMA_IRQHandler+0xf6>
 8002bec:	3218      	adds	r2, #24
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d055      	beq.n	8002c9e <HAL_DMA_IRQHandler+0xf6>
 8002bf2:	3218      	adds	r2, #24
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d052      	beq.n	8002c9e <HAL_DMA_IRQHandler+0xf6>
 8002bf8:	3218      	adds	r2, #24
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d04f      	beq.n	8002c9e <HAL_DMA_IRQHandler+0xf6>
 8002bfe:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d04b      	beq.n	8002c9e <HAL_DMA_IRQHandler+0xf6>
 8002c06:	3218      	adds	r2, #24
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d048      	beq.n	8002c9e <HAL_DMA_IRQHandler+0xf6>
 8002c0c:	3218      	adds	r2, #24
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d045      	beq.n	8002c9e <HAL_DMA_IRQHandler+0xf6>
 8002c12:	3218      	adds	r2, #24
 8002c14:	4293      	cmp	r3, r2
 8002c16:	d042      	beq.n	8002c9e <HAL_DMA_IRQHandler+0xf6>
 8002c18:	3218      	adds	r2, #24
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d03f      	beq.n	8002c9e <HAL_DMA_IRQHandler+0xf6>
 8002c1e:	3218      	adds	r2, #24
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d03c      	beq.n	8002c9e <HAL_DMA_IRQHandler+0xf6>
 8002c24:	3218      	adds	r2, #24
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d039      	beq.n	8002c9e <HAL_DMA_IRQHandler+0xf6>
 8002c2a:	3218      	adds	r2, #24
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d036      	beq.n	8002c9e <HAL_DMA_IRQHandler+0xf6>
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8002c30:	4962      	ldr	r1, [pc, #392]	@ (8002dbc <HAL_DMA_IRQHandler+0x214>)
 8002c32:	4a63      	ldr	r2, [pc, #396]	@ (8002dc0 <HAL_DMA_IRQHandler+0x218>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	bf18      	it	ne
 8002c38:	428b      	cmpne	r3, r1
 8002c3a:	d012      	beq.n	8002c62 <HAL_DMA_IRQHandler+0xba>
 8002c3c:	4a61      	ldr	r2, [pc, #388]	@ (8002dc4 <HAL_DMA_IRQHandler+0x21c>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d00f      	beq.n	8002c62 <HAL_DMA_IRQHandler+0xba>
 8002c42:	3214      	adds	r2, #20
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d00c      	beq.n	8002c62 <HAL_DMA_IRQHandler+0xba>
 8002c48:	3214      	adds	r2, #20
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d009      	beq.n	8002c62 <HAL_DMA_IRQHandler+0xba>
 8002c4e:	3214      	adds	r2, #20
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d006      	beq.n	8002c62 <HAL_DMA_IRQHandler+0xba>
 8002c54:	3214      	adds	r2, #20
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d003      	beq.n	8002c62 <HAL_DMA_IRQHandler+0xba>
 8002c5a:	3214      	adds	r2, #20
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	f040 8261 	bne.w	8003124 <HAL_DMA_IRQHandler+0x57c>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8002c62:	681a      	ldr	r2, [r3, #0]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8002c64:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 8002c66:	f001 011f 	and.w	r1, r1, #31
 8002c6a:	2004      	movs	r0, #4
 8002c6c:	4088      	lsls	r0, r1
 8002c6e:	ea10 0f0c 	tst.w	r0, ip
 8002c72:	f000 82a7 	beq.w	80031c4 <HAL_DMA_IRQHandler+0x61c>
 8002c76:	f012 0f04 	tst.w	r2, #4
 8002c7a:	f000 82a3 	beq.w	80031c4 <HAL_DMA_IRQHandler+0x61c>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8002c7e:	6078      	str	r0, [r7, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002c80:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8002c84:	f000 825a 	beq.w	800313c <HAL_DMA_IRQHandler+0x594>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002c88:	f412 3f80 	tst.w	r2, #65536	@ 0x10000
 8002c8c:	f040 8250 	bne.w	8003130 <HAL_DMA_IRQHandler+0x588>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002c90:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	f000 8246 	beq.w	8003124 <HAL_DMA_IRQHandler+0x57c>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8002c98:	4620      	mov	r0, r4
 8002c9a:	4798      	blx	r3
 8002c9c:	e242      	b.n	8003124 <HAL_DMA_IRQHandler+0x57c>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002c9e:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8002ca0:	f002 011f 	and.w	r1, r2, #31
 8002ca4:	2208      	movs	r2, #8
 8002ca6:	408a      	lsls	r2, r1
 8002ca8:	4232      	tst	r2, r6
 8002caa:	d041      	beq.n	8002d30 <HAL_DMA_IRQHandler+0x188>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8002cac:	bb70      	cbnz	r0, 8002d0c <HAL_DMA_IRQHandler+0x164>
 8002cae:	4a42      	ldr	r2, [pc, #264]	@ (8002db8 <HAL_DMA_IRQHandler+0x210>)
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d02b      	beq.n	8002d0c <HAL_DMA_IRQHandler+0x164>
 8002cb4:	3218      	adds	r2, #24
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d028      	beq.n	8002d0c <HAL_DMA_IRQHandler+0x164>
 8002cba:	3218      	adds	r2, #24
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d025      	beq.n	8002d0c <HAL_DMA_IRQHandler+0x164>
 8002cc0:	3218      	adds	r2, #24
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d022      	beq.n	8002d0c <HAL_DMA_IRQHandler+0x164>
 8002cc6:	3218      	adds	r2, #24
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d01f      	beq.n	8002d0c <HAL_DMA_IRQHandler+0x164>
 8002ccc:	3218      	adds	r2, #24
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d01c      	beq.n	8002d0c <HAL_DMA_IRQHandler+0x164>
 8002cd2:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d018      	beq.n	8002d0c <HAL_DMA_IRQHandler+0x164>
 8002cda:	3218      	adds	r2, #24
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d015      	beq.n	8002d0c <HAL_DMA_IRQHandler+0x164>
 8002ce0:	3218      	adds	r2, #24
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d012      	beq.n	8002d0c <HAL_DMA_IRQHandler+0x164>
 8002ce6:	3218      	adds	r2, #24
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d00f      	beq.n	8002d0c <HAL_DMA_IRQHandler+0x164>
 8002cec:	3218      	adds	r2, #24
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d00c      	beq.n	8002d0c <HAL_DMA_IRQHandler+0x164>
 8002cf2:	3218      	adds	r2, #24
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d009      	beq.n	8002d0c <HAL_DMA_IRQHandler+0x164>
 8002cf8:	3218      	adds	r2, #24
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d006      	beq.n	8002d0c <HAL_DMA_IRQHandler+0x164>
 8002cfe:	3218      	adds	r2, #24
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d003      	beq.n	8002d0c <HAL_DMA_IRQHandler+0x164>
 8002d04:	681a      	ldr	r2, [r3, #0]
 8002d06:	f3c2 02c0 	ubfx	r2, r2, #3, #1
 8002d0a:	e002      	b.n	8002d12 <HAL_DMA_IRQHandler+0x16a>
 8002d0c:	681a      	ldr	r2, [r3, #0]
 8002d0e:	f3c2 0280 	ubfx	r2, r2, #2, #1
 8002d12:	b16a      	cbz	r2, 8002d30 <HAL_DMA_IRQHandler+0x188>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8002d14:	681a      	ldr	r2, [r3, #0]
 8002d16:	f022 0204 	bic.w	r2, r2, #4
 8002d1a:	601a      	str	r2, [r3, #0]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002d1c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002d1e:	f003 021f 	and.w	r2, r3, #31
 8002d22:	2308      	movs	r3, #8
 8002d24:	4093      	lsls	r3, r2
 8002d26:	60bb      	str	r3, [r7, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002d28:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002d2a:	f043 0301 	orr.w	r3, r3, #1
 8002d2e:	6563      	str	r3, [r4, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002d30:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8002d32:	f002 021f 	and.w	r2, r2, #31
 8002d36:	fa26 f302 	lsr.w	r3, r6, r2
 8002d3a:	f013 0f01 	tst.w	r3, #1
 8002d3e:	d047      	beq.n	8002dd0 <HAL_DMA_IRQHandler+0x228>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8002d40:	6823      	ldr	r3, [r4, #0]
 8002d42:	481b      	ldr	r0, [pc, #108]	@ (8002db0 <HAL_DMA_IRQHandler+0x208>)
 8002d44:	491b      	ldr	r1, [pc, #108]	@ (8002db4 <HAL_DMA_IRQHandler+0x20c>)
 8002d46:	428b      	cmp	r3, r1
 8002d48:	bf18      	it	ne
 8002d4a:	4283      	cmpne	r3, r0
 8002d4c:	d03c      	beq.n	8002dc8 <HAL_DMA_IRQHandler+0x220>
 8002d4e:	3118      	adds	r1, #24
 8002d50:	428b      	cmp	r3, r1
 8002d52:	d039      	beq.n	8002dc8 <HAL_DMA_IRQHandler+0x220>
 8002d54:	3118      	adds	r1, #24
 8002d56:	428b      	cmp	r3, r1
 8002d58:	d036      	beq.n	8002dc8 <HAL_DMA_IRQHandler+0x220>
 8002d5a:	3118      	adds	r1, #24
 8002d5c:	428b      	cmp	r3, r1
 8002d5e:	d033      	beq.n	8002dc8 <HAL_DMA_IRQHandler+0x220>
 8002d60:	3118      	adds	r1, #24
 8002d62:	428b      	cmp	r3, r1
 8002d64:	d030      	beq.n	8002dc8 <HAL_DMA_IRQHandler+0x220>
 8002d66:	3118      	adds	r1, #24
 8002d68:	428b      	cmp	r3, r1
 8002d6a:	d02d      	beq.n	8002dc8 <HAL_DMA_IRQHandler+0x220>
 8002d6c:	3118      	adds	r1, #24
 8002d6e:	428b      	cmp	r3, r1
 8002d70:	d02a      	beq.n	8002dc8 <HAL_DMA_IRQHandler+0x220>
 8002d72:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 8002d76:	428b      	cmp	r3, r1
 8002d78:	d026      	beq.n	8002dc8 <HAL_DMA_IRQHandler+0x220>
 8002d7a:	3118      	adds	r1, #24
 8002d7c:	428b      	cmp	r3, r1
 8002d7e:	d023      	beq.n	8002dc8 <HAL_DMA_IRQHandler+0x220>
 8002d80:	3118      	adds	r1, #24
 8002d82:	428b      	cmp	r3, r1
 8002d84:	d020      	beq.n	8002dc8 <HAL_DMA_IRQHandler+0x220>
 8002d86:	3118      	adds	r1, #24
 8002d88:	428b      	cmp	r3, r1
 8002d8a:	d01d      	beq.n	8002dc8 <HAL_DMA_IRQHandler+0x220>
 8002d8c:	3118      	adds	r1, #24
 8002d8e:	428b      	cmp	r3, r1
 8002d90:	d01a      	beq.n	8002dc8 <HAL_DMA_IRQHandler+0x220>
 8002d92:	3118      	adds	r1, #24
 8002d94:	428b      	cmp	r3, r1
 8002d96:	d017      	beq.n	8002dc8 <HAL_DMA_IRQHandler+0x220>
 8002d98:	3118      	adds	r1, #24
 8002d9a:	428b      	cmp	r3, r1
 8002d9c:	d014      	beq.n	8002dc8 <HAL_DMA_IRQHandler+0x220>
 8002d9e:	3118      	adds	r1, #24
 8002da0:	428b      	cmp	r3, r1
 8002da2:	d011      	beq.n	8002dc8 <HAL_DMA_IRQHandler+0x220>
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	e013      	b.n	8002dd0 <HAL_DMA_IRQHandler+0x228>
 8002da8:	20000008 	.word	0x20000008
 8002dac:	1b4e81b5 	.word	0x1b4e81b5
 8002db0:	40020010 	.word	0x40020010
 8002db4:	40020028 	.word	0x40020028
 8002db8:	40020040 	.word	0x40020040
 8002dbc:	58025408 	.word	0x58025408
 8002dc0:	5802541c 	.word	0x5802541c
 8002dc4:	58025430 	.word	0x58025430
 8002dc8:	695b      	ldr	r3, [r3, #20]
 8002dca:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002dce:	d13b      	bne.n	8002e48 <HAL_DMA_IRQHandler+0x2a0>
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002dd0:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002dd2:	f003 031f 	and.w	r3, r3, #31
 8002dd6:	2204      	movs	r2, #4
 8002dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ddc:	4233      	tst	r3, r6
 8002dde:	d03f      	beq.n	8002e60 <HAL_DMA_IRQHandler+0x2b8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8002de0:	6822      	ldr	r2, [r4, #0]
 8002de2:	4896      	ldr	r0, [pc, #600]	@ (800303c <HAL_DMA_IRQHandler+0x494>)
 8002de4:	4996      	ldr	r1, [pc, #600]	@ (8003040 <HAL_DMA_IRQHandler+0x498>)
 8002de6:	428a      	cmp	r2, r1
 8002de8:	bf18      	it	ne
 8002dea:	4282      	cmpne	r2, r0
 8002dec:	d034      	beq.n	8002e58 <HAL_DMA_IRQHandler+0x2b0>
 8002dee:	3118      	adds	r1, #24
 8002df0:	428a      	cmp	r2, r1
 8002df2:	d031      	beq.n	8002e58 <HAL_DMA_IRQHandler+0x2b0>
 8002df4:	3118      	adds	r1, #24
 8002df6:	428a      	cmp	r2, r1
 8002df8:	d02e      	beq.n	8002e58 <HAL_DMA_IRQHandler+0x2b0>
 8002dfa:	3118      	adds	r1, #24
 8002dfc:	428a      	cmp	r2, r1
 8002dfe:	d02b      	beq.n	8002e58 <HAL_DMA_IRQHandler+0x2b0>
 8002e00:	3118      	adds	r1, #24
 8002e02:	428a      	cmp	r2, r1
 8002e04:	d028      	beq.n	8002e58 <HAL_DMA_IRQHandler+0x2b0>
 8002e06:	3118      	adds	r1, #24
 8002e08:	428a      	cmp	r2, r1
 8002e0a:	d025      	beq.n	8002e58 <HAL_DMA_IRQHandler+0x2b0>
 8002e0c:	3118      	adds	r1, #24
 8002e0e:	428a      	cmp	r2, r1
 8002e10:	d022      	beq.n	8002e58 <HAL_DMA_IRQHandler+0x2b0>
 8002e12:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 8002e16:	428a      	cmp	r2, r1
 8002e18:	d01e      	beq.n	8002e58 <HAL_DMA_IRQHandler+0x2b0>
 8002e1a:	3118      	adds	r1, #24
 8002e1c:	428a      	cmp	r2, r1
 8002e1e:	d01b      	beq.n	8002e58 <HAL_DMA_IRQHandler+0x2b0>
 8002e20:	3118      	adds	r1, #24
 8002e22:	428a      	cmp	r2, r1
 8002e24:	d018      	beq.n	8002e58 <HAL_DMA_IRQHandler+0x2b0>
 8002e26:	3118      	adds	r1, #24
 8002e28:	428a      	cmp	r2, r1
 8002e2a:	d015      	beq.n	8002e58 <HAL_DMA_IRQHandler+0x2b0>
 8002e2c:	3118      	adds	r1, #24
 8002e2e:	428a      	cmp	r2, r1
 8002e30:	d012      	beq.n	8002e58 <HAL_DMA_IRQHandler+0x2b0>
 8002e32:	3118      	adds	r1, #24
 8002e34:	428a      	cmp	r2, r1
 8002e36:	d00f      	beq.n	8002e58 <HAL_DMA_IRQHandler+0x2b0>
 8002e38:	3118      	adds	r1, #24
 8002e3a:	428a      	cmp	r2, r1
 8002e3c:	d00c      	beq.n	8002e58 <HAL_DMA_IRQHandler+0x2b0>
 8002e3e:	3118      	adds	r1, #24
 8002e40:	428a      	cmp	r2, r1
 8002e42:	d009      	beq.n	8002e58 <HAL_DMA_IRQHandler+0x2b0>
 8002e44:	6813      	ldr	r3, [r2, #0]
 8002e46:	e00b      	b.n	8002e60 <HAL_DMA_IRQHandler+0x2b8>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002e48:	2301      	movs	r3, #1
 8002e4a:	4093      	lsls	r3, r2
 8002e4c:	60bb      	str	r3, [r7, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002e4e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002e50:	f043 0302 	orr.w	r3, r3, #2
 8002e54:	6563      	str	r3, [r4, #84]	@ 0x54
 8002e56:	e7bb      	b.n	8002dd0 <HAL_DMA_IRQHandler+0x228>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8002e58:	6812      	ldr	r2, [r2, #0]
 8002e5a:	f012 0f02 	tst.w	r2, #2
 8002e5e:	d13d      	bne.n	8002edc <HAL_DMA_IRQHandler+0x334>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002e60:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002e62:	f003 031f 	and.w	r3, r3, #31
 8002e66:	2210      	movs	r2, #16
 8002e68:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6c:	4233      	tst	r3, r6
 8002e6e:	d05f      	beq.n	8002f30 <HAL_DMA_IRQHandler+0x388>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8002e70:	6822      	ldr	r2, [r4, #0]
 8002e72:	4872      	ldr	r0, [pc, #456]	@ (800303c <HAL_DMA_IRQHandler+0x494>)
 8002e74:	4972      	ldr	r1, [pc, #456]	@ (8003040 <HAL_DMA_IRQHandler+0x498>)
 8002e76:	428a      	cmp	r2, r1
 8002e78:	bf18      	it	ne
 8002e7a:	4282      	cmpne	r2, r0
 8002e7c:	d034      	beq.n	8002ee8 <HAL_DMA_IRQHandler+0x340>
 8002e7e:	3118      	adds	r1, #24
 8002e80:	428a      	cmp	r2, r1
 8002e82:	d031      	beq.n	8002ee8 <HAL_DMA_IRQHandler+0x340>
 8002e84:	3118      	adds	r1, #24
 8002e86:	428a      	cmp	r2, r1
 8002e88:	d02e      	beq.n	8002ee8 <HAL_DMA_IRQHandler+0x340>
 8002e8a:	3118      	adds	r1, #24
 8002e8c:	428a      	cmp	r2, r1
 8002e8e:	d02b      	beq.n	8002ee8 <HAL_DMA_IRQHandler+0x340>
 8002e90:	3118      	adds	r1, #24
 8002e92:	428a      	cmp	r2, r1
 8002e94:	d028      	beq.n	8002ee8 <HAL_DMA_IRQHandler+0x340>
 8002e96:	3118      	adds	r1, #24
 8002e98:	428a      	cmp	r2, r1
 8002e9a:	d025      	beq.n	8002ee8 <HAL_DMA_IRQHandler+0x340>
 8002e9c:	3118      	adds	r1, #24
 8002e9e:	428a      	cmp	r2, r1
 8002ea0:	d022      	beq.n	8002ee8 <HAL_DMA_IRQHandler+0x340>
 8002ea2:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 8002ea6:	428a      	cmp	r2, r1
 8002ea8:	d01e      	beq.n	8002ee8 <HAL_DMA_IRQHandler+0x340>
 8002eaa:	3118      	adds	r1, #24
 8002eac:	428a      	cmp	r2, r1
 8002eae:	d01b      	beq.n	8002ee8 <HAL_DMA_IRQHandler+0x340>
 8002eb0:	3118      	adds	r1, #24
 8002eb2:	428a      	cmp	r2, r1
 8002eb4:	d018      	beq.n	8002ee8 <HAL_DMA_IRQHandler+0x340>
 8002eb6:	3118      	adds	r1, #24
 8002eb8:	428a      	cmp	r2, r1
 8002eba:	d015      	beq.n	8002ee8 <HAL_DMA_IRQHandler+0x340>
 8002ebc:	3118      	adds	r1, #24
 8002ebe:	428a      	cmp	r2, r1
 8002ec0:	d012      	beq.n	8002ee8 <HAL_DMA_IRQHandler+0x340>
 8002ec2:	3118      	adds	r1, #24
 8002ec4:	428a      	cmp	r2, r1
 8002ec6:	d00f      	beq.n	8002ee8 <HAL_DMA_IRQHandler+0x340>
 8002ec8:	3118      	adds	r1, #24
 8002eca:	428a      	cmp	r2, r1
 8002ecc:	d00c      	beq.n	8002ee8 <HAL_DMA_IRQHandler+0x340>
 8002ece:	3118      	adds	r1, #24
 8002ed0:	428a      	cmp	r2, r1
 8002ed2:	d009      	beq.n	8002ee8 <HAL_DMA_IRQHandler+0x340>
 8002ed4:	6812      	ldr	r2, [r2, #0]
 8002ed6:	f3c2 0280 	ubfx	r2, r2, #2, #1
 8002eda:	e008      	b.n	8002eee <HAL_DMA_IRQHandler+0x346>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002edc:	60bb      	str	r3, [r7, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002ede:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002ee0:	f043 0304 	orr.w	r3, r3, #4
 8002ee4:	6563      	str	r3, [r4, #84]	@ 0x54
 8002ee6:	e7bb      	b.n	8002e60 <HAL_DMA_IRQHandler+0x2b8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8002ee8:	6812      	ldr	r2, [r2, #0]
 8002eea:	f3c2 02c0 	ubfx	r2, r2, #3, #1
 8002eee:	b1fa      	cbz	r2, 8002f30 <HAL_DMA_IRQHandler+0x388>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002ef0:	60bb      	str	r3, [r7, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002ef2:	6823      	ldr	r3, [r4, #0]
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 8002efa:	d00d      	beq.n	8002f18 <HAL_DMA_IRQHandler+0x370>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8002f02:	d104      	bne.n	8002f0e <HAL_DMA_IRQHandler+0x366>
            if(hdma->XferHalfCpltCallback != NULL)
 8002f04:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002f06:	b19b      	cbz	r3, 8002f30 <HAL_DMA_IRQHandler+0x388>
              hdma->XferHalfCpltCallback(hdma);
 8002f08:	4620      	mov	r0, r4
 8002f0a:	4798      	blx	r3
 8002f0c:	e010      	b.n	8002f30 <HAL_DMA_IRQHandler+0x388>
            if(hdma->XferM1HalfCpltCallback != NULL)
 8002f0e:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8002f10:	b173      	cbz	r3, 8002f30 <HAL_DMA_IRQHandler+0x388>
              hdma->XferM1HalfCpltCallback(hdma);
 8002f12:	4620      	mov	r0, r4
 8002f14:	4798      	blx	r3
 8002f16:	e00b      	b.n	8002f30 <HAL_DMA_IRQHandler+0x388>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002f18:	681a      	ldr	r2, [r3, #0]
 8002f1a:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8002f1e:	d103      	bne.n	8002f28 <HAL_DMA_IRQHandler+0x380>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	f022 0208 	bic.w	r2, r2, #8
 8002f26:	601a      	str	r2, [r3, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 8002f28:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002f2a:	b10b      	cbz	r3, 8002f30 <HAL_DMA_IRQHandler+0x388>
            hdma->XferHalfCpltCallback(hdma);
 8002f2c:	4620      	mov	r0, r4
 8002f2e:	4798      	blx	r3
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002f30:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002f32:	f003 031f 	and.w	r3, r3, #31
 8002f36:	2220      	movs	r2, #32
 8002f38:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3c:	4233      	tst	r3, r6
 8002f3e:	f000 8093 	beq.w	8003068 <HAL_DMA_IRQHandler+0x4c0>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8002f42:	6822      	ldr	r2, [r4, #0]
 8002f44:	483d      	ldr	r0, [pc, #244]	@ (800303c <HAL_DMA_IRQHandler+0x494>)
 8002f46:	493e      	ldr	r1, [pc, #248]	@ (8003040 <HAL_DMA_IRQHandler+0x498>)
 8002f48:	428a      	cmp	r2, r1
 8002f4a:	bf18      	it	ne
 8002f4c:	4282      	cmpne	r2, r0
 8002f4e:	d02e      	beq.n	8002fae <HAL_DMA_IRQHandler+0x406>
 8002f50:	3118      	adds	r1, #24
 8002f52:	428a      	cmp	r2, r1
 8002f54:	d02b      	beq.n	8002fae <HAL_DMA_IRQHandler+0x406>
 8002f56:	3118      	adds	r1, #24
 8002f58:	428a      	cmp	r2, r1
 8002f5a:	d028      	beq.n	8002fae <HAL_DMA_IRQHandler+0x406>
 8002f5c:	3118      	adds	r1, #24
 8002f5e:	428a      	cmp	r2, r1
 8002f60:	d025      	beq.n	8002fae <HAL_DMA_IRQHandler+0x406>
 8002f62:	3118      	adds	r1, #24
 8002f64:	428a      	cmp	r2, r1
 8002f66:	d022      	beq.n	8002fae <HAL_DMA_IRQHandler+0x406>
 8002f68:	3118      	adds	r1, #24
 8002f6a:	428a      	cmp	r2, r1
 8002f6c:	d01f      	beq.n	8002fae <HAL_DMA_IRQHandler+0x406>
 8002f6e:	3118      	adds	r1, #24
 8002f70:	428a      	cmp	r2, r1
 8002f72:	d01c      	beq.n	8002fae <HAL_DMA_IRQHandler+0x406>
 8002f74:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 8002f78:	428a      	cmp	r2, r1
 8002f7a:	d018      	beq.n	8002fae <HAL_DMA_IRQHandler+0x406>
 8002f7c:	3118      	adds	r1, #24
 8002f7e:	428a      	cmp	r2, r1
 8002f80:	d015      	beq.n	8002fae <HAL_DMA_IRQHandler+0x406>
 8002f82:	3118      	adds	r1, #24
 8002f84:	428a      	cmp	r2, r1
 8002f86:	d012      	beq.n	8002fae <HAL_DMA_IRQHandler+0x406>
 8002f88:	3118      	adds	r1, #24
 8002f8a:	428a      	cmp	r2, r1
 8002f8c:	d00f      	beq.n	8002fae <HAL_DMA_IRQHandler+0x406>
 8002f8e:	3118      	adds	r1, #24
 8002f90:	428a      	cmp	r2, r1
 8002f92:	d00c      	beq.n	8002fae <HAL_DMA_IRQHandler+0x406>
 8002f94:	3118      	adds	r1, #24
 8002f96:	428a      	cmp	r2, r1
 8002f98:	d009      	beq.n	8002fae <HAL_DMA_IRQHandler+0x406>
 8002f9a:	3118      	adds	r1, #24
 8002f9c:	428a      	cmp	r2, r1
 8002f9e:	d006      	beq.n	8002fae <HAL_DMA_IRQHandler+0x406>
 8002fa0:	3118      	adds	r1, #24
 8002fa2:	428a      	cmp	r2, r1
 8002fa4:	d003      	beq.n	8002fae <HAL_DMA_IRQHandler+0x406>
 8002fa6:	6812      	ldr	r2, [r2, #0]
 8002fa8:	f3c2 0240 	ubfx	r2, r2, #1, #1
 8002fac:	e002      	b.n	8002fb4 <HAL_DMA_IRQHandler+0x40c>
 8002fae:	6812      	ldr	r2, [r2, #0]
 8002fb0:	f3c2 1200 	ubfx	r2, r2, #4, #1
 8002fb4:	2a00      	cmp	r2, #0
 8002fb6:	d057      	beq.n	8003068 <HAL_DMA_IRQHandler+0x4c0>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002fb8:	60bb      	str	r3, [r7, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8002fba:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 8002fbe:	b2db      	uxtb	r3, r3
 8002fc0:	2b04      	cmp	r3, #4
 8002fc2:	d00e      	beq.n	8002fe2 <HAL_DMA_IRQHandler+0x43a>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002fc4:	6823      	ldr	r3, [r4, #0]
 8002fc6:	681a      	ldr	r2, [r3, #0]
 8002fc8:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 8002fcc:	d03a      	beq.n	8003044 <HAL_DMA_IRQHandler+0x49c>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8002fd4:	d12d      	bne.n	8003032 <HAL_DMA_IRQHandler+0x48a>
            if(hdma->XferM1CpltCallback != NULL)
 8002fd6:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d045      	beq.n	8003068 <HAL_DMA_IRQHandler+0x4c0>
              hdma->XferM1CpltCallback(hdma);
 8002fdc:	4620      	mov	r0, r4
 8002fde:	4798      	blx	r3
 8002fe0:	e042      	b.n	8003068 <HAL_DMA_IRQHandler+0x4c0>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002fe2:	6822      	ldr	r2, [r4, #0]
 8002fe4:	6813      	ldr	r3, [r2, #0]
 8002fe6:	f023 0316 	bic.w	r3, r3, #22
 8002fea:	6013      	str	r3, [r2, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002fec:	6822      	ldr	r2, [r4, #0]
 8002fee:	6953      	ldr	r3, [r2, #20]
 8002ff0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002ff4:	6153      	str	r3, [r2, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002ff6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002ff8:	b1bb      	cbz	r3, 800302a <HAL_DMA_IRQHandler+0x482>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002ffa:	6822      	ldr	r2, [r4, #0]
 8002ffc:	6813      	ldr	r3, [r2, #0]
 8002ffe:	f023 0308 	bic.w	r3, r3, #8
 8003002:	6013      	str	r3, [r2, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003004:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003006:	f003 021f 	and.w	r2, r3, #31
 800300a:	233f      	movs	r3, #63	@ 0x3f
 800300c:	4093      	lsls	r3, r2
 800300e:	60bb      	str	r3, [r7, #8]
          hdma->State = HAL_DMA_STATE_READY;
 8003010:	2301      	movs	r3, #1
 8003012:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8003016:	2300      	movs	r3, #0
 8003018:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
          if(hdma->XferAbortCallback != NULL)
 800301c:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800301e:	2b00      	cmp	r3, #0
 8003020:	f000 8080 	beq.w	8003124 <HAL_DMA_IRQHandler+0x57c>
            hdma->XferAbortCallback(hdma);
 8003024:	4620      	mov	r0, r4
 8003026:	4798      	blx	r3
          return;
 8003028:	e07c      	b.n	8003124 <HAL_DMA_IRQHandler+0x57c>
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800302a:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 800302c:	2b00      	cmp	r3, #0
 800302e:	d1e4      	bne.n	8002ffa <HAL_DMA_IRQHandler+0x452>
 8003030:	e7e8      	b.n	8003004 <HAL_DMA_IRQHandler+0x45c>
            if(hdma->XferCpltCallback != NULL)
 8003032:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8003034:	b1c3      	cbz	r3, 8003068 <HAL_DMA_IRQHandler+0x4c0>
              hdma->XferCpltCallback(hdma);
 8003036:	4620      	mov	r0, r4
 8003038:	4798      	blx	r3
 800303a:	e015      	b.n	8003068 <HAL_DMA_IRQHandler+0x4c0>
 800303c:	40020010 	.word	0x40020010
 8003040:	40020028 	.word	0x40020028
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	f412 7f80 	tst.w	r2, #256	@ 0x100
 800304a:	d109      	bne.n	8003060 <HAL_DMA_IRQHandler+0x4b8>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	f022 0210 	bic.w	r2, r2, #16
 8003052:	601a      	str	r2, [r3, #0]
            hdma->State = HAL_DMA_STATE_READY;
 8003054:	2301      	movs	r3, #1
 8003056:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
            __HAL_UNLOCK(hdma);
 800305a:	2300      	movs	r3, #0
 800305c:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
          if(hdma->XferCpltCallback != NULL)
 8003060:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8003062:	b10b      	cbz	r3, 8003068 <HAL_DMA_IRQHandler+0x4c0>
            hdma->XferCpltCallback(hdma);
 8003064:	4620      	mov	r0, r4
 8003066:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003068:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800306a:	2b00      	cmp	r3, #0
 800306c:	d05a      	beq.n	8003124 <HAL_DMA_IRQHandler+0x57c>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800306e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003070:	f013 0f01 	tst.w	r3, #1
 8003074:	d052      	beq.n	800311c <HAL_DMA_IRQHandler+0x574>
        hdma->State = HAL_DMA_STATE_ABORT;
 8003076:	2304      	movs	r3, #4
 8003078:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
        __HAL_DMA_DISABLE(hdma);
 800307c:	6823      	ldr	r3, [r4, #0]
 800307e:	4996      	ldr	r1, [pc, #600]	@ (80032d8 <HAL_DMA_IRQHandler+0x730>)
 8003080:	4a96      	ldr	r2, [pc, #600]	@ (80032dc <HAL_DMA_IRQHandler+0x734>)
 8003082:	4293      	cmp	r3, r2
 8003084:	bf18      	it	ne
 8003086:	428b      	cmpne	r3, r1
 8003088:	d02f      	beq.n	80030ea <HAL_DMA_IRQHandler+0x542>
 800308a:	3218      	adds	r2, #24
 800308c:	4293      	cmp	r3, r2
 800308e:	d02c      	beq.n	80030ea <HAL_DMA_IRQHandler+0x542>
 8003090:	3218      	adds	r2, #24
 8003092:	4293      	cmp	r3, r2
 8003094:	d029      	beq.n	80030ea <HAL_DMA_IRQHandler+0x542>
 8003096:	3218      	adds	r2, #24
 8003098:	4293      	cmp	r3, r2
 800309a:	d026      	beq.n	80030ea <HAL_DMA_IRQHandler+0x542>
 800309c:	3218      	adds	r2, #24
 800309e:	4293      	cmp	r3, r2
 80030a0:	d023      	beq.n	80030ea <HAL_DMA_IRQHandler+0x542>
 80030a2:	3218      	adds	r2, #24
 80030a4:	4293      	cmp	r3, r2
 80030a6:	d020      	beq.n	80030ea <HAL_DMA_IRQHandler+0x542>
 80030a8:	3218      	adds	r2, #24
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d01d      	beq.n	80030ea <HAL_DMA_IRQHandler+0x542>
 80030ae:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d019      	beq.n	80030ea <HAL_DMA_IRQHandler+0x542>
 80030b6:	3218      	adds	r2, #24
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d016      	beq.n	80030ea <HAL_DMA_IRQHandler+0x542>
 80030bc:	3218      	adds	r2, #24
 80030be:	4293      	cmp	r3, r2
 80030c0:	d013      	beq.n	80030ea <HAL_DMA_IRQHandler+0x542>
 80030c2:	3218      	adds	r2, #24
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d010      	beq.n	80030ea <HAL_DMA_IRQHandler+0x542>
 80030c8:	3218      	adds	r2, #24
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d00d      	beq.n	80030ea <HAL_DMA_IRQHandler+0x542>
 80030ce:	3218      	adds	r2, #24
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d00a      	beq.n	80030ea <HAL_DMA_IRQHandler+0x542>
 80030d4:	3218      	adds	r2, #24
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d007      	beq.n	80030ea <HAL_DMA_IRQHandler+0x542>
 80030da:	3218      	adds	r2, #24
 80030dc:	4293      	cmp	r3, r2
 80030de:	d004      	beq.n	80030ea <HAL_DMA_IRQHandler+0x542>
 80030e0:	681a      	ldr	r2, [r3, #0]
 80030e2:	f022 0201 	bic.w	r2, r2, #1
 80030e6:	601a      	str	r2, [r3, #0]
 80030e8:	e003      	b.n	80030f2 <HAL_DMA_IRQHandler+0x54a>
 80030ea:	681a      	ldr	r2, [r3, #0]
 80030ec:	f022 0201 	bic.w	r2, r2, #1
 80030f0:	601a      	str	r2, [r3, #0]
          if (++count > timeout)
 80030f2:	9b01      	ldr	r3, [sp, #4]
 80030f4:	3301      	adds	r3, #1
 80030f6:	9301      	str	r3, [sp, #4]
 80030f8:	42ab      	cmp	r3, r5
 80030fa:	d804      	bhi.n	8003106 <HAL_DMA_IRQHandler+0x55e>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80030fc:	6823      	ldr	r3, [r4, #0]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f013 0f01 	tst.w	r3, #1
 8003104:	d1f5      	bne.n	80030f2 <HAL_DMA_IRQHandler+0x54a>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003106:	6823      	ldr	r3, [r4, #0]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f013 0f01 	tst.w	r3, #1
 800310e:	d00b      	beq.n	8003128 <HAL_DMA_IRQHandler+0x580>
          hdma->State = HAL_DMA_STATE_ERROR;
 8003110:	2303      	movs	r3, #3
 8003112:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 8003116:	2300      	movs	r3, #0
 8003118:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
      if(hdma->XferErrorCallback != NULL)
 800311c:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800311e:	b10b      	cbz	r3, 8003124 <HAL_DMA_IRQHandler+0x57c>
        hdma->XferErrorCallback(hdma);
 8003120:	4620      	mov	r0, r4
 8003122:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003124:	b003      	add	sp, #12
 8003126:	bdf0      	pop	{r4, r5, r6, r7, pc}
          hdma->State = HAL_DMA_STATE_READY;
 8003128:	2301      	movs	r3, #1
 800312a:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
 800312e:	e7f2      	b.n	8003116 <HAL_DMA_IRQHandler+0x56e>
          if(hdma->XferHalfCpltCallback != NULL)
 8003130:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003132:	2b00      	cmp	r3, #0
 8003134:	d0f6      	beq.n	8003124 <HAL_DMA_IRQHandler+0x57c>
            hdma->XferHalfCpltCallback(hdma);
 8003136:	4620      	mov	r0, r4
 8003138:	4798      	blx	r3
 800313a:	e7f3      	b.n	8003124 <HAL_DMA_IRQHandler+0x57c>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800313c:	f012 0f20 	tst.w	r2, #32
 8003140:	d13a      	bne.n	80031b8 <HAL_DMA_IRQHandler+0x610>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003142:	6823      	ldr	r3, [r4, #0]
 8003144:	4964      	ldr	r1, [pc, #400]	@ (80032d8 <HAL_DMA_IRQHandler+0x730>)
 8003146:	4a65      	ldr	r2, [pc, #404]	@ (80032dc <HAL_DMA_IRQHandler+0x734>)
 8003148:	4293      	cmp	r3, r2
 800314a:	bf18      	it	ne
 800314c:	428b      	cmpne	r3, r1
 800314e:	d02f      	beq.n	80031b0 <HAL_DMA_IRQHandler+0x608>
 8003150:	3218      	adds	r2, #24
 8003152:	4293      	cmp	r3, r2
 8003154:	d02c      	beq.n	80031b0 <HAL_DMA_IRQHandler+0x608>
 8003156:	3218      	adds	r2, #24
 8003158:	4293      	cmp	r3, r2
 800315a:	d029      	beq.n	80031b0 <HAL_DMA_IRQHandler+0x608>
 800315c:	3218      	adds	r2, #24
 800315e:	4293      	cmp	r3, r2
 8003160:	d026      	beq.n	80031b0 <HAL_DMA_IRQHandler+0x608>
 8003162:	3218      	adds	r2, #24
 8003164:	4293      	cmp	r3, r2
 8003166:	d023      	beq.n	80031b0 <HAL_DMA_IRQHandler+0x608>
 8003168:	3218      	adds	r2, #24
 800316a:	4293      	cmp	r3, r2
 800316c:	d020      	beq.n	80031b0 <HAL_DMA_IRQHandler+0x608>
 800316e:	3218      	adds	r2, #24
 8003170:	4293      	cmp	r3, r2
 8003172:	d01d      	beq.n	80031b0 <HAL_DMA_IRQHandler+0x608>
 8003174:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8003178:	4293      	cmp	r3, r2
 800317a:	d019      	beq.n	80031b0 <HAL_DMA_IRQHandler+0x608>
 800317c:	3218      	adds	r2, #24
 800317e:	4293      	cmp	r3, r2
 8003180:	d016      	beq.n	80031b0 <HAL_DMA_IRQHandler+0x608>
 8003182:	3218      	adds	r2, #24
 8003184:	4293      	cmp	r3, r2
 8003186:	d013      	beq.n	80031b0 <HAL_DMA_IRQHandler+0x608>
 8003188:	3218      	adds	r2, #24
 800318a:	4293      	cmp	r3, r2
 800318c:	d010      	beq.n	80031b0 <HAL_DMA_IRQHandler+0x608>
 800318e:	3218      	adds	r2, #24
 8003190:	4293      	cmp	r3, r2
 8003192:	d00d      	beq.n	80031b0 <HAL_DMA_IRQHandler+0x608>
 8003194:	3218      	adds	r2, #24
 8003196:	4293      	cmp	r3, r2
 8003198:	d00a      	beq.n	80031b0 <HAL_DMA_IRQHandler+0x608>
 800319a:	3218      	adds	r2, #24
 800319c:	4293      	cmp	r3, r2
 800319e:	d007      	beq.n	80031b0 <HAL_DMA_IRQHandler+0x608>
 80031a0:	3218      	adds	r2, #24
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d004      	beq.n	80031b0 <HAL_DMA_IRQHandler+0x608>
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	f022 0204 	bic.w	r2, r2, #4
 80031ac:	601a      	str	r2, [r3, #0]
 80031ae:	e003      	b.n	80031b8 <HAL_DMA_IRQHandler+0x610>
 80031b0:	681a      	ldr	r2, [r3, #0]
 80031b2:	f022 0208 	bic.w	r2, r2, #8
 80031b6:	601a      	str	r2, [r3, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 80031b8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d0b2      	beq.n	8003124 <HAL_DMA_IRQHandler+0x57c>
          hdma->XferHalfCpltCallback(hdma);
 80031be:	4620      	mov	r0, r4
 80031c0:	4798      	blx	r3
 80031c2:	e7af      	b.n	8003124 <HAL_DMA_IRQHandler+0x57c>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80031c4:	2002      	movs	r0, #2
 80031c6:	4088      	lsls	r0, r1
 80031c8:	ea10 0f0c 	tst.w	r0, ip
 80031cc:	d060      	beq.n	8003290 <HAL_DMA_IRQHandler+0x6e8>
 80031ce:	f012 0f02 	tst.w	r2, #2
 80031d2:	d05d      	beq.n	8003290 <HAL_DMA_IRQHandler+0x6e8>
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80031d4:	6078      	str	r0, [r7, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80031d6:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 80031da:	d00e      	beq.n	80031fa <HAL_DMA_IRQHandler+0x652>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80031dc:	f412 3f80 	tst.w	r2, #65536	@ 0x10000
 80031e0:	d105      	bne.n	80031ee <HAL_DMA_IRQHandler+0x646>
          if(hdma->XferM1CpltCallback != NULL)
 80031e2:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d09d      	beq.n	8003124 <HAL_DMA_IRQHandler+0x57c>
            hdma->XferM1CpltCallback(hdma);
 80031e8:	4620      	mov	r0, r4
 80031ea:	4798      	blx	r3
 80031ec:	e79a      	b.n	8003124 <HAL_DMA_IRQHandler+0x57c>
          if(hdma->XferCpltCallback != NULL)
 80031ee:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d097      	beq.n	8003124 <HAL_DMA_IRQHandler+0x57c>
            hdma->XferCpltCallback(hdma);
 80031f4:	4620      	mov	r0, r4
 80031f6:	4798      	blx	r3
 80031f8:	e794      	b.n	8003124 <HAL_DMA_IRQHandler+0x57c>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80031fa:	f012 0f20 	tst.w	r2, #32
 80031fe:	d140      	bne.n	8003282 <HAL_DMA_IRQHandler+0x6da>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003200:	6823      	ldr	r3, [r4, #0]
 8003202:	4935      	ldr	r1, [pc, #212]	@ (80032d8 <HAL_DMA_IRQHandler+0x730>)
 8003204:	4a35      	ldr	r2, [pc, #212]	@ (80032dc <HAL_DMA_IRQHandler+0x734>)
 8003206:	4293      	cmp	r3, r2
 8003208:	bf18      	it	ne
 800320a:	428b      	cmpne	r3, r1
 800320c:	d02f      	beq.n	800326e <HAL_DMA_IRQHandler+0x6c6>
 800320e:	3218      	adds	r2, #24
 8003210:	4293      	cmp	r3, r2
 8003212:	d02c      	beq.n	800326e <HAL_DMA_IRQHandler+0x6c6>
 8003214:	3218      	adds	r2, #24
 8003216:	4293      	cmp	r3, r2
 8003218:	d029      	beq.n	800326e <HAL_DMA_IRQHandler+0x6c6>
 800321a:	3218      	adds	r2, #24
 800321c:	4293      	cmp	r3, r2
 800321e:	d026      	beq.n	800326e <HAL_DMA_IRQHandler+0x6c6>
 8003220:	3218      	adds	r2, #24
 8003222:	4293      	cmp	r3, r2
 8003224:	d023      	beq.n	800326e <HAL_DMA_IRQHandler+0x6c6>
 8003226:	3218      	adds	r2, #24
 8003228:	4293      	cmp	r3, r2
 800322a:	d020      	beq.n	800326e <HAL_DMA_IRQHandler+0x6c6>
 800322c:	3218      	adds	r2, #24
 800322e:	4293      	cmp	r3, r2
 8003230:	d01d      	beq.n	800326e <HAL_DMA_IRQHandler+0x6c6>
 8003232:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8003236:	4293      	cmp	r3, r2
 8003238:	d019      	beq.n	800326e <HAL_DMA_IRQHandler+0x6c6>
 800323a:	3218      	adds	r2, #24
 800323c:	4293      	cmp	r3, r2
 800323e:	d016      	beq.n	800326e <HAL_DMA_IRQHandler+0x6c6>
 8003240:	3218      	adds	r2, #24
 8003242:	4293      	cmp	r3, r2
 8003244:	d013      	beq.n	800326e <HAL_DMA_IRQHandler+0x6c6>
 8003246:	3218      	adds	r2, #24
 8003248:	4293      	cmp	r3, r2
 800324a:	d010      	beq.n	800326e <HAL_DMA_IRQHandler+0x6c6>
 800324c:	3218      	adds	r2, #24
 800324e:	4293      	cmp	r3, r2
 8003250:	d00d      	beq.n	800326e <HAL_DMA_IRQHandler+0x6c6>
 8003252:	3218      	adds	r2, #24
 8003254:	4293      	cmp	r3, r2
 8003256:	d00a      	beq.n	800326e <HAL_DMA_IRQHandler+0x6c6>
 8003258:	3218      	adds	r2, #24
 800325a:	4293      	cmp	r3, r2
 800325c:	d007      	beq.n	800326e <HAL_DMA_IRQHandler+0x6c6>
 800325e:	3218      	adds	r2, #24
 8003260:	4293      	cmp	r3, r2
 8003262:	d004      	beq.n	800326e <HAL_DMA_IRQHandler+0x6c6>
 8003264:	681a      	ldr	r2, [r3, #0]
 8003266:	f022 020a 	bic.w	r2, r2, #10
 800326a:	601a      	str	r2, [r3, #0]
 800326c:	e003      	b.n	8003276 <HAL_DMA_IRQHandler+0x6ce>
 800326e:	681a      	ldr	r2, [r3, #0]
 8003270:	f022 0214 	bic.w	r2, r2, #20
 8003274:	601a      	str	r2, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8003276:	2301      	movs	r3, #1
 8003278:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 800327c:	2300      	movs	r3, #0
 800327e:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferCpltCallback != NULL)
 8003282:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8003284:	2b00      	cmp	r3, #0
 8003286:	f43f af4d 	beq.w	8003124 <HAL_DMA_IRQHandler+0x57c>
          hdma->XferCpltCallback(hdma);
 800328a:	4620      	mov	r0, r4
 800328c:	4798      	blx	r3
 800328e:	e749      	b.n	8003124 <HAL_DMA_IRQHandler+0x57c>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8003290:	2008      	movs	r0, #8
 8003292:	fa00 f101 	lsl.w	r1, r0, r1
 8003296:	ea11 0f0c 	tst.w	r1, ip
 800329a:	f43f af43 	beq.w	8003124 <HAL_DMA_IRQHandler+0x57c>
 800329e:	f012 0f08 	tst.w	r2, #8
 80032a2:	f43f af3f 	beq.w	8003124 <HAL_DMA_IRQHandler+0x57c>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	f022 020e 	bic.w	r2, r2, #14
 80032ac:	601a      	str	r2, [r3, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80032ae:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80032b0:	f003 031f 	and.w	r3, r3, #31
 80032b4:	2201      	movs	r2, #1
 80032b6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ba:	607b      	str	r3, [r7, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80032bc:	6562      	str	r2, [r4, #84]	@ 0x54
      hdma->State = HAL_DMA_STATE_READY;
 80032be:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 80032c2:	2300      	movs	r3, #0
 80032c4:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
      if (hdma->XferErrorCallback != NULL)
 80032c8:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	f43f af2a 	beq.w	8003124 <HAL_DMA_IRQHandler+0x57c>
        hdma->XferErrorCallback(hdma);
 80032d0:	4620      	mov	r0, r4
 80032d2:	4798      	blx	r3
  }
 80032d4:	e726      	b.n	8003124 <HAL_DMA_IRQHandler+0x57c>
 80032d6:	bf00      	nop
 80032d8:	40020010 	.word	0x40020010
 80032dc:	40020028 	.word	0x40020028

080032e0 <HAL_ETH_TxCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 80032e0:	4770      	bx	lr

080032e2 <HAL_ETH_RxCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_RxCpltCallback could be implemented in the user file
  */
}
 80032e2:	4770      	bx	lr

080032e4 <HAL_ETH_ErrorCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_ErrorCallback could be implemented in the user file
  */
}
 80032e4:	4770      	bx	lr

080032e6 <HAL_ETH_PMTCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 80032e6:	4770      	bx	lr

080032e8 <HAL_ETH_EEECallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_EEECallback could be implemented in the user file
  */
}
 80032e8:	4770      	bx	lr

080032ea <HAL_ETH_WakeUpCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 80032ea:	4770      	bx	lr

080032ec <HAL_ETH_IRQHandler>:
{
 80032ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032f0:	4604      	mov	r4, r0
  uint32_t mac_flag = READ_REG(heth->Instance->MACISR);
 80032f2:	6803      	ldr	r3, [r0, #0]
 80032f4:	f8d3 60b0 	ldr.w	r6, [r3, #176]	@ 0xb0
  uint32_t dma_flag = READ_REG(heth->Instance->DMACSR);
 80032f8:	f503 5280 	add.w	r2, r3, #4096	@ 0x1000
 80032fc:	f8d2 5160 	ldr.w	r5, [r2, #352]	@ 0x160
  uint32_t dma_itsource = READ_REG(heth->Instance->DMACIER);
 8003300:	f8d2 7134 	ldr.w	r7, [r2, #308]	@ 0x134
  uint32_t exti_d1_flag = READ_REG(EXTI_D1->PR3);
 8003304:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003308:	f8d2 80a8 	ldr.w	r8, [r2, #168]	@ 0xa8
  if (((dma_flag & ETH_DMACSR_RI) != 0U) && ((dma_itsource & ETH_DMACIER_RIE) != 0U))
 800330c:	f015 0f40 	tst.w	r5, #64	@ 0x40
 8003310:	d002      	beq.n	8003318 <HAL_ETH_IRQHandler+0x2c>
 8003312:	f017 0f40 	tst.w	r7, #64	@ 0x40
 8003316:	d13b      	bne.n	8003390 <HAL_ETH_IRQHandler+0xa4>
  if (((dma_flag & ETH_DMACSR_TI) != 0U) && ((dma_itsource & ETH_DMACIER_TIE) != 0U))
 8003318:	f015 0f01 	tst.w	r5, #1
 800331c:	d002      	beq.n	8003324 <HAL_ETH_IRQHandler+0x38>
 800331e:	f017 0f01 	tst.w	r7, #1
 8003322:	d13e      	bne.n	80033a2 <HAL_ETH_IRQHandler+0xb6>
  if (((dma_flag & ETH_DMACSR_AIS) != 0U) && ((dma_itsource & ETH_DMACIER_AIE) != 0U))
 8003324:	f415 4f80 	tst.w	r5, #16384	@ 0x4000
 8003328:	d024      	beq.n	8003374 <HAL_ETH_IRQHandler+0x88>
 800332a:	f417 4f80 	tst.w	r7, #16384	@ 0x4000
 800332e:	d021      	beq.n	8003374 <HAL_ETH_IRQHandler+0x88>
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8003330:	f8d4 3088 	ldr.w	r3, [r4, #136]	@ 0x88
 8003334:	f043 0308 	orr.w	r3, r3, #8
 8003338:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
    if ((dma_flag & ETH_DMACSR_FBE) != 0U)
 800333c:	f415 5f80 	tst.w	r5, #4096	@ 0x1000
 8003340:	d03a      	beq.n	80033b8 <HAL_ETH_IRQHandler+0xcc>
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 8003342:	6823      	ldr	r3, [r4, #0]
 8003344:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003348:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 800334c:	f422 626f 	bic.w	r2, r2, #3824	@ 0xef0
 8003350:	f022 020d 	bic.w	r2, r2, #13
 8003354:	04d2      	lsls	r2, r2, #19
 8003356:	0cd2      	lsrs	r2, r2, #19
 8003358:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMACIER_NIE | ETH_DMACIER_AIE);
 800335c:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
 8003360:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8003364:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
      heth->gState = HAL_ETH_STATE_ERROR;
 8003368:	23e0      	movs	r3, #224	@ 0xe0
 800336a:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
    HAL_ETH_ErrorCallback(heth);
 800336e:	4620      	mov	r0, r4
 8003370:	f7ff ffb8 	bl	80032e4 <HAL_ETH_ErrorCallback>
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 8003374:	f416 4fc0 	tst.w	r6, #24576	@ 0x6000
 8003378:	d12c      	bne.n	80033d4 <HAL_ETH_IRQHandler+0xe8>
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 800337a:	f016 0f10 	tst.w	r6, #16
 800337e:	d13e      	bne.n	80033fe <HAL_ETH_IRQHandler+0x112>
  if ((mac_flag & ETH_MAC_LPI_IT) != 0U)
 8003380:	f016 0f20 	tst.w	r6, #32
 8003384:	d149      	bne.n	800341a <HAL_ETH_IRQHandler+0x12e>
  if ((exti_d1_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8003386:	f418 0f80 	tst.w	r8, #4194304	@ 0x400000
 800338a:	d154      	bne.n	8003436 <HAL_ETH_IRQHandler+0x14a>
}
 800338c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_RI | ETH_DMACSR_NIS);
 8003390:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003394:	f248 0240 	movw	r2, #32832	@ 0x8040
 8003398:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160
    HAL_ETH_RxCpltCallback(heth);
 800339c:	f7ff ffa1 	bl	80032e2 <HAL_ETH_RxCpltCallback>
 80033a0:	e7ba      	b.n	8003318 <HAL_ETH_IRQHandler+0x2c>
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 80033a2:	6823      	ldr	r3, [r4, #0]
 80033a4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80033a8:	f248 0201 	movw	r2, #32769	@ 0x8001
 80033ac:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160
    HAL_ETH_TxCpltCallback(heth);
 80033b0:	4620      	mov	r0, r4
 80033b2:	f7ff ff95 	bl	80032e0 <HAL_ETH_TxCpltCallback>
 80033b6:	e7b5      	b.n	8003324 <HAL_ETH_IRQHandler+0x38>
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 80033b8:	6823      	ldr	r3, [r4, #0]
 80033ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80033be:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 80033c2:	f402 42cd 	and.w	r2, r2, #26240	@ 0x6680
 80033c6:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 80033ca:	f44f 42cd 	mov.w	r2, #26240	@ 0x6680
 80033ce:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160
 80033d2:	e7cc      	b.n	800336e <HAL_ETH_IRQHandler+0x82>
    heth->ErrorCode |= HAL_ETH_ERROR_MAC;
 80033d4:	f8d4 3088 	ldr.w	r3, [r4, #136]	@ 0x88
 80033d8:	f043 0310 	orr.w	r3, r3, #16
 80033dc:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 80033e0:	6823      	ldr	r3, [r4, #0]
 80033e2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80033e6:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
    heth->gState = HAL_ETH_STATE_ERROR;
 80033ea:	23e0      	movs	r3, #224	@ 0xe0
 80033ec:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
    HAL_ETH_ErrorCallback(heth);
 80033f0:	4620      	mov	r0, r4
 80033f2:	f7ff ff77 	bl	80032e4 <HAL_ETH_ErrorCallback>
    heth->MACErrorCode = (uint32_t)(0x0U);
 80033f6:	2300      	movs	r3, #0
 80033f8:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
 80033fc:	e7bd      	b.n	800337a <HAL_ETH_IRQHandler+0x8e>
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 80033fe:	6823      	ldr	r3, [r4, #0]
 8003400:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003404:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8003408:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
    HAL_ETH_PMTCallback(heth);
 800340c:	4620      	mov	r0, r4
 800340e:	f7ff ff6a 	bl	80032e6 <HAL_ETH_PMTCallback>
    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8003412:	2300      	movs	r3, #0
 8003414:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
 8003418:	e7b2      	b.n	8003380 <HAL_ETH_IRQHandler+0x94>
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACLCSR, 0x0000000FU);
 800341a:	6823      	ldr	r3, [r4, #0]
 800341c:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8003420:	f003 030f 	and.w	r3, r3, #15
 8003424:	f8c4 3098 	str.w	r3, [r4, #152]	@ 0x98
    HAL_ETH_EEECallback(heth);
 8003428:	4620      	mov	r0, r4
 800342a:	f7ff ff5d 	bl	80032e8 <HAL_ETH_EEECallback>
    heth->MACLPIEvent = (uint32_t)(0x0U);
 800342e:	2300      	movs	r3, #0
 8003430:	f8c4 3098 	str.w	r3, [r4, #152]	@ 0x98
 8003434:	e7a7      	b.n	8003386 <HAL_ETH_IRQHandler+0x9a>
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8003436:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800343a:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800343e:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
    HAL_ETH_WakeUpCallback(heth);
 8003442:	4620      	mov	r0, r4
 8003444:	f7ff ff51 	bl	80032ea <HAL_ETH_WakeUpCallback>
}
 8003448:	e7a0      	b.n	800338c <HAL_ETH_IRQHandler+0xa0>
	...

0800344c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800344c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800344e:	b083      	sub	sp, #12
  uint32_t position = 0x00U;
 8003450:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003452:	e06b      	b.n	800352c <HAL_GPIO_Init+0xe0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003454:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003456:	005e      	lsls	r6, r3, #1
 8003458:	2403      	movs	r4, #3
 800345a:	40b4      	lsls	r4, r6
 800345c:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003460:	68cc      	ldr	r4, [r1, #12]
 8003462:	40b4      	lsls	r4, r6
 8003464:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8003466:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003468:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800346a:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800346e:	684c      	ldr	r4, [r1, #4]
 8003470:	f3c4 1400 	ubfx	r4, r4, #4, #1
 8003474:	409c      	lsls	r4, r3
 8003476:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8003478:	6044      	str	r4, [r0, #4]
 800347a:	e069      	b.n	8003550 <HAL_GPIO_Init+0x104>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800347c:	08dd      	lsrs	r5, r3, #3
 800347e:	3508      	adds	r5, #8
 8003480:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003484:	f003 0c07 	and.w	ip, r3, #7
 8003488:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800348c:	f04f 0e0f 	mov.w	lr, #15
 8003490:	fa0e fe0c 	lsl.w	lr, lr, ip
 8003494:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003498:	690c      	ldr	r4, [r1, #16]
 800349a:	fa04 f40c 	lsl.w	r4, r4, ip
 800349e:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3U] = temp;
 80034a2:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 80034a6:	e06b      	b.n	8003580 <HAL_GPIO_Init+0x134>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80034a8:	2409      	movs	r4, #9
 80034aa:	e000      	b.n	80034ae <HAL_GPIO_Init+0x62>
 80034ac:	2400      	movs	r4, #0
 80034ae:	fa04 f40e 	lsl.w	r4, r4, lr
 80034b2:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 80034b4:	f10c 0c02 	add.w	ip, ip, #2
 80034b8:	4d69      	ldr	r5, [pc, #420]	@ (8003660 <HAL_GPIO_Init+0x214>)
 80034ba:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80034be:	f04f 44b0 	mov.w	r4, #1476395008	@ 0x58000000
 80034c2:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 80034c4:	43d4      	mvns	r4, r2
 80034c6:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80034ca:	684f      	ldr	r7, [r1, #4]
 80034cc:	f417 1f80 	tst.w	r7, #1048576	@ 0x100000
 80034d0:	d001      	beq.n	80034d6 <HAL_GPIO_Init+0x8a>
        {
          temp |= iocurrent;
 80034d2:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 80034d6:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 80034da:	602e      	str	r6, [r5, #0]

        temp = EXTI->FTSR1;
 80034dc:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 80034de:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80034e2:	684f      	ldr	r7, [r1, #4]
 80034e4:	f417 1f00 	tst.w	r7, #2097152	@ 0x200000
 80034e8:	d001      	beq.n	80034ee <HAL_GPIO_Init+0xa2>
        {
          temp |= iocurrent;
 80034ea:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 80034ee:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 80034f2:	606e      	str	r6, [r5, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80034f4:	f8d5 5084 	ldr.w	r5, [r5, #132]	@ 0x84
        temp &= ~(iocurrent);
 80034f8:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80034fc:	684f      	ldr	r7, [r1, #4]
 80034fe:	f417 3f00 	tst.w	r7, #131072	@ 0x20000
 8003502:	d001      	beq.n	8003508 <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 8003504:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003508:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 800350c:	f8c5 6084 	str.w	r6, [r5, #132]	@ 0x84

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003510:	f8d5 5080 	ldr.w	r5, [r5, #128]	@ 0x80
        temp &= ~(iocurrent);
 8003514:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003516:	684e      	ldr	r6, [r1, #4]
 8003518:	f416 3f80 	tst.w	r6, #65536	@ 0x10000
 800351c:	d001      	beq.n	8003522 <HAL_GPIO_Init+0xd6>
        {
          temp |= iocurrent;
 800351e:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003522:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003526:	f8c2 4080 	str.w	r4, [r2, #128]	@ 0x80
      }
    }

    position++;
 800352a:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800352c:	680a      	ldr	r2, [r1, #0]
 800352e:	fa32 f403 	lsrs.w	r4, r2, r3
 8003532:	f000 8092 	beq.w	800365a <HAL_GPIO_Init+0x20e>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003536:	f04f 0c01 	mov.w	ip, #1
 800353a:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00U)
 800353e:	ea1c 0202 	ands.w	r2, ip, r2
 8003542:	d0f2      	beq.n	800352a <HAL_GPIO_Init+0xde>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003544:	684c      	ldr	r4, [r1, #4]
 8003546:	f004 0403 	and.w	r4, r4, #3
 800354a:	3c01      	subs	r4, #1
 800354c:	2c01      	cmp	r4, #1
 800354e:	d981      	bls.n	8003454 <HAL_GPIO_Init+0x8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003550:	684c      	ldr	r4, [r1, #4]
 8003552:	f004 0403 	and.w	r4, r4, #3
 8003556:	2c03      	cmp	r4, #3
 8003558:	d00c      	beq.n	8003574 <HAL_GPIO_Init+0x128>
      temp = GPIOx->PUPDR;
 800355a:	68c4      	ldr	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800355c:	005d      	lsls	r5, r3, #1
 800355e:	f04f 0c03 	mov.w	ip, #3
 8003562:	fa0c fc05 	lsl.w	ip, ip, r5
 8003566:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800356a:	688c      	ldr	r4, [r1, #8]
 800356c:	40ac      	lsls	r4, r5
 800356e:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->PUPDR = temp;
 8003572:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003574:	684c      	ldr	r4, [r1, #4]
 8003576:	f004 0403 	and.w	r4, r4, #3
 800357a:	2c02      	cmp	r4, #2
 800357c:	f43f af7e 	beq.w	800347c <HAL_GPIO_Init+0x30>
      temp = GPIOx->MODER;
 8003580:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003582:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8003586:	f04f 0c03 	mov.w	ip, #3
 800358a:	fa0c fc0e 	lsl.w	ip, ip, lr
 800358e:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003592:	684c      	ldr	r4, [r1, #4]
 8003594:	f004 0403 	and.w	r4, r4, #3
 8003598:	fa04 f40e 	lsl.w	r4, r4, lr
 800359c:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 80035a0:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80035a2:	684c      	ldr	r4, [r1, #4]
 80035a4:	f414 3f40 	tst.w	r4, #196608	@ 0x30000
 80035a8:	d0bf      	beq.n	800352a <HAL_GPIO_Init+0xde>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035aa:	4c2e      	ldr	r4, [pc, #184]	@ (8003664 <HAL_GPIO_Init+0x218>)
 80035ac:	f8d4 50f4 	ldr.w	r5, [r4, #244]	@ 0xf4
 80035b0:	f045 0502 	orr.w	r5, r5, #2
 80035b4:	f8c4 50f4 	str.w	r5, [r4, #244]	@ 0xf4
 80035b8:	f8d4 40f4 	ldr.w	r4, [r4, #244]	@ 0xf4
 80035bc:	f004 0402 	and.w	r4, r4, #2
 80035c0:	9401      	str	r4, [sp, #4]
 80035c2:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 80035c4:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 80035c8:	f10c 0502 	add.w	r5, ip, #2
 80035cc:	4c24      	ldr	r4, [pc, #144]	@ (8003660 <HAL_GPIO_Init+0x214>)
 80035ce:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80035d2:	f003 0e03 	and.w	lr, r3, #3
 80035d6:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80035da:	240f      	movs	r4, #15
 80035dc:	fa04 f40e 	lsl.w	r4, r4, lr
 80035e0:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80035e4:	4c20      	ldr	r4, [pc, #128]	@ (8003668 <HAL_GPIO_Init+0x21c>)
 80035e6:	42a0      	cmp	r0, r4
 80035e8:	f43f af60 	beq.w	80034ac <HAL_GPIO_Init+0x60>
 80035ec:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80035f0:	42a0      	cmp	r0, r4
 80035f2:	d022      	beq.n	800363a <HAL_GPIO_Init+0x1ee>
 80035f4:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80035f8:	42a0      	cmp	r0, r4
 80035fa:	d020      	beq.n	800363e <HAL_GPIO_Init+0x1f2>
 80035fc:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8003600:	42a0      	cmp	r0, r4
 8003602:	d01e      	beq.n	8003642 <HAL_GPIO_Init+0x1f6>
 8003604:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8003608:	42a0      	cmp	r0, r4
 800360a:	d01c      	beq.n	8003646 <HAL_GPIO_Init+0x1fa>
 800360c:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8003610:	42a0      	cmp	r0, r4
 8003612:	d01a      	beq.n	800364a <HAL_GPIO_Init+0x1fe>
 8003614:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8003618:	42a0      	cmp	r0, r4
 800361a:	d018      	beq.n	800364e <HAL_GPIO_Init+0x202>
 800361c:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8003620:	42a0      	cmp	r0, r4
 8003622:	d016      	beq.n	8003652 <HAL_GPIO_Init+0x206>
 8003624:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8003628:	42a0      	cmp	r0, r4
 800362a:	d014      	beq.n	8003656 <HAL_GPIO_Init+0x20a>
 800362c:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8003630:	42a0      	cmp	r0, r4
 8003632:	f43f af39 	beq.w	80034a8 <HAL_GPIO_Init+0x5c>
 8003636:	240a      	movs	r4, #10
 8003638:	e739      	b.n	80034ae <HAL_GPIO_Init+0x62>
 800363a:	2401      	movs	r4, #1
 800363c:	e737      	b.n	80034ae <HAL_GPIO_Init+0x62>
 800363e:	2402      	movs	r4, #2
 8003640:	e735      	b.n	80034ae <HAL_GPIO_Init+0x62>
 8003642:	2403      	movs	r4, #3
 8003644:	e733      	b.n	80034ae <HAL_GPIO_Init+0x62>
 8003646:	2404      	movs	r4, #4
 8003648:	e731      	b.n	80034ae <HAL_GPIO_Init+0x62>
 800364a:	2405      	movs	r4, #5
 800364c:	e72f      	b.n	80034ae <HAL_GPIO_Init+0x62>
 800364e:	2406      	movs	r4, #6
 8003650:	e72d      	b.n	80034ae <HAL_GPIO_Init+0x62>
 8003652:	2407      	movs	r4, #7
 8003654:	e72b      	b.n	80034ae <HAL_GPIO_Init+0x62>
 8003656:	2408      	movs	r4, #8
 8003658:	e729      	b.n	80034ae <HAL_GPIO_Init+0x62>
  }
}
 800365a:	b003      	add	sp, #12
 800365c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800365e:	bf00      	nop
 8003660:	58000400 	.word	0x58000400
 8003664:	58024400 	.word	0x58024400
 8003668:	58020000 	.word	0x58020000

0800366c <HAL_GPIO_DeInit>:
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
  uint32_t position = 0x00U;
 800366c:	2300      	movs	r3, #0
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00U)
 800366e:	fa31 f203 	lsrs.w	r2, r1, r3
 8003672:	f000 809d 	beq.w	80037b0 <HAL_GPIO_DeInit+0x144>
{
 8003676:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003678:	e02e      	b.n	80036d8 <HAL_GPIO_DeInit+0x6c>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800367a:	2509      	movs	r5, #9
 800367c:	e000      	b.n	8003680 <HAL_GPIO_DeInit+0x14>
 800367e:	2500      	movs	r5, #0
 8003680:	fa05 f50c 	lsl.w	r5, r5, ip
 8003684:	42a5      	cmp	r5, r4
 8003686:	d072      	beq.n	800376e <HAL_GPIO_DeInit+0x102>
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8003688:	6804      	ldr	r4, [r0, #0]
 800368a:	005d      	lsls	r5, r3, #1
 800368c:	f04f 0c03 	mov.w	ip, #3
 8003690:	fa0c fc05 	lsl.w	ip, ip, r5
 8003694:	ea44 040c 	orr.w	r4, r4, ip
 8003698:	6004      	str	r4, [r0, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 800369a:	ea4f 0ed3 	mov.w	lr, r3, lsr #3
 800369e:	f10e 0e08 	add.w	lr, lr, #8
 80036a2:	f850 402e 	ldr.w	r4, [r0, lr, lsl #2]
 80036a6:	f003 0607 	and.w	r6, r3, #7
 80036aa:	00b6      	lsls	r6, r6, #2
 80036ac:	250f      	movs	r5, #15
 80036ae:	40b5      	lsls	r5, r6
 80036b0:	ea24 0405 	bic.w	r4, r4, r5
 80036b4:	f840 402e 	str.w	r4, [r0, lr, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80036b8:	68c4      	ldr	r4, [r0, #12]
 80036ba:	ea24 040c 	bic.w	r4, r4, ip
 80036be:	60c4      	str	r4, [r0, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80036c0:	6844      	ldr	r4, [r0, #4]
 80036c2:	ea24 0202 	bic.w	r2, r4, r2
 80036c6:	6042      	str	r2, [r0, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80036c8:	6882      	ldr	r2, [r0, #8]
 80036ca:	ea22 020c 	bic.w	r2, r2, ip
 80036ce:	6082      	str	r2, [r0, #8]
    }

    position++;
 80036d0:	3301      	adds	r3, #1
  while ((GPIO_Pin >> position) != 0x00U)
 80036d2:	fa31 f203 	lsrs.w	r2, r1, r3
 80036d6:	d06a      	beq.n	80037ae <HAL_GPIO_DeInit+0x142>
    iocurrent = GPIO_Pin & (1UL << position) ;
 80036d8:	2201      	movs	r2, #1
 80036da:	409a      	lsls	r2, r3
    if (iocurrent != 0x00U)
 80036dc:	ea12 0e01 	ands.w	lr, r2, r1
 80036e0:	d0f6      	beq.n	80036d0 <HAL_GPIO_DeInit+0x64>
      tmp = SYSCFG->EXTICR[position >> 2U];
 80036e2:	089e      	lsrs	r6, r3, #2
 80036e4:	1cb5      	adds	r5, r6, #2
 80036e6:	4c33      	ldr	r4, [pc, #204]	@ (80037b4 <HAL_GPIO_DeInit+0x148>)
 80036e8:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 80036ec:	f003 0c03 	and.w	ip, r3, #3
 80036f0:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80036f4:	250f      	movs	r5, #15
 80036f6:	fa05 f70c 	lsl.w	r7, r5, ip
 80036fa:	403c      	ands	r4, r7
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80036fc:	4d2e      	ldr	r5, [pc, #184]	@ (80037b8 <HAL_GPIO_DeInit+0x14c>)
 80036fe:	42a8      	cmp	r0, r5
 8003700:	d0bd      	beq.n	800367e <HAL_GPIO_DeInit+0x12>
 8003702:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8003706:	42a8      	cmp	r0, r5
 8003708:	d021      	beq.n	800374e <HAL_GPIO_DeInit+0xe2>
 800370a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800370e:	42a8      	cmp	r0, r5
 8003710:	d01f      	beq.n	8003752 <HAL_GPIO_DeInit+0xe6>
 8003712:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8003716:	42a8      	cmp	r0, r5
 8003718:	d01d      	beq.n	8003756 <HAL_GPIO_DeInit+0xea>
 800371a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800371e:	42a8      	cmp	r0, r5
 8003720:	d01b      	beq.n	800375a <HAL_GPIO_DeInit+0xee>
 8003722:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8003726:	42a8      	cmp	r0, r5
 8003728:	d019      	beq.n	800375e <HAL_GPIO_DeInit+0xf2>
 800372a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800372e:	42a8      	cmp	r0, r5
 8003730:	d017      	beq.n	8003762 <HAL_GPIO_DeInit+0xf6>
 8003732:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8003736:	42a8      	cmp	r0, r5
 8003738:	d015      	beq.n	8003766 <HAL_GPIO_DeInit+0xfa>
 800373a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800373e:	42a8      	cmp	r0, r5
 8003740:	d013      	beq.n	800376a <HAL_GPIO_DeInit+0xfe>
 8003742:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8003746:	42a8      	cmp	r0, r5
 8003748:	d097      	beq.n	800367a <HAL_GPIO_DeInit+0xe>
 800374a:	250a      	movs	r5, #10
 800374c:	e798      	b.n	8003680 <HAL_GPIO_DeInit+0x14>
 800374e:	2501      	movs	r5, #1
 8003750:	e796      	b.n	8003680 <HAL_GPIO_DeInit+0x14>
 8003752:	2502      	movs	r5, #2
 8003754:	e794      	b.n	8003680 <HAL_GPIO_DeInit+0x14>
 8003756:	2503      	movs	r5, #3
 8003758:	e792      	b.n	8003680 <HAL_GPIO_DeInit+0x14>
 800375a:	2504      	movs	r5, #4
 800375c:	e790      	b.n	8003680 <HAL_GPIO_DeInit+0x14>
 800375e:	2505      	movs	r5, #5
 8003760:	e78e      	b.n	8003680 <HAL_GPIO_DeInit+0x14>
 8003762:	2506      	movs	r5, #6
 8003764:	e78c      	b.n	8003680 <HAL_GPIO_DeInit+0x14>
 8003766:	2507      	movs	r5, #7
 8003768:	e78a      	b.n	8003680 <HAL_GPIO_DeInit+0x14>
 800376a:	2508      	movs	r5, #8
 800376c:	e788      	b.n	8003680 <HAL_GPIO_DeInit+0x14>
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 800376e:	f04f 44b0 	mov.w	r4, #1476395008	@ 0x58000000
 8003772:	f8d4 5080 	ldr.w	r5, [r4, #128]	@ 0x80
 8003776:	ea25 050e 	bic.w	r5, r5, lr
 800377a:	f8c4 5080 	str.w	r5, [r4, #128]	@ 0x80
        EXTI_CurrentCPU->EMR1 &= ~(iocurrent);
 800377e:	f8d4 5084 	ldr.w	r5, [r4, #132]	@ 0x84
 8003782:	ea25 050e 	bic.w	r5, r5, lr
 8003786:	f8c4 5084 	str.w	r5, [r4, #132]	@ 0x84
        EXTI->FTSR1 &= ~(iocurrent);
 800378a:	6865      	ldr	r5, [r4, #4]
 800378c:	ea25 050e 	bic.w	r5, r5, lr
 8003790:	6065      	str	r5, [r4, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8003792:	6825      	ldr	r5, [r4, #0]
 8003794:	ea25 050e 	bic.w	r5, r5, lr
 8003798:	6025      	str	r5, [r4, #0]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800379a:	f8df c018 	ldr.w	ip, [pc, #24]	@ 80037b4 <HAL_GPIO_DeInit+0x148>
 800379e:	1cb4      	adds	r4, r6, #2
 80037a0:	f85c 5024 	ldr.w	r5, [ip, r4, lsl #2]
 80037a4:	ea25 0507 	bic.w	r5, r5, r7
 80037a8:	f84c 5024 	str.w	r5, [ip, r4, lsl #2]
 80037ac:	e76c      	b.n	8003688 <HAL_GPIO_DeInit+0x1c>
  }
}
 80037ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80037b0:	4770      	bx	lr
 80037b2:	bf00      	nop
 80037b4:	58000400 	.word	0x58000400
 80037b8:	58020000 	.word	0x58020000

080037bc <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80037bc:	6903      	ldr	r3, [r0, #16]
 80037be:	4219      	tst	r1, r3
 80037c0:	d001      	beq.n	80037c6 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 80037c2:	2001      	movs	r0, #1
 80037c4:	4770      	bx	lr
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80037c6:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 80037c8:	4770      	bx	lr

080037ca <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80037ca:	b10a      	cbz	r2, 80037d0 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 80037cc:	6181      	str	r1, [r0, #24]
 80037ce:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80037d0:	0409      	lsls	r1, r1, #16
 80037d2:	6181      	str	r1, [r0, #24]
  }
}
 80037d4:	4770      	bx	lr

080037d6 <HAL_GPIO_EXTI_Callback>:
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80037d6:	4770      	bx	lr

080037d8 <HAL_GPIO_EXTI_IRQHandler>:
{
 80037d8:	b508      	push	{r3, lr}
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 80037da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037e2:	4203      	tst	r3, r0
 80037e4:	d100      	bne.n	80037e8 <HAL_GPIO_EXTI_IRQHandler+0x10>
}
 80037e6:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80037e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037ec:	f8c3 0088 	str.w	r0, [r3, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80037f0:	f7ff fff1 	bl	80037d6 <HAL_GPIO_EXTI_Callback>
}
 80037f4:	e7f7      	b.n	80037e6 <HAL_GPIO_EXTI_IRQHandler+0xe>
	...

080037f8 <HAL_PWR_EnableBkUpAccess>:
  * @retval None.
  */
void HAL_PWR_EnableBkUpAccess (void)
{
  /* Enable access to RTC and backup registers */
  SET_BIT (PWR->CR1, PWR_CR1_DBP);
 80037f8:	4a02      	ldr	r2, [pc, #8]	@ (8003804 <HAL_PWR_EnableBkUpAccess+0xc>)
 80037fa:	6813      	ldr	r3, [r2, #0]
 80037fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003800:	6013      	str	r3, [r2, #0]
}
 8003802:	4770      	bx	lr
 8003804:	58024800 	.word	0x58024800

08003808 <HAL_PWREx_ConfigSupply>:
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003808:	4b13      	ldr	r3, [pc, #76]	@ (8003858 <HAL_PWREx_ConfigSupply+0x50>)
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	f013 0f04 	tst.w	r3, #4
 8003810:	d107      	bne.n	8003822 <HAL_PWREx_ConfigSupply+0x1a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003812:	4b11      	ldr	r3, [pc, #68]	@ (8003858 <HAL_PWREx_ConfigSupply+0x50>)
 8003814:	68db      	ldr	r3, [r3, #12]
 8003816:	f003 0307 	and.w	r3, r3, #7
 800381a:	4283      	cmp	r3, r0
 800381c:	d01a      	beq.n	8003854 <HAL_PWREx_ConfigSupply+0x4c>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800381e:	2001      	movs	r0, #1
 8003820:	4770      	bx	lr
{
 8003822:	b510      	push	{r4, lr}
      return HAL_OK;
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003824:	4a0c      	ldr	r2, [pc, #48]	@ (8003858 <HAL_PWREx_ConfigSupply+0x50>)
 8003826:	68d3      	ldr	r3, [r2, #12]
 8003828:	f023 0307 	bic.w	r3, r3, #7
 800382c:	4303      	orrs	r3, r0
 800382e:	60d3      	str	r3, [r2, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003830:	f7fe fc7c 	bl	800212c <HAL_GetTick>
 8003834:	4604      	mov	r4, r0

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003836:	4b08      	ldr	r3, [pc, #32]	@ (8003858 <HAL_PWREx_ConfigSupply+0x50>)
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 800383e:	d107      	bne.n	8003850 <HAL_PWREx_ConfigSupply+0x48>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003840:	f7fe fc74 	bl	800212c <HAL_GetTick>
 8003844:	1b00      	subs	r0, r0, r4
 8003846:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 800384a:	d9f4      	bls.n	8003836 <HAL_PWREx_ConfigSupply+0x2e>
    {
      return HAL_ERROR;
 800384c:	2001      	movs	r0, #1
 800384e:	e000      	b.n	8003852 <HAL_PWREx_ConfigSupply+0x4a>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003850:	2000      	movs	r0, #0
}
 8003852:	bd10      	pop	{r4, pc}
      return HAL_OK;
 8003854:	2000      	movs	r0, #0
}
 8003856:	4770      	bx	lr
 8003858:	58024800 	.word	0x58024800

0800385c <HAL_PWREx_EnableBatteryCharging>:
{
  /* Check the parameter */
  assert_param (IS_PWR_BATTERY_RESISTOR_SELECT (ResistorValue));

  /* Specify the charging resistor */
  MODIFY_REG (PWR->CR3, PWR_CR3_VBRS, ResistorValue);
 800385c:	4a05      	ldr	r2, [pc, #20]	@ (8003874 <HAL_PWREx_EnableBatteryCharging+0x18>)
 800385e:	68d3      	ldr	r3, [r2, #12]
 8003860:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003864:	4303      	orrs	r3, r0
 8003866:	60d3      	str	r3, [r2, #12]

  /* Enable the Battery charging */
  SET_BIT (PWR->CR3, PWR_CR3_VBE);
 8003868:	68d3      	ldr	r3, [r2, #12]
 800386a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800386e:	60d3      	str	r3, [r2, #12]
}
 8003870:	4770      	bx	lr
 8003872:	bf00      	nop
 8003874:	58024800 	.word	0x58024800

08003878 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003878:	2800      	cmp	r0, #0
 800387a:	f000 8339 	beq.w	8003ef0 <HAL_RCC_OscConfig+0x678>
{
 800387e:	b538      	push	{r3, r4, r5, lr}
 8003880:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003882:	6803      	ldr	r3, [r0, #0]
 8003884:	f013 0f01 	tst.w	r3, #1
 8003888:	d025      	beq.n	80038d6 <HAL_RCC_OscConfig+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800388a:	4a94      	ldr	r2, [pc, #592]	@ (8003adc <HAL_RCC_OscConfig+0x264>)
 800388c:	6913      	ldr	r3, [r2, #16]
 800388e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003892:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003894:	2b10      	cmp	r3, #16
 8003896:	d015      	beq.n	80038c4 <HAL_RCC_OscConfig+0x4c>
 8003898:	2b18      	cmp	r3, #24
 800389a:	d00f      	beq.n	80038bc <HAL_RCC_OscConfig+0x44>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800389c:	6863      	ldr	r3, [r4, #4]
 800389e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038a2:	d03f      	beq.n	8003924 <HAL_RCC_OscConfig+0xac>
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d153      	bne.n	8003950 <HAL_RCC_OscConfig+0xd8>
 80038a8:	4b8c      	ldr	r3, [pc, #560]	@ (8003adc <HAL_RCC_OscConfig+0x264>)
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80038b0:	601a      	str	r2, [r3, #0]
 80038b2:	681a      	ldr	r2, [r3, #0]
 80038b4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80038b8:	601a      	str	r2, [r3, #0]
 80038ba:	e038      	b.n	800392e <HAL_RCC_OscConfig+0xb6>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80038bc:	f002 0203 	and.w	r2, r2, #3
 80038c0:	2a02      	cmp	r2, #2
 80038c2:	d1eb      	bne.n	800389c <HAL_RCC_OscConfig+0x24>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038c4:	4b85      	ldr	r3, [pc, #532]	@ (8003adc <HAL_RCC_OscConfig+0x264>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80038cc:	d003      	beq.n	80038d6 <HAL_RCC_OscConfig+0x5e>
 80038ce:	6863      	ldr	r3, [r4, #4]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	f000 830f 	beq.w	8003ef4 <HAL_RCC_OscConfig+0x67c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038d6:	6823      	ldr	r3, [r4, #0]
 80038d8:	f013 0f02 	tst.w	r3, #2
 80038dc:	f000 80a1 	beq.w	8003a22 <HAL_RCC_OscConfig+0x1aa>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80038e0:	4a7e      	ldr	r2, [pc, #504]	@ (8003adc <HAL_RCC_OscConfig+0x264>)
 80038e2:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80038e4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80038e6:	f013 0338 	ands.w	r3, r3, #56	@ 0x38
 80038ea:	d05a      	beq.n	80039a2 <HAL_RCC_OscConfig+0x12a>
 80038ec:	2b18      	cmp	r3, #24
 80038ee:	d055      	beq.n	800399c <HAL_RCC_OscConfig+0x124>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80038f0:	68e3      	ldr	r3, [r4, #12]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	f000 80de 	beq.w	8003ab4 <HAL_RCC_OscConfig+0x23c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80038f8:	4978      	ldr	r1, [pc, #480]	@ (8003adc <HAL_RCC_OscConfig+0x264>)
 80038fa:	680a      	ldr	r2, [r1, #0]
 80038fc:	f022 0219 	bic.w	r2, r2, #25
 8003900:	4313      	orrs	r3, r2
 8003902:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003904:	f7fe fc12 	bl	800212c <HAL_GetTick>
 8003908:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800390a:	4b74      	ldr	r3, [pc, #464]	@ (8003adc <HAL_RCC_OscConfig+0x264>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f013 0f04 	tst.w	r3, #4
 8003912:	f040 80ad 	bne.w	8003a70 <HAL_RCC_OscConfig+0x1f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003916:	f7fe fc09 	bl	800212c <HAL_GetTick>
 800391a:	1b40      	subs	r0, r0, r5
 800391c:	2802      	cmp	r0, #2
 800391e:	d9f4      	bls.n	800390a <HAL_RCC_OscConfig+0x92>
          {
            return HAL_TIMEOUT;
 8003920:	2003      	movs	r0, #3
 8003922:	e2ee      	b.n	8003f02 <HAL_RCC_OscConfig+0x68a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003924:	4a6d      	ldr	r2, [pc, #436]	@ (8003adc <HAL_RCC_OscConfig+0x264>)
 8003926:	6813      	ldr	r3, [r2, #0]
 8003928:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800392c:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800392e:	6863      	ldr	r3, [r4, #4]
 8003930:	b32b      	cbz	r3, 800397e <HAL_RCC_OscConfig+0x106>
        tickstart = HAL_GetTick();
 8003932:	f7fe fbfb 	bl	800212c <HAL_GetTick>
 8003936:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003938:	4b68      	ldr	r3, [pc, #416]	@ (8003adc <HAL_RCC_OscConfig+0x264>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8003940:	d1c9      	bne.n	80038d6 <HAL_RCC_OscConfig+0x5e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003942:	f7fe fbf3 	bl	800212c <HAL_GetTick>
 8003946:	1b40      	subs	r0, r0, r5
 8003948:	2864      	cmp	r0, #100	@ 0x64
 800394a:	d9f5      	bls.n	8003938 <HAL_RCC_OscConfig+0xc0>
            return HAL_TIMEOUT;
 800394c:	2003      	movs	r0, #3
 800394e:	e2d8      	b.n	8003f02 <HAL_RCC_OscConfig+0x68a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003950:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003954:	d009      	beq.n	800396a <HAL_RCC_OscConfig+0xf2>
 8003956:	4b61      	ldr	r3, [pc, #388]	@ (8003adc <HAL_RCC_OscConfig+0x264>)
 8003958:	681a      	ldr	r2, [r3, #0]
 800395a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800395e:	601a      	str	r2, [r3, #0]
 8003960:	681a      	ldr	r2, [r3, #0]
 8003962:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003966:	601a      	str	r2, [r3, #0]
 8003968:	e7e1      	b.n	800392e <HAL_RCC_OscConfig+0xb6>
 800396a:	4b5c      	ldr	r3, [pc, #368]	@ (8003adc <HAL_RCC_OscConfig+0x264>)
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8003972:	601a      	str	r2, [r3, #0]
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800397a:	601a      	str	r2, [r3, #0]
 800397c:	e7d7      	b.n	800392e <HAL_RCC_OscConfig+0xb6>
        tickstart = HAL_GetTick();
 800397e:	f7fe fbd5 	bl	800212c <HAL_GetTick>
 8003982:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003984:	4b55      	ldr	r3, [pc, #340]	@ (8003adc <HAL_RCC_OscConfig+0x264>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800398c:	d0a3      	beq.n	80038d6 <HAL_RCC_OscConfig+0x5e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800398e:	f7fe fbcd 	bl	800212c <HAL_GetTick>
 8003992:	1b40      	subs	r0, r0, r5
 8003994:	2864      	cmp	r0, #100	@ 0x64
 8003996:	d9f5      	bls.n	8003984 <HAL_RCC_OscConfig+0x10c>
            return HAL_TIMEOUT;
 8003998:	2003      	movs	r0, #3
 800399a:	e2b2      	b.n	8003f02 <HAL_RCC_OscConfig+0x68a>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800399c:	f012 0f03 	tst.w	r2, #3
 80039a0:	d1a6      	bne.n	80038f0 <HAL_RCC_OscConfig+0x78>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80039a2:	4b4e      	ldr	r3, [pc, #312]	@ (8003adc <HAL_RCC_OscConfig+0x264>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f013 0f04 	tst.w	r3, #4
 80039aa:	d003      	beq.n	80039b4 <HAL_RCC_OscConfig+0x13c>
 80039ac:	68e3      	ldr	r3, [r4, #12]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	f000 82a2 	beq.w	8003ef8 <HAL_RCC_OscConfig+0x680>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80039b4:	4a49      	ldr	r2, [pc, #292]	@ (8003adc <HAL_RCC_OscConfig+0x264>)
 80039b6:	6813      	ldr	r3, [r2, #0]
 80039b8:	f023 0319 	bic.w	r3, r3, #25
 80039bc:	68e1      	ldr	r1, [r4, #12]
 80039be:	430b      	orrs	r3, r1
 80039c0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80039c2:	f7fe fbb3 	bl	800212c <HAL_GetTick>
 80039c6:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80039c8:	4b44      	ldr	r3, [pc, #272]	@ (8003adc <HAL_RCC_OscConfig+0x264>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f013 0f04 	tst.w	r3, #4
 80039d0:	d106      	bne.n	80039e0 <HAL_RCC_OscConfig+0x168>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039d2:	f7fe fbab 	bl	800212c <HAL_GetTick>
 80039d6:	1b40      	subs	r0, r0, r5
 80039d8:	2802      	cmp	r0, #2
 80039da:	d9f5      	bls.n	80039c8 <HAL_RCC_OscConfig+0x150>
            return HAL_TIMEOUT;
 80039dc:	2003      	movs	r0, #3
 80039de:	e290      	b.n	8003f02 <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039e0:	f7fe fbbe 	bl	8002160 <HAL_GetREVID>
 80039e4:	f241 0303 	movw	r3, #4099	@ 0x1003
 80039e8:	4298      	cmp	r0, r3
 80039ea:	d812      	bhi.n	8003a12 <HAL_RCC_OscConfig+0x19a>
 80039ec:	6922      	ldr	r2, [r4, #16]
 80039ee:	2a40      	cmp	r2, #64	@ 0x40
 80039f0:	d007      	beq.n	8003a02 <HAL_RCC_OscConfig+0x18a>
 80039f2:	493a      	ldr	r1, [pc, #232]	@ (8003adc <HAL_RCC_OscConfig+0x264>)
 80039f4:	684b      	ldr	r3, [r1, #4]
 80039f6:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80039fa:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 80039fe:	604b      	str	r3, [r1, #4]
 8003a00:	e00f      	b.n	8003a22 <HAL_RCC_OscConfig+0x1aa>
 8003a02:	4a36      	ldr	r2, [pc, #216]	@ (8003adc <HAL_RCC_OscConfig+0x264>)
 8003a04:	6853      	ldr	r3, [r2, #4]
 8003a06:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003a0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a0e:	6053      	str	r3, [r2, #4]
 8003a10:	e007      	b.n	8003a22 <HAL_RCC_OscConfig+0x1aa>
 8003a12:	4a32      	ldr	r2, [pc, #200]	@ (8003adc <HAL_RCC_OscConfig+0x264>)
 8003a14:	6853      	ldr	r3, [r2, #4]
 8003a16:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8003a1a:	6921      	ldr	r1, [r4, #16]
 8003a1c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8003a20:	6053      	str	r3, [r2, #4]
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003a22:	6823      	ldr	r3, [r4, #0]
 8003a24:	f013 0f10 	tst.w	r3, #16
 8003a28:	f000 8088 	beq.w	8003b3c <HAL_RCC_OscConfig+0x2c4>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a2c:	4a2b      	ldr	r2, [pc, #172]	@ (8003adc <HAL_RCC_OscConfig+0x264>)
 8003a2e:	6913      	ldr	r3, [r2, #16]
 8003a30:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003a34:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003a36:	2b08      	cmp	r3, #8
 8003a38:	d056      	beq.n	8003ae8 <HAL_RCC_OscConfig+0x270>
 8003a3a:	2b18      	cmp	r3, #24
 8003a3c:	d050      	beq.n	8003ae0 <HAL_RCC_OscConfig+0x268>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003a3e:	69e3      	ldr	r3, [r4, #28]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	f000 80b8 	beq.w	8003bb6 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003a46:	4a25      	ldr	r2, [pc, #148]	@ (8003adc <HAL_RCC_OscConfig+0x264>)
 8003a48:	6813      	ldr	r3, [r2, #0]
 8003a4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a50:	f7fe fb6c 	bl	800212c <HAL_GetTick>
 8003a54:	4605      	mov	r5, r0

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003a56:	4b21      	ldr	r3, [pc, #132]	@ (8003adc <HAL_RCC_OscConfig+0x264>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8003a5e:	f040 8088 	bne.w	8003b72 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003a62:	f7fe fb63 	bl	800212c <HAL_GetTick>
 8003a66:	1b40      	subs	r0, r0, r5
 8003a68:	2802      	cmp	r0, #2
 8003a6a:	d9f4      	bls.n	8003a56 <HAL_RCC_OscConfig+0x1de>
          {
            return HAL_TIMEOUT;
 8003a6c:	2003      	movs	r0, #3
 8003a6e:	e248      	b.n	8003f02 <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a70:	f7fe fb76 	bl	8002160 <HAL_GetREVID>
 8003a74:	f241 0303 	movw	r3, #4099	@ 0x1003
 8003a78:	4298      	cmp	r0, r3
 8003a7a:	d812      	bhi.n	8003aa2 <HAL_RCC_OscConfig+0x22a>
 8003a7c:	6922      	ldr	r2, [r4, #16]
 8003a7e:	2a40      	cmp	r2, #64	@ 0x40
 8003a80:	d007      	beq.n	8003a92 <HAL_RCC_OscConfig+0x21a>
 8003a82:	4916      	ldr	r1, [pc, #88]	@ (8003adc <HAL_RCC_OscConfig+0x264>)
 8003a84:	684b      	ldr	r3, [r1, #4]
 8003a86:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003a8a:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8003a8e:	604b      	str	r3, [r1, #4]
 8003a90:	e7c7      	b.n	8003a22 <HAL_RCC_OscConfig+0x1aa>
 8003a92:	4a12      	ldr	r2, [pc, #72]	@ (8003adc <HAL_RCC_OscConfig+0x264>)
 8003a94:	6853      	ldr	r3, [r2, #4]
 8003a96:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003a9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a9e:	6053      	str	r3, [r2, #4]
 8003aa0:	e7bf      	b.n	8003a22 <HAL_RCC_OscConfig+0x1aa>
 8003aa2:	4a0e      	ldr	r2, [pc, #56]	@ (8003adc <HAL_RCC_OscConfig+0x264>)
 8003aa4:	6853      	ldr	r3, [r2, #4]
 8003aa6:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8003aaa:	6921      	ldr	r1, [r4, #16]
 8003aac:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8003ab0:	6053      	str	r3, [r2, #4]
 8003ab2:	e7b6      	b.n	8003a22 <HAL_RCC_OscConfig+0x1aa>
        __HAL_RCC_HSI_DISABLE();
 8003ab4:	4a09      	ldr	r2, [pc, #36]	@ (8003adc <HAL_RCC_OscConfig+0x264>)
 8003ab6:	6813      	ldr	r3, [r2, #0]
 8003ab8:	f023 0301 	bic.w	r3, r3, #1
 8003abc:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003abe:	f7fe fb35 	bl	800212c <HAL_GetTick>
 8003ac2:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003ac4:	4b05      	ldr	r3, [pc, #20]	@ (8003adc <HAL_RCC_OscConfig+0x264>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f013 0f04 	tst.w	r3, #4
 8003acc:	d0a9      	beq.n	8003a22 <HAL_RCC_OscConfig+0x1aa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ace:	f7fe fb2d 	bl	800212c <HAL_GetTick>
 8003ad2:	1b40      	subs	r0, r0, r5
 8003ad4:	2802      	cmp	r0, #2
 8003ad6:	d9f5      	bls.n	8003ac4 <HAL_RCC_OscConfig+0x24c>
            return HAL_TIMEOUT;
 8003ad8:	2003      	movs	r0, #3
 8003ada:	e212      	b.n	8003f02 <HAL_RCC_OscConfig+0x68a>
 8003adc:	58024400 	.word	0x58024400
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003ae0:	f002 0203 	and.w	r2, r2, #3
 8003ae4:	2a01      	cmp	r2, #1
 8003ae6:	d1aa      	bne.n	8003a3e <HAL_RCC_OscConfig+0x1c6>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003ae8:	4ba1      	ldr	r3, [pc, #644]	@ (8003d70 <HAL_RCC_OscConfig+0x4f8>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8003af0:	d003      	beq.n	8003afa <HAL_RCC_OscConfig+0x282>
 8003af2:	69e3      	ldr	r3, [r4, #28]
 8003af4:	2b80      	cmp	r3, #128	@ 0x80
 8003af6:	f040 8201 	bne.w	8003efc <HAL_RCC_OscConfig+0x684>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003afa:	f7fe fb31 	bl	8002160 <HAL_GetREVID>
 8003afe:	f241 0303 	movw	r3, #4099	@ 0x1003
 8003b02:	4298      	cmp	r0, r3
 8003b04:	d812      	bhi.n	8003b2c <HAL_RCC_OscConfig+0x2b4>
 8003b06:	6a22      	ldr	r2, [r4, #32]
 8003b08:	2a20      	cmp	r2, #32
 8003b0a:	d007      	beq.n	8003b1c <HAL_RCC_OscConfig+0x2a4>
 8003b0c:	4998      	ldr	r1, [pc, #608]	@ (8003d70 <HAL_RCC_OscConfig+0x4f8>)
 8003b0e:	684b      	ldr	r3, [r1, #4]
 8003b10:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003b14:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8003b18:	604b      	str	r3, [r1, #4]
 8003b1a:	e00f      	b.n	8003b3c <HAL_RCC_OscConfig+0x2c4>
 8003b1c:	4a94      	ldr	r2, [pc, #592]	@ (8003d70 <HAL_RCC_OscConfig+0x4f8>)
 8003b1e:	6853      	ldr	r3, [r2, #4]
 8003b20:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003b24:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003b28:	6053      	str	r3, [r2, #4]
 8003b2a:	e007      	b.n	8003b3c <HAL_RCC_OscConfig+0x2c4>
 8003b2c:	4a90      	ldr	r2, [pc, #576]	@ (8003d70 <HAL_RCC_OscConfig+0x4f8>)
 8003b2e:	68d3      	ldr	r3, [r2, #12]
 8003b30:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8003b34:	6a21      	ldr	r1, [r4, #32]
 8003b36:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8003b3a:	60d3      	str	r3, [r2, #12]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b3c:	6823      	ldr	r3, [r4, #0]
 8003b3e:	f013 0f08 	tst.w	r3, #8
 8003b42:	d060      	beq.n	8003c06 <HAL_RCC_OscConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003b44:	6963      	ldr	r3, [r4, #20]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d049      	beq.n	8003bde <HAL_RCC_OscConfig+0x366>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b4a:	4a89      	ldr	r2, [pc, #548]	@ (8003d70 <HAL_RCC_OscConfig+0x4f8>)
 8003b4c:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 8003b4e:	f043 0301 	orr.w	r3, r3, #1
 8003b52:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b54:	f7fe faea 	bl	800212c <HAL_GetTick>
 8003b58:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003b5a:	4b85      	ldr	r3, [pc, #532]	@ (8003d70 <HAL_RCC_OscConfig+0x4f8>)
 8003b5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b5e:	f013 0f02 	tst.w	r3, #2
 8003b62:	d150      	bne.n	8003c06 <HAL_RCC_OscConfig+0x38e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b64:	f7fe fae2 	bl	800212c <HAL_GetTick>
 8003b68:	1b40      	subs	r0, r0, r5
 8003b6a:	2802      	cmp	r0, #2
 8003b6c:	d9f5      	bls.n	8003b5a <HAL_RCC_OscConfig+0x2e2>
        {
          return HAL_TIMEOUT;
 8003b6e:	2003      	movs	r0, #3
 8003b70:	e1c7      	b.n	8003f02 <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003b72:	f7fe faf5 	bl	8002160 <HAL_GetREVID>
 8003b76:	f241 0303 	movw	r3, #4099	@ 0x1003
 8003b7a:	4298      	cmp	r0, r3
 8003b7c:	d812      	bhi.n	8003ba4 <HAL_RCC_OscConfig+0x32c>
 8003b7e:	6a22      	ldr	r2, [r4, #32]
 8003b80:	2a20      	cmp	r2, #32
 8003b82:	d007      	beq.n	8003b94 <HAL_RCC_OscConfig+0x31c>
 8003b84:	497a      	ldr	r1, [pc, #488]	@ (8003d70 <HAL_RCC_OscConfig+0x4f8>)
 8003b86:	684b      	ldr	r3, [r1, #4]
 8003b88:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003b8c:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8003b90:	604b      	str	r3, [r1, #4]
 8003b92:	e7d3      	b.n	8003b3c <HAL_RCC_OscConfig+0x2c4>
 8003b94:	4a76      	ldr	r2, [pc, #472]	@ (8003d70 <HAL_RCC_OscConfig+0x4f8>)
 8003b96:	6853      	ldr	r3, [r2, #4]
 8003b98:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003b9c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003ba0:	6053      	str	r3, [r2, #4]
 8003ba2:	e7cb      	b.n	8003b3c <HAL_RCC_OscConfig+0x2c4>
 8003ba4:	4a72      	ldr	r2, [pc, #456]	@ (8003d70 <HAL_RCC_OscConfig+0x4f8>)
 8003ba6:	68d3      	ldr	r3, [r2, #12]
 8003ba8:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8003bac:	6a21      	ldr	r1, [r4, #32]
 8003bae:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8003bb2:	60d3      	str	r3, [r2, #12]
 8003bb4:	e7c2      	b.n	8003b3c <HAL_RCC_OscConfig+0x2c4>
        __HAL_RCC_CSI_DISABLE();
 8003bb6:	4a6e      	ldr	r2, [pc, #440]	@ (8003d70 <HAL_RCC_OscConfig+0x4f8>)
 8003bb8:	6813      	ldr	r3, [r2, #0]
 8003bba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003bbe:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003bc0:	f7fe fab4 	bl	800212c <HAL_GetTick>
 8003bc4:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003bc6:	4b6a      	ldr	r3, [pc, #424]	@ (8003d70 <HAL_RCC_OscConfig+0x4f8>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8003bce:	d0b5      	beq.n	8003b3c <HAL_RCC_OscConfig+0x2c4>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003bd0:	f7fe faac 	bl	800212c <HAL_GetTick>
 8003bd4:	1b40      	subs	r0, r0, r5
 8003bd6:	2802      	cmp	r0, #2
 8003bd8:	d9f5      	bls.n	8003bc6 <HAL_RCC_OscConfig+0x34e>
            return HAL_TIMEOUT;
 8003bda:	2003      	movs	r0, #3
 8003bdc:	e191      	b.n	8003f02 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003bde:	4a64      	ldr	r2, [pc, #400]	@ (8003d70 <HAL_RCC_OscConfig+0x4f8>)
 8003be0:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 8003be2:	f023 0301 	bic.w	r3, r3, #1
 8003be6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003be8:	f7fe faa0 	bl	800212c <HAL_GetTick>
 8003bec:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003bee:	4b60      	ldr	r3, [pc, #384]	@ (8003d70 <HAL_RCC_OscConfig+0x4f8>)
 8003bf0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003bf2:	f013 0f02 	tst.w	r3, #2
 8003bf6:	d006      	beq.n	8003c06 <HAL_RCC_OscConfig+0x38e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bf8:	f7fe fa98 	bl	800212c <HAL_GetTick>
 8003bfc:	1b40      	subs	r0, r0, r5
 8003bfe:	2802      	cmp	r0, #2
 8003c00:	d9f5      	bls.n	8003bee <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003c02:	2003      	movs	r0, #3
 8003c04:	e17d      	b.n	8003f02 <HAL_RCC_OscConfig+0x68a>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003c06:	6823      	ldr	r3, [r4, #0]
 8003c08:	f013 0f20 	tst.w	r3, #32
 8003c0c:	d029      	beq.n	8003c62 <HAL_RCC_OscConfig+0x3ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003c0e:	69a3      	ldr	r3, [r4, #24]
 8003c10:	b19b      	cbz	r3, 8003c3a <HAL_RCC_OscConfig+0x3c2>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003c12:	4a57      	ldr	r2, [pc, #348]	@ (8003d70 <HAL_RCC_OscConfig+0x4f8>)
 8003c14:	6813      	ldr	r3, [r2, #0]
 8003c16:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003c1a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003c1c:	f7fe fa86 	bl	800212c <HAL_GetTick>
 8003c20:	4605      	mov	r5, r0

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003c22:	4b53      	ldr	r3, [pc, #332]	@ (8003d70 <HAL_RCC_OscConfig+0x4f8>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8003c2a:	d11a      	bne.n	8003c62 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003c2c:	f7fe fa7e 	bl	800212c <HAL_GetTick>
 8003c30:	1b40      	subs	r0, r0, r5
 8003c32:	2802      	cmp	r0, #2
 8003c34:	d9f5      	bls.n	8003c22 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003c36:	2003      	movs	r0, #3
 8003c38:	e163      	b.n	8003f02 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003c3a:	4a4d      	ldr	r2, [pc, #308]	@ (8003d70 <HAL_RCC_OscConfig+0x4f8>)
 8003c3c:	6813      	ldr	r3, [r2, #0]
 8003c3e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003c42:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003c44:	f7fe fa72 	bl	800212c <HAL_GetTick>
 8003c48:	4605      	mov	r5, r0

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003c4a:	4b49      	ldr	r3, [pc, #292]	@ (8003d70 <HAL_RCC_OscConfig+0x4f8>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8003c52:	d006      	beq.n	8003c62 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003c54:	f7fe fa6a 	bl	800212c <HAL_GetTick>
 8003c58:	1b40      	subs	r0, r0, r5
 8003c5a:	2802      	cmp	r0, #2
 8003c5c:	d9f5      	bls.n	8003c4a <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8003c5e:	2003      	movs	r0, #3
 8003c60:	e14f      	b.n	8003f02 <HAL_RCC_OscConfig+0x68a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c62:	6823      	ldr	r3, [r4, #0]
 8003c64:	f013 0f04 	tst.w	r3, #4
 8003c68:	d121      	bne.n	8003cae <HAL_RCC_OscConfig+0x436>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c6a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	f000 8147 	beq.w	8003f00 <HAL_RCC_OscConfig+0x688>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003c72:	4a3f      	ldr	r2, [pc, #252]	@ (8003d70 <HAL_RCC_OscConfig+0x4f8>)
 8003c74:	6912      	ldr	r2, [r2, #16]
 8003c76:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8003c7a:	2a18      	cmp	r2, #24
 8003c7c:	f000 80ee 	beq.w	8003e5c <HAL_RCC_OscConfig+0x5e4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c80:	2b02      	cmp	r3, #2
 8003c82:	d079      	beq.n	8003d78 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c84:	4a3a      	ldr	r2, [pc, #232]	@ (8003d70 <HAL_RCC_OscConfig+0x4f8>)
 8003c86:	6813      	ldr	r3, [r2, #0]
 8003c88:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c8c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c8e:	f7fe fa4d 	bl	800212c <HAL_GetTick>
 8003c92:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003c94:	4b36      	ldr	r3, [pc, #216]	@ (8003d70 <HAL_RCC_OscConfig+0x4f8>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8003c9c:	f000 80dc 	beq.w	8003e58 <HAL_RCC_OscConfig+0x5e0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ca0:	f7fe fa44 	bl	800212c <HAL_GetTick>
 8003ca4:	1b00      	subs	r0, r0, r4
 8003ca6:	2802      	cmp	r0, #2
 8003ca8:	d9f4      	bls.n	8003c94 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003caa:	2003      	movs	r0, #3
 8003cac:	e129      	b.n	8003f02 <HAL_RCC_OscConfig+0x68a>
    PWR->CR1 |= PWR_CR1_DBP;
 8003cae:	4a31      	ldr	r2, [pc, #196]	@ (8003d74 <HAL_RCC_OscConfig+0x4fc>)
 8003cb0:	6813      	ldr	r3, [r2, #0]
 8003cb2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cb6:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8003cb8:	f7fe fa38 	bl	800212c <HAL_GetTick>
 8003cbc:	4605      	mov	r5, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003cbe:	4b2d      	ldr	r3, [pc, #180]	@ (8003d74 <HAL_RCC_OscConfig+0x4fc>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8003cc6:	d106      	bne.n	8003cd6 <HAL_RCC_OscConfig+0x45e>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cc8:	f7fe fa30 	bl	800212c <HAL_GetTick>
 8003ccc:	1b40      	subs	r0, r0, r5
 8003cce:	2864      	cmp	r0, #100	@ 0x64
 8003cd0:	d9f5      	bls.n	8003cbe <HAL_RCC_OscConfig+0x446>
        return HAL_TIMEOUT;
 8003cd2:	2003      	movs	r0, #3
 8003cd4:	e115      	b.n	8003f02 <HAL_RCC_OscConfig+0x68a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cd6:	68a3      	ldr	r3, [r4, #8]
 8003cd8:	2b01      	cmp	r3, #1
 8003cda:	d00a      	beq.n	8003cf2 <HAL_RCC_OscConfig+0x47a>
 8003cdc:	bb0b      	cbnz	r3, 8003d22 <HAL_RCC_OscConfig+0x4aa>
 8003cde:	4b24      	ldr	r3, [pc, #144]	@ (8003d70 <HAL_RCC_OscConfig+0x4f8>)
 8003ce0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003ce2:	f022 0201 	bic.w	r2, r2, #1
 8003ce6:	671a      	str	r2, [r3, #112]	@ 0x70
 8003ce8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003cea:	f022 0204 	bic.w	r2, r2, #4
 8003cee:	671a      	str	r2, [r3, #112]	@ 0x70
 8003cf0:	e004      	b.n	8003cfc <HAL_RCC_OscConfig+0x484>
 8003cf2:	4a1f      	ldr	r2, [pc, #124]	@ (8003d70 <HAL_RCC_OscConfig+0x4f8>)
 8003cf4:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8003cf6:	f043 0301 	orr.w	r3, r3, #1
 8003cfa:	6713      	str	r3, [r2, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003cfc:	68a3      	ldr	r3, [r4, #8]
 8003cfe:	b333      	cbz	r3, 8003d4e <HAL_RCC_OscConfig+0x4d6>
      tickstart = HAL_GetTick();
 8003d00:	f7fe fa14 	bl	800212c <HAL_GetTick>
 8003d04:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003d06:	4b1a      	ldr	r3, [pc, #104]	@ (8003d70 <HAL_RCC_OscConfig+0x4f8>)
 8003d08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d0a:	f013 0f02 	tst.w	r3, #2
 8003d0e:	d1ac      	bne.n	8003c6a <HAL_RCC_OscConfig+0x3f2>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d10:	f7fe fa0c 	bl	800212c <HAL_GetTick>
 8003d14:	1b40      	subs	r0, r0, r5
 8003d16:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003d1a:	4298      	cmp	r0, r3
 8003d1c:	d9f3      	bls.n	8003d06 <HAL_RCC_OscConfig+0x48e>
          return HAL_TIMEOUT;
 8003d1e:	2003      	movs	r0, #3
 8003d20:	e0ef      	b.n	8003f02 <HAL_RCC_OscConfig+0x68a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d22:	2b05      	cmp	r3, #5
 8003d24:	d009      	beq.n	8003d3a <HAL_RCC_OscConfig+0x4c2>
 8003d26:	4b12      	ldr	r3, [pc, #72]	@ (8003d70 <HAL_RCC_OscConfig+0x4f8>)
 8003d28:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003d2a:	f022 0201 	bic.w	r2, r2, #1
 8003d2e:	671a      	str	r2, [r3, #112]	@ 0x70
 8003d30:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003d32:	f022 0204 	bic.w	r2, r2, #4
 8003d36:	671a      	str	r2, [r3, #112]	@ 0x70
 8003d38:	e7e0      	b.n	8003cfc <HAL_RCC_OscConfig+0x484>
 8003d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8003d70 <HAL_RCC_OscConfig+0x4f8>)
 8003d3c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003d3e:	f042 0204 	orr.w	r2, r2, #4
 8003d42:	671a      	str	r2, [r3, #112]	@ 0x70
 8003d44:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003d46:	f042 0201 	orr.w	r2, r2, #1
 8003d4a:	671a      	str	r2, [r3, #112]	@ 0x70
 8003d4c:	e7d6      	b.n	8003cfc <HAL_RCC_OscConfig+0x484>
      tickstart = HAL_GetTick();
 8003d4e:	f7fe f9ed 	bl	800212c <HAL_GetTick>
 8003d52:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003d54:	4b06      	ldr	r3, [pc, #24]	@ (8003d70 <HAL_RCC_OscConfig+0x4f8>)
 8003d56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d58:	f013 0f02 	tst.w	r3, #2
 8003d5c:	d085      	beq.n	8003c6a <HAL_RCC_OscConfig+0x3f2>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d5e:	f7fe f9e5 	bl	800212c <HAL_GetTick>
 8003d62:	1b40      	subs	r0, r0, r5
 8003d64:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003d68:	4298      	cmp	r0, r3
 8003d6a:	d9f3      	bls.n	8003d54 <HAL_RCC_OscConfig+0x4dc>
          return HAL_TIMEOUT;
 8003d6c:	2003      	movs	r0, #3
 8003d6e:	e0c8      	b.n	8003f02 <HAL_RCC_OscConfig+0x68a>
 8003d70:	58024400 	.word	0x58024400
 8003d74:	58024800 	.word	0x58024800
        __HAL_RCC_PLL_DISABLE();
 8003d78:	4a69      	ldr	r2, [pc, #420]	@ (8003f20 <HAL_RCC_OscConfig+0x6a8>)
 8003d7a:	6813      	ldr	r3, [r2, #0]
 8003d7c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003d80:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003d82:	f7fe f9d3 	bl	800212c <HAL_GetTick>
 8003d86:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003d88:	4b65      	ldr	r3, [pc, #404]	@ (8003f20 <HAL_RCC_OscConfig+0x6a8>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8003d90:	d006      	beq.n	8003da0 <HAL_RCC_OscConfig+0x528>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d92:	f7fe f9cb 	bl	800212c <HAL_GetTick>
 8003d96:	1b40      	subs	r0, r0, r5
 8003d98:	2802      	cmp	r0, #2
 8003d9a:	d9f5      	bls.n	8003d88 <HAL_RCC_OscConfig+0x510>
            return HAL_TIMEOUT;
 8003d9c:	2003      	movs	r0, #3
 8003d9e:	e0b0      	b.n	8003f02 <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003da0:	4b5f      	ldr	r3, [pc, #380]	@ (8003f20 <HAL_RCC_OscConfig+0x6a8>)
 8003da2:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8003da4:	4a5f      	ldr	r2, [pc, #380]	@ (8003f24 <HAL_RCC_OscConfig+0x6ac>)
 8003da6:	400a      	ands	r2, r1
 8003da8:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8003daa:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8003dac:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
 8003db0:	430a      	orrs	r2, r1
 8003db2:	629a      	str	r2, [r3, #40]	@ 0x28
 8003db4:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8003db6:	3a01      	subs	r2, #1
 8003db8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003dbc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003dbe:	3901      	subs	r1, #1
 8003dc0:	0249      	lsls	r1, r1, #9
 8003dc2:	b289      	uxth	r1, r1
 8003dc4:	430a      	orrs	r2, r1
 8003dc6:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8003dc8:	3901      	subs	r1, #1
 8003dca:	0409      	lsls	r1, r1, #16
 8003dcc:	f401 01fe 	and.w	r1, r1, #8323072	@ 0x7f0000
 8003dd0:	430a      	orrs	r2, r1
 8003dd2:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8003dd4:	3901      	subs	r1, #1
 8003dd6:	0609      	lsls	r1, r1, #24
 8003dd8:	f001 41fe 	and.w	r1, r1, #2130706432	@ 0x7f000000
 8003ddc:	430a      	orrs	r2, r1
 8003dde:	631a      	str	r2, [r3, #48]	@ 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 8003de0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003de2:	f022 0201 	bic.w	r2, r2, #1
 8003de6:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003de8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003dea:	f36f 02cf 	bfc	r2, #3, #13
 8003dee:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8003df0:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8003df4:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003df6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003df8:	f022 020c 	bic.w	r2, r2, #12
 8003dfc:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8003dfe:	430a      	orrs	r2, r1
 8003e00:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003e02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e04:	f022 0202 	bic.w	r2, r2, #2
 8003e08:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8003e0a:	430a      	orrs	r2, r1
 8003e0c:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003e0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e10:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003e14:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e18:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8003e1c:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003e1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e20:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8003e24:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 8003e26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e28:	f042 0201 	orr.w	r2, r2, #1
 8003e2c:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLL_ENABLE();
 8003e2e:	681a      	ldr	r2, [r3, #0]
 8003e30:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8003e34:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003e36:	f7fe f979 	bl	800212c <HAL_GetTick>
 8003e3a:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003e3c:	4b38      	ldr	r3, [pc, #224]	@ (8003f20 <HAL_RCC_OscConfig+0x6a8>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8003e44:	d106      	bne.n	8003e54 <HAL_RCC_OscConfig+0x5dc>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e46:	f7fe f971 	bl	800212c <HAL_GetTick>
 8003e4a:	1b00      	subs	r0, r0, r4
 8003e4c:	2802      	cmp	r0, #2
 8003e4e:	d9f5      	bls.n	8003e3c <HAL_RCC_OscConfig+0x5c4>
            return HAL_TIMEOUT;
 8003e50:	2003      	movs	r0, #3
 8003e52:	e056      	b.n	8003f02 <HAL_RCC_OscConfig+0x68a>
          __HAL_RCC_PLLFRACN_ENABLE();
        }
      }
    }
  }
  return HAL_OK;
 8003e54:	2000      	movs	r0, #0
 8003e56:	e054      	b.n	8003f02 <HAL_RCC_OscConfig+0x68a>
 8003e58:	2000      	movs	r0, #0
 8003e5a:	e052      	b.n	8003f02 <HAL_RCC_OscConfig+0x68a>
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003e5c:	4a30      	ldr	r2, [pc, #192]	@ (8003f20 <HAL_RCC_OscConfig+0x6a8>)
 8003e5e:	6a91      	ldr	r1, [r2, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003e60:	6b10      	ldr	r0, [r2, #48]	@ 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e62:	2b01      	cmp	r3, #1
 8003e64:	d04e      	beq.n	8003f04 <HAL_RCC_OscConfig+0x68c>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e66:	f001 0303 	and.w	r3, r1, #3
 8003e6a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d14b      	bne.n	8003f08 <HAL_RCC_OscConfig+0x690>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003e70:	f3c1 1105 	ubfx	r1, r1, #4, #6
 8003e74:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e76:	4299      	cmp	r1, r3
 8003e78:	d148      	bne.n	8003f0c <HAL_RCC_OscConfig+0x694>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003e7a:	f3c0 0208 	ubfx	r2, r0, #0, #9
 8003e7e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003e80:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003e82:	429a      	cmp	r2, r3
 8003e84:	d144      	bne.n	8003f10 <HAL_RCC_OscConfig+0x698>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003e86:	f3c0 2246 	ubfx	r2, r0, #9, #7
 8003e8a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003e8c:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003e8e:	429a      	cmp	r2, r3
 8003e90:	d140      	bne.n	8003f14 <HAL_RCC_OscConfig+0x69c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003e92:	f3c0 4206 	ubfx	r2, r0, #16, #7
 8003e96:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003e98:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003e9a:	429a      	cmp	r2, r3
 8003e9c:	d13c      	bne.n	8003f18 <HAL_RCC_OscConfig+0x6a0>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003e9e:	f3c0 6006 	ubfx	r0, r0, #24, #7
 8003ea2:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8003ea4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003ea6:	4298      	cmp	r0, r3
 8003ea8:	d138      	bne.n	8003f1c <HAL_RCC_OscConfig+0x6a4>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003eaa:	4b1d      	ldr	r3, [pc, #116]	@ (8003f20 <HAL_RCC_OscConfig+0x6a8>)
 8003eac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003eae:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003eb2:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	d101      	bne.n	8003ebc <HAL_RCC_OscConfig+0x644>
  return HAL_OK;
 8003eb8:	2000      	movs	r0, #0
 8003eba:	e022      	b.n	8003f02 <HAL_RCC_OscConfig+0x68a>
          __HAL_RCC_PLLFRACN_DISABLE();
 8003ebc:	4a18      	ldr	r2, [pc, #96]	@ (8003f20 <HAL_RCC_OscConfig+0x6a8>)
 8003ebe:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003ec0:	f023 0301 	bic.w	r3, r3, #1
 8003ec4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          tickstart = HAL_GetTick();
 8003ec6:	f7fe f931 	bl	800212c <HAL_GetTick>
 8003eca:	4605      	mov	r5, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003ecc:	f7fe f92e 	bl	800212c <HAL_GetTick>
 8003ed0:	42a8      	cmp	r0, r5
 8003ed2:	d0fb      	beq.n	8003ecc <HAL_RCC_OscConfig+0x654>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003ed4:	4a12      	ldr	r2, [pc, #72]	@ (8003f20 <HAL_RCC_OscConfig+0x6a8>)
 8003ed6:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8003ed8:	f36f 03cf 	bfc	r3, #3, #13
 8003edc:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8003ede:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003ee2:	6353      	str	r3, [r2, #52]	@ 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 8003ee4:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003ee6:	f043 0301 	orr.w	r3, r3, #1
 8003eea:	62d3      	str	r3, [r2, #44]	@ 0x2c
  return HAL_OK;
 8003eec:	2000      	movs	r0, #0
 8003eee:	e008      	b.n	8003f02 <HAL_RCC_OscConfig+0x68a>
    return HAL_ERROR;
 8003ef0:	2001      	movs	r0, #1
}
 8003ef2:	4770      	bx	lr
        return HAL_ERROR;
 8003ef4:	2001      	movs	r0, #1
 8003ef6:	e004      	b.n	8003f02 <HAL_RCC_OscConfig+0x68a>
        return HAL_ERROR;
 8003ef8:	2001      	movs	r0, #1
 8003efa:	e002      	b.n	8003f02 <HAL_RCC_OscConfig+0x68a>
        return HAL_ERROR;
 8003efc:	2001      	movs	r0, #1
 8003efe:	e000      	b.n	8003f02 <HAL_RCC_OscConfig+0x68a>
  return HAL_OK;
 8003f00:	2000      	movs	r0, #0
}
 8003f02:	bd38      	pop	{r3, r4, r5, pc}
        return HAL_ERROR;
 8003f04:	2001      	movs	r0, #1
 8003f06:	e7fc      	b.n	8003f02 <HAL_RCC_OscConfig+0x68a>
 8003f08:	2001      	movs	r0, #1
 8003f0a:	e7fa      	b.n	8003f02 <HAL_RCC_OscConfig+0x68a>
 8003f0c:	2001      	movs	r0, #1
 8003f0e:	e7f8      	b.n	8003f02 <HAL_RCC_OscConfig+0x68a>
 8003f10:	2001      	movs	r0, #1
 8003f12:	e7f6      	b.n	8003f02 <HAL_RCC_OscConfig+0x68a>
 8003f14:	2001      	movs	r0, #1
 8003f16:	e7f4      	b.n	8003f02 <HAL_RCC_OscConfig+0x68a>
 8003f18:	2001      	movs	r0, #1
 8003f1a:	e7f2      	b.n	8003f02 <HAL_RCC_OscConfig+0x68a>
 8003f1c:	2001      	movs	r0, #1
 8003f1e:	e7f0      	b.n	8003f02 <HAL_RCC_OscConfig+0x68a>
 8003f20:	58024400 	.word	0x58024400
 8003f24:	fffffc0c 	.word	0xfffffc0c

08003f28 <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003f28:	4b75      	ldr	r3, [pc, #468]	@ (8004100 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8003f2a:	691b      	ldr	r3, [r3, #16]
 8003f2c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003f30:	2b10      	cmp	r3, #16
 8003f32:	f000 80de 	beq.w	80040f2 <HAL_RCC_GetSysClockFreq+0x1ca>
 8003f36:	2b18      	cmp	r3, #24
 8003f38:	d00f      	beq.n	8003f5a <HAL_RCC_GetSysClockFreq+0x32>
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	f040 80db 	bne.w	80040f6 <HAL_RCC_GetSysClockFreq+0x1ce>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003f40:	4b6f      	ldr	r3, [pc, #444]	@ (8004100 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f013 0f20 	tst.w	r3, #32
 8003f48:	f000 80d7 	beq.w	80040fa <HAL_RCC_GetSysClockFreq+0x1d2>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003f4c:	4b6c      	ldr	r3, [pc, #432]	@ (8004100 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8003f54:	486b      	ldr	r0, [pc, #428]	@ (8004104 <HAL_RCC_GetSysClockFreq+0x1dc>)
 8003f56:	40d8      	lsrs	r0, r3
 8003f58:	4770      	bx	lr
{
 8003f5a:	b410      	push	{r4}
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003f5c:	4b68      	ldr	r3, [pc, #416]	@ (8004100 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8003f5e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003f60:	f002 0203 	and.w	r2, r2, #3
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003f64:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 8003f66:	f3c4 1005 	ubfx	r0, r4, #4, #6
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003f6a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003f6c:	f001 0101 	and.w	r1, r1, #1
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003f70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f72:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 8003f76:	fb01 f303 	mul.w	r3, r1, r3
 8003f7a:	ee07 3a90 	vmov	s15, r3
 8003f7e:	eef8 7a67 	vcvt.f32.u32	s15, s15

      if (pllm != 0U)
 8003f82:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
 8003f86:	d077      	beq.n	8004078 <HAL_RCC_GetSysClockFreq+0x150>
      {
        switch (pllsource)
 8003f88:	2a01      	cmp	r2, #1
 8003f8a:	d04a      	beq.n	8004022 <HAL_RCC_GetSysClockFreq+0xfa>
 8003f8c:	2a02      	cmp	r2, #2
 8003f8e:	d076      	beq.n	800407e <HAL_RCC_GetSysClockFreq+0x156>
 8003f90:	2a00      	cmp	r2, #0
 8003f92:	f040 8091 	bne.w	80040b8 <HAL_RCC_GetSysClockFreq+0x190>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003f96:	4b5a      	ldr	r3, [pc, #360]	@ (8004100 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f013 0f20 	tst.w	r3, #32
 8003f9e:	d023      	beq.n	8003fe8 <HAL_RCC_GetSysClockFreq+0xc0>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003fa0:	4957      	ldr	r1, [pc, #348]	@ (8004100 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8003fa2:	680a      	ldr	r2, [r1, #0]
 8003fa4:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8003fa8:	4b56      	ldr	r3, [pc, #344]	@ (8004104 <HAL_RCC_GetSysClockFreq+0x1dc>)
 8003faa:	40d3      	lsrs	r3, r2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003fac:	ee07 3a10 	vmov	s14, r3
 8003fb0:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8003fb4:	ee07 0a10 	vmov	s14, r0
 8003fb8:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 8003fbc:	ee86 7a86 	vdiv.f32	s14, s13, s12
 8003fc0:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8003fc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fc6:	ee06 3a90 	vmov	s13, r3
 8003fca:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8003fce:	ed9f 6a4e 	vldr	s12, [pc, #312]	@ 8004108 <HAL_RCC_GetSysClockFreq+0x1e0>
 8003fd2:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003fd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003fda:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003fde:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003fe2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003fe6:	e038      	b.n	800405a <HAL_RCC_GetSysClockFreq+0x132>
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003fe8:	ee07 0a10 	vmov	s14, r0
 8003fec:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8003ff0:	ed9f 6a46 	vldr	s12, [pc, #280]	@ 800410c <HAL_RCC_GetSysClockFreq+0x1e4>
 8003ff4:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8003ff8:	4b41      	ldr	r3, [pc, #260]	@ (8004100 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8003ffa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ffc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004000:	ee06 3a90 	vmov	s13, r3
 8004004:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004008:	ed9f 6a3f 	vldr	s12, [pc, #252]	@ 8004108 <HAL_RCC_GetSysClockFreq+0x1e0>
 800400c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004010:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004014:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004018:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800401c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004020:	e01b      	b.n	800405a <HAL_RCC_GetSysClockFreq+0x132>
            }
            break;

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004022:	ee07 0a10 	vmov	s14, r0
 8004026:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800402a:	ed9f 6a39 	vldr	s12, [pc, #228]	@ 8004110 <HAL_RCC_GetSysClockFreq+0x1e8>
 800402e:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8004032:	4b33      	ldr	r3, [pc, #204]	@ (8004100 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8004034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004036:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800403a:	ee06 3a90 	vmov	s13, r3
 800403e:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004042:	ed9f 6a31 	vldr	s12, [pc, #196]	@ 8004108 <HAL_RCC_GetSysClockFreq+0x1e0>
 8004046:	ee67 7a86 	vmul.f32	s15, s15, s12
 800404a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800404e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004052:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004056:	ee27 7a27 	vmul.f32	s14, s14, s15

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            break;
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800405a:	4b29      	ldr	r3, [pc, #164]	@ (8004100 <HAL_RCC_GetSysClockFreq+0x1d8>)
 800405c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800405e:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8004062:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004064:	ee07 3a90 	vmov	s15, r3
 8004068:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800406c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004070:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 8004074:	ee17 0a90 	vmov	r0, s15
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 8004078:	f85d 4b04 	ldr.w	r4, [sp], #4
 800407c:	4770      	bx	lr
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800407e:	ee07 0a10 	vmov	s14, r0
 8004082:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8004086:	ed9f 6a23 	vldr	s12, [pc, #140]	@ 8004114 <HAL_RCC_GetSysClockFreq+0x1ec>
 800408a:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800408e:	4b1c      	ldr	r3, [pc, #112]	@ (8004100 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8004090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004092:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004096:	ee06 3a90 	vmov	s13, r3
 800409a:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800409e:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8004108 <HAL_RCC_GetSysClockFreq+0x1e0>
 80040a2:	ee67 7a86 	vmul.f32	s15, s15, s12
 80040a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80040aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80040ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80040b2:	ee27 7a27 	vmul.f32	s14, s14, s15
            break;
 80040b6:	e7d0      	b.n	800405a <HAL_RCC_GetSysClockFreq+0x132>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80040b8:	ee07 0a10 	vmov	s14, r0
 80040bc:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80040c0:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8004110 <HAL_RCC_GetSysClockFreq+0x1e8>
 80040c4:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80040c8:	4b0d      	ldr	r3, [pc, #52]	@ (8004100 <HAL_RCC_GetSysClockFreq+0x1d8>)
 80040ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040d0:	ee06 3a90 	vmov	s13, r3
 80040d4:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80040d8:	ed9f 6a0b 	vldr	s12, [pc, #44]	@ 8004108 <HAL_RCC_GetSysClockFreq+0x1e0>
 80040dc:	ee67 7a86 	vmul.f32	s15, s15, s12
 80040e0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80040e4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80040e8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80040ec:	ee27 7a27 	vmul.f32	s14, s14, s15
            break;
 80040f0:	e7b3      	b.n	800405a <HAL_RCC_GetSysClockFreq+0x132>
      sysclockfreq = HSE_VALUE;
 80040f2:	4809      	ldr	r0, [pc, #36]	@ (8004118 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80040f4:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80040f6:	4809      	ldr	r0, [pc, #36]	@ (800411c <HAL_RCC_GetSysClockFreq+0x1f4>)
 80040f8:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 80040fa:	4802      	ldr	r0, [pc, #8]	@ (8004104 <HAL_RCC_GetSysClockFreq+0x1dc>)
}
 80040fc:	4770      	bx	lr
 80040fe:	bf00      	nop
 8004100:	58024400 	.word	0x58024400
 8004104:	03d09000 	.word	0x03d09000
 8004108:	39000000 	.word	0x39000000
 800410c:	4c742400 	.word	0x4c742400
 8004110:	4a742400 	.word	0x4a742400
 8004114:	4af42400 	.word	0x4af42400
 8004118:	007a1200 	.word	0x007a1200
 800411c:	003d0900 	.word	0x003d0900

08004120 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8004120:	2800      	cmp	r0, #0
 8004122:	f000 8132 	beq.w	800438a <HAL_RCC_ClockConfig+0x26a>
{
 8004126:	b570      	push	{r4, r5, r6, lr}
 8004128:	460d      	mov	r5, r1
 800412a:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800412c:	4b9b      	ldr	r3, [pc, #620]	@ (800439c <HAL_RCC_ClockConfig+0x27c>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f003 030f 	and.w	r3, r3, #15
 8004134:	428b      	cmp	r3, r1
 8004136:	d20b      	bcs.n	8004150 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004138:	4a98      	ldr	r2, [pc, #608]	@ (800439c <HAL_RCC_ClockConfig+0x27c>)
 800413a:	6813      	ldr	r3, [r2, #0]
 800413c:	f023 030f 	bic.w	r3, r3, #15
 8004140:	430b      	orrs	r3, r1
 8004142:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004144:	6813      	ldr	r3, [r2, #0]
 8004146:	f003 030f 	and.w	r3, r3, #15
 800414a:	428b      	cmp	r3, r1
 800414c:	f040 811f 	bne.w	800438e <HAL_RCC_ClockConfig+0x26e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004150:	6823      	ldr	r3, [r4, #0]
 8004152:	f013 0f04 	tst.w	r3, #4
 8004156:	d00c      	beq.n	8004172 <HAL_RCC_ClockConfig+0x52>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004158:	6922      	ldr	r2, [r4, #16]
 800415a:	4b91      	ldr	r3, [pc, #580]	@ (80043a0 <HAL_RCC_ClockConfig+0x280>)
 800415c:	699b      	ldr	r3, [r3, #24]
 800415e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004162:	429a      	cmp	r2, r3
 8004164:	d905      	bls.n	8004172 <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004166:	498e      	ldr	r1, [pc, #568]	@ (80043a0 <HAL_RCC_ClockConfig+0x280>)
 8004168:	698b      	ldr	r3, [r1, #24]
 800416a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800416e:	431a      	orrs	r2, r3
 8004170:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004172:	6823      	ldr	r3, [r4, #0]
 8004174:	f013 0f08 	tst.w	r3, #8
 8004178:	d00c      	beq.n	8004194 <HAL_RCC_ClockConfig+0x74>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800417a:	6962      	ldr	r2, [r4, #20]
 800417c:	4b88      	ldr	r3, [pc, #544]	@ (80043a0 <HAL_RCC_ClockConfig+0x280>)
 800417e:	69db      	ldr	r3, [r3, #28]
 8004180:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004184:	429a      	cmp	r2, r3
 8004186:	d905      	bls.n	8004194 <HAL_RCC_ClockConfig+0x74>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004188:	4985      	ldr	r1, [pc, #532]	@ (80043a0 <HAL_RCC_ClockConfig+0x280>)
 800418a:	69cb      	ldr	r3, [r1, #28]
 800418c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004190:	431a      	orrs	r2, r3
 8004192:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004194:	6823      	ldr	r3, [r4, #0]
 8004196:	f013 0f10 	tst.w	r3, #16
 800419a:	d00c      	beq.n	80041b6 <HAL_RCC_ClockConfig+0x96>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800419c:	69a2      	ldr	r2, [r4, #24]
 800419e:	4b80      	ldr	r3, [pc, #512]	@ (80043a0 <HAL_RCC_ClockConfig+0x280>)
 80041a0:	69db      	ldr	r3, [r3, #28]
 80041a2:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80041a6:	429a      	cmp	r2, r3
 80041a8:	d905      	bls.n	80041b6 <HAL_RCC_ClockConfig+0x96>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80041aa:	497d      	ldr	r1, [pc, #500]	@ (80043a0 <HAL_RCC_ClockConfig+0x280>)
 80041ac:	69cb      	ldr	r3, [r1, #28]
 80041ae:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80041b2:	431a      	orrs	r2, r3
 80041b4:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80041b6:	6823      	ldr	r3, [r4, #0]
 80041b8:	f013 0f20 	tst.w	r3, #32
 80041bc:	d00c      	beq.n	80041d8 <HAL_RCC_ClockConfig+0xb8>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80041be:	69e2      	ldr	r2, [r4, #28]
 80041c0:	4b77      	ldr	r3, [pc, #476]	@ (80043a0 <HAL_RCC_ClockConfig+0x280>)
 80041c2:	6a1b      	ldr	r3, [r3, #32]
 80041c4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80041c8:	429a      	cmp	r2, r3
 80041ca:	d905      	bls.n	80041d8 <HAL_RCC_ClockConfig+0xb8>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80041cc:	4974      	ldr	r1, [pc, #464]	@ (80043a0 <HAL_RCC_ClockConfig+0x280>)
 80041ce:	6a0b      	ldr	r3, [r1, #32]
 80041d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041d4:	431a      	orrs	r2, r3
 80041d6:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80041d8:	6823      	ldr	r3, [r4, #0]
 80041da:	f013 0f02 	tst.w	r3, #2
 80041de:	d00c      	beq.n	80041fa <HAL_RCC_ClockConfig+0xda>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80041e0:	68e2      	ldr	r2, [r4, #12]
 80041e2:	4b6f      	ldr	r3, [pc, #444]	@ (80043a0 <HAL_RCC_ClockConfig+0x280>)
 80041e4:	699b      	ldr	r3, [r3, #24]
 80041e6:	f003 030f 	and.w	r3, r3, #15
 80041ea:	429a      	cmp	r2, r3
 80041ec:	d905      	bls.n	80041fa <HAL_RCC_ClockConfig+0xda>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041ee:	496c      	ldr	r1, [pc, #432]	@ (80043a0 <HAL_RCC_ClockConfig+0x280>)
 80041f0:	698b      	ldr	r3, [r1, #24]
 80041f2:	f023 030f 	bic.w	r3, r3, #15
 80041f6:	431a      	orrs	r2, r3
 80041f8:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041fa:	6823      	ldr	r3, [r4, #0]
 80041fc:	f013 0f01 	tst.w	r3, #1
 8004200:	d041      	beq.n	8004286 <HAL_RCC_ClockConfig+0x166>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004202:	4a67      	ldr	r2, [pc, #412]	@ (80043a0 <HAL_RCC_ClockConfig+0x280>)
 8004204:	6993      	ldr	r3, [r2, #24]
 8004206:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800420a:	68a1      	ldr	r1, [r4, #8]
 800420c:	430b      	orrs	r3, r1
 800420e:	6193      	str	r3, [r2, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004210:	6863      	ldr	r3, [r4, #4]
 8004212:	2b02      	cmp	r3, #2
 8004214:	d00a      	beq.n	800422c <HAL_RCC_ClockConfig+0x10c>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004216:	2b03      	cmp	r3, #3
 8004218:	d027      	beq.n	800426a <HAL_RCC_ClockConfig+0x14a>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800421a:	2b01      	cmp	r3, #1
 800421c:	d02c      	beq.n	8004278 <HAL_RCC_ClockConfig+0x158>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800421e:	4a60      	ldr	r2, [pc, #384]	@ (80043a0 <HAL_RCC_ClockConfig+0x280>)
 8004220:	6812      	ldr	r2, [r2, #0]
 8004222:	f012 0f04 	tst.w	r2, #4
 8004226:	d106      	bne.n	8004236 <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 8004228:	2001      	movs	r0, #1
 800422a:	e0ad      	b.n	8004388 <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800422c:	6812      	ldr	r2, [r2, #0]
 800422e:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8004232:	f000 80ae 	beq.w	8004392 <HAL_RCC_ClockConfig+0x272>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004236:	495a      	ldr	r1, [pc, #360]	@ (80043a0 <HAL_RCC_ClockConfig+0x280>)
 8004238:	690a      	ldr	r2, [r1, #16]
 800423a:	f022 0207 	bic.w	r2, r2, #7
 800423e:	4313      	orrs	r3, r2
 8004240:	610b      	str	r3, [r1, #16]
    tickstart = HAL_GetTick();
 8004242:	f7fd ff73 	bl	800212c <HAL_GetTick>
 8004246:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004248:	4b55      	ldr	r3, [pc, #340]	@ (80043a0 <HAL_RCC_ClockConfig+0x280>)
 800424a:	691b      	ldr	r3, [r3, #16]
 800424c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004250:	6862      	ldr	r2, [r4, #4]
 8004252:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8004256:	d016      	beq.n	8004286 <HAL_RCC_ClockConfig+0x166>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004258:	f7fd ff68 	bl	800212c <HAL_GetTick>
 800425c:	1b80      	subs	r0, r0, r6
 800425e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004262:	4298      	cmp	r0, r3
 8004264:	d9f0      	bls.n	8004248 <HAL_RCC_ClockConfig+0x128>
        return HAL_TIMEOUT;
 8004266:	2003      	movs	r0, #3
 8004268:	e08e      	b.n	8004388 <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800426a:	4a4d      	ldr	r2, [pc, #308]	@ (80043a0 <HAL_RCC_ClockConfig+0x280>)
 800426c:	6812      	ldr	r2, [r2, #0]
 800426e:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8004272:	d1e0      	bne.n	8004236 <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 8004274:	2001      	movs	r0, #1
 8004276:	e087      	b.n	8004388 <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004278:	4a49      	ldr	r2, [pc, #292]	@ (80043a0 <HAL_RCC_ClockConfig+0x280>)
 800427a:	6812      	ldr	r2, [r2, #0]
 800427c:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8004280:	d1d9      	bne.n	8004236 <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 8004282:	2001      	movs	r0, #1
 8004284:	e080      	b.n	8004388 <HAL_RCC_ClockConfig+0x268>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004286:	6823      	ldr	r3, [r4, #0]
 8004288:	f013 0f02 	tst.w	r3, #2
 800428c:	d00c      	beq.n	80042a8 <HAL_RCC_ClockConfig+0x188>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800428e:	68e2      	ldr	r2, [r4, #12]
 8004290:	4b43      	ldr	r3, [pc, #268]	@ (80043a0 <HAL_RCC_ClockConfig+0x280>)
 8004292:	699b      	ldr	r3, [r3, #24]
 8004294:	f003 030f 	and.w	r3, r3, #15
 8004298:	429a      	cmp	r2, r3
 800429a:	d205      	bcs.n	80042a8 <HAL_RCC_ClockConfig+0x188>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800429c:	4940      	ldr	r1, [pc, #256]	@ (80043a0 <HAL_RCC_ClockConfig+0x280>)
 800429e:	698b      	ldr	r3, [r1, #24]
 80042a0:	f023 030f 	bic.w	r3, r3, #15
 80042a4:	431a      	orrs	r2, r3
 80042a6:	618a      	str	r2, [r1, #24]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80042a8:	4b3c      	ldr	r3, [pc, #240]	@ (800439c <HAL_RCC_ClockConfig+0x27c>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f003 030f 	and.w	r3, r3, #15
 80042b0:	42ab      	cmp	r3, r5
 80042b2:	d90a      	bls.n	80042ca <HAL_RCC_ClockConfig+0x1aa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042b4:	4a39      	ldr	r2, [pc, #228]	@ (800439c <HAL_RCC_ClockConfig+0x27c>)
 80042b6:	6813      	ldr	r3, [r2, #0]
 80042b8:	f023 030f 	bic.w	r3, r3, #15
 80042bc:	432b      	orrs	r3, r5
 80042be:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042c0:	6813      	ldr	r3, [r2, #0]
 80042c2:	f003 030f 	and.w	r3, r3, #15
 80042c6:	42ab      	cmp	r3, r5
 80042c8:	d165      	bne.n	8004396 <HAL_RCC_ClockConfig+0x276>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80042ca:	6823      	ldr	r3, [r4, #0]
 80042cc:	f013 0f04 	tst.w	r3, #4
 80042d0:	d00c      	beq.n	80042ec <HAL_RCC_ClockConfig+0x1cc>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80042d2:	6922      	ldr	r2, [r4, #16]
 80042d4:	4b32      	ldr	r3, [pc, #200]	@ (80043a0 <HAL_RCC_ClockConfig+0x280>)
 80042d6:	699b      	ldr	r3, [r3, #24]
 80042d8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80042dc:	429a      	cmp	r2, r3
 80042de:	d205      	bcs.n	80042ec <HAL_RCC_ClockConfig+0x1cc>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80042e0:	492f      	ldr	r1, [pc, #188]	@ (80043a0 <HAL_RCC_ClockConfig+0x280>)
 80042e2:	698b      	ldr	r3, [r1, #24]
 80042e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042e8:	431a      	orrs	r2, r3
 80042ea:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042ec:	6823      	ldr	r3, [r4, #0]
 80042ee:	f013 0f08 	tst.w	r3, #8
 80042f2:	d00c      	beq.n	800430e <HAL_RCC_ClockConfig+0x1ee>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80042f4:	6962      	ldr	r2, [r4, #20]
 80042f6:	4b2a      	ldr	r3, [pc, #168]	@ (80043a0 <HAL_RCC_ClockConfig+0x280>)
 80042f8:	69db      	ldr	r3, [r3, #28]
 80042fa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80042fe:	429a      	cmp	r2, r3
 8004300:	d205      	bcs.n	800430e <HAL_RCC_ClockConfig+0x1ee>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004302:	4927      	ldr	r1, [pc, #156]	@ (80043a0 <HAL_RCC_ClockConfig+0x280>)
 8004304:	69cb      	ldr	r3, [r1, #28]
 8004306:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800430a:	431a      	orrs	r2, r3
 800430c:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800430e:	6823      	ldr	r3, [r4, #0]
 8004310:	f013 0f10 	tst.w	r3, #16
 8004314:	d00c      	beq.n	8004330 <HAL_RCC_ClockConfig+0x210>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004316:	69a2      	ldr	r2, [r4, #24]
 8004318:	4b21      	ldr	r3, [pc, #132]	@ (80043a0 <HAL_RCC_ClockConfig+0x280>)
 800431a:	69db      	ldr	r3, [r3, #28]
 800431c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004320:	429a      	cmp	r2, r3
 8004322:	d205      	bcs.n	8004330 <HAL_RCC_ClockConfig+0x210>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004324:	491e      	ldr	r1, [pc, #120]	@ (80043a0 <HAL_RCC_ClockConfig+0x280>)
 8004326:	69cb      	ldr	r3, [r1, #28]
 8004328:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800432c:	431a      	orrs	r2, r3
 800432e:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004330:	6823      	ldr	r3, [r4, #0]
 8004332:	f013 0f20 	tst.w	r3, #32
 8004336:	d00c      	beq.n	8004352 <HAL_RCC_ClockConfig+0x232>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004338:	69e2      	ldr	r2, [r4, #28]
 800433a:	4b19      	ldr	r3, [pc, #100]	@ (80043a0 <HAL_RCC_ClockConfig+0x280>)
 800433c:	6a1b      	ldr	r3, [r3, #32]
 800433e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004342:	429a      	cmp	r2, r3
 8004344:	d205      	bcs.n	8004352 <HAL_RCC_ClockConfig+0x232>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004346:	4916      	ldr	r1, [pc, #88]	@ (80043a0 <HAL_RCC_ClockConfig+0x280>)
 8004348:	6a0b      	ldr	r3, [r1, #32]
 800434a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800434e:	431a      	orrs	r2, r3
 8004350:	620a      	str	r2, [r1, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004352:	f7ff fde9 	bl	8003f28 <HAL_RCC_GetSysClockFreq>
 8004356:	4912      	ldr	r1, [pc, #72]	@ (80043a0 <HAL_RCC_ClockConfig+0x280>)
 8004358:	698b      	ldr	r3, [r1, #24]
 800435a:	f3c3 2303 	ubfx	r3, r3, #8, #4
 800435e:	4a11      	ldr	r2, [pc, #68]	@ (80043a4 <HAL_RCC_ClockConfig+0x284>)
 8004360:	5cd3      	ldrb	r3, [r2, r3]
 8004362:	f003 031f 	and.w	r3, r3, #31
 8004366:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004368:	698b      	ldr	r3, [r1, #24]
 800436a:	f003 030f 	and.w	r3, r3, #15
 800436e:	5cd3      	ldrb	r3, [r2, r3]
 8004370:	f003 031f 	and.w	r3, r3, #31
 8004374:	fa20 f303 	lsr.w	r3, r0, r3
 8004378:	4a0b      	ldr	r2, [pc, #44]	@ (80043a8 <HAL_RCC_ClockConfig+0x288>)
 800437a:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 800437c:	4b0b      	ldr	r3, [pc, #44]	@ (80043ac <HAL_RCC_ClockConfig+0x28c>)
 800437e:	6018      	str	r0, [r3, #0]
  halstatus = HAL_InitTick(uwTickPrio);
 8004380:	4b0b      	ldr	r3, [pc, #44]	@ (80043b0 <HAL_RCC_ClockConfig+0x290>)
 8004382:	6818      	ldr	r0, [r3, #0]
 8004384:	f7fd fcc4 	bl	8001d10 <HAL_InitTick>
}
 8004388:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800438a:	2001      	movs	r0, #1
}
 800438c:	4770      	bx	lr
      return HAL_ERROR;
 800438e:	2001      	movs	r0, #1
 8004390:	e7fa      	b.n	8004388 <HAL_RCC_ClockConfig+0x268>
        return HAL_ERROR;
 8004392:	2001      	movs	r0, #1
 8004394:	e7f8      	b.n	8004388 <HAL_RCC_ClockConfig+0x268>
      return HAL_ERROR;
 8004396:	2001      	movs	r0, #1
 8004398:	e7f6      	b.n	8004388 <HAL_RCC_ClockConfig+0x268>
 800439a:	bf00      	nop
 800439c:	52002000 	.word	0x52002000
 80043a0:	58024400 	.word	0x58024400
 80043a4:	0800c438 	.word	0x0800c438
 80043a8:	20000004 	.word	0x20000004
 80043ac:	20000008 	.word	0x20000008
 80043b0:	20000010 	.word	0x20000010

080043b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80043b4:	b508      	push	{r3, lr}
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80043b6:	f7ff fdb7 	bl	8003f28 <HAL_RCC_GetSysClockFreq>
 80043ba:	4a0b      	ldr	r2, [pc, #44]	@ (80043e8 <HAL_RCC_GetHCLKFreq+0x34>)
 80043bc:	6993      	ldr	r3, [r2, #24]
 80043be:	f3c3 2303 	ubfx	r3, r3, #8, #4
 80043c2:	490a      	ldr	r1, [pc, #40]	@ (80043ec <HAL_RCC_GetHCLKFreq+0x38>)
 80043c4:	5ccb      	ldrb	r3, [r1, r3]
 80043c6:	f003 031f 	and.w	r3, r3, #31
 80043ca:	fa20 f303 	lsr.w	r3, r0, r3
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80043ce:	6992      	ldr	r2, [r2, #24]
 80043d0:	f002 020f 	and.w	r2, r2, #15
 80043d4:	5c88      	ldrb	r0, [r1, r2]
 80043d6:	f000 001f 	and.w	r0, r0, #31
 80043da:	fa23 f000 	lsr.w	r0, r3, r0
 80043de:	4a04      	ldr	r2, [pc, #16]	@ (80043f0 <HAL_RCC_GetHCLKFreq+0x3c>)
 80043e0:	6010      	str	r0, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80043e2:	4a04      	ldr	r2, [pc, #16]	@ (80043f4 <HAL_RCC_GetHCLKFreq+0x40>)
 80043e4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 80043e6:	bd08      	pop	{r3, pc}
 80043e8:	58024400 	.word	0x58024400
 80043ec:	0800c438 	.word	0x0800c438
 80043f0:	20000004 	.word	0x20000004
 80043f4:	20000008 	.word	0x20000008

080043f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80043f8:	b508      	push	{r3, lr}
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80043fa:	f7ff ffdb 	bl	80043b4 <HAL_RCC_GetHCLKFreq>
 80043fe:	4b05      	ldr	r3, [pc, #20]	@ (8004414 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8004400:	69db      	ldr	r3, [r3, #28]
 8004402:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8004406:	4a04      	ldr	r2, [pc, #16]	@ (8004418 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004408:	5cd3      	ldrb	r3, [r2, r3]
 800440a:	f003 031f 	and.w	r3, r3, #31
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800440e:	40d8      	lsrs	r0, r3
 8004410:	bd08      	pop	{r3, pc}
 8004412:	bf00      	nop
 8004414:	58024400 	.word	0x58024400
 8004418:	0800c438 	.word	0x0800c438

0800441c <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800441c:	233f      	movs	r3, #63	@ 0x3f
 800441e:	6003      	str	r3, [r0, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004420:	4b11      	ldr	r3, [pc, #68]	@ (8004468 <HAL_RCC_GetClockConfig+0x4c>)
 8004422:	691a      	ldr	r2, [r3, #16]
 8004424:	f002 0207 	and.w	r2, r2, #7
 8004428:	6042      	str	r2, [r0, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 800442a:	699a      	ldr	r2, [r3, #24]
 800442c:	f402 6270 	and.w	r2, r2, #3840	@ 0xf00
 8004430:	6082      	str	r2, [r0, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8004432:	699a      	ldr	r2, [r3, #24]
 8004434:	f002 020f 	and.w	r2, r2, #15
 8004438:	60c2      	str	r2, [r0, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 800443a:	699a      	ldr	r2, [r3, #24]
 800443c:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8004440:	6102      	str	r2, [r0, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8004442:	69da      	ldr	r2, [r3, #28]
 8004444:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8004448:	6142      	str	r2, [r0, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 800444a:	69da      	ldr	r2, [r3, #28]
 800444c:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8004450:	6182      	str	r2, [r0, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8004452:	6a1b      	ldr	r3, [r3, #32]
 8004454:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004458:	61c3      	str	r3, [r0, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800445a:	4b04      	ldr	r3, [pc, #16]	@ (800446c <HAL_RCC_GetClockConfig+0x50>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f003 030f 	and.w	r3, r3, #15
 8004462:	600b      	str	r3, [r1, #0]
}
 8004464:	4770      	bx	lr
 8004466:	bf00      	nop
 8004468:	58024400 	.word	0x58024400
 800446c:	52002000 	.word	0x52002000

08004470 <RCCEx_PLL2_Config>:
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004470:	4b40      	ldr	r3, [pc, #256]	@ (8004574 <RCCEx_PLL2_Config+0x104>)
 8004472:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004474:	f003 0303 	and.w	r3, r3, #3
 8004478:	2b03      	cmp	r3, #3
 800447a:	d079      	beq.n	8004570 <RCCEx_PLL2_Config+0x100>
{
 800447c:	b570      	push	{r4, r5, r6, lr}
 800447e:	4605      	mov	r5, r0
 8004480:	460e      	mov	r6, r1


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004482:	4a3c      	ldr	r2, [pc, #240]	@ (8004574 <RCCEx_PLL2_Config+0x104>)
 8004484:	6813      	ldr	r3, [r2, #0]
 8004486:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800448a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800448c:	f7fd fe4e 	bl	800212c <HAL_GetTick>
 8004490:	4604      	mov	r4, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004492:	4b38      	ldr	r3, [pc, #224]	@ (8004574 <RCCEx_PLL2_Config+0x104>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 800449a:	d006      	beq.n	80044aa <RCCEx_PLL2_Config+0x3a>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800449c:	f7fd fe46 	bl	800212c <HAL_GetTick>
 80044a0:	1b03      	subs	r3, r0, r4
 80044a2:	2b02      	cmp	r3, #2
 80044a4:	d9f5      	bls.n	8004492 <RCCEx_PLL2_Config+0x22>
      {
        return HAL_TIMEOUT;
 80044a6:	2003      	movs	r0, #3

  }


  return status;
}
 80044a8:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80044aa:	4b32      	ldr	r3, [pc, #200]	@ (8004574 <RCCEx_PLL2_Config+0x104>)
 80044ac:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80044ae:	f422 327c 	bic.w	r2, r2, #258048	@ 0x3f000
 80044b2:	6829      	ldr	r1, [r5, #0]
 80044b4:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
 80044b8:	629a      	str	r2, [r3, #40]	@ 0x28
 80044ba:	686a      	ldr	r2, [r5, #4]
 80044bc:	3a01      	subs	r2, #1
 80044be:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80044c2:	68a9      	ldr	r1, [r5, #8]
 80044c4:	3901      	subs	r1, #1
 80044c6:	0249      	lsls	r1, r1, #9
 80044c8:	b289      	uxth	r1, r1
 80044ca:	430a      	orrs	r2, r1
 80044cc:	68e9      	ldr	r1, [r5, #12]
 80044ce:	3901      	subs	r1, #1
 80044d0:	0409      	lsls	r1, r1, #16
 80044d2:	f401 01fe 	and.w	r1, r1, #8323072	@ 0x7f0000
 80044d6:	430a      	orrs	r2, r1
 80044d8:	6929      	ldr	r1, [r5, #16]
 80044da:	3901      	subs	r1, #1
 80044dc:	0609      	lsls	r1, r1, #24
 80044de:	f001 41fe 	and.w	r1, r1, #2130706432	@ 0x7f000000
 80044e2:	430a      	orrs	r2, r1
 80044e4:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80044e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044e8:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 80044ec:	6969      	ldr	r1, [r5, #20]
 80044ee:	430a      	orrs	r2, r1
 80044f0:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80044f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044f4:	f022 0220 	bic.w	r2, r2, #32
 80044f8:	69a9      	ldr	r1, [r5, #24]
 80044fa:	430a      	orrs	r2, r1
 80044fc:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 80044fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004500:	f022 0210 	bic.w	r2, r2, #16
 8004504:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004506:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004508:	f36f 02cf 	bfc	r2, #3, #13
 800450c:	69e9      	ldr	r1, [r5, #28]
 800450e:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8004512:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004514:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004516:	f042 0210 	orr.w	r2, r2, #16
 800451a:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 800451c:	b9c6      	cbnz	r6, 8004550 <RCCEx_PLL2_Config+0xe0>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800451e:	461a      	mov	r2, r3
 8004520:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004522:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004526:	62d3      	str	r3, [r2, #44]	@ 0x2c
    __HAL_RCC_PLL2_ENABLE();
 8004528:	4a12      	ldr	r2, [pc, #72]	@ (8004574 <RCCEx_PLL2_Config+0x104>)
 800452a:	6813      	ldr	r3, [r2, #0]
 800452c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004530:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8004532:	f7fd fdfb 	bl	800212c <HAL_GetTick>
 8004536:	4604      	mov	r4, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004538:	4b0e      	ldr	r3, [pc, #56]	@ (8004574 <RCCEx_PLL2_Config+0x104>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8004540:	d114      	bne.n	800456c <RCCEx_PLL2_Config+0xfc>
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004542:	f7fd fdf3 	bl	800212c <HAL_GetTick>
 8004546:	1b00      	subs	r0, r0, r4
 8004548:	2802      	cmp	r0, #2
 800454a:	d9f5      	bls.n	8004538 <RCCEx_PLL2_Config+0xc8>
        return HAL_TIMEOUT;
 800454c:	2003      	movs	r0, #3
 800454e:	e7ab      	b.n	80044a8 <RCCEx_PLL2_Config+0x38>
    else if (Divider == DIVIDER_Q_UPDATE)
 8004550:	2e01      	cmp	r6, #1
 8004552:	d005      	beq.n	8004560 <RCCEx_PLL2_Config+0xf0>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004554:	4a07      	ldr	r2, [pc, #28]	@ (8004574 <RCCEx_PLL2_Config+0x104>)
 8004556:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8004558:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800455c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800455e:	e7e3      	b.n	8004528 <RCCEx_PLL2_Config+0xb8>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004560:	4a04      	ldr	r2, [pc, #16]	@ (8004574 <RCCEx_PLL2_Config+0x104>)
 8004562:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8004564:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004568:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800456a:	e7dd      	b.n	8004528 <RCCEx_PLL2_Config+0xb8>
  return status;
 800456c:	2000      	movs	r0, #0
 800456e:	e79b      	b.n	80044a8 <RCCEx_PLL2_Config+0x38>
    return HAL_ERROR;
 8004570:	2001      	movs	r0, #1
}
 8004572:	4770      	bx	lr
 8004574:	58024400 	.word	0x58024400

08004578 <RCCEx_PLL3_Config>:
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004578:	4b40      	ldr	r3, [pc, #256]	@ (800467c <RCCEx_PLL3_Config+0x104>)
 800457a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800457c:	f003 0303 	and.w	r3, r3, #3
 8004580:	2b03      	cmp	r3, #3
 8004582:	d079      	beq.n	8004678 <RCCEx_PLL3_Config+0x100>
{
 8004584:	b570      	push	{r4, r5, r6, lr}
 8004586:	4605      	mov	r5, r0
 8004588:	460e      	mov	r6, r1


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800458a:	4a3c      	ldr	r2, [pc, #240]	@ (800467c <RCCEx_PLL3_Config+0x104>)
 800458c:	6813      	ldr	r3, [r2, #0]
 800458e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004592:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004594:	f7fd fdca 	bl	800212c <HAL_GetTick>
 8004598:	4604      	mov	r4, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800459a:	4b38      	ldr	r3, [pc, #224]	@ (800467c <RCCEx_PLL3_Config+0x104>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 80045a2:	d006      	beq.n	80045b2 <RCCEx_PLL3_Config+0x3a>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80045a4:	f7fd fdc2 	bl	800212c <HAL_GetTick>
 80045a8:	1b03      	subs	r3, r0, r4
 80045aa:	2b02      	cmp	r3, #2
 80045ac:	d9f5      	bls.n	800459a <RCCEx_PLL3_Config+0x22>
      {
        return HAL_TIMEOUT;
 80045ae:	2003      	movs	r0, #3

  }


  return status;
}
 80045b0:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80045b2:	4b32      	ldr	r3, [pc, #200]	@ (800467c <RCCEx_PLL3_Config+0x104>)
 80045b4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80045b6:	f022 727c 	bic.w	r2, r2, #66060288	@ 0x3f00000
 80045ba:	6829      	ldr	r1, [r5, #0]
 80045bc:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 80045c0:	629a      	str	r2, [r3, #40]	@ 0x28
 80045c2:	686a      	ldr	r2, [r5, #4]
 80045c4:	3a01      	subs	r2, #1
 80045c6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80045ca:	68a9      	ldr	r1, [r5, #8]
 80045cc:	3901      	subs	r1, #1
 80045ce:	0249      	lsls	r1, r1, #9
 80045d0:	b289      	uxth	r1, r1
 80045d2:	430a      	orrs	r2, r1
 80045d4:	68e9      	ldr	r1, [r5, #12]
 80045d6:	3901      	subs	r1, #1
 80045d8:	0409      	lsls	r1, r1, #16
 80045da:	f401 01fe 	and.w	r1, r1, #8323072	@ 0x7f0000
 80045de:	430a      	orrs	r2, r1
 80045e0:	6929      	ldr	r1, [r5, #16]
 80045e2:	3901      	subs	r1, #1
 80045e4:	0609      	lsls	r1, r1, #24
 80045e6:	f001 41fe 	and.w	r1, r1, #2130706432	@ 0x7f000000
 80045ea:	430a      	orrs	r2, r1
 80045ec:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80045ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045f0:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80045f4:	6969      	ldr	r1, [r5, #20]
 80045f6:	430a      	orrs	r2, r1
 80045f8:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80045fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045fc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004600:	69a9      	ldr	r1, [r5, #24]
 8004602:	430a      	orrs	r2, r1
 8004604:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004606:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004608:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800460c:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800460e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004610:	f36f 02cf 	bfc	r2, #3, #13
 8004614:	69e9      	ldr	r1, [r5, #28]
 8004616:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 800461a:	645a      	str	r2, [r3, #68]	@ 0x44
    __HAL_RCC_PLL3FRACN_ENABLE();
 800461c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800461e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004622:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 8004624:	b9c6      	cbnz	r6, 8004658 <RCCEx_PLL3_Config+0xe0>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004626:	461a      	mov	r2, r3
 8004628:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800462a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800462e:	62d3      	str	r3, [r2, #44]	@ 0x2c
    __HAL_RCC_PLL3_ENABLE();
 8004630:	4a12      	ldr	r2, [pc, #72]	@ (800467c <RCCEx_PLL3_Config+0x104>)
 8004632:	6813      	ldr	r3, [r2, #0]
 8004634:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004638:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800463a:	f7fd fd77 	bl	800212c <HAL_GetTick>
 800463e:	4604      	mov	r4, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004640:	4b0e      	ldr	r3, [pc, #56]	@ (800467c <RCCEx_PLL3_Config+0x104>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 8004648:	d114      	bne.n	8004674 <RCCEx_PLL3_Config+0xfc>
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800464a:	f7fd fd6f 	bl	800212c <HAL_GetTick>
 800464e:	1b00      	subs	r0, r0, r4
 8004650:	2802      	cmp	r0, #2
 8004652:	d9f5      	bls.n	8004640 <RCCEx_PLL3_Config+0xc8>
        return HAL_TIMEOUT;
 8004654:	2003      	movs	r0, #3
 8004656:	e7ab      	b.n	80045b0 <RCCEx_PLL3_Config+0x38>
    else if (Divider == DIVIDER_Q_UPDATE)
 8004658:	2e01      	cmp	r6, #1
 800465a:	d005      	beq.n	8004668 <RCCEx_PLL3_Config+0xf0>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800465c:	4a07      	ldr	r2, [pc, #28]	@ (800467c <RCCEx_PLL3_Config+0x104>)
 800465e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8004660:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004664:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004666:	e7e3      	b.n	8004630 <RCCEx_PLL3_Config+0xb8>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004668:	4a04      	ldr	r2, [pc, #16]	@ (800467c <RCCEx_PLL3_Config+0x104>)
 800466a:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800466c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004670:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004672:	e7dd      	b.n	8004630 <RCCEx_PLL3_Config+0xb8>
  return status;
 8004674:	2000      	movs	r0, #0
 8004676:	e79b      	b.n	80045b0 <RCCEx_PLL3_Config+0x38>
    return HAL_ERROR;
 8004678:	2001      	movs	r0, #1
}
 800467a:	4770      	bx	lr
 800467c:	58024400 	.word	0x58024400

08004680 <HAL_RCCEx_PeriphCLKConfig>:
{
 8004680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004682:	4604      	mov	r4, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004684:	6803      	ldr	r3, [r0, #0]
 8004686:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 800468a:	d030      	beq.n	80046ee <HAL_RCCEx_PeriphCLKConfig+0x6e>
    switch (PeriphClkInit->SpdifrxClockSelection)
 800468c:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 800468e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004692:	d026      	beq.n	80046e2 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8004694:	d80e      	bhi.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x34>
 8004696:	b1ab      	cbz	r3, 80046c4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004698:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800469c:	d107      	bne.n	80046ae <HAL_RCCEx_PeriphCLKConfig+0x2e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800469e:	2102      	movs	r1, #2
 80046a0:	3008      	adds	r0, #8
 80046a2:	f7ff fee5 	bl	8004470 <RCCEx_PLL2_Config>
 80046a6:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80046a8:	b195      	cbz	r5, 80046d0 <HAL_RCCEx_PeriphCLKConfig+0x50>
      status = ret;
 80046aa:	462e      	mov	r6, r5
 80046ac:	e021      	b.n	80046f2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    switch (PeriphClkInit->SpdifrxClockSelection)
 80046ae:	2601      	movs	r6, #1
 80046b0:	4635      	mov	r5, r6
 80046b2:	e01e      	b.n	80046f2 <HAL_RCCEx_PeriphCLKConfig+0x72>
 80046b4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80046b8:	d101      	bne.n	80046be <HAL_RCCEx_PeriphCLKConfig+0x3e>
 80046ba:	2500      	movs	r5, #0
 80046bc:	e008      	b.n	80046d0 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80046be:	2601      	movs	r6, #1
 80046c0:	4635      	mov	r5, r6
 80046c2:	e016      	b.n	80046f2 <HAL_RCCEx_PeriphCLKConfig+0x72>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80046c4:	4a98      	ldr	r2, [pc, #608]	@ (8004928 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 80046c6:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80046c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80046cc:	62d3      	str	r3, [r2, #44]	@ 0x2c
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80046ce:	2500      	movs	r5, #0
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80046d0:	4a95      	ldr	r2, [pc, #596]	@ (8004928 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 80046d2:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80046d4:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80046d8:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 80046da:	430b      	orrs	r3, r1
 80046dc:	6513      	str	r3, [r2, #80]	@ 0x50
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80046de:	2600      	movs	r6, #0
 80046e0:	e007      	b.n	80046f2 <HAL_RCCEx_PeriphCLKConfig+0x72>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80046e2:	2102      	movs	r1, #2
 80046e4:	3028      	adds	r0, #40	@ 0x28
 80046e6:	f7ff ff47 	bl	8004578 <RCCEx_PLL3_Config>
 80046ea:	4605      	mov	r5, r0
        break;
 80046ec:	e7dc      	b.n	80046a8 <HAL_RCCEx_PeriphCLKConfig+0x28>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80046ee:	2600      	movs	r6, #0
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80046f0:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80046f2:	6823      	ldr	r3, [r4, #0]
 80046f4:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80046f8:	d014      	beq.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    switch (PeriphClkInit->Sai1ClockSelection)
 80046fa:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80046fc:	2b04      	cmp	r3, #4
 80046fe:	d831      	bhi.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0xe4>
 8004700:	e8df f003 	tbb	[pc, r3]
 8004704:	08292203 	.word	0x08292203
 8004708:	08          	.byte	0x08
 8004709:	00          	.byte	0x00
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800470a:	4a87      	ldr	r2, [pc, #540]	@ (8004928 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 800470c:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800470e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004712:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8004714:	bb4d      	cbnz	r5, 800476a <HAL_RCCEx_PeriphCLKConfig+0xea>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004716:	4a84      	ldr	r2, [pc, #528]	@ (8004928 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8004718:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800471a:	f023 0307 	bic.w	r3, r3, #7
 800471e:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8004720:	430b      	orrs	r3, r1
 8004722:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004724:	6823      	ldr	r3, [r4, #0]
 8004726:	f413 7f00 	tst.w	r3, #512	@ 0x200
 800472a:	d038      	beq.n	800479e <HAL_RCCEx_PeriphCLKConfig+0x11e>
    switch (PeriphClkInit->Sai23ClockSelection)
 800472c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800472e:	2b80      	cmp	r3, #128	@ 0x80
 8004730:	d04a      	beq.n	80047c8 <HAL_RCCEx_PeriphCLKConfig+0x148>
 8004732:	d81f      	bhi.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004734:	b333      	cbz	r3, 8004784 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8004736:	2b40      	cmp	r3, #64	@ 0x40
 8004738:	d119      	bne.n	800476e <HAL_RCCEx_PeriphCLKConfig+0xee>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800473a:	2100      	movs	r1, #0
 800473c:	f104 0008 	add.w	r0, r4, #8
 8004740:	f7ff fe96 	bl	8004470 <RCCEx_PLL2_Config>
 8004744:	4605      	mov	r5, r0
        break;
 8004746:	e022      	b.n	800478e <HAL_RCCEx_PeriphCLKConfig+0x10e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004748:	2100      	movs	r1, #0
 800474a:	f104 0008 	add.w	r0, r4, #8
 800474e:	f7ff fe8f 	bl	8004470 <RCCEx_PLL2_Config>
 8004752:	4605      	mov	r5, r0
        break;
 8004754:	e7de      	b.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0x94>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004756:	2100      	movs	r1, #0
 8004758:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800475c:	f7ff ff0c 	bl	8004578 <RCCEx_PLL3_Config>
 8004760:	4605      	mov	r5, r0
        break;
 8004762:	e7d7      	b.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0x94>
    switch (PeriphClkInit->Sai1ClockSelection)
 8004764:	2601      	movs	r6, #1
 8004766:	4635      	mov	r5, r6
 8004768:	e7dc      	b.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0xa4>
      status = ret;
 800476a:	462e      	mov	r6, r5
 800476c:	e7da      	b.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    switch (PeriphClkInit->Sai23ClockSelection)
 800476e:	2601      	movs	r6, #1
 8004770:	4635      	mov	r5, r6
 8004772:	e014      	b.n	800479e <HAL_RCCEx_PeriphCLKConfig+0x11e>
 8004774:	2bc0      	cmp	r3, #192	@ 0xc0
 8004776:	d00a      	beq.n	800478e <HAL_RCCEx_PeriphCLKConfig+0x10e>
 8004778:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800477c:	d007      	beq.n	800478e <HAL_RCCEx_PeriphCLKConfig+0x10e>
 800477e:	2601      	movs	r6, #1
 8004780:	4635      	mov	r5, r6
 8004782:	e00c      	b.n	800479e <HAL_RCCEx_PeriphCLKConfig+0x11e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004784:	4a68      	ldr	r2, [pc, #416]	@ (8004928 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8004786:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8004788:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800478c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 800478e:	bb15      	cbnz	r5, 80047d6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004790:	4a65      	ldr	r2, [pc, #404]	@ (8004928 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8004792:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8004794:	f423 73e0 	bic.w	r3, r3, #448	@ 0x1c0
 8004798:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 800479a:	430b      	orrs	r3, r1
 800479c:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800479e:	6823      	ldr	r3, [r4, #0]
 80047a0:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 80047a4:	d03c      	beq.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    switch (PeriphClkInit->Sai4AClockSelection)
 80047a6:	f8d4 30a8 	ldr.w	r3, [r4, #168]	@ 0xa8
 80047aa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80047ae:	d02f      	beq.n	8004810 <HAL_RCCEx_PeriphCLKConfig+0x190>
 80047b0:	d816      	bhi.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80047b2:	b1f3      	cbz	r3, 80047f2 <HAL_RCCEx_PeriphCLKConfig+0x172>
 80047b4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80047b8:	d10f      	bne.n	80047da <HAL_RCCEx_PeriphCLKConfig+0x15a>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80047ba:	2100      	movs	r1, #0
 80047bc:	f104 0008 	add.w	r0, r4, #8
 80047c0:	f7ff fe56 	bl	8004470 <RCCEx_PLL2_Config>
 80047c4:	4605      	mov	r5, r0
        break;
 80047c6:	e019      	b.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0x17c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80047c8:	2100      	movs	r1, #0
 80047ca:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80047ce:	f7ff fed3 	bl	8004578 <RCCEx_PLL3_Config>
 80047d2:	4605      	mov	r5, r0
        break;
 80047d4:	e7db      	b.n	800478e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      status = ret;
 80047d6:	462e      	mov	r6, r5
 80047d8:	e7e1      	b.n	800479e <HAL_RCCEx_PeriphCLKConfig+0x11e>
    switch (PeriphClkInit->Sai4AClockSelection)
 80047da:	2601      	movs	r6, #1
 80047dc:	4635      	mov	r5, r6
 80047de:	e01f      	b.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
 80047e0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80047e4:	d00a      	beq.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80047e6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80047ea:	d007      	beq.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80047ec:	2601      	movs	r6, #1
 80047ee:	4635      	mov	r5, r6
 80047f0:	e016      	b.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80047f2:	4a4d      	ldr	r2, [pc, #308]	@ (8004928 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 80047f4:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80047f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80047fa:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 80047fc:	b97d      	cbnz	r5, 800481e <HAL_RCCEx_PeriphCLKConfig+0x19e>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80047fe:	4a4a      	ldr	r2, [pc, #296]	@ (8004928 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8004800:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8004802:	f423 0360 	bic.w	r3, r3, #14680064	@ 0xe00000
 8004806:	f8d4 10a8 	ldr.w	r1, [r4, #168]	@ 0xa8
 800480a:	430b      	orrs	r3, r1
 800480c:	6593      	str	r3, [r2, #88]	@ 0x58
 800480e:	e007      	b.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004810:	2100      	movs	r1, #0
 8004812:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8004816:	f7ff feaf 	bl	8004578 <RCCEx_PLL3_Config>
 800481a:	4605      	mov	r5, r0
        break;
 800481c:	e7ee      	b.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0x17c>
      status = ret;
 800481e:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004820:	6823      	ldr	r3, [r4, #0]
 8004822:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 8004826:	d02b      	beq.n	8004880 <HAL_RCCEx_PeriphCLKConfig+0x200>
    switch (PeriphClkInit->Sai4BClockSelection)
 8004828:	f8d4 30ac 	ldr.w	r3, [r4, #172]	@ 0xac
 800482c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004830:	d053      	beq.n	80048da <HAL_RCCEx_PeriphCLKConfig+0x25a>
 8004832:	d80d      	bhi.n	8004850 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
 8004834:	b1ab      	cbz	r3, 8004862 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004836:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800483a:	d106      	bne.n	800484a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800483c:	2100      	movs	r1, #0
 800483e:	f104 0008 	add.w	r0, r4, #8
 8004842:	f7ff fe15 	bl	8004470 <RCCEx_PLL2_Config>
 8004846:	4605      	mov	r5, r0
        break;
 8004848:	e010      	b.n	800486c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    switch (PeriphClkInit->Sai4BClockSelection)
 800484a:	2601      	movs	r6, #1
 800484c:	4635      	mov	r5, r6
 800484e:	e017      	b.n	8004880 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004850:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004854:	d00a      	beq.n	800486c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 8004856:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800485a:	d007      	beq.n	800486c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 800485c:	2601      	movs	r6, #1
 800485e:	4635      	mov	r5, r6
 8004860:	e00e      	b.n	8004880 <HAL_RCCEx_PeriphCLKConfig+0x200>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004862:	4a31      	ldr	r2, [pc, #196]	@ (8004928 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8004864:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8004866:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800486a:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 800486c:	2d00      	cmp	r5, #0
 800486e:	d13b      	bne.n	80048e8 <HAL_RCCEx_PeriphCLKConfig+0x268>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004870:	4a2d      	ldr	r2, [pc, #180]	@ (8004928 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8004872:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8004874:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8004878:	f8d4 10ac 	ldr.w	r1, [r4, #172]	@ 0xac
 800487c:	430b      	orrs	r3, r1
 800487e:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004880:	6823      	ldr	r3, [r4, #0]
 8004882:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8004886:	d013      	beq.n	80048b0 <HAL_RCCEx_PeriphCLKConfig+0x230>
    switch (PeriphClkInit->QspiClockSelection)
 8004888:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800488a:	2b20      	cmp	r3, #32
 800488c:	d036      	beq.n	80048fc <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800488e:	d830      	bhi.n	80048f2 <HAL_RCCEx_PeriphCLKConfig+0x272>
 8004890:	b133      	cbz	r3, 80048a0 <HAL_RCCEx_PeriphCLKConfig+0x220>
 8004892:	2b10      	cmp	r3, #16
 8004894:	d12a      	bne.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0x26c>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004896:	4a24      	ldr	r2, [pc, #144]	@ (8004928 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8004898:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800489a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800489e:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 80048a0:	bb9d      	cbnz	r5, 800490a <HAL_RCCEx_PeriphCLKConfig+0x28a>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80048a2:	4a21      	ldr	r2, [pc, #132]	@ (8004928 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 80048a4:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 80048a6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80048aa:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 80048ac:	430b      	orrs	r3, r1
 80048ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80048b0:	6823      	ldr	r3, [r4, #0]
 80048b2:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 80048b6:	d047      	beq.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
    switch (PeriphClkInit->Spi123ClockSelection)
 80048b8:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80048ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048be:	f000 808d 	beq.w	80049dc <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80048c2:	d827      	bhi.n	8004914 <HAL_RCCEx_PeriphCLKConfig+0x294>
 80048c4:	b393      	cbz	r3, 800492c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
 80048c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048ca:	d120      	bne.n	800490e <HAL_RCCEx_PeriphCLKConfig+0x28e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80048cc:	2100      	movs	r1, #0
 80048ce:	f104 0008 	add.w	r0, r4, #8
 80048d2:	f7ff fdcd 	bl	8004470 <RCCEx_PLL2_Config>
 80048d6:	4605      	mov	r5, r0
        break;
 80048d8:	e02d      	b.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80048da:	2100      	movs	r1, #0
 80048dc:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80048e0:	f7ff fe4a 	bl	8004578 <RCCEx_PLL3_Config>
 80048e4:	4605      	mov	r5, r0
        break;
 80048e6:	e7c1      	b.n	800486c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
      status = ret;
 80048e8:	462e      	mov	r6, r5
 80048ea:	e7c9      	b.n	8004880 <HAL_RCCEx_PeriphCLKConfig+0x200>
    switch (PeriphClkInit->QspiClockSelection)
 80048ec:	2601      	movs	r6, #1
 80048ee:	4635      	mov	r5, r6
 80048f0:	e7de      	b.n	80048b0 <HAL_RCCEx_PeriphCLKConfig+0x230>
 80048f2:	2b30      	cmp	r3, #48	@ 0x30
 80048f4:	d0d4      	beq.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x220>
 80048f6:	2601      	movs	r6, #1
 80048f8:	4635      	mov	r5, r6
 80048fa:	e7d9      	b.n	80048b0 <HAL_RCCEx_PeriphCLKConfig+0x230>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80048fc:	2102      	movs	r1, #2
 80048fe:	f104 0008 	add.w	r0, r4, #8
 8004902:	f7ff fdb5 	bl	8004470 <RCCEx_PLL2_Config>
 8004906:	4605      	mov	r5, r0
        break;
 8004908:	e7ca      	b.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x220>
      status = ret;
 800490a:	462e      	mov	r6, r5
 800490c:	e7d0      	b.n	80048b0 <HAL_RCCEx_PeriphCLKConfig+0x230>
    switch (PeriphClkInit->Spi123ClockSelection)
 800490e:	2601      	movs	r6, #1
 8004910:	4635      	mov	r5, r6
 8004912:	e019      	b.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
 8004914:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004918:	d00d      	beq.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
 800491a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800491e:	d00a      	beq.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
 8004920:	2601      	movs	r6, #1
 8004922:	4635      	mov	r5, r6
 8004924:	e010      	b.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
 8004926:	bf00      	nop
 8004928:	58024400 	.word	0x58024400
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800492c:	4a77      	ldr	r2, [pc, #476]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800492e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8004930:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004934:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8004936:	2d00      	cmp	r5, #0
 8004938:	d157      	bne.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x36a>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800493a:	4a74      	ldr	r2, [pc, #464]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800493c:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800493e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004942:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 8004944:	430b      	orrs	r3, r1
 8004946:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004948:	6823      	ldr	r3, [r4, #0]
 800494a:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 800494e:	d017      	beq.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x300>
    switch (PeriphClkInit->Spi45ClockSelection)
 8004950:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004952:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004956:	d059      	beq.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0x38c>
 8004958:	d84c      	bhi.n	80049f4 <HAL_RCCEx_PeriphCLKConfig+0x374>
 800495a:	b143      	cbz	r3, 800496e <HAL_RCCEx_PeriphCLKConfig+0x2ee>
 800495c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004960:	d145      	bne.n	80049ee <HAL_RCCEx_PeriphCLKConfig+0x36e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004962:	2101      	movs	r1, #1
 8004964:	f104 0008 	add.w	r0, r4, #8
 8004968:	f7ff fd82 	bl	8004470 <RCCEx_PLL2_Config>
 800496c:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800496e:	2d00      	cmp	r5, #0
 8004970:	d153      	bne.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0x39a>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004972:	4a66      	ldr	r2, [pc, #408]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 8004974:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8004976:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 800497a:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 800497c:	430b      	orrs	r3, r1
 800497e:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004980:	6823      	ldr	r3, [r4, #0]
 8004982:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8004986:	d019      	beq.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0x33c>
    switch (PeriphClkInit->Spi6ClockSelection)
 8004988:	f8d4 30b0 	ldr.w	r3, [r4, #176]	@ 0xb0
 800498c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004990:	d054      	beq.n	8004a3c <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8004992:	d847      	bhi.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 8004994:	b143      	cbz	r3, 80049a8 <HAL_RCCEx_PeriphCLKConfig+0x328>
 8004996:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800499a:	d140      	bne.n	8004a1e <HAL_RCCEx_PeriphCLKConfig+0x39e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800499c:	2101      	movs	r1, #1
 800499e:	f104 0008 	add.w	r0, r4, #8
 80049a2:	f7ff fd65 	bl	8004470 <RCCEx_PLL2_Config>
 80049a6:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80049a8:	2d00      	cmp	r5, #0
 80049aa:	d14e      	bne.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80049ac:	4a57      	ldr	r2, [pc, #348]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 80049ae:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80049b0:	f023 43e0 	bic.w	r3, r3, #1879048192	@ 0x70000000
 80049b4:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 80049b8:	430b      	orrs	r3, r1
 80049ba:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80049bc:	6823      	ldr	r3, [r4, #0]
 80049be:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 80049c2:	d051      	beq.n	8004a68 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
    switch (PeriphClkInit->FdcanClockSelection)
 80049c4:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 80049c6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80049ca:	d040      	beq.n	8004a4e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 80049cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80049d0:	d055      	beq.n	8004a7e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d040      	beq.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0x3d8>
 80049d6:	2601      	movs	r6, #1
 80049d8:	4635      	mov	r5, r6
 80049da:	e045      	b.n	8004a68 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80049dc:	2100      	movs	r1, #0
 80049de:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80049e2:	f7ff fdc9 	bl	8004578 <RCCEx_PLL3_Config>
 80049e6:	4605      	mov	r5, r0
        break;
 80049e8:	e7a5      	b.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      status = ret;
 80049ea:	462e      	mov	r6, r5
 80049ec:	e7ac      	b.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
    switch (PeriphClkInit->Spi45ClockSelection)
 80049ee:	2601      	movs	r6, #1
 80049f0:	4635      	mov	r5, r6
 80049f2:	e7c5      	b.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x300>
 80049f4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80049f8:	d0b9      	beq.n	800496e <HAL_RCCEx_PeriphCLKConfig+0x2ee>
 80049fa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80049fe:	d0b6      	beq.n	800496e <HAL_RCCEx_PeriphCLKConfig+0x2ee>
 8004a00:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004a04:	d0b3      	beq.n	800496e <HAL_RCCEx_PeriphCLKConfig+0x2ee>
 8004a06:	2601      	movs	r6, #1
 8004a08:	4635      	mov	r5, r6
 8004a0a:	e7b9      	b.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x300>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004a0c:	2101      	movs	r1, #1
 8004a0e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8004a12:	f7ff fdb1 	bl	8004578 <RCCEx_PLL3_Config>
 8004a16:	4605      	mov	r5, r0
        break;
 8004a18:	e7a9      	b.n	800496e <HAL_RCCEx_PeriphCLKConfig+0x2ee>
      status = ret;
 8004a1a:	462e      	mov	r6, r5
 8004a1c:	e7b0      	b.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x300>
    switch (PeriphClkInit->Spi6ClockSelection)
 8004a1e:	2601      	movs	r6, #1
 8004a20:	4635      	mov	r5, r6
 8004a22:	e7cb      	b.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8004a24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a28:	d0be      	beq.n	80049a8 <HAL_RCCEx_PeriphCLKConfig+0x328>
 8004a2a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004a2e:	d0bb      	beq.n	80049a8 <HAL_RCCEx_PeriphCLKConfig+0x328>
 8004a30:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004a34:	d0b8      	beq.n	80049a8 <HAL_RCCEx_PeriphCLKConfig+0x328>
 8004a36:	2601      	movs	r6, #1
 8004a38:	4635      	mov	r5, r6
 8004a3a:	e7bf      	b.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0x33c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004a3c:	2101      	movs	r1, #1
 8004a3e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8004a42:	f7ff fd99 	bl	8004578 <RCCEx_PLL3_Config>
 8004a46:	4605      	mov	r5, r0
        break;
 8004a48:	e7ae      	b.n	80049a8 <HAL_RCCEx_PeriphCLKConfig+0x328>
      status = ret;
 8004a4a:	462e      	mov	r6, r5
 8004a4c:	e7b6      	b.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0x33c>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a4e:	4a2f      	ldr	r2, [pc, #188]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 8004a50:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8004a52:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a56:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8004a58:	b9c5      	cbnz	r5, 8004a8c <HAL_RCCEx_PeriphCLKConfig+0x40c>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004a5a:	4a2c      	ldr	r2, [pc, #176]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 8004a5c:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8004a5e:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8004a62:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 8004a64:	430b      	orrs	r3, r1
 8004a66:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004a68:	6823      	ldr	r3, [r4, #0]
 8004a6a:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8004a6e:	d01c      	beq.n	8004aaa <HAL_RCCEx_PeriphCLKConfig+0x42a>
    switch (PeriphClkInit->FmcClockSelection)
 8004a70:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8004a72:	2b03      	cmp	r3, #3
 8004a74:	d844      	bhi.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0x480>
 8004a76:	e8df f003 	tbb	[pc, r3]
 8004a7a:	0b10      	.short	0x0b10
 8004a7c:	103c      	.short	0x103c
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004a7e:	2101      	movs	r1, #1
 8004a80:	f104 0008 	add.w	r0, r4, #8
 8004a84:	f7ff fcf4 	bl	8004470 <RCCEx_PLL2_Config>
 8004a88:	4605      	mov	r5, r0
        break;
 8004a8a:	e7e5      	b.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0x3d8>
      status = ret;
 8004a8c:	462e      	mov	r6, r5
 8004a8e:	e7eb      	b.n	8004a68 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a90:	4a1e      	ldr	r2, [pc, #120]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 8004a92:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8004a94:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a98:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8004a9a:	bba5      	cbnz	r5, 8004b06 <HAL_RCCEx_PeriphCLKConfig+0x486>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004a9c:	4a1b      	ldr	r2, [pc, #108]	@ (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 8004a9e:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8004aa0:	f023 0303 	bic.w	r3, r3, #3
 8004aa4:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8004aa6:	430b      	orrs	r3, r1
 8004aa8:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004aaa:	6823      	ldr	r3, [r4, #0]
 8004aac:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8004ab0:	d12e      	bne.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0x490>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004ab2:	6823      	ldr	r3, [r4, #0]
 8004ab4:	f013 0f01 	tst.w	r3, #1
 8004ab8:	f000 80a6 	beq.w	8004c08 <HAL_RCCEx_PeriphCLKConfig+0x588>
    switch (PeriphClkInit->Usart16ClockSelection)
 8004abc:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 8004abe:	2b28      	cmp	r3, #40	@ 0x28
 8004ac0:	f200 80a0 	bhi.w	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x584>
 8004ac4:	e8df f003 	tbb	[pc, r3]
 8004ac8:	9e9e9e8e 	.word	0x9e9e9e8e
 8004acc:	9e9e9e9e 	.word	0x9e9e9e9e
 8004ad0:	9e9e9e88 	.word	0x9e9e9e88
 8004ad4:	9e9e9e9e 	.word	0x9e9e9e9e
 8004ad8:	9e9e9e97 	.word	0x9e9e9e97
 8004adc:	9e9e9e9e 	.word	0x9e9e9e9e
 8004ae0:	9e9e9e8e 	.word	0x9e9e9e8e
 8004ae4:	9e9e9e9e 	.word	0x9e9e9e9e
 8004ae8:	9e9e9e8e 	.word	0x9e9e9e8e
 8004aec:	9e9e9e9e 	.word	0x9e9e9e9e
 8004af0:	8e          	.byte	0x8e
 8004af1:	00          	.byte	0x00
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004af2:	2102      	movs	r1, #2
 8004af4:	f104 0008 	add.w	r0, r4, #8
 8004af8:	f7ff fcba 	bl	8004470 <RCCEx_PLL2_Config>
 8004afc:	4605      	mov	r5, r0
        break;
 8004afe:	e7cc      	b.n	8004a9a <HAL_RCCEx_PeriphCLKConfig+0x41a>
    switch (PeriphClkInit->FmcClockSelection)
 8004b00:	2601      	movs	r6, #1
 8004b02:	4635      	mov	r5, r6
 8004b04:	e7d1      	b.n	8004aaa <HAL_RCCEx_PeriphCLKConfig+0x42a>
      status = ret;
 8004b06:	462e      	mov	r6, r5
 8004b08:	e7cf      	b.n	8004aaa <HAL_RCCEx_PeriphCLKConfig+0x42a>
 8004b0a:	bf00      	nop
 8004b0c:	58024400 	.word	0x58024400
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004b10:	4a58      	ldr	r2, [pc, #352]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004b12:	6813      	ldr	r3, [r2, #0]
 8004b14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b18:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8004b1a:	f7fd fb07 	bl	800212c <HAL_GetTick>
 8004b1e:	4607      	mov	r7, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004b20:	4b54      	ldr	r3, [pc, #336]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8004b28:	d105      	bne.n	8004b36 <HAL_RCCEx_PeriphCLKConfig+0x4b6>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b2a:	f7fd faff 	bl	800212c <HAL_GetTick>
 8004b2e:	1bc0      	subs	r0, r0, r7
 8004b30:	2864      	cmp	r0, #100	@ 0x64
 8004b32:	d9f5      	bls.n	8004b20 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
        ret = HAL_TIMEOUT;
 8004b34:	2503      	movs	r5, #3
    if (ret == HAL_OK)
 8004b36:	2d00      	cmp	r5, #0
 8004b38:	d14a      	bne.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x550>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004b3a:	4b4f      	ldr	r3, [pc, #316]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004b3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b3e:	f8d4 20b4 	ldr.w	r2, [r4, #180]	@ 0xb4
 8004b42:	4053      	eors	r3, r2
 8004b44:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8004b48:	d00c      	beq.n	8004b64 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004b4a:	4b4b      	ldr	r3, [pc, #300]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004b4c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004b4e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8004b52:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004b54:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 8004b58:	6719      	str	r1, [r3, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004b5a:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004b5c:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8004b60:	6719      	str	r1, [r3, #112]	@ 0x70
        RCC->BDCR = tmpreg;
 8004b62:	671a      	str	r2, [r3, #112]	@ 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004b64:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 8004b68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b6c:	d015      	beq.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0x51a>
      if (ret == HAL_OK)
 8004b6e:	bb8d      	cbnz	r5, 8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x554>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004b70:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 8004b74:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8004b78:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 8004b7c:	d01e      	beq.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x53c>
 8004b7e:	4a3e      	ldr	r2, [pc, #248]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004b80:	6913      	ldr	r3, [r2, #16]
 8004b82:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004b86:	6113      	str	r3, [r2, #16]
 8004b88:	493b      	ldr	r1, [pc, #236]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004b8a:	6f0b      	ldr	r3, [r1, #112]	@ 0x70
 8004b8c:	f8d4 20b4 	ldr.w	r2, [r4, #180]	@ 0xb4
 8004b90:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8004b94:	4313      	orrs	r3, r2
 8004b96:	670b      	str	r3, [r1, #112]	@ 0x70
 8004b98:	e78b      	b.n	8004ab2 <HAL_RCCEx_PeriphCLKConfig+0x432>
        tickstart = HAL_GetTick();
 8004b9a:	f7fd fac7 	bl	800212c <HAL_GetTick>
 8004b9e:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004ba0:	4b35      	ldr	r3, [pc, #212]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004ba2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ba4:	f013 0f02 	tst.w	r3, #2
 8004ba8:	d1e1      	bne.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x4ee>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004baa:	f7fd fabf 	bl	800212c <HAL_GetTick>
 8004bae:	1bc0      	subs	r0, r0, r7
 8004bb0:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004bb4:	4298      	cmp	r0, r3
 8004bb6:	d9f3      	bls.n	8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x520>
            ret = HAL_TIMEOUT;
 8004bb8:	2503      	movs	r5, #3
 8004bba:	e7d8      	b.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x4ee>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004bbc:	482e      	ldr	r0, [pc, #184]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004bbe:	6902      	ldr	r2, [r0, #16]
 8004bc0:	f422 527c 	bic.w	r2, r2, #16128	@ 0x3f00
 8004bc4:	492d      	ldr	r1, [pc, #180]	@ (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x5fc>)
 8004bc6:	ea01 1313 	and.w	r3, r1, r3, lsr #4
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	6103      	str	r3, [r0, #16]
 8004bce:	e7db      	b.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0x508>
      status = ret;
 8004bd0:	462e      	mov	r6, r5
 8004bd2:	e76e      	b.n	8004ab2 <HAL_RCCEx_PeriphCLKConfig+0x432>
        status = ret;
 8004bd4:	462e      	mov	r6, r5
 8004bd6:	e76c      	b.n	8004ab2 <HAL_RCCEx_PeriphCLKConfig+0x432>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004bd8:	2101      	movs	r1, #1
 8004bda:	f104 0008 	add.w	r0, r4, #8
 8004bde:	f7ff fc47 	bl	8004470 <RCCEx_PLL2_Config>
 8004be2:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8004be4:	b9e5      	cbnz	r5, 8004c20 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004be6:	4a24      	ldr	r2, [pc, #144]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004be8:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8004bea:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8004bee:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 8004bf0:	430b      	orrs	r3, r1
 8004bf2:	6553      	str	r3, [r2, #84]	@ 0x54
 8004bf4:	e008      	b.n	8004c08 <HAL_RCCEx_PeriphCLKConfig+0x588>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004bf6:	2101      	movs	r1, #1
 8004bf8:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8004bfc:	f7ff fcbc 	bl	8004578 <RCCEx_PLL3_Config>
 8004c00:	4605      	mov	r5, r0
        break;
 8004c02:	e7ef      	b.n	8004be4 <HAL_RCCEx_PeriphCLKConfig+0x564>
    switch (PeriphClkInit->Usart16ClockSelection)
 8004c04:	2601      	movs	r6, #1
 8004c06:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004c08:	6823      	ldr	r3, [r4, #0]
 8004c0a:	f013 0f02 	tst.w	r3, #2
 8004c0e:	d017      	beq.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004c10:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8004c12:	2b05      	cmp	r3, #5
 8004c14:	d829      	bhi.n	8004c6a <HAL_RCCEx_PeriphCLKConfig+0x5ea>
 8004c16:	e8df f003 	tbb	[pc, r3]
 8004c1a:	050b      	.short	0x050b
 8004c1c:	0b0b0b21 	.word	0x0b0b0b21
      status = ret;
 8004c20:	462e      	mov	r6, r5
 8004c22:	e7f1      	b.n	8004c08 <HAL_RCCEx_PeriphCLKConfig+0x588>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004c24:	2101      	movs	r1, #1
 8004c26:	f104 0008 	add.w	r0, r4, #8
 8004c2a:	f7ff fc21 	bl	8004470 <RCCEx_PLL2_Config>
 8004c2e:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8004c30:	b9f5      	cbnz	r5, 8004c70 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004c32:	4a11      	ldr	r2, [pc, #68]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004c34:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8004c36:	f023 0307 	bic.w	r3, r3, #7
 8004c3a:	6fa1      	ldr	r1, [r4, #120]	@ 0x78
 8004c3c:	430b      	orrs	r3, r1
 8004c3e:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004c40:	6823      	ldr	r3, [r4, #0]
 8004c42:	f013 0f04 	tst.w	r3, #4
 8004c46:	d02c      	beq.n	8004ca2 <HAL_RCCEx_PeriphCLKConfig+0x622>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004c48:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 8004c4c:	2b05      	cmp	r3, #5
 8004c4e:	f200 80dc 	bhi.w	8004e0a <HAL_RCCEx_PeriphCLKConfig+0x78a>
 8004c52:	e8df f003 	tbb	[pc, r3]
 8004c56:	151b      	.short	0x151b
 8004c58:	1b1b1bd3 	.word	0x1b1b1bd3
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004c5c:	2101      	movs	r1, #1
 8004c5e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8004c62:	f7ff fc89 	bl	8004578 <RCCEx_PLL3_Config>
 8004c66:	4605      	mov	r5, r0
        break;
 8004c68:	e7e2      	b.n	8004c30 <HAL_RCCEx_PeriphCLKConfig+0x5b0>
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004c6a:	2601      	movs	r6, #1
 8004c6c:	4635      	mov	r5, r6
 8004c6e:	e7e7      	b.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
      status = ret;
 8004c70:	462e      	mov	r6, r5
 8004c72:	e7e5      	b.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004c74:	58024800 	.word	0x58024800
 8004c78:	58024400 	.word	0x58024400
 8004c7c:	00ffffcf 	.word	0x00ffffcf
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004c80:	2101      	movs	r1, #1
 8004c82:	f104 0008 	add.w	r0, r4, #8
 8004c86:	f7ff fbf3 	bl	8004470 <RCCEx_PLL2_Config>
 8004c8a:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8004c8c:	2d00      	cmp	r5, #0
 8004c8e:	f040 80bf 	bne.w	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x790>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004c92:	4ab3      	ldr	r2, [pc, #716]	@ (8004f60 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 8004c94:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8004c96:	f023 0307 	bic.w	r3, r3, #7
 8004c9a:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 8004c9e:	430b      	orrs	r3, r1
 8004ca0:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004ca2:	6823      	ldr	r3, [r4, #0]
 8004ca4:	f013 0f20 	tst.w	r3, #32
 8004ca8:	d01d      	beq.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x666>
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004caa:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8004cae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004cb2:	f000 80c1 	beq.w	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x7b8>
 8004cb6:	f200 80b0 	bhi.w	8004e1a <HAL_RCCEx_PeriphCLKConfig+0x79a>
 8004cba:	b14b      	cbz	r3, 8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8004cbc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004cc0:	f040 80a8 	bne.w	8004e14 <HAL_RCCEx_PeriphCLKConfig+0x794>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004cc4:	2100      	movs	r1, #0
 8004cc6:	f104 0008 	add.w	r0, r4, #8
 8004cca:	f7ff fbd1 	bl	8004470 <RCCEx_PLL2_Config>
 8004cce:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8004cd0:	2d00      	cmp	r5, #0
 8004cd2:	f040 80b8 	bne.w	8004e46 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004cd6:	4aa2      	ldr	r2, [pc, #648]	@ (8004f60 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 8004cd8:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8004cda:	f023 43e0 	bic.w	r3, r3, #1879048192	@ 0x70000000
 8004cde:	f8d4 1090 	ldr.w	r1, [r4, #144]	@ 0x90
 8004ce2:	430b      	orrs	r3, r1
 8004ce4:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004ce6:	6823      	ldr	r3, [r4, #0]
 8004ce8:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8004cec:	d01d      	beq.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004cee:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 8004cf2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004cf6:	f000 80ba 	beq.w	8004e6e <HAL_RCCEx_PeriphCLKConfig+0x7ee>
 8004cfa:	f200 80a9 	bhi.w	8004e50 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
 8004cfe:	b14b      	cbz	r3, 8004d14 <HAL_RCCEx_PeriphCLKConfig+0x694>
 8004d00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d04:	f040 80a1 	bne.w	8004e4a <HAL_RCCEx_PeriphCLKConfig+0x7ca>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004d08:	2100      	movs	r1, #0
 8004d0a:	f104 0008 	add.w	r0, r4, #8
 8004d0e:	f7ff fbaf 	bl	8004470 <RCCEx_PLL2_Config>
 8004d12:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8004d14:	2d00      	cmp	r5, #0
 8004d16:	f040 80b1 	bne.w	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004d1a:	4a91      	ldr	r2, [pc, #580]	@ (8004f60 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 8004d1c:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8004d1e:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 8004d22:	f8d4 109c 	ldr.w	r1, [r4, #156]	@ 0x9c
 8004d26:	430b      	orrs	r3, r1
 8004d28:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004d2a:	6823      	ldr	r3, [r4, #0]
 8004d2c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004d30:	d01d      	beq.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x6ee>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004d32:	f8d4 30a0 	ldr.w	r3, [r4, #160]	@ 0xa0
 8004d36:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004d3a:	f000 80b3 	beq.w	8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x824>
 8004d3e:	f200 80a2 	bhi.w	8004e86 <HAL_RCCEx_PeriphCLKConfig+0x806>
 8004d42:	b14b      	cbz	r3, 8004d58 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8004d44:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d48:	f040 809a 	bne.w	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x800>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004d4c:	2100      	movs	r1, #0
 8004d4e:	f104 0008 	add.w	r0, r4, #8
 8004d52:	f7ff fb8d 	bl	8004470 <RCCEx_PLL2_Config>
 8004d56:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8004d58:	2d00      	cmp	r5, #0
 8004d5a:	f040 80aa 	bne.w	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0x832>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004d5e:	4a80      	ldr	r2, [pc, #512]	@ (8004f60 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 8004d60:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8004d62:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8004d66:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 8004d6a:	430b      	orrs	r3, r1
 8004d6c:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004d6e:	6823      	ldr	r3, [r4, #0]
 8004d70:	f013 0f08 	tst.w	r3, #8
 8004d74:	d00d      	beq.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0x712>
    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004d76:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8004d7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d7e:	f000 809a 	beq.w	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0x836>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004d82:	4a77      	ldr	r2, [pc, #476]	@ (8004f60 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 8004d84:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8004d86:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004d8a:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 8004d8e:	430b      	orrs	r3, r1
 8004d90:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004d92:	6823      	ldr	r3, [r4, #0]
 8004d94:	f013 0f10 	tst.w	r3, #16
 8004d98:	d00d      	beq.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0x736>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004d9a:	f8d4 3098 	ldr.w	r3, [r4, #152]	@ 0x98
 8004d9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004da2:	f000 8092 	beq.w	8004eca <HAL_RCCEx_PeriphCLKConfig+0x84a>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004da6:	4a6e      	ldr	r2, [pc, #440]	@ (8004f60 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 8004da8:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8004daa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004dae:	f8d4 1098 	ldr.w	r1, [r4, #152]	@ 0x98
 8004db2:	430b      	orrs	r3, r1
 8004db4:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004db6:	6823      	ldr	r3, [r4, #0]
 8004db8:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8004dbc:	f000 809a 	beq.w	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x874>
    switch (PeriphClkInit->AdcClockSelection)
 8004dc0:	f8d4 30a4 	ldr.w	r3, [r4, #164]	@ 0xa4
 8004dc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004dc8:	f000 8089 	beq.w	8004ede <HAL_RCCEx_PeriphCLKConfig+0x85e>
 8004dcc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004dd0:	d008      	beq.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0x764>
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	f040 808a 	bne.w	8004eec <HAL_RCCEx_PeriphCLKConfig+0x86c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004dd8:	2100      	movs	r1, #0
 8004dda:	f104 0008 	add.w	r0, r4, #8
 8004dde:	f7ff fb47 	bl	8004470 <RCCEx_PLL2_Config>
 8004de2:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8004de4:	2d00      	cmp	r5, #0
 8004de6:	f040 8084 	bne.w	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0x872>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004dea:	4a5d      	ldr	r2, [pc, #372]	@ (8004f60 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 8004dec:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8004dee:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8004df2:	f8d4 10a4 	ldr.w	r1, [r4, #164]	@ 0xa4
 8004df6:	430b      	orrs	r3, r1
 8004df8:	6593      	str	r3, [r2, #88]	@ 0x58
 8004dfa:	e07b      	b.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x874>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004dfc:	2101      	movs	r1, #1
 8004dfe:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8004e02:	f7ff fbb9 	bl	8004578 <RCCEx_PLL3_Config>
 8004e06:	4605      	mov	r5, r0
        break;
 8004e08:	e740      	b.n	8004c8c <HAL_RCCEx_PeriphCLKConfig+0x60c>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004e0a:	2601      	movs	r6, #1
 8004e0c:	4635      	mov	r5, r6
 8004e0e:	e748      	b.n	8004ca2 <HAL_RCCEx_PeriphCLKConfig+0x622>
      status = ret;
 8004e10:	462e      	mov	r6, r5
 8004e12:	e746      	b.n	8004ca2 <HAL_RCCEx_PeriphCLKConfig+0x622>
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004e14:	2601      	movs	r6, #1
 8004e16:	4635      	mov	r5, r6
 8004e18:	e765      	b.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x666>
 8004e1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e1e:	f43f af57 	beq.w	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8004e22:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004e26:	f43f af53 	beq.w	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8004e2a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004e2e:	f43f af4f 	beq.w	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8004e32:	2601      	movs	r6, #1
 8004e34:	4635      	mov	r5, r6
 8004e36:	e756      	b.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x666>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004e38:	2102      	movs	r1, #2
 8004e3a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8004e3e:	f7ff fb9b 	bl	8004578 <RCCEx_PLL3_Config>
 8004e42:	4605      	mov	r5, r0
        break;
 8004e44:	e744      	b.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x650>
      status = ret;
 8004e46:	462e      	mov	r6, r5
 8004e48:	e74d      	b.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x666>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004e4a:	2601      	movs	r6, #1
 8004e4c:	4635      	mov	r5, r6
 8004e4e:	e76c      	b.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 8004e50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e54:	f43f af5e 	beq.w	8004d14 <HAL_RCCEx_PeriphCLKConfig+0x694>
 8004e58:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004e5c:	f43f af5a 	beq.w	8004d14 <HAL_RCCEx_PeriphCLKConfig+0x694>
 8004e60:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004e64:	f43f af56 	beq.w	8004d14 <HAL_RCCEx_PeriphCLKConfig+0x694>
 8004e68:	2601      	movs	r6, #1
 8004e6a:	4635      	mov	r5, r6
 8004e6c:	e75d      	b.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0x6aa>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004e6e:	2102      	movs	r1, #2
 8004e70:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8004e74:	f7ff fb80 	bl	8004578 <RCCEx_PLL3_Config>
 8004e78:	4605      	mov	r5, r0
        break;
 8004e7a:	e74b      	b.n	8004d14 <HAL_RCCEx_PeriphCLKConfig+0x694>
      status = ret;
 8004e7c:	462e      	mov	r6, r5
 8004e7e:	e754      	b.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004e80:	2601      	movs	r6, #1
 8004e82:	4635      	mov	r5, r6
 8004e84:	e773      	b.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 8004e86:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e8a:	f43f af65 	beq.w	8004d58 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8004e8e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004e92:	f43f af61 	beq.w	8004d58 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8004e96:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004e9a:	f43f af5d 	beq.w	8004d58 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8004e9e:	2601      	movs	r6, #1
 8004ea0:	4635      	mov	r5, r6
 8004ea2:	e764      	b.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x6ee>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004ea4:	2102      	movs	r1, #2
 8004ea6:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8004eaa:	f7ff fb65 	bl	8004578 <RCCEx_PLL3_Config>
 8004eae:	4605      	mov	r5, r0
        break;
 8004eb0:	e752      	b.n	8004d58 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      status = ret;
 8004eb2:	462e      	mov	r6, r5
 8004eb4:	e75b      	b.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x6ee>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004eb6:	2102      	movs	r1, #2
 8004eb8:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8004ebc:	f7ff fb5c 	bl	8004578 <RCCEx_PLL3_Config>
 8004ec0:	2800      	cmp	r0, #0
 8004ec2:	f43f af5e 	beq.w	8004d82 <HAL_RCCEx_PeriphCLKConfig+0x702>
        status = HAL_ERROR;
 8004ec6:	2601      	movs	r6, #1
 8004ec8:	e75b      	b.n	8004d82 <HAL_RCCEx_PeriphCLKConfig+0x702>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004eca:	2102      	movs	r1, #2
 8004ecc:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8004ed0:	f7ff fb52 	bl	8004578 <RCCEx_PLL3_Config>
 8004ed4:	2800      	cmp	r0, #0
 8004ed6:	f43f af66 	beq.w	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x726>
        status = HAL_ERROR;
 8004eda:	2601      	movs	r6, #1
 8004edc:	e763      	b.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x726>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004ede:	2102      	movs	r1, #2
 8004ee0:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8004ee4:	f7ff fb48 	bl	8004578 <RCCEx_PLL3_Config>
 8004ee8:	4605      	mov	r5, r0
        break;
 8004eea:	e77b      	b.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0x764>
    switch (PeriphClkInit->AdcClockSelection)
 8004eec:	2601      	movs	r6, #1
 8004eee:	4635      	mov	r5, r6
 8004ef0:	e000      	b.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x874>
      status = ret;
 8004ef2:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004ef4:	6823      	ldr	r3, [r4, #0]
 8004ef6:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 8004efa:	d018      	beq.n	8004f2e <HAL_RCCEx_PeriphCLKConfig+0x8ae>
    switch (PeriphClkInit->UsbClockSelection)
 8004efc:	f8d4 3088 	ldr.w	r3, [r4, #136]	@ 0x88
 8004f00:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004f04:	d01f      	beq.n	8004f46 <HAL_RCCEx_PeriphCLKConfig+0x8c6>
 8004f06:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004f0a:	d007      	beq.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x89c>
 8004f0c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004f10:	d120      	bne.n	8004f54 <HAL_RCCEx_PeriphCLKConfig+0x8d4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f12:	4a13      	ldr	r2, [pc, #76]	@ (8004f60 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 8004f14:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8004f16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f1a:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8004f1c:	b9ed      	cbnz	r5, 8004f5a <HAL_RCCEx_PeriphCLKConfig+0x8da>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004f1e:	4a10      	ldr	r2, [pc, #64]	@ (8004f60 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 8004f20:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8004f22:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8004f26:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 8004f2a:	430b      	orrs	r3, r1
 8004f2c:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004f2e:	6823      	ldr	r3, [r4, #0]
 8004f30:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8004f34:	d02c      	beq.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x910>
    switch (PeriphClkInit->SdmmcClockSelection)
 8004f36:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8004f38:	b1a3      	cbz	r3, 8004f64 <HAL_RCCEx_PeriphCLKConfig+0x8e4>
 8004f3a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f3e:	d01f      	beq.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0x900>
 8004f40:	2601      	movs	r6, #1
 8004f42:	4635      	mov	r5, r6
 8004f44:	e024      	b.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x910>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004f46:	2101      	movs	r1, #1
 8004f48:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8004f4c:	f7ff fb14 	bl	8004578 <RCCEx_PLL3_Config>
 8004f50:	4605      	mov	r5, r0
        break;
 8004f52:	e7e3      	b.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x89c>
    switch (PeriphClkInit->UsbClockSelection)
 8004f54:	2601      	movs	r6, #1
 8004f56:	4635      	mov	r5, r6
 8004f58:	e7e9      	b.n	8004f2e <HAL_RCCEx_PeriphCLKConfig+0x8ae>
      status = ret;
 8004f5a:	462e      	mov	r6, r5
 8004f5c:	e7e7      	b.n	8004f2e <HAL_RCCEx_PeriphCLKConfig+0x8ae>
 8004f5e:	bf00      	nop
 8004f60:	58024400 	.word	0x58024400
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f64:	4a70      	ldr	r2, [pc, #448]	@ (8005128 <HAL_RCCEx_PeriphCLKConfig+0xaa8>)
 8004f66:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8004f68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f6c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8004f6e:	b975      	cbnz	r5, 8004f8e <HAL_RCCEx_PeriphCLKConfig+0x90e>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004f70:	4a6d      	ldr	r2, [pc, #436]	@ (8005128 <HAL_RCCEx_PeriphCLKConfig+0xaa8>)
 8004f72:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8004f74:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f78:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 8004f7a:	430b      	orrs	r3, r1
 8004f7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004f7e:	e007      	b.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x910>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004f80:	2102      	movs	r1, #2
 8004f82:	f104 0008 	add.w	r0, r4, #8
 8004f86:	f7ff fa73 	bl	8004470 <RCCEx_PLL2_Config>
 8004f8a:	4605      	mov	r5, r0
        break;
 8004f8c:	e7ef      	b.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
      status = ret;
 8004f8e:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004f90:	6823      	ldr	r3, [r4, #0]
 8004f92:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 8004f96:	d111      	bne.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x93c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004f98:	6823      	ldr	r3, [r4, #0]
 8004f9a:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8004f9e:	d028      	beq.n	8004ff2 <HAL_RCCEx_PeriphCLKConfig+0x972>
    switch (PeriphClkInit->RngClockSelection)
 8004fa0:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8004fa4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004fa8:	d014      	beq.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x954>
 8004faa:	d910      	bls.n	8004fce <HAL_RCCEx_PeriphCLKConfig+0x94e>
 8004fac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004fb0:	d015      	beq.n	8004fde <HAL_RCCEx_PeriphCLKConfig+0x95e>
 8004fb2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004fb6:	d012      	beq.n	8004fde <HAL_RCCEx_PeriphCLKConfig+0x95e>
 8004fb8:	2601      	movs	r6, #1
 8004fba:	e01a      	b.n	8004ff2 <HAL_RCCEx_PeriphCLKConfig+0x972>
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004fbc:	2102      	movs	r1, #2
 8004fbe:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8004fc2:	f7ff fad9 	bl	8004578 <RCCEx_PLL3_Config>
 8004fc6:	2800      	cmp	r0, #0
 8004fc8:	d0e6      	beq.n	8004f98 <HAL_RCCEx_PeriphCLKConfig+0x918>
      status = HAL_ERROR;
 8004fca:	2601      	movs	r6, #1
 8004fcc:	e7e4      	b.n	8004f98 <HAL_RCCEx_PeriphCLKConfig+0x918>
    switch (PeriphClkInit->RngClockSelection)
 8004fce:	b133      	cbz	r3, 8004fde <HAL_RCCEx_PeriphCLKConfig+0x95e>
 8004fd0:	2601      	movs	r6, #1
 8004fd2:	e00e      	b.n	8004ff2 <HAL_RCCEx_PeriphCLKConfig+0x972>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004fd4:	4a54      	ldr	r2, [pc, #336]	@ (8005128 <HAL_RCCEx_PeriphCLKConfig+0xaa8>)
 8004fd6:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8004fd8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004fdc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8004fde:	2d00      	cmp	r5, #0
 8004fe0:	d169      	bne.n	80050b6 <HAL_RCCEx_PeriphCLKConfig+0xa36>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004fe2:	4a51      	ldr	r2, [pc, #324]	@ (8005128 <HAL_RCCEx_PeriphCLKConfig+0xaa8>)
 8004fe4:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8004fe6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004fea:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 8004fee:	430b      	orrs	r3, r1
 8004ff0:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004ff2:	6823      	ldr	r3, [r4, #0]
 8004ff4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8004ff8:	d006      	beq.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0x988>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004ffa:	4a4b      	ldr	r2, [pc, #300]	@ (8005128 <HAL_RCCEx_PeriphCLKConfig+0xaa8>)
 8004ffc:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8004ffe:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005002:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 8005004:	430b      	orrs	r3, r1
 8005006:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005008:	6823      	ldr	r3, [r4, #0]
 800500a:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 800500e:	d007      	beq.n	8005020 <HAL_RCCEx_PeriphCLKConfig+0x9a0>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005010:	4a45      	ldr	r2, [pc, #276]	@ (8005128 <HAL_RCCEx_PeriphCLKConfig+0xaa8>)
 8005012:	6913      	ldr	r3, [r2, #16]
 8005014:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005018:	f8d4 10b8 	ldr.w	r1, [r4, #184]	@ 0xb8
 800501c:	430b      	orrs	r3, r1
 800501e:	6113      	str	r3, [r2, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005020:	6823      	ldr	r3, [r4, #0]
 8005022:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 8005026:	d006      	beq.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005028:	4a3f      	ldr	r2, [pc, #252]	@ (8005128 <HAL_RCCEx_PeriphCLKConfig+0xaa8>)
 800502a:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800502c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005030:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 8005032:	430b      	orrs	r3, r1
 8005034:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005036:	6823      	ldr	r3, [r4, #0]
 8005038:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800503c:	d009      	beq.n	8005052 <HAL_RCCEx_PeriphCLKConfig+0x9d2>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800503e:	4b3a      	ldr	r3, [pc, #232]	@ (8005128 <HAL_RCCEx_PeriphCLKConfig+0xaa8>)
 8005040:	691a      	ldr	r2, [r3, #16]
 8005042:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005046:	611a      	str	r2, [r3, #16]
 8005048:	691a      	ldr	r2, [r3, #16]
 800504a:	f8d4 10bc 	ldr.w	r1, [r4, #188]	@ 0xbc
 800504e:	430a      	orrs	r2, r1
 8005050:	611a      	str	r2, [r3, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005052:	6823      	ldr	r3, [r4, #0]
 8005054:	2b00      	cmp	r3, #0
 8005056:	da06      	bge.n	8005066 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005058:	4a33      	ldr	r2, [pc, #204]	@ (8005128 <HAL_RCCEx_PeriphCLKConfig+0xaa8>)
 800505a:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 800505c:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8005060:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8005062:	430b      	orrs	r3, r1
 8005064:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005066:	6823      	ldr	r3, [r4, #0]
 8005068:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 800506c:	d007      	beq.n	800507e <HAL_RCCEx_PeriphCLKConfig+0x9fe>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800506e:	4a2e      	ldr	r2, [pc, #184]	@ (8005128 <HAL_RCCEx_PeriphCLKConfig+0xaa8>)
 8005070:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8005072:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8005076:	f8d4 108c 	ldr.w	r1, [r4, #140]	@ 0x8c
 800507a:	430b      	orrs	r3, r1
 800507c:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800507e:	6863      	ldr	r3, [r4, #4]
 8005080:	f013 0f01 	tst.w	r3, #1
 8005084:	d119      	bne.n	80050ba <HAL_RCCEx_PeriphCLKConfig+0xa3a>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005086:	6863      	ldr	r3, [r4, #4]
 8005088:	f013 0f02 	tst.w	r3, #2
 800508c:	d11e      	bne.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0xa4c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800508e:	6863      	ldr	r3, [r4, #4]
 8005090:	f013 0f04 	tst.w	r3, #4
 8005094:	d123      	bne.n	80050de <HAL_RCCEx_PeriphCLKConfig+0xa5e>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005096:	6863      	ldr	r3, [r4, #4]
 8005098:	f013 0f08 	tst.w	r3, #8
 800509c:	d128      	bne.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0xa70>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800509e:	6863      	ldr	r3, [r4, #4]
 80050a0:	f013 0f10 	tst.w	r3, #16
 80050a4:	d12d      	bne.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0xa82>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80050a6:	6863      	ldr	r3, [r4, #4]
 80050a8:	f013 0f20 	tst.w	r3, #32
 80050ac:	d132      	bne.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0xa94>
  if (status == HAL_OK)
 80050ae:	b106      	cbz	r6, 80050b2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
  return HAL_ERROR;
 80050b0:	2601      	movs	r6, #1
}
 80050b2:	4630      	mov	r0, r6
 80050b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      status = ret;
 80050b6:	462e      	mov	r6, r5
 80050b8:	e79b      	b.n	8004ff2 <HAL_RCCEx_PeriphCLKConfig+0x972>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80050ba:	2100      	movs	r1, #0
 80050bc:	f104 0008 	add.w	r0, r4, #8
 80050c0:	f7ff f9d6 	bl	8004470 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 80050c4:	2800      	cmp	r0, #0
 80050c6:	d0de      	beq.n	8005086 <HAL_RCCEx_PeriphCLKConfig+0xa06>
      status = ret;
 80050c8:	4606      	mov	r6, r0
 80050ca:	e7dc      	b.n	8005086 <HAL_RCCEx_PeriphCLKConfig+0xa06>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80050cc:	2101      	movs	r1, #1
 80050ce:	f104 0008 	add.w	r0, r4, #8
 80050d2:	f7ff f9cd 	bl	8004470 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 80050d6:	2800      	cmp	r0, #0
 80050d8:	d0d9      	beq.n	800508e <HAL_RCCEx_PeriphCLKConfig+0xa0e>
      status = ret;
 80050da:	4606      	mov	r6, r0
 80050dc:	e7d7      	b.n	800508e <HAL_RCCEx_PeriphCLKConfig+0xa0e>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80050de:	2102      	movs	r1, #2
 80050e0:	f104 0008 	add.w	r0, r4, #8
 80050e4:	f7ff f9c4 	bl	8004470 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 80050e8:	2800      	cmp	r0, #0
 80050ea:	d0d4      	beq.n	8005096 <HAL_RCCEx_PeriphCLKConfig+0xa16>
      status = ret;
 80050ec:	4606      	mov	r6, r0
 80050ee:	e7d2      	b.n	8005096 <HAL_RCCEx_PeriphCLKConfig+0xa16>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80050f0:	2100      	movs	r1, #0
 80050f2:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80050f6:	f7ff fa3f 	bl	8004578 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 80050fa:	2800      	cmp	r0, #0
 80050fc:	d0cf      	beq.n	800509e <HAL_RCCEx_PeriphCLKConfig+0xa1e>
      status = ret;
 80050fe:	4606      	mov	r6, r0
 8005100:	e7cd      	b.n	800509e <HAL_RCCEx_PeriphCLKConfig+0xa1e>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005102:	2101      	movs	r1, #1
 8005104:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005108:	f7ff fa36 	bl	8004578 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 800510c:	2800      	cmp	r0, #0
 800510e:	d0ca      	beq.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0xa26>
      status = ret;
 8005110:	4606      	mov	r6, r0
 8005112:	e7c8      	b.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0xa26>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005114:	2102      	movs	r1, #2
 8005116:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800511a:	f7ff fa2d 	bl	8004578 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 800511e:	2800      	cmp	r0, #0
 8005120:	d0c5      	beq.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0xa2e>
  return HAL_ERROR;
 8005122:	2601      	movs	r6, #1
 8005124:	e7c5      	b.n	80050b2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
 8005126:	bf00      	nop
 8005128:	58024400 	.word	0x58024400

0800512c <HAL_RCCEx_GetD3PCLK1Freq>:
{
 800512c:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800512e:	f7ff f941 	bl	80043b4 <HAL_RCC_GetHCLKFreq>
 8005132:	4b05      	ldr	r3, [pc, #20]	@ (8005148 <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 8005134:	6a1b      	ldr	r3, [r3, #32]
 8005136:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800513a:	4a04      	ldr	r2, [pc, #16]	@ (800514c <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 800513c:	5cd3      	ldrb	r3, [r2, r3]
 800513e:	f003 031f 	and.w	r3, r3, #31
}
 8005142:	40d8      	lsrs	r0, r3
 8005144:	bd08      	pop	{r3, pc}
 8005146:	bf00      	nop
 8005148:	58024400 	.word	0x58024400
 800514c:	0800c438 	.word	0x0800c438

08005150 <HAL_RCCEx_GetPLL2ClockFreq>:
{
 8005150:	b410      	push	{r4}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005152:	4b79      	ldr	r3, [pc, #484]	@ (8005338 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8005154:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005156:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 8005158:	f3c4 3c05 	ubfx	ip, r4, #12, #6
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800515c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800515e:	f3c1 1100 	ubfx	r1, r1, #4, #1
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8005162:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005164:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 8005168:	fb01 f303 	mul.w	r3, r1, r3
  if (pll2m != 0U)
 800516c:	f414 3f7c 	tst.w	r4, #258048	@ 0x3f000
 8005170:	f000 80dd 	beq.w	800532e <HAL_RCCEx_GetPLL2ClockFreq+0x1de>
 8005174:	f002 0203 	and.w	r2, r2, #3
 8005178:	ee07 3a90 	vmov	s15, r3
 800517c:	eef8 7a67 	vcvt.f32.u32	s15, s15
    switch (pllsource)
 8005180:	2a01      	cmp	r2, #1
 8005182:	d04b      	beq.n	800521c <HAL_RCCEx_GetPLL2ClockFreq+0xcc>
 8005184:	2a02      	cmp	r2, #2
 8005186:	f000 8098 	beq.w	80052ba <HAL_RCCEx_GetPLL2ClockFreq+0x16a>
 800518a:	2a00      	cmp	r2, #0
 800518c:	f040 80b2 	bne.w	80052f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005190:	4b69      	ldr	r3, [pc, #420]	@ (8005338 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f013 0f20 	tst.w	r3, #32
 8005198:	d023      	beq.n	80051e2 <HAL_RCCEx_GetPLL2ClockFreq+0x92>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800519a:	4967      	ldr	r1, [pc, #412]	@ (8005338 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 800519c:	680a      	ldr	r2, [r1, #0]
 800519e:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 80051a2:	4b66      	ldr	r3, [pc, #408]	@ (800533c <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>)
 80051a4:	40d3      	lsrs	r3, r2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80051a6:	ee07 3a10 	vmov	s14, r3
 80051aa:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80051ae:	ee07 ca10 	vmov	s14, ip
 80051b2:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 80051b6:	ee86 7a86 	vdiv.f32	s14, s13, s12
 80051ba:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 80051bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051c0:	ee06 3a90 	vmov	s13, r3
 80051c4:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80051c8:	ed9f 6a5d 	vldr	s12, [pc, #372]	@ 8005340 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 80051cc:	ee67 7a86 	vmul.f32	s15, s15, s12
 80051d0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80051d4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80051d8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80051dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80051e0:	e038      	b.n	8005254 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80051e2:	ee07 ca10 	vmov	s14, ip
 80051e6:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80051ea:	ed9f 6a56 	vldr	s12, [pc, #344]	@ 8005344 <HAL_RCCEx_GetPLL2ClockFreq+0x1f4>
 80051ee:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80051f2:	4b51      	ldr	r3, [pc, #324]	@ (8005338 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 80051f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051fa:	ee06 3a90 	vmov	s13, r3
 80051fe:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8005202:	ed9f 6a4f 	vldr	s12, [pc, #316]	@ 8005340 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 8005206:	ee67 7a86 	vmul.f32	s15, s15, s12
 800520a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800520e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005212:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005216:	ee27 7a27 	vmul.f32	s14, s14, s15
 800521a:	e01b      	b.n	8005254 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800521c:	ee07 ca10 	vmov	s14, ip
 8005220:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8005224:	ed9f 6a48 	vldr	s12, [pc, #288]	@ 8005348 <HAL_RCCEx_GetPLL2ClockFreq+0x1f8>
 8005228:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800522c:	4b42      	ldr	r3, [pc, #264]	@ (8005338 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 800522e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005230:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005234:	ee06 3a90 	vmov	s13, r3
 8005238:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800523c:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 8005340 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 8005240:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005244:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005248:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800524c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005250:	ee27 7a27 	vmul.f32	s14, s14, s15
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005254:	4a38      	ldr	r2, [pc, #224]	@ (8005338 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8005256:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8005258:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800525c:	ee07 3a90 	vmov	s15, r3
 8005260:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005264:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005268:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800526c:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8005270:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 8005274:	ed80 6a00 	vstr	s12, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8005278:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 800527a:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800527e:	ee07 3a90 	vmov	s15, r3
 8005282:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005286:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800528a:	ee87 6a27 	vdiv.f32	s12, s14, s15
 800528e:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 8005292:	ed80 6a01 	vstr	s12, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005296:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8005298:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800529c:	ee07 3a90 	vmov	s15, r3
 80052a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052a4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80052a8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80052ac:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80052b0:	edc0 6a02 	vstr	s13, [r0, #8]
}
 80052b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80052b8:	4770      	bx	lr
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80052ba:	ee07 ca10 	vmov	s14, ip
 80052be:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80052c2:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 800534c <HAL_RCCEx_GetPLL2ClockFreq+0x1fc>
 80052c6:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80052ca:	4b1b      	ldr	r3, [pc, #108]	@ (8005338 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 80052cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052d2:	ee06 3a90 	vmov	s13, r3
 80052d6:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80052da:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 8005340 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 80052de:	ee67 7a86 	vmul.f32	s15, s15, s12
 80052e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80052e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80052ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80052ee:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 80052f2:	e7af      	b.n	8005254 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80052f4:	ee07 ca10 	vmov	s14, ip
 80052f8:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80052fc:	ed9f 6a12 	vldr	s12, [pc, #72]	@ 8005348 <HAL_RCCEx_GetPLL2ClockFreq+0x1f8>
 8005300:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8005304:	4b0c      	ldr	r3, [pc, #48]	@ (8005338 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8005306:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005308:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800530c:	ee06 3a90 	vmov	s13, r3
 8005310:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8005314:	ed9f 6a0a 	vldr	s12, [pc, #40]	@ 8005340 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 8005318:	ee67 7a86 	vmul.f32	s15, s15, s12
 800531c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005320:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005324:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005328:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 800532c:	e792      	b.n	8005254 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800532e:	2300      	movs	r3, #0
 8005330:	6003      	str	r3, [r0, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005332:	6043      	str	r3, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005334:	6083      	str	r3, [r0, #8]
}
 8005336:	e7bd      	b.n	80052b4 <HAL_RCCEx_GetPLL2ClockFreq+0x164>
 8005338:	58024400 	.word	0x58024400
 800533c:	03d09000 	.word	0x03d09000
 8005340:	39000000 	.word	0x39000000
 8005344:	4c742400 	.word	0x4c742400
 8005348:	4a742400 	.word	0x4a742400
 800534c:	4af42400 	.word	0x4af42400

08005350 <HAL_RCCEx_GetPLL3ClockFreq>:
{
 8005350:	b410      	push	{r4}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005352:	4b79      	ldr	r3, [pc, #484]	@ (8005538 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8005354:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8005356:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 8005358:	f3c4 5c05 	ubfx	ip, r4, #20, #6
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800535c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800535e:	f3c1 2100 	ubfx	r1, r1, #8, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005362:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005364:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 8005368:	fb01 f303 	mul.w	r3, r1, r3
  if (pll3m != 0U)
 800536c:	f014 7f7c 	tst.w	r4, #66060288	@ 0x3f00000
 8005370:	f000 80dd 	beq.w	800552e <HAL_RCCEx_GetPLL3ClockFreq+0x1de>
 8005374:	f002 0203 	and.w	r2, r2, #3
 8005378:	ee07 3a90 	vmov	s15, r3
 800537c:	eef8 7a67 	vcvt.f32.u32	s15, s15
    switch (pllsource)
 8005380:	2a01      	cmp	r2, #1
 8005382:	d04b      	beq.n	800541c <HAL_RCCEx_GetPLL3ClockFreq+0xcc>
 8005384:	2a02      	cmp	r2, #2
 8005386:	f000 8098 	beq.w	80054ba <HAL_RCCEx_GetPLL3ClockFreq+0x16a>
 800538a:	2a00      	cmp	r2, #0
 800538c:	f040 80b2 	bne.w	80054f4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005390:	4b69      	ldr	r3, [pc, #420]	@ (8005538 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f013 0f20 	tst.w	r3, #32
 8005398:	d023      	beq.n	80053e2 <HAL_RCCEx_GetPLL3ClockFreq+0x92>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800539a:	4967      	ldr	r1, [pc, #412]	@ (8005538 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 800539c:	680a      	ldr	r2, [r1, #0]
 800539e:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 80053a2:	4b66      	ldr	r3, [pc, #408]	@ (800553c <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>)
 80053a4:	40d3      	lsrs	r3, r2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80053a6:	ee07 3a10 	vmov	s14, r3
 80053aa:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80053ae:	ee07 ca10 	vmov	s14, ip
 80053b2:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 80053b6:	ee86 7a86 	vdiv.f32	s14, s13, s12
 80053ba:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80053bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053c0:	ee06 3a90 	vmov	s13, r3
 80053c4:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80053c8:	ed9f 6a5d 	vldr	s12, [pc, #372]	@ 8005540 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 80053cc:	ee67 7a86 	vmul.f32	s15, s15, s12
 80053d0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80053d4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80053d8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80053dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80053e0:	e038      	b.n	8005454 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80053e2:	ee07 ca10 	vmov	s14, ip
 80053e6:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80053ea:	ed9f 6a56 	vldr	s12, [pc, #344]	@ 8005544 <HAL_RCCEx_GetPLL3ClockFreq+0x1f4>
 80053ee:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80053f2:	4b51      	ldr	r3, [pc, #324]	@ (8005538 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 80053f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053fa:	ee06 3a90 	vmov	s13, r3
 80053fe:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8005402:	ed9f 6a4f 	vldr	s12, [pc, #316]	@ 8005540 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 8005406:	ee67 7a86 	vmul.f32	s15, s15, s12
 800540a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800540e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005412:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005416:	ee27 7a27 	vmul.f32	s14, s14, s15
 800541a:	e01b      	b.n	8005454 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800541c:	ee07 ca10 	vmov	s14, ip
 8005420:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8005424:	ed9f 6a48 	vldr	s12, [pc, #288]	@ 8005548 <HAL_RCCEx_GetPLL3ClockFreq+0x1f8>
 8005428:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800542c:	4b42      	ldr	r3, [pc, #264]	@ (8005538 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 800542e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005430:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005434:	ee06 3a90 	vmov	s13, r3
 8005438:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800543c:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 8005540 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 8005440:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005444:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005448:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800544c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005450:	ee27 7a27 	vmul.f32	s14, s14, s15
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005454:	4a38      	ldr	r2, [pc, #224]	@ (8005538 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8005456:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8005458:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800545c:	ee07 3a90 	vmov	s15, r3
 8005460:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005464:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005468:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800546c:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8005470:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 8005474:	ed80 6a00 	vstr	s12, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8005478:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800547a:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800547e:	ee07 3a90 	vmov	s15, r3
 8005482:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005486:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800548a:	ee87 6a27 	vdiv.f32	s12, s14, s15
 800548e:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 8005492:	ed80 6a01 	vstr	s12, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005496:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8005498:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800549c:	ee07 3a90 	vmov	s15, r3
 80054a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054a4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80054a8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80054ac:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80054b0:	edc0 6a02 	vstr	s13, [r0, #8]
}
 80054b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80054b8:	4770      	bx	lr
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80054ba:	ee07 ca10 	vmov	s14, ip
 80054be:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80054c2:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 800554c <HAL_RCCEx_GetPLL3ClockFreq+0x1fc>
 80054c6:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80054ca:	4b1b      	ldr	r3, [pc, #108]	@ (8005538 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 80054cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054d2:	ee06 3a90 	vmov	s13, r3
 80054d6:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80054da:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 8005540 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 80054de:	ee67 7a86 	vmul.f32	s15, s15, s12
 80054e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80054e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80054ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80054ee:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 80054f2:	e7af      	b.n	8005454 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80054f4:	ee07 ca10 	vmov	s14, ip
 80054f8:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80054fc:	ed9f 6a12 	vldr	s12, [pc, #72]	@ 8005548 <HAL_RCCEx_GetPLL3ClockFreq+0x1f8>
 8005500:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8005504:	4b0c      	ldr	r3, [pc, #48]	@ (8005538 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8005506:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005508:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800550c:	ee06 3a90 	vmov	s13, r3
 8005510:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8005514:	ed9f 6a0a 	vldr	s12, [pc, #40]	@ 8005540 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 8005518:	ee67 7a86 	vmul.f32	s15, s15, s12
 800551c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005520:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005524:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005528:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 800552c:	e792      	b.n	8005454 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800552e:	2300      	movs	r3, #0
 8005530:	6003      	str	r3, [r0, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005532:	6043      	str	r3, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005534:	6083      	str	r3, [r0, #8]
}
 8005536:	e7bd      	b.n	80054b4 <HAL_RCCEx_GetPLL3ClockFreq+0x164>
 8005538:	58024400 	.word	0x58024400
 800553c:	03d09000 	.word	0x03d09000
 8005540:	39000000 	.word	0x39000000
 8005544:	4c742400 	.word	0x4c742400
 8005548:	4a742400 	.word	0x4a742400
 800554c:	4af42400 	.word	0x4af42400

08005550 <HAL_RCCEx_GetPLL1ClockFreq>:
{
 8005550:	b410      	push	{r4}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005552:	4b79      	ldr	r3, [pc, #484]	@ (8005738 <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 8005554:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8005556:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 8005558:	f3c4 1c05 	ubfx	ip, r4, #4, #6
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800555c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800555e:	f001 0101 	and.w	r1, r1, #1
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8005562:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005564:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 8005568:	fb01 f303 	mul.w	r3, r1, r3
  if (pll1m != 0U)
 800556c:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
 8005570:	f000 80dd 	beq.w	800572e <HAL_RCCEx_GetPLL1ClockFreq+0x1de>
 8005574:	f002 0203 	and.w	r2, r2, #3
 8005578:	ee07 3a90 	vmov	s15, r3
 800557c:	eef8 7a67 	vcvt.f32.u32	s15, s15
    switch (pllsource)
 8005580:	2a01      	cmp	r2, #1
 8005582:	d04b      	beq.n	800561c <HAL_RCCEx_GetPLL1ClockFreq+0xcc>
 8005584:	2a02      	cmp	r2, #2
 8005586:	f000 8098 	beq.w	80056ba <HAL_RCCEx_GetPLL1ClockFreq+0x16a>
 800558a:	2a00      	cmp	r2, #0
 800558c:	f040 80b2 	bne.w	80056f4 <HAL_RCCEx_GetPLL1ClockFreq+0x1a4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005590:	4b69      	ldr	r3, [pc, #420]	@ (8005738 <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f013 0f20 	tst.w	r3, #32
 8005598:	d023      	beq.n	80055e2 <HAL_RCCEx_GetPLL1ClockFreq+0x92>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800559a:	4967      	ldr	r1, [pc, #412]	@ (8005738 <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 800559c:	680a      	ldr	r2, [r1, #0]
 800559e:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 80055a2:	4b66      	ldr	r3, [pc, #408]	@ (800573c <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>)
 80055a4:	40d3      	lsrs	r3, r2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80055a6:	ee07 3a10 	vmov	s14, r3
 80055aa:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80055ae:	ee07 ca10 	vmov	s14, ip
 80055b2:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 80055b6:	ee86 7a86 	vdiv.f32	s14, s13, s12
 80055ba:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 80055bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055c0:	ee06 3a90 	vmov	s13, r3
 80055c4:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80055c8:	ed9f 6a5d 	vldr	s12, [pc, #372]	@ 8005740 <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
 80055cc:	ee67 7a86 	vmul.f32	s15, s15, s12
 80055d0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80055d4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80055d8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80055dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80055e0:	e038      	b.n	8005654 <HAL_RCCEx_GetPLL1ClockFreq+0x104>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80055e2:	ee07 ca10 	vmov	s14, ip
 80055e6:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80055ea:	ed9f 6a56 	vldr	s12, [pc, #344]	@ 8005744 <HAL_RCCEx_GetPLL1ClockFreq+0x1f4>
 80055ee:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80055f2:	4b51      	ldr	r3, [pc, #324]	@ (8005738 <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 80055f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055fa:	ee06 3a90 	vmov	s13, r3
 80055fe:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8005602:	ed9f 6a4f 	vldr	s12, [pc, #316]	@ 8005740 <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
 8005606:	ee67 7a86 	vmul.f32	s15, s15, s12
 800560a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800560e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005612:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005616:	ee27 7a27 	vmul.f32	s14, s14, s15
 800561a:	e01b      	b.n	8005654 <HAL_RCCEx_GetPLL1ClockFreq+0x104>
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800561c:	ee07 ca10 	vmov	s14, ip
 8005620:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8005624:	ed9f 6a48 	vldr	s12, [pc, #288]	@ 8005748 <HAL_RCCEx_GetPLL1ClockFreq+0x1f8>
 8005628:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800562c:	4b42      	ldr	r3, [pc, #264]	@ (8005738 <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 800562e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005630:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005634:	ee06 3a90 	vmov	s13, r3
 8005638:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800563c:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 8005740 <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
 8005640:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005644:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005648:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800564c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005650:	ee27 7a27 	vmul.f32	s14, s14, s15
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8005654:	4a38      	ldr	r2, [pc, #224]	@ (8005738 <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 8005656:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8005658:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800565c:	ee07 3a90 	vmov	s15, r3
 8005660:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005664:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005668:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800566c:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8005670:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 8005674:	ed80 6a00 	vstr	s12, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8005678:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 800567a:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800567e:	ee07 3a90 	vmov	s15, r3
 8005682:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005686:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800568a:	ee87 6a27 	vdiv.f32	s12, s14, s15
 800568e:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 8005692:	ed80 6a01 	vstr	s12, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8005696:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8005698:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800569c:	ee07 3a90 	vmov	s15, r3
 80056a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056a4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80056a8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80056ac:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80056b0:	edc0 6a02 	vstr	s13, [r0, #8]
}
 80056b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80056b8:	4770      	bx	lr
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80056ba:	ee07 ca10 	vmov	s14, ip
 80056be:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80056c2:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 800574c <HAL_RCCEx_GetPLL1ClockFreq+0x1fc>
 80056c6:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80056ca:	4b1b      	ldr	r3, [pc, #108]	@ (8005738 <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 80056cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056d2:	ee06 3a90 	vmov	s13, r3
 80056d6:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80056da:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 8005740 <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
 80056de:	ee67 7a86 	vmul.f32	s15, s15, s12
 80056e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80056e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80056ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80056ee:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 80056f2:	e7af      	b.n	8005654 <HAL_RCCEx_GetPLL1ClockFreq+0x104>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80056f4:	ee07 ca10 	vmov	s14, ip
 80056f8:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80056fc:	ed9f 6a11 	vldr	s12, [pc, #68]	@ 8005744 <HAL_RCCEx_GetPLL1ClockFreq+0x1f4>
 8005700:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8005704:	4b0c      	ldr	r3, [pc, #48]	@ (8005738 <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 8005706:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005708:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800570c:	ee06 3a90 	vmov	s13, r3
 8005710:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8005714:	ed9f 6a0a 	vldr	s12, [pc, #40]	@ 8005740 <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
 8005718:	ee67 7a86 	vmul.f32	s15, s15, s12
 800571c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005720:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005724:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005728:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 800572c:	e792      	b.n	8005654 <HAL_RCCEx_GetPLL1ClockFreq+0x104>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800572e:	2300      	movs	r3, #0
 8005730:	6003      	str	r3, [r0, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005732:	6043      	str	r3, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8005734:	6083      	str	r3, [r0, #8]
}
 8005736:	e7bd      	b.n	80056b4 <HAL_RCCEx_GetPLL1ClockFreq+0x164>
 8005738:	58024400 	.word	0x58024400
 800573c:	03d09000 	.word	0x03d09000
 8005740:	39000000 	.word	0x39000000
 8005744:	4c742400 	.word	0x4c742400
 8005748:	4a742400 	.word	0x4a742400
 800574c:	4af42400 	.word	0x4af42400

08005750 <HAL_RCCEx_GetPeriphCLKFreq>:
{
 8005750:	b500      	push	{lr}
 8005752:	b08b      	sub	sp, #44	@ 0x2c
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8005754:	f5a0 7380 	sub.w	r3, r0, #256	@ 0x100
 8005758:	430b      	orrs	r3, r1
 800575a:	d02d      	beq.n	80057b8 <HAL_RCCEx_GetPeriphCLKFreq+0x68>
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800575c:	f5a0 7300 	sub.w	r3, r0, #512	@ 0x200
 8005760:	430b      	orrs	r3, r1
 8005762:	d07c      	beq.n	800585e <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8005764:	f5a0 6380 	sub.w	r3, r0, #1024	@ 0x400
 8005768:	430b      	orrs	r3, r1
 800576a:	f000 80d0 	beq.w	800590e <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800576e:	f5a0 6300 	sub.w	r3, r0, #2048	@ 0x800
 8005772:	430b      	orrs	r3, r1
 8005774:	f000 8128 	beq.w	80059c8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8005778:	f5a0 5380 	sub.w	r3, r0, #4096	@ 0x1000
 800577c:	430b      	orrs	r3, r1
 800577e:	f000 8187 	beq.w	8005a90 <HAL_RCCEx_GetPeriphCLKFreq+0x340>
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8005782:	f5a0 5300 	sub.w	r3, r0, #8192	@ 0x2000
 8005786:	430b      	orrs	r3, r1
 8005788:	f000 81df 	beq.w	8005b4a <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800578c:	f5a0 2300 	sub.w	r3, r0, #524288	@ 0x80000
 8005790:	430b      	orrs	r3, r1
 8005792:	f000 8228 	beq.w	8005be6 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8005796:	f5a0 3380 	sub.w	r3, r0, #65536	@ 0x10000
 800579a:	430b      	orrs	r3, r1
 800579c:	f000 826b 	beq.w	8005c76 <HAL_RCCEx_GetPeriphCLKFreq+0x526>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 80057a0:	f5a0 4380 	sub.w	r3, r0, #16384	@ 0x4000
 80057a4:	430b      	orrs	r3, r1
 80057a6:	f000 828d 	beq.w	8005cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x574>
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 80057aa:	f5a0 4000 	sub.w	r0, r0, #32768	@ 0x8000
 80057ae:	4308      	orrs	r0, r1
 80057b0:	f000 82d6 	beq.w	8005d60 <HAL_RCCEx_GetPeriphCLKFreq+0x610>
    frequency = 0;
 80057b4:	2000      	movs	r0, #0
 80057b6:	e00c      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 80057b8:	4b93      	ldr	r3, [pc, #588]	@ (8005a08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80057ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057bc:	f003 0307 	and.w	r3, r3, #7
    switch (saiclocksource)
 80057c0:	2b04      	cmp	r3, #4
 80057c2:	f200 82f7 	bhi.w	8005db4 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 80057c6:	e8df f003 	tbb	[pc, r3]
 80057ca:	1107      	.short	0x1107
 80057cc:	031b      	.short	0x031b
 80057ce:	25          	.byte	0x25
 80057cf:	00          	.byte	0x00
 80057d0:	488e      	ldr	r0, [pc, #568]	@ (8005a0c <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
}
 80057d2:	b00b      	add	sp, #44	@ 0x2c
 80057d4:	f85d fb04 	ldr.w	pc, [sp], #4
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80057d8:	4b8b      	ldr	r3, [pc, #556]	@ (8005a08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80057da:	6818      	ldr	r0, [r3, #0]
 80057dc:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 80057e0:	d0f7      	beq.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80057e2:	a807      	add	r0, sp, #28
 80057e4:	f7ff feb4 	bl	8005550 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80057e8:	9808      	ldr	r0, [sp, #32]
 80057ea:	e7f2      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80057ec:	4b86      	ldr	r3, [pc, #536]	@ (8005a08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80057ee:	6818      	ldr	r0, [r3, #0]
 80057f0:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 80057f4:	d0ed      	beq.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80057f6:	a804      	add	r0, sp, #16
 80057f8:	f7ff fcaa 	bl	8005150 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80057fc:	9804      	ldr	r0, [sp, #16]
 80057fe:	e7e8      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005800:	4b81      	ldr	r3, [pc, #516]	@ (8005a08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8005802:	6818      	ldr	r0, [r3, #0]
 8005804:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8005808:	d0e3      	beq.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800580a:	a801      	add	r0, sp, #4
 800580c:	f7ff fda0 	bl	8005350 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005810:	9801      	ldr	r0, [sp, #4]
 8005812:	e7de      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005814:	4a7c      	ldr	r2, [pc, #496]	@ (8005a08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8005816:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8005818:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800581c:	6812      	ldr	r2, [r2, #0]
 800581e:	f012 0f04 	tst.w	r2, #4
 8005822:	d007      	beq.n	8005834 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
 8005824:	b933      	cbnz	r3, 8005834 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005826:	4b78      	ldr	r3, [pc, #480]	@ (8005a08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800582e:	4878      	ldr	r0, [pc, #480]	@ (8005a10 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8005830:	40d8      	lsrs	r0, r3
 8005832:	e7ce      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005834:	4a74      	ldr	r2, [pc, #464]	@ (8005a08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8005836:	6812      	ldr	r2, [r2, #0]
 8005838:	f412 7f80 	tst.w	r2, #256	@ 0x100
 800583c:	d003      	beq.n	8005846 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 800583e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005842:	f000 82b9 	beq.w	8005db8 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005846:	4a70      	ldr	r2, [pc, #448]	@ (8005a08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8005848:	6812      	ldr	r2, [r2, #0]
 800584a:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 800584e:	f000 82b5 	beq.w	8005dbc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 8005852:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005856:	f000 82b3 	beq.w	8005dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
          frequency = 0;
 800585a:	2000      	movs	r0, #0
 800585c:	e7b9      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800585e:	4b6a      	ldr	r3, [pc, #424]	@ (8005a08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8005860:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005862:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
    switch (saiclocksource)
 8005866:	2b80      	cmp	r3, #128	@ 0x80
 8005868:	d031      	beq.n	80058ce <HAL_RCCEx_GetPeriphCLKFreq+0x17e>
 800586a:	d915      	bls.n	8005898 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 800586c:	2bc0      	cmp	r3, #192	@ 0xc0
 800586e:	f000 82a9 	beq.w	8005dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
 8005872:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005876:	d11e      	bne.n	80058b6 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005878:	4a63      	ldr	r2, [pc, #396]	@ (8005a08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800587a:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 800587c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005880:	6812      	ldr	r2, [r2, #0]
 8005882:	f012 0f04 	tst.w	r2, #4
 8005886:	d02d      	beq.n	80058e4 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
 8005888:	bb63      	cbnz	r3, 80058e4 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800588a:	4b5f      	ldr	r3, [pc, #380]	@ (8005a08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8005892:	485f      	ldr	r0, [pc, #380]	@ (8005a10 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8005894:	40d8      	lsrs	r0, r3
 8005896:	e79c      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (saiclocksource)
 8005898:	b17b      	cbz	r3, 80058ba <HAL_RCCEx_GetPeriphCLKFreq+0x16a>
 800589a:	2b40      	cmp	r3, #64	@ 0x40
 800589c:	d109      	bne.n	80058b2 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800589e:	4b5a      	ldr	r3, [pc, #360]	@ (8005a08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80058a0:	6818      	ldr	r0, [r3, #0]
 80058a2:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 80058a6:	d094      	beq.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80058a8:	a804      	add	r0, sp, #16
 80058aa:	f7ff fc51 	bl	8005150 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80058ae:	9804      	ldr	r0, [sp, #16]
 80058b0:	e78f      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        frequency = 0;
 80058b2:	2000      	movs	r0, #0
 80058b4:	e78d      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 80058b6:	2000      	movs	r0, #0
 80058b8:	e78b      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80058ba:	4b53      	ldr	r3, [pc, #332]	@ (8005a08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80058bc:	6818      	ldr	r0, [r3, #0]
 80058be:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 80058c2:	d086      	beq.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80058c4:	a807      	add	r0, sp, #28
 80058c6:	f7ff fe43 	bl	8005550 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80058ca:	9808      	ldr	r0, [sp, #32]
 80058cc:	e781      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80058ce:	4b4e      	ldr	r3, [pc, #312]	@ (8005a08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80058d0:	6818      	ldr	r0, [r3, #0]
 80058d2:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 80058d6:	f43f af7c 	beq.w	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80058da:	a801      	add	r0, sp, #4
 80058dc:	f7ff fd38 	bl	8005350 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80058e0:	9801      	ldr	r0, [sp, #4]
 80058e2:	e776      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80058e4:	4a48      	ldr	r2, [pc, #288]	@ (8005a08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80058e6:	6812      	ldr	r2, [r2, #0]
 80058e8:	f412 7f80 	tst.w	r2, #256	@ 0x100
 80058ec:	d003      	beq.n	80058f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
 80058ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80058f2:	f000 8269 	beq.w	8005dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x678>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80058f6:	4a44      	ldr	r2, [pc, #272]	@ (8005a08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80058f8:	6812      	ldr	r2, [r2, #0]
 80058fa:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 80058fe:	f000 8265 	beq.w	8005dcc <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8005902:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005906:	f000 8263 	beq.w	8005dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
          frequency = 0;
 800590a:	2000      	movs	r0, #0
 800590c:	e761      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800590e:	4b3e      	ldr	r3, [pc, #248]	@ (8005a08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8005910:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005912:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
    switch (saiclocksource)
 8005916:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800591a:	d035      	beq.n	8005988 <HAL_RCCEx_GetPeriphCLKFreq+0x238>
 800591c:	d916      	bls.n	800594c <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>
 800591e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005922:	f000 8257 	beq.w	8005dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8005926:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800592a:	d120      	bne.n	800596e <HAL_RCCEx_GetPeriphCLKFreq+0x21e>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800592c:	4a36      	ldr	r2, [pc, #216]	@ (8005a08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800592e:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8005930:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005934:	6812      	ldr	r2, [r2, #0]
 8005936:	f012 0f04 	tst.w	r2, #4
 800593a:	d030      	beq.n	800599e <HAL_RCCEx_GetPeriphCLKFreq+0x24e>
 800593c:	bb7b      	cbnz	r3, 800599e <HAL_RCCEx_GetPeriphCLKFreq+0x24e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800593e:	4b32      	ldr	r3, [pc, #200]	@ (8005a08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8005946:	4832      	ldr	r0, [pc, #200]	@ (8005a10 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8005948:	40d8      	lsrs	r0, r3
 800594a:	e742      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (saiclocksource)
 800594c:	b18b      	cbz	r3, 8005972 <HAL_RCCEx_GetPeriphCLKFreq+0x222>
 800594e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005952:	d10a      	bne.n	800596a <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005954:	4b2c      	ldr	r3, [pc, #176]	@ (8005a08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8005956:	6818      	ldr	r0, [r3, #0]
 8005958:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 800595c:	f43f af39 	beq.w	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005960:	a804      	add	r0, sp, #16
 8005962:	f7ff fbf5 	bl	8005150 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005966:	9804      	ldr	r0, [sp, #16]
 8005968:	e733      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        frequency = 0;
 800596a:	2000      	movs	r0, #0
 800596c:	e731      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 800596e:	2000      	movs	r0, #0
 8005970:	e72f      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005972:	4b25      	ldr	r3, [pc, #148]	@ (8005a08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8005974:	6818      	ldr	r0, [r3, #0]
 8005976:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 800597a:	f43f af2a 	beq.w	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800597e:	a807      	add	r0, sp, #28
 8005980:	f7ff fde6 	bl	8005550 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005984:	9808      	ldr	r0, [sp, #32]
 8005986:	e724      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005988:	4b1f      	ldr	r3, [pc, #124]	@ (8005a08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800598a:	6818      	ldr	r0, [r3, #0]
 800598c:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8005990:	f43f af1f 	beq.w	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005994:	a801      	add	r0, sp, #4
 8005996:	f7ff fcdb 	bl	8005350 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800599a:	9801      	ldr	r0, [sp, #4]
 800599c:	e719      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800599e:	4a1a      	ldr	r2, [pc, #104]	@ (8005a08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80059a0:	6812      	ldr	r2, [r2, #0]
 80059a2:	f412 7f80 	tst.w	r2, #256	@ 0x100
 80059a6:	d003      	beq.n	80059b0 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 80059a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80059ac:	f000 8214 	beq.w	8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x688>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80059b0:	4a15      	ldr	r2, [pc, #84]	@ (8005a08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80059b2:	6812      	ldr	r2, [r2, #0]
 80059b4:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 80059b8:	f000 8210 	beq.w	8005ddc <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 80059bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80059c0:	f000 820e 	beq.w	8005de0 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
          frequency = 0;
 80059c4:	2000      	movs	r0, #0
 80059c6:	e704      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 80059c8:	4b0f      	ldr	r3, [pc, #60]	@ (8005a08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80059ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059cc:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
    switch (saiclocksource)
 80059d0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80059d4:	d03c      	beq.n	8005a50 <HAL_RCCEx_GetPeriphCLKFreq+0x300>
 80059d6:	d91d      	bls.n	8005a14 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 80059d8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80059dc:	f000 8202 	beq.w	8005de4 <HAL_RCCEx_GetPeriphCLKFreq+0x694>
 80059e0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80059e4:	d127      	bne.n	8005a36 <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80059e6:	4a08      	ldr	r2, [pc, #32]	@ (8005a08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80059e8:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 80059ea:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80059ee:	6812      	ldr	r2, [r2, #0]
 80059f0:	f012 0f04 	tst.w	r2, #4
 80059f4:	d037      	beq.n	8005a66 <HAL_RCCEx_GetPeriphCLKFreq+0x316>
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d135      	bne.n	8005a66 <HAL_RCCEx_GetPeriphCLKFreq+0x316>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80059fa:	4b03      	ldr	r3, [pc, #12]	@ (8005a08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8005a02:	4803      	ldr	r0, [pc, #12]	@ (8005a10 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8005a04:	40d8      	lsrs	r0, r3
 8005a06:	e6e4      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 8005a08:	58024400 	.word	0x58024400
 8005a0c:	00bb8000 	.word	0x00bb8000
 8005a10:	03d09000 	.word	0x03d09000
    switch (saiclocksource)
 8005a14:	b18b      	cbz	r3, 8005a3a <HAL_RCCEx_GetPeriphCLKFreq+0x2ea>
 8005a16:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005a1a:	d10a      	bne.n	8005a32 <HAL_RCCEx_GetPeriphCLKFreq+0x2e2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005a1c:	4b9a      	ldr	r3, [pc, #616]	@ (8005c88 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005a1e:	6818      	ldr	r0, [r3, #0]
 8005a20:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8005a24:	f43f aed5 	beq.w	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005a28:	a804      	add	r0, sp, #16
 8005a2a:	f7ff fb91 	bl	8005150 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005a2e:	9804      	ldr	r0, [sp, #16]
 8005a30:	e6cf      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        frequency = 0;
 8005a32:	2000      	movs	r0, #0
 8005a34:	e6cd      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 8005a36:	2000      	movs	r0, #0
 8005a38:	e6cb      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005a3a:	4b93      	ldr	r3, [pc, #588]	@ (8005c88 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005a3c:	6818      	ldr	r0, [r3, #0]
 8005a3e:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 8005a42:	f43f aec6 	beq.w	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005a46:	a807      	add	r0, sp, #28
 8005a48:	f7ff fd82 	bl	8005550 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005a4c:	9808      	ldr	r0, [sp, #32]
 8005a4e:	e6c0      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005a50:	4b8d      	ldr	r3, [pc, #564]	@ (8005c88 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005a52:	6818      	ldr	r0, [r3, #0]
 8005a54:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8005a58:	f43f aebb 	beq.w	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005a5c:	a801      	add	r0, sp, #4
 8005a5e:	f7ff fc77 	bl	8005350 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005a62:	9801      	ldr	r0, [sp, #4]
 8005a64:	e6b5      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005a66:	4a88      	ldr	r2, [pc, #544]	@ (8005c88 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005a68:	6812      	ldr	r2, [r2, #0]
 8005a6a:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8005a6e:	d003      	beq.n	8005a78 <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 8005a70:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005a74:	f000 81b8 	beq.w	8005de8 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005a78:	4a83      	ldr	r2, [pc, #524]	@ (8005c88 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005a7a:	6812      	ldr	r2, [r2, #0]
 8005a7c:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8005a80:	f000 81b4 	beq.w	8005dec <HAL_RCCEx_GetPeriphCLKFreq+0x69c>
 8005a84:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005a88:	f000 81b2 	beq.w	8005df0 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = 0;
 8005a8c:	2000      	movs	r0, #0
 8005a8e:	e6a0      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8005a90:	4b7d      	ldr	r3, [pc, #500]	@ (8005c88 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005a92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a94:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
    switch (srcclk)
 8005a98:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a9c:	d035      	beq.n	8005b0a <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
 8005a9e:	d916      	bls.n	8005ace <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 8005aa0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005aa4:	f000 81a6 	beq.w	8005df4 <HAL_RCCEx_GetPeriphCLKFreq+0x6a4>
 8005aa8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005aac:	d120      	bne.n	8005af0 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005aae:	4a76      	ldr	r2, [pc, #472]	@ (8005c88 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005ab0:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8005ab2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005ab6:	6812      	ldr	r2, [r2, #0]
 8005ab8:	f012 0f04 	tst.w	r2, #4
 8005abc:	d030      	beq.n	8005b20 <HAL_RCCEx_GetPeriphCLKFreq+0x3d0>
 8005abe:	bb7b      	cbnz	r3, 8005b20 <HAL_RCCEx_GetPeriphCLKFreq+0x3d0>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005ac0:	4b71      	ldr	r3, [pc, #452]	@ (8005c88 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8005ac8:	4870      	ldr	r0, [pc, #448]	@ (8005c8c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8005aca:	40d8      	lsrs	r0, r3
 8005acc:	e681      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (srcclk)
 8005ace:	b18b      	cbz	r3, 8005af4 <HAL_RCCEx_GetPeriphCLKFreq+0x3a4>
 8005ad0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ad4:	d10a      	bne.n	8005aec <HAL_RCCEx_GetPeriphCLKFreq+0x39c>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005ad6:	4b6c      	ldr	r3, [pc, #432]	@ (8005c88 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005ad8:	6818      	ldr	r0, [r3, #0]
 8005ada:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8005ade:	f43f ae78 	beq.w	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005ae2:	a804      	add	r0, sp, #16
 8005ae4:	f7ff fb34 	bl	8005150 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005ae8:	9804      	ldr	r0, [sp, #16]
 8005aea:	e672      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        frequency = 0;
 8005aec:	2000      	movs	r0, #0
 8005aee:	e670      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 8005af0:	2000      	movs	r0, #0
 8005af2:	e66e      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005af4:	4b64      	ldr	r3, [pc, #400]	@ (8005c88 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005af6:	6818      	ldr	r0, [r3, #0]
 8005af8:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 8005afc:	f43f ae69 	beq.w	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005b00:	a807      	add	r0, sp, #28
 8005b02:	f7ff fd25 	bl	8005550 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005b06:	9808      	ldr	r0, [sp, #32]
 8005b08:	e663      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005b0a:	4b5f      	ldr	r3, [pc, #380]	@ (8005c88 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005b0c:	6818      	ldr	r0, [r3, #0]
 8005b0e:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8005b12:	f43f ae5e 	beq.w	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005b16:	a801      	add	r0, sp, #4
 8005b18:	f7ff fc1a 	bl	8005350 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005b1c:	9801      	ldr	r0, [sp, #4]
 8005b1e:	e658      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005b20:	4a59      	ldr	r2, [pc, #356]	@ (8005c88 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005b22:	6812      	ldr	r2, [r2, #0]
 8005b24:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8005b28:	d003      	beq.n	8005b32 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8005b2a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005b2e:	f000 8163 	beq.w	8005df8 <HAL_RCCEx_GetPeriphCLKFreq+0x6a8>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005b32:	4a55      	ldr	r2, [pc, #340]	@ (8005c88 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005b34:	6812      	ldr	r2, [r2, #0]
 8005b36:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8005b3a:	f000 815f 	beq.w	8005dfc <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
 8005b3e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005b42:	f000 815d 	beq.w	8005e00 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
          frequency = 0;
 8005b46:	2000      	movs	r0, #0
 8005b48:	e643      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8005b4a:	4b4f      	ldr	r3, [pc, #316]	@ (8005c88 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005b4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b4e:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
    switch (srcclk)
 8005b52:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005b56:	d032      	beq.n	8005bbe <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
 8005b58:	d80b      	bhi.n	8005b72 <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 8005b5a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b5e:	d018      	beq.n	8005b92 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 8005b60:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005b64:	d020      	beq.n	8005ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
 8005b66:	b913      	cbnz	r3, 8005b6e <HAL_RCCEx_GetPeriphCLKFreq+0x41e>
        frequency = HAL_RCC_GetPCLK1Freq();
 8005b68:	f7fe fc46 	bl	80043f8 <HAL_RCC_GetPCLK1Freq>
        break;
 8005b6c:	e631      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (srcclk)
 8005b6e:	2000      	movs	r0, #0
 8005b70:	e62f      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 8005b72:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005b76:	d02e      	beq.n	8005bd6 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
 8005b78:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005b7c:	d107      	bne.n	8005b8e <HAL_RCCEx_GetPeriphCLKFreq+0x43e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005b7e:	4b42      	ldr	r3, [pc, #264]	@ (8005c88 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005b80:	6818      	ldr	r0, [r3, #0]
 8005b82:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8005b86:	f43f ae24 	beq.w	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = HSE_VALUE;
 8005b8a:	4841      	ldr	r0, [pc, #260]	@ (8005c90 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8005b8c:	e621      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (srcclk)
 8005b8e:	2000      	movs	r0, #0
 8005b90:	e61f      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005b92:	4b3d      	ldr	r3, [pc, #244]	@ (8005c88 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005b94:	6818      	ldr	r0, [r3, #0]
 8005b96:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8005b9a:	f43f ae1a 	beq.w	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005b9e:	a804      	add	r0, sp, #16
 8005ba0:	f7ff fad6 	bl	8005150 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005ba4:	9805      	ldr	r0, [sp, #20]
 8005ba6:	e614      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005ba8:	4b37      	ldr	r3, [pc, #220]	@ (8005c88 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005baa:	6818      	ldr	r0, [r3, #0]
 8005bac:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8005bb0:	f43f ae0f 	beq.w	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005bb4:	a801      	add	r0, sp, #4
 8005bb6:	f7ff fbcb 	bl	8005350 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005bba:	9802      	ldr	r0, [sp, #8]
 8005bbc:	e609      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005bbe:	4b32      	ldr	r3, [pc, #200]	@ (8005c88 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005bc0:	6818      	ldr	r0, [r3, #0]
 8005bc2:	f010 0004 	ands.w	r0, r0, #4
 8005bc6:	f43f ae04 	beq.w	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8005bd0:	482e      	ldr	r0, [pc, #184]	@ (8005c8c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8005bd2:	40d8      	lsrs	r0, r3
 8005bd4:	e5fd      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8005bd6:	4b2c      	ldr	r3, [pc, #176]	@ (8005c88 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005bd8:	6818      	ldr	r0, [r3, #0]
 8005bda:	f410 7080 	ands.w	r0, r0, #256	@ 0x100
 8005bde:	f43f adf8 	beq.w	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = CSI_VALUE;
 8005be2:	482c      	ldr	r0, [pc, #176]	@ (8005c94 <HAL_RCCEx_GetPeriphCLKFreq+0x544>)
 8005be4:	e5f5      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8005be6:	4b28      	ldr	r3, [pc, #160]	@ (8005c88 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005be8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bea:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
    switch (srcclk)
 8005bee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005bf2:	d010      	beq.n	8005c16 <HAL_RCCEx_GetPeriphCLKFreq+0x4c6>
 8005bf4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005bf8:	d018      	beq.n	8005c2c <HAL_RCCEx_GetPeriphCLKFreq+0x4dc>
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	f040 8102 	bne.w	8005e04 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005c00:	4b21      	ldr	r3, [pc, #132]	@ (8005c88 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005c02:	6818      	ldr	r0, [r3, #0]
 8005c04:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8005c08:	f43f ade3 	beq.w	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005c0c:	a804      	add	r0, sp, #16
 8005c0e:	f7ff fa9f 	bl	8005150 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005c12:	9804      	ldr	r0, [sp, #16]
 8005c14:	e5dd      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005c16:	4b1c      	ldr	r3, [pc, #112]	@ (8005c88 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005c18:	6818      	ldr	r0, [r3, #0]
 8005c1a:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8005c1e:	f43f add8 	beq.w	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005c22:	a801      	add	r0, sp, #4
 8005c24:	f7ff fb94 	bl	8005350 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8005c28:	9803      	ldr	r0, [sp, #12]
 8005c2a:	e5d2      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005c2c:	4a16      	ldr	r2, [pc, #88]	@ (8005c88 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005c2e:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8005c30:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005c34:	6812      	ldr	r2, [r2, #0]
 8005c36:	f012 0f04 	tst.w	r2, #4
 8005c3a:	d007      	beq.n	8005c4c <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
 8005c3c:	b933      	cbnz	r3, 8005c4c <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005c3e:	4b12      	ldr	r3, [pc, #72]	@ (8005c88 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8005c46:	4811      	ldr	r0, [pc, #68]	@ (8005c8c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8005c48:	40d8      	lsrs	r0, r3
 8005c4a:	e5c2      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005c4c:	4a0e      	ldr	r2, [pc, #56]	@ (8005c88 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005c4e:	6812      	ldr	r2, [r2, #0]
 8005c50:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8005c54:	d003      	beq.n	8005c5e <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
 8005c56:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005c5a:	f000 80d5 	beq.w	8005e08 <HAL_RCCEx_GetPeriphCLKFreq+0x6b8>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005c5e:	4a0a      	ldr	r2, [pc, #40]	@ (8005c88 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005c60:	6812      	ldr	r2, [r2, #0]
 8005c62:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8005c66:	f000 80d1 	beq.w	8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x6bc>
 8005c6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005c6e:	f000 80cf 	beq.w	8005e10 <HAL_RCCEx_GetPeriphCLKFreq+0x6c0>
          frequency = 0;
 8005c72:	2000      	movs	r0, #0
 8005c74:	e5ad      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8005c76:	4b04      	ldr	r3, [pc, #16]	@ (8005c88 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005c78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    switch (srcclk)
 8005c7a:	f413 3380 	ands.w	r3, r3, #65536	@ 0x10000
 8005c7e:	d00b      	beq.n	8005c98 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
 8005c80:	b9ab      	cbnz	r3, 8005cae <HAL_RCCEx_GetPeriphCLKFreq+0x55e>
 8005c82:	2000      	movs	r0, #0
 8005c84:	e5a5      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 8005c86:	bf00      	nop
 8005c88:	58024400 	.word	0x58024400
 8005c8c:	03d09000 	.word	0x03d09000
 8005c90:	007a1200 	.word	0x007a1200
 8005c94:	003d0900 	.word	0x003d0900
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005c98:	4b5f      	ldr	r3, [pc, #380]	@ (8005e18 <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8005c9a:	6818      	ldr	r0, [r3, #0]
 8005c9c:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 8005ca0:	f43f ad97 	beq.w	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005ca4:	a807      	add	r0, sp, #28
 8005ca6:	f7ff fc53 	bl	8005550 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005caa:	9808      	ldr	r0, [sp, #32]
 8005cac:	e591      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005cae:	4b5a      	ldr	r3, [pc, #360]	@ (8005e18 <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8005cb0:	6818      	ldr	r0, [r3, #0]
 8005cb2:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8005cb6:	f43f ad8c 	beq.w	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005cba:	a804      	add	r0, sp, #16
 8005cbc:	f7ff fa48 	bl	8005150 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8005cc0:	9806      	ldr	r0, [sp, #24]
 8005cc2:	e586      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8005cc4:	4b54      	ldr	r3, [pc, #336]	@ (8005e18 <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8005cc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cc8:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
    switch (srcclk)
 8005ccc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005cd0:	d032      	beq.n	8005d38 <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>
 8005cd2:	d80b      	bhi.n	8005cec <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
 8005cd4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005cd8:	d018      	beq.n	8005d0c <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
 8005cda:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005cde:	d020      	beq.n	8005d22 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 8005ce0:	b913      	cbnz	r3, 8005ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8005ce2:	f7ff fa23 	bl	800512c <HAL_RCCEx_GetD3PCLK1Freq>
        break;
 8005ce6:	e574      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (srcclk)
 8005ce8:	2000      	movs	r0, #0
 8005cea:	e572      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 8005cec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cf0:	d02e      	beq.n	8005d50 <HAL_RCCEx_GetPeriphCLKFreq+0x600>
 8005cf2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005cf6:	d107      	bne.n	8005d08 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005cf8:	4b47      	ldr	r3, [pc, #284]	@ (8005e18 <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8005cfa:	6818      	ldr	r0, [r3, #0]
 8005cfc:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8005d00:	f43f ad67 	beq.w	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = HSE_VALUE;
 8005d04:	4845      	ldr	r0, [pc, #276]	@ (8005e1c <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>)
 8005d06:	e564      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (srcclk)
 8005d08:	2000      	movs	r0, #0
 8005d0a:	e562      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005d0c:	4b42      	ldr	r3, [pc, #264]	@ (8005e18 <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8005d0e:	6818      	ldr	r0, [r3, #0]
 8005d10:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8005d14:	f43f ad5d 	beq.w	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005d18:	a804      	add	r0, sp, #16
 8005d1a:	f7ff fa19 	bl	8005150 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005d1e:	9805      	ldr	r0, [sp, #20]
 8005d20:	e557      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005d22:	4b3d      	ldr	r3, [pc, #244]	@ (8005e18 <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8005d24:	6818      	ldr	r0, [r3, #0]
 8005d26:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8005d2a:	f43f ad52 	beq.w	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005d2e:	a801      	add	r0, sp, #4
 8005d30:	f7ff fb0e 	bl	8005350 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005d34:	9802      	ldr	r0, [sp, #8]
 8005d36:	e54c      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005d38:	4b37      	ldr	r3, [pc, #220]	@ (8005e18 <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8005d3a:	6818      	ldr	r0, [r3, #0]
 8005d3c:	f010 0004 	ands.w	r0, r0, #4
 8005d40:	f43f ad47 	beq.w	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8005d4a:	4835      	ldr	r0, [pc, #212]	@ (8005e20 <HAL_RCCEx_GetPeriphCLKFreq+0x6d0>)
 8005d4c:	40d8      	lsrs	r0, r3
 8005d4e:	e540      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8005d50:	4b31      	ldr	r3, [pc, #196]	@ (8005e18 <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8005d52:	6818      	ldr	r0, [r3, #0]
 8005d54:	f410 7080 	ands.w	r0, r0, #256	@ 0x100
 8005d58:	f43f ad3b 	beq.w	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = CSI_VALUE;
 8005d5c:	4831      	ldr	r0, [pc, #196]	@ (8005e24 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>)
 8005d5e:	e538      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8005d60:	4b2d      	ldr	r3, [pc, #180]	@ (8005e18 <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8005d62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d64:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
    switch (srcclk)
 8005d68:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005d6c:	d00c      	beq.n	8005d88 <HAL_RCCEx_GetPeriphCLKFreq+0x638>
 8005d6e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d72:	d014      	beq.n	8005d9e <HAL_RCCEx_GetPeriphCLKFreq+0x64e>
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d14d      	bne.n	8005e14 <HAL_RCCEx_GetPeriphCLKFreq+0x6c4>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005d78:	4b27      	ldr	r3, [pc, #156]	@ (8005e18 <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8005d7a:	6818      	ldr	r0, [r3, #0]
 8005d7c:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8005d80:	f43f ad27 	beq.w	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = HSE_VALUE;
 8005d84:	4825      	ldr	r0, [pc, #148]	@ (8005e1c <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>)
 8005d86:	e524      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005d88:	4b23      	ldr	r3, [pc, #140]	@ (8005e18 <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8005d8a:	6818      	ldr	r0, [r3, #0]
 8005d8c:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 8005d90:	f43f ad1f 	beq.w	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005d94:	a807      	add	r0, sp, #28
 8005d96:	f7ff fbdb 	bl	8005550 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005d9a:	9808      	ldr	r0, [sp, #32]
 8005d9c:	e519      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005d9e:	4b1e      	ldr	r3, [pc, #120]	@ (8005e18 <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8005da0:	6818      	ldr	r0, [r3, #0]
 8005da2:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8005da6:	f43f ad14 	beq.w	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005daa:	a804      	add	r0, sp, #16
 8005dac:	f7ff f9d0 	bl	8005150 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005db0:	9805      	ldr	r0, [sp, #20]
 8005db2:	e50e      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        frequency = 0;
 8005db4:	2000      	movs	r0, #0
 8005db6:	e50c      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = CSI_VALUE;
 8005db8:	481a      	ldr	r0, [pc, #104]	@ (8005e24 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>)
 8005dba:	e50a      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = 0;
 8005dbc:	2000      	movs	r0, #0
 8005dbe:	e508      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = HSE_VALUE;
 8005dc0:	4816      	ldr	r0, [pc, #88]	@ (8005e1c <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>)
 8005dc2:	e506      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (saiclocksource)
 8005dc4:	4818      	ldr	r0, [pc, #96]	@ (8005e28 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>)
 8005dc6:	e504      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = CSI_VALUE;
 8005dc8:	4816      	ldr	r0, [pc, #88]	@ (8005e24 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>)
 8005dca:	e502      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = 0;
 8005dcc:	2000      	movs	r0, #0
 8005dce:	e500      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = HSE_VALUE;
 8005dd0:	4812      	ldr	r0, [pc, #72]	@ (8005e1c <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>)
 8005dd2:	e4fe      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (saiclocksource)
 8005dd4:	4814      	ldr	r0, [pc, #80]	@ (8005e28 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>)
 8005dd6:	e4fc      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = CSI_VALUE;
 8005dd8:	4812      	ldr	r0, [pc, #72]	@ (8005e24 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>)
 8005dda:	e4fa      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = 0;
 8005ddc:	2000      	movs	r0, #0
 8005dde:	e4f8      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = HSE_VALUE;
 8005de0:	480e      	ldr	r0, [pc, #56]	@ (8005e1c <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>)
 8005de2:	e4f6      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (saiclocksource)
 8005de4:	4810      	ldr	r0, [pc, #64]	@ (8005e28 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>)
 8005de6:	e4f4      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = CSI_VALUE;
 8005de8:	480e      	ldr	r0, [pc, #56]	@ (8005e24 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>)
 8005dea:	e4f2      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = 0;
 8005dec:	2000      	movs	r0, #0
 8005dee:	e4f0      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = HSE_VALUE;
 8005df0:	480a      	ldr	r0, [pc, #40]	@ (8005e1c <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>)
 8005df2:	e4ee      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (srcclk)
 8005df4:	480c      	ldr	r0, [pc, #48]	@ (8005e28 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>)
 8005df6:	e4ec      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = CSI_VALUE;
 8005df8:	480a      	ldr	r0, [pc, #40]	@ (8005e24 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>)
 8005dfa:	e4ea      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = 0;
 8005dfc:	2000      	movs	r0, #0
 8005dfe:	e4e8      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = HSE_VALUE;
 8005e00:	4806      	ldr	r0, [pc, #24]	@ (8005e1c <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>)
 8005e02:	e4e6      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (srcclk)
 8005e04:	2000      	movs	r0, #0
 8005e06:	e4e4      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = CSI_VALUE;
 8005e08:	4806      	ldr	r0, [pc, #24]	@ (8005e24 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>)
 8005e0a:	e4e2      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = 0;
 8005e0c:	2000      	movs	r0, #0
 8005e0e:	e4e0      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = HSE_VALUE;
 8005e10:	4802      	ldr	r0, [pc, #8]	@ (8005e1c <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>)
 8005e12:	e4de      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (srcclk)
 8005e14:	2000      	movs	r0, #0
  return frequency;
 8005e16:	e4dc      	b.n	80057d2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 8005e18:	58024400 	.word	0x58024400
 8005e1c:	007a1200 	.word	0x007a1200
 8005e20:	03d09000 	.word	0x03d09000
 8005e24:	003d0900 	.word	0x003d0900
 8005e28:	00bb8000 	.word	0x00bb8000

08005e2c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005e2c:	b538      	push	{r3, r4, r5, lr}
 8005e2e:	4604      	mov	r4, r0

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
#if defined(TAMP)
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
#else
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8005e30:	6803      	ldr	r3, [r0, #0]
 8005e32:	4a0a      	ldr	r2, [pc, #40]	@ (8005e5c <HAL_RTC_WaitForSynchro+0x30>)
 8005e34:	60da      	str	r2, [r3, #12]
#endif /* TAMP */

  tickstart = HAL_GetTick();
 8005e36:	f7fc f979 	bl	800212c <HAL_GetTick>
 8005e3a:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
#if defined(TAMP)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005e3c:	6823      	ldr	r3, [r4, #0]
 8005e3e:	68db      	ldr	r3, [r3, #12]
 8005e40:	f013 0f20 	tst.w	r3, #32
 8005e44:	d107      	bne.n	8005e56 <HAL_RTC_WaitForSynchro+0x2a>
#endif /* TAMP */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005e46:	f7fc f971 	bl	800212c <HAL_GetTick>
 8005e4a:	1b40      	subs	r0, r0, r5
 8005e4c:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8005e50:	d9f4      	bls.n	8005e3c <HAL_RTC_WaitForSynchro+0x10>
      {
        return HAL_TIMEOUT;
 8005e52:	2003      	movs	r0, #3
 8005e54:	e000      	b.n	8005e58 <HAL_RTC_WaitForSynchro+0x2c>
      }
    }

  return HAL_OK;
 8005e56:	2000      	movs	r0, #0
}
 8005e58:	bd38      	pop	{r3, r4, r5, pc}
 8005e5a:	bf00      	nop
 8005e5c:	0003ff5f 	.word	0x0003ff5f

08005e60 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005e60:	b570      	push	{r4, r5, r6, lr}
    tickstart = HAL_GetTick();

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
#else
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8005e62:	6803      	ldr	r3, [r0, #0]
 8005e64:	68da      	ldr	r2, [r3, #12]
 8005e66:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8005e6a:	d002      	beq.n	8005e72 <RTC_EnterInitMode+0x12>
  HAL_StatusTypeDef status = HAL_OK;
 8005e6c:	2500      	movs	r5, #0
      }
    }
  }

  return status;
}
 8005e6e:	4628      	mov	r0, r5
 8005e70:	bd70      	pop	{r4, r5, r6, pc}
 8005e72:	4604      	mov	r4, r0
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8005e74:	f04f 32ff 	mov.w	r2, #4294967295
 8005e78:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8005e7a:	f7fc f957 	bl	800212c <HAL_GetTick>
 8005e7e:	4606      	mov	r6, r0
  HAL_StatusTypeDef status = HAL_OK;
 8005e80:	2500      	movs	r5, #0
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005e82:	6823      	ldr	r3, [r4, #0]
 8005e84:	68db      	ldr	r3, [r3, #12]
 8005e86:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8005e8a:	d1f0      	bne.n	8005e6e <RTC_EnterInitMode+0xe>
 8005e8c:	2d03      	cmp	r5, #3
 8005e8e:	d0ee      	beq.n	8005e6e <RTC_EnterInitMode+0xe>
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8005e90:	f7fc f94c 	bl	800212c <HAL_GetTick>
 8005e94:	1b83      	subs	r3, r0, r6
 8005e96:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005e9a:	d9f2      	bls.n	8005e82 <RTC_EnterInitMode+0x22>
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005e9c:	2503      	movs	r5, #3
 8005e9e:	f884 5021 	strb.w	r5, [r4, #33]	@ 0x21
 8005ea2:	e7ee      	b.n	8005e82 <RTC_EnterInitMode+0x22>

08005ea4 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005ea4:	b510      	push	{r4, lr}
 8005ea6:	4604      	mov	r4, r0

  /* Exit Initialization mode */
#if defined(TAMP)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8005ea8:	4b10      	ldr	r3, [pc, #64]	@ (8005eec <RTC_ExitInitMode+0x48>)
 8005eaa:	68da      	ldr	r2, [r3, #12]
 8005eac:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005eb0:	60da      	str	r2, [r3, #12]
#endif /* TAMP */

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8005eb2:	689b      	ldr	r3, [r3, #8]
 8005eb4:	f013 0f20 	tst.w	r3, #32
 8005eb8:	d106      	bne.n	8005ec8 <RTC_ExitInitMode+0x24>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005eba:	f7ff ffb7 	bl	8005e2c <HAL_RTC_WaitForSynchro>
 8005ebe:	b198      	cbz	r0, 8005ee8 <RTC_ExitInitMode+0x44>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005ec0:	2003      	movs	r0, #3
 8005ec2:	f884 0021 	strb.w	r0, [r4, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8005ec6:	e00f      	b.n	8005ee8 <RTC_ExitInitMode+0x44>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005ec8:	4a08      	ldr	r2, [pc, #32]	@ (8005eec <RTC_ExitInitMode+0x48>)
 8005eca:	6893      	ldr	r3, [r2, #8]
 8005ecc:	f023 0320 	bic.w	r3, r3, #32
 8005ed0:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005ed2:	f7ff ffab 	bl	8005e2c <HAL_RTC_WaitForSynchro>
 8005ed6:	b110      	cbz	r0, 8005ede <RTC_ExitInitMode+0x3a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005ed8:	2003      	movs	r0, #3
 8005eda:	f884 0021 	strb.w	r0, [r4, #33]	@ 0x21
      status = HAL_TIMEOUT;
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005ede:	4a03      	ldr	r2, [pc, #12]	@ (8005eec <RTC_ExitInitMode+0x48>)
 8005ee0:	6893      	ldr	r3, [r2, #8]
 8005ee2:	f043 0320 	orr.w	r3, r3, #32
 8005ee6:	6093      	str	r3, [r2, #8]
  }

  return status;
}
 8005ee8:	bd10      	pop	{r4, pc}
 8005eea:	bf00      	nop
 8005eec:	58004000 	.word	0x58004000

08005ef0 <HAL_RTC_Init>:
  if(hrtc != NULL)
 8005ef0:	2800      	cmp	r0, #0
 8005ef2:	d04b      	beq.n	8005f8c <HAL_RTC_Init+0x9c>
{
 8005ef4:	b538      	push	{r3, r4, r5, lr}
 8005ef6:	4604      	mov	r4, r0
    if(hrtc->State == HAL_RTC_STATE_RESET)
 8005ef8:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 8005efc:	b163      	cbz	r3, 8005f18 <HAL_RTC_Init+0x28>
    hrtc->State = HAL_RTC_STATE_BUSY;
 8005efe:	2302      	movs	r3, #2
 8005f00:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8005f04:	6823      	ldr	r3, [r4, #0]
 8005f06:	68da      	ldr	r2, [r3, #12]
 8005f08:	f012 0f10 	tst.w	r2, #16
 8005f0c:	d009      	beq.n	8005f22 <HAL_RTC_Init+0x32>
      status = HAL_OK;
 8005f0e:	2000      	movs	r0, #0
      hrtc->State = HAL_RTC_STATE_READY;
 8005f10:	2301      	movs	r3, #1
 8005f12:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
}
 8005f16:	bd38      	pop	{r3, r4, r5, pc}
      hrtc->Lock = HAL_UNLOCKED;
 8005f18:	f880 3020 	strb.w	r3, [r0, #32]
      HAL_RTC_MspInit(hrtc);
 8005f1c:	f7fb fdcc 	bl	8001ab8 <HAL_RTC_MspInit>
 8005f20:	e7ed      	b.n	8005efe <HAL_RTC_Init+0xe>
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005f22:	22ca      	movs	r2, #202	@ 0xca
 8005f24:	625a      	str	r2, [r3, #36]	@ 0x24
 8005f26:	6823      	ldr	r3, [r4, #0]
 8005f28:	2253      	movs	r2, #83	@ 0x53
 8005f2a:	625a      	str	r2, [r3, #36]	@ 0x24
      status = RTC_EnterInitMode(hrtc);
 8005f2c:	4620      	mov	r0, r4
 8005f2e:	f7ff ff97 	bl	8005e60 <RTC_EnterInitMode>
      if (status == HAL_OK)
 8005f32:	b128      	cbz	r0, 8005f40 <HAL_RTC_Init+0x50>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005f34:	6823      	ldr	r3, [r4, #0]
 8005f36:	22ff      	movs	r2, #255	@ 0xff
 8005f38:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
 8005f3a:	2800      	cmp	r0, #0
 8005f3c:	d1eb      	bne.n	8005f16 <HAL_RTC_Init+0x26>
 8005f3e:	e7e7      	b.n	8005f10 <HAL_RTC_Init+0x20>
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8005f40:	6822      	ldr	r2, [r4, #0]
 8005f42:	6891      	ldr	r1, [r2, #8]
 8005f44:	4b12      	ldr	r3, [pc, #72]	@ (8005f90 <HAL_RTC_Init+0xa0>)
 8005f46:	400b      	ands	r3, r1
 8005f48:	6093      	str	r3, [r2, #8]
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005f4a:	6821      	ldr	r1, [r4, #0]
 8005f4c:	688a      	ldr	r2, [r1, #8]
 8005f4e:	6863      	ldr	r3, [r4, #4]
 8005f50:	6920      	ldr	r0, [r4, #16]
 8005f52:	4303      	orrs	r3, r0
 8005f54:	69a0      	ldr	r0, [r4, #24]
 8005f56:	4303      	orrs	r3, r0
 8005f58:	4313      	orrs	r3, r2
 8005f5a:	608b      	str	r3, [r1, #8]
        hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 8005f5c:	68a1      	ldr	r1, [r4, #8]
 8005f5e:	68e3      	ldr	r3, [r4, #12]
 8005f60:	6822      	ldr	r2, [r4, #0]
 8005f62:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8005f66:	6113      	str	r3, [r2, #16]
        status = RTC_ExitInitMode(hrtc);
 8005f68:	4620      	mov	r0, r4
 8005f6a:	f7ff ff9b 	bl	8005ea4 <RTC_ExitInitMode>
      if(status == HAL_OK)
 8005f6e:	2800      	cmp	r0, #0
 8005f70:	d1e0      	bne.n	8005f34 <HAL_RTC_Init+0x44>
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8005f72:	6822      	ldr	r2, [r4, #0]
 8005f74:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8005f76:	f023 0303 	bic.w	r3, r3, #3
 8005f7a:	64d3      	str	r3, [r2, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8005f7c:	6821      	ldr	r1, [r4, #0]
 8005f7e:	6ccb      	ldr	r3, [r1, #76]	@ 0x4c
 8005f80:	69e2      	ldr	r2, [r4, #28]
 8005f82:	6965      	ldr	r5, [r4, #20]
 8005f84:	432a      	orrs	r2, r5
 8005f86:	4313      	orrs	r3, r2
 8005f88:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8005f8a:	e7d3      	b.n	8005f34 <HAL_RTC_Init+0x44>
  HAL_StatusTypeDef status = HAL_ERROR;
 8005f8c:	2001      	movs	r0, #1
}
 8005f8e:	4770      	bx	lr
 8005f90:	ff8fffbf 	.word	0xff8fffbf

08005f94 <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 8005f94:	2300      	movs	r3, #0
  uint8_t  bcdlow  = Value;

  while (bcdlow >= 10U)
 8005f96:	e002      	b.n	8005f9e <RTC_ByteToBcd2+0xa>
  {
    bcdhigh++;
 8005f98:	3301      	adds	r3, #1
    bcdlow -= 10U;
 8005f9a:	380a      	subs	r0, #10
 8005f9c:	b2c0      	uxtb	r0, r0
  while (bcdlow >= 10U)
 8005f9e:	2809      	cmp	r0, #9
 8005fa0:	d8fa      	bhi.n	8005f98 <RTC_ByteToBcd2+0x4>
  }

  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 8005fa2:	011b      	lsls	r3, r3, #4
 8005fa4:	b2db      	uxtb	r3, r3
}
 8005fa6:	4318      	orrs	r0, r3
 8005fa8:	4770      	bx	lr
	...

08005fac <HAL_RTC_SetTime>:
  __HAL_LOCK(hrtc);
 8005fac:	f890 3020 	ldrb.w	r3, [r0, #32]
 8005fb0:	2b01      	cmp	r3, #1
 8005fb2:	d05b      	beq.n	800606c <HAL_RTC_SetTime+0xc0>
{
 8005fb4:	b570      	push	{r4, r5, r6, lr}
 8005fb6:	4604      	mov	r4, r0
 8005fb8:	460d      	mov	r5, r1
 8005fba:	4616      	mov	r6, r2
  __HAL_LOCK(hrtc);
 8005fbc:	2301      	movs	r3, #1
 8005fbe:	f880 3020 	strb.w	r3, [r0, #32]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005fc2:	2302      	movs	r3, #2
 8005fc4:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005fc8:	6803      	ldr	r3, [r0, #0]
 8005fca:	22ca      	movs	r2, #202	@ 0xca
 8005fcc:	625a      	str	r2, [r3, #36]	@ 0x24
 8005fce:	6803      	ldr	r3, [r0, #0]
 8005fd0:	2253      	movs	r2, #83	@ 0x53
 8005fd2:	625a      	str	r2, [r3, #36]	@ 0x24
  status = RTC_EnterInitMode(hrtc);
 8005fd4:	f7ff ff44 	bl	8005e60 <RTC_EnterInitMode>
  if (status == HAL_OK)
 8005fd8:	bb58      	cbnz	r0, 8006032 <HAL_RTC_SetTime+0x86>
    if(Format == RTC_FORMAT_BIN)
 8005fda:	2e00      	cmp	r6, #0
 8005fdc:	d134      	bne.n	8006048 <HAL_RTC_SetTime+0x9c>
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005fde:	6823      	ldr	r3, [r4, #0]
 8005fe0:	689b      	ldr	r3, [r3, #8]
 8005fe2:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8005fe6:	d101      	bne.n	8005fec <HAL_RTC_SetTime+0x40>
        sTime->TimeFormat = 0x00U;
 8005fe8:	2300      	movs	r3, #0
 8005fea:	70eb      	strb	r3, [r5, #3]
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005fec:	7828      	ldrb	r0, [r5, #0]
 8005fee:	f7ff ffd1 	bl	8005f94 <RTC_ByteToBcd2>
 8005ff2:	0406      	lsls	r6, r0, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005ff4:	7868      	ldrb	r0, [r5, #1]
 8005ff6:	f7ff ffcd 	bl	8005f94 <RTC_ByteToBcd2>
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005ffa:	ea46 2600 	orr.w	r6, r6, r0, lsl #8
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 8005ffe:	78a8      	ldrb	r0, [r5, #2]
 8006000:	f7ff ffc8 	bl	8005f94 <RTC_ByteToBcd2>
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006004:	4330      	orrs	r0, r6
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006006:	78eb      	ldrb	r3, [r5, #3]
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006008:	ea40 5083 	orr.w	r0, r0, r3, lsl #22
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800600c:	6822      	ldr	r2, [r4, #0]
 800600e:	4b18      	ldr	r3, [pc, #96]	@ (8006070 <HAL_RTC_SetTime+0xc4>)
 8006010:	4003      	ands	r3, r0
 8006012:	6013      	str	r3, [r2, #0]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8006014:	6822      	ldr	r2, [r4, #0]
 8006016:	6893      	ldr	r3, [r2, #8]
 8006018:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800601c:	6093      	str	r3, [r2, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800601e:	6821      	ldr	r1, [r4, #0]
 8006020:	688b      	ldr	r3, [r1, #8]
 8006022:	68ea      	ldr	r2, [r5, #12]
 8006024:	6928      	ldr	r0, [r5, #16]
 8006026:	4302      	orrs	r2, r0
 8006028:	4313      	orrs	r3, r2
 800602a:	608b      	str	r3, [r1, #8]
    status = RTC_ExitInitMode(hrtc);
 800602c:	4620      	mov	r0, r4
 800602e:	f7ff ff39 	bl	8005ea4 <RTC_ExitInitMode>
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006032:	6823      	ldr	r3, [r4, #0]
 8006034:	22ff      	movs	r2, #255	@ 0xff
 8006036:	625a      	str	r2, [r3, #36]	@ 0x24
  if (status == HAL_OK)
 8006038:	b910      	cbnz	r0, 8006040 <HAL_RTC_SetTime+0x94>
    hrtc->State = HAL_RTC_STATE_READY;
 800603a:	2301      	movs	r3, #1
 800603c:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
  __HAL_UNLOCK(hrtc);
 8006040:	2300      	movs	r3, #0
 8006042:	f884 3020 	strb.w	r3, [r4, #32]
}
 8006046:	bd70      	pop	{r4, r5, r6, pc}
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006048:	6823      	ldr	r3, [r4, #0]
 800604a:	689b      	ldr	r3, [r3, #8]
 800604c:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8006050:	d101      	bne.n	8006056 <HAL_RTC_SetTime+0xaa>
        sTime->TimeFormat = 0x00U;
 8006052:	2300      	movs	r3, #0
 8006054:	70eb      	strb	r3, [r5, #3]
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006056:	782b      	ldrb	r3, [r5, #0]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006058:	7868      	ldrb	r0, [r5, #1]
 800605a:	0200      	lsls	r0, r0, #8
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800605c:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 8006060:	78ab      	ldrb	r3, [r5, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006062:	4318      	orrs	r0, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006064:	78eb      	ldrb	r3, [r5, #3]
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006066:	ea40 5083 	orr.w	r0, r0, r3, lsl #22
 800606a:	e7cf      	b.n	800600c <HAL_RTC_SetTime+0x60>
  __HAL_LOCK(hrtc);
 800606c:	2002      	movs	r0, #2
}
 800606e:	4770      	bx	lr
 8006070:	007f7f7f 	.word	0x007f7f7f

08006074 <HAL_RTC_SetDate>:
  __HAL_LOCK(hrtc);
 8006074:	f890 3020 	ldrb.w	r3, [r0, #32]
 8006078:	2b01      	cmp	r3, #1
 800607a:	d049      	beq.n	8006110 <HAL_RTC_SetDate+0x9c>
{
 800607c:	b570      	push	{r4, r5, r6, lr}
 800607e:	4604      	mov	r4, r0
 8006080:	460e      	mov	r6, r1
  __HAL_LOCK(hrtc);
 8006082:	2301      	movs	r3, #1
 8006084:	f880 3020 	strb.w	r3, [r0, #32]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006088:	2302      	movs	r3, #2
 800608a:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800608e:	b1f2      	cbz	r2, 80060ce <HAL_RTC_SetDate+0x5a>
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006090:	78cb      	ldrb	r3, [r1, #3]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006092:	784d      	ldrb	r5, [r1, #1]
 8006094:	022d      	lsls	r5, r5, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006096:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
                  (((uint32_t)sDate->Date)    << RTC_DR_DU_Pos) | \
 800609a:	788b      	ldrb	r3, [r1, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800609c:	431d      	orrs	r5, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800609e:	780b      	ldrb	r3, [r1, #0]
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80060a0:	ea45 3543 	orr.w	r5, r5, r3, lsl #13
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80060a4:	6823      	ldr	r3, [r4, #0]
 80060a6:	22ca      	movs	r2, #202	@ 0xca
 80060a8:	625a      	str	r2, [r3, #36]	@ 0x24
 80060aa:	6823      	ldr	r3, [r4, #0]
 80060ac:	2253      	movs	r2, #83	@ 0x53
 80060ae:	625a      	str	r2, [r3, #36]	@ 0x24
  status = RTC_EnterInitMode(hrtc);
 80060b0:	4620      	mov	r0, r4
 80060b2:	f7ff fed5 	bl	8005e60 <RTC_EnterInitMode>
  if (status == HAL_OK)
 80060b6:	b318      	cbz	r0, 8006100 <HAL_RTC_SetDate+0x8c>
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80060b8:	6823      	ldr	r3, [r4, #0]
 80060ba:	22ff      	movs	r2, #255	@ 0xff
 80060bc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (status == HAL_OK)
 80060be:	b910      	cbnz	r0, 80060c6 <HAL_RTC_SetDate+0x52>
    hrtc->State = HAL_RTC_STATE_READY;
 80060c0:	2301      	movs	r3, #1
 80060c2:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
  __HAL_UNLOCK(hrtc);
 80060c6:	2300      	movs	r3, #0
 80060c8:	f884 3020 	strb.w	r3, [r4, #32]
}
 80060cc:	bd70      	pop	{r4, r5, r6, pc}
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80060ce:	784b      	ldrb	r3, [r1, #1]
 80060d0:	f013 0f10 	tst.w	r3, #16
 80060d4:	d003      	beq.n	80060de <HAL_RTC_SetDate+0x6a>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80060d6:	f003 03ef 	and.w	r3, r3, #239	@ 0xef
 80060da:	330a      	adds	r3, #10
 80060dc:	704b      	strb	r3, [r1, #1]
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80060de:	78f0      	ldrb	r0, [r6, #3]
 80060e0:	f7ff ff58 	bl	8005f94 <RTC_ByteToBcd2>
 80060e4:	0405      	lsls	r5, r0, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80060e6:	7870      	ldrb	r0, [r6, #1]
 80060e8:	f7ff ff54 	bl	8005f94 <RTC_ByteToBcd2>
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80060ec:	ea45 2500 	orr.w	r5, r5, r0, lsl #8
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 80060f0:	78b0      	ldrb	r0, [r6, #2]
 80060f2:	f7ff ff4f 	bl	8005f94 <RTC_ByteToBcd2>
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80060f6:	4305      	orrs	r5, r0
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80060f8:	7833      	ldrb	r3, [r6, #0]
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80060fa:	ea45 3543 	orr.w	r5, r5, r3, lsl #13
 80060fe:	e7d1      	b.n	80060a4 <HAL_RTC_SetDate+0x30>
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006100:	6822      	ldr	r2, [r4, #0]
 8006102:	4b04      	ldr	r3, [pc, #16]	@ (8006114 <HAL_RTC_SetDate+0xa0>)
 8006104:	402b      	ands	r3, r5
 8006106:	6053      	str	r3, [r2, #4]
    status = RTC_ExitInitMode(hrtc);
 8006108:	4620      	mov	r0, r4
 800610a:	f7ff fecb 	bl	8005ea4 <RTC_ExitInitMode>
 800610e:	e7d3      	b.n	80060b8 <HAL_RTC_SetDate+0x44>
  __HAL_LOCK(hrtc);
 8006110:	2002      	movs	r0, #2
}
 8006112:	4770      	bx	lr
 8006114:	00ffff3f 	.word	0x00ffff3f

08006118 <RTC_Bcd2ToByte>:
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8006118:	0903      	lsrs	r3, r0, #4
 800611a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  return (tmp + (Value & 0x0FU));
 800611e:	f000 000f 	and.w	r0, r0, #15
 8006122:	eb00 0043 	add.w	r0, r0, r3, lsl #1
}
 8006126:	b2c0      	uxtb	r0, r0
 8006128:	4770      	bx	lr

0800612a <HAL_RTC_GetTime>:
{
 800612a:	b570      	push	{r4, r5, r6, lr}
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800612c:	6803      	ldr	r3, [r0, #0]
 800612e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006130:	604b      	str	r3, [r1, #4]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8006132:	6803      	ldr	r3, [r0, #0]
 8006134:	691b      	ldr	r3, [r3, #16]
 8006136:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800613a:	608b      	str	r3, [r1, #8]
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800613c:	6803      	ldr	r3, [r0, #0]
 800613e:	681b      	ldr	r3, [r3, #0]
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8006140:	f3c3 4005 	ubfx	r0, r3, #16, #6
 8006144:	7008      	strb	r0, [r1, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8006146:	f3c3 2606 	ubfx	r6, r3, #8, #7
 800614a:	704e      	strb	r6, [r1, #1]
  sTime->Seconds    = (uint8_t)((tmpreg & (RTC_TR_ST  | RTC_TR_SU))  >> RTC_TR_SU_Pos);
 800614c:	f003 057f 	and.w	r5, r3, #127	@ 0x7f
 8006150:	708d      	strb	r5, [r1, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8006152:	f3c3 5380 	ubfx	r3, r3, #22, #1
 8006156:	70cb      	strb	r3, [r1, #3]
  if(Format == RTC_FORMAT_BIN)
 8006158:	b95a      	cbnz	r2, 8006172 <HAL_RTC_GetTime+0x48>
 800615a:	460c      	mov	r4, r1
    sTime->Hours   = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800615c:	f7ff ffdc 	bl	8006118 <RTC_Bcd2ToByte>
 8006160:	7020      	strb	r0, [r4, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8006162:	4630      	mov	r0, r6
 8006164:	f7ff ffd8 	bl	8006118 <RTC_Bcd2ToByte>
 8006168:	7060      	strb	r0, [r4, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800616a:	4628      	mov	r0, r5
 800616c:	f7ff ffd4 	bl	8006118 <RTC_Bcd2ToByte>
 8006170:	70a0      	strb	r0, [r4, #2]
}
 8006172:	2000      	movs	r0, #0
 8006174:	bd70      	pop	{r4, r5, r6, pc}

08006176 <HAL_RTC_GetDate>:
{
 8006176:	b570      	push	{r4, r5, r6, lr}
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8006178:	6803      	ldr	r3, [r0, #0]
 800617a:	685b      	ldr	r3, [r3, #4]
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800617c:	f3c3 4007 	ubfx	r0, r3, #16, #8
 8006180:	70c8      	strb	r0, [r1, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8006182:	f3c3 2604 	ubfx	r6, r3, #8, #5
 8006186:	704e      	strb	r6, [r1, #1]
  sDate->Date    = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8006188:	f003 053f 	and.w	r5, r3, #63	@ 0x3f
 800618c:	708d      	strb	r5, [r1, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800618e:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8006192:	700b      	strb	r3, [r1, #0]
  if(Format == RTC_FORMAT_BIN)
 8006194:	b95a      	cbnz	r2, 80061ae <HAL_RTC_GetDate+0x38>
 8006196:	460c      	mov	r4, r1
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8006198:	f7ff ffbe 	bl	8006118 <RTC_Bcd2ToByte>
 800619c:	70e0      	strb	r0, [r4, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800619e:	4630      	mov	r0, r6
 80061a0:	f7ff ffba 	bl	8006118 <RTC_Bcd2ToByte>
 80061a4:	7060      	strb	r0, [r4, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80061a6:	4628      	mov	r0, r5
 80061a8:	f7ff ffb6 	bl	8006118 <RTC_Bcd2ToByte>
 80061ac:	70a0      	strb	r0, [r4, #2]
}
 80061ae:	2000      	movs	r0, #0
 80061b0:	bd70      	pop	{r4, r5, r6, pc}
	...

080061b4 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wake up counter
  * @param  WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 80061b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80061b6:	f890 3020 	ldrb.w	r3, [r0, #32]
 80061ba:	2b01      	cmp	r3, #1
 80061bc:	d057      	beq.n	800626e <HAL_RTCEx_SetWakeUpTimer_IT+0xba>
 80061be:	4604      	mov	r4, r0
 80061c0:	460e      	mov	r6, r1
 80061c2:	4615      	mov	r5, r2
 80061c4:	2301      	movs	r3, #1
 80061c6:	f880 3020 	strb.w	r3, [r0, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80061ca:	2302      	movs	r3, #2
 80061cc:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80061d0:	6803      	ldr	r3, [r0, #0]
 80061d2:	22ca      	movs	r2, #202	@ 0xca
 80061d4:	625a      	str	r2, [r3, #36]	@ 0x24
 80061d6:	6803      	ldr	r3, [r0, #0]
 80061d8:	2253      	movs	r2, #83	@ 0x53
 80061da:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Clear WUTE in RTC_CR to disable the wakeup timer */
  CLEAR_BIT(RTC->CR, RTC_CR_WUTE);
 80061dc:	4b25      	ldr	r3, [pc, #148]	@ (8006274 <HAL_RTCEx_SetWakeUpTimer_IT+0xc0>)
 80061de:	689a      	ldr	r2, [r3, #8]
 80061e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80061e4:	609a      	str	r2, [r3, #8]
  {
    tickstart = HAL_GetTick();

    while (READ_BIT(hrtc->Instance->ICSR, RTC_FLAG_WUTWF) == 0U)
#else
  if (READ_BIT(RTC->ISR, RTC_ISR_INITF) == 0U)
 80061e6:	68db      	ldr	r3, [r3, #12]
 80061e8:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80061ec:	d027      	beq.n	800623e <HAL_RTCEx_SetWakeUpTimer_IT+0x8a>
      }
    }
  }

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 80061ee:	6823      	ldr	r3, [r4, #0]
 80061f0:	615e      	str	r6, [r3, #20]

  /* Clear the Wakeup Timer clock source bits and configure the clock source in CR register */
  {
    uint32_t CR_tmp = hrtc->Instance->CR;
 80061f2:	6821      	ldr	r1, [r4, #0]
 80061f4:	688b      	ldr	r3, [r1, #8]
    CR_tmp &= (uint32_t)~RTC_CR_WUCKSEL;
 80061f6:	f023 0307 	bic.w	r3, r3, #7
    CR_tmp |= (uint32_t)WakeUpClock;
 80061fa:	432b      	orrs	r3, r5
    hrtc->Instance->CR = CR_tmp;
 80061fc:	608b      	str	r3, [r1, #8]
  else
  {
    __HAL_RTC_WAKEUPTIMER_EXTID2_ENABLE_IT();
  }
#else /* SINGLE_CORE */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 80061fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006202:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8006206:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 800620a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
#endif /* DUAL_CORE */

  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 800620e:	681a      	ldr	r2, [r3, #0]
 8006210:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8006214:	601a      	str	r2, [r3, #0]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8006216:	6822      	ldr	r2, [r4, #0]
 8006218:	6893      	ldr	r3, [r2, #8]
 800621a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800621e:	6093      	str	r3, [r2, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8006220:	6822      	ldr	r2, [r4, #0]
 8006222:	6893      	ldr	r3, [r2, #8]
 8006224:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006228:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800622a:	6823      	ldr	r3, [r4, #0]
 800622c:	22ff      	movs	r2, #255	@ 0xff
 800622e:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8006230:	2301      	movs	r3, #1
 8006232:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006236:	2000      	movs	r0, #0
 8006238:	f884 0020 	strb.w	r0, [r4, #32]

  return HAL_OK;
}
 800623c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tickstart = HAL_GetTick();
 800623e:	f7fb ff75 	bl	800212c <HAL_GetTick>
 8006242:	4607      	mov	r7, r0
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8006244:	6823      	ldr	r3, [r4, #0]
 8006246:	68db      	ldr	r3, [r3, #12]
 8006248:	f013 0f04 	tst.w	r3, #4
 800624c:	d1cf      	bne.n	80061ee <HAL_RTCEx_SetWakeUpTimer_IT+0x3a>
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800624e:	f7fb ff6d 	bl	800212c <HAL_GetTick>
 8006252:	1bc0      	subs	r0, r0, r7
 8006254:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8006258:	d9f4      	bls.n	8006244 <HAL_RTCEx_SetWakeUpTimer_IT+0x90>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800625a:	6823      	ldr	r3, [r4, #0]
 800625c:	22ff      	movs	r2, #255	@ 0xff
 800625e:	625a      	str	r2, [r3, #36]	@ 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006260:	2003      	movs	r0, #3
 8006262:	f884 0021 	strb.w	r0, [r4, #33]	@ 0x21
        __HAL_UNLOCK(hrtc);
 8006266:	2300      	movs	r3, #0
 8006268:	f884 3020 	strb.w	r3, [r4, #32]
        return HAL_TIMEOUT;
 800626c:	e7e6      	b.n	800623c <HAL_RTCEx_SetWakeUpTimer_IT+0x88>
  __HAL_LOCK(hrtc);
 800626e:	2002      	movs	r0, #2
 8006270:	e7e4      	b.n	800623c <HAL_RTCEx_SetWakeUpTimer_IT+0x88>
 8006272:	bf00      	nop
 8006274:	58004000 	.word	0x58004000

08006278 <HAL_RTCEx_WakeUpTimerEventCallback>:
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 8006278:	4770      	bx	lr

0800627a <HAL_RTCEx_WakeUpTimerIRQHandler>:
{
 800627a:	b510      	push	{r4, lr}
 800627c:	4604      	mov	r4, r0
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 800627e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006282:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8006286:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 800628a:	6803      	ldr	r3, [r0, #0]
 800628c:	68da      	ldr	r2, [r3, #12]
 800628e:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 8006292:	d103      	bne.n	800629c <HAL_RTCEx_WakeUpTimerIRQHandler+0x22>
  hrtc->State = HAL_RTC_STATE_READY;
 8006294:	2301      	movs	r3, #1
 8006296:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
}
 800629a:	bd10      	pop	{r4, pc}
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800629c:	68da      	ldr	r2, [r3, #12]
 800629e:	b2d2      	uxtb	r2, r2
 80062a0:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 80062a4:	60da      	str	r2, [r3, #12]
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 80062a6:	f7ff ffe7 	bl	8006278 <HAL_RTCEx_WakeUpTimerEventCallback>
 80062aa:	e7f3      	b.n	8006294 <HAL_RTCEx_WakeUpTimerIRQHandler+0x1a>

080062ac <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80062ac:	b570      	push	{r4, r5, r6, lr}
 80062ae:	b082      	sub	sp, #8
 80062b0:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 80062b2:	2300      	movs	r3, #0
 80062b4:	9301      	str	r3, [sp, #4]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80062b6:	6800      	ldr	r0, [r0, #0]
 80062b8:	f001 fd10 	bl	8007cdc <SDMMC_CmdGoIdleState>
  if (errorstate != HAL_SD_ERROR_NONE)
 80062bc:	4605      	mov	r5, r0
 80062be:	b110      	cbz	r0, 80062c6 <SD_PowerON+0x1a>
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
}
 80062c0:	4628      	mov	r0, r5
 80062c2:	b002      	add	sp, #8
 80062c4:	bd70      	pop	{r4, r5, r6, pc}
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80062c6:	6820      	ldr	r0, [r4, #0]
 80062c8:	f002 f844 	bl	8008354 <SDMMC_CmdOperCond>
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 80062cc:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 80062d0:	d007      	beq.n	80062e2 <SD_PowerON+0x36>
    hsd->SdCard.CardVersion = CARD_V2_X;
 80062d2:	2301      	movs	r3, #1
 80062d4:	63e3      	str	r3, [r4, #60]	@ 0x3c
  if (hsd->SdCard.CardVersion == CARD_V2_X)
 80062d6:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80062d8:	2b01      	cmp	r3, #1
 80062da:	d00b      	beq.n	80062f4 <SD_PowerON+0x48>
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80062dc:	462e      	mov	r6, r5
 80062de:	4628      	mov	r0, r5
 80062e0:	e014      	b.n	800630c <SD_PowerON+0x60>
    hsd->SdCard.CardVersion = CARD_V1_X;
 80062e2:	2300      	movs	r3, #0
 80062e4:	63e3      	str	r3, [r4, #60]	@ 0x3c
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80062e6:	6820      	ldr	r0, [r4, #0]
 80062e8:	f001 fcf8 	bl	8007cdc <SDMMC_CmdGoIdleState>
    if (errorstate != HAL_SD_ERROR_NONE)
 80062ec:	2800      	cmp	r0, #0
 80062ee:	d0f2      	beq.n	80062d6 <SD_PowerON+0x2a>
      return errorstate;
 80062f0:	4605      	mov	r5, r0
 80062f2:	e7e5      	b.n	80062c0 <SD_PowerON+0x14>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80062f4:	2100      	movs	r1, #0
 80062f6:	6820      	ldr	r0, [r4, #0]
 80062f8:	f001 fe77 	bl	8007fea <SDMMC_CmdAppCommand>
    if (errorstate != HAL_SD_ERROR_NONE)
 80062fc:	2800      	cmp	r0, #0
 80062fe:	d0ed      	beq.n	80062dc <SD_PowerON+0x30>
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006300:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8006304:	e7dc      	b.n	80062c0 <SD_PowerON+0x14>
    count++;
 8006306:	9b01      	ldr	r3, [sp, #4]
 8006308:	3301      	adds	r3, #1
 800630a:	9301      	str	r3, [sp, #4]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800630c:	9a01      	ldr	r2, [sp, #4]
 800630e:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 8006312:	429a      	cmp	r2, r3
 8006314:	d813      	bhi.n	800633e <SD_PowerON+0x92>
 8006316:	b996      	cbnz	r6, 800633e <SD_PowerON+0x92>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8006318:	2100      	movs	r1, #0
 800631a:	6820      	ldr	r0, [r4, #0]
 800631c:	f001 fe65 	bl	8007fea <SDMMC_CmdAppCommand>
    if (errorstate != HAL_SD_ERROR_NONE)
 8006320:	b9d0      	cbnz	r0, 8006358 <SD_PowerON+0xac>
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 8006322:	4912      	ldr	r1, [pc, #72]	@ (800636c <SD_PowerON+0xc0>)
 8006324:	6820      	ldr	r0, [r4, #0]
 8006326:	f001 ff61 	bl	80081ec <SDMMC_CmdAppOperCommand>
    if (errorstate != HAL_SD_ERROR_NONE)
 800632a:	4606      	mov	r6, r0
 800632c:	b9b0      	cbnz	r0, 800635c <SD_PowerON+0xb0>
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800632e:	2100      	movs	r1, #0
 8006330:	6820      	ldr	r0, [r4, #0]
 8006332:	f001 fcbe 	bl	8007cb2 <SDMMC_GetResponse>
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8006336:	0fc3      	lsrs	r3, r0, #31
 8006338:	d0e5      	beq.n	8006306 <SD_PowerON+0x5a>
 800633a:	461e      	mov	r6, r3
 800633c:	e7e3      	b.n	8006306 <SD_PowerON+0x5a>
  if (count >= SDMMC_MAX_VOLT_TRIAL)
 800633e:	9a01      	ldr	r2, [sp, #4]
 8006340:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 8006344:	429a      	cmp	r2, r3
 8006346:	d80c      	bhi.n	8006362 <SD_PowerON+0xb6>
  hsd->SdCard.CardType = CARD_SDSC;
 8006348:	2300      	movs	r3, #0
 800634a:	63a3      	str	r3, [r4, #56]	@ 0x38
  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 800634c:	f010 4380 	ands.w	r3, r0, #1073741824	@ 0x40000000
 8006350:	d00a      	beq.n	8006368 <SD_PowerON+0xbc>
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8006352:	2301      	movs	r3, #1
 8006354:	63a3      	str	r3, [r4, #56]	@ 0x38
 8006356:	e7b3      	b.n	80062c0 <SD_PowerON+0x14>
      return errorstate;
 8006358:	4605      	mov	r5, r0
 800635a:	e7b1      	b.n	80062c0 <SD_PowerON+0x14>
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800635c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8006360:	e7ae      	b.n	80062c0 <SD_PowerON+0x14>
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8006362:	f04f 7580 	mov.w	r5, #16777216	@ 0x1000000
 8006366:	e7ab      	b.n	80062c0 <SD_PowerON+0x14>
  return HAL_SD_ERROR_NONE;
 8006368:	461d      	mov	r5, r3
 800636a:	e7a9      	b.n	80062c0 <SD_PowerON+0x14>
 800636c:	c1100000 	.word	0xc1100000

08006370 <SD_PowerOFF>:
  * @brief  Turns the SDMMC output signals off.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
static void SD_PowerOFF(SD_HandleTypeDef *hsd)
{
 8006370:	b508      	push	{r3, lr}
  /* Set Power State to OFF */
  (void)SDMMC_PowerState_OFF(hsd->Instance);
 8006372:	6800      	ldr	r0, [r0, #0]
 8006374:	f001 fc7e 	bl	8007c74 <SDMMC_PowerState_OFF>
}
 8006378:	bd08      	pop	{r3, pc}

0800637a <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800637a:	b570      	push	{r4, r5, r6, lr}
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pRxBuffPtr;
 800637c:	6a44      	ldr	r4, [r0, #36]	@ 0x24

  if (hsd->RxXferSize >= SDMMC_FIFO_SIZE)
 800637e:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8006380:	2b1f      	cmp	r3, #31
 8006382:	d815      	bhi.n	80063b0 <SD_Read_IT+0x36>
    }

    hsd->pRxBuffPtr = tmp;
    hsd->RxXferSize -= SDMMC_FIFO_SIZE;
  }
}
 8006384:	bd70      	pop	{r4, r5, r6, pc}
      data = SDMMC_ReadFIFO(hsd->Instance);
 8006386:	6830      	ldr	r0, [r6, #0]
 8006388:	f001 fc66 	bl	8007c58 <SDMMC_ReadFIFO>
      *tmp = (uint8_t)(data & 0xFFU);
 800638c:	7020      	strb	r0, [r4, #0]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800638e:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8006392:	7063      	strb	r3, [r4, #1]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8006394:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8006398:	70a3      	strb	r3, [r4, #2]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800639a:	0e00      	lsrs	r0, r0, #24
 800639c:	70e0      	strb	r0, [r4, #3]
      tmp++;
 800639e:	3404      	adds	r4, #4
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 80063a0:	3501      	adds	r5, #1
 80063a2:	2d07      	cmp	r5, #7
 80063a4:	d9ef      	bls.n	8006386 <SD_Read_IT+0xc>
    hsd->pRxBuffPtr = tmp;
 80063a6:	6274      	str	r4, [r6, #36]	@ 0x24
    hsd->RxXferSize -= SDMMC_FIFO_SIZE;
 80063a8:	6ab3      	ldr	r3, [r6, #40]	@ 0x28
 80063aa:	3b20      	subs	r3, #32
 80063ac:	62b3      	str	r3, [r6, #40]	@ 0x28
}
 80063ae:	e7e9      	b.n	8006384 <SD_Read_IT+0xa>
 80063b0:	4606      	mov	r6, r0
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 80063b2:	2500      	movs	r5, #0
 80063b4:	e7f5      	b.n	80063a2 <SD_Read_IT+0x28>

080063b6 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 80063b6:	b570      	push	{r4, r5, r6, lr}
 80063b8:	b082      	sub	sp, #8
  uint32_t count;
  uint32_t data;
  const uint8_t *tmp;

  tmp = hsd->pTxBuffPtr;
 80063ba:	69c4      	ldr	r4, [r0, #28]

  if (hsd->TxXferSize >= SDMMC_FIFO_SIZE)
 80063bc:	6a03      	ldr	r3, [r0, #32]
 80063be:	2b1f      	cmp	r3, #31
 80063c0:	d81c      	bhi.n	80063fc <SD_Write_IT+0x46>
    }

    hsd->pTxBuffPtr = tmp;
    hsd->TxXferSize -= SDMMC_FIFO_SIZE;
  }
}
 80063c2:	b002      	add	sp, #8
 80063c4:	bd70      	pop	{r4, r5, r6, pc}
      data = (uint32_t)(*tmp);
 80063c6:	7823      	ldrb	r3, [r4, #0]
 80063c8:	9301      	str	r3, [sp, #4]
      data |= ((uint32_t)(*tmp) << 8U);
 80063ca:	7862      	ldrb	r2, [r4, #1]
 80063cc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80063d0:	9301      	str	r3, [sp, #4]
      data |= ((uint32_t)(*tmp) << 16U);
 80063d2:	78a2      	ldrb	r2, [r4, #2]
 80063d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80063d8:	9301      	str	r3, [sp, #4]
      data |= ((uint32_t)(*tmp) << 24U);
 80063da:	78e2      	ldrb	r2, [r4, #3]
 80063dc:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80063e0:	9301      	str	r3, [sp, #4]
      tmp++;
 80063e2:	3404      	adds	r4, #4
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 80063e4:	a901      	add	r1, sp, #4
 80063e6:	6830      	ldr	r0, [r6, #0]
 80063e8:	f001 fc39 	bl	8007c5e <SDMMC_WriteFIFO>
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 80063ec:	3501      	adds	r5, #1
 80063ee:	2d07      	cmp	r5, #7
 80063f0:	d9e9      	bls.n	80063c6 <SD_Write_IT+0x10>
    hsd->pTxBuffPtr = tmp;
 80063f2:	61f4      	str	r4, [r6, #28]
    hsd->TxXferSize -= SDMMC_FIFO_SIZE;
 80063f4:	6a33      	ldr	r3, [r6, #32]
 80063f6:	3b20      	subs	r3, #32
 80063f8:	6233      	str	r3, [r6, #32]
}
 80063fa:	e7e2      	b.n	80063c2 <SD_Write_IT+0xc>
 80063fc:	4606      	mov	r6, r0
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 80063fe:	2500      	movs	r5, #0
 8006400:	e7f5      	b.n	80063ee <SD_Write_IT+0x38>
	...

08006404 <SD_SendSDStatus>:
{
 8006404:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006406:	b087      	sub	sp, #28
 8006408:	4605      	mov	r5, r0
 800640a:	460e      	mov	r6, r1
  uint32_t tickstart = HAL_GetTick();
 800640c:	f7fb fe8e 	bl	800212c <HAL_GetTick>
 8006410:	4607      	mov	r7, r0
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8006412:	2100      	movs	r1, #0
 8006414:	6828      	ldr	r0, [r5, #0]
 8006416:	f001 fc4c 	bl	8007cb2 <SDMMC_GetResponse>
 800641a:	f010 7f00 	tst.w	r0, #33554432	@ 0x2000000
 800641e:	d164      	bne.n	80064ea <SD_SendSDStatus+0xe6>
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 8006420:	2140      	movs	r1, #64	@ 0x40
 8006422:	6828      	ldr	r0, [r5, #0]
 8006424:	f001 fd1e 	bl	8007e64 <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 8006428:	4603      	mov	r3, r0
 800642a:	b110      	cbz	r0, 8006432 <SD_SendSDStatus+0x2e>
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800642c:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 800642e:	636a      	str	r2, [r5, #52]	@ 0x34
    return errorstate;
 8006430:	e05d      	b.n	80064ee <SD_SendSDStatus+0xea>
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006432:	6c69      	ldr	r1, [r5, #68]	@ 0x44
 8006434:	0409      	lsls	r1, r1, #16
 8006436:	6828      	ldr	r0, [r5, #0]
 8006438:	f001 fdd7 	bl	8007fea <SDMMC_CmdAppCommand>
  if (errorstate != HAL_SD_ERROR_NONE)
 800643c:	4603      	mov	r3, r0
 800643e:	b110      	cbz	r0, 8006446 <SD_SendSDStatus+0x42>
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8006440:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 8006442:	636a      	str	r2, [r5, #52]	@ 0x34
    return errorstate;
 8006444:	e053      	b.n	80064ee <SD_SendSDStatus+0xea>
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006446:	f04f 33ff 	mov.w	r3, #4294967295
 800644a:	9300      	str	r3, [sp, #0]
  config.DataLength    = 64U;
 800644c:	2340      	movs	r3, #64	@ 0x40
 800644e:	9301      	str	r3, [sp, #4]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 8006450:	2360      	movs	r3, #96	@ 0x60
 8006452:	9302      	str	r3, [sp, #8]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8006454:	2302      	movs	r3, #2
 8006456:	9303      	str	r3, [sp, #12]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8006458:	2300      	movs	r3, #0
 800645a:	9304      	str	r3, [sp, #16]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800645c:	2301      	movs	r3, #1
 800645e:	9305      	str	r3, [sp, #20]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8006460:	4669      	mov	r1, sp
 8006462:	6828      	ldr	r0, [r5, #0]
 8006464:	f001 fc28 	bl	8007cb8 <SDMMC_ConfigData>
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 8006468:	6828      	ldr	r0, [r5, #0]
 800646a:	f001 fe22 	bl	80080b2 <SDMMC_CmdStatusRegister>
  if (errorstate != HAL_SD_ERROR_NONE)
 800646e:	4603      	mov	r3, r0
 8006470:	b180      	cbz	r0, 8006494 <SD_SendSDStatus+0x90>
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8006472:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 8006474:	636a      	str	r2, [r5, #52]	@ 0x34
    return errorstate;
 8006476:	e03a      	b.n	80064ee <SD_SendSDStatus+0xea>
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 8006478:	6828      	ldr	r0, [r5, #0]
 800647a:	f001 fbed 	bl	8007c58 <SDMMC_ReadFIFO>
 800647e:	f846 0b04 	str.w	r0, [r6], #4
      for (count = 0U; count < 8U; count++)
 8006482:	3401      	adds	r4, #1
 8006484:	2c07      	cmp	r4, #7
 8006486:	d9f7      	bls.n	8006478 <SD_SendSDStatus+0x74>
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8006488:	f7fb fe50 	bl	800212c <HAL_GetTick>
 800648c:	1bc0      	subs	r0, r0, r7
 800648e:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006492:	d02f      	beq.n	80064f4 <SD_SendSDStatus+0xf0>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8006494:	682b      	ldr	r3, [r5, #0]
 8006496:	6b5c      	ldr	r4, [r3, #52]	@ 0x34
 8006498:	f414 7495 	ands.w	r4, r4, #298	@ 0x12a
 800649c:	d104      	bne.n	80064a8 <SD_SendSDStatus+0xa4>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800649e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064a0:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 80064a4:	d0f0      	beq.n	8006488 <SD_SendSDStatus+0x84>
 80064a6:	e7ed      	b.n	8006484 <SD_SendSDStatus+0x80>
  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 80064a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80064aa:	f012 0f08 	tst.w	r2, #8
 80064ae:	d124      	bne.n	80064fa <SD_SendSDStatus+0xf6>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 80064b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80064b2:	f012 0f02 	tst.w	r2, #2
 80064b6:	d122      	bne.n	80064fe <SD_SendSDStatus+0xfa>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 80064b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064ba:	f013 0f20 	tst.w	r3, #32
 80064be:	d120      	bne.n	8006502 <SD_SendSDStatus+0xfe>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 80064c0:	6828      	ldr	r0, [r5, #0]
 80064c2:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80064c4:	f413 5380 	ands.w	r3, r3, #4096	@ 0x1000
 80064c8:	d00c      	beq.n	80064e4 <SD_SendSDStatus+0xe0>
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 80064ca:	f001 fbc5 	bl	8007c58 <SDMMC_ReadFIFO>
 80064ce:	f846 0b04 	str.w	r0, [r6], #4
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 80064d2:	f7fb fe2b 	bl	800212c <HAL_GetTick>
 80064d6:	1bc0      	subs	r0, r0, r7
 80064d8:	f1b0 3fff 	cmp.w	r0, #4294967295
 80064dc:	d1f0      	bne.n	80064c0 <SD_SendSDStatus+0xbc>
      return HAL_SD_ERROR_TIMEOUT;
 80064de:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80064e2:	e004      	b.n	80064ee <SD_SendSDStatus+0xea>
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80064e4:	4a08      	ldr	r2, [pc, #32]	@ (8006508 <SD_SendSDStatus+0x104>)
 80064e6:	6382      	str	r2, [r0, #56]	@ 0x38
  return HAL_SD_ERROR_NONE;
 80064e8:	e001      	b.n	80064ee <SD_SendSDStatus+0xea>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80064ea:	f44f 6300 	mov.w	r3, #2048	@ 0x800
}
 80064ee:	4618      	mov	r0, r3
 80064f0:	b007      	add	sp, #28
 80064f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return HAL_SD_ERROR_TIMEOUT;
 80064f4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80064f8:	e7f9      	b.n	80064ee <SD_SendSDStatus+0xea>
    return HAL_SD_ERROR_DATA_TIMEOUT;
 80064fa:	2308      	movs	r3, #8
 80064fc:	e7f7      	b.n	80064ee <SD_SendSDStatus+0xea>
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80064fe:	2302      	movs	r3, #2
 8006500:	e7f5      	b.n	80064ee <SD_SendSDStatus+0xea>
    return HAL_SD_ERROR_RX_OVERRUN;
 8006502:	2320      	movs	r3, #32
 8006504:	e7f3      	b.n	80064ee <SD_SendSDStatus+0xea>
 8006506:	bf00      	nop
 8006508:	18000f3a 	.word	0x18000f3a

0800650c <SD_FindSCR>:
{
 800650c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800650e:	b089      	sub	sp, #36	@ 0x24
 8006510:	4604      	mov	r4, r0
 8006512:	460f      	mov	r7, r1
  uint32_t tickstart = HAL_GetTick();
 8006514:	f7fb fe0a 	bl	800212c <HAL_GetTick>
 8006518:	4605      	mov	r5, r0
  uint32_t tempscr[2U] = {0UL, 0UL};
 800651a:	2300      	movs	r3, #0
 800651c:	9300      	str	r3, [sp, #0]
 800651e:	9301      	str	r3, [sp, #4]
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8006520:	2108      	movs	r1, #8
 8006522:	6820      	ldr	r0, [r4, #0]
 8006524:	f001 fc9e 	bl	8007e64 <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 8006528:	4606      	mov	r6, r0
 800652a:	b110      	cbz	r0, 8006532 <SD_FindSCR+0x26>
}
 800652c:	4630      	mov	r0, r6
 800652e:	b009      	add	sp, #36	@ 0x24
 8006530:	bdf0      	pop	{r4, r5, r6, r7, pc}
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8006532:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006534:	0409      	lsls	r1, r1, #16
 8006536:	6820      	ldr	r0, [r4, #0]
 8006538:	f001 fd57 	bl	8007fea <SDMMC_CmdAppCommand>
  if (errorstate != HAL_SD_ERROR_NONE)
 800653c:	4606      	mov	r6, r0
 800653e:	2800      	cmp	r0, #0
 8006540:	d1f4      	bne.n	800652c <SD_FindSCR+0x20>
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006542:	f04f 33ff 	mov.w	r3, #4294967295
 8006546:	9302      	str	r3, [sp, #8]
  config.DataLength    = 8U;
 8006548:	2308      	movs	r3, #8
 800654a:	9303      	str	r3, [sp, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800654c:	2330      	movs	r3, #48	@ 0x30
 800654e:	9304      	str	r3, [sp, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8006550:	2302      	movs	r3, #2
 8006552:	9305      	str	r3, [sp, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8006554:	2300      	movs	r3, #0
 8006556:	9306      	str	r3, [sp, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8006558:	2301      	movs	r3, #1
 800655a:	9307      	str	r3, [sp, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800655c:	a902      	add	r1, sp, #8
 800655e:	6820      	ldr	r0, [r4, #0]
 8006560:	f001 fbaa 	bl	8007cb8 <SDMMC_ConfigData>
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8006564:	6820      	ldr	r0, [r4, #0]
 8006566:	f001 fd72 	bl	800804e <SDMMC_CmdSendSCR>
  if (errorstate != HAL_SD_ERROR_NONE)
 800656a:	4606      	mov	r6, r0
 800656c:	b130      	cbz	r0, 800657c <SD_FindSCR+0x70>
 800656e:	e7dd      	b.n	800652c <SD_FindSCR+0x20>
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8006570:	f7fb fddc 	bl	800212c <HAL_GetTick>
 8006574:	1b43      	subs	r3, r0, r5
 8006576:	f1b3 3fff 	cmp.w	r3, #4294967295
 800657a:	d046      	beq.n	800660a <SD_FindSCR+0xfe>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 800657c:	6820      	ldr	r0, [r4, #0]
 800657e:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 8006580:	f240 532a 	movw	r3, #1322	@ 0x52a
 8006584:	421a      	tst	r2, r3
 8006586:	d10e      	bne.n	80065a6 <SD_FindSCR+0x9a>
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 8006588:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800658a:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 800658e:	d1ef      	bne.n	8006570 <SD_FindSCR+0x64>
 8006590:	2e00      	cmp	r6, #0
 8006592:	d1ed      	bne.n	8006570 <SD_FindSCR+0x64>
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 8006594:	f001 fb60 	bl	8007c58 <SDMMC_ReadFIFO>
 8006598:	9000      	str	r0, [sp, #0]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800659a:	6820      	ldr	r0, [r4, #0]
 800659c:	f001 fb5c 	bl	8007c58 <SDMMC_ReadFIFO>
 80065a0:	9001      	str	r0, [sp, #4]
      index++;
 80065a2:	3601      	adds	r6, #1
 80065a4:	e7e4      	b.n	8006570 <SD_FindSCR+0x64>
  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 80065a6:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80065a8:	f013 0f08 	tst.w	r3, #8
 80065ac:	d124      	bne.n	80065f8 <SD_FindSCR+0xec>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 80065ae:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80065b0:	f013 0f02 	tst.w	r3, #2
 80065b4:	d123      	bne.n	80065fe <SD_FindSCR+0xf2>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 80065b6:	6b46      	ldr	r6, [r0, #52]	@ 0x34
 80065b8:	f016 0620 	ands.w	r6, r6, #32
 80065bc:	d122      	bne.n	8006604 <SD_FindSCR+0xf8>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80065be:	4b14      	ldr	r3, [pc, #80]	@ (8006610 <SD_FindSCR+0x104>)
 80065c0:	6383      	str	r3, [r0, #56]	@ 0x38
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 80065c2:	9a01      	ldr	r2, [sp, #4]
 80065c4:	0213      	lsls	r3, r2, #8
 80065c6:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80065ca:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 80065ce:	0a11      	lsrs	r1, r2, #8
 80065d0:	f401 417f 	and.w	r1, r1, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 80065d4:	430b      	orrs	r3, r1
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 80065d6:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 80065da:	603b      	str	r3, [r7, #0]
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 80065dc:	9a00      	ldr	r2, [sp, #0]
 80065de:	0213      	lsls	r3, r2, #8
 80065e0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80065e4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 80065e8:	0a11      	lsrs	r1, r2, #8
 80065ea:	f401 417f 	and.w	r1, r1, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 80065ee:	430b      	orrs	r3, r1
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 80065f0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 80065f4:	607b      	str	r3, [r7, #4]
  return HAL_SD_ERROR_NONE;
 80065f6:	e799      	b.n	800652c <SD_FindSCR+0x20>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 80065f8:	2608      	movs	r6, #8
 80065fa:	6386      	str	r6, [r0, #56]	@ 0x38
    return HAL_SD_ERROR_DATA_TIMEOUT;
 80065fc:	e796      	b.n	800652c <SD_FindSCR+0x20>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 80065fe:	2602      	movs	r6, #2
 8006600:	6386      	str	r6, [r0, #56]	@ 0x38
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8006602:	e793      	b.n	800652c <SD_FindSCR+0x20>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8006604:	2620      	movs	r6, #32
 8006606:	6386      	str	r6, [r0, #56]	@ 0x38
    return HAL_SD_ERROR_RX_OVERRUN;
 8006608:	e790      	b.n	800652c <SD_FindSCR+0x20>
      return HAL_SD_ERROR_TIMEOUT;
 800660a:	f04f 4600 	mov.w	r6, #2147483648	@ 0x80000000
 800660e:	e78d      	b.n	800652c <SD_FindSCR+0x20>
 8006610:	18000f3a 	.word	0x18000f3a

08006614 <SD_WideBus_Enable>:
{
 8006614:	b510      	push	{r4, lr}
 8006616:	b082      	sub	sp, #8
 8006618:	4604      	mov	r4, r0
  uint32_t scr[2U] = {0UL, 0UL};
 800661a:	2100      	movs	r1, #0
 800661c:	9100      	str	r1, [sp, #0]
 800661e:	9101      	str	r1, [sp, #4]
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8006620:	6800      	ldr	r0, [r0, #0]
 8006622:	f001 fb46 	bl	8007cb2 <SDMMC_GetResponse>
 8006626:	f010 7f00 	tst.w	r0, #33554432	@ 0x2000000
 800662a:	d113      	bne.n	8006654 <SD_WideBus_Enable+0x40>
  errorstate = SD_FindSCR(hsd, scr);
 800662c:	4669      	mov	r1, sp
 800662e:	4620      	mov	r0, r4
 8006630:	f7ff ff6c 	bl	800650c <SD_FindSCR>
  if (errorstate != HAL_SD_ERROR_NONE)
 8006634:	b980      	cbnz	r0, 8006658 <SD_WideBus_Enable+0x44>
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8006636:	9b01      	ldr	r3, [sp, #4]
 8006638:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 800663c:	d00e      	beq.n	800665c <SD_WideBus_Enable+0x48>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800663e:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006640:	0409      	lsls	r1, r1, #16
 8006642:	6820      	ldr	r0, [r4, #0]
 8006644:	f001 fcd1 	bl	8007fea <SDMMC_CmdAppCommand>
    if (errorstate != HAL_SD_ERROR_NONE)
 8006648:	b930      	cbnz	r0, 8006658 <SD_WideBus_Enable+0x44>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800664a:	2102      	movs	r1, #2
 800664c:	6820      	ldr	r0, [r4, #0]
 800664e:	f001 fce5 	bl	800801c <SDMMC_CmdBusWidth>
    if (errorstate != HAL_SD_ERROR_NONE)
 8006652:	e001      	b.n	8006658 <SD_WideBus_Enable+0x44>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8006654:	f44f 6000 	mov.w	r0, #2048	@ 0x800
}
 8006658:	b002      	add	sp, #8
 800665a:	bd10      	pop	{r4, pc}
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800665c:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8006660:	e7fa      	b.n	8006658 <SD_WideBus_Enable+0x44>

08006662 <SD_WideBus_Disable>:
{
 8006662:	b510      	push	{r4, lr}
 8006664:	b082      	sub	sp, #8
 8006666:	4604      	mov	r4, r0
  uint32_t scr[2U] = {0UL, 0UL};
 8006668:	2100      	movs	r1, #0
 800666a:	9100      	str	r1, [sp, #0]
 800666c:	9101      	str	r1, [sp, #4]
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800666e:	6800      	ldr	r0, [r0, #0]
 8006670:	f001 fb1f 	bl	8007cb2 <SDMMC_GetResponse>
 8006674:	f010 7f00 	tst.w	r0, #33554432	@ 0x2000000
 8006678:	d113      	bne.n	80066a2 <SD_WideBus_Disable+0x40>
  errorstate = SD_FindSCR(hsd, scr);
 800667a:	4669      	mov	r1, sp
 800667c:	4620      	mov	r0, r4
 800667e:	f7ff ff45 	bl	800650c <SD_FindSCR>
  if (errorstate != HAL_SD_ERROR_NONE)
 8006682:	b980      	cbnz	r0, 80066a6 <SD_WideBus_Disable+0x44>
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8006684:	9b01      	ldr	r3, [sp, #4]
 8006686:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 800668a:	d00e      	beq.n	80066aa <SD_WideBus_Disable+0x48>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800668c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800668e:	0409      	lsls	r1, r1, #16
 8006690:	6820      	ldr	r0, [r4, #0]
 8006692:	f001 fcaa 	bl	8007fea <SDMMC_CmdAppCommand>
    if (errorstate != HAL_SD_ERROR_NONE)
 8006696:	b930      	cbnz	r0, 80066a6 <SD_WideBus_Disable+0x44>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8006698:	2100      	movs	r1, #0
 800669a:	6820      	ldr	r0, [r4, #0]
 800669c:	f001 fcbe 	bl	800801c <SDMMC_CmdBusWidth>
    if (errorstate != HAL_SD_ERROR_NONE)
 80066a0:	e001      	b.n	80066a6 <SD_WideBus_Disable+0x44>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80066a2:	f44f 6000 	mov.w	r0, #2048	@ 0x800
}
 80066a6:	b002      	add	sp, #8
 80066a8:	bd10      	pop	{r4, pc}
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80066aa:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 80066ae:	e7fa      	b.n	80066a6 <SD_WideBus_Disable+0x44>

080066b0 <SD_SendStatus>:
{
 80066b0:	b570      	push	{r4, r5, r6, lr}
  if (pCardStatus == NULL)
 80066b2:	b181      	cbz	r1, 80066d6 <SD_SendStatus+0x26>
 80066b4:	4604      	mov	r4, r0
 80066b6:	460e      	mov	r6, r1
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80066b8:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 80066ba:	0409      	lsls	r1, r1, #16
 80066bc:	6800      	ldr	r0, [r0, #0]
 80066be:	f001 fcdf 	bl	8008080 <SDMMC_CmdSendStatus>
  if (errorstate != HAL_SD_ERROR_NONE)
 80066c2:	4605      	mov	r5, r0
 80066c4:	b108      	cbz	r0, 80066ca <SD_SendStatus+0x1a>
}
 80066c6:	4628      	mov	r0, r5
 80066c8:	bd70      	pop	{r4, r5, r6, pc}
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80066ca:	2100      	movs	r1, #0
 80066cc:	6820      	ldr	r0, [r4, #0]
 80066ce:	f001 faf0 	bl	8007cb2 <SDMMC_GetResponse>
 80066d2:	6030      	str	r0, [r6, #0]
  return HAL_SD_ERROR_NONE;
 80066d4:	e7f7      	b.n	80066c6 <SD_SendStatus+0x16>
    return HAL_SD_ERROR_PARAM;
 80066d6:	f04f 6500 	mov.w	r5, #134217728	@ 0x8000000
 80066da:	e7f4      	b.n	80066c6 <SD_SendStatus+0x16>

080066dc <HAL_SD_DeInit>:
  if (hsd == NULL)
 80066dc:	b170      	cbz	r0, 80066fc <HAL_SD_DeInit+0x20>
{
 80066de:	b510      	push	{r4, lr}
 80066e0:	4604      	mov	r4, r0
  hsd->State = HAL_SD_STATE_BUSY;
 80066e2:	2303      	movs	r3, #3
 80066e4:	f880 3030 	strb.w	r3, [r0, #48]	@ 0x30
  SD_PowerOFF(hsd);
 80066e8:	f7ff fe42 	bl	8006370 <SD_PowerOFF>
  HAL_SD_MspDeInit(hsd);
 80066ec:	4620      	mov	r0, r4
 80066ee:	f7fb fa83 	bl	8001bf8 <HAL_SD_MspDeInit>
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80066f2:	2000      	movs	r0, #0
 80066f4:	6360      	str	r0, [r4, #52]	@ 0x34
  hsd->State = HAL_SD_STATE_RESET;
 80066f6:	f884 0030 	strb.w	r0, [r4, #48]	@ 0x30
}
 80066fa:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80066fc:	2001      	movs	r0, #1
}
 80066fe:	4770      	bx	lr

08006700 <HAL_SD_ReadBlocks>:
{
 8006700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006704:	b087      	sub	sp, #28
 8006706:	4605      	mov	r5, r0
 8006708:	460c      	mov	r4, r1
 800670a:	4616      	mov	r6, r2
 800670c:	469a      	mov	sl, r3
 800670e:	f8dd 9040 	ldr.w	r9, [sp, #64]	@ 0x40
  uint32_t tickstart = HAL_GetTick();
 8006712:	f7fb fd0b 	bl	800212c <HAL_GetTick>
  if (NULL == pData)
 8006716:	2c00      	cmp	r4, #0
 8006718:	d03a      	beq.n	8006790 <HAL_SD_ReadBlocks+0x90>
 800671a:	4680      	mov	r8, r0
  if (hsd->State == HAL_SD_STATE_READY)
 800671c:	f895 7030 	ldrb.w	r7, [r5, #48]	@ 0x30
 8006720:	b2ff      	uxtb	r7, r7
 8006722:	2f01      	cmp	r7, #1
 8006724:	f040 80e0 	bne.w	80068e8 <HAL_SD_ReadBlocks+0x1e8>
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006728:	2300      	movs	r3, #0
 800672a:	636b      	str	r3, [r5, #52]	@ 0x34
    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800672c:	eb06 030a 	add.w	r3, r6, sl
 8006730:	6d2a      	ldr	r2, [r5, #80]	@ 0x50
 8006732:	4293      	cmp	r3, r2
 8006734:	d832      	bhi.n	800679c <HAL_SD_ReadBlocks+0x9c>
    hsd->State = HAL_SD_STATE_BUSY;
 8006736:	2303      	movs	r3, #3
 8006738:	f885 3030 	strb.w	r3, [r5, #48]	@ 0x30
    hsd->Instance->DCTRL = 0U;
 800673c:	682b      	ldr	r3, [r5, #0]
 800673e:	2200      	movs	r2, #0
 8006740:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006742:	6bab      	ldr	r3, [r5, #56]	@ 0x38
 8006744:	2b01      	cmp	r3, #1
 8006746:	d000      	beq.n	800674a <HAL_SD_ReadBlocks+0x4a>
      add *= BLOCKSIZE;
 8006748:	0276      	lsls	r6, r6, #9
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800674a:	f04f 33ff 	mov.w	r3, #4294967295
 800674e:	9300      	str	r3, [sp, #0]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8006750:	ea4f 234a 	mov.w	r3, sl, lsl #9
 8006754:	9301      	str	r3, [sp, #4]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8006756:	2390      	movs	r3, #144	@ 0x90
 8006758:	9302      	str	r3, [sp, #8]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800675a:	2302      	movs	r3, #2
 800675c:	9303      	str	r3, [sp, #12]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800675e:	2300      	movs	r3, #0
 8006760:	9304      	str	r3, [sp, #16]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8006762:	9305      	str	r3, [sp, #20]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8006764:	4669      	mov	r1, sp
 8006766:	6828      	ldr	r0, [r5, #0]
 8006768:	f001 faa6 	bl	8007cb8 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800676c:	682a      	ldr	r2, [r5, #0]
 800676e:	68d3      	ldr	r3, [r2, #12]
 8006770:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006774:	60d3      	str	r3, [r2, #12]
    if (NumberOfBlocks > 1U)
 8006776:	f1ba 0f01 	cmp.w	sl, #1
 800677a:	d914      	bls.n	80067a6 <HAL_SD_ReadBlocks+0xa6>
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 800677c:	2302      	movs	r3, #2
 800677e:	62eb      	str	r3, [r5, #44]	@ 0x2c
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8006780:	4631      	mov	r1, r6
 8006782:	6828      	ldr	r0, [r5, #0]
 8006784:	f001 fba0 	bl	8007ec8 <SDMMC_CmdReadMultiBlock>
    if (errorstate != HAL_SD_ERROR_NONE)
 8006788:	b9a0      	cbnz	r0, 80067b4 <HAL_SD_ReadBlocks+0xb4>
    dataremaining = config.DataLength;
 800678a:	f8dd b004 	ldr.w	fp, [sp, #4]
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800678e:	e038      	b.n	8006802 <HAL_SD_ReadBlocks+0x102>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006790:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8006792:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006796:	636b      	str	r3, [r5, #52]	@ 0x34
    return HAL_ERROR;
 8006798:	2701      	movs	r7, #1
 800679a:	e0aa      	b.n	80068f2 <HAL_SD_ReadBlocks+0x1f2>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800679c:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800679e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80067a2:	636b      	str	r3, [r5, #52]	@ 0x34
      return HAL_ERROR;
 80067a4:	e0a5      	b.n	80068f2 <HAL_SD_ReadBlocks+0x1f2>
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 80067a6:	2301      	movs	r3, #1
 80067a8:	62eb      	str	r3, [r5, #44]	@ 0x2c
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80067aa:	4631      	mov	r1, r6
 80067ac:	6828      	ldr	r0, [r5, #0]
 80067ae:	f001 fb72 	bl	8007e96 <SDMMC_CmdReadSingleBlock>
 80067b2:	e7e9      	b.n	8006788 <HAL_SD_ReadBlocks+0x88>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80067b4:	682b      	ldr	r3, [r5, #0]
 80067b6:	4a51      	ldr	r2, [pc, #324]	@ (80068fc <HAL_SD_ReadBlocks+0x1fc>)
 80067b8:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 80067ba:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 80067bc:	4303      	orrs	r3, r0
 80067be:	636b      	str	r3, [r5, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 80067c0:	2301      	movs	r3, #1
 80067c2:	f885 3030 	strb.w	r3, [r5, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 80067c6:	2300      	movs	r3, #0
 80067c8:	62eb      	str	r3, [r5, #44]	@ 0x2c
      return HAL_ERROR;
 80067ca:	e092      	b.n	80068f2 <HAL_SD_ReadBlocks+0x1f2>
          data = SDMMC_ReadFIFO(hsd->Instance);
 80067cc:	6828      	ldr	r0, [r5, #0]
 80067ce:	f001 fa43 	bl	8007c58 <SDMMC_ReadFIFO>
          *tempbuff = (uint8_t)(data & 0xFFU);
 80067d2:	7020      	strb	r0, [r4, #0]
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80067d4:	f3c0 2307 	ubfx	r3, r0, #8, #8
 80067d8:	7063      	strb	r3, [r4, #1]
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80067da:	f3c0 4307 	ubfx	r3, r0, #16, #8
 80067de:	70a3      	strb	r3, [r4, #2]
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80067e0:	0e00      	lsrs	r0, r0, #24
 80067e2:	70e0      	strb	r0, [r4, #3]
          tempbuff++;
 80067e4:	3404      	adds	r4, #4
        for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 80067e6:	3601      	adds	r6, #1
 80067e8:	2e07      	cmp	r6, #7
 80067ea:	d9ef      	bls.n	80067cc <HAL_SD_ReadBlocks+0xcc>
        dataremaining -= SDMMC_FIFO_SIZE;
 80067ec:	f1ab 0b20 	sub.w	fp, fp, #32
      if (((HAL_GetTick() - tickstart) >=  Timeout) || (Timeout == 0U))
 80067f0:	f7fb fc9c 	bl	800212c <HAL_GetTick>
 80067f4:	eba0 0008 	sub.w	r0, r0, r8
 80067f8:	4548      	cmp	r0, r9
 80067fa:	d20f      	bcs.n	800681c <HAL_SD_ReadBlocks+0x11c>
 80067fc:	f1b9 0f00 	cmp.w	r9, #0
 8006800:	d00c      	beq.n	800681c <HAL_SD_ReadBlocks+0x11c>
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8006802:	682b      	ldr	r3, [r5, #0]
 8006804:	6b5e      	ldr	r6, [r3, #52]	@ 0x34
 8006806:	f416 7695 	ands.w	r6, r6, #298	@ 0x12a
 800680a:	d115      	bne.n	8006838 <HAL_SD_ReadBlocks+0x138>
      if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) && (dataremaining >= SDMMC_FIFO_SIZE))
 800680c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800680e:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8006812:	d0ed      	beq.n	80067f0 <HAL_SD_ReadBlocks+0xf0>
 8006814:	f1bb 0f1f 	cmp.w	fp, #31
 8006818:	d9ea      	bls.n	80067f0 <HAL_SD_ReadBlocks+0xf0>
 800681a:	e7e5      	b.n	80067e8 <HAL_SD_ReadBlocks+0xe8>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800681c:	682b      	ldr	r3, [r5, #0]
 800681e:	4a37      	ldr	r2, [pc, #220]	@ (80068fc <HAL_SD_ReadBlocks+0x1fc>)
 8006820:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8006822:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8006824:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006828:	636b      	str	r3, [r5, #52]	@ 0x34
        hsd->State = HAL_SD_STATE_READY;
 800682a:	2301      	movs	r3, #1
 800682c:	f885 3030 	strb.w	r3, [r5, #48]	@ 0x30
        hsd->Context = SD_CONTEXT_NONE;
 8006830:	2300      	movs	r3, #0
 8006832:	62eb      	str	r3, [r5, #44]	@ 0x2c
        return HAL_TIMEOUT;
 8006834:	2703      	movs	r7, #3
 8006836:	e05c      	b.n	80068f2 <HAL_SD_ReadBlocks+0x1f2>
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 8006838:	68da      	ldr	r2, [r3, #12]
 800683a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800683e:	60da      	str	r2, [r3, #12]
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8006840:	6828      	ldr	r0, [r5, #0]
 8006842:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8006844:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8006848:	d005      	beq.n	8006856 <HAL_SD_ReadBlocks+0x156>
 800684a:	f1ba 0f01 	cmp.w	sl, #1
 800684e:	d902      	bls.n	8006856 <HAL_SD_ReadBlocks+0x156>
      if (hsd->SdCard.CardType != CARD_SECURED)
 8006850:	6bab      	ldr	r3, [r5, #56]	@ 0x38
 8006852:	2b03      	cmp	r3, #3
 8006854:	d118      	bne.n	8006888 <HAL_SD_ReadBlocks+0x188>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8006856:	682b      	ldr	r3, [r5, #0]
 8006858:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800685a:	f012 0f08 	tst.w	r2, #8
 800685e:	d124      	bne.n	80068aa <HAL_SD_ReadBlocks+0x1aa>
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8006860:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006862:	f012 0f02 	tst.w	r2, #2
 8006866:	d12c      	bne.n	80068c2 <HAL_SD_ReadBlocks+0x1c2>
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8006868:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800686a:	f012 0f20 	tst.w	r2, #32
 800686e:	d034      	beq.n	80068da <HAL_SD_ReadBlocks+0x1da>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006870:	4a22      	ldr	r2, [pc, #136]	@ (80068fc <HAL_SD_ReadBlocks+0x1fc>)
 8006872:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8006874:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8006876:	f043 0320 	orr.w	r3, r3, #32
 800687a:	636b      	str	r3, [r5, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800687c:	2301      	movs	r3, #1
 800687e:	f885 3030 	strb.w	r3, [r5, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8006882:	2300      	movs	r3, #0
 8006884:	62eb      	str	r3, [r5, #44]	@ 0x2c
      return HAL_ERROR;
 8006886:	e034      	b.n	80068f2 <HAL_SD_ReadBlocks+0x1f2>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006888:	f001 fb6a 	bl	8007f60 <SDMMC_CmdStopTransfer>
        if (errorstate != HAL_SD_ERROR_NONE)
 800688c:	4603      	mov	r3, r0
 800688e:	2800      	cmp	r0, #0
 8006890:	d0e1      	beq.n	8006856 <HAL_SD_ReadBlocks+0x156>
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006892:	682a      	ldr	r2, [r5, #0]
 8006894:	4919      	ldr	r1, [pc, #100]	@ (80068fc <HAL_SD_ReadBlocks+0x1fc>)
 8006896:	6391      	str	r1, [r2, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 8006898:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 800689a:	4313      	orrs	r3, r2
 800689c:	636b      	str	r3, [r5, #52]	@ 0x34
          hsd->State = HAL_SD_STATE_READY;
 800689e:	2301      	movs	r3, #1
 80068a0:	f885 3030 	strb.w	r3, [r5, #48]	@ 0x30
          hsd->Context = SD_CONTEXT_NONE;
 80068a4:	2300      	movs	r3, #0
 80068a6:	62eb      	str	r3, [r5, #44]	@ 0x2c
          return HAL_ERROR;
 80068a8:	e023      	b.n	80068f2 <HAL_SD_ReadBlocks+0x1f2>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80068aa:	4a14      	ldr	r2, [pc, #80]	@ (80068fc <HAL_SD_ReadBlocks+0x1fc>)
 80068ac:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80068ae:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 80068b0:	f043 0308 	orr.w	r3, r3, #8
 80068b4:	636b      	str	r3, [r5, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 80068b6:	2301      	movs	r3, #1
 80068b8:	f885 3030 	strb.w	r3, [r5, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 80068bc:	2300      	movs	r3, #0
 80068be:	62eb      	str	r3, [r5, #44]	@ 0x2c
      return HAL_ERROR;
 80068c0:	e017      	b.n	80068f2 <HAL_SD_ReadBlocks+0x1f2>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80068c2:	4a0e      	ldr	r2, [pc, #56]	@ (80068fc <HAL_SD_ReadBlocks+0x1fc>)
 80068c4:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80068c6:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 80068c8:	f043 0302 	orr.w	r3, r3, #2
 80068cc:	636b      	str	r3, [r5, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 80068ce:	2301      	movs	r3, #1
 80068d0:	f885 3030 	strb.w	r3, [r5, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 80068d4:	2300      	movs	r3, #0
 80068d6:	62eb      	str	r3, [r5, #44]	@ 0x2c
      return HAL_ERROR;
 80068d8:	e00b      	b.n	80068f2 <HAL_SD_ReadBlocks+0x1f2>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80068da:	4a09      	ldr	r2, [pc, #36]	@ (8006900 <HAL_SD_ReadBlocks+0x200>)
 80068dc:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80068de:	2301      	movs	r3, #1
 80068e0:	f885 3030 	strb.w	r3, [r5, #48]	@ 0x30
    return HAL_OK;
 80068e4:	2700      	movs	r7, #0
 80068e6:	e004      	b.n	80068f2 <HAL_SD_ReadBlocks+0x1f2>
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80068e8:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 80068ea:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80068ee:	636b      	str	r3, [r5, #52]	@ 0x34
    return HAL_ERROR;
 80068f0:	2701      	movs	r7, #1
}
 80068f2:	4638      	mov	r0, r7
 80068f4:	b007      	add	sp, #28
 80068f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068fa:	bf00      	nop
 80068fc:	1fe00fff 	.word	0x1fe00fff
 8006900:	18000f3a 	.word	0x18000f3a

08006904 <HAL_SD_WriteBlocks>:
{
 8006904:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006908:	b08b      	sub	sp, #44	@ 0x2c
 800690a:	4605      	mov	r5, r0
 800690c:	460c      	mov	r4, r1
 800690e:	4616      	mov	r6, r2
 8006910:	469a      	mov	sl, r3
 8006912:	f8dd 9050 	ldr.w	r9, [sp, #80]	@ 0x50
  uint32_t tickstart = HAL_GetTick();
 8006916:	f7fb fc09 	bl	800212c <HAL_GetTick>
  if (NULL == pData)
 800691a:	2c00      	cmp	r4, #0
 800691c:	d03b      	beq.n	8006996 <HAL_SD_WriteBlocks+0x92>
 800691e:	4680      	mov	r8, r0
  if (hsd->State == HAL_SD_STATE_READY)
 8006920:	f895 7030 	ldrb.w	r7, [r5, #48]	@ 0x30
 8006924:	b2ff      	uxtb	r7, r7
 8006926:	2f01      	cmp	r7, #1
 8006928:	f040 80e9 	bne.w	8006afe <HAL_SD_WriteBlocks+0x1fa>
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800692c:	2300      	movs	r3, #0
 800692e:	636b      	str	r3, [r5, #52]	@ 0x34
    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006930:	eb06 030a 	add.w	r3, r6, sl
 8006934:	6d2a      	ldr	r2, [r5, #80]	@ 0x50
 8006936:	4293      	cmp	r3, r2
 8006938:	d833      	bhi.n	80069a2 <HAL_SD_WriteBlocks+0x9e>
    hsd->State = HAL_SD_STATE_BUSY;
 800693a:	2303      	movs	r3, #3
 800693c:	f885 3030 	strb.w	r3, [r5, #48]	@ 0x30
    hsd->Instance->DCTRL = 0U;
 8006940:	682b      	ldr	r3, [r5, #0]
 8006942:	2200      	movs	r2, #0
 8006944:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006946:	6bab      	ldr	r3, [r5, #56]	@ 0x38
 8006948:	2b01      	cmp	r3, #1
 800694a:	d000      	beq.n	800694e <HAL_SD_WriteBlocks+0x4a>
      add *= BLOCKSIZE;
 800694c:	0276      	lsls	r6, r6, #9
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800694e:	f04f 33ff 	mov.w	r3, #4294967295
 8006952:	9304      	str	r3, [sp, #16]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8006954:	ea4f 234a 	mov.w	r3, sl, lsl #9
 8006958:	9305      	str	r3, [sp, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800695a:	2390      	movs	r3, #144	@ 0x90
 800695c:	9306      	str	r3, [sp, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800695e:	2300      	movs	r3, #0
 8006960:	9307      	str	r3, [sp, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8006962:	9308      	str	r3, [sp, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8006964:	9309      	str	r3, [sp, #36]	@ 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8006966:	a904      	add	r1, sp, #16
 8006968:	6828      	ldr	r0, [r5, #0]
 800696a:	f001 f9a5 	bl	8007cb8 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800696e:	682a      	ldr	r2, [r5, #0]
 8006970:	68d3      	ldr	r3, [r2, #12]
 8006972:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006976:	60d3      	str	r3, [r2, #12]
    if (NumberOfBlocks > 1U)
 8006978:	f1ba 0f01 	cmp.w	sl, #1
 800697c:	d916      	bls.n	80069ac <HAL_SD_WriteBlocks+0xa8>
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 800697e:	2320      	movs	r3, #32
 8006980:	62eb      	str	r3, [r5, #44]	@ 0x2c
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8006982:	4631      	mov	r1, r6
 8006984:	6828      	ldr	r0, [r5, #0]
 8006986:	f001 fad1 	bl	8007f2c <SDMMC_CmdWriteMultiBlock>
 800698a:	9001      	str	r0, [sp, #4]
    if (errorstate != HAL_SD_ERROR_NONE)
 800698c:	9b01      	ldr	r3, [sp, #4]
 800698e:	b9ab      	cbnz	r3, 80069bc <HAL_SD_WriteBlocks+0xb8>
    dataremaining = config.DataLength;
 8006990:	f8dd b014 	ldr.w	fp, [sp, #20]
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT |
 8006994:	e040      	b.n	8006a18 <HAL_SD_WriteBlocks+0x114>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006996:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8006998:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800699c:	636b      	str	r3, [r5, #52]	@ 0x34
    return HAL_ERROR;
 800699e:	2701      	movs	r7, #1
 80069a0:	e0b2      	b.n	8006b08 <HAL_SD_WriteBlocks+0x204>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80069a2:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 80069a4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80069a8:	636b      	str	r3, [r5, #52]	@ 0x34
      return HAL_ERROR;
 80069aa:	e0ad      	b.n	8006b08 <HAL_SD_WriteBlocks+0x204>
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 80069ac:	2310      	movs	r3, #16
 80069ae:	62eb      	str	r3, [r5, #44]	@ 0x2c
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80069b0:	4631      	mov	r1, r6
 80069b2:	6828      	ldr	r0, [r5, #0]
 80069b4:	f001 faa1 	bl	8007efa <SDMMC_CmdWriteSingleBlock>
 80069b8:	9001      	str	r0, [sp, #4]
 80069ba:	e7e7      	b.n	800698c <HAL_SD_WriteBlocks+0x88>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80069bc:	682b      	ldr	r3, [r5, #0]
 80069be:	4a54      	ldr	r2, [pc, #336]	@ (8006b10 <HAL_SD_WriteBlocks+0x20c>)
 80069c0:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 80069c2:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 80069c4:	9a01      	ldr	r2, [sp, #4]
 80069c6:	4313      	orrs	r3, r2
 80069c8:	636b      	str	r3, [r5, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 80069ca:	2301      	movs	r3, #1
 80069cc:	f885 3030 	strb.w	r3, [r5, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 80069d0:	2300      	movs	r3, #0
 80069d2:	62eb      	str	r3, [r5, #44]	@ 0x2c
      return HAL_ERROR;
 80069d4:	e098      	b.n	8006b08 <HAL_SD_WriteBlocks+0x204>
          data = (uint32_t)(*tempbuff);
 80069d6:	7823      	ldrb	r3, [r4, #0]
 80069d8:	9303      	str	r3, [sp, #12]
          data |= ((uint32_t)(*tempbuff) << 8U);
 80069da:	7862      	ldrb	r2, [r4, #1]
 80069dc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80069e0:	9303      	str	r3, [sp, #12]
          data |= ((uint32_t)(*tempbuff) << 16U);
 80069e2:	78a2      	ldrb	r2, [r4, #2]
 80069e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80069e8:	9303      	str	r3, [sp, #12]
          data |= ((uint32_t)(*tempbuff) << 24U);
 80069ea:	78e2      	ldrb	r2, [r4, #3]
 80069ec:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80069f0:	9303      	str	r3, [sp, #12]
          tempbuff++;
 80069f2:	3404      	adds	r4, #4
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 80069f4:	a903      	add	r1, sp, #12
 80069f6:	6828      	ldr	r0, [r5, #0]
 80069f8:	f001 f931 	bl	8007c5e <SDMMC_WriteFIFO>
        for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 80069fc:	3601      	adds	r6, #1
 80069fe:	2e07      	cmp	r6, #7
 8006a00:	d9e9      	bls.n	80069d6 <HAL_SD_WriteBlocks+0xd2>
        dataremaining -= SDMMC_FIFO_SIZE;
 8006a02:	f1ab 0b20 	sub.w	fp, fp, #32
      if (((HAL_GetTick() - tickstart) >=  Timeout) || (Timeout == 0U))
 8006a06:	f7fb fb91 	bl	800212c <HAL_GetTick>
 8006a0a:	eba0 0008 	sub.w	r0, r0, r8
 8006a0e:	4548      	cmp	r0, r9
 8006a10:	d20f      	bcs.n	8006a32 <HAL_SD_WriteBlocks+0x12e>
 8006a12:	f1b9 0f00 	cmp.w	r9, #0
 8006a16:	d00c      	beq.n	8006a32 <HAL_SD_WriteBlocks+0x12e>
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT |
 8006a18:	682b      	ldr	r3, [r5, #0]
 8006a1a:	6b5e      	ldr	r6, [r3, #52]	@ 0x34
 8006a1c:	f416 768d 	ands.w	r6, r6, #282	@ 0x11a
 8006a20:	d115      	bne.n	8006a4e <HAL_SD_WriteBlocks+0x14a>
      if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) && (dataremaining >= SDMMC_FIFO_SIZE))
 8006a22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a24:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8006a28:	d0ed      	beq.n	8006a06 <HAL_SD_WriteBlocks+0x102>
 8006a2a:	f1bb 0f1f 	cmp.w	fp, #31
 8006a2e:	d9ea      	bls.n	8006a06 <HAL_SD_WriteBlocks+0x102>
 8006a30:	e7e5      	b.n	80069fe <HAL_SD_WriteBlocks+0xfa>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006a32:	682b      	ldr	r3, [r5, #0]
 8006a34:	4a36      	ldr	r2, [pc, #216]	@ (8006b10 <HAL_SD_WriteBlocks+0x20c>)
 8006a36:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8006a38:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8006a3a:	9a01      	ldr	r2, [sp, #4]
 8006a3c:	4313      	orrs	r3, r2
 8006a3e:	636b      	str	r3, [r5, #52]	@ 0x34
        hsd->State = HAL_SD_STATE_READY;
 8006a40:	2301      	movs	r3, #1
 8006a42:	f885 3030 	strb.w	r3, [r5, #48]	@ 0x30
        hsd->Context = SD_CONTEXT_NONE;
 8006a46:	2300      	movs	r3, #0
 8006a48:	62eb      	str	r3, [r5, #44]	@ 0x2c
        return HAL_TIMEOUT;
 8006a4a:	2703      	movs	r7, #3
 8006a4c:	e05c      	b.n	8006b08 <HAL_SD_WriteBlocks+0x204>
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 8006a4e:	68da      	ldr	r2, [r3, #12]
 8006a50:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a54:	60da      	str	r2, [r3, #12]
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8006a56:	6828      	ldr	r0, [r5, #0]
 8006a58:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8006a5a:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8006a5e:	d005      	beq.n	8006a6c <HAL_SD_WriteBlocks+0x168>
 8006a60:	f1ba 0f01 	cmp.w	sl, #1
 8006a64:	d902      	bls.n	8006a6c <HAL_SD_WriteBlocks+0x168>
      if (hsd->SdCard.CardType != CARD_SECURED)
 8006a66:	6bab      	ldr	r3, [r5, #56]	@ 0x38
 8006a68:	2b03      	cmp	r3, #3
 8006a6a:	d118      	bne.n	8006a9e <HAL_SD_WriteBlocks+0x19a>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8006a6c:	682b      	ldr	r3, [r5, #0]
 8006a6e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006a70:	f012 0f08 	tst.w	r2, #8
 8006a74:	d124      	bne.n	8006ac0 <HAL_SD_WriteBlocks+0x1bc>
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8006a76:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006a78:	f012 0f02 	tst.w	r2, #2
 8006a7c:	d12c      	bne.n	8006ad8 <HAL_SD_WriteBlocks+0x1d4>
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 8006a7e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006a80:	f012 0f10 	tst.w	r2, #16
 8006a84:	d034      	beq.n	8006af0 <HAL_SD_WriteBlocks+0x1ec>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006a86:	4a22      	ldr	r2, [pc, #136]	@ (8006b10 <HAL_SD_WriteBlocks+0x20c>)
 8006a88:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8006a8a:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8006a8c:	f043 0310 	orr.w	r3, r3, #16
 8006a90:	636b      	str	r3, [r5, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8006a92:	2301      	movs	r3, #1
 8006a94:	f885 3030 	strb.w	r3, [r5, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8006a98:	2300      	movs	r3, #0
 8006a9a:	62eb      	str	r3, [r5, #44]	@ 0x2c
      return HAL_ERROR;
 8006a9c:	e034      	b.n	8006b08 <HAL_SD_WriteBlocks+0x204>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006a9e:	f001 fa5f 	bl	8007f60 <SDMMC_CmdStopTransfer>
        if (errorstate != HAL_SD_ERROR_NONE)
 8006aa2:	4603      	mov	r3, r0
 8006aa4:	2800      	cmp	r0, #0
 8006aa6:	d0e1      	beq.n	8006a6c <HAL_SD_WriteBlocks+0x168>
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006aa8:	682a      	ldr	r2, [r5, #0]
 8006aaa:	4919      	ldr	r1, [pc, #100]	@ (8006b10 <HAL_SD_WriteBlocks+0x20c>)
 8006aac:	6391      	str	r1, [r2, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 8006aae:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 8006ab0:	4313      	orrs	r3, r2
 8006ab2:	636b      	str	r3, [r5, #52]	@ 0x34
          hsd->State = HAL_SD_STATE_READY;
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	f885 3030 	strb.w	r3, [r5, #48]	@ 0x30
          hsd->Context = SD_CONTEXT_NONE;
 8006aba:	2300      	movs	r3, #0
 8006abc:	62eb      	str	r3, [r5, #44]	@ 0x2c
          return HAL_ERROR;
 8006abe:	e023      	b.n	8006b08 <HAL_SD_WriteBlocks+0x204>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006ac0:	4a13      	ldr	r2, [pc, #76]	@ (8006b10 <HAL_SD_WriteBlocks+0x20c>)
 8006ac2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8006ac4:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8006ac6:	f043 0308 	orr.w	r3, r3, #8
 8006aca:	636b      	str	r3, [r5, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8006acc:	2301      	movs	r3, #1
 8006ace:	f885 3030 	strb.w	r3, [r5, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	62eb      	str	r3, [r5, #44]	@ 0x2c
      return HAL_ERROR;
 8006ad6:	e017      	b.n	8006b08 <HAL_SD_WriteBlocks+0x204>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006ad8:	4a0d      	ldr	r2, [pc, #52]	@ (8006b10 <HAL_SD_WriteBlocks+0x20c>)
 8006ada:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8006adc:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8006ade:	f043 0302 	orr.w	r3, r3, #2
 8006ae2:	636b      	str	r3, [r5, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8006ae4:	2301      	movs	r3, #1
 8006ae6:	f885 3030 	strb.w	r3, [r5, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8006aea:	2300      	movs	r3, #0
 8006aec:	62eb      	str	r3, [r5, #44]	@ 0x2c
      return HAL_ERROR;
 8006aee:	e00b      	b.n	8006b08 <HAL_SD_WriteBlocks+0x204>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8006af0:	4a08      	ldr	r2, [pc, #32]	@ (8006b14 <HAL_SD_WriteBlocks+0x210>)
 8006af2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006af4:	2301      	movs	r3, #1
 8006af6:	f885 3030 	strb.w	r3, [r5, #48]	@ 0x30
    return HAL_OK;
 8006afa:	2700      	movs	r7, #0
 8006afc:	e004      	b.n	8006b08 <HAL_SD_WriteBlocks+0x204>
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8006afe:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8006b00:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006b04:	636b      	str	r3, [r5, #52]	@ 0x34
    return HAL_ERROR;
 8006b06:	2701      	movs	r7, #1
}
 8006b08:	4638      	mov	r0, r7
 8006b0a:	b00b      	add	sp, #44	@ 0x2c
 8006b0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b10:	1fe00fff 	.word	0x1fe00fff
 8006b14:	18000f3a 	.word	0x18000f3a

08006b18 <HAL_SD_ErrorCallback>:
}
 8006b18:	4770      	bx	lr
	...

08006b1c <HAL_SD_GetCardCSD>:
{
 8006b1c:	4603      	mov	r3, r0
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8006b1e:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 8006b20:	0f92      	lsrs	r2, r2, #30
 8006b22:	700a      	strb	r2, [r1, #0]
  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8006b24:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 8006b26:	f3c2 6283 	ubfx	r2, r2, #26, #4
 8006b2a:	704a      	strb	r2, [r1, #1]
  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8006b2c:	f890 205f 	ldrb.w	r2, [r0, #95]	@ 0x5f
 8006b30:	f002 0203 	and.w	r2, r2, #3
 8006b34:	708a      	strb	r2, [r1, #2]
  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8006b36:	f890 205e 	ldrb.w	r2, [r0, #94]	@ 0x5e
 8006b3a:	70ca      	strb	r2, [r1, #3]
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8006b3c:	f890 205d 	ldrb.w	r2, [r0, #93]	@ 0x5d
 8006b40:	710a      	strb	r2, [r1, #4]
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8006b42:	f890 205c 	ldrb.w	r2, [r0, #92]	@ 0x5c
 8006b46:	714a      	strb	r2, [r1, #5]
  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8006b48:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 8006b4a:	0d12      	lsrs	r2, r2, #20
 8006b4c:	80ca      	strh	r2, [r1, #6]
  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8006b4e:	f8b0 2062 	ldrh.w	r2, [r0, #98]	@ 0x62
 8006b52:	f002 020f 	and.w	r2, r2, #15
 8006b56:	720a      	strb	r2, [r1, #8]
  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8006b58:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 8006b5a:	f3c2 32c0 	ubfx	r2, r2, #15, #1
 8006b5e:	724a      	strb	r2, [r1, #9]
  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8006b60:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 8006b62:	f3c2 3280 	ubfx	r2, r2, #14, #1
 8006b66:	728a      	strb	r2, [r1, #10]
  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8006b68:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 8006b6a:	f3c2 3240 	ubfx	r2, r2, #13, #1
 8006b6e:	72ca      	strb	r2, [r1, #11]
  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8006b70:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 8006b72:	f3c2 3200 	ubfx	r2, r2, #12, #1
 8006b76:	730a      	strb	r2, [r1, #12]
  pCSD->Reserved2 = 0U; /*!< Reserved */
 8006b78:	2200      	movs	r2, #0
 8006b7a:	734a      	strb	r2, [r1, #13]
  if (hsd->SdCard.CardType == CARD_SDSC)
 8006b7c:	6b82      	ldr	r2, [r0, #56]	@ 0x38
 8006b7e:	2a00      	cmp	r2, #0
 8006b80:	f040 8086 	bne.w	8006c90 <HAL_SD_GetCardCSD+0x174>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8006b84:	6e00      	ldr	r0, [r0, #96]	@ 0x60
 8006b86:	f640 72fc 	movw	r2, #4092	@ 0xffc
 8006b8a:	ea02 0280 	and.w	r2, r2, r0, lsl #2
 8006b8e:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 8006b90:	ea42 7290 	orr.w	r2, r2, r0, lsr #30
 8006b94:	610a      	str	r2, [r1, #16]
    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8006b96:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8006b98:	f3c2 62c2 	ubfx	r2, r2, #27, #3
 8006b9c:	750a      	strb	r2, [r1, #20]
    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8006b9e:	f893 2067 	ldrb.w	r2, [r3, #103]	@ 0x67
 8006ba2:	f002 0207 	and.w	r2, r2, #7
 8006ba6:	754a      	strb	r2, [r1, #21]
    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8006ba8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8006baa:	f3c2 5242 	ubfx	r2, r2, #21, #3
 8006bae:	758a      	strb	r2, [r1, #22]
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8006bb0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8006bb2:	f3c2 4282 	ubfx	r2, r2, #18, #3
 8006bb6:	75ca      	strb	r2, [r1, #23]
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8006bb8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8006bba:	f3c2 32c2 	ubfx	r2, r2, #15, #3
 8006bbe:	760a      	strb	r2, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8006bc0:	690a      	ldr	r2, [r1, #16]
 8006bc2:	3201      	adds	r2, #1
 8006bc4:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8006bc6:	7e08      	ldrb	r0, [r1, #24]
 8006bc8:	f000 0007 	and.w	r0, r0, #7
 8006bcc:	3002      	adds	r0, #2
 8006bce:	4082      	lsls	r2, r0
 8006bd0:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8006bd2:	f891 c008 	ldrb.w	ip, [r1, #8]
 8006bd6:	f00c 0c0f 	and.w	ip, ip, #15
 8006bda:	2001      	movs	r0, #1
 8006bdc:	fa00 f00c 	lsl.w	r0, r0, ip
 8006be0:	64d8      	str	r0, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / BLOCKSIZE);
 8006be2:	0a40      	lsrs	r0, r0, #9
 8006be4:	fb00 f202 	mul.w	r2, r0, r2
 8006be8:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = BLOCKSIZE;
 8006bea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006bee:	655a      	str	r2, [r3, #84]	@ 0x54
  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8006bf0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8006bf2:	f3c2 3280 	ubfx	r2, r2, #14, #1
 8006bf6:	764a      	strb	r2, [r1, #25]
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8006bf8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8006bfa:	f3c2 12c6 	ubfx	r2, r2, #7, #7
 8006bfe:	768a      	strb	r2, [r1, #26]
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8006c00:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8006c02:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006c06:	76ca      	strb	r2, [r1, #27]
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8006c08:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8006c0a:	0fd2      	lsrs	r2, r2, #31
 8006c0c:	770a      	strb	r2, [r1, #28]
  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8006c0e:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8006c10:	f3c2 7241 	ubfx	r2, r2, #29, #2
 8006c14:	774a      	strb	r2, [r1, #29]
  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8006c16:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8006c18:	f3c2 6282 	ubfx	r2, r2, #26, #3
 8006c1c:	778a      	strb	r2, [r1, #30]
  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8006c1e:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8006c20:	f3c2 5283 	ubfx	r2, r2, #22, #4
 8006c24:	77ca      	strb	r2, [r1, #31]
  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8006c26:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8006c28:	f3c2 5240 	ubfx	r2, r2, #21, #1
 8006c2c:	f881 2020 	strb.w	r2, [r1, #32]
  pCSD->Reserved3 = 0;
 8006c30:	2000      	movs	r0, #0
 8006c32:	f881 0021 	strb.w	r0, [r1, #33]	@ 0x21
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8006c36:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8006c3a:	f002 0201 	and.w	r2, r2, #1
 8006c3e:	f881 2022 	strb.w	r2, [r1, #34]	@ 0x22
  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8006c42:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8006c44:	f3c2 32c0 	ubfx	r2, r2, #15, #1
 8006c48:	f881 2023 	strb.w	r2, [r1, #35]	@ 0x23
  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8006c4c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8006c4e:	f3c2 3280 	ubfx	r2, r2, #14, #1
 8006c52:	f881 2024 	strb.w	r2, [r1, #36]	@ 0x24
  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8006c56:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8006c58:	f3c2 3240 	ubfx	r2, r2, #13, #1
 8006c5c:	f881 2025 	strb.w	r2, [r1, #37]	@ 0x25
  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8006c60:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8006c62:	f3c2 3200 	ubfx	r2, r2, #12, #1
 8006c66:	f881 2026 	strb.w	r2, [r1, #38]	@ 0x26
  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8006c6a:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8006c6c:	f3c2 2281 	ubfx	r2, r2, #10, #2
 8006c70:	f881 2027 	strb.w	r2, [r1, #39]	@ 0x27
  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8006c74:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8006c76:	f3c2 2201 	ubfx	r2, r2, #8, #2
 8006c7a:	f881 2028 	strb.w	r2, [r1, #40]	@ 0x28
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8006c7e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006c80:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8006c84:	f881 3029 	strb.w	r3, [r1, #41]	@ 0x29
  pCSD->Reserved4 = 1;
 8006c88:	2301      	movs	r3, #1
 8006c8a:	f881 302a 	strb.w	r3, [r1, #42]	@ 0x2a
}
 8006c8e:	4770      	bx	lr
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8006c90:	2a01      	cmp	r2, #1
 8006c92:	d111      	bne.n	8006cb8 <HAL_SD_GetCardCSD+0x19c>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8006c94:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 8006c96:	0412      	lsls	r2, r2, #16
 8006c98:	f402 127c 	and.w	r2, r2, #4128768	@ 0x3f0000
 8006c9c:	f8b0 0066 	ldrh.w	r0, [r0, #102]	@ 0x66
 8006ca0:	4302      	orrs	r2, r0
 8006ca2:	610a      	str	r2, [r1, #16]
    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8006ca4:	690a      	ldr	r2, [r1, #16]
 8006ca6:	3201      	adds	r2, #1
 8006ca8:	0292      	lsls	r2, r2, #10
 8006caa:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8006cac:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.BlockSize = BLOCKSIZE;
 8006cae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006cb2:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8006cb4:	655a      	str	r2, [r3, #84]	@ 0x54
 8006cb6:	e79b      	b.n	8006bf0 <HAL_SD_GetCardCSD+0xd4>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006cb8:	6802      	ldr	r2, [r0, #0]
 8006cba:	4905      	ldr	r1, [pc, #20]	@ (8006cd0 <HAL_SD_GetCardCSD+0x1b4>)
 8006cbc:	6391      	str	r1, [r2, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006cbe:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 8006cc0:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8006cc4:	6342      	str	r2, [r0, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8006cc6:	2001      	movs	r0, #1
 8006cc8:	f883 0030 	strb.w	r0, [r3, #48]	@ 0x30
    return HAL_ERROR;
 8006ccc:	4770      	bx	lr
 8006cce:	bf00      	nop
 8006cd0:	1fe00fff 	.word	0x1fe00fff

08006cd4 <SD_InitCard>:
{
 8006cd4:	b530      	push	{r4, r5, lr}
 8006cd6:	b08d      	sub	sp, #52	@ 0x34
 8006cd8:	4604      	mov	r4, r0
  uint16_t sd_rca = 0U;
 8006cda:	2300      	movs	r3, #0
 8006cdc:	f8ad 3002 	strh.w	r3, [sp, #2]
  uint32_t tickstart = HAL_GetTick();
 8006ce0:	f7fb fa24 	bl	800212c <HAL_GetTick>
 8006ce4:	4605      	mov	r5, r0
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 8006ce6:	6820      	ldr	r0, [r4, #0]
 8006ce8:	f000 ffca 	bl	8007c80 <SDMMC_GetPowerState>
 8006cec:	2800      	cmp	r0, #0
 8006cee:	d067      	beq.n	8006dc0 <SD_InitCard+0xec>
  if (hsd->SdCard.CardType != CARD_SECURED)
 8006cf0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006cf2:	2b03      	cmp	r3, #3
 8006cf4:	d117      	bne.n	8006d26 <SD_InitCard+0x52>
  if (hsd->SdCard.CardType != CARD_SECURED)
 8006cf6:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006cf8:	2b03      	cmp	r3, #3
 8006cfa:	d02f      	beq.n	8006d5c <SD_InitCard+0x88>
    while (sd_rca == 0U)
 8006cfc:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 8006d00:	bb63      	cbnz	r3, 8006d5c <SD_InitCard+0x88>
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8006d02:	f10d 0102 	add.w	r1, sp, #2
 8006d06:	6820      	ldr	r0, [r4, #0]
 8006d08:	f001 fad8 	bl	80082bc <SDMMC_CmdSetRelAdd>
      if (errorstate != HAL_SD_ERROR_NONE)
 8006d0c:	4603      	mov	r3, r0
 8006d0e:	2800      	cmp	r0, #0
 8006d10:	d158      	bne.n	8006dc4 <SD_InitCard+0xf0>
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 8006d12:	f7fb fa0b 	bl	800212c <HAL_GetTick>
 8006d16:	1b43      	subs	r3, r0, r5
 8006d18:	f241 3287 	movw	r2, #4999	@ 0x1387
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	d9ed      	bls.n	8006cfc <SD_InitCard+0x28>
        return HAL_SD_ERROR_TIMEOUT;
 8006d20:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006d24:	e04e      	b.n	8006dc4 <SD_InitCard+0xf0>
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8006d26:	6820      	ldr	r0, [r4, #0]
 8006d28:	f001 fa0c 	bl	8008144 <SDMMC_CmdSendCID>
    if (errorstate != HAL_SD_ERROR_NONE)
 8006d2c:	4603      	mov	r3, r0
 8006d2e:	2800      	cmp	r0, #0
 8006d30:	d148      	bne.n	8006dc4 <SD_InitCard+0xf0>
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8006d32:	2100      	movs	r1, #0
 8006d34:	6820      	ldr	r0, [r4, #0]
 8006d36:	f000 ffbc 	bl	8007cb2 <SDMMC_GetResponse>
 8006d3a:	66e0      	str	r0, [r4, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8006d3c:	2104      	movs	r1, #4
 8006d3e:	6820      	ldr	r0, [r4, #0]
 8006d40:	f000 ffb7 	bl	8007cb2 <SDMMC_GetResponse>
 8006d44:	6720      	str	r0, [r4, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8006d46:	2108      	movs	r1, #8
 8006d48:	6820      	ldr	r0, [r4, #0]
 8006d4a:	f000 ffb2 	bl	8007cb2 <SDMMC_GetResponse>
 8006d4e:	6760      	str	r0, [r4, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8006d50:	210c      	movs	r1, #12
 8006d52:	6820      	ldr	r0, [r4, #0]
 8006d54:	f000 ffad 	bl	8007cb2 <SDMMC_GetResponse>
 8006d58:	67a0      	str	r0, [r4, #120]	@ 0x78
 8006d5a:	e7cc      	b.n	8006cf6 <SD_InitCard+0x22>
  if (hsd->SdCard.CardType != CARD_SECURED)
 8006d5c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006d5e:	2b03      	cmp	r3, #3
 8006d60:	d01c      	beq.n	8006d9c <SD_InitCard+0xc8>
    hsd->SdCard.RelCardAdd = sd_rca;
 8006d62:	f8bd 1002 	ldrh.w	r1, [sp, #2]
 8006d66:	6461      	str	r1, [r4, #68]	@ 0x44
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006d68:	0409      	lsls	r1, r1, #16
 8006d6a:	6820      	ldr	r0, [r4, #0]
 8006d6c:	f001 fa00 	bl	8008170 <SDMMC_CmdSendCSD>
    if (errorstate != HAL_SD_ERROR_NONE)
 8006d70:	4603      	mov	r3, r0
 8006d72:	bb38      	cbnz	r0, 8006dc4 <SD_InitCard+0xf0>
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8006d74:	2100      	movs	r1, #0
 8006d76:	6820      	ldr	r0, [r4, #0]
 8006d78:	f000 ff9b 	bl	8007cb2 <SDMMC_GetResponse>
 8006d7c:	65e0      	str	r0, [r4, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8006d7e:	2104      	movs	r1, #4
 8006d80:	6820      	ldr	r0, [r4, #0]
 8006d82:	f000 ff96 	bl	8007cb2 <SDMMC_GetResponse>
 8006d86:	6620      	str	r0, [r4, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8006d88:	2108      	movs	r1, #8
 8006d8a:	6820      	ldr	r0, [r4, #0]
 8006d8c:	f000 ff91 	bl	8007cb2 <SDMMC_GetResponse>
 8006d90:	6660      	str	r0, [r4, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8006d92:	210c      	movs	r1, #12
 8006d94:	6820      	ldr	r0, [r4, #0]
 8006d96:	f000 ff8c 	bl	8007cb2 <SDMMC_GetResponse>
 8006d9a:	66a0      	str	r0, [r4, #104]	@ 0x68
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8006d9c:	2104      	movs	r1, #4
 8006d9e:	6820      	ldr	r0, [r4, #0]
 8006da0:	f000 ff87 	bl	8007cb2 <SDMMC_GetResponse>
 8006da4:	0d00      	lsrs	r0, r0, #20
 8006da6:	6420      	str	r0, [r4, #64]	@ 0x40
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8006da8:	a901      	add	r1, sp, #4
 8006daa:	4620      	mov	r0, r4
 8006dac:	f7ff feb6 	bl	8006b1c <HAL_SD_GetCardCSD>
 8006db0:	b958      	cbnz	r0, 8006dca <SD_InitCard+0xf6>
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8006db2:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006db4:	0409      	lsls	r1, r1, #16
 8006db6:	6820      	ldr	r0, [r4, #0]
 8006db8:	f001 f8fe 	bl	8007fb8 <SDMMC_CmdSelDesel>
 8006dbc:	4603      	mov	r3, r0
  if (errorstate != HAL_SD_ERROR_NONE)
 8006dbe:	e001      	b.n	8006dc4 <SD_InitCard+0xf0>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006dc0:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
}
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	b00d      	add	sp, #52	@ 0x34
 8006dc8:	bd30      	pop	{r4, r5, pc}
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006dca:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8006dce:	e7f9      	b.n	8006dc4 <SD_InitCard+0xf0>

08006dd0 <HAL_SD_InitCard>:
{
 8006dd0:	b570      	push	{r4, r5, r6, lr}
 8006dd2:	b088      	sub	sp, #32
 8006dd4:	4604      	mov	r4, r0
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8006dd6:	2300      	movs	r3, #0
 8006dd8:	9303      	str	r3, [sp, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8006dda:	9304      	str	r3, [sp, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8006ddc:	9305      	str	r3, [sp, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8006dde:	9306      	str	r3, [sp, #24]
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8006de0:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8006de4:	2100      	movs	r1, #0
 8006de6:	f7fe fcb3 	bl	8005750 <HAL_RCCEx_GetPeriphCLKFreq>
  if (sdmmc_clk == 0U)
 8006dea:	b938      	cbnz	r0, 8006dfc <HAL_SD_InitCard+0x2c>
    hsd->State = HAL_SD_STATE_READY;
 8006dec:	2001      	movs	r0, #1
 8006dee:	f884 0030 	strb.w	r0, [r4, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 8006df2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006df6:	6363      	str	r3, [r4, #52]	@ 0x34
}
 8006df8:	b008      	add	sp, #32
 8006dfa:	bd70      	pop	{r4, r5, r6, pc}
 8006dfc:	4606      	mov	r6, r0
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 8006dfe:	0a05      	lsrs	r5, r0, #8
 8006e00:	4b24      	ldr	r3, [pc, #144]	@ (8006e94 <HAL_SD_InitCard+0xc4>)
 8006e02:	fba3 3505 	umull	r3, r5, r3, r5
 8006e06:	092d      	lsrs	r5, r5, #4
 8006e08:	9507      	str	r5, [sp, #28]
  (void)SDMMC_Init(hsd->Instance, Init);
 8006e0a:	ab08      	add	r3, sp, #32
 8006e0c:	e913 0003 	ldmdb	r3, {r0, r1}
 8006e10:	e88d 0003 	stmia.w	sp, {r0, r1}
 8006e14:	ab03      	add	r3, sp, #12
 8006e16:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006e18:	6820      	ldr	r0, [r4, #0]
 8006e1a:	f000 ff05 	bl	8007c28 <SDMMC_Init>
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8006e1e:	6820      	ldr	r0, [r4, #0]
 8006e20:	f000 ff22 	bl	8007c68 <SDMMC_PowerState_ON>
  if (Init.ClockDiv != 0U)
 8006e24:	4b1c      	ldr	r3, [pc, #112]	@ (8006e98 <HAL_SD_InitCard+0xc8>)
 8006e26:	429e      	cmp	r6, r3
 8006e28:	d902      	bls.n	8006e30 <HAL_SD_InitCard+0x60>
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 8006e2a:	006d      	lsls	r5, r5, #1
 8006e2c:	fbb6 f6f5 	udiv	r6, r6, r5
  if (sdmmc_clk != 0U)
 8006e30:	b95e      	cbnz	r6, 8006e4a <HAL_SD_InitCard+0x7a>
  errorstate = SD_PowerON(hsd);
 8006e32:	4620      	mov	r0, r4
 8006e34:	f7ff fa3a 	bl	80062ac <SD_PowerON>
  if (errorstate != HAL_SD_ERROR_NONE)
 8006e38:	4602      	mov	r2, r0
 8006e3a:	b168      	cbz	r0, 8006e58 <HAL_SD_InitCard+0x88>
    hsd->State = HAL_SD_STATE_READY;
 8006e3c:	2001      	movs	r0, #1
 8006e3e:	f884 0030 	strb.w	r0, [r4, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 8006e42:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006e44:	4313      	orrs	r3, r2
 8006e46:	6363      	str	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 8006e48:	e7d6      	b.n	8006df8 <HAL_SD_InitCard+0x28>
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 8006e4a:	4814      	ldr	r0, [pc, #80]	@ (8006e9c <HAL_SD_InitCard+0xcc>)
 8006e4c:	fbb0 f0f6 	udiv	r0, r0, r6
 8006e50:	3001      	adds	r0, #1
 8006e52:	f7fb f971 	bl	8002138 <HAL_Delay>
 8006e56:	e7ec      	b.n	8006e32 <HAL_SD_InitCard+0x62>
  errorstate = SD_InitCard(hsd);
 8006e58:	4620      	mov	r0, r4
 8006e5a:	f7ff ff3b 	bl	8006cd4 <SD_InitCard>
  if (errorstate != HAL_SD_ERROR_NONE)
 8006e5e:	4602      	mov	r2, r0
 8006e60:	b130      	cbz	r0, 8006e70 <HAL_SD_InitCard+0xa0>
    hsd->State = HAL_SD_STATE_READY;
 8006e62:	2001      	movs	r0, #1
 8006e64:	f884 0030 	strb.w	r0, [r4, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 8006e68:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006e6a:	4313      	orrs	r3, r2
 8006e6c:	6363      	str	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 8006e6e:	e7c3      	b.n	8006df8 <HAL_SD_InitCard+0x28>
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8006e70:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006e74:	6820      	ldr	r0, [r4, #0]
 8006e76:	f000 fff5 	bl	8007e64 <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 8006e7a:	b908      	cbnz	r0, 8006e80 <HAL_SD_InitCard+0xb0>
  return HAL_OK;
 8006e7c:	2000      	movs	r0, #0
 8006e7e:	e7bb      	b.n	8006df8 <HAL_SD_InitCard+0x28>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006e80:	6823      	ldr	r3, [r4, #0]
 8006e82:	4907      	ldr	r1, [pc, #28]	@ (8006ea0 <HAL_SD_InitCard+0xd0>)
 8006e84:	6399      	str	r1, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8006e86:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006e88:	4303      	orrs	r3, r0
 8006e8a:	6363      	str	r3, [r4, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8006e8c:	2001      	movs	r0, #1
 8006e8e:	f884 0030 	strb.w	r0, [r4, #48]	@ 0x30
    return HAL_ERROR;
 8006e92:	e7b1      	b.n	8006df8 <HAL_SD_InitCard+0x28>
 8006e94:	014f8b59 	.word	0x014f8b59
 8006e98:	000c34ff 	.word	0x000c34ff
 8006e9c:	00012110 	.word	0x00012110
 8006ea0:	1fe00fff 	.word	0x1fe00fff

08006ea4 <HAL_SD_GetCardStatus>:
{
 8006ea4:	b530      	push	{r4, r5, lr}
 8006ea6:	b091      	sub	sp, #68	@ 0x44
  if (hsd->State == HAL_SD_STATE_BUSY)
 8006ea8:	f890 3030 	ldrb.w	r3, [r0, #48]	@ 0x30
 8006eac:	b2db      	uxtb	r3, r3
 8006eae:	2b03      	cmp	r3, #3
 8006eb0:	d059      	beq.n	8006f66 <HAL_SD_GetCardStatus+0xc2>
 8006eb2:	4604      	mov	r4, r0
 8006eb4:	460d      	mov	r5, r1
  errorstate = SD_SendSDStatus(hsd, sd_status);
 8006eb6:	4669      	mov	r1, sp
 8006eb8:	f7ff faa4 	bl	8006404 <SD_SendSDStatus>
  if (errorstate != HAL_SD_ERROR_NONE)
 8006ebc:	b1b8      	cbz	r0, 8006eee <HAL_SD_GetCardStatus+0x4a>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006ebe:	6823      	ldr	r3, [r4, #0]
 8006ec0:	492b      	ldr	r1, [pc, #172]	@ (8006f70 <HAL_SD_GetCardStatus+0xcc>)
 8006ec2:	6399      	str	r1, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8006ec4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006ec6:	4303      	orrs	r3, r0
 8006ec8:	6363      	str	r3, [r4, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8006eca:	2501      	movs	r5, #1
 8006ecc:	f884 5030 	strb.w	r5, [r4, #48]	@ 0x30
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8006ed0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006ed4:	6820      	ldr	r0, [r4, #0]
 8006ed6:	f000 ffc5 	bl	8007e64 <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 8006eda:	2800      	cmp	r0, #0
 8006edc:	d044      	beq.n	8006f68 <HAL_SD_GetCardStatus+0xc4>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006ede:	6822      	ldr	r2, [r4, #0]
 8006ee0:	4923      	ldr	r1, [pc, #140]	@ (8006f70 <HAL_SD_GetCardStatus+0xcc>)
 8006ee2:	6391      	str	r1, [r2, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 8006ee4:	6360      	str	r0, [r4, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8006ee6:	2501      	movs	r5, #1
 8006ee8:	f884 5030 	strb.w	r5, [r4, #48]	@ 0x30
    status = HAL_ERROR;
 8006eec:	e03c      	b.n	8006f68 <HAL_SD_GetCardStatus+0xc4>
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 8006eee:	9a00      	ldr	r2, [sp, #0]
 8006ef0:	f3c2 1381 	ubfx	r3, r2, #6, #2
 8006ef4:	702b      	strb	r3, [r5, #0]
    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 8006ef6:	f3c2 1340 	ubfx	r3, r2, #5, #1
 8006efa:	706b      	strb	r3, [r5, #1]
    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 8006efc:	0a13      	lsrs	r3, r2, #8
 8006efe:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006f02:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8006f06:	b29b      	uxth	r3, r3
 8006f08:	806b      	strh	r3, [r5, #2]
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8006f0a:	9a01      	ldr	r2, [sp, #4]
 8006f0c:	0213      	lsls	r3, r2, #8
 8006f0e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006f12:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8006f16:	0a11      	lsrs	r1, r2, #8
 8006f18:	f401 417f 	and.w	r1, r1, #65280	@ 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8006f1c:	430b      	orrs	r3, r1
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8006f1e:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8006f22:	606b      	str	r3, [r5, #4]
    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 8006f24:	9b02      	ldr	r3, [sp, #8]
 8006f26:	b2da      	uxtb	r2, r3
 8006f28:	722a      	strb	r2, [r5, #8]
    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 8006f2a:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8006f2e:	726a      	strb	r2, [r5, #9]
    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 8006f30:	f3c3 5203 	ubfx	r2, r3, #20, #4
 8006f34:	72aa      	strb	r2, [r5, #10]
    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 8006f36:	0c1b      	lsrs	r3, r3, #16
 8006f38:	9a03      	ldr	r2, [sp, #12]
 8006f3a:	b2d1      	uxtb	r1, r2
 8006f3c:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006f40:	430b      	orrs	r3, r1
 8006f42:	81ab      	strh	r3, [r5, #12]
    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 8006f44:	f3c2 2385 	ubfx	r3, r2, #10, #6
 8006f48:	73ab      	strb	r3, [r5, #14]
    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 8006f4a:	f3c2 2301 	ubfx	r3, r2, #8, #2
 8006f4e:	73eb      	strb	r3, [r5, #15]
    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 8006f50:	f3c2 1303 	ubfx	r3, r2, #4, #4
 8006f54:	742b      	strb	r3, [r5, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 8006f56:	f002 020f 	and.w	r2, r2, #15
 8006f5a:	746a      	strb	r2, [r5, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 8006f5c:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8006f60:	74ab      	strb	r3, [r5, #18]
  HAL_StatusTypeDef status = HAL_OK;
 8006f62:	2500      	movs	r5, #0
 8006f64:	e7b4      	b.n	8006ed0 <HAL_SD_GetCardStatus+0x2c>
    return HAL_ERROR;
 8006f66:	2501      	movs	r5, #1
}
 8006f68:	4628      	mov	r0, r5
 8006f6a:	b011      	add	sp, #68	@ 0x44
 8006f6c:	bd30      	pop	{r4, r5, pc}
 8006f6e:	bf00      	nop
 8006f70:	1fe00fff 	.word	0x1fe00fff

08006f74 <HAL_SD_GetCardInfo>:
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8006f74:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8006f76:	600b      	str	r3, [r1, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8006f78:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8006f7a:	604b      	str	r3, [r1, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8006f7c:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8006f7e:	608b      	str	r3, [r1, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8006f80:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8006f82:	60cb      	str	r3, [r1, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8006f84:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8006f86:	610b      	str	r3, [r1, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8006f88:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 8006f8a:	614b      	str	r3, [r1, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8006f8c:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8006f8e:	618b      	str	r3, [r1, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8006f90:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8006f92:	61cb      	str	r3, [r1, #28]
}
 8006f94:	2000      	movs	r0, #0
 8006f96:	4770      	bx	lr

08006f98 <HAL_SD_ConfigWideBusOperation>:
{
 8006f98:	b530      	push	{r4, r5, lr}
 8006f9a:	b089      	sub	sp, #36	@ 0x24
 8006f9c:	4604      	mov	r4, r0
 8006f9e:	460d      	mov	r5, r1
  hsd->State = HAL_SD_STATE_BUSY;
 8006fa0:	2303      	movs	r3, #3
 8006fa2:	f880 3030 	strb.w	r3, [r0, #48]	@ 0x30
  if (hsd->SdCard.CardType != CARD_SECURED)
 8006fa6:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8006fa8:	2b03      	cmp	r3, #3
 8006faa:	d01c      	beq.n	8006fe6 <HAL_SD_ConfigWideBusOperation+0x4e>
    if (WideMode == SDMMC_BUS_WIDE_8B)
 8006fac:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 8006fb0:	d008      	beq.n	8006fc4 <HAL_SD_ConfigWideBusOperation+0x2c>
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 8006fb2:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 8006fb6:	d00a      	beq.n	8006fce <HAL_SD_ConfigWideBusOperation+0x36>
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 8006fb8:	b179      	cbz	r1, 8006fda <HAL_SD_ConfigWideBusOperation+0x42>
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006fba:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8006fbc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006fc0:	6343      	str	r3, [r0, #52]	@ 0x34
 8006fc2:	e014      	b.n	8006fee <HAL_SD_ConfigWideBusOperation+0x56>
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006fc4:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8006fc6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006fca:	6343      	str	r3, [r0, #52]	@ 0x34
 8006fcc:	e00f      	b.n	8006fee <HAL_SD_ConfigWideBusOperation+0x56>
      errorstate = SD_WideBus_Enable(hsd);
 8006fce:	f7ff fb21 	bl	8006614 <SD_WideBus_Enable>
      hsd->ErrorCode |= errorstate;
 8006fd2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006fd4:	4303      	orrs	r3, r0
 8006fd6:	6363      	str	r3, [r4, #52]	@ 0x34
 8006fd8:	e009      	b.n	8006fee <HAL_SD_ConfigWideBusOperation+0x56>
      errorstate = SD_WideBus_Disable(hsd);
 8006fda:	f7ff fb42 	bl	8006662 <SD_WideBus_Disable>
      hsd->ErrorCode |= errorstate;
 8006fde:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006fe0:	4303      	orrs	r3, r0
 8006fe2:	6363      	str	r3, [r4, #52]	@ 0x34
 8006fe4:	e003      	b.n	8006fee <HAL_SD_ConfigWideBusOperation+0x56>
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006fe6:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8006fe8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006fec:	6343      	str	r3, [r0, #52]	@ 0x34
  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8006fee:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006ff0:	b1b3      	cbz	r3, 8007020 <HAL_SD_ConfigWideBusOperation+0x88>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006ff2:	6823      	ldr	r3, [r4, #0]
 8006ff4:	4a3a      	ldr	r2, [pc, #232]	@ (80070e0 <HAL_SD_ConfigWideBusOperation+0x148>)
 8006ff6:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 8006ff8:	2501      	movs	r5, #1
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8006ffa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006ffe:	6820      	ldr	r0, [r4, #0]
 8007000:	f000 ff30 	bl	8007e64 <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 8007004:	b130      	cbz	r0, 8007014 <HAL_SD_ConfigWideBusOperation+0x7c>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007006:	6823      	ldr	r3, [r4, #0]
 8007008:	4935      	ldr	r1, [pc, #212]	@ (80070e0 <HAL_SD_ConfigWideBusOperation+0x148>)
 800700a:	6399      	str	r1, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800700c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800700e:	4303      	orrs	r3, r0
 8007010:	6363      	str	r3, [r4, #52]	@ 0x34
    status = HAL_ERROR;
 8007012:	2501      	movs	r5, #1
  hsd->State = HAL_SD_STATE_READY;
 8007014:	2301      	movs	r3, #1
 8007016:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
}
 800701a:	4628      	mov	r0, r5
 800701c:	b009      	add	sp, #36	@ 0x24
 800701e:	bd30      	pop	{r4, r5, pc}
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8007020:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8007024:	2100      	movs	r1, #0
 8007026:	f7fe fb93 	bl	8005750 <HAL_RCCEx_GetPeriphCLKFreq>
    if (sdmmc_clk != 0U)
 800702a:	4602      	mov	r2, r0
 800702c:	2800      	cmp	r0, #0
 800702e:	d050      	beq.n	80070d2 <HAL_SD_ConfigWideBusOperation+0x13a>
      Init.ClockEdge           = hsd->Init.ClockEdge;
 8007030:	6863      	ldr	r3, [r4, #4]
 8007032:	9303      	str	r3, [sp, #12]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8007034:	68a3      	ldr	r3, [r4, #8]
 8007036:	9304      	str	r3, [sp, #16]
      Init.BusWide             = WideMode;
 8007038:	9505      	str	r5, [sp, #20]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800703a:	6923      	ldr	r3, [r4, #16]
 800703c:	9306      	str	r3, [sp, #24]
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800703e:	6961      	ldr	r1, [r4, #20]
 8007040:	4b28      	ldr	r3, [pc, #160]	@ (80070e4 <HAL_SD_ConfigWideBusOperation+0x14c>)
 8007042:	fba3 0302 	umull	r0, r3, r3, r2
 8007046:	0e18      	lsrs	r0, r3, #24
 8007048:	ebb1 6f13 	cmp.w	r1, r3, lsr #24
 800704c:	d30c      	bcc.n	8007068 <HAL_SD_ConfigWideBusOperation+0xd0>
        Init.ClockDiv = hsd->Init.ClockDiv;
 800704e:	9107      	str	r1, [sp, #28]
      (void)SDMMC_Init(hsd->Instance, Init);
 8007050:	ab08      	add	r3, sp, #32
 8007052:	e913 0003 	ldmdb	r3, {r0, r1}
 8007056:	e88d 0003 	stmia.w	sp, {r0, r1}
 800705a:	ab03      	add	r3, sp, #12
 800705c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800705e:	6820      	ldr	r0, [r4, #0]
 8007060:	f000 fde2 	bl	8007c28 <SDMMC_Init>
  HAL_StatusTypeDef status = HAL_OK;
 8007064:	2500      	movs	r5, #0
 8007066:	e7c8      	b.n	8006ffa <HAL_SD_ConfigWideBusOperation+0x62>
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 8007068:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800706a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800706e:	d008      	beq.n	8007082 <HAL_SD_ConfigWideBusOperation+0xea>
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 8007070:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007074:	d007      	beq.n	8007086 <HAL_SD_ConfigWideBusOperation+0xee>
        if (hsd->Init.ClockDiv == 0U)
 8007076:	bb11      	cbnz	r1, 80070be <HAL_SD_ConfigWideBusOperation+0x126>
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 8007078:	4b1b      	ldr	r3, [pc, #108]	@ (80070e8 <HAL_SD_ConfigWideBusOperation+0x150>)
 800707a:	429a      	cmp	r2, r3
 800707c:	d91d      	bls.n	80070ba <HAL_SD_ConfigWideBusOperation+0x122>
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800707e:	9007      	str	r0, [sp, #28]
 8007080:	e7e6      	b.n	8007050 <HAL_SD_ConfigWideBusOperation+0xb8>
        Init.ClockDiv = hsd->Init.ClockDiv;
 8007082:	9107      	str	r1, [sp, #28]
 8007084:	e7e4      	b.n	8007050 <HAL_SD_ConfigWideBusOperation+0xb8>
        if (hsd->Init.ClockDiv == 0U)
 8007086:	b951      	cbnz	r1, 800709e <HAL_SD_ConfigWideBusOperation+0x106>
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 8007088:	4b18      	ldr	r3, [pc, #96]	@ (80070ec <HAL_SD_ConfigWideBusOperation+0x154>)
 800708a:	429a      	cmp	r2, r3
 800708c:	d905      	bls.n	800709a <HAL_SD_ConfigWideBusOperation+0x102>
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800708e:	4b15      	ldr	r3, [pc, #84]	@ (80070e4 <HAL_SD_ConfigWideBusOperation+0x14c>)
 8007090:	fba3 2302 	umull	r2, r3, r3, r2
 8007094:	0e5b      	lsrs	r3, r3, #25
 8007096:	9307      	str	r3, [sp, #28]
 8007098:	e7da      	b.n	8007050 <HAL_SD_ConfigWideBusOperation+0xb8>
            Init.ClockDiv = hsd->Init.ClockDiv;
 800709a:	9107      	str	r1, [sp, #28]
 800709c:	e7d8      	b.n	8007050 <HAL_SD_ConfigWideBusOperation+0xb8>
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800709e:	004b      	lsls	r3, r1, #1
 80070a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80070a4:	4811      	ldr	r0, [pc, #68]	@ (80070ec <HAL_SD_ConfigWideBusOperation+0x154>)
 80070a6:	4283      	cmp	r3, r0
 80070a8:	d905      	bls.n	80070b6 <HAL_SD_ConfigWideBusOperation+0x11e>
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 80070aa:	4b0e      	ldr	r3, [pc, #56]	@ (80070e4 <HAL_SD_ConfigWideBusOperation+0x14c>)
 80070ac:	fba3 2302 	umull	r2, r3, r3, r2
 80070b0:	0e5b      	lsrs	r3, r3, #25
 80070b2:	9307      	str	r3, [sp, #28]
 80070b4:	e7cc      	b.n	8007050 <HAL_SD_ConfigWideBusOperation+0xb8>
            Init.ClockDiv = hsd->Init.ClockDiv;
 80070b6:	9107      	str	r1, [sp, #28]
 80070b8:	e7ca      	b.n	8007050 <HAL_SD_ConfigWideBusOperation+0xb8>
            Init.ClockDiv = hsd->Init.ClockDiv;
 80070ba:	9107      	str	r1, [sp, #28]
 80070bc:	e7c8      	b.n	8007050 <HAL_SD_ConfigWideBusOperation+0xb8>
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 80070be:	004b      	lsls	r3, r1, #1
 80070c0:	fbb2 f2f3 	udiv	r2, r2, r3
 80070c4:	4b08      	ldr	r3, [pc, #32]	@ (80070e8 <HAL_SD_ConfigWideBusOperation+0x150>)
 80070c6:	429a      	cmp	r2, r3
 80070c8:	d901      	bls.n	80070ce <HAL_SD_ConfigWideBusOperation+0x136>
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 80070ca:	9007      	str	r0, [sp, #28]
 80070cc:	e7c0      	b.n	8007050 <HAL_SD_ConfigWideBusOperation+0xb8>
            Init.ClockDiv = hsd->Init.ClockDiv;
 80070ce:	9107      	str	r1, [sp, #28]
 80070d0:	e7be      	b.n	8007050 <HAL_SD_ConfigWideBusOperation+0xb8>
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 80070d2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80070d4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80070d8:	6363      	str	r3, [r4, #52]	@ 0x34
      status = HAL_ERROR;
 80070da:	2501      	movs	r5, #1
 80070dc:	e78d      	b.n	8006ffa <HAL_SD_ConfigWideBusOperation+0x62>
 80070de:	bf00      	nop
 80070e0:	1fe00fff 	.word	0x1fe00fff
 80070e4:	55e63b89 	.word	0x55e63b89
 80070e8:	017d7840 	.word	0x017d7840
 80070ec:	02faf080 	.word	0x02faf080

080070f0 <HAL_SD_GetCardState>:
{
 80070f0:	b510      	push	{r4, lr}
 80070f2:	b082      	sub	sp, #8
 80070f4:	4604      	mov	r4, r0
  uint32_t resp1 = 0;
 80070f6:	2300      	movs	r3, #0
 80070f8:	9301      	str	r3, [sp, #4]
  errorstate = SD_SendStatus(hsd, &resp1);
 80070fa:	a901      	add	r1, sp, #4
 80070fc:	f7ff fad8 	bl	80066b0 <SD_SendStatus>
  if (errorstate != HAL_SD_ERROR_NONE)
 8007100:	b110      	cbz	r0, 8007108 <HAL_SD_GetCardState+0x18>
    hsd->ErrorCode |= errorstate;
 8007102:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007104:	4303      	orrs	r3, r0
 8007106:	6363      	str	r3, [r4, #52]	@ 0x34
}
 8007108:	9801      	ldr	r0, [sp, #4]
 800710a:	f3c0 2043 	ubfx	r0, r0, #9, #4
 800710e:	b002      	add	sp, #8
 8007110:	bd10      	pop	{r4, pc}

08007112 <HAL_SD_Init>:
{
 8007112:	b570      	push	{r4, r5, r6, lr}
 8007114:	b086      	sub	sp, #24
  if (hsd == NULL)
 8007116:	2800      	cmp	r0, #0
 8007118:	d054      	beq.n	80071c4 <HAL_SD_Init+0xb2>
 800711a:	4604      	mov	r4, r0
  if (hsd->State == HAL_SD_STATE_RESET)
 800711c:	f890 3030 	ldrb.w	r3, [r0, #48]	@ 0x30
 8007120:	b153      	cbz	r3, 8007138 <HAL_SD_Init+0x26>
  hsd->State = HAL_SD_STATE_PROGRAMMING;
 8007122:	2304      	movs	r3, #4
 8007124:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8007128:	4620      	mov	r0, r4
 800712a:	f7ff fe51 	bl	8006dd0 <HAL_SD_InitCard>
 800712e:	b138      	cbz	r0, 8007140 <HAL_SD_Init+0x2e>
    return HAL_ERROR;
 8007130:	2501      	movs	r5, #1
}
 8007132:	4628      	mov	r0, r5
 8007134:	b006      	add	sp, #24
 8007136:	bd70      	pop	{r4, r5, r6, pc}
    hsd->Lock = HAL_UNLOCKED;
 8007138:	7603      	strb	r3, [r0, #24]
    HAL_SD_MspInit(hsd);
 800713a:	f7fa fced 	bl	8001b18 <HAL_SD_MspInit>
 800713e:	e7f0      	b.n	8007122 <HAL_SD_Init+0x10>
  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 8007140:	a901      	add	r1, sp, #4
 8007142:	4620      	mov	r0, r4
 8007144:	f7ff feae 	bl	8006ea4 <HAL_SD_GetCardStatus>
 8007148:	2800      	cmp	r0, #0
 800714a:	d13d      	bne.n	80071c8 <HAL_SD_Init+0xb6>
  speedgrade = CardStatus.UhsSpeedGrade;
 800714c:	f89d 3014 	ldrb.w	r3, [sp, #20]
 8007150:	b2db      	uxtb	r3, r3
  unitsize = CardStatus.UhsAllocationUnitSize;
 8007152:	f89d 2015 	ldrb.w	r2, [sp, #21]
 8007156:	b2d2      	uxtb	r2, r2
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 8007158:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800715a:	2901      	cmp	r1, #1
 800715c:	d00b      	beq.n	8007176 <HAL_SD_Init+0x64>
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800715e:	2901      	cmp	r1, #1
 8007160:	d00f      	beq.n	8007182 <HAL_SD_Init+0x70>
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 8007162:	2300      	movs	r3, #0
 8007164:	65a3      	str	r3, [r4, #88]	@ 0x58
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 8007166:	68e1      	ldr	r1, [r4, #12]
 8007168:	4620      	mov	r0, r4
 800716a:	f7ff ff15 	bl	8006f98 <HAL_SD_ConfigWideBusOperation>
 800716e:	4605      	mov	r5, r0
 8007170:	b158      	cbz	r0, 800718a <HAL_SD_Init+0x78>
    return HAL_ERROR;
 8007172:	2501      	movs	r5, #1
 8007174:	e7dd      	b.n	8007132 <HAL_SD_Init+0x20>
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 8007176:	4313      	orrs	r3, r2
 8007178:	d0f1      	beq.n	800715e <HAL_SD_Init+0x4c>
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800717a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800717e:	65a3      	str	r3, [r4, #88]	@ 0x58
 8007180:	e7f1      	b.n	8007166 <HAL_SD_Init+0x54>
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 8007182:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007186:	65a3      	str	r3, [r4, #88]	@ 0x58
 8007188:	e7ed      	b.n	8007166 <HAL_SD_Init+0x54>
  tickstart = HAL_GetTick();
 800718a:	f7fa ffcf 	bl	800212c <HAL_GetTick>
 800718e:	4606      	mov	r6, r0
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8007190:	4620      	mov	r0, r4
 8007192:	f7ff ffad 	bl	80070f0 <HAL_SD_GetCardState>
 8007196:	2804      	cmp	r0, #4
 8007198:	d00d      	beq.n	80071b6 <HAL_SD_Init+0xa4>
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800719a:	f7fa ffc7 	bl	800212c <HAL_GetTick>
 800719e:	1b80      	subs	r0, r0, r6
 80071a0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80071a4:	d1f4      	bne.n	8007190 <HAL_SD_Init+0x7e>
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 80071a6:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80071aa:	6363      	str	r3, [r4, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 80071ac:	2301      	movs	r3, #1
 80071ae:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
      return HAL_TIMEOUT;
 80071b2:	2503      	movs	r5, #3
 80071b4:	e7bd      	b.n	8007132 <HAL_SD_Init+0x20>
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80071b6:	2300      	movs	r3, #0
 80071b8:	6363      	str	r3, [r4, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80071ba:	62e3      	str	r3, [r4, #44]	@ 0x2c
  hsd->State = HAL_SD_STATE_READY;
 80071bc:	2301      	movs	r3, #1
 80071be:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
  return HAL_OK;
 80071c2:	e7b6      	b.n	8007132 <HAL_SD_Init+0x20>
    return HAL_ERROR;
 80071c4:	2501      	movs	r5, #1
 80071c6:	e7b4      	b.n	8007132 <HAL_SD_Init+0x20>
    return HAL_ERROR;
 80071c8:	2501      	movs	r5, #1
 80071ca:	e7b2      	b.n	8007132 <HAL_SD_Init+0x20>

080071cc <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 80071cc:	4770      	bx	lr

080071ce <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 80071ce:	4770      	bx	lr

080071d0 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 80071d0:	4770      	bx	lr

080071d2 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 80071d2:	4770      	bx	lr

080071d4 <HAL_SD_IRQHandler>:
{
 80071d4:	b538      	push	{r3, r4, r5, lr}
 80071d6:	4604      	mov	r4, r0
  uint32_t context = hsd->Context;
 80071d8:	6ac5      	ldr	r5, [r0, #44]	@ 0x2c
  if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80071da:	6803      	ldr	r3, [r0, #0]
 80071dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80071de:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 80071e2:	d002      	beq.n	80071ea <HAL_SD_IRQHandler+0x16>
 80071e4:	f015 0f08 	tst.w	r5, #8
 80071e8:	d12a      	bne.n	8007240 <HAL_SD_IRQHandler+0x6c>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 80071ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80071ec:	f412 7f80 	tst.w	r2, #256	@ 0x100
 80071f0:	d067      	beq.n	80072c2 <HAL_SD_IRQHandler+0xee>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 80071f2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80071f6:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 80071f8:	6822      	ldr	r2, [r4, #0]
 80071fa:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80071fc:	4b7e      	ldr	r3, [pc, #504]	@ (80073f8 <HAL_SD_IRQHandler+0x224>)
 80071fe:	400b      	ands	r3, r1
 8007200:	63d3      	str	r3, [r2, #60]	@ 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 8007202:	6822      	ldr	r2, [r4, #0]
 8007204:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 8007206:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800720a:	63d3      	str	r3, [r2, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800720c:	6822      	ldr	r2, [r4, #0]
 800720e:	68d3      	ldr	r3, [r2, #12]
 8007210:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007214:	60d3      	str	r3, [r2, #12]
    if ((context & SD_CONTEXT_IT) != 0U)
 8007216:	f015 0f08 	tst.w	r5, #8
 800721a:	d025      	beq.n	8007268 <HAL_SD_IRQHandler+0x94>
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800721c:	f015 0f22 	tst.w	r5, #34	@ 0x22
 8007220:	d111      	bne.n	8007246 <HAL_SD_IRQHandler+0x72>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8007222:	6823      	ldr	r3, [r4, #0]
 8007224:	4a75      	ldr	r2, [pc, #468]	@ (80073fc <HAL_SD_IRQHandler+0x228>)
 8007226:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007228:	2301      	movs	r3, #1
 800722a:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800722e:	2300      	movs	r3, #0
 8007230:	62e3      	str	r3, [r4, #44]	@ 0x2c
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8007232:	f015 0f03 	tst.w	r5, #3
 8007236:	d013      	beq.n	8007260 <HAL_SD_IRQHandler+0x8c>
        HAL_SD_RxCpltCallback(hsd);
 8007238:	4620      	mov	r0, r4
 800723a:	f001 f919 	bl	8008470 <HAL_SD_RxCpltCallback>
 800723e:	e001      	b.n	8007244 <HAL_SD_IRQHandler+0x70>
    SD_Read_IT(hsd);
 8007240:	f7ff f89b 	bl	800637a <SD_Read_IT>
}
 8007244:	bd38      	pop	{r3, r4, r5, pc}
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007246:	6820      	ldr	r0, [r4, #0]
 8007248:	f000 fe8a 	bl	8007f60 <SDMMC_CmdStopTransfer>
        if (errorstate != HAL_SD_ERROR_NONE)
 800724c:	4603      	mov	r3, r0
 800724e:	2800      	cmp	r0, #0
 8007250:	d0e7      	beq.n	8007222 <HAL_SD_IRQHandler+0x4e>
          hsd->ErrorCode |= errorstate;
 8007252:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8007254:	4313      	orrs	r3, r2
 8007256:	6363      	str	r3, [r4, #52]	@ 0x34
          HAL_SD_ErrorCallback(hsd);
 8007258:	4620      	mov	r0, r4
 800725a:	f7ff fc5d 	bl	8006b18 <HAL_SD_ErrorCallback>
 800725e:	e7e0      	b.n	8007222 <HAL_SD_IRQHandler+0x4e>
        HAL_SD_TxCpltCallback(hsd);
 8007260:	4620      	mov	r0, r4
 8007262:	f001 f900 	bl	8008466 <HAL_SD_TxCpltCallback>
 8007266:	e7ed      	b.n	8007244 <HAL_SD_IRQHandler+0x70>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 8007268:	f015 0f80 	tst.w	r5, #128	@ 0x80
 800726c:	d0ea      	beq.n	8007244 <HAL_SD_IRQHandler+0x70>
      hsd->Instance->DLEN = 0;
 800726e:	6822      	ldr	r2, [r4, #0]
 8007270:	2300      	movs	r3, #0
 8007272:	6293      	str	r3, [r2, #40]	@ 0x28
      hsd->Instance->DCTRL = 0;
 8007274:	6822      	ldr	r2, [r4, #0]
 8007276:	62d3      	str	r3, [r2, #44]	@ 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 8007278:	6822      	ldr	r2, [r4, #0]
 800727a:	6513      	str	r3, [r2, #80]	@ 0x50
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800727c:	f015 0f22 	tst.w	r5, #34	@ 0x22
 8007280:	d10e      	bne.n	80072a0 <HAL_SD_IRQHandler+0xcc>
      hsd->State = HAL_SD_STATE_READY;
 8007282:	2301      	movs	r3, #1
 8007284:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8007288:	2300      	movs	r3, #0
 800728a:	62e3      	str	r3, [r4, #44]	@ 0x2c
      if (((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800728c:	f015 0f30 	tst.w	r5, #48	@ 0x30
 8007290:	d113      	bne.n	80072ba <HAL_SD_IRQHandler+0xe6>
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8007292:	f015 0f03 	tst.w	r5, #3
 8007296:	d0d5      	beq.n	8007244 <HAL_SD_IRQHandler+0x70>
        HAL_SD_RxCpltCallback(hsd);
 8007298:	4620      	mov	r0, r4
 800729a:	f001 f8e9 	bl	8008470 <HAL_SD_RxCpltCallback>
 800729e:	e7d1      	b.n	8007244 <HAL_SD_IRQHandler+0x70>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80072a0:	6820      	ldr	r0, [r4, #0]
 80072a2:	f000 fe5d 	bl	8007f60 <SDMMC_CmdStopTransfer>
        if (errorstate != HAL_SD_ERROR_NONE)
 80072a6:	4603      	mov	r3, r0
 80072a8:	2800      	cmp	r0, #0
 80072aa:	d0ea      	beq.n	8007282 <HAL_SD_IRQHandler+0xae>
          hsd->ErrorCode |= errorstate;
 80072ac:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 80072ae:	4313      	orrs	r3, r2
 80072b0:	6363      	str	r3, [r4, #52]	@ 0x34
          HAL_SD_ErrorCallback(hsd);
 80072b2:	4620      	mov	r0, r4
 80072b4:	f7ff fc30 	bl	8006b18 <HAL_SD_ErrorCallback>
 80072b8:	e7e3      	b.n	8007282 <HAL_SD_IRQHandler+0xae>
        HAL_SD_TxCpltCallback(hsd);
 80072ba:	4620      	mov	r0, r4
 80072bc:	f001 f8d3 	bl	8008466 <HAL_SD_TxCpltCallback>
 80072c0:	e7e7      	b.n	8007292 <HAL_SD_IRQHandler+0xbe>
  else if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80072c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80072c4:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 80072c8:	d002      	beq.n	80072d0 <HAL_SD_IRQHandler+0xfc>
 80072ca:	f015 0f08 	tst.w	r5, #8
 80072ce:	d162      	bne.n	8007396 <HAL_SD_IRQHandler+0x1c2>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR |
 80072d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80072d2:	f012 0f3a 	tst.w	r2, #58	@ 0x3a
 80072d6:	d06b      	beq.n	80073b0 <HAL_SD_IRQHandler+0x1dc>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 80072d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80072da:	f012 0f02 	tst.w	r2, #2
 80072de:	d003      	beq.n	80072e8 <HAL_SD_IRQHandler+0x114>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80072e0:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 80072e2:	f042 0202 	orr.w	r2, r2, #2
 80072e6:	6362      	str	r2, [r4, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 80072e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80072ea:	f012 0f08 	tst.w	r2, #8
 80072ee:	d003      	beq.n	80072f8 <HAL_SD_IRQHandler+0x124>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80072f0:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 80072f2:	f042 0208 	orr.w	r2, r2, #8
 80072f6:	6362      	str	r2, [r4, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 80072f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80072fa:	f012 0f20 	tst.w	r2, #32
 80072fe:	d003      	beq.n	8007308 <HAL_SD_IRQHandler+0x134>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8007300:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8007302:	f042 0220 	orr.w	r2, r2, #32
 8007306:	6362      	str	r2, [r4, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 8007308:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800730a:	f012 0f10 	tst.w	r2, #16
 800730e:	d003      	beq.n	8007318 <HAL_SD_IRQHandler+0x144>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8007310:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8007312:	f042 0210 	orr.w	r2, r2, #16
 8007316:	6362      	str	r2, [r4, #52]	@ 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8007318:	4a38      	ldr	r2, [pc, #224]	@ (80073fc <HAL_SD_IRQHandler+0x228>)
 800731a:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800731c:	6822      	ldr	r2, [r4, #0]
 800731e:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 8007320:	f423 739d 	bic.w	r3, r3, #314	@ 0x13a
 8007324:	63d3      	str	r3, [r2, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 8007326:	6822      	ldr	r2, [r4, #0]
 8007328:	68d3      	ldr	r3, [r2, #12]
 800732a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800732e:	60d3      	str	r3, [r2, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 8007330:	6822      	ldr	r2, [r4, #0]
 8007332:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8007334:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8007338:	62d3      	str	r3, [r2, #44]	@ 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 800733a:	6822      	ldr	r2, [r4, #0]
 800733c:	68d3      	ldr	r3, [r2, #12]
 800733e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007342:	60d3      	str	r3, [r2, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007344:	6820      	ldr	r0, [r4, #0]
 8007346:	f000 fe0b 	bl	8007f60 <SDMMC_CmdStopTransfer>
 800734a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800734c:	4303      	orrs	r3, r0
 800734e:	6363      	str	r3, [r4, #52]	@ 0x34
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 8007350:	6822      	ldr	r2, [r4, #0]
 8007352:	68d3      	ldr	r3, [r2, #12]
 8007354:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007358:	60d3      	str	r3, [r2, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 800735a:	6823      	ldr	r3, [r4, #0]
 800735c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007360:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((context & SD_CONTEXT_IT) != 0U)
 8007362:	f015 0f08 	tst.w	r5, #8
 8007366:	d11a      	bne.n	800739e <HAL_SD_IRQHandler+0x1ca>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 8007368:	f015 0f80 	tst.w	r5, #128	@ 0x80
 800736c:	f43f af6a 	beq.w	8007244 <HAL_SD_IRQHandler+0x70>
      if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8007370:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007372:	2b00      	cmp	r3, #0
 8007374:	f43f af66 	beq.w	8007244 <HAL_SD_IRQHandler+0x70>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 8007378:	6822      	ldr	r2, [r4, #0]
 800737a:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 800737c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007380:	63d3      	str	r3, [r2, #60]	@ 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 8007382:	6823      	ldr	r3, [r4, #0]
 8007384:	2200      	movs	r2, #0
 8007386:	651a      	str	r2, [r3, #80]	@ 0x50
        hsd->State = HAL_SD_STATE_READY;
 8007388:	2301      	movs	r3, #1
 800738a:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
        HAL_SD_ErrorCallback(hsd);
 800738e:	4620      	mov	r0, r4
 8007390:	f7ff fbc2 	bl	8006b18 <HAL_SD_ErrorCallback>
 8007394:	e756      	b.n	8007244 <HAL_SD_IRQHandler+0x70>
    SD_Write_IT(hsd);
 8007396:	4620      	mov	r0, r4
 8007398:	f7ff f80d 	bl	80063b6 <SD_Write_IT>
 800739c:	e752      	b.n	8007244 <HAL_SD_IRQHandler+0x70>
      hsd->State = HAL_SD_STATE_READY;
 800739e:	2301      	movs	r3, #1
 80073a0:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 80073a4:	2300      	movs	r3, #0
 80073a6:	62e3      	str	r3, [r4, #44]	@ 0x2c
      HAL_SD_ErrorCallback(hsd);
 80073a8:	4620      	mov	r0, r4
 80073aa:	f7ff fbb5 	bl	8006b18 <HAL_SD_ErrorCallback>
 80073ae:	e749      	b.n	8007244 <HAL_SD_IRQHandler+0x70>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 80073b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80073b2:	f012 5f80 	tst.w	r2, #268435456	@ 0x10000000
 80073b6:	f43f af45 	beq.w	8007244 <HAL_SD_IRQHandler+0x70>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 80073ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80073be:	639a      	str	r2, [r3, #56]	@ 0x38
    if (READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 80073c0:	6823      	ldr	r3, [r4, #0]
 80073c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073c4:	f013 0f04 	tst.w	r3, #4
 80073c8:	d10a      	bne.n	80073e0 <HAL_SD_IRQHandler+0x20c>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80073ca:	f015 0f20 	tst.w	r5, #32
 80073ce:	d003      	beq.n	80073d8 <HAL_SD_IRQHandler+0x204>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 80073d0:	4620      	mov	r0, r4
 80073d2:	f7ff fefe 	bl	80071d2 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
 80073d6:	e735      	b.n	8007244 <HAL_SD_IRQHandler+0x70>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 80073d8:	4620      	mov	r0, r4
 80073da:	f7ff fef8 	bl	80071ce <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
 80073de:	e731      	b.n	8007244 <HAL_SD_IRQHandler+0x70>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80073e0:	f015 0f20 	tst.w	r5, #32
 80073e4:	d003      	beq.n	80073ee <HAL_SD_IRQHandler+0x21a>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 80073e6:	4620      	mov	r0, r4
 80073e8:	f7ff fef2 	bl	80071d0 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
 80073ec:	e72a      	b.n	8007244 <HAL_SD_IRQHandler+0x70>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 80073ee:	4620      	mov	r0, r4
 80073f0:	f7ff feec 	bl	80071cc <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 80073f4:	e726      	b.n	8007244 <HAL_SD_IRQHandler+0x70>
 80073f6:	bf00      	nop
 80073f8:	ffff3ec5 	.word	0xffff3ec5
 80073fc:	18000f3a 	.word	0x18000f3a

08007400 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007400:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8007404:	b2db      	uxtb	r3, r3
 8007406:	2b01      	cmp	r3, #1
 8007408:	d13a      	bne.n	8007480 <HAL_TIM_Base_Start_IT+0x80>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800740a:	2302      	movs	r3, #2
 800740c:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007410:	6802      	ldr	r2, [r0, #0]
 8007412:	68d3      	ldr	r3, [r2, #12]
 8007414:	f043 0301 	orr.w	r3, r3, #1
 8007418:	60d3      	str	r3, [r2, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800741a:	6803      	ldr	r3, [r0, #0]
 800741c:	4a1a      	ldr	r2, [pc, #104]	@ (8007488 <HAL_TIM_Base_Start_IT+0x88>)
 800741e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007422:	bf18      	it	ne
 8007424:	4293      	cmpne	r3, r2
 8007426:	d01d      	beq.n	8007464 <HAL_TIM_Base_Start_IT+0x64>
 8007428:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 800742c:	4293      	cmp	r3, r2
 800742e:	d019      	beq.n	8007464 <HAL_TIM_Base_Start_IT+0x64>
 8007430:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007434:	4293      	cmp	r3, r2
 8007436:	d015      	beq.n	8007464 <HAL_TIM_Base_Start_IT+0x64>
 8007438:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800743c:	4293      	cmp	r3, r2
 800743e:	d011      	beq.n	8007464 <HAL_TIM_Base_Start_IT+0x64>
 8007440:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8007444:	4293      	cmp	r3, r2
 8007446:	d00d      	beq.n	8007464 <HAL_TIM_Base_Start_IT+0x64>
 8007448:	f5a2 426c 	sub.w	r2, r2, #60416	@ 0xec00
 800744c:	4293      	cmp	r3, r2
 800744e:	d009      	beq.n	8007464 <HAL_TIM_Base_Start_IT+0x64>
 8007450:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 8007454:	4293      	cmp	r3, r2
 8007456:	d005      	beq.n	8007464 <HAL_TIM_Base_Start_IT+0x64>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007458:	681a      	ldr	r2, [r3, #0]
 800745a:	f042 0201 	orr.w	r2, r2, #1
 800745e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007460:	2000      	movs	r0, #0
 8007462:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007464:	6899      	ldr	r1, [r3, #8]
 8007466:	4a09      	ldr	r2, [pc, #36]	@ (800748c <HAL_TIM_Base_Start_IT+0x8c>)
 8007468:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800746a:	2a06      	cmp	r2, #6
 800746c:	bf18      	it	ne
 800746e:	f5b2 3f80 	cmpne.w	r2, #65536	@ 0x10000
 8007472:	d007      	beq.n	8007484 <HAL_TIM_Base_Start_IT+0x84>
      __HAL_TIM_ENABLE(htim);
 8007474:	681a      	ldr	r2, [r3, #0]
 8007476:	f042 0201 	orr.w	r2, r2, #1
 800747a:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800747c:	2000      	movs	r0, #0
 800747e:	4770      	bx	lr
    return HAL_ERROR;
 8007480:	2001      	movs	r0, #1
 8007482:	4770      	bx	lr
  return HAL_OK;
 8007484:	2000      	movs	r0, #0
}
 8007486:	4770      	bx	lr
 8007488:	40010000 	.word	0x40010000
 800748c:	00010007 	.word	0x00010007

08007490 <HAL_TIM_OC_DelayElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007490:	4770      	bx	lr

08007492 <HAL_TIM_IC_CaptureCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007492:	4770      	bx	lr

08007494 <HAL_TIM_PWM_PulseFinishedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007494:	4770      	bx	lr

08007496 <HAL_TIM_TriggerCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007496:	4770      	bx	lr

08007498 <HAL_TIM_IRQHandler>:
{
 8007498:	b570      	push	{r4, r5, r6, lr}
 800749a:	4604      	mov	r4, r0
  uint32_t itsource = htim->Instance->DIER;
 800749c:	6803      	ldr	r3, [r0, #0]
 800749e:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 80074a0:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80074a2:	f015 0f02 	tst.w	r5, #2
 80074a6:	d010      	beq.n	80074ca <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80074a8:	f016 0f02 	tst.w	r6, #2
 80074ac:	d00d      	beq.n	80074ca <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80074ae:	f06f 0202 	mvn.w	r2, #2
 80074b2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80074b4:	2301      	movs	r3, #1
 80074b6:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80074b8:	6803      	ldr	r3, [r0, #0]
 80074ba:	699b      	ldr	r3, [r3, #24]
 80074bc:	f013 0f03 	tst.w	r3, #3
 80074c0:	d064      	beq.n	800758c <HAL_TIM_IRQHandler+0xf4>
          HAL_TIM_IC_CaptureCallback(htim);
 80074c2:	f7ff ffe6 	bl	8007492 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074c6:	2300      	movs	r3, #0
 80074c8:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80074ca:	f015 0f04 	tst.w	r5, #4
 80074ce:	d012      	beq.n	80074f6 <HAL_TIM_IRQHandler+0x5e>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80074d0:	f016 0f04 	tst.w	r6, #4
 80074d4:	d00f      	beq.n	80074f6 <HAL_TIM_IRQHandler+0x5e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80074d6:	6823      	ldr	r3, [r4, #0]
 80074d8:	f06f 0204 	mvn.w	r2, #4
 80074dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80074de:	2302      	movs	r3, #2
 80074e0:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80074e2:	6823      	ldr	r3, [r4, #0]
 80074e4:	699b      	ldr	r3, [r3, #24]
 80074e6:	f413 7f40 	tst.w	r3, #768	@ 0x300
 80074ea:	d055      	beq.n	8007598 <HAL_TIM_IRQHandler+0x100>
        HAL_TIM_IC_CaptureCallback(htim);
 80074ec:	4620      	mov	r0, r4
 80074ee:	f7ff ffd0 	bl	8007492 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074f2:	2300      	movs	r3, #0
 80074f4:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80074f6:	f015 0f08 	tst.w	r5, #8
 80074fa:	d012      	beq.n	8007522 <HAL_TIM_IRQHandler+0x8a>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80074fc:	f016 0f08 	tst.w	r6, #8
 8007500:	d00f      	beq.n	8007522 <HAL_TIM_IRQHandler+0x8a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007502:	6823      	ldr	r3, [r4, #0]
 8007504:	f06f 0208 	mvn.w	r2, #8
 8007508:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800750a:	2304      	movs	r3, #4
 800750c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800750e:	6823      	ldr	r3, [r4, #0]
 8007510:	69db      	ldr	r3, [r3, #28]
 8007512:	f013 0f03 	tst.w	r3, #3
 8007516:	d046      	beq.n	80075a6 <HAL_TIM_IRQHandler+0x10e>
        HAL_TIM_IC_CaptureCallback(htim);
 8007518:	4620      	mov	r0, r4
 800751a:	f7ff ffba 	bl	8007492 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800751e:	2300      	movs	r3, #0
 8007520:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007522:	f015 0f10 	tst.w	r5, #16
 8007526:	d012      	beq.n	800754e <HAL_TIM_IRQHandler+0xb6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007528:	f016 0f10 	tst.w	r6, #16
 800752c:	d00f      	beq.n	800754e <HAL_TIM_IRQHandler+0xb6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800752e:	6823      	ldr	r3, [r4, #0]
 8007530:	f06f 0210 	mvn.w	r2, #16
 8007534:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007536:	2308      	movs	r3, #8
 8007538:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800753a:	6823      	ldr	r3, [r4, #0]
 800753c:	69db      	ldr	r3, [r3, #28]
 800753e:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8007542:	d037      	beq.n	80075b4 <HAL_TIM_IRQHandler+0x11c>
        HAL_TIM_IC_CaptureCallback(htim);
 8007544:	4620      	mov	r0, r4
 8007546:	f7ff ffa4 	bl	8007492 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800754a:	2300      	movs	r3, #0
 800754c:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800754e:	f015 0f01 	tst.w	r5, #1
 8007552:	d002      	beq.n	800755a <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007554:	f016 0f01 	tst.w	r6, #1
 8007558:	d133      	bne.n	80075c2 <HAL_TIM_IRQHandler+0x12a>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800755a:	f415 5f02 	tst.w	r5, #8320	@ 0x2080
 800755e:	d002      	beq.n	8007566 <HAL_TIM_IRQHandler+0xce>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007560:	f016 0f80 	tst.w	r6, #128	@ 0x80
 8007564:	d135      	bne.n	80075d2 <HAL_TIM_IRQHandler+0x13a>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007566:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800756a:	d002      	beq.n	8007572 <HAL_TIM_IRQHandler+0xda>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800756c:	f016 0f80 	tst.w	r6, #128	@ 0x80
 8007570:	d137      	bne.n	80075e2 <HAL_TIM_IRQHandler+0x14a>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007572:	f015 0f40 	tst.w	r5, #64	@ 0x40
 8007576:	d002      	beq.n	800757e <HAL_TIM_IRQHandler+0xe6>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007578:	f016 0f40 	tst.w	r6, #64	@ 0x40
 800757c:	d139      	bne.n	80075f2 <HAL_TIM_IRQHandler+0x15a>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800757e:	f015 0f20 	tst.w	r5, #32
 8007582:	d002      	beq.n	800758a <HAL_TIM_IRQHandler+0xf2>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007584:	f016 0f20 	tst.w	r6, #32
 8007588:	d13b      	bne.n	8007602 <HAL_TIM_IRQHandler+0x16a>
}
 800758a:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800758c:	f7ff ff80 	bl	8007490 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007590:	4620      	mov	r0, r4
 8007592:	f7ff ff7f 	bl	8007494 <HAL_TIM_PWM_PulseFinishedCallback>
 8007596:	e796      	b.n	80074c6 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007598:	4620      	mov	r0, r4
 800759a:	f7ff ff79 	bl	8007490 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800759e:	4620      	mov	r0, r4
 80075a0:	f7ff ff78 	bl	8007494 <HAL_TIM_PWM_PulseFinishedCallback>
 80075a4:	e7a5      	b.n	80074f2 <HAL_TIM_IRQHandler+0x5a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80075a6:	4620      	mov	r0, r4
 80075a8:	f7ff ff72 	bl	8007490 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075ac:	4620      	mov	r0, r4
 80075ae:	f7ff ff71 	bl	8007494 <HAL_TIM_PWM_PulseFinishedCallback>
 80075b2:	e7b4      	b.n	800751e <HAL_TIM_IRQHandler+0x86>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80075b4:	4620      	mov	r0, r4
 80075b6:	f7ff ff6b 	bl	8007490 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075ba:	4620      	mov	r0, r4
 80075bc:	f7ff ff6a 	bl	8007494 <HAL_TIM_PWM_PulseFinishedCallback>
 80075c0:	e7c3      	b.n	800754a <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80075c2:	6823      	ldr	r3, [r4, #0]
 80075c4:	f06f 0201 	mvn.w	r2, #1
 80075c8:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80075ca:	4620      	mov	r0, r4
 80075cc:	f7f9 faa8 	bl	8000b20 <HAL_TIM_PeriodElapsedCallback>
 80075d0:	e7c3      	b.n	800755a <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80075d2:	6823      	ldr	r3, [r4, #0]
 80075d4:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80075d8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80075da:	4620      	mov	r0, r4
 80075dc:	f000 f8cd 	bl	800777a <HAL_TIMEx_BreakCallback>
 80075e0:	e7c1      	b.n	8007566 <HAL_TIM_IRQHandler+0xce>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80075e2:	6823      	ldr	r3, [r4, #0]
 80075e4:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80075e8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80075ea:	4620      	mov	r0, r4
 80075ec:	f000 f8c6 	bl	800777c <HAL_TIMEx_Break2Callback>
 80075f0:	e7bf      	b.n	8007572 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80075f2:	6823      	ldr	r3, [r4, #0]
 80075f4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80075f8:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80075fa:	4620      	mov	r0, r4
 80075fc:	f7ff ff4b 	bl	8007496 <HAL_TIM_TriggerCallback>
 8007600:	e7bd      	b.n	800757e <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007602:	6823      	ldr	r3, [r4, #0]
 8007604:	f06f 0220 	mvn.w	r2, #32
 8007608:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 800760a:	4620      	mov	r0, r4
 800760c:	f000 f8b4 	bl	8007778 <HAL_TIMEx_CommutCallback>
}
 8007610:	e7bb      	b.n	800758a <HAL_TIM_IRQHandler+0xf2>
	...

08007614 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007614:	b470      	push	{r4, r5, r6}
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007616:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007618:	4a39      	ldr	r2, [pc, #228]	@ (8007700 <TIM_Base_SetConfig+0xec>)
 800761a:	4290      	cmp	r0, r2
 800761c:	bf14      	ite	ne
 800761e:	2200      	movne	r2, #0
 8007620:	2201      	moveq	r2, #1
 8007622:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8007626:	bf14      	ite	ne
 8007628:	4614      	movne	r4, r2
 800762a:	f042 0401 	orreq.w	r4, r2, #1
 800762e:	b9ac      	cbnz	r4, 800765c <TIM_Base_SetConfig+0x48>
 8007630:	4d34      	ldr	r5, [pc, #208]	@ (8007704 <TIM_Base_SetConfig+0xf0>)
 8007632:	42a8      	cmp	r0, r5
 8007634:	bf14      	ite	ne
 8007636:	2500      	movne	r5, #0
 8007638:	2501      	moveq	r5, #1
 800763a:	4e33      	ldr	r6, [pc, #204]	@ (8007708 <TIM_Base_SetConfig+0xf4>)
 800763c:	42b0      	cmp	r0, r6
 800763e:	d00d      	beq.n	800765c <TIM_Base_SetConfig+0x48>
 8007640:	b965      	cbnz	r5, 800765c <TIM_Base_SetConfig+0x48>
 8007642:	f105 4580 	add.w	r5, r5, #1073741824	@ 0x40000000
 8007646:	f505 3582 	add.w	r5, r5, #66560	@ 0x10400
 800764a:	42a8      	cmp	r0, r5
 800764c:	bf14      	ite	ne
 800764e:	2500      	movne	r5, #0
 8007650:	2501      	moveq	r5, #1
 8007652:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 8007656:	42b0      	cmp	r0, r6
 8007658:	d000      	beq.n	800765c <TIM_Base_SetConfig+0x48>
 800765a:	b11d      	cbz	r5, 8007664 <TIM_Base_SetConfig+0x50>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800765c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8007660:	684d      	ldr	r5, [r1, #4]
 8007662:	432b      	orrs	r3, r5
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007664:	bb14      	cbnz	r4, 80076ac <TIM_Base_SetConfig+0x98>
 8007666:	4c27      	ldr	r4, [pc, #156]	@ (8007704 <TIM_Base_SetConfig+0xf0>)
 8007668:	42a0      	cmp	r0, r4
 800766a:	bf14      	ite	ne
 800766c:	2400      	movne	r4, #0
 800766e:	2401      	moveq	r4, #1
 8007670:	4d25      	ldr	r5, [pc, #148]	@ (8007708 <TIM_Base_SetConfig+0xf4>)
 8007672:	42a8      	cmp	r0, r5
 8007674:	d01a      	beq.n	80076ac <TIM_Base_SetConfig+0x98>
 8007676:	b9cc      	cbnz	r4, 80076ac <TIM_Base_SetConfig+0x98>
 8007678:	f104 4480 	add.w	r4, r4, #1073741824	@ 0x40000000
 800767c:	f504 3482 	add.w	r4, r4, #66560	@ 0x10400
 8007680:	42a0      	cmp	r0, r4
 8007682:	bf14      	ite	ne
 8007684:	2400      	movne	r4, #0
 8007686:	2401      	moveq	r4, #1
 8007688:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 800768c:	42a8      	cmp	r0, r5
 800768e:	d00d      	beq.n	80076ac <TIM_Base_SetConfig+0x98>
 8007690:	b964      	cbnz	r4, 80076ac <TIM_Base_SetConfig+0x98>
 8007692:	4c1e      	ldr	r4, [pc, #120]	@ (800770c <TIM_Base_SetConfig+0xf8>)
 8007694:	42a0      	cmp	r0, r4
 8007696:	bf14      	ite	ne
 8007698:	2400      	movne	r4, #0
 800769a:	2401      	moveq	r4, #1
 800769c:	f505 359a 	add.w	r5, r5, #78848	@ 0x13400
 80076a0:	42a8      	cmp	r0, r5
 80076a2:	d003      	beq.n	80076ac <TIM_Base_SetConfig+0x98>
 80076a4:	b914      	cbnz	r4, 80076ac <TIM_Base_SetConfig+0x98>
 80076a6:	4c1a      	ldr	r4, [pc, #104]	@ (8007710 <TIM_Base_SetConfig+0xfc>)
 80076a8:	42a0      	cmp	r0, r4
 80076aa:	d103      	bne.n	80076b4 <TIM_Base_SetConfig+0xa0>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80076ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80076b0:	68cc      	ldr	r4, [r1, #12]
 80076b2:	4323      	orrs	r3, r4
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80076b4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80076b8:	694c      	ldr	r4, [r1, #20]
 80076ba:	4323      	orrs	r3, r4

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80076bc:	688c      	ldr	r4, [r1, #8]
 80076be:	62c4      	str	r4, [r0, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80076c0:	680c      	ldr	r4, [r1, #0]
 80076c2:	6284      	str	r4, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80076c4:	4c13      	ldr	r4, [pc, #76]	@ (8007714 <TIM_Base_SetConfig+0x100>)
 80076c6:	42a0      	cmp	r0, r4
 80076c8:	bf08      	it	eq
 80076ca:	f042 0201 	orreq.w	r2, r2, #1
 80076ce:	b962      	cbnz	r2, 80076ea <TIM_Base_SetConfig+0xd6>
 80076d0:	4a0e      	ldr	r2, [pc, #56]	@ (800770c <TIM_Base_SetConfig+0xf8>)
 80076d2:	4290      	cmp	r0, r2
 80076d4:	bf14      	ite	ne
 80076d6:	2200      	movne	r2, #0
 80076d8:	2201      	moveq	r2, #1
 80076da:	f504 5470 	add.w	r4, r4, #15360	@ 0x3c00
 80076de:	42a0      	cmp	r0, r4
 80076e0:	d003      	beq.n	80076ea <TIM_Base_SetConfig+0xd6>
 80076e2:	b912      	cbnz	r2, 80076ea <TIM_Base_SetConfig+0xd6>
 80076e4:	4a0a      	ldr	r2, [pc, #40]	@ (8007710 <TIM_Base_SetConfig+0xfc>)
 80076e6:	4290      	cmp	r0, r2
 80076e8:	d101      	bne.n	80076ee <TIM_Base_SetConfig+0xda>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80076ea:	690a      	ldr	r2, [r1, #16]
 80076ec:	6302      	str	r2, [r0, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80076ee:	6802      	ldr	r2, [r0, #0]
 80076f0:	f042 0204 	orr.w	r2, r2, #4
 80076f4:	6002      	str	r2, [r0, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80076f6:	2201      	movs	r2, #1
 80076f8:	6142      	str	r2, [r0, #20]

  TIMx->CR1 = tmpcr1;
 80076fa:	6003      	str	r3, [r0, #0]
}
 80076fc:	bc70      	pop	{r4, r5, r6}
 80076fe:	4770      	bx	lr
 8007700:	40010000 	.word	0x40010000
 8007704:	40000800 	.word	0x40000800
 8007708:	40000400 	.word	0x40000400
 800770c:	40014400 	.word	0x40014400
 8007710:	40014800 	.word	0x40014800
 8007714:	40010400 	.word	0x40010400

08007718 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8007718:	b360      	cbz	r0, 8007774 <HAL_TIM_Base_Init+0x5c>
{
 800771a:	b510      	push	{r4, lr}
 800771c:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800771e:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8007722:	b313      	cbz	r3, 800776a <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8007724:	2302      	movs	r3, #2
 8007726:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800772a:	4621      	mov	r1, r4
 800772c:	f851 0b04 	ldr.w	r0, [r1], #4
 8007730:	f7ff ff70 	bl	8007614 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007734:	2301      	movs	r3, #1
 8007736:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800773a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800773e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8007742:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8007746:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800774a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800774e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007752:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8007756:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800775a:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 800775e:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8007762:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8007766:	2000      	movs	r0, #0
}
 8007768:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800776a:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 800776e:	f7fa fa65 	bl	8001c3c <HAL_TIM_Base_MspInit>
 8007772:	e7d7      	b.n	8007724 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8007774:	2001      	movs	r0, #1
}
 8007776:	4770      	bx	lr

08007778 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007778:	4770      	bx	lr

0800777a <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800777a:	4770      	bx	lr

0800777c <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800777c:	4770      	bx	lr
	...

08007780 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007780:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007782:	e852 3f00 	ldrex	r3, [r2]
 8007786:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800778a:	e842 3100 	strex	r1, r3, [r2]
 800778e:	2900      	cmp	r1, #0
 8007790:	d1f6      	bne.n	8007780 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007792:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007794:	f102 0308 	add.w	r3, r2, #8
 8007798:	e853 1f00 	ldrex	r1, [r3]
 800779c:	4b0d      	ldr	r3, [pc, #52]	@ (80077d4 <UART_EndRxTransfer+0x54>)
 800779e:	400b      	ands	r3, r1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077a0:	3208      	adds	r2, #8
 80077a2:	e842 3100 	strex	r1, r3, [r2]
 80077a6:	2900      	cmp	r1, #0
 80077a8:	d1f3      	bne.n	8007792 <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80077aa:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 80077ac:	2b01      	cmp	r3, #1
 80077ae:	d006      	beq.n	80077be <UART_EndRxTransfer+0x3e>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80077b0:	2320      	movs	r3, #32
 80077b2:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077b6:	2300      	movs	r3, #0
 80077b8:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80077ba:	6743      	str	r3, [r0, #116]	@ 0x74
}
 80077bc:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077be:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077c0:	e852 3f00 	ldrex	r3, [r2]
 80077c4:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077c8:	e842 3100 	strex	r1, r3, [r2]
 80077cc:	2900      	cmp	r1, #0
 80077ce:	d1f6      	bne.n	80077be <UART_EndRxTransfer+0x3e>
 80077d0:	e7ee      	b.n	80077b0 <UART_EndRxTransfer+0x30>
 80077d2:	bf00      	nop
 80077d4:	effffffe 	.word	0xeffffffe

080077d8 <HAL_UART_TxCpltCallback>:
}
 80077d8:	4770      	bx	lr

080077da <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80077da:	b508      	push	{r3, lr}
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80077dc:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077de:	e852 3f00 	ldrex	r3, [r2]
 80077e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077e6:	e842 3100 	strex	r1, r3, [r2]
 80077ea:	2900      	cmp	r1, #0
 80077ec:	d1f6      	bne.n	80077dc <UART_EndTransmit_IT+0x2>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80077ee:	2320      	movs	r3, #32
 80077f0:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80077f4:	2300      	movs	r3, #0
 80077f6:	6783      	str	r3, [r0, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80077f8:	f7ff ffee 	bl	80077d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80077fc:	bd08      	pop	{r3, pc}

080077fe <HAL_UART_ErrorCallback>:
}
 80077fe:	4770      	bx	lr

08007800 <UART_DMAAbortOnError>:
{
 8007800:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007802:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  huart->RxXferCount = 0U;
 8007804:	2300      	movs	r3, #0
 8007806:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
  HAL_UART_ErrorCallback(huart);
 800780a:	f7ff fff8 	bl	80077fe <HAL_UART_ErrorCallback>
}
 800780e:	bd08      	pop	{r3, pc}

08007810 <HAL_UARTEx_RxEventCallback>:
}
 8007810:	4770      	bx	lr
	...

08007814 <HAL_UART_IRQHandler>:
{
 8007814:	b570      	push	{r4, r5, r6, lr}
 8007816:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007818:	6802      	ldr	r2, [r0, #0]
 800781a:	69d3      	ldr	r3, [r2, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800781c:	6810      	ldr	r0, [r2, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800781e:	6891      	ldr	r1, [r2, #8]
  if (errorflags == 0U)
 8007820:	f640 0c0f 	movw	ip, #2063	@ 0x80f
 8007824:	ea13 0f0c 	tst.w	r3, ip
 8007828:	d10d      	bne.n	8007846 <HAL_UART_IRQHandler+0x32>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800782a:	f013 0f20 	tst.w	r3, #32
 800782e:	d010      	beq.n	8007852 <HAL_UART_IRQHandler+0x3e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007830:	f010 0f20 	tst.w	r0, #32
 8007834:	d102      	bne.n	800783c <HAL_UART_IRQHandler+0x28>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007836:	f011 5f80 	tst.w	r1, #268435456	@ 0x10000000
 800783a:	d00a      	beq.n	8007852 <HAL_UART_IRQHandler+0x3e>
      if (huart->RxISR != NULL)
 800783c:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 800783e:	b393      	cbz	r3, 80078a6 <HAL_UART_IRQHandler+0x92>
        huart->RxISR(huart);
 8007840:	4620      	mov	r0, r4
 8007842:	4798      	blx	r3
      return;
 8007844:	e02f      	b.n	80078a6 <HAL_UART_IRQHandler+0x92>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007846:	4d88      	ldr	r5, [pc, #544]	@ (8007a68 <HAL_UART_IRQHandler+0x254>)
 8007848:	400d      	ands	r5, r1
 800784a:	d12d      	bne.n	80078a8 <HAL_UART_IRQHandler+0x94>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800784c:	4e87      	ldr	r6, [pc, #540]	@ (8007a6c <HAL_UART_IRQHandler+0x258>)
 800784e:	4230      	tst	r0, r6
 8007850:	d12a      	bne.n	80078a8 <HAL_UART_IRQHandler+0x94>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007852:	6ee5      	ldr	r5, [r4, #108]	@ 0x6c
 8007854:	2d01      	cmp	r5, #1
 8007856:	f000 80c0 	beq.w	80079da <HAL_UART_IRQHandler+0x1c6>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800785a:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 800785e:	d003      	beq.n	8007868 <HAL_UART_IRQHandler+0x54>
 8007860:	f411 0f80 	tst.w	r1, #4194304	@ 0x400000
 8007864:	f040 81a2 	bne.w	8007bac <HAL_UART_IRQHandler+0x398>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007868:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800786c:	d007      	beq.n	800787e <HAL_UART_IRQHandler+0x6a>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800786e:	f010 0f80 	tst.w	r0, #128	@ 0x80
 8007872:	f040 81a2 	bne.w	8007bba <HAL_UART_IRQHandler+0x3a6>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007876:	f411 0f00 	tst.w	r1, #8388608	@ 0x800000
 800787a:	f040 819e 	bne.w	8007bba <HAL_UART_IRQHandler+0x3a6>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800787e:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8007882:	d003      	beq.n	800788c <HAL_UART_IRQHandler+0x78>
 8007884:	f010 0f40 	tst.w	r0, #64	@ 0x40
 8007888:	f040 819e 	bne.w	8007bc8 <HAL_UART_IRQHandler+0x3b4>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800788c:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8007890:	d003      	beq.n	800789a <HAL_UART_IRQHandler+0x86>
 8007892:	f010 4f80 	tst.w	r0, #1073741824	@ 0x40000000
 8007896:	f040 819b 	bne.w	8007bd0 <HAL_UART_IRQHandler+0x3bc>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800789a:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 800789e:	d002      	beq.n	80078a6 <HAL_UART_IRQHandler+0x92>
 80078a0:	2800      	cmp	r0, #0
 80078a2:	f2c0 8199 	blt.w	8007bd8 <HAL_UART_IRQHandler+0x3c4>
}
 80078a6:	bd70      	pop	{r4, r5, r6, pc}
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80078a8:	f013 0f01 	tst.w	r3, #1
 80078ac:	d009      	beq.n	80078c2 <HAL_UART_IRQHandler+0xae>
 80078ae:	f410 7f80 	tst.w	r0, #256	@ 0x100
 80078b2:	d006      	beq.n	80078c2 <HAL_UART_IRQHandler+0xae>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80078b4:	2601      	movs	r6, #1
 80078b6:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80078b8:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 80078bc:	4332      	orrs	r2, r6
 80078be:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80078c2:	f013 0f02 	tst.w	r3, #2
 80078c6:	d00b      	beq.n	80078e0 <HAL_UART_IRQHandler+0xcc>
 80078c8:	f011 0f01 	tst.w	r1, #1
 80078cc:	d008      	beq.n	80078e0 <HAL_UART_IRQHandler+0xcc>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80078ce:	6822      	ldr	r2, [r4, #0]
 80078d0:	2602      	movs	r6, #2
 80078d2:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80078d4:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 80078d8:	f042 0204 	orr.w	r2, r2, #4
 80078dc:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80078e0:	f013 0f04 	tst.w	r3, #4
 80078e4:	d00b      	beq.n	80078fe <HAL_UART_IRQHandler+0xea>
 80078e6:	f011 0f01 	tst.w	r1, #1
 80078ea:	d008      	beq.n	80078fe <HAL_UART_IRQHandler+0xea>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80078ec:	6822      	ldr	r2, [r4, #0]
 80078ee:	2604      	movs	r6, #4
 80078f0:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80078f2:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 80078f6:	f042 0202 	orr.w	r2, r2, #2
 80078fa:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_ORE) != 0U)
 80078fe:	f013 0f08 	tst.w	r3, #8
 8007902:	d00b      	beq.n	800791c <HAL_UART_IRQHandler+0x108>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007904:	f010 0f20 	tst.w	r0, #32
 8007908:	d100      	bne.n	800790c <HAL_UART_IRQHandler+0xf8>
 800790a:	b13d      	cbz	r5, 800791c <HAL_UART_IRQHandler+0x108>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800790c:	6822      	ldr	r2, [r4, #0]
 800790e:	2508      	movs	r5, #8
 8007910:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007912:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 8007916:	432a      	orrs	r2, r5
 8007918:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800791c:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 8007920:	d00c      	beq.n	800793c <HAL_UART_IRQHandler+0x128>
 8007922:	f010 6f80 	tst.w	r0, #67108864	@ 0x4000000
 8007926:	d009      	beq.n	800793c <HAL_UART_IRQHandler+0x128>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007928:	6822      	ldr	r2, [r4, #0]
 800792a:	f44f 6500 	mov.w	r5, #2048	@ 0x800
 800792e:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007930:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 8007934:	f042 0220 	orr.w	r2, r2, #32
 8007938:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800793c:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 8007940:	2a00      	cmp	r2, #0
 8007942:	d0b0      	beq.n	80078a6 <HAL_UART_IRQHandler+0x92>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007944:	f013 0f20 	tst.w	r3, #32
 8007948:	d009      	beq.n	800795e <HAL_UART_IRQHandler+0x14a>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800794a:	f010 0f20 	tst.w	r0, #32
 800794e:	d102      	bne.n	8007956 <HAL_UART_IRQHandler+0x142>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007950:	f011 5f80 	tst.w	r1, #268435456	@ 0x10000000
 8007954:	d003      	beq.n	800795e <HAL_UART_IRQHandler+0x14a>
        if (huart->RxISR != NULL)
 8007956:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 8007958:	b10b      	cbz	r3, 800795e <HAL_UART_IRQHandler+0x14a>
          huart->RxISR(huart);
 800795a:	4620      	mov	r0, r4
 800795c:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 800795e:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007962:	6823      	ldr	r3, [r4, #0]
 8007964:	689b      	ldr	r3, [r3, #8]
 8007966:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800796a:	d102      	bne.n	8007972 <HAL_UART_IRQHandler+0x15e>
 800796c:	f012 0f28 	tst.w	r2, #40	@ 0x28
 8007970:	d02c      	beq.n	80079cc <HAL_UART_IRQHandler+0x1b8>
        UART_EndRxTransfer(huart);
 8007972:	4620      	mov	r0, r4
 8007974:	f7ff ff04 	bl	8007780 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007978:	6823      	ldr	r3, [r4, #0]
 800797a:	689b      	ldr	r3, [r3, #8]
 800797c:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8007980:	d020      	beq.n	80079c4 <HAL_UART_IRQHandler+0x1b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007982:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007984:	f102 0308 	add.w	r3, r2, #8
 8007988:	e853 3f00 	ldrex	r3, [r3]
 800798c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007990:	3208      	adds	r2, #8
 8007992:	e842 3100 	strex	r1, r3, [r2]
 8007996:	2900      	cmp	r1, #0
 8007998:	d1f3      	bne.n	8007982 <HAL_UART_IRQHandler+0x16e>
          if (huart->hdmarx != NULL)
 800799a:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800799e:	b16b      	cbz	r3, 80079bc <HAL_UART_IRQHandler+0x1a8>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80079a0:	4a33      	ldr	r2, [pc, #204]	@ (8007a70 <HAL_UART_IRQHandler+0x25c>)
 80079a2:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80079a4:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 80079a8:	f7fa ffc6 	bl	8002938 <HAL_DMA_Abort_IT>
 80079ac:	2800      	cmp	r0, #0
 80079ae:	f43f af7a 	beq.w	80078a6 <HAL_UART_IRQHandler+0x92>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80079b2:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 80079b6:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 80079b8:	4798      	blx	r3
 80079ba:	e774      	b.n	80078a6 <HAL_UART_IRQHandler+0x92>
            HAL_UART_ErrorCallback(huart);
 80079bc:	4620      	mov	r0, r4
 80079be:	f7ff ff1e 	bl	80077fe <HAL_UART_ErrorCallback>
 80079c2:	e770      	b.n	80078a6 <HAL_UART_IRQHandler+0x92>
          HAL_UART_ErrorCallback(huart);
 80079c4:	4620      	mov	r0, r4
 80079c6:	f7ff ff1a 	bl	80077fe <HAL_UART_ErrorCallback>
 80079ca:	e76c      	b.n	80078a6 <HAL_UART_IRQHandler+0x92>
        HAL_UART_ErrorCallback(huart);
 80079cc:	4620      	mov	r0, r4
 80079ce:	f7ff ff16 	bl	80077fe <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079d2:	2300      	movs	r3, #0
 80079d4:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
    return;
 80079d8:	e765      	b.n	80078a6 <HAL_UART_IRQHandler+0x92>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80079da:	f013 0f10 	tst.w	r3, #16
 80079de:	f43f af3c 	beq.w	800785a <HAL_UART_IRQHandler+0x46>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80079e2:	f010 0f10 	tst.w	r0, #16
 80079e6:	f43f af38 	beq.w	800785a <HAL_UART_IRQHandler+0x46>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80079ea:	2310      	movs	r3, #16
 80079ec:	6213      	str	r3, [r2, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079ee:	6823      	ldr	r3, [r4, #0]
 80079f0:	689b      	ldr	r3, [r3, #8]
 80079f2:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80079f6:	f000 809f 	beq.w	8007b38 <HAL_UART_IRQHandler+0x324>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80079fa:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 80079fe:	6813      	ldr	r3, [r2, #0]
 8007a00:	481c      	ldr	r0, [pc, #112]	@ (8007a74 <HAL_UART_IRQHandler+0x260>)
 8007a02:	491d      	ldr	r1, [pc, #116]	@ (8007a78 <HAL_UART_IRQHandler+0x264>)
 8007a04:	428b      	cmp	r3, r1
 8007a06:	bf18      	it	ne
 8007a08:	4283      	cmpne	r3, r0
 8007a0a:	d037      	beq.n	8007a7c <HAL_UART_IRQHandler+0x268>
 8007a0c:	3118      	adds	r1, #24
 8007a0e:	428b      	cmp	r3, r1
 8007a10:	d034      	beq.n	8007a7c <HAL_UART_IRQHandler+0x268>
 8007a12:	3118      	adds	r1, #24
 8007a14:	428b      	cmp	r3, r1
 8007a16:	d031      	beq.n	8007a7c <HAL_UART_IRQHandler+0x268>
 8007a18:	3118      	adds	r1, #24
 8007a1a:	428b      	cmp	r3, r1
 8007a1c:	d02e      	beq.n	8007a7c <HAL_UART_IRQHandler+0x268>
 8007a1e:	3118      	adds	r1, #24
 8007a20:	428b      	cmp	r3, r1
 8007a22:	d02b      	beq.n	8007a7c <HAL_UART_IRQHandler+0x268>
 8007a24:	3118      	adds	r1, #24
 8007a26:	428b      	cmp	r3, r1
 8007a28:	d028      	beq.n	8007a7c <HAL_UART_IRQHandler+0x268>
 8007a2a:	3118      	adds	r1, #24
 8007a2c:	428b      	cmp	r3, r1
 8007a2e:	d025      	beq.n	8007a7c <HAL_UART_IRQHandler+0x268>
 8007a30:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 8007a34:	428b      	cmp	r3, r1
 8007a36:	d021      	beq.n	8007a7c <HAL_UART_IRQHandler+0x268>
 8007a38:	3118      	adds	r1, #24
 8007a3a:	428b      	cmp	r3, r1
 8007a3c:	d01e      	beq.n	8007a7c <HAL_UART_IRQHandler+0x268>
 8007a3e:	3118      	adds	r1, #24
 8007a40:	428b      	cmp	r3, r1
 8007a42:	d01b      	beq.n	8007a7c <HAL_UART_IRQHandler+0x268>
 8007a44:	3118      	adds	r1, #24
 8007a46:	428b      	cmp	r3, r1
 8007a48:	d018      	beq.n	8007a7c <HAL_UART_IRQHandler+0x268>
 8007a4a:	3118      	adds	r1, #24
 8007a4c:	428b      	cmp	r3, r1
 8007a4e:	d015      	beq.n	8007a7c <HAL_UART_IRQHandler+0x268>
 8007a50:	3118      	adds	r1, #24
 8007a52:	428b      	cmp	r3, r1
 8007a54:	d012      	beq.n	8007a7c <HAL_UART_IRQHandler+0x268>
 8007a56:	3118      	adds	r1, #24
 8007a58:	428b      	cmp	r3, r1
 8007a5a:	d00f      	beq.n	8007a7c <HAL_UART_IRQHandler+0x268>
 8007a5c:	3118      	adds	r1, #24
 8007a5e:	428b      	cmp	r3, r1
 8007a60:	d00c      	beq.n	8007a7c <HAL_UART_IRQHandler+0x268>
 8007a62:	685b      	ldr	r3, [r3, #4]
 8007a64:	b29b      	uxth	r3, r3
 8007a66:	e00b      	b.n	8007a80 <HAL_UART_IRQHandler+0x26c>
 8007a68:	10000001 	.word	0x10000001
 8007a6c:	04000120 	.word	0x04000120
 8007a70:	08007801 	.word	0x08007801
 8007a74:	40020010 	.word	0x40020010
 8007a78:	40020028 	.word	0x40020028
 8007a7c:	685b      	ldr	r3, [r3, #4]
 8007a7e:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d049      	beq.n	8007b18 <HAL_UART_IRQHandler+0x304>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007a84:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 8007a88:	4299      	cmp	r1, r3
 8007a8a:	d945      	bls.n	8007b18 <HAL_UART_IRQHandler+0x304>
        huart->RxXferCount = nb_remaining_rx_data;
 8007a8c:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007a90:	69d3      	ldr	r3, [r2, #28]
 8007a92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a96:	d032      	beq.n	8007afe <HAL_UART_IRQHandler+0x2ea>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007a98:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a9a:	e852 3f00 	ldrex	r3, [r2]
 8007a9e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aa2:	e842 3100 	strex	r1, r3, [r2]
 8007aa6:	2900      	cmp	r1, #0
 8007aa8:	d1f6      	bne.n	8007a98 <HAL_UART_IRQHandler+0x284>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007aaa:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aac:	f102 0308 	add.w	r3, r2, #8
 8007ab0:	e853 3f00 	ldrex	r3, [r3]
 8007ab4:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ab8:	3208      	adds	r2, #8
 8007aba:	e842 3100 	strex	r1, r3, [r2]
 8007abe:	2900      	cmp	r1, #0
 8007ac0:	d1f3      	bne.n	8007aaa <HAL_UART_IRQHandler+0x296>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007ac2:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ac4:	f102 0308 	add.w	r3, r2, #8
 8007ac8:	e853 3f00 	ldrex	r3, [r3]
 8007acc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ad0:	3208      	adds	r2, #8
 8007ad2:	e842 3100 	strex	r1, r3, [r2]
 8007ad6:	2900      	cmp	r1, #0
 8007ad8:	d1f3      	bne.n	8007ac2 <HAL_UART_IRQHandler+0x2ae>
          huart->RxState = HAL_UART_STATE_READY;
 8007ada:	2320      	movs	r3, #32
 8007adc:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ae0:	2300      	movs	r3, #0
 8007ae2:	66e3      	str	r3, [r4, #108]	@ 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ae4:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ae6:	e852 3f00 	ldrex	r3, [r2]
 8007aea:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aee:	e842 3100 	strex	r1, r3, [r2]
 8007af2:	2900      	cmp	r1, #0
 8007af4:	d1f6      	bne.n	8007ae4 <HAL_UART_IRQHandler+0x2d0>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007af6:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8007afa:	f7fa fd7d 	bl	80025f8 <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007afe:	2302      	movs	r3, #2
 8007b00:	6723      	str	r3, [r4, #112]	@ 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007b02:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 8007b06:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8007b0a:	b29b      	uxth	r3, r3
 8007b0c:	1ac9      	subs	r1, r1, r3
 8007b0e:	b289      	uxth	r1, r1
 8007b10:	4620      	mov	r0, r4
 8007b12:	f7ff fe7d 	bl	8007810 <HAL_UARTEx_RxEventCallback>
 8007b16:	e6c6      	b.n	80078a6 <HAL_UART_IRQHandler+0x92>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007b18:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 8007b1c:	4299      	cmp	r1, r3
 8007b1e:	f47f aec2 	bne.w	80078a6 <HAL_UART_IRQHandler+0x92>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8007b22:	69d3      	ldr	r3, [r2, #28]
 8007b24:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b28:	f47f aebd 	bne.w	80078a6 <HAL_UART_IRQHandler+0x92>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007b2c:	2302      	movs	r3, #2
 8007b2e:	6723      	str	r3, [r4, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b30:	4620      	mov	r0, r4
 8007b32:	f7ff fe6d 	bl	8007810 <HAL_UARTEx_RxEventCallback>
      return;
 8007b36:	e6b6      	b.n	80078a6 <HAL_UART_IRQHandler+0x92>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007b38:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 8007b3c:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8007b40:	b29b      	uxth	r3, r3
 8007b42:	1ac9      	subs	r1, r1, r3
 8007b44:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 8007b46:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8007b4a:	b29b      	uxth	r3, r3
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	f43f aeaa 	beq.w	80078a6 <HAL_UART_IRQHandler+0x92>
          && (nb_rx_data > 0U))
 8007b52:	2900      	cmp	r1, #0
 8007b54:	f43f aea7 	beq.w	80078a6 <HAL_UART_IRQHandler+0x92>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007b58:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b5a:	e852 3f00 	ldrex	r3, [r2]
 8007b5e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b62:	e842 3000 	strex	r0, r3, [r2]
 8007b66:	2800      	cmp	r0, #0
 8007b68:	d1f6      	bne.n	8007b58 <HAL_UART_IRQHandler+0x344>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007b6a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b6c:	f102 0308 	add.w	r3, r2, #8
 8007b70:	e853 0f00 	ldrex	r0, [r3]
 8007b74:	4b1a      	ldr	r3, [pc, #104]	@ (8007be0 <HAL_UART_IRQHandler+0x3cc>)
 8007b76:	4003      	ands	r3, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b78:	3208      	adds	r2, #8
 8007b7a:	e842 3000 	strex	r0, r3, [r2]
 8007b7e:	2800      	cmp	r0, #0
 8007b80:	d1f3      	bne.n	8007b6a <HAL_UART_IRQHandler+0x356>
        huart->RxState = HAL_UART_STATE_READY;
 8007b82:	2320      	movs	r3, #32
 8007b84:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b88:	2300      	movs	r3, #0
 8007b8a:	66e3      	str	r3, [r4, #108]	@ 0x6c
        huart->RxISR = NULL;
 8007b8c:	6763      	str	r3, [r4, #116]	@ 0x74
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b8e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b90:	e852 3f00 	ldrex	r3, [r2]
 8007b94:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b98:	e842 3000 	strex	r0, r3, [r2]
 8007b9c:	2800      	cmp	r0, #0
 8007b9e:	d1f6      	bne.n	8007b8e <HAL_UART_IRQHandler+0x37a>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007ba0:	2302      	movs	r3, #2
 8007ba2:	6723      	str	r3, [r4, #112]	@ 0x70
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007ba4:	4620      	mov	r0, r4
 8007ba6:	f7ff fe33 	bl	8007810 <HAL_UARTEx_RxEventCallback>
      return;
 8007baa:	e67c      	b.n	80078a6 <HAL_UART_IRQHandler+0x92>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007bac:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8007bb0:	6213      	str	r3, [r2, #32]
    HAL_UARTEx_WakeupCallback(huart);
 8007bb2:	4620      	mov	r0, r4
 8007bb4:	f000 f816 	bl	8007be4 <HAL_UARTEx_WakeupCallback>
    return;
 8007bb8:	e675      	b.n	80078a6 <HAL_UART_IRQHandler+0x92>
    if (huart->TxISR != NULL)
 8007bba:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	f43f ae72 	beq.w	80078a6 <HAL_UART_IRQHandler+0x92>
      huart->TxISR(huart);
 8007bc2:	4620      	mov	r0, r4
 8007bc4:	4798      	blx	r3
    return;
 8007bc6:	e66e      	b.n	80078a6 <HAL_UART_IRQHandler+0x92>
    UART_EndTransmit_IT(huart);
 8007bc8:	4620      	mov	r0, r4
 8007bca:	f7ff fe06 	bl	80077da <UART_EndTransmit_IT>
    return;
 8007bce:	e66a      	b.n	80078a6 <HAL_UART_IRQHandler+0x92>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007bd0:	4620      	mov	r0, r4
 8007bd2:	f000 f809 	bl	8007be8 <HAL_UARTEx_TxFifoEmptyCallback>
    return;
 8007bd6:	e666      	b.n	80078a6 <HAL_UART_IRQHandler+0x92>
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007bd8:	4620      	mov	r0, r4
 8007bda:	f000 f804 	bl	8007be6 <HAL_UARTEx_RxFifoFullCallback>
    return;
 8007bde:	e662      	b.n	80078a6 <HAL_UART_IRQHandler+0x92>
 8007be0:	effffffe 	.word	0xeffffffe

08007be4 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007be4:	4770      	bx	lr

08007be6 <HAL_UARTEx_RxFifoFullCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007be6:	4770      	bx	lr

08007be8 <HAL_UARTEx_TxFifoEmptyCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007be8:	4770      	bx	lr
	...

08007bec <SDMMC_GetCmdError>:
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8007bec:	4b0b      	ldr	r3, [pc, #44]	@ (8007c1c <SDMMC_GetCmdError+0x30>)
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	4a0b      	ldr	r2, [pc, #44]	@ (8007c20 <SDMMC_GetCmdError+0x34>)
 8007bf2:	fba2 2303 	umull	r2, r3, r2, r3
 8007bf6:	0a5b      	lsrs	r3, r3, #9
 8007bf8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007bfc:	fb02 f303 	mul.w	r3, r2, r3

  do
  {
    if (count-- == 0U)
 8007c00:	461a      	mov	r2, r3
 8007c02:	3b01      	subs	r3, #1
 8007c04:	b13a      	cbz	r2, 8007c16 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8007c06:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 8007c08:	f012 0f80 	tst.w	r2, #128	@ 0x80
 8007c0c:	d0f8      	beq.n	8007c00 <SDMMC_GetCmdError+0x14>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8007c0e:	4b05      	ldr	r3, [pc, #20]	@ (8007c24 <SDMMC_GetCmdError+0x38>)
 8007c10:	6383      	str	r3, [r0, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 8007c12:	2000      	movs	r0, #0
 8007c14:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8007c16:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 8007c1a:	4770      	bx	lr
 8007c1c:	20000008 	.word	0x20000008
 8007c20:	10624dd3 	.word	0x10624dd3
 8007c24:	002000c5 	.word	0x002000c5

08007c28 <SDMMC_Init>:
{
 8007c28:	b084      	sub	sp, #16
 8007c2a:	f10d 0c04 	add.w	ip, sp, #4
 8007c2e:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
  tmpreg |= (Init.ClockEdge           | \
 8007c32:	460b      	mov	r3, r1
 8007c34:	4313      	orrs	r3, r2
             Init.BusWide             | \
 8007c36:	9a03      	ldr	r2, [sp, #12]
             Init.ClockPowerSave      | \
 8007c38:	4313      	orrs	r3, r2
             Init.HardwareFlowControl | \
 8007c3a:	9a04      	ldr	r2, [sp, #16]
             Init.BusWide             | \
 8007c3c:	4313      	orrs	r3, r2
             Init.ClockDiv
 8007c3e:	9a05      	ldr	r2, [sp, #20]
             Init.HardwareFlowControl | \
 8007c40:	4313      	orrs	r3, r2
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 8007c42:	6841      	ldr	r1, [r0, #4]
 8007c44:	4a03      	ldr	r2, [pc, #12]	@ (8007c54 <SDMMC_Init+0x2c>)
 8007c46:	400a      	ands	r2, r1
 8007c48:	4313      	orrs	r3, r2
 8007c4a:	6043      	str	r3, [r0, #4]
}
 8007c4c:	2000      	movs	r0, #0
 8007c4e:	b004      	add	sp, #16
 8007c50:	4770      	bx	lr
 8007c52:	bf00      	nop
 8007c54:	ffc02c00 	.word	0xffc02c00

08007c58 <SDMMC_ReadFIFO>:
  return (SDMMCx->FIFO);
 8007c58:	f8d0 0080 	ldr.w	r0, [r0, #128]	@ 0x80
}
 8007c5c:	4770      	bx	lr

08007c5e <SDMMC_WriteFIFO>:
  SDMMCx->FIFO = *pWriteData;
 8007c5e:	680b      	ldr	r3, [r1, #0]
 8007c60:	f8c0 3080 	str.w	r3, [r0, #128]	@ 0x80
}
 8007c64:	2000      	movs	r0, #0
 8007c66:	4770      	bx	lr

08007c68 <SDMMC_PowerState_ON>:
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 8007c68:	6803      	ldr	r3, [r0, #0]
 8007c6a:	f043 0303 	orr.w	r3, r3, #3
 8007c6e:	6003      	str	r3, [r0, #0]
}
 8007c70:	2000      	movs	r0, #0
 8007c72:	4770      	bx	lr

08007c74 <SDMMC_PowerState_OFF>:
  SDMMCx->POWER &= ~(SDMMC_POWER_PWRCTRL);
 8007c74:	6803      	ldr	r3, [r0, #0]
 8007c76:	f023 0303 	bic.w	r3, r3, #3
 8007c7a:	6003      	str	r3, [r0, #0]
}
 8007c7c:	2000      	movs	r0, #0
 8007c7e:	4770      	bx	lr

08007c80 <SDMMC_GetPowerState>:
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8007c80:	6800      	ldr	r0, [r0, #0]
}
 8007c82:	f000 0003 	and.w	r0, r0, #3
 8007c86:	4770      	bx	lr

08007c88 <SDMMC_SendCommand>:
  SDMMCx->ARG = Command->Argument;
 8007c88:	680b      	ldr	r3, [r1, #0]
 8007c8a:	6083      	str	r3, [r0, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8007c8c:	684b      	ldr	r3, [r1, #4]
                       Command->Response         | \
 8007c8e:	688a      	ldr	r2, [r1, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8007c90:	4313      	orrs	r3, r2
                       Command->WaitForInterrupt | \
 8007c92:	68ca      	ldr	r2, [r1, #12]
                       Command->Response         | \
 8007c94:	4313      	orrs	r3, r2
                       Command->CPSM);
 8007c96:	690a      	ldr	r2, [r1, #16]
                       Command->WaitForInterrupt | \
 8007c98:	4313      	orrs	r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8007c9a:	68c1      	ldr	r1, [r0, #12]
 8007c9c:	4a02      	ldr	r2, [pc, #8]	@ (8007ca8 <SDMMC_SendCommand+0x20>)
 8007c9e:	400a      	ands	r2, r1
 8007ca0:	4313      	orrs	r3, r2
 8007ca2:	60c3      	str	r3, [r0, #12]
}
 8007ca4:	2000      	movs	r0, #0
 8007ca6:	4770      	bx	lr
 8007ca8:	fffee0c0 	.word	0xfffee0c0

08007cac <SDMMC_GetCommandResponse>:
  return (uint8_t)(SDMMCx->RESPCMD);
 8007cac:	6900      	ldr	r0, [r0, #16]
}
 8007cae:	b2c0      	uxtb	r0, r0
 8007cb0:	4770      	bx	lr

08007cb2 <SDMMC_GetResponse>:
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8007cb2:	3014      	adds	r0, #20
  return (*(__IO uint32_t *) tmp);
 8007cb4:	5840      	ldr	r0, [r0, r1]
}
 8007cb6:	4770      	bx	lr

08007cb8 <SDMMC_ConfigData>:
  SDMMCx->DTIMER = Data->DataTimeOut;
 8007cb8:	680b      	ldr	r3, [r1, #0]
 8007cba:	6243      	str	r3, [r0, #36]	@ 0x24
  SDMMCx->DLEN = Data->DataLength;
 8007cbc:	684b      	ldr	r3, [r1, #4]
 8007cbe:	6283      	str	r3, [r0, #40]	@ 0x28
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8007cc0:	688b      	ldr	r3, [r1, #8]
                       Data->TransferDir   | \
 8007cc2:	68ca      	ldr	r2, [r1, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8007cc4:	4313      	orrs	r3, r2
                       Data->TransferMode  | \
 8007cc6:	690a      	ldr	r2, [r1, #16]
                       Data->TransferDir   | \
 8007cc8:	4313      	orrs	r3, r2
                       Data->DPSM);
 8007cca:	694a      	ldr	r2, [r1, #20]
                       Data->TransferMode  | \
 8007ccc:	4313      	orrs	r3, r2
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8007cce:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
 8007cd0:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8007cd4:	4313      	orrs	r3, r2
 8007cd6:	62c3      	str	r3, [r0, #44]	@ 0x2c
}
 8007cd8:	2000      	movs	r0, #0
 8007cda:	4770      	bx	lr

08007cdc <SDMMC_CmdGoIdleState>:
{
 8007cdc:	b510      	push	{r4, lr}
 8007cde:	b086      	sub	sp, #24
 8007ce0:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8007ce6:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8007ce8:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007cea:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007cec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007cf0:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007cf2:	a901      	add	r1, sp, #4
 8007cf4:	f7ff ffc8 	bl	8007c88 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8007cf8:	4620      	mov	r0, r4
 8007cfa:	f7ff ff77 	bl	8007bec <SDMMC_GetCmdError>
}
 8007cfe:	b006      	add	sp, #24
 8007d00:	bd10      	pop	{r4, pc}
	...

08007d04 <SDMMC_GetCmdResp1>:
{
 8007d04:	b570      	push	{r4, r5, r6, lr}
 8007d06:	4605      	mov	r5, r0
 8007d08:	460e      	mov	r6, r1
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 8007d0a:	4b51      	ldr	r3, [pc, #324]	@ (8007e50 <SDMMC_GetCmdResp1+0x14c>)
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	4951      	ldr	r1, [pc, #324]	@ (8007e54 <SDMMC_GetCmdResp1+0x150>)
 8007d10:	fba1 1303 	umull	r1, r3, r1, r3
 8007d14:	0a5b      	lsrs	r3, r3, #9
 8007d16:	fb03 f202 	mul.w	r2, r3, r2
    if (count-- == 0U)
 8007d1a:	4613      	mov	r3, r2
 8007d1c:	3a01      	subs	r2, #1
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d05e      	beq.n	8007de0 <SDMMC_GetCmdResp1+0xdc>
    sta_reg = SDMMCx->STA;
 8007d22:	6b6c      	ldr	r4, [r5, #52]	@ 0x34
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 8007d24:	4b4c      	ldr	r3, [pc, #304]	@ (8007e58 <SDMMC_GetCmdResp1+0x154>)
 8007d26:	4023      	ands	r3, r4
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d0f6      	beq.n	8007d1a <SDMMC_GetCmdResp1+0x16>
 8007d2c:	f414 5f00 	tst.w	r4, #8192	@ 0x2000
 8007d30:	d1f3      	bne.n	8007d1a <SDMMC_GetCmdResp1+0x16>
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8007d32:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8007d34:	f013 0f04 	tst.w	r3, #4
 8007d38:	d106      	bne.n	8007d48 <SDMMC_GetCmdResp1+0x44>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8007d3a:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8007d3c:	f013 0f01 	tst.w	r3, #1
 8007d40:	d005      	beq.n	8007d4e <SDMMC_GetCmdResp1+0x4a>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8007d42:	2001      	movs	r0, #1
 8007d44:	63a8      	str	r0, [r5, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007d46:	e04d      	b.n	8007de4 <SDMMC_GetCmdResp1+0xe0>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8007d48:	2004      	movs	r0, #4
 8007d4a:	63a8      	str	r0, [r5, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007d4c:	e04a      	b.n	8007de4 <SDMMC_GetCmdResp1+0xe0>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8007d4e:	4b43      	ldr	r3, [pc, #268]	@ (8007e5c <SDMMC_GetCmdResp1+0x158>)
 8007d50:	63ab      	str	r3, [r5, #56]	@ 0x38
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8007d52:	4628      	mov	r0, r5
 8007d54:	f7ff ffaa 	bl	8007cac <SDMMC_GetCommandResponse>
 8007d58:	42b0      	cmp	r0, r6
 8007d5a:	d001      	beq.n	8007d60 <SDMMC_GetCmdResp1+0x5c>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007d5c:	2001      	movs	r0, #1
 8007d5e:	e041      	b.n	8007de4 <SDMMC_GetCmdResp1+0xe0>
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8007d60:	2100      	movs	r1, #0
 8007d62:	4628      	mov	r0, r5
 8007d64:	f7ff ffa5 	bl	8007cb2 <SDMMC_GetResponse>
 8007d68:	4603      	mov	r3, r0
  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8007d6a:	483d      	ldr	r0, [pc, #244]	@ (8007e60 <SDMMC_GetCmdResp1+0x15c>)
 8007d6c:	4018      	ands	r0, r3
 8007d6e:	b3c8      	cbz	r0, 8007de4 <SDMMC_GetCmdResp1+0xe0>
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	db38      	blt.n	8007de6 <SDMMC_GetCmdResp1+0xe2>
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8007d74:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007d78:	d138      	bne.n	8007dec <SDMMC_GetCmdResp1+0xe8>
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8007d7a:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 8007d7e:	d137      	bne.n	8007df0 <SDMMC_GetCmdResp1+0xec>
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8007d80:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8007d84:	d136      	bne.n	8007df4 <SDMMC_GetCmdResp1+0xf0>
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8007d86:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8007d8a:	d136      	bne.n	8007dfa <SDMMC_GetCmdResp1+0xf6>
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8007d8c:	f013 6f80 	tst.w	r3, #67108864	@ 0x4000000
 8007d90:	d136      	bne.n	8007e00 <SDMMC_GetCmdResp1+0xfc>
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8007d92:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8007d96:	d136      	bne.n	8007e06 <SDMMC_GetCmdResp1+0x102>
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8007d98:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8007d9c:	d136      	bne.n	8007e0c <SDMMC_GetCmdResp1+0x108>
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8007d9e:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8007da2:	d136      	bne.n	8007e12 <SDMMC_GetCmdResp1+0x10e>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8007da4:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 8007da8:	d136      	bne.n	8007e18 <SDMMC_GetCmdResp1+0x114>
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8007daa:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8007dae:	d136      	bne.n	8007e1e <SDMMC_GetCmdResp1+0x11a>
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8007db0:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 8007db4:	d136      	bne.n	8007e24 <SDMMC_GetCmdResp1+0x120>
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8007db6:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8007dba:	d136      	bne.n	8007e2a <SDMMC_GetCmdResp1+0x126>
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8007dbc:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8007dc0:	d136      	bne.n	8007e30 <SDMMC_GetCmdResp1+0x12c>
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8007dc2:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8007dc6:	d136      	bne.n	8007e36 <SDMMC_GetCmdResp1+0x132>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8007dc8:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8007dcc:	d136      	bne.n	8007e3c <SDMMC_GetCmdResp1+0x138>
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8007dce:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8007dd2:	d136      	bne.n	8007e42 <SDMMC_GetCmdResp1+0x13e>
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8007dd4:	f013 0f08 	tst.w	r3, #8
 8007dd8:	d036      	beq.n	8007e48 <SDMMC_GetCmdResp1+0x144>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8007dda:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8007dde:	e001      	b.n	8007de4 <SDMMC_GetCmdResp1+0xe0>
      return SDMMC_ERROR_TIMEOUT;
 8007de0:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 8007de4:	bd70      	pop	{r4, r5, r6, pc}
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8007de6:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 8007dea:	e7fb      	b.n	8007de4 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8007dec:	2040      	movs	r0, #64	@ 0x40
 8007dee:	e7f9      	b.n	8007de4 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8007df0:	2080      	movs	r0, #128	@ 0x80
 8007df2:	e7f7      	b.n	8007de4 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8007df4:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8007df8:	e7f4      	b.n	8007de4 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8007dfa:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8007dfe:	e7f1      	b.n	8007de4 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8007e00:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8007e04:	e7ee      	b.n	8007de4 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8007e06:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8007e0a:	e7eb      	b.n	8007de4 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007e0c:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8007e10:	e7e8      	b.n	8007de4 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007e12:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8007e16:	e7e5      	b.n	8007de4 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8007e18:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8007e1c:	e7e2      	b.n	8007de4 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_CC_ERR;
 8007e1e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8007e22:	e7df      	b.n	8007de4 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8007e24:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8007e28:	e7dc      	b.n	8007de4 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8007e2a:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8007e2e:	e7d9      	b.n	8007de4 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8007e30:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8007e34:	e7d6      	b.n	8007de4 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8007e36:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8007e3a:	e7d3      	b.n	8007de4 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8007e3c:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8007e40:	e7d0      	b.n	8007de4 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_ERASE_RESET;
 8007e42:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 8007e46:	e7cd      	b.n	8007de4 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007e48:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8007e4c:	e7ca      	b.n	8007de4 <SDMMC_GetCmdResp1+0xe0>
 8007e4e:	bf00      	nop
 8007e50:	20000008 	.word	0x20000008
 8007e54:	10624dd3 	.word	0x10624dd3
 8007e58:	00200045 	.word	0x00200045
 8007e5c:	002000c5 	.word	0x002000c5
 8007e60:	fdffe008 	.word	0xfdffe008

08007e64 <SDMMC_CmdBlockLength>:
{
 8007e64:	b530      	push	{r4, r5, lr}
 8007e66:	b087      	sub	sp, #28
 8007e68:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8007e6a:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8007e6c:	2510      	movs	r5, #16
 8007e6e:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007e70:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007e74:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007e76:	2300      	movs	r3, #0
 8007e78:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007e7a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007e7e:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007e80:	a901      	add	r1, sp, #4
 8007e82:	f7ff ff01 	bl	8007c88 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8007e86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007e8a:	4629      	mov	r1, r5
 8007e8c:	4620      	mov	r0, r4
 8007e8e:	f7ff ff39 	bl	8007d04 <SDMMC_GetCmdResp1>
}
 8007e92:	b007      	add	sp, #28
 8007e94:	bd30      	pop	{r4, r5, pc}

08007e96 <SDMMC_CmdReadSingleBlock>:
{
 8007e96:	b530      	push	{r4, r5, lr}
 8007e98:	b087      	sub	sp, #28
 8007e9a:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8007e9c:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8007e9e:	2511      	movs	r5, #17
 8007ea0:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007ea2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007ea6:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007ea8:	2300      	movs	r3, #0
 8007eaa:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007eac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007eb0:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007eb2:	a901      	add	r1, sp, #4
 8007eb4:	f7ff fee8 	bl	8007c88 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8007eb8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ebc:	4629      	mov	r1, r5
 8007ebe:	4620      	mov	r0, r4
 8007ec0:	f7ff ff20 	bl	8007d04 <SDMMC_GetCmdResp1>
}
 8007ec4:	b007      	add	sp, #28
 8007ec6:	bd30      	pop	{r4, r5, pc}

08007ec8 <SDMMC_CmdReadMultiBlock>:
{
 8007ec8:	b530      	push	{r4, r5, lr}
 8007eca:	b087      	sub	sp, #28
 8007ecc:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8007ece:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8007ed0:	2512      	movs	r5, #18
 8007ed2:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007ed4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007ed8:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007eda:	2300      	movs	r3, #0
 8007edc:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007ede:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007ee2:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007ee4:	a901      	add	r1, sp, #4
 8007ee6:	f7ff fecf 	bl	8007c88 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8007eea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007eee:	4629      	mov	r1, r5
 8007ef0:	4620      	mov	r0, r4
 8007ef2:	f7ff ff07 	bl	8007d04 <SDMMC_GetCmdResp1>
}
 8007ef6:	b007      	add	sp, #28
 8007ef8:	bd30      	pop	{r4, r5, pc}

08007efa <SDMMC_CmdWriteSingleBlock>:
{
 8007efa:	b530      	push	{r4, r5, lr}
 8007efc:	b087      	sub	sp, #28
 8007efe:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8007f00:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8007f02:	2518      	movs	r5, #24
 8007f04:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007f06:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007f0a:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007f10:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007f14:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007f16:	a901      	add	r1, sp, #4
 8007f18:	f7ff feb6 	bl	8007c88 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8007f1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007f20:	4629      	mov	r1, r5
 8007f22:	4620      	mov	r0, r4
 8007f24:	f7ff feee 	bl	8007d04 <SDMMC_GetCmdResp1>
}
 8007f28:	b007      	add	sp, #28
 8007f2a:	bd30      	pop	{r4, r5, pc}

08007f2c <SDMMC_CmdWriteMultiBlock>:
{
 8007f2c:	b530      	push	{r4, r5, lr}
 8007f2e:	b087      	sub	sp, #28
 8007f30:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8007f32:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8007f34:	2519      	movs	r5, #25
 8007f36:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007f38:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007f3c:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007f3e:	2300      	movs	r3, #0
 8007f40:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007f42:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007f46:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007f48:	a901      	add	r1, sp, #4
 8007f4a:	f7ff fe9d 	bl	8007c88 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8007f4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007f52:	4629      	mov	r1, r5
 8007f54:	4620      	mov	r0, r4
 8007f56:	f7ff fed5 	bl	8007d04 <SDMMC_GetCmdResp1>
}
 8007f5a:	b007      	add	sp, #28
 8007f5c:	bd30      	pop	{r4, r5, pc}
	...

08007f60 <SDMMC_CmdStopTransfer>:
{
 8007f60:	b530      	push	{r4, r5, lr}
 8007f62:	b087      	sub	sp, #28
 8007f64:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 8007f66:	2300      	movs	r3, #0
 8007f68:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8007f6a:	250c      	movs	r5, #12
 8007f6c:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007f6e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007f72:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007f74:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007f76:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007f7a:	9305      	str	r3, [sp, #20]
  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 8007f7c:	68c3      	ldr	r3, [r0, #12]
 8007f7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f82:	60c3      	str	r3, [r0, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 8007f84:	68c3      	ldr	r3, [r0, #12]
 8007f86:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007f8a:	60c3      	str	r3, [r0, #12]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007f8c:	a901      	add	r1, sp, #4
 8007f8e:	f7ff fe7b 	bl	8007c88 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8007f92:	4a08      	ldr	r2, [pc, #32]	@ (8007fb4 <SDMMC_CmdStopTransfer+0x54>)
 8007f94:	4629      	mov	r1, r5
 8007f96:	4620      	mov	r0, r4
 8007f98:	f7ff feb4 	bl	8007d04 <SDMMC_GetCmdResp1>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 8007f9c:	68e3      	ldr	r3, [r4, #12]
 8007f9e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007fa2:	60e3      	str	r3, [r4, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 8007fa4:	f1b0 7f00 	cmp.w	r0, #33554432	@ 0x2000000
 8007fa8:	d001      	beq.n	8007fae <SDMMC_CmdStopTransfer+0x4e>
}
 8007faa:	b007      	add	sp, #28
 8007fac:	bd30      	pop	{r4, r5, pc}
    errorstate = SDMMC_ERROR_NONE;
 8007fae:	2000      	movs	r0, #0
  return errorstate;
 8007fb0:	e7fb      	b.n	8007faa <SDMMC_CmdStopTransfer+0x4a>
 8007fb2:	bf00      	nop
 8007fb4:	05f5e100 	.word	0x05f5e100

08007fb8 <SDMMC_CmdSelDesel>:
{
 8007fb8:	b530      	push	{r4, r5, lr}
 8007fba:	b087      	sub	sp, #28
 8007fbc:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8007fbe:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8007fc0:	2507      	movs	r5, #7
 8007fc2:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007fc4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007fc8:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007fca:	2300      	movs	r3, #0
 8007fcc:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007fce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007fd2:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007fd4:	a901      	add	r1, sp, #4
 8007fd6:	f7ff fe57 	bl	8007c88 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8007fda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007fde:	4629      	mov	r1, r5
 8007fe0:	4620      	mov	r0, r4
 8007fe2:	f7ff fe8f 	bl	8007d04 <SDMMC_GetCmdResp1>
}
 8007fe6:	b007      	add	sp, #28
 8007fe8:	bd30      	pop	{r4, r5, pc}

08007fea <SDMMC_CmdAppCommand>:
{
 8007fea:	b530      	push	{r4, r5, lr}
 8007fec:	b087      	sub	sp, #28
 8007fee:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8007ff0:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8007ff2:	2537      	movs	r5, #55	@ 0x37
 8007ff4:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007ff6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007ffa:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008000:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008004:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008006:	a901      	add	r1, sp, #4
 8008008:	f7ff fe3e 	bl	8007c88 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800800c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008010:	4629      	mov	r1, r5
 8008012:	4620      	mov	r0, r4
 8008014:	f7ff fe76 	bl	8007d04 <SDMMC_GetCmdResp1>
}
 8008018:	b007      	add	sp, #28
 800801a:	bd30      	pop	{r4, r5, pc}

0800801c <SDMMC_CmdBusWidth>:
{
 800801c:	b530      	push	{r4, r5, lr}
 800801e:	b087      	sub	sp, #28
 8008020:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8008022:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8008024:	2506      	movs	r5, #6
 8008026:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008028:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800802c:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800802e:	2300      	movs	r3, #0
 8008030:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008032:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008036:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008038:	a901      	add	r1, sp, #4
 800803a:	f7ff fe25 	bl	8007c88 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800803e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008042:	4629      	mov	r1, r5
 8008044:	4620      	mov	r0, r4
 8008046:	f7ff fe5d 	bl	8007d04 <SDMMC_GetCmdResp1>
}
 800804a:	b007      	add	sp, #28
 800804c:	bd30      	pop	{r4, r5, pc}

0800804e <SDMMC_CmdSendSCR>:
{
 800804e:	b530      	push	{r4, r5, lr}
 8008050:	b087      	sub	sp, #28
 8008052:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 8008054:	2300      	movs	r3, #0
 8008056:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8008058:	2533      	movs	r5, #51	@ 0x33
 800805a:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800805c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008060:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008062:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008064:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008068:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800806a:	a901      	add	r1, sp, #4
 800806c:	f7ff fe0c 	bl	8007c88 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8008070:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008074:	4629      	mov	r1, r5
 8008076:	4620      	mov	r0, r4
 8008078:	f7ff fe44 	bl	8007d04 <SDMMC_GetCmdResp1>
}
 800807c:	b007      	add	sp, #28
 800807e:	bd30      	pop	{r4, r5, pc}

08008080 <SDMMC_CmdSendStatus>:
{
 8008080:	b530      	push	{r4, r5, lr}
 8008082:	b087      	sub	sp, #28
 8008084:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = Argument;
 8008086:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8008088:	250d      	movs	r5, #13
 800808a:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800808c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008090:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008092:	2300      	movs	r3, #0
 8008094:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008096:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800809a:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800809c:	a901      	add	r1, sp, #4
 800809e:	f7ff fdf3 	bl	8007c88 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 80080a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80080a6:	4629      	mov	r1, r5
 80080a8:	4620      	mov	r0, r4
 80080aa:	f7ff fe2b 	bl	8007d04 <SDMMC_GetCmdResp1>
}
 80080ae:	b007      	add	sp, #28
 80080b0:	bd30      	pop	{r4, r5, pc}

080080b2 <SDMMC_CmdStatusRegister>:
{
 80080b2:	b530      	push	{r4, r5, lr}
 80080b4:	b087      	sub	sp, #28
 80080b6:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 80080b8:	2300      	movs	r3, #0
 80080ba:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 80080bc:	250d      	movs	r5, #13
 80080be:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80080c0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80080c4:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80080c6:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80080c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80080cc:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80080ce:	a901      	add	r1, sp, #4
 80080d0:	f7ff fdda 	bl	8007c88 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 80080d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80080d8:	4629      	mov	r1, r5
 80080da:	4620      	mov	r0, r4
 80080dc:	f7ff fe12 	bl	8007d04 <SDMMC_GetCmdResp1>
}
 80080e0:	b007      	add	sp, #28
 80080e2:	bd30      	pop	{r4, r5, pc}

080080e4 <SDMMC_GetCmdResp2>:
{
 80080e4:	4601      	mov	r1, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80080e6:	4b14      	ldr	r3, [pc, #80]	@ (8008138 <SDMMC_GetCmdResp2+0x54>)
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	4a14      	ldr	r2, [pc, #80]	@ (800813c <SDMMC_GetCmdResp2+0x58>)
 80080ec:	fba2 2303 	umull	r2, r3, r2, r3
 80080f0:	0a5b      	lsrs	r3, r3, #9
 80080f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80080f6:	fb02 f303 	mul.w	r3, r2, r3
    if (count-- == 0U)
 80080fa:	461a      	mov	r2, r3
 80080fc:	3b01      	subs	r3, #1
 80080fe:	b1ba      	cbz	r2, 8008130 <SDMMC_GetCmdResp2+0x4c>
    sta_reg = SDMMCx->STA;
 8008100:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8008102:	f012 0f45 	tst.w	r2, #69	@ 0x45
 8008106:	d0f8      	beq.n	80080fa <SDMMC_GetCmdResp2+0x16>
 8008108:	f412 5f00 	tst.w	r2, #8192	@ 0x2000
 800810c:	d1f5      	bne.n	80080fa <SDMMC_GetCmdResp2+0x16>
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800810e:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 8008110:	f013 0f04 	tst.w	r3, #4
 8008114:	d106      	bne.n	8008124 <SDMMC_GetCmdResp2+0x40>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8008116:	6b48      	ldr	r0, [r1, #52]	@ 0x34
 8008118:	f010 0001 	ands.w	r0, r0, #1
 800811c:	d105      	bne.n	800812a <SDMMC_GetCmdResp2+0x46>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800811e:	4b08      	ldr	r3, [pc, #32]	@ (8008140 <SDMMC_GetCmdResp2+0x5c>)
 8008120:	638b      	str	r3, [r1, #56]	@ 0x38
  return SDMMC_ERROR_NONE;
 8008122:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8008124:	2004      	movs	r0, #4
 8008126:	6388      	str	r0, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008128:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800812a:	2001      	movs	r0, #1
 800812c:	6388      	str	r0, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800812e:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8008130:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 8008134:	4770      	bx	lr
 8008136:	bf00      	nop
 8008138:	20000008 	.word	0x20000008
 800813c:	10624dd3 	.word	0x10624dd3
 8008140:	002000c5 	.word	0x002000c5

08008144 <SDMMC_CmdSendCID>:
{
 8008144:	b510      	push	{r4, lr}
 8008146:	b086      	sub	sp, #24
 8008148:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 800814a:	2300      	movs	r3, #0
 800814c:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800814e:	2202      	movs	r2, #2
 8008150:	9202      	str	r2, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8008152:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8008156:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008158:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800815a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800815e:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008160:	a901      	add	r1, sp, #4
 8008162:	f7ff fd91 	bl	8007c88 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8008166:	4620      	mov	r0, r4
 8008168:	f7ff ffbc 	bl	80080e4 <SDMMC_GetCmdResp2>
}
 800816c:	b006      	add	sp, #24
 800816e:	bd10      	pop	{r4, pc}

08008170 <SDMMC_CmdSendCSD>:
{
 8008170:	b510      	push	{r4, lr}
 8008172:	b086      	sub	sp, #24
 8008174:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = Argument;
 8008176:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8008178:	2309      	movs	r3, #9
 800817a:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800817c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8008180:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008182:	2300      	movs	r3, #0
 8008184:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008186:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800818a:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800818c:	a901      	add	r1, sp, #4
 800818e:	f7ff fd7b 	bl	8007c88 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8008192:	4620      	mov	r0, r4
 8008194:	f7ff ffa6 	bl	80080e4 <SDMMC_GetCmdResp2>
}
 8008198:	b006      	add	sp, #24
 800819a:	bd10      	pop	{r4, pc}

0800819c <SDMMC_GetCmdResp3>:
{
 800819c:	4601      	mov	r1, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800819e:	4b10      	ldr	r3, [pc, #64]	@ (80081e0 <SDMMC_GetCmdResp3+0x44>)
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	4a10      	ldr	r2, [pc, #64]	@ (80081e4 <SDMMC_GetCmdResp3+0x48>)
 80081a4:	fba2 2303 	umull	r2, r3, r2, r3
 80081a8:	0a5b      	lsrs	r3, r3, #9
 80081aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80081ae:	fb02 f303 	mul.w	r3, r2, r3
    if (count-- == 0U)
 80081b2:	461a      	mov	r2, r3
 80081b4:	3b01      	subs	r3, #1
 80081b6:	b182      	cbz	r2, 80081da <SDMMC_GetCmdResp3+0x3e>
    sta_reg = SDMMCx->STA;
 80081b8:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80081ba:	f012 0f45 	tst.w	r2, #69	@ 0x45
 80081be:	d0f8      	beq.n	80081b2 <SDMMC_GetCmdResp3+0x16>
 80081c0:	f412 5f00 	tst.w	r2, #8192	@ 0x2000
 80081c4:	d1f5      	bne.n	80081b2 <SDMMC_GetCmdResp3+0x16>
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80081c6:	6b48      	ldr	r0, [r1, #52]	@ 0x34
 80081c8:	f010 0004 	ands.w	r0, r0, #4
 80081cc:	d102      	bne.n	80081d4 <SDMMC_GetCmdResp3+0x38>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80081ce:	4b06      	ldr	r3, [pc, #24]	@ (80081e8 <SDMMC_GetCmdResp3+0x4c>)
 80081d0:	638b      	str	r3, [r1, #56]	@ 0x38
  return SDMMC_ERROR_NONE;
 80081d2:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80081d4:	2004      	movs	r0, #4
 80081d6:	6388      	str	r0, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80081d8:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 80081da:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 80081de:	4770      	bx	lr
 80081e0:	20000008 	.word	0x20000008
 80081e4:	10624dd3 	.word	0x10624dd3
 80081e8:	002000c5 	.word	0x002000c5

080081ec <SDMMC_CmdAppOperCommand>:
{
 80081ec:	b510      	push	{r4, lr}
 80081ee:	b086      	sub	sp, #24
 80081f0:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = Argument;
 80081f2:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80081f4:	2329      	movs	r3, #41	@ 0x29
 80081f6:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80081f8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80081fc:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80081fe:	2300      	movs	r3, #0
 8008200:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008202:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008206:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008208:	a901      	add	r1, sp, #4
 800820a:	f7ff fd3d 	bl	8007c88 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800820e:	4620      	mov	r0, r4
 8008210:	f7ff ffc4 	bl	800819c <SDMMC_GetCmdResp3>
}
 8008214:	b006      	add	sp, #24
 8008216:	bd10      	pop	{r4, pc}

08008218 <SDMMC_GetCmdResp6>:
{
 8008218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800821a:	4605      	mov	r5, r0
 800821c:	460e      	mov	r6, r1
 800821e:	4617      	mov	r7, r2
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8008220:	4b23      	ldr	r3, [pc, #140]	@ (80082b0 <SDMMC_GetCmdResp6+0x98>)
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	4a23      	ldr	r2, [pc, #140]	@ (80082b4 <SDMMC_GetCmdResp6+0x9c>)
 8008226:	fba2 2303 	umull	r2, r3, r2, r3
 800822a:	0a5b      	lsrs	r3, r3, #9
 800822c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008230:	fb02 f303 	mul.w	r3, r2, r3
    if (count-- == 0U)
 8008234:	461a      	mov	r2, r3
 8008236:	3b01      	subs	r3, #1
 8008238:	b38a      	cbz	r2, 800829e <SDMMC_GetCmdResp6+0x86>
    sta_reg = SDMMCx->STA;
 800823a:	6b6c      	ldr	r4, [r5, #52]	@ 0x34
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800823c:	f014 0f45 	tst.w	r4, #69	@ 0x45
 8008240:	d0f8      	beq.n	8008234 <SDMMC_GetCmdResp6+0x1c>
 8008242:	f414 5f00 	tst.w	r4, #8192	@ 0x2000
 8008246:	d1f5      	bne.n	8008234 <SDMMC_GetCmdResp6+0x1c>
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8008248:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800824a:	f013 0f04 	tst.w	r3, #4
 800824e:	d106      	bne.n	800825e <SDMMC_GetCmdResp6+0x46>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8008250:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8008252:	f013 0f01 	tst.w	r3, #1
 8008256:	d005      	beq.n	8008264 <SDMMC_GetCmdResp6+0x4c>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8008258:	2001      	movs	r0, #1
 800825a:	63a8      	str	r0, [r5, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800825c:	e021      	b.n	80082a2 <SDMMC_GetCmdResp6+0x8a>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800825e:	2004      	movs	r0, #4
 8008260:	63a8      	str	r0, [r5, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008262:	e01e      	b.n	80082a2 <SDMMC_GetCmdResp6+0x8a>
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8008264:	4628      	mov	r0, r5
 8008266:	f7ff fd21 	bl	8007cac <SDMMC_GetCommandResponse>
 800826a:	42b0      	cmp	r0, r6
 800826c:	d001      	beq.n	8008272 <SDMMC_GetCmdResp6+0x5a>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800826e:	2001      	movs	r0, #1
 8008270:	e017      	b.n	80082a2 <SDMMC_GetCmdResp6+0x8a>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8008272:	4b11      	ldr	r3, [pc, #68]	@ (80082b8 <SDMMC_GetCmdResp6+0xa0>)
 8008274:	63ab      	str	r3, [r5, #56]	@ 0x38
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8008276:	2100      	movs	r1, #0
 8008278:	4628      	mov	r0, r5
 800827a:	f7ff fd1a 	bl	8007cb2 <SDMMC_GetResponse>
 800827e:	4603      	mov	r3, r0
  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 8008280:	f410 4060 	ands.w	r0, r0, #57344	@ 0xe000
 8008284:	d008      	beq.n	8008298 <SDMMC_GetCmdResp6+0x80>
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8008286:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 800828a:	d10b      	bne.n	80082a4 <SDMMC_GetCmdResp6+0x8c>
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800828c:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8008290:	d00b      	beq.n	80082aa <SDMMC_GetCmdResp6+0x92>
    return SDMMC_ERROR_COM_CRC_FAILED;
 8008292:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8008296:	e004      	b.n	80082a2 <SDMMC_GetCmdResp6+0x8a>
    *pRCA = (uint16_t)(response_r1 >> 16);
 8008298:	0c1b      	lsrs	r3, r3, #16
 800829a:	803b      	strh	r3, [r7, #0]
    return SDMMC_ERROR_NONE;
 800829c:	e001      	b.n	80082a2 <SDMMC_GetCmdResp6+0x8a>
      return SDMMC_ERROR_TIMEOUT;
 800829e:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 80082a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return SDMMC_ERROR_ILLEGAL_CMD;
 80082a4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80082a8:	e7fb      	b.n	80082a2 <SDMMC_GetCmdResp6+0x8a>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80082aa:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 80082ae:	e7f8      	b.n	80082a2 <SDMMC_GetCmdResp6+0x8a>
 80082b0:	20000008 	.word	0x20000008
 80082b4:	10624dd3 	.word	0x10624dd3
 80082b8:	002000c5 	.word	0x002000c5

080082bc <SDMMC_CmdSetRelAdd>:
{
 80082bc:	b570      	push	{r4, r5, r6, lr}
 80082be:	b086      	sub	sp, #24
 80082c0:	4604      	mov	r4, r0
 80082c2:	460d      	mov	r5, r1
  sdmmc_cmdinit.Argument         = 0U;
 80082c4:	2300      	movs	r3, #0
 80082c6:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80082c8:	2603      	movs	r6, #3
 80082ca:	9602      	str	r6, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80082cc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80082d0:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80082d2:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80082d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80082d8:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80082da:	a901      	add	r1, sp, #4
 80082dc:	f7ff fcd4 	bl	8007c88 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 80082e0:	462a      	mov	r2, r5
 80082e2:	4631      	mov	r1, r6
 80082e4:	4620      	mov	r0, r4
 80082e6:	f7ff ff97 	bl	8008218 <SDMMC_GetCmdResp6>
}
 80082ea:	b006      	add	sp, #24
 80082ec:	bd70      	pop	{r4, r5, r6, pc}
	...

080082f0 <SDMMC_GetCmdResp7>:
{
 80082f0:	4601      	mov	r1, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80082f2:	4b16      	ldr	r3, [pc, #88]	@ (800834c <SDMMC_GetCmdResp7+0x5c>)
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	4a16      	ldr	r2, [pc, #88]	@ (8008350 <SDMMC_GetCmdResp7+0x60>)
 80082f8:	fba2 2303 	umull	r2, r3, r2, r3
 80082fc:	0a5b      	lsrs	r3, r3, #9
 80082fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008302:	fb02 f303 	mul.w	r3, r2, r3
    if (count-- == 0U)
 8008306:	461a      	mov	r2, r3
 8008308:	3b01      	subs	r3, #1
 800830a:	b1e2      	cbz	r2, 8008346 <SDMMC_GetCmdResp7+0x56>
    sta_reg = SDMMCx->STA;
 800830c:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800830e:	f012 0f45 	tst.w	r2, #69	@ 0x45
 8008312:	d0f8      	beq.n	8008306 <SDMMC_GetCmdResp7+0x16>
 8008314:	f412 5f00 	tst.w	r2, #8192	@ 0x2000
 8008318:	d1f5      	bne.n	8008306 <SDMMC_GetCmdResp7+0x16>
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800831a:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 800831c:	f013 0f04 	tst.w	r3, #4
 8008320:	d10b      	bne.n	800833a <SDMMC_GetCmdResp7+0x4a>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8008322:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 8008324:	f013 0301 	ands.w	r3, r3, #1
 8008328:	d10a      	bne.n	8008340 <SDMMC_GetCmdResp7+0x50>
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800832a:	6b48      	ldr	r0, [r1, #52]	@ 0x34
 800832c:	f010 0040 	ands.w	r0, r0, #64	@ 0x40
 8008330:	d00b      	beq.n	800834a <SDMMC_GetCmdResp7+0x5a>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8008332:	2240      	movs	r2, #64	@ 0x40
 8008334:	638a      	str	r2, [r1, #56]	@ 0x38
  return SDMMC_ERROR_NONE;
 8008336:	4618      	mov	r0, r3
 8008338:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800833a:	2004      	movs	r0, #4
 800833c:	6388      	str	r0, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800833e:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8008340:	2001      	movs	r0, #1
 8008342:	6388      	str	r0, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008344:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8008346:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 800834a:	4770      	bx	lr
 800834c:	20000008 	.word	0x20000008
 8008350:	10624dd3 	.word	0x10624dd3

08008354 <SDMMC_CmdOperCond>:
{
 8008354:	b510      	push	{r4, lr}
 8008356:	b086      	sub	sp, #24
 8008358:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800835a:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800835e:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8008360:	2308      	movs	r3, #8
 8008362:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008364:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008368:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800836a:	2300      	movs	r3, #0
 800836c:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800836e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008372:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008374:	a901      	add	r1, sp, #4
 8008376:	f7ff fc87 	bl	8007c88 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800837a:	4620      	mov	r0, r4
 800837c:	f7ff ffb8 	bl	80082f0 <SDMMC_GetCmdResp7>
}
 8008380:	b006      	add	sp, #24
 8008382:	bd10      	pop	{r4, pc}

08008384 <MX_FATFS_Init>:

extern RTC_HandleTypeDef hrtc;
/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8008384:	b508      	push	{r3, lr}
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8008386:	4903      	ldr	r1, [pc, #12]	@ (8008394 <MX_FATFS_Init+0x10>)
 8008388:	4803      	ldr	r0, [pc, #12]	@ (8008398 <MX_FATFS_Init+0x14>)
 800838a:	f002 faef 	bl	800a96c <FATFS_LinkDriver>
 800838e:	4b03      	ldr	r3, [pc, #12]	@ (800839c <MX_FATFS_Init+0x18>)
 8008390:	7018      	strb	r0, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8008392:	bd08      	pop	{r3, pc}
 8008394:	20000c38 	.word	0x20000c38
 8008398:	0800c448 	.word	0x0800c448
 800839c:	20000c3c 	.word	0x20000c3c

080083a0 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80083a0:	b530      	push	{r4, r5, lr}
 80083a2:	b087      	sub	sp, #28
  /* USER CODE BEGIN get_fattime */
    RTC_TimeTypeDef sTime = {0};
 80083a4:	2400      	movs	r4, #0
 80083a6:	9401      	str	r4, [sp, #4]
 80083a8:	9402      	str	r4, [sp, #8]
 80083aa:	9403      	str	r4, [sp, #12]
 80083ac:	9404      	str	r4, [sp, #16]
 80083ae:	9405      	str	r4, [sp, #20]
    RTC_DateTypeDef sDate = {0};
 80083b0:	9400      	str	r4, [sp, #0]

    /* 1. 현재 RTC 시간과 날짜 읽기 
       (순서 중요: GetTime -> GetDate) */
    HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80083b2:	4d12      	ldr	r5, [pc, #72]	@ (80083fc <get_fattime+0x5c>)
 80083b4:	4622      	mov	r2, r4
 80083b6:	a901      	add	r1, sp, #4
 80083b8:	4628      	mov	r0, r5
 80083ba:	f7fd feb6 	bl	800612a <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80083be:	4622      	mov	r2, r4
 80083c0:	4669      	mov	r1, sp
 80083c2:	4628      	mov	r0, r5
 80083c4:	f7fd fed7 	bl	8006176 <HAL_RTC_GetDate>

    /* 2. FatFs 포맷으로 변환하여 반환 */
    return (DWORD)(
        ((sDate.Year + 2000 - 1980) << 25) |  // 연도: 1980년 기준 (STM32 RTC는 보통 2000년 기준이므로 보정)
 80083c8:	f89d 2003 	ldrb.w	r2, [sp, #3]
 80083cc:	3214      	adds	r2, #20
        (sDate.Month << 21) |                 // 월
 80083ce:	f89d 3001 	ldrb.w	r3, [sp, #1]
 80083d2:	055b      	lsls	r3, r3, #21
        ((sDate.Year + 2000 - 1980) << 25) |  // 연도: 1980년 기준 (STM32 RTC는 보통 2000년 기준이므로 보정)
 80083d4:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
        (sDate.Date << 16) |                  // 일
 80083d8:	f89d 2002 	ldrb.w	r2, [sp, #2]
        (sDate.Month << 21) |                 // 월
 80083dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        (sTime.Hours << 11) |                 // 시
 80083e0:	f89d 2004 	ldrb.w	r2, [sp, #4]
        (sDate.Date << 16) |                  // 일
 80083e4:	ea43 23c2 	orr.w	r3, r3, r2, lsl #11
        (sTime.Minutes << 5) |                // 분
 80083e8:	f89d 2005 	ldrb.w	r2, [sp, #5]
        (sTime.Hours << 11) |                 // 시
 80083ec:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
        (sTime.Seconds / 2)                   // 초 (2초 단위)
 80083f0:	f89d 0006 	ldrb.w	r0, [sp, #6]
    );
  /* USER CODE END get_fattime */
}
 80083f4:	ea43 0050 	orr.w	r0, r3, r0, lsr #1
 80083f8:	b007      	add	sp, #28
 80083fa:	bd30      	pop	{r4, r5, pc}
 80083fc:	20000408 	.word	0x20000408

08008400 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8008400:	b500      	push	{lr}
 8008402:	b083      	sub	sp, #12
  uint8_t sd_state = MSD_OK;

  if (HAL_SD_ReadBlocks(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 8008404:	9300      	str	r3, [sp, #0]
 8008406:	4613      	mov	r3, r2
 8008408:	460a      	mov	r2, r1
 800840a:	4601      	mov	r1, r0
 800840c:	4803      	ldr	r0, [pc, #12]	@ (800841c <BSP_SD_ReadBlocks+0x1c>)
 800840e:	f7fe f977 	bl	8006700 <HAL_SD_ReadBlocks>
 8008412:	b100      	cbz	r0, 8008416 <BSP_SD_ReadBlocks+0x16>
  {
    sd_state = MSD_ERROR;
 8008414:	2001      	movs	r0, #1
  }

  return sd_state;
}
 8008416:	b003      	add	sp, #12
 8008418:	f85d fb04 	ldr.w	pc, [sp], #4
 800841c:	2000038c 	.word	0x2000038c

08008420 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8008420:	b500      	push	{lr}
 8008422:	b083      	sub	sp, #12
  uint8_t sd_state = MSD_OK;

  if (HAL_SD_WriteBlocks(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 8008424:	9300      	str	r3, [sp, #0]
 8008426:	4613      	mov	r3, r2
 8008428:	460a      	mov	r2, r1
 800842a:	4601      	mov	r1, r0
 800842c:	4803      	ldr	r0, [pc, #12]	@ (800843c <BSP_SD_WriteBlocks+0x1c>)
 800842e:	f7fe fa69 	bl	8006904 <HAL_SD_WriteBlocks>
 8008432:	b100      	cbz	r0, 8008436 <BSP_SD_WriteBlocks+0x16>
  {
    sd_state = MSD_ERROR;
 8008434:	2001      	movs	r0, #1
  }

  return sd_state;
}
 8008436:	b003      	add	sp, #12
 8008438:	f85d fb04 	ldr.w	pc, [sp], #4
 800843c:	2000038c 	.word	0x2000038c

08008440 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8008440:	b508      	push	{r3, lr}
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8008442:	4803      	ldr	r0, [pc, #12]	@ (8008450 <BSP_SD_GetCardState+0x10>)
 8008444:	f7fe fe54 	bl	80070f0 <HAL_SD_GetCardState>
}
 8008448:	3804      	subs	r0, #4
 800844a:	bf18      	it	ne
 800844c:	2001      	movne	r0, #1
 800844e:	bd08      	pop	{r3, pc}
 8008450:	2000038c 	.word	0x2000038c

08008454 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8008454:	b508      	push	{r3, lr}
 8008456:	4601      	mov	r1, r0
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8008458:	4801      	ldr	r0, [pc, #4]	@ (8008460 <BSP_SD_GetCardInfo+0xc>)
 800845a:	f7fe fd8b 	bl	8006f74 <HAL_SD_GetCardInfo>
}
 800845e:	bd08      	pop	{r3, pc}
 8008460:	2000038c 	.word	0x2000038c

08008464 <BSP_SD_WriteCpltCallback>:
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_WriteCpltCallback(void)
{

}
 8008464:	4770      	bx	lr

08008466 <HAL_SD_TxCpltCallback>:
{
 8008466:	b508      	push	{r3, lr}
  BSP_SD_WriteCpltCallback();
 8008468:	f7ff fffc 	bl	8008464 <BSP_SD_WriteCpltCallback>
}
 800846c:	bd08      	pop	{r3, pc}

0800846e <BSP_SD_ReadCpltCallback>:
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_ReadCpltCallback(void)
{

}
 800846e:	4770      	bx	lr

08008470 <HAL_SD_RxCpltCallback>:
{
 8008470:	b508      	push	{r3, lr}
  BSP_SD_ReadCpltCallback();
 8008472:	f7ff fffc 	bl	800846e <BSP_SD_ReadCpltCallback>
}
 8008476:	bd08      	pop	{r3, pc}

08008478 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8008478:	b500      	push	{lr}
 800847a:	b083      	sub	sp, #12
  __IO uint8_t status = SD_PRESENT;
 800847c:	2301      	movs	r3, #1
 800847e:	f88d 3007 	strb.w	r3, [sp, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8008482:	f000 f823 	bl	80084cc <BSP_PlatformIsDetected>
 8008486:	b910      	cbnz	r0, 800848e <BSP_SD_IsDetected+0x16>
  {
    status = SD_NOT_PRESENT;
 8008488:	2300      	movs	r3, #0
 800848a:	f88d 3007 	strb.w	r3, [sp, #7]
  }

  return status;
 800848e:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8008492:	b003      	add	sp, #12
 8008494:	f85d fb04 	ldr.w	pc, [sp], #4

08008498 <BSP_SD_Init>:
{
 8008498:	b538      	push	{r3, r4, r5, lr}
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800849a:	f7ff ffed 	bl	8008478 <BSP_SD_IsDetected>
 800849e:	2801      	cmp	r0, #1
 80084a0:	d002      	beq.n	80084a8 <BSP_SD_Init+0x10>
    return MSD_ERROR_SD_NOT_PRESENT;
 80084a2:	2502      	movs	r5, #2
}
 80084a4:	4628      	mov	r0, r5
 80084a6:	bd38      	pop	{r3, r4, r5, pc}
 80084a8:	4604      	mov	r4, r0
  sd_state = HAL_SD_Init(&hsd1);
 80084aa:	4807      	ldr	r0, [pc, #28]	@ (80084c8 <BSP_SD_Init+0x30>)
 80084ac:	f7fe fe31 	bl	8007112 <HAL_SD_Init>
  if (sd_state == MSD_OK)
 80084b0:	4605      	mov	r5, r0
 80084b2:	2800      	cmp	r0, #0
 80084b4:	d1f6      	bne.n	80084a4 <BSP_SD_Init+0xc>
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 80084b6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80084ba:	4803      	ldr	r0, [pc, #12]	@ (80084c8 <BSP_SD_Init+0x30>)
 80084bc:	f7fe fd6c 	bl	8006f98 <HAL_SD_ConfigWideBusOperation>
 80084c0:	2800      	cmp	r0, #0
 80084c2:	d0ef      	beq.n	80084a4 <BSP_SD_Init+0xc>
      sd_state = MSD_ERROR;
 80084c4:	4625      	mov	r5, r4
 80084c6:	e7ed      	b.n	80084a4 <BSP_SD_Init+0xc>
 80084c8:	2000038c 	.word	0x2000038c

080084cc <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 80084cc:	b508      	push	{r3, lr}
    uint8_t status = SD_PRESENT;
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 80084ce:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80084d2:	4804      	ldr	r0, [pc, #16]	@ (80084e4 <BSP_PlatformIsDetected+0x18>)
 80084d4:	f7fb f972 	bl	80037bc <HAL_GPIO_ReadPin>
 80084d8:	b908      	cbnz	r0, 80084de <BSP_PlatformIsDetected+0x12>
    uint8_t status = SD_PRESENT;
 80084da:	2001      	movs	r0, #1
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
}
 80084dc:	bd08      	pop	{r3, pc}
        status = SD_NOT_PRESENT;
 80084de:	2000      	movs	r0, #0
 80084e0:	e7fc      	b.n	80084dc <BSP_PlatformIsDetected+0x10>
 80084e2:	bf00      	nop
 80084e4:	58020000 	.word	0x58020000

080084e8 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 80084e8:	b508      	push	{r3, lr}
  Stat = STA_NOINIT;
 80084ea:	4b07      	ldr	r3, [pc, #28]	@ (8008508 <SD_CheckStatus+0x20>)
 80084ec:	2201      	movs	r2, #1
 80084ee:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 80084f0:	f7ff ffa6 	bl	8008440 <BSP_SD_GetCardState>
 80084f4:	b920      	cbnz	r0, 8008500 <SD_CheckStatus+0x18>
  {
    Stat &= ~STA_NOINIT;
 80084f6:	4a04      	ldr	r2, [pc, #16]	@ (8008508 <SD_CheckStatus+0x20>)
 80084f8:	7813      	ldrb	r3, [r2, #0]
 80084fa:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80084fe:	7013      	strb	r3, [r2, #0]
  }

  return Stat;
 8008500:	4b01      	ldr	r3, [pc, #4]	@ (8008508 <SD_CheckStatus+0x20>)
 8008502:	7818      	ldrb	r0, [r3, #0]
}
 8008504:	bd08      	pop	{r3, pc}
 8008506:	bf00      	nop
 8008508:	20000014 	.word	0x20000014

0800850c <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800850c:	b510      	push	{r4, lr}
 800850e:	4604      	mov	r4, r0
Stat = STA_NOINIT;
 8008510:	4b07      	ldr	r3, [pc, #28]	@ (8008530 <SD_initialize+0x24>)
 8008512:	2201      	movs	r2, #1
 8008514:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8008516:	f7ff ffbf 	bl	8008498 <BSP_SD_Init>
 800851a:	b110      	cbz	r0, 8008522 <SD_initialize+0x16>

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800851c:	4b04      	ldr	r3, [pc, #16]	@ (8008530 <SD_initialize+0x24>)
 800851e:	7818      	ldrb	r0, [r3, #0]
}
 8008520:	bd10      	pop	{r4, pc}
    Stat = SD_CheckStatus(lun);
 8008522:	4620      	mov	r0, r4
 8008524:	f7ff ffe0 	bl	80084e8 <SD_CheckStatus>
 8008528:	4b01      	ldr	r3, [pc, #4]	@ (8008530 <SD_initialize+0x24>)
 800852a:	7018      	strb	r0, [r3, #0]
 800852c:	e7f6      	b.n	800851c <SD_initialize+0x10>
 800852e:	bf00      	nop
 8008530:	20000014 	.word	0x20000014

08008534 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8008534:	b508      	push	{r3, lr}
  return SD_CheckStatus(lun);
 8008536:	f7ff ffd7 	bl	80084e8 <SD_CheckStatus>
}
 800853a:	bd08      	pop	{r3, pc}

0800853c <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800853c:	b508      	push	{r3, lr}
 800853e:	4608      	mov	r0, r1
 8008540:	4611      	mov	r1, r2
 8008542:	461a      	mov	r2, r3
  DRESULT res = RES_ERROR;

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8008544:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8008548:	f7ff ff5a 	bl	8008400 <BSP_SD_ReadBlocks>
 800854c:	b930      	cbnz	r0, 800855c <SD_read+0x20>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 800854e:	f7ff ff77 	bl	8008440 <BSP_SD_GetCardState>
 8008552:	4603      	mov	r3, r0
 8008554:	2800      	cmp	r0, #0
 8008556:	d1fa      	bne.n	800854e <SD_read+0x12>
    }
    res = RES_OK;
  }

  return res;
}
 8008558:	4618      	mov	r0, r3
 800855a:	bd08      	pop	{r3, pc}
  DRESULT res = RES_ERROR;
 800855c:	2301      	movs	r3, #1
 800855e:	e7fb      	b.n	8008558 <SD_read+0x1c>

08008560 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8008560:	b508      	push	{r3, lr}
 8008562:	4608      	mov	r0, r1
 8008564:	4611      	mov	r1, r2
 8008566:	461a      	mov	r2, r3
  DRESULT res = RES_ERROR;

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 8008568:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800856c:	f7ff ff58 	bl	8008420 <BSP_SD_WriteBlocks>
 8008570:	b930      	cbnz	r0, 8008580 <SD_write+0x20>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 8008572:	f7ff ff65 	bl	8008440 <BSP_SD_GetCardState>
 8008576:	4603      	mov	r3, r0
 8008578:	2800      	cmp	r0, #0
 800857a:	d1fa      	bne.n	8008572 <SD_write+0x12>
    }
    res = RES_OK;
  }

  return res;
}
 800857c:	4618      	mov	r0, r3
 800857e:	bd08      	pop	{r3, pc}
  DRESULT res = RES_ERROR;
 8008580:	2301      	movs	r3, #1
 8008582:	e7fb      	b.n	800857c <SD_write+0x1c>

08008584 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8008584:	b530      	push	{r4, r5, lr}
 8008586:	b08b      	sub	sp, #44	@ 0x2c
  DRESULT res = RES_ERROR;
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8008588:	4b13      	ldr	r3, [pc, #76]	@ (80085d8 <SD_ioctl+0x54>)
 800858a:	7818      	ldrb	r0, [r3, #0]
 800858c:	f010 0401 	ands.w	r4, r0, #1
 8008590:	d11b      	bne.n	80085ca <SD_ioctl+0x46>
 8008592:	4615      	mov	r5, r2

  switch (cmd)
 8008594:	2903      	cmp	r1, #3
 8008596:	d81c      	bhi.n	80085d2 <SD_ioctl+0x4e>
 8008598:	e8df f001 	tbb	[pc, r1]
 800859c:	100a0402 	.word	0x100a0402
 80085a0:	460c      	mov	r4, r1
 80085a2:	e013      	b.n	80085cc <SD_ioctl+0x48>
    res = RES_OK;
    break;

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 80085a4:	a801      	add	r0, sp, #4
 80085a6:	f7ff ff55 	bl	8008454 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80085aa:	9b07      	ldr	r3, [sp, #28]
 80085ac:	602b      	str	r3, [r5, #0]
    res = RES_OK;
    break;
 80085ae:	e00d      	b.n	80085cc <SD_ioctl+0x48>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80085b0:	a801      	add	r0, sp, #4
 80085b2:	f7ff ff4f 	bl	8008454 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80085b6:	9b08      	ldr	r3, [sp, #32]
 80085b8:	802b      	strh	r3, [r5, #0]
    res = RES_OK;
    break;
 80085ba:	e007      	b.n	80085cc <SD_ioctl+0x48>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80085bc:	a801      	add	r0, sp, #4
 80085be:	f7ff ff49 	bl	8008454 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 80085c2:	9b08      	ldr	r3, [sp, #32]
 80085c4:	0a5b      	lsrs	r3, r3, #9
 80085c6:	602b      	str	r3, [r5, #0]
    res = RES_OK;
    break;
 80085c8:	e000      	b.n	80085cc <SD_ioctl+0x48>
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80085ca:	2403      	movs	r4, #3
  default:
    res = RES_PARERR;
  }

  return res;
}
 80085cc:	4620      	mov	r0, r4
 80085ce:	b00b      	add	sp, #44	@ 0x2c
 80085d0:	bd30      	pop	{r4, r5, pc}
    res = RES_PARERR;
 80085d2:	2404      	movs	r4, #4
 80085d4:	e7fa      	b.n	80085cc <SD_ioctl+0x48>
 80085d6:	bf00      	nop
 80085d8:	20000014 	.word	0x20000014

080085dc <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80085dc:	b508      	push	{r3, lr}
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80085de:	4b04      	ldr	r3, [pc, #16]	@ (80085f0 <disk_status+0x14>)
 80085e0:	eb03 0280 	add.w	r2, r3, r0, lsl #2
 80085e4:	6852      	ldr	r2, [r2, #4]
 80085e6:	6852      	ldr	r2, [r2, #4]
 80085e8:	4403      	add	r3, r0
 80085ea:	7a18      	ldrb	r0, [r3, #8]
 80085ec:	4790      	blx	r2
  return stat;
}
 80085ee:	bd08      	pop	{r3, pc}
 80085f0:	20000d18 	.word	0x20000d18

080085f4 <disk_initialize>:
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
  DSTATUS stat = RES_OK;

  if(disk.is_initialized[pdrv] == 0)
 80085f4:	4b09      	ldr	r3, [pc, #36]	@ (800861c <disk_initialize+0x28>)
 80085f6:	5c1b      	ldrb	r3, [r3, r0]
 80085f8:	b973      	cbnz	r3, 8008618 <disk_initialize+0x24>
{
 80085fa:	b510      	push	{r4, lr}
 80085fc:	4604      	mov	r4, r0
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80085fe:	4b07      	ldr	r3, [pc, #28]	@ (800861c <disk_initialize+0x28>)
 8008600:	eb03 0280 	add.w	r2, r3, r0, lsl #2
 8008604:	6852      	ldr	r2, [r2, #4]
 8008606:	6812      	ldr	r2, [r2, #0]
 8008608:	4403      	add	r3, r0
 800860a:	7a18      	ldrb	r0, [r3, #8]
 800860c:	4790      	blx	r2
    if(stat == RES_OK)
 800860e:	b910      	cbnz	r0, 8008616 <disk_initialize+0x22>
    {
      disk.is_initialized[pdrv] = 1;
 8008610:	4b02      	ldr	r3, [pc, #8]	@ (800861c <disk_initialize+0x28>)
 8008612:	2201      	movs	r2, #1
 8008614:	551a      	strb	r2, [r3, r4]
    }
  }
  return stat;
}
 8008616:	bd10      	pop	{r4, pc}
  DSTATUS stat = RES_OK;
 8008618:	2000      	movs	r0, #0
}
 800861a:	4770      	bx	lr
 800861c:	20000d18 	.word	0x20000d18

08008620 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8008620:	b538      	push	{r3, r4, r5, lr}
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8008622:	4c04      	ldr	r4, [pc, #16]	@ (8008634 <disk_read+0x14>)
 8008624:	eb04 0580 	add.w	r5, r4, r0, lsl #2
 8008628:	686d      	ldr	r5, [r5, #4]
 800862a:	68ad      	ldr	r5, [r5, #8]
 800862c:	4404      	add	r4, r0
 800862e:	7a20      	ldrb	r0, [r4, #8]
 8008630:	47a8      	blx	r5
  return res;
}
 8008632:	bd38      	pop	{r3, r4, r5, pc}
 8008634:	20000d18 	.word	0x20000d18

08008638 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8008638:	b538      	push	{r3, r4, r5, lr}
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800863a:	4c04      	ldr	r4, [pc, #16]	@ (800864c <disk_write+0x14>)
 800863c:	eb04 0580 	add.w	r5, r4, r0, lsl #2
 8008640:	686d      	ldr	r5, [r5, #4]
 8008642:	68ed      	ldr	r5, [r5, #12]
 8008644:	4404      	add	r4, r0
 8008646:	7a20      	ldrb	r0, [r4, #8]
 8008648:	47a8      	blx	r5
  return res;
}
 800864a:	bd38      	pop	{r3, r4, r5, pc}
 800864c:	20000d18 	.word	0x20000d18

08008650 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8008650:	b510      	push	{r4, lr}
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8008652:	4b04      	ldr	r3, [pc, #16]	@ (8008664 <disk_ioctl+0x14>)
 8008654:	eb03 0480 	add.w	r4, r3, r0, lsl #2
 8008658:	6864      	ldr	r4, [r4, #4]
 800865a:	6924      	ldr	r4, [r4, #16]
 800865c:	4403      	add	r3, r0
 800865e:	7a18      	ldrb	r0, [r3, #8]
 8008660:	47a0      	blx	r4
  return res;
}
 8008662:	bd10      	pop	{r4, pc}
 8008664:	20000d18 	.word	0x20000d18

08008668 <ld_word>:
static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
	WORD rv;

	rv = ptr[1];
 8008668:	7842      	ldrb	r2, [r0, #1]
	rv = rv << 8 | ptr[0];
 800866a:	7800      	ldrb	r0, [r0, #0]
	return rv;
}
 800866c:	ea40 2002 	orr.w	r0, r0, r2, lsl #8
 8008670:	4770      	bx	lr

08008672 <ld_dword>:
static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
	DWORD rv;

	rv = ptr[3];
 8008672:	78c3      	ldrb	r3, [r0, #3]
	rv = rv << 8 | ptr[2];
 8008674:	7882      	ldrb	r2, [r0, #2]
 8008676:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
	rv = rv << 8 | ptr[1];
 800867a:	7843      	ldrb	r3, [r0, #1]
 800867c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	rv = rv << 8 | ptr[0];
 8008680:	7800      	ldrb	r0, [r0, #0]
	return rv;
}
 8008682:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8008686:	4770      	bx	lr

08008688 <st_word>:

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
	*ptr++ = (BYTE)val; val >>= 8;
 8008688:	7001      	strb	r1, [r0, #0]
	*ptr++ = (BYTE)val;
 800868a:	0a09      	lsrs	r1, r1, #8
 800868c:	7041      	strb	r1, [r0, #1]
}
 800868e:	4770      	bx	lr

08008690 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
	*ptr++ = (BYTE)val; val >>= 8;
 8008690:	7001      	strb	r1, [r0, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008692:	f3c1 2307 	ubfx	r3, r1, #8, #8
 8008696:	7043      	strb	r3, [r0, #1]
	*ptr++ = (BYTE)val; val >>= 8;
 8008698:	f3c1 4307 	ubfx	r3, r1, #16, #8
 800869c:	7083      	strb	r3, [r0, #2]
	*ptr++ = (BYTE)val;
 800869e:	0e09      	lsrs	r1, r1, #24
 80086a0:	70c1      	strb	r1, [r0, #3]
}
 80086a2:	4770      	bx	lr

080086a4 <mem_cpy>:
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
	BYTE *d = (BYTE*)dst;
	const BYTE *s = (const BYTE*)src;

	if (cnt) {
 80086a4:	4694      	mov	ip, r2
 80086a6:	b132      	cbz	r2, 80086b6 <mem_cpy+0x12>
		do {
			*d++ = *s++;
 80086a8:	780a      	ldrb	r2, [r1, #0]
 80086aa:	3101      	adds	r1, #1
 80086ac:	7002      	strb	r2, [r0, #0]
 80086ae:	3001      	adds	r0, #1
		} while (--cnt);
 80086b0:	f1bc 0c01 	subs.w	ip, ip, #1
 80086b4:	d1f8      	bne.n	80086a8 <mem_cpy+0x4>
	}
}
 80086b6:	4770      	bx	lr

080086b8 <mem_set>:
static
void mem_set (void* dst, int val, UINT cnt) {
	BYTE *d = (BYTE*)dst;

	do {
		*d++ = (BYTE)val;
 80086b8:	7001      	strb	r1, [r0, #0]
 80086ba:	3001      	adds	r0, #1
	} while (--cnt);
 80086bc:	3a01      	subs	r2, #1
 80086be:	d1fb      	bne.n	80086b8 <mem_set>
}
 80086c0:	4770      	bx	lr

080086c2 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80086c2:	4684      	mov	ip, r0
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
	int r = 0;

	do {
		r = *d++ - *s++;
 80086c4:	f89c 0000 	ldrb.w	r0, [ip]
 80086c8:	f10c 0c01 	add.w	ip, ip, #1
 80086cc:	780b      	ldrb	r3, [r1, #0]
 80086ce:	3101      	adds	r1, #1
 80086d0:	1ac0      	subs	r0, r0, r3
	} while (--cnt && r == 0);
 80086d2:	3a01      	subs	r2, #1
 80086d4:	d001      	beq.n	80086da <mem_cmp+0x18>
 80086d6:	2800      	cmp	r0, #0
 80086d8:	d0f4      	beq.n	80086c4 <mem_cmp+0x2>

	return r;
}
 80086da:	4770      	bx	lr

080086dc <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80086dc:	4603      	mov	r3, r0
	while (*str && *str != chr) str++;
 80086de:	e000      	b.n	80086e2 <chk_chr+0x6>
 80086e0:	3301      	adds	r3, #1
 80086e2:	7818      	ldrb	r0, [r3, #0]
 80086e4:	b108      	cbz	r0, 80086ea <chk_chr+0xe>
 80086e6:	4288      	cmp	r0, r1
 80086e8:	d1fa      	bne.n	80086e0 <chk_chr+0x4>
	return *str;
}
 80086ea:	4770      	bx	lr

080086ec <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80086ec:	b410      	push	{r4}
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80086ee:	f04f 0c00 	mov.w	ip, #0
 80086f2:	4663      	mov	r3, ip
 80086f4:	e002      	b.n	80086fc <chk_lock+0x10>
		if (Files[i].fs) {	/* Existing entry */
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
				Files[i].clu == dp->obj.sclust &&
				Files[i].ofs == dp->dptr) break;
		} else {			/* Blank entry */
			be = 1;
 80086f6:	f04f 0c01 	mov.w	ip, #1
	for (i = be = 0; i < _FS_LOCK; i++) {
 80086fa:	3301      	adds	r3, #1
 80086fc:	2b01      	cmp	r3, #1
 80086fe:	d815      	bhi.n	800872c <chk_lock+0x40>
		if (Files[i].fs) {	/* Existing entry */
 8008700:	011a      	lsls	r2, r3, #4
 8008702:	4c18      	ldr	r4, [pc, #96]	@ (8008764 <chk_lock+0x78>)
 8008704:	58a2      	ldr	r2, [r4, r2]
 8008706:	2a00      	cmp	r2, #0
 8008708:	d0f5      	beq.n	80086f6 <chk_lock+0xa>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800870a:	6804      	ldr	r4, [r0, #0]
 800870c:	42a2      	cmp	r2, r4
 800870e:	d1f4      	bne.n	80086fa <chk_lock+0xe>
				Files[i].clu == dp->obj.sclust &&
 8008710:	4a14      	ldr	r2, [pc, #80]	@ (8008764 <chk_lock+0x78>)
 8008712:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 8008716:	6854      	ldr	r4, [r2, #4]
 8008718:	6882      	ldr	r2, [r0, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800871a:	4294      	cmp	r4, r2
 800871c:	d1ed      	bne.n	80086fa <chk_lock+0xe>
				Files[i].ofs == dp->dptr) break;
 800871e:	4a11      	ldr	r2, [pc, #68]	@ (8008764 <chk_lock+0x78>)
 8008720:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 8008724:	6894      	ldr	r4, [r2, #8]
 8008726:	6942      	ldr	r2, [r0, #20]
				Files[i].clu == dp->obj.sclust &&
 8008728:	4294      	cmp	r4, r2
 800872a:	d1e6      	bne.n	80086fa <chk_lock+0xe>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800872c:	2b02      	cmp	r3, #2
 800872e:	d00b      	beq.n	8008748 <chk_lock+0x5c>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8008730:	b9b1      	cbnz	r1, 8008760 <chk_lock+0x74>
 8008732:	4a0c      	ldr	r2, [pc, #48]	@ (8008764 <chk_lock+0x78>)
 8008734:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 8008738:	899b      	ldrh	r3, [r3, #12]
 800873a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800873e:	d00d      	beq.n	800875c <chk_lock+0x70>
 8008740:	2000      	movs	r0, #0
}
 8008742:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008746:	4770      	bx	lr
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8008748:	2902      	cmp	r1, #2
 800874a:	bf14      	ite	ne
 800874c:	4663      	movne	r3, ip
 800874e:	f04c 0301 	orreq.w	r3, ip, #1
 8008752:	b10b      	cbz	r3, 8008758 <chk_lock+0x6c>
 8008754:	2000      	movs	r0, #0
 8008756:	e7f4      	b.n	8008742 <chk_lock+0x56>
 8008758:	2012      	movs	r0, #18
 800875a:	e7f2      	b.n	8008742 <chk_lock+0x56>
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800875c:	2010      	movs	r0, #16
 800875e:	e7f0      	b.n	8008742 <chk_lock+0x56>
 8008760:	2010      	movs	r0, #16
 8008762:	e7ee      	b.n	8008742 <chk_lock+0x56>
 8008764:	20000cf0 	.word	0x20000cf0

08008768 <enq_lock>:
static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008768:	2000      	movs	r0, #0
 800876a:	e000      	b.n	800876e <enq_lock+0x6>
 800876c:	3001      	adds	r0, #1
 800876e:	2801      	cmp	r0, #1
 8008770:	d804      	bhi.n	800877c <enq_lock+0x14>
 8008772:	0103      	lsls	r3, r0, #4
 8008774:	4a03      	ldr	r2, [pc, #12]	@ (8008784 <enq_lock+0x1c>)
 8008776:	58d3      	ldr	r3, [r2, r3]
 8008778:	2b00      	cmp	r3, #0
 800877a:	d1f7      	bne.n	800876c <enq_lock+0x4>
	return (i == _FS_LOCK) ? 0 : 1;
}
 800877c:	3802      	subs	r0, #2
 800877e:	bf18      	it	ne
 8008780:	2001      	movne	r0, #1
 8008782:	4770      	bx	lr
 8008784:	20000cf0 	.word	0x20000cf0

08008788 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008788:	b470      	push	{r4, r5, r6}
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800878a:	2300      	movs	r3, #0
 800878c:	e000      	b.n	8008790 <inc_lock+0x8>
 800878e:	3301      	adds	r3, #1
 8008790:	2b01      	cmp	r3, #1
 8008792:	d813      	bhi.n	80087bc <inc_lock+0x34>
		if (Files[i].fs == dp->obj.fs &&
 8008794:	011a      	lsls	r2, r3, #4
 8008796:	4c23      	ldr	r4, [pc, #140]	@ (8008824 <inc_lock+0x9c>)
 8008798:	58a4      	ldr	r4, [r4, r2]
 800879a:	6802      	ldr	r2, [r0, #0]
 800879c:	4294      	cmp	r4, r2
 800879e:	d1f6      	bne.n	800878e <inc_lock+0x6>
			Files[i].clu == dp->obj.sclust &&
 80087a0:	4a20      	ldr	r2, [pc, #128]	@ (8008824 <inc_lock+0x9c>)
 80087a2:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 80087a6:	6854      	ldr	r4, [r2, #4]
 80087a8:	6882      	ldr	r2, [r0, #8]
		if (Files[i].fs == dp->obj.fs &&
 80087aa:	4294      	cmp	r4, r2
 80087ac:	d1ef      	bne.n	800878e <inc_lock+0x6>
			Files[i].ofs == dp->dptr) break;
 80087ae:	4a1d      	ldr	r2, [pc, #116]	@ (8008824 <inc_lock+0x9c>)
 80087b0:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 80087b4:	6894      	ldr	r4, [r2, #8]
 80087b6:	6942      	ldr	r2, [r0, #20]
			Files[i].clu == dp->obj.sclust &&
 80087b8:	4294      	cmp	r4, r2
 80087ba:	d1e8      	bne.n	800878e <inc_lock+0x6>
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80087bc:	2b02      	cmp	r3, #2
 80087be:	d008      	beq.n	80087d2 <inc_lock+0x4a>
		Files[i].clu = dp->obj.sclust;
		Files[i].ofs = dp->dptr;
		Files[i].ctr = 0;
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80087c0:	b1f9      	cbz	r1, 8008802 <inc_lock+0x7a>
 80087c2:	4a18      	ldr	r2, [pc, #96]	@ (8008824 <inc_lock+0x9c>)
 80087c4:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 80087c8:	8992      	ldrh	r2, [r2, #12]
 80087ca:	bb4a      	cbnz	r2, 8008820 <inc_lock+0x98>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80087cc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80087d0:	e01d      	b.n	800880e <inc_lock+0x86>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80087d2:	2300      	movs	r3, #0
 80087d4:	2b01      	cmp	r3, #1
 80087d6:	d805      	bhi.n	80087e4 <inc_lock+0x5c>
 80087d8:	011a      	lsls	r2, r3, #4
 80087da:	4c12      	ldr	r4, [pc, #72]	@ (8008824 <inc_lock+0x9c>)
 80087dc:	58a2      	ldr	r2, [r4, r2]
 80087de:	b10a      	cbz	r2, 80087e4 <inc_lock+0x5c>
 80087e0:	3301      	adds	r3, #1
 80087e2:	e7f7      	b.n	80087d4 <inc_lock+0x4c>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80087e4:	2b02      	cmp	r3, #2
 80087e6:	d019      	beq.n	800881c <inc_lock+0x94>
		Files[i].fs = dp->obj.fs;
 80087e8:	4d0e      	ldr	r5, [pc, #56]	@ (8008824 <inc_lock+0x9c>)
 80087ea:	011c      	lsls	r4, r3, #4
 80087ec:	eb05 1203 	add.w	r2, r5, r3, lsl #4
 80087f0:	6806      	ldr	r6, [r0, #0]
 80087f2:	512e      	str	r6, [r5, r4]
		Files[i].clu = dp->obj.sclust;
 80087f4:	6884      	ldr	r4, [r0, #8]
 80087f6:	6054      	str	r4, [r2, #4]
		Files[i].ofs = dp->dptr;
 80087f8:	6940      	ldr	r0, [r0, #20]
 80087fa:	6090      	str	r0, [r2, #8]
		Files[i].ctr = 0;
 80087fc:	2000      	movs	r0, #0
 80087fe:	8190      	strh	r0, [r2, #12]
 8008800:	e7de      	b.n	80087c0 <inc_lock+0x38>
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8008802:	4a08      	ldr	r2, [pc, #32]	@ (8008824 <inc_lock+0x9c>)
 8008804:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 8008808:	8992      	ldrh	r2, [r2, #12]
 800880a:	3201      	adds	r2, #1
 800880c:	b292      	uxth	r2, r2
 800880e:	4905      	ldr	r1, [pc, #20]	@ (8008824 <inc_lock+0x9c>)
 8008810:	eb01 1103 	add.w	r1, r1, r3, lsl #4
 8008814:	818a      	strh	r2, [r1, #12]

	return i + 1;
 8008816:	1c58      	adds	r0, r3, #1
}
 8008818:	bc70      	pop	{r4, r5, r6}
 800881a:	4770      	bx	lr
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800881c:	2000      	movs	r0, #0
 800881e:	e7fb      	b.n	8008818 <inc_lock+0x90>
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8008820:	2000      	movs	r0, #0
 8008822:	e7f9      	b.n	8008818 <inc_lock+0x90>
 8008824:	20000cf0 	.word	0x20000cf0

08008828 <dec_lock>:
{
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8008828:	3801      	subs	r0, #1
 800882a:	2801      	cmp	r0, #1
 800882c:	d815      	bhi.n	800885a <dec_lock+0x32>
		n = Files[i].ctr;
 800882e:	4b0d      	ldr	r3, [pc, #52]	@ (8008864 <dec_lock+0x3c>)
 8008830:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 8008834:	899b      	ldrh	r3, [r3, #12]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8008836:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800883a:	d003      	beq.n	8008844 <dec_lock+0x1c>
		if (n > 0) n--;				/* Decrement read mode open count */
 800883c:	b143      	cbz	r3, 8008850 <dec_lock+0x28>
 800883e:	3b01      	subs	r3, #1
 8008840:	b29b      	uxth	r3, r3
 8008842:	e000      	b.n	8008846 <dec_lock+0x1e>
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8008844:	2300      	movs	r3, #0
		Files[i].ctr = n;
 8008846:	4a07      	ldr	r2, [pc, #28]	@ (8008864 <dec_lock+0x3c>)
 8008848:	eb02 1200 	add.w	r2, r2, r0, lsl #4
 800884c:	8193      	strh	r3, [r2, #12]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800884e:	b933      	cbnz	r3, 800885e <dec_lock+0x36>
 8008850:	0103      	lsls	r3, r0, #4
 8008852:	2000      	movs	r0, #0
 8008854:	4a03      	ldr	r2, [pc, #12]	@ (8008864 <dec_lock+0x3c>)
 8008856:	50d0      	str	r0, [r2, r3]
 8008858:	4770      	bx	lr
		res = FR_OK;
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800885a:	2002      	movs	r0, #2
 800885c:	4770      	bx	lr
		res = FR_OK;
 800885e:	2000      	movs	r0, #0
	}
	return res;
}
 8008860:	4770      	bx	lr
 8008862:	bf00      	nop
 8008864:	20000cf0 	.word	0x20000cf0

08008868 <clear_lock>:
	FATFS *fs
)
{
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8008868:	2300      	movs	r3, #0
 800886a:	e003      	b.n	8008874 <clear_lock+0xc>
		if (Files[i].fs == fs) Files[i].fs = 0;
	}
}
 800886c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008870:	4770      	bx	lr
	for (i = 0; i < _FS_LOCK; i++) {
 8008872:	3301      	adds	r3, #1
 8008874:	2b01      	cmp	r3, #1
 8008876:	d811      	bhi.n	800889c <clear_lock+0x34>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8008878:	011a      	lsls	r2, r3, #4
 800887a:	4909      	ldr	r1, [pc, #36]	@ (80088a0 <clear_lock+0x38>)
 800887c:	588a      	ldr	r2, [r1, r2]
 800887e:	4282      	cmp	r2, r0
 8008880:	d1f7      	bne.n	8008872 <clear_lock+0xa>
{
 8008882:	b410      	push	{r4}
		if (Files[i].fs == fs) Files[i].fs = 0;
 8008884:	011a      	lsls	r2, r3, #4
 8008886:	2400      	movs	r4, #0
 8008888:	508c      	str	r4, [r1, r2]
	for (i = 0; i < _FS_LOCK; i++) {
 800888a:	3301      	adds	r3, #1
 800888c:	2b01      	cmp	r3, #1
 800888e:	d8ed      	bhi.n	800886c <clear_lock+0x4>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8008890:	011a      	lsls	r2, r3, #4
 8008892:	4903      	ldr	r1, [pc, #12]	@ (80088a0 <clear_lock+0x38>)
 8008894:	588a      	ldr	r2, [r1, r2]
 8008896:	4282      	cmp	r2, r0
 8008898:	d1f7      	bne.n	800888a <clear_lock+0x22>
 800889a:	e7f3      	b.n	8008884 <clear_lock+0x1c>
 800889c:	4770      	bx	lr
 800889e:	bf00      	nop
 80088a0:	20000cf0 	.word	0x20000cf0

080088a4 <clust2sect>:
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
	clst -= 2;
 80088a4:	3902      	subs	r1, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80088a6:	6983      	ldr	r3, [r0, #24]
 80088a8:	3b02      	subs	r3, #2
 80088aa:	428b      	cmp	r3, r1
 80088ac:	d904      	bls.n	80088b8 <clust2sect+0x14>
	return clst * fs->csize + fs->database;
 80088ae:	8943      	ldrh	r3, [r0, #10]
 80088b0:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
 80088b2:	fb01 0003 	mla	r0, r1, r3, r0
 80088b6:	4770      	bx	lr
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80088b8:	2000      	movs	r0, #0
}
 80088ba:	4770      	bx	lr

080088bc <clmt_clust>:
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80088bc:	6802      	ldr	r2, [r0, #0]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80088be:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 80088c0:	3304      	adds	r3, #4
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80088c2:	0a49      	lsrs	r1, r1, #9
 80088c4:	8952      	ldrh	r2, [r2, #10]
 80088c6:	fbb1 f1f2 	udiv	r1, r1, r2
 80088ca:	e001      	b.n	80088d0 <clmt_clust+0x14>
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
		if (ncl == 0) return 0;	/* End of table? (error) */
		if (cl < ncl) break;	/* In this fragment? */
		cl -= ncl; tbl++;		/* Next fragment */
 80088cc:	1a09      	subs	r1, r1, r0
 80088ce:	3308      	adds	r3, #8
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80088d0:	6818      	ldr	r0, [r3, #0]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80088d2:	b118      	cbz	r0, 80088dc <clmt_clust+0x20>
		if (cl < ncl) break;	/* In this fragment? */
 80088d4:	4281      	cmp	r1, r0
 80088d6:	d2f9      	bcs.n	80088cc <clmt_clust+0x10>
	}
	return cl + *tbl;	/* Return the cluster number */
 80088d8:	6858      	ldr	r0, [r3, #4]
 80088da:	4408      	add	r0, r1
}
 80088dc:	4770      	bx	lr

080088de <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80088de:	b570      	push	{r4, r5, r6, lr}
 80088e0:	4606      	mov	r6, r0
 80088e2:	460d      	mov	r5, r1
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80088e4:	f101 001a 	add.w	r0, r1, #26
 80088e8:	f7ff febe 	bl	8008668 <ld_word>
	if (fs->fs_type == FS_FAT32) {
 80088ec:	7833      	ldrb	r3, [r6, #0]
 80088ee:	2b03      	cmp	r3, #3
 80088f0:	d000      	beq.n	80088f4 <ld_clust+0x16>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
	}

	return cl;
}
 80088f2:	bd70      	pop	{r4, r5, r6, pc}
 80088f4:	4604      	mov	r4, r0
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80088f6:	f105 0014 	add.w	r0, r5, #20
 80088fa:	f7ff feb5 	bl	8008668 <ld_word>
 80088fe:	ea44 4000 	orr.w	r0, r4, r0, lsl #16
	return cl;
 8008902:	e7f6      	b.n	80088f2 <ld_clust+0x14>

08008904 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8008904:	b570      	push	{r4, r5, r6, lr}
 8008906:	4606      	mov	r6, r0
 8008908:	460c      	mov	r4, r1
 800890a:	4615      	mov	r5, r2
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800890c:	b291      	uxth	r1, r2
 800890e:	f104 001a 	add.w	r0, r4, #26
 8008912:	f7ff feb9 	bl	8008688 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8008916:	7833      	ldrb	r3, [r6, #0]
 8008918:	2b03      	cmp	r3, #3
 800891a:	d000      	beq.n	800891e <st_clust+0x1a>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
	}
}
 800891c:	bd70      	pop	{r4, r5, r6, pc}
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800891e:	0c29      	lsrs	r1, r5, #16
 8008920:	f104 0014 	add.w	r0, r4, #20
 8008924:	f7ff feb0 	bl	8008688 <st_word>
}
 8008928:	e7f8      	b.n	800891c <st_clust+0x18>
	...

0800892c <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 800892c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008930:	4680      	mov	r8, r0
 8008932:	460e      	mov	r6, r1
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 8008934:	f101 001a 	add.w	r0, r1, #26
 8008938:	f7ff fe96 	bl	8008668 <ld_word>
 800893c:	bb50      	cbnz	r0, 8008994 <pick_lfn+0x68>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 800893e:	7835      	ldrb	r5, [r6, #0]
 8008940:	f025 0540 	bic.w	r5, r5, #64	@ 0x40
 8008944:	3d01      	subs	r5, #1
 8008946:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 800894a:	eb05 0583 	add.w	r5, r5, r3, lsl #2

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800894e:	2701      	movs	r7, #1
 8008950:	2400      	movs	r4, #0
 8008952:	e004      	b.n	800895e <pick_lfn+0x32>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
		if (wc) {
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
			lfnbuf[i++] = wc = uc;			/* Store it */
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8008954:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008958:	4298      	cmp	r0, r3
 800895a:	d120      	bne.n	800899e <pick_lfn+0x72>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800895c:	3401      	adds	r4, #1
 800895e:	2c0c      	cmp	r4, #12
 8008960:	d80d      	bhi.n	800897e <pick_lfn+0x52>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8008962:	4b12      	ldr	r3, [pc, #72]	@ (80089ac <pick_lfn+0x80>)
 8008964:	5d18      	ldrb	r0, [r3, r4]
 8008966:	4430      	add	r0, r6
 8008968:	f7ff fe7e 	bl	8008668 <ld_word>
		if (wc) {
 800896c:	2f00      	cmp	r7, #0
 800896e:	d0f1      	beq.n	8008954 <pick_lfn+0x28>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 8008970:	2dfe      	cmp	r5, #254	@ 0xfe
 8008972:	d812      	bhi.n	800899a <pick_lfn+0x6e>
			lfnbuf[i++] = wc = uc;			/* Store it */
 8008974:	f828 0015 	strh.w	r0, [r8, r5, lsl #1]
 8008978:	4607      	mov	r7, r0
 800897a:	3501      	adds	r5, #1
 800897c:	e7ee      	b.n	800895c <pick_lfn+0x30>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 800897e:	7833      	ldrb	r3, [r6, #0]
 8008980:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8008984:	d00d      	beq.n	80089a2 <pick_lfn+0x76>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 8008986:	2dfe      	cmp	r5, #254	@ 0xfe
 8008988:	d80d      	bhi.n	80089a6 <pick_lfn+0x7a>
		lfnbuf[i] = 0;
 800898a:	2300      	movs	r3, #0
 800898c:	f828 3015 	strh.w	r3, [r8, r5, lsl #1]
	}

	return 1;		/* The part of LFN is valid */
 8008990:	2001      	movs	r0, #1
 8008992:	e000      	b.n	8008996 <pick_lfn+0x6a>
	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 8008994:	2000      	movs	r0, #0
}
 8008996:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 800899a:	2000      	movs	r0, #0
 800899c:	e7fb      	b.n	8008996 <pick_lfn+0x6a>
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800899e:	2000      	movs	r0, #0
 80089a0:	e7f9      	b.n	8008996 <pick_lfn+0x6a>
	return 1;		/* The part of LFN is valid */
 80089a2:	2001      	movs	r0, #1
 80089a4:	e7f7      	b.n	8008996 <pick_lfn+0x6a>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 80089a6:	2000      	movs	r0, #0
 80089a8:	e7f5      	b.n	8008996 <pick_lfn+0x6a>
 80089aa:	bf00      	nop
 80089ac:	0800c45c 	.word	0x0800c45c

080089b0 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 80089b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80089b4:	4680      	mov	r8, r0
 80089b6:	460f      	mov	r7, r1
 80089b8:	4691      	mov	r9, r2
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 80089ba:	734b      	strb	r3, [r1, #13]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 80089bc:	230f      	movs	r3, #15
 80089be:	72cb      	strb	r3, [r1, #11]
	dir[LDIR_Type] = 0;
 80089c0:	2400      	movs	r4, #0
 80089c2:	730c      	strb	r4, [r1, #12]
	st_word(dir + LDIR_FstClusLO, 0);
 80089c4:	4621      	mov	r1, r4
 80089c6:	f107 001a 	add.w	r0, r7, #26
 80089ca:	f7ff fe5d 	bl	8008688 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 80089ce:	f109 36ff 	add.w	r6, r9, #4294967295
 80089d2:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 80089d6:	eb06 0683 	add.w	r6, r6, r3, lsl #2
	s = wc = 0;
 80089da:	4625      	mov	r5, r4
 80089dc:	e002      	b.n	80089e4 <put_lfn+0x34>
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
		st_word(dir + LfnOfs[s], wc);		/* Put it */
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
	} while (++s < 13);
 80089de:	3401      	adds	r4, #1
 80089e0:	2c0c      	cmp	r4, #12
 80089e2:	d811      	bhi.n	8008a08 <put_lfn+0x58>
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 80089e4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80089e8:	429d      	cmp	r5, r3
 80089ea:	d002      	beq.n	80089f2 <put_lfn+0x42>
 80089ec:	f838 5016 	ldrh.w	r5, [r8, r6, lsl #1]
 80089f0:	3601      	adds	r6, #1
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 80089f2:	4b0c      	ldr	r3, [pc, #48]	@ (8008a24 <put_lfn+0x74>)
 80089f4:	5d18      	ldrb	r0, [r3, r4]
 80089f6:	4629      	mov	r1, r5
 80089f8:	4438      	add	r0, r7
 80089fa:	f7ff fe45 	bl	8008688 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 80089fe:	2d00      	cmp	r5, #0
 8008a00:	d1ed      	bne.n	80089de <put_lfn+0x2e>
 8008a02:	f64f 75ff 	movw	r5, #65535	@ 0xffff
 8008a06:	e7ea      	b.n	80089de <put_lfn+0x2e>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8008a08:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008a0c:	429d      	cmp	r5, r3
 8008a0e:	d002      	beq.n	8008a16 <put_lfn+0x66>
 8008a10:	f838 3016 	ldrh.w	r3, [r8, r6, lsl #1]
 8008a14:	b90b      	cbnz	r3, 8008a1a <put_lfn+0x6a>
 8008a16:	f049 0940 	orr.w	r9, r9, #64	@ 0x40
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8008a1a:	f887 9000 	strb.w	r9, [r7]
}
 8008a1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a22:	bf00      	nop
 8008a24:	0800c45c 	.word	0x0800c45c

08008a28 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8008a28:	b570      	push	{r4, r5, r6, lr}
 8008a2a:	b082      	sub	sp, #8
 8008a2c:	4605      	mov	r5, r0
 8008a2e:	4616      	mov	r6, r2
 8008a30:	461c      	mov	r4, r3
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8008a32:	220b      	movs	r2, #11
 8008a34:	f7ff fe36 	bl	80086a4 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8008a38:	2c05      	cmp	r4, #5
 8008a3a:	d811      	bhi.n	8008a60 <gen_numname+0x38>
		sr = seq;
		while (*lfn) {	/* Create a CRC */
			wc = *lfn++;
			for (i = 0; i < 16; i++) {
 8008a3c:	2307      	movs	r3, #7
 8008a3e:	e01f      	b.n	8008a80 <gen_numname+0x58>
 8008a40:	3101      	adds	r1, #1
 8008a42:	290f      	cmp	r1, #15
 8008a44:	d80c      	bhi.n	8008a60 <gen_numname+0x38>
				sr = (sr << 1) + (wc & 1);
 8008a46:	f003 0c01 	and.w	ip, r3, #1
 8008a4a:	eb0c 0444 	add.w	r4, ip, r4, lsl #1
				wc >>= 1;
 8008a4e:	085b      	lsrs	r3, r3, #1
				if (sr & 0x10000) sr ^= 0x11021;
 8008a50:	f414 3f80 	tst.w	r4, #65536	@ 0x10000
 8008a54:	d0f4      	beq.n	8008a40 <gen_numname+0x18>
 8008a56:	f484 3488 	eor.w	r4, r4, #69632	@ 0x11000
 8008a5a:	f084 0421 	eor.w	r4, r4, #33	@ 0x21
 8008a5e:	e7ef      	b.n	8008a40 <gen_numname+0x18>
		while (*lfn) {	/* Create a CRC */
 8008a60:	8833      	ldrh	r3, [r6, #0]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d0ea      	beq.n	8008a3c <gen_numname+0x14>
			wc = *lfn++;
 8008a66:	3602      	adds	r6, #2
			for (i = 0; i < 16; i++) {
 8008a68:	2100      	movs	r1, #0
 8008a6a:	e7ea      	b.n	8008a42 <gen_numname+0x1a>
	/* itoa (hexdecimal) */
	i = 7;
	do {
		c = (BYTE)((seq % 16) + '0');
		if (c > '9') c += 7;
		ns[i--] = c;
 8008a6c:	1e5a      	subs	r2, r3, #1
 8008a6e:	3308      	adds	r3, #8
 8008a70:	446b      	add	r3, sp
 8008a72:	f803 1c08 	strb.w	r1, [r3, #-8]
		seq /= 16;
 8008a76:	0921      	lsrs	r1, r4, #4
	} while (seq);
 8008a78:	2c0f      	cmp	r4, #15
 8008a7a:	d90a      	bls.n	8008a92 <gen_numname+0x6a>
		ns[i--] = c;
 8008a7c:	4613      	mov	r3, r2
		seq /= 16;
 8008a7e:	460c      	mov	r4, r1
		c = (BYTE)((seq % 16) + '0');
 8008a80:	f004 020f 	and.w	r2, r4, #15
 8008a84:	f102 0130 	add.w	r1, r2, #48	@ 0x30
		if (c > '9') c += 7;
 8008a88:	2939      	cmp	r1, #57	@ 0x39
 8008a8a:	d9ef      	bls.n	8008a6c <gen_numname+0x44>
 8008a8c:	f102 0137 	add.w	r1, r2, #55	@ 0x37
 8008a90:	e7ec      	b.n	8008a6c <gen_numname+0x44>
	ns[i] = '~';
 8008a92:	217e      	movs	r1, #126	@ 0x7e
 8008a94:	f102 0308 	add.w	r3, r2, #8
 8008a98:	446b      	add	r3, sp
 8008a9a:	f803 1c08 	strb.w	r1, [r3, #-8]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	e000      	b.n	8008aa4 <gen_numname+0x7c>
 8008aa2:	3301      	adds	r3, #1
 8008aa4:	4293      	cmp	r3, r2
 8008aa6:	d209      	bcs.n	8008abc <gen_numname+0x94>
 8008aa8:	5ce9      	ldrb	r1, [r5, r3]
 8008aaa:	2920      	cmp	r1, #32
 8008aac:	d1f9      	bne.n	8008aa2 <gen_numname+0x7a>
 8008aae:	e005      	b.n	8008abc <gen_numname+0x94>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8008ab0:	2020      	movs	r0, #32
 8008ab2:	1c59      	adds	r1, r3, #1
 8008ab4:	54e8      	strb	r0, [r5, r3]
	} while (j < 8);
 8008ab6:	2907      	cmp	r1, #7
 8008ab8:	d809      	bhi.n	8008ace <gen_numname+0xa6>
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8008aba:	460b      	mov	r3, r1
 8008abc:	2a07      	cmp	r2, #7
 8008abe:	d8f7      	bhi.n	8008ab0 <gen_numname+0x88>
 8008ac0:	f102 0108 	add.w	r1, r2, #8
 8008ac4:	4469      	add	r1, sp
 8008ac6:	f811 0c08 	ldrb.w	r0, [r1, #-8]
 8008aca:	3201      	adds	r2, #1
 8008acc:	e7f1      	b.n	8008ab2 <gen_numname+0x8a>
}
 8008ace:	b002      	add	sp, #8
 8008ad0:	bd70      	pop	{r4, r5, r6, pc}

08008ad2 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8008ad2:	4601      	mov	r1, r0
	BYTE sum = 0;
	UINT n = 11;
 8008ad4:	f04f 0c0b 	mov.w	ip, #11
	BYTE sum = 0;
 8008ad8:	2000      	movs	r0, #0

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8008ada:	01c3      	lsls	r3, r0, #7
 8008adc:	ea43 0350 	orr.w	r3, r3, r0, lsr #1
 8008ae0:	780a      	ldrb	r2, [r1, #0]
 8008ae2:	3101      	adds	r1, #1
 8008ae4:	fa52 f383 	uxtab	r3, r2, r3
 8008ae8:	b2d8      	uxtb	r0, r3
	} while (--n);
 8008aea:	f1bc 0c01 	subs.w	ip, ip, #1
 8008aee:	d1f4      	bne.n	8008ada <sum_sfn+0x8>
	return sum;
}
 8008af0:	4770      	bx	lr

08008af2 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8008af2:	4601      	mov	r1, r0
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8008af4:	6800      	ldr	r0, [r0, #0]
 8008af6:	b108      	cbz	r0, 8008afc <get_ldnumber+0xa>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8008af8:	4602      	mov	r2, r0
 8008afa:	e003      	b.n	8008b04 <get_ldnumber+0x12>
	int vol = -1;
 8008afc:	f04f 30ff 	mov.w	r0, #4294967295
 8008b00:	4770      	bx	lr
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8008b02:	3201      	adds	r2, #1
 8008b04:	7813      	ldrb	r3, [r2, #0]
 8008b06:	2b1f      	cmp	r3, #31
 8008b08:	d901      	bls.n	8008b0e <get_ldnumber+0x1c>
 8008b0a:	2b3a      	cmp	r3, #58	@ 0x3a
 8008b0c:	d1f9      	bne.n	8008b02 <get_ldnumber+0x10>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8008b0e:	2b3a      	cmp	r3, #58	@ 0x3a
 8008b10:	d001      	beq.n	8008b16 <get_ldnumber+0x24>
			return vol;
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8008b12:	2000      	movs	r0, #0
#endif
	}
	return vol;
}
 8008b14:	4770      	bx	lr
			i = *tp++ - '0';
 8008b16:	4603      	mov	r3, r0
 8008b18:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008b1c:	3830      	subs	r0, #48	@ 0x30
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8008b1e:	2809      	cmp	r0, #9
 8008b20:	bf98      	it	ls
 8008b22:	429a      	cmpls	r2, r3
 8008b24:	d103      	bne.n	8008b2e <get_ldnumber+0x3c>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8008b26:	b928      	cbnz	r0, 8008b34 <get_ldnumber+0x42>
					*path = ++tt;
 8008b28:	3201      	adds	r2, #1
 8008b2a:	600a      	str	r2, [r1, #0]
 8008b2c:	4770      	bx	lr
	int vol = -1;
 8008b2e:	f04f 30ff 	mov.w	r0, #4294967295
 8008b32:	4770      	bx	lr
 8008b34:	f04f 30ff 	mov.w	r0, #4294967295
			return vol;
 8008b38:	4770      	bx	lr

08008b3a <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8008b3a:	b538      	push	{r3, r4, r5, lr}
 8008b3c:	460d      	mov	r5, r1
	FRESULT res = FR_INVALID_OBJECT;


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8008b3e:	4604      	mov	r4, r0
 8008b40:	b198      	cbz	r0, 8008b6a <validate+0x30>
 8008b42:	6803      	ldr	r3, [r0, #0]
 8008b44:	b19b      	cbz	r3, 8008b6e <validate+0x34>
 8008b46:	781a      	ldrb	r2, [r3, #0]
 8008b48:	b1a2      	cbz	r2, 8008b74 <validate+0x3a>
 8008b4a:	8881      	ldrh	r1, [r0, #4]
 8008b4c:	88da      	ldrh	r2, [r3, #6]
 8008b4e:	4291      	cmp	r1, r2
 8008b50:	d003      	beq.n	8008b5a <validate+0x20>
	FRESULT res = FR_INVALID_OBJECT;
 8008b52:	2009      	movs	r0, #9
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8008b54:	2400      	movs	r4, #0
 8008b56:	602c      	str	r4, [r5, #0]
	return res;
}
 8008b58:	bd38      	pop	{r3, r4, r5, pc}
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8008b5a:	7858      	ldrb	r0, [r3, #1]
 8008b5c:	f7ff fd3e 	bl	80085dc <disk_status>
 8008b60:	f010 0001 	ands.w	r0, r0, #1
 8008b64:	d109      	bne.n	8008b7a <validate+0x40>
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8008b66:	6824      	ldr	r4, [r4, #0]
 8008b68:	e7f5      	b.n	8008b56 <validate+0x1c>
	FRESULT res = FR_INVALID_OBJECT;
 8008b6a:	2009      	movs	r0, #9
 8008b6c:	e7f3      	b.n	8008b56 <validate+0x1c>
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8008b6e:	461c      	mov	r4, r3
	FRESULT res = FR_INVALID_OBJECT;
 8008b70:	2009      	movs	r0, #9
 8008b72:	e7f0      	b.n	8008b56 <validate+0x1c>
 8008b74:	2009      	movs	r0, #9
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8008b76:	2400      	movs	r4, #0
 8008b78:	e7ed      	b.n	8008b56 <validate+0x1c>
	FRESULT res = FR_INVALID_OBJECT;
 8008b7a:	2009      	movs	r0, #9
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8008b7c:	2400      	movs	r4, #0
 8008b7e:	e7ea      	b.n	8008b56 <validate+0x1c>

08008b80 <sync_window>:
{
 8008b80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8008b84:	78c5      	ldrb	r5, [r0, #3]
 8008b86:	b915      	cbnz	r5, 8008b8e <sync_window+0xe>
}
 8008b88:	4628      	mov	r0, r5
 8008b8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b8e:	4604      	mov	r4, r0
		wsect = fs->winsect;	/* Current sector number */
 8008b90:	6b07      	ldr	r7, [r0, #48]	@ 0x30
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8008b92:	f100 0834 	add.w	r8, r0, #52	@ 0x34
 8008b96:	2301      	movs	r3, #1
 8008b98:	463a      	mov	r2, r7
 8008b9a:	4641      	mov	r1, r8
 8008b9c:	7840      	ldrb	r0, [r0, #1]
 8008b9e:	f7ff fd4b 	bl	8008638 <disk_write>
 8008ba2:	4605      	mov	r5, r0
 8008ba4:	b9a0      	cbnz	r0, 8008bd0 <sync_window+0x50>
			fs->wflag = 0;
 8008ba6:	2300      	movs	r3, #0
 8008ba8:	70e3      	strb	r3, [r4, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8008baa:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008bac:	1afb      	subs	r3, r7, r3
 8008bae:	69e2      	ldr	r2, [r4, #28]
 8008bb0:	4293      	cmp	r3, r2
 8008bb2:	d2e9      	bcs.n	8008b88 <sync_window+0x8>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008bb4:	78a6      	ldrb	r6, [r4, #2]
 8008bb6:	e008      	b.n	8008bca <sync_window+0x4a>
					wsect += fs->fsize;
 8008bb8:	69e3      	ldr	r3, [r4, #28]
 8008bba:	441f      	add	r7, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 8008bbc:	2301      	movs	r3, #1
 8008bbe:	463a      	mov	r2, r7
 8008bc0:	4641      	mov	r1, r8
 8008bc2:	7860      	ldrb	r0, [r4, #1]
 8008bc4:	f7ff fd38 	bl	8008638 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008bc8:	3e01      	subs	r6, #1
 8008bca:	2e01      	cmp	r6, #1
 8008bcc:	d8f4      	bhi.n	8008bb8 <sync_window+0x38>
 8008bce:	e7db      	b.n	8008b88 <sync_window+0x8>
			res = FR_DISK_ERR;
 8008bd0:	2501      	movs	r5, #1
 8008bd2:	e7d9      	b.n	8008b88 <sync_window+0x8>

08008bd4 <move_window>:
{
 8008bd4:	b570      	push	{r4, r5, r6, lr}
	if (sector != fs->winsect) {	/* Window offset changed? */
 8008bd6:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8008bd8:	428b      	cmp	r3, r1
 8008bda:	d102      	bne.n	8008be2 <move_window+0xe>
	FRESULT res = FR_OK;
 8008bdc:	2600      	movs	r6, #0
}
 8008bde:	4630      	mov	r0, r6
 8008be0:	bd70      	pop	{r4, r5, r6, pc}
 8008be2:	4604      	mov	r4, r0
 8008be4:	460d      	mov	r5, r1
		res = sync_window(fs);		/* Write-back changes */
 8008be6:	f7ff ffcb 	bl	8008b80 <sync_window>
		if (res == FR_OK) {			/* Fill sector window with new data */
 8008bea:	4606      	mov	r6, r0
 8008bec:	2800      	cmp	r0, #0
 8008bee:	d1f6      	bne.n	8008bde <move_window+0xa>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8008bf0:	2301      	movs	r3, #1
 8008bf2:	462a      	mov	r2, r5
 8008bf4:	f104 0134 	add.w	r1, r4, #52	@ 0x34
 8008bf8:	7860      	ldrb	r0, [r4, #1]
 8008bfa:	f7ff fd11 	bl	8008620 <disk_read>
 8008bfe:	b110      	cbz	r0, 8008c06 <move_window+0x32>
				res = FR_DISK_ERR;
 8008c00:	2601      	movs	r6, #1
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8008c02:	f04f 35ff 	mov.w	r5, #4294967295
			fs->winsect = sector;
 8008c06:	6325      	str	r5, [r4, #48]	@ 0x30
 8008c08:	e7e9      	b.n	8008bde <move_window+0xa>
	...

08008c0c <check_fs>:
{
 8008c0c:	b538      	push	{r3, r4, r5, lr}
 8008c0e:	4604      	mov	r4, r0
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8008c10:	2300      	movs	r3, #0
 8008c12:	70c3      	strb	r3, [r0, #3]
 8008c14:	f04f 33ff 	mov.w	r3, #4294967295
 8008c18:	6303      	str	r3, [r0, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8008c1a:	f7ff ffdb 	bl	8008bd4 <move_window>
 8008c1e:	bb30      	cbnz	r0, 8008c6e <check_fs+0x62>
 8008c20:	4605      	mov	r5, r0
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8008c22:	f204 2032 	addw	r0, r4, #562	@ 0x232
 8008c26:	f7ff fd1f 	bl	8008668 <ld_word>
 8008c2a:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8008c2e:	4298      	cmp	r0, r3
 8008c30:	d11f      	bne.n	8008c72 <check_fs+0x66>
	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8008c32:	f894 3034 	ldrb.w	r3, [r4, #52]	@ 0x34
 8008c36:	2be9      	cmp	r3, #233	@ 0xe9
 8008c38:	d007      	beq.n	8008c4a <check_fs+0x3e>
 8008c3a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008c3c:	f003 13ff 	and.w	r3, r3, #16711935	@ 0xff00ff
 8008c40:	4a0d      	ldr	r2, [pc, #52]	@ (8008c78 <check_fs+0x6c>)
 8008c42:	4293      	cmp	r3, r2
 8008c44:	d001      	beq.n	8008c4a <check_fs+0x3e>
	return 2;
 8008c46:	2502      	movs	r5, #2
 8008c48:	e014      	b.n	8008c74 <check_fs+0x68>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8008c4a:	f104 006a 	add.w	r0, r4, #106	@ 0x6a
 8008c4e:	f7ff fd10 	bl	8008672 <ld_dword>
 8008c52:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8008c56:	4b09      	ldr	r3, [pc, #36]	@ (8008c7c <check_fs+0x70>)
 8008c58:	4298      	cmp	r0, r3
 8008c5a:	d00b      	beq.n	8008c74 <check_fs+0x68>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8008c5c:	f104 0086 	add.w	r0, r4, #134	@ 0x86
 8008c60:	f7ff fd07 	bl	8008672 <ld_dword>
 8008c64:	4b06      	ldr	r3, [pc, #24]	@ (8008c80 <check_fs+0x74>)
 8008c66:	4298      	cmp	r0, r3
 8008c68:	d004      	beq.n	8008c74 <check_fs+0x68>
	return 2;
 8008c6a:	2502      	movs	r5, #2
 8008c6c:	e002      	b.n	8008c74 <check_fs+0x68>
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8008c6e:	2504      	movs	r5, #4
 8008c70:	e000      	b.n	8008c74 <check_fs+0x68>
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8008c72:	2503      	movs	r5, #3
}
 8008c74:	4628      	mov	r0, r5
 8008c76:	bd38      	pop	{r3, r4, r5, pc}
 8008c78:	009000eb 	.word	0x009000eb
 8008c7c:	00544146 	.word	0x00544146
 8008c80:	33544146 	.word	0x33544146

08008c84 <find_volume>:
{
 8008c84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c88:	b085      	sub	sp, #20
 8008c8a:	460d      	mov	r5, r1
 8008c8c:	4616      	mov	r6, r2
	*rfs = 0;
 8008c8e:	2300      	movs	r3, #0
 8008c90:	600b      	str	r3, [r1, #0]
	vol = get_ldnumber(path);
 8008c92:	f7ff ff2e 	bl	8008af2 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8008c96:	1e07      	subs	r7, r0, #0
 8008c98:	f2c0 8143 	blt.w	8008f22 <find_volume+0x29e>
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8008c9c:	4bb4      	ldr	r3, [pc, #720]	@ (8008f70 <find_volume+0x2ec>)
 8008c9e:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8008ca2:	2c00      	cmp	r4, #0
 8008ca4:	f000 8142 	beq.w	8008f2c <find_volume+0x2a8>
	*rfs = fs;							/* Return pointer to the file system object */
 8008ca8:	602c      	str	r4, [r5, #0]
	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8008caa:	f006 06fe 	and.w	r6, r6, #254	@ 0xfe
	if (fs->fs_type) {					/* If the volume has been mounted */
 8008cae:	7823      	ldrb	r3, [r4, #0]
 8008cb0:	b173      	cbz	r3, 8008cd0 <find_volume+0x4c>
		stat = disk_status(fs->drv);
 8008cb2:	7860      	ldrb	r0, [r4, #1]
 8008cb4:	f7ff fc92 	bl	80085dc <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8008cb8:	f010 0501 	ands.w	r5, r0, #1
 8008cbc:	d108      	bne.n	8008cd0 <find_volume+0x4c>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8008cbe:	2e00      	cmp	r6, #0
 8008cc0:	f000 8130 	beq.w	8008f24 <find_volume+0x2a0>
 8008cc4:	f010 0f04 	tst.w	r0, #4
 8008cc8:	f000 812c 	beq.w	8008f24 <find_volume+0x2a0>
				return FR_WRITE_PROTECTED;
 8008ccc:	250a      	movs	r5, #10
 8008cce:	e129      	b.n	8008f24 <find_volume+0x2a0>
	fs->fs_type = 0;					/* Clear the file system object */
 8008cd0:	2300      	movs	r3, #0
 8008cd2:	7023      	strb	r3, [r4, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8008cd4:	b2f8      	uxtb	r0, r7
 8008cd6:	7060      	strb	r0, [r4, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8008cd8:	f7ff fc8c 	bl	80085f4 <disk_initialize>
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8008cdc:	f010 0501 	ands.w	r5, r0, #1
 8008ce0:	f040 8126 	bne.w	8008f30 <find_volume+0x2ac>
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8008ce4:	b11e      	cbz	r6, 8008cee <find_volume+0x6a>
 8008ce6:	f010 0f04 	tst.w	r0, #4
 8008cea:	f040 8123 	bne.w	8008f34 <find_volume+0x2b0>
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8008cee:	2100      	movs	r1, #0
 8008cf0:	4620      	mov	r0, r4
 8008cf2:	f7ff ff8b 	bl	8008c0c <check_fs>
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8008cf6:	2802      	cmp	r0, #2
 8008cf8:	d07e      	beq.n	8008df8 <find_volume+0x174>
	bsect = 0;
 8008cfa:	2700      	movs	r7, #0
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8008cfc:	2804      	cmp	r0, #4
 8008cfe:	f000 811b 	beq.w	8008f38 <find_volume+0x2b4>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8008d02:	2801      	cmp	r0, #1
 8008d04:	f200 811a 	bhi.w	8008f3c <find_volume+0x2b8>
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8008d08:	f104 003f 	add.w	r0, r4, #63	@ 0x3f
 8008d0c:	f7ff fcac 	bl	8008668 <ld_word>
 8008d10:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8008d14:	f040 8114 	bne.w	8008f40 <find_volume+0x2bc>
		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8008d18:	f104 004a 	add.w	r0, r4, #74	@ 0x4a
 8008d1c:	f7ff fca4 	bl	8008668 <ld_word>
 8008d20:	4606      	mov	r6, r0
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8008d22:	b920      	cbnz	r0, 8008d2e <find_volume+0xaa>
 8008d24:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008d28:	f7ff fca3 	bl	8008672 <ld_dword>
 8008d2c:	4606      	mov	r6, r0
		fs->fsize = fasize;
 8008d2e:	61e6      	str	r6, [r4, #28]
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8008d30:	f894 2044 	ldrb.w	r2, [r4, #68]	@ 0x44
 8008d34:	70a2      	strb	r2, [r4, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8008d36:	1e53      	subs	r3, r2, #1
 8008d38:	b2db      	uxtb	r3, r3
 8008d3a:	2b01      	cmp	r3, #1
 8008d3c:	f200 8102 	bhi.w	8008f44 <find_volume+0x2c0>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8008d40:	fb06 f802 	mul.w	r8, r6, r2
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8008d44:	f894 9041 	ldrb.w	r9, [r4, #65]	@ 0x41
 8008d48:	f8a4 900a 	strh.w	r9, [r4, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8008d4c:	f1b9 0f00 	cmp.w	r9, #0
 8008d50:	f000 80fa 	beq.w	8008f48 <find_volume+0x2c4>
 8008d54:	f109 33ff 	add.w	r3, r9, #4294967295
 8008d58:	ea19 0f03 	tst.w	r9, r3
 8008d5c:	f040 80f6 	bne.w	8008f4c <find_volume+0x2c8>
		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8008d60:	f104 0045 	add.w	r0, r4, #69	@ 0x45
 8008d64:	f7ff fc80 	bl	8008668 <ld_word>
 8008d68:	4682      	mov	sl, r0
 8008d6a:	8120      	strh	r0, [r4, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8008d6c:	f010 0f0f 	tst.w	r0, #15
 8008d70:	f040 80ee 	bne.w	8008f50 <find_volume+0x2cc>
		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8008d74:	f104 0047 	add.w	r0, r4, #71	@ 0x47
 8008d78:	f7ff fc76 	bl	8008668 <ld_word>
 8008d7c:	4683      	mov	fp, r0
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8008d7e:	b920      	cbnz	r0, 8008d8a <find_volume+0x106>
 8008d80:	f104 0054 	add.w	r0, r4, #84	@ 0x54
 8008d84:	f7ff fc75 	bl	8008672 <ld_dword>
 8008d88:	4683      	mov	fp, r0
		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8008d8a:	f104 0042 	add.w	r0, r4, #66	@ 0x42
 8008d8e:	f7ff fc6b 	bl	8008668 <ld_word>
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8008d92:	4602      	mov	r2, r0
 8008d94:	2800      	cmp	r0, #0
 8008d96:	f000 80dd 	beq.w	8008f54 <find_volume+0x2d0>
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8008d9a:	eb00 0308 	add.w	r3, r0, r8
 8008d9e:	eb03 131a 	add.w	r3, r3, sl, lsr #4
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8008da2:	459b      	cmp	fp, r3
 8008da4:	f0c0 80d8 	bcc.w	8008f58 <find_volume+0x2d4>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8008da8:	ebab 0b03 	sub.w	fp, fp, r3
 8008dac:	fbbb f1f9 	udiv	r1, fp, r9
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8008db0:	45cb      	cmp	fp, r9
 8008db2:	f0c0 80d3 	bcc.w	8008f5c <find_volume+0x2d8>
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8008db6:	f64f 70f5 	movw	r0, #65525	@ 0xfff5
 8008dba:	4281      	cmp	r1, r0
 8008dbc:	d834      	bhi.n	8008e28 <find_volume+0x1a4>
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8008dbe:	f640 70f5 	movw	r0, #4085	@ 0xff5
 8008dc2:	4281      	cmp	r1, r0
 8008dc4:	d967      	bls.n	8008e96 <find_volume+0x212>
 8008dc6:	f04f 0b02 	mov.w	fp, #2
 8008dca:	e02f      	b.n	8008e2c <find_volume+0x1a8>
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8008dcc:	2000      	movs	r0, #0
 8008dce:	ab04      	add	r3, sp, #16
 8008dd0:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8008dd4:	f843 0c10 	str.w	r0, [r3, #-16]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008dd8:	3601      	adds	r6, #1
 8008dda:	2e03      	cmp	r6, #3
 8008ddc:	d80e      	bhi.n	8008dfc <find_volume+0x178>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8008dde:	f104 0034 	add.w	r0, r4, #52	@ 0x34
 8008de2:	0133      	lsls	r3, r6, #4
 8008de4:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8008de8:	4418      	add	r0, r3
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8008dea:	7903      	ldrb	r3, [r0, #4]
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d0ed      	beq.n	8008dcc <find_volume+0x148>
 8008df0:	3008      	adds	r0, #8
 8008df2:	f7ff fc3e 	bl	8008672 <ld_dword>
 8008df6:	e7ea      	b.n	8008dce <find_volume+0x14a>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008df8:	2600      	movs	r6, #0
 8008dfa:	e7ee      	b.n	8008dda <find_volume+0x156>
 8008dfc:	2600      	movs	r6, #0
 8008dfe:	e00a      	b.n	8008e16 <find_volume+0x192>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8008e00:	4639      	mov	r1, r7
 8008e02:	4620      	mov	r0, r4
 8008e04:	f7ff ff02 	bl	8008c0c <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8008e08:	2801      	cmp	r0, #1
 8008e0a:	f67f af77 	bls.w	8008cfc <find_volume+0x78>
 8008e0e:	3601      	adds	r6, #1
 8008e10:	2e03      	cmp	r6, #3
 8008e12:	f63f af73 	bhi.w	8008cfc <find_volume+0x78>
			bsect = br[i];
 8008e16:	ab04      	add	r3, sp, #16
 8008e18:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8008e1c:	f853 7c10 	ldr.w	r7, [r3, #-16]
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8008e20:	2f00      	cmp	r7, #0
 8008e22:	d1ed      	bne.n	8008e00 <find_volume+0x17c>
 8008e24:	2003      	movs	r0, #3
 8008e26:	e7f2      	b.n	8008e0e <find_volume+0x18a>
		fmt = FS_FAT32;
 8008e28:	f04f 0b03 	mov.w	fp, #3
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8008e2c:	f101 0902 	add.w	r9, r1, #2
 8008e30:	f8c4 9018 	str.w	r9, [r4, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8008e34:	6227      	str	r7, [r4, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8008e36:	443a      	add	r2, r7
 8008e38:	6262      	str	r2, [r4, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8008e3a:	443b      	add	r3, r7
 8008e3c:	62e3      	str	r3, [r4, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 8008e3e:	f1bb 0f03 	cmp.w	fp, #3
 8008e42:	d02b      	beq.n	8008e9c <find_volume+0x218>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8008e44:	f1ba 0f00 	cmp.w	sl, #0
 8008e48:	f000 808e 	beq.w	8008f68 <find_volume+0x2e4>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8008e4c:	4442      	add	r2, r8
 8008e4e:	62a2      	str	r2, [r4, #40]	@ 0x28
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8008e50:	f1bb 0f02 	cmp.w	fp, #2
 8008e54:	d033      	beq.n	8008ebe <find_volume+0x23a>
 8008e56:	eb09 0349 	add.w	r3, r9, r9, lsl #1
 8008e5a:	f009 0901 	and.w	r9, r9, #1
 8008e5e:	eb09 0953 	add.w	r9, r9, r3, lsr #1
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8008e62:	f209 19ff 	addw	r9, r9, #511	@ 0x1ff
 8008e66:	ebb6 2f59 	cmp.w	r6, r9, lsr #9
 8008e6a:	d37f      	bcc.n	8008f6c <find_volume+0x2e8>
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8008e6c:	f04f 33ff 	mov.w	r3, #4294967295
 8008e70:	6163      	str	r3, [r4, #20]
 8008e72:	6123      	str	r3, [r4, #16]
		fs->fsi_flag = 0x80;
 8008e74:	2380      	movs	r3, #128	@ 0x80
 8008e76:	7123      	strb	r3, [r4, #4]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8008e78:	f1bb 0f03 	cmp.w	fp, #3
 8008e7c:	d022      	beq.n	8008ec4 <find_volume+0x240>
	fs->fs_type = fmt;		/* FAT sub-type */
 8008e7e:	f884 b000 	strb.w	fp, [r4]
	fs->id = ++Fsid;		/* File system mount ID */
 8008e82:	4a3c      	ldr	r2, [pc, #240]	@ (8008f74 <find_volume+0x2f0>)
 8008e84:	8813      	ldrh	r3, [r2, #0]
 8008e86:	3301      	adds	r3, #1
 8008e88:	b29b      	uxth	r3, r3
 8008e8a:	8013      	strh	r3, [r2, #0]
 8008e8c:	80e3      	strh	r3, [r4, #6]
	clear_lock(fs);
 8008e8e:	4620      	mov	r0, r4
 8008e90:	f7ff fcea 	bl	8008868 <clear_lock>
	return FR_OK;
 8008e94:	e046      	b.n	8008f24 <find_volume+0x2a0>
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8008e96:	f04f 0b01 	mov.w	fp, #1
 8008e9a:	e7c7      	b.n	8008e2c <find_volume+0x1a8>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8008e9c:	f104 005e 	add.w	r0, r4, #94	@ 0x5e
 8008ea0:	f7ff fbe2 	bl	8008668 <ld_word>
 8008ea4:	2800      	cmp	r0, #0
 8008ea6:	d15b      	bne.n	8008f60 <find_volume+0x2dc>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8008ea8:	f1ba 0f00 	cmp.w	sl, #0
 8008eac:	d15a      	bne.n	8008f64 <find_volume+0x2e0>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8008eae:	f104 0060 	add.w	r0, r4, #96	@ 0x60
 8008eb2:	f7ff fbde 	bl	8008672 <ld_dword>
 8008eb6:	62a0      	str	r0, [r4, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8008eb8:	ea4f 0989 	mov.w	r9, r9, lsl #2
 8008ebc:	e7d1      	b.n	8008e62 <find_volume+0x1de>
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8008ebe:	ea4f 0949 	mov.w	r9, r9, lsl #1
 8008ec2:	e7ce      	b.n	8008e62 <find_volume+0x1de>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8008ec4:	f104 0064 	add.w	r0, r4, #100	@ 0x64
 8008ec8:	f7ff fbce 	bl	8008668 <ld_word>
 8008ecc:	2801      	cmp	r0, #1
 8008ece:	d1d6      	bne.n	8008e7e <find_volume+0x1fa>
			&& move_window(fs, bsect + 1) == FR_OK)
 8008ed0:	1c79      	adds	r1, r7, #1
 8008ed2:	4620      	mov	r0, r4
 8008ed4:	f7ff fe7e 	bl	8008bd4 <move_window>
 8008ed8:	2800      	cmp	r0, #0
 8008eda:	d1d0      	bne.n	8008e7e <find_volume+0x1fa>
			fs->fsi_flag = 0;
 8008edc:	2300      	movs	r3, #0
 8008ede:	7123      	strb	r3, [r4, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8008ee0:	f204 2032 	addw	r0, r4, #562	@ 0x232
 8008ee4:	f7ff fbc0 	bl	8008668 <ld_word>
 8008ee8:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8008eec:	4298      	cmp	r0, r3
 8008eee:	d1c6      	bne.n	8008e7e <find_volume+0x1fa>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8008ef0:	f104 0034 	add.w	r0, r4, #52	@ 0x34
 8008ef4:	f7ff fbbd 	bl	8008672 <ld_dword>
 8008ef8:	4b1f      	ldr	r3, [pc, #124]	@ (8008f78 <find_volume+0x2f4>)
 8008efa:	4298      	cmp	r0, r3
 8008efc:	d1bf      	bne.n	8008e7e <find_volume+0x1fa>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8008efe:	f504 7006 	add.w	r0, r4, #536	@ 0x218
 8008f02:	f7ff fbb6 	bl	8008672 <ld_dword>
 8008f06:	4b1d      	ldr	r3, [pc, #116]	@ (8008f7c <find_volume+0x2f8>)
 8008f08:	4298      	cmp	r0, r3
 8008f0a:	d1b8      	bne.n	8008e7e <find_volume+0x1fa>
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8008f0c:	f504 7007 	add.w	r0, r4, #540	@ 0x21c
 8008f10:	f7ff fbaf 	bl	8008672 <ld_dword>
 8008f14:	6160      	str	r0, [r4, #20]
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8008f16:	f504 7008 	add.w	r0, r4, #544	@ 0x220
 8008f1a:	f7ff fbaa 	bl	8008672 <ld_dword>
 8008f1e:	6120      	str	r0, [r4, #16]
 8008f20:	e7ad      	b.n	8008e7e <find_volume+0x1fa>
	if (vol < 0) return FR_INVALID_DRIVE;
 8008f22:	250b      	movs	r5, #11
}
 8008f24:	4628      	mov	r0, r5
 8008f26:	b005      	add	sp, #20
 8008f28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8008f2c:	250c      	movs	r5, #12
 8008f2e:	e7f9      	b.n	8008f24 <find_volume+0x2a0>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8008f30:	2503      	movs	r5, #3
 8008f32:	e7f7      	b.n	8008f24 <find_volume+0x2a0>
		return FR_WRITE_PROTECTED;
 8008f34:	250a      	movs	r5, #10
 8008f36:	e7f5      	b.n	8008f24 <find_volume+0x2a0>
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8008f38:	2501      	movs	r5, #1
 8008f3a:	e7f3      	b.n	8008f24 <find_volume+0x2a0>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8008f3c:	250d      	movs	r5, #13
 8008f3e:	e7f1      	b.n	8008f24 <find_volume+0x2a0>
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8008f40:	250d      	movs	r5, #13
 8008f42:	e7ef      	b.n	8008f24 <find_volume+0x2a0>
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8008f44:	250d      	movs	r5, #13
 8008f46:	e7ed      	b.n	8008f24 <find_volume+0x2a0>
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8008f48:	250d      	movs	r5, #13
 8008f4a:	e7eb      	b.n	8008f24 <find_volume+0x2a0>
 8008f4c:	250d      	movs	r5, #13
 8008f4e:	e7e9      	b.n	8008f24 <find_volume+0x2a0>
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8008f50:	250d      	movs	r5, #13
 8008f52:	e7e7      	b.n	8008f24 <find_volume+0x2a0>
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8008f54:	250d      	movs	r5, #13
 8008f56:	e7e5      	b.n	8008f24 <find_volume+0x2a0>
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8008f58:	250d      	movs	r5, #13
 8008f5a:	e7e3      	b.n	8008f24 <find_volume+0x2a0>
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8008f5c:	250d      	movs	r5, #13
 8008f5e:	e7e1      	b.n	8008f24 <find_volume+0x2a0>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8008f60:	250d      	movs	r5, #13
 8008f62:	e7df      	b.n	8008f24 <find_volume+0x2a0>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8008f64:	250d      	movs	r5, #13
 8008f66:	e7dd      	b.n	8008f24 <find_volume+0x2a0>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8008f68:	250d      	movs	r5, #13
 8008f6a:	e7db      	b.n	8008f24 <find_volume+0x2a0>
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8008f6c:	250d      	movs	r5, #13
 8008f6e:	e7d9      	b.n	8008f24 <find_volume+0x2a0>
 8008f70:	20000d14 	.word	0x20000d14
 8008f74:	20000d10 	.word	0x20000d10
 8008f78:	41615252 	.word	0x41615252
 8008f7c:	61417272 	.word	0x61417272

08008f80 <put_fat>:
{
 8008f80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8008f84:	2901      	cmp	r1, #1
 8008f86:	d975      	bls.n	8009074 <put_fat+0xf4>
 8008f88:	4607      	mov	r7, r0
 8008f8a:	460c      	mov	r4, r1
 8008f8c:	4616      	mov	r6, r2
 8008f8e:	6983      	ldr	r3, [r0, #24]
 8008f90:	428b      	cmp	r3, r1
 8008f92:	d973      	bls.n	800907c <put_fat+0xfc>
		switch (fs->fs_type) {
 8008f94:	7803      	ldrb	r3, [r0, #0]
 8008f96:	2b02      	cmp	r3, #2
 8008f98:	d03e      	beq.n	8009018 <put_fat+0x98>
 8008f9a:	2b03      	cmp	r3, #3
 8008f9c:	d04f      	beq.n	800903e <put_fat+0xbe>
 8008f9e:	2b01      	cmp	r3, #1
 8008fa0:	d16e      	bne.n	8009080 <put_fat+0x100>
			bc = (UINT)clst; bc += bc / 2;
 8008fa2:	eb01 0851 	add.w	r8, r1, r1, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008fa6:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 8008fa8:	eb01 2158 	add.w	r1, r1, r8, lsr #9
 8008fac:	f7ff fe12 	bl	8008bd4 <move_window>
			if (res != FR_OK) break;
 8008fb0:	4605      	mov	r5, r0
 8008fb2:	2800      	cmp	r0, #0
 8008fb4:	d15f      	bne.n	8009076 <put_fat+0xf6>
			p = fs->win + bc++ % SS(fs);
 8008fb6:	f107 0a34 	add.w	sl, r7, #52	@ 0x34
 8008fba:	f108 0901 	add.w	r9, r8, #1
 8008fbe:	f3c8 0808 	ubfx	r8, r8, #0, #9
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8008fc2:	f014 0401 	ands.w	r4, r4, #1
 8008fc6:	d01d      	beq.n	8009004 <put_fat+0x84>
 8008fc8:	f81a 3008 	ldrb.w	r3, [sl, r8]
 8008fcc:	f003 030f 	and.w	r3, r3, #15
 8008fd0:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
 8008fd4:	b2db      	uxtb	r3, r3
 8008fd6:	f80a 3008 	strb.w	r3, [sl, r8]
			fs->wflag = 1;
 8008fda:	2301      	movs	r3, #1
 8008fdc:	70fb      	strb	r3, [r7, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008fde:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008fe0:	eb01 2159 	add.w	r1, r1, r9, lsr #9
 8008fe4:	4638      	mov	r0, r7
 8008fe6:	f7ff fdf5 	bl	8008bd4 <move_window>
			if (res != FR_OK) break;
 8008fea:	4605      	mov	r5, r0
 8008fec:	2800      	cmp	r0, #0
 8008fee:	d142      	bne.n	8009076 <put_fat+0xf6>
			p = fs->win + bc % SS(fs);
 8008ff0:	f3c9 0908 	ubfx	r9, r9, #0, #9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8008ff4:	b144      	cbz	r4, 8009008 <put_fat+0x88>
 8008ff6:	f3c6 1307 	ubfx	r3, r6, #4, #8
 8008ffa:	f80a 3009 	strb.w	r3, [sl, r9]
			fs->wflag = 1;
 8008ffe:	2301      	movs	r3, #1
 8009000:	70fb      	strb	r3, [r7, #3]
			break;
 8009002:	e038      	b.n	8009076 <put_fat+0xf6>
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8009004:	b2f3      	uxtb	r3, r6
 8009006:	e7e6      	b.n	8008fd6 <put_fat+0x56>
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8009008:	f81a 3009 	ldrb.w	r3, [sl, r9]
 800900c:	f3c6 2203 	ubfx	r2, r6, #8, #4
 8009010:	f023 030f 	bic.w	r3, r3, #15
 8009014:	4313      	orrs	r3, r2
 8009016:	e7f0      	b.n	8008ffa <put_fat+0x7a>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8009018:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 800901a:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 800901e:	f7ff fdd9 	bl	8008bd4 <move_window>
			if (res != FR_OK) break;
 8009022:	4605      	mov	r5, r0
 8009024:	bb38      	cbnz	r0, 8009076 <put_fat+0xf6>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8009026:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 800902a:	0064      	lsls	r4, r4, #1
 800902c:	f404 74ff 	and.w	r4, r4, #510	@ 0x1fe
 8009030:	b2b1      	uxth	r1, r6
 8009032:	4420      	add	r0, r4
 8009034:	f7ff fb28 	bl	8008688 <st_word>
			fs->wflag = 1;
 8009038:	2301      	movs	r3, #1
 800903a:	70fb      	strb	r3, [r7, #3]
			break;
 800903c:	e01b      	b.n	8009076 <put_fat+0xf6>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800903e:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 8009040:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 8009044:	f7ff fdc6 	bl	8008bd4 <move_window>
			if (res != FR_OK) break;
 8009048:	4605      	mov	r5, r0
 800904a:	b9a0      	cbnz	r0, 8009076 <put_fat+0xf6>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800904c:	f026 4670 	bic.w	r6, r6, #4026531840	@ 0xf0000000
 8009050:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8009054:	00a4      	lsls	r4, r4, #2
 8009056:	f404 74fe 	and.w	r4, r4, #508	@ 0x1fc
 800905a:	441c      	add	r4, r3
 800905c:	4620      	mov	r0, r4
 800905e:	f7ff fb08 	bl	8008672 <ld_dword>
 8009062:	f000 4170 	and.w	r1, r0, #4026531840	@ 0xf0000000
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8009066:	4331      	orrs	r1, r6
 8009068:	4620      	mov	r0, r4
 800906a:	f7ff fb11 	bl	8008690 <st_dword>
			fs->wflag = 1;
 800906e:	2301      	movs	r3, #1
 8009070:	70fb      	strb	r3, [r7, #3]
			break;
 8009072:	e000      	b.n	8009076 <put_fat+0xf6>
	FRESULT res = FR_INT_ERR;
 8009074:	2502      	movs	r5, #2
}
 8009076:	4628      	mov	r0, r5
 8009078:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	FRESULT res = FR_INT_ERR;
 800907c:	2502      	movs	r5, #2
 800907e:	e7fa      	b.n	8009076 <put_fat+0xf6>
		switch (fs->fs_type) {
 8009080:	2502      	movs	r5, #2
 8009082:	e7f8      	b.n	8009076 <put_fat+0xf6>

08009084 <get_fat>:
{
 8009084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	FATFS *fs = obj->fs;
 8009086:	6805      	ldr	r5, [r0, #0]
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8009088:	2901      	cmp	r1, #1
 800908a:	d954      	bls.n	8009136 <get_fat+0xb2>
 800908c:	460c      	mov	r4, r1
 800908e:	69ab      	ldr	r3, [r5, #24]
 8009090:	428b      	cmp	r3, r1
 8009092:	d952      	bls.n	800913a <get_fat+0xb6>
		switch (fs->fs_type) {
 8009094:	782b      	ldrb	r3, [r5, #0]
 8009096:	2b02      	cmp	r3, #2
 8009098:	d02b      	beq.n	80090f2 <get_fat+0x6e>
 800909a:	2b03      	cmp	r3, #3
 800909c:	d039      	beq.n	8009112 <get_fat+0x8e>
 800909e:	2b01      	cmp	r3, #1
 80090a0:	d14d      	bne.n	800913e <get_fat+0xba>
			bc = (UINT)clst; bc += bc / 2;
 80090a2:	eb01 0651 	add.w	r6, r1, r1, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80090a6:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 80090a8:	eb01 2156 	add.w	r1, r1, r6, lsr #9
 80090ac:	4628      	mov	r0, r5
 80090ae:	f7ff fd91 	bl	8008bd4 <move_window>
 80090b2:	b110      	cbz	r0, 80090ba <get_fat+0x36>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80090b4:	f04f 30ff 	mov.w	r0, #4294967295
 80090b8:	e03e      	b.n	8009138 <get_fat+0xb4>
			wc = fs->win[bc++ % SS(fs)];
 80090ba:	1c77      	adds	r7, r6, #1
 80090bc:	f3c6 0608 	ubfx	r6, r6, #0, #9
 80090c0:	442e      	add	r6, r5
 80090c2:	f896 6034 	ldrb.w	r6, [r6, #52]	@ 0x34
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80090c6:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 80090c8:	eb01 2157 	add.w	r1, r1, r7, lsr #9
 80090cc:	4628      	mov	r0, r5
 80090ce:	f7ff fd81 	bl	8008bd4 <move_window>
 80090d2:	bbb0      	cbnz	r0, 8009142 <get_fat+0xbe>
			wc |= fs->win[bc % SS(fs)] << 8;
 80090d4:	f3c7 0708 	ubfx	r7, r7, #0, #9
 80090d8:	442f      	add	r7, r5
 80090da:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80090de:	ea46 2003 	orr.w	r0, r6, r3, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80090e2:	f014 0f01 	tst.w	r4, #1
 80090e6:	d001      	beq.n	80090ec <get_fat+0x68>
 80090e8:	0900      	lsrs	r0, r0, #4
 80090ea:	e025      	b.n	8009138 <get_fat+0xb4>
 80090ec:	f3c0 000b 	ubfx	r0, r0, #0, #12
 80090f0:	e022      	b.n	8009138 <get_fat+0xb4>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80090f2:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 80090f4:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 80090f8:	4628      	mov	r0, r5
 80090fa:	f7ff fd6b 	bl	8008bd4 <move_window>
 80090fe:	bb18      	cbnz	r0, 8009148 <get_fat+0xc4>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8009100:	f105 0034 	add.w	r0, r5, #52	@ 0x34
 8009104:	0064      	lsls	r4, r4, #1
 8009106:	f404 74ff 	and.w	r4, r4, #510	@ 0x1fe
 800910a:	4420      	add	r0, r4
 800910c:	f7ff faac 	bl	8008668 <ld_word>
			break;
 8009110:	e012      	b.n	8009138 <get_fat+0xb4>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8009112:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 8009114:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 8009118:	4628      	mov	r0, r5
 800911a:	f7ff fd5b 	bl	8008bd4 <move_window>
 800911e:	b9b0      	cbnz	r0, 800914e <get_fat+0xca>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8009120:	f105 0034 	add.w	r0, r5, #52	@ 0x34
 8009124:	00a4      	lsls	r4, r4, #2
 8009126:	f404 74fe 	and.w	r4, r4, #508	@ 0x1fc
 800912a:	4420      	add	r0, r4
 800912c:	f7ff faa1 	bl	8008672 <ld_dword>
 8009130:	f020 4070 	bic.w	r0, r0, #4026531840	@ 0xf0000000
			break;
 8009134:	e000      	b.n	8009138 <get_fat+0xb4>
		val = 1;	/* Internal error */
 8009136:	2001      	movs	r0, #1
}
 8009138:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		val = 1;	/* Internal error */
 800913a:	2001      	movs	r0, #1
 800913c:	e7fc      	b.n	8009138 <get_fat+0xb4>
		switch (fs->fs_type) {
 800913e:	2001      	movs	r0, #1
 8009140:	e7fa      	b.n	8009138 <get_fat+0xb4>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8009142:	f04f 30ff 	mov.w	r0, #4294967295
 8009146:	e7f7      	b.n	8009138 <get_fat+0xb4>
 8009148:	f04f 30ff 	mov.w	r0, #4294967295
 800914c:	e7f4      	b.n	8009138 <get_fat+0xb4>
 800914e:	f04f 30ff 	mov.w	r0, #4294967295
	return val;
 8009152:	e7f1      	b.n	8009138 <get_fat+0xb4>

08009154 <dir_sdi>:
{
 8009154:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	FATFS *fs = dp->obj.fs;
 8009158:	f8d0 8000 	ldr.w	r8, [r0]
	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800915c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8009160:	d23f      	bcs.n	80091e2 <dir_sdi+0x8e>
 8009162:	4607      	mov	r7, r0
 8009164:	460e      	mov	r6, r1
 8009166:	f011 0f1f 	tst.w	r1, #31
 800916a:	d13d      	bne.n	80091e8 <dir_sdi+0x94>
	dp->dptr = ofs;				/* Set current offset */
 800916c:	6141      	str	r1, [r0, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800916e:	6884      	ldr	r4, [r0, #8]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8009170:	b9e4      	cbnz	r4, 80091ac <dir_sdi+0x58>
 8009172:	f898 3000 	ldrb.w	r3, [r8]
 8009176:	2b02      	cmp	r3, #2
 8009178:	d901      	bls.n	800917e <dir_sdi+0x2a>
		clst = fs->dirbase;
 800917a:	f8d8 4028 	ldr.w	r4, [r8, #40]	@ 0x28
	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800917e:	b9ac      	cbnz	r4, 80091ac <dir_sdi+0x58>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8009180:	f8b8 3008 	ldrh.w	r3, [r8, #8]
 8009184:	ebb3 1f56 	cmp.w	r3, r6, lsr #5
 8009188:	d930      	bls.n	80091ec <dir_sdi+0x98>
		dp->sect = fs->dirbase;
 800918a:	f8d8 3028 	ldr.w	r3, [r8, #40]	@ 0x28
 800918e:	61fb      	str	r3, [r7, #28]
	dp->clust = clst;					/* Current cluster# */
 8009190:	61bc      	str	r4, [r7, #24]
	if (!dp->sect) return FR_INT_ERR;
 8009192:	69fb      	ldr	r3, [r7, #28]
 8009194:	b393      	cbz	r3, 80091fc <dir_sdi+0xa8>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8009196:	eb03 2356 	add.w	r3, r3, r6, lsr #9
 800919a:	61fb      	str	r3, [r7, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800919c:	f108 0834 	add.w	r8, r8, #52	@ 0x34
 80091a0:	f3c6 0108 	ubfx	r1, r6, #0, #9
 80091a4:	4441      	add	r1, r8
 80091a6:	6239      	str	r1, [r7, #32]
	return FR_OK;
 80091a8:	2000      	movs	r0, #0
 80091aa:	e01b      	b.n	80091e4 <dir_sdi+0x90>
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80091ac:	f8b8 500a 	ldrh.w	r5, [r8, #10]
 80091b0:	026d      	lsls	r5, r5, #9
		while (ofs >= csz) {				/* Follow cluster chain */
 80091b2:	42ae      	cmp	r6, r5
 80091b4:	d30f      	bcc.n	80091d6 <dir_sdi+0x82>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80091b6:	4621      	mov	r1, r4
 80091b8:	4638      	mov	r0, r7
 80091ba:	f7ff ff63 	bl	8009084 <get_fat>
 80091be:	4604      	mov	r4, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80091c0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80091c4:	d014      	beq.n	80091f0 <dir_sdi+0x9c>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80091c6:	2801      	cmp	r0, #1
 80091c8:	d914      	bls.n	80091f4 <dir_sdi+0xa0>
 80091ca:	f8d8 3018 	ldr.w	r3, [r8, #24]
 80091ce:	4283      	cmp	r3, r0
 80091d0:	d912      	bls.n	80091f8 <dir_sdi+0xa4>
			ofs -= csz;
 80091d2:	1b76      	subs	r6, r6, r5
 80091d4:	e7ed      	b.n	80091b2 <dir_sdi+0x5e>
		dp->sect = clust2sect(fs, clst);
 80091d6:	4621      	mov	r1, r4
 80091d8:	4640      	mov	r0, r8
 80091da:	f7ff fb63 	bl	80088a4 <clust2sect>
 80091de:	61f8      	str	r0, [r7, #28]
 80091e0:	e7d6      	b.n	8009190 <dir_sdi+0x3c>
		return FR_INT_ERR;
 80091e2:	2002      	movs	r0, #2
}
 80091e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return FR_INT_ERR;
 80091e8:	2002      	movs	r0, #2
 80091ea:	e7fb      	b.n	80091e4 <dir_sdi+0x90>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80091ec:	2002      	movs	r0, #2
 80091ee:	e7f9      	b.n	80091e4 <dir_sdi+0x90>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80091f0:	2001      	movs	r0, #1
 80091f2:	e7f7      	b.n	80091e4 <dir_sdi+0x90>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80091f4:	2002      	movs	r0, #2
 80091f6:	e7f5      	b.n	80091e4 <dir_sdi+0x90>
 80091f8:	2002      	movs	r0, #2
 80091fa:	e7f3      	b.n	80091e4 <dir_sdi+0x90>
	if (!dp->sect) return FR_INT_ERR;
 80091fc:	2002      	movs	r0, #2
 80091fe:	e7f1      	b.n	80091e4 <dir_sdi+0x90>

08009200 <create_chain>:
{
 8009200:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009204:	4605      	mov	r5, r0
	FATFS *fs = obj->fs;
 8009206:	6806      	ldr	r6, [r0, #0]
	if (clst == 0) {	/* Create a new chain */
 8009208:	460f      	mov	r7, r1
 800920a:	b951      	cbnz	r1, 8009222 <create_chain+0x22>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800920c:	f8d6 8010 	ldr.w	r8, [r6, #16]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8009210:	f1b8 0f00 	cmp.w	r8, #0
 8009214:	d012      	beq.n	800923c <create_chain+0x3c>
 8009216:	69b3      	ldr	r3, [r6, #24]
 8009218:	4543      	cmp	r3, r8
 800921a:	d811      	bhi.n	8009240 <create_chain+0x40>
 800921c:	f04f 0801 	mov.w	r8, #1
 8009220:	e00e      	b.n	8009240 <create_chain+0x40>
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8009222:	f7ff ff2f 	bl	8009084 <get_fat>
 8009226:	4603      	mov	r3, r0
		if (cs < 2) return 1;				/* Invalid FAT value */
 8009228:	2801      	cmp	r0, #1
 800922a:	d94c      	bls.n	80092c6 <create_chain+0xc6>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800922c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009230:	d04e      	beq.n	80092d0 <create_chain+0xd0>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8009232:	69b2      	ldr	r2, [r6, #24]
 8009234:	4282      	cmp	r2, r0
 8009236:	d84b      	bhi.n	80092d0 <create_chain+0xd0>
		scl = clst;
 8009238:	46b8      	mov	r8, r7
 800923a:	e001      	b.n	8009240 <create_chain+0x40>
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800923c:	f04f 0801 	mov.w	r8, #1
		ncl = scl;	/* Start cluster */
 8009240:	4644      	mov	r4, r8
 8009242:	e00c      	b.n	800925e <create_chain+0x5e>
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8009244:	4621      	mov	r1, r4
 8009246:	4628      	mov	r0, r5
 8009248:	f7ff ff1c 	bl	8009084 <get_fat>
			if (cs == 0) break;				/* Found a free cluster */
 800924c:	4603      	mov	r3, r0
 800924e:	b178      	cbz	r0, 8009270 <create_chain+0x70>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8009250:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009254:	bf18      	it	ne
 8009256:	2801      	cmpne	r0, #1
 8009258:	d03a      	beq.n	80092d0 <create_chain+0xd0>
			if (ncl == scl) return 0;		/* No free cluster */
 800925a:	4544      	cmp	r4, r8
 800925c:	d037      	beq.n	80092ce <create_chain+0xce>
			ncl++;							/* Next cluster */
 800925e:	3401      	adds	r4, #1
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8009260:	69b3      	ldr	r3, [r6, #24]
 8009262:	42a3      	cmp	r3, r4
 8009264:	d8ee      	bhi.n	8009244 <create_chain+0x44>
				if (ncl > scl) return 0;	/* No free cluster */
 8009266:	f1b8 0f01 	cmp.w	r8, #1
 800926a:	d92e      	bls.n	80092ca <create_chain+0xca>
				ncl = 2;
 800926c:	2402      	movs	r4, #2
 800926e:	e7e9      	b.n	8009244 <create_chain+0x44>
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8009270:	f04f 32ff 	mov.w	r2, #4294967295
 8009274:	4621      	mov	r1, r4
 8009276:	4630      	mov	r0, r6
 8009278:	f7ff fe82 	bl	8008f80 <put_fat>
		if (res == FR_OK && clst != 0) {
 800927c:	4602      	mov	r2, r0
 800927e:	fab0 f080 	clz	r0, r0
 8009282:	0940      	lsrs	r0, r0, #5
 8009284:	2f00      	cmp	r7, #0
 8009286:	bf08      	it	eq
 8009288:	2000      	moveq	r0, #0
 800928a:	b970      	cbnz	r0, 80092aa <create_chain+0xaa>
	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800928c:	b9a2      	cbnz	r2, 80092b8 <create_chain+0xb8>
		fs->last_clst = ncl;
 800928e:	6134      	str	r4, [r6, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8009290:	6972      	ldr	r2, [r6, #20]
 8009292:	69b3      	ldr	r3, [r6, #24]
 8009294:	3b02      	subs	r3, #2
 8009296:	429a      	cmp	r2, r3
 8009298:	d801      	bhi.n	800929e <create_chain+0x9e>
 800929a:	3a01      	subs	r2, #1
 800929c:	6172      	str	r2, [r6, #20]
		fs->fsi_flag |= 1;
 800929e:	7933      	ldrb	r3, [r6, #4]
 80092a0:	f043 0301 	orr.w	r3, r3, #1
 80092a4:	7133      	strb	r3, [r6, #4]
 80092a6:	4623      	mov	r3, r4
 80092a8:	e012      	b.n	80092d0 <create_chain+0xd0>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80092aa:	4622      	mov	r2, r4
 80092ac:	4639      	mov	r1, r7
 80092ae:	4630      	mov	r0, r6
 80092b0:	f7ff fe66 	bl	8008f80 <put_fat>
 80092b4:	4602      	mov	r2, r0
 80092b6:	e7e9      	b.n	800928c <create_chain+0x8c>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80092b8:	2a01      	cmp	r2, #1
 80092ba:	d001      	beq.n	80092c0 <create_chain+0xc0>
 80092bc:	2301      	movs	r3, #1
 80092be:	e007      	b.n	80092d0 <create_chain+0xd0>
 80092c0:	f04f 33ff 	mov.w	r3, #4294967295
 80092c4:	e004      	b.n	80092d0 <create_chain+0xd0>
		if (cs < 2) return 1;				/* Invalid FAT value */
 80092c6:	2301      	movs	r3, #1
 80092c8:	e002      	b.n	80092d0 <create_chain+0xd0>
				if (ncl > scl) return 0;	/* No free cluster */
 80092ca:	2300      	movs	r3, #0
 80092cc:	e000      	b.n	80092d0 <create_chain+0xd0>
			if (ncl == scl) return 0;		/* No free cluster */
 80092ce:	2300      	movs	r3, #0
}
 80092d0:	4618      	mov	r0, r3
 80092d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080092d6 <remove_chain>:
{
 80092d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092d8:	460c      	mov	r4, r1
	FATFS *fs = obj->fs;
 80092da:	6805      	ldr	r5, [r0, #0]
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80092dc:	2901      	cmp	r1, #1
 80092de:	d92e      	bls.n	800933e <remove_chain+0x68>
 80092e0:	4606      	mov	r6, r0
 80092e2:	4611      	mov	r1, r2
 80092e4:	69ab      	ldr	r3, [r5, #24]
 80092e6:	42a3      	cmp	r3, r4
 80092e8:	d92b      	bls.n	8009342 <remove_chain+0x6c>
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80092ea:	b14a      	cbz	r2, 8009300 <remove_chain+0x2a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80092ec:	f04f 32ff 	mov.w	r2, #4294967295
 80092f0:	4628      	mov	r0, r5
 80092f2:	f7ff fe45 	bl	8008f80 <put_fat>
		if (res != FR_OK) return res;
 80092f6:	4607      	mov	r7, r0
 80092f8:	b110      	cbz	r0, 8009300 <remove_chain+0x2a>
 80092fa:	e023      	b.n	8009344 <remove_chain+0x6e>
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80092fc:	42a2      	cmp	r2, r4
 80092fe:	d921      	bls.n	8009344 <remove_chain+0x6e>
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8009300:	4627      	mov	r7, r4
 8009302:	4621      	mov	r1, r4
 8009304:	4630      	mov	r0, r6
 8009306:	f7ff febd 	bl	8009084 <get_fat>
		if (nxt == 0) break;				/* Empty cluster? */
 800930a:	4604      	mov	r4, r0
 800930c:	b1e0      	cbz	r0, 8009348 <remove_chain+0x72>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800930e:	2801      	cmp	r0, #1
 8009310:	d01c      	beq.n	800934c <remove_chain+0x76>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8009312:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009316:	d01b      	beq.n	8009350 <remove_chain+0x7a>
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8009318:	2200      	movs	r2, #0
 800931a:	4639      	mov	r1, r7
 800931c:	4628      	mov	r0, r5
 800931e:	f7ff fe2f 	bl	8008f80 <put_fat>
			if (res != FR_OK) return res;
 8009322:	4607      	mov	r7, r0
 8009324:	b970      	cbnz	r0, 8009344 <remove_chain+0x6e>
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8009326:	696b      	ldr	r3, [r5, #20]
 8009328:	69aa      	ldr	r2, [r5, #24]
 800932a:	1e91      	subs	r1, r2, #2
 800932c:	428b      	cmp	r3, r1
 800932e:	d2e5      	bcs.n	80092fc <remove_chain+0x26>
			fs->free_clst++;
 8009330:	3301      	adds	r3, #1
 8009332:	616b      	str	r3, [r5, #20]
			fs->fsi_flag |= 1;
 8009334:	792b      	ldrb	r3, [r5, #4]
 8009336:	f043 0301 	orr.w	r3, r3, #1
 800933a:	712b      	strb	r3, [r5, #4]
 800933c:	e7de      	b.n	80092fc <remove_chain+0x26>
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800933e:	2702      	movs	r7, #2
 8009340:	e000      	b.n	8009344 <remove_chain+0x6e>
 8009342:	2702      	movs	r7, #2
}
 8009344:	4638      	mov	r0, r7
 8009346:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return FR_OK;
 8009348:	2700      	movs	r7, #0
 800934a:	e7fb      	b.n	8009344 <remove_chain+0x6e>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800934c:	2702      	movs	r7, #2
 800934e:	e7f9      	b.n	8009344 <remove_chain+0x6e>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8009350:	2701      	movs	r7, #1
 8009352:	e7f7      	b.n	8009344 <remove_chain+0x6e>

08009354 <dir_next>:
{
 8009354:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	FATFS *fs = dp->obj.fs;
 8009358:	6806      	ldr	r6, [r0, #0]
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800935a:	6945      	ldr	r5, [r0, #20]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800935c:	69c3      	ldr	r3, [r0, #28]
 800935e:	2b00      	cmp	r3, #0
 8009360:	d06c      	beq.n	800943c <dir_next+0xe8>
 8009362:	4604      	mov	r4, r0
 8009364:	4688      	mov	r8, r1
 8009366:	3520      	adds	r5, #32
 8009368:	f5b5 1f00 	cmp.w	r5, #2097152	@ 0x200000
 800936c:	d268      	bcs.n	8009440 <dir_next+0xec>
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800936e:	f3c5 0708 	ubfx	r7, r5, #0, #9
 8009372:	b93f      	cbnz	r7, 8009384 <dir_next+0x30>
		dp->sect++;				/* Next sector */
 8009374:	3301      	adds	r3, #1
 8009376:	61c3      	str	r3, [r0, #28]
		if (!dp->clust) {		/* Static table */
 8009378:	6981      	ldr	r1, [r0, #24]
 800937a:	b979      	cbnz	r1, 800939c <dir_next+0x48>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800937c:	8933      	ldrh	r3, [r6, #8]
 800937e:	ebb3 1f55 	cmp.w	r3, r5, lsr #5
 8009382:	d907      	bls.n	8009394 <dir_next+0x40>
	dp->dptr = ofs;						/* Current entry */
 8009384:	6165      	str	r5, [r4, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8009386:	f106 0334 	add.w	r3, r6, #52	@ 0x34
 800938a:	443b      	add	r3, r7
 800938c:	6223      	str	r3, [r4, #32]
	return FR_OK;
 800938e:	2000      	movs	r0, #0
}
 8009390:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				dp->sect = 0; return FR_NO_FILE;
 8009394:	2300      	movs	r3, #0
 8009396:	61c3      	str	r3, [r0, #28]
 8009398:	2004      	movs	r0, #4
 800939a:	e7f9      	b.n	8009390 <dir_next+0x3c>
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800939c:	8973      	ldrh	r3, [r6, #10]
 800939e:	3b01      	subs	r3, #1
 80093a0:	ea13 2955 	ands.w	r9, r3, r5, lsr #9
 80093a4:	d1ee      	bne.n	8009384 <dir_next+0x30>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80093a6:	f7ff fe6d 	bl	8009084 <get_fat>
 80093aa:	4682      	mov	sl, r0
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80093ac:	2801      	cmp	r0, #1
 80093ae:	d949      	bls.n	8009444 <dir_next+0xf0>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80093b0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80093b4:	d048      	beq.n	8009448 <dir_next+0xf4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80093b6:	69b3      	ldr	r3, [r6, #24]
 80093b8:	4283      	cmp	r3, r0
 80093ba:	d837      	bhi.n	800942c <dir_next+0xd8>
					if (!stretch) {								/* If no stretch, report EOT */
 80093bc:	f1b8 0f00 	cmp.w	r8, #0
 80093c0:	d011      	beq.n	80093e6 <dir_next+0x92>
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80093c2:	69a1      	ldr	r1, [r4, #24]
 80093c4:	4620      	mov	r0, r4
 80093c6:	f7ff ff1b 	bl	8009200 <create_chain>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80093ca:	4682      	mov	sl, r0
 80093cc:	2800      	cmp	r0, #0
 80093ce:	d03d      	beq.n	800944c <dir_next+0xf8>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80093d0:	2801      	cmp	r0, #1
 80093d2:	d03d      	beq.n	8009450 <dir_next+0xfc>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80093d4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80093d8:	d03c      	beq.n	8009454 <dir_next+0x100>
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80093da:	4630      	mov	r0, r6
 80093dc:	f7ff fbd0 	bl	8008b80 <sync_window>
 80093e0:	b128      	cbz	r0, 80093ee <dir_next+0x9a>
 80093e2:	2001      	movs	r0, #1
 80093e4:	e7d4      	b.n	8009390 <dir_next+0x3c>
						dp->sect = 0; return FR_NO_FILE;
 80093e6:	2300      	movs	r3, #0
 80093e8:	61e3      	str	r3, [r4, #28]
 80093ea:	2004      	movs	r0, #4
 80093ec:	e7d0      	b.n	8009390 <dir_next+0x3c>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80093ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80093f2:	2100      	movs	r1, #0
 80093f4:	f106 0034 	add.w	r0, r6, #52	@ 0x34
 80093f8:	f7ff f95e 	bl	80086b8 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80093fc:	4651      	mov	r1, sl
 80093fe:	4630      	mov	r0, r6
 8009400:	f7ff fa50 	bl	80088a4 <clust2sect>
 8009404:	6330      	str	r0, [r6, #48]	@ 0x30
 8009406:	8973      	ldrh	r3, [r6, #10]
 8009408:	4599      	cmp	r9, r3
 800940a:	d20b      	bcs.n	8009424 <dir_next+0xd0>
						fs->wflag = 1;
 800940c:	2301      	movs	r3, #1
 800940e:	70f3      	strb	r3, [r6, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8009410:	4630      	mov	r0, r6
 8009412:	f7ff fbb5 	bl	8008b80 <sync_window>
 8009416:	b9f8      	cbnz	r0, 8009458 <dir_next+0x104>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8009418:	f109 0901 	add.w	r9, r9, #1
 800941c:	6b33      	ldr	r3, [r6, #48]	@ 0x30
 800941e:	3301      	adds	r3, #1
 8009420:	6333      	str	r3, [r6, #48]	@ 0x30
 8009422:	e7f0      	b.n	8009406 <dir_next+0xb2>
					fs->winsect -= n;							/* Restore window offset */
 8009424:	6b33      	ldr	r3, [r6, #48]	@ 0x30
 8009426:	eba3 0309 	sub.w	r3, r3, r9
 800942a:	6333      	str	r3, [r6, #48]	@ 0x30
				dp->clust = clst;		/* Initialize data for new cluster */
 800942c:	f8c4 a018 	str.w	sl, [r4, #24]
				dp->sect = clust2sect(fs, clst);
 8009430:	4651      	mov	r1, sl
 8009432:	4630      	mov	r0, r6
 8009434:	f7ff fa36 	bl	80088a4 <clust2sect>
 8009438:	61e0      	str	r0, [r4, #28]
 800943a:	e7a3      	b.n	8009384 <dir_next+0x30>
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800943c:	2004      	movs	r0, #4
 800943e:	e7a7      	b.n	8009390 <dir_next+0x3c>
 8009440:	2004      	movs	r0, #4
 8009442:	e7a5      	b.n	8009390 <dir_next+0x3c>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8009444:	2002      	movs	r0, #2
 8009446:	e7a3      	b.n	8009390 <dir_next+0x3c>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8009448:	2001      	movs	r0, #1
 800944a:	e7a1      	b.n	8009390 <dir_next+0x3c>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800944c:	2007      	movs	r0, #7
 800944e:	e79f      	b.n	8009390 <dir_next+0x3c>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8009450:	2002      	movs	r0, #2
 8009452:	e79d      	b.n	8009390 <dir_next+0x3c>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009454:	2001      	movs	r0, #1
 8009456:	e79b      	b.n	8009390 <dir_next+0x3c>
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8009458:	2001      	movs	r0, #1
 800945a:	e799      	b.n	8009390 <dir_next+0x3c>

0800945c <dir_alloc>:
{
 800945c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800945e:	4604      	mov	r4, r0
 8009460:	460e      	mov	r6, r1
	FATFS *fs = dp->obj.fs;
 8009462:	6807      	ldr	r7, [r0, #0]
	res = dir_sdi(dp, 0);
 8009464:	2100      	movs	r1, #0
 8009466:	f7ff fe75 	bl	8009154 <dir_sdi>
	if (res == FR_OK) {
 800946a:	4602      	mov	r2, r0
 800946c:	b9b8      	cbnz	r0, 800949e <dir_alloc+0x42>
		n = 0;
 800946e:	2500      	movs	r5, #0
 8009470:	e006      	b.n	8009480 <dir_alloc+0x24>
				n = 0;					/* Not a blank entry. Restart to search */
 8009472:	2500      	movs	r5, #0
			res = dir_next(dp, 1);
 8009474:	2101      	movs	r1, #1
 8009476:	4620      	mov	r0, r4
 8009478:	f7ff ff6c 	bl	8009354 <dir_next>
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800947c:	4602      	mov	r2, r0
 800947e:	b970      	cbnz	r0, 800949e <dir_alloc+0x42>
			res = move_window(fs, dp->sect);
 8009480:	69e1      	ldr	r1, [r4, #28]
 8009482:	4638      	mov	r0, r7
 8009484:	f7ff fba6 	bl	8008bd4 <move_window>
			if (res != FR_OK) break;
 8009488:	4602      	mov	r2, r0
 800948a:	b940      	cbnz	r0, 800949e <dir_alloc+0x42>
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800948c:	6a23      	ldr	r3, [r4, #32]
 800948e:	781b      	ldrb	r3, [r3, #0]
 8009490:	2b00      	cmp	r3, #0
 8009492:	bf18      	it	ne
 8009494:	2be5      	cmpne	r3, #229	@ 0xe5
 8009496:	d1ec      	bne.n	8009472 <dir_alloc+0x16>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8009498:	3501      	adds	r5, #1
 800949a:	42b5      	cmp	r5, r6
 800949c:	d1ea      	bne.n	8009474 <dir_alloc+0x18>
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800949e:	2a04      	cmp	r2, #4
 80094a0:	d001      	beq.n	80094a6 <dir_alloc+0x4a>
}
 80094a2:	4610      	mov	r0, r2
 80094a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80094a6:	2207      	movs	r2, #7
 80094a8:	e7fb      	b.n	80094a2 <dir_alloc+0x46>

080094aa <dir_read>:
{
 80094aa:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094ae:	4604      	mov	r4, r0
 80094b0:	4688      	mov	r8, r1
	FATFS *fs = dp->obj.fs;
 80094b2:	6807      	ldr	r7, [r0, #0]
	BYTE ord = 0xFF, sum = 0xFF;
 80094b4:	f04f 09ff 	mov.w	r9, #255	@ 0xff
 80094b8:	464e      	mov	r6, r9
	FRESULT res = FR_NO_FILE;
 80094ba:	2504      	movs	r5, #4
	while (dp->sect) {
 80094bc:	e02c      	b.n	8009518 <dir_read+0x6e>
				if (a == AM_LFN) {			/* An LFN entry is found */
 80094be:	2b0f      	cmp	r3, #15
 80094c0:	d119      	bne.n	80094f6 <dir_read+0x4c>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 80094c2:	f012 0f40 	tst.w	r2, #64	@ 0x40
 80094c6:	d006      	beq.n	80094d6 <dir_read+0x2c>
						sum = dp->dir[LDIR_Chksum];
 80094c8:	f891 900d 	ldrb.w	r9, [r1, #13]
						c &= (BYTE)~LLEF; ord = c;
 80094cc:	f002 02bf 	and.w	r2, r2, #191	@ 0xbf
						dp->blk_ofs = dp->dptr;
 80094d0:	6963      	ldr	r3, [r4, #20]
 80094d2:	6323      	str	r3, [r4, #48]	@ 0x30
						c &= (BYTE)~LLEF; ord = c;
 80094d4:	4616      	mov	r6, r2
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 80094d6:	42b2      	cmp	r2, r6
 80094d8:	d001      	beq.n	80094de <dir_read+0x34>
 80094da:	26ff      	movs	r6, #255	@ 0xff
 80094dc:	e016      	b.n	800950c <dir_read+0x62>
 80094de:	7b4b      	ldrb	r3, [r1, #13]
 80094e0:	454b      	cmp	r3, r9
 80094e2:	d001      	beq.n	80094e8 <dir_read+0x3e>
 80094e4:	26ff      	movs	r6, #255	@ 0xff
 80094e6:	e011      	b.n	800950c <dir_read+0x62>
 80094e8:	68f8      	ldr	r0, [r7, #12]
 80094ea:	f7ff fa1f 	bl	800892c <pick_lfn>
 80094ee:	b378      	cbz	r0, 8009550 <dir_read+0xa6>
 80094f0:	3e01      	subs	r6, #1
 80094f2:	b2f6      	uxtb	r6, r6
 80094f4:	e00a      	b.n	800950c <dir_read+0x62>
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 80094f6:	b926      	cbnz	r6, 8009502 <dir_read+0x58>
 80094f8:	4608      	mov	r0, r1
 80094fa:	f7ff faea 	bl	8008ad2 <sum_sfn>
 80094fe:	4548      	cmp	r0, r9
 8009500:	d029      	beq.n	8009556 <dir_read+0xac>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 8009502:	f04f 33ff 	mov.w	r3, #4294967295
 8009506:	6323      	str	r3, [r4, #48]	@ 0x30
 8009508:	e025      	b.n	8009556 <dir_read+0xac>
				ord = 0xFF;
 800950a:	26ff      	movs	r6, #255	@ 0xff
		res = dir_next(dp, 0);		/* Next entry */
 800950c:	2100      	movs	r1, #0
 800950e:	4620      	mov	r0, r4
 8009510:	f7ff ff20 	bl	8009354 <dir_next>
		if (res != FR_OK) break;
 8009514:	4605      	mov	r5, r0
 8009516:	b9f0      	cbnz	r0, 8009556 <dir_read+0xac>
	while (dp->sect) {
 8009518:	69e1      	ldr	r1, [r4, #28]
 800951a:	b1e1      	cbz	r1, 8009556 <dir_read+0xac>
		res = move_window(fs, dp->sect);
 800951c:	4638      	mov	r0, r7
 800951e:	f7ff fb59 	bl	8008bd4 <move_window>
		if (res != FR_OK) break;
 8009522:	4605      	mov	r5, r0
 8009524:	b9b8      	cbnz	r0, 8009556 <dir_read+0xac>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 8009526:	6a21      	ldr	r1, [r4, #32]
 8009528:	780a      	ldrb	r2, [r1, #0]
		if (c == 0) {
 800952a:	b19a      	cbz	r2, 8009554 <dir_read+0xaa>
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800952c:	7acb      	ldrb	r3, [r1, #11]
 800952e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009532:	71a3      	strb	r3, [r4, #6]
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 8009534:	2a2e      	cmp	r2, #46	@ 0x2e
 8009536:	bf18      	it	ne
 8009538:	2ae5      	cmpne	r2, #229	@ 0xe5
 800953a:	d0e6      	beq.n	800950a <dir_read+0x60>
 800953c:	f023 0020 	bic.w	r0, r3, #32
 8009540:	2808      	cmp	r0, #8
 8009542:	bf14      	ite	ne
 8009544:	2000      	movne	r0, #0
 8009546:	2001      	moveq	r0, #1
 8009548:	4540      	cmp	r0, r8
 800954a:	d0b8      	beq.n	80094be <dir_read+0x14>
				ord = 0xFF;
 800954c:	26ff      	movs	r6, #255	@ 0xff
 800954e:	e7dd      	b.n	800950c <dir_read+0x62>
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8009550:	26ff      	movs	r6, #255	@ 0xff
 8009552:	e7db      	b.n	800950c <dir_read+0x62>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 8009554:	2504      	movs	r5, #4
	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8009556:	b10d      	cbz	r5, 800955c <dir_read+0xb2>
 8009558:	2300      	movs	r3, #0
 800955a:	61e3      	str	r3, [r4, #28]
}
 800955c:	4628      	mov	r0, r5
 800955e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08009562 <dir_remove>:
{
 8009562:	b570      	push	{r4, r5, r6, lr}
 8009564:	4604      	mov	r4, r0
	FATFS *fs = dp->obj.fs;
 8009566:	6805      	ldr	r5, [r0, #0]
	DWORD last = dp->dptr;
 8009568:	6946      	ldr	r6, [r0, #20]
	res = (dp->blk_ofs == 0xFFFFFFFF) ? FR_OK : dir_sdi(dp, dp->blk_ofs);	/* Goto top of the entry block if LFN is exist */
 800956a:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 800956c:	f1b1 3fff 	cmp.w	r1, #4294967295
 8009570:	d11a      	bne.n	80095a8 <dir_remove+0x46>
 8009572:	2300      	movs	r3, #0
	if (res == FR_OK) {
 8009574:	b9b3      	cbnz	r3, 80095a4 <dir_remove+0x42>
			res = move_window(fs, dp->sect);
 8009576:	69e1      	ldr	r1, [r4, #28]
 8009578:	4628      	mov	r0, r5
 800957a:	f7ff fb2b 	bl	8008bd4 <move_window>
			if (res != FR_OK) break;
 800957e:	4603      	mov	r3, r0
 8009580:	b970      	cbnz	r0, 80095a0 <dir_remove+0x3e>
				dp->dir[DIR_Name] = DDEM;
 8009582:	6a22      	ldr	r2, [r4, #32]
 8009584:	21e5      	movs	r1, #229	@ 0xe5
 8009586:	7011      	strb	r1, [r2, #0]
			fs->wflag = 1;
 8009588:	2201      	movs	r2, #1
 800958a:	70ea      	strb	r2, [r5, #3]
			if (dp->dptr >= last) break;	/* If reached last entry then all entries of the object has been deleted. */
 800958c:	6962      	ldr	r2, [r4, #20]
 800958e:	42b2      	cmp	r2, r6
 8009590:	d206      	bcs.n	80095a0 <dir_remove+0x3e>
			res = dir_next(dp, 0);	/* Next entry */
 8009592:	2100      	movs	r1, #0
 8009594:	4620      	mov	r0, r4
 8009596:	f7ff fedd 	bl	8009354 <dir_next>
		} while (res == FR_OK);
 800959a:	4603      	mov	r3, r0
 800959c:	2800      	cmp	r0, #0
 800959e:	d0ea      	beq.n	8009576 <dir_remove+0x14>
		if (res == FR_NO_FILE) res = FR_INT_ERR;
 80095a0:	2b04      	cmp	r3, #4
 80095a2:	d005      	beq.n	80095b0 <dir_remove+0x4e>
}
 80095a4:	4618      	mov	r0, r3
 80095a6:	bd70      	pop	{r4, r5, r6, pc}
	res = (dp->blk_ofs == 0xFFFFFFFF) ? FR_OK : dir_sdi(dp, dp->blk_ofs);	/* Goto top of the entry block if LFN is exist */
 80095a8:	f7ff fdd4 	bl	8009154 <dir_sdi>
 80095ac:	4603      	mov	r3, r0
 80095ae:	e7e1      	b.n	8009574 <dir_remove+0x12>
		if (res == FR_NO_FILE) res = FR_INT_ERR;
 80095b0:	2302      	movs	r3, #2
 80095b2:	e7f7      	b.n	80095a4 <dir_remove+0x42>

080095b4 <create_name>:
{
 80095b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095b8:	b083      	sub	sp, #12
 80095ba:	4680      	mov	r8, r0
 80095bc:	468a      	mov	sl, r1
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 80095be:	f8d1 9000 	ldr.w	r9, [r1]
 80095c2:	6803      	ldr	r3, [r0, #0]
 80095c4:	68dd      	ldr	r5, [r3, #12]
 80095c6:	2400      	movs	r4, #0
 80095c8:	4623      	mov	r3, r4
 80095ca:	e01d      	b.n	8009608 <create_name+0x54>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80095cc:	3701      	adds	r7, #1
 80095ce:	f819 3007 	ldrb.w	r3, [r9, r7]
 80095d2:	2b2f      	cmp	r3, #47	@ 0x2f
 80095d4:	d0fa      	beq.n	80095cc <create_name+0x18>
 80095d6:	2b5c      	cmp	r3, #92	@ 0x5c
 80095d8:	d0f8      	beq.n	80095cc <create_name+0x18>
	*path = &p[si];						/* Return pointer to the next segment */
 80095da:	444f      	add	r7, r9
 80095dc:	f8ca 7000 	str.w	r7, [sl]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80095e0:	281f      	cmp	r0, #31
 80095e2:	d82e      	bhi.n	8009642 <create_name+0x8e>
 80095e4:	f04f 0904 	mov.w	r9, #4
	while (di) {						/* Snip off trailing spaces and dots if exist */
 80095e8:	b374      	cbz	r4, 8009648 <create_name+0x94>
		w = lfn[di - 1];
 80095ea:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80095ee:	4423      	add	r3, r4
 80095f0:	f835 3013 	ldrh.w	r3, [r5, r3, lsl #1]
		if (w != ' ' && w != '.') break;
 80095f4:	2b20      	cmp	r3, #32
 80095f6:	bf18      	it	ne
 80095f8:	2b2e      	cmpne	r3, #46	@ 0x2e
 80095fa:	d125      	bne.n	8009648 <create_name+0x94>
		di--;
 80095fc:	3c01      	subs	r4, #1
 80095fe:	e7f3      	b.n	80095e8 <create_name+0x34>
		lfn[di++] = w;					/* Store the Unicode character */
 8009600:	f825 6014 	strh.w	r6, [r5, r4, lsl #1]
 8009604:	3401      	adds	r4, #1
		w = p[si++];					/* Get a character */
 8009606:	463b      	mov	r3, r7
 8009608:	1c5f      	adds	r7, r3, #1
 800960a:	f819 0003 	ldrb.w	r0, [r9, r3]
		if (w < ' ') break;				/* Break if end of the path name */
 800960e:	281f      	cmp	r0, #31
 8009610:	d9e3      	bls.n	80095da <create_name+0x26>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8009612:	285c      	cmp	r0, #92	@ 0x5c
 8009614:	bf18      	it	ne
 8009616:	282f      	cmpne	r0, #47	@ 0x2f
 8009618:	d0d9      	beq.n	80095ce <create_name+0x1a>
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800961a:	2cfe      	cmp	r4, #254	@ 0xfe
 800961c:	f200 80d9 	bhi.w	80097d2 <create_name+0x21e>
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8009620:	2101      	movs	r1, #1
 8009622:	f001 f9cd 	bl	800a9c0 <ff_convert>
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8009626:	4606      	mov	r6, r0
 8009628:	2800      	cmp	r0, #0
 800962a:	f000 80d4 	beq.w	80097d6 <create_name+0x222>
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800962e:	287f      	cmp	r0, #127	@ 0x7f
 8009630:	d8e6      	bhi.n	8009600 <create_name+0x4c>
 8009632:	4601      	mov	r1, r0
 8009634:	486a      	ldr	r0, [pc, #424]	@ (80097e0 <create_name+0x22c>)
 8009636:	f7ff f851 	bl	80086dc <chk_chr>
 800963a:	2800      	cmp	r0, #0
 800963c:	d0e0      	beq.n	8009600 <create_name+0x4c>
 800963e:	2006      	movs	r0, #6
 8009640:	e06f      	b.n	8009722 <create_name+0x16e>
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8009642:	f04f 0900 	mov.w	r9, #0
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8009646:	e7cf      	b.n	80095e8 <create_name+0x34>
	lfn[di] = 0;						/* LFN is created */
 8009648:	2300      	movs	r3, #0
 800964a:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800964e:	2c00      	cmp	r4, #0
 8009650:	f000 80c3 	beq.w	80097da <create_name+0x226>
	mem_set(dp->fn, ' ', 11);
 8009654:	220b      	movs	r2, #11
 8009656:	2120      	movs	r1, #32
 8009658:	f108 0024 	add.w	r0, r8, #36	@ 0x24
 800965c:	f7ff f82c 	bl	80086b8 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8009660:	2300      	movs	r3, #0
 8009662:	e000      	b.n	8009666 <create_name+0xb2>
 8009664:	3301      	adds	r3, #1
 8009666:	f835 2013 	ldrh.w	r2, [r5, r3, lsl #1]
 800966a:	2a20      	cmp	r2, #32
 800966c:	d0fa      	beq.n	8009664 <create_name+0xb0>
 800966e:	2a2e      	cmp	r2, #46	@ 0x2e
 8009670:	d0f8      	beq.n	8009664 <create_name+0xb0>
	if (si) cf |= NS_LOSS | NS_LFN;
 8009672:	b11b      	cbz	r3, 800967c <create_name+0xc8>
 8009674:	f049 0903 	orr.w	r9, r9, #3
 8009678:	e000      	b.n	800967c <create_name+0xc8>
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800967a:	3c01      	subs	r4, #1
 800967c:	b16c      	cbz	r4, 800969a <create_name+0xe6>
 800967e:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8009682:	4422      	add	r2, r4
 8009684:	f835 2012 	ldrh.w	r2, [r5, r2, lsl #1]
 8009688:	2a2e      	cmp	r2, #46	@ 0x2e
 800968a:	d1f6      	bne.n	800967a <create_name+0xc6>
 800968c:	f04f 0b08 	mov.w	fp, #8
 8009690:	f04f 0a00 	mov.w	sl, #0
 8009694:	f8cd a004 	str.w	sl, [sp, #4]
 8009698:	e008      	b.n	80096ac <create_name+0xf8>
 800969a:	46a2      	mov	sl, r4
 800969c:	f04f 0b08 	mov.w	fp, #8
 80096a0:	2200      	movs	r2, #0
 80096a2:	9201      	str	r2, [sp, #4]
 80096a4:	e002      	b.n	80096ac <create_name+0xf8>
			cf |= NS_LOSS | NS_LFN; continue;
 80096a6:	f049 0903 	orr.w	r9, r9, #3
		w = lfn[si++];					/* Get an LFN character */
 80096aa:	463b      	mov	r3, r7
 80096ac:	1c5f      	adds	r7, r3, #1
 80096ae:	f835 6013 	ldrh.w	r6, [r5, r3, lsl #1]
		if (!w) break;					/* Break on end of the LFN */
 80096b2:	b1be      	cbz	r6, 80096e4 <create_name+0x130>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 80096b4:	2e20      	cmp	r6, #32
 80096b6:	d0f6      	beq.n	80096a6 <create_name+0xf2>
 80096b8:	2e2e      	cmp	r6, #46	@ 0x2e
 80096ba:	bf14      	ite	ne
 80096bc:	2300      	movne	r3, #0
 80096be:	2301      	moveq	r3, #1
 80096c0:	42bc      	cmp	r4, r7
 80096c2:	bf08      	it	eq
 80096c4:	2300      	moveq	r3, #0
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d1ed      	bne.n	80096a6 <create_name+0xf2>
		if (i >= ni || si == di) {		/* Extension or end of SFN */
 80096ca:	42bc      	cmp	r4, r7
 80096cc:	bf18      	it	ne
 80096ce:	45da      	cmpne	sl, fp
 80096d0:	d337      	bcc.n	8009742 <create_name+0x18e>
			if (ni == 11) {				/* Long extension */
 80096d2:	f1bb 0f0b 	cmp.w	fp, #11
 80096d6:	d027      	beq.n	8009728 <create_name+0x174>
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 80096d8:	42bc      	cmp	r4, r7
 80096da:	d001      	beq.n	80096e0 <create_name+0x12c>
 80096dc:	f049 0903 	orr.w	r9, r9, #3
			if (si > di) break;			/* No extension */
 80096e0:	42bc      	cmp	r4, r7
 80096e2:	d224      	bcs.n	800972e <create_name+0x17a>
	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80096e4:	f898 3024 	ldrb.w	r3, [r8, #36]	@ 0x24
 80096e8:	2be5      	cmp	r3, #229	@ 0xe5
 80096ea:	d063      	beq.n	80097b4 <create_name+0x200>
	if (ni == 8) b <<= 2;
 80096ec:	f1bb 0f08 	cmp.w	fp, #8
 80096f0:	d064      	beq.n	80097bc <create_name+0x208>
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 80096f2:	9b01      	ldr	r3, [sp, #4]
 80096f4:	f003 020c 	and.w	r2, r3, #12
 80096f8:	2a0c      	cmp	r2, #12
 80096fa:	d003      	beq.n	8009704 <create_name+0x150>
 80096fc:	f003 0303 	and.w	r3, r3, #3
 8009700:	2b03      	cmp	r3, #3
 8009702:	d101      	bne.n	8009708 <create_name+0x154>
 8009704:	f049 0902 	orr.w	r9, r9, #2
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8009708:	f019 0f02 	tst.w	r9, #2
 800970c:	d106      	bne.n	800971c <create_name+0x168>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800970e:	9b01      	ldr	r3, [sp, #4]
 8009710:	f003 0303 	and.w	r3, r3, #3
 8009714:	2b01      	cmp	r3, #1
 8009716:	d056      	beq.n	80097c6 <create_name+0x212>
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8009718:	2a04      	cmp	r2, #4
 800971a:	d057      	beq.n	80097cc <create_name+0x218>
	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800971c:	f888 902f 	strb.w	r9, [r8, #47]	@ 0x2f
	return FR_OK;
 8009720:	2000      	movs	r0, #0
}
 8009722:	b003      	add	sp, #12
 8009724:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				cf |= NS_LOSS | NS_LFN; break;
 8009728:	f049 0903 	orr.w	r9, r9, #3
 800972c:	e7da      	b.n	80096e4 <create_name+0x130>
			b <<= 2; continue;
 800972e:	9b01      	ldr	r3, [sp, #4]
 8009730:	009b      	lsls	r3, r3, #2
 8009732:	b2db      	uxtb	r3, r3
 8009734:	9301      	str	r3, [sp, #4]
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8009736:	4623      	mov	r3, r4
 8009738:	f04f 0b0b 	mov.w	fp, #11
 800973c:	f04f 0a08 	mov.w	sl, #8
			b <<= 2; continue;
 8009740:	e7b4      	b.n	80096ac <create_name+0xf8>
		if (w >= 0x80) {				/* Non ASCII character */
 8009742:	2e7f      	cmp	r6, #127	@ 0x7f
 8009744:	d80b      	bhi.n	800975e <create_name+0x1aa>
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8009746:	b9ce      	cbnz	r6, 800977c <create_name+0x1c8>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8009748:	f049 0903 	orr.w	r9, r9, #3
 800974c:	265f      	movs	r6, #95	@ 0x5f
		dp->fn[i++] = (BYTE)w;
 800974e:	eb08 030a 	add.w	r3, r8, sl
 8009752:	f883 6024 	strb.w	r6, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 8009756:	463b      	mov	r3, r7
		dp->fn[i++] = (BYTE)w;
 8009758:	f10a 0a01 	add.w	sl, sl, #1
 800975c:	e7a6      	b.n	80096ac <create_name+0xf8>
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800975e:	2100      	movs	r1, #0
 8009760:	4630      	mov	r0, r6
 8009762:	f001 f92d 	bl	800a9c0 <ff_convert>
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8009766:	b910      	cbnz	r0, 800976e <create_name+0x1ba>
			cf |= NS_LFN;				/* Force create LFN entry */
 8009768:	f049 0902 	orr.w	r9, r9, #2
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800976c:	e7ec      	b.n	8009748 <create_name+0x194>
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800976e:	f1a0 0380 	sub.w	r3, r0, #128	@ 0x80
 8009772:	4a1c      	ldr	r2, [pc, #112]	@ (80097e4 <create_name+0x230>)
 8009774:	5cd6      	ldrb	r6, [r2, r3]
			cf |= NS_LFN;				/* Force create LFN entry */
 8009776:	f049 0902 	orr.w	r9, r9, #2
 800977a:	e7e4      	b.n	8009746 <create_name+0x192>
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800977c:	4631      	mov	r1, r6
 800977e:	481a      	ldr	r0, [pc, #104]	@ (80097e8 <create_name+0x234>)
 8009780:	f7fe ffac 	bl	80086dc <chk_chr>
 8009784:	2800      	cmp	r0, #0
 8009786:	d1df      	bne.n	8009748 <create_name+0x194>
				if (IsUpper(w)) {		/* ASCII large capital */
 8009788:	f1a6 0341 	sub.w	r3, r6, #65	@ 0x41
 800978c:	b29b      	uxth	r3, r3
 800978e:	2b19      	cmp	r3, #25
 8009790:	d804      	bhi.n	800979c <create_name+0x1e8>
					b |= 2;
 8009792:	9b01      	ldr	r3, [sp, #4]
 8009794:	f043 0302 	orr.w	r3, r3, #2
 8009798:	9301      	str	r3, [sp, #4]
 800979a:	e7d8      	b.n	800974e <create_name+0x19a>
					if (IsLower(w)) {	/* ASCII small capital */
 800979c:	f1a6 0361 	sub.w	r3, r6, #97	@ 0x61
 80097a0:	b29b      	uxth	r3, r3
 80097a2:	2b19      	cmp	r3, #25
 80097a4:	d8d3      	bhi.n	800974e <create_name+0x19a>
						b |= 1; w -= 0x20;
 80097a6:	9b01      	ldr	r3, [sp, #4]
 80097a8:	f043 0301 	orr.w	r3, r3, #1
 80097ac:	9301      	str	r3, [sp, #4]
 80097ae:	3e20      	subs	r6, #32
 80097b0:	b2b6      	uxth	r6, r6
 80097b2:	e7cc      	b.n	800974e <create_name+0x19a>
	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80097b4:	2305      	movs	r3, #5
 80097b6:	f888 3024 	strb.w	r3, [r8, #36]	@ 0x24
 80097ba:	e797      	b.n	80096ec <create_name+0x138>
	if (ni == 8) b <<= 2;
 80097bc:	9b01      	ldr	r3, [sp, #4]
 80097be:	009b      	lsls	r3, r3, #2
 80097c0:	b2db      	uxtb	r3, r3
 80097c2:	9301      	str	r3, [sp, #4]
 80097c4:	e795      	b.n	80096f2 <create_name+0x13e>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 80097c6:	f049 0910 	orr.w	r9, r9, #16
 80097ca:	e7a5      	b.n	8009718 <create_name+0x164>
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 80097cc:	f049 0908 	orr.w	r9, r9, #8
 80097d0:	e7a4      	b.n	800971c <create_name+0x168>
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 80097d2:	2006      	movs	r0, #6
 80097d4:	e7a5      	b.n	8009722 <create_name+0x16e>
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 80097d6:	2006      	movs	r0, #6
 80097d8:	e7a3      	b.n	8009722 <create_name+0x16e>
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 80097da:	2006      	movs	r0, #6
 80097dc:	e7a1      	b.n	8009722 <create_name+0x16e>
 80097de:	bf00      	nop
 80097e0:	0800c424 	.word	0x0800c424
 80097e4:	0800c46c 	.word	0x0800c46c
 80097e8:	0800c430 	.word	0x0800c430

080097ec <get_fileinfo>:
{
 80097ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	FATFS *fs = dp->obj.fs;
 80097f0:	f8d0 8000 	ldr.w	r8, [r0]
	fno->fname[0] = 0;		/* Invaidate file info */
 80097f4:	2300      	movs	r3, #0
 80097f6:	758b      	strb	r3, [r1, #22]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 80097f8:	69c3      	ldr	r3, [r0, #28]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d06b      	beq.n	80098d6 <get_fileinfo+0xea>
 80097fe:	4606      	mov	r6, r0
 8009800:	460c      	mov	r4, r1
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 8009802:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8009804:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009808:	d016      	beq.n	8009838 <get_fileinfo+0x4c>
			i = j = 0;
 800980a:	2300      	movs	r3, #0
 800980c:	461d      	mov	r5, r3
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800980e:	f8d8 200c 	ldr.w	r2, [r8, #12]
 8009812:	1c5f      	adds	r7, r3, #1
 8009814:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
 8009818:	b158      	cbz	r0, 8009832 <get_fileinfo+0x46>
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 800981a:	2100      	movs	r1, #0
 800981c:	f001 f8d0 	bl	800a9c0 <ff_convert>
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 8009820:	b130      	cbz	r0, 8009830 <get_fileinfo+0x44>
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 8009822:	2dfe      	cmp	r5, #254	@ 0xfe
 8009824:	d80c      	bhi.n	8009840 <get_fileinfo+0x54>
				fno->fname[i++] = (TCHAR)w;
 8009826:	1962      	adds	r2, r4, r5
 8009828:	7590      	strb	r0, [r2, #22]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800982a:	463b      	mov	r3, r7
				fno->fname[i++] = (TCHAR)w;
 800982c:	3501      	adds	r5, #1
 800982e:	e7ee      	b.n	800980e <get_fileinfo+0x22>
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 8009830:	2500      	movs	r5, #0
			fno->fname[i] = 0;	/* Terminate the LFN */
 8009832:	4425      	add	r5, r4
 8009834:	2300      	movs	r3, #0
 8009836:	75ab      	strb	r3, [r5, #22]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 8009838:	7da5      	ldrb	r5, [r4, #22]
	i = j = 0;
 800983a:	2200      	movs	r2, #0
 800983c:	4613      	mov	r3, r2
	while (i < 11) {		/* Copy name body and extension */
 800983e:	e012      	b.n	8009866 <get_fileinfo+0x7a>
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 8009840:	2500      	movs	r5, #0
 8009842:	e7f6      	b.n	8009832 <get_fileinfo+0x46>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 8009844:	23e5      	movs	r3, #229	@ 0xe5
 8009846:	e017      	b.n	8009878 <get_fileinfo+0x8c>
			if (!lfv) fno->fname[j] = '.';
 8009848:	b915      	cbnz	r5, 8009850 <get_fileinfo+0x64>
 800984a:	18a0      	adds	r0, r4, r2
 800984c:	272e      	movs	r7, #46	@ 0x2e
 800984e:	7587      	strb	r7, [r0, #22]
			fno->altname[j++] = '.';
 8009850:	18a0      	adds	r0, r4, r2
 8009852:	272e      	movs	r7, #46	@ 0x2e
 8009854:	7247      	strb	r7, [r0, #9]
 8009856:	3201      	adds	r2, #1
 8009858:	e010      	b.n	800987c <get_fileinfo+0x90>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 800985a:	2010      	movs	r0, #16
 800985c:	e01c      	b.n	8009898 <get_fileinfo+0xac>
			fno->fname[j] = c;
 800985e:	18a0      	adds	r0, r4, r2
 8009860:	7583      	strb	r3, [r0, #22]
		j++;
 8009862:	3201      	adds	r2, #1
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 8009864:	460b      	mov	r3, r1
	while (i < 11) {		/* Copy name body and extension */
 8009866:	2b0a      	cmp	r3, #10
 8009868:	d81b      	bhi.n	80098a2 <get_fileinfo+0xb6>
		c = (TCHAR)dp->dir[i++];
 800986a:	6a30      	ldr	r0, [r6, #32]
 800986c:	1c59      	adds	r1, r3, #1
 800986e:	5cc3      	ldrb	r3, [r0, r3]
		if (c == ' ') continue;				/* Skip padding spaces */
 8009870:	2b20      	cmp	r3, #32
 8009872:	d0f7      	beq.n	8009864 <get_fileinfo+0x78>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 8009874:	2b05      	cmp	r3, #5
 8009876:	d0e5      	beq.n	8009844 <get_fileinfo+0x58>
		if (i == 9) {						/* Insert a . if extension is exist */
 8009878:	2909      	cmp	r1, #9
 800987a:	d0e5      	beq.n	8009848 <get_fileinfo+0x5c>
		fno->altname[j] = c;
 800987c:	18a0      	adds	r0, r4, r2
 800987e:	7243      	strb	r3, [r0, #9]
		if (!lfv) {
 8009880:	2d00      	cmp	r5, #0
 8009882:	d1ee      	bne.n	8009862 <get_fileinfo+0x76>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 8009884:	f1a3 0041 	sub.w	r0, r3, #65	@ 0x41
 8009888:	b2c0      	uxtb	r0, r0
 800988a:	2819      	cmp	r0, #25
 800988c:	d8e7      	bhi.n	800985e <get_fileinfo+0x72>
 800988e:	6a30      	ldr	r0, [r6, #32]
 8009890:	7b07      	ldrb	r7, [r0, #12]
 8009892:	2908      	cmp	r1, #8
 8009894:	d8e1      	bhi.n	800985a <get_fileinfo+0x6e>
 8009896:	2008      	movs	r0, #8
 8009898:	4207      	tst	r7, r0
 800989a:	d0e0      	beq.n	800985e <get_fileinfo+0x72>
				c += 0x20;			/* To lower */
 800989c:	3320      	adds	r3, #32
 800989e:	b2db      	uxtb	r3, r3
 80098a0:	e7dd      	b.n	800985e <get_fileinfo+0x72>
	if (!lfv) {
 80098a2:	b935      	cbnz	r5, 80098b2 <get_fileinfo+0xc6>
		fno->fname[j] = 0;
 80098a4:	18a3      	adds	r3, r4, r2
 80098a6:	2100      	movs	r1, #0
 80098a8:	7599      	strb	r1, [r3, #22]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 80098aa:	6a33      	ldr	r3, [r6, #32]
 80098ac:	7b1b      	ldrb	r3, [r3, #12]
 80098ae:	b903      	cbnz	r3, 80098b2 <get_fileinfo+0xc6>
 80098b0:	460a      	mov	r2, r1
	fno->altname[j] = 0;	/* Terminate the SFN */
 80098b2:	4422      	add	r2, r4
 80098b4:	2300      	movs	r3, #0
 80098b6:	7253      	strb	r3, [r2, #9]
	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 80098b8:	6a33      	ldr	r3, [r6, #32]
 80098ba:	7adb      	ldrb	r3, [r3, #11]
 80098bc:	7223      	strb	r3, [r4, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 80098be:	6a30      	ldr	r0, [r6, #32]
 80098c0:	301c      	adds	r0, #28
 80098c2:	f7fe fed6 	bl	8008672 <ld_dword>
 80098c6:	6020      	str	r0, [r4, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 80098c8:	6a30      	ldr	r0, [r6, #32]
 80098ca:	3016      	adds	r0, #22
 80098cc:	f7fe fed1 	bl	8008672 <ld_dword>
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 80098d0:	80e0      	strh	r0, [r4, #6]
 80098d2:	0c00      	lsrs	r0, r0, #16
 80098d4:	80a0      	strh	r0, [r4, #4]
}
 80098d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

080098dc <cmp_lfn>:
{
 80098dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098e0:	4681      	mov	r9, r0
 80098e2:	460f      	mov	r7, r1
	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 80098e4:	f101 001a 	add.w	r0, r1, #26
 80098e8:	f7fe febe 	bl	8008668 <ld_word>
 80098ec:	bbc8      	cbnz	r0, 8009962 <cmp_lfn+0x86>
	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 80098ee:	783e      	ldrb	r6, [r7, #0]
 80098f0:	f006 063f 	and.w	r6, r6, #63	@ 0x3f
 80098f4:	3e01      	subs	r6, #1
 80098f6:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 80098fa:	eb06 0683 	add.w	r6, r6, r3, lsl #2
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80098fe:	f04f 0801 	mov.w	r8, #1
 8009902:	2500      	movs	r5, #0
 8009904:	e006      	b.n	8009914 <cmp_lfn+0x38>
				return 0;					/* Not matched */
 8009906:	2000      	movs	r0, #0
 8009908:	e02c      	b.n	8009964 <cmp_lfn+0x88>
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800990a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800990e:	4298      	cmp	r0, r3
 8009910:	d12a      	bne.n	8009968 <cmp_lfn+0x8c>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8009912:	3501      	adds	r5, #1
 8009914:	2d0c      	cmp	r5, #12
 8009916:	d818      	bhi.n	800994a <cmp_lfn+0x6e>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8009918:	4b17      	ldr	r3, [pc, #92]	@ (8009978 <cmp_lfn+0x9c>)
 800991a:	5d58      	ldrb	r0, [r3, r5]
 800991c:	4438      	add	r0, r7
 800991e:	f7fe fea3 	bl	8008668 <ld_word>
 8009922:	4604      	mov	r4, r0
		if (wc) {
 8009924:	f1b8 0f00 	cmp.w	r8, #0
 8009928:	d0ef      	beq.n	800990a <cmp_lfn+0x2e>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800992a:	2efe      	cmp	r6, #254	@ 0xfe
 800992c:	d8eb      	bhi.n	8009906 <cmp_lfn+0x2a>
 800992e:	f001 f865 	bl	800a9fc <ff_wtoupper>
 8009932:	4680      	mov	r8, r0
 8009934:	f106 0a01 	add.w	sl, r6, #1
 8009938:	f839 0016 	ldrh.w	r0, [r9, r6, lsl #1]
 800993c:	f001 f85e 	bl	800a9fc <ff_wtoupper>
 8009940:	4580      	cmp	r8, r0
 8009942:	d1e0      	bne.n	8009906 <cmp_lfn+0x2a>
			wc = uc;
 8009944:	46a0      	mov	r8, r4
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8009946:	4656      	mov	r6, sl
 8009948:	e7e3      	b.n	8009912 <cmp_lfn+0x36>
	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800994a:	783b      	ldrb	r3, [r7, #0]
 800994c:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8009950:	d00c      	beq.n	800996c <cmp_lfn+0x90>
 8009952:	f1b8 0f00 	cmp.w	r8, #0
 8009956:	d00b      	beq.n	8009970 <cmp_lfn+0x94>
 8009958:	f839 3016 	ldrh.w	r3, [r9, r6, lsl #1]
 800995c:	b953      	cbnz	r3, 8009974 <cmp_lfn+0x98>
	return 1;		/* The part of LFN matched */
 800995e:	2001      	movs	r0, #1
 8009960:	e000      	b.n	8009964 <cmp_lfn+0x88>
	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8009962:	2000      	movs	r0, #0
}
 8009964:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8009968:	2000      	movs	r0, #0
 800996a:	e7fb      	b.n	8009964 <cmp_lfn+0x88>
	return 1;		/* The part of LFN matched */
 800996c:	2001      	movs	r0, #1
 800996e:	e7f9      	b.n	8009964 <cmp_lfn+0x88>
 8009970:	2001      	movs	r0, #1
 8009972:	e7f7      	b.n	8009964 <cmp_lfn+0x88>
	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8009974:	2000      	movs	r0, #0
 8009976:	e7f5      	b.n	8009964 <cmp_lfn+0x88>
 8009978:	0800c45c 	.word	0x0800c45c

0800997c <dir_find>:
{
 800997c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009980:	4604      	mov	r4, r0
	FATFS *fs = dp->obj.fs;
 8009982:	f8d0 8000 	ldr.w	r8, [r0]
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8009986:	2100      	movs	r1, #0
 8009988:	f7ff fbe4 	bl	8009154 <dir_sdi>
	if (res != FR_OK) return res;
 800998c:	4606      	mov	r6, r0
 800998e:	2800      	cmp	r0, #0
 8009990:	d164      	bne.n	8009a5c <dir_find+0xe0>
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009992:	f04f 33ff 	mov.w	r3, #4294967295
 8009996:	6323      	str	r3, [r4, #48]	@ 0x30
 8009998:	f04f 09ff 	mov.w	r9, #255	@ 0xff
 800999c:	464f      	mov	r7, r9
 800999e:	e00a      	b.n	80099b6 <dir_find+0x3a>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80099a0:	f04f 33ff 	mov.w	r3, #4294967295
 80099a4:	6323      	str	r3, [r4, #48]	@ 0x30
 80099a6:	27ff      	movs	r7, #255	@ 0xff
		res = dir_next(dp, 0);	/* Next entry */
 80099a8:	2100      	movs	r1, #0
 80099aa:	4620      	mov	r0, r4
 80099ac:	f7ff fcd2 	bl	8009354 <dir_next>
	} while (res == FR_OK);
 80099b0:	4606      	mov	r6, r0
 80099b2:	2800      	cmp	r0, #0
 80099b4:	d152      	bne.n	8009a5c <dir_find+0xe0>
		res = move_window(fs, dp->sect);
 80099b6:	69e1      	ldr	r1, [r4, #28]
 80099b8:	4640      	mov	r0, r8
 80099ba:	f7ff f90b 	bl	8008bd4 <move_window>
		if (res != FR_OK) break;
 80099be:	4606      	mov	r6, r0
 80099c0:	2800      	cmp	r0, #0
 80099c2:	d14b      	bne.n	8009a5c <dir_find+0xe0>
		c = dp->dir[DIR_Name];
 80099c4:	6a25      	ldr	r5, [r4, #32]
 80099c6:	782b      	ldrb	r3, [r5, #0]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d046      	beq.n	8009a5a <dir_find+0xde>
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 80099cc:	7aea      	ldrb	r2, [r5, #11]
 80099ce:	f002 013f 	and.w	r1, r2, #63	@ 0x3f
 80099d2:	71a1      	strb	r1, [r4, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 80099d4:	2be5      	cmp	r3, #229	@ 0xe5
 80099d6:	d0e3      	beq.n	80099a0 <dir_find+0x24>
 80099d8:	f012 0f08 	tst.w	r2, #8
 80099dc:	d014      	beq.n	8009a08 <dir_find+0x8c>
 80099de:	290f      	cmp	r1, #15
 80099e0:	d1de      	bne.n	80099a0 <dir_find+0x24>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 80099e2:	f894 202f 	ldrb.w	r2, [r4, #47]	@ 0x2f
 80099e6:	f012 0f40 	tst.w	r2, #64	@ 0x40
 80099ea:	d1dd      	bne.n	80099a8 <dir_find+0x2c>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 80099ec:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80099f0:	d006      	beq.n	8009a00 <dir_find+0x84>
						sum = dp->dir[LDIR_Chksum];
 80099f2:	f895 900d 	ldrb.w	r9, [r5, #13]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 80099f6:	f003 03bf 	and.w	r3, r3, #191	@ 0xbf
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 80099fa:	6962      	ldr	r2, [r4, #20]
 80099fc:	6322      	str	r2, [r4, #48]	@ 0x30
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 80099fe:	461f      	mov	r7, r3
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8009a00:	42bb      	cmp	r3, r7
 8009a02:	d01a      	beq.n	8009a3a <dir_find+0xbe>
 8009a04:	27ff      	movs	r7, #255	@ 0xff
 8009a06:	e7cf      	b.n	80099a8 <dir_find+0x2c>
			if (a == AM_LFN) {			/* An LFN entry is found */
 8009a08:	290f      	cmp	r1, #15
 8009a0a:	d0ea      	beq.n	80099e2 <dir_find+0x66>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8009a0c:	b927      	cbnz	r7, 8009a18 <dir_find+0x9c>
 8009a0e:	4628      	mov	r0, r5
 8009a10:	f7ff f85f 	bl	8008ad2 <sum_sfn>
 8009a14:	4548      	cmp	r0, r9
 8009a16:	d021      	beq.n	8009a5c <dir_find+0xe0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8009a18:	f894 302f 	ldrb.w	r3, [r4, #47]	@ 0x2f
 8009a1c:	f013 0f01 	tst.w	r3, #1
 8009a20:	d106      	bne.n	8009a30 <dir_find+0xb4>
 8009a22:	220b      	movs	r2, #11
 8009a24:	f104 0124 	add.w	r1, r4, #36	@ 0x24
 8009a28:	4628      	mov	r0, r5
 8009a2a:	f7fe fe4a 	bl	80086c2 <mem_cmp>
 8009a2e:	b1a8      	cbz	r0, 8009a5c <dir_find+0xe0>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009a30:	f04f 33ff 	mov.w	r3, #4294967295
 8009a34:	6323      	str	r3, [r4, #48]	@ 0x30
 8009a36:	27ff      	movs	r7, #255	@ 0xff
 8009a38:	e7b6      	b.n	80099a8 <dir_find+0x2c>
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8009a3a:	7b6b      	ldrb	r3, [r5, #13]
 8009a3c:	454b      	cmp	r3, r9
 8009a3e:	d001      	beq.n	8009a44 <dir_find+0xc8>
 8009a40:	27ff      	movs	r7, #255	@ 0xff
 8009a42:	e7b1      	b.n	80099a8 <dir_find+0x2c>
 8009a44:	4629      	mov	r1, r5
 8009a46:	f8d8 000c 	ldr.w	r0, [r8, #12]
 8009a4a:	f7ff ff47 	bl	80098dc <cmp_lfn>
 8009a4e:	b110      	cbz	r0, 8009a56 <dir_find+0xda>
 8009a50:	3f01      	subs	r7, #1
 8009a52:	b2ff      	uxtb	r7, r7
 8009a54:	e7a8      	b.n	80099a8 <dir_find+0x2c>
 8009a56:	27ff      	movs	r7, #255	@ 0xff
 8009a58:	e7a6      	b.n	80099a8 <dir_find+0x2c>
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8009a5a:	2604      	movs	r6, #4
}
 8009a5c:	4630      	mov	r0, r6
 8009a5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08009a62 <follow_path>:
{
 8009a62:	b530      	push	{r4, r5, lr}
 8009a64:	b083      	sub	sp, #12
 8009a66:	4604      	mov	r4, r0
 8009a68:	9101      	str	r1, [sp, #4]
	FATFS *fs = obj->fs;
 8009a6a:	6805      	ldr	r5, [r0, #0]
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8009a6c:	e001      	b.n	8009a72 <follow_path+0x10>
 8009a6e:	3301      	adds	r3, #1
 8009a70:	9301      	str	r3, [sp, #4]
 8009a72:	9b01      	ldr	r3, [sp, #4]
 8009a74:	781a      	ldrb	r2, [r3, #0]
 8009a76:	2a2f      	cmp	r2, #47	@ 0x2f
 8009a78:	d0f9      	beq.n	8009a6e <follow_path+0xc>
 8009a7a:	2a5c      	cmp	r2, #92	@ 0x5c
 8009a7c:	d0f7      	beq.n	8009a6e <follow_path+0xc>
		obj->sclust = 0;					/* Start from root directory */
 8009a7e:	2200      	movs	r2, #0
 8009a80:	60a2      	str	r2, [r4, #8]
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8009a82:	781b      	ldrb	r3, [r3, #0]
 8009a84:	2b1f      	cmp	r3, #31
 8009a86:	d91e      	bls.n	8009ac6 <follow_path+0x64>
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009a88:	a901      	add	r1, sp, #4
 8009a8a:	4620      	mov	r0, r4
 8009a8c:	f7ff fd92 	bl	80095b4 <create_name>
			if (res != FR_OK) break;
 8009a90:	4603      	mov	r3, r0
 8009a92:	bb00      	cbnz	r0, 8009ad6 <follow_path+0x74>
			res = dir_find(dp);				/* Find an object with the segment name */
 8009a94:	4620      	mov	r0, r4
 8009a96:	f7ff ff71 	bl	800997c <dir_find>
			ns = dp->fn[NSFLAG];
 8009a9a:	f894 202f 	ldrb.w	r2, [r4, #47]	@ 0x2f
			if (res != FR_OK) {				/* Failed to find the object */
 8009a9e:	4603      	mov	r3, r0
 8009aa0:	b9e0      	cbnz	r0, 8009adc <follow_path+0x7a>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009aa2:	f012 0f04 	tst.w	r2, #4
 8009aa6:	d116      	bne.n	8009ad6 <follow_path+0x74>
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8009aa8:	79a3      	ldrb	r3, [r4, #6]
 8009aaa:	f013 0f10 	tst.w	r3, #16
 8009aae:	d01c      	beq.n	8009aea <follow_path+0x88>
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8009ab0:	f105 0134 	add.w	r1, r5, #52	@ 0x34
 8009ab4:	6963      	ldr	r3, [r4, #20]
 8009ab6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009aba:	4419      	add	r1, r3
 8009abc:	4628      	mov	r0, r5
 8009abe:	f7fe ff0e 	bl	80088de <ld_clust>
 8009ac2:	60a0      	str	r0, [r4, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009ac4:	e7e0      	b.n	8009a88 <follow_path+0x26>
		dp->fn[NSFLAG] = NS_NONAME;
 8009ac6:	2380      	movs	r3, #128	@ 0x80
 8009ac8:	f884 302f 	strb.w	r3, [r4, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8009acc:	4611      	mov	r1, r2
 8009ace:	4620      	mov	r0, r4
 8009ad0:	f7ff fb40 	bl	8009154 <dir_sdi>
 8009ad4:	4603      	mov	r3, r0
}
 8009ad6:	4618      	mov	r0, r3
 8009ad8:	b003      	add	sp, #12
 8009ada:	bd30      	pop	{r4, r5, pc}
				if (res == FR_NO_FILE) {	/* Object is not found */
 8009adc:	2804      	cmp	r0, #4
 8009ade:	d1fa      	bne.n	8009ad6 <follow_path+0x74>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8009ae0:	f012 0f04 	tst.w	r2, #4
 8009ae4:	d1f7      	bne.n	8009ad6 <follow_path+0x74>
 8009ae6:	2305      	movs	r3, #5
 8009ae8:	e7f5      	b.n	8009ad6 <follow_path+0x74>
				res = FR_NO_PATH; break;
 8009aea:	2305      	movs	r3, #5
 8009aec:	e7f3      	b.n	8009ad6 <follow_path+0x74>
	...

08009af0 <dir_register>:
{
 8009af0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009af4:	b085      	sub	sp, #20
	FATFS *fs = dp->obj.fs;
 8009af6:	6806      	ldr	r6, [r0, #0]
	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8009af8:	f890 302f 	ldrb.w	r3, [r0, #47]	@ 0x2f
 8009afc:	f013 0fa0 	tst.w	r3, #160	@ 0xa0
 8009b00:	f040 808a 	bne.w	8009c18 <dir_register+0x128>
 8009b04:	4607      	mov	r7, r0
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8009b06:	2400      	movs	r4, #0
 8009b08:	e000      	b.n	8009b0c <dir_register+0x1c>
 8009b0a:	3401      	adds	r4, #1
 8009b0c:	68f3      	ldr	r3, [r6, #12]
 8009b0e:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d1f9      	bne.n	8009b0a <dir_register+0x1a>
	mem_cpy(sn, dp->fn, 12);
 8009b16:	f107 0824 	add.w	r8, r7, #36	@ 0x24
 8009b1a:	220c      	movs	r2, #12
 8009b1c:	4641      	mov	r1, r8
 8009b1e:	a801      	add	r0, sp, #4
 8009b20:	f7fe fdc0 	bl	80086a4 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8009b24:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8009b28:	f013 0f01 	tst.w	r3, #1
 8009b2c:	d01c      	beq.n	8009b68 <dir_register+0x78>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8009b2e:	2340      	movs	r3, #64	@ 0x40
 8009b30:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 8009b34:	2501      	movs	r5, #1
 8009b36:	e000      	b.n	8009b3a <dir_register+0x4a>
 8009b38:	3501      	adds	r5, #1
 8009b3a:	2d63      	cmp	r5, #99	@ 0x63
 8009b3c:	d80b      	bhi.n	8009b56 <dir_register+0x66>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8009b3e:	462b      	mov	r3, r5
 8009b40:	68f2      	ldr	r2, [r6, #12]
 8009b42:	a901      	add	r1, sp, #4
 8009b44:	4640      	mov	r0, r8
 8009b46:	f7fe ff6f 	bl	8008a28 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8009b4a:	4638      	mov	r0, r7
 8009b4c:	f7ff ff16 	bl	800997c <dir_find>
			if (res != FR_OK) break;
 8009b50:	4681      	mov	r9, r0
 8009b52:	2800      	cmp	r0, #0
 8009b54:	d0f0      	beq.n	8009b38 <dir_register+0x48>
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8009b56:	2d64      	cmp	r5, #100	@ 0x64
 8009b58:	d064      	beq.n	8009c24 <dir_register+0x134>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8009b5a:	f1b9 0f04 	cmp.w	r9, #4
 8009b5e:	d15d      	bne.n	8009c1c <dir_register+0x12c>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8009b60:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8009b64:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8009b68:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8009b6c:	f013 0f02 	tst.w	r3, #2
 8009b70:	d006      	beq.n	8009b80 <dir_register+0x90>
 8009b72:	340c      	adds	r4, #12
 8009b74:	4b2d      	ldr	r3, [pc, #180]	@ (8009c2c <dir_register+0x13c>)
 8009b76:	fba3 3404 	umull	r3, r4, r3, r4
 8009b7a:	08a4      	lsrs	r4, r4, #2
 8009b7c:	3401      	adds	r4, #1
 8009b7e:	e000      	b.n	8009b82 <dir_register+0x92>
 8009b80:	2401      	movs	r4, #1
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8009b82:	4621      	mov	r1, r4
 8009b84:	4638      	mov	r0, r7
 8009b86:	f7ff fc69 	bl	800945c <dir_alloc>
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8009b8a:	4681      	mov	r9, r0
 8009b8c:	2800      	cmp	r0, #0
 8009b8e:	d145      	bne.n	8009c1c <dir_register+0x12c>
 8009b90:	3c01      	subs	r4, #1
 8009b92:	d11c      	bne.n	8009bce <dir_register+0xde>
	if (res == FR_OK) {
 8009b94:	f1b9 0f00 	cmp.w	r9, #0
 8009b98:	d140      	bne.n	8009c1c <dir_register+0x12c>
		res = move_window(fs, dp->sect);
 8009b9a:	69f9      	ldr	r1, [r7, #28]
 8009b9c:	4630      	mov	r0, r6
 8009b9e:	f7ff f819 	bl	8008bd4 <move_window>
		if (res == FR_OK) {
 8009ba2:	4681      	mov	r9, r0
 8009ba4:	2800      	cmp	r0, #0
 8009ba6:	d139      	bne.n	8009c1c <dir_register+0x12c>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8009ba8:	2220      	movs	r2, #32
 8009baa:	2100      	movs	r1, #0
 8009bac:	6a38      	ldr	r0, [r7, #32]
 8009bae:	f7fe fd83 	bl	80086b8 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8009bb2:	220b      	movs	r2, #11
 8009bb4:	4641      	mov	r1, r8
 8009bb6:	6a38      	ldr	r0, [r7, #32]
 8009bb8:	f7fe fd74 	bl	80086a4 <mem_cpy>
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8009bbc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009bc0:	6a3a      	ldr	r2, [r7, #32]
 8009bc2:	f003 0318 	and.w	r3, r3, #24
 8009bc6:	7313      	strb	r3, [r2, #12]
			fs->wflag = 1;
 8009bc8:	2301      	movs	r3, #1
 8009bca:	70f3      	strb	r3, [r6, #3]
 8009bcc:	e026      	b.n	8009c1c <dir_register+0x12c>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8009bce:	6979      	ldr	r1, [r7, #20]
 8009bd0:	eba1 1144 	sub.w	r1, r1, r4, lsl #5
 8009bd4:	4638      	mov	r0, r7
 8009bd6:	f7ff fabd 	bl	8009154 <dir_sdi>
		if (res == FR_OK) {
 8009bda:	4681      	mov	r9, r0
 8009bdc:	b9f0      	cbnz	r0, 8009c1c <dir_register+0x12c>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8009bde:	4640      	mov	r0, r8
 8009be0:	f7fe ff77 	bl	8008ad2 <sum_sfn>
 8009be4:	4605      	mov	r5, r0
				res = move_window(fs, dp->sect);
 8009be6:	69f9      	ldr	r1, [r7, #28]
 8009be8:	4630      	mov	r0, r6
 8009bea:	f7fe fff3 	bl	8008bd4 <move_window>
				if (res != FR_OK) break;
 8009bee:	4681      	mov	r9, r0
 8009bf0:	2800      	cmp	r0, #0
 8009bf2:	d1cf      	bne.n	8009b94 <dir_register+0xa4>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8009bf4:	462b      	mov	r3, r5
 8009bf6:	b2e2      	uxtb	r2, r4
 8009bf8:	6a39      	ldr	r1, [r7, #32]
 8009bfa:	68f0      	ldr	r0, [r6, #12]
 8009bfc:	f7fe fed8 	bl	80089b0 <put_lfn>
				fs->wflag = 1;
 8009c00:	2301      	movs	r3, #1
 8009c02:	70f3      	strb	r3, [r6, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8009c04:	2100      	movs	r1, #0
 8009c06:	4638      	mov	r0, r7
 8009c08:	f7ff fba4 	bl	8009354 <dir_next>
			} while (res == FR_OK && --nent);
 8009c0c:	4681      	mov	r9, r0
 8009c0e:	2800      	cmp	r0, #0
 8009c10:	d1c0      	bne.n	8009b94 <dir_register+0xa4>
 8009c12:	3c01      	subs	r4, #1
 8009c14:	d1e7      	bne.n	8009be6 <dir_register+0xf6>
 8009c16:	e7bd      	b.n	8009b94 <dir_register+0xa4>
	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8009c18:	f04f 0906 	mov.w	r9, #6
}
 8009c1c:	4648      	mov	r0, r9
 8009c1e:	b005      	add	sp, #20
 8009c20:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8009c24:	f04f 0907 	mov.w	r9, #7
 8009c28:	e7f8      	b.n	8009c1c <dir_register+0x12c>
 8009c2a:	bf00      	nop
 8009c2c:	4ec4ec4f 	.word	0x4ec4ec4f

08009c30 <sync_fs>:
{
 8009c30:	b570      	push	{r4, r5, r6, lr}
 8009c32:	4604      	mov	r4, r0
	res = sync_window(fs);
 8009c34:	f7fe ffa4 	bl	8008b80 <sync_window>
	if (res == FR_OK) {
 8009c38:	4605      	mov	r5, r0
 8009c3a:	b948      	cbnz	r0, 8009c50 <sync_fs+0x20>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8009c3c:	7823      	ldrb	r3, [r4, #0]
 8009c3e:	2b03      	cmp	r3, #3
 8009c40:	d008      	beq.n	8009c54 <sync_fs+0x24>
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8009c42:	2200      	movs	r2, #0
 8009c44:	4611      	mov	r1, r2
 8009c46:	7860      	ldrb	r0, [r4, #1]
 8009c48:	f7fe fd02 	bl	8008650 <disk_ioctl>
 8009c4c:	b100      	cbz	r0, 8009c50 <sync_fs+0x20>
 8009c4e:	2501      	movs	r5, #1
}
 8009c50:	4628      	mov	r0, r5
 8009c52:	bd70      	pop	{r4, r5, r6, pc}
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8009c54:	7923      	ldrb	r3, [r4, #4]
 8009c56:	2b01      	cmp	r3, #1
 8009c58:	d1f3      	bne.n	8009c42 <sync_fs+0x12>
			mem_set(fs->win, 0, SS(fs));
 8009c5a:	f104 0634 	add.w	r6, r4, #52	@ 0x34
 8009c5e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009c62:	2100      	movs	r1, #0
 8009c64:	4630      	mov	r0, r6
 8009c66:	f7fe fd27 	bl	80086b8 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8009c6a:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8009c6e:	f204 2032 	addw	r0, r4, #562	@ 0x232
 8009c72:	f7fe fd09 	bl	8008688 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8009c76:	490f      	ldr	r1, [pc, #60]	@ (8009cb4 <sync_fs+0x84>)
 8009c78:	4630      	mov	r0, r6
 8009c7a:	f7fe fd09 	bl	8008690 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8009c7e:	490e      	ldr	r1, [pc, #56]	@ (8009cb8 <sync_fs+0x88>)
 8009c80:	f504 7006 	add.w	r0, r4, #536	@ 0x218
 8009c84:	f7fe fd04 	bl	8008690 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8009c88:	6961      	ldr	r1, [r4, #20]
 8009c8a:	f504 7007 	add.w	r0, r4, #540	@ 0x21c
 8009c8e:	f7fe fcff 	bl	8008690 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8009c92:	6921      	ldr	r1, [r4, #16]
 8009c94:	f504 7008 	add.w	r0, r4, #544	@ 0x220
 8009c98:	f7fe fcfa 	bl	8008690 <st_dword>
			fs->winsect = fs->volbase + 1;
 8009c9c:	6a22      	ldr	r2, [r4, #32]
 8009c9e:	3201      	adds	r2, #1
 8009ca0:	6322      	str	r2, [r4, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8009ca2:	2301      	movs	r3, #1
 8009ca4:	4631      	mov	r1, r6
 8009ca6:	7860      	ldrb	r0, [r4, #1]
 8009ca8:	f7fe fcc6 	bl	8008638 <disk_write>
			fs->fsi_flag = 0;
 8009cac:	2300      	movs	r3, #0
 8009cae:	7123      	strb	r3, [r4, #4]
 8009cb0:	e7c7      	b.n	8009c42 <sync_fs+0x12>
 8009cb2:	bf00      	nop
 8009cb4:	41615252 	.word	0x41615252
 8009cb8:	61417272 	.word	0x61417272

08009cbc <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8009cbc:	b570      	push	{r4, r5, r6, lr}
 8009cbe:	b084      	sub	sp, #16
 8009cc0:	9001      	str	r0, [sp, #4]
 8009cc2:	9100      	str	r1, [sp, #0]
 8009cc4:	4616      	mov	r6, r2
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8009cc6:	9103      	str	r1, [sp, #12]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8009cc8:	a803      	add	r0, sp, #12
 8009cca:	f7fe ff12 	bl	8008af2 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8009cce:	1e04      	subs	r4, r0, #0
 8009cd0:	db20      	blt.n	8009d14 <f_mount+0x58>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8009cd2:	4b11      	ldr	r3, [pc, #68]	@ (8009d18 <f_mount+0x5c>)
 8009cd4:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]

	if (cfs) {
 8009cd8:	b125      	cbz	r5, 8009ce4 <f_mount+0x28>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8009cda:	4628      	mov	r0, r5
 8009cdc:	f7fe fdc4 	bl	8008868 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8009ce0:	2300      	movs	r3, #0
 8009ce2:	702b      	strb	r3, [r5, #0]
	}

	if (fs) {
 8009ce4:	9b01      	ldr	r3, [sp, #4]
 8009ce6:	b10b      	cbz	r3, 8009cec <f_mount+0x30>
		fs->fs_type = 0;				/* Clear new fs object */
 8009ce8:	2200      	movs	r2, #0
 8009cea:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8009cec:	9b01      	ldr	r3, [sp, #4]
 8009cee:	4a0a      	ldr	r2, [pc, #40]	@ (8009d18 <f_mount+0x5c>)
 8009cf0:	f842 3024 	str.w	r3, [r2, r4, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8009cf4:	1e72      	subs	r2, r6, #1
 8009cf6:	bf18      	it	ne
 8009cf8:	2201      	movne	r2, #1
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	bf08      	it	eq
 8009cfe:	f042 0201 	orreq.w	r2, r2, #1
 8009d02:	b112      	cbz	r2, 8009d0a <f_mount+0x4e>
 8009d04:	2000      	movs	r0, #0

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
	LEAVE_FF(fs, res);
}
 8009d06:	b004      	add	sp, #16
 8009d08:	bd70      	pop	{r4, r5, r6, pc}
	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8009d0a:	a901      	add	r1, sp, #4
 8009d0c:	4668      	mov	r0, sp
 8009d0e:	f7fe ffb9 	bl	8008c84 <find_volume>
	LEAVE_FF(fs, res);
 8009d12:	e7f8      	b.n	8009d06 <f_mount+0x4a>
	if (vol < 0) return FR_INVALID_DRIVE;
 8009d14:	200b      	movs	r0, #11
 8009d16:	e7f6      	b.n	8009d06 <f_mount+0x4a>
 8009d18:	20000d14 	.word	0x20000d14

08009d1c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8009d1c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009d20:	f5ad 7d11 	sub.w	sp, sp, #580	@ 0x244
 8009d24:	9101      	str	r1, [sp, #4]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8009d26:	2800      	cmp	r0, #0
 8009d28:	f000 8110 	beq.w	8009f4c <f_open+0x230>
 8009d2c:	4614      	mov	r4, r2
 8009d2e:	4606      	mov	r6, r0

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8009d30:	f002 073f 	and.w	r7, r2, #63	@ 0x3f
	res = find_volume(&path, &fs, mode);
 8009d34:	463a      	mov	r2, r7
 8009d36:	a982      	add	r1, sp, #520	@ 0x208
 8009d38:	a801      	add	r0, sp, #4
 8009d3a:	f7fe ffa3 	bl	8008c84 <find_volume>
	if (res == FR_OK) {
 8009d3e:	4605      	mov	r5, r0
 8009d40:	b130      	cbz	r0, 8009d50 <f_open+0x34>
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8009d42:	2300      	movs	r3, #0
 8009d44:	6033      	str	r3, [r6, #0]

	LEAVE_FF(fs, res);
}
 8009d46:	4628      	mov	r0, r5
 8009d48:	f50d 7d11 	add.w	sp, sp, #580	@ 0x244
 8009d4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		dj.obj.fs = fs;
 8009d50:	9b82      	ldr	r3, [sp, #520]	@ 0x208
 8009d52:	9383      	str	r3, [sp, #524]	@ 0x20c
		INIT_NAMBUF(fs);
 8009d54:	aa02      	add	r2, sp, #8
 8009d56:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 8009d58:	9901      	ldr	r1, [sp, #4]
 8009d5a:	a883      	add	r0, sp, #524	@ 0x20c
 8009d5c:	f7ff fe81 	bl	8009a62 <follow_path>
		if (res == FR_OK) {
 8009d60:	4605      	mov	r5, r0
 8009d62:	b960      	cbnz	r0, 8009d7e <f_open+0x62>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8009d64:	f99d 323b 	ldrsb.w	r3, [sp, #571]	@ 0x23b
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	db2d      	blt.n	8009dc8 <f_open+0xac>
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009d6c:	f014 0f3e 	tst.w	r4, #62	@ 0x3e
 8009d70:	bf14      	ite	ne
 8009d72:	2101      	movne	r1, #1
 8009d74:	2100      	moveq	r1, #0
 8009d76:	a883      	add	r0, sp, #524	@ 0x20c
 8009d78:	f7fe fcb8 	bl	80086ec <chk_lock>
 8009d7c:	4605      	mov	r5, r0
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8009d7e:	f014 0f1c 	tst.w	r4, #28
 8009d82:	d077      	beq.n	8009e74 <f_open+0x158>
			if (res != FR_OK) {					/* No file, create new */
 8009d84:	b375      	cbz	r5, 8009de4 <f_open+0xc8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8009d86:	2d04      	cmp	r5, #4
 8009d88:	d020      	beq.n	8009dcc <f_open+0xb0>
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8009d8a:	f047 0708 	orr.w	r7, r7, #8
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8009d8e:	2d00      	cmp	r5, #0
 8009d90:	d1d7      	bne.n	8009d42 <f_open+0x26>
 8009d92:	f017 0f08 	tst.w	r7, #8
 8009d96:	d130      	bne.n	8009dfa <f_open+0xde>
		if (res == FR_OK) {
 8009d98:	2d00      	cmp	r5, #0
 8009d9a:	d1d2      	bne.n	8009d42 <f_open+0x26>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8009d9c:	f017 0f08 	tst.w	r7, #8
 8009da0:	d001      	beq.n	8009da6 <f_open+0x8a>
				mode |= FA_MODIFIED;
 8009da2:	f047 0740 	orr.w	r7, r7, #64	@ 0x40
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8009da6:	9b82      	ldr	r3, [sp, #520]	@ 0x208
 8009da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009daa:	6273      	str	r3, [r6, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8009dac:	9b8b      	ldr	r3, [sp, #556]	@ 0x22c
 8009dae:	62b3      	str	r3, [r6, #40]	@ 0x28
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009db0:	2f01      	cmp	r7, #1
 8009db2:	bf94      	ite	ls
 8009db4:	2100      	movls	r1, #0
 8009db6:	2101      	movhi	r1, #1
 8009db8:	a883      	add	r0, sp, #524	@ 0x20c
 8009dba:	f7fe fce5 	bl	8008788 <inc_lock>
 8009dbe:	6130      	str	r0, [r6, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8009dc0:	2800      	cmp	r0, #0
 8009dc2:	d167      	bne.n	8009e94 <f_open+0x178>
 8009dc4:	2502      	movs	r5, #2
 8009dc6:	e7bc      	b.n	8009d42 <f_open+0x26>
				res = FR_INVALID_NAME;
 8009dc8:	2506      	movs	r5, #6
 8009dca:	e7d8      	b.n	8009d7e <f_open+0x62>
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8009dcc:	f7fe fccc 	bl	8008768 <enq_lock>
 8009dd0:	b918      	cbnz	r0, 8009dda <f_open+0xbe>
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8009dd2:	f047 0708 	orr.w	r7, r7, #8
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8009dd6:	2512      	movs	r5, #18
 8009dd8:	e7de      	b.n	8009d98 <f_open+0x7c>
 8009dda:	a883      	add	r0, sp, #524	@ 0x20c
 8009ddc:	f7ff fe88 	bl	8009af0 <dir_register>
 8009de0:	4605      	mov	r5, r0
 8009de2:	e7d2      	b.n	8009d8a <f_open+0x6e>
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8009de4:	f89d 3212 	ldrb.w	r3, [sp, #530]	@ 0x212
 8009de8:	f013 0f11 	tst.w	r3, #17
 8009dec:	f040 80a8 	bne.w	8009f40 <f_open+0x224>
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8009df0:	f014 0f04 	tst.w	r4, #4
 8009df4:	d0cb      	beq.n	8009d8e <f_open+0x72>
 8009df6:	2508      	movs	r5, #8
 8009df8:	e7a3      	b.n	8009d42 <f_open+0x26>
				dw = GET_FATTIME();
 8009dfa:	f7fe fad1 	bl	80083a0 <get_fattime>
 8009dfe:	4604      	mov	r4, r0
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8009e00:	4601      	mov	r1, r0
 8009e02:	988b      	ldr	r0, [sp, #556]	@ 0x22c
 8009e04:	300e      	adds	r0, #14
 8009e06:	f7fe fc43 	bl	8008690 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8009e0a:	4621      	mov	r1, r4
 8009e0c:	988b      	ldr	r0, [sp, #556]	@ 0x22c
 8009e0e:	3016      	adds	r0, #22
 8009e10:	f7fe fc3e 	bl	8008690 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8009e14:	9b8b      	ldr	r3, [sp, #556]	@ 0x22c
 8009e16:	2220      	movs	r2, #32
 8009e18:	72da      	strb	r2, [r3, #11]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8009e1a:	f8dd 8208 	ldr.w	r8, [sp, #520]	@ 0x208
 8009e1e:	f8dd 922c 	ldr.w	r9, [sp, #556]	@ 0x22c
 8009e22:	4649      	mov	r1, r9
 8009e24:	4640      	mov	r0, r8
 8009e26:	f7fe fd5a 	bl	80088de <ld_clust>
 8009e2a:	4604      	mov	r4, r0
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8009e2c:	2200      	movs	r2, #0
 8009e2e:	4649      	mov	r1, r9
 8009e30:	4640      	mov	r0, r8
 8009e32:	f7fe fd67 	bl	8008904 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8009e36:	2100      	movs	r1, #0
 8009e38:	988b      	ldr	r0, [sp, #556]	@ 0x22c
 8009e3a:	301c      	adds	r0, #28
 8009e3c:	f7fe fc28 	bl	8008690 <st_dword>
					fs->wflag = 1;
 8009e40:	9b82      	ldr	r3, [sp, #520]	@ 0x208
 8009e42:	2201      	movs	r2, #1
 8009e44:	70da      	strb	r2, [r3, #3]
					if (cl) {							/* Remove the cluster chain if exist */
 8009e46:	2c00      	cmp	r4, #0
 8009e48:	d0a6      	beq.n	8009d98 <f_open+0x7c>
						dw = fs->winsect;
 8009e4a:	9b82      	ldr	r3, [sp, #520]	@ 0x208
 8009e4c:	f8d3 8030 	ldr.w	r8, [r3, #48]	@ 0x30
						res = remove_chain(&dj.obj, cl, 0);
 8009e50:	2200      	movs	r2, #0
 8009e52:	4621      	mov	r1, r4
 8009e54:	a883      	add	r0, sp, #524	@ 0x20c
 8009e56:	f7ff fa3e 	bl	80092d6 <remove_chain>
						if (res == FR_OK) {
 8009e5a:	4605      	mov	r5, r0
 8009e5c:	2800      	cmp	r0, #0
 8009e5e:	f47f af70 	bne.w	8009d42 <f_open+0x26>
							res = move_window(fs, dw);
 8009e62:	4641      	mov	r1, r8
 8009e64:	9882      	ldr	r0, [sp, #520]	@ 0x208
 8009e66:	f7fe feb5 	bl	8008bd4 <move_window>
 8009e6a:	4605      	mov	r5, r0
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8009e6c:	3c01      	subs	r4, #1
 8009e6e:	9b82      	ldr	r3, [sp, #520]	@ 0x208
 8009e70:	611c      	str	r4, [r3, #16]
 8009e72:	e791      	b.n	8009d98 <f_open+0x7c>
			if (res == FR_OK) {					/* Following succeeded */
 8009e74:	2d00      	cmp	r5, #0
 8009e76:	f47f af64 	bne.w	8009d42 <f_open+0x26>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8009e7a:	f89d 3212 	ldrb.w	r3, [sp, #530]	@ 0x212
 8009e7e:	f013 0f10 	tst.w	r3, #16
 8009e82:	d15f      	bne.n	8009f44 <f_open+0x228>
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8009e84:	f014 0f02 	tst.w	r4, #2
 8009e88:	d086      	beq.n	8009d98 <f_open+0x7c>
 8009e8a:	f013 0f01 	tst.w	r3, #1
 8009e8e:	d083      	beq.n	8009d98 <f_open+0x7c>
						res = FR_DENIED;
 8009e90:	2507      	movs	r5, #7
 8009e92:	e756      	b.n	8009d42 <f_open+0x26>
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8009e94:	9c82      	ldr	r4, [sp, #520]	@ 0x208
 8009e96:	f8dd 822c 	ldr.w	r8, [sp, #556]	@ 0x22c
 8009e9a:	4641      	mov	r1, r8
 8009e9c:	4620      	mov	r0, r4
 8009e9e:	f7fe fd1e 	bl	80088de <ld_clust>
 8009ea2:	60b0      	str	r0, [r6, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8009ea4:	f108 001c 	add.w	r0, r8, #28
 8009ea8:	f7fe fbe3 	bl	8008672 <ld_dword>
 8009eac:	60f0      	str	r0, [r6, #12]
			fp->cltbl = 0;			/* Disable fast seek mode */
 8009eae:	2100      	movs	r1, #0
 8009eb0:	62f1      	str	r1, [r6, #44]	@ 0x2c
			fp->obj.fs = fs;	 	/* Validate the file object */
 8009eb2:	6034      	str	r4, [r6, #0]
			fp->obj.id = fs->id;
 8009eb4:	88e3      	ldrh	r3, [r4, #6]
 8009eb6:	80b3      	strh	r3, [r6, #4]
			fp->flag = mode;		/* Set file access mode */
 8009eb8:	7537      	strb	r7, [r6, #20]
			fp->err = 0;			/* Clear error flag */
 8009eba:	7571      	strb	r1, [r6, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8009ebc:	6231      	str	r1, [r6, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8009ebe:	61b1      	str	r1, [r6, #24]
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8009ec0:	f106 0830 	add.w	r8, r6, #48	@ 0x30
 8009ec4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009ec8:	4640      	mov	r0, r8
 8009eca:	f7fe fbf5 	bl	80086b8 <mem_set>
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8009ece:	f017 0f20 	tst.w	r7, #32
 8009ed2:	d031      	beq.n	8009f38 <f_open+0x21c>
 8009ed4:	68f4      	ldr	r4, [r6, #12]
 8009ed6:	b37c      	cbz	r4, 8009f38 <f_open+0x21c>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8009ed8:	61b4      	str	r4, [r6, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8009eda:	9b82      	ldr	r3, [sp, #520]	@ 0x208
 8009edc:	895f      	ldrh	r7, [r3, #10]
 8009ede:	027f      	lsls	r7, r7, #9
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8009ee0:	68b1      	ldr	r1, [r6, #8]
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009ee2:	e001      	b.n	8009ee8 <f_open+0x1cc>
					if (clst <= 1) res = FR_INT_ERR;
 8009ee4:	2502      	movs	r5, #2
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009ee6:	1be4      	subs	r4, r4, r7
 8009ee8:	42bc      	cmp	r4, r7
 8009eea:	bf94      	ite	ls
 8009eec:	2300      	movls	r3, #0
 8009eee:	2301      	movhi	r3, #1
 8009ef0:	b95d      	cbnz	r5, 8009f0a <f_open+0x1ee>
 8009ef2:	b153      	cbz	r3, 8009f0a <f_open+0x1ee>
					clst = get_fat(&fp->obj, clst);
 8009ef4:	4630      	mov	r0, r6
 8009ef6:	f7ff f8c5 	bl	8009084 <get_fat>
 8009efa:	4601      	mov	r1, r0
					if (clst <= 1) res = FR_INT_ERR;
 8009efc:	2801      	cmp	r0, #1
 8009efe:	d9f1      	bls.n	8009ee4 <f_open+0x1c8>
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8009f00:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009f04:	d1ef      	bne.n	8009ee6 <f_open+0x1ca>
 8009f06:	2501      	movs	r5, #1
 8009f08:	e7ed      	b.n	8009ee6 <f_open+0x1ca>
				fp->clust = clst;
 8009f0a:	61f1      	str	r1, [r6, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8009f0c:	2d00      	cmp	r5, #0
 8009f0e:	f47f af18 	bne.w	8009d42 <f_open+0x26>
 8009f12:	f3c4 0308 	ubfx	r3, r4, #0, #9
 8009f16:	b17b      	cbz	r3, 8009f38 <f_open+0x21c>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8009f18:	9f82      	ldr	r7, [sp, #520]	@ 0x208
 8009f1a:	4638      	mov	r0, r7
 8009f1c:	f7fe fcc2 	bl	80088a4 <clust2sect>
 8009f20:	b908      	cbnz	r0, 8009f26 <f_open+0x20a>
						res = FR_INT_ERR;
 8009f22:	2502      	movs	r5, #2
 8009f24:	e70d      	b.n	8009d42 <f_open+0x26>
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8009f26:	eb00 2254 	add.w	r2, r0, r4, lsr #9
 8009f2a:	6232      	str	r2, [r6, #32]
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8009f2c:	2301      	movs	r3, #1
 8009f2e:	4641      	mov	r1, r8
 8009f30:	7878      	ldrb	r0, [r7, #1]
 8009f32:	f7fe fb75 	bl	8008620 <disk_read>
 8009f36:	b938      	cbnz	r0, 8009f48 <f_open+0x22c>
	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8009f38:	2d00      	cmp	r5, #0
 8009f3a:	f43f af04 	beq.w	8009d46 <f_open+0x2a>
 8009f3e:	e700      	b.n	8009d42 <f_open+0x26>
					res = FR_DENIED;
 8009f40:	2507      	movs	r5, #7
 8009f42:	e6fe      	b.n	8009d42 <f_open+0x26>
					res = FR_NO_FILE;
 8009f44:	2504      	movs	r5, #4
 8009f46:	e6fc      	b.n	8009d42 <f_open+0x26>
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8009f48:	2501      	movs	r5, #1
 8009f4a:	e6fa      	b.n	8009d42 <f_open+0x26>
	if (!fp) return FR_INVALID_OBJECT;
 8009f4c:	2509      	movs	r5, #9
 8009f4e:	e6fa      	b.n	8009d46 <f_open+0x2a>

08009f50 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8009f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f54:	b085      	sub	sp, #20
 8009f56:	4604      	mov	r4, r0
 8009f58:	460e      	mov	r6, r1
 8009f5a:	4615      	mov	r5, r2
 8009f5c:	4698      	mov	r8, r3
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;


	*bw = 0;	/* Clear write byte counter */
 8009f5e:	2300      	movs	r3, #0
 8009f60:	f8c8 3000 	str.w	r3, [r8]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8009f64:	a903      	add	r1, sp, #12
 8009f66:	f7fe fde8 	bl	8008b3a <validate>
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8009f6a:	9001      	str	r0, [sp, #4]
 8009f6c:	2800      	cmp	r0, #0
 8009f6e:	d149      	bne.n	800a004 <f_write+0xb4>
 8009f70:	7d63      	ldrb	r3, [r4, #21]
 8009f72:	9301      	str	r3, [sp, #4]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d145      	bne.n	800a004 <f_write+0xb4>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8009f78:	7d23      	ldrb	r3, [r4, #20]
 8009f7a:	f013 0f02 	tst.w	r3, #2
 8009f7e:	f000 80e2 	beq.w	800a146 <f_write+0x1f6>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8009f82:	69a3      	ldr	r3, [r4, #24]
 8009f84:	42eb      	cmn	r3, r5
 8009f86:	f0c0 80b0 	bcc.w	800a0ea <f_write+0x19a>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8009f8a:	43dd      	mvns	r5, r3
 8009f8c:	e0ad      	b.n	800a0ea <f_write+0x19a>
					if (clst == 0) {		/* If no cluster is allocated, */
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8009f8e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d03b      	beq.n	800a00c <f_write+0xbc>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8009f94:	4620      	mov	r0, r4
 8009f96:	f7fe fc91 	bl	80088bc <clmt_clust>
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009f9a:	2800      	cmp	r0, #0
 8009f9c:	f000 80ce 	beq.w	800a13c <f_write+0x1ec>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8009fa0:	2801      	cmp	r0, #1
 8009fa2:	d038      	beq.n	800a016 <f_write+0xc6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009fa4:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009fa8:	d03c      	beq.n	800a024 <f_write+0xd4>
				fp->clust = clst;			/* Update current cluster */
 8009faa:	61e0      	str	r0, [r4, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8009fac:	68a3      	ldr	r3, [r4, #8]
 8009fae:	b903      	cbnz	r3, 8009fb2 <f_write+0x62>
 8009fb0:	60a0      	str	r0, [r4, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8009fb2:	f994 3014 	ldrsb.w	r3, [r4, #20]
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	db3b      	blt.n	800a032 <f_write+0xe2>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
				fp->flag &= (BYTE)~FA_DIRTY;
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8009fba:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009fbe:	69e1      	ldr	r1, [r4, #28]
 8009fc0:	4658      	mov	r0, fp
 8009fc2:	f7fe fc6f 	bl	80088a4 <clust2sect>
			if (!sect) ABORT(fs, FR_INT_ERR);
 8009fc6:	4681      	mov	r9, r0
 8009fc8:	2800      	cmp	r0, #0
 8009fca:	d047      	beq.n	800a05c <f_write+0x10c>
			sect += csect;
 8009fcc:	44b9      	add	r9, r7
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8009fce:	ea4f 2a55 	mov.w	sl, r5, lsr #9
			if (cc) {						/* Write maximum contiguous sectors directly */
 8009fd2:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 8009fd6:	d35d      	bcc.n	800a094 <f_write+0x144>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8009fd8:	eb07 030a 	add.w	r3, r7, sl
 8009fdc:	f8bb 200a 	ldrh.w	r2, [fp, #10]
 8009fe0:	4293      	cmp	r3, r2
 8009fe2:	d901      	bls.n	8009fe8 <f_write+0x98>
					cc = fs->csize - csect;
 8009fe4:	eba2 0a07 	sub.w	sl, r2, r7
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009fe8:	4653      	mov	r3, sl
 8009fea:	464a      	mov	r2, r9
 8009fec:	4631      	mov	r1, r6
 8009fee:	f89b 0001 	ldrb.w	r0, [fp, #1]
 8009ff2:	f7fe fb21 	bl	8008638 <disk_write>
 8009ff6:	b3c0      	cbz	r0, 800a06a <f_write+0x11a>
 8009ff8:	f04f 0a01 	mov.w	sl, #1
 8009ffc:	f884 a015 	strb.w	sl, [r4, #21]
 800a000:	f8cd a004 	str.w	sl, [sp, #4]
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */

	LEAVE_FF(fs, FR_OK);
}
 800a004:	9801      	ldr	r0, [sp, #4]
 800a006:	b005      	add	sp, #20
 800a008:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800a00c:	69e1      	ldr	r1, [r4, #28]
 800a00e:	4620      	mov	r0, r4
 800a010:	f7ff f8f6 	bl	8009200 <create_chain>
 800a014:	e7c1      	b.n	8009f9a <f_write+0x4a>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800a016:	f04f 0a02 	mov.w	sl, #2
 800a01a:	f884 a015 	strb.w	sl, [r4, #21]
 800a01e:	f8cd a004 	str.w	sl, [sp, #4]
 800a022:	e7ef      	b.n	800a004 <f_write+0xb4>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a024:	f04f 0a01 	mov.w	sl, #1
 800a028:	f884 a015 	strb.w	sl, [r4, #21]
 800a02c:	f8cd a004 	str.w	sl, [sp, #4]
 800a030:	e7e8      	b.n	800a004 <f_write+0xb4>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a032:	2301      	movs	r3, #1
 800a034:	6a22      	ldr	r2, [r4, #32]
 800a036:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 800a03a:	9803      	ldr	r0, [sp, #12]
 800a03c:	7840      	ldrb	r0, [r0, #1]
 800a03e:	f7fe fafb 	bl	8008638 <disk_write>
 800a042:	b920      	cbnz	r0, 800a04e <f_write+0xfe>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a044:	7d23      	ldrb	r3, [r4, #20]
 800a046:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a04a:	7523      	strb	r3, [r4, #20]
 800a04c:	e7b5      	b.n	8009fba <f_write+0x6a>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a04e:	f04f 0a01 	mov.w	sl, #1
 800a052:	f884 a015 	strb.w	sl, [r4, #21]
 800a056:	f8cd a004 	str.w	sl, [sp, #4]
 800a05a:	e7d3      	b.n	800a004 <f_write+0xb4>
			if (!sect) ABORT(fs, FR_INT_ERR);
 800a05c:	f04f 0a02 	mov.w	sl, #2
 800a060:	f884 a015 	strb.w	sl, [r4, #21]
 800a064:	f8cd a004 	str.w	sl, [sp, #4]
 800a068:	e7cc      	b.n	800a004 <f_write+0xb4>
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800a06a:	6a21      	ldr	r1, [r4, #32]
 800a06c:	eba1 0109 	sub.w	r1, r1, r9
 800a070:	4551      	cmp	r1, sl
 800a072:	d302      	bcc.n	800a07a <f_write+0x12a>
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800a074:	ea4f 274a 	mov.w	r7, sl, lsl #9
				continue;
 800a078:	e028      	b.n	800a0cc <f_write+0x17c>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800a07a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a07e:	eb06 2141 	add.w	r1, r6, r1, lsl #9
 800a082:	f104 0030 	add.w	r0, r4, #48	@ 0x30
 800a086:	f7fe fb0d 	bl	80086a4 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800a08a:	7d23      	ldrb	r3, [r4, #20]
 800a08c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a090:	7523      	strb	r3, [r4, #20]
 800a092:	e7ef      	b.n	800a074 <f_write+0x124>
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800a094:	6a23      	ldr	r3, [r4, #32]
 800a096:	454b      	cmp	r3, r9
 800a098:	d003      	beq.n	800a0a2 <f_write+0x152>
				fp->fptr < fp->obj.objsize &&
 800a09a:	69a2      	ldr	r2, [r4, #24]
 800a09c:	68e3      	ldr	r3, [r4, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800a09e:	429a      	cmp	r2, r3
 800a0a0:	d33b      	bcc.n	800a11a <f_write+0x1ca>
			fp->sect = sect;
 800a0a2:	f8c4 9020 	str.w	r9, [r4, #32]
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800a0a6:	69a3      	ldr	r3, [r4, #24]
 800a0a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a0ac:	f5c3 7700 	rsb	r7, r3, #512	@ 0x200
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800a0b0:	42bd      	cmp	r5, r7
 800a0b2:	d200      	bcs.n	800a0b6 <f_write+0x166>
 800a0b4:	462f      	mov	r7, r5
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800a0b6:	f104 0030 	add.w	r0, r4, #48	@ 0x30
 800a0ba:	463a      	mov	r2, r7
 800a0bc:	4631      	mov	r1, r6
 800a0be:	4418      	add	r0, r3
 800a0c0:	f7fe faf0 	bl	80086a4 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800a0c4:	7d23      	ldrb	r3, [r4, #20]
 800a0c6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a0ca:	7523      	strb	r3, [r4, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800a0cc:	443e      	add	r6, r7
 800a0ce:	69a3      	ldr	r3, [r4, #24]
 800a0d0:	443b      	add	r3, r7
 800a0d2:	61a3      	str	r3, [r4, #24]
 800a0d4:	68e2      	ldr	r2, [r4, #12]
 800a0d6:	4293      	cmp	r3, r2
 800a0d8:	bf38      	it	cc
 800a0da:	4613      	movcc	r3, r2
 800a0dc:	60e3      	str	r3, [r4, #12]
 800a0de:	f8d8 3000 	ldr.w	r3, [r8]
 800a0e2:	443b      	add	r3, r7
 800a0e4:	f8c8 3000 	str.w	r3, [r8]
 800a0e8:	1bed      	subs	r5, r5, r7
	for ( ;  btw;							/* Repeat until all data written */
 800a0ea:	b33d      	cbz	r5, 800a13c <f_write+0x1ec>
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800a0ec:	69a1      	ldr	r1, [r4, #24]
 800a0ee:	f3c1 0308 	ubfx	r3, r1, #0, #9
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d1d7      	bne.n	800a0a6 <f_write+0x156>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800a0f6:	9b03      	ldr	r3, [sp, #12]
 800a0f8:	895f      	ldrh	r7, [r3, #10]
 800a0fa:	3f01      	subs	r7, #1
			if (csect == 0) {				/* On the cluster boundary? */
 800a0fc:	ea17 2751 	ands.w	r7, r7, r1, lsr #9
 800a100:	f47f af57 	bne.w	8009fb2 <f_write+0x62>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800a104:	2900      	cmp	r1, #0
 800a106:	f47f af42 	bne.w	8009f8e <f_write+0x3e>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800a10a:	68a0      	ldr	r0, [r4, #8]
					if (clst == 0) {		/* If no cluster is allocated, */
 800a10c:	2800      	cmp	r0, #0
 800a10e:	f47f af47 	bne.w	8009fa0 <f_write+0x50>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800a112:	4620      	mov	r0, r4
 800a114:	f7ff f874 	bl	8009200 <create_chain>
 800a118:	e73f      	b.n	8009f9a <f_write+0x4a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800a11a:	2301      	movs	r3, #1
 800a11c:	464a      	mov	r2, r9
 800a11e:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 800a122:	f89b 0001 	ldrb.w	r0, [fp, #1]
 800a126:	f7fe fa7b 	bl	8008620 <disk_read>
				fp->fptr < fp->obj.objsize &&
 800a12a:	2800      	cmp	r0, #0
 800a12c:	d0b9      	beq.n	800a0a2 <f_write+0x152>
					ABORT(fs, FR_DISK_ERR);
 800a12e:	f04f 0a01 	mov.w	sl, #1
 800a132:	f884 a015 	strb.w	sl, [r4, #21]
 800a136:	f8cd a004 	str.w	sl, [sp, #4]
 800a13a:	e763      	b.n	800a004 <f_write+0xb4>
	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800a13c:	7d23      	ldrb	r3, [r4, #20]
 800a13e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a142:	7523      	strb	r3, [r4, #20]
	LEAVE_FF(fs, FR_OK);
 800a144:	e75e      	b.n	800a004 <f_write+0xb4>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800a146:	2307      	movs	r3, #7
 800a148:	9301      	str	r3, [sp, #4]
 800a14a:	e75b      	b.n	800a004 <f_write+0xb4>

0800a14c <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800a14c:	b570      	push	{r4, r5, r6, lr}
 800a14e:	b082      	sub	sp, #8
 800a150:	4604      	mov	r4, r0
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800a152:	a901      	add	r1, sp, #4
 800a154:	f7fe fcf1 	bl	8008b3a <validate>
	if (res == FR_OK) {
 800a158:	b970      	cbnz	r0, 800a178 <f_sync+0x2c>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800a15a:	7d23      	ldrb	r3, [r4, #20]
 800a15c:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800a160:	d00a      	beq.n	800a178 <f_sync+0x2c>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800a162:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a166:	d109      	bne.n	800a17c <f_sync+0x30>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
				fp->flag &= (BYTE)~FA_DIRTY;
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800a168:	f7fe f91a 	bl	80083a0 <get_fattime>
 800a16c:	4605      	mov	r5, r0
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800a16e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800a170:	9801      	ldr	r0, [sp, #4]
 800a172:	f7fe fd2f 	bl	8008bd4 <move_window>
				if (res == FR_OK) {
 800a176:	b178      	cbz	r0, 800a198 <f_sync+0x4c>
			}
		}
	}

	LEAVE_FF(fs, res);
}
 800a178:	b002      	add	sp, #8
 800a17a:	bd70      	pop	{r4, r5, r6, pc}
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800a17c:	2301      	movs	r3, #1
 800a17e:	6a22      	ldr	r2, [r4, #32]
 800a180:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 800a184:	9801      	ldr	r0, [sp, #4]
 800a186:	7840      	ldrb	r0, [r0, #1]
 800a188:	f7fe fa56 	bl	8008638 <disk_write>
 800a18c:	bb40      	cbnz	r0, 800a1e0 <f_sync+0x94>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a18e:	7d23      	ldrb	r3, [r4, #20]
 800a190:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a194:	7523      	strb	r3, [r4, #20]
 800a196:	e7e7      	b.n	800a168 <f_sync+0x1c>
					dir = fp->dir_ptr;
 800a198:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800a19a:	7af3      	ldrb	r3, [r6, #11]
 800a19c:	f043 0320 	orr.w	r3, r3, #32
 800a1a0:	72f3      	strb	r3, [r6, #11]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800a1a2:	68a2      	ldr	r2, [r4, #8]
 800a1a4:	4631      	mov	r1, r6
 800a1a6:	6820      	ldr	r0, [r4, #0]
 800a1a8:	f7fe fbac 	bl	8008904 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800a1ac:	68e1      	ldr	r1, [r4, #12]
 800a1ae:	f106 001c 	add.w	r0, r6, #28
 800a1b2:	f7fe fa6d 	bl	8008690 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800a1b6:	4629      	mov	r1, r5
 800a1b8:	f106 0016 	add.w	r0, r6, #22
 800a1bc:	f7fe fa68 	bl	8008690 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800a1c0:	2100      	movs	r1, #0
 800a1c2:	f106 0012 	add.w	r0, r6, #18
 800a1c6:	f7fe fa5f 	bl	8008688 <st_word>
					fs->wflag = 1;
 800a1ca:	9b01      	ldr	r3, [sp, #4]
 800a1cc:	2201      	movs	r2, #1
 800a1ce:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800a1d0:	9801      	ldr	r0, [sp, #4]
 800a1d2:	f7ff fd2d 	bl	8009c30 <sync_fs>
					fp->flag &= (BYTE)~FA_MODIFIED;
 800a1d6:	7d23      	ldrb	r3, [r4, #20]
 800a1d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a1dc:	7523      	strb	r3, [r4, #20]
 800a1de:	e7cb      	b.n	800a178 <f_sync+0x2c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800a1e0:	2001      	movs	r0, #1
 800a1e2:	e7c9      	b.n	800a178 <f_sync+0x2c>

0800a1e4 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800a1e4:	b510      	push	{r4, lr}
 800a1e6:	b082      	sub	sp, #8
 800a1e8:	4604      	mov	r4, r0
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800a1ea:	f7ff ffaf 	bl	800a14c <f_sync>
	if (res == FR_OK)
 800a1ee:	b108      	cbz	r0, 800a1f4 <f_close+0x10>
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
}
 800a1f0:	b002      	add	sp, #8
 800a1f2:	bd10      	pop	{r4, pc}
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800a1f4:	a901      	add	r1, sp, #4
 800a1f6:	4620      	mov	r0, r4
 800a1f8:	f7fe fc9f 	bl	8008b3a <validate>
		if (res == FR_OK) {
 800a1fc:	2800      	cmp	r0, #0
 800a1fe:	d1f7      	bne.n	800a1f0 <f_close+0xc>
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800a200:	6920      	ldr	r0, [r4, #16]
 800a202:	f7fe fb11 	bl	8008828 <dec_lock>
			if (res == FR_OK)
 800a206:	2800      	cmp	r0, #0
 800a208:	d1f2      	bne.n	800a1f0 <f_close+0xc>
				fp->obj.fs = 0;			/* Invalidate file object */
 800a20a:	6020      	str	r0, [r4, #0]
 800a20c:	e7f0      	b.n	800a1f0 <f_close+0xc>

0800a20e <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800a20e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a212:	b083      	sub	sp, #12
 800a214:	4604      	mov	r4, r0
 800a216:	460d      	mov	r5, r1
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800a218:	a901      	add	r1, sp, #4
 800a21a:	f7fe fc8e 	bl	8008b3a <validate>
	if (res == FR_OK) res = (FRESULT)fp->err;
 800a21e:	4606      	mov	r6, r0
 800a220:	b978      	cbnz	r0, 800a242 <f_lseek+0x34>
 800a222:	7d66      	ldrb	r6, [r4, #21]
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800a224:	b96e      	cbnz	r6, 800a242 <f_lseek+0x34>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800a226:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800a228:	2b00      	cmp	r3, #0
 800a22a:	f000 8089 	beq.w	800a340 <f_lseek+0x132>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800a22e:	f1b5 3fff 	cmp.w	r5, #4294967295
 800a232:	d00a      	beq.n	800a24a <f_lseek+0x3c>
				*tbl = 0;		/* Terminate table */
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800a234:	68e7      	ldr	r7, [r4, #12]
 800a236:	42af      	cmp	r7, r5
 800a238:	d300      	bcc.n	800a23c <f_lseek+0x2e>
 800a23a:	462f      	mov	r7, r5
			fp->fptr = ofs;				/* Set file pointer */
 800a23c:	61a7      	str	r7, [r4, #24]
			if (ofs) {
 800a23e:	2f00      	cmp	r7, #0
 800a240:	d13f      	bne.n	800a2c2 <f_lseek+0xb4>
			fp->sect = nsect;
		}
	}

	LEAVE_FF(fs, res);
}
 800a242:	4630      	mov	r0, r6
 800a244:	b003      	add	sp, #12
 800a246:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800a24a:	4698      	mov	r8, r3
 800a24c:	f858 bb04 	ldr.w	fp, [r8], #4
			cl = fp->obj.sclust;		/* Origin of the chain */
 800a250:	f8d4 a008 	ldr.w	sl, [r4, #8]
			if (cl) {
 800a254:	f1ba 0f00 	cmp.w	sl, #0
 800a258:	d027      	beq.n	800a2aa <f_lseek+0x9c>
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800a25a:	f04f 0902 	mov.w	r9, #2
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800a25e:	f109 0902 	add.w	r9, r9, #2
 800a262:	4651      	mov	r1, sl
 800a264:	2700      	movs	r7, #0
						pcl = cl; ncl++;
 800a266:	3701      	adds	r7, #1
						cl = get_fat(&fp->obj, cl);
 800a268:	460d      	mov	r5, r1
 800a26a:	4620      	mov	r0, r4
 800a26c:	f7fe ff0a 	bl	8009084 <get_fat>
 800a270:	4601      	mov	r1, r0
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800a272:	2801      	cmp	r0, #1
 800a274:	d913      	bls.n	800a29e <f_lseek+0x90>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a276:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a27a:	d013      	beq.n	800a2a4 <f_lseek+0x96>
					} while (cl == pcl + 1);
 800a27c:	3501      	adds	r5, #1
 800a27e:	4285      	cmp	r5, r0
 800a280:	d0f1      	beq.n	800a266 <f_lseek+0x58>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800a282:	45cb      	cmp	fp, r9
 800a284:	d305      	bcc.n	800a292 <f_lseek+0x84>
						*tbl++ = ncl; *tbl++ = tcl;
 800a286:	4643      	mov	r3, r8
 800a288:	f843 7b08 	str.w	r7, [r3], #8
 800a28c:	f8c8 a004 	str.w	sl, [r8, #4]
 800a290:	4698      	mov	r8, r3
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800a292:	9b01      	ldr	r3, [sp, #4]
 800a294:	699b      	ldr	r3, [r3, #24]
 800a296:	428b      	cmp	r3, r1
 800a298:	d909      	bls.n	800a2ae <f_lseek+0xa0>
						cl = get_fat(&fp->obj, cl);
 800a29a:	468a      	mov	sl, r1
 800a29c:	e7df      	b.n	800a25e <f_lseek+0x50>
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800a29e:	2602      	movs	r6, #2
 800a2a0:	7566      	strb	r6, [r4, #21]
 800a2a2:	e7ce      	b.n	800a242 <f_lseek+0x34>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a2a4:	2601      	movs	r6, #1
 800a2a6:	7566      	strb	r6, [r4, #21]
 800a2a8:	e7cb      	b.n	800a242 <f_lseek+0x34>
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800a2aa:	f04f 0902 	mov.w	r9, #2
			*fp->cltbl = ulen;	/* Number of items used */
 800a2ae:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800a2b0:	f8c3 9000 	str.w	r9, [r3]
			if (ulen <= tlen) {
 800a2b4:	45d9      	cmp	r9, fp
 800a2b6:	f200 80ec 	bhi.w	800a492 <f_lseek+0x284>
				*tbl = 0;		/* Terminate table */
 800a2ba:	2300      	movs	r3, #0
 800a2bc:	f8c8 3000 	str.w	r3, [r8]
 800a2c0:	e7bf      	b.n	800a242 <f_lseek+0x34>
				fp->clust = clmt_clust(fp, ofs - 1);
 800a2c2:	f107 38ff 	add.w	r8, r7, #4294967295
 800a2c6:	4641      	mov	r1, r8
 800a2c8:	4620      	mov	r0, r4
 800a2ca:	f7fe faf7 	bl	80088bc <clmt_clust>
 800a2ce:	4601      	mov	r1, r0
 800a2d0:	61e0      	str	r0, [r4, #28]
				dsc = clust2sect(fs, fp->clust);
 800a2d2:	9d01      	ldr	r5, [sp, #4]
 800a2d4:	4628      	mov	r0, r5
 800a2d6:	f7fe fae5 	bl	80088a4 <clust2sect>
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800a2da:	b1e0      	cbz	r0, 800a316 <f_lseek+0x108>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800a2dc:	8969      	ldrh	r1, [r5, #10]
 800a2de:	3901      	subs	r1, #1
 800a2e0:	ea01 2158 	and.w	r1, r1, r8, lsr #9
 800a2e4:	eb01 0800 	add.w	r8, r1, r0
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800a2e8:	f3c7 0708 	ubfx	r7, r7, #0, #9
 800a2ec:	2f00      	cmp	r7, #0
 800a2ee:	d0a8      	beq.n	800a242 <f_lseek+0x34>
 800a2f0:	6a22      	ldr	r2, [r4, #32]
 800a2f2:	4542      	cmp	r2, r8
 800a2f4:	d0a5      	beq.n	800a242 <f_lseek+0x34>
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800a2f6:	f994 3014 	ldrsb.w	r3, [r4, #20]
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	db0e      	blt.n	800a31c <f_lseek+0x10e>
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800a2fe:	2301      	movs	r3, #1
 800a300:	4642      	mov	r2, r8
 800a302:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 800a306:	9801      	ldr	r0, [sp, #4]
 800a308:	7840      	ldrb	r0, [r0, #1]
 800a30a:	f7fe f989 	bl	8008620 <disk_read>
 800a30e:	b9a0      	cbnz	r0, 800a33a <f_lseek+0x12c>
					fp->sect = dsc;
 800a310:	f8c4 8020 	str.w	r8, [r4, #32]
 800a314:	e795      	b.n	800a242 <f_lseek+0x34>
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800a316:	2602      	movs	r6, #2
 800a318:	7566      	strb	r6, [r4, #21]
 800a31a:	e792      	b.n	800a242 <f_lseek+0x34>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a31c:	2301      	movs	r3, #1
 800a31e:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 800a322:	7868      	ldrb	r0, [r5, #1]
 800a324:	f7fe f988 	bl	8008638 <disk_write>
 800a328:	b920      	cbnz	r0, 800a334 <f_lseek+0x126>
						fp->flag &= (BYTE)~FA_DIRTY;
 800a32a:	7d23      	ldrb	r3, [r4, #20]
 800a32c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a330:	7523      	strb	r3, [r4, #20]
 800a332:	e7e4      	b.n	800a2fe <f_lseek+0xf0>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a334:	2601      	movs	r6, #1
 800a336:	7566      	strb	r6, [r4, #21]
 800a338:	e783      	b.n	800a242 <f_lseek+0x34>
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800a33a:	2601      	movs	r6, #1
 800a33c:	7566      	strb	r6, [r4, #21]
 800a33e:	e780      	b.n	800a242 <f_lseek+0x34>
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800a340:	68e3      	ldr	r3, [r4, #12]
 800a342:	42ab      	cmp	r3, r5
 800a344:	d204      	bcs.n	800a350 <f_lseek+0x142>
 800a346:	7d22      	ldrb	r2, [r4, #20]
 800a348:	f012 0f02 	tst.w	r2, #2
 800a34c:	d100      	bne.n	800a350 <f_lseek+0x142>
			ofs = fp->obj.objsize;
 800a34e:	461d      	mov	r5, r3
		ifptr = fp->fptr;
 800a350:	69a3      	ldr	r3, [r4, #24]
		fp->fptr = nsect = 0;
 800a352:	2200      	movs	r2, #0
 800a354:	61a2      	str	r2, [r4, #24]
		if (ofs) {
 800a356:	b1dd      	cbz	r5, 800a390 <f_lseek+0x182>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800a358:	9a01      	ldr	r2, [sp, #4]
 800a35a:	f8b2 800a 	ldrh.w	r8, [r2, #10]
 800a35e:	ea4f 2848 	mov.w	r8, r8, lsl #9
			if (ifptr > 0 &&
 800a362:	b173      	cbz	r3, 800a382 <f_lseek+0x174>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800a364:	1e6a      	subs	r2, r5, #1
 800a366:	fbb2 f2f8 	udiv	r2, r2, r8
 800a36a:	3b01      	subs	r3, #1
 800a36c:	fbb3 f1f8 	udiv	r1, r3, r8
			if (ifptr > 0 &&
 800a370:	428a      	cmp	r2, r1
 800a372:	d306      	bcc.n	800a382 <f_lseek+0x174>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800a374:	f1c8 0200 	rsb	r2, r8, #0
 800a378:	4013      	ands	r3, r2
 800a37a:	61a3      	str	r3, [r4, #24]
				ofs -= fp->fptr;
 800a37c:	1aef      	subs	r7, r5, r3
				clst = fp->clust;
 800a37e:	69e5      	ldr	r5, [r4, #28]
 800a380:	e004      	b.n	800a38c <f_lseek+0x17e>
				clst = fp->obj.sclust;					/* start from the first cluster */
 800a382:	68a0      	ldr	r0, [r4, #8]
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800a384:	b330      	cbz	r0, 800a3d4 <f_lseek+0x1c6>
				fp->clust = clst;
 800a386:	61e0      	str	r0, [r4, #28]
 800a388:	462f      	mov	r7, r5
 800a38a:	4605      	mov	r5, r0
			if (clst != 0) {
 800a38c:	2d00      	cmp	r5, #0
 800a38e:	d141      	bne.n	800a414 <f_lseek+0x206>
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800a390:	69a3      	ldr	r3, [r4, #24]
 800a392:	68e2      	ldr	r2, [r4, #12]
 800a394:	4293      	cmp	r3, r2
 800a396:	d904      	bls.n	800a3a2 <f_lseek+0x194>
			fp->obj.objsize = fp->fptr;
 800a398:	60e3      	str	r3, [r4, #12]
			fp->flag |= FA_MODIFIED;
 800a39a:	7d22      	ldrb	r2, [r4, #20]
 800a39c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a3a0:	7522      	strb	r2, [r4, #20]
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800a3a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	f43f af4b 	beq.w	800a242 <f_lseek+0x34>
 800a3ac:	6a22      	ldr	r2, [r4, #32]
 800a3ae:	42aa      	cmp	r2, r5
 800a3b0:	f43f af47 	beq.w	800a242 <f_lseek+0x34>
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800a3b4:	f994 3014 	ldrsb.w	r3, [r4, #20]
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	db57      	blt.n	800a46c <f_lseek+0x25e>
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800a3bc:	2301      	movs	r3, #1
 800a3be:	462a      	mov	r2, r5
 800a3c0:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 800a3c4:	9801      	ldr	r0, [sp, #4]
 800a3c6:	7840      	ldrb	r0, [r0, #1]
 800a3c8:	f7fe f92a 	bl	8008620 <disk_read>
 800a3cc:	2800      	cmp	r0, #0
 800a3ce:	d15d      	bne.n	800a48c <f_lseek+0x27e>
			fp->sect = nsect;
 800a3d0:	6225      	str	r5, [r4, #32]
 800a3d2:	e736      	b.n	800a242 <f_lseek+0x34>
					clst = create_chain(&fp->obj, 0);
 800a3d4:	2100      	movs	r1, #0
 800a3d6:	4620      	mov	r0, r4
 800a3d8:	f7fe ff12 	bl	8009200 <create_chain>
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800a3dc:	2801      	cmp	r0, #1
 800a3de:	d004      	beq.n	800a3ea <f_lseek+0x1dc>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a3e0:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a3e4:	d004      	beq.n	800a3f0 <f_lseek+0x1e2>
					fp->obj.sclust = clst;
 800a3e6:	60a0      	str	r0, [r4, #8]
 800a3e8:	e7cd      	b.n	800a386 <f_lseek+0x178>
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800a3ea:	2602      	movs	r6, #2
 800a3ec:	7566      	strb	r6, [r4, #21]
 800a3ee:	e728      	b.n	800a242 <f_lseek+0x34>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a3f0:	2601      	movs	r6, #1
 800a3f2:	7566      	strb	r6, [r4, #21]
 800a3f4:	e725      	b.n	800a242 <f_lseek+0x34>
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800a3f6:	4629      	mov	r1, r5
 800a3f8:	4620      	mov	r0, r4
 800a3fa:	f7fe fe43 	bl	8009084 <get_fat>
 800a3fe:	4605      	mov	r5, r0
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a400:	f1b5 3fff 	cmp.w	r5, #4294967295
 800a404:	d027      	beq.n	800a456 <f_lseek+0x248>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800a406:	2d01      	cmp	r5, #1
 800a408:	d928      	bls.n	800a45c <f_lseek+0x24e>
 800a40a:	9b01      	ldr	r3, [sp, #4]
 800a40c:	699b      	ldr	r3, [r3, #24]
 800a40e:	42ab      	cmp	r3, r5
 800a410:	d924      	bls.n	800a45c <f_lseek+0x24e>
					fp->clust = clst;
 800a412:	61e5      	str	r5, [r4, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800a414:	4547      	cmp	r7, r8
 800a416:	d910      	bls.n	800a43a <f_lseek+0x22c>
					ofs -= bcs; fp->fptr += bcs;
 800a418:	eba7 0708 	sub.w	r7, r7, r8
 800a41c:	69a3      	ldr	r3, [r4, #24]
 800a41e:	4443      	add	r3, r8
 800a420:	61a3      	str	r3, [r4, #24]
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800a422:	7d23      	ldrb	r3, [r4, #20]
 800a424:	f013 0f02 	tst.w	r3, #2
 800a428:	d0e5      	beq.n	800a3f6 <f_lseek+0x1e8>
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800a42a:	4629      	mov	r1, r5
 800a42c:	4620      	mov	r0, r4
 800a42e:	f7fe fee7 	bl	8009200 <create_chain>
						if (clst == 0) {				/* Clip file size in case of disk full */
 800a432:	4605      	mov	r5, r0
 800a434:	2800      	cmp	r0, #0
 800a436:	d1e3      	bne.n	800a400 <f_lseek+0x1f2>
							ofs = 0; break;
 800a438:	4607      	mov	r7, r0
				fp->fptr += ofs;
 800a43a:	69a3      	ldr	r3, [r4, #24]
 800a43c:	443b      	add	r3, r7
 800a43e:	61a3      	str	r3, [r4, #24]
				if (ofs % SS(fs)) {
 800a440:	f3c7 0308 	ubfx	r3, r7, #0, #9
 800a444:	b183      	cbz	r3, 800a468 <f_lseek+0x25a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800a446:	4629      	mov	r1, r5
 800a448:	9801      	ldr	r0, [sp, #4]
 800a44a:	f7fe fa2b 	bl	80088a4 <clust2sect>
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800a44e:	b140      	cbz	r0, 800a462 <f_lseek+0x254>
					nsect += (DWORD)(ofs / SS(fs));
 800a450:	eb00 2557 	add.w	r5, r0, r7, lsr #9
 800a454:	e79c      	b.n	800a390 <f_lseek+0x182>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a456:	2601      	movs	r6, #1
 800a458:	7566      	strb	r6, [r4, #21]
 800a45a:	e6f2      	b.n	800a242 <f_lseek+0x34>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800a45c:	2602      	movs	r6, #2
 800a45e:	7566      	strb	r6, [r4, #21]
 800a460:	e6ef      	b.n	800a242 <f_lseek+0x34>
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800a462:	2602      	movs	r6, #2
 800a464:	7566      	strb	r6, [r4, #21]
 800a466:	e6ec      	b.n	800a242 <f_lseek+0x34>
		fp->fptr = nsect = 0;
 800a468:	461d      	mov	r5, r3
 800a46a:	e791      	b.n	800a390 <f_lseek+0x182>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a46c:	2301      	movs	r3, #1
 800a46e:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 800a472:	9801      	ldr	r0, [sp, #4]
 800a474:	7840      	ldrb	r0, [r0, #1]
 800a476:	f7fe f8df 	bl	8008638 <disk_write>
 800a47a:	b920      	cbnz	r0, 800a486 <f_lseek+0x278>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a47c:	7d23      	ldrb	r3, [r4, #20]
 800a47e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a482:	7523      	strb	r3, [r4, #20]
 800a484:	e79a      	b.n	800a3bc <f_lseek+0x1ae>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a486:	2601      	movs	r6, #1
 800a488:	7566      	strb	r6, [r4, #21]
 800a48a:	e6da      	b.n	800a242 <f_lseek+0x34>
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800a48c:	2601      	movs	r6, #1
 800a48e:	7566      	strb	r6, [r4, #21]
 800a490:	e6d7      	b.n	800a242 <f_lseek+0x34>
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800a492:	2611      	movs	r6, #17
 800a494:	e6d5      	b.n	800a242 <f_lseek+0x34>

0800a496 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800a496:	b530      	push	{r4, r5, lr}
 800a498:	f5ad 7d05 	sub.w	sp, sp, #532	@ 0x214
 800a49c:	9101      	str	r1, [sp, #4]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 800a49e:	2800      	cmp	r0, #0
 800a4a0:	d042      	beq.n	800a528 <f_opendir+0x92>
 800a4a2:	4605      	mov	r5, r0

	/* Get logical drive */
	obj = &dp->obj;
	res = find_volume(&path, &fs, 0);
 800a4a4:	2200      	movs	r2, #0
 800a4a6:	a983      	add	r1, sp, #524	@ 0x20c
 800a4a8:	a801      	add	r0, sp, #4
 800a4aa:	f7fe fbeb 	bl	8008c84 <find_volume>
	if (res == FR_OK) {
 800a4ae:	4604      	mov	r4, r0
 800a4b0:	b128      	cbz	r0, 800a4be <f_opendir+0x28>
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 800a4b2:	2300      	movs	r3, #0
 800a4b4:	602b      	str	r3, [r5, #0]

	LEAVE_FF(fs, res);
}
 800a4b6:	4620      	mov	r0, r4
 800a4b8:	f50d 7d05 	add.w	sp, sp, #532	@ 0x214
 800a4bc:	bd30      	pop	{r4, r5, pc}
		obj->fs = fs;
 800a4be:	9b83      	ldr	r3, [sp, #524]	@ 0x20c
 800a4c0:	602b      	str	r3, [r5, #0]
		INIT_NAMBUF(fs);
 800a4c2:	aa03      	add	r2, sp, #12
 800a4c4:	60da      	str	r2, [r3, #12]
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800a4c6:	9901      	ldr	r1, [sp, #4]
 800a4c8:	4628      	mov	r0, r5
 800a4ca:	f7ff faca 	bl	8009a62 <follow_path>
		if (res == FR_OK) {						/* Follow completed */
 800a4ce:	4604      	mov	r4, r0
 800a4d0:	bb18      	cbnz	r0, 800a51a <f_opendir+0x84>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 800a4d2:	f995 302f 	ldrsb.w	r3, [r5, #47]	@ 0x2f
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	db08      	blt.n	800a4ec <f_opendir+0x56>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 800a4da:	79ab      	ldrb	r3, [r5, #6]
 800a4dc:	f013 0f10 	tst.w	r3, #16
 800a4e0:	d01a      	beq.n	800a518 <f_opendir+0x82>
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 800a4e2:	6a29      	ldr	r1, [r5, #32]
 800a4e4:	9883      	ldr	r0, [sp, #524]	@ 0x20c
 800a4e6:	f7fe f9fa 	bl	80088de <ld_clust>
 800a4ea:	60a8      	str	r0, [r5, #8]
				obj->id = fs->id;
 800a4ec:	9b83      	ldr	r3, [sp, #524]	@ 0x20c
 800a4ee:	88db      	ldrh	r3, [r3, #6]
 800a4f0:	80ab      	strh	r3, [r5, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 800a4f2:	2100      	movs	r1, #0
 800a4f4:	4628      	mov	r0, r5
 800a4f6:	f7fe fe2d 	bl	8009154 <dir_sdi>
				if (res == FR_OK) {
 800a4fa:	4604      	mov	r4, r0
 800a4fc:	b968      	cbnz	r0, 800a51a <f_opendir+0x84>
					if (obj->sclust) {
 800a4fe:	68ab      	ldr	r3, [r5, #8]
 800a500:	b913      	cbnz	r3, 800a508 <f_opendir+0x72>
						obj->lockid = 0;	/* Root directory need not to be locked */
 800a502:	2300      	movs	r3, #0
 800a504:	612b      	str	r3, [r5, #16]
 800a506:	e008      	b.n	800a51a <f_opendir+0x84>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 800a508:	2100      	movs	r1, #0
 800a50a:	4628      	mov	r0, r5
 800a50c:	f7fe f93c 	bl	8008788 <inc_lock>
 800a510:	6128      	str	r0, [r5, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 800a512:	b910      	cbnz	r0, 800a51a <f_opendir+0x84>
 800a514:	2412      	movs	r4, #18
 800a516:	e002      	b.n	800a51e <f_opendir+0x88>
					res = FR_NO_PATH;
 800a518:	2405      	movs	r4, #5
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800a51a:	2c04      	cmp	r4, #4
 800a51c:	d002      	beq.n	800a524 <f_opendir+0x8e>
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 800a51e:	2c00      	cmp	r4, #0
 800a520:	d0c9      	beq.n	800a4b6 <f_opendir+0x20>
 800a522:	e7c6      	b.n	800a4b2 <f_opendir+0x1c>
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800a524:	2405      	movs	r4, #5
 800a526:	e7c4      	b.n	800a4b2 <f_opendir+0x1c>
	if (!dp) return FR_INVALID_OBJECT;
 800a528:	2409      	movs	r4, #9
 800a52a:	e7c4      	b.n	800a4b6 <f_opendir+0x20>

0800a52c <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 800a52c:	b510      	push	{r4, lr}
 800a52e:	b082      	sub	sp, #8
 800a530:	4604      	mov	r4, r0
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 800a532:	a901      	add	r1, sp, #4
 800a534:	f7fe fb01 	bl	8008b3a <validate>
	if (res == FR_OK) {
 800a538:	b920      	cbnz	r0, 800a544 <f_closedir+0x18>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 800a53a:	6923      	ldr	r3, [r4, #16]
 800a53c:	b923      	cbnz	r3, 800a548 <f_closedir+0x1c>
			res = dec_lock(dp->obj.lockid);
		}
		if (res == FR_OK)
 800a53e:	b908      	cbnz	r0, 800a544 <f_closedir+0x18>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 800a540:	2300      	movs	r3, #0
 800a542:	6023      	str	r3, [r4, #0]
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
}
 800a544:	b002      	add	sp, #8
 800a546:	bd10      	pop	{r4, pc}
			res = dec_lock(dp->obj.lockid);
 800a548:	4618      	mov	r0, r3
 800a54a:	f7fe f96d 	bl	8008828 <dec_lock>
 800a54e:	e7f6      	b.n	800a53e <f_closedir+0x12>

0800a550 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800a550:	b570      	push	{r4, r5, r6, lr}
 800a552:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 800a556:	4605      	mov	r5, r0
 800a558:	460c      	mov	r4, r1
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 800a55a:	a981      	add	r1, sp, #516	@ 0x204
 800a55c:	f7fe faed 	bl	8008b3a <validate>
	if (res == FR_OK) {
 800a560:	4606      	mov	r6, r0
 800a562:	b9d8      	cbnz	r0, 800a59c <f_readdir+0x4c>
		if (!fno) {
 800a564:	b1ac      	cbz	r4, 800a592 <f_readdir+0x42>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
		} else {
			INIT_NAMBUF(fs);
 800a566:	9b81      	ldr	r3, [sp, #516]	@ 0x204
 800a568:	aa01      	add	r2, sp, #4
 800a56a:	60da      	str	r2, [r3, #12]
			res = dir_read(dp, 0);			/* Read an item */
 800a56c:	2100      	movs	r1, #0
 800a56e:	4628      	mov	r0, r5
 800a570:	f7fe ff9b 	bl	80094aa <dir_read>
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 800a574:	2804      	cmp	r0, #4
 800a576:	d000      	beq.n	800a57a <f_readdir+0x2a>
			if (res == FR_OK) {				/* A valid entry is found */
 800a578:	b9a0      	cbnz	r0, 800a5a4 <f_readdir+0x54>
				get_fileinfo(dp, fno);		/* Get the object information */
 800a57a:	4621      	mov	r1, r4
 800a57c:	4628      	mov	r0, r5
 800a57e:	f7ff f935 	bl	80097ec <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 800a582:	2100      	movs	r1, #0
 800a584:	4628      	mov	r0, r5
 800a586:	f7fe fee5 	bl	8009354 <dir_next>
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 800a58a:	2804      	cmp	r0, #4
 800a58c:	d006      	beq.n	800a59c <f_readdir+0x4c>
				res = dir_next(dp, 0);		/* Increment index for next */
 800a58e:	4606      	mov	r6, r0
 800a590:	e004      	b.n	800a59c <f_readdir+0x4c>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 800a592:	2100      	movs	r1, #0
 800a594:	4628      	mov	r0, r5
 800a596:	f7fe fddd 	bl	8009154 <dir_sdi>
 800a59a:	4606      	mov	r6, r0
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
}
 800a59c:	4630      	mov	r0, r6
 800a59e:	f50d 7d02 	add.w	sp, sp, #520	@ 0x208
 800a5a2:	bd70      	pop	{r4, r5, r6, pc}
 800a5a4:	4606      	mov	r6, r0
 800a5a6:	e7f9      	b.n	800a59c <f_readdir+0x4c>

0800a5a8 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 800a5a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a5ac:	b088      	sub	sp, #32
 800a5ae:	9001      	str	r0, [sp, #4]
 800a5b0:	4688      	mov	r8, r1
 800a5b2:	4614      	mov	r4, r2
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 800a5b4:	2200      	movs	r2, #0
 800a5b6:	a907      	add	r1, sp, #28
 800a5b8:	a801      	add	r0, sp, #4
 800a5ba:	f7fe fb63 	bl	8008c84 <find_volume>
	if (res == FR_OK) {
 800a5be:	4681      	mov	r9, r0
 800a5c0:	2800      	cmp	r0, #0
 800a5c2:	d159      	bne.n	800a678 <f_getfree+0xd0>
		*fatfs = fs;				/* Return ptr to the fs object */
 800a5c4:	9b07      	ldr	r3, [sp, #28]
 800a5c6:	6023      	str	r3, [r4, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 800a5c8:	695a      	ldr	r2, [r3, #20]
 800a5ca:	699d      	ldr	r5, [r3, #24]
 800a5cc:	1ea9      	subs	r1, r5, #2
 800a5ce:	428a      	cmp	r2, r1
 800a5d0:	d802      	bhi.n	800a5d8 <f_getfree+0x30>
			*nclst = fs->free_clst;
 800a5d2:	f8c8 2000 	str.w	r2, [r8]
 800a5d6:	e04f      	b.n	800a678 <f_getfree+0xd0>
		} else {
			/* Get number of free clusters */
			nfree = 0;
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 800a5d8:	781e      	ldrb	r6, [r3, #0]
 800a5da:	2e01      	cmp	r6, #1
 800a5dc:	d005      	beq.n	800a5ea <f_getfree+0x42>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 800a5de:	f8d3 a024 	ldr.w	sl, [r3, #36]	@ 0x24
					i = 0; p = 0;
 800a5e2:	2400      	movs	r4, #0
 800a5e4:	4626      	mov	r6, r4
			nfree = 0;
 800a5e6:	4627      	mov	r7, r4
 800a5e8:	e02f      	b.n	800a64a <f_getfree+0xa2>
				clst = 2; obj.fs = fs;
 800a5ea:	9302      	str	r3, [sp, #8]
 800a5ec:	2402      	movs	r4, #2
			nfree = 0;
 800a5ee:	2700      	movs	r7, #0
 800a5f0:	e004      	b.n	800a5fc <f_getfree+0x54>
				} while (++clst < fs->n_fatent);
 800a5f2:	3401      	adds	r4, #1
 800a5f4:	9b07      	ldr	r3, [sp, #28]
 800a5f6:	699b      	ldr	r3, [r3, #24]
 800a5f8:	42a3      	cmp	r3, r4
 800a5fa:	d935      	bls.n	800a668 <f_getfree+0xc0>
					stat = get_fat(&obj, clst);
 800a5fc:	4621      	mov	r1, r4
 800a5fe:	a802      	add	r0, sp, #8
 800a600:	f7fe fd40 	bl	8009084 <get_fat>
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 800a604:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a608:	d02d      	beq.n	800a666 <f_getfree+0xbe>
					if (stat == 1) { res = FR_INT_ERR; break; }
 800a60a:	2801      	cmp	r0, #1
 800a60c:	d038      	beq.n	800a680 <f_getfree+0xd8>
					if (stat == 0) nfree++;
 800a60e:	2800      	cmp	r0, #0
 800a610:	d1ef      	bne.n	800a5f2 <f_getfree+0x4a>
 800a612:	3701      	adds	r7, #1
 800a614:	e7ed      	b.n	800a5f2 <f_getfree+0x4a>
					do {
						if (i == 0) {
							res = move_window(fs, sect++);
 800a616:	f10a 0601 	add.w	r6, sl, #1
 800a61a:	4651      	mov	r1, sl
 800a61c:	9807      	ldr	r0, [sp, #28]
 800a61e:	f7fe fad9 	bl	8008bd4 <move_window>
							if (res != FR_OK) break;
 800a622:	4681      	mov	r9, r0
 800a624:	bb00      	cbnz	r0, 800a668 <f_getfree+0xc0>
							p = fs->win;
 800a626:	9c07      	ldr	r4, [sp, #28]
 800a628:	3434      	adds	r4, #52	@ 0x34
							res = move_window(fs, sect++);
 800a62a:	46b2      	mov	sl, r6
							i = SS(fs);
 800a62c:	f44f 7600 	mov.w	r6, #512	@ 0x200
 800a630:	e00d      	b.n	800a64e <f_getfree+0xa6>
						}
						if (fs->fs_type == FS_FAT16) {
							if (ld_word(p) == 0) nfree++;
 800a632:	4620      	mov	r0, r4
 800a634:	f7fe f818 	bl	8008668 <ld_word>
 800a638:	b900      	cbnz	r0, 800a63c <f_getfree+0x94>
 800a63a:	3701      	adds	r7, #1
							p += 2; i -= 2;
 800a63c:	3402      	adds	r4, #2
 800a63e:	3e02      	subs	r6, #2
 800a640:	e001      	b.n	800a646 <f_getfree+0x9e>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
							p += 4; i -= 4;
 800a642:	3404      	adds	r4, #4
 800a644:	3e04      	subs	r6, #4
						}
					} while (--clst);
 800a646:	3d01      	subs	r5, #1
 800a648:	d00e      	beq.n	800a668 <f_getfree+0xc0>
						if (i == 0) {
 800a64a:	2e00      	cmp	r6, #0
 800a64c:	d0e3      	beq.n	800a616 <f_getfree+0x6e>
						if (fs->fs_type == FS_FAT16) {
 800a64e:	9b07      	ldr	r3, [sp, #28]
 800a650:	781b      	ldrb	r3, [r3, #0]
 800a652:	2b02      	cmp	r3, #2
 800a654:	d0ed      	beq.n	800a632 <f_getfree+0x8a>
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 800a656:	4620      	mov	r0, r4
 800a658:	f7fe f80b 	bl	8008672 <ld_dword>
 800a65c:	f030 4370 	bics.w	r3, r0, #4026531840	@ 0xf0000000
 800a660:	d1ef      	bne.n	800a642 <f_getfree+0x9a>
 800a662:	3701      	adds	r7, #1
 800a664:	e7ed      	b.n	800a642 <f_getfree+0x9a>
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 800a666:	46b1      	mov	r9, r6
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 800a668:	f8c8 7000 	str.w	r7, [r8]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 800a66c:	9b07      	ldr	r3, [sp, #28]
 800a66e:	615f      	str	r7, [r3, #20]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 800a670:	791a      	ldrb	r2, [r3, #4]
 800a672:	f042 0201 	orr.w	r2, r2, #1
 800a676:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
}
 800a678:	4648      	mov	r0, r9
 800a67a:	b008      	add	sp, #32
 800a67c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					if (stat == 1) { res = FR_INT_ERR; break; }
 800a680:	f04f 0902 	mov.w	r9, #2
 800a684:	e7f0      	b.n	800a668 <f_getfree+0xc0>

0800a686 <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 800a686:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a688:	f5ad 7d1f 	sub.w	sp, sp, #636	@ 0x27c
 800a68c:	9001      	str	r0, [sp, #4]
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 800a68e:	2202      	movs	r2, #2
 800a690:	a983      	add	r1, sp, #524	@ 0x20c
 800a692:	a801      	add	r0, sp, #4
 800a694:	f7fe faf6 	bl	8008c84 <find_volume>
	dj.obj.fs = fs;
 800a698:	9b83      	ldr	r3, [sp, #524]	@ 0x20c
 800a69a:	9391      	str	r3, [sp, #580]	@ 0x244
	if (res == FR_OK) {
 800a69c:	4604      	mov	r4, r0
 800a69e:	b118      	cbz	r0, 800a6a8 <f_unlink+0x22>
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
}
 800a6a0:	4620      	mov	r0, r4
 800a6a2:	f50d 7d1f 	add.w	sp, sp, #636	@ 0x27c
 800a6a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		INIT_NAMBUF(fs);
 800a6a8:	aa03      	add	r2, sp, #12
 800a6aa:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);		/* Follow the file path */
 800a6ac:	9901      	ldr	r1, [sp, #4]
 800a6ae:	a891      	add	r0, sp, #580	@ 0x244
 800a6b0:	f7ff f9d7 	bl	8009a62 <follow_path>
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 800a6b4:	4604      	mov	r4, r0
 800a6b6:	2800      	cmp	r0, #0
 800a6b8:	d1f2      	bne.n	800a6a0 <f_unlink+0x1a>
 800a6ba:	2102      	movs	r1, #2
 800a6bc:	a891      	add	r0, sp, #580	@ 0x244
 800a6be:	f7fe f815 	bl	80086ec <chk_lock>
		if (res == FR_OK) {					/* The object is accessible */
 800a6c2:	4604      	mov	r4, r0
 800a6c4:	2800      	cmp	r0, #0
 800a6c6:	d1eb      	bne.n	800a6a0 <f_unlink+0x1a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 800a6c8:	f99d 3273 	ldrsb.w	r3, [sp, #627]	@ 0x273
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	db3c      	blt.n	800a74a <f_unlink+0xc4>
				if (dj.obj.attr & AM_RDO) {
 800a6d0:	f89d 524a 	ldrb.w	r5, [sp, #586]	@ 0x24a
 800a6d4:	f015 0f01 	tst.w	r5, #1
 800a6d8:	d139      	bne.n	800a74e <f_unlink+0xc8>
					dclst = ld_clust(fs, dj.dir);
 800a6da:	9f83      	ldr	r7, [sp, #524]	@ 0x20c
 800a6dc:	9999      	ldr	r1, [sp, #612]	@ 0x264
 800a6de:	4638      	mov	r0, r7
 800a6e0:	f7fe f8fd 	bl	80088de <ld_clust>
 800a6e4:	4606      	mov	r6, r0
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 800a6e6:	f015 0f10 	tst.w	r5, #16
 800a6ea:	d113      	bne.n	800a714 <f_unlink+0x8e>
			if (res == FR_OK) {
 800a6ec:	2c00      	cmp	r4, #0
 800a6ee:	d1d7      	bne.n	800a6a0 <f_unlink+0x1a>
				res = dir_remove(&dj);			/* Remove the directory entry */
 800a6f0:	a891      	add	r0, sp, #580	@ 0x244
 800a6f2:	f7fe ff36 	bl	8009562 <dir_remove>
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 800a6f6:	4604      	mov	r4, r0
 800a6f8:	fab0 f080 	clz	r0, r0
 800a6fc:	0940      	lsrs	r0, r0, #5
 800a6fe:	2e00      	cmp	r6, #0
 800a700:	bf08      	it	eq
 800a702:	2000      	moveq	r0, #0
 800a704:	b9d0      	cbnz	r0, 800a73c <f_unlink+0xb6>
				if (res == FR_OK) res = sync_fs(fs);
 800a706:	2c00      	cmp	r4, #0
 800a708:	d1ca      	bne.n	800a6a0 <f_unlink+0x1a>
 800a70a:	9883      	ldr	r0, [sp, #524]	@ 0x20c
 800a70c:	f7ff fa90 	bl	8009c30 <sync_fs>
 800a710:	4604      	mov	r4, r0
 800a712:	e7c5      	b.n	800a6a0 <f_unlink+0x1a>
						sdj.obj.fs = fs;						/* Open the sub-directory */
 800a714:	9784      	str	r7, [sp, #528]	@ 0x210
						sdj.obj.sclust = dclst;
 800a716:	9086      	str	r0, [sp, #536]	@ 0x218
						res = dir_sdi(&sdj, 0);
 800a718:	2100      	movs	r1, #0
 800a71a:	a884      	add	r0, sp, #528	@ 0x210
 800a71c:	f7fe fd1a 	bl	8009154 <dir_sdi>
						if (res == FR_OK) {
 800a720:	4604      	mov	r4, r0
 800a722:	2800      	cmp	r0, #0
 800a724:	d1bc      	bne.n	800a6a0 <f_unlink+0x1a>
							res = dir_read(&sdj, 0);			/* Read an item */
 800a726:	2100      	movs	r1, #0
 800a728:	a884      	add	r0, sp, #528	@ 0x210
 800a72a:	f7fe febe 	bl	80094aa <dir_read>
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 800a72e:	4604      	mov	r4, r0
 800a730:	b110      	cbz	r0, 800a738 <f_unlink+0xb2>
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 800a732:	2804      	cmp	r0, #4
 800a734:	d1da      	bne.n	800a6ec <f_unlink+0x66>
 800a736:	e7db      	b.n	800a6f0 <f_unlink+0x6a>
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 800a738:	2407      	movs	r4, #7
 800a73a:	e7d7      	b.n	800a6ec <f_unlink+0x66>
					res = remove_chain(&dj.obj, dclst, 0);
 800a73c:	2200      	movs	r2, #0
 800a73e:	4631      	mov	r1, r6
 800a740:	a891      	add	r0, sp, #580	@ 0x244
 800a742:	f7fe fdc8 	bl	80092d6 <remove_chain>
 800a746:	4604      	mov	r4, r0
 800a748:	e7dd      	b.n	800a706 <f_unlink+0x80>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 800a74a:	2406      	movs	r4, #6
 800a74c:	e7a8      	b.n	800a6a0 <f_unlink+0x1a>
					res = FR_DENIED;		/* Cannot remove R/O object */
 800a74e:	2407      	movs	r4, #7
 800a750:	e7a6      	b.n	800a6a0 <f_unlink+0x1a>

0800a752 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 800a752:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a756:	f5ad 7d11 	sub.w	sp, sp, #580	@ 0x244
 800a75a:	9001      	str	r0, [sp, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 800a75c:	2202      	movs	r2, #2
 800a75e:	a982      	add	r1, sp, #520	@ 0x208
 800a760:	a801      	add	r0, sp, #4
 800a762:	f7fe fa8f 	bl	8008c84 <find_volume>
	dj.obj.fs = fs;
 800a766:	9b82      	ldr	r3, [sp, #520]	@ 0x208
 800a768:	9383      	str	r3, [sp, #524]	@ 0x20c
	if (res == FR_OK) {
 800a76a:	4604      	mov	r4, r0
 800a76c:	b120      	cbz	r0, 800a778 <f_mkdir+0x26>
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
}
 800a76e:	4620      	mov	r0, r4
 800a770:	f50d 7d11 	add.w	sp, sp, #580	@ 0x244
 800a774:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		INIT_NAMBUF(fs);
 800a778:	aa02      	add	r2, sp, #8
 800a77a:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);			/* Follow the file path */
 800a77c:	9901      	ldr	r1, [sp, #4]
 800a77e:	a883      	add	r0, sp, #524	@ 0x20c
 800a780:	f7ff f96f 	bl	8009a62 <follow_path>
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 800a784:	2800      	cmp	r0, #0
 800a786:	f000 8096 	beq.w	800a8b6 <f_mkdir+0x164>
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 800a78a:	2804      	cmp	r0, #4
 800a78c:	d001      	beq.n	800a792 <f_mkdir+0x40>
 800a78e:	4604      	mov	r4, r0
 800a790:	e7ed      	b.n	800a76e <f_mkdir+0x1c>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 800a792:	2100      	movs	r1, #0
 800a794:	a883      	add	r0, sp, #524	@ 0x20c
 800a796:	f7fe fd33 	bl	8009200 <create_chain>
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 800a79a:	9a82      	ldr	r2, [sp, #520]	@ 0x208
 800a79c:	8953      	ldrh	r3, [r2, #10]
 800a79e:	025b      	lsls	r3, r3, #9
 800a7a0:	9386      	str	r3, [sp, #536]	@ 0x218
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 800a7a2:	4681      	mov	r9, r0
 800a7a4:	b118      	cbz	r0, 800a7ae <f_mkdir+0x5c>
			if (dcl == 1) res = FR_INT_ERR;
 800a7a6:	2801      	cmp	r0, #1
 800a7a8:	d102      	bne.n	800a7b0 <f_mkdir+0x5e>
 800a7aa:	2402      	movs	r4, #2
 800a7ac:	e003      	b.n	800a7b6 <f_mkdir+0x64>
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 800a7ae:	2407      	movs	r4, #7
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 800a7b0:	f1b9 3fff 	cmp.w	r9, #4294967295
 800a7b4:	d056      	beq.n	800a864 <f_mkdir+0x112>
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 800a7b6:	2c00      	cmp	r4, #0
 800a7b8:	d04f      	beq.n	800a85a <f_mkdir+0x108>
			tm = GET_FATTIME();
 800a7ba:	f7fd fdf1 	bl	80083a0 <get_fattime>
 800a7be:	4682      	mov	sl, r0
			if (res == FR_OK) {					/* Initialize the new directory table */
 800a7c0:	2c00      	cmp	r4, #0
 800a7c2:	d157      	bne.n	800a874 <f_mkdir+0x122>
				dsc = clust2sect(fs, dcl);
 800a7c4:	9e82      	ldr	r6, [sp, #520]	@ 0x208
 800a7c6:	4649      	mov	r1, r9
 800a7c8:	4630      	mov	r0, r6
 800a7ca:	f7fe f86b 	bl	80088a4 <clust2sect>
 800a7ce:	4605      	mov	r5, r0
				dir = fs->win;
 800a7d0:	f106 0834 	add.w	r8, r6, #52	@ 0x34
				mem_set(dir, 0, SS(fs));
 800a7d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a7d8:	2100      	movs	r1, #0
 800a7da:	4640      	mov	r0, r8
 800a7dc:	f7fd ff6c 	bl	80086b8 <mem_set>
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 800a7e0:	220b      	movs	r2, #11
 800a7e2:	2120      	movs	r1, #32
 800a7e4:	4640      	mov	r0, r8
 800a7e6:	f7fd ff67 	bl	80086b8 <mem_set>
					dir[DIR_Name] = '.';
 800a7ea:	f04f 0b2e 	mov.w	fp, #46	@ 0x2e
 800a7ee:	f886 b034 	strb.w	fp, [r6, #52]	@ 0x34
					dir[DIR_Attr] = AM_DIR;
 800a7f2:	2310      	movs	r3, #16
 800a7f4:	f886 303f 	strb.w	r3, [r6, #63]	@ 0x3f
					st_dword(dir + DIR_ModTime, tm);
 800a7f8:	4651      	mov	r1, sl
 800a7fa:	f106 004a 	add.w	r0, r6, #74	@ 0x4a
 800a7fe:	f7fd ff47 	bl	8008690 <st_dword>
					st_clust(fs, dir, dcl);
 800a802:	464a      	mov	r2, r9
 800a804:	4641      	mov	r1, r8
 800a806:	9882      	ldr	r0, [sp, #520]	@ 0x208
 800a808:	f7fe f87c 	bl	8008904 <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 800a80c:	f106 0754 	add.w	r7, r6, #84	@ 0x54
 800a810:	2220      	movs	r2, #32
 800a812:	4641      	mov	r1, r8
 800a814:	4638      	mov	r0, r7
 800a816:	f7fd ff45 	bl	80086a4 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 800a81a:	f886 b055 	strb.w	fp, [r6, #85]	@ 0x55
 800a81e:	9a85      	ldr	r2, [sp, #532]	@ 0x214
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 800a820:	9882      	ldr	r0, [sp, #520]	@ 0x208
 800a822:	7803      	ldrb	r3, [r0, #0]
 800a824:	2b03      	cmp	r3, #3
 800a826:	d01f      	beq.n	800a868 <f_mkdir+0x116>
					st_clust(fs, dir + SZDIRE, pcl);
 800a828:	4639      	mov	r1, r7
 800a82a:	f7fe f86b 	bl	8008904 <st_clust>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 800a82e:	9b82      	ldr	r3, [sp, #520]	@ 0x208
 800a830:	895e      	ldrh	r6, [r3, #10]
 800a832:	b1f6      	cbz	r6, 800a872 <f_mkdir+0x120>
					fs->winsect = dsc++;
 800a834:	1c6f      	adds	r7, r5, #1
 800a836:	9b82      	ldr	r3, [sp, #520]	@ 0x208
 800a838:	631d      	str	r5, [r3, #48]	@ 0x30
					fs->wflag = 1;
 800a83a:	2201      	movs	r2, #1
 800a83c:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 800a83e:	9882      	ldr	r0, [sp, #520]	@ 0x208
 800a840:	f7fe f99e 	bl	8008b80 <sync_window>
					if (res != FR_OK) break;
 800a844:	4604      	mov	r4, r0
 800a846:	b9a0      	cbnz	r0, 800a872 <f_mkdir+0x120>
					mem_set(dir, 0, SS(fs));
 800a848:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a84c:	2100      	movs	r1, #0
 800a84e:	4640      	mov	r0, r8
 800a850:	f7fd ff32 	bl	80086b8 <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 800a854:	3e01      	subs	r6, #1
					fs->winsect = dsc++;
 800a856:	463d      	mov	r5, r7
 800a858:	e7eb      	b.n	800a832 <f_mkdir+0xe0>
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 800a85a:	4610      	mov	r0, r2
 800a85c:	f7fe f990 	bl	8008b80 <sync_window>
 800a860:	4604      	mov	r4, r0
 800a862:	e7aa      	b.n	800a7ba <f_mkdir+0x68>
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 800a864:	2401      	movs	r4, #1
 800a866:	e7a8      	b.n	800a7ba <f_mkdir+0x68>
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 800a868:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800a86a:	4293      	cmp	r3, r2
 800a86c:	d1dc      	bne.n	800a828 <f_mkdir+0xd6>
 800a86e:	2200      	movs	r2, #0
 800a870:	e7da      	b.n	800a828 <f_mkdir+0xd6>
			if (res == FR_OK) {
 800a872:	b12c      	cbz	r4, 800a880 <f_mkdir+0x12e>
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 800a874:	2200      	movs	r2, #0
 800a876:	4649      	mov	r1, r9
 800a878:	a883      	add	r0, sp, #524	@ 0x20c
 800a87a:	f7fe fd2c 	bl	80092d6 <remove_chain>
 800a87e:	e776      	b.n	800a76e <f_mkdir+0x1c>
				res = dir_register(&dj);	/* Register the object to the directoy */
 800a880:	a883      	add	r0, sp, #524	@ 0x20c
 800a882:	f7ff f935 	bl	8009af0 <dir_register>
			if (res == FR_OK) {
 800a886:	4604      	mov	r4, r0
 800a888:	2800      	cmp	r0, #0
 800a88a:	d1f3      	bne.n	800a874 <f_mkdir+0x122>
					dir = dj.dir;
 800a88c:	9c8b      	ldr	r4, [sp, #556]	@ 0x22c
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 800a88e:	4651      	mov	r1, sl
 800a890:	f104 0016 	add.w	r0, r4, #22
 800a894:	f7fd fefc 	bl	8008690 <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 800a898:	464a      	mov	r2, r9
 800a89a:	4621      	mov	r1, r4
 800a89c:	9882      	ldr	r0, [sp, #520]	@ 0x208
 800a89e:	f7fe f831 	bl	8008904 <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 800a8a2:	2310      	movs	r3, #16
 800a8a4:	72e3      	strb	r3, [r4, #11]
					fs->wflag = 1;
 800a8a6:	9b82      	ldr	r3, [sp, #520]	@ 0x208
 800a8a8:	2201      	movs	r2, #1
 800a8aa:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);
 800a8ac:	9882      	ldr	r0, [sp, #520]	@ 0x208
 800a8ae:	f7ff f9bf 	bl	8009c30 <sync_fs>
 800a8b2:	4604      	mov	r4, r0
 800a8b4:	e75b      	b.n	800a76e <f_mkdir+0x1c>
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 800a8b6:	2408      	movs	r4, #8
 800a8b8:	e759      	b.n	800a76e <f_mkdir+0x1c>

0800a8ba <f_utime>:

FRESULT f_utime (
	const TCHAR* path,	/* Pointer to the file/directory name */
	const FILINFO* fno	/* Pointer to the time stamp to be set */
)
{
 800a8ba:	b510      	push	{r4, lr}
 800a8bc:	f5ad 7d10 	sub.w	sp, sp, #576	@ 0x240
 800a8c0:	9001      	str	r0, [sp, #4]
 800a8c2:	460c      	mov	r4, r1
	DIR dj;
	FATFS *fs;
	DEF_NAMBUF


	res = find_volume(&path, &fs, FA_WRITE);	/* Get logical drive */
 800a8c4:	2202      	movs	r2, #2
 800a8c6:	a982      	add	r1, sp, #520	@ 0x208
 800a8c8:	a801      	add	r0, sp, #4
 800a8ca:	f7fe f9db 	bl	8008c84 <find_volume>
	dj.obj.fs = fs;
 800a8ce:	9a82      	ldr	r2, [sp, #520]	@ 0x208
 800a8d0:	9283      	str	r2, [sp, #524]	@ 0x20c
	if (res == FR_OK) {
 800a8d2:	b110      	cbz	r0, 800a8da <f_utime+0x20>
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
}
 800a8d4:	f50d 7d10 	add.w	sp, sp, #576	@ 0x240
 800a8d8:	bd10      	pop	{r4, pc}
		INIT_NAMBUF(fs);
 800a8da:	ab02      	add	r3, sp, #8
 800a8dc:	60d3      	str	r3, [r2, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 800a8de:	9901      	ldr	r1, [sp, #4]
 800a8e0:	a883      	add	r0, sp, #524	@ 0x20c
 800a8e2:	f7ff f8be 	bl	8009a62 <follow_path>
		if (res == FR_OK && (dj.fn[NSFLAG] & (NS_DOT | NS_NONAME))) res = FR_INVALID_NAME;	/* Check object validity */
 800a8e6:	2800      	cmp	r0, #0
 800a8e8:	d1f4      	bne.n	800a8d4 <f_utime+0x1a>
 800a8ea:	f89d 323b 	ldrb.w	r3, [sp, #571]	@ 0x23b
 800a8ee:	f013 0fa0 	tst.w	r3, #160	@ 0xa0
 800a8f2:	d001      	beq.n	800a8f8 <f_utime+0x3e>
 800a8f4:	2006      	movs	r0, #6
 800a8f6:	e7ed      	b.n	800a8d4 <f_utime+0x1a>
				st_dword(dj.dir + DIR_ModTime, (DWORD)fno->fdate << 16 | fno->ftime);
 800a8f8:	88a1      	ldrh	r1, [r4, #4]
 800a8fa:	88e3      	ldrh	r3, [r4, #6]
 800a8fc:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800a900:	988b      	ldr	r0, [sp, #556]	@ 0x22c
 800a902:	3016      	adds	r0, #22
 800a904:	f7fd fec4 	bl	8008690 <st_dword>
				fs->wflag = 1;
 800a908:	9b82      	ldr	r3, [sp, #520]	@ 0x208
 800a90a:	2201      	movs	r2, #1
 800a90c:	70da      	strb	r2, [r3, #3]
				res = sync_fs(fs);
 800a90e:	9882      	ldr	r0, [sp, #520]	@ 0x208
 800a910:	f7ff f98e 	bl	8009c30 <sync_fs>
 800a914:	e7de      	b.n	800a8d4 <f_utime+0x1a>
	...

0800a918 <FATFS_LinkDriverEx>:
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 800a918:	4b13      	ldr	r3, [pc, #76]	@ (800a968 <FATFS_LinkDriverEx+0x50>)
 800a91a:	7a5b      	ldrb	r3, [r3, #9]
 800a91c:	bb13      	cbnz	r3, 800a964 <FATFS_LinkDriverEx+0x4c>
{
 800a91e:	b510      	push	{r4, lr}
 800a920:	4604      	mov	r4, r0
 800a922:	f003 00ff 	and.w	r0, r3, #255	@ 0xff
  {
    disk.is_initialized[disk.nbr] = 0;
 800a926:	4b10      	ldr	r3, [pc, #64]	@ (800a968 <FATFS_LinkDriverEx+0x50>)
 800a928:	f893 c009 	ldrb.w	ip, [r3, #9]
 800a92c:	fa5f fc8c 	uxtb.w	ip, ip
 800a930:	f04f 0e00 	mov.w	lr, #0
 800a934:	f803 e00c 	strb.w	lr, [r3, ip]
    disk.drv[disk.nbr] = drv;
 800a938:	f893 c009 	ldrb.w	ip, [r3, #9]
 800a93c:	eb03 0c8c 	add.w	ip, r3, ip, lsl #2
 800a940:	f8cc 4004 	str.w	r4, [ip, #4]
    disk.lun[disk.nbr] = lun;
 800a944:	7a5c      	ldrb	r4, [r3, #9]
 800a946:	441c      	add	r4, r3
 800a948:	7222      	strb	r2, [r4, #8]
    DiskNum = disk.nbr++;
 800a94a:	7a5a      	ldrb	r2, [r3, #9]
 800a94c:	1c54      	adds	r4, r2, #1
 800a94e:	b2e4      	uxtb	r4, r4
 800a950:	725c      	strb	r4, [r3, #9]
    path[0] = DiskNum + '0';
 800a952:	3230      	adds	r2, #48	@ 0x30
 800a954:	700a      	strb	r2, [r1, #0]
    path[1] = ':';
 800a956:	233a      	movs	r3, #58	@ 0x3a
 800a958:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 800a95a:	232f      	movs	r3, #47	@ 0x2f
 800a95c:	708b      	strb	r3, [r1, #2]
    path[3] = 0;
 800a95e:	f881 e003 	strb.w	lr, [r1, #3]
    ret = 0;
  }

  return ret;
}
 800a962:	bd10      	pop	{r4, pc}
  uint8_t ret = 1;
 800a964:	2001      	movs	r0, #1
}
 800a966:	4770      	bx	lr
 800a968:	20000d18 	.word	0x20000d18

0800a96c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800a96c:	b508      	push	{r3, lr}
  return FATFS_LinkDriverEx(drv, path, 0);
 800a96e:	2200      	movs	r2, #0
 800a970:	f7ff ffd2 	bl	800a918 <FATFS_LinkDriverEx>
}
 800a974:	bd08      	pop	{r3, pc}
	...

0800a978 <FATFS_UnLinkDriverEx>:
uint8_t FATFS_UnLinkDriverEx(char *path, uint8_t lun)
{
  uint8_t DiskNum = 0;
  uint8_t ret = 1;

  if(disk.nbr >= 1)
 800a978:	4b0d      	ldr	r3, [pc, #52]	@ (800a9b0 <FATFS_UnLinkDriverEx+0x38>)
 800a97a:	7a5b      	ldrb	r3, [r3, #9]
 800a97c:	b19b      	cbz	r3, 800a9a6 <FATFS_UnLinkDriverEx+0x2e>
  {
    DiskNum = path[0] - '0';
 800a97e:	7803      	ldrb	r3, [r0, #0]
 800a980:	3b30      	subs	r3, #48	@ 0x30
 800a982:	b2db      	uxtb	r3, r3
    if(disk.drv[DiskNum] != 0)
 800a984:	4a0a      	ldr	r2, [pc, #40]	@ (800a9b0 <FATFS_UnLinkDriverEx+0x38>)
 800a986:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800a98a:	6852      	ldr	r2, [r2, #4]
 800a98c:	b16a      	cbz	r2, 800a9aa <FATFS_UnLinkDriverEx+0x32>
    {
      disk.drv[DiskNum] = 0;
 800a98e:	4a08      	ldr	r2, [pc, #32]	@ (800a9b0 <FATFS_UnLinkDriverEx+0x38>)
 800a990:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 800a994:	2000      	movs	r0, #0
 800a996:	6048      	str	r0, [r1, #4]
      disk.lun[DiskNum] = 0;
 800a998:	4413      	add	r3, r2
 800a99a:	7218      	strb	r0, [r3, #8]
      disk.nbr--;
 800a99c:	7a53      	ldrb	r3, [r2, #9]
 800a99e:	3b01      	subs	r3, #1
 800a9a0:	b2db      	uxtb	r3, r3
 800a9a2:	7253      	strb	r3, [r2, #9]
      ret = 0;
 800a9a4:	4770      	bx	lr
  uint8_t ret = 1;
 800a9a6:	2001      	movs	r0, #1
 800a9a8:	4770      	bx	lr
 800a9aa:	2001      	movs	r0, #1
    }
  }

  return ret;
}
 800a9ac:	4770      	bx	lr
 800a9ae:	bf00      	nop
 800a9b0:	20000d18 	.word	0x20000d18

0800a9b4 <FATFS_UnLinkDriver>:
  *         drivers.
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriver(char *path)
{
 800a9b4:	b508      	push	{r3, lr}
  return FATFS_UnLinkDriverEx(path, 0);
 800a9b6:	2100      	movs	r1, #0
 800a9b8:	f7ff ffde 	bl	800a978 <FATFS_UnLinkDriverEx>
}
 800a9bc:	bd08      	pop	{r3, pc}
	...

0800a9c0 <ff_convert>:
)
{
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800a9c0:	287f      	cmp	r0, #127	@ 0x7f
 800a9c2:	d917      	bls.n	800a9f4 <ff_convert+0x34>
		c = chr;

	} else {
		if (dir) {		/* OEM code to Unicode */
 800a9c4:	b131      	cbz	r1, 800a9d4 <ff_convert+0x14>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800a9c6:	28ff      	cmp	r0, #255	@ 0xff
 800a9c8:	d813      	bhi.n	800a9f2 <ff_convert+0x32>
 800a9ca:	3880      	subs	r0, #128	@ 0x80
 800a9cc:	4b0a      	ldr	r3, [pc, #40]	@ (800a9f8 <ff_convert+0x38>)
 800a9ce:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
 800a9d2:	4770      	bx	lr

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800a9d4:	2300      	movs	r3, #0
 800a9d6:	2b7f      	cmp	r3, #127	@ 0x7f
 800a9d8:	d807      	bhi.n	800a9ea <ff_convert+0x2a>
				if (chr == Tbl[c]) break;
 800a9da:	4a07      	ldr	r2, [pc, #28]	@ (800a9f8 <ff_convert+0x38>)
 800a9dc:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800a9e0:	4282      	cmp	r2, r0
 800a9e2:	d002      	beq.n	800a9ea <ff_convert+0x2a>
			for (c = 0; c < 0x80; c++) {
 800a9e4:	3301      	adds	r3, #1
 800a9e6:	b29b      	uxth	r3, r3
 800a9e8:	e7f5      	b.n	800a9d6 <ff_convert+0x16>
			}
			c = (c + 0x80) & 0xFF;
 800a9ea:	f103 0080 	add.w	r0, r3, #128	@ 0x80
 800a9ee:	b2c0      	uxtb	r0, r0
 800a9f0:	4770      	bx	lr
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800a9f2:	2000      	movs	r0, #0
		}
	}

	return c;
}
 800a9f4:	4770      	bx	lr
 800a9f6:	bf00      	nop
 800a9f8:	0800c79c 	.word	0x0800c79c

0800a9fc <ff_wtoupper>:
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800a9fc:	f5b0 5f80 	cmp.w	r0, #4096	@ 0x1000
 800aa00:	d207      	bcs.n	800aa12 <ff_wtoupper+0x16>
 800aa02:	4b24      	ldr	r3, [pc, #144]	@ (800aa94 <ff_wtoupper+0x98>)
	for (;;) {
		bc = *p++;								/* Get block base */
 800aa04:	8819      	ldrh	r1, [r3, #0]
		if (!bc || chr < bc) break;
 800aa06:	1e4a      	subs	r2, r1, #1
 800aa08:	b292      	uxth	r2, r2
 800aa0a:	4290      	cmp	r0, r2
 800aa0c:	d940      	bls.n	800aa90 <ff_wtoupper+0x94>
{
 800aa0e:	b510      	push	{r4, lr}
 800aa10:	e007      	b.n	800aa22 <ff_wtoupper+0x26>
	p = chr < 0x1000 ? cvt1 : cvt2;
 800aa12:	4b21      	ldr	r3, [pc, #132]	@ (800aa98 <ff_wtoupper+0x9c>)
 800aa14:	e7f6      	b.n	800aa04 <ff_wtoupper+0x8>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800aa16:	4673      	mov	r3, lr
		bc = *p++;								/* Get block base */
 800aa18:	8819      	ldrh	r1, [r3, #0]
		if (!bc || chr < bc) break;
 800aa1a:	1e4a      	subs	r2, r1, #1
 800aa1c:	b292      	uxth	r2, r2
 800aa1e:	4290      	cmp	r0, r2
 800aa20:	d919      	bls.n	800aa56 <ff_wtoupper+0x5a>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800aa22:	f103 0e04 	add.w	lr, r3, #4
 800aa26:	885b      	ldrh	r3, [r3, #2]
 800aa28:	0a1a      	lsrs	r2, r3, #8
 800aa2a:	b2db      	uxtb	r3, r3
		if (chr < bc + nc) {	/* In the block? */
 800aa2c:	eb03 0c01 	add.w	ip, r3, r1
 800aa30:	4560      	cmp	r0, ip
 800aa32:	db04      	blt.n	800aa3e <ff_wtoupper+0x42>
			case 7: chr -= 80; break;				/* Shift -80 */
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
			}
			break;
		}
		if (!cmd) p += nc;
 800aa34:	2a00      	cmp	r2, #0
 800aa36:	d1ee      	bne.n	800aa16 <ff_wtoupper+0x1a>
 800aa38:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800aa3c:	e7ec      	b.n	800aa18 <ff_wtoupper+0x1c>
			switch (cmd) {
 800aa3e:	2a08      	cmp	r2, #8
 800aa40:	d809      	bhi.n	800aa56 <ff_wtoupper+0x5a>
 800aa42:	e8df f002 	tbb	[pc, r2]
 800aa46:	0905      	.short	0x0905
 800aa48:	1815120f 	.word	0x1815120f
 800aa4c:	1e1b      	.short	0x1e1b
 800aa4e:	21          	.byte	0x21
 800aa4f:	00          	.byte	0x00
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800aa50:	1a44      	subs	r4, r0, r1
 800aa52:	f83e 0014 	ldrh.w	r0, [lr, r4, lsl #1]
	}

	return chr;
}
 800aa56:	bd10      	pop	{r4, pc}
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800aa58:	1a43      	subs	r3, r0, r1
 800aa5a:	f003 0301 	and.w	r3, r3, #1
 800aa5e:	1ac0      	subs	r0, r0, r3
 800aa60:	b280      	uxth	r0, r0
 800aa62:	e7f8      	b.n	800aa56 <ff_wtoupper+0x5a>
			case 2: chr -= 16; break;				/* Shift -16 */
 800aa64:	3810      	subs	r0, #16
 800aa66:	b280      	uxth	r0, r0
 800aa68:	e7f5      	b.n	800aa56 <ff_wtoupper+0x5a>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800aa6a:	3820      	subs	r0, #32
 800aa6c:	b280      	uxth	r0, r0
 800aa6e:	e7f2      	b.n	800aa56 <ff_wtoupper+0x5a>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800aa70:	3830      	subs	r0, #48	@ 0x30
 800aa72:	b280      	uxth	r0, r0
 800aa74:	e7ef      	b.n	800aa56 <ff_wtoupper+0x5a>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800aa76:	381a      	subs	r0, #26
 800aa78:	b280      	uxth	r0, r0
 800aa7a:	e7ec      	b.n	800aa56 <ff_wtoupper+0x5a>
			case 6:	chr += 8; break;				/* Shift +8 */
 800aa7c:	3008      	adds	r0, #8
 800aa7e:	b280      	uxth	r0, r0
 800aa80:	e7e9      	b.n	800aa56 <ff_wtoupper+0x5a>
			case 7: chr -= 80; break;				/* Shift -80 */
 800aa82:	3850      	subs	r0, #80	@ 0x50
 800aa84:	b280      	uxth	r0, r0
 800aa86:	e7e6      	b.n	800aa56 <ff_wtoupper+0x5a>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800aa88:	f5a0 50e3 	sub.w	r0, r0, #7264	@ 0x1c60
 800aa8c:	b280      	uxth	r0, r0
 800aa8e:	e7e2      	b.n	800aa56 <ff_wtoupper+0x5a>
}
 800aa90:	4770      	bx	lr
 800aa92:	bf00      	nop
 800aa94:	0800c5a8 	.word	0x0800c5a8
 800aa98:	0800c4ec 	.word	0x0800c4ec

0800aa9c <_strtoull_l.isra.0>:
 800aa9c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aaa0:	4691      	mov	r9, r2
 800aaa2:	4a48      	ldr	r2, [pc, #288]	@ (800abc4 <_strtoull_l.isra.0+0x128>)
 800aaa4:	9001      	str	r0, [sp, #4]
 800aaa6:	468a      	mov	sl, r1
 800aaa8:	461e      	mov	r6, r3
 800aaaa:	460d      	mov	r5, r1
 800aaac:	462b      	mov	r3, r5
 800aaae:	f815 4b01 	ldrb.w	r4, [r5], #1
 800aab2:	5d17      	ldrb	r7, [r2, r4]
 800aab4:	f017 0708 	ands.w	r7, r7, #8
 800aab8:	d1f8      	bne.n	800aaac <_strtoull_l.isra.0+0x10>
 800aaba:	2c2d      	cmp	r4, #45	@ 0x2d
 800aabc:	d110      	bne.n	800aae0 <_strtoull_l.isra.0+0x44>
 800aabe:	782c      	ldrb	r4, [r5, #0]
 800aac0:	2701      	movs	r7, #1
 800aac2:	1c9d      	adds	r5, r3, #2
 800aac4:	f036 0310 	bics.w	r3, r6, #16
 800aac8:	d115      	bne.n	800aaf6 <_strtoull_l.isra.0+0x5a>
 800aaca:	2c30      	cmp	r4, #48	@ 0x30
 800aacc:	d10d      	bne.n	800aaea <_strtoull_l.isra.0+0x4e>
 800aace:	782b      	ldrb	r3, [r5, #0]
 800aad0:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800aad4:	2b58      	cmp	r3, #88	@ 0x58
 800aad6:	d108      	bne.n	800aaea <_strtoull_l.isra.0+0x4e>
 800aad8:	786c      	ldrb	r4, [r5, #1]
 800aada:	3502      	adds	r5, #2
 800aadc:	2610      	movs	r6, #16
 800aade:	e00a      	b.n	800aaf6 <_strtoull_l.isra.0+0x5a>
 800aae0:	2c2b      	cmp	r4, #43	@ 0x2b
 800aae2:	bf04      	itt	eq
 800aae4:	782c      	ldrbeq	r4, [r5, #0]
 800aae6:	1c9d      	addeq	r5, r3, #2
 800aae8:	e7ec      	b.n	800aac4 <_strtoull_l.isra.0+0x28>
 800aaea:	2e00      	cmp	r6, #0
 800aaec:	d1f6      	bne.n	800aadc <_strtoull_l.isra.0+0x40>
 800aaee:	2c30      	cmp	r4, #48	@ 0x30
 800aaf0:	bf14      	ite	ne
 800aaf2:	260a      	movne	r6, #10
 800aaf4:	2608      	moveq	r6, #8
 800aaf6:	ea4f 7be6 	mov.w	fp, r6, asr #31
 800aafa:	4632      	mov	r2, r6
 800aafc:	465b      	mov	r3, fp
 800aafe:	f04f 30ff 	mov.w	r0, #4294967295
 800ab02:	f04f 31ff 	mov.w	r1, #4294967295
 800ab06:	f7f5 fc3b 	bl	8000380 <__aeabi_uldivmod>
 800ab0a:	4632      	mov	r2, r6
 800ab0c:	9000      	str	r0, [sp, #0]
 800ab0e:	4688      	mov	r8, r1
 800ab10:	465b      	mov	r3, fp
 800ab12:	f04f 30ff 	mov.w	r0, #4294967295
 800ab16:	f04f 31ff 	mov.w	r1, #4294967295
 800ab1a:	f7f5 fc31 	bl	8000380 <__aeabi_uldivmod>
 800ab1e:	2300      	movs	r3, #0
 800ab20:	4618      	mov	r0, r3
 800ab22:	4619      	mov	r1, r3
 800ab24:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800ab28:	f1bc 0f09 	cmp.w	ip, #9
 800ab2c:	d81e      	bhi.n	800ab6c <_strtoull_l.isra.0+0xd0>
 800ab2e:	4664      	mov	r4, ip
 800ab30:	42a6      	cmp	r6, r4
 800ab32:	dd2c      	ble.n	800ab8e <_strtoull_l.isra.0+0xf2>
 800ab34:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab38:	d015      	beq.n	800ab66 <_strtoull_l.isra.0+0xca>
 800ab3a:	9b00      	ldr	r3, [sp, #0]
 800ab3c:	4283      	cmp	r3, r0
 800ab3e:	eb78 0301 	sbcs.w	r3, r8, r1
 800ab42:	d321      	bcc.n	800ab88 <_strtoull_l.isra.0+0xec>
 800ab44:	9b00      	ldr	r3, [sp, #0]
 800ab46:	4588      	cmp	r8, r1
 800ab48:	bf08      	it	eq
 800ab4a:	4283      	cmpeq	r3, r0
 800ab4c:	d101      	bne.n	800ab52 <_strtoull_l.isra.0+0xb6>
 800ab4e:	42a2      	cmp	r2, r4
 800ab50:	db1a      	blt.n	800ab88 <_strtoull_l.isra.0+0xec>
 800ab52:	4371      	muls	r1, r6
 800ab54:	fb00 110b 	mla	r1, r0, fp, r1
 800ab58:	fba6 0300 	umull	r0, r3, r6, r0
 800ab5c:	4419      	add	r1, r3
 800ab5e:	1820      	adds	r0, r4, r0
 800ab60:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 800ab64:	2301      	movs	r3, #1
 800ab66:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ab6a:	e7db      	b.n	800ab24 <_strtoull_l.isra.0+0x88>
 800ab6c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800ab70:	f1bc 0f19 	cmp.w	ip, #25
 800ab74:	d801      	bhi.n	800ab7a <_strtoull_l.isra.0+0xde>
 800ab76:	3c37      	subs	r4, #55	@ 0x37
 800ab78:	e7da      	b.n	800ab30 <_strtoull_l.isra.0+0x94>
 800ab7a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800ab7e:	f1bc 0f19 	cmp.w	ip, #25
 800ab82:	d804      	bhi.n	800ab8e <_strtoull_l.isra.0+0xf2>
 800ab84:	3c57      	subs	r4, #87	@ 0x57
 800ab86:	e7d3      	b.n	800ab30 <_strtoull_l.isra.0+0x94>
 800ab88:	f04f 33ff 	mov.w	r3, #4294967295
 800ab8c:	e7eb      	b.n	800ab66 <_strtoull_l.isra.0+0xca>
 800ab8e:	1c5a      	adds	r2, r3, #1
 800ab90:	d10a      	bne.n	800aba8 <_strtoull_l.isra.0+0x10c>
 800ab92:	9901      	ldr	r1, [sp, #4]
 800ab94:	2222      	movs	r2, #34	@ 0x22
 800ab96:	600a      	str	r2, [r1, #0]
 800ab98:	4618      	mov	r0, r3
 800ab9a:	4619      	mov	r1, r3
 800ab9c:	f1b9 0f00 	cmp.w	r9, #0
 800aba0:	d10a      	bne.n	800abb8 <_strtoull_l.isra.0+0x11c>
 800aba2:	b003      	add	sp, #12
 800aba4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aba8:	b117      	cbz	r7, 800abb0 <_strtoull_l.isra.0+0x114>
 800abaa:	4240      	negs	r0, r0
 800abac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800abb0:	f1b9 0f00 	cmp.w	r9, #0
 800abb4:	d0f5      	beq.n	800aba2 <_strtoull_l.isra.0+0x106>
 800abb6:	b10b      	cbz	r3, 800abbc <_strtoull_l.isra.0+0x120>
 800abb8:	f105 3aff 	add.w	sl, r5, #4294967295
 800abbc:	f8c9 a000 	str.w	sl, [r9]
 800abc0:	e7ef      	b.n	800aba2 <_strtoull_l.isra.0+0x106>
 800abc2:	bf00      	nop
 800abc4:	0800c89d 	.word	0x0800c89d

0800abc8 <strtoull>:
 800abc8:	4613      	mov	r3, r2
 800abca:	460a      	mov	r2, r1
 800abcc:	4601      	mov	r1, r0
 800abce:	4802      	ldr	r0, [pc, #8]	@ (800abd8 <strtoull+0x10>)
 800abd0:	6800      	ldr	r0, [r0, #0]
 800abd2:	f7ff bf63 	b.w	800aa9c <_strtoull_l.isra.0>
 800abd6:	bf00      	nop
 800abd8:	20000024 	.word	0x20000024

0800abdc <std>:
 800abdc:	2300      	movs	r3, #0
 800abde:	b510      	push	{r4, lr}
 800abe0:	4604      	mov	r4, r0
 800abe2:	e9c0 3300 	strd	r3, r3, [r0]
 800abe6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800abea:	6083      	str	r3, [r0, #8]
 800abec:	8181      	strh	r1, [r0, #12]
 800abee:	6643      	str	r3, [r0, #100]	@ 0x64
 800abf0:	81c2      	strh	r2, [r0, #14]
 800abf2:	6183      	str	r3, [r0, #24]
 800abf4:	4619      	mov	r1, r3
 800abf6:	2208      	movs	r2, #8
 800abf8:	305c      	adds	r0, #92	@ 0x5c
 800abfa:	f000 fa6b 	bl	800b0d4 <memset>
 800abfe:	4b0d      	ldr	r3, [pc, #52]	@ (800ac34 <std+0x58>)
 800ac00:	6263      	str	r3, [r4, #36]	@ 0x24
 800ac02:	4b0d      	ldr	r3, [pc, #52]	@ (800ac38 <std+0x5c>)
 800ac04:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ac06:	4b0d      	ldr	r3, [pc, #52]	@ (800ac3c <std+0x60>)
 800ac08:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ac0a:	4b0d      	ldr	r3, [pc, #52]	@ (800ac40 <std+0x64>)
 800ac0c:	6323      	str	r3, [r4, #48]	@ 0x30
 800ac0e:	4b0d      	ldr	r3, [pc, #52]	@ (800ac44 <std+0x68>)
 800ac10:	6224      	str	r4, [r4, #32]
 800ac12:	429c      	cmp	r4, r3
 800ac14:	d006      	beq.n	800ac24 <std+0x48>
 800ac16:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ac1a:	4294      	cmp	r4, r2
 800ac1c:	d002      	beq.n	800ac24 <std+0x48>
 800ac1e:	33d0      	adds	r3, #208	@ 0xd0
 800ac20:	429c      	cmp	r4, r3
 800ac22:	d105      	bne.n	800ac30 <std+0x54>
 800ac24:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ac28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac2c:	f000 bad8 	b.w	800b1e0 <__retarget_lock_init_recursive>
 800ac30:	bd10      	pop	{r4, pc}
 800ac32:	bf00      	nop
 800ac34:	0800aef1 	.word	0x0800aef1
 800ac38:	0800af13 	.word	0x0800af13
 800ac3c:	0800af4b 	.word	0x0800af4b
 800ac40:	0800af6f 	.word	0x0800af6f
 800ac44:	20000d24 	.word	0x20000d24

0800ac48 <stdio_exit_handler>:
 800ac48:	4a02      	ldr	r2, [pc, #8]	@ (800ac54 <stdio_exit_handler+0xc>)
 800ac4a:	4903      	ldr	r1, [pc, #12]	@ (800ac58 <stdio_exit_handler+0x10>)
 800ac4c:	4803      	ldr	r0, [pc, #12]	@ (800ac5c <stdio_exit_handler+0x14>)
 800ac4e:	f000 b869 	b.w	800ad24 <_fwalk_sglue>
 800ac52:	bf00      	nop
 800ac54:	20000018 	.word	0x20000018
 800ac58:	0800bd59 	.word	0x0800bd59
 800ac5c:	20000028 	.word	0x20000028

0800ac60 <cleanup_stdio>:
 800ac60:	6841      	ldr	r1, [r0, #4]
 800ac62:	4b0c      	ldr	r3, [pc, #48]	@ (800ac94 <cleanup_stdio+0x34>)
 800ac64:	4299      	cmp	r1, r3
 800ac66:	b510      	push	{r4, lr}
 800ac68:	4604      	mov	r4, r0
 800ac6a:	d001      	beq.n	800ac70 <cleanup_stdio+0x10>
 800ac6c:	f001 f874 	bl	800bd58 <_fflush_r>
 800ac70:	68a1      	ldr	r1, [r4, #8]
 800ac72:	4b09      	ldr	r3, [pc, #36]	@ (800ac98 <cleanup_stdio+0x38>)
 800ac74:	4299      	cmp	r1, r3
 800ac76:	d002      	beq.n	800ac7e <cleanup_stdio+0x1e>
 800ac78:	4620      	mov	r0, r4
 800ac7a:	f001 f86d 	bl	800bd58 <_fflush_r>
 800ac7e:	68e1      	ldr	r1, [r4, #12]
 800ac80:	4b06      	ldr	r3, [pc, #24]	@ (800ac9c <cleanup_stdio+0x3c>)
 800ac82:	4299      	cmp	r1, r3
 800ac84:	d004      	beq.n	800ac90 <cleanup_stdio+0x30>
 800ac86:	4620      	mov	r0, r4
 800ac88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac8c:	f001 b864 	b.w	800bd58 <_fflush_r>
 800ac90:	bd10      	pop	{r4, pc}
 800ac92:	bf00      	nop
 800ac94:	20000d24 	.word	0x20000d24
 800ac98:	20000d8c 	.word	0x20000d8c
 800ac9c:	20000df4 	.word	0x20000df4

0800aca0 <global_stdio_init.part.0>:
 800aca0:	b510      	push	{r4, lr}
 800aca2:	4b0b      	ldr	r3, [pc, #44]	@ (800acd0 <global_stdio_init.part.0+0x30>)
 800aca4:	4c0b      	ldr	r4, [pc, #44]	@ (800acd4 <global_stdio_init.part.0+0x34>)
 800aca6:	4a0c      	ldr	r2, [pc, #48]	@ (800acd8 <global_stdio_init.part.0+0x38>)
 800aca8:	601a      	str	r2, [r3, #0]
 800acaa:	4620      	mov	r0, r4
 800acac:	2200      	movs	r2, #0
 800acae:	2104      	movs	r1, #4
 800acb0:	f7ff ff94 	bl	800abdc <std>
 800acb4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800acb8:	2201      	movs	r2, #1
 800acba:	2109      	movs	r1, #9
 800acbc:	f7ff ff8e 	bl	800abdc <std>
 800acc0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800acc4:	2202      	movs	r2, #2
 800acc6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800acca:	2112      	movs	r1, #18
 800accc:	f7ff bf86 	b.w	800abdc <std>
 800acd0:	20000e5c 	.word	0x20000e5c
 800acd4:	20000d24 	.word	0x20000d24
 800acd8:	0800ac49 	.word	0x0800ac49

0800acdc <__sfp_lock_acquire>:
 800acdc:	4801      	ldr	r0, [pc, #4]	@ (800ace4 <__sfp_lock_acquire+0x8>)
 800acde:	f000 ba80 	b.w	800b1e2 <__retarget_lock_acquire_recursive>
 800ace2:	bf00      	nop
 800ace4:	20000e65 	.word	0x20000e65

0800ace8 <__sfp_lock_release>:
 800ace8:	4801      	ldr	r0, [pc, #4]	@ (800acf0 <__sfp_lock_release+0x8>)
 800acea:	f000 ba7b 	b.w	800b1e4 <__retarget_lock_release_recursive>
 800acee:	bf00      	nop
 800acf0:	20000e65 	.word	0x20000e65

0800acf4 <__sinit>:
 800acf4:	b510      	push	{r4, lr}
 800acf6:	4604      	mov	r4, r0
 800acf8:	f7ff fff0 	bl	800acdc <__sfp_lock_acquire>
 800acfc:	6a23      	ldr	r3, [r4, #32]
 800acfe:	b11b      	cbz	r3, 800ad08 <__sinit+0x14>
 800ad00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad04:	f7ff bff0 	b.w	800ace8 <__sfp_lock_release>
 800ad08:	4b04      	ldr	r3, [pc, #16]	@ (800ad1c <__sinit+0x28>)
 800ad0a:	6223      	str	r3, [r4, #32]
 800ad0c:	4b04      	ldr	r3, [pc, #16]	@ (800ad20 <__sinit+0x2c>)
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d1f5      	bne.n	800ad00 <__sinit+0xc>
 800ad14:	f7ff ffc4 	bl	800aca0 <global_stdio_init.part.0>
 800ad18:	e7f2      	b.n	800ad00 <__sinit+0xc>
 800ad1a:	bf00      	nop
 800ad1c:	0800ac61 	.word	0x0800ac61
 800ad20:	20000e5c 	.word	0x20000e5c

0800ad24 <_fwalk_sglue>:
 800ad24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad28:	4607      	mov	r7, r0
 800ad2a:	4688      	mov	r8, r1
 800ad2c:	4614      	mov	r4, r2
 800ad2e:	2600      	movs	r6, #0
 800ad30:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ad34:	f1b9 0901 	subs.w	r9, r9, #1
 800ad38:	d505      	bpl.n	800ad46 <_fwalk_sglue+0x22>
 800ad3a:	6824      	ldr	r4, [r4, #0]
 800ad3c:	2c00      	cmp	r4, #0
 800ad3e:	d1f7      	bne.n	800ad30 <_fwalk_sglue+0xc>
 800ad40:	4630      	mov	r0, r6
 800ad42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad46:	89ab      	ldrh	r3, [r5, #12]
 800ad48:	2b01      	cmp	r3, #1
 800ad4a:	d907      	bls.n	800ad5c <_fwalk_sglue+0x38>
 800ad4c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ad50:	3301      	adds	r3, #1
 800ad52:	d003      	beq.n	800ad5c <_fwalk_sglue+0x38>
 800ad54:	4629      	mov	r1, r5
 800ad56:	4638      	mov	r0, r7
 800ad58:	47c0      	blx	r8
 800ad5a:	4306      	orrs	r6, r0
 800ad5c:	3568      	adds	r5, #104	@ 0x68
 800ad5e:	e7e9      	b.n	800ad34 <_fwalk_sglue+0x10>

0800ad60 <iprintf>:
 800ad60:	b40f      	push	{r0, r1, r2, r3}
 800ad62:	b507      	push	{r0, r1, r2, lr}
 800ad64:	4906      	ldr	r1, [pc, #24]	@ (800ad80 <iprintf+0x20>)
 800ad66:	ab04      	add	r3, sp, #16
 800ad68:	6808      	ldr	r0, [r1, #0]
 800ad6a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad6e:	6881      	ldr	r1, [r0, #8]
 800ad70:	9301      	str	r3, [sp, #4]
 800ad72:	f000 fcc9 	bl	800b708 <_vfiprintf_r>
 800ad76:	b003      	add	sp, #12
 800ad78:	f85d eb04 	ldr.w	lr, [sp], #4
 800ad7c:	b004      	add	sp, #16
 800ad7e:	4770      	bx	lr
 800ad80:	20000024 	.word	0x20000024

0800ad84 <_puts_r>:
 800ad84:	6a03      	ldr	r3, [r0, #32]
 800ad86:	b570      	push	{r4, r5, r6, lr}
 800ad88:	6884      	ldr	r4, [r0, #8]
 800ad8a:	4605      	mov	r5, r0
 800ad8c:	460e      	mov	r6, r1
 800ad8e:	b90b      	cbnz	r3, 800ad94 <_puts_r+0x10>
 800ad90:	f7ff ffb0 	bl	800acf4 <__sinit>
 800ad94:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ad96:	07db      	lsls	r3, r3, #31
 800ad98:	d405      	bmi.n	800ada6 <_puts_r+0x22>
 800ad9a:	89a3      	ldrh	r3, [r4, #12]
 800ad9c:	0598      	lsls	r0, r3, #22
 800ad9e:	d402      	bmi.n	800ada6 <_puts_r+0x22>
 800ada0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ada2:	f000 fa1e 	bl	800b1e2 <__retarget_lock_acquire_recursive>
 800ada6:	89a3      	ldrh	r3, [r4, #12]
 800ada8:	0719      	lsls	r1, r3, #28
 800adaa:	d502      	bpl.n	800adb2 <_puts_r+0x2e>
 800adac:	6923      	ldr	r3, [r4, #16]
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d135      	bne.n	800ae1e <_puts_r+0x9a>
 800adb2:	4621      	mov	r1, r4
 800adb4:	4628      	mov	r0, r5
 800adb6:	f000 f91d 	bl	800aff4 <__swsetup_r>
 800adba:	b380      	cbz	r0, 800ae1e <_puts_r+0x9a>
 800adbc:	f04f 35ff 	mov.w	r5, #4294967295
 800adc0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800adc2:	07da      	lsls	r2, r3, #31
 800adc4:	d405      	bmi.n	800add2 <_puts_r+0x4e>
 800adc6:	89a3      	ldrh	r3, [r4, #12]
 800adc8:	059b      	lsls	r3, r3, #22
 800adca:	d402      	bmi.n	800add2 <_puts_r+0x4e>
 800adcc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800adce:	f000 fa09 	bl	800b1e4 <__retarget_lock_release_recursive>
 800add2:	4628      	mov	r0, r5
 800add4:	bd70      	pop	{r4, r5, r6, pc}
 800add6:	2b00      	cmp	r3, #0
 800add8:	da04      	bge.n	800ade4 <_puts_r+0x60>
 800adda:	69a2      	ldr	r2, [r4, #24]
 800addc:	429a      	cmp	r2, r3
 800adde:	dc17      	bgt.n	800ae10 <_puts_r+0x8c>
 800ade0:	290a      	cmp	r1, #10
 800ade2:	d015      	beq.n	800ae10 <_puts_r+0x8c>
 800ade4:	6823      	ldr	r3, [r4, #0]
 800ade6:	1c5a      	adds	r2, r3, #1
 800ade8:	6022      	str	r2, [r4, #0]
 800adea:	7019      	strb	r1, [r3, #0]
 800adec:	68a3      	ldr	r3, [r4, #8]
 800adee:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800adf2:	3b01      	subs	r3, #1
 800adf4:	60a3      	str	r3, [r4, #8]
 800adf6:	2900      	cmp	r1, #0
 800adf8:	d1ed      	bne.n	800add6 <_puts_r+0x52>
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	da11      	bge.n	800ae22 <_puts_r+0x9e>
 800adfe:	4622      	mov	r2, r4
 800ae00:	210a      	movs	r1, #10
 800ae02:	4628      	mov	r0, r5
 800ae04:	f000 f8b7 	bl	800af76 <__swbuf_r>
 800ae08:	3001      	adds	r0, #1
 800ae0a:	d0d7      	beq.n	800adbc <_puts_r+0x38>
 800ae0c:	250a      	movs	r5, #10
 800ae0e:	e7d7      	b.n	800adc0 <_puts_r+0x3c>
 800ae10:	4622      	mov	r2, r4
 800ae12:	4628      	mov	r0, r5
 800ae14:	f000 f8af 	bl	800af76 <__swbuf_r>
 800ae18:	3001      	adds	r0, #1
 800ae1a:	d1e7      	bne.n	800adec <_puts_r+0x68>
 800ae1c:	e7ce      	b.n	800adbc <_puts_r+0x38>
 800ae1e:	3e01      	subs	r6, #1
 800ae20:	e7e4      	b.n	800adec <_puts_r+0x68>
 800ae22:	6823      	ldr	r3, [r4, #0]
 800ae24:	1c5a      	adds	r2, r3, #1
 800ae26:	6022      	str	r2, [r4, #0]
 800ae28:	220a      	movs	r2, #10
 800ae2a:	701a      	strb	r2, [r3, #0]
 800ae2c:	e7ee      	b.n	800ae0c <_puts_r+0x88>
	...

0800ae30 <puts>:
 800ae30:	4b02      	ldr	r3, [pc, #8]	@ (800ae3c <puts+0xc>)
 800ae32:	4601      	mov	r1, r0
 800ae34:	6818      	ldr	r0, [r3, #0]
 800ae36:	f7ff bfa5 	b.w	800ad84 <_puts_r>
 800ae3a:	bf00      	nop
 800ae3c:	20000024 	.word	0x20000024

0800ae40 <sniprintf>:
 800ae40:	b40c      	push	{r2, r3}
 800ae42:	b530      	push	{r4, r5, lr}
 800ae44:	4b18      	ldr	r3, [pc, #96]	@ (800aea8 <sniprintf+0x68>)
 800ae46:	1e0c      	subs	r4, r1, #0
 800ae48:	681d      	ldr	r5, [r3, #0]
 800ae4a:	b09d      	sub	sp, #116	@ 0x74
 800ae4c:	da08      	bge.n	800ae60 <sniprintf+0x20>
 800ae4e:	238b      	movs	r3, #139	@ 0x8b
 800ae50:	602b      	str	r3, [r5, #0]
 800ae52:	f04f 30ff 	mov.w	r0, #4294967295
 800ae56:	b01d      	add	sp, #116	@ 0x74
 800ae58:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ae5c:	b002      	add	sp, #8
 800ae5e:	4770      	bx	lr
 800ae60:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ae64:	f8ad 3014 	strh.w	r3, [sp, #20]
 800ae68:	f04f 0300 	mov.w	r3, #0
 800ae6c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800ae6e:	bf14      	ite	ne
 800ae70:	f104 33ff 	addne.w	r3, r4, #4294967295
 800ae74:	4623      	moveq	r3, r4
 800ae76:	9304      	str	r3, [sp, #16]
 800ae78:	9307      	str	r3, [sp, #28]
 800ae7a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ae7e:	9002      	str	r0, [sp, #8]
 800ae80:	9006      	str	r0, [sp, #24]
 800ae82:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ae86:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800ae88:	ab21      	add	r3, sp, #132	@ 0x84
 800ae8a:	a902      	add	r1, sp, #8
 800ae8c:	4628      	mov	r0, r5
 800ae8e:	9301      	str	r3, [sp, #4]
 800ae90:	f000 fb14 	bl	800b4bc <_svfiprintf_r>
 800ae94:	1c43      	adds	r3, r0, #1
 800ae96:	bfbc      	itt	lt
 800ae98:	238b      	movlt	r3, #139	@ 0x8b
 800ae9a:	602b      	strlt	r3, [r5, #0]
 800ae9c:	2c00      	cmp	r4, #0
 800ae9e:	d0da      	beq.n	800ae56 <sniprintf+0x16>
 800aea0:	9b02      	ldr	r3, [sp, #8]
 800aea2:	2200      	movs	r2, #0
 800aea4:	701a      	strb	r2, [r3, #0]
 800aea6:	e7d6      	b.n	800ae56 <sniprintf+0x16>
 800aea8:	20000024 	.word	0x20000024

0800aeac <siprintf>:
 800aeac:	b40e      	push	{r1, r2, r3}
 800aeae:	b510      	push	{r4, lr}
 800aeb0:	b09d      	sub	sp, #116	@ 0x74
 800aeb2:	ab1f      	add	r3, sp, #124	@ 0x7c
 800aeb4:	9002      	str	r0, [sp, #8]
 800aeb6:	9006      	str	r0, [sp, #24]
 800aeb8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800aebc:	480a      	ldr	r0, [pc, #40]	@ (800aee8 <siprintf+0x3c>)
 800aebe:	9107      	str	r1, [sp, #28]
 800aec0:	9104      	str	r1, [sp, #16]
 800aec2:	490a      	ldr	r1, [pc, #40]	@ (800aeec <siprintf+0x40>)
 800aec4:	f853 2b04 	ldr.w	r2, [r3], #4
 800aec8:	9105      	str	r1, [sp, #20]
 800aeca:	2400      	movs	r4, #0
 800aecc:	a902      	add	r1, sp, #8
 800aece:	6800      	ldr	r0, [r0, #0]
 800aed0:	9301      	str	r3, [sp, #4]
 800aed2:	941b      	str	r4, [sp, #108]	@ 0x6c
 800aed4:	f000 faf2 	bl	800b4bc <_svfiprintf_r>
 800aed8:	9b02      	ldr	r3, [sp, #8]
 800aeda:	701c      	strb	r4, [r3, #0]
 800aedc:	b01d      	add	sp, #116	@ 0x74
 800aede:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aee2:	b003      	add	sp, #12
 800aee4:	4770      	bx	lr
 800aee6:	bf00      	nop
 800aee8:	20000024 	.word	0x20000024
 800aeec:	ffff0208 	.word	0xffff0208

0800aef0 <__sread>:
 800aef0:	b510      	push	{r4, lr}
 800aef2:	460c      	mov	r4, r1
 800aef4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aef8:	f000 f92a 	bl	800b150 <_read_r>
 800aefc:	2800      	cmp	r0, #0
 800aefe:	bfab      	itete	ge
 800af00:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800af02:	89a3      	ldrhlt	r3, [r4, #12]
 800af04:	181b      	addge	r3, r3, r0
 800af06:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800af0a:	bfac      	ite	ge
 800af0c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800af0e:	81a3      	strhlt	r3, [r4, #12]
 800af10:	bd10      	pop	{r4, pc}

0800af12 <__swrite>:
 800af12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af16:	461f      	mov	r7, r3
 800af18:	898b      	ldrh	r3, [r1, #12]
 800af1a:	05db      	lsls	r3, r3, #23
 800af1c:	4605      	mov	r5, r0
 800af1e:	460c      	mov	r4, r1
 800af20:	4616      	mov	r6, r2
 800af22:	d505      	bpl.n	800af30 <__swrite+0x1e>
 800af24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af28:	2302      	movs	r3, #2
 800af2a:	2200      	movs	r2, #0
 800af2c:	f000 f8fe 	bl	800b12c <_lseek_r>
 800af30:	89a3      	ldrh	r3, [r4, #12]
 800af32:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800af36:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800af3a:	81a3      	strh	r3, [r4, #12]
 800af3c:	4632      	mov	r2, r6
 800af3e:	463b      	mov	r3, r7
 800af40:	4628      	mov	r0, r5
 800af42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800af46:	f000 b915 	b.w	800b174 <_write_r>

0800af4a <__sseek>:
 800af4a:	b510      	push	{r4, lr}
 800af4c:	460c      	mov	r4, r1
 800af4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af52:	f000 f8eb 	bl	800b12c <_lseek_r>
 800af56:	1c43      	adds	r3, r0, #1
 800af58:	89a3      	ldrh	r3, [r4, #12]
 800af5a:	bf15      	itete	ne
 800af5c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800af5e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800af62:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800af66:	81a3      	strheq	r3, [r4, #12]
 800af68:	bf18      	it	ne
 800af6a:	81a3      	strhne	r3, [r4, #12]
 800af6c:	bd10      	pop	{r4, pc}

0800af6e <__sclose>:
 800af6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af72:	f000 b8cb 	b.w	800b10c <_close_r>

0800af76 <__swbuf_r>:
 800af76:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af78:	460e      	mov	r6, r1
 800af7a:	4614      	mov	r4, r2
 800af7c:	4605      	mov	r5, r0
 800af7e:	b118      	cbz	r0, 800af88 <__swbuf_r+0x12>
 800af80:	6a03      	ldr	r3, [r0, #32]
 800af82:	b90b      	cbnz	r3, 800af88 <__swbuf_r+0x12>
 800af84:	f7ff feb6 	bl	800acf4 <__sinit>
 800af88:	69a3      	ldr	r3, [r4, #24]
 800af8a:	60a3      	str	r3, [r4, #8]
 800af8c:	89a3      	ldrh	r3, [r4, #12]
 800af8e:	071a      	lsls	r2, r3, #28
 800af90:	d501      	bpl.n	800af96 <__swbuf_r+0x20>
 800af92:	6923      	ldr	r3, [r4, #16]
 800af94:	b943      	cbnz	r3, 800afa8 <__swbuf_r+0x32>
 800af96:	4621      	mov	r1, r4
 800af98:	4628      	mov	r0, r5
 800af9a:	f000 f82b 	bl	800aff4 <__swsetup_r>
 800af9e:	b118      	cbz	r0, 800afa8 <__swbuf_r+0x32>
 800afa0:	f04f 37ff 	mov.w	r7, #4294967295
 800afa4:	4638      	mov	r0, r7
 800afa6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800afa8:	6823      	ldr	r3, [r4, #0]
 800afaa:	6922      	ldr	r2, [r4, #16]
 800afac:	1a98      	subs	r0, r3, r2
 800afae:	6963      	ldr	r3, [r4, #20]
 800afb0:	b2f6      	uxtb	r6, r6
 800afb2:	4283      	cmp	r3, r0
 800afb4:	4637      	mov	r7, r6
 800afb6:	dc05      	bgt.n	800afc4 <__swbuf_r+0x4e>
 800afb8:	4621      	mov	r1, r4
 800afba:	4628      	mov	r0, r5
 800afbc:	f000 fecc 	bl	800bd58 <_fflush_r>
 800afc0:	2800      	cmp	r0, #0
 800afc2:	d1ed      	bne.n	800afa0 <__swbuf_r+0x2a>
 800afc4:	68a3      	ldr	r3, [r4, #8]
 800afc6:	3b01      	subs	r3, #1
 800afc8:	60a3      	str	r3, [r4, #8]
 800afca:	6823      	ldr	r3, [r4, #0]
 800afcc:	1c5a      	adds	r2, r3, #1
 800afce:	6022      	str	r2, [r4, #0]
 800afd0:	701e      	strb	r6, [r3, #0]
 800afd2:	6962      	ldr	r2, [r4, #20]
 800afd4:	1c43      	adds	r3, r0, #1
 800afd6:	429a      	cmp	r2, r3
 800afd8:	d004      	beq.n	800afe4 <__swbuf_r+0x6e>
 800afda:	89a3      	ldrh	r3, [r4, #12]
 800afdc:	07db      	lsls	r3, r3, #31
 800afde:	d5e1      	bpl.n	800afa4 <__swbuf_r+0x2e>
 800afe0:	2e0a      	cmp	r6, #10
 800afe2:	d1df      	bne.n	800afa4 <__swbuf_r+0x2e>
 800afe4:	4621      	mov	r1, r4
 800afe6:	4628      	mov	r0, r5
 800afe8:	f000 feb6 	bl	800bd58 <_fflush_r>
 800afec:	2800      	cmp	r0, #0
 800afee:	d0d9      	beq.n	800afa4 <__swbuf_r+0x2e>
 800aff0:	e7d6      	b.n	800afa0 <__swbuf_r+0x2a>
	...

0800aff4 <__swsetup_r>:
 800aff4:	b538      	push	{r3, r4, r5, lr}
 800aff6:	4b29      	ldr	r3, [pc, #164]	@ (800b09c <__swsetup_r+0xa8>)
 800aff8:	4605      	mov	r5, r0
 800affa:	6818      	ldr	r0, [r3, #0]
 800affc:	460c      	mov	r4, r1
 800affe:	b118      	cbz	r0, 800b008 <__swsetup_r+0x14>
 800b000:	6a03      	ldr	r3, [r0, #32]
 800b002:	b90b      	cbnz	r3, 800b008 <__swsetup_r+0x14>
 800b004:	f7ff fe76 	bl	800acf4 <__sinit>
 800b008:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b00c:	0719      	lsls	r1, r3, #28
 800b00e:	d422      	bmi.n	800b056 <__swsetup_r+0x62>
 800b010:	06da      	lsls	r2, r3, #27
 800b012:	d407      	bmi.n	800b024 <__swsetup_r+0x30>
 800b014:	2209      	movs	r2, #9
 800b016:	602a      	str	r2, [r5, #0]
 800b018:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b01c:	81a3      	strh	r3, [r4, #12]
 800b01e:	f04f 30ff 	mov.w	r0, #4294967295
 800b022:	e033      	b.n	800b08c <__swsetup_r+0x98>
 800b024:	0758      	lsls	r0, r3, #29
 800b026:	d512      	bpl.n	800b04e <__swsetup_r+0x5a>
 800b028:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b02a:	b141      	cbz	r1, 800b03e <__swsetup_r+0x4a>
 800b02c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b030:	4299      	cmp	r1, r3
 800b032:	d002      	beq.n	800b03a <__swsetup_r+0x46>
 800b034:	4628      	mov	r0, r5
 800b036:	f000 f8ed 	bl	800b214 <_free_r>
 800b03a:	2300      	movs	r3, #0
 800b03c:	6363      	str	r3, [r4, #52]	@ 0x34
 800b03e:	89a3      	ldrh	r3, [r4, #12]
 800b040:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b044:	81a3      	strh	r3, [r4, #12]
 800b046:	2300      	movs	r3, #0
 800b048:	6063      	str	r3, [r4, #4]
 800b04a:	6923      	ldr	r3, [r4, #16]
 800b04c:	6023      	str	r3, [r4, #0]
 800b04e:	89a3      	ldrh	r3, [r4, #12]
 800b050:	f043 0308 	orr.w	r3, r3, #8
 800b054:	81a3      	strh	r3, [r4, #12]
 800b056:	6923      	ldr	r3, [r4, #16]
 800b058:	b94b      	cbnz	r3, 800b06e <__swsetup_r+0x7a>
 800b05a:	89a3      	ldrh	r3, [r4, #12]
 800b05c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b060:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b064:	d003      	beq.n	800b06e <__swsetup_r+0x7a>
 800b066:	4621      	mov	r1, r4
 800b068:	4628      	mov	r0, r5
 800b06a:	f000 fec3 	bl	800bdf4 <__smakebuf_r>
 800b06e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b072:	f013 0201 	ands.w	r2, r3, #1
 800b076:	d00a      	beq.n	800b08e <__swsetup_r+0x9a>
 800b078:	2200      	movs	r2, #0
 800b07a:	60a2      	str	r2, [r4, #8]
 800b07c:	6962      	ldr	r2, [r4, #20]
 800b07e:	4252      	negs	r2, r2
 800b080:	61a2      	str	r2, [r4, #24]
 800b082:	6922      	ldr	r2, [r4, #16]
 800b084:	b942      	cbnz	r2, 800b098 <__swsetup_r+0xa4>
 800b086:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b08a:	d1c5      	bne.n	800b018 <__swsetup_r+0x24>
 800b08c:	bd38      	pop	{r3, r4, r5, pc}
 800b08e:	0799      	lsls	r1, r3, #30
 800b090:	bf58      	it	pl
 800b092:	6962      	ldrpl	r2, [r4, #20]
 800b094:	60a2      	str	r2, [r4, #8]
 800b096:	e7f4      	b.n	800b082 <__swsetup_r+0x8e>
 800b098:	2000      	movs	r0, #0
 800b09a:	e7f7      	b.n	800b08c <__swsetup_r+0x98>
 800b09c:	20000024 	.word	0x20000024

0800b0a0 <memmove>:
 800b0a0:	4288      	cmp	r0, r1
 800b0a2:	b510      	push	{r4, lr}
 800b0a4:	eb01 0402 	add.w	r4, r1, r2
 800b0a8:	d902      	bls.n	800b0b0 <memmove+0x10>
 800b0aa:	4284      	cmp	r4, r0
 800b0ac:	4623      	mov	r3, r4
 800b0ae:	d807      	bhi.n	800b0c0 <memmove+0x20>
 800b0b0:	1e43      	subs	r3, r0, #1
 800b0b2:	42a1      	cmp	r1, r4
 800b0b4:	d008      	beq.n	800b0c8 <memmove+0x28>
 800b0b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b0ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b0be:	e7f8      	b.n	800b0b2 <memmove+0x12>
 800b0c0:	4402      	add	r2, r0
 800b0c2:	4601      	mov	r1, r0
 800b0c4:	428a      	cmp	r2, r1
 800b0c6:	d100      	bne.n	800b0ca <memmove+0x2a>
 800b0c8:	bd10      	pop	{r4, pc}
 800b0ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b0ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b0d2:	e7f7      	b.n	800b0c4 <memmove+0x24>

0800b0d4 <memset>:
 800b0d4:	4402      	add	r2, r0
 800b0d6:	4603      	mov	r3, r0
 800b0d8:	4293      	cmp	r3, r2
 800b0da:	d100      	bne.n	800b0de <memset+0xa>
 800b0dc:	4770      	bx	lr
 800b0de:	f803 1b01 	strb.w	r1, [r3], #1
 800b0e2:	e7f9      	b.n	800b0d8 <memset+0x4>

0800b0e4 <strncpy>:
 800b0e4:	b510      	push	{r4, lr}
 800b0e6:	3901      	subs	r1, #1
 800b0e8:	4603      	mov	r3, r0
 800b0ea:	b132      	cbz	r2, 800b0fa <strncpy+0x16>
 800b0ec:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800b0f0:	f803 4b01 	strb.w	r4, [r3], #1
 800b0f4:	3a01      	subs	r2, #1
 800b0f6:	2c00      	cmp	r4, #0
 800b0f8:	d1f7      	bne.n	800b0ea <strncpy+0x6>
 800b0fa:	441a      	add	r2, r3
 800b0fc:	2100      	movs	r1, #0
 800b0fe:	4293      	cmp	r3, r2
 800b100:	d100      	bne.n	800b104 <strncpy+0x20>
 800b102:	bd10      	pop	{r4, pc}
 800b104:	f803 1b01 	strb.w	r1, [r3], #1
 800b108:	e7f9      	b.n	800b0fe <strncpy+0x1a>
	...

0800b10c <_close_r>:
 800b10c:	b538      	push	{r3, r4, r5, lr}
 800b10e:	4d06      	ldr	r5, [pc, #24]	@ (800b128 <_close_r+0x1c>)
 800b110:	2300      	movs	r3, #0
 800b112:	4604      	mov	r4, r0
 800b114:	4608      	mov	r0, r1
 800b116:	602b      	str	r3, [r5, #0]
 800b118:	f7f6 feea 	bl	8001ef0 <_close>
 800b11c:	1c43      	adds	r3, r0, #1
 800b11e:	d102      	bne.n	800b126 <_close_r+0x1a>
 800b120:	682b      	ldr	r3, [r5, #0]
 800b122:	b103      	cbz	r3, 800b126 <_close_r+0x1a>
 800b124:	6023      	str	r3, [r4, #0]
 800b126:	bd38      	pop	{r3, r4, r5, pc}
 800b128:	20000e60 	.word	0x20000e60

0800b12c <_lseek_r>:
 800b12c:	b538      	push	{r3, r4, r5, lr}
 800b12e:	4d07      	ldr	r5, [pc, #28]	@ (800b14c <_lseek_r+0x20>)
 800b130:	4604      	mov	r4, r0
 800b132:	4608      	mov	r0, r1
 800b134:	4611      	mov	r1, r2
 800b136:	2200      	movs	r2, #0
 800b138:	602a      	str	r2, [r5, #0]
 800b13a:	461a      	mov	r2, r3
 800b13c:	f7f6 fee2 	bl	8001f04 <_lseek>
 800b140:	1c43      	adds	r3, r0, #1
 800b142:	d102      	bne.n	800b14a <_lseek_r+0x1e>
 800b144:	682b      	ldr	r3, [r5, #0]
 800b146:	b103      	cbz	r3, 800b14a <_lseek_r+0x1e>
 800b148:	6023      	str	r3, [r4, #0]
 800b14a:	bd38      	pop	{r3, r4, r5, pc}
 800b14c:	20000e60 	.word	0x20000e60

0800b150 <_read_r>:
 800b150:	b538      	push	{r3, r4, r5, lr}
 800b152:	4d07      	ldr	r5, [pc, #28]	@ (800b170 <_read_r+0x20>)
 800b154:	4604      	mov	r4, r0
 800b156:	4608      	mov	r0, r1
 800b158:	4611      	mov	r1, r2
 800b15a:	2200      	movs	r2, #0
 800b15c:	602a      	str	r2, [r5, #0]
 800b15e:	461a      	mov	r2, r3
 800b160:	f7f6 feb6 	bl	8001ed0 <_read>
 800b164:	1c43      	adds	r3, r0, #1
 800b166:	d102      	bne.n	800b16e <_read_r+0x1e>
 800b168:	682b      	ldr	r3, [r5, #0]
 800b16a:	b103      	cbz	r3, 800b16e <_read_r+0x1e>
 800b16c:	6023      	str	r3, [r4, #0]
 800b16e:	bd38      	pop	{r3, r4, r5, pc}
 800b170:	20000e60 	.word	0x20000e60

0800b174 <_write_r>:
 800b174:	b538      	push	{r3, r4, r5, lr}
 800b176:	4d07      	ldr	r5, [pc, #28]	@ (800b194 <_write_r+0x20>)
 800b178:	4604      	mov	r4, r0
 800b17a:	4608      	mov	r0, r1
 800b17c:	4611      	mov	r1, r2
 800b17e:	2200      	movs	r2, #0
 800b180:	602a      	str	r2, [r5, #0]
 800b182:	461a      	mov	r2, r3
 800b184:	f7f5 fca6 	bl	8000ad4 <_write>
 800b188:	1c43      	adds	r3, r0, #1
 800b18a:	d102      	bne.n	800b192 <_write_r+0x1e>
 800b18c:	682b      	ldr	r3, [r5, #0]
 800b18e:	b103      	cbz	r3, 800b192 <_write_r+0x1e>
 800b190:	6023      	str	r3, [r4, #0]
 800b192:	bd38      	pop	{r3, r4, r5, pc}
 800b194:	20000e60 	.word	0x20000e60

0800b198 <__libc_init_array>:
 800b198:	b570      	push	{r4, r5, r6, lr}
 800b19a:	4d0d      	ldr	r5, [pc, #52]	@ (800b1d0 <__libc_init_array+0x38>)
 800b19c:	4c0d      	ldr	r4, [pc, #52]	@ (800b1d4 <__libc_init_array+0x3c>)
 800b19e:	1b64      	subs	r4, r4, r5
 800b1a0:	10a4      	asrs	r4, r4, #2
 800b1a2:	2600      	movs	r6, #0
 800b1a4:	42a6      	cmp	r6, r4
 800b1a6:	d109      	bne.n	800b1bc <__libc_init_array+0x24>
 800b1a8:	4d0b      	ldr	r5, [pc, #44]	@ (800b1d8 <__libc_init_array+0x40>)
 800b1aa:	4c0c      	ldr	r4, [pc, #48]	@ (800b1dc <__libc_init_array+0x44>)
 800b1ac:	f000 fec6 	bl	800bf3c <_init>
 800b1b0:	1b64      	subs	r4, r4, r5
 800b1b2:	10a4      	asrs	r4, r4, #2
 800b1b4:	2600      	movs	r6, #0
 800b1b6:	42a6      	cmp	r6, r4
 800b1b8:	d105      	bne.n	800b1c6 <__libc_init_array+0x2e>
 800b1ba:	bd70      	pop	{r4, r5, r6, pc}
 800b1bc:	f855 3b04 	ldr.w	r3, [r5], #4
 800b1c0:	4798      	blx	r3
 800b1c2:	3601      	adds	r6, #1
 800b1c4:	e7ee      	b.n	800b1a4 <__libc_init_array+0xc>
 800b1c6:	f855 3b04 	ldr.w	r3, [r5], #4
 800b1ca:	4798      	blx	r3
 800b1cc:	3601      	adds	r6, #1
 800b1ce:	e7f2      	b.n	800b1b6 <__libc_init_array+0x1e>
 800b1d0:	0800c9d8 	.word	0x0800c9d8
 800b1d4:	0800c9d8 	.word	0x0800c9d8
 800b1d8:	0800c9d8 	.word	0x0800c9d8
 800b1dc:	0800c9dc 	.word	0x0800c9dc

0800b1e0 <__retarget_lock_init_recursive>:
 800b1e0:	4770      	bx	lr

0800b1e2 <__retarget_lock_acquire_recursive>:
 800b1e2:	4770      	bx	lr

0800b1e4 <__retarget_lock_release_recursive>:
 800b1e4:	4770      	bx	lr

0800b1e6 <strcpy>:
 800b1e6:	4603      	mov	r3, r0
 800b1e8:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b1ec:	f803 2b01 	strb.w	r2, [r3], #1
 800b1f0:	2a00      	cmp	r2, #0
 800b1f2:	d1f9      	bne.n	800b1e8 <strcpy+0x2>
 800b1f4:	4770      	bx	lr

0800b1f6 <memcpy>:
 800b1f6:	440a      	add	r2, r1
 800b1f8:	4291      	cmp	r1, r2
 800b1fa:	f100 33ff 	add.w	r3, r0, #4294967295
 800b1fe:	d100      	bne.n	800b202 <memcpy+0xc>
 800b200:	4770      	bx	lr
 800b202:	b510      	push	{r4, lr}
 800b204:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b208:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b20c:	4291      	cmp	r1, r2
 800b20e:	d1f9      	bne.n	800b204 <memcpy+0xe>
 800b210:	bd10      	pop	{r4, pc}
	...

0800b214 <_free_r>:
 800b214:	b538      	push	{r3, r4, r5, lr}
 800b216:	4605      	mov	r5, r0
 800b218:	2900      	cmp	r1, #0
 800b21a:	d041      	beq.n	800b2a0 <_free_r+0x8c>
 800b21c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b220:	1f0c      	subs	r4, r1, #4
 800b222:	2b00      	cmp	r3, #0
 800b224:	bfb8      	it	lt
 800b226:	18e4      	addlt	r4, r4, r3
 800b228:	f000 f8e0 	bl	800b3ec <__malloc_lock>
 800b22c:	4a1d      	ldr	r2, [pc, #116]	@ (800b2a4 <_free_r+0x90>)
 800b22e:	6813      	ldr	r3, [r2, #0]
 800b230:	b933      	cbnz	r3, 800b240 <_free_r+0x2c>
 800b232:	6063      	str	r3, [r4, #4]
 800b234:	6014      	str	r4, [r2, #0]
 800b236:	4628      	mov	r0, r5
 800b238:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b23c:	f000 b8dc 	b.w	800b3f8 <__malloc_unlock>
 800b240:	42a3      	cmp	r3, r4
 800b242:	d908      	bls.n	800b256 <_free_r+0x42>
 800b244:	6820      	ldr	r0, [r4, #0]
 800b246:	1821      	adds	r1, r4, r0
 800b248:	428b      	cmp	r3, r1
 800b24a:	bf01      	itttt	eq
 800b24c:	6819      	ldreq	r1, [r3, #0]
 800b24e:	685b      	ldreq	r3, [r3, #4]
 800b250:	1809      	addeq	r1, r1, r0
 800b252:	6021      	streq	r1, [r4, #0]
 800b254:	e7ed      	b.n	800b232 <_free_r+0x1e>
 800b256:	461a      	mov	r2, r3
 800b258:	685b      	ldr	r3, [r3, #4]
 800b25a:	b10b      	cbz	r3, 800b260 <_free_r+0x4c>
 800b25c:	42a3      	cmp	r3, r4
 800b25e:	d9fa      	bls.n	800b256 <_free_r+0x42>
 800b260:	6811      	ldr	r1, [r2, #0]
 800b262:	1850      	adds	r0, r2, r1
 800b264:	42a0      	cmp	r0, r4
 800b266:	d10b      	bne.n	800b280 <_free_r+0x6c>
 800b268:	6820      	ldr	r0, [r4, #0]
 800b26a:	4401      	add	r1, r0
 800b26c:	1850      	adds	r0, r2, r1
 800b26e:	4283      	cmp	r3, r0
 800b270:	6011      	str	r1, [r2, #0]
 800b272:	d1e0      	bne.n	800b236 <_free_r+0x22>
 800b274:	6818      	ldr	r0, [r3, #0]
 800b276:	685b      	ldr	r3, [r3, #4]
 800b278:	6053      	str	r3, [r2, #4]
 800b27a:	4408      	add	r0, r1
 800b27c:	6010      	str	r0, [r2, #0]
 800b27e:	e7da      	b.n	800b236 <_free_r+0x22>
 800b280:	d902      	bls.n	800b288 <_free_r+0x74>
 800b282:	230c      	movs	r3, #12
 800b284:	602b      	str	r3, [r5, #0]
 800b286:	e7d6      	b.n	800b236 <_free_r+0x22>
 800b288:	6820      	ldr	r0, [r4, #0]
 800b28a:	1821      	adds	r1, r4, r0
 800b28c:	428b      	cmp	r3, r1
 800b28e:	bf04      	itt	eq
 800b290:	6819      	ldreq	r1, [r3, #0]
 800b292:	685b      	ldreq	r3, [r3, #4]
 800b294:	6063      	str	r3, [r4, #4]
 800b296:	bf04      	itt	eq
 800b298:	1809      	addeq	r1, r1, r0
 800b29a:	6021      	streq	r1, [r4, #0]
 800b29c:	6054      	str	r4, [r2, #4]
 800b29e:	e7ca      	b.n	800b236 <_free_r+0x22>
 800b2a0:	bd38      	pop	{r3, r4, r5, pc}
 800b2a2:	bf00      	nop
 800b2a4:	20000e6c 	.word	0x20000e6c

0800b2a8 <sbrk_aligned>:
 800b2a8:	b570      	push	{r4, r5, r6, lr}
 800b2aa:	4e0f      	ldr	r6, [pc, #60]	@ (800b2e8 <sbrk_aligned+0x40>)
 800b2ac:	460c      	mov	r4, r1
 800b2ae:	6831      	ldr	r1, [r6, #0]
 800b2b0:	4605      	mov	r5, r0
 800b2b2:	b911      	cbnz	r1, 800b2ba <sbrk_aligned+0x12>
 800b2b4:	f000 fdfc 	bl	800beb0 <_sbrk_r>
 800b2b8:	6030      	str	r0, [r6, #0]
 800b2ba:	4621      	mov	r1, r4
 800b2bc:	4628      	mov	r0, r5
 800b2be:	f000 fdf7 	bl	800beb0 <_sbrk_r>
 800b2c2:	1c43      	adds	r3, r0, #1
 800b2c4:	d103      	bne.n	800b2ce <sbrk_aligned+0x26>
 800b2c6:	f04f 34ff 	mov.w	r4, #4294967295
 800b2ca:	4620      	mov	r0, r4
 800b2cc:	bd70      	pop	{r4, r5, r6, pc}
 800b2ce:	1cc4      	adds	r4, r0, #3
 800b2d0:	f024 0403 	bic.w	r4, r4, #3
 800b2d4:	42a0      	cmp	r0, r4
 800b2d6:	d0f8      	beq.n	800b2ca <sbrk_aligned+0x22>
 800b2d8:	1a21      	subs	r1, r4, r0
 800b2da:	4628      	mov	r0, r5
 800b2dc:	f000 fde8 	bl	800beb0 <_sbrk_r>
 800b2e0:	3001      	adds	r0, #1
 800b2e2:	d1f2      	bne.n	800b2ca <sbrk_aligned+0x22>
 800b2e4:	e7ef      	b.n	800b2c6 <sbrk_aligned+0x1e>
 800b2e6:	bf00      	nop
 800b2e8:	20000e68 	.word	0x20000e68

0800b2ec <_malloc_r>:
 800b2ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b2f0:	1ccd      	adds	r5, r1, #3
 800b2f2:	f025 0503 	bic.w	r5, r5, #3
 800b2f6:	3508      	adds	r5, #8
 800b2f8:	2d0c      	cmp	r5, #12
 800b2fa:	bf38      	it	cc
 800b2fc:	250c      	movcc	r5, #12
 800b2fe:	2d00      	cmp	r5, #0
 800b300:	4606      	mov	r6, r0
 800b302:	db01      	blt.n	800b308 <_malloc_r+0x1c>
 800b304:	42a9      	cmp	r1, r5
 800b306:	d904      	bls.n	800b312 <_malloc_r+0x26>
 800b308:	230c      	movs	r3, #12
 800b30a:	6033      	str	r3, [r6, #0]
 800b30c:	2000      	movs	r0, #0
 800b30e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b312:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b3e8 <_malloc_r+0xfc>
 800b316:	f000 f869 	bl	800b3ec <__malloc_lock>
 800b31a:	f8d8 3000 	ldr.w	r3, [r8]
 800b31e:	461c      	mov	r4, r3
 800b320:	bb44      	cbnz	r4, 800b374 <_malloc_r+0x88>
 800b322:	4629      	mov	r1, r5
 800b324:	4630      	mov	r0, r6
 800b326:	f7ff ffbf 	bl	800b2a8 <sbrk_aligned>
 800b32a:	1c43      	adds	r3, r0, #1
 800b32c:	4604      	mov	r4, r0
 800b32e:	d158      	bne.n	800b3e2 <_malloc_r+0xf6>
 800b330:	f8d8 4000 	ldr.w	r4, [r8]
 800b334:	4627      	mov	r7, r4
 800b336:	2f00      	cmp	r7, #0
 800b338:	d143      	bne.n	800b3c2 <_malloc_r+0xd6>
 800b33a:	2c00      	cmp	r4, #0
 800b33c:	d04b      	beq.n	800b3d6 <_malloc_r+0xea>
 800b33e:	6823      	ldr	r3, [r4, #0]
 800b340:	4639      	mov	r1, r7
 800b342:	4630      	mov	r0, r6
 800b344:	eb04 0903 	add.w	r9, r4, r3
 800b348:	f000 fdb2 	bl	800beb0 <_sbrk_r>
 800b34c:	4581      	cmp	r9, r0
 800b34e:	d142      	bne.n	800b3d6 <_malloc_r+0xea>
 800b350:	6821      	ldr	r1, [r4, #0]
 800b352:	1a6d      	subs	r5, r5, r1
 800b354:	4629      	mov	r1, r5
 800b356:	4630      	mov	r0, r6
 800b358:	f7ff ffa6 	bl	800b2a8 <sbrk_aligned>
 800b35c:	3001      	adds	r0, #1
 800b35e:	d03a      	beq.n	800b3d6 <_malloc_r+0xea>
 800b360:	6823      	ldr	r3, [r4, #0]
 800b362:	442b      	add	r3, r5
 800b364:	6023      	str	r3, [r4, #0]
 800b366:	f8d8 3000 	ldr.w	r3, [r8]
 800b36a:	685a      	ldr	r2, [r3, #4]
 800b36c:	bb62      	cbnz	r2, 800b3c8 <_malloc_r+0xdc>
 800b36e:	f8c8 7000 	str.w	r7, [r8]
 800b372:	e00f      	b.n	800b394 <_malloc_r+0xa8>
 800b374:	6822      	ldr	r2, [r4, #0]
 800b376:	1b52      	subs	r2, r2, r5
 800b378:	d420      	bmi.n	800b3bc <_malloc_r+0xd0>
 800b37a:	2a0b      	cmp	r2, #11
 800b37c:	d917      	bls.n	800b3ae <_malloc_r+0xc2>
 800b37e:	1961      	adds	r1, r4, r5
 800b380:	42a3      	cmp	r3, r4
 800b382:	6025      	str	r5, [r4, #0]
 800b384:	bf18      	it	ne
 800b386:	6059      	strne	r1, [r3, #4]
 800b388:	6863      	ldr	r3, [r4, #4]
 800b38a:	bf08      	it	eq
 800b38c:	f8c8 1000 	streq.w	r1, [r8]
 800b390:	5162      	str	r2, [r4, r5]
 800b392:	604b      	str	r3, [r1, #4]
 800b394:	4630      	mov	r0, r6
 800b396:	f000 f82f 	bl	800b3f8 <__malloc_unlock>
 800b39a:	f104 000b 	add.w	r0, r4, #11
 800b39e:	1d23      	adds	r3, r4, #4
 800b3a0:	f020 0007 	bic.w	r0, r0, #7
 800b3a4:	1ac2      	subs	r2, r0, r3
 800b3a6:	bf1c      	itt	ne
 800b3a8:	1a1b      	subne	r3, r3, r0
 800b3aa:	50a3      	strne	r3, [r4, r2]
 800b3ac:	e7af      	b.n	800b30e <_malloc_r+0x22>
 800b3ae:	6862      	ldr	r2, [r4, #4]
 800b3b0:	42a3      	cmp	r3, r4
 800b3b2:	bf0c      	ite	eq
 800b3b4:	f8c8 2000 	streq.w	r2, [r8]
 800b3b8:	605a      	strne	r2, [r3, #4]
 800b3ba:	e7eb      	b.n	800b394 <_malloc_r+0xa8>
 800b3bc:	4623      	mov	r3, r4
 800b3be:	6864      	ldr	r4, [r4, #4]
 800b3c0:	e7ae      	b.n	800b320 <_malloc_r+0x34>
 800b3c2:	463c      	mov	r4, r7
 800b3c4:	687f      	ldr	r7, [r7, #4]
 800b3c6:	e7b6      	b.n	800b336 <_malloc_r+0x4a>
 800b3c8:	461a      	mov	r2, r3
 800b3ca:	685b      	ldr	r3, [r3, #4]
 800b3cc:	42a3      	cmp	r3, r4
 800b3ce:	d1fb      	bne.n	800b3c8 <_malloc_r+0xdc>
 800b3d0:	2300      	movs	r3, #0
 800b3d2:	6053      	str	r3, [r2, #4]
 800b3d4:	e7de      	b.n	800b394 <_malloc_r+0xa8>
 800b3d6:	230c      	movs	r3, #12
 800b3d8:	6033      	str	r3, [r6, #0]
 800b3da:	4630      	mov	r0, r6
 800b3dc:	f000 f80c 	bl	800b3f8 <__malloc_unlock>
 800b3e0:	e794      	b.n	800b30c <_malloc_r+0x20>
 800b3e2:	6005      	str	r5, [r0, #0]
 800b3e4:	e7d6      	b.n	800b394 <_malloc_r+0xa8>
 800b3e6:	bf00      	nop
 800b3e8:	20000e6c 	.word	0x20000e6c

0800b3ec <__malloc_lock>:
 800b3ec:	4801      	ldr	r0, [pc, #4]	@ (800b3f4 <__malloc_lock+0x8>)
 800b3ee:	f7ff bef8 	b.w	800b1e2 <__retarget_lock_acquire_recursive>
 800b3f2:	bf00      	nop
 800b3f4:	20000e64 	.word	0x20000e64

0800b3f8 <__malloc_unlock>:
 800b3f8:	4801      	ldr	r0, [pc, #4]	@ (800b400 <__malloc_unlock+0x8>)
 800b3fa:	f7ff bef3 	b.w	800b1e4 <__retarget_lock_release_recursive>
 800b3fe:	bf00      	nop
 800b400:	20000e64 	.word	0x20000e64

0800b404 <__ssputs_r>:
 800b404:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b408:	688e      	ldr	r6, [r1, #8]
 800b40a:	461f      	mov	r7, r3
 800b40c:	42be      	cmp	r6, r7
 800b40e:	680b      	ldr	r3, [r1, #0]
 800b410:	4682      	mov	sl, r0
 800b412:	460c      	mov	r4, r1
 800b414:	4690      	mov	r8, r2
 800b416:	d82d      	bhi.n	800b474 <__ssputs_r+0x70>
 800b418:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b41c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b420:	d026      	beq.n	800b470 <__ssputs_r+0x6c>
 800b422:	6965      	ldr	r5, [r4, #20]
 800b424:	6909      	ldr	r1, [r1, #16]
 800b426:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b42a:	eba3 0901 	sub.w	r9, r3, r1
 800b42e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b432:	1c7b      	adds	r3, r7, #1
 800b434:	444b      	add	r3, r9
 800b436:	106d      	asrs	r5, r5, #1
 800b438:	429d      	cmp	r5, r3
 800b43a:	bf38      	it	cc
 800b43c:	461d      	movcc	r5, r3
 800b43e:	0553      	lsls	r3, r2, #21
 800b440:	d527      	bpl.n	800b492 <__ssputs_r+0x8e>
 800b442:	4629      	mov	r1, r5
 800b444:	f7ff ff52 	bl	800b2ec <_malloc_r>
 800b448:	4606      	mov	r6, r0
 800b44a:	b360      	cbz	r0, 800b4a6 <__ssputs_r+0xa2>
 800b44c:	6921      	ldr	r1, [r4, #16]
 800b44e:	464a      	mov	r2, r9
 800b450:	f7ff fed1 	bl	800b1f6 <memcpy>
 800b454:	89a3      	ldrh	r3, [r4, #12]
 800b456:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b45a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b45e:	81a3      	strh	r3, [r4, #12]
 800b460:	6126      	str	r6, [r4, #16]
 800b462:	6165      	str	r5, [r4, #20]
 800b464:	444e      	add	r6, r9
 800b466:	eba5 0509 	sub.w	r5, r5, r9
 800b46a:	6026      	str	r6, [r4, #0]
 800b46c:	60a5      	str	r5, [r4, #8]
 800b46e:	463e      	mov	r6, r7
 800b470:	42be      	cmp	r6, r7
 800b472:	d900      	bls.n	800b476 <__ssputs_r+0x72>
 800b474:	463e      	mov	r6, r7
 800b476:	6820      	ldr	r0, [r4, #0]
 800b478:	4632      	mov	r2, r6
 800b47a:	4641      	mov	r1, r8
 800b47c:	f7ff fe10 	bl	800b0a0 <memmove>
 800b480:	68a3      	ldr	r3, [r4, #8]
 800b482:	1b9b      	subs	r3, r3, r6
 800b484:	60a3      	str	r3, [r4, #8]
 800b486:	6823      	ldr	r3, [r4, #0]
 800b488:	4433      	add	r3, r6
 800b48a:	6023      	str	r3, [r4, #0]
 800b48c:	2000      	movs	r0, #0
 800b48e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b492:	462a      	mov	r2, r5
 800b494:	f000 fd1c 	bl	800bed0 <_realloc_r>
 800b498:	4606      	mov	r6, r0
 800b49a:	2800      	cmp	r0, #0
 800b49c:	d1e0      	bne.n	800b460 <__ssputs_r+0x5c>
 800b49e:	6921      	ldr	r1, [r4, #16]
 800b4a0:	4650      	mov	r0, sl
 800b4a2:	f7ff feb7 	bl	800b214 <_free_r>
 800b4a6:	230c      	movs	r3, #12
 800b4a8:	f8ca 3000 	str.w	r3, [sl]
 800b4ac:	89a3      	ldrh	r3, [r4, #12]
 800b4ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b4b2:	81a3      	strh	r3, [r4, #12]
 800b4b4:	f04f 30ff 	mov.w	r0, #4294967295
 800b4b8:	e7e9      	b.n	800b48e <__ssputs_r+0x8a>
	...

0800b4bc <_svfiprintf_r>:
 800b4bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4c0:	4698      	mov	r8, r3
 800b4c2:	898b      	ldrh	r3, [r1, #12]
 800b4c4:	061b      	lsls	r3, r3, #24
 800b4c6:	b09d      	sub	sp, #116	@ 0x74
 800b4c8:	4607      	mov	r7, r0
 800b4ca:	460d      	mov	r5, r1
 800b4cc:	4614      	mov	r4, r2
 800b4ce:	d510      	bpl.n	800b4f2 <_svfiprintf_r+0x36>
 800b4d0:	690b      	ldr	r3, [r1, #16]
 800b4d2:	b973      	cbnz	r3, 800b4f2 <_svfiprintf_r+0x36>
 800b4d4:	2140      	movs	r1, #64	@ 0x40
 800b4d6:	f7ff ff09 	bl	800b2ec <_malloc_r>
 800b4da:	6028      	str	r0, [r5, #0]
 800b4dc:	6128      	str	r0, [r5, #16]
 800b4de:	b930      	cbnz	r0, 800b4ee <_svfiprintf_r+0x32>
 800b4e0:	230c      	movs	r3, #12
 800b4e2:	603b      	str	r3, [r7, #0]
 800b4e4:	f04f 30ff 	mov.w	r0, #4294967295
 800b4e8:	b01d      	add	sp, #116	@ 0x74
 800b4ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4ee:	2340      	movs	r3, #64	@ 0x40
 800b4f0:	616b      	str	r3, [r5, #20]
 800b4f2:	2300      	movs	r3, #0
 800b4f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b4f6:	2320      	movs	r3, #32
 800b4f8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b4fc:	f8cd 800c 	str.w	r8, [sp, #12]
 800b500:	2330      	movs	r3, #48	@ 0x30
 800b502:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b6a0 <_svfiprintf_r+0x1e4>
 800b506:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b50a:	f04f 0901 	mov.w	r9, #1
 800b50e:	4623      	mov	r3, r4
 800b510:	469a      	mov	sl, r3
 800b512:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b516:	b10a      	cbz	r2, 800b51c <_svfiprintf_r+0x60>
 800b518:	2a25      	cmp	r2, #37	@ 0x25
 800b51a:	d1f9      	bne.n	800b510 <_svfiprintf_r+0x54>
 800b51c:	ebba 0b04 	subs.w	fp, sl, r4
 800b520:	d00b      	beq.n	800b53a <_svfiprintf_r+0x7e>
 800b522:	465b      	mov	r3, fp
 800b524:	4622      	mov	r2, r4
 800b526:	4629      	mov	r1, r5
 800b528:	4638      	mov	r0, r7
 800b52a:	f7ff ff6b 	bl	800b404 <__ssputs_r>
 800b52e:	3001      	adds	r0, #1
 800b530:	f000 80a7 	beq.w	800b682 <_svfiprintf_r+0x1c6>
 800b534:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b536:	445a      	add	r2, fp
 800b538:	9209      	str	r2, [sp, #36]	@ 0x24
 800b53a:	f89a 3000 	ldrb.w	r3, [sl]
 800b53e:	2b00      	cmp	r3, #0
 800b540:	f000 809f 	beq.w	800b682 <_svfiprintf_r+0x1c6>
 800b544:	2300      	movs	r3, #0
 800b546:	f04f 32ff 	mov.w	r2, #4294967295
 800b54a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b54e:	f10a 0a01 	add.w	sl, sl, #1
 800b552:	9304      	str	r3, [sp, #16]
 800b554:	9307      	str	r3, [sp, #28]
 800b556:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b55a:	931a      	str	r3, [sp, #104]	@ 0x68
 800b55c:	4654      	mov	r4, sl
 800b55e:	2205      	movs	r2, #5
 800b560:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b564:	484e      	ldr	r0, [pc, #312]	@ (800b6a0 <_svfiprintf_r+0x1e4>)
 800b566:	f7f4 febb 	bl	80002e0 <memchr>
 800b56a:	9a04      	ldr	r2, [sp, #16]
 800b56c:	b9d8      	cbnz	r0, 800b5a6 <_svfiprintf_r+0xea>
 800b56e:	06d0      	lsls	r0, r2, #27
 800b570:	bf44      	itt	mi
 800b572:	2320      	movmi	r3, #32
 800b574:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b578:	0711      	lsls	r1, r2, #28
 800b57a:	bf44      	itt	mi
 800b57c:	232b      	movmi	r3, #43	@ 0x2b
 800b57e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b582:	f89a 3000 	ldrb.w	r3, [sl]
 800b586:	2b2a      	cmp	r3, #42	@ 0x2a
 800b588:	d015      	beq.n	800b5b6 <_svfiprintf_r+0xfa>
 800b58a:	9a07      	ldr	r2, [sp, #28]
 800b58c:	4654      	mov	r4, sl
 800b58e:	2000      	movs	r0, #0
 800b590:	f04f 0c0a 	mov.w	ip, #10
 800b594:	4621      	mov	r1, r4
 800b596:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b59a:	3b30      	subs	r3, #48	@ 0x30
 800b59c:	2b09      	cmp	r3, #9
 800b59e:	d94b      	bls.n	800b638 <_svfiprintf_r+0x17c>
 800b5a0:	b1b0      	cbz	r0, 800b5d0 <_svfiprintf_r+0x114>
 800b5a2:	9207      	str	r2, [sp, #28]
 800b5a4:	e014      	b.n	800b5d0 <_svfiprintf_r+0x114>
 800b5a6:	eba0 0308 	sub.w	r3, r0, r8
 800b5aa:	fa09 f303 	lsl.w	r3, r9, r3
 800b5ae:	4313      	orrs	r3, r2
 800b5b0:	9304      	str	r3, [sp, #16]
 800b5b2:	46a2      	mov	sl, r4
 800b5b4:	e7d2      	b.n	800b55c <_svfiprintf_r+0xa0>
 800b5b6:	9b03      	ldr	r3, [sp, #12]
 800b5b8:	1d19      	adds	r1, r3, #4
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	9103      	str	r1, [sp, #12]
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	bfbb      	ittet	lt
 800b5c2:	425b      	neglt	r3, r3
 800b5c4:	f042 0202 	orrlt.w	r2, r2, #2
 800b5c8:	9307      	strge	r3, [sp, #28]
 800b5ca:	9307      	strlt	r3, [sp, #28]
 800b5cc:	bfb8      	it	lt
 800b5ce:	9204      	strlt	r2, [sp, #16]
 800b5d0:	7823      	ldrb	r3, [r4, #0]
 800b5d2:	2b2e      	cmp	r3, #46	@ 0x2e
 800b5d4:	d10a      	bne.n	800b5ec <_svfiprintf_r+0x130>
 800b5d6:	7863      	ldrb	r3, [r4, #1]
 800b5d8:	2b2a      	cmp	r3, #42	@ 0x2a
 800b5da:	d132      	bne.n	800b642 <_svfiprintf_r+0x186>
 800b5dc:	9b03      	ldr	r3, [sp, #12]
 800b5de:	1d1a      	adds	r2, r3, #4
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	9203      	str	r2, [sp, #12]
 800b5e4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b5e8:	3402      	adds	r4, #2
 800b5ea:	9305      	str	r3, [sp, #20]
 800b5ec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b6b0 <_svfiprintf_r+0x1f4>
 800b5f0:	7821      	ldrb	r1, [r4, #0]
 800b5f2:	2203      	movs	r2, #3
 800b5f4:	4650      	mov	r0, sl
 800b5f6:	f7f4 fe73 	bl	80002e0 <memchr>
 800b5fa:	b138      	cbz	r0, 800b60c <_svfiprintf_r+0x150>
 800b5fc:	9b04      	ldr	r3, [sp, #16]
 800b5fe:	eba0 000a 	sub.w	r0, r0, sl
 800b602:	2240      	movs	r2, #64	@ 0x40
 800b604:	4082      	lsls	r2, r0
 800b606:	4313      	orrs	r3, r2
 800b608:	3401      	adds	r4, #1
 800b60a:	9304      	str	r3, [sp, #16]
 800b60c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b610:	4824      	ldr	r0, [pc, #144]	@ (800b6a4 <_svfiprintf_r+0x1e8>)
 800b612:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b616:	2206      	movs	r2, #6
 800b618:	f7f4 fe62 	bl	80002e0 <memchr>
 800b61c:	2800      	cmp	r0, #0
 800b61e:	d036      	beq.n	800b68e <_svfiprintf_r+0x1d2>
 800b620:	4b21      	ldr	r3, [pc, #132]	@ (800b6a8 <_svfiprintf_r+0x1ec>)
 800b622:	bb1b      	cbnz	r3, 800b66c <_svfiprintf_r+0x1b0>
 800b624:	9b03      	ldr	r3, [sp, #12]
 800b626:	3307      	adds	r3, #7
 800b628:	f023 0307 	bic.w	r3, r3, #7
 800b62c:	3308      	adds	r3, #8
 800b62e:	9303      	str	r3, [sp, #12]
 800b630:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b632:	4433      	add	r3, r6
 800b634:	9309      	str	r3, [sp, #36]	@ 0x24
 800b636:	e76a      	b.n	800b50e <_svfiprintf_r+0x52>
 800b638:	fb0c 3202 	mla	r2, ip, r2, r3
 800b63c:	460c      	mov	r4, r1
 800b63e:	2001      	movs	r0, #1
 800b640:	e7a8      	b.n	800b594 <_svfiprintf_r+0xd8>
 800b642:	2300      	movs	r3, #0
 800b644:	3401      	adds	r4, #1
 800b646:	9305      	str	r3, [sp, #20]
 800b648:	4619      	mov	r1, r3
 800b64a:	f04f 0c0a 	mov.w	ip, #10
 800b64e:	4620      	mov	r0, r4
 800b650:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b654:	3a30      	subs	r2, #48	@ 0x30
 800b656:	2a09      	cmp	r2, #9
 800b658:	d903      	bls.n	800b662 <_svfiprintf_r+0x1a6>
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d0c6      	beq.n	800b5ec <_svfiprintf_r+0x130>
 800b65e:	9105      	str	r1, [sp, #20]
 800b660:	e7c4      	b.n	800b5ec <_svfiprintf_r+0x130>
 800b662:	fb0c 2101 	mla	r1, ip, r1, r2
 800b666:	4604      	mov	r4, r0
 800b668:	2301      	movs	r3, #1
 800b66a:	e7f0      	b.n	800b64e <_svfiprintf_r+0x192>
 800b66c:	ab03      	add	r3, sp, #12
 800b66e:	9300      	str	r3, [sp, #0]
 800b670:	462a      	mov	r2, r5
 800b672:	4b0e      	ldr	r3, [pc, #56]	@ (800b6ac <_svfiprintf_r+0x1f0>)
 800b674:	a904      	add	r1, sp, #16
 800b676:	4638      	mov	r0, r7
 800b678:	f3af 8000 	nop.w
 800b67c:	1c42      	adds	r2, r0, #1
 800b67e:	4606      	mov	r6, r0
 800b680:	d1d6      	bne.n	800b630 <_svfiprintf_r+0x174>
 800b682:	89ab      	ldrh	r3, [r5, #12]
 800b684:	065b      	lsls	r3, r3, #25
 800b686:	f53f af2d 	bmi.w	800b4e4 <_svfiprintf_r+0x28>
 800b68a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b68c:	e72c      	b.n	800b4e8 <_svfiprintf_r+0x2c>
 800b68e:	ab03      	add	r3, sp, #12
 800b690:	9300      	str	r3, [sp, #0]
 800b692:	462a      	mov	r2, r5
 800b694:	4b05      	ldr	r3, [pc, #20]	@ (800b6ac <_svfiprintf_r+0x1f0>)
 800b696:	a904      	add	r1, sp, #16
 800b698:	4638      	mov	r0, r7
 800b69a:	f000 f9bb 	bl	800ba14 <_printf_i>
 800b69e:	e7ed      	b.n	800b67c <_svfiprintf_r+0x1c0>
 800b6a0:	0800c99d 	.word	0x0800c99d
 800b6a4:	0800c9a7 	.word	0x0800c9a7
 800b6a8:	00000000 	.word	0x00000000
 800b6ac:	0800b405 	.word	0x0800b405
 800b6b0:	0800c9a3 	.word	0x0800c9a3

0800b6b4 <__sfputc_r>:
 800b6b4:	6893      	ldr	r3, [r2, #8]
 800b6b6:	3b01      	subs	r3, #1
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	b410      	push	{r4}
 800b6bc:	6093      	str	r3, [r2, #8]
 800b6be:	da08      	bge.n	800b6d2 <__sfputc_r+0x1e>
 800b6c0:	6994      	ldr	r4, [r2, #24]
 800b6c2:	42a3      	cmp	r3, r4
 800b6c4:	db01      	blt.n	800b6ca <__sfputc_r+0x16>
 800b6c6:	290a      	cmp	r1, #10
 800b6c8:	d103      	bne.n	800b6d2 <__sfputc_r+0x1e>
 800b6ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b6ce:	f7ff bc52 	b.w	800af76 <__swbuf_r>
 800b6d2:	6813      	ldr	r3, [r2, #0]
 800b6d4:	1c58      	adds	r0, r3, #1
 800b6d6:	6010      	str	r0, [r2, #0]
 800b6d8:	7019      	strb	r1, [r3, #0]
 800b6da:	4608      	mov	r0, r1
 800b6dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b6e0:	4770      	bx	lr

0800b6e2 <__sfputs_r>:
 800b6e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6e4:	4606      	mov	r6, r0
 800b6e6:	460f      	mov	r7, r1
 800b6e8:	4614      	mov	r4, r2
 800b6ea:	18d5      	adds	r5, r2, r3
 800b6ec:	42ac      	cmp	r4, r5
 800b6ee:	d101      	bne.n	800b6f4 <__sfputs_r+0x12>
 800b6f0:	2000      	movs	r0, #0
 800b6f2:	e007      	b.n	800b704 <__sfputs_r+0x22>
 800b6f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6f8:	463a      	mov	r2, r7
 800b6fa:	4630      	mov	r0, r6
 800b6fc:	f7ff ffda 	bl	800b6b4 <__sfputc_r>
 800b700:	1c43      	adds	r3, r0, #1
 800b702:	d1f3      	bne.n	800b6ec <__sfputs_r+0xa>
 800b704:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b708 <_vfiprintf_r>:
 800b708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b70c:	460d      	mov	r5, r1
 800b70e:	b09d      	sub	sp, #116	@ 0x74
 800b710:	4614      	mov	r4, r2
 800b712:	4698      	mov	r8, r3
 800b714:	4606      	mov	r6, r0
 800b716:	b118      	cbz	r0, 800b720 <_vfiprintf_r+0x18>
 800b718:	6a03      	ldr	r3, [r0, #32]
 800b71a:	b90b      	cbnz	r3, 800b720 <_vfiprintf_r+0x18>
 800b71c:	f7ff faea 	bl	800acf4 <__sinit>
 800b720:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b722:	07d9      	lsls	r1, r3, #31
 800b724:	d405      	bmi.n	800b732 <_vfiprintf_r+0x2a>
 800b726:	89ab      	ldrh	r3, [r5, #12]
 800b728:	059a      	lsls	r2, r3, #22
 800b72a:	d402      	bmi.n	800b732 <_vfiprintf_r+0x2a>
 800b72c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b72e:	f7ff fd58 	bl	800b1e2 <__retarget_lock_acquire_recursive>
 800b732:	89ab      	ldrh	r3, [r5, #12]
 800b734:	071b      	lsls	r3, r3, #28
 800b736:	d501      	bpl.n	800b73c <_vfiprintf_r+0x34>
 800b738:	692b      	ldr	r3, [r5, #16]
 800b73a:	b99b      	cbnz	r3, 800b764 <_vfiprintf_r+0x5c>
 800b73c:	4629      	mov	r1, r5
 800b73e:	4630      	mov	r0, r6
 800b740:	f7ff fc58 	bl	800aff4 <__swsetup_r>
 800b744:	b170      	cbz	r0, 800b764 <_vfiprintf_r+0x5c>
 800b746:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b748:	07dc      	lsls	r4, r3, #31
 800b74a:	d504      	bpl.n	800b756 <_vfiprintf_r+0x4e>
 800b74c:	f04f 30ff 	mov.w	r0, #4294967295
 800b750:	b01d      	add	sp, #116	@ 0x74
 800b752:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b756:	89ab      	ldrh	r3, [r5, #12]
 800b758:	0598      	lsls	r0, r3, #22
 800b75a:	d4f7      	bmi.n	800b74c <_vfiprintf_r+0x44>
 800b75c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b75e:	f7ff fd41 	bl	800b1e4 <__retarget_lock_release_recursive>
 800b762:	e7f3      	b.n	800b74c <_vfiprintf_r+0x44>
 800b764:	2300      	movs	r3, #0
 800b766:	9309      	str	r3, [sp, #36]	@ 0x24
 800b768:	2320      	movs	r3, #32
 800b76a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b76e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b772:	2330      	movs	r3, #48	@ 0x30
 800b774:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b924 <_vfiprintf_r+0x21c>
 800b778:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b77c:	f04f 0901 	mov.w	r9, #1
 800b780:	4623      	mov	r3, r4
 800b782:	469a      	mov	sl, r3
 800b784:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b788:	b10a      	cbz	r2, 800b78e <_vfiprintf_r+0x86>
 800b78a:	2a25      	cmp	r2, #37	@ 0x25
 800b78c:	d1f9      	bne.n	800b782 <_vfiprintf_r+0x7a>
 800b78e:	ebba 0b04 	subs.w	fp, sl, r4
 800b792:	d00b      	beq.n	800b7ac <_vfiprintf_r+0xa4>
 800b794:	465b      	mov	r3, fp
 800b796:	4622      	mov	r2, r4
 800b798:	4629      	mov	r1, r5
 800b79a:	4630      	mov	r0, r6
 800b79c:	f7ff ffa1 	bl	800b6e2 <__sfputs_r>
 800b7a0:	3001      	adds	r0, #1
 800b7a2:	f000 80a7 	beq.w	800b8f4 <_vfiprintf_r+0x1ec>
 800b7a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b7a8:	445a      	add	r2, fp
 800b7aa:	9209      	str	r2, [sp, #36]	@ 0x24
 800b7ac:	f89a 3000 	ldrb.w	r3, [sl]
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	f000 809f 	beq.w	800b8f4 <_vfiprintf_r+0x1ec>
 800b7b6:	2300      	movs	r3, #0
 800b7b8:	f04f 32ff 	mov.w	r2, #4294967295
 800b7bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b7c0:	f10a 0a01 	add.w	sl, sl, #1
 800b7c4:	9304      	str	r3, [sp, #16]
 800b7c6:	9307      	str	r3, [sp, #28]
 800b7c8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b7cc:	931a      	str	r3, [sp, #104]	@ 0x68
 800b7ce:	4654      	mov	r4, sl
 800b7d0:	2205      	movs	r2, #5
 800b7d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7d6:	4853      	ldr	r0, [pc, #332]	@ (800b924 <_vfiprintf_r+0x21c>)
 800b7d8:	f7f4 fd82 	bl	80002e0 <memchr>
 800b7dc:	9a04      	ldr	r2, [sp, #16]
 800b7de:	b9d8      	cbnz	r0, 800b818 <_vfiprintf_r+0x110>
 800b7e0:	06d1      	lsls	r1, r2, #27
 800b7e2:	bf44      	itt	mi
 800b7e4:	2320      	movmi	r3, #32
 800b7e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b7ea:	0713      	lsls	r3, r2, #28
 800b7ec:	bf44      	itt	mi
 800b7ee:	232b      	movmi	r3, #43	@ 0x2b
 800b7f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b7f4:	f89a 3000 	ldrb.w	r3, [sl]
 800b7f8:	2b2a      	cmp	r3, #42	@ 0x2a
 800b7fa:	d015      	beq.n	800b828 <_vfiprintf_r+0x120>
 800b7fc:	9a07      	ldr	r2, [sp, #28]
 800b7fe:	4654      	mov	r4, sl
 800b800:	2000      	movs	r0, #0
 800b802:	f04f 0c0a 	mov.w	ip, #10
 800b806:	4621      	mov	r1, r4
 800b808:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b80c:	3b30      	subs	r3, #48	@ 0x30
 800b80e:	2b09      	cmp	r3, #9
 800b810:	d94b      	bls.n	800b8aa <_vfiprintf_r+0x1a2>
 800b812:	b1b0      	cbz	r0, 800b842 <_vfiprintf_r+0x13a>
 800b814:	9207      	str	r2, [sp, #28]
 800b816:	e014      	b.n	800b842 <_vfiprintf_r+0x13a>
 800b818:	eba0 0308 	sub.w	r3, r0, r8
 800b81c:	fa09 f303 	lsl.w	r3, r9, r3
 800b820:	4313      	orrs	r3, r2
 800b822:	9304      	str	r3, [sp, #16]
 800b824:	46a2      	mov	sl, r4
 800b826:	e7d2      	b.n	800b7ce <_vfiprintf_r+0xc6>
 800b828:	9b03      	ldr	r3, [sp, #12]
 800b82a:	1d19      	adds	r1, r3, #4
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	9103      	str	r1, [sp, #12]
 800b830:	2b00      	cmp	r3, #0
 800b832:	bfbb      	ittet	lt
 800b834:	425b      	neglt	r3, r3
 800b836:	f042 0202 	orrlt.w	r2, r2, #2
 800b83a:	9307      	strge	r3, [sp, #28]
 800b83c:	9307      	strlt	r3, [sp, #28]
 800b83e:	bfb8      	it	lt
 800b840:	9204      	strlt	r2, [sp, #16]
 800b842:	7823      	ldrb	r3, [r4, #0]
 800b844:	2b2e      	cmp	r3, #46	@ 0x2e
 800b846:	d10a      	bne.n	800b85e <_vfiprintf_r+0x156>
 800b848:	7863      	ldrb	r3, [r4, #1]
 800b84a:	2b2a      	cmp	r3, #42	@ 0x2a
 800b84c:	d132      	bne.n	800b8b4 <_vfiprintf_r+0x1ac>
 800b84e:	9b03      	ldr	r3, [sp, #12]
 800b850:	1d1a      	adds	r2, r3, #4
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	9203      	str	r2, [sp, #12]
 800b856:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b85a:	3402      	adds	r4, #2
 800b85c:	9305      	str	r3, [sp, #20]
 800b85e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b934 <_vfiprintf_r+0x22c>
 800b862:	7821      	ldrb	r1, [r4, #0]
 800b864:	2203      	movs	r2, #3
 800b866:	4650      	mov	r0, sl
 800b868:	f7f4 fd3a 	bl	80002e0 <memchr>
 800b86c:	b138      	cbz	r0, 800b87e <_vfiprintf_r+0x176>
 800b86e:	9b04      	ldr	r3, [sp, #16]
 800b870:	eba0 000a 	sub.w	r0, r0, sl
 800b874:	2240      	movs	r2, #64	@ 0x40
 800b876:	4082      	lsls	r2, r0
 800b878:	4313      	orrs	r3, r2
 800b87a:	3401      	adds	r4, #1
 800b87c:	9304      	str	r3, [sp, #16]
 800b87e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b882:	4829      	ldr	r0, [pc, #164]	@ (800b928 <_vfiprintf_r+0x220>)
 800b884:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b888:	2206      	movs	r2, #6
 800b88a:	f7f4 fd29 	bl	80002e0 <memchr>
 800b88e:	2800      	cmp	r0, #0
 800b890:	d03f      	beq.n	800b912 <_vfiprintf_r+0x20a>
 800b892:	4b26      	ldr	r3, [pc, #152]	@ (800b92c <_vfiprintf_r+0x224>)
 800b894:	bb1b      	cbnz	r3, 800b8de <_vfiprintf_r+0x1d6>
 800b896:	9b03      	ldr	r3, [sp, #12]
 800b898:	3307      	adds	r3, #7
 800b89a:	f023 0307 	bic.w	r3, r3, #7
 800b89e:	3308      	adds	r3, #8
 800b8a0:	9303      	str	r3, [sp, #12]
 800b8a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b8a4:	443b      	add	r3, r7
 800b8a6:	9309      	str	r3, [sp, #36]	@ 0x24
 800b8a8:	e76a      	b.n	800b780 <_vfiprintf_r+0x78>
 800b8aa:	fb0c 3202 	mla	r2, ip, r2, r3
 800b8ae:	460c      	mov	r4, r1
 800b8b0:	2001      	movs	r0, #1
 800b8b2:	e7a8      	b.n	800b806 <_vfiprintf_r+0xfe>
 800b8b4:	2300      	movs	r3, #0
 800b8b6:	3401      	adds	r4, #1
 800b8b8:	9305      	str	r3, [sp, #20]
 800b8ba:	4619      	mov	r1, r3
 800b8bc:	f04f 0c0a 	mov.w	ip, #10
 800b8c0:	4620      	mov	r0, r4
 800b8c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b8c6:	3a30      	subs	r2, #48	@ 0x30
 800b8c8:	2a09      	cmp	r2, #9
 800b8ca:	d903      	bls.n	800b8d4 <_vfiprintf_r+0x1cc>
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d0c6      	beq.n	800b85e <_vfiprintf_r+0x156>
 800b8d0:	9105      	str	r1, [sp, #20]
 800b8d2:	e7c4      	b.n	800b85e <_vfiprintf_r+0x156>
 800b8d4:	fb0c 2101 	mla	r1, ip, r1, r2
 800b8d8:	4604      	mov	r4, r0
 800b8da:	2301      	movs	r3, #1
 800b8dc:	e7f0      	b.n	800b8c0 <_vfiprintf_r+0x1b8>
 800b8de:	ab03      	add	r3, sp, #12
 800b8e0:	9300      	str	r3, [sp, #0]
 800b8e2:	462a      	mov	r2, r5
 800b8e4:	4b12      	ldr	r3, [pc, #72]	@ (800b930 <_vfiprintf_r+0x228>)
 800b8e6:	a904      	add	r1, sp, #16
 800b8e8:	4630      	mov	r0, r6
 800b8ea:	f3af 8000 	nop.w
 800b8ee:	4607      	mov	r7, r0
 800b8f0:	1c78      	adds	r0, r7, #1
 800b8f2:	d1d6      	bne.n	800b8a2 <_vfiprintf_r+0x19a>
 800b8f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b8f6:	07d9      	lsls	r1, r3, #31
 800b8f8:	d405      	bmi.n	800b906 <_vfiprintf_r+0x1fe>
 800b8fa:	89ab      	ldrh	r3, [r5, #12]
 800b8fc:	059a      	lsls	r2, r3, #22
 800b8fe:	d402      	bmi.n	800b906 <_vfiprintf_r+0x1fe>
 800b900:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b902:	f7ff fc6f 	bl	800b1e4 <__retarget_lock_release_recursive>
 800b906:	89ab      	ldrh	r3, [r5, #12]
 800b908:	065b      	lsls	r3, r3, #25
 800b90a:	f53f af1f 	bmi.w	800b74c <_vfiprintf_r+0x44>
 800b90e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b910:	e71e      	b.n	800b750 <_vfiprintf_r+0x48>
 800b912:	ab03      	add	r3, sp, #12
 800b914:	9300      	str	r3, [sp, #0]
 800b916:	462a      	mov	r2, r5
 800b918:	4b05      	ldr	r3, [pc, #20]	@ (800b930 <_vfiprintf_r+0x228>)
 800b91a:	a904      	add	r1, sp, #16
 800b91c:	4630      	mov	r0, r6
 800b91e:	f000 f879 	bl	800ba14 <_printf_i>
 800b922:	e7e4      	b.n	800b8ee <_vfiprintf_r+0x1e6>
 800b924:	0800c99d 	.word	0x0800c99d
 800b928:	0800c9a7 	.word	0x0800c9a7
 800b92c:	00000000 	.word	0x00000000
 800b930:	0800b6e3 	.word	0x0800b6e3
 800b934:	0800c9a3 	.word	0x0800c9a3

0800b938 <_printf_common>:
 800b938:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b93c:	4616      	mov	r6, r2
 800b93e:	4698      	mov	r8, r3
 800b940:	688a      	ldr	r2, [r1, #8]
 800b942:	690b      	ldr	r3, [r1, #16]
 800b944:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b948:	4293      	cmp	r3, r2
 800b94a:	bfb8      	it	lt
 800b94c:	4613      	movlt	r3, r2
 800b94e:	6033      	str	r3, [r6, #0]
 800b950:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b954:	4607      	mov	r7, r0
 800b956:	460c      	mov	r4, r1
 800b958:	b10a      	cbz	r2, 800b95e <_printf_common+0x26>
 800b95a:	3301      	adds	r3, #1
 800b95c:	6033      	str	r3, [r6, #0]
 800b95e:	6823      	ldr	r3, [r4, #0]
 800b960:	0699      	lsls	r1, r3, #26
 800b962:	bf42      	ittt	mi
 800b964:	6833      	ldrmi	r3, [r6, #0]
 800b966:	3302      	addmi	r3, #2
 800b968:	6033      	strmi	r3, [r6, #0]
 800b96a:	6825      	ldr	r5, [r4, #0]
 800b96c:	f015 0506 	ands.w	r5, r5, #6
 800b970:	d106      	bne.n	800b980 <_printf_common+0x48>
 800b972:	f104 0a19 	add.w	sl, r4, #25
 800b976:	68e3      	ldr	r3, [r4, #12]
 800b978:	6832      	ldr	r2, [r6, #0]
 800b97a:	1a9b      	subs	r3, r3, r2
 800b97c:	42ab      	cmp	r3, r5
 800b97e:	dc26      	bgt.n	800b9ce <_printf_common+0x96>
 800b980:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b984:	6822      	ldr	r2, [r4, #0]
 800b986:	3b00      	subs	r3, #0
 800b988:	bf18      	it	ne
 800b98a:	2301      	movne	r3, #1
 800b98c:	0692      	lsls	r2, r2, #26
 800b98e:	d42b      	bmi.n	800b9e8 <_printf_common+0xb0>
 800b990:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b994:	4641      	mov	r1, r8
 800b996:	4638      	mov	r0, r7
 800b998:	47c8      	blx	r9
 800b99a:	3001      	adds	r0, #1
 800b99c:	d01e      	beq.n	800b9dc <_printf_common+0xa4>
 800b99e:	6823      	ldr	r3, [r4, #0]
 800b9a0:	6922      	ldr	r2, [r4, #16]
 800b9a2:	f003 0306 	and.w	r3, r3, #6
 800b9a6:	2b04      	cmp	r3, #4
 800b9a8:	bf02      	ittt	eq
 800b9aa:	68e5      	ldreq	r5, [r4, #12]
 800b9ac:	6833      	ldreq	r3, [r6, #0]
 800b9ae:	1aed      	subeq	r5, r5, r3
 800b9b0:	68a3      	ldr	r3, [r4, #8]
 800b9b2:	bf0c      	ite	eq
 800b9b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b9b8:	2500      	movne	r5, #0
 800b9ba:	4293      	cmp	r3, r2
 800b9bc:	bfc4      	itt	gt
 800b9be:	1a9b      	subgt	r3, r3, r2
 800b9c0:	18ed      	addgt	r5, r5, r3
 800b9c2:	2600      	movs	r6, #0
 800b9c4:	341a      	adds	r4, #26
 800b9c6:	42b5      	cmp	r5, r6
 800b9c8:	d11a      	bne.n	800ba00 <_printf_common+0xc8>
 800b9ca:	2000      	movs	r0, #0
 800b9cc:	e008      	b.n	800b9e0 <_printf_common+0xa8>
 800b9ce:	2301      	movs	r3, #1
 800b9d0:	4652      	mov	r2, sl
 800b9d2:	4641      	mov	r1, r8
 800b9d4:	4638      	mov	r0, r7
 800b9d6:	47c8      	blx	r9
 800b9d8:	3001      	adds	r0, #1
 800b9da:	d103      	bne.n	800b9e4 <_printf_common+0xac>
 800b9dc:	f04f 30ff 	mov.w	r0, #4294967295
 800b9e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b9e4:	3501      	adds	r5, #1
 800b9e6:	e7c6      	b.n	800b976 <_printf_common+0x3e>
 800b9e8:	18e1      	adds	r1, r4, r3
 800b9ea:	1c5a      	adds	r2, r3, #1
 800b9ec:	2030      	movs	r0, #48	@ 0x30
 800b9ee:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b9f2:	4422      	add	r2, r4
 800b9f4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b9f8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b9fc:	3302      	adds	r3, #2
 800b9fe:	e7c7      	b.n	800b990 <_printf_common+0x58>
 800ba00:	2301      	movs	r3, #1
 800ba02:	4622      	mov	r2, r4
 800ba04:	4641      	mov	r1, r8
 800ba06:	4638      	mov	r0, r7
 800ba08:	47c8      	blx	r9
 800ba0a:	3001      	adds	r0, #1
 800ba0c:	d0e6      	beq.n	800b9dc <_printf_common+0xa4>
 800ba0e:	3601      	adds	r6, #1
 800ba10:	e7d9      	b.n	800b9c6 <_printf_common+0x8e>
	...

0800ba14 <_printf_i>:
 800ba14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ba18:	7e0f      	ldrb	r7, [r1, #24]
 800ba1a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ba1c:	2f78      	cmp	r7, #120	@ 0x78
 800ba1e:	4691      	mov	r9, r2
 800ba20:	4680      	mov	r8, r0
 800ba22:	460c      	mov	r4, r1
 800ba24:	469a      	mov	sl, r3
 800ba26:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ba2a:	d807      	bhi.n	800ba3c <_printf_i+0x28>
 800ba2c:	2f62      	cmp	r7, #98	@ 0x62
 800ba2e:	d80a      	bhi.n	800ba46 <_printf_i+0x32>
 800ba30:	2f00      	cmp	r7, #0
 800ba32:	f000 80d1 	beq.w	800bbd8 <_printf_i+0x1c4>
 800ba36:	2f58      	cmp	r7, #88	@ 0x58
 800ba38:	f000 80b8 	beq.w	800bbac <_printf_i+0x198>
 800ba3c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ba40:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ba44:	e03a      	b.n	800babc <_printf_i+0xa8>
 800ba46:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ba4a:	2b15      	cmp	r3, #21
 800ba4c:	d8f6      	bhi.n	800ba3c <_printf_i+0x28>
 800ba4e:	a101      	add	r1, pc, #4	@ (adr r1, 800ba54 <_printf_i+0x40>)
 800ba50:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ba54:	0800baad 	.word	0x0800baad
 800ba58:	0800bac1 	.word	0x0800bac1
 800ba5c:	0800ba3d 	.word	0x0800ba3d
 800ba60:	0800ba3d 	.word	0x0800ba3d
 800ba64:	0800ba3d 	.word	0x0800ba3d
 800ba68:	0800ba3d 	.word	0x0800ba3d
 800ba6c:	0800bac1 	.word	0x0800bac1
 800ba70:	0800ba3d 	.word	0x0800ba3d
 800ba74:	0800ba3d 	.word	0x0800ba3d
 800ba78:	0800ba3d 	.word	0x0800ba3d
 800ba7c:	0800ba3d 	.word	0x0800ba3d
 800ba80:	0800bbbf 	.word	0x0800bbbf
 800ba84:	0800baeb 	.word	0x0800baeb
 800ba88:	0800bb79 	.word	0x0800bb79
 800ba8c:	0800ba3d 	.word	0x0800ba3d
 800ba90:	0800ba3d 	.word	0x0800ba3d
 800ba94:	0800bbe1 	.word	0x0800bbe1
 800ba98:	0800ba3d 	.word	0x0800ba3d
 800ba9c:	0800baeb 	.word	0x0800baeb
 800baa0:	0800ba3d 	.word	0x0800ba3d
 800baa4:	0800ba3d 	.word	0x0800ba3d
 800baa8:	0800bb81 	.word	0x0800bb81
 800baac:	6833      	ldr	r3, [r6, #0]
 800baae:	1d1a      	adds	r2, r3, #4
 800bab0:	681b      	ldr	r3, [r3, #0]
 800bab2:	6032      	str	r2, [r6, #0]
 800bab4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bab8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800babc:	2301      	movs	r3, #1
 800babe:	e09c      	b.n	800bbfa <_printf_i+0x1e6>
 800bac0:	6833      	ldr	r3, [r6, #0]
 800bac2:	6820      	ldr	r0, [r4, #0]
 800bac4:	1d19      	adds	r1, r3, #4
 800bac6:	6031      	str	r1, [r6, #0]
 800bac8:	0606      	lsls	r6, r0, #24
 800baca:	d501      	bpl.n	800bad0 <_printf_i+0xbc>
 800bacc:	681d      	ldr	r5, [r3, #0]
 800bace:	e003      	b.n	800bad8 <_printf_i+0xc4>
 800bad0:	0645      	lsls	r5, r0, #25
 800bad2:	d5fb      	bpl.n	800bacc <_printf_i+0xb8>
 800bad4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bad8:	2d00      	cmp	r5, #0
 800bada:	da03      	bge.n	800bae4 <_printf_i+0xd0>
 800badc:	232d      	movs	r3, #45	@ 0x2d
 800bade:	426d      	negs	r5, r5
 800bae0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bae4:	4858      	ldr	r0, [pc, #352]	@ (800bc48 <_printf_i+0x234>)
 800bae6:	230a      	movs	r3, #10
 800bae8:	e011      	b.n	800bb0e <_printf_i+0xfa>
 800baea:	6821      	ldr	r1, [r4, #0]
 800baec:	6833      	ldr	r3, [r6, #0]
 800baee:	0608      	lsls	r0, r1, #24
 800baf0:	f853 5b04 	ldr.w	r5, [r3], #4
 800baf4:	d402      	bmi.n	800bafc <_printf_i+0xe8>
 800baf6:	0649      	lsls	r1, r1, #25
 800baf8:	bf48      	it	mi
 800bafa:	b2ad      	uxthmi	r5, r5
 800bafc:	2f6f      	cmp	r7, #111	@ 0x6f
 800bafe:	4852      	ldr	r0, [pc, #328]	@ (800bc48 <_printf_i+0x234>)
 800bb00:	6033      	str	r3, [r6, #0]
 800bb02:	bf14      	ite	ne
 800bb04:	230a      	movne	r3, #10
 800bb06:	2308      	moveq	r3, #8
 800bb08:	2100      	movs	r1, #0
 800bb0a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bb0e:	6866      	ldr	r6, [r4, #4]
 800bb10:	60a6      	str	r6, [r4, #8]
 800bb12:	2e00      	cmp	r6, #0
 800bb14:	db05      	blt.n	800bb22 <_printf_i+0x10e>
 800bb16:	6821      	ldr	r1, [r4, #0]
 800bb18:	432e      	orrs	r6, r5
 800bb1a:	f021 0104 	bic.w	r1, r1, #4
 800bb1e:	6021      	str	r1, [r4, #0]
 800bb20:	d04b      	beq.n	800bbba <_printf_i+0x1a6>
 800bb22:	4616      	mov	r6, r2
 800bb24:	fbb5 f1f3 	udiv	r1, r5, r3
 800bb28:	fb03 5711 	mls	r7, r3, r1, r5
 800bb2c:	5dc7      	ldrb	r7, [r0, r7]
 800bb2e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bb32:	462f      	mov	r7, r5
 800bb34:	42bb      	cmp	r3, r7
 800bb36:	460d      	mov	r5, r1
 800bb38:	d9f4      	bls.n	800bb24 <_printf_i+0x110>
 800bb3a:	2b08      	cmp	r3, #8
 800bb3c:	d10b      	bne.n	800bb56 <_printf_i+0x142>
 800bb3e:	6823      	ldr	r3, [r4, #0]
 800bb40:	07df      	lsls	r7, r3, #31
 800bb42:	d508      	bpl.n	800bb56 <_printf_i+0x142>
 800bb44:	6923      	ldr	r3, [r4, #16]
 800bb46:	6861      	ldr	r1, [r4, #4]
 800bb48:	4299      	cmp	r1, r3
 800bb4a:	bfde      	ittt	le
 800bb4c:	2330      	movle	r3, #48	@ 0x30
 800bb4e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bb52:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bb56:	1b92      	subs	r2, r2, r6
 800bb58:	6122      	str	r2, [r4, #16]
 800bb5a:	f8cd a000 	str.w	sl, [sp]
 800bb5e:	464b      	mov	r3, r9
 800bb60:	aa03      	add	r2, sp, #12
 800bb62:	4621      	mov	r1, r4
 800bb64:	4640      	mov	r0, r8
 800bb66:	f7ff fee7 	bl	800b938 <_printf_common>
 800bb6a:	3001      	adds	r0, #1
 800bb6c:	d14a      	bne.n	800bc04 <_printf_i+0x1f0>
 800bb6e:	f04f 30ff 	mov.w	r0, #4294967295
 800bb72:	b004      	add	sp, #16
 800bb74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb78:	6823      	ldr	r3, [r4, #0]
 800bb7a:	f043 0320 	orr.w	r3, r3, #32
 800bb7e:	6023      	str	r3, [r4, #0]
 800bb80:	4832      	ldr	r0, [pc, #200]	@ (800bc4c <_printf_i+0x238>)
 800bb82:	2778      	movs	r7, #120	@ 0x78
 800bb84:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bb88:	6823      	ldr	r3, [r4, #0]
 800bb8a:	6831      	ldr	r1, [r6, #0]
 800bb8c:	061f      	lsls	r7, r3, #24
 800bb8e:	f851 5b04 	ldr.w	r5, [r1], #4
 800bb92:	d402      	bmi.n	800bb9a <_printf_i+0x186>
 800bb94:	065f      	lsls	r7, r3, #25
 800bb96:	bf48      	it	mi
 800bb98:	b2ad      	uxthmi	r5, r5
 800bb9a:	6031      	str	r1, [r6, #0]
 800bb9c:	07d9      	lsls	r1, r3, #31
 800bb9e:	bf44      	itt	mi
 800bba0:	f043 0320 	orrmi.w	r3, r3, #32
 800bba4:	6023      	strmi	r3, [r4, #0]
 800bba6:	b11d      	cbz	r5, 800bbb0 <_printf_i+0x19c>
 800bba8:	2310      	movs	r3, #16
 800bbaa:	e7ad      	b.n	800bb08 <_printf_i+0xf4>
 800bbac:	4826      	ldr	r0, [pc, #152]	@ (800bc48 <_printf_i+0x234>)
 800bbae:	e7e9      	b.n	800bb84 <_printf_i+0x170>
 800bbb0:	6823      	ldr	r3, [r4, #0]
 800bbb2:	f023 0320 	bic.w	r3, r3, #32
 800bbb6:	6023      	str	r3, [r4, #0]
 800bbb8:	e7f6      	b.n	800bba8 <_printf_i+0x194>
 800bbba:	4616      	mov	r6, r2
 800bbbc:	e7bd      	b.n	800bb3a <_printf_i+0x126>
 800bbbe:	6833      	ldr	r3, [r6, #0]
 800bbc0:	6825      	ldr	r5, [r4, #0]
 800bbc2:	6961      	ldr	r1, [r4, #20]
 800bbc4:	1d18      	adds	r0, r3, #4
 800bbc6:	6030      	str	r0, [r6, #0]
 800bbc8:	062e      	lsls	r6, r5, #24
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	d501      	bpl.n	800bbd2 <_printf_i+0x1be>
 800bbce:	6019      	str	r1, [r3, #0]
 800bbd0:	e002      	b.n	800bbd8 <_printf_i+0x1c4>
 800bbd2:	0668      	lsls	r0, r5, #25
 800bbd4:	d5fb      	bpl.n	800bbce <_printf_i+0x1ba>
 800bbd6:	8019      	strh	r1, [r3, #0]
 800bbd8:	2300      	movs	r3, #0
 800bbda:	6123      	str	r3, [r4, #16]
 800bbdc:	4616      	mov	r6, r2
 800bbde:	e7bc      	b.n	800bb5a <_printf_i+0x146>
 800bbe0:	6833      	ldr	r3, [r6, #0]
 800bbe2:	1d1a      	adds	r2, r3, #4
 800bbe4:	6032      	str	r2, [r6, #0]
 800bbe6:	681e      	ldr	r6, [r3, #0]
 800bbe8:	6862      	ldr	r2, [r4, #4]
 800bbea:	2100      	movs	r1, #0
 800bbec:	4630      	mov	r0, r6
 800bbee:	f7f4 fb77 	bl	80002e0 <memchr>
 800bbf2:	b108      	cbz	r0, 800bbf8 <_printf_i+0x1e4>
 800bbf4:	1b80      	subs	r0, r0, r6
 800bbf6:	6060      	str	r0, [r4, #4]
 800bbf8:	6863      	ldr	r3, [r4, #4]
 800bbfa:	6123      	str	r3, [r4, #16]
 800bbfc:	2300      	movs	r3, #0
 800bbfe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bc02:	e7aa      	b.n	800bb5a <_printf_i+0x146>
 800bc04:	6923      	ldr	r3, [r4, #16]
 800bc06:	4632      	mov	r2, r6
 800bc08:	4649      	mov	r1, r9
 800bc0a:	4640      	mov	r0, r8
 800bc0c:	47d0      	blx	sl
 800bc0e:	3001      	adds	r0, #1
 800bc10:	d0ad      	beq.n	800bb6e <_printf_i+0x15a>
 800bc12:	6823      	ldr	r3, [r4, #0]
 800bc14:	079b      	lsls	r3, r3, #30
 800bc16:	d413      	bmi.n	800bc40 <_printf_i+0x22c>
 800bc18:	68e0      	ldr	r0, [r4, #12]
 800bc1a:	9b03      	ldr	r3, [sp, #12]
 800bc1c:	4298      	cmp	r0, r3
 800bc1e:	bfb8      	it	lt
 800bc20:	4618      	movlt	r0, r3
 800bc22:	e7a6      	b.n	800bb72 <_printf_i+0x15e>
 800bc24:	2301      	movs	r3, #1
 800bc26:	4632      	mov	r2, r6
 800bc28:	4649      	mov	r1, r9
 800bc2a:	4640      	mov	r0, r8
 800bc2c:	47d0      	blx	sl
 800bc2e:	3001      	adds	r0, #1
 800bc30:	d09d      	beq.n	800bb6e <_printf_i+0x15a>
 800bc32:	3501      	adds	r5, #1
 800bc34:	68e3      	ldr	r3, [r4, #12]
 800bc36:	9903      	ldr	r1, [sp, #12]
 800bc38:	1a5b      	subs	r3, r3, r1
 800bc3a:	42ab      	cmp	r3, r5
 800bc3c:	dcf2      	bgt.n	800bc24 <_printf_i+0x210>
 800bc3e:	e7eb      	b.n	800bc18 <_printf_i+0x204>
 800bc40:	2500      	movs	r5, #0
 800bc42:	f104 0619 	add.w	r6, r4, #25
 800bc46:	e7f5      	b.n	800bc34 <_printf_i+0x220>
 800bc48:	0800c9ae 	.word	0x0800c9ae
 800bc4c:	0800c9bf 	.word	0x0800c9bf

0800bc50 <__sflush_r>:
 800bc50:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bc54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc58:	0716      	lsls	r6, r2, #28
 800bc5a:	4605      	mov	r5, r0
 800bc5c:	460c      	mov	r4, r1
 800bc5e:	d454      	bmi.n	800bd0a <__sflush_r+0xba>
 800bc60:	684b      	ldr	r3, [r1, #4]
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	dc02      	bgt.n	800bc6c <__sflush_r+0x1c>
 800bc66:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	dd48      	ble.n	800bcfe <__sflush_r+0xae>
 800bc6c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bc6e:	2e00      	cmp	r6, #0
 800bc70:	d045      	beq.n	800bcfe <__sflush_r+0xae>
 800bc72:	2300      	movs	r3, #0
 800bc74:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bc78:	682f      	ldr	r7, [r5, #0]
 800bc7a:	6a21      	ldr	r1, [r4, #32]
 800bc7c:	602b      	str	r3, [r5, #0]
 800bc7e:	d030      	beq.n	800bce2 <__sflush_r+0x92>
 800bc80:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bc82:	89a3      	ldrh	r3, [r4, #12]
 800bc84:	0759      	lsls	r1, r3, #29
 800bc86:	d505      	bpl.n	800bc94 <__sflush_r+0x44>
 800bc88:	6863      	ldr	r3, [r4, #4]
 800bc8a:	1ad2      	subs	r2, r2, r3
 800bc8c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bc8e:	b10b      	cbz	r3, 800bc94 <__sflush_r+0x44>
 800bc90:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bc92:	1ad2      	subs	r2, r2, r3
 800bc94:	2300      	movs	r3, #0
 800bc96:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bc98:	6a21      	ldr	r1, [r4, #32]
 800bc9a:	4628      	mov	r0, r5
 800bc9c:	47b0      	blx	r6
 800bc9e:	1c43      	adds	r3, r0, #1
 800bca0:	89a3      	ldrh	r3, [r4, #12]
 800bca2:	d106      	bne.n	800bcb2 <__sflush_r+0x62>
 800bca4:	6829      	ldr	r1, [r5, #0]
 800bca6:	291d      	cmp	r1, #29
 800bca8:	d82b      	bhi.n	800bd02 <__sflush_r+0xb2>
 800bcaa:	4a2a      	ldr	r2, [pc, #168]	@ (800bd54 <__sflush_r+0x104>)
 800bcac:	40ca      	lsrs	r2, r1
 800bcae:	07d6      	lsls	r6, r2, #31
 800bcb0:	d527      	bpl.n	800bd02 <__sflush_r+0xb2>
 800bcb2:	2200      	movs	r2, #0
 800bcb4:	6062      	str	r2, [r4, #4]
 800bcb6:	04d9      	lsls	r1, r3, #19
 800bcb8:	6922      	ldr	r2, [r4, #16]
 800bcba:	6022      	str	r2, [r4, #0]
 800bcbc:	d504      	bpl.n	800bcc8 <__sflush_r+0x78>
 800bcbe:	1c42      	adds	r2, r0, #1
 800bcc0:	d101      	bne.n	800bcc6 <__sflush_r+0x76>
 800bcc2:	682b      	ldr	r3, [r5, #0]
 800bcc4:	b903      	cbnz	r3, 800bcc8 <__sflush_r+0x78>
 800bcc6:	6560      	str	r0, [r4, #84]	@ 0x54
 800bcc8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bcca:	602f      	str	r7, [r5, #0]
 800bccc:	b1b9      	cbz	r1, 800bcfe <__sflush_r+0xae>
 800bcce:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bcd2:	4299      	cmp	r1, r3
 800bcd4:	d002      	beq.n	800bcdc <__sflush_r+0x8c>
 800bcd6:	4628      	mov	r0, r5
 800bcd8:	f7ff fa9c 	bl	800b214 <_free_r>
 800bcdc:	2300      	movs	r3, #0
 800bcde:	6363      	str	r3, [r4, #52]	@ 0x34
 800bce0:	e00d      	b.n	800bcfe <__sflush_r+0xae>
 800bce2:	2301      	movs	r3, #1
 800bce4:	4628      	mov	r0, r5
 800bce6:	47b0      	blx	r6
 800bce8:	4602      	mov	r2, r0
 800bcea:	1c50      	adds	r0, r2, #1
 800bcec:	d1c9      	bne.n	800bc82 <__sflush_r+0x32>
 800bcee:	682b      	ldr	r3, [r5, #0]
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d0c6      	beq.n	800bc82 <__sflush_r+0x32>
 800bcf4:	2b1d      	cmp	r3, #29
 800bcf6:	d001      	beq.n	800bcfc <__sflush_r+0xac>
 800bcf8:	2b16      	cmp	r3, #22
 800bcfa:	d11e      	bne.n	800bd3a <__sflush_r+0xea>
 800bcfc:	602f      	str	r7, [r5, #0]
 800bcfe:	2000      	movs	r0, #0
 800bd00:	e022      	b.n	800bd48 <__sflush_r+0xf8>
 800bd02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bd06:	b21b      	sxth	r3, r3
 800bd08:	e01b      	b.n	800bd42 <__sflush_r+0xf2>
 800bd0a:	690f      	ldr	r7, [r1, #16]
 800bd0c:	2f00      	cmp	r7, #0
 800bd0e:	d0f6      	beq.n	800bcfe <__sflush_r+0xae>
 800bd10:	0793      	lsls	r3, r2, #30
 800bd12:	680e      	ldr	r6, [r1, #0]
 800bd14:	bf08      	it	eq
 800bd16:	694b      	ldreq	r3, [r1, #20]
 800bd18:	600f      	str	r7, [r1, #0]
 800bd1a:	bf18      	it	ne
 800bd1c:	2300      	movne	r3, #0
 800bd1e:	eba6 0807 	sub.w	r8, r6, r7
 800bd22:	608b      	str	r3, [r1, #8]
 800bd24:	f1b8 0f00 	cmp.w	r8, #0
 800bd28:	dde9      	ble.n	800bcfe <__sflush_r+0xae>
 800bd2a:	6a21      	ldr	r1, [r4, #32]
 800bd2c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bd2e:	4643      	mov	r3, r8
 800bd30:	463a      	mov	r2, r7
 800bd32:	4628      	mov	r0, r5
 800bd34:	47b0      	blx	r6
 800bd36:	2800      	cmp	r0, #0
 800bd38:	dc08      	bgt.n	800bd4c <__sflush_r+0xfc>
 800bd3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bd42:	81a3      	strh	r3, [r4, #12]
 800bd44:	f04f 30ff 	mov.w	r0, #4294967295
 800bd48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd4c:	4407      	add	r7, r0
 800bd4e:	eba8 0800 	sub.w	r8, r8, r0
 800bd52:	e7e7      	b.n	800bd24 <__sflush_r+0xd4>
 800bd54:	20400001 	.word	0x20400001

0800bd58 <_fflush_r>:
 800bd58:	b538      	push	{r3, r4, r5, lr}
 800bd5a:	690b      	ldr	r3, [r1, #16]
 800bd5c:	4605      	mov	r5, r0
 800bd5e:	460c      	mov	r4, r1
 800bd60:	b913      	cbnz	r3, 800bd68 <_fflush_r+0x10>
 800bd62:	2500      	movs	r5, #0
 800bd64:	4628      	mov	r0, r5
 800bd66:	bd38      	pop	{r3, r4, r5, pc}
 800bd68:	b118      	cbz	r0, 800bd72 <_fflush_r+0x1a>
 800bd6a:	6a03      	ldr	r3, [r0, #32]
 800bd6c:	b90b      	cbnz	r3, 800bd72 <_fflush_r+0x1a>
 800bd6e:	f7fe ffc1 	bl	800acf4 <__sinit>
 800bd72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d0f3      	beq.n	800bd62 <_fflush_r+0xa>
 800bd7a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bd7c:	07d0      	lsls	r0, r2, #31
 800bd7e:	d404      	bmi.n	800bd8a <_fflush_r+0x32>
 800bd80:	0599      	lsls	r1, r3, #22
 800bd82:	d402      	bmi.n	800bd8a <_fflush_r+0x32>
 800bd84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bd86:	f7ff fa2c 	bl	800b1e2 <__retarget_lock_acquire_recursive>
 800bd8a:	4628      	mov	r0, r5
 800bd8c:	4621      	mov	r1, r4
 800bd8e:	f7ff ff5f 	bl	800bc50 <__sflush_r>
 800bd92:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bd94:	07da      	lsls	r2, r3, #31
 800bd96:	4605      	mov	r5, r0
 800bd98:	d4e4      	bmi.n	800bd64 <_fflush_r+0xc>
 800bd9a:	89a3      	ldrh	r3, [r4, #12]
 800bd9c:	059b      	lsls	r3, r3, #22
 800bd9e:	d4e1      	bmi.n	800bd64 <_fflush_r+0xc>
 800bda0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bda2:	f7ff fa1f 	bl	800b1e4 <__retarget_lock_release_recursive>
 800bda6:	e7dd      	b.n	800bd64 <_fflush_r+0xc>

0800bda8 <__swhatbuf_r>:
 800bda8:	b570      	push	{r4, r5, r6, lr}
 800bdaa:	460c      	mov	r4, r1
 800bdac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bdb0:	2900      	cmp	r1, #0
 800bdb2:	b096      	sub	sp, #88	@ 0x58
 800bdb4:	4615      	mov	r5, r2
 800bdb6:	461e      	mov	r6, r3
 800bdb8:	da0d      	bge.n	800bdd6 <__swhatbuf_r+0x2e>
 800bdba:	89a3      	ldrh	r3, [r4, #12]
 800bdbc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bdc0:	f04f 0100 	mov.w	r1, #0
 800bdc4:	bf14      	ite	ne
 800bdc6:	2340      	movne	r3, #64	@ 0x40
 800bdc8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bdcc:	2000      	movs	r0, #0
 800bdce:	6031      	str	r1, [r6, #0]
 800bdd0:	602b      	str	r3, [r5, #0]
 800bdd2:	b016      	add	sp, #88	@ 0x58
 800bdd4:	bd70      	pop	{r4, r5, r6, pc}
 800bdd6:	466a      	mov	r2, sp
 800bdd8:	f000 f848 	bl	800be6c <_fstat_r>
 800bddc:	2800      	cmp	r0, #0
 800bdde:	dbec      	blt.n	800bdba <__swhatbuf_r+0x12>
 800bde0:	9901      	ldr	r1, [sp, #4]
 800bde2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bde6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bdea:	4259      	negs	r1, r3
 800bdec:	4159      	adcs	r1, r3
 800bdee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bdf2:	e7eb      	b.n	800bdcc <__swhatbuf_r+0x24>

0800bdf4 <__smakebuf_r>:
 800bdf4:	898b      	ldrh	r3, [r1, #12]
 800bdf6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bdf8:	079d      	lsls	r5, r3, #30
 800bdfa:	4606      	mov	r6, r0
 800bdfc:	460c      	mov	r4, r1
 800bdfe:	d507      	bpl.n	800be10 <__smakebuf_r+0x1c>
 800be00:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800be04:	6023      	str	r3, [r4, #0]
 800be06:	6123      	str	r3, [r4, #16]
 800be08:	2301      	movs	r3, #1
 800be0a:	6163      	str	r3, [r4, #20]
 800be0c:	b003      	add	sp, #12
 800be0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be10:	ab01      	add	r3, sp, #4
 800be12:	466a      	mov	r2, sp
 800be14:	f7ff ffc8 	bl	800bda8 <__swhatbuf_r>
 800be18:	9f00      	ldr	r7, [sp, #0]
 800be1a:	4605      	mov	r5, r0
 800be1c:	4639      	mov	r1, r7
 800be1e:	4630      	mov	r0, r6
 800be20:	f7ff fa64 	bl	800b2ec <_malloc_r>
 800be24:	b948      	cbnz	r0, 800be3a <__smakebuf_r+0x46>
 800be26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be2a:	059a      	lsls	r2, r3, #22
 800be2c:	d4ee      	bmi.n	800be0c <__smakebuf_r+0x18>
 800be2e:	f023 0303 	bic.w	r3, r3, #3
 800be32:	f043 0302 	orr.w	r3, r3, #2
 800be36:	81a3      	strh	r3, [r4, #12]
 800be38:	e7e2      	b.n	800be00 <__smakebuf_r+0xc>
 800be3a:	89a3      	ldrh	r3, [r4, #12]
 800be3c:	6020      	str	r0, [r4, #0]
 800be3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800be42:	81a3      	strh	r3, [r4, #12]
 800be44:	9b01      	ldr	r3, [sp, #4]
 800be46:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800be4a:	b15b      	cbz	r3, 800be64 <__smakebuf_r+0x70>
 800be4c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800be50:	4630      	mov	r0, r6
 800be52:	f000 f81d 	bl	800be90 <_isatty_r>
 800be56:	b128      	cbz	r0, 800be64 <__smakebuf_r+0x70>
 800be58:	89a3      	ldrh	r3, [r4, #12]
 800be5a:	f023 0303 	bic.w	r3, r3, #3
 800be5e:	f043 0301 	orr.w	r3, r3, #1
 800be62:	81a3      	strh	r3, [r4, #12]
 800be64:	89a3      	ldrh	r3, [r4, #12]
 800be66:	431d      	orrs	r5, r3
 800be68:	81a5      	strh	r5, [r4, #12]
 800be6a:	e7cf      	b.n	800be0c <__smakebuf_r+0x18>

0800be6c <_fstat_r>:
 800be6c:	b538      	push	{r3, r4, r5, lr}
 800be6e:	4d07      	ldr	r5, [pc, #28]	@ (800be8c <_fstat_r+0x20>)
 800be70:	2300      	movs	r3, #0
 800be72:	4604      	mov	r4, r0
 800be74:	4608      	mov	r0, r1
 800be76:	4611      	mov	r1, r2
 800be78:	602b      	str	r3, [r5, #0]
 800be7a:	f7f6 f83c 	bl	8001ef6 <_fstat>
 800be7e:	1c43      	adds	r3, r0, #1
 800be80:	d102      	bne.n	800be88 <_fstat_r+0x1c>
 800be82:	682b      	ldr	r3, [r5, #0]
 800be84:	b103      	cbz	r3, 800be88 <_fstat_r+0x1c>
 800be86:	6023      	str	r3, [r4, #0]
 800be88:	bd38      	pop	{r3, r4, r5, pc}
 800be8a:	bf00      	nop
 800be8c:	20000e60 	.word	0x20000e60

0800be90 <_isatty_r>:
 800be90:	b538      	push	{r3, r4, r5, lr}
 800be92:	4d06      	ldr	r5, [pc, #24]	@ (800beac <_isatty_r+0x1c>)
 800be94:	2300      	movs	r3, #0
 800be96:	4604      	mov	r4, r0
 800be98:	4608      	mov	r0, r1
 800be9a:	602b      	str	r3, [r5, #0]
 800be9c:	f7f6 f830 	bl	8001f00 <_isatty>
 800bea0:	1c43      	adds	r3, r0, #1
 800bea2:	d102      	bne.n	800beaa <_isatty_r+0x1a>
 800bea4:	682b      	ldr	r3, [r5, #0]
 800bea6:	b103      	cbz	r3, 800beaa <_isatty_r+0x1a>
 800bea8:	6023      	str	r3, [r4, #0]
 800beaa:	bd38      	pop	{r3, r4, r5, pc}
 800beac:	20000e60 	.word	0x20000e60

0800beb0 <_sbrk_r>:
 800beb0:	b538      	push	{r3, r4, r5, lr}
 800beb2:	4d06      	ldr	r5, [pc, #24]	@ (800becc <_sbrk_r+0x1c>)
 800beb4:	2300      	movs	r3, #0
 800beb6:	4604      	mov	r4, r0
 800beb8:	4608      	mov	r0, r1
 800beba:	602b      	str	r3, [r5, #0]
 800bebc:	f7f6 f824 	bl	8001f08 <_sbrk>
 800bec0:	1c43      	adds	r3, r0, #1
 800bec2:	d102      	bne.n	800beca <_sbrk_r+0x1a>
 800bec4:	682b      	ldr	r3, [r5, #0]
 800bec6:	b103      	cbz	r3, 800beca <_sbrk_r+0x1a>
 800bec8:	6023      	str	r3, [r4, #0]
 800beca:	bd38      	pop	{r3, r4, r5, pc}
 800becc:	20000e60 	.word	0x20000e60

0800bed0 <_realloc_r>:
 800bed0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bed4:	4607      	mov	r7, r0
 800bed6:	4614      	mov	r4, r2
 800bed8:	460d      	mov	r5, r1
 800beda:	b921      	cbnz	r1, 800bee6 <_realloc_r+0x16>
 800bedc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bee0:	4611      	mov	r1, r2
 800bee2:	f7ff ba03 	b.w	800b2ec <_malloc_r>
 800bee6:	b92a      	cbnz	r2, 800bef4 <_realloc_r+0x24>
 800bee8:	f7ff f994 	bl	800b214 <_free_r>
 800beec:	4625      	mov	r5, r4
 800beee:	4628      	mov	r0, r5
 800bef0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bef4:	f000 f81a 	bl	800bf2c <_malloc_usable_size_r>
 800bef8:	4284      	cmp	r4, r0
 800befa:	4606      	mov	r6, r0
 800befc:	d802      	bhi.n	800bf04 <_realloc_r+0x34>
 800befe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bf02:	d8f4      	bhi.n	800beee <_realloc_r+0x1e>
 800bf04:	4621      	mov	r1, r4
 800bf06:	4638      	mov	r0, r7
 800bf08:	f7ff f9f0 	bl	800b2ec <_malloc_r>
 800bf0c:	4680      	mov	r8, r0
 800bf0e:	b908      	cbnz	r0, 800bf14 <_realloc_r+0x44>
 800bf10:	4645      	mov	r5, r8
 800bf12:	e7ec      	b.n	800beee <_realloc_r+0x1e>
 800bf14:	42b4      	cmp	r4, r6
 800bf16:	4622      	mov	r2, r4
 800bf18:	4629      	mov	r1, r5
 800bf1a:	bf28      	it	cs
 800bf1c:	4632      	movcs	r2, r6
 800bf1e:	f7ff f96a 	bl	800b1f6 <memcpy>
 800bf22:	4629      	mov	r1, r5
 800bf24:	4638      	mov	r0, r7
 800bf26:	f7ff f975 	bl	800b214 <_free_r>
 800bf2a:	e7f1      	b.n	800bf10 <_realloc_r+0x40>

0800bf2c <_malloc_usable_size_r>:
 800bf2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bf30:	1f18      	subs	r0, r3, #4
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	bfbc      	itt	lt
 800bf36:	580b      	ldrlt	r3, [r1, r0]
 800bf38:	18c0      	addlt	r0, r0, r3
 800bf3a:	4770      	bx	lr

0800bf3c <_init>:
 800bf3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf3e:	bf00      	nop
 800bf40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf42:	bc08      	pop	{r3}
 800bf44:	469e      	mov	lr, r3
 800bf46:	4770      	bx	lr

0800bf48 <_fini>:
 800bf48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf4a:	bf00      	nop
 800bf4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf4e:	bc08      	pop	{r3}
 800bf50:	469e      	mov	lr, r3
 800bf52:	4770      	bx	lr
