NDSummary.OnToolTipsLoaded("SystemVerilogClass:uvm_mem_single_access_seq",{553:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype553\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_mem_single_access_seq</div></div></div><div class=\"TTSummary\">Verify the accessibility of a memory by writing through its default address map then reading it via the backdoor, then reversing the process, making sure that the resulting value matches the written value.</div></div>",555:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype555\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\">uvm_mem mem</div></div><div class=\"TTSummary\">The memory to be tested</div></div>"});