#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* ISR */
#define ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ISR__INTC_MASK 0x08u
#define ISR__INTC_NUMBER 3u
#define ISR__INTC_PRIOR_NUM 7u
#define ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* LCD_LCDPort */
#define LCD_LCDPort__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_LCDPort__0__PORT 2u
#define LCD_LCDPort__0__SHIFT 0u
#define LCD_LCDPort__1__INTTYPE CYREG_PICU2_INTTYPE1
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_LCDPort__1__PORT 2u
#define LCD_LCDPort__1__SHIFT 1u
#define LCD_LCDPort__2__INTTYPE CYREG_PICU2_INTTYPE2
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_LCDPort__2__PORT 2u
#define LCD_LCDPort__2__SHIFT 2u
#define LCD_LCDPort__3__INTTYPE CYREG_PICU2_INTTYPE3
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_LCDPort__3__PORT 2u
#define LCD_LCDPort__3__SHIFT 3u
#define LCD_LCDPort__4__INTTYPE CYREG_PICU2_INTTYPE4
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_LCDPort__4__PORT 2u
#define LCD_LCDPort__4__SHIFT 4u
#define LCD_LCDPort__5__INTTYPE CYREG_PICU2_INTTYPE5
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_LCDPort__5__PORT 2u
#define LCD_LCDPort__5__SHIFT 5u
#define LCD_LCDPort__6__INTTYPE CYREG_PICU2_INTTYPE6
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_LCDPort__6__PORT 2u
#define LCD_LCDPort__6__SHIFT 6u
#define LCD_LCDPort__AG CYREG_PRT2_AG
#define LCD_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_LCDPort__DR CYREG_PRT2_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 2u
#define LCD_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT2_PS
#define LCD_LCDPort__SHIFT 0u
#define LCD_LCDPort__SLW CYREG_PRT2_SLW

/* LED_1 */
#define LED_1__0__INTTYPE CYREG_PICU0_INTTYPE0
#define LED_1__0__MASK 0x01u
#define LED_1__0__PC CYREG_PRT0_PC0
#define LED_1__0__PORT 0u
#define LED_1__0__SHIFT 0u
#define LED_1__AG CYREG_PRT0_AG
#define LED_1__AMUX CYREG_PRT0_AMUX
#define LED_1__BIE CYREG_PRT0_BIE
#define LED_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define LED_1__BYP CYREG_PRT0_BYP
#define LED_1__CTL CYREG_PRT0_CTL
#define LED_1__DM0 CYREG_PRT0_DM0
#define LED_1__DM1 CYREG_PRT0_DM1
#define LED_1__DM2 CYREG_PRT0_DM2
#define LED_1__DR CYREG_PRT0_DR
#define LED_1__INP_DIS CYREG_PRT0_INP_DIS
#define LED_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LED_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LED_1__LCD_EN CYREG_PRT0_LCD_EN
#define LED_1__MASK 0x01u
#define LED_1__PORT 0u
#define LED_1__PRT CYREG_PRT0_PRT
#define LED_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LED_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LED_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LED_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LED_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LED_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LED_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LED_1__PS CYREG_PRT0_PS
#define LED_1__SHIFT 0u
#define LED_1__SLW CYREG_PRT0_SLW

/* LED_2 */
#define LED_2__0__INTTYPE CYREG_PICU6_INTTYPE3
#define LED_2__0__MASK 0x08u
#define LED_2__0__PC CYREG_PRT6_PC3
#define LED_2__0__PORT 6u
#define LED_2__0__SHIFT 3u
#define LED_2__AG CYREG_PRT6_AG
#define LED_2__AMUX CYREG_PRT6_AMUX
#define LED_2__BIE CYREG_PRT6_BIE
#define LED_2__BIT_MASK CYREG_PRT6_BIT_MASK
#define LED_2__BYP CYREG_PRT6_BYP
#define LED_2__CTL CYREG_PRT6_CTL
#define LED_2__DM0 CYREG_PRT6_DM0
#define LED_2__DM1 CYREG_PRT6_DM1
#define LED_2__DM2 CYREG_PRT6_DM2
#define LED_2__DR CYREG_PRT6_DR
#define LED_2__INP_DIS CYREG_PRT6_INP_DIS
#define LED_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define LED_2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define LED_2__LCD_EN CYREG_PRT6_LCD_EN
#define LED_2__MASK 0x08u
#define LED_2__PORT 6u
#define LED_2__PRT CYREG_PRT6_PRT
#define LED_2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define LED_2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define LED_2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define LED_2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define LED_2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define LED_2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define LED_2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define LED_2__PS CYREG_PRT6_PS
#define LED_2__SHIFT 3u
#define LED_2__SLW CYREG_PRT6_SLW

/* LED_3 */
#define LED_3__0__INTTYPE CYREG_PICU6_INTTYPE2
#define LED_3__0__MASK 0x04u
#define LED_3__0__PC CYREG_PRT6_PC2
#define LED_3__0__PORT 6u
#define LED_3__0__SHIFT 2u
#define LED_3__AG CYREG_PRT6_AG
#define LED_3__AMUX CYREG_PRT6_AMUX
#define LED_3__BIE CYREG_PRT6_BIE
#define LED_3__BIT_MASK CYREG_PRT6_BIT_MASK
#define LED_3__BYP CYREG_PRT6_BYP
#define LED_3__CTL CYREG_PRT6_CTL
#define LED_3__DM0 CYREG_PRT6_DM0
#define LED_3__DM1 CYREG_PRT6_DM1
#define LED_3__DM2 CYREG_PRT6_DM2
#define LED_3__DR CYREG_PRT6_DR
#define LED_3__INP_DIS CYREG_PRT6_INP_DIS
#define LED_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define LED_3__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define LED_3__LCD_EN CYREG_PRT6_LCD_EN
#define LED_3__MASK 0x04u
#define LED_3__PORT 6u
#define LED_3__PRT CYREG_PRT6_PRT
#define LED_3__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define LED_3__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define LED_3__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define LED_3__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define LED_3__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define LED_3__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define LED_3__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define LED_3__PS CYREG_PRT6_PS
#define LED_3__SHIFT 2u
#define LED_3__SLW CYREG_PRT6_SLW

/* MDC_M */
#define MDC_M__0__INTTYPE CYREG_PICU12_INTTYPE1
#define MDC_M__0__MASK 0x02u
#define MDC_M__0__PC CYREG_PRT12_PC1
#define MDC_M__0__PORT 12u
#define MDC_M__0__SHIFT 1u
#define MDC_M__AG CYREG_PRT12_AG
#define MDC_M__BIE CYREG_PRT12_BIE
#define MDC_M__BIT_MASK CYREG_PRT12_BIT_MASK
#define MDC_M__BYP CYREG_PRT12_BYP
#define MDC_M__DM0 CYREG_PRT12_DM0
#define MDC_M__DM1 CYREG_PRT12_DM1
#define MDC_M__DM2 CYREG_PRT12_DM2
#define MDC_M__DR CYREG_PRT12_DR
#define MDC_M__INP_DIS CYREG_PRT12_INP_DIS
#define MDC_M__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define MDC_M__MASK 0x02u
#define MDC_M__PORT 12u
#define MDC_M__PRT CYREG_PRT12_PRT
#define MDC_M__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define MDC_M__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define MDC_M__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define MDC_M__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define MDC_M__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define MDC_M__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define MDC_M__PS CYREG_PRT12_PS
#define MDC_M__SHIFT 1u
#define MDC_M__SIO_CFG CYREG_PRT12_SIO_CFG
#define MDC_M__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define MDC_M__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define MDC_M__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define MDC_M__SLW CYREG_PRT12_SLW

/* MDC_S */
#define MDC_S__0__INTTYPE CYREG_PICU12_INTTYPE3
#define MDC_S__0__MASK 0x08u
#define MDC_S__0__PC CYREG_PRT12_PC3
#define MDC_S__0__PORT 12u
#define MDC_S__0__SHIFT 3u
#define MDC_S__AG CYREG_PRT12_AG
#define MDC_S__BIE CYREG_PRT12_BIE
#define MDC_S__BIT_MASK CYREG_PRT12_BIT_MASK
#define MDC_S__BYP CYREG_PRT12_BYP
#define MDC_S__DM0 CYREG_PRT12_DM0
#define MDC_S__DM1 CYREG_PRT12_DM1
#define MDC_S__DM2 CYREG_PRT12_DM2
#define MDC_S__DR CYREG_PRT12_DR
#define MDC_S__INP_DIS CYREG_PRT12_INP_DIS
#define MDC_S__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define MDC_S__MASK 0x08u
#define MDC_S__PORT 12u
#define MDC_S__PRT CYREG_PRT12_PRT
#define MDC_S__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define MDC_S__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define MDC_S__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define MDC_S__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define MDC_S__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define MDC_S__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define MDC_S__PS CYREG_PRT12_PS
#define MDC_S__SHIFT 3u
#define MDC_S__SIO_CFG CYREG_PRT12_SIO_CFG
#define MDC_S__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define MDC_S__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define MDC_S__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define MDC_S__SLW CYREG_PRT12_SLW

/* PWM_1_PWMUDB */
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB00_A0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB00_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB00_D0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB00_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB00_F0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB00_F1

/* PWM_2_PWMUDB */
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB11_A0
#define PWM_2_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB11_A1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB11_D0
#define PWM_2_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB11_D1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define PWM_2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB11_F0
#define PWM_2_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB11_F1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PWM_2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL

/* MDIO_M */
#define MDIO_M__0__INTTYPE CYREG_PICU12_INTTYPE0
#define MDIO_M__0__MASK 0x01u
#define MDIO_M__0__PC CYREG_PRT12_PC0
#define MDIO_M__0__PORT 12u
#define MDIO_M__0__SHIFT 0u
#define MDIO_M__AG CYREG_PRT12_AG
#define MDIO_M__BIE CYREG_PRT12_BIE
#define MDIO_M__BIT_MASK CYREG_PRT12_BIT_MASK
#define MDIO_M__BYP CYREG_PRT12_BYP
#define MDIO_M__DM0 CYREG_PRT12_DM0
#define MDIO_M__DM1 CYREG_PRT12_DM1
#define MDIO_M__DM2 CYREG_PRT12_DM2
#define MDIO_M__DR CYREG_PRT12_DR
#define MDIO_M__INP_DIS CYREG_PRT12_INP_DIS
#define MDIO_M__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define MDIO_M__MASK 0x01u
#define MDIO_M__PORT 12u
#define MDIO_M__PRT CYREG_PRT12_PRT
#define MDIO_M__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define MDIO_M__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define MDIO_M__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define MDIO_M__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define MDIO_M__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define MDIO_M__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define MDIO_M__PS CYREG_PRT12_PS
#define MDIO_M__SHIFT 0u
#define MDIO_M__SIO_CFG CYREG_PRT12_SIO_CFG
#define MDIO_M__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define MDIO_M__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define MDIO_M__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define MDIO_M__SLW CYREG_PRT12_SLW

/* MDIO_S */
#define MDIO_S__0__INTTYPE CYREG_PICU12_INTTYPE2
#define MDIO_S__0__MASK 0x04u
#define MDIO_S__0__PC CYREG_PRT12_PC2
#define MDIO_S__0__PORT 12u
#define MDIO_S__0__SHIFT 2u
#define MDIO_S__AG CYREG_PRT12_AG
#define MDIO_S__BIE CYREG_PRT12_BIE
#define MDIO_S__BIT_MASK CYREG_PRT12_BIT_MASK
#define MDIO_S__BYP CYREG_PRT12_BYP
#define MDIO_S__DM0 CYREG_PRT12_DM0
#define MDIO_S__DM1 CYREG_PRT12_DM1
#define MDIO_S__DM2 CYREG_PRT12_DM2
#define MDIO_S__DR CYREG_PRT12_DR
#define MDIO_S__INP_DIS CYREG_PRT12_INP_DIS
#define MDIO_S__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define MDIO_S__MASK 0x04u
#define MDIO_S__PORT 12u
#define MDIO_S__PRT CYREG_PRT12_PRT
#define MDIO_S__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define MDIO_S__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define MDIO_S__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define MDIO_S__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define MDIO_S__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define MDIO_S__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define MDIO_S__PS CYREG_PRT12_PS
#define MDIO_S__SHIFT 2u
#define MDIO_S__SIO_CFG CYREG_PRT12_SIO_CFG
#define MDIO_S__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define MDIO_S__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define MDIO_S__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define MDIO_S__SLW CYREG_PRT12_SLW

/* COR_ISR */
#define COR_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define COR_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define COR_ISR__INTC_MASK 0x02u
#define COR_ISR__INTC_NUMBER 1u
#define COR_ISR__INTC_PRIOR_NUM 7u
#define COR_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define COR_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define COR_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x01u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x02u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x02u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x02u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x04u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x04u

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x00u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x01u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x01u

/* DAT_ISR */
#define DAT_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define DAT_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define DAT_ISR__INTC_MASK 0x04u
#define DAT_ISR__INTC_NUMBER 2u
#define DAT_ISR__INTC_PRIOR_NUM 7u
#define DAT_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define DAT_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define DAT_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Opamp_1_ABuf */
#define Opamp_1_ABuf__CR CYREG_OPAMP3_CR
#define Opamp_1_ABuf__MX CYREG_OPAMP3_MX
#define Opamp_1_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Opamp_1_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Opamp_1_ABuf__PM_ACT_MSK 0x08u
#define Opamp_1_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Opamp_1_ABuf__PM_STBY_MSK 0x08u
#define Opamp_1_ABuf__RSVD CYREG_OPAMP3_RSVD
#define Opamp_1_ABuf__SW CYREG_OPAMP3_SW
#define Opamp_1_ABuf__TR0 CYREG_OPAMP3_TR0
#define Opamp_1_ABuf__TR1 CYREG_OPAMP3_TR1

/* VDAC8_1_viDAC8 */
#define VDAC8_1_viDAC8__CR0 CYREG_DAC3_CR0
#define VDAC8_1_viDAC8__CR1 CYREG_DAC3_CR1
#define VDAC8_1_viDAC8__D CYREG_DAC3_D
#define VDAC8_1_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_1_viDAC8__PM_ACT_MSK 0x08u
#define VDAC8_1_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_1_viDAC8__PM_STBY_MSK 0x08u
#define VDAC8_1_viDAC8__STROBE CYREG_DAC3_STROBE
#define VDAC8_1_viDAC8__SW0 CYREG_DAC3_SW0
#define VDAC8_1_viDAC8__SW2 CYREG_DAC3_SW2
#define VDAC8_1_viDAC8__SW3 CYREG_DAC3_SW3
#define VDAC8_1_viDAC8__SW4 CYREG_DAC3_SW4
#define VDAC8_1_viDAC8__TR CYREG_DAC3_TR
#define VDAC8_1_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define VDAC8_1_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define VDAC8_1_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define VDAC8_1_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define VDAC8_1_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define VDAC8_1_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define VDAC8_1_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define VDAC8_1_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define VDAC8_1_viDAC8__TST CYREG_DAC3_TST

/* ADDR_ISR */
#define ADDR_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADDR_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADDR_ISR__INTC_MASK 0x01u
#define ADDR_ISR__INTC_NUMBER 0u
#define ADDR_ISR__INTC_PRIOR_NUM 7u
#define ADDR_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADDR_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADDR_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* VRef_1V2 */
#define VRef_1V2__0__INTTYPE CYREG_PICU3_INTTYPE0
#define VRef_1V2__0__MASK 0x01u
#define VRef_1V2__0__PC CYREG_PRT3_PC0
#define VRef_1V2__0__PORT 3u
#define VRef_1V2__0__SHIFT 0u
#define VRef_1V2__AG CYREG_PRT3_AG
#define VRef_1V2__AMUX CYREG_PRT3_AMUX
#define VRef_1V2__BIE CYREG_PRT3_BIE
#define VRef_1V2__BIT_MASK CYREG_PRT3_BIT_MASK
#define VRef_1V2__BYP CYREG_PRT3_BYP
#define VRef_1V2__CTL CYREG_PRT3_CTL
#define VRef_1V2__DM0 CYREG_PRT3_DM0
#define VRef_1V2__DM1 CYREG_PRT3_DM1
#define VRef_1V2__DM2 CYREG_PRT3_DM2
#define VRef_1V2__DR CYREG_PRT3_DR
#define VRef_1V2__INP_DIS CYREG_PRT3_INP_DIS
#define VRef_1V2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define VRef_1V2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define VRef_1V2__LCD_EN CYREG_PRT3_LCD_EN
#define VRef_1V2__MASK 0x01u
#define VRef_1V2__PORT 3u
#define VRef_1V2__PRT CYREG_PRT3_PRT
#define VRef_1V2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define VRef_1V2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define VRef_1V2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define VRef_1V2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define VRef_1V2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define VRef_1V2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define VRef_1V2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define VRef_1V2__PS CYREG_PRT3_PS
#define VRef_1V2__SHIFT 0u
#define VRef_1V2__SLW CYREG_PRT3_SLW

/* USBUART_1_arb_int */
#define USBUART_1_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_arb_int__INTC_MASK 0x400000u
#define USBUART_1_arb_int__INTC_NUMBER 22u
#define USBUART_1_arb_int__INTC_PRIOR_NUM 7u
#define USBUART_1_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_1_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_bus_reset */
#define USBUART_1_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_bus_reset__INTC_MASK 0x800000u
#define USBUART_1_bus_reset__INTC_NUMBER 23u
#define USBUART_1_bus_reset__INTC_PRIOR_NUM 7u
#define USBUART_1_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_1_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_Dm */
#define USBUART_1_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBUART_1_Dm__0__MASK 0x80u
#define USBUART_1_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_1_Dm__0__PORT 15u
#define USBUART_1_Dm__0__SHIFT 7u
#define USBUART_1_Dm__AG CYREG_PRT15_AG
#define USBUART_1_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_1_Dm__BIE CYREG_PRT15_BIE
#define USBUART_1_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_1_Dm__BYP CYREG_PRT15_BYP
#define USBUART_1_Dm__CTL CYREG_PRT15_CTL
#define USBUART_1_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_1_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_1_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_1_Dm__DR CYREG_PRT15_DR
#define USBUART_1_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_1_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_1_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_1_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_1_Dm__MASK 0x80u
#define USBUART_1_Dm__PORT 15u
#define USBUART_1_Dm__PRT CYREG_PRT15_PRT
#define USBUART_1_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_1_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_1_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_1_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_1_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_1_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_1_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_1_Dm__PS CYREG_PRT15_PS
#define USBUART_1_Dm__SHIFT 7u
#define USBUART_1_Dm__SLW CYREG_PRT15_SLW

/* USBUART_1_Dp */
#define USBUART_1_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBUART_1_Dp__0__MASK 0x40u
#define USBUART_1_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_1_Dp__0__PORT 15u
#define USBUART_1_Dp__0__SHIFT 6u
#define USBUART_1_Dp__AG CYREG_PRT15_AG
#define USBUART_1_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_1_Dp__BIE CYREG_PRT15_BIE
#define USBUART_1_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_1_Dp__BYP CYREG_PRT15_BYP
#define USBUART_1_Dp__CTL CYREG_PRT15_CTL
#define USBUART_1_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_1_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_1_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_1_Dp__DR CYREG_PRT15_DR
#define USBUART_1_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_1_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_1_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_1_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_1_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_1_Dp__MASK 0x40u
#define USBUART_1_Dp__PORT 15u
#define USBUART_1_Dp__PRT CYREG_PRT15_PRT
#define USBUART_1_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_1_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_1_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_1_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_1_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_1_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_1_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_1_Dp__PS CYREG_PRT15_PS
#define USBUART_1_Dp__SHIFT 6u
#define USBUART_1_Dp__SLW CYREG_PRT15_SLW
#define USBUART_1_Dp__SNAP CYREG_PICU_15_SNAP_15

/* USBUART_1_dp_int */
#define USBUART_1_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_dp_int__INTC_MASK 0x1000u
#define USBUART_1_dp_int__INTC_NUMBER 12u
#define USBUART_1_dp_int__INTC_PRIOR_NUM 7u
#define USBUART_1_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_1_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_0 */
#define USBUART_1_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_0__INTC_MASK 0x1000000u
#define USBUART_1_ep_0__INTC_NUMBER 24u
#define USBUART_1_ep_0__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_1_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_1 */
#define USBUART_1_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_1__INTC_MASK 0x10u
#define USBUART_1_ep_1__INTC_NUMBER 4u
#define USBUART_1_ep_1__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define USBUART_1_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_2 */
#define USBUART_1_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_2__INTC_MASK 0x20u
#define USBUART_1_ep_2__INTC_NUMBER 5u
#define USBUART_1_ep_2__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define USBUART_1_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_3 */
#define USBUART_1_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_3__INTC_MASK 0x40u
#define USBUART_1_ep_3__INTC_NUMBER 6u
#define USBUART_1_ep_3__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define USBUART_1_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_sof_int */
#define USBUART_1_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_sof_int__INTC_MASK 0x200000u
#define USBUART_1_sof_int__INTC_NUMBER 21u
#define USBUART_1_sof_int__INTC_PRIOR_NUM 7u
#define USBUART_1_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBUART_1_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_USB */
#define USBUART_1_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_1_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_1_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_1_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_1_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_1_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_1_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_1_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_1_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_1_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_1_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_1_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_1_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_1_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_1_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_1_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_1_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_1_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_1_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_1_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_1_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_1_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_1_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_1_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_1_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_1_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_1_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_1_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_1_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_1_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_1_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_1_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_1_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_1_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_1_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_1_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_1_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_1_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_1_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_1_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_1_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_1_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_1_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_1_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_1_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_1_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_1_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_1_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_1_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_1_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_1_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_1_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_1_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_1_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_1_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_1_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_1_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_1_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_1_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_1_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_1_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_1_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_1_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_1_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_1_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_1_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_1_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_1_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_1_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_1_USB__CR0 CYREG_USB_CR0
#define USBUART_1_USB__CR1 CYREG_USB_CR1
#define USBUART_1_USB__CWA CYREG_USB_CWA
#define USBUART_1_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_1_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_1_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_1_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_1_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_1_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_1_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_1_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_1_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_1_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_1_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_1_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_1_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_1_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_1_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_1_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_1_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_1_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_1_USB__PM_ACT_MSK 0x01u
#define USBUART_1_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_1_USB__PM_STBY_MSK 0x01u
#define USBUART_1_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_1_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_1_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_1_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_1_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_1_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_1_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_1_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_1_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_1_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_1_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_1_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_1_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_1_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_1_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_1_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_1_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_1_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_1_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_1_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_1_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_1_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_1_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_1_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_1_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_1_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_1_USB__SOF0 CYREG_USB_SOF0
#define USBUART_1_USB__SOF1 CYREG_USB_SOF1
#define USBUART_1_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBUART_1_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_1_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* Debug_MDIO */
#define Debug_MDIO__0__INTTYPE CYREG_PICU0_INTTYPE7
#define Debug_MDIO__0__MASK 0x80u
#define Debug_MDIO__0__PC CYREG_PRT0_PC7
#define Debug_MDIO__0__PORT 0u
#define Debug_MDIO__0__SHIFT 7u
#define Debug_MDIO__AG CYREG_PRT0_AG
#define Debug_MDIO__AMUX CYREG_PRT0_AMUX
#define Debug_MDIO__BIE CYREG_PRT0_BIE
#define Debug_MDIO__BIT_MASK CYREG_PRT0_BIT_MASK
#define Debug_MDIO__BYP CYREG_PRT0_BYP
#define Debug_MDIO__CTL CYREG_PRT0_CTL
#define Debug_MDIO__DM0 CYREG_PRT0_DM0
#define Debug_MDIO__DM1 CYREG_PRT0_DM1
#define Debug_MDIO__DM2 CYREG_PRT0_DM2
#define Debug_MDIO__DR CYREG_PRT0_DR
#define Debug_MDIO__INP_DIS CYREG_PRT0_INP_DIS
#define Debug_MDIO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Debug_MDIO__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Debug_MDIO__LCD_EN CYREG_PRT0_LCD_EN
#define Debug_MDIO__MASK 0x80u
#define Debug_MDIO__PORT 0u
#define Debug_MDIO__PRT CYREG_PRT0_PRT
#define Debug_MDIO__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Debug_MDIO__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Debug_MDIO__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Debug_MDIO__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Debug_MDIO__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Debug_MDIO__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Debug_MDIO__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Debug_MDIO__PS CYREG_PRT0_PS
#define Debug_MDIO__SHIFT 7u
#define Debug_MDIO__SLW CYREG_PRT0_SLW

/* Debug_MDIO_1 */
#define Debug_MDIO_1__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Debug_MDIO_1__0__MASK 0x40u
#define Debug_MDIO_1__0__PC CYREG_PRT0_PC6
#define Debug_MDIO_1__0__PORT 0u
#define Debug_MDIO_1__0__SHIFT 6u
#define Debug_MDIO_1__AG CYREG_PRT0_AG
#define Debug_MDIO_1__AMUX CYREG_PRT0_AMUX
#define Debug_MDIO_1__BIE CYREG_PRT0_BIE
#define Debug_MDIO_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Debug_MDIO_1__BYP CYREG_PRT0_BYP
#define Debug_MDIO_1__CTL CYREG_PRT0_CTL
#define Debug_MDIO_1__DM0 CYREG_PRT0_DM0
#define Debug_MDIO_1__DM1 CYREG_PRT0_DM1
#define Debug_MDIO_1__DM2 CYREG_PRT0_DM2
#define Debug_MDIO_1__DR CYREG_PRT0_DR
#define Debug_MDIO_1__INP_DIS CYREG_PRT0_INP_DIS
#define Debug_MDIO_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Debug_MDIO_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Debug_MDIO_1__LCD_EN CYREG_PRT0_LCD_EN
#define Debug_MDIO_1__MASK 0x40u
#define Debug_MDIO_1__PORT 0u
#define Debug_MDIO_1__PRT CYREG_PRT0_PRT
#define Debug_MDIO_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Debug_MDIO_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Debug_MDIO_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Debug_MDIO_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Debug_MDIO_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Debug_MDIO_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Debug_MDIO_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Debug_MDIO_1__PS CYREG_PRT0_PS
#define Debug_MDIO_1__SHIFT 6u
#define Debug_MDIO_1__SLW CYREG_PRT0_SLW

/* MDIO_host_2 */
#define MDIO_host_2_cntrl16_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define MDIO_host_2_cntrl16_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define MDIO_host_2_cntrl16_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define MDIO_host_2_cntrl16_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define MDIO_host_2_cntrl16_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define MDIO_host_2_cntrl16_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define MDIO_host_2_cntrl16_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define MDIO_host_2_cntrl16_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define MDIO_host_2_cntrl16_u0__A0_REG CYREG_B1_UDB06_A0
#define MDIO_host_2_cntrl16_u0__A1_REG CYREG_B1_UDB06_A1
#define MDIO_host_2_cntrl16_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define MDIO_host_2_cntrl16_u0__D0_REG CYREG_B1_UDB06_D0
#define MDIO_host_2_cntrl16_u0__D1_REG CYREG_B1_UDB06_D1
#define MDIO_host_2_cntrl16_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define MDIO_host_2_cntrl16_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define MDIO_host_2_cntrl16_u0__F0_REG CYREG_B1_UDB06_F0
#define MDIO_host_2_cntrl16_u0__F1_REG CYREG_B1_UDB06_F1
#define MDIO_host_2_cntrl16_u1__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define MDIO_host_2_cntrl16_u1__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define MDIO_host_2_cntrl16_u1__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define MDIO_host_2_cntrl16_u1__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define MDIO_host_2_cntrl16_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define MDIO_host_2_cntrl16_u1__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define MDIO_host_2_cntrl16_u1__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define MDIO_host_2_cntrl16_u1__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define MDIO_host_2_cntrl16_u1__A0_REG CYREG_B1_UDB07_A0
#define MDIO_host_2_cntrl16_u1__A1_REG CYREG_B1_UDB07_A1
#define MDIO_host_2_cntrl16_u1__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define MDIO_host_2_cntrl16_u1__D0_REG CYREG_B1_UDB07_D0
#define MDIO_host_2_cntrl16_u1__D1_REG CYREG_B1_UDB07_D1
#define MDIO_host_2_cntrl16_u1__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define MDIO_host_2_cntrl16_u1__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define MDIO_host_2_cntrl16_u1__F0_REG CYREG_B1_UDB07_F0
#define MDIO_host_2_cntrl16_u1__F1_REG CYREG_B1_UDB07_F1
#define MDIO_host_2_MdioControlReg__0__MASK 0x01u
#define MDIO_host_2_MdioControlReg__0__POS 0
#define MDIO_host_2_MdioControlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define MDIO_host_2_MdioControlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define MDIO_host_2_MdioControlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define MDIO_host_2_MdioControlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define MDIO_host_2_MdioControlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define MDIO_host_2_MdioControlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define MDIO_host_2_MdioControlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define MDIO_host_2_MdioControlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define MDIO_host_2_MdioControlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define MDIO_host_2_MdioControlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define MDIO_host_2_MdioControlReg__CONTROL_REG CYREG_B0_UDB09_CTL
#define MDIO_host_2_MdioControlReg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define MDIO_host_2_MdioControlReg__COUNT_REG CYREG_B0_UDB09_CTL
#define MDIO_host_2_MdioControlReg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define MDIO_host_2_MdioControlReg__MASK 0x01u
#define MDIO_host_2_MdioControlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define MDIO_host_2_MdioControlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define MDIO_host_2_MdioControlReg__PERIOD_REG CYREG_B0_UDB09_MSK
#define MDIO_host_2_MdioCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define MDIO_host_2_MdioCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define MDIO_host_2_MdioCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define MDIO_host_2_MdioCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define MDIO_host_2_MdioCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define MDIO_host_2_MdioCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define MDIO_host_2_MdioCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define MDIO_host_2_MdioCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define MDIO_host_2_MdioCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define MDIO_host_2_MdioCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define MDIO_host_2_MdioCounter__CONTROL_REG CYREG_B0_UDB07_CTL
#define MDIO_host_2_MdioCounter__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define MDIO_host_2_MdioCounter__COUNT_REG CYREG_B0_UDB07_CTL
#define MDIO_host_2_MdioCounter__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define MDIO_host_2_MdioCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define MDIO_host_2_MdioCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define MDIO_host_2_MdioCounter__PERIOD_REG CYREG_B0_UDB07_MSK
#define MDIO_host_2_MdioCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define MDIO_host_2_MdioCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define MDIO_host_2_MdioCounter_ST__MASK_REG CYREG_B0_UDB07_MSK
#define MDIO_host_2_MdioCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define MDIO_host_2_MdioCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define MDIO_host_2_MdioCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define MDIO_host_2_MdioCounter_ST__STATUS_CNT_REG CYREG_B0_UDB07_ST_CTL
#define MDIO_host_2_MdioCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB07_ST_CTL
#define MDIO_host_2_MdioCounter_ST__STATUS_REG CYREG_B0_UDB07_ST
#define MDIO_host_2_MdioStatusReg__0__MASK 0x01u
#define MDIO_host_2_MdioStatusReg__0__POS 0
#define MDIO_host_2_MdioStatusReg__1__MASK 0x02u
#define MDIO_host_2_MdioStatusReg__1__POS 1
#define MDIO_host_2_MdioStatusReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define MDIO_host_2_MdioStatusReg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define MDIO_host_2_MdioStatusReg__2__MASK 0x04u
#define MDIO_host_2_MdioStatusReg__2__POS 2
#define MDIO_host_2_MdioStatusReg__3__MASK 0x08u
#define MDIO_host_2_MdioStatusReg__3__POS 3
#define MDIO_host_2_MdioStatusReg__MASK 0x0Fu
#define MDIO_host_2_MdioStatusReg__MASK_REG CYREG_B1_UDB07_MSK
#define MDIO_host_2_MdioStatusReg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define MDIO_host_2_MdioStatusReg__STATUS_REG CYREG_B1_UDB07_ST

/* MDIO_Interface_AddrDMA */
#define MDIO_Interface_AddrDMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define MDIO_Interface_AddrDMA__DRQ_NUMBER 0u
#define MDIO_Interface_AddrDMA__NUMBEROF_TDS 0u
#define MDIO_Interface_AddrDMA__PRIORITY 2u
#define MDIO_Interface_AddrDMA__TERMIN_EN 0u
#define MDIO_Interface_AddrDMA__TERMIN_SEL 0u
#define MDIO_Interface_AddrDMA__TERMOUT0_EN 1u
#define MDIO_Interface_AddrDMA__TERMOUT0_SEL 0u
#define MDIO_Interface_AddrDMA__TERMOUT1_EN 0u
#define MDIO_Interface_AddrDMA__TERMOUT1_SEL 0u

/* MDIO_Interface_bMDIO */
#define MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__A0_REG CYREG_B0_UDB06_A0
#define MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__A1_REG CYREG_B0_UDB06_A1
#define MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__D0_REG CYREG_B0_UDB06_D0
#define MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__D1_REG CYREG_B0_UDB06_D1
#define MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__F0_REG CYREG_B0_UDB06_F0
#define MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__F1_REG CYREG_B0_UDB06_F1
#define MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__A0_REG CYREG_B0_UDB07_A0
#define MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__A1_REG CYREG_B0_UDB07_A1
#define MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__D0_REG CYREG_B0_UDB07_D0
#define MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__D1_REG CYREG_B0_UDB07_D1
#define MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__F0_REG CYREG_B0_UDB07_F0
#define MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__F1_REG CYREG_B0_UDB07_F1
#define MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define MDIO_Interface_bMDIO_Advanced_AddrComp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define MDIO_Interface_bMDIO_Advanced_AddrComp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define MDIO_Interface_bMDIO_Advanced_AddrComp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define MDIO_Interface_bMDIO_Advanced_AddrComp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define MDIO_Interface_bMDIO_Advanced_AddrComp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define MDIO_Interface_bMDIO_Advanced_AddrComp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define MDIO_Interface_bMDIO_Advanced_AddrComp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define MDIO_Interface_bMDIO_Advanced_AddrComp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define MDIO_Interface_bMDIO_Advanced_AddrComp_u0__A0_REG CYREG_B0_UDB02_A0
#define MDIO_Interface_bMDIO_Advanced_AddrComp_u0__A1_REG CYREG_B0_UDB02_A1
#define MDIO_Interface_bMDIO_Advanced_AddrComp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define MDIO_Interface_bMDIO_Advanced_AddrComp_u0__D0_REG CYREG_B0_UDB02_D0
#define MDIO_Interface_bMDIO_Advanced_AddrComp_u0__D1_REG CYREG_B0_UDB02_D1
#define MDIO_Interface_bMDIO_Advanced_AddrComp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define MDIO_Interface_bMDIO_Advanced_AddrComp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define MDIO_Interface_bMDIO_Advanced_AddrComp_u0__F0_REG CYREG_B0_UDB02_F0
#define MDIO_Interface_bMDIO_Advanced_AddrComp_u0__F1_REG CYREG_B0_UDB02_F1
#define MDIO_Interface_bMDIO_Advanced_AddrComp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define MDIO_Interface_bMDIO_Advanced_AddrComp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define MDIO_Interface_bMDIO_Advanced_AddrComp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define MDIO_Interface_bMDIO_Advanced_AddrComp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define MDIO_Interface_bMDIO_Advanced_AddrComp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define MDIO_Interface_bMDIO_Advanced_AddrComp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define MDIO_Interface_bMDIO_Advanced_AddrComp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define MDIO_Interface_bMDIO_Advanced_AddrComp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define MDIO_Interface_bMDIO_Advanced_AddrComp_u1__A0_REG CYREG_B0_UDB03_A0
#define MDIO_Interface_bMDIO_Advanced_AddrComp_u1__A1_REG CYREG_B0_UDB03_A1
#define MDIO_Interface_bMDIO_Advanced_AddrComp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define MDIO_Interface_bMDIO_Advanced_AddrComp_u1__D0_REG CYREG_B0_UDB03_D0
#define MDIO_Interface_bMDIO_Advanced_AddrComp_u1__D1_REG CYREG_B0_UDB03_D1
#define MDIO_Interface_bMDIO_Advanced_AddrComp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define MDIO_Interface_bMDIO_Advanced_AddrComp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define MDIO_Interface_bMDIO_Advanced_AddrComp_u1__F0_REG CYREG_B0_UDB03_F0
#define MDIO_Interface_bMDIO_Advanced_AddrComp_u1__F1_REG CYREG_B0_UDB03_F1
#define MDIO_Interface_bMDIO_Advanced_CfgReg__1__MASK 0x02u
#define MDIO_Interface_bMDIO_Advanced_CfgReg__1__POS 1
#define MDIO_Interface_bMDIO_Advanced_CfgReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define MDIO_Interface_bMDIO_Advanced_CfgReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define MDIO_Interface_bMDIO_Advanced_CfgReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define MDIO_Interface_bMDIO_Advanced_CfgReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define MDIO_Interface_bMDIO_Advanced_CfgReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define MDIO_Interface_bMDIO_Advanced_CfgReg__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define MDIO_Interface_bMDIO_Advanced_CfgReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define MDIO_Interface_bMDIO_Advanced_CfgReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define MDIO_Interface_bMDIO_Advanced_CfgReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define MDIO_Interface_bMDIO_Advanced_CfgReg__2__MASK 0x04u
#define MDIO_Interface_bMDIO_Advanced_CfgReg__2__POS 2
#define MDIO_Interface_bMDIO_Advanced_CfgReg__3__MASK 0x08u
#define MDIO_Interface_bMDIO_Advanced_CfgReg__3__POS 3
#define MDIO_Interface_bMDIO_Advanced_CfgReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define MDIO_Interface_bMDIO_Advanced_CfgReg__CONTROL_REG CYREG_B0_UDB08_CTL
#define MDIO_Interface_bMDIO_Advanced_CfgReg__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define MDIO_Interface_bMDIO_Advanced_CfgReg__COUNT_REG CYREG_B0_UDB08_CTL
#define MDIO_Interface_bMDIO_Advanced_CfgReg__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define MDIO_Interface_bMDIO_Advanced_CfgReg__MASK 0x0Eu
#define MDIO_Interface_bMDIO_Advanced_CfgReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define MDIO_Interface_bMDIO_Advanced_CfgReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define MDIO_Interface_bMDIO_Advanced_CfgReg__PERIOD_REG CYREG_B0_UDB08_MSK
#define MDIO_Interface_bMDIO_Advanced_DataWidthCfg__0__MASK 0x01u
#define MDIO_Interface_bMDIO_Advanced_DataWidthCfg__0__POS 0
#define MDIO_Interface_bMDIO_Advanced_DataWidthCfg__1__MASK 0x02u
#define MDIO_Interface_bMDIO_Advanced_DataWidthCfg__1__POS 1
#define MDIO_Interface_bMDIO_Advanced_DataWidthCfg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define MDIO_Interface_bMDIO_Advanced_DataWidthCfg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define MDIO_Interface_bMDIO_Advanced_DataWidthCfg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define MDIO_Interface_bMDIO_Advanced_DataWidthCfg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define MDIO_Interface_bMDIO_Advanced_DataWidthCfg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define MDIO_Interface_bMDIO_Advanced_DataWidthCfg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define MDIO_Interface_bMDIO_Advanced_DataWidthCfg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define MDIO_Interface_bMDIO_Advanced_DataWidthCfg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define MDIO_Interface_bMDIO_Advanced_DataWidthCfg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define MDIO_Interface_bMDIO_Advanced_DataWidthCfg__2__MASK 0x04u
#define MDIO_Interface_bMDIO_Advanced_DataWidthCfg__2__POS 2
#define MDIO_Interface_bMDIO_Advanced_DataWidthCfg__3__MASK 0x08u
#define MDIO_Interface_bMDIO_Advanced_DataWidthCfg__3__POS 3
#define MDIO_Interface_bMDIO_Advanced_DataWidthCfg__4__MASK 0x10u
#define MDIO_Interface_bMDIO_Advanced_DataWidthCfg__4__POS 4
#define MDIO_Interface_bMDIO_Advanced_DataWidthCfg__5__MASK 0x20u
#define MDIO_Interface_bMDIO_Advanced_DataWidthCfg__5__POS 5
#define MDIO_Interface_bMDIO_Advanced_DataWidthCfg__6__MASK 0x40u
#define MDIO_Interface_bMDIO_Advanced_DataWidthCfg__6__POS 6
#define MDIO_Interface_bMDIO_Advanced_DataWidthCfg__7__MASK 0x80u
#define MDIO_Interface_bMDIO_Advanced_DataWidthCfg__7__POS 7
#define MDIO_Interface_bMDIO_Advanced_DataWidthCfg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define MDIO_Interface_bMDIO_Advanced_DataWidthCfg__CONTROL_REG CYREG_B0_UDB11_CTL
#define MDIO_Interface_bMDIO_Advanced_DataWidthCfg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define MDIO_Interface_bMDIO_Advanced_DataWidthCfg__COUNT_REG CYREG_B0_UDB11_CTL
#define MDIO_Interface_bMDIO_Advanced_DataWidthCfg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define MDIO_Interface_bMDIO_Advanced_DataWidthCfg__MASK 0xFFu
#define MDIO_Interface_bMDIO_Advanced_DataWidthCfg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define MDIO_Interface_bMDIO_Advanced_DataWidthCfg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define MDIO_Interface_bMDIO_Advanced_DataWidthCfg__PERIOD_REG CYREG_B0_UDB11_MSK
#define MDIO_Interface_bMDIO_Advanced_FwAlu_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define MDIO_Interface_bMDIO_Advanced_FwAlu_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define MDIO_Interface_bMDIO_Advanced_FwAlu_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define MDIO_Interface_bMDIO_Advanced_FwAlu_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define MDIO_Interface_bMDIO_Advanced_FwAlu_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define MDIO_Interface_bMDIO_Advanced_FwAlu_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define MDIO_Interface_bMDIO_Advanced_FwAlu_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define MDIO_Interface_bMDIO_Advanced_FwAlu_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define MDIO_Interface_bMDIO_Advanced_FwAlu_u0__A0_REG CYREG_B0_UDB09_A0
#define MDIO_Interface_bMDIO_Advanced_FwAlu_u0__A1_REG CYREG_B0_UDB09_A1
#define MDIO_Interface_bMDIO_Advanced_FwAlu_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define MDIO_Interface_bMDIO_Advanced_FwAlu_u0__D0_REG CYREG_B0_UDB09_D0
#define MDIO_Interface_bMDIO_Advanced_FwAlu_u0__D1_REG CYREG_B0_UDB09_D1
#define MDIO_Interface_bMDIO_Advanced_FwAlu_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define MDIO_Interface_bMDIO_Advanced_FwAlu_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define MDIO_Interface_bMDIO_Advanced_FwAlu_u0__F0_REG CYREG_B0_UDB09_F0
#define MDIO_Interface_bMDIO_Advanced_FwAlu_u0__F1_REG CYREG_B0_UDB09_F1
#define MDIO_Interface_bMDIO_Advanced_FwAlu_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define MDIO_Interface_bMDIO_Advanced_FwAlu_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define MDIO_Interface_bMDIO_Advanced_FwAlu_u1__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define MDIO_Interface_bMDIO_Advanced_FwAlu_u1__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define MDIO_Interface_bMDIO_Advanced_FwAlu_u1__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define MDIO_Interface_bMDIO_Advanced_FwAlu_u1__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define MDIO_Interface_bMDIO_Advanced_FwAlu_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define MDIO_Interface_bMDIO_Advanced_FwAlu_u1__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define MDIO_Interface_bMDIO_Advanced_FwAlu_u1__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define MDIO_Interface_bMDIO_Advanced_FwAlu_u1__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define MDIO_Interface_bMDIO_Advanced_FwAlu_u1__A0_REG CYREG_B0_UDB10_A0
#define MDIO_Interface_bMDIO_Advanced_FwAlu_u1__A1_REG CYREG_B0_UDB10_A1
#define MDIO_Interface_bMDIO_Advanced_FwAlu_u1__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define MDIO_Interface_bMDIO_Advanced_FwAlu_u1__D0_REG CYREG_B0_UDB10_D0
#define MDIO_Interface_bMDIO_Advanced_FwAlu_u1__D1_REG CYREG_B0_UDB10_D1
#define MDIO_Interface_bMDIO_Advanced_FwAlu_u1__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define MDIO_Interface_bMDIO_Advanced_FwAlu_u1__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define MDIO_Interface_bMDIO_Advanced_FwAlu_u1__F0_REG CYREG_B0_UDB10_F0
#define MDIO_Interface_bMDIO_Advanced_FwAlu_u1__F1_REG CYREG_B0_UDB10_F1
#define MDIO_Interface_bMDIO_Advanced_FwDmaStatus__0__MASK 0x01u
#define MDIO_Interface_bMDIO_Advanced_FwDmaStatus__0__POS 0
#define MDIO_Interface_bMDIO_Advanced_FwDmaStatus__1__MASK 0x02u
#define MDIO_Interface_bMDIO_Advanced_FwDmaStatus__1__POS 1
#define MDIO_Interface_bMDIO_Advanced_FwDmaStatus__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define MDIO_Interface_bMDIO_Advanced_FwDmaStatus__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define MDIO_Interface_bMDIO_Advanced_FwDmaStatus__MASK 0x03u
#define MDIO_Interface_bMDIO_Advanced_FwDmaStatus__MASK_REG CYREG_B0_UDB10_MSK
#define MDIO_Interface_bMDIO_Advanced_FwDmaStatus__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define MDIO_Interface_bMDIO_Advanced_FwDmaStatus__STATUS_REG CYREG_B0_UDB10_ST
#define MDIO_Interface_bMDIO_Advanced_MemTypeCfg__0__MASK 0x01u
#define MDIO_Interface_bMDIO_Advanced_MemTypeCfg__0__POS 0
#define MDIO_Interface_bMDIO_Advanced_MemTypeCfg__1__MASK 0x02u
#define MDIO_Interface_bMDIO_Advanced_MemTypeCfg__1__POS 1
#define MDIO_Interface_bMDIO_Advanced_MemTypeCfg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define MDIO_Interface_bMDIO_Advanced_MemTypeCfg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define MDIO_Interface_bMDIO_Advanced_MemTypeCfg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define MDIO_Interface_bMDIO_Advanced_MemTypeCfg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define MDIO_Interface_bMDIO_Advanced_MemTypeCfg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define MDIO_Interface_bMDIO_Advanced_MemTypeCfg__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define MDIO_Interface_bMDIO_Advanced_MemTypeCfg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define MDIO_Interface_bMDIO_Advanced_MemTypeCfg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define MDIO_Interface_bMDIO_Advanced_MemTypeCfg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define MDIO_Interface_bMDIO_Advanced_MemTypeCfg__2__MASK 0x04u
#define MDIO_Interface_bMDIO_Advanced_MemTypeCfg__2__POS 2
#define MDIO_Interface_bMDIO_Advanced_MemTypeCfg__3__MASK 0x08u
#define MDIO_Interface_bMDIO_Advanced_MemTypeCfg__3__POS 3
#define MDIO_Interface_bMDIO_Advanced_MemTypeCfg__4__MASK 0x10u
#define MDIO_Interface_bMDIO_Advanced_MemTypeCfg__4__POS 4
#define MDIO_Interface_bMDIO_Advanced_MemTypeCfg__5__MASK 0x20u
#define MDIO_Interface_bMDIO_Advanced_MemTypeCfg__5__POS 5
#define MDIO_Interface_bMDIO_Advanced_MemTypeCfg__6__MASK 0x40u
#define MDIO_Interface_bMDIO_Advanced_MemTypeCfg__6__POS 6
#define MDIO_Interface_bMDIO_Advanced_MemTypeCfg__7__MASK 0x80u
#define MDIO_Interface_bMDIO_Advanced_MemTypeCfg__7__POS 7
#define MDIO_Interface_bMDIO_Advanced_MemTypeCfg__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define MDIO_Interface_bMDIO_Advanced_MemTypeCfg__CONTROL_REG CYREG_B0_UDB01_CTL
#define MDIO_Interface_bMDIO_Advanced_MemTypeCfg__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define MDIO_Interface_bMDIO_Advanced_MemTypeCfg__COUNT_REG CYREG_B0_UDB01_CTL
#define MDIO_Interface_bMDIO_Advanced_MemTypeCfg__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define MDIO_Interface_bMDIO_Advanced_MemTypeCfg__MASK 0xFFu
#define MDIO_Interface_bMDIO_Advanced_MemTypeCfg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define MDIO_Interface_bMDIO_Advanced_MemTypeCfg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define MDIO_Interface_bMDIO_Advanced_MemTypeCfg__PERIOD_REG CYREG_B0_UDB01_MSK
#define MDIO_Interface_bMDIO_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define MDIO_Interface_bMDIO_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define MDIO_Interface_bMDIO_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define MDIO_Interface_bMDIO_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define MDIO_Interface_bMDIO_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define MDIO_Interface_bMDIO_BitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define MDIO_Interface_bMDIO_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define MDIO_Interface_bMDIO_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define MDIO_Interface_bMDIO_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define MDIO_Interface_bMDIO_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define MDIO_Interface_bMDIO_BitCounter__CONTROL_REG CYREG_B1_UDB10_CTL
#define MDIO_Interface_bMDIO_BitCounter__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define MDIO_Interface_bMDIO_BitCounter__COUNT_REG CYREG_B1_UDB10_CTL
#define MDIO_Interface_bMDIO_BitCounter__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define MDIO_Interface_bMDIO_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define MDIO_Interface_bMDIO_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define MDIO_Interface_bMDIO_BitCounter__PERIOD_REG CYREG_B1_UDB10_MSK
#define MDIO_Interface_bMDIO_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define MDIO_Interface_bMDIO_BitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define MDIO_Interface_bMDIO_BitCounter_ST__MASK_REG CYREG_B1_UDB10_MSK
#define MDIO_Interface_bMDIO_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define MDIO_Interface_bMDIO_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define MDIO_Interface_bMDIO_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define MDIO_Interface_bMDIO_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define MDIO_Interface_bMDIO_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define MDIO_Interface_bMDIO_BitCounter_ST__STATUS_REG CYREG_B1_UDB10_ST
#define MDIO_Interface_bMDIO_CtlReg__0__MASK 0x01u
#define MDIO_Interface_bMDIO_CtlReg__0__POS 0
#define MDIO_Interface_bMDIO_CtlReg__1__MASK 0x02u
#define MDIO_Interface_bMDIO_CtlReg__1__POS 1
#define MDIO_Interface_bMDIO_CtlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define MDIO_Interface_bMDIO_CtlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define MDIO_Interface_bMDIO_CtlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define MDIO_Interface_bMDIO_CtlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define MDIO_Interface_bMDIO_CtlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define MDIO_Interface_bMDIO_CtlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define MDIO_Interface_bMDIO_CtlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define MDIO_Interface_bMDIO_CtlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define MDIO_Interface_bMDIO_CtlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define MDIO_Interface_bMDIO_CtlReg__2__MASK 0x04u
#define MDIO_Interface_bMDIO_CtlReg__2__POS 2
#define MDIO_Interface_bMDIO_CtlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define MDIO_Interface_bMDIO_CtlReg__CONTROL_REG CYREG_B1_UDB08_CTL
#define MDIO_Interface_bMDIO_CtlReg__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define MDIO_Interface_bMDIO_CtlReg__COUNT_REG CYREG_B1_UDB08_CTL
#define MDIO_Interface_bMDIO_CtlReg__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define MDIO_Interface_bMDIO_CtlReg__MASK 0x07u
#define MDIO_Interface_bMDIO_CtlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define MDIO_Interface_bMDIO_CtlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define MDIO_Interface_bMDIO_CtlReg__PERIOD_REG CYREG_B1_UDB08_MSK
#define MDIO_Interface_bMDIO_MdioDp_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define MDIO_Interface_bMDIO_MdioDp_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define MDIO_Interface_bMDIO_MdioDp_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define MDIO_Interface_bMDIO_MdioDp_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define MDIO_Interface_bMDIO_MdioDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define MDIO_Interface_bMDIO_MdioDp_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define MDIO_Interface_bMDIO_MdioDp_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define MDIO_Interface_bMDIO_MdioDp_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define MDIO_Interface_bMDIO_MdioDp_u0__A0_REG CYREG_B1_UDB10_A0
#define MDIO_Interface_bMDIO_MdioDp_u0__A1_REG CYREG_B1_UDB10_A1
#define MDIO_Interface_bMDIO_MdioDp_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define MDIO_Interface_bMDIO_MdioDp_u0__D0_REG CYREG_B1_UDB10_D0
#define MDIO_Interface_bMDIO_MdioDp_u0__D1_REG CYREG_B1_UDB10_D1
#define MDIO_Interface_bMDIO_MdioDp_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define MDIO_Interface_bMDIO_MdioDp_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define MDIO_Interface_bMDIO_MdioDp_u0__F0_REG CYREG_B1_UDB10_F0
#define MDIO_Interface_bMDIO_MdioDp_u0__F1_REG CYREG_B1_UDB10_F1
#define MDIO_Interface_bMDIO_MdioDp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define MDIO_Interface_bMDIO_MdioDp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define MDIO_Interface_bMDIO_MdioDp_u1__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define MDIO_Interface_bMDIO_MdioDp_u1__A0_REG CYREG_B1_UDB11_A0
#define MDIO_Interface_bMDIO_MdioDp_u1__A1_REG CYREG_B1_UDB11_A1
#define MDIO_Interface_bMDIO_MdioDp_u1__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define MDIO_Interface_bMDIO_MdioDp_u1__D0_REG CYREG_B1_UDB11_D0
#define MDIO_Interface_bMDIO_MdioDp_u1__D1_REG CYREG_B1_UDB11_D1
#define MDIO_Interface_bMDIO_MdioDp_u1__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define MDIO_Interface_bMDIO_MdioDp_u1__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define MDIO_Interface_bMDIO_MdioDp_u1__F0_REG CYREG_B1_UDB11_F0
#define MDIO_Interface_bMDIO_MdioDp_u1__F1_REG CYREG_B1_UDB11_F1

/* MDIO_Interface_CfgDMA1 */
#define MDIO_Interface_CfgDMA1__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define MDIO_Interface_CfgDMA1__DRQ_NUMBER 1u
#define MDIO_Interface_CfgDMA1__NUMBEROF_TDS 0u
#define MDIO_Interface_CfgDMA1__PRIORITY 2u
#define MDIO_Interface_CfgDMA1__TERMIN_EN 0u
#define MDIO_Interface_CfgDMA1__TERMIN_SEL 0u
#define MDIO_Interface_CfgDMA1__TERMOUT0_EN 1u
#define MDIO_Interface_CfgDMA1__TERMOUT0_SEL 1u
#define MDIO_Interface_CfgDMA1__TERMOUT1_EN 0u
#define MDIO_Interface_CfgDMA1__TERMOUT1_SEL 0u

/* MDIO_Interface_CfgDMA2 */
#define MDIO_Interface_CfgDMA2__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define MDIO_Interface_CfgDMA2__DRQ_NUMBER 2u
#define MDIO_Interface_CfgDMA2__NUMBEROF_TDS 0u
#define MDIO_Interface_CfgDMA2__PRIORITY 2u
#define MDIO_Interface_CfgDMA2__TERMIN_EN 0u
#define MDIO_Interface_CfgDMA2__TERMIN_SEL 0u
#define MDIO_Interface_CfgDMA2__TERMOUT0_EN 0u
#define MDIO_Interface_CfgDMA2__TERMOUT0_SEL 0u
#define MDIO_Interface_CfgDMA2__TERMOUT1_EN 0u
#define MDIO_Interface_CfgDMA2__TERMOUT1_SEL 0u

/* MDIO_Interface_EndAddrDMA */
#define MDIO_Interface_EndAddrDMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define MDIO_Interface_EndAddrDMA__DRQ_NUMBER 3u
#define MDIO_Interface_EndAddrDMA__NUMBEROF_TDS 0u
#define MDIO_Interface_EndAddrDMA__PRIORITY 2u
#define MDIO_Interface_EndAddrDMA__TERMIN_EN 0u
#define MDIO_Interface_EndAddrDMA__TERMIN_SEL 0u
#define MDIO_Interface_EndAddrDMA__TERMOUT0_EN 0u
#define MDIO_Interface_EndAddrDMA__TERMOUT0_SEL 0u
#define MDIO_Interface_EndAddrDMA__TERMOUT1_EN 0u
#define MDIO_Interface_EndAddrDMA__TERMOUT1_SEL 0u

/* MDIO_Interface_FwDMA1 */
#define MDIO_Interface_FwDMA1__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define MDIO_Interface_FwDMA1__DRQ_NUMBER 4u
#define MDIO_Interface_FwDMA1__NUMBEROF_TDS 0u
#define MDIO_Interface_FwDMA1__PRIORITY 2u
#define MDIO_Interface_FwDMA1__TERMIN_EN 0u
#define MDIO_Interface_FwDMA1__TERMIN_SEL 0u
#define MDIO_Interface_FwDMA1__TERMOUT0_EN 1u
#define MDIO_Interface_FwDMA1__TERMOUT0_SEL 4u
#define MDIO_Interface_FwDMA1__TERMOUT1_EN 0u
#define MDIO_Interface_FwDMA1__TERMOUT1_SEL 0u

/* MDIO_Interface_FwDMA2 */
#define MDIO_Interface_FwDMA2__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define MDIO_Interface_FwDMA2__DRQ_NUMBER 5u
#define MDIO_Interface_FwDMA2__NUMBEROF_TDS 0u
#define MDIO_Interface_FwDMA2__PRIORITY 2u
#define MDIO_Interface_FwDMA2__TERMIN_EN 0u
#define MDIO_Interface_FwDMA2__TERMIN_SEL 0u
#define MDIO_Interface_FwDMA2__TERMOUT0_EN 1u
#define MDIO_Interface_FwDMA2__TERMOUT0_SEL 5u
#define MDIO_Interface_FwDMA2__TERMOUT1_EN 0u
#define MDIO_Interface_FwDMA2__TERMOUT1_SEL 0u

/* MDIO_Interface_InfoDMA */
#define MDIO_Interface_InfoDMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define MDIO_Interface_InfoDMA__DRQ_NUMBER 6u
#define MDIO_Interface_InfoDMA__NUMBEROF_TDS 0u
#define MDIO_Interface_InfoDMA__PRIORITY 2u
#define MDIO_Interface_InfoDMA__TERMIN_EN 0u
#define MDIO_Interface_InfoDMA__TERMIN_SEL 0u
#define MDIO_Interface_InfoDMA__TERMOUT0_EN 1u
#define MDIO_Interface_InfoDMA__TERMOUT0_SEL 6u
#define MDIO_Interface_InfoDMA__TERMOUT1_EN 0u
#define MDIO_Interface_InfoDMA__TERMOUT1_SEL 0u

/* MDIO_Interface_RdDMA */
#define MDIO_Interface_RdDMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define MDIO_Interface_RdDMA__DRQ_NUMBER 7u
#define MDIO_Interface_RdDMA__NUMBEROF_TDS 0u
#define MDIO_Interface_RdDMA__PRIORITY 2u
#define MDIO_Interface_RdDMA__TERMIN_EN 0u
#define MDIO_Interface_RdDMA__TERMIN_SEL 0u
#define MDIO_Interface_RdDMA__TERMOUT0_EN 0u
#define MDIO_Interface_RdDMA__TERMOUT0_SEL 0u
#define MDIO_Interface_RdDMA__TERMOUT1_EN 0u
#define MDIO_Interface_RdDMA__TERMOUT1_SEL 0u

/* MDIO_Interface_StartAddrDMA */
#define MDIO_Interface_StartAddrDMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL2
#define MDIO_Interface_StartAddrDMA__DRQ_NUMBER 8u
#define MDIO_Interface_StartAddrDMA__NUMBEROF_TDS 0u
#define MDIO_Interface_StartAddrDMA__PRIORITY 2u
#define MDIO_Interface_StartAddrDMA__TERMIN_EN 0u
#define MDIO_Interface_StartAddrDMA__TERMIN_SEL 0u
#define MDIO_Interface_StartAddrDMA__TERMOUT0_EN 0u
#define MDIO_Interface_StartAddrDMA__TERMOUT0_SEL 0u
#define MDIO_Interface_StartAddrDMA__TERMOUT1_EN 0u
#define MDIO_Interface_StartAddrDMA__TERMOUT1_SEL 0u

/* MDIO_Interface_WrDMA */
#define MDIO_Interface_WrDMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL2
#define MDIO_Interface_WrDMA__DRQ_NUMBER 9u
#define MDIO_Interface_WrDMA__NUMBEROF_TDS 0u
#define MDIO_Interface_WrDMA__PRIORITY 2u
#define MDIO_Interface_WrDMA__TERMIN_EN 0u
#define MDIO_Interface_WrDMA__TERMIN_SEL 0u
#define MDIO_Interface_WrDMA__TERMOUT0_EN 1u
#define MDIO_Interface_WrDMA__TERMOUT0_SEL 9u
#define MDIO_Interface_WrDMA__TERMOUT1_EN 0u
#define MDIO_Interface_WrDMA__TERMOUT1_SEL 0u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "cfp_reader"
#define CY_VERSION "PSoC Creator  4.0"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 12u
#define CYDEV_CHIP_DIE_PSOC5LP 19u
#define CYDEV_CHIP_DIE_PSOC5TM 20u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 4u
#define CYDEV_CHIP_FAMILY_FM3 5u
#define CYDEV_CHIP_FAMILY_FM4 6u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 12u
#define CYDEV_CHIP_MEMBER_4C 18u
#define CYDEV_CHIP_MEMBER_4D 8u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 13u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 11u
#define CYDEV_CHIP_MEMBER_4I 17u
#define CYDEV_CHIP_MEMBER_4J 9u
#define CYDEV_CHIP_MEMBER_4K 10u
#define CYDEV_CHIP_MEMBER_4L 16u
#define CYDEV_CHIP_MEMBER_4M 15u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4P 14u
#define CYDEV_CHIP_MEMBER_4Q 7u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 20u
#define CYDEV_CHIP_MEMBER_5B 19u
#define CYDEV_CHIP_MEMBER_FM3 24u
#define CYDEV_CHIP_MEMBER_FM4 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000000Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO0 3.3
#define CYDEV_VDDIO0_MV 3300
#define CYDEV_VDDIO1 3.3
#define CYDEV_VDDIO1_MV 3300
#define CYDEV_VDDIO2 3.3
#define CYDEV_VDDIO2_MV 3300
#define CYDEV_VDDIO3 3.3
#define CYDEV_VDDIO3_MV 3300
#define CYDEV_VIO0 3.3
#define CYDEV_VIO0_MV 3300
#define CYDEV_VIO1 3.3
#define CYDEV_VIO1_MV 3300
#define CYDEV_VIO2 3.3
#define CYDEV_VIO2_MV 3300
#define CYDEV_VIO3 3.3
#define CYDEV_VIO3_MV 3300
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define Dedicated_Output__INTTYPE CYREG_PICU3_INTTYPE7
#define Dedicated_Output__MASK 0x80u
#define Dedicated_Output__PC CYREG_PRT3_PC7
#define Dedicated_Output__PORT 3u
#define Dedicated_Output__SHIFT 7u
#define DMA_CHANNELS_USED__MASK0 0x000003FFu
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
