#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021e8c3f6b00 .scope module, "uart_tx_core" "uart_tx_core" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tx_start";
    .port_info 3 /INPUT 8 "tx_data";
    .port_info 4 /INPUT 1 "baud_tick_16x";
    .port_info 5 /OUTPUT 1 "tx";
    .port_info 6 /OUTPUT 1 "tx_busy";
P_0000021e8c3f6c90 .param/l "DATA" 1 2 17, C4<10>;
P_0000021e8c3f6cc8 .param/l "DATA_BITS" 0 2 2, +C4<00000000000000000000000000001000>;
P_0000021e8c3f6d00 .param/l "IDLE" 1 2 15, C4<00>;
P_0000021e8c3f6d38 .param/l "START" 1 2 16, C4<01>;
P_0000021e8c3f6d70 .param/l "STOP" 1 2 18, C4<11>;
P_0000021e8c3f6da8 .param/l "STOP_BITS" 0 2 3, +C4<00000000000000000000000000000001>;
o0000021e8c452f78 .functor BUFZ 1, C4<z>; HiZ drive
v0000021e8c3f7110_0 .net "baud_tick_16x", 0 0, o0000021e8c452f78;  0 drivers
v0000021e8c3f6df0_0 .var "bit_cnt", 3 0;
o0000021e8c452fd8 .functor BUFZ 1, C4<z>; HiZ drive
v0000021e8c3f6e90_0 .net "clk", 0 0, o0000021e8c452fd8;  0 drivers
o0000021e8c453008 .functor BUFZ 1, C4<z>; HiZ drive
v0000021e8c3fbdb0_0 .net "rst_n", 0 0, o0000021e8c453008;  0 drivers
v0000021e8c3fbe50_0 .var "shift_reg", 7 0;
v0000021e8c3fbef0_0 .var "state", 1 0;
v0000021e8c4442e0_0 .var "stop_cnt", 0 0;
v0000021e8c444380_0 .var "tick_cnt", 3 0;
v0000021e8c444420_0 .var "tx", 0 0;
v0000021e8c4444c0_0 .var "tx_busy", 0 0;
o0000021e8c453158 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000021e8c444560_0 .net "tx_data", 7 0, o0000021e8c453158;  0 drivers
o0000021e8c453188 .functor BUFZ 1, C4<z>; HiZ drive
v0000021e8c49a810_0 .net "tx_start", 0 0, o0000021e8c453188;  0 drivers
E_0000021e8c3fa6a0/0 .event negedge, v0000021e8c3fbdb0_0;
E_0000021e8c3fa6a0/1 .event posedge, v0000021e8c3f6e90_0;
E_0000021e8c3fa6a0 .event/or E_0000021e8c3fa6a0/0, E_0000021e8c3fa6a0/1;
    .scope S_0000021e8c3f6b00;
T_0 ;
    %wait E_0000021e8c3fa6a0;
    %load/vec4 v0000021e8c3fbdb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021e8c3fbef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021e8c444420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021e8c4444c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021e8c3f6df0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021e8c3fbe50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021e8c4442e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021e8c444380_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021e8c3fbef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021e8c3fbef0_0, 0;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021e8c444420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021e8c4444c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021e8c444380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021e8c3f6df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021e8c4442e0_0, 0;
    %load/vec4 v0000021e8c49a810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0000021e8c444560_0;
    %assign/vec4 v0000021e8c3fbe50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021e8c4444c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021e8c3fbef0_0, 0;
T_0.8 ;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021e8c444420_0, 0;
    %load/vec4 v0000021e8c3f7110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v0000021e8c444380_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021e8c444380_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021e8c3fbef0_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0000021e8c444380_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021e8c444380_0, 0;
T_0.13 ;
T_0.10 ;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0000021e8c3fbe50_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000021e8c444420_0, 0;
    %load/vec4 v0000021e8c3f7110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %load/vec4 v0000021e8c444380_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_0.16, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021e8c444380_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000021e8c3fbe50_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000021e8c3fbe50_0, 0;
    %load/vec4 v0000021e8c3f6df0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_0.18, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000021e8c3fbef0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021e8c3f6df0_0, 0;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v0000021e8c3f6df0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021e8c3f6df0_0, 0;
T_0.19 ;
    %jmp T_0.17;
T_0.16 ;
    %load/vec4 v0000021e8c444380_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021e8c444380_0, 0;
T_0.17 ;
T_0.14 ;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021e8c444420_0, 0;
    %load/vec4 v0000021e8c3f7110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.20, 8;
    %load/vec4 v0000021e8c444380_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_0.22, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021e8c444380_0, 0;
    %load/vec4 v0000021e8c4442e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.24, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021e8c3fbef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021e8c4444c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021e8c4442e0_0, 0;
    %jmp T_0.25;
T_0.24 ;
    %load/vec4 v0000021e8c4442e0_0;
    %addi 1, 0, 1;
    %assign/vec4 v0000021e8c4442e0_0, 0;
T_0.25 ;
    %jmp T_0.23;
T_0.22 ;
    %load/vec4 v0000021e8c444380_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021e8c444380_0, 0;
T_0.23 ;
T_0.20 ;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "d:\CTWIntern\Training\UART_TX\uart_tx_core.v";
