// Seed: 1543335025
module module_0 (
    id_1
);
  input wire id_1;
  assign id_2 = id_2 / id_1;
  module_2(
      id_2, id_2, id_1, id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_2
  );
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input wire id_2
);
  wire id_4;
  wand id_5;
  tri0 id_6;
  assign id_5 = 1'b0;
  assign id_6 = id_4 < 1;
  module_0(
      id_5
  ); id_7 :
  assert property (@(posedge 1 or posedge id_0) id_4)
  else;
endmodule
program module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_15;
  assign id_6 = 1;
endprogram
