<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,    52, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 7242, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 2847, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline, 2815, user inline pragmas are applied</column>
            <column name="">(4) simplification, 2738, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 2759, user array partition pragmas are applied</column>
            <column name="">(2) simplification, 2177, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate , 2177, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape, 2177, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 2228, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification, 2231, loop and instruction simplification</column>
            <column name="">(2) parallelization, 2281, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 2399, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 2216, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 2112, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 2120, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="conv2d_3x3" col1="conv2d_hls.cpp:224" col2="52" col3="2738" col4="2228" col5="2216" col6="2120">
                    <row id="9" col0="data_unpacket" col1="conv2d_hls.cpp:128" col2="" col3="100" col4="114" col5="86" col6="78"/>
                    <row id="6" col0="image_filter" col1="conv2d_hls.cpp:181" col2="" col3="2577" col4="2016" col5="1903" col6="1907">
                        <row id="11" col0="shift_register" col1="conv2d_hls.cpp:53" col2="" col3="2523" col3_disp="2,523 (3 calls)" col4="1962" col4_disp="1,962 (3 calls)" col5="578" col6="578">
                            <row id="7" col0="sobelConvolve" col1="conv2d_hls.cpp:26" col2="" col3="1275" col3_disp="1,275 (3 calls)" col4="1125" col4_disp="1,125 (3 calls)" col5="375" col6="375"/>
                        </row>
                    </row>
                    <row id="5" col0="data_packet" col1="conv2d_hls.cpp:153" col2="" col3="50" col4="79" col5="196" col6="98"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

