// Seed: 3169036246
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output supply0 id_2;
  input wire id_1;
  assign id_2 = -1;
  id_4 :
  assert property (@(posedge id_4) id_1)
  else release id_4;
  logic [-1 : -1] id_5 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd28,
    parameter id_4 = 32'd88
) (
    input tri0 id_0,
    output wire id_1,
    output tri0 id_2,
    input wire _id_3
    , id_15,
    output tri1 _id_4,
    input wor id_5,
    output tri0 id_6,
    input uwire id_7,
    input supply1 id_8,
    output tri id_9,
    input tri0 id_10,
    output tri id_11,
    input wor id_12,
    output tri0 id_13
);
  always @(posedge 1'h0 or posedge id_3);
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15
  );
  assign modCall_1.id_5 = 0;
  logic [1 : id_4] id_16;
  wire [id_3 : 1] id_17 = id_3;
  wor id_18 = -1;
endmodule
