$date
	Fri Sep 29 14:08:06 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module lab2_q2a_tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module obj $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ g1 $end
$var wire 1 ! out $end
$var wire 1 % w1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
z$
0#
0"
z!
$end
#10
1%
1#
#20
0#
1"
#30
1#
#40
