\BOOKMARK [0][-]{chapter.1}{PC to CRU serial interface}{}% 1
\BOOKMARK [1][-]{section.1.1}{ISSP and the GBT control signals}{chapter.1}% 2
\BOOKMARK [1][-]{section.1.2}{Readily available standards}{chapter.1}% 3
\BOOKMARK [1][-]{section.1.3}{User defined communication}{chapter.1}% 4
\BOOKMARK [1][-]{section.1.4}{Duplex systems}{chapter.1}% 5
\BOOKMARK [1][-]{section.1.5}{Choosing communication protocol}{chapter.1}% 6
\BOOKMARK [0][-]{chapter.2}{Hardware design on the FPGA side}{}% 7
\BOOKMARK [1][-]{section.2.1}{Specification}{chapter.2}% 8
\BOOKMARK [1][-]{section.2.2}{Transmission protocol: RS-232}{chapter.2}% 9
\BOOKMARK [1][-]{section.2.3}{Hardware Components}{chapter.2}% 10
\BOOKMARK [2][-]{subsection.2.3.1}{UART}{section.2.3}% 11
\BOOKMARK [2][-]{subsection.2.3.2}{UART oversampling and the Baud Rate Generator}{section.2.3}% 12
\BOOKMARK [2][-]{subsection.2.3.3}{UART Receiver}{section.2.3}% 13
\BOOKMARK [2][-]{subsection.2.3.4}{UART Transmitter}{section.2.3}% 14
\BOOKMARK [2][-]{subsection.2.3.5}{FIFO buffers}{section.2.3}% 15
\BOOKMARK [2][-]{subsection.2.3.6}{UART decoder}{section.2.3}% 16
\BOOKMARK [0][-]{chapter.3}{Software on the PC side}{}% 17
\BOOKMARK [1][-]{section.3.1}{Specification}{chapter.3}% 18
\BOOKMARK [1][-]{section.3.2}{Non-standard libraries}{chapter.3}% 19
\BOOKMARK [2][-]{subsection.3.2.1}{RS232}{section.3.2}% 20
\BOOKMARK [2][-]{subsection.3.2.2}{Timer}{section.3.2}% 21
\BOOKMARK [2][-]{subsection.3.2.3}{Signals}{section.3.2}% 22
\BOOKMARK [1][-]{section.3.3}{Software structure and flowchart}{chapter.3}% 23
\BOOKMARK [1][-]{section.3.4}{Conclusion and Discussion}{chapter.3}% 24
\BOOKMARK [2][-]{subsection.3.4.1}{Notable problems}{section.3.4}% 25
