Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:00:25 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -file postRoute.timing.rpt
| Design       : system
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.900ns  (required time - arrival time)
  Source:                 reg_file/inst1/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_mem/dmem_replace/mem_reg_bram_0__5/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 2.701ns (42.982%)  route 3.583ns (57.018%))
  Logic Levels:           18  (LUT3=1 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 7.356 - 5.000 ) 
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.702ns (routing 0.511ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.465ns, distribution 1.061ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.952    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=346, routed)         1.702     2.721    reg_file/inst1/clk_IBUF_BUFG
    RAMB36_X6Y19                                                      r  reg_file/inst1/mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.047     3.768 r  reg_file/inst1/mem_reg_bram_0/DOUTBDOUT[0]
                         net (fo=5, routed)           0.259     4.027    pipereg16/DOUTBDOUT[0]
    SLICE_X59Y95         LUT6 (Prop_LUT6_I1_O)        0.153     4.180 r  pipereg16/result_reg_i_46/O
                         net (fo=7, routed)           0.136     4.316    pipereg16/O5[0]
    SLICE_X59Y97         LUT5 (Prop_LUT5_I2_O)        0.100     4.416 r  pipereg16/mem_reg_bram_0_i_75/O
                         net (fo=2, routed)           0.235     4.651    ifetch/pc_reg/I28
    SLICE_X60Y96         LUT6 (Prop_LUT6_I4_O)        0.153     4.804 r  ifetch/pc_reg/mem_reg_bram_0_i_55/O
                         net (fo=5, routed)           0.141     4.945    pipereg14/I41
    SLICE_X60Y98         LUT6 (Prop_LUT6_I1_O)        0.035     4.980 r  pipereg14/mem_reg_bram_0_i_47__0/O
                         net (fo=3, routed)           0.130     5.110    pipereg14/n_0_mem_reg_bram_0_i_47__0
    SLICE_X60Y99         LUT6 (Prop_LUT6_I1_O)        0.061     5.171 f  pipereg14/mem_reg_bram_0_i_68__1/O
                         net (fo=5, routed)           0.284     5.455    pipereg14/n_0_mem_reg_bram_0_i_68__1
    SLICE_X63Y100        LUT6 (Prop_LUT6_I1_O)        0.062     5.517 r  pipereg14/mem_reg_bram_0_i_64/O
                         net (fo=5, routed)           0.141     5.658    pipereg14/n_0_mem_reg_bram_0_i_64
    SLICE_X63Y101        LUT6 (Prop_LUT6_I2_O)        0.115     5.773 r  pipereg14/mem_reg_bram_0_i_36__0/O
                         net (fo=5, routed)           0.059     5.832    pipereg14/n_0_mem_reg_bram_0_i_36__0
    SLICE_X63Y101        LUT6 (Prop_LUT6_I1_O)        0.062     5.894 r  pipereg14/mem_reg_bram_0__11_i_13__0/O
                         net (fo=5, routed)           0.212     6.106    pipereg14/n_0_mem_reg_bram_0__11_i_13__0
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.101     6.207 r  pipereg14/mem_reg_bram_0_i_182/O
                         net (fo=5, routed)           0.057     6.264    pipereg14/n_0_mem_reg_bram_0_i_182
    SLICE_X63Y104        LUT6 (Prop_LUT6_I1_O)        0.115     6.379 r  pipereg14/mem_reg_bram_0_i_175/O
                         net (fo=5, routed)           0.152     6.531    pipereg14/n_0_mem_reg_bram_0_i_175
    SLICE_X63Y102        LUT6 (Prop_LUT6_I3_O)        0.100     6.631 r  pipereg14/mem_reg_bram_0_i_226/O
                         net (fo=4, routed)           0.147     6.778    pipereg14/n_0_mem_reg_bram_0_i_226
    SLICE_X63Y104        LUT6 (Prop_LUT6_I2_O)        0.101     6.879 r  pipereg14/mem_reg_bram_0_i_225/O
                         net (fo=5, routed)           0.124     7.003    pipereg14/n_0_mem_reg_bram_0_i_225
    SLICE_X63Y103        LUT6 (Prop_LUT6_I3_O)        0.063     7.066 r  pipereg14/mem_reg_bram_0_i_220/O
                         net (fo=5, routed)           0.147     7.213    pipereg14/n_0_mem_reg_bram_0_i_220
    SLICE_X63Y105        LUT6 (Prop_LUT6_I3_O)        0.102     7.315 r  pipereg14/mem_reg_bram_0_i_217/O
                         net (fo=3, routed)           0.127     7.442    pipereg14/n_0_mem_reg_bram_0_i_217
    SLICE_X62Y105        LUT6 (Prop_LUT6_I3_O)        0.064     7.506 r  pipereg14/mem_reg_bram_0_i_212/O
                         net (fo=4, routed)           0.215     7.721    pipereg14/n_0_mem_reg_bram_0_i_212
    SLICE_X60Y105        LUT6 (Prop_LUT6_I3_O)        0.101     7.822 r  pipereg14/mem_reg_bram_0_i_122/O
                         net (fo=4, routed)           0.136     7.958    pipereg14/n_0_mem_reg_bram_0_i_122
    SLICE_X61Y105        LUT6 (Prop_LUT6_I3_O)        0.105     8.063 f  pipereg14/mem_reg_bram_0_i_63/O
                         net (fo=14, routed)          0.444     8.507    pipereg14/n_0_mem_reg_bram_0_i_63
    SLICE_X60Y124        LUT3 (Prop_LUT3_I2_O)        0.061     8.568 r  pipereg14/mem_reg_bram_0__5_i_5__0/O
                         net (fo=4, routed)           0.437     9.005    data_mem/dmem_replace/I20[0]
    RAMB36_X6Y28         RAMB36E2                                     r  data_mem/dmem_replace/mem_reg_bram_0__5/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AG12                                              0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     5.451 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     5.480    clk_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     5.503 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     5.771    clk_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     5.830 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=346, routed)         1.526     7.356    data_mem/dmem_replace/clk_IBUF_BUFG
    RAMB36_X6Y28                                                      r  data_mem/dmem_replace/mem_reg_bram_0__5/CLKARDCLK
                         clock pessimism              0.235     7.591    
                         clock uncertainty           -0.035     7.555    
    RAMB36_X6Y28         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_WEA[0])
                                                     -0.451     7.104    data_mem/dmem_replace/mem_reg_bram_0__5
  -------------------------------------------------------------------
                         required time                          7.104    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                 -1.900    




