0.6
2017.1
Apr 14 2017
19:10:27
D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/BRIDGE/bridge_1x2.v,1505293216,verilog,,,,bridge_1x2,,,../../../../../rtl/myCPU;../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/CONFREG/confreg.v,1506355160,verilog,,,,confreg,,,../../../../../rtl/myCPU;../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/ALU.v,1507538609,verilog,,,,alu,,,../../../../../rtl/myCPU;../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/EXE_stage.v,1507551967,verilog,,,D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/head.h,EXE_stage,,,../../../../../rtl/myCPU;../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/ID_stage.v,1507538610,verilog,,,D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/head.h,ID_stage,,,../../../../../rtl/myCPU;../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/IF_stage.v,1507538612,verilog,,,,IF_stage,,,../../../../../rtl/myCPU;../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/MEM_stage.v,1507559065,verilog,,,D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/head.h,MEM_stage,,,../../../../../rtl/myCPU;../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/WB_stage.v,1507552904,verilog,,,D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/head.h,WB_stage,,,../../../../../rtl/myCPU;../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/divider_signed.v,1507538609,verilog,,,,divider_signed,,,../../../../../rtl/myCPU;../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/divider_unsigned.v,1507538611,verilog,,,,divider_unsigned,,,../../../../../rtl/myCPU;../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/head.h,1507538610,verilog,,,,,,,,,,,,
D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/multiplier_signed.v,1507538611,verilog,,,,multiplier_signed,,,../../../../../rtl/myCPU;../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/multiplier_unsigned.v,1507538609,verilog,,,,multiplier_unsigned,,,../../../../../rtl/myCPU;../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/mycpu.v,1507546380,verilog,,,D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/head.h,mycpu_top,,,../../../../../rtl/myCPU;../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/next_pc.v,1507538611,verilog,,,,nextpc,,,../../../../../rtl/myCPU;../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/regfile.v,1507538610,verilog,,,,regfile,,,../../../../../rtl/myCPU;../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/stall.v,1507552517,verilog,,,D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/head.h,stall,,,../../../../../rtl/myCPU;../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/soc_lite_top.v,1506351064,verilog,,,,soc_lite_top,,,../../../../../rtl/myCPU;../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.v,1506967089,verilog,,,,clk_pll,,,../../../../../rtl/myCPU;../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v,1506967089,verilog,,,,clk_pll_clk_wiz,,,../../../../../rtl/myCPU;../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/xilinx_ip/data_ram/sim/data_ram.v,1507560007,verilog,,,,data_ram,,,../../../../../rtl/myCPU;../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,1507560026,verilog,,,,inst_ram,,,../../../../../rtl/myCPU;../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/glbl.v,1492045073,verilog,,,,glbl,,,,,,,,
D:/Xilinx/CA_LAB/lab03/mycpu_verify/testbench/mycpu_tb.v,1507559607,verilog,,,,tb_top,,,../../../../../rtl/myCPU;../../../../../rtl/xilinx_ip/clk_pll,,,,,
