[%General]
%3Csource%3E=C:/Users/alans/Documents/GitHub/Apple-II_MiSTer/rtl/apple2.vhd
%3Cfilename%3E=C:/Users/alans/Documents/GitHub/Apple-II_MiSTer/rtl/newrtl/apple2.v
%3Cclass%3E=100
%3Cbasename%3E=apple2
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=clk_14m, clk_2m, cpu_wait, phase_zero, flash_clk, reset, cpu, addr, ram_addr, d, ram_do, aux, pd, cpu_we, irq_n, nmi_n, ram_we, video, color_line, hbl, vbl, k, read_key, akd, an, gameport, pdl_strobe, stb, io_select, device_select, io_strobe, speaker
a\category=117
a\port=0
a\alias=A
a\type\Subtype\mark1=ieee::unsigned
a\type\Subtype\mark2=ieee::unsigned
a\type\Subtype\constraint\0\Range\dir=false
a\type\Subtype\constraint\0\Range\left\Constant\value=15
a\type\Subtype\constraint\0\Range\left\Constant\units=
a\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
a\type\Subtype\constraint\0\Range\right\Constant\value=0
a\type\Subtype\constraint\0\Range\right\Constant\units=
a\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
addr\category=117
addr\port=2
addr\alias=ADDR
addr\type\Subtype\mark1=ieee::unsigned
addr\type\Subtype\mark2=ieee::unsigned
addr\type\Subtype\constraint\0\Range\dir=false
addr\type\Subtype\constraint\0\Range\left\Constant\value=15
addr\type\Subtype\constraint\0\Range\left\Constant\units=
addr\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
addr\type\Subtype\constraint\0\Range\right\Constant\value=0
addr\type\Subtype\constraint\0\Range\right\Constant\units=
addr\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
address_decoder\category=113
address_decoder\port=0
address_decoder\alias=address_decoder
akd\category=117
akd\port=1
akd\alias=AKD
akd\type\Subtype\mark1=ieee::std_logic
akd\type\Subtype\mark2=ieee::std_logic
altchar\category=117
altchar\port=0
altchar\alias=ALTCHAR
altchar\type\Subtype\mark1=ieee::std_logic
altchar\type\Subtype\mark2=ieee::std_logic
altzp\category=117
altzp\port=0
altzp\alias=ALTZP
altzp\type\Subtype\mark1=ieee::std_logic
altzp\type\Subtype\mark2=ieee::std_logic
an\category=117
an\port=4
an\alias=AN
an\type\Subtype\mark1=ieee::std_logic_vector
an\type\Subtype\mark2=ieee::std_logic_vector
an\type\Subtype\constraint\0\Range\dir=false
an\type\Subtype\constraint\0\Range\left\Constant\value=3
an\type\Subtype\constraint\0\Range\left\Constant\units=
an\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
an\type\Subtype\constraint\0\Range\right\Constant\value=0
an\type\Subtype\constraint\0\Range\right\Constant\units=
an\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
apple2\category=100
apple2\port=0
apple2\alias=apple2
aux\category=117
aux\port=4
aux\alias=aux
aux\type\Subtype\mark1=ieee::std_logic
aux\type\Subtype\mark2=ieee::std_logic
aux_ctrl\category=113
aux_ctrl\port=0
aux_ctrl\alias=aux_ctrl
ax\category=117
ax\port=0
ax\alias=AX
ax\type\Subtype\mark1=ieee::std_logic
ax\type\Subtype\mark2=ieee::std_logic
c01x_select\category=117
c01x_select\port=0
c01x_select\alias=C01X_SELECT
c01x_select\type\Subtype\mark1=ieee::std_logic
c01x_select\type\Subtype\mark2=ieee::std_logic
c3rom\category=117
c3rom\port=0
c3rom\alias=C3ROM
c3rom\type\Subtype\mark1=ieee::std_logic
c3rom\type\Subtype\mark2=ieee::std_logic
c8rom\category=117
c8rom\port=0
c8rom\alias=C8ROM
c8rom\type\Subtype\mark1=ieee::std_logic
c8rom\type\Subtype\mark2=ieee::std_logic
card_addr\category=117
card_addr\port=0
card_addr\alias=card_addr
card_addr\type\Subtype\mark1=ieee::unsigned
card_addr\type\Subtype\mark2=ieee::unsigned
card_addr\type\Subtype\constraint\0\Range\dir=false
card_addr\type\Subtype\constraint\0\Range\left\Constant\value=17
card_addr\type\Subtype\constraint\0\Range\left\Constant\units=
card_addr\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
card_addr\type\Subtype\constraint\0\Range\right\Constant\value=0
card_addr\type\Subtype\constraint\0\Range\right\Constant\units=
card_addr\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
card_ram_rd\category=117
card_ram_rd\port=0
card_ram_rd\alias=card_ram_rd
card_ram_rd\type\Subtype\mark1=ieee::std_logic
card_ram_rd\type\Subtype\mark2=ieee::std_logic
card_ram_we\category=117
card_ram_we\port=0
card_ram_we\alias=card_ram_we
card_ram_we\type\Subtype\mark1=ieee::std_logic
card_ram_we\type\Subtype\mark2=ieee::std_logic
cas_n\category=117
cas_n\port=0
cas_n\alias=CAS_N
cas_n\type\Subtype\mark1=ieee::std_logic
cas_n\type\Subtype\mark2=ieee::std_logic
clk_14m\category=117
clk_14m\port=1
clk_14m\alias=CLK_14M
clk_14m\type\Subtype\mark1=ieee::std_logic
clk_14m\type\Subtype\mark2=ieee::std_logic
clk_2m\category=117
clk_2m\port=2
clk_2m\alias=CLK_2M
clk_2m\type\Subtype\mark1=ieee::std_logic
clk_2m\type\Subtype\mark2=ieee::std_logic
clk_7m\category=117
clk_7m\port=0
clk_7m\alias=CLK_7M
clk_7m\type\Subtype\mark1=ieee::std_logic
clk_7m\type\Subtype\mark2=ieee::std_logic
col80\category=117
col80\port=0
col80\alias=COL80
col80\type\Subtype\mark1=ieee::std_logic
col80\type\Subtype\mark2=ieee::std_logic
color_line\category=117
color_line\port=2
color_line\alias=COLOR_LINE
color_line\type\Subtype\mark1=ieee::std_logic
color_line\type\Subtype\mark2=ieee::std_logic
color_ref\category=117
color_ref\port=0
color_ref\alias=COLOR_REF
color_ref\type\Subtype\mark1=ieee::std_logic
color_ref\type\Subtype\mark2=ieee::std_logic
cpu\category=117
cpu\port=1
cpu\alias=cpu
cpu\type\Subtype\mark1=ieee::std_logic
cpu\type\Subtype\mark2=ieee::std_logic
cpu6502\category=105
cpu6502\port=0
cpu6502\alias=cpu6502
cpu65c02\category=105
cpu65c02\port=0
cpu65c02\alias=cpu65c02
cpu_dl\category=117
cpu_dl\port=0
cpu_dl\alias=CPU_DL
cpu_dl\type\Subtype\mark1=ieee::unsigned
cpu_dl\type\Subtype\mark2=ieee::unsigned
cpu_dl\type\Subtype\constraint\0\Range\dir=false
cpu_dl\type\Subtype\constraint\0\Range\left\Constant\value=7
cpu_dl\type\Subtype\constraint\0\Range\left\Constant\units=
cpu_dl\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
cpu_dl\type\Subtype\constraint\0\Range\right\Constant\value=0
cpu_dl\type\Subtype\constraint\0\Range\right\Constant\units=
cpu_dl\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
cpu_en\category=117
cpu_en\port=0
cpu_en\alias=CPU_EN
cpu_en\type\Subtype\mark1=ieee::std_logic
cpu_en\type\Subtype\mark2=ieee::std_logic
cpu_en_post\category=117
cpu_en_post\port=0
cpu_en_post\alias=CPU_EN_POST
cpu_en_post\type\Subtype\mark1=ieee::std_logic
cpu_en_post\type\Subtype\mark2=ieee::std_logic
cpu_enable\category=113
cpu_enable\port=0
cpu_enable\alias=cpu_enable
cpu_ram_addr\category=117
cpu_ram_addr\port=0
cpu_ram_addr\alias=CPU_RAM_ADDR
cpu_ram_addr\type\Subtype\mark1=ieee::unsigned
cpu_ram_addr\type\Subtype\mark2=ieee::unsigned
cpu_ram_addr\type\Subtype\constraint\0\Range\dir=false
cpu_ram_addr\type\Subtype\constraint\0\Range\left\Constant\value=17
cpu_ram_addr\type\Subtype\constraint\0\Range\left\Constant\units=
cpu_ram_addr\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
cpu_ram_addr\type\Subtype\constraint\0\Range\right\Constant\value=0
cpu_ram_addr\type\Subtype\constraint\0\Range\right\Constant\units=
cpu_ram_addr\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
cpu_wait\category=117
cpu_wait\port=1
cpu_wait\alias=CPU_WAIT
cpu_wait\type\Subtype\mark1=ieee::std_logic
cpu_wait\type\Subtype\mark2=ieee::std_logic
cpu_we\category=117
cpu_we\port=2
cpu_we\alias=CPU_WE
cpu_we\type\Subtype\mark1=ieee::std_logic
cpu_we\type\Subtype\mark2=ieee::std_logic
cxrom\category=117
cxrom\port=0
cxrom\alias=CXROM
cxrom\type\Subtype\mark1=ieee::std_logic
cxrom\type\Subtype\mark2=ieee::std_logic
d\category=117
d\port=2
d\alias=D
d\type\Subtype\mark1=ieee::unsigned
d\type\Subtype\mark2=ieee::unsigned
d\type\Subtype\constraint\0\Range\dir=false
d\type\Subtype\constraint\0\Range\left\Constant\value=7
d\type\Subtype\constraint\0\Range\left\Constant\units=
d\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
d\type\Subtype\constraint\0\Range\right\Constant\value=0
d\type\Subtype\constraint\0\Range\right\Constant\units=
d\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
d_in\category=117
d_in\port=0
d_in\alias=D_IN
d_in\type\Subtype\mark1=ieee::unsigned
d_in\type\Subtype\mark2=ieee::unsigned
d_in\type\Subtype\constraint\0\Range\dir=false
d_in\type\Subtype\constraint\0\Range\left\Constant\value=7
d_in\type\Subtype\constraint\0\Range\left\Constant\units=
d_in\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
d_in\type\Subtype\constraint\0\Range\right\Constant\value=0
d_in\type\Subtype\constraint\0\Range\right\Constant\units=
d_in\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
d_out\category=117
d_out\port=0
d_out\alias=D_OUT
d_out\type\Subtype\mark1=ieee::unsigned
d_out\type\Subtype\mark2=ieee::unsigned
d_out\type\Subtype\constraint\0\Range\dir=false
d_out\type\Subtype\constraint\0\Range\left\Constant\value=7
d_out\type\Subtype\constraint\0\Range\left\Constant\units=
d_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
d_out\type\Subtype\constraint\0\Range\right\Constant\value=0
d_out\type\Subtype\constraint\0\Range\right\Constant\units=
d_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
device_select\category=117
device_select\port=2
device_select\alias=DEVICE_SELECT
device_select\type\Subtype\mark1=ieee::std_logic_vector
device_select\type\Subtype\mark2=ieee::std_logic_vector
device_select\type\Subtype\constraint\0\Range\dir=false
device_select\type\Subtype\constraint\0\Range\left\Constant\value=7
device_select\type\Subtype\constraint\0\Range\left\Constant\units=
device_select\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
device_select\type\Subtype\constraint\0\Range\right\Constant\value=0
device_select\type\Subtype\constraint\0\Range\right\Constant\units=
device_select\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
devselect\category=117
devselect\port=0
devselect\alias=devselect
devselect\type\Subtype\mark1=ieee::std_logic_vector
devselect\type\Subtype\mark2=ieee::std_logic_vector
devselect\type\Subtype\constraint\0\Range\dir=false
devselect\type\Subtype\constraint\0\Range\left\Constant\value=7
devselect\type\Subtype\constraint\0\Range\left\Constant\units=
devselect\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
devselect\type\Subtype\constraint\0\Range\right\Constant\value=0
devselect\type\Subtype\constraint\0\Range\right\Constant\units=
devselect\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
dhires_mode\category=117
dhires_mode\port=0
dhires_mode\alias=DHIRES_MODE
dhires_mode\type\Subtype\mark1=ieee::std_logic
dhires_mode\type\Subtype\mark2=ieee::std_logic
dxxx\category=117
dxxx\port=0
dxxx\alias=Dxxx
dxxx\type\Subtype\mark1=ieee::std_logic
dxxx\type\Subtype\mark2=ieee::std_logic
flash_clk\category=117
flash_clk\port=1
flash_clk\alias=FLASH_CLK
flash_clk\type\Subtype\mark1=ieee::std_logic
flash_clk\type\Subtype\mark2=ieee::std_logic
gameport\category=117
gameport\port=1
gameport\alias=GAMEPORT
gameport\type\Subtype\mark1=ieee::std_logic_vector
gameport\type\Subtype\mark2=ieee::std_logic_vector
gameport\type\Subtype\constraint\0\Range\dir=false
gameport\type\Subtype\constraint\0\Range\left\Constant\value=7
gameport\type\Subtype\constraint\0\Range\left\Constant\units=
gameport\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
gameport\type\Subtype\constraint\0\Range\right\Constant\value=0
gameport\type\Subtype\constraint\0\Range\right\Constant\units=
gameport\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
gameport_select\category=117
gameport_select\port=0
gameport_select\alias=GAMEPORT_SELECT
gameport_select\type\Subtype\mark1=ieee::std_logic
gameport_select\type\Subtype\mark2=ieee::std_logic
gr2\category=117
gr2\port=0
gr2\alias=GR2
gr2\type\Subtype\mark1=ieee::std_logic
gr2\type\Subtype\mark2=ieee::std_logic
hbl\category=117
hbl\port=2
hbl\alias=HBL
hbl\type\Subtype\mark1=ieee::std_logic
hbl\type\Subtype\mark2=ieee::std_logic
hires_mode\category=117
hires_mode\port=0
hires_mode\alias=HIRES_MODE
hires_mode\type\Subtype\mark1=ieee::std_logic
hires_mode\type\Subtype\mark2=ieee::std_logic
hram_bank1\category=117
hram_bank1\port=0
hram_bank1\alias=HRAM_BANK1
hram_bank1\type\Subtype\mark1=ieee::std_logic
hram_bank1\type\Subtype\mark2=ieee::std_logic
hram_control\category=117
hram_control\port=0
hram_control\alias=HRAM_CONTROL
hram_control\type\Subtype\mark1=ieee::std_logic
hram_control\type\Subtype\mark2=ieee::std_logic
hram_ctrl\category=113
hram_ctrl\port=0
hram_ctrl\alias=hram_ctrl
hram_pre_wr\category=117
hram_pre_wr\port=0
hram_pre_wr\alias=HRAM_PRE_WR
hram_pre_wr\type\Subtype\mark1=ieee::std_logic
hram_pre_wr\type\Subtype\mark2=ieee::std_logic
hram_read\category=117
hram_read\port=0
hram_read\alias=HRAM_READ
hram_read\type\Subtype\mark1=ieee::std_logic
hram_read\type\Subtype\mark2=ieee::std_logic
hram_read_en\category=117
hram_read_en\port=0
hram_read_en\alias=HRAM_READ_EN
hram_read_en\type\Subtype\mark1=ieee::std_logic
hram_read_en\type\Subtype\mark2=ieee::std_logic
hram_wr_n\category=117
hram_wr_n\port=0
hram_wr_n\alias=HRAM_WR_N
hram_wr_n\type\Subtype\mark1=ieee::std_logic
hram_wr_n\type\Subtype\mark2=ieee::std_logic
hram_write_en\category=117
hram_write_en\port=0
hram_write_en\alias=HRAM_WRITE_EN
hram_write_en\type\Subtype\mark1=ieee::std_logic
hram_write_en\type\Subtype\mark2=ieee::std_logic
io_select\category=117
io_select\port=2
io_select\alias=IO_SELECT
io_select\type\Subtype\mark1=ieee::std_logic_vector
io_select\type\Subtype\mark2=ieee::std_logic_vector
io_select\type\Subtype\constraint\0\Range\dir=false
io_select\type\Subtype\constraint\0\Range\left\Constant\value=7
io_select\type\Subtype\constraint\0\Range\left\Constant\units=
io_select\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
io_select\type\Subtype\constraint\0\Range\right\Constant\value=0
io_select\type\Subtype\constraint\0\Range\right\Constant\units=
io_select\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
io_strobe\category=117
io_strobe\port=2
io_strobe\alias=IO_STROBE
io_strobe\type\Subtype\mark1=ieee::std_logic
io_strobe\type\Subtype\mark2=ieee::std_logic
ioselect\category=117
ioselect\port=0
ioselect\alias=ioselect
ioselect\type\Subtype\mark1=ieee::std_logic_vector
ioselect\type\Subtype\mark2=ieee::std_logic_vector
ioselect\type\Subtype\constraint\0\Range\dir=false
ioselect\type\Subtype\constraint\0\Range\left\Constant\value=7
ioselect\type\Subtype\constraint\0\Range\left\Constant\units=
ioselect\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ioselect\type\Subtype\constraint\0\Range\right\Constant\value=0
ioselect\type\Subtype\constraint\0\Range\right\Constant\units=
ioselect\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
irq_n\category=117
irq_n\port=1
irq_n\alias=IRQ_n
irq_n\type\Subtype\mark1=ieee::std_logic
irq_n\type\Subtype\mark2=ieee::std_logic
k\category=117
k\port=1
k\alias=K
k\type\Subtype\mark1=ieee::unsigned
k\type\Subtype\mark2=ieee::unsigned
k\type\Subtype\constraint\0\Range\dir=false
k\type\Subtype\constraint\0\Range\left\Constant\value=7
k\type\Subtype\constraint\0\Range\left\Constant\units=
k\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
k\type\Subtype\constraint\0\Range\right\Constant\value=0
k\type\Subtype\constraint\0\Range\right\Constant\units=
k\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
keyboard_select\category=117
keyboard_select\port=0
keyboard_select\alias=KEYBOARD_SELECT
keyboard_select\type\Subtype\mark1=ieee::std_logic
keyboard_select\type\Subtype\mark2=ieee::std_logic
keyboard_select\init\Constant\value=0
keyboard_select\init\Constant\units=
keyboard_select\init\Constant\typeClass=0
ldps_n\category=117
ldps_n\port=0
ldps_n\alias=LDPS_N
ldps_n\type\Subtype\mark1=ieee::std_logic
ldps_n\type\Subtype\mark2=ieee::std_logic
mixed_mode\category=117
mixed_mode\port=0
mixed_mode\alias=MIXED_MODE
mixed_mode\type\Subtype\mark1=ieee::std_logic
mixed_mode\type\Subtype\mark2=ieee::std_logic
nmi_n\category=117
nmi_n\port=1
nmi_n\alias=NMI_n
nmi_n\type\Subtype\mark1=ieee::std_logic
nmi_n\type\Subtype\mark2=ieee::std_logic
page2\category=117
page2\port=0
page2\alias=PAGE2
page2\type\Subtype\mark1=ieee::std_logic
page2\type\Subtype\mark2=ieee::std_logic
pd\category=117
pd\port=1
pd\alias=PD
pd\type\Subtype\mark1=ieee::unsigned
pd\type\Subtype\mark2=ieee::unsigned
pd\type\Subtype\constraint\0\Range\dir=false
pd\type\Subtype\constraint\0\Range\left\Constant\value=7
pd\type\Subtype\constraint\0\Range\left\Constant\units=
pd\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
pd\type\Subtype\constraint\0\Range\right\Constant\value=0
pd\type\Subtype\constraint\0\Range\right\Constant\units=
pd\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
pdl_strobe\category=117
pdl_strobe\port=4
pdl_strobe\alias=PDL_STROBE
pdl_strobe\type\Subtype\mark1=ieee::std_logic
pdl_strobe\type\Subtype\mark2=ieee::std_logic
phase_zero\category=117
phase_zero\port=4
phase_zero\alias=PHASE_ZERO
phase_zero\type\Subtype\mark1=ieee::std_logic
phase_zero\type\Subtype\mark2=ieee::std_logic
phase_zero_d\category=117
phase_zero_d\port=0
phase_zero_d\alias=PHASE_ZERO_D
phase_zero_d\type\Subtype\mark1=ieee::std_logic
phase_zero_d\type\Subtype\mark2=ieee::std_logic
q3\category=117
q3\port=0
q3\alias=Q3
q3\type\Subtype\mark1=ieee::std_logic
q3\type\Subtype\mark2=ieee::std_logic
r65c02_a\category=117
r65c02_a\port=0
r65c02_a\alias=R65C02_A
r65c02_a\type\Subtype\mark1=ieee::unsigned
r65c02_a\type\Subtype\mark2=ieee::unsigned
r65c02_a\type\Subtype\constraint\0\Range\dir=false
r65c02_a\type\Subtype\constraint\0\Range\left\Constant\value=15
r65c02_a\type\Subtype\constraint\0\Range\left\Constant\units=
r65c02_a\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
r65c02_a\type\Subtype\constraint\0\Range\right\Constant\value=0
r65c02_a\type\Subtype\constraint\0\Range\right\Constant\units=
r65c02_a\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
r65c02_do\category=117
r65c02_do\port=0
r65c02_do\alias=R65C02_DO
r65c02_do\type\Subtype\mark1=ieee::unsigned
r65c02_do\type\Subtype\mark2=ieee::unsigned
r65c02_do\type\Subtype\constraint\0\Range\dir=false
r65c02_do\type\Subtype\constraint\0\Range\left\Constant\value=7
r65c02_do\type\Subtype\constraint\0\Range\left\Constant\units=
r65c02_do\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
r65c02_do\type\Subtype\constraint\0\Range\right\Constant\value=0
r65c02_do\type\Subtype\constraint\0\Range\right\Constant\units=
r65c02_do\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
r65c02_we_n\category=117
r65c02_we_n\port=0
r65c02_we_n\alias=R65C02_WE_N
r65c02_we_n\type\Subtype\mark1=ieee::std_logic
r65c02_we_n\type\Subtype\mark2=ieee::std_logic
r_w_n\category=117
r_w_n\port=0
r_w_n\alias=R_W_n
r_w_n\type\Subtype\mark1=ieee::std_logic
r_w_n\type\Subtype\mark2=ieee::std_logic
ram_addr\category=117
ram_addr\port=2
ram_addr\alias=ram_addr
ram_addr\type\Subtype\mark1=ieee::unsigned
ram_addr\type\Subtype\mark2=ieee::unsigned
ram_addr\type\Subtype\constraint\0\Range\dir=false
ram_addr\type\Subtype\constraint\0\Range\left\Constant\value=17
ram_addr\type\Subtype\constraint\0\Range\left\Constant\units=
ram_addr\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ram_addr\type\Subtype\constraint\0\Range\right\Constant\value=0
ram_addr\type\Subtype\constraint\0\Range\right\Constant\units=
ram_addr\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ram_card_d\category=105
ram_card_d\port=0
ram_card_d\alias=ram_card_D
ram_card_read\category=117
ram_card_read\port=0
ram_card_read\alias=ram_card_read
ram_card_read\type\Subtype\mark1=ieee::std_logic
ram_card_read\type\Subtype\mark2=ieee::std_logic
ram_card_sel\category=117
ram_card_sel\port=0
ram_card_sel\alias=ram_card_sel
ram_card_sel\type\Subtype\mark1=ieee::std_logic
ram_card_sel\type\Subtype\mark2=ieee::std_logic
ram_card_write\category=117
ram_card_write\port=0
ram_card_write\alias=ram_card_write
ram_card_write\type\Subtype\mark1=ieee::std_logic
ram_card_write\type\Subtype\mark2=ieee::std_logic
ram_data_latch\category=113
ram_data_latch\port=0
ram_data_latch\alias=RAM_data_latch
ram_do\category=117
ram_do\port=1
ram_do\alias=ram_do
ram_do\type\Subtype\mark1=ieee::unsigned
ram_do\type\Subtype\mark2=ieee::unsigned
ram_do\type\Subtype\constraint\0\Range\dir=false
ram_do\type\Subtype\constraint\0\Range\left\Constant\value=15
ram_do\type\Subtype\constraint\0\Range\left\Constant\units=
ram_do\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ram_do\type\Subtype\constraint\0\Range\right\Constant\value=0
ram_do\type\Subtype\constraint\0\Range\right\Constant\units=
ram_do\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ram_select\category=117
ram_select\port=0
ram_select\alias=RAM_SELECT
ram_select\type\Subtype\mark1=ieee::std_logic
ram_select\type\Subtype\mark2=ieee::std_logic
ram_select\init\Constant\value=1
ram_select\init\Constant\units=
ram_select\init\Constant\typeClass=0
ram_we\category=117
ram_we\port=2
ram_we\alias=ram_we
ram_we\type\Subtype\mark1=ieee::std_logic
ram_we\type\Subtype\mark2=ieee::std_logic
ramcard\category=105
ramcard\port=0
ramcard\alias=ramcard
ramrd\category=117
ramrd\port=0
ramrd\alias=RAMRD
ramrd\type\Subtype\mark1=ieee::std_logic
ramrd\type\Subtype\mark2=ieee::std_logic
ramwrt\category=117
ramwrt\port=0
ramwrt\alias=RAMWRT
ramwrt\type\Subtype\mark1=ieee::std_logic
ramwrt\type\Subtype\mark2=ieee::std_logic
ras_n\category=117
ras_n\port=0
ras_n\alias=RAS_N
ras_n\type\Subtype\mark1=ieee::std_logic
ras_n\type\Subtype\mark2=ieee::std_logic
read_key\category=117
read_key\port=4
read_key\alias=READ_KEY
read_key\type\Subtype\mark1=ieee::std_logic
read_key\type\Subtype\mark2=ieee::std_logic
reset\category=117
reset\port=1
reset\alias=reset
reset\type\Subtype\mark1=ieee::std_logic
reset\type\Subtype\mark2=ieee::std_logic
rom_addr\category=117
rom_addr\port=0
rom_addr\alias=rom_addr
rom_addr\type\Subtype\mark1=ieee::unsigned
rom_addr\type\Subtype\mark2=ieee::unsigned
rom_addr\type\Subtype\constraint\0\Range\dir=false
rom_addr\type\Subtype\constraint\0\Range\left\Constant\value=13
rom_addr\type\Subtype\constraint\0\Range\left\Constant\units=
rom_addr\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
rom_addr\type\Subtype\constraint\0\Range\right\Constant\value=0
rom_addr\type\Subtype\constraint\0\Range\right\Constant\units=
rom_addr\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
rom_out\category=117
rom_out\port=0
rom_out\alias=rom_out
rom_out\type\Subtype\mark1=ieee::unsigned
rom_out\type\Subtype\mark2=ieee::unsigned
rom_out\type\Subtype\constraint\0\Range\dir=false
rom_out\type\Subtype\constraint\0\Range\left\Constant\value=7
rom_out\type\Subtype\constraint\0\Range\left\Constant\units=
rom_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
rom_out\type\Subtype\constraint\0\Range\right\Constant\value=0
rom_out\type\Subtype\constraint\0\Range\right\Constant\units=
rom_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
rom_select\category=117
rom_select\port=0
rom_select\alias=ROM_SELECT
rom_select\type\Subtype\mark1=ieee::std_logic
rom_select\type\Subtype\mark2=ieee::std_logic
roms\category=105
roms\port=0
roms\alias=roms
rtl\category=101
rtl\port=0
rtl\alias=rtl
sega\category=117
sega\port=0
sega\alias=SEGA
sega\type\Subtype\mark1=ieee::std_logic
sega\type\Subtype\mark2=ieee::std_logic
segb\category=117
segb\port=0
segb\alias=SEGB
segb\type\Subtype\mark1=ieee::std_logic
segb\type\Subtype\mark2=ieee::std_logic
segc\category=117
segc\port=0
segc\alias=SEGC
segc\type\Subtype\mark1=ieee::std_logic
segc\type\Subtype\mark2=ieee::std_logic
sf_d\category=117
sf_d\port=0
sf_d\alias=SF_D
sf_d\type\Subtype\mark1=ieee::std_logic
sf_d\type\Subtype\mark2=ieee::std_logic
soft_switches\category=117
soft_switches\port=0
soft_switches\alias=soft_switches
soft_switches\type\Subtype\mark1=ieee::std_logic_vector
soft_switches\type\Subtype\mark2=ieee::std_logic_vector
soft_switches\type\Subtype\constraint\0\Range\dir=false
soft_switches\type\Subtype\constraint\0\Range\left\Constant\value=7
soft_switches\type\Subtype\constraint\0\Range\left\Constant\units=
soft_switches\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
soft_switches\type\Subtype\constraint\0\Range\right\Constant\value=0
soft_switches\type\Subtype\constraint\0\Range\right\Constant\units=
soft_switches\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
soft_switches\init\Constant\value=00000000
soft_switches\init\Constant\units=
soft_switches\init\Constant\typeClass=0
softswitch_select\category=117
softswitch_select\port=0
softswitch_select\alias=SOFTSWITCH_SELECT
softswitch_select\type\Subtype\mark1=ieee::std_logic
softswitch_select\type\Subtype\mark2=ieee::std_logic
softswitches\category=113
softswitches\port=0
softswitches\alias=softswitches
softswitches_iie\category=113
softswitches_iie\port=0
softswitches_iie\alias=softswitches_IIe
speaker\category=117
speaker\port=2
speaker\alias=speaker
speaker\type\Subtype\mark1=ieee::std_logic
speaker\type\Subtype\mark2=ieee::std_logic
speaker_ctrl\category=113
speaker_ctrl\port=0
speaker_ctrl\alias=speaker_ctrl
speaker_select\category=117
speaker_select\port=0
speaker_select\alias=SPEAKER_SELECT
speaker_select\type\Subtype\mark1=ieee::std_logic
speaker_select\type\Subtype\mark2=ieee::std_logic
speaker_sig\category=117
speaker_sig\port=0
speaker_sig\alias=speaker_sig
speaker_sig\type\Subtype\mark1=ieee::std_logic
speaker_sig\type\Subtype\mark2=ieee::std_logic
speaker_sig\init\Constant\value=0
speaker_sig\init\Constant\units=
speaker_sig\init\Constant\typeClass=0
stb\category=117
stb\port=4
stb\alias=STB
stb\type\Subtype\mark1=ieee::std_logic
stb\type\Subtype\mark2=ieee::std_logic
store80\category=117
store80\port=0
store80\alias=STORE80
store80\type\Subtype\mark1=ieee::std_logic
store80\type\Subtype\mark2=ieee::std_logic
t65_a\category=117
t65_a\port=0
t65_a\alias=T65_A
t65_a\type\Subtype\mark1=ieee::std_logic_vector
t65_a\type\Subtype\mark2=ieee::std_logic_vector
t65_a\type\Subtype\constraint\0\Range\dir=false
t65_a\type\Subtype\constraint\0\Range\left\Constant\value=23
t65_a\type\Subtype\constraint\0\Range\left\Constant\units=
t65_a\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
t65_a\type\Subtype\constraint\0\Range\right\Constant\value=0
t65_a\type\Subtype\constraint\0\Range\right\Constant\units=
t65_a\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
t65_di\category=117
t65_di\port=0
t65_di\alias=T65_DI
t65_di\type\Subtype\mark1=ieee::std_logic_vector
t65_di\type\Subtype\mark2=ieee::std_logic_vector
t65_di\type\Subtype\constraint\0\Range\dir=false
t65_di\type\Subtype\constraint\0\Range\left\Constant\value=7
t65_di\type\Subtype\constraint\0\Range\left\Constant\units=
t65_di\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
t65_di\type\Subtype\constraint\0\Range\right\Constant\value=0
t65_di\type\Subtype\constraint\0\Range\right\Constant\units=
t65_di\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
t65_do\category=117
t65_do\port=0
t65_do\alias=T65_DO
t65_do\type\Subtype\mark1=ieee::std_logic_vector
t65_do\type\Subtype\mark2=ieee::std_logic_vector
t65_do\type\Subtype\constraint\0\Range\dir=false
t65_do\type\Subtype\constraint\0\Range\left\Constant\value=7
t65_do\type\Subtype\constraint\0\Range\left\Constant\units=
t65_do\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
t65_do\type\Subtype\constraint\0\Range\right\Constant\value=0
t65_do\type\Subtype\constraint\0\Range\right\Constant\units=
t65_do\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
t65_we_n\category=117
t65_we_n\port=0
t65_we_n\alias=T65_WE_N
t65_we_n\type\Subtype\mark1=ieee::std_logic
t65_we_n\type\Subtype\mark2=ieee::std_logic
tape_out\category=117
tape_out\port=0
tape_out\alias=TAPE_OUT
tape_out\type\Subtype\mark1=ieee::std_logic
tape_out\type\Subtype\mark2=ieee::std_logic
text_mode\category=117
text_mode\port=0
text_mode\alias=TEXT_MODE
text_mode\type\Subtype\mark1=ieee::std_logic
text_mode\type\Subtype\mark2=ieee::std_logic
timing\category=105
timing\port=0
timing\alias=timing
timing_generator\category=105
timing_generator\port=0
timing_generator\alias=timing_generator
vbl\category=117
vbl\port=4
vbl\alias=VBL
vbl\type\Subtype\mark1=ieee::std_logic
vbl\type\Subtype\mark2=ieee::std_logic
video\category=117
video\port=2
video\alias=VIDEO
video\type\Subtype\mark1=ieee::std_logic
video\type\Subtype\mark2=ieee::std_logic
video_address\category=117
video_address\port=0
video_address\alias=VIDEO_ADDRESS
video_address\type\Subtype\mark1=ieee::unsigned
video_address\type\Subtype\mark2=ieee::unsigned
video_address\type\Subtype\constraint\0\Range\dir=false
video_address\type\Subtype\constraint\0\Range\left\Constant\value=15
video_address\type\Subtype\constraint\0\Range\left\Constant\units=
video_address\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
video_address\type\Subtype\constraint\0\Range\right\Constant\value=0
video_address\type\Subtype\constraint\0\Range\right\Constant\units=
video_address\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
video_display\category=105
video_display\port=0
video_display\alias=video_display
video_dl\category=117
video_dl\port=0
video_dl\alias=VIDEO_DL
video_dl\type\Subtype\mark1=ieee::unsigned
video_dl\type\Subtype\mark2=ieee::unsigned
video_dl\type\Subtype\constraint\0\Range\dir=false
video_dl\type\Subtype\constraint\0\Range\left\Constant\value=7
video_dl\type\Subtype\constraint\0\Range\left\Constant\units=
video_dl\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
video_dl\type\Subtype\constraint\0\Range\right\Constant\value=0
video_dl\type\Subtype\constraint\0\Range\right\Constant\units=
video_dl\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
video_dl_latch\category=117
video_dl_latch\port=0
video_dl_latch\alias=VIDEO_DL_LATCH
video_dl_latch\type\Subtype\mark1=ieee::unsigned
video_dl_latch\type\Subtype\mark2=ieee::unsigned
video_dl_latch\type\Subtype\constraint\0\Range\dir=false
video_dl_latch\type\Subtype\constraint\0\Range\left\Constant\value=15
video_dl_latch\type\Subtype\constraint\0\Range\left\Constant\units=
video_dl_latch\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
video_dl_latch\type\Subtype\constraint\0\Range\right\Constant\value=0
video_dl_latch\type\Subtype\constraint\0\Range\right\Constant\units=
video_dl_latch\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
video_generator\category=105
video_generator\port=0
video_generator\alias=video_generator
we\category=117
we\port=0
we\alias=we
we\type\Subtype\mark1=ieee::std_logic
we\type\Subtype\mark2=ieee::std_logic
wndw_n\category=117
wndw_n\port=0
wndw_n\alias=WNDW_N
wndw_n\type\Subtype\mark1=ieee::std_logic
wndw_n\type\Subtype\mark2=ieee::std_logic
%3ChasCode%3E=true
