# //  ModelSim SE-64 10.7 Dec  6 2017Linux 3.10.0-1160.81.1.el7.x86_64
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# OpenFile top_module_tb.v
vsim -voptargs=+acc work.decoder work.dp work.encoder work.FSM_tb work.key_gen work.mixcols work.proj_FSM work.r_box work.reverse_MC work.s_box work.shiftrow work.top_mod
# vsim -voptargs="+acc" work.decoder work.dp work.encoder work.FSM_tb work.key_gen work.mixcols work.proj_FSM work.r_box work.reverse_MC work.s_box work.shiftrow work.top_mod 
# Start time: 19:00:16 on Apr 09,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# Loading work.decoder(fast)
# Loading work.reverse_MC(fast)
# Loading work.mixcols(fast)
# Loading work.shiftrow(fast)
# Loading work.r_box(fast)
# Loading work.dp(fast)
# Loading work.key_gen(fast)
# Loading work.s_box(fast)
# Loading work.encoder(fast)
# Loading work.FSM_tb(fast)
# Loading work.proj_FSM(fast)
# Loading work.top_mod(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
add wave -r /*
run -all
# ** Note: $stop    : top_module_tb.v(338)
#    Time: 840 ns  Iteration: 0  Instance: /FSM_tb
# Break in Module FSM_tb at top_module_tb.v line 338
