// Seed: 100436919
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  assign module_1.id_4 = 0;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input tri id_0,
    output logic id_1,
    output tri id_2,
    output logic id_3,
    input tri0 id_4,
    output uwire id_5,
    input uwire id_6,
    input wire id_7,
    input supply1 id_8
    , id_13,
    input supply1 id_9,
    input supply0 id_10,
    output logic id_11
);
  parameter id_14 = -1'b0;
  supply0 id_15;
  bit [-1 : -1] id_16;
  always while (1) if (1'd0 - 1) id_1 <= 1;
  assign id_13 = -1;
  assign id_3  = id_10;
  initial begin : LABEL_0
    id_3 <= -1;
    id_11 = -1;
    id_16 <= 1;
  end
  assign id_15 = 1'b0 == id_0;
  assign id_2  = !1'h0;
  module_0 modCall_1 (
      id_15,
      id_13,
      id_15,
      id_14,
      id_14,
      id_14,
      id_15,
      id_13,
      id_15,
      id_15,
      id_13,
      id_15,
      id_14,
      id_14,
      id_13,
      id_15,
      id_13,
      id_14,
      id_14
  );
  wire id_17;
  wire id_18;
endmodule
