0.6
2019.1
May 24 2019
15:06:07
C:/Users/Public/Documents/JR_PROJECT/FPGA_taylor_aproximation/src/jrwp/jrwp.sim/sim_1/behav/xsim/glbl.v,1544151882,verilog,,,,glbl,,,,,,,,
C:/Users/Public/Documents/JR_PROJECT/FPGA_taylor_aproximation/src/jrwp/jrwp.srcs/sim_1/new/cordic_beh2.v,1717237728,systemVerilog,,,,taylor_beh,,,,,,,,
