{
  "design": {
    "design_info": {
      "boundary_crc": "0x560703FC15DF8EF0",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../fx-processor.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "i2s_receiver_0": "",
      "i2s_transceiver_0": "",
      "clk_wiz_0": "",
      "processing_system7_0": ""
    },
    "ports": {
      "DATA_out": {
        "direction": "O"
      },
      "LRCK_out": {
        "direction": "O"
      },
      "SCKI": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "30000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "reset_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "DATA_in": {
        "direction": "I"
      },
      "BCK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_BCK",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "5000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "LRCK_in": {
        "direction": "I"
      }
    },
    "components": {
      "i2s_receiver_0": {
        "vlnv": "xilinx.com:user:i2s_receiver:1.0",
        "xci_name": "design_1_i2s_receiver_0_0",
        "xci_path": "ip\\design_1_i2s_receiver_0_0\\design_1_i2s_receiver_0_0.xci",
        "inst_hier_path": "i2s_receiver_0"
      },
      "i2s_transceiver_0": {
        "vlnv": "xilinx.com:user:i2s_transceiver:1.0",
        "xci_name": "design_1_i2s_transceiver_0_0",
        "xci_path": "ip\\design_1_i2s_transceiver_0_0\\design_1_i2s_transceiver_0_0.xci",
        "inst_hier_path": "i2s_transceiver_0"
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip\\design_1_clk_wiz_0_0\\design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "222.915"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "157.402"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "30.000"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "19.875"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "33.125"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "design_1_processing_system7_0_0",
        "xci_path": "ip\\design_1_processing_system7_0_0\\design_1_processing_system7_0_0.xci",
        "inst_hier_path": "processing_system7_0",
        "parameters": {
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "0"
          }
        }
      }
    },
    "nets": {
      "BCK_1": {
        "ports": [
          "BCK",
          "i2s_transceiver_0/bck",
          "i2s_receiver_0/BCK"
        ]
      },
      "DATA_in_1": {
        "ports": [
          "DATA_in",
          "i2s_receiver_0/i2s_data_in"
        ]
      },
      "LRCK_in_1": {
        "ports": [
          "LRCK_in",
          "i2s_receiver_0/LRCK"
        ]
      },
      "Net": {
        "ports": [
          "reset_n",
          "i2s_transceiver_0/reset_n",
          "i2s_receiver_0/reset_n",
          "clk_wiz_0/resetn"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "SCKI"
        ]
      },
      "i2s_receiver_0_left_channel": {
        "ports": [
          "i2s_receiver_0/left_channel",
          "i2s_transceiver_0/left_channel"
        ]
      },
      "i2s_receiver_0_right_channel": {
        "ports": [
          "i2s_receiver_0/right_channel",
          "i2s_transceiver_0/right_channel"
        ]
      },
      "i2s_transceiver_0_lrck": {
        "ports": [
          "i2s_transceiver_0/lrck",
          "LRCK_out"
        ]
      },
      "i2s_transceiver_0_sdata": {
        "ports": [
          "i2s_transceiver_0/sdata",
          "DATA_out"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "clk_wiz_0/clk_in1"
        ]
      }
    }
  }
}