
---------- Begin Simulation Statistics ----------
final_tick                                52747192500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  21716                       # Simulator instruction rate (inst/s)
host_mem_usage                                 722416                       # Number of bytes of host memory used
host_op_rate                                    28794                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4604.94                       # Real time elapsed on the host
host_tick_rate                               11454474                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     132596736                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.052747                       # Number of seconds simulated
sim_ticks                                 52747192500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8177924                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            633457                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9035312                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            6041890                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         8177924                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2136034                       # Number of indirect misses.
system.cpu.branchPred.lookups                 9776787                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  392863                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       447107                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  33784690                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 46198841                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            633464                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    5990529                       # Number of branches committed
system.cpu.commit.bw_lim_events              20384851                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           29447                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        37305236                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              132596736                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     99964130                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.326443                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.544404                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     43721167     43.74%     43.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     24009581     24.02%     67.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      8497842      8.50%     76.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      3350689      3.35%     79.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     20384851     20.39%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     99964130                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        663                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               120080                       # Number of function calls committed.
system.cpu.commit.int_insts                 132470436                       # Number of committed integer instructions.
system.cpu.commit.loads                      48583195                       # Number of loads committed
system.cpu.commit.membars                          48                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        94725      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         70500700     53.17%     53.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           20662      0.02%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             15      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             118      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              90      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            175      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     53.26% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        48583131     36.64%     89.90% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       13396843     10.10%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           64      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          164      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         132596736                       # Class of committed instruction
system.cpu.commit.refs                       61980202                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     132596736                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.054944                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.054944                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              62292637                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              190784408                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  8962252                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  21877950                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 901478                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles              11409240                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    58252442                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        182848                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    19756966                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        373264                       # TLB misses on write requests
system.cpu.fetch.Branches                     9776787                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  14530902                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      89484867                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                183854                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                      149356685                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           137                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 1802956                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.092676                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           15057056                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            6434753                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.415779                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          105443557                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.963522                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.623287                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 63035845     59.78%     59.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3204339      3.04%     62.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2905531      2.76%     65.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3780139      3.58%     69.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2651220      2.51%     71.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  3118884      2.96%     74.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 26747599     25.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                6                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            105443557                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     25054                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3822                       # number of floating regfile writes
system.cpu.idleCycles                           50829                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               697588                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  7176276                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.559321                       # Inst execution rate
system.cpu.iew.exec_refs                     78028950                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   19756965                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                10318887                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              63259236                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts             937164                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             58978                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             22555869                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           181365237                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              58271985                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1488427                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             164499581                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  66706                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                500696                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 901478                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                715575                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         17770                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads         12879469                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         8306                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation        37158                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          164                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads     14676011                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      9158853                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents          37158                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       582520                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         115068                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 169368182                       # num instructions consuming a value
system.cpu.iew.wb_count                     156886902                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.737205                       # average fanout of values written-back
system.cpu.iew.wb_producers                 124859049                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.487159                       # insts written-back per cycle
system.cpu.iew.wb_sent                      163597188                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                295205592                       # number of integer regfile reads
system.cpu.int_regfile_writes               130420221                       # number of integer regfile writes
system.cpu.ipc                               0.947918                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.947918                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           6450404      3.89%      3.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              80541689     48.52%     52.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20734      0.01%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    50      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 434      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  565      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  102      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2490      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     52.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             58811103     35.43%     87.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            20132161     12.13%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             102      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          28175      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              165988009                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   32146                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               98983                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        22578                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             151157                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              159505459                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          439360299                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    156864324                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         230018985                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  180427846                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 165988009                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              937391                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        48768425                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           2039708                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved         907944                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     50463786                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     105443557                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.574188                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.519450                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            36413424     34.53%     34.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            23780705     22.55%     57.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            14249121     13.51%     70.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10292166      9.76%     80.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            20708141     19.64%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       105443557                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.573430                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    14530915                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            65                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads          19656339                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5285698                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             63259236                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            22555869                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                92766641                       # number of misc regfile reads
system.cpu.numCycles                        105494386                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                20444960                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             156634101                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents               16548862                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 13627556                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                9730289                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  8611                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             481966107                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              186818450                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           199425600                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  28045493                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents               14485450                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 901478                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              42420000                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 42791407                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             98784                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        336680107                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           4070                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 99                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  48019803                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             90                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    246435299                       # The number of ROB reads
system.cpu.rob.rob_writes                   345327593                       # The number of ROB writes
system.cpu.timesIdled                             438                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        94041                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        275346                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       733076                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           68                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1467913                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             68                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  52747192500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              61821                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        52890                       # Transaction distribution
system.membus.trans_dist::CleanEvict            41151                       # Transaction distribution
system.membus.trans_dist::ReadExReq            119484                       # Transaction distribution
system.membus.trans_dist::ReadExResp           119484                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         61821                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       456651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       456651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 456651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     14988480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     14988480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14988480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            181305                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  181305    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              181305                       # Request fanout histogram
system.membus.reqLayer2.occupancy           533036000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          963663500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  52747192500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            440973                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       731813                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           42                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           95317                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           293864                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          293864                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           779                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       440194                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1600                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2201150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2202750                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        52544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     90430784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               90483328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           94096                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3384960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           828933                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000086                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009254                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 828862     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     71      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             828933                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1412921500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1101087000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1168999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  52747192500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                    5                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               553527                       # number of demand (read+write) hits
system.l2.demand_hits::total                   553532                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   5                       # number of overall hits
system.l2.overall_hits::.cpu.data              553527                       # number of overall hits
system.l2.overall_hits::total                  553532                       # number of overall hits
system.l2.demand_misses::.cpu.inst                774                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             180531                       # number of demand (read+write) misses
system.l2.demand_misses::total                 181305                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               774                       # number of overall misses
system.l2.overall_misses::.cpu.data            180531                       # number of overall misses
system.l2.overall_misses::total                181305                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     61834500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  14765331000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14827165500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     61834500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  14765331000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14827165500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              779                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           734058                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               734837                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             779                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          734058                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              734837                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.993582                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.245936                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.246728                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.993582                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.245936                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.246728                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79889.534884                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81788.341061                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81780.234963                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79889.534884                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81788.341061                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81780.234963                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               52890                       # number of writebacks
system.l2.writebacks::total                     52890                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           774                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        180531                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            181305                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          774                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       180531                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           181305                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     54094500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  12960021000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13014115500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     54094500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  12960021000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13014115500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.993582                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.245936                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.246728                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.993582                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.245936                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.246728                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69889.534884                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71788.341061                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71780.234963                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69889.534884                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71788.341061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71780.234963                       # average overall mshr miss latency
system.l2.replacements                          94096                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       678923                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           678923                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       678923                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       678923                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           42                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               42                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           42                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           42                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           13                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            13                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            174380                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                174380                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          119484                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              119484                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   9761517000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9761517000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        293864                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            293864                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.406596                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.406596                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81697.273275                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81697.273275                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       119484                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         119484                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   8566677000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8566677000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.406596                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.406596                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71697.273275                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71697.273275                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              5                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  5                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          774                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              774                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     61834500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61834500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          779                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            779                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.993582                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993582                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79889.534884                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79889.534884                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          774                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          774                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     54094500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     54094500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.993582                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993582                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69889.534884                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69889.534884                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        379147                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            379147                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        61047                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           61047                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5003814000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5003814000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       440194                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        440194                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.138682                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.138682                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81966.583124                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81966.583124                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        61047                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        61047                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4393344000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4393344000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.138682                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.138682                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71966.583124                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71966.583124                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  52747192500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 67203.732201                       # Cycle average of tags in use
system.l2.tags.total_refs                     1467897                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    181319                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.095660                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.949566                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       588.260419                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     66613.522217                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.508221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.512724                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         87223                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        87222                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.665459                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1649229                       # Number of tag accesses
system.l2.tags.data_accesses                  1649229                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  52747192500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          49536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       11553984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11603520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        49536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3384960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3384960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             774                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          180531                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              181305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        52890                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              52890                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            939121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         219044530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             219983651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       939121                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           939121                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       64173273                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             64173273                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       64173273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           939121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        219044530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            284156925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     52890.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    180530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001630146750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3210                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3210                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              423286                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              49715                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      181305                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      52890                       # Number of write requests accepted
system.mem_ctrls.readBursts                    181305                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    52890                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3318                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2150383500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  906520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5549833500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11860.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30610.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   135660                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   35880                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                181305                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                52890                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  143969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   24721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        62623                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    239.311946                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   130.612709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   297.914678                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        39181     62.57%     62.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4803      7.67%     70.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2740      4.38%     74.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1704      2.72%     77.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7809     12.47%     89.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          345      0.55%     90.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          210      0.34%     90.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          412      0.66%     91.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5419      8.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        62623                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3210                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.457009                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.746715                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    190.045497                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          3093     96.36%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023          116      3.61%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3210                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3210                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.466978                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.445485                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.860656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2469     76.92%     76.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               12      0.37%     77.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              702     21.87%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               25      0.78%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3210                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11603456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3382976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11603520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3384960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       219.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        64.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    219.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     64.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   43978452500                       # Total gap between requests
system.mem_ctrls.avgGap                     187785.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        49536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     11553920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3382976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 939121.072652350180                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 219043316.855205148458                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 64135659.921615734696                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          774                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       180531                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        52890                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     22257000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5527576500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 899885327250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28755.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30618.43                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17014281.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            222489540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            118255995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           647133900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          138491820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4163571360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12540410400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       9694576320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        27524929335                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        521.827381                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  25072426250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1761240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  25913526250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            224638680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            119398290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           647376660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          137432160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4163571360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12623873220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9624291840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        27540582210                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        522.124134                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24889411000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1761240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  26096541500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     52747192500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  52747192500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     14529720                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14529720                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14529720                       # number of overall hits
system.cpu.icache.overall_hits::total        14529720                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1182                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1182                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1182                       # number of overall misses
system.cpu.icache.overall_misses::total          1182                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     87350500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     87350500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     87350500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     87350500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14530902                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14530902                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14530902                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14530902                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000081                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000081                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000081                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000081                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73900.592217                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73900.592217                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73900.592217                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73900.592217                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          288                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           96                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           42                       # number of writebacks
system.cpu.icache.writebacks::total                42                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          403                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          403                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          403                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          403                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          779                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          779                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          779                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          779                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     63064000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     63064000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     63064000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     63064000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000054                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000054                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80955.070603                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80955.070603                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80955.070603                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80955.070603                       # average overall mshr miss latency
system.cpu.icache.replacements                     42                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14529720                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14529720                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1182                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1182                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     87350500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     87350500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14530902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14530902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000081                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000081                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73900.592217                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73900.592217                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          403                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          403                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          779                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          779                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     63064000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     63064000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80955.070603                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80955.070603                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  52747192500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           603.743829                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14530499                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               779                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18652.758665                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   603.743829                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.589594                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.589594                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          737                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          737                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.719727                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          58124387                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         58124387                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  52747192500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  52747192500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  52747192500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  52747192500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  52747192500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  52747192500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  52747192500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     57948636                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         57948636                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     57948636                       # number of overall hits
system.cpu.dcache.overall_hits::total        57948636                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       804568                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         804568                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       820952                       # number of overall misses
system.cpu.dcache.overall_misses::total        820952                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  28213625454                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  28213625454                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  28213625454                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  28213625454                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     58753204                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     58753204                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     58769588                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     58769588                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013694                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013694                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013969                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013969                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 35066.800387                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35066.800387                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34366.961106                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34366.961106                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1109736                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           69                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             18402                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.305184                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           69                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       678923                       # number of writebacks
system.cpu.dcache.writebacks::total            678923                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        86894                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        86894                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        86894                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        86894                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       717674                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       717674                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       734058                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       734058                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20386642454                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20386642454                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21692470954                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21692470954                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012215                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012215                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012490                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012490                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28406.550124                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28406.550124                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 29551.440014                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29551.440014                       # average overall mshr miss latency
system.cpu.dcache.replacements                 733034                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     44845496                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        44845496                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       510701                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        510701                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  15882089500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15882089500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     45356197                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     45356197                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011260                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011260                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31098.606621                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31098.606621                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        86891                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        86891                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       423810                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       423810                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8349049000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8349049000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009344                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009344                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19699.981124                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19699.981124                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13103140                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13103140                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       293867                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       293867                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12331535954                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12331535954                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13397007                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13397007                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021935                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021935                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41962.983098                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41962.983098                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       293864                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       293864                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12037593454                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12037593454                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021935                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021935                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 40963.144359                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40963.144359                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_misses::.cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   1305828500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1305828500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 79701.446533                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 79701.446533                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  52747192500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           985.034248                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            58682694                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            734058                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             79.942857                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   985.034248                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.961948                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.961948                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          225                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          788                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         235812410                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        235812410                       # Number of data accesses

---------- End Simulation Statistics   ----------
