LGA-2011,,,
Pin,Unit,Type,Name
CN41,OTHERS1,I/O,BCLK0_DN
CL41,OTHERS1,I/O,BCLK0_DP
AW45,OTHERS1,I/O,BCLK1_DN
BA45,OTHERS1,I/O,BCLK1_DP
AJ43,OTHERS1,I/O,BIST_ENABLE
AM48,OTHERS1,I/O,BMCINIT
BC43,OTHERS1,I/O,BPM_N[0]
BB44,OTHERS1,I/O,BPM_N[1]
BE47,OTHERS1,I/O,BPM_N[2]
BF46,OTHERS1,I/O,BPM_N[3]
BE45,OTHERS1,I/O,BPM_N[4]
BD46,OTHERS1,I/O,BPM_N[5]
BA43,OTHERS1,I/O,BPM_N[6]
AW43,OTHERS1,I/O,BPM_N[7]
CC51,OTHERS1,I/O,CATERR_N
DC15,DDR1,I/O,DDR_RESET_C01_N
C23,DDR2,I/O,DDR_RESET_C23_N
CK42,DDR1,I/O,DDR_SCL_C01
V40,DDR2,I/O,DDR_SCL_C23
CM42,DDR1,I/O,DDR_SDA_C01
Y40,DDR2,I/O,DDR_SDA_C23
CK16,DDR1,I/O,DDR0_ACT_N
CD16,DDR1,I/O,DDR0_ALERT_N
CL21,DDR1,I/O,DDR0_BA[0]
CH20,DDR1,I/O,DDR0_BA[1]
CL17,DDR1,I/O,DDR0_BG[0]
CN17,DDR1,I/O,DDR0_BG[1]
CJ25,DDR1,I/O,DDR0_CID[2]
CJ17,DDR1,I/O,DDR0_CKE[0]
CE17,DDR1,I/O,DDR0_CKE[1]
CF16,DDR1,I/O,DDR0_CKE[2]
CC17,DDR1,I/O,DDR0_CKE[3]
CN15,DDR1,I/O,DDR0_CKE[4]
CC15,DDR1,I/O,DDR0_CKE[5]
CE21,DDR1,I/O,DDR0_CLK_DN[0]
CF18,DDR1,I/O,DDR0_CLK_DN[1]
CF20,DDR1,I/O,DDR0_CLK_DN[2]
CE19,DDR1,I/O,DDR0_CLK_DN[3]
CC21,DDR1,I/O,DDR0_CLK_DP[0]
CD18,DDR1,I/O,DDR0_CLK_DP[1]
CD20,DDR1,I/O,DDR0_CLK_DP[2]
CC19,DDR1,I/O,DDR0_CLK_DP[3]
CD22,DDR1,I/O,DDR0_CS_N[0]
CH22,DDR1,I/O,DDR0_CS_N[1]
CF26,DDR1,I/O,DDR0_CS_N[2]/CID[0]
CC25,DDR1,I/O,DDR0_CS_N[3]/CID[1]
CK22,DDR1,I/O,DDR0_CS_N[4]
CH24,DDR1,I/O,DDR0_CS_N[5]
CH26,DDR1,I/O,DDR0_CS_N[6]/CID[3]
CD26,DDR1,I/O,DDR0_CS_N[7]/CID[4]
CK24,DDR1,I/O,DDR0_CS_N[8]
CK26,DDR1,I/O,DDR0_CS_N[9]
BU7,DDR1,I/O,DDR0_DQ[0]
BT6,DDR1,I/O,DDR0_DQ[1]
BW13,DDR1,I/O,DDR0_DQ[10]
BY14,DDR1,I/O,DDR0_DQ[11]
BT14,DDR1,I/O,DDR0_DQ[12]
BU15,DDR1,I/O,DDR0_DQ[13]
CA11,DDR1,I/O,DDR0_DQ[14]
BY12,DDR1,I/O,DDR0_DQ[15]
CE9,DDR1,I/O,DDR0_DQ[16]
CF8,DDR1,I/O,DDR0_DQ[17]
CK10,DDR1,I/O,DDR0_DQ[18]
CJ11,DDR1,I/O,DDR0_DQ[19]
CA9,DDR1,I/O,DDR0_DQ[2]
CD10,DDR1,I/O,DDR0_DQ[20]
CE11,DDR1,I/O,DDR0_DQ[21]
CK8,DDR1,I/O,DDR0_DQ[22]
CJ9,DDR1,I/O,DDR0_DQ[23]
CE13,DDR1,I/O,DDR0_DQ[24]
CG15,DDR1,I/O,DDR0_DQ[25]
CM14,DDR1,I/O,DDR0_DQ[26]
CH14,DDR1,I/O,DDR0_DQ[27]
CC13,DDR1,I/O,DDR0_DQ[28]
CD14,DDR1,I/O,DDR0_DQ[29]
CB8,DDR1,I/O,DDR0_DQ[3]
CM12,DDR1,I/O,DDR0_DQ[30]
CL13,DDR1,I/O,DDR0_DQ[31]
CK28,DDR1,I/O,DDR0_DQ[32]
CH28,DDR1,I/O,DDR0_DQ[33]
CK32,DDR1,I/O,DDR0_DQ[34]
CH32,DDR1,I/O,DDR0_DQ[35]
CL27,DDR1,I/O,DDR0_DQ[36]
CJ27,DDR1,I/O,DDR0_DQ[37]
CL31,DDR1,I/O,DDR0_DQ[38]
CJ31,DDR1,I/O,DDR0_DQ[39]
BT8,DDR1,I/O,DDR0_DQ[4]
CD28,DDR1,I/O,DDR0_DQ[40]
CB28,DDR1,I/O,DDR0_DQ[41]
CD32,DDR1,I/O,DDR0_DQ[42]
CB32,DDR1,I/O,DDR0_DQ[43]
CE27,DDR1,I/O,DDR0_DQ[44]
CC27,DDR1,I/O,DDR0_DQ[45]
CE31,DDR1,I/O,DDR0_DQ[46]
CC31,DDR1,I/O,DDR0_DQ[47]
CE35,DDR1,I/O,DDR0_DQ[48]
CC35,DDR1,I/O,DDR0_DQ[49]
BU9,DDR1,I/O,DDR0_DQ[5]
CE39,DDR1,I/O,DDR0_DQ[50]
CC39,DDR1,I/O,DDR0_DQ[51]
CF34,DDR1,I/O,DDR0_DQ[52]
CD34,DDR1,I/O,DDR0_DQ[53]
CF38,DDR1,I/O,DDR0_DQ[54]
CD38,DDR1,I/O,DDR0_DQ[55]
CL35,DDR1,I/O,DDR0_DQ[56]
CJ35,DDR1,I/O,DDR0_DQ[57]
CL39,DDR1,I/O,DDR0_DQ[58]
CJ39,DDR1,I/O,DDR0_DQ[59]
CA7,DDR1,I/O,DDR0_DQ[6]
CM34,DDR1,I/O,DDR0_DQ[60]
CK34,DDR1,I/O,DDR0_DQ[61]
CM38,DDR1,I/O,DDR0_DQ[62]
CK38,DDR1,I/O,DDR0_DQ[63]
CB6,DDR1,I/O,DDR0_DQ[7]
BT12,DDR1,I/O,DDR0_DQ[8]
BU11,DDR1,I/O,DDR0_DQ[9]
BV6,DDR1,I/O,DDR0_DQS_DN[0]
BW11,DDR1,I/O,DDR0_DQS_DN[1]
BV14,DDR1,I/O,DDR0_DQS_DN[10]
CH8,DDR1,I/O,DDR0_DQS_DN[11]
CF14,DDR1,I/O,DDR0_DQS_DN[12]
CJ29,DDR1,I/O,DDR0_DQS_DN[13]
CC29,DDR1,I/O,DDR0_DQS_DN[14]
CD36,DDR1,I/O,DDR0_DQS_DN[15]
CK36,DDR1,I/O,DDR0_DQS_DN[16]
CW9,DDR1,I/O,DDR0_DQS_DN[17]
CG11,DDR1,I/O,DDR0_DQS_DN[2]
CJ13,DDR1,I/O,DDR0_DQS_DN[3]
CM30,DDR1,I/O,DDR0_DQS_DN[4]
CF30,DDR1,I/O,DDR0_DQS_DN[5]
CE37,DDR1,I/O,DDR0_DQS_DN[6]
CL37,DDR1,I/O,DDR0_DQS_DN[7]
CT10,DDR1,I/O,DDR0_DQS_DN[8]
BW9,DDR1,I/O,DDR0_DQS_DN[9]
BY6,DDR1,I/O,DDR0_DQS_DP[0]
BV12,DDR1,I/O,DDR0_DQS_DP[1]
BU13,DDR1,I/O,DDR0_DQS_DP[10]
CG9,DDR1,I/O,DDR0_DQS_DP[11]
CG13,DDR1,I/O,DDR0_DQS_DP[12]
CL29,DDR1,I/O,DDR0_DQS_DP[13]
CE29,DDR1,I/O,DDR0_DQS_DP[14]
CF36,DDR1,I/O,DDR0_DQS_DP[15]
CM36,DDR1,I/O,DDR0_DQS_DP[16]
CU9,DDR1,I/O,DDR0_DQS_DP[17]
CH10,DDR1,I/O,DDR0_DQS_DP[2]
CK14,DDR1,I/O,DDR0_DQS_DP[3]
CK30,DDR1,I/O,DDR0_DQS_DP[4]
CD30,DDR1,I/O,DDR0_DQS_DP[5]
CC37,DDR1,I/O,DDR0_DQS_DP[6]
CJ37,DDR1,I/O,DDR0_DQS_DP[7]
CV10,DDR1,I/O,DDR0_DQS_DP[8]
BV8,DDR1,I/O,DDR0_DQS_DP[9]
CT8,DDR1,I/O,DDR0_ECC[0]
CV8,DDR1,I/O,DDR0_ECC[1]
CW11,DDR1,I/O,DDR0_ECC[2]
CU11,DDR1,I/O,DDR0_ECC[3]
CP8,DDR1,I/O,DDR0_ECC[4]
CN9,DDR1,I/O,DDR0_ECC[5]
CP10,DDR1,I/O,DDR0_ECC[6]
CR11,DDR1,I/O,DDR0_ECC[7]
CP22,DDR1,I/O,DDR0_MA[0]
CR21,DDR1,I/O,DDR0_MA[1]
CP24,DDR1,I/O,DDR0_MA[10]
CP18,DDR1,I/O,DDR0_MA[11]
CR17,DDR1,I/O,DDR0_MA[12]
CE23,DDR1,I/O,DDR0_MA[13]
CJ21,DDR1,I/O,DDR0_MA[14]
CL25,DDR1,I/O,DDR0_MA[15]
CL23,DDR1,I/O,DDR0_MA[16]
CD24,DDR1,I/O,DDR0_MA[17]
CT22,DDR1,I/O,DDR0_MA[2]
CN21,DDR1,I/O,DDR0_MA[3]
CP20,DDR1,I/O,DDR0_MA[4]
CL19,DDR1,I/O,DDR0_MA[5]
CN19,DDR1,I/O,DDR0_MA[6]
CH18,DDR1,I/O,DDR0_MA[7]
CJ19,DDR1,I/O,DDR0_MA[8]
CK18,DDR1,I/O,DDR0_MA[9]
CF22,DDR1,I/O,DDR0_ODT[0]
CN25,DDR1,I/O,DDR0_ODT[1]
CJ23,DDR1,I/O,DDR0_ODT[2]
CC23,DDR1,I/O,DDR0_ODT[3]
CF24,DDR1,I/O,DDR0_ODT[4]
CE25,DDR1,I/O,DDR0_ODT[5]
CK20,DDR1,I/O,DDR0_PAR
BY16,DDR1,I/O,DDR01_VREF
CT16,DDR1,I/O,DDR1_ACT_N
CR15,DDR1,I/O,DDR1_ALERT_N
CW23,DDR1,I/O,DDR1_BA[0]
CV22,DDR1,I/O,DDR1_BA[1]
CV16,DDR1,I/O,DDR1_BG[0]
CP16,DDR1,I/O,DDR1_BG[1]
CR25,DDR1,I/O,DDR1_CID[2]
DA17,DDR1,I/O,DDR1_CKE[0]
DC17,DDR1,I/O,DDR1_CKE[1]
DD16,DDR1,I/O,DDR1_CKE[2]
DF16,DDR1,I/O,DDR1_CKE[3]
CY16,DDR1,I/O,DDR1_CKE[4]
DA15,DDR1,I/O,DDR1_CKE[5]
DC21,DDR1,I/O,DDR1_CLK_DN[0]
DD18,DDR1,I/O,DDR1_CLK_DN[1]
DD20,DDR1,I/O,DDR1_CLK_DN[2]
DC19,DDR1,I/O,DDR1_CLK_DN[3]
DE21,DDR1,I/O,DDR1_CLK_DP[0]
DF18,DDR1,I/O,DDR1_CLK_DP[1]
DF20,DDR1,I/O,DDR1_CLK_DP[2]
DE19,DDR1,I/O,DDR1_CLK_DP[3]
DF22,DDR1,I/O,DDR1_CS_N[0]
DE23,DDR1,I/O,DDR1_CS_N[1]
CT26,DDR1,I/O,DDR1_CS_N[2]/CID[0]
CP26,DDR1,I/O,DDR1_CS_N[3]/CID[1]
DA23,DDR1,I/O,DDR1_CS_N[4]
DD24,DDR1,I/O,DDR1_CS_N[5]
CY26,DDR1,I/O,DDR1_CS_N[6]/CID[3]
CV26,DDR1,I/O,DDR1_CS_N[7]/CID[4]
DF24,DDR1,I/O,DDR1_CS_N[8]
DF26,DDR1,I/O,DDR1_CS_N[9]
BV4,DDR1,I/O,DDR1_DQ[0]
BU1,DDR1,I/O,DDR1_DQ[1]
CL5,DDR1,I/O,DDR1_DQ[10]
CM4,DDR1,I/O,DDR1_DQ[11]
CE5,DDR1,I/O,DDR1_DQ[12]
CF6,DDR1,I/O,DDR1_DQ[13]
CK6,DDR1,I/O,DDR1_DQ[14]
CL3,DDR1,I/O,DDR1_DQ[15]
CR3,DDR1,I/O,DDR1_DQ[16]
CV2,DDR1,I/O,DDR1_DQ[17]
CT6,DDR1,I/O,DDR1_DQ[18]
CP6,DDR1,I/O,DDR1_DQ[19]
CA3,DDR1,I/O,DDR1_DQ[2]
CR1,DDR1,I/O,DDR1_DQ[20]
CP2,DDR1,I/O,DDR1_DQ[21]
CU5,DDR1,I/O,DDR1_DQ[22]
CR5,DDR1,I/O,DDR1_DQ[23]
DA7,DDR1,I/O,DDR1_DQ[24]
DB8,DDR1,I/O,DDR1_DQ[25]
DE11,DDR1,I/O,DDR1_DQ[26]
DC11,DDR1,I/O,DDR1_DQ[27]
DA5,DDR1,I/O,DDR1_DQ[28]
CY6,DDR1,I/O,DDR1_DQ[29]
CB4,DDR1,I/O,DDR1_DQ[3]
DE9,DDR1,I/O,DDR1_DQ[30]
DF10,DDR1,I/O,DDR1_DQ[31]
CT28,DDR1,I/O,DDR1_DQ[32]
CP28,DDR1,I/O,DDR1_DQ[33]
CT32,DDR1,I/O,DDR1_DQ[34]
CP32,DDR1,I/O,DDR1_DQ[35]
CU27,DDR1,I/O,DDR1_DQ[36]
CR27,DDR1,I/O,DDR1_DQ[37]
CU31,DDR1,I/O,DDR1_DQ[38]
CR31,DDR1,I/O,DDR1_DQ[39]
BT4,DDR1,I/O,DDR1_DQ[4]
DA29,DDR1,I/O,DDR1_DQ[40]
DB30,DDR1,I/O,DDR1_DQ[41]
DC33,DDR1,I/O,DDR1_DQ[42]
DF34,DDR1,I/O,DDR1_DQ[43]
DB28,DDR1,I/O,DDR1_DQ[44]
CY28,DDR1,I/O,DDR1_DQ[45]
DA33,DDR1,I/O,DDR1_DQ[46]
DE33,DDR1,I/O,DDR1_DQ[47]
CU35,DDR1,I/O,DDR1_DQ[48]
CR35,DDR1,I/O,DDR1_DQ[49]
BT2,DDR1,I/O,DDR1_DQ[5]
CU39,DDR1,I/O,DDR1_DQ[50]
CR39,DDR1,I/O,DDR1_DQ[51]
CV34,DDR1,I/O,DDR1_DQ[52]
CT34,DDR1,I/O,DDR1_DQ[53]
CV38,DDR1,I/O,DDR1_DQ[54]
CT38,DDR1,I/O,DDR1_DQ[55]
DC37,DDR1,I/O,DDR1_DQ[56]
DF36,DDR1,I/O,DDR1_DQ[57]
DC39,DDR1,I/O,DDR1_DQ[58]
DA39,DDR1,I/O,DDR1_DQ[59]
CA1,DDR1,I/O,DDR1_DQ[6]
DC35,DDR1,I/O,DDR1_DQ[60]
DB36,DDR1,I/O,DDR1_DQ[61]
DF38,DDR1,I/O,DDR1_DQ[62]
DE39,DDR1,I/O,DDR1_DQ[63]
BY2,DDR1,I/O,DDR1_DQ[7]
CE3,DDR1,I/O,DDR1_DQ[8]
CF4,DDR1,I/O,DDR1_DQ[9]
BW3,DDR1,I/O,DDR1_DQS_DN[0]
CH6,DDR1,I/O,DDR1_DQS_DN[1]
CG3,DDR1,I/O,DDR1_DQS_DN[10]
CU3,DDR1,I/O,DDR1_DQS_DN[11]
DD8,DDR1,I/O,DDR1_DQS_DN[12]
CR29,DDR1,I/O,DDR1_DQS_DN[13]
CY32,DDR1,I/O,DDR1_DQS_DN[14]
CT36,DDR1,I/O,DDR1_DQS_DN[15]
DE37,DDR1,I/O,DDR1_DQS_DN[16]
CY14,DDR1,I/O,DDR1_DQS_DN[17]
CV4,DDR1,I/O,DDR1_DQS_DN[2]
DC9,DDR1,I/O,DDR1_DQS_DN[3]
CV30,DDR1,I/O,DDR1_DQS_DN[4]
DB32,DDR1,I/O,DDR1_DQS_DN[5]
CU37,DDR1,I/O,DDR1_DQS_DN[6]
DA37,DDR1,I/O,DDR1_DQS_DN[7]
DA13,DDR1,I/O,DDR1_DQS_DN[8]
BW1,DDR1,I/O,DDR1_DQS_DN[9]
BY4,DDR1,I/O,DDR1_DQS_DP[0]
CJ5,DDR1,I/O,DDR1_DQS_DP[1]
CH4,DDR1,I/O,DDR1_DQS_DP[10]
CW3,DDR1,I/O,DDR1_DQS_DP[11]
DC7,DDR1,I/O,DDR1_DQS_DP[12]
CU29,DDR1,I/O,DDR1_DQS_DP[13]
DA31,DDR1,I/O,DDR1_DQS_DP[14]
CV36,DDR1,I/O,DDR1_DQS_DP[15]
DD36,DDR1,I/O,DDR1_DQS_DP[16]
CW13,DDR1,I/O,DDR1_DQS_DP[17]
CT4,DDR1,I/O,DDR1_DQS_DP[2]
DB10,DDR1,I/O,DDR1_DQS_DP[3]
CT30,DDR1,I/O,DDR1_DQS_DP[4]
DD32,DDR1,I/O,DDR1_DQS_DP[5]
CR37,DDR1,I/O,DDR1_DQS_DP[6]
DB38,DDR1,I/O,DDR1_DQS_DP[7]
DB14,DDR1,I/O,DDR1_DQS_DP[8]
BV2,DDR1,I/O,DDR1_DQS_DP[9]
CU13,DDR1,I/O,DDR1_ECC[0]
CV14,DDR1,I/O,DDR1_ECC[1]
DD14,DDR1,I/O,DDR1_ECC[2]
DF14,DDR1,I/O,DDR1_ECC[3]
CR13,DDR1,I/O,DDR1_ECC[4]
CT14,DDR1,I/O,DDR1_ECC[5]
DC13,DDR1,I/O,DDR1_ECC[6]
DE13,DDR1,I/O,DDR1_ECC[7]
CY22,DDR1,I/O,DDR1_MA[0]
DA21,DDR1,I/O,DDR1_MA[1]
CR23,DDR1,I/O,DDR1_MA[10]
CV18,DDR1,I/O,DDR1_MA[11]
CW17,DDR1,I/O,DDR1_MA[12]
CW25,DDR1,I/O,DDR1_MA[13]
CN23,DDR1,I/O,DDR1_MA[14]
CV24,DDR1,I/O,DDR1_MA[15]
CY24,DDR1,I/O,DDR1_MA[16]
CT24,DDR1,I/O,DDR1_MA[17]
CV20,DDR1,I/O,DDR1_MA[2]
CW21,DDR1,I/O,DDR1_MA[3]
CR19,DDR1,I/O,DDR1_MA[4]
CY20,DDR1,I/O,DDR1_MA[5]
CW19,DDR1,I/O,DDR1_MA[6]
CT18,DDR1,I/O,DDR1_MA[7]
DA19,DDR1,I/O,DDR1_MA[8]
CY18,DDR1,I/O,DDR1_MA[9]
DD22,DDR1,I/O,DDR1_ODT[0]
DE25,DDR1,I/O,DDR1_ODT[1]
DC23,DDR1,I/O,DDR1_ODT[2]
DC25,DDR1,I/O,DDR1_ODT[3]
DA25,DDR1,I/O,DDR1_ODT[4]
DD26,DDR1,I/O,DDR1_ODT[5]
CT20,DDR1,I/O,DDR1_PAR
AE21,DDR2,I/O,DDR2_ACT_N
P22,DDR2,I/O,DDR2_ALERT_N
M14,DDR2,I/O,DDR2_BA[0]
U17,DDR2,I/O,DDR2_BA[1]
AA21,DDR2,I/O,DDR2_BG[0]
AD20,DDR2,I/O,DDR2_BG[1]
U13,DDR2,I/O,DDR2_CID[2]
R21,DDR2,I/O,DDR2_CKE[0]
U21,DDR2,I/O,DDR2_CKE[1]
T22,DDR2,I/O,DDR2_CKE[2]
Y22,DDR2,I/O,DDR2_CKE[3]
AB22,DDR2,I/O,DDR2_CKE[4]
AD22,DDR2,I/O,DDR2_CKE[5]
W17,DDR2,I/O,DDR2_CLK_DN[0]
Y20,DDR2,I/O,DDR2_CLK_DN[1]
Y18,DDR2,I/O,DDR2_CLK_DN[2]
W19,DDR2,I/O,DDR2_CLK_DN[3]
AA17,DDR2,I/O,DDR2_CLK_DP[0]
AB20,DDR2,I/O,DDR2_CLK_DP[1]
AB18,DDR2,I/O,DDR2_CLK_DP[2]
AA19,DDR2,I/O,DDR2_CLK_DP[3]
AB16,DDR2,I/O,DDR2_CS_N[0]
T16,DDR2,I/O,DDR2_CS_N[1]
W13,DDR2,I/O,DDR2_CS_N[2]/CID[0]
AA13,DDR2,I/O,DDR2_CS_N[3]/CID[1]
P16,DDR2,I/O,DDR2_CS_N[4]
U15,DDR2,I/O,DDR2_CS_N[5]
AC13,DDR2,I/O,DDR2_CS_N[6]/CID[3]
AD16,DDR2,I/O,DDR2_CS_N[7]/CID[4]
AD18,DDR2,I/O,DDR2_CS_N[8]
T12,DDR2,I/O,DDR2_CS_N[9]
AD38,DDR2,I/O,DDR2_DQ[0]
AA37,DDR2,I/O,DDR2_DQ[1]
V30,DDR2,I/O,DDR2_DQ[10]
T30,DDR2,I/O,DDR2_DQ[11]
U35,DDR2,I/O,DDR2_DQ[12]
R35,DDR2,I/O,DDR2_DQ[13]
T32,DDR2,I/O,DDR2_DQ[14]
W31,DDR2,I/O,DDR2_DQ[15]
AD34,DDR2,I/O,DDR2_DQ[16]
AB34,DDR2,I/O,DDR2_DQ[17]
AD30,DDR2,I/O,DDR2_DQ[18]
AB30,DDR2,I/O,DDR2_DQ[19]
R37,DDR2,I/O,DDR2_DQ[2]
AC35,DDR2,I/O,DDR2_DQ[20]
AA35,DDR2,I/O,DDR2_DQ[21]
AE31,DDR2,I/O,DDR2_DQ[22]
AC31,DDR2,I/O,DDR2_DQ[23]
U27,DDR2,I/O,DDR2_DQ[24]
R27,DDR2,I/O,DDR2_DQ[25]
U23,DDR2,I/O,DDR2_DQ[26]
R23,DDR2,I/O,DDR2_DQ[27]
V28,DDR2,I/O,DDR2_DQ[28]
T28,DDR2,I/O,DDR2_DQ[29]
Y38,DDR2,I/O,DDR2_DQ[3]
V24,DDR2,I/O,DDR2_DQ[30]
T24,DDR2,I/O,DDR2_DQ[31]
N9,DDR2,I/O,DDR2_DQ[32]
K8,DDR2,I/O,DDR2_DQ[33]
R7,DDR2,I/O,DDR2_DQ[34]
P6,DDR2,I/O,DDR2_DQ[35]
J9,DDR2,I/O,DDR2_DQ[36]
L9,DDR2,I/O,DDR2_DQ[37]
K6,DDR2,I/O,DDR2_DQ[38]
M6,DDR2,I/O,DDR2_DQ[39]
AE37,DDR2,I/O,DDR2_DQ[4]
U9,DDR2,I/O,DDR2_DQ[40]
W11,DDR2,I/O,DDR2_DQ[41]
AA11,DDR2,I/O,DDR2_DQ[42]
AB8,DDR2,I/O,DDR2_DQ[43]
T10,DDR2,I/O,DDR2_DQ[44]
U11,DDR2,I/O,DDR2_DQ[45]
AA9,DDR2,I/O,DDR2_DQ[46]
Y8,DDR2,I/O,DDR2_DQ[47]
AE11,DDR2,I/O,DDR2_DQ[48]
AF12,DDR2,I/O,DDR2_DQ[49]
AC39,DDR2,I/O,DDR2_DQ[5]
AK12,DDR2,I/O,DDR2_DQ[50]
AL13,DDR2,I/O,DDR2_DQ[51]
AG15,DDR2,I/O,DDR2_DQ[52]
AF14,DDR2,I/O,DDR2_DQ[53]
AK14,DDR2,I/O,DDR2_DQ[54]
AL15,DDR2,I/O,DDR2_DQ[55]
AG9,DDR2,I/O,DDR2_DQ[56]
AG7,DDR2,I/O,DDR2_DQ[57]
AK10,DDR2,I/O,DDR2_DQ[58]
AL9,DDR2,I/O,DDR2_DQ[59]
T38,DDR2,I/O,DDR2_DQ[6]
AE7,DDR2,I/O,DDR2_DQ[60]
AE9,DDR2,I/O,DDR2_DQ[61]
AK8,DDR2,I/O,DDR2_DQ[62]
AL7,DDR2,I/O,DDR2_DQ[63]
U37,DDR2,I/O,DDR2_DQ[7]
V34,DDR2,I/O,DDR2_DQ[8]
U33,DDR2,I/O,DDR2_DQ[9]
W37,DDR2,I/O,DDR2_DQS_DN[0]
V32,DDR2,I/O,DDR2_DQS_DN[1]
R33,DDR2,I/O,DDR2_DQS_DN[10]
AA33,DDR2,I/O,DDR2_DQS_DN[11]
T26,DDR2,I/O,DDR2_DQS_DN[12]
L7,DDR2,I/O,DDR2_DQS_DN[13]
W9,DDR2,I/O,DDR2_DQS_DN[14]
AJ15,DDR2,I/O,DDR2_DQS_DN[15]
AJ9,DDR2,I/O,DDR2_DQS_DN[16]
AB26,DDR2,I/O,DDR2_DQS_DN[17]
AD32,DDR2,I/O,DDR2_DQS_DN[2]
W25,DDR2,I/O,DDR2_DQS_DN[3]
P8,DDR2,I/O,DDR2_DQS_DN[4]
Y10,DDR2,I/O,DDR2_DQS_DN[5]
AJ13,DDR2,I/O,DDR2_DQS_DN[6]
AH8,DDR2,I/O,DDR2_DQS_DN[7]
AE25,DDR2,I/O,DDR2_DQS_DN[8]
AC37,DDR2,I/O,DDR2_DQS_DN[9]
V38,DDR2,I/O,DDR2_DQS_DP[0]
U31,DDR2,I/O,DDR2_DQS_DP[1]
T34,DDR2,I/O,DDR2_DQS_DP[10]
AC33,DDR2,I/O,DDR2_DQS_DP[11]
V26,DDR2,I/O,DDR2_DQS_DP[12]
M8,DDR2,I/O,DDR2_DQS_DP[13]
V8,DDR2,I/O,DDR2_DQS_DP[14]
AH16,DDR2,I/O,DDR2_DQS_DP[15]
AH10,DDR2,I/O,DDR2_DQS_DP[16]
AD26,DDR2,I/O,DDR2_DQS_DP[17]
AB32,DDR2,I/O,DDR2_DQS_DP[2]
U25,DDR2,I/O,DDR2_DQS_DP[3]
N7,DDR2,I/O,DDR2_DQS_DP[4]
AB10,DDR2,I/O,DDR2_DQS_DP[5]
AH12,DDR2,I/O,DDR2_DQS_DP[6]
AJ7,DDR2,I/O,DDR2_DQS_DP[7]
AC25,DDR2,I/O,DDR2_DQS_DP[8]
AB38,DDR2,I/O,DDR2_DQS_DP[9]
AC27,DDR2,I/O,DDR2_ECC[0]
AA27,DDR2,I/O,DDR2_ECC[1]
AC23,DDR2,I/O,DDR2_ECC[2]
AA23,DDR2,I/O,DDR2_ECC[3]
AD28,DDR2,I/O,DDR2_ECC[4]
AB28,DDR2,I/O,DDR2_ECC[5]
AD24,DDR2,I/O,DDR2_ECC[6]
AB24,DDR2,I/O,DDR2_ECC[7]
L15,DDR2,I/O,DDR2_MA[0]
M16,DDR2,I/O,DDR2_MA[1]
AA15,DDR2,I/O,DDR2_MA[10]
T20,DDR2,I/O,DDR2_MA[11]
W21,DDR2,I/O,DDR2_MA[12]
P12,DDR2,I/O,DDR2_MA[13]
Y14,DDR2,I/O,DDR2_MA[14]
R13,DDR2,I/O,DDR2_MA[15]
P14,DDR2,I/O,DDR2_MA[16]
T14,DDR2,I/O,DDR2_MA[17]
T18,DDR2,I/O,DDR2_MA[2]
L17,DDR2,I/O,DDR2_MA[3]
R19,DDR2,I/O,DDR2_MA[4]
P18,DDR2,I/O,DDR2_MA[5]
M18,DDR2,I/O,DDR2_MA[6]
U19,DDR2,I/O,DDR2_MA[7]
L19,DDR2,I/O,DDR2_MA[8]
P20,DDR2,I/O,DDR2_MA[9]
Y16,DDR2,I/O,DDR2_ODT[0]
W15,DDR2,I/O,DDR2_ODT[1]
R15,DDR2,I/O,DDR2_ODT[2]
AB14,DDR2,I/O,DDR2_ODT[3]
AE17,DDR2,I/O,DDR2_ODT[4]
AD14,DDR2,I/O,DDR2_ODT[5]
R17,DDR2,I/O,DDR2_PAR
T40,DDR2,I/O,DDR23_VREF
L21,DDR2,I/O,DDR3_ACT_N
M22,DDR2,I/O,DDR3_ALERT_N
G13,DDR2,I/O,DDR3_BA[0]
K14,DDR2,I/O,DDR3_BA[1]
J21,DDR2,I/O,DDR3_BG[0]
G21,DDR2,I/O,DDR3_BG[1]
J11,DDR2,I/O,DDR3_CID[2]
F22,DDR2,I/O,DDR3_CKE[0]
E21,DDR2,I/O,DDR3_CKE[1]
A21,DDR2,I/O,DDR3_CKE[2]
D22,DDR2,I/O,DDR3_CKE[3]
B22,DDR2,I/O,DDR3_CKE[4]
K22,DDR2,I/O,DDR3_CKE[5]
C17,DDR2,I/O,DDR3_CLK_DN[0]
D20,DDR2,I/O,DDR3_CLK_DN[1]
D18,DDR2,I/O,DDR3_CLK_DN[2]
C19,DDR2,I/O,DDR3_CLK_DN[3]
A17,DDR2,I/O,DDR3_CLK_DP[0]
B20,DDR2,I/O,DDR3_CLK_DP[1]
B18,DDR2,I/O,DDR3_CLK_DP[2]
A19,DDR2,I/O,DDR3_CLK_DP[3]
B16,DDR2,I/O,DDR3_CS_N[0]
C15,DDR2,I/O,DDR3_CS_N[1]
F10,DDR2,I/O,DDR3_CS_N[2]/CID[0]
H10,DDR2,I/O,DDR3_CS_N[3]/CID[1]
A15,DDR2,I/O,DDR3_CS_N[4]
F14,DDR2,I/O,DDR3_CS_N[5]
G11,DDR2,I/O,DDR3_CS_N[6]/CID[3]
A11,DDR2,I/O,DDR3_CS_N[7]/CID[4]
B14,DDR2,I/O,DDR3_CS_N[8]
B12,DDR2,I/O,DDR3_CS_N[9]
D38,DDR2,I/O,DDR3_DQ[0]
B38,DDR2,I/O,DDR3_DQ[1]
G31,DDR2,I/O,DDR3_DQ[10]
E31,DDR2,I/O,DDR3_DQ[11]
F34,DDR2,I/O,DDR3_DQ[12]
E35,DDR2,I/O,DDR3_DQ[13]
D32,DDR2,I/O,DDR3_DQ[14]
E33,DDR2,I/O,DDR3_DQ[15]
K34,DDR2,I/O,DDR3_DQ[16]
M34,DDR2,I/O,DDR3_DQ[17]
K30,DDR2,I/O,DDR3_DQ[18]
M30,DDR2,I/O,DDR3_DQ[19]
L37,DDR2,I/O,DDR3_DQ[2]
J35,DDR2,I/O,DDR3_DQ[20]
L35,DDR2,I/O,DDR3_DQ[21]
L31,DDR2,I/O,DDR3_DQ[22]
N31,DDR2,I/O,DDR3_DQ[23]
F28,DDR2,I/O,DDR3_DQ[24]
E27,DDR2,I/O,DDR3_DQ[25]
F24,DDR2,I/O,DDR3_DQ[26]
E23,DDR2,I/O,DDR3_DQ[27]
G29,DDR2,I/O,DDR3_DQ[28]
E29,DDR2,I/O,DDR3_DQ[29]
M38,DDR2,I/O,DDR3_DQ[3]
C25,DDR2,I/O,DDR3_DQ[30]
B24,DDR2,I/O,DDR3_DQ[31]
K4,DDR2,I/O,DDR3_DQ[32]
H4,DDR2,I/O,DDR3_DQ[33]
J1,DDR2,I/O,DDR3_DQ[34]
L1,DDR2,I/O,DDR3_DQ[35]
P4,DDR2,I/O,DDR3_DQ[36]
N3,DDR2,I/O,DDR3_DQ[37]
K2,DDR2,I/O,DDR3_DQ[38]
R3,DDR2,I/O,DDR3_DQ[39]
C39,DDR2,I/O,DDR3_DQ[4]
E9,DDR2,I/O,DDR3_DQ[40]
F8,DDR2,I/O,DDR3_DQ[41]
E5,DDR2,I/O,DDR3_DQ[42]
F6,DDR2,I/O,DDR3_DQ[43]
C9,DDR2,I/O,DDR3_DQ[44]
A9,DDR2,I/O,DDR3_DQ[45]
D6,DDR2,I/O,DDR3_DQ[46]
G7,DDR2,I/O,DDR3_DQ[47]
AG3,DDR2,I/O,DDR3_DQ[48]
AG1,DDR2,I/O,DDR3_DQ[49]
J39,DDR2,I/O,DDR3_DQ[5]
AL3,DDR2,I/O,DDR3_DQ[50]
AL5,DDR2,I/O,DDR3_DQ[51]
AG5,DDR2,I/O,DDR3_DQ[52]
AE3,DDR2,I/O,DDR3_DQ[53]
AJ3,DDR2,I/O,DDR3_DQ[54]
AL1,DDR2,I/O,DDR3_DQ[55]
V4,DDR2,I/O,DDR3_DQ[56]
W3,DDR2,I/O,DDR3_DQ[57]
AC5,DDR2,I/O,DDR3_DQ[58]
AE5,DDR2,I/O,DDR3_DQ[59]
G37,DDR2,I/O,DDR3_DQ[6]
U5,DDR2,I/O,DDR3_DQ[60]
V6,DDR2,I/O,DDR3_DQ[61]
AC3,DDR2,I/O,DDR3_DQ[62]
AB6,DDR2,I/O,DDR3_DQ[63]
K38,DDR2,I/O,DDR3_DQ[7]
A35,DDR2,I/O,DDR3_DQ[8]
B34,DDR2,I/O,DDR3_DQ[9]
C37,DDR2,I/O,DDR3_DQS_DN[0]
A33,DDR2,I/O,DDR3_DQS_DN[1]
D34,DDR2,I/O,DDR3_DQS_DN[10]
L33,DDR2,I/O,DDR3_DQS_DN[11]
D26,DDR2,I/O,DDR3_DQS_DN[12]
L3,DDR2,I/O,DDR3_DQS_DN[13]
D8,DDR2,I/O,DDR3_DQS_DN[14]
AJ5,DDR2,I/O,DDR3_DQS_DN[15]
W5,DDR2,I/O,DDR3_DQS_DN[16]
K26,DDR2,I/O,DDR3_DQS_DN[17]
K32,DDR2,I/O,DDR3_DQS_DN[2]
G25,DDR2,I/O,DDR3_DQS_DN[3]
G3,DDR2,I/O,DDR3_DQS_DN[4]
C7,DDR2,I/O,DDR3_DQS_DN[5]
AJ1,DDR2,I/O,DDR3_DQS_DN[6]
AA5,DDR2,I/O,DDR3_DQS_DN[7]
N25,DDR2,I/O,DDR3_DQS_DN[8]
H38,DDR2,I/O,DDR3_DQS_DN[9]
E37,DDR2,I/O,DDR3_DQS_DP[0]
B32,DDR2,I/O,DDR3_DQS_DP[1]
C35,DDR2,I/O,DDR3_DQS_DP[10]
J33,DDR2,I/O,DDR3_DQS_DP[11]
F26,DDR2,I/O,DDR3_DQS_DP[12]
M4,DDR2,I/O,DDR3_DQS_DP[13]
B8,DDR2,I/O,DDR3_DQS_DP[14]
AH4,DDR2,I/O,DDR3_DQS_DP[15]
Y6,DDR2,I/O,DDR3_DQS_DP[16]
M26,DDR2,I/O,DDR3_DQS_DP[17]
M32,DDR2,I/O,DDR3_DQS_DP[2]
E25,DDR2,I/O,DDR3_DQS_DP[3]
H2,DDR2,I/O,DDR3_DQS_DP[4]
E7,DDR2,I/O,DDR3_DQS_DP[5]
AK2,DDR2,I/O,DDR3_DQS_DP[6]
AB4,DDR2,I/O,DDR3_DQS_DP[7]
L25,DDR2,I/O,DDR3_DQS_DP[8]
F38,DDR2,I/O,DDR3_DQS_DP[9]
L27,DDR2,I/O,DDR3_ECC[0]
J27,DDR2,I/O,DDR3_ECC[1]
L23,DDR2,I/O,DDR3_ECC[2]
J23,DDR2,I/O,DDR3_ECC[3]
K28,DDR2,I/O,DDR3_ECC[4]
M28,DDR2,I/O,DDR3_ECC[5]
M24,DDR2,I/O,DDR3_ECC[6]
K24,DDR2,I/O,DDR3_ECC[7]
G15,DDR2,I/O,DDR3_MA[0]
K16,DDR2,I/O,DDR3_MA[1]
L13,DDR2,I/O,DDR3_MA[10]
K20,DDR2,I/O,DDR3_MA[11]
M20,DDR2,I/O,DDR3_MA[12]
M12,DDR2,I/O,DDR3_MA[13]
K12,DDR2,I/O,DDR3_MA[14]
F12,DDR2,I/O,DDR3_MA[15]
J13,DDR2,I/O,DDR3_MA[16]
L11,DDR2,I/O,DDR3_MA[17]
F16,DDR2,I/O,DDR3_MA[2]
G17,DDR2,I/O,DDR3_MA[3]
J17,DDR2,I/O,DDR3_MA[4]
K18,DDR2,I/O,DDR3_MA[5]
F18,DDR2,I/O,DDR3_MA[6]
J19,DDR2,I/O,DDR3_MA[7]
G19,DDR2,I/O,DDR3_MA[8]
F20,DDR2,I/O,DDR3_MA[9]
D16,DDR2,I/O,DDR3_ODT[0]
A13,DDR2,I/O,DDR3_ODT[1]
D14,DDR2,I/O,DDR3_ODT[2]
D12,DDR2,I/O,DDR3_ODT[3]
E13,DDR2,I/O,DDR3_ODT[4]
E11,DDR2,I/O,DDR3_ODT[5]
J15,DDR2,I/O,DDR3_PAR
F40,OTHERS1,I/O,DEBUG_EN_N
B50,DMI,I/O,DMI_RX_DN[0]
C49,DMI,I/O,DMI_RX_DN[1]
B48,DMI,I/O,DMI_RX_DN[2]
C47,DMI,I/O,DMI_RX_DN[3]
D50,DMI,I/O,DMI_RX_DP[0]
E49,DMI,I/O,DMI_RX_DP[1]
D48,DMI,I/O,DMI_RX_DP[2]
E47,DMI,I/O,DMI_RX_DP[3]
C45,DMI,I/O,DMI_TX_DN[0]
B44,DMI,I/O,DMI_TX_DN[1]
C43,DMI,I/O,DMI_TX_DN[2]
B42,DMI,I/O,DMI_TX_DN[3]
E45,DMI,I/O,DMI_TX_DP[0]
D44,DMI,I/O,DMI_TX_DP[1]
E43,DMI,I/O,DMI_TX_DP[2]
D42,DMI,I/O,DMI_TX_DP[3]
CH16,DDR1,I/O,DRAM_PWR_OK_C01
W29,DDR1,I/O,DRAM_PWR_OK_C23
CE53,OTHERS2,I/O,EAR_N
BD50,OTHERS2,I/O,ERROR_N[0]
BB48,OTHERS2,I/O,ERROR_N[1]
BB52,OTHERS2,I/O,ERROR_N[2]
CY40,OTHERS2,I/O,FIVR_FAULT
Y48,OTHERS2,I/O,FRMAGENT
CL33,OTHERS2,I/O,MEM_HOT_C01_N
P36,OTHERS2,I/O,MEM_HOT_C23_N
H52,OTHERS2,I/O,MSMI_N
B46,PCIE,I/O,PE_HP_SCL
D46,PCIE,I/O,PE_HP_SDA
C51,PCIE,I/O,PE1A_RX_DN[0]
D52,PCIE,I/O,PE1A_RX_DN[1]
D54,PCIE,I/O,PE1A_RX_DN[2]
E55,PCIE,I/O,PE1A_RX_DN[3]
E51,PCIE,I/O,PE1A_RX_DP[0]
F52,PCIE,I/O,PE1A_RX_DP[1]
F54,PCIE,I/O,PE1A_RX_DP[2]
G55,PCIE,I/O,PE1A_RX_DP[3]
H42,PCIE,I/O,PE1A_TX_DN[0]
J43,PCIE,I/O,PE1A_TX_DN[1]
H44,PCIE,I/O,PE1A_TX_DN[2]
J45,PCIE,I/O,PE1A_TX_DN[3]
K42,PCIE,I/O,PE1A_TX_DP[0]
L43,PCIE,I/O,PE1A_TX_DP[1]
K44,PCIE,I/O,PE1A_TX_DP[2]
L45,PCIE,I/O,PE1A_TX_DP[3]
J53,PCIE,I/O,PE1B_RX_DN[4]
K54,PCIE,I/O,PE1B_RX_DN[5]
J57,PCIE,I/O,PE1B_RX_DN[6]
K56,PCIE,I/O,PE1B_RX_DN[7]
L53,PCIE,I/O,PE1B_RX_DP[4]
M54,PCIE,I/O,PE1B_RX_DP[5]
L57,PCIE,I/O,PE1B_RX_DP[6]
M56,PCIE,I/O,PE1B_RX_DP[7]
H46,PCIE,I/O,PE1B_TX_DN[4]
J47,PCIE,I/O,PE1B_TX_DN[5]
H48,PCIE,I/O,PE1B_TX_DN[6]
J49,PCIE,I/O,PE1B_TX_DN[7]
K46,PCIE,I/O,PE1B_TX_DP[4]
L47,PCIE,I/O,PE1B_TX_DP[5]
K48,PCIE,I/O,PE1B_TX_DP[6]
L49,PCIE,I/O,PE1B_TX_DP[7]
L55,PCIE,I/O,PE2A_RX_DN[0]
T54,PCIE,I/O,PE2A_RX_DN[1]
T56,PCIE,I/O,PE2A_RX_DN[2]
U55,PCIE,I/O,PE2A_RX_DN[3]
N55,PCIE,I/O,PE2A_RX_DP[0]
V54,PCIE,I/O,PE2A_RX_DP[1]
V56,PCIE,I/O,PE2A_RX_DP[2]
W55,PCIE,I/O,PE2A_RX_DP[3]
AN49,PCIE,I/O,PE2A_TX_DN[0]
AM50,PCIE,I/O,PE2A_TX_DN[1]
AN51,PCIE,I/O,PE2A_TX_DN[2]
AM52,PCIE,I/O,PE2A_TX_DN[3]
AR49,PCIE,I/O,PE2A_TX_DP[0]
AP50,PCIE,I/O,PE2A_TX_DP[1]
AR51,PCIE,I/O,PE2A_TX_DP[2]
AP52,PCIE,I/O,PE2A_TX_DP[3]
AB54,PCIE,I/O,PE2B_RX_DN[4]
AB56,PCIE,I/O,PE2B_RX_DN[5]
AC55,PCIE,I/O,PE2B_RX_DN[6]
AE57,PCIE,I/O,PE2B_RX_DN[7]
AD54,PCIE,I/O,PE2B_RX_DP[4]
AD56,PCIE,I/O,PE2B_RX_DP[5]
AE55,PCIE,I/O,PE2B_RX_DP[6]
AF58,PCIE,I/O,PE2B_RX_DP[7]
AG53,PCIE,I/O,PE2B_TX_DN[4]
AH54,PCIE,I/O,PE2B_TX_DN[5]
AN53,PCIE,I/O,PE2B_TX_DN[6]
AP54,PCIE,I/O,PE2B_TX_DN[7]
AJ53,PCIE,I/O,PE2B_TX_DP[4]
AK54,PCIE,I/O,PE2B_TX_DP[5]
AR53,PCIE,I/O,PE2B_TX_DP[6]
AT54,PCIE,I/O,PE2B_TX_DP[7]
AJ57,PCIE,I/O,PE2C_RX_DN[10]
AR57,PCIE,I/O,PE2C_RX_DN[11]
AH56,PCIE,I/O,PE2C_RX_DN[8]
AK58,PCIE,I/O,PE2C_RX_DN[9]
AL57,PCIE,I/O,PE2C_RX_DP[10]
AU57,PCIE,I/O,PE2C_RX_DP[11]
AK56,PCIE,I/O,PE2C_RX_DP[8]
AM58,PCIE,I/O,PE2C_RX_DP[9]
AY54,PCIE,I/O,PE2C_TX_DN[10]
AW51,PCIE,I/O,PE2C_TX_DN[11]
AV52,PCIE,I/O,PE2C_TX_DN[8]
AW53,PCIE,I/O,PE2C_TX_DN[9]
BB54,PCIE,I/O,PE2C_TX_DP[10]
BA51,PCIE,I/O,PE2C_TX_DP[11]
AY52,PCIE,I/O,PE2C_TX_DP[8]
BA53,PCIE,I/O,PE2C_TX_DP[9]
AT58,PCIE,I/O,PE2D_RX_DN[12]
AP56,PCIE,I/O,PE2D_RX_DN[13]
AY58,PCIE,I/O,PE2D_RX_DN[14]
AY56,PCIE,I/O,PE2D_RX_DN[15]
AV58,PCIE,I/O,PE2D_RX_DP[12]
AT56,PCIE,I/O,PE2D_RX_DP[13]
BA57,PCIE,I/O,PE2D_RX_DP[14]
BB56,PCIE,I/O,PE2D_RX_DP[15]
AV50,PCIE,I/O,PE2D_TX_DN[12]
AW49,PCIE,I/O,PE2D_TX_DN[13]
AV48,PCIE,I/O,PE2D_TX_DN[14]
AW47,PCIE,I/O,PE2D_TX_DN[15]
AY50,PCIE,I/O,PE2D_TX_DP[12]
BA49,PCIE,I/O,PE2D_TX_DP[13]
AY48,PCIE,I/O,PE2D_TX_DP[14]
BA47,PCIE,I/O,PE2D_TX_DP[15]
AF44,PCIE,I/O,PE3A_RX_DN[0]
AG45,PCIE,I/O,PE3A_RX_DN[1]
AF46,PCIE,I/O,PE3A_RX_DN[2]
AA49,PCIE,I/O,PE3A_RX_DN[3]
AH44,PCIE,I/O,PE3A_RX_DP[0]
AJ45,PCIE,I/O,PE3A_RX_DP[1]
AH46,PCIE,I/O,PE3A_RX_DP[2]
AC49,PCIE,I/O,PE3A_RX_DP[3]
H50,PCIE,I/O,PE3A_TX_DN[0]
J51,PCIE,I/O,PE3A_TX_DN[1]
R47,PCIE,I/O,PE3A_TX_DN[2]
P48,PCIE,I/O,PE3A_TX_DN[3]
K50,PCIE,I/O,PE3A_TX_DP[0]
L51,PCIE,I/O,PE3A_TX_DP[1]
U47,PCIE,I/O,PE3A_TX_DP[2]
T48,PCIE,I/O,PE3A_TX_DP[3]
Y50,PCIE,I/O,PE3B_RX_DN[4]
Y52,PCIE,I/O,PE3B_RX_DN[5]
AA53,PCIE,I/O,PE3B_RX_DN[6]
AA51,PCIE,I/O,PE3B_RX_DN[7]
AB50,PCIE,I/O,PE3B_RX_DP[4]
AB52,PCIE,I/O,PE3B_RX_DP[5]
AC53,PCIE,I/O,PE3B_RX_DP[6]
AC51,PCIE,I/O,PE3B_RX_DP[7]
P52,PCIE,I/O,PE3B_TX_DN[4]
R51,PCIE,I/O,PE3B_TX_DN[5]
P50,PCIE,I/O,PE3B_TX_DN[6]
R49,PCIE,I/O,PE3B_TX_DN[7]
T52,PCIE,I/O,PE3B_TX_DP[4]
U51,PCIE,I/O,PE3B_TX_DP[5]
T50,PCIE,I/O,PE3B_TX_DP[6]
U49,PCIE,I/O,PE3B_TX_DP[7]
AF50,PCIE,I/O,PE3C_RX_DN[10]
AG49,PCIE,I/O,PE3C_RX_DN[11]
AF48,PCIE,I/O,PE3C_RX_DN[8]
AG51,PCIE,I/O,PE3C_RX_DN[9]
AH50,PCIE,I/O,PE3C_RX_DP[10]
AJ49,PCIE,I/O,PE3C_RX_DP[11]
AH48,PCIE,I/O,PE3C_RX_DP[8]
AJ51,PCIE,I/O,PE3C_RX_DP[9]
AA47,PCIE,I/O,PE3C_TX_DN[10]
Y46,PCIE,I/O,PE3C_TX_DN[11]
P46,PCIE,I/O,PE3C_TX_DN[8]
R45,PCIE,I/O,PE3C_TX_DN[9]
AC47,PCIE,I/O,PE3C_TX_DP[10]
AB46,PCIE,I/O,PE3C_TX_DP[11]
T46,PCIE,I/O,PE3C_TX_DP[8]
U45,PCIE,I/O,PE3C_TX_DP[9]
AG47,PCIE,I/O,PE3D_RX_DN[12]
AN47,PCIE,I/O,PE3D_RX_DN[13]
AM46,PCIE,I/O,PE3D_RX_DN[14]
AN45,PCIE,I/O,PE3D_RX_DN[15]
AJ47,PCIE,I/O,PE3D_RX_DP[12]
AR47,PCIE,I/O,PE3D_RX_DP[13]
AP46,PCIE,I/O,PE3D_RX_DP[14]
AR45,PCIE,I/O,PE3D_RX_DP[15]
AA45,PCIE,I/O,PE3D_TX_DN[12]
Y44,PCIE,I/O,PE3D_TX_DN[13]
AC43,PCIE,I/O,PE3D_TX_DN[14]
T44,PCIE,I/O,PE3D_TX_DN[15]
AC45,PCIE,I/O,PE3D_TX_DP[12]
AB44,PCIE,I/O,PE3D_TX_DP[13]
AA43,PCIE,I/O,PE3D_TX_DP[14]
P44,PCIE,I/O,PE3D_TX_DP[15]
CG55,PWR,I/O,PECI
AV44,OTHERS2,I/O,PM_FAST_WAKE_N
K52,OTHERS2,I/O,PMSYNC
CU49,OTHERS2,I/O,PRDY_N
CW49,OTHERS2,I/O,PREQ_N
AB48,OTHERS2,I/O,PROC_ID
BL51,OTHERS2,I/O,PROCHOT_N
AC41,PWR,I/O,PWR_DEBUG_N
BJ53,PWR,I/O,PWRGOOD
BM58,QPI,I/O,QPI0_CLKRX_DN
BK58,QPI,I/O,QPI0_CLKRX_DP
CF44,QPI,I/O,QPI0_CLKTX_DN
CD44,QPI,I/O,QPI0_CLKTX_DP
BG51,QPI,I/O,QPI0_DRX_DN[0]
BF52,QPI,I/O,QPI0_DRX_DN[1]
BN55,QPI,I/O,QPI0_DRX_DN[10]
BP54,QPI,I/O,QPI0_DRX_DN[11]
BN53,QPI,I/O,QPI0_DRX_DN[12]
BP52,QPI,I/O,QPI0_DRX_DN[13]
BR51,QPI,I/O,QPI0_DRX_DN[14]
BP50,QPI,I/O,QPI0_DRX_DN[15]
BR49,QPI,I/O,QPI0_DRX_DN[16]
BJ49,QPI,I/O,QPI0_DRX_DN[17]
BP48,QPI,I/O,QPI0_DRX_DN[18]
BR47,QPI,I/O,QPI0_DRX_DN[19]
BG53,QPI,I/O,QPI0_DRX_DN[2]
BG55,QPI,I/O,QPI0_DRX_DN[3]
BH56,QPI,I/O,QPI0_DRX_DN[4]
BH54,QPI,I/O,QPI0_DRX_DN[5]
BH50,QPI,I/O,QPI0_DRX_DN[6]
BF58,QPI,I/O,QPI0_DRX_DN[7]
BG57,QPI,I/O,QPI0_DRX_DN[8]
BP56,QPI,I/O,QPI0_DRX_DN[9]
BJ51,QPI,I/O,QPI0_DRX_DP[0]
BH52,QPI,I/O,QPI0_DRX_DP[1]
BL55,QPI,I/O,QPI0_DRX_DP[10]
BM54,QPI,I/O,QPI0_DRX_DP[11]
BL53,QPI,I/O,QPI0_DRX_DP[12]
BM52,QPI,I/O,QPI0_DRX_DP[13]
BN51,QPI,I/O,QPI0_DRX_DP[14]
BM50,QPI,I/O,QPI0_DRX_DP[15]
BN49,QPI,I/O,QPI0_DRX_DP[16]
BG49,QPI,I/O,QPI0_DRX_DP[17]
BM48,QPI,I/O,QPI0_DRX_DP[18]
BN47,QPI,I/O,QPI0_DRX_DP[19]
BE53,QPI,I/O,QPI0_DRX_DP[2]
BE55,QPI,I/O,QPI0_DRX_DP[3]
BF56,QPI,I/O,QPI0_DRX_DP[4]
BF54,QPI,I/O,QPI0_DRX_DP[5]
BF50,QPI,I/O,QPI0_DRX_DP[6]
BD58,QPI,I/O,QPI0_DRX_DP[7]
BE57,QPI,I/O,QPI0_DRX_DP[8]
BM56,QPI,I/O,QPI0_DRX_DP[9]
BW49,QPI,I/O,QPI0_DTX_DN[0]
BW51,QPI,I/O,QPI0_DTX_DN[1]
CF46,QPI,I/O,QPI0_DTX_DN[10]
BY52,QPI,I/O,QPI0_DTX_DN[11]
CA47,QPI,I/O,QPI0_DTX_DN[12]
CA49,QPI,I/O,QPI0_DTX_DN[13]
CG47,QPI,I/O,QPI0_DTX_DN[14]
CF48,QPI,I/O,QPI0_DTX_DN[15]
CF50,QPI,I/O,QPI0_DTX_DN[16]
CF52,QPI,I/O,QPI0_DTX_DN[17]
CG51,QPI,I/O,QPI0_DTX_DN[18]
CG49,QPI,I/O,QPI0_DTX_DN[19]
BW53,QPI,I/O,QPI0_DTX_DN[2]
BY54,QPI,I/O,QPI0_DTX_DN[3]
BW55,QPI,I/O,QPI0_DTX_DN[4]
BV58,QPI,I/O,QPI0_DTX_DN[5]
BW47,QPI,I/O,QPI0_DTX_DN[6]
BW57,QPI,I/O,QPI0_DTX_DN[7]
BY56,QPI,I/O,QPI0_DTX_DN[8]
BW45,QPI,I/O,QPI0_DTX_DN[9]
BV50,QPI,I/O,QPI0_DTX_DP[0]
BV52,QPI,I/O,QPI0_DTX_DP[1]
CD46,QPI,I/O,QPI0_DTX_DP[10]
CA51,QPI,I/O,QPI0_DTX_DP[11]
BY48,QPI,I/O,QPI0_DTX_DP[12]
BY50,QPI,I/O,QPI0_DTX_DP[13]
CE47,QPI,I/O,QPI0_DTX_DP[14]
CD48,QPI,I/O,QPI0_DTX_DP[15]
CD50,QPI,I/O,QPI0_DTX_DP[16]
CD52,QPI,I/O,QPI0_DTX_DP[17]
CE51,QPI,I/O,QPI0_DTX_DP[18]
CE49,QPI,I/O,QPI0_DTX_DP[19]
BU53,QPI,I/O,QPI0_DTX_DP[2]
BV54,QPI,I/O,QPI0_DTX_DP[3]
BU55,QPI,I/O,QPI0_DTX_DP[4]
BT58,QPI,I/O,QPI0_DTX_DP[5]
BV48,QPI,I/O,QPI0_DTX_DP[6]
BU57,QPI,I/O,QPI0_DTX_DP[7]
BV56,QPI,I/O,QPI0_DTX_DP[8]
BV46,QPI,I/O,QPI0_DTX_DP[9]
CL53,QPI,I/O,QPI1_CLKRX_DN
CJ53,QPI,I/O,QPI1_CLKRX_DP
CY54,QPI,I/O,QPI1_CLKTX_DN
DB54,QPI,I/O,QPI1_CLKTX_DP
CM44,QPI,I/O,QPI1_DRX_DN[0]
CN45,QPI,I/O,QPI1_DRX_DN[1]
CT54,QPI,I/O,QPI1_DRX_DN[10]
CR55,QPI,I/O,QPI1_DRX_DN[11]
CT56,QPI,I/O,QPI1_DRX_DN[12]
CR57,QPI,I/O,QPI1_DRX_DN[13]
CP58,QPI,I/O,QPI1_DRX_DN[14]
CK56,QPI,I/O,QPI1_DRX_DN[15]
CL55,QPI,I/O,QPI1_DRX_DN[16]
CF54,QPI,I/O,QPI1_DRX_DN[17]
CF56,QPI,I/O,QPI1_DRX_DN[18]
CE55,QPI,I/O,QPI1_DRX_DN[19]
CM46,QPI,I/O,QPI1_DRX_DN[2]
CN47,QPI,I/O,QPI1_DRX_DN[3]
CM48,QPI,I/O,QPI1_DRX_DN[4]
CN49,QPI,I/O,QPI1_DRX_DN[5]
CM50,QPI,I/O,QPI1_DRX_DN[6]
CN51,QPI,I/O,QPI1_DRX_DN[7]
CV52,QPI,I/O,QPI1_DRX_DN[8]
CU53,QPI,I/O,QPI1_DRX_DN[9]
CK44,QPI,I/O,QPI1_DRX_DP[0]
CL45,QPI,I/O,QPI1_DRX_DP[1]
CP54,QPI,I/O,QPI1_DRX_DP[10]
CU55,QPI,I/O,QPI1_DRX_DP[11]
CV56,QPI,I/O,QPI1_DRX_DP[12]
CU57,QPI,I/O,QPI1_DRX_DP[13]
CT58,QPI,I/O,QPI1_DRX_DP[14]
CM56,QPI,I/O,QPI1_DRX_DP[15]
CJ55,QPI,I/O,QPI1_DRX_DP[16]
CD54,QPI,I/O,QPI1_DRX_DP[17]
CD56,QPI,I/O,QPI1_DRX_DP[18]
CC55,QPI,I/O,QPI1_DRX_DP[19]
CK46,QPI,I/O,QPI1_DRX_DP[2]
CL47,QPI,I/O,QPI1_DRX_DP[3]
CK48,QPI,I/O,QPI1_DRX_DP[4]
CL49,QPI,I/O,QPI1_DRX_DP[5]
CK50,QPI,I/O,QPI1_DRX_DP[6]
CL51,QPI,I/O,QPI1_DRX_DP[7]
CT52,QPI,I/O,QPI1_DRX_DP[8]
CR53,QPI,I/O,QPI1_DRX_DP[9]
DE41,QPI,I/O,QPI1_DTX_DN[0]
DB42,QPI,I/O,QPI1_DTX_DN[1]
DD48,QPI,I/O,QPI1_DTX_DN[10]
CW45,QPI,I/O,QPI1_DTX_DN[11]
DC49,QPI,I/O,QPI1_DTX_DN[12]
DD50,QPI,I/O,QPI1_DTX_DN[13]
CW47,QPI,I/O,QPI1_DTX_DN[14]
DC51,QPI,I/O,QPI1_DTX_DN[15]
DD52,QPI,I/O,QPI1_DTX_DN[16]
CV48,QPI,I/O,QPI1_DTX_DN[17]
CV46,QPI,I/O,QPI1_DTX_DN[18]
CV44,QPI,I/O,QPI1_DTX_DN[19]
CW41,QPI,I/O,QPI1_DTX_DN[2]
DE43,QPI,I/O,QPI1_DTX_DN[3]
DB44,QPI,I/O,QPI1_DTX_DN[4]
CV42,QPI,I/O,QPI1_DTX_DN[5]
DE45,QPI,I/O,QPI1_DTX_DN[6]
DB46,QPI,I/O,QPI1_DTX_DN[7]
CW43,QPI,I/O,QPI1_DTX_DN[8]
DE47,QPI,I/O,QPI1_DTX_DN[9]
DC41,QPI,I/O,QPI1_DTX_DP[0]
DD42,QPI,I/O,QPI1_DTX_DP[1]
DB48,QPI,I/O,QPI1_DTX_DP[10]
CU45,QPI,I/O,QPI1_DTX_DP[11]
DE49,QPI,I/O,QPI1_DTX_DP[12]
DB50,QPI,I/O,QPI1_DTX_DP[13]
CU47,QPI,I/O,QPI1_DTX_DP[14]
DE51,QPI,I/O,QPI1_DTX_DP[15]
DB52,QPI,I/O,QPI1_DTX_DP[16]
CT48,QPI,I/O,QPI1_DTX_DP[17]
CT46,QPI,I/O,QPI1_DTX_DP[18]
CT44,QPI,I/O,QPI1_DTX_DP[19]
CU41,QPI,I/O,QPI1_DTX_DP[2]
DC43,QPI,I/O,QPI1_DTX_DP[3]
DD44,QPI,I/O,QPI1_DTX_DP[4]
CT42,QPI,I/O,QPI1_DTX_DP[5]
DC45,QPI,I/O,QPI1_DTX_DP[6]
DD46,QPI,I/O,QPI1_DTX_DP[7]
CU43,QPI,I/O,QPI1_DTX_DP[8]
DC47,QPI,I/O,QPI1_DTX_DP[9]
CR43,OTHERS2,I/O,RESET_N
CF40,PWR,NC,RSVD
CP40,PWR,NC,RSVD
R41,PWR,NC,RSVD
M40,PWR,NC,RSVD
AV46,PWR,NC,RSVD
N41,PWR,NC,RSVD
CU51,PWR,NC,RSVD
CW51,PWR,NC,RSVD
B54,PWR,NC,RSVD
F58,PWR,NC,RSVD
E57,PWR,NC,RSVD
DB56,PWR,NC,RSVD
A53,PWR,NC,RSVD
AL55,PWR,NC,RSVD
BD48,PWR,NC,RSVD
AJ55,PWR,NC,RSVD
AY46,PWR,NC,RSVD
CR51,PWR,NC,RSVD
BK44,PWR,NC,RSVD
BN45,PWR,NC,RSVD
BH46,PWR,NC,RSVD
BG43,PWR,NC,RSVD
BE43,PWR,NC,RSVD
BJ45,PWR,NC,RSVD
BH44,PWR,NC,RSVD
BJ43,PWR,NC,RSVD
BM44,PWR,NC,RSVD
BR45,PWR,NC,RSVD
BL43,PWR,NC,RSVD
BP44,PWR,NC,RSVD
BU43,PWR,NC,RSVD
BR43,PWR,NC,RSVD
BD44,PWR,NC,RSVD
BF44,PWR,NC,RSVD
BT44,PWR,NC,RSVD
CA43,PWR,NC,RSVD
BV44,PWR,NC,RSVD
BY44,PWR,NC,RSVD
DE53,PWR,NC,RSVD
C53,PWR,NC,RSVD
F56,PWR,NC,RSVD
D56,PWR,NC,RSVD
K58,PWR,NC,RSVD
H58,PWR,NC,RSVD
AU55,PWR,NC,RSVD
AR55,PWR,NC,RSVD
DE55,PWR,NC,RSVD
DD54,PWR,NC,RSVD
CY58,PWR,NC,RSVD
DA57,PWR,NC,RSVD
BP46,PWR,NC,RSVD
BM46,PWR,NC,RSVD
DC3,PWR,NC,RSVD
CY56,PWR,NC,RSVD
R53,PWR,NC,RSVD
U53,PWR,NC,RSVD
CT50,PWR,NC,RSVD
DA11,PWR,NC,RSVD
BL47,PWR,NC,RSVD
CA53,PWR,NC,RSVD
AM54,PWR,NC,RSVD
AP48,PWR,NC,RSVD
AE45,PWR,NC,RSVD
AA41,PWR,NC,RSVD
Y54,PWR,NC,RSVD
W41,PWR,NC,RSVD
V42,PWR,NC,RSVD
R43,PWR,NC,RSVD
P42,PWR,NC,RSVD
J41,PWR,NC,RSVD
H56,PWR,NC,RSVD
G43,PWR,NC,RSVD
F46,PWR,NC,RSVD
E53,PWR,NC,RSVD
BF48,PWR,NC,RSVD
C41,PWR,NC,RSVD
BH48,PWR,NC,RSVD
AM44,PWR,NC,RSVD
CN43,PWR,NC,RSVD
CL43,PWR,NC,RSVD
BK56,OTHERS2,I/O,SAFE_MODE_BOOT
BU49,OTHERS2,I/O,SKTOCC_N
CP52,OTHERS2,I/O,SOCKET_ID[0]
CC53,OTHERS2,I/O,SOCKET_ID[1]
AN43,OTHERS2,I/O,SVIDALERT_N
AU43,OTHERS2,I/O,SVIDCLK
AR43,OTHERS2,I/O,SVIDDATA
CA45,OTHERS2,I/O,TCK
CF42,OTHERS2,I/O,TDI
CG41,OTHERS2,I/O,TDO
DB2,OTHERS2,I/O,TEST[0]
DB4,OTHERS2,I/O,TEST[1]
D2,OTHERS2,I/O,TEST[2]
C3,OTHERS2,I/O,TEST[3]
BA55,OTHERS2,I/O,TEST[4]
BJ47,OTHERS2,I/O,THERMTRIP_N
BY46,OTHERS2,I/O,TMS
CV50,OTHERS2,I/O,TRST_N
AH52,OTHERS2,I/O,TXT_AGENT
AF52,OTHERS2,I/O,TXT_PLTEN
CB16,PWR,PWR,VCCD_01
CB18,PWR,PWR,VCCD_01
CB20,PWR,PWR,VCCD_01
CB22,PWR,PWR,VCCD_01
CB24,PWR,PWR,VCCD_01
CB26,PWR,PWR,VCCD_01
CG17,PWR,PWR,VCCD_01
CG19,PWR,PWR,VCCD_01
CG21,PWR,PWR,VCCD_01
CG23,PWR,PWR,VCCD_01
CG25,PWR,PWR,VCCD_01
CM16,PWR,PWR,VCCD_01
CM18,PWR,PWR,VCCD_01
CM20,PWR,PWR,VCCD_01
CM22,PWR,PWR,VCCD_01
CM24,PWR,PWR,VCCD_01
CM26,PWR,PWR,VCCD_01
CU17,PWR,PWR,VCCD_01
CU19,PWR,PWR,VCCD_01
CU21,PWR,PWR,VCCD_01
CU23,PWR,PWR,VCCD_01
CU25,PWR,PWR,VCCD_01
DB16,PWR,PWR,VCCD_01
DB18,PWR,PWR,VCCD_01
DB20,PWR,PWR,VCCD_01
DB22,PWR,PWR,VCCD_01
DB24,PWR,PWR,VCCD_01
DB26,PWR,PWR,VCCD_01
DE17,PWR,PWR,VCCD_01
AC15,PWR,PWR,VCCD_23
AC17,PWR,PWR,VCCD_23
AC19,PWR,PWR,VCCD_23
AC21,PWR,PWR,VCCD_23
C11,PWR,PWR,VCCD_23
C13,PWR,PWR,VCCD_23
C21,PWR,PWR,VCCD_23
E15,PWR,PWR,VCCD_23
E17,PWR,PWR,VCCD_23
E19,PWR,PWR,VCCD_23
H12,PWR,PWR,VCCD_23
H14,PWR,PWR,VCCD_23
H16,PWR,PWR,VCCD_23
H18,PWR,PWR,VCCD_23
H20,PWR,PWR,VCCD_23
H22,PWR,PWR,VCCD_23
N11,PWR,PWR,VCCD_23
N13,PWR,PWR,VCCD_23
N15,PWR,PWR,VCCD_23
N17,PWR,PWR,VCCD_23
N19,PWR,PWR,VCCD_23
N21,PWR,PWR,VCCD_23
V14,PWR,PWR,VCCD_23
V16,PWR,PWR,VCCD_23
V18,PWR,PWR,VCCD_23
V20,PWR,PWR,VCCD_23
V22,PWR,PWR,VCCD_23
CE41,PWR,PWR,VCCIN
AF42,PWR,PWR,VCCIN
AG23,PWR,PWR,VCCIN
AG27,PWR,PWR,VCCIN
AG29,PWR,PWR,VCCIN
AG33,PWR,PWR,VCCIN
AG35,PWR,PWR,VCCIN
AG39,PWR,PWR,VCCIN
AG41,PWR,PWR,VCCIN
AH42,PWR,PWR,VCCIN
AL17,PWR,PWR,VCCIN
AM42,PWR,PWR,VCCIN
AN11,PWR,PWR,VCCIN
AN17,PWR,PWR,VCCIN
AP10,PWR,PWR,VCCIN
AP12,PWR,PWR,VCCIN
AP14,PWR,PWR,VCCIN
AP16,PWR,PWR,VCCIN
AP2,PWR,PWR,VCCIN
AP4,PWR,PWR,VCCIN
AP6,PWR,PWR,VCCIN
AP8,PWR,PWR,VCCIN
AR1,PWR,PWR,VCCIN
AR11,PWR,PWR,VCCIN
AR13,PWR,PWR,VCCIN
AR15,PWR,PWR,VCCIN
AR17,PWR,PWR,VCCIN
AR3,PWR,PWR,VCCIN
AR5,PWR,PWR,VCCIN
AR7,PWR,PWR,VCCIN
AR9,PWR,PWR,VCCIN
AT10,PWR,PWR,VCCIN
AT12,PWR,PWR,VCCIN
AT14,PWR,PWR,VCCIN
AT16,PWR,PWR,VCCIN
AT2,PWR,PWR,VCCIN
AT4,PWR,PWR,VCCIN
AT42,PWR,PWR,VCCIN
AT6,PWR,PWR,VCCIN
AT8,PWR,PWR,VCCIN
AU1,PWR,PWR,VCCIN
AU11,PWR,PWR,VCCIN
AU13,PWR,PWR,VCCIN
AU15,PWR,PWR,VCCIN
AU17,PWR,PWR,VCCIN
AU3,PWR,PWR,VCCIN
AU5,PWR,PWR,VCCIN
AU7,PWR,PWR,VCCIN
AU9,PWR,PWR,VCCIN
AV10,PWR,PWR,VCCIN
AV12,PWR,PWR,VCCIN
AV14,PWR,PWR,VCCIN
AV16,PWR,PWR,VCCIN
AV2,PWR,PWR,VCCIN
AV4,PWR,PWR,VCCIN
AV6,PWR,PWR,VCCIN
AV8,PWR,PWR,VCCIN
AW1,PWR,PWR,VCCIN
AY42,PWR,PWR,VCCIN
BA1,PWR,PWR,VCCIN
BA11,PWR,PWR,VCCIN
BA13,PWR,PWR,VCCIN
BA15,PWR,PWR,VCCIN
BA17,PWR,PWR,VCCIN
BA3,PWR,PWR,VCCIN
BA5,PWR,PWR,VCCIN
BA7,PWR,PWR,VCCIN
BA9,PWR,PWR,VCCIN
BB10,PWR,PWR,VCCIN
BB12,PWR,PWR,VCCIN
BB14,PWR,PWR,VCCIN
BB16,PWR,PWR,VCCIN
BB2,PWR,PWR,VCCIN
BB4,PWR,PWR,VCCIN
BB6,PWR,PWR,VCCIN
BB8,PWR,PWR,VCCIN
BC1,PWR,PWR,VCCIN
BC11,PWR,PWR,VCCIN
BC13,PWR,PWR,VCCIN
BC15,PWR,PWR,VCCIN
BC17,PWR,PWR,VCCIN
BC3,PWR,PWR,VCCIN
BC5,PWR,PWR,VCCIN
BC7,PWR,PWR,VCCIN
BC9,PWR,PWR,VCCIN
BD10,PWR,PWR,VCCIN
BD12,PWR,PWR,VCCIN
BD14,PWR,PWR,VCCIN
BD16,PWR,PWR,VCCIN
BD2,PWR,PWR,VCCIN
BD4,PWR,PWR,VCCIN
BD42,PWR,PWR,VCCIN
BD6,PWR,PWR,VCCIN
BD8,PWR,PWR,VCCIN
BE1,PWR,PWR,VCCIN
BE11,PWR,PWR,VCCIN
BE13,PWR,PWR,VCCIN
BE15,PWR,PWR,VCCIN
BE17,PWR,PWR,VCCIN
BE3,PWR,PWR,VCCIN
BE5,PWR,PWR,VCCIN
BE7,PWR,PWR,VCCIN
BE9,PWR,PWR,VCCIN
BG1,PWR,PWR,VCCIN
BH10,PWR,PWR,VCCIN
BH12,PWR,PWR,VCCIN
BH14,PWR,PWR,VCCIN
BH16,PWR,PWR,VCCIN
BH2,PWR,PWR,VCCIN
BH4,PWR,PWR,VCCIN
BH42,PWR,PWR,VCCIN
BH6,PWR,PWR,VCCIN
BH8,PWR,PWR,VCCIN
BJ1,PWR,PWR,VCCIN
BJ11,PWR,PWR,VCCIN
BJ13,PWR,PWR,VCCIN
BJ15,PWR,PWR,VCCIN
BJ17,PWR,PWR,VCCIN
BJ3,PWR,PWR,VCCIN
BJ5,PWR,PWR,VCCIN
BJ7,PWR,PWR,VCCIN
BJ9,PWR,PWR,VCCIN
BK10,PWR,PWR,VCCIN
BK12,PWR,PWR,VCCIN
BK14,PWR,PWR,VCCIN
BK16,PWR,PWR,VCCIN
BK2,PWR,PWR,VCCIN
BK4,PWR,PWR,VCCIN
BK6,PWR,PWR,VCCIN
BK8,PWR,PWR,VCCIN
BL1,PWR,PWR,VCCIN
BL11,PWR,PWR,VCCIN
BL13,PWR,PWR,VCCIN
BL15,PWR,PWR,VCCIN
BL17,PWR,PWR,VCCIN
BL3,PWR,PWR,VCCIN
BL5,PWR,PWR,VCCIN
BL7,PWR,PWR,VCCIN
BL9,PWR,PWR,VCCIN
BM10,PWR,PWR,VCCIN
BM12,PWR,PWR,VCCIN
BM14,PWR,PWR,VCCIN
BM16,PWR,PWR,VCCIN
BM2,PWR,PWR,VCCIN
BM4,PWR,PWR,VCCIN
BM42,PWR,PWR,VCCIN
BM6,PWR,PWR,VCCIN
BM8,PWR,PWR,VCCIN
BN11,PWR,PWR,VCCIN
BN13,PWR,PWR,VCCIN
BN15,PWR,PWR,VCCIN
BN17,PWR,PWR,VCCIN
BN3,PWR,PWR,VCCIN
BN5,PWR,PWR,VCCIN
BN7,PWR,PWR,VCCIN
BN9,PWR,PWR,VCCIN
BP10,PWR,PWR,VCCIN
BP16,PWR,PWR,VCCIN
BP42,PWR,PWR,VCCIN
BR17,PWR,PWR,VCCIN
BU17,PWR,PWR,VCCIN
BV42,PWR,PWR,VCCIN
BY18,PWR,PWR,VCCIN
BY20,PWR,PWR,VCCIN
BY22,PWR,PWR,VCCIN
BY24,PWR,PWR,VCCIN
BY26,PWR,PWR,VCCIN
BY30,PWR,PWR,VCCIN
BY34,PWR,PWR,VCCIN
BY36,PWR,PWR,VCCIN
BY38,PWR,PWR,VCCIN
BY40,PWR,PWR,VCCIN
BY42,PWR,PWR,VCCIN
BN1,PWR,PWR,VCCIN_SENSE
CC41,PWR,PWR,VCCIO_IN
CD42,PWR,PWR,VCCPECI
A23,PWR,PWR,VSS
A37,PWR,PWR,VSS
A39,PWR,PWR,VSS
A41,PWR,PWR,VSS
A43,PWR,PWR,VSS
A45,PWR,PWR,VSS
A47,PWR,PWR,VSS
A49,PWR,PWR,VSS
A5,PWR,PWR,VSS
A51,PWR,PWR,VSS
A7,PWR,PWR,VSS
AA25,PWR,PWR,VSS
AA29,PWR,PWR,VSS
AA3,PWR,PWR,VSS
AA31,PWR,PWR,VSS
AA39,PWR,PWR,VSS
AA55,PWR,PWR,VSS
AA7,PWR,PWR,VSS
AB12,PWR,PWR,VSS
AB36,PWR,PWR,VSS
AB40,PWR,PWR,VSS
AB42,PWR,PWR,VSS
AC11,PWR,PWR,VSS
AC29,PWR,PWR,VSS
AC7,PWR,PWR,VSS
AC9,PWR,PWR,VSS
AD10,PWR,PWR,VSS
AD12,PWR,PWR,VSS
AD36,PWR,PWR,VSS
AD4,PWR,PWR,VSS
AD40,PWR,PWR,VSS
AD42,PWR,PWR,VSS
AD44,PWR,PWR,VSS
AD46,PWR,PWR,VSS
AD48,PWR,PWR,VSS
AD50,PWR,PWR,VSS
AD52,PWR,PWR,VSS
AD6,PWR,PWR,VSS
AD8,PWR,PWR,VSS
AE13,PWR,PWR,VSS
AE15,PWR,PWR,VSS
AE19,PWR,PWR,VSS
AE23,PWR,PWR,VSS
AE27,PWR,PWR,VSS
AE29,PWR,PWR,VSS
AE33,PWR,PWR,VSS
AE35,PWR,PWR,VSS
AE39,PWR,PWR,VSS
AE41,PWR,PWR,VSS
AE43,PWR,PWR,VSS
AE47,PWR,PWR,VSS
AE49,PWR,PWR,VSS
AE51,PWR,PWR,VSS
AE53,PWR,PWR,VSS
AF10,PWR,PWR,VSS
AF16,PWR,PWR,VSS
AF18,PWR,PWR,VSS
AF2,PWR,PWR,VSS
AF20,PWR,PWR,VSS
AF22,PWR,PWR,VSS
AF24,PWR,PWR,VSS
AF26,PWR,PWR,VSS
AF28,PWR,PWR,VSS
AF30,PWR,PWR,VSS
AF32,PWR,PWR,VSS
AF34,PWR,PWR,VSS
AF36,PWR,PWR,VSS
AF38,PWR,PWR,VSS
AF4,PWR,PWR,VSS
AF40,PWR,PWR,VSS
AF54,PWR,PWR,VSS
AF56,PWR,PWR,VSS
AF6,PWR,PWR,VSS
AF8,PWR,PWR,VSS
AG11,PWR,PWR,VSS
AG13,PWR,PWR,VSS
AG17,PWR,PWR,VSS
AG19,PWR,PWR,VSS
AG21,PWR,PWR,VSS
AG25,PWR,PWR,VSS
AG31,PWR,PWR,VSS
AG37,PWR,PWR,VSS
AG43,PWR,PWR,VSS
AG55,PWR,PWR,VSS
AG57,PWR,PWR,VSS
AH14,PWR,PWR,VSS
AH2,PWR,PWR,VSS
AH58,PWR,PWR,VSS
AH6,PWR,PWR,VSS
AJ11,PWR,PWR,VSS
AJ17,PWR,PWR,VSS
AK16,PWR,PWR,VSS
AK4,PWR,PWR,VSS
AK42,PWR,PWR,VSS
AK44,PWR,PWR,VSS
AK46,PWR,PWR,VSS
AK48,PWR,PWR,VSS
AK50,PWR,PWR,VSS
AK52,PWR,PWR,VSS
AK6,PWR,PWR,VSS
AL11,PWR,PWR,VSS
AL43,PWR,PWR,VSS
AL45,PWR,PWR,VSS
AL47,PWR,PWR,VSS
AL49,PWR,PWR,VSS
AL51,PWR,PWR,VSS
AL53,PWR,PWR,VSS
AM10,PWR,PWR,VSS
AM12,PWR,PWR,VSS
AM14,PWR,PWR,VSS
AM16,PWR,PWR,VSS
AM2,PWR,PWR,VSS
AM4,PWR,PWR,VSS
AM56,PWR,PWR,VSS
AM6,PWR,PWR,VSS
AM8,PWR,PWR,VSS
AN1,PWR,PWR,VSS
AN13,PWR,PWR,VSS
AN15,PWR,PWR,VSS
AN3,PWR,PWR,VSS
AN5,PWR,PWR,VSS
AN55,PWR,PWR,VSS
AN57,PWR,PWR,VSS
AN7,PWR,PWR,VSS
AN9,PWR,PWR,VSS
AP42,PWR,PWR,VSS
AP44,PWR,PWR,VSS
AP58,PWR,PWR,VSS
AT44,PWR,PWR,VSS
AT46,PWR,PWR,VSS
AT48,PWR,PWR,VSS
AT50,PWR,PWR,VSS
AT52,PWR,PWR,VSS
AU45,PWR,PWR,VSS
AU47,PWR,PWR,VSS
AU49,PWR,PWR,VSS
AU51,PWR,PWR,VSS
AU53,PWR,PWR,VSS
AV42,PWR,PWR,VSS
AV54,PWR,PWR,VSS
AV56,PWR,PWR,VSS
AW11,PWR,PWR,VSS
AW13,PWR,PWR,VSS
AW15,PWR,PWR,VSS
AW17,PWR,PWR,VSS
AW3,PWR,PWR,VSS
AW5,PWR,PWR,VSS
AW55,PWR,PWR,VSS
AW57,PWR,PWR,VSS
AW7,PWR,PWR,VSS
AW9,PWR,PWR,VSS
AY10,PWR,PWR,VSS
AY12,PWR,PWR,VSS
AY14,PWR,PWR,VSS
AY16,PWR,PWR,VSS
AY2,PWR,PWR,VSS
AY4,PWR,PWR,VSS
AY44,PWR,PWR,VSS
AY6,PWR,PWR,VSS
AY8,PWR,PWR,VSS
B10,PWR,PWR,VSS
B36,PWR,PWR,VSS
B40,PWR,PWR,VSS
B52,PWR,PWR,VSS
B6,PWR,PWR,VSS
BB42,PWR,PWR,VSS
BB46,PWR,PWR,VSS
BB50,PWR,PWR,VSS
BB58,PWR,PWR,VSS
BC45,PWR,PWR,VSS
BC47,PWR,PWR,VSS
BC49,PWR,PWR,VSS
BC51,PWR,PWR,VSS
BC53,PWR,PWR,VSS
BC55,PWR,PWR,VSS
BC57,PWR,PWR,VSS
BD52,PWR,PWR,VSS
BD54,PWR,PWR,VSS
BD56,PWR,PWR,VSS
BE49,PWR,PWR,VSS
BE51,PWR,PWR,VSS
BF10,PWR,PWR,VSS
BF12,PWR,PWR,VSS
BF14,PWR,PWR,VSS
BF16,PWR,PWR,VSS
BF2,PWR,PWR,VSS
BF4,PWR,PWR,VSS
BF42,PWR,PWR,VSS
BF6,PWR,PWR,VSS
BF8,PWR,PWR,VSS
BG11,PWR,PWR,VSS
BG13,PWR,PWR,VSS
BG15,PWR,PWR,VSS
BG17,PWR,PWR,VSS
BG3,PWR,PWR,VSS
BG45,PWR,PWR,VSS
BG47,PWR,PWR,VSS
BG5,PWR,PWR,VSS
BG7,PWR,PWR,VSS
BG9,PWR,PWR,VSS
BH58,PWR,PWR,VSS
BJ55,PWR,PWR,VSS
BJ57,PWR,PWR,VSS
BK42,PWR,PWR,VSS
BK46,PWR,PWR,VSS
BK48,PWR,PWR,VSS
BK50,PWR,PWR,VSS
BK52,PWR,PWR,VSS
BK54,PWR,PWR,VSS
BL45,PWR,PWR,VSS
BL49,PWR,PWR,VSS
BL57,PWR,PWR,VSS
BN43,PWR,PWR,VSS
BN57,PWR,PWR,VSS
BP12,PWR,PWR,VSS
BP14,PWR,PWR,VSS
BP4,PWR,PWR,VSS
BP58,PWR,PWR,VSS
BP6,PWR,PWR,VSS
BP8,PWR,PWR,VSS
BR1,PWR,PWR,VSS
BR11,PWR,PWR,VSS
BR13,PWR,PWR,VSS
BR15,PWR,PWR,VSS
BR3,PWR,PWR,VSS
BR5,PWR,PWR,VSS
BR53,PWR,PWR,VSS
BR55,PWR,PWR,VSS
BR57,PWR,PWR,VSS
BR7,PWR,PWR,VSS
BR9,PWR,PWR,VSS
BT10,PWR,PWR,VSS
BT16,PWR,PWR,VSS
BT42,PWR,PWR,VSS
BT46,PWR,PWR,VSS
BT48,PWR,PWR,VSS
BT50,PWR,PWR,VSS
BT52,PWR,PWR,VSS
BT54,PWR,PWR,VSS
BT56,PWR,PWR,VSS
BU3,PWR,PWR,VSS
BU45,PWR,PWR,VSS
BU47,PWR,PWR,VSS
BU5,PWR,PWR,VSS
BU51,PWR,PWR,VSS
BV10,PWR,PWR,VSS
BV16,PWR,PWR,VSS
BW15,PWR,PWR,VSS
BW17,PWR,PWR,VSS
BW43,PWR,PWR,VSS
BW5,PWR,PWR,VSS
BW7,PWR,PWR,VSS
BY10,PWR,PWR,VSS
BY28,PWR,PWR,VSS
BY32,PWR,PWR,VSS
BY58,PWR,PWR,VSS
BY8,PWR,PWR,VSS
C33,PWR,PWR,VSS
C5,PWR,PWR,VSS
C55,PWR,PWR,VSS
CA13,PWR,PWR,VSS
CA15,PWR,PWR,VSS
CA17,PWR,PWR,VSS
CA19,PWR,PWR,VSS
CA21,PWR,PWR,VSS
CA23,PWR,PWR,VSS
CA25,PWR,PWR,VSS
CA27,PWR,PWR,VSS
CA29,PWR,PWR,VSS
CA31,PWR,PWR,VSS
CA33,PWR,PWR,VSS
CA35,PWR,PWR,VSS
CA37,PWR,PWR,VSS
CA39,PWR,PWR,VSS
CA41,PWR,PWR,VSS
CA5,PWR,PWR,VSS
CA55,PWR,PWR,VSS
CA57,PWR,PWR,VSS
CB10,PWR,PWR,VSS
CB12,PWR,PWR,VSS
CB14,PWR,PWR,VSS
CB2,PWR,PWR,VSS
CB30,PWR,PWR,VSS
CB34,PWR,PWR,VSS
CB36,PWR,PWR,VSS
CB38,PWR,PWR,VSS
CB40,PWR,PWR,VSS
CB42,PWR,PWR,VSS
CB44,PWR,PWR,VSS
CB46,PWR,PWR,VSS
CB48,PWR,PWR,VSS
CB50,PWR,PWR,VSS
CB52,PWR,PWR,VSS
CB54,PWR,PWR,VSS
CB56,PWR,PWR,VSS
CC11,PWR,PWR,VSS
CC3,PWR,PWR,VSS
CC33,PWR,PWR,VSS
CC43,PWR,PWR,VSS
CC45,PWR,PWR,VSS
CC47,PWR,PWR,VSS
CC49,PWR,PWR,VSS
CC5,PWR,PWR,VSS
CC7,PWR,PWR,VSS
CC9,PWR,PWR,VSS
CD12,PWR,PWR,VSS
CD4,PWR,PWR,VSS
CD40,PWR,PWR,VSS
CD6,PWR,PWR,VSS
CD8,PWR,PWR,VSS
CE15,PWR,PWR,VSS
CE33,PWR,PWR,VSS
CE43,PWR,PWR,VSS
CE45,PWR,PWR,VSS
CE7,PWR,PWR,VSS
CF10,PWR,PWR,VSS
CF12,PWR,PWR,VSS
CF28,PWR,PWR,VSS
CF32,PWR,PWR,VSS
CG27,PWR,PWR,VSS
CG29,PWR,PWR,VSS
CG31,PWR,PWR,VSS
CG33,PWR,PWR,VSS
CG35,PWR,PWR,VSS
CG37,PWR,PWR,VSS
CG39,PWR,PWR,VSS
CG43,PWR,PWR,VSS
CG45,PWR,PWR,VSS
CG5,PWR,PWR,VSS
CG53,PWR,PWR,VSS
CG7,PWR,PWR,VSS
CH12,PWR,PWR,VSS
CH30,PWR,PWR,VSS
CH34,PWR,PWR,VSS
CH36,PWR,PWR,VSS
CH38,PWR,PWR,VSS
CH40,PWR,PWR,VSS
CH42,PWR,PWR,VSS
CH44,PWR,PWR,VSS
CH46,PWR,PWR,VSS
CH48,PWR,PWR,VSS
CH50,PWR,PWR,VSS
CH52,PWR,PWR,VSS
CH54,PWR,PWR,VSS
CH56,PWR,PWR,VSS
CJ15,PWR,PWR,VSS
CJ3,PWR,PWR,VSS
CJ33,PWR,PWR,VSS
CJ41,PWR,PWR,VSS
CJ43,PWR,PWR,VSS
CJ45,PWR,PWR,VSS
CJ47,PWR,PWR,VSS
CJ49,PWR,PWR,VSS
CJ51,PWR,PWR,VSS
CJ7,PWR,PWR,VSS
CK12,PWR,PWR,VSS
CK4,PWR,PWR,VSS
CK40,PWR,PWR,VSS
CK52,PWR,PWR,VSS
CK54,PWR,PWR,VSS
CL11,PWR,PWR,VSS
CL15,PWR,PWR,VSS
CL7,PWR,PWR,VSS
CL9,PWR,PWR,VSS
CM10,PWR,PWR,VSS
CM28,PWR,PWR,VSS
CM32,PWR,PWR,VSS
CM40,PWR,PWR,VSS
CM52,PWR,PWR,VSS
CM54,PWR,PWR,VSS
CM6,PWR,PWR,VSS
CM8,PWR,PWR,VSS
CN11,PWR,PWR,VSS
CN13,PWR,PWR,VSS
CN27,PWR,PWR,VSS
CN29,PWR,PWR,VSS
CN3,PWR,PWR,VSS
CN31,PWR,PWR,VSS
CN33,PWR,PWR,VSS
CN35,PWR,PWR,VSS
CN37,PWR,PWR,VSS
CN39,PWR,PWR,VSS
CN5,PWR,PWR,VSS
CN53,PWR,PWR,VSS
CN55,PWR,PWR,VSS
CN57,PWR,PWR,VSS
CN7,PWR,PWR,VSS
CP12,PWR,PWR,VSS
CP14,PWR,PWR,VSS
CP30,PWR,PWR,VSS
CP34,PWR,PWR,VSS
CP36,PWR,PWR,VSS
CP38,PWR,PWR,VSS
CP4,PWR,PWR,VSS
CP42,PWR,PWR,VSS
CP44,PWR,PWR,VSS
CP46,PWR,PWR,VSS
CP48,PWR,PWR,VSS
CP50,PWR,PWR,VSS
CP56,PWR,PWR,VSS
CR33,PWR,PWR,VSS
CR41,PWR,PWR,VSS
CR45,PWR,PWR,VSS
CR47,PWR,PWR,VSS
CR49,PWR,PWR,VSS
CR7,PWR,PWR,VSS
CR9,PWR,PWR,VSS
CT12,PWR,PWR,VSS
CT2,PWR,PWR,VSS
CT40,PWR,PWR,VSS
CU1,PWR,PWR,VSS
CU15,PWR,PWR,VSS
CU33,PWR,PWR,VSS
CU7,PWR,PWR,VSS
CV12,PWR,PWR,VSS
CV28,PWR,PWR,VSS
CV32,PWR,PWR,VSS
CV40,PWR,PWR,VSS
CV54,PWR,PWR,VSS
CV58,PWR,PWR,VSS
CV6,PWR,PWR,VSS
CW1,PWR,PWR,VSS
CW15,PWR,PWR,VSS
CW27,PWR,PWR,VSS
CW29,PWR,PWR,VSS
CW31,PWR,PWR,VSS
CW33,PWR,PWR,VSS
CW35,PWR,PWR,VSS
CW37,PWR,PWR,VSS
CW39,PWR,PWR,VSS
CW5,PWR,PWR,VSS
CW53,PWR,PWR,VSS
CW55,PWR,PWR,VSS
CW57,PWR,PWR,VSS
CW7,PWR,PWR,VSS
CY10,PWR,PWR,VSS
CY12,PWR,PWR,VSS
CY2,PWR,PWR,VSS
CY30,PWR,PWR,VSS
CY34,PWR,PWR,VSS
CY36,PWR,PWR,VSS
CY38,PWR,PWR,VSS
CY4,PWR,PWR,VSS
CY42,PWR,PWR,VSS
CY44,PWR,PWR,VSS
CY46,PWR,PWR,VSS
CY48,PWR,PWR,VSS
CY50,PWR,PWR,VSS
CY52,PWR,PWR,VSS
CY8,PWR,PWR,VSS
D10,PWR,PWR,VSS
D24,PWR,PWR,VSS
D36,PWR,PWR,VSS
D4,PWR,PWR,VSS
D40,PWR,PWR,VSS
DA27,PWR,PWR,VSS
DA3,PWR,PWR,VSS
DA35,PWR,PWR,VSS
DA41,PWR,PWR,VSS
DA43,PWR,PWR,VSS
DA45,PWR,PWR,VSS
DA47,PWR,PWR,VSS
DA49,PWR,PWR,VSS
DA51,PWR,PWR,VSS
DA53,PWR,PWR,VSS
DA55,PWR,PWR,VSS
DA9,PWR,PWR,VSS
DB12,PWR,PWR,VSS
DB34,PWR,PWR,VSS
DB40,PWR,PWR,VSS
DB58,PWR,PWR,VSS
DB6,PWR,PWR,VSS
DC5,PWR,PWR,VSS
DC53,PWR,PWR,VSS
DC55,PWR,PWR,VSS
DD10,PWR,PWR,VSS
DD12,PWR,PWR,VSS
DD34,PWR,PWR,VSS
DD38,PWR,PWR,VSS
DD40,PWR,PWR,VSS
DD6,PWR,PWR,VSS
DE15,PWR,PWR,VSS
DE35,PWR,PWR,VSS
DE7,PWR,PWR,VSS
DF12,PWR,PWR,VSS
DF40,PWR,PWR,VSS
DF42,PWR,PWR,VSS
DF44,PWR,PWR,VSS
DF46,PWR,PWR,VSS
DF48,PWR,PWR,VSS
DF50,PWR,PWR,VSS
DF52,PWR,PWR,VSS
DF8,PWR,PWR,VSS
E1,PWR,PWR,VSS
E3,PWR,PWR,VSS
E39,PWR,PWR,VSS
E41,PWR,PWR,VSS
F2,PWR,PWR,VSS
F30,PWR,PWR,VSS
F32,PWR,PWR,VSS
F36,PWR,PWR,VSS
F4,PWR,PWR,VSS
F42,PWR,PWR,VSS
F44,PWR,PWR,VSS
F48,PWR,PWR,VSS
F50,PWR,PWR,VSS
G1,PWR,PWR,VSS
G23,PWR,PWR,VSS
G27,PWR,PWR,VSS
G33,PWR,PWR,VSS
G35,PWR,PWR,VSS
G39,PWR,PWR,VSS
G41,PWR,PWR,VSS
G45,PWR,PWR,VSS
G47,PWR,PWR,VSS
G49,PWR,PWR,VSS
G5,PWR,PWR,VSS
G51,PWR,PWR,VSS
G53,PWR,PWR,VSS
G57,PWR,PWR,VSS
G9,PWR,PWR,VSS
H24,PWR,PWR,VSS
H26,PWR,PWR,VSS
H28,PWR,PWR,VSS
H30,PWR,PWR,VSS
H32,PWR,PWR,VSS
H34,PWR,PWR,VSS
H36,PWR,PWR,VSS
H40,PWR,PWR,VSS
H54,PWR,PWR,VSS
H6,PWR,PWR,VSS
H8,PWR,PWR,VSS
J25,PWR,PWR,VSS
J29,PWR,PWR,VSS
J3,PWR,PWR,VSS
J31,PWR,PWR,VSS
J37,PWR,PWR,VSS
J5,PWR,PWR,VSS
J55,PWR,PWR,VSS
J7,PWR,PWR,VSS
K10,PWR,PWR,VSS
K36,PWR,PWR,VSS
K40,PWR,PWR,VSS
L29,PWR,PWR,VSS
L39,PWR,PWR,VSS
L41,PWR,PWR,VSS
L5,PWR,PWR,VSS
M10,PWR,PWR,VSS
M2,PWR,PWR,VSS
M36,PWR,PWR,VSS
M42,PWR,PWR,VSS
M44,PWR,PWR,VSS
M46,PWR,PWR,VSS
M48,PWR,PWR,VSS
M50,PWR,PWR,VSS
M52,PWR,PWR,VSS
N23,PWR,PWR,VSS
N27,PWR,PWR,VSS
N29,PWR,PWR,VSS
N33,PWR,PWR,VSS
N35,PWR,PWR,VSS
N37,PWR,PWR,VSS
N39,PWR,PWR,VSS
N43,PWR,PWR,VSS
N45,PWR,PWR,VSS
N47,PWR,PWR,VSS
N49,PWR,PWR,VSS
N5,PWR,PWR,VSS
N51,PWR,PWR,VSS
N53,PWR,PWR,VSS
P10,PWR,PWR,VSS
P24,PWR,PWR,VSS
P26,PWR,PWR,VSS
P28,PWR,PWR,VSS
P30,PWR,PWR,VSS
P32,PWR,PWR,VSS
P34,PWR,PWR,VSS
P38,PWR,PWR,VSS
P40,PWR,PWR,VSS
P54,PWR,PWR,VSS
P56,PWR,PWR,VSS
R11,PWR,PWR,VSS
R25,PWR,PWR,VSS
R29,PWR,PWR,VSS
R31,PWR,PWR,VSS
R39,PWR,PWR,VSS
R5,PWR,PWR,VSS
R55,PWR,PWR,VSS
R9,PWR,PWR,VSS
T36,PWR,PWR,VSS
T4,PWR,PWR,VSS
T42,PWR,PWR,VSS
T6,PWR,PWR,VSS
T8,PWR,PWR,VSS
U29,PWR,PWR,VSS
U3,PWR,PWR,VSS
U39,PWR,PWR,VSS
U41,PWR,PWR,VSS
U43,PWR,PWR,VSS
U7,PWR,PWR,VSS
V10,PWR,PWR,VSS
V12,PWR,PWR,VSS
V36,PWR,PWR,VSS
V44,PWR,PWR,VSS
V46,PWR,PWR,VSS
V48,PWR,PWR,VSS
V50,PWR,PWR,VSS
V52,PWR,PWR,VSS
W23,PWR,PWR,VSS
W27,PWR,PWR,VSS
W33,PWR,PWR,VSS
W35,PWR,PWR,VSS
W39,PWR,PWR,VSS
W43,PWR,PWR,VSS
W45,PWR,PWR,VSS
W47,PWR,PWR,VSS
W49,PWR,PWR,VSS
W51,PWR,PWR,VSS
W53,PWR,PWR,VSS
W7,PWR,PWR,VSS
Y12,PWR,PWR,VSS
Y24,PWR,PWR,VSS
Y26,PWR,PWR,VSS
Y28,PWR,PWR,VSS
Y30,PWR,PWR,VSS
Y32,PWR,PWR,VSS
Y34,PWR,PWR,VSS
Y36,PWR,PWR,VSS
Y4,PWR,PWR,VSS
Y42,PWR,PWR,VSS
Y56,PWR,PWR,VSS
BP2,PWR,PWR,VSS_VCCIN_SENSE