{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "21", "@timestamp": "2021-09-21T15:19:18.000018-04:00", "@year": "2021", "@month": "09"}, "ait:date-sort": {"@day": "11", "@year": "2009", "@month": "12"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"city-group": "3810-193", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": {"$": "University of Aveiro/IEETA"}, "affiliation-id": [{"@afid": "60079336"}, {"@afid": "60024825"}]}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, "citation-title": "Modeling, design, and implementation of a priority buffer for embedded systems", "abstracts": "The paper describes a model, architecture, and functionality of a priority buffer, which receives an arbitrary sequence of instructions and outputs a new sequence ordered in accordance with the priorities of the instructions that have already been received. Any new incoming instruction changes the output sequence because it has to be accommodated in the buffer on the basis of its priority. It is shown that the desired functionality of the buffer can be described efficiently by the proposed parallel hierarchical algorithms involving recursion. The algorithms have been modeled in general-purpose software and implemented in hardware (in a commercially available FPGA). The results of experiments have shown that the buffer operates in strong conformity with the requirements and specification. The required memory is allocated and deallocated dynamically. The proposed buffer architecture is easily scalable, which enables a buffer of any size to be provided. \u00a92009 ACA.", "correspondence": {"affiliation": {"city-group": "3810-193", "country": "Portugal", "@country": "prt", "organization": {"$": "University of Aveiro/IEETA"}}, "person": {"ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}}, "citation-info": {"citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Proc. Asian Control Conf., ASCC", "@country": "usa", "issuetitle": "Proceedings of 2009 7th Asian Control Conference, ASCC 2009", "volisspag": {"pagerange": {"@first": "9", "@last": "14"}}, "@type": "p", "publicationyear": {"@first": "2009"}, "isbn": {"$": "9788995605691", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpagerange": "var.pagings"}, "confevent": {"confname": "2009 7th Asian Control Conference, ASCC 2009", "confcatnumber": "CFP09832-USB", "conflocation": {"city-group": "Hong Kong", "@country": "chn"}, "confcode": "78450", "confdate": {"enddate": {"@day": "29", "@year": "2009", "@month": "08"}, "startdate": {"@day": "27", "@year": "2009", "@month": "08"}}}}}, "sourcetitle": "Proceedings of 2009 7th Asian Control Conference, ASCC 2009", "article-number": "5276363", "@srcid": "19500156803", "publicationdate": {"year": "2009", "date-text": {"@xfab-added": "true", "$": "2009"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1703"}, {"$": "1707"}, {"$": "2207"}]}, {"@type": "CPXCLASS", "classification": [{"classification-code": "722", "classification-description": "Computer Hardware"}, {"classification-code": "723", "classification-description": "Computer Software, Data Handling and Applications"}, {"classification-code": "921", "classification-description": "Applied Mathematics"}]}, {"@type": "GEOCLASS", "classification": {"classification-code": "Related Topics"}}, {"@type": "SUBJABBR", "classification": [{"$": "COMP"}, {"$": "ENGI"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2009 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "11", "@year": "2009", "@month": "12"}}, "itemidlist": {"itemid": [{"$": "355748794", "@idtype": "PUI"}, {"$": "20095012545948", "@idtype": "CPX"}, {"$": "71449091187", "@idtype": "SCP"}, {"$": "71449091187", "@idtype": "SGR"}]}}, "tail": {"bibliography": {"@refcount": "17", "reference": [{"ref-fulltext": "R.A. Mewaldt, C.M.S. Cohen, W.R. Cook, et al., \"The Low-Energy Telescope (LET) and SEP Central Electronics for the STEREO Mission\", Space Science Rev., 136, pp. 285-362, 2008.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "The Low-Energy Telescope (LET) and SEP Central Electronics for the STEREO Mission"}, "refd-itemidlist": {"itemid": {"$": "44649158259", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "136"}, "pagerange": {"@first": "285", "@last": "362"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.A.", "@_fa": "true", "ce:surname": "Mewaldt", "ce:indexed-name": "Mewaldt R.A."}, {"@seq": "2", "ce:initials": "C.M.S.", "@_fa": "true", "ce:surname": "Cohen", "ce:indexed-name": "Cohen C.M.S."}, {"@seq": "3", "ce:initials": "W.R.", "@_fa": "true", "ce:surname": "Cook", "ce:indexed-name": "Cook W.R."}], "et-al": null}, "ref-sourcetitle": "Space Science Rev"}}, {"ref-fulltext": "Proceedings of the Second UK Embedded Forum, Newcastle, Leicester, Southampton, 2005.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "refd-itemidlist": {"itemid": {"$": "71449101409", "@idtype": "SGR"}}, "ref-text": "Newcastle, Leicester, Southampton", "ref-sourcetitle": "Proceedings of the Second UK Embedded Forum"}}, {"ref-fulltext": "S.A. Edwards, \"Design Languages for Embedded Systems\", Computer Science Technical Report CUCS-009-03, Columbia University, May, 2003.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Design Languages for Embedded Systems"}, "refd-itemidlist": {"itemid": {"$": "5444241981", "@idtype": "SGR"}}, "ref-text": "CUCS-009-03, Columbia University, May", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.A.", "@_fa": "true", "ce:surname": "Edwards", "ce:indexed-name": "Edwards S.A."}]}, "ref-sourcetitle": "Computer Science Technical Report"}}, {"ref-fulltext": "H. Lonn and J. Axelsson, \"A Comparison Of Fixed-Priority And Static Cyclic Scheduling For Distributed Automotive Control Application\", Proceedings of the 11thEuromicro Conference on Real-Time Systems, York, England, pp. 142-149, 1999.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "A Comparison Of Fixed-Priority And Static Cyclic Scheduling For Distributed Automotive Control Application"}, "refd-itemidlist": {"itemid": {"$": "84884639297", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "142", "@last": "149"}}, "ref-text": "York, England, pp", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Lonn", "ce:indexed-name": "Lonn H."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Axelsson", "ce:indexed-name": "Axelsson J."}]}, "ref-sourcetitle": "Proceedings of the 11thEuromicro Conference on Real-Time Systems"}}, {"ref-fulltext": "P.A. Pietrzyk and A. Shaoutnew, \"Message Based Priority Buffer Insertion Ring Protocol\", Electronics Letters, vol. 27, no. 23, pp. 2106-2108, 1991.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "1991"}, "ref-title": {"ref-titletext": "Message Based Priority Buffer Insertion Ring Protocol"}, "refd-itemidlist": {"itemid": {"$": "0040442083", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "27", "@issue": "23"}, "pagerange": {"@first": "2106", "@last": "2108"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.A.", "@_fa": "true", "ce:surname": "Pietrzyk", "ce:indexed-name": "Pietrzyk P.A."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Shaoutnew", "ce:indexed-name": "Shaoutnew A."}]}, "ref-sourcetitle": "Electronics Letters"}}, {"ref-fulltext": "H.T. Sun, \"First Failure Data Capture in Embedded System\", Proceedings of IEEE IIT, 2007, May 17-20, Chicago, USA, pp. 183-187, 2007.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-title": {"ref-titletext": "First Failure Data Capture in Embedded System"}, "refd-itemidlist": {"itemid": {"$": "47649089883", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "183", "@last": "187"}}, "ref-text": "May 17-20, Chicago, USA, pp", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "H.T.", "@_fa": "true", "ce:surname": "Sun", "ce:indexed-name": "Sun H.T."}]}, "ref-sourcetitle": "Proceedings of IEEE IIT"}}, {"ref-fulltext": "V. Sklyarov, \"Models, Methods and Tools for Synthesis and FPGA-based Implementation of Advanced Control Systems\", Proceedings of the 2ndInternational Conference on Mechatronics, ICOM'05, Kuala Lumpur, Malaysia, pp. 1122-1129, 2005.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "ref-title": {"ref-titletext": "Models, Methods and Tools for Synthesis and FPGA-based Implementation of Advanced Control Systems"}, "refd-itemidlist": {"itemid": {"$": "71449117343", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1122", "@last": "1129"}}, "ref-text": "Kuala Lumpur, Malaysia, pp", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Proceedings of the 2ndInternational Conference on Mechatronics, ICOM'05"}}, {"ref-fulltext": "T. Lin, \"Mobile Ad-hoc Network Routing Protocols: Methodologies and Applications\", Ph.D. thesis, Blacksburg, Virginia, 2004.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "Mobile Ad-hoc Network Routing Protocols: Methodologies and Applications"}, "refd-itemidlist": {"itemid": {"$": "33749062161", "@idtype": "SGR"}}, "ref-text": "Ph.D. thesis, Blacksburg, Virginia", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Lin", "ce:indexed-name": "Lin T."}]}}}, {"ref-fulltext": "B.W. Kernighan and D.M. Ritchie, The C Programming Language, Prentice Hall, 1988.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "1988"}, "refd-itemidlist": {"itemid": {"$": "0003405432", "@idtype": "SGR"}}, "ref-text": "Prentice Hall", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.W.", "@_fa": "true", "ce:surname": "Kernighan", "ce:indexed-name": "Kernighan B.W."}, {"@seq": "2", "ce:initials": "D.M.", "@_fa": "true", "ce:surname": "Ritchie", "ce:indexed-name": "Ritchie D.M."}]}, "ref-sourcetitle": "The C Programming Language"}}, {"ref-fulltext": "V. Sklyarov, \"Reconfigurable models of finite state machines and their implementation in FPGAs\", Journal of Systems Architecture, 47, pp. 1043-1064, 2002.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "Reconfigurable models of finite state machines and their implementation in FPGAs"}, "refd-itemidlist": {"itemid": {"$": "0036684805", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "47"}, "pagerange": {"@first": "1043", "@last": "1064"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Journal of Systems Architecture"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, and B. Pimentel, \"FPGA-based Implementation and Comparison of Recursive and Iterative Algorithms\", Proceedings of the 15thInternational Conference on Field-Programmable Logic and Applications - FPL'2005, Finland, pp. 235-240, 2005.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "ref-title": {"ref-titletext": "FPGA-based Implementation and Comparison of Recursive and Iterative Algorithms"}, "refd-itemidlist": {"itemid": {"$": "33746910626", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "235", "@last": "240"}}, "ref-text": "Finland, pp", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}]}, "ref-sourcetitle": "Proceedings of the 15thInternational Conference on Field-Programmable Logic and Applications - FPL"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Recursive and Iterative Algorithms for N-ary Search Problems\", International Federation for Information Processing, vol. 218, 2nd IFIP Symposium on Professional Practice in Artificial Intelligence - AISPP'2006, ed. J. Debenham, 19th IFIP World Computer Congress - WCC'2006, Santiago de Chile, Chile, pp. 81-90, 2006.", "@id": "12", "ref-info": {"refd-itemidlist": {"itemid": {"$": "84927608470", "@idtype": "SGR"}}, "ref-text": "V. Sklyarov and I. Skliarova, Recursive and Iterative Algorithms for N-ary Search Problems, International Federation for Information Processing, 218, 2nd IFIP Symposium on Professional Practice in Artificial Intelligence - AISPP'2006, ed. J. Debenham, 19th IFIP World Computer Congress - WCC'2006, Santiago de Chile, Chile, pp. 81-90, 2006."}}, {"ref-fulltext": "V. Sklyarov, \"Hierarchical Finite-State Machines and Their Use for Digital Control\", IEEE Transactions on VLSI Systems, vol. 7, no. 2, pp. 222-228, 1999.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Hierarchical Finite-State Machines and Their Use for Digital Control"}, "refd-itemidlist": {"itemid": {"$": "0032636941", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "2"}, "pagerange": {"@first": "222", "@last": "228"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "IEEE Transactions on VLSI Systems"}}, {"ref-fulltext": "Xilinx products, available at: www.xilinx.com.", "@id": "14", "ref-info": {"ref-website": {"ce:e-address": {"$": "www.xilinx.com", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "47549098550", "@idtype": "SGR"}}, "ref-text": "available at", "ref-sourcetitle": "Xilinx products"}}, {"ref-fulltext": "M. Almeida, B. Pimentel, V. Sklyarov, I. Skliarova, \"Design Tools for Rapid Prototyping of Embedded Controllers\", Proceedings of the 3rdInternational Conference on Autonomous Robots and Agents - ICARA'2006, Palmerston North, New Zealand, pp. 683-688, 2006.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "Design Tools for Rapid Prototyping of Embedded Controllers"}, "refd-itemidlist": {"itemid": {"$": "36849023412", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "683", "@last": "688"}}, "ref-text": "Palmerston North, New Zealand, pp", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Almeida", "ce:indexed-name": "Almeida M."}, {"@seq": "2", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}, {"@seq": "3", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "4", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proceedings of the 3rdInternational Conference on Autonomous Robots and Agents - ICARA"}}, {"ref-fulltext": "Digilent products, available at: http://www.digilentinc.com/.", "@id": "16", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.digilentinc.com", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84864719230", "@idtype": "SGR"}}, "ref-text": "available at", "ref-sourcetitle": "Digilent products"}}, {"ref-fulltext": "V. Skliarov, I. Skliarova, A. Neves, \"Modeling and Implementation of Automatic System for Garage Control\", Proceedings of the ICROS-SICE International Conference 2009, Fukuoka, Japan, August 2009.", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Modeling and Implementation of Automatic System for Garage Control"}, "refd-itemidlist": {"itemid": {"$": "77951104922", "@idtype": "SGR"}}, "ref-text": "Fukuoka, Japan, August", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Skliarov", "ce:indexed-name": "Skliarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Neves", "ce:indexed-name": "Neves A."}]}, "ref-sourcetitle": "Proceedings of the ICROS-SICE International Conference 2009"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "p", "eid": "2-s2.0-71449091187", "dc:description": "The paper describes a model, architecture, and functionality of a priority buffer, which receives an arbitrary sequence of instructions and outputs a new sequence ordered in accordance with the priorities of the instructions that have already been received. Any new incoming instruction changes the output sequence because it has to be accommodated in the buffer on the basis of its priority. It is shown that the desired functionality of the buffer can be described efficiently by the proposed parallel hierarchical algorithms involving recursion. The algorithms have been modeled in general-purpose software and implemented in hardware (in a commercially available FPGA). The results of experiments have shown that the buffer operates in strong conformity with the requirements and specification. The required memory is allocated and deallocated dynamically. The proposed buffer architecture is easily scalable, which enables a buffer of any size to be provided. \u00a92009 ACA.", "prism:coverDate": "2009-12-11", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/71449091187", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/71449091187"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=71449091187&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=71449091187&origin=inward"}], "prism:isbn": "9788995605691", "prism:publicationName": "Proceedings of 2009 7th Asian Control Conference, ASCC 2009", "source-id": "19500156803", "citedby-count": "16", "subtype": "cp", "prism:pageRange": "9-14", "dc:title": "Modeling, design, and implementation of a priority buffer for embedded systems", "prism:endingPage": "14", "openaccess": null, "openaccessFlag": null, "prism:startingPage": "9", "article-number": "5276363", "dc:identifier": "SCOPUS_ID:71449091187"}, "idxterms": {"mainterm": [{"$": "Buffer architecture", "@weight": "a", "@candidate": "n"}, {"$": "Hierarchical algorithm", "@weight": "a", "@candidate": "n"}, {"$": "Output sequences", "@weight": "a", "@candidate": "n"}, {"$": "Recursions", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": null, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Computational Theory and Mathematics", "@code": "1703", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Computer Vision and Pattern Recognition", "@code": "1707", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Control and Systems Engineering", "@code": "2207", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}}