[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/PatternAssignLogic/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/PatternAssignLogic/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<47> s<46> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
n<> u<4> t<Port> p<5> l<1:35> el<1:35>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:11> el<1:36>
n<> u<6> t<Module_nonansi_header> p<44> c<2> s<42> l<1:1> el<1:37>
n<> u<7> t<IntVec_TypeLogic> p<18> s<17> l<3:14> el<3:19>
n<7> u<8> t<IntConst> p<9> l<3:20> el<3:21>
n<> u<9> t<Primary_literal> p<10> c<8> l<3:20> el<3:21>
n<> u<10> t<Constant_primary> p<11> c<9> l<3:20> el<3:21>
n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<3:20> el<3:21>
n<0> u<12> t<IntConst> p<13> l<3:22> el<3:23>
n<> u<13> t<Primary_literal> p<14> c<12> l<3:22> el<3:23>
n<> u<14> t<Constant_primary> p<15> c<13> l<3:22> el<3:23>
n<> u<15> t<Constant_expression> p<16> c<14> l<3:22> el<3:23>
n<> u<16> t<Constant_range> p<17> c<11> l<3:20> el<3:23>
n<> u<17> t<Packed_dimension> p<18> c<16> l<3:19> el<3:24>
n<> u<18> t<Data_type> p<19> c<7> l<3:14> el<3:24>
n<> u<19> t<Data_type_or_implicit> p<36> c<18> s<35> l<3:14> el<3:24>
n<P> u<20> t<StringConst> p<34> s<33> l<3:25> el<3:26>
n<> u<21> t<Assignment_pattern_key> p<22> l<3:31> el<3:38>
n<> u<22> t<Structure_pattern_key> p<27> c<21> s<26> l<3:31> el<3:38>
n<1> u<23> t<IntConst> p<24> l<3:40> el<3:41>
n<> u<24> t<Primary_literal> p<25> c<23> l<3:40> el<3:41>
n<> u<25> t<Primary> p<26> c<24> l<3:40> el<3:41>
n<> u<26> t<Expression> p<27> c<25> l<3:40> el<3:41>
n<> u<27> t<Assignment_pattern> p<28> c<22> l<3:29> el<3:42>
n<> u<28> t<Assignment_pattern_expression> p<29> c<27> l<3:29> el<3:42>
n<> u<29> t<Constant_assignment_pattern_expression> p<30> c<28> l<3:29> el<3:42>
n<> u<30> t<Constant_primary> p<31> c<29> l<3:29> el<3:42>
n<> u<31> t<Constant_expression> p<32> c<30> l<3:29> el<3:42>
n<> u<32> t<Constant_mintypmax_expression> p<33> c<31> l<3:29> el<3:42>
n<> u<33> t<Constant_param_expression> p<34> c<32> l<3:29> el<3:42>
n<> u<34> t<Param_assignment> p<35> c<20> l<3:25> el<3:42>
n<> u<35> t<List_of_param_assignments> p<36> c<34> l<3:25> el<3:42>
n<> u<36> t<Parameter_declaration> p<37> c<19> l<3:4> el<3:42>
n<> u<37> t<Package_or_generate_item_declaration> p<38> c<36> l<3:4> el<3:43>
n<> u<38> t<Module_or_generate_item_declaration> p<39> c<37> l<3:4> el<3:43>
n<> u<39> t<Module_common_item> p<40> c<38> l<3:4> el<3:43>
n<> u<40> t<Module_or_generate_item> p<41> c<39> l<3:4> el<3:43>
n<> u<41> t<Non_port_module_item> p<42> c<40> l<3:4> el<3:43>
n<> u<42> t<Module_item> p<44> c<41> s<43> l<3:4> el<3:43>
n<> u<43> t<ENDMODULE> p<44> l<4:1> el<4:10>
n<> u<44> t<Module_declaration> p<45> c<6> l<1:1> el<4:10>
n<> u<45> t<Description> p<46> c<44> l<1:1> el<4:10>
n<> u<46> t<Source_text> p<47> c<45> l<1:1> el<4:10>
n<> u<47> t<Top_level_rule> c<1> l<1:1> el<5:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PatternAssignLogic/dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/PatternAssignLogic/dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/PatternAssignLogic/dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                               7
design                                                 1
logic_typespec                                         2
module_inst                                            4
operation                                              2
param_assign                                           2
parameter                                              2
range                                                  2
ref_obj                                                5
string_typespec                                        2
tagged_pattern                                         2
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                               7
design                                                 1
logic_typespec                                         2
module_inst                                            4
operation                                              2
param_assign                                           2
parameter                                              2
range                                                  2
ref_obj                                                5
string_typespec                                        2
tagged_pattern                                         2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PatternAssignLogic/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/PatternAssignLogic/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/PatternAssignLogic/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PatternAssignLogic/dut.sv, line:1:1, endln:4:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.P), line:3:25, endln:3:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PatternAssignLogic/dut.sv, line:1:1, endln:4:10
    |vpiTypespec:
    \_ref_obj: (work@top.P)
      |vpiParent:
      \_parameter: (work@top.P), line:3:25, endln:3:26
      |vpiFullName:work@top.P
      |vpiActual:
      \_logic_typespec: , line:3:14, endln:3:24
    |vpiName:P
    |vpiFullName:work@top.P
  |vpiParamAssign:
  \_param_assign: , line:3:25, endln:3:42
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PatternAssignLogic/dut.sv, line:1:1, endln:4:10
    |vpiRhs:
    \_operation: , line:3:29, endln:3:42
      |vpiParent:
      \_param_assign: , line:3:25, endln:3:42
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , line:3:40, endln:3:41
        |vpiParent:
        \_operation: , line:3:29, endln:3:42
        |vpiPattern:
        \_constant: , line:3:40, endln:3:41
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypespec:
        \_ref_obj: (work@top)
          |vpiParent:
          \_tagged_pattern: , line:3:40, endln:3:41
          |vpiFullName:work@top
          |vpiActual:
          \_string_typespec: (default), line:3:31, endln:3:38
    |vpiLhs:
    \_parameter: (work@top.P), line:3:25, endln:3:26
  |vpiDefName:work@top
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PatternAssignLogic/dut.sv, line:1:1, endln:4:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.P), line:3:25, endln:3:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PatternAssignLogic/dut.sv, line:1:1, endln:4:10
    |vpiTypespec:
    \_ref_obj: (work@top.P)
      |vpiParent:
      \_parameter: (work@top.P), line:3:25, endln:3:26
      |vpiFullName:work@top.P
      |vpiActual:
      \_logic_typespec: , line:3:14, endln:3:24
    |vpiName:P
    |vpiFullName:work@top.P
  |vpiParamAssign:
  \_param_assign: , line:3:25, endln:3:42
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PatternAssignLogic/dut.sv, line:1:1, endln:4:10
    |vpiRhs:
    \_constant: , line:3:29, endln:3:42
      |vpiParent:
      \_param_assign: , line:3:25, endln:3:42
      |vpiDecompile:8'd255
      |vpiSize:8
      |UINT:255
    |vpiLhs:
    \_parameter: (work@top.P), line:3:25, endln:3:26
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
\_weaklyReferenced:
\_logic_typespec: , line:3:14, endln:3:24
  |vpiParent:
  \_parameter: (work@top.P), line:3:25, endln:3:26
  |vpiRange:
  \_range: , line:3:19, endln:3:24
    |vpiParent:
    \_logic_typespec: , line:3:14, endln:3:24
    |vpiLeftRange:
    \_constant: , line:3:20, endln:3:21
      |vpiParent:
      \_range: , line:3:19, endln:3:24
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:3:22, endln:3:23
      |vpiParent:
      \_range: , line:3:19, endln:3:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_string_typespec: (default), line:3:31, endln:3:38
  |vpiParent:
  \_tagged_pattern: , line:3:40, endln:3:41
  |vpiName:default
\_logic_typespec: , line:3:14, endln:3:24
  |vpiParent:
  \_ref_obj: (work@top.P)
  |vpiRange:
  \_range: , line:3:19, endln:3:24
    |vpiParent:
    \_logic_typespec: , line:3:14, endln:3:24
    |vpiLeftRange:
    \_constant: , line:3:20, endln:3:21
      |vpiParent:
      \_range: , line:3:19, endln:3:24
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:3:22, endln:3:23
      |vpiParent:
      \_range: , line:3:19, endln:3:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/PatternAssignLogic/dut.sv | ${SURELOG_DIR}/build/regression/PatternAssignLogic/roundtrip/dut_000.sv | 0 | 4 |