;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	ADD 210, 30
	SUB <750, @2
	DJN -1, @20
	SUB 312, <10
	ADD 10, 9
	JMZ 9, 7
	DJN <-127, 100
	SUB 12, @10
	SUB 12, @10
	SUB 12, @10
	SUB <750, @2
	SUB 12, @10
	DAT <121, #103
	SUB 12, @10
	SUB @-127, 100
	SUB #72, @200
	SUB <0, @2
	SUB <0, @2
	JMZ 0, 0
	ADD 10, 9
	SUB #72, @200
	DJN -1, @-20
	SUB @-127, 100
	CMP @0, @32
	ADD 210, 30
	SPL 0, #2
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SLT 130, 9
	SUB @121, 103
	ADD #270, <0
	SUB <121, -103
	JMZ 9, 7
	SUB @121, 103
	SLT #270, <0
	ADD 13, 9
	SUB @121, 103
	DJN -1, @-20
	SUB @121, 103
	DJN -1, @20
	DJN -1, @-20
	CMP -207, <-120
	MOV -7, <-20
