
cr95test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005110  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000620  080051d0  080051d0  000151d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080057f0  080057f0  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  080057f0  080057f0  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  080057f0  080057f0  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080057f0  080057f0  000157f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080057f4  080057f4  000157f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  080057f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000284  200001e0  080059d8  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000464  080059d8  00020464  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007e87  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000018c3  00000000  00000000  0002808f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000770  00000000  00000000  00029958  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000698  00000000  00000000  0002a0c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000d3bc  00000000  00000000  0002a760  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000079b6  00000000  00000000  00037b1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00045fff  00000000  00000000  0003f4d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000854d1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000023c0  00000000  00000000  0008554c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001e0 	.word	0x200001e0
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080051b8 	.word	0x080051b8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001e4 	.word	0x200001e4
 8000104:	080051b8 	.word	0x080051b8

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char const *buf, int n)
{
 8000230:	b580      	push	{r7, lr}
 8000232:	b084      	sub	sp, #16
 8000234:	af00      	add	r7, sp, #0
 8000236:	60f8      	str	r0, [r7, #12]
 8000238:	60b9      	str	r1, [r7, #8]
 800023a:	607a      	str	r2, [r7, #4]
    if (printf_en) HAL_UART_Transmit(&huart2, (uint8_t*)(buf), n, HAL_MAX_DELAY);
 800023c:	4b08      	ldr	r3, [pc, #32]	; (8000260 <_write+0x30>)
 800023e:	781b      	ldrb	r3, [r3, #0]
 8000240:	2b00      	cmp	r3, #0
 8000242:	d007      	beq.n	8000254 <_write+0x24>
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	b29a      	uxth	r2, r3
 8000248:	2301      	movs	r3, #1
 800024a:	425b      	negs	r3, r3
 800024c:	68b9      	ldr	r1, [r7, #8]
 800024e:	4805      	ldr	r0, [pc, #20]	; (8000264 <_write+0x34>)
 8000250:	f002 ffda 	bl	8003208 <HAL_UART_Transmit>
    return n;
 8000254:	687b      	ldr	r3, [r7, #4]
}
 8000256:	0018      	movs	r0, r3
 8000258:	46bd      	mov	sp, r7
 800025a:	b004      	add	sp, #16
 800025c:	bd80      	pop	{r7, pc}
 800025e:	46c0      	nop			; (mov r8, r8)
 8000260:	20000000 	.word	0x20000000
 8000264:	200003dc 	.word	0x200003dc

08000268 <cr95write>:

void cr95write(const uint8_t *data, uint8_t length)
{
 8000268:	b580      	push	{r7, lr}
 800026a:	b082      	sub	sp, #8
 800026c:	af00      	add	r7, sp, #0
 800026e:	6078      	str	r0, [r7, #4]
 8000270:	000a      	movs	r2, r1
 8000272:	1cfb      	adds	r3, r7, #3
 8000274:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit(&huart1, (uint8_t *)(data), length, HAL_MAX_DELAY);
 8000276:	1cfb      	adds	r3, r7, #3
 8000278:	781b      	ldrb	r3, [r3, #0]
 800027a:	b29a      	uxth	r2, r3
 800027c:	2301      	movs	r3, #1
 800027e:	425b      	negs	r3, r3
 8000280:	6879      	ldr	r1, [r7, #4]
 8000282:	4803      	ldr	r0, [pc, #12]	; (8000290 <cr95write+0x28>)
 8000284:	f002 ffc0 	bl	8003208 <HAL_UART_Transmit>
}
 8000288:	46c0      	nop			; (mov r8, r8)
 800028a:	46bd      	mov	sp, r7
 800028c:	b002      	add	sp, #8
 800028e:	bd80      	pop	{r7, pc}
 8000290:	2000035c 	.word	0x2000035c

08000294 <cr95read>:

uint8_t cr95read(uint8_t *data, uint8_t *length)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	b086      	sub	sp, #24
 8000298:	af00      	add	r7, sp, #0
 800029a:	6078      	str	r0, [r7, #4]
 800029c:	6039      	str	r1, [r7, #0]
	uint32_t timeout = HAL_GetTick();
 800029e:	f001 fc63 	bl	8001b68 <HAL_GetTick>
 80002a2:	0003      	movs	r3, r0
 80002a4:	613b      	str	r3, [r7, #16]

	do {
		if (HAL_GetTick() - timeout > NFC_TIMEOUT) return 0xFF; // timeout
 80002a6:	f001 fc5f 	bl	8001b68 <HAL_GetTick>
 80002aa:	0002      	movs	r2, r0
 80002ac:	693b      	ldr	r3, [r7, #16]
 80002ae:	1ad2      	subs	r2, r2, r3
 80002b0:	23fa      	movs	r3, #250	; 0xfa
 80002b2:	009b      	lsls	r3, r3, #2
 80002b4:	429a      	cmp	r2, r3
 80002b6:	d901      	bls.n	80002bc <cr95read+0x28>
 80002b8:	23ff      	movs	r3, #255	; 0xff
 80002ba:	e099      	b.n	80003f0 <cr95read+0x15c>
	} while (nfc_rx_read_ptr == nfc_rx_write_ptr);
 80002bc:	4b4e      	ldr	r3, [pc, #312]	; (80003f8 <cr95read+0x164>)
 80002be:	881b      	ldrh	r3, [r3, #0]
 80002c0:	b29b      	uxth	r3, r3
 80002c2:	0019      	movs	r1, r3
 80002c4:	4b4d      	ldr	r3, [pc, #308]	; (80003fc <cr95read+0x168>)
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	685b      	ldr	r3, [r3, #4]
 80002ca:	2240      	movs	r2, #64	; 0x40
 80002cc:	1ad3      	subs	r3, r2, r3
 80002ce:	4299      	cmp	r1, r3
 80002d0:	d0e9      	beq.n	80002a6 <cr95read+0x12>
	uint8_t resp = nfc_rx_buf[nfc_rx_read_ptr];
 80002d2:	4b49      	ldr	r3, [pc, #292]	; (80003f8 <cr95read+0x164>)
 80002d4:	881b      	ldrh	r3, [r3, #0]
 80002d6:	b29b      	uxth	r3, r3
 80002d8:	0019      	movs	r1, r3
 80002da:	230f      	movs	r3, #15
 80002dc:	18fb      	adds	r3, r7, r3
 80002de:	4a48      	ldr	r2, [pc, #288]	; (8000400 <cr95read+0x16c>)
 80002e0:	5c52      	ldrb	r2, [r2, r1]
 80002e2:	701a      	strb	r2, [r3, #0]
    if (++nfc_rx_read_ptr >= RX_BUFFER_LEN) nfc_rx_read_ptr = 0; // increase read pointer
 80002e4:	4b44      	ldr	r3, [pc, #272]	; (80003f8 <cr95read+0x164>)
 80002e6:	881b      	ldrh	r3, [r3, #0]
 80002e8:	b29b      	uxth	r3, r3
 80002ea:	3301      	adds	r3, #1
 80002ec:	b29b      	uxth	r3, r3
 80002ee:	4a42      	ldr	r2, [pc, #264]	; (80003f8 <cr95read+0x164>)
 80002f0:	1c19      	adds	r1, r3, #0
 80002f2:	8011      	strh	r1, [r2, #0]
 80002f4:	2b3f      	cmp	r3, #63	; 0x3f
 80002f6:	d902      	bls.n	80002fe <cr95read+0x6a>
 80002f8:	4b3f      	ldr	r3, [pc, #252]	; (80003f8 <cr95read+0x164>)
 80002fa:	2200      	movs	r2, #0
 80002fc:	801a      	strh	r2, [r3, #0]

    if (resp == 0x55) return resp;
 80002fe:	230f      	movs	r3, #15
 8000300:	18fb      	adds	r3, r7, r3
 8000302:	781b      	ldrb	r3, [r3, #0]
 8000304:	2b55      	cmp	r3, #85	; 0x55
 8000306:	d103      	bne.n	8000310 <cr95read+0x7c>
 8000308:	230f      	movs	r3, #15
 800030a:	18fb      	adds	r3, r7, r3
 800030c:	781b      	ldrb	r3, [r3, #0]
 800030e:	e06f      	b.n	80003f0 <cr95read+0x15c>

	do {
		if (HAL_GetTick() - timeout > NFC_TIMEOUT) return 0xFF; // timeout
 8000310:	f001 fc2a 	bl	8001b68 <HAL_GetTick>
 8000314:	0002      	movs	r2, r0
 8000316:	693b      	ldr	r3, [r7, #16]
 8000318:	1ad2      	subs	r2, r2, r3
 800031a:	23fa      	movs	r3, #250	; 0xfa
 800031c:	009b      	lsls	r3, r3, #2
 800031e:	429a      	cmp	r2, r3
 8000320:	d901      	bls.n	8000326 <cr95read+0x92>
 8000322:	23ff      	movs	r3, #255	; 0xff
 8000324:	e064      	b.n	80003f0 <cr95read+0x15c>
	} while (nfc_rx_read_ptr == nfc_rx_write_ptr);
 8000326:	4b34      	ldr	r3, [pc, #208]	; (80003f8 <cr95read+0x164>)
 8000328:	881b      	ldrh	r3, [r3, #0]
 800032a:	b29b      	uxth	r3, r3
 800032c:	0019      	movs	r1, r3
 800032e:	4b33      	ldr	r3, [pc, #204]	; (80003fc <cr95read+0x168>)
 8000330:	681b      	ldr	r3, [r3, #0]
 8000332:	685b      	ldr	r3, [r3, #4]
 8000334:	2240      	movs	r2, #64	; 0x40
 8000336:	1ad3      	subs	r3, r2, r3
 8000338:	4299      	cmp	r1, r3
 800033a:	d0e9      	beq.n	8000310 <cr95read+0x7c>
	uint8_t len = nfc_rx_buf[nfc_rx_read_ptr];
 800033c:	4b2e      	ldr	r3, [pc, #184]	; (80003f8 <cr95read+0x164>)
 800033e:	881b      	ldrh	r3, [r3, #0]
 8000340:	b29b      	uxth	r3, r3
 8000342:	0019      	movs	r1, r3
 8000344:	2317      	movs	r3, #23
 8000346:	18fb      	adds	r3, r7, r3
 8000348:	4a2d      	ldr	r2, [pc, #180]	; (8000400 <cr95read+0x16c>)
 800034a:	5c52      	ldrb	r2, [r2, r1]
 800034c:	701a      	strb	r2, [r3, #0]
    if (++nfc_rx_read_ptr >= RX_BUFFER_LEN) nfc_rx_read_ptr = 0; // increase read pointer
 800034e:	4b2a      	ldr	r3, [pc, #168]	; (80003f8 <cr95read+0x164>)
 8000350:	881b      	ldrh	r3, [r3, #0]
 8000352:	b29b      	uxth	r3, r3
 8000354:	3301      	adds	r3, #1
 8000356:	b29b      	uxth	r3, r3
 8000358:	4a27      	ldr	r2, [pc, #156]	; (80003f8 <cr95read+0x164>)
 800035a:	1c19      	adds	r1, r3, #0
 800035c:	8011      	strh	r1, [r2, #0]
 800035e:	2b3f      	cmp	r3, #63	; 0x3f
 8000360:	d902      	bls.n	8000368 <cr95read+0xd4>
 8000362:	4b25      	ldr	r3, [pc, #148]	; (80003f8 <cr95read+0x164>)
 8000364:	2200      	movs	r2, #0
 8000366:	801a      	strh	r2, [r3, #0]

    if (length) *length = len;
 8000368:	683b      	ldr	r3, [r7, #0]
 800036a:	2b00      	cmp	r3, #0
 800036c:	d035      	beq.n	80003da <cr95read+0x146>
 800036e:	683b      	ldr	r3, [r7, #0]
 8000370:	2217      	movs	r2, #23
 8000372:	18ba      	adds	r2, r7, r2
 8000374:	7812      	ldrb	r2, [r2, #0]
 8000376:	701a      	strb	r2, [r3, #0]
    while (len--) {
 8000378:	e02f      	b.n	80003da <cr95read+0x146>
    	do {
    		if (HAL_GetTick() - timeout > NFC_TIMEOUT) return 0xFF; // timeout
 800037a:	f001 fbf5 	bl	8001b68 <HAL_GetTick>
 800037e:	0002      	movs	r2, r0
 8000380:	693b      	ldr	r3, [r7, #16]
 8000382:	1ad2      	subs	r2, r2, r3
 8000384:	23fa      	movs	r3, #250	; 0xfa
 8000386:	009b      	lsls	r3, r3, #2
 8000388:	429a      	cmp	r2, r3
 800038a:	d901      	bls.n	8000390 <cr95read+0xfc>
 800038c:	23ff      	movs	r3, #255	; 0xff
 800038e:	e02f      	b.n	80003f0 <cr95read+0x15c>
    	} while (nfc_rx_read_ptr == nfc_rx_write_ptr);
 8000390:	4b19      	ldr	r3, [pc, #100]	; (80003f8 <cr95read+0x164>)
 8000392:	881b      	ldrh	r3, [r3, #0]
 8000394:	b29b      	uxth	r3, r3
 8000396:	0019      	movs	r1, r3
 8000398:	4b18      	ldr	r3, [pc, #96]	; (80003fc <cr95read+0x168>)
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	685b      	ldr	r3, [r3, #4]
 800039e:	2240      	movs	r2, #64	; 0x40
 80003a0:	1ad3      	subs	r3, r2, r3
 80003a2:	4299      	cmp	r1, r3
 80003a4:	d0e9      	beq.n	800037a <cr95read+0xe6>
    	if (data) *data++ = nfc_rx_buf[nfc_rx_read_ptr];
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	2b00      	cmp	r3, #0
 80003aa:	d009      	beq.n	80003c0 <cr95read+0x12c>
 80003ac:	4b12      	ldr	r3, [pc, #72]	; (80003f8 <cr95read+0x164>)
 80003ae:	881b      	ldrh	r3, [r3, #0]
 80003b0:	b29b      	uxth	r3, r3
 80003b2:	0019      	movs	r1, r3
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	1c5a      	adds	r2, r3, #1
 80003b8:	607a      	str	r2, [r7, #4]
 80003ba:	4a11      	ldr	r2, [pc, #68]	; (8000400 <cr95read+0x16c>)
 80003bc:	5c52      	ldrb	r2, [r2, r1]
 80003be:	701a      	strb	r2, [r3, #0]
        if (++nfc_rx_read_ptr >= RX_BUFFER_LEN) nfc_rx_read_ptr = 0; // increase read pointer
 80003c0:	4b0d      	ldr	r3, [pc, #52]	; (80003f8 <cr95read+0x164>)
 80003c2:	881b      	ldrh	r3, [r3, #0]
 80003c4:	b29b      	uxth	r3, r3
 80003c6:	3301      	adds	r3, #1
 80003c8:	b29b      	uxth	r3, r3
 80003ca:	4a0b      	ldr	r2, [pc, #44]	; (80003f8 <cr95read+0x164>)
 80003cc:	1c19      	adds	r1, r3, #0
 80003ce:	8011      	strh	r1, [r2, #0]
 80003d0:	2b3f      	cmp	r3, #63	; 0x3f
 80003d2:	d902      	bls.n	80003da <cr95read+0x146>
 80003d4:	4b08      	ldr	r3, [pc, #32]	; (80003f8 <cr95read+0x164>)
 80003d6:	2200      	movs	r2, #0
 80003d8:	801a      	strh	r2, [r3, #0]
    while (len--) {
 80003da:	2217      	movs	r2, #23
 80003dc:	18bb      	adds	r3, r7, r2
 80003de:	781b      	ldrb	r3, [r3, #0]
 80003e0:	18ba      	adds	r2, r7, r2
 80003e2:	1e59      	subs	r1, r3, #1
 80003e4:	7011      	strb	r1, [r2, #0]
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	d1c7      	bne.n	800037a <cr95read+0xe6>
    }

    return resp;
 80003ea:	230f      	movs	r3, #15
 80003ec:	18fb      	adds	r3, r7, r3
 80003ee:	781b      	ldrb	r3, [r3, #0]
}
 80003f0:	0018      	movs	r0, r3
 80003f2:	46bd      	mov	sp, r7
 80003f4:	b006      	add	sp, #24
 80003f6:	bd80      	pop	{r7, pc}
 80003f8:	20000280 	.word	0x20000280
 80003fc:	20000318 	.word	0x20000318
 8000400:	20000240 	.word	0x20000240

08000404 <cr95_init14>:


static void cr95_init14(void)
{
 8000404:	b580      	push	{r7, lr}
 8000406:	b086      	sub	sp, #24
 8000408:	af00      	add	r7, sp, #0
	const uint8_t cmd_init1[] = { 0x02, 0x02, 0x02, 0x00 };
 800040a:	2014      	movs	r0, #20
 800040c:	183b      	adds	r3, r7, r0
 800040e:	4a27      	ldr	r2, [pc, #156]	; (80004ac <cr95_init14+0xa8>)
 8000410:	6812      	ldr	r2, [r2, #0]
 8000412:	601a      	str	r2, [r3, #0]
	const uint8_t cmd_init2[] = { 0x09, 0x04, 0x3A, 0x00, 0x58, 0x04 };
 8000414:	230c      	movs	r3, #12
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	4a25      	ldr	r2, [pc, #148]	; (80004b0 <cr95_init14+0xac>)
 800041a:	6811      	ldr	r1, [r2, #0]
 800041c:	6019      	str	r1, [r3, #0]
 800041e:	8892      	ldrh	r2, [r2, #4]
 8000420:	809a      	strh	r2, [r3, #4]
	const uint8_t cmd_init3[] = { 0x09, 0x04, 0x68, 0x01, 0x01, 0xD1 };
 8000422:	1d3b      	adds	r3, r7, #4
 8000424:	4a23      	ldr	r2, [pc, #140]	; (80004b4 <cr95_init14+0xb0>)
 8000426:	6811      	ldr	r1, [r2, #0]
 8000428:	6019      	str	r1, [r3, #0]
 800042a:	8892      	ldrh	r2, [r2, #4]
 800042c:	809a      	strh	r2, [r3, #4]

	cr95write(cmd_init1, sizeof(cmd_init1));
 800042e:	183b      	adds	r3, r7, r0
 8000430:	2104      	movs	r1, #4
 8000432:	0018      	movs	r0, r3
 8000434:	f7ff ff18 	bl	8000268 <cr95write>
	printf("Initiation of 14 %s", (cr95read(NULL, NULL) == 0x00) ? "yes" : "no");
 8000438:	2100      	movs	r1, #0
 800043a:	2000      	movs	r0, #0
 800043c:	f7ff ff2a 	bl	8000294 <cr95read>
 8000440:	1e03      	subs	r3, r0, #0
 8000442:	d101      	bne.n	8000448 <cr95_init14+0x44>
 8000444:	4b1c      	ldr	r3, [pc, #112]	; (80004b8 <cr95_init14+0xb4>)
 8000446:	e000      	b.n	800044a <cr95_init14+0x46>
 8000448:	4b1c      	ldr	r3, [pc, #112]	; (80004bc <cr95_init14+0xb8>)
 800044a:	4a1d      	ldr	r2, [pc, #116]	; (80004c0 <cr95_init14+0xbc>)
 800044c:	0019      	movs	r1, r3
 800044e:	0010      	movs	r0, r2
 8000450:	f003 fc72 	bl	8003d38 <iprintf>
	cr95write(cmd_init2, sizeof(cmd_init2));
 8000454:	230c      	movs	r3, #12
 8000456:	18fb      	adds	r3, r7, r3
 8000458:	2106      	movs	r1, #6
 800045a:	0018      	movs	r0, r3
 800045c:	f7ff ff04 	bl	8000268 <cr95write>
	printf(" %s", (cr95read(NULL, NULL) == 0x00) ? "yes" : "no");
 8000460:	2100      	movs	r1, #0
 8000462:	2000      	movs	r0, #0
 8000464:	f7ff ff16 	bl	8000294 <cr95read>
 8000468:	1e03      	subs	r3, r0, #0
 800046a:	d101      	bne.n	8000470 <cr95_init14+0x6c>
 800046c:	4b12      	ldr	r3, [pc, #72]	; (80004b8 <cr95_init14+0xb4>)
 800046e:	e000      	b.n	8000472 <cr95_init14+0x6e>
 8000470:	4b12      	ldr	r3, [pc, #72]	; (80004bc <cr95_init14+0xb8>)
 8000472:	4a14      	ldr	r2, [pc, #80]	; (80004c4 <cr95_init14+0xc0>)
 8000474:	0019      	movs	r1, r3
 8000476:	0010      	movs	r0, r2
 8000478:	f003 fc5e 	bl	8003d38 <iprintf>
	cr95write(cmd_init3, sizeof(cmd_init3));
 800047c:	1d3b      	adds	r3, r7, #4
 800047e:	2106      	movs	r1, #6
 8000480:	0018      	movs	r0, r3
 8000482:	f7ff fef1 	bl	8000268 <cr95write>
	printf(" %s\n", (cr95read(NULL, NULL) == 0x00) ? "yes" : "no");
 8000486:	2100      	movs	r1, #0
 8000488:	2000      	movs	r0, #0
 800048a:	f7ff ff03 	bl	8000294 <cr95read>
 800048e:	1e03      	subs	r3, r0, #0
 8000490:	d101      	bne.n	8000496 <cr95_init14+0x92>
 8000492:	4b09      	ldr	r3, [pc, #36]	; (80004b8 <cr95_init14+0xb4>)
 8000494:	e000      	b.n	8000498 <cr95_init14+0x94>
 8000496:	4b09      	ldr	r3, [pc, #36]	; (80004bc <cr95_init14+0xb8>)
 8000498:	4a0b      	ldr	r2, [pc, #44]	; (80004c8 <cr95_init14+0xc4>)
 800049a:	0019      	movs	r1, r3
 800049c:	0010      	movs	r0, r2
 800049e:	f003 fc4b 	bl	8003d38 <iprintf>
}
 80004a2:	46c0      	nop			; (mov r8, r8)
 80004a4:	46bd      	mov	sp, r7
 80004a6:	b006      	add	sp, #24
 80004a8:	bd80      	pop	{r7, pc}
 80004aa:	46c0      	nop			; (mov r8, r8)
 80004ac:	080051f8 	.word	0x080051f8
 80004b0:	080051fc 	.word	0x080051fc
 80004b4:	08005204 	.word	0x08005204
 80004b8:	080051d0 	.word	0x080051d0
 80004bc:	080051d4 	.word	0x080051d4
 80004c0:	080051d8 	.word	0x080051d8
 80004c4:	080051ec 	.word	0x080051ec
 80004c8:	080051f0 	.word	0x080051f0

080004cc <cr95_init14B>:

static void cr95_init14B(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b086      	sub	sp, #24
 80004d0:	af00      	add	r7, sp, #0
	const uint8_t cmd_init1B[] = { 0x02, 0x02, 0x03, 0x01 };
 80004d2:	2014      	movs	r0, #20
 80004d4:	183b      	adds	r3, r7, r0
 80004d6:	4a27      	ldr	r2, [pc, #156]	; (8000574 <cr95_init14B+0xa8>)
 80004d8:	6812      	ldr	r2, [r2, #0]
 80004da:	601a      	str	r2, [r3, #0]
	const uint8_t cmd_init2B[] = { 0x09, 0x04, 0x3A, 0x00, 0x58, 0x04 };
 80004dc:	230c      	movs	r3, #12
 80004de:	18fb      	adds	r3, r7, r3
 80004e0:	4a25      	ldr	r2, [pc, #148]	; (8000578 <cr95_init14B+0xac>)
 80004e2:	6811      	ldr	r1, [r2, #0]
 80004e4:	6019      	str	r1, [r3, #0]
 80004e6:	8892      	ldrh	r2, [r2, #4]
 80004e8:	809a      	strh	r2, [r3, #4]
	const uint8_t cmd_init3B[] = { 0x09, 0x04, 0x68, 0x01, 0x01, 0x20 };
 80004ea:	1d3b      	adds	r3, r7, #4
 80004ec:	4a23      	ldr	r2, [pc, #140]	; (800057c <cr95_init14B+0xb0>)
 80004ee:	6811      	ldr	r1, [r2, #0]
 80004f0:	6019      	str	r1, [r3, #0]
 80004f2:	8892      	ldrh	r2, [r2, #4]
 80004f4:	809a      	strh	r2, [r3, #4]

	cr95write(cmd_init1B, sizeof(cmd_init1B));
 80004f6:	183b      	adds	r3, r7, r0
 80004f8:	2104      	movs	r1, #4
 80004fa:	0018      	movs	r0, r3
 80004fc:	f7ff feb4 	bl	8000268 <cr95write>
	printf("Initiation of 14B %s", (cr95read(NULL, NULL) == 0x00) ? "yes" : "no");
 8000500:	2100      	movs	r1, #0
 8000502:	2000      	movs	r0, #0
 8000504:	f7ff fec6 	bl	8000294 <cr95read>
 8000508:	1e03      	subs	r3, r0, #0
 800050a:	d101      	bne.n	8000510 <cr95_init14B+0x44>
 800050c:	4b1c      	ldr	r3, [pc, #112]	; (8000580 <cr95_init14B+0xb4>)
 800050e:	e000      	b.n	8000512 <cr95_init14B+0x46>
 8000510:	4b1c      	ldr	r3, [pc, #112]	; (8000584 <cr95_init14B+0xb8>)
 8000512:	4a1d      	ldr	r2, [pc, #116]	; (8000588 <cr95_init14B+0xbc>)
 8000514:	0019      	movs	r1, r3
 8000516:	0010      	movs	r0, r2
 8000518:	f003 fc0e 	bl	8003d38 <iprintf>
	cr95write(cmd_init2B, sizeof(cmd_init2B));
 800051c:	230c      	movs	r3, #12
 800051e:	18fb      	adds	r3, r7, r3
 8000520:	2106      	movs	r1, #6
 8000522:	0018      	movs	r0, r3
 8000524:	f7ff fea0 	bl	8000268 <cr95write>
	printf(" %s", (cr95read(NULL, NULL) == 0x00) ? "yes" : "no");
 8000528:	2100      	movs	r1, #0
 800052a:	2000      	movs	r0, #0
 800052c:	f7ff feb2 	bl	8000294 <cr95read>
 8000530:	1e03      	subs	r3, r0, #0
 8000532:	d101      	bne.n	8000538 <cr95_init14B+0x6c>
 8000534:	4b12      	ldr	r3, [pc, #72]	; (8000580 <cr95_init14B+0xb4>)
 8000536:	e000      	b.n	800053a <cr95_init14B+0x6e>
 8000538:	4b12      	ldr	r3, [pc, #72]	; (8000584 <cr95_init14B+0xb8>)
 800053a:	4a14      	ldr	r2, [pc, #80]	; (800058c <cr95_init14B+0xc0>)
 800053c:	0019      	movs	r1, r3
 800053e:	0010      	movs	r0, r2
 8000540:	f003 fbfa 	bl	8003d38 <iprintf>
	cr95write(cmd_init3B, sizeof(cmd_init3B));
 8000544:	1d3b      	adds	r3, r7, #4
 8000546:	2106      	movs	r1, #6
 8000548:	0018      	movs	r0, r3
 800054a:	f7ff fe8d 	bl	8000268 <cr95write>
	printf(" %s\n", (cr95read(NULL, NULL) == 0x00) ? "yes" : "no");
 800054e:	2100      	movs	r1, #0
 8000550:	2000      	movs	r0, #0
 8000552:	f7ff fe9f 	bl	8000294 <cr95read>
 8000556:	1e03      	subs	r3, r0, #0
 8000558:	d101      	bne.n	800055e <cr95_init14B+0x92>
 800055a:	4b09      	ldr	r3, [pc, #36]	; (8000580 <cr95_init14B+0xb4>)
 800055c:	e000      	b.n	8000560 <cr95_init14B+0x94>
 800055e:	4b09      	ldr	r3, [pc, #36]	; (8000584 <cr95_init14B+0xb8>)
 8000560:	4a0b      	ldr	r2, [pc, #44]	; (8000590 <cr95_init14B+0xc4>)
 8000562:	0019      	movs	r1, r3
 8000564:	0010      	movs	r0, r2
 8000566:	f003 fbe7 	bl	8003d38 <iprintf>
}
 800056a:	46c0      	nop			; (mov r8, r8)
 800056c:	46bd      	mov	sp, r7
 800056e:	b006      	add	sp, #24
 8000570:	bd80      	pop	{r7, pc}
 8000572:	46c0      	nop			; (mov r8, r8)
 8000574:	08005224 	.word	0x08005224
 8000578:	080051fc 	.word	0x080051fc
 800057c:	08005228 	.word	0x08005228
 8000580:	080051d0 	.word	0x080051d0
 8000584:	080051d4 	.word	0x080051d4
 8000588:	0800520c 	.word	0x0800520c
 800058c:	080051ec 	.word	0x080051ec
 8000590:	080051f0 	.word	0x080051f0

08000594 <cr95_init15>:

static void cr95_init15(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b086      	sub	sp, #24
 8000598:	af00      	add	r7, sp, #0
	const uint8_t cmd_init1_15[] = { 0x02, 0x02, 0x01, 0x03 };
 800059a:	2014      	movs	r0, #20
 800059c:	183b      	adds	r3, r7, r0
 800059e:	4a27      	ldr	r2, [pc, #156]	; (800063c <cr95_init15+0xa8>)
 80005a0:	6812      	ldr	r2, [r2, #0]
 80005a2:	601a      	str	r2, [r3, #0]
	const uint8_t cmd_init2_15[] = { 0x09, 0x04, 0x3A, 0x00, 0x58, 0x04 };
 80005a4:	230c      	movs	r3, #12
 80005a6:	18fb      	adds	r3, r7, r3
 80005a8:	4a25      	ldr	r2, [pc, #148]	; (8000640 <cr95_init15+0xac>)
 80005aa:	6811      	ldr	r1, [r2, #0]
 80005ac:	6019      	str	r1, [r3, #0]
 80005ae:	8892      	ldrh	r2, [r2, #4]
 80005b0:	809a      	strh	r2, [r3, #4]
	const uint8_t cmd_init3_15[] = { 0x09, 0x04, 0x68, 0x01, 0x01, 0xD0 };
 80005b2:	1d3b      	adds	r3, r7, #4
 80005b4:	4a23      	ldr	r2, [pc, #140]	; (8000644 <cr95_init15+0xb0>)
 80005b6:	6811      	ldr	r1, [r2, #0]
 80005b8:	6019      	str	r1, [r3, #0]
 80005ba:	8892      	ldrh	r2, [r2, #4]
 80005bc:	809a      	strh	r2, [r3, #4]

	cr95write(cmd_init1_15, sizeof(cmd_init1_15));
 80005be:	183b      	adds	r3, r7, r0
 80005c0:	2104      	movs	r1, #4
 80005c2:	0018      	movs	r0, r3
 80005c4:	f7ff fe50 	bl	8000268 <cr95write>
	printf("Initiation of 15 %s", (cr95read(NULL, NULL) == 0x00) ? "yes" : "no");
 80005c8:	2100      	movs	r1, #0
 80005ca:	2000      	movs	r0, #0
 80005cc:	f7ff fe62 	bl	8000294 <cr95read>
 80005d0:	1e03      	subs	r3, r0, #0
 80005d2:	d101      	bne.n	80005d8 <cr95_init15+0x44>
 80005d4:	4b1c      	ldr	r3, [pc, #112]	; (8000648 <cr95_init15+0xb4>)
 80005d6:	e000      	b.n	80005da <cr95_init15+0x46>
 80005d8:	4b1c      	ldr	r3, [pc, #112]	; (800064c <cr95_init15+0xb8>)
 80005da:	4a1d      	ldr	r2, [pc, #116]	; (8000650 <cr95_init15+0xbc>)
 80005dc:	0019      	movs	r1, r3
 80005de:	0010      	movs	r0, r2
 80005e0:	f003 fbaa 	bl	8003d38 <iprintf>
	cr95write(cmd_init2_15, sizeof(cmd_init2_15));
 80005e4:	230c      	movs	r3, #12
 80005e6:	18fb      	adds	r3, r7, r3
 80005e8:	2106      	movs	r1, #6
 80005ea:	0018      	movs	r0, r3
 80005ec:	f7ff fe3c 	bl	8000268 <cr95write>
	printf(" %s", (cr95read(NULL, NULL) == 0x00) ? "yes" : "no");
 80005f0:	2100      	movs	r1, #0
 80005f2:	2000      	movs	r0, #0
 80005f4:	f7ff fe4e 	bl	8000294 <cr95read>
 80005f8:	1e03      	subs	r3, r0, #0
 80005fa:	d101      	bne.n	8000600 <cr95_init15+0x6c>
 80005fc:	4b12      	ldr	r3, [pc, #72]	; (8000648 <cr95_init15+0xb4>)
 80005fe:	e000      	b.n	8000602 <cr95_init15+0x6e>
 8000600:	4b12      	ldr	r3, [pc, #72]	; (800064c <cr95_init15+0xb8>)
 8000602:	4a14      	ldr	r2, [pc, #80]	; (8000654 <cr95_init15+0xc0>)
 8000604:	0019      	movs	r1, r3
 8000606:	0010      	movs	r0, r2
 8000608:	f003 fb96 	bl	8003d38 <iprintf>
	cr95write(cmd_init3_15, sizeof(cmd_init3_15));
 800060c:	1d3b      	adds	r3, r7, #4
 800060e:	2106      	movs	r1, #6
 8000610:	0018      	movs	r0, r3
 8000612:	f7ff fe29 	bl	8000268 <cr95write>
	printf(" %s\n", (cr95read(NULL, NULL) == 0x00) ? "yes" : "no");
 8000616:	2100      	movs	r1, #0
 8000618:	2000      	movs	r0, #0
 800061a:	f7ff fe3b 	bl	8000294 <cr95read>
 800061e:	1e03      	subs	r3, r0, #0
 8000620:	d101      	bne.n	8000626 <cr95_init15+0x92>
 8000622:	4b09      	ldr	r3, [pc, #36]	; (8000648 <cr95_init15+0xb4>)
 8000624:	e000      	b.n	8000628 <cr95_init15+0x94>
 8000626:	4b09      	ldr	r3, [pc, #36]	; (800064c <cr95_init15+0xb8>)
 8000628:	4a0b      	ldr	r2, [pc, #44]	; (8000658 <cr95_init15+0xc4>)
 800062a:	0019      	movs	r1, r3
 800062c:	0010      	movs	r0, r2
 800062e:	f003 fb83 	bl	8003d38 <iprintf>
}
 8000632:	46c0      	nop			; (mov r8, r8)
 8000634:	46bd      	mov	sp, r7
 8000636:	b006      	add	sp, #24
 8000638:	bd80      	pop	{r7, pc}
 800063a:	46c0      	nop			; (mov r8, r8)
 800063c:	08005244 	.word	0x08005244
 8000640:	080051fc 	.word	0x080051fc
 8000644:	08005248 	.word	0x08005248
 8000648:	080051d0 	.word	0x080051d0
 800064c:	080051d4 	.word	0x080051d4
 8000650:	08005230 	.word	0x08005230
 8000654:	080051ec 	.word	0x080051ec
 8000658:	080051f0 	.word	0x080051f0

0800065c <cr95_init18>:

static void cr95_init18(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b086      	sub	sp, #24
 8000660:	af00      	add	r7, sp, #0
	const uint8_t cmd_init1_18[] = { 0x02, 0x02, 0x04, 0x51 };
 8000662:	2014      	movs	r0, #20
 8000664:	183b      	adds	r3, r7, r0
 8000666:	4a27      	ldr	r2, [pc, #156]	; (8000704 <cr95_init18+0xa8>)
 8000668:	6812      	ldr	r2, [r2, #0]
 800066a:	601a      	str	r2, [r3, #0]
	const uint8_t cmd_init2_18[] = { 0x09, 0x04, 0x3A, 0x00, 0x58, 0x04 };
 800066c:	230c      	movs	r3, #12
 800066e:	18fb      	adds	r3, r7, r3
 8000670:	4a25      	ldr	r2, [pc, #148]	; (8000708 <cr95_init18+0xac>)
 8000672:	6811      	ldr	r1, [r2, #0]
 8000674:	6019      	str	r1, [r3, #0]
 8000676:	8892      	ldrh	r2, [r2, #4]
 8000678:	809a      	strh	r2, [r3, #4]
	const uint8_t cmd_init3_18[] = { 0x09, 0x04, 0x68, 0x01, 0x01, 0x50 };
 800067a:	1d3b      	adds	r3, r7, #4
 800067c:	4a23      	ldr	r2, [pc, #140]	; (800070c <cr95_init18+0xb0>)
 800067e:	6811      	ldr	r1, [r2, #0]
 8000680:	6019      	str	r1, [r3, #0]
 8000682:	8892      	ldrh	r2, [r2, #4]
 8000684:	809a      	strh	r2, [r3, #4]

	cr95write(cmd_init1_18, sizeof(cmd_init1_18));
 8000686:	183b      	adds	r3, r7, r0
 8000688:	2104      	movs	r1, #4
 800068a:	0018      	movs	r0, r3
 800068c:	f7ff fdec 	bl	8000268 <cr95write>
	printf("Initiation of 18 %s", (cr95read(NULL, NULL) == 0x00) ? "yes" : "no");
 8000690:	2100      	movs	r1, #0
 8000692:	2000      	movs	r0, #0
 8000694:	f7ff fdfe 	bl	8000294 <cr95read>
 8000698:	1e03      	subs	r3, r0, #0
 800069a:	d101      	bne.n	80006a0 <cr95_init18+0x44>
 800069c:	4b1c      	ldr	r3, [pc, #112]	; (8000710 <cr95_init18+0xb4>)
 800069e:	e000      	b.n	80006a2 <cr95_init18+0x46>
 80006a0:	4b1c      	ldr	r3, [pc, #112]	; (8000714 <cr95_init18+0xb8>)
 80006a2:	4a1d      	ldr	r2, [pc, #116]	; (8000718 <cr95_init18+0xbc>)
 80006a4:	0019      	movs	r1, r3
 80006a6:	0010      	movs	r0, r2
 80006a8:	f003 fb46 	bl	8003d38 <iprintf>
	cr95write(cmd_init2_18, sizeof(cmd_init2_18));
 80006ac:	230c      	movs	r3, #12
 80006ae:	18fb      	adds	r3, r7, r3
 80006b0:	2106      	movs	r1, #6
 80006b2:	0018      	movs	r0, r3
 80006b4:	f7ff fdd8 	bl	8000268 <cr95write>
	printf(" %s", (cr95read(NULL, NULL) == 0x00) ? "yes" : "no");
 80006b8:	2100      	movs	r1, #0
 80006ba:	2000      	movs	r0, #0
 80006bc:	f7ff fdea 	bl	8000294 <cr95read>
 80006c0:	1e03      	subs	r3, r0, #0
 80006c2:	d101      	bne.n	80006c8 <cr95_init18+0x6c>
 80006c4:	4b12      	ldr	r3, [pc, #72]	; (8000710 <cr95_init18+0xb4>)
 80006c6:	e000      	b.n	80006ca <cr95_init18+0x6e>
 80006c8:	4b12      	ldr	r3, [pc, #72]	; (8000714 <cr95_init18+0xb8>)
 80006ca:	4a14      	ldr	r2, [pc, #80]	; (800071c <cr95_init18+0xc0>)
 80006cc:	0019      	movs	r1, r3
 80006ce:	0010      	movs	r0, r2
 80006d0:	f003 fb32 	bl	8003d38 <iprintf>
	cr95write(cmd_init3_18, sizeof(cmd_init3_18));
 80006d4:	1d3b      	adds	r3, r7, #4
 80006d6:	2106      	movs	r1, #6
 80006d8:	0018      	movs	r0, r3
 80006da:	f7ff fdc5 	bl	8000268 <cr95write>
	printf(" %s\n", (cr95read(NULL, NULL) == 0x00) ? "yes" : "no");
 80006de:	2100      	movs	r1, #0
 80006e0:	2000      	movs	r0, #0
 80006e2:	f7ff fdd7 	bl	8000294 <cr95read>
 80006e6:	1e03      	subs	r3, r0, #0
 80006e8:	d101      	bne.n	80006ee <cr95_init18+0x92>
 80006ea:	4b09      	ldr	r3, [pc, #36]	; (8000710 <cr95_init18+0xb4>)
 80006ec:	e000      	b.n	80006f0 <cr95_init18+0x94>
 80006ee:	4b09      	ldr	r3, [pc, #36]	; (8000714 <cr95_init18+0xb8>)
 80006f0:	4a0b      	ldr	r2, [pc, #44]	; (8000720 <cr95_init18+0xc4>)
 80006f2:	0019      	movs	r1, r3
 80006f4:	0010      	movs	r0, r2
 80006f6:	f003 fb1f 	bl	8003d38 <iprintf>
}
 80006fa:	46c0      	nop			; (mov r8, r8)
 80006fc:	46bd      	mov	sp, r7
 80006fe:	b006      	add	sp, #24
 8000700:	bd80      	pop	{r7, pc}
 8000702:	46c0      	nop			; (mov r8, r8)
 8000704:	08005264 	.word	0x08005264
 8000708:	080051fc 	.word	0x080051fc
 800070c:	08005268 	.word	0x08005268
 8000710:	080051d0 	.word	0x080051d0
 8000714:	080051d4 	.word	0x080051d4
 8000718:	08005250 	.word	0x08005250
 800071c:	080051ec 	.word	0x080051ec
 8000720:	080051f0 	.word	0x080051f0

08000724 <cr95_wakeup>:


static void cr95_wakeup(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b082      	sub	sp, #8
 8000728:	af00      	add	r7, sp, #0
	const uint8_t wakeup = 0;
 800072a:	1dfb      	adds	r3, r7, #7
 800072c:	2200      	movs	r2, #0
 800072e:	701a      	strb	r2, [r3, #0]
	cr95write(&wakeup, 1);
 8000730:	1dfb      	adds	r3, r7, #7
 8000732:	2101      	movs	r1, #1
 8000734:	0018      	movs	r0, r3
 8000736:	f7ff fd97 	bl	8000268 <cr95write>
	printf("WAKEUP sent\n");
 800073a:	4b04      	ldr	r3, [pc, #16]	; (800074c <cr95_wakeup+0x28>)
 800073c:	0018      	movs	r0, r3
 800073e:	f003 fb89 	bl	8003e54 <puts>
}
 8000742:	46c0      	nop			; (mov r8, r8)
 8000744:	46bd      	mov	sp, r7
 8000746:	b002      	add	sp, #8
 8000748:	bd80      	pop	{r7, pc}
 800074a:	46c0      	nop			; (mov r8, r8)
 800074c:	08005270 	.word	0x08005270

08000750 <cr95_read>:


static void cr95_read(void)
{
 8000750:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000752:	b097      	sub	sp, #92	; 0x5c
 8000754:	af04      	add	r7, sp, #16
	const uint8_t cmd_reqa[] =  { 0x04, 0x02, 0x26, 0x07 };
 8000756:	2040      	movs	r0, #64	; 0x40
 8000758:	183b      	adds	r3, r7, r0
 800075a:	4abb      	ldr	r2, [pc, #748]	; (8000a48 <cr95_read+0x2f8>)
 800075c:	6812      	ldr	r2, [r2, #0]
 800075e:	601a      	str	r2, [r3, #0]
	const uint8_t cmd_acl1[] =  { 0x04, 0x03, 0x93, 0x20, 0x08 };
 8000760:	2338      	movs	r3, #56	; 0x38
 8000762:	18fb      	adds	r3, r7, r3
 8000764:	4ab9      	ldr	r2, [pc, #740]	; (8000a4c <cr95_read+0x2fc>)
 8000766:	6811      	ldr	r1, [r2, #0]
 8000768:	6019      	str	r1, [r3, #0]
 800076a:	7912      	ldrb	r2, [r2, #4]
 800076c:	711a      	strb	r2, [r3, #4]
	const uint8_t cmd_acl2[] =  { 0x04, 0x03, 0x95, 0x20, 0x08 };
 800076e:	2330      	movs	r3, #48	; 0x30
 8000770:	18fb      	adds	r3, r7, r3
 8000772:	4ab7      	ldr	r2, [pc, #732]	; (8000a50 <cr95_read+0x300>)
 8000774:	6811      	ldr	r1, [r2, #0]
 8000776:	6019      	str	r1, [r3, #0]
 8000778:	7912      	ldrb	r2, [r2, #4]
 800077a:	711a      	strb	r2, [r3, #4]

	uint8_t data[8];
	char uid[32];
	uint8_t len;

	cr95write(cmd_reqa, sizeof(cmd_reqa));
 800077c:	183b      	adds	r3, r7, r0
 800077e:	2104      	movs	r1, #4
 8000780:	0018      	movs	r0, r3
 8000782:	f7ff fd71 	bl	8000268 <cr95write>
	if (cr95read(data, &len) == 0x80) {
 8000786:	1dfa      	adds	r2, r7, #7
 8000788:	2328      	movs	r3, #40	; 0x28
 800078a:	18fb      	adds	r3, r7, r3
 800078c:	0011      	movs	r1, r2
 800078e:	0018      	movs	r0, r3
 8000790:	f7ff fd80 	bl	8000294 <cr95read>
 8000794:	0003      	movs	r3, r0
 8000796:	2b80      	cmp	r3, #128	; 0x80
 8000798:	d000      	beq.n	800079c <cr95_read+0x4c>
 800079a:	e14c      	b.n	8000a36 <cr95_read+0x2e6>
		printf("ATQA =");
 800079c:	4bad      	ldr	r3, [pc, #692]	; (8000a54 <cr95_read+0x304>)
 800079e:	0018      	movs	r0, r3
 80007a0:	f003 faca 	bl	8003d38 <iprintf>
		for (uint8_t i = 0; i < len; i++) printf(" %02X", data[i]);
 80007a4:	2347      	movs	r3, #71	; 0x47
 80007a6:	18fb      	adds	r3, r7, r3
 80007a8:	2200      	movs	r2, #0
 80007aa:	701a      	strb	r2, [r3, #0]
 80007ac:	e010      	b.n	80007d0 <cr95_read+0x80>
 80007ae:	2447      	movs	r4, #71	; 0x47
 80007b0:	193b      	adds	r3, r7, r4
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	2228      	movs	r2, #40	; 0x28
 80007b6:	18ba      	adds	r2, r7, r2
 80007b8:	5cd3      	ldrb	r3, [r2, r3]
 80007ba:	001a      	movs	r2, r3
 80007bc:	4ba6      	ldr	r3, [pc, #664]	; (8000a58 <cr95_read+0x308>)
 80007be:	0011      	movs	r1, r2
 80007c0:	0018      	movs	r0, r3
 80007c2:	f003 fab9 	bl	8003d38 <iprintf>
 80007c6:	193b      	adds	r3, r7, r4
 80007c8:	781a      	ldrb	r2, [r3, #0]
 80007ca:	193b      	adds	r3, r7, r4
 80007cc:	3201      	adds	r2, #1
 80007ce:	701a      	strb	r2, [r3, #0]
 80007d0:	1dfb      	adds	r3, r7, #7
 80007d2:	781b      	ldrb	r3, [r3, #0]
 80007d4:	2247      	movs	r2, #71	; 0x47
 80007d6:	18ba      	adds	r2, r7, r2
 80007d8:	7812      	ldrb	r2, [r2, #0]
 80007da:	429a      	cmp	r2, r3
 80007dc:	d3e7      	bcc.n	80007ae <cr95_read+0x5e>
		printf("\n");
 80007de:	200a      	movs	r0, #10
 80007e0:	f003 fac4 	bl	8003d6c <putchar>

    	sprintf(uid, "UID =");
 80007e4:	2308      	movs	r3, #8
 80007e6:	18fb      	adds	r3, r7, r3
 80007e8:	4a9c      	ldr	r2, [pc, #624]	; (8000a5c <cr95_read+0x30c>)
 80007ea:	6811      	ldr	r1, [r2, #0]
 80007ec:	6019      	str	r1, [r3, #0]
 80007ee:	8892      	ldrh	r2, [r2, #4]
 80007f0:	809a      	strh	r2, [r3, #4]

    	cr95write(cmd_acl1, sizeof(cmd_acl1));
 80007f2:	2338      	movs	r3, #56	; 0x38
 80007f4:	18fb      	adds	r3, r7, r3
 80007f6:	2105      	movs	r1, #5
 80007f8:	0018      	movs	r0, r3
 80007fa:	f7ff fd35 	bl	8000268 <cr95write>
    	if (cr95read(data, &len) == 0x80 && len == 8 && (data[0]^data[1]^data[2]^data[3]) == data[4]) {
 80007fe:	1dfa      	adds	r2, r7, #7
 8000800:	2328      	movs	r3, #40	; 0x28
 8000802:	18fb      	adds	r3, r7, r3
 8000804:	0011      	movs	r1, r2
 8000806:	0018      	movs	r0, r3
 8000808:	f7ff fd44 	bl	8000294 <cr95read>
 800080c:	0003      	movs	r3, r0
 800080e:	2b80      	cmp	r3, #128	; 0x80
 8000810:	d000      	beq.n	8000814 <cr95_read+0xc4>
 8000812:	e10b      	b.n	8000a2c <cr95_read+0x2dc>
 8000814:	1dfb      	adds	r3, r7, #7
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	2b08      	cmp	r3, #8
 800081a:	d000      	beq.n	800081e <cr95_read+0xce>
 800081c:	e106      	b.n	8000a2c <cr95_read+0x2dc>
 800081e:	2128      	movs	r1, #40	; 0x28
 8000820:	187b      	adds	r3, r7, r1
 8000822:	781a      	ldrb	r2, [r3, #0]
 8000824:	187b      	adds	r3, r7, r1
 8000826:	785b      	ldrb	r3, [r3, #1]
 8000828:	4053      	eors	r3, r2
 800082a:	b2da      	uxtb	r2, r3
 800082c:	187b      	adds	r3, r7, r1
 800082e:	789b      	ldrb	r3, [r3, #2]
 8000830:	4053      	eors	r3, r2
 8000832:	b2da      	uxtb	r2, r3
 8000834:	187b      	adds	r3, r7, r1
 8000836:	78db      	ldrb	r3, [r3, #3]
 8000838:	4053      	eors	r3, r2
 800083a:	b2da      	uxtb	r2, r3
 800083c:	187b      	adds	r3, r7, r1
 800083e:	791b      	ldrb	r3, [r3, #4]
 8000840:	429a      	cmp	r2, r3
 8000842:	d000      	beq.n	8000846 <cr95_read+0xf6>
 8000844:	e0f2      	b.n	8000a2c <cr95_read+0x2dc>
    		printf("UID CL1 =");
 8000846:	4b86      	ldr	r3, [pc, #536]	; (8000a60 <cr95_read+0x310>)
 8000848:	0018      	movs	r0, r3
 800084a:	f003 fa75 	bl	8003d38 <iprintf>

    		for (uint8_t i = 0; i < len; i++) printf(" %02X", data[i]);
 800084e:	2346      	movs	r3, #70	; 0x46
 8000850:	18fb      	adds	r3, r7, r3
 8000852:	2200      	movs	r2, #0
 8000854:	701a      	strb	r2, [r3, #0]
 8000856:	e010      	b.n	800087a <cr95_read+0x12a>
 8000858:	2446      	movs	r4, #70	; 0x46
 800085a:	193b      	adds	r3, r7, r4
 800085c:	781b      	ldrb	r3, [r3, #0]
 800085e:	2228      	movs	r2, #40	; 0x28
 8000860:	18ba      	adds	r2, r7, r2
 8000862:	5cd3      	ldrb	r3, [r2, r3]
 8000864:	001a      	movs	r2, r3
 8000866:	4b7c      	ldr	r3, [pc, #496]	; (8000a58 <cr95_read+0x308>)
 8000868:	0011      	movs	r1, r2
 800086a:	0018      	movs	r0, r3
 800086c:	f003 fa64 	bl	8003d38 <iprintf>
 8000870:	193b      	adds	r3, r7, r4
 8000872:	781a      	ldrb	r2, [r3, #0]
 8000874:	193b      	adds	r3, r7, r4
 8000876:	3201      	adds	r2, #1
 8000878:	701a      	strb	r2, [r3, #0]
 800087a:	1dfb      	adds	r3, r7, #7
 800087c:	781b      	ldrb	r3, [r3, #0]
 800087e:	2246      	movs	r2, #70	; 0x46
 8000880:	18ba      	adds	r2, r7, r2
 8000882:	7812      	ldrb	r2, [r2, #0]
 8000884:	429a      	cmp	r2, r3
 8000886:	d3e7      	bcc.n	8000858 <cr95_read+0x108>
    		printf("\n");
 8000888:	200a      	movs	r0, #10
 800088a:	f003 fa6f 	bl	8003d6c <putchar>


    		if (data[5] & 0x80) printf("Collision detected!\n");
 800088e:	2328      	movs	r3, #40	; 0x28
 8000890:	18fb      	adds	r3, r7, r3
 8000892:	795b      	ldrb	r3, [r3, #5]
 8000894:	b25b      	sxtb	r3, r3
 8000896:	2b00      	cmp	r3, #0
 8000898:	da03      	bge.n	80008a2 <cr95_read+0x152>
 800089a:	4b72      	ldr	r3, [pc, #456]	; (8000a64 <cr95_read+0x314>)
 800089c:	0018      	movs	r0, r3
 800089e:	f003 fad9 	bl	8003e54 <puts>
    		if (data[0] == 0x88) {
 80008a2:	2328      	movs	r3, #40	; 0x28
 80008a4:	18fb      	adds	r3, r7, r3
 80008a6:	781b      	ldrb	r3, [r3, #0]
 80008a8:	2b88      	cmp	r3, #136	; 0x88
 80008aa:	d000      	beq.n	80008ae <cr95_read+0x15e>
 80008ac:	e09a      	b.n	80009e4 <cr95_read+0x294>
    			sprintf(uid, "%s %2X %2X %2X", uid, data[1], data[2], data[3]);
 80008ae:	2628      	movs	r6, #40	; 0x28
 80008b0:	19bb      	adds	r3, r7, r6
 80008b2:	785b      	ldrb	r3, [r3, #1]
 80008b4:	001d      	movs	r5, r3
 80008b6:	19bb      	adds	r3, r7, r6
 80008b8:	789b      	ldrb	r3, [r3, #2]
 80008ba:	001c      	movs	r4, r3
 80008bc:	19bb      	adds	r3, r7, r6
 80008be:	78db      	ldrb	r3, [r3, #3]
 80008c0:	2008      	movs	r0, #8
 80008c2:	183a      	adds	r2, r7, r0
 80008c4:	4968      	ldr	r1, [pc, #416]	; (8000a68 <cr95_read+0x318>)
 80008c6:	1838      	adds	r0, r7, r0
 80008c8:	9301      	str	r3, [sp, #4]
 80008ca:	9400      	str	r4, [sp, #0]
 80008cc:	002b      	movs	r3, r5
 80008ce:	f003 facb 	bl	8003e68 <siprintf>

				cr95write(cmd_acl2, sizeof(cmd_acl2));
 80008d2:	2330      	movs	r3, #48	; 0x30
 80008d4:	18fb      	adds	r3, r7, r3
 80008d6:	2105      	movs	r1, #5
 80008d8:	0018      	movs	r0, r3
 80008da:	f7ff fcc5 	bl	8000268 <cr95write>
				if (cr95read(data, &len) == 0x80 && len == 9 && (data[0]^data[1]^data[2]^data[3]) == data[4]) {
 80008de:	1dfa      	adds	r2, r7, #7
 80008e0:	19bb      	adds	r3, r7, r6
 80008e2:	0011      	movs	r1, r2
 80008e4:	0018      	movs	r0, r3
 80008e6:	f7ff fcd5 	bl	8000294 <cr95read>
 80008ea:	0003      	movs	r3, r0
 80008ec:	2b80      	cmp	r3, #128	; 0x80
 80008ee:	d000      	beq.n	80008f2 <cr95_read+0x1a2>
 80008f0:	e073      	b.n	80009da <cr95_read+0x28a>
 80008f2:	1dfb      	adds	r3, r7, #7
 80008f4:	781b      	ldrb	r3, [r3, #0]
 80008f6:	2b09      	cmp	r3, #9
 80008f8:	d16f      	bne.n	80009da <cr95_read+0x28a>
 80008fa:	2128      	movs	r1, #40	; 0x28
 80008fc:	187b      	adds	r3, r7, r1
 80008fe:	781a      	ldrb	r2, [r3, #0]
 8000900:	187b      	adds	r3, r7, r1
 8000902:	785b      	ldrb	r3, [r3, #1]
 8000904:	4053      	eors	r3, r2
 8000906:	b2da      	uxtb	r2, r3
 8000908:	187b      	adds	r3, r7, r1
 800090a:	789b      	ldrb	r3, [r3, #2]
 800090c:	4053      	eors	r3, r2
 800090e:	b2da      	uxtb	r2, r3
 8000910:	187b      	adds	r3, r7, r1
 8000912:	78db      	ldrb	r3, [r3, #3]
 8000914:	4053      	eors	r3, r2
 8000916:	b2da      	uxtb	r2, r3
 8000918:	187b      	adds	r3, r7, r1
 800091a:	791b      	ldrb	r3, [r3, #4]
 800091c:	429a      	cmp	r2, r3
 800091e:	d15c      	bne.n	80009da <cr95_read+0x28a>
					printf("UID CL2 =");
 8000920:	4b52      	ldr	r3, [pc, #328]	; (8000a6c <cr95_read+0x31c>)
 8000922:	0018      	movs	r0, r3
 8000924:	f003 fa08 	bl	8003d38 <iprintf>
					for (uint8_t i = 0; i < len; i++) printf(" %02X", data[i]);
 8000928:	2345      	movs	r3, #69	; 0x45
 800092a:	18fb      	adds	r3, r7, r3
 800092c:	2200      	movs	r2, #0
 800092e:	701a      	strb	r2, [r3, #0]
 8000930:	e010      	b.n	8000954 <cr95_read+0x204>
 8000932:	2445      	movs	r4, #69	; 0x45
 8000934:	193b      	adds	r3, r7, r4
 8000936:	781b      	ldrb	r3, [r3, #0]
 8000938:	2228      	movs	r2, #40	; 0x28
 800093a:	18ba      	adds	r2, r7, r2
 800093c:	5cd3      	ldrb	r3, [r2, r3]
 800093e:	001a      	movs	r2, r3
 8000940:	4b45      	ldr	r3, [pc, #276]	; (8000a58 <cr95_read+0x308>)
 8000942:	0011      	movs	r1, r2
 8000944:	0018      	movs	r0, r3
 8000946:	f003 f9f7 	bl	8003d38 <iprintf>
 800094a:	193b      	adds	r3, r7, r4
 800094c:	781a      	ldrb	r2, [r3, #0]
 800094e:	193b      	adds	r3, r7, r4
 8000950:	3201      	adds	r2, #1
 8000952:	701a      	strb	r2, [r3, #0]
 8000954:	1dfb      	adds	r3, r7, #7
 8000956:	781b      	ldrb	r3, [r3, #0]
 8000958:	2245      	movs	r2, #69	; 0x45
 800095a:	18ba      	adds	r2, r7, r2
 800095c:	7812      	ldrb	r2, [r2, #0]
 800095e:	429a      	cmp	r2, r3
 8000960:	d3e7      	bcc.n	8000932 <cr95_read+0x1e2>
					printf("\n");
 8000962:	200a      	movs	r0, #10
 8000964:	f003 fa02 	bl	8003d6c <putchar>

		    		if (data[5] & 0x80) printf("Collision detected!\n");
 8000968:	2328      	movs	r3, #40	; 0x28
 800096a:	18fb      	adds	r3, r7, r3
 800096c:	795b      	ldrb	r3, [r3, #5]
 800096e:	b25b      	sxtb	r3, r3
 8000970:	2b00      	cmp	r3, #0
 8000972:	da03      	bge.n	800097c <cr95_read+0x22c>
 8000974:	4b3b      	ldr	r3, [pc, #236]	; (8000a64 <cr95_read+0x314>)
 8000976:	0018      	movs	r0, r3
 8000978:	f003 fa6c 	bl	8003e54 <puts>
		    		if (data[0] == 0x88) {
 800097c:	2328      	movs	r3, #40	; 0x28
 800097e:	18fb      	adds	r3, r7, r3
 8000980:	781b      	ldrb	r3, [r3, #0]
 8000982:	2b88      	cmp	r3, #136	; 0x88
 8000984:	d112      	bne.n	80009ac <cr95_read+0x25c>
		    			sprintf(uid, "%s %2X %2X %2X", uid, data[1], data[2], data[3]);
 8000986:	2228      	movs	r2, #40	; 0x28
 8000988:	18bb      	adds	r3, r7, r2
 800098a:	785b      	ldrb	r3, [r3, #1]
 800098c:	001d      	movs	r5, r3
 800098e:	18bb      	adds	r3, r7, r2
 8000990:	789b      	ldrb	r3, [r3, #2]
 8000992:	001c      	movs	r4, r3
 8000994:	18bb      	adds	r3, r7, r2
 8000996:	78db      	ldrb	r3, [r3, #3]
 8000998:	2008      	movs	r0, #8
 800099a:	183a      	adds	r2, r7, r0
 800099c:	4932      	ldr	r1, [pc, #200]	; (8000a68 <cr95_read+0x318>)
 800099e:	1838      	adds	r0, r7, r0
 80009a0:	9301      	str	r3, [sp, #4]
 80009a2:	9400      	str	r4, [sp, #0]
 80009a4:	002b      	movs	r3, r5
 80009a6:	f003 fa5f 	bl	8003e68 <siprintf>
		    		if (data[0] == 0x88) {
 80009aa:	e031      	b.n	8000a10 <cr95_read+0x2c0>
			    			sprintf(uid, "%s %2X %2X %2X %2X", uid, data[0], data[1], data[2], data[3]);
						} else {
							printf("UID CL3 error\n");
						} */
		    		} else {
		    			sprintf(uid, "%s %2X %2X %2X %2X", uid, data[0], data[1], data[2], data[3]);
 80009ac:	2228      	movs	r2, #40	; 0x28
 80009ae:	18bb      	adds	r3, r7, r2
 80009b0:	781b      	ldrb	r3, [r3, #0]
 80009b2:	001e      	movs	r6, r3
 80009b4:	18bb      	adds	r3, r7, r2
 80009b6:	785b      	ldrb	r3, [r3, #1]
 80009b8:	001c      	movs	r4, r3
 80009ba:	18bb      	adds	r3, r7, r2
 80009bc:	789b      	ldrb	r3, [r3, #2]
 80009be:	001d      	movs	r5, r3
 80009c0:	18bb      	adds	r3, r7, r2
 80009c2:	78db      	ldrb	r3, [r3, #3]
 80009c4:	2008      	movs	r0, #8
 80009c6:	183a      	adds	r2, r7, r0
 80009c8:	4929      	ldr	r1, [pc, #164]	; (8000a70 <cr95_read+0x320>)
 80009ca:	1838      	adds	r0, r7, r0
 80009cc:	9302      	str	r3, [sp, #8]
 80009ce:	9501      	str	r5, [sp, #4]
 80009d0:	9400      	str	r4, [sp, #0]
 80009d2:	0033      	movs	r3, r6
 80009d4:	f003 fa48 	bl	8003e68 <siprintf>
		    		if (data[0] == 0x88) {
 80009d8:	e01a      	b.n	8000a10 <cr95_read+0x2c0>
		    		}
				} else {
					printf("UID CL2 error\n");
 80009da:	4b26      	ldr	r3, [pc, #152]	; (8000a74 <cr95_read+0x324>)
 80009dc:	0018      	movs	r0, r3
 80009de:	f003 fa39 	bl	8003e54 <puts>
 80009e2:	e015      	b.n	8000a10 <cr95_read+0x2c0>
				}

    		} else {
    			sprintf(uid, "%s %2X %2X %2X %2X", uid, data[0], data[1], data[2], data[3]);
 80009e4:	2228      	movs	r2, #40	; 0x28
 80009e6:	18bb      	adds	r3, r7, r2
 80009e8:	781b      	ldrb	r3, [r3, #0]
 80009ea:	001e      	movs	r6, r3
 80009ec:	18bb      	adds	r3, r7, r2
 80009ee:	785b      	ldrb	r3, [r3, #1]
 80009f0:	001c      	movs	r4, r3
 80009f2:	18bb      	adds	r3, r7, r2
 80009f4:	789b      	ldrb	r3, [r3, #2]
 80009f6:	001d      	movs	r5, r3
 80009f8:	18bb      	adds	r3, r7, r2
 80009fa:	78db      	ldrb	r3, [r3, #3]
 80009fc:	2008      	movs	r0, #8
 80009fe:	183a      	adds	r2, r7, r0
 8000a00:	491b      	ldr	r1, [pc, #108]	; (8000a70 <cr95_read+0x320>)
 8000a02:	1838      	adds	r0, r7, r0
 8000a04:	9302      	str	r3, [sp, #8]
 8000a06:	9501      	str	r5, [sp, #4]
 8000a08:	9400      	str	r4, [sp, #0]
 8000a0a:	0033      	movs	r3, r6
 8000a0c:	f003 fa2c 	bl	8003e68 <siprintf>
    		}


    		HAL_UART_Transmit(&huart2, (uint8_t*)(uid), strlen(uid), HAL_MAX_DELAY);
 8000a10:	2408      	movs	r4, #8
 8000a12:	193b      	adds	r3, r7, r4
 8000a14:	0018      	movs	r0, r3
 8000a16:	f7ff fb77 	bl	8000108 <strlen>
 8000a1a:	0003      	movs	r3, r0
 8000a1c:	b29a      	uxth	r2, r3
 8000a1e:	2301      	movs	r3, #1
 8000a20:	425b      	negs	r3, r3
 8000a22:	1939      	adds	r1, r7, r4
 8000a24:	4814      	ldr	r0, [pc, #80]	; (8000a78 <cr95_read+0x328>)
 8000a26:	f002 fbef 	bl	8003208 <HAL_UART_Transmit>
    	}

	} else {
		printf("REQA error\n");
	}
}
 8000a2a:	e008      	b.n	8000a3e <cr95_read+0x2ee>
    		printf("UID CL1 error\n");
 8000a2c:	4b13      	ldr	r3, [pc, #76]	; (8000a7c <cr95_read+0x32c>)
 8000a2e:	0018      	movs	r0, r3
 8000a30:	f003 fa10 	bl	8003e54 <puts>
}
 8000a34:	e003      	b.n	8000a3e <cr95_read+0x2ee>
		printf("REQA error\n");
 8000a36:	4b12      	ldr	r3, [pc, #72]	; (8000a80 <cr95_read+0x330>)
 8000a38:	0018      	movs	r0, r3
 8000a3a:	f003 fa0b 	bl	8003e54 <puts>
}
 8000a3e:	46c0      	nop			; (mov r8, r8)
 8000a40:	46bd      	mov	sp, r7
 8000a42:	b013      	add	sp, #76	; 0x4c
 8000a44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a46:	46c0      	nop			; (mov r8, r8)
 8000a48:	08005310 	.word	0x08005310
 8000a4c:	08005314 	.word	0x08005314
 8000a50:	0800531c 	.word	0x0800531c
 8000a54:	0800527c 	.word	0x0800527c
 8000a58:	08005284 	.word	0x08005284
 8000a5c:	0800528c 	.word	0x0800528c
 8000a60:	08005294 	.word	0x08005294
 8000a64:	080052a0 	.word	0x080052a0
 8000a68:	080052b4 	.word	0x080052b4
 8000a6c:	080052c4 	.word	0x080052c4
 8000a70:	080052d0 	.word	0x080052d0
 8000a74:	080052e4 	.word	0x080052e4
 8000a78:	200003dc 	.word	0x200003dc
 8000a7c:	080052f4 	.word	0x080052f4
 8000a80:	08005304 	.word	0x08005304

08000a84 <cr95_calibrate>:


static void cr95_calibrate(void)
{
 8000a84:	b5b0      	push	{r4, r5, r7, lr}
 8000a86:	b08a      	sub	sp, #40	; 0x28
 8000a88:	af00      	add	r7, sp, #0
	uint8_t cmd_cal[] =  	    { 0x07, 0x0E, 0x03, 0xA1, 0x00, 0xF8, 0x01, 0x18, 0x00, 0x20, 0x60, 0x60, 0x00, 0x00, 0x3F, 0x01 };
 8000a8a:	2118      	movs	r1, #24
 8000a8c:	187b      	adds	r3, r7, r1
 8000a8e:	4ab7      	ldr	r2, [pc, #732]	; (8000d6c <cr95_calibrate+0x2e8>)
 8000a90:	ca31      	ldmia	r2!, {r0, r4, r5}
 8000a92:	c331      	stmia	r3!, {r0, r4, r5}
 8000a94:	6812      	ldr	r2, [r2, #0]
 8000a96:	601a      	str	r2, [r3, #0]

	uint8_t data[16];
	uint8_t len;

	cmd_cal[13] = 0x00;
 8000a98:	187b      	adds	r3, r7, r1
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	735a      	strb	r2, [r3, #13]
	cr95write(cmd_cal, sizeof(cmd_cal));
 8000a9e:	000c      	movs	r4, r1
 8000aa0:	187b      	adds	r3, r7, r1
 8000aa2:	2110      	movs	r1, #16
 8000aa4:	0018      	movs	r0, r3
 8000aa6:	f7ff fbdf 	bl	8000268 <cr95write>
	printf("CAL #0 0x%02x %c, result 0x%02x\n", cmd_cal[13], (cr95read(data, &len) == 0x00) ? 'y' : 'n', data[0]);
 8000aaa:	0021      	movs	r1, r4
 8000aac:	187b      	adds	r3, r7, r1
 8000aae:	7b5b      	ldrb	r3, [r3, #13]
 8000ab0:	001c      	movs	r4, r3
 8000ab2:	1dfa      	adds	r2, r7, #7
 8000ab4:	2308      	movs	r3, #8
 8000ab6:	18fb      	adds	r3, r7, r3
 8000ab8:	0011      	movs	r1, r2
 8000aba:	0018      	movs	r0, r3
 8000abc:	f7ff fbea 	bl	8000294 <cr95read>
 8000ac0:	1e03      	subs	r3, r0, #0
 8000ac2:	d101      	bne.n	8000ac8 <cr95_calibrate+0x44>
 8000ac4:	2279      	movs	r2, #121	; 0x79
 8000ac6:	e000      	b.n	8000aca <cr95_calibrate+0x46>
 8000ac8:	226e      	movs	r2, #110	; 0x6e
 8000aca:	2508      	movs	r5, #8
 8000acc:	197b      	adds	r3, r7, r5
 8000ace:	781b      	ldrb	r3, [r3, #0]
 8000ad0:	48a7      	ldr	r0, [pc, #668]	; (8000d70 <cr95_calibrate+0x2ec>)
 8000ad2:	0021      	movs	r1, r4
 8000ad4:	f003 f930 	bl	8003d38 <iprintf>

	cmd_cal[13] = 0xFC;
 8000ad8:	2118      	movs	r1, #24
 8000ada:	187b      	adds	r3, r7, r1
 8000adc:	22fc      	movs	r2, #252	; 0xfc
 8000ade:	735a      	strb	r2, [r3, #13]
	cr95write(cmd_cal, sizeof(cmd_cal));
 8000ae0:	000c      	movs	r4, r1
 8000ae2:	187b      	adds	r3, r7, r1
 8000ae4:	2110      	movs	r1, #16
 8000ae6:	0018      	movs	r0, r3
 8000ae8:	f7ff fbbe 	bl	8000268 <cr95write>
	printf("CAL #1 0x%02x %c, result 0x%02x\n", cmd_cal[13], (cr95read(data, &len) == 0x00) ? 'y' : 'n', data[0]);
 8000aec:	0021      	movs	r1, r4
 8000aee:	187b      	adds	r3, r7, r1
 8000af0:	7b5b      	ldrb	r3, [r3, #13]
 8000af2:	001c      	movs	r4, r3
 8000af4:	1dfa      	adds	r2, r7, #7
 8000af6:	197b      	adds	r3, r7, r5
 8000af8:	0011      	movs	r1, r2
 8000afa:	0018      	movs	r0, r3
 8000afc:	f7ff fbca 	bl	8000294 <cr95read>
 8000b00:	1e03      	subs	r3, r0, #0
 8000b02:	d101      	bne.n	8000b08 <cr95_calibrate+0x84>
 8000b04:	2279      	movs	r2, #121	; 0x79
 8000b06:	e000      	b.n	8000b0a <cr95_calibrate+0x86>
 8000b08:	226e      	movs	r2, #110	; 0x6e
 8000b0a:	2508      	movs	r5, #8
 8000b0c:	197b      	adds	r3, r7, r5
 8000b0e:	781b      	ldrb	r3, [r3, #0]
 8000b10:	4898      	ldr	r0, [pc, #608]	; (8000d74 <cr95_calibrate+0x2f0>)
 8000b12:	0021      	movs	r1, r4
 8000b14:	f003 f910 	bl	8003d38 <iprintf>

	cmd_cal[13] -= 0x80;
 8000b18:	2118      	movs	r1, #24
 8000b1a:	187b      	adds	r3, r7, r1
 8000b1c:	7b5b      	ldrb	r3, [r3, #13]
 8000b1e:	3b80      	subs	r3, #128	; 0x80
 8000b20:	b2da      	uxtb	r2, r3
 8000b22:	187b      	adds	r3, r7, r1
 8000b24:	735a      	strb	r2, [r3, #13]
	cr95write(cmd_cal, sizeof(cmd_cal));
 8000b26:	000c      	movs	r4, r1
 8000b28:	187b      	adds	r3, r7, r1
 8000b2a:	2110      	movs	r1, #16
 8000b2c:	0018      	movs	r0, r3
 8000b2e:	f7ff fb9b 	bl	8000268 <cr95write>
	printf("CAL #2 0x%02x %c, result 0x%02x\n", cmd_cal[13], (cr95read(data, &len) == 0x00) ? 'y' : 'n', data[0]);
 8000b32:	0021      	movs	r1, r4
 8000b34:	187b      	adds	r3, r7, r1
 8000b36:	7b5b      	ldrb	r3, [r3, #13]
 8000b38:	001c      	movs	r4, r3
 8000b3a:	1dfa      	adds	r2, r7, #7
 8000b3c:	197b      	adds	r3, r7, r5
 8000b3e:	0011      	movs	r1, r2
 8000b40:	0018      	movs	r0, r3
 8000b42:	f7ff fba7 	bl	8000294 <cr95read>
 8000b46:	1e03      	subs	r3, r0, #0
 8000b48:	d101      	bne.n	8000b4e <cr95_calibrate+0xca>
 8000b4a:	2279      	movs	r2, #121	; 0x79
 8000b4c:	e000      	b.n	8000b50 <cr95_calibrate+0xcc>
 8000b4e:	226e      	movs	r2, #110	; 0x6e
 8000b50:	2508      	movs	r5, #8
 8000b52:	197b      	adds	r3, r7, r5
 8000b54:	781b      	ldrb	r3, [r3, #0]
 8000b56:	4888      	ldr	r0, [pc, #544]	; (8000d78 <cr95_calibrate+0x2f4>)
 8000b58:	0021      	movs	r1, r4
 8000b5a:	f003 f8ed 	bl	8003d38 <iprintf>

	if (data[0] == 0x01) cmd_cal[13] -= 0x40; else cmd_cal[13] += 0x40;
 8000b5e:	197b      	adds	r3, r7, r5
 8000b60:	781b      	ldrb	r3, [r3, #0]
 8000b62:	2b01      	cmp	r3, #1
 8000b64:	d107      	bne.n	8000b76 <cr95_calibrate+0xf2>
 8000b66:	2118      	movs	r1, #24
 8000b68:	187b      	adds	r3, r7, r1
 8000b6a:	7b5b      	ldrb	r3, [r3, #13]
 8000b6c:	3b40      	subs	r3, #64	; 0x40
 8000b6e:	b2da      	uxtb	r2, r3
 8000b70:	187b      	adds	r3, r7, r1
 8000b72:	735a      	strb	r2, [r3, #13]
 8000b74:	e006      	b.n	8000b84 <cr95_calibrate+0x100>
 8000b76:	2118      	movs	r1, #24
 8000b78:	187b      	adds	r3, r7, r1
 8000b7a:	7b5b      	ldrb	r3, [r3, #13]
 8000b7c:	3340      	adds	r3, #64	; 0x40
 8000b7e:	b2da      	uxtb	r2, r3
 8000b80:	187b      	adds	r3, r7, r1
 8000b82:	735a      	strb	r2, [r3, #13]
	cr95write(cmd_cal, sizeof(cmd_cal));
 8000b84:	2418      	movs	r4, #24
 8000b86:	193b      	adds	r3, r7, r4
 8000b88:	2110      	movs	r1, #16
 8000b8a:	0018      	movs	r0, r3
 8000b8c:	f7ff fb6c 	bl	8000268 <cr95write>
	printf("CAL #3 0x%02x %c, result 0x%02x\n", cmd_cal[13], (cr95read(data, &len) == 0x00) ? 'y' : 'n', data[0]);
 8000b90:	193b      	adds	r3, r7, r4
 8000b92:	7b5b      	ldrb	r3, [r3, #13]
 8000b94:	001c      	movs	r4, r3
 8000b96:	1dfa      	adds	r2, r7, #7
 8000b98:	2308      	movs	r3, #8
 8000b9a:	18fb      	adds	r3, r7, r3
 8000b9c:	0011      	movs	r1, r2
 8000b9e:	0018      	movs	r0, r3
 8000ba0:	f7ff fb78 	bl	8000294 <cr95read>
 8000ba4:	1e03      	subs	r3, r0, #0
 8000ba6:	d101      	bne.n	8000bac <cr95_calibrate+0x128>
 8000ba8:	2279      	movs	r2, #121	; 0x79
 8000baa:	e000      	b.n	8000bae <cr95_calibrate+0x12a>
 8000bac:	226e      	movs	r2, #110	; 0x6e
 8000bae:	2508      	movs	r5, #8
 8000bb0:	197b      	adds	r3, r7, r5
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	4871      	ldr	r0, [pc, #452]	; (8000d7c <cr95_calibrate+0x2f8>)
 8000bb6:	0021      	movs	r1, r4
 8000bb8:	f003 f8be 	bl	8003d38 <iprintf>

	if (data[0] == 0x01) cmd_cal[13] -= 0x20; else cmd_cal[13] += 0x20;
 8000bbc:	197b      	adds	r3, r7, r5
 8000bbe:	781b      	ldrb	r3, [r3, #0]
 8000bc0:	2b01      	cmp	r3, #1
 8000bc2:	d107      	bne.n	8000bd4 <cr95_calibrate+0x150>
 8000bc4:	2118      	movs	r1, #24
 8000bc6:	187b      	adds	r3, r7, r1
 8000bc8:	7b5b      	ldrb	r3, [r3, #13]
 8000bca:	3b20      	subs	r3, #32
 8000bcc:	b2da      	uxtb	r2, r3
 8000bce:	187b      	adds	r3, r7, r1
 8000bd0:	735a      	strb	r2, [r3, #13]
 8000bd2:	e006      	b.n	8000be2 <cr95_calibrate+0x15e>
 8000bd4:	2118      	movs	r1, #24
 8000bd6:	187b      	adds	r3, r7, r1
 8000bd8:	7b5b      	ldrb	r3, [r3, #13]
 8000bda:	3320      	adds	r3, #32
 8000bdc:	b2da      	uxtb	r2, r3
 8000bde:	187b      	adds	r3, r7, r1
 8000be0:	735a      	strb	r2, [r3, #13]
	cr95write(cmd_cal, sizeof(cmd_cal));
 8000be2:	2418      	movs	r4, #24
 8000be4:	193b      	adds	r3, r7, r4
 8000be6:	2110      	movs	r1, #16
 8000be8:	0018      	movs	r0, r3
 8000bea:	f7ff fb3d 	bl	8000268 <cr95write>
	printf("CAL #4 0x%02x %c, result 0x%02x\n", cmd_cal[13], (cr95read(data, &len) == 0x00) ? 'y' : 'n', data[0]);
 8000bee:	193b      	adds	r3, r7, r4
 8000bf0:	7b5b      	ldrb	r3, [r3, #13]
 8000bf2:	001c      	movs	r4, r3
 8000bf4:	1dfa      	adds	r2, r7, #7
 8000bf6:	2308      	movs	r3, #8
 8000bf8:	18fb      	adds	r3, r7, r3
 8000bfa:	0011      	movs	r1, r2
 8000bfc:	0018      	movs	r0, r3
 8000bfe:	f7ff fb49 	bl	8000294 <cr95read>
 8000c02:	1e03      	subs	r3, r0, #0
 8000c04:	d101      	bne.n	8000c0a <cr95_calibrate+0x186>
 8000c06:	2279      	movs	r2, #121	; 0x79
 8000c08:	e000      	b.n	8000c0c <cr95_calibrate+0x188>
 8000c0a:	226e      	movs	r2, #110	; 0x6e
 8000c0c:	2508      	movs	r5, #8
 8000c0e:	197b      	adds	r3, r7, r5
 8000c10:	781b      	ldrb	r3, [r3, #0]
 8000c12:	485b      	ldr	r0, [pc, #364]	; (8000d80 <cr95_calibrate+0x2fc>)
 8000c14:	0021      	movs	r1, r4
 8000c16:	f003 f88f 	bl	8003d38 <iprintf>

	if (data[0] == 0x01) cmd_cal[13] -= 0x10; else cmd_cal[13] += 0x10;
 8000c1a:	197b      	adds	r3, r7, r5
 8000c1c:	781b      	ldrb	r3, [r3, #0]
 8000c1e:	2b01      	cmp	r3, #1
 8000c20:	d107      	bne.n	8000c32 <cr95_calibrate+0x1ae>
 8000c22:	2118      	movs	r1, #24
 8000c24:	187b      	adds	r3, r7, r1
 8000c26:	7b5b      	ldrb	r3, [r3, #13]
 8000c28:	3b10      	subs	r3, #16
 8000c2a:	b2da      	uxtb	r2, r3
 8000c2c:	187b      	adds	r3, r7, r1
 8000c2e:	735a      	strb	r2, [r3, #13]
 8000c30:	e006      	b.n	8000c40 <cr95_calibrate+0x1bc>
 8000c32:	2118      	movs	r1, #24
 8000c34:	187b      	adds	r3, r7, r1
 8000c36:	7b5b      	ldrb	r3, [r3, #13]
 8000c38:	3310      	adds	r3, #16
 8000c3a:	b2da      	uxtb	r2, r3
 8000c3c:	187b      	adds	r3, r7, r1
 8000c3e:	735a      	strb	r2, [r3, #13]
	cr95write(cmd_cal, sizeof(cmd_cal));
 8000c40:	2418      	movs	r4, #24
 8000c42:	193b      	adds	r3, r7, r4
 8000c44:	2110      	movs	r1, #16
 8000c46:	0018      	movs	r0, r3
 8000c48:	f7ff fb0e 	bl	8000268 <cr95write>
	printf("CAL #5 0x%02x %c, result 0x%02x\n", cmd_cal[13], (cr95read(data, &len) == 0x00) ? 'y' : 'n', data[0]);
 8000c4c:	193b      	adds	r3, r7, r4
 8000c4e:	7b5b      	ldrb	r3, [r3, #13]
 8000c50:	001c      	movs	r4, r3
 8000c52:	1dfa      	adds	r2, r7, #7
 8000c54:	2308      	movs	r3, #8
 8000c56:	18fb      	adds	r3, r7, r3
 8000c58:	0011      	movs	r1, r2
 8000c5a:	0018      	movs	r0, r3
 8000c5c:	f7ff fb1a 	bl	8000294 <cr95read>
 8000c60:	1e03      	subs	r3, r0, #0
 8000c62:	d101      	bne.n	8000c68 <cr95_calibrate+0x1e4>
 8000c64:	2279      	movs	r2, #121	; 0x79
 8000c66:	e000      	b.n	8000c6a <cr95_calibrate+0x1e6>
 8000c68:	226e      	movs	r2, #110	; 0x6e
 8000c6a:	2508      	movs	r5, #8
 8000c6c:	197b      	adds	r3, r7, r5
 8000c6e:	781b      	ldrb	r3, [r3, #0]
 8000c70:	4844      	ldr	r0, [pc, #272]	; (8000d84 <cr95_calibrate+0x300>)
 8000c72:	0021      	movs	r1, r4
 8000c74:	f003 f860 	bl	8003d38 <iprintf>

	if (data[0] == 0x01) cmd_cal[13] -= 0x08; else cmd_cal[13] += 0x08;
 8000c78:	197b      	adds	r3, r7, r5
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	2b01      	cmp	r3, #1
 8000c7e:	d107      	bne.n	8000c90 <cr95_calibrate+0x20c>
 8000c80:	2118      	movs	r1, #24
 8000c82:	187b      	adds	r3, r7, r1
 8000c84:	7b5b      	ldrb	r3, [r3, #13]
 8000c86:	3b08      	subs	r3, #8
 8000c88:	b2da      	uxtb	r2, r3
 8000c8a:	187b      	adds	r3, r7, r1
 8000c8c:	735a      	strb	r2, [r3, #13]
 8000c8e:	e006      	b.n	8000c9e <cr95_calibrate+0x21a>
 8000c90:	2118      	movs	r1, #24
 8000c92:	187b      	adds	r3, r7, r1
 8000c94:	7b5b      	ldrb	r3, [r3, #13]
 8000c96:	3308      	adds	r3, #8
 8000c98:	b2da      	uxtb	r2, r3
 8000c9a:	187b      	adds	r3, r7, r1
 8000c9c:	735a      	strb	r2, [r3, #13]
	cr95write(cmd_cal, sizeof(cmd_cal));
 8000c9e:	2418      	movs	r4, #24
 8000ca0:	193b      	adds	r3, r7, r4
 8000ca2:	2110      	movs	r1, #16
 8000ca4:	0018      	movs	r0, r3
 8000ca6:	f7ff fadf 	bl	8000268 <cr95write>
	printf("CAL #6 0x%02x %c, result 0x%02x\n", cmd_cal[13], (cr95read(data, &len) == 0x00) ? 'y' : 'n', data[0]);
 8000caa:	193b      	adds	r3, r7, r4
 8000cac:	7b5b      	ldrb	r3, [r3, #13]
 8000cae:	001c      	movs	r4, r3
 8000cb0:	1dfa      	adds	r2, r7, #7
 8000cb2:	2308      	movs	r3, #8
 8000cb4:	18fb      	adds	r3, r7, r3
 8000cb6:	0011      	movs	r1, r2
 8000cb8:	0018      	movs	r0, r3
 8000cba:	f7ff faeb 	bl	8000294 <cr95read>
 8000cbe:	1e03      	subs	r3, r0, #0
 8000cc0:	d101      	bne.n	8000cc6 <cr95_calibrate+0x242>
 8000cc2:	2279      	movs	r2, #121	; 0x79
 8000cc4:	e000      	b.n	8000cc8 <cr95_calibrate+0x244>
 8000cc6:	226e      	movs	r2, #110	; 0x6e
 8000cc8:	2508      	movs	r5, #8
 8000cca:	197b      	adds	r3, r7, r5
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	482e      	ldr	r0, [pc, #184]	; (8000d88 <cr95_calibrate+0x304>)
 8000cd0:	0021      	movs	r1, r4
 8000cd2:	f003 f831 	bl	8003d38 <iprintf>

	if (data[0] == 0x01) cmd_cal[13] -= 0x04; else cmd_cal[13] += 0x04;
 8000cd6:	197b      	adds	r3, r7, r5
 8000cd8:	781b      	ldrb	r3, [r3, #0]
 8000cda:	2b01      	cmp	r3, #1
 8000cdc:	d107      	bne.n	8000cee <cr95_calibrate+0x26a>
 8000cde:	2118      	movs	r1, #24
 8000ce0:	187b      	adds	r3, r7, r1
 8000ce2:	7b5b      	ldrb	r3, [r3, #13]
 8000ce4:	3b04      	subs	r3, #4
 8000ce6:	b2da      	uxtb	r2, r3
 8000ce8:	187b      	adds	r3, r7, r1
 8000cea:	735a      	strb	r2, [r3, #13]
 8000cec:	e006      	b.n	8000cfc <cr95_calibrate+0x278>
 8000cee:	2118      	movs	r1, #24
 8000cf0:	187b      	adds	r3, r7, r1
 8000cf2:	7b5b      	ldrb	r3, [r3, #13]
 8000cf4:	3304      	adds	r3, #4
 8000cf6:	b2da      	uxtb	r2, r3
 8000cf8:	187b      	adds	r3, r7, r1
 8000cfa:	735a      	strb	r2, [r3, #13]
	cr95write(cmd_cal, sizeof(cmd_cal));
 8000cfc:	2418      	movs	r4, #24
 8000cfe:	193b      	adds	r3, r7, r4
 8000d00:	2110      	movs	r1, #16
 8000d02:	0018      	movs	r0, r3
 8000d04:	f7ff fab0 	bl	8000268 <cr95write>
	printf("CAL #7 0x%02x %c, result 0x%02x\n", cmd_cal[13], (cr95read(data, &len) == 0x00) ? 'y' : 'n', data[0]);
 8000d08:	193b      	adds	r3, r7, r4
 8000d0a:	7b5b      	ldrb	r3, [r3, #13]
 8000d0c:	001c      	movs	r4, r3
 8000d0e:	1dfa      	adds	r2, r7, #7
 8000d10:	2308      	movs	r3, #8
 8000d12:	18fb      	adds	r3, r7, r3
 8000d14:	0011      	movs	r1, r2
 8000d16:	0018      	movs	r0, r3
 8000d18:	f7ff fabc 	bl	8000294 <cr95read>
 8000d1c:	1e03      	subs	r3, r0, #0
 8000d1e:	d101      	bne.n	8000d24 <cr95_calibrate+0x2a0>
 8000d20:	2279      	movs	r2, #121	; 0x79
 8000d22:	e000      	b.n	8000d26 <cr95_calibrate+0x2a2>
 8000d24:	226e      	movs	r2, #110	; 0x6e
 8000d26:	2508      	movs	r5, #8
 8000d28:	197b      	adds	r3, r7, r5
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	4817      	ldr	r0, [pc, #92]	; (8000d8c <cr95_calibrate+0x308>)
 8000d2e:	0021      	movs	r1, r4
 8000d30:	f003 f802 	bl	8003d38 <iprintf>

	if (data[0] == 0x01) cmd_cal[13] -= 0x04;
 8000d34:	197b      	adds	r3, r7, r5
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	2b01      	cmp	r3, #1
 8000d3a:	d106      	bne.n	8000d4a <cr95_calibrate+0x2c6>
 8000d3c:	2118      	movs	r1, #24
 8000d3e:	187b      	adds	r3, r7, r1
 8000d40:	7b5b      	ldrb	r3, [r3, #13]
 8000d42:	3b04      	subs	r3, #4
 8000d44:	b2da      	uxtb	r2, r3
 8000d46:	187b      	adds	r3, r7, r1
 8000d48:	735a      	strb	r2, [r3, #13]
	DacDataRef = cmd_cal[13];
 8000d4a:	2318      	movs	r3, #24
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	7b5a      	ldrb	r2, [r3, #13]
 8000d50:	4b0f      	ldr	r3, [pc, #60]	; (8000d90 <cr95_calibrate+0x30c>)
 8000d52:	701a      	strb	r2, [r3, #0]
	printf("CAL finished, DacDataRef=0x%02x\n", DacDataRef);
 8000d54:	4b0e      	ldr	r3, [pc, #56]	; (8000d90 <cr95_calibrate+0x30c>)
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	001a      	movs	r2, r3
 8000d5a:	4b0e      	ldr	r3, [pc, #56]	; (8000d94 <cr95_calibrate+0x310>)
 8000d5c:	0011      	movs	r1, r2
 8000d5e:	0018      	movs	r0, r3
 8000d60:	f002 ffea 	bl	8003d38 <iprintf>
}
 8000d64:	46c0      	nop			; (mov r8, r8)
 8000d66:	46bd      	mov	sp, r7
 8000d68:	b00a      	add	sp, #40	; 0x28
 8000d6a:	bdb0      	pop	{r4, r5, r7, pc}
 8000d6c:	08005468 	.word	0x08005468
 8000d70:	08005324 	.word	0x08005324
 8000d74:	08005348 	.word	0x08005348
 8000d78:	0800536c 	.word	0x0800536c
 8000d7c:	08005390 	.word	0x08005390
 8000d80:	080053b4 	.word	0x080053b4
 8000d84:	080053d8 	.word	0x080053d8
 8000d88:	080053fc 	.word	0x080053fc
 8000d8c:	08005420 	.word	0x08005420
 8000d90:	20000282 	.word	0x20000282
 8000d94:	08005444 	.word	0x08005444

08000d98 <cr95_idle>:

static void cr95_idle(uint8_t mode)
{
 8000d98:	b590      	push	{r4, r7, lr}
 8000d9a:	b087      	sub	sp, #28
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	0002      	movs	r2, r0
 8000da0:	1dfb      	adds	r3, r7, #7
 8000da2:	701a      	strb	r2, [r3, #0]
	uint8_t cmd_idle[] =  		{ 0x07, 0x0E, 0x0A, 0x21, 0x00, 0x79, 0x01, 0x18, 0x00, 0x20, 0x60, 0x60, 0x00, 0x00, 0x3F, 0x08 };
 8000da4:	2308      	movs	r3, #8
 8000da6:	18fb      	adds	r3, r7, r3
 8000da8:	4a15      	ldr	r2, [pc, #84]	; (8000e00 <cr95_idle+0x68>)
 8000daa:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000dac:	c313      	stmia	r3!, {r0, r1, r4}
 8000dae:	6812      	ldr	r2, [r2, #0]
 8000db0:	601a      	str	r2, [r3, #0]

	if (mode == 1) cmd_idle[2] = 0x08; // LowOnIRQ
 8000db2:	1dfb      	adds	r3, r7, #7
 8000db4:	781b      	ldrb	r3, [r3, #0]
 8000db6:	2b01      	cmp	r3, #1
 8000db8:	d104      	bne.n	8000dc4 <cr95_idle+0x2c>
 8000dba:	2308      	movs	r3, #8
 8000dbc:	18fb      	adds	r3, r7, r3
 8000dbe:	2208      	movs	r2, #8
 8000dc0:	709a      	strb	r2, [r3, #2]
 8000dc2:	e003      	b.n	8000dcc <cr95_idle+0x34>
	else cmd_idle[2] = 0x0A; // TagDetect+LowOnIRQ
 8000dc4:	2308      	movs	r3, #8
 8000dc6:	18fb      	adds	r3, r7, r3
 8000dc8:	220a      	movs	r2, #10
 8000dca:	709a      	strb	r2, [r3, #2]

	cmd_idle[12] = DacDataRef - 8;
 8000dcc:	4b0d      	ldr	r3, [pc, #52]	; (8000e04 <cr95_idle+0x6c>)
 8000dce:	781b      	ldrb	r3, [r3, #0]
 8000dd0:	3b08      	subs	r3, #8
 8000dd2:	b2da      	uxtb	r2, r3
 8000dd4:	2108      	movs	r1, #8
 8000dd6:	187b      	adds	r3, r7, r1
 8000dd8:	731a      	strb	r2, [r3, #12]
	cmd_idle[13] = DacDataRef + 8;
 8000dda:	4b0a      	ldr	r3, [pc, #40]	; (8000e04 <cr95_idle+0x6c>)
 8000ddc:	781b      	ldrb	r3, [r3, #0]
 8000dde:	3308      	adds	r3, #8
 8000de0:	b2da      	uxtb	r2, r3
 8000de2:	187b      	adds	r3, r7, r1
 8000de4:	735a      	strb	r2, [r3, #13]
	cr95write(cmd_idle, sizeof(cmd_idle));
 8000de6:	187b      	adds	r3, r7, r1
 8000de8:	2110      	movs	r1, #16
 8000dea:	0018      	movs	r0, r3
 8000dec:	f7ff fa3c 	bl	8000268 <cr95write>
	printf("IDLE sent\n");
 8000df0:	4b05      	ldr	r3, [pc, #20]	; (8000e08 <cr95_idle+0x70>)
 8000df2:	0018      	movs	r0, r3
 8000df4:	f003 f82e 	bl	8003e54 <puts>
}
 8000df8:	46c0      	nop			; (mov r8, r8)
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	b007      	add	sp, #28
 8000dfe:	bd90      	pop	{r4, r7, pc}
 8000e00:	08005484 	.word	0x08005484
 8000e04:	20000282 	.word	0x20000282
 8000e08:	08005478 	.word	0x08005478

08000e0c <uart_process_command>:

static void uart_process_command(char *cmd)
{
 8000e0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e0e:	b08d      	sub	sp, #52	; 0x34
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
    char *token;
    token = strtok(cmd, " ");
 8000e14:	4acc      	ldr	r2, [pc, #816]	; (8001148 <uart_process_command+0x33c>)
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	0011      	movs	r1, r2
 8000e1a:	0018      	movs	r0, r3
 8000e1c:	f003 f862 	bl	8003ee4 <strtok>
 8000e20:	0003      	movs	r3, r0
 8000e22:	62bb      	str	r3, [r7, #40]	; 0x28
	uint8_t data[16];
	uint8_t len;

	const uint8_t cmd_echo[] =  { 0x55 };
 8000e24:	2310      	movs	r3, #16
 8000e26:	18fb      	adds	r3, r7, r3
 8000e28:	2255      	movs	r2, #85	; 0x55
 8000e2a:	701a      	strb	r2, [r3, #0]
	const uint8_t cmd_idn[] =   { 0x01, 0x00 };
 8000e2c:	210c      	movs	r1, #12
 8000e2e:	187b      	adds	r3, r7, r1
 8000e30:	2201      	movs	r2, #1
 8000e32:	701a      	strb	r2, [r3, #0]
 8000e34:	187b      	adds	r3, r7, r1
 8000e36:	2200      	movs	r2, #0
 8000e38:	705a      	strb	r2, [r3, #1]

    if (strcasecmp(token, "HELLO") == 0) {
 8000e3a:	4ac4      	ldr	r2, [pc, #784]	; (800114c <uart_process_command+0x340>)
 8000e3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e3e:	0011      	movs	r1, r2
 8000e40:	0018      	movs	r0, r3
 8000e42:	f003 f831 	bl	8003ea8 <strcasecmp>
 8000e46:	1e03      	subs	r3, r0, #0
 8000e48:	d104      	bne.n	8000e54 <uart_process_command+0x48>
        printf("Komunikace OK\n");
 8000e4a:	4bc1      	ldr	r3, [pc, #772]	; (8001150 <uart_process_command+0x344>)
 8000e4c:	0018      	movs	r0, r3
 8000e4e:	f003 f801 	bl	8003e54 <puts>
    	} while (uart_rx_read_ptr == uart_rx_write_ptr);
    }
    else {
        printf("Unknown command\n");
    }
}
 8000e52:	e1c3      	b.n	80011dc <uart_process_command+0x3d0>
    else if (strcasecmp(token, "ON") == 0) {
 8000e54:	4abf      	ldr	r2, [pc, #764]	; (8001154 <uart_process_command+0x348>)
 8000e56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e58:	0011      	movs	r1, r2
 8000e5a:	0018      	movs	r0, r3
 8000e5c:	f003 f824 	bl	8003ea8 <strcasecmp>
 8000e60:	1e03      	subs	r3, r0, #0
 8000e62:	d125      	bne.n	8000eb0 <uart_process_command+0xa4>
    	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8000e64:	2380      	movs	r3, #128	; 0x80
 8000e66:	0059      	lsls	r1, r3, #1
 8000e68:	2390      	movs	r3, #144	; 0x90
 8000e6a:	05db      	lsls	r3, r3, #23
 8000e6c:	2201      	movs	r2, #1
 8000e6e:	0018      	movs	r0, r3
 8000e70:	f001 fbe6 	bl	8002640 <HAL_GPIO_WritePin>
    	MX_USART1_UART_Init();
 8000e74:	f000 faf0 	bl	8001458 <MX_USART1_UART_Init>
        HAL_UART_Receive_DMA(&huart1, nfc_rx_buf, RX_BUFFER_LEN);
 8000e78:	49b7      	ldr	r1, [pc, #732]	; (8001158 <uart_process_command+0x34c>)
 8000e7a:	4bb8      	ldr	r3, [pc, #736]	; (800115c <uart_process_command+0x350>)
 8000e7c:	2240      	movs	r2, #64	; 0x40
 8000e7e:	0018      	movs	r0, r3
 8000e80:	f002 fa6a 	bl	8003358 <HAL_UART_Receive_DMA>
    	HAL_Delay(5);
 8000e84:	2005      	movs	r0, #5
 8000e86:	f000 fe79 	bl	8001b7c <HAL_Delay>
    	printf("RFID ON\n");
 8000e8a:	4bb5      	ldr	r3, [pc, #724]	; (8001160 <uart_process_command+0x354>)
 8000e8c:	0018      	movs	r0, r3
 8000e8e:	f002 ffe1 	bl	8003e54 <puts>
        nfc_rx_read_ptr = nfc_rx_write_ptr;
 8000e92:	4bb4      	ldr	r3, [pc, #720]	; (8001164 <uart_process_command+0x358>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	b29b      	uxth	r3, r3
 8000e9a:	2240      	movs	r2, #64	; 0x40
 8000e9c:	1ad3      	subs	r3, r2, r3
 8000e9e:	b29a      	uxth	r2, r3
 8000ea0:	4bb1      	ldr	r3, [pc, #708]	; (8001168 <uart_process_command+0x35c>)
 8000ea2:	801a      	strh	r2, [r3, #0]
    	cr95_wakeup();
 8000ea4:	f7ff fc3e 	bl	8000724 <cr95_wakeup>
    	nfc_ready = true;
 8000ea8:	4bb0      	ldr	r3, [pc, #704]	; (800116c <uart_process_command+0x360>)
 8000eaa:	2201      	movs	r2, #1
 8000eac:	701a      	strb	r2, [r3, #0]
}
 8000eae:	e195      	b.n	80011dc <uart_process_command+0x3d0>
    else if (strcasecmp(token, "OFF") == 0) {
 8000eb0:	4aaf      	ldr	r2, [pc, #700]	; (8001170 <uart_process_command+0x364>)
 8000eb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000eb4:	0011      	movs	r1, r2
 8000eb6:	0018      	movs	r0, r3
 8000eb8:	f002 fff6 	bl	8003ea8 <strcasecmp>
 8000ebc:	1e03      	subs	r3, r0, #0
 8000ebe:	d117      	bne.n	8000ef0 <uart_process_command+0xe4>
    	nfc_ready = false;
 8000ec0:	4baa      	ldr	r3, [pc, #680]	; (800116c <uart_process_command+0x360>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	701a      	strb	r2, [r3, #0]
        HAL_UART_AbortReceive(&huart1);
 8000ec6:	4ba5      	ldr	r3, [pc, #660]	; (800115c <uart_process_command+0x350>)
 8000ec8:	0018      	movs	r0, r3
 8000eca:	f002 fadd 	bl	8003488 <HAL_UART_AbortReceive>
    	HAL_UART_DeInit(&huart1);
 8000ece:	4ba3      	ldr	r3, [pc, #652]	; (800115c <uart_process_command+0x350>)
 8000ed0:	0018      	movs	r0, r3
 8000ed2:	f002 f963 	bl	800319c <HAL_UART_DeInit>
    	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000ed6:	2380      	movs	r3, #128	; 0x80
 8000ed8:	0059      	lsls	r1, r3, #1
 8000eda:	2390      	movs	r3, #144	; 0x90
 8000edc:	05db      	lsls	r3, r3, #23
 8000ede:	2200      	movs	r2, #0
 8000ee0:	0018      	movs	r0, r3
 8000ee2:	f001 fbad 	bl	8002640 <HAL_GPIO_WritePin>
    	printf("RFID OFF\n");
 8000ee6:	4ba3      	ldr	r3, [pc, #652]	; (8001174 <uart_process_command+0x368>)
 8000ee8:	0018      	movs	r0, r3
 8000eea:	f002 ffb3 	bl	8003e54 <puts>
}
 8000eee:	e175      	b.n	80011dc <uart_process_command+0x3d0>
    else if (strcasecmp(token, "ECHO") == 0) {
 8000ef0:	4aa1      	ldr	r2, [pc, #644]	; (8001178 <uart_process_command+0x36c>)
 8000ef2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ef4:	0011      	movs	r1, r2
 8000ef6:	0018      	movs	r0, r3
 8000ef8:	f002 ffd6 	bl	8003ea8 <strcasecmp>
 8000efc:	1e03      	subs	r3, r0, #0
 8000efe:	d11c      	bne.n	8000f3a <uart_process_command+0x12e>
    	cr95write(cmd_echo, sizeof(cmd_echo));
 8000f00:	2310      	movs	r3, #16
 8000f02:	18fb      	adds	r3, r7, r3
 8000f04:	2101      	movs	r1, #1
 8000f06:	0018      	movs	r0, r3
 8000f08:	f7ff f9ae 	bl	8000268 <cr95write>
    	uint8_t resp = cr95read(NULL, NULL);
 8000f0c:	2525      	movs	r5, #37	; 0x25
 8000f0e:	197c      	adds	r4, r7, r5
 8000f10:	2100      	movs	r1, #0
 8000f12:	2000      	movs	r0, #0
 8000f14:	f7ff f9be 	bl	8000294 <cr95read>
 8000f18:	0003      	movs	r3, r0
 8000f1a:	7023      	strb	r3, [r4, #0]
    	printf("ECHO %s %02X\n", (resp == 0x55) ? "yes" : "no", resp);
 8000f1c:	197b      	adds	r3, r7, r5
 8000f1e:	781b      	ldrb	r3, [r3, #0]
 8000f20:	2b55      	cmp	r3, #85	; 0x55
 8000f22:	d101      	bne.n	8000f28 <uart_process_command+0x11c>
 8000f24:	4b95      	ldr	r3, [pc, #596]	; (800117c <uart_process_command+0x370>)
 8000f26:	e000      	b.n	8000f2a <uart_process_command+0x11e>
 8000f28:	4b95      	ldr	r3, [pc, #596]	; (8001180 <uart_process_command+0x374>)
 8000f2a:	2225      	movs	r2, #37	; 0x25
 8000f2c:	18ba      	adds	r2, r7, r2
 8000f2e:	7812      	ldrb	r2, [r2, #0]
 8000f30:	4894      	ldr	r0, [pc, #592]	; (8001184 <uart_process_command+0x378>)
 8000f32:	0019      	movs	r1, r3
 8000f34:	f002 ff00 	bl	8003d38 <iprintf>
}
 8000f38:	e150      	b.n	80011dc <uart_process_command+0x3d0>
    else if (strcasecmp(token, "IDN") == 0) {
 8000f3a:	4a93      	ldr	r2, [pc, #588]	; (8001188 <uart_process_command+0x37c>)
 8000f3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f3e:	0011      	movs	r1, r2
 8000f40:	0018      	movs	r0, r3
 8000f42:	f002 ffb1 	bl	8003ea8 <strcasecmp>
 8000f46:	1e03      	subs	r3, r0, #0
 8000f48:	d13a      	bne.n	8000fc0 <uart_process_command+0x1b4>
    	cr95write(cmd_idn, sizeof(cmd_idn));
 8000f4a:	230c      	movs	r3, #12
 8000f4c:	18fb      	adds	r3, r7, r3
 8000f4e:	2102      	movs	r1, #2
 8000f50:	0018      	movs	r0, r3
 8000f52:	f7ff f989 	bl	8000268 <cr95write>
    	if (cr95read(data, &len) == 0x00) {
 8000f56:	2313      	movs	r3, #19
 8000f58:	18fa      	adds	r2, r7, r3
 8000f5a:	2314      	movs	r3, #20
 8000f5c:	18fb      	adds	r3, r7, r3
 8000f5e:	0011      	movs	r1, r2
 8000f60:	0018      	movs	r0, r3
 8000f62:	f7ff f997 	bl	8000294 <cr95read>
 8000f66:	1e03      	subs	r3, r0, #0
 8000f68:	d125      	bne.n	8000fb6 <uart_process_command+0x1aa>
    		printf("IDN =");
 8000f6a:	4b88      	ldr	r3, [pc, #544]	; (800118c <uart_process_command+0x380>)
 8000f6c:	0018      	movs	r0, r3
 8000f6e:	f002 fee3 	bl	8003d38 <iprintf>
    		for (uint8_t i = 0; i < len; i++) printf(" %02X", data[i]);
 8000f72:	232f      	movs	r3, #47	; 0x2f
 8000f74:	18fb      	adds	r3, r7, r3
 8000f76:	2200      	movs	r2, #0
 8000f78:	701a      	strb	r2, [r3, #0]
 8000f7a:	e010      	b.n	8000f9e <uart_process_command+0x192>
 8000f7c:	242f      	movs	r4, #47	; 0x2f
 8000f7e:	193b      	adds	r3, r7, r4
 8000f80:	781b      	ldrb	r3, [r3, #0]
 8000f82:	2214      	movs	r2, #20
 8000f84:	18ba      	adds	r2, r7, r2
 8000f86:	5cd3      	ldrb	r3, [r2, r3]
 8000f88:	001a      	movs	r2, r3
 8000f8a:	4b81      	ldr	r3, [pc, #516]	; (8001190 <uart_process_command+0x384>)
 8000f8c:	0011      	movs	r1, r2
 8000f8e:	0018      	movs	r0, r3
 8000f90:	f002 fed2 	bl	8003d38 <iprintf>
 8000f94:	193b      	adds	r3, r7, r4
 8000f96:	781a      	ldrb	r2, [r3, #0]
 8000f98:	193b      	adds	r3, r7, r4
 8000f9a:	3201      	adds	r2, #1
 8000f9c:	701a      	strb	r2, [r3, #0]
 8000f9e:	2313      	movs	r3, #19
 8000fa0:	18fb      	adds	r3, r7, r3
 8000fa2:	781b      	ldrb	r3, [r3, #0]
 8000fa4:	222f      	movs	r2, #47	; 0x2f
 8000fa6:	18ba      	adds	r2, r7, r2
 8000fa8:	7812      	ldrb	r2, [r2, #0]
 8000faa:	429a      	cmp	r2, r3
 8000fac:	d3e6      	bcc.n	8000f7c <uart_process_command+0x170>
    		printf("\n");
 8000fae:	200a      	movs	r0, #10
 8000fb0:	f002 fedc 	bl	8003d6c <putchar>
}
 8000fb4:	e112      	b.n	80011dc <uart_process_command+0x3d0>
    		printf("IDN error\n");
 8000fb6:	4b77      	ldr	r3, [pc, #476]	; (8001194 <uart_process_command+0x388>)
 8000fb8:	0018      	movs	r0, r3
 8000fba:	f002 ff4b 	bl	8003e54 <puts>
}
 8000fbe:	e10d      	b.n	80011dc <uart_process_command+0x3d0>
    else if (strcasecmp(token, "INIT14") == 0) {
 8000fc0:	4a75      	ldr	r2, [pc, #468]	; (8001198 <uart_process_command+0x38c>)
 8000fc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fc4:	0011      	movs	r1, r2
 8000fc6:	0018      	movs	r0, r3
 8000fc8:	f002 ff6e 	bl	8003ea8 <strcasecmp>
 8000fcc:	1e03      	subs	r3, r0, #0
 8000fce:	d102      	bne.n	8000fd6 <uart_process_command+0x1ca>
    	cr95_init14();
 8000fd0:	f7ff fa18 	bl	8000404 <cr95_init14>
}
 8000fd4:	e102      	b.n	80011dc <uart_process_command+0x3d0>
    else if (strcasecmp(token, "INIT14B") == 0) {
 8000fd6:	4a71      	ldr	r2, [pc, #452]	; (800119c <uart_process_command+0x390>)
 8000fd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fda:	0011      	movs	r1, r2
 8000fdc:	0018      	movs	r0, r3
 8000fde:	f002 ff63 	bl	8003ea8 <strcasecmp>
 8000fe2:	1e03      	subs	r3, r0, #0
 8000fe4:	d102      	bne.n	8000fec <uart_process_command+0x1e0>
        cr95_init14B();
 8000fe6:	f7ff fa71 	bl	80004cc <cr95_init14B>
}
 8000fea:	e0f7      	b.n	80011dc <uart_process_command+0x3d0>
    else if (strcasecmp(token, "INIT15") == 0) {
 8000fec:	4a6c      	ldr	r2, [pc, #432]	; (80011a0 <uart_process_command+0x394>)
 8000fee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ff0:	0011      	movs	r1, r2
 8000ff2:	0018      	movs	r0, r3
 8000ff4:	f002 ff58 	bl	8003ea8 <strcasecmp>
 8000ff8:	1e03      	subs	r3, r0, #0
 8000ffa:	d102      	bne.n	8001002 <uart_process_command+0x1f6>
        cr95_init15();
 8000ffc:	f7ff faca 	bl	8000594 <cr95_init15>
}
 8001000:	e0ec      	b.n	80011dc <uart_process_command+0x3d0>
    else if (strcasecmp(token, "INIT18") == 0) {
 8001002:	4a68      	ldr	r2, [pc, #416]	; (80011a4 <uart_process_command+0x398>)
 8001004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001006:	0011      	movs	r1, r2
 8001008:	0018      	movs	r0, r3
 800100a:	f002 ff4d 	bl	8003ea8 <strcasecmp>
 800100e:	1e03      	subs	r3, r0, #0
 8001010:	d102      	bne.n	8001018 <uart_process_command+0x20c>
        cr95_init18();
 8001012:	f7ff fb23 	bl	800065c <cr95_init18>
}
 8001016:	e0e1      	b.n	80011dc <uart_process_command+0x3d0>
    else if (strcasecmp(token, "READ") == 0) {
 8001018:	4a63      	ldr	r2, [pc, #396]	; (80011a8 <uart_process_command+0x39c>)
 800101a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800101c:	0011      	movs	r1, r2
 800101e:	0018      	movs	r0, r3
 8001020:	f002 ff42 	bl	8003ea8 <strcasecmp>
 8001024:	1e03      	subs	r3, r0, #0
 8001026:	d102      	bne.n	800102e <uart_process_command+0x222>
    	cr95_read();
 8001028:	f7ff fb92 	bl	8000750 <cr95_read>
}
 800102c:	e0d6      	b.n	80011dc <uart_process_command+0x3d0>
    else if (strcasecmp(token, "CALIBRATE") == 0) {
 800102e:	4a5f      	ldr	r2, [pc, #380]	; (80011ac <uart_process_command+0x3a0>)
 8001030:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001032:	0011      	movs	r1, r2
 8001034:	0018      	movs	r0, r3
 8001036:	f002 ff37 	bl	8003ea8 <strcasecmp>
 800103a:	1e03      	subs	r3, r0, #0
 800103c:	d102      	bne.n	8001044 <uart_process_command+0x238>
    	cr95_calibrate();
 800103e:	f7ff fd21 	bl	8000a84 <cr95_calibrate>
}
 8001042:	e0cb      	b.n	80011dc <uart_process_command+0x3d0>
    else if (strcasecmp(token, "IDLE") == 0) {
 8001044:	4a5a      	ldr	r2, [pc, #360]	; (80011b0 <uart_process_command+0x3a4>)
 8001046:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001048:	0011      	movs	r1, r2
 800104a:	0018      	movs	r0, r3
 800104c:	f002 ff2c 	bl	8003ea8 <strcasecmp>
 8001050:	1e03      	subs	r3, r0, #0
 8001052:	d103      	bne.n	800105c <uart_process_command+0x250>
    	cr95_idle(1);
 8001054:	2001      	movs	r0, #1
 8001056:	f7ff fe9f 	bl	8000d98 <cr95_idle>
}
 800105a:	e0bf      	b.n	80011dc <uart_process_command+0x3d0>
    else if (strcasecmp(token, "WAKEUP") == 0) {
 800105c:	4a55      	ldr	r2, [pc, #340]	; (80011b4 <uart_process_command+0x3a8>)
 800105e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001060:	0011      	movs	r1, r2
 8001062:	0018      	movs	r0, r3
 8001064:	f002 ff20 	bl	8003ea8 <strcasecmp>
 8001068:	1e03      	subs	r3, r0, #0
 800106a:	d117      	bne.n	800109c <uart_process_command+0x290>
    	cr95_wakeup();
 800106c:	f7ff fb5a 	bl	8000724 <cr95_wakeup>
    	uint8_t resp = cr95read(data, &len);
 8001070:	2526      	movs	r5, #38	; 0x26
 8001072:	197c      	adds	r4, r7, r5
 8001074:	2313      	movs	r3, #19
 8001076:	18fa      	adds	r2, r7, r3
 8001078:	2614      	movs	r6, #20
 800107a:	19bb      	adds	r3, r7, r6
 800107c:	0011      	movs	r1, r2
 800107e:	0018      	movs	r0, r3
 8001080:	f7ff f908 	bl	8000294 <cr95read>
 8001084:	0003      	movs	r3, r0
 8001086:	7023      	strb	r3, [r4, #0]
    	printf("Code of wakeup is: %02X with response: %02X\n", data[0],resp);
 8001088:	19bb      	adds	r3, r7, r6
 800108a:	781b      	ldrb	r3, [r3, #0]
 800108c:	0019      	movs	r1, r3
 800108e:	197b      	adds	r3, r7, r5
 8001090:	781a      	ldrb	r2, [r3, #0]
 8001092:	4b49      	ldr	r3, [pc, #292]	; (80011b8 <uart_process_command+0x3ac>)
 8001094:	0018      	movs	r0, r3
 8001096:	f002 fe4f 	bl	8003d38 <iprintf>
}
 800109a:	e09f      	b.n	80011dc <uart_process_command+0x3d0>
    else if (strcasecmp(token, "AUTO") == 0) {
 800109c:	4a47      	ldr	r2, [pc, #284]	; (80011bc <uart_process_command+0x3b0>)
 800109e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010a0:	0011      	movs	r1, r2
 80010a2:	0018      	movs	r0, r3
 80010a4:	f002 ff00 	bl	8003ea8 <strcasecmp>
 80010a8:	1e03      	subs	r3, r0, #0
 80010aa:	d000      	beq.n	80010ae <uart_process_command+0x2a2>
 80010ac:	e092      	b.n	80011d4 <uart_process_command+0x3c8>
    	cr95_calibrate();
 80010ae:	f7ff fce9 	bl	8000a84 <cr95_calibrate>
        	cr95_idle(0);
 80010b2:	2000      	movs	r0, #0
 80010b4:	f7ff fe70 	bl	8000d98 <cr95_idle>
			do {} while (nfc_rx_read_ptr == nfc_rx_write_ptr);
 80010b8:	4b2b      	ldr	r3, [pc, #172]	; (8001168 <uart_process_command+0x35c>)
 80010ba:	881b      	ldrh	r3, [r3, #0]
 80010bc:	b29b      	uxth	r3, r3
 80010be:	0019      	movs	r1, r3
 80010c0:	4b28      	ldr	r3, [pc, #160]	; (8001164 <uart_process_command+0x358>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	2240      	movs	r2, #64	; 0x40
 80010c8:	1ad3      	subs	r3, r2, r3
 80010ca:	4299      	cmp	r1, r3
 80010cc:	d0f4      	beq.n	80010b8 <uart_process_command+0x2ac>
			uint8_t resp = cr95read(data, &len);
 80010ce:	2527      	movs	r5, #39	; 0x27
 80010d0:	197c      	adds	r4, r7, r5
 80010d2:	2313      	movs	r3, #19
 80010d4:	18fa      	adds	r2, r7, r3
 80010d6:	2314      	movs	r3, #20
 80010d8:	18fb      	adds	r3, r7, r3
 80010da:	0011      	movs	r1, r2
 80010dc:	0018      	movs	r0, r3
 80010de:	f7ff f8d9 	bl	8000294 <cr95read>
 80010e2:	0003      	movs	r3, r0
 80010e4:	7023      	strb	r3, [r4, #0]
			if (resp == 0x00 && data[0] == 0x02) printf("WAKEUP by tag detect\n");
 80010e6:	197b      	adds	r3, r7, r5
 80010e8:	781b      	ldrb	r3, [r3, #0]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d109      	bne.n	8001102 <uart_process_command+0x2f6>
 80010ee:	2314      	movs	r3, #20
 80010f0:	18fb      	adds	r3, r7, r3
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	2b02      	cmp	r3, #2
 80010f6:	d104      	bne.n	8001102 <uart_process_command+0x2f6>
 80010f8:	4b31      	ldr	r3, [pc, #196]	; (80011c0 <uart_process_command+0x3b4>)
 80010fa:	0018      	movs	r0, r3
 80010fc:	f002 feaa 	bl	8003e54 <puts>
 8001100:	e003      	b.n	800110a <uart_process_command+0x2fe>
			else printf("Error\n");
 8001102:	4b30      	ldr	r3, [pc, #192]	; (80011c4 <uart_process_command+0x3b8>)
 8001104:	0018      	movs	r0, r3
 8001106:	f002 fea5 	bl	8003e54 <puts>
			printf("Code of wakeup is:%02X\n", data[0]);
 800110a:	2314      	movs	r3, #20
 800110c:	18fb      	adds	r3, r7, r3
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	001a      	movs	r2, r3
 8001112:	4b2d      	ldr	r3, [pc, #180]	; (80011c8 <uart_process_command+0x3bc>)
 8001114:	0011      	movs	r1, r2
 8001116:	0018      	movs	r0, r3
 8001118:	f002 fe0e 	bl	8003d38 <iprintf>
        	cr95_init14();
 800111c:	f7ff f972 	bl	8000404 <cr95_init14>
        	cr95_read();
 8001120:	f7ff fb16 	bl	8000750 <cr95_read>
        	HAL_Delay(2000);
 8001124:	23fa      	movs	r3, #250	; 0xfa
 8001126:	00db      	lsls	r3, r3, #3
 8001128:	0018      	movs	r0, r3
 800112a:	f000 fd27 	bl	8001b7c <HAL_Delay>
    	} while (uart_rx_read_ptr == uart_rx_write_ptr);
 800112e:	4b27      	ldr	r3, [pc, #156]	; (80011cc <uart_process_command+0x3c0>)
 8001130:	881b      	ldrh	r3, [r3, #0]
 8001132:	b29b      	uxth	r3, r3
 8001134:	0019      	movs	r1, r3
 8001136:	4b26      	ldr	r3, [pc, #152]	; (80011d0 <uart_process_command+0x3c4>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	2240      	movs	r2, #64	; 0x40
 800113e:	1ad3      	subs	r3, r2, r3
 8001140:	4299      	cmp	r1, r3
 8001142:	d0b6      	beq.n	80010b2 <uart_process_command+0x2a6>
}
 8001144:	e04a      	b.n	80011dc <uart_process_command+0x3d0>
 8001146:	46c0      	nop			; (mov r8, r8)
 8001148:	08005494 	.word	0x08005494
 800114c:	08005498 	.word	0x08005498
 8001150:	080054a0 	.word	0x080054a0
 8001154:	080054b0 	.word	0x080054b0
 8001158:	20000240 	.word	0x20000240
 800115c:	2000035c 	.word	0x2000035c
 8001160:	080054b4 	.word	0x080054b4
 8001164:	20000318 	.word	0x20000318
 8001168:	20000280 	.word	0x20000280
 800116c:	20000283 	.word	0x20000283
 8001170:	080054bc 	.word	0x080054bc
 8001174:	080054c0 	.word	0x080054c0
 8001178:	080054cc 	.word	0x080054cc
 800117c:	080051d0 	.word	0x080051d0
 8001180:	080051d4 	.word	0x080051d4
 8001184:	080054d4 	.word	0x080054d4
 8001188:	080054e4 	.word	0x080054e4
 800118c:	080054e8 	.word	0x080054e8
 8001190:	08005284 	.word	0x08005284
 8001194:	080054f0 	.word	0x080054f0
 8001198:	080054fc 	.word	0x080054fc
 800119c:	08005504 	.word	0x08005504
 80011a0:	0800550c 	.word	0x0800550c
 80011a4:	08005514 	.word	0x08005514
 80011a8:	0800551c 	.word	0x0800551c
 80011ac:	08005524 	.word	0x08005524
 80011b0:	08005530 	.word	0x08005530
 80011b4:	08005538 	.word	0x08005538
 80011b8:	08005540 	.word	0x08005540
 80011bc:	08005570 	.word	0x08005570
 80011c0:	08005578 	.word	0x08005578
 80011c4:	08005590 	.word	0x08005590
 80011c8:	08005598 	.word	0x08005598
 80011cc:	2000023c 	.word	0x2000023c
 80011d0:	200002d4 	.word	0x200002d4
        printf("Unknown command\n");
 80011d4:	4b03      	ldr	r3, [pc, #12]	; (80011e4 <uart_process_command+0x3d8>)
 80011d6:	0018      	movs	r0, r3
 80011d8:	f002 fe3c 	bl	8003e54 <puts>
}
 80011dc:	46c0      	nop			; (mov r8, r8)
 80011de:	46bd      	mov	sp, r7
 80011e0:	b00d      	add	sp, #52	; 0x34
 80011e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011e4:	080055b0 	.word	0x080055b0

080011e8 <uart_byte_available>:


static void uart_byte_available(uint8_t c)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	0002      	movs	r2, r0
 80011f0:	1dfb      	adds	r3, r7, #7
 80011f2:	701a      	strb	r2, [r3, #0]
    static uint16_t cnt;
    static char data[CMD_BUFFER_LEN];

    if (cnt < CMD_BUFFER_LEN) data[cnt++] = c;
 80011f4:	4b13      	ldr	r3, [pc, #76]	; (8001244 <uart_byte_available+0x5c>)
 80011f6:	881b      	ldrh	r3, [r3, #0]
 80011f8:	2b3f      	cmp	r3, #63	; 0x3f
 80011fa:	d80a      	bhi.n	8001212 <uart_byte_available+0x2a>
 80011fc:	4b11      	ldr	r3, [pc, #68]	; (8001244 <uart_byte_available+0x5c>)
 80011fe:	881b      	ldrh	r3, [r3, #0]
 8001200:	1c5a      	adds	r2, r3, #1
 8001202:	b291      	uxth	r1, r2
 8001204:	4a0f      	ldr	r2, [pc, #60]	; (8001244 <uart_byte_available+0x5c>)
 8001206:	8011      	strh	r1, [r2, #0]
 8001208:	0019      	movs	r1, r3
 800120a:	4b0f      	ldr	r3, [pc, #60]	; (8001248 <uart_byte_available+0x60>)
 800120c:	1dfa      	adds	r2, r7, #7
 800120e:	7812      	ldrb	r2, [r2, #0]
 8001210:	545a      	strb	r2, [r3, r1]
    if (c == '\n' || c == '\r') {
 8001212:	1dfb      	adds	r3, r7, #7
 8001214:	781b      	ldrb	r3, [r3, #0]
 8001216:	2b0a      	cmp	r3, #10
 8001218:	d003      	beq.n	8001222 <uart_byte_available+0x3a>
 800121a:	1dfb      	adds	r3, r7, #7
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	2b0d      	cmp	r3, #13
 8001220:	d10c      	bne.n	800123c <uart_byte_available+0x54>
        data[cnt - 1] = '\0';
 8001222:	4b08      	ldr	r3, [pc, #32]	; (8001244 <uart_byte_available+0x5c>)
 8001224:	881b      	ldrh	r3, [r3, #0]
 8001226:	3b01      	subs	r3, #1
 8001228:	4a07      	ldr	r2, [pc, #28]	; (8001248 <uart_byte_available+0x60>)
 800122a:	2100      	movs	r1, #0
 800122c:	54d1      	strb	r1, [r2, r3]
        uart_process_command(data);
 800122e:	4b06      	ldr	r3, [pc, #24]	; (8001248 <uart_byte_available+0x60>)
 8001230:	0018      	movs	r0, r3
 8001232:	f7ff fdeb 	bl	8000e0c <uart_process_command>
        cnt = 0;
 8001236:	4b03      	ldr	r3, [pc, #12]	; (8001244 <uart_byte_available+0x5c>)
 8001238:	2200      	movs	r2, #0
 800123a:	801a      	strh	r2, [r3, #0]
    }
}
 800123c:	46c0      	nop			; (mov r8, r8)
 800123e:	46bd      	mov	sp, r7
 8001240:	b002      	add	sp, #8
 8001242:	bd80      	pop	{r7, pc}
 8001244:	20000284 	.word	0x20000284
 8001248:	20000288 	.word	0x20000288

0800124c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800124c:	b5b0      	push	{r4, r5, r7, lr}
 800124e:	b086      	sub	sp, #24
 8001250:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001252:	f000 fc2f 	bl	8001ab4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001256:	f000 f89d 	bl	8001394 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800125a:	f000 f985 	bl	8001568 <MX_GPIO_Init>
  MX_DMA_Init();
 800125e:	f000 f95d 	bl	800151c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001262:	f000 f92b 	bl	80014bc <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8001266:	f000 f8f7 	bl	8001458 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_DeInit(&huart1);
 800126a:	4b3f      	ldr	r3, [pc, #252]	; (8001368 <main+0x11c>)
 800126c:	0018      	movs	r0, r3
 800126e:	f001 ff95 	bl	800319c <HAL_UART_DeInit>
  HAL_UART_Receive_DMA(&huart2, uart_rx_buf, RX_BUFFER_LEN);
 8001272:	493e      	ldr	r1, [pc, #248]	; (800136c <main+0x120>)
 8001274:	4b3e      	ldr	r3, [pc, #248]	; (8001370 <main+0x124>)
 8001276:	2240      	movs	r2, #64	; 0x40
 8001278:	0018      	movs	r0, r3
 800127a:	f002 f86d 	bl	8003358 <HAL_UART_Receive_DMA>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
#if 1
	  while (uart_rx_read_ptr != uart_rx_write_ptr) {
 800127e:	e01b      	b.n	80012b8 <main+0x6c>
	      uint8_t b = uart_rx_buf[uart_rx_read_ptr];
 8001280:	4b3c      	ldr	r3, [pc, #240]	; (8001374 <main+0x128>)
 8001282:	881b      	ldrh	r3, [r3, #0]
 8001284:	b29b      	uxth	r3, r3
 8001286:	0019      	movs	r1, r3
 8001288:	2315      	movs	r3, #21
 800128a:	18fb      	adds	r3, r7, r3
 800128c:	4a37      	ldr	r2, [pc, #220]	; (800136c <main+0x120>)
 800128e:	5c52      	ldrb	r2, [r2, r1]
 8001290:	701a      	strb	r2, [r3, #0]
	      if (++uart_rx_read_ptr >= RX_BUFFER_LEN) uart_rx_read_ptr = 0; // increase read pointer
 8001292:	4b38      	ldr	r3, [pc, #224]	; (8001374 <main+0x128>)
 8001294:	881b      	ldrh	r3, [r3, #0]
 8001296:	b29b      	uxth	r3, r3
 8001298:	3301      	adds	r3, #1
 800129a:	b29b      	uxth	r3, r3
 800129c:	4a35      	ldr	r2, [pc, #212]	; (8001374 <main+0x128>)
 800129e:	1c19      	adds	r1, r3, #0
 80012a0:	8011      	strh	r1, [r2, #0]
 80012a2:	2b3f      	cmp	r3, #63	; 0x3f
 80012a4:	d902      	bls.n	80012ac <main+0x60>
 80012a6:	4b33      	ldr	r3, [pc, #204]	; (8001374 <main+0x128>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	801a      	strh	r2, [r3, #0]

	      uart_byte_available(b); // process every received byte with the RX state machine
 80012ac:	2315      	movs	r3, #21
 80012ae:	18fb      	adds	r3, r7, r3
 80012b0:	781b      	ldrb	r3, [r3, #0]
 80012b2:	0018      	movs	r0, r3
 80012b4:	f7ff ff98 	bl	80011e8 <uart_byte_available>
	  while (uart_rx_read_ptr != uart_rx_write_ptr) {
 80012b8:	4b2e      	ldr	r3, [pc, #184]	; (8001374 <main+0x128>)
 80012ba:	881b      	ldrh	r3, [r3, #0]
 80012bc:	b29b      	uxth	r3, r3
 80012be:	0019      	movs	r1, r3
 80012c0:	4b2d      	ldr	r3, [pc, #180]	; (8001378 <main+0x12c>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	2240      	movs	r2, #64	; 0x40
 80012c8:	1ad3      	subs	r3, r2, r3
 80012ca:	4299      	cmp	r1, r3
 80012cc:	d1d8      	bne.n	8001280 <main+0x34>
	  }

	  if (nfc_ready && nfc_rx_read_ptr != nfc_rx_write_ptr) {
 80012ce:	4b2b      	ldr	r3, [pc, #172]	; (800137c <main+0x130>)
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d0f0      	beq.n	80012b8 <main+0x6c>
 80012d6:	4b2a      	ldr	r3, [pc, #168]	; (8001380 <main+0x134>)
 80012d8:	881b      	ldrh	r3, [r3, #0]
 80012da:	b29b      	uxth	r3, r3
 80012dc:	0019      	movs	r1, r3
 80012de:	4b29      	ldr	r3, [pc, #164]	; (8001384 <main+0x138>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	2240      	movs	r2, #64	; 0x40
 80012e6:	1ad3      	subs	r3, r2, r3
 80012e8:	4299      	cmp	r1, r3
 80012ea:	d0e5      	beq.n	80012b8 <main+0x6c>
		  uint8_t data[16];
		  uint8_t len;
		  uint8_t resp = cr95read(data, &len);
 80012ec:	2516      	movs	r5, #22
 80012ee:	197c      	adds	r4, r7, r5
 80012f0:	1cfa      	adds	r2, r7, #3
 80012f2:	1d3b      	adds	r3, r7, #4
 80012f4:	0011      	movs	r1, r2
 80012f6:	0018      	movs	r0, r3
 80012f8:	f7fe ffcc 	bl	8000294 <cr95read>
 80012fc:	0003      	movs	r3, r0
 80012fe:	7023      	strb	r3, [r4, #0]

		  if (resp != 0xFF) {
 8001300:	197b      	adds	r3, r7, r5
 8001302:	781b      	ldrb	r3, [r3, #0]
 8001304:	2bff      	cmp	r3, #255	; 0xff
 8001306:	d029      	beq.n	800135c <main+0x110>
			  printf("Async response, code = 0x%02x, len = %d, data =", resp, len);
 8001308:	2316      	movs	r3, #22
 800130a:	18fb      	adds	r3, r7, r3
 800130c:	7819      	ldrb	r1, [r3, #0]
 800130e:	1cfb      	adds	r3, r7, #3
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	001a      	movs	r2, r3
 8001314:	4b1c      	ldr	r3, [pc, #112]	; (8001388 <main+0x13c>)
 8001316:	0018      	movs	r0, r3
 8001318:	f002 fd0e 	bl	8003d38 <iprintf>
			  for (uint8_t i = 0; i < len; i++) printf(" %02X", data[i]);
 800131c:	2317      	movs	r3, #23
 800131e:	18fb      	adds	r3, r7, r3
 8001320:	2200      	movs	r2, #0
 8001322:	701a      	strb	r2, [r3, #0]
 8001324:	e00f      	b.n	8001346 <main+0xfa>
 8001326:	2417      	movs	r4, #23
 8001328:	193b      	adds	r3, r7, r4
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	1d3a      	adds	r2, r7, #4
 800132e:	5cd3      	ldrb	r3, [r2, r3]
 8001330:	001a      	movs	r2, r3
 8001332:	4b16      	ldr	r3, [pc, #88]	; (800138c <main+0x140>)
 8001334:	0011      	movs	r1, r2
 8001336:	0018      	movs	r0, r3
 8001338:	f002 fcfe 	bl	8003d38 <iprintf>
 800133c:	193b      	adds	r3, r7, r4
 800133e:	781a      	ldrb	r2, [r3, #0]
 8001340:	193b      	adds	r3, r7, r4
 8001342:	3201      	adds	r2, #1
 8001344:	701a      	strb	r2, [r3, #0]
 8001346:	1cfb      	adds	r3, r7, #3
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	2217      	movs	r2, #23
 800134c:	18ba      	adds	r2, r7, r2
 800134e:	7812      	ldrb	r2, [r2, #0]
 8001350:	429a      	cmp	r2, r3
 8001352:	d3e8      	bcc.n	8001326 <main+0xda>
			  printf("\n");
 8001354:	200a      	movs	r0, #10
 8001356:	f002 fd09 	bl	8003d6c <putchar>
 800135a:	e7ad      	b.n	80012b8 <main+0x6c>
		  } else {
			  printf("Async reponse, invalid (timeout)\n");
 800135c:	4b0c      	ldr	r3, [pc, #48]	; (8001390 <main+0x144>)
 800135e:	0018      	movs	r0, r3
 8001360:	f002 fd78 	bl	8003e54 <puts>
	  while (uart_rx_read_ptr != uart_rx_write_ptr) {
 8001364:	e7a8      	b.n	80012b8 <main+0x6c>
 8001366:	46c0      	nop			; (mov r8, r8)
 8001368:	2000035c 	.word	0x2000035c
 800136c:	200001fc 	.word	0x200001fc
 8001370:	200003dc 	.word	0x200003dc
 8001374:	2000023c 	.word	0x2000023c
 8001378:	200002d4 	.word	0x200002d4
 800137c:	20000283 	.word	0x20000283
 8001380:	20000280 	.word	0x20000280
 8001384:	20000318 	.word	0x20000318
 8001388:	080055c0 	.word	0x080055c0
 800138c:	08005284 	.word	0x08005284
 8001390:	080055f0 	.word	0x080055f0

08001394 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001394:	b590      	push	{r4, r7, lr}
 8001396:	b095      	sub	sp, #84	; 0x54
 8001398:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800139a:	2420      	movs	r4, #32
 800139c:	193b      	adds	r3, r7, r4
 800139e:	0018      	movs	r0, r3
 80013a0:	2330      	movs	r3, #48	; 0x30
 80013a2:	001a      	movs	r2, r3
 80013a4:	2100      	movs	r1, #0
 80013a6:	f002 fcbf 	bl	8003d28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013aa:	2310      	movs	r3, #16
 80013ac:	18fb      	adds	r3, r7, r3
 80013ae:	0018      	movs	r0, r3
 80013b0:	2310      	movs	r3, #16
 80013b2:	001a      	movs	r2, r3
 80013b4:	2100      	movs	r1, #0
 80013b6:	f002 fcb7 	bl	8003d28 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013ba:	003b      	movs	r3, r7
 80013bc:	0018      	movs	r0, r3
 80013be:	2310      	movs	r3, #16
 80013c0:	001a      	movs	r2, r3
 80013c2:	2100      	movs	r1, #0
 80013c4:	f002 fcb0 	bl	8003d28 <memset>

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013c8:	0021      	movs	r1, r4
 80013ca:	187b      	adds	r3, r7, r1
 80013cc:	2202      	movs	r2, #2
 80013ce:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013d0:	187b      	adds	r3, r7, r1
 80013d2:	2201      	movs	r2, #1
 80013d4:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013d6:	187b      	adds	r3, r7, r1
 80013d8:	2210      	movs	r2, #16
 80013da:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013dc:	187b      	adds	r3, r7, r1
 80013de:	2202      	movs	r2, #2
 80013e0:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013e2:	187b      	adds	r3, r7, r1
 80013e4:	2200      	movs	r2, #0
 80013e6:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80013e8:	187b      	adds	r3, r7, r1
 80013ea:	22a0      	movs	r2, #160	; 0xa0
 80013ec:	0392      	lsls	r2, r2, #14
 80013ee:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80013f0:	187b      	adds	r3, r7, r1
 80013f2:	2200      	movs	r2, #0
 80013f4:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013f6:	187b      	adds	r3, r7, r1
 80013f8:	0018      	movs	r0, r3
 80013fa:	f001 f93f 	bl	800267c <HAL_RCC_OscConfig>
 80013fe:	1e03      	subs	r3, r0, #0
 8001400:	d001      	beq.n	8001406 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001402:	f000 f937 	bl	8001674 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001406:	2110      	movs	r1, #16
 8001408:	187b      	adds	r3, r7, r1
 800140a:	2207      	movs	r2, #7
 800140c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800140e:	187b      	adds	r3, r7, r1
 8001410:	2202      	movs	r2, #2
 8001412:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001414:	187b      	adds	r3, r7, r1
 8001416:	2200      	movs	r2, #0
 8001418:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800141a:	187b      	adds	r3, r7, r1
 800141c:	2200      	movs	r2, #0
 800141e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001420:	187b      	adds	r3, r7, r1
 8001422:	2101      	movs	r1, #1
 8001424:	0018      	movs	r0, r3
 8001426:	f001 fc45 	bl	8002cb4 <HAL_RCC_ClockConfig>
 800142a:	1e03      	subs	r3, r0, #0
 800142c:	d001      	beq.n	8001432 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800142e:	f000 f921 	bl	8001674 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001432:	003b      	movs	r3, r7
 8001434:	2201      	movs	r2, #1
 8001436:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001438:	003b      	movs	r3, r7
 800143a:	2200      	movs	r2, #0
 800143c:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800143e:	003b      	movs	r3, r7
 8001440:	0018      	movs	r0, r3
 8001442:	f001 fd89 	bl	8002f58 <HAL_RCCEx_PeriphCLKConfig>
 8001446:	1e03      	subs	r3, r0, #0
 8001448:	d001      	beq.n	800144e <SystemClock_Config+0xba>
  {
    Error_Handler();
 800144a:	f000 f913 	bl	8001674 <Error_Handler>
  }
}
 800144e:	46c0      	nop			; (mov r8, r8)
 8001450:	46bd      	mov	sp, r7
 8001452:	b015      	add	sp, #84	; 0x54
 8001454:	bd90      	pop	{r4, r7, pc}
	...

08001458 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800145c:	4b15      	ldr	r3, [pc, #84]	; (80014b4 <MX_USART1_UART_Init+0x5c>)
 800145e:	4a16      	ldr	r2, [pc, #88]	; (80014b8 <MX_USART1_UART_Init+0x60>)
 8001460:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 57600;
 8001462:	4b14      	ldr	r3, [pc, #80]	; (80014b4 <MX_USART1_UART_Init+0x5c>)
 8001464:	22e1      	movs	r2, #225	; 0xe1
 8001466:	0212      	lsls	r2, r2, #8
 8001468:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800146a:	4b12      	ldr	r3, [pc, #72]	; (80014b4 <MX_USART1_UART_Init+0x5c>)
 800146c:	2200      	movs	r2, #0
 800146e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 8001470:	4b10      	ldr	r3, [pc, #64]	; (80014b4 <MX_USART1_UART_Init+0x5c>)
 8001472:	2280      	movs	r2, #128	; 0x80
 8001474:	0192      	lsls	r2, r2, #6
 8001476:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001478:	4b0e      	ldr	r3, [pc, #56]	; (80014b4 <MX_USART1_UART_Init+0x5c>)
 800147a:	2200      	movs	r2, #0
 800147c:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800147e:	4b0d      	ldr	r3, [pc, #52]	; (80014b4 <MX_USART1_UART_Init+0x5c>)
 8001480:	220c      	movs	r2, #12
 8001482:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001484:	4b0b      	ldr	r3, [pc, #44]	; (80014b4 <MX_USART1_UART_Init+0x5c>)
 8001486:	2200      	movs	r2, #0
 8001488:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800148a:	4b0a      	ldr	r3, [pc, #40]	; (80014b4 <MX_USART1_UART_Init+0x5c>)
 800148c:	2200      	movs	r2, #0
 800148e:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001490:	4b08      	ldr	r3, [pc, #32]	; (80014b4 <MX_USART1_UART_Init+0x5c>)
 8001492:	2200      	movs	r2, #0
 8001494:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001496:	4b07      	ldr	r3, [pc, #28]	; (80014b4 <MX_USART1_UART_Init+0x5c>)
 8001498:	2200      	movs	r2, #0
 800149a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800149c:	4b05      	ldr	r3, [pc, #20]	; (80014b4 <MX_USART1_UART_Init+0x5c>)
 800149e:	0018      	movs	r0, r3
 80014a0:	f001 fe28 	bl	80030f4 <HAL_UART_Init>
 80014a4:	1e03      	subs	r3, r0, #0
 80014a6:	d001      	beq.n	80014ac <MX_USART1_UART_Init+0x54>
  {
    Error_Handler();
 80014a8:	f000 f8e4 	bl	8001674 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80014ac:	46c0      	nop			; (mov r8, r8)
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	46c0      	nop			; (mov r8, r8)
 80014b4:	2000035c 	.word	0x2000035c
 80014b8:	40013800 	.word	0x40013800

080014bc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014c0:	4b14      	ldr	r3, [pc, #80]	; (8001514 <MX_USART2_UART_Init+0x58>)
 80014c2:	4a15      	ldr	r2, [pc, #84]	; (8001518 <MX_USART2_UART_Init+0x5c>)
 80014c4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80014c6:	4b13      	ldr	r3, [pc, #76]	; (8001514 <MX_USART2_UART_Init+0x58>)
 80014c8:	2296      	movs	r2, #150	; 0x96
 80014ca:	0212      	lsls	r2, r2, #8
 80014cc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014ce:	4b11      	ldr	r3, [pc, #68]	; (8001514 <MX_USART2_UART_Init+0x58>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014d4:	4b0f      	ldr	r3, [pc, #60]	; (8001514 <MX_USART2_UART_Init+0x58>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014da:	4b0e      	ldr	r3, [pc, #56]	; (8001514 <MX_USART2_UART_Init+0x58>)
 80014dc:	2200      	movs	r2, #0
 80014de:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014e0:	4b0c      	ldr	r3, [pc, #48]	; (8001514 <MX_USART2_UART_Init+0x58>)
 80014e2:	220c      	movs	r2, #12
 80014e4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014e6:	4b0b      	ldr	r3, [pc, #44]	; (8001514 <MX_USART2_UART_Init+0x58>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014ec:	4b09      	ldr	r3, [pc, #36]	; (8001514 <MX_USART2_UART_Init+0x58>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014f2:	4b08      	ldr	r3, [pc, #32]	; (8001514 <MX_USART2_UART_Init+0x58>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014f8:	4b06      	ldr	r3, [pc, #24]	; (8001514 <MX_USART2_UART_Init+0x58>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014fe:	4b05      	ldr	r3, [pc, #20]	; (8001514 <MX_USART2_UART_Init+0x58>)
 8001500:	0018      	movs	r0, r3
 8001502:	f001 fdf7 	bl	80030f4 <HAL_UART_Init>
 8001506:	1e03      	subs	r3, r0, #0
 8001508:	d001      	beq.n	800150e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800150a:	f000 f8b3 	bl	8001674 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800150e:	46c0      	nop			; (mov r8, r8)
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}
 8001514:	200003dc 	.word	0x200003dc
 8001518:	40004400 	.word	0x40004400

0800151c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001522:	4b10      	ldr	r3, [pc, #64]	; (8001564 <MX_DMA_Init+0x48>)
 8001524:	695a      	ldr	r2, [r3, #20]
 8001526:	4b0f      	ldr	r3, [pc, #60]	; (8001564 <MX_DMA_Init+0x48>)
 8001528:	2101      	movs	r1, #1
 800152a:	430a      	orrs	r2, r1
 800152c:	615a      	str	r2, [r3, #20]
 800152e:	4b0d      	ldr	r3, [pc, #52]	; (8001564 <MX_DMA_Init+0x48>)
 8001530:	695b      	ldr	r3, [r3, #20]
 8001532:	2201      	movs	r2, #1
 8001534:	4013      	ands	r3, r2
 8001536:	607b      	str	r3, [r7, #4]
 8001538:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 800153a:	2200      	movs	r2, #0
 800153c:	2100      	movs	r1, #0
 800153e:	200a      	movs	r0, #10
 8001540:	f000 fbea 	bl	8001d18 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8001544:	200a      	movs	r0, #10
 8001546:	f000 fbfc 	bl	8001d42 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 800154a:	2200      	movs	r2, #0
 800154c:	2100      	movs	r1, #0
 800154e:	200b      	movs	r0, #11
 8001550:	f000 fbe2 	bl	8001d18 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8001554:	200b      	movs	r0, #11
 8001556:	f000 fbf4 	bl	8001d42 <HAL_NVIC_EnableIRQ>

}
 800155a:	46c0      	nop			; (mov r8, r8)
 800155c:	46bd      	mov	sp, r7
 800155e:	b002      	add	sp, #8
 8001560:	bd80      	pop	{r7, pc}
 8001562:	46c0      	nop			; (mov r8, r8)
 8001564:	40021000 	.word	0x40021000

08001568 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001568:	b590      	push	{r4, r7, lr}
 800156a:	b089      	sub	sp, #36	; 0x24
 800156c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800156e:	240c      	movs	r4, #12
 8001570:	193b      	adds	r3, r7, r4
 8001572:	0018      	movs	r0, r3
 8001574:	2314      	movs	r3, #20
 8001576:	001a      	movs	r2, r3
 8001578:	2100      	movs	r1, #0
 800157a:	f002 fbd5 	bl	8003d28 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800157e:	4b3a      	ldr	r3, [pc, #232]	; (8001668 <MX_GPIO_Init+0x100>)
 8001580:	695a      	ldr	r2, [r3, #20]
 8001582:	4b39      	ldr	r3, [pc, #228]	; (8001668 <MX_GPIO_Init+0x100>)
 8001584:	2180      	movs	r1, #128	; 0x80
 8001586:	0309      	lsls	r1, r1, #12
 8001588:	430a      	orrs	r2, r1
 800158a:	615a      	str	r2, [r3, #20]
 800158c:	4b36      	ldr	r3, [pc, #216]	; (8001668 <MX_GPIO_Init+0x100>)
 800158e:	695a      	ldr	r2, [r3, #20]
 8001590:	2380      	movs	r3, #128	; 0x80
 8001592:	031b      	lsls	r3, r3, #12
 8001594:	4013      	ands	r3, r2
 8001596:	60bb      	str	r3, [r7, #8]
 8001598:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800159a:	4b33      	ldr	r3, [pc, #204]	; (8001668 <MX_GPIO_Init+0x100>)
 800159c:	695a      	ldr	r2, [r3, #20]
 800159e:	4b32      	ldr	r3, [pc, #200]	; (8001668 <MX_GPIO_Init+0x100>)
 80015a0:	2180      	movs	r1, #128	; 0x80
 80015a2:	03c9      	lsls	r1, r1, #15
 80015a4:	430a      	orrs	r2, r1
 80015a6:	615a      	str	r2, [r3, #20]
 80015a8:	4b2f      	ldr	r3, [pc, #188]	; (8001668 <MX_GPIO_Init+0x100>)
 80015aa:	695a      	ldr	r2, [r3, #20]
 80015ac:	2380      	movs	r3, #128	; 0x80
 80015ae:	03db      	lsls	r3, r3, #15
 80015b0:	4013      	ands	r3, r2
 80015b2:	607b      	str	r3, [r7, #4]
 80015b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015b6:	4b2c      	ldr	r3, [pc, #176]	; (8001668 <MX_GPIO_Init+0x100>)
 80015b8:	695a      	ldr	r2, [r3, #20]
 80015ba:	4b2b      	ldr	r3, [pc, #172]	; (8001668 <MX_GPIO_Init+0x100>)
 80015bc:	2180      	movs	r1, #128	; 0x80
 80015be:	0289      	lsls	r1, r1, #10
 80015c0:	430a      	orrs	r2, r1
 80015c2:	615a      	str	r2, [r3, #20]
 80015c4:	4b28      	ldr	r3, [pc, #160]	; (8001668 <MX_GPIO_Init+0x100>)
 80015c6:	695a      	ldr	r2, [r3, #20]
 80015c8:	2380      	movs	r3, #128	; 0x80
 80015ca:	029b      	lsls	r3, r3, #10
 80015cc:	4013      	ands	r3, r2
 80015ce:	603b      	str	r3, [r7, #0]
 80015d0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_8, GPIO_PIN_RESET);
 80015d2:	2390      	movs	r3, #144	; 0x90
 80015d4:	0059      	lsls	r1, r3, #1
 80015d6:	2390      	movs	r3, #144	; 0x90
 80015d8:	05db      	lsls	r3, r3, #23
 80015da:	2200      	movs	r2, #0
 80015dc:	0018      	movs	r0, r3
 80015de:	f001 f82f 	bl	8002640 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 80015e2:	4b22      	ldr	r3, [pc, #136]	; (800166c <MX_GPIO_Init+0x104>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	2180      	movs	r1, #128	; 0x80
 80015e8:	0018      	movs	r0, r3
 80015ea:	f001 f829 	bl	8002640 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80015ee:	193b      	adds	r3, r7, r4
 80015f0:	2280      	movs	r2, #128	; 0x80
 80015f2:	0192      	lsls	r2, r2, #6
 80015f4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80015f6:	193b      	adds	r3, r7, r4
 80015f8:	4a1d      	ldr	r2, [pc, #116]	; (8001670 <MX_GPIO_Init+0x108>)
 80015fa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fc:	193b      	adds	r3, r7, r4
 80015fe:	2200      	movs	r2, #0
 8001600:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001602:	193b      	adds	r3, r7, r4
 8001604:	4a19      	ldr	r2, [pc, #100]	; (800166c <MX_GPIO_Init+0x104>)
 8001606:	0019      	movs	r1, r3
 8001608:	0010      	movs	r0, r2
 800160a:	f000 fddb 	bl	80021c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA8 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_8;
 800160e:	0021      	movs	r1, r4
 8001610:	187b      	adds	r3, r7, r1
 8001612:	2290      	movs	r2, #144	; 0x90
 8001614:	0052      	lsls	r2, r2, #1
 8001616:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001618:	187b      	adds	r3, r7, r1
 800161a:	2201      	movs	r2, #1
 800161c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161e:	187b      	adds	r3, r7, r1
 8001620:	2200      	movs	r2, #0
 8001622:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001624:	187b      	adds	r3, r7, r1
 8001626:	2200      	movs	r2, #0
 8001628:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800162a:	000c      	movs	r4, r1
 800162c:	187a      	adds	r2, r7, r1
 800162e:	2390      	movs	r3, #144	; 0x90
 8001630:	05db      	lsls	r3, r3, #23
 8001632:	0011      	movs	r1, r2
 8001634:	0018      	movs	r0, r3
 8001636:	f000 fdc5 	bl	80021c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800163a:	0021      	movs	r1, r4
 800163c:	187b      	adds	r3, r7, r1
 800163e:	2280      	movs	r2, #128	; 0x80
 8001640:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001642:	187b      	adds	r3, r7, r1
 8001644:	2201      	movs	r2, #1
 8001646:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001648:	187b      	adds	r3, r7, r1
 800164a:	2200      	movs	r2, #0
 800164c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800164e:	187b      	adds	r3, r7, r1
 8001650:	2200      	movs	r2, #0
 8001652:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001654:	187b      	adds	r3, r7, r1
 8001656:	4a05      	ldr	r2, [pc, #20]	; (800166c <MX_GPIO_Init+0x104>)
 8001658:	0019      	movs	r1, r3
 800165a:	0010      	movs	r0, r2
 800165c:	f000 fdb2 	bl	80021c4 <HAL_GPIO_Init>

}
 8001660:	46c0      	nop			; (mov r8, r8)
 8001662:	46bd      	mov	sp, r7
 8001664:	b009      	add	sp, #36	; 0x24
 8001666:	bd90      	pop	{r4, r7, pc}
 8001668:	40021000 	.word	0x40021000
 800166c:	48000800 	.word	0x48000800
 8001670:	10210000 	.word	0x10210000

08001674 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001678:	46c0      	nop			; (mov r8, r8)
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
	...

08001680 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001686:	4b0f      	ldr	r3, [pc, #60]	; (80016c4 <HAL_MspInit+0x44>)
 8001688:	699a      	ldr	r2, [r3, #24]
 800168a:	4b0e      	ldr	r3, [pc, #56]	; (80016c4 <HAL_MspInit+0x44>)
 800168c:	2101      	movs	r1, #1
 800168e:	430a      	orrs	r2, r1
 8001690:	619a      	str	r2, [r3, #24]
 8001692:	4b0c      	ldr	r3, [pc, #48]	; (80016c4 <HAL_MspInit+0x44>)
 8001694:	699b      	ldr	r3, [r3, #24]
 8001696:	2201      	movs	r2, #1
 8001698:	4013      	ands	r3, r2
 800169a:	607b      	str	r3, [r7, #4]
 800169c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800169e:	4b09      	ldr	r3, [pc, #36]	; (80016c4 <HAL_MspInit+0x44>)
 80016a0:	69da      	ldr	r2, [r3, #28]
 80016a2:	4b08      	ldr	r3, [pc, #32]	; (80016c4 <HAL_MspInit+0x44>)
 80016a4:	2180      	movs	r1, #128	; 0x80
 80016a6:	0549      	lsls	r1, r1, #21
 80016a8:	430a      	orrs	r2, r1
 80016aa:	61da      	str	r2, [r3, #28]
 80016ac:	4b05      	ldr	r3, [pc, #20]	; (80016c4 <HAL_MspInit+0x44>)
 80016ae:	69da      	ldr	r2, [r3, #28]
 80016b0:	2380      	movs	r3, #128	; 0x80
 80016b2:	055b      	lsls	r3, r3, #21
 80016b4:	4013      	ands	r3, r2
 80016b6:	603b      	str	r3, [r7, #0]
 80016b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016ba:	46c0      	nop			; (mov r8, r8)
 80016bc:	46bd      	mov	sp, r7
 80016be:	b002      	add	sp, #8
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	46c0      	nop			; (mov r8, r8)
 80016c4:	40021000 	.word	0x40021000

080016c8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b08c      	sub	sp, #48	; 0x30
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016d0:	231c      	movs	r3, #28
 80016d2:	18fb      	adds	r3, r7, r3
 80016d4:	0018      	movs	r0, r3
 80016d6:	2314      	movs	r3, #20
 80016d8:	001a      	movs	r2, r3
 80016da:	2100      	movs	r1, #0
 80016dc:	f002 fb24 	bl	8003d28 <memset>
  if(huart->Instance==USART1)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4a5f      	ldr	r2, [pc, #380]	; (8001864 <HAL_UART_MspInit+0x19c>)
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d15a      	bne.n	80017a0 <HAL_UART_MspInit+0xd8>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80016ea:	4b5f      	ldr	r3, [pc, #380]	; (8001868 <HAL_UART_MspInit+0x1a0>)
 80016ec:	699a      	ldr	r2, [r3, #24]
 80016ee:	4b5e      	ldr	r3, [pc, #376]	; (8001868 <HAL_UART_MspInit+0x1a0>)
 80016f0:	2180      	movs	r1, #128	; 0x80
 80016f2:	01c9      	lsls	r1, r1, #7
 80016f4:	430a      	orrs	r2, r1
 80016f6:	619a      	str	r2, [r3, #24]
 80016f8:	4b5b      	ldr	r3, [pc, #364]	; (8001868 <HAL_UART_MspInit+0x1a0>)
 80016fa:	699a      	ldr	r2, [r3, #24]
 80016fc:	2380      	movs	r3, #128	; 0x80
 80016fe:	01db      	lsls	r3, r3, #7
 8001700:	4013      	ands	r3, r2
 8001702:	61bb      	str	r3, [r7, #24]
 8001704:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001706:	4b58      	ldr	r3, [pc, #352]	; (8001868 <HAL_UART_MspInit+0x1a0>)
 8001708:	695a      	ldr	r2, [r3, #20]
 800170a:	4b57      	ldr	r3, [pc, #348]	; (8001868 <HAL_UART_MspInit+0x1a0>)
 800170c:	2180      	movs	r1, #128	; 0x80
 800170e:	0289      	lsls	r1, r1, #10
 8001710:	430a      	orrs	r2, r1
 8001712:	615a      	str	r2, [r3, #20]
 8001714:	4b54      	ldr	r3, [pc, #336]	; (8001868 <HAL_UART_MspInit+0x1a0>)
 8001716:	695a      	ldr	r2, [r3, #20]
 8001718:	2380      	movs	r3, #128	; 0x80
 800171a:	029b      	lsls	r3, r3, #10
 800171c:	4013      	ands	r3, r2
 800171e:	617b      	str	r3, [r7, #20]
 8001720:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001722:	211c      	movs	r1, #28
 8001724:	187b      	adds	r3, r7, r1
 8001726:	22c0      	movs	r2, #192	; 0xc0
 8001728:	00d2      	lsls	r2, r2, #3
 800172a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800172c:	187b      	adds	r3, r7, r1
 800172e:	2202      	movs	r2, #2
 8001730:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001732:	187b      	adds	r3, r7, r1
 8001734:	2200      	movs	r2, #0
 8001736:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001738:	187b      	adds	r3, r7, r1
 800173a:	2203      	movs	r2, #3
 800173c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800173e:	187b      	adds	r3, r7, r1
 8001740:	2201      	movs	r2, #1
 8001742:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001744:	187a      	adds	r2, r7, r1
 8001746:	2390      	movs	r3, #144	; 0x90
 8001748:	05db      	lsls	r3, r3, #23
 800174a:	0011      	movs	r1, r2
 800174c:	0018      	movs	r0, r3
 800174e:	f000 fd39 	bl	80021c4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 8001752:	4b46      	ldr	r3, [pc, #280]	; (800186c <HAL_UART_MspInit+0x1a4>)
 8001754:	4a46      	ldr	r2, [pc, #280]	; (8001870 <HAL_UART_MspInit+0x1a8>)
 8001756:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001758:	4b44      	ldr	r3, [pc, #272]	; (800186c <HAL_UART_MspInit+0x1a4>)
 800175a:	2200      	movs	r2, #0
 800175c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800175e:	4b43      	ldr	r3, [pc, #268]	; (800186c <HAL_UART_MspInit+0x1a4>)
 8001760:	2200      	movs	r2, #0
 8001762:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001764:	4b41      	ldr	r3, [pc, #260]	; (800186c <HAL_UART_MspInit+0x1a4>)
 8001766:	2280      	movs	r2, #128	; 0x80
 8001768:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800176a:	4b40      	ldr	r3, [pc, #256]	; (800186c <HAL_UART_MspInit+0x1a4>)
 800176c:	2200      	movs	r2, #0
 800176e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001770:	4b3e      	ldr	r3, [pc, #248]	; (800186c <HAL_UART_MspInit+0x1a4>)
 8001772:	2200      	movs	r2, #0
 8001774:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8001776:	4b3d      	ldr	r3, [pc, #244]	; (800186c <HAL_UART_MspInit+0x1a4>)
 8001778:	2220      	movs	r2, #32
 800177a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800177c:	4b3b      	ldr	r3, [pc, #236]	; (800186c <HAL_UART_MspInit+0x1a4>)
 800177e:	2200      	movs	r2, #0
 8001780:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001782:	4b3a      	ldr	r3, [pc, #232]	; (800186c <HAL_UART_MspInit+0x1a4>)
 8001784:	0018      	movs	r0, r3
 8001786:	f000 faf9 	bl	8001d7c <HAL_DMA_Init>
 800178a:	1e03      	subs	r3, r0, #0
 800178c:	d001      	beq.n	8001792 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 800178e:	f7ff ff71 	bl	8001674 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	4a35      	ldr	r2, [pc, #212]	; (800186c <HAL_UART_MspInit+0x1a4>)
 8001796:	66da      	str	r2, [r3, #108]	; 0x6c
 8001798:	4b34      	ldr	r3, [pc, #208]	; (800186c <HAL_UART_MspInit+0x1a4>)
 800179a:	687a      	ldr	r2, [r7, #4]
 800179c:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800179e:	e05d      	b.n	800185c <HAL_UART_MspInit+0x194>
  else if(huart->Instance==USART2)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4a33      	ldr	r2, [pc, #204]	; (8001874 <HAL_UART_MspInit+0x1ac>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d158      	bne.n	800185c <HAL_UART_MspInit+0x194>
    __HAL_RCC_USART2_CLK_ENABLE();
 80017aa:	4b2f      	ldr	r3, [pc, #188]	; (8001868 <HAL_UART_MspInit+0x1a0>)
 80017ac:	69da      	ldr	r2, [r3, #28]
 80017ae:	4b2e      	ldr	r3, [pc, #184]	; (8001868 <HAL_UART_MspInit+0x1a0>)
 80017b0:	2180      	movs	r1, #128	; 0x80
 80017b2:	0289      	lsls	r1, r1, #10
 80017b4:	430a      	orrs	r2, r1
 80017b6:	61da      	str	r2, [r3, #28]
 80017b8:	4b2b      	ldr	r3, [pc, #172]	; (8001868 <HAL_UART_MspInit+0x1a0>)
 80017ba:	69da      	ldr	r2, [r3, #28]
 80017bc:	2380      	movs	r3, #128	; 0x80
 80017be:	029b      	lsls	r3, r3, #10
 80017c0:	4013      	ands	r3, r2
 80017c2:	613b      	str	r3, [r7, #16]
 80017c4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017c6:	4b28      	ldr	r3, [pc, #160]	; (8001868 <HAL_UART_MspInit+0x1a0>)
 80017c8:	695a      	ldr	r2, [r3, #20]
 80017ca:	4b27      	ldr	r3, [pc, #156]	; (8001868 <HAL_UART_MspInit+0x1a0>)
 80017cc:	2180      	movs	r1, #128	; 0x80
 80017ce:	0289      	lsls	r1, r1, #10
 80017d0:	430a      	orrs	r2, r1
 80017d2:	615a      	str	r2, [r3, #20]
 80017d4:	4b24      	ldr	r3, [pc, #144]	; (8001868 <HAL_UART_MspInit+0x1a0>)
 80017d6:	695a      	ldr	r2, [r3, #20]
 80017d8:	2380      	movs	r3, #128	; 0x80
 80017da:	029b      	lsls	r3, r3, #10
 80017dc:	4013      	ands	r3, r2
 80017de:	60fb      	str	r3, [r7, #12]
 80017e0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80017e2:	211c      	movs	r1, #28
 80017e4:	187b      	adds	r3, r7, r1
 80017e6:	220c      	movs	r2, #12
 80017e8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ea:	187b      	adds	r3, r7, r1
 80017ec:	2202      	movs	r2, #2
 80017ee:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f0:	187b      	adds	r3, r7, r1
 80017f2:	2200      	movs	r2, #0
 80017f4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f6:	187b      	adds	r3, r7, r1
 80017f8:	2200      	movs	r2, #0
 80017fa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80017fc:	187b      	adds	r3, r7, r1
 80017fe:	2201      	movs	r2, #1
 8001800:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001802:	187a      	adds	r2, r7, r1
 8001804:	2390      	movs	r3, #144	; 0x90
 8001806:	05db      	lsls	r3, r3, #23
 8001808:	0011      	movs	r1, r2
 800180a:	0018      	movs	r0, r3
 800180c:	f000 fcda 	bl	80021c4 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel5;
 8001810:	4b19      	ldr	r3, [pc, #100]	; (8001878 <HAL_UART_MspInit+0x1b0>)
 8001812:	4a1a      	ldr	r2, [pc, #104]	; (800187c <HAL_UART_MspInit+0x1b4>)
 8001814:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001816:	4b18      	ldr	r3, [pc, #96]	; (8001878 <HAL_UART_MspInit+0x1b0>)
 8001818:	2200      	movs	r2, #0
 800181a:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800181c:	4b16      	ldr	r3, [pc, #88]	; (8001878 <HAL_UART_MspInit+0x1b0>)
 800181e:	2200      	movs	r2, #0
 8001820:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001822:	4b15      	ldr	r3, [pc, #84]	; (8001878 <HAL_UART_MspInit+0x1b0>)
 8001824:	2280      	movs	r2, #128	; 0x80
 8001826:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001828:	4b13      	ldr	r3, [pc, #76]	; (8001878 <HAL_UART_MspInit+0x1b0>)
 800182a:	2200      	movs	r2, #0
 800182c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800182e:	4b12      	ldr	r3, [pc, #72]	; (8001878 <HAL_UART_MspInit+0x1b0>)
 8001830:	2200      	movs	r2, #0
 8001832:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001834:	4b10      	ldr	r3, [pc, #64]	; (8001878 <HAL_UART_MspInit+0x1b0>)
 8001836:	2220      	movs	r2, #32
 8001838:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800183a:	4b0f      	ldr	r3, [pc, #60]	; (8001878 <HAL_UART_MspInit+0x1b0>)
 800183c:	2200      	movs	r2, #0
 800183e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001840:	4b0d      	ldr	r3, [pc, #52]	; (8001878 <HAL_UART_MspInit+0x1b0>)
 8001842:	0018      	movs	r0, r3
 8001844:	f000 fa9a 	bl	8001d7c <HAL_DMA_Init>
 8001848:	1e03      	subs	r3, r0, #0
 800184a:	d001      	beq.n	8001850 <HAL_UART_MspInit+0x188>
      Error_Handler();
 800184c:	f7ff ff12 	bl	8001674 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	4a09      	ldr	r2, [pc, #36]	; (8001878 <HAL_UART_MspInit+0x1b0>)
 8001854:	66da      	str	r2, [r3, #108]	; 0x6c
 8001856:	4b08      	ldr	r3, [pc, #32]	; (8001878 <HAL_UART_MspInit+0x1b0>)
 8001858:	687a      	ldr	r2, [r7, #4]
 800185a:	625a      	str	r2, [r3, #36]	; 0x24
}
 800185c:	46c0      	nop			; (mov r8, r8)
 800185e:	46bd      	mov	sp, r7
 8001860:	b00c      	add	sp, #48	; 0x30
 8001862:	bd80      	pop	{r7, pc}
 8001864:	40013800 	.word	0x40013800
 8001868:	40021000 	.word	0x40021000
 800186c:	20000318 	.word	0x20000318
 8001870:	40020030 	.word	0x40020030
 8001874:	40004400 	.word	0x40004400
 8001878:	200002d4 	.word	0x200002d4
 800187c:	40020058 	.word	0x40020058

08001880 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b082      	sub	sp, #8
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a18      	ldr	r2, [pc, #96]	; (80018f0 <HAL_UART_MspDeInit+0x70>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d113      	bne.n	80018ba <HAL_UART_MspDeInit+0x3a>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8001892:	4b18      	ldr	r3, [pc, #96]	; (80018f4 <HAL_UART_MspDeInit+0x74>)
 8001894:	699a      	ldr	r2, [r3, #24]
 8001896:	4b17      	ldr	r3, [pc, #92]	; (80018f4 <HAL_UART_MspDeInit+0x74>)
 8001898:	4917      	ldr	r1, [pc, #92]	; (80018f8 <HAL_UART_MspDeInit+0x78>)
 800189a:	400a      	ands	r2, r1
 800189c:	619a      	str	r2, [r3, #24]

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 800189e:	23c0      	movs	r3, #192	; 0xc0
 80018a0:	00da      	lsls	r2, r3, #3
 80018a2:	2390      	movs	r3, #144	; 0x90
 80018a4:	05db      	lsls	r3, r3, #23
 80018a6:	0011      	movs	r1, r2
 80018a8:	0018      	movs	r0, r3
 80018aa:	f000 fdfb 	bl	80024a4 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80018b2:	0018      	movs	r0, r3
 80018b4:	f000 faaa 	bl	8001e0c <HAL_DMA_DeInit>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }

}
 80018b8:	e015      	b.n	80018e6 <HAL_UART_MspDeInit+0x66>
  else if(huart->Instance==USART2)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4a0f      	ldr	r2, [pc, #60]	; (80018fc <HAL_UART_MspDeInit+0x7c>)
 80018c0:	4293      	cmp	r3, r2
 80018c2:	d110      	bne.n	80018e6 <HAL_UART_MspDeInit+0x66>
    __HAL_RCC_USART2_CLK_DISABLE();
 80018c4:	4b0b      	ldr	r3, [pc, #44]	; (80018f4 <HAL_UART_MspDeInit+0x74>)
 80018c6:	69da      	ldr	r2, [r3, #28]
 80018c8:	4b0a      	ldr	r3, [pc, #40]	; (80018f4 <HAL_UART_MspDeInit+0x74>)
 80018ca:	490d      	ldr	r1, [pc, #52]	; (8001900 <HAL_UART_MspDeInit+0x80>)
 80018cc:	400a      	ands	r2, r1
 80018ce:	61da      	str	r2, [r3, #28]
    HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 80018d0:	2390      	movs	r3, #144	; 0x90
 80018d2:	05db      	lsls	r3, r3, #23
 80018d4:	210c      	movs	r1, #12
 80018d6:	0018      	movs	r0, r3
 80018d8:	f000 fde4 	bl	80024a4 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(huart->hdmarx);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80018e0:	0018      	movs	r0, r3
 80018e2:	f000 fa93 	bl	8001e0c <HAL_DMA_DeInit>
}
 80018e6:	46c0      	nop			; (mov r8, r8)
 80018e8:	46bd      	mov	sp, r7
 80018ea:	b002      	add	sp, #8
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	46c0      	nop			; (mov r8, r8)
 80018f0:	40013800 	.word	0x40013800
 80018f4:	40021000 	.word	0x40021000
 80018f8:	ffffbfff 	.word	0xffffbfff
 80018fc:	40004400 	.word	0x40004400
 8001900:	fffdffff 	.word	0xfffdffff

08001904 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001908:	46c0      	nop			; (mov r8, r8)
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}

0800190e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800190e:	b580      	push	{r7, lr}
 8001910:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001912:	e7fe      	b.n	8001912 <HardFault_Handler+0x4>

08001914 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001918:	46c0      	nop			; (mov r8, r8)
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}

0800191e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800191e:	b580      	push	{r7, lr}
 8001920:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001922:	46c0      	nop			; (mov r8, r8)
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}

08001928 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800192c:	f000 f90a 	bl	8001b44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001930:	46c0      	nop			; (mov r8, r8)
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}
	...

08001938 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800193c:	4b03      	ldr	r3, [pc, #12]	; (800194c <DMA1_Channel2_3_IRQHandler+0x14>)
 800193e:	0018      	movs	r0, r3
 8001940:	f000 fb4b 	bl	8001fda <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8001944:	46c0      	nop			; (mov r8, r8)
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	46c0      	nop			; (mov r8, r8)
 800194c:	20000318 	.word	0x20000318

08001950 <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001954:	4b03      	ldr	r3, [pc, #12]	; (8001964 <DMA1_Channel4_5_IRQHandler+0x14>)
 8001956:	0018      	movs	r0, r3
 8001958:	f000 fb3f 	bl	8001fda <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 800195c:	46c0      	nop			; (mov r8, r8)
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	46c0      	nop			; (mov r8, r8)
 8001964:	200002d4 	.word	0x200002d4

08001968 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b086      	sub	sp, #24
 800196c:	af00      	add	r7, sp, #0
 800196e:	60f8      	str	r0, [r7, #12]
 8001970:	60b9      	str	r1, [r7, #8]
 8001972:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001974:	2300      	movs	r3, #0
 8001976:	617b      	str	r3, [r7, #20]
 8001978:	e00a      	b.n	8001990 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800197a:	e000      	b.n	800197e <_read+0x16>
 800197c:	bf00      	nop
 800197e:	0001      	movs	r1, r0
 8001980:	68bb      	ldr	r3, [r7, #8]
 8001982:	1c5a      	adds	r2, r3, #1
 8001984:	60ba      	str	r2, [r7, #8]
 8001986:	b2ca      	uxtb	r2, r1
 8001988:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800198a:	697b      	ldr	r3, [r7, #20]
 800198c:	3301      	adds	r3, #1
 800198e:	617b      	str	r3, [r7, #20]
 8001990:	697a      	ldr	r2, [r7, #20]
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	429a      	cmp	r2, r3
 8001996:	dbf0      	blt.n	800197a <_read+0x12>
	}

return len;
 8001998:	687b      	ldr	r3, [r7, #4]
}
 800199a:	0018      	movs	r0, r3
 800199c:	46bd      	mov	sp, r7
 800199e:	b006      	add	sp, #24
 80019a0:	bd80      	pop	{r7, pc}

080019a2 <_close>:
	}
	return len;
}

int _close(int file)
{
 80019a2:	b580      	push	{r7, lr}
 80019a4:	b082      	sub	sp, #8
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	6078      	str	r0, [r7, #4]
	return -1;
 80019aa:	2301      	movs	r3, #1
 80019ac:	425b      	negs	r3, r3
}
 80019ae:	0018      	movs	r0, r3
 80019b0:	46bd      	mov	sp, r7
 80019b2:	b002      	add	sp, #8
 80019b4:	bd80      	pop	{r7, pc}

080019b6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019b6:	b580      	push	{r7, lr}
 80019b8:	b082      	sub	sp, #8
 80019ba:	af00      	add	r7, sp, #0
 80019bc:	6078      	str	r0, [r7, #4]
 80019be:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	2280      	movs	r2, #128	; 0x80
 80019c4:	0192      	lsls	r2, r2, #6
 80019c6:	605a      	str	r2, [r3, #4]
	return 0;
 80019c8:	2300      	movs	r3, #0
}
 80019ca:	0018      	movs	r0, r3
 80019cc:	46bd      	mov	sp, r7
 80019ce:	b002      	add	sp, #8
 80019d0:	bd80      	pop	{r7, pc}

080019d2 <_isatty>:

int _isatty(int file)
{
 80019d2:	b580      	push	{r7, lr}
 80019d4:	b082      	sub	sp, #8
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	6078      	str	r0, [r7, #4]
	return 1;
 80019da:	2301      	movs	r3, #1
}
 80019dc:	0018      	movs	r0, r3
 80019de:	46bd      	mov	sp, r7
 80019e0:	b002      	add	sp, #8
 80019e2:	bd80      	pop	{r7, pc}

080019e4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b084      	sub	sp, #16
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	60f8      	str	r0, [r7, #12]
 80019ec:	60b9      	str	r1, [r7, #8]
 80019ee:	607a      	str	r2, [r7, #4]
	return 0;
 80019f0:	2300      	movs	r3, #0
}
 80019f2:	0018      	movs	r0, r3
 80019f4:	46bd      	mov	sp, r7
 80019f6:	b004      	add	sp, #16
 80019f8:	bd80      	pop	{r7, pc}
	...

080019fc <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b084      	sub	sp, #16
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001a04:	4b11      	ldr	r3, [pc, #68]	; (8001a4c <_sbrk+0x50>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d102      	bne.n	8001a12 <_sbrk+0x16>
		heap_end = &end;
 8001a0c:	4b0f      	ldr	r3, [pc, #60]	; (8001a4c <_sbrk+0x50>)
 8001a0e:	4a10      	ldr	r2, [pc, #64]	; (8001a50 <_sbrk+0x54>)
 8001a10:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001a12:	4b0e      	ldr	r3, [pc, #56]	; (8001a4c <_sbrk+0x50>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001a18:	4b0c      	ldr	r3, [pc, #48]	; (8001a4c <_sbrk+0x50>)
 8001a1a:	681a      	ldr	r2, [r3, #0]
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	18d3      	adds	r3, r2, r3
 8001a20:	466a      	mov	r2, sp
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d907      	bls.n	8001a36 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001a26:	f002 f955 	bl	8003cd4 <__errno>
 8001a2a:	0003      	movs	r3, r0
 8001a2c:	220c      	movs	r2, #12
 8001a2e:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001a30:	2301      	movs	r3, #1
 8001a32:	425b      	negs	r3, r3
 8001a34:	e006      	b.n	8001a44 <_sbrk+0x48>
	}

	heap_end += incr;
 8001a36:	4b05      	ldr	r3, [pc, #20]	; (8001a4c <_sbrk+0x50>)
 8001a38:	681a      	ldr	r2, [r3, #0]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	18d2      	adds	r2, r2, r3
 8001a3e:	4b03      	ldr	r3, [pc, #12]	; (8001a4c <_sbrk+0x50>)
 8001a40:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
 8001a42:	68fb      	ldr	r3, [r7, #12]
}
 8001a44:	0018      	movs	r0, r3
 8001a46:	46bd      	mov	sp, r7
 8001a48:	b004      	add	sp, #16
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	200002c8 	.word	0x200002c8
 8001a50:	20000468 	.word	0x20000468

08001a54 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001a58:	46c0      	nop			; (mov r8, r8)
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
	...

08001a60 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001a60:	480d      	ldr	r0, [pc, #52]	; (8001a98 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001a62:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a64:	480d      	ldr	r0, [pc, #52]	; (8001a9c <LoopForever+0x6>)
  ldr r1, =_edata
 8001a66:	490e      	ldr	r1, [pc, #56]	; (8001aa0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a68:	4a0e      	ldr	r2, [pc, #56]	; (8001aa4 <LoopForever+0xe>)
  movs r3, #0
 8001a6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a6c:	e002      	b.n	8001a74 <LoopCopyDataInit>

08001a6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a72:	3304      	adds	r3, #4

08001a74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a78:	d3f9      	bcc.n	8001a6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a7a:	4a0b      	ldr	r2, [pc, #44]	; (8001aa8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a7c:	4c0b      	ldr	r4, [pc, #44]	; (8001aac <LoopForever+0x16>)
  movs r3, #0
 8001a7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a80:	e001      	b.n	8001a86 <LoopFillZerobss>

08001a82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a84:	3204      	adds	r2, #4

08001a86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a88:	d3fb      	bcc.n	8001a82 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001a8a:	f7ff ffe3 	bl	8001a54 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8001a8e:	f002 f927 	bl	8003ce0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001a92:	f7ff fbdb 	bl	800124c <main>

08001a96 <LoopForever>:

LoopForever:
    b LoopForever
 8001a96:	e7fe      	b.n	8001a96 <LoopForever>
  ldr   r0, =_estack
 8001a98:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001a9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001aa0:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001aa4:	080057f8 	.word	0x080057f8
  ldr r2, =_sbss
 8001aa8:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001aac:	20000464 	.word	0x20000464

08001ab0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ab0:	e7fe      	b.n	8001ab0 <ADC1_IRQHandler>
	...

08001ab4 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ab8:	4b07      	ldr	r3, [pc, #28]	; (8001ad8 <HAL_Init+0x24>)
 8001aba:	681a      	ldr	r2, [r3, #0]
 8001abc:	4b06      	ldr	r3, [pc, #24]	; (8001ad8 <HAL_Init+0x24>)
 8001abe:	2110      	movs	r1, #16
 8001ac0:	430a      	orrs	r2, r1
 8001ac2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001ac4:	2000      	movs	r0, #0
 8001ac6:	f000 f809 	bl	8001adc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001aca:	f7ff fdd9 	bl	8001680 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ace:	2300      	movs	r3, #0
}
 8001ad0:	0018      	movs	r0, r3
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	46c0      	nop			; (mov r8, r8)
 8001ad8:	40022000 	.word	0x40022000

08001adc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001adc:	b590      	push	{r4, r7, lr}
 8001ade:	b083      	sub	sp, #12
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ae4:	4b14      	ldr	r3, [pc, #80]	; (8001b38 <HAL_InitTick+0x5c>)
 8001ae6:	681c      	ldr	r4, [r3, #0]
 8001ae8:	4b14      	ldr	r3, [pc, #80]	; (8001b3c <HAL_InitTick+0x60>)
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	0019      	movs	r1, r3
 8001aee:	23fa      	movs	r3, #250	; 0xfa
 8001af0:	0098      	lsls	r0, r3, #2
 8001af2:	f7fe fb11 	bl	8000118 <__udivsi3>
 8001af6:	0003      	movs	r3, r0
 8001af8:	0019      	movs	r1, r3
 8001afa:	0020      	movs	r0, r4
 8001afc:	f7fe fb0c 	bl	8000118 <__udivsi3>
 8001b00:	0003      	movs	r3, r0
 8001b02:	0018      	movs	r0, r3
 8001b04:	f000 f92d 	bl	8001d62 <HAL_SYSTICK_Config>
 8001b08:	1e03      	subs	r3, r0, #0
 8001b0a:	d001      	beq.n	8001b10 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	e00f      	b.n	8001b30 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2b03      	cmp	r3, #3
 8001b14:	d80b      	bhi.n	8001b2e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b16:	6879      	ldr	r1, [r7, #4]
 8001b18:	2301      	movs	r3, #1
 8001b1a:	425b      	negs	r3, r3
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	0018      	movs	r0, r3
 8001b20:	f000 f8fa 	bl	8001d18 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b24:	4b06      	ldr	r3, [pc, #24]	; (8001b40 <HAL_InitTick+0x64>)
 8001b26:	687a      	ldr	r2, [r7, #4]
 8001b28:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	e000      	b.n	8001b30 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001b2e:	2301      	movs	r3, #1
}
 8001b30:	0018      	movs	r0, r3
 8001b32:	46bd      	mov	sp, r7
 8001b34:	b003      	add	sp, #12
 8001b36:	bd90      	pop	{r4, r7, pc}
 8001b38:	20000004 	.word	0x20000004
 8001b3c:	2000000c 	.word	0x2000000c
 8001b40:	20000008 	.word	0x20000008

08001b44 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b48:	4b05      	ldr	r3, [pc, #20]	; (8001b60 <HAL_IncTick+0x1c>)
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	001a      	movs	r2, r3
 8001b4e:	4b05      	ldr	r3, [pc, #20]	; (8001b64 <HAL_IncTick+0x20>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	18d2      	adds	r2, r2, r3
 8001b54:	4b03      	ldr	r3, [pc, #12]	; (8001b64 <HAL_IncTick+0x20>)
 8001b56:	601a      	str	r2, [r3, #0]
}
 8001b58:	46c0      	nop			; (mov r8, r8)
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	46c0      	nop			; (mov r8, r8)
 8001b60:	2000000c 	.word	0x2000000c
 8001b64:	2000045c 	.word	0x2000045c

08001b68 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	af00      	add	r7, sp, #0
  return uwTick;
 8001b6c:	4b02      	ldr	r3, [pc, #8]	; (8001b78 <HAL_GetTick+0x10>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
}
 8001b70:	0018      	movs	r0, r3
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	46c0      	nop			; (mov r8, r8)
 8001b78:	2000045c 	.word	0x2000045c

08001b7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b084      	sub	sp, #16
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b84:	f7ff fff0 	bl	8001b68 <HAL_GetTick>
 8001b88:	0003      	movs	r3, r0
 8001b8a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	3301      	adds	r3, #1
 8001b94:	d005      	beq.n	8001ba2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b96:	4b09      	ldr	r3, [pc, #36]	; (8001bbc <HAL_Delay+0x40>)
 8001b98:	781b      	ldrb	r3, [r3, #0]
 8001b9a:	001a      	movs	r2, r3
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	189b      	adds	r3, r3, r2
 8001ba0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001ba2:	46c0      	nop			; (mov r8, r8)
 8001ba4:	f7ff ffe0 	bl	8001b68 <HAL_GetTick>
 8001ba8:	0002      	movs	r2, r0
 8001baa:	68bb      	ldr	r3, [r7, #8]
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	68fa      	ldr	r2, [r7, #12]
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d8f7      	bhi.n	8001ba4 <HAL_Delay+0x28>
  {
  }
}
 8001bb4:	46c0      	nop			; (mov r8, r8)
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	b004      	add	sp, #16
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	2000000c 	.word	0x2000000c

08001bc0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	0002      	movs	r2, r0
 8001bc8:	1dfb      	adds	r3, r7, #7
 8001bca:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001bcc:	1dfb      	adds	r3, r7, #7
 8001bce:	781b      	ldrb	r3, [r3, #0]
 8001bd0:	2b7f      	cmp	r3, #127	; 0x7f
 8001bd2:	d809      	bhi.n	8001be8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bd4:	1dfb      	adds	r3, r7, #7
 8001bd6:	781b      	ldrb	r3, [r3, #0]
 8001bd8:	001a      	movs	r2, r3
 8001bda:	231f      	movs	r3, #31
 8001bdc:	401a      	ands	r2, r3
 8001bde:	4b04      	ldr	r3, [pc, #16]	; (8001bf0 <__NVIC_EnableIRQ+0x30>)
 8001be0:	2101      	movs	r1, #1
 8001be2:	4091      	lsls	r1, r2
 8001be4:	000a      	movs	r2, r1
 8001be6:	601a      	str	r2, [r3, #0]
  }
}
 8001be8:	46c0      	nop			; (mov r8, r8)
 8001bea:	46bd      	mov	sp, r7
 8001bec:	b002      	add	sp, #8
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	e000e100 	.word	0xe000e100

08001bf4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bf4:	b590      	push	{r4, r7, lr}
 8001bf6:	b083      	sub	sp, #12
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	0002      	movs	r2, r0
 8001bfc:	6039      	str	r1, [r7, #0]
 8001bfe:	1dfb      	adds	r3, r7, #7
 8001c00:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001c02:	1dfb      	adds	r3, r7, #7
 8001c04:	781b      	ldrb	r3, [r3, #0]
 8001c06:	2b7f      	cmp	r3, #127	; 0x7f
 8001c08:	d828      	bhi.n	8001c5c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c0a:	4a2f      	ldr	r2, [pc, #188]	; (8001cc8 <__NVIC_SetPriority+0xd4>)
 8001c0c:	1dfb      	adds	r3, r7, #7
 8001c0e:	781b      	ldrb	r3, [r3, #0]
 8001c10:	b25b      	sxtb	r3, r3
 8001c12:	089b      	lsrs	r3, r3, #2
 8001c14:	33c0      	adds	r3, #192	; 0xc0
 8001c16:	009b      	lsls	r3, r3, #2
 8001c18:	589b      	ldr	r3, [r3, r2]
 8001c1a:	1dfa      	adds	r2, r7, #7
 8001c1c:	7812      	ldrb	r2, [r2, #0]
 8001c1e:	0011      	movs	r1, r2
 8001c20:	2203      	movs	r2, #3
 8001c22:	400a      	ands	r2, r1
 8001c24:	00d2      	lsls	r2, r2, #3
 8001c26:	21ff      	movs	r1, #255	; 0xff
 8001c28:	4091      	lsls	r1, r2
 8001c2a:	000a      	movs	r2, r1
 8001c2c:	43d2      	mvns	r2, r2
 8001c2e:	401a      	ands	r2, r3
 8001c30:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	019b      	lsls	r3, r3, #6
 8001c36:	22ff      	movs	r2, #255	; 0xff
 8001c38:	401a      	ands	r2, r3
 8001c3a:	1dfb      	adds	r3, r7, #7
 8001c3c:	781b      	ldrb	r3, [r3, #0]
 8001c3e:	0018      	movs	r0, r3
 8001c40:	2303      	movs	r3, #3
 8001c42:	4003      	ands	r3, r0
 8001c44:	00db      	lsls	r3, r3, #3
 8001c46:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c48:	481f      	ldr	r0, [pc, #124]	; (8001cc8 <__NVIC_SetPriority+0xd4>)
 8001c4a:	1dfb      	adds	r3, r7, #7
 8001c4c:	781b      	ldrb	r3, [r3, #0]
 8001c4e:	b25b      	sxtb	r3, r3
 8001c50:	089b      	lsrs	r3, r3, #2
 8001c52:	430a      	orrs	r2, r1
 8001c54:	33c0      	adds	r3, #192	; 0xc0
 8001c56:	009b      	lsls	r3, r3, #2
 8001c58:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001c5a:	e031      	b.n	8001cc0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c5c:	4a1b      	ldr	r2, [pc, #108]	; (8001ccc <__NVIC_SetPriority+0xd8>)
 8001c5e:	1dfb      	adds	r3, r7, #7
 8001c60:	781b      	ldrb	r3, [r3, #0]
 8001c62:	0019      	movs	r1, r3
 8001c64:	230f      	movs	r3, #15
 8001c66:	400b      	ands	r3, r1
 8001c68:	3b08      	subs	r3, #8
 8001c6a:	089b      	lsrs	r3, r3, #2
 8001c6c:	3306      	adds	r3, #6
 8001c6e:	009b      	lsls	r3, r3, #2
 8001c70:	18d3      	adds	r3, r2, r3
 8001c72:	3304      	adds	r3, #4
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	1dfa      	adds	r2, r7, #7
 8001c78:	7812      	ldrb	r2, [r2, #0]
 8001c7a:	0011      	movs	r1, r2
 8001c7c:	2203      	movs	r2, #3
 8001c7e:	400a      	ands	r2, r1
 8001c80:	00d2      	lsls	r2, r2, #3
 8001c82:	21ff      	movs	r1, #255	; 0xff
 8001c84:	4091      	lsls	r1, r2
 8001c86:	000a      	movs	r2, r1
 8001c88:	43d2      	mvns	r2, r2
 8001c8a:	401a      	ands	r2, r3
 8001c8c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	019b      	lsls	r3, r3, #6
 8001c92:	22ff      	movs	r2, #255	; 0xff
 8001c94:	401a      	ands	r2, r3
 8001c96:	1dfb      	adds	r3, r7, #7
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	0018      	movs	r0, r3
 8001c9c:	2303      	movs	r3, #3
 8001c9e:	4003      	ands	r3, r0
 8001ca0:	00db      	lsls	r3, r3, #3
 8001ca2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ca4:	4809      	ldr	r0, [pc, #36]	; (8001ccc <__NVIC_SetPriority+0xd8>)
 8001ca6:	1dfb      	adds	r3, r7, #7
 8001ca8:	781b      	ldrb	r3, [r3, #0]
 8001caa:	001c      	movs	r4, r3
 8001cac:	230f      	movs	r3, #15
 8001cae:	4023      	ands	r3, r4
 8001cb0:	3b08      	subs	r3, #8
 8001cb2:	089b      	lsrs	r3, r3, #2
 8001cb4:	430a      	orrs	r2, r1
 8001cb6:	3306      	adds	r3, #6
 8001cb8:	009b      	lsls	r3, r3, #2
 8001cba:	18c3      	adds	r3, r0, r3
 8001cbc:	3304      	adds	r3, #4
 8001cbe:	601a      	str	r2, [r3, #0]
}
 8001cc0:	46c0      	nop			; (mov r8, r8)
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	b003      	add	sp, #12
 8001cc6:	bd90      	pop	{r4, r7, pc}
 8001cc8:	e000e100 	.word	0xe000e100
 8001ccc:	e000ed00 	.word	0xe000ed00

08001cd0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b082      	sub	sp, #8
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	3b01      	subs	r3, #1
 8001cdc:	4a0c      	ldr	r2, [pc, #48]	; (8001d10 <SysTick_Config+0x40>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d901      	bls.n	8001ce6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	e010      	b.n	8001d08 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ce6:	4b0b      	ldr	r3, [pc, #44]	; (8001d14 <SysTick_Config+0x44>)
 8001ce8:	687a      	ldr	r2, [r7, #4]
 8001cea:	3a01      	subs	r2, #1
 8001cec:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cee:	2301      	movs	r3, #1
 8001cf0:	425b      	negs	r3, r3
 8001cf2:	2103      	movs	r1, #3
 8001cf4:	0018      	movs	r0, r3
 8001cf6:	f7ff ff7d 	bl	8001bf4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001cfa:	4b06      	ldr	r3, [pc, #24]	; (8001d14 <SysTick_Config+0x44>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d00:	4b04      	ldr	r3, [pc, #16]	; (8001d14 <SysTick_Config+0x44>)
 8001d02:	2207      	movs	r2, #7
 8001d04:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d06:	2300      	movs	r3, #0
}
 8001d08:	0018      	movs	r0, r3
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	b002      	add	sp, #8
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	00ffffff 	.word	0x00ffffff
 8001d14:	e000e010 	.word	0xe000e010

08001d18 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b084      	sub	sp, #16
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	60b9      	str	r1, [r7, #8]
 8001d20:	607a      	str	r2, [r7, #4]
 8001d22:	210f      	movs	r1, #15
 8001d24:	187b      	adds	r3, r7, r1
 8001d26:	1c02      	adds	r2, r0, #0
 8001d28:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001d2a:	68ba      	ldr	r2, [r7, #8]
 8001d2c:	187b      	adds	r3, r7, r1
 8001d2e:	781b      	ldrb	r3, [r3, #0]
 8001d30:	b25b      	sxtb	r3, r3
 8001d32:	0011      	movs	r1, r2
 8001d34:	0018      	movs	r0, r3
 8001d36:	f7ff ff5d 	bl	8001bf4 <__NVIC_SetPriority>
}
 8001d3a:	46c0      	nop			; (mov r8, r8)
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	b004      	add	sp, #16
 8001d40:	bd80      	pop	{r7, pc}

08001d42 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d42:	b580      	push	{r7, lr}
 8001d44:	b082      	sub	sp, #8
 8001d46:	af00      	add	r7, sp, #0
 8001d48:	0002      	movs	r2, r0
 8001d4a:	1dfb      	adds	r3, r7, #7
 8001d4c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d4e:	1dfb      	adds	r3, r7, #7
 8001d50:	781b      	ldrb	r3, [r3, #0]
 8001d52:	b25b      	sxtb	r3, r3
 8001d54:	0018      	movs	r0, r3
 8001d56:	f7ff ff33 	bl	8001bc0 <__NVIC_EnableIRQ>
}
 8001d5a:	46c0      	nop			; (mov r8, r8)
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	b002      	add	sp, #8
 8001d60:	bd80      	pop	{r7, pc}

08001d62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d62:	b580      	push	{r7, lr}
 8001d64:	b082      	sub	sp, #8
 8001d66:	af00      	add	r7, sp, #0
 8001d68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	0018      	movs	r0, r3
 8001d6e:	f7ff ffaf 	bl	8001cd0 <SysTick_Config>
 8001d72:	0003      	movs	r3, r0
}
 8001d74:	0018      	movs	r0, r3
 8001d76:	46bd      	mov	sp, r7
 8001d78:	b002      	add	sp, #8
 8001d7a:	bd80      	pop	{r7, pc}

08001d7c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b084      	sub	sp, #16
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001d84:	2300      	movs	r3, #0
 8001d86:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d101      	bne.n	8001d92 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001d8e:	2301      	movs	r3, #1
 8001d90:	e036      	b.n	8001e00 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2221      	movs	r2, #33	; 0x21
 8001d96:	2102      	movs	r1, #2
 8001d98:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	4a18      	ldr	r2, [pc, #96]	; (8001e08 <HAL_DMA_Init+0x8c>)
 8001da6:	4013      	ands	r3, r2
 8001da8:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001db2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	68db      	ldr	r3, [r3, #12]
 8001db8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001dbe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	695b      	ldr	r3, [r3, #20]
 8001dc4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001dca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	69db      	ldr	r3, [r3, #28]
 8001dd0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001dd2:	68fa      	ldr	r2, [r7, #12]
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	68fa      	ldr	r2, [r7, #12]
 8001dde:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	0018      	movs	r0, r3
 8001de4:	f000 f9d2 	bl	800218c <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2200      	movs	r2, #0
 8001dec:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2221      	movs	r2, #33	; 0x21
 8001df2:	2101      	movs	r1, #1
 8001df4:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	2220      	movs	r2, #32
 8001dfa:	2100      	movs	r1, #0
 8001dfc:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8001dfe:	2300      	movs	r3, #0
}  
 8001e00:	0018      	movs	r0, r3
 8001e02:	46bd      	mov	sp, r7
 8001e04:	b004      	add	sp, #16
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	ffffc00f 	.word	0xffffc00f

08001e0c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b082      	sub	sp, #8
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d101      	bne.n	8001e1e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	e03b      	b.n	8001e96 <HAL_DMA_DeInit+0x8a>
  
  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	681a      	ldr	r2, [r3, #0]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	2101      	movs	r1, #1
 8001e2a:	438a      	bics	r2, r1
 8001e2c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0U;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	2200      	movs	r2, #0
 8001e34:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel Number of Data to Transfer register */
  hdma->Instance->CNDTR = 0U;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	605a      	str	r2, [r3, #4]

  /* Reset DMA Channel peripheral address register */
  hdma->Instance->CPAR  = 0U;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	2200      	movs	r2, #0
 8001e44:	609a      	str	r2, [r3, #8]
  
  /* Reset DMA Channel memory address register */
  hdma->Instance->CMAR = 0U;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	60da      	str	r2, [r3, #12]

/* Get DMA Base Address */  
  DMA_CalcBaseAndBitshift(hdma);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	0018      	movs	r0, r3
 8001e52:	f000 f99b 	bl	800218c <DMA_CalcBaseAndBitshift>

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e5e:	2101      	movs	r1, #1
 8001e60:	4091      	lsls	r1, r2
 8001e62:	000a      	movs	r2, r1
 8001e64:	605a      	str	r2, [r3, #4]

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2200      	movs	r2, #0
 8001e6a:	629a      	str	r2, [r3, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2200      	movs	r2, #0
 8001e70:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2200      	movs	r2, #0
 8001e76:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2200      	movs	r2, #0
 8001e82:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2221      	movs	r2, #33	; 0x21
 8001e88:	2100      	movs	r1, #0
 8001e8a:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2220      	movs	r2, #32
 8001e90:	2100      	movs	r1, #0
 8001e92:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001e94:	2300      	movs	r3, #0
}
 8001e96:	0018      	movs	r0, r3
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	b002      	add	sp, #8
 8001e9c:	bd80      	pop	{r7, pc}

08001e9e <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e9e:	b580      	push	{r7, lr}
 8001ea0:	b086      	sub	sp, #24
 8001ea2:	af00      	add	r7, sp, #0
 8001ea4:	60f8      	str	r0, [r7, #12]
 8001ea6:	60b9      	str	r1, [r7, #8]
 8001ea8:	607a      	str	r2, [r7, #4]
 8001eaa:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8001eac:	2317      	movs	r3, #23
 8001eae:	18fb      	adds	r3, r7, r3
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	2220      	movs	r2, #32
 8001eb8:	5c9b      	ldrb	r3, [r3, r2]
 8001eba:	2b01      	cmp	r3, #1
 8001ebc:	d101      	bne.n	8001ec2 <HAL_DMA_Start_IT+0x24>
 8001ebe:	2302      	movs	r3, #2
 8001ec0:	e04f      	b.n	8001f62 <HAL_DMA_Start_IT+0xc4>
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	2220      	movs	r2, #32
 8001ec6:	2101      	movs	r1, #1
 8001ec8:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	2221      	movs	r2, #33	; 0x21
 8001ece:	5c9b      	ldrb	r3, [r3, r2]
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	2b01      	cmp	r3, #1
 8001ed4:	d13a      	bne.n	8001f4c <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	2221      	movs	r2, #33	; 0x21
 8001eda:	2102      	movs	r1, #2
 8001edc:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	681a      	ldr	r2, [r3, #0]
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	2101      	movs	r1, #1
 8001ef0:	438a      	bics	r2, r1
 8001ef2:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	687a      	ldr	r2, [r7, #4]
 8001ef8:	68b9      	ldr	r1, [r7, #8]
 8001efa:	68f8      	ldr	r0, [r7, #12]
 8001efc:	f000 f919 	bl	8002132 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d008      	beq.n	8001f1a <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	681a      	ldr	r2, [r3, #0]
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	210e      	movs	r1, #14
 8001f14:	430a      	orrs	r2, r1
 8001f16:	601a      	str	r2, [r3, #0]
 8001f18:	e00f      	b.n	8001f3a <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	681a      	ldr	r2, [r3, #0]
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	210a      	movs	r1, #10
 8001f26:	430a      	orrs	r2, r1
 8001f28:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	681a      	ldr	r2, [r3, #0]
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	2104      	movs	r1, #4
 8001f36:	438a      	bics	r2, r1
 8001f38:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	681a      	ldr	r2, [r3, #0]
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	2101      	movs	r1, #1
 8001f46:	430a      	orrs	r2, r1
 8001f48:	601a      	str	r2, [r3, #0]
 8001f4a:	e007      	b.n	8001f5c <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	2220      	movs	r2, #32
 8001f50:	2100      	movs	r1, #0
 8001f52:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8001f54:	2317      	movs	r3, #23
 8001f56:	18fb      	adds	r3, r7, r3
 8001f58:	2202      	movs	r2, #2
 8001f5a:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 8001f5c:	2317      	movs	r3, #23
 8001f5e:	18fb      	adds	r3, r7, r3
 8001f60:	781b      	ldrb	r3, [r3, #0]
} 
 8001f62:	0018      	movs	r0, r3
 8001f64:	46bd      	mov	sp, r7
 8001f66:	b006      	add	sp, #24
 8001f68:	bd80      	pop	{r7, pc}

08001f6a <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001f6a:	b580      	push	{r7, lr}
 8001f6c:	b082      	sub	sp, #8
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2221      	movs	r2, #33	; 0x21
 8001f76:	5c9b      	ldrb	r3, [r3, r2]
 8001f78:	b2db      	uxtb	r3, r3
 8001f7a:	2b02      	cmp	r3, #2
 8001f7c:	d008      	beq.n	8001f90 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	2204      	movs	r2, #4
 8001f82:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2220      	movs	r2, #32
 8001f88:	2100      	movs	r1, #0
 8001f8a:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	e020      	b.n	8001fd2 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	681a      	ldr	r2, [r3, #0]
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	210e      	movs	r1, #14
 8001f9c:	438a      	bics	r2, r1
 8001f9e:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	681a      	ldr	r2, [r3, #0]
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	2101      	movs	r1, #1
 8001fac:	438a      	bics	r2, r1
 8001fae:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fb8:	2101      	movs	r1, #1
 8001fba:	4091      	lsls	r1, r2
 8001fbc:	000a      	movs	r2, r1
 8001fbe:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2221      	movs	r2, #33	; 0x21
 8001fc4:	2101      	movs	r1, #1
 8001fc6:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2220      	movs	r2, #32
 8001fcc:	2100      	movs	r1, #0
 8001fce:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8001fd0:	2300      	movs	r3, #0
}
 8001fd2:	0018      	movs	r0, r3
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	b002      	add	sp, #8
 8001fd8:	bd80      	pop	{r7, pc}

08001fda <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001fda:	b580      	push	{r7, lr}
 8001fdc:	b084      	sub	sp, #16
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff6:	2204      	movs	r2, #4
 8001ff8:	409a      	lsls	r2, r3
 8001ffa:	0013      	movs	r3, r2
 8001ffc:	68fa      	ldr	r2, [r7, #12]
 8001ffe:	4013      	ands	r3, r2
 8002000:	d024      	beq.n	800204c <HAL_DMA_IRQHandler+0x72>
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	2204      	movs	r2, #4
 8002006:	4013      	ands	r3, r2
 8002008:	d020      	beq.n	800204c <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	2220      	movs	r2, #32
 8002012:	4013      	ands	r3, r2
 8002014:	d107      	bne.n	8002026 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	681a      	ldr	r2, [r3, #0]
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	2104      	movs	r1, #4
 8002022:	438a      	bics	r2, r1
 8002024:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800202e:	2104      	movs	r1, #4
 8002030:	4091      	lsls	r1, r2
 8002032:	000a      	movs	r2, r1
 8002034:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800203a:	2b00      	cmp	r3, #0
 800203c:	d100      	bne.n	8002040 <HAL_DMA_IRQHandler+0x66>
 800203e:	e06a      	b.n	8002116 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002044:	687a      	ldr	r2, [r7, #4]
 8002046:	0010      	movs	r0, r2
 8002048:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 800204a:	e064      	b.n	8002116 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002050:	2202      	movs	r2, #2
 8002052:	409a      	lsls	r2, r3
 8002054:	0013      	movs	r3, r2
 8002056:	68fa      	ldr	r2, [r7, #12]
 8002058:	4013      	ands	r3, r2
 800205a:	d02b      	beq.n	80020b4 <HAL_DMA_IRQHandler+0xda>
 800205c:	68bb      	ldr	r3, [r7, #8]
 800205e:	2202      	movs	r2, #2
 8002060:	4013      	ands	r3, r2
 8002062:	d027      	beq.n	80020b4 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	2220      	movs	r2, #32
 800206c:	4013      	ands	r3, r2
 800206e:	d10b      	bne.n	8002088 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	210a      	movs	r1, #10
 800207c:	438a      	bics	r2, r1
 800207e:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2221      	movs	r2, #33	; 0x21
 8002084:	2101      	movs	r1, #1
 8002086:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002090:	2102      	movs	r1, #2
 8002092:	4091      	lsls	r1, r2
 8002094:	000a      	movs	r2, r1
 8002096:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2220      	movs	r2, #32
 800209c:	2100      	movs	r1, #0
 800209e:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d036      	beq.n	8002116 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ac:	687a      	ldr	r2, [r7, #4]
 80020ae:	0010      	movs	r0, r2
 80020b0:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 80020b2:	e030      	b.n	8002116 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020b8:	2208      	movs	r2, #8
 80020ba:	409a      	lsls	r2, r3
 80020bc:	0013      	movs	r3, r2
 80020be:	68fa      	ldr	r2, [r7, #12]
 80020c0:	4013      	ands	r3, r2
 80020c2:	d028      	beq.n	8002116 <HAL_DMA_IRQHandler+0x13c>
 80020c4:	68bb      	ldr	r3, [r7, #8]
 80020c6:	2208      	movs	r2, #8
 80020c8:	4013      	ands	r3, r2
 80020ca:	d024      	beq.n	8002116 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	681a      	ldr	r2, [r3, #0]
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	210e      	movs	r1, #14
 80020d8:	438a      	bics	r2, r1
 80020da:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020e4:	2101      	movs	r1, #1
 80020e6:	4091      	lsls	r1, r2
 80020e8:	000a      	movs	r2, r1
 80020ea:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2201      	movs	r2, #1
 80020f0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2221      	movs	r2, #33	; 0x21
 80020f6:	2101      	movs	r1, #1
 80020f8:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2220      	movs	r2, #32
 80020fe:	2100      	movs	r1, #0
 8002100:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002106:	2b00      	cmp	r3, #0
 8002108:	d005      	beq.n	8002116 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800210e:	687a      	ldr	r2, [r7, #4]
 8002110:	0010      	movs	r0, r2
 8002112:	4798      	blx	r3
    }
   }
}  
 8002114:	e7ff      	b.n	8002116 <HAL_DMA_IRQHandler+0x13c>
 8002116:	46c0      	nop			; (mov r8, r8)
 8002118:	46bd      	mov	sp, r7
 800211a:	b004      	add	sp, #16
 800211c:	bd80      	pop	{r7, pc}

0800211e <HAL_DMA_GetError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800211e:	b580      	push	{r7, lr}
 8002120:	b082      	sub	sp, #8
 8002122:	af00      	add	r7, sp, #0
 8002124:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 800212a:	0018      	movs	r0, r3
 800212c:	46bd      	mov	sp, r7
 800212e:	b002      	add	sp, #8
 8002130:	bd80      	pop	{r7, pc}

08002132 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002132:	b580      	push	{r7, lr}
 8002134:	b084      	sub	sp, #16
 8002136:	af00      	add	r7, sp, #0
 8002138:	60f8      	str	r0, [r7, #12]
 800213a:	60b9      	str	r1, [r7, #8]
 800213c:	607a      	str	r2, [r7, #4]
 800213e:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002148:	2101      	movs	r1, #1
 800214a:	4091      	lsls	r1, r2
 800214c:	000a      	movs	r2, r1
 800214e:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	683a      	ldr	r2, [r7, #0]
 8002156:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	2b10      	cmp	r3, #16
 800215e:	d108      	bne.n	8002172 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	687a      	ldr	r2, [r7, #4]
 8002166:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	68ba      	ldr	r2, [r7, #8]
 800216e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002170:	e007      	b.n	8002182 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	68ba      	ldr	r2, [r7, #8]
 8002178:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	687a      	ldr	r2, [r7, #4]
 8002180:	60da      	str	r2, [r3, #12]
}
 8002182:	46c0      	nop			; (mov r8, r8)
 8002184:	46bd      	mov	sp, r7
 8002186:	b004      	add	sp, #16
 8002188:	bd80      	pop	{r7, pc}
	...

0800218c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b082      	sub	sp, #8
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a08      	ldr	r2, [pc, #32]	; (80021bc <DMA_CalcBaseAndBitshift+0x30>)
 800219a:	4694      	mov	ip, r2
 800219c:	4463      	add	r3, ip
 800219e:	2114      	movs	r1, #20
 80021a0:	0018      	movs	r0, r3
 80021a2:	f7fd ffb9 	bl	8000118 <__udivsi3>
 80021a6:	0003      	movs	r3, r0
 80021a8:	009a      	lsls	r2, r3, #2
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	4a03      	ldr	r2, [pc, #12]	; (80021c0 <DMA_CalcBaseAndBitshift+0x34>)
 80021b2:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 80021b4:	46c0      	nop			; (mov r8, r8)
 80021b6:	46bd      	mov	sp, r7
 80021b8:	b002      	add	sp, #8
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	bffdfff8 	.word	0xbffdfff8
 80021c0:	40020000 	.word	0x40020000

080021c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b086      	sub	sp, #24
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
 80021cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80021ce:	2300      	movs	r3, #0
 80021d0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021d2:	e14f      	b.n	8002474 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	2101      	movs	r1, #1
 80021da:	697a      	ldr	r2, [r7, #20]
 80021dc:	4091      	lsls	r1, r2
 80021de:	000a      	movs	r2, r1
 80021e0:	4013      	ands	r3, r2
 80021e2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d100      	bne.n	80021ec <HAL_GPIO_Init+0x28>
 80021ea:	e140      	b.n	800246e <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	2b02      	cmp	r3, #2
 80021f2:	d003      	beq.n	80021fc <HAL_GPIO_Init+0x38>
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	2b12      	cmp	r3, #18
 80021fa:	d123      	bne.n	8002244 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	08da      	lsrs	r2, r3, #3
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	3208      	adds	r2, #8
 8002204:	0092      	lsls	r2, r2, #2
 8002206:	58d3      	ldr	r3, [r2, r3]
 8002208:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800220a:	697b      	ldr	r3, [r7, #20]
 800220c:	2207      	movs	r2, #7
 800220e:	4013      	ands	r3, r2
 8002210:	009b      	lsls	r3, r3, #2
 8002212:	220f      	movs	r2, #15
 8002214:	409a      	lsls	r2, r3
 8002216:	0013      	movs	r3, r2
 8002218:	43da      	mvns	r2, r3
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	4013      	ands	r3, r2
 800221e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	691a      	ldr	r2, [r3, #16]
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	2107      	movs	r1, #7
 8002228:	400b      	ands	r3, r1
 800222a:	009b      	lsls	r3, r3, #2
 800222c:	409a      	lsls	r2, r3
 800222e:	0013      	movs	r3, r2
 8002230:	693a      	ldr	r2, [r7, #16]
 8002232:	4313      	orrs	r3, r2
 8002234:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	08da      	lsrs	r2, r3, #3
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	3208      	adds	r2, #8
 800223e:	0092      	lsls	r2, r2, #2
 8002240:	6939      	ldr	r1, [r7, #16]
 8002242:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	005b      	lsls	r3, r3, #1
 800224e:	2203      	movs	r2, #3
 8002250:	409a      	lsls	r2, r3
 8002252:	0013      	movs	r3, r2
 8002254:	43da      	mvns	r2, r3
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	4013      	ands	r3, r2
 800225a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	2203      	movs	r2, #3
 8002262:	401a      	ands	r2, r3
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	005b      	lsls	r3, r3, #1
 8002268:	409a      	lsls	r2, r3
 800226a:	0013      	movs	r3, r2
 800226c:	693a      	ldr	r2, [r7, #16]
 800226e:	4313      	orrs	r3, r2
 8002270:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	693a      	ldr	r2, [r7, #16]
 8002276:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	2b01      	cmp	r3, #1
 800227e:	d00b      	beq.n	8002298 <HAL_GPIO_Init+0xd4>
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	2b02      	cmp	r3, #2
 8002286:	d007      	beq.n	8002298 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800228c:	2b11      	cmp	r3, #17
 800228e:	d003      	beq.n	8002298 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	2b12      	cmp	r3, #18
 8002296:	d130      	bne.n	80022fa <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	005b      	lsls	r3, r3, #1
 80022a2:	2203      	movs	r2, #3
 80022a4:	409a      	lsls	r2, r3
 80022a6:	0013      	movs	r3, r2
 80022a8:	43da      	mvns	r2, r3
 80022aa:	693b      	ldr	r3, [r7, #16]
 80022ac:	4013      	ands	r3, r2
 80022ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	68da      	ldr	r2, [r3, #12]
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	005b      	lsls	r3, r3, #1
 80022b8:	409a      	lsls	r2, r3
 80022ba:	0013      	movs	r3, r2
 80022bc:	693a      	ldr	r2, [r7, #16]
 80022be:	4313      	orrs	r3, r2
 80022c0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	693a      	ldr	r2, [r7, #16]
 80022c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022ce:	2201      	movs	r2, #1
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	409a      	lsls	r2, r3
 80022d4:	0013      	movs	r3, r2
 80022d6:	43da      	mvns	r2, r3
 80022d8:	693b      	ldr	r3, [r7, #16]
 80022da:	4013      	ands	r3, r2
 80022dc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	091b      	lsrs	r3, r3, #4
 80022e4:	2201      	movs	r2, #1
 80022e6:	401a      	ands	r2, r3
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	409a      	lsls	r2, r3
 80022ec:	0013      	movs	r3, r2
 80022ee:	693a      	ldr	r2, [r7, #16]
 80022f0:	4313      	orrs	r3, r2
 80022f2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	693a      	ldr	r2, [r7, #16]
 80022f8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	68db      	ldr	r3, [r3, #12]
 80022fe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	005b      	lsls	r3, r3, #1
 8002304:	2203      	movs	r2, #3
 8002306:	409a      	lsls	r2, r3
 8002308:	0013      	movs	r3, r2
 800230a:	43da      	mvns	r2, r3
 800230c:	693b      	ldr	r3, [r7, #16]
 800230e:	4013      	ands	r3, r2
 8002310:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	689a      	ldr	r2, [r3, #8]
 8002316:	697b      	ldr	r3, [r7, #20]
 8002318:	005b      	lsls	r3, r3, #1
 800231a:	409a      	lsls	r2, r3
 800231c:	0013      	movs	r3, r2
 800231e:	693a      	ldr	r2, [r7, #16]
 8002320:	4313      	orrs	r3, r2
 8002322:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	693a      	ldr	r2, [r7, #16]
 8002328:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	685a      	ldr	r2, [r3, #4]
 800232e:	2380      	movs	r3, #128	; 0x80
 8002330:	055b      	lsls	r3, r3, #21
 8002332:	4013      	ands	r3, r2
 8002334:	d100      	bne.n	8002338 <HAL_GPIO_Init+0x174>
 8002336:	e09a      	b.n	800246e <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002338:	4b54      	ldr	r3, [pc, #336]	; (800248c <HAL_GPIO_Init+0x2c8>)
 800233a:	699a      	ldr	r2, [r3, #24]
 800233c:	4b53      	ldr	r3, [pc, #332]	; (800248c <HAL_GPIO_Init+0x2c8>)
 800233e:	2101      	movs	r1, #1
 8002340:	430a      	orrs	r2, r1
 8002342:	619a      	str	r2, [r3, #24]
 8002344:	4b51      	ldr	r3, [pc, #324]	; (800248c <HAL_GPIO_Init+0x2c8>)
 8002346:	699b      	ldr	r3, [r3, #24]
 8002348:	2201      	movs	r2, #1
 800234a:	4013      	ands	r3, r2
 800234c:	60bb      	str	r3, [r7, #8]
 800234e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002350:	4a4f      	ldr	r2, [pc, #316]	; (8002490 <HAL_GPIO_Init+0x2cc>)
 8002352:	697b      	ldr	r3, [r7, #20]
 8002354:	089b      	lsrs	r3, r3, #2
 8002356:	3302      	adds	r3, #2
 8002358:	009b      	lsls	r3, r3, #2
 800235a:	589b      	ldr	r3, [r3, r2]
 800235c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	2203      	movs	r2, #3
 8002362:	4013      	ands	r3, r2
 8002364:	009b      	lsls	r3, r3, #2
 8002366:	220f      	movs	r2, #15
 8002368:	409a      	lsls	r2, r3
 800236a:	0013      	movs	r3, r2
 800236c:	43da      	mvns	r2, r3
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	4013      	ands	r3, r2
 8002372:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002374:	687a      	ldr	r2, [r7, #4]
 8002376:	2390      	movs	r3, #144	; 0x90
 8002378:	05db      	lsls	r3, r3, #23
 800237a:	429a      	cmp	r2, r3
 800237c:	d013      	beq.n	80023a6 <HAL_GPIO_Init+0x1e2>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	4a44      	ldr	r2, [pc, #272]	; (8002494 <HAL_GPIO_Init+0x2d0>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d00d      	beq.n	80023a2 <HAL_GPIO_Init+0x1de>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	4a43      	ldr	r2, [pc, #268]	; (8002498 <HAL_GPIO_Init+0x2d4>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d007      	beq.n	800239e <HAL_GPIO_Init+0x1da>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	4a42      	ldr	r2, [pc, #264]	; (800249c <HAL_GPIO_Init+0x2d8>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d101      	bne.n	800239a <HAL_GPIO_Init+0x1d6>
 8002396:	2303      	movs	r3, #3
 8002398:	e006      	b.n	80023a8 <HAL_GPIO_Init+0x1e4>
 800239a:	2305      	movs	r3, #5
 800239c:	e004      	b.n	80023a8 <HAL_GPIO_Init+0x1e4>
 800239e:	2302      	movs	r3, #2
 80023a0:	e002      	b.n	80023a8 <HAL_GPIO_Init+0x1e4>
 80023a2:	2301      	movs	r3, #1
 80023a4:	e000      	b.n	80023a8 <HAL_GPIO_Init+0x1e4>
 80023a6:	2300      	movs	r3, #0
 80023a8:	697a      	ldr	r2, [r7, #20]
 80023aa:	2103      	movs	r1, #3
 80023ac:	400a      	ands	r2, r1
 80023ae:	0092      	lsls	r2, r2, #2
 80023b0:	4093      	lsls	r3, r2
 80023b2:	693a      	ldr	r2, [r7, #16]
 80023b4:	4313      	orrs	r3, r2
 80023b6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80023b8:	4935      	ldr	r1, [pc, #212]	; (8002490 <HAL_GPIO_Init+0x2cc>)
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	089b      	lsrs	r3, r3, #2
 80023be:	3302      	adds	r3, #2
 80023c0:	009b      	lsls	r3, r3, #2
 80023c2:	693a      	ldr	r2, [r7, #16]
 80023c4:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80023c6:	4b36      	ldr	r3, [pc, #216]	; (80024a0 <HAL_GPIO_Init+0x2dc>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	43da      	mvns	r2, r3
 80023d0:	693b      	ldr	r3, [r7, #16]
 80023d2:	4013      	ands	r3, r2
 80023d4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	685a      	ldr	r2, [r3, #4]
 80023da:	2380      	movs	r3, #128	; 0x80
 80023dc:	025b      	lsls	r3, r3, #9
 80023de:	4013      	ands	r3, r2
 80023e0:	d003      	beq.n	80023ea <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 80023e2:	693a      	ldr	r2, [r7, #16]
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	4313      	orrs	r3, r2
 80023e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80023ea:	4b2d      	ldr	r3, [pc, #180]	; (80024a0 <HAL_GPIO_Init+0x2dc>)
 80023ec:	693a      	ldr	r2, [r7, #16]
 80023ee:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80023f0:	4b2b      	ldr	r3, [pc, #172]	; (80024a0 <HAL_GPIO_Init+0x2dc>)
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	43da      	mvns	r2, r3
 80023fa:	693b      	ldr	r3, [r7, #16]
 80023fc:	4013      	ands	r3, r2
 80023fe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	685a      	ldr	r2, [r3, #4]
 8002404:	2380      	movs	r3, #128	; 0x80
 8002406:	029b      	lsls	r3, r3, #10
 8002408:	4013      	ands	r3, r2
 800240a:	d003      	beq.n	8002414 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 800240c:	693a      	ldr	r2, [r7, #16]
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	4313      	orrs	r3, r2
 8002412:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002414:	4b22      	ldr	r3, [pc, #136]	; (80024a0 <HAL_GPIO_Init+0x2dc>)
 8002416:	693a      	ldr	r2, [r7, #16]
 8002418:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800241a:	4b21      	ldr	r3, [pc, #132]	; (80024a0 <HAL_GPIO_Init+0x2dc>)
 800241c:	689b      	ldr	r3, [r3, #8]
 800241e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	43da      	mvns	r2, r3
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	4013      	ands	r3, r2
 8002428:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	685a      	ldr	r2, [r3, #4]
 800242e:	2380      	movs	r3, #128	; 0x80
 8002430:	035b      	lsls	r3, r3, #13
 8002432:	4013      	ands	r3, r2
 8002434:	d003      	beq.n	800243e <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8002436:	693a      	ldr	r2, [r7, #16]
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	4313      	orrs	r3, r2
 800243c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800243e:	4b18      	ldr	r3, [pc, #96]	; (80024a0 <HAL_GPIO_Init+0x2dc>)
 8002440:	693a      	ldr	r2, [r7, #16]
 8002442:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002444:	4b16      	ldr	r3, [pc, #88]	; (80024a0 <HAL_GPIO_Init+0x2dc>)
 8002446:	68db      	ldr	r3, [r3, #12]
 8002448:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	43da      	mvns	r2, r3
 800244e:	693b      	ldr	r3, [r7, #16]
 8002450:	4013      	ands	r3, r2
 8002452:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	685a      	ldr	r2, [r3, #4]
 8002458:	2380      	movs	r3, #128	; 0x80
 800245a:	039b      	lsls	r3, r3, #14
 800245c:	4013      	ands	r3, r2
 800245e:	d003      	beq.n	8002468 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8002460:	693a      	ldr	r2, [r7, #16]
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	4313      	orrs	r3, r2
 8002466:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002468:	4b0d      	ldr	r3, [pc, #52]	; (80024a0 <HAL_GPIO_Init+0x2dc>)
 800246a:	693a      	ldr	r2, [r7, #16]
 800246c:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 800246e:	697b      	ldr	r3, [r7, #20]
 8002470:	3301      	adds	r3, #1
 8002472:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	681a      	ldr	r2, [r3, #0]
 8002478:	697b      	ldr	r3, [r7, #20]
 800247a:	40da      	lsrs	r2, r3
 800247c:	1e13      	subs	r3, r2, #0
 800247e:	d000      	beq.n	8002482 <HAL_GPIO_Init+0x2be>
 8002480:	e6a8      	b.n	80021d4 <HAL_GPIO_Init+0x10>
  } 
}
 8002482:	46c0      	nop			; (mov r8, r8)
 8002484:	46bd      	mov	sp, r7
 8002486:	b006      	add	sp, #24
 8002488:	bd80      	pop	{r7, pc}
 800248a:	46c0      	nop			; (mov r8, r8)
 800248c:	40021000 	.word	0x40021000
 8002490:	40010000 	.word	0x40010000
 8002494:	48000400 	.word	0x48000400
 8002498:	48000800 	.word	0x48000800
 800249c:	48000c00 	.word	0x48000c00
 80024a0:	40010400 	.word	0x40010400

080024a4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b086      	sub	sp, #24
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
 80024ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80024ae:	2300      	movs	r3, #0
 80024b0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80024b2:	e0b1      	b.n	8002618 <HAL_GPIO_DeInit+0x174>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80024b4:	2201      	movs	r2, #1
 80024b6:	697b      	ldr	r3, [r7, #20]
 80024b8:	409a      	lsls	r2, r3
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	4013      	ands	r3, r2
 80024be:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d100      	bne.n	80024c8 <HAL_GPIO_DeInit+0x24>
 80024c6:	e0a4      	b.n	8002612 <HAL_GPIO_DeInit+0x16e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80024c8:	4a58      	ldr	r2, [pc, #352]	; (800262c <HAL_GPIO_DeInit+0x188>)
 80024ca:	697b      	ldr	r3, [r7, #20]
 80024cc:	089b      	lsrs	r3, r3, #2
 80024ce:	3302      	adds	r3, #2
 80024d0:	009b      	lsls	r3, r3, #2
 80024d2:	589b      	ldr	r3, [r3, r2]
 80024d4:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80024d6:	697b      	ldr	r3, [r7, #20]
 80024d8:	2203      	movs	r2, #3
 80024da:	4013      	ands	r3, r2
 80024dc:	009b      	lsls	r3, r3, #2
 80024de:	220f      	movs	r2, #15
 80024e0:	409a      	lsls	r2, r3
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	4013      	ands	r3, r2
 80024e6:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80024e8:	687a      	ldr	r2, [r7, #4]
 80024ea:	2390      	movs	r3, #144	; 0x90
 80024ec:	05db      	lsls	r3, r3, #23
 80024ee:	429a      	cmp	r2, r3
 80024f0:	d013      	beq.n	800251a <HAL_GPIO_DeInit+0x76>
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	4a4e      	ldr	r2, [pc, #312]	; (8002630 <HAL_GPIO_DeInit+0x18c>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d00d      	beq.n	8002516 <HAL_GPIO_DeInit+0x72>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	4a4d      	ldr	r2, [pc, #308]	; (8002634 <HAL_GPIO_DeInit+0x190>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d007      	beq.n	8002512 <HAL_GPIO_DeInit+0x6e>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	4a4c      	ldr	r2, [pc, #304]	; (8002638 <HAL_GPIO_DeInit+0x194>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d101      	bne.n	800250e <HAL_GPIO_DeInit+0x6a>
 800250a:	2303      	movs	r3, #3
 800250c:	e006      	b.n	800251c <HAL_GPIO_DeInit+0x78>
 800250e:	2305      	movs	r3, #5
 8002510:	e004      	b.n	800251c <HAL_GPIO_DeInit+0x78>
 8002512:	2302      	movs	r3, #2
 8002514:	e002      	b.n	800251c <HAL_GPIO_DeInit+0x78>
 8002516:	2301      	movs	r3, #1
 8002518:	e000      	b.n	800251c <HAL_GPIO_DeInit+0x78>
 800251a:	2300      	movs	r3, #0
 800251c:	697a      	ldr	r2, [r7, #20]
 800251e:	2103      	movs	r1, #3
 8002520:	400a      	ands	r2, r1
 8002522:	0092      	lsls	r2, r2, #2
 8002524:	4093      	lsls	r3, r2
 8002526:	68fa      	ldr	r2, [r7, #12]
 8002528:	429a      	cmp	r2, r3
 800252a:	d132      	bne.n	8002592 <HAL_GPIO_DeInit+0xee>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800252c:	4b43      	ldr	r3, [pc, #268]	; (800263c <HAL_GPIO_DeInit+0x198>)
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	693b      	ldr	r3, [r7, #16]
 8002532:	43d9      	mvns	r1, r3
 8002534:	4b41      	ldr	r3, [pc, #260]	; (800263c <HAL_GPIO_DeInit+0x198>)
 8002536:	400a      	ands	r2, r1
 8002538:	601a      	str	r2, [r3, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800253a:	4b40      	ldr	r3, [pc, #256]	; (800263c <HAL_GPIO_DeInit+0x198>)
 800253c:	685a      	ldr	r2, [r3, #4]
 800253e:	693b      	ldr	r3, [r7, #16]
 8002540:	43d9      	mvns	r1, r3
 8002542:	4b3e      	ldr	r3, [pc, #248]	; (800263c <HAL_GPIO_DeInit+0x198>)
 8002544:	400a      	ands	r2, r1
 8002546:	605a      	str	r2, [r3, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002548:	4b3c      	ldr	r3, [pc, #240]	; (800263c <HAL_GPIO_DeInit+0x198>)
 800254a:	689a      	ldr	r2, [r3, #8]
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	43d9      	mvns	r1, r3
 8002550:	4b3a      	ldr	r3, [pc, #232]	; (800263c <HAL_GPIO_DeInit+0x198>)
 8002552:	400a      	ands	r2, r1
 8002554:	609a      	str	r2, [r3, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002556:	4b39      	ldr	r3, [pc, #228]	; (800263c <HAL_GPIO_DeInit+0x198>)
 8002558:	68da      	ldr	r2, [r3, #12]
 800255a:	693b      	ldr	r3, [r7, #16]
 800255c:	43d9      	mvns	r1, r3
 800255e:	4b37      	ldr	r3, [pc, #220]	; (800263c <HAL_GPIO_DeInit+0x198>)
 8002560:	400a      	ands	r2, r1
 8002562:	60da      	str	r2, [r3, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8002564:	697b      	ldr	r3, [r7, #20]
 8002566:	2203      	movs	r2, #3
 8002568:	4013      	ands	r3, r2
 800256a:	009b      	lsls	r3, r3, #2
 800256c:	220f      	movs	r2, #15
 800256e:	409a      	lsls	r2, r3
 8002570:	0013      	movs	r3, r2
 8002572:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8002574:	4a2d      	ldr	r2, [pc, #180]	; (800262c <HAL_GPIO_DeInit+0x188>)
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	089b      	lsrs	r3, r3, #2
 800257a:	3302      	adds	r3, #2
 800257c:	009b      	lsls	r3, r3, #2
 800257e:	589a      	ldr	r2, [r3, r2]
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	43d9      	mvns	r1, r3
 8002584:	4829      	ldr	r0, [pc, #164]	; (800262c <HAL_GPIO_DeInit+0x188>)
 8002586:	697b      	ldr	r3, [r7, #20]
 8002588:	089b      	lsrs	r3, r3, #2
 800258a:	400a      	ands	r2, r1
 800258c:	3302      	adds	r3, #2
 800258e:	009b      	lsls	r3, r3, #2
 8002590:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	697a      	ldr	r2, [r7, #20]
 8002598:	0052      	lsls	r2, r2, #1
 800259a:	2103      	movs	r1, #3
 800259c:	4091      	lsls	r1, r2
 800259e:	000a      	movs	r2, r1
 80025a0:	43d2      	mvns	r2, r2
 80025a2:	401a      	ands	r2, r3
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((uint32_t)(position & 0x07u) * 4u)) ;
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	08da      	lsrs	r2, r3, #3
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	3208      	adds	r2, #8
 80025b0:	0092      	lsls	r2, r2, #2
 80025b2:	58d3      	ldr	r3, [r2, r3]
 80025b4:	697a      	ldr	r2, [r7, #20]
 80025b6:	2107      	movs	r1, #7
 80025b8:	400a      	ands	r2, r1
 80025ba:	0092      	lsls	r2, r2, #2
 80025bc:	210f      	movs	r1, #15
 80025be:	4091      	lsls	r1, r2
 80025c0:	000a      	movs	r2, r1
 80025c2:	43d1      	mvns	r1, r2
 80025c4:	697a      	ldr	r2, [r7, #20]
 80025c6:	08d2      	lsrs	r2, r2, #3
 80025c8:	4019      	ands	r1, r3
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	3208      	adds	r2, #8
 80025ce:	0092      	lsls	r2, r2, #2
 80025d0:	50d1      	str	r1, [r2, r3]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	689b      	ldr	r3, [r3, #8]
 80025d6:	697a      	ldr	r2, [r7, #20]
 80025d8:	0052      	lsls	r2, r2, #1
 80025da:	2103      	movs	r1, #3
 80025dc:	4091      	lsls	r1, r2
 80025de:	000a      	movs	r2, r1
 80025e0:	43d2      	mvns	r2, r2
 80025e2:	401a      	ands	r2, r3
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	2101      	movs	r1, #1
 80025ee:	697a      	ldr	r2, [r7, #20]
 80025f0:	4091      	lsls	r1, r2
 80025f2:	000a      	movs	r2, r1
 80025f4:	43d2      	mvns	r2, r2
 80025f6:	401a      	ands	r2, r3
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	68db      	ldr	r3, [r3, #12]
 8002600:	697a      	ldr	r2, [r7, #20]
 8002602:	0052      	lsls	r2, r2, #1
 8002604:	2103      	movs	r1, #3
 8002606:	4091      	lsls	r1, r2
 8002608:	000a      	movs	r2, r1
 800260a:	43d2      	mvns	r2, r2
 800260c:	401a      	ands	r2, r3
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	60da      	str	r2, [r3, #12]
    }

    position++;
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	3301      	adds	r3, #1
 8002616:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002618:	683a      	ldr	r2, [r7, #0]
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	40da      	lsrs	r2, r3
 800261e:	1e13      	subs	r3, r2, #0
 8002620:	d000      	beq.n	8002624 <HAL_GPIO_DeInit+0x180>
 8002622:	e747      	b.n	80024b4 <HAL_GPIO_DeInit+0x10>
  }
}
 8002624:	46c0      	nop			; (mov r8, r8)
 8002626:	46bd      	mov	sp, r7
 8002628:	b006      	add	sp, #24
 800262a:	bd80      	pop	{r7, pc}
 800262c:	40010000 	.word	0x40010000
 8002630:	48000400 	.word	0x48000400
 8002634:	48000800 	.word	0x48000800
 8002638:	48000c00 	.word	0x48000c00
 800263c:	40010400 	.word	0x40010400

08002640 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b082      	sub	sp, #8
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
 8002648:	0008      	movs	r0, r1
 800264a:	0011      	movs	r1, r2
 800264c:	1cbb      	adds	r3, r7, #2
 800264e:	1c02      	adds	r2, r0, #0
 8002650:	801a      	strh	r2, [r3, #0]
 8002652:	1c7b      	adds	r3, r7, #1
 8002654:	1c0a      	adds	r2, r1, #0
 8002656:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002658:	1c7b      	adds	r3, r7, #1
 800265a:	781b      	ldrb	r3, [r3, #0]
 800265c:	2b00      	cmp	r3, #0
 800265e:	d004      	beq.n	800266a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002660:	1cbb      	adds	r3, r7, #2
 8002662:	881a      	ldrh	r2, [r3, #0]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002668:	e003      	b.n	8002672 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800266a:	1cbb      	adds	r3, r7, #2
 800266c:	881a      	ldrh	r2, [r3, #0]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002672:	46c0      	nop			; (mov r8, r8)
 8002674:	46bd      	mov	sp, r7
 8002676:	b002      	add	sp, #8
 8002678:	bd80      	pop	{r7, pc}
	...

0800267c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b088      	sub	sp, #32
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d101      	bne.n	800268e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e303      	b.n	8002c96 <HAL_RCC_OscConfig+0x61a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	2201      	movs	r2, #1
 8002694:	4013      	ands	r3, r2
 8002696:	d100      	bne.n	800269a <HAL_RCC_OscConfig+0x1e>
 8002698:	e08d      	b.n	80027b6 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800269a:	4bc4      	ldr	r3, [pc, #784]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	220c      	movs	r2, #12
 80026a0:	4013      	ands	r3, r2
 80026a2:	2b04      	cmp	r3, #4
 80026a4:	d00e      	beq.n	80026c4 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80026a6:	4bc1      	ldr	r3, [pc, #772]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	220c      	movs	r2, #12
 80026ac:	4013      	ands	r3, r2
 80026ae:	2b08      	cmp	r3, #8
 80026b0:	d116      	bne.n	80026e0 <HAL_RCC_OscConfig+0x64>
 80026b2:	4bbe      	ldr	r3, [pc, #760]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 80026b4:	685a      	ldr	r2, [r3, #4]
 80026b6:	2380      	movs	r3, #128	; 0x80
 80026b8:	025b      	lsls	r3, r3, #9
 80026ba:	401a      	ands	r2, r3
 80026bc:	2380      	movs	r3, #128	; 0x80
 80026be:	025b      	lsls	r3, r3, #9
 80026c0:	429a      	cmp	r2, r3
 80026c2:	d10d      	bne.n	80026e0 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026c4:	4bb9      	ldr	r3, [pc, #740]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 80026c6:	681a      	ldr	r2, [r3, #0]
 80026c8:	2380      	movs	r3, #128	; 0x80
 80026ca:	029b      	lsls	r3, r3, #10
 80026cc:	4013      	ands	r3, r2
 80026ce:	d100      	bne.n	80026d2 <HAL_RCC_OscConfig+0x56>
 80026d0:	e070      	b.n	80027b4 <HAL_RCC_OscConfig+0x138>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d000      	beq.n	80026dc <HAL_RCC_OscConfig+0x60>
 80026da:	e06b      	b.n	80027b4 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80026dc:	2301      	movs	r3, #1
 80026de:	e2da      	b.n	8002c96 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	2b01      	cmp	r3, #1
 80026e6:	d107      	bne.n	80026f8 <HAL_RCC_OscConfig+0x7c>
 80026e8:	4bb0      	ldr	r3, [pc, #704]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 80026ea:	681a      	ldr	r2, [r3, #0]
 80026ec:	4baf      	ldr	r3, [pc, #700]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 80026ee:	2180      	movs	r1, #128	; 0x80
 80026f0:	0249      	lsls	r1, r1, #9
 80026f2:	430a      	orrs	r2, r1
 80026f4:	601a      	str	r2, [r3, #0]
 80026f6:	e02f      	b.n	8002758 <HAL_RCC_OscConfig+0xdc>
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d10c      	bne.n	800271a <HAL_RCC_OscConfig+0x9e>
 8002700:	4baa      	ldr	r3, [pc, #680]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 8002702:	681a      	ldr	r2, [r3, #0]
 8002704:	4ba9      	ldr	r3, [pc, #676]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 8002706:	49aa      	ldr	r1, [pc, #680]	; (80029b0 <HAL_RCC_OscConfig+0x334>)
 8002708:	400a      	ands	r2, r1
 800270a:	601a      	str	r2, [r3, #0]
 800270c:	4ba7      	ldr	r3, [pc, #668]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	4ba6      	ldr	r3, [pc, #664]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 8002712:	49a8      	ldr	r1, [pc, #672]	; (80029b4 <HAL_RCC_OscConfig+0x338>)
 8002714:	400a      	ands	r2, r1
 8002716:	601a      	str	r2, [r3, #0]
 8002718:	e01e      	b.n	8002758 <HAL_RCC_OscConfig+0xdc>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	2b05      	cmp	r3, #5
 8002720:	d10e      	bne.n	8002740 <HAL_RCC_OscConfig+0xc4>
 8002722:	4ba2      	ldr	r3, [pc, #648]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	4ba1      	ldr	r3, [pc, #644]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 8002728:	2180      	movs	r1, #128	; 0x80
 800272a:	02c9      	lsls	r1, r1, #11
 800272c:	430a      	orrs	r2, r1
 800272e:	601a      	str	r2, [r3, #0]
 8002730:	4b9e      	ldr	r3, [pc, #632]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 8002732:	681a      	ldr	r2, [r3, #0]
 8002734:	4b9d      	ldr	r3, [pc, #628]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 8002736:	2180      	movs	r1, #128	; 0x80
 8002738:	0249      	lsls	r1, r1, #9
 800273a:	430a      	orrs	r2, r1
 800273c:	601a      	str	r2, [r3, #0]
 800273e:	e00b      	b.n	8002758 <HAL_RCC_OscConfig+0xdc>
 8002740:	4b9a      	ldr	r3, [pc, #616]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	4b99      	ldr	r3, [pc, #612]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 8002746:	499a      	ldr	r1, [pc, #616]	; (80029b0 <HAL_RCC_OscConfig+0x334>)
 8002748:	400a      	ands	r2, r1
 800274a:	601a      	str	r2, [r3, #0]
 800274c:	4b97      	ldr	r3, [pc, #604]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	4b96      	ldr	r3, [pc, #600]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 8002752:	4998      	ldr	r1, [pc, #608]	; (80029b4 <HAL_RCC_OscConfig+0x338>)
 8002754:	400a      	ands	r2, r1
 8002756:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d014      	beq.n	800278a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002760:	f7ff fa02 	bl	8001b68 <HAL_GetTick>
 8002764:	0003      	movs	r3, r0
 8002766:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002768:	e008      	b.n	800277c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800276a:	f7ff f9fd 	bl	8001b68 <HAL_GetTick>
 800276e:	0002      	movs	r2, r0
 8002770:	69bb      	ldr	r3, [r7, #24]
 8002772:	1ad3      	subs	r3, r2, r3
 8002774:	2b64      	cmp	r3, #100	; 0x64
 8002776:	d901      	bls.n	800277c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8002778:	2303      	movs	r3, #3
 800277a:	e28c      	b.n	8002c96 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800277c:	4b8b      	ldr	r3, [pc, #556]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	2380      	movs	r3, #128	; 0x80
 8002782:	029b      	lsls	r3, r3, #10
 8002784:	4013      	ands	r3, r2
 8002786:	d0f0      	beq.n	800276a <HAL_RCC_OscConfig+0xee>
 8002788:	e015      	b.n	80027b6 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800278a:	f7ff f9ed 	bl	8001b68 <HAL_GetTick>
 800278e:	0003      	movs	r3, r0
 8002790:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002792:	e008      	b.n	80027a6 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002794:	f7ff f9e8 	bl	8001b68 <HAL_GetTick>
 8002798:	0002      	movs	r2, r0
 800279a:	69bb      	ldr	r3, [r7, #24]
 800279c:	1ad3      	subs	r3, r2, r3
 800279e:	2b64      	cmp	r3, #100	; 0x64
 80027a0:	d901      	bls.n	80027a6 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80027a2:	2303      	movs	r3, #3
 80027a4:	e277      	b.n	8002c96 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027a6:	4b81      	ldr	r3, [pc, #516]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 80027a8:	681a      	ldr	r2, [r3, #0]
 80027aa:	2380      	movs	r3, #128	; 0x80
 80027ac:	029b      	lsls	r3, r3, #10
 80027ae:	4013      	ands	r3, r2
 80027b0:	d1f0      	bne.n	8002794 <HAL_RCC_OscConfig+0x118>
 80027b2:	e000      	b.n	80027b6 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027b4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	2202      	movs	r2, #2
 80027bc:	4013      	ands	r3, r2
 80027be:	d100      	bne.n	80027c2 <HAL_RCC_OscConfig+0x146>
 80027c0:	e069      	b.n	8002896 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80027c2:	4b7a      	ldr	r3, [pc, #488]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	220c      	movs	r2, #12
 80027c8:	4013      	ands	r3, r2
 80027ca:	d00b      	beq.n	80027e4 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80027cc:	4b77      	ldr	r3, [pc, #476]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	220c      	movs	r2, #12
 80027d2:	4013      	ands	r3, r2
 80027d4:	2b08      	cmp	r3, #8
 80027d6:	d11c      	bne.n	8002812 <HAL_RCC_OscConfig+0x196>
 80027d8:	4b74      	ldr	r3, [pc, #464]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 80027da:	685a      	ldr	r2, [r3, #4]
 80027dc:	2380      	movs	r3, #128	; 0x80
 80027de:	025b      	lsls	r3, r3, #9
 80027e0:	4013      	ands	r3, r2
 80027e2:	d116      	bne.n	8002812 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027e4:	4b71      	ldr	r3, [pc, #452]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	2202      	movs	r2, #2
 80027ea:	4013      	ands	r3, r2
 80027ec:	d005      	beq.n	80027fa <HAL_RCC_OscConfig+0x17e>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	68db      	ldr	r3, [r3, #12]
 80027f2:	2b01      	cmp	r3, #1
 80027f4:	d001      	beq.n	80027fa <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80027f6:	2301      	movs	r3, #1
 80027f8:	e24d      	b.n	8002c96 <HAL_RCC_OscConfig+0x61a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027fa:	4b6c      	ldr	r3, [pc, #432]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	22f8      	movs	r2, #248	; 0xf8
 8002800:	4393      	bics	r3, r2
 8002802:	0019      	movs	r1, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	691b      	ldr	r3, [r3, #16]
 8002808:	00da      	lsls	r2, r3, #3
 800280a:	4b68      	ldr	r3, [pc, #416]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 800280c:	430a      	orrs	r2, r1
 800280e:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002810:	e041      	b.n	8002896 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	68db      	ldr	r3, [r3, #12]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d024      	beq.n	8002864 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800281a:	4b64      	ldr	r3, [pc, #400]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 800281c:	681a      	ldr	r2, [r3, #0]
 800281e:	4b63      	ldr	r3, [pc, #396]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 8002820:	2101      	movs	r1, #1
 8002822:	430a      	orrs	r2, r1
 8002824:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002826:	f7ff f99f 	bl	8001b68 <HAL_GetTick>
 800282a:	0003      	movs	r3, r0
 800282c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800282e:	e008      	b.n	8002842 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002830:	f7ff f99a 	bl	8001b68 <HAL_GetTick>
 8002834:	0002      	movs	r2, r0
 8002836:	69bb      	ldr	r3, [r7, #24]
 8002838:	1ad3      	subs	r3, r2, r3
 800283a:	2b02      	cmp	r3, #2
 800283c:	d901      	bls.n	8002842 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 800283e:	2303      	movs	r3, #3
 8002840:	e229      	b.n	8002c96 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002842:	4b5a      	ldr	r3, [pc, #360]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	2202      	movs	r2, #2
 8002848:	4013      	ands	r3, r2
 800284a:	d0f1      	beq.n	8002830 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800284c:	4b57      	ldr	r3, [pc, #348]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	22f8      	movs	r2, #248	; 0xf8
 8002852:	4393      	bics	r3, r2
 8002854:	0019      	movs	r1, r3
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	691b      	ldr	r3, [r3, #16]
 800285a:	00da      	lsls	r2, r3, #3
 800285c:	4b53      	ldr	r3, [pc, #332]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 800285e:	430a      	orrs	r2, r1
 8002860:	601a      	str	r2, [r3, #0]
 8002862:	e018      	b.n	8002896 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002864:	4b51      	ldr	r3, [pc, #324]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 8002866:	681a      	ldr	r2, [r3, #0]
 8002868:	4b50      	ldr	r3, [pc, #320]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 800286a:	2101      	movs	r1, #1
 800286c:	438a      	bics	r2, r1
 800286e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002870:	f7ff f97a 	bl	8001b68 <HAL_GetTick>
 8002874:	0003      	movs	r3, r0
 8002876:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002878:	e008      	b.n	800288c <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800287a:	f7ff f975 	bl	8001b68 <HAL_GetTick>
 800287e:	0002      	movs	r2, r0
 8002880:	69bb      	ldr	r3, [r7, #24]
 8002882:	1ad3      	subs	r3, r2, r3
 8002884:	2b02      	cmp	r3, #2
 8002886:	d901      	bls.n	800288c <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8002888:	2303      	movs	r3, #3
 800288a:	e204      	b.n	8002c96 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800288c:	4b47      	ldr	r3, [pc, #284]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	2202      	movs	r2, #2
 8002892:	4013      	ands	r3, r2
 8002894:	d1f1      	bne.n	800287a <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	2208      	movs	r2, #8
 800289c:	4013      	ands	r3, r2
 800289e:	d036      	beq.n	800290e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	69db      	ldr	r3, [r3, #28]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d019      	beq.n	80028dc <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028a8:	4b40      	ldr	r3, [pc, #256]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 80028aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80028ac:	4b3f      	ldr	r3, [pc, #252]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 80028ae:	2101      	movs	r1, #1
 80028b0:	430a      	orrs	r2, r1
 80028b2:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028b4:	f7ff f958 	bl	8001b68 <HAL_GetTick>
 80028b8:	0003      	movs	r3, r0
 80028ba:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028bc:	e008      	b.n	80028d0 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80028be:	f7ff f953 	bl	8001b68 <HAL_GetTick>
 80028c2:	0002      	movs	r2, r0
 80028c4:	69bb      	ldr	r3, [r7, #24]
 80028c6:	1ad3      	subs	r3, r2, r3
 80028c8:	2b02      	cmp	r3, #2
 80028ca:	d901      	bls.n	80028d0 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 80028cc:	2303      	movs	r3, #3
 80028ce:	e1e2      	b.n	8002c96 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028d0:	4b36      	ldr	r3, [pc, #216]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 80028d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d4:	2202      	movs	r2, #2
 80028d6:	4013      	ands	r3, r2
 80028d8:	d0f1      	beq.n	80028be <HAL_RCC_OscConfig+0x242>
 80028da:	e018      	b.n	800290e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028dc:	4b33      	ldr	r3, [pc, #204]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 80028de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80028e0:	4b32      	ldr	r3, [pc, #200]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 80028e2:	2101      	movs	r1, #1
 80028e4:	438a      	bics	r2, r1
 80028e6:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028e8:	f7ff f93e 	bl	8001b68 <HAL_GetTick>
 80028ec:	0003      	movs	r3, r0
 80028ee:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028f0:	e008      	b.n	8002904 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80028f2:	f7ff f939 	bl	8001b68 <HAL_GetTick>
 80028f6:	0002      	movs	r2, r0
 80028f8:	69bb      	ldr	r3, [r7, #24]
 80028fa:	1ad3      	subs	r3, r2, r3
 80028fc:	2b02      	cmp	r3, #2
 80028fe:	d901      	bls.n	8002904 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8002900:	2303      	movs	r3, #3
 8002902:	e1c8      	b.n	8002c96 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002904:	4b29      	ldr	r3, [pc, #164]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 8002906:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002908:	2202      	movs	r2, #2
 800290a:	4013      	ands	r3, r2
 800290c:	d1f1      	bne.n	80028f2 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	2204      	movs	r2, #4
 8002914:	4013      	ands	r3, r2
 8002916:	d100      	bne.n	800291a <HAL_RCC_OscConfig+0x29e>
 8002918:	e0b6      	b.n	8002a88 <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800291a:	231f      	movs	r3, #31
 800291c:	18fb      	adds	r3, r7, r3
 800291e:	2200      	movs	r2, #0
 8002920:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002922:	4b22      	ldr	r3, [pc, #136]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 8002924:	69da      	ldr	r2, [r3, #28]
 8002926:	2380      	movs	r3, #128	; 0x80
 8002928:	055b      	lsls	r3, r3, #21
 800292a:	4013      	ands	r3, r2
 800292c:	d111      	bne.n	8002952 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800292e:	4b1f      	ldr	r3, [pc, #124]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 8002930:	69da      	ldr	r2, [r3, #28]
 8002932:	4b1e      	ldr	r3, [pc, #120]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 8002934:	2180      	movs	r1, #128	; 0x80
 8002936:	0549      	lsls	r1, r1, #21
 8002938:	430a      	orrs	r2, r1
 800293a:	61da      	str	r2, [r3, #28]
 800293c:	4b1b      	ldr	r3, [pc, #108]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 800293e:	69da      	ldr	r2, [r3, #28]
 8002940:	2380      	movs	r3, #128	; 0x80
 8002942:	055b      	lsls	r3, r3, #21
 8002944:	4013      	ands	r3, r2
 8002946:	60fb      	str	r3, [r7, #12]
 8002948:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800294a:	231f      	movs	r3, #31
 800294c:	18fb      	adds	r3, r7, r3
 800294e:	2201      	movs	r2, #1
 8002950:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002952:	4b19      	ldr	r3, [pc, #100]	; (80029b8 <HAL_RCC_OscConfig+0x33c>)
 8002954:	681a      	ldr	r2, [r3, #0]
 8002956:	2380      	movs	r3, #128	; 0x80
 8002958:	005b      	lsls	r3, r3, #1
 800295a:	4013      	ands	r3, r2
 800295c:	d11a      	bne.n	8002994 <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800295e:	4b16      	ldr	r3, [pc, #88]	; (80029b8 <HAL_RCC_OscConfig+0x33c>)
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	4b15      	ldr	r3, [pc, #84]	; (80029b8 <HAL_RCC_OscConfig+0x33c>)
 8002964:	2180      	movs	r1, #128	; 0x80
 8002966:	0049      	lsls	r1, r1, #1
 8002968:	430a      	orrs	r2, r1
 800296a:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800296c:	f7ff f8fc 	bl	8001b68 <HAL_GetTick>
 8002970:	0003      	movs	r3, r0
 8002972:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002974:	e008      	b.n	8002988 <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002976:	f7ff f8f7 	bl	8001b68 <HAL_GetTick>
 800297a:	0002      	movs	r2, r0
 800297c:	69bb      	ldr	r3, [r7, #24]
 800297e:	1ad3      	subs	r3, r2, r3
 8002980:	2b64      	cmp	r3, #100	; 0x64
 8002982:	d901      	bls.n	8002988 <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 8002984:	2303      	movs	r3, #3
 8002986:	e186      	b.n	8002c96 <HAL_RCC_OscConfig+0x61a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002988:	4b0b      	ldr	r3, [pc, #44]	; (80029b8 <HAL_RCC_OscConfig+0x33c>)
 800298a:	681a      	ldr	r2, [r3, #0]
 800298c:	2380      	movs	r3, #128	; 0x80
 800298e:	005b      	lsls	r3, r3, #1
 8002990:	4013      	ands	r3, r2
 8002992:	d0f0      	beq.n	8002976 <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	2b01      	cmp	r3, #1
 800299a:	d10f      	bne.n	80029bc <HAL_RCC_OscConfig+0x340>
 800299c:	4b03      	ldr	r3, [pc, #12]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 800299e:	6a1a      	ldr	r2, [r3, #32]
 80029a0:	4b02      	ldr	r3, [pc, #8]	; (80029ac <HAL_RCC_OscConfig+0x330>)
 80029a2:	2101      	movs	r1, #1
 80029a4:	430a      	orrs	r2, r1
 80029a6:	621a      	str	r2, [r3, #32]
 80029a8:	e036      	b.n	8002a18 <HAL_RCC_OscConfig+0x39c>
 80029aa:	46c0      	nop			; (mov r8, r8)
 80029ac:	40021000 	.word	0x40021000
 80029b0:	fffeffff 	.word	0xfffeffff
 80029b4:	fffbffff 	.word	0xfffbffff
 80029b8:	40007000 	.word	0x40007000
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d10c      	bne.n	80029de <HAL_RCC_OscConfig+0x362>
 80029c4:	4bb6      	ldr	r3, [pc, #728]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 80029c6:	6a1a      	ldr	r2, [r3, #32]
 80029c8:	4bb5      	ldr	r3, [pc, #724]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 80029ca:	2101      	movs	r1, #1
 80029cc:	438a      	bics	r2, r1
 80029ce:	621a      	str	r2, [r3, #32]
 80029d0:	4bb3      	ldr	r3, [pc, #716]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 80029d2:	6a1a      	ldr	r2, [r3, #32]
 80029d4:	4bb2      	ldr	r3, [pc, #712]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 80029d6:	2104      	movs	r1, #4
 80029d8:	438a      	bics	r2, r1
 80029da:	621a      	str	r2, [r3, #32]
 80029dc:	e01c      	b.n	8002a18 <HAL_RCC_OscConfig+0x39c>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	2b05      	cmp	r3, #5
 80029e4:	d10c      	bne.n	8002a00 <HAL_RCC_OscConfig+0x384>
 80029e6:	4bae      	ldr	r3, [pc, #696]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 80029e8:	6a1a      	ldr	r2, [r3, #32]
 80029ea:	4bad      	ldr	r3, [pc, #692]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 80029ec:	2104      	movs	r1, #4
 80029ee:	430a      	orrs	r2, r1
 80029f0:	621a      	str	r2, [r3, #32]
 80029f2:	4bab      	ldr	r3, [pc, #684]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 80029f4:	6a1a      	ldr	r2, [r3, #32]
 80029f6:	4baa      	ldr	r3, [pc, #680]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 80029f8:	2101      	movs	r1, #1
 80029fa:	430a      	orrs	r2, r1
 80029fc:	621a      	str	r2, [r3, #32]
 80029fe:	e00b      	b.n	8002a18 <HAL_RCC_OscConfig+0x39c>
 8002a00:	4ba7      	ldr	r3, [pc, #668]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002a02:	6a1a      	ldr	r2, [r3, #32]
 8002a04:	4ba6      	ldr	r3, [pc, #664]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002a06:	2101      	movs	r1, #1
 8002a08:	438a      	bics	r2, r1
 8002a0a:	621a      	str	r2, [r3, #32]
 8002a0c:	4ba4      	ldr	r3, [pc, #656]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002a0e:	6a1a      	ldr	r2, [r3, #32]
 8002a10:	4ba3      	ldr	r3, [pc, #652]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002a12:	2104      	movs	r1, #4
 8002a14:	438a      	bics	r2, r1
 8002a16:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d014      	beq.n	8002a4a <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a20:	f7ff f8a2 	bl	8001b68 <HAL_GetTick>
 8002a24:	0003      	movs	r3, r0
 8002a26:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a28:	e009      	b.n	8002a3e <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a2a:	f7ff f89d 	bl	8001b68 <HAL_GetTick>
 8002a2e:	0002      	movs	r2, r0
 8002a30:	69bb      	ldr	r3, [r7, #24]
 8002a32:	1ad3      	subs	r3, r2, r3
 8002a34:	4a9b      	ldr	r2, [pc, #620]	; (8002ca4 <HAL_RCC_OscConfig+0x628>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d901      	bls.n	8002a3e <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8002a3a:	2303      	movs	r3, #3
 8002a3c:	e12b      	b.n	8002c96 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a3e:	4b98      	ldr	r3, [pc, #608]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002a40:	6a1b      	ldr	r3, [r3, #32]
 8002a42:	2202      	movs	r2, #2
 8002a44:	4013      	ands	r3, r2
 8002a46:	d0f0      	beq.n	8002a2a <HAL_RCC_OscConfig+0x3ae>
 8002a48:	e013      	b.n	8002a72 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a4a:	f7ff f88d 	bl	8001b68 <HAL_GetTick>
 8002a4e:	0003      	movs	r3, r0
 8002a50:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a52:	e009      	b.n	8002a68 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a54:	f7ff f888 	bl	8001b68 <HAL_GetTick>
 8002a58:	0002      	movs	r2, r0
 8002a5a:	69bb      	ldr	r3, [r7, #24]
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	4a91      	ldr	r2, [pc, #580]	; (8002ca4 <HAL_RCC_OscConfig+0x628>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d901      	bls.n	8002a68 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8002a64:	2303      	movs	r3, #3
 8002a66:	e116      	b.n	8002c96 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a68:	4b8d      	ldr	r3, [pc, #564]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002a6a:	6a1b      	ldr	r3, [r3, #32]
 8002a6c:	2202      	movs	r2, #2
 8002a6e:	4013      	ands	r3, r2
 8002a70:	d1f0      	bne.n	8002a54 <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002a72:	231f      	movs	r3, #31
 8002a74:	18fb      	adds	r3, r7, r3
 8002a76:	781b      	ldrb	r3, [r3, #0]
 8002a78:	2b01      	cmp	r3, #1
 8002a7a:	d105      	bne.n	8002a88 <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a7c:	4b88      	ldr	r3, [pc, #544]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002a7e:	69da      	ldr	r2, [r3, #28]
 8002a80:	4b87      	ldr	r3, [pc, #540]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002a82:	4989      	ldr	r1, [pc, #548]	; (8002ca8 <HAL_RCC_OscConfig+0x62c>)
 8002a84:	400a      	ands	r2, r1
 8002a86:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	2210      	movs	r2, #16
 8002a8e:	4013      	ands	r3, r2
 8002a90:	d063      	beq.n	8002b5a <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	695b      	ldr	r3, [r3, #20]
 8002a96:	2b01      	cmp	r3, #1
 8002a98:	d12a      	bne.n	8002af0 <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002a9a:	4b81      	ldr	r3, [pc, #516]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002a9c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a9e:	4b80      	ldr	r3, [pc, #512]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002aa0:	2104      	movs	r1, #4
 8002aa2:	430a      	orrs	r2, r1
 8002aa4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002aa6:	4b7e      	ldr	r3, [pc, #504]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002aa8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002aaa:	4b7d      	ldr	r3, [pc, #500]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002aac:	2101      	movs	r1, #1
 8002aae:	430a      	orrs	r2, r1
 8002ab0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ab2:	f7ff f859 	bl	8001b68 <HAL_GetTick>
 8002ab6:	0003      	movs	r3, r0
 8002ab8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002aba:	e008      	b.n	8002ace <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002abc:	f7ff f854 	bl	8001b68 <HAL_GetTick>
 8002ac0:	0002      	movs	r2, r0
 8002ac2:	69bb      	ldr	r3, [r7, #24]
 8002ac4:	1ad3      	subs	r3, r2, r3
 8002ac6:	2b02      	cmp	r3, #2
 8002ac8:	d901      	bls.n	8002ace <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 8002aca:	2303      	movs	r3, #3
 8002acc:	e0e3      	b.n	8002c96 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002ace:	4b74      	ldr	r3, [pc, #464]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002ad0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ad2:	2202      	movs	r2, #2
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	d0f1      	beq.n	8002abc <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002ad8:	4b71      	ldr	r3, [pc, #452]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002ada:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002adc:	22f8      	movs	r2, #248	; 0xf8
 8002ade:	4393      	bics	r3, r2
 8002ae0:	0019      	movs	r1, r3
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	699b      	ldr	r3, [r3, #24]
 8002ae6:	00da      	lsls	r2, r3, #3
 8002ae8:	4b6d      	ldr	r3, [pc, #436]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002aea:	430a      	orrs	r2, r1
 8002aec:	635a      	str	r2, [r3, #52]	; 0x34
 8002aee:	e034      	b.n	8002b5a <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	695b      	ldr	r3, [r3, #20]
 8002af4:	3305      	adds	r3, #5
 8002af6:	d111      	bne.n	8002b1c <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002af8:	4b69      	ldr	r3, [pc, #420]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002afa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002afc:	4b68      	ldr	r3, [pc, #416]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002afe:	2104      	movs	r1, #4
 8002b00:	438a      	bics	r2, r1
 8002b02:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002b04:	4b66      	ldr	r3, [pc, #408]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002b06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b08:	22f8      	movs	r2, #248	; 0xf8
 8002b0a:	4393      	bics	r3, r2
 8002b0c:	0019      	movs	r1, r3
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	699b      	ldr	r3, [r3, #24]
 8002b12:	00da      	lsls	r2, r3, #3
 8002b14:	4b62      	ldr	r3, [pc, #392]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002b16:	430a      	orrs	r2, r1
 8002b18:	635a      	str	r2, [r3, #52]	; 0x34
 8002b1a:	e01e      	b.n	8002b5a <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002b1c:	4b60      	ldr	r3, [pc, #384]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002b1e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b20:	4b5f      	ldr	r3, [pc, #380]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002b22:	2104      	movs	r1, #4
 8002b24:	430a      	orrs	r2, r1
 8002b26:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002b28:	4b5d      	ldr	r3, [pc, #372]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002b2a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b2c:	4b5c      	ldr	r3, [pc, #368]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002b2e:	2101      	movs	r1, #1
 8002b30:	438a      	bics	r2, r1
 8002b32:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b34:	f7ff f818 	bl	8001b68 <HAL_GetTick>
 8002b38:	0003      	movs	r3, r0
 8002b3a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002b3c:	e008      	b.n	8002b50 <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002b3e:	f7ff f813 	bl	8001b68 <HAL_GetTick>
 8002b42:	0002      	movs	r2, r0
 8002b44:	69bb      	ldr	r3, [r7, #24]
 8002b46:	1ad3      	subs	r3, r2, r3
 8002b48:	2b02      	cmp	r3, #2
 8002b4a:	d901      	bls.n	8002b50 <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 8002b4c:	2303      	movs	r3, #3
 8002b4e:	e0a2      	b.n	8002c96 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002b50:	4b53      	ldr	r3, [pc, #332]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002b52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b54:	2202      	movs	r2, #2
 8002b56:	4013      	ands	r3, r2
 8002b58:	d1f1      	bne.n	8002b3e <HAL_RCC_OscConfig+0x4c2>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6a1b      	ldr	r3, [r3, #32]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d100      	bne.n	8002b64 <HAL_RCC_OscConfig+0x4e8>
 8002b62:	e097      	b.n	8002c94 <HAL_RCC_OscConfig+0x618>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b64:	4b4e      	ldr	r3, [pc, #312]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	220c      	movs	r2, #12
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	2b08      	cmp	r3, #8
 8002b6e:	d100      	bne.n	8002b72 <HAL_RCC_OscConfig+0x4f6>
 8002b70:	e06b      	b.n	8002c4a <HAL_RCC_OscConfig+0x5ce>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6a1b      	ldr	r3, [r3, #32]
 8002b76:	2b02      	cmp	r3, #2
 8002b78:	d14c      	bne.n	8002c14 <HAL_RCC_OscConfig+0x598>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b7a:	4b49      	ldr	r3, [pc, #292]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	4b48      	ldr	r3, [pc, #288]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002b80:	494a      	ldr	r1, [pc, #296]	; (8002cac <HAL_RCC_OscConfig+0x630>)
 8002b82:	400a      	ands	r2, r1
 8002b84:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b86:	f7fe ffef 	bl	8001b68 <HAL_GetTick>
 8002b8a:	0003      	movs	r3, r0
 8002b8c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b8e:	e008      	b.n	8002ba2 <HAL_RCC_OscConfig+0x526>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b90:	f7fe ffea 	bl	8001b68 <HAL_GetTick>
 8002b94:	0002      	movs	r2, r0
 8002b96:	69bb      	ldr	r3, [r7, #24]
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	2b02      	cmp	r3, #2
 8002b9c:	d901      	bls.n	8002ba2 <HAL_RCC_OscConfig+0x526>
          {
            return HAL_TIMEOUT;
 8002b9e:	2303      	movs	r3, #3
 8002ba0:	e079      	b.n	8002c96 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ba2:	4b3f      	ldr	r3, [pc, #252]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002ba4:	681a      	ldr	r2, [r3, #0]
 8002ba6:	2380      	movs	r3, #128	; 0x80
 8002ba8:	049b      	lsls	r3, r3, #18
 8002baa:	4013      	ands	r3, r2
 8002bac:	d1f0      	bne.n	8002b90 <HAL_RCC_OscConfig+0x514>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002bae:	4b3c      	ldr	r3, [pc, #240]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002bb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bb2:	220f      	movs	r2, #15
 8002bb4:	4393      	bics	r3, r2
 8002bb6:	0019      	movs	r1, r3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bbc:	4b38      	ldr	r3, [pc, #224]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002bbe:	430a      	orrs	r2, r1
 8002bc0:	62da      	str	r2, [r3, #44]	; 0x2c
 8002bc2:	4b37      	ldr	r3, [pc, #220]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	4a3a      	ldr	r2, [pc, #232]	; (8002cb0 <HAL_RCC_OscConfig+0x634>)
 8002bc8:	4013      	ands	r3, r2
 8002bca:	0019      	movs	r1, r3
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bd4:	431a      	orrs	r2, r3
 8002bd6:	4b32      	ldr	r3, [pc, #200]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002bd8:	430a      	orrs	r2, r1
 8002bda:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002bdc:	4b30      	ldr	r3, [pc, #192]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	4b2f      	ldr	r3, [pc, #188]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002be2:	2180      	movs	r1, #128	; 0x80
 8002be4:	0449      	lsls	r1, r1, #17
 8002be6:	430a      	orrs	r2, r1
 8002be8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bea:	f7fe ffbd 	bl	8001b68 <HAL_GetTick>
 8002bee:	0003      	movs	r3, r0
 8002bf0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002bf2:	e008      	b.n	8002c06 <HAL_RCC_OscConfig+0x58a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002bf4:	f7fe ffb8 	bl	8001b68 <HAL_GetTick>
 8002bf8:	0002      	movs	r2, r0
 8002bfa:	69bb      	ldr	r3, [r7, #24]
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	2b02      	cmp	r3, #2
 8002c00:	d901      	bls.n	8002c06 <HAL_RCC_OscConfig+0x58a>
          {
            return HAL_TIMEOUT;
 8002c02:	2303      	movs	r3, #3
 8002c04:	e047      	b.n	8002c96 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c06:	4b26      	ldr	r3, [pc, #152]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	2380      	movs	r3, #128	; 0x80
 8002c0c:	049b      	lsls	r3, r3, #18
 8002c0e:	4013      	ands	r3, r2
 8002c10:	d0f0      	beq.n	8002bf4 <HAL_RCC_OscConfig+0x578>
 8002c12:	e03f      	b.n	8002c94 <HAL_RCC_OscConfig+0x618>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c14:	4b22      	ldr	r3, [pc, #136]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002c16:	681a      	ldr	r2, [r3, #0]
 8002c18:	4b21      	ldr	r3, [pc, #132]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002c1a:	4924      	ldr	r1, [pc, #144]	; (8002cac <HAL_RCC_OscConfig+0x630>)
 8002c1c:	400a      	ands	r2, r1
 8002c1e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c20:	f7fe ffa2 	bl	8001b68 <HAL_GetTick>
 8002c24:	0003      	movs	r3, r0
 8002c26:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c28:	e008      	b.n	8002c3c <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c2a:	f7fe ff9d 	bl	8001b68 <HAL_GetTick>
 8002c2e:	0002      	movs	r2, r0
 8002c30:	69bb      	ldr	r3, [r7, #24]
 8002c32:	1ad3      	subs	r3, r2, r3
 8002c34:	2b02      	cmp	r3, #2
 8002c36:	d901      	bls.n	8002c3c <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 8002c38:	2303      	movs	r3, #3
 8002c3a:	e02c      	b.n	8002c96 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c3c:	4b18      	ldr	r3, [pc, #96]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	2380      	movs	r3, #128	; 0x80
 8002c42:	049b      	lsls	r3, r3, #18
 8002c44:	4013      	ands	r3, r2
 8002c46:	d1f0      	bne.n	8002c2a <HAL_RCC_OscConfig+0x5ae>
 8002c48:	e024      	b.n	8002c94 <HAL_RCC_OscConfig+0x618>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6a1b      	ldr	r3, [r3, #32]
 8002c4e:	2b01      	cmp	r3, #1
 8002c50:	d101      	bne.n	8002c56 <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 8002c52:	2301      	movs	r3, #1
 8002c54:	e01f      	b.n	8002c96 <HAL_RCC_OscConfig+0x61a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002c56:	4b12      	ldr	r3, [pc, #72]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002c5c:	4b10      	ldr	r3, [pc, #64]	; (8002ca0 <HAL_RCC_OscConfig+0x624>)
 8002c5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c60:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c62:	697a      	ldr	r2, [r7, #20]
 8002c64:	2380      	movs	r3, #128	; 0x80
 8002c66:	025b      	lsls	r3, r3, #9
 8002c68:	401a      	ands	r2, r3
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c6e:	429a      	cmp	r2, r3
 8002c70:	d10e      	bne.n	8002c90 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	220f      	movs	r2, #15
 8002c76:	401a      	ands	r2, r3
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c7c:	429a      	cmp	r2, r3
 8002c7e:	d107      	bne.n	8002c90 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002c80:	697a      	ldr	r2, [r7, #20]
 8002c82:	23f0      	movs	r3, #240	; 0xf0
 8002c84:	039b      	lsls	r3, r3, #14
 8002c86:	401a      	ands	r2, r3
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002c8c:	429a      	cmp	r2, r3
 8002c8e:	d001      	beq.n	8002c94 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	e000      	b.n	8002c96 <HAL_RCC_OscConfig+0x61a>
        }
      }
    }
  }

  return HAL_OK;
 8002c94:	2300      	movs	r3, #0
}
 8002c96:	0018      	movs	r0, r3
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	b008      	add	sp, #32
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	46c0      	nop			; (mov r8, r8)
 8002ca0:	40021000 	.word	0x40021000
 8002ca4:	00001388 	.word	0x00001388
 8002ca8:	efffffff 	.word	0xefffffff
 8002cac:	feffffff 	.word	0xfeffffff
 8002cb0:	ffc2ffff 	.word	0xffc2ffff

08002cb4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b084      	sub	sp, #16
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
 8002cbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d101      	bne.n	8002cc8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e0b3      	b.n	8002e30 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002cc8:	4b5b      	ldr	r3, [pc, #364]	; (8002e38 <HAL_RCC_ClockConfig+0x184>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	2201      	movs	r2, #1
 8002cce:	4013      	ands	r3, r2
 8002cd0:	683a      	ldr	r2, [r7, #0]
 8002cd2:	429a      	cmp	r2, r3
 8002cd4:	d911      	bls.n	8002cfa <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cd6:	4b58      	ldr	r3, [pc, #352]	; (8002e38 <HAL_RCC_ClockConfig+0x184>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	2201      	movs	r2, #1
 8002cdc:	4393      	bics	r3, r2
 8002cde:	0019      	movs	r1, r3
 8002ce0:	4b55      	ldr	r3, [pc, #340]	; (8002e38 <HAL_RCC_ClockConfig+0x184>)
 8002ce2:	683a      	ldr	r2, [r7, #0]
 8002ce4:	430a      	orrs	r2, r1
 8002ce6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ce8:	4b53      	ldr	r3, [pc, #332]	; (8002e38 <HAL_RCC_ClockConfig+0x184>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	2201      	movs	r2, #1
 8002cee:	4013      	ands	r3, r2
 8002cf0:	683a      	ldr	r2, [r7, #0]
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d001      	beq.n	8002cfa <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e09a      	b.n	8002e30 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	2202      	movs	r2, #2
 8002d00:	4013      	ands	r3, r2
 8002d02:	d015      	beq.n	8002d30 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	2204      	movs	r2, #4
 8002d0a:	4013      	ands	r3, r2
 8002d0c:	d006      	beq.n	8002d1c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002d0e:	4b4b      	ldr	r3, [pc, #300]	; (8002e3c <HAL_RCC_ClockConfig+0x188>)
 8002d10:	685a      	ldr	r2, [r3, #4]
 8002d12:	4b4a      	ldr	r3, [pc, #296]	; (8002e3c <HAL_RCC_ClockConfig+0x188>)
 8002d14:	21e0      	movs	r1, #224	; 0xe0
 8002d16:	00c9      	lsls	r1, r1, #3
 8002d18:	430a      	orrs	r2, r1
 8002d1a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d1c:	4b47      	ldr	r3, [pc, #284]	; (8002e3c <HAL_RCC_ClockConfig+0x188>)
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	22f0      	movs	r2, #240	; 0xf0
 8002d22:	4393      	bics	r3, r2
 8002d24:	0019      	movs	r1, r3
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	689a      	ldr	r2, [r3, #8]
 8002d2a:	4b44      	ldr	r3, [pc, #272]	; (8002e3c <HAL_RCC_ClockConfig+0x188>)
 8002d2c:	430a      	orrs	r2, r1
 8002d2e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	2201      	movs	r2, #1
 8002d36:	4013      	ands	r3, r2
 8002d38:	d040      	beq.n	8002dbc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	2b01      	cmp	r3, #1
 8002d40:	d107      	bne.n	8002d52 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d42:	4b3e      	ldr	r3, [pc, #248]	; (8002e3c <HAL_RCC_ClockConfig+0x188>)
 8002d44:	681a      	ldr	r2, [r3, #0]
 8002d46:	2380      	movs	r3, #128	; 0x80
 8002d48:	029b      	lsls	r3, r3, #10
 8002d4a:	4013      	ands	r3, r2
 8002d4c:	d114      	bne.n	8002d78 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e06e      	b.n	8002e30 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	685b      	ldr	r3, [r3, #4]
 8002d56:	2b02      	cmp	r3, #2
 8002d58:	d107      	bne.n	8002d6a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d5a:	4b38      	ldr	r3, [pc, #224]	; (8002e3c <HAL_RCC_ClockConfig+0x188>)
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	2380      	movs	r3, #128	; 0x80
 8002d60:	049b      	lsls	r3, r3, #18
 8002d62:	4013      	ands	r3, r2
 8002d64:	d108      	bne.n	8002d78 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	e062      	b.n	8002e30 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d6a:	4b34      	ldr	r3, [pc, #208]	; (8002e3c <HAL_RCC_ClockConfig+0x188>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	2202      	movs	r2, #2
 8002d70:	4013      	ands	r3, r2
 8002d72:	d101      	bne.n	8002d78 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002d74:	2301      	movs	r3, #1
 8002d76:	e05b      	b.n	8002e30 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d78:	4b30      	ldr	r3, [pc, #192]	; (8002e3c <HAL_RCC_ClockConfig+0x188>)
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	2203      	movs	r2, #3
 8002d7e:	4393      	bics	r3, r2
 8002d80:	0019      	movs	r1, r3
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	685a      	ldr	r2, [r3, #4]
 8002d86:	4b2d      	ldr	r3, [pc, #180]	; (8002e3c <HAL_RCC_ClockConfig+0x188>)
 8002d88:	430a      	orrs	r2, r1
 8002d8a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d8c:	f7fe feec 	bl	8001b68 <HAL_GetTick>
 8002d90:	0003      	movs	r3, r0
 8002d92:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d94:	e009      	b.n	8002daa <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d96:	f7fe fee7 	bl	8001b68 <HAL_GetTick>
 8002d9a:	0002      	movs	r2, r0
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	1ad3      	subs	r3, r2, r3
 8002da0:	4a27      	ldr	r2, [pc, #156]	; (8002e40 <HAL_RCC_ClockConfig+0x18c>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d901      	bls.n	8002daa <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8002da6:	2303      	movs	r3, #3
 8002da8:	e042      	b.n	8002e30 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002daa:	4b24      	ldr	r3, [pc, #144]	; (8002e3c <HAL_RCC_ClockConfig+0x188>)
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	220c      	movs	r2, #12
 8002db0:	401a      	ands	r2, r3
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	009b      	lsls	r3, r3, #2
 8002db8:	429a      	cmp	r2, r3
 8002dba:	d1ec      	bne.n	8002d96 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002dbc:	4b1e      	ldr	r3, [pc, #120]	; (8002e38 <HAL_RCC_ClockConfig+0x184>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	2201      	movs	r2, #1
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	683a      	ldr	r2, [r7, #0]
 8002dc6:	429a      	cmp	r2, r3
 8002dc8:	d211      	bcs.n	8002dee <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dca:	4b1b      	ldr	r3, [pc, #108]	; (8002e38 <HAL_RCC_ClockConfig+0x184>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	2201      	movs	r2, #1
 8002dd0:	4393      	bics	r3, r2
 8002dd2:	0019      	movs	r1, r3
 8002dd4:	4b18      	ldr	r3, [pc, #96]	; (8002e38 <HAL_RCC_ClockConfig+0x184>)
 8002dd6:	683a      	ldr	r2, [r7, #0]
 8002dd8:	430a      	orrs	r2, r1
 8002dda:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ddc:	4b16      	ldr	r3, [pc, #88]	; (8002e38 <HAL_RCC_ClockConfig+0x184>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	2201      	movs	r2, #1
 8002de2:	4013      	ands	r3, r2
 8002de4:	683a      	ldr	r2, [r7, #0]
 8002de6:	429a      	cmp	r2, r3
 8002de8:	d001      	beq.n	8002dee <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	e020      	b.n	8002e30 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	2204      	movs	r2, #4
 8002df4:	4013      	ands	r3, r2
 8002df6:	d009      	beq.n	8002e0c <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002df8:	4b10      	ldr	r3, [pc, #64]	; (8002e3c <HAL_RCC_ClockConfig+0x188>)
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	4a11      	ldr	r2, [pc, #68]	; (8002e44 <HAL_RCC_ClockConfig+0x190>)
 8002dfe:	4013      	ands	r3, r2
 8002e00:	0019      	movs	r1, r3
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	68da      	ldr	r2, [r3, #12]
 8002e06:	4b0d      	ldr	r3, [pc, #52]	; (8002e3c <HAL_RCC_ClockConfig+0x188>)
 8002e08:	430a      	orrs	r2, r1
 8002e0a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002e0c:	f000 f820 	bl	8002e50 <HAL_RCC_GetSysClockFreq>
 8002e10:	0001      	movs	r1, r0
 8002e12:	4b0a      	ldr	r3, [pc, #40]	; (8002e3c <HAL_RCC_ClockConfig+0x188>)
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	091b      	lsrs	r3, r3, #4
 8002e18:	220f      	movs	r2, #15
 8002e1a:	4013      	ands	r3, r2
 8002e1c:	4a0a      	ldr	r2, [pc, #40]	; (8002e48 <HAL_RCC_ClockConfig+0x194>)
 8002e1e:	5cd3      	ldrb	r3, [r2, r3]
 8002e20:	000a      	movs	r2, r1
 8002e22:	40da      	lsrs	r2, r3
 8002e24:	4b09      	ldr	r3, [pc, #36]	; (8002e4c <HAL_RCC_ClockConfig+0x198>)
 8002e26:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002e28:	2000      	movs	r0, #0
 8002e2a:	f7fe fe57 	bl	8001adc <HAL_InitTick>
  
  return HAL_OK;
 8002e2e:	2300      	movs	r3, #0
}
 8002e30:	0018      	movs	r0, r3
 8002e32:	46bd      	mov	sp, r7
 8002e34:	b004      	add	sp, #16
 8002e36:	bd80      	pop	{r7, pc}
 8002e38:	40022000 	.word	0x40022000
 8002e3c:	40021000 	.word	0x40021000
 8002e40:	00001388 	.word	0x00001388
 8002e44:	fffff8ff 	.word	0xfffff8ff
 8002e48:	08005634 	.word	0x08005634
 8002e4c:	20000004 	.word	0x20000004

08002e50 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e50:	b590      	push	{r4, r7, lr}
 8002e52:	b08f      	sub	sp, #60	; 0x3c
 8002e54:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002e56:	2314      	movs	r3, #20
 8002e58:	18fb      	adds	r3, r7, r3
 8002e5a:	4a2b      	ldr	r2, [pc, #172]	; (8002f08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e5c:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002e5e:	c313      	stmia	r3!, {r0, r1, r4}
 8002e60:	6812      	ldr	r2, [r2, #0]
 8002e62:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002e64:	1d3b      	adds	r3, r7, #4
 8002e66:	4a29      	ldr	r2, [pc, #164]	; (8002f0c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002e68:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002e6a:	c313      	stmia	r3!, {r0, r1, r4}
 8002e6c:	6812      	ldr	r2, [r2, #0]
 8002e6e:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002e70:	2300      	movs	r3, #0
 8002e72:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002e74:	2300      	movs	r3, #0
 8002e76:	62bb      	str	r3, [r7, #40]	; 0x28
 8002e78:	2300      	movs	r3, #0
 8002e7a:	637b      	str	r3, [r7, #52]	; 0x34
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8002e80:	2300      	movs	r3, #0
 8002e82:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002e84:	4b22      	ldr	r3, [pc, #136]	; (8002f10 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002e8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e8c:	220c      	movs	r2, #12
 8002e8e:	4013      	ands	r3, r2
 8002e90:	2b04      	cmp	r3, #4
 8002e92:	d002      	beq.n	8002e9a <HAL_RCC_GetSysClockFreq+0x4a>
 8002e94:	2b08      	cmp	r3, #8
 8002e96:	d003      	beq.n	8002ea0 <HAL_RCC_GetSysClockFreq+0x50>
 8002e98:	e02d      	b.n	8002ef6 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002e9a:	4b1e      	ldr	r3, [pc, #120]	; (8002f14 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002e9c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002e9e:	e02d      	b.n	8002efc <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002ea0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ea2:	0c9b      	lsrs	r3, r3, #18
 8002ea4:	220f      	movs	r2, #15
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	2214      	movs	r2, #20
 8002eaa:	18ba      	adds	r2, r7, r2
 8002eac:	5cd3      	ldrb	r3, [r2, r3]
 8002eae:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002eb0:	4b17      	ldr	r3, [pc, #92]	; (8002f10 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002eb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eb4:	220f      	movs	r2, #15
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	1d3a      	adds	r2, r7, #4
 8002eba:	5cd3      	ldrb	r3, [r2, r3]
 8002ebc:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002ebe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002ec0:	2380      	movs	r3, #128	; 0x80
 8002ec2:	025b      	lsls	r3, r3, #9
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	d009      	beq.n	8002edc <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002ec8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002eca:	4812      	ldr	r0, [pc, #72]	; (8002f14 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002ecc:	f7fd f924 	bl	8000118 <__udivsi3>
 8002ed0:	0003      	movs	r3, r0
 8002ed2:	001a      	movs	r2, r3
 8002ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ed6:	4353      	muls	r3, r2
 8002ed8:	637b      	str	r3, [r7, #52]	; 0x34
 8002eda:	e009      	b.n	8002ef0 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002edc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002ede:	000a      	movs	r2, r1
 8002ee0:	0152      	lsls	r2, r2, #5
 8002ee2:	1a52      	subs	r2, r2, r1
 8002ee4:	0193      	lsls	r3, r2, #6
 8002ee6:	1a9b      	subs	r3, r3, r2
 8002ee8:	00db      	lsls	r3, r3, #3
 8002eea:	185b      	adds	r3, r3, r1
 8002eec:	021b      	lsls	r3, r3, #8
 8002eee:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8002ef0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ef2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002ef4:	e002      	b.n	8002efc <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002ef6:	4b07      	ldr	r3, [pc, #28]	; (8002f14 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002ef8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002efa:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002efc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002efe:	0018      	movs	r0, r3
 8002f00:	46bd      	mov	sp, r7
 8002f02:	b00f      	add	sp, #60	; 0x3c
 8002f04:	bd90      	pop	{r4, r7, pc}
 8002f06:	46c0      	nop			; (mov r8, r8)
 8002f08:	08005614 	.word	0x08005614
 8002f0c:	08005624 	.word	0x08005624
 8002f10:	40021000 	.word	0x40021000
 8002f14:	007a1200 	.word	0x007a1200

08002f18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f1c:	4b02      	ldr	r3, [pc, #8]	; (8002f28 <HAL_RCC_GetHCLKFreq+0x10>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
}
 8002f20:	0018      	movs	r0, r3
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd80      	pop	{r7, pc}
 8002f26:	46c0      	nop			; (mov r8, r8)
 8002f28:	20000004 	.word	0x20000004

08002f2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002f30:	f7ff fff2 	bl	8002f18 <HAL_RCC_GetHCLKFreq>
 8002f34:	0001      	movs	r1, r0
 8002f36:	4b06      	ldr	r3, [pc, #24]	; (8002f50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	0a1b      	lsrs	r3, r3, #8
 8002f3c:	2207      	movs	r2, #7
 8002f3e:	4013      	ands	r3, r2
 8002f40:	4a04      	ldr	r2, [pc, #16]	; (8002f54 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002f42:	5cd3      	ldrb	r3, [r2, r3]
 8002f44:	40d9      	lsrs	r1, r3
 8002f46:	000b      	movs	r3, r1
}    
 8002f48:	0018      	movs	r0, r3
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	46c0      	nop			; (mov r8, r8)
 8002f50:	40021000 	.word	0x40021000
 8002f54:	08005644 	.word	0x08005644

08002f58 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b086      	sub	sp, #24
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002f60:	2300      	movs	r3, #0
 8002f62:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002f64:	2300      	movs	r3, #0
 8002f66:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681a      	ldr	r2, [r3, #0]
 8002f6c:	2380      	movs	r3, #128	; 0x80
 8002f6e:	025b      	lsls	r3, r3, #9
 8002f70:	4013      	ands	r3, r2
 8002f72:	d100      	bne.n	8002f76 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002f74:	e08f      	b.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002f76:	2317      	movs	r3, #23
 8002f78:	18fb      	adds	r3, r7, r3
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f7e:	4b57      	ldr	r3, [pc, #348]	; (80030dc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002f80:	69da      	ldr	r2, [r3, #28]
 8002f82:	2380      	movs	r3, #128	; 0x80
 8002f84:	055b      	lsls	r3, r3, #21
 8002f86:	4013      	ands	r3, r2
 8002f88:	d111      	bne.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002f8a:	4b54      	ldr	r3, [pc, #336]	; (80030dc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002f8c:	69da      	ldr	r2, [r3, #28]
 8002f8e:	4b53      	ldr	r3, [pc, #332]	; (80030dc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002f90:	2180      	movs	r1, #128	; 0x80
 8002f92:	0549      	lsls	r1, r1, #21
 8002f94:	430a      	orrs	r2, r1
 8002f96:	61da      	str	r2, [r3, #28]
 8002f98:	4b50      	ldr	r3, [pc, #320]	; (80030dc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002f9a:	69da      	ldr	r2, [r3, #28]
 8002f9c:	2380      	movs	r3, #128	; 0x80
 8002f9e:	055b      	lsls	r3, r3, #21
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	60bb      	str	r3, [r7, #8]
 8002fa4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fa6:	2317      	movs	r3, #23
 8002fa8:	18fb      	adds	r3, r7, r3
 8002faa:	2201      	movs	r2, #1
 8002fac:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fae:	4b4c      	ldr	r3, [pc, #304]	; (80030e0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002fb0:	681a      	ldr	r2, [r3, #0]
 8002fb2:	2380      	movs	r3, #128	; 0x80
 8002fb4:	005b      	lsls	r3, r3, #1
 8002fb6:	4013      	ands	r3, r2
 8002fb8:	d11a      	bne.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002fba:	4b49      	ldr	r3, [pc, #292]	; (80030e0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	4b48      	ldr	r3, [pc, #288]	; (80030e0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002fc0:	2180      	movs	r1, #128	; 0x80
 8002fc2:	0049      	lsls	r1, r1, #1
 8002fc4:	430a      	orrs	r2, r1
 8002fc6:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002fc8:	f7fe fdce 	bl	8001b68 <HAL_GetTick>
 8002fcc:	0003      	movs	r3, r0
 8002fce:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fd0:	e008      	b.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fd2:	f7fe fdc9 	bl	8001b68 <HAL_GetTick>
 8002fd6:	0002      	movs	r2, r0
 8002fd8:	693b      	ldr	r3, [r7, #16]
 8002fda:	1ad3      	subs	r3, r2, r3
 8002fdc:	2b64      	cmp	r3, #100	; 0x64
 8002fde:	d901      	bls.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 8002fe0:	2303      	movs	r3, #3
 8002fe2:	e077      	b.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fe4:	4b3e      	ldr	r3, [pc, #248]	; (80030e0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002fe6:	681a      	ldr	r2, [r3, #0]
 8002fe8:	2380      	movs	r3, #128	; 0x80
 8002fea:	005b      	lsls	r3, r3, #1
 8002fec:	4013      	ands	r3, r2
 8002fee:	d0f0      	beq.n	8002fd2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002ff0:	4b3a      	ldr	r3, [pc, #232]	; (80030dc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002ff2:	6a1a      	ldr	r2, [r3, #32]
 8002ff4:	23c0      	movs	r3, #192	; 0xc0
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d034      	beq.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x114>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	685a      	ldr	r2, [r3, #4]
 8003006:	23c0      	movs	r3, #192	; 0xc0
 8003008:	009b      	lsls	r3, r3, #2
 800300a:	4013      	ands	r3, r2
 800300c:	68fa      	ldr	r2, [r7, #12]
 800300e:	429a      	cmp	r2, r3
 8003010:	d02c      	beq.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003012:	4b32      	ldr	r3, [pc, #200]	; (80030dc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003014:	6a1b      	ldr	r3, [r3, #32]
 8003016:	4a33      	ldr	r2, [pc, #204]	; (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8003018:	4013      	ands	r3, r2
 800301a:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800301c:	4b2f      	ldr	r3, [pc, #188]	; (80030dc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800301e:	6a1a      	ldr	r2, [r3, #32]
 8003020:	4b2e      	ldr	r3, [pc, #184]	; (80030dc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003022:	2180      	movs	r1, #128	; 0x80
 8003024:	0249      	lsls	r1, r1, #9
 8003026:	430a      	orrs	r2, r1
 8003028:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800302a:	4b2c      	ldr	r3, [pc, #176]	; (80030dc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800302c:	6a1a      	ldr	r2, [r3, #32]
 800302e:	4b2b      	ldr	r3, [pc, #172]	; (80030dc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003030:	492d      	ldr	r1, [pc, #180]	; (80030e8 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8003032:	400a      	ands	r2, r1
 8003034:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003036:	4b29      	ldr	r3, [pc, #164]	; (80030dc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003038:	68fa      	ldr	r2, [r7, #12]
 800303a:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	2201      	movs	r2, #1
 8003040:	4013      	ands	r3, r2
 8003042:	d013      	beq.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003044:	f7fe fd90 	bl	8001b68 <HAL_GetTick>
 8003048:	0003      	movs	r3, r0
 800304a:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800304c:	e009      	b.n	8003062 <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800304e:	f7fe fd8b 	bl	8001b68 <HAL_GetTick>
 8003052:	0002      	movs	r2, r0
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	1ad3      	subs	r3, r2, r3
 8003058:	4a24      	ldr	r2, [pc, #144]	; (80030ec <HAL_RCCEx_PeriphCLKConfig+0x194>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d901      	bls.n	8003062 <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 800305e:	2303      	movs	r3, #3
 8003060:	e038      	b.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003062:	4b1e      	ldr	r3, [pc, #120]	; (80030dc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003064:	6a1b      	ldr	r3, [r3, #32]
 8003066:	2202      	movs	r2, #2
 8003068:	4013      	ands	r3, r2
 800306a:	d0f0      	beq.n	800304e <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800306c:	4b1b      	ldr	r3, [pc, #108]	; (80030dc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800306e:	6a1b      	ldr	r3, [r3, #32]
 8003070:	4a1c      	ldr	r2, [pc, #112]	; (80030e4 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8003072:	4013      	ands	r3, r2
 8003074:	0019      	movs	r1, r3
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	685a      	ldr	r2, [r3, #4]
 800307a:	4b18      	ldr	r3, [pc, #96]	; (80030dc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800307c:	430a      	orrs	r2, r1
 800307e:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003080:	2317      	movs	r3, #23
 8003082:	18fb      	adds	r3, r7, r3
 8003084:	781b      	ldrb	r3, [r3, #0]
 8003086:	2b01      	cmp	r3, #1
 8003088:	d105      	bne.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800308a:	4b14      	ldr	r3, [pc, #80]	; (80030dc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800308c:	69da      	ldr	r2, [r3, #28]
 800308e:	4b13      	ldr	r3, [pc, #76]	; (80030dc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003090:	4917      	ldr	r1, [pc, #92]	; (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8003092:	400a      	ands	r2, r1
 8003094:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	2201      	movs	r2, #1
 800309c:	4013      	ands	r3, r2
 800309e:	d009      	beq.n	80030b4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80030a0:	4b0e      	ldr	r3, [pc, #56]	; (80030dc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80030a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030a4:	2203      	movs	r2, #3
 80030a6:	4393      	bics	r3, r2
 80030a8:	0019      	movs	r1, r3
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	689a      	ldr	r2, [r3, #8]
 80030ae:	4b0b      	ldr	r3, [pc, #44]	; (80030dc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80030b0:	430a      	orrs	r2, r1
 80030b2:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	2220      	movs	r2, #32
 80030ba:	4013      	ands	r3, r2
 80030bc:	d009      	beq.n	80030d2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80030be:	4b07      	ldr	r3, [pc, #28]	; (80030dc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80030c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030c2:	2210      	movs	r2, #16
 80030c4:	4393      	bics	r3, r2
 80030c6:	0019      	movs	r1, r3
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	68da      	ldr	r2, [r3, #12]
 80030cc:	4b03      	ldr	r3, [pc, #12]	; (80030dc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80030ce:	430a      	orrs	r2, r1
 80030d0:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80030d2:	2300      	movs	r3, #0
}
 80030d4:	0018      	movs	r0, r3
 80030d6:	46bd      	mov	sp, r7
 80030d8:	b006      	add	sp, #24
 80030da:	bd80      	pop	{r7, pc}
 80030dc:	40021000 	.word	0x40021000
 80030e0:	40007000 	.word	0x40007000
 80030e4:	fffffcff 	.word	0xfffffcff
 80030e8:	fffeffff 	.word	0xfffeffff
 80030ec:	00001388 	.word	0x00001388
 80030f0:	efffffff 	.word	0xefffffff

080030f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b082      	sub	sp, #8
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d101      	bne.n	8003106 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003102:	2301      	movs	r3, #1
 8003104:	e044      	b.n	8003190 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800310a:	2b00      	cmp	r3, #0
 800310c:	d107      	bne.n	800311e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2270      	movs	r2, #112	; 0x70
 8003112:	2100      	movs	r1, #0
 8003114:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	0018      	movs	r0, r3
 800311a:	f7fe fad5 	bl	80016c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2224      	movs	r2, #36	; 0x24
 8003122:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	681a      	ldr	r2, [r3, #0]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	2101      	movs	r1, #1
 8003130:	438a      	bics	r2, r1
 8003132:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	0018      	movs	r0, r3
 8003138:	f000 fa18 	bl	800356c <UART_SetConfig>
 800313c:	0003      	movs	r3, r0
 800313e:	2b01      	cmp	r3, #1
 8003140:	d101      	bne.n	8003146 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	e024      	b.n	8003190 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800314a:	2b00      	cmp	r3, #0
 800314c:	d003      	beq.n	8003156 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	0018      	movs	r0, r3
 8003152:	f000 fb91 	bl	8003878 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	685a      	ldr	r2, [r3, #4]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	490d      	ldr	r1, [pc, #52]	; (8003198 <HAL_UART_Init+0xa4>)
 8003162:	400a      	ands	r2, r1
 8003164:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	689a      	ldr	r2, [r3, #8]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	2108      	movs	r1, #8
 8003172:	438a      	bics	r2, r1
 8003174:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	681a      	ldr	r2, [r3, #0]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	2101      	movs	r1, #1
 8003182:	430a      	orrs	r2, r1
 8003184:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	0018      	movs	r0, r3
 800318a:	f000 fc29 	bl	80039e0 <UART_CheckIdleState>
 800318e:	0003      	movs	r3, r0
}
 8003190:	0018      	movs	r0, r3
 8003192:	46bd      	mov	sp, r7
 8003194:	b002      	add	sp, #8
 8003196:	bd80      	pop	{r7, pc}
 8003198:	fffff7ff 	.word	0xfffff7ff

0800319c <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b082      	sub	sp, #8
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d101      	bne.n	80031ae <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	e028      	b.n	8003200 <HAL_UART_DeInit+0x64>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2224      	movs	r2, #36	; 0x24
 80031b2:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	2101      	movs	r1, #1
 80031c0:	438a      	bics	r2, r1
 80031c2:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	2200      	movs	r2, #0
 80031ca:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	2200      	movs	r2, #0
 80031d2:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	2200      	movs	r2, #0
 80031da:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	0018      	movs	r0, r3
 80031e0:	f7fe fb4e 	bl	8001880 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2200      	movs	r2, #0
 80031e8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->gState = HAL_UART_STATE_RESET;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2200      	movs	r2, #0
 80031ee:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_RESET;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2200      	movs	r2, #0
 80031f4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2270      	movs	r2, #112	; 0x70
 80031fa:	2100      	movs	r1, #0
 80031fc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80031fe:	2300      	movs	r3, #0
}
 8003200:	0018      	movs	r0, r3
 8003202:	46bd      	mov	sp, r7
 8003204:	b002      	add	sp, #8
 8003206:	bd80      	pop	{r7, pc}

08003208 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b08a      	sub	sp, #40	; 0x28
 800320c:	af02      	add	r7, sp, #8
 800320e:	60f8      	str	r0, [r7, #12]
 8003210:	60b9      	str	r1, [r7, #8]
 8003212:	603b      	str	r3, [r7, #0]
 8003214:	1dbb      	adds	r3, r7, #6
 8003216:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800321c:	2b20      	cmp	r3, #32
 800321e:	d000      	beq.n	8003222 <HAL_UART_Transmit+0x1a>
 8003220:	e095      	b.n	800334e <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 8003222:	68bb      	ldr	r3, [r7, #8]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d003      	beq.n	8003230 <HAL_UART_Transmit+0x28>
 8003228:	1dbb      	adds	r3, r7, #6
 800322a:	881b      	ldrh	r3, [r3, #0]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d101      	bne.n	8003234 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003230:	2301      	movs	r3, #1
 8003232:	e08d      	b.n	8003350 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	689a      	ldr	r2, [r3, #8]
 8003238:	2380      	movs	r3, #128	; 0x80
 800323a:	015b      	lsls	r3, r3, #5
 800323c:	429a      	cmp	r2, r3
 800323e:	d109      	bne.n	8003254 <HAL_UART_Transmit+0x4c>
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	691b      	ldr	r3, [r3, #16]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d105      	bne.n	8003254 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	2201      	movs	r2, #1
 800324c:	4013      	ands	r3, r2
 800324e:	d001      	beq.n	8003254 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8003250:	2301      	movs	r3, #1
 8003252:	e07d      	b.n	8003350 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2270      	movs	r2, #112	; 0x70
 8003258:	5c9b      	ldrb	r3, [r3, r2]
 800325a:	2b01      	cmp	r3, #1
 800325c:	d101      	bne.n	8003262 <HAL_UART_Transmit+0x5a>
 800325e:	2302      	movs	r3, #2
 8003260:	e076      	b.n	8003350 <HAL_UART_Transmit+0x148>
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	2270      	movs	r2, #112	; 0x70
 8003266:	2101      	movs	r1, #1
 8003268:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	2200      	movs	r2, #0
 800326e:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	2221      	movs	r2, #33	; 0x21
 8003274:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8003276:	f7fe fc77 	bl	8001b68 <HAL_GetTick>
 800327a:	0003      	movs	r3, r0
 800327c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	1dba      	adds	r2, r7, #6
 8003282:	2150      	movs	r1, #80	; 0x50
 8003284:	8812      	ldrh	r2, [r2, #0]
 8003286:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	1dba      	adds	r2, r7, #6
 800328c:	2152      	movs	r1, #82	; 0x52
 800328e:	8812      	ldrh	r2, [r2, #0]
 8003290:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	689a      	ldr	r2, [r3, #8]
 8003296:	2380      	movs	r3, #128	; 0x80
 8003298:	015b      	lsls	r3, r3, #5
 800329a:	429a      	cmp	r2, r3
 800329c:	d108      	bne.n	80032b0 <HAL_UART_Transmit+0xa8>
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	691b      	ldr	r3, [r3, #16]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d104      	bne.n	80032b0 <HAL_UART_Transmit+0xa8>
    {
      pdata8bits  = NULL;
 80032a6:	2300      	movs	r3, #0
 80032a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	61bb      	str	r3, [r7, #24]
 80032ae:	e003      	b.n	80032b8 <HAL_UART_Transmit+0xb0>
    }
    else
    {
      pdata8bits  = pData;
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80032b4:	2300      	movs	r3, #0
 80032b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80032b8:	e02d      	b.n	8003316 <HAL_UART_Transmit+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80032ba:	697a      	ldr	r2, [r7, #20]
 80032bc:	68f8      	ldr	r0, [r7, #12]
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	9300      	str	r3, [sp, #0]
 80032c2:	0013      	movs	r3, r2
 80032c4:	2200      	movs	r2, #0
 80032c6:	2180      	movs	r1, #128	; 0x80
 80032c8:	f000 fbd0 	bl	8003a6c <UART_WaitOnFlagUntilTimeout>
 80032cc:	1e03      	subs	r3, r0, #0
 80032ce:	d001      	beq.n	80032d4 <HAL_UART_Transmit+0xcc>
      {
        return HAL_TIMEOUT;
 80032d0:	2303      	movs	r3, #3
 80032d2:	e03d      	b.n	8003350 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 80032d4:	69fb      	ldr	r3, [r7, #28]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d10b      	bne.n	80032f2 <HAL_UART_Transmit+0xea>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80032da:	69bb      	ldr	r3, [r7, #24]
 80032dc:	881a      	ldrh	r2, [r3, #0]
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	05d2      	lsls	r2, r2, #23
 80032e4:	0dd2      	lsrs	r2, r2, #23
 80032e6:	b292      	uxth	r2, r2
 80032e8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80032ea:	69bb      	ldr	r3, [r7, #24]
 80032ec:	3302      	adds	r3, #2
 80032ee:	61bb      	str	r3, [r7, #24]
 80032f0:	e008      	b.n	8003304 <HAL_UART_Transmit+0xfc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80032f2:	69fb      	ldr	r3, [r7, #28]
 80032f4:	781a      	ldrb	r2, [r3, #0]
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	b292      	uxth	r2, r2
 80032fc:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	3301      	adds	r3, #1
 8003302:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	2252      	movs	r2, #82	; 0x52
 8003308:	5a9b      	ldrh	r3, [r3, r2]
 800330a:	b29b      	uxth	r3, r3
 800330c:	3b01      	subs	r3, #1
 800330e:	b299      	uxth	r1, r3
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2252      	movs	r2, #82	; 0x52
 8003314:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	2252      	movs	r2, #82	; 0x52
 800331a:	5a9b      	ldrh	r3, [r3, r2]
 800331c:	b29b      	uxth	r3, r3
 800331e:	2b00      	cmp	r3, #0
 8003320:	d1cb      	bne.n	80032ba <HAL_UART_Transmit+0xb2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003322:	697a      	ldr	r2, [r7, #20]
 8003324:	68f8      	ldr	r0, [r7, #12]
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	9300      	str	r3, [sp, #0]
 800332a:	0013      	movs	r3, r2
 800332c:	2200      	movs	r2, #0
 800332e:	2140      	movs	r1, #64	; 0x40
 8003330:	f000 fb9c 	bl	8003a6c <UART_WaitOnFlagUntilTimeout>
 8003334:	1e03      	subs	r3, r0, #0
 8003336:	d001      	beq.n	800333c <HAL_UART_Transmit+0x134>
    {
      return HAL_TIMEOUT;
 8003338:	2303      	movs	r3, #3
 800333a:	e009      	b.n	8003350 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2220      	movs	r2, #32
 8003340:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	2270      	movs	r2, #112	; 0x70
 8003346:	2100      	movs	r1, #0
 8003348:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800334a:	2300      	movs	r3, #0
 800334c:	e000      	b.n	8003350 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 800334e:	2302      	movs	r3, #2
  }
}
 8003350:	0018      	movs	r0, r3
 8003352:	46bd      	mov	sp, r7
 8003354:	b008      	add	sp, #32
 8003356:	bd80      	pop	{r7, pc}

08003358 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b084      	sub	sp, #16
 800335c:	af00      	add	r7, sp, #0
 800335e:	60f8      	str	r0, [r7, #12]
 8003360:	60b9      	str	r1, [r7, #8]
 8003362:	1dbb      	adds	r3, r7, #6
 8003364:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800336a:	2b20      	cmp	r3, #32
 800336c:	d000      	beq.n	8003370 <HAL_UART_Receive_DMA+0x18>
 800336e:	e07f      	b.n	8003470 <HAL_UART_Receive_DMA+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d003      	beq.n	800337e <HAL_UART_Receive_DMA+0x26>
 8003376:	1dbb      	adds	r3, r7, #6
 8003378:	881b      	ldrh	r3, [r3, #0]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d101      	bne.n	8003382 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800337e:	2301      	movs	r3, #1
 8003380:	e077      	b.n	8003472 <HAL_UART_Receive_DMA+0x11a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	689a      	ldr	r2, [r3, #8]
 8003386:	2380      	movs	r3, #128	; 0x80
 8003388:	015b      	lsls	r3, r3, #5
 800338a:	429a      	cmp	r2, r3
 800338c:	d109      	bne.n	80033a2 <HAL_UART_Receive_DMA+0x4a>
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	691b      	ldr	r3, [r3, #16]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d105      	bne.n	80033a2 <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003396:	68bb      	ldr	r3, [r7, #8]
 8003398:	2201      	movs	r2, #1
 800339a:	4013      	ands	r3, r2
 800339c:	d001      	beq.n	80033a2 <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	e067      	b.n	8003472 <HAL_UART_Receive_DMA+0x11a>
      }
    }

    __HAL_LOCK(huart);
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	2270      	movs	r2, #112	; 0x70
 80033a6:	5c9b      	ldrb	r3, [r3, r2]
 80033a8:	2b01      	cmp	r3, #1
 80033aa:	d101      	bne.n	80033b0 <HAL_UART_Receive_DMA+0x58>
 80033ac:	2302      	movs	r3, #2
 80033ae:	e060      	b.n	8003472 <HAL_UART_Receive_DMA+0x11a>
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	2270      	movs	r2, #112	; 0x70
 80033b4:	2101      	movs	r1, #1
 80033b6:	5499      	strb	r1, [r3, r2]

    huart->pRxBuffPtr = pData;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	68ba      	ldr	r2, [r7, #8]
 80033bc:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	1dba      	adds	r2, r7, #6
 80033c2:	2158      	movs	r1, #88	; 0x58
 80033c4:	8812      	ldrh	r2, [r2, #0]
 80033c6:	525a      	strh	r2, [r3, r1]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	2200      	movs	r2, #0
 80033cc:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	2222      	movs	r2, #34	; 0x22
 80033d2:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d02a      	beq.n	8003432 <HAL_UART_Receive_DMA+0xda>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80033e0:	4a26      	ldr	r2, [pc, #152]	; (800347c <HAL_UART_Receive_DMA+0x124>)
 80033e2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80033e8:	4a25      	ldr	r2, [pc, #148]	; (8003480 <HAL_UART_Receive_DMA+0x128>)
 80033ea:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80033f0:	4a24      	ldr	r2, [pc, #144]	; (8003484 <HAL_UART_Receive_DMA+0x12c>)
 80033f2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80033f8:	2200      	movs	r2, #0
 80033fa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	3324      	adds	r3, #36	; 0x24
 8003406:	0019      	movs	r1, r3
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800340c:	001a      	movs	r2, r3
 800340e:	1dbb      	adds	r3, r7, #6
 8003410:	881b      	ldrh	r3, [r3, #0]
 8003412:	f7fe fd44 	bl	8001e9e <HAL_DMA_Start_IT>
 8003416:	1e03      	subs	r3, r0, #0
 8003418:	d00b      	beq.n	8003432 <HAL_UART_Receive_DMA+0xda>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	2210      	movs	r2, #16
 800341e:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	2270      	movs	r2, #112	; 0x70
 8003424:	2100      	movs	r1, #0
 8003426:	5499      	strb	r1, [r3, r2]

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	2220      	movs	r2, #32
 800342c:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 800342e:	2301      	movs	r3, #1
 8003430:	e01f      	b.n	8003472 <HAL_UART_Receive_DMA+0x11a>
      }
    }
    __HAL_UNLOCK(huart);
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	2270      	movs	r2, #112	; 0x70
 8003436:	2100      	movs	r1, #0
 8003438:	5499      	strb	r1, [r3, r2]

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	681a      	ldr	r2, [r3, #0]
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	2180      	movs	r1, #128	; 0x80
 8003446:	0049      	lsls	r1, r1, #1
 8003448:	430a      	orrs	r2, r1
 800344a:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	689a      	ldr	r2, [r3, #8]
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	2101      	movs	r1, #1
 8003458:	430a      	orrs	r2, r1
 800345a:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	689a      	ldr	r2, [r3, #8]
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	2140      	movs	r1, #64	; 0x40
 8003468:	430a      	orrs	r2, r1
 800346a:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 800346c:	2300      	movs	r3, #0
 800346e:	e000      	b.n	8003472 <HAL_UART_Receive_DMA+0x11a>
  }
  else
  {
    return HAL_BUSY;
 8003470:	2302      	movs	r3, #2
  }
}
 8003472:	0018      	movs	r0, r3
 8003474:	46bd      	mov	sp, r7
 8003476:	b004      	add	sp, #16
 8003478:	bd80      	pop	{r7, pc}
 800347a:	46c0      	nop			; (mov r8, r8)
 800347c:	08003bd1 	.word	0x08003bd1
 8003480:	08003c39 	.word	0x08003c39
 8003484:	08003c57 	.word	0x08003c57

08003488 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b082      	sub	sp, #8
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	681a      	ldr	r2, [r3, #0]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4927      	ldr	r1, [pc, #156]	; (8003538 <HAL_UART_AbortReceive+0xb0>)
 800349c:	400a      	ands	r2, r1
 800349e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	689a      	ldr	r2, [r3, #8]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	2101      	movs	r1, #1
 80034ac:	438a      	bics	r2, r1
 80034ae:	609a      	str	r2, [r3, #8]

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	2240      	movs	r2, #64	; 0x40
 80034b8:	4013      	ands	r3, r2
 80034ba:	2b40      	cmp	r3, #64	; 0x40
 80034bc:	d123      	bne.n	8003506 <HAL_UART_AbortReceive+0x7e>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	689a      	ldr	r2, [r3, #8]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	2140      	movs	r1, #64	; 0x40
 80034ca:	438a      	bics	r2, r1
 80034cc:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d017      	beq.n	8003506 <HAL_UART_AbortReceive+0x7e>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80034da:	2200      	movs	r2, #0
 80034dc:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80034e2:	0018      	movs	r0, r3
 80034e4:	f7fe fd41 	bl	8001f6a <HAL_DMA_Abort>
 80034e8:	1e03      	subs	r3, r0, #0
 80034ea:	d00c      	beq.n	8003506 <HAL_UART_AbortReceive+0x7e>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80034f0:	0018      	movs	r0, r3
 80034f2:	f7fe fe14 	bl	800211e <HAL_DMA_GetError>
 80034f6:	0003      	movs	r3, r0
 80034f8:	2b20      	cmp	r3, #32
 80034fa:	d104      	bne.n	8003506 <HAL_UART_AbortReceive+0x7e>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2210      	movs	r2, #16
 8003500:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8003502:	2303      	movs	r3, #3
 8003504:	e013      	b.n	800352e <HAL_UART_AbortReceive+0xa6>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	225a      	movs	r2, #90	; 0x5a
 800350a:	2100      	movs	r1, #0
 800350c:	5299      	strh	r1, [r3, r2]

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	220f      	movs	r2, #15
 8003514:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	699a      	ldr	r2, [r3, #24]
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	2108      	movs	r1, #8
 8003522:	430a      	orrs	r2, r1
 8003524:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2220      	movs	r2, #32
 800352a:	679a      	str	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800352c:	2300      	movs	r3, #0
}
 800352e:	0018      	movs	r0, r3
 8003530:	46bd      	mov	sp, r7
 8003532:	b002      	add	sp, #8
 8003534:	bd80      	pop	{r7, pc}
 8003536:	46c0      	nop			; (mov r8, r8)
 8003538:	fffffedf 	.word	0xfffffedf

0800353c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b082      	sub	sp, #8
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8003544:	46c0      	nop			; (mov r8, r8)
 8003546:	46bd      	mov	sp, r7
 8003548:	b002      	add	sp, #8
 800354a:	bd80      	pop	{r7, pc}

0800354c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b082      	sub	sp, #8
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8003554:	46c0      	nop			; (mov r8, r8)
 8003556:	46bd      	mov	sp, r7
 8003558:	b002      	add	sp, #8
 800355a:	bd80      	pop	{r7, pc}

0800355c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b082      	sub	sp, #8
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003564:	46c0      	nop			; (mov r8, r8)
 8003566:	46bd      	mov	sp, r7
 8003568:	b002      	add	sp, #8
 800356a:	bd80      	pop	{r7, pc}

0800356c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b088      	sub	sp, #32
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8003574:	2300      	movs	r3, #0
 8003576:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8003578:	2317      	movs	r3, #23
 800357a:	18fb      	adds	r3, r7, r3
 800357c:	2200      	movs	r2, #0
 800357e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	689a      	ldr	r2, [r3, #8]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	691b      	ldr	r3, [r3, #16]
 8003588:	431a      	orrs	r2, r3
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	695b      	ldr	r3, [r3, #20]
 800358e:	431a      	orrs	r2, r3
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	69db      	ldr	r3, [r3, #28]
 8003594:	4313      	orrs	r3, r2
 8003596:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4aad      	ldr	r2, [pc, #692]	; (8003854 <UART_SetConfig+0x2e8>)
 80035a0:	4013      	ands	r3, r2
 80035a2:	0019      	movs	r1, r3
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	693a      	ldr	r2, [r7, #16]
 80035aa:	430a      	orrs	r2, r1
 80035ac:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	4aa8      	ldr	r2, [pc, #672]	; (8003858 <UART_SetConfig+0x2ec>)
 80035b6:	4013      	ands	r3, r2
 80035b8:	0019      	movs	r1, r3
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	68da      	ldr	r2, [r3, #12]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	430a      	orrs	r2, r1
 80035c4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	699b      	ldr	r3, [r3, #24]
 80035ca:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6a1b      	ldr	r3, [r3, #32]
 80035d0:	693a      	ldr	r2, [r7, #16]
 80035d2:	4313      	orrs	r3, r2
 80035d4:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	4a9f      	ldr	r2, [pc, #636]	; (800385c <UART_SetConfig+0x2f0>)
 80035de:	4013      	ands	r3, r2
 80035e0:	0019      	movs	r1, r3
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	693a      	ldr	r2, [r7, #16]
 80035e8:	430a      	orrs	r2, r1
 80035ea:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a9b      	ldr	r2, [pc, #620]	; (8003860 <UART_SetConfig+0x2f4>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d125      	bne.n	8003642 <UART_SetConfig+0xd6>
 80035f6:	4b9b      	ldr	r3, [pc, #620]	; (8003864 <UART_SetConfig+0x2f8>)
 80035f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035fa:	2203      	movs	r2, #3
 80035fc:	4013      	ands	r3, r2
 80035fe:	2b01      	cmp	r3, #1
 8003600:	d00f      	beq.n	8003622 <UART_SetConfig+0xb6>
 8003602:	d304      	bcc.n	800360e <UART_SetConfig+0xa2>
 8003604:	2b02      	cmp	r3, #2
 8003606:	d011      	beq.n	800362c <UART_SetConfig+0xc0>
 8003608:	2b03      	cmp	r3, #3
 800360a:	d005      	beq.n	8003618 <UART_SetConfig+0xac>
 800360c:	e013      	b.n	8003636 <UART_SetConfig+0xca>
 800360e:	231f      	movs	r3, #31
 8003610:	18fb      	adds	r3, r7, r3
 8003612:	2200      	movs	r2, #0
 8003614:	701a      	strb	r2, [r3, #0]
 8003616:	e022      	b.n	800365e <UART_SetConfig+0xf2>
 8003618:	231f      	movs	r3, #31
 800361a:	18fb      	adds	r3, r7, r3
 800361c:	2202      	movs	r2, #2
 800361e:	701a      	strb	r2, [r3, #0]
 8003620:	e01d      	b.n	800365e <UART_SetConfig+0xf2>
 8003622:	231f      	movs	r3, #31
 8003624:	18fb      	adds	r3, r7, r3
 8003626:	2204      	movs	r2, #4
 8003628:	701a      	strb	r2, [r3, #0]
 800362a:	e018      	b.n	800365e <UART_SetConfig+0xf2>
 800362c:	231f      	movs	r3, #31
 800362e:	18fb      	adds	r3, r7, r3
 8003630:	2208      	movs	r2, #8
 8003632:	701a      	strb	r2, [r3, #0]
 8003634:	e013      	b.n	800365e <UART_SetConfig+0xf2>
 8003636:	231f      	movs	r3, #31
 8003638:	18fb      	adds	r3, r7, r3
 800363a:	2210      	movs	r2, #16
 800363c:	701a      	strb	r2, [r3, #0]
 800363e:	46c0      	nop			; (mov r8, r8)
 8003640:	e00d      	b.n	800365e <UART_SetConfig+0xf2>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a88      	ldr	r2, [pc, #544]	; (8003868 <UART_SetConfig+0x2fc>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d104      	bne.n	8003656 <UART_SetConfig+0xea>
 800364c:	231f      	movs	r3, #31
 800364e:	18fb      	adds	r3, r7, r3
 8003650:	2200      	movs	r2, #0
 8003652:	701a      	strb	r2, [r3, #0]
 8003654:	e003      	b.n	800365e <UART_SetConfig+0xf2>
 8003656:	231f      	movs	r3, #31
 8003658:	18fb      	adds	r3, r7, r3
 800365a:	2210      	movs	r2, #16
 800365c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	69da      	ldr	r2, [r3, #28]
 8003662:	2380      	movs	r3, #128	; 0x80
 8003664:	021b      	lsls	r3, r3, #8
 8003666:	429a      	cmp	r2, r3
 8003668:	d000      	beq.n	800366c <UART_SetConfig+0x100>
 800366a:	e07d      	b.n	8003768 <UART_SetConfig+0x1fc>
  {
    switch (clocksource)
 800366c:	231f      	movs	r3, #31
 800366e:	18fb      	adds	r3, r7, r3
 8003670:	781b      	ldrb	r3, [r3, #0]
 8003672:	2b02      	cmp	r3, #2
 8003674:	d01c      	beq.n	80036b0 <UART_SetConfig+0x144>
 8003676:	dc02      	bgt.n	800367e <UART_SetConfig+0x112>
 8003678:	2b00      	cmp	r3, #0
 800367a:	d005      	beq.n	8003688 <UART_SetConfig+0x11c>
 800367c:	e04b      	b.n	8003716 <UART_SetConfig+0x1aa>
 800367e:	2b04      	cmp	r3, #4
 8003680:	d025      	beq.n	80036ce <UART_SetConfig+0x162>
 8003682:	2b08      	cmp	r3, #8
 8003684:	d037      	beq.n	80036f6 <UART_SetConfig+0x18a>
 8003686:	e046      	b.n	8003716 <UART_SetConfig+0x1aa>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003688:	f7ff fc50 	bl	8002f2c <HAL_RCC_GetPCLK1Freq>
 800368c:	0003      	movs	r3, r0
 800368e:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	005a      	lsls	r2, r3, #1
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	085b      	lsrs	r3, r3, #1
 800369a:	18d2      	adds	r2, r2, r3
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	0019      	movs	r1, r3
 80036a2:	0010      	movs	r0, r2
 80036a4:	f7fc fd38 	bl	8000118 <__udivsi3>
 80036a8:	0003      	movs	r3, r0
 80036aa:	b29b      	uxth	r3, r3
 80036ac:	61bb      	str	r3, [r7, #24]
        break;
 80036ae:	e037      	b.n	8003720 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	085b      	lsrs	r3, r3, #1
 80036b6:	4a6d      	ldr	r2, [pc, #436]	; (800386c <UART_SetConfig+0x300>)
 80036b8:	189a      	adds	r2, r3, r2
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	0019      	movs	r1, r3
 80036c0:	0010      	movs	r0, r2
 80036c2:	f7fc fd29 	bl	8000118 <__udivsi3>
 80036c6:	0003      	movs	r3, r0
 80036c8:	b29b      	uxth	r3, r3
 80036ca:	61bb      	str	r3, [r7, #24]
        break;
 80036cc:	e028      	b.n	8003720 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80036ce:	f7ff fbbf 	bl	8002e50 <HAL_RCC_GetSysClockFreq>
 80036d2:	0003      	movs	r3, r0
 80036d4:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	005a      	lsls	r2, r3, #1
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	085b      	lsrs	r3, r3, #1
 80036e0:	18d2      	adds	r2, r2, r3
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	0019      	movs	r1, r3
 80036e8:	0010      	movs	r0, r2
 80036ea:	f7fc fd15 	bl	8000118 <__udivsi3>
 80036ee:	0003      	movs	r3, r0
 80036f0:	b29b      	uxth	r3, r3
 80036f2:	61bb      	str	r3, [r7, #24]
        break;
 80036f4:	e014      	b.n	8003720 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	085b      	lsrs	r3, r3, #1
 80036fc:	2280      	movs	r2, #128	; 0x80
 80036fe:	0252      	lsls	r2, r2, #9
 8003700:	189a      	adds	r2, r3, r2
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	0019      	movs	r1, r3
 8003708:	0010      	movs	r0, r2
 800370a:	f7fc fd05 	bl	8000118 <__udivsi3>
 800370e:	0003      	movs	r3, r0
 8003710:	b29b      	uxth	r3, r3
 8003712:	61bb      	str	r3, [r7, #24]
        break;
 8003714:	e004      	b.n	8003720 <UART_SetConfig+0x1b4>
      default:
        ret = HAL_ERROR;
 8003716:	2317      	movs	r3, #23
 8003718:	18fb      	adds	r3, r7, r3
 800371a:	2201      	movs	r2, #1
 800371c:	701a      	strb	r2, [r3, #0]
        break;
 800371e:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003720:	69bb      	ldr	r3, [r7, #24]
 8003722:	2b0f      	cmp	r3, #15
 8003724:	d91b      	bls.n	800375e <UART_SetConfig+0x1f2>
 8003726:	69bb      	ldr	r3, [r7, #24]
 8003728:	4a51      	ldr	r2, [pc, #324]	; (8003870 <UART_SetConfig+0x304>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d817      	bhi.n	800375e <UART_SetConfig+0x1f2>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800372e:	69bb      	ldr	r3, [r7, #24]
 8003730:	b29a      	uxth	r2, r3
 8003732:	200a      	movs	r0, #10
 8003734:	183b      	adds	r3, r7, r0
 8003736:	210f      	movs	r1, #15
 8003738:	438a      	bics	r2, r1
 800373a:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800373c:	69bb      	ldr	r3, [r7, #24]
 800373e:	085b      	lsrs	r3, r3, #1
 8003740:	b29b      	uxth	r3, r3
 8003742:	2207      	movs	r2, #7
 8003744:	4013      	ands	r3, r2
 8003746:	b299      	uxth	r1, r3
 8003748:	183b      	adds	r3, r7, r0
 800374a:	183a      	adds	r2, r7, r0
 800374c:	8812      	ldrh	r2, [r2, #0]
 800374e:	430a      	orrs	r2, r1
 8003750:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	183a      	adds	r2, r7, r0
 8003758:	8812      	ldrh	r2, [r2, #0]
 800375a:	60da      	str	r2, [r3, #12]
 800375c:	e06c      	b.n	8003838 <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 800375e:	2317      	movs	r3, #23
 8003760:	18fb      	adds	r3, r7, r3
 8003762:	2201      	movs	r2, #1
 8003764:	701a      	strb	r2, [r3, #0]
 8003766:	e067      	b.n	8003838 <UART_SetConfig+0x2cc>
    }
  }
  else
  {
    switch (clocksource)
 8003768:	231f      	movs	r3, #31
 800376a:	18fb      	adds	r3, r7, r3
 800376c:	781b      	ldrb	r3, [r3, #0]
 800376e:	2b02      	cmp	r3, #2
 8003770:	d01b      	beq.n	80037aa <UART_SetConfig+0x23e>
 8003772:	dc02      	bgt.n	800377a <UART_SetConfig+0x20e>
 8003774:	2b00      	cmp	r3, #0
 8003776:	d005      	beq.n	8003784 <UART_SetConfig+0x218>
 8003778:	e049      	b.n	800380e <UART_SetConfig+0x2a2>
 800377a:	2b04      	cmp	r3, #4
 800377c:	d024      	beq.n	80037c8 <UART_SetConfig+0x25c>
 800377e:	2b08      	cmp	r3, #8
 8003780:	d035      	beq.n	80037ee <UART_SetConfig+0x282>
 8003782:	e044      	b.n	800380e <UART_SetConfig+0x2a2>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003784:	f7ff fbd2 	bl	8002f2c <HAL_RCC_GetPCLK1Freq>
 8003788:	0003      	movs	r3, r0
 800378a:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	085a      	lsrs	r2, r3, #1
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	18d2      	adds	r2, r2, r3
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	0019      	movs	r1, r3
 800379c:	0010      	movs	r0, r2
 800379e:	f7fc fcbb 	bl	8000118 <__udivsi3>
 80037a2:	0003      	movs	r3, r0
 80037a4:	b29b      	uxth	r3, r3
 80037a6:	61bb      	str	r3, [r7, #24]
        break;
 80037a8:	e036      	b.n	8003818 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	085b      	lsrs	r3, r3, #1
 80037b0:	4a30      	ldr	r2, [pc, #192]	; (8003874 <UART_SetConfig+0x308>)
 80037b2:	189a      	adds	r2, r3, r2
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	0019      	movs	r1, r3
 80037ba:	0010      	movs	r0, r2
 80037bc:	f7fc fcac 	bl	8000118 <__udivsi3>
 80037c0:	0003      	movs	r3, r0
 80037c2:	b29b      	uxth	r3, r3
 80037c4:	61bb      	str	r3, [r7, #24]
        break;
 80037c6:	e027      	b.n	8003818 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80037c8:	f7ff fb42 	bl	8002e50 <HAL_RCC_GetSysClockFreq>
 80037cc:	0003      	movs	r3, r0
 80037ce:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	085a      	lsrs	r2, r3, #1
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	18d2      	adds	r2, r2, r3
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	0019      	movs	r1, r3
 80037e0:	0010      	movs	r0, r2
 80037e2:	f7fc fc99 	bl	8000118 <__udivsi3>
 80037e6:	0003      	movs	r3, r0
 80037e8:	b29b      	uxth	r3, r3
 80037ea:	61bb      	str	r3, [r7, #24]
        break;
 80037ec:	e014      	b.n	8003818 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	085b      	lsrs	r3, r3, #1
 80037f4:	2280      	movs	r2, #128	; 0x80
 80037f6:	0212      	lsls	r2, r2, #8
 80037f8:	189a      	adds	r2, r3, r2
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	0019      	movs	r1, r3
 8003800:	0010      	movs	r0, r2
 8003802:	f7fc fc89 	bl	8000118 <__udivsi3>
 8003806:	0003      	movs	r3, r0
 8003808:	b29b      	uxth	r3, r3
 800380a:	61bb      	str	r3, [r7, #24]
        break;
 800380c:	e004      	b.n	8003818 <UART_SetConfig+0x2ac>
      default:
        ret = HAL_ERROR;
 800380e:	2317      	movs	r3, #23
 8003810:	18fb      	adds	r3, r7, r3
 8003812:	2201      	movs	r2, #1
 8003814:	701a      	strb	r2, [r3, #0]
        break;
 8003816:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003818:	69bb      	ldr	r3, [r7, #24]
 800381a:	2b0f      	cmp	r3, #15
 800381c:	d908      	bls.n	8003830 <UART_SetConfig+0x2c4>
 800381e:	69bb      	ldr	r3, [r7, #24]
 8003820:	4a13      	ldr	r2, [pc, #76]	; (8003870 <UART_SetConfig+0x304>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d804      	bhi.n	8003830 <UART_SetConfig+0x2c4>
    {
      huart->Instance->BRR = usartdiv;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	69ba      	ldr	r2, [r7, #24]
 800382c:	60da      	str	r2, [r3, #12]
 800382e:	e003      	b.n	8003838 <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 8003830:	2317      	movs	r3, #23
 8003832:	18fb      	adds	r3, r7, r3
 8003834:	2201      	movs	r2, #1
 8003836:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2200      	movs	r2, #0
 800383c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2200      	movs	r2, #0
 8003842:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8003844:	2317      	movs	r3, #23
 8003846:	18fb      	adds	r3, r7, r3
 8003848:	781b      	ldrb	r3, [r3, #0]
}
 800384a:	0018      	movs	r0, r3
 800384c:	46bd      	mov	sp, r7
 800384e:	b008      	add	sp, #32
 8003850:	bd80      	pop	{r7, pc}
 8003852:	46c0      	nop			; (mov r8, r8)
 8003854:	ffff69f3 	.word	0xffff69f3
 8003858:	ffffcfff 	.word	0xffffcfff
 800385c:	fffff4ff 	.word	0xfffff4ff
 8003860:	40013800 	.word	0x40013800
 8003864:	40021000 	.word	0x40021000
 8003868:	40004400 	.word	0x40004400
 800386c:	00f42400 	.word	0x00f42400
 8003870:	0000ffff 	.word	0x0000ffff
 8003874:	007a1200 	.word	0x007a1200

08003878 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b082      	sub	sp, #8
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003884:	2201      	movs	r2, #1
 8003886:	4013      	ands	r3, r2
 8003888:	d00b      	beq.n	80038a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	4a4a      	ldr	r2, [pc, #296]	; (80039bc <UART_AdvFeatureConfig+0x144>)
 8003892:	4013      	ands	r3, r2
 8003894:	0019      	movs	r1, r3
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	430a      	orrs	r2, r1
 80038a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a6:	2202      	movs	r2, #2
 80038a8:	4013      	ands	r3, r2
 80038aa:	d00b      	beq.n	80038c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	4a43      	ldr	r2, [pc, #268]	; (80039c0 <UART_AdvFeatureConfig+0x148>)
 80038b4:	4013      	ands	r3, r2
 80038b6:	0019      	movs	r1, r3
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	430a      	orrs	r2, r1
 80038c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038c8:	2204      	movs	r2, #4
 80038ca:	4013      	ands	r3, r2
 80038cc:	d00b      	beq.n	80038e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	4a3b      	ldr	r2, [pc, #236]	; (80039c4 <UART_AdvFeatureConfig+0x14c>)
 80038d6:	4013      	ands	r3, r2
 80038d8:	0019      	movs	r1, r3
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	430a      	orrs	r2, r1
 80038e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ea:	2208      	movs	r2, #8
 80038ec:	4013      	ands	r3, r2
 80038ee:	d00b      	beq.n	8003908 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	4a34      	ldr	r2, [pc, #208]	; (80039c8 <UART_AdvFeatureConfig+0x150>)
 80038f8:	4013      	ands	r3, r2
 80038fa:	0019      	movs	r1, r3
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	430a      	orrs	r2, r1
 8003906:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800390c:	2210      	movs	r2, #16
 800390e:	4013      	ands	r3, r2
 8003910:	d00b      	beq.n	800392a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	689b      	ldr	r3, [r3, #8]
 8003918:	4a2c      	ldr	r2, [pc, #176]	; (80039cc <UART_AdvFeatureConfig+0x154>)
 800391a:	4013      	ands	r3, r2
 800391c:	0019      	movs	r1, r3
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	430a      	orrs	r2, r1
 8003928:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800392e:	2220      	movs	r2, #32
 8003930:	4013      	ands	r3, r2
 8003932:	d00b      	beq.n	800394c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	689b      	ldr	r3, [r3, #8]
 800393a:	4a25      	ldr	r2, [pc, #148]	; (80039d0 <UART_AdvFeatureConfig+0x158>)
 800393c:	4013      	ands	r3, r2
 800393e:	0019      	movs	r1, r3
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	430a      	orrs	r2, r1
 800394a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003950:	2240      	movs	r2, #64	; 0x40
 8003952:	4013      	ands	r3, r2
 8003954:	d01d      	beq.n	8003992 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	4a1d      	ldr	r2, [pc, #116]	; (80039d4 <UART_AdvFeatureConfig+0x15c>)
 800395e:	4013      	ands	r3, r2
 8003960:	0019      	movs	r1, r3
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	430a      	orrs	r2, r1
 800396c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003972:	2380      	movs	r3, #128	; 0x80
 8003974:	035b      	lsls	r3, r3, #13
 8003976:	429a      	cmp	r2, r3
 8003978:	d10b      	bne.n	8003992 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	4a15      	ldr	r2, [pc, #84]	; (80039d8 <UART_AdvFeatureConfig+0x160>)
 8003982:	4013      	ands	r3, r2
 8003984:	0019      	movs	r1, r3
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	430a      	orrs	r2, r1
 8003990:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003996:	2280      	movs	r2, #128	; 0x80
 8003998:	4013      	ands	r3, r2
 800399a:	d00b      	beq.n	80039b4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	4a0e      	ldr	r2, [pc, #56]	; (80039dc <UART_AdvFeatureConfig+0x164>)
 80039a4:	4013      	ands	r3, r2
 80039a6:	0019      	movs	r1, r3
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	430a      	orrs	r2, r1
 80039b2:	605a      	str	r2, [r3, #4]
  }
}
 80039b4:	46c0      	nop			; (mov r8, r8)
 80039b6:	46bd      	mov	sp, r7
 80039b8:	b002      	add	sp, #8
 80039ba:	bd80      	pop	{r7, pc}
 80039bc:	fffdffff 	.word	0xfffdffff
 80039c0:	fffeffff 	.word	0xfffeffff
 80039c4:	fffbffff 	.word	0xfffbffff
 80039c8:	ffff7fff 	.word	0xffff7fff
 80039cc:	ffffefff 	.word	0xffffefff
 80039d0:	ffffdfff 	.word	0xffffdfff
 80039d4:	ffefffff 	.word	0xffefffff
 80039d8:	ff9fffff 	.word	0xff9fffff
 80039dc:	fff7ffff 	.word	0xfff7ffff

080039e0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b086      	sub	sp, #24
 80039e4:	af02      	add	r7, sp, #8
 80039e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2200      	movs	r2, #0
 80039ec:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80039ee:	f7fe f8bb 	bl	8001b68 <HAL_GetTick>
 80039f2:	0003      	movs	r3, r0
 80039f4:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	2208      	movs	r2, #8
 80039fe:	4013      	ands	r3, r2
 8003a00:	2b08      	cmp	r3, #8
 8003a02:	d10d      	bne.n	8003a20 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003a04:	68fa      	ldr	r2, [r7, #12]
 8003a06:	2380      	movs	r3, #128	; 0x80
 8003a08:	0399      	lsls	r1, r3, #14
 8003a0a:	6878      	ldr	r0, [r7, #4]
 8003a0c:	4b16      	ldr	r3, [pc, #88]	; (8003a68 <UART_CheckIdleState+0x88>)
 8003a0e:	9300      	str	r3, [sp, #0]
 8003a10:	0013      	movs	r3, r2
 8003a12:	2200      	movs	r2, #0
 8003a14:	f000 f82a 	bl	8003a6c <UART_WaitOnFlagUntilTimeout>
 8003a18:	1e03      	subs	r3, r0, #0
 8003a1a:	d001      	beq.n	8003a20 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003a1c:	2303      	movs	r3, #3
 8003a1e:	e01f      	b.n	8003a60 <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	2204      	movs	r2, #4
 8003a28:	4013      	ands	r3, r2
 8003a2a:	2b04      	cmp	r3, #4
 8003a2c:	d10d      	bne.n	8003a4a <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003a2e:	68fa      	ldr	r2, [r7, #12]
 8003a30:	2380      	movs	r3, #128	; 0x80
 8003a32:	03d9      	lsls	r1, r3, #15
 8003a34:	6878      	ldr	r0, [r7, #4]
 8003a36:	4b0c      	ldr	r3, [pc, #48]	; (8003a68 <UART_CheckIdleState+0x88>)
 8003a38:	9300      	str	r3, [sp, #0]
 8003a3a:	0013      	movs	r3, r2
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	f000 f815 	bl	8003a6c <UART_WaitOnFlagUntilTimeout>
 8003a42:	1e03      	subs	r3, r0, #0
 8003a44:	d001      	beq.n	8003a4a <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003a46:	2303      	movs	r3, #3
 8003a48:	e00a      	b.n	8003a60 <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2220      	movs	r2, #32
 8003a4e:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2220      	movs	r2, #32
 8003a54:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2270      	movs	r2, #112	; 0x70
 8003a5a:	2100      	movs	r1, #0
 8003a5c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003a5e:	2300      	movs	r3, #0
}
 8003a60:	0018      	movs	r0, r3
 8003a62:	46bd      	mov	sp, r7
 8003a64:	b004      	add	sp, #16
 8003a66:	bd80      	pop	{r7, pc}
 8003a68:	01ffffff 	.word	0x01ffffff

08003a6c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b084      	sub	sp, #16
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	60f8      	str	r0, [r7, #12]
 8003a74:	60b9      	str	r1, [r7, #8]
 8003a76:	603b      	str	r3, [r7, #0]
 8003a78:	1dfb      	adds	r3, r7, #7
 8003a7a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a7c:	e05d      	b.n	8003b3a <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a7e:	69bb      	ldr	r3, [r7, #24]
 8003a80:	3301      	adds	r3, #1
 8003a82:	d05a      	beq.n	8003b3a <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a84:	f7fe f870 	bl	8001b68 <HAL_GetTick>
 8003a88:	0002      	movs	r2, r0
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	1ad3      	subs	r3, r2, r3
 8003a8e:	69ba      	ldr	r2, [r7, #24]
 8003a90:	429a      	cmp	r2, r3
 8003a92:	d302      	bcc.n	8003a9a <UART_WaitOnFlagUntilTimeout+0x2e>
 8003a94:	69bb      	ldr	r3, [r7, #24]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d11b      	bne.n	8003ad2 <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	681a      	ldr	r2, [r3, #0]
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	492f      	ldr	r1, [pc, #188]	; (8003b64 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8003aa6:	400a      	ands	r2, r1
 8003aa8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	689a      	ldr	r2, [r3, #8]
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	2101      	movs	r1, #1
 8003ab6:	438a      	bics	r2, r1
 8003ab8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	2220      	movs	r2, #32
 8003abe:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	2220      	movs	r2, #32
 8003ac4:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2270      	movs	r2, #112	; 0x70
 8003aca:	2100      	movs	r1, #0
 8003acc:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003ace:	2303      	movs	r3, #3
 8003ad0:	e043      	b.n	8003b5a <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	2204      	movs	r2, #4
 8003ada:	4013      	ands	r3, r2
 8003adc:	d02d      	beq.n	8003b3a <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	69da      	ldr	r2, [r3, #28]
 8003ae4:	2380      	movs	r3, #128	; 0x80
 8003ae6:	011b      	lsls	r3, r3, #4
 8003ae8:	401a      	ands	r2, r3
 8003aea:	2380      	movs	r3, #128	; 0x80
 8003aec:	011b      	lsls	r3, r3, #4
 8003aee:	429a      	cmp	r2, r3
 8003af0:	d123      	bne.n	8003b3a <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	2280      	movs	r2, #128	; 0x80
 8003af8:	0112      	lsls	r2, r2, #4
 8003afa:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	681a      	ldr	r2, [r3, #0]
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4917      	ldr	r1, [pc, #92]	; (8003b64 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8003b08:	400a      	ands	r2, r1
 8003b0a:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	689a      	ldr	r2, [r3, #8]
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	2101      	movs	r1, #1
 8003b18:	438a      	bics	r2, r1
 8003b1a:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	2220      	movs	r2, #32
 8003b20:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	2220      	movs	r2, #32
 8003b26:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	2220      	movs	r2, #32
 8003b2c:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	2270      	movs	r2, #112	; 0x70
 8003b32:	2100      	movs	r1, #0
 8003b34:	5499      	strb	r1, [r3, r2]
          
          return HAL_TIMEOUT;
 8003b36:	2303      	movs	r3, #3
 8003b38:	e00f      	b.n	8003b5a <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	69db      	ldr	r3, [r3, #28]
 8003b40:	68ba      	ldr	r2, [r7, #8]
 8003b42:	4013      	ands	r3, r2
 8003b44:	68ba      	ldr	r2, [r7, #8]
 8003b46:	1ad3      	subs	r3, r2, r3
 8003b48:	425a      	negs	r2, r3
 8003b4a:	4153      	adcs	r3, r2
 8003b4c:	b2db      	uxtb	r3, r3
 8003b4e:	001a      	movs	r2, r3
 8003b50:	1dfb      	adds	r3, r7, #7
 8003b52:	781b      	ldrb	r3, [r3, #0]
 8003b54:	429a      	cmp	r2, r3
 8003b56:	d092      	beq.n	8003a7e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b58:	2300      	movs	r3, #0
}
 8003b5a:	0018      	movs	r0, r3
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	b004      	add	sp, #16
 8003b60:	bd80      	pop	{r7, pc}
 8003b62:	46c0      	nop			; (mov r8, r8)
 8003b64:	fffffe5f 	.word	0xfffffe5f

08003b68 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b082      	sub	sp, #8
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	681a      	ldr	r2, [r3, #0]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	21c0      	movs	r1, #192	; 0xc0
 8003b7c:	438a      	bics	r2, r1
 8003b7e:	601a      	str	r2, [r3, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2220      	movs	r2, #32
 8003b84:	675a      	str	r2, [r3, #116]	; 0x74
}
 8003b86:	46c0      	nop			; (mov r8, r8)
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	b002      	add	sp, #8
 8003b8c:	bd80      	pop	{r7, pc}
	...

08003b90 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b082      	sub	sp, #8
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	681a      	ldr	r2, [r3, #0]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	490a      	ldr	r1, [pc, #40]	; (8003bcc <UART_EndRxTransfer+0x3c>)
 8003ba4:	400a      	ands	r2, r1
 8003ba6:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	689a      	ldr	r2, [r3, #8]
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	2101      	movs	r1, #1
 8003bb4:	438a      	bics	r2, r1
 8003bb6:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2220      	movs	r2, #32
 8003bbc:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	661a      	str	r2, [r3, #96]	; 0x60
}
 8003bc4:	46c0      	nop			; (mov r8, r8)
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	b002      	add	sp, #8
 8003bca:	bd80      	pop	{r7, pc}
 8003bcc:	fffffedf 	.word	0xfffffedf

08003bd0 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b084      	sub	sp, #16
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bdc:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	699b      	ldr	r3, [r3, #24]
 8003be2:	2b20      	cmp	r3, #32
 8003be4:	d01e      	beq.n	8003c24 <UART_DMAReceiveCplt+0x54>
  {
    huart->RxXferCount = 0U;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	225a      	movs	r2, #90	; 0x5a
 8003bea:	2100      	movs	r1, #0
 8003bec:	5299      	strh	r1, [r3, r2]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	681a      	ldr	r2, [r3, #0]
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	490e      	ldr	r1, [pc, #56]	; (8003c34 <UART_DMAReceiveCplt+0x64>)
 8003bfa:	400a      	ands	r2, r1
 8003bfc:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	689a      	ldr	r2, [r3, #8]
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	2101      	movs	r1, #1
 8003c0a:	438a      	bics	r2, r1
 8003c0c:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	689a      	ldr	r2, [r3, #8]
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	2140      	movs	r1, #64	; 0x40
 8003c1a:	438a      	bics	r2, r1
 8003c1c:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	2220      	movs	r2, #32
 8003c22:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	0018      	movs	r0, r3
 8003c28:	f7ff fc88 	bl	800353c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003c2c:	46c0      	nop			; (mov r8, r8)
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	b004      	add	sp, #16
 8003c32:	bd80      	pop	{r7, pc}
 8003c34:	fffffeff 	.word	0xfffffeff

08003c38 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b084      	sub	sp, #16
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c44:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	0018      	movs	r0, r3
 8003c4a:	f7ff fc7f 	bl	800354c <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003c4e:	46c0      	nop			; (mov r8, r8)
 8003c50:	46bd      	mov	sp, r7
 8003c52:	b004      	add	sp, #16
 8003c54:	bd80      	pop	{r7, pc}

08003c56 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003c56:	b580      	push	{r7, lr}
 8003c58:	b086      	sub	sp, #24
 8003c5a:	af00      	add	r7, sp, #0
 8003c5c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c62:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8003c64:	697b      	ldr	r3, [r7, #20]
 8003c66:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c68:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003c6e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	689b      	ldr	r3, [r3, #8]
 8003c76:	2280      	movs	r2, #128	; 0x80
 8003c78:	4013      	ands	r3, r2
 8003c7a:	2b80      	cmp	r3, #128	; 0x80
 8003c7c:	d10a      	bne.n	8003c94 <UART_DMAError+0x3e>
 8003c7e:	693b      	ldr	r3, [r7, #16]
 8003c80:	2b21      	cmp	r3, #33	; 0x21
 8003c82:	d107      	bne.n	8003c94 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	2252      	movs	r2, #82	; 0x52
 8003c88:	2100      	movs	r1, #0
 8003c8a:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8003c8c:	697b      	ldr	r3, [r7, #20]
 8003c8e:	0018      	movs	r0, r3
 8003c90:	f7ff ff6a 	bl	8003b68 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8003c94:	697b      	ldr	r3, [r7, #20]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	2240      	movs	r2, #64	; 0x40
 8003c9c:	4013      	ands	r3, r2
 8003c9e:	2b40      	cmp	r3, #64	; 0x40
 8003ca0:	d10a      	bne.n	8003cb8 <UART_DMAError+0x62>
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	2b22      	cmp	r3, #34	; 0x22
 8003ca6:	d107      	bne.n	8003cb8 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8003ca8:	697b      	ldr	r3, [r7, #20]
 8003caa:	225a      	movs	r2, #90	; 0x5a
 8003cac:	2100      	movs	r1, #0
 8003cae:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8003cb0:	697b      	ldr	r3, [r7, #20]
 8003cb2:	0018      	movs	r0, r3
 8003cb4:	f7ff ff6c 	bl	8003b90 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003cb8:	697b      	ldr	r3, [r7, #20]
 8003cba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003cbc:	2210      	movs	r2, #16
 8003cbe:	431a      	orrs	r2, r3
 8003cc0:	697b      	ldr	r3, [r7, #20]
 8003cc2:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003cc4:	697b      	ldr	r3, [r7, #20]
 8003cc6:	0018      	movs	r0, r3
 8003cc8:	f7ff fc48 	bl	800355c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003ccc:	46c0      	nop			; (mov r8, r8)
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	b006      	add	sp, #24
 8003cd2:	bd80      	pop	{r7, pc}

08003cd4 <__errno>:
 8003cd4:	4b01      	ldr	r3, [pc, #4]	; (8003cdc <__errno+0x8>)
 8003cd6:	6818      	ldr	r0, [r3, #0]
 8003cd8:	4770      	bx	lr
 8003cda:	46c0      	nop			; (mov r8, r8)
 8003cdc:	20000010 	.word	0x20000010

08003ce0 <__libc_init_array>:
 8003ce0:	b570      	push	{r4, r5, r6, lr}
 8003ce2:	2600      	movs	r6, #0
 8003ce4:	4d0c      	ldr	r5, [pc, #48]	; (8003d18 <__libc_init_array+0x38>)
 8003ce6:	4c0d      	ldr	r4, [pc, #52]	; (8003d1c <__libc_init_array+0x3c>)
 8003ce8:	1b64      	subs	r4, r4, r5
 8003cea:	10a4      	asrs	r4, r4, #2
 8003cec:	42a6      	cmp	r6, r4
 8003cee:	d109      	bne.n	8003d04 <__libc_init_array+0x24>
 8003cf0:	2600      	movs	r6, #0
 8003cf2:	f001 fa61 	bl	80051b8 <_init>
 8003cf6:	4d0a      	ldr	r5, [pc, #40]	; (8003d20 <__libc_init_array+0x40>)
 8003cf8:	4c0a      	ldr	r4, [pc, #40]	; (8003d24 <__libc_init_array+0x44>)
 8003cfa:	1b64      	subs	r4, r4, r5
 8003cfc:	10a4      	asrs	r4, r4, #2
 8003cfe:	42a6      	cmp	r6, r4
 8003d00:	d105      	bne.n	8003d0e <__libc_init_array+0x2e>
 8003d02:	bd70      	pop	{r4, r5, r6, pc}
 8003d04:	00b3      	lsls	r3, r6, #2
 8003d06:	58eb      	ldr	r3, [r5, r3]
 8003d08:	4798      	blx	r3
 8003d0a:	3601      	adds	r6, #1
 8003d0c:	e7ee      	b.n	8003cec <__libc_init_array+0xc>
 8003d0e:	00b3      	lsls	r3, r6, #2
 8003d10:	58eb      	ldr	r3, [r5, r3]
 8003d12:	4798      	blx	r3
 8003d14:	3601      	adds	r6, #1
 8003d16:	e7f2      	b.n	8003cfe <__libc_init_array+0x1e>
 8003d18:	080057f0 	.word	0x080057f0
 8003d1c:	080057f0 	.word	0x080057f0
 8003d20:	080057f0 	.word	0x080057f0
 8003d24:	080057f4 	.word	0x080057f4

08003d28 <memset>:
 8003d28:	0003      	movs	r3, r0
 8003d2a:	1812      	adds	r2, r2, r0
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d100      	bne.n	8003d32 <memset+0xa>
 8003d30:	4770      	bx	lr
 8003d32:	7019      	strb	r1, [r3, #0]
 8003d34:	3301      	adds	r3, #1
 8003d36:	e7f9      	b.n	8003d2c <memset+0x4>

08003d38 <iprintf>:
 8003d38:	b40f      	push	{r0, r1, r2, r3}
 8003d3a:	4b0b      	ldr	r3, [pc, #44]	; (8003d68 <iprintf+0x30>)
 8003d3c:	b513      	push	{r0, r1, r4, lr}
 8003d3e:	681c      	ldr	r4, [r3, #0]
 8003d40:	2c00      	cmp	r4, #0
 8003d42:	d005      	beq.n	8003d50 <iprintf+0x18>
 8003d44:	69a3      	ldr	r3, [r4, #24]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d102      	bne.n	8003d50 <iprintf+0x18>
 8003d4a:	0020      	movs	r0, r4
 8003d4c:	f000 fae4 	bl	8004318 <__sinit>
 8003d50:	ab05      	add	r3, sp, #20
 8003d52:	9a04      	ldr	r2, [sp, #16]
 8003d54:	68a1      	ldr	r1, [r4, #8]
 8003d56:	0020      	movs	r0, r4
 8003d58:	9301      	str	r3, [sp, #4]
 8003d5a:	f000 fe37 	bl	80049cc <_vfiprintf_r>
 8003d5e:	bc16      	pop	{r1, r2, r4}
 8003d60:	bc08      	pop	{r3}
 8003d62:	b004      	add	sp, #16
 8003d64:	4718      	bx	r3
 8003d66:	46c0      	nop			; (mov r8, r8)
 8003d68:	20000010 	.word	0x20000010

08003d6c <putchar>:
 8003d6c:	4b08      	ldr	r3, [pc, #32]	; (8003d90 <putchar+0x24>)
 8003d6e:	b570      	push	{r4, r5, r6, lr}
 8003d70:	681c      	ldr	r4, [r3, #0]
 8003d72:	0005      	movs	r5, r0
 8003d74:	2c00      	cmp	r4, #0
 8003d76:	d005      	beq.n	8003d84 <putchar+0x18>
 8003d78:	69a3      	ldr	r3, [r4, #24]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d102      	bne.n	8003d84 <putchar+0x18>
 8003d7e:	0020      	movs	r0, r4
 8003d80:	f000 faca 	bl	8004318 <__sinit>
 8003d84:	0029      	movs	r1, r5
 8003d86:	68a2      	ldr	r2, [r4, #8]
 8003d88:	0020      	movs	r0, r4
 8003d8a:	f001 f8ab 	bl	8004ee4 <_putc_r>
 8003d8e:	bd70      	pop	{r4, r5, r6, pc}
 8003d90:	20000010 	.word	0x20000010

08003d94 <_puts_r>:
 8003d94:	b570      	push	{r4, r5, r6, lr}
 8003d96:	0005      	movs	r5, r0
 8003d98:	000e      	movs	r6, r1
 8003d9a:	2800      	cmp	r0, #0
 8003d9c:	d004      	beq.n	8003da8 <_puts_r+0x14>
 8003d9e:	6983      	ldr	r3, [r0, #24]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d101      	bne.n	8003da8 <_puts_r+0x14>
 8003da4:	f000 fab8 	bl	8004318 <__sinit>
 8003da8:	69ab      	ldr	r3, [r5, #24]
 8003daa:	68ac      	ldr	r4, [r5, #8]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d102      	bne.n	8003db6 <_puts_r+0x22>
 8003db0:	0028      	movs	r0, r5
 8003db2:	f000 fab1 	bl	8004318 <__sinit>
 8003db6:	4b24      	ldr	r3, [pc, #144]	; (8003e48 <_puts_r+0xb4>)
 8003db8:	429c      	cmp	r4, r3
 8003dba:	d10f      	bne.n	8003ddc <_puts_r+0x48>
 8003dbc:	686c      	ldr	r4, [r5, #4]
 8003dbe:	89a3      	ldrh	r3, [r4, #12]
 8003dc0:	071b      	lsls	r3, r3, #28
 8003dc2:	d502      	bpl.n	8003dca <_puts_r+0x36>
 8003dc4:	6923      	ldr	r3, [r4, #16]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d11f      	bne.n	8003e0a <_puts_r+0x76>
 8003dca:	0021      	movs	r1, r4
 8003dcc:	0028      	movs	r0, r5
 8003dce:	f000 f935 	bl	800403c <__swsetup_r>
 8003dd2:	2800      	cmp	r0, #0
 8003dd4:	d019      	beq.n	8003e0a <_puts_r+0x76>
 8003dd6:	2001      	movs	r0, #1
 8003dd8:	4240      	negs	r0, r0
 8003dda:	bd70      	pop	{r4, r5, r6, pc}
 8003ddc:	4b1b      	ldr	r3, [pc, #108]	; (8003e4c <_puts_r+0xb8>)
 8003dde:	429c      	cmp	r4, r3
 8003de0:	d101      	bne.n	8003de6 <_puts_r+0x52>
 8003de2:	68ac      	ldr	r4, [r5, #8]
 8003de4:	e7eb      	b.n	8003dbe <_puts_r+0x2a>
 8003de6:	4b1a      	ldr	r3, [pc, #104]	; (8003e50 <_puts_r+0xbc>)
 8003de8:	429c      	cmp	r4, r3
 8003dea:	d1e8      	bne.n	8003dbe <_puts_r+0x2a>
 8003dec:	68ec      	ldr	r4, [r5, #12]
 8003dee:	e7e6      	b.n	8003dbe <_puts_r+0x2a>
 8003df0:	3601      	adds	r6, #1
 8003df2:	60a3      	str	r3, [r4, #8]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	da04      	bge.n	8003e02 <_puts_r+0x6e>
 8003df8:	69a2      	ldr	r2, [r4, #24]
 8003dfa:	429a      	cmp	r2, r3
 8003dfc:	dc16      	bgt.n	8003e2c <_puts_r+0x98>
 8003dfe:	290a      	cmp	r1, #10
 8003e00:	d014      	beq.n	8003e2c <_puts_r+0x98>
 8003e02:	6823      	ldr	r3, [r4, #0]
 8003e04:	1c5a      	adds	r2, r3, #1
 8003e06:	6022      	str	r2, [r4, #0]
 8003e08:	7019      	strb	r1, [r3, #0]
 8003e0a:	68a3      	ldr	r3, [r4, #8]
 8003e0c:	7831      	ldrb	r1, [r6, #0]
 8003e0e:	3b01      	subs	r3, #1
 8003e10:	2900      	cmp	r1, #0
 8003e12:	d1ed      	bne.n	8003df0 <_puts_r+0x5c>
 8003e14:	60a3      	str	r3, [r4, #8]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	da0f      	bge.n	8003e3a <_puts_r+0xa6>
 8003e1a:	0022      	movs	r2, r4
 8003e1c:	310a      	adds	r1, #10
 8003e1e:	0028      	movs	r0, r5
 8003e20:	f000 f8b6 	bl	8003f90 <__swbuf_r>
 8003e24:	1c43      	adds	r3, r0, #1
 8003e26:	d0d6      	beq.n	8003dd6 <_puts_r+0x42>
 8003e28:	200a      	movs	r0, #10
 8003e2a:	e7d6      	b.n	8003dda <_puts_r+0x46>
 8003e2c:	0022      	movs	r2, r4
 8003e2e:	0028      	movs	r0, r5
 8003e30:	f000 f8ae 	bl	8003f90 <__swbuf_r>
 8003e34:	1c43      	adds	r3, r0, #1
 8003e36:	d1e8      	bne.n	8003e0a <_puts_r+0x76>
 8003e38:	e7cd      	b.n	8003dd6 <_puts_r+0x42>
 8003e3a:	200a      	movs	r0, #10
 8003e3c:	6823      	ldr	r3, [r4, #0]
 8003e3e:	1c5a      	adds	r2, r3, #1
 8003e40:	6022      	str	r2, [r4, #0]
 8003e42:	7018      	strb	r0, [r3, #0]
 8003e44:	e7c9      	b.n	8003dda <_puts_r+0x46>
 8003e46:	46c0      	nop			; (mov r8, r8)
 8003e48:	08005670 	.word	0x08005670
 8003e4c:	08005690 	.word	0x08005690
 8003e50:	08005650 	.word	0x08005650

08003e54 <puts>:
 8003e54:	b510      	push	{r4, lr}
 8003e56:	4b03      	ldr	r3, [pc, #12]	; (8003e64 <puts+0x10>)
 8003e58:	0001      	movs	r1, r0
 8003e5a:	6818      	ldr	r0, [r3, #0]
 8003e5c:	f7ff ff9a 	bl	8003d94 <_puts_r>
 8003e60:	bd10      	pop	{r4, pc}
 8003e62:	46c0      	nop			; (mov r8, r8)
 8003e64:	20000010 	.word	0x20000010

08003e68 <siprintf>:
 8003e68:	b40e      	push	{r1, r2, r3}
 8003e6a:	b500      	push	{lr}
 8003e6c:	490b      	ldr	r1, [pc, #44]	; (8003e9c <siprintf+0x34>)
 8003e6e:	b09c      	sub	sp, #112	; 0x70
 8003e70:	ab1d      	add	r3, sp, #116	; 0x74
 8003e72:	9002      	str	r0, [sp, #8]
 8003e74:	9006      	str	r0, [sp, #24]
 8003e76:	9107      	str	r1, [sp, #28]
 8003e78:	9104      	str	r1, [sp, #16]
 8003e7a:	4809      	ldr	r0, [pc, #36]	; (8003ea0 <siprintf+0x38>)
 8003e7c:	4909      	ldr	r1, [pc, #36]	; (8003ea4 <siprintf+0x3c>)
 8003e7e:	cb04      	ldmia	r3!, {r2}
 8003e80:	9105      	str	r1, [sp, #20]
 8003e82:	6800      	ldr	r0, [r0, #0]
 8003e84:	a902      	add	r1, sp, #8
 8003e86:	9301      	str	r3, [sp, #4]
 8003e88:	f000 fc7a 	bl	8004780 <_svfiprintf_r>
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	9a02      	ldr	r2, [sp, #8]
 8003e90:	7013      	strb	r3, [r2, #0]
 8003e92:	b01c      	add	sp, #112	; 0x70
 8003e94:	bc08      	pop	{r3}
 8003e96:	b003      	add	sp, #12
 8003e98:	4718      	bx	r3
 8003e9a:	46c0      	nop			; (mov r8, r8)
 8003e9c:	7fffffff 	.word	0x7fffffff
 8003ea0:	20000010 	.word	0x20000010
 8003ea4:	ffff0208 	.word	0xffff0208

08003ea8 <strcasecmp>:
 8003ea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003eaa:	0007      	movs	r7, r0
 8003eac:	000e      	movs	r6, r1
 8003eae:	783c      	ldrb	r4, [r7, #0]
 8003eb0:	f000 fac6 	bl	8004440 <__locale_ctype_ptr>
 8003eb4:	2203      	movs	r2, #3
 8003eb6:	1900      	adds	r0, r0, r4
 8003eb8:	7843      	ldrb	r3, [r0, #1]
 8003eba:	4013      	ands	r3, r2
 8003ebc:	2b01      	cmp	r3, #1
 8003ebe:	d100      	bne.n	8003ec2 <strcasecmp+0x1a>
 8003ec0:	3420      	adds	r4, #32
 8003ec2:	7835      	ldrb	r5, [r6, #0]
 8003ec4:	f000 fabc 	bl	8004440 <__locale_ctype_ptr>
 8003ec8:	2203      	movs	r2, #3
 8003eca:	1940      	adds	r0, r0, r5
 8003ecc:	7843      	ldrb	r3, [r0, #1]
 8003ece:	4013      	ands	r3, r2
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	d100      	bne.n	8003ed6 <strcasecmp+0x2e>
 8003ed4:	3520      	adds	r5, #32
 8003ed6:	1b60      	subs	r0, r4, r5
 8003ed8:	d103      	bne.n	8003ee2 <strcasecmp+0x3a>
 8003eda:	3701      	adds	r7, #1
 8003edc:	3601      	adds	r6, #1
 8003ede:	2d00      	cmp	r5, #0
 8003ee0:	d1e5      	bne.n	8003eae <strcasecmp+0x6>
 8003ee2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003ee4 <strtok>:
 8003ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ee6:	4b12      	ldr	r3, [pc, #72]	; (8003f30 <strtok+0x4c>)
 8003ee8:	0006      	movs	r6, r0
 8003eea:	681d      	ldr	r5, [r3, #0]
 8003eec:	000f      	movs	r7, r1
 8003eee:	6dac      	ldr	r4, [r5, #88]	; 0x58
 8003ef0:	2c00      	cmp	r4, #0
 8003ef2:	d116      	bne.n	8003f22 <strtok+0x3e>
 8003ef4:	2050      	movs	r0, #80	; 0x50
 8003ef6:	f000 fb1d 	bl	8004534 <malloc>
 8003efa:	65a8      	str	r0, [r5, #88]	; 0x58
 8003efc:	6004      	str	r4, [r0, #0]
 8003efe:	6044      	str	r4, [r0, #4]
 8003f00:	6084      	str	r4, [r0, #8]
 8003f02:	60c4      	str	r4, [r0, #12]
 8003f04:	6104      	str	r4, [r0, #16]
 8003f06:	6144      	str	r4, [r0, #20]
 8003f08:	6184      	str	r4, [r0, #24]
 8003f0a:	6284      	str	r4, [r0, #40]	; 0x28
 8003f0c:	62c4      	str	r4, [r0, #44]	; 0x2c
 8003f0e:	6304      	str	r4, [r0, #48]	; 0x30
 8003f10:	6344      	str	r4, [r0, #52]	; 0x34
 8003f12:	6384      	str	r4, [r0, #56]	; 0x38
 8003f14:	63c4      	str	r4, [r0, #60]	; 0x3c
 8003f16:	6404      	str	r4, [r0, #64]	; 0x40
 8003f18:	6444      	str	r4, [r0, #68]	; 0x44
 8003f1a:	6484      	str	r4, [r0, #72]	; 0x48
 8003f1c:	64c4      	str	r4, [r0, #76]	; 0x4c
 8003f1e:	7704      	strb	r4, [r0, #28]
 8003f20:	6244      	str	r4, [r0, #36]	; 0x24
 8003f22:	6daa      	ldr	r2, [r5, #88]	; 0x58
 8003f24:	0039      	movs	r1, r7
 8003f26:	0030      	movs	r0, r6
 8003f28:	2301      	movs	r3, #1
 8003f2a:	f000 f803 	bl	8003f34 <__strtok_r>
 8003f2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003f30:	20000010 	.word	0x20000010

08003f34 <__strtok_r>:
 8003f34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f36:	2800      	cmp	r0, #0
 8003f38:	d104      	bne.n	8003f44 <__strtok_r+0x10>
 8003f3a:	6810      	ldr	r0, [r2, #0]
 8003f3c:	2800      	cmp	r0, #0
 8003f3e:	d101      	bne.n	8003f44 <__strtok_r+0x10>
 8003f40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f42:	0020      	movs	r0, r4
 8003f44:	000e      	movs	r6, r1
 8003f46:	7805      	ldrb	r5, [r0, #0]
 8003f48:	1c44      	adds	r4, r0, #1
 8003f4a:	7837      	ldrb	r7, [r6, #0]
 8003f4c:	2f00      	cmp	r7, #0
 8003f4e:	d104      	bne.n	8003f5a <__strtok_r+0x26>
 8003f50:	2d00      	cmp	r5, #0
 8003f52:	d110      	bne.n	8003f76 <__strtok_r+0x42>
 8003f54:	6015      	str	r5, [r2, #0]
 8003f56:	0028      	movs	r0, r5
 8003f58:	e7f2      	b.n	8003f40 <__strtok_r+0xc>
 8003f5a:	3601      	adds	r6, #1
 8003f5c:	42bd      	cmp	r5, r7
 8003f5e:	d1f4      	bne.n	8003f4a <__strtok_r+0x16>
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d1ee      	bne.n	8003f42 <__strtok_r+0xe>
 8003f64:	6014      	str	r4, [r2, #0]
 8003f66:	7003      	strb	r3, [r0, #0]
 8003f68:	e7ea      	b.n	8003f40 <__strtok_r+0xc>
 8003f6a:	0033      	movs	r3, r6
 8003f6c:	e00d      	b.n	8003f8a <__strtok_r+0x56>
 8003f6e:	3501      	adds	r5, #1
 8003f70:	2f00      	cmp	r7, #0
 8003f72:	d103      	bne.n	8003f7c <__strtok_r+0x48>
 8003f74:	001c      	movs	r4, r3
 8003f76:	000d      	movs	r5, r1
 8003f78:	7826      	ldrb	r6, [r4, #0]
 8003f7a:	1c63      	adds	r3, r4, #1
 8003f7c:	782f      	ldrb	r7, [r5, #0]
 8003f7e:	42be      	cmp	r6, r7
 8003f80:	d1f5      	bne.n	8003f6e <__strtok_r+0x3a>
 8003f82:	2e00      	cmp	r6, #0
 8003f84:	d0f1      	beq.n	8003f6a <__strtok_r+0x36>
 8003f86:	2100      	movs	r1, #0
 8003f88:	7021      	strb	r1, [r4, #0]
 8003f8a:	6013      	str	r3, [r2, #0]
 8003f8c:	e7d8      	b.n	8003f40 <__strtok_r+0xc>
	...

08003f90 <__swbuf_r>:
 8003f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f92:	0005      	movs	r5, r0
 8003f94:	000e      	movs	r6, r1
 8003f96:	0014      	movs	r4, r2
 8003f98:	2800      	cmp	r0, #0
 8003f9a:	d004      	beq.n	8003fa6 <__swbuf_r+0x16>
 8003f9c:	6983      	ldr	r3, [r0, #24]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d101      	bne.n	8003fa6 <__swbuf_r+0x16>
 8003fa2:	f000 f9b9 	bl	8004318 <__sinit>
 8003fa6:	4b22      	ldr	r3, [pc, #136]	; (8004030 <__swbuf_r+0xa0>)
 8003fa8:	429c      	cmp	r4, r3
 8003faa:	d12d      	bne.n	8004008 <__swbuf_r+0x78>
 8003fac:	686c      	ldr	r4, [r5, #4]
 8003fae:	69a3      	ldr	r3, [r4, #24]
 8003fb0:	60a3      	str	r3, [r4, #8]
 8003fb2:	89a3      	ldrh	r3, [r4, #12]
 8003fb4:	071b      	lsls	r3, r3, #28
 8003fb6:	d531      	bpl.n	800401c <__swbuf_r+0x8c>
 8003fb8:	6923      	ldr	r3, [r4, #16]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d02e      	beq.n	800401c <__swbuf_r+0x8c>
 8003fbe:	6823      	ldr	r3, [r4, #0]
 8003fc0:	6922      	ldr	r2, [r4, #16]
 8003fc2:	b2f7      	uxtb	r7, r6
 8003fc4:	1a98      	subs	r0, r3, r2
 8003fc6:	6963      	ldr	r3, [r4, #20]
 8003fc8:	b2f6      	uxtb	r6, r6
 8003fca:	4283      	cmp	r3, r0
 8003fcc:	dc05      	bgt.n	8003fda <__swbuf_r+0x4a>
 8003fce:	0021      	movs	r1, r4
 8003fd0:	0028      	movs	r0, r5
 8003fd2:	f000 f933 	bl	800423c <_fflush_r>
 8003fd6:	2800      	cmp	r0, #0
 8003fd8:	d126      	bne.n	8004028 <__swbuf_r+0x98>
 8003fda:	68a3      	ldr	r3, [r4, #8]
 8003fdc:	3001      	adds	r0, #1
 8003fde:	3b01      	subs	r3, #1
 8003fe0:	60a3      	str	r3, [r4, #8]
 8003fe2:	6823      	ldr	r3, [r4, #0]
 8003fe4:	1c5a      	adds	r2, r3, #1
 8003fe6:	6022      	str	r2, [r4, #0]
 8003fe8:	701f      	strb	r7, [r3, #0]
 8003fea:	6963      	ldr	r3, [r4, #20]
 8003fec:	4283      	cmp	r3, r0
 8003fee:	d004      	beq.n	8003ffa <__swbuf_r+0x6a>
 8003ff0:	89a3      	ldrh	r3, [r4, #12]
 8003ff2:	07db      	lsls	r3, r3, #31
 8003ff4:	d51a      	bpl.n	800402c <__swbuf_r+0x9c>
 8003ff6:	2e0a      	cmp	r6, #10
 8003ff8:	d118      	bne.n	800402c <__swbuf_r+0x9c>
 8003ffa:	0021      	movs	r1, r4
 8003ffc:	0028      	movs	r0, r5
 8003ffe:	f000 f91d 	bl	800423c <_fflush_r>
 8004002:	2800      	cmp	r0, #0
 8004004:	d012      	beq.n	800402c <__swbuf_r+0x9c>
 8004006:	e00f      	b.n	8004028 <__swbuf_r+0x98>
 8004008:	4b0a      	ldr	r3, [pc, #40]	; (8004034 <__swbuf_r+0xa4>)
 800400a:	429c      	cmp	r4, r3
 800400c:	d101      	bne.n	8004012 <__swbuf_r+0x82>
 800400e:	68ac      	ldr	r4, [r5, #8]
 8004010:	e7cd      	b.n	8003fae <__swbuf_r+0x1e>
 8004012:	4b09      	ldr	r3, [pc, #36]	; (8004038 <__swbuf_r+0xa8>)
 8004014:	429c      	cmp	r4, r3
 8004016:	d1ca      	bne.n	8003fae <__swbuf_r+0x1e>
 8004018:	68ec      	ldr	r4, [r5, #12]
 800401a:	e7c8      	b.n	8003fae <__swbuf_r+0x1e>
 800401c:	0021      	movs	r1, r4
 800401e:	0028      	movs	r0, r5
 8004020:	f000 f80c 	bl	800403c <__swsetup_r>
 8004024:	2800      	cmp	r0, #0
 8004026:	d0ca      	beq.n	8003fbe <__swbuf_r+0x2e>
 8004028:	2601      	movs	r6, #1
 800402a:	4276      	negs	r6, r6
 800402c:	0030      	movs	r0, r6
 800402e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004030:	08005670 	.word	0x08005670
 8004034:	08005690 	.word	0x08005690
 8004038:	08005650 	.word	0x08005650

0800403c <__swsetup_r>:
 800403c:	4b36      	ldr	r3, [pc, #216]	; (8004118 <__swsetup_r+0xdc>)
 800403e:	b570      	push	{r4, r5, r6, lr}
 8004040:	681d      	ldr	r5, [r3, #0]
 8004042:	0006      	movs	r6, r0
 8004044:	000c      	movs	r4, r1
 8004046:	2d00      	cmp	r5, #0
 8004048:	d005      	beq.n	8004056 <__swsetup_r+0x1a>
 800404a:	69ab      	ldr	r3, [r5, #24]
 800404c:	2b00      	cmp	r3, #0
 800404e:	d102      	bne.n	8004056 <__swsetup_r+0x1a>
 8004050:	0028      	movs	r0, r5
 8004052:	f000 f961 	bl	8004318 <__sinit>
 8004056:	4b31      	ldr	r3, [pc, #196]	; (800411c <__swsetup_r+0xe0>)
 8004058:	429c      	cmp	r4, r3
 800405a:	d10f      	bne.n	800407c <__swsetup_r+0x40>
 800405c:	686c      	ldr	r4, [r5, #4]
 800405e:	230c      	movs	r3, #12
 8004060:	5ee2      	ldrsh	r2, [r4, r3]
 8004062:	b293      	uxth	r3, r2
 8004064:	0719      	lsls	r1, r3, #28
 8004066:	d42d      	bmi.n	80040c4 <__swsetup_r+0x88>
 8004068:	06d9      	lsls	r1, r3, #27
 800406a:	d411      	bmi.n	8004090 <__swsetup_r+0x54>
 800406c:	2309      	movs	r3, #9
 800406e:	2001      	movs	r0, #1
 8004070:	6033      	str	r3, [r6, #0]
 8004072:	3337      	adds	r3, #55	; 0x37
 8004074:	4313      	orrs	r3, r2
 8004076:	81a3      	strh	r3, [r4, #12]
 8004078:	4240      	negs	r0, r0
 800407a:	bd70      	pop	{r4, r5, r6, pc}
 800407c:	4b28      	ldr	r3, [pc, #160]	; (8004120 <__swsetup_r+0xe4>)
 800407e:	429c      	cmp	r4, r3
 8004080:	d101      	bne.n	8004086 <__swsetup_r+0x4a>
 8004082:	68ac      	ldr	r4, [r5, #8]
 8004084:	e7eb      	b.n	800405e <__swsetup_r+0x22>
 8004086:	4b27      	ldr	r3, [pc, #156]	; (8004124 <__swsetup_r+0xe8>)
 8004088:	429c      	cmp	r4, r3
 800408a:	d1e8      	bne.n	800405e <__swsetup_r+0x22>
 800408c:	68ec      	ldr	r4, [r5, #12]
 800408e:	e7e6      	b.n	800405e <__swsetup_r+0x22>
 8004090:	075b      	lsls	r3, r3, #29
 8004092:	d513      	bpl.n	80040bc <__swsetup_r+0x80>
 8004094:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004096:	2900      	cmp	r1, #0
 8004098:	d008      	beq.n	80040ac <__swsetup_r+0x70>
 800409a:	0023      	movs	r3, r4
 800409c:	3344      	adds	r3, #68	; 0x44
 800409e:	4299      	cmp	r1, r3
 80040a0:	d002      	beq.n	80040a8 <__swsetup_r+0x6c>
 80040a2:	0030      	movs	r0, r6
 80040a4:	f000 fa62 	bl	800456c <_free_r>
 80040a8:	2300      	movs	r3, #0
 80040aa:	6363      	str	r3, [r4, #52]	; 0x34
 80040ac:	2224      	movs	r2, #36	; 0x24
 80040ae:	89a3      	ldrh	r3, [r4, #12]
 80040b0:	4393      	bics	r3, r2
 80040b2:	81a3      	strh	r3, [r4, #12]
 80040b4:	2300      	movs	r3, #0
 80040b6:	6063      	str	r3, [r4, #4]
 80040b8:	6923      	ldr	r3, [r4, #16]
 80040ba:	6023      	str	r3, [r4, #0]
 80040bc:	2308      	movs	r3, #8
 80040be:	89a2      	ldrh	r2, [r4, #12]
 80040c0:	4313      	orrs	r3, r2
 80040c2:	81a3      	strh	r3, [r4, #12]
 80040c4:	6923      	ldr	r3, [r4, #16]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d10b      	bne.n	80040e2 <__swsetup_r+0xa6>
 80040ca:	21a0      	movs	r1, #160	; 0xa0
 80040cc:	2280      	movs	r2, #128	; 0x80
 80040ce:	89a3      	ldrh	r3, [r4, #12]
 80040d0:	0089      	lsls	r1, r1, #2
 80040d2:	0092      	lsls	r2, r2, #2
 80040d4:	400b      	ands	r3, r1
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d003      	beq.n	80040e2 <__swsetup_r+0xa6>
 80040da:	0021      	movs	r1, r4
 80040dc:	0030      	movs	r0, r6
 80040de:	f000 f9e5 	bl	80044ac <__smakebuf_r>
 80040e2:	2301      	movs	r3, #1
 80040e4:	89a2      	ldrh	r2, [r4, #12]
 80040e6:	4013      	ands	r3, r2
 80040e8:	d011      	beq.n	800410e <__swsetup_r+0xd2>
 80040ea:	2300      	movs	r3, #0
 80040ec:	60a3      	str	r3, [r4, #8]
 80040ee:	6963      	ldr	r3, [r4, #20]
 80040f0:	425b      	negs	r3, r3
 80040f2:	61a3      	str	r3, [r4, #24]
 80040f4:	2000      	movs	r0, #0
 80040f6:	6923      	ldr	r3, [r4, #16]
 80040f8:	4283      	cmp	r3, r0
 80040fa:	d1be      	bne.n	800407a <__swsetup_r+0x3e>
 80040fc:	230c      	movs	r3, #12
 80040fe:	5ee2      	ldrsh	r2, [r4, r3]
 8004100:	0613      	lsls	r3, r2, #24
 8004102:	d5ba      	bpl.n	800407a <__swsetup_r+0x3e>
 8004104:	2340      	movs	r3, #64	; 0x40
 8004106:	4313      	orrs	r3, r2
 8004108:	81a3      	strh	r3, [r4, #12]
 800410a:	3801      	subs	r0, #1
 800410c:	e7b5      	b.n	800407a <__swsetup_r+0x3e>
 800410e:	0792      	lsls	r2, r2, #30
 8004110:	d400      	bmi.n	8004114 <__swsetup_r+0xd8>
 8004112:	6963      	ldr	r3, [r4, #20]
 8004114:	60a3      	str	r3, [r4, #8]
 8004116:	e7ed      	b.n	80040f4 <__swsetup_r+0xb8>
 8004118:	20000010 	.word	0x20000010
 800411c:	08005670 	.word	0x08005670
 8004120:	08005690 	.word	0x08005690
 8004124:	08005650 	.word	0x08005650

08004128 <__sflush_r>:
 8004128:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800412a:	898a      	ldrh	r2, [r1, #12]
 800412c:	0005      	movs	r5, r0
 800412e:	000c      	movs	r4, r1
 8004130:	0713      	lsls	r3, r2, #28
 8004132:	d460      	bmi.n	80041f6 <__sflush_r+0xce>
 8004134:	684b      	ldr	r3, [r1, #4]
 8004136:	2b00      	cmp	r3, #0
 8004138:	dc04      	bgt.n	8004144 <__sflush_r+0x1c>
 800413a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800413c:	2b00      	cmp	r3, #0
 800413e:	dc01      	bgt.n	8004144 <__sflush_r+0x1c>
 8004140:	2000      	movs	r0, #0
 8004142:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004144:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8004146:	2f00      	cmp	r7, #0
 8004148:	d0fa      	beq.n	8004140 <__sflush_r+0x18>
 800414a:	2300      	movs	r3, #0
 800414c:	682e      	ldr	r6, [r5, #0]
 800414e:	602b      	str	r3, [r5, #0]
 8004150:	2380      	movs	r3, #128	; 0x80
 8004152:	015b      	lsls	r3, r3, #5
 8004154:	6a21      	ldr	r1, [r4, #32]
 8004156:	401a      	ands	r2, r3
 8004158:	d034      	beq.n	80041c4 <__sflush_r+0x9c>
 800415a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800415c:	89a3      	ldrh	r3, [r4, #12]
 800415e:	075b      	lsls	r3, r3, #29
 8004160:	d506      	bpl.n	8004170 <__sflush_r+0x48>
 8004162:	6863      	ldr	r3, [r4, #4]
 8004164:	1ac0      	subs	r0, r0, r3
 8004166:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004168:	2b00      	cmp	r3, #0
 800416a:	d001      	beq.n	8004170 <__sflush_r+0x48>
 800416c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800416e:	1ac0      	subs	r0, r0, r3
 8004170:	0002      	movs	r2, r0
 8004172:	6a21      	ldr	r1, [r4, #32]
 8004174:	2300      	movs	r3, #0
 8004176:	0028      	movs	r0, r5
 8004178:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800417a:	47b8      	blx	r7
 800417c:	89a1      	ldrh	r1, [r4, #12]
 800417e:	1c43      	adds	r3, r0, #1
 8004180:	d106      	bne.n	8004190 <__sflush_r+0x68>
 8004182:	682b      	ldr	r3, [r5, #0]
 8004184:	2b1d      	cmp	r3, #29
 8004186:	d830      	bhi.n	80041ea <__sflush_r+0xc2>
 8004188:	4a2b      	ldr	r2, [pc, #172]	; (8004238 <__sflush_r+0x110>)
 800418a:	40da      	lsrs	r2, r3
 800418c:	07d3      	lsls	r3, r2, #31
 800418e:	d52c      	bpl.n	80041ea <__sflush_r+0xc2>
 8004190:	2300      	movs	r3, #0
 8004192:	6063      	str	r3, [r4, #4]
 8004194:	6923      	ldr	r3, [r4, #16]
 8004196:	6023      	str	r3, [r4, #0]
 8004198:	04cb      	lsls	r3, r1, #19
 800419a:	d505      	bpl.n	80041a8 <__sflush_r+0x80>
 800419c:	1c43      	adds	r3, r0, #1
 800419e:	d102      	bne.n	80041a6 <__sflush_r+0x7e>
 80041a0:	682b      	ldr	r3, [r5, #0]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d100      	bne.n	80041a8 <__sflush_r+0x80>
 80041a6:	6560      	str	r0, [r4, #84]	; 0x54
 80041a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80041aa:	602e      	str	r6, [r5, #0]
 80041ac:	2900      	cmp	r1, #0
 80041ae:	d0c7      	beq.n	8004140 <__sflush_r+0x18>
 80041b0:	0023      	movs	r3, r4
 80041b2:	3344      	adds	r3, #68	; 0x44
 80041b4:	4299      	cmp	r1, r3
 80041b6:	d002      	beq.n	80041be <__sflush_r+0x96>
 80041b8:	0028      	movs	r0, r5
 80041ba:	f000 f9d7 	bl	800456c <_free_r>
 80041be:	2000      	movs	r0, #0
 80041c0:	6360      	str	r0, [r4, #52]	; 0x34
 80041c2:	e7be      	b.n	8004142 <__sflush_r+0x1a>
 80041c4:	2301      	movs	r3, #1
 80041c6:	0028      	movs	r0, r5
 80041c8:	47b8      	blx	r7
 80041ca:	1c43      	adds	r3, r0, #1
 80041cc:	d1c6      	bne.n	800415c <__sflush_r+0x34>
 80041ce:	682b      	ldr	r3, [r5, #0]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d0c3      	beq.n	800415c <__sflush_r+0x34>
 80041d4:	2b1d      	cmp	r3, #29
 80041d6:	d001      	beq.n	80041dc <__sflush_r+0xb4>
 80041d8:	2b16      	cmp	r3, #22
 80041da:	d101      	bne.n	80041e0 <__sflush_r+0xb8>
 80041dc:	602e      	str	r6, [r5, #0]
 80041de:	e7af      	b.n	8004140 <__sflush_r+0x18>
 80041e0:	2340      	movs	r3, #64	; 0x40
 80041e2:	89a2      	ldrh	r2, [r4, #12]
 80041e4:	4313      	orrs	r3, r2
 80041e6:	81a3      	strh	r3, [r4, #12]
 80041e8:	e7ab      	b.n	8004142 <__sflush_r+0x1a>
 80041ea:	2340      	movs	r3, #64	; 0x40
 80041ec:	430b      	orrs	r3, r1
 80041ee:	2001      	movs	r0, #1
 80041f0:	81a3      	strh	r3, [r4, #12]
 80041f2:	4240      	negs	r0, r0
 80041f4:	e7a5      	b.n	8004142 <__sflush_r+0x1a>
 80041f6:	690f      	ldr	r7, [r1, #16]
 80041f8:	2f00      	cmp	r7, #0
 80041fa:	d0a1      	beq.n	8004140 <__sflush_r+0x18>
 80041fc:	680b      	ldr	r3, [r1, #0]
 80041fe:	600f      	str	r7, [r1, #0]
 8004200:	1bdb      	subs	r3, r3, r7
 8004202:	9301      	str	r3, [sp, #4]
 8004204:	2300      	movs	r3, #0
 8004206:	0792      	lsls	r2, r2, #30
 8004208:	d100      	bne.n	800420c <__sflush_r+0xe4>
 800420a:	694b      	ldr	r3, [r1, #20]
 800420c:	60a3      	str	r3, [r4, #8]
 800420e:	9b01      	ldr	r3, [sp, #4]
 8004210:	2b00      	cmp	r3, #0
 8004212:	dc00      	bgt.n	8004216 <__sflush_r+0xee>
 8004214:	e794      	b.n	8004140 <__sflush_r+0x18>
 8004216:	9b01      	ldr	r3, [sp, #4]
 8004218:	003a      	movs	r2, r7
 800421a:	6a21      	ldr	r1, [r4, #32]
 800421c:	0028      	movs	r0, r5
 800421e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004220:	47b0      	blx	r6
 8004222:	2800      	cmp	r0, #0
 8004224:	dc03      	bgt.n	800422e <__sflush_r+0x106>
 8004226:	2340      	movs	r3, #64	; 0x40
 8004228:	89a2      	ldrh	r2, [r4, #12]
 800422a:	4313      	orrs	r3, r2
 800422c:	e7df      	b.n	80041ee <__sflush_r+0xc6>
 800422e:	9b01      	ldr	r3, [sp, #4]
 8004230:	183f      	adds	r7, r7, r0
 8004232:	1a1b      	subs	r3, r3, r0
 8004234:	9301      	str	r3, [sp, #4]
 8004236:	e7ea      	b.n	800420e <__sflush_r+0xe6>
 8004238:	20400001 	.word	0x20400001

0800423c <_fflush_r>:
 800423c:	690b      	ldr	r3, [r1, #16]
 800423e:	b570      	push	{r4, r5, r6, lr}
 8004240:	0005      	movs	r5, r0
 8004242:	000c      	movs	r4, r1
 8004244:	2b00      	cmp	r3, #0
 8004246:	d101      	bne.n	800424c <_fflush_r+0x10>
 8004248:	2000      	movs	r0, #0
 800424a:	bd70      	pop	{r4, r5, r6, pc}
 800424c:	2800      	cmp	r0, #0
 800424e:	d004      	beq.n	800425a <_fflush_r+0x1e>
 8004250:	6983      	ldr	r3, [r0, #24]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d101      	bne.n	800425a <_fflush_r+0x1e>
 8004256:	f000 f85f 	bl	8004318 <__sinit>
 800425a:	4b0b      	ldr	r3, [pc, #44]	; (8004288 <_fflush_r+0x4c>)
 800425c:	429c      	cmp	r4, r3
 800425e:	d109      	bne.n	8004274 <_fflush_r+0x38>
 8004260:	686c      	ldr	r4, [r5, #4]
 8004262:	220c      	movs	r2, #12
 8004264:	5ea3      	ldrsh	r3, [r4, r2]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d0ee      	beq.n	8004248 <_fflush_r+0xc>
 800426a:	0021      	movs	r1, r4
 800426c:	0028      	movs	r0, r5
 800426e:	f7ff ff5b 	bl	8004128 <__sflush_r>
 8004272:	e7ea      	b.n	800424a <_fflush_r+0xe>
 8004274:	4b05      	ldr	r3, [pc, #20]	; (800428c <_fflush_r+0x50>)
 8004276:	429c      	cmp	r4, r3
 8004278:	d101      	bne.n	800427e <_fflush_r+0x42>
 800427a:	68ac      	ldr	r4, [r5, #8]
 800427c:	e7f1      	b.n	8004262 <_fflush_r+0x26>
 800427e:	4b04      	ldr	r3, [pc, #16]	; (8004290 <_fflush_r+0x54>)
 8004280:	429c      	cmp	r4, r3
 8004282:	d1ee      	bne.n	8004262 <_fflush_r+0x26>
 8004284:	68ec      	ldr	r4, [r5, #12]
 8004286:	e7ec      	b.n	8004262 <_fflush_r+0x26>
 8004288:	08005670 	.word	0x08005670
 800428c:	08005690 	.word	0x08005690
 8004290:	08005650 	.word	0x08005650

08004294 <std>:
 8004294:	2300      	movs	r3, #0
 8004296:	b510      	push	{r4, lr}
 8004298:	0004      	movs	r4, r0
 800429a:	6003      	str	r3, [r0, #0]
 800429c:	6043      	str	r3, [r0, #4]
 800429e:	6083      	str	r3, [r0, #8]
 80042a0:	8181      	strh	r1, [r0, #12]
 80042a2:	6643      	str	r3, [r0, #100]	; 0x64
 80042a4:	81c2      	strh	r2, [r0, #14]
 80042a6:	6103      	str	r3, [r0, #16]
 80042a8:	6143      	str	r3, [r0, #20]
 80042aa:	6183      	str	r3, [r0, #24]
 80042ac:	0019      	movs	r1, r3
 80042ae:	2208      	movs	r2, #8
 80042b0:	305c      	adds	r0, #92	; 0x5c
 80042b2:	f7ff fd39 	bl	8003d28 <memset>
 80042b6:	4b05      	ldr	r3, [pc, #20]	; (80042cc <std+0x38>)
 80042b8:	6224      	str	r4, [r4, #32]
 80042ba:	6263      	str	r3, [r4, #36]	; 0x24
 80042bc:	4b04      	ldr	r3, [pc, #16]	; (80042d0 <std+0x3c>)
 80042be:	62a3      	str	r3, [r4, #40]	; 0x28
 80042c0:	4b04      	ldr	r3, [pc, #16]	; (80042d4 <std+0x40>)
 80042c2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80042c4:	4b04      	ldr	r3, [pc, #16]	; (80042d8 <std+0x44>)
 80042c6:	6323      	str	r3, [r4, #48]	; 0x30
 80042c8:	bd10      	pop	{r4, pc}
 80042ca:	46c0      	nop			; (mov r8, r8)
 80042cc:	08004f75 	.word	0x08004f75
 80042d0:	08004f9d 	.word	0x08004f9d
 80042d4:	08004fd5 	.word	0x08004fd5
 80042d8:	08005001 	.word	0x08005001

080042dc <_cleanup_r>:
 80042dc:	b510      	push	{r4, lr}
 80042de:	4902      	ldr	r1, [pc, #8]	; (80042e8 <_cleanup_r+0xc>)
 80042e0:	f000 f88c 	bl	80043fc <_fwalk_reent>
 80042e4:	bd10      	pop	{r4, pc}
 80042e6:	46c0      	nop			; (mov r8, r8)
 80042e8:	0800423d 	.word	0x0800423d

080042ec <__sfmoreglue>:
 80042ec:	b570      	push	{r4, r5, r6, lr}
 80042ee:	2568      	movs	r5, #104	; 0x68
 80042f0:	1e4a      	subs	r2, r1, #1
 80042f2:	4355      	muls	r5, r2
 80042f4:	000e      	movs	r6, r1
 80042f6:	0029      	movs	r1, r5
 80042f8:	3174      	adds	r1, #116	; 0x74
 80042fa:	f000 f981 	bl	8004600 <_malloc_r>
 80042fe:	1e04      	subs	r4, r0, #0
 8004300:	d008      	beq.n	8004314 <__sfmoreglue+0x28>
 8004302:	2100      	movs	r1, #0
 8004304:	002a      	movs	r2, r5
 8004306:	6001      	str	r1, [r0, #0]
 8004308:	6046      	str	r6, [r0, #4]
 800430a:	300c      	adds	r0, #12
 800430c:	60a0      	str	r0, [r4, #8]
 800430e:	3268      	adds	r2, #104	; 0x68
 8004310:	f7ff fd0a 	bl	8003d28 <memset>
 8004314:	0020      	movs	r0, r4
 8004316:	bd70      	pop	{r4, r5, r6, pc}

08004318 <__sinit>:
 8004318:	6983      	ldr	r3, [r0, #24]
 800431a:	b513      	push	{r0, r1, r4, lr}
 800431c:	0004      	movs	r4, r0
 800431e:	2b00      	cmp	r3, #0
 8004320:	d128      	bne.n	8004374 <__sinit+0x5c>
 8004322:	6483      	str	r3, [r0, #72]	; 0x48
 8004324:	64c3      	str	r3, [r0, #76]	; 0x4c
 8004326:	6503      	str	r3, [r0, #80]	; 0x50
 8004328:	4b13      	ldr	r3, [pc, #76]	; (8004378 <__sinit+0x60>)
 800432a:	4a14      	ldr	r2, [pc, #80]	; (800437c <__sinit+0x64>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	6282      	str	r2, [r0, #40]	; 0x28
 8004330:	9301      	str	r3, [sp, #4]
 8004332:	4298      	cmp	r0, r3
 8004334:	d101      	bne.n	800433a <__sinit+0x22>
 8004336:	2301      	movs	r3, #1
 8004338:	6183      	str	r3, [r0, #24]
 800433a:	0020      	movs	r0, r4
 800433c:	f000 f820 	bl	8004380 <__sfp>
 8004340:	6060      	str	r0, [r4, #4]
 8004342:	0020      	movs	r0, r4
 8004344:	f000 f81c 	bl	8004380 <__sfp>
 8004348:	60a0      	str	r0, [r4, #8]
 800434a:	0020      	movs	r0, r4
 800434c:	f000 f818 	bl	8004380 <__sfp>
 8004350:	2200      	movs	r2, #0
 8004352:	60e0      	str	r0, [r4, #12]
 8004354:	2104      	movs	r1, #4
 8004356:	6860      	ldr	r0, [r4, #4]
 8004358:	f7ff ff9c 	bl	8004294 <std>
 800435c:	2201      	movs	r2, #1
 800435e:	2109      	movs	r1, #9
 8004360:	68a0      	ldr	r0, [r4, #8]
 8004362:	f7ff ff97 	bl	8004294 <std>
 8004366:	2202      	movs	r2, #2
 8004368:	2112      	movs	r1, #18
 800436a:	68e0      	ldr	r0, [r4, #12]
 800436c:	f7ff ff92 	bl	8004294 <std>
 8004370:	2301      	movs	r3, #1
 8004372:	61a3      	str	r3, [r4, #24]
 8004374:	bd13      	pop	{r0, r1, r4, pc}
 8004376:	46c0      	nop			; (mov r8, r8)
 8004378:	0800564c 	.word	0x0800564c
 800437c:	080042dd 	.word	0x080042dd

08004380 <__sfp>:
 8004380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004382:	4b1c      	ldr	r3, [pc, #112]	; (80043f4 <__sfp+0x74>)
 8004384:	0007      	movs	r7, r0
 8004386:	681e      	ldr	r6, [r3, #0]
 8004388:	69b3      	ldr	r3, [r6, #24]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d102      	bne.n	8004394 <__sfp+0x14>
 800438e:	0030      	movs	r0, r6
 8004390:	f7ff ffc2 	bl	8004318 <__sinit>
 8004394:	3648      	adds	r6, #72	; 0x48
 8004396:	68b4      	ldr	r4, [r6, #8]
 8004398:	6873      	ldr	r3, [r6, #4]
 800439a:	3b01      	subs	r3, #1
 800439c:	d504      	bpl.n	80043a8 <__sfp+0x28>
 800439e:	6833      	ldr	r3, [r6, #0]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d007      	beq.n	80043b4 <__sfp+0x34>
 80043a4:	6836      	ldr	r6, [r6, #0]
 80043a6:	e7f6      	b.n	8004396 <__sfp+0x16>
 80043a8:	220c      	movs	r2, #12
 80043aa:	5ea5      	ldrsh	r5, [r4, r2]
 80043ac:	2d00      	cmp	r5, #0
 80043ae:	d00d      	beq.n	80043cc <__sfp+0x4c>
 80043b0:	3468      	adds	r4, #104	; 0x68
 80043b2:	e7f2      	b.n	800439a <__sfp+0x1a>
 80043b4:	2104      	movs	r1, #4
 80043b6:	0038      	movs	r0, r7
 80043b8:	f7ff ff98 	bl	80042ec <__sfmoreglue>
 80043bc:	6030      	str	r0, [r6, #0]
 80043be:	2800      	cmp	r0, #0
 80043c0:	d1f0      	bne.n	80043a4 <__sfp+0x24>
 80043c2:	230c      	movs	r3, #12
 80043c4:	0004      	movs	r4, r0
 80043c6:	603b      	str	r3, [r7, #0]
 80043c8:	0020      	movs	r0, r4
 80043ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80043cc:	0020      	movs	r0, r4
 80043ce:	4b0a      	ldr	r3, [pc, #40]	; (80043f8 <__sfp+0x78>)
 80043d0:	6665      	str	r5, [r4, #100]	; 0x64
 80043d2:	6025      	str	r5, [r4, #0]
 80043d4:	6065      	str	r5, [r4, #4]
 80043d6:	60a5      	str	r5, [r4, #8]
 80043d8:	60e3      	str	r3, [r4, #12]
 80043da:	6125      	str	r5, [r4, #16]
 80043dc:	6165      	str	r5, [r4, #20]
 80043de:	61a5      	str	r5, [r4, #24]
 80043e0:	2208      	movs	r2, #8
 80043e2:	0029      	movs	r1, r5
 80043e4:	305c      	adds	r0, #92	; 0x5c
 80043e6:	f7ff fc9f 	bl	8003d28 <memset>
 80043ea:	6365      	str	r5, [r4, #52]	; 0x34
 80043ec:	63a5      	str	r5, [r4, #56]	; 0x38
 80043ee:	64a5      	str	r5, [r4, #72]	; 0x48
 80043f0:	64e5      	str	r5, [r4, #76]	; 0x4c
 80043f2:	e7e9      	b.n	80043c8 <__sfp+0x48>
 80043f4:	0800564c 	.word	0x0800564c
 80043f8:	ffff0001 	.word	0xffff0001

080043fc <_fwalk_reent>:
 80043fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80043fe:	0004      	movs	r4, r0
 8004400:	0007      	movs	r7, r0
 8004402:	2600      	movs	r6, #0
 8004404:	9101      	str	r1, [sp, #4]
 8004406:	3448      	adds	r4, #72	; 0x48
 8004408:	2c00      	cmp	r4, #0
 800440a:	d101      	bne.n	8004410 <_fwalk_reent+0x14>
 800440c:	0030      	movs	r0, r6
 800440e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004410:	6863      	ldr	r3, [r4, #4]
 8004412:	68a5      	ldr	r5, [r4, #8]
 8004414:	9300      	str	r3, [sp, #0]
 8004416:	9b00      	ldr	r3, [sp, #0]
 8004418:	3b01      	subs	r3, #1
 800441a:	9300      	str	r3, [sp, #0]
 800441c:	d501      	bpl.n	8004422 <_fwalk_reent+0x26>
 800441e:	6824      	ldr	r4, [r4, #0]
 8004420:	e7f2      	b.n	8004408 <_fwalk_reent+0xc>
 8004422:	89ab      	ldrh	r3, [r5, #12]
 8004424:	2b01      	cmp	r3, #1
 8004426:	d908      	bls.n	800443a <_fwalk_reent+0x3e>
 8004428:	220e      	movs	r2, #14
 800442a:	5eab      	ldrsh	r3, [r5, r2]
 800442c:	3301      	adds	r3, #1
 800442e:	d004      	beq.n	800443a <_fwalk_reent+0x3e>
 8004430:	0029      	movs	r1, r5
 8004432:	0038      	movs	r0, r7
 8004434:	9b01      	ldr	r3, [sp, #4]
 8004436:	4798      	blx	r3
 8004438:	4306      	orrs	r6, r0
 800443a:	3568      	adds	r5, #104	; 0x68
 800443c:	e7eb      	b.n	8004416 <_fwalk_reent+0x1a>
	...

08004440 <__locale_ctype_ptr>:
 8004440:	4b04      	ldr	r3, [pc, #16]	; (8004454 <__locale_ctype_ptr+0x14>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	6a1b      	ldr	r3, [r3, #32]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d100      	bne.n	800444c <__locale_ctype_ptr+0xc>
 800444a:	4b03      	ldr	r3, [pc, #12]	; (8004458 <__locale_ctype_ptr+0x18>)
 800444c:	33ec      	adds	r3, #236	; 0xec
 800444e:	6818      	ldr	r0, [r3, #0]
 8004450:	4770      	bx	lr
 8004452:	46c0      	nop			; (mov r8, r8)
 8004454:	20000010 	.word	0x20000010
 8004458:	20000074 	.word	0x20000074

0800445c <__swhatbuf_r>:
 800445c:	b570      	push	{r4, r5, r6, lr}
 800445e:	000e      	movs	r6, r1
 8004460:	001d      	movs	r5, r3
 8004462:	230e      	movs	r3, #14
 8004464:	5ec9      	ldrsh	r1, [r1, r3]
 8004466:	b096      	sub	sp, #88	; 0x58
 8004468:	0014      	movs	r4, r2
 800446a:	2900      	cmp	r1, #0
 800446c:	da07      	bge.n	800447e <__swhatbuf_r+0x22>
 800446e:	2300      	movs	r3, #0
 8004470:	602b      	str	r3, [r5, #0]
 8004472:	89b3      	ldrh	r3, [r6, #12]
 8004474:	061b      	lsls	r3, r3, #24
 8004476:	d411      	bmi.n	800449c <__swhatbuf_r+0x40>
 8004478:	2380      	movs	r3, #128	; 0x80
 800447a:	00db      	lsls	r3, r3, #3
 800447c:	e00f      	b.n	800449e <__swhatbuf_r+0x42>
 800447e:	466a      	mov	r2, sp
 8004480:	f000 fdf6 	bl	8005070 <_fstat_r>
 8004484:	2800      	cmp	r0, #0
 8004486:	dbf2      	blt.n	800446e <__swhatbuf_r+0x12>
 8004488:	22f0      	movs	r2, #240	; 0xf0
 800448a:	9b01      	ldr	r3, [sp, #4]
 800448c:	0212      	lsls	r2, r2, #8
 800448e:	4013      	ands	r3, r2
 8004490:	4a05      	ldr	r2, [pc, #20]	; (80044a8 <__swhatbuf_r+0x4c>)
 8004492:	189b      	adds	r3, r3, r2
 8004494:	425a      	negs	r2, r3
 8004496:	4153      	adcs	r3, r2
 8004498:	602b      	str	r3, [r5, #0]
 800449a:	e7ed      	b.n	8004478 <__swhatbuf_r+0x1c>
 800449c:	2340      	movs	r3, #64	; 0x40
 800449e:	2000      	movs	r0, #0
 80044a0:	6023      	str	r3, [r4, #0]
 80044a2:	b016      	add	sp, #88	; 0x58
 80044a4:	bd70      	pop	{r4, r5, r6, pc}
 80044a6:	46c0      	nop			; (mov r8, r8)
 80044a8:	ffffe000 	.word	0xffffe000

080044ac <__smakebuf_r>:
 80044ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80044ae:	2602      	movs	r6, #2
 80044b0:	898b      	ldrh	r3, [r1, #12]
 80044b2:	0005      	movs	r5, r0
 80044b4:	000c      	movs	r4, r1
 80044b6:	4233      	tst	r3, r6
 80044b8:	d006      	beq.n	80044c8 <__smakebuf_r+0x1c>
 80044ba:	0023      	movs	r3, r4
 80044bc:	3347      	adds	r3, #71	; 0x47
 80044be:	6023      	str	r3, [r4, #0]
 80044c0:	6123      	str	r3, [r4, #16]
 80044c2:	2301      	movs	r3, #1
 80044c4:	6163      	str	r3, [r4, #20]
 80044c6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80044c8:	ab01      	add	r3, sp, #4
 80044ca:	466a      	mov	r2, sp
 80044cc:	f7ff ffc6 	bl	800445c <__swhatbuf_r>
 80044d0:	9900      	ldr	r1, [sp, #0]
 80044d2:	0007      	movs	r7, r0
 80044d4:	0028      	movs	r0, r5
 80044d6:	f000 f893 	bl	8004600 <_malloc_r>
 80044da:	2800      	cmp	r0, #0
 80044dc:	d108      	bne.n	80044f0 <__smakebuf_r+0x44>
 80044de:	220c      	movs	r2, #12
 80044e0:	5ea3      	ldrsh	r3, [r4, r2]
 80044e2:	059a      	lsls	r2, r3, #22
 80044e4:	d4ef      	bmi.n	80044c6 <__smakebuf_r+0x1a>
 80044e6:	2203      	movs	r2, #3
 80044e8:	4393      	bics	r3, r2
 80044ea:	431e      	orrs	r6, r3
 80044ec:	81a6      	strh	r6, [r4, #12]
 80044ee:	e7e4      	b.n	80044ba <__smakebuf_r+0xe>
 80044f0:	4b0f      	ldr	r3, [pc, #60]	; (8004530 <__smakebuf_r+0x84>)
 80044f2:	62ab      	str	r3, [r5, #40]	; 0x28
 80044f4:	2380      	movs	r3, #128	; 0x80
 80044f6:	89a2      	ldrh	r2, [r4, #12]
 80044f8:	6020      	str	r0, [r4, #0]
 80044fa:	4313      	orrs	r3, r2
 80044fc:	81a3      	strh	r3, [r4, #12]
 80044fe:	9b00      	ldr	r3, [sp, #0]
 8004500:	6120      	str	r0, [r4, #16]
 8004502:	6163      	str	r3, [r4, #20]
 8004504:	9b01      	ldr	r3, [sp, #4]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d00d      	beq.n	8004526 <__smakebuf_r+0x7a>
 800450a:	230e      	movs	r3, #14
 800450c:	5ee1      	ldrsh	r1, [r4, r3]
 800450e:	0028      	movs	r0, r5
 8004510:	f000 fdc0 	bl	8005094 <_isatty_r>
 8004514:	2800      	cmp	r0, #0
 8004516:	d006      	beq.n	8004526 <__smakebuf_r+0x7a>
 8004518:	2203      	movs	r2, #3
 800451a:	89a3      	ldrh	r3, [r4, #12]
 800451c:	4393      	bics	r3, r2
 800451e:	001a      	movs	r2, r3
 8004520:	2301      	movs	r3, #1
 8004522:	4313      	orrs	r3, r2
 8004524:	81a3      	strh	r3, [r4, #12]
 8004526:	89a0      	ldrh	r0, [r4, #12]
 8004528:	4338      	orrs	r0, r7
 800452a:	81a0      	strh	r0, [r4, #12]
 800452c:	e7cb      	b.n	80044c6 <__smakebuf_r+0x1a>
 800452e:	46c0      	nop			; (mov r8, r8)
 8004530:	080042dd 	.word	0x080042dd

08004534 <malloc>:
 8004534:	b510      	push	{r4, lr}
 8004536:	4b03      	ldr	r3, [pc, #12]	; (8004544 <malloc+0x10>)
 8004538:	0001      	movs	r1, r0
 800453a:	6818      	ldr	r0, [r3, #0]
 800453c:	f000 f860 	bl	8004600 <_malloc_r>
 8004540:	bd10      	pop	{r4, pc}
 8004542:	46c0      	nop			; (mov r8, r8)
 8004544:	20000010 	.word	0x20000010

08004548 <__ascii_mbtowc>:
 8004548:	b082      	sub	sp, #8
 800454a:	2900      	cmp	r1, #0
 800454c:	d100      	bne.n	8004550 <__ascii_mbtowc+0x8>
 800454e:	a901      	add	r1, sp, #4
 8004550:	1e10      	subs	r0, r2, #0
 8004552:	d006      	beq.n	8004562 <__ascii_mbtowc+0x1a>
 8004554:	2b00      	cmp	r3, #0
 8004556:	d006      	beq.n	8004566 <__ascii_mbtowc+0x1e>
 8004558:	7813      	ldrb	r3, [r2, #0]
 800455a:	600b      	str	r3, [r1, #0]
 800455c:	7810      	ldrb	r0, [r2, #0]
 800455e:	1e43      	subs	r3, r0, #1
 8004560:	4198      	sbcs	r0, r3
 8004562:	b002      	add	sp, #8
 8004564:	4770      	bx	lr
 8004566:	2002      	movs	r0, #2
 8004568:	4240      	negs	r0, r0
 800456a:	e7fa      	b.n	8004562 <__ascii_mbtowc+0x1a>

0800456c <_free_r>:
 800456c:	b570      	push	{r4, r5, r6, lr}
 800456e:	0005      	movs	r5, r0
 8004570:	2900      	cmp	r1, #0
 8004572:	d010      	beq.n	8004596 <_free_r+0x2a>
 8004574:	1f0c      	subs	r4, r1, #4
 8004576:	6823      	ldr	r3, [r4, #0]
 8004578:	2b00      	cmp	r3, #0
 800457a:	da00      	bge.n	800457e <_free_r+0x12>
 800457c:	18e4      	adds	r4, r4, r3
 800457e:	0028      	movs	r0, r5
 8004580:	f000 fdd5 	bl	800512e <__malloc_lock>
 8004584:	4a1d      	ldr	r2, [pc, #116]	; (80045fc <_free_r+0x90>)
 8004586:	6813      	ldr	r3, [r2, #0]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d105      	bne.n	8004598 <_free_r+0x2c>
 800458c:	6063      	str	r3, [r4, #4]
 800458e:	6014      	str	r4, [r2, #0]
 8004590:	0028      	movs	r0, r5
 8004592:	f000 fdcd 	bl	8005130 <__malloc_unlock>
 8004596:	bd70      	pop	{r4, r5, r6, pc}
 8004598:	42a3      	cmp	r3, r4
 800459a:	d909      	bls.n	80045b0 <_free_r+0x44>
 800459c:	6821      	ldr	r1, [r4, #0]
 800459e:	1860      	adds	r0, r4, r1
 80045a0:	4283      	cmp	r3, r0
 80045a2:	d1f3      	bne.n	800458c <_free_r+0x20>
 80045a4:	6818      	ldr	r0, [r3, #0]
 80045a6:	685b      	ldr	r3, [r3, #4]
 80045a8:	1841      	adds	r1, r0, r1
 80045aa:	6021      	str	r1, [r4, #0]
 80045ac:	e7ee      	b.n	800458c <_free_r+0x20>
 80045ae:	0013      	movs	r3, r2
 80045b0:	685a      	ldr	r2, [r3, #4]
 80045b2:	2a00      	cmp	r2, #0
 80045b4:	d001      	beq.n	80045ba <_free_r+0x4e>
 80045b6:	42a2      	cmp	r2, r4
 80045b8:	d9f9      	bls.n	80045ae <_free_r+0x42>
 80045ba:	6819      	ldr	r1, [r3, #0]
 80045bc:	1858      	adds	r0, r3, r1
 80045be:	42a0      	cmp	r0, r4
 80045c0:	d10b      	bne.n	80045da <_free_r+0x6e>
 80045c2:	6820      	ldr	r0, [r4, #0]
 80045c4:	1809      	adds	r1, r1, r0
 80045c6:	1858      	adds	r0, r3, r1
 80045c8:	6019      	str	r1, [r3, #0]
 80045ca:	4282      	cmp	r2, r0
 80045cc:	d1e0      	bne.n	8004590 <_free_r+0x24>
 80045ce:	6810      	ldr	r0, [r2, #0]
 80045d0:	6852      	ldr	r2, [r2, #4]
 80045d2:	1841      	adds	r1, r0, r1
 80045d4:	6019      	str	r1, [r3, #0]
 80045d6:	605a      	str	r2, [r3, #4]
 80045d8:	e7da      	b.n	8004590 <_free_r+0x24>
 80045da:	42a0      	cmp	r0, r4
 80045dc:	d902      	bls.n	80045e4 <_free_r+0x78>
 80045de:	230c      	movs	r3, #12
 80045e0:	602b      	str	r3, [r5, #0]
 80045e2:	e7d5      	b.n	8004590 <_free_r+0x24>
 80045e4:	6821      	ldr	r1, [r4, #0]
 80045e6:	1860      	adds	r0, r4, r1
 80045e8:	4282      	cmp	r2, r0
 80045ea:	d103      	bne.n	80045f4 <_free_r+0x88>
 80045ec:	6810      	ldr	r0, [r2, #0]
 80045ee:	6852      	ldr	r2, [r2, #4]
 80045f0:	1841      	adds	r1, r0, r1
 80045f2:	6021      	str	r1, [r4, #0]
 80045f4:	6062      	str	r2, [r4, #4]
 80045f6:	605c      	str	r4, [r3, #4]
 80045f8:	e7ca      	b.n	8004590 <_free_r+0x24>
 80045fa:	46c0      	nop			; (mov r8, r8)
 80045fc:	200002cc 	.word	0x200002cc

08004600 <_malloc_r>:
 8004600:	2303      	movs	r3, #3
 8004602:	b570      	push	{r4, r5, r6, lr}
 8004604:	1ccd      	adds	r5, r1, #3
 8004606:	439d      	bics	r5, r3
 8004608:	3508      	adds	r5, #8
 800460a:	0006      	movs	r6, r0
 800460c:	2d0c      	cmp	r5, #12
 800460e:	d21e      	bcs.n	800464e <_malloc_r+0x4e>
 8004610:	250c      	movs	r5, #12
 8004612:	42a9      	cmp	r1, r5
 8004614:	d81d      	bhi.n	8004652 <_malloc_r+0x52>
 8004616:	0030      	movs	r0, r6
 8004618:	f000 fd89 	bl	800512e <__malloc_lock>
 800461c:	4a25      	ldr	r2, [pc, #148]	; (80046b4 <_malloc_r+0xb4>)
 800461e:	6814      	ldr	r4, [r2, #0]
 8004620:	0021      	movs	r1, r4
 8004622:	2900      	cmp	r1, #0
 8004624:	d119      	bne.n	800465a <_malloc_r+0x5a>
 8004626:	4c24      	ldr	r4, [pc, #144]	; (80046b8 <_malloc_r+0xb8>)
 8004628:	6823      	ldr	r3, [r4, #0]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d103      	bne.n	8004636 <_malloc_r+0x36>
 800462e:	0030      	movs	r0, r6
 8004630:	f000 fc8e 	bl	8004f50 <_sbrk_r>
 8004634:	6020      	str	r0, [r4, #0]
 8004636:	0029      	movs	r1, r5
 8004638:	0030      	movs	r0, r6
 800463a:	f000 fc89 	bl	8004f50 <_sbrk_r>
 800463e:	1c43      	adds	r3, r0, #1
 8004640:	d12b      	bne.n	800469a <_malloc_r+0x9a>
 8004642:	230c      	movs	r3, #12
 8004644:	0030      	movs	r0, r6
 8004646:	6033      	str	r3, [r6, #0]
 8004648:	f000 fd72 	bl	8005130 <__malloc_unlock>
 800464c:	e003      	b.n	8004656 <_malloc_r+0x56>
 800464e:	2d00      	cmp	r5, #0
 8004650:	dadf      	bge.n	8004612 <_malloc_r+0x12>
 8004652:	230c      	movs	r3, #12
 8004654:	6033      	str	r3, [r6, #0]
 8004656:	2000      	movs	r0, #0
 8004658:	bd70      	pop	{r4, r5, r6, pc}
 800465a:	680b      	ldr	r3, [r1, #0]
 800465c:	1b5b      	subs	r3, r3, r5
 800465e:	d419      	bmi.n	8004694 <_malloc_r+0x94>
 8004660:	2b0b      	cmp	r3, #11
 8004662:	d903      	bls.n	800466c <_malloc_r+0x6c>
 8004664:	600b      	str	r3, [r1, #0]
 8004666:	18cc      	adds	r4, r1, r3
 8004668:	6025      	str	r5, [r4, #0]
 800466a:	e003      	b.n	8004674 <_malloc_r+0x74>
 800466c:	684b      	ldr	r3, [r1, #4]
 800466e:	428c      	cmp	r4, r1
 8004670:	d10d      	bne.n	800468e <_malloc_r+0x8e>
 8004672:	6013      	str	r3, [r2, #0]
 8004674:	0030      	movs	r0, r6
 8004676:	f000 fd5b 	bl	8005130 <__malloc_unlock>
 800467a:	0020      	movs	r0, r4
 800467c:	2207      	movs	r2, #7
 800467e:	300b      	adds	r0, #11
 8004680:	1d23      	adds	r3, r4, #4
 8004682:	4390      	bics	r0, r2
 8004684:	1ac3      	subs	r3, r0, r3
 8004686:	d0e7      	beq.n	8004658 <_malloc_r+0x58>
 8004688:	425a      	negs	r2, r3
 800468a:	50e2      	str	r2, [r4, r3]
 800468c:	e7e4      	b.n	8004658 <_malloc_r+0x58>
 800468e:	6063      	str	r3, [r4, #4]
 8004690:	000c      	movs	r4, r1
 8004692:	e7ef      	b.n	8004674 <_malloc_r+0x74>
 8004694:	000c      	movs	r4, r1
 8004696:	6849      	ldr	r1, [r1, #4]
 8004698:	e7c3      	b.n	8004622 <_malloc_r+0x22>
 800469a:	2303      	movs	r3, #3
 800469c:	1cc4      	adds	r4, r0, #3
 800469e:	439c      	bics	r4, r3
 80046a0:	42a0      	cmp	r0, r4
 80046a2:	d0e1      	beq.n	8004668 <_malloc_r+0x68>
 80046a4:	1a21      	subs	r1, r4, r0
 80046a6:	0030      	movs	r0, r6
 80046a8:	f000 fc52 	bl	8004f50 <_sbrk_r>
 80046ac:	1c43      	adds	r3, r0, #1
 80046ae:	d1db      	bne.n	8004668 <_malloc_r+0x68>
 80046b0:	e7c7      	b.n	8004642 <_malloc_r+0x42>
 80046b2:	46c0      	nop			; (mov r8, r8)
 80046b4:	200002cc 	.word	0x200002cc
 80046b8:	200002d0 	.word	0x200002d0

080046bc <__ssputs_r>:
 80046bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80046be:	688e      	ldr	r6, [r1, #8]
 80046c0:	b085      	sub	sp, #20
 80046c2:	0007      	movs	r7, r0
 80046c4:	000c      	movs	r4, r1
 80046c6:	9203      	str	r2, [sp, #12]
 80046c8:	9301      	str	r3, [sp, #4]
 80046ca:	429e      	cmp	r6, r3
 80046cc:	d83c      	bhi.n	8004748 <__ssputs_r+0x8c>
 80046ce:	2390      	movs	r3, #144	; 0x90
 80046d0:	898a      	ldrh	r2, [r1, #12]
 80046d2:	00db      	lsls	r3, r3, #3
 80046d4:	421a      	tst	r2, r3
 80046d6:	d034      	beq.n	8004742 <__ssputs_r+0x86>
 80046d8:	2503      	movs	r5, #3
 80046da:	6909      	ldr	r1, [r1, #16]
 80046dc:	6823      	ldr	r3, [r4, #0]
 80046de:	1a5b      	subs	r3, r3, r1
 80046e0:	9302      	str	r3, [sp, #8]
 80046e2:	6963      	ldr	r3, [r4, #20]
 80046e4:	9802      	ldr	r0, [sp, #8]
 80046e6:	435d      	muls	r5, r3
 80046e8:	0feb      	lsrs	r3, r5, #31
 80046ea:	195d      	adds	r5, r3, r5
 80046ec:	9b01      	ldr	r3, [sp, #4]
 80046ee:	106d      	asrs	r5, r5, #1
 80046f0:	3301      	adds	r3, #1
 80046f2:	181b      	adds	r3, r3, r0
 80046f4:	42ab      	cmp	r3, r5
 80046f6:	d900      	bls.n	80046fa <__ssputs_r+0x3e>
 80046f8:	001d      	movs	r5, r3
 80046fa:	0553      	lsls	r3, r2, #21
 80046fc:	d532      	bpl.n	8004764 <__ssputs_r+0xa8>
 80046fe:	0029      	movs	r1, r5
 8004700:	0038      	movs	r0, r7
 8004702:	f7ff ff7d 	bl	8004600 <_malloc_r>
 8004706:	1e06      	subs	r6, r0, #0
 8004708:	d109      	bne.n	800471e <__ssputs_r+0x62>
 800470a:	230c      	movs	r3, #12
 800470c:	603b      	str	r3, [r7, #0]
 800470e:	2340      	movs	r3, #64	; 0x40
 8004710:	2001      	movs	r0, #1
 8004712:	89a2      	ldrh	r2, [r4, #12]
 8004714:	4240      	negs	r0, r0
 8004716:	4313      	orrs	r3, r2
 8004718:	81a3      	strh	r3, [r4, #12]
 800471a:	b005      	add	sp, #20
 800471c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800471e:	9a02      	ldr	r2, [sp, #8]
 8004720:	6921      	ldr	r1, [r4, #16]
 8004722:	f000 fce8 	bl	80050f6 <memcpy>
 8004726:	89a3      	ldrh	r3, [r4, #12]
 8004728:	4a14      	ldr	r2, [pc, #80]	; (800477c <__ssputs_r+0xc0>)
 800472a:	401a      	ands	r2, r3
 800472c:	2380      	movs	r3, #128	; 0x80
 800472e:	4313      	orrs	r3, r2
 8004730:	81a3      	strh	r3, [r4, #12]
 8004732:	9b02      	ldr	r3, [sp, #8]
 8004734:	6126      	str	r6, [r4, #16]
 8004736:	18f6      	adds	r6, r6, r3
 8004738:	6026      	str	r6, [r4, #0]
 800473a:	6165      	str	r5, [r4, #20]
 800473c:	9e01      	ldr	r6, [sp, #4]
 800473e:	1aed      	subs	r5, r5, r3
 8004740:	60a5      	str	r5, [r4, #8]
 8004742:	9b01      	ldr	r3, [sp, #4]
 8004744:	429e      	cmp	r6, r3
 8004746:	d900      	bls.n	800474a <__ssputs_r+0x8e>
 8004748:	9e01      	ldr	r6, [sp, #4]
 800474a:	0032      	movs	r2, r6
 800474c:	9903      	ldr	r1, [sp, #12]
 800474e:	6820      	ldr	r0, [r4, #0]
 8004750:	f000 fcda 	bl	8005108 <memmove>
 8004754:	68a3      	ldr	r3, [r4, #8]
 8004756:	2000      	movs	r0, #0
 8004758:	1b9b      	subs	r3, r3, r6
 800475a:	60a3      	str	r3, [r4, #8]
 800475c:	6823      	ldr	r3, [r4, #0]
 800475e:	199e      	adds	r6, r3, r6
 8004760:	6026      	str	r6, [r4, #0]
 8004762:	e7da      	b.n	800471a <__ssputs_r+0x5e>
 8004764:	002a      	movs	r2, r5
 8004766:	0038      	movs	r0, r7
 8004768:	f000 fce3 	bl	8005132 <_realloc_r>
 800476c:	1e06      	subs	r6, r0, #0
 800476e:	d1e0      	bne.n	8004732 <__ssputs_r+0x76>
 8004770:	6921      	ldr	r1, [r4, #16]
 8004772:	0038      	movs	r0, r7
 8004774:	f7ff fefa 	bl	800456c <_free_r>
 8004778:	e7c7      	b.n	800470a <__ssputs_r+0x4e>
 800477a:	46c0      	nop			; (mov r8, r8)
 800477c:	fffffb7f 	.word	0xfffffb7f

08004780 <_svfiprintf_r>:
 8004780:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004782:	b0a1      	sub	sp, #132	; 0x84
 8004784:	9003      	str	r0, [sp, #12]
 8004786:	001d      	movs	r5, r3
 8004788:	898b      	ldrh	r3, [r1, #12]
 800478a:	000f      	movs	r7, r1
 800478c:	0016      	movs	r6, r2
 800478e:	061b      	lsls	r3, r3, #24
 8004790:	d511      	bpl.n	80047b6 <_svfiprintf_r+0x36>
 8004792:	690b      	ldr	r3, [r1, #16]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d10e      	bne.n	80047b6 <_svfiprintf_r+0x36>
 8004798:	2140      	movs	r1, #64	; 0x40
 800479a:	f7ff ff31 	bl	8004600 <_malloc_r>
 800479e:	6038      	str	r0, [r7, #0]
 80047a0:	6138      	str	r0, [r7, #16]
 80047a2:	2800      	cmp	r0, #0
 80047a4:	d105      	bne.n	80047b2 <_svfiprintf_r+0x32>
 80047a6:	230c      	movs	r3, #12
 80047a8:	9a03      	ldr	r2, [sp, #12]
 80047aa:	3801      	subs	r0, #1
 80047ac:	6013      	str	r3, [r2, #0]
 80047ae:	b021      	add	sp, #132	; 0x84
 80047b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047b2:	2340      	movs	r3, #64	; 0x40
 80047b4:	617b      	str	r3, [r7, #20]
 80047b6:	2300      	movs	r3, #0
 80047b8:	ac08      	add	r4, sp, #32
 80047ba:	6163      	str	r3, [r4, #20]
 80047bc:	3320      	adds	r3, #32
 80047be:	7663      	strb	r3, [r4, #25]
 80047c0:	3310      	adds	r3, #16
 80047c2:	76a3      	strb	r3, [r4, #26]
 80047c4:	9507      	str	r5, [sp, #28]
 80047c6:	0035      	movs	r5, r6
 80047c8:	782b      	ldrb	r3, [r5, #0]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d001      	beq.n	80047d2 <_svfiprintf_r+0x52>
 80047ce:	2b25      	cmp	r3, #37	; 0x25
 80047d0:	d146      	bne.n	8004860 <_svfiprintf_r+0xe0>
 80047d2:	1bab      	subs	r3, r5, r6
 80047d4:	9305      	str	r3, [sp, #20]
 80047d6:	d00c      	beq.n	80047f2 <_svfiprintf_r+0x72>
 80047d8:	0032      	movs	r2, r6
 80047da:	0039      	movs	r1, r7
 80047dc:	9803      	ldr	r0, [sp, #12]
 80047de:	f7ff ff6d 	bl	80046bc <__ssputs_r>
 80047e2:	1c43      	adds	r3, r0, #1
 80047e4:	d100      	bne.n	80047e8 <_svfiprintf_r+0x68>
 80047e6:	e0ae      	b.n	8004946 <_svfiprintf_r+0x1c6>
 80047e8:	6962      	ldr	r2, [r4, #20]
 80047ea:	9b05      	ldr	r3, [sp, #20]
 80047ec:	4694      	mov	ip, r2
 80047ee:	4463      	add	r3, ip
 80047f0:	6163      	str	r3, [r4, #20]
 80047f2:	782b      	ldrb	r3, [r5, #0]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d100      	bne.n	80047fa <_svfiprintf_r+0x7a>
 80047f8:	e0a5      	b.n	8004946 <_svfiprintf_r+0x1c6>
 80047fa:	2201      	movs	r2, #1
 80047fc:	2300      	movs	r3, #0
 80047fe:	4252      	negs	r2, r2
 8004800:	6062      	str	r2, [r4, #4]
 8004802:	a904      	add	r1, sp, #16
 8004804:	3254      	adds	r2, #84	; 0x54
 8004806:	1852      	adds	r2, r2, r1
 8004808:	1c6e      	adds	r6, r5, #1
 800480a:	6023      	str	r3, [r4, #0]
 800480c:	60e3      	str	r3, [r4, #12]
 800480e:	60a3      	str	r3, [r4, #8]
 8004810:	7013      	strb	r3, [r2, #0]
 8004812:	65a3      	str	r3, [r4, #88]	; 0x58
 8004814:	7831      	ldrb	r1, [r6, #0]
 8004816:	2205      	movs	r2, #5
 8004818:	4853      	ldr	r0, [pc, #332]	; (8004968 <_svfiprintf_r+0x1e8>)
 800481a:	f000 fc61 	bl	80050e0 <memchr>
 800481e:	1c75      	adds	r5, r6, #1
 8004820:	2800      	cmp	r0, #0
 8004822:	d11f      	bne.n	8004864 <_svfiprintf_r+0xe4>
 8004824:	6822      	ldr	r2, [r4, #0]
 8004826:	06d3      	lsls	r3, r2, #27
 8004828:	d504      	bpl.n	8004834 <_svfiprintf_r+0xb4>
 800482a:	2353      	movs	r3, #83	; 0x53
 800482c:	a904      	add	r1, sp, #16
 800482e:	185b      	adds	r3, r3, r1
 8004830:	2120      	movs	r1, #32
 8004832:	7019      	strb	r1, [r3, #0]
 8004834:	0713      	lsls	r3, r2, #28
 8004836:	d504      	bpl.n	8004842 <_svfiprintf_r+0xc2>
 8004838:	2353      	movs	r3, #83	; 0x53
 800483a:	a904      	add	r1, sp, #16
 800483c:	185b      	adds	r3, r3, r1
 800483e:	212b      	movs	r1, #43	; 0x2b
 8004840:	7019      	strb	r1, [r3, #0]
 8004842:	7833      	ldrb	r3, [r6, #0]
 8004844:	2b2a      	cmp	r3, #42	; 0x2a
 8004846:	d016      	beq.n	8004876 <_svfiprintf_r+0xf6>
 8004848:	0035      	movs	r5, r6
 800484a:	2100      	movs	r1, #0
 800484c:	200a      	movs	r0, #10
 800484e:	68e3      	ldr	r3, [r4, #12]
 8004850:	782a      	ldrb	r2, [r5, #0]
 8004852:	1c6e      	adds	r6, r5, #1
 8004854:	3a30      	subs	r2, #48	; 0x30
 8004856:	2a09      	cmp	r2, #9
 8004858:	d94e      	bls.n	80048f8 <_svfiprintf_r+0x178>
 800485a:	2900      	cmp	r1, #0
 800485c:	d018      	beq.n	8004890 <_svfiprintf_r+0x110>
 800485e:	e010      	b.n	8004882 <_svfiprintf_r+0x102>
 8004860:	3501      	adds	r5, #1
 8004862:	e7b1      	b.n	80047c8 <_svfiprintf_r+0x48>
 8004864:	4b40      	ldr	r3, [pc, #256]	; (8004968 <_svfiprintf_r+0x1e8>)
 8004866:	6822      	ldr	r2, [r4, #0]
 8004868:	1ac0      	subs	r0, r0, r3
 800486a:	2301      	movs	r3, #1
 800486c:	4083      	lsls	r3, r0
 800486e:	4313      	orrs	r3, r2
 8004870:	6023      	str	r3, [r4, #0]
 8004872:	002e      	movs	r6, r5
 8004874:	e7ce      	b.n	8004814 <_svfiprintf_r+0x94>
 8004876:	9b07      	ldr	r3, [sp, #28]
 8004878:	1d19      	adds	r1, r3, #4
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	9107      	str	r1, [sp, #28]
 800487e:	2b00      	cmp	r3, #0
 8004880:	db01      	blt.n	8004886 <_svfiprintf_r+0x106>
 8004882:	930b      	str	r3, [sp, #44]	; 0x2c
 8004884:	e004      	b.n	8004890 <_svfiprintf_r+0x110>
 8004886:	425b      	negs	r3, r3
 8004888:	60e3      	str	r3, [r4, #12]
 800488a:	2302      	movs	r3, #2
 800488c:	4313      	orrs	r3, r2
 800488e:	6023      	str	r3, [r4, #0]
 8004890:	782b      	ldrb	r3, [r5, #0]
 8004892:	2b2e      	cmp	r3, #46	; 0x2e
 8004894:	d10a      	bne.n	80048ac <_svfiprintf_r+0x12c>
 8004896:	786b      	ldrb	r3, [r5, #1]
 8004898:	2b2a      	cmp	r3, #42	; 0x2a
 800489a:	d135      	bne.n	8004908 <_svfiprintf_r+0x188>
 800489c:	9b07      	ldr	r3, [sp, #28]
 800489e:	3502      	adds	r5, #2
 80048a0:	1d1a      	adds	r2, r3, #4
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	9207      	str	r2, [sp, #28]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	db2b      	blt.n	8004902 <_svfiprintf_r+0x182>
 80048aa:	9309      	str	r3, [sp, #36]	; 0x24
 80048ac:	4e2f      	ldr	r6, [pc, #188]	; (800496c <_svfiprintf_r+0x1ec>)
 80048ae:	7829      	ldrb	r1, [r5, #0]
 80048b0:	2203      	movs	r2, #3
 80048b2:	0030      	movs	r0, r6
 80048b4:	f000 fc14 	bl	80050e0 <memchr>
 80048b8:	2800      	cmp	r0, #0
 80048ba:	d006      	beq.n	80048ca <_svfiprintf_r+0x14a>
 80048bc:	2340      	movs	r3, #64	; 0x40
 80048be:	1b80      	subs	r0, r0, r6
 80048c0:	4083      	lsls	r3, r0
 80048c2:	6822      	ldr	r2, [r4, #0]
 80048c4:	3501      	adds	r5, #1
 80048c6:	4313      	orrs	r3, r2
 80048c8:	6023      	str	r3, [r4, #0]
 80048ca:	7829      	ldrb	r1, [r5, #0]
 80048cc:	2206      	movs	r2, #6
 80048ce:	4828      	ldr	r0, [pc, #160]	; (8004970 <_svfiprintf_r+0x1f0>)
 80048d0:	1c6e      	adds	r6, r5, #1
 80048d2:	7621      	strb	r1, [r4, #24]
 80048d4:	f000 fc04 	bl	80050e0 <memchr>
 80048d8:	2800      	cmp	r0, #0
 80048da:	d03c      	beq.n	8004956 <_svfiprintf_r+0x1d6>
 80048dc:	4b25      	ldr	r3, [pc, #148]	; (8004974 <_svfiprintf_r+0x1f4>)
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d125      	bne.n	800492e <_svfiprintf_r+0x1ae>
 80048e2:	2207      	movs	r2, #7
 80048e4:	9b07      	ldr	r3, [sp, #28]
 80048e6:	3307      	adds	r3, #7
 80048e8:	4393      	bics	r3, r2
 80048ea:	3308      	adds	r3, #8
 80048ec:	9307      	str	r3, [sp, #28]
 80048ee:	6963      	ldr	r3, [r4, #20]
 80048f0:	9a04      	ldr	r2, [sp, #16]
 80048f2:	189b      	adds	r3, r3, r2
 80048f4:	6163      	str	r3, [r4, #20]
 80048f6:	e766      	b.n	80047c6 <_svfiprintf_r+0x46>
 80048f8:	4343      	muls	r3, r0
 80048fa:	2101      	movs	r1, #1
 80048fc:	189b      	adds	r3, r3, r2
 80048fe:	0035      	movs	r5, r6
 8004900:	e7a6      	b.n	8004850 <_svfiprintf_r+0xd0>
 8004902:	2301      	movs	r3, #1
 8004904:	425b      	negs	r3, r3
 8004906:	e7d0      	b.n	80048aa <_svfiprintf_r+0x12a>
 8004908:	2300      	movs	r3, #0
 800490a:	200a      	movs	r0, #10
 800490c:	001a      	movs	r2, r3
 800490e:	3501      	adds	r5, #1
 8004910:	6063      	str	r3, [r4, #4]
 8004912:	7829      	ldrb	r1, [r5, #0]
 8004914:	1c6e      	adds	r6, r5, #1
 8004916:	3930      	subs	r1, #48	; 0x30
 8004918:	2909      	cmp	r1, #9
 800491a:	d903      	bls.n	8004924 <_svfiprintf_r+0x1a4>
 800491c:	2b00      	cmp	r3, #0
 800491e:	d0c5      	beq.n	80048ac <_svfiprintf_r+0x12c>
 8004920:	9209      	str	r2, [sp, #36]	; 0x24
 8004922:	e7c3      	b.n	80048ac <_svfiprintf_r+0x12c>
 8004924:	4342      	muls	r2, r0
 8004926:	2301      	movs	r3, #1
 8004928:	1852      	adds	r2, r2, r1
 800492a:	0035      	movs	r5, r6
 800492c:	e7f1      	b.n	8004912 <_svfiprintf_r+0x192>
 800492e:	ab07      	add	r3, sp, #28
 8004930:	9300      	str	r3, [sp, #0]
 8004932:	003a      	movs	r2, r7
 8004934:	4b10      	ldr	r3, [pc, #64]	; (8004978 <_svfiprintf_r+0x1f8>)
 8004936:	0021      	movs	r1, r4
 8004938:	9803      	ldr	r0, [sp, #12]
 800493a:	e000      	b.n	800493e <_svfiprintf_r+0x1be>
 800493c:	bf00      	nop
 800493e:	9004      	str	r0, [sp, #16]
 8004940:	9b04      	ldr	r3, [sp, #16]
 8004942:	3301      	adds	r3, #1
 8004944:	d1d3      	bne.n	80048ee <_svfiprintf_r+0x16e>
 8004946:	89bb      	ldrh	r3, [r7, #12]
 8004948:	980d      	ldr	r0, [sp, #52]	; 0x34
 800494a:	065b      	lsls	r3, r3, #25
 800494c:	d400      	bmi.n	8004950 <_svfiprintf_r+0x1d0>
 800494e:	e72e      	b.n	80047ae <_svfiprintf_r+0x2e>
 8004950:	2001      	movs	r0, #1
 8004952:	4240      	negs	r0, r0
 8004954:	e72b      	b.n	80047ae <_svfiprintf_r+0x2e>
 8004956:	ab07      	add	r3, sp, #28
 8004958:	9300      	str	r3, [sp, #0]
 800495a:	003a      	movs	r2, r7
 800495c:	4b06      	ldr	r3, [pc, #24]	; (8004978 <_svfiprintf_r+0x1f8>)
 800495e:	0021      	movs	r1, r4
 8004960:	9803      	ldr	r0, [sp, #12]
 8004962:	f000 f9b7 	bl	8004cd4 <_printf_i>
 8004966:	e7ea      	b.n	800493e <_svfiprintf_r+0x1be>
 8004968:	080056ba 	.word	0x080056ba
 800496c:	080056c0 	.word	0x080056c0
 8004970:	080056c4 	.word	0x080056c4
 8004974:	00000000 	.word	0x00000000
 8004978:	080046bd 	.word	0x080046bd

0800497c <__sfputc_r>:
 800497c:	6893      	ldr	r3, [r2, #8]
 800497e:	b510      	push	{r4, lr}
 8004980:	3b01      	subs	r3, #1
 8004982:	6093      	str	r3, [r2, #8]
 8004984:	2b00      	cmp	r3, #0
 8004986:	da04      	bge.n	8004992 <__sfputc_r+0x16>
 8004988:	6994      	ldr	r4, [r2, #24]
 800498a:	42a3      	cmp	r3, r4
 800498c:	db07      	blt.n	800499e <__sfputc_r+0x22>
 800498e:	290a      	cmp	r1, #10
 8004990:	d005      	beq.n	800499e <__sfputc_r+0x22>
 8004992:	6813      	ldr	r3, [r2, #0]
 8004994:	1c58      	adds	r0, r3, #1
 8004996:	6010      	str	r0, [r2, #0]
 8004998:	7019      	strb	r1, [r3, #0]
 800499a:	0008      	movs	r0, r1
 800499c:	bd10      	pop	{r4, pc}
 800499e:	f7ff faf7 	bl	8003f90 <__swbuf_r>
 80049a2:	0001      	movs	r1, r0
 80049a4:	e7f9      	b.n	800499a <__sfputc_r+0x1e>

080049a6 <__sfputs_r>:
 80049a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049a8:	0006      	movs	r6, r0
 80049aa:	000f      	movs	r7, r1
 80049ac:	0014      	movs	r4, r2
 80049ae:	18d5      	adds	r5, r2, r3
 80049b0:	42ac      	cmp	r4, r5
 80049b2:	d101      	bne.n	80049b8 <__sfputs_r+0x12>
 80049b4:	2000      	movs	r0, #0
 80049b6:	e007      	b.n	80049c8 <__sfputs_r+0x22>
 80049b8:	7821      	ldrb	r1, [r4, #0]
 80049ba:	003a      	movs	r2, r7
 80049bc:	0030      	movs	r0, r6
 80049be:	f7ff ffdd 	bl	800497c <__sfputc_r>
 80049c2:	3401      	adds	r4, #1
 80049c4:	1c43      	adds	r3, r0, #1
 80049c6:	d1f3      	bne.n	80049b0 <__sfputs_r+0xa>
 80049c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080049cc <_vfiprintf_r>:
 80049cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80049ce:	b0a1      	sub	sp, #132	; 0x84
 80049d0:	9003      	str	r0, [sp, #12]
 80049d2:	000f      	movs	r7, r1
 80049d4:	0016      	movs	r6, r2
 80049d6:	001d      	movs	r5, r3
 80049d8:	2800      	cmp	r0, #0
 80049da:	d005      	beq.n	80049e8 <_vfiprintf_r+0x1c>
 80049dc:	6983      	ldr	r3, [r0, #24]
 80049de:	9305      	str	r3, [sp, #20]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d101      	bne.n	80049e8 <_vfiprintf_r+0x1c>
 80049e4:	f7ff fc98 	bl	8004318 <__sinit>
 80049e8:	4b7b      	ldr	r3, [pc, #492]	; (8004bd8 <_vfiprintf_r+0x20c>)
 80049ea:	429f      	cmp	r7, r3
 80049ec:	d15c      	bne.n	8004aa8 <_vfiprintf_r+0xdc>
 80049ee:	9b03      	ldr	r3, [sp, #12]
 80049f0:	685f      	ldr	r7, [r3, #4]
 80049f2:	89bb      	ldrh	r3, [r7, #12]
 80049f4:	071b      	lsls	r3, r3, #28
 80049f6:	d563      	bpl.n	8004ac0 <_vfiprintf_r+0xf4>
 80049f8:	693b      	ldr	r3, [r7, #16]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d060      	beq.n	8004ac0 <_vfiprintf_r+0xf4>
 80049fe:	2300      	movs	r3, #0
 8004a00:	ac08      	add	r4, sp, #32
 8004a02:	6163      	str	r3, [r4, #20]
 8004a04:	3320      	adds	r3, #32
 8004a06:	7663      	strb	r3, [r4, #25]
 8004a08:	3310      	adds	r3, #16
 8004a0a:	76a3      	strb	r3, [r4, #26]
 8004a0c:	9507      	str	r5, [sp, #28]
 8004a0e:	0035      	movs	r5, r6
 8004a10:	782b      	ldrb	r3, [r5, #0]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d001      	beq.n	8004a1a <_vfiprintf_r+0x4e>
 8004a16:	2b25      	cmp	r3, #37	; 0x25
 8004a18:	d15c      	bne.n	8004ad4 <_vfiprintf_r+0x108>
 8004a1a:	1bab      	subs	r3, r5, r6
 8004a1c:	9305      	str	r3, [sp, #20]
 8004a1e:	d00c      	beq.n	8004a3a <_vfiprintf_r+0x6e>
 8004a20:	0032      	movs	r2, r6
 8004a22:	0039      	movs	r1, r7
 8004a24:	9803      	ldr	r0, [sp, #12]
 8004a26:	f7ff ffbe 	bl	80049a6 <__sfputs_r>
 8004a2a:	1c43      	adds	r3, r0, #1
 8004a2c:	d100      	bne.n	8004a30 <_vfiprintf_r+0x64>
 8004a2e:	e0c4      	b.n	8004bba <_vfiprintf_r+0x1ee>
 8004a30:	6962      	ldr	r2, [r4, #20]
 8004a32:	9b05      	ldr	r3, [sp, #20]
 8004a34:	4694      	mov	ip, r2
 8004a36:	4463      	add	r3, ip
 8004a38:	6163      	str	r3, [r4, #20]
 8004a3a:	782b      	ldrb	r3, [r5, #0]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d100      	bne.n	8004a42 <_vfiprintf_r+0x76>
 8004a40:	e0bb      	b.n	8004bba <_vfiprintf_r+0x1ee>
 8004a42:	2201      	movs	r2, #1
 8004a44:	2300      	movs	r3, #0
 8004a46:	4252      	negs	r2, r2
 8004a48:	6062      	str	r2, [r4, #4]
 8004a4a:	a904      	add	r1, sp, #16
 8004a4c:	3254      	adds	r2, #84	; 0x54
 8004a4e:	1852      	adds	r2, r2, r1
 8004a50:	1c6e      	adds	r6, r5, #1
 8004a52:	6023      	str	r3, [r4, #0]
 8004a54:	60e3      	str	r3, [r4, #12]
 8004a56:	60a3      	str	r3, [r4, #8]
 8004a58:	7013      	strb	r3, [r2, #0]
 8004a5a:	65a3      	str	r3, [r4, #88]	; 0x58
 8004a5c:	7831      	ldrb	r1, [r6, #0]
 8004a5e:	2205      	movs	r2, #5
 8004a60:	485e      	ldr	r0, [pc, #376]	; (8004bdc <_vfiprintf_r+0x210>)
 8004a62:	f000 fb3d 	bl	80050e0 <memchr>
 8004a66:	1c75      	adds	r5, r6, #1
 8004a68:	2800      	cmp	r0, #0
 8004a6a:	d135      	bne.n	8004ad8 <_vfiprintf_r+0x10c>
 8004a6c:	6822      	ldr	r2, [r4, #0]
 8004a6e:	06d3      	lsls	r3, r2, #27
 8004a70:	d504      	bpl.n	8004a7c <_vfiprintf_r+0xb0>
 8004a72:	2353      	movs	r3, #83	; 0x53
 8004a74:	a904      	add	r1, sp, #16
 8004a76:	185b      	adds	r3, r3, r1
 8004a78:	2120      	movs	r1, #32
 8004a7a:	7019      	strb	r1, [r3, #0]
 8004a7c:	0713      	lsls	r3, r2, #28
 8004a7e:	d504      	bpl.n	8004a8a <_vfiprintf_r+0xbe>
 8004a80:	2353      	movs	r3, #83	; 0x53
 8004a82:	a904      	add	r1, sp, #16
 8004a84:	185b      	adds	r3, r3, r1
 8004a86:	212b      	movs	r1, #43	; 0x2b
 8004a88:	7019      	strb	r1, [r3, #0]
 8004a8a:	7833      	ldrb	r3, [r6, #0]
 8004a8c:	2b2a      	cmp	r3, #42	; 0x2a
 8004a8e:	d02c      	beq.n	8004aea <_vfiprintf_r+0x11e>
 8004a90:	0035      	movs	r5, r6
 8004a92:	2100      	movs	r1, #0
 8004a94:	200a      	movs	r0, #10
 8004a96:	68e3      	ldr	r3, [r4, #12]
 8004a98:	782a      	ldrb	r2, [r5, #0]
 8004a9a:	1c6e      	adds	r6, r5, #1
 8004a9c:	3a30      	subs	r2, #48	; 0x30
 8004a9e:	2a09      	cmp	r2, #9
 8004aa0:	d964      	bls.n	8004b6c <_vfiprintf_r+0x1a0>
 8004aa2:	2900      	cmp	r1, #0
 8004aa4:	d02e      	beq.n	8004b04 <_vfiprintf_r+0x138>
 8004aa6:	e026      	b.n	8004af6 <_vfiprintf_r+0x12a>
 8004aa8:	4b4d      	ldr	r3, [pc, #308]	; (8004be0 <_vfiprintf_r+0x214>)
 8004aaa:	429f      	cmp	r7, r3
 8004aac:	d102      	bne.n	8004ab4 <_vfiprintf_r+0xe8>
 8004aae:	9b03      	ldr	r3, [sp, #12]
 8004ab0:	689f      	ldr	r7, [r3, #8]
 8004ab2:	e79e      	b.n	80049f2 <_vfiprintf_r+0x26>
 8004ab4:	4b4b      	ldr	r3, [pc, #300]	; (8004be4 <_vfiprintf_r+0x218>)
 8004ab6:	429f      	cmp	r7, r3
 8004ab8:	d19b      	bne.n	80049f2 <_vfiprintf_r+0x26>
 8004aba:	9b03      	ldr	r3, [sp, #12]
 8004abc:	68df      	ldr	r7, [r3, #12]
 8004abe:	e798      	b.n	80049f2 <_vfiprintf_r+0x26>
 8004ac0:	0039      	movs	r1, r7
 8004ac2:	9803      	ldr	r0, [sp, #12]
 8004ac4:	f7ff faba 	bl	800403c <__swsetup_r>
 8004ac8:	2800      	cmp	r0, #0
 8004aca:	d098      	beq.n	80049fe <_vfiprintf_r+0x32>
 8004acc:	2001      	movs	r0, #1
 8004ace:	4240      	negs	r0, r0
 8004ad0:	b021      	add	sp, #132	; 0x84
 8004ad2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ad4:	3501      	adds	r5, #1
 8004ad6:	e79b      	b.n	8004a10 <_vfiprintf_r+0x44>
 8004ad8:	4b40      	ldr	r3, [pc, #256]	; (8004bdc <_vfiprintf_r+0x210>)
 8004ada:	6822      	ldr	r2, [r4, #0]
 8004adc:	1ac0      	subs	r0, r0, r3
 8004ade:	2301      	movs	r3, #1
 8004ae0:	4083      	lsls	r3, r0
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	6023      	str	r3, [r4, #0]
 8004ae6:	002e      	movs	r6, r5
 8004ae8:	e7b8      	b.n	8004a5c <_vfiprintf_r+0x90>
 8004aea:	9b07      	ldr	r3, [sp, #28]
 8004aec:	1d19      	adds	r1, r3, #4
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	9107      	str	r1, [sp, #28]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	db01      	blt.n	8004afa <_vfiprintf_r+0x12e>
 8004af6:	930b      	str	r3, [sp, #44]	; 0x2c
 8004af8:	e004      	b.n	8004b04 <_vfiprintf_r+0x138>
 8004afa:	425b      	negs	r3, r3
 8004afc:	60e3      	str	r3, [r4, #12]
 8004afe:	2302      	movs	r3, #2
 8004b00:	4313      	orrs	r3, r2
 8004b02:	6023      	str	r3, [r4, #0]
 8004b04:	782b      	ldrb	r3, [r5, #0]
 8004b06:	2b2e      	cmp	r3, #46	; 0x2e
 8004b08:	d10a      	bne.n	8004b20 <_vfiprintf_r+0x154>
 8004b0a:	786b      	ldrb	r3, [r5, #1]
 8004b0c:	2b2a      	cmp	r3, #42	; 0x2a
 8004b0e:	d135      	bne.n	8004b7c <_vfiprintf_r+0x1b0>
 8004b10:	9b07      	ldr	r3, [sp, #28]
 8004b12:	3502      	adds	r5, #2
 8004b14:	1d1a      	adds	r2, r3, #4
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	9207      	str	r2, [sp, #28]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	db2b      	blt.n	8004b76 <_vfiprintf_r+0x1aa>
 8004b1e:	9309      	str	r3, [sp, #36]	; 0x24
 8004b20:	4e31      	ldr	r6, [pc, #196]	; (8004be8 <_vfiprintf_r+0x21c>)
 8004b22:	7829      	ldrb	r1, [r5, #0]
 8004b24:	2203      	movs	r2, #3
 8004b26:	0030      	movs	r0, r6
 8004b28:	f000 fada 	bl	80050e0 <memchr>
 8004b2c:	2800      	cmp	r0, #0
 8004b2e:	d006      	beq.n	8004b3e <_vfiprintf_r+0x172>
 8004b30:	2340      	movs	r3, #64	; 0x40
 8004b32:	1b80      	subs	r0, r0, r6
 8004b34:	4083      	lsls	r3, r0
 8004b36:	6822      	ldr	r2, [r4, #0]
 8004b38:	3501      	adds	r5, #1
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	6023      	str	r3, [r4, #0]
 8004b3e:	7829      	ldrb	r1, [r5, #0]
 8004b40:	2206      	movs	r2, #6
 8004b42:	482a      	ldr	r0, [pc, #168]	; (8004bec <_vfiprintf_r+0x220>)
 8004b44:	1c6e      	adds	r6, r5, #1
 8004b46:	7621      	strb	r1, [r4, #24]
 8004b48:	f000 faca 	bl	80050e0 <memchr>
 8004b4c:	2800      	cmp	r0, #0
 8004b4e:	d03a      	beq.n	8004bc6 <_vfiprintf_r+0x1fa>
 8004b50:	4b27      	ldr	r3, [pc, #156]	; (8004bf0 <_vfiprintf_r+0x224>)
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d125      	bne.n	8004ba2 <_vfiprintf_r+0x1d6>
 8004b56:	2207      	movs	r2, #7
 8004b58:	9b07      	ldr	r3, [sp, #28]
 8004b5a:	3307      	adds	r3, #7
 8004b5c:	4393      	bics	r3, r2
 8004b5e:	3308      	adds	r3, #8
 8004b60:	9307      	str	r3, [sp, #28]
 8004b62:	6963      	ldr	r3, [r4, #20]
 8004b64:	9a04      	ldr	r2, [sp, #16]
 8004b66:	189b      	adds	r3, r3, r2
 8004b68:	6163      	str	r3, [r4, #20]
 8004b6a:	e750      	b.n	8004a0e <_vfiprintf_r+0x42>
 8004b6c:	4343      	muls	r3, r0
 8004b6e:	2101      	movs	r1, #1
 8004b70:	189b      	adds	r3, r3, r2
 8004b72:	0035      	movs	r5, r6
 8004b74:	e790      	b.n	8004a98 <_vfiprintf_r+0xcc>
 8004b76:	2301      	movs	r3, #1
 8004b78:	425b      	negs	r3, r3
 8004b7a:	e7d0      	b.n	8004b1e <_vfiprintf_r+0x152>
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	200a      	movs	r0, #10
 8004b80:	001a      	movs	r2, r3
 8004b82:	3501      	adds	r5, #1
 8004b84:	6063      	str	r3, [r4, #4]
 8004b86:	7829      	ldrb	r1, [r5, #0]
 8004b88:	1c6e      	adds	r6, r5, #1
 8004b8a:	3930      	subs	r1, #48	; 0x30
 8004b8c:	2909      	cmp	r1, #9
 8004b8e:	d903      	bls.n	8004b98 <_vfiprintf_r+0x1cc>
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d0c5      	beq.n	8004b20 <_vfiprintf_r+0x154>
 8004b94:	9209      	str	r2, [sp, #36]	; 0x24
 8004b96:	e7c3      	b.n	8004b20 <_vfiprintf_r+0x154>
 8004b98:	4342      	muls	r2, r0
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	1852      	adds	r2, r2, r1
 8004b9e:	0035      	movs	r5, r6
 8004ba0:	e7f1      	b.n	8004b86 <_vfiprintf_r+0x1ba>
 8004ba2:	ab07      	add	r3, sp, #28
 8004ba4:	9300      	str	r3, [sp, #0]
 8004ba6:	003a      	movs	r2, r7
 8004ba8:	4b12      	ldr	r3, [pc, #72]	; (8004bf4 <_vfiprintf_r+0x228>)
 8004baa:	0021      	movs	r1, r4
 8004bac:	9803      	ldr	r0, [sp, #12]
 8004bae:	e000      	b.n	8004bb2 <_vfiprintf_r+0x1e6>
 8004bb0:	bf00      	nop
 8004bb2:	9004      	str	r0, [sp, #16]
 8004bb4:	9b04      	ldr	r3, [sp, #16]
 8004bb6:	3301      	adds	r3, #1
 8004bb8:	d1d3      	bne.n	8004b62 <_vfiprintf_r+0x196>
 8004bba:	89bb      	ldrh	r3, [r7, #12]
 8004bbc:	065b      	lsls	r3, r3, #25
 8004bbe:	d500      	bpl.n	8004bc2 <_vfiprintf_r+0x1f6>
 8004bc0:	e784      	b.n	8004acc <_vfiprintf_r+0x100>
 8004bc2:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004bc4:	e784      	b.n	8004ad0 <_vfiprintf_r+0x104>
 8004bc6:	ab07      	add	r3, sp, #28
 8004bc8:	9300      	str	r3, [sp, #0]
 8004bca:	003a      	movs	r2, r7
 8004bcc:	4b09      	ldr	r3, [pc, #36]	; (8004bf4 <_vfiprintf_r+0x228>)
 8004bce:	0021      	movs	r1, r4
 8004bd0:	9803      	ldr	r0, [sp, #12]
 8004bd2:	f000 f87f 	bl	8004cd4 <_printf_i>
 8004bd6:	e7ec      	b.n	8004bb2 <_vfiprintf_r+0x1e6>
 8004bd8:	08005670 	.word	0x08005670
 8004bdc:	080056ba 	.word	0x080056ba
 8004be0:	08005690 	.word	0x08005690
 8004be4:	08005650 	.word	0x08005650
 8004be8:	080056c0 	.word	0x080056c0
 8004bec:	080056c4 	.word	0x080056c4
 8004bf0:	00000000 	.word	0x00000000
 8004bf4:	080049a7 	.word	0x080049a7

08004bf8 <_printf_common>:
 8004bf8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004bfa:	0015      	movs	r5, r2
 8004bfc:	9301      	str	r3, [sp, #4]
 8004bfe:	688a      	ldr	r2, [r1, #8]
 8004c00:	690b      	ldr	r3, [r1, #16]
 8004c02:	9000      	str	r0, [sp, #0]
 8004c04:	000c      	movs	r4, r1
 8004c06:	4293      	cmp	r3, r2
 8004c08:	da00      	bge.n	8004c0c <_printf_common+0x14>
 8004c0a:	0013      	movs	r3, r2
 8004c0c:	0022      	movs	r2, r4
 8004c0e:	602b      	str	r3, [r5, #0]
 8004c10:	3243      	adds	r2, #67	; 0x43
 8004c12:	7812      	ldrb	r2, [r2, #0]
 8004c14:	2a00      	cmp	r2, #0
 8004c16:	d001      	beq.n	8004c1c <_printf_common+0x24>
 8004c18:	3301      	adds	r3, #1
 8004c1a:	602b      	str	r3, [r5, #0]
 8004c1c:	6823      	ldr	r3, [r4, #0]
 8004c1e:	069b      	lsls	r3, r3, #26
 8004c20:	d502      	bpl.n	8004c28 <_printf_common+0x30>
 8004c22:	682b      	ldr	r3, [r5, #0]
 8004c24:	3302      	adds	r3, #2
 8004c26:	602b      	str	r3, [r5, #0]
 8004c28:	2706      	movs	r7, #6
 8004c2a:	6823      	ldr	r3, [r4, #0]
 8004c2c:	401f      	ands	r7, r3
 8004c2e:	d027      	beq.n	8004c80 <_printf_common+0x88>
 8004c30:	0023      	movs	r3, r4
 8004c32:	3343      	adds	r3, #67	; 0x43
 8004c34:	781b      	ldrb	r3, [r3, #0]
 8004c36:	1e5a      	subs	r2, r3, #1
 8004c38:	4193      	sbcs	r3, r2
 8004c3a:	6822      	ldr	r2, [r4, #0]
 8004c3c:	0692      	lsls	r2, r2, #26
 8004c3e:	d430      	bmi.n	8004ca2 <_printf_common+0xaa>
 8004c40:	0022      	movs	r2, r4
 8004c42:	9901      	ldr	r1, [sp, #4]
 8004c44:	3243      	adds	r2, #67	; 0x43
 8004c46:	9800      	ldr	r0, [sp, #0]
 8004c48:	9e08      	ldr	r6, [sp, #32]
 8004c4a:	47b0      	blx	r6
 8004c4c:	1c43      	adds	r3, r0, #1
 8004c4e:	d025      	beq.n	8004c9c <_printf_common+0xa4>
 8004c50:	2306      	movs	r3, #6
 8004c52:	6820      	ldr	r0, [r4, #0]
 8004c54:	682a      	ldr	r2, [r5, #0]
 8004c56:	68e1      	ldr	r1, [r4, #12]
 8004c58:	4003      	ands	r3, r0
 8004c5a:	2500      	movs	r5, #0
 8004c5c:	2b04      	cmp	r3, #4
 8004c5e:	d103      	bne.n	8004c68 <_printf_common+0x70>
 8004c60:	1a8d      	subs	r5, r1, r2
 8004c62:	43eb      	mvns	r3, r5
 8004c64:	17db      	asrs	r3, r3, #31
 8004c66:	401d      	ands	r5, r3
 8004c68:	68a3      	ldr	r3, [r4, #8]
 8004c6a:	6922      	ldr	r2, [r4, #16]
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	dd01      	ble.n	8004c74 <_printf_common+0x7c>
 8004c70:	1a9b      	subs	r3, r3, r2
 8004c72:	18ed      	adds	r5, r5, r3
 8004c74:	2700      	movs	r7, #0
 8004c76:	42bd      	cmp	r5, r7
 8004c78:	d120      	bne.n	8004cbc <_printf_common+0xc4>
 8004c7a:	2000      	movs	r0, #0
 8004c7c:	e010      	b.n	8004ca0 <_printf_common+0xa8>
 8004c7e:	3701      	adds	r7, #1
 8004c80:	68e3      	ldr	r3, [r4, #12]
 8004c82:	682a      	ldr	r2, [r5, #0]
 8004c84:	1a9b      	subs	r3, r3, r2
 8004c86:	42bb      	cmp	r3, r7
 8004c88:	ddd2      	ble.n	8004c30 <_printf_common+0x38>
 8004c8a:	0022      	movs	r2, r4
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	3219      	adds	r2, #25
 8004c90:	9901      	ldr	r1, [sp, #4]
 8004c92:	9800      	ldr	r0, [sp, #0]
 8004c94:	9e08      	ldr	r6, [sp, #32]
 8004c96:	47b0      	blx	r6
 8004c98:	1c43      	adds	r3, r0, #1
 8004c9a:	d1f0      	bne.n	8004c7e <_printf_common+0x86>
 8004c9c:	2001      	movs	r0, #1
 8004c9e:	4240      	negs	r0, r0
 8004ca0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004ca2:	2030      	movs	r0, #48	; 0x30
 8004ca4:	18e1      	adds	r1, r4, r3
 8004ca6:	3143      	adds	r1, #67	; 0x43
 8004ca8:	7008      	strb	r0, [r1, #0]
 8004caa:	0021      	movs	r1, r4
 8004cac:	1c5a      	adds	r2, r3, #1
 8004cae:	3145      	adds	r1, #69	; 0x45
 8004cb0:	7809      	ldrb	r1, [r1, #0]
 8004cb2:	18a2      	adds	r2, r4, r2
 8004cb4:	3243      	adds	r2, #67	; 0x43
 8004cb6:	3302      	adds	r3, #2
 8004cb8:	7011      	strb	r1, [r2, #0]
 8004cba:	e7c1      	b.n	8004c40 <_printf_common+0x48>
 8004cbc:	0022      	movs	r2, r4
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	321a      	adds	r2, #26
 8004cc2:	9901      	ldr	r1, [sp, #4]
 8004cc4:	9800      	ldr	r0, [sp, #0]
 8004cc6:	9e08      	ldr	r6, [sp, #32]
 8004cc8:	47b0      	blx	r6
 8004cca:	1c43      	adds	r3, r0, #1
 8004ccc:	d0e6      	beq.n	8004c9c <_printf_common+0xa4>
 8004cce:	3701      	adds	r7, #1
 8004cd0:	e7d1      	b.n	8004c76 <_printf_common+0x7e>
	...

08004cd4 <_printf_i>:
 8004cd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004cd6:	b089      	sub	sp, #36	; 0x24
 8004cd8:	9204      	str	r2, [sp, #16]
 8004cda:	000a      	movs	r2, r1
 8004cdc:	3243      	adds	r2, #67	; 0x43
 8004cde:	9305      	str	r3, [sp, #20]
 8004ce0:	9003      	str	r0, [sp, #12]
 8004ce2:	9202      	str	r2, [sp, #8]
 8004ce4:	7e0a      	ldrb	r2, [r1, #24]
 8004ce6:	000c      	movs	r4, r1
 8004ce8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004cea:	2a6e      	cmp	r2, #110	; 0x6e
 8004cec:	d100      	bne.n	8004cf0 <_printf_i+0x1c>
 8004cee:	e086      	b.n	8004dfe <_printf_i+0x12a>
 8004cf0:	d81f      	bhi.n	8004d32 <_printf_i+0x5e>
 8004cf2:	2a63      	cmp	r2, #99	; 0x63
 8004cf4:	d033      	beq.n	8004d5e <_printf_i+0x8a>
 8004cf6:	d808      	bhi.n	8004d0a <_printf_i+0x36>
 8004cf8:	2a00      	cmp	r2, #0
 8004cfa:	d100      	bne.n	8004cfe <_printf_i+0x2a>
 8004cfc:	e08c      	b.n	8004e18 <_printf_i+0x144>
 8004cfe:	2a58      	cmp	r2, #88	; 0x58
 8004d00:	d04d      	beq.n	8004d9e <_printf_i+0xca>
 8004d02:	0025      	movs	r5, r4
 8004d04:	3542      	adds	r5, #66	; 0x42
 8004d06:	702a      	strb	r2, [r5, #0]
 8004d08:	e030      	b.n	8004d6c <_printf_i+0x98>
 8004d0a:	2a64      	cmp	r2, #100	; 0x64
 8004d0c:	d001      	beq.n	8004d12 <_printf_i+0x3e>
 8004d0e:	2a69      	cmp	r2, #105	; 0x69
 8004d10:	d1f7      	bne.n	8004d02 <_printf_i+0x2e>
 8004d12:	6819      	ldr	r1, [r3, #0]
 8004d14:	6825      	ldr	r5, [r4, #0]
 8004d16:	1d0a      	adds	r2, r1, #4
 8004d18:	0628      	lsls	r0, r5, #24
 8004d1a:	d529      	bpl.n	8004d70 <_printf_i+0x9c>
 8004d1c:	6808      	ldr	r0, [r1, #0]
 8004d1e:	601a      	str	r2, [r3, #0]
 8004d20:	2800      	cmp	r0, #0
 8004d22:	da03      	bge.n	8004d2c <_printf_i+0x58>
 8004d24:	232d      	movs	r3, #45	; 0x2d
 8004d26:	9a02      	ldr	r2, [sp, #8]
 8004d28:	4240      	negs	r0, r0
 8004d2a:	7013      	strb	r3, [r2, #0]
 8004d2c:	4e6b      	ldr	r6, [pc, #428]	; (8004edc <_printf_i+0x208>)
 8004d2e:	270a      	movs	r7, #10
 8004d30:	e04f      	b.n	8004dd2 <_printf_i+0xfe>
 8004d32:	2a73      	cmp	r2, #115	; 0x73
 8004d34:	d074      	beq.n	8004e20 <_printf_i+0x14c>
 8004d36:	d808      	bhi.n	8004d4a <_printf_i+0x76>
 8004d38:	2a6f      	cmp	r2, #111	; 0x6f
 8004d3a:	d01f      	beq.n	8004d7c <_printf_i+0xa8>
 8004d3c:	2a70      	cmp	r2, #112	; 0x70
 8004d3e:	d1e0      	bne.n	8004d02 <_printf_i+0x2e>
 8004d40:	2220      	movs	r2, #32
 8004d42:	6809      	ldr	r1, [r1, #0]
 8004d44:	430a      	orrs	r2, r1
 8004d46:	6022      	str	r2, [r4, #0]
 8004d48:	e003      	b.n	8004d52 <_printf_i+0x7e>
 8004d4a:	2a75      	cmp	r2, #117	; 0x75
 8004d4c:	d016      	beq.n	8004d7c <_printf_i+0xa8>
 8004d4e:	2a78      	cmp	r2, #120	; 0x78
 8004d50:	d1d7      	bne.n	8004d02 <_printf_i+0x2e>
 8004d52:	0022      	movs	r2, r4
 8004d54:	2178      	movs	r1, #120	; 0x78
 8004d56:	3245      	adds	r2, #69	; 0x45
 8004d58:	7011      	strb	r1, [r2, #0]
 8004d5a:	4e61      	ldr	r6, [pc, #388]	; (8004ee0 <_printf_i+0x20c>)
 8004d5c:	e022      	b.n	8004da4 <_printf_i+0xd0>
 8004d5e:	0025      	movs	r5, r4
 8004d60:	681a      	ldr	r2, [r3, #0]
 8004d62:	3542      	adds	r5, #66	; 0x42
 8004d64:	1d11      	adds	r1, r2, #4
 8004d66:	6019      	str	r1, [r3, #0]
 8004d68:	6813      	ldr	r3, [r2, #0]
 8004d6a:	702b      	strb	r3, [r5, #0]
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	e065      	b.n	8004e3c <_printf_i+0x168>
 8004d70:	6808      	ldr	r0, [r1, #0]
 8004d72:	601a      	str	r2, [r3, #0]
 8004d74:	0669      	lsls	r1, r5, #25
 8004d76:	d5d3      	bpl.n	8004d20 <_printf_i+0x4c>
 8004d78:	b200      	sxth	r0, r0
 8004d7a:	e7d1      	b.n	8004d20 <_printf_i+0x4c>
 8004d7c:	6819      	ldr	r1, [r3, #0]
 8004d7e:	6825      	ldr	r5, [r4, #0]
 8004d80:	1d08      	adds	r0, r1, #4
 8004d82:	6018      	str	r0, [r3, #0]
 8004d84:	6808      	ldr	r0, [r1, #0]
 8004d86:	062e      	lsls	r6, r5, #24
 8004d88:	d505      	bpl.n	8004d96 <_printf_i+0xc2>
 8004d8a:	4e54      	ldr	r6, [pc, #336]	; (8004edc <_printf_i+0x208>)
 8004d8c:	2708      	movs	r7, #8
 8004d8e:	2a6f      	cmp	r2, #111	; 0x6f
 8004d90:	d01b      	beq.n	8004dca <_printf_i+0xf6>
 8004d92:	270a      	movs	r7, #10
 8004d94:	e019      	b.n	8004dca <_printf_i+0xf6>
 8004d96:	066d      	lsls	r5, r5, #25
 8004d98:	d5f7      	bpl.n	8004d8a <_printf_i+0xb6>
 8004d9a:	b280      	uxth	r0, r0
 8004d9c:	e7f5      	b.n	8004d8a <_printf_i+0xb6>
 8004d9e:	3145      	adds	r1, #69	; 0x45
 8004da0:	4e4e      	ldr	r6, [pc, #312]	; (8004edc <_printf_i+0x208>)
 8004da2:	700a      	strb	r2, [r1, #0]
 8004da4:	6818      	ldr	r0, [r3, #0]
 8004da6:	6822      	ldr	r2, [r4, #0]
 8004da8:	1d01      	adds	r1, r0, #4
 8004daa:	6800      	ldr	r0, [r0, #0]
 8004dac:	6019      	str	r1, [r3, #0]
 8004dae:	0615      	lsls	r5, r2, #24
 8004db0:	d521      	bpl.n	8004df6 <_printf_i+0x122>
 8004db2:	07d3      	lsls	r3, r2, #31
 8004db4:	d502      	bpl.n	8004dbc <_printf_i+0xe8>
 8004db6:	2320      	movs	r3, #32
 8004db8:	431a      	orrs	r2, r3
 8004dba:	6022      	str	r2, [r4, #0]
 8004dbc:	2710      	movs	r7, #16
 8004dbe:	2800      	cmp	r0, #0
 8004dc0:	d103      	bne.n	8004dca <_printf_i+0xf6>
 8004dc2:	2320      	movs	r3, #32
 8004dc4:	6822      	ldr	r2, [r4, #0]
 8004dc6:	439a      	bics	r2, r3
 8004dc8:	6022      	str	r2, [r4, #0]
 8004dca:	0023      	movs	r3, r4
 8004dcc:	2200      	movs	r2, #0
 8004dce:	3343      	adds	r3, #67	; 0x43
 8004dd0:	701a      	strb	r2, [r3, #0]
 8004dd2:	6863      	ldr	r3, [r4, #4]
 8004dd4:	60a3      	str	r3, [r4, #8]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	db58      	blt.n	8004e8c <_printf_i+0x1b8>
 8004dda:	2204      	movs	r2, #4
 8004ddc:	6821      	ldr	r1, [r4, #0]
 8004dde:	4391      	bics	r1, r2
 8004de0:	6021      	str	r1, [r4, #0]
 8004de2:	2800      	cmp	r0, #0
 8004de4:	d154      	bne.n	8004e90 <_printf_i+0x1bc>
 8004de6:	9d02      	ldr	r5, [sp, #8]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d05a      	beq.n	8004ea2 <_printf_i+0x1ce>
 8004dec:	0025      	movs	r5, r4
 8004dee:	7833      	ldrb	r3, [r6, #0]
 8004df0:	3542      	adds	r5, #66	; 0x42
 8004df2:	702b      	strb	r3, [r5, #0]
 8004df4:	e055      	b.n	8004ea2 <_printf_i+0x1ce>
 8004df6:	0655      	lsls	r5, r2, #25
 8004df8:	d5db      	bpl.n	8004db2 <_printf_i+0xde>
 8004dfa:	b280      	uxth	r0, r0
 8004dfc:	e7d9      	b.n	8004db2 <_printf_i+0xde>
 8004dfe:	681a      	ldr	r2, [r3, #0]
 8004e00:	680d      	ldr	r5, [r1, #0]
 8004e02:	1d10      	adds	r0, r2, #4
 8004e04:	6949      	ldr	r1, [r1, #20]
 8004e06:	6018      	str	r0, [r3, #0]
 8004e08:	6813      	ldr	r3, [r2, #0]
 8004e0a:	062e      	lsls	r6, r5, #24
 8004e0c:	d501      	bpl.n	8004e12 <_printf_i+0x13e>
 8004e0e:	6019      	str	r1, [r3, #0]
 8004e10:	e002      	b.n	8004e18 <_printf_i+0x144>
 8004e12:	066d      	lsls	r5, r5, #25
 8004e14:	d5fb      	bpl.n	8004e0e <_printf_i+0x13a>
 8004e16:	8019      	strh	r1, [r3, #0]
 8004e18:	2300      	movs	r3, #0
 8004e1a:	9d02      	ldr	r5, [sp, #8]
 8004e1c:	6123      	str	r3, [r4, #16]
 8004e1e:	e04f      	b.n	8004ec0 <_printf_i+0x1ec>
 8004e20:	681a      	ldr	r2, [r3, #0]
 8004e22:	1d11      	adds	r1, r2, #4
 8004e24:	6019      	str	r1, [r3, #0]
 8004e26:	6815      	ldr	r5, [r2, #0]
 8004e28:	2100      	movs	r1, #0
 8004e2a:	6862      	ldr	r2, [r4, #4]
 8004e2c:	0028      	movs	r0, r5
 8004e2e:	f000 f957 	bl	80050e0 <memchr>
 8004e32:	2800      	cmp	r0, #0
 8004e34:	d001      	beq.n	8004e3a <_printf_i+0x166>
 8004e36:	1b40      	subs	r0, r0, r5
 8004e38:	6060      	str	r0, [r4, #4]
 8004e3a:	6863      	ldr	r3, [r4, #4]
 8004e3c:	6123      	str	r3, [r4, #16]
 8004e3e:	2300      	movs	r3, #0
 8004e40:	9a02      	ldr	r2, [sp, #8]
 8004e42:	7013      	strb	r3, [r2, #0]
 8004e44:	e03c      	b.n	8004ec0 <_printf_i+0x1ec>
 8004e46:	6923      	ldr	r3, [r4, #16]
 8004e48:	002a      	movs	r2, r5
 8004e4a:	9904      	ldr	r1, [sp, #16]
 8004e4c:	9803      	ldr	r0, [sp, #12]
 8004e4e:	9d05      	ldr	r5, [sp, #20]
 8004e50:	47a8      	blx	r5
 8004e52:	1c43      	adds	r3, r0, #1
 8004e54:	d03e      	beq.n	8004ed4 <_printf_i+0x200>
 8004e56:	6823      	ldr	r3, [r4, #0]
 8004e58:	079b      	lsls	r3, r3, #30
 8004e5a:	d415      	bmi.n	8004e88 <_printf_i+0x1b4>
 8004e5c:	9b07      	ldr	r3, [sp, #28]
 8004e5e:	68e0      	ldr	r0, [r4, #12]
 8004e60:	4298      	cmp	r0, r3
 8004e62:	da39      	bge.n	8004ed8 <_printf_i+0x204>
 8004e64:	0018      	movs	r0, r3
 8004e66:	e037      	b.n	8004ed8 <_printf_i+0x204>
 8004e68:	0022      	movs	r2, r4
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	3219      	adds	r2, #25
 8004e6e:	9904      	ldr	r1, [sp, #16]
 8004e70:	9803      	ldr	r0, [sp, #12]
 8004e72:	9e05      	ldr	r6, [sp, #20]
 8004e74:	47b0      	blx	r6
 8004e76:	1c43      	adds	r3, r0, #1
 8004e78:	d02c      	beq.n	8004ed4 <_printf_i+0x200>
 8004e7a:	3501      	adds	r5, #1
 8004e7c:	68e3      	ldr	r3, [r4, #12]
 8004e7e:	9a07      	ldr	r2, [sp, #28]
 8004e80:	1a9b      	subs	r3, r3, r2
 8004e82:	42ab      	cmp	r3, r5
 8004e84:	dcf0      	bgt.n	8004e68 <_printf_i+0x194>
 8004e86:	e7e9      	b.n	8004e5c <_printf_i+0x188>
 8004e88:	2500      	movs	r5, #0
 8004e8a:	e7f7      	b.n	8004e7c <_printf_i+0x1a8>
 8004e8c:	2800      	cmp	r0, #0
 8004e8e:	d0ad      	beq.n	8004dec <_printf_i+0x118>
 8004e90:	9d02      	ldr	r5, [sp, #8]
 8004e92:	0039      	movs	r1, r7
 8004e94:	f7fb f9c6 	bl	8000224 <__aeabi_uidivmod>
 8004e98:	5c73      	ldrb	r3, [r6, r1]
 8004e9a:	3d01      	subs	r5, #1
 8004e9c:	702b      	strb	r3, [r5, #0]
 8004e9e:	2800      	cmp	r0, #0
 8004ea0:	d1f7      	bne.n	8004e92 <_printf_i+0x1be>
 8004ea2:	2f08      	cmp	r7, #8
 8004ea4:	d109      	bne.n	8004eba <_printf_i+0x1e6>
 8004ea6:	6823      	ldr	r3, [r4, #0]
 8004ea8:	07db      	lsls	r3, r3, #31
 8004eaa:	d506      	bpl.n	8004eba <_printf_i+0x1e6>
 8004eac:	6863      	ldr	r3, [r4, #4]
 8004eae:	6922      	ldr	r2, [r4, #16]
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	dc02      	bgt.n	8004eba <_printf_i+0x1e6>
 8004eb4:	2330      	movs	r3, #48	; 0x30
 8004eb6:	3d01      	subs	r5, #1
 8004eb8:	702b      	strb	r3, [r5, #0]
 8004eba:	9b02      	ldr	r3, [sp, #8]
 8004ebc:	1b5b      	subs	r3, r3, r5
 8004ebe:	6123      	str	r3, [r4, #16]
 8004ec0:	9b05      	ldr	r3, [sp, #20]
 8004ec2:	aa07      	add	r2, sp, #28
 8004ec4:	9300      	str	r3, [sp, #0]
 8004ec6:	0021      	movs	r1, r4
 8004ec8:	9b04      	ldr	r3, [sp, #16]
 8004eca:	9803      	ldr	r0, [sp, #12]
 8004ecc:	f7ff fe94 	bl	8004bf8 <_printf_common>
 8004ed0:	1c43      	adds	r3, r0, #1
 8004ed2:	d1b8      	bne.n	8004e46 <_printf_i+0x172>
 8004ed4:	2001      	movs	r0, #1
 8004ed6:	4240      	negs	r0, r0
 8004ed8:	b009      	add	sp, #36	; 0x24
 8004eda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004edc:	080056cb 	.word	0x080056cb
 8004ee0:	080056dc 	.word	0x080056dc

08004ee4 <_putc_r>:
 8004ee4:	b570      	push	{r4, r5, r6, lr}
 8004ee6:	0006      	movs	r6, r0
 8004ee8:	000d      	movs	r5, r1
 8004eea:	0014      	movs	r4, r2
 8004eec:	2800      	cmp	r0, #0
 8004eee:	d004      	beq.n	8004efa <_putc_r+0x16>
 8004ef0:	6983      	ldr	r3, [r0, #24]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d101      	bne.n	8004efa <_putc_r+0x16>
 8004ef6:	f7ff fa0f 	bl	8004318 <__sinit>
 8004efa:	4b12      	ldr	r3, [pc, #72]	; (8004f44 <_putc_r+0x60>)
 8004efc:	429c      	cmp	r4, r3
 8004efe:	d111      	bne.n	8004f24 <_putc_r+0x40>
 8004f00:	6874      	ldr	r4, [r6, #4]
 8004f02:	68a3      	ldr	r3, [r4, #8]
 8004f04:	3b01      	subs	r3, #1
 8004f06:	60a3      	str	r3, [r4, #8]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	da05      	bge.n	8004f18 <_putc_r+0x34>
 8004f0c:	69a2      	ldr	r2, [r4, #24]
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	db12      	blt.n	8004f38 <_putc_r+0x54>
 8004f12:	b2eb      	uxtb	r3, r5
 8004f14:	2b0a      	cmp	r3, #10
 8004f16:	d00f      	beq.n	8004f38 <_putc_r+0x54>
 8004f18:	6823      	ldr	r3, [r4, #0]
 8004f1a:	b2e8      	uxtb	r0, r5
 8004f1c:	1c5a      	adds	r2, r3, #1
 8004f1e:	6022      	str	r2, [r4, #0]
 8004f20:	701d      	strb	r5, [r3, #0]
 8004f22:	bd70      	pop	{r4, r5, r6, pc}
 8004f24:	4b08      	ldr	r3, [pc, #32]	; (8004f48 <_putc_r+0x64>)
 8004f26:	429c      	cmp	r4, r3
 8004f28:	d101      	bne.n	8004f2e <_putc_r+0x4a>
 8004f2a:	68b4      	ldr	r4, [r6, #8]
 8004f2c:	e7e9      	b.n	8004f02 <_putc_r+0x1e>
 8004f2e:	4b07      	ldr	r3, [pc, #28]	; (8004f4c <_putc_r+0x68>)
 8004f30:	429c      	cmp	r4, r3
 8004f32:	d1e6      	bne.n	8004f02 <_putc_r+0x1e>
 8004f34:	68f4      	ldr	r4, [r6, #12]
 8004f36:	e7e4      	b.n	8004f02 <_putc_r+0x1e>
 8004f38:	0022      	movs	r2, r4
 8004f3a:	0029      	movs	r1, r5
 8004f3c:	0030      	movs	r0, r6
 8004f3e:	f7ff f827 	bl	8003f90 <__swbuf_r>
 8004f42:	e7ee      	b.n	8004f22 <_putc_r+0x3e>
 8004f44:	08005670 	.word	0x08005670
 8004f48:	08005690 	.word	0x08005690
 8004f4c:	08005650 	.word	0x08005650

08004f50 <_sbrk_r>:
 8004f50:	2300      	movs	r3, #0
 8004f52:	b570      	push	{r4, r5, r6, lr}
 8004f54:	4c06      	ldr	r4, [pc, #24]	; (8004f70 <_sbrk_r+0x20>)
 8004f56:	0005      	movs	r5, r0
 8004f58:	0008      	movs	r0, r1
 8004f5a:	6023      	str	r3, [r4, #0]
 8004f5c:	f7fc fd4e 	bl	80019fc <_sbrk>
 8004f60:	1c43      	adds	r3, r0, #1
 8004f62:	d103      	bne.n	8004f6c <_sbrk_r+0x1c>
 8004f64:	6823      	ldr	r3, [r4, #0]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d000      	beq.n	8004f6c <_sbrk_r+0x1c>
 8004f6a:	602b      	str	r3, [r5, #0]
 8004f6c:	bd70      	pop	{r4, r5, r6, pc}
 8004f6e:	46c0      	nop			; (mov r8, r8)
 8004f70:	20000460 	.word	0x20000460

08004f74 <__sread>:
 8004f74:	b570      	push	{r4, r5, r6, lr}
 8004f76:	000c      	movs	r4, r1
 8004f78:	250e      	movs	r5, #14
 8004f7a:	5f49      	ldrsh	r1, [r1, r5]
 8004f7c:	f000 f900 	bl	8005180 <_read_r>
 8004f80:	2800      	cmp	r0, #0
 8004f82:	db03      	blt.n	8004f8c <__sread+0x18>
 8004f84:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004f86:	181b      	adds	r3, r3, r0
 8004f88:	6563      	str	r3, [r4, #84]	; 0x54
 8004f8a:	bd70      	pop	{r4, r5, r6, pc}
 8004f8c:	89a3      	ldrh	r3, [r4, #12]
 8004f8e:	4a02      	ldr	r2, [pc, #8]	; (8004f98 <__sread+0x24>)
 8004f90:	4013      	ands	r3, r2
 8004f92:	81a3      	strh	r3, [r4, #12]
 8004f94:	e7f9      	b.n	8004f8a <__sread+0x16>
 8004f96:	46c0      	nop			; (mov r8, r8)
 8004f98:	ffffefff 	.word	0xffffefff

08004f9c <__swrite>:
 8004f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f9e:	001f      	movs	r7, r3
 8004fa0:	898b      	ldrh	r3, [r1, #12]
 8004fa2:	0005      	movs	r5, r0
 8004fa4:	000c      	movs	r4, r1
 8004fa6:	0016      	movs	r6, r2
 8004fa8:	05db      	lsls	r3, r3, #23
 8004faa:	d505      	bpl.n	8004fb8 <__swrite+0x1c>
 8004fac:	230e      	movs	r3, #14
 8004fae:	5ec9      	ldrsh	r1, [r1, r3]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	2302      	movs	r3, #2
 8004fb4:	f000 f880 	bl	80050b8 <_lseek_r>
 8004fb8:	89a3      	ldrh	r3, [r4, #12]
 8004fba:	4a05      	ldr	r2, [pc, #20]	; (8004fd0 <__swrite+0x34>)
 8004fbc:	0028      	movs	r0, r5
 8004fbe:	4013      	ands	r3, r2
 8004fc0:	81a3      	strh	r3, [r4, #12]
 8004fc2:	0032      	movs	r2, r6
 8004fc4:	230e      	movs	r3, #14
 8004fc6:	5ee1      	ldrsh	r1, [r4, r3]
 8004fc8:	003b      	movs	r3, r7
 8004fca:	f000 f82b 	bl	8005024 <_write_r>
 8004fce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004fd0:	ffffefff 	.word	0xffffefff

08004fd4 <__sseek>:
 8004fd4:	b570      	push	{r4, r5, r6, lr}
 8004fd6:	000c      	movs	r4, r1
 8004fd8:	250e      	movs	r5, #14
 8004fda:	5f49      	ldrsh	r1, [r1, r5]
 8004fdc:	f000 f86c 	bl	80050b8 <_lseek_r>
 8004fe0:	89a3      	ldrh	r3, [r4, #12]
 8004fe2:	1c42      	adds	r2, r0, #1
 8004fe4:	d103      	bne.n	8004fee <__sseek+0x1a>
 8004fe6:	4a05      	ldr	r2, [pc, #20]	; (8004ffc <__sseek+0x28>)
 8004fe8:	4013      	ands	r3, r2
 8004fea:	81a3      	strh	r3, [r4, #12]
 8004fec:	bd70      	pop	{r4, r5, r6, pc}
 8004fee:	2280      	movs	r2, #128	; 0x80
 8004ff0:	0152      	lsls	r2, r2, #5
 8004ff2:	4313      	orrs	r3, r2
 8004ff4:	81a3      	strh	r3, [r4, #12]
 8004ff6:	6560      	str	r0, [r4, #84]	; 0x54
 8004ff8:	e7f8      	b.n	8004fec <__sseek+0x18>
 8004ffa:	46c0      	nop			; (mov r8, r8)
 8004ffc:	ffffefff 	.word	0xffffefff

08005000 <__sclose>:
 8005000:	b510      	push	{r4, lr}
 8005002:	230e      	movs	r3, #14
 8005004:	5ec9      	ldrsh	r1, [r1, r3]
 8005006:	f000 f821 	bl	800504c <_close_r>
 800500a:	bd10      	pop	{r4, pc}

0800500c <__ascii_wctomb>:
 800500c:	1e0b      	subs	r3, r1, #0
 800500e:	d004      	beq.n	800501a <__ascii_wctomb+0xe>
 8005010:	2aff      	cmp	r2, #255	; 0xff
 8005012:	d904      	bls.n	800501e <__ascii_wctomb+0x12>
 8005014:	238a      	movs	r3, #138	; 0x8a
 8005016:	6003      	str	r3, [r0, #0]
 8005018:	3b8b      	subs	r3, #139	; 0x8b
 800501a:	0018      	movs	r0, r3
 800501c:	4770      	bx	lr
 800501e:	700a      	strb	r2, [r1, #0]
 8005020:	2301      	movs	r3, #1
 8005022:	e7fa      	b.n	800501a <__ascii_wctomb+0xe>

08005024 <_write_r>:
 8005024:	b570      	push	{r4, r5, r6, lr}
 8005026:	0005      	movs	r5, r0
 8005028:	0008      	movs	r0, r1
 800502a:	0011      	movs	r1, r2
 800502c:	2200      	movs	r2, #0
 800502e:	4c06      	ldr	r4, [pc, #24]	; (8005048 <_write_r+0x24>)
 8005030:	6022      	str	r2, [r4, #0]
 8005032:	001a      	movs	r2, r3
 8005034:	f7fb f8fc 	bl	8000230 <_write>
 8005038:	1c43      	adds	r3, r0, #1
 800503a:	d103      	bne.n	8005044 <_write_r+0x20>
 800503c:	6823      	ldr	r3, [r4, #0]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d000      	beq.n	8005044 <_write_r+0x20>
 8005042:	602b      	str	r3, [r5, #0]
 8005044:	bd70      	pop	{r4, r5, r6, pc}
 8005046:	46c0      	nop			; (mov r8, r8)
 8005048:	20000460 	.word	0x20000460

0800504c <_close_r>:
 800504c:	2300      	movs	r3, #0
 800504e:	b570      	push	{r4, r5, r6, lr}
 8005050:	4c06      	ldr	r4, [pc, #24]	; (800506c <_close_r+0x20>)
 8005052:	0005      	movs	r5, r0
 8005054:	0008      	movs	r0, r1
 8005056:	6023      	str	r3, [r4, #0]
 8005058:	f7fc fca3 	bl	80019a2 <_close>
 800505c:	1c43      	adds	r3, r0, #1
 800505e:	d103      	bne.n	8005068 <_close_r+0x1c>
 8005060:	6823      	ldr	r3, [r4, #0]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d000      	beq.n	8005068 <_close_r+0x1c>
 8005066:	602b      	str	r3, [r5, #0]
 8005068:	bd70      	pop	{r4, r5, r6, pc}
 800506a:	46c0      	nop			; (mov r8, r8)
 800506c:	20000460 	.word	0x20000460

08005070 <_fstat_r>:
 8005070:	2300      	movs	r3, #0
 8005072:	b570      	push	{r4, r5, r6, lr}
 8005074:	4c06      	ldr	r4, [pc, #24]	; (8005090 <_fstat_r+0x20>)
 8005076:	0005      	movs	r5, r0
 8005078:	0008      	movs	r0, r1
 800507a:	0011      	movs	r1, r2
 800507c:	6023      	str	r3, [r4, #0]
 800507e:	f7fc fc9a 	bl	80019b6 <_fstat>
 8005082:	1c43      	adds	r3, r0, #1
 8005084:	d103      	bne.n	800508e <_fstat_r+0x1e>
 8005086:	6823      	ldr	r3, [r4, #0]
 8005088:	2b00      	cmp	r3, #0
 800508a:	d000      	beq.n	800508e <_fstat_r+0x1e>
 800508c:	602b      	str	r3, [r5, #0]
 800508e:	bd70      	pop	{r4, r5, r6, pc}
 8005090:	20000460 	.word	0x20000460

08005094 <_isatty_r>:
 8005094:	2300      	movs	r3, #0
 8005096:	b570      	push	{r4, r5, r6, lr}
 8005098:	4c06      	ldr	r4, [pc, #24]	; (80050b4 <_isatty_r+0x20>)
 800509a:	0005      	movs	r5, r0
 800509c:	0008      	movs	r0, r1
 800509e:	6023      	str	r3, [r4, #0]
 80050a0:	f7fc fc97 	bl	80019d2 <_isatty>
 80050a4:	1c43      	adds	r3, r0, #1
 80050a6:	d103      	bne.n	80050b0 <_isatty_r+0x1c>
 80050a8:	6823      	ldr	r3, [r4, #0]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d000      	beq.n	80050b0 <_isatty_r+0x1c>
 80050ae:	602b      	str	r3, [r5, #0]
 80050b0:	bd70      	pop	{r4, r5, r6, pc}
 80050b2:	46c0      	nop			; (mov r8, r8)
 80050b4:	20000460 	.word	0x20000460

080050b8 <_lseek_r>:
 80050b8:	b570      	push	{r4, r5, r6, lr}
 80050ba:	0005      	movs	r5, r0
 80050bc:	0008      	movs	r0, r1
 80050be:	0011      	movs	r1, r2
 80050c0:	2200      	movs	r2, #0
 80050c2:	4c06      	ldr	r4, [pc, #24]	; (80050dc <_lseek_r+0x24>)
 80050c4:	6022      	str	r2, [r4, #0]
 80050c6:	001a      	movs	r2, r3
 80050c8:	f7fc fc8c 	bl	80019e4 <_lseek>
 80050cc:	1c43      	adds	r3, r0, #1
 80050ce:	d103      	bne.n	80050d8 <_lseek_r+0x20>
 80050d0:	6823      	ldr	r3, [r4, #0]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d000      	beq.n	80050d8 <_lseek_r+0x20>
 80050d6:	602b      	str	r3, [r5, #0]
 80050d8:	bd70      	pop	{r4, r5, r6, pc}
 80050da:	46c0      	nop			; (mov r8, r8)
 80050dc:	20000460 	.word	0x20000460

080050e0 <memchr>:
 80050e0:	b2c9      	uxtb	r1, r1
 80050e2:	1882      	adds	r2, r0, r2
 80050e4:	4290      	cmp	r0, r2
 80050e6:	d101      	bne.n	80050ec <memchr+0xc>
 80050e8:	2000      	movs	r0, #0
 80050ea:	4770      	bx	lr
 80050ec:	7803      	ldrb	r3, [r0, #0]
 80050ee:	428b      	cmp	r3, r1
 80050f0:	d0fb      	beq.n	80050ea <memchr+0xa>
 80050f2:	3001      	adds	r0, #1
 80050f4:	e7f6      	b.n	80050e4 <memchr+0x4>

080050f6 <memcpy>:
 80050f6:	2300      	movs	r3, #0
 80050f8:	b510      	push	{r4, lr}
 80050fa:	429a      	cmp	r2, r3
 80050fc:	d100      	bne.n	8005100 <memcpy+0xa>
 80050fe:	bd10      	pop	{r4, pc}
 8005100:	5ccc      	ldrb	r4, [r1, r3]
 8005102:	54c4      	strb	r4, [r0, r3]
 8005104:	3301      	adds	r3, #1
 8005106:	e7f8      	b.n	80050fa <memcpy+0x4>

08005108 <memmove>:
 8005108:	b510      	push	{r4, lr}
 800510a:	4288      	cmp	r0, r1
 800510c:	d902      	bls.n	8005114 <memmove+0xc>
 800510e:	188b      	adds	r3, r1, r2
 8005110:	4298      	cmp	r0, r3
 8005112:	d303      	bcc.n	800511c <memmove+0x14>
 8005114:	2300      	movs	r3, #0
 8005116:	e007      	b.n	8005128 <memmove+0x20>
 8005118:	5c8b      	ldrb	r3, [r1, r2]
 800511a:	5483      	strb	r3, [r0, r2]
 800511c:	3a01      	subs	r2, #1
 800511e:	d2fb      	bcs.n	8005118 <memmove+0x10>
 8005120:	bd10      	pop	{r4, pc}
 8005122:	5ccc      	ldrb	r4, [r1, r3]
 8005124:	54c4      	strb	r4, [r0, r3]
 8005126:	3301      	adds	r3, #1
 8005128:	429a      	cmp	r2, r3
 800512a:	d1fa      	bne.n	8005122 <memmove+0x1a>
 800512c:	e7f8      	b.n	8005120 <memmove+0x18>

0800512e <__malloc_lock>:
 800512e:	4770      	bx	lr

08005130 <__malloc_unlock>:
 8005130:	4770      	bx	lr

08005132 <_realloc_r>:
 8005132:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005134:	0007      	movs	r7, r0
 8005136:	000d      	movs	r5, r1
 8005138:	0016      	movs	r6, r2
 800513a:	2900      	cmp	r1, #0
 800513c:	d105      	bne.n	800514a <_realloc_r+0x18>
 800513e:	0011      	movs	r1, r2
 8005140:	f7ff fa5e 	bl	8004600 <_malloc_r>
 8005144:	0004      	movs	r4, r0
 8005146:	0020      	movs	r0, r4
 8005148:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800514a:	2a00      	cmp	r2, #0
 800514c:	d103      	bne.n	8005156 <_realloc_r+0x24>
 800514e:	f7ff fa0d 	bl	800456c <_free_r>
 8005152:	0034      	movs	r4, r6
 8005154:	e7f7      	b.n	8005146 <_realloc_r+0x14>
 8005156:	f000 f827 	bl	80051a8 <_malloc_usable_size_r>
 800515a:	002c      	movs	r4, r5
 800515c:	42b0      	cmp	r0, r6
 800515e:	d2f2      	bcs.n	8005146 <_realloc_r+0x14>
 8005160:	0031      	movs	r1, r6
 8005162:	0038      	movs	r0, r7
 8005164:	f7ff fa4c 	bl	8004600 <_malloc_r>
 8005168:	1e04      	subs	r4, r0, #0
 800516a:	d0ec      	beq.n	8005146 <_realloc_r+0x14>
 800516c:	0029      	movs	r1, r5
 800516e:	0032      	movs	r2, r6
 8005170:	f7ff ffc1 	bl	80050f6 <memcpy>
 8005174:	0029      	movs	r1, r5
 8005176:	0038      	movs	r0, r7
 8005178:	f7ff f9f8 	bl	800456c <_free_r>
 800517c:	e7e3      	b.n	8005146 <_realloc_r+0x14>
	...

08005180 <_read_r>:
 8005180:	b570      	push	{r4, r5, r6, lr}
 8005182:	0005      	movs	r5, r0
 8005184:	0008      	movs	r0, r1
 8005186:	0011      	movs	r1, r2
 8005188:	2200      	movs	r2, #0
 800518a:	4c06      	ldr	r4, [pc, #24]	; (80051a4 <_read_r+0x24>)
 800518c:	6022      	str	r2, [r4, #0]
 800518e:	001a      	movs	r2, r3
 8005190:	f7fc fbea 	bl	8001968 <_read>
 8005194:	1c43      	adds	r3, r0, #1
 8005196:	d103      	bne.n	80051a0 <_read_r+0x20>
 8005198:	6823      	ldr	r3, [r4, #0]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d000      	beq.n	80051a0 <_read_r+0x20>
 800519e:	602b      	str	r3, [r5, #0]
 80051a0:	bd70      	pop	{r4, r5, r6, pc}
 80051a2:	46c0      	nop			; (mov r8, r8)
 80051a4:	20000460 	.word	0x20000460

080051a8 <_malloc_usable_size_r>:
 80051a8:	1f0b      	subs	r3, r1, #4
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	1f18      	subs	r0, r3, #4
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	da01      	bge.n	80051b6 <_malloc_usable_size_r+0xe>
 80051b2:	580b      	ldr	r3, [r1, r0]
 80051b4:	18c0      	adds	r0, r0, r3
 80051b6:	4770      	bx	lr

080051b8 <_init>:
 80051b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051ba:	46c0      	nop			; (mov r8, r8)
 80051bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051be:	bc08      	pop	{r3}
 80051c0:	469e      	mov	lr, r3
 80051c2:	4770      	bx	lr

080051c4 <_fini>:
 80051c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051c6:	46c0      	nop			; (mov r8, r8)
 80051c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051ca:	bc08      	pop	{r3}
 80051cc:	469e      	mov	lr, r3
 80051ce:	4770      	bx	lr
