--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml control_hc_sr04.twx control_hc_sr04.ncd -o
control_hc_sr04.twr control_hc_sr04.pcf

Design file:              control_hc_sr04.ncd
Physical constraint file: control_hc_sr04.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2971 paths analyzed, 209 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.869ns.
--------------------------------------------------------------------------------

Paths for end point contador_15 (SLICE_X6Y13.F4), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     76.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador_8 (FF)
  Destination:          contador_15 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.845ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.011 - 0.035)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador_8 to contador_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y9.YQ        Tcko                  0.596   contador<9>
                                                       contador_8
    SLICE_X5Y5.F2        net (fanout=7)        1.279   contador<8>
    SLICE_X5Y5.COUT      Topcyf                1.026   Mcompar_estado_cmp_lt0002_cy<3>
                                                       Mcompar_estado_cmp_lt0002_lut<2>
                                                       Mcompar_estado_cmp_lt0002_cy<2>
                                                       Mcompar_estado_cmp_lt0002_cy<3>
    SLICE_X5Y6.CIN       net (fanout=1)        0.000   Mcompar_estado_cmp_lt0002_cy<3>
    SLICE_X5Y6.COUT      Tbyp                  0.130   Mcompar_estado_cmp_lt0002_cy<5>
                                                       Mcompar_estado_cmp_lt0002_cy<4>
                                                       Mcompar_estado_cmp_lt0002_cy<5>
    SLICE_X5Y7.CIN       net (fanout=1)        0.000   Mcompar_estado_cmp_lt0002_cy<5>
    SLICE_X5Y7.COUT      Tbyp                  0.130   Mcompar_estado_cmp_lt0002_cy<7>
                                                       Mcompar_estado_cmp_lt0002_cy<6>
                                                       Mcompar_estado_cmp_lt0002_cy<7>
    SLICE_X8Y6.G3        net (fanout=3)        0.638   Mcompar_estado_cmp_lt0002_cy<7>
    SLICE_X8Y6.Y         Tilo                  0.616   LED_mux0000<6>10
                                                       contador_mux0001<0>123
    SLICE_X9Y6.G1        net (fanout=1)        0.130   contador_mux0001<0>123
    SLICE_X9Y6.Y         Tilo                  0.561   contador<6>
                                                       contador_mux0001<0>136
    SLICE_X6Y13.F4       net (fanout=16)       1.083   N01
    SLICE_X6Y13.CLK      Tfck                  0.656   contador<15>
                                                       contador_mux0001<0>2
                                                       contador_15
    -------------------------------------------------  ---------------------------
    Total                                      6.845ns (3.715ns logic, 3.130ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     76.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador_7 (FF)
  Destination:          contador_15 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.665ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (0.230 - 0.269)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador_7 to contador_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y10.XQ       Tcko                  0.521   contador<7>
                                                       contador_7
    SLICE_X5Y5.F1        net (fanout=7)        1.174   contador<7>
    SLICE_X5Y5.COUT      Topcyf                1.026   Mcompar_estado_cmp_lt0002_cy<3>
                                                       Mcompar_estado_cmp_lt0002_lut<2>
                                                       Mcompar_estado_cmp_lt0002_cy<2>
                                                       Mcompar_estado_cmp_lt0002_cy<3>
    SLICE_X5Y6.CIN       net (fanout=1)        0.000   Mcompar_estado_cmp_lt0002_cy<3>
    SLICE_X5Y6.COUT      Tbyp                  0.130   Mcompar_estado_cmp_lt0002_cy<5>
                                                       Mcompar_estado_cmp_lt0002_cy<4>
                                                       Mcompar_estado_cmp_lt0002_cy<5>
    SLICE_X5Y7.CIN       net (fanout=1)        0.000   Mcompar_estado_cmp_lt0002_cy<5>
    SLICE_X5Y7.COUT      Tbyp                  0.130   Mcompar_estado_cmp_lt0002_cy<7>
                                                       Mcompar_estado_cmp_lt0002_cy<6>
                                                       Mcompar_estado_cmp_lt0002_cy<7>
    SLICE_X8Y6.G3        net (fanout=3)        0.638   Mcompar_estado_cmp_lt0002_cy<7>
    SLICE_X8Y6.Y         Tilo                  0.616   LED_mux0000<6>10
                                                       contador_mux0001<0>123
    SLICE_X9Y6.G1        net (fanout=1)        0.130   contador_mux0001<0>123
    SLICE_X9Y6.Y         Tilo                  0.561   contador<6>
                                                       contador_mux0001<0>136
    SLICE_X6Y13.F4       net (fanout=16)       1.083   N01
    SLICE_X6Y13.CLK      Tfck                  0.656   contador<15>
                                                       contador_mux0001<0>2
                                                       contador_15
    -------------------------------------------------  ---------------------------
    Total                                      6.665ns (3.640ns logic, 3.025ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     76.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador_12 (FF)
  Destination:          contador_15 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.562ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.011 - 0.026)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador_12 to contador_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y10.YQ       Tcko                  0.596   contador<13>
                                                       contador_12
    SLICE_X5Y7.F1        net (fanout=7)        1.256   contador<12>
    SLICE_X5Y7.COUT      Topcyf                1.026   Mcompar_estado_cmp_lt0002_cy<7>
                                                       Mcompar_estado_cmp_lt0002_lut<6>
                                                       Mcompar_estado_cmp_lt0002_cy<6>
                                                       Mcompar_estado_cmp_lt0002_cy<7>
    SLICE_X8Y6.G3        net (fanout=3)        0.638   Mcompar_estado_cmp_lt0002_cy<7>
    SLICE_X8Y6.Y         Tilo                  0.616   LED_mux0000<6>10
                                                       contador_mux0001<0>123
    SLICE_X9Y6.G1        net (fanout=1)        0.130   contador_mux0001<0>123
    SLICE_X9Y6.Y         Tilo                  0.561   contador<6>
                                                       contador_mux0001<0>136
    SLICE_X6Y13.F4       net (fanout=16)       1.083   N01
    SLICE_X6Y13.CLK      Tfck                  0.656   contador<15>
                                                       contador_mux0001<0>2
                                                       contador_15
    -------------------------------------------------  ---------------------------
    Total                                      6.562ns (3.455ns logic, 3.107ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Paths for end point sumador_8 (SLICE_X14Y20.G2), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     76.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador_2 (FF)
  Destination:          sumador_8 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.633ns (Levels of Logic = 4)
  Clock Path Skew:      -0.091ns (0.209 - 0.300)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador_2 to sumador_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y7.YQ        Tcko                  0.596   contador<3>
                                                       contador_2
    SLICE_X5Y8.F1        net (fanout=4)        0.954   contador<2>
    SLICE_X5Y8.COUT      Topcyf                1.026   Mcompar_estado_cmp_gt0000_cy<1>
                                                       Mcompar_estado_cmp_gt0000_lut<0>
                                                       Mcompar_estado_cmp_gt0000_cy<0>
                                                       Mcompar_estado_cmp_gt0000_cy<1>
    SLICE_X5Y9.CIN       net (fanout=1)        0.000   Mcompar_estado_cmp_gt0000_cy<1>
    SLICE_X5Y9.COUT      Tbyp                  0.130   Mcompar_estado_cmp_gt0000_cy<3>
                                                       Mcompar_estado_cmp_gt0000_cy<2>
                                                       Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X14Y16.G2      net (fanout=10)       1.670   Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X14Y16.Y       Tilo                  0.616   sumador<1>
                                                       sumador_mux0001<0>21
    SLICE_X14Y20.G2      net (fanout=9)        0.970   N5
    SLICE_X14Y20.CLK     Tgck                  0.671   sumador<8>
                                                       sumador_mux0001<0>2
                                                       sumador_8
    -------------------------------------------------  ---------------------------
    Total                                      6.633ns (3.039ns logic, 3.594ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     76.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador_12 (FF)
  Destination:          sumador_8 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.502ns (Levels of Logic = 3)
  Clock Path Skew:      -0.074ns (0.209 - 0.283)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador_12 to sumador_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y10.YQ       Tcko                  0.596   contador<13>
                                                       contador_12
    SLICE_X5Y9.G2        net (fanout=7)        0.970   contador<12>
    SLICE_X5Y9.COUT      Topcyg                1.009   Mcompar_estado_cmp_gt0000_cy<3>
                                                       Mcompar_estado_cmp_gt0000_lut<3>
                                                       Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X14Y16.G2      net (fanout=10)       1.670   Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X14Y16.Y       Tilo                  0.616   sumador<1>
                                                       sumador_mux0001<0>21
    SLICE_X14Y20.G2      net (fanout=9)        0.970   N5
    SLICE_X14Y20.CLK     Tgck                  0.671   sumador<8>
                                                       sumador_mux0001<0>2
                                                       sumador_8
    -------------------------------------------------  ---------------------------
    Total                                      6.502ns (2.892ns logic, 3.610ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     76.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador_13 (FF)
  Destination:          sumador_8 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.406ns (Levels of Logic = 3)
  Clock Path Skew:      -0.074ns (0.209 - 0.283)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador_13 to sumador_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y10.XQ       Tcko                  0.521   contador<13>
                                                       contador_13
    SLICE_X5Y9.G1        net (fanout=7)        0.949   contador<13>
    SLICE_X5Y9.COUT      Topcyg                1.009   Mcompar_estado_cmp_gt0000_cy<3>
                                                       Mcompar_estado_cmp_gt0000_lut<3>
                                                       Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X14Y16.G2      net (fanout=10)       1.670   Mcompar_estado_cmp_gt0000_cy<3>
    SLICE_X14Y16.Y       Tilo                  0.616   sumador<1>
                                                       sumador_mux0001<0>21
    SLICE_X14Y20.G2      net (fanout=9)        0.970   N5
    SLICE_X14Y20.CLK     Tgck                  0.671   sumador<8>
                                                       sumador_mux0001<0>2
                                                       sumador_8
    -------------------------------------------------  ---------------------------
    Total                                      6.406ns (2.817ns logic, 3.589ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point contador_14 (SLICE_X6Y13.G2), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     76.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador_8 (FF)
  Destination:          contador_14 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.676ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.011 - 0.035)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador_8 to contador_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y9.YQ        Tcko                  0.596   contador<9>
                                                       contador_8
    SLICE_X5Y5.F2        net (fanout=7)        1.279   contador<8>
    SLICE_X5Y5.COUT      Topcyf                1.026   Mcompar_estado_cmp_lt0002_cy<3>
                                                       Mcompar_estado_cmp_lt0002_lut<2>
                                                       Mcompar_estado_cmp_lt0002_cy<2>
                                                       Mcompar_estado_cmp_lt0002_cy<3>
    SLICE_X5Y6.CIN       net (fanout=1)        0.000   Mcompar_estado_cmp_lt0002_cy<3>
    SLICE_X5Y6.COUT      Tbyp                  0.130   Mcompar_estado_cmp_lt0002_cy<5>
                                                       Mcompar_estado_cmp_lt0002_cy<4>
                                                       Mcompar_estado_cmp_lt0002_cy<5>
    SLICE_X5Y7.CIN       net (fanout=1)        0.000   Mcompar_estado_cmp_lt0002_cy<5>
    SLICE_X5Y7.COUT      Tbyp                  0.130   Mcompar_estado_cmp_lt0002_cy<7>
                                                       Mcompar_estado_cmp_lt0002_cy<6>
                                                       Mcompar_estado_cmp_lt0002_cy<7>
    SLICE_X8Y6.G3        net (fanout=3)        0.638   Mcompar_estado_cmp_lt0002_cy<7>
    SLICE_X8Y6.Y         Tilo                  0.616   LED_mux0000<6>10
                                                       contador_mux0001<0>123
    SLICE_X9Y6.G1        net (fanout=1)        0.130   contador_mux0001<0>123
    SLICE_X9Y6.Y         Tilo                  0.561   contador<6>
                                                       contador_mux0001<0>136
    SLICE_X6Y13.G2       net (fanout=16)       0.899   N01
    SLICE_X6Y13.CLK      Tgck                  0.671   contador<15>
                                                       contador_mux0001<1>1
                                                       contador_14
    -------------------------------------------------  ---------------------------
    Total                                      6.676ns (3.730ns logic, 2.946ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     76.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador_7 (FF)
  Destination:          contador_14 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.496ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (0.230 - 0.269)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador_7 to contador_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y10.XQ       Tcko                  0.521   contador<7>
                                                       contador_7
    SLICE_X5Y5.F1        net (fanout=7)        1.174   contador<7>
    SLICE_X5Y5.COUT      Topcyf                1.026   Mcompar_estado_cmp_lt0002_cy<3>
                                                       Mcompar_estado_cmp_lt0002_lut<2>
                                                       Mcompar_estado_cmp_lt0002_cy<2>
                                                       Mcompar_estado_cmp_lt0002_cy<3>
    SLICE_X5Y6.CIN       net (fanout=1)        0.000   Mcompar_estado_cmp_lt0002_cy<3>
    SLICE_X5Y6.COUT      Tbyp                  0.130   Mcompar_estado_cmp_lt0002_cy<5>
                                                       Mcompar_estado_cmp_lt0002_cy<4>
                                                       Mcompar_estado_cmp_lt0002_cy<5>
    SLICE_X5Y7.CIN       net (fanout=1)        0.000   Mcompar_estado_cmp_lt0002_cy<5>
    SLICE_X5Y7.COUT      Tbyp                  0.130   Mcompar_estado_cmp_lt0002_cy<7>
                                                       Mcompar_estado_cmp_lt0002_cy<6>
                                                       Mcompar_estado_cmp_lt0002_cy<7>
    SLICE_X8Y6.G3        net (fanout=3)        0.638   Mcompar_estado_cmp_lt0002_cy<7>
    SLICE_X8Y6.Y         Tilo                  0.616   LED_mux0000<6>10
                                                       contador_mux0001<0>123
    SLICE_X9Y6.G1        net (fanout=1)        0.130   contador_mux0001<0>123
    SLICE_X9Y6.Y         Tilo                  0.561   contador<6>
                                                       contador_mux0001<0>136
    SLICE_X6Y13.G2       net (fanout=16)       0.899   N01
    SLICE_X6Y13.CLK      Tgck                  0.671   contador<15>
                                                       contador_mux0001<1>1
                                                       contador_14
    -------------------------------------------------  ---------------------------
    Total                                      6.496ns (3.655ns logic, 2.841ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     76.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               contador_12 (FF)
  Destination:          contador_14 (FF)
  Requirement:          83.333ns
  Data Path Delay:      6.393ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.011 - 0.026)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: contador_12 to contador_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y10.YQ       Tcko                  0.596   contador<13>
                                                       contador_12
    SLICE_X5Y7.F1        net (fanout=7)        1.256   contador<12>
    SLICE_X5Y7.COUT      Topcyf                1.026   Mcompar_estado_cmp_lt0002_cy<7>
                                                       Mcompar_estado_cmp_lt0002_lut<6>
                                                       Mcompar_estado_cmp_lt0002_cy<6>
                                                       Mcompar_estado_cmp_lt0002_cy<7>
    SLICE_X8Y6.G3        net (fanout=3)        0.638   Mcompar_estado_cmp_lt0002_cy<7>
    SLICE_X8Y6.Y         Tilo                  0.616   LED_mux0000<6>10
                                                       contador_mux0001<0>123
    SLICE_X9Y6.G1        net (fanout=1)        0.130   contador_mux0001<0>123
    SLICE_X9Y6.Y         Tilo                  0.561   contador<6>
                                                       contador_mux0001<0>136
    SLICE_X6Y13.G2       net (fanout=16)       0.899   N01
    SLICE_X6Y13.CLK      Tgck                  0.671   contador<15>
                                                       contador_mux0001<1>1
                                                       contador_14
    -------------------------------------------------  ---------------------------
    Total                                      6.393ns (3.470ns logic, 2.923ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point LED_5 (SLICE_X11Y4.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               distancia_5 (FF)
  Destination:          LED_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.072 - 0.055)
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: distancia_5 to LED_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y7.XQ       Tcko                  0.417   distancia<5>
                                                       distancia_5
    SLICE_X11Y4.G3       net (fanout=4)        0.287   distancia<5>
    SLICE_X11Y4.CLK      Tckg        (-Th)    -0.406   LED_5
                                                       LED_mux0000<5>291
                                                       LED_5
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.823ns logic, 0.287ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------

Paths for end point TRIGGER (SLICE_X7Y4.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TRIGGER (FF)
  Destination:          TRIGGER (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: TRIGGER to TRIGGER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y4.YQ        Tcko                  0.419   TRIGGER_OBUF
                                                       TRIGGER
    SLICE_X7Y4.G3        net (fanout=2)        0.288   TRIGGER_OBUF
    SLICE_X7Y4.CLK       Tckg        (-Th)    -0.406   TRIGGER_OBUF
                                                       TRIGGER_mux00001
                                                       TRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      1.113ns (0.825ns logic, 0.288ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------

Paths for end point distancia_1 (SLICE_X10Y11.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               distancia_1 (FF)
  Destination:          distancia_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.122ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: distancia_1 to distancia_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y11.XQ      Tcko                  0.417   distancia<1>
                                                       distancia_1
    SLICE_X10Y11.F4      net (fanout=7)        0.267   distancia<1>
    SLICE_X10Y11.CLK     Tckf        (-Th)    -0.438   distancia<1>
                                                       distancia_mux0000<6>
                                                       distancia_1
    -------------------------------------------------  ---------------------------
    Total                                      1.122ns (0.855ns logic, 0.267ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: estado_FSM_FFd3/CLK
  Logical resource: estado_FSM_FFd3/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: estado_FSM_FFd3/CLK
  Logical resource: estado_FSM_FFd3/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: distancia<5>/CLK
  Logical resource: distancia_5/CK
  Location pin: SLICE_X10Y7.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    6.869|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2971 paths, 0 nets, and 522 connections

Design statistics:
   Minimum period:   6.869ns{1}   (Maximum frequency: 145.582MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 20 01:42:39 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4522 MB



