
---------- Begin Simulation Statistics ----------
final_tick                               172774639000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 333719                       # Simulator instruction rate (inst/s)
host_mem_usage                                 709668                       # Number of bytes of host memory used
host_op_rate                                   334385                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   299.65                       # Real time elapsed on the host
host_tick_rate                              576582097                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.172775                       # Number of seconds simulated
sim_ticks                                172774639000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.568395                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104153                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113274                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83520                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635552                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                297                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             793                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              496                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4389919                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66045                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.727746                       # CPI: cycles per instruction
system.cpu.discardedOps                        197122                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42628672                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43485660                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11033762                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        39309639                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.578789                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        172774639                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       133465000                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       278798                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        566301                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1773                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1056748                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3561                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2114528                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3562                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 172774639000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110184                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199976                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78813                       # Transaction distribution
system.membus.trans_dist::ReadExReq            177328                       # Transaction distribution
system.membus.trans_dist::ReadExResp           177328                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110184                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       853813                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 853813                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     31199232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                31199232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            287512                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  287512    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              287512                       # Request fanout histogram
system.membus.respLayer1.occupancy         1565088500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1366205000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 172774639000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            673514                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1146877                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          248                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          191686                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           384268                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          384268                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           772                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       672742                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1792                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3170518                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3172310                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        65280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    128250304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              128315584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          282065                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12798464                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1339847                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003984                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.063005                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1334510     99.60%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5336      0.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1339847                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4008826000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3171035994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2316000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 172774639000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   97                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               770168                       # number of demand (read+write) hits
system.l2.demand_hits::total                   770265                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  97                       # number of overall hits
system.l2.overall_hits::.cpu.data              770168                       # number of overall hits
system.l2.overall_hits::total                  770265                       # number of overall hits
system.l2.demand_misses::.cpu.inst                675                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286842                       # number of demand (read+write) misses
system.l2.demand_misses::total                 287517                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               675                       # number of overall misses
system.l2.overall_misses::.cpu.data            286842                       # number of overall misses
system.l2.overall_misses::total                287517                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65883000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30654670000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30720553000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65883000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30654670000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30720553000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              772                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1057010                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1057782                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             772                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1057010                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1057782                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.874352                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.271371                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.271811                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.874352                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.271371                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.271811                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97604.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106869.530961                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106847.779436                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97604.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106869.530961                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106847.779436                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199976                       # number of writebacks
system.l2.writebacks::total                    199976                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286837                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            287512                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286837                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           287512                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52383000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24917519000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24969902000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52383000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24917519000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24969902000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.874352                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.271366                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.271806                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.874352                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.271366                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.271806                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77604.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86869.960988                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86848.208075                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77604.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86869.960988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86848.208075                       # average overall mshr miss latency
system.l2.replacements                         282065                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       946901                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           946901                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       946901                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       946901                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          237                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              237                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          237                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          237                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          286                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           286                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            206940                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                206940                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          177328                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              177328                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19361726000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19361726000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        384268                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            384268                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.461470                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.461470                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109185.949201                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109185.949201                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       177328                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         177328                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15815166000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15815166000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.461470                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.461470                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89185.949201                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89185.949201                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             97                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 97                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          675                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              675                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65883000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65883000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          772                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            772                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.874352                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.874352                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97604.444444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97604.444444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          675                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          675                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52383000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52383000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.874352                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.874352                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77604.444444                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77604.444444                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        563228                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            563228                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109514                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109514                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11292944000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11292944000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       672742                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        672742                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.162788                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.162788                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103118.724547                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103118.724547                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109509                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109509                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9102353000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9102353000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.162780                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.162780                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83119.679661                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83119.679661                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 172774639000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8089.191326                       # Cycle average of tags in use
system.l2.tags.total_refs                     2112464                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    290257                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.277909                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      41.114221                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        25.914215                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8022.162890                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.979268                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987450                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          449                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1937                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          634                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4515767                       # Number of tag accesses
system.l2.tags.data_accesses                  4515767                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 172774639000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          43200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       18357568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18400768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        43200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12798464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12798464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          286837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              287512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       199976                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             199976                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            250037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         106251520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             106501557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       250037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           250037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       74076057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             74076057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       74076057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           250037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        106251520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            180577614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    199941.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       675.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285875.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006038848500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11714                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11714                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              804884                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             188502                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      287512                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199976                       # Number of write requests accepted
system.mem_ctrls.readBursts                    287512                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199976                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    962                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    35                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             14438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             11642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             11198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            11964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13221                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.59                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4802526000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1432750000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10175338500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16759.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35509.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   145219                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  102126                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                287512                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199976                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  233037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   53289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       239116                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    130.201174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.094735                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   188.111048                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       184354     77.10%     77.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        29550     12.36%     89.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5860      2.45%     91.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1775      0.74%     92.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9127      3.82%     96.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          904      0.38%     96.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          578      0.24%     97.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          526      0.22%     97.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6442      2.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       239116                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.460901                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.061362                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.980208                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11512     98.28%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          132      1.13%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           27      0.23%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            8      0.07%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           25      0.21%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            3      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11714                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.066160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.032948                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.067184                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5672     48.42%     48.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              202      1.72%     50.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5260     44.90%     95.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              555      4.74%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               23      0.20%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11714                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18339200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   61568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12794432                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18400768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12798464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       106.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        74.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    106.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     74.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  172774574000                       # Total gap between requests
system.mem_ctrls.avgGap                     354418.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18296000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12794432                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 250036.696647359204                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 105895171.339353799820                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 74052720.202760770917                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          675                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       286837                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       199976                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17730250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  10157608250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4085872837250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26267.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35412.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  20431816.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    50.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            829903620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            441096645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1008667800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          511617420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13638246960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      42580565220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      30488143680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        89498241345                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        518.005663                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  78815055250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5769140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  88190443750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            877398900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            466348575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1037299200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          531928440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13638246960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      42831030060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      30277225920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        89659478055                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        518.938882                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  78275283750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5769140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  88730215250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    172774639000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 172774639000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     10199064                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10199064                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10199064                       # number of overall hits
system.cpu.icache.overall_hits::total        10199064                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          772                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            772                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          772                       # number of overall misses
system.cpu.icache.overall_misses::total           772                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     71820000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71820000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     71820000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71820000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10199836                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10199836                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10199836                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10199836                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000076                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000076                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000076                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000076                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 93031.088083                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 93031.088083                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 93031.088083                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 93031.088083                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          248                       # number of writebacks
system.cpu.icache.writebacks::total               248                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          772                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          772                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          772                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          772                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70276000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70276000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70276000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70276000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000076                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000076                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 91031.088083                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91031.088083                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 91031.088083                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91031.088083                       # average overall mshr miss latency
system.cpu.icache.replacements                    248                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10199064                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10199064                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          772                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           772                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71820000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71820000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10199836                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10199836                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 93031.088083                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 93031.088083                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          772                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          772                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70276000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70276000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 91031.088083                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91031.088083                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 172774639000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           424.799156                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10199836                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               772                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13212.222798                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   424.799156                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.414843                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.414843                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          524                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          524                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.511719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10200608                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10200608                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 172774639000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 172774639000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 172774639000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51059532                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51059532                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51059940                       # number of overall hits
system.cpu.dcache.overall_hits::total        51059940                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1108481                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1108481                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1116487                       # number of overall misses
system.cpu.dcache.overall_misses::total       1116487                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  53673092999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  53673092999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  53673092999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  53673092999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52168013                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52168013                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52176427                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52176427                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021248                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021248                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021398                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021398                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48420.399627                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48420.399627                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48073.191178                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48073.191178                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        86225                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3467                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.870205                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       946901                       # number of writebacks
system.cpu.dcache.writebacks::total            946901                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        59476                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59476                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59476                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59476                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1049005                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1049005                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1057005                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1057005                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  49750280000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  49750280000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  50543859992                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  50543859992                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020108                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020108                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020258                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020258                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 47426.160981                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47426.160981                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 47817.995177                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47817.995177                       # average overall mshr miss latency
system.cpu.dcache.replacements                1056498                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40521637                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40521637                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       668197                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        668197                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  26154142000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  26154142000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41189834                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41189834                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016222                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016222                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39141.363999                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39141.363999                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3322                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3322                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       664875                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       664875                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  24675103000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  24675103000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016142                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016142                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37112.394059                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37112.394059                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10537895                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10537895                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       440284                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       440284                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  27518950999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  27518950999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040105                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040105                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62502.727783                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62502.727783                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        56154                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        56154                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       384130                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       384130                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  25075177000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  25075177000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.034990                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034990                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65277.840835                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65277.840835                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          408                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           408                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8006                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8006                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8414                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8414                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.951509                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.951509                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8000                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8000                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    793579992                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    793579992                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.950796                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.950796                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99197.499000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99197.499000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       558000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       558000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.131579                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.131579                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       111600                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       111600                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       548000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       548000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.131579                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.131579                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       109600                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       109600                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 172774639000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.544403                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52117021                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1057010                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.306081                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.544403                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991298                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991298                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          286                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          169                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53233513                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53233513                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 172774639000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 172774639000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
