--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_50
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |    0.110(R)|    3.742(R)|clk               |   0.000|
flashData<0> |   -0.738(R)|    4.404(R)|clk               |   0.000|
flashData<1> |   -0.331(R)|    4.079(R)|clk               |   0.000|
flashData<2> |   -0.157(R)|    3.939(R)|clk               |   0.000|
flashData<3> |   -0.058(R)|    3.860(R)|clk               |   0.000|
flashData<4> |   -1.017(R)|    4.626(R)|clk               |   0.000|
flashData<5> |   -0.657(R)|    4.339(R)|clk               |   0.000|
flashData<6> |   -0.980(R)|    4.597(R)|clk               |   0.000|
flashData<7> |   -1.024(R)|    4.632(R)|clk               |   0.000|
flashData<8> |   -0.968(R)|    4.589(R)|clk               |   0.000|
flashData<9> |   -0.845(R)|    4.490(R)|clk               |   0.000|
flashData<10>|   -0.244(R)|    4.009(R)|clk               |   0.000|
flashData<11>|    0.017(R)|    3.800(R)|clk               |   0.000|
flashData<12>|   -0.116(R)|    3.906(R)|clk               |   0.000|
flashData<13>|   -0.389(R)|    4.124(R)|clk               |   0.000|
flashData<14>|    0.326(R)|    3.554(R)|clk               |   0.000|
flashData<15>|   -0.292(R)|    4.049(R)|clk               |   0.000|
ram1Data<0>  |   -0.595(R)|    4.281(R)|clk               |   0.000|
ram1Data<1>  |   -1.754(R)|    5.233(R)|clk               |   0.000|
ram1Data<2>  |   -1.310(R)|    4.879(R)|clk               |   0.000|
ram1Data<3>  |   -1.088(R)|    4.701(R)|clk               |   0.000|
ram1Data<4>  |   -1.573(R)|    5.074(R)|clk               |   0.000|
ram1Data<5>  |   -1.596(R)|    5.107(R)|clk               |   0.000|
ram1Data<6>  |   -2.241(R)|    5.623(R)|clk               |   0.000|
ram1Data<7>  |   -1.377(R)|    4.933(R)|clk               |   0.000|
ram2Data<0>  |   -0.278(R)|    4.524(R)|clk               |   0.000|
ram2Data<1>  |    0.200(R)|    4.044(R)|clk               |   0.000|
ram2Data<2>  |   -0.408(R)|    4.317(R)|clk               |   0.000|
ram2Data<3>  |   -0.296(R)|    4.284(R)|clk               |   0.000|
ram2Data<4>  |   -0.050(R)|    5.314(R)|clk               |   0.000|
ram2Data<5>  |    0.226(R)|    4.600(R)|clk               |   0.000|
ram2Data<6>  |   -0.238(R)|    4.067(R)|clk               |   0.000|
ram2Data<7>  |   -0.233(R)|    4.214(R)|clk               |   0.000|
ram2Data<8>  |   -0.880(R)|    4.725(R)|clk               |   0.000|
ram2Data<9>  |   -1.636(R)|    5.499(R)|clk               |   0.000|
ram2Data<10> |   -1.365(R)|    4.940(R)|clk               |   0.000|
ram2Data<11> |   -0.796(R)|    4.925(R)|clk               |   0.000|
ram2Data<12> |   -1.452(R)|    5.306(R)|clk               |   0.000|
ram2Data<13> |   -1.789(R)|    5.609(R)|clk               |   0.000|
ram2Data<14> |   -1.377(R)|    4.929(R)|clk               |   0.000|
ram2Data<15> |   -1.477(R)|    5.331(R)|clk               |   0.000|
tbre         |    0.578(R)|    3.342(R)|clk               |   0.000|
tsre         |   -0.017(R)|    3.818(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock clk_hand
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |   -0.912(R)|    3.924(R)|clk               |   0.000|
flashData<0> |   -1.760(R)|    4.586(R)|clk               |   0.000|
flashData<1> |   -1.353(R)|    4.261(R)|clk               |   0.000|
flashData<2> |   -1.179(R)|    4.121(R)|clk               |   0.000|
flashData<3> |   -1.080(R)|    4.042(R)|clk               |   0.000|
flashData<4> |   -2.039(R)|    4.808(R)|clk               |   0.000|
flashData<5> |   -1.679(R)|    4.521(R)|clk               |   0.000|
flashData<6> |   -2.002(R)|    4.779(R)|clk               |   0.000|
flashData<7> |   -2.046(R)|    4.814(R)|clk               |   0.000|
flashData<8> |   -1.990(R)|    4.771(R)|clk               |   0.000|
flashData<9> |   -1.867(R)|    4.672(R)|clk               |   0.000|
flashData<10>|   -1.266(R)|    4.191(R)|clk               |   0.000|
flashData<11>|   -1.005(R)|    3.982(R)|clk               |   0.000|
flashData<12>|   -1.138(R)|    4.088(R)|clk               |   0.000|
flashData<13>|   -1.411(R)|    4.306(R)|clk               |   0.000|
flashData<14>|   -0.696(R)|    3.736(R)|clk               |   0.000|
flashData<15>|   -1.314(R)|    4.231(R)|clk               |   0.000|
ram1Data<0>  |   -1.617(R)|    4.463(R)|clk               |   0.000|
ram1Data<1>  |   -2.776(R)|    5.415(R)|clk               |   0.000|
ram1Data<2>  |   -2.332(R)|    5.061(R)|clk               |   0.000|
ram1Data<3>  |   -2.110(R)|    4.883(R)|clk               |   0.000|
ram1Data<4>  |   -2.595(R)|    5.256(R)|clk               |   0.000|
ram1Data<5>  |   -2.618(R)|    5.289(R)|clk               |   0.000|
ram1Data<6>  |   -3.263(R)|    5.805(R)|clk               |   0.000|
ram1Data<7>  |   -2.399(R)|    5.115(R)|clk               |   0.000|
ram2Data<0>  |   -1.300(R)|    4.706(R)|clk               |   0.000|
ram2Data<1>  |   -0.822(R)|    4.226(R)|clk               |   0.000|
ram2Data<2>  |   -1.430(R)|    4.499(R)|clk               |   0.000|
ram2Data<3>  |   -1.318(R)|    4.466(R)|clk               |   0.000|
ram2Data<4>  |   -1.072(R)|    5.496(R)|clk               |   0.000|
ram2Data<5>  |   -0.796(R)|    4.782(R)|clk               |   0.000|
ram2Data<6>  |   -1.260(R)|    4.249(R)|clk               |   0.000|
ram2Data<7>  |   -1.255(R)|    4.396(R)|clk               |   0.000|
ram2Data<8>  |   -1.902(R)|    4.907(R)|clk               |   0.000|
ram2Data<9>  |   -2.658(R)|    5.681(R)|clk               |   0.000|
ram2Data<10> |   -2.387(R)|    5.122(R)|clk               |   0.000|
ram2Data<11> |   -1.818(R)|    5.107(R)|clk               |   0.000|
ram2Data<12> |   -2.474(R)|    5.488(R)|clk               |   0.000|
ram2Data<13> |   -2.811(R)|    5.791(R)|clk               |   0.000|
ram2Data<14> |   -2.399(R)|    5.111(R)|clk               |   0.000|
ram2Data<15> |   -2.499(R)|    5.513(R)|clk               |   0.000|
tbre         |   -0.444(R)|    3.524(R)|clk               |   0.000|
tsre         |   -1.039(R)|    4.000(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock opt
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |   -1.473(R)|    4.626(R)|clk               |   0.000|
flashData<0> |   -2.321(R)|    5.288(R)|clk               |   0.000|
flashData<1> |   -1.914(R)|    4.963(R)|clk               |   0.000|
flashData<2> |   -1.740(R)|    4.823(R)|clk               |   0.000|
flashData<3> |   -1.641(R)|    4.744(R)|clk               |   0.000|
flashData<4> |   -2.600(R)|    5.510(R)|clk               |   0.000|
flashData<5> |   -2.240(R)|    5.223(R)|clk               |   0.000|
flashData<6> |   -2.563(R)|    5.481(R)|clk               |   0.000|
flashData<7> |   -2.607(R)|    5.516(R)|clk               |   0.000|
flashData<8> |   -2.551(R)|    5.473(R)|clk               |   0.000|
flashData<9> |   -2.428(R)|    5.374(R)|clk               |   0.000|
flashData<10>|   -1.827(R)|    4.893(R)|clk               |   0.000|
flashData<11>|   -1.566(R)|    4.684(R)|clk               |   0.000|
flashData<12>|   -1.699(R)|    4.790(R)|clk               |   0.000|
flashData<13>|   -1.972(R)|    5.008(R)|clk               |   0.000|
flashData<14>|   -1.257(R)|    4.438(R)|clk               |   0.000|
flashData<15>|   -1.875(R)|    4.933(R)|clk               |   0.000|
ram1Data<0>  |   -2.178(R)|    5.165(R)|clk               |   0.000|
ram1Data<1>  |   -3.337(R)|    6.117(R)|clk               |   0.000|
ram1Data<2>  |   -2.893(R)|    5.763(R)|clk               |   0.000|
ram1Data<3>  |   -2.671(R)|    5.585(R)|clk               |   0.000|
ram1Data<4>  |   -3.156(R)|    5.958(R)|clk               |   0.000|
ram1Data<5>  |   -3.179(R)|    5.991(R)|clk               |   0.000|
ram1Data<6>  |   -3.824(R)|    6.507(R)|clk               |   0.000|
ram1Data<7>  |   -2.960(R)|    5.817(R)|clk               |   0.000|
ram2Data<0>  |   -1.861(R)|    5.408(R)|clk               |   0.000|
ram2Data<1>  |   -1.383(R)|    4.928(R)|clk               |   0.000|
ram2Data<2>  |   -1.991(R)|    5.201(R)|clk               |   0.000|
ram2Data<3>  |   -1.879(R)|    5.168(R)|clk               |   0.000|
ram2Data<4>  |   -1.633(R)|    6.198(R)|clk               |   0.000|
ram2Data<5>  |   -1.357(R)|    5.484(R)|clk               |   0.000|
ram2Data<6>  |   -1.821(R)|    4.951(R)|clk               |   0.000|
ram2Data<7>  |   -1.816(R)|    5.098(R)|clk               |   0.000|
ram2Data<8>  |   -2.463(R)|    5.609(R)|clk               |   0.000|
ram2Data<9>  |   -3.219(R)|    6.383(R)|clk               |   0.000|
ram2Data<10> |   -2.948(R)|    5.824(R)|clk               |   0.000|
ram2Data<11> |   -2.379(R)|    5.809(R)|clk               |   0.000|
ram2Data<12> |   -3.035(R)|    6.190(R)|clk               |   0.000|
ram2Data<13> |   -3.372(R)|    6.493(R)|clk               |   0.000|
ram2Data<14> |   -2.960(R)|    5.813(R)|clk               |   0.000|
ram2Data<15> |   -3.060(R)|    6.215(R)|clk               |   0.000|
tbre         |   -1.005(R)|    4.226(R)|clk               |   0.000|
tsre         |   -1.600(R)|    4.702(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock rst
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |   -2.025(R)|    5.315(R)|clk               |   0.000|
flashData<0> |   -2.873(R)|    5.977(R)|clk               |   0.000|
flashData<1> |   -2.466(R)|    5.652(R)|clk               |   0.000|
flashData<2> |   -2.292(R)|    5.512(R)|clk               |   0.000|
flashData<3> |   -2.193(R)|    5.433(R)|clk               |   0.000|
flashData<4> |   -3.152(R)|    6.199(R)|clk               |   0.000|
flashData<5> |   -2.792(R)|    5.912(R)|clk               |   0.000|
flashData<6> |   -3.115(R)|    6.170(R)|clk               |   0.000|
flashData<7> |   -3.159(R)|    6.205(R)|clk               |   0.000|
flashData<8> |   -3.103(R)|    6.162(R)|clk               |   0.000|
flashData<9> |   -2.980(R)|    6.063(R)|clk               |   0.000|
flashData<10>|   -2.379(R)|    5.582(R)|clk               |   0.000|
flashData<11>|   -2.118(R)|    5.373(R)|clk               |   0.000|
flashData<12>|   -2.251(R)|    5.479(R)|clk               |   0.000|
flashData<13>|   -2.524(R)|    5.697(R)|clk               |   0.000|
flashData<14>|   -1.809(R)|    5.127(R)|clk               |   0.000|
flashData<15>|   -2.427(R)|    5.622(R)|clk               |   0.000|
ram1Data<0>  |   -2.730(R)|    5.854(R)|clk               |   0.000|
ram1Data<1>  |   -3.889(R)|    6.806(R)|clk               |   0.000|
ram1Data<2>  |   -3.445(R)|    6.452(R)|clk               |   0.000|
ram1Data<3>  |   -3.223(R)|    6.274(R)|clk               |   0.000|
ram1Data<4>  |   -3.708(R)|    6.647(R)|clk               |   0.000|
ram1Data<5>  |   -3.731(R)|    6.680(R)|clk               |   0.000|
ram1Data<6>  |   -4.376(R)|    7.196(R)|clk               |   0.000|
ram1Data<7>  |   -3.512(R)|    6.506(R)|clk               |   0.000|
ram2Data<0>  |   -2.413(R)|    6.097(R)|clk               |   0.000|
ram2Data<1>  |   -1.935(R)|    5.617(R)|clk               |   0.000|
ram2Data<2>  |   -2.543(R)|    5.890(R)|clk               |   0.000|
ram2Data<3>  |   -2.431(R)|    5.857(R)|clk               |   0.000|
ram2Data<4>  |   -2.185(R)|    6.887(R)|clk               |   0.000|
ram2Data<5>  |   -1.909(R)|    6.173(R)|clk               |   0.000|
ram2Data<6>  |   -2.373(R)|    5.640(R)|clk               |   0.000|
ram2Data<7>  |   -2.368(R)|    5.787(R)|clk               |   0.000|
ram2Data<8>  |   -3.015(R)|    6.298(R)|clk               |   0.000|
ram2Data<9>  |   -3.771(R)|    7.072(R)|clk               |   0.000|
ram2Data<10> |   -3.500(R)|    6.513(R)|clk               |   0.000|
ram2Data<11> |   -2.931(R)|    6.498(R)|clk               |   0.000|
ram2Data<12> |   -3.587(R)|    6.879(R)|clk               |   0.000|
ram2Data<13> |   -3.924(R)|    7.182(R)|clk               |   0.000|
ram2Data<14> |   -3.512(R)|    6.502(R)|clk               |   0.000|
ram2Data<15> |   -3.612(R)|    6.904(R)|clk               |   0.000|
tbre         |   -1.557(R)|    4.915(R)|clk               |   0.000|
tsre         |   -2.152(R)|    5.391(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Clock clk_50 to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   16.642(R)|clk               |   0.000|
digit1<1>    |   16.840(R)|clk               |   0.000|
digit1<2>    |   17.654(R)|clk               |   0.000|
digit1<3>    |   16.841(R)|clk               |   0.000|
digit1<4>    |   17.513(R)|clk               |   0.000|
digit1<5>    |   16.998(R)|clk               |   0.000|
digit1<6>    |   17.260(R)|clk               |   0.000|
digit2<0>    |   17.716(R)|clk               |   0.000|
digit2<1>    |   16.620(R)|clk               |   0.000|
digit2<2>    |   17.334(R)|clk               |   0.000|
digit2<3>    |   16.456(R)|clk               |   0.000|
digit2<4>    |   17.184(R)|clk               |   0.000|
digit2<5>    |   17.302(R)|clk               |   0.000|
digit2<6>    |   17.460(R)|clk               |   0.000|
flashAddr<1> |   14.997(R)|clk               |   0.000|
flashAddr<2> |   14.187(R)|clk               |   0.000|
flashAddr<3> |   14.131(R)|clk               |   0.000|
flashAddr<4> |   14.055(R)|clk               |   0.000|
flashAddr<5> |   14.128(R)|clk               |   0.000|
flashAddr<6> |   14.259(R)|clk               |   0.000|
flashAddr<7> |   14.482(R)|clk               |   0.000|
flashAddr<8> |   13.658(R)|clk               |   0.000|
flashAddr<9> |   14.226(R)|clk               |   0.000|
flashAddr<10>|   13.545(R)|clk               |   0.000|
flashAddr<11>|   14.160(R)|clk               |   0.000|
flashAddr<12>|   13.551(R)|clk               |   0.000|
flashAddr<13>|   14.016(R)|clk               |   0.000|
flashAddr<14>|   14.110(R)|clk               |   0.000|
flashAddr<15>|   13.576(R)|clk               |   0.000|
flashAddr<16>|   13.788(R)|clk               |   0.000|
flashCe      |   15.721(R)|clk               |   0.000|
flashData<0> |   14.910(R)|clk               |   0.000|
flashData<1> |   16.046(R)|clk               |   0.000|
flashData<2> |   16.295(R)|clk               |   0.000|
flashData<3> |   16.013(R)|clk               |   0.000|
flashData<4> |   15.686(R)|clk               |   0.000|
flashData<5> |   15.732(R)|clk               |   0.000|
flashData<6> |   15.430(R)|clk               |   0.000|
flashData<7> |   15.743(R)|clk               |   0.000|
flashData<8> |   15.172(R)|clk               |   0.000|
flashData<9> |   16.040(R)|clk               |   0.000|
flashData<10>|   15.941(R)|clk               |   0.000|
flashData<11>|   15.986(R)|clk               |   0.000|
flashData<12>|   16.239(R)|clk               |   0.000|
flashData<13>|   16.197(R)|clk               |   0.000|
flashData<14>|   16.486(R)|clk               |   0.000|
flashData<15>|   16.447(R)|clk               |   0.000|
flashOe      |   16.507(R)|clk               |   0.000|
flashWe      |   16.333(R)|clk               |   0.000|
led<8>       |   16.409(R)|clk               |   0.000|
led<9>       |   16.235(R)|clk               |   0.000|
led<10>      |   14.548(R)|clk               |   0.000|
led<11>      |   15.356(R)|clk               |   0.000|
led<12>      |   15.331(R)|clk               |   0.000|
led<13>      |   16.270(R)|clk               |   0.000|
led<14>      |   15.922(R)|clk               |   0.000|
led<15>      |   17.182(R)|clk               |   0.000|
ram1Data<0>  |   13.917(R)|clk               |   0.000|
ram1Data<1>  |   14.371(R)|clk               |   0.000|
ram1Data<2>  |   13.929(R)|clk               |   0.000|
ram1Data<3>  |   13.855(R)|clk               |   0.000|
ram1Data<4>  |   13.406(R)|clk               |   0.000|
ram1Data<5>  |   13.876(R)|clk               |   0.000|
ram1Data<6>  |   13.415(R)|clk               |   0.000|
ram1Data<7>  |   13.337(R)|clk               |   0.000|
ram2Addr<0>  |   14.505(R)|clk               |   0.000|
ram2Addr<1>  |   14.383(R)|clk               |   0.000|
ram2Addr<2>  |   14.023(R)|clk               |   0.000|
ram2Addr<3>  |   15.192(R)|clk               |   0.000|
ram2Addr<4>  |   13.873(R)|clk               |   0.000|
ram2Addr<5>  |   14.063(R)|clk               |   0.000|
ram2Addr<6>  |   15.236(R)|clk               |   0.000|
ram2Addr<7>  |   14.803(R)|clk               |   0.000|
ram2Addr<8>  |   15.043(R)|clk               |   0.000|
ram2Addr<9>  |   15.483(R)|clk               |   0.000|
ram2Addr<10> |   15.173(R)|clk               |   0.000|
ram2Addr<11> |   15.520(R)|clk               |   0.000|
ram2Addr<12> |   14.865(R)|clk               |   0.000|
ram2Addr<13> |   13.953(R)|clk               |   0.000|
ram2Addr<14> |   13.883(R)|clk               |   0.000|
ram2Addr<15> |   13.726(R)|clk               |   0.000|
ram2Data<0>  |   15.118(R)|clk               |   0.000|
ram2Data<1>  |   16.555(R)|clk               |   0.000|
ram2Data<2>  |   16.285(R)|clk               |   0.000|
ram2Data<3>  |   16.288(R)|clk               |   0.000|
ram2Data<4>  |   14.574(R)|clk               |   0.000|
ram2Data<5>  |   15.713(R)|clk               |   0.000|
ram2Data<6>  |   15.722(R)|clk               |   0.000|
ram2Data<7>  |   15.404(R)|clk               |   0.000|
ram2Data<8>  |   14.878(R)|clk               |   0.000|
ram2Data<9>  |   15.792(R)|clk               |   0.000|
ram2Data<10> |   15.432(R)|clk               |   0.000|
ram2Data<11> |   15.982(R)|clk               |   0.000|
ram2Data<12> |   15.165(R)|clk               |   0.000|
ram2Data<13> |   16.323(R)|clk               |   0.000|
ram2Data<14> |   15.440(R)|clk               |   0.000|
ram2Data<15> |   15.403(R)|clk               |   0.000|
ram2Oe       |   15.092(R)|clk               |   0.000|
ram2We       |   14.473(R)|clk               |   0.000|
rdn          |   16.839(R)|clk               |   0.000|
wrn          |   15.421(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock clk_hand to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   16.824(R)|clk               |   0.000|
digit1<1>    |   17.022(R)|clk               |   0.000|
digit1<2>    |   17.836(R)|clk               |   0.000|
digit1<3>    |   17.023(R)|clk               |   0.000|
digit1<4>    |   17.695(R)|clk               |   0.000|
digit1<5>    |   17.180(R)|clk               |   0.000|
digit1<6>    |   17.442(R)|clk               |   0.000|
digit2<0>    |   17.898(R)|clk               |   0.000|
digit2<1>    |   16.802(R)|clk               |   0.000|
digit2<2>    |   17.516(R)|clk               |   0.000|
digit2<3>    |   16.638(R)|clk               |   0.000|
digit2<4>    |   17.366(R)|clk               |   0.000|
digit2<5>    |   17.484(R)|clk               |   0.000|
digit2<6>    |   17.642(R)|clk               |   0.000|
flashAddr<1> |   15.179(R)|clk               |   0.000|
flashAddr<2> |   14.369(R)|clk               |   0.000|
flashAddr<3> |   14.313(R)|clk               |   0.000|
flashAddr<4> |   14.237(R)|clk               |   0.000|
flashAddr<5> |   14.310(R)|clk               |   0.000|
flashAddr<6> |   14.441(R)|clk               |   0.000|
flashAddr<7> |   14.664(R)|clk               |   0.000|
flashAddr<8> |   13.840(R)|clk               |   0.000|
flashAddr<9> |   14.408(R)|clk               |   0.000|
flashAddr<10>|   13.727(R)|clk               |   0.000|
flashAddr<11>|   14.342(R)|clk               |   0.000|
flashAddr<12>|   13.733(R)|clk               |   0.000|
flashAddr<13>|   14.198(R)|clk               |   0.000|
flashAddr<14>|   14.292(R)|clk               |   0.000|
flashAddr<15>|   13.758(R)|clk               |   0.000|
flashAddr<16>|   13.970(R)|clk               |   0.000|
flashCe      |   15.903(R)|clk               |   0.000|
flashData<0> |   15.092(R)|clk               |   0.000|
flashData<1> |   16.228(R)|clk               |   0.000|
flashData<2> |   16.477(R)|clk               |   0.000|
flashData<3> |   16.195(R)|clk               |   0.000|
flashData<4> |   15.868(R)|clk               |   0.000|
flashData<5> |   15.914(R)|clk               |   0.000|
flashData<6> |   15.612(R)|clk               |   0.000|
flashData<7> |   15.925(R)|clk               |   0.000|
flashData<8> |   15.354(R)|clk               |   0.000|
flashData<9> |   16.222(R)|clk               |   0.000|
flashData<10>|   16.123(R)|clk               |   0.000|
flashData<11>|   16.168(R)|clk               |   0.000|
flashData<12>|   16.421(R)|clk               |   0.000|
flashData<13>|   16.379(R)|clk               |   0.000|
flashData<14>|   16.668(R)|clk               |   0.000|
flashData<15>|   16.629(R)|clk               |   0.000|
flashOe      |   16.689(R)|clk               |   0.000|
flashWe      |   16.515(R)|clk               |   0.000|
led<8>       |   16.591(R)|clk               |   0.000|
led<9>       |   16.417(R)|clk               |   0.000|
led<10>      |   14.730(R)|clk               |   0.000|
led<11>      |   15.538(R)|clk               |   0.000|
led<12>      |   15.513(R)|clk               |   0.000|
led<13>      |   16.452(R)|clk               |   0.000|
led<14>      |   16.104(R)|clk               |   0.000|
led<15>      |   17.364(R)|clk               |   0.000|
ram1Data<0>  |   14.099(R)|clk               |   0.000|
ram1Data<1>  |   14.553(R)|clk               |   0.000|
ram1Data<2>  |   14.111(R)|clk               |   0.000|
ram1Data<3>  |   14.037(R)|clk               |   0.000|
ram1Data<4>  |   13.588(R)|clk               |   0.000|
ram1Data<5>  |   14.058(R)|clk               |   0.000|
ram1Data<6>  |   13.597(R)|clk               |   0.000|
ram1Data<7>  |   13.519(R)|clk               |   0.000|
ram2Addr<0>  |   14.687(R)|clk               |   0.000|
ram2Addr<1>  |   14.565(R)|clk               |   0.000|
ram2Addr<2>  |   14.205(R)|clk               |   0.000|
ram2Addr<3>  |   15.374(R)|clk               |   0.000|
ram2Addr<4>  |   14.055(R)|clk               |   0.000|
ram2Addr<5>  |   14.245(R)|clk               |   0.000|
ram2Addr<6>  |   15.418(R)|clk               |   0.000|
ram2Addr<7>  |   14.985(R)|clk               |   0.000|
ram2Addr<8>  |   15.225(R)|clk               |   0.000|
ram2Addr<9>  |   15.665(R)|clk               |   0.000|
ram2Addr<10> |   15.355(R)|clk               |   0.000|
ram2Addr<11> |   15.702(R)|clk               |   0.000|
ram2Addr<12> |   15.047(R)|clk               |   0.000|
ram2Addr<13> |   14.135(R)|clk               |   0.000|
ram2Addr<14> |   14.065(R)|clk               |   0.000|
ram2Addr<15> |   13.908(R)|clk               |   0.000|
ram2Data<0>  |   15.300(R)|clk               |   0.000|
ram2Data<1>  |   16.737(R)|clk               |   0.000|
ram2Data<2>  |   16.467(R)|clk               |   0.000|
ram2Data<3>  |   16.470(R)|clk               |   0.000|
ram2Data<4>  |   14.756(R)|clk               |   0.000|
ram2Data<5>  |   15.895(R)|clk               |   0.000|
ram2Data<6>  |   15.904(R)|clk               |   0.000|
ram2Data<7>  |   15.586(R)|clk               |   0.000|
ram2Data<8>  |   15.060(R)|clk               |   0.000|
ram2Data<9>  |   15.974(R)|clk               |   0.000|
ram2Data<10> |   15.614(R)|clk               |   0.000|
ram2Data<11> |   16.164(R)|clk               |   0.000|
ram2Data<12> |   15.347(R)|clk               |   0.000|
ram2Data<13> |   16.505(R)|clk               |   0.000|
ram2Data<14> |   15.622(R)|clk               |   0.000|
ram2Data<15> |   15.585(R)|clk               |   0.000|
ram2Oe       |   15.274(R)|clk               |   0.000|
ram2We       |   14.655(R)|clk               |   0.000|
rdn          |   17.021(R)|clk               |   0.000|
wrn          |   15.603(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock opt to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   17.526(R)|clk               |   0.000|
digit1<1>    |   17.724(R)|clk               |   0.000|
digit1<2>    |   18.538(R)|clk               |   0.000|
digit1<3>    |   17.725(R)|clk               |   0.000|
digit1<4>    |   18.397(R)|clk               |   0.000|
digit1<5>    |   17.882(R)|clk               |   0.000|
digit1<6>    |   18.144(R)|clk               |   0.000|
digit2<0>    |   18.600(R)|clk               |   0.000|
digit2<1>    |   17.504(R)|clk               |   0.000|
digit2<2>    |   18.218(R)|clk               |   0.000|
digit2<3>    |   17.340(R)|clk               |   0.000|
digit2<4>    |   18.068(R)|clk               |   0.000|
digit2<5>    |   18.186(R)|clk               |   0.000|
digit2<6>    |   18.344(R)|clk               |   0.000|
flashAddr<1> |   15.881(R)|clk               |   0.000|
flashAddr<2> |   15.071(R)|clk               |   0.000|
flashAddr<3> |   15.015(R)|clk               |   0.000|
flashAddr<4> |   14.939(R)|clk               |   0.000|
flashAddr<5> |   15.012(R)|clk               |   0.000|
flashAddr<6> |   15.143(R)|clk               |   0.000|
flashAddr<7> |   15.366(R)|clk               |   0.000|
flashAddr<8> |   14.542(R)|clk               |   0.000|
flashAddr<9> |   15.110(R)|clk               |   0.000|
flashAddr<10>|   14.429(R)|clk               |   0.000|
flashAddr<11>|   15.044(R)|clk               |   0.000|
flashAddr<12>|   14.435(R)|clk               |   0.000|
flashAddr<13>|   14.900(R)|clk               |   0.000|
flashAddr<14>|   14.994(R)|clk               |   0.000|
flashAddr<15>|   14.460(R)|clk               |   0.000|
flashAddr<16>|   14.672(R)|clk               |   0.000|
flashCe      |   16.605(R)|clk               |   0.000|
flashData<0> |   15.794(R)|clk               |   0.000|
flashData<1> |   16.930(R)|clk               |   0.000|
flashData<2> |   17.179(R)|clk               |   0.000|
flashData<3> |   16.897(R)|clk               |   0.000|
flashData<4> |   16.570(R)|clk               |   0.000|
flashData<5> |   16.616(R)|clk               |   0.000|
flashData<6> |   16.314(R)|clk               |   0.000|
flashData<7> |   16.627(R)|clk               |   0.000|
flashData<8> |   16.056(R)|clk               |   0.000|
flashData<9> |   16.924(R)|clk               |   0.000|
flashData<10>|   16.825(R)|clk               |   0.000|
flashData<11>|   16.870(R)|clk               |   0.000|
flashData<12>|   17.123(R)|clk               |   0.000|
flashData<13>|   17.081(R)|clk               |   0.000|
flashData<14>|   17.370(R)|clk               |   0.000|
flashData<15>|   17.331(R)|clk               |   0.000|
flashOe      |   17.391(R)|clk               |   0.000|
flashWe      |   17.217(R)|clk               |   0.000|
led<8>       |   17.293(R)|clk               |   0.000|
led<9>       |   17.119(R)|clk               |   0.000|
led<10>      |   15.432(R)|clk               |   0.000|
led<11>      |   16.240(R)|clk               |   0.000|
led<12>      |   16.215(R)|clk               |   0.000|
led<13>      |   17.154(R)|clk               |   0.000|
led<14>      |   16.806(R)|clk               |   0.000|
led<15>      |   18.066(R)|clk               |   0.000|
ram1Data<0>  |   14.801(R)|clk               |   0.000|
ram1Data<1>  |   15.255(R)|clk               |   0.000|
ram1Data<2>  |   14.813(R)|clk               |   0.000|
ram1Data<3>  |   14.739(R)|clk               |   0.000|
ram1Data<4>  |   14.290(R)|clk               |   0.000|
ram1Data<5>  |   14.760(R)|clk               |   0.000|
ram1Data<6>  |   14.299(R)|clk               |   0.000|
ram1Data<7>  |   14.221(R)|clk               |   0.000|
ram2Addr<0>  |   15.389(R)|clk               |   0.000|
ram2Addr<1>  |   15.267(R)|clk               |   0.000|
ram2Addr<2>  |   14.907(R)|clk               |   0.000|
ram2Addr<3>  |   16.076(R)|clk               |   0.000|
ram2Addr<4>  |   14.757(R)|clk               |   0.000|
ram2Addr<5>  |   14.947(R)|clk               |   0.000|
ram2Addr<6>  |   16.120(R)|clk               |   0.000|
ram2Addr<7>  |   15.687(R)|clk               |   0.000|
ram2Addr<8>  |   15.927(R)|clk               |   0.000|
ram2Addr<9>  |   16.367(R)|clk               |   0.000|
ram2Addr<10> |   16.057(R)|clk               |   0.000|
ram2Addr<11> |   16.404(R)|clk               |   0.000|
ram2Addr<12> |   15.749(R)|clk               |   0.000|
ram2Addr<13> |   14.837(R)|clk               |   0.000|
ram2Addr<14> |   14.767(R)|clk               |   0.000|
ram2Addr<15> |   14.610(R)|clk               |   0.000|
ram2Data<0>  |   16.002(R)|clk               |   0.000|
ram2Data<1>  |   17.439(R)|clk               |   0.000|
ram2Data<2>  |   17.169(R)|clk               |   0.000|
ram2Data<3>  |   17.172(R)|clk               |   0.000|
ram2Data<4>  |   15.458(R)|clk               |   0.000|
ram2Data<5>  |   16.597(R)|clk               |   0.000|
ram2Data<6>  |   16.606(R)|clk               |   0.000|
ram2Data<7>  |   16.288(R)|clk               |   0.000|
ram2Data<8>  |   15.762(R)|clk               |   0.000|
ram2Data<9>  |   16.676(R)|clk               |   0.000|
ram2Data<10> |   16.316(R)|clk               |   0.000|
ram2Data<11> |   16.866(R)|clk               |   0.000|
ram2Data<12> |   16.049(R)|clk               |   0.000|
ram2Data<13> |   17.207(R)|clk               |   0.000|
ram2Data<14> |   16.324(R)|clk               |   0.000|
ram2Data<15> |   16.287(R)|clk               |   0.000|
ram2Oe       |   15.976(R)|clk               |   0.000|
ram2We       |   15.357(R)|clk               |   0.000|
rdn          |   17.723(R)|clk               |   0.000|
wrn          |   16.305(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock rst to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   18.215(R)|clk               |   0.000|
digit1<1>    |   18.413(R)|clk               |   0.000|
digit1<2>    |   19.227(R)|clk               |   0.000|
digit1<3>    |   18.414(R)|clk               |   0.000|
digit1<4>    |   19.086(R)|clk               |   0.000|
digit1<5>    |   18.571(R)|clk               |   0.000|
digit1<6>    |   18.833(R)|clk               |   0.000|
digit2<0>    |   19.289(R)|clk               |   0.000|
digit2<1>    |   18.193(R)|clk               |   0.000|
digit2<2>    |   18.907(R)|clk               |   0.000|
digit2<3>    |   18.029(R)|clk               |   0.000|
digit2<4>    |   18.757(R)|clk               |   0.000|
digit2<5>    |   18.875(R)|clk               |   0.000|
digit2<6>    |   19.033(R)|clk               |   0.000|
flashAddr<1> |   16.570(R)|clk               |   0.000|
flashAddr<2> |   15.760(R)|clk               |   0.000|
flashAddr<3> |   15.704(R)|clk               |   0.000|
flashAddr<4> |   15.628(R)|clk               |   0.000|
flashAddr<5> |   15.701(R)|clk               |   0.000|
flashAddr<6> |   15.832(R)|clk               |   0.000|
flashAddr<7> |   16.055(R)|clk               |   0.000|
flashAddr<8> |   15.231(R)|clk               |   0.000|
flashAddr<9> |   15.799(R)|clk               |   0.000|
flashAddr<10>|   15.118(R)|clk               |   0.000|
flashAddr<11>|   15.733(R)|clk               |   0.000|
flashAddr<12>|   15.124(R)|clk               |   0.000|
flashAddr<13>|   15.589(R)|clk               |   0.000|
flashAddr<14>|   15.683(R)|clk               |   0.000|
flashAddr<15>|   15.149(R)|clk               |   0.000|
flashAddr<16>|   15.361(R)|clk               |   0.000|
flashCe      |   17.294(R)|clk               |   0.000|
flashData<0> |   16.483(R)|clk               |   0.000|
flashData<1> |   17.619(R)|clk               |   0.000|
flashData<2> |   17.868(R)|clk               |   0.000|
flashData<3> |   17.586(R)|clk               |   0.000|
flashData<4> |   17.259(R)|clk               |   0.000|
flashData<5> |   17.305(R)|clk               |   0.000|
flashData<6> |   17.003(R)|clk               |   0.000|
flashData<7> |   17.316(R)|clk               |   0.000|
flashData<8> |   16.745(R)|clk               |   0.000|
flashData<9> |   17.613(R)|clk               |   0.000|
flashData<10>|   17.514(R)|clk               |   0.000|
flashData<11>|   17.559(R)|clk               |   0.000|
flashData<12>|   17.812(R)|clk               |   0.000|
flashData<13>|   17.770(R)|clk               |   0.000|
flashData<14>|   18.059(R)|clk               |   0.000|
flashData<15>|   18.020(R)|clk               |   0.000|
flashOe      |   18.080(R)|clk               |   0.000|
flashWe      |   17.906(R)|clk               |   0.000|
led<8>       |   17.982(R)|clk               |   0.000|
led<9>       |   17.808(R)|clk               |   0.000|
led<10>      |   16.121(R)|clk               |   0.000|
led<11>      |   16.929(R)|clk               |   0.000|
led<12>      |   16.904(R)|clk               |   0.000|
led<13>      |   17.843(R)|clk               |   0.000|
led<14>      |   17.495(R)|clk               |   0.000|
led<15>      |   18.755(R)|clk               |   0.000|
ram1Data<0>  |   15.490(R)|clk               |   0.000|
ram1Data<1>  |   15.944(R)|clk               |   0.000|
ram1Data<2>  |   15.502(R)|clk               |   0.000|
ram1Data<3>  |   15.428(R)|clk               |   0.000|
ram1Data<4>  |   14.979(R)|clk               |   0.000|
ram1Data<5>  |   15.449(R)|clk               |   0.000|
ram1Data<6>  |   14.988(R)|clk               |   0.000|
ram1Data<7>  |   14.910(R)|clk               |   0.000|
ram2Addr<0>  |   16.078(R)|clk               |   0.000|
ram2Addr<1>  |   15.956(R)|clk               |   0.000|
ram2Addr<2>  |   15.596(R)|clk               |   0.000|
ram2Addr<3>  |   16.765(R)|clk               |   0.000|
ram2Addr<4>  |   15.446(R)|clk               |   0.000|
ram2Addr<5>  |   15.636(R)|clk               |   0.000|
ram2Addr<6>  |   16.809(R)|clk               |   0.000|
ram2Addr<7>  |   16.376(R)|clk               |   0.000|
ram2Addr<8>  |   16.616(R)|clk               |   0.000|
ram2Addr<9>  |   17.056(R)|clk               |   0.000|
ram2Addr<10> |   16.746(R)|clk               |   0.000|
ram2Addr<11> |   17.093(R)|clk               |   0.000|
ram2Addr<12> |   16.438(R)|clk               |   0.000|
ram2Addr<13> |   15.526(R)|clk               |   0.000|
ram2Addr<14> |   15.456(R)|clk               |   0.000|
ram2Addr<15> |   15.299(R)|clk               |   0.000|
ram2Data<0>  |   16.691(R)|clk               |   0.000|
ram2Data<1>  |   18.128(R)|clk               |   0.000|
ram2Data<2>  |   17.858(R)|clk               |   0.000|
ram2Data<3>  |   17.861(R)|clk               |   0.000|
ram2Data<4>  |   16.147(R)|clk               |   0.000|
ram2Data<5>  |   17.286(R)|clk               |   0.000|
ram2Data<6>  |   17.295(R)|clk               |   0.000|
ram2Data<7>  |   16.977(R)|clk               |   0.000|
ram2Data<8>  |   16.451(R)|clk               |   0.000|
ram2Data<9>  |   17.365(R)|clk               |   0.000|
ram2Data<10> |   17.005(R)|clk               |   0.000|
ram2Data<11> |   17.555(R)|clk               |   0.000|
ram2Data<12> |   16.738(R)|clk               |   0.000|
ram2Data<13> |   17.896(R)|clk               |   0.000|
ram2Data<14> |   17.013(R)|clk               |   0.000|
ram2Data<15> |   16.976(R)|clk               |   0.000|
ram2Oe       |   16.665(R)|clk               |   0.000|
ram2We       |   16.046(R)|clk               |   0.000|
rdn          |   18.412(R)|clk               |   0.000|
wrn          |   16.994(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    7.313|         |         |         |
clk_hand       |    7.313|         |         |         |
opt            |    7.313|         |         |         |
rst            |    7.313|   13.412|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_hand
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    7.313|         |         |         |
clk_hand       |    7.313|         |         |         |
opt            |    7.313|         |         |         |
rst            |    7.313|   13.412|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock opt
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    7.313|         |         |         |
clk_hand       |    7.313|         |         |         |
opt            |    7.313|         |         |         |
rst            |    7.313|   13.412|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    7.313|         |         |         |
clk_hand       |    7.313|         |         |         |
opt            |    7.313|         |         |         |
rst            |    7.313|   13.412|   -1.706|   -1.706|
---------------+---------+---------+---------+---------+


Analysis completed Thu Dec 07 02:16:41 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 235 MB



