|ro_puf
enable => ring_oscillator:gen_ro:0:ro_inst.enable
enable => ring_oscillator:gen_ro:1:ro_inst.enable
enable => ring_oscillator:gen_ro:2:ro_inst.enable
enable => ring_oscillator:gen_ro:3:ro_inst.enable
enable => ring_oscillator:gen_ro:4:ro_inst.enable
enable => ring_oscillator:gen_ro:5:ro_inst.enable
enable => ring_oscillator:gen_ro:6:ro_inst.enable
enable => ring_oscillator:gen_ro:7:ro_inst.enable
enable => ring_oscillator:gen_ro:8:ro_inst.enable
enable => ring_oscillator:gen_ro:9:ro_inst.enable
enable => ring_oscillator:gen_ro:10:ro_inst.enable
enable => ring_oscillator:gen_ro:11:ro_inst.enable
enable => ring_oscillator:gen_ro:12:ro_inst.enable
enable => ring_oscillator:gen_ro:13:ro_inst.enable
enable => ring_oscillator:gen_ro:14:ro_inst.enable
enable => ring_oscillator:gen_ro:15:ro_inst.enable
ro_ctr_ary_out[15][0] <= ring_oscillator:gen_ro:15:ro_inst.ro_counter[0]
ro_ctr_ary_out[15][1] <= ring_oscillator:gen_ro:15:ro_inst.ro_counter[1]
ro_ctr_ary_out[15][2] <= ring_oscillator:gen_ro:15:ro_inst.ro_counter[2]
ro_ctr_ary_out[15][3] <= ring_oscillator:gen_ro:15:ro_inst.ro_counter[3]
ro_ctr_ary_out[15][4] <= ring_oscillator:gen_ro:15:ro_inst.ro_counter[4]
ro_ctr_ary_out[15][5] <= ring_oscillator:gen_ro:15:ro_inst.ro_counter[5]
ro_ctr_ary_out[15][6] <= ring_oscillator:gen_ro:15:ro_inst.ro_counter[6]
ro_ctr_ary_out[14][0] <= ring_oscillator:gen_ro:14:ro_inst.ro_counter[0]
ro_ctr_ary_out[14][1] <= ring_oscillator:gen_ro:14:ro_inst.ro_counter[1]
ro_ctr_ary_out[14][2] <= ring_oscillator:gen_ro:14:ro_inst.ro_counter[2]
ro_ctr_ary_out[14][3] <= ring_oscillator:gen_ro:14:ro_inst.ro_counter[3]
ro_ctr_ary_out[14][4] <= ring_oscillator:gen_ro:14:ro_inst.ro_counter[4]
ro_ctr_ary_out[14][5] <= ring_oscillator:gen_ro:14:ro_inst.ro_counter[5]
ro_ctr_ary_out[14][6] <= ring_oscillator:gen_ro:14:ro_inst.ro_counter[6]
ro_ctr_ary_out[13][0] <= ring_oscillator:gen_ro:13:ro_inst.ro_counter[0]
ro_ctr_ary_out[13][1] <= ring_oscillator:gen_ro:13:ro_inst.ro_counter[1]
ro_ctr_ary_out[13][2] <= ring_oscillator:gen_ro:13:ro_inst.ro_counter[2]
ro_ctr_ary_out[13][3] <= ring_oscillator:gen_ro:13:ro_inst.ro_counter[3]
ro_ctr_ary_out[13][4] <= ring_oscillator:gen_ro:13:ro_inst.ro_counter[4]
ro_ctr_ary_out[13][5] <= ring_oscillator:gen_ro:13:ro_inst.ro_counter[5]
ro_ctr_ary_out[13][6] <= ring_oscillator:gen_ro:13:ro_inst.ro_counter[6]
ro_ctr_ary_out[12][0] <= ring_oscillator:gen_ro:12:ro_inst.ro_counter[0]
ro_ctr_ary_out[12][1] <= ring_oscillator:gen_ro:12:ro_inst.ro_counter[1]
ro_ctr_ary_out[12][2] <= ring_oscillator:gen_ro:12:ro_inst.ro_counter[2]
ro_ctr_ary_out[12][3] <= ring_oscillator:gen_ro:12:ro_inst.ro_counter[3]
ro_ctr_ary_out[12][4] <= ring_oscillator:gen_ro:12:ro_inst.ro_counter[4]
ro_ctr_ary_out[12][5] <= ring_oscillator:gen_ro:12:ro_inst.ro_counter[5]
ro_ctr_ary_out[12][6] <= ring_oscillator:gen_ro:12:ro_inst.ro_counter[6]
ro_ctr_ary_out[11][0] <= ring_oscillator:gen_ro:11:ro_inst.ro_counter[0]
ro_ctr_ary_out[11][1] <= ring_oscillator:gen_ro:11:ro_inst.ro_counter[1]
ro_ctr_ary_out[11][2] <= ring_oscillator:gen_ro:11:ro_inst.ro_counter[2]
ro_ctr_ary_out[11][3] <= ring_oscillator:gen_ro:11:ro_inst.ro_counter[3]
ro_ctr_ary_out[11][4] <= ring_oscillator:gen_ro:11:ro_inst.ro_counter[4]
ro_ctr_ary_out[11][5] <= ring_oscillator:gen_ro:11:ro_inst.ro_counter[5]
ro_ctr_ary_out[11][6] <= ring_oscillator:gen_ro:11:ro_inst.ro_counter[6]
ro_ctr_ary_out[10][0] <= ring_oscillator:gen_ro:10:ro_inst.ro_counter[0]
ro_ctr_ary_out[10][1] <= ring_oscillator:gen_ro:10:ro_inst.ro_counter[1]
ro_ctr_ary_out[10][2] <= ring_oscillator:gen_ro:10:ro_inst.ro_counter[2]
ro_ctr_ary_out[10][3] <= ring_oscillator:gen_ro:10:ro_inst.ro_counter[3]
ro_ctr_ary_out[10][4] <= ring_oscillator:gen_ro:10:ro_inst.ro_counter[4]
ro_ctr_ary_out[10][5] <= ring_oscillator:gen_ro:10:ro_inst.ro_counter[5]
ro_ctr_ary_out[10][6] <= ring_oscillator:gen_ro:10:ro_inst.ro_counter[6]
ro_ctr_ary_out[9][0] <= ring_oscillator:gen_ro:9:ro_inst.ro_counter[0]
ro_ctr_ary_out[9][1] <= ring_oscillator:gen_ro:9:ro_inst.ro_counter[1]
ro_ctr_ary_out[9][2] <= ring_oscillator:gen_ro:9:ro_inst.ro_counter[2]
ro_ctr_ary_out[9][3] <= ring_oscillator:gen_ro:9:ro_inst.ro_counter[3]
ro_ctr_ary_out[9][4] <= ring_oscillator:gen_ro:9:ro_inst.ro_counter[4]
ro_ctr_ary_out[9][5] <= ring_oscillator:gen_ro:9:ro_inst.ro_counter[5]
ro_ctr_ary_out[9][6] <= ring_oscillator:gen_ro:9:ro_inst.ro_counter[6]
ro_ctr_ary_out[8][0] <= ring_oscillator:gen_ro:8:ro_inst.ro_counter[0]
ro_ctr_ary_out[8][1] <= ring_oscillator:gen_ro:8:ro_inst.ro_counter[1]
ro_ctr_ary_out[8][2] <= ring_oscillator:gen_ro:8:ro_inst.ro_counter[2]
ro_ctr_ary_out[8][3] <= ring_oscillator:gen_ro:8:ro_inst.ro_counter[3]
ro_ctr_ary_out[8][4] <= ring_oscillator:gen_ro:8:ro_inst.ro_counter[4]
ro_ctr_ary_out[8][5] <= ring_oscillator:gen_ro:8:ro_inst.ro_counter[5]
ro_ctr_ary_out[8][6] <= ring_oscillator:gen_ro:8:ro_inst.ro_counter[6]
ro_ctr_ary_out[7][0] <= ring_oscillator:gen_ro:7:ro_inst.ro_counter[0]
ro_ctr_ary_out[7][1] <= ring_oscillator:gen_ro:7:ro_inst.ro_counter[1]
ro_ctr_ary_out[7][2] <= ring_oscillator:gen_ro:7:ro_inst.ro_counter[2]
ro_ctr_ary_out[7][3] <= ring_oscillator:gen_ro:7:ro_inst.ro_counter[3]
ro_ctr_ary_out[7][4] <= ring_oscillator:gen_ro:7:ro_inst.ro_counter[4]
ro_ctr_ary_out[7][5] <= ring_oscillator:gen_ro:7:ro_inst.ro_counter[5]
ro_ctr_ary_out[7][6] <= ring_oscillator:gen_ro:7:ro_inst.ro_counter[6]
ro_ctr_ary_out[6][0] <= ring_oscillator:gen_ro:6:ro_inst.ro_counter[0]
ro_ctr_ary_out[6][1] <= ring_oscillator:gen_ro:6:ro_inst.ro_counter[1]
ro_ctr_ary_out[6][2] <= ring_oscillator:gen_ro:6:ro_inst.ro_counter[2]
ro_ctr_ary_out[6][3] <= ring_oscillator:gen_ro:6:ro_inst.ro_counter[3]
ro_ctr_ary_out[6][4] <= ring_oscillator:gen_ro:6:ro_inst.ro_counter[4]
ro_ctr_ary_out[6][5] <= ring_oscillator:gen_ro:6:ro_inst.ro_counter[5]
ro_ctr_ary_out[6][6] <= ring_oscillator:gen_ro:6:ro_inst.ro_counter[6]
ro_ctr_ary_out[5][0] <= ring_oscillator:gen_ro:5:ro_inst.ro_counter[0]
ro_ctr_ary_out[5][1] <= ring_oscillator:gen_ro:5:ro_inst.ro_counter[1]
ro_ctr_ary_out[5][2] <= ring_oscillator:gen_ro:5:ro_inst.ro_counter[2]
ro_ctr_ary_out[5][3] <= ring_oscillator:gen_ro:5:ro_inst.ro_counter[3]
ro_ctr_ary_out[5][4] <= ring_oscillator:gen_ro:5:ro_inst.ro_counter[4]
ro_ctr_ary_out[5][5] <= ring_oscillator:gen_ro:5:ro_inst.ro_counter[5]
ro_ctr_ary_out[5][6] <= ring_oscillator:gen_ro:5:ro_inst.ro_counter[6]
ro_ctr_ary_out[4][0] <= ring_oscillator:gen_ro:4:ro_inst.ro_counter[0]
ro_ctr_ary_out[4][1] <= ring_oscillator:gen_ro:4:ro_inst.ro_counter[1]
ro_ctr_ary_out[4][2] <= ring_oscillator:gen_ro:4:ro_inst.ro_counter[2]
ro_ctr_ary_out[4][3] <= ring_oscillator:gen_ro:4:ro_inst.ro_counter[3]
ro_ctr_ary_out[4][4] <= ring_oscillator:gen_ro:4:ro_inst.ro_counter[4]
ro_ctr_ary_out[4][5] <= ring_oscillator:gen_ro:4:ro_inst.ro_counter[5]
ro_ctr_ary_out[4][6] <= ring_oscillator:gen_ro:4:ro_inst.ro_counter[6]
ro_ctr_ary_out[3][0] <= ring_oscillator:gen_ro:3:ro_inst.ro_counter[0]
ro_ctr_ary_out[3][1] <= ring_oscillator:gen_ro:3:ro_inst.ro_counter[1]
ro_ctr_ary_out[3][2] <= ring_oscillator:gen_ro:3:ro_inst.ro_counter[2]
ro_ctr_ary_out[3][3] <= ring_oscillator:gen_ro:3:ro_inst.ro_counter[3]
ro_ctr_ary_out[3][4] <= ring_oscillator:gen_ro:3:ro_inst.ro_counter[4]
ro_ctr_ary_out[3][5] <= ring_oscillator:gen_ro:3:ro_inst.ro_counter[5]
ro_ctr_ary_out[3][6] <= ring_oscillator:gen_ro:3:ro_inst.ro_counter[6]
ro_ctr_ary_out[2][0] <= ring_oscillator:gen_ro:2:ro_inst.ro_counter[0]
ro_ctr_ary_out[2][1] <= ring_oscillator:gen_ro:2:ro_inst.ro_counter[1]
ro_ctr_ary_out[2][2] <= ring_oscillator:gen_ro:2:ro_inst.ro_counter[2]
ro_ctr_ary_out[2][3] <= ring_oscillator:gen_ro:2:ro_inst.ro_counter[3]
ro_ctr_ary_out[2][4] <= ring_oscillator:gen_ro:2:ro_inst.ro_counter[4]
ro_ctr_ary_out[2][5] <= ring_oscillator:gen_ro:2:ro_inst.ro_counter[5]
ro_ctr_ary_out[2][6] <= ring_oscillator:gen_ro:2:ro_inst.ro_counter[6]
ro_ctr_ary_out[1][0] <= ring_oscillator:gen_ro:1:ro_inst.ro_counter[0]
ro_ctr_ary_out[1][1] <= ring_oscillator:gen_ro:1:ro_inst.ro_counter[1]
ro_ctr_ary_out[1][2] <= ring_oscillator:gen_ro:1:ro_inst.ro_counter[2]
ro_ctr_ary_out[1][3] <= ring_oscillator:gen_ro:1:ro_inst.ro_counter[3]
ro_ctr_ary_out[1][4] <= ring_oscillator:gen_ro:1:ro_inst.ro_counter[4]
ro_ctr_ary_out[1][5] <= ring_oscillator:gen_ro:1:ro_inst.ro_counter[5]
ro_ctr_ary_out[1][6] <= ring_oscillator:gen_ro:1:ro_inst.ro_counter[6]
ro_ctr_ary_out[0][0] <= ring_oscillator:gen_ro:0:ro_inst.ro_counter[0]
ro_ctr_ary_out[0][1] <= ring_oscillator:gen_ro:0:ro_inst.ro_counter[1]
ro_ctr_ary_out[0][2] <= ring_oscillator:gen_ro:0:ro_inst.ro_counter[2]
ro_ctr_ary_out[0][3] <= ring_oscillator:gen_ro:0:ro_inst.ro_counter[3]
ro_ctr_ary_out[0][4] <= ring_oscillator:gen_ro:0:ro_inst.ro_counter[4]
ro_ctr_ary_out[0][5] <= ring_oscillator:gen_ro:0:ro_inst.ro_counter[5]
ro_ctr_ary_out[0][6] <= ring_oscillator:gen_ro:0:ro_inst.ro_counter[6]
ro_outs[15] << ring_oscillator:gen_ro:15:ro_inst.ro_out
ro_outs[14] << ring_oscillator:gen_ro:14:ro_inst.ro_out
ro_outs[13] << ring_oscillator:gen_ro:13:ro_inst.ro_out
ro_outs[12] << ring_oscillator:gen_ro:12:ro_inst.ro_out
ro_outs[11] << ring_oscillator:gen_ro:11:ro_inst.ro_out
ro_outs[10] << ring_oscillator:gen_ro:10:ro_inst.ro_out
ro_outs[9] << ring_oscillator:gen_ro:9:ro_inst.ro_out
ro_outs[8] << ring_oscillator:gen_ro:8:ro_inst.ro_out
ro_outs[7] << ring_oscillator:gen_ro:7:ro_inst.ro_out
ro_outs[6] << ring_oscillator:gen_ro:6:ro_inst.ro_out
ro_outs[5] << ring_oscillator:gen_ro:5:ro_inst.ro_out
ro_outs[4] << ring_oscillator:gen_ro:4:ro_inst.ro_out
ro_outs[3] << ring_oscillator:gen_ro:3:ro_inst.ro_out
ro_outs[2] << ring_oscillator:gen_ro:2:ro_inst.ro_out
ro_outs[1] << ring_oscillator:gen_ro:1:ro_inst.ro_out
ro_outs[0] << ring_oscillator:gen_ro:0:ro_inst.ro_out
reset => ring_oscillator:gen_ro:0:ro_inst.reset
reset => ring_oscillator:gen_ro:1:ro_inst.reset
reset => ring_oscillator:gen_ro:2:ro_inst.reset
reset => ring_oscillator:gen_ro:3:ro_inst.reset
reset => ring_oscillator:gen_ro:4:ro_inst.reset
reset => ring_oscillator:gen_ro:5:ro_inst.reset
reset => ring_oscillator:gen_ro:6:ro_inst.reset
reset => ring_oscillator:gen_ro:7:ro_inst.reset
reset => ring_oscillator:gen_ro:8:ro_inst.reset
reset => ring_oscillator:gen_ro:9:ro_inst.reset
reset => ring_oscillator:gen_ro:10:ro_inst.reset
reset => ring_oscillator:gen_ro:11:ro_inst.reset
reset => ring_oscillator:gen_ro:12:ro_inst.reset
reset => ring_oscillator:gen_ro:13:ro_inst.reset
reset => ring_oscillator:gen_ro:14:ro_inst.reset
reset => ring_oscillator:gen_ro:15:ro_inst.reset
pulse_in => ring_oscillator:gen_ro:0:ro_inst.pulse_in
pulse_in => ring_oscillator:gen_ro:1:ro_inst.pulse_in
pulse_in => ring_oscillator:gen_ro:2:ro_inst.pulse_in
pulse_in => ring_oscillator:gen_ro:3:ro_inst.pulse_in
pulse_in => ring_oscillator:gen_ro:4:ro_inst.pulse_in
pulse_in => ring_oscillator:gen_ro:5:ro_inst.pulse_in
pulse_in => ring_oscillator:gen_ro:6:ro_inst.pulse_in
pulse_in => ring_oscillator:gen_ro:7:ro_inst.pulse_in
pulse_in => ring_oscillator:gen_ro:8:ro_inst.pulse_in
pulse_in => ring_oscillator:gen_ro:9:ro_inst.pulse_in
pulse_in => ring_oscillator:gen_ro:10:ro_inst.pulse_in
pulse_in => ring_oscillator:gen_ro:11:ro_inst.pulse_in
pulse_in => ring_oscillator:gen_ro:12:ro_inst.pulse_in
pulse_in => ring_oscillator:gen_ro:13:ro_inst.pulse_in
pulse_in => ring_oscillator:gen_ro:14:ro_inst.pulse_in
pulse_in => ring_oscillator:gen_ro:15:ro_inst.pulse_in
challenge[11] => Mux6.IN3
challenge[11] => Mux7.IN3
challenge[11] => Mux8.IN3
challenge[11] => Mux9.IN3
challenge[11] => Mux10.IN3
challenge[11] => Mux11.IN3
challenge[11] => chal_rit_6[0].DATAIN
challenge[10] => Mux6.IN2
challenge[10] => Mux7.IN2
challenge[10] => Mux8.IN2
challenge[10] => Mux9.IN2
challenge[10] => Mux10.IN2
challenge[10] => Mux11.IN2
challenge[10] => chal_rit_6[1].DATAIN
challenge[9] => Mux6.IN1
challenge[9] => Mux7.IN1
challenge[9] => Mux8.IN1
challenge[9] => Mux9.IN1
challenge[9] => Mux10.IN1
challenge[9] => Mux11.IN1
challenge[9] => chal_rit_6[2].DATAIN
challenge[8] => Mux6.IN0
challenge[8] => Mux7.IN0
challenge[8] => Mux8.IN0
challenge[8] => Mux9.IN0
challenge[8] => Mux10.IN0
challenge[8] => Mux11.IN0
challenge[8] => chal_rit_6[3].DATAIN
challenge[7] => chal_rit_6[4].DATAIN
challenge[6] => chal_rit_6[5].DATAIN
challenge[5] => Mux0.IN3
challenge[5] => Mux1.IN3
challenge[5] => Mux2.IN3
challenge[5] => Mux3.IN3
challenge[5] => Mux4.IN3
challenge[5] => Mux5.IN3
challenge[5] => chal_lft_6[0].DATAIN
challenge[4] => Mux0.IN2
challenge[4] => Mux1.IN2
challenge[4] => Mux2.IN2
challenge[4] => Mux3.IN2
challenge[4] => Mux4.IN2
challenge[4] => Mux5.IN2
challenge[4] => chal_lft_6[1].DATAIN
challenge[3] => Mux0.IN1
challenge[3] => Mux1.IN1
challenge[3] => Mux2.IN1
challenge[3] => Mux3.IN1
challenge[3] => Mux4.IN1
challenge[3] => Mux5.IN1
challenge[3] => chal_lft_6[2].DATAIN
challenge[2] => Mux0.IN0
challenge[2] => Mux1.IN0
challenge[2] => Mux2.IN0
challenge[2] => Mux3.IN0
challenge[2] => Mux4.IN0
challenge[2] => Mux5.IN0
challenge[2] => chal_lft_6[3].DATAIN
challenge[1] => chal_lft_6[4].DATAIN
challenge[0] => chal_lft_6[5].DATAIN
chal_lft_6[0] << challenge[5].DB_MAX_OUTPUT_PORT_TYPE
chal_lft_6[1] << challenge[4].DB_MAX_OUTPUT_PORT_TYPE
chal_lft_6[2] << challenge[3].DB_MAX_OUTPUT_PORT_TYPE
chal_lft_6[3] << challenge[2].DB_MAX_OUTPUT_PORT_TYPE
chal_lft_6[4] << challenge[1].DB_MAX_OUTPUT_PORT_TYPE
chal_lft_6[5] << challenge[0].DB_MAX_OUTPUT_PORT_TYPE
chal_rit_6[0] << challenge[11].DB_MAX_OUTPUT_PORT_TYPE
chal_rit_6[1] << challenge[10].DB_MAX_OUTPUT_PORT_TYPE
chal_rit_6[2] << challenge[9].DB_MAX_OUTPUT_PORT_TYPE
chal_rit_6[3] << challenge[8].DB_MAX_OUTPUT_PORT_TYPE
chal_rit_6[4] << challenge[7].DB_MAX_OUTPUT_PORT_TYPE
chal_rit_6[5] << challenge[6].DB_MAX_OUTPUT_PORT_TYPE
response <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
req_resp_in => ~NO_FANOUT~


|ro_puf|ring_oscillator:\gen_ro:0:ro_inst
enable => ro_counter[6]~reg0.ENA
enable => ro_counter[5]~reg0.ENA
enable => ro_counter[4]~reg0.ENA
enable => ro_counter[3]~reg0.ENA
enable => ro_counter[2]~reg0.ENA
enable => ro_counter[1]~reg0.ENA
enable => ro_counter[0]~reg0.ENA
ro_out <= ro_out.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[0] <= ro_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[1] <= ro_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[2] <= ro_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[3] <= ro_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[4] <= ro_counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[5] <= ro_counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[6] <= ro_counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset => ro_counter[0]~reg0.ACLR
reset => ro_counter[1]~reg0.ACLR
reset => ro_counter[2]~reg0.ACLR
reset => ro_counter[3]~reg0.ACLR
reset => ro_counter[4]~reg0.ACLR
reset => ro_counter[5]~reg0.ACLR
reset => ro_counter[6]~reg0.ACLR
pulse_in => NAND_out.IN1


|ro_puf|ring_oscillator:\gen_ro:1:ro_inst
enable => ro_counter[6]~reg0.ENA
enable => ro_counter[5]~reg0.ENA
enable => ro_counter[4]~reg0.ENA
enable => ro_counter[3]~reg0.ENA
enable => ro_counter[2]~reg0.ENA
enable => ro_counter[1]~reg0.ENA
enable => ro_counter[0]~reg0.ENA
ro_out <= ro_out.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[0] <= ro_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[1] <= ro_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[2] <= ro_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[3] <= ro_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[4] <= ro_counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[5] <= ro_counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[6] <= ro_counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset => ro_counter[0]~reg0.ACLR
reset => ro_counter[1]~reg0.ACLR
reset => ro_counter[2]~reg0.ACLR
reset => ro_counter[3]~reg0.ACLR
reset => ro_counter[4]~reg0.ACLR
reset => ro_counter[5]~reg0.ACLR
reset => ro_counter[6]~reg0.ACLR
pulse_in => NAND_out.IN1


|ro_puf|ring_oscillator:\gen_ro:2:ro_inst
enable => ro_counter[6]~reg0.ENA
enable => ro_counter[5]~reg0.ENA
enable => ro_counter[4]~reg0.ENA
enable => ro_counter[3]~reg0.ENA
enable => ro_counter[2]~reg0.ENA
enable => ro_counter[1]~reg0.ENA
enable => ro_counter[0]~reg0.ENA
ro_out <= ro_out.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[0] <= ro_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[1] <= ro_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[2] <= ro_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[3] <= ro_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[4] <= ro_counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[5] <= ro_counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[6] <= ro_counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset => ro_counter[0]~reg0.ACLR
reset => ro_counter[1]~reg0.ACLR
reset => ro_counter[2]~reg0.ACLR
reset => ro_counter[3]~reg0.ACLR
reset => ro_counter[4]~reg0.ACLR
reset => ro_counter[5]~reg0.ACLR
reset => ro_counter[6]~reg0.ACLR
pulse_in => NAND_out.IN1


|ro_puf|ring_oscillator:\gen_ro:3:ro_inst
enable => ro_counter[6]~reg0.ENA
enable => ro_counter[5]~reg0.ENA
enable => ro_counter[4]~reg0.ENA
enable => ro_counter[3]~reg0.ENA
enable => ro_counter[2]~reg0.ENA
enable => ro_counter[1]~reg0.ENA
enable => ro_counter[0]~reg0.ENA
ro_out <= ro_out.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[0] <= ro_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[1] <= ro_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[2] <= ro_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[3] <= ro_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[4] <= ro_counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[5] <= ro_counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[6] <= ro_counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset => ro_counter[0]~reg0.ACLR
reset => ro_counter[1]~reg0.ACLR
reset => ro_counter[2]~reg0.ACLR
reset => ro_counter[3]~reg0.ACLR
reset => ro_counter[4]~reg0.ACLR
reset => ro_counter[5]~reg0.ACLR
reset => ro_counter[6]~reg0.ACLR
pulse_in => NAND_out.IN1


|ro_puf|ring_oscillator:\gen_ro:4:ro_inst
enable => ro_counter[6]~reg0.ENA
enable => ro_counter[5]~reg0.ENA
enable => ro_counter[4]~reg0.ENA
enable => ro_counter[3]~reg0.ENA
enable => ro_counter[2]~reg0.ENA
enable => ro_counter[1]~reg0.ENA
enable => ro_counter[0]~reg0.ENA
ro_out <= ro_out.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[0] <= ro_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[1] <= ro_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[2] <= ro_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[3] <= ro_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[4] <= ro_counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[5] <= ro_counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[6] <= ro_counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset => ro_counter[0]~reg0.ACLR
reset => ro_counter[1]~reg0.ACLR
reset => ro_counter[2]~reg0.ACLR
reset => ro_counter[3]~reg0.ACLR
reset => ro_counter[4]~reg0.ACLR
reset => ro_counter[5]~reg0.ACLR
reset => ro_counter[6]~reg0.ACLR
pulse_in => NAND_out.IN1


|ro_puf|ring_oscillator:\gen_ro:5:ro_inst
enable => ro_counter[6]~reg0.ENA
enable => ro_counter[5]~reg0.ENA
enable => ro_counter[4]~reg0.ENA
enable => ro_counter[3]~reg0.ENA
enable => ro_counter[2]~reg0.ENA
enable => ro_counter[1]~reg0.ENA
enable => ro_counter[0]~reg0.ENA
ro_out <= ro_out.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[0] <= ro_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[1] <= ro_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[2] <= ro_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[3] <= ro_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[4] <= ro_counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[5] <= ro_counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[6] <= ro_counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset => ro_counter[0]~reg0.ACLR
reset => ro_counter[1]~reg0.ACLR
reset => ro_counter[2]~reg0.ACLR
reset => ro_counter[3]~reg0.ACLR
reset => ro_counter[4]~reg0.ACLR
reset => ro_counter[5]~reg0.ACLR
reset => ro_counter[6]~reg0.ACLR
pulse_in => NAND_out.IN1


|ro_puf|ring_oscillator:\gen_ro:6:ro_inst
enable => ro_counter[6]~reg0.ENA
enable => ro_counter[5]~reg0.ENA
enable => ro_counter[4]~reg0.ENA
enable => ro_counter[3]~reg0.ENA
enable => ro_counter[2]~reg0.ENA
enable => ro_counter[1]~reg0.ENA
enable => ro_counter[0]~reg0.ENA
ro_out <= ro_out.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[0] <= ro_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[1] <= ro_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[2] <= ro_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[3] <= ro_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[4] <= ro_counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[5] <= ro_counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[6] <= ro_counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset => ro_counter[0]~reg0.ACLR
reset => ro_counter[1]~reg0.ACLR
reset => ro_counter[2]~reg0.ACLR
reset => ro_counter[3]~reg0.ACLR
reset => ro_counter[4]~reg0.ACLR
reset => ro_counter[5]~reg0.ACLR
reset => ro_counter[6]~reg0.ACLR
pulse_in => NAND_out.IN1


|ro_puf|ring_oscillator:\gen_ro:7:ro_inst
enable => ro_counter[6]~reg0.ENA
enable => ro_counter[5]~reg0.ENA
enable => ro_counter[4]~reg0.ENA
enable => ro_counter[3]~reg0.ENA
enable => ro_counter[2]~reg0.ENA
enable => ro_counter[1]~reg0.ENA
enable => ro_counter[0]~reg0.ENA
ro_out <= ro_out.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[0] <= ro_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[1] <= ro_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[2] <= ro_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[3] <= ro_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[4] <= ro_counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[5] <= ro_counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[6] <= ro_counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset => ro_counter[0]~reg0.ACLR
reset => ro_counter[1]~reg0.ACLR
reset => ro_counter[2]~reg0.ACLR
reset => ro_counter[3]~reg0.ACLR
reset => ro_counter[4]~reg0.ACLR
reset => ro_counter[5]~reg0.ACLR
reset => ro_counter[6]~reg0.ACLR
pulse_in => NAND_out.IN1


|ro_puf|ring_oscillator:\gen_ro:8:ro_inst
enable => ro_counter[6]~reg0.ENA
enable => ro_counter[5]~reg0.ENA
enable => ro_counter[4]~reg0.ENA
enable => ro_counter[3]~reg0.ENA
enable => ro_counter[2]~reg0.ENA
enable => ro_counter[1]~reg0.ENA
enable => ro_counter[0]~reg0.ENA
ro_out <= ro_out.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[0] <= ro_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[1] <= ro_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[2] <= ro_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[3] <= ro_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[4] <= ro_counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[5] <= ro_counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[6] <= ro_counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset => ro_counter[0]~reg0.ACLR
reset => ro_counter[1]~reg0.ACLR
reset => ro_counter[2]~reg0.ACLR
reset => ro_counter[3]~reg0.ACLR
reset => ro_counter[4]~reg0.ACLR
reset => ro_counter[5]~reg0.ACLR
reset => ro_counter[6]~reg0.ACLR
pulse_in => NAND_out.IN1


|ro_puf|ring_oscillator:\gen_ro:9:ro_inst
enable => ro_counter[6]~reg0.ENA
enable => ro_counter[5]~reg0.ENA
enable => ro_counter[4]~reg0.ENA
enable => ro_counter[3]~reg0.ENA
enable => ro_counter[2]~reg0.ENA
enable => ro_counter[1]~reg0.ENA
enable => ro_counter[0]~reg0.ENA
ro_out <= ro_out.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[0] <= ro_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[1] <= ro_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[2] <= ro_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[3] <= ro_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[4] <= ro_counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[5] <= ro_counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[6] <= ro_counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset => ro_counter[0]~reg0.ACLR
reset => ro_counter[1]~reg0.ACLR
reset => ro_counter[2]~reg0.ACLR
reset => ro_counter[3]~reg0.ACLR
reset => ro_counter[4]~reg0.ACLR
reset => ro_counter[5]~reg0.ACLR
reset => ro_counter[6]~reg0.ACLR
pulse_in => NAND_out.IN1


|ro_puf|ring_oscillator:\gen_ro:10:ro_inst
enable => ro_counter[6]~reg0.ENA
enable => ro_counter[5]~reg0.ENA
enable => ro_counter[4]~reg0.ENA
enable => ro_counter[3]~reg0.ENA
enable => ro_counter[2]~reg0.ENA
enable => ro_counter[1]~reg0.ENA
enable => ro_counter[0]~reg0.ENA
ro_out <= ro_out.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[0] <= ro_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[1] <= ro_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[2] <= ro_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[3] <= ro_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[4] <= ro_counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[5] <= ro_counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[6] <= ro_counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset => ro_counter[0]~reg0.ACLR
reset => ro_counter[1]~reg0.ACLR
reset => ro_counter[2]~reg0.ACLR
reset => ro_counter[3]~reg0.ACLR
reset => ro_counter[4]~reg0.ACLR
reset => ro_counter[5]~reg0.ACLR
reset => ro_counter[6]~reg0.ACLR
pulse_in => NAND_out.IN1


|ro_puf|ring_oscillator:\gen_ro:11:ro_inst
enable => ro_counter[6]~reg0.ENA
enable => ro_counter[5]~reg0.ENA
enable => ro_counter[4]~reg0.ENA
enable => ro_counter[3]~reg0.ENA
enable => ro_counter[2]~reg0.ENA
enable => ro_counter[1]~reg0.ENA
enable => ro_counter[0]~reg0.ENA
ro_out <= ro_out.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[0] <= ro_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[1] <= ro_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[2] <= ro_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[3] <= ro_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[4] <= ro_counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[5] <= ro_counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[6] <= ro_counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset => ro_counter[0]~reg0.ACLR
reset => ro_counter[1]~reg0.ACLR
reset => ro_counter[2]~reg0.ACLR
reset => ro_counter[3]~reg0.ACLR
reset => ro_counter[4]~reg0.ACLR
reset => ro_counter[5]~reg0.ACLR
reset => ro_counter[6]~reg0.ACLR
pulse_in => NAND_out.IN1


|ro_puf|ring_oscillator:\gen_ro:12:ro_inst
enable => ro_counter[6]~reg0.ENA
enable => ro_counter[5]~reg0.ENA
enable => ro_counter[4]~reg0.ENA
enable => ro_counter[3]~reg0.ENA
enable => ro_counter[2]~reg0.ENA
enable => ro_counter[1]~reg0.ENA
enable => ro_counter[0]~reg0.ENA
ro_out <= ro_out.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[0] <= ro_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[1] <= ro_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[2] <= ro_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[3] <= ro_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[4] <= ro_counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[5] <= ro_counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[6] <= ro_counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset => ro_counter[0]~reg0.ACLR
reset => ro_counter[1]~reg0.ACLR
reset => ro_counter[2]~reg0.ACLR
reset => ro_counter[3]~reg0.ACLR
reset => ro_counter[4]~reg0.ACLR
reset => ro_counter[5]~reg0.ACLR
reset => ro_counter[6]~reg0.ACLR
pulse_in => NAND_out.IN1


|ro_puf|ring_oscillator:\gen_ro:13:ro_inst
enable => ro_counter[6]~reg0.ENA
enable => ro_counter[5]~reg0.ENA
enable => ro_counter[4]~reg0.ENA
enable => ro_counter[3]~reg0.ENA
enable => ro_counter[2]~reg0.ENA
enable => ro_counter[1]~reg0.ENA
enable => ro_counter[0]~reg0.ENA
ro_out <= ro_out.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[0] <= ro_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[1] <= ro_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[2] <= ro_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[3] <= ro_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[4] <= ro_counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[5] <= ro_counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[6] <= ro_counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset => ro_counter[0]~reg0.ACLR
reset => ro_counter[1]~reg0.ACLR
reset => ro_counter[2]~reg0.ACLR
reset => ro_counter[3]~reg0.ACLR
reset => ro_counter[4]~reg0.ACLR
reset => ro_counter[5]~reg0.ACLR
reset => ro_counter[6]~reg0.ACLR
pulse_in => NAND_out.IN1


|ro_puf|ring_oscillator:\gen_ro:14:ro_inst
enable => ro_counter[6]~reg0.ENA
enable => ro_counter[5]~reg0.ENA
enable => ro_counter[4]~reg0.ENA
enable => ro_counter[3]~reg0.ENA
enable => ro_counter[2]~reg0.ENA
enable => ro_counter[1]~reg0.ENA
enable => ro_counter[0]~reg0.ENA
ro_out <= ro_out.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[0] <= ro_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[1] <= ro_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[2] <= ro_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[3] <= ro_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[4] <= ro_counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[5] <= ro_counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[6] <= ro_counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset => ro_counter[0]~reg0.ACLR
reset => ro_counter[1]~reg0.ACLR
reset => ro_counter[2]~reg0.ACLR
reset => ro_counter[3]~reg0.ACLR
reset => ro_counter[4]~reg0.ACLR
reset => ro_counter[5]~reg0.ACLR
reset => ro_counter[6]~reg0.ACLR
pulse_in => NAND_out.IN1


|ro_puf|ring_oscillator:\gen_ro:15:ro_inst
enable => ro_counter[6]~reg0.ENA
enable => ro_counter[5]~reg0.ENA
enable => ro_counter[4]~reg0.ENA
enable => ro_counter[3]~reg0.ENA
enable => ro_counter[2]~reg0.ENA
enable => ro_counter[1]~reg0.ENA
enable => ro_counter[0]~reg0.ENA
ro_out <= ro_out.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[0] <= ro_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[1] <= ro_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[2] <= ro_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[3] <= ro_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[4] <= ro_counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[5] <= ro_counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro_counter[6] <= ro_counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset => ro_counter[0]~reg0.ACLR
reset => ro_counter[1]~reg0.ACLR
reset => ro_counter[2]~reg0.ACLR
reset => ro_counter[3]~reg0.ACLR
reset => ro_counter[4]~reg0.ACLR
reset => ro_counter[5]~reg0.ACLR
reset => ro_counter[6]~reg0.ACLR
pulse_in => NAND_out.IN1


