// Seed: 3773555401
`define pp_4 0
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    input id_3
);
  logic id_4;
  assign id_4 = id_4 == 1'b0;
  logic id_5;
  logic id_6 = id_0;
  logic id_7;
  logic id_8;
  assign id_6 = id_0;
  always @(id_3 or posedge id_5);
  assign id_8 = id_8;
endmodule
