
namespace eval PCIE_HIP_FDAS_intel_pcie_ptile_mcdma_0 {
  proc get_design_libraries {} {
    set libraries [dict create]
    dict set libraries altera_iopll_1931                      1
    dict set libraries intel_pcie_ptile_ast_810               1
    dict set libraries intel_pcie_ptile_mcdma_310             1
    dict set libraries PCIE_HIP_FDAS_intel_pcie_ptile_mcdma_0 1
    return $libraries
  }
  
  proc get_memory_files {QSYS_SIMDIR} {
    set memory_files [list]
    lappend memory_files "[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mcdma_flr_ctrl_files/pf2intf_init.mif"]"
    lappend memory_files "[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mcdma_flr_ctrl_files/intf2dchan_init_pf.mif"]"
    lappend memory_files "[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mcdma_flr_ctrl_files/intf2dchan_init_vf.mif"]"
    lappend memory_files "[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mcdma_common_files/tx_qid2pfvf_init.mif"]"
    return $memory_files
  }
  
  proc get_common_design_files {USER_DEFINED_COMPILE_OPTIONS USER_DEFINED_VERILOG_COMPILE_OPTIONS USER_DEFINED_VHDL_COMPILE_OPTIONS QSYS_SIMDIR} {
    set design_files [dict create]
    return $design_files
  }
  
  proc get_design_files {USER_DEFINED_COMPILE_OPTIONS USER_DEFINED_VERILOG_COMPILE_OPTIONS USER_DEFINED_VHDL_COMPILE_OPTIONS QSYS_SIMDIR} {
    set design_files [list]
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_iopll_1931/sim/PCIE_HIP_FDAS_intel_pcie_ptile_mcdma_0_altera_iopll_1931_nzx7dpa.vo"]\"  -work altera_iopll_1931"                                  
    lappend design_files "vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/intel_ptile_io_pll_250.vhd"]\"  -work intel_pcie_ptile_ast_810"                                                                
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/PCIE_HIP_FDAS_intel_pcie_ptile_mcdma_0_intel_pcie_ptile_ast_810_rqhox5y.sv"]\"  -work intel_pcie_ptile_ast_810"         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/soft_logic_interfaces.sv"]\"  -work intel_pcie_ptile_ast_810"                                                           
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/pcie_wrapper.sv"]\"  -work intel_pcie_ptile_ast_810"                                                                    
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/altera_std_synchronizer_nocut.v"]\"  -work intel_pcie_ptile_ast_810"                                                        
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/ptile_pcie_adapter_wrapper.sv"]\"  -work intel_pcie_ptile_ast_810"                                               
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/soft_logics/pcie_cii_ari_decode.sv"]\"  -work intel_pcie_ptile_ast_810"                                          
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/soft_logics/pcie_cii_10bit_tag.sv"]\"  -work intel_pcie_ptile_ast_810"                                           
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/soft_logics/pcie_cii_workaround.sv"]\"  -work intel_pcie_ptile_ast_810"                                          
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/soft_logics/phy_user_avmm_arb.sv"]\"  -work intel_pcie_ptile_ast_810"                                            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/soft_logics/ptile_rst_seq.sv"]\"  -work intel_pcie_ptile_ast_810"                                                
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/soft_logics/ptile_pcie_soft_glue.sv"]\"  -work intel_pcie_ptile_ast_810"                                         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/soft_logics/ptile_pcie_user_avmm_adapter.sv"]\"  -work intel_pcie_ptile_ast_810"                                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/soft_logics/ptile_prs_soft_logic.sv"]\"  -work intel_pcie_ptile_ast_810"                                         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/soft_logics/whr_rx_deskew.sv"]\"  -work intel_pcie_ptile_ast_810"                                                
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/soft_logics/whr_tx_deskew.sv"]\"  -work intel_pcie_ptile_ast_810"                                                
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/soft_logics/wrlib_rx_aib_deskew.sv"]\"  -work intel_pcie_ptile_ast_810"                                          
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/soft_logics/wrlib_rx_aib_deskew_datapipe.sv"]\"  -work intel_pcie_ptile_ast_810"                                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/soft_logics/wrlib_rx_aib_deskew_sm.sv"]\"  -work intel_pcie_ptile_ast_810"                                       
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/soft_logics/wrlib_ecc_dec_c78_d70.sv"]\"  -work intel_pcie_ptile_ast_810"                                        
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/soft_logics/whr_ecc_chk_deskew_top.sv"]\"  -work intel_pcie_ptile_ast_810"                                       
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/soft_logics/whr_ecc_gen_top.sv"]\"  -work intel_pcie_ptile_ast_810"                                              
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/soft_logics/wrlib_ecc_enc_d70_c78.sv"]\"  -work intel_pcie_ptile_ast_810"                                        
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/soft_logics/gf_clkmux.sv"]\"  -work intel_pcie_ptile_ast_810"                                                    
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_single_segment/intel_pcie_adapter_rx_if.sv"]\"  -work intel_pcie_ptile_ast_810"                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_single_segment/intel_pcie_adapter_tx_if.sv"]\"  -work intel_pcie_ptile_ast_810"                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_single_segment/intel_pcie_adapter_stos.sv"]\"  -work intel_pcie_ptile_ast_810"                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_adapter.sv"]\"  -work intel_pcie_ptile_ast_810"                    
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_cfg_if.sv"]\"  -work intel_pcie_ptile_ast_810"                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_cii_if.sv"]\"  -work intel_pcie_ptile_ast_810"                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_credit_if.sv"]\"  -work intel_pcie_ptile_ast_810"                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_dcfifo.sv"]\"  -work intel_pcie_ptile_ast_810"                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_error_if.sv"]\"  -work intel_pcie_ptile_ast_810"                   
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_flr_if.sv"]\"  -work intel_pcie_ptile_ast_810"                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_gpx3.sv"]\"  -work intel_pcie_ptile_ast_810"                       
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_hard_ip_status_if.sv"]\"  -work intel_pcie_ptile_ast_810"          
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_hot_plug_if.sv"]\"  -work intel_pcie_ptile_ast_810"                
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_int_if.sv"]\"  -work intel_pcie_ptile_ast_810"                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_pm_if.sv"]\"  -work intel_pcie_ptile_ast_810"                      
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_prs_if.sv"]\"  -work intel_pcie_ptile_ast_810"                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_rx_st_if.sv"]\"  -work intel_pcie_ptile_ast_810"                   
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_sync_bit.sv"]\"  -work intel_pcie_ptile_ast_810"                   
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_sync_pulse.sv"]\"  -work intel_pcie_ptile_ast_810"                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_sync_vec.sv"]\"  -work intel_pcie_ptile_ast_810"                   
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_tx_st_if.sv"]\"  -work intel_pcie_ptile_ast_810"                   
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_vferr_if.sv"]\"  -work intel_pcie_ptile_ast_810"                   
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_adapter.sv"]\"  -work intel_pcie_ptile_ast_810"          
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_cfg_if.sv"]\"  -work intel_pcie_ptile_ast_810"           
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_cii_if.sv"]\"  -work intel_pcie_ptile_ast_810"           
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_credit_if.sv"]\"  -work intel_pcie_ptile_ast_810"        
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_dcfifo.sv"]\"  -work intel_pcie_ptile_ast_810"           
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_error_if.sv"]\"  -work intel_pcie_ptile_ast_810"         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_flr_if.sv"]\"  -work intel_pcie_ptile_ast_810"           
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_gpx3.sv"]\"  -work intel_pcie_ptile_ast_810"             
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_hard_ip_status_if.sv"]\"  -work intel_pcie_ptile_ast_810"
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_hot_plug_if.sv"]\"  -work intel_pcie_ptile_ast_810"      
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_int_if.sv"]\"  -work intel_pcie_ptile_ast_810"           
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_pm_if.sv"]\"  -work intel_pcie_ptile_ast_810"            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_prs_if.sv"]\"  -work intel_pcie_ptile_ast_810"           
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_rx_st_if.sv"]\"  -work intel_pcie_ptile_ast_810"         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_sync_bit.sv"]\"  -work intel_pcie_ptile_ast_810"         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_sync_pulse.sv"]\"  -work intel_pcie_ptile_ast_810"       
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_sync_vec.sv"]\"  -work intel_pcie_ptile_ast_810"         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_tx_st_if.sv"]\"  -work intel_pcie_ptile_ast_810"         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/adapters/adapter_common/alt_mlab.v"]\"  -work intel_pcie_ptile_ast_810"                                          
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/virtio/intel_pcie_virtio_addrdc.v"]\"  -work intel_pcie_ptile_ast_810"                                           
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/virtio/intel_pcie_virtio_rdwr_ctrl.v"]\"  -work intel_pcie_ptile_ast_810"                                        
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/virtio/intel_pcie_virtio_cfgmnt.v"]\"  -work intel_pcie_ptile_ast_810"                                           
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/virtio/intel_pcie_virtio_cap_pfvfreg.v"]\"  -work intel_pcie_ptile_ast_810"                                      
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/virtio/intel_pcie_virtio_cfg_access_cap.v"]\"  -work intel_pcie_ptile_ast_810"                                   
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/virtio/intel_pcie_virtio_dataflow.v"]\"  -work intel_pcie_ptile_ast_810"                                         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_ast_810/sim/mentor/virtio/intel_pcie_virtio_top.v"]\"  -work intel_pcie_ptile_ast_810"                                              
    lappend design_files "vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/intel_pcie_ptile_ast_hip.vhd"]\"  -work intel_pcie_ptile_mcdma_310"                                                          
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/PCIE_HIP_FDAS_intel_pcie_ptile_mcdma_0_intel_pcie_ptile_mcdma_310_rufavly.sv"]\"  -work intel_pcie_ptile_mcdma_310"   
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/intel_pcie_mcdma_ptile_wrapper.sv"]\"  -work intel_pcie_ptile_mcdma_310"                                              
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/bram1.v"]\"  -work intel_pcie_ptile_mcdma_310"                                                                        
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_common_files/intel_pcie_lut_ram.sv"]\"  -work intel_pcie_ptile_mcdma_310"                                
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_common_files/intel_pcie_forwarding_ram.sv"]\"  -work intel_pcie_ptile_mcdma_310"                         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_common_files/intel_pcie_ram.sv"]\"  -work intel_pcie_ptile_mcdma_310"                                    
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_common_files/intel_pcie_scfifo.sv"]\"  -work intel_pcie_ptile_mcdma_310"                                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_common_files/intel_pcie_scfifo_32.sv"]\"  -work intel_pcie_ptile_mcdma_310"                              
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_common_files/intel_pcie_schd_order.sv"]\"  -work intel_pcie_ptile_mcdma_310"                             
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_common_files/intel_pcie_schd_piped_empty_calc.sv"]\"  -work intel_pcie_ptile_mcdma_310"                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_common_files/intel_pcie_schd_scfifo.sv"]\"  -work intel_pcie_ptile_mcdma_310"                            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_common_files/intel_pcie_set_clr_rd.sv"]\"  -work intel_pcie_ptile_mcdma_310"                             
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_common_files/mqdma_pkg.sv"]\"  -work intel_pcie_ptile_mcdma_310"                                         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_common_files/mqdma_dm_pkg.sv"]\"  -work intel_pcie_ptile_mcdma_310"                                      
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_common_files/intel_pcie_config_extractor.sv"]\"  -work intel_pcie_ptile_mcdma_310"                       
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_common_files/intel_pcie_qid2f_map.v"]\"  -work intel_pcie_ptile_mcdma_310"                               
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_common_files/intel_qdma_wrr_arb.sv"]\"  -work intel_pcie_ptile_mcdma_310"                                
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_common_files/intel_pcie_st_arbiter.sv"]\"  -work intel_pcie_ptile_mcdma_310"                             
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_common_files/intel_pcie_st_arbiter_top.sv"]\"  -work intel_pcie_ptile_mcdma_310"                         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_common_files/intel_pcie_tx_arbiter.sv"]\"  -work intel_pcie_ptile_mcdma_310"                             
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_common_files/intel_pcie_np_arbiter.sv"]\"  -work intel_pcie_ptile_mcdma_310"                             
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_common_files/skid_buf.sv"]\"  -work intel_pcie_ptile_mcdma_310"                                          
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_hip_intf_files/intel_pcie_221_pkt_wrapper.sv"]\"  -work intel_pcie_ptile_mcdma_310"                      
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_hip_intf_files/intel_pcie_rxpkt_221.sv"]\"  -work intel_pcie_ptile_mcdma_310"                            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_hip_intf_files/intel_pcie_rx_schd_lite.sv"]\"  -work intel_pcie_ptile_mcdma_310"                         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_hip_intf_files/intel_pcie_tx_p_cpl_arbiter.sv"]\"  -work intel_pcie_ptile_mcdma_310"                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_hip_intf_files/intel_pcie_tx_pc_np_arbiter.sv"]\"  -work intel_pcie_ptile_mcdma_310"                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_hip_intf_files/intel_pcie_tx_schd_lite.sv"]\"  -work intel_pcie_ptile_mcdma_310"                         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_control_reg_files/altera_syncram_sim_only.sv"]\"  -work intel_pcie_ptile_mcdma_310"                      
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_control_reg_files/intel_qdma_cntl_reg.sv"]\"  -work intel_pcie_ptile_mcdma_310"                          
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_control_reg_files/intel_qdma_hip_cfg.sv"]\"  -work intel_pcie_ptile_mcdma_310"                           
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_control_reg_files/intel_qdma_msix_mem.sv"]\"  -work intel_pcie_ptile_mcdma_310"                          
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_control_reg_files/intel_qdma_pba_mem.sv"]\"  -work intel_pcie_ptile_mcdma_310"                           
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_control_reg_files/intel_qdma_qcsr_mem.sv"]\"  -work intel_pcie_ptile_mcdma_310"                          
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_control_reg_files/intel_qdma_reg_dec.sv"]\"  -work intel_pcie_ptile_mcdma_310"                           
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_control_reg_files/intel_qdma_rr_arb.sv"]\"  -work intel_pcie_ptile_mcdma_310"                            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_control_reg_files/intel_qdma_dyn_chn_aloc.sv"]\"  -work intel_pcie_ptile_mcdma_310"                      
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_cmplto_files/intel_qdma_tag_outstanding_det.sv"]\"  -work intel_pcie_ptile_mcdma_310"                    
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_cmplto_files/intel_qdma_cmplto_ptile_if.sv"]\"  -work intel_pcie_ptile_mcdma_310"                        
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_cmplto_files/intel_qdma_cmplto_dw_tracker.sv"]\"  -work intel_pcie_ptile_mcdma_310"                      
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_cmplto_files/intel_qdma_cmplto_det.sv"]\"  -work intel_pcie_ptile_mcdma_310"                             
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_cmplto_files/intel_qdma_cmplto_proc.sv"]\"  -work intel_pcie_ptile_mcdma_310"                            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_cmplto_files/intel_qdma_cmplto_det_missing.sv"]\"  -work intel_pcie_ptile_mcdma_310"                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_cmplto_files/intel_qdma_cmplto_error_handling.sv"]\"  -work intel_pcie_ptile_mcdma_310"                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_cmplto_files/intel_qdma_cmplto_checker.sv"]\"  -work intel_pcie_ptile_mcdma_310"                         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_cmplto_files/intel_qdma_dummy_cpl.sv"]\"  -work intel_pcie_ptile_mcdma_310"                              
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_cmplto_files/intel_qdma_cmplto_app_err_if.sv"]\"  -work intel_pcie_ptile_mcdma_310"                      
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_cmplto_files/intel_qdma_cmplto_req_header.sv"]\"  -work intel_pcie_ptile_mcdma_310"                      
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_d2hdm_files/intel_pcie_60bit_adder.sv"]\"  -work intel_pcie_ptile_mcdma_310"                             
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_d2hdm_files/intel_pcie_62bit_adder.sv"]\"  -work intel_pcie_ptile_mcdma_310"                             
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_d2hdm_files/intel_pcie_avmm_translator_512.sv"]\"  -work intel_pcie_ptile_mcdma_310"                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_d2hdm_files/intel_pcie_avst_translator_512.sv"]\"  -work intel_pcie_ptile_mcdma_310"                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_d2hdm_files/intel_pcie_pipelined_57_6_adder.sv"]\"  -work intel_pcie_ptile_mcdma_310"                    
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_d2hdm_files/intel_pcie_sclkfifo.sv"]\"  -work intel_pcie_ptile_mcdma_310"                                
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_d2hdm_files/intel_pcie_shallow_fifo.sv"]\"  -work intel_pcie_ptile_mcdma_310"                            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_d2hdm_files/intel_pcie_wdm_avmm_sm_512.sv"]\"  -work intel_pcie_ptile_mcdma_310"                         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_d2hdm_files/intel_pcie_wdm_data_aligner.sv"]\"  -work intel_pcie_ptile_mcdma_310"                        
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_d2hdm_files/intel_pcie_wdm_destn_address_generator.sv"]\"  -work intel_pcie_ptile_mcdma_310"             
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_d2hdm_files/intel_pcie_wdm_input_stage_512.sv"]\"  -work intel_pcie_ptile_mcdma_310"                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_d2hdm_files/intel_pcie_wdm_packet_generator_512.sv"]\"  -work intel_pcie_ptile_mcdma_310"                
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_d2hdm_files/intel_pcie_write_data_mover_512.sv"]\"  -work intel_pcie_ptile_mcdma_310"                    
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_d2hdm_files/intel_pcie_csr_rr_arbiter.sv"]\"  -work intel_pcie_ptile_mcdma_310"                          
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_d2hdm_files/intel_pcie_msi_wb_arbiter.sv"]\"  -work intel_pcie_ptile_mcdma_310"                          
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_d2hdm_files/intel_pcie_prefetch_desc_fifo_core.sv"]\"  -work intel_pcie_ptile_mcdma_310"                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_d2hdm_files/intel_pcie_prefetch_desc_fifo.sv"]\"  -work intel_pcie_ptile_mcdma_310"                      
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_d2hdm_files/intel_pcie_prefetch_desc_rd_ctrl.sv"]\"  -work intel_pcie_ptile_mcdma_310"                   
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_d2hdm_files/intel_pcie_prefetch_desc_wr_ctrl.sv"]\"  -work intel_pcie_ptile_mcdma_310"                   
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_d2hdm_files/intel_pcie_prefetch_qid2segnum.sv"]\"  -work intel_pcie_ptile_mcdma_310"                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_d2hdm_files/intel_pcie_prefetch_device_desc_mngr.sv"]\"  -work intel_pcie_ptile_mcdma_310"               
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_d2hdm_files/intel_pcie_prefetch_didf_seg_flush.sv"]\"  -work intel_pcie_ptile_mcdma_310"                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_d2hdm_files/intel_pcie_prefetch_seg_desc_fifo.sv"]\"  -work intel_pcie_ptile_mcdma_310"                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_d2hdm_files/intel_pcie_prefetch_oh2b.sv"]\"  -work intel_pcie_ptile_mcdma_310"                           
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_d2hdm_files/intel_pcie_prefetch_qrst_hndlr.sv"]\"  -work intel_pcie_ptile_mcdma_310"                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_desc_fetch_files/intel_qdma_desc_fetch.sv"]\"  -work intel_pcie_ptile_mcdma_310"                         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_desc_fetch_files/intel_qdma_fetch_sm.sv"]\"  -work intel_pcie_ptile_mcdma_310"                           
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_desc_fetch_files/intel_qdma_aqid_buf_ctl.sv"]\"  -work intel_pcie_ptile_mcdma_310"                       
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_desc_fetch_files/intel_qdma_aqid_buf_filter.sv"]\"  -work intel_pcie_ptile_mcdma_310"                    
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_desc_fetch_files/intel_qdma_reg_acc.sv"]\"  -work intel_pcie_ptile_mcdma_310"                            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_h2ddm_files/intel_pcie_h2ddm_cpl_dec.sv"]\"  -work intel_pcie_ptile_mcdma_310"                           
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_h2ddm_files/intel_pcie_h2ddm_cpl_dec_st.sv"]\"  -work intel_pcie_ptile_mcdma_310"                        
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_h2ddm_files/intel_pcie_h2ddm_desc_preproc.sv"]\"  -work intel_pcie_ptile_mcdma_310"                      
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_h2ddm_files/intel_pcie_h2ddm_header_gen.sv"]\"  -work intel_pcie_ptile_mcdma_310"                        
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_h2ddm_files/intel_pcie_mqdma_h2ddm.sv"]\"  -work intel_pcie_ptile_mcdma_310"                             
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_h2ddm_files/intel_pcie_split_desc.sv"]\"  -work intel_pcie_ptile_mcdma_310"                              
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_h2ddm_files/intel_pcie_h2ddm_instr_handle.sv"]\"  -work intel_pcie_ptile_mcdma_310"                      
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_h2ddm_files/intel_pcie_rddm_cpl.sv"]\"  -work intel_pcie_ptile_mcdma_310"                                
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_h2ddm_files/intel_pcie_rddm_cpl_256.sv"]\"  -work intel_pcie_ptile_mcdma_310"                            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_h2ddm_files/intel_pcie_rddm_cpl_st.sv"]\"  -work intel_pcie_ptile_mcdma_310"                             
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_h2ddm_files/intel_pcie_h2ddm_cpl_dec_def.sv"]\"  -work intel_pcie_ptile_mcdma_310"                       
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_h2ddm_files/intel_pcie_h2ddm_cpl_dec_data.sv"]\"  -work intel_pcie_ptile_mcdma_310"                      
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_h2ddm_files/intel_pcie_h2ddm_cmpl_pntr.sv"]\"  -work intel_pcie_ptile_mcdma_310"                         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_h2ddm_files/intel_pcie_h2ddm_msix_wb_arb.sv"]\"  -work intel_pcie_ptile_mcdma_310"                       
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_reordering_files/intel_pcie_order.sv"]\"  -work intel_pcie_ptile_mcdma_310"                              
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_reordering_files/intel_pcie_order_buffer.sv"]\"  -work intel_pcie_ptile_mcdma_310"                       
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_reordering_files/intel_pcie_order_header.sv"]\"  -work intel_pcie_ptile_mcdma_310"                       
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_reordering_files/intel_pcie_order_read.sv"]\"  -work intel_pcie_ptile_mcdma_310"                         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_reordering_files/intel_pcie_order_write.sv"]\"  -work intel_pcie_ptile_mcdma_310"                        
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_reordering_files/intel_pcie_order_rifo.sv"]\"  -work intel_pcie_ptile_mcdma_310"                         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_reordering_files/intel_pcie_order_v2.sv"]\"  -work intel_pcie_ptile_mcdma_310"                           
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_reordering_files/intel_pcie_order_v2_read.sv"]\"  -work intel_pcie_ptile_mcdma_310"                      
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_flr_ctrl_files/test_rom_sim_only.v"]\"  -work intel_pcie_ptile_mcdma_310"                                
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_flr_ctrl_files/intel_pcie_mqdma_test_rom.v"]\"  -work intel_pcie_ptile_mcdma_310"                        
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_flr_ctrl_files/intel_pcie_mqdma_pfvf_map.sv"]\"  -work intel_pcie_ptile_mcdma_310"                       
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_flr_ctrl_files/intel_qdma_flr_qreset_arbiter.sv"]\"  -work intel_pcie_ptile_mcdma_310"                   
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_flr_ctrl_files/intel_qdma_flr_pf_arbiter.sv"]\"  -work intel_pcie_ptile_mcdma_310"                       
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_flr_ctrl_files/intel_qdma_flr_pfvf_arbiter.sv"]\"  -work intel_pcie_ptile_mcdma_310"                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_flr_ctrl_files/intel_qdma_flr_ch_mapper.sv"]\"  -work intel_pcie_ptile_mcdma_310"                        
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_flr_ctrl_files/intel_qdma_flr_dc_mapper.sv"]\"  -work intel_pcie_ptile_mcdma_310"                        
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_flr_ctrl_files/intel_qdma_flr_controller.sv"]\"  -work intel_pcie_ptile_mcdma_310"                       
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_flr_ctrl_files/intel_pcie_mqdma_pfvf_dc_map.sv"]\"  -work intel_pcie_ptile_mcdma_310"                    
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_msix_wb_ctrl_files/intel_qdma_msix_package.sv"]\"  -work intel_pcie_ptile_mcdma_310"                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_msix_wb_ctrl_files/intel_qdma_msix_st_arbiter.sv"]\"  -work intel_pcie_ptile_mcdma_310"                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_msix_wb_ctrl_files/intel_qdma_msix_sdp_ram.sv"]\"  -work intel_pcie_ptile_mcdma_310"                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_msix_wb_ctrl_files/intel_qdma_msix_tdp_ram.sv"]\"  -work intel_pcie_ptile_mcdma_310"                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_msix_wb_ctrl_files/intel_qdma_msix_set_clr_rd.sv"]\"  -work intel_pcie_ptile_mcdma_310"                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_msix_wb_ctrl_files/intel_qdma_msix_pba_table.sv"]\"  -work intel_pcie_ptile_mcdma_310"                   
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_msix_wb_ctrl_files/intel_qdma_msix_irq_arbiter.sv"]\"  -work intel_pcie_ptile_mcdma_310"                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_msix_wb_ctrl_files/intel_qdma_msix_irq_processor.sv"]\"  -work intel_pcie_ptile_mcdma_310"               
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_msix_wb_ctrl_files/intel_qdma_msix_tlp_arbiter.sv"]\"  -work intel_pcie_ptile_mcdma_310"                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_msix_wb_ctrl_files/intel_qdma_msix_tlp_gen.sv"]\"  -work intel_pcie_ptile_mcdma_310"                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_msix_wb_ctrl_files/intel_qdma_desc_wb_tlp_gen.sv"]\"  -work intel_pcie_ptile_mcdma_310"                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_msix_wb_ctrl_files/intel_qdma_msix_controller.sv"]\"  -work intel_pcie_ptile_mcdma_310"                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/intel_pcie_mcdma.sv"]\"  -work intel_pcie_ptile_mcdma_310"                                                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/intel_pcie_mcdma_dm.sv"]\"  -work intel_pcie_ptile_mcdma_310"                                                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_rx_rq_files/intel_pcie_bam_avmm_intf.sv"]\"  -work intel_pcie_ptile_mcdma_310"                           
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_rx_rq_files/intel_pcie_bam_cpl.sv"]\"  -work intel_pcie_ptile_mcdma_310"                                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_rx_rq_files/intel_pcie_bam_fifos.sv"]\"  -work intel_pcie_ptile_mcdma_310"                               
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_rx_rq_files/intel_pcie_bam_rw.sv"]\"  -work intel_pcie_ptile_mcdma_310"                                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_rx_rq_files/intel_pcie_bam_sch_intf.sv"]\"  -work intel_pcie_ptile_mcdma_310"                            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_rx_rq_files/intel_pcie_bam_rx_pio.sv"]\"  -work intel_pcie_ptile_mcdma_310"                              
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_rx_rq_files/intel_pcie_lite_master.sv"]\"  -work intel_pcie_ptile_mcdma_310"                             
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_rx_rq_files/intel_pcie_mqdma_csr_avmm_intf.sv"]\"  -work intel_pcie_ptile_mcdma_310"                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_rx_rq_files/intel_pcie_mqdma_reg_rw.sv"]\"  -work intel_pcie_ptile_mcdma_310"                            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_rx_rq_files/intel_pcie_mqdma_rx_rq.sv"]\"  -work intel_pcie_ptile_mcdma_310"                             
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_rx_tlp_files/intel_pcie_mqdma_rx.sv"]\"  -work intel_pcie_ptile_mcdma_310"                               
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_rx_tlp_files/intel_pcie_mqdma_rx_dm.sv"]\"  -work intel_pcie_ptile_mcdma_310"                            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_rx_tlp_files/intel_pcie_mqdma_rx_parser.sv"]\"  -work intel_pcie_ptile_mcdma_310"                        
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_rx_tlp_files/intel_pcie_mqdma_rx_tlp_decoder.sv"]\"  -work intel_pcie_ptile_mcdma_310"                   
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_rx_tlp_files/intel_pcie_schd_rx_bam_cdt_checker.sv"]\"  -work intel_pcie_ptile_mcdma_310"                
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_rx_tlp_files/intel_pcie_schd_rx_cdt_handler.sv"]\"  -work intel_pcie_ptile_mcdma_310"                    
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_rx_tlp_files/intel_pcie_schd_rx_delay.sv"]\"  -work intel_pcie_ptile_mcdma_310"                          
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_rx_tlp_files/intel_pcie_schd_rx_ibuf.sv"]\"  -work intel_pcie_ptile_mcdma_310"                           
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_rx_tlp_files/intel_pcie_schd_rx_ibuf_order_mngr.sv"]\"  -work intel_pcie_ptile_mcdma_310"                
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_rx_tlp_files/intel_pcie_schd_rx_ibuf_rd_dns.sv"]\"  -work intel_pcie_ptile_mcdma_310"                    
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_rx_tlp_files/intel_pcie_schd_rx_obuf.sv"]\"  -work intel_pcie_ptile_mcdma_310"                           
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_rx_tlp_files/intel_pcie_schd_rx_obuf_order_mngr.sv"]\"  -work intel_pcie_ptile_mcdma_310"                
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_rx_tlp_files/intel_pcie_schd_rx_p_np_arb.sv"]\"  -work intel_pcie_ptile_mcdma_310"                       
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_rx_tlp_files/intel_pcie_schd_rx_stream.sv"]\"  -work intel_pcie_ptile_mcdma_310"                         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_tx_tlp_files/intel_pcie_mqdma_tx.sv"]\"  -work intel_pcie_ptile_mcdma_310"                               
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_tx_tlp_files/intel_pcie_mqdma_tx_cdt_checker.sv"]\"  -work intel_pcie_ptile_mcdma_310"                   
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_tx_tlp_files/intel_pcie_mqdma_tx_invalidator.sv"]\"  -work intel_pcie_ptile_mcdma_310"                   
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_tx_tlp_files/intel_pcie_mqdma_tx_np_obuf.sv"]\"  -work intel_pcie_ptile_mcdma_310"                       
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_tx_tlp_files/intel_pcie_mqdma_tx_np_order_mngr.sv"]\"  -work intel_pcie_ptile_mcdma_310"                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_tx_tlp_files/intel_pcie_mqdma_tx_np_packer.sv"]\"  -work intel_pcie_ptile_mcdma_310"                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_tx_tlp_files/intel_pcie_mqdma_tx_pc_ibuf.sv"]\"  -work intel_pcie_ptile_mcdma_310"                       
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_tx_tlp_files/intel_pcie_mqdma_tx_pc_np_arb.sv"]\"  -work intel_pcie_ptile_mcdma_310"                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_tx_tlp_files/intel_pcie_mqdma_tx_pc_obuf.sv"]\"  -work intel_pcie_ptile_mcdma_310"                       
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_tx_tlp_files/intel_pcie_mqdma_tx_pc_order_mngr.sv"]\"  -work intel_pcie_ptile_mcdma_310"                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_tx_tlp_files/intel_pcie_mqdma_tx_pc_order_mngr_rd.sv"]\"  -work intel_pcie_ptile_mcdma_310"              
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_tx_tlp_files/intel_pcie_mqdma_tx_pc_order_mngr_wr.sv"]\"  -work intel_pcie_ptile_mcdma_310"              
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_tx_tlp_files/intel_pcie_mqdma_tx_pc_packer.sv"]\"  -work intel_pcie_ptile_mcdma_310"                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_tx_tlp_files/intel_pcie_mqdma_tx_seg_packer_4_to_2.sv"]\"  -work intel_pcie_ptile_mcdma_310"             
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_tx_tlp_files/intel_pcie_mqdma_tx_top.sv"]\"  -work intel_pcie_ptile_mcdma_310"                           
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_tx_tlp_files/intel_pcie_mqdma_tx_dm.sv"]\"  -work intel_pcie_ptile_mcdma_310"                            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_tx_tlp_files/intel_qdma_msix_top.sv"]\"  -work intel_pcie_ptile_mcdma_310"                               
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_bam_files/intel_pcie_mcdma_bam_wrapper.v"]\"  -work intel_pcie_ptile_mcdma_310"                          
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_bam_files/intel_pcie_mcdma_bam.v"]\"  -work intel_pcie_ptile_mcdma_310"                                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_bam_files/intel_pcie_mcdma_bam_sch_intf.v"]\"  -work intel_pcie_ptile_mcdma_310"                         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_bam_files/intel_pcie_mcdma_bam_rw.v"]\"  -work intel_pcie_ptile_mcdma_310"                               
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_bam_files/intel_pcie_mcdma_bam_cpl.v"]\"  -work intel_pcie_ptile_mcdma_310"                              
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_bam_files/intel_pcie_mcdma_bam_avmm_intf.v"]\"  -work intel_pcie_ptile_mcdma_310"                        
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_bam_files/intel_pcie_mcdma_bam_cmd_prepoc.v"]\"  -work intel_pcie_ptile_mcdma_310"                       
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_bas_files/intel_pcie_mcdma_bas_wrapper.v"]\"  -work intel_pcie_ptile_mcdma_310"                          
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_bas_files/intel_pcie_mcdma_bas.sv"]\"  -work intel_pcie_ptile_mcdma_310"                                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_bas_files/intel_pcie_lite_bas.sv"]\"  -work intel_pcie_ptile_mcdma_310"                                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_cs_files/intel_pcie_cs.sv"]\"  -work intel_pcie_ptile_mcdma_310"                                         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_cs_files/intel_pcie_cs_parser.sv"]\"  -work intel_pcie_ptile_mcdma_310"                                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_cs_files/intel_pcie_cs_base_reg_bank.sv"]\"  -work intel_pcie_ptile_mcdma_310"                           
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_ext_rddm_files/intel_pcie_ext_rddm_ram.sv"]\"  -work intel_pcie_ptile_mcdma_310"                         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_ext_rddm_files/intel_pcie_ext_rddm_scfifo.sv"]\"  -work intel_pcie_ptile_mcdma_310"                      
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_ext_rddm_files/intel_pcie_ext_rddm_desc_preproc.sv"]\"  -work intel_pcie_ptile_mcdma_310"                
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_ext_rddm_files/intel_pcie_ext_rddm_desc_queue.sv"]\"  -work intel_pcie_ptile_mcdma_310"                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_ext_rddm_files/intel_pcie_ext_rddm_data_aligner.sv"]\"  -work intel_pcie_ptile_mcdma_310"                
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_ext_rddm_files/intel_pcie_ext_rddm_avst_cpl.sv"]\"  -work intel_pcie_ptile_mcdma_310"                    
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_ext_rddm_files/intel_pcie_ext_rddm_avst.sv"]\"  -work intel_pcie_ptile_mcdma_310"                        
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_ext_rddm_files/intel_pcie_ext_rddm_avmm_cpl.sv"]\"  -work intel_pcie_ptile_mcdma_310"                    
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_ext_rddm_files/intel_pcie_ext_rddm_avmm.sv"]\"  -work intel_pcie_ptile_mcdma_310"                        
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_ext_rddm_files/intel_pcie_ext_rddm_top.sv"]\"  -work intel_pcie_ptile_mcdma_310"                         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_ext_rddm_files/intel_pcie_ext_rddm_header_gen.sv"]\"  -work intel_pcie_ptile_mcdma_310"                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_ext_wrdm_files/intel_pcie_ext_avmm_translator_512.sv"]\"  -work intel_pcie_ptile_mcdma_310"              
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_ext_wrdm_files/intel_pcie_ext_60bit_adder.sv"]\"  -work intel_pcie_ptile_mcdma_310"                      
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_ext_wrdm_files/intel_pcie_ext_pipelined_57_6_adder.sv"]\"  -work intel_pcie_ptile_mcdma_310"             
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_ext_wrdm_files/intel_pcie_ext_write_data_mover_512.sv"]\"  -work intel_pcie_ptile_mcdma_310"             
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_ext_wrdm_files/intel_pcie_ext_wdm_input_stage_512.sv"]\"  -work intel_pcie_ptile_mcdma_310"              
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_ext_wrdm_files/intel_pcie_ext_wdm_destn_address_generator.sv"]\"  -work intel_pcie_ptile_mcdma_310"      
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_ext_wrdm_files/intel_pcie_ext_wdm_avmm_sm_512.sv"]\"  -work intel_pcie_ptile_mcdma_310"                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_ext_wrdm_files/intel_pcie_ext_wdm_packet_generator_512.sv"]\"  -work intel_pcie_ptile_mcdma_310"         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_ext_wrdm_files/intel_pcie_ext_62bit_adder.sv"]\"  -work intel_pcie_ptile_mcdma_310"                      
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_ext_wrdm_files/intel_pcie_ext_wdm_data_aligner.sv"]\"  -work intel_pcie_ptile_mcdma_310"                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_pcie_ptile_mcdma_310/sim/mentor/mcdma_ext_wrdm_files/intel_pcie_ext_wdm_scfifo.sv"]\"  -work intel_pcie_ptile_mcdma_310"                       
    lappend design_files "vcom $USER_DEFINED_VHDL_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/PCIE_HIP_FDAS_intel_pcie_ptile_mcdma_0.vhd"]\"  -work PCIE_HIP_FDAS_intel_pcie_ptile_mcdma_0"                                                                  
    return $design_files
  }
  
  proc get_elab_options {SIMULATOR_TOOL_BITNESS} {
    set ELAB_OPTIONS ""
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
    }
    append ELAB_OPTIONS { -t fs}
    return $ELAB_OPTIONS
  }
  
  
  proc get_sim_options {SIMULATOR_TOOL_BITNESS} {
    set SIM_OPTIONS ""
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
    }
    return $SIM_OPTIONS
  }
  
  
  proc get_env_variables {SIMULATOR_TOOL_BITNESS} {
    set ENV_VARIABLES [dict create]
    set LD_LIBRARY_PATH [dict create]
    dict set ENV_VARIABLES "LD_LIBRARY_PATH" $LD_LIBRARY_PATH
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
    }
    return $ENV_VARIABLES
  }
  
  
  proc normalize_path {FILEPATH} {
      if {[catch { package require fileutil } err]} { 
          return $FILEPATH 
      } 
      set path [fileutil::lexnormalize [file join [pwd] $FILEPATH]]  
      if {[file pathtype $FILEPATH] eq "relative"} { 
          set path [fileutil::relative [pwd] $path] 
      } 
      return $path 
  } 
}
