Classic Timing Analyzer report for iic
Sat Apr 26 20:38:38 2014
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                 ;
+------------------------------+-------+---------------+----------------------------------+-----------------------+----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                  ; To             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------------+----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 8.304 ns                         ; sda                   ; sda~reg0       ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 13.569 ns                        ; scl~reg0              ; scl            ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.892 ns                        ; reset_n               ; scl~reg0       ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 79.08 MHz ( period = 12.646 ns ) ; \process_1:counter[1] ; num_counter[1] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                       ;                ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------+----------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; reset_n         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                    ; To                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 79.08 MHz ( period = 12.646 ns )                    ; \process_1:counter[1]   ; num_counter[1]                   ; clk        ; clk      ; None                        ; None                      ; 12.398 ns               ;
; N/A                                     ; 79.26 MHz ( period = 12.617 ns )                    ; \process_1:counter[4]   ; num_counter[1]                   ; clk        ; clk      ; None                        ; None                      ; 12.369 ns               ;
; N/A                                     ; 79.87 MHz ( period = 12.521 ns )                    ; \process_1:counter[0]   ; num_counter[1]                   ; clk        ; clk      ; None                        ; None                      ; 12.273 ns               ;
; N/A                                     ; 80.70 MHz ( period = 12.392 ns )                    ; \process_1:counter[2]   ; num_counter[1]                   ; clk        ; clk      ; None                        ; None                      ; 12.144 ns               ;
; N/A                                     ; 81.24 MHz ( period = 12.309 ns )                    ; \process_1:counter[3]   ; num_counter[1]                   ; clk        ; clk      ; None                        ; None                      ; 12.058 ns               ;
; N/A                                     ; 83.26 MHz ( period = 12.011 ns )                    ; \process_1:counter[1]   ; num_counter[0]                   ; clk        ; clk      ; None                        ; None                      ; 11.761 ns               ;
; N/A                                     ; 83.43 MHz ( period = 11.986 ns )                    ; \process_1:counter[1]   ; scl~reg0                         ; clk        ; clk      ; None                        ; None                      ; 11.739 ns               ;
; N/A                                     ; 83.46 MHz ( period = 11.982 ns )                    ; \process_1:counter[4]   ; num_counter[0]                   ; clk        ; clk      ; None                        ; None                      ; 11.732 ns               ;
; N/A                                     ; 83.56 MHz ( period = 11.968 ns )                    ; \process_1:counter[1]   ; num_counter[2]                   ; clk        ; clk      ; None                        ; None                      ; 11.705 ns               ;
; N/A                                     ; 83.63 MHz ( period = 11.957 ns )                    ; \process_1:counter[4]   ; scl~reg0                         ; clk        ; clk      ; None                        ; None                      ; 11.710 ns               ;
; N/A                                     ; 83.76 MHz ( period = 11.939 ns )                    ; \process_1:counter[4]   ; num_counter[2]                   ; clk        ; clk      ; None                        ; None                      ; 11.676 ns               ;
; N/A                                     ; 84.08 MHz ( period = 11.893 ns )                    ; \process_1:counter[1]   ; sda~reg0                         ; clk        ; clk      ; None                        ; None                      ; 11.627 ns               ;
; N/A                                     ; 84.13 MHz ( period = 11.886 ns )                    ; \process_1:counter[0]   ; num_counter[0]                   ; clk        ; clk      ; None                        ; None                      ; 11.636 ns               ;
; N/A                                     ; 84.29 MHz ( period = 11.864 ns )                    ; \process_1:counter[4]   ; sda~reg0                         ; clk        ; clk      ; None                        ; None                      ; 11.598 ns               ;
; N/A                                     ; 84.31 MHz ( period = 11.861 ns )                    ; \process_1:counter[0]   ; scl~reg0                         ; clk        ; clk      ; None                        ; None                      ; 11.614 ns               ;
; N/A                                     ; 84.44 MHz ( period = 11.843 ns )                    ; \process_1:counter[0]   ; num_counter[2]                   ; clk        ; clk      ; None                        ; None                      ; 11.580 ns               ;
; N/A                                     ; 84.72 MHz ( period = 11.804 ns )                    ; \process_1:counter[1]   ; sda~en                           ; clk        ; clk      ; None                        ; None                      ; 11.538 ns               ;
; N/A                                     ; 84.93 MHz ( period = 11.775 ns )                    ; \process_1:counter[4]   ; sda~en                           ; clk        ; clk      ; None                        ; None                      ; 11.509 ns               ;
; N/A                                     ; 84.98 MHz ( period = 11.768 ns )                    ; \process_1:counter[0]   ; sda~reg0                         ; clk        ; clk      ; None                        ; None                      ; 11.502 ns               ;
; N/A                                     ; 85.03 MHz ( period = 11.761 ns )                    ; current_state.start     ; num_counter[1]                   ; clk        ; clk      ; None                        ; None                      ; 11.513 ns               ;
; N/A                                     ; 85.06 MHz ( period = 11.757 ns )                    ; \process_1:counter[2]   ; num_counter[0]                   ; clk        ; clk      ; None                        ; None                      ; 11.507 ns               ;
; N/A                                     ; 85.24 MHz ( period = 11.732 ns )                    ; \process_1:counter[2]   ; scl~reg0                         ; clk        ; clk      ; None                        ; None                      ; 11.485 ns               ;
; N/A                                     ; 85.32 MHz ( period = 11.721 ns )                    ; \process_1:counter[1]   ; \process_1:counter[3]            ; clk        ; clk      ; None                        ; None                      ; 11.460 ns               ;
; N/A                                     ; 85.37 MHz ( period = 11.714 ns )                    ; \process_1:counter[2]   ; num_counter[2]                   ; clk        ; clk      ; None                        ; None                      ; 11.451 ns               ;
; N/A                                     ; 85.38 MHz ( period = 11.713 ns )                    ; \process_1:counter[1]   ; current_state.ask3               ; clk        ; clk      ; None                        ; None                      ; 11.461 ns               ;
; N/A                                     ; 85.40 MHz ( period = 11.710 ns )                    ; current_state.start1    ; num_counter[1]                   ; clk        ; clk      ; None                        ; None                      ; 11.445 ns               ;
; N/A                                     ; 85.53 MHz ( period = 11.692 ns )                    ; \process_1:counter[4]   ; \process_1:counter[3]            ; clk        ; clk      ; None                        ; None                      ; 11.431 ns               ;
; N/A                                     ; 85.59 MHz ( period = 11.684 ns )                    ; \process_1:counter[4]   ; current_state.ask3               ; clk        ; clk      ; None                        ; None                      ; 11.432 ns               ;
; N/A                                     ; 85.62 MHz ( period = 11.679 ns )                    ; \process_1:counter[0]   ; sda~en                           ; clk        ; clk      ; None                        ; None                      ; 11.413 ns               ;
; N/A                                     ; 85.66 MHz ( period = 11.674 ns )                    ; \process_1:counter[3]   ; num_counter[0]                   ; clk        ; clk      ; None                        ; None                      ; 11.421 ns               ;
; N/A                                     ; 85.75 MHz ( period = 11.662 ns )                    ; current_state.prepare   ; num_counter[1]                   ; clk        ; clk      ; None                        ; None                      ; 11.414 ns               ;
; N/A                                     ; 85.84 MHz ( period = 11.650 ns )                    ; current_state.idle      ; num_counter[1]                   ; clk        ; clk      ; None                        ; None                      ; 11.403 ns               ;
; N/A                                     ; 85.84 MHz ( period = 11.649 ns )                    ; \process_1:counter[3]   ; scl~reg0                         ; clk        ; clk      ; None                        ; None                      ; 11.399 ns               ;
; N/A                                     ; 85.92 MHz ( period = 11.639 ns )                    ; \process_1:counter[2]   ; sda~reg0                         ; clk        ; clk      ; None                        ; None                      ; 11.373 ns               ;
; N/A                                     ; 85.98 MHz ( period = 11.631 ns )                    ; \process_1:counter[3]   ; num_counter[2]                   ; clk        ; clk      ; None                        ; None                      ; 11.365 ns               ;
; N/A                                     ; 86.24 MHz ( period = 11.596 ns )                    ; \process_1:counter[0]   ; \process_1:counter[3]            ; clk        ; clk      ; None                        ; None                      ; 11.335 ns               ;
; N/A                                     ; 86.30 MHz ( period = 11.588 ns )                    ; \process_1:counter[0]   ; current_state.ask3               ; clk        ; clk      ; None                        ; None                      ; 11.336 ns               ;
; N/A                                     ; 86.54 MHz ( period = 11.556 ns )                    ; \process_1:counter[3]   ; sda~reg0                         ; clk        ; clk      ; None                        ; None                      ; 11.287 ns               ;
; N/A                                     ; 86.58 MHz ( period = 11.550 ns )                    ; \process_1:counter[2]   ; sda~en                           ; clk        ; clk      ; None                        ; None                      ; 11.284 ns               ;
; N/A                                     ; 86.71 MHz ( period = 11.533 ns )                    ; current_state.read_data ; num_counter[1]                   ; clk        ; clk      ; None                        ; None                      ; 11.284 ns               ;
; N/A                                     ; 87.21 MHz ( period = 11.467 ns )                    ; \process_1:counter[2]   ; \process_1:counter[3]            ; clk        ; clk      ; None                        ; None                      ; 11.206 ns               ;
; N/A                                     ; 87.21 MHz ( period = 11.467 ns )                    ; \process_1:counter[3]   ; sda~en                           ; clk        ; clk      ; None                        ; None                      ; 11.198 ns               ;
; N/A                                     ; 87.27 MHz ( period = 11.459 ns )                    ; \process_1:counter[2]   ; current_state.ask3               ; clk        ; clk      ; None                        ; None                      ; 11.207 ns               ;
; N/A                                     ; 87.50 MHz ( period = 11.429 ns )                    ; \process_1:counter[1]   ; current_state.send_bit_address   ; clk        ; clk      ; None                        ; None                      ; 11.175 ns               ;
; N/A                                     ; 87.60 MHz ( period = 11.415 ns )                    ; \process_1:counter[1]   ; data_temp[2]                     ; clk        ; clk      ; None                        ; None                      ; 11.147 ns               ;
; N/A                                     ; 87.61 MHz ( period = 11.414 ns )                    ; \process_1:counter[1]   ; data_temp[1]                     ; clk        ; clk      ; None                        ; None                      ; 11.146 ns               ;
; N/A                                     ; 87.61 MHz ( period = 11.414 ns )                    ; \process_1:counter[1]   ; data_temp[6]                     ; clk        ; clk      ; None                        ; None                      ; 11.146 ns               ;
; N/A                                     ; 87.63 MHz ( period = 11.412 ns )                    ; \process_1:counter[1]   ; data_temp[5]                     ; clk        ; clk      ; None                        ; None                      ; 11.144 ns               ;
; N/A                                     ; 87.66 MHz ( period = 11.408 ns )                    ; \process_1:counter[1]   ; \process_1:counter[4]            ; clk        ; clk      ; None                        ; None                      ; 11.144 ns               ;
; N/A                                     ; 87.68 MHz ( period = 11.405 ns )                    ; \process_1:counter[1]   ; \process_1:counter[2]            ; clk        ; clk      ; None                        ; None                      ; 11.141 ns               ;
; N/A                                     ; 87.68 MHz ( period = 11.405 ns )                    ; \process_1:counter[1]   ; data_temp[7]                     ; clk        ; clk      ; None                        ; None                      ; 11.137 ns               ;
; N/A                                     ; 87.72 MHz ( period = 11.400 ns )                    ; \process_1:counter[4]   ; current_state.send_bit_address   ; clk        ; clk      ; None                        ; None                      ; 11.146 ns               ;
; N/A                                     ; 87.72 MHz ( period = 11.400 ns )                    ; \process_1:counter[1]   ; data_temp[3]                     ; clk        ; clk      ; None                        ; None                      ; 11.132 ns               ;
; N/A                                     ; 87.73 MHz ( period = 11.399 ns )                    ; \process_1:counter[1]   ; data_temp[4]                     ; clk        ; clk      ; None                        ; None                      ; 11.131 ns               ;
; N/A                                     ; 87.83 MHz ( period = 11.386 ns )                    ; \process_1:counter[4]   ; data_temp[2]                     ; clk        ; clk      ; None                        ; None                      ; 11.118 ns               ;
; N/A                                     ; 87.83 MHz ( period = 11.385 ns )                    ; \process_1:counter[4]   ; data_temp[1]                     ; clk        ; clk      ; None                        ; None                      ; 11.117 ns               ;
; N/A                                     ; 87.83 MHz ( period = 11.385 ns )                    ; \process_1:counter[4]   ; data_temp[6]                     ; clk        ; clk      ; None                        ; None                      ; 11.117 ns               ;
; N/A                                     ; 87.84 MHz ( period = 11.384 ns )                    ; \process_1:counter[3]   ; \process_1:counter[3]            ; clk        ; clk      ; None                        ; None                      ; 11.120 ns               ;
; N/A                                     ; 87.85 MHz ( period = 11.383 ns )                    ; \process_1:counter[4]   ; data_temp[5]                     ; clk        ; clk      ; None                        ; None                      ; 11.115 ns               ;
; N/A                                     ; 87.88 MHz ( period = 11.379 ns )                    ; \process_1:counter[4]   ; \process_1:counter[4]            ; clk        ; clk      ; None                        ; None                      ; 11.115 ns               ;
; N/A                                     ; 87.89 MHz ( period = 11.378 ns )                    ; \process_1:counter[1]   ; current_state.stop               ; clk        ; clk      ; None                        ; None                      ; 11.113 ns               ;
; N/A                                     ; 87.90 MHz ( period = 11.376 ns )                    ; \process_1:counter[4]   ; \process_1:counter[2]            ; clk        ; clk      ; None                        ; None                      ; 11.112 ns               ;
; N/A                                     ; 87.90 MHz ( period = 11.376 ns )                    ; \process_1:counter[3]   ; current_state.ask3               ; clk        ; clk      ; None                        ; None                      ; 11.121 ns               ;
; N/A                                     ; 87.90 MHz ( period = 11.376 ns )                    ; \process_1:counter[4]   ; data_temp[7]                     ; clk        ; clk      ; None                        ; None                      ; 11.108 ns               ;
; N/A                                     ; 87.94 MHz ( period = 11.371 ns )                    ; \process_1:counter[4]   ; data_temp[3]                     ; clk        ; clk      ; None                        ; None                      ; 11.103 ns               ;
; N/A                                     ; 87.95 MHz ( period = 11.370 ns )                    ; \process_1:counter[4]   ; data_temp[4]                     ; clk        ; clk      ; None                        ; None                      ; 11.102 ns               ;
; N/A                                     ; 88.11 MHz ( period = 11.349 ns )                    ; \process_1:counter[4]   ; current_state.stop               ; clk        ; clk      ; None                        ; None                      ; 11.084 ns               ;
; N/A                                     ; 88.15 MHz ( period = 11.344 ns )                    ; \process_1:counter[1]   ; current_state.prepare            ; clk        ; clk      ; None                        ; None                      ; 11.080 ns               ;
; N/A                                     ; 88.17 MHz ( period = 11.342 ns )                    ; \process_1:counter[1]   ; current_state.start              ; clk        ; clk      ; None                        ; None                      ; 11.078 ns               ;
; N/A                                     ; 88.38 MHz ( period = 11.315 ns )                    ; \process_1:counter[4]   ; current_state.prepare            ; clk        ; clk      ; None                        ; None                      ; 11.051 ns               ;
; N/A                                     ; 88.39 MHz ( period = 11.313 ns )                    ; \process_1:counter[4]   ; current_state.start              ; clk        ; clk      ; None                        ; None                      ; 11.049 ns               ;
; N/A                                     ; 88.46 MHz ( period = 11.305 ns )                    ; current_state.stop      ; num_counter[1]                   ; clk        ; clk      ; None                        ; None                      ; 11.058 ns               ;
; N/A                                     ; 88.46 MHz ( period = 11.304 ns )                    ; \process_1:counter[0]   ; current_state.send_bit_address   ; clk        ; clk      ; None                        ; None                      ; 11.050 ns               ;
; N/A                                     ; 88.57 MHz ( period = 11.290 ns )                    ; \process_1:counter[0]   ; data_temp[2]                     ; clk        ; clk      ; None                        ; None                      ; 11.022 ns               ;
; N/A                                     ; 88.58 MHz ( period = 11.289 ns )                    ; \process_1:counter[0]   ; data_temp[1]                     ; clk        ; clk      ; None                        ; None                      ; 11.021 ns               ;
; N/A                                     ; 88.58 MHz ( period = 11.289 ns )                    ; \process_1:counter[0]   ; data_temp[6]                     ; clk        ; clk      ; None                        ; None                      ; 11.021 ns               ;
; N/A                                     ; 88.60 MHz ( period = 11.287 ns )                    ; \process_1:counter[0]   ; data_temp[5]                     ; clk        ; clk      ; None                        ; None                      ; 11.019 ns               ;
; N/A                                     ; 88.63 MHz ( period = 11.283 ns )                    ; \process_1:counter[0]   ; \process_1:counter[4]            ; clk        ; clk      ; None                        ; None                      ; 11.019 ns               ;
; N/A                                     ; 88.65 MHz ( period = 11.280 ns )                    ; \process_1:counter[0]   ; \process_1:counter[2]            ; clk        ; clk      ; None                        ; None                      ; 11.016 ns               ;
; N/A                                     ; 88.65 MHz ( period = 11.280 ns )                    ; \process_1:counter[0]   ; data_temp[7]                     ; clk        ; clk      ; None                        ; None                      ; 11.012 ns               ;
; N/A                                     ; 88.69 MHz ( period = 11.275 ns )                    ; \process_1:counter[0]   ; data_temp[3]                     ; clk        ; clk      ; None                        ; None                      ; 11.007 ns               ;
; N/A                                     ; 88.70 MHz ( period = 11.274 ns )                    ; \process_1:counter[0]   ; data_temp[4]                     ; clk        ; clk      ; None                        ; None                      ; 11.006 ns               ;
; N/A                                     ; 88.76 MHz ( period = 11.266 ns )                    ; current_state.send_read ; num_counter[1]                   ; clk        ; clk      ; None                        ; None                      ; 11.008 ns               ;
; N/A                                     ; 88.87 MHz ( period = 11.253 ns )                    ; \process_1:counter[0]   ; current_state.stop               ; clk        ; clk      ; None                        ; None                      ; 10.988 ns               ;
; N/A                                     ; 89.13 MHz ( period = 11.219 ns )                    ; \process_1:counter[0]   ; current_state.prepare            ; clk        ; clk      ; None                        ; None                      ; 10.955 ns               ;
; N/A                                     ; 89.14 MHz ( period = 11.218 ns )                    ; \process_1:counter[1]   ; num_counter[3]                   ; clk        ; clk      ; None                        ; None                      ; 10.968 ns               ;
; N/A                                     ; 89.15 MHz ( period = 11.217 ns )                    ; \process_1:counter[0]   ; current_state.start              ; clk        ; clk      ; None                        ; None                      ; 10.953 ns               ;
; N/A                                     ; 89.37 MHz ( period = 11.189 ns )                    ; \process_1:counter[4]   ; num_counter[3]                   ; clk        ; clk      ; None                        ; None                      ; 10.939 ns               ;
; N/A                                     ; 89.49 MHz ( period = 11.175 ns )                    ; \process_1:counter[2]   ; current_state.send_bit_address   ; clk        ; clk      ; None                        ; None                      ; 10.921 ns               ;
; N/A                                     ; 89.60 MHz ( period = 11.161 ns )                    ; \process_1:counter[2]   ; data_temp[2]                     ; clk        ; clk      ; None                        ; None                      ; 10.893 ns               ;
; N/A                                     ; 89.61 MHz ( period = 11.160 ns )                    ; \process_1:counter[2]   ; data_temp[1]                     ; clk        ; clk      ; None                        ; None                      ; 10.892 ns               ;
; N/A                                     ; 89.61 MHz ( period = 11.160 ns )                    ; \process_1:counter[2]   ; data_temp[6]                     ; clk        ; clk      ; None                        ; None                      ; 10.892 ns               ;
; N/A                                     ; 89.62 MHz ( period = 11.158 ns )                    ; \process_1:counter[2]   ; data_temp[5]                     ; clk        ; clk      ; None                        ; None                      ; 10.890 ns               ;
; N/A                                     ; 89.65 MHz ( period = 11.154 ns )                    ; \process_1:counter[2]   ; \process_1:counter[4]            ; clk        ; clk      ; None                        ; None                      ; 10.890 ns               ;
; N/A                                     ; 89.65 MHz ( period = 11.154 ns )                    ; current_state.start1    ; sda~reg0                         ; clk        ; clk      ; None                        ; None                      ; 10.871 ns               ;
; N/A                                     ; 89.68 MHz ( period = 11.151 ns )                    ; \process_1:counter[2]   ; \process_1:counter[2]            ; clk        ; clk      ; None                        ; None                      ; 10.887 ns               ;
; N/A                                     ; 89.68 MHz ( period = 11.151 ns )                    ; \process_1:counter[2]   ; data_temp[7]                     ; clk        ; clk      ; None                        ; None                      ; 10.883 ns               ;
; N/A                                     ; 89.72 MHz ( period = 11.146 ns )                    ; \process_1:counter[2]   ; data_temp[3]                     ; clk        ; clk      ; None                        ; None                      ; 10.878 ns               ;
; N/A                                     ; 89.73 MHz ( period = 11.145 ns )                    ; \process_1:counter[2]   ; data_temp[4]                     ; clk        ; clk      ; None                        ; None                      ; 10.877 ns               ;
; N/A                                     ; 89.77 MHz ( period = 11.140 ns )                    ; current_state.prepare   ; sda~reg0                         ; clk        ; clk      ; None                        ; None                      ; 10.874 ns               ;
; N/A                                     ; 89.86 MHz ( period = 11.129 ns )                    ; \process_1:counter[1]   ; data_temp[8]                     ; clk        ; clk      ; None                        ; None                      ; 10.861 ns               ;
; N/A                                     ; 89.88 MHz ( period = 11.126 ns )                    ; current_state.start     ; num_counter[0]                   ; clk        ; clk      ; None                        ; None                      ; 10.876 ns               ;
; N/A                                     ; 89.90 MHz ( period = 11.124 ns )                    ; \process_1:counter[2]   ; current_state.stop               ; clk        ; clk      ; None                        ; None                      ; 10.859 ns               ;
; N/A                                     ; 89.90 MHz ( period = 11.124 ns )                    ; \process_1:counter[1]   ; current_state.send_slave_address ; clk        ; clk      ; None                        ; None                      ; 10.861 ns               ;
; N/A                                     ; 90.08 MHz ( period = 11.101 ns )                    ; current_state.start     ; scl~reg0                         ; clk        ; clk      ; None                        ; None                      ; 10.854 ns               ;
; N/A                                     ; 90.09 MHz ( period = 11.100 ns )                    ; \process_1:counter[4]   ; data_temp[8]                     ; clk        ; clk      ; None                        ; None                      ; 10.832 ns               ;
; N/A                                     ; 90.13 MHz ( period = 11.095 ns )                    ; \process_1:counter[4]   ; current_state.send_slave_address ; clk        ; clk      ; None                        ; None                      ; 10.832 ns               ;
; N/A                                     ; 90.15 MHz ( period = 11.093 ns )                    ; \process_1:counter[0]   ; num_counter[3]                   ; clk        ; clk      ; None                        ; None                      ; 10.843 ns               ;
; N/A                                     ; 90.16 MHz ( period = 11.092 ns )                    ; \process_1:counter[3]   ; current_state.send_bit_address   ; clk        ; clk      ; None                        ; None                      ; 10.835 ns               ;
; N/A                                     ; 90.17 MHz ( period = 11.090 ns )                    ; \process_1:counter[2]   ; current_state.prepare            ; clk        ; clk      ; None                        ; None                      ; 10.826 ns               ;
; N/A                                     ; 90.19 MHz ( period = 11.088 ns )                    ; \process_1:counter[2]   ; current_state.start              ; clk        ; clk      ; None                        ; None                      ; 10.824 ns               ;
; N/A                                     ; 90.23 MHz ( period = 11.083 ns )                    ; current_state.start     ; num_counter[2]                   ; clk        ; clk      ; None                        ; None                      ; 10.820 ns               ;
; N/A                                     ; 90.27 MHz ( period = 11.078 ns )                    ; \process_1:counter[3]   ; data_temp[2]                     ; clk        ; clk      ; None                        ; None                      ; 10.807 ns               ;
; N/A                                     ; 90.28 MHz ( period = 11.077 ns )                    ; \process_1:counter[3]   ; data_temp[1]                     ; clk        ; clk      ; None                        ; None                      ; 10.806 ns               ;
; N/A                                     ; 90.28 MHz ( period = 11.077 ns )                    ; \process_1:counter[3]   ; data_temp[6]                     ; clk        ; clk      ; None                        ; None                      ; 10.806 ns               ;
; N/A                                     ; 90.29 MHz ( period = 11.075 ns )                    ; current_state.start1    ; num_counter[0]                   ; clk        ; clk      ; None                        ; None                      ; 10.808 ns               ;
; N/A                                     ; 90.29 MHz ( period = 11.075 ns )                    ; \process_1:counter[3]   ; data_temp[5]                     ; clk        ; clk      ; None                        ; None                      ; 10.804 ns               ;
; N/A                                     ; 90.33 MHz ( period = 11.071 ns )                    ; \process_1:counter[3]   ; \process_1:counter[4]            ; clk        ; clk      ; None                        ; None                      ; 10.804 ns               ;
; N/A                                     ; 90.35 MHz ( period = 11.068 ns )                    ; \process_1:counter[3]   ; \process_1:counter[2]            ; clk        ; clk      ; None                        ; None                      ; 10.801 ns               ;
; N/A                                     ; 90.35 MHz ( period = 11.068 ns )                    ; \process_1:counter[3]   ; data_temp[7]                     ; clk        ; clk      ; None                        ; None                      ; 10.797 ns               ;
; N/A                                     ; 90.38 MHz ( period = 11.065 ns )                    ; current_state.start1    ; sda~en                           ; clk        ; clk      ; None                        ; None                      ; 10.782 ns               ;
; N/A                                     ; 90.39 MHz ( period = 11.063 ns )                    ; \process_1:counter[3]   ; data_temp[3]                     ; clk        ; clk      ; None                        ; None                      ; 10.792 ns               ;
; N/A                                     ; 90.40 MHz ( period = 11.062 ns )                    ; \process_1:counter[3]   ; data_temp[4]                     ; clk        ; clk      ; None                        ; None                      ; 10.791 ns               ;
; N/A                                     ; 90.46 MHz ( period = 11.054 ns )                    ; current_state.start1    ; scl~reg0                         ; clk        ; clk      ; None                        ; None                      ; 10.790 ns               ;
; N/A                                     ; 90.57 MHz ( period = 11.041 ns )                    ; \process_1:counter[3]   ; current_state.stop               ; clk        ; clk      ; None                        ; None                      ; 10.773 ns               ;
; N/A                                     ; 90.65 MHz ( period = 11.032 ns )                    ; current_state.start1    ; num_counter[2]                   ; clk        ; clk      ; None                        ; None                      ; 10.752 ns               ;
; N/A                                     ; 90.69 MHz ( period = 11.027 ns )                    ; current_state.prepare   ; num_counter[0]                   ; clk        ; clk      ; None                        ; None                      ; 10.777 ns               ;
; N/A                                     ; 90.74 MHz ( period = 11.020 ns )                    ; \process_1:counter[1]   ; current_state.read_data          ; clk        ; clk      ; None                        ; None                      ; 10.757 ns               ;
; N/A                                     ; 90.77 MHz ( period = 11.017 ns )                    ; current_state.prepare   ; sda~en                           ; clk        ; clk      ; None                        ; None                      ; 10.751 ns               ;
; N/A                                     ; 90.79 MHz ( period = 11.015 ns )                    ; current_state.idle      ; num_counter[0]                   ; clk        ; clk      ; None                        ; None                      ; 10.766 ns               ;
; N/A                                     ; 90.84 MHz ( period = 11.008 ns )                    ; current_state.start     ; sda~reg0                         ; clk        ; clk      ; None                        ; None                      ; 10.742 ns               ;
; N/A                                     ; 90.85 MHz ( period = 11.007 ns )                    ; \process_1:counter[3]   ; current_state.prepare            ; clk        ; clk      ; None                        ; None                      ; 10.740 ns               ;
; N/A                                     ; 90.85 MHz ( period = 11.007 ns )                    ; flag_rw                 ; num_counter[1]                   ; clk        ; clk      ; None                        ; None                      ; 10.764 ns               ;
; N/A                                     ; 90.86 MHz ( period = 11.006 ns )                    ; current_state.prepare   ; scl~reg0                         ; clk        ; clk      ; None                        ; None                      ; 10.759 ns               ;
; N/A                                     ; 90.87 MHz ( period = 11.005 ns )                    ; \process_1:counter[3]   ; current_state.start              ; clk        ; clk      ; None                        ; None                      ; 10.738 ns               ;
; N/A                                     ; 90.88 MHz ( period = 11.004 ns )                    ; \process_1:counter[0]   ; data_temp[8]                     ; clk        ; clk      ; None                        ; None                      ; 10.736 ns               ;
; N/A                                     ; 90.92 MHz ( period = 10.999 ns )                    ; \process_1:counter[0]   ; current_state.send_slave_address ; clk        ; clk      ; None                        ; None                      ; 10.736 ns               ;
; N/A                                     ; 90.97 MHz ( period = 10.993 ns )                    ; \process_1:counter[1]   ; current_state.idle               ; clk        ; clk      ; None                        ; None                      ; 10.728 ns               ;
; N/A                                     ; 90.98 MHz ( period = 10.991 ns )                    ; \process_1:counter[4]   ; current_state.read_data          ; clk        ; clk      ; None                        ; None                      ; 10.728 ns               ;
; N/A                                     ; 90.99 MHz ( period = 10.990 ns )                    ; current_state.idle      ; scl~reg0                         ; clk        ; clk      ; None                        ; None                      ; 10.744 ns               ;
; N/A                                     ; 91.04 MHz ( period = 10.984 ns )                    ; current_state.prepare   ; num_counter[2]                   ; clk        ; clk      ; None                        ; None                      ; 10.721 ns               ;
; N/A                                     ; 91.10 MHz ( period = 10.977 ns )                    ; current_state.read_data ; sda~reg0                         ; clk        ; clk      ; None                        ; None                      ; 10.710 ns               ;
; N/A                                     ; 91.14 MHz ( period = 10.972 ns )                    ; current_state.idle      ; num_counter[2]                   ; clk        ; clk      ; None                        ; None                      ; 10.710 ns               ;
; N/A                                     ; 91.21 MHz ( period = 10.964 ns )                    ; \process_1:counter[4]   ; current_state.idle               ; clk        ; clk      ; None                        ; None                      ; 10.699 ns               ;
; N/A                                     ; 91.21 MHz ( period = 10.964 ns )                    ; \process_1:counter[2]   ; num_counter[3]                   ; clk        ; clk      ; None                        ; None                      ; 10.714 ns               ;
; N/A                                     ; 91.49 MHz ( period = 10.930 ns )                    ; \process_1:counter[1]   ; \process_1:counter[1]            ; clk        ; clk      ; None                        ; None                      ; 10.666 ns               ;
; N/A                                     ; 91.51 MHz ( period = 10.928 ns )                    ; \process_1:counter[1]   ; \process_1:counter[0]            ; clk        ; clk      ; None                        ; None                      ; 10.664 ns               ;
; N/A                                     ; 91.58 MHz ( period = 10.919 ns )                    ; current_state.start     ; sda~en                           ; clk        ; clk      ; None                        ; None                      ; 10.653 ns               ;
; N/A                                     ; 91.67 MHz ( period = 10.909 ns )                    ; \process_1:counter[1]   ; current_state.ask2               ; clk        ; clk      ; None                        ; None                      ; 10.655 ns               ;
; N/A                                     ; 91.73 MHz ( period = 10.901 ns )                    ; \process_1:counter[4]   ; \process_1:counter[1]            ; clk        ; clk      ; None                        ; None                      ; 10.637 ns               ;
; N/A                                     ; 91.75 MHz ( period = 10.899 ns )                    ; \process_1:counter[4]   ; \process_1:counter[0]            ; clk        ; clk      ; None                        ; None                      ; 10.635 ns               ;
; N/A                                     ; 91.76 MHz ( period = 10.898 ns )                    ; current_state.read_data ; num_counter[0]                   ; clk        ; clk      ; None                        ; None                      ; 10.647 ns               ;
; N/A                                     ; 91.77 MHz ( period = 10.897 ns )                    ; current_state.idle      ; sda~reg0                         ; clk        ; clk      ; None                        ; None                      ; 10.632 ns               ;
; N/A                                     ; 91.79 MHz ( period = 10.895 ns )                    ; \process_1:counter[0]   ; current_state.read_data          ; clk        ; clk      ; None                        ; None                      ; 10.632 ns               ;
; N/A                                     ; 91.84 MHz ( period = 10.888 ns )                    ; current_state.read_data ; sda~en                           ; clk        ; clk      ; None                        ; None                      ; 10.621 ns               ;
; N/A                                     ; 91.90 MHz ( period = 10.881 ns )                    ; \process_1:counter[3]   ; num_counter[3]                   ; clk        ; clk      ; None                        ; None                      ; 10.628 ns               ;
; N/A                                     ; 91.91 MHz ( period = 10.880 ns )                    ; \process_1:counter[4]   ; current_state.ask2               ; clk        ; clk      ; None                        ; None                      ; 10.626 ns               ;
; N/A                                     ; 91.94 MHz ( period = 10.877 ns )                    ; current_state.read_data ; scl~reg0                         ; clk        ; clk      ; None                        ; None                      ; 10.629 ns               ;
; N/A                                     ; 91.95 MHz ( period = 10.875 ns )                    ; \process_1:counter[2]   ; data_temp[8]                     ; clk        ; clk      ; None                        ; None                      ; 10.607 ns               ;
; N/A                                     ; 92.00 MHz ( period = 10.870 ns )                    ; \process_1:counter[2]   ; current_state.send_slave_address ; clk        ; clk      ; None                        ; None                      ; 10.607 ns               ;
; N/A                                     ; 92.01 MHz ( period = 10.868 ns )                    ; \process_1:counter[0]   ; current_state.idle               ; clk        ; clk      ; None                        ; None                      ; 10.603 ns               ;
; N/A                                     ; 92.12 MHz ( period = 10.855 ns )                    ; current_state.read_data ; num_counter[2]                   ; clk        ; clk      ; None                        ; None                      ; 10.591 ns               ;
; N/A                                     ; 92.28 MHz ( period = 10.836 ns )                    ; current_state.start     ; \process_1:counter[3]            ; clk        ; clk      ; None                        ; None                      ; 10.575 ns               ;
; N/A                                     ; 92.35 MHz ( period = 10.828 ns )                    ; current_state.start     ; current_state.ask3               ; clk        ; clk      ; None                        ; None                      ; 10.576 ns               ;
; N/A                                     ; 92.52 MHz ( period = 10.808 ns )                    ; current_state.idle      ; sda~en                           ; clk        ; clk      ; None                        ; None                      ; 10.543 ns               ;
; N/A                                     ; 92.55 MHz ( period = 10.805 ns )                    ; \process_1:counter[0]   ; \process_1:counter[1]            ; clk        ; clk      ; None                        ; None                      ; 10.541 ns               ;
; N/A                                     ; 92.57 MHz ( period = 10.803 ns )                    ; \process_1:counter[0]   ; \process_1:counter[0]            ; clk        ; clk      ; None                        ; None                      ; 10.539 ns               ;
; N/A                                     ; 92.66 MHz ( period = 10.792 ns )                    ; \process_1:counter[3]   ; data_temp[8]                     ; clk        ; clk      ; None                        ; None                      ; 10.521 ns               ;
; N/A                                     ; 92.70 MHz ( period = 10.787 ns )                    ; \process_1:counter[3]   ; current_state.send_slave_address ; clk        ; clk      ; None                        ; None                      ; 10.521 ns               ;
; N/A                                     ; 92.72 MHz ( period = 10.785 ns )                    ; current_state.start1    ; \process_1:counter[3]            ; clk        ; clk      ; None                        ; None                      ; 10.507 ns               ;
; N/A                                     ; 92.73 MHz ( period = 10.784 ns )                    ; \process_1:counter[0]   ; current_state.ask2               ; clk        ; clk      ; None                        ; None                      ; 10.530 ns               ;
; N/A                                     ; 92.79 MHz ( period = 10.777 ns )                    ; current_state.start1    ; current_state.ask3               ; clk        ; clk      ; None                        ; None                      ; 10.508 ns               ;
; N/A                                     ; 92.89 MHz ( period = 10.766 ns )                    ; \process_1:counter[2]   ; current_state.read_data          ; clk        ; clk      ; None                        ; None                      ; 10.503 ns               ;
; N/A                                     ; 93.12 MHz ( period = 10.739 ns )                    ; \process_1:counter[2]   ; current_state.idle               ; clk        ; clk      ; None                        ; None                      ; 10.474 ns               ;
; N/A                                     ; 93.14 MHz ( period = 10.737 ns )                    ; current_state.prepare   ; \process_1:counter[3]            ; clk        ; clk      ; None                        ; None                      ; 10.476 ns               ;
; N/A                                     ; 93.21 MHz ( period = 10.729 ns )                    ; current_state.prepare   ; current_state.ask3               ; clk        ; clk      ; None                        ; None                      ; 10.477 ns               ;
; N/A                                     ; 93.24 MHz ( period = 10.725 ns )                    ; current_state.idle      ; \process_1:counter[3]            ; clk        ; clk      ; None                        ; None                      ; 10.465 ns               ;
; N/A                                     ; 93.31 MHz ( period = 10.717 ns )                    ; \process_1:counter[1]   ; current_state.send_read          ; clk        ; clk      ; None                        ; None                      ; 10.463 ns               ;
; N/A                                     ; 93.31 MHz ( period = 10.717 ns )                    ; current_state.idle      ; current_state.ask3               ; clk        ; clk      ; None                        ; None                      ; 10.466 ns               ;
; N/A                                     ; 93.37 MHz ( period = 10.710 ns )                    ; current_state.send_read ; sda~reg0                         ; clk        ; clk      ; None                        ; None                      ; 10.434 ns               ;
; N/A                                     ; 93.56 MHz ( period = 10.688 ns )                    ; \process_1:counter[4]   ; current_state.send_read          ; clk        ; clk      ; None                        ; None                      ; 10.434 ns               ;
; N/A                                     ; 93.61 MHz ( period = 10.683 ns )                    ; \process_1:counter[3]   ; current_state.read_data          ; clk        ; clk      ; None                        ; None                      ; 10.417 ns               ;
; N/A                                     ; 93.67 MHz ( period = 10.676 ns )                    ; \process_1:counter[2]   ; \process_1:counter[1]            ; clk        ; clk      ; None                        ; None                      ; 10.412 ns               ;
; N/A                                     ; 93.69 MHz ( period = 10.674 ns )                    ; \process_1:counter[2]   ; \process_1:counter[0]            ; clk        ; clk      ; None                        ; None                      ; 10.410 ns               ;
; N/A                                     ; 93.72 MHz ( period = 10.670 ns )                    ; current_state.stop      ; num_counter[0]                   ; clk        ; clk      ; None                        ; None                      ; 10.421 ns               ;
; N/A                                     ; 93.84 MHz ( period = 10.656 ns )                    ; \process_1:counter[3]   ; current_state.idle               ; clk        ; clk      ; None                        ; None                      ; 10.388 ns               ;
; N/A                                     ; 93.85 MHz ( period = 10.655 ns )                    ; \process_1:counter[2]   ; current_state.ask2               ; clk        ; clk      ; None                        ; None                      ; 10.401 ns               ;
; N/A                                     ; 93.94 MHz ( period = 10.645 ns )                    ; current_state.stop      ; scl~reg0                         ; clk        ; clk      ; None                        ; None                      ; 10.399 ns               ;
; N/A                                     ; 94.04 MHz ( period = 10.634 ns )                    ; current_state.prepare   ; current_state.send_slave_address ; clk        ; clk      ; None                        ; None                      ; 10.371 ns               ;
; N/A                                     ; 94.06 MHz ( period = 10.631 ns )                    ; current_state.send_read ; num_counter[0]                   ; clk        ; clk      ; None                        ; None                      ; 10.371 ns               ;
; N/A                                     ; 94.10 MHz ( period = 10.627 ns )                    ; current_state.stop      ; num_counter[2]                   ; clk        ; clk      ; None                        ; None                      ; 10.365 ns               ;
; N/A                                     ; 94.12 MHz ( period = 10.625 ns )                    ; current_state.prepare   ; current_state.read_data          ; clk        ; clk      ; None                        ; None                      ; 10.362 ns               ;
; N/A                                     ; 94.15 MHz ( period = 10.621 ns )                    ; current_state.send_read ; sda~en                           ; clk        ; clk      ; None                        ; None                      ; 10.345 ns               ;
; N/A                                     ; 94.25 MHz ( period = 10.610 ns )                    ; current_state.send_read ; scl~reg0                         ; clk        ; clk      ; None                        ; None                      ; 10.353 ns               ;
; N/A                                     ; 94.27 MHz ( period = 10.608 ns )                    ; current_state.read_data ; \process_1:counter[3]            ; clk        ; clk      ; None                        ; None                      ; 10.346 ns               ;
; N/A                                     ; 94.34 MHz ( period = 10.600 ns )                    ; current_state.read_data ; current_state.ask3               ; clk        ; clk      ; None                        ; None                      ; 10.347 ns               ;
; N/A                                     ; 94.40 MHz ( period = 10.593 ns )                    ; \process_1:counter[3]   ; \process_1:counter[1]            ; clk        ; clk      ; None                        ; None                      ; 10.326 ns               ;
; N/A                                     ; 94.41 MHz ( period = 10.592 ns )                    ; \process_1:counter[0]   ; current_state.send_read          ; clk        ; clk      ; None                        ; None                      ; 10.338 ns               ;
; N/A                                     ; 94.42 MHz ( period = 10.591 ns )                    ; \process_1:counter[3]   ; \process_1:counter[0]            ; clk        ; clk      ; None                        ; None                      ; 10.324 ns               ;
; N/A                                     ; 94.45 MHz ( period = 10.588 ns )                    ; current_state.send_read ; num_counter[2]                   ; clk        ; clk      ; None                        ; None                      ; 10.315 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                         ;                                  ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------+
; tsu                                                                       ;
+-------+--------------+------------+---------+------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To               ; To Clock ;
+-------+--------------+------------+---------+------------------+----------+
; N/A   ; None         ; 8.304 ns   ; sda     ; sda~reg0         ; clk      ;
; N/A   ; None         ; 6.616 ns   ; key[2]  ; data[3]          ; reset_n  ;
; N/A   ; None         ; 6.141 ns   ; key[3]  ; data[4]          ; reset_n  ;
; N/A   ; None         ; 5.927 ns   ; key[1]  ; data[2]          ; reset_n  ;
; N/A   ; None         ; 5.840 ns   ; reset_n ; seg_duan[3]~reg0 ; clk      ;
; N/A   ; None         ; 5.840 ns   ; reset_n ; seg_duan[6]~reg0 ; clk      ;
; N/A   ; None         ; 5.839 ns   ; reset_n ; seg_duan[0]~reg0 ; clk      ;
; N/A   ; None         ; 5.829 ns   ; reset_n ; seg_duan[4]~reg0 ; clk      ;
; N/A   ; None         ; 5.828 ns   ; reset_n ; seg_duan[1]~reg0 ; clk      ;
; N/A   ; None         ; 5.798 ns   ; key[0]  ; data[1]          ; reset_n  ;
; N/A   ; None         ; 5.794 ns   ; reset_n ; seg_duan[2]~reg0 ; clk      ;
; N/A   ; None         ; 5.763 ns   ; reset_n ; seg_duan[5]~reg0 ; clk      ;
; N/A   ; None         ; 3.051 ns   ; reset_n ; sda~en           ; clk      ;
; N/A   ; None         ; 3.051 ns   ; reset_n ; sda~reg0         ; clk      ;
; N/A   ; None         ; 2.051 ns   ; reset_n ; data_temp[2]     ; clk      ;
; N/A   ; None         ; 2.050 ns   ; reset_n ; data_temp[1]     ; clk      ;
; N/A   ; None         ; 2.050 ns   ; reset_n ; data_temp[6]     ; clk      ;
; N/A   ; None         ; 2.048 ns   ; reset_n ; data_temp[5]     ; clk      ;
; N/A   ; None         ; 2.041 ns   ; reset_n ; data_temp[7]     ; clk      ;
; N/A   ; None         ; 2.036 ns   ; reset_n ; data_temp[3]     ; clk      ;
; N/A   ; None         ; 2.035 ns   ; reset_n ; data_temp[4]     ; clk      ;
; N/A   ; None         ; 1.765 ns   ; reset_n ; data_temp[8]     ; clk      ;
; N/A   ; None         ; 1.576 ns   ; sda     ; data_temp[8]     ; clk      ;
; N/A   ; None         ; 1.574 ns   ; sda     ; data_temp[1]     ; clk      ;
; N/A   ; None         ; 1.318 ns   ; sda     ; data_temp[5]     ; clk      ;
; N/A   ; None         ; 1.318 ns   ; sda     ; data_temp[7]     ; clk      ;
; N/A   ; None         ; 1.315 ns   ; sda     ; data_temp[4]     ; clk      ;
; N/A   ; None         ; 1.315 ns   ; sda     ; data_temp[6]     ; clk      ;
; N/A   ; None         ; 1.314 ns   ; sda     ; data_temp[3]     ; clk      ;
; N/A   ; None         ; 1.313 ns   ; sda     ; data_temp[2]     ; clk      ;
; N/A   ; None         ; 1.158 ns   ; reset_n ; scl~reg0         ; clk      ;
+-------+--------------+------------+---------+------------------+----------+


+---------------------------------------------------------------------------------+
; tco                                                                             ;
+-------+--------------+------------+------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From             ; To          ; From Clock ;
+-------+--------------+------------+------------------+-------------+------------+
; N/A   ; None         ; 13.569 ns  ; scl~reg0         ; scl         ; clk        ;
; N/A   ; None         ; 13.431 ns  ; sda~reg0         ; sda         ; clk        ;
; N/A   ; None         ; 12.864 ns  ; sda~en           ; sda         ; clk        ;
; N/A   ; None         ; 12.786 ns  ; led[2]~reg0      ; led[2]      ; clk        ;
; N/A   ; None         ; 12.782 ns  ; led[3]~reg0      ; led[3]      ; clk        ;
; N/A   ; None         ; 12.765 ns  ; led[0]~reg0      ; led[0]      ; clk        ;
; N/A   ; None         ; 12.718 ns  ; led[1]~reg0      ; led[1]      ; clk        ;
; N/A   ; None         ; 12.390 ns  ; led[4]~reg0      ; led[4]      ; clk        ;
; N/A   ; None         ; 12.354 ns  ; led[5]~reg0      ; led[5]      ; clk        ;
; N/A   ; None         ; 12.340 ns  ; led[6]~reg0      ; led[6]      ; clk        ;
; N/A   ; None         ; 12.338 ns  ; led[7]~reg0      ; led[7]      ; clk        ;
; N/A   ; None         ; 9.154 ns   ; seg_wei[0]~reg0  ; seg_wei[0]  ; clk        ;
; N/A   ; None         ; 9.093 ns   ; seg_wei[1]~reg0  ; seg_wei[1]  ; clk        ;
; N/A   ; None         ; 8.774 ns   ; seg_duan[1]~reg0 ; seg_duan[1] ; clk        ;
; N/A   ; None         ; 8.404 ns   ; seg_duan[6]~reg0 ; seg_duan[6] ; clk        ;
; N/A   ; None         ; 8.327 ns   ; seg_duan[4]~reg0 ; seg_duan[4] ; clk        ;
; N/A   ; None         ; 7.989 ns   ; seg_duan[2]~reg0 ; seg_duan[2] ; clk        ;
; N/A   ; None         ; 7.986 ns   ; seg_duan[0]~reg0 ; seg_duan[0] ; clk        ;
; N/A   ; None         ; 7.958 ns   ; seg_duan[3]~reg0 ; seg_duan[3] ; clk        ;
; N/A   ; None         ; 7.646 ns   ; seg_duan[5]~reg0 ; seg_duan[5] ; clk        ;
+-------+--------------+------------+------------------+-------------+------------+


+---------------------------------------------------------------------------------+
; th                                                                              ;
+---------------+-------------+-----------+---------+------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To               ; To Clock ;
+---------------+-------------+-----------+---------+------------------+----------+
; N/A           ; None        ; -0.892 ns ; reset_n ; scl~reg0         ; clk      ;
; N/A           ; None        ; -1.047 ns ; sda     ; data_temp[2]     ; clk      ;
; N/A           ; None        ; -1.048 ns ; sda     ; data_temp[3]     ; clk      ;
; N/A           ; None        ; -1.049 ns ; sda     ; data_temp[4]     ; clk      ;
; N/A           ; None        ; -1.049 ns ; sda     ; data_temp[6]     ; clk      ;
; N/A           ; None        ; -1.052 ns ; sda     ; data_temp[5]     ; clk      ;
; N/A           ; None        ; -1.052 ns ; sda     ; data_temp[7]     ; clk      ;
; N/A           ; None        ; -1.308 ns ; sda     ; data_temp[1]     ; clk      ;
; N/A           ; None        ; -1.310 ns ; sda     ; data_temp[8]     ; clk      ;
; N/A           ; None        ; -1.499 ns ; reset_n ; data_temp[8]     ; clk      ;
; N/A           ; None        ; -1.769 ns ; reset_n ; data_temp[4]     ; clk      ;
; N/A           ; None        ; -1.770 ns ; reset_n ; data_temp[3]     ; clk      ;
; N/A           ; None        ; -1.775 ns ; reset_n ; data_temp[7]     ; clk      ;
; N/A           ; None        ; -1.782 ns ; reset_n ; data_temp[5]     ; clk      ;
; N/A           ; None        ; -1.784 ns ; reset_n ; data_temp[1]     ; clk      ;
; N/A           ; None        ; -1.784 ns ; reset_n ; data_temp[6]     ; clk      ;
; N/A           ; None        ; -1.785 ns ; reset_n ; data_temp[2]     ; clk      ;
; N/A           ; None        ; -2.785 ns ; reset_n ; sda~en           ; clk      ;
; N/A           ; None        ; -2.785 ns ; reset_n ; sda~reg0         ; clk      ;
; N/A           ; None        ; -4.596 ns ; sda     ; sda~reg0         ; clk      ;
; N/A           ; None        ; -4.857 ns ; key[0]  ; data[1]          ; reset_n  ;
; N/A           ; None        ; -4.944 ns ; key[3]  ; data[4]          ; reset_n  ;
; N/A           ; None        ; -4.985 ns ; key[1]  ; data[2]          ; reset_n  ;
; N/A           ; None        ; -5.413 ns ; key[2]  ; data[3]          ; reset_n  ;
; N/A           ; None        ; -5.497 ns ; reset_n ; seg_duan[5]~reg0 ; clk      ;
; N/A           ; None        ; -5.528 ns ; reset_n ; seg_duan[2]~reg0 ; clk      ;
; N/A           ; None        ; -5.562 ns ; reset_n ; seg_duan[1]~reg0 ; clk      ;
; N/A           ; None        ; -5.563 ns ; reset_n ; seg_duan[4]~reg0 ; clk      ;
; N/A           ; None        ; -5.573 ns ; reset_n ; seg_duan[0]~reg0 ; clk      ;
; N/A           ; None        ; -5.574 ns ; reset_n ; seg_duan[3]~reg0 ; clk      ;
; N/A           ; None        ; -5.574 ns ; reset_n ; seg_duan[6]~reg0 ; clk      ;
+---------------+-------------+-----------+---------+------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sat Apr 26 20:38:37 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off iic -c iic --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "data[4]" is a latch
    Warning: Node "data[3]" is a latch
    Warning: Node "data[2]" is a latch
    Warning: Node "data[1]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "reset_n" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clk_scan" as buffer
    Info: Detected ripple clock "clk_div" as buffer
Info: Clock "clk" has Internal fmax of 79.08 MHz between source register "\process_1:counter[1]" and destination register "num_counter[1]" (period= 12.646 ns)
    Info: + Longest register to register delay is 12.398 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y7_N27; Fanout = 14; REG Node = '\process_1:counter[1]'
        Info: 2: + IC(0.809 ns) + CELL(0.589 ns) = 1.398 ns; Loc. = LCCOMB_X18_Y7_N8; Fanout = 1; COMB Node = 'Add2~0'
        Info: 3: + IC(0.376 ns) + CELL(0.370 ns) = 2.144 ns; Loc. = LCCOMB_X18_Y7_N26; Fanout = 4; COMB Node = 'Add2~1'
        Info: 4: + IC(0.703 ns) + CELL(0.202 ns) = 3.049 ns; Loc. = LCCOMB_X19_Y7_N12; Fanout = 7; COMB Node = 'Selector11~0'
        Info: 5: + IC(0.434 ns) + CELL(0.537 ns) = 4.020 ns; Loc. = LCCOMB_X19_Y7_N18; Fanout = 1; COMB Node = 'counter~37'
        Info: 6: + IC(0.372 ns) + CELL(0.206 ns) = 4.598 ns; Loc. = LCCOMB_X19_Y7_N20; Fanout = 5; COMB Node = 'counter~38'
        Info: 7: + IC(0.385 ns) + CELL(0.319 ns) = 5.302 ns; Loc. = LCCOMB_X19_Y7_N14; Fanout = 12; COMB Node = 'counter~39'
        Info: 8: + IC(1.035 ns) + CELL(0.206 ns) = 6.543 ns; Loc. = LCCOMB_X18_Y7_N24; Fanout = 3; COMB Node = 'Add5~0'
        Info: 9: + IC(0.385 ns) + CELL(0.370 ns) = 7.298 ns; Loc. = LCCOMB_X18_Y7_N2; Fanout = 7; COMB Node = 'Mux120~0'
        Info: 10: + IC(0.381 ns) + CELL(0.206 ns) = 7.885 ns; Loc. = LCCOMB_X18_Y7_N16; Fanout = 4; COMB Node = 'num_counter[0]~27'
        Info: 11: + IC(0.403 ns) + CELL(0.651 ns) = 8.939 ns; Loc. = LCCOMB_X18_Y7_N18; Fanout = 1; COMB Node = 'num_counter[0]~28'
        Info: 12: + IC(0.373 ns) + CELL(0.623 ns) = 9.935 ns; Loc. = LCCOMB_X18_Y7_N12; Fanout = 2; COMB Node = 'num_counter[0]~29'
        Info: 13: + IC(0.373 ns) + CELL(0.206 ns) = 10.514 ns; Loc. = LCCOMB_X18_Y7_N6; Fanout = 2; COMB Node = 'num_counter~32'
        Info: 14: + IC(1.029 ns) + CELL(0.855 ns) = 12.398 ns; Loc. = LCFF_X18_Y8_N1; Fanout = 13; REG Node = 'num_counter[1]'
        Info: Total cell delay = 5.340 ns ( 43.07 % )
        Info: Total interconnect delay = 7.058 ns ( 56.93 % )
    Info: - Smallest clock skew is 0.016 ns
        Info: + Shortest clock path from clock "clk" to destination register is 7.181 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(2.062 ns) + CELL(0.970 ns) = 4.132 ns; Loc. = LCFF_X26_Y9_N3; Fanout = 2; REG Node = 'clk_div'
            Info: 3: + IC(1.544 ns) + CELL(0.000 ns) = 5.676 ns; Loc. = CLKCTRL_G6; Fanout = 50; COMB Node = 'clk_div~clkctrl'
            Info: 4: + IC(0.839 ns) + CELL(0.666 ns) = 7.181 ns; Loc. = LCFF_X18_Y8_N1; Fanout = 13; REG Node = 'num_counter[1]'
            Info: Total cell delay = 2.736 ns ( 38.10 % )
            Info: Total interconnect delay = 4.445 ns ( 61.90 % )
        Info: - Longest clock path from clock "clk" to source register is 7.165 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(2.062 ns) + CELL(0.970 ns) = 4.132 ns; Loc. = LCFF_X26_Y9_N3; Fanout = 2; REG Node = 'clk_div'
            Info: 3: + IC(1.544 ns) + CELL(0.000 ns) = 5.676 ns; Loc. = CLKCTRL_G6; Fanout = 50; COMB Node = 'clk_div~clkctrl'
            Info: 4: + IC(0.823 ns) + CELL(0.666 ns) = 7.165 ns; Loc. = LCFF_X17_Y7_N27; Fanout = 14; REG Node = '\process_1:counter[1]'
            Info: Total cell delay = 2.736 ns ( 38.19 % )
            Info: Total interconnect delay = 4.429 ns ( 61.81 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "sda~reg0" (data pin = "sda", clock pin = "clk") is 8.304 ns
    Info: + Longest pin to register delay is 15.507 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_26; Fanout = 1; PIN Node = 'sda'
        Info: 2: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = IOC_X0_Y5_N2; Fanout = 14; COMB Node = 'sda~7'
        Info: 3: + IC(7.134 ns) + CELL(0.614 ns) = 8.703 ns; Loc. = LCCOMB_X20_Y7_N18; Fanout = 1; COMB Node = 'Selector28~6'
        Info: 4: + IC(1.084 ns) + CELL(0.532 ns) = 10.319 ns; Loc. = LCCOMB_X20_Y6_N6; Fanout = 1; COMB Node = 'Selector28~10'
        Info: 5: + IC(0.362 ns) + CELL(0.206 ns) = 10.887 ns; Loc. = LCCOMB_X20_Y6_N18; Fanout = 9; COMB Node = 'Selector28~8'
        Info: 6: + IC(1.466 ns) + CELL(0.623 ns) = 12.976 ns; Loc. = LCCOMB_X18_Y4_N26; Fanout = 1; COMB Node = 'Selector0~15'
        Info: 7: + IC(1.085 ns) + CELL(0.589 ns) = 14.650 ns; Loc. = LCCOMB_X18_Y6_N8; Fanout = 1; COMB Node = 'sda~19'
        Info: 8: + IC(0.379 ns) + CELL(0.370 ns) = 15.399 ns; Loc. = LCCOMB_X18_Y6_N0; Fanout = 1; COMB Node = 'sda~20'
        Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 15.507 ns; Loc. = LCFF_X18_Y6_N1; Fanout = 1; REG Node = 'sda~reg0'
        Info: Total cell delay = 3.997 ns ( 25.78 % )
        Info: Total interconnect delay = 11.510 ns ( 74.22 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 7.163 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(2.062 ns) + CELL(0.970 ns) = 4.132 ns; Loc. = LCFF_X26_Y9_N3; Fanout = 2; REG Node = 'clk_div'
        Info: 3: + IC(1.544 ns) + CELL(0.000 ns) = 5.676 ns; Loc. = CLKCTRL_G6; Fanout = 50; COMB Node = 'clk_div~clkctrl'
        Info: 4: + IC(0.821 ns) + CELL(0.666 ns) = 7.163 ns; Loc. = LCFF_X18_Y6_N1; Fanout = 1; REG Node = 'sda~reg0'
        Info: Total cell delay = 2.736 ns ( 38.20 % )
        Info: Total interconnect delay = 4.427 ns ( 61.80 % )
Info: tco from clock "clk" to destination pin "scl" through register "scl~reg0" is 13.569 ns
    Info: + Longest clock path from clock "clk" to source register is 7.182 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(2.062 ns) + CELL(0.970 ns) = 4.132 ns; Loc. = LCFF_X26_Y9_N3; Fanout = 2; REG Node = 'clk_div'
        Info: 3: + IC(1.544 ns) + CELL(0.000 ns) = 5.676 ns; Loc. = CLKCTRL_G6; Fanout = 50; COMB Node = 'clk_div~clkctrl'
        Info: 4: + IC(0.840 ns) + CELL(0.666 ns) = 7.182 ns; Loc. = LCFF_X19_Y4_N17; Fanout = 13; REG Node = 'scl~reg0'
        Info: Total cell delay = 2.736 ns ( 38.10 % )
        Info: Total interconnect delay = 4.446 ns ( 61.90 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.083 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y4_N17; Fanout = 13; REG Node = 'scl~reg0'
        Info: 2: + IC(3.027 ns) + CELL(3.056 ns) = 6.083 ns; Loc. = PIN_24; Fanout = 0; PIN Node = 'scl'
        Info: Total cell delay = 3.056 ns ( 50.24 % )
        Info: Total interconnect delay = 3.027 ns ( 49.76 % )
Info: th for register "scl~reg0" (data pin = "reset_n", clock pin = "clk") is -0.892 ns
    Info: + Longest clock path from clock "clk" to destination register is 7.182 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(2.062 ns) + CELL(0.970 ns) = 4.132 ns; Loc. = LCFF_X26_Y9_N3; Fanout = 2; REG Node = 'clk_div'
        Info: 3: + IC(1.544 ns) + CELL(0.000 ns) = 5.676 ns; Loc. = CLKCTRL_G6; Fanout = 50; COMB Node = 'clk_div~clkctrl'
        Info: 4: + IC(0.840 ns) + CELL(0.666 ns) = 7.182 ns; Loc. = LCFF_X19_Y4_N17; Fanout = 13; REG Node = 'scl~reg0'
        Info: Total cell delay = 2.736 ns ( 38.10 % )
        Info: Total interconnect delay = 4.446 ns ( 61.90 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 8.380 ns
        Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_64; Fanout = 11; CLK Node = 'reset_n'
        Info: 2: + IC(6.614 ns) + CELL(0.822 ns) = 8.380 ns; Loc. = LCFF_X19_Y4_N17; Fanout = 13; REG Node = 'scl~reg0'
        Info: Total cell delay = 1.766 ns ( 21.07 % )
        Info: Total interconnect delay = 6.614 ns ( 78.93 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 136 megabytes
    Info: Processing ended: Sat Apr 26 20:38:38 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


