Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (lin64) Build 6060944 Thu Mar 06 19:10:09 MST 2025
| Date         : Mon Apr 14 13:55:19 2025
| Host         : fedora running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-9    Warning   Small multiplier               2           
SYNTH-10   Warning   Wide multiplier                3           
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.114        0.000                      0                 3535        0.042        0.000                      0                 3535       49.500        0.000                       0                  1298  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              78.114        0.000                      0                 3535        0.042        0.000                      0                 3535       49.500        0.000                       0                  1298  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       78.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.114ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_data_reg_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.761ns  (logic 8.109ns (37.264%)  route 13.652ns (62.736%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 104.839 - 100.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.558     5.142    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X54Y57         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  game_datapath/game_cu/D_game_fsm_q_reg[5]/Q
                         net (fo=45, routed)          1.490     7.150    game_datapath/game_cu/sel0[5]
    SLICE_X52Y56         LUT2 (Prop_lut2_I0_O)        0.150     7.300 f  game_datapath/game_cu/out_sig0_i_92/O
                         net (fo=9, routed)           0.808     8.108    game_datapath/game_cu/out_sig0_i_92_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I5_O)        0.328     8.436 r  game_datapath/game_cu/out_sig0_i_121/O
                         net (fo=64, routed)          2.380    10.815    game_datapath/game_regfiles/out_sig0__1
    SLICE_X62Y55         LUT6 (Prop_lut6_I2_O)        0.124    10.939 r  game_datapath/game_regfiles/out_sig0_i_102/O
                         net (fo=1, routed)           0.978    11.917    game_datapath/game_regfiles/out_sig0_i_102_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.041 r  game_datapath/game_regfiles/out_sig0_i_67/O
                         net (fo=12, routed)          2.273    14.314    game_datapath/game_alu/M_game_datapath_b[14]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    18.165 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.167    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    19.685 r  game_datapath/game_alu/out_sig0__1/P[2]
                         net (fo=2, routed)           1.164    20.849    game_datapath/game_alu/out_sig0__1_n_103
    SLICE_X54Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.973 r  game_datapath/game_alu/i__carry_i_1/O
                         net (fo=1, routed)           0.000    20.973    game_datapath/game_alu/i__carry_i_1_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.349 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.349    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.466 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.466    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.583 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.583    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.802 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.193    22.995    game_datapath/game_cu/D_correct_button_reg_q[31]_i_8_0[0]
    SLICE_X49Y47         LUT5 (Prop_lut5_I4_O)        0.295    23.290 r  game_datapath/game_cu/D_correct_button_reg_q[28]_i_8/O
                         net (fo=1, routed)           0.574    23.864    game_datapath/game_cu/D_correct_button_reg_q[28]_i_8_n_0
    SLICE_X49Y50         LUT5 (Prop_lut5_I2_O)        0.124    23.988 f  game_datapath/game_cu/D_correct_button_reg_q[28]_i_5/O
                         net (fo=1, routed)           0.806    24.795    game_datapath/game_cu/D_correct_button_reg_q[28]_i_5_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I5_O)        0.124    24.919 r  game_datapath/game_cu/D_correct_button_reg_q[28]_i_1/O
                         net (fo=10, routed)          1.984    26.903    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[28]
    SLICE_X42Y59         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.435   104.839    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X42Y59         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[28]/C
                         clock pessimism              0.258   105.097    
                         clock uncertainty           -0.035   105.062    
    SLICE_X42Y59         FDRE (Setup_fdre_C_D)       -0.045   105.017    game_datapath/game_regfiles/D_data_reg_q_reg[28]
  -------------------------------------------------------------------
                         required time                        105.017    
                         arrival time                         -26.903    
  -------------------------------------------------------------------
                         slack                                 78.114    

Slack (MET) :             78.403ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p0_score_reg_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.436ns  (logic 8.109ns (37.828%)  route 13.327ns (62.172%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.558     5.142    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X54Y57         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  game_datapath/game_cu/D_game_fsm_q_reg[5]/Q
                         net (fo=45, routed)          1.490     7.150    game_datapath/game_cu/sel0[5]
    SLICE_X52Y56         LUT2 (Prop_lut2_I0_O)        0.150     7.300 f  game_datapath/game_cu/out_sig0_i_92/O
                         net (fo=9, routed)           0.808     8.108    game_datapath/game_cu/out_sig0_i_92_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I5_O)        0.328     8.436 r  game_datapath/game_cu/out_sig0_i_121/O
                         net (fo=64, routed)          2.380    10.815    game_datapath/game_regfiles/out_sig0__1
    SLICE_X62Y55         LUT6 (Prop_lut6_I2_O)        0.124    10.939 r  game_datapath/game_regfiles/out_sig0_i_102/O
                         net (fo=1, routed)           0.978    11.917    game_datapath/game_regfiles/out_sig0_i_102_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.041 r  game_datapath/game_regfiles/out_sig0_i_67/O
                         net (fo=12, routed)          2.273    14.314    game_datapath/game_alu/M_game_datapath_b[14]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    18.165 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.167    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    19.685 r  game_datapath/game_alu/out_sig0__1/P[2]
                         net (fo=2, routed)           1.164    20.849    game_datapath/game_alu/out_sig0__1_n_103
    SLICE_X54Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.973 r  game_datapath/game_alu/i__carry_i_1/O
                         net (fo=1, routed)           0.000    20.973    game_datapath/game_alu/i__carry_i_1_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.349 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.349    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.466 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.466    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.583 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.583    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.802 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.193    22.995    game_datapath/game_cu/D_correct_button_reg_q[31]_i_8_0[0]
    SLICE_X49Y47         LUT5 (Prop_lut5_I4_O)        0.295    23.290 r  game_datapath/game_cu/D_correct_button_reg_q[28]_i_8/O
                         net (fo=1, routed)           0.574    23.864    game_datapath/game_cu/D_correct_button_reg_q[28]_i_8_n_0
    SLICE_X49Y50         LUT5 (Prop_lut5_I2_O)        0.124    23.988 f  game_datapath/game_cu/D_correct_button_reg_q[28]_i_5/O
                         net (fo=1, routed)           0.806    24.795    game_datapath/game_cu/D_correct_button_reg_q[28]_i_5_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I5_O)        0.124    24.919 r  game_datapath/game_cu/D_correct_button_reg_q[28]_i_1/O
                         net (fo=10, routed)          1.660    26.578    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[28]
    SLICE_X43Y58         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.436   104.840    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X43Y58         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[28]/C
                         clock pessimism              0.258   105.098    
                         clock uncertainty           -0.035   105.063    
    SLICE_X43Y58         FDRE (Setup_fdre_C_D)       -0.081   104.982    game_datapath/game_regfiles/D_p0_score_reg_q_reg[28]
  -------------------------------------------------------------------
                         required time                        104.982    
                         arrival time                         -26.578    
  -------------------------------------------------------------------
                         slack                                 78.403    

Slack (MET) :             78.463ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_correct_button_reg_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.430ns  (logic 8.109ns (37.840%)  route 13.321ns (62.160%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.558     5.142    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X54Y57         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  game_datapath/game_cu/D_game_fsm_q_reg[5]/Q
                         net (fo=45, routed)          1.490     7.150    game_datapath/game_cu/sel0[5]
    SLICE_X52Y56         LUT2 (Prop_lut2_I0_O)        0.150     7.300 f  game_datapath/game_cu/out_sig0_i_92/O
                         net (fo=9, routed)           0.808     8.108    game_datapath/game_cu/out_sig0_i_92_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I5_O)        0.328     8.436 r  game_datapath/game_cu/out_sig0_i_121/O
                         net (fo=64, routed)          2.380    10.815    game_datapath/game_regfiles/out_sig0__1
    SLICE_X62Y55         LUT6 (Prop_lut6_I2_O)        0.124    10.939 r  game_datapath/game_regfiles/out_sig0_i_102/O
                         net (fo=1, routed)           0.978    11.917    game_datapath/game_regfiles/out_sig0_i_102_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.041 r  game_datapath/game_regfiles/out_sig0_i_67/O
                         net (fo=12, routed)          2.273    14.314    game_datapath/game_alu/M_game_datapath_b[14]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    18.165 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.167    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    19.685 r  game_datapath/game_alu/out_sig0__1/P[2]
                         net (fo=2, routed)           1.164    20.849    game_datapath/game_alu/out_sig0__1_n_103
    SLICE_X54Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.973 r  game_datapath/game_alu/i__carry_i_1/O
                         net (fo=1, routed)           0.000    20.973    game_datapath/game_alu/i__carry_i_1_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.349 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.349    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.466 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.466    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.583 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.583    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.802 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.193    22.995    game_datapath/game_cu/D_correct_button_reg_q[31]_i_8_0[0]
    SLICE_X49Y47         LUT5 (Prop_lut5_I4_O)        0.295    23.290 r  game_datapath/game_cu/D_correct_button_reg_q[28]_i_8/O
                         net (fo=1, routed)           0.574    23.864    game_datapath/game_cu/D_correct_button_reg_q[28]_i_8_n_0
    SLICE_X49Y50         LUT5 (Prop_lut5_I2_O)        0.124    23.988 f  game_datapath/game_cu/D_correct_button_reg_q[28]_i_5/O
                         net (fo=1, routed)           0.806    24.795    game_datapath/game_cu/D_correct_button_reg_q[28]_i_5_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I5_O)        0.124    24.919 r  game_datapath/game_cu/D_correct_button_reg_q[28]_i_1/O
                         net (fo=10, routed)          1.653    26.572    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[28]
    SLICE_X42Y57         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.436   104.840    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[28]/C
                         clock pessimism              0.258   105.098    
                         clock uncertainty           -0.035   105.063    
    SLICE_X42Y57         FDRE (Setup_fdre_C_D)       -0.028   105.035    game_datapath/game_regfiles/D_correct_button_reg_q_reg[28]
  -------------------------------------------------------------------
                         required time                        105.035    
                         arrival time                         -26.572    
  -------------------------------------------------------------------
                         slack                                 78.463    

Slack (MET) :             78.589ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_direction_reg_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.271ns  (logic 8.109ns (38.122%)  route 13.162ns (61.878%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.558     5.142    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X54Y57         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  game_datapath/game_cu/D_game_fsm_q_reg[5]/Q
                         net (fo=45, routed)          1.490     7.150    game_datapath/game_cu/sel0[5]
    SLICE_X52Y56         LUT2 (Prop_lut2_I0_O)        0.150     7.300 f  game_datapath/game_cu/out_sig0_i_92/O
                         net (fo=9, routed)           0.808     8.108    game_datapath/game_cu/out_sig0_i_92_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I5_O)        0.328     8.436 r  game_datapath/game_cu/out_sig0_i_121/O
                         net (fo=64, routed)          2.380    10.815    game_datapath/game_regfiles/out_sig0__1
    SLICE_X62Y55         LUT6 (Prop_lut6_I2_O)        0.124    10.939 r  game_datapath/game_regfiles/out_sig0_i_102/O
                         net (fo=1, routed)           0.978    11.917    game_datapath/game_regfiles/out_sig0_i_102_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.041 r  game_datapath/game_regfiles/out_sig0_i_67/O
                         net (fo=12, routed)          2.273    14.314    game_datapath/game_alu/M_game_datapath_b[14]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    18.165 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.167    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    19.685 r  game_datapath/game_alu/out_sig0__1/P[2]
                         net (fo=2, routed)           1.164    20.849    game_datapath/game_alu/out_sig0__1_n_103
    SLICE_X54Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.973 r  game_datapath/game_alu/i__carry_i_1/O
                         net (fo=1, routed)           0.000    20.973    game_datapath/game_alu/i__carry_i_1_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.349 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.349    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.466 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.466    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.583 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.583    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.802 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.193    22.995    game_datapath/game_cu/D_correct_button_reg_q[31]_i_8_0[0]
    SLICE_X49Y47         LUT5 (Prop_lut5_I4_O)        0.295    23.290 r  game_datapath/game_cu/D_correct_button_reg_q[28]_i_8/O
                         net (fo=1, routed)           0.574    23.864    game_datapath/game_cu/D_correct_button_reg_q[28]_i_8_n_0
    SLICE_X49Y50         LUT5 (Prop_lut5_I2_O)        0.124    23.988 f  game_datapath/game_cu/D_correct_button_reg_q[28]_i_5/O
                         net (fo=1, routed)           0.806    24.795    game_datapath/game_cu/D_correct_button_reg_q[28]_i_5_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I5_O)        0.124    24.919 r  game_datapath/game_cu/D_correct_button_reg_q[28]_i_1/O
                         net (fo=10, routed)          1.495    26.413    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[28]
    SLICE_X45Y57         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.437   104.841    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X45Y57         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[28]/C
                         clock pessimism              0.258   105.099    
                         clock uncertainty           -0.035   105.064    
    SLICE_X45Y57         FDRE (Setup_fdre_C_D)       -0.061   105.003    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[28]
  -------------------------------------------------------------------
                         required time                        105.003    
                         arrival time                         -26.413    
  -------------------------------------------------------------------
                         slack                                 78.589    

Slack (MET) :             78.743ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_speed_reg_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.118ns  (logic 8.109ns (38.398%)  route 13.009ns (61.602%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.558     5.142    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X54Y57         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  game_datapath/game_cu/D_game_fsm_q_reg[5]/Q
                         net (fo=45, routed)          1.490     7.150    game_datapath/game_cu/sel0[5]
    SLICE_X52Y56         LUT2 (Prop_lut2_I0_O)        0.150     7.300 f  game_datapath/game_cu/out_sig0_i_92/O
                         net (fo=9, routed)           0.808     8.108    game_datapath/game_cu/out_sig0_i_92_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I5_O)        0.328     8.436 r  game_datapath/game_cu/out_sig0_i_121/O
                         net (fo=64, routed)          2.380    10.815    game_datapath/game_regfiles/out_sig0__1
    SLICE_X62Y55         LUT6 (Prop_lut6_I2_O)        0.124    10.939 r  game_datapath/game_regfiles/out_sig0_i_102/O
                         net (fo=1, routed)           0.978    11.917    game_datapath/game_regfiles/out_sig0_i_102_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.041 r  game_datapath/game_regfiles/out_sig0_i_67/O
                         net (fo=12, routed)          2.273    14.314    game_datapath/game_alu/M_game_datapath_b[14]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    18.165 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.167    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    19.685 r  game_datapath/game_alu/out_sig0__1/P[2]
                         net (fo=2, routed)           1.164    20.849    game_datapath/game_alu/out_sig0__1_n_103
    SLICE_X54Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.973 r  game_datapath/game_alu/i__carry_i_1/O
                         net (fo=1, routed)           0.000    20.973    game_datapath/game_alu/i__carry_i_1_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.349 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.349    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.466 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.466    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.583 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.583    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.802 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.193    22.995    game_datapath/game_cu/D_correct_button_reg_q[31]_i_8_0[0]
    SLICE_X49Y47         LUT5 (Prop_lut5_I4_O)        0.295    23.290 r  game_datapath/game_cu/D_correct_button_reg_q[28]_i_8/O
                         net (fo=1, routed)           0.574    23.864    game_datapath/game_cu/D_correct_button_reg_q[28]_i_8_n_0
    SLICE_X49Y50         LUT5 (Prop_lut5_I2_O)        0.124    23.988 f  game_datapath/game_cu/D_correct_button_reg_q[28]_i_5/O
                         net (fo=1, routed)           0.806    24.795    game_datapath/game_cu/D_correct_button_reg_q[28]_i_5_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I5_O)        0.124    24.919 r  game_datapath/game_cu/D_correct_button_reg_q[28]_i_1/O
                         net (fo=10, routed)          1.342    26.260    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[28]
    SLICE_X43Y56         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.437   104.841    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X43Y56         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[28]/C
                         clock pessimism              0.258   105.099    
                         clock uncertainty           -0.035   105.064    
    SLICE_X43Y56         FDRE (Setup_fdre_C_D)       -0.061   105.003    game_datapath/game_regfiles/D_motor_speed_reg_q_reg[28]
  -------------------------------------------------------------------
                         required time                        105.003    
                         arrival time                         -26.260    
  -------------------------------------------------------------------
                         slack                                 78.743    

Slack (MET) :             78.915ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_temp_reg_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        20.978ns  (logic 8.109ns (38.655%)  route 12.869ns (61.345%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 104.842 - 100.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.558     5.142    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X54Y57         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  game_datapath/game_cu/D_game_fsm_q_reg[5]/Q
                         net (fo=45, routed)          1.490     7.150    game_datapath/game_cu/sel0[5]
    SLICE_X52Y56         LUT2 (Prop_lut2_I0_O)        0.150     7.300 f  game_datapath/game_cu/out_sig0_i_92/O
                         net (fo=9, routed)           0.808     8.108    game_datapath/game_cu/out_sig0_i_92_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I5_O)        0.328     8.436 r  game_datapath/game_cu/out_sig0_i_121/O
                         net (fo=64, routed)          2.380    10.815    game_datapath/game_regfiles/out_sig0__1
    SLICE_X62Y55         LUT6 (Prop_lut6_I2_O)        0.124    10.939 r  game_datapath/game_regfiles/out_sig0_i_102/O
                         net (fo=1, routed)           0.978    11.917    game_datapath/game_regfiles/out_sig0_i_102_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.041 r  game_datapath/game_regfiles/out_sig0_i_67/O
                         net (fo=12, routed)          2.273    14.314    game_datapath/game_alu/M_game_datapath_b[14]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    18.165 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.167    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    19.685 r  game_datapath/game_alu/out_sig0__1/P[2]
                         net (fo=2, routed)           1.164    20.849    game_datapath/game_alu/out_sig0__1_n_103
    SLICE_X54Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.973 r  game_datapath/game_alu/i__carry_i_1/O
                         net (fo=1, routed)           0.000    20.973    game_datapath/game_alu/i__carry_i_1_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.349 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.349    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.466 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.466    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.583 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.583    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.802 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.193    22.995    game_datapath/game_cu/D_correct_button_reg_q[31]_i_8_0[0]
    SLICE_X49Y47         LUT5 (Prop_lut5_I4_O)        0.295    23.290 r  game_datapath/game_cu/D_correct_button_reg_q[28]_i_8/O
                         net (fo=1, routed)           0.574    23.864    game_datapath/game_cu/D_correct_button_reg_q[28]_i_8_n_0
    SLICE_X49Y50         LUT5 (Prop_lut5_I2_O)        0.124    23.988 f  game_datapath/game_cu/D_correct_button_reg_q[28]_i_5/O
                         net (fo=1, routed)           0.806    24.795    game_datapath/game_cu/D_correct_button_reg_q[28]_i_5_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I5_O)        0.124    24.919 r  game_datapath/game_cu/D_correct_button_reg_q[28]_i_1/O
                         net (fo=10, routed)          1.201    26.120    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[28]
    SLICE_X46Y55         FDRE                                         r  game_datapath/game_regfiles/D_temp_reg_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.438   104.842    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X46Y55         FDRE                                         r  game_datapath/game_regfiles/D_temp_reg_q_reg[28]/C
                         clock pessimism              0.258   105.100    
                         clock uncertainty           -0.035   105.065    
    SLICE_X46Y55         FDRE (Setup_fdre_C_D)       -0.030   105.035    game_datapath/game_regfiles/D_temp_reg_q_reg[28]
  -------------------------------------------------------------------
                         required time                        105.035    
                         arrival time                         -26.120    
  -------------------------------------------------------------------
                         slack                                 78.915    

Slack (MET) :             78.949ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_correct_button_reg_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        20.956ns  (logic 8.224ns (39.245%)  route 12.732ns (60.755%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.558     5.142    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X54Y57         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  game_datapath/game_cu/D_game_fsm_q_reg[5]/Q
                         net (fo=45, routed)          1.490     7.150    game_datapath/game_cu/sel0[5]
    SLICE_X52Y56         LUT2 (Prop_lut2_I0_O)        0.150     7.300 f  game_datapath/game_cu/out_sig0_i_92/O
                         net (fo=9, routed)           0.808     8.108    game_datapath/game_cu/out_sig0_i_92_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I5_O)        0.328     8.436 r  game_datapath/game_cu/out_sig0_i_121/O
                         net (fo=64, routed)          2.380    10.815    game_datapath/game_regfiles/out_sig0__1
    SLICE_X62Y55         LUT6 (Prop_lut6_I2_O)        0.124    10.939 r  game_datapath/game_regfiles/out_sig0_i_102/O
                         net (fo=1, routed)           0.978    11.917    game_datapath/game_regfiles/out_sig0_i_102_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.041 r  game_datapath/game_regfiles/out_sig0_i_67/O
                         net (fo=12, routed)          2.273    14.314    game_datapath/game_alu/M_game_datapath_b[14]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    18.165 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.167    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    19.685 r  game_datapath/game_alu/out_sig0__1/P[2]
                         net (fo=2, routed)           1.164    20.849    game_datapath/game_alu/out_sig0__1_n_103
    SLICE_X54Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.973 r  game_datapath/game_alu/i__carry_i_1/O
                         net (fo=1, routed)           0.000    20.973    game_datapath/game_alu/i__carry_i_1_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.349 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.349    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.466 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.466    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.583 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.583    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.906 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.970    22.876    game_datapath/game_cu/D_correct_button_reg_q[31]_i_8_0[1]
    SLICE_X50Y49         LUT5 (Prop_lut5_I4_O)        0.306    23.182 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_13/O
                         net (fo=1, routed)           0.458    23.640    game_datapath/game_cu/D_correct_button_reg_q[29]_i_13_n_0
    SLICE_X52Y51         LUT5 (Prop_lut5_I2_O)        0.124    23.764 f  game_datapath/game_cu/D_correct_button_reg_q[29]_i_5/O
                         net (fo=1, routed)           0.583    24.347    game_datapath/game_cu/D_correct_button_reg_q[29]_i_5_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.124    24.471 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_1/O
                         net (fo=10, routed)          1.626    26.098    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[29]
    SLICE_X42Y57         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.436   104.840    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[29]/C
                         clock pessimism              0.258   105.098    
                         clock uncertainty           -0.035   105.063    
    SLICE_X42Y57         FDRE (Setup_fdre_C_D)       -0.016   105.047    game_datapath/game_regfiles/D_correct_button_reg_q_reg[29]
  -------------------------------------------------------------------
                         required time                        105.047    
                         arrival time                         -26.098    
  -------------------------------------------------------------------
                         slack                                 78.949    

Slack (MET) :             78.966ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_direction_reg_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        20.874ns  (logic 8.100ns (38.804%)  route 12.774ns (61.196%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=2 LUT2=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.558     5.142    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X54Y57         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  game_datapath/game_cu/D_game_fsm_q_reg[5]/Q
                         net (fo=45, routed)          1.490     7.150    game_datapath/game_cu/sel0[5]
    SLICE_X52Y56         LUT2 (Prop_lut2_I0_O)        0.150     7.300 f  game_datapath/game_cu/out_sig0_i_92/O
                         net (fo=9, routed)           0.808     8.108    game_datapath/game_cu/out_sig0_i_92_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I5_O)        0.328     8.436 r  game_datapath/game_cu/out_sig0_i_121/O
                         net (fo=64, routed)          2.380    10.815    game_datapath/game_regfiles/out_sig0__1
    SLICE_X62Y55         LUT6 (Prop_lut6_I2_O)        0.124    10.939 r  game_datapath/game_regfiles/out_sig0_i_102/O
                         net (fo=1, routed)           0.978    11.917    game_datapath/game_regfiles/out_sig0_i_102_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.041 r  game_datapath/game_regfiles/out_sig0_i_67/O
                         net (fo=12, routed)          2.273    14.314    game_datapath/game_alu/M_game_datapath_b[14]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    18.165 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.167    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    19.685 r  game_datapath/game_alu/out_sig0__1/P[2]
                         net (fo=2, routed)           1.164    20.849    game_datapath/game_alu/out_sig0__1_n_103
    SLICE_X54Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.973 r  game_datapath/game_alu/i__carry_i_1/O
                         net (fo=1, routed)           0.000    20.973    game_datapath/game_alu/i__carry_i_1_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.349 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.349    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.466 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.466    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.781 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.995    22.775    game_datapath/game_cu/D_correct_button_reg_q[27]_i_4_0[3]
    SLICE_X50Y48         LUT5 (Prop_lut5_I4_O)        0.307    23.082 r  game_datapath/game_cu/D_correct_button_reg_q[27]_i_7/O
                         net (fo=1, routed)           0.282    23.364    game_datapath/game_cu/D_correct_button_reg_q[27]_i_7_n_0
    SLICE_X50Y48         LUT5 (Prop_lut5_I2_O)        0.124    23.488 f  game_datapath/game_cu/D_correct_button_reg_q[27]_i_4/O
                         net (fo=1, routed)           0.710    24.198    game_datapath/game_cu/D_correct_button_reg_q[27]_i_4_n_0
    SLICE_X49Y51         LUT5 (Prop_lut5_I4_O)        0.124    24.322 r  game_datapath/game_cu/D_correct_button_reg_q[27]_i_1/O
                         net (fo=10, routed)          1.694    26.016    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[27]
    SLICE_X45Y57         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.437   104.841    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X45Y57         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[27]/C
                         clock pessimism              0.258   105.099    
                         clock uncertainty           -0.035   105.064    
    SLICE_X45Y57         FDRE (Setup_fdre_C_D)       -0.081   104.983    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[27]
  -------------------------------------------------------------------
                         required time                        104.983    
                         arrival time                         -26.016    
  -------------------------------------------------------------------
                         slack                                 78.966    

Slack (MET) :             78.996ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_counter_reg_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        20.871ns  (logic 8.109ns (38.853%)  route 12.762ns (61.147%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 104.844 - 100.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.558     5.142    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X54Y57         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  game_datapath/game_cu/D_game_fsm_q_reg[5]/Q
                         net (fo=45, routed)          1.490     7.150    game_datapath/game_cu/sel0[5]
    SLICE_X52Y56         LUT2 (Prop_lut2_I0_O)        0.150     7.300 f  game_datapath/game_cu/out_sig0_i_92/O
                         net (fo=9, routed)           0.808     8.108    game_datapath/game_cu/out_sig0_i_92_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I5_O)        0.328     8.436 r  game_datapath/game_cu/out_sig0_i_121/O
                         net (fo=64, routed)          2.380    10.815    game_datapath/game_regfiles/out_sig0__1
    SLICE_X62Y55         LUT6 (Prop_lut6_I2_O)        0.124    10.939 r  game_datapath/game_regfiles/out_sig0_i_102/O
                         net (fo=1, routed)           0.978    11.917    game_datapath/game_regfiles/out_sig0_i_102_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.041 r  game_datapath/game_regfiles/out_sig0_i_67/O
                         net (fo=12, routed)          2.273    14.314    game_datapath/game_alu/M_game_datapath_b[14]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    18.165 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.167    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    19.685 r  game_datapath/game_alu/out_sig0__1/P[2]
                         net (fo=2, routed)           1.164    20.849    game_datapath/game_alu/out_sig0__1_n_103
    SLICE_X54Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.973 r  game_datapath/game_alu/i__carry_i_1/O
                         net (fo=1, routed)           0.000    20.973    game_datapath/game_alu/i__carry_i_1_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.349 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.349    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.466 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.466    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.583 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.583    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.802 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.193    22.995    game_datapath/game_cu/D_correct_button_reg_q[31]_i_8_0[0]
    SLICE_X49Y47         LUT5 (Prop_lut5_I4_O)        0.295    23.290 r  game_datapath/game_cu/D_correct_button_reg_q[28]_i_8/O
                         net (fo=1, routed)           0.574    23.864    game_datapath/game_cu/D_correct_button_reg_q[28]_i_8_n_0
    SLICE_X49Y50         LUT5 (Prop_lut5_I2_O)        0.124    23.988 f  game_datapath/game_cu/D_correct_button_reg_q[28]_i_5/O
                         net (fo=1, routed)           0.806    24.795    game_datapath/game_cu/D_correct_button_reg_q[28]_i_5_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I5_O)        0.124    24.919 r  game_datapath/game_cu/D_correct_button_reg_q[28]_i_1/O
                         net (fo=10, routed)          1.094    26.013    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[28]
    SLICE_X49Y57         FDRE                                         r  game_datapath/game_regfiles/D_counter_reg_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.440   104.844    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X49Y57         FDRE                                         r  game_datapath/game_regfiles/D_counter_reg_q_reg[28]/C
                         clock pessimism              0.258   105.102    
                         clock uncertainty           -0.035   105.067    
    SLICE_X49Y57         FDRE (Setup_fdre_C_D)       -0.058   105.009    game_datapath/game_regfiles/D_counter_reg_q_reg[28]
  -------------------------------------------------------------------
                         required time                        105.009    
                         arrival time                         -26.013    
  -------------------------------------------------------------------
                         slack                                 78.996    

Slack (MET) :             78.998ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_data_reg_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        20.890ns  (logic 8.100ns (38.774%)  route 12.790ns (61.226%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=2 LUT2=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 104.839 - 100.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.558     5.142    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X54Y57         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  game_datapath/game_cu/D_game_fsm_q_reg[5]/Q
                         net (fo=45, routed)          1.490     7.150    game_datapath/game_cu/sel0[5]
    SLICE_X52Y56         LUT2 (Prop_lut2_I0_O)        0.150     7.300 f  game_datapath/game_cu/out_sig0_i_92/O
                         net (fo=9, routed)           0.808     8.108    game_datapath/game_cu/out_sig0_i_92_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I5_O)        0.328     8.436 r  game_datapath/game_cu/out_sig0_i_121/O
                         net (fo=64, routed)          2.380    10.815    game_datapath/game_regfiles/out_sig0__1
    SLICE_X62Y55         LUT6 (Prop_lut6_I2_O)        0.124    10.939 r  game_datapath/game_regfiles/out_sig0_i_102/O
                         net (fo=1, routed)           0.978    11.917    game_datapath/game_regfiles/out_sig0_i_102_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.041 r  game_datapath/game_regfiles/out_sig0_i_67/O
                         net (fo=12, routed)          2.273    14.314    game_datapath/game_alu/M_game_datapath_b[14]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    18.165 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.167    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    19.685 r  game_datapath/game_alu/out_sig0__1/P[2]
                         net (fo=2, routed)           1.164    20.849    game_datapath/game_alu/out_sig0__1_n_103
    SLICE_X54Y46         LUT2 (Prop_lut2_I0_O)        0.124    20.973 r  game_datapath/game_alu/i__carry_i_1/O
                         net (fo=1, routed)           0.000    20.973    game_datapath/game_alu/i__carry_i_1_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.349 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.349    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.466 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.466    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.781 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.995    22.775    game_datapath/game_cu/D_correct_button_reg_q[27]_i_4_0[3]
    SLICE_X50Y48         LUT5 (Prop_lut5_I4_O)        0.307    23.082 r  game_datapath/game_cu/D_correct_button_reg_q[27]_i_7/O
                         net (fo=1, routed)           0.282    23.364    game_datapath/game_cu/D_correct_button_reg_q[27]_i_7_n_0
    SLICE_X50Y48         LUT5 (Prop_lut5_I2_O)        0.124    23.488 f  game_datapath/game_cu/D_correct_button_reg_q[27]_i_4/O
                         net (fo=1, routed)           0.710    24.198    game_datapath/game_cu/D_correct_button_reg_q[27]_i_4_n_0
    SLICE_X49Y51         LUT5 (Prop_lut5_I4_O)        0.124    24.322 r  game_datapath/game_cu/D_correct_button_reg_q[27]_i_1/O
                         net (fo=10, routed)          1.710    26.032    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[27]
    SLICE_X42Y59         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.435   104.839    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X42Y59         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[27]/C
                         clock pessimism              0.258   105.097    
                         clock uncertainty           -0.035   105.062    
    SLICE_X42Y59         FDRE (Setup_fdre_C_D)       -0.031   105.031    game_datapath/game_regfiles/D_data_reg_q_reg[27]
  -------------------------------------------------------------------
                         required time                        105.031    
                         arrival time                         -26.032    
  -------------------------------------------------------------------
                         slack                                 78.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 debugger/D_motor_direction_count_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_motor_direction_count_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.379%)  route 0.215ns (53.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.564     1.508    debugger/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  debugger/D_motor_direction_count_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  debugger/D_motor_direction_count_q_reg[0]/Q
                         net (fo=13, routed)          0.215     1.864    debugger/D_motor_direction_count_q[0]
    SLICE_X37Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.909 r  debugger/D_motor_direction_count_q[4]_i_2/O
                         net (fo=1, routed)           0.000     1.909    debugger/D_motor_direction_count_d[4]
    SLICE_X37Y50         FDRE                                         r  debugger/D_motor_direction_count_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.830     2.020    debugger/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  debugger/D_motor_direction_count_q_reg[4]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.092     1.867    debugger/D_motor_direction_count_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_counter_reg_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_counter_dff_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.339%)  route 0.215ns (62.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.595     1.539    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  game_datapath/game_regfiles/D_counter_reg_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.128     1.667 r  game_datapath/game_regfiles/D_counter_reg_q_reg[14]/Q
                         net (fo=3, routed)           0.215     1.881    debugger/D_counter_dff_q_reg[31]_0[14]
    SLICE_X61Y50         FDRE                                         r  debugger/D_counter_dff_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.863     2.052    debugger/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  debugger/D_counter_dff_q_reg[14]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.018     1.825    debugger/D_counter_dff_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 debugger/D_motor_direction_count_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_motor_direction_count_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.187ns (41.185%)  route 0.267ns (58.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.564     1.508    debugger/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  debugger/D_motor_direction_count_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  debugger/D_motor_direction_count_q_reg[0]/Q
                         net (fo=13, routed)          0.267     1.916    debugger/D_motor_direction_count_q[0]
    SLICE_X37Y50         LUT5 (Prop_lut5_I1_O)        0.046     1.962 r  debugger/D_motor_direction_count_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.962    debugger/D_motor_direction_count_d[3]
    SLICE_X37Y50         FDRE                                         r  debugger/D_motor_direction_count_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.830     2.020    debugger/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  debugger/D_motor_direction_count_q_reg[3]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.107     1.882    debugger/D_motor_direction_count_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 debugger/D_bit_32_count_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_bit_32_count_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.212ns (45.369%)  route 0.255ns (54.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.562     1.506    debugger/clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  debugger/D_bit_32_count_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  debugger/D_bit_32_count_q_reg[1]/Q
                         net (fo=101, routed)         0.255     1.925    debugger/D_bit_32_count_q[1]
    SLICE_X43Y49         LUT5 (Prop_lut5_I1_O)        0.048     1.973 r  debugger/D_bit_32_count_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.973    debugger/D_bit_32_count_d[3]
    SLICE_X43Y49         FDRE                                         r  debugger/D_bit_32_count_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.834     2.024    debugger/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  debugger/D_bit_32_count_q_reg[3]/C
                         clock pessimism             -0.246     1.778    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.107     1.885    debugger/D_bit_32_count_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 debugger/D_motor_direction_count_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_motor_direction_count_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.055%)  route 0.267ns (58.945%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.564     1.508    debugger/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  debugger/D_motor_direction_count_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  debugger/D_motor_direction_count_q_reg[0]/Q
                         net (fo=13, routed)          0.267     1.916    debugger/D_motor_direction_count_q[0]
    SLICE_X37Y50         LUT4 (Prop_lut4_I2_O)        0.045     1.961 r  debugger/D_motor_direction_count_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.961    debugger/D_motor_direction_count_d[2]
    SLICE_X37Y50         FDRE                                         r  debugger/D_motor_direction_count_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.830     2.020    debugger/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  debugger/D_motor_direction_count_q_reg[2]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.091     1.866    debugger/D_motor_direction_count_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 debugger/D_bit_32_count_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_bit_32_count_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.209ns (45.016%)  route 0.255ns (54.984%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.562     1.506    debugger/clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  debugger/D_bit_32_count_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  debugger/D_bit_32_count_q_reg[1]/Q
                         net (fo=101, routed)         0.255     1.925    debugger/D_bit_32_count_q[1]
    SLICE_X43Y49         LUT4 (Prop_lut4_I1_O)        0.045     1.970 r  debugger/D_bit_32_count_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.970    debugger/D_bit_32_count_d[2]
    SLICE_X43Y49         FDRE                                         r  debugger/D_bit_32_count_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.834     2.024    debugger/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  debugger/D_bit_32_count_q_reg[2]/C
                         clock pessimism             -0.246     1.778    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.091     1.869    debugger/D_bit_32_count_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 debugger/D_bit_32_count_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_bit_32_count_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.209ns (44.919%)  route 0.256ns (55.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.562     1.506    debugger/clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  debugger/D_bit_32_count_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  debugger/D_bit_32_count_q_reg[1]/Q
                         net (fo=101, routed)         0.256     1.926    debugger/D_bit_32_count_q[1]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.971 r  debugger/D_bit_32_count_q[4]_i_2/O
                         net (fo=1, routed)           0.000     1.971    debugger/D_bit_32_count_d[4]
    SLICE_X43Y49         FDRE                                         r  debugger/D_bit_32_count_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.834     2.024    debugger/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  debugger/D_bit_32_count_q_reg[4]/C
                         clock pessimism             -0.246     1.778    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.092     1.870    debugger/D_bit_32_count_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 game_datapath/rng_1/pn_gen/D_x_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_1/pn_gen/D_w_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.595     1.539    game_datapath/rng_1/pn_gen/clk_IBUF_BUFG
    SLICE_X65Y44         FDRE                                         r  game_datapath/rng_1/pn_gen/D_x_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  game_datapath/rng_1/pn_gen/D_x_q_reg[23]/Q
                         net (fo=2, routed)           0.066     1.746    game_datapath/rng_1/pn_gen/D_x_q[23]
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.791 r  game_datapath/rng_1/pn_gen/D_w_q[23]_i_1/O
                         net (fo=1, routed)           0.000     1.791    game_datapath/rng_1/pn_gen/D_w_d[23]
    SLICE_X64Y44         FDRE                                         r  game_datapath/rng_1/pn_gen/D_w_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.866     2.056    game_datapath/rng_1/pn_gen/clk_IBUF_BUFG
    SLICE_X64Y44         FDRE                                         r  game_datapath/rng_1/pn_gen/D_w_q_reg[23]/C
                         clock pessimism             -0.504     1.552    
    SLICE_X64Y44         FDRE (Hold_fdre_C_D)         0.121     1.673    game_datapath/rng_1/pn_gen/D_w_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 game_datapath/rng_2000/pn_gen/D_x_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_2000/pn_gen/D_w_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.672%)  route 0.066ns (26.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.595     1.539    game_datapath/rng_2000/pn_gen/clk_IBUF_BUFG
    SLICE_X65Y46         FDSE                                         r  game_datapath/rng_2000/pn_gen/D_x_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDSE (Prop_fdse_C_Q)         0.141     1.680 r  game_datapath/rng_2000/pn_gen/D_x_q_reg[4]/Q
                         net (fo=3, routed)           0.066     1.746    game_datapath/rng_2000/pn_gen/D_x_q[4]
    SLICE_X64Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.791 r  game_datapath/rng_2000/pn_gen/D_w_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.791    game_datapath/rng_2000/pn_gen/D_w_d[4]
    SLICE_X64Y46         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_w_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.866     2.056    game_datapath/rng_2000/pn_gen/clk_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_w_q_reg[4]/C
                         clock pessimism             -0.504     1.552    
    SLICE_X64Y46         FDRE (Hold_fdre_C_D)         0.121     1.673    game_datapath/rng_2000/pn_gen/D_w_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 game_datapath/rng_1/pn_gen/D_x_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_1/pn_gen/D_w_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.171%)  route 0.075ns (28.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.592     1.536    game_datapath/rng_1/pn_gen/clk_IBUF_BUFG
    SLICE_X61Y38         FDSE                                         r  game_datapath/rng_1/pn_gen/D_x_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDSE (Prop_fdse_C_Q)         0.141     1.677 r  game_datapath/rng_1/pn_gen/D_x_q_reg[3]/Q
                         net (fo=3, routed)           0.075     1.752    game_datapath/rng_1/pn_gen/D_x_q[3]
    SLICE_X60Y38         LUT6 (Prop_lut6_I3_O)        0.045     1.797 r  game_datapath/rng_1/pn_gen/D_w_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.797    game_datapath/rng_1/pn_gen/D_w_d[3]
    SLICE_X60Y38         FDRE                                         r  game_datapath/rng_1/pn_gen/D_w_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.862     2.052    game_datapath/rng_1/pn_gen/clk_IBUF_BUFG
    SLICE_X60Y38         FDRE                                         r  game_datapath/rng_1/pn_gen/D_w_q_reg[3]/C
                         clock pessimism             -0.503     1.549    
    SLICE_X60Y38         FDRE (Hold_fdre_C_D)         0.121     1.670    game_datapath/rng_1/pn_gen/D_w_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y59   center_button_cond/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y61   center_button_cond/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y61   center_button_cond/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y62   center_button_cond/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y62   center_button_cond/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y59   center_button_cond/D_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y59   center_button_cond/D_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y59   center_button_cond/D_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X52Y60   center_button_cond/D_ctr_q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y59   center_button_cond/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y59   center_button_cond/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y61   center_button_cond/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y61   center_button_cond/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y61   center_button_cond/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y61   center_button_cond/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y62   center_button_cond/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y62   center_button_cond/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y62   center_button_cond/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y62   center_button_cond/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y59   center_button_cond/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y59   center_button_cond/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y61   center_button_cond/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y61   center_button_cond/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y61   center_button_cond/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y61   center_button_cond/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y62   center_button_cond/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y62   center_button_cond/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y62   center_button_cond/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X52Y62   center_button_cond/D_ctr_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 motor/pwm/ctr/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.418ns  (logic 5.459ns (57.961%)  route 3.959ns (42.039%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.625     5.209    motor/pwm/ctr/clk_IBUF_BUFG
    SLICE_X64Y57         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.518     5.727 r  motor/pwm/ctr/D_ctr_q_reg[9]/Q
                         net (fo=5, routed)           1.040     6.767    motor/pwm/ctr/M_ctr_value[6]
    SLICE_X62Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.891 r  motor/pwm/ctr/pulse0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.891    motor/pwm/ctr_n_1
    SLICE_X62Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.292 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.292    motor/pwm/pulse0_carry_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.563 r  motor/pwm/pulse0_carry__0/CO[0]
                         net (fo=2, routed)           0.808     8.371    motor/pwm/CO[0]
    SLICE_X61Y57         LUT2 (Prop_lut2_I0_O)        0.401     8.772 r  motor/pwm/motorIN2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.111    10.883    motorIN2_OBUF
    F3                   OBUF (Prop_obuf_I_O)         3.744    14.627 r  motorIN2_OBUF_inst/O
                         net (fo=0)                   0.000    14.627    motorIN2
    F3                                                                r  motorIN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor/pwm/ctr/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.320ns  (logic 5.228ns (56.098%)  route 4.091ns (43.902%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.625     5.209    motor/pwm/ctr/clk_IBUF_BUFG
    SLICE_X64Y57         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.518     5.727 r  motor/pwm/ctr/D_ctr_q_reg[9]/Q
                         net (fo=5, routed)           1.040     6.767    motor/pwm/ctr/M_ctr_value[6]
    SLICE_X62Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.891 r  motor/pwm/ctr/pulse0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.891    motor/pwm/ctr_n_1
    SLICE_X62Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.292 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.292    motor/pwm/pulse0_carry_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.563 r  motor/pwm/pulse0_carry__0/CO[0]
                         net (fo=2, routed)           0.808     8.371    game_datapath/game_regfiles/CO[0]
    SLICE_X61Y57         LUT2 (Prop_lut2_I1_O)        0.373     8.744 r  game_datapath/game_regfiles/motorIN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.243    10.987    motorIN1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         3.541    14.529 r  motorIN1_OBUF_inst/O
                         net (fo=0)                   0.000    14.529    motorIN1
    F4                                                                r  motorIN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.193ns  (logic 4.101ns (57.018%)  route 3.092ns (42.982%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.625     5.209    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X59Y54         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/Q
                         net (fo=4, routed)           1.277     6.942    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_0[0]
    SLICE_X63Y59         LUT1 (Prop_lut1_I0_O)        0.124     7.066 r  game_datapath/game_regfiles/p0l0_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.815     8.881    p1l0_OBUF
    H2                   OBUF (Prop_obuf_I_O)         3.521    12.402 r  p0l0_OBUF_inst/O
                         net (fo=0)                   0.000    12.402    p0l0
    H2                                                                r  p0l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.053ns  (logic 4.102ns (58.164%)  route 2.951ns (41.836%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.625     5.209    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X59Y54         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/Q
                         net (fo=4, routed)           1.277     6.942    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_0[0]
    SLICE_X63Y59         LUT1 (Prop_lut1_I0_O)        0.124     7.066 r  game_datapath/game_regfiles/p0l0_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.673     8.740    p1l0_OBUF
    H1                   OBUF (Prop_obuf_I_O)         3.522    12.262 r  p1l0_OBUF_inst/O
                         net (fo=0)                   0.000    12.262    p1l0
    H1                                                                r  p1l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/D_tx_reg_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.656ns  (logic 4.002ns (60.124%)  route 2.654ns (39.876%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.565     5.149    tx/clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  tx/D_tx_reg_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  tx/D_tx_reg_q_reg/Q
                         net (fo=1, routed)           2.654     8.260    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546    11.806 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.806    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.663ns  (logic 3.990ns (70.455%)  route 1.673ns (29.545%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.626     5.210    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.673     7.339    lopt
    K1                   OBUF (Prop_obuf_I_O)         3.534    10.873 r  p0l1_OBUF_inst/O
                         net (fo=0)                   0.000    10.873    p0l1
    K1                                                                r  p0l1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.510ns  (logic 3.985ns (72.314%)  route 1.526ns (27.686%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.626     5.210    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           1.526     7.192    lopt_1
    J1                   OBUF (Prop_obuf_I_O)         3.529    10.720 r  p1l1_OBUF_inst/O
                         net (fo=0)                   0.000    10.720    p1l1
    J1                                                                r  p1l1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.651ns  (logic 1.370ns (83.008%)  route 0.281ns (16.992%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.593     1.537    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           0.281     1.958    lopt_1
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.188 r  p1l1_OBUF_inst/O
                         net (fo=0)                   0.000     3.188    p1l1
    J1                                                                r  p1l1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.704ns  (logic 1.376ns (80.744%)  route 0.328ns (19.256%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.593     1.537    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.328     2.006    lopt
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.240 r  p0l1_OBUF_inst/O
                         net (fo=0)                   0.000     3.240    p0l1
    K1                                                                r  p0l1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/D_tx_reg_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.177ns  (logic 1.388ns (63.744%)  route 0.789ns (36.256%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.563     1.507    tx/clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  tx/D_tx_reg_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  tx/D_tx_reg_q_reg/Q
                         net (fo=1, routed)           0.789     2.437    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     3.684 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.684    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.212ns  (logic 1.409ns (63.710%)  route 0.803ns (36.289%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.592     1.536    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X59Y54         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDRE (Prop_fdre_C_Q)         0.141     1.677 f  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/Q
                         net (fo=4, routed)           0.463     2.140    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_0[0]
    SLICE_X63Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.185 r  game_datapath/game_regfiles/p0l0_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.339     2.524    p1l0_OBUF
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.748 r  p1l0_OBUF_inst/O
                         net (fo=0)                   0.000     3.748    p1l0
    H1                                                                r  p1l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.266ns  (logic 1.408ns (62.149%)  route 0.858ns (37.851%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.592     1.536    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X59Y54         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDRE (Prop_fdre_C_Q)         0.141     1.677 f  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/Q
                         net (fo=4, routed)           0.463     2.140    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_0[0]
    SLICE_X63Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.185 r  game_datapath/game_regfiles/p0l0_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.395     2.580    p1l0_OBUF
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.802 r  p0l0_OBUF_inst/O
                         net (fo=0)                   0.000     3.802    p0l0
    H2                                                                r  p0l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.396ns  (logic 1.428ns (59.603%)  route 0.968ns (40.397%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.564     1.508    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y55         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/Q
                         net (fo=4, routed)           0.389     2.038    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[31]_0[0]
    SLICE_X61Y57         LUT2 (Prop_lut2_I0_O)        0.045     2.083 r  game_datapath/game_regfiles/motorIN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.578     2.662    motorIN1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         1.242     3.903 r  motorIN1_OBUF_inst/O
                         net (fo=0)                   0.000     3.903    motorIN1
    F4                                                                r  motorIN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.401ns  (logic 1.487ns (61.954%)  route 0.913ns (38.046%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.564     1.508    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y55         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     1.649 f  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/Q
                         net (fo=4, routed)           0.389     2.038    motor/pwm/motorIN2[0]
    SLICE_X61Y57         LUT2 (Prop_lut2_I1_O)        0.042     2.080 r  motor/pwm/motorIN2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.524     2.604    motorIN2_OBUF
    F3                   OBUF (Prop_obuf_I_O)         1.304     3.909 r  motorIN2_OBUF_inst/O
                         net (fo=0)                   0.000     3.909    motorIN2
    F3                                                                r  motorIN2 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.735ns  (logic 1.634ns (28.490%)  route 4.101ns (71.510%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.239     4.749    reset_cond/rst_n_IBUF
    SLICE_X48Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.873 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.862     5.735    reset_cond/M_reset_cond_in
    SLICE_X49Y51         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.442     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X49Y51         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.735ns  (logic 1.634ns (28.490%)  route 4.101ns (71.510%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.239     4.749    reset_cond/rst_n_IBUF
    SLICE_X48Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.873 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.862     5.735    reset_cond/M_reset_cond_in
    SLICE_X49Y51         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.442     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X49Y51         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.373ns  (logic 1.634ns (30.407%)  route 3.740ns (69.593%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.239     4.749    reset_cond/rst_n_IBUF
    SLICE_X48Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.873 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.501     5.373    reset_cond/M_reset_cond_in
    SLICE_X52Y48         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.453     4.858    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y48         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.373ns  (logic 1.634ns (30.407%)  route 3.740ns (69.593%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.239     4.749    reset_cond/rst_n_IBUF
    SLICE_X48Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.873 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.501     5.373    reset_cond/M_reset_cond_in
    SLICE_X52Y48         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.453     4.858    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y48         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.822ns  (logic 1.495ns (31.010%)  route 3.327ns (68.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           3.327     4.822    rx/usb_rx_IBUF
    SLICE_X59Y57         FDRE                                         r  rx/D_rxd_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.507     4.911    rx/clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  rx/D_rxd_q_reg/C

Slack:                    inf
  Source:                 p0_button[2]
                            (input port)
  Destination:            forLoop_idx_0_1529695447[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.444ns  (logic 1.501ns (43.574%)  route 1.943ns (56.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  p0_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  p0_button_IBUF[2]_inst/O
                         net (fo=1, routed)           1.943     3.444    forLoop_idx_0_1529695447[2].p0_button_cond/sync/D[0]
    SLICE_X61Y67         FDRE                                         r  forLoop_idx_0_1529695447[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.500     4.904    forLoop_idx_0_1529695447[2].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X61Y67         FDRE                                         r  forLoop_idx_0_1529695447[2].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 center_button
                            (input port)
  Destination:            center_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.300ns  (logic 1.491ns (45.183%)  route 1.809ns (54.817%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  center_button (IN)
                         net (fo=0)                   0.000     0.000    center_button
    B6                   IBUF (Prop_ibuf_I_O)         1.491     1.491 r  center_button_IBUF_inst/O
                         net (fo=1, routed)           1.809     3.300    center_button_cond/sync/D[0]
    SLICE_X56Y65         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.437     4.841    center_button_cond/sync/clk_IBUF_BUFG
    SLICE_X56Y65         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[2]
                            (input port)
  Destination:            forLoop_idx_0_719207737[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.271ns  (logic 1.496ns (45.729%)  route 1.775ns (54.271%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  p1_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[2]
    A5                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  p1_button_IBUF[2]_inst/O
                         net (fo=1, routed)           1.775     3.271    forLoop_idx_0_719207737[2].p1_button_cond/sync/D[0]
    SLICE_X56Y65         FDRE                                         r  forLoop_idx_0_719207737[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.437     4.841    forLoop_idx_0_719207737[2].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X56Y65         FDRE                                         r  forLoop_idx_0_719207737[2].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[1]
                            (input port)
  Destination:            forLoop_idx_0_1529695447[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.193ns  (logic 1.492ns (46.728%)  route 1.701ns (53.272%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  p0_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[1]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  p0_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.701     3.193    forLoop_idx_0_1529695447[1].p0_button_cond/sync/D[0]
    SLICE_X58Y70         FDRE                                         r  forLoop_idx_0_1529695447[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.497     4.901    forLoop_idx_0_1529695447[1].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  forLoop_idx_0_1529695447[1].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[0]
                            (input port)
  Destination:            forLoop_idx_0_1529695447[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.089ns  (logic 1.489ns (48.201%)  route 1.600ns (51.799%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p0_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  p0_button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.600     3.089    forLoop_idx_0_1529695447[0].p0_button_cond/sync/D[0]
    SLICE_X58Y70         FDRE                                         r  forLoop_idx_0_1529695447[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.497     4.901    forLoop_idx_0_1529695447[0].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  forLoop_idx_0_1529695447[0].p0_button_cond/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p1_button[0]
                            (input port)
  Destination:            forLoop_idx_0_719207737[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.253ns (36.645%)  route 0.438ns (63.355%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  p1_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[0]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  p1_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.438     0.691    forLoop_idx_0_719207737[0].p1_button_cond/sync/D[0]
    SLICE_X60Y67         FDRE                                         r  forLoop_idx_0_719207737[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.854     2.043    forLoop_idx_0_719207737[0].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X60Y67         FDRE                                         r  forLoop_idx_0_719207737[0].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[1]
                            (input port)
  Destination:            forLoop_idx_0_719207737[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.254ns (35.996%)  route 0.452ns (64.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  p1_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[1]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  p1_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.452     0.706    forLoop_idx_0_719207737[1].p1_button_cond/sync/D[0]
    SLICE_X60Y67         FDRE                                         r  forLoop_idx_0_719207737[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.854     2.043    forLoop_idx_0_719207737[1].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X60Y67         FDRE                                         r  forLoop_idx_0_719207737[1].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[0]
                            (input port)
  Destination:            forLoop_idx_0_1529695447[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.257ns (27.606%)  route 0.673ns (72.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p0_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[0]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  p0_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.673     0.930    forLoop_idx_0_1529695447[0].p0_button_cond/sync/D[0]
    SLICE_X58Y70         FDRE                                         r  forLoop_idx_0_1529695447[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.850     2.040    forLoop_idx_0_1529695447[0].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  forLoop_idx_0_1529695447[0].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[1]
                            (input port)
  Destination:            forLoop_idx_0_1529695447[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.260ns (27.557%)  route 0.683ns (72.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  p0_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[1]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  p0_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.683     0.943    forLoop_idx_0_1529695447[1].p0_button_cond/sync/D[0]
    SLICE_X58Y70         FDRE                                         r  forLoop_idx_0_1529695447[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.850     2.040    forLoop_idx_0_1529695447[1].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  forLoop_idx_0_1529695447[1].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[2]
                            (input port)
  Destination:            forLoop_idx_0_719207737[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.003ns  (logic 0.264ns (26.286%)  route 0.739ns (73.714%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  p1_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[2]
    A5                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  p1_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.739     1.003    forLoop_idx_0_719207737[2].p1_button_cond/sync/D[0]
    SLICE_X56Y65         FDRE                                         r  forLoop_idx_0_719207737[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.828     2.018    forLoop_idx_0_719207737[2].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X56Y65         FDRE                                         r  forLoop_idx_0_719207737[2].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 center_button
                            (input port)
  Destination:            center_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.019ns  (logic 0.259ns (25.370%)  route 0.761ns (74.630%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  center_button (IN)
                         net (fo=0)                   0.000     0.000    center_button
    B6                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  center_button_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.019    center_button_cond/sync/D[0]
    SLICE_X56Y65         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.828     2.018    center_button_cond/sync/clk_IBUF_BUFG
    SLICE_X56Y65         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[2]
                            (input port)
  Destination:            forLoop_idx_0_1529695447[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.268ns (24.925%)  route 0.808ns (75.075%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  p0_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  p0_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.808     1.077    forLoop_idx_0_1529695447[2].p0_button_cond/sync/D[0]
    SLICE_X61Y67         FDRE                                         r  forLoop_idx_0_1529695447[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.854     2.043    forLoop_idx_0_1529695447[2].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X61Y67         FDRE                                         r  forLoop_idx_0_1529695447[2].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.838ns  (logic 0.263ns (14.313%)  route 1.575ns (85.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.575     1.838    rx/usb_rx_IBUF
    SLICE_X59Y57         FDRE                                         r  rx/D_rxd_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.860     2.050    rx/clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  rx/D_rxd_q_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.913ns  (logic 0.322ns (16.854%)  route 1.591ns (83.146%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.398     1.675    reset_cond/rst_n_IBUF
    SLICE_X48Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.720 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.193     1.913    reset_cond/M_reset_cond_in
    SLICE_X52Y48         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.838     2.028    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y48         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.913ns  (logic 0.322ns (16.854%)  route 1.591ns (83.146%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.398     1.675    reset_cond/rst_n_IBUF
    SLICE_X48Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.720 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.193     1.913    reset_cond/M_reset_cond_in
    SLICE_X52Y48         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.838     2.028    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y48         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C





