set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {allseg.vho allseg_vhd.sdo}}
	{{"Fast Model"} {allseg_fast.vho allseg_vhd_fast.sdo}}
}
