// Seed: 1480321542
module module_0 (
    input wand id_0,
    input supply0 id_1,
    input supply0 id_2,
    input tri0 id_3
    , id_5
);
endmodule
module module_1 #(
    parameter id_10 = 32'd74,
    parameter id_4  = 32'd26
) (
    input tri0 id_0
    , id_44,
    input wire id_1,
    output tri id_2,
    input tri0 id_3,
    output tri0 _id_4,
    input wand id_5,
    output uwire id_6,
    output tri0 id_7,
    input tri1 id_8,
    input wire id_9,
    input tri0 _id_10,
    input uwire id_11,
    output wire id_12,
    input uwire id_13,
    input uwire id_14,
    output uwire id_15,
    input tri0 id_16,
    input tri1 id_17
    , id_45,
    output wand id_18,
    input tri0 id_19,
    input wire id_20,
    output wand id_21,
    input wire id_22,
    output tri0 id_23,
    output tri0 id_24,
    input supply0 id_25,
    input uwire id_26,
    output wire id_27,
    input wor id_28,
    output supply1 id_29,
    output wor id_30,
    output tri1 id_31,
    input tri1 id_32,
    input supply0 id_33,
    input tri1 id_34,
    output wor id_35,
    output tri id_36,
    input wor id_37,
    input tri0 id_38,
    input wor id_39,
    input uwire id_40,
    output tri1 id_41,
    output wor id_42
);
  wire id_46;
  supply0 id_47 = 1;
  module_0 modCall_1 (
      id_19,
      id_9,
      id_38,
      id_33
  );
  assign modCall_1.id_1 = 0;
  assign id_31 = id_26;
  logic [id_10 : id_4  *  -1] id_48 = id_11;
  assign id_18 = id_45;
endmodule
