|MIPS_Processor
Instruction_Program[0][0] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[0][0]
Instruction_Program[0][1] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[0][1]
Instruction_Program[0][2] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[0][2]
Instruction_Program[0][3] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[0][3]
Instruction_Program[0][4] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[0][4]
Instruction_Program[0][5] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[0][5]
Instruction_Program[0][6] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[0][6]
Instruction_Program[0][7] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[0][7]
Instruction_Program[0][8] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[0][8]
Instruction_Program[0][9] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[0][9]
Instruction_Program[0][10] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[0][10]
Instruction_Program[0][11] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[0][11]
Instruction_Program[0][12] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[0][12]
Instruction_Program[0][13] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[0][13]
Instruction_Program[0][14] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[0][14]
Instruction_Program[0][15] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[0][15]
Instruction_Program[0][16] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[0][16]
Instruction_Program[0][17] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[0][17]
Instruction_Program[0][18] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[0][18]
Instruction_Program[0][19] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[0][19]
Instruction_Program[0][20] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[0][20]
Instruction_Program[0][21] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[0][21]
Instruction_Program[0][22] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[0][22]
Instruction_Program[0][23] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[0][23]
Instruction_Program[0][24] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[0][24]
Instruction_Program[0][25] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[0][25]
Instruction_Program[0][26] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[0][26]
Instruction_Program[0][27] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[0][27]
Instruction_Program[0][28] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[0][28]
Instruction_Program[0][29] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[0][29]
Instruction_Program[0][30] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[0][30]
Instruction_Program[0][31] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[0][31]
Instruction_Program[1][0] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[1][0]
Instruction_Program[1][1] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[1][1]
Instruction_Program[1][2] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[1][2]
Instruction_Program[1][3] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[1][3]
Instruction_Program[1][4] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[1][4]
Instruction_Program[1][5] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[1][5]
Instruction_Program[1][6] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[1][6]
Instruction_Program[1][7] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[1][7]
Instruction_Program[1][8] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[1][8]
Instruction_Program[1][9] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[1][9]
Instruction_Program[1][10] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[1][10]
Instruction_Program[1][11] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[1][11]
Instruction_Program[1][12] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[1][12]
Instruction_Program[1][13] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[1][13]
Instruction_Program[1][14] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[1][14]
Instruction_Program[1][15] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[1][15]
Instruction_Program[1][16] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[1][16]
Instruction_Program[1][17] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[1][17]
Instruction_Program[1][18] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[1][18]
Instruction_Program[1][19] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[1][19]
Instruction_Program[1][20] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[1][20]
Instruction_Program[1][21] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[1][21]
Instruction_Program[1][22] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[1][22]
Instruction_Program[1][23] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[1][23]
Instruction_Program[1][24] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[1][24]
Instruction_Program[1][25] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[1][25]
Instruction_Program[1][26] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[1][26]
Instruction_Program[1][27] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[1][27]
Instruction_Program[1][28] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[1][28]
Instruction_Program[1][29] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[1][29]
Instruction_Program[1][30] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[1][30]
Instruction_Program[1][31] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[1][31]
Instruction_Program[2][0] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[2][0]
Instruction_Program[2][1] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[2][1]
Instruction_Program[2][2] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[2][2]
Instruction_Program[2][3] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[2][3]
Instruction_Program[2][4] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[2][4]
Instruction_Program[2][5] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[2][5]
Instruction_Program[2][6] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[2][6]
Instruction_Program[2][7] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[2][7]
Instruction_Program[2][8] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[2][8]
Instruction_Program[2][9] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[2][9]
Instruction_Program[2][10] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[2][10]
Instruction_Program[2][11] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[2][11]
Instruction_Program[2][12] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[2][12]
Instruction_Program[2][13] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[2][13]
Instruction_Program[2][14] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[2][14]
Instruction_Program[2][15] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[2][15]
Instruction_Program[2][16] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[2][16]
Instruction_Program[2][17] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[2][17]
Instruction_Program[2][18] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[2][18]
Instruction_Program[2][19] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[2][19]
Instruction_Program[2][20] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[2][20]
Instruction_Program[2][21] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[2][21]
Instruction_Program[2][22] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[2][22]
Instruction_Program[2][23] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[2][23]
Instruction_Program[2][24] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[2][24]
Instruction_Program[2][25] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[2][25]
Instruction_Program[2][26] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[2][26]
Instruction_Program[2][27] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[2][27]
Instruction_Program[2][28] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[2][28]
Instruction_Program[2][29] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[2][29]
Instruction_Program[2][30] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[2][30]
Instruction_Program[2][31] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[2][31]
Instruction_Program[3][0] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[3][0]
Instruction_Program[3][1] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[3][1]
Instruction_Program[3][2] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[3][2]
Instruction_Program[3][3] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[3][3]
Instruction_Program[3][4] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[3][4]
Instruction_Program[3][5] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[3][5]
Instruction_Program[3][6] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[3][6]
Instruction_Program[3][7] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[3][7]
Instruction_Program[3][8] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[3][8]
Instruction_Program[3][9] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[3][9]
Instruction_Program[3][10] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[3][10]
Instruction_Program[3][11] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[3][11]
Instruction_Program[3][12] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[3][12]
Instruction_Program[3][13] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[3][13]
Instruction_Program[3][14] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[3][14]
Instruction_Program[3][15] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[3][15]
Instruction_Program[3][16] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[3][16]
Instruction_Program[3][17] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[3][17]
Instruction_Program[3][18] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[3][18]
Instruction_Program[3][19] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[3][19]
Instruction_Program[3][20] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[3][20]
Instruction_Program[3][21] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[3][21]
Instruction_Program[3][22] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[3][22]
Instruction_Program[3][23] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[3][23]
Instruction_Program[3][24] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[3][24]
Instruction_Program[3][25] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[3][25]
Instruction_Program[3][26] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[3][26]
Instruction_Program[3][27] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[3][27]
Instruction_Program[3][28] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[3][28]
Instruction_Program[3][29] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[3][29]
Instruction_Program[3][30] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[3][30]
Instruction_Program[3][31] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[3][31]
Instruction_Program[4][0] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[4][0]
Instruction_Program[4][1] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[4][1]
Instruction_Program[4][2] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[4][2]
Instruction_Program[4][3] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[4][3]
Instruction_Program[4][4] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[4][4]
Instruction_Program[4][5] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[4][5]
Instruction_Program[4][6] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[4][6]
Instruction_Program[4][7] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[4][7]
Instruction_Program[4][8] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[4][8]
Instruction_Program[4][9] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[4][9]
Instruction_Program[4][10] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[4][10]
Instruction_Program[4][11] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[4][11]
Instruction_Program[4][12] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[4][12]
Instruction_Program[4][13] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[4][13]
Instruction_Program[4][14] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[4][14]
Instruction_Program[4][15] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[4][15]
Instruction_Program[4][16] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[4][16]
Instruction_Program[4][17] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[4][17]
Instruction_Program[4][18] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[4][18]
Instruction_Program[4][19] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[4][19]
Instruction_Program[4][20] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[4][20]
Instruction_Program[4][21] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[4][21]
Instruction_Program[4][22] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[4][22]
Instruction_Program[4][23] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[4][23]
Instruction_Program[4][24] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[4][24]
Instruction_Program[4][25] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[4][25]
Instruction_Program[4][26] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[4][26]
Instruction_Program[4][27] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[4][27]
Instruction_Program[4][28] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[4][28]
Instruction_Program[4][29] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[4][29]
Instruction_Program[4][30] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[4][30]
Instruction_Program[4][31] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[4][31]
Instruction_Program[5][0] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[5][0]
Instruction_Program[5][1] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[5][1]
Instruction_Program[5][2] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[5][2]
Instruction_Program[5][3] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[5][3]
Instruction_Program[5][4] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[5][4]
Instruction_Program[5][5] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[5][5]
Instruction_Program[5][6] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[5][6]
Instruction_Program[5][7] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[5][7]
Instruction_Program[5][8] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[5][8]
Instruction_Program[5][9] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[5][9]
Instruction_Program[5][10] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[5][10]
Instruction_Program[5][11] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[5][11]
Instruction_Program[5][12] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[5][12]
Instruction_Program[5][13] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[5][13]
Instruction_Program[5][14] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[5][14]
Instruction_Program[5][15] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[5][15]
Instruction_Program[5][16] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[5][16]
Instruction_Program[5][17] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[5][17]
Instruction_Program[5][18] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[5][18]
Instruction_Program[5][19] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[5][19]
Instruction_Program[5][20] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[5][20]
Instruction_Program[5][21] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[5][21]
Instruction_Program[5][22] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[5][22]
Instruction_Program[5][23] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[5][23]
Instruction_Program[5][24] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[5][24]
Instruction_Program[5][25] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[5][25]
Instruction_Program[5][26] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[5][26]
Instruction_Program[5][27] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[5][27]
Instruction_Program[5][28] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[5][28]
Instruction_Program[5][29] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[5][29]
Instruction_Program[5][30] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[5][30]
Instruction_Program[5][31] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[5][31]
Instruction_Program[6][0] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[6][0]
Instruction_Program[6][1] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[6][1]
Instruction_Program[6][2] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[6][2]
Instruction_Program[6][3] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[6][3]
Instruction_Program[6][4] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[6][4]
Instruction_Program[6][5] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[6][5]
Instruction_Program[6][6] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[6][6]
Instruction_Program[6][7] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[6][7]
Instruction_Program[6][8] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[6][8]
Instruction_Program[6][9] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[6][9]
Instruction_Program[6][10] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[6][10]
Instruction_Program[6][11] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[6][11]
Instruction_Program[6][12] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[6][12]
Instruction_Program[6][13] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[6][13]
Instruction_Program[6][14] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[6][14]
Instruction_Program[6][15] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[6][15]
Instruction_Program[6][16] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[6][16]
Instruction_Program[6][17] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[6][17]
Instruction_Program[6][18] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[6][18]
Instruction_Program[6][19] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[6][19]
Instruction_Program[6][20] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[6][20]
Instruction_Program[6][21] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[6][21]
Instruction_Program[6][22] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[6][22]
Instruction_Program[6][23] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[6][23]
Instruction_Program[6][24] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[6][24]
Instruction_Program[6][25] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[6][25]
Instruction_Program[6][26] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[6][26]
Instruction_Program[6][27] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[6][27]
Instruction_Program[6][28] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[6][28]
Instruction_Program[6][29] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[6][29]
Instruction_Program[6][30] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[6][30]
Instruction_Program[6][31] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[6][31]
Instruction_Program[7][0] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[7][0]
Instruction_Program[7][1] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[7][1]
Instruction_Program[7][2] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[7][2]
Instruction_Program[7][3] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[7][3]
Instruction_Program[7][4] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[7][4]
Instruction_Program[7][5] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[7][5]
Instruction_Program[7][6] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[7][6]
Instruction_Program[7][7] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[7][7]
Instruction_Program[7][8] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[7][8]
Instruction_Program[7][9] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[7][9]
Instruction_Program[7][10] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[7][10]
Instruction_Program[7][11] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[7][11]
Instruction_Program[7][12] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[7][12]
Instruction_Program[7][13] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[7][13]
Instruction_Program[7][14] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[7][14]
Instruction_Program[7][15] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[7][15]
Instruction_Program[7][16] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[7][16]
Instruction_Program[7][17] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[7][17]
Instruction_Program[7][18] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[7][18]
Instruction_Program[7][19] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[7][19]
Instruction_Program[7][20] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[7][20]
Instruction_Program[7][21] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[7][21]
Instruction_Program[7][22] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[7][22]
Instruction_Program[7][23] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[7][23]
Instruction_Program[7][24] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[7][24]
Instruction_Program[7][25] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[7][25]
Instruction_Program[7][26] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[7][26]
Instruction_Program[7][27] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[7][27]
Instruction_Program[7][28] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[7][28]
Instruction_Program[7][29] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[7][29]
Instruction_Program[7][30] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[7][30]
Instruction_Program[7][31] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[7][31]
Instruction_Program[8][0] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[8][0]
Instruction_Program[8][1] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[8][1]
Instruction_Program[8][2] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[8][2]
Instruction_Program[8][3] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[8][3]
Instruction_Program[8][4] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[8][4]
Instruction_Program[8][5] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[8][5]
Instruction_Program[8][6] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[8][6]
Instruction_Program[8][7] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[8][7]
Instruction_Program[8][8] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[8][8]
Instruction_Program[8][9] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[8][9]
Instruction_Program[8][10] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[8][10]
Instruction_Program[8][11] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[8][11]
Instruction_Program[8][12] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[8][12]
Instruction_Program[8][13] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[8][13]
Instruction_Program[8][14] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[8][14]
Instruction_Program[8][15] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[8][15]
Instruction_Program[8][16] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[8][16]
Instruction_Program[8][17] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[8][17]
Instruction_Program[8][18] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[8][18]
Instruction_Program[8][19] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[8][19]
Instruction_Program[8][20] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[8][20]
Instruction_Program[8][21] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[8][21]
Instruction_Program[8][22] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[8][22]
Instruction_Program[8][23] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[8][23]
Instruction_Program[8][24] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[8][24]
Instruction_Program[8][25] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[8][25]
Instruction_Program[8][26] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[8][26]
Instruction_Program[8][27] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[8][27]
Instruction_Program[8][28] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[8][28]
Instruction_Program[8][29] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[8][29]
Instruction_Program[8][30] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[8][30]
Instruction_Program[8][31] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[8][31]
Instruction_Program[9][0] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[9][0]
Instruction_Program[9][1] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[9][1]
Instruction_Program[9][2] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[9][2]
Instruction_Program[9][3] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[9][3]
Instruction_Program[9][4] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[9][4]
Instruction_Program[9][5] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[9][5]
Instruction_Program[9][6] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[9][6]
Instruction_Program[9][7] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[9][7]
Instruction_Program[9][8] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[9][8]
Instruction_Program[9][9] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[9][9]
Instruction_Program[9][10] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[9][10]
Instruction_Program[9][11] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[9][11]
Instruction_Program[9][12] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[9][12]
Instruction_Program[9][13] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[9][13]
Instruction_Program[9][14] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[9][14]
Instruction_Program[9][15] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[9][15]
Instruction_Program[9][16] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[9][16]
Instruction_Program[9][17] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[9][17]
Instruction_Program[9][18] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[9][18]
Instruction_Program[9][19] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[9][19]
Instruction_Program[9][20] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[9][20]
Instruction_Program[9][21] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[9][21]
Instruction_Program[9][22] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[9][22]
Instruction_Program[9][23] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[9][23]
Instruction_Program[9][24] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[9][24]
Instruction_Program[9][25] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[9][25]
Instruction_Program[9][26] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[9][26]
Instruction_Program[9][27] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[9][27]
Instruction_Program[9][28] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[9][28]
Instruction_Program[9][29] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[9][29]
Instruction_Program[9][30] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[9][30]
Instruction_Program[9][31] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[9][31]
Instruction_Program[10][0] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[10][0]
Instruction_Program[10][1] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[10][1]
Instruction_Program[10][2] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[10][2]
Instruction_Program[10][3] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[10][3]
Instruction_Program[10][4] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[10][4]
Instruction_Program[10][5] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[10][5]
Instruction_Program[10][6] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[10][6]
Instruction_Program[10][7] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[10][7]
Instruction_Program[10][8] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[10][8]
Instruction_Program[10][9] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[10][9]
Instruction_Program[10][10] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[10][10]
Instruction_Program[10][11] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[10][11]
Instruction_Program[10][12] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[10][12]
Instruction_Program[10][13] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[10][13]
Instruction_Program[10][14] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[10][14]
Instruction_Program[10][15] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[10][15]
Instruction_Program[10][16] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[10][16]
Instruction_Program[10][17] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[10][17]
Instruction_Program[10][18] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[10][18]
Instruction_Program[10][19] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[10][19]
Instruction_Program[10][20] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[10][20]
Instruction_Program[10][21] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[10][21]
Instruction_Program[10][22] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[10][22]
Instruction_Program[10][23] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[10][23]
Instruction_Program[10][24] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[10][24]
Instruction_Program[10][25] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[10][25]
Instruction_Program[10][26] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[10][26]
Instruction_Program[10][27] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[10][27]
Instruction_Program[10][28] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[10][28]
Instruction_Program[10][29] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[10][29]
Instruction_Program[10][30] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[10][30]
Instruction_Program[10][31] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[10][31]
Instruction_Program[11][0] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[11][0]
Instruction_Program[11][1] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[11][1]
Instruction_Program[11][2] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[11][2]
Instruction_Program[11][3] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[11][3]
Instruction_Program[11][4] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[11][4]
Instruction_Program[11][5] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[11][5]
Instruction_Program[11][6] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[11][6]
Instruction_Program[11][7] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[11][7]
Instruction_Program[11][8] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[11][8]
Instruction_Program[11][9] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[11][9]
Instruction_Program[11][10] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[11][10]
Instruction_Program[11][11] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[11][11]
Instruction_Program[11][12] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[11][12]
Instruction_Program[11][13] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[11][13]
Instruction_Program[11][14] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[11][14]
Instruction_Program[11][15] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[11][15]
Instruction_Program[11][16] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[11][16]
Instruction_Program[11][17] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[11][17]
Instruction_Program[11][18] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[11][18]
Instruction_Program[11][19] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[11][19]
Instruction_Program[11][20] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[11][20]
Instruction_Program[11][21] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[11][21]
Instruction_Program[11][22] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[11][22]
Instruction_Program[11][23] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[11][23]
Instruction_Program[11][24] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[11][24]
Instruction_Program[11][25] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[11][25]
Instruction_Program[11][26] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[11][26]
Instruction_Program[11][27] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[11][27]
Instruction_Program[11][28] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[11][28]
Instruction_Program[11][29] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[11][29]
Instruction_Program[11][30] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[11][30]
Instruction_Program[11][31] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[11][31]
Instruction_Program[12][0] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[12][0]
Instruction_Program[12][1] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[12][1]
Instruction_Program[12][2] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[12][2]
Instruction_Program[12][3] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[12][3]
Instruction_Program[12][4] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[12][4]
Instruction_Program[12][5] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[12][5]
Instruction_Program[12][6] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[12][6]
Instruction_Program[12][7] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[12][7]
Instruction_Program[12][8] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[12][8]
Instruction_Program[12][9] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[12][9]
Instruction_Program[12][10] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[12][10]
Instruction_Program[12][11] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[12][11]
Instruction_Program[12][12] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[12][12]
Instruction_Program[12][13] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[12][13]
Instruction_Program[12][14] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[12][14]
Instruction_Program[12][15] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[12][15]
Instruction_Program[12][16] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[12][16]
Instruction_Program[12][17] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[12][17]
Instruction_Program[12][18] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[12][18]
Instruction_Program[12][19] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[12][19]
Instruction_Program[12][20] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[12][20]
Instruction_Program[12][21] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[12][21]
Instruction_Program[12][22] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[12][22]
Instruction_Program[12][23] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[12][23]
Instruction_Program[12][24] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[12][24]
Instruction_Program[12][25] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[12][25]
Instruction_Program[12][26] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[12][26]
Instruction_Program[12][27] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[12][27]
Instruction_Program[12][28] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[12][28]
Instruction_Program[12][29] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[12][29]
Instruction_Program[12][30] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[12][30]
Instruction_Program[12][31] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[12][31]
Instruction_Program[13][0] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[13][0]
Instruction_Program[13][1] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[13][1]
Instruction_Program[13][2] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[13][2]
Instruction_Program[13][3] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[13][3]
Instruction_Program[13][4] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[13][4]
Instruction_Program[13][5] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[13][5]
Instruction_Program[13][6] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[13][6]
Instruction_Program[13][7] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[13][7]
Instruction_Program[13][8] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[13][8]
Instruction_Program[13][9] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[13][9]
Instruction_Program[13][10] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[13][10]
Instruction_Program[13][11] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[13][11]
Instruction_Program[13][12] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[13][12]
Instruction_Program[13][13] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[13][13]
Instruction_Program[13][14] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[13][14]
Instruction_Program[13][15] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[13][15]
Instruction_Program[13][16] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[13][16]
Instruction_Program[13][17] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[13][17]
Instruction_Program[13][18] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[13][18]
Instruction_Program[13][19] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[13][19]
Instruction_Program[13][20] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[13][20]
Instruction_Program[13][21] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[13][21]
Instruction_Program[13][22] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[13][22]
Instruction_Program[13][23] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[13][23]
Instruction_Program[13][24] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[13][24]
Instruction_Program[13][25] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[13][25]
Instruction_Program[13][26] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[13][26]
Instruction_Program[13][27] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[13][27]
Instruction_Program[13][28] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[13][28]
Instruction_Program[13][29] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[13][29]
Instruction_Program[13][30] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[13][30]
Instruction_Program[13][31] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[13][31]
Instruction_Program[14][0] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[14][0]
Instruction_Program[14][1] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[14][1]
Instruction_Program[14][2] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[14][2]
Instruction_Program[14][3] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[14][3]
Instruction_Program[14][4] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[14][4]
Instruction_Program[14][5] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[14][5]
Instruction_Program[14][6] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[14][6]
Instruction_Program[14][7] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[14][7]
Instruction_Program[14][8] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[14][8]
Instruction_Program[14][9] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[14][9]
Instruction_Program[14][10] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[14][10]
Instruction_Program[14][11] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[14][11]
Instruction_Program[14][12] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[14][12]
Instruction_Program[14][13] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[14][13]
Instruction_Program[14][14] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[14][14]
Instruction_Program[14][15] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[14][15]
Instruction_Program[14][16] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[14][16]
Instruction_Program[14][17] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[14][17]
Instruction_Program[14][18] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[14][18]
Instruction_Program[14][19] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[14][19]
Instruction_Program[14][20] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[14][20]
Instruction_Program[14][21] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[14][21]
Instruction_Program[14][22] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[14][22]
Instruction_Program[14][23] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[14][23]
Instruction_Program[14][24] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[14][24]
Instruction_Program[14][25] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[14][25]
Instruction_Program[14][26] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[14][26]
Instruction_Program[14][27] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[14][27]
Instruction_Program[14][28] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[14][28]
Instruction_Program[14][29] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[14][29]
Instruction_Program[14][30] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[14][30]
Instruction_Program[14][31] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[14][31]
Instruction_Program[15][0] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[15][0]
Instruction_Program[15][1] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[15][1]
Instruction_Program[15][2] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[15][2]
Instruction_Program[15][3] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[15][3]
Instruction_Program[15][4] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[15][4]
Instruction_Program[15][5] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[15][5]
Instruction_Program[15][6] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[15][6]
Instruction_Program[15][7] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[15][7]
Instruction_Program[15][8] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[15][8]
Instruction_Program[15][9] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[15][9]
Instruction_Program[15][10] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[15][10]
Instruction_Program[15][11] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[15][11]
Instruction_Program[15][12] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[15][12]
Instruction_Program[15][13] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[15][13]
Instruction_Program[15][14] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[15][14]
Instruction_Program[15][15] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[15][15]
Instruction_Program[15][16] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[15][16]
Instruction_Program[15][17] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[15][17]
Instruction_Program[15][18] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[15][18]
Instruction_Program[15][19] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[15][19]
Instruction_Program[15][20] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[15][20]
Instruction_Program[15][21] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[15][21]
Instruction_Program[15][22] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[15][22]
Instruction_Program[15][23] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[15][23]
Instruction_Program[15][24] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[15][24]
Instruction_Program[15][25] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[15][25]
Instruction_Program[15][26] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[15][26]
Instruction_Program[15][27] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[15][27]
Instruction_Program[15][28] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[15][28]
Instruction_Program[15][29] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[15][29]
Instruction_Program[15][30] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[15][30]
Instruction_Program[15][31] => Instruction_Mem:Instruction_Mem_Ports.Instruction_memory[15][31]
RESET => PC_next[31].OUTPUTSELECT
RESET => PC_next[30].OUTPUTSELECT
RESET => PC_next[29].OUTPUTSELECT
RESET => PC_next[28].OUTPUTSELECT
RESET => PC_next[27].OUTPUTSELECT
RESET => PC_next[26].OUTPUTSELECT
RESET => PC_next[25].OUTPUTSELECT
RESET => PC_next[24].OUTPUTSELECT
RESET => PC_next[23].OUTPUTSELECT
RESET => PC_next[22].OUTPUTSELECT
RESET => PC_next[21].OUTPUTSELECT
RESET => PC_next[20].OUTPUTSELECT
RESET => PC_next[19].OUTPUTSELECT
RESET => PC_next[18].OUTPUTSELECT
RESET => PC_next[17].OUTPUTSELECT
RESET => PC_next[16].OUTPUTSELECT
RESET => PC_next[15].OUTPUTSELECT
RESET => PC_next[14].OUTPUTSELECT
RESET => PC_next[13].OUTPUTSELECT
RESET => PC_next[12].OUTPUTSELECT
RESET => PC_next[11].OUTPUTSELECT
RESET => PC_next[10].OUTPUTSELECT
RESET => PC_next[9].OUTPUTSELECT
RESET => PC_next[8].OUTPUTSELECT
RESET => PC_next[7].OUTPUTSELECT
RESET => PC_next[6].OUTPUTSELECT
RESET => PC_next[5].OUTPUTSELECT
RESET => PC_next[4].OUTPUTSELECT
RESET => PC_next[3].OUTPUTSELECT
RESET => PC_next[2].OUTPUTSELECT
RESET => PC_next[1].OUTPUTSELECT
RESET => PC_next[0].OUTPUTSELECT
RESET => Instruction_Mem:Instruction_Mem_Ports.reset
RESET => WB_Write_Register_Num[0].ACLR
RESET => WB_Write_Register_Num[1].ACLR
RESET => WB_Write_Register_Num[2].ACLR
RESET => WB_Write_Register_Num[3].ACLR
RESET => WB_Write_Register_Num[4].ACLR
RESET => WB_ALU_Result[0].ACLR
RESET => WB_ALU_Result[1].ACLR
RESET => WB_ALU_Result[2].ACLR
RESET => WB_ALU_Result[3].ACLR
RESET => WB_ALU_Result[4].ACLR
RESET => WB_ALU_Result[5].ACLR
RESET => WB_ALU_Result[6].ACLR
RESET => WB_ALU_Result[7].ACLR
RESET => WB_ALU_Result[8].ACLR
RESET => WB_ALU_Result[9].ACLR
RESET => WB_ALU_Result[10].ACLR
RESET => WB_ALU_Result[11].ACLR
RESET => WB_ALU_Result[12].ACLR
RESET => WB_ALU_Result[13].ACLR
RESET => WB_ALU_Result[14].ACLR
RESET => WB_ALU_Result[15].ACLR
RESET => WB_ALU_Result[16].ACLR
RESET => WB_ALU_Result[17].ACLR
RESET => WB_ALU_Result[18].ACLR
RESET => WB_ALU_Result[19].ACLR
RESET => WB_ALU_Result[20].ACLR
RESET => WB_ALU_Result[21].ACLR
RESET => WB_ALU_Result[22].ACLR
RESET => WB_ALU_Result[23].ACLR
RESET => WB_ALU_Result[24].ACLR
RESET => WB_ALU_Result[25].ACLR
RESET => WB_ALU_Result[26].ACLR
RESET => WB_ALU_Result[27].ACLR
RESET => WB_ALU_Result[28].ACLR
RESET => WB_ALU_Result[29].ACLR
RESET => WB_ALU_Result[30].ACLR
RESET => WB_ALU_Result[31].ACLR
RESET => WB_Mem_Data[0].ACLR
RESET => WB_Mem_Data[1].ACLR
RESET => WB_Mem_Data[2].ACLR
RESET => WB_Mem_Data[3].ACLR
RESET => WB_Mem_Data[4].ACLR
RESET => WB_Mem_Data[5].ACLR
RESET => WB_Mem_Data[6].ACLR
RESET => WB_Mem_Data[7].ACLR
RESET => WB_Mem_Data[8].ACLR
RESET => WB_Mem_Data[9].ACLR
RESET => WB_Mem_Data[10].ACLR
RESET => WB_Mem_Data[11].ACLR
RESET => WB_Mem_Data[12].ACLR
RESET => WB_Mem_Data[13].ACLR
RESET => WB_Mem_Data[14].ACLR
RESET => WB_Mem_Data[15].ACLR
RESET => WB_Mem_Data[16].ACLR
RESET => WB_Mem_Data[17].ACLR
RESET => WB_Mem_Data[18].ACLR
RESET => WB_Mem_Data[19].ACLR
RESET => WB_Mem_Data[20].ACLR
RESET => WB_Mem_Data[21].ACLR
RESET => WB_Mem_Data[22].ACLR
RESET => WB_Mem_Data[23].ACLR
RESET => WB_Mem_Data[24].ACLR
RESET => WB_Mem_Data[25].ACLR
RESET => WB_Mem_Data[26].ACLR
RESET => WB_Mem_Data[27].ACLR
RESET => WB_Mem_Data[28].ACLR
RESET => WB_Mem_Data[29].ACLR
RESET => WB_Mem_Data[30].ACLR
RESET => WB_Mem_Data[31].ACLR
RESET => WB_RegWrite.ACLR
RESET => WB_MemtoReg.ACLR
RESET => MA_Write_Register_Num[0].ACLR
RESET => MA_Write_Register_Num[1].ACLR
RESET => MA_Write_Register_Num[2].ACLR
RESET => MA_Write_Register_Num[3].ACLR
RESET => MA_Write_Register_Num[4].ACLR
RESET => MA_Forward_Bottom_Data[0].ACLR
RESET => MA_Forward_Bottom_Data[1].ACLR
RESET => MA_Forward_Bottom_Data[2].ACLR
RESET => MA_Forward_Bottom_Data[3].ACLR
RESET => MA_Forward_Bottom_Data[4].ACLR
RESET => MA_Forward_Bottom_Data[5].ACLR
RESET => MA_Forward_Bottom_Data[6].ACLR
RESET => MA_Forward_Bottom_Data[7].ACLR
RESET => MA_Forward_Bottom_Data[8].ACLR
RESET => MA_Forward_Bottom_Data[9].ACLR
RESET => MA_Forward_Bottom_Data[10].ACLR
RESET => MA_Forward_Bottom_Data[11].ACLR
RESET => MA_Forward_Bottom_Data[12].ACLR
RESET => MA_Forward_Bottom_Data[13].ACLR
RESET => MA_Forward_Bottom_Data[14].ACLR
RESET => MA_Forward_Bottom_Data[15].ACLR
RESET => MA_Forward_Bottom_Data[16].ACLR
RESET => MA_Forward_Bottom_Data[17].ACLR
RESET => MA_Forward_Bottom_Data[18].ACLR
RESET => MA_Forward_Bottom_Data[19].ACLR
RESET => MA_Forward_Bottom_Data[20].ACLR
RESET => MA_Forward_Bottom_Data[21].ACLR
RESET => MA_Forward_Bottom_Data[22].ACLR
RESET => MA_Forward_Bottom_Data[23].ACLR
RESET => MA_Forward_Bottom_Data[24].ACLR
RESET => MA_Forward_Bottom_Data[25].ACLR
RESET => MA_Forward_Bottom_Data[26].ACLR
RESET => MA_Forward_Bottom_Data[27].ACLR
RESET => MA_Forward_Bottom_Data[28].ACLR
RESET => MA_Forward_Bottom_Data[29].ACLR
RESET => MA_Forward_Bottom_Data[30].ACLR
RESET => MA_Forward_Bottom_Data[31].ACLR
RESET => MA_ALU_Result[0].ACLR
RESET => MA_ALU_Result[1].ACLR
RESET => MA_ALU_Result[2].ACLR
RESET => MA_ALU_Result[3].ACLR
RESET => MA_ALU_Result[4].ACLR
RESET => MA_ALU_Result[5].ACLR
RESET => MA_ALU_Result[6].ACLR
RESET => MA_ALU_Result[7].ACLR
RESET => MA_ALU_Result[8].ACLR
RESET => MA_ALU_Result[9].ACLR
RESET => MA_ALU_Result[10].ACLR
RESET => MA_ALU_Result[11].ACLR
RESET => MA_ALU_Result[12].ACLR
RESET => MA_ALU_Result[13].ACLR
RESET => MA_ALU_Result[14].ACLR
RESET => MA_ALU_Result[15].ACLR
RESET => MA_ALU_Result[16].ACLR
RESET => MA_ALU_Result[17].ACLR
RESET => MA_ALU_Result[18].ACLR
RESET => MA_ALU_Result[19].ACLR
RESET => MA_ALU_Result[20].ACLR
RESET => MA_ALU_Result[21].ACLR
RESET => MA_ALU_Result[22].ACLR
RESET => MA_ALU_Result[23].ACLR
RESET => MA_ALU_Result[24].ACLR
RESET => MA_ALU_Result[25].ACLR
RESET => MA_ALU_Result[26].ACLR
RESET => MA_ALU_Result[27].ACLR
RESET => MA_ALU_Result[28].ACLR
RESET => MA_ALU_Result[29].ACLR
RESET => MA_ALU_Result[30].ACLR
RESET => MA_ALU_Result[31].ACLR
RESET => MA_RegWrite.ACLR
RESET => MA_MemtoReg.ACLR
RESET => MA_MemRead.ACLR
RESET => MA_MemWrite.ACLR
RESET => EX_Shamt[0].ACLR
RESET => EX_Shamt[1].ACLR
RESET => EX_Shamt[2].ACLR
RESET => EX_Shamt[3].ACLR
RESET => EX_Shamt[4].ACLR
RESET => EX_rd[0].ACLR
RESET => EX_rd[1].ACLR
RESET => EX_rd[2].ACLR
RESET => EX_rd[3].ACLR
RESET => EX_rd[4].ACLR
RESET => EX_rt[0].ACLR
RESET => EX_rt[1].ACLR
RESET => EX_rt[2].ACLR
RESET => EX_rt[3].ACLR
RESET => EX_rt[4].ACLR
RESET => EX_rs[0].ACLR
RESET => EX_rs[1].ACLR
RESET => EX_rs[2].ACLR
RESET => EX_rs[3].ACLR
RESET => EX_rs[4].ACLR
RESET => EX_Constant_32bit[0].ACLR
RESET => EX_Constant_32bit[1].ACLR
RESET => EX_Constant_32bit[2].ACLR
RESET => EX_Constant_32bit[3].ACLR
RESET => EX_Constant_32bit[4].ACLR
RESET => EX_Constant_32bit[5].ACLR
RESET => EX_Constant_32bit[6].ACLR
RESET => EX_Constant_32bit[7].ACLR
RESET => EX_Constant_32bit[8].ACLR
RESET => EX_Constant_32bit[9].ACLR
RESET => EX_Constant_32bit[10].ACLR
RESET => EX_Constant_32bit[11].ACLR
RESET => EX_Constant_32bit[12].ACLR
RESET => EX_Constant_32bit[13].ACLR
RESET => EX_Constant_32bit[14].ACLR
RESET => EX_Constant_32bit[15].ACLR
RESET => EX_Constant_32bit[16].ACLR
RESET => EX_Constant_32bit[17].ACLR
RESET => EX_Constant_32bit[18].ACLR
RESET => EX_Constant_32bit[19].ACLR
RESET => EX_Constant_32bit[20].ACLR
RESET => EX_Constant_32bit[21].ACLR
RESET => EX_Constant_32bit[22].ACLR
RESET => EX_Constant_32bit[23].ACLR
RESET => EX_Constant_32bit[24].ACLR
RESET => EX_Constant_32bit[25].ACLR
RESET => EX_Constant_32bit[26].ACLR
RESET => EX_Constant_32bit[27].ACLR
RESET => EX_Constant_32bit[28].ACLR
RESET => EX_Constant_32bit[29].ACLR
RESET => EX_Constant_32bit[30].ACLR
RESET => EX_Constant_32bit[31].ACLR
RESET => EX_Read_Reg2_Data[0].ACLR
RESET => EX_Read_Reg2_Data[1].ACLR
RESET => EX_Read_Reg2_Data[2].ACLR
RESET => EX_Read_Reg2_Data[3].ACLR
RESET => EX_Read_Reg2_Data[4].ACLR
RESET => EX_Read_Reg2_Data[5].ACLR
RESET => EX_Read_Reg2_Data[6].ACLR
RESET => EX_Read_Reg2_Data[7].ACLR
RESET => EX_Read_Reg2_Data[8].ACLR
RESET => EX_Read_Reg2_Data[9].ACLR
RESET => EX_Read_Reg2_Data[10].ACLR
RESET => EX_Read_Reg2_Data[11].ACLR
RESET => EX_Read_Reg2_Data[12].ACLR
RESET => EX_Read_Reg2_Data[13].ACLR
RESET => EX_Read_Reg2_Data[14].ACLR
RESET => EX_Read_Reg2_Data[15].ACLR
RESET => EX_Read_Reg2_Data[16].ACLR
RESET => EX_Read_Reg2_Data[17].ACLR
RESET => EX_Read_Reg2_Data[18].ACLR
RESET => EX_Read_Reg2_Data[19].ACLR
RESET => EX_Read_Reg2_Data[20].ACLR
RESET => EX_Read_Reg2_Data[21].ACLR
RESET => EX_Read_Reg2_Data[22].ACLR
RESET => EX_Read_Reg2_Data[23].ACLR
RESET => EX_Read_Reg2_Data[24].ACLR
RESET => EX_Read_Reg2_Data[25].ACLR
RESET => EX_Read_Reg2_Data[26].ACLR
RESET => EX_Read_Reg2_Data[27].ACLR
RESET => EX_Read_Reg2_Data[28].ACLR
RESET => EX_Read_Reg2_Data[29].ACLR
RESET => EX_Read_Reg2_Data[30].ACLR
RESET => EX_Read_Reg2_Data[31].ACLR
RESET => EX_Read_Reg1_Data[0].ACLR
RESET => EX_Read_Reg1_Data[1].ACLR
RESET => EX_Read_Reg1_Data[2].ACLR
RESET => EX_Read_Reg1_Data[3].ACLR
RESET => EX_Read_Reg1_Data[4].ACLR
RESET => EX_Read_Reg1_Data[5].ACLR
RESET => EX_Read_Reg1_Data[6].ACLR
RESET => EX_Read_Reg1_Data[7].ACLR
RESET => EX_Read_Reg1_Data[8].ACLR
RESET => EX_Read_Reg1_Data[9].ACLR
RESET => EX_Read_Reg1_Data[10].ACLR
RESET => EX_Read_Reg1_Data[11].ACLR
RESET => EX_Read_Reg1_Data[12].ACLR
RESET => EX_Read_Reg1_Data[13].ACLR
RESET => EX_Read_Reg1_Data[14].ACLR
RESET => EX_Read_Reg1_Data[15].ACLR
RESET => EX_Read_Reg1_Data[16].ACLR
RESET => EX_Read_Reg1_Data[17].ACLR
RESET => EX_Read_Reg1_Data[18].ACLR
RESET => EX_Read_Reg1_Data[19].ACLR
RESET => EX_Read_Reg1_Data[20].ACLR
RESET => EX_Read_Reg1_Data[21].ACLR
RESET => EX_Read_Reg1_Data[22].ACLR
RESET => EX_Read_Reg1_Data[23].ACLR
RESET => EX_Read_Reg1_Data[24].ACLR
RESET => EX_Read_Reg1_Data[25].ACLR
RESET => EX_Read_Reg1_Data[26].ACLR
RESET => EX_Read_Reg1_Data[27].ACLR
RESET => EX_Read_Reg1_Data[28].ACLR
RESET => EX_Read_Reg1_Data[29].ACLR
RESET => EX_Read_Reg1_Data[30].ACLR
RESET => EX_Read_Reg1_Data[31].ACLR
RESET => EX_PC_add4[0].ACLR
RESET => EX_PC_add4[1].ACLR
RESET => EX_PC_add4[2].ACLR
RESET => EX_PC_add4[3].ACLR
RESET => EX_PC_add4[4].ACLR
RESET => EX_PC_add4[5].ACLR
RESET => EX_PC_add4[6].ACLR
RESET => EX_PC_add4[7].ACLR
RESET => EX_PC_add4[8].ACLR
RESET => EX_PC_add4[9].ACLR
RESET => EX_PC_add4[10].ACLR
RESET => EX_PC_add4[11].ACLR
RESET => EX_PC_add4[12].ACLR
RESET => EX_PC_add4[13].ACLR
RESET => EX_PC_add4[14].ACLR
RESET => EX_PC_add4[15].ACLR
RESET => EX_PC_add4[16].ACLR
RESET => EX_PC_add4[17].ACLR
RESET => EX_PC_add4[18].ACLR
RESET => EX_PC_add4[19].ACLR
RESET => EX_PC_add4[20].ACLR
RESET => EX_PC_add4[21].ACLR
RESET => EX_PC_add4[22].ACLR
RESET => EX_PC_add4[23].ACLR
RESET => EX_PC_add4[24].ACLR
RESET => EX_PC_add4[25].ACLR
RESET => EX_PC_add4[26].ACLR
RESET => EX_PC_add4[27].ACLR
RESET => EX_PC_add4[28].ACLR
RESET => EX_PC_add4[29].ACLR
RESET => EX_PC_add4[30].ACLR
RESET => EX_PC_add4[31].ACLR
RESET => EX_RegWrite.ACLR
RESET => EX_MemtoReg.ACLR
RESET => EX_MemRead.ACLR
RESET => EX_MemWrite.ACLR
RESET => EX_Branch.ACLR
RESET => EX_RegDst.ACLR
RESET => EX_ALUop[0].ACLR
RESET => EX_ALUop[1].ACLR
RESET => EX_ALUsrc.ACLR
RESET => ID_Instruction_out[0].ACLR
RESET => ID_Instruction_out[1].ACLR
RESET => ID_Instruction_out[2].ACLR
RESET => ID_Instruction_out[3].ACLR
RESET => ID_Instruction_out[4].ACLR
RESET => ID_Instruction_out[5].ACLR
RESET => ID_Instruction_out[6].ACLR
RESET => ID_Instruction_out[7].ACLR
RESET => ID_Instruction_out[8].ACLR
RESET => ID_Instruction_out[9].ACLR
RESET => ID_Instruction_out[10].ACLR
RESET => ID_Instruction_out[11].ACLR
RESET => ID_Instruction_out[12].ACLR
RESET => ID_Instruction_out[13].ACLR
RESET => ID_Instruction_out[14].ACLR
RESET => ID_Instruction_out[15].ACLR
RESET => ID_Instruction_out[16].ACLR
RESET => ID_Instruction_out[17].ACLR
RESET => ID_Instruction_out[18].ACLR
RESET => ID_Instruction_out[19].ACLR
RESET => ID_Instruction_out[20].ACLR
RESET => ID_Instruction_out[21].ACLR
RESET => ID_Instruction_out[22].ACLR
RESET => ID_Instruction_out[23].ACLR
RESET => ID_Instruction_out[24].ACLR
RESET => ID_Instruction_out[25].ACLR
RESET => ID_Instruction_out[26].ACLR
RESET => ID_Instruction_out[27].ACLR
RESET => ID_Instruction_out[28].ACLR
RESET => ID_Instruction_out[29].ACLR
RESET => ID_Instruction_out[30].ACLR
RESET => ID_Instruction_out[31].ACLR
RESET => ID_PC_add4[0].ACLR
RESET => ID_PC_add4[1].ACLR
RESET => ID_PC_add4[2].ACLR
RESET => ID_PC_add4[3].ACLR
RESET => ID_PC_add4[4].ACLR
RESET => ID_PC_add4[5].ACLR
RESET => ID_PC_add4[6].ACLR
RESET => ID_PC_add4[7].ACLR
RESET => ID_PC_add4[8].ACLR
RESET => ID_PC_add4[9].ACLR
RESET => ID_PC_add4[10].ACLR
RESET => ID_PC_add4[11].ACLR
RESET => ID_PC_add4[12].ACLR
RESET => ID_PC_add4[13].ACLR
RESET => ID_PC_add4[14].ACLR
RESET => ID_PC_add4[15].ACLR
RESET => ID_PC_add4[16].ACLR
RESET => ID_PC_add4[17].ACLR
RESET => ID_PC_add4[18].ACLR
RESET => ID_PC_add4[19].ACLR
RESET => ID_PC_add4[20].ACLR
RESET => ID_PC_add4[21].ACLR
RESET => ID_PC_add4[22].ACLR
RESET => ID_PC_add4[23].ACLR
RESET => ID_PC_add4[24].ACLR
RESET => ID_PC_add4[25].ACLR
RESET => ID_PC_add4[26].ACLR
RESET => ID_PC_add4[27].ACLR
RESET => ID_PC_add4[28].ACLR
RESET => ID_PC_add4[29].ACLR
RESET => ID_PC_add4[30].ACLR
RESET => ID_PC_add4[31].ACLR
RESET => PC[0].ACLR
RESET => PC[1].ACLR
RESET => PC[2].ACLR
RESET => PC[3].ACLR
RESET => PC[4].ACLR
RESET => PC[5].ACLR
RESET => PC[6].ACLR
RESET => PC[7].ACLR
RESET => PC[8].ACLR
RESET => PC[9].ACLR
RESET => PC[10].ACLR
RESET => PC[11].ACLR
RESET => PC[12].ACLR
RESET => PC[13].ACLR
RESET => PC[14].ACLR
RESET => PC[15].ACLR
RESET => PC[16].ACLR
RESET => PC[17].ACLR
RESET => PC[18].ACLR
RESET => PC[19].ACLR
RESET => PC[20].ACLR
RESET => PC[21].ACLR
RESET => PC[22].ACLR
RESET => PC[23].ACLR
RESET => PC[24].ACLR
RESET => PC[25].ACLR
RESET => PC[26].ACLR
RESET => PC[27].ACLR
RESET => PC[28].ACLR
RESET => PC[29].ACLR
RESET => PC[30].ACLR
RESET => PC[31].ACLR
CLK => Registers:Registers_Ports.clk
CLK => WB_Write_Register_Num[0].CLK
CLK => WB_Write_Register_Num[1].CLK
CLK => WB_Write_Register_Num[2].CLK
CLK => WB_Write_Register_Num[3].CLK
CLK => WB_Write_Register_Num[4].CLK
CLK => WB_ALU_Result[0].CLK
CLK => WB_ALU_Result[1].CLK
CLK => WB_ALU_Result[2].CLK
CLK => WB_ALU_Result[3].CLK
CLK => WB_ALU_Result[4].CLK
CLK => WB_ALU_Result[5].CLK
CLK => WB_ALU_Result[6].CLK
CLK => WB_ALU_Result[7].CLK
CLK => WB_ALU_Result[8].CLK
CLK => WB_ALU_Result[9].CLK
CLK => WB_ALU_Result[10].CLK
CLK => WB_ALU_Result[11].CLK
CLK => WB_ALU_Result[12].CLK
CLK => WB_ALU_Result[13].CLK
CLK => WB_ALU_Result[14].CLK
CLK => WB_ALU_Result[15].CLK
CLK => WB_ALU_Result[16].CLK
CLK => WB_ALU_Result[17].CLK
CLK => WB_ALU_Result[18].CLK
CLK => WB_ALU_Result[19].CLK
CLK => WB_ALU_Result[20].CLK
CLK => WB_ALU_Result[21].CLK
CLK => WB_ALU_Result[22].CLK
CLK => WB_ALU_Result[23].CLK
CLK => WB_ALU_Result[24].CLK
CLK => WB_ALU_Result[25].CLK
CLK => WB_ALU_Result[26].CLK
CLK => WB_ALU_Result[27].CLK
CLK => WB_ALU_Result[28].CLK
CLK => WB_ALU_Result[29].CLK
CLK => WB_ALU_Result[30].CLK
CLK => WB_ALU_Result[31].CLK
CLK => WB_Mem_Data[0].CLK
CLK => WB_Mem_Data[1].CLK
CLK => WB_Mem_Data[2].CLK
CLK => WB_Mem_Data[3].CLK
CLK => WB_Mem_Data[4].CLK
CLK => WB_Mem_Data[5].CLK
CLK => WB_Mem_Data[6].CLK
CLK => WB_Mem_Data[7].CLK
CLK => WB_Mem_Data[8].CLK
CLK => WB_Mem_Data[9].CLK
CLK => WB_Mem_Data[10].CLK
CLK => WB_Mem_Data[11].CLK
CLK => WB_Mem_Data[12].CLK
CLK => WB_Mem_Data[13].CLK
CLK => WB_Mem_Data[14].CLK
CLK => WB_Mem_Data[15].CLK
CLK => WB_Mem_Data[16].CLK
CLK => WB_Mem_Data[17].CLK
CLK => WB_Mem_Data[18].CLK
CLK => WB_Mem_Data[19].CLK
CLK => WB_Mem_Data[20].CLK
CLK => WB_Mem_Data[21].CLK
CLK => WB_Mem_Data[22].CLK
CLK => WB_Mem_Data[23].CLK
CLK => WB_Mem_Data[24].CLK
CLK => WB_Mem_Data[25].CLK
CLK => WB_Mem_Data[26].CLK
CLK => WB_Mem_Data[27].CLK
CLK => WB_Mem_Data[28].CLK
CLK => WB_Mem_Data[29].CLK
CLK => WB_Mem_Data[30].CLK
CLK => WB_Mem_Data[31].CLK
CLK => WB_RegWrite.CLK
CLK => WB_MemtoReg.CLK
CLK => MA_Write_Register_Num[0].CLK
CLK => MA_Write_Register_Num[1].CLK
CLK => MA_Write_Register_Num[2].CLK
CLK => MA_Write_Register_Num[3].CLK
CLK => MA_Write_Register_Num[4].CLK
CLK => MA_Forward_Bottom_Data[0].CLK
CLK => MA_Forward_Bottom_Data[1].CLK
CLK => MA_Forward_Bottom_Data[2].CLK
CLK => MA_Forward_Bottom_Data[3].CLK
CLK => MA_Forward_Bottom_Data[4].CLK
CLK => MA_Forward_Bottom_Data[5].CLK
CLK => MA_Forward_Bottom_Data[6].CLK
CLK => MA_Forward_Bottom_Data[7].CLK
CLK => MA_Forward_Bottom_Data[8].CLK
CLK => MA_Forward_Bottom_Data[9].CLK
CLK => MA_Forward_Bottom_Data[10].CLK
CLK => MA_Forward_Bottom_Data[11].CLK
CLK => MA_Forward_Bottom_Data[12].CLK
CLK => MA_Forward_Bottom_Data[13].CLK
CLK => MA_Forward_Bottom_Data[14].CLK
CLK => MA_Forward_Bottom_Data[15].CLK
CLK => MA_Forward_Bottom_Data[16].CLK
CLK => MA_Forward_Bottom_Data[17].CLK
CLK => MA_Forward_Bottom_Data[18].CLK
CLK => MA_Forward_Bottom_Data[19].CLK
CLK => MA_Forward_Bottom_Data[20].CLK
CLK => MA_Forward_Bottom_Data[21].CLK
CLK => MA_Forward_Bottom_Data[22].CLK
CLK => MA_Forward_Bottom_Data[23].CLK
CLK => MA_Forward_Bottom_Data[24].CLK
CLK => MA_Forward_Bottom_Data[25].CLK
CLK => MA_Forward_Bottom_Data[26].CLK
CLK => MA_Forward_Bottom_Data[27].CLK
CLK => MA_Forward_Bottom_Data[28].CLK
CLK => MA_Forward_Bottom_Data[29].CLK
CLK => MA_Forward_Bottom_Data[30].CLK
CLK => MA_Forward_Bottom_Data[31].CLK
CLK => MA_ALU_Result[0].CLK
CLK => MA_ALU_Result[1].CLK
CLK => MA_ALU_Result[2].CLK
CLK => MA_ALU_Result[3].CLK
CLK => MA_ALU_Result[4].CLK
CLK => MA_ALU_Result[5].CLK
CLK => MA_ALU_Result[6].CLK
CLK => MA_ALU_Result[7].CLK
CLK => MA_ALU_Result[8].CLK
CLK => MA_ALU_Result[9].CLK
CLK => MA_ALU_Result[10].CLK
CLK => MA_ALU_Result[11].CLK
CLK => MA_ALU_Result[12].CLK
CLK => MA_ALU_Result[13].CLK
CLK => MA_ALU_Result[14].CLK
CLK => MA_ALU_Result[15].CLK
CLK => MA_ALU_Result[16].CLK
CLK => MA_ALU_Result[17].CLK
CLK => MA_ALU_Result[18].CLK
CLK => MA_ALU_Result[19].CLK
CLK => MA_ALU_Result[20].CLK
CLK => MA_ALU_Result[21].CLK
CLK => MA_ALU_Result[22].CLK
CLK => MA_ALU_Result[23].CLK
CLK => MA_ALU_Result[24].CLK
CLK => MA_ALU_Result[25].CLK
CLK => MA_ALU_Result[26].CLK
CLK => MA_ALU_Result[27].CLK
CLK => MA_ALU_Result[28].CLK
CLK => MA_ALU_Result[29].CLK
CLK => MA_ALU_Result[30].CLK
CLK => MA_ALU_Result[31].CLK
CLK => MA_RegWrite.CLK
CLK => MA_MemtoReg.CLK
CLK => MA_MemRead.CLK
CLK => MA_MemWrite.CLK
CLK => EX_Shamt[0].CLK
CLK => EX_Shamt[1].CLK
CLK => EX_Shamt[2].CLK
CLK => EX_Shamt[3].CLK
CLK => EX_Shamt[4].CLK
CLK => EX_rd[0].CLK
CLK => EX_rd[1].CLK
CLK => EX_rd[2].CLK
CLK => EX_rd[3].CLK
CLK => EX_rd[4].CLK
CLK => EX_rt[0].CLK
CLK => EX_rt[1].CLK
CLK => EX_rt[2].CLK
CLK => EX_rt[3].CLK
CLK => EX_rt[4].CLK
CLK => EX_rs[0].CLK
CLK => EX_rs[1].CLK
CLK => EX_rs[2].CLK
CLK => EX_rs[3].CLK
CLK => EX_rs[4].CLK
CLK => EX_Constant_32bit[0].CLK
CLK => EX_Constant_32bit[1].CLK
CLK => EX_Constant_32bit[2].CLK
CLK => EX_Constant_32bit[3].CLK
CLK => EX_Constant_32bit[4].CLK
CLK => EX_Constant_32bit[5].CLK
CLK => EX_Constant_32bit[6].CLK
CLK => EX_Constant_32bit[7].CLK
CLK => EX_Constant_32bit[8].CLK
CLK => EX_Constant_32bit[9].CLK
CLK => EX_Constant_32bit[10].CLK
CLK => EX_Constant_32bit[11].CLK
CLK => EX_Constant_32bit[12].CLK
CLK => EX_Constant_32bit[13].CLK
CLK => EX_Constant_32bit[14].CLK
CLK => EX_Constant_32bit[15].CLK
CLK => EX_Constant_32bit[16].CLK
CLK => EX_Constant_32bit[17].CLK
CLK => EX_Constant_32bit[18].CLK
CLK => EX_Constant_32bit[19].CLK
CLK => EX_Constant_32bit[20].CLK
CLK => EX_Constant_32bit[21].CLK
CLK => EX_Constant_32bit[22].CLK
CLK => EX_Constant_32bit[23].CLK
CLK => EX_Constant_32bit[24].CLK
CLK => EX_Constant_32bit[25].CLK
CLK => EX_Constant_32bit[26].CLK
CLK => EX_Constant_32bit[27].CLK
CLK => EX_Constant_32bit[28].CLK
CLK => EX_Constant_32bit[29].CLK
CLK => EX_Constant_32bit[30].CLK
CLK => EX_Constant_32bit[31].CLK
CLK => EX_Read_Reg2_Data[0].CLK
CLK => EX_Read_Reg2_Data[1].CLK
CLK => EX_Read_Reg2_Data[2].CLK
CLK => EX_Read_Reg2_Data[3].CLK
CLK => EX_Read_Reg2_Data[4].CLK
CLK => EX_Read_Reg2_Data[5].CLK
CLK => EX_Read_Reg2_Data[6].CLK
CLK => EX_Read_Reg2_Data[7].CLK
CLK => EX_Read_Reg2_Data[8].CLK
CLK => EX_Read_Reg2_Data[9].CLK
CLK => EX_Read_Reg2_Data[10].CLK
CLK => EX_Read_Reg2_Data[11].CLK
CLK => EX_Read_Reg2_Data[12].CLK
CLK => EX_Read_Reg2_Data[13].CLK
CLK => EX_Read_Reg2_Data[14].CLK
CLK => EX_Read_Reg2_Data[15].CLK
CLK => EX_Read_Reg2_Data[16].CLK
CLK => EX_Read_Reg2_Data[17].CLK
CLK => EX_Read_Reg2_Data[18].CLK
CLK => EX_Read_Reg2_Data[19].CLK
CLK => EX_Read_Reg2_Data[20].CLK
CLK => EX_Read_Reg2_Data[21].CLK
CLK => EX_Read_Reg2_Data[22].CLK
CLK => EX_Read_Reg2_Data[23].CLK
CLK => EX_Read_Reg2_Data[24].CLK
CLK => EX_Read_Reg2_Data[25].CLK
CLK => EX_Read_Reg2_Data[26].CLK
CLK => EX_Read_Reg2_Data[27].CLK
CLK => EX_Read_Reg2_Data[28].CLK
CLK => EX_Read_Reg2_Data[29].CLK
CLK => EX_Read_Reg2_Data[30].CLK
CLK => EX_Read_Reg2_Data[31].CLK
CLK => EX_Read_Reg1_Data[0].CLK
CLK => EX_Read_Reg1_Data[1].CLK
CLK => EX_Read_Reg1_Data[2].CLK
CLK => EX_Read_Reg1_Data[3].CLK
CLK => EX_Read_Reg1_Data[4].CLK
CLK => EX_Read_Reg1_Data[5].CLK
CLK => EX_Read_Reg1_Data[6].CLK
CLK => EX_Read_Reg1_Data[7].CLK
CLK => EX_Read_Reg1_Data[8].CLK
CLK => EX_Read_Reg1_Data[9].CLK
CLK => EX_Read_Reg1_Data[10].CLK
CLK => EX_Read_Reg1_Data[11].CLK
CLK => EX_Read_Reg1_Data[12].CLK
CLK => EX_Read_Reg1_Data[13].CLK
CLK => EX_Read_Reg1_Data[14].CLK
CLK => EX_Read_Reg1_Data[15].CLK
CLK => EX_Read_Reg1_Data[16].CLK
CLK => EX_Read_Reg1_Data[17].CLK
CLK => EX_Read_Reg1_Data[18].CLK
CLK => EX_Read_Reg1_Data[19].CLK
CLK => EX_Read_Reg1_Data[20].CLK
CLK => EX_Read_Reg1_Data[21].CLK
CLK => EX_Read_Reg1_Data[22].CLK
CLK => EX_Read_Reg1_Data[23].CLK
CLK => EX_Read_Reg1_Data[24].CLK
CLK => EX_Read_Reg1_Data[25].CLK
CLK => EX_Read_Reg1_Data[26].CLK
CLK => EX_Read_Reg1_Data[27].CLK
CLK => EX_Read_Reg1_Data[28].CLK
CLK => EX_Read_Reg1_Data[29].CLK
CLK => EX_Read_Reg1_Data[30].CLK
CLK => EX_Read_Reg1_Data[31].CLK
CLK => EX_PC_add4[0].CLK
CLK => EX_PC_add4[1].CLK
CLK => EX_PC_add4[2].CLK
CLK => EX_PC_add4[3].CLK
CLK => EX_PC_add4[4].CLK
CLK => EX_PC_add4[5].CLK
CLK => EX_PC_add4[6].CLK
CLK => EX_PC_add4[7].CLK
CLK => EX_PC_add4[8].CLK
CLK => EX_PC_add4[9].CLK
CLK => EX_PC_add4[10].CLK
CLK => EX_PC_add4[11].CLK
CLK => EX_PC_add4[12].CLK
CLK => EX_PC_add4[13].CLK
CLK => EX_PC_add4[14].CLK
CLK => EX_PC_add4[15].CLK
CLK => EX_PC_add4[16].CLK
CLK => EX_PC_add4[17].CLK
CLK => EX_PC_add4[18].CLK
CLK => EX_PC_add4[19].CLK
CLK => EX_PC_add4[20].CLK
CLK => EX_PC_add4[21].CLK
CLK => EX_PC_add4[22].CLK
CLK => EX_PC_add4[23].CLK
CLK => EX_PC_add4[24].CLK
CLK => EX_PC_add4[25].CLK
CLK => EX_PC_add4[26].CLK
CLK => EX_PC_add4[27].CLK
CLK => EX_PC_add4[28].CLK
CLK => EX_PC_add4[29].CLK
CLK => EX_PC_add4[30].CLK
CLK => EX_PC_add4[31].CLK
CLK => EX_RegWrite.CLK
CLK => EX_MemtoReg.CLK
CLK => EX_MemRead.CLK
CLK => EX_MemWrite.CLK
CLK => EX_Branch.CLK
CLK => EX_RegDst.CLK
CLK => EX_ALUop[0].CLK
CLK => EX_ALUop[1].CLK
CLK => EX_ALUsrc.CLK
CLK => ID_Instruction_out[0].CLK
CLK => ID_Instruction_out[1].CLK
CLK => ID_Instruction_out[2].CLK
CLK => ID_Instruction_out[3].CLK
CLK => ID_Instruction_out[4].CLK
CLK => ID_Instruction_out[5].CLK
CLK => ID_Instruction_out[6].CLK
CLK => ID_Instruction_out[7].CLK
CLK => ID_Instruction_out[8].CLK
CLK => ID_Instruction_out[9].CLK
CLK => ID_Instruction_out[10].CLK
CLK => ID_Instruction_out[11].CLK
CLK => ID_Instruction_out[12].CLK
CLK => ID_Instruction_out[13].CLK
CLK => ID_Instruction_out[14].CLK
CLK => ID_Instruction_out[15].CLK
CLK => ID_Instruction_out[16].CLK
CLK => ID_Instruction_out[17].CLK
CLK => ID_Instruction_out[18].CLK
CLK => ID_Instruction_out[19].CLK
CLK => ID_Instruction_out[20].CLK
CLK => ID_Instruction_out[21].CLK
CLK => ID_Instruction_out[22].CLK
CLK => ID_Instruction_out[23].CLK
CLK => ID_Instruction_out[24].CLK
CLK => ID_Instruction_out[25].CLK
CLK => ID_Instruction_out[26].CLK
CLK => ID_Instruction_out[27].CLK
CLK => ID_Instruction_out[28].CLK
CLK => ID_Instruction_out[29].CLK
CLK => ID_Instruction_out[30].CLK
CLK => ID_Instruction_out[31].CLK
CLK => ID_PC_add4[0].CLK
CLK => ID_PC_add4[1].CLK
CLK => ID_PC_add4[2].CLK
CLK => ID_PC_add4[3].CLK
CLK => ID_PC_add4[4].CLK
CLK => ID_PC_add4[5].CLK
CLK => ID_PC_add4[6].CLK
CLK => ID_PC_add4[7].CLK
CLK => ID_PC_add4[8].CLK
CLK => ID_PC_add4[9].CLK
CLK => ID_PC_add4[10].CLK
CLK => ID_PC_add4[11].CLK
CLK => ID_PC_add4[12].CLK
CLK => ID_PC_add4[13].CLK
CLK => ID_PC_add4[14].CLK
CLK => ID_PC_add4[15].CLK
CLK => ID_PC_add4[16].CLK
CLK => ID_PC_add4[17].CLK
CLK => ID_PC_add4[18].CLK
CLK => ID_PC_add4[19].CLK
CLK => ID_PC_add4[20].CLK
CLK => ID_PC_add4[21].CLK
CLK => ID_PC_add4[22].CLK
CLK => ID_PC_add4[23].CLK
CLK => ID_PC_add4[24].CLK
CLK => ID_PC_add4[25].CLK
CLK => ID_PC_add4[26].CLK
CLK => ID_PC_add4[27].CLK
CLK => ID_PC_add4[28].CLK
CLK => ID_PC_add4[29].CLK
CLK => ID_PC_add4[30].CLK
CLK => ID_PC_add4[31].CLK
CLK => PC[0].CLK
CLK => PC[1].CLK
CLK => PC[2].CLK
CLK => PC[3].CLK
CLK => PC[4].CLK
CLK => PC[5].CLK
CLK => PC[6].CLK
CLK => PC[7].CLK
CLK => PC[8].CLK
CLK => PC[9].CLK
CLK => PC[10].CLK
CLK => PC[11].CLK
CLK => PC[12].CLK
CLK => PC[13].CLK
CLK => PC[14].CLK
CLK => PC[15].CLK
CLK => PC[16].CLK
CLK => PC[17].CLK
CLK => PC[18].CLK
CLK => PC[19].CLK
CLK => PC[20].CLK
CLK => PC[21].CLK
CLK => PC[22].CLK
CLK => PC[23].CLK
CLK => PC[24].CLK
CLK => PC[25].CLK
CLK => PC[26].CLK
CLK => PC[27].CLK
CLK => PC[28].CLK
CLK => PC[29].CLK
CLK => PC[30].CLK
CLK => PC[31].CLK
CLK => Data_Mem:Data_Mem_Ports.clk


|MIPS_Processor|Stall_Unit:Stall_Unit_Ports
EX_MemRead => Stall.IN0
EX_RegWrite => Stall.IN1
EX_rt[0] => Equal0.IN4
EX_rt[0] => Equal1.IN4
EX_rt[1] => Equal0.IN3
EX_rt[1] => Equal1.IN3
EX_rt[2] => Equal0.IN2
EX_rt[2] => Equal1.IN2
EX_rt[3] => Equal0.IN1
EX_rt[3] => Equal1.IN1
EX_rt[4] => Equal0.IN0
EX_rt[4] => Equal1.IN0
ID_rs[0] => Equal0.IN9
ID_rs[1] => Equal0.IN8
ID_rs[2] => Equal0.IN7
ID_rs[3] => Equal0.IN6
ID_rs[4] => Equal0.IN5
ID_rt[0] => Equal1.IN9
ID_rt[1] => Equal1.IN8
ID_rt[2] => Equal1.IN7
ID_rt[3] => Equal1.IN6
ID_rt[4] => Equal1.IN5
Stall <= Stall.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Instruction_Mem:Instruction_Mem_Ports
reset => Instruction_out.OUTPUTSELECT
reset => Instruction_out.OUTPUTSELECT
reset => Instruction_out.OUTPUTSELECT
reset => Instruction_out.OUTPUTSELECT
reset => Instruction_out.OUTPUTSELECT
reset => Instruction_out.OUTPUTSELECT
reset => Instruction_out.OUTPUTSELECT
reset => Instruction_out.OUTPUTSELECT
reset => Instruction_out.OUTPUTSELECT
reset => Instruction_out.OUTPUTSELECT
reset => Instruction_out.OUTPUTSELECT
reset => Instruction_out.OUTPUTSELECT
reset => Instruction_out.OUTPUTSELECT
reset => Instruction_out.OUTPUTSELECT
reset => Instruction_out.OUTPUTSELECT
reset => Instruction_out.OUTPUTSELECT
reset => Instruction_out.OUTPUTSELECT
reset => Instruction_out.OUTPUTSELECT
reset => Instruction_out.OUTPUTSELECT
reset => Instruction_out.OUTPUTSELECT
reset => Instruction_out.OUTPUTSELECT
reset => Instruction_out.OUTPUTSELECT
reset => Instruction_out.OUTPUTSELECT
reset => Instruction_out.OUTPUTSELECT
reset => Instruction_out.OUTPUTSELECT
reset => Instruction_out.OUTPUTSELECT
reset => Instruction_out.OUTPUTSELECT
reset => Instruction_out.OUTPUTSELECT
reset => Instruction_out.OUTPUTSELECT
reset => Instruction_out.OUTPUTSELECT
reset => Instruction_out.OUTPUTSELECT
reset => Instruction_out.OUTPUTSELECT
Read_Address[0] => ~NO_FANOUT~
Read_Address[1] => ~NO_FANOUT~
Read_Address[2] => LessThan0.IN58
Read_Address[2] => Int_address[0].DATAA
Read_Address[3] => LessThan0.IN57
Read_Address[3] => Int_address[1].DATAA
Read_Address[4] => LessThan0.IN56
Read_Address[4] => Int_address[2].DATAA
Read_Address[5] => LessThan0.IN55
Read_Address[5] => Int_address[3].DATAA
Read_Address[6] => LessThan0.IN54
Read_Address[7] => LessThan0.IN53
Read_Address[8] => LessThan0.IN52
Read_Address[9] => LessThan0.IN51
Read_Address[10] => LessThan0.IN50
Read_Address[11] => LessThan0.IN49
Read_Address[12] => LessThan0.IN48
Read_Address[13] => LessThan0.IN47
Read_Address[14] => LessThan0.IN46
Read_Address[15] => LessThan0.IN45
Read_Address[16] => LessThan0.IN44
Read_Address[17] => LessThan0.IN43
Read_Address[18] => LessThan0.IN42
Read_Address[19] => LessThan0.IN41
Read_Address[20] => LessThan0.IN40
Read_Address[21] => LessThan0.IN39
Read_Address[22] => LessThan0.IN38
Read_Address[23] => LessThan0.IN37
Read_Address[24] => LessThan0.IN36
Read_Address[25] => LessThan0.IN35
Read_Address[26] => LessThan0.IN34
Read_Address[27] => LessThan0.IN33
Read_Address[28] => LessThan0.IN32
Read_Address[29] => LessThan0.IN31
Read_Address[30] => LessThan0.IN30
Read_Address[31] => ~NO_FANOUT~
Instruction_memory[0][0] => Mux31.IN15
Instruction_memory[0][1] => Mux30.IN15
Instruction_memory[0][2] => Mux29.IN15
Instruction_memory[0][3] => Mux28.IN15
Instruction_memory[0][4] => Mux27.IN15
Instruction_memory[0][5] => Mux26.IN15
Instruction_memory[0][6] => Mux25.IN15
Instruction_memory[0][7] => Mux24.IN15
Instruction_memory[0][8] => Mux23.IN15
Instruction_memory[0][9] => Mux22.IN15
Instruction_memory[0][10] => Mux21.IN15
Instruction_memory[0][11] => Mux20.IN15
Instruction_memory[0][12] => Mux19.IN15
Instruction_memory[0][13] => Mux18.IN15
Instruction_memory[0][14] => Mux17.IN15
Instruction_memory[0][15] => Mux16.IN15
Instruction_memory[0][16] => Mux15.IN15
Instruction_memory[0][17] => Mux14.IN15
Instruction_memory[0][18] => Mux13.IN15
Instruction_memory[0][19] => Mux12.IN15
Instruction_memory[0][20] => Mux11.IN15
Instruction_memory[0][21] => Mux10.IN15
Instruction_memory[0][22] => Mux9.IN15
Instruction_memory[0][23] => Mux8.IN15
Instruction_memory[0][24] => Mux7.IN15
Instruction_memory[0][25] => Mux6.IN15
Instruction_memory[0][26] => Mux5.IN15
Instruction_memory[0][27] => Mux4.IN15
Instruction_memory[0][28] => Mux3.IN15
Instruction_memory[0][29] => Mux2.IN15
Instruction_memory[0][30] => Mux1.IN15
Instruction_memory[0][31] => Mux0.IN15
Instruction_memory[1][0] => Mux31.IN14
Instruction_memory[1][1] => Mux30.IN14
Instruction_memory[1][2] => Mux29.IN14
Instruction_memory[1][3] => Mux28.IN14
Instruction_memory[1][4] => Mux27.IN14
Instruction_memory[1][5] => Mux26.IN14
Instruction_memory[1][6] => Mux25.IN14
Instruction_memory[1][7] => Mux24.IN14
Instruction_memory[1][8] => Mux23.IN14
Instruction_memory[1][9] => Mux22.IN14
Instruction_memory[1][10] => Mux21.IN14
Instruction_memory[1][11] => Mux20.IN14
Instruction_memory[1][12] => Mux19.IN14
Instruction_memory[1][13] => Mux18.IN14
Instruction_memory[1][14] => Mux17.IN14
Instruction_memory[1][15] => Mux16.IN14
Instruction_memory[1][16] => Mux15.IN14
Instruction_memory[1][17] => Mux14.IN14
Instruction_memory[1][18] => Mux13.IN14
Instruction_memory[1][19] => Mux12.IN14
Instruction_memory[1][20] => Mux11.IN14
Instruction_memory[1][21] => Mux10.IN14
Instruction_memory[1][22] => Mux9.IN14
Instruction_memory[1][23] => Mux8.IN14
Instruction_memory[1][24] => Mux7.IN14
Instruction_memory[1][25] => Mux6.IN14
Instruction_memory[1][26] => Mux5.IN14
Instruction_memory[1][27] => Mux4.IN14
Instruction_memory[1][28] => Mux3.IN14
Instruction_memory[1][29] => Mux2.IN14
Instruction_memory[1][30] => Mux1.IN14
Instruction_memory[1][31] => Mux0.IN14
Instruction_memory[2][0] => Mux31.IN13
Instruction_memory[2][1] => Mux30.IN13
Instruction_memory[2][2] => Mux29.IN13
Instruction_memory[2][3] => Mux28.IN13
Instruction_memory[2][4] => Mux27.IN13
Instruction_memory[2][5] => Mux26.IN13
Instruction_memory[2][6] => Mux25.IN13
Instruction_memory[2][7] => Mux24.IN13
Instruction_memory[2][8] => Mux23.IN13
Instruction_memory[2][9] => Mux22.IN13
Instruction_memory[2][10] => Mux21.IN13
Instruction_memory[2][11] => Mux20.IN13
Instruction_memory[2][12] => Mux19.IN13
Instruction_memory[2][13] => Mux18.IN13
Instruction_memory[2][14] => Mux17.IN13
Instruction_memory[2][15] => Mux16.IN13
Instruction_memory[2][16] => Mux15.IN13
Instruction_memory[2][17] => Mux14.IN13
Instruction_memory[2][18] => Mux13.IN13
Instruction_memory[2][19] => Mux12.IN13
Instruction_memory[2][20] => Mux11.IN13
Instruction_memory[2][21] => Mux10.IN13
Instruction_memory[2][22] => Mux9.IN13
Instruction_memory[2][23] => Mux8.IN13
Instruction_memory[2][24] => Mux7.IN13
Instruction_memory[2][25] => Mux6.IN13
Instruction_memory[2][26] => Mux5.IN13
Instruction_memory[2][27] => Mux4.IN13
Instruction_memory[2][28] => Mux3.IN13
Instruction_memory[2][29] => Mux2.IN13
Instruction_memory[2][30] => Mux1.IN13
Instruction_memory[2][31] => Mux0.IN13
Instruction_memory[3][0] => Mux31.IN12
Instruction_memory[3][1] => Mux30.IN12
Instruction_memory[3][2] => Mux29.IN12
Instruction_memory[3][3] => Mux28.IN12
Instruction_memory[3][4] => Mux27.IN12
Instruction_memory[3][5] => Mux26.IN12
Instruction_memory[3][6] => Mux25.IN12
Instruction_memory[3][7] => Mux24.IN12
Instruction_memory[3][8] => Mux23.IN12
Instruction_memory[3][9] => Mux22.IN12
Instruction_memory[3][10] => Mux21.IN12
Instruction_memory[3][11] => Mux20.IN12
Instruction_memory[3][12] => Mux19.IN12
Instruction_memory[3][13] => Mux18.IN12
Instruction_memory[3][14] => Mux17.IN12
Instruction_memory[3][15] => Mux16.IN12
Instruction_memory[3][16] => Mux15.IN12
Instruction_memory[3][17] => Mux14.IN12
Instruction_memory[3][18] => Mux13.IN12
Instruction_memory[3][19] => Mux12.IN12
Instruction_memory[3][20] => Mux11.IN12
Instruction_memory[3][21] => Mux10.IN12
Instruction_memory[3][22] => Mux9.IN12
Instruction_memory[3][23] => Mux8.IN12
Instruction_memory[3][24] => Mux7.IN12
Instruction_memory[3][25] => Mux6.IN12
Instruction_memory[3][26] => Mux5.IN12
Instruction_memory[3][27] => Mux4.IN12
Instruction_memory[3][28] => Mux3.IN12
Instruction_memory[3][29] => Mux2.IN12
Instruction_memory[3][30] => Mux1.IN12
Instruction_memory[3][31] => Mux0.IN12
Instruction_memory[4][0] => Mux31.IN11
Instruction_memory[4][1] => Mux30.IN11
Instruction_memory[4][2] => Mux29.IN11
Instruction_memory[4][3] => Mux28.IN11
Instruction_memory[4][4] => Mux27.IN11
Instruction_memory[4][5] => Mux26.IN11
Instruction_memory[4][6] => Mux25.IN11
Instruction_memory[4][7] => Mux24.IN11
Instruction_memory[4][8] => Mux23.IN11
Instruction_memory[4][9] => Mux22.IN11
Instruction_memory[4][10] => Mux21.IN11
Instruction_memory[4][11] => Mux20.IN11
Instruction_memory[4][12] => Mux19.IN11
Instruction_memory[4][13] => Mux18.IN11
Instruction_memory[4][14] => Mux17.IN11
Instruction_memory[4][15] => Mux16.IN11
Instruction_memory[4][16] => Mux15.IN11
Instruction_memory[4][17] => Mux14.IN11
Instruction_memory[4][18] => Mux13.IN11
Instruction_memory[4][19] => Mux12.IN11
Instruction_memory[4][20] => Mux11.IN11
Instruction_memory[4][21] => Mux10.IN11
Instruction_memory[4][22] => Mux9.IN11
Instruction_memory[4][23] => Mux8.IN11
Instruction_memory[4][24] => Mux7.IN11
Instruction_memory[4][25] => Mux6.IN11
Instruction_memory[4][26] => Mux5.IN11
Instruction_memory[4][27] => Mux4.IN11
Instruction_memory[4][28] => Mux3.IN11
Instruction_memory[4][29] => Mux2.IN11
Instruction_memory[4][30] => Mux1.IN11
Instruction_memory[4][31] => Mux0.IN11
Instruction_memory[5][0] => Mux31.IN10
Instruction_memory[5][1] => Mux30.IN10
Instruction_memory[5][2] => Mux29.IN10
Instruction_memory[5][3] => Mux28.IN10
Instruction_memory[5][4] => Mux27.IN10
Instruction_memory[5][5] => Mux26.IN10
Instruction_memory[5][6] => Mux25.IN10
Instruction_memory[5][7] => Mux24.IN10
Instruction_memory[5][8] => Mux23.IN10
Instruction_memory[5][9] => Mux22.IN10
Instruction_memory[5][10] => Mux21.IN10
Instruction_memory[5][11] => Mux20.IN10
Instruction_memory[5][12] => Mux19.IN10
Instruction_memory[5][13] => Mux18.IN10
Instruction_memory[5][14] => Mux17.IN10
Instruction_memory[5][15] => Mux16.IN10
Instruction_memory[5][16] => Mux15.IN10
Instruction_memory[5][17] => Mux14.IN10
Instruction_memory[5][18] => Mux13.IN10
Instruction_memory[5][19] => Mux12.IN10
Instruction_memory[5][20] => Mux11.IN10
Instruction_memory[5][21] => Mux10.IN10
Instruction_memory[5][22] => Mux9.IN10
Instruction_memory[5][23] => Mux8.IN10
Instruction_memory[5][24] => Mux7.IN10
Instruction_memory[5][25] => Mux6.IN10
Instruction_memory[5][26] => Mux5.IN10
Instruction_memory[5][27] => Mux4.IN10
Instruction_memory[5][28] => Mux3.IN10
Instruction_memory[5][29] => Mux2.IN10
Instruction_memory[5][30] => Mux1.IN10
Instruction_memory[5][31] => Mux0.IN10
Instruction_memory[6][0] => Mux31.IN9
Instruction_memory[6][1] => Mux30.IN9
Instruction_memory[6][2] => Mux29.IN9
Instruction_memory[6][3] => Mux28.IN9
Instruction_memory[6][4] => Mux27.IN9
Instruction_memory[6][5] => Mux26.IN9
Instruction_memory[6][6] => Mux25.IN9
Instruction_memory[6][7] => Mux24.IN9
Instruction_memory[6][8] => Mux23.IN9
Instruction_memory[6][9] => Mux22.IN9
Instruction_memory[6][10] => Mux21.IN9
Instruction_memory[6][11] => Mux20.IN9
Instruction_memory[6][12] => Mux19.IN9
Instruction_memory[6][13] => Mux18.IN9
Instruction_memory[6][14] => Mux17.IN9
Instruction_memory[6][15] => Mux16.IN9
Instruction_memory[6][16] => Mux15.IN9
Instruction_memory[6][17] => Mux14.IN9
Instruction_memory[6][18] => Mux13.IN9
Instruction_memory[6][19] => Mux12.IN9
Instruction_memory[6][20] => Mux11.IN9
Instruction_memory[6][21] => Mux10.IN9
Instruction_memory[6][22] => Mux9.IN9
Instruction_memory[6][23] => Mux8.IN9
Instruction_memory[6][24] => Mux7.IN9
Instruction_memory[6][25] => Mux6.IN9
Instruction_memory[6][26] => Mux5.IN9
Instruction_memory[6][27] => Mux4.IN9
Instruction_memory[6][28] => Mux3.IN9
Instruction_memory[6][29] => Mux2.IN9
Instruction_memory[6][30] => Mux1.IN9
Instruction_memory[6][31] => Mux0.IN9
Instruction_memory[7][0] => Mux31.IN8
Instruction_memory[7][1] => Mux30.IN8
Instruction_memory[7][2] => Mux29.IN8
Instruction_memory[7][3] => Mux28.IN8
Instruction_memory[7][4] => Mux27.IN8
Instruction_memory[7][5] => Mux26.IN8
Instruction_memory[7][6] => Mux25.IN8
Instruction_memory[7][7] => Mux24.IN8
Instruction_memory[7][8] => Mux23.IN8
Instruction_memory[7][9] => Mux22.IN8
Instruction_memory[7][10] => Mux21.IN8
Instruction_memory[7][11] => Mux20.IN8
Instruction_memory[7][12] => Mux19.IN8
Instruction_memory[7][13] => Mux18.IN8
Instruction_memory[7][14] => Mux17.IN8
Instruction_memory[7][15] => Mux16.IN8
Instruction_memory[7][16] => Mux15.IN8
Instruction_memory[7][17] => Mux14.IN8
Instruction_memory[7][18] => Mux13.IN8
Instruction_memory[7][19] => Mux12.IN8
Instruction_memory[7][20] => Mux11.IN8
Instruction_memory[7][21] => Mux10.IN8
Instruction_memory[7][22] => Mux9.IN8
Instruction_memory[7][23] => Mux8.IN8
Instruction_memory[7][24] => Mux7.IN8
Instruction_memory[7][25] => Mux6.IN8
Instruction_memory[7][26] => Mux5.IN8
Instruction_memory[7][27] => Mux4.IN8
Instruction_memory[7][28] => Mux3.IN8
Instruction_memory[7][29] => Mux2.IN8
Instruction_memory[7][30] => Mux1.IN8
Instruction_memory[7][31] => Mux0.IN8
Instruction_memory[8][0] => Mux31.IN7
Instruction_memory[8][1] => Mux30.IN7
Instruction_memory[8][2] => Mux29.IN7
Instruction_memory[8][3] => Mux28.IN7
Instruction_memory[8][4] => Mux27.IN7
Instruction_memory[8][5] => Mux26.IN7
Instruction_memory[8][6] => Mux25.IN7
Instruction_memory[8][7] => Mux24.IN7
Instruction_memory[8][8] => Mux23.IN7
Instruction_memory[8][9] => Mux22.IN7
Instruction_memory[8][10] => Mux21.IN7
Instruction_memory[8][11] => Mux20.IN7
Instruction_memory[8][12] => Mux19.IN7
Instruction_memory[8][13] => Mux18.IN7
Instruction_memory[8][14] => Mux17.IN7
Instruction_memory[8][15] => Mux16.IN7
Instruction_memory[8][16] => Mux15.IN7
Instruction_memory[8][17] => Mux14.IN7
Instruction_memory[8][18] => Mux13.IN7
Instruction_memory[8][19] => Mux12.IN7
Instruction_memory[8][20] => Mux11.IN7
Instruction_memory[8][21] => Mux10.IN7
Instruction_memory[8][22] => Mux9.IN7
Instruction_memory[8][23] => Mux8.IN7
Instruction_memory[8][24] => Mux7.IN7
Instruction_memory[8][25] => Mux6.IN7
Instruction_memory[8][26] => Mux5.IN7
Instruction_memory[8][27] => Mux4.IN7
Instruction_memory[8][28] => Mux3.IN7
Instruction_memory[8][29] => Mux2.IN7
Instruction_memory[8][30] => Mux1.IN7
Instruction_memory[8][31] => Mux0.IN7
Instruction_memory[9][0] => Mux31.IN6
Instruction_memory[9][1] => Mux30.IN6
Instruction_memory[9][2] => Mux29.IN6
Instruction_memory[9][3] => Mux28.IN6
Instruction_memory[9][4] => Mux27.IN6
Instruction_memory[9][5] => Mux26.IN6
Instruction_memory[9][6] => Mux25.IN6
Instruction_memory[9][7] => Mux24.IN6
Instruction_memory[9][8] => Mux23.IN6
Instruction_memory[9][9] => Mux22.IN6
Instruction_memory[9][10] => Mux21.IN6
Instruction_memory[9][11] => Mux20.IN6
Instruction_memory[9][12] => Mux19.IN6
Instruction_memory[9][13] => Mux18.IN6
Instruction_memory[9][14] => Mux17.IN6
Instruction_memory[9][15] => Mux16.IN6
Instruction_memory[9][16] => Mux15.IN6
Instruction_memory[9][17] => Mux14.IN6
Instruction_memory[9][18] => Mux13.IN6
Instruction_memory[9][19] => Mux12.IN6
Instruction_memory[9][20] => Mux11.IN6
Instruction_memory[9][21] => Mux10.IN6
Instruction_memory[9][22] => Mux9.IN6
Instruction_memory[9][23] => Mux8.IN6
Instruction_memory[9][24] => Mux7.IN6
Instruction_memory[9][25] => Mux6.IN6
Instruction_memory[9][26] => Mux5.IN6
Instruction_memory[9][27] => Mux4.IN6
Instruction_memory[9][28] => Mux3.IN6
Instruction_memory[9][29] => Mux2.IN6
Instruction_memory[9][30] => Mux1.IN6
Instruction_memory[9][31] => Mux0.IN6
Instruction_memory[10][0] => Mux31.IN5
Instruction_memory[10][1] => Mux30.IN5
Instruction_memory[10][2] => Mux29.IN5
Instruction_memory[10][3] => Mux28.IN5
Instruction_memory[10][4] => Mux27.IN5
Instruction_memory[10][5] => Mux26.IN5
Instruction_memory[10][6] => Mux25.IN5
Instruction_memory[10][7] => Mux24.IN5
Instruction_memory[10][8] => Mux23.IN5
Instruction_memory[10][9] => Mux22.IN5
Instruction_memory[10][10] => Mux21.IN5
Instruction_memory[10][11] => Mux20.IN5
Instruction_memory[10][12] => Mux19.IN5
Instruction_memory[10][13] => Mux18.IN5
Instruction_memory[10][14] => Mux17.IN5
Instruction_memory[10][15] => Mux16.IN5
Instruction_memory[10][16] => Mux15.IN5
Instruction_memory[10][17] => Mux14.IN5
Instruction_memory[10][18] => Mux13.IN5
Instruction_memory[10][19] => Mux12.IN5
Instruction_memory[10][20] => Mux11.IN5
Instruction_memory[10][21] => Mux10.IN5
Instruction_memory[10][22] => Mux9.IN5
Instruction_memory[10][23] => Mux8.IN5
Instruction_memory[10][24] => Mux7.IN5
Instruction_memory[10][25] => Mux6.IN5
Instruction_memory[10][26] => Mux5.IN5
Instruction_memory[10][27] => Mux4.IN5
Instruction_memory[10][28] => Mux3.IN5
Instruction_memory[10][29] => Mux2.IN5
Instruction_memory[10][30] => Mux1.IN5
Instruction_memory[10][31] => Mux0.IN5
Instruction_memory[11][0] => Mux31.IN4
Instruction_memory[11][1] => Mux30.IN4
Instruction_memory[11][2] => Mux29.IN4
Instruction_memory[11][3] => Mux28.IN4
Instruction_memory[11][4] => Mux27.IN4
Instruction_memory[11][5] => Mux26.IN4
Instruction_memory[11][6] => Mux25.IN4
Instruction_memory[11][7] => Mux24.IN4
Instruction_memory[11][8] => Mux23.IN4
Instruction_memory[11][9] => Mux22.IN4
Instruction_memory[11][10] => Mux21.IN4
Instruction_memory[11][11] => Mux20.IN4
Instruction_memory[11][12] => Mux19.IN4
Instruction_memory[11][13] => Mux18.IN4
Instruction_memory[11][14] => Mux17.IN4
Instruction_memory[11][15] => Mux16.IN4
Instruction_memory[11][16] => Mux15.IN4
Instruction_memory[11][17] => Mux14.IN4
Instruction_memory[11][18] => Mux13.IN4
Instruction_memory[11][19] => Mux12.IN4
Instruction_memory[11][20] => Mux11.IN4
Instruction_memory[11][21] => Mux10.IN4
Instruction_memory[11][22] => Mux9.IN4
Instruction_memory[11][23] => Mux8.IN4
Instruction_memory[11][24] => Mux7.IN4
Instruction_memory[11][25] => Mux6.IN4
Instruction_memory[11][26] => Mux5.IN4
Instruction_memory[11][27] => Mux4.IN4
Instruction_memory[11][28] => Mux3.IN4
Instruction_memory[11][29] => Mux2.IN4
Instruction_memory[11][30] => Mux1.IN4
Instruction_memory[11][31] => Mux0.IN4
Instruction_memory[12][0] => Mux31.IN3
Instruction_memory[12][1] => Mux30.IN3
Instruction_memory[12][2] => Mux29.IN3
Instruction_memory[12][3] => Mux28.IN3
Instruction_memory[12][4] => Mux27.IN3
Instruction_memory[12][5] => Mux26.IN3
Instruction_memory[12][6] => Mux25.IN3
Instruction_memory[12][7] => Mux24.IN3
Instruction_memory[12][8] => Mux23.IN3
Instruction_memory[12][9] => Mux22.IN3
Instruction_memory[12][10] => Mux21.IN3
Instruction_memory[12][11] => Mux20.IN3
Instruction_memory[12][12] => Mux19.IN3
Instruction_memory[12][13] => Mux18.IN3
Instruction_memory[12][14] => Mux17.IN3
Instruction_memory[12][15] => Mux16.IN3
Instruction_memory[12][16] => Mux15.IN3
Instruction_memory[12][17] => Mux14.IN3
Instruction_memory[12][18] => Mux13.IN3
Instruction_memory[12][19] => Mux12.IN3
Instruction_memory[12][20] => Mux11.IN3
Instruction_memory[12][21] => Mux10.IN3
Instruction_memory[12][22] => Mux9.IN3
Instruction_memory[12][23] => Mux8.IN3
Instruction_memory[12][24] => Mux7.IN3
Instruction_memory[12][25] => Mux6.IN3
Instruction_memory[12][26] => Mux5.IN3
Instruction_memory[12][27] => Mux4.IN3
Instruction_memory[12][28] => Mux3.IN3
Instruction_memory[12][29] => Mux2.IN3
Instruction_memory[12][30] => Mux1.IN3
Instruction_memory[12][31] => Mux0.IN3
Instruction_memory[13][0] => Mux31.IN2
Instruction_memory[13][1] => Mux30.IN2
Instruction_memory[13][2] => Mux29.IN2
Instruction_memory[13][3] => Mux28.IN2
Instruction_memory[13][4] => Mux27.IN2
Instruction_memory[13][5] => Mux26.IN2
Instruction_memory[13][6] => Mux25.IN2
Instruction_memory[13][7] => Mux24.IN2
Instruction_memory[13][8] => Mux23.IN2
Instruction_memory[13][9] => Mux22.IN2
Instruction_memory[13][10] => Mux21.IN2
Instruction_memory[13][11] => Mux20.IN2
Instruction_memory[13][12] => Mux19.IN2
Instruction_memory[13][13] => Mux18.IN2
Instruction_memory[13][14] => Mux17.IN2
Instruction_memory[13][15] => Mux16.IN2
Instruction_memory[13][16] => Mux15.IN2
Instruction_memory[13][17] => Mux14.IN2
Instruction_memory[13][18] => Mux13.IN2
Instruction_memory[13][19] => Mux12.IN2
Instruction_memory[13][20] => Mux11.IN2
Instruction_memory[13][21] => Mux10.IN2
Instruction_memory[13][22] => Mux9.IN2
Instruction_memory[13][23] => Mux8.IN2
Instruction_memory[13][24] => Mux7.IN2
Instruction_memory[13][25] => Mux6.IN2
Instruction_memory[13][26] => Mux5.IN2
Instruction_memory[13][27] => Mux4.IN2
Instruction_memory[13][28] => Mux3.IN2
Instruction_memory[13][29] => Mux2.IN2
Instruction_memory[13][30] => Mux1.IN2
Instruction_memory[13][31] => Mux0.IN2
Instruction_memory[14][0] => Mux31.IN1
Instruction_memory[14][1] => Mux30.IN1
Instruction_memory[14][2] => Mux29.IN1
Instruction_memory[14][3] => Mux28.IN1
Instruction_memory[14][4] => Mux27.IN1
Instruction_memory[14][5] => Mux26.IN1
Instruction_memory[14][6] => Mux25.IN1
Instruction_memory[14][7] => Mux24.IN1
Instruction_memory[14][8] => Mux23.IN1
Instruction_memory[14][9] => Mux22.IN1
Instruction_memory[14][10] => Mux21.IN1
Instruction_memory[14][11] => Mux20.IN1
Instruction_memory[14][12] => Mux19.IN1
Instruction_memory[14][13] => Mux18.IN1
Instruction_memory[14][14] => Mux17.IN1
Instruction_memory[14][15] => Mux16.IN1
Instruction_memory[14][16] => Mux15.IN1
Instruction_memory[14][17] => Mux14.IN1
Instruction_memory[14][18] => Mux13.IN1
Instruction_memory[14][19] => Mux12.IN1
Instruction_memory[14][20] => Mux11.IN1
Instruction_memory[14][21] => Mux10.IN1
Instruction_memory[14][22] => Mux9.IN1
Instruction_memory[14][23] => Mux8.IN1
Instruction_memory[14][24] => Mux7.IN1
Instruction_memory[14][25] => Mux6.IN1
Instruction_memory[14][26] => Mux5.IN1
Instruction_memory[14][27] => Mux4.IN1
Instruction_memory[14][28] => Mux3.IN1
Instruction_memory[14][29] => Mux2.IN1
Instruction_memory[14][30] => Mux1.IN1
Instruction_memory[14][31] => Mux0.IN1
Instruction_memory[15][0] => Mux31.IN0
Instruction_memory[15][1] => Mux30.IN0
Instruction_memory[15][2] => Mux29.IN0
Instruction_memory[15][3] => Mux28.IN0
Instruction_memory[15][4] => Mux27.IN0
Instruction_memory[15][5] => Mux26.IN0
Instruction_memory[15][6] => Mux25.IN0
Instruction_memory[15][7] => Mux24.IN0
Instruction_memory[15][8] => Mux23.IN0
Instruction_memory[15][9] => Mux22.IN0
Instruction_memory[15][10] => Mux21.IN0
Instruction_memory[15][11] => Mux20.IN0
Instruction_memory[15][12] => Mux19.IN0
Instruction_memory[15][13] => Mux18.IN0
Instruction_memory[15][14] => Mux17.IN0
Instruction_memory[15][15] => Mux16.IN0
Instruction_memory[15][16] => Mux15.IN0
Instruction_memory[15][17] => Mux14.IN0
Instruction_memory[15][18] => Mux13.IN0
Instruction_memory[15][19] => Mux12.IN0
Instruction_memory[15][20] => Mux11.IN0
Instruction_memory[15][21] => Mux10.IN0
Instruction_memory[15][22] => Mux9.IN0
Instruction_memory[15][23] => Mux8.IN0
Instruction_memory[15][24] => Mux7.IN0
Instruction_memory[15][25] => Mux6.IN0
Instruction_memory[15][26] => Mux5.IN0
Instruction_memory[15][27] => Mux4.IN0
Instruction_memory[15][28] => Mux3.IN0
Instruction_memory[15][29] => Mux2.IN0
Instruction_memory[15][30] => Mux1.IN0
Instruction_memory[15][31] => Mux0.IN0
Instruction_out[0] <= Instruction_out.DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[1] <= Instruction_out.DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[2] <= Instruction_out.DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[3] <= Instruction_out.DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[4] <= Instruction_out.DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[5] <= Instruction_out.DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[6] <= Instruction_out.DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[7] <= Instruction_out.DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[8] <= Instruction_out.DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[9] <= Instruction_out.DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[10] <= Instruction_out.DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[11] <= Instruction_out.DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[12] <= Instruction_out.DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[13] <= Instruction_out.DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[14] <= Instruction_out.DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[15] <= Instruction_out.DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[16] <= Instruction_out.DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[17] <= Instruction_out.DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[18] <= Instruction_out.DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[19] <= Instruction_out.DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[20] <= Instruction_out.DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[21] <= Instruction_out.DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[22] <= Instruction_out.DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[23] <= Instruction_out.DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[24] <= Instruction_out.DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[25] <= Instruction_out.DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[26] <= Instruction_out.DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[27] <= Instruction_out.DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[28] <= Instruction_out.DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[29] <= Instruction_out.DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[30] <= Instruction_out.DB_MAX_OUTPUT_PORT_TYPE
Instruction_out[31] <= Instruction_out.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Control:Control_Signals
Instruction[0] => Equal0.IN11
Instruction[0] => Equal1.IN11
Instruction[0] => Equal2.IN11
Instruction[0] => Equal3.IN11
Instruction[0] => Equal4.IN11
Instruction[1] => Equal0.IN10
Instruction[1] => Equal1.IN10
Instruction[1] => Equal2.IN10
Instruction[1] => Equal3.IN10
Instruction[1] => Equal4.IN10
Instruction[2] => Equal0.IN9
Instruction[2] => Equal1.IN9
Instruction[2] => Equal2.IN9
Instruction[2] => Equal3.IN9
Instruction[2] => Equal4.IN9
Instruction[3] => Equal0.IN8
Instruction[3] => Equal1.IN8
Instruction[3] => Equal2.IN8
Instruction[3] => Equal3.IN8
Instruction[3] => Equal4.IN8
Instruction[4] => Equal0.IN7
Instruction[4] => Equal1.IN7
Instruction[4] => Equal2.IN7
Instruction[4] => Equal3.IN7
Instruction[4] => Equal4.IN7
Instruction[5] => Equal0.IN6
Instruction[5] => Equal1.IN6
Instruction[5] => Equal2.IN6
Instruction[5] => Equal3.IN6
Instruction[5] => Equal4.IN6
RegDst <= RegDst$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUsrc <= ALUsrc$latch.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= MemtoReg$latch.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite$latch.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= MemRead$latch.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= MemWrite$latch.DB_MAX_OUTPUT_PORT_TYPE
Branch <= Branch$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUop[0] <= ALUop[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUop[1] <= ALUop[1]$latch.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Registers:Registers_Ports
Read_Register1[0] => Equal0.IN9
Read_Register1[0] => Registers.RADDR
Read_Register1[1] => Equal0.IN8
Read_Register1[1] => Registers.RADDR1
Read_Register1[2] => Equal0.IN7
Read_Register1[2] => Registers.RADDR2
Read_Register1[3] => Equal0.IN6
Read_Register1[3] => Registers.RADDR3
Read_Register1[4] => Equal0.IN5
Read_Register1[4] => Registers.RADDR4
Read_Register2[0] => Equal1.IN9
Read_Register2[0] => Registers.PORTBRADDR
Read_Register2[1] => Equal1.IN8
Read_Register2[1] => Registers.PORTBRADDR1
Read_Register2[2] => Equal1.IN7
Read_Register2[2] => Registers.PORTBRADDR2
Read_Register2[3] => Equal1.IN6
Read_Register2[3] => Registers.PORTBRADDR3
Read_Register2[4] => Equal1.IN5
Read_Register2[4] => Registers.PORTBRADDR4
Write_Register[0] => Registers~4.DATAIN
Write_Register[0] => Registers.WADDR
Write_Register[1] => Registers~3.DATAIN
Write_Register[1] => Registers.WADDR1
Write_Register[2] => Registers~2.DATAIN
Write_Register[2] => Registers.WADDR2
Write_Register[3] => Registers~1.DATAIN
Write_Register[3] => Registers.WADDR3
Write_Register[4] => Registers~0.DATAIN
Write_Register[4] => Registers.WADDR4
Write_Data[0] => Registers~36.DATAIN
Write_Data[0] => Registers.DATAIN
Write_Data[1] => Registers~35.DATAIN
Write_Data[1] => Registers.DATAIN1
Write_Data[2] => Registers~34.DATAIN
Write_Data[2] => Registers.DATAIN2
Write_Data[3] => Registers~33.DATAIN
Write_Data[3] => Registers.DATAIN3
Write_Data[4] => Registers~32.DATAIN
Write_Data[4] => Registers.DATAIN4
Write_Data[5] => Registers~31.DATAIN
Write_Data[5] => Registers.DATAIN5
Write_Data[6] => Registers~30.DATAIN
Write_Data[6] => Registers.DATAIN6
Write_Data[7] => Registers~29.DATAIN
Write_Data[7] => Registers.DATAIN7
Write_Data[8] => Registers~28.DATAIN
Write_Data[8] => Registers.DATAIN8
Write_Data[9] => Registers~27.DATAIN
Write_Data[9] => Registers.DATAIN9
Write_Data[10] => Registers~26.DATAIN
Write_Data[10] => Registers.DATAIN10
Write_Data[11] => Registers~25.DATAIN
Write_Data[11] => Registers.DATAIN11
Write_Data[12] => Registers~24.DATAIN
Write_Data[12] => Registers.DATAIN12
Write_Data[13] => Registers~23.DATAIN
Write_Data[13] => Registers.DATAIN13
Write_Data[14] => Registers~22.DATAIN
Write_Data[14] => Registers.DATAIN14
Write_Data[15] => Registers~21.DATAIN
Write_Data[15] => Registers.DATAIN15
Write_Data[16] => Registers~20.DATAIN
Write_Data[16] => Registers.DATAIN16
Write_Data[17] => Registers~19.DATAIN
Write_Data[17] => Registers.DATAIN17
Write_Data[18] => Registers~18.DATAIN
Write_Data[18] => Registers.DATAIN18
Write_Data[19] => Registers~17.DATAIN
Write_Data[19] => Registers.DATAIN19
Write_Data[20] => Registers~16.DATAIN
Write_Data[20] => Registers.DATAIN20
Write_Data[21] => Registers~15.DATAIN
Write_Data[21] => Registers.DATAIN21
Write_Data[22] => Registers~14.DATAIN
Write_Data[22] => Registers.DATAIN22
Write_Data[23] => Registers~13.DATAIN
Write_Data[23] => Registers.DATAIN23
Write_Data[24] => Registers~12.DATAIN
Write_Data[24] => Registers.DATAIN24
Write_Data[25] => Registers~11.DATAIN
Write_Data[25] => Registers.DATAIN25
Write_Data[26] => Registers~10.DATAIN
Write_Data[26] => Registers.DATAIN26
Write_Data[27] => Registers~9.DATAIN
Write_Data[27] => Registers.DATAIN27
Write_Data[28] => Registers~8.DATAIN
Write_Data[28] => Registers.DATAIN28
Write_Data[29] => Registers~7.DATAIN
Write_Data[29] => Registers.DATAIN29
Write_Data[30] => Registers~6.DATAIN
Write_Data[30] => Registers.DATAIN30
Write_Data[31] => Registers~5.DATAIN
Write_Data[31] => Registers.DATAIN31
RegWrite => Registers~37.DATAIN
RegWrite => Registers.WE
clk => Registers~37.CLK
clk => Registers~0.CLK
clk => Registers~1.CLK
clk => Registers~2.CLK
clk => Registers~3.CLK
clk => Registers~4.CLK
clk => Registers~5.CLK
clk => Registers~6.CLK
clk => Registers~7.CLK
clk => Registers~8.CLK
clk => Registers~9.CLK
clk => Registers~10.CLK
clk => Registers~11.CLK
clk => Registers~12.CLK
clk => Registers~13.CLK
clk => Registers~14.CLK
clk => Registers~15.CLK
clk => Registers~16.CLK
clk => Registers~17.CLK
clk => Registers~18.CLK
clk => Registers~19.CLK
clk => Registers~20.CLK
clk => Registers~21.CLK
clk => Registers~22.CLK
clk => Registers~23.CLK
clk => Registers~24.CLK
clk => Registers~25.CLK
clk => Registers~26.CLK
clk => Registers~27.CLK
clk => Registers~28.CLK
clk => Registers~29.CLK
clk => Registers~30.CLK
clk => Registers~31.CLK
clk => Registers~32.CLK
clk => Registers~33.CLK
clk => Registers~34.CLK
clk => Registers~35.CLK
clk => Registers~36.CLK
clk => Registers.CLK0
Read_Data1[0] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[1] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[2] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[3] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[4] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[5] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[6] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[7] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[8] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[9] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[10] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[11] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[12] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[13] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[14] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[15] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[16] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[17] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[18] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[19] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[20] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[21] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[22] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[23] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[24] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[25] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[26] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[27] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[28] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[29] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[30] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[31] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[0] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[1] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[2] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[3] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[4] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[5] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[6] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[7] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[8] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[9] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[10] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[11] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[12] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[13] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[14] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[15] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[16] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[17] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[18] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[19] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[20] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[21] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[22] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[23] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[24] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[25] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[26] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[27] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[28] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[29] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[30] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[31] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|WB_Forward:WB_Forward_Ports
Reg_Data1[0] => Equal0.IN31
Reg_Data1[0] => Read_Data1.DATAA
Reg_Data1[1] => Equal0.IN30
Reg_Data1[1] => Read_Data1.DATAA
Reg_Data1[2] => Equal0.IN29
Reg_Data1[2] => Read_Data1.DATAA
Reg_Data1[3] => Equal0.IN28
Reg_Data1[3] => Read_Data1.DATAA
Reg_Data1[4] => Equal0.IN27
Reg_Data1[4] => Read_Data1.DATAA
Reg_Data1[5] => Equal0.IN26
Reg_Data1[5] => Read_Data1.DATAA
Reg_Data1[6] => Equal0.IN25
Reg_Data1[6] => Read_Data1.DATAA
Reg_Data1[7] => Equal0.IN24
Reg_Data1[7] => Read_Data1.DATAA
Reg_Data1[8] => Equal0.IN23
Reg_Data1[8] => Read_Data1.DATAA
Reg_Data1[9] => Equal0.IN22
Reg_Data1[9] => Read_Data1.DATAA
Reg_Data1[10] => Equal0.IN21
Reg_Data1[10] => Read_Data1.DATAA
Reg_Data1[11] => Equal0.IN20
Reg_Data1[11] => Read_Data1.DATAA
Reg_Data1[12] => Equal0.IN19
Reg_Data1[12] => Read_Data1.DATAA
Reg_Data1[13] => Equal0.IN18
Reg_Data1[13] => Read_Data1.DATAA
Reg_Data1[14] => Equal0.IN17
Reg_Data1[14] => Read_Data1.DATAA
Reg_Data1[15] => Equal0.IN16
Reg_Data1[15] => Read_Data1.DATAA
Reg_Data1[16] => Equal0.IN15
Reg_Data1[16] => Read_Data1.DATAA
Reg_Data1[17] => Equal0.IN14
Reg_Data1[17] => Read_Data1.DATAA
Reg_Data1[18] => Equal0.IN13
Reg_Data1[18] => Read_Data1.DATAA
Reg_Data1[19] => Equal0.IN12
Reg_Data1[19] => Read_Data1.DATAA
Reg_Data1[20] => Equal0.IN11
Reg_Data1[20] => Read_Data1.DATAA
Reg_Data1[21] => Equal0.IN10
Reg_Data1[21] => Read_Data1.DATAA
Reg_Data1[22] => Equal0.IN9
Reg_Data1[22] => Read_Data1.DATAA
Reg_Data1[23] => Equal0.IN8
Reg_Data1[23] => Read_Data1.DATAA
Reg_Data1[24] => Equal0.IN7
Reg_Data1[24] => Read_Data1.DATAA
Reg_Data1[25] => Equal0.IN6
Reg_Data1[25] => Read_Data1.DATAA
Reg_Data1[26] => Equal0.IN5
Reg_Data1[26] => Read_Data1.DATAA
Reg_Data1[27] => Equal0.IN4
Reg_Data1[27] => Read_Data1.DATAA
Reg_Data1[28] => Equal0.IN3
Reg_Data1[28] => Read_Data1.DATAA
Reg_Data1[29] => Equal0.IN2
Reg_Data1[29] => Read_Data1.DATAA
Reg_Data1[30] => Equal0.IN1
Reg_Data1[30] => Read_Data1.DATAA
Reg_Data1[31] => Equal0.IN0
Reg_Data1[31] => Read_Data1.DATAA
Reg_Data2[0] => Equal2.IN31
Reg_Data2[0] => Read_Data2.DATAA
Reg_Data2[1] => Equal2.IN30
Reg_Data2[1] => Read_Data2.DATAA
Reg_Data2[2] => Equal2.IN29
Reg_Data2[2] => Read_Data2.DATAA
Reg_Data2[3] => Equal2.IN28
Reg_Data2[3] => Read_Data2.DATAA
Reg_Data2[4] => Equal2.IN27
Reg_Data2[4] => Read_Data2.DATAA
Reg_Data2[5] => Equal2.IN26
Reg_Data2[5] => Read_Data2.DATAA
Reg_Data2[6] => Equal2.IN25
Reg_Data2[6] => Read_Data2.DATAA
Reg_Data2[7] => Equal2.IN24
Reg_Data2[7] => Read_Data2.DATAA
Reg_Data2[8] => Equal2.IN23
Reg_Data2[8] => Read_Data2.DATAA
Reg_Data2[9] => Equal2.IN22
Reg_Data2[9] => Read_Data2.DATAA
Reg_Data2[10] => Equal2.IN21
Reg_Data2[10] => Read_Data2.DATAA
Reg_Data2[11] => Equal2.IN20
Reg_Data2[11] => Read_Data2.DATAA
Reg_Data2[12] => Equal2.IN19
Reg_Data2[12] => Read_Data2.DATAA
Reg_Data2[13] => Equal2.IN18
Reg_Data2[13] => Read_Data2.DATAA
Reg_Data2[14] => Equal2.IN17
Reg_Data2[14] => Read_Data2.DATAA
Reg_Data2[15] => Equal2.IN16
Reg_Data2[15] => Read_Data2.DATAA
Reg_Data2[16] => Equal2.IN15
Reg_Data2[16] => Read_Data2.DATAA
Reg_Data2[17] => Equal2.IN14
Reg_Data2[17] => Read_Data2.DATAA
Reg_Data2[18] => Equal2.IN13
Reg_Data2[18] => Read_Data2.DATAA
Reg_Data2[19] => Equal2.IN12
Reg_Data2[19] => Read_Data2.DATAA
Reg_Data2[20] => Equal2.IN11
Reg_Data2[20] => Read_Data2.DATAA
Reg_Data2[21] => Equal2.IN10
Reg_Data2[21] => Read_Data2.DATAA
Reg_Data2[22] => Equal2.IN9
Reg_Data2[22] => Read_Data2.DATAA
Reg_Data2[23] => Equal2.IN8
Reg_Data2[23] => Read_Data2.DATAA
Reg_Data2[24] => Equal2.IN7
Reg_Data2[24] => Read_Data2.DATAA
Reg_Data2[25] => Equal2.IN6
Reg_Data2[25] => Read_Data2.DATAA
Reg_Data2[26] => Equal2.IN5
Reg_Data2[26] => Read_Data2.DATAA
Reg_Data2[27] => Equal2.IN4
Reg_Data2[27] => Read_Data2.DATAA
Reg_Data2[28] => Equal2.IN3
Reg_Data2[28] => Read_Data2.DATAA
Reg_Data2[29] => Equal2.IN2
Reg_Data2[29] => Read_Data2.DATAA
Reg_Data2[30] => Equal2.IN1
Reg_Data2[30] => Read_Data2.DATAA
Reg_Data2[31] => Equal2.IN0
Reg_Data2[31] => Read_Data2.DATAA
Write_Register[0] => Equal1.IN4
Write_Register[0] => Equal3.IN4
Write_Register[1] => Equal1.IN3
Write_Register[1] => Equal3.IN3
Write_Register[2] => Equal1.IN2
Write_Register[2] => Equal3.IN2
Write_Register[3] => Equal1.IN1
Write_Register[3] => Equal3.IN1
Write_Register[4] => Equal1.IN0
Write_Register[4] => Equal3.IN0
rs[0] => Equal1.IN9
rs[1] => Equal1.IN8
rs[2] => Equal1.IN7
rs[3] => Equal1.IN6
rs[4] => Equal1.IN5
rt[0] => Equal3.IN9
rt[1] => Equal3.IN8
rt[2] => Equal3.IN7
rt[3] => Equal3.IN6
rt[4] => Equal3.IN5
Write_Data[0] => Equal0.IN63
Write_Data[0] => Read_Data1.DATAB
Write_Data[0] => Equal2.IN63
Write_Data[0] => Read_Data2.DATAB
Write_Data[1] => Equal0.IN62
Write_Data[1] => Read_Data1.DATAB
Write_Data[1] => Equal2.IN62
Write_Data[1] => Read_Data2.DATAB
Write_Data[2] => Equal0.IN61
Write_Data[2] => Read_Data1.DATAB
Write_Data[2] => Equal2.IN61
Write_Data[2] => Read_Data2.DATAB
Write_Data[3] => Equal0.IN60
Write_Data[3] => Read_Data1.DATAB
Write_Data[3] => Equal2.IN60
Write_Data[3] => Read_Data2.DATAB
Write_Data[4] => Equal0.IN59
Write_Data[4] => Read_Data1.DATAB
Write_Data[4] => Equal2.IN59
Write_Data[4] => Read_Data2.DATAB
Write_Data[5] => Equal0.IN58
Write_Data[5] => Read_Data1.DATAB
Write_Data[5] => Equal2.IN58
Write_Data[5] => Read_Data2.DATAB
Write_Data[6] => Equal0.IN57
Write_Data[6] => Read_Data1.DATAB
Write_Data[6] => Equal2.IN57
Write_Data[6] => Read_Data2.DATAB
Write_Data[7] => Equal0.IN56
Write_Data[7] => Read_Data1.DATAB
Write_Data[7] => Equal2.IN56
Write_Data[7] => Read_Data2.DATAB
Write_Data[8] => Equal0.IN55
Write_Data[8] => Read_Data1.DATAB
Write_Data[8] => Equal2.IN55
Write_Data[8] => Read_Data2.DATAB
Write_Data[9] => Equal0.IN54
Write_Data[9] => Read_Data1.DATAB
Write_Data[9] => Equal2.IN54
Write_Data[9] => Read_Data2.DATAB
Write_Data[10] => Equal0.IN53
Write_Data[10] => Read_Data1.DATAB
Write_Data[10] => Equal2.IN53
Write_Data[10] => Read_Data2.DATAB
Write_Data[11] => Equal0.IN52
Write_Data[11] => Read_Data1.DATAB
Write_Data[11] => Equal2.IN52
Write_Data[11] => Read_Data2.DATAB
Write_Data[12] => Equal0.IN51
Write_Data[12] => Read_Data1.DATAB
Write_Data[12] => Equal2.IN51
Write_Data[12] => Read_Data2.DATAB
Write_Data[13] => Equal0.IN50
Write_Data[13] => Read_Data1.DATAB
Write_Data[13] => Equal2.IN50
Write_Data[13] => Read_Data2.DATAB
Write_Data[14] => Equal0.IN49
Write_Data[14] => Read_Data1.DATAB
Write_Data[14] => Equal2.IN49
Write_Data[14] => Read_Data2.DATAB
Write_Data[15] => Equal0.IN48
Write_Data[15] => Read_Data1.DATAB
Write_Data[15] => Equal2.IN48
Write_Data[15] => Read_Data2.DATAB
Write_Data[16] => Equal0.IN47
Write_Data[16] => Read_Data1.DATAB
Write_Data[16] => Equal2.IN47
Write_Data[16] => Read_Data2.DATAB
Write_Data[17] => Equal0.IN46
Write_Data[17] => Read_Data1.DATAB
Write_Data[17] => Equal2.IN46
Write_Data[17] => Read_Data2.DATAB
Write_Data[18] => Equal0.IN45
Write_Data[18] => Read_Data1.DATAB
Write_Data[18] => Equal2.IN45
Write_Data[18] => Read_Data2.DATAB
Write_Data[19] => Equal0.IN44
Write_Data[19] => Read_Data1.DATAB
Write_Data[19] => Equal2.IN44
Write_Data[19] => Read_Data2.DATAB
Write_Data[20] => Equal0.IN43
Write_Data[20] => Read_Data1.DATAB
Write_Data[20] => Equal2.IN43
Write_Data[20] => Read_Data2.DATAB
Write_Data[21] => Equal0.IN42
Write_Data[21] => Read_Data1.DATAB
Write_Data[21] => Equal2.IN42
Write_Data[21] => Read_Data2.DATAB
Write_Data[22] => Equal0.IN41
Write_Data[22] => Read_Data1.DATAB
Write_Data[22] => Equal2.IN41
Write_Data[22] => Read_Data2.DATAB
Write_Data[23] => Equal0.IN40
Write_Data[23] => Read_Data1.DATAB
Write_Data[23] => Equal2.IN40
Write_Data[23] => Read_Data2.DATAB
Write_Data[24] => Equal0.IN39
Write_Data[24] => Read_Data1.DATAB
Write_Data[24] => Equal2.IN39
Write_Data[24] => Read_Data2.DATAB
Write_Data[25] => Equal0.IN38
Write_Data[25] => Read_Data1.DATAB
Write_Data[25] => Equal2.IN38
Write_Data[25] => Read_Data2.DATAB
Write_Data[26] => Equal0.IN37
Write_Data[26] => Read_Data1.DATAB
Write_Data[26] => Equal2.IN37
Write_Data[26] => Read_Data2.DATAB
Write_Data[27] => Equal0.IN36
Write_Data[27] => Read_Data1.DATAB
Write_Data[27] => Equal2.IN36
Write_Data[27] => Read_Data2.DATAB
Write_Data[28] => Equal0.IN35
Write_Data[28] => Read_Data1.DATAB
Write_Data[28] => Equal2.IN35
Write_Data[28] => Read_Data2.DATAB
Write_Data[29] => Equal0.IN34
Write_Data[29] => Read_Data1.DATAB
Write_Data[29] => Equal2.IN34
Write_Data[29] => Read_Data2.DATAB
Write_Data[30] => Equal0.IN33
Write_Data[30] => Read_Data1.DATAB
Write_Data[30] => Equal2.IN33
Write_Data[30] => Read_Data2.DATAB
Write_Data[31] => Equal0.IN32
Write_Data[31] => Read_Data1.DATAB
Write_Data[31] => Equal2.IN32
Write_Data[31] => Read_Data2.DATAB
RegWrite => Read_Data1.IN1
RegWrite => Read_Data2.IN1
Read_Data1[0] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[1] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[2] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[3] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[4] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[5] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[6] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[7] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[8] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[9] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[10] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[11] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[12] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[13] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[14] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[15] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[16] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[17] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[18] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[19] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[20] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[21] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[22] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[23] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[24] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[25] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[26] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[27] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[28] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[29] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[30] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data1[31] <= Read_Data1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[0] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[1] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[2] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[3] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[4] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[5] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[6] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[7] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[8] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[9] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[10] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[11] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[12] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[13] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[14] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[15] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[16] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[17] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[18] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[19] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[20] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[21] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[22] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[23] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[24] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[25] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[26] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[27] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[28] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[29] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[30] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data2[31] <= Read_Data2.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU_Control:ALU_Control_Signals
funct[0] => Equal1.IN11
funct[0] => Equal2.IN11
funct[0] => Equal3.IN11
funct[0] => Equal4.IN11
funct[0] => Equal5.IN11
funct[0] => Equal6.IN11
funct[1] => Equal1.IN10
funct[1] => Equal2.IN10
funct[1] => Equal3.IN10
funct[1] => Equal4.IN10
funct[1] => Equal5.IN10
funct[1] => Equal6.IN10
funct[2] => Equal1.IN9
funct[2] => Equal2.IN9
funct[2] => Equal3.IN9
funct[2] => Equal4.IN9
funct[2] => Equal5.IN9
funct[2] => Equal6.IN9
funct[3] => Equal1.IN8
funct[3] => Equal2.IN8
funct[3] => Equal3.IN8
funct[3] => Equal4.IN8
funct[3] => Equal5.IN8
funct[3] => Equal6.IN8
funct[4] => Equal1.IN7
funct[4] => Equal2.IN7
funct[4] => Equal3.IN7
funct[4] => Equal4.IN7
funct[4] => Equal5.IN7
funct[4] => Equal6.IN7
funct[5] => Equal1.IN6
funct[5] => Equal2.IN6
funct[5] => Equal3.IN6
funct[5] => Equal4.IN6
funct[5] => Equal5.IN6
funct[5] => Equal6.IN6
ALUop[0] => Equal0.IN3
ALUop[0] => Equal7.IN3
ALUop[0] => Equal8.IN3
ALUop[1] => Equal0.IN2
ALUop[1] => Equal7.IN2
ALUop[1] => Equal8.IN2
ALUctrl[0] <= ALUctrl.DB_MAX_OUTPUT_PORT_TYPE
ALUctrl[1] <= ALUctrl.DB_MAX_OUTPUT_PORT_TYPE
ALUctrl[2] <= ALUctrl.DB_MAX_OUTPUT_PORT_TYPE
ALUctrl[3] <= <GND>


|MIPS_Processor|ALU:ALU_Ports
A[0] => ShiftLeft0.IN32
A[0] => LessThan0.IN32
A[0] => temp.IN0
A[0] => temp.IN0
A[0] => Add0.IN64
A[0] => Add1.IN32
A[0] => temp.IN0
A[0] => temp.IN0
A[1] => ShiftLeft0.IN31
A[1] => LessThan0.IN31
A[1] => temp.IN0
A[1] => temp.IN0
A[1] => Add0.IN63
A[1] => Add1.IN31
A[1] => temp.IN0
A[1] => temp.IN0
A[2] => ShiftLeft0.IN30
A[2] => LessThan0.IN30
A[2] => temp.IN0
A[2] => temp.IN0
A[2] => Add0.IN62
A[2] => Add1.IN30
A[2] => temp.IN0
A[2] => temp.IN0
A[3] => ShiftLeft0.IN29
A[3] => LessThan0.IN29
A[3] => temp.IN0
A[3] => temp.IN0
A[3] => Add0.IN61
A[3] => Add1.IN29
A[3] => temp.IN0
A[3] => temp.IN0
A[4] => ShiftLeft0.IN28
A[4] => LessThan0.IN28
A[4] => temp.IN0
A[4] => temp.IN0
A[4] => Add0.IN60
A[4] => Add1.IN28
A[4] => temp.IN0
A[4] => temp.IN0
A[5] => ShiftLeft0.IN27
A[5] => LessThan0.IN27
A[5] => temp.IN0
A[5] => temp.IN0
A[5] => Add0.IN59
A[5] => Add1.IN27
A[5] => temp.IN0
A[5] => temp.IN0
A[6] => ShiftLeft0.IN26
A[6] => LessThan0.IN26
A[6] => temp.IN0
A[6] => temp.IN0
A[6] => Add0.IN58
A[6] => Add1.IN26
A[6] => temp.IN0
A[6] => temp.IN0
A[7] => ShiftLeft0.IN25
A[7] => LessThan0.IN25
A[7] => temp.IN0
A[7] => temp.IN0
A[7] => Add0.IN57
A[7] => Add1.IN25
A[7] => temp.IN0
A[7] => temp.IN0
A[8] => ShiftLeft0.IN24
A[8] => LessThan0.IN24
A[8] => temp.IN0
A[8] => temp.IN0
A[8] => Add0.IN56
A[8] => Add1.IN24
A[8] => temp.IN0
A[8] => temp.IN0
A[9] => ShiftLeft0.IN23
A[9] => LessThan0.IN23
A[9] => temp.IN0
A[9] => temp.IN0
A[9] => Add0.IN55
A[9] => Add1.IN23
A[9] => temp.IN0
A[9] => temp.IN0
A[10] => ShiftLeft0.IN22
A[10] => LessThan0.IN22
A[10] => temp.IN0
A[10] => temp.IN0
A[10] => Add0.IN54
A[10] => Add1.IN22
A[10] => temp.IN0
A[10] => temp.IN0
A[11] => ShiftLeft0.IN21
A[11] => LessThan0.IN21
A[11] => temp.IN0
A[11] => temp.IN0
A[11] => Add0.IN53
A[11] => Add1.IN21
A[11] => temp.IN0
A[11] => temp.IN0
A[12] => ShiftLeft0.IN20
A[12] => LessThan0.IN20
A[12] => temp.IN0
A[12] => temp.IN0
A[12] => Add0.IN52
A[12] => Add1.IN20
A[12] => temp.IN0
A[12] => temp.IN0
A[13] => ShiftLeft0.IN19
A[13] => LessThan0.IN19
A[13] => temp.IN0
A[13] => temp.IN0
A[13] => Add0.IN51
A[13] => Add1.IN19
A[13] => temp.IN0
A[13] => temp.IN0
A[14] => ShiftLeft0.IN18
A[14] => LessThan0.IN18
A[14] => temp.IN0
A[14] => temp.IN0
A[14] => Add0.IN50
A[14] => Add1.IN18
A[14] => temp.IN0
A[14] => temp.IN0
A[15] => ShiftLeft0.IN17
A[15] => LessThan0.IN17
A[15] => temp.IN0
A[15] => temp.IN0
A[15] => Add0.IN49
A[15] => Add1.IN17
A[15] => temp.IN0
A[15] => temp.IN0
A[16] => ShiftLeft0.IN16
A[16] => LessThan0.IN16
A[16] => temp.IN0
A[16] => temp.IN0
A[16] => Add0.IN48
A[16] => Add1.IN16
A[16] => temp.IN0
A[16] => temp.IN0
A[17] => ShiftLeft0.IN15
A[17] => LessThan0.IN15
A[17] => temp.IN0
A[17] => temp.IN0
A[17] => Add0.IN47
A[17] => Add1.IN15
A[17] => temp.IN0
A[17] => temp.IN0
A[18] => ShiftLeft0.IN14
A[18] => LessThan0.IN14
A[18] => temp.IN0
A[18] => temp.IN0
A[18] => Add0.IN46
A[18] => Add1.IN14
A[18] => temp.IN0
A[18] => temp.IN0
A[19] => ShiftLeft0.IN13
A[19] => LessThan0.IN13
A[19] => temp.IN0
A[19] => temp.IN0
A[19] => Add0.IN45
A[19] => Add1.IN13
A[19] => temp.IN0
A[19] => temp.IN0
A[20] => ShiftLeft0.IN12
A[20] => LessThan0.IN12
A[20] => temp.IN0
A[20] => temp.IN0
A[20] => Add0.IN44
A[20] => Add1.IN12
A[20] => temp.IN0
A[20] => temp.IN0
A[21] => ShiftLeft0.IN11
A[21] => LessThan0.IN11
A[21] => temp.IN0
A[21] => temp.IN0
A[21] => Add0.IN43
A[21] => Add1.IN11
A[21] => temp.IN0
A[21] => temp.IN0
A[22] => ShiftLeft0.IN10
A[22] => LessThan0.IN10
A[22] => temp.IN0
A[22] => temp.IN0
A[22] => Add0.IN42
A[22] => Add1.IN10
A[22] => temp.IN0
A[22] => temp.IN0
A[23] => ShiftLeft0.IN9
A[23] => LessThan0.IN9
A[23] => temp.IN0
A[23] => temp.IN0
A[23] => Add0.IN41
A[23] => Add1.IN9
A[23] => temp.IN0
A[23] => temp.IN0
A[24] => ShiftLeft0.IN8
A[24] => LessThan0.IN8
A[24] => temp.IN0
A[24] => temp.IN0
A[24] => Add0.IN40
A[24] => Add1.IN8
A[24] => temp.IN0
A[24] => temp.IN0
A[25] => ShiftLeft0.IN7
A[25] => LessThan0.IN7
A[25] => temp.IN0
A[25] => temp.IN0
A[25] => Add0.IN39
A[25] => Add1.IN7
A[25] => temp.IN0
A[25] => temp.IN0
A[26] => ShiftLeft0.IN6
A[26] => LessThan0.IN6
A[26] => temp.IN0
A[26] => temp.IN0
A[26] => Add0.IN38
A[26] => Add1.IN6
A[26] => temp.IN0
A[26] => temp.IN0
A[27] => ShiftLeft0.IN5
A[27] => LessThan0.IN5
A[27] => temp.IN0
A[27] => temp.IN0
A[27] => Add0.IN37
A[27] => Add1.IN5
A[27] => temp.IN0
A[27] => temp.IN0
A[28] => ShiftLeft0.IN4
A[28] => LessThan0.IN4
A[28] => temp.IN0
A[28] => temp.IN0
A[28] => Add0.IN36
A[28] => Add1.IN4
A[28] => temp.IN0
A[28] => temp.IN0
A[29] => ShiftLeft0.IN3
A[29] => LessThan0.IN3
A[29] => temp.IN0
A[29] => temp.IN0
A[29] => Add0.IN35
A[29] => Add1.IN3
A[29] => temp.IN0
A[29] => temp.IN0
A[30] => ShiftLeft0.IN2
A[30] => LessThan0.IN2
A[30] => temp.IN0
A[30] => temp.IN0
A[30] => Add0.IN34
A[30] => Add1.IN2
A[30] => temp.IN0
A[30] => temp.IN0
A[31] => ShiftLeft0.IN1
A[31] => LessThan0.IN1
A[31] => temp.IN0
A[31] => temp.IN0
A[31] => Add0.IN33
A[31] => Add1.IN1
A[31] => temp.IN0
A[31] => temp.IN0
B[0] => LessThan0.IN64
B[0] => temp.IN1
B[0] => temp.IN1
B[0] => Add1.IN64
B[0] => temp.IN1
B[0] => temp.IN1
B[0] => Add0.IN32
B[1] => LessThan0.IN63
B[1] => temp.IN1
B[1] => temp.IN1
B[1] => Add1.IN63
B[1] => temp.IN1
B[1] => temp.IN1
B[1] => Add0.IN31
B[2] => LessThan0.IN62
B[2] => temp.IN1
B[2] => temp.IN1
B[2] => Add1.IN62
B[2] => temp.IN1
B[2] => temp.IN1
B[2] => Add0.IN30
B[3] => LessThan0.IN61
B[3] => temp.IN1
B[3] => temp.IN1
B[3] => Add1.IN61
B[3] => temp.IN1
B[3] => temp.IN1
B[3] => Add0.IN29
B[4] => LessThan0.IN60
B[4] => temp.IN1
B[4] => temp.IN1
B[4] => Add1.IN60
B[4] => temp.IN1
B[4] => temp.IN1
B[4] => Add0.IN28
B[5] => LessThan0.IN59
B[5] => temp.IN1
B[5] => temp.IN1
B[5] => Add1.IN59
B[5] => temp.IN1
B[5] => temp.IN1
B[5] => Add0.IN27
B[6] => LessThan0.IN58
B[6] => temp.IN1
B[6] => temp.IN1
B[6] => Add1.IN58
B[6] => temp.IN1
B[6] => temp.IN1
B[6] => Add0.IN26
B[7] => LessThan0.IN57
B[7] => temp.IN1
B[7] => temp.IN1
B[7] => Add1.IN57
B[7] => temp.IN1
B[7] => temp.IN1
B[7] => Add0.IN25
B[8] => LessThan0.IN56
B[8] => temp.IN1
B[8] => temp.IN1
B[8] => Add1.IN56
B[8] => temp.IN1
B[8] => temp.IN1
B[8] => Add0.IN24
B[9] => LessThan0.IN55
B[9] => temp.IN1
B[9] => temp.IN1
B[9] => Add1.IN55
B[9] => temp.IN1
B[9] => temp.IN1
B[9] => Add0.IN23
B[10] => LessThan0.IN54
B[10] => temp.IN1
B[10] => temp.IN1
B[10] => Add1.IN54
B[10] => temp.IN1
B[10] => temp.IN1
B[10] => Add0.IN22
B[11] => LessThan0.IN53
B[11] => temp.IN1
B[11] => temp.IN1
B[11] => Add1.IN53
B[11] => temp.IN1
B[11] => temp.IN1
B[11] => Add0.IN21
B[12] => LessThan0.IN52
B[12] => temp.IN1
B[12] => temp.IN1
B[12] => Add1.IN52
B[12] => temp.IN1
B[12] => temp.IN1
B[12] => Add0.IN20
B[13] => LessThan0.IN51
B[13] => temp.IN1
B[13] => temp.IN1
B[13] => Add1.IN51
B[13] => temp.IN1
B[13] => temp.IN1
B[13] => Add0.IN19
B[14] => LessThan0.IN50
B[14] => temp.IN1
B[14] => temp.IN1
B[14] => Add1.IN50
B[14] => temp.IN1
B[14] => temp.IN1
B[14] => Add0.IN18
B[15] => LessThan0.IN49
B[15] => temp.IN1
B[15] => temp.IN1
B[15] => Add1.IN49
B[15] => temp.IN1
B[15] => temp.IN1
B[15] => Add0.IN17
B[16] => LessThan0.IN48
B[16] => temp.IN1
B[16] => temp.IN1
B[16] => Add1.IN48
B[16] => temp.IN1
B[16] => temp.IN1
B[16] => Add0.IN16
B[17] => LessThan0.IN47
B[17] => temp.IN1
B[17] => temp.IN1
B[17] => Add1.IN47
B[17] => temp.IN1
B[17] => temp.IN1
B[17] => Add0.IN15
B[18] => LessThan0.IN46
B[18] => temp.IN1
B[18] => temp.IN1
B[18] => Add1.IN46
B[18] => temp.IN1
B[18] => temp.IN1
B[18] => Add0.IN14
B[19] => LessThan0.IN45
B[19] => temp.IN1
B[19] => temp.IN1
B[19] => Add1.IN45
B[19] => temp.IN1
B[19] => temp.IN1
B[19] => Add0.IN13
B[20] => LessThan0.IN44
B[20] => temp.IN1
B[20] => temp.IN1
B[20] => Add1.IN44
B[20] => temp.IN1
B[20] => temp.IN1
B[20] => Add0.IN12
B[21] => LessThan0.IN43
B[21] => temp.IN1
B[21] => temp.IN1
B[21] => Add1.IN43
B[21] => temp.IN1
B[21] => temp.IN1
B[21] => Add0.IN11
B[22] => LessThan0.IN42
B[22] => temp.IN1
B[22] => temp.IN1
B[22] => Add1.IN42
B[22] => temp.IN1
B[22] => temp.IN1
B[22] => Add0.IN10
B[23] => LessThan0.IN41
B[23] => temp.IN1
B[23] => temp.IN1
B[23] => Add1.IN41
B[23] => temp.IN1
B[23] => temp.IN1
B[23] => Add0.IN9
B[24] => LessThan0.IN40
B[24] => temp.IN1
B[24] => temp.IN1
B[24] => Add1.IN40
B[24] => temp.IN1
B[24] => temp.IN1
B[24] => Add0.IN8
B[25] => LessThan0.IN39
B[25] => temp.IN1
B[25] => temp.IN1
B[25] => Add1.IN39
B[25] => temp.IN1
B[25] => temp.IN1
B[25] => Add0.IN7
B[26] => LessThan0.IN38
B[26] => temp.IN1
B[26] => temp.IN1
B[26] => Add1.IN38
B[26] => temp.IN1
B[26] => temp.IN1
B[26] => Add0.IN6
B[27] => LessThan0.IN37
B[27] => temp.IN1
B[27] => temp.IN1
B[27] => Add1.IN37
B[27] => temp.IN1
B[27] => temp.IN1
B[27] => Add0.IN5
B[28] => LessThan0.IN36
B[28] => temp.IN1
B[28] => temp.IN1
B[28] => Add1.IN36
B[28] => temp.IN1
B[28] => temp.IN1
B[28] => Add0.IN4
B[29] => LessThan0.IN35
B[29] => temp.IN1
B[29] => temp.IN1
B[29] => Add1.IN35
B[29] => temp.IN1
B[29] => temp.IN1
B[29] => Add0.IN3
B[30] => LessThan0.IN34
B[30] => temp.IN1
B[30] => temp.IN1
B[30] => Add1.IN34
B[30] => temp.IN1
B[30] => temp.IN1
B[30] => Add0.IN2
B[31] => LessThan0.IN33
B[31] => temp.IN1
B[31] => temp.IN1
B[31] => Add1.IN33
B[31] => temp.IN1
B[31] => temp.IN1
B[31] => Add0.IN1
ALUctrl[0] => Equal0.IN7
ALUctrl[0] => Equal1.IN7
ALUctrl[0] => Equal2.IN7
ALUctrl[0] => Equal3.IN7
ALUctrl[0] => Equal4.IN7
ALUctrl[0] => Equal5.IN7
ALUctrl[0] => Equal6.IN7
ALUctrl[0] => Equal7.IN7
ALUctrl[1] => Equal0.IN6
ALUctrl[1] => Equal1.IN6
ALUctrl[1] => Equal2.IN6
ALUctrl[1] => Equal3.IN6
ALUctrl[1] => Equal4.IN6
ALUctrl[1] => Equal5.IN6
ALUctrl[1] => Equal6.IN6
ALUctrl[1] => Equal7.IN6
ALUctrl[2] => Equal0.IN5
ALUctrl[2] => Equal1.IN5
ALUctrl[2] => Equal2.IN5
ALUctrl[2] => Equal3.IN5
ALUctrl[2] => Equal4.IN5
ALUctrl[2] => Equal5.IN5
ALUctrl[2] => Equal6.IN5
ALUctrl[2] => Equal7.IN5
ALUctrl[3] => Equal0.IN4
ALUctrl[3] => Equal1.IN4
ALUctrl[3] => Equal2.IN4
ALUctrl[3] => Equal3.IN4
ALUctrl[3] => Equal4.IN4
ALUctrl[3] => Equal5.IN4
ALUctrl[3] => Equal6.IN4
ALUctrl[3] => Equal7.IN4
Shamt[0] => ShiftLeft0.IN37
Shamt[1] => ShiftLeft0.IN36
Shamt[2] => ShiftLeft0.IN35
Shamt[3] => ShiftLeft0.IN34
Shamt[4] => ShiftLeft0.IN33
Result[0] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Result[8] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Result[9] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Result[10] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Result[11] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Result[12] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Result[13] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Result[14] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Result[15] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Result[16] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Result[17] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Result[18] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Result[19] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Result[20] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Result[21] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Result[22] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Result[23] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Result[24] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Result[25] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Result[26] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Result[27] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Result[28] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Result[29] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Result[30] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Result[31] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Zero <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Forward:Forwarding_Unit_Ports
MA_Rd[0] => Equal1.IN4
MA_Rd[0] => Equal2.IN4
MA_Rd[0] => Equal4.IN4
MA_Rd[1] => Equal1.IN3
MA_Rd[1] => Equal2.IN3
MA_Rd[1] => Equal4.IN3
MA_Rd[2] => Equal1.IN2
MA_Rd[2] => Equal2.IN2
MA_Rd[2] => Equal4.IN2
MA_Rd[3] => Equal1.IN1
MA_Rd[3] => Equal2.IN1
MA_Rd[3] => Equal4.IN1
MA_Rd[4] => Equal1.IN0
MA_Rd[4] => Equal2.IN0
MA_Rd[4] => Equal4.IN0
WB_Rd[0] => Equal0.IN4
WB_Rd[0] => Equal1.IN9
WB_Rd[0] => Equal3.IN4
WB_Rd[1] => Equal0.IN3
WB_Rd[1] => Equal1.IN8
WB_Rd[1] => Equal3.IN3
WB_Rd[2] => Equal0.IN2
WB_Rd[2] => Equal1.IN7
WB_Rd[2] => Equal3.IN2
WB_Rd[3] => Equal0.IN1
WB_Rd[3] => Equal1.IN6
WB_Rd[3] => Equal3.IN1
WB_Rd[4] => Equal0.IN0
WB_Rd[4] => Equal1.IN5
WB_Rd[4] => Equal3.IN0
MA_RegWrite => Forward_1.IN1
MA_RegWrite => Forward_2.IN1
WB_RegWrite => Forward_1.IN1
WB_RegWrite => Forward_2.IN1
EX_rs[0] => Equal0.IN9
EX_rs[0] => Equal2.IN9
EX_rs[1] => Equal0.IN8
EX_rs[1] => Equal2.IN8
EX_rs[2] => Equal0.IN7
EX_rs[2] => Equal2.IN7
EX_rs[3] => Equal0.IN6
EX_rs[3] => Equal2.IN6
EX_rs[4] => Equal0.IN5
EX_rs[4] => Equal2.IN5
EX_rt[0] => Equal3.IN9
EX_rt[0] => Equal4.IN9
EX_rt[1] => Equal3.IN8
EX_rt[1] => Equal4.IN8
EX_rt[2] => Equal3.IN7
EX_rt[2] => Equal4.IN7
EX_rt[3] => Equal3.IN6
EX_rt[3] => Equal4.IN6
EX_rt[4] => Equal3.IN5
EX_rt[4] => Equal4.IN5
Forward_1[0] <= Forward_1.DB_MAX_OUTPUT_PORT_TYPE
Forward_1[1] <= Forward_1.DB_MAX_OUTPUT_PORT_TYPE
Forward_2[0] <= Forward_2.DB_MAX_OUTPUT_PORT_TYPE
Forward_2[1] <= Forward_2.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|Data_Mem:Data_Mem_Ports
Address[0] => DATA~3.DATAIN
Address[0] => DATA.WADDR
Address[0] => DATA.RADDR
Address[1] => DATA~2.DATAIN
Address[1] => DATA.WADDR1
Address[1] => DATA.RADDR1
Address[2] => DATA~1.DATAIN
Address[2] => DATA.WADDR2
Address[2] => DATA.RADDR2
Address[3] => DATA~0.DATAIN
Address[3] => DATA.WADDR3
Address[3] => DATA.RADDR3
Address[4] => ~NO_FANOUT~
Address[5] => ~NO_FANOUT~
Address[6] => ~NO_FANOUT~
Address[7] => ~NO_FANOUT~
Address[8] => ~NO_FANOUT~
Address[9] => ~NO_FANOUT~
Address[10] => ~NO_FANOUT~
Address[11] => ~NO_FANOUT~
Address[12] => ~NO_FANOUT~
Address[13] => ~NO_FANOUT~
Address[14] => ~NO_FANOUT~
Address[15] => ~NO_FANOUT~
Address[16] => ~NO_FANOUT~
Address[17] => ~NO_FANOUT~
Address[18] => ~NO_FANOUT~
Address[19] => ~NO_FANOUT~
Address[20] => ~NO_FANOUT~
Address[21] => ~NO_FANOUT~
Address[22] => ~NO_FANOUT~
Address[23] => ~NO_FANOUT~
Address[24] => ~NO_FANOUT~
Address[25] => ~NO_FANOUT~
Address[26] => ~NO_FANOUT~
Address[27] => ~NO_FANOUT~
Address[28] => ~NO_FANOUT~
Address[29] => ~NO_FANOUT~
Address[30] => ~NO_FANOUT~
Address[31] => ~NO_FANOUT~
Write_Data[0] => DATA~35.DATAIN
Write_Data[0] => DATA.DATAIN
Write_Data[1] => DATA~34.DATAIN
Write_Data[1] => DATA.DATAIN1
Write_Data[2] => DATA~33.DATAIN
Write_Data[2] => DATA.DATAIN2
Write_Data[3] => DATA~32.DATAIN
Write_Data[3] => DATA.DATAIN3
Write_Data[4] => DATA~31.DATAIN
Write_Data[4] => DATA.DATAIN4
Write_Data[5] => DATA~30.DATAIN
Write_Data[5] => DATA.DATAIN5
Write_Data[6] => DATA~29.DATAIN
Write_Data[6] => DATA.DATAIN6
Write_Data[7] => DATA~28.DATAIN
Write_Data[7] => DATA.DATAIN7
Write_Data[8] => DATA~27.DATAIN
Write_Data[8] => DATA.DATAIN8
Write_Data[9] => DATA~26.DATAIN
Write_Data[9] => DATA.DATAIN9
Write_Data[10] => DATA~25.DATAIN
Write_Data[10] => DATA.DATAIN10
Write_Data[11] => DATA~24.DATAIN
Write_Data[11] => DATA.DATAIN11
Write_Data[12] => DATA~23.DATAIN
Write_Data[12] => DATA.DATAIN12
Write_Data[13] => DATA~22.DATAIN
Write_Data[13] => DATA.DATAIN13
Write_Data[14] => DATA~21.DATAIN
Write_Data[14] => DATA.DATAIN14
Write_Data[15] => DATA~20.DATAIN
Write_Data[15] => DATA.DATAIN15
Write_Data[16] => DATA~19.DATAIN
Write_Data[16] => DATA.DATAIN16
Write_Data[17] => DATA~18.DATAIN
Write_Data[17] => DATA.DATAIN17
Write_Data[18] => DATA~17.DATAIN
Write_Data[18] => DATA.DATAIN18
Write_Data[19] => DATA~16.DATAIN
Write_Data[19] => DATA.DATAIN19
Write_Data[20] => DATA~15.DATAIN
Write_Data[20] => DATA.DATAIN20
Write_Data[21] => DATA~14.DATAIN
Write_Data[21] => DATA.DATAIN21
Write_Data[22] => DATA~13.DATAIN
Write_Data[22] => DATA.DATAIN22
Write_Data[23] => DATA~12.DATAIN
Write_Data[23] => DATA.DATAIN23
Write_Data[24] => DATA~11.DATAIN
Write_Data[24] => DATA.DATAIN24
Write_Data[25] => DATA~10.DATAIN
Write_Data[25] => DATA.DATAIN25
Write_Data[26] => DATA~9.DATAIN
Write_Data[26] => DATA.DATAIN26
Write_Data[27] => DATA~8.DATAIN
Write_Data[27] => DATA.DATAIN27
Write_Data[28] => DATA~7.DATAIN
Write_Data[28] => DATA.DATAIN28
Write_Data[29] => DATA~6.DATAIN
Write_Data[29] => DATA.DATAIN29
Write_Data[30] => DATA~5.DATAIN
Write_Data[30] => DATA.DATAIN30
Write_Data[31] => DATA~4.DATAIN
Write_Data[31] => DATA.DATAIN31
memWrite => DATA~36.DATAIN
memWrite => DATA.WE
memRead => Read_Data[6]$latch.LATCH_ENABLE
memRead => Read_Data[5]$latch.LATCH_ENABLE
memRead => Read_Data[4]$latch.LATCH_ENABLE
memRead => Read_Data[3]$latch.LATCH_ENABLE
memRead => Read_Data[2]$latch.LATCH_ENABLE
memRead => Read_Data[1]$latch.LATCH_ENABLE
memRead => Read_Data[0]$latch.LATCH_ENABLE
memRead => Read_Data[7]$latch.LATCH_ENABLE
memRead => Read_Data[8]$latch.LATCH_ENABLE
memRead => Read_Data[9]$latch.LATCH_ENABLE
memRead => Read_Data[10]$latch.LATCH_ENABLE
memRead => Read_Data[11]$latch.LATCH_ENABLE
memRead => Read_Data[12]$latch.LATCH_ENABLE
memRead => Read_Data[13]$latch.LATCH_ENABLE
memRead => Read_Data[14]$latch.LATCH_ENABLE
memRead => Read_Data[15]$latch.LATCH_ENABLE
memRead => Read_Data[16]$latch.LATCH_ENABLE
memRead => Read_Data[17]$latch.LATCH_ENABLE
memRead => Read_Data[18]$latch.LATCH_ENABLE
memRead => Read_Data[19]$latch.LATCH_ENABLE
memRead => Read_Data[20]$latch.LATCH_ENABLE
memRead => Read_Data[21]$latch.LATCH_ENABLE
memRead => Read_Data[22]$latch.LATCH_ENABLE
memRead => Read_Data[23]$latch.LATCH_ENABLE
memRead => Read_Data[24]$latch.LATCH_ENABLE
memRead => Read_Data[25]$latch.LATCH_ENABLE
memRead => Read_Data[26]$latch.LATCH_ENABLE
memRead => Read_Data[27]$latch.LATCH_ENABLE
memRead => Read_Data[28]$latch.LATCH_ENABLE
memRead => Read_Data[29]$latch.LATCH_ENABLE
memRead => Read_Data[30]$latch.LATCH_ENABLE
memRead => Read_Data[31]$latch.LATCH_ENABLE
clk => DATA~36.CLK
clk => DATA~0.CLK
clk => DATA~1.CLK
clk => DATA~2.CLK
clk => DATA~3.CLK
clk => DATA~4.CLK
clk => DATA~5.CLK
clk => DATA~6.CLK
clk => DATA~7.CLK
clk => DATA~8.CLK
clk => DATA~9.CLK
clk => DATA~10.CLK
clk => DATA~11.CLK
clk => DATA~12.CLK
clk => DATA~13.CLK
clk => DATA~14.CLK
clk => DATA~15.CLK
clk => DATA~16.CLK
clk => DATA~17.CLK
clk => DATA~18.CLK
clk => DATA~19.CLK
clk => DATA~20.CLK
clk => DATA~21.CLK
clk => DATA~22.CLK
clk => DATA~23.CLK
clk => DATA~24.CLK
clk => DATA~25.CLK
clk => DATA~26.CLK
clk => DATA~27.CLK
clk => DATA~28.CLK
clk => DATA~29.CLK
clk => DATA~30.CLK
clk => DATA~31.CLK
clk => DATA~32.CLK
clk => DATA~33.CLK
clk => DATA~34.CLK
clk => DATA~35.CLK
clk => DATA.CLK0
Read_Data[0] <= Read_Data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Read_Data[1] <= Read_Data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Read_Data[2] <= Read_Data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Read_Data[3] <= Read_Data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Read_Data[4] <= Read_Data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Read_Data[5] <= Read_Data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Read_Data[6] <= Read_Data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Read_Data[7] <= Read_Data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Read_Data[8] <= Read_Data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Read_Data[9] <= Read_Data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Read_Data[10] <= Read_Data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Read_Data[11] <= Read_Data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Read_Data[12] <= Read_Data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Read_Data[13] <= Read_Data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Read_Data[14] <= Read_Data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Read_Data[15] <= Read_Data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
Read_Data[16] <= Read_Data[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
Read_Data[17] <= Read_Data[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
Read_Data[18] <= Read_Data[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
Read_Data[19] <= Read_Data[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
Read_Data[20] <= Read_Data[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
Read_Data[21] <= Read_Data[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
Read_Data[22] <= Read_Data[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
Read_Data[23] <= Read_Data[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
Read_Data[24] <= Read_Data[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
Read_Data[25] <= Read_Data[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
Read_Data[26] <= Read_Data[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
Read_Data[27] <= Read_Data[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
Read_Data[28] <= Read_Data[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
Read_Data[29] <= Read_Data[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
Read_Data[30] <= Read_Data[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
Read_Data[31] <= Read_Data[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


