#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Jul 04 22:44:22 2017
# Process ID: 10368
# Current directory: D:/Projects/HDL/xilinx/final_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11308 D:\Projects\HDL\xilinx\final_project\final_project.xpr
# Log file: D:/Projects/HDL/xilinx/final_project/vivado.log
# Journal file: D:/Projects/HDL/xilinx/final_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projects/HDL/xilinx/final_project/final_project.xpr
create_peripheral xilinx.com user myip 1.0 -dir D:/Projects/HDL/xilinx/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:myip:1.0]
set_property VALUE 10 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:myip:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design -force [ipx::find_open_core xilinx.com:user:myip:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:myip:1.0]
set_property  ip_repo_paths  D:/Projects/HDL/xilinx/ip_repo/myip_1.0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_myip_v1_0 -directory D:/Projects/HDL/xilinx/ip_repo d:/Projects/HDL/xilinx/ip_repo/myip_1.0/component.xml
update_compile_order -fileset sim_1
add_files -norecurse -copy_to D:/Projects/HDL/xilinx/ip_repo/myip_1.0/src {D:/Projects/HDL/xilinx/final_project/final_project.srcs/sources_1/imports/Newfolde/BCD_decrement.vhd D:/Projects/HDL/xilinx/final_project/final_project.srcs/sources_1/imports/Newfolde/half_adder.vhd D:/Projects/HDL/xilinx/final_project/final_project.srcs/sources_1/imports/Newfolde/BCD_adder.vhd D:/Projects/HDL/xilinx/final_project/final_project.srcs/sources_1/imports/Newfolde/full_adder.vhd D:/Projects/HDL/xilinx/final_project/final_project.srcs/sources_1/imports/Newfolde/BCD_32x32_multiplier.vhd D:/Projects/HDL/xilinx/final_project/final_project.srcs/sources_1/imports/Newfolde/BCD_1x8_multiplier.vhd D:/Projects/HDL/xilinx/final_project/final_project.srcs/sources_1/imports/Newfolde/multiplier.vhd D:/Projects/HDL/xilinx/final_project/final_project.srcs/sources_1/imports/Newfolde/BCD32ToBinary110.vhd D:/Projects/HDL/xilinx/final_project/final_project.srcs/sources_1/imports/Newfolde/BCD_multiplier.vhd D:/Projects/HDL/xilinx/final_project/final_project.srcs/sources_1/imports/Newfolde/new_BCD_divider.vhd D:/Projects/HDL/xilinx/final_project/final_project.srcs/sources_1/imports/Newfolde/Binary110ToBCD32.vhd D:/Projects/HDL/xilinx/final_project/final_project.srcs/sources_1/imports/Newfolde/BinaryToBCD.vhd D:/Projects/HDL/xilinx/final_project/final_project.srcs/sources_1/imports/Newfolde/BCD_32x32_divider.vhd D:/Projects/HDL/xilinx/final_project/final_project.srcs/sources_1/imports/Newfolde/BCD_sqrt.vhd D:/Projects/HDL/xilinx/final_project/final_project.srcs/sources_1/imports/Newfolde/BCDtoBin.vhd D:/Projects/HDL/xilinx/final_project/final_project.srcs/sources_1/imports/Newfolde/N_digit_BCD_adder.vhd D:/Projects/HDL/xilinx/final_project/final_project.srcs/sources_1/imports/Newfolde/BCD_power.vhd D:/Projects/HDL/xilinx/final_project/final_project.srcs/sources_1/imports/Newfolde/BCD_8x8_multiplier.vhd D:/Projects/HDL/xilinx/final_project/final_project.srcs/sources_1/imports/Newfolde/p_norm.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Projects/HDL/xilinx/ip_repo/myip_1.0
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:9.5 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config {local_mem "8KB" ecc "None" cache "None" debug_module "Debug & UART" axi_periph "Enabled" axi_intc "0" clk "New Clocking Wizard (100 MHz)" }  [get_bd_cells microblaze_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myip:1.0 myip_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "sys_diff_clock ( System differential clock ) " }  [get_bd_intf_pins clk_wiz_1/CLK_IN1_D]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "reset ( FPGA Reset ) " }  [get_bd_pins clk_wiz_1/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "reset ( FPGA Reset ) " }  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins myip_0/S00_AXI]
endgroup
make_wrapper -files [get_files D:/Projects/HDL/xilinx/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse D:/Projects/HDL/xilinx/final_project/final_project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
generate_target all [get_files  D:/Projects/HDL/xilinx/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/Projects/HDL/xilinx/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files D:/Projects/HDL/xilinx/final_project/final_project.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/Projects/HDL/xilinx/final_project/final_project.ip_user_files/sim_scripts -force -quiet
file mkdir D:/Projects/HDL/xilinx/final_project/final_project.sdk
write_hwdef -force  -file D:/Projects/HDL/xilinx/final_project/final_project.sdk/design_1_wrapper.hdf
launch_sdk -workspace D:/Projects/HDL/xilinx/final_project/final_project.sdk -hwspec D:/Projects/HDL/xilinx/final_project/final_project.sdk/design_1_wrapper.hdf
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse D:/Projects/HDL/xilinx/final_project/final_project.sdk/test/Debug/test.elf
set_property SCOPED_TO_REF design_1 [get_files -all -of_objects [get_fileset sim_1] {D:/Projects/HDL/xilinx/final_project/final_project.srcs/sim_1/imports/Debug/test.elf}]
set_property SCOPED_TO_CELLS { microblaze_0 } [get_files -all -of_objects [get_fileset sim_1] {D:/Projects/HDL/xilinx/final_project/final_project.srcs/sim_1/imports/Debug/test.elf}]
file mkdir D:/Projects/HDL/xilinx/final_project/final_project.srcs/sources_1/new
close [ open D:/Projects/HDL/xilinx/final_project/final_project.srcs/sources_1/new/TB.vhd w ]
add_files D:/Projects/HDL/xilinx/final_project/final_project.srcs/sources_1/new/TB.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TB [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
source TB.tcl
restart
add_force {/TB/sys_diff_clock_clk_n} -radix bin {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/TB/sys_diff_clock_clk_p} -radix bin {0 0ns} {1 5000ps} -repeat_every 10000ps
run all
