//
// Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
//
// On Sun Jun  4 10:13:48 CST 2017
//
// BVI format method schedule info:
// schedule lookupPort_request_put  CF ( lookupPort_response_get,
// 				      add_entry_put,
// 				      delete_entry_put,
// 				      modify_entry_put );
// schedule lookupPort_request_put  C ( lookupPort_request_put );
//
// schedule lookupPort_response_get  CF ( lookupPort_request_put,
// 				       add_entry_put,
// 				       delete_entry_put,
// 				       modify_entry_put );
// schedule lookupPort_response_get  C ( lookupPort_response_get );
//
// schedule add_entry_put  CF ( lookupPort_request_put,
// 			     lookupPort_response_get,
// 			     delete_entry_put,
// 			     modify_entry_put );
// schedule add_entry_put  C ( add_entry_put );
//
// schedule delete_entry_put  CF ( lookupPort_request_put,
// 				lookupPort_response_get,
// 				add_entry_put,
// 				delete_entry_put,
// 				modify_entry_put );
//
// schedule modify_entry_put  CF ( lookupPort_request_put,
// 				lookupPort_response_get,
// 				add_entry_put,
// 				delete_entry_put,
// 				modify_entry_put );
//
//
// Ports:
// Name                         I/O  size props
// RDY_lookupPort_request_put     O     1 reg
// lookupPort_response_get        O    98 reg
// RDY_lookupPort_response_get    O     1 reg
// RDY_add_entry_put              O     1
// RDY_delete_entry_put           O     1 const
// RDY_modify_entry_put           O     1 const
// CLK                            I     1 clock
// RST_N                          I     1 reset
// lookupPort_request_put         I    72 reg
// add_entry_put                  I   169 reg
// delete_entry_put               I     8 unused
// modify_entry_put               I   105 unused
// EN_lookupPort_request_put      I     1
// EN_add_entry_put               I     1
// EN_delete_entry_put            I     1 unused
// EN_modify_entry_put            I     1 unused
// EN_lookupPort_response_get     I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkMatchTable_PipelineStartTblPipelineStart(CLK,
						  RST_N,

						  lookupPort_request_put,
						  EN_lookupPort_request_put,
						  RDY_lookupPort_request_put,

						  EN_lookupPort_response_get,
						  lookupPort_response_get,
						  RDY_lookupPort_response_get,

						  add_entry_put,
						  EN_add_entry_put,
						  RDY_add_entry_put,

						  delete_entry_put,
						  EN_delete_entry_put,
						  RDY_delete_entry_put,

						  modify_entry_put,
						  EN_modify_entry_put,
						  RDY_modify_entry_put);
  parameter param1 = "";
  input  CLK;
  input  RST_N;

  // action method lookupPort_request_put
  input  [71 : 0] lookupPort_request_put;
  input  EN_lookupPort_request_put;
  output RDY_lookupPort_request_put;

  // actionvalue method lookupPort_response_get
  input  EN_lookupPort_response_get;
  output [97 : 0] lookupPort_response_get;
  output RDY_lookupPort_response_get;

  // action method add_entry_put
  input  [168 : 0] add_entry_put;
  input  EN_add_entry_put;
  output RDY_add_entry_put;

  // action method delete_entry_put
  input  [7 : 0] delete_entry_put;
  input  EN_delete_entry_put;
  output RDY_delete_entry_put;

  // action method modify_entry_put
  input  [104 : 0] modify_entry_put;
  input  EN_modify_entry_put;
  output RDY_modify_entry_put;

  // signals for module outputs
  wire [97 : 0] lookupPort_response_get;
  wire RDY_add_entry_put,
       RDY_delete_entry_put,
       RDY_lookupPort_request_put,
       RDY_lookupPort_response_get,
       RDY_modify_entry_put;

  // inlined wires
  wire ret_ifc_dmhc_is_hit_wire_wget,
       ret_ifc_dmhc_ldvn_start_wire_whas,
       ret_ifc_dmhc_ldvn_state_set_pw_whas,
       ret_ifc_dmhc_mslot_replacement_start_reg_2_whas,
       ret_ifc_dmhc_mslot_replacement_state_set_pw_whas,
       ret_ifc_dmhc_rec_value_whas;

  // register ret_ifc_dmhc_evictee_gslots_0
  reg [114 : 0] ret_ifc_dmhc_evictee_gslots_0;
  wire [114 : 0] ret_ifc_dmhc_evictee_gslots_0_D_IN;
  wire ret_ifc_dmhc_evictee_gslots_0_EN;

  // register ret_ifc_dmhc_evictee_gslots_1
  reg [114 : 0] ret_ifc_dmhc_evictee_gslots_1;
  wire [114 : 0] ret_ifc_dmhc_evictee_gslots_1_D_IN;
  wire ret_ifc_dmhc_evictee_gslots_1_EN;

  // register ret_ifc_dmhc_evictee_gslots_2
  reg [114 : 0] ret_ifc_dmhc_evictee_gslots_2;
  wire [114 : 0] ret_ifc_dmhc_evictee_gslots_2_D_IN;
  wire ret_ifc_dmhc_evictee_gslots_2_EN;

  // register ret_ifc_dmhc_evictee_gslots_3
  reg [114 : 0] ret_ifc_dmhc_evictee_gslots_3;
  wire [114 : 0] ret_ifc_dmhc_evictee_gslots_3_D_IN;
  wire ret_ifc_dmhc_evictee_gslots_3_EN;

  // register ret_ifc_dmhc_evictee_hvals_0
  reg [8 : 0] ret_ifc_dmhc_evictee_hvals_0;
  wire [8 : 0] ret_ifc_dmhc_evictee_hvals_0_D_IN;
  wire ret_ifc_dmhc_evictee_hvals_0_EN;

  // register ret_ifc_dmhc_evictee_hvals_1
  reg [8 : 0] ret_ifc_dmhc_evictee_hvals_1;
  wire [8 : 0] ret_ifc_dmhc_evictee_hvals_1_D_IN;
  wire ret_ifc_dmhc_evictee_hvals_1_EN;

  // register ret_ifc_dmhc_evictee_hvals_2
  reg [8 : 0] ret_ifc_dmhc_evictee_hvals_2;
  wire [8 : 0] ret_ifc_dmhc_evictee_hvals_2_D_IN;
  wire ret_ifc_dmhc_evictee_hvals_2_EN;

  // register ret_ifc_dmhc_evictee_hvals_3
  reg [8 : 0] ret_ifc_dmhc_evictee_hvals_3;
  wire [8 : 0] ret_ifc_dmhc_evictee_hvals_3_D_IN;
  wire ret_ifc_dmhc_evictee_hvals_3_EN;

  // register ret_ifc_dmhc_evictee_mslot
  reg [169 : 0] ret_ifc_dmhc_evictee_mslot;
  wire [169 : 0] ret_ifc_dmhc_evictee_mslot_D_IN;
  wire ret_ifc_dmhc_evictee_mslot_EN;

  // register ret_ifc_dmhc_hash_units_0_gslot_counter
  reg [8 : 0] ret_ifc_dmhc_hash_units_0_gslot_counter;
  wire [8 : 0] ret_ifc_dmhc_hash_units_0_gslot_counter_D_IN;
  wire ret_ifc_dmhc_hash_units_0_gslot_counter_EN;

  // register ret_ifc_dmhc_hash_units_0_init
  reg ret_ifc_dmhc_hash_units_0_init;
  wire ret_ifc_dmhc_hash_units_0_init_D_IN, ret_ifc_dmhc_hash_units_0_init_EN;

  // register ret_ifc_dmhc_hash_units_0_is_miss
  reg ret_ifc_dmhc_hash_units_0_is_miss;
  wire ret_ifc_dmhc_hash_units_0_is_miss_D_IN,
       ret_ifc_dmhc_hash_units_0_is_miss_EN;

  // register ret_ifc_dmhc_hash_units_1_gslot_counter
  reg [8 : 0] ret_ifc_dmhc_hash_units_1_gslot_counter;
  wire [8 : 0] ret_ifc_dmhc_hash_units_1_gslot_counter_D_IN;
  wire ret_ifc_dmhc_hash_units_1_gslot_counter_EN;

  // register ret_ifc_dmhc_hash_units_1_init
  reg ret_ifc_dmhc_hash_units_1_init;
  wire ret_ifc_dmhc_hash_units_1_init_D_IN, ret_ifc_dmhc_hash_units_1_init_EN;

  // register ret_ifc_dmhc_hash_units_1_is_miss
  reg ret_ifc_dmhc_hash_units_1_is_miss;
  wire ret_ifc_dmhc_hash_units_1_is_miss_D_IN,
       ret_ifc_dmhc_hash_units_1_is_miss_EN;

  // register ret_ifc_dmhc_hash_units_2_gslot_counter
  reg [8 : 0] ret_ifc_dmhc_hash_units_2_gslot_counter;
  wire [8 : 0] ret_ifc_dmhc_hash_units_2_gslot_counter_D_IN;
  wire ret_ifc_dmhc_hash_units_2_gslot_counter_EN;

  // register ret_ifc_dmhc_hash_units_2_init
  reg ret_ifc_dmhc_hash_units_2_init;
  wire ret_ifc_dmhc_hash_units_2_init_D_IN, ret_ifc_dmhc_hash_units_2_init_EN;

  // register ret_ifc_dmhc_hash_units_2_is_miss
  reg ret_ifc_dmhc_hash_units_2_is_miss;
  wire ret_ifc_dmhc_hash_units_2_is_miss_D_IN,
       ret_ifc_dmhc_hash_units_2_is_miss_EN;

  // register ret_ifc_dmhc_hash_units_3_gslot_counter
  reg [8 : 0] ret_ifc_dmhc_hash_units_3_gslot_counter;
  wire [8 : 0] ret_ifc_dmhc_hash_units_3_gslot_counter_D_IN;
  wire ret_ifc_dmhc_hash_units_3_gslot_counter_EN;

  // register ret_ifc_dmhc_hash_units_3_init
  reg ret_ifc_dmhc_hash_units_3_init;
  wire ret_ifc_dmhc_hash_units_3_init_D_IN, ret_ifc_dmhc_hash_units_3_init_EN;

  // register ret_ifc_dmhc_hash_units_3_is_miss
  reg ret_ifc_dmhc_hash_units_3_is_miss;
  wire ret_ifc_dmhc_hash_units_3_is_miss_D_IN,
       ret_ifc_dmhc_hash_units_3_is_miss_EN;

  // register ret_ifc_dmhc_inited
  reg ret_ifc_dmhc_inited;
  wire ret_ifc_dmhc_inited_D_IN, ret_ifc_dmhc_inited_EN;

  // register ret_ifc_dmhc_ldvn_start_reg
  reg ret_ifc_dmhc_ldvn_start_reg;
  wire ret_ifc_dmhc_ldvn_start_reg_D_IN, ret_ifc_dmhc_ldvn_start_reg_EN;

  // register ret_ifc_dmhc_ldvn_start_reg_1
  reg ret_ifc_dmhc_ldvn_start_reg_1;
  wire ret_ifc_dmhc_ldvn_start_reg_1_D_IN, ret_ifc_dmhc_ldvn_start_reg_1_EN;

  // register ret_ifc_dmhc_ldvn_state_can_overlap
  reg ret_ifc_dmhc_ldvn_state_can_overlap;
  wire ret_ifc_dmhc_ldvn_state_can_overlap_D_IN,
       ret_ifc_dmhc_ldvn_state_can_overlap_EN;

  // register ret_ifc_dmhc_ldvn_state_fired
  reg ret_ifc_dmhc_ldvn_state_fired;
  wire ret_ifc_dmhc_ldvn_state_fired_D_IN, ret_ifc_dmhc_ldvn_state_fired_EN;

  // register ret_ifc_dmhc_ldvn_state_mkFSMstate
  reg [3 : 0] ret_ifc_dmhc_ldvn_state_mkFSMstate;
  reg [3 : 0] ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN;
  wire ret_ifc_dmhc_ldvn_state_mkFSMstate_EN;

  // register ret_ifc_dmhc_miss_service
  reg ret_ifc_dmhc_miss_service;
  wire ret_ifc_dmhc_miss_service_D_IN, ret_ifc_dmhc_miss_service_EN;

  // register ret_ifc_dmhc_mslot_counter
  reg [7 : 0] ret_ifc_dmhc_mslot_counter;
  wire [7 : 0] ret_ifc_dmhc_mslot_counter_D_IN;
  wire ret_ifc_dmhc_mslot_counter_EN;

  // register ret_ifc_dmhc_mslot_replacement_start_reg
  reg ret_ifc_dmhc_mslot_replacement_start_reg;
  wire ret_ifc_dmhc_mslot_replacement_start_reg_D_IN,
       ret_ifc_dmhc_mslot_replacement_start_reg_EN;

  // register ret_ifc_dmhc_mslot_replacement_start_reg_1
  reg ret_ifc_dmhc_mslot_replacement_start_reg_1;
  wire ret_ifc_dmhc_mslot_replacement_start_reg_1_D_IN,
       ret_ifc_dmhc_mslot_replacement_start_reg_1_EN;

  // register ret_ifc_dmhc_mslot_replacement_state_can_overlap
  reg ret_ifc_dmhc_mslot_replacement_state_can_overlap;
  wire ret_ifc_dmhc_mslot_replacement_state_can_overlap_D_IN,
       ret_ifc_dmhc_mslot_replacement_state_can_overlap_EN;

  // register ret_ifc_dmhc_mslot_replacement_state_fired
  reg ret_ifc_dmhc_mslot_replacement_state_fired;
  wire ret_ifc_dmhc_mslot_replacement_state_fired_D_IN,
       ret_ifc_dmhc_mslot_replacement_state_fired_EN;

  // register ret_ifc_dmhc_mslot_replacement_state_mkFSMstate
  reg [3 : 0] ret_ifc_dmhc_mslot_replacement_state_mkFSMstate;
  reg [3 : 0] ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN;
  wire ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_EN;

  // register ret_ifc_dmhc_mslot_to_repair
  reg [169 : 0] ret_ifc_dmhc_mslot_to_repair;
  wire [169 : 0] ret_ifc_dmhc_mslot_to_repair_D_IN;
  wire ret_ifc_dmhc_mslot_to_repair_EN;

  // register ret_ifc_dmhc_new_gslots_0
  reg [114 : 0] ret_ifc_dmhc_new_gslots_0;
  wire [114 : 0] ret_ifc_dmhc_new_gslots_0_D_IN;
  wire ret_ifc_dmhc_new_gslots_0_EN;

  // register ret_ifc_dmhc_new_gslots_1
  reg [114 : 0] ret_ifc_dmhc_new_gslots_1;
  wire [114 : 0] ret_ifc_dmhc_new_gslots_1_D_IN;
  wire ret_ifc_dmhc_new_gslots_1_EN;

  // register ret_ifc_dmhc_new_gslots_2
  reg [114 : 0] ret_ifc_dmhc_new_gslots_2;
  wire [114 : 0] ret_ifc_dmhc_new_gslots_2_D_IN;
  wire ret_ifc_dmhc_new_gslots_2_EN;

  // register ret_ifc_dmhc_new_gslots_3
  reg [114 : 0] ret_ifc_dmhc_new_gslots_3;
  wire [114 : 0] ret_ifc_dmhc_new_gslots_3_D_IN;
  wire ret_ifc_dmhc_new_gslots_3_EN;

  // register ret_ifc_dmhc_new_hvals_0
  reg [8 : 0] ret_ifc_dmhc_new_hvals_0;
  wire [8 : 0] ret_ifc_dmhc_new_hvals_0_D_IN;
  wire ret_ifc_dmhc_new_hvals_0_EN;

  // register ret_ifc_dmhc_new_hvals_1
  reg [8 : 0] ret_ifc_dmhc_new_hvals_1;
  wire [8 : 0] ret_ifc_dmhc_new_hvals_1_D_IN;
  wire ret_ifc_dmhc_new_hvals_1_EN;

  // register ret_ifc_dmhc_new_hvals_2
  reg [8 : 0] ret_ifc_dmhc_new_hvals_2;
  wire [8 : 0] ret_ifc_dmhc_new_hvals_2_D_IN;
  wire ret_ifc_dmhc_new_hvals_2_EN;

  // register ret_ifc_dmhc_new_hvals_3
  reg [8 : 0] ret_ifc_dmhc_new_hvals_3;
  wire [8 : 0] ret_ifc_dmhc_new_hvals_3_D_IN;
  wire ret_ifc_dmhc_new_hvals_3_EN;

  // register ret_ifc_dmhc_new_mslot
  reg [169 : 0] ret_ifc_dmhc_new_mslot;
  wire [169 : 0] ret_ifc_dmhc_new_mslot_D_IN;
  wire ret_ifc_dmhc_new_mslot_EN;

  // register ret_ifc_dmhc_repair_g_index
  reg [1 : 0] ret_ifc_dmhc_repair_g_index;
  wire [1 : 0] ret_ifc_dmhc_repair_g_index_D_IN;
  wire ret_ifc_dmhc_repair_g_index_EN;

  // register ret_ifc_dmhc_repair_gslot
  reg [114 : 0] ret_ifc_dmhc_repair_gslot;
  wire [114 : 0] ret_ifc_dmhc_repair_gslot_D_IN;
  wire ret_ifc_dmhc_repair_gslot_EN;

  // register ret_ifc_dmhc_repair_gslots_0
  reg [114 : 0] ret_ifc_dmhc_repair_gslots_0;
  wire [114 : 0] ret_ifc_dmhc_repair_gslots_0_D_IN;
  wire ret_ifc_dmhc_repair_gslots_0_EN;

  // register ret_ifc_dmhc_repair_gslots_1
  reg [114 : 0] ret_ifc_dmhc_repair_gslots_1;
  wire [114 : 0] ret_ifc_dmhc_repair_gslots_1_D_IN;
  wire ret_ifc_dmhc_repair_gslots_1_EN;

  // register ret_ifc_dmhc_repair_gslots_2
  reg [114 : 0] ret_ifc_dmhc_repair_gslots_2;
  wire [114 : 0] ret_ifc_dmhc_repair_gslots_2_D_IN;
  wire ret_ifc_dmhc_repair_gslots_2_EN;

  // register ret_ifc_dmhc_repair_gslots_3
  reg [114 : 0] ret_ifc_dmhc_repair_gslots_3;
  wire [114 : 0] ret_ifc_dmhc_repair_gslots_3_D_IN;
  wire ret_ifc_dmhc_repair_gslots_3_EN;

  // register ret_ifc_dmhc_repair_hvals_0
  reg [8 : 0] ret_ifc_dmhc_repair_hvals_0;
  wire [8 : 0] ret_ifc_dmhc_repair_hvals_0_D_IN;
  wire ret_ifc_dmhc_repair_hvals_0_EN;

  // register ret_ifc_dmhc_repair_hvals_1
  reg [8 : 0] ret_ifc_dmhc_repair_hvals_1;
  wire [8 : 0] ret_ifc_dmhc_repair_hvals_1_D_IN;
  wire ret_ifc_dmhc_repair_hvals_1_EN;

  // register ret_ifc_dmhc_repair_hvals_2
  reg [8 : 0] ret_ifc_dmhc_repair_hvals_2;
  wire [8 : 0] ret_ifc_dmhc_repair_hvals_2_D_IN;
  wire ret_ifc_dmhc_repair_hvals_2_EN;

  // register ret_ifc_dmhc_repair_hvals_3
  reg [8 : 0] ret_ifc_dmhc_repair_hvals_3;
  wire [8 : 0] ret_ifc_dmhc_repair_hvals_3_D_IN;
  wire ret_ifc_dmhc_repair_hvals_3_EN;

  // register ret_ifc_dmhc_repair_mslot
  reg [169 : 0] ret_ifc_dmhc_repair_mslot;
  wire [169 : 0] ret_ifc_dmhc_repair_mslot_D_IN;
  wire ret_ifc_dmhc_repair_mslot_EN;

  // register ret_ifc_dmhc_stage
  reg [1 : 0] ret_ifc_dmhc_stage;
  wire [1 : 0] ret_ifc_dmhc_stage_D_IN;
  wire ret_ifc_dmhc_stage_EN;

  // register ret_ifc_dmhc_victim_g_index
  reg [1 : 0] ret_ifc_dmhc_victim_g_index;
  wire [1 : 0] ret_ifc_dmhc_victim_g_index_D_IN;
  wire ret_ifc_dmhc_victim_g_index_EN;

  // register ret_ifc_dmhc_victim_gslot
  reg [114 : 0] ret_ifc_dmhc_victim_gslot;
  wire [114 : 0] ret_ifc_dmhc_victim_gslot_D_IN;
  wire ret_ifc_dmhc_victim_gslot_EN;

  // register ret_ifc_dmhc_victim_mslot
  reg [169 : 0] ret_ifc_dmhc_victim_mslot;
  wire [169 : 0] ret_ifc_dmhc_victim_mslot_D_IN;
  wire ret_ifc_dmhc_victim_mslot_EN;

  // register ret_ifc_dmhc_victim_mslot_addr
  reg [7 : 0] ret_ifc_dmhc_victim_mslot_addr;
  wire [7 : 0] ret_ifc_dmhc_victim_mslot_addr_D_IN;
  wire ret_ifc_dmhc_victim_mslot_addr_EN;

  // ports of submodule ret_ifc_delay2_ff
  wire [71 : 0] ret_ifc_delay2_ff_D_IN, ret_ifc_delay2_ff_D_OUT;
  wire ret_ifc_delay2_ff_CLR,
       ret_ifc_delay2_ff_DEQ,
       ret_ifc_delay2_ff_EMPTY_N,
       ret_ifc_delay2_ff_ENQ,
       ret_ifc_delay2_ff_FULL_N;

  // ports of submodule ret_ifc_delay_ff
  wire [71 : 0] ret_ifc_delay_ff_D_IN, ret_ifc_delay_ff_D_OUT;
  wire ret_ifc_delay_ff_CLR,
       ret_ifc_delay_ff_DEQ,
       ret_ifc_delay_ff_EMPTY_N,
       ret_ifc_delay_ff_ENQ,
       ret_ifc_delay_ff_FULL_N;

  // ports of submodule ret_ifc_dmhc_hash_units_0_g_table
  reg [114 : 0] ret_ifc_dmhc_hash_units_0_g_table_DIA,
		ret_ifc_dmhc_hash_units_0_g_table_DIB;
  reg [8 : 0] ret_ifc_dmhc_hash_units_0_g_table_ADDRA,
	      ret_ifc_dmhc_hash_units_0_g_table_ADDRB;
  wire [114 : 0] ret_ifc_dmhc_hash_units_0_g_table_DOA;
  wire ret_ifc_dmhc_hash_units_0_g_table_ENA,
       ret_ifc_dmhc_hash_units_0_g_table_ENB,
       ret_ifc_dmhc_hash_units_0_g_table_WEA,
       ret_ifc_dmhc_hash_units_0_g_table_WEB;

  // ports of submodule ret_ifc_dmhc_hash_units_1_g_table
  reg [114 : 0] ret_ifc_dmhc_hash_units_1_g_table_DIA,
		ret_ifc_dmhc_hash_units_1_g_table_DIB;
  reg [8 : 0] ret_ifc_dmhc_hash_units_1_g_table_ADDRA,
	      ret_ifc_dmhc_hash_units_1_g_table_ADDRB;
  wire [114 : 0] ret_ifc_dmhc_hash_units_1_g_table_DOA;
  wire ret_ifc_dmhc_hash_units_1_g_table_ENA,
       ret_ifc_dmhc_hash_units_1_g_table_ENB,
       ret_ifc_dmhc_hash_units_1_g_table_WEA,
       ret_ifc_dmhc_hash_units_1_g_table_WEB;

  // ports of submodule ret_ifc_dmhc_hash_units_2_g_table
  reg [114 : 0] ret_ifc_dmhc_hash_units_2_g_table_DIA,
		ret_ifc_dmhc_hash_units_2_g_table_DIB;
  reg [8 : 0] ret_ifc_dmhc_hash_units_2_g_table_ADDRA,
	      ret_ifc_dmhc_hash_units_2_g_table_ADDRB;
  wire [114 : 0] ret_ifc_dmhc_hash_units_2_g_table_DOA;
  wire ret_ifc_dmhc_hash_units_2_g_table_ENA,
       ret_ifc_dmhc_hash_units_2_g_table_ENB,
       ret_ifc_dmhc_hash_units_2_g_table_WEA,
       ret_ifc_dmhc_hash_units_2_g_table_WEB;

  // ports of submodule ret_ifc_dmhc_hash_units_3_g_table
  reg [114 : 0] ret_ifc_dmhc_hash_units_3_g_table_DIA,
		ret_ifc_dmhc_hash_units_3_g_table_DIB;
  reg [8 : 0] ret_ifc_dmhc_hash_units_3_g_table_ADDRA,
	      ret_ifc_dmhc_hash_units_3_g_table_ADDRB;
  wire [114 : 0] ret_ifc_dmhc_hash_units_3_g_table_DOA;
  wire ret_ifc_dmhc_hash_units_3_g_table_ENA,
       ret_ifc_dmhc_hash_units_3_g_table_ENB,
       ret_ifc_dmhc_hash_units_3_g_table_WEA,
       ret_ifc_dmhc_hash_units_3_g_table_WEB;

  // ports of submodule ret_ifc_dmhc_m_table
  reg [169 : 0] ret_ifc_dmhc_m_table_DIB;
  wire [169 : 0] ret_ifc_dmhc_m_table_DIA, ret_ifc_dmhc_m_table_DOA;
  wire [7 : 0] ret_ifc_dmhc_m_table_ADDRA, ret_ifc_dmhc_m_table_ADDRB;
  wire ret_ifc_dmhc_m_table_ENA,
       ret_ifc_dmhc_m_table_ENB,
       ret_ifc_dmhc_m_table_WEA,
       ret_ifc_dmhc_m_table_WEB;

  // ports of submodule ret_ifc_dmhc_stage1_ff
  wire [71 : 0] ret_ifc_dmhc_stage1_ff_D_IN, ret_ifc_dmhc_stage1_ff_D_OUT;
  wire ret_ifc_dmhc_stage1_ff_CLR,
       ret_ifc_dmhc_stage1_ff_DEQ,
       ret_ifc_dmhc_stage1_ff_EMPTY_N,
       ret_ifc_dmhc_stage1_ff_ENQ,
       ret_ifc_dmhc_stage1_ff_FULL_N;

  // ports of submodule ret_ifc_dmhc_stage2_ff
  wire [71 : 0] ret_ifc_dmhc_stage2_ff_D_IN, ret_ifc_dmhc_stage2_ff_D_OUT;
  wire ret_ifc_dmhc_stage2_ff_CLR,
       ret_ifc_dmhc_stage2_ff_DEQ,
       ret_ifc_dmhc_stage2_ff_EMPTY_N,
       ret_ifc_dmhc_stage2_ff_ENQ,
       ret_ifc_dmhc_stage2_ff_FULL_N;

  // ports of submodule ret_ifc_readDataFifo
  wire [97 : 0] ret_ifc_readDataFifo_D_IN, ret_ifc_readDataFifo_D_OUT;
  wire ret_ifc_readDataFifo_CLR,
       ret_ifc_readDataFifo_DEQ,
       ret_ifc_readDataFifo_EMPTY_N,
       ret_ifc_readDataFifo_ENQ,
       ret_ifc_readDataFifo_FULL_N;

  // ports of submodule ret_ifc_readReqFifo
  wire [71 : 0] ret_ifc_readReqFifo_D_IN, ret_ifc_readReqFifo_D_OUT;
  wire ret_ifc_readReqFifo_CLR,
       ret_ifc_readReqFifo_DEQ,
       ret_ifc_readReqFifo_EMPTY_N,
       ret_ifc_readReqFifo_ENQ,
       ret_ifc_readReqFifo_FULL_N;

  // rule scheduling signals
  wire CAN_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9,
       WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9,
       WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9,
       WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9,
       WILL_FIRE_RL_ret_ifc_dmhc_ldvn_fsm_start,
       WILL_FIRE_RL_ret_ifc_dmhc_ldvn_idle_l20c1,
       WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables,
       WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable,
       WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9,
       WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9,
       WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9,
       WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,
       WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,
       WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,
       WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9,
       WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_fsm_start,
       WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_idle_l119c1,
       WILL_FIRE_RL_ret_ifc_do_delay,
       WILL_FIRE_RL_ret_ifc_do_read,
       WILL_FIRE_RL_ret_ifc_do_resp;

  // inputs to muxes for submodule ports
  reg [114 : 0] MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__VAL_1,
		MUX_ret_ifc_dmhc_evictee_gslots_1_write_1__VAL_1,
		MUX_ret_ifc_dmhc_evictee_gslots_2_write_1__VAL_1,
		MUX_ret_ifc_dmhc_evictee_gslots_3_write_1__VAL_1;
  wire [114 : 0] MUX_ret_ifc_dmhc_new_gslots_0_write_1__VAL_2,
		 MUX_ret_ifc_dmhc_new_gslots_1_write_1__VAL_2,
		 MUX_ret_ifc_dmhc_new_gslots_2_write_1__VAL_2,
		 MUX_ret_ifc_dmhc_new_gslots_3_write_1__VAL_2,
		 MUX_ret_ifc_dmhc_repair_gslots_0_write_1__VAL_2,
		 MUX_ret_ifc_dmhc_repair_gslots_1_write_1__VAL_2,
		 MUX_ret_ifc_dmhc_repair_gslots_2_write_1__VAL_2,
		 MUX_ret_ifc_dmhc_repair_gslots_3_write_1__VAL_2;
  wire [8 : 0] MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_1,
	       MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_2,
	       MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_3,
	       MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_4,
	       MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_1,
	       MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_2,
	       MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_3,
	       MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_4,
	       MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_1,
	       MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_2,
	       MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_3,
	       MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_4,
	       MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_1,
	       MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_2,
	       MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_3,
	       MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_4;
  wire [7 : 0] MUX_ret_ifc_dmhc_mslot_counter_write_1__VAL_1;
  wire MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__SEL_1,
       MUX_ret_ifc_dmhc_inited_write_1__SEL_1,
       MUX_ret_ifc_dmhc_ldvn_start_reg_write_1__SEL_1,
       MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_2,
       MUX_ret_ifc_dmhc_m_table_b_put_2__SEL_1;

  // remaining internal signals
  reg [63 : 0] v___1__h115962,
	       v___1__h136936,
	       v___1__h137705,
	       v__h113907,
	       v__h114571,
	       v__h115134,
	       v__h115313,
	       v__h136846,
	       v__h137105,
	       v__h137235,
	       v__h137507;
  wire [114 : 0] IF_ret_ifc_dmhc_new_gslots_2_050_BITS_1_TO_0_0_ETC___d1062,
		 IF_ret_ifc_dmhc_repair_gslots_2_38_BITS_1_TO_0_ETC___d350;
  wire [96 : 0] IF_ret_ifc_dmhc_rec_value_whas__473_THEN_ret_i_ETC___d1475,
		_theResult_____2_fst_value__h111904,
		_theResult_____2_fst_value__h111908,
		_theResult_____2_fst_value__h111912,
		_theResult_____2_fst_value__h111928,
		_theResult_____2_fst_value__h111932,
		_theResult_____2_fst_value__h111936,
		_theResult_____2_fst_value__h111940,
		_theResult_____2_fst_value__h41895,
		_theResult_____2_fst_value__h41899,
		_theResult_____2_fst_value__h41903,
		_theResult_____2_fst_value__h41919,
		_theResult_____2_fst_value__h41923,
		_theResult_____2_fst_value__h41927,
		_theResult_____2_fst_value__h41931,
		n_value__h111863,
		n_value__h41858,
		re_value__h114846,
		x_wget__h2155;
  wire [8 : 0] IF_ret_ifc_dmhc_evictee_mslot_66_BIT_105_88_TH_ETC___d688,
	       IF_ret_ifc_dmhc_evictee_mslot_66_BIT_107_83_TH_ETC___d608,
	       IF_ret_ifc_dmhc_evictee_mslot_66_BIT_114_89_TH_ETC___d690,
	       IF_ret_ifc_dmhc_evictee_mslot_66_BIT_116_85_TH_ETC___d611,
	       IF_ret_ifc_dmhc_evictee_mslot_66_BIT_123_91_TH_ETC___d693,
	       IF_ret_ifc_dmhc_evictee_mslot_66_BIT_125_87_TH_ETC___d614,
	       IF_ret_ifc_dmhc_evictee_mslot_66_BIT_132_93_TH_ETC___d696,
	       IF_ret_ifc_dmhc_evictee_mslot_66_BIT_134_89_TH_ETC___d617,
	       IF_ret_ifc_dmhc_evictee_mslot_66_BIT_141_95_TH_ETC___d699,
	       IF_ret_ifc_dmhc_evictee_mslot_66_BIT_143_91_TH_ETC___d620,
	       IF_ret_ifc_dmhc_evictee_mslot_66_BIT_150_97_TH_ETC___d702,
	       IF_ret_ifc_dmhc_evictee_mslot_66_BIT_152_93_TH_ETC___d623,
	       IF_ret_ifc_dmhc_evictee_mslot_66_BIT_159_99_TH_ETC___d705,
	       IF_ret_ifc_dmhc_evictee_mslot_66_BIT_161_95_TH_ETC___d626,
	       IF_ret_ifc_dmhc_evictee_mslot_66_BIT_168_01_TH_ETC___d708,
	       IF_ret_ifc_dmhc_evictee_mslot_66_BIT_98_82_THE_ETC___d606,
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_101_THEN_1_E_ETC__q17,
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_110_THEN_1_E_ETC__q18,
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_119_THEN_1_E_ETC__q19,
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_128_THEN_1_E_ETC__q20,
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_137_THEN_1_E_ETC__q21,
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_146_THEN_1_E_ETC__q22,
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_155_THEN_1_E_ETC__q23,
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_164_THEN_1_E_ETC__q24,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_105_86_T_ETC___d286,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_107_1_TH_ETC___d206,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_114_87_T_ETC___d288,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_116_3_TH_ETC___d209,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_123_89_T_ETC___d291,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_125_5_TH_ETC___d212,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_132_91_T_ETC___d294,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_134_7_TH_ETC___d215,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_141_93_T_ETC___d297,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_143_9_TH_ETC___d218,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_150_95_T_ETC___d300,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_152_1_TH_ETC___d221,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_159_97_T_ETC___d303,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_161_3_TH_ETC___d224,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_168_99_T_ETC___d306,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_98_0_THE_ETC___d204,
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_101_THEN_1_ETC__q1,
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_110_THEN_1_ETC__q2,
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_119_THEN_1_ETC__q3,
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_128_THEN_1_ETC__q4,
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_137_THEN_1_ETC__q5,
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_146_THEN_1_ETC__q6,
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_155_THEN_1_ETC__q7,
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_164_THEN_1_ETC__q8,
	       IF_ret_ifc_dmhc_new_mslot_80_BIT_105_02_THEN_1_ETC___d1002,
	       IF_ret_ifc_dmhc_new_mslot_80_BIT_107_97_THEN_1_ETC___d922,
	       IF_ret_ifc_dmhc_new_mslot_80_BIT_114_03_THEN_1_ETC___d1004,
	       IF_ret_ifc_dmhc_new_mslot_80_BIT_116_99_THEN_1_ETC___d925,
	       IF_ret_ifc_dmhc_new_mslot_80_BIT_123_05_THEN_1_ETC___d1007,
	       IF_ret_ifc_dmhc_new_mslot_80_BIT_125_01_THEN_1_ETC___d928,
	       IF_ret_ifc_dmhc_new_mslot_80_BIT_132_07_THEN_1_ETC___d1010,
	       IF_ret_ifc_dmhc_new_mslot_80_BIT_134_03_THEN_1_ETC___d931,
	       IF_ret_ifc_dmhc_new_mslot_80_BIT_141_09_THEN_1_ETC___d1013,
	       IF_ret_ifc_dmhc_new_mslot_80_BIT_143_05_THEN_1_ETC___d934,
	       IF_ret_ifc_dmhc_new_mslot_80_BIT_150_11_THEN_1_ETC___d1016,
	       IF_ret_ifc_dmhc_new_mslot_80_BIT_152_07_THEN_1_ETC___d937,
	       IF_ret_ifc_dmhc_new_mslot_80_BIT_159_13_THEN_1_ETC___d1019,
	       IF_ret_ifc_dmhc_new_mslot_80_BIT_161_09_THEN_1_ETC___d940,
	       IF_ret_ifc_dmhc_new_mslot_80_BIT_168_15_THEN_1_ETC___d1022,
	       IF_ret_ifc_dmhc_new_mslot_80_BIT_98_96_THEN_1__ETC___d920,
	       IF_ret_ifc_dmhc_new_mslot_BIT_101_THEN_1_ELSE_0__q9,
	       IF_ret_ifc_dmhc_new_mslot_BIT_110_THEN_1_ELSE_0__q10,
	       IF_ret_ifc_dmhc_new_mslot_BIT_119_THEN_1_ELSE_0__q11,
	       IF_ret_ifc_dmhc_new_mslot_BIT_128_THEN_1_ELSE_0__q12,
	       IF_ret_ifc_dmhc_new_mslot_BIT_137_THEN_1_ELSE_0__q13,
	       IF_ret_ifc_dmhc_new_mslot_BIT_146_THEN_1_ELSE_0__q14,
	       IF_ret_ifc_dmhc_new_mslot_BIT_155_THEN_1_ELSE_0__q15,
	       IF_ret_ifc_dmhc_new_mslot_BIT_164_THEN_1_ELSE_0__q16,
	       IF_ret_ifc_readReqFifoD_OUT_BIT_13_THEN_1_ELSE_0__q26,
	       IF_ret_ifc_readReqFifoD_OUT_BIT_22_THEN_1_ELSE_0__q27,
	       IF_ret_ifc_readReqFifoD_OUT_BIT_31_THEN_1_ELSE_0__q28,
	       IF_ret_ifc_readReqFifoD_OUT_BIT_40_THEN_1_ELSE_0__q29,
	       IF_ret_ifc_readReqFifoD_OUT_BIT_49_THEN_1_ELSE_0__q30,
	       IF_ret_ifc_readReqFifoD_OUT_BIT_4_THEN_1_ELSE_0__q25,
	       IF_ret_ifc_readReqFifoD_OUT_BIT_58_THEN_1_ELSE_0__q31,
	       IF_ret_ifc_readReqFifoD_OUT_BIT_67_THEN_1_ELSE_0__q32,
	       IF_ret_ifc_readReqFifo_first__196_BIT_10_213_T_ETC___d1338,
	       IF_ret_ifc_readReqFifo_first__196_BIT_17_319_T_ETC___d1420,
	       IF_ret_ifc_readReqFifo_first__196_BIT_19_215_T_ETC___d1341,
	       IF_ret_ifc_readReqFifo_first__196_BIT_1_212_TH_ETC___d1336,
	       IF_ret_ifc_readReqFifo_first__196_BIT_26_321_T_ETC___d1423,
	       IF_ret_ifc_readReqFifo_first__196_BIT_28_217_T_ETC___d1344,
	       IF_ret_ifc_readReqFifo_first__196_BIT_35_323_T_ETC___d1426,
	       IF_ret_ifc_readReqFifo_first__196_BIT_37_219_T_ETC___d1347,
	       IF_ret_ifc_readReqFifo_first__196_BIT_44_325_T_ETC___d1429,
	       IF_ret_ifc_readReqFifo_first__196_BIT_46_221_T_ETC___d1350,
	       IF_ret_ifc_readReqFifo_first__196_BIT_53_327_T_ETC___d1432,
	       IF_ret_ifc_readReqFifo_first__196_BIT_55_223_T_ETC___d1353,
	       IF_ret_ifc_readReqFifo_first__196_BIT_62_329_T_ETC___d1435,
	       IF_ret_ifc_readReqFifo_first__196_BIT_64_225_T_ETC___d1356,
	       IF_ret_ifc_readReqFifo_first__196_BIT_71_331_T_ETC___d1438,
	       IF_ret_ifc_readReqFifo_first__196_BIT_8_318_TH_ETC___d1418;
  wire [7 : 0] _theResult_____2_fst_maddr__h111905,
	       _theResult_____2_fst_maddr__h111909,
	       _theResult_____2_fst_maddr__h111913,
	       _theResult_____2_fst_maddr__h111929,
	       _theResult_____2_fst_maddr__h111933,
	       _theResult_____2_fst_maddr__h111937,
	       _theResult_____2_fst_maddr__h41896,
	       _theResult_____2_fst_maddr__h41900,
	       _theResult_____2_fst_maddr__h41904,
	       _theResult_____2_fst_maddr__h41920,
	       _theResult_____2_fst_maddr__h41924,
	       _theResult_____2_fst_maddr__h41928,
	       _theResult_____3_fst_mslot__h111019,
	       _theResult_____3_fst_mslot__h111040,
	       mslot__h41880,
	       mslot__h42152,
	       mslot__h42277,
	       mslot__h42402,
	       n_maddr__h111864,
	       n_maddr__h41859,
	       re_maddr__h114845,
	       tmp_gslot_maddr__h111901,
	       tmp_gslot_maddr__h41892,
	       x__h113499;
  wire [4 : 0] ret_ifc_dmhc_evictee_mslot_66_BIT_101_27_XOR_r_ETC___d728,
	       ret_ifc_dmhc_evictee_mslot_66_BIT_102_42_XOR_r_ETC___d646,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_101_25_XOR__ETC___d326,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_102_40_XOR__ETC___d244,
	       ret_ifc_dmhc_new_mslot_80_BIT_101_41_XOR_ret_i_ETC___d1042,
	       ret_ifc_dmhc_new_mslot_80_BIT_102_56_XOR_ret_i_ETC___d960,
	       ret_ifc_readReqFifo_first__196_BIT_4_257_XOR_r_ETC___d1458,
	       ret_ifc_readReqFifo_first__196_BIT_5_272_XOR_r_ETC___d1376;
  wire [1 : 0] _theResult_____3_fst_degree__h111020,
	       _theResult_____3_fst_degree__h111041,
	       _theResult_____3_fst_degree__h41132,
	       _theResult_____3_fst_degree__h41153,
	       n_degree__h111873,
	       n_degree__h112170,
	       n_degree__h112318,
	       n_degree__h112466,
	       x_degree__h86675,
	       x_degree__h86974,
	       x_degree__h87273,
	       x_degree__h87572;
  wire IF_ret_ifc_dmhc_evictee_mslot_66_BIT_105_88_TH_ETC___d698,
       IF_ret_ifc_dmhc_evictee_mslot_66_BIT_105_88_TH_ETC___d707,
       IF_ret_ifc_dmhc_evictee_mslot_66_BIT_105_88_TH_ETC___d719,
       IF_ret_ifc_dmhc_evictee_mslot_66_BIT_105_88_TH_ETC___d725,
       IF_ret_ifc_dmhc_evictee_mslot_66_BIT_98_82_THE_ETC___d616,
       IF_ret_ifc_dmhc_evictee_mslot_66_BIT_98_82_THE_ETC___d625,
       IF_ret_ifc_dmhc_evictee_mslot_66_BIT_98_82_THE_ETC___d637,
       IF_ret_ifc_dmhc_evictee_mslot_66_BIT_98_82_THE_ETC___d643,
       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_105_86_T_ETC___d296,
       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_105_86_T_ETC___d305,
       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_105_86_T_ETC___d317,
       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_105_86_T_ETC___d323,
       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_98_0_THE_ETC___d214,
       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_98_0_THE_ETC___d223,
       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_98_0_THE_ETC___d235,
       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_98_0_THE_ETC___d241,
       IF_ret_ifc_dmhc_new_mslot_80_BIT_105_02_THEN_1_ETC___d1012,
       IF_ret_ifc_dmhc_new_mslot_80_BIT_105_02_THEN_1_ETC___d1021,
       IF_ret_ifc_dmhc_new_mslot_80_BIT_105_02_THEN_1_ETC___d1033,
       IF_ret_ifc_dmhc_new_mslot_80_BIT_105_02_THEN_1_ETC___d1039,
       IF_ret_ifc_dmhc_new_mslot_80_BIT_98_96_THEN_1__ETC___d930,
       IF_ret_ifc_dmhc_new_mslot_80_BIT_98_96_THEN_1__ETC___d939,
       IF_ret_ifc_dmhc_new_mslot_80_BIT_98_96_THEN_1__ETC___d951,
       IF_ret_ifc_dmhc_new_mslot_80_BIT_98_96_THEN_1__ETC___d957,
       IF_ret_ifc_readReqFifo_first__196_BIT_1_212_TH_ETC___d1346,
       IF_ret_ifc_readReqFifo_first__196_BIT_1_212_TH_ETC___d1355,
       IF_ret_ifc_readReqFifo_first__196_BIT_1_212_TH_ETC___d1367,
       IF_ret_ifc_readReqFifo_first__196_BIT_1_212_TH_ETC___d1373,
       IF_ret_ifc_readReqFifo_first__196_BIT_8_318_TH_ETC___d1428,
       IF_ret_ifc_readReqFifo_first__196_BIT_8_318_TH_ETC___d1437,
       IF_ret_ifc_readReqFifo_first__196_BIT_8_318_TH_ETC___d1449,
       IF_ret_ifc_readReqFifo_first__196_BIT_8_318_TH_ETC___d1455,
       ret_ifc_dmhc_evictee_mslot_66_BIT_100_12_XOR_r_ETC___d526,
       ret_ifc_dmhc_evictee_mslot_66_BIT_101_27_XOR_r_ETC___d541,
       ret_ifc_dmhc_evictee_mslot_66_BIT_102_42_XOR_r_ETC___d556,
       ret_ifc_dmhc_evictee_mslot_66_BIT_103_58_XOR_r_ETC___d572,
       ret_ifc_dmhc_evictee_mslot_66_BIT_104_73_XOR_r_ETC___d587,
       ret_ifc_dmhc_evictee_mslot_66_BIT_105_88_XOR_r_ETC___d602,
       ret_ifc_dmhc_evictee_mslot_66_BIT_97_67_XOR_re_ETC___d481,
       ret_ifc_dmhc_evictee_mslot_66_BIT_99_97_XOR_re_ETC___d511,
       ret_ifc_dmhc_hash_units_0_init_AND_ret_ifc_dmh_ETC___d411,
       ret_ifc_dmhc_ldvn_abort_whas__8_AND_ret_ifc_dm_ETC___d425,
       ret_ifc_dmhc_mslot_replacement_abort_whas__31__ETC___d1151,
       ret_ifc_dmhc_mslot_to_repair_4_BIT_100_10_XOR__ETC___d124,
       ret_ifc_dmhc_mslot_to_repair_4_BIT_101_25_XOR__ETC___d139,
       ret_ifc_dmhc_mslot_to_repair_4_BIT_102_40_XOR__ETC___d154,
       ret_ifc_dmhc_mslot_to_repair_4_BIT_103_56_XOR__ETC___d170,
       ret_ifc_dmhc_mslot_to_repair_4_BIT_104_71_XOR__ETC___d185,
       ret_ifc_dmhc_mslot_to_repair_4_BIT_105_86_XOR__ETC___d200,
       ret_ifc_dmhc_mslot_to_repair_4_BIT_97_5_XOR_re_ETC___d79,
       ret_ifc_dmhc_mslot_to_repair_4_BIT_99_5_XOR_re_ETC___d109,
       ret_ifc_dmhc_new_gslots_1_052_BITS_1_TO_0_053__ETC___d1056,
       ret_ifc_dmhc_new_gslots_2_050_BITS_1_TO_0_051__ETC___d1058,
       ret_ifc_dmhc_new_gslots_3_048_BITS_1_TO_0_049__ETC___d1060,
       ret_ifc_dmhc_new_mslot_80_BIT_100_26_XOR_ret_i_ETC___d840,
       ret_ifc_dmhc_new_mslot_80_BIT_101_41_XOR_ret_i_ETC___d855,
       ret_ifc_dmhc_new_mslot_80_BIT_102_56_XOR_ret_i_ETC___d870,
       ret_ifc_dmhc_new_mslot_80_BIT_103_72_XOR_ret_i_ETC___d886,
       ret_ifc_dmhc_new_mslot_80_BIT_104_87_XOR_ret_i_ETC___d901,
       ret_ifc_dmhc_new_mslot_80_BIT_105_02_XOR_ret_i_ETC___d916,
       ret_ifc_dmhc_new_mslot_80_BIT_97_81_XOR_ret_if_ETC___d795,
       ret_ifc_dmhc_new_mslot_80_BIT_99_11_XOR_ret_if_ETC___d825,
       ret_ifc_dmhc_repair_gslots_1_40_BITS_1_TO_0_41_ETC___d344,
       ret_ifc_dmhc_repair_gslots_2_38_BITS_1_TO_0_39_ETC___d346,
       ret_ifc_dmhc_repair_gslots_3_36_BITS_1_TO_0_37_ETC___d348,
       ret_ifc_readReqFifo_first__196_BIT_0_197_XOR_r_ETC___d1211,
       ret_ifc_readReqFifo_first__196_BIT_2_227_XOR_r_ETC___d1241,
       ret_ifc_readReqFifo_first__196_BIT_3_242_XOR_r_ETC___d1256,
       ret_ifc_readReqFifo_first__196_BIT_4_257_XOR_r_ETC___d1271,
       ret_ifc_readReqFifo_first__196_BIT_5_272_XOR_r_ETC___d1286,
       ret_ifc_readReqFifo_first__196_BIT_6_288_XOR_r_ETC___d1302,
       ret_ifc_readReqFifo_first__196_BIT_7_303_XOR_r_ETC___d1317,
       ret_ifc_readReqFifo_first__196_BIT_8_318_XOR_r_ETC___d1332;

  // action method lookupPort_request_put
  assign RDY_lookupPort_request_put = ret_ifc_readReqFifo_FULL_N ;

  // actionvalue method lookupPort_response_get
  assign lookupPort_response_get = ret_ifc_readDataFifo_D_OUT ;
  assign RDY_lookupPort_response_get = ret_ifc_readDataFifo_EMPTY_N ;

  // action method add_entry_put
  assign RDY_add_entry_put =
	     ret_ifc_dmhc_inited &&
	     (ret_ifc_dmhc_miss_service ||
	      ret_ifc_dmhc_mslot_replacement_abort_whas__31__ETC___d1151 &&
	      !ret_ifc_dmhc_mslot_replacement_start_reg) ;

  // action method delete_entry_put
  assign RDY_delete_entry_put = 1'd1 ;

  // action method modify_entry_put
  assign RDY_modify_entry_put = 1'd1 ;

  // submodule ret_ifc_delay2_ff
  FIFO2 #(.width(32'd72), .guarded(32'd1)) ret_ifc_delay2_ff(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(ret_ifc_delay2_ff_D_IN),
							     .ENQ(ret_ifc_delay2_ff_ENQ),
							     .DEQ(ret_ifc_delay2_ff_DEQ),
							     .CLR(ret_ifc_delay2_ff_CLR),
							     .D_OUT(ret_ifc_delay2_ff_D_OUT),
							     .FULL_N(ret_ifc_delay2_ff_FULL_N),
							     .EMPTY_N(ret_ifc_delay2_ff_EMPTY_N));

  // submodule ret_ifc_delay_ff
  FIFO2 #(.width(32'd72), .guarded(32'd1)) ret_ifc_delay_ff(.RST(RST_N),
							    .CLK(CLK),
							    .D_IN(ret_ifc_delay_ff_D_IN),
							    .ENQ(ret_ifc_delay_ff_ENQ),
							    .DEQ(ret_ifc_delay_ff_DEQ),
							    .CLR(ret_ifc_delay_ff_CLR),
							    .D_OUT(ret_ifc_delay_ff_D_OUT),
							    .FULL_N(ret_ifc_delay_ff_FULL_N),
							    .EMPTY_N(ret_ifc_delay_ff_EMPTY_N));

  // submodule ret_ifc_dmhc_hash_units_0_g_table
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd9),
	  .DATA_WIDTH(32'd115),
	  .MEMSIZE(10'd512)) ret_ifc_dmhc_hash_units_0_g_table(.CLKA(CLK),
							       .CLKB(CLK),
							       .ADDRA(ret_ifc_dmhc_hash_units_0_g_table_ADDRA),
							       .ADDRB(ret_ifc_dmhc_hash_units_0_g_table_ADDRB),
							       .DIA(ret_ifc_dmhc_hash_units_0_g_table_DIA),
							       .DIB(ret_ifc_dmhc_hash_units_0_g_table_DIB),
							       .WEA(ret_ifc_dmhc_hash_units_0_g_table_WEA),
							       .WEB(ret_ifc_dmhc_hash_units_0_g_table_WEB),
							       .ENA(ret_ifc_dmhc_hash_units_0_g_table_ENA),
							       .ENB(ret_ifc_dmhc_hash_units_0_g_table_ENB),
							       .DOA(ret_ifc_dmhc_hash_units_0_g_table_DOA),
							       .DOB());

  // submodule ret_ifc_dmhc_hash_units_1_g_table
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd9),
	  .DATA_WIDTH(32'd115),
	  .MEMSIZE(10'd512)) ret_ifc_dmhc_hash_units_1_g_table(.CLKA(CLK),
							       .CLKB(CLK),
							       .ADDRA(ret_ifc_dmhc_hash_units_1_g_table_ADDRA),
							       .ADDRB(ret_ifc_dmhc_hash_units_1_g_table_ADDRB),
							       .DIA(ret_ifc_dmhc_hash_units_1_g_table_DIA),
							       .DIB(ret_ifc_dmhc_hash_units_1_g_table_DIB),
							       .WEA(ret_ifc_dmhc_hash_units_1_g_table_WEA),
							       .WEB(ret_ifc_dmhc_hash_units_1_g_table_WEB),
							       .ENA(ret_ifc_dmhc_hash_units_1_g_table_ENA),
							       .ENB(ret_ifc_dmhc_hash_units_1_g_table_ENB),
							       .DOA(ret_ifc_dmhc_hash_units_1_g_table_DOA),
							       .DOB());

  // submodule ret_ifc_dmhc_hash_units_2_g_table
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd9),
	  .DATA_WIDTH(32'd115),
	  .MEMSIZE(10'd512)) ret_ifc_dmhc_hash_units_2_g_table(.CLKA(CLK),
							       .CLKB(CLK),
							       .ADDRA(ret_ifc_dmhc_hash_units_2_g_table_ADDRA),
							       .ADDRB(ret_ifc_dmhc_hash_units_2_g_table_ADDRB),
							       .DIA(ret_ifc_dmhc_hash_units_2_g_table_DIA),
							       .DIB(ret_ifc_dmhc_hash_units_2_g_table_DIB),
							       .WEA(ret_ifc_dmhc_hash_units_2_g_table_WEA),
							       .WEB(ret_ifc_dmhc_hash_units_2_g_table_WEB),
							       .ENA(ret_ifc_dmhc_hash_units_2_g_table_ENA),
							       .ENB(ret_ifc_dmhc_hash_units_2_g_table_ENB),
							       .DOA(ret_ifc_dmhc_hash_units_2_g_table_DOA),
							       .DOB());

  // submodule ret_ifc_dmhc_hash_units_3_g_table
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd9),
	  .DATA_WIDTH(32'd115),
	  .MEMSIZE(10'd512)) ret_ifc_dmhc_hash_units_3_g_table(.CLKA(CLK),
							       .CLKB(CLK),
							       .ADDRA(ret_ifc_dmhc_hash_units_3_g_table_ADDRA),
							       .ADDRB(ret_ifc_dmhc_hash_units_3_g_table_ADDRB),
							       .DIA(ret_ifc_dmhc_hash_units_3_g_table_DIA),
							       .DIB(ret_ifc_dmhc_hash_units_3_g_table_DIB),
							       .WEA(ret_ifc_dmhc_hash_units_3_g_table_WEA),
							       .WEB(ret_ifc_dmhc_hash_units_3_g_table_WEB),
							       .ENA(ret_ifc_dmhc_hash_units_3_g_table_ENA),
							       .ENB(ret_ifc_dmhc_hash_units_3_g_table_ENB),
							       .DOA(ret_ifc_dmhc_hash_units_3_g_table_DOA),
							       .DOB());

  // submodule ret_ifc_dmhc_m_table
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd8),
	  .DATA_WIDTH(32'd170),
	  .MEMSIZE(9'd256)) ret_ifc_dmhc_m_table(.CLKA(CLK),
						 .CLKB(CLK),
						 .ADDRA(ret_ifc_dmhc_m_table_ADDRA),
						 .ADDRB(ret_ifc_dmhc_m_table_ADDRB),
						 .DIA(ret_ifc_dmhc_m_table_DIA),
						 .DIB(ret_ifc_dmhc_m_table_DIB),
						 .WEA(ret_ifc_dmhc_m_table_WEA),
						 .WEB(ret_ifc_dmhc_m_table_WEB),
						 .ENA(ret_ifc_dmhc_m_table_ENA),
						 .ENB(ret_ifc_dmhc_m_table_ENB),
						 .DOA(ret_ifc_dmhc_m_table_DOA),
						 .DOB());

  // submodule ret_ifc_dmhc_stage1_ff
  FIFO2 #(.width(32'd72), .guarded(32'd1)) ret_ifc_dmhc_stage1_ff(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(ret_ifc_dmhc_stage1_ff_D_IN),
								  .ENQ(ret_ifc_dmhc_stage1_ff_ENQ),
								  .DEQ(ret_ifc_dmhc_stage1_ff_DEQ),
								  .CLR(ret_ifc_dmhc_stage1_ff_CLR),
								  .D_OUT(ret_ifc_dmhc_stage1_ff_D_OUT),
								  .FULL_N(ret_ifc_dmhc_stage1_ff_FULL_N),
								  .EMPTY_N(ret_ifc_dmhc_stage1_ff_EMPTY_N));

  // submodule ret_ifc_dmhc_stage2_ff
  FIFO2 #(.width(32'd72), .guarded(32'd1)) ret_ifc_dmhc_stage2_ff(.RST(RST_N),
								  .CLK(CLK),
								  .D_IN(ret_ifc_dmhc_stage2_ff_D_IN),
								  .ENQ(ret_ifc_dmhc_stage2_ff_ENQ),
								  .DEQ(ret_ifc_dmhc_stage2_ff_DEQ),
								  .CLR(ret_ifc_dmhc_stage2_ff_CLR),
								  .D_OUT(ret_ifc_dmhc_stage2_ff_D_OUT),
								  .FULL_N(ret_ifc_dmhc_stage2_ff_FULL_N),
								  .EMPTY_N(ret_ifc_dmhc_stage2_ff_EMPTY_N));

  // submodule ret_ifc_readDataFifo
  FIFO2 #(.width(32'd98), .guarded(32'd1)) ret_ifc_readDataFifo(.RST(RST_N),
								.CLK(CLK),
								.D_IN(ret_ifc_readDataFifo_D_IN),
								.ENQ(ret_ifc_readDataFifo_ENQ),
								.DEQ(ret_ifc_readDataFifo_DEQ),
								.CLR(ret_ifc_readDataFifo_CLR),
								.D_OUT(ret_ifc_readDataFifo_D_OUT),
								.FULL_N(ret_ifc_readDataFifo_FULL_N),
								.EMPTY_N(ret_ifc_readDataFifo_EMPTY_N));

  // submodule ret_ifc_readReqFifo
  FIFO2 #(.width(32'd72), .guarded(32'd1)) ret_ifc_readReqFifo(.RST(RST_N),
							       .CLK(CLK),
							       .D_IN(ret_ifc_readReqFifo_D_IN),
							       .ENQ(ret_ifc_readReqFifo_ENQ),
							       .DEQ(ret_ifc_readReqFifo_DEQ),
							       .CLR(ret_ifc_readReqFifo_CLR),
							       .D_OUT(ret_ifc_readReqFifo_D_OUT),
							       .FULL_N(ret_ifc_readReqFifo_FULL_N),
							       .EMPTY_N(ret_ifc_readReqFifo_EMPTY_N));

  // rule RL_ret_ifc_do_read
  assign WILL_FIRE_RL_ret_ifc_do_read =
	     ret_ifc_readReqFifo_EMPTY_N && ret_ifc_dmhc_stage1_ff_FULL_N &&
	     ret_ifc_delay_ff_FULL_N &&
	     ret_ifc_dmhc_inited ;

  // rule RL_ret_ifc_dmhc_lookup_gtables
  assign WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables =
	     ret_ifc_dmhc_stage1_ff_EMPTY_N &&
	     ret_ifc_dmhc_stage2_ff_FULL_N &&
	     ret_ifc_dmhc_inited ;

  // rule RL_ret_ifc_dmhc_lookup_mtable
  assign WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable =
	     ret_ifc_dmhc_stage2_ff_EMPTY_N && ret_ifc_dmhc_inited &&
	     !WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables ;

  // rule RL_ret_ifc_do_delay
  assign WILL_FIRE_RL_ret_ifc_do_delay =
	     ret_ifc_delay_ff_EMPTY_N && ret_ifc_delay2_ff_FULL_N ;

  // rule RL_ret_ifc_do_resp
  assign WILL_FIRE_RL_ret_ifc_do_resp =
	     ret_ifc_delay2_ff_EMPTY_N && ret_ifc_readDataFifo_FULL_N ;

  // rule RL_ret_ifc_dmhc_ldvn_action_l30c9
  assign WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 =
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd1 &&
	     !WILL_FIRE_RL_ret_ifc_do_read ;

  // rule RL_ret_ifc_dmhc_ldvn_action_l99c9
  assign WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 =
	     ret_ifc_dmhc_hash_units_0_init_AND_ret_ifc_dmh_ETC___d411 &&
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd5 ;

  // rule RL_ret_ifc_dmhc_ldvn_fsm_start
  assign WILL_FIRE_RL_ret_ifc_dmhc_ldvn_fsm_start =
	     ret_ifc_dmhc_ldvn_abort_whas__8_AND_ret_ifc_dm_ETC___d425 &&
	     ret_ifc_dmhc_ldvn_start_reg ;

  // rule RL_ret_ifc_dmhc_ldvn_action_l22c9
  assign WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9 =
	     ret_ifc_dmhc_ldvn_start_wire_whas &&
	     (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd0 ||
	      ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd7) ;

  // rule RL_ret_ifc_dmhc_ldvn_idle_l20c1
  assign WILL_FIRE_RL_ret_ifc_dmhc_ldvn_idle_l20c1 =
	     !ret_ifc_dmhc_ldvn_start_wire_whas &&
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd7 ;

  // rule RL_ret_ifc_dmhc_mslot_replacement_action_l128c9
  assign WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd1 &&
	     !WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 &&
	     !WILL_FIRE_RL_ret_ifc_do_read ;

  // rule RL_ret_ifc_dmhc_mslot_replacement_action_l164c9
  assign WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 =
	     ret_ifc_dmhc_hash_units_0_init_AND_ret_ifc_dmh_ETC___d411 &&
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd4 &&
	     !WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ;

  // rule RL_ret_ifc_dmhc_mslot_replacement_action_l172c9
  assign WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd5 &&
	     !WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 &&
	     !WILL_FIRE_RL_ret_ifc_do_read ;

  // rule RL_ret_ifc_dmhc_mslot_replacement_action_l243c9
  assign WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 =
	     ret_ifc_dmhc_hash_units_0_init_AND_ret_ifc_dmh_ETC___d411 &&
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd9 &&
	     !WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ;

  // rule RL_ret_ifc_dmhc_mslot_replacement_action_l251c9
  assign WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd10 &&
	     !(!ret_ifc_dmhc_inited) &&
	     !EN_add_entry_put ;

  // rule RL_ret_ifc_dmhc_mslot_replacement_action_l258c9
  assign CAN_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 =
	     (ret_ifc_dmhc_victim_gslot[1:0] == 2'd0 ||
	      ret_ifc_dmhc_ldvn_abort_whas__8_AND_ret_ifc_dm_ETC___d425 &&
	      !ret_ifc_dmhc_ldvn_start_reg) &&
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd11 ;
  assign WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 =
	     CAN_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	     !WILL_FIRE_RL_ret_ifc_dmhc_ldvn_fsm_start &&
	     !WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables &&
	     !(!ret_ifc_dmhc_inited) ;

  // rule RL_ret_ifc_dmhc_mslot_replacement_fsm_start
  assign WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_fsm_start =
	     ret_ifc_dmhc_mslot_replacement_abort_whas__31__ETC___d1151 &&
	     ret_ifc_dmhc_mslot_replacement_start_reg &&
	     !EN_add_entry_put ;

  // rule RL_ret_ifc_dmhc_mslot_replacement_action_l121c9
  assign WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9 =
	     ret_ifc_dmhc_mslot_replacement_start_reg_2_whas &&
	     (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd0 ||
	      ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd12) ;

  // rule RL_ret_ifc_dmhc_mslot_replacement_idle_l119c1
  assign WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_idle_l119c1 =
	     !ret_ifc_dmhc_mslot_replacement_start_reg_2_whas &&
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd12 ;

  // inputs to muxes for submodule ports
  assign MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__SEL_1 =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 &&
	     ret_ifc_dmhc_evictee_mslot[169] ;
  assign MUX_ret_ifc_dmhc_inited_write_1__SEL_1 =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	     ret_ifc_dmhc_victim_gslot[1:0] == 2'd0 ;
  assign MUX_ret_ifc_dmhc_ldvn_start_reg_write_1__SEL_1 =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	     ret_ifc_dmhc_victim_gslot[1:0] != 2'd0 ;
  assign MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_2 =
	     EN_add_entry_put && !ret_ifc_dmhc_miss_service ;
  assign MUX_ret_ifc_dmhc_m_table_b_put_2__SEL_1 =
	     !ret_ifc_dmhc_inited &&
	     (ret_ifc_dmhc_hash_units_0_init ||
	      ret_ifc_dmhc_mslot_counter != 8'd255) ;
  always@(ret_ifc_dmhc_evictee_gslots_0 or x_degree__h86675)
  begin
    case (ret_ifc_dmhc_evictee_gslots_0[1:0])
      2'd0, 2'd1: MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__VAL_1 = 115'd0;
      default: MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__VAL_1 =
		   { ret_ifc_dmhc_evictee_gslots_0[114:2], x_degree__h86675 };
    endcase
  end
  always@(ret_ifc_dmhc_evictee_gslots_1 or x_degree__h86974)
  begin
    case (ret_ifc_dmhc_evictee_gslots_1[1:0])
      2'd0, 2'd1: MUX_ret_ifc_dmhc_evictee_gslots_1_write_1__VAL_1 = 115'd0;
      default: MUX_ret_ifc_dmhc_evictee_gslots_1_write_1__VAL_1 =
		   { ret_ifc_dmhc_evictee_gslots_1[114:2], x_degree__h86974 };
    endcase
  end
  always@(ret_ifc_dmhc_evictee_gslots_2 or x_degree__h87273)
  begin
    case (ret_ifc_dmhc_evictee_gslots_2[1:0])
      2'd0, 2'd1: MUX_ret_ifc_dmhc_evictee_gslots_2_write_1__VAL_1 = 115'd0;
      default: MUX_ret_ifc_dmhc_evictee_gslots_2_write_1__VAL_1 =
		   { ret_ifc_dmhc_evictee_gslots_2[114:2], x_degree__h87273 };
    endcase
  end
  always@(ret_ifc_dmhc_evictee_gslots_3 or x_degree__h87572)
  begin
    case (ret_ifc_dmhc_evictee_gslots_3[1:0])
      2'd0, 2'd1: MUX_ret_ifc_dmhc_evictee_gslots_3_write_1__VAL_1 = 115'd0;
      default: MUX_ret_ifc_dmhc_evictee_gslots_3_write_1__VAL_1 =
		   { ret_ifc_dmhc_evictee_gslots_3[114:2], x_degree__h87572 };
    endcase
  end
  assign MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_1 =
	     { ret_ifc_dmhc_mslot_to_repair_4_BIT_97_5_XOR_re_ETC___d79,
	       ret_ifc_dmhc_mslot_to_repair[98] ^
	       ret_ifc_dmhc_mslot_to_repair[107] ^
	       ret_ifc_dmhc_mslot_to_repair[116] ^
	       ret_ifc_dmhc_mslot_to_repair[125] ^
	       ret_ifc_dmhc_mslot_to_repair[134] ^
	       ret_ifc_dmhc_mslot_to_repair[143] ^
	       ret_ifc_dmhc_mslot_to_repair[152] ^
	       ret_ifc_dmhc_mslot_to_repair[161],
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_99_5_XOR_re_ETC___d109,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_100_10_XOR__ETC___d124,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_101_25_XOR__ETC___d139,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_102_40_XOR__ETC___d154,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_103_56_XOR__ETC___d170,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_104_71_XOR__ETC___d185,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_105_86_XOR__ETC___d200 } ;
  assign MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_2 =
	     { ret_ifc_dmhc_evictee_mslot_66_BIT_97_67_XOR_re_ETC___d481,
	       ret_ifc_dmhc_evictee_mslot[98] ^
	       ret_ifc_dmhc_evictee_mslot[107] ^
	       ret_ifc_dmhc_evictee_mslot[116] ^
	       ret_ifc_dmhc_evictee_mslot[125] ^
	       ret_ifc_dmhc_evictee_mslot[134] ^
	       ret_ifc_dmhc_evictee_mslot[143] ^
	       ret_ifc_dmhc_evictee_mslot[152] ^
	       ret_ifc_dmhc_evictee_mslot[161],
	       ret_ifc_dmhc_evictee_mslot_66_BIT_99_97_XOR_re_ETC___d511,
	       ret_ifc_dmhc_evictee_mslot_66_BIT_100_12_XOR_r_ETC___d526,
	       ret_ifc_dmhc_evictee_mslot_66_BIT_101_27_XOR_r_ETC___d541,
	       ret_ifc_dmhc_evictee_mslot_66_BIT_102_42_XOR_r_ETC___d556,
	       ret_ifc_dmhc_evictee_mslot_66_BIT_103_58_XOR_r_ETC___d572,
	       ret_ifc_dmhc_evictee_mslot_66_BIT_104_73_XOR_r_ETC___d587,
	       ret_ifc_dmhc_evictee_mslot_66_BIT_105_88_XOR_r_ETC___d602 } ;
  assign MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_3 =
	     { ret_ifc_dmhc_new_mslot_80_BIT_97_81_XOR_ret_if_ETC___d795,
	       ret_ifc_dmhc_new_mslot[98] ^ ret_ifc_dmhc_new_mslot[107] ^
	       ret_ifc_dmhc_new_mslot[116] ^
	       ret_ifc_dmhc_new_mslot[125] ^
	       ret_ifc_dmhc_new_mslot[134] ^
	       ret_ifc_dmhc_new_mslot[143] ^
	       ret_ifc_dmhc_new_mslot[152] ^
	       ret_ifc_dmhc_new_mslot[161],
	       ret_ifc_dmhc_new_mslot_80_BIT_99_11_XOR_ret_if_ETC___d825,
	       ret_ifc_dmhc_new_mslot_80_BIT_100_26_XOR_ret_i_ETC___d840,
	       ret_ifc_dmhc_new_mslot_80_BIT_101_41_XOR_ret_i_ETC___d855,
	       ret_ifc_dmhc_new_mslot_80_BIT_102_56_XOR_ret_i_ETC___d870,
	       ret_ifc_dmhc_new_mslot_80_BIT_103_72_XOR_ret_i_ETC___d886,
	       ret_ifc_dmhc_new_mslot_80_BIT_104_87_XOR_ret_i_ETC___d901,
	       ret_ifc_dmhc_new_mslot_80_BIT_105_02_XOR_ret_i_ETC___d916 } ;
  assign MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_4 =
	     { ret_ifc_readReqFifo_first__196_BIT_0_197_XOR_r_ETC___d1211,
	       ret_ifc_readReqFifo_D_OUT[1] ^ ret_ifc_readReqFifo_D_OUT[10] ^
	       ret_ifc_readReqFifo_D_OUT[19] ^
	       ret_ifc_readReqFifo_D_OUT[28] ^
	       ret_ifc_readReqFifo_D_OUT[37] ^
	       ret_ifc_readReqFifo_D_OUT[46] ^
	       ret_ifc_readReqFifo_D_OUT[55] ^
	       ret_ifc_readReqFifo_D_OUT[64],
	       ret_ifc_readReqFifo_first__196_BIT_2_227_XOR_r_ETC___d1241,
	       ret_ifc_readReqFifo_first__196_BIT_3_242_XOR_r_ETC___d1256,
	       ret_ifc_readReqFifo_first__196_BIT_4_257_XOR_r_ETC___d1271,
	       ret_ifc_readReqFifo_first__196_BIT_5_272_XOR_r_ETC___d1286,
	       ret_ifc_readReqFifo_first__196_BIT_6_288_XOR_r_ETC___d1302,
	       ret_ifc_readReqFifo_first__196_BIT_7_303_XOR_r_ETC___d1317,
	       ret_ifc_readReqFifo_first__196_BIT_8_318_XOR_r_ETC___d1332 } ;
  assign MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_1 =
	     { IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_98_0_THE_ETC___d223 ^
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_161_3_TH_ETC___d224[8],
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_103_56_XOR__ETC___d170,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_104_71_XOR__ETC___d185,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_101_25_XOR__ETC___d139,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_102_40_XOR__ETC___d244 } ;
  assign MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_2 =
	     { IF_ret_ifc_dmhc_evictee_mslot_66_BIT_98_82_THE_ETC___d625 ^
	       IF_ret_ifc_dmhc_evictee_mslot_66_BIT_161_95_TH_ETC___d626[8],
	       ret_ifc_dmhc_evictee_mslot_66_BIT_103_58_XOR_r_ETC___d572,
	       ret_ifc_dmhc_evictee_mslot_66_BIT_104_73_XOR_r_ETC___d587,
	       ret_ifc_dmhc_evictee_mslot_66_BIT_101_27_XOR_r_ETC___d541,
	       ret_ifc_dmhc_evictee_mslot_66_BIT_102_42_XOR_r_ETC___d646 } ;
  assign MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_3 =
	     { IF_ret_ifc_dmhc_new_mslot_80_BIT_98_96_THEN_1__ETC___d939 ^
	       IF_ret_ifc_dmhc_new_mslot_80_BIT_161_09_THEN_1_ETC___d940[8],
	       ret_ifc_dmhc_new_mslot_80_BIT_103_72_XOR_ret_i_ETC___d886,
	       ret_ifc_dmhc_new_mslot_80_BIT_104_87_XOR_ret_i_ETC___d901,
	       ret_ifc_dmhc_new_mslot_80_BIT_101_41_XOR_ret_i_ETC___d855,
	       ret_ifc_dmhc_new_mslot_80_BIT_102_56_XOR_ret_i_ETC___d960 } ;
  assign MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_4 =
	     { IF_ret_ifc_readReqFifo_first__196_BIT_1_212_TH_ETC___d1355 ^
	       IF_ret_ifc_readReqFifo_first__196_BIT_64_225_T_ETC___d1356[8],
	       ret_ifc_readReqFifo_first__196_BIT_6_288_XOR_r_ETC___d1302,
	       ret_ifc_readReqFifo_first__196_BIT_7_303_XOR_r_ETC___d1317,
	       ret_ifc_readReqFifo_first__196_BIT_4_257_XOR_r_ETC___d1271,
	       ret_ifc_readReqFifo_first__196_BIT_5_272_XOR_r_ETC___d1376 } ;
  assign MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_1 =
	     { IF_ret_ifc_dmhc_mslot_to_repair_BIT_101_THEN_1_ETC__q1[8:5] ^
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_110_THEN_1_ETC__q2[8:5] ^
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_119_THEN_1_ETC__q3[8:5] ^
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_128_THEN_1_ETC__q4[8:5] ^
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_137_THEN_1_ETC__q5[8:5] ^
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_146_THEN_1_ETC__q6[8:5] ^
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_155_THEN_1_ETC__q7[8:5] ^
	       IF_ret_ifc_dmhc_mslot_to_repair_BIT_164_THEN_1_ETC__q8[8:5],
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_105_86_XOR__ETC___d200,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_103_56_XOR__ETC___d170,
	       ret_ifc_dmhc_mslot_to_repair[102:100] ^
	       ret_ifc_dmhc_mslot_to_repair[111:109] ^
	       ret_ifc_dmhc_mslot_to_repair[120:118] ^
	       ret_ifc_dmhc_mslot_to_repair[129:127] ^
	       ret_ifc_dmhc_mslot_to_repair[138:136] ^
	       ret_ifc_dmhc_mslot_to_repair[147:145] ^
	       ret_ifc_dmhc_mslot_to_repair[156:154] ^
	       ret_ifc_dmhc_mslot_to_repair[165:163] } ;
  assign MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_2 =
	     { IF_ret_ifc_dmhc_evictee_mslot_BIT_101_THEN_1_E_ETC__q17[8:5] ^
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_110_THEN_1_E_ETC__q18[8:5] ^
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_119_THEN_1_E_ETC__q19[8:5] ^
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_128_THEN_1_E_ETC__q20[8:5] ^
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_137_THEN_1_E_ETC__q21[8:5] ^
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_146_THEN_1_E_ETC__q22[8:5] ^
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_155_THEN_1_E_ETC__q23[8:5] ^
	       IF_ret_ifc_dmhc_evictee_mslot_BIT_164_THEN_1_E_ETC__q24[8:5],
	       ret_ifc_dmhc_evictee_mslot_66_BIT_105_88_XOR_r_ETC___d602,
	       ret_ifc_dmhc_evictee_mslot_66_BIT_103_58_XOR_r_ETC___d572,
	       ret_ifc_dmhc_evictee_mslot[102:100] ^
	       ret_ifc_dmhc_evictee_mslot[111:109] ^
	       ret_ifc_dmhc_evictee_mslot[120:118] ^
	       ret_ifc_dmhc_evictee_mslot[129:127] ^
	       ret_ifc_dmhc_evictee_mslot[138:136] ^
	       ret_ifc_dmhc_evictee_mslot[147:145] ^
	       ret_ifc_dmhc_evictee_mslot[156:154] ^
	       ret_ifc_dmhc_evictee_mslot[165:163] } ;
  assign MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_3 =
	     { IF_ret_ifc_dmhc_new_mslot_BIT_101_THEN_1_ELSE_0__q9[8:5] ^
	       IF_ret_ifc_dmhc_new_mslot_BIT_110_THEN_1_ELSE_0__q10[8:5] ^
	       IF_ret_ifc_dmhc_new_mslot_BIT_119_THEN_1_ELSE_0__q11[8:5] ^
	       IF_ret_ifc_dmhc_new_mslot_BIT_128_THEN_1_ELSE_0__q12[8:5] ^
	       IF_ret_ifc_dmhc_new_mslot_BIT_137_THEN_1_ELSE_0__q13[8:5] ^
	       IF_ret_ifc_dmhc_new_mslot_BIT_146_THEN_1_ELSE_0__q14[8:5] ^
	       IF_ret_ifc_dmhc_new_mslot_BIT_155_THEN_1_ELSE_0__q15[8:5] ^
	       IF_ret_ifc_dmhc_new_mslot_BIT_164_THEN_1_ELSE_0__q16[8:5],
	       ret_ifc_dmhc_new_mslot_80_BIT_105_02_XOR_ret_i_ETC___d916,
	       ret_ifc_dmhc_new_mslot_80_BIT_103_72_XOR_ret_i_ETC___d886,
	       ret_ifc_dmhc_new_mslot[102:100] ^
	       ret_ifc_dmhc_new_mslot[111:109] ^
	       ret_ifc_dmhc_new_mslot[120:118] ^
	       ret_ifc_dmhc_new_mslot[129:127] ^
	       ret_ifc_dmhc_new_mslot[138:136] ^
	       ret_ifc_dmhc_new_mslot[147:145] ^
	       ret_ifc_dmhc_new_mslot[156:154] ^
	       ret_ifc_dmhc_new_mslot[165:163] } ;
  assign MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_4 =
	     { IF_ret_ifc_readReqFifoD_OUT_BIT_4_THEN_1_ELSE_0__q25[8:5] ^
	       IF_ret_ifc_readReqFifoD_OUT_BIT_13_THEN_1_ELSE_0__q26[8:5] ^
	       IF_ret_ifc_readReqFifoD_OUT_BIT_22_THEN_1_ELSE_0__q27[8:5] ^
	       IF_ret_ifc_readReqFifoD_OUT_BIT_31_THEN_1_ELSE_0__q28[8:5] ^
	       IF_ret_ifc_readReqFifoD_OUT_BIT_40_THEN_1_ELSE_0__q29[8:5] ^
	       IF_ret_ifc_readReqFifoD_OUT_BIT_49_THEN_1_ELSE_0__q30[8:5] ^
	       IF_ret_ifc_readReqFifoD_OUT_BIT_58_THEN_1_ELSE_0__q31[8:5] ^
	       IF_ret_ifc_readReqFifoD_OUT_BIT_67_THEN_1_ELSE_0__q32[8:5],
	       ret_ifc_readReqFifo_first__196_BIT_8_318_XOR_r_ETC___d1332,
	       ret_ifc_readReqFifo_first__196_BIT_6_288_XOR_r_ETC___d1302,
	       ret_ifc_readReqFifo_D_OUT[5:3] ^
	       ret_ifc_readReqFifo_D_OUT[14:12] ^
	       ret_ifc_readReqFifo_D_OUT[23:21] ^
	       ret_ifc_readReqFifo_D_OUT[32:30] ^
	       ret_ifc_readReqFifo_D_OUT[41:39] ^
	       ret_ifc_readReqFifo_D_OUT[50:48] ^
	       ret_ifc_readReqFifo_D_OUT[59:57] ^
	       ret_ifc_readReqFifo_D_OUT[68:66] } ;
  assign MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_1 =
	     { IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_105_86_T_ETC___d305 ^
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_168_99_T_ETC___d306[8],
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_103_56_XOR__ETC___d170,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_99_5_XOR_re_ETC___d109,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_101_25_XOR__ETC___d139,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_101_25_XOR__ETC___d326 } ;
  assign MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_2 =
	     { IF_ret_ifc_dmhc_evictee_mslot_66_BIT_105_88_TH_ETC___d707 ^
	       IF_ret_ifc_dmhc_evictee_mslot_66_BIT_168_01_TH_ETC___d708[8],
	       ret_ifc_dmhc_evictee_mslot_66_BIT_103_58_XOR_r_ETC___d572,
	       ret_ifc_dmhc_evictee_mslot_66_BIT_99_97_XOR_re_ETC___d511,
	       ret_ifc_dmhc_evictee_mslot_66_BIT_101_27_XOR_r_ETC___d541,
	       ret_ifc_dmhc_evictee_mslot_66_BIT_101_27_XOR_r_ETC___d728 } ;
  assign MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_3 =
	     { IF_ret_ifc_dmhc_new_mslot_80_BIT_105_02_THEN_1_ETC___d1021 ^
	       IF_ret_ifc_dmhc_new_mslot_80_BIT_168_15_THEN_1_ETC___d1022[8],
	       ret_ifc_dmhc_new_mslot_80_BIT_103_72_XOR_ret_i_ETC___d886,
	       ret_ifc_dmhc_new_mslot_80_BIT_99_11_XOR_ret_if_ETC___d825,
	       ret_ifc_dmhc_new_mslot_80_BIT_101_41_XOR_ret_i_ETC___d855,
	       ret_ifc_dmhc_new_mslot_80_BIT_101_41_XOR_ret_i_ETC___d1042 } ;
  assign MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_4 =
	     { IF_ret_ifc_readReqFifo_first__196_BIT_8_318_TH_ETC___d1437 ^
	       IF_ret_ifc_readReqFifo_first__196_BIT_71_331_T_ETC___d1438[8],
	       ret_ifc_readReqFifo_first__196_BIT_6_288_XOR_r_ETC___d1302,
	       ret_ifc_readReqFifo_first__196_BIT_2_227_XOR_r_ETC___d1241,
	       ret_ifc_readReqFifo_first__196_BIT_4_257_XOR_r_ETC___d1271,
	       ret_ifc_readReqFifo_first__196_BIT_4_257_XOR_r_ETC___d1458 } ;
  assign MUX_ret_ifc_dmhc_mslot_counter_write_1__VAL_1 =
	     (ret_ifc_dmhc_mslot_counter == 8'd255) ? 8'd0 : x__h113499 ;
  assign MUX_ret_ifc_dmhc_new_gslots_0_write_1__VAL_2 =
	     (ret_ifc_dmhc_victim_g_index == 2'd0) ?
	       { n_value__h111863,
		 n_maddr__h111864,
		 ret_ifc_dmhc_mslot_counter,
		 2'd1 } :
	       { ret_ifc_dmhc_new_gslots_0[114:10],
		 ret_ifc_dmhc_mslot_counter,
		 n_degree__h111873 } ;
  assign MUX_ret_ifc_dmhc_new_gslots_1_write_1__VAL_2 =
	     (ret_ifc_dmhc_victim_g_index == 2'd1) ?
	       { n_value__h111863,
		 n_maddr__h111864,
		 ret_ifc_dmhc_mslot_counter,
		 2'd1 } :
	       { ret_ifc_dmhc_new_gslots_1[114:10],
		 ret_ifc_dmhc_mslot_counter,
		 n_degree__h112170 } ;
  assign MUX_ret_ifc_dmhc_new_gslots_2_write_1__VAL_2 =
	     (ret_ifc_dmhc_victim_g_index == 2'd2) ?
	       { n_value__h111863,
		 n_maddr__h111864,
		 ret_ifc_dmhc_mslot_counter,
		 2'd1 } :
	       { ret_ifc_dmhc_new_gslots_2[114:10],
		 ret_ifc_dmhc_mslot_counter,
		 n_degree__h112318 } ;
  assign MUX_ret_ifc_dmhc_new_gslots_3_write_1__VAL_2 =
	     (ret_ifc_dmhc_victim_g_index == 2'd3) ?
	       { n_value__h111863,
		 n_maddr__h111864,
		 ret_ifc_dmhc_mslot_counter,
		 2'd1 } :
	       { ret_ifc_dmhc_new_gslots_3[114:10],
		 ret_ifc_dmhc_mslot_counter,
		 n_degree__h112466 } ;
  assign MUX_ret_ifc_dmhc_repair_gslots_0_write_1__VAL_2 =
	     (ret_ifc_dmhc_repair_g_index == 2'd0) ?
	       { n_value__h41858, n_maddr__h41859, 10'd1 } :
	       { ret_ifc_dmhc_repair_gslots_0[114:10],
		 mslot__h41880,
		 ret_ifc_dmhc_repair_gslots_0[1:0] } ;
  assign MUX_ret_ifc_dmhc_repair_gslots_1_write_1__VAL_2 =
	     (ret_ifc_dmhc_repair_g_index == 2'd1) ?
	       { n_value__h41858, n_maddr__h41859, 10'd1 } :
	       { ret_ifc_dmhc_repair_gslots_1[114:10],
		 mslot__h42152,
		 ret_ifc_dmhc_repair_gslots_1[1:0] } ;
  assign MUX_ret_ifc_dmhc_repair_gslots_2_write_1__VAL_2 =
	     (ret_ifc_dmhc_repair_g_index == 2'd2) ?
	       { n_value__h41858, n_maddr__h41859, 10'd1 } :
	       { ret_ifc_dmhc_repair_gslots_2[114:10],
		 mslot__h42277,
		 ret_ifc_dmhc_repair_gslots_2[1:0] } ;
  assign MUX_ret_ifc_dmhc_repair_gslots_3_write_1__VAL_2 =
	     (ret_ifc_dmhc_repair_g_index == 2'd3) ?
	       { n_value__h41858, n_maddr__h41859, 10'd1 } :
	       { ret_ifc_dmhc_repair_gslots_3[114:10],
		 mslot__h42402,
		 ret_ifc_dmhc_repair_gslots_3[1:0] } ;

  // inlined wires
  assign ret_ifc_dmhc_is_hit_wire_wget =
	     ret_ifc_dmhc_stage2_ff_D_OUT ==
	     ret_ifc_dmhc_m_table_DOA[168:97] ;
  assign ret_ifc_dmhc_rec_value_whas =
	     WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables ||
	     WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ;
  assign ret_ifc_dmhc_ldvn_start_wire_whas =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_fsm_start ||
	     ret_ifc_dmhc_ldvn_start_reg_1 && !ret_ifc_dmhc_ldvn_state_fired ;
  assign ret_ifc_dmhc_mslot_replacement_start_reg_2_whas =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_fsm_start ||
	     ret_ifc_dmhc_mslot_replacement_start_reg_1 &&
	     !ret_ifc_dmhc_mslot_replacement_state_fired ;
  assign ret_ifc_dmhc_ldvn_state_set_pw_whas =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_idle_l20c1 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd3 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9 ;
  assign ret_ifc_dmhc_mslot_replacement_state_set_pw_whas =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_idle_l119c1 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9 ;

  // register ret_ifc_dmhc_evictee_gslots_0
  assign ret_ifc_dmhc_evictee_gslots_0_D_IN =
	     MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__SEL_1 ?
	       MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__VAL_1 :
	       ret_ifc_dmhc_hash_units_0_g_table_DOA ;
  assign ret_ifc_dmhc_evictee_gslots_0_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 &&
	     ret_ifc_dmhc_evictee_mslot[169] ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2 ;

  // register ret_ifc_dmhc_evictee_gslots_1
  assign ret_ifc_dmhc_evictee_gslots_1_D_IN =
	     MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__SEL_1 ?
	       MUX_ret_ifc_dmhc_evictee_gslots_1_write_1__VAL_1 :
	       ret_ifc_dmhc_hash_units_1_g_table_DOA ;
  assign ret_ifc_dmhc_evictee_gslots_1_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 &&
	     ret_ifc_dmhc_evictee_mslot[169] ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2 ;

  // register ret_ifc_dmhc_evictee_gslots_2
  assign ret_ifc_dmhc_evictee_gslots_2_D_IN =
	     MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__SEL_1 ?
	       MUX_ret_ifc_dmhc_evictee_gslots_2_write_1__VAL_1 :
	       ret_ifc_dmhc_hash_units_2_g_table_DOA ;
  assign ret_ifc_dmhc_evictee_gslots_2_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 &&
	     ret_ifc_dmhc_evictee_mslot[169] ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2 ;

  // register ret_ifc_dmhc_evictee_gslots_3
  assign ret_ifc_dmhc_evictee_gslots_3_D_IN =
	     MUX_ret_ifc_dmhc_evictee_gslots_0_write_1__SEL_1 ?
	       MUX_ret_ifc_dmhc_evictee_gslots_3_write_1__VAL_1 :
	       ret_ifc_dmhc_hash_units_3_g_table_DOA ;
  assign ret_ifc_dmhc_evictee_gslots_3_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 &&
	     ret_ifc_dmhc_evictee_mslot[169] ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2 ;

  // register ret_ifc_dmhc_evictee_hvals_0
  assign ret_ifc_dmhc_evictee_hvals_0_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_2 ;
  assign ret_ifc_dmhc_evictee_hvals_0_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ;

  // register ret_ifc_dmhc_evictee_hvals_1
  assign ret_ifc_dmhc_evictee_hvals_1_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_2 ;
  assign ret_ifc_dmhc_evictee_hvals_1_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ;

  // register ret_ifc_dmhc_evictee_hvals_2
  assign ret_ifc_dmhc_evictee_hvals_2_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_2 ;
  assign ret_ifc_dmhc_evictee_hvals_2_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ;

  // register ret_ifc_dmhc_evictee_hvals_3
  assign ret_ifc_dmhc_evictee_hvals_3_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_2 ;
  assign ret_ifc_dmhc_evictee_hvals_3_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ;

  // register ret_ifc_dmhc_evictee_mslot
  assign ret_ifc_dmhc_evictee_mslot_D_IN = ret_ifc_dmhc_m_table_DOA ;
  assign ret_ifc_dmhc_evictee_mslot_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9 ;

  // register ret_ifc_dmhc_hash_units_0_gslot_counter
  assign ret_ifc_dmhc_hash_units_0_gslot_counter_D_IN =
	     ret_ifc_dmhc_hash_units_0_gslot_counter + 9'd1 ;
  assign ret_ifc_dmhc_hash_units_0_gslot_counter_EN =
	     !ret_ifc_dmhc_hash_units_0_init &&
	     ret_ifc_dmhc_hash_units_0_gslot_counter != 9'd511 ;

  // register ret_ifc_dmhc_hash_units_0_init
  assign ret_ifc_dmhc_hash_units_0_init_D_IN = 1'd1 ;
  assign ret_ifc_dmhc_hash_units_0_init_EN =
	     !ret_ifc_dmhc_hash_units_0_init &&
	     ret_ifc_dmhc_hash_units_0_gslot_counter == 9'd511 ;

  // register ret_ifc_dmhc_hash_units_0_is_miss
  assign ret_ifc_dmhc_hash_units_0_is_miss_D_IN = 1'b0 ;
  assign ret_ifc_dmhc_hash_units_0_is_miss_EN = 1'b0 ;

  // register ret_ifc_dmhc_hash_units_1_gslot_counter
  assign ret_ifc_dmhc_hash_units_1_gslot_counter_D_IN =
	     ret_ifc_dmhc_hash_units_1_gslot_counter + 9'd1 ;
  assign ret_ifc_dmhc_hash_units_1_gslot_counter_EN =
	     !ret_ifc_dmhc_hash_units_1_init &&
	     ret_ifc_dmhc_hash_units_1_gslot_counter != 9'd511 ;

  // register ret_ifc_dmhc_hash_units_1_init
  assign ret_ifc_dmhc_hash_units_1_init_D_IN = 1'd1 ;
  assign ret_ifc_dmhc_hash_units_1_init_EN =
	     !ret_ifc_dmhc_hash_units_1_init &&
	     ret_ifc_dmhc_hash_units_1_gslot_counter == 9'd511 ;

  // register ret_ifc_dmhc_hash_units_1_is_miss
  assign ret_ifc_dmhc_hash_units_1_is_miss_D_IN = 1'b0 ;
  assign ret_ifc_dmhc_hash_units_1_is_miss_EN = 1'b0 ;

  // register ret_ifc_dmhc_hash_units_2_gslot_counter
  assign ret_ifc_dmhc_hash_units_2_gslot_counter_D_IN =
	     ret_ifc_dmhc_hash_units_2_gslot_counter + 9'd1 ;
  assign ret_ifc_dmhc_hash_units_2_gslot_counter_EN =
	     !ret_ifc_dmhc_hash_units_2_init &&
	     ret_ifc_dmhc_hash_units_2_gslot_counter != 9'd511 ;

  // register ret_ifc_dmhc_hash_units_2_init
  assign ret_ifc_dmhc_hash_units_2_init_D_IN = 1'd1 ;
  assign ret_ifc_dmhc_hash_units_2_init_EN =
	     !ret_ifc_dmhc_hash_units_2_init &&
	     ret_ifc_dmhc_hash_units_2_gslot_counter == 9'd511 ;

  // register ret_ifc_dmhc_hash_units_2_is_miss
  assign ret_ifc_dmhc_hash_units_2_is_miss_D_IN = 1'b0 ;
  assign ret_ifc_dmhc_hash_units_2_is_miss_EN = 1'b0 ;

  // register ret_ifc_dmhc_hash_units_3_gslot_counter
  assign ret_ifc_dmhc_hash_units_3_gslot_counter_D_IN =
	     ret_ifc_dmhc_hash_units_3_gslot_counter + 9'd1 ;
  assign ret_ifc_dmhc_hash_units_3_gslot_counter_EN =
	     !ret_ifc_dmhc_hash_units_3_init &&
	     ret_ifc_dmhc_hash_units_3_gslot_counter != 9'd511 ;

  // register ret_ifc_dmhc_hash_units_3_init
  assign ret_ifc_dmhc_hash_units_3_init_D_IN = 1'd1 ;
  assign ret_ifc_dmhc_hash_units_3_init_EN =
	     !ret_ifc_dmhc_hash_units_3_init &&
	     ret_ifc_dmhc_hash_units_3_gslot_counter == 9'd511 ;

  // register ret_ifc_dmhc_hash_units_3_is_miss
  assign ret_ifc_dmhc_hash_units_3_is_miss_D_IN = 1'b0 ;
  assign ret_ifc_dmhc_hash_units_3_is_miss_EN = 1'b0 ;

  // register ret_ifc_dmhc_inited
  assign ret_ifc_dmhc_inited_D_IN = 1'd1 ;
  assign ret_ifc_dmhc_inited_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	     ret_ifc_dmhc_victim_gslot[1:0] == 2'd0 ||
	     !ret_ifc_dmhc_inited && ret_ifc_dmhc_mslot_counter == 8'd255 &&
	     ret_ifc_dmhc_hash_units_0_init ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6 ;

  // register ret_ifc_dmhc_ldvn_start_reg
  assign ret_ifc_dmhc_ldvn_start_reg_D_IN =
	     MUX_ret_ifc_dmhc_ldvn_start_reg_write_1__SEL_1 ;
  assign ret_ifc_dmhc_ldvn_start_reg_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	     ret_ifc_dmhc_victim_gslot[1:0] != 2'd0 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_fsm_start ;

  // register ret_ifc_dmhc_ldvn_start_reg_1
  assign ret_ifc_dmhc_ldvn_start_reg_1_D_IN =
	     ret_ifc_dmhc_ldvn_start_wire_whas ;
  assign ret_ifc_dmhc_ldvn_start_reg_1_EN = 1'd1 ;

  // register ret_ifc_dmhc_ldvn_state_can_overlap
  assign ret_ifc_dmhc_ldvn_state_can_overlap_D_IN =
	     ret_ifc_dmhc_ldvn_state_set_pw_whas ||
	     ret_ifc_dmhc_ldvn_state_can_overlap ;
  assign ret_ifc_dmhc_ldvn_state_can_overlap_EN = 1'd1 ;

  // register ret_ifc_dmhc_ldvn_state_fired
  assign ret_ifc_dmhc_ldvn_state_fired_D_IN =
	     ret_ifc_dmhc_ldvn_state_set_pw_whas ;
  assign ret_ifc_dmhc_ldvn_state_fired_EN = 1'd1 ;

  // register ret_ifc_dmhc_ldvn_state_mkFSMstate
  always@(WILL_FIRE_RL_ret_ifc_dmhc_ldvn_idle_l20c1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 or
	  ret_ifc_dmhc_ldvn_state_mkFSMstate or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_idle_l20c1:
	  ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN = 4'd0;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9:
	  ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN = 4'd1;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9:
	  ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN = 4'd2;
      ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2:
	  ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN = 4'd3;
      ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd3:
	  ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN = 4'd4;
      ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4:
	  ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN = 4'd5;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9:
	  ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN = 4'd6;
      ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6:
	  ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN = 4'd7;
      default: ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN =
		   4'b1010 /* unspecified value */ ;
    endcase
  end
  assign ret_ifc_dmhc_ldvn_state_mkFSMstate_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_idle_l20c1 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd3 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6 ;

  // register ret_ifc_dmhc_miss_service
  assign ret_ifc_dmhc_miss_service_D_IN =
	     !MUX_ret_ifc_dmhc_inited_write_1__SEL_1 &&
	     ret_ifc_dmhc_ldvn_state_mkFSMstate != 4'd6 ;
  assign ret_ifc_dmhc_miss_service_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	     ret_ifc_dmhc_victim_gslot[1:0] == 2'd0 ||
	     EN_add_entry_put && !ret_ifc_dmhc_miss_service ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6 ;

  // register ret_ifc_dmhc_mslot_counter
  assign ret_ifc_dmhc_mslot_counter_D_IN =
	     MUX_ret_ifc_dmhc_m_table_b_put_2__SEL_1 ?
	       MUX_ret_ifc_dmhc_mslot_counter_write_1__VAL_1 :
	       x__h113499 ;
  assign ret_ifc_dmhc_mslot_counter_EN =
	     !ret_ifc_dmhc_inited &&
	     (ret_ifc_dmhc_hash_units_0_init ||
	      ret_ifc_dmhc_mslot_counter != 8'd255) ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ;

  // register ret_ifc_dmhc_mslot_replacement_start_reg
  assign ret_ifc_dmhc_mslot_replacement_start_reg_D_IN =
	     MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_2 ;
  assign ret_ifc_dmhc_mslot_replacement_start_reg_EN =
	     EN_add_entry_put && !ret_ifc_dmhc_miss_service ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_fsm_start ;

  // register ret_ifc_dmhc_mslot_replacement_start_reg_1
  assign ret_ifc_dmhc_mslot_replacement_start_reg_1_D_IN =
	     ret_ifc_dmhc_mslot_replacement_start_reg_2_whas ;
  assign ret_ifc_dmhc_mslot_replacement_start_reg_1_EN = 1'd1 ;

  // register ret_ifc_dmhc_mslot_replacement_state_can_overlap
  assign ret_ifc_dmhc_mslot_replacement_state_can_overlap_D_IN =
	     ret_ifc_dmhc_mslot_replacement_state_set_pw_whas ||
	     ret_ifc_dmhc_mslot_replacement_state_can_overlap ;
  assign ret_ifc_dmhc_mslot_replacement_state_can_overlap_EN = 1'd1 ;

  // register ret_ifc_dmhc_mslot_replacement_state_fired
  assign ret_ifc_dmhc_mslot_replacement_state_fired_D_IN =
	     ret_ifc_dmhc_mslot_replacement_state_set_pw_whas ;
  assign ret_ifc_dmhc_mslot_replacement_state_fired_EN = 1'd1 ;

  // register ret_ifc_dmhc_mslot_replacement_state_mkFSMstate
  always@(WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_idle_l119c1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 or
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_idle_l119c1:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd0;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd1;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd2;
      ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd3;
      ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd4;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd5;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd6;
      ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd7;
      ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd8;
      ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd9;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd10;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd11;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9:
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN = 4'd12;
      default: ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN =
		   4'b1010 /* unspecified value */ ;
    endcase
  end
  assign ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_idle_l119c1 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 ;

  // register ret_ifc_dmhc_mslot_to_repair
  assign ret_ifc_dmhc_mslot_to_repair_D_IN = ret_ifc_dmhc_m_table_DOA ;
  assign ret_ifc_dmhc_mslot_to_repair_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9 ;

  // register ret_ifc_dmhc_new_gslots_0
  assign ret_ifc_dmhc_new_gslots_0_D_IN =
	     (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6) ?
	       ret_ifc_dmhc_hash_units_0_g_table_DOA :
	       MUX_ret_ifc_dmhc_new_gslots_0_write_1__VAL_2 ;
  assign ret_ifc_dmhc_new_gslots_0_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ;

  // register ret_ifc_dmhc_new_gslots_1
  assign ret_ifc_dmhc_new_gslots_1_D_IN =
	     (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6) ?
	       ret_ifc_dmhc_hash_units_1_g_table_DOA :
	       MUX_ret_ifc_dmhc_new_gslots_1_write_1__VAL_2 ;
  assign ret_ifc_dmhc_new_gslots_1_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ;

  // register ret_ifc_dmhc_new_gslots_2
  assign ret_ifc_dmhc_new_gslots_2_D_IN =
	     (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6) ?
	       ret_ifc_dmhc_hash_units_2_g_table_DOA :
	       MUX_ret_ifc_dmhc_new_gslots_2_write_1__VAL_2 ;
  assign ret_ifc_dmhc_new_gslots_2_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ;

  // register ret_ifc_dmhc_new_gslots_3
  assign ret_ifc_dmhc_new_gslots_3_D_IN =
	     (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6) ?
	       ret_ifc_dmhc_hash_units_3_g_table_DOA :
	       MUX_ret_ifc_dmhc_new_gslots_3_write_1__VAL_2 ;
  assign ret_ifc_dmhc_new_gslots_3_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ;

  // register ret_ifc_dmhc_new_hvals_0
  assign ret_ifc_dmhc_new_hvals_0_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_3 ;
  assign ret_ifc_dmhc_new_hvals_0_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ;

  // register ret_ifc_dmhc_new_hvals_1
  assign ret_ifc_dmhc_new_hvals_1_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_3 ;
  assign ret_ifc_dmhc_new_hvals_1_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ;

  // register ret_ifc_dmhc_new_hvals_2
  assign ret_ifc_dmhc_new_hvals_2_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_3 ;
  assign ret_ifc_dmhc_new_hvals_2_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ;

  // register ret_ifc_dmhc_new_hvals_3
  assign ret_ifc_dmhc_new_hvals_3_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_3 ;
  assign ret_ifc_dmhc_new_hvals_3_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ;

  // register ret_ifc_dmhc_new_mslot
  assign ret_ifc_dmhc_new_mslot_D_IN = { 1'd1, add_entry_put } ;
  assign ret_ifc_dmhc_new_mslot_EN = MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_2 ;

  // register ret_ifc_dmhc_repair_g_index
  assign ret_ifc_dmhc_repair_g_index_D_IN =
	     ret_ifc_dmhc_repair_gslots_3_36_BITS_1_TO_0_37_ETC___d348 ?
	       2'd3 :
	       (ret_ifc_dmhc_repair_gslots_2_38_BITS_1_TO_0_39_ETC___d346 ?
		  2'd2 :
		  (ret_ifc_dmhc_repair_gslots_1_40_BITS_1_TO_0_41_ETC___d344 ?
		     2'd1 :
		     2'd0)) ;
  assign ret_ifc_dmhc_repair_g_index_EN =
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd3 ;

  // register ret_ifc_dmhc_repair_gslot
  assign ret_ifc_dmhc_repair_gslot_D_IN =
	     ret_ifc_dmhc_repair_gslots_3_36_BITS_1_TO_0_37_ETC___d348 ?
	       ret_ifc_dmhc_repair_gslots_3 :
	       IF_ret_ifc_dmhc_repair_gslots_2_38_BITS_1_TO_0_ETC___d350 ;
  assign ret_ifc_dmhc_repair_gslot_EN =
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd3 ;

  // register ret_ifc_dmhc_repair_gslots_0
  assign ret_ifc_dmhc_repair_gslots_0_D_IN =
	     (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2) ?
	       ret_ifc_dmhc_hash_units_0_g_table_DOA :
	       MUX_ret_ifc_dmhc_repair_gslots_0_write_1__VAL_2 ;
  assign ret_ifc_dmhc_repair_gslots_0_EN =
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ;

  // register ret_ifc_dmhc_repair_gslots_1
  assign ret_ifc_dmhc_repair_gslots_1_D_IN =
	     (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2) ?
	       ret_ifc_dmhc_hash_units_1_g_table_DOA :
	       MUX_ret_ifc_dmhc_repair_gslots_1_write_1__VAL_2 ;
  assign ret_ifc_dmhc_repair_gslots_1_EN =
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ;

  // register ret_ifc_dmhc_repair_gslots_2
  assign ret_ifc_dmhc_repair_gslots_2_D_IN =
	     (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2) ?
	       ret_ifc_dmhc_hash_units_2_g_table_DOA :
	       MUX_ret_ifc_dmhc_repair_gslots_2_write_1__VAL_2 ;
  assign ret_ifc_dmhc_repair_gslots_2_EN =
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ;

  // register ret_ifc_dmhc_repair_gslots_3
  assign ret_ifc_dmhc_repair_gslots_3_D_IN =
	     (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2) ?
	       ret_ifc_dmhc_hash_units_3_g_table_DOA :
	       MUX_ret_ifc_dmhc_repair_gslots_3_write_1__VAL_2 ;
  assign ret_ifc_dmhc_repair_gslots_3_EN =
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ;

  // register ret_ifc_dmhc_repair_hvals_0
  assign ret_ifc_dmhc_repair_hvals_0_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_1 ;
  assign ret_ifc_dmhc_repair_hvals_0_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ;

  // register ret_ifc_dmhc_repair_hvals_1
  assign ret_ifc_dmhc_repair_hvals_1_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_1 ;
  assign ret_ifc_dmhc_repair_hvals_1_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ;

  // register ret_ifc_dmhc_repair_hvals_2
  assign ret_ifc_dmhc_repair_hvals_2_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_1 ;
  assign ret_ifc_dmhc_repair_hvals_2_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ;

  // register ret_ifc_dmhc_repair_hvals_3
  assign ret_ifc_dmhc_repair_hvals_3_D_IN =
	     MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_1 ;
  assign ret_ifc_dmhc_repair_hvals_3_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ;

  // register ret_ifc_dmhc_repair_mslot
  assign ret_ifc_dmhc_repair_mslot_D_IN = 170'h0 ;
  assign ret_ifc_dmhc_repair_mslot_EN = 1'b0 ;

  // register ret_ifc_dmhc_stage
  assign ret_ifc_dmhc_stage_D_IN = 2'd0 ;
  assign ret_ifc_dmhc_stage_EN =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	     ret_ifc_dmhc_victim_gslot[1:0] == 2'd0 ||
	     ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6 ;

  // register ret_ifc_dmhc_victim_g_index
  assign ret_ifc_dmhc_victim_g_index_D_IN =
	     ret_ifc_dmhc_new_gslots_3_048_BITS_1_TO_0_049__ETC___d1060 ?
	       2'd3 :
	       (ret_ifc_dmhc_new_gslots_2_050_BITS_1_TO_0_051__ETC___d1058 ?
		  2'd2 :
		  (ret_ifc_dmhc_new_gslots_1_052_BITS_1_TO_0_053__ETC___d1056 ?
		     2'd1 :
		     2'd0)) ;
  assign ret_ifc_dmhc_victim_g_index_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ;

  // register ret_ifc_dmhc_victim_gslot
  assign ret_ifc_dmhc_victim_gslot_D_IN =
	     ret_ifc_dmhc_new_gslots_3_048_BITS_1_TO_0_049__ETC___d1060 ?
	       ret_ifc_dmhc_new_gslots_3 :
	       IF_ret_ifc_dmhc_new_gslots_2_050_BITS_1_TO_0_0_ETC___d1062 ;
  assign ret_ifc_dmhc_victim_gslot_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ;

  // register ret_ifc_dmhc_victim_mslot
  assign ret_ifc_dmhc_victim_mslot_D_IN = 170'h0 ;
  assign ret_ifc_dmhc_victim_mslot_EN = 1'b0 ;

  // register ret_ifc_dmhc_victim_mslot_addr
  assign ret_ifc_dmhc_victim_mslot_addr_D_IN =
	     ret_ifc_dmhc_new_gslots_3_048_BITS_1_TO_0_049__ETC___d1060 ?
	       ret_ifc_dmhc_new_gslots_3[9:2] :
	       _theResult_____3_fst_mslot__h111040 ;
  assign ret_ifc_dmhc_victim_mslot_addr_EN =
	     ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ;

  // submodule ret_ifc_delay2_ff
  assign ret_ifc_delay2_ff_D_IN = ret_ifc_delay_ff_D_OUT ;
  assign ret_ifc_delay2_ff_ENQ = WILL_FIRE_RL_ret_ifc_do_delay ;
  assign ret_ifc_delay2_ff_DEQ = WILL_FIRE_RL_ret_ifc_do_resp ;
  assign ret_ifc_delay2_ff_CLR = 1'b0 ;

  // submodule ret_ifc_delay_ff
  assign ret_ifc_delay_ff_D_IN = ret_ifc_readReqFifo_D_OUT ;
  assign ret_ifc_delay_ff_ENQ = WILL_FIRE_RL_ret_ifc_do_read ;
  assign ret_ifc_delay_ff_DEQ = WILL_FIRE_RL_ret_ifc_do_delay ;
  assign ret_ifc_delay_ff_CLR = 1'b0 ;

  // submodule ret_ifc_dmhc_hash_units_0_g_table
  always@(WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 or
	  MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 or
	  MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_2 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 or
	  MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_3 or
	  WILL_FIRE_RL_ret_ifc_do_read or
	  MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_4)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9:
	  ret_ifc_dmhc_hash_units_0_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_1;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9:
	  ret_ifc_dmhc_hash_units_0_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_2;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9:
	  ret_ifc_dmhc_hash_units_0_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_3;
      WILL_FIRE_RL_ret_ifc_do_read:
	  ret_ifc_dmhc_hash_units_0_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_0_g_table_a_put_2__VAL_4;
      default: ret_ifc_dmhc_hash_units_0_g_table_ADDRA =
		   9'b010101010 /* unspecified value */ ;
    endcase
  end
  always@(ret_ifc_dmhc_hash_units_0_init or
	  ret_ifc_dmhc_hash_units_0_gslot_counter or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 or
	  ret_ifc_dmhc_repair_hvals_0 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 or
	  ret_ifc_dmhc_evictee_hvals_0 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 or
	  ret_ifc_dmhc_new_hvals_0)
  begin
    case (1'b1) // synopsys parallel_case
      !ret_ifc_dmhc_hash_units_0_init:
	  ret_ifc_dmhc_hash_units_0_g_table_ADDRB =
	      ret_ifc_dmhc_hash_units_0_gslot_counter;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9:
	  ret_ifc_dmhc_hash_units_0_g_table_ADDRB =
	      ret_ifc_dmhc_repair_hvals_0;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9:
	  ret_ifc_dmhc_hash_units_0_g_table_ADDRB =
	      ret_ifc_dmhc_evictee_hvals_0;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9:
	  ret_ifc_dmhc_hash_units_0_g_table_ADDRB = ret_ifc_dmhc_new_hvals_0;
      default: ret_ifc_dmhc_hash_units_0_g_table_ADDRB =
		   9'b010101010 /* unspecified value */ ;
    endcase
  end
  always@(WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 or
	  WILL_FIRE_RL_ret_ifc_do_read)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9:
	  ret_ifc_dmhc_hash_units_0_g_table_DIA =
	      115'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9:
	  ret_ifc_dmhc_hash_units_0_g_table_DIA =
	      115'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9:
	  ret_ifc_dmhc_hash_units_0_g_table_DIA =
	      115'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_do_read:
	  ret_ifc_dmhc_hash_units_0_g_table_DIA =
	      115'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      default: ret_ifc_dmhc_hash_units_0_g_table_DIA =
		   115'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  always@(ret_ifc_dmhc_hash_units_0_init or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 or
	  ret_ifc_dmhc_repair_gslots_0 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 or
	  ret_ifc_dmhc_evictee_gslots_0 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 or
	  ret_ifc_dmhc_new_gslots_0)
  begin
    case (1'b1) // synopsys parallel_case
      !ret_ifc_dmhc_hash_units_0_init:
	  ret_ifc_dmhc_hash_units_0_g_table_DIB = 115'd0;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9:
	  ret_ifc_dmhc_hash_units_0_g_table_DIB =
	      ret_ifc_dmhc_repair_gslots_0;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9:
	  ret_ifc_dmhc_hash_units_0_g_table_DIB =
	      ret_ifc_dmhc_evictee_gslots_0;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9:
	  ret_ifc_dmhc_hash_units_0_g_table_DIB = ret_ifc_dmhc_new_gslots_0;
      default: ret_ifc_dmhc_hash_units_0_g_table_DIB =
		   115'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign ret_ifc_dmhc_hash_units_0_g_table_WEA = 1'd0 ;
  assign ret_ifc_dmhc_hash_units_0_g_table_WEB = 1'd1 ;
  assign ret_ifc_dmhc_hash_units_0_g_table_ENA =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	     WILL_FIRE_RL_ret_ifc_do_read ;
  assign ret_ifc_dmhc_hash_units_0_g_table_ENB =
	     !ret_ifc_dmhc_hash_units_0_init ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ;

  // submodule ret_ifc_dmhc_hash_units_1_g_table
  always@(WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 or
	  MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 or
	  MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_2 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 or
	  MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_3 or
	  WILL_FIRE_RL_ret_ifc_do_read or
	  MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_4)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9:
	  ret_ifc_dmhc_hash_units_1_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_1;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9:
	  ret_ifc_dmhc_hash_units_1_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_2;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9:
	  ret_ifc_dmhc_hash_units_1_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_3;
      WILL_FIRE_RL_ret_ifc_do_read:
	  ret_ifc_dmhc_hash_units_1_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_1_g_table_a_put_2__VAL_4;
      default: ret_ifc_dmhc_hash_units_1_g_table_ADDRA =
		   9'b010101010 /* unspecified value */ ;
    endcase
  end
  always@(ret_ifc_dmhc_hash_units_1_init or
	  ret_ifc_dmhc_hash_units_1_gslot_counter or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 or
	  ret_ifc_dmhc_repair_hvals_1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 or
	  ret_ifc_dmhc_evictee_hvals_1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 or
	  ret_ifc_dmhc_new_hvals_1)
  begin
    case (1'b1) // synopsys parallel_case
      !ret_ifc_dmhc_hash_units_1_init:
	  ret_ifc_dmhc_hash_units_1_g_table_ADDRB =
	      ret_ifc_dmhc_hash_units_1_gslot_counter;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9:
	  ret_ifc_dmhc_hash_units_1_g_table_ADDRB =
	      ret_ifc_dmhc_repair_hvals_1;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9:
	  ret_ifc_dmhc_hash_units_1_g_table_ADDRB =
	      ret_ifc_dmhc_evictee_hvals_1;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9:
	  ret_ifc_dmhc_hash_units_1_g_table_ADDRB = ret_ifc_dmhc_new_hvals_1;
      default: ret_ifc_dmhc_hash_units_1_g_table_ADDRB =
		   9'b010101010 /* unspecified value */ ;
    endcase
  end
  always@(WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 or
	  WILL_FIRE_RL_ret_ifc_do_read)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9:
	  ret_ifc_dmhc_hash_units_1_g_table_DIA =
	      115'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9:
	  ret_ifc_dmhc_hash_units_1_g_table_DIA =
	      115'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9:
	  ret_ifc_dmhc_hash_units_1_g_table_DIA =
	      115'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_do_read:
	  ret_ifc_dmhc_hash_units_1_g_table_DIA =
	      115'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      default: ret_ifc_dmhc_hash_units_1_g_table_DIA =
		   115'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  always@(ret_ifc_dmhc_hash_units_1_init or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 or
	  ret_ifc_dmhc_repair_gslots_1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 or
	  ret_ifc_dmhc_evictee_gslots_1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 or
	  ret_ifc_dmhc_new_gslots_1)
  begin
    case (1'b1) // synopsys parallel_case
      !ret_ifc_dmhc_hash_units_1_init:
	  ret_ifc_dmhc_hash_units_1_g_table_DIB = 115'd0;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9:
	  ret_ifc_dmhc_hash_units_1_g_table_DIB =
	      ret_ifc_dmhc_repair_gslots_1;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9:
	  ret_ifc_dmhc_hash_units_1_g_table_DIB =
	      ret_ifc_dmhc_evictee_gslots_1;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9:
	  ret_ifc_dmhc_hash_units_1_g_table_DIB = ret_ifc_dmhc_new_gslots_1;
      default: ret_ifc_dmhc_hash_units_1_g_table_DIB =
		   115'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign ret_ifc_dmhc_hash_units_1_g_table_WEA = 1'd0 ;
  assign ret_ifc_dmhc_hash_units_1_g_table_WEB = 1'd1 ;
  assign ret_ifc_dmhc_hash_units_1_g_table_ENA =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	     WILL_FIRE_RL_ret_ifc_do_read ;
  assign ret_ifc_dmhc_hash_units_1_g_table_ENB =
	     !ret_ifc_dmhc_hash_units_1_init ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ;

  // submodule ret_ifc_dmhc_hash_units_2_g_table
  always@(WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 or
	  MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 or
	  MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_2 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 or
	  MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_3 or
	  WILL_FIRE_RL_ret_ifc_do_read or
	  MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_4)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9:
	  ret_ifc_dmhc_hash_units_2_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_1;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9:
	  ret_ifc_dmhc_hash_units_2_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_2;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9:
	  ret_ifc_dmhc_hash_units_2_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_3;
      WILL_FIRE_RL_ret_ifc_do_read:
	  ret_ifc_dmhc_hash_units_2_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_2_g_table_a_put_2__VAL_4;
      default: ret_ifc_dmhc_hash_units_2_g_table_ADDRA =
		   9'b010101010 /* unspecified value */ ;
    endcase
  end
  always@(ret_ifc_dmhc_hash_units_2_init or
	  ret_ifc_dmhc_hash_units_2_gslot_counter or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 or
	  ret_ifc_dmhc_repair_hvals_2 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 or
	  ret_ifc_dmhc_evictee_hvals_2 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 or
	  ret_ifc_dmhc_new_hvals_2)
  begin
    case (1'b1) // synopsys parallel_case
      !ret_ifc_dmhc_hash_units_2_init:
	  ret_ifc_dmhc_hash_units_2_g_table_ADDRB =
	      ret_ifc_dmhc_hash_units_2_gslot_counter;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9:
	  ret_ifc_dmhc_hash_units_2_g_table_ADDRB =
	      ret_ifc_dmhc_repair_hvals_2;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9:
	  ret_ifc_dmhc_hash_units_2_g_table_ADDRB =
	      ret_ifc_dmhc_evictee_hvals_2;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9:
	  ret_ifc_dmhc_hash_units_2_g_table_ADDRB = ret_ifc_dmhc_new_hvals_2;
      default: ret_ifc_dmhc_hash_units_2_g_table_ADDRB =
		   9'b010101010 /* unspecified value */ ;
    endcase
  end
  always@(WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 or
	  WILL_FIRE_RL_ret_ifc_do_read)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9:
	  ret_ifc_dmhc_hash_units_2_g_table_DIA =
	      115'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9:
	  ret_ifc_dmhc_hash_units_2_g_table_DIA =
	      115'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9:
	  ret_ifc_dmhc_hash_units_2_g_table_DIA =
	      115'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_do_read:
	  ret_ifc_dmhc_hash_units_2_g_table_DIA =
	      115'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      default: ret_ifc_dmhc_hash_units_2_g_table_DIA =
		   115'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  always@(ret_ifc_dmhc_hash_units_2_init or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 or
	  ret_ifc_dmhc_repair_gslots_2 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 or
	  ret_ifc_dmhc_evictee_gslots_2 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 or
	  ret_ifc_dmhc_new_gslots_2)
  begin
    case (1'b1) // synopsys parallel_case
      !ret_ifc_dmhc_hash_units_2_init:
	  ret_ifc_dmhc_hash_units_2_g_table_DIB = 115'd0;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9:
	  ret_ifc_dmhc_hash_units_2_g_table_DIB =
	      ret_ifc_dmhc_repair_gslots_2;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9:
	  ret_ifc_dmhc_hash_units_2_g_table_DIB =
	      ret_ifc_dmhc_evictee_gslots_2;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9:
	  ret_ifc_dmhc_hash_units_2_g_table_DIB = ret_ifc_dmhc_new_gslots_2;
      default: ret_ifc_dmhc_hash_units_2_g_table_DIB =
		   115'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign ret_ifc_dmhc_hash_units_2_g_table_WEA = 1'd0 ;
  assign ret_ifc_dmhc_hash_units_2_g_table_WEB = 1'd1 ;
  assign ret_ifc_dmhc_hash_units_2_g_table_ENA =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	     WILL_FIRE_RL_ret_ifc_do_read ;
  assign ret_ifc_dmhc_hash_units_2_g_table_ENB =
	     !ret_ifc_dmhc_hash_units_2_init ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ;

  // submodule ret_ifc_dmhc_hash_units_3_g_table
  always@(WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 or
	  MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_1 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 or
	  MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_2 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 or
	  MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_3 or
	  WILL_FIRE_RL_ret_ifc_do_read or
	  MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_4)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9:
	  ret_ifc_dmhc_hash_units_3_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_1;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9:
	  ret_ifc_dmhc_hash_units_3_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_2;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9:
	  ret_ifc_dmhc_hash_units_3_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_3;
      WILL_FIRE_RL_ret_ifc_do_read:
	  ret_ifc_dmhc_hash_units_3_g_table_ADDRA =
	      MUX_ret_ifc_dmhc_hash_units_3_g_table_a_put_2__VAL_4;
      default: ret_ifc_dmhc_hash_units_3_g_table_ADDRA =
		   9'b010101010 /* unspecified value */ ;
    endcase
  end
  always@(ret_ifc_dmhc_hash_units_3_init or
	  ret_ifc_dmhc_hash_units_3_gslot_counter or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 or
	  ret_ifc_dmhc_repair_hvals_3 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 or
	  ret_ifc_dmhc_evictee_hvals_3 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 or
	  ret_ifc_dmhc_new_hvals_3)
  begin
    case (1'b1) // synopsys parallel_case
      !ret_ifc_dmhc_hash_units_3_init:
	  ret_ifc_dmhc_hash_units_3_g_table_ADDRB =
	      ret_ifc_dmhc_hash_units_3_gslot_counter;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9:
	  ret_ifc_dmhc_hash_units_3_g_table_ADDRB =
	      ret_ifc_dmhc_repair_hvals_3;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9:
	  ret_ifc_dmhc_hash_units_3_g_table_ADDRB =
	      ret_ifc_dmhc_evictee_hvals_3;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9:
	  ret_ifc_dmhc_hash_units_3_g_table_ADDRB = ret_ifc_dmhc_new_hvals_3;
      default: ret_ifc_dmhc_hash_units_3_g_table_ADDRB =
		   9'b010101010 /* unspecified value */ ;
    endcase
  end
  always@(WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 or
	  WILL_FIRE_RL_ret_ifc_do_read)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9:
	  ret_ifc_dmhc_hash_units_3_g_table_DIA =
	      115'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9:
	  ret_ifc_dmhc_hash_units_3_g_table_DIA =
	      115'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9:
	  ret_ifc_dmhc_hash_units_3_g_table_DIA =
	      115'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_do_read:
	  ret_ifc_dmhc_hash_units_3_g_table_DIA =
	      115'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      default: ret_ifc_dmhc_hash_units_3_g_table_DIA =
		   115'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  always@(ret_ifc_dmhc_hash_units_3_init or
	  WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 or
	  ret_ifc_dmhc_repair_gslots_3 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 or
	  ret_ifc_dmhc_evictee_gslots_3 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 or
	  ret_ifc_dmhc_new_gslots_3)
  begin
    case (1'b1) // synopsys parallel_case
      !ret_ifc_dmhc_hash_units_3_init:
	  ret_ifc_dmhc_hash_units_3_g_table_DIB = 115'd0;
      WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9:
	  ret_ifc_dmhc_hash_units_3_g_table_DIB =
	      ret_ifc_dmhc_repair_gslots_3;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9:
	  ret_ifc_dmhc_hash_units_3_g_table_DIB =
	      ret_ifc_dmhc_evictee_gslots_3;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9:
	  ret_ifc_dmhc_hash_units_3_g_table_DIB = ret_ifc_dmhc_new_gslots_3;
      default: ret_ifc_dmhc_hash_units_3_g_table_DIB =
		   115'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign ret_ifc_dmhc_hash_units_3_g_table_WEA = 1'd0 ;
  assign ret_ifc_dmhc_hash_units_3_g_table_WEB = 1'd1 ;
  assign ret_ifc_dmhc_hash_units_3_g_table_ENA =
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	     WILL_FIRE_RL_ret_ifc_do_read ;
  assign ret_ifc_dmhc_hash_units_3_g_table_ENB =
	     !ret_ifc_dmhc_hash_units_3_init ||
	     WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ;

  // submodule ret_ifc_dmhc_m_table
  assign ret_ifc_dmhc_m_table_ADDRA =
	     MUX_ret_ifc_dmhc_ldvn_start_reg_write_1__SEL_1 ?
	       ret_ifc_dmhc_victim_mslot_addr :
	       re_maddr__h114845 ;
  assign ret_ifc_dmhc_m_table_ADDRB = ret_ifc_dmhc_mslot_counter ;
  assign ret_ifc_dmhc_m_table_DIA =
	     MUX_ret_ifc_dmhc_ldvn_start_reg_write_1__SEL_1 ?
	       170'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */  :
	       170'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */  ;
  always@(MUX_ret_ifc_dmhc_m_table_b_put_2__SEL_1 or
	  MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_2 or
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 or
	  ret_ifc_dmhc_new_mslot)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_ret_ifc_dmhc_m_table_b_put_2__SEL_1:
	  ret_ifc_dmhc_m_table_DIB = 170'd0;
      MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_2:
	  ret_ifc_dmhc_m_table_DIB =
	      170'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9:
	  ret_ifc_dmhc_m_table_DIB = ret_ifc_dmhc_new_mslot;
      default: ret_ifc_dmhc_m_table_DIB =
		   170'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign ret_ifc_dmhc_m_table_WEA = 1'd0 ;
  assign ret_ifc_dmhc_m_table_WEB = !MUX_ret_ifc_dmhc_m_table_b_put_1__SEL_2 ;
  assign ret_ifc_dmhc_m_table_ENA =
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	     ret_ifc_dmhc_victim_gslot[1:0] != 2'd0 ||
	     WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables ;
  assign ret_ifc_dmhc_m_table_ENB =
	     !ret_ifc_dmhc_inited &&
	     (ret_ifc_dmhc_hash_units_0_init ||
	      ret_ifc_dmhc_mslot_counter != 8'd255) ||
	     EN_add_entry_put && !ret_ifc_dmhc_miss_service ||
	     WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ;

  // submodule ret_ifc_dmhc_stage1_ff
  assign ret_ifc_dmhc_stage1_ff_D_IN = ret_ifc_readReqFifo_D_OUT ;
  assign ret_ifc_dmhc_stage1_ff_ENQ = WILL_FIRE_RL_ret_ifc_do_read ;
  assign ret_ifc_dmhc_stage1_ff_DEQ =
	     WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables ;
  assign ret_ifc_dmhc_stage1_ff_CLR = 1'b0 ;

  // submodule ret_ifc_dmhc_stage2_ff
  assign ret_ifc_dmhc_stage2_ff_D_IN = ret_ifc_dmhc_stage1_ff_D_OUT ;
  assign ret_ifc_dmhc_stage2_ff_ENQ =
	     WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables ;
  assign ret_ifc_dmhc_stage2_ff_DEQ =
	     WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ;
  assign ret_ifc_dmhc_stage2_ff_CLR = 1'b0 ;

  // submodule ret_ifc_readDataFifo
  assign ret_ifc_readDataFifo_D_IN =
	     { WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
	       ret_ifc_dmhc_is_hit_wire_wget,
	       IF_ret_ifc_dmhc_rec_value_whas__473_THEN_ret_i_ETC___d1475 } ;
  assign ret_ifc_readDataFifo_ENQ = WILL_FIRE_RL_ret_ifc_do_resp ;
  assign ret_ifc_readDataFifo_DEQ = EN_lookupPort_response_get ;
  assign ret_ifc_readDataFifo_CLR = 1'b0 ;

  // submodule ret_ifc_readReqFifo
  assign ret_ifc_readReqFifo_D_IN = lookupPort_request_put ;
  assign ret_ifc_readReqFifo_ENQ = EN_lookupPort_request_put ;
  assign ret_ifc_readReqFifo_DEQ = WILL_FIRE_RL_ret_ifc_do_read ;
  assign ret_ifc_readReqFifo_CLR = 1'b0 ;

  // remaining internal signals
  assign IF_ret_ifc_dmhc_evictee_mslot_66_BIT_105_88_TH_ETC___d688 =
	     ret_ifc_dmhc_evictee_mslot[105] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_66_BIT_105_88_TH_ETC___d698 =
	     IF_ret_ifc_dmhc_evictee_mslot_66_BIT_105_88_TH_ETC___d688[8] ^
	     IF_ret_ifc_dmhc_evictee_mslot_66_BIT_114_89_TH_ETC___d690[8] ^
	     IF_ret_ifc_dmhc_evictee_mslot_66_BIT_123_91_TH_ETC___d693[8] ^
	     IF_ret_ifc_dmhc_evictee_mslot_66_BIT_132_93_TH_ETC___d696[8] ;
  assign IF_ret_ifc_dmhc_evictee_mslot_66_BIT_105_88_TH_ETC___d707 =
	     IF_ret_ifc_dmhc_evictee_mslot_66_BIT_105_88_TH_ETC___d698 ^
	     IF_ret_ifc_dmhc_evictee_mslot_66_BIT_141_95_TH_ETC___d699[8] ^
	     IF_ret_ifc_dmhc_evictee_mslot_66_BIT_150_97_TH_ETC___d702[8] ^
	     IF_ret_ifc_dmhc_evictee_mslot_66_BIT_159_99_TH_ETC___d705[8] ;
  assign IF_ret_ifc_dmhc_evictee_mslot_66_BIT_105_88_TH_ETC___d719 =
	     IF_ret_ifc_dmhc_evictee_mslot_66_BIT_105_88_TH_ETC___d688[0] ^
	     IF_ret_ifc_dmhc_evictee_mslot_66_BIT_114_89_TH_ETC___d690[0] ^
	     IF_ret_ifc_dmhc_evictee_mslot_66_BIT_123_91_TH_ETC___d693[0] ^
	     IF_ret_ifc_dmhc_evictee_mslot_66_BIT_132_93_TH_ETC___d696[0] ;
  assign IF_ret_ifc_dmhc_evictee_mslot_66_BIT_105_88_TH_ETC___d725 =
	     IF_ret_ifc_dmhc_evictee_mslot_66_BIT_105_88_TH_ETC___d719 ^
	     IF_ret_ifc_dmhc_evictee_mslot_66_BIT_141_95_TH_ETC___d699[0] ^
	     IF_ret_ifc_dmhc_evictee_mslot_66_BIT_150_97_TH_ETC___d702[0] ^
	     IF_ret_ifc_dmhc_evictee_mslot_66_BIT_159_99_TH_ETC___d705[0] ;
  assign IF_ret_ifc_dmhc_evictee_mslot_66_BIT_107_83_TH_ETC___d608 =
	     ret_ifc_dmhc_evictee_mslot[107] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_66_BIT_114_89_TH_ETC___d690 =
	     ret_ifc_dmhc_evictee_mslot[114] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_66_BIT_116_85_TH_ETC___d611 =
	     ret_ifc_dmhc_evictee_mslot[116] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_66_BIT_123_91_TH_ETC___d693 =
	     ret_ifc_dmhc_evictee_mslot[123] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_66_BIT_125_87_TH_ETC___d614 =
	     ret_ifc_dmhc_evictee_mslot[125] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_66_BIT_132_93_TH_ETC___d696 =
	     ret_ifc_dmhc_evictee_mslot[132] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_66_BIT_134_89_TH_ETC___d617 =
	     ret_ifc_dmhc_evictee_mslot[134] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_66_BIT_141_95_TH_ETC___d699 =
	     ret_ifc_dmhc_evictee_mslot[141] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_66_BIT_143_91_TH_ETC___d620 =
	     ret_ifc_dmhc_evictee_mslot[143] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_66_BIT_150_97_TH_ETC___d702 =
	     ret_ifc_dmhc_evictee_mslot[150] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_66_BIT_152_93_TH_ETC___d623 =
	     ret_ifc_dmhc_evictee_mslot[152] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_66_BIT_159_99_TH_ETC___d705 =
	     ret_ifc_dmhc_evictee_mslot[159] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_66_BIT_161_95_TH_ETC___d626 =
	     ret_ifc_dmhc_evictee_mslot[161] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_66_BIT_168_01_TH_ETC___d708 =
	     ret_ifc_dmhc_evictee_mslot[168] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_66_BIT_98_82_THE_ETC___d606 =
	     ret_ifc_dmhc_evictee_mslot[98] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_66_BIT_98_82_THE_ETC___d616 =
	     IF_ret_ifc_dmhc_evictee_mslot_66_BIT_98_82_THE_ETC___d606[8] ^
	     IF_ret_ifc_dmhc_evictee_mslot_66_BIT_107_83_TH_ETC___d608[8] ^
	     IF_ret_ifc_dmhc_evictee_mslot_66_BIT_116_85_TH_ETC___d611[8] ^
	     IF_ret_ifc_dmhc_evictee_mslot_66_BIT_125_87_TH_ETC___d614[8] ;
  assign IF_ret_ifc_dmhc_evictee_mslot_66_BIT_98_82_THE_ETC___d625 =
	     IF_ret_ifc_dmhc_evictee_mslot_66_BIT_98_82_THE_ETC___d616 ^
	     IF_ret_ifc_dmhc_evictee_mslot_66_BIT_134_89_TH_ETC___d617[8] ^
	     IF_ret_ifc_dmhc_evictee_mslot_66_BIT_143_91_TH_ETC___d620[8] ^
	     IF_ret_ifc_dmhc_evictee_mslot_66_BIT_152_93_TH_ETC___d623[8] ;
  assign IF_ret_ifc_dmhc_evictee_mslot_66_BIT_98_82_THE_ETC___d637 =
	     IF_ret_ifc_dmhc_evictee_mslot_66_BIT_98_82_THE_ETC___d606[0] ^
	     IF_ret_ifc_dmhc_evictee_mslot_66_BIT_107_83_TH_ETC___d608[0] ^
	     IF_ret_ifc_dmhc_evictee_mslot_66_BIT_116_85_TH_ETC___d611[0] ^
	     IF_ret_ifc_dmhc_evictee_mslot_66_BIT_125_87_TH_ETC___d614[0] ;
  assign IF_ret_ifc_dmhc_evictee_mslot_66_BIT_98_82_THE_ETC___d643 =
	     IF_ret_ifc_dmhc_evictee_mslot_66_BIT_98_82_THE_ETC___d637 ^
	     IF_ret_ifc_dmhc_evictee_mslot_66_BIT_134_89_TH_ETC___d617[0] ^
	     IF_ret_ifc_dmhc_evictee_mslot_66_BIT_143_91_TH_ETC___d620[0] ^
	     IF_ret_ifc_dmhc_evictee_mslot_66_BIT_152_93_TH_ETC___d623[0] ;
  assign IF_ret_ifc_dmhc_evictee_mslot_BIT_101_THEN_1_E_ETC__q17 =
	     ret_ifc_dmhc_evictee_mslot[101] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_BIT_110_THEN_1_E_ETC__q18 =
	     ret_ifc_dmhc_evictee_mslot[110] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_BIT_119_THEN_1_E_ETC__q19 =
	     ret_ifc_dmhc_evictee_mslot[119] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_BIT_128_THEN_1_E_ETC__q20 =
	     ret_ifc_dmhc_evictee_mslot[128] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_BIT_137_THEN_1_E_ETC__q21 =
	     ret_ifc_dmhc_evictee_mslot[137] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_BIT_146_THEN_1_E_ETC__q22 =
	     ret_ifc_dmhc_evictee_mslot[146] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_BIT_155_THEN_1_E_ETC__q23 =
	     ret_ifc_dmhc_evictee_mslot[155] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_evictee_mslot_BIT_164_THEN_1_E_ETC__q24 =
	     ret_ifc_dmhc_evictee_mslot[164] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_105_86_T_ETC___d286 =
	     ret_ifc_dmhc_mslot_to_repair[105] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_105_86_T_ETC___d296 =
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_105_86_T_ETC___d286[8] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_114_87_T_ETC___d288[8] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_123_89_T_ETC___d291[8] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_132_91_T_ETC___d294[8] ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_105_86_T_ETC___d305 =
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_105_86_T_ETC___d296 ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_141_93_T_ETC___d297[8] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_150_95_T_ETC___d300[8] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_159_97_T_ETC___d303[8] ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_105_86_T_ETC___d317 =
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_105_86_T_ETC___d286[0] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_114_87_T_ETC___d288[0] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_123_89_T_ETC___d291[0] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_132_91_T_ETC___d294[0] ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_105_86_T_ETC___d323 =
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_105_86_T_ETC___d317 ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_141_93_T_ETC___d297[0] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_150_95_T_ETC___d300[0] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_159_97_T_ETC___d303[0] ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_107_1_TH_ETC___d206 =
	     ret_ifc_dmhc_mslot_to_repair[107] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_114_87_T_ETC___d288 =
	     ret_ifc_dmhc_mslot_to_repair[114] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_116_3_TH_ETC___d209 =
	     ret_ifc_dmhc_mslot_to_repair[116] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_123_89_T_ETC___d291 =
	     ret_ifc_dmhc_mslot_to_repair[123] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_125_5_TH_ETC___d212 =
	     ret_ifc_dmhc_mslot_to_repair[125] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_132_91_T_ETC___d294 =
	     ret_ifc_dmhc_mslot_to_repair[132] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_134_7_TH_ETC___d215 =
	     ret_ifc_dmhc_mslot_to_repair[134] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_141_93_T_ETC___d297 =
	     ret_ifc_dmhc_mslot_to_repair[141] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_143_9_TH_ETC___d218 =
	     ret_ifc_dmhc_mslot_to_repair[143] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_150_95_T_ETC___d300 =
	     ret_ifc_dmhc_mslot_to_repair[150] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_152_1_TH_ETC___d221 =
	     ret_ifc_dmhc_mslot_to_repair[152] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_159_97_T_ETC___d303 =
	     ret_ifc_dmhc_mslot_to_repair[159] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_161_3_TH_ETC___d224 =
	     ret_ifc_dmhc_mslot_to_repair[161] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_168_99_T_ETC___d306 =
	     ret_ifc_dmhc_mslot_to_repair[168] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_98_0_THE_ETC___d204 =
	     ret_ifc_dmhc_mslot_to_repair[98] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_98_0_THE_ETC___d214 =
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_98_0_THE_ETC___d204[8] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_107_1_TH_ETC___d206[8] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_116_3_TH_ETC___d209[8] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_125_5_TH_ETC___d212[8] ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_98_0_THE_ETC___d223 =
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_98_0_THE_ETC___d214 ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_134_7_TH_ETC___d215[8] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_143_9_TH_ETC___d218[8] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_152_1_TH_ETC___d221[8] ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_98_0_THE_ETC___d235 =
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_98_0_THE_ETC___d204[0] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_107_1_TH_ETC___d206[0] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_116_3_TH_ETC___d209[0] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_125_5_TH_ETC___d212[0] ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_98_0_THE_ETC___d241 =
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_98_0_THE_ETC___d235 ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_134_7_TH_ETC___d215[0] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_143_9_TH_ETC___d218[0] ^
	     IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_152_1_TH_ETC___d221[0] ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_BIT_101_THEN_1_ETC__q1 =
	     ret_ifc_dmhc_mslot_to_repair[101] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_BIT_110_THEN_1_ETC__q2 =
	     ret_ifc_dmhc_mslot_to_repair[110] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_BIT_119_THEN_1_ETC__q3 =
	     ret_ifc_dmhc_mslot_to_repair[119] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_BIT_128_THEN_1_ETC__q4 =
	     ret_ifc_dmhc_mslot_to_repair[128] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_BIT_137_THEN_1_ETC__q5 =
	     ret_ifc_dmhc_mslot_to_repair[137] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_BIT_146_THEN_1_ETC__q6 =
	     ret_ifc_dmhc_mslot_to_repair[146] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_BIT_155_THEN_1_ETC__q7 =
	     ret_ifc_dmhc_mslot_to_repair[155] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_mslot_to_repair_BIT_164_THEN_1_ETC__q8 =
	     ret_ifc_dmhc_mslot_to_repair[164] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_gslots_2_050_BITS_1_TO_0_0_ETC___d1062 =
	     ret_ifc_dmhc_new_gslots_2_050_BITS_1_TO_0_051__ETC___d1058 ?
	       ret_ifc_dmhc_new_gslots_2 :
	       (ret_ifc_dmhc_new_gslots_1_052_BITS_1_TO_0_053__ETC___d1056 ?
		  ret_ifc_dmhc_new_gslots_1 :
		  ret_ifc_dmhc_new_gslots_0) ;
  assign IF_ret_ifc_dmhc_new_mslot_80_BIT_105_02_THEN_1_ETC___d1002 =
	     ret_ifc_dmhc_new_mslot[105] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_80_BIT_105_02_THEN_1_ETC___d1012 =
	     IF_ret_ifc_dmhc_new_mslot_80_BIT_105_02_THEN_1_ETC___d1002[8] ^
	     IF_ret_ifc_dmhc_new_mslot_80_BIT_114_03_THEN_1_ETC___d1004[8] ^
	     IF_ret_ifc_dmhc_new_mslot_80_BIT_123_05_THEN_1_ETC___d1007[8] ^
	     IF_ret_ifc_dmhc_new_mslot_80_BIT_132_07_THEN_1_ETC___d1010[8] ;
  assign IF_ret_ifc_dmhc_new_mslot_80_BIT_105_02_THEN_1_ETC___d1021 =
	     IF_ret_ifc_dmhc_new_mslot_80_BIT_105_02_THEN_1_ETC___d1012 ^
	     IF_ret_ifc_dmhc_new_mslot_80_BIT_141_09_THEN_1_ETC___d1013[8] ^
	     IF_ret_ifc_dmhc_new_mslot_80_BIT_150_11_THEN_1_ETC___d1016[8] ^
	     IF_ret_ifc_dmhc_new_mslot_80_BIT_159_13_THEN_1_ETC___d1019[8] ;
  assign IF_ret_ifc_dmhc_new_mslot_80_BIT_105_02_THEN_1_ETC___d1033 =
	     IF_ret_ifc_dmhc_new_mslot_80_BIT_105_02_THEN_1_ETC___d1002[0] ^
	     IF_ret_ifc_dmhc_new_mslot_80_BIT_114_03_THEN_1_ETC___d1004[0] ^
	     IF_ret_ifc_dmhc_new_mslot_80_BIT_123_05_THEN_1_ETC___d1007[0] ^
	     IF_ret_ifc_dmhc_new_mslot_80_BIT_132_07_THEN_1_ETC___d1010[0] ;
  assign IF_ret_ifc_dmhc_new_mslot_80_BIT_105_02_THEN_1_ETC___d1039 =
	     IF_ret_ifc_dmhc_new_mslot_80_BIT_105_02_THEN_1_ETC___d1033 ^
	     IF_ret_ifc_dmhc_new_mslot_80_BIT_141_09_THEN_1_ETC___d1013[0] ^
	     IF_ret_ifc_dmhc_new_mslot_80_BIT_150_11_THEN_1_ETC___d1016[0] ^
	     IF_ret_ifc_dmhc_new_mslot_80_BIT_159_13_THEN_1_ETC___d1019[0] ;
  assign IF_ret_ifc_dmhc_new_mslot_80_BIT_107_97_THEN_1_ETC___d922 =
	     ret_ifc_dmhc_new_mslot[107] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_80_BIT_114_03_THEN_1_ETC___d1004 =
	     ret_ifc_dmhc_new_mslot[114] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_80_BIT_116_99_THEN_1_ETC___d925 =
	     ret_ifc_dmhc_new_mslot[116] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_80_BIT_123_05_THEN_1_ETC___d1007 =
	     ret_ifc_dmhc_new_mslot[123] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_80_BIT_125_01_THEN_1_ETC___d928 =
	     ret_ifc_dmhc_new_mslot[125] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_80_BIT_132_07_THEN_1_ETC___d1010 =
	     ret_ifc_dmhc_new_mslot[132] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_80_BIT_134_03_THEN_1_ETC___d931 =
	     ret_ifc_dmhc_new_mslot[134] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_80_BIT_141_09_THEN_1_ETC___d1013 =
	     ret_ifc_dmhc_new_mslot[141] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_80_BIT_143_05_THEN_1_ETC___d934 =
	     ret_ifc_dmhc_new_mslot[143] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_80_BIT_150_11_THEN_1_ETC___d1016 =
	     ret_ifc_dmhc_new_mslot[150] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_80_BIT_152_07_THEN_1_ETC___d937 =
	     ret_ifc_dmhc_new_mslot[152] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_80_BIT_159_13_THEN_1_ETC___d1019 =
	     ret_ifc_dmhc_new_mslot[159] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_80_BIT_161_09_THEN_1_ETC___d940 =
	     ret_ifc_dmhc_new_mslot[161] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_80_BIT_168_15_THEN_1_ETC___d1022 =
	     ret_ifc_dmhc_new_mslot[168] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_80_BIT_98_96_THEN_1__ETC___d920 =
	     ret_ifc_dmhc_new_mslot[98] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_80_BIT_98_96_THEN_1__ETC___d930 =
	     IF_ret_ifc_dmhc_new_mslot_80_BIT_98_96_THEN_1__ETC___d920[8] ^
	     IF_ret_ifc_dmhc_new_mslot_80_BIT_107_97_THEN_1_ETC___d922[8] ^
	     IF_ret_ifc_dmhc_new_mslot_80_BIT_116_99_THEN_1_ETC___d925[8] ^
	     IF_ret_ifc_dmhc_new_mslot_80_BIT_125_01_THEN_1_ETC___d928[8] ;
  assign IF_ret_ifc_dmhc_new_mslot_80_BIT_98_96_THEN_1__ETC___d939 =
	     IF_ret_ifc_dmhc_new_mslot_80_BIT_98_96_THEN_1__ETC___d930 ^
	     IF_ret_ifc_dmhc_new_mslot_80_BIT_134_03_THEN_1_ETC___d931[8] ^
	     IF_ret_ifc_dmhc_new_mslot_80_BIT_143_05_THEN_1_ETC___d934[8] ^
	     IF_ret_ifc_dmhc_new_mslot_80_BIT_152_07_THEN_1_ETC___d937[8] ;
  assign IF_ret_ifc_dmhc_new_mslot_80_BIT_98_96_THEN_1__ETC___d951 =
	     IF_ret_ifc_dmhc_new_mslot_80_BIT_98_96_THEN_1__ETC___d920[0] ^
	     IF_ret_ifc_dmhc_new_mslot_80_BIT_107_97_THEN_1_ETC___d922[0] ^
	     IF_ret_ifc_dmhc_new_mslot_80_BIT_116_99_THEN_1_ETC___d925[0] ^
	     IF_ret_ifc_dmhc_new_mslot_80_BIT_125_01_THEN_1_ETC___d928[0] ;
  assign IF_ret_ifc_dmhc_new_mslot_80_BIT_98_96_THEN_1__ETC___d957 =
	     IF_ret_ifc_dmhc_new_mslot_80_BIT_98_96_THEN_1__ETC___d951 ^
	     IF_ret_ifc_dmhc_new_mslot_80_BIT_134_03_THEN_1_ETC___d931[0] ^
	     IF_ret_ifc_dmhc_new_mslot_80_BIT_143_05_THEN_1_ETC___d934[0] ^
	     IF_ret_ifc_dmhc_new_mslot_80_BIT_152_07_THEN_1_ETC___d937[0] ;
  assign IF_ret_ifc_dmhc_new_mslot_BIT_101_THEN_1_ELSE_0__q9 =
	     ret_ifc_dmhc_new_mslot[101] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_BIT_110_THEN_1_ELSE_0__q10 =
	     ret_ifc_dmhc_new_mslot[110] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_BIT_119_THEN_1_ELSE_0__q11 =
	     ret_ifc_dmhc_new_mslot[119] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_BIT_128_THEN_1_ELSE_0__q12 =
	     ret_ifc_dmhc_new_mslot[128] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_BIT_137_THEN_1_ELSE_0__q13 =
	     ret_ifc_dmhc_new_mslot[137] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_BIT_146_THEN_1_ELSE_0__q14 =
	     ret_ifc_dmhc_new_mslot[146] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_BIT_155_THEN_1_ELSE_0__q15 =
	     ret_ifc_dmhc_new_mslot[155] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_new_mslot_BIT_164_THEN_1_ELSE_0__q16 =
	     ret_ifc_dmhc_new_mslot[164] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_dmhc_rec_value_whas__473_THEN_ret_i_ETC___d1475 =
	     ret_ifc_dmhc_rec_value_whas ? x_wget__h2155 : 97'd0 ;
  assign IF_ret_ifc_dmhc_repair_gslots_2_38_BITS_1_TO_0_ETC___d350 =
	     ret_ifc_dmhc_repair_gslots_2_38_BITS_1_TO_0_39_ETC___d346 ?
	       ret_ifc_dmhc_repair_gslots_2 :
	       (ret_ifc_dmhc_repair_gslots_1_40_BITS_1_TO_0_41_ETC___d344 ?
		  ret_ifc_dmhc_repair_gslots_1 :
		  ret_ifc_dmhc_repair_gslots_0) ;
  assign IF_ret_ifc_readReqFifoD_OUT_BIT_13_THEN_1_ELSE_0__q26 =
	     ret_ifc_readReqFifo_D_OUT[13] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifoD_OUT_BIT_22_THEN_1_ELSE_0__q27 =
	     ret_ifc_readReqFifo_D_OUT[22] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifoD_OUT_BIT_31_THEN_1_ELSE_0__q28 =
	     ret_ifc_readReqFifo_D_OUT[31] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifoD_OUT_BIT_40_THEN_1_ELSE_0__q29 =
	     ret_ifc_readReqFifo_D_OUT[40] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifoD_OUT_BIT_49_THEN_1_ELSE_0__q30 =
	     ret_ifc_readReqFifo_D_OUT[49] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifoD_OUT_BIT_4_THEN_1_ELSE_0__q25 =
	     ret_ifc_readReqFifo_D_OUT[4] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifoD_OUT_BIT_58_THEN_1_ELSE_0__q31 =
	     ret_ifc_readReqFifo_D_OUT[58] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifoD_OUT_BIT_67_THEN_1_ELSE_0__q32 =
	     ret_ifc_readReqFifo_D_OUT[67] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__196_BIT_10_213_T_ETC___d1338 =
	     ret_ifc_readReqFifo_D_OUT[10] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__196_BIT_17_319_T_ETC___d1420 =
	     ret_ifc_readReqFifo_D_OUT[17] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__196_BIT_19_215_T_ETC___d1341 =
	     ret_ifc_readReqFifo_D_OUT[19] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__196_BIT_1_212_TH_ETC___d1336 =
	     ret_ifc_readReqFifo_D_OUT[1] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__196_BIT_1_212_TH_ETC___d1346 =
	     IF_ret_ifc_readReqFifo_first__196_BIT_1_212_TH_ETC___d1336[8] ^
	     IF_ret_ifc_readReqFifo_first__196_BIT_10_213_T_ETC___d1338[8] ^
	     IF_ret_ifc_readReqFifo_first__196_BIT_19_215_T_ETC___d1341[8] ^
	     IF_ret_ifc_readReqFifo_first__196_BIT_28_217_T_ETC___d1344[8] ;
  assign IF_ret_ifc_readReqFifo_first__196_BIT_1_212_TH_ETC___d1355 =
	     IF_ret_ifc_readReqFifo_first__196_BIT_1_212_TH_ETC___d1346 ^
	     IF_ret_ifc_readReqFifo_first__196_BIT_37_219_T_ETC___d1347[8] ^
	     IF_ret_ifc_readReqFifo_first__196_BIT_46_221_T_ETC___d1350[8] ^
	     IF_ret_ifc_readReqFifo_first__196_BIT_55_223_T_ETC___d1353[8] ;
  assign IF_ret_ifc_readReqFifo_first__196_BIT_1_212_TH_ETC___d1367 =
	     IF_ret_ifc_readReqFifo_first__196_BIT_1_212_TH_ETC___d1336[0] ^
	     IF_ret_ifc_readReqFifo_first__196_BIT_10_213_T_ETC___d1338[0] ^
	     IF_ret_ifc_readReqFifo_first__196_BIT_19_215_T_ETC___d1341[0] ^
	     IF_ret_ifc_readReqFifo_first__196_BIT_28_217_T_ETC___d1344[0] ;
  assign IF_ret_ifc_readReqFifo_first__196_BIT_1_212_TH_ETC___d1373 =
	     IF_ret_ifc_readReqFifo_first__196_BIT_1_212_TH_ETC___d1367 ^
	     IF_ret_ifc_readReqFifo_first__196_BIT_37_219_T_ETC___d1347[0] ^
	     IF_ret_ifc_readReqFifo_first__196_BIT_46_221_T_ETC___d1350[0] ^
	     IF_ret_ifc_readReqFifo_first__196_BIT_55_223_T_ETC___d1353[0] ;
  assign IF_ret_ifc_readReqFifo_first__196_BIT_26_321_T_ETC___d1423 =
	     ret_ifc_readReqFifo_D_OUT[26] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__196_BIT_28_217_T_ETC___d1344 =
	     ret_ifc_readReqFifo_D_OUT[28] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__196_BIT_35_323_T_ETC___d1426 =
	     ret_ifc_readReqFifo_D_OUT[35] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__196_BIT_37_219_T_ETC___d1347 =
	     ret_ifc_readReqFifo_D_OUT[37] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__196_BIT_44_325_T_ETC___d1429 =
	     ret_ifc_readReqFifo_D_OUT[44] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__196_BIT_46_221_T_ETC___d1350 =
	     ret_ifc_readReqFifo_D_OUT[46] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__196_BIT_53_327_T_ETC___d1432 =
	     ret_ifc_readReqFifo_D_OUT[53] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__196_BIT_55_223_T_ETC___d1353 =
	     ret_ifc_readReqFifo_D_OUT[55] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__196_BIT_62_329_T_ETC___d1435 =
	     ret_ifc_readReqFifo_D_OUT[62] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__196_BIT_64_225_T_ETC___d1356 =
	     ret_ifc_readReqFifo_D_OUT[64] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__196_BIT_71_331_T_ETC___d1438 =
	     ret_ifc_readReqFifo_D_OUT[71] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__196_BIT_8_318_TH_ETC___d1418 =
	     ret_ifc_readReqFifo_D_OUT[8] ? 9'd1 : 9'd0 ;
  assign IF_ret_ifc_readReqFifo_first__196_BIT_8_318_TH_ETC___d1428 =
	     IF_ret_ifc_readReqFifo_first__196_BIT_8_318_TH_ETC___d1418[8] ^
	     IF_ret_ifc_readReqFifo_first__196_BIT_17_319_T_ETC___d1420[8] ^
	     IF_ret_ifc_readReqFifo_first__196_BIT_26_321_T_ETC___d1423[8] ^
	     IF_ret_ifc_readReqFifo_first__196_BIT_35_323_T_ETC___d1426[8] ;
  assign IF_ret_ifc_readReqFifo_first__196_BIT_8_318_TH_ETC___d1437 =
	     IF_ret_ifc_readReqFifo_first__196_BIT_8_318_TH_ETC___d1428 ^
	     IF_ret_ifc_readReqFifo_first__196_BIT_44_325_T_ETC___d1429[8] ^
	     IF_ret_ifc_readReqFifo_first__196_BIT_53_327_T_ETC___d1432[8] ^
	     IF_ret_ifc_readReqFifo_first__196_BIT_62_329_T_ETC___d1435[8] ;
  assign IF_ret_ifc_readReqFifo_first__196_BIT_8_318_TH_ETC___d1449 =
	     IF_ret_ifc_readReqFifo_first__196_BIT_8_318_TH_ETC___d1418[0] ^
	     IF_ret_ifc_readReqFifo_first__196_BIT_17_319_T_ETC___d1420[0] ^
	     IF_ret_ifc_readReqFifo_first__196_BIT_26_321_T_ETC___d1423[0] ^
	     IF_ret_ifc_readReqFifo_first__196_BIT_35_323_T_ETC___d1426[0] ;
  assign IF_ret_ifc_readReqFifo_first__196_BIT_8_318_TH_ETC___d1455 =
	     IF_ret_ifc_readReqFifo_first__196_BIT_8_318_TH_ETC___d1449 ^
	     IF_ret_ifc_readReqFifo_first__196_BIT_44_325_T_ETC___d1429[0] ^
	     IF_ret_ifc_readReqFifo_first__196_BIT_53_327_T_ETC___d1432[0] ^
	     IF_ret_ifc_readReqFifo_first__196_BIT_62_329_T_ETC___d1435[0] ;
  assign _theResult_____2_fst_maddr__h111905 =
	     _theResult_____2_fst_maddr__h111937 ^
	     ret_ifc_dmhc_new_gslots_3[17:10] ;
  assign _theResult_____2_fst_maddr__h111909 =
	     _theResult_____2_fst_maddr__h111933 ^
	     ret_ifc_dmhc_new_gslots_2[17:10] ;
  assign _theResult_____2_fst_maddr__h111913 =
	     _theResult_____2_fst_maddr__h111929 ^
	     ret_ifc_dmhc_new_gslots_1[17:10] ;
  assign _theResult_____2_fst_maddr__h111929 =
	     (ret_ifc_dmhc_victim_g_index == 2'd0) ?
	       8'd0 :
	       ret_ifc_dmhc_new_gslots_0[17:10] ;
  assign _theResult_____2_fst_maddr__h111933 =
	     (ret_ifc_dmhc_victim_g_index == 2'd1) ?
	       _theResult_____2_fst_maddr__h111929 :
	       _theResult_____2_fst_maddr__h111913 ;
  assign _theResult_____2_fst_maddr__h111937 =
	     (ret_ifc_dmhc_victim_g_index == 2'd2) ?
	       _theResult_____2_fst_maddr__h111933 :
	       _theResult_____2_fst_maddr__h111909 ;
  assign _theResult_____2_fst_maddr__h41896 =
	     _theResult_____2_fst_maddr__h41928 ^
	     ret_ifc_dmhc_repair_gslots_3[17:10] ;
  assign _theResult_____2_fst_maddr__h41900 =
	     _theResult_____2_fst_maddr__h41924 ^
	     ret_ifc_dmhc_repair_gslots_2[17:10] ;
  assign _theResult_____2_fst_maddr__h41904 =
	     _theResult_____2_fst_maddr__h41920 ^
	     ret_ifc_dmhc_repair_gslots_1[17:10] ;
  assign _theResult_____2_fst_maddr__h41920 =
	     (ret_ifc_dmhc_repair_g_index == 2'd0) ?
	       8'd0 :
	       ret_ifc_dmhc_repair_gslots_0[17:10] ;
  assign _theResult_____2_fst_maddr__h41924 =
	     (ret_ifc_dmhc_repair_g_index == 2'd1) ?
	       _theResult_____2_fst_maddr__h41920 :
	       _theResult_____2_fst_maddr__h41904 ;
  assign _theResult_____2_fst_maddr__h41928 =
	     (ret_ifc_dmhc_repair_g_index == 2'd2) ?
	       _theResult_____2_fst_maddr__h41924 :
	       _theResult_____2_fst_maddr__h41900 ;
  assign _theResult_____2_fst_value__h111904 =
	     _theResult_____2_fst_value__h111936 ^
	     ret_ifc_dmhc_new_gslots_3[114:18] ;
  assign _theResult_____2_fst_value__h111908 =
	     _theResult_____2_fst_value__h111932 ^
	     ret_ifc_dmhc_new_gslots_2[114:18] ;
  assign _theResult_____2_fst_value__h111912 =
	     _theResult_____2_fst_value__h111928 ^
	     ret_ifc_dmhc_new_gslots_1[114:18] ;
  assign _theResult_____2_fst_value__h111928 =
	     (ret_ifc_dmhc_victim_g_index == 2'd0) ?
	       97'd0 :
	       ret_ifc_dmhc_new_gslots_0[114:18] ;
  assign _theResult_____2_fst_value__h111932 =
	     (ret_ifc_dmhc_victim_g_index == 2'd1) ?
	       _theResult_____2_fst_value__h111928 :
	       _theResult_____2_fst_value__h111912 ;
  assign _theResult_____2_fst_value__h111936 =
	     (ret_ifc_dmhc_victim_g_index == 2'd2) ?
	       _theResult_____2_fst_value__h111932 :
	       _theResult_____2_fst_value__h111908 ;
  assign _theResult_____2_fst_value__h111940 =
	     (ret_ifc_dmhc_victim_g_index == 2'd3) ?
	       _theResult_____2_fst_value__h111936 :
	       _theResult_____2_fst_value__h111904 ;
  assign _theResult_____2_fst_value__h41895 =
	     _theResult_____2_fst_value__h41927 ^
	     ret_ifc_dmhc_repair_gslots_3[114:18] ;
  assign _theResult_____2_fst_value__h41899 =
	     _theResult_____2_fst_value__h41923 ^
	     ret_ifc_dmhc_repair_gslots_2[114:18] ;
  assign _theResult_____2_fst_value__h41903 =
	     _theResult_____2_fst_value__h41919 ^
	     ret_ifc_dmhc_repair_gslots_1[114:18] ;
  assign _theResult_____2_fst_value__h41919 =
	     (ret_ifc_dmhc_repair_g_index == 2'd0) ?
	       97'd0 :
	       ret_ifc_dmhc_repair_gslots_0[114:18] ;
  assign _theResult_____2_fst_value__h41923 =
	     (ret_ifc_dmhc_repair_g_index == 2'd1) ?
	       _theResult_____2_fst_value__h41919 :
	       _theResult_____2_fst_value__h41903 ;
  assign _theResult_____2_fst_value__h41927 =
	     (ret_ifc_dmhc_repair_g_index == 2'd2) ?
	       _theResult_____2_fst_value__h41923 :
	       _theResult_____2_fst_value__h41899 ;
  assign _theResult_____2_fst_value__h41931 =
	     (ret_ifc_dmhc_repair_g_index == 2'd3) ?
	       _theResult_____2_fst_value__h41927 :
	       _theResult_____2_fst_value__h41895 ;
  assign _theResult_____3_fst_degree__h111020 =
	     ret_ifc_dmhc_new_gslots_1_052_BITS_1_TO_0_053__ETC___d1056 ?
	       ret_ifc_dmhc_new_gslots_1[1:0] :
	       ret_ifc_dmhc_new_gslots_0[1:0] ;
  assign _theResult_____3_fst_degree__h111041 =
	     ret_ifc_dmhc_new_gslots_2_050_BITS_1_TO_0_051__ETC___d1058 ?
	       ret_ifc_dmhc_new_gslots_2[1:0] :
	       _theResult_____3_fst_degree__h111020 ;
  assign _theResult_____3_fst_degree__h41132 =
	     ret_ifc_dmhc_repair_gslots_1_40_BITS_1_TO_0_41_ETC___d344 ?
	       ret_ifc_dmhc_repair_gslots_1[1:0] :
	       ret_ifc_dmhc_repair_gslots_0[1:0] ;
  assign _theResult_____3_fst_degree__h41153 =
	     ret_ifc_dmhc_repair_gslots_2_38_BITS_1_TO_0_39_ETC___d346 ?
	       ret_ifc_dmhc_repair_gslots_2[1:0] :
	       _theResult_____3_fst_degree__h41132 ;
  assign _theResult_____3_fst_mslot__h111019 =
	     ret_ifc_dmhc_new_gslots_1_052_BITS_1_TO_0_053__ETC___d1056 ?
	       ret_ifc_dmhc_new_gslots_1[9:2] :
	       ret_ifc_dmhc_new_gslots_0[9:2] ;
  assign _theResult_____3_fst_mslot__h111040 =
	     ret_ifc_dmhc_new_gslots_2_050_BITS_1_TO_0_051__ETC___d1058 ?
	       ret_ifc_dmhc_new_gslots_2[9:2] :
	       _theResult_____3_fst_mslot__h111019 ;
  assign mslot__h41880 =
	     (ret_ifc_dmhc_repair_g_index == 2'd0) ?
	       ret_ifc_dmhc_repair_gslots_0[9:2] :
	       ret_ifc_dmhc_victim_mslot_addr ;
  assign mslot__h42152 =
	     (ret_ifc_dmhc_repair_g_index == 2'd1) ?
	       ret_ifc_dmhc_repair_gslots_1[9:2] :
	       ret_ifc_dmhc_victim_mslot_addr ;
  assign mslot__h42277 =
	     (ret_ifc_dmhc_repair_g_index == 2'd2) ?
	       ret_ifc_dmhc_repair_gslots_2[9:2] :
	       ret_ifc_dmhc_victim_mslot_addr ;
  assign mslot__h42402 =
	     (ret_ifc_dmhc_repair_g_index == 2'd3) ?
	       ret_ifc_dmhc_repair_gslots_3[9:2] :
	       ret_ifc_dmhc_victim_mslot_addr ;
  assign n_degree__h111873 = ret_ifc_dmhc_new_gslots_0[1:0] + 2'd1 ;
  assign n_degree__h112170 = ret_ifc_dmhc_new_gslots_1[1:0] + 2'd1 ;
  assign n_degree__h112318 = ret_ifc_dmhc_new_gslots_2[1:0] + 2'd1 ;
  assign n_degree__h112466 = ret_ifc_dmhc_new_gslots_3[1:0] + 2'd1 ;
  assign n_maddr__h111864 =
	     tmp_gslot_maddr__h111901 ^ ret_ifc_dmhc_mslot_counter ;
  assign n_maddr__h41859 =
	     tmp_gslot_maddr__h41892 ^ ret_ifc_dmhc_victim_mslot_addr ;
  assign n_value__h111863 =
	     _theResult_____2_fst_value__h111940 ^
	     ret_ifc_dmhc_new_mslot[96:0] ;
  assign n_value__h41858 =
	     _theResult_____2_fst_value__h41931 ^
	     ret_ifc_dmhc_mslot_to_repair[96:0] ;
  assign re_maddr__h114845 =
	     ret_ifc_dmhc_hash_units_0_g_table_DOA[17:10] ^
	     ret_ifc_dmhc_hash_units_1_g_table_DOA[17:10] ^
	     ret_ifc_dmhc_hash_units_2_g_table_DOA[17:10] ^
	     ret_ifc_dmhc_hash_units_3_g_table_DOA[17:10] ;
  assign re_value__h114846 =
	     ret_ifc_dmhc_hash_units_0_g_table_DOA[114:18] ^
	     ret_ifc_dmhc_hash_units_1_g_table_DOA[114:18] ^
	     ret_ifc_dmhc_hash_units_2_g_table_DOA[114:18] ^
	     ret_ifc_dmhc_hash_units_3_g_table_DOA[114:18] ;
  assign ret_ifc_dmhc_evictee_mslot_66_BIT_100_12_XOR_r_ETC___d526 =
	     ret_ifc_dmhc_evictee_mslot[100] ^
	     ret_ifc_dmhc_evictee_mslot[109] ^
	     ret_ifc_dmhc_evictee_mslot[118] ^
	     ret_ifc_dmhc_evictee_mslot[127] ^
	     ret_ifc_dmhc_evictee_mslot[136] ^
	     ret_ifc_dmhc_evictee_mslot[145] ^
	     ret_ifc_dmhc_evictee_mslot[154] ^
	     ret_ifc_dmhc_evictee_mslot[163] ;
  assign ret_ifc_dmhc_evictee_mslot_66_BIT_101_27_XOR_r_ETC___d541 =
	     ret_ifc_dmhc_evictee_mslot[101] ^
	     ret_ifc_dmhc_evictee_mslot[110] ^
	     ret_ifc_dmhc_evictee_mslot[119] ^
	     ret_ifc_dmhc_evictee_mslot[128] ^
	     ret_ifc_dmhc_evictee_mslot[137] ^
	     ret_ifc_dmhc_evictee_mslot[146] ^
	     ret_ifc_dmhc_evictee_mslot[155] ^
	     ret_ifc_dmhc_evictee_mslot[164] ;
  assign ret_ifc_dmhc_evictee_mslot_66_BIT_101_27_XOR_r_ETC___d728 =
	     { ret_ifc_dmhc_evictee_mslot_66_BIT_101_27_XOR_r_ETC___d541,
	       ret_ifc_dmhc_evictee_mslot_66_BIT_99_97_XOR_re_ETC___d511,
	       ret_ifc_dmhc_evictee_mslot_66_BIT_103_58_XOR_r_ETC___d572,
	       ret_ifc_dmhc_evictee_mslot_66_BIT_97_67_XOR_re_ETC___d481,
	       IF_ret_ifc_dmhc_evictee_mslot_66_BIT_105_88_TH_ETC___d725 ^
	       IF_ret_ifc_dmhc_evictee_mslot_66_BIT_168_01_TH_ETC___d708[0] } ;
  assign ret_ifc_dmhc_evictee_mslot_66_BIT_102_42_XOR_r_ETC___d556 =
	     ret_ifc_dmhc_evictee_mslot[102] ^
	     ret_ifc_dmhc_evictee_mslot[111] ^
	     ret_ifc_dmhc_evictee_mslot[120] ^
	     ret_ifc_dmhc_evictee_mslot[129] ^
	     ret_ifc_dmhc_evictee_mslot[138] ^
	     ret_ifc_dmhc_evictee_mslot[147] ^
	     ret_ifc_dmhc_evictee_mslot[156] ^
	     ret_ifc_dmhc_evictee_mslot[165] ;
  assign ret_ifc_dmhc_evictee_mslot_66_BIT_102_42_XOR_r_ETC___d646 =
	     { ret_ifc_dmhc_evictee_mslot_66_BIT_102_42_XOR_r_ETC___d556,
	       ret_ifc_dmhc_evictee_mslot_66_BIT_99_97_XOR_re_ETC___d511,
	       ret_ifc_dmhc_evictee_mslot_66_BIT_100_12_XOR_r_ETC___d526,
	       ret_ifc_dmhc_evictee_mslot_66_BIT_97_67_XOR_re_ETC___d481,
	       IF_ret_ifc_dmhc_evictee_mslot_66_BIT_98_82_THE_ETC___d643 ^
	       IF_ret_ifc_dmhc_evictee_mslot_66_BIT_161_95_TH_ETC___d626[0] } ;
  assign ret_ifc_dmhc_evictee_mslot_66_BIT_103_58_XOR_r_ETC___d572 =
	     ret_ifc_dmhc_evictee_mslot[103] ^
	     ret_ifc_dmhc_evictee_mslot[112] ^
	     ret_ifc_dmhc_evictee_mslot[121] ^
	     ret_ifc_dmhc_evictee_mslot[130] ^
	     ret_ifc_dmhc_evictee_mslot[139] ^
	     ret_ifc_dmhc_evictee_mslot[148] ^
	     ret_ifc_dmhc_evictee_mslot[157] ^
	     ret_ifc_dmhc_evictee_mslot[166] ;
  assign ret_ifc_dmhc_evictee_mslot_66_BIT_104_73_XOR_r_ETC___d587 =
	     ret_ifc_dmhc_evictee_mslot[104] ^
	     ret_ifc_dmhc_evictee_mslot[113] ^
	     ret_ifc_dmhc_evictee_mslot[122] ^
	     ret_ifc_dmhc_evictee_mslot[131] ^
	     ret_ifc_dmhc_evictee_mslot[140] ^
	     ret_ifc_dmhc_evictee_mslot[149] ^
	     ret_ifc_dmhc_evictee_mslot[158] ^
	     ret_ifc_dmhc_evictee_mslot[167] ;
  assign ret_ifc_dmhc_evictee_mslot_66_BIT_105_88_XOR_r_ETC___d602 =
	     ret_ifc_dmhc_evictee_mslot[105] ^
	     ret_ifc_dmhc_evictee_mslot[114] ^
	     ret_ifc_dmhc_evictee_mslot[123] ^
	     ret_ifc_dmhc_evictee_mslot[132] ^
	     ret_ifc_dmhc_evictee_mslot[141] ^
	     ret_ifc_dmhc_evictee_mslot[150] ^
	     ret_ifc_dmhc_evictee_mslot[159] ^
	     ret_ifc_dmhc_evictee_mslot[168] ;
  assign ret_ifc_dmhc_evictee_mslot_66_BIT_97_67_XOR_re_ETC___d481 =
	     ret_ifc_dmhc_evictee_mslot[97] ^
	     ret_ifc_dmhc_evictee_mslot[106] ^
	     ret_ifc_dmhc_evictee_mslot[115] ^
	     ret_ifc_dmhc_evictee_mslot[124] ^
	     ret_ifc_dmhc_evictee_mslot[133] ^
	     ret_ifc_dmhc_evictee_mslot[142] ^
	     ret_ifc_dmhc_evictee_mslot[151] ^
	     ret_ifc_dmhc_evictee_mslot[160] ;
  assign ret_ifc_dmhc_evictee_mslot_66_BIT_99_97_XOR_re_ETC___d511 =
	     ret_ifc_dmhc_evictee_mslot[99] ^
	     ret_ifc_dmhc_evictee_mslot[108] ^
	     ret_ifc_dmhc_evictee_mslot[117] ^
	     ret_ifc_dmhc_evictee_mslot[126] ^
	     ret_ifc_dmhc_evictee_mslot[135] ^
	     ret_ifc_dmhc_evictee_mslot[144] ^
	     ret_ifc_dmhc_evictee_mslot[153] ^
	     ret_ifc_dmhc_evictee_mslot[162] ;
  assign ret_ifc_dmhc_hash_units_0_init_AND_ret_ifc_dmh_ETC___d411 =
	     ret_ifc_dmhc_hash_units_0_init &&
	     ret_ifc_dmhc_hash_units_1_init &&
	     ret_ifc_dmhc_hash_units_2_init &&
	     ret_ifc_dmhc_hash_units_3_init ;
  assign ret_ifc_dmhc_ldvn_abort_whas__8_AND_ret_ifc_dm_ETC___d425 =
	     (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd0 ||
	      ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd7) &&
	     (!ret_ifc_dmhc_ldvn_start_reg_1 ||
	      ret_ifc_dmhc_ldvn_state_fired) ;
  assign ret_ifc_dmhc_mslot_replacement_abort_whas__31__ETC___d1151 =
	     (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd0 ||
	      ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd12) &&
	     (!ret_ifc_dmhc_mslot_replacement_start_reg_1 ||
	      ret_ifc_dmhc_mslot_replacement_state_fired) ;
  assign ret_ifc_dmhc_mslot_to_repair_4_BIT_100_10_XOR__ETC___d124 =
	     ret_ifc_dmhc_mslot_to_repair[100] ^
	     ret_ifc_dmhc_mslot_to_repair[109] ^
	     ret_ifc_dmhc_mslot_to_repair[118] ^
	     ret_ifc_dmhc_mslot_to_repair[127] ^
	     ret_ifc_dmhc_mslot_to_repair[136] ^
	     ret_ifc_dmhc_mslot_to_repair[145] ^
	     ret_ifc_dmhc_mslot_to_repair[154] ^
	     ret_ifc_dmhc_mslot_to_repair[163] ;
  assign ret_ifc_dmhc_mslot_to_repair_4_BIT_101_25_XOR__ETC___d139 =
	     ret_ifc_dmhc_mslot_to_repair[101] ^
	     ret_ifc_dmhc_mslot_to_repair[110] ^
	     ret_ifc_dmhc_mslot_to_repair[119] ^
	     ret_ifc_dmhc_mslot_to_repair[128] ^
	     ret_ifc_dmhc_mslot_to_repair[137] ^
	     ret_ifc_dmhc_mslot_to_repair[146] ^
	     ret_ifc_dmhc_mslot_to_repair[155] ^
	     ret_ifc_dmhc_mslot_to_repair[164] ;
  assign ret_ifc_dmhc_mslot_to_repair_4_BIT_101_25_XOR__ETC___d326 =
	     { ret_ifc_dmhc_mslot_to_repair_4_BIT_101_25_XOR__ETC___d139,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_99_5_XOR_re_ETC___d109,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_103_56_XOR__ETC___d170,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_97_5_XOR_re_ETC___d79,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_105_86_T_ETC___d323 ^
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_168_99_T_ETC___d306[0] } ;
  assign ret_ifc_dmhc_mslot_to_repair_4_BIT_102_40_XOR__ETC___d154 =
	     ret_ifc_dmhc_mslot_to_repair[102] ^
	     ret_ifc_dmhc_mslot_to_repair[111] ^
	     ret_ifc_dmhc_mslot_to_repair[120] ^
	     ret_ifc_dmhc_mslot_to_repair[129] ^
	     ret_ifc_dmhc_mslot_to_repair[138] ^
	     ret_ifc_dmhc_mslot_to_repair[147] ^
	     ret_ifc_dmhc_mslot_to_repair[156] ^
	     ret_ifc_dmhc_mslot_to_repair[165] ;
  assign ret_ifc_dmhc_mslot_to_repair_4_BIT_102_40_XOR__ETC___d244 =
	     { ret_ifc_dmhc_mslot_to_repair_4_BIT_102_40_XOR__ETC___d154,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_99_5_XOR_re_ETC___d109,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_100_10_XOR__ETC___d124,
	       ret_ifc_dmhc_mslot_to_repair_4_BIT_97_5_XOR_re_ETC___d79,
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_98_0_THE_ETC___d241 ^
	       IF_ret_ifc_dmhc_mslot_to_repair_4_BIT_161_3_TH_ETC___d224[0] } ;
  assign ret_ifc_dmhc_mslot_to_repair_4_BIT_103_56_XOR__ETC___d170 =
	     ret_ifc_dmhc_mslot_to_repair[103] ^
	     ret_ifc_dmhc_mslot_to_repair[112] ^
	     ret_ifc_dmhc_mslot_to_repair[121] ^
	     ret_ifc_dmhc_mslot_to_repair[130] ^
	     ret_ifc_dmhc_mslot_to_repair[139] ^
	     ret_ifc_dmhc_mslot_to_repair[148] ^
	     ret_ifc_dmhc_mslot_to_repair[157] ^
	     ret_ifc_dmhc_mslot_to_repair[166] ;
  assign ret_ifc_dmhc_mslot_to_repair_4_BIT_104_71_XOR__ETC___d185 =
	     ret_ifc_dmhc_mslot_to_repair[104] ^
	     ret_ifc_dmhc_mslot_to_repair[113] ^
	     ret_ifc_dmhc_mslot_to_repair[122] ^
	     ret_ifc_dmhc_mslot_to_repair[131] ^
	     ret_ifc_dmhc_mslot_to_repair[140] ^
	     ret_ifc_dmhc_mslot_to_repair[149] ^
	     ret_ifc_dmhc_mslot_to_repair[158] ^
	     ret_ifc_dmhc_mslot_to_repair[167] ;
  assign ret_ifc_dmhc_mslot_to_repair_4_BIT_105_86_XOR__ETC___d200 =
	     ret_ifc_dmhc_mslot_to_repair[105] ^
	     ret_ifc_dmhc_mslot_to_repair[114] ^
	     ret_ifc_dmhc_mslot_to_repair[123] ^
	     ret_ifc_dmhc_mslot_to_repair[132] ^
	     ret_ifc_dmhc_mslot_to_repair[141] ^
	     ret_ifc_dmhc_mslot_to_repair[150] ^
	     ret_ifc_dmhc_mslot_to_repair[159] ^
	     ret_ifc_dmhc_mslot_to_repair[168] ;
  assign ret_ifc_dmhc_mslot_to_repair_4_BIT_97_5_XOR_re_ETC___d79 =
	     ret_ifc_dmhc_mslot_to_repair[97] ^
	     ret_ifc_dmhc_mslot_to_repair[106] ^
	     ret_ifc_dmhc_mslot_to_repair[115] ^
	     ret_ifc_dmhc_mslot_to_repair[124] ^
	     ret_ifc_dmhc_mslot_to_repair[133] ^
	     ret_ifc_dmhc_mslot_to_repair[142] ^
	     ret_ifc_dmhc_mslot_to_repair[151] ^
	     ret_ifc_dmhc_mslot_to_repair[160] ;
  assign ret_ifc_dmhc_mslot_to_repair_4_BIT_99_5_XOR_re_ETC___d109 =
	     ret_ifc_dmhc_mslot_to_repair[99] ^
	     ret_ifc_dmhc_mslot_to_repair[108] ^
	     ret_ifc_dmhc_mslot_to_repair[117] ^
	     ret_ifc_dmhc_mslot_to_repair[126] ^
	     ret_ifc_dmhc_mslot_to_repair[135] ^
	     ret_ifc_dmhc_mslot_to_repair[144] ^
	     ret_ifc_dmhc_mslot_to_repair[153] ^
	     ret_ifc_dmhc_mslot_to_repair[162] ;
  assign ret_ifc_dmhc_new_gslots_1_052_BITS_1_TO_0_053__ETC___d1056 =
	     ret_ifc_dmhc_new_gslots_1[1:0] < ret_ifc_dmhc_new_gslots_0[1:0] ;
  assign ret_ifc_dmhc_new_gslots_2_050_BITS_1_TO_0_051__ETC___d1058 =
	     ret_ifc_dmhc_new_gslots_2[1:0] <
	     _theResult_____3_fst_degree__h111020 ;
  assign ret_ifc_dmhc_new_gslots_3_048_BITS_1_TO_0_049__ETC___d1060 =
	     ret_ifc_dmhc_new_gslots_3[1:0] <
	     _theResult_____3_fst_degree__h111041 ;
  assign ret_ifc_dmhc_new_mslot_80_BIT_100_26_XOR_ret_i_ETC___d840 =
	     ret_ifc_dmhc_new_mslot[100] ^ ret_ifc_dmhc_new_mslot[109] ^
	     ret_ifc_dmhc_new_mslot[118] ^
	     ret_ifc_dmhc_new_mslot[127] ^
	     ret_ifc_dmhc_new_mslot[136] ^
	     ret_ifc_dmhc_new_mslot[145] ^
	     ret_ifc_dmhc_new_mslot[154] ^
	     ret_ifc_dmhc_new_mslot[163] ;
  assign ret_ifc_dmhc_new_mslot_80_BIT_101_41_XOR_ret_i_ETC___d1042 =
	     { ret_ifc_dmhc_new_mslot_80_BIT_101_41_XOR_ret_i_ETC___d855,
	       ret_ifc_dmhc_new_mslot_80_BIT_99_11_XOR_ret_if_ETC___d825,
	       ret_ifc_dmhc_new_mslot_80_BIT_103_72_XOR_ret_i_ETC___d886,
	       ret_ifc_dmhc_new_mslot_80_BIT_97_81_XOR_ret_if_ETC___d795,
	       IF_ret_ifc_dmhc_new_mslot_80_BIT_105_02_THEN_1_ETC___d1039 ^
	       IF_ret_ifc_dmhc_new_mslot_80_BIT_168_15_THEN_1_ETC___d1022[0] } ;
  assign ret_ifc_dmhc_new_mslot_80_BIT_101_41_XOR_ret_i_ETC___d855 =
	     ret_ifc_dmhc_new_mslot[101] ^ ret_ifc_dmhc_new_mslot[110] ^
	     ret_ifc_dmhc_new_mslot[119] ^
	     ret_ifc_dmhc_new_mslot[128] ^
	     ret_ifc_dmhc_new_mslot[137] ^
	     ret_ifc_dmhc_new_mslot[146] ^
	     ret_ifc_dmhc_new_mslot[155] ^
	     ret_ifc_dmhc_new_mslot[164] ;
  assign ret_ifc_dmhc_new_mslot_80_BIT_102_56_XOR_ret_i_ETC___d870 =
	     ret_ifc_dmhc_new_mslot[102] ^ ret_ifc_dmhc_new_mslot[111] ^
	     ret_ifc_dmhc_new_mslot[120] ^
	     ret_ifc_dmhc_new_mslot[129] ^
	     ret_ifc_dmhc_new_mslot[138] ^
	     ret_ifc_dmhc_new_mslot[147] ^
	     ret_ifc_dmhc_new_mslot[156] ^
	     ret_ifc_dmhc_new_mslot[165] ;
  assign ret_ifc_dmhc_new_mslot_80_BIT_102_56_XOR_ret_i_ETC___d960 =
	     { ret_ifc_dmhc_new_mslot_80_BIT_102_56_XOR_ret_i_ETC___d870,
	       ret_ifc_dmhc_new_mslot_80_BIT_99_11_XOR_ret_if_ETC___d825,
	       ret_ifc_dmhc_new_mslot_80_BIT_100_26_XOR_ret_i_ETC___d840,
	       ret_ifc_dmhc_new_mslot_80_BIT_97_81_XOR_ret_if_ETC___d795,
	       IF_ret_ifc_dmhc_new_mslot_80_BIT_98_96_THEN_1__ETC___d957 ^
	       IF_ret_ifc_dmhc_new_mslot_80_BIT_161_09_THEN_1_ETC___d940[0] } ;
  assign ret_ifc_dmhc_new_mslot_80_BIT_103_72_XOR_ret_i_ETC___d886 =
	     ret_ifc_dmhc_new_mslot[103] ^ ret_ifc_dmhc_new_mslot[112] ^
	     ret_ifc_dmhc_new_mslot[121] ^
	     ret_ifc_dmhc_new_mslot[130] ^
	     ret_ifc_dmhc_new_mslot[139] ^
	     ret_ifc_dmhc_new_mslot[148] ^
	     ret_ifc_dmhc_new_mslot[157] ^
	     ret_ifc_dmhc_new_mslot[166] ;
  assign ret_ifc_dmhc_new_mslot_80_BIT_104_87_XOR_ret_i_ETC___d901 =
	     ret_ifc_dmhc_new_mslot[104] ^ ret_ifc_dmhc_new_mslot[113] ^
	     ret_ifc_dmhc_new_mslot[122] ^
	     ret_ifc_dmhc_new_mslot[131] ^
	     ret_ifc_dmhc_new_mslot[140] ^
	     ret_ifc_dmhc_new_mslot[149] ^
	     ret_ifc_dmhc_new_mslot[158] ^
	     ret_ifc_dmhc_new_mslot[167] ;
  assign ret_ifc_dmhc_new_mslot_80_BIT_105_02_XOR_ret_i_ETC___d916 =
	     ret_ifc_dmhc_new_mslot[105] ^ ret_ifc_dmhc_new_mslot[114] ^
	     ret_ifc_dmhc_new_mslot[123] ^
	     ret_ifc_dmhc_new_mslot[132] ^
	     ret_ifc_dmhc_new_mslot[141] ^
	     ret_ifc_dmhc_new_mslot[150] ^
	     ret_ifc_dmhc_new_mslot[159] ^
	     ret_ifc_dmhc_new_mslot[168] ;
  assign ret_ifc_dmhc_new_mslot_80_BIT_97_81_XOR_ret_if_ETC___d795 =
	     ret_ifc_dmhc_new_mslot[97] ^ ret_ifc_dmhc_new_mslot[106] ^
	     ret_ifc_dmhc_new_mslot[115] ^
	     ret_ifc_dmhc_new_mslot[124] ^
	     ret_ifc_dmhc_new_mslot[133] ^
	     ret_ifc_dmhc_new_mslot[142] ^
	     ret_ifc_dmhc_new_mslot[151] ^
	     ret_ifc_dmhc_new_mslot[160] ;
  assign ret_ifc_dmhc_new_mslot_80_BIT_99_11_XOR_ret_if_ETC___d825 =
	     ret_ifc_dmhc_new_mslot[99] ^ ret_ifc_dmhc_new_mslot[108] ^
	     ret_ifc_dmhc_new_mslot[117] ^
	     ret_ifc_dmhc_new_mslot[126] ^
	     ret_ifc_dmhc_new_mslot[135] ^
	     ret_ifc_dmhc_new_mslot[144] ^
	     ret_ifc_dmhc_new_mslot[153] ^
	     ret_ifc_dmhc_new_mslot[162] ;
  assign ret_ifc_dmhc_repair_gslots_1_40_BITS_1_TO_0_41_ETC___d344 =
	     ret_ifc_dmhc_repair_gslots_1[1:0] <
	     ret_ifc_dmhc_repair_gslots_0[1:0] ;
  assign ret_ifc_dmhc_repair_gslots_2_38_BITS_1_TO_0_39_ETC___d346 =
	     ret_ifc_dmhc_repair_gslots_2[1:0] <
	     _theResult_____3_fst_degree__h41132 ;
  assign ret_ifc_dmhc_repair_gslots_3_36_BITS_1_TO_0_37_ETC___d348 =
	     ret_ifc_dmhc_repair_gslots_3[1:0] <
	     _theResult_____3_fst_degree__h41153 ;
  assign ret_ifc_readReqFifo_first__196_BIT_0_197_XOR_r_ETC___d1211 =
	     ret_ifc_readReqFifo_D_OUT[0] ^ ret_ifc_readReqFifo_D_OUT[9] ^
	     ret_ifc_readReqFifo_D_OUT[18] ^
	     ret_ifc_readReqFifo_D_OUT[27] ^
	     ret_ifc_readReqFifo_D_OUT[36] ^
	     ret_ifc_readReqFifo_D_OUT[45] ^
	     ret_ifc_readReqFifo_D_OUT[54] ^
	     ret_ifc_readReqFifo_D_OUT[63] ;
  assign ret_ifc_readReqFifo_first__196_BIT_2_227_XOR_r_ETC___d1241 =
	     ret_ifc_readReqFifo_D_OUT[2] ^ ret_ifc_readReqFifo_D_OUT[11] ^
	     ret_ifc_readReqFifo_D_OUT[20] ^
	     ret_ifc_readReqFifo_D_OUT[29] ^
	     ret_ifc_readReqFifo_D_OUT[38] ^
	     ret_ifc_readReqFifo_D_OUT[47] ^
	     ret_ifc_readReqFifo_D_OUT[56] ^
	     ret_ifc_readReqFifo_D_OUT[65] ;
  assign ret_ifc_readReqFifo_first__196_BIT_3_242_XOR_r_ETC___d1256 =
	     ret_ifc_readReqFifo_D_OUT[3] ^ ret_ifc_readReqFifo_D_OUT[12] ^
	     ret_ifc_readReqFifo_D_OUT[21] ^
	     ret_ifc_readReqFifo_D_OUT[30] ^
	     ret_ifc_readReqFifo_D_OUT[39] ^
	     ret_ifc_readReqFifo_D_OUT[48] ^
	     ret_ifc_readReqFifo_D_OUT[57] ^
	     ret_ifc_readReqFifo_D_OUT[66] ;
  assign ret_ifc_readReqFifo_first__196_BIT_4_257_XOR_r_ETC___d1271 =
	     ret_ifc_readReqFifo_D_OUT[4] ^ ret_ifc_readReqFifo_D_OUT[13] ^
	     ret_ifc_readReqFifo_D_OUT[22] ^
	     ret_ifc_readReqFifo_D_OUT[31] ^
	     ret_ifc_readReqFifo_D_OUT[40] ^
	     ret_ifc_readReqFifo_D_OUT[49] ^
	     ret_ifc_readReqFifo_D_OUT[58] ^
	     ret_ifc_readReqFifo_D_OUT[67] ;
  assign ret_ifc_readReqFifo_first__196_BIT_4_257_XOR_r_ETC___d1458 =
	     { ret_ifc_readReqFifo_first__196_BIT_4_257_XOR_r_ETC___d1271,
	       ret_ifc_readReqFifo_first__196_BIT_2_227_XOR_r_ETC___d1241,
	       ret_ifc_readReqFifo_first__196_BIT_6_288_XOR_r_ETC___d1302,
	       ret_ifc_readReqFifo_first__196_BIT_0_197_XOR_r_ETC___d1211,
	       IF_ret_ifc_readReqFifo_first__196_BIT_8_318_TH_ETC___d1455 ^
	       IF_ret_ifc_readReqFifo_first__196_BIT_71_331_T_ETC___d1438[0] } ;
  assign ret_ifc_readReqFifo_first__196_BIT_5_272_XOR_r_ETC___d1286 =
	     ret_ifc_readReqFifo_D_OUT[5] ^ ret_ifc_readReqFifo_D_OUT[14] ^
	     ret_ifc_readReqFifo_D_OUT[23] ^
	     ret_ifc_readReqFifo_D_OUT[32] ^
	     ret_ifc_readReqFifo_D_OUT[41] ^
	     ret_ifc_readReqFifo_D_OUT[50] ^
	     ret_ifc_readReqFifo_D_OUT[59] ^
	     ret_ifc_readReqFifo_D_OUT[68] ;
  assign ret_ifc_readReqFifo_first__196_BIT_5_272_XOR_r_ETC___d1376 =
	     { ret_ifc_readReqFifo_first__196_BIT_5_272_XOR_r_ETC___d1286,
	       ret_ifc_readReqFifo_first__196_BIT_2_227_XOR_r_ETC___d1241,
	       ret_ifc_readReqFifo_first__196_BIT_3_242_XOR_r_ETC___d1256,
	       ret_ifc_readReqFifo_first__196_BIT_0_197_XOR_r_ETC___d1211,
	       IF_ret_ifc_readReqFifo_first__196_BIT_1_212_TH_ETC___d1373 ^
	       IF_ret_ifc_readReqFifo_first__196_BIT_64_225_T_ETC___d1356[0] } ;
  assign ret_ifc_readReqFifo_first__196_BIT_6_288_XOR_r_ETC___d1302 =
	     ret_ifc_readReqFifo_D_OUT[6] ^ ret_ifc_readReqFifo_D_OUT[15] ^
	     ret_ifc_readReqFifo_D_OUT[24] ^
	     ret_ifc_readReqFifo_D_OUT[33] ^
	     ret_ifc_readReqFifo_D_OUT[42] ^
	     ret_ifc_readReqFifo_D_OUT[51] ^
	     ret_ifc_readReqFifo_D_OUT[60] ^
	     ret_ifc_readReqFifo_D_OUT[69] ;
  assign ret_ifc_readReqFifo_first__196_BIT_7_303_XOR_r_ETC___d1317 =
	     ret_ifc_readReqFifo_D_OUT[7] ^ ret_ifc_readReqFifo_D_OUT[16] ^
	     ret_ifc_readReqFifo_D_OUT[25] ^
	     ret_ifc_readReqFifo_D_OUT[34] ^
	     ret_ifc_readReqFifo_D_OUT[43] ^
	     ret_ifc_readReqFifo_D_OUT[52] ^
	     ret_ifc_readReqFifo_D_OUT[61] ^
	     ret_ifc_readReqFifo_D_OUT[70] ;
  assign ret_ifc_readReqFifo_first__196_BIT_8_318_XOR_r_ETC___d1332 =
	     ret_ifc_readReqFifo_D_OUT[8] ^ ret_ifc_readReqFifo_D_OUT[17] ^
	     ret_ifc_readReqFifo_D_OUT[26] ^
	     ret_ifc_readReqFifo_D_OUT[35] ^
	     ret_ifc_readReqFifo_D_OUT[44] ^
	     ret_ifc_readReqFifo_D_OUT[53] ^
	     ret_ifc_readReqFifo_D_OUT[62] ^
	     ret_ifc_readReqFifo_D_OUT[71] ;
  assign tmp_gslot_maddr__h111901 =
	     (ret_ifc_dmhc_victim_g_index == 2'd3) ?
	       _theResult_____2_fst_maddr__h111937 :
	       _theResult_____2_fst_maddr__h111905 ;
  assign tmp_gslot_maddr__h41892 =
	     (ret_ifc_dmhc_repair_g_index == 2'd3) ?
	       _theResult_____2_fst_maddr__h41928 :
	       _theResult_____2_fst_maddr__h41896 ;
  assign x__h113499 = ret_ifc_dmhc_mslot_counter + 8'd1 ;
  assign x_degree__h86675 = ret_ifc_dmhc_evictee_gslots_0[1:0] - 2'd1 ;
  assign x_degree__h86974 = ret_ifc_dmhc_evictee_gslots_1[1:0] - 2'd1 ;
  assign x_degree__h87273 = ret_ifc_dmhc_evictee_gslots_2[1:0] - 2'd1 ;
  assign x_degree__h87572 = ret_ifc_dmhc_evictee_gslots_3[1:0] - 2'd1 ;
  assign x_wget__h2155 =
	     WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables ?
	       re_value__h114846 :
	       ret_ifc_dmhc_m_table_DOA[96:0] ;

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        ret_ifc_dmhc_hash_units_0_gslot_counter <= `BSV_ASSIGNMENT_DELAY 9'd0;
	ret_ifc_dmhc_hash_units_0_init <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_hash_units_0_is_miss <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_hash_units_1_gslot_counter <= `BSV_ASSIGNMENT_DELAY 9'd0;
	ret_ifc_dmhc_hash_units_1_init <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_hash_units_1_is_miss <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_hash_units_2_gslot_counter <= `BSV_ASSIGNMENT_DELAY 9'd0;
	ret_ifc_dmhc_hash_units_2_init <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_hash_units_2_is_miss <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_hash_units_3_gslot_counter <= `BSV_ASSIGNMENT_DELAY 9'd0;
	ret_ifc_dmhc_hash_units_3_init <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_hash_units_3_is_miss <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_inited <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_ldvn_start_reg <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_ldvn_start_reg_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_ldvn_state_can_overlap <= `BSV_ASSIGNMENT_DELAY 1'd1;
	ret_ifc_dmhc_ldvn_state_fired <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_ldvn_state_mkFSMstate <= `BSV_ASSIGNMENT_DELAY 4'd0;
	ret_ifc_dmhc_miss_service <= `BSV_ASSIGNMENT_DELAY 1'd0;
	ret_ifc_dmhc_mslot_counter <= `BSV_ASSIGNMENT_DELAY 8'd0;
	ret_ifc_dmhc_mslot_replacement_start_reg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	ret_ifc_dmhc_mslot_replacement_start_reg_1 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	ret_ifc_dmhc_mslot_replacement_state_can_overlap <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	ret_ifc_dmhc_mslot_replacement_state_fired <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	ret_ifc_dmhc_mslot_replacement_state_mkFSMstate <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	ret_ifc_dmhc_stage <= `BSV_ASSIGNMENT_DELAY 2'd0;
      end
    else
      begin
        if (ret_ifc_dmhc_hash_units_0_gslot_counter_EN)
	  ret_ifc_dmhc_hash_units_0_gslot_counter <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_0_gslot_counter_D_IN;
	if (ret_ifc_dmhc_hash_units_0_init_EN)
	  ret_ifc_dmhc_hash_units_0_init <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_0_init_D_IN;
	if (ret_ifc_dmhc_hash_units_0_is_miss_EN)
	  ret_ifc_dmhc_hash_units_0_is_miss <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_0_is_miss_D_IN;
	if (ret_ifc_dmhc_hash_units_1_gslot_counter_EN)
	  ret_ifc_dmhc_hash_units_1_gslot_counter <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_1_gslot_counter_D_IN;
	if (ret_ifc_dmhc_hash_units_1_init_EN)
	  ret_ifc_dmhc_hash_units_1_init <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_1_init_D_IN;
	if (ret_ifc_dmhc_hash_units_1_is_miss_EN)
	  ret_ifc_dmhc_hash_units_1_is_miss <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_1_is_miss_D_IN;
	if (ret_ifc_dmhc_hash_units_2_gslot_counter_EN)
	  ret_ifc_dmhc_hash_units_2_gslot_counter <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_2_gslot_counter_D_IN;
	if (ret_ifc_dmhc_hash_units_2_init_EN)
	  ret_ifc_dmhc_hash_units_2_init <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_2_init_D_IN;
	if (ret_ifc_dmhc_hash_units_2_is_miss_EN)
	  ret_ifc_dmhc_hash_units_2_is_miss <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_2_is_miss_D_IN;
	if (ret_ifc_dmhc_hash_units_3_gslot_counter_EN)
	  ret_ifc_dmhc_hash_units_3_gslot_counter <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_3_gslot_counter_D_IN;
	if (ret_ifc_dmhc_hash_units_3_init_EN)
	  ret_ifc_dmhc_hash_units_3_init <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_3_init_D_IN;
	if (ret_ifc_dmhc_hash_units_3_is_miss_EN)
	  ret_ifc_dmhc_hash_units_3_is_miss <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_hash_units_3_is_miss_D_IN;
	if (ret_ifc_dmhc_inited_EN)
	  ret_ifc_dmhc_inited <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_inited_D_IN;
	if (ret_ifc_dmhc_ldvn_start_reg_EN)
	  ret_ifc_dmhc_ldvn_start_reg <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_ldvn_start_reg_D_IN;
	if (ret_ifc_dmhc_ldvn_start_reg_1_EN)
	  ret_ifc_dmhc_ldvn_start_reg_1 <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_ldvn_start_reg_1_D_IN;
	if (ret_ifc_dmhc_ldvn_state_can_overlap_EN)
	  ret_ifc_dmhc_ldvn_state_can_overlap <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_ldvn_state_can_overlap_D_IN;
	if (ret_ifc_dmhc_ldvn_state_fired_EN)
	  ret_ifc_dmhc_ldvn_state_fired <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_ldvn_state_fired_D_IN;
	if (ret_ifc_dmhc_ldvn_state_mkFSMstate_EN)
	  ret_ifc_dmhc_ldvn_state_mkFSMstate <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_ldvn_state_mkFSMstate_D_IN;
	if (ret_ifc_dmhc_miss_service_EN)
	  ret_ifc_dmhc_miss_service <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_miss_service_D_IN;
	if (ret_ifc_dmhc_mslot_counter_EN)
	  ret_ifc_dmhc_mslot_counter <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_mslot_counter_D_IN;
	if (ret_ifc_dmhc_mslot_replacement_start_reg_EN)
	  ret_ifc_dmhc_mslot_replacement_start_reg <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_mslot_replacement_start_reg_D_IN;
	if (ret_ifc_dmhc_mslot_replacement_start_reg_1_EN)
	  ret_ifc_dmhc_mslot_replacement_start_reg_1 <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_mslot_replacement_start_reg_1_D_IN;
	if (ret_ifc_dmhc_mslot_replacement_state_can_overlap_EN)
	  ret_ifc_dmhc_mslot_replacement_state_can_overlap <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_mslot_replacement_state_can_overlap_D_IN;
	if (ret_ifc_dmhc_mslot_replacement_state_fired_EN)
	  ret_ifc_dmhc_mslot_replacement_state_fired <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_mslot_replacement_state_fired_D_IN;
	if (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_EN)
	  ret_ifc_dmhc_mslot_replacement_state_mkFSMstate <= `BSV_ASSIGNMENT_DELAY
	      ret_ifc_dmhc_mslot_replacement_state_mkFSMstate_D_IN;
	if (ret_ifc_dmhc_stage_EN)
	  ret_ifc_dmhc_stage <= `BSV_ASSIGNMENT_DELAY ret_ifc_dmhc_stage_D_IN;
      end
    if (ret_ifc_dmhc_evictee_gslots_0_EN)
      ret_ifc_dmhc_evictee_gslots_0 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_evictee_gslots_0_D_IN;
    if (ret_ifc_dmhc_evictee_gslots_1_EN)
      ret_ifc_dmhc_evictee_gslots_1 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_evictee_gslots_1_D_IN;
    if (ret_ifc_dmhc_evictee_gslots_2_EN)
      ret_ifc_dmhc_evictee_gslots_2 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_evictee_gslots_2_D_IN;
    if (ret_ifc_dmhc_evictee_gslots_3_EN)
      ret_ifc_dmhc_evictee_gslots_3 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_evictee_gslots_3_D_IN;
    if (ret_ifc_dmhc_evictee_hvals_0_EN)
      ret_ifc_dmhc_evictee_hvals_0 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_evictee_hvals_0_D_IN;
    if (ret_ifc_dmhc_evictee_hvals_1_EN)
      ret_ifc_dmhc_evictee_hvals_1 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_evictee_hvals_1_D_IN;
    if (ret_ifc_dmhc_evictee_hvals_2_EN)
      ret_ifc_dmhc_evictee_hvals_2 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_evictee_hvals_2_D_IN;
    if (ret_ifc_dmhc_evictee_hvals_3_EN)
      ret_ifc_dmhc_evictee_hvals_3 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_evictee_hvals_3_D_IN;
    if (ret_ifc_dmhc_evictee_mslot_EN)
      ret_ifc_dmhc_evictee_mslot <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_evictee_mslot_D_IN;
    if (ret_ifc_dmhc_mslot_to_repair_EN)
      ret_ifc_dmhc_mslot_to_repair <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_mslot_to_repair_D_IN;
    if (ret_ifc_dmhc_new_gslots_0_EN)
      ret_ifc_dmhc_new_gslots_0 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_new_gslots_0_D_IN;
    if (ret_ifc_dmhc_new_gslots_1_EN)
      ret_ifc_dmhc_new_gslots_1 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_new_gslots_1_D_IN;
    if (ret_ifc_dmhc_new_gslots_2_EN)
      ret_ifc_dmhc_new_gslots_2 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_new_gslots_2_D_IN;
    if (ret_ifc_dmhc_new_gslots_3_EN)
      ret_ifc_dmhc_new_gslots_3 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_new_gslots_3_D_IN;
    if (ret_ifc_dmhc_new_hvals_0_EN)
      ret_ifc_dmhc_new_hvals_0 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_new_hvals_0_D_IN;
    if (ret_ifc_dmhc_new_hvals_1_EN)
      ret_ifc_dmhc_new_hvals_1 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_new_hvals_1_D_IN;
    if (ret_ifc_dmhc_new_hvals_2_EN)
      ret_ifc_dmhc_new_hvals_2 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_new_hvals_2_D_IN;
    if (ret_ifc_dmhc_new_hvals_3_EN)
      ret_ifc_dmhc_new_hvals_3 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_new_hvals_3_D_IN;
    if (ret_ifc_dmhc_new_mslot_EN)
      ret_ifc_dmhc_new_mslot <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_new_mslot_D_IN;
    if (ret_ifc_dmhc_repair_g_index_EN)
      ret_ifc_dmhc_repair_g_index <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_g_index_D_IN;
    if (ret_ifc_dmhc_repair_gslot_EN)
      ret_ifc_dmhc_repair_gslot <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_gslot_D_IN;
    if (ret_ifc_dmhc_repair_gslots_0_EN)
      ret_ifc_dmhc_repair_gslots_0 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_gslots_0_D_IN;
    if (ret_ifc_dmhc_repair_gslots_1_EN)
      ret_ifc_dmhc_repair_gslots_1 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_gslots_1_D_IN;
    if (ret_ifc_dmhc_repair_gslots_2_EN)
      ret_ifc_dmhc_repair_gslots_2 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_gslots_2_D_IN;
    if (ret_ifc_dmhc_repair_gslots_3_EN)
      ret_ifc_dmhc_repair_gslots_3 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_gslots_3_D_IN;
    if (ret_ifc_dmhc_repair_hvals_0_EN)
      ret_ifc_dmhc_repair_hvals_0 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_hvals_0_D_IN;
    if (ret_ifc_dmhc_repair_hvals_1_EN)
      ret_ifc_dmhc_repair_hvals_1 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_hvals_1_D_IN;
    if (ret_ifc_dmhc_repair_hvals_2_EN)
      ret_ifc_dmhc_repair_hvals_2 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_hvals_2_D_IN;
    if (ret_ifc_dmhc_repair_hvals_3_EN)
      ret_ifc_dmhc_repair_hvals_3 <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_hvals_3_D_IN;
    if (ret_ifc_dmhc_repair_mslot_EN)
      ret_ifc_dmhc_repair_mslot <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_repair_mslot_D_IN;
    if (ret_ifc_dmhc_victim_g_index_EN)
      ret_ifc_dmhc_victim_g_index <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_victim_g_index_D_IN;
    if (ret_ifc_dmhc_victim_gslot_EN)
      ret_ifc_dmhc_victim_gslot <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_victim_gslot_D_IN;
    if (ret_ifc_dmhc_victim_mslot_EN)
      ret_ifc_dmhc_victim_mslot <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_victim_mslot_D_IN;
    if (ret_ifc_dmhc_victim_mslot_addr_EN)
      ret_ifc_dmhc_victim_mslot_addr <= `BSV_ASSIGNMENT_DELAY
	  ret_ifc_dmhc_victim_mslot_addr_D_IN;
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    ret_ifc_dmhc_evictee_gslots_0 = 115'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_evictee_gslots_1 = 115'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_evictee_gslots_2 = 115'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_evictee_gslots_3 = 115'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_evictee_hvals_0 = 9'h0AA;
    ret_ifc_dmhc_evictee_hvals_1 = 9'h0AA;
    ret_ifc_dmhc_evictee_hvals_2 = 9'h0AA;
    ret_ifc_dmhc_evictee_hvals_3 = 9'h0AA;
    ret_ifc_dmhc_evictee_mslot =
	170'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_hash_units_0_gslot_counter = 9'h0AA;
    ret_ifc_dmhc_hash_units_0_init = 1'h0;
    ret_ifc_dmhc_hash_units_0_is_miss = 1'h0;
    ret_ifc_dmhc_hash_units_1_gslot_counter = 9'h0AA;
    ret_ifc_dmhc_hash_units_1_init = 1'h0;
    ret_ifc_dmhc_hash_units_1_is_miss = 1'h0;
    ret_ifc_dmhc_hash_units_2_gslot_counter = 9'h0AA;
    ret_ifc_dmhc_hash_units_2_init = 1'h0;
    ret_ifc_dmhc_hash_units_2_is_miss = 1'h0;
    ret_ifc_dmhc_hash_units_3_gslot_counter = 9'h0AA;
    ret_ifc_dmhc_hash_units_3_init = 1'h0;
    ret_ifc_dmhc_hash_units_3_is_miss = 1'h0;
    ret_ifc_dmhc_inited = 1'h0;
    ret_ifc_dmhc_ldvn_start_reg = 1'h0;
    ret_ifc_dmhc_ldvn_start_reg_1 = 1'h0;
    ret_ifc_dmhc_ldvn_state_can_overlap = 1'h0;
    ret_ifc_dmhc_ldvn_state_fired = 1'h0;
    ret_ifc_dmhc_ldvn_state_mkFSMstate = 4'hA;
    ret_ifc_dmhc_miss_service = 1'h0;
    ret_ifc_dmhc_mslot_counter = 8'hAA;
    ret_ifc_dmhc_mslot_replacement_start_reg = 1'h0;
    ret_ifc_dmhc_mslot_replacement_start_reg_1 = 1'h0;
    ret_ifc_dmhc_mslot_replacement_state_can_overlap = 1'h0;
    ret_ifc_dmhc_mslot_replacement_state_fired = 1'h0;
    ret_ifc_dmhc_mslot_replacement_state_mkFSMstate = 4'hA;
    ret_ifc_dmhc_mslot_to_repair =
	170'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_new_gslots_0 = 115'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_new_gslots_1 = 115'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_new_gslots_2 = 115'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_new_gslots_3 = 115'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_new_hvals_0 = 9'h0AA;
    ret_ifc_dmhc_new_hvals_1 = 9'h0AA;
    ret_ifc_dmhc_new_hvals_2 = 9'h0AA;
    ret_ifc_dmhc_new_hvals_3 = 9'h0AA;
    ret_ifc_dmhc_new_mslot = 170'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_repair_g_index = 2'h2;
    ret_ifc_dmhc_repair_gslot = 115'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_repair_gslots_0 = 115'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_repair_gslots_1 = 115'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_repair_gslots_2 = 115'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_repair_gslots_3 = 115'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_repair_hvals_0 = 9'h0AA;
    ret_ifc_dmhc_repair_hvals_1 = 9'h0AA;
    ret_ifc_dmhc_repair_hvals_2 = 9'h0AA;
    ret_ifc_dmhc_repair_hvals_3 = 9'h0AA;
    ret_ifc_dmhc_repair_mslot =
	170'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_stage = 2'h2;
    ret_ifc_dmhc_victim_g_index = 2'h2;
    ret_ifc_dmhc_victim_gslot = 115'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_victim_mslot =
	170'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    ret_ifc_dmhc_victim_mslot_addr = 8'hAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_lookupPort_response_get)
	begin
	  v__h137507 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_lookupPort_response_get)
	$fwrite(32'h80000001, "(%0d) ", v__h137507);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_lookupPort_response_get) $fwrite(32'h80000001, param1);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_lookupPort_response_get) $fwrite(32'h80000001, ".deq = ");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_lookupPort_response_get && ret_ifc_readDataFifo_D_OUT[97])
	$fwrite(32'h80000001,
		"tagged Valid ",
		"'h%h",
		ret_ifc_readDataFifo_D_OUT[96:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_lookupPort_response_get && !ret_ifc_readDataFifo_D_OUT[97])
	$fwrite(32'h80000001, "tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_lookupPort_response_get) $fwrite(32'h80000001, "\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_lookupPort_response_get) $fflush(32'h80000001);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_read)
	begin
	  v___1__h115962 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_read)
	$display("(%0d) MatchTable:do_read %s key: %h",
		 v___1__h115962,
		 param1,
		 ret_ifc_readReqFifo_D_OUT);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables)
	begin
	  v__h115134 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_lookup_gtables)
	$display("[%0d]: mslot addr: %d rec_value %h",
		 v__h115134,
		 re_maddr__h114845,
		 re_value__h114846);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable)
	begin
	  v__h115313 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable)
	$display("[%0d]: mslot.key: %d, mslot.value: %d",
		 v__h115313,
		 ret_ifc_dmhc_m_table_DOA[168:97],
		 ret_ifc_dmhc_m_table_DOA[96:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_delay)
	begin
	  v__h136846 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_delay)
	$display("(%0d) dmhc %d",
		 v__h136846,
		 WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
		 ret_ifc_dmhc_is_hit_wire_wget);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp)
	begin
	  v___1__h136936 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp)
	$display("(%0d) MatchTable:do_resp %s key: %h, ishit: %d",
		 v___1__h136936,
		 param1,
		 ret_ifc_delay2_ff_D_OUT,
		 WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
		 ret_ifc_dmhc_is_hit_wire_wget);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
	  ret_ifc_dmhc_is_hit_wire_wget)
	begin
	  v__h137105 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
	  ret_ifc_dmhc_is_hit_wire_wget)
	$fwrite(32'h80000001, "(%0d) ", v__h137105);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
	  ret_ifc_dmhc_is_hit_wire_wget)
	$fwrite(32'h80000001, param1, ".enq");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
	  ret_ifc_dmhc_is_hit_wire_wget)
	$fwrite(32'h80000001, "(");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
	  ret_ifc_dmhc_is_hit_wire_wget)
	$fwrite(32'h80000001,
		"tagged Valid ",
		"'h%h",
		IF_ret_ifc_dmhc_rec_value_whas__473_THEN_ret_i_ETC___d1475);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
	  ret_ifc_dmhc_is_hit_wire_wget)
	$fwrite(32'h80000001, ")");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
	  ret_ifc_dmhc_is_hit_wire_wget)
	$fwrite(32'h80000001, "\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable &&
	  ret_ifc_dmhc_is_hit_wire_wget)
	$fflush(32'h80000001);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  (!WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ||
	   !ret_ifc_dmhc_is_hit_wire_wget))
	begin
	  v__h137235 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  (!WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ||
	   !ret_ifc_dmhc_is_hit_wire_wget))
	$fwrite(32'h80000001, "(%0d) ", v__h137235);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  (!WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ||
	   !ret_ifc_dmhc_is_hit_wire_wget))
	$fwrite(32'h80000001, param1, ".enq");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  (!WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ||
	   !ret_ifc_dmhc_is_hit_wire_wget))
	$fwrite(32'h80000001, "(");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  (!WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ||
	   !ret_ifc_dmhc_is_hit_wire_wget))
	$fwrite(32'h80000001, "tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  (!WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ||
	   !ret_ifc_dmhc_is_hit_wire_wget))
	$fwrite(32'h80000001, ")");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  (!WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ||
	   !ret_ifc_dmhc_is_hit_wire_wget))
	$fwrite(32'h80000001, "\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_do_resp &&
	  (!WILL_FIRE_RL_ret_ifc_dmhc_lookup_mtable ||
	   !ret_ifc_dmhc_is_hit_wire_wget))
	$fflush(32'h80000001);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_add_entry_put)
	begin
	  v___1__h137705 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_add_entry_put)
	$display("(%0d) add entry %h %h",
		 v___1__h137705,
		 add_entry_put[168:97],
		 add_entry_put[96:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (!ret_ifc_dmhc_inited && ret_ifc_dmhc_mslot_counter == 8'd255 &&
	  ret_ifc_dmhc_hash_units_0_init)
	begin
	  v__h114571 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (!ret_ifc_dmhc_inited && ret_ifc_dmhc_mslot_counter == 8'd255 &&
	  ret_ifc_dmhc_hash_units_0_init)
	$display("(%0d) match table inited", v__h114571);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l22c9 &&
	  (WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd3 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 22, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l22c9] and [RL_ret_ifc_dmhc_ldvn_action_l30c9,\n  RL_ret_ifc_dmhc_ldvn_action_l41c9, RL_ret_ifc_dmhc_ldvn_action_l52c9,\n  RL_ret_ifc_dmhc_ldvn_action_l60c9, RL_ret_ifc_dmhc_ldvn_action_l99c9,\n  RL_ret_ifc_dmhc_ldvn_action_l107c9] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l30c9 &&
	  (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd3 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 30, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l30c9] and [RL_ret_ifc_dmhc_ldvn_action_l41c9,\n  RL_ret_ifc_dmhc_ldvn_action_l52c9, RL_ret_ifc_dmhc_ldvn_action_l60c9,\n  RL_ret_ifc_dmhc_ldvn_action_l99c9, RL_ret_ifc_dmhc_ldvn_action_l107c9] )\n  fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd2 &&
	  (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd3 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 41, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l41c9] and [RL_ret_ifc_dmhc_ldvn_action_l52c9,\n  RL_ret_ifc_dmhc_ldvn_action_l60c9, RL_ret_ifc_dmhc_ldvn_action_l99c9,\n  RL_ret_ifc_dmhc_ldvn_action_l107c9] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd3 &&
	  (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 52, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l52c9] and [RL_ret_ifc_dmhc_ldvn_action_l60c9,\n  RL_ret_ifc_dmhc_ldvn_action_l99c9, RL_ret_ifc_dmhc_ldvn_action_l107c9] )\n  fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd4 &&
	  (WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 ||
	   ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 60, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l60c9] and [RL_ret_ifc_dmhc_ldvn_action_l99c9,\n  RL_ret_ifc_dmhc_ldvn_action_l107c9] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_ldvn_action_l99c9 &&
	  ret_ifc_dmhc_ldvn_state_mkFSMstate == 4'd6)
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 99, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_ldvn_action_l99c9] and [RL_ret_ifc_dmhc_ldvn_action_l107c9]\n  ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	  ret_ifc_dmhc_victim_gslot[1:0] == 2'd0)
	begin
	  v__h113907 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9 &&
	  ret_ifc_dmhc_victim_gslot[1:0] == 2'd0)
	$display("[%d]: new (key,value) inserted at slot %d\n",
		 v__h113907,
		 ret_ifc_dmhc_mslot_counter - 8'd1);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 &&
	  (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 128, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l128c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l138c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l149c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l164c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2 &&
	  (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 138, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l138c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l149c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l164c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 &&
	  (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 149, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l149c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l164c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 &&
	  (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 164, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l164c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 &&
	  (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 172, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l172c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 &&
	  (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 192, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l192c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 &&
	  (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 182, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l182c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 &&
	  (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 201, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l201c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 &&
	  (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 243, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l243c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 &&
	  WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9)
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 251, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l251c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l121c9 &&
	  (WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l128c9 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd2 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd3 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l164c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l172c9 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd6 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd7 ||
	   ret_ifc_dmhc_mslot_replacement_state_mkFSMstate == 4'd8 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l243c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l251c9 ||
	   WILL_FIRE_RL_ret_ifc_dmhc_mslot_replacement_action_l258c9))
	$display("Error: \"/home/yhs/p4fpga/bsv/library/DMHC/MissServiceFSM.bsv\", line 121, column 9: (R0001)\n  Mutually exclusive rules (from the ME sets\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l121c9] and\n  [RL_ret_ifc_dmhc_mslot_replacement_action_l128c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l138c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l149c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l164c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l172c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l182c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l192c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l201c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l243c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l251c9,\n  RL_ret_ifc_dmhc_mslot_replacement_action_l258c9] ) fired in the same clock\n  cycle.\n");
  end
  // synopsys translate_on
endmodule  // mkMatchTable_PipelineStartTblPipelineStart

