
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001427                       # Number of seconds simulated
sim_ticks                                  1426578500                       # Number of ticks simulated
final_tick                                 1426578500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 330558                       # Simulator instruction rate (inst/s)
host_op_rate                                   638557                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               61628027                       # Simulator tick rate (ticks/s)
host_mem_usage                                 611464                       # Number of bytes of host memory used
host_seconds                                    23.15                       # Real time elapsed on the host
sim_insts                                     7651813                       # Number of instructions simulated
sim_ops                                      14781445                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1426578500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           61440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          104512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             165952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        61440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         61440                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2593                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           43068082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           73260602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             116328684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      43068082                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         43068082                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          43068082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          73260602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            116328684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2594                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2594                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 166016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  166016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                86                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1426549000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2594                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          505                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    324.562376                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   188.498224                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   337.664012                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          186     36.83%     36.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          119     23.56%     60.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           38      7.52%     67.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           28      5.54%     73.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           34      6.73%     80.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           11      2.18%     82.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           21      4.16%     86.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      0.79%     87.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           64     12.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          505                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     36980000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                85617500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   12970000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14255.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33005.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       116.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    116.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2079                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     549941.79                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1663620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   876645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 9796080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         18439200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             19340100                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               567360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        71478570                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         8258400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        290167980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              420587955                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            294.822861                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1382364250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       677500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       7812000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1204431000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     21508000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      35384500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    156765500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2013480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1039830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8725080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         15980640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             17284680                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               926880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        60783660                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         8270400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        296646480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              411671130                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            288.572364                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1386258750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       912000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       6772000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1231425500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     21536000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      32635750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    133297250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1426578500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2086398                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2086398                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              7300                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1693427                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    3072                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                686                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1693427                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1530396                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           163031                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3516                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1426578500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                       89683                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       22818                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1434                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           271                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1426578500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1426578500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       48768                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           186                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    29                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1426578500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2853158                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              77646                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7909085                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2086398                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1533468                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2694171                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   15092                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   54                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           468                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           18                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     48673                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2297                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2779932                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              5.487319                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.992027                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   490574     17.65%     17.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    59049      2.12%     19.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    62984      2.27%     22.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    66521      2.39%     24.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    74255      2.67%     27.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    61571      2.21%     29.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   510074     18.35%     47.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   434758     15.64%     63.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1020146     36.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2779932                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.731259                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.772046                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   262805                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                598086                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1495592                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                415903                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   7546                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               15181954                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   7546                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   471624                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  143717                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2170                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1701076                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                453799                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               15147575                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  5844                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 218909                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  28077                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   8209                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            21309439                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              31690982                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         15996306                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps              20857714                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   451725                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                125                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             92                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1863123                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               109997                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               31889                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             12402                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4758                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   15089408                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 172                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  14984042                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2065                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          308134                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       462811                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            141                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2779932                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         5.390075                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.751247                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              233190      8.39%      8.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               20214      0.73%      9.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               20959      0.75%      9.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               21357      0.77%     10.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               22723      0.82%     11.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               17437      0.63%     12.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2432756     87.51%     99.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                7142      0.26%     99.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                4154      0.15%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2779932                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2422409     99.96%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    739      0.03%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   147      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               909      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              14862906     99.19%     99.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   83      0.00%     99.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1413      0.01%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     99.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                94602      0.63%     99.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               24129      0.16%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               14984042                       # Type of FU issued
system.cpu.iq.rate                           5.251739                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2423295                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.161725                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           35173376                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          15397952                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     14955489                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               17406428                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             9860                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        58766                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           87                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          256                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        16032                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            59                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   7546                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  104504                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  6377                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            15089580                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               193                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                109997                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                31889                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                110                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    599                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5454                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            256                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2518                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7037                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 9555                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              14967303                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 89663                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             16739                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       112478                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2044678                       # Number of branches executed
system.cpu.iew.exec_stores                      22815                       # Number of stores executed
system.cpu.iew.exec_rate                     5.245872                       # Inst execution rate
system.cpu.iew.wb_sent                       14960292                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      14955489                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  12363339                       # num instructions producing a value
system.cpu.iew.wb_consumers                  19573984                       # num instructions consuming a value
system.cpu.iew.wb_rate                       5.241732                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.631621                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          308200                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              31                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              7354                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2734468                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     5.405602                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.348496                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       236703      8.66%      8.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        24194      0.88%      9.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        11955      0.44%      9.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       433035     15.84%     25.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5838      0.21%     26.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       171160      6.26%     32.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1002513     36.66%     68.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       252554      9.24%     78.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       596516     21.81%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2734468                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              7651813                       # Number of instructions committed
system.cpu.commit.committedOps               14781445                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          67088                       # Number of memory references committed
system.cpu.commit.loads                         51231                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2032701                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  14780462                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 1167                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          743      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         14712330     99.53%     99.54% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              40      0.00%     99.54% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1244      0.01%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.55% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           51231      0.35%     99.89% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          15857      0.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          14781445                       # Class of committed instruction
system.cpu.commit.bw_lim_events                596516                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     17227597                       # The number of ROB reads
system.cpu.rob.rob_writes                    30225185                       # The number of ROB writes
system.cpu.timesIdled                             608                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           73226                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     7651813                       # Number of Instructions Simulated
system.cpu.committedOps                      14781445                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.372873                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.372873                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.681875                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.681875                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 15657075                       # number of integer regfile reads
system.cpu.int_regfile_writes                12893081                       # number of integer regfile writes
system.cpu.cc_regfile_reads                  11233688                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8174092                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 4217230                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      4                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1426578500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               793                       # number of replacements
system.cpu.dcache.tags.tagsinuse           782.181797                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               83607                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1817                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.013759                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   782.181797                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.763849                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.763849                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          636                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          306                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            190357                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           190357                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1426578500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        67892                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           67892                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        15715                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          15715                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data         83607                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            83607                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        83607                       # number of overall hits
system.cpu.dcache.overall_hits::total           83607                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        10520                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         10520                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          143                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          143                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        10663                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10663                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        10663                       # number of overall misses
system.cpu.dcache.overall_misses::total         10663                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    712628500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    712628500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     10886500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     10886500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    723515000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    723515000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    723515000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    723515000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        78412                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        78412                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        15858                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        15858                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        94270                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        94270                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        94270                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        94270                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.134163                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.134163                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.009018                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009018                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.113111                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.113111                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.113111                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.113111                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 67740.351711                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67740.351711                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 76129.370629                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76129.370629                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 67852.855669                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67852.855669                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 67852.855669                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67852.855669                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          600                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          489                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           60                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    54.333333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          264                       # number of writebacks
system.cpu.dcache.writebacks::total               264                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         8837                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         8837                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         8845                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8845                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         8845                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8845                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1683                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1683                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          135                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          135                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1818                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1818                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1818                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1818                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    133573000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    133573000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     10356500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10356500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    143929500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    143929500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    143929500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    143929500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.021464                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.021464                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008513                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008513                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.019285                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019285                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.019285                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019285                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 79366.013072                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79366.013072                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76714.814815                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76714.814815                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 79169.141914                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79169.141914                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 79169.141914                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79169.141914                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1426578500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1426578500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1426578500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               512                       # number of replacements
system.cpu.icache.tags.tagsinuse           450.928212                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               47215                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1008                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             46.840278                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   450.928212                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.880719                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.880719                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          224                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             98352                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            98352                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1426578500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        47215                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           47215                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         47215                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            47215                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        47215                       # number of overall hits
system.cpu.icache.overall_hits::total           47215                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1457                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1457                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1457                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1457                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1457                       # number of overall misses
system.cpu.icache.overall_misses::total          1457                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    109462000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    109462000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    109462000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    109462000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    109462000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    109462000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        48672                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        48672                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        48672                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        48672                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        48672                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        48672                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.029935                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.029935                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.029935                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.029935                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.029935                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.029935                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75128.345916                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75128.345916                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 75128.345916                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75128.345916                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 75128.345916                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75128.345916                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          358                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          512                       # number of writebacks
system.cpu.icache.writebacks::total               512                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          448                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          448                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          448                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          448                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          448                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          448                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1009                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1009                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1009                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1009                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1009                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1009                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     80842000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     80842000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     80842000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     80842000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     80842000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     80842000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.020731                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.020731                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.020731                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.020731                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.020731                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.020731                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 80120.911794                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80120.911794                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 80120.911794                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80120.911794                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 80120.911794                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80120.911794                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1426578500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1426578500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1426578500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  1604.195052                       # Cycle average of tags in use
system.l2.tags.total_refs                        1526                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2593                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.588508                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        662.080494                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        942.114557                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.020205                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.028751                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.048956                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2593                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          164                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          798                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1631                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.079132                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     35553                       # Number of tag accesses
system.l2.tags.data_accesses                    35553                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   1426578500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          264                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              264                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          508                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              508                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    17                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              49                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 49                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            167                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               167                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    49                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   184                       # number of demand (read+write) hits
system.l2.demand_hits::total                      233                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   49                       # number of overall hits
system.l2.overall_hits::cpu.data                  184                       # number of overall hits
system.l2.overall_hits::total                     233                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              118                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 118                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           960                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              960                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         1516                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1516                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 960                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1634                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2594                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                960                       # number of overall misses
system.l2.overall_misses::cpu.data               1634                       # number of overall misses
system.l2.overall_misses::total                  2594                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data      9974000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       9974000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     78869500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     78869500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    129272500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    129272500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      78869500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     139246500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        218116000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     78869500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    139246500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       218116000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          264                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          264                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          508                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          508                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            135                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               135                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1009                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1009                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         1683                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1683                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1009                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              1818                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2827                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1009                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             1818                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2827                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.874074                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.874074                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.951437                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.951437                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.900772                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.900772                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.951437                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.898790                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.917580                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.951437                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.898790                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.917580                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 84525.423729                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84525.423729                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 82155.729167                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82155.729167                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 85272.097625                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85272.097625                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 82155.729167                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 85218.176255                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84084.811103                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 82155.729167                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 85218.176255                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84084.811103                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data          118                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            118                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          960                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          960                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         1516                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1516                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            960                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1634                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2594                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           960                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1634                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2594                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data      8794000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      8794000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     69269500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     69269500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    114122500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    114122500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     69269500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    122916500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    192186000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     69269500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    122916500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    192186000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.874074                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.874074                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.951437                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.951437                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.900772                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.900772                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.951437                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.898790                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.917580                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.951437                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.898790                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.917580                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 74525.423729                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74525.423729                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 72155.729167                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72155.729167                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 75278.693931                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75278.693931                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 72155.729167                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 75224.296206                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74088.666153                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 72155.729167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 75224.296206                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74088.666153                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          2594                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1426578500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2475                       # Transaction distribution
system.membus.trans_dist::ReadExReq               118                       # Transaction distribution
system.membus.trans_dist::ReadExResp              118                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2476                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         5187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       165952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       165952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  165952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2594                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2594    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2594                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3232000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13737000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         4132                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         1307                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1426578500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2690                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          264                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          512                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             529                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              135                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             135                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1009                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1683                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2529                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         4428                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  6957                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        97280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       133184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 230464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2827                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004952                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.070210                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2813     99.50%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     14      0.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2827                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            2842000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1512000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2725500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
