0.6
2018.2
Jun 14 2018
20:07:38
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/seg/seg_wishbone.v,1552156429,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/seg/seg_wishbone_tb.v,,seg_wishbone,,,../../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/seg/seg_wishbone_tb.v,1552156174,verilog,,,,seg_wishbone_tb,,,../../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/vivado/riscvcpu-vivado/riscvcpu-vivado.sim/sim_1/impl/func/xsim/seg_wishbone_tb_func_impl.v,1552156716,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/seg/seg_wishbone.v,,glbl;seg_top,,,../../../../../../../cpu/headers,,,,,
