// Seed: 3000400390
module module_0 (
    input supply0 id_0,
    output tri1 id_1,
    input wor id_2,
    output tri0 id_3,
    input wand id_4
);
  assign id_1 = -1'b0;
endmodule
module module_1 #(
    parameter id_11 = 32'd26,
    parameter id_2  = 32'd40,
    parameter id_8  = 32'd26
) (
    input  wand  id_0,
    output tri   id_1,
    input  uwire _id_2
);
  assign id_1 = 1'h0;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_1,
      id_0
  );
  assign modCall_1.id_4 = 0;
  uwire id_4, id_5;
  assign id_4 = -1 == 1 ? id_0 : 1;
  wire id_6;
  logic id_7;
  wire _id_8;
  wire id_9;
  wire [1 : 1] id_10;
  logic [-1 : -1] _id_11 = ~id_4;
  wire [id_11  >  id_2 : id_8] id_12;
endmodule
