//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-23083092
// Cuda compilation tools, release 9.1, V9.1.85
// Based on LLVM 3.4svn
//

.version 6.1
.target sm_30
.address_size 64

	// .globl	_Z6oxMainv
.global .align 8 .b8 pixelID[8];
.global .align 8 .b8 resolution[8];
.global .align 4 .b8 normal[12];
.global .align 4 .b8 camPos[12];
.global .align 4 .b8 root[4];
.global .align 4 .u32 imageEnabled;
.global .texref lightmap;
.global .align 16 .b8 tileInfo[16];
.global .align 4 .u32 additive;
.global .align 1 .b8 image[1];
.global .align 1 .b8 image_HDR[1];
.global .align 1 .b8 image_HDR2[1];
.global .align 1 .b8 image_Mask[1];
.global .align 1 .b8 image_RNM0[1];
.global .align 1 .b8 image_RNM1[1];
.global .align 1 .b8 image_RNM2[1];
.global .align 1 .b8 image_RNM3[1];
.global .align 1 .b8 uvpos[1];
.global .align 1 .b8 uvnormal[1];
.global .align 1 .b8 rnd_seeds[1];
.global .align 4 .b8 directDir[12];
.global .align 4 .b8 directColor[12];
.global .align 4 .f32 shadowSpread;
.global .align 4 .u32 samples;
.global .align 4 .u32 ignoreNormal;
.global .align 4 .b8 _ZN21rti_internal_typeinfo7pixelIDE[8] = {82, 97, 121, 0, 8, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo10resolutionE[8] = {82, 97, 121, 0, 8, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo6normalE[8] = {82, 97, 121, 0, 12, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo6camPosE[8] = {82, 97, 121, 0, 12, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo4rootE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo12imageEnabledE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo8tileInfoE[8] = {82, 97, 121, 0, 16, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo8additiveE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo9directDirE[8] = {82, 97, 121, 0, 12, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo11directColorE[8] = {82, 97, 121, 0, 12, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo12shadowSpreadE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo7samplesE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 4 .b8 _ZN21rti_internal_typeinfo12ignoreNormalE[8] = {82, 97, 121, 0, 4, 0, 0, 0};
.global .align 8 .u64 _ZN21rti_internal_register20reg_bitness_detectorE;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail0E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail1E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail2E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail3E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail4E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail5E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail6E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail7E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail8E;
.global .align 8 .u64 _ZN21rti_internal_register24reg_exception_64_detail9E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail0E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail1E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail2E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail3E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail4E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail5E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail6E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail7E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail8E;
.global .align 4 .u32 _ZN21rti_internal_register21reg_exception_detail9E;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_xE;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_yE;
.global .align 4 .u32 _ZN21rti_internal_register14reg_rayIndex_zE;
.global .align 8 .b8 _ZN21rti_internal_typename7pixelIDE[6] = {117, 105, 110, 116, 50, 0};
.global .align 8 .b8 _ZN21rti_internal_typename10resolutionE[6] = {117, 105, 110, 116, 50, 0};
.global .align 8 .b8 _ZN21rti_internal_typename6normalE[7] = {102, 108, 111, 97, 116, 51, 0};
.global .align 8 .b8 _ZN21rti_internal_typename6camPosE[7] = {102, 108, 111, 97, 116, 51, 0};
.global .align 16 .b8 _ZN21rti_internal_typename4rootE[9] = {114, 116, 79, 98, 106, 101, 99, 116, 0};
.global .align 4 .b8 _ZN21rti_internal_typename12imageEnabledE[4] = {105, 110, 116, 0};
.global .align 8 .b8 _ZN21rti_internal_typename8tileInfoE[6] = {117, 105, 110, 116, 52, 0};
.global .align 4 .b8 _ZN21rti_internal_typename8additiveE[4] = {105, 110, 116, 0};
.global .align 8 .b8 _ZN21rti_internal_typename9directDirE[7] = {102, 108, 111, 97, 116, 51, 0};
.global .align 8 .b8 _ZN21rti_internal_typename11directColorE[7] = {102, 108, 111, 97, 116, 51, 0};
.global .align 8 .b8 _ZN21rti_internal_typename12shadowSpreadE[6] = {102, 108, 111, 97, 116, 0};
.global .align 4 .b8 _ZN21rti_internal_typename7samplesE[4] = {105, 110, 116, 0};
.global .align 4 .b8 _ZN21rti_internal_typename12ignoreNormalE[4] = {105, 110, 116, 0};
.global .align 4 .u32 _ZN21rti_internal_typeenum7pixelIDE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum10resolutionE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum6normalE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum6camPosE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum4rootE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum12imageEnabledE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum8tileInfoE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum8additiveE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum9directDirE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum11directColorE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum12shadowSpreadE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum7samplesE = 4919;
.global .align 4 .u32 _ZN21rti_internal_typeenum12ignoreNormalE = 4919;
.global .align 16 .b8 _ZN21rti_internal_semantic7pixelIDE[14] = {114, 116, 76, 97, 117, 110, 99, 104, 73, 110, 100, 101, 120, 0};
.global .align 16 .b8 _ZN21rti_internal_semantic10resolutionE[12] = {114, 116, 76, 97, 117, 110, 99, 104, 68, 105, 109, 0};
.global .align 16 .b8 _ZN21rti_internal_semantic6normalE[17] = {97, 116, 116, 114, 105, 98, 117, 116, 101, 32, 110, 111, 114, 109, 97, 108, 0};
.global .align 1 .b8 _ZN21rti_internal_semantic6camPosE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic4rootE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic12imageEnabledE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic8tileInfoE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic8additiveE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic9directDirE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic11directColorE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic12shadowSpreadE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic7samplesE[1];
.global .align 1 .b8 _ZN21rti_internal_semantic12ignoreNormalE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation7pixelIDE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation10resolutionE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation6normalE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation6camPosE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation4rootE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation12imageEnabledE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation8tileInfoE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation8additiveE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation9directDirE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation11directColorE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation12shadowSpreadE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation7samplesE[1];
.global .align 1 .b8 _ZN23rti_internal_annotation12ignoreNormalE[1];
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry _Z6oxMainv(

)
{
	.local .align 4 .b8 	__local_depot0[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<124>;
	.reg .b16 	%rs<152>;
	.reg .f32 	%f<824>;
	.reg .b32 	%r<388>;
	.reg .b64 	%rd<297>;


	mov.u64 	%rd296, __local_depot0;
	cvta.local.u64 	%SP, %rd296;
	ld.global.v2.u32 	{%r101, %r102}, [pixelID];
	cvt.u64.u32	%rd23, %r101;
	cvt.u64.u32	%rd24, %r102;
	mov.u64 	%rd27, uvnormal;
	cvta.global.u64 	%rd22, %rd27;
	mov.u32 	%r99, 2;
	mov.u32 	%r100, 4;
	mov.u64 	%rd26, 0;
	// inline asm
	call (%rd21), _rt_buffer_get_64, (%rd22, %r99, %r100, %rd23, %rd24, %rd26, %rd26);
	// inline asm
	ld.u32 	%r1, [%rd21];
	shr.u32 	%r105, %r1, 16;
	cvt.u16.u32	%rs1, %r105;
	and.b16  	%rs7, %rs1, 255;
	cvt.u16.u32	%rs8, %r1;
	or.b16  	%rs9, %rs8, %rs7;
	setp.eq.s16	%p5, %rs9, 0;
	mov.f32 	%f782, 0f00000000;
	mov.f32 	%f783, %f782;
	mov.f32 	%f784, %f782;
	@%p5 bra 	BB0_2;

	ld.u8 	%rs10, [%rd21+1];
	and.b16  	%rs12, %rs8, 255;
	cvt.rn.f32.u16	%f148, %rs12;
	div.rn.f32 	%f149, %f148, 0f437F0000;
	fma.rn.f32 	%f150, %f149, 0f40000000, 0fBF800000;
	cvt.rn.f32.u16	%f151, %rs10;
	div.rn.f32 	%f152, %f151, 0f437F0000;
	fma.rn.f32 	%f153, %f152, 0f40000000, 0fBF800000;
	cvt.rn.f32.u16	%f154, %rs7;
	div.rn.f32 	%f155, %f154, 0f437F0000;
	fma.rn.f32 	%f156, %f155, 0f40000000, 0fBF800000;
	mul.f32 	%f157, %f153, %f153;
	fma.rn.f32 	%f158, %f150, %f150, %f157;
	fma.rn.f32 	%f159, %f156, %f156, %f158;
	sqrt.rn.f32 	%f160, %f159;
	rcp.rn.f32 	%f161, %f160;
	mul.f32 	%f782, %f150, %f161;
	mul.f32 	%f783, %f153, %f161;
	mul.f32 	%f784, %f156, %f161;

BB0_2:
	ld.global.v2.u32 	{%r106, %r107}, [pixelID];
	ld.global.v2.u32 	{%r109, %r110}, [tileInfo];
	add.s32 	%r2, %r106, %r109;
	add.s32 	%r3, %r107, %r110;
	setp.eq.f32	%p6, %f783, 0f00000000;
	setp.eq.f32	%p7, %f782, 0f00000000;
	and.pred  	%p8, %p7, %p6;
	setp.eq.f32	%p9, %f784, 0f00000000;
	and.pred  	%p10, %p8, %p9;
	@%p10 bra 	BB0_122;
	bra.uni 	BB0_3;

BB0_122:
	ld.global.u32 	%r387, [imageEnabled];
	and.b32  	%r312, %r387, 1;
	setp.eq.b32	%p116, %r312, 1;
	@!%p116 bra 	BB0_124;
	bra.uni 	BB0_123;

BB0_123:
	cvt.u64.u32	%rd180, %r2;
	cvt.u64.u32	%rd181, %r3;
	mov.u64 	%rd184, image;
	cvta.global.u64 	%rd179, %rd184;
	mov.u64 	%rd183, 0;
	// inline asm
	call (%rd178), _rt_buffer_get_64, (%rd179, %r99, %r100, %rd180, %rd181, %rd183, %rd183);
	// inline asm
	mov.u16 	%rs84, 0;
	st.v4.u8 	[%rd178], {%rs84, %rs84, %rs84, %rs84};
	ld.global.u32 	%r387, [imageEnabled];

BB0_124:
	and.b32  	%r315, %r387, 8;
	setp.eq.s32	%p117, %r315, 0;
	@%p117 bra 	BB0_126;

	cvt.u64.u32	%rd188, %r3;
	cvt.u64.u32	%rd187, %r2;
	mov.u64 	%rd191, image_Mask;
	cvta.global.u64 	%rd186, %rd191;
	mov.u64 	%rd190, 0;
	// inline asm
	call (%rd185), _rt_buffer_get_64, (%rd186, %r99, %r99, %rd187, %rd188, %rd190, %rd190);
	// inline asm
	mov.f32 	%f704, 0f00000000;
	cvt.rzi.u32.f32	%r318, %f704;
	cvt.u16.u32	%rs85, %r318;
	mov.u16 	%rs86, 0;
	st.v2.u8 	[%rd185], {%rs85, %rs86};
	ld.global.u32 	%r387, [imageEnabled];

BB0_126:
	cvt.u64.u32	%rd19, %r2;
	cvt.u64.u32	%rd20, %r3;
	and.b32  	%r319, %r387, 4;
	setp.eq.s32	%p118, %r319, 0;
	@%p118 bra 	BB0_130;

	ld.global.u32 	%r320, [additive];
	setp.eq.s32	%p119, %r320, 0;
	@%p119 bra 	BB0_129;

	mov.u64 	%rd204, image_HDR;
	cvta.global.u64 	%rd193, %rd204;
	mov.u32 	%r324, 8;
	mov.u64 	%rd203, 0;
	// inline asm
	call (%rd192), _rt_buffer_get_64, (%rd193, %r99, %r324, %rd19, %rd20, %rd203, %rd203);
	// inline asm
	ld.v4.u16 	{%rs93, %rs94, %rs95, %rs96}, [%rd192];
	// inline asm
	{  cvt.f32.f16 %f705, %rs93;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f706, %rs94;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f707, %rs95;}

	// inline asm
	// inline asm
	call (%rd198), _rt_buffer_get_64, (%rd193, %r99, %r324, %rd19, %rd20, %rd203, %rd203);
	// inline asm
	add.f32 	%f708, %f705, 0f00000000;
	add.f32 	%f709, %f706, 0f00000000;
	add.f32 	%f710, %f707, 0f00000000;
	// inline asm
	{  cvt.rn.f16.f32 %rs92, %f710;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs91, %f709;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs90, %f708;}

	// inline asm
	mov.u16 	%rs97, 0;
	st.v4.u16 	[%rd198], {%rs90, %rs91, %rs92, %rs97};
	bra.uni 	BB0_130;

BB0_3:
	ld.global.f32 	%f9, [directDir+8];
	ld.global.f32 	%f8, [directDir+4];
	ld.global.f32 	%f7, [directDir];
	mul.f32 	%f165, %f782, %f7;
	mul.f32 	%f166, %f783, %f8;
	neg.f32 	%f167, %f166;
	sub.f32 	%f168, %f167, %f165;
	mul.f32 	%f169, %f784, %f9;
	sub.f32 	%f10, %f168, %f169;
	ld.global.v2.u32 	{%r118, %r119}, [pixelID];
	cvt.u64.u32	%rd30, %r118;
	cvt.u64.u32	%rd31, %r119;
	mov.u64 	%rd40, uvpos;
	cvta.global.u64 	%rd29, %rd40;
	mov.u32 	%r115, 12;
	// inline asm
	call (%rd28), _rt_buffer_get_64, (%rd29, %r99, %r115, %rd30, %rd31, %rd26, %rd26);
	// inline asm
	ld.f32 	%f170, [%rd28+8];
	ld.f32 	%f171, [%rd28+4];
	ld.f32 	%f172, [%rd28];
	mul.f32 	%f173, %f172, 0f3456BF95;
	mul.f32 	%f174, %f171, 0f3456BF95;
	mul.f32 	%f175, %f170, 0f3456BF95;
	abs.f32 	%f176, %f782;
	div.rn.f32 	%f177, %f173, %f176;
	abs.f32 	%f178, %f783;
	div.rn.f32 	%f179, %f174, %f178;
	abs.f32 	%f180, %f784;
	div.rn.f32 	%f181, %f175, %f180;
	abs.f32 	%f182, %f177;
	abs.f32 	%f183, %f179;
	abs.f32 	%f184, %f181;
	mov.f32 	%f185, 0f38D1B717;
	max.f32 	%f186, %f182, %f185;
	max.f32 	%f187, %f183, %f185;
	max.f32 	%f188, %f184, %f185;
	fma.rn.f32 	%f11, %f782, %f186, %f172;
	fma.rn.f32 	%f12, %f783, %f187, %f171;
	fma.rn.f32 	%f13, %f784, %f188, %f170;
	abs.f32 	%f189, %f7;
	abs.f32 	%f190, %f9;
	setp.gt.f32	%p11, %f189, %f190;
	neg.f32 	%f191, %f8;
	neg.f32 	%f192, %f9;
	selp.f32	%f193, %f191, 0f00000000, %p11;
	selp.f32	%f194, %f7, %f192, %p11;
	selp.f32	%f195, 0f00000000, %f8, %p11;
	mul.f32 	%f196, %f194, %f194;
	fma.rn.f32 	%f197, %f193, %f193, %f196;
	fma.rn.f32 	%f198, %f195, %f195, %f197;
	sqrt.rn.f32 	%f199, %f198;
	rcp.rn.f32 	%f200, %f199;
	mul.f32 	%f14, %f193, %f200;
	mul.f32 	%f15, %f194, %f200;
	mul.f32 	%f16, %f195, %f200;
	ld.global.v2.u32 	{%r122, %r123}, [pixelID];
	cvt.u64.u32	%rd36, %r122;
	cvt.u64.u32	%rd37, %r123;
	mov.u64 	%rd41, rnd_seeds;
	cvta.global.u64 	%rd35, %rd41;
	// inline asm
	call (%rd34), _rt_buffer_get_64, (%rd35, %r99, %r100, %rd36, %rd37, %rd26, %rd26);
	// inline asm
	ld.global.u32 	%r356, [samples];
	mov.f32 	%f803, 0f00000000;
	setp.lt.s32	%p12, %r356, 1;
	@%p12 bra 	BB0_4;

	cvt.rn.f32.s32	%f204, %r356;
	rcp.rn.f32 	%f17, %f204;
	ld.u32 	%r382, [%rd34];
	mul.f32 	%f18, %f11, 0f3456BF95;
	mul.f32 	%f19, %f12, 0f3456BF95;
	mul.f32 	%f20, %f13, 0f3456BF95;
	mul.f32 	%f205, %f7, %f15;
	mul.f32 	%f206, %f8, %f14;
	sub.f32 	%f21, %f206, %f205;
	mul.f32 	%f207, %f9, %f14;
	mul.f32 	%f208, %f7, %f16;
	sub.f32 	%f22, %f208, %f207;
	mul.f32 	%f209, %f8, %f16;
	mul.f32 	%f210, %f9, %f15;
	sub.f32 	%f23, %f210, %f209;
	mov.f32 	%f803, 0f00000000;
	mov.u32 	%r357, 0;
	abs.f32 	%f211, %f19;
	abs.f32 	%f212, %f18;
	max.f32 	%f213, %f212, %f211;
	abs.f32 	%f214, %f20;
	max.f32 	%f215, %f213, %f214;
	mov.f32 	%f804, %f803;
	mov.f32 	%f805, %f803;

BB0_6:
	setp.lt.s32	%p13, %r356, 1;
	@%p13 bra 	BB0_55;

	cvt.rn.f32.s32	%f27, %r357;
	max.f32 	%f28, %f215, %f185;
	mov.u32 	%r359, 0;

BB0_8:
	mad.lo.s32 	%r128, %r382, 1664525, 1013904223;
	and.b32  	%r129, %r128, 16777215;
	cvt.rn.f32.u32	%f217, %r129;
	fma.rn.f32 	%f218, %f217, 0f33800000, %f27;
	mul.f32 	%f219, %f17, %f218;
	mad.lo.s32 	%r382, %r128, 1664525, 1013904223;
	and.b32  	%r130, %r382, 16777215;
	cvt.rn.f32.u32	%f220, %r130;
	cvt.rn.f32.s32	%f221, %r359;
	fma.rn.f32 	%f222, %f220, 0f33800000, %f221;
	mul.f32 	%f223, %f17, %f222;
	sqrt.rn.f32 	%f32, %f219;
	mul.f32 	%f797, %f223, 0f40C90FDB;
	abs.f32 	%f34, %f797;
	setp.neu.f32	%p14, %f34, 0f7F800000;
	mov.f32 	%f791, %f797;
	@%p14 bra 	BB0_10;

	mov.f32 	%f224, 0f00000000;
	mul.rn.f32 	%f791, %f797, %f224;

BB0_10:
	mul.f32 	%f225, %f791, 0f3F22F983;
	cvt.rni.s32.f32	%r370, %f225;
	cvt.rn.f32.s32	%f226, %r370;
	neg.f32 	%f227, %f226;
	mov.f32 	%f228, 0f3FC90FDA;
	fma.rn.f32 	%f229, %f227, %f228, %f791;
	mov.f32 	%f230, 0f33A22168;
	fma.rn.f32 	%f231, %f227, %f230, %f229;
	mov.f32 	%f232, 0f27C234C5;
	fma.rn.f32 	%f792, %f227, %f232, %f231;
	abs.f32 	%f233, %f791;
	setp.leu.f32	%p15, %f233, 0f47CE4780;
	@%p15 bra 	BB0_21;

	add.u64 	%rd43, %SP, 12;
	cvta.to.local.u64 	%rd3, %rd43;
	mov.b32 	 %r13, %f791;
	shr.u32 	%r14, %r13, 23;
	shl.b32 	%r133, %r13, 8;
	or.b32  	%r15, %r133, -2147483648;
	mov.u32 	%r361, 0;
	mov.u64 	%rd293, 0;
	mov.u64 	%rd292, %rd3;
	mov.u32 	%r362, %r361;

BB0_12:
	.pragma "nounroll";
	shl.b64 	%rd44, %rd293, 2;
	mov.u64 	%rd45, __cudart_i2opi_f;
	add.s64 	%rd46, %rd45, %rd44;
	ld.const.u32 	%r136, [%rd46];
	// inline asm
	{
	mad.lo.cc.u32   %r134, %r136, %r15, %r362;
	madc.hi.u32     %r362, %r136, %r15,  0;
	}
	// inline asm
	st.local.u32 	[%rd292], %r134;
	add.s32 	%r361, %r361, 1;
	cvt.s64.s32	%rd293, %r361;
	mul.wide.s32 	%rd49, %r361, 4;
	add.s64 	%rd292, %rd3, %rd49;
	setp.ne.s32	%p16, %r361, 6;
	@%p16 bra 	BB0_12;

	and.b32  	%r139, %r14, 255;
	add.s32 	%r140, %r139, -128;
	shr.u32 	%r141, %r140, 5;
	and.b32  	%r20, %r13, -2147483648;
	cvta.to.local.u64 	%rd51, %rd43;
	st.local.u32 	[%rd51+24], %r362;
	mov.u32 	%r142, 6;
	sub.s32 	%r143, %r142, %r141;
	mul.wide.s32 	%rd52, %r143, 4;
	add.s64 	%rd8, %rd51, %rd52;
	ld.local.u32 	%r363, [%rd8];
	ld.local.u32 	%r364, [%rd8+-4];
	and.b32  	%r23, %r14, 31;
	setp.eq.s32	%p17, %r23, 0;
	@%p17 bra 	BB0_15;

	mov.u32 	%r144, 32;
	sub.s32 	%r145, %r144, %r23;
	shr.u32 	%r146, %r364, %r145;
	shl.b32 	%r147, %r363, %r23;
	add.s32 	%r363, %r146, %r147;
	ld.local.u32 	%r148, [%rd8+-8];
	shr.u32 	%r149, %r148, %r145;
	shl.b32 	%r150, %r364, %r23;
	add.s32 	%r364, %r149, %r150;

BB0_15:
	shr.u32 	%r151, %r364, 30;
	shl.b32 	%r152, %r363, 2;
	add.s32 	%r365, %r151, %r152;
	shl.b32 	%r29, %r364, 2;
	shr.u32 	%r153, %r365, 31;
	shr.u32 	%r154, %r363, 30;
	add.s32 	%r30, %r153, %r154;
	setp.eq.s32	%p18, %r153, 0;
	@%p18 bra 	BB0_16;
	bra.uni 	BB0_17;

BB0_16:
	mov.u32 	%r366, %r20;
	mov.u32 	%r367, %r29;
	bra.uni 	BB0_18;

BB0_17:
	not.b32 	%r155, %r365;
	neg.s32 	%r367, %r29;
	setp.eq.s32	%p19, %r29, 0;
	selp.u32	%r156, 1, 0, %p19;
	add.s32 	%r365, %r156, %r155;
	xor.b32  	%r366, %r20, -2147483648;

BB0_18:
	clz.b32 	%r369, %r365;
	setp.eq.s32	%p20, %r369, 0;
	shl.b32 	%r157, %r365, %r369;
	mov.u32 	%r158, 32;
	sub.s32 	%r159, %r158, %r369;
	shr.u32 	%r160, %r367, %r159;
	add.s32 	%r161, %r160, %r157;
	selp.b32	%r38, %r365, %r161, %p20;
	mov.u32 	%r162, -921707870;
	mul.hi.u32 	%r368, %r38, %r162;
	setp.eq.s32	%p21, %r20, 0;
	neg.s32 	%r163, %r30;
	selp.b32	%r370, %r30, %r163, %p21;
	setp.lt.s32	%p22, %r368, 1;
	@%p22 bra 	BB0_20;

	mul.lo.s32 	%r164, %r38, -921707870;
	shr.u32 	%r165, %r164, 31;
	shl.b32 	%r166, %r368, 1;
	add.s32 	%r368, %r165, %r166;
	add.s32 	%r369, %r369, 1;

BB0_20:
	mov.u32 	%r167, 126;
	sub.s32 	%r168, %r167, %r369;
	shl.b32 	%r169, %r168, 23;
	add.s32 	%r170, %r368, 1;
	shr.u32 	%r171, %r170, 7;
	add.s32 	%r172, %r171, 1;
	shr.u32 	%r173, %r172, 1;
	add.s32 	%r174, %r173, %r169;
	or.b32  	%r175, %r174, %r366;
	mov.b32 	 %f792, %r175;

BB0_21:
	mul.rn.f32 	%f40, %f792, %f792;
	add.s32 	%r46, %r370, 1;
	and.b32  	%r47, %r46, 1;
	setp.eq.s32	%p23, %r47, 0;
	@%p23 bra 	BB0_23;
	bra.uni 	BB0_22;

BB0_23:
	mov.f32 	%f236, 0f3C08839E;
	mov.f32 	%f237, 0fB94CA1F9;
	fma.rn.f32 	%f793, %f237, %f40, %f236;
	bra.uni 	BB0_24;

BB0_22:
	mov.f32 	%f234, 0fBAB6061A;
	mov.f32 	%f235, 0f37CCF5CE;
	fma.rn.f32 	%f793, %f235, %f40, %f234;

BB0_24:
	@%p23 bra 	BB0_26;
	bra.uni 	BB0_25;

BB0_26:
	mov.f32 	%f241, 0fBE2AAAA3;
	fma.rn.f32 	%f242, %f793, %f40, %f241;
	mov.f32 	%f243, 0f00000000;
	fma.rn.f32 	%f794, %f242, %f40, %f243;
	bra.uni 	BB0_27;

BB0_25:
	mov.f32 	%f238, 0f3D2AAAA5;
	fma.rn.f32 	%f239, %f793, %f40, %f238;
	mov.f32 	%f240, 0fBF000000;
	fma.rn.f32 	%f794, %f239, %f40, %f240;

BB0_27:
	fma.rn.f32 	%f795, %f794, %f792, %f792;
	@%p23 bra 	BB0_29;

	mov.f32 	%f244, 0f3F800000;
	fma.rn.f32 	%f795, %f794, %f40, %f244;

BB0_29:
	and.b32  	%r176, %r46, 2;
	setp.eq.s32	%p26, %r176, 0;
	@%p26 bra 	BB0_31;

	mov.f32 	%f245, 0f00000000;
	mov.f32 	%f246, 0fBF800000;
	fma.rn.f32 	%f795, %f795, %f246, %f245;

BB0_31:
	@%p14 bra 	BB0_33;

	mov.f32 	%f247, 0f00000000;
	mul.rn.f32 	%f797, %f797, %f247;

BB0_33:
	mul.f32 	%f248, %f797, 0f3F22F983;
	cvt.rni.s32.f32	%r380, %f248;
	cvt.rn.f32.s32	%f249, %r380;
	neg.f32 	%f250, %f249;
	fma.rn.f32 	%f252, %f250, %f228, %f797;
	fma.rn.f32 	%f254, %f250, %f230, %f252;
	fma.rn.f32 	%f798, %f250, %f232, %f254;
	abs.f32 	%f256, %f797;
	setp.leu.f32	%p28, %f256, 0f47CE4780;
	@%p28 bra 	BB0_44;

	add.u64 	%rd54, %SP, 12;
	cvta.to.local.u64 	%rd9, %rd54;
	mov.b32 	 %r49, %f797;
	shr.u32 	%r50, %r49, 23;
	shl.b32 	%r179, %r49, 8;
	or.b32  	%r51, %r179, -2147483648;
	mov.u32 	%r371, 0;
	mov.u64 	%rd294, %rd9;
	mov.u64 	%rd295, %rd26;
	mov.u32 	%r372, %r371;

BB0_35:
	.pragma "nounroll";
	shl.b64 	%rd55, %rd295, 2;
	mov.u64 	%rd56, __cudart_i2opi_f;
	add.s64 	%rd57, %rd56, %rd55;
	ld.const.u32 	%r182, [%rd57];
	// inline asm
	{
	mad.lo.cc.u32   %r180, %r182, %r51, %r372;
	madc.hi.u32     %r372, %r182, %r51,  0;
	}
	// inline asm
	st.local.u32 	[%rd294], %r180;
	add.s32 	%r371, %r371, 1;
	cvt.s64.s32	%rd295, %r371;
	mul.wide.s32 	%rd58, %r371, 4;
	add.s64 	%rd294, %rd9, %rd58;
	setp.ne.s32	%p29, %r371, 6;
	@%p29 bra 	BB0_35;

	and.b32  	%r185, %r50, 255;
	add.s32 	%r186, %r185, -128;
	shr.u32 	%r187, %r186, 5;
	and.b32  	%r56, %r49, -2147483648;
	cvta.to.local.u64 	%rd60, %rd54;
	st.local.u32 	[%rd60+24], %r372;
	mov.u32 	%r188, 6;
	sub.s32 	%r189, %r188, %r187;
	mul.wide.s32 	%rd61, %r189, 4;
	add.s64 	%rd15, %rd60, %rd61;
	ld.local.u32 	%r373, [%rd15];
	ld.local.u32 	%r374, [%rd15+-4];
	and.b32  	%r59, %r50, 31;
	setp.eq.s32	%p30, %r59, 0;
	@%p30 bra 	BB0_38;

	mov.u32 	%r190, 32;
	sub.s32 	%r191, %r190, %r59;
	shr.u32 	%r192, %r374, %r191;
	shl.b32 	%r193, %r373, %r59;
	add.s32 	%r373, %r192, %r193;
	ld.local.u32 	%r194, [%rd15+-8];
	shr.u32 	%r195, %r194, %r191;
	shl.b32 	%r196, %r374, %r59;
	add.s32 	%r374, %r195, %r196;

BB0_38:
	shr.u32 	%r197, %r374, 30;
	shl.b32 	%r198, %r373, 2;
	add.s32 	%r375, %r197, %r198;
	shl.b32 	%r65, %r374, 2;
	shr.u32 	%r199, %r375, 31;
	shr.u32 	%r200, %r373, 30;
	add.s32 	%r66, %r199, %r200;
	setp.eq.s32	%p31, %r199, 0;
	@%p31 bra 	BB0_39;
	bra.uni 	BB0_40;

BB0_39:
	mov.u32 	%r376, %r56;
	mov.u32 	%r377, %r65;
	bra.uni 	BB0_41;

BB0_40:
	not.b32 	%r201, %r375;
	neg.s32 	%r377, %r65;
	setp.eq.s32	%p32, %r65, 0;
	selp.u32	%r202, 1, 0, %p32;
	add.s32 	%r375, %r202, %r201;
	xor.b32  	%r376, %r56, -2147483648;

BB0_41:
	clz.b32 	%r379, %r375;
	setp.eq.s32	%p33, %r379, 0;
	shl.b32 	%r203, %r375, %r379;
	mov.u32 	%r204, 32;
	sub.s32 	%r205, %r204, %r379;
	shr.u32 	%r206, %r377, %r205;
	add.s32 	%r207, %r206, %r203;
	selp.b32	%r74, %r375, %r207, %p33;
	mov.u32 	%r208, -921707870;
	mul.hi.u32 	%r378, %r74, %r208;
	setp.eq.s32	%p34, %r56, 0;
	neg.s32 	%r209, %r66;
	selp.b32	%r380, %r66, %r209, %p34;
	setp.lt.s32	%p35, %r378, 1;
	@%p35 bra 	BB0_43;

	mul.lo.s32 	%r210, %r74, -921707870;
	shr.u32 	%r211, %r210, 31;
	shl.b32 	%r212, %r378, 1;
	add.s32 	%r378, %r211, %r212;
	add.s32 	%r379, %r379, 1;

BB0_43:
	mov.u32 	%r213, 126;
	sub.s32 	%r214, %r213, %r379;
	shl.b32 	%r215, %r214, 23;
	add.s32 	%r216, %r378, 1;
	shr.u32 	%r217, %r216, 7;
	add.s32 	%r218, %r217, 1;
	shr.u32 	%r219, %r218, 1;
	add.s32 	%r220, %r219, %r215;
	or.b32  	%r221, %r220, %r376;
	mov.b32 	 %f798, %r221;

BB0_44:
	mul.rn.f32 	%f57, %f798, %f798;
	and.b32  	%r82, %r380, 1;
	setp.eq.s32	%p36, %r82, 0;
	@%p36 bra 	BB0_46;
	bra.uni 	BB0_45;

BB0_46:
	mov.f32 	%f259, 0f3C08839E;
	mov.f32 	%f260, 0fB94CA1F9;
	fma.rn.f32 	%f799, %f260, %f57, %f259;
	bra.uni 	BB0_47;

BB0_45:
	mov.f32 	%f257, 0fBAB6061A;
	mov.f32 	%f258, 0f37CCF5CE;
	fma.rn.f32 	%f799, %f258, %f57, %f257;

BB0_47:
	@%p36 bra 	BB0_49;
	bra.uni 	BB0_48;

BB0_49:
	mov.f32 	%f264, 0fBE2AAAA3;
	fma.rn.f32 	%f265, %f799, %f57, %f264;
	mov.f32 	%f266, 0f00000000;
	fma.rn.f32 	%f800, %f265, %f57, %f266;
	bra.uni 	BB0_50;

BB0_48:
	mov.f32 	%f261, 0f3D2AAAA5;
	fma.rn.f32 	%f262, %f799, %f57, %f261;
	mov.f32 	%f263, 0fBF000000;
	fma.rn.f32 	%f800, %f262, %f57, %f263;

BB0_50:
	fma.rn.f32 	%f801, %f800, %f798, %f798;
	@%p36 bra 	BB0_52;

	mov.f32 	%f267, 0f3F800000;
	fma.rn.f32 	%f801, %f800, %f57, %f267;

BB0_52:
	and.b32  	%r222, %r380, 2;
	setp.eq.s32	%p39, %r222, 0;
	@%p39 bra 	BB0_54;

	mov.f32 	%f268, 0f00000000;
	mov.f32 	%f269, 0fBF800000;
	fma.rn.f32 	%f801, %f801, %f269, %f268;

BB0_54:
	mul.f32 	%f278, %f32, %f795;
	add.u64 	%rd62, %SP, 0;
	cvta.to.local.u64 	%rd63, %rd62;
	mul.f32 	%f279, %f278, %f278;
	mov.f32 	%f280, 0f3F800000;
	sub.f32 	%f281, %f280, %f279;
	mul.f32 	%f282, %f32, %f801;
	mul.f32 	%f283, %f282, %f282;
	sub.f32 	%f284, %f281, %f283;
	mov.f32 	%f285, 0f00000000;
	max.f32 	%f286, %f285, %f284;
	sqrt.rn.f32 	%f287, %f286;
	mul.f32 	%f288, %f14, %f282;
	mul.f32 	%f289, %f15, %f282;
	mul.f32 	%f290, %f16, %f282;
	fma.rn.f32 	%f291, %f23, %f278, %f288;
	fma.rn.f32 	%f292, %f22, %f278, %f289;
	fma.rn.f32 	%f293, %f21, %f278, %f290;
	fma.rn.f32 	%f294, %f7, %f287, %f291;
	fma.rn.f32 	%f295, %f8, %f287, %f292;
	fma.rn.f32 	%f296, %f9, %f287, %f293;
	add.f32 	%f297, %f7, %f294;
	add.f32 	%f298, %f8, %f295;
	add.f32 	%f299, %f9, %f296;
	ld.global.f32 	%f300, [shadowSpread];
	mul.f32 	%f301, %f300, %f297;
	mul.f32 	%f302, %f300, %f298;
	mul.f32 	%f303, %f300, %f299;
	sub.f32 	%f304, %f301, %f7;
	sub.f32 	%f305, %f302, %f8;
	sub.f32 	%f306, %f303, %f9;
	mul.f32 	%f307, %f305, %f305;
	fma.rn.f32 	%f308, %f304, %f304, %f307;
	fma.rn.f32 	%f309, %f306, %f306, %f308;
	sqrt.rn.f32 	%f310, %f309;
	rcp.rn.f32 	%f311, %f310;
	mul.f32 	%f273, %f311, %f304;
	mul.f32 	%f274, %f311, %f305;
	mul.f32 	%f275, %f311, %f306;
	ld.global.u32 	%r226, [imageEnabled];
	and.b32  	%r227, %r226, 32;
	setp.eq.s32	%p40, %r227, 0;
	selp.f32	%f312, 0f3F800000, 0f41200000, %p40;
	mul.f32 	%f276, %f312, %f28;
	mov.u32 	%r228, 1065353216;
	st.local.u32 	[%rd63+8], %r228;
	st.local.u32 	[%rd63+4], %r228;
	st.local.u32 	[%rd63], %r228;
	ld.global.u32 	%r223, [root];
	mov.u32 	%r224, 1;
	mov.f32 	%f277, 0f6C4ECB8F;
	// inline asm
	call _rt_trace_64, (%r223, %f11, %f12, %f13, %f273, %f274, %f275, %r224, %f276, %f277, %rd62, %r115);
	// inline asm
	ld.local.f32 	%f313, [%rd63];
	add.f32 	%f805, %f805, %f313;
	ld.local.f32 	%f314, [%rd63+4];
	add.f32 	%f804, %f804, %f314;
	ld.local.f32 	%f315, [%rd63+8];
	add.f32 	%f803, %f803, %f315;
	ld.global.u32 	%r356, [samples];
	add.s32 	%r359, %r359, 1;
	setp.lt.s32	%p41, %r359, %r356;
	@%p41 bra 	BB0_8;

BB0_55:
	add.s32 	%r357, %r357, 1;
	setp.lt.s32	%p42, %r357, %r356;
	@%p42 bra 	BB0_6;
	bra.uni 	BB0_56;

BB0_4:
	mov.f32 	%f804, %f803;
	mov.f32 	%f805, %f803;

BB0_56:
	setp.eq.s32	%p43, %r356, 0;
	mov.f32 	%f809, 0f3F800000;
	mov.f32 	%f810, %f809;
	mov.f32 	%f811, %f809;
	@%p43 bra 	BB0_58;

	mul.lo.s32 	%r229, %r356, %r356;
	cvt.rn.f32.s32	%f319, %r229;
	rcp.rn.f32 	%f320, %f319;
	mul.f32 	%f809, %f805, %f320;
	mul.f32 	%f810, %f804, %f320;
	mul.f32 	%f811, %f803, %f320;

BB0_58:
	ld.global.f32 	%f321, [directColor];
	mul.f32 	%f322, %f809, %f321;
	ld.global.f32 	%f323, [directColor+4];
	mul.f32 	%f324, %f810, %f323;
	ld.global.f32 	%f325, [directColor+8];
	mul.f32 	%f326, %f811, %f325;
	cvt.sat.f32.f32	%f327, %f10;
	mul.f32 	%f84, %f322, %f327;
	mul.f32 	%f85, %f324, %f327;
	mul.f32 	%f86, %f326, %f327;
	mul.f32 	%f87, %f322, 0f3E800000;
	mul.f32 	%f88, %f324, 0f3E800000;
	mul.f32 	%f89, %f326, 0f3E800000;
	ld.global.u32 	%r385, [imageEnabled];
	and.b32  	%r230, %r385, 8;
	setp.eq.s32	%p44, %r230, 0;
	@%p44 bra 	BB0_71;

	cvt.u64.u32	%rd66, %r2;
	cvt.u64.u32	%rd67, %r3;
	mov.u64 	%rd70, image_Mask;
	cvta.global.u64 	%rd65, %rd70;
	// inline asm
	call (%rd64), _rt_buffer_get_64, (%rd65, %r99, %r99, %rd66, %rd67, %rd26, %rd26);
	// inline asm
	abs.f32 	%f91, %f809;
	setp.lt.f32	%p45, %f91, 0f00800000;
	mul.f32 	%f333, %f91, 0f4B800000;
	selp.f32	%f334, 0fC3170000, 0fC2FE0000, %p45;
	selp.f32	%f335, %f333, %f91, %p45;
	mov.b32 	 %r233, %f335;
	and.b32  	%r234, %r233, 8388607;
	or.b32  	%r235, %r234, 1065353216;
	mov.b32 	 %f336, %r235;
	shr.u32 	%r236, %r233, 23;
	cvt.rn.f32.u32	%f337, %r236;
	add.f32 	%f338, %f334, %f337;
	setp.gt.f32	%p46, %f336, 0f3FB504F3;
	mul.f32 	%f339, %f336, 0f3F000000;
	add.f32 	%f340, %f338, 0f3F800000;
	selp.f32	%f341, %f339, %f336, %p46;
	selp.f32	%f342, %f340, %f338, %p46;
	add.f32 	%f343, %f341, 0fBF800000;
	add.f32 	%f329, %f341, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f328,%f329;
	// inline asm
	add.f32 	%f344, %f343, %f343;
	mul.f32 	%f345, %f328, %f344;
	mul.f32 	%f346, %f345, %f345;
	mov.f32 	%f347, 0f3C4CAF63;
	mov.f32 	%f348, 0f3B18F0FE;
	fma.rn.f32 	%f349, %f348, %f346, %f347;
	mov.f32 	%f350, 0f3DAAAABD;
	fma.rn.f32 	%f351, %f349, %f346, %f350;
	mul.rn.f32 	%f352, %f351, %f346;
	mul.rn.f32 	%f353, %f352, %f345;
	sub.f32 	%f354, %f343, %f345;
	neg.f32 	%f355, %f345;
	add.f32 	%f356, %f354, %f354;
	fma.rn.f32 	%f357, %f355, %f343, %f356;
	mul.rn.f32 	%f358, %f328, %f357;
	add.f32 	%f359, %f353, %f345;
	sub.f32 	%f360, %f345, %f359;
	add.f32 	%f361, %f353, %f360;
	add.f32 	%f362, %f358, %f361;
	add.f32 	%f363, %f359, %f362;
	sub.f32 	%f364, %f359, %f363;
	add.f32 	%f365, %f362, %f364;
	mov.f32 	%f366, 0f3F317200;
	mul.rn.f32 	%f367, %f342, %f366;
	mov.f32 	%f368, 0f35BFBE8E;
	mul.rn.f32 	%f369, %f342, %f368;
	add.f32 	%f370, %f367, %f363;
	sub.f32 	%f371, %f367, %f370;
	add.f32 	%f372, %f363, %f371;
	add.f32 	%f373, %f365, %f372;
	add.f32 	%f374, %f369, %f373;
	add.f32 	%f375, %f370, %f374;
	sub.f32 	%f376, %f370, %f375;
	add.f32 	%f377, %f374, %f376;
	mov.f32 	%f378, 0f3EE8BA2E;
	mul.rn.f32 	%f379, %f378, %f375;
	neg.f32 	%f380, %f379;
	fma.rn.f32 	%f381, %f378, %f375, %f380;
	fma.rn.f32 	%f382, %f378, %f377, %f381;
	mov.f32 	%f383, 0f00000000;
	fma.rn.f32 	%f384, %f383, %f375, %f382;
	add.rn.f32 	%f385, %f379, %f384;
	neg.f32 	%f386, %f385;
	add.rn.f32 	%f387, %f379, %f386;
	add.rn.f32 	%f388, %f387, %f384;
	mov.b32 	 %r237, %f385;
	setp.eq.s32	%p47, %r237, 1118925336;
	add.s32 	%r238, %r237, -1;
	mov.b32 	 %f389, %r238;
	add.f32 	%f390, %f388, 0f37000000;
	selp.f32	%f391, %f389, %f385, %p47;
	selp.f32	%f92, %f390, %f388, %p47;
	mul.f32 	%f392, %f391, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f393, %f392;
	mov.f32 	%f394, 0fBF317200;
	fma.rn.f32 	%f395, %f393, %f394, %f391;
	mov.f32 	%f396, 0fB5BFBE8E;
	fma.rn.f32 	%f397, %f393, %f396, %f395;
	mul.f32 	%f398, %f397, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f399, %f398;
	add.f32 	%f400, %f393, 0f00000000;
	ex2.approx.f32 	%f401, %f400;
	mul.f32 	%f402, %f399, %f401;
	setp.lt.f32	%p48, %f391, 0fC2D20000;
	selp.f32	%f403, 0f00000000, %f402, %p48;
	setp.gt.f32	%p49, %f391, 0f42D20000;
	selp.f32	%f812, 0f7F800000, %f403, %p49;
	setp.eq.f32	%p50, %f812, 0f7F800000;
	@%p50 bra 	BB0_61;

	fma.rn.f32 	%f812, %f812, %f92, %f812;

BB0_61:
	mov.f32 	%f774, 0f3E68BA2E;
	cvt.rzi.f32.f32	%f773, %f774;
	fma.rn.f32 	%f772, %f773, 0fC0000000, 0f3EE8BA2E;
	abs.f32 	%f771, %f772;
	setp.lt.f32	%p51, %f809, 0f00000000;
	setp.eq.f32	%p52, %f771, 0f3F800000;
	and.pred  	%p1, %p51, %p52;
	mov.b32 	 %r239, %f812;
	xor.b32  	%r240, %r239, -2147483648;
	mov.b32 	 %f404, %r240;
	selp.f32	%f814, %f404, %f812, %p1;
	setp.eq.f32	%p53, %f809, 0f00000000;
	@%p53 bra 	BB0_64;
	bra.uni 	BB0_62;

BB0_64:
	add.f32 	%f407, %f809, %f809;
	selp.f32	%f814, %f407, 0f00000000, %p52;
	bra.uni 	BB0_65;

BB0_129:
	mov.u64 	%rd211, image_HDR;
	cvta.global.u64 	%rd206, %rd211;
	mov.u32 	%r326, 8;
	mov.u64 	%rd210, 0;
	// inline asm
	call (%rd205), _rt_buffer_get_64, (%rd206, %r99, %r326, %rd19, %rd20, %rd210, %rd210);
	// inline asm
	mov.f32 	%f711, 0f00000000;
	// inline asm
	{  cvt.rn.f16.f32 %rs98, %f711;}

	// inline asm
	mov.u16 	%rs99, 0;
	st.v4.u16 	[%rd205], {%rs98, %rs98, %rs98, %rs99};

BB0_130:
	ld.global.u32 	%r327, [additive];
	setp.eq.s32	%p120, %r327, 0;
	@%p120 bra 	BB0_132;

	mov.u64 	%rd224, image_RNM0;
	cvta.global.u64 	%rd213, %rd224;
	mov.u32 	%r331, 8;
	mov.u64 	%rd223, 0;
	// inline asm
	call (%rd212), _rt_buffer_get_64, (%rd213, %r99, %r331, %rd19, %rd20, %rd223, %rd223);
	// inline asm
	ld.v4.u16 	{%rs106, %rs107, %rs108, %rs109}, [%rd212];
	// inline asm
	{  cvt.f32.f16 %f712, %rs106;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f713, %rs107;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f714, %rs108;}

	// inline asm
	// inline asm
	call (%rd218), _rt_buffer_get_64, (%rd213, %r99, %r331, %rd19, %rd20, %rd223, %rd223);
	// inline asm
	add.f32 	%f715, %f712, 0f00000000;
	add.f32 	%f716, %f713, 0f00000000;
	add.f32 	%f717, %f714, 0f00000000;
	// inline asm
	{  cvt.rn.f16.f32 %rs105, %f717;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs104, %f716;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs103, %f715;}

	// inline asm
	mov.u16 	%rs110, 0;
	st.v4.u16 	[%rd218], {%rs103, %rs104, %rs105, %rs110};
	bra.uni 	BB0_133;

BB0_132:
	mov.u64 	%rd231, image_RNM0;
	cvta.global.u64 	%rd226, %rd231;
	mov.u32 	%r333, 8;
	mov.u64 	%rd230, 0;
	// inline asm
	call (%rd225), _rt_buffer_get_64, (%rd226, %r99, %r333, %rd19, %rd20, %rd230, %rd230);
	// inline asm
	mov.f32 	%f718, 0f00000000;
	// inline asm
	{  cvt.rn.f16.f32 %rs111, %f718;}

	// inline asm
	mov.u16 	%rs112, 0;
	st.v4.u16 	[%rd225], {%rs111, %rs111, %rs111, %rs112};

BB0_133:
	ld.global.u32 	%r334, [additive];
	setp.eq.s32	%p121, %r334, 0;
	@%p121 bra 	BB0_135;

	mov.u64 	%rd244, image_RNM1;
	cvta.global.u64 	%rd233, %rd244;
	mov.u32 	%r338, 8;
	mov.u64 	%rd243, 0;
	// inline asm
	call (%rd232), _rt_buffer_get_64, (%rd233, %r99, %r338, %rd19, %rd20, %rd243, %rd243);
	// inline asm
	ld.v4.u16 	{%rs119, %rs120, %rs121, %rs122}, [%rd232];
	// inline asm
	{  cvt.f32.f16 %f719, %rs119;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f720, %rs120;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f721, %rs121;}

	// inline asm
	// inline asm
	call (%rd238), _rt_buffer_get_64, (%rd233, %r99, %r338, %rd19, %rd20, %rd243, %rd243);
	// inline asm
	add.f32 	%f722, %f719, 0f00000000;
	add.f32 	%f723, %f720, 0f00000000;
	add.f32 	%f724, %f721, 0f00000000;
	// inline asm
	{  cvt.rn.f16.f32 %rs118, %f724;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs117, %f723;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs116, %f722;}

	// inline asm
	mov.u16 	%rs123, 0;
	st.v4.u16 	[%rd238], {%rs116, %rs117, %rs118, %rs123};
	bra.uni 	BB0_136;

BB0_135:
	mov.u64 	%rd251, image_RNM1;
	cvta.global.u64 	%rd246, %rd251;
	mov.u32 	%r340, 8;
	mov.u64 	%rd250, 0;
	// inline asm
	call (%rd245), _rt_buffer_get_64, (%rd246, %r99, %r340, %rd19, %rd20, %rd250, %rd250);
	// inline asm
	mov.f32 	%f725, 0f00000000;
	// inline asm
	{  cvt.rn.f16.f32 %rs124, %f725;}

	// inline asm
	mov.u16 	%rs125, 0;
	st.v4.u16 	[%rd245], {%rs124, %rs124, %rs124, %rs125};

BB0_136:
	ld.global.u32 	%r341, [additive];
	setp.eq.s32	%p122, %r341, 0;
	@%p122 bra 	BB0_138;

	mov.u64 	%rd264, image_RNM2;
	cvta.global.u64 	%rd253, %rd264;
	mov.u32 	%r345, 8;
	mov.u64 	%rd263, 0;
	// inline asm
	call (%rd252), _rt_buffer_get_64, (%rd253, %r99, %r345, %rd19, %rd20, %rd263, %rd263);
	// inline asm
	ld.v4.u16 	{%rs132, %rs133, %rs134, %rs135}, [%rd252];
	// inline asm
	{  cvt.f32.f16 %f726, %rs132;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f727, %rs133;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f728, %rs134;}

	// inline asm
	// inline asm
	call (%rd258), _rt_buffer_get_64, (%rd253, %r99, %r345, %rd19, %rd20, %rd263, %rd263);
	// inline asm
	add.f32 	%f729, %f726, 0f00000000;
	add.f32 	%f730, %f727, 0f00000000;
	add.f32 	%f731, %f728, 0f00000000;
	// inline asm
	{  cvt.rn.f16.f32 %rs131, %f731;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs130, %f730;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs129, %f729;}

	// inline asm
	mov.u16 	%rs136, 0;
	st.v4.u16 	[%rd258], {%rs129, %rs130, %rs131, %rs136};
	bra.uni 	BB0_139;

BB0_138:
	mov.u64 	%rd271, image_RNM2;
	cvta.global.u64 	%rd266, %rd271;
	mov.u32 	%r347, 8;
	mov.u64 	%rd270, 0;
	// inline asm
	call (%rd265), _rt_buffer_get_64, (%rd266, %r99, %r347, %rd19, %rd20, %rd270, %rd270);
	// inline asm
	mov.f32 	%f732, 0f00000000;
	// inline asm
	{  cvt.rn.f16.f32 %rs137, %f732;}

	// inline asm
	mov.u16 	%rs138, 0;
	st.v4.u16 	[%rd265], {%rs137, %rs137, %rs137, %rs138};

BB0_139:
	ld.global.u32 	%r348, [additive];
	setp.eq.s32	%p123, %r348, 0;
	@%p123 bra 	BB0_141;

	mov.u64 	%rd284, image_RNM3;
	cvta.global.u64 	%rd273, %rd284;
	mov.u32 	%r352, 8;
	mov.u64 	%rd283, 0;
	// inline asm
	call (%rd272), _rt_buffer_get_64, (%rd273, %r99, %r352, %rd19, %rd20, %rd283, %rd283);
	// inline asm
	ld.v4.u16 	{%rs145, %rs146, %rs147, %rs148}, [%rd272];
	// inline asm
	{  cvt.f32.f16 %f733, %rs145;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f734, %rs146;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f735, %rs147;}

	// inline asm
	// inline asm
	call (%rd278), _rt_buffer_get_64, (%rd273, %r99, %r352, %rd19, %rd20, %rd283, %rd283);
	// inline asm
	add.f32 	%f736, %f733, 0f00000000;
	add.f32 	%f737, %f734, 0f00000000;
	add.f32 	%f738, %f735, 0f00000000;
	// inline asm
	{  cvt.rn.f16.f32 %rs144, %f738;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs143, %f737;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs142, %f736;}

	// inline asm
	mov.u16 	%rs149, 0;
	st.v4.u16 	[%rd278], {%rs142, %rs143, %rs144, %rs149};
	bra.uni 	BB0_142;

BB0_141:
	mov.u64 	%rd291, image_RNM3;
	cvta.global.u64 	%rd286, %rd291;
	mov.u32 	%r354, 8;
	mov.u64 	%rd290, 0;
	// inline asm
	call (%rd285), _rt_buffer_get_64, (%rd286, %r99, %r354, %rd19, %rd20, %rd290, %rd290);
	// inline asm
	mov.f32 	%f739, 0f00000000;
	// inline asm
	{  cvt.rn.f16.f32 %rs150, %f739;}

	// inline asm
	mov.u16 	%rs151, 0;
	st.v4.u16 	[%rd285], {%rs150, %rs150, %rs150, %rs151};
	bra.uni 	BB0_142;

BB0_62:
	setp.geu.f32	%p54, %f809, 0f00000000;
	@%p54 bra 	BB0_65;

	mov.f32 	%f778, 0f3EE8BA2E;
	cvt.rzi.f32.f32	%f406, %f778;
	setp.neu.f32	%p55, %f406, 0f3EE8BA2E;
	selp.f32	%f814, 0f7FFFFFFF, %f814, %p55;

BB0_65:
	abs.f32 	%f775, %f809;
	add.f32 	%f408, %f775, 0f3EE8BA2E;
	mov.b32 	 %r241, %f408;
	setp.lt.s32	%p57, %r241, 2139095040;
	@%p57 bra 	BB0_70;

	abs.f32 	%f776, %f809;
	setp.gtu.f32	%p58, %f776, 0f7F800000;
	@%p58 bra 	BB0_69;
	bra.uni 	BB0_67;

BB0_69:
	add.f32 	%f814, %f809, 0f3EE8BA2E;
	bra.uni 	BB0_70;

BB0_67:
	abs.f32 	%f777, %f809;
	setp.neu.f32	%p59, %f777, 0f7F800000;
	@%p59 bra 	BB0_70;

	selp.f32	%f814, 0fFF800000, 0f7F800000, %p1;

BB0_70:
	mul.f32 	%f409, %f814, 0f437F0000;
	setp.eq.f32	%p60, %f809, 0f3F800000;
	selp.f32	%f410, 0f437F0000, %f409, %p60;
	cvt.rzi.u32.f32	%r242, %f410;
	cvt.u16.u32	%rs14, %r242;
	mov.u16 	%rs15, 255;
	st.v2.u8 	[%rd64], {%rs14, %rs15};
	ld.global.u32 	%r385, [imageEnabled];

BB0_71:
	and.b32  	%r243, %r385, 1;
	setp.eq.b32	%p61, %r243, 1;
	@!%p61 bra 	BB0_106;
	bra.uni 	BB0_72;

BB0_72:
	abs.f32 	%f104, %f84;
	setp.lt.f32	%p62, %f104, 0f00800000;
	mul.f32 	%f416, %f104, 0f4B800000;
	selp.f32	%f417, 0fC3170000, 0fC2FE0000, %p62;
	selp.f32	%f418, %f416, %f104, %p62;
	mov.b32 	 %r244, %f418;
	and.b32  	%r245, %r244, 8388607;
	or.b32  	%r246, %r245, 1065353216;
	mov.b32 	 %f419, %r246;
	shr.u32 	%r247, %r244, 23;
	cvt.rn.f32.u32	%f420, %r247;
	add.f32 	%f421, %f417, %f420;
	setp.gt.f32	%p63, %f419, 0f3FB504F3;
	mul.f32 	%f422, %f419, 0f3F000000;
	add.f32 	%f423, %f421, 0f3F800000;
	selp.f32	%f424, %f422, %f419, %p63;
	selp.f32	%f425, %f423, %f421, %p63;
	add.f32 	%f426, %f424, 0fBF800000;
	add.f32 	%f412, %f424, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f411,%f412;
	// inline asm
	add.f32 	%f427, %f426, %f426;
	mul.f32 	%f428, %f411, %f427;
	mul.f32 	%f429, %f428, %f428;
	mov.f32 	%f430, 0f3C4CAF63;
	mov.f32 	%f431, 0f3B18F0FE;
	fma.rn.f32 	%f432, %f431, %f429, %f430;
	mov.f32 	%f433, 0f3DAAAABD;
	fma.rn.f32 	%f434, %f432, %f429, %f433;
	mul.rn.f32 	%f435, %f434, %f429;
	mul.rn.f32 	%f436, %f435, %f428;
	sub.f32 	%f437, %f426, %f428;
	neg.f32 	%f438, %f428;
	add.f32 	%f439, %f437, %f437;
	fma.rn.f32 	%f440, %f438, %f426, %f439;
	mul.rn.f32 	%f441, %f411, %f440;
	add.f32 	%f442, %f436, %f428;
	sub.f32 	%f443, %f428, %f442;
	add.f32 	%f444, %f436, %f443;
	add.f32 	%f445, %f441, %f444;
	add.f32 	%f446, %f442, %f445;
	sub.f32 	%f447, %f442, %f446;
	add.f32 	%f448, %f445, %f447;
	mov.f32 	%f449, 0f3F317200;
	mul.rn.f32 	%f450, %f425, %f449;
	mov.f32 	%f451, 0f35BFBE8E;
	mul.rn.f32 	%f452, %f425, %f451;
	add.f32 	%f453, %f450, %f446;
	sub.f32 	%f454, %f450, %f453;
	add.f32 	%f455, %f446, %f454;
	add.f32 	%f456, %f448, %f455;
	add.f32 	%f457, %f452, %f456;
	add.f32 	%f458, %f453, %f457;
	sub.f32 	%f459, %f453, %f458;
	add.f32 	%f460, %f457, %f459;
	mov.f32 	%f461, 0f3EE66666;
	mul.rn.f32 	%f462, %f461, %f458;
	neg.f32 	%f463, %f462;
	fma.rn.f32 	%f464, %f461, %f458, %f463;
	fma.rn.f32 	%f465, %f461, %f460, %f464;
	mov.f32 	%f466, 0f00000000;
	fma.rn.f32 	%f467, %f466, %f458, %f465;
	add.rn.f32 	%f468, %f462, %f467;
	neg.f32 	%f469, %f468;
	add.rn.f32 	%f470, %f462, %f469;
	add.rn.f32 	%f471, %f470, %f467;
	mov.b32 	 %r248, %f468;
	setp.eq.s32	%p64, %r248, 1118925336;
	add.s32 	%r249, %r248, -1;
	mov.b32 	 %f472, %r249;
	add.f32 	%f473, %f471, 0f37000000;
	selp.f32	%f474, %f472, %f468, %p64;
	selp.f32	%f105, %f473, %f471, %p64;
	mul.f32 	%f475, %f474, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f476, %f475;
	mov.f32 	%f477, 0fBF317200;
	fma.rn.f32 	%f478, %f476, %f477, %f474;
	mov.f32 	%f479, 0fB5BFBE8E;
	fma.rn.f32 	%f480, %f476, %f479, %f478;
	mul.f32 	%f481, %f480, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f482, %f481;
	add.f32 	%f483, %f476, 0f00000000;
	ex2.approx.f32 	%f484, %f483;
	mul.f32 	%f485, %f482, %f484;
	setp.lt.f32	%p65, %f474, 0fC2D20000;
	selp.f32	%f486, 0f00000000, %f485, %p65;
	setp.gt.f32	%p66, %f474, 0f42D20000;
	selp.f32	%f815, 0f7F800000, %f486, %p66;
	setp.eq.f32	%p67, %f815, 0f7F800000;
	@%p67 bra 	BB0_74;

	fma.rn.f32 	%f815, %f815, %f105, %f815;

BB0_74:
	mov.f32 	%f743, 0f3E666666;
	cvt.rzi.f32.f32	%f742, %f743;
	fma.rn.f32 	%f741, %f742, 0fC0000000, 0f3EE66666;
	abs.f32 	%f740, %f741;
	setp.lt.f32	%p68, %f84, 0f00000000;
	setp.eq.f32	%p69, %f740, 0f3F800000;
	and.pred  	%p2, %p68, %p69;
	mov.b32 	 %r250, %f815;
	xor.b32  	%r251, %r250, -2147483648;
	mov.b32 	 %f487, %r251;
	selp.f32	%f817, %f487, %f815, %p2;
	setp.eq.f32	%p70, %f84, 0f00000000;
	@%p70 bra 	BB0_77;
	bra.uni 	BB0_75;

BB0_77:
	add.f32 	%f490, %f84, %f84;
	selp.f32	%f817, %f490, 0f00000000, %p69;
	bra.uni 	BB0_78;

BB0_75:
	setp.geu.f32	%p71, %f84, 0f00000000;
	@%p71 bra 	BB0_78;

	mov.f32 	%f767, 0f3EE66666;
	cvt.rzi.f32.f32	%f489, %f767;
	setp.neu.f32	%p72, %f489, 0f3EE66666;
	selp.f32	%f817, 0f7FFFFFFF, %f817, %p72;

BB0_78:
	abs.f32 	%f744, %f84;
	add.f32 	%f491, %f744, 0f3EE66666;
	mov.b32 	 %r252, %f491;
	setp.lt.s32	%p74, %r252, 2139095040;
	@%p74 bra 	BB0_83;

	abs.f32 	%f765, %f84;
	setp.gtu.f32	%p75, %f765, 0f7F800000;
	@%p75 bra 	BB0_82;
	bra.uni 	BB0_80;

BB0_82:
	add.f32 	%f817, %f84, 0f3EE66666;
	bra.uni 	BB0_83;

BB0_80:
	abs.f32 	%f766, %f84;
	setp.neu.f32	%p76, %f766, 0f7F800000;
	@%p76 bra 	BB0_83;

	selp.f32	%f817, 0fFF800000, 0f7F800000, %p2;

BB0_83:
	mov.f32 	%f753, 0fB5BFBE8E;
	mov.f32 	%f752, 0fBF317200;
	mov.f32 	%f751, 0f00000000;
	mov.f32 	%f750, 0f35BFBE8E;
	mov.f32 	%f749, 0f3F317200;
	mov.f32 	%f748, 0f3DAAAABD;
	mov.f32 	%f747, 0f3C4CAF63;
	mov.f32 	%f746, 0f3B18F0FE;
	mov.f32 	%f745, 0f3EE66666;
	setp.eq.f32	%p77, %f84, 0f3F800000;
	selp.f32	%f116, 0f3F800000, %f817, %p77;
	abs.f32 	%f117, %f85;
	setp.lt.f32	%p78, %f117, 0f00800000;
	mul.f32 	%f494, %f117, 0f4B800000;
	selp.f32	%f495, 0fC3170000, 0fC2FE0000, %p78;
	selp.f32	%f496, %f494, %f117, %p78;
	mov.b32 	 %r253, %f496;
	and.b32  	%r254, %r253, 8388607;
	or.b32  	%r255, %r254, 1065353216;
	mov.b32 	 %f497, %r255;
	shr.u32 	%r256, %r253, 23;
	cvt.rn.f32.u32	%f498, %r256;
	add.f32 	%f499, %f495, %f498;
	setp.gt.f32	%p79, %f497, 0f3FB504F3;
	mul.f32 	%f500, %f497, 0f3F000000;
	add.f32 	%f501, %f499, 0f3F800000;
	selp.f32	%f502, %f500, %f497, %p79;
	selp.f32	%f503, %f501, %f499, %p79;
	add.f32 	%f504, %f502, 0fBF800000;
	add.f32 	%f493, %f502, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f492,%f493;
	// inline asm
	add.f32 	%f505, %f504, %f504;
	mul.f32 	%f506, %f492, %f505;
	mul.f32 	%f507, %f506, %f506;
	fma.rn.f32 	%f510, %f746, %f507, %f747;
	fma.rn.f32 	%f512, %f510, %f507, %f748;
	mul.rn.f32 	%f513, %f512, %f507;
	mul.rn.f32 	%f514, %f513, %f506;
	sub.f32 	%f515, %f504, %f506;
	neg.f32 	%f516, %f506;
	add.f32 	%f517, %f515, %f515;
	fma.rn.f32 	%f518, %f516, %f504, %f517;
	mul.rn.f32 	%f519, %f492, %f518;
	add.f32 	%f520, %f514, %f506;
	sub.f32 	%f521, %f506, %f520;
	add.f32 	%f522, %f514, %f521;
	add.f32 	%f523, %f519, %f522;
	add.f32 	%f524, %f520, %f523;
	sub.f32 	%f525, %f520, %f524;
	add.f32 	%f526, %f523, %f525;
	mul.rn.f32 	%f528, %f503, %f749;
	mul.rn.f32 	%f530, %f503, %f750;
	add.f32 	%f531, %f528, %f524;
	sub.f32 	%f532, %f528, %f531;
	add.f32 	%f533, %f524, %f532;
	add.f32 	%f534, %f526, %f533;
	add.f32 	%f535, %f530, %f534;
	add.f32 	%f536, %f531, %f535;
	sub.f32 	%f537, %f531, %f536;
	add.f32 	%f538, %f535, %f537;
	mul.rn.f32 	%f540, %f745, %f536;
	neg.f32 	%f541, %f540;
	fma.rn.f32 	%f542, %f745, %f536, %f541;
	fma.rn.f32 	%f543, %f745, %f538, %f542;
	fma.rn.f32 	%f545, %f751, %f536, %f543;
	add.rn.f32 	%f546, %f540, %f545;
	neg.f32 	%f547, %f546;
	add.rn.f32 	%f548, %f540, %f547;
	add.rn.f32 	%f549, %f548, %f545;
	mov.b32 	 %r257, %f546;
	setp.eq.s32	%p80, %r257, 1118925336;
	add.s32 	%r258, %r257, -1;
	mov.b32 	 %f550, %r258;
	add.f32 	%f551, %f549, 0f37000000;
	selp.f32	%f552, %f550, %f546, %p80;
	selp.f32	%f118, %f551, %f549, %p80;
	mul.f32 	%f553, %f552, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f554, %f553;
	fma.rn.f32 	%f556, %f554, %f752, %f552;
	fma.rn.f32 	%f558, %f554, %f753, %f556;
	mul.f32 	%f559, %f558, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f560, %f559;
	add.f32 	%f561, %f554, 0f00000000;
	ex2.approx.f32 	%f562, %f561;
	mul.f32 	%f563, %f560, %f562;
	setp.lt.f32	%p81, %f552, 0fC2D20000;
	selp.f32	%f564, 0f00000000, %f563, %p81;
	setp.gt.f32	%p82, %f552, 0f42D20000;
	selp.f32	%f818, 0f7F800000, %f564, %p82;
	setp.eq.f32	%p83, %f818, 0f7F800000;
	@%p83 bra 	BB0_85;

	fma.rn.f32 	%f818, %f818, %f118, %f818;

BB0_85:
	setp.lt.f32	%p84, %f85, 0f00000000;
	and.pred  	%p3, %p84, %p69;
	mov.b32 	 %r259, %f818;
	xor.b32  	%r260, %r259, -2147483648;
	mov.b32 	 %f565, %r260;
	selp.f32	%f820, %f565, %f818, %p3;
	setp.eq.f32	%p86, %f85, 0f00000000;
	@%p86 bra 	BB0_88;
	bra.uni 	BB0_86;

BB0_88:
	add.f32 	%f568, %f85, %f85;
	selp.f32	%f820, %f568, 0f00000000, %p69;
	bra.uni 	BB0_89;

BB0_86:
	setp.geu.f32	%p87, %f85, 0f00000000;
	@%p87 bra 	BB0_89;

	mov.f32 	%f764, 0f3EE66666;
	cvt.rzi.f32.f32	%f567, %f764;
	setp.neu.f32	%p88, %f567, 0f3EE66666;
	selp.f32	%f820, 0f7FFFFFFF, %f820, %p88;

BB0_89:
	abs.f32 	%f768, %f85;
	add.f32 	%f569, %f768, 0f3EE66666;
	mov.b32 	 %r261, %f569;
	setp.lt.s32	%p90, %r261, 2139095040;
	@%p90 bra 	BB0_94;

	abs.f32 	%f769, %f85;
	setp.gtu.f32	%p91, %f769, 0f7F800000;
	@%p91 bra 	BB0_93;
	bra.uni 	BB0_91;

BB0_93:
	add.f32 	%f820, %f85, 0f3EE66666;
	bra.uni 	BB0_94;

BB0_91:
	abs.f32 	%f770, %f85;
	setp.neu.f32	%p92, %f770, 0f7F800000;
	@%p92 bra 	BB0_94;

	selp.f32	%f820, 0fFF800000, 0f7F800000, %p3;

BB0_94:
	mov.f32 	%f762, 0fB5BFBE8E;
	mov.f32 	%f761, 0fBF317200;
	mov.f32 	%f760, 0f00000000;
	mov.f32 	%f759, 0f35BFBE8E;
	mov.f32 	%f758, 0f3F317200;
	mov.f32 	%f757, 0f3DAAAABD;
	mov.f32 	%f756, 0f3C4CAF63;
	mov.f32 	%f755, 0f3B18F0FE;
	mov.f32 	%f754, 0f3EE66666;
	setp.eq.f32	%p93, %f85, 0f3F800000;
	selp.f32	%f129, 0f3F800000, %f820, %p93;
	abs.f32 	%f130, %f86;
	setp.lt.f32	%p94, %f130, 0f00800000;
	mul.f32 	%f572, %f130, 0f4B800000;
	selp.f32	%f573, 0fC3170000, 0fC2FE0000, %p94;
	selp.f32	%f574, %f572, %f130, %p94;
	mov.b32 	 %r262, %f574;
	and.b32  	%r263, %r262, 8388607;
	or.b32  	%r264, %r263, 1065353216;
	mov.b32 	 %f575, %r264;
	shr.u32 	%r265, %r262, 23;
	cvt.rn.f32.u32	%f576, %r265;
	add.f32 	%f577, %f573, %f576;
	setp.gt.f32	%p95, %f575, 0f3FB504F3;
	mul.f32 	%f578, %f575, 0f3F000000;
	add.f32 	%f579, %f577, 0f3F800000;
	selp.f32	%f580, %f578, %f575, %p95;
	selp.f32	%f581, %f579, %f577, %p95;
	add.f32 	%f582, %f580, 0fBF800000;
	add.f32 	%f571, %f580, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f570,%f571;
	// inline asm
	add.f32 	%f583, %f582, %f582;
	mul.f32 	%f584, %f570, %f583;
	mul.f32 	%f585, %f584, %f584;
	fma.rn.f32 	%f588, %f755, %f585, %f756;
	fma.rn.f32 	%f590, %f588, %f585, %f757;
	mul.rn.f32 	%f591, %f590, %f585;
	mul.rn.f32 	%f592, %f591, %f584;
	sub.f32 	%f593, %f582, %f584;
	neg.f32 	%f594, %f584;
	add.f32 	%f595, %f593, %f593;
	fma.rn.f32 	%f596, %f594, %f582, %f595;
	mul.rn.f32 	%f597, %f570, %f596;
	add.f32 	%f598, %f592, %f584;
	sub.f32 	%f599, %f584, %f598;
	add.f32 	%f600, %f592, %f599;
	add.f32 	%f601, %f597, %f600;
	add.f32 	%f602, %f598, %f601;
	sub.f32 	%f603, %f598, %f602;
	add.f32 	%f604, %f601, %f603;
	mul.rn.f32 	%f606, %f581, %f758;
	mul.rn.f32 	%f608, %f581, %f759;
	add.f32 	%f609, %f606, %f602;
	sub.f32 	%f610, %f606, %f609;
	add.f32 	%f611, %f602, %f610;
	add.f32 	%f612, %f604, %f611;
	add.f32 	%f613, %f608, %f612;
	add.f32 	%f614, %f609, %f613;
	sub.f32 	%f615, %f609, %f614;
	add.f32 	%f616, %f613, %f615;
	mul.rn.f32 	%f618, %f754, %f614;
	neg.f32 	%f619, %f618;
	fma.rn.f32 	%f620, %f754, %f614, %f619;
	fma.rn.f32 	%f621, %f754, %f616, %f620;
	fma.rn.f32 	%f623, %f760, %f614, %f621;
	add.rn.f32 	%f624, %f618, %f623;
	neg.f32 	%f625, %f624;
	add.rn.f32 	%f626, %f618, %f625;
	add.rn.f32 	%f627, %f626, %f623;
	mov.b32 	 %r266, %f624;
	setp.eq.s32	%p96, %r266, 1118925336;
	add.s32 	%r267, %r266, -1;
	mov.b32 	 %f628, %r267;
	add.f32 	%f629, %f627, 0f37000000;
	selp.f32	%f630, %f628, %f624, %p96;
	selp.f32	%f131, %f629, %f627, %p96;
	mul.f32 	%f631, %f630, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f632, %f631;
	fma.rn.f32 	%f634, %f632, %f761, %f630;
	fma.rn.f32 	%f636, %f632, %f762, %f634;
	mul.f32 	%f637, %f636, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f638, %f637;
	add.f32 	%f639, %f632, 0f00000000;
	ex2.approx.f32 	%f640, %f639;
	mul.f32 	%f641, %f638, %f640;
	setp.lt.f32	%p97, %f630, 0fC2D20000;
	selp.f32	%f642, 0f00000000, %f641, %p97;
	setp.gt.f32	%p98, %f630, 0f42D20000;
	selp.f32	%f821, 0f7F800000, %f642, %p98;
	setp.eq.f32	%p99, %f821, 0f7F800000;
	@%p99 bra 	BB0_96;

	fma.rn.f32 	%f821, %f821, %f131, %f821;

BB0_96:
	setp.lt.f32	%p100, %f86, 0f00000000;
	and.pred  	%p4, %p100, %p69;
	mov.b32 	 %r268, %f821;
	xor.b32  	%r269, %r268, -2147483648;
	mov.b32 	 %f643, %r269;
	selp.f32	%f823, %f643, %f821, %p4;
	setp.eq.f32	%p102, %f86, 0f00000000;
	@%p102 bra 	BB0_99;
	bra.uni 	BB0_97;

BB0_99:
	add.f32 	%f646, %f86, %f86;
	selp.f32	%f823, %f646, 0f00000000, %p69;
	bra.uni 	BB0_100;

BB0_97:
	setp.geu.f32	%p103, %f86, 0f00000000;
	@%p103 bra 	BB0_100;

	mov.f32 	%f763, 0f3EE66666;
	cvt.rzi.f32.f32	%f645, %f763;
	setp.neu.f32	%p104, %f645, 0f3EE66666;
	selp.f32	%f823, 0f7FFFFFFF, %f823, %p104;

BB0_100:
	abs.f32 	%f779, %f86;
	add.f32 	%f647, %f779, 0f3EE66666;
	mov.b32 	 %r270, %f647;
	setp.lt.s32	%p106, %r270, 2139095040;
	@%p106 bra 	BB0_105;

	abs.f32 	%f780, %f86;
	setp.gtu.f32	%p107, %f780, 0f7F800000;
	@%p107 bra 	BB0_104;
	bra.uni 	BB0_102;

BB0_104:
	add.f32 	%f823, %f86, 0f3EE66666;
	bra.uni 	BB0_105;

BB0_102:
	abs.f32 	%f781, %f86;
	setp.neu.f32	%p108, %f781, 0f7F800000;
	@%p108 bra 	BB0_105;

	selp.f32	%f823, 0fFF800000, 0f7F800000, %p4;

BB0_105:
	mov.u32 	%r355, 4;
	setp.eq.f32	%p109, %f86, 0f3F800000;
	selp.f32	%f648, 0f3F800000, %f823, %p109;
	cvt.u64.u32	%rd74, %r3;
	cvt.u64.u32	%rd73, %r2;
	mov.u64 	%rd77, image;
	cvta.global.u64 	%rd72, %rd77;
	// inline asm
	call (%rd71), _rt_buffer_get_64, (%rd72, %r99, %r355, %rd73, %rd74, %rd26, %rd26);
	// inline asm
	cvt.sat.f32.f32	%f649, %f648;
	mul.f32 	%f650, %f649, 0f437FFD71;
	cvt.rzi.u32.f32	%r273, %f650;
	cvt.sat.f32.f32	%f651, %f129;
	mul.f32 	%f652, %f651, 0f437FFD71;
	cvt.rzi.u32.f32	%r274, %f652;
	cvt.sat.f32.f32	%f653, %f116;
	mul.f32 	%f654, %f653, 0f437FFD71;
	cvt.rzi.u32.f32	%r275, %f654;
	cvt.u16.u32	%rs16, %r273;
	cvt.u16.u32	%rs17, %r275;
	cvt.u16.u32	%rs18, %r274;
	mov.u16 	%rs19, 255;
	st.v4.u8 	[%rd71], {%rs16, %rs18, %rs17, %rs19};
	ld.global.u32 	%r385, [imageEnabled];

BB0_106:
	cvt.u64.u32	%rd17, %r2;
	cvt.u64.u32	%rd18, %r3;
	and.b32  	%r276, %r385, 4;
	setp.eq.s32	%p110, %r276, 0;
	@%p110 bra 	BB0_110;

	ld.global.u32 	%r277, [additive];
	setp.eq.s32	%p111, %r277, 0;
	mov.f32 	%f655, 0f3F800000;
	// inline asm
	{  cvt.rn.f16.f32 %rs20, %f655;}

	// inline asm
	@%p111 bra 	BB0_109;

	mov.u64 	%rd90, image_HDR;
	cvta.global.u64 	%rd79, %rd90;
	mov.u32 	%r281, 8;
	// inline asm
	call (%rd78), _rt_buffer_get_64, (%rd79, %r99, %r281, %rd17, %rd18, %rd26, %rd26);
	// inline asm
	ld.v4.u16 	{%rs27, %rs28, %rs29, %rs30}, [%rd78];
	// inline asm
	{  cvt.f32.f16 %f656, %rs27;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f657, %rs28;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f658, %rs29;}

	// inline asm
	// inline asm
	call (%rd84), _rt_buffer_get_64, (%rd79, %r99, %r281, %rd17, %rd18, %rd26, %rd26);
	// inline asm
	add.f32 	%f659, %f84, %f656;
	add.f32 	%f660, %f85, %f657;
	add.f32 	%f661, %f86, %f658;
	// inline asm
	{  cvt.rn.f16.f32 %rs26, %f661;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs25, %f660;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs24, %f659;}

	// inline asm
	st.v4.u16 	[%rd84], {%rs24, %rs25, %rs26, %rs20};
	bra.uni 	BB0_110;

BB0_109:
	mov.u64 	%rd97, image_HDR;
	cvta.global.u64 	%rd92, %rd97;
	mov.u32 	%r283, 8;
	// inline asm
	call (%rd91), _rt_buffer_get_64, (%rd92, %r99, %r283, %rd17, %rd18, %rd26, %rd26);
	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs33, %f86;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs32, %f85;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs31, %f84;}

	// inline asm
	st.v4.u16 	[%rd91], {%rs31, %rs32, %rs33, %rs20};

BB0_110:
	ld.global.u32 	%r284, [additive];
	setp.eq.s32	%p112, %r284, 0;
	mov.f32 	%f665, 0f3F800000;
	// inline asm
	{  cvt.rn.f16.f32 %rs34, %f665;}

	// inline asm
	@%p112 bra 	BB0_112;

	mov.u64 	%rd110, image_RNM0;
	cvta.global.u64 	%rd99, %rd110;
	mov.u32 	%r288, 8;
	// inline asm
	call (%rd98), _rt_buffer_get_64, (%rd99, %r99, %r288, %rd17, %rd18, %rd26, %rd26);
	// inline asm
	ld.v4.u16 	{%rs41, %rs42, %rs43, %rs44}, [%rd98];
	// inline asm
	{  cvt.f32.f16 %f666, %rs41;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f667, %rs42;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f668, %rs43;}

	// inline asm
	// inline asm
	call (%rd104), _rt_buffer_get_64, (%rd99, %r99, %r288, %rd17, %rd18, %rd26, %rd26);
	// inline asm
	add.f32 	%f669, %f87, %f666;
	add.f32 	%f670, %f88, %f667;
	add.f32 	%f671, %f89, %f668;
	// inline asm
	{  cvt.rn.f16.f32 %rs40, %f671;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs39, %f670;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs38, %f669;}

	// inline asm
	st.v4.u16 	[%rd104], {%rs38, %rs39, %rs40, %rs34};
	bra.uni 	BB0_113;

BB0_112:
	mov.u64 	%rd117, image_RNM0;
	cvta.global.u64 	%rd112, %rd117;
	mov.u32 	%r290, 8;
	// inline asm
	call (%rd111), _rt_buffer_get_64, (%rd112, %r99, %r290, %rd17, %rd18, %rd26, %rd26);
	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs47, %f89;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs46, %f88;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs45, %f87;}

	// inline asm
	st.v4.u16 	[%rd111], {%rs45, %rs46, %rs47, %rs34};

BB0_113:
	ld.global.f32 	%f676, [directDir];
	fma.rn.f32 	%f142, %f676, 0fBF000000, 0f3F000000;
	ld.global.f32 	%f677, [directDir+4];
	fma.rn.f32 	%f143, %f677, 0fBF000000, 0f3F000000;
	ld.global.f32 	%f678, [directDir+8];
	fma.rn.f32 	%f144, %f678, 0fBF000000, 0f3F000000;
	ld.global.u32 	%r291, [additive];
	setp.eq.s32	%p113, %r291, 0;
	// inline asm
	{  cvt.rn.f16.f32 %rs48, %f665;}

	// inline asm
	@%p113 bra 	BB0_115;

	mov.u64 	%rd130, image_RNM1;
	cvta.global.u64 	%rd119, %rd130;
	mov.u32 	%r295, 8;
	// inline asm
	call (%rd118), _rt_buffer_get_64, (%rd119, %r99, %r295, %rd17, %rd18, %rd26, %rd26);
	// inline asm
	ld.v4.u16 	{%rs55, %rs56, %rs57, %rs58}, [%rd118];
	// inline asm
	{  cvt.f32.f16 %f679, %rs55;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f680, %rs56;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f681, %rs57;}

	// inline asm
	// inline asm
	call (%rd124), _rt_buffer_get_64, (%rd119, %r99, %r295, %rd17, %rd18, %rd26, %rd26);
	// inline asm
	add.f32 	%f682, %f142, %f679;
	add.f32 	%f683, %f142, %f680;
	add.f32 	%f684, %f142, %f681;
	// inline asm
	{  cvt.rn.f16.f32 %rs54, %f684;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs53, %f683;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs52, %f682;}

	// inline asm
	st.v4.u16 	[%rd124], {%rs52, %rs53, %rs54, %rs48};
	bra.uni 	BB0_116;

BB0_115:
	mov.u64 	%rd137, image_RNM1;
	cvta.global.u64 	%rd132, %rd137;
	mov.u32 	%r297, 8;
	// inline asm
	call (%rd131), _rt_buffer_get_64, (%rd132, %r99, %r297, %rd17, %rd18, %rd26, %rd26);
	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs59, %f142;}

	// inline asm
	st.v4.u16 	[%rd131], {%rs59, %rs59, %rs59, %rs48};

BB0_116:
	ld.global.u32 	%r298, [additive];
	setp.eq.s32	%p114, %r298, 0;
	// inline asm
	{  cvt.rn.f16.f32 %rs60, %f665;}

	// inline asm
	@%p114 bra 	BB0_118;

	mov.u64 	%rd150, image_RNM2;
	cvta.global.u64 	%rd139, %rd150;
	mov.u32 	%r302, 8;
	// inline asm
	call (%rd138), _rt_buffer_get_64, (%rd139, %r99, %r302, %rd17, %rd18, %rd26, %rd26);
	// inline asm
	ld.v4.u16 	{%rs67, %rs68, %rs69, %rs70}, [%rd138];
	// inline asm
	{  cvt.f32.f16 %f687, %rs67;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f688, %rs68;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f689, %rs69;}

	// inline asm
	// inline asm
	call (%rd144), _rt_buffer_get_64, (%rd139, %r99, %r302, %rd17, %rd18, %rd26, %rd26);
	// inline asm
	add.f32 	%f690, %f143, %f687;
	add.f32 	%f691, %f143, %f688;
	add.f32 	%f692, %f143, %f689;
	// inline asm
	{  cvt.rn.f16.f32 %rs66, %f692;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs65, %f691;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs64, %f690;}

	// inline asm
	st.v4.u16 	[%rd144], {%rs64, %rs65, %rs66, %rs60};
	bra.uni 	BB0_119;

BB0_118:
	mov.u64 	%rd157, image_RNM2;
	cvta.global.u64 	%rd152, %rd157;
	mov.u32 	%r304, 8;
	// inline asm
	call (%rd151), _rt_buffer_get_64, (%rd152, %r99, %r304, %rd17, %rd18, %rd26, %rd26);
	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs71, %f143;}

	// inline asm
	st.v4.u16 	[%rd151], {%rs71, %rs71, %rs71, %rs60};

BB0_119:
	ld.global.u32 	%r305, [additive];
	setp.eq.s32	%p115, %r305, 0;
	// inline asm
	{  cvt.rn.f16.f32 %rs72, %f665;}

	// inline asm
	@%p115 bra 	BB0_121;

	mov.u64 	%rd170, image_RNM3;
	cvta.global.u64 	%rd159, %rd170;
	mov.u32 	%r309, 8;
	// inline asm
	call (%rd158), _rt_buffer_get_64, (%rd159, %r99, %r309, %rd17, %rd18, %rd26, %rd26);
	// inline asm
	ld.v4.u16 	{%rs79, %rs80, %rs81, %rs82}, [%rd158];
	// inline asm
	{  cvt.f32.f16 %f695, %rs79;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f696, %rs80;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f697, %rs81;}

	// inline asm
	// inline asm
	call (%rd164), _rt_buffer_get_64, (%rd159, %r99, %r309, %rd17, %rd18, %rd26, %rd26);
	// inline asm
	add.f32 	%f698, %f144, %f695;
	add.f32 	%f699, %f144, %f696;
	add.f32 	%f700, %f144, %f697;
	// inline asm
	{  cvt.rn.f16.f32 %rs78, %f700;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs77, %f699;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs76, %f698;}

	// inline asm
	st.v4.u16 	[%rd164], {%rs76, %rs77, %rs78, %rs72};
	bra.uni 	BB0_142;

BB0_121:
	mov.u64 	%rd177, image_RNM3;
	cvta.global.u64 	%rd172, %rd177;
	mov.u32 	%r311, 8;
	// inline asm
	call (%rd171), _rt_buffer_get_64, (%rd172, %r99, %r311, %rd17, %rd18, %rd26, %rd26);
	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs83, %f144;}

	// inline asm
	st.v4.u16 	[%rd171], {%rs83, %rs83, %rs83, %rs72};

BB0_142:
	ret;
}


