Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/aj/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 602edb71c4d349a6ba1bfa3b09c5ba2d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'wr_addr' [/media/aj/Main_drive/Main_storage/Alfred/Ubuntu_storage/COE113-RISCV/src_files/processor.v:149]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
