<!-- KEYWORD_LINKING_METADATA:
{
  "processed_timestamp": "2025-09-24T13:45:51.029388",
  "vocabulary_version": "1.0",
  "selected_keywords": [
    "Chiplet-Based SoC",
    "Modular AI Acceleration",
    "UCIe Protocol",
    "DVFS",
    "Distributed Security"
  ],
  "rejected_keywords": [],
  "similarity_scores": {
    "Chiplet-Based SoC": 0.78,
    "Modular AI Acceleration": 0.83,
    "UCIe Protocol": 0.77,
    "DVFS": 0.8,
    "Distributed Security": 0.75
  },
  "extraction_method": "AI_prompt_based",
  "budget_applied": true,
  "candidates_json": {
    "candidates": [
      {
        "surface": "chiplet-based RISC-V SoC",
        "canonical": "Chiplet-Based SoC",
        "aliases": [
          "chiplet SoC",
          "RISC-V chiplet"
        ],
        "category": "unique_technical",
        "rationale": "This term represents a novel architecture that is central to the paper's contributions, offering a unique approach to SoC design.",
        "novelty_score": 0.75,
        "connectivity_score": 0.68,
        "specificity_score": 0.85,
        "link_intent_score": 0.78
      },
      {
        "surface": "modular AI acceleration",
        "canonical": "Modular AI Acceleration",
        "aliases": [
          "AI acceleration",
          "modular acceleration"
        ],
        "category": "specific_connectable",
        "rationale": "This concept is key to understanding the paper's approach to improving AI performance and can link to broader AI optimization discussions.",
        "novelty_score": 0.64,
        "connectivity_score": 0.79,
        "specificity_score": 0.72,
        "link_intent_score": 0.83
      },
      {
        "surface": "Universal Chiplet Interconnect Express",
        "canonical": "UCIe Protocol",
        "aliases": [
          "UCIe",
          "chiplet interconnect"
        ],
        "category": "unique_technical",
        "rationale": "This protocol is a specific technical innovation that enhances connectivity between chiplets, crucial for the paper's architecture.",
        "novelty_score": 0.68,
        "connectivity_score": 0.74,
        "specificity_score": 0.8,
        "link_intent_score": 0.77
      },
      {
        "surface": "Dynamic Voltage and Frequency Scaling",
        "canonical": "DVFS",
        "aliases": [
          "adaptive DVFS",
          "voltage scaling"
        ],
        "category": "broad_technical",
        "rationale": "DVFS is a widely recognized technique for power management, relevant to the paper's focus on efficiency.",
        "novelty_score": 0.55,
        "connectivity_score": 0.82,
        "specificity_score": 0.7,
        "link_intent_score": 0.8
      },
      {
        "surface": "distributed cryptographic security",
        "canonical": "Distributed Security",
        "aliases": [
          "cryptographic security",
          "chiplet security"
        ],
        "category": "specific_connectable",
        "rationale": "Security across chiplets is a critical aspect of the architecture, linking to discussions on secure computing.",
        "novelty_score": 0.6,
        "connectivity_score": 0.76,
        "specificity_score": 0.78,
        "link_intent_score": 0.75
      }
    ],
    "ban_list_suggestions": [
      "performance",
      "efficiency",
      "method"
    ]
  },
  "decisions": [
    {
      "candidate_surface": "chiplet-based RISC-V SoC",
      "resolved_canonical": "Chiplet-Based SoC",
      "decision": "linked",
      "scores": {
        "novelty": 0.75,
        "connectivity": 0.68,
        "specificity": 0.85,
        "link_intent": 0.78
      }
    },
    {
      "candidate_surface": "modular AI acceleration",
      "resolved_canonical": "Modular AI Acceleration",
      "decision": "linked",
      "scores": {
        "novelty": 0.64,
        "connectivity": 0.79,
        "specificity": 0.72,
        "link_intent": 0.83
      }
    },
    {
      "candidate_surface": "Universal Chiplet Interconnect Express",
      "resolved_canonical": "UCIe Protocol",
      "decision": "linked",
      "scores": {
        "novelty": 0.68,
        "connectivity": 0.74,
        "specificity": 0.8,
        "link_intent": 0.77
      }
    },
    {
      "candidate_surface": "Dynamic Voltage and Frequency Scaling",
      "resolved_canonical": "DVFS",
      "decision": "linked",
      "scores": {
        "novelty": 0.55,
        "connectivity": 0.82,
        "specificity": 0.7,
        "link_intent": 0.8
      }
    },
    {
      "candidate_surface": "distributed cryptographic security",
      "resolved_canonical": "Distributed Security",
      "decision": "linked",
      "scores": {
        "novelty": 0.6,
        "connectivity": 0.76,
        "specificity": 0.78,
        "link_intent": 0.75
      }
    }
  ]
}
-->

# Chiplet-Based RISC-V SoC with Modular AI Acceleration

## 📋 메타데이터

**Links**: [[daily_digest_20250924|20250924]] [[categories/cs.AI|cs.AI]]
**PDF**: [Download](https://arxiv.org/pdf/2509.18355.pdf)
**Category**: cs.AI
**Published**: 2025-09-24
**ArXiv ID**: [2509.18355](https://arxiv.org/abs/2509.18355)

## 🔗 유사한 논문
- [[2025-09-19/MaRVIn_ A Cross-Layer Mixed-Precision RISC-V Framework for DNN Inference, from ISA Extension to Hardware Acceleration_20250919|MaRVIn: A Cross-Layer Mixed-Precision RISC-V Framework for DNN Inference, from ISA Extension to Hardware Acceleration]] (85.3% similar)
- [[2025-09-23/DarwinWafer_ A Wafer-Scale Neuromorphic Chip_20250923|DarwinWafer: A Wafer-Scale Neuromorphic Chip]] (81.5% similar)
- [[2025-09-19/eIQ Neutron_ Redefining Edge-AI Inference with Integrated NPU and Compiler Innovations_20250919|eIQ Neutron: Redefining Edge-AI Inference with Integrated NPU and Compiler Innovations]] (80.7% similar)
- [[2025-09-23/Evaluating the Energy Efficiency of NPU-Accelerated Machine Learning Inference on Embedded Microcontrollers_20250923|Evaluating the Energy Efficiency of NPU-Accelerated Machine Learning Inference on Embedded Microcontrollers]] (80.6% similar)
- [[2025-09-19/Evolution of Kernels_ Automated RISC-V Kernel Optimization with Large Language Models_20250919|Evolution of Kernels: Automated RISC-V Kernel Optimization with Large Language Models]] (80.1% similar)

## 🏷️ 카테고리화된 키워드
**🧠 Broad Technical**: [[keywords/DVFS|DVFS]]
**🔗 Specific Connectable**: [[keywords/Modular AI Acceleration|Modular AI Acceleration]], [[keywords/Distributed Security|Distributed Security]]
**⚡ Unique Technical**: [[keywords/Chiplet-Based SoC|Chiplet-Based SoC]], [[keywords/UCIe Protocol|UCIe Protocol]]

## 📋 저자 정보

**Authors:** 

## 📄 Abstract (원문)

arXiv:2509.18355v1 Announce Type: cross 
Abstract: Achieving high performance, energy efficiency, and cost-effectiveness while maintaining architectural flexibility is a critical challenge in the development and deployment of edge AI devices. Monolithic SoC designs struggle with this complex balance mainly due to low manufacturing yields (below 16%) at advanced 360 mm^2 process nodes. This paper presents a novel chiplet-based RISC-V SoC architecture that addresses these limitations through modular AI acceleration and intelligent system level optimization. Our proposed design integrates 4 different key innovations in a 30mm x 30mm silicon interposer: adaptive cross-chiplet Dynamic Voltage and Frequency Scaling (DVFS); AI-aware Universal Chiplet Interconnect Express (UCIe) protocol extensions featuring streaming flow control units and compression-aware transfers; distributed cryptographic security across heterogeneous chiplets; and intelligent sensor-driven load migration. The proposed architecture integrates a 7nm RISC-V CPU chiplet with dual 5nm AI accelerators (15 TOPS INT8 each), 16GB HBM3 memory stacks, and dedicated power management controllers. Experimental results across industry standard benchmarks like MobileNetV2, ResNet-50 and real-time video processing demonstrate significant performance improvements. The AI-optimized configuration achieves ~14.7% latency reduction, 17.3% throughput improvement, and 16.2% power reduction compared to previous basic chiplet implementations. These improvements collectively translate to a 40.1% efficiency gain corresponding to ~3.5 mJ per MobileNetV2 inference (860 mW/244 images/s), while maintaining sub-5ms real-time capability across all experimented workloads. These performance upgrades demonstrate that modular chiplet designs can achieve near-monolithic computational density while enabling cost efficiency, scalability and upgradeability, crucial for next-generation edge AI device applications.

## 📝 요약

이 논문은 엣지 AI 기기의 개발 및 배치에서 높은 성능, 에너지 효율성, 비용 효율성을 유지하면서 아키텍처의 유연성을 확보하는 데 중점을 둡니다. 기존 단일형 SoC 설계의 한계를 극복하기 위해 모듈형 칩렛 기반 RISC-V SoC 아키텍처를 제안합니다. 제안된 설계는 30mm x 30mm 실리콘 인터포저에 적응형 칩렛 간 동적 전압 및 주파수 스케일링(DVFS), AI 인식 UCIe 프로토콜 확장, 분산 암호화 보안, 지능형 센서 기반 부하 이동을 통합합니다. 7nm RISC-V CPU 칩렛과 5nm AI 가속기, 16GB HBM3 메모리 스택을 포함하여 성능을 최적화하였으며, 실험 결과 MobileNetV2, ResNet-50 등에서 성능이 크게 향상되었습니다. 제안된 아키텍처는 이전 칩렛 구현 대비 지연 시간 14.7% 감소, 처리량 17.3% 증가, 전력 소모 16.2% 감소를 달성하며, 이는 엣지 AI 기기의 차세대 응용에 중요한 비용 효율성, 확장성, 업그레이드 가능성을 제공합니다.

## 🎯 주요 포인트

- 1. 본 논문은 모듈형 AI 가속 및 지능형 시스템 최적화를 통해 엣지 AI 디바이스의 성능, 에너지 효율성, 비용 효율성을 개선하는 칩렛 기반 RISC-V SoC 아키텍처를 제안합니다.
- 2. 제안된 설계는 적응형 칩렛 간 동적 전압 및 주파수 스케일링(DVFS), AI 인식 UCIe 프로토콜 확장, 이기종 칩렛 간 분산 암호화 보안, 지능형 센서 기반 부하 이동을 포함한 4가지 주요 혁신을 통합합니다.
- 3. 실험 결과, AI 최적화 구성은 이전 칩렛 구현 대비 약 14.7%의 지연 시간 감소, 17.3%의 처리량 개선, 16.2%의 전력 감소를 달성했습니다.
- 4. 이러한 개선은 MobileNetV2 추론 당 약 3.5 mJ의 에너지 소비로 40.1%의 효율성 향상을 나타내며, 모든 실험된 작업 부하에서 5ms 이하의 실시간 성능을 유지합니다.
- 5. 모듈형 칩렛 설계는 비용 효율성, 확장성 및 업그레이드 가능성을 제공하면서 차세대 엣지 AI 디바이스 응용 프로그램에 필수적인 거의 단일체 수준의 계산 밀도를 달성할 수 있음을 보여줍니다.


---

*Generated on 2025-09-24 13:45:51*