$date
	Tue Jan 12 16:40:45 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module pipeline $end
$var wire 2 ! wb_ctlout [1:0] $end
$var wire 32 " s_extendout [31:0] $end
$var wire 1 # regdst $end
$var wire 32 $ rdata2out [31:0] $end
$var wire 32 % rdata1out [31:0] $end
$var wire 32 & npcout [31:0] $end
$var wire 3 ' m_ctlout [2:0] $end
$var wire 1 ( instrout_1511 $end
$var wire 1 ) instr_2016 $end
$var wire 1 * alusrc $end
$var wire 2 + aluop [1:0] $end
$var wire 32 , IF_ID_npc [31:0] $end
$var wire 32 - IF_ID_instr [31:0] $end
$var reg 32 . EX_MEM_NPC [31:0] $end
$var reg 1 / EX_MEM_PCSrc $end
$var reg 5 0 MEM_WB_rd [4:0] $end
$var reg 1 1 MEM_WB_regwrite $end
$var reg 32 2 WB_mux5_writedata [31:0] $end
$scope module IDECODE1 $end
$var wire 5 3 MEM_WB_rd [4:0] $end
$var wire 1 1 MEM_WB_regwrite $end
$var wire 32 4 WB_mux5_writedata [31:0] $end
$var wire 2 5 wb_ctlout [1:0] $end
$var wire 32 6 signext_out [31:0] $end
$var wire 32 7 s_extendout [31:0] $end
$var wire 1 # regdst $end
$var wire 32 8 readdat2 [31:0] $end
$var wire 32 9 readdat1 [31:0] $end
$var wire 32 : rdata2out [31:0] $end
$var wire 32 ; rdata1out [31:0] $end
$var wire 32 < npcout [31:0] $end
$var wire 3 = m_ctlout [2:0] $end
$var wire 5 > instrout_2016 [4:0] $end
$var wire 5 ? instrout_1511 [4:0] $end
$var wire 2 @ ctlwb_out [1:0] $end
$var wire 3 A ctlm_out [2:0] $end
$var wire 4 B ctlex_out [3:0] $end
$var wire 1 * alusrc $end
$var wire 2 C aluop [1:0] $end
$var wire 32 D IF_ID_npcout [31:0] $end
$var wire 32 E IF_ID_instrout [31:0] $end
$scope module control2 $end
$var wire 6 F opcode [5:0] $end
$var reg 4 G EX [3:0] $end
$var reg 3 H M [2:0] $end
$var reg 2 I WB [1:0] $end
$upscope $end
$scope module id_ex2 $end
$var wire 4 J ctlex_out [3:0] $end
$var wire 3 K ctlm_out [2:0] $end
$var wire 2 L ctlwb_out [1:0] $end
$var wire 5 M instr_1511 [4:0] $end
$var wire 5 N instr_2016 [4:0] $end
$var wire 32 O signext_out [31:0] $end
$var wire 32 P readdat2 [31:0] $end
$var wire 32 Q readdat1 [31:0] $end
$var wire 32 R npc [31:0] $end
$var reg 2 S aluop [1:0] $end
$var reg 1 * alusrc $end
$var reg 5 T instrout_1511 [4:0] $end
$var reg 5 U instrout_2016 [4:0] $end
$var reg 3 V m_ctlout [2:0] $end
$var reg 32 W npcout [31:0] $end
$var reg 32 X rdata1out [31:0] $end
$var reg 32 Y rdata2out [31:0] $end
$var reg 1 # regdst $end
$var reg 32 Z s_extendout [31:0] $end
$var reg 2 [ wb_ctlout [1:0] $end
$upscope $end
$scope module register2 $end
$var wire 5 \ rd [4:0] $end
$var wire 1 1 regwrite $end
$var wire 5 ] rs [4:0] $end
$var wire 5 ^ rt [4:0] $end
$var wire 32 _ writedata [31:0] $end
$var reg 32 ` A [31:0] $end
$var reg 32 a B [31:0] $end
$var integer 32 b i [31:0] $end
$upscope $end
$scope module s_extend2 $end
$var wire 16 c nextend [15:0] $end
$var reg 32 d extend [31:0] $end
$upscope $end
$upscope $end
$scope module ifetch1 $end
$var wire 32 e EX_MEM_NPC [31:0] $end
$var wire 1 / EX_MEM_PCSrc $end
$var wire 32 f npc_mux [31:0] $end
$var wire 32 g npc [31:0] $end
$var wire 32 h dataout [31:0] $end
$var wire 32 i PC [31:0] $end
$var wire 32 j IF_ID_npc [31:0] $end
$var wire 32 k IF_ID_instr [31:0] $end
$scope module if_id1 $end
$var wire 32 l npc [31:0] $end
$var wire 32 m instr [31:0] $end
$var reg 32 n instrout [31:0] $end
$var reg 32 o npcout [31:0] $end
$upscope $end
$scope module incrementer1 $end
$var wire 32 p pcout [31:0] $end
$var wire 32 q pcin [31:0] $end
$upscope $end
$scope module memory1 $end
$var wire 32 r addr [31:0] $end
$var reg 32 s data [31:0] $end
$upscope $end
$scope module mux1 $end
$var wire 32 t a [31:0] $end
$var wire 32 u b [31:0] $end
$var wire 1 / sel $end
$var wire 32 v y [31:0] $end
$upscope $end
$scope module pc_mod1 $end
$var wire 32 w npc [31:0] $end
$var reg 32 x PC [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 x
b1 w
b1 v
b1 u
b0 t
b1000110000000010101010 s
b0 r
b0 q
b1 p
b0 o
b0 n
b1000110000000010101010 m
b1 l
b0 k
b0 j
b0 i
b1000110000000010101010 h
b1 g
b1 f
b0 e
b0 d
b0 c
b1001 b
b0 a
b0 `
bx _
b0 ^
b0 ]
bx \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b10 L
b0 K
b1100 J
b10 I
b0 H
b1100 G
b0 F
b0 E
b0 D
b0 C
b1100 B
b0 A
b10 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
bx 4
bx 3
bx 2
x1
bx 0
0/
b0 .
b0 -
b0 ,
b0 +
0*
0)
0(
b0 '
b0 &
b0 %
b0 $
0#
b0 "
b0 !
$end
#1000
b10101010 6
b10101010 O
b10101010 d
b10000011001010100001100100001 h
b10000011001010100001100100001 m
b10000011001010100001100100001 s
b10 f
b10 v
b10 w
b11 N
b10101010 c
b11 ^
b1 ]
b10 g
b10 l
b10 p
b10 u
b1 i
b1 q
b1 r
b1 x
b10 +
b10 C
b10 S
1#
b10 !
b10 5
b10 [
b1 ,
b1 D
b1 R
b1 j
b1 o
b1000110000000010101010 -
b1000110000000010101010 E
b1000110000000010101010 k
b1000110000000010101010 n
#2000
b100001100100001 6
b100001100100001 O
b100001100100001 d
b0z @
b0z I
b0z L
b100 A
b100 H
b100 K
bz010 B
bz010 G
bz010 J
b100000000000000100010 h
b100000000000000100010 m
b100000000000000100010 s
b11 f
b11 v
b11 w
b1000 M
b101 N
b100001100100001 c
b101 ^
b11 ]
b100 F
1)
b11 g
b11 l
b11 p
b11 u
b10 i
b10 q
b10 r
b10 x
b10 ,
b10 D
b10 R
b10 j
b10 o
b10000011001010100001100100001 -
b10000011001010100001100100001 E
b10000011001010100001100100001 k
b10000011001010100001100100001 n
b11 >
b11 U
b10101010 "
b10101010 7
b10101010 Z
b1 &
b1 <
b1 W
#3000
b100010 6
b100010 O
b100010 d
b10 @
b10 I
b10 L
b0 A
b0 H
b0 K
b1100 B
b1100 G
b1100 J
b10001100000100100011010001010110 h
b10001100000100100011010001010110 m
b10001100000100100011010001010110 s
b100 f
b100 v
b100 w
b0 M
b10000 N
b100010 c
b10000 ^
b0 ]
b0 F
b100 g
b100 l
b100 p
b100 u
b11 i
b11 q
b11 r
b11 x
b11 ,
b11 D
b11 R
b11 j
b11 o
b100000000000000100010 -
b100000000000000100010 E
b100000000000000100010 k
b100000000000000100010 n
b1000 ?
b1000 T
b101 >
b101 U
b100001100100001 "
b100001100100001 7
b100001100100001 Z
b10 &
b10 <
b10 W
b1 +
b1 C
b1 S
z#
b100 '
b100 =
b100 V
b0z !
b0z 5
b0z [
#4000
b11010001010110 6
b11010001010110 O
b11010001010110 d
b11 @
b11 I
b11 L
b10 A
b10 H
b10 K
b1 B
b1 G
b1 J
b10001111000100100011010001010110 h
b10001111000100100011010001010110 m
b10001111000100100011010001010110 s
b101 f
b101 v
b101 w
b110 M
b10010 N
b11010001010110 c
b10010 ^
b100011 F
0)
b101 g
b101 l
b101 p
b101 u
b100 i
b100 q
b100 r
b100 x
b100 ,
b100 D
b100 R
b100 j
b100 o
b10001100000100100011010001010110 -
b10001100000100100011010001010110 E
b10001100000100100011010001010110 k
b10001100000100100011010001010110 n
b0 ?
b0 T
b10000 >
b10000 U
b100010 "
b100010 7
b100010 Z
b11 &
b11 <
b11 W
b10 +
b10 C
b10 S
1#
b0 '
b0 =
b0 V
b10 !
b10 5
b10 [
#5000
b10101101011001010100001100100001 h
b10101101011001010100001100100001 m
b10101101011001010100001100100001 s
b110 f
b110 v
b110 w
b11000 ]
b110 g
b110 l
b110 p
b110 u
b101 i
b101 q
b101 r
b101 x
b101 ,
b101 D
b101 R
b101 j
b101 o
b10001111000100100011010001010110 -
b10001111000100100011010001010110 E
b10001111000100100011010001010110 k
b10001111000100100011010001010110 n
b110 ?
b110 T
b10010 >
b10010 U
b11010001010110 "
b11010001010110 7
b11010001010110 Z
b100 &
b100 <
b100 W
1*
b0 +
b0 C
b0 S
0#
b10 '
b10 =
b10 V
b11 !
b11 5
b11 [
#6000
b100001100100001 6
b100001100100001 O
b100001100100001 d
b0z @
b0z I
b0z L
b1 A
b1 H
b1 K
bz001 B
bz001 G
bz001 J
b10011000000010010001101000101 h
b10011000000010010001101000101 m
b10011000000010010001101000101 s
b111 f
b111 v
b111 w
b1000 M
b101 N
b100001100100001 c
b101 ^
b1011 ]
b101011 F
b111 g
b111 l
b111 p
b111 u
b110 i
b110 q
b110 r
b110 x
b110 ,
b110 D
b110 R
b110 j
b110 o
b10101101011001010100001100100001 -
b10101101011001010100001100100001 E
b10101101011001010100001100100001 k
b10101101011001010100001100100001 n
b101 &
b101 <
b101 W
#7000
b10001101000101 6
b10001101000101 O
b10001101000101 d
b100 A
b100 H
b100 K
bz010 B
bz010 G
bz010 J
b10101100011001010100001100100001 h
b10101100011001010100001100100001 m
b10101100011001010100001100100001 s
b1000 f
b1000 v
b1000 w
b100 M
b1 N
b10001101000101 c
b1 ^
b11000 ]
b100 F
1)
b1000 g
b1000 l
b1000 p
b1000 u
b111 i
b111 q
b111 r
b111 x
b111 ,
b111 D
b111 R
b111 j
b111 o
b10011000000010010001101000101 -
b10011000000010010001101000101 E
b10011000000010010001101000101 k
b10011000000010010001101000101 n
b1000 ?
b1000 T
b101 >
b101 U
b100001100100001 "
b100001100100001 7
b100001100100001 Z
b110 &
b110 <
b110 W
z#
b1 '
b1 =
b1 V
b0z !
b0z 5
b0z [
#8000
b100001100100001 6
b100001100100001 O
b100001100100001 d
b1 A
b1 H
b1 K
bz001 B
bz001 G
bz001 J
b10010000000010010001101000101 h
b10010000000010010001101000101 m
b10010000000010010001101000101 s
b1001 f
b1001 v
b1001 w
b1000 M
b101 N
b100001100100001 c
b101 ^
b11 ]
b101011 F
b1001 g
b1001 l
b1001 p
b1001 u
b1000 i
b1000 q
b1000 r
b1000 x
b1000 ,
b1000 D
b1000 R
b1000 j
b1000 o
b10101100011001010100001100100001 -
b10101100011001010100001100100001 E
b10101100011001010100001100100001 k
b10101100011001010100001100100001 n
b100 ?
b100 T
b1 >
b1 U
b10001101000101 "
b10001101000101 7
b10001101000101 Z
b111 &
b111 <
b111 W
0*
b1 +
b1 C
b1 S
b100 '
b100 =
b100 V
#9000
b10001101000101 6
b10001101000101 O
b10001101000101 d
b100 A
b100 H
b100 K
bz010 B
bz010 G
bz010 J
bx h
bx m
bx s
b1010 f
b1010 v
b1010 w
b100 M
b1 N
b10001101000101 c
b1 ^
b10000 ]
b100 F
b1010 g
b1010 l
b1010 p
b1010 u
b1001 i
b1001 q
b1001 r
b1001 x
b1001 ,
b1001 D
b1001 R
b1001 j
b1001 o
b10010000000010010001101000101 -
b10010000000010010001101000101 E
b10010000000010010001101000101 k
b10010000000010010001101000101 n
b1000 ?
b1000 T
b101 >
b101 U
b100001100100001 "
b100001100100001 7
b100001100100001 Z
b1000 &
b1000 <
b1000 W
1*
b0 +
b0 C
b0 S
b1 '
b1 =
b1 V
#10000
bx 6
bx O
bx d
bx 8
bx P
bx a
bx 9
bx Q
bx `
b1011 f
b1011 v
b1011 w
bx M
bx N
bx c
bx ^
bx ]
bx F
b1011 g
b1011 l
b1011 p
b1011 u
b1010 i
b1010 q
b1010 r
b1010 x
b1010 ,
b1010 D
b1010 R
b1010 j
b1010 o
bx -
bx E
bx k
bx n
b100 ?
b100 T
b1 >
b1 U
b10001101000101 "
b10001101000101 7
b10001101000101 Z
b1001 &
b1001 <
b1001 W
0*
b1 +
b1 C
b1 S
b100 '
b100 =
b100 V
#11000
b1100 f
b1100 v
b1100 w
x(
x)
b1100 g
b1100 l
b1100 p
b1100 u
b1011 i
b1011 q
b1011 r
b1011 x
b1011 ,
b1011 D
b1011 R
b1011 j
b1011 o
bx ?
bx T
bx >
bx U
bx "
bx 7
bx Z
bx $
bx :
bx Y
bx %
bx ;
bx X
b1010 &
b1010 <
b1010 W
#12000
b1101 f
b1101 v
b1101 w
b1101 g
b1101 l
b1101 p
b1101 u
b1100 i
b1100 q
b1100 r
b1100 x
b1100 ,
b1100 D
b1100 R
b1100 j
b1100 o
b1011 &
b1011 <
b1011 W
#13000
b1110 f
b1110 v
b1110 w
b1110 g
b1110 l
b1110 p
b1110 u
b1101 i
b1101 q
b1101 r
b1101 x
b1101 ,
b1101 D
b1101 R
b1101 j
b1101 o
b1100 &
b1100 <
b1100 W
#14000
b1111 f
b1111 v
b1111 w
b1111 g
b1111 l
b1111 p
b1111 u
b1110 i
b1110 q
b1110 r
b1110 x
b1110 ,
b1110 D
b1110 R
b1110 j
b1110 o
b1101 &
b1101 <
b1101 W
#15000
b10000 f
b10000 v
b10000 w
b10000 g
b10000 l
b10000 p
b10000 u
b1111 i
b1111 q
b1111 r
b1111 x
b1111 ,
b1111 D
b1111 R
b1111 j
b1111 o
b1110 &
b1110 <
b1110 W
#16000
b10001 f
b10001 v
b10001 w
b10001 g
b10001 l
b10001 p
b10001 u
b10000 i
b10000 q
b10000 r
b10000 x
b10000 ,
b10000 D
b10000 R
b10000 j
b10000 o
b1111 &
b1111 <
b1111 W
#17000
b10010 f
b10010 v
b10010 w
b10010 g
b10010 l
b10010 p
b10010 u
b10001 i
b10001 q
b10001 r
b10001 x
b10001 ,
b10001 D
b10001 R
b10001 j
b10001 o
b10000 &
b10000 <
b10000 W
#18000
b10011 f
b10011 v
b10011 w
b10011 g
b10011 l
b10011 p
b10011 u
b10010 i
b10010 q
b10010 r
b10010 x
b10010 ,
b10010 D
b10010 R
b10010 j
b10010 o
b10001 &
b10001 <
b10001 W
#19000
b10100 f
b10100 v
b10100 w
b10100 g
b10100 l
b10100 p
b10100 u
b10011 i
b10011 q
b10011 r
b10011 x
b10011 ,
b10011 D
b10011 R
b10011 j
b10011 o
b10010 &
b10010 <
b10010 W
#20000
b10101 f
b10101 v
b10101 w
b10101 g
b10101 l
b10101 p
b10101 u
b10100 i
b10100 q
b10100 r
b10100 x
b10100 ,
b10100 D
b10100 R
b10100 j
b10100 o
b10011 &
b10011 <
b10011 W
